
small_led_driver.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000018c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000a0d0  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000001fc  0800a260  0800a260  0001a260  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800a45c  0800a45c  00020080  2**0
                  CONTENTS
  4 .ARM          00000000  0800a45c  0800a45c  00020080  2**0
                  CONTENTS
  5 .preinit_array 00000000  0800a45c  0800a45c  00020080  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800a45c  0800a45c  0001a45c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800a460  0800a460  0001a460  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000080  20000000  0800a464  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00002b9c  20000080  0800a4e4  00020080  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20002c1c  0800a4e4  00022c1c  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020080  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001d7a9  00000000  00000000  000200b0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000047d8  00000000  00000000  0003d859  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001ad8  00000000  00000000  00042038  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00001c40  00000000  00000000  00043b10  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00026677  00000000  00000000  00045750  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001ecf3  00000000  00000000  0006bdc7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000dfb6a  00000000  00000000  0008aaba  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  0016a624  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00007a6c  00000000  00000000  0016a674  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .stab         00000024  00000000  00000000  001720e0  2**2
                  CONTENTS, READONLY, DEBUGGING
 22 .stabstr      0000004e  00000000  00000000  00172104  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000080 	.word	0x20000080
 80001ac:	00000000 	.word	0x00000000
 80001b0:	0800a248 	.word	0x0800a248

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000084 	.word	0x20000084
 80001cc:	0800a248 	.word	0x0800a248

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <__aeabi_drsub>:
 8000270:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000274:	e002      	b.n	800027c <__adddf3>
 8000276:	bf00      	nop

08000278 <__aeabi_dsub>:
 8000278:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800027c <__adddf3>:
 800027c:	b530      	push	{r4, r5, lr}
 800027e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000282:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000286:	ea94 0f05 	teq	r4, r5
 800028a:	bf08      	it	eq
 800028c:	ea90 0f02 	teqeq	r0, r2
 8000290:	bf1f      	itttt	ne
 8000292:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000296:	ea55 0c02 	orrsne.w	ip, r5, r2
 800029a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800029e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002a2:	f000 80e2 	beq.w	800046a <__adddf3+0x1ee>
 80002a6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002aa:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002ae:	bfb8      	it	lt
 80002b0:	426d      	neglt	r5, r5
 80002b2:	dd0c      	ble.n	80002ce <__adddf3+0x52>
 80002b4:	442c      	add	r4, r5
 80002b6:	ea80 0202 	eor.w	r2, r0, r2
 80002ba:	ea81 0303 	eor.w	r3, r1, r3
 80002be:	ea82 0000 	eor.w	r0, r2, r0
 80002c2:	ea83 0101 	eor.w	r1, r3, r1
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	2d36      	cmp	r5, #54	; 0x36
 80002d0:	bf88      	it	hi
 80002d2:	bd30      	pophi	{r4, r5, pc}
 80002d4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002d8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002dc:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80002e0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002e4:	d002      	beq.n	80002ec <__adddf3+0x70>
 80002e6:	4240      	negs	r0, r0
 80002e8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002ec:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 80002f0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80002f4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80002f8:	d002      	beq.n	8000300 <__adddf3+0x84>
 80002fa:	4252      	negs	r2, r2
 80002fc:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000300:	ea94 0f05 	teq	r4, r5
 8000304:	f000 80a7 	beq.w	8000456 <__adddf3+0x1da>
 8000308:	f1a4 0401 	sub.w	r4, r4, #1
 800030c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000310:	db0d      	blt.n	800032e <__adddf3+0xb2>
 8000312:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000316:	fa22 f205 	lsr.w	r2, r2, r5
 800031a:	1880      	adds	r0, r0, r2
 800031c:	f141 0100 	adc.w	r1, r1, #0
 8000320:	fa03 f20e 	lsl.w	r2, r3, lr
 8000324:	1880      	adds	r0, r0, r2
 8000326:	fa43 f305 	asr.w	r3, r3, r5
 800032a:	4159      	adcs	r1, r3
 800032c:	e00e      	b.n	800034c <__adddf3+0xd0>
 800032e:	f1a5 0520 	sub.w	r5, r5, #32
 8000332:	f10e 0e20 	add.w	lr, lr, #32
 8000336:	2a01      	cmp	r2, #1
 8000338:	fa03 fc0e 	lsl.w	ip, r3, lr
 800033c:	bf28      	it	cs
 800033e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000342:	fa43 f305 	asr.w	r3, r3, r5
 8000346:	18c0      	adds	r0, r0, r3
 8000348:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800034c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000350:	d507      	bpl.n	8000362 <__adddf3+0xe6>
 8000352:	f04f 0e00 	mov.w	lr, #0
 8000356:	f1dc 0c00 	rsbs	ip, ip, #0
 800035a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800035e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000362:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000366:	d31b      	bcc.n	80003a0 <__adddf3+0x124>
 8000368:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800036c:	d30c      	bcc.n	8000388 <__adddf3+0x10c>
 800036e:	0849      	lsrs	r1, r1, #1
 8000370:	ea5f 0030 	movs.w	r0, r0, rrx
 8000374:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000378:	f104 0401 	add.w	r4, r4, #1
 800037c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000380:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000384:	f080 809a 	bcs.w	80004bc <__adddf3+0x240>
 8000388:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800038c:	bf08      	it	eq
 800038e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000392:	f150 0000 	adcs.w	r0, r0, #0
 8000396:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800039a:	ea41 0105 	orr.w	r1, r1, r5
 800039e:	bd30      	pop	{r4, r5, pc}
 80003a0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003a4:	4140      	adcs	r0, r0
 80003a6:	eb41 0101 	adc.w	r1, r1, r1
 80003aa:	3c01      	subs	r4, #1
 80003ac:	bf28      	it	cs
 80003ae:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003b2:	d2e9      	bcs.n	8000388 <__adddf3+0x10c>
 80003b4:	f091 0f00 	teq	r1, #0
 80003b8:	bf04      	itt	eq
 80003ba:	4601      	moveq	r1, r0
 80003bc:	2000      	moveq	r0, #0
 80003be:	fab1 f381 	clz	r3, r1
 80003c2:	bf08      	it	eq
 80003c4:	3320      	addeq	r3, #32
 80003c6:	f1a3 030b 	sub.w	r3, r3, #11
 80003ca:	f1b3 0220 	subs.w	r2, r3, #32
 80003ce:	da0c      	bge.n	80003ea <__adddf3+0x16e>
 80003d0:	320c      	adds	r2, #12
 80003d2:	dd08      	ble.n	80003e6 <__adddf3+0x16a>
 80003d4:	f102 0c14 	add.w	ip, r2, #20
 80003d8:	f1c2 020c 	rsb	r2, r2, #12
 80003dc:	fa01 f00c 	lsl.w	r0, r1, ip
 80003e0:	fa21 f102 	lsr.w	r1, r1, r2
 80003e4:	e00c      	b.n	8000400 <__adddf3+0x184>
 80003e6:	f102 0214 	add.w	r2, r2, #20
 80003ea:	bfd8      	it	le
 80003ec:	f1c2 0c20 	rsble	ip, r2, #32
 80003f0:	fa01 f102 	lsl.w	r1, r1, r2
 80003f4:	fa20 fc0c 	lsr.w	ip, r0, ip
 80003f8:	bfdc      	itt	le
 80003fa:	ea41 010c 	orrle.w	r1, r1, ip
 80003fe:	4090      	lslle	r0, r2
 8000400:	1ae4      	subs	r4, r4, r3
 8000402:	bfa2      	ittt	ge
 8000404:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000408:	4329      	orrge	r1, r5
 800040a:	bd30      	popge	{r4, r5, pc}
 800040c:	ea6f 0404 	mvn.w	r4, r4
 8000410:	3c1f      	subs	r4, #31
 8000412:	da1c      	bge.n	800044e <__adddf3+0x1d2>
 8000414:	340c      	adds	r4, #12
 8000416:	dc0e      	bgt.n	8000436 <__adddf3+0x1ba>
 8000418:	f104 0414 	add.w	r4, r4, #20
 800041c:	f1c4 0220 	rsb	r2, r4, #32
 8000420:	fa20 f004 	lsr.w	r0, r0, r4
 8000424:	fa01 f302 	lsl.w	r3, r1, r2
 8000428:	ea40 0003 	orr.w	r0, r0, r3
 800042c:	fa21 f304 	lsr.w	r3, r1, r4
 8000430:	ea45 0103 	orr.w	r1, r5, r3
 8000434:	bd30      	pop	{r4, r5, pc}
 8000436:	f1c4 040c 	rsb	r4, r4, #12
 800043a:	f1c4 0220 	rsb	r2, r4, #32
 800043e:	fa20 f002 	lsr.w	r0, r0, r2
 8000442:	fa01 f304 	lsl.w	r3, r1, r4
 8000446:	ea40 0003 	orr.w	r0, r0, r3
 800044a:	4629      	mov	r1, r5
 800044c:	bd30      	pop	{r4, r5, pc}
 800044e:	fa21 f004 	lsr.w	r0, r1, r4
 8000452:	4629      	mov	r1, r5
 8000454:	bd30      	pop	{r4, r5, pc}
 8000456:	f094 0f00 	teq	r4, #0
 800045a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800045e:	bf06      	itte	eq
 8000460:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000464:	3401      	addeq	r4, #1
 8000466:	3d01      	subne	r5, #1
 8000468:	e74e      	b.n	8000308 <__adddf3+0x8c>
 800046a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800046e:	bf18      	it	ne
 8000470:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000474:	d029      	beq.n	80004ca <__adddf3+0x24e>
 8000476:	ea94 0f05 	teq	r4, r5
 800047a:	bf08      	it	eq
 800047c:	ea90 0f02 	teqeq	r0, r2
 8000480:	d005      	beq.n	800048e <__adddf3+0x212>
 8000482:	ea54 0c00 	orrs.w	ip, r4, r0
 8000486:	bf04      	itt	eq
 8000488:	4619      	moveq	r1, r3
 800048a:	4610      	moveq	r0, r2
 800048c:	bd30      	pop	{r4, r5, pc}
 800048e:	ea91 0f03 	teq	r1, r3
 8000492:	bf1e      	ittt	ne
 8000494:	2100      	movne	r1, #0
 8000496:	2000      	movne	r0, #0
 8000498:	bd30      	popne	{r4, r5, pc}
 800049a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800049e:	d105      	bne.n	80004ac <__adddf3+0x230>
 80004a0:	0040      	lsls	r0, r0, #1
 80004a2:	4149      	adcs	r1, r1
 80004a4:	bf28      	it	cs
 80004a6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004aa:	bd30      	pop	{r4, r5, pc}
 80004ac:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004b0:	bf3c      	itt	cc
 80004b2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004b6:	bd30      	popcc	{r4, r5, pc}
 80004b8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004bc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004c0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004c4:	f04f 0000 	mov.w	r0, #0
 80004c8:	bd30      	pop	{r4, r5, pc}
 80004ca:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ce:	bf1a      	itte	ne
 80004d0:	4619      	movne	r1, r3
 80004d2:	4610      	movne	r0, r2
 80004d4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004d8:	bf1c      	itt	ne
 80004da:	460b      	movne	r3, r1
 80004dc:	4602      	movne	r2, r0
 80004de:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004e2:	bf06      	itte	eq
 80004e4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004e8:	ea91 0f03 	teqeq	r1, r3
 80004ec:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 80004f0:	bd30      	pop	{r4, r5, pc}
 80004f2:	bf00      	nop

080004f4 <__aeabi_ui2d>:
 80004f4:	f090 0f00 	teq	r0, #0
 80004f8:	bf04      	itt	eq
 80004fa:	2100      	moveq	r1, #0
 80004fc:	4770      	bxeq	lr
 80004fe:	b530      	push	{r4, r5, lr}
 8000500:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000504:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000508:	f04f 0500 	mov.w	r5, #0
 800050c:	f04f 0100 	mov.w	r1, #0
 8000510:	e750      	b.n	80003b4 <__adddf3+0x138>
 8000512:	bf00      	nop

08000514 <__aeabi_i2d>:
 8000514:	f090 0f00 	teq	r0, #0
 8000518:	bf04      	itt	eq
 800051a:	2100      	moveq	r1, #0
 800051c:	4770      	bxeq	lr
 800051e:	b530      	push	{r4, r5, lr}
 8000520:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000524:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000528:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800052c:	bf48      	it	mi
 800052e:	4240      	negmi	r0, r0
 8000530:	f04f 0100 	mov.w	r1, #0
 8000534:	e73e      	b.n	80003b4 <__adddf3+0x138>
 8000536:	bf00      	nop

08000538 <__aeabi_f2d>:
 8000538:	0042      	lsls	r2, r0, #1
 800053a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800053e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000542:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000546:	bf1f      	itttt	ne
 8000548:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800054c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000550:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000554:	4770      	bxne	lr
 8000556:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800055a:	bf08      	it	eq
 800055c:	4770      	bxeq	lr
 800055e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000562:	bf04      	itt	eq
 8000564:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000568:	4770      	bxeq	lr
 800056a:	b530      	push	{r4, r5, lr}
 800056c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000570:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000574:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000578:	e71c      	b.n	80003b4 <__adddf3+0x138>
 800057a:	bf00      	nop

0800057c <__aeabi_ul2d>:
 800057c:	ea50 0201 	orrs.w	r2, r0, r1
 8000580:	bf08      	it	eq
 8000582:	4770      	bxeq	lr
 8000584:	b530      	push	{r4, r5, lr}
 8000586:	f04f 0500 	mov.w	r5, #0
 800058a:	e00a      	b.n	80005a2 <__aeabi_l2d+0x16>

0800058c <__aeabi_l2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 800059a:	d502      	bpl.n	80005a2 <__aeabi_l2d+0x16>
 800059c:	4240      	negs	r0, r0
 800059e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005a2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005a6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005aa:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005ae:	f43f aed8 	beq.w	8000362 <__adddf3+0xe6>
 80005b2:	f04f 0203 	mov.w	r2, #3
 80005b6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ba:	bf18      	it	ne
 80005bc:	3203      	addne	r2, #3
 80005be:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005c2:	bf18      	it	ne
 80005c4:	3203      	addne	r2, #3
 80005c6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005ca:	f1c2 0320 	rsb	r3, r2, #32
 80005ce:	fa00 fc03 	lsl.w	ip, r0, r3
 80005d2:	fa20 f002 	lsr.w	r0, r0, r2
 80005d6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005da:	ea40 000e 	orr.w	r0, r0, lr
 80005de:	fa21 f102 	lsr.w	r1, r1, r2
 80005e2:	4414      	add	r4, r2
 80005e4:	e6bd      	b.n	8000362 <__adddf3+0xe6>
 80005e6:	bf00      	nop

080005e8 <__aeabi_dmul>:
 80005e8:	b570      	push	{r4, r5, r6, lr}
 80005ea:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80005ee:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80005f2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80005f6:	bf1d      	ittte	ne
 80005f8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80005fc:	ea94 0f0c 	teqne	r4, ip
 8000600:	ea95 0f0c 	teqne	r5, ip
 8000604:	f000 f8de 	bleq	80007c4 <__aeabi_dmul+0x1dc>
 8000608:	442c      	add	r4, r5
 800060a:	ea81 0603 	eor.w	r6, r1, r3
 800060e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000612:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000616:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800061a:	bf18      	it	ne
 800061c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000620:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000624:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000628:	d038      	beq.n	800069c <__aeabi_dmul+0xb4>
 800062a:	fba0 ce02 	umull	ip, lr, r0, r2
 800062e:	f04f 0500 	mov.w	r5, #0
 8000632:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000636:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800063a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800063e:	f04f 0600 	mov.w	r6, #0
 8000642:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000646:	f09c 0f00 	teq	ip, #0
 800064a:	bf18      	it	ne
 800064c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000650:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000654:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000658:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800065c:	d204      	bcs.n	8000668 <__aeabi_dmul+0x80>
 800065e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000662:	416d      	adcs	r5, r5
 8000664:	eb46 0606 	adc.w	r6, r6, r6
 8000668:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800066c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000670:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000674:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000678:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800067c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000680:	bf88      	it	hi
 8000682:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000686:	d81e      	bhi.n	80006c6 <__aeabi_dmul+0xde>
 8000688:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800068c:	bf08      	it	eq
 800068e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000692:	f150 0000 	adcs.w	r0, r0, #0
 8000696:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800069a:	bd70      	pop	{r4, r5, r6, pc}
 800069c:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006a0:	ea46 0101 	orr.w	r1, r6, r1
 80006a4:	ea40 0002 	orr.w	r0, r0, r2
 80006a8:	ea81 0103 	eor.w	r1, r1, r3
 80006ac:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006b0:	bfc2      	ittt	gt
 80006b2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006b6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ba:	bd70      	popgt	{r4, r5, r6, pc}
 80006bc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006c0:	f04f 0e00 	mov.w	lr, #0
 80006c4:	3c01      	subs	r4, #1
 80006c6:	f300 80ab 	bgt.w	8000820 <__aeabi_dmul+0x238>
 80006ca:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006ce:	bfde      	ittt	le
 80006d0:	2000      	movle	r0, #0
 80006d2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006d6:	bd70      	pople	{r4, r5, r6, pc}
 80006d8:	f1c4 0400 	rsb	r4, r4, #0
 80006dc:	3c20      	subs	r4, #32
 80006de:	da35      	bge.n	800074c <__aeabi_dmul+0x164>
 80006e0:	340c      	adds	r4, #12
 80006e2:	dc1b      	bgt.n	800071c <__aeabi_dmul+0x134>
 80006e4:	f104 0414 	add.w	r4, r4, #20
 80006e8:	f1c4 0520 	rsb	r5, r4, #32
 80006ec:	fa00 f305 	lsl.w	r3, r0, r5
 80006f0:	fa20 f004 	lsr.w	r0, r0, r4
 80006f4:	fa01 f205 	lsl.w	r2, r1, r5
 80006f8:	ea40 0002 	orr.w	r0, r0, r2
 80006fc:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000700:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000704:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000708:	fa21 f604 	lsr.w	r6, r1, r4
 800070c:	eb42 0106 	adc.w	r1, r2, r6
 8000710:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000714:	bf08      	it	eq
 8000716:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800071a:	bd70      	pop	{r4, r5, r6, pc}
 800071c:	f1c4 040c 	rsb	r4, r4, #12
 8000720:	f1c4 0520 	rsb	r5, r4, #32
 8000724:	fa00 f304 	lsl.w	r3, r0, r4
 8000728:	fa20 f005 	lsr.w	r0, r0, r5
 800072c:	fa01 f204 	lsl.w	r2, r1, r4
 8000730:	ea40 0002 	orr.w	r0, r0, r2
 8000734:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000738:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800073c:	f141 0100 	adc.w	r1, r1, #0
 8000740:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000744:	bf08      	it	eq
 8000746:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800074a:	bd70      	pop	{r4, r5, r6, pc}
 800074c:	f1c4 0520 	rsb	r5, r4, #32
 8000750:	fa00 f205 	lsl.w	r2, r0, r5
 8000754:	ea4e 0e02 	orr.w	lr, lr, r2
 8000758:	fa20 f304 	lsr.w	r3, r0, r4
 800075c:	fa01 f205 	lsl.w	r2, r1, r5
 8000760:	ea43 0302 	orr.w	r3, r3, r2
 8000764:	fa21 f004 	lsr.w	r0, r1, r4
 8000768:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800076c:	fa21 f204 	lsr.w	r2, r1, r4
 8000770:	ea20 0002 	bic.w	r0, r0, r2
 8000774:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000778:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800077c:	bf08      	it	eq
 800077e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000782:	bd70      	pop	{r4, r5, r6, pc}
 8000784:	f094 0f00 	teq	r4, #0
 8000788:	d10f      	bne.n	80007aa <__aeabi_dmul+0x1c2>
 800078a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800078e:	0040      	lsls	r0, r0, #1
 8000790:	eb41 0101 	adc.w	r1, r1, r1
 8000794:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000798:	bf08      	it	eq
 800079a:	3c01      	subeq	r4, #1
 800079c:	d0f7      	beq.n	800078e <__aeabi_dmul+0x1a6>
 800079e:	ea41 0106 	orr.w	r1, r1, r6
 80007a2:	f095 0f00 	teq	r5, #0
 80007a6:	bf18      	it	ne
 80007a8:	4770      	bxne	lr
 80007aa:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007ae:	0052      	lsls	r2, r2, #1
 80007b0:	eb43 0303 	adc.w	r3, r3, r3
 80007b4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007b8:	bf08      	it	eq
 80007ba:	3d01      	subeq	r5, #1
 80007bc:	d0f7      	beq.n	80007ae <__aeabi_dmul+0x1c6>
 80007be:	ea43 0306 	orr.w	r3, r3, r6
 80007c2:	4770      	bx	lr
 80007c4:	ea94 0f0c 	teq	r4, ip
 80007c8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007cc:	bf18      	it	ne
 80007ce:	ea95 0f0c 	teqne	r5, ip
 80007d2:	d00c      	beq.n	80007ee <__aeabi_dmul+0x206>
 80007d4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007d8:	bf18      	it	ne
 80007da:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007de:	d1d1      	bne.n	8000784 <__aeabi_dmul+0x19c>
 80007e0:	ea81 0103 	eor.w	r1, r1, r3
 80007e4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007e8:	f04f 0000 	mov.w	r0, #0
 80007ec:	bd70      	pop	{r4, r5, r6, pc}
 80007ee:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007f2:	bf06      	itte	eq
 80007f4:	4610      	moveq	r0, r2
 80007f6:	4619      	moveq	r1, r3
 80007f8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007fc:	d019      	beq.n	8000832 <__aeabi_dmul+0x24a>
 80007fe:	ea94 0f0c 	teq	r4, ip
 8000802:	d102      	bne.n	800080a <__aeabi_dmul+0x222>
 8000804:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000808:	d113      	bne.n	8000832 <__aeabi_dmul+0x24a>
 800080a:	ea95 0f0c 	teq	r5, ip
 800080e:	d105      	bne.n	800081c <__aeabi_dmul+0x234>
 8000810:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000814:	bf1c      	itt	ne
 8000816:	4610      	movne	r0, r2
 8000818:	4619      	movne	r1, r3
 800081a:	d10a      	bne.n	8000832 <__aeabi_dmul+0x24a>
 800081c:	ea81 0103 	eor.w	r1, r1, r3
 8000820:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000824:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000828:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800082c:	f04f 0000 	mov.w	r0, #0
 8000830:	bd70      	pop	{r4, r5, r6, pc}
 8000832:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000836:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800083a:	bd70      	pop	{r4, r5, r6, pc}

0800083c <__aeabi_ddiv>:
 800083c:	b570      	push	{r4, r5, r6, lr}
 800083e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000842:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000846:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800084a:	bf1d      	ittte	ne
 800084c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000850:	ea94 0f0c 	teqne	r4, ip
 8000854:	ea95 0f0c 	teqne	r5, ip
 8000858:	f000 f8a7 	bleq	80009aa <__aeabi_ddiv+0x16e>
 800085c:	eba4 0405 	sub.w	r4, r4, r5
 8000860:	ea81 0e03 	eor.w	lr, r1, r3
 8000864:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000868:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800086c:	f000 8088 	beq.w	8000980 <__aeabi_ddiv+0x144>
 8000870:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000874:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000878:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800087c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000880:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000884:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000888:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800088c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000890:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 8000894:	429d      	cmp	r5, r3
 8000896:	bf08      	it	eq
 8000898:	4296      	cmpeq	r6, r2
 800089a:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 800089e:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008a2:	d202      	bcs.n	80008aa <__aeabi_ddiv+0x6e>
 80008a4:	085b      	lsrs	r3, r3, #1
 80008a6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008aa:	1ab6      	subs	r6, r6, r2
 80008ac:	eb65 0503 	sbc.w	r5, r5, r3
 80008b0:	085b      	lsrs	r3, r3, #1
 80008b2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008b6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008ba:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008be:	ebb6 0e02 	subs.w	lr, r6, r2
 80008c2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008c6:	bf22      	ittt	cs
 80008c8:	1ab6      	subcs	r6, r6, r2
 80008ca:	4675      	movcs	r5, lr
 80008cc:	ea40 000c 	orrcs.w	r0, r0, ip
 80008d0:	085b      	lsrs	r3, r3, #1
 80008d2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008d6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008da:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008de:	bf22      	ittt	cs
 80008e0:	1ab6      	subcs	r6, r6, r2
 80008e2:	4675      	movcs	r5, lr
 80008e4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008e8:	085b      	lsrs	r3, r3, #1
 80008ea:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ee:	ebb6 0e02 	subs.w	lr, r6, r2
 80008f2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008f6:	bf22      	ittt	cs
 80008f8:	1ab6      	subcs	r6, r6, r2
 80008fa:	4675      	movcs	r5, lr
 80008fc:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000900:	085b      	lsrs	r3, r3, #1
 8000902:	ea4f 0232 	mov.w	r2, r2, rrx
 8000906:	ebb6 0e02 	subs.w	lr, r6, r2
 800090a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800090e:	bf22      	ittt	cs
 8000910:	1ab6      	subcs	r6, r6, r2
 8000912:	4675      	movcs	r5, lr
 8000914:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000918:	ea55 0e06 	orrs.w	lr, r5, r6
 800091c:	d018      	beq.n	8000950 <__aeabi_ddiv+0x114>
 800091e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000922:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000926:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800092a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800092e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000932:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000936:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800093a:	d1c0      	bne.n	80008be <__aeabi_ddiv+0x82>
 800093c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000940:	d10b      	bne.n	800095a <__aeabi_ddiv+0x11e>
 8000942:	ea41 0100 	orr.w	r1, r1, r0
 8000946:	f04f 0000 	mov.w	r0, #0
 800094a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800094e:	e7b6      	b.n	80008be <__aeabi_ddiv+0x82>
 8000950:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000954:	bf04      	itt	eq
 8000956:	4301      	orreq	r1, r0
 8000958:	2000      	moveq	r0, #0
 800095a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800095e:	bf88      	it	hi
 8000960:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000964:	f63f aeaf 	bhi.w	80006c6 <__aeabi_dmul+0xde>
 8000968:	ebb5 0c03 	subs.w	ip, r5, r3
 800096c:	bf04      	itt	eq
 800096e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000972:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000976:	f150 0000 	adcs.w	r0, r0, #0
 800097a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800097e:	bd70      	pop	{r4, r5, r6, pc}
 8000980:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000984:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000988:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800098c:	bfc2      	ittt	gt
 800098e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000992:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000996:	bd70      	popgt	{r4, r5, r6, pc}
 8000998:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800099c:	f04f 0e00 	mov.w	lr, #0
 80009a0:	3c01      	subs	r4, #1
 80009a2:	e690      	b.n	80006c6 <__aeabi_dmul+0xde>
 80009a4:	ea45 0e06 	orr.w	lr, r5, r6
 80009a8:	e68d      	b.n	80006c6 <__aeabi_dmul+0xde>
 80009aa:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009ae:	ea94 0f0c 	teq	r4, ip
 80009b2:	bf08      	it	eq
 80009b4:	ea95 0f0c 	teqeq	r5, ip
 80009b8:	f43f af3b 	beq.w	8000832 <__aeabi_dmul+0x24a>
 80009bc:	ea94 0f0c 	teq	r4, ip
 80009c0:	d10a      	bne.n	80009d8 <__aeabi_ddiv+0x19c>
 80009c2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009c6:	f47f af34 	bne.w	8000832 <__aeabi_dmul+0x24a>
 80009ca:	ea95 0f0c 	teq	r5, ip
 80009ce:	f47f af25 	bne.w	800081c <__aeabi_dmul+0x234>
 80009d2:	4610      	mov	r0, r2
 80009d4:	4619      	mov	r1, r3
 80009d6:	e72c      	b.n	8000832 <__aeabi_dmul+0x24a>
 80009d8:	ea95 0f0c 	teq	r5, ip
 80009dc:	d106      	bne.n	80009ec <__aeabi_ddiv+0x1b0>
 80009de:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009e2:	f43f aefd 	beq.w	80007e0 <__aeabi_dmul+0x1f8>
 80009e6:	4610      	mov	r0, r2
 80009e8:	4619      	mov	r1, r3
 80009ea:	e722      	b.n	8000832 <__aeabi_dmul+0x24a>
 80009ec:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80009f0:	bf18      	it	ne
 80009f2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80009f6:	f47f aec5 	bne.w	8000784 <__aeabi_dmul+0x19c>
 80009fa:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80009fe:	f47f af0d 	bne.w	800081c <__aeabi_dmul+0x234>
 8000a02:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a06:	f47f aeeb 	bne.w	80007e0 <__aeabi_dmul+0x1f8>
 8000a0a:	e712      	b.n	8000832 <__aeabi_dmul+0x24a>

08000a0c <__aeabi_d2f>:
 8000a0c:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a10:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000a14:	bf24      	itt	cs
 8000a16:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000a1a:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000a1e:	d90d      	bls.n	8000a3c <__aeabi_d2f+0x30>
 8000a20:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000a24:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000a28:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000a2c:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000a30:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000a34:	bf08      	it	eq
 8000a36:	f020 0001 	biceq.w	r0, r0, #1
 8000a3a:	4770      	bx	lr
 8000a3c:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000a40:	d121      	bne.n	8000a86 <__aeabi_d2f+0x7a>
 8000a42:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000a46:	bfbc      	itt	lt
 8000a48:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000a4c:	4770      	bxlt	lr
 8000a4e:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000a52:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000a56:	f1c2 0218 	rsb	r2, r2, #24
 8000a5a:	f1c2 0c20 	rsb	ip, r2, #32
 8000a5e:	fa10 f30c 	lsls.w	r3, r0, ip
 8000a62:	fa20 f002 	lsr.w	r0, r0, r2
 8000a66:	bf18      	it	ne
 8000a68:	f040 0001 	orrne.w	r0, r0, #1
 8000a6c:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a70:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000a74:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000a78:	ea40 000c 	orr.w	r0, r0, ip
 8000a7c:	fa23 f302 	lsr.w	r3, r3, r2
 8000a80:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000a84:	e7cc      	b.n	8000a20 <__aeabi_d2f+0x14>
 8000a86:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000a8a:	d107      	bne.n	8000a9c <__aeabi_d2f+0x90>
 8000a8c:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000a90:	bf1e      	ittt	ne
 8000a92:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000a96:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000a9a:	4770      	bxne	lr
 8000a9c:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000aa0:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000aa4:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000aa8:	4770      	bx	lr
 8000aaa:	bf00      	nop

08000aac <animate_led_show_strip>:
extern uint32_t g_max_strip_length;
extern uint16_t g_all_strip_mask;


void animate_led_show_strip(const strip_mask_t strip_mask)
{
 8000aac:	b580      	push	{r7, lr}
 8000aae:	b082      	sub	sp, #8
 8000ab0:	af00      	add	r7, sp, #0
 8000ab2:	4603      	mov	r3, r0
 8000ab4:	80fb      	strh	r3, [r7, #6]
    ws2812b_show(strip_mask);
 8000ab6:	88fb      	ldrh	r3, [r7, #6]
 8000ab8:	4618      	mov	r0, r3
 8000aba:	f001 fa67 	bl	8001f8c <ws2812b_show>
}
 8000abe:	bf00      	nop
 8000ac0:	3708      	adds	r7, #8
 8000ac2:	46bd      	mov	sp, r7
 8000ac4:	bd80      	pop	{r7, pc}

08000ac6 <animate_led_solid_custom_color>:
	}
}


void animate_led_solid_custom_color(const strip_mask_t strip_mask, color_hex_code_e color)
{
 8000ac6:	b580      	push	{r7, lr}
 8000ac8:	b084      	sub	sp, #16
 8000aca:	af00      	add	r7, sp, #0
 8000acc:	4603      	mov	r3, r0
 8000ace:	6039      	str	r1, [r7, #0]
 8000ad0:	80fb      	strh	r3, [r7, #6]
	uint8_t red, green, blue; 
	red = ((color & 0xFF0000) >> 16);
 8000ad2:	683b      	ldr	r3, [r7, #0]
 8000ad4:	0c1b      	lsrs	r3, r3, #16
 8000ad6:	73fb      	strb	r3, [r7, #15]
	green = ((color & 0x00FF00) >> 8);
 8000ad8:	683b      	ldr	r3, [r7, #0]
 8000ada:	0a1b      	lsrs	r3, r3, #8
 8000adc:	73bb      	strb	r3, [r7, #14]
	blue = (color & 0x0000FF);
 8000ade:	683b      	ldr	r3, [r7, #0]
 8000ae0:	737b      	strb	r3, [r7, #13]
	animate_led_set_all_pixels(strip_mask, red, green, blue);
 8000ae2:	7b7b      	ldrb	r3, [r7, #13]
 8000ae4:	7bba      	ldrb	r2, [r7, #14]
 8000ae6:	7bf9      	ldrb	r1, [r7, #15]
 8000ae8:	88f8      	ldrh	r0, [r7, #6]
 8000aea:	f000 fd1b 	bl	8001524 <animate_led_set_all_pixels>
	animate_led_show_strip(strip_mask);
 8000aee:	88fb      	ldrh	r3, [r7, #6]
 8000af0:	4618      	mov	r0, r3
 8000af2:	f7ff ffdb 	bl	8000aac <animate_led_show_strip>
}
 8000af6:	bf00      	nop
 8000af8:	3710      	adds	r7, #16
 8000afa:	46bd      	mov	sp, r7
 8000afc:	bd80      	pop	{r7, pc}

08000afe <animate_led_turn_all_pixels_off>:


void animate_led_turn_all_pixels_off(void)
{
 8000afe:	b580      	push	{r7, lr}
 8000b00:	af00      	add	r7, sp, #0
	animate_led_set_all_pixels((strip_mask_t)STRIP_BIT_ALL_SET, 0, 0, 0);
 8000b02:	2300      	movs	r3, #0
 8000b04:	2200      	movs	r2, #0
 8000b06:	2100      	movs	r1, #0
 8000b08:	2001      	movs	r0, #1
 8000b0a:	f000 fd0b 	bl	8001524 <animate_led_set_all_pixels>
}
 8000b0e:	bf00      	nop
 8000b10:	bd80      	pop	{r7, pc}

08000b12 <animate_led_only_spell_word>:
	}
}


void animate_led_only_spell_word(strip_mask_t strip_mask, color_hex_code_e color, uint16_t speed_delay)
{
 8000b12:	b590      	push	{r4, r7, lr}
 8000b14:	ed2d 8b02 	vpush	{d8}
 8000b18:	b089      	sub	sp, #36	; 0x24
 8000b1a:	af02      	add	r7, sp, #8
 8000b1c:	4603      	mov	r3, r0
 8000b1e:	6039      	str	r1, [r7, #0]
 8000b20:	80fb      	strh	r3, [r7, #6]
 8000b22:	4613      	mov	r3, r2
 8000b24:	80bb      	strh	r3, [r7, #4]
	uint16_t strip_size = ws2812_led_get_max_strip_size(strip_mask);
 8000b26:	88fb      	ldrh	r3, [r7, #6]
 8000b28:	4618      	mov	r0, r3
 8000b2a:	f001 f873 	bl	8001c14 <ws2812_led_get_max_strip_size>
 8000b2e:	4603      	mov	r3, r0
 8000b30:	827b      	strh	r3, [r7, #18]
	uint8_t red, green, blue; 
	red = ((color & 0xFF0000) >> 16);
 8000b32:	683b      	ldr	r3, [r7, #0]
 8000b34:	0c1b      	lsrs	r3, r3, #16
 8000b36:	b2db      	uxtb	r3, r3
 8000b38:	747b      	strb	r3, [r7, #17]
	green = ((color & 0x00FF00) >> 8);
 8000b3a:	683b      	ldr	r3, [r7, #0]
 8000b3c:	0a1b      	lsrs	r3, r3, #8
 8000b3e:	b2db      	uxtb	r3, r3
 8000b40:	743b      	strb	r3, [r7, #16]
	blue = (color & 0x0000FF);
 8000b42:	683b      	ldr	r3, [r7, #0]
 8000b44:	b2db      	uxtb	r3, r3
 8000b46:	73fb      	strb	r3, [r7, #15]
	for (int i = 0; i < strip_size; i++)
 8000b48:	2300      	movs	r3, #0
 8000b4a:	617b      	str	r3, [r7, #20]
 8000b4c:	e032      	b.n	8000bb4 <animate_led_only_spell_word+0xa2>
	{
	    if (task_button_press_interrupt_occurred()) if (task_button_press_check_interrupts(&red, &green, &blue)) return;
 8000b4e:	f007 fecb 	bl	80088e8 <task_button_press_interrupt_occurred>
 8000b52:	4603      	mov	r3, r0
 8000b54:	2b00      	cmp	r3, #0
 8000b56:	d00b      	beq.n	8000b70 <animate_led_only_spell_word+0x5e>
 8000b58:	f107 020f 	add.w	r2, r7, #15
 8000b5c:	f107 0110 	add.w	r1, r7, #16
 8000b60:	f107 0311 	add.w	r3, r7, #17
 8000b64:	4618      	mov	r0, r3
 8000b66:	f007 fee5 	bl	8008934 <task_button_press_check_interrupts>
 8000b6a:	4603      	mov	r3, r0
 8000b6c:	2b00      	cmp	r3, #0
 8000b6e:	d126      	bne.n	8000bbe <animate_led_only_spell_word+0xac>
		animate_led_set_pixel(strip_mask, i, red, green, blue);
 8000b70:	697b      	ldr	r3, [r7, #20]
 8000b72:	b299      	uxth	r1, r3
 8000b74:	7c7a      	ldrb	r2, [r7, #17]
 8000b76:	7c3c      	ldrb	r4, [r7, #16]
 8000b78:	7bfb      	ldrb	r3, [r7, #15]
 8000b7a:	88f8      	ldrh	r0, [r7, #6]
 8000b7c:	9300      	str	r3, [sp, #0]
 8000b7e:	4623      	mov	r3, r4
 8000b80:	f000 fc76 	bl	8001470 <animate_led_set_pixel>
		animate_led_show_strip(strip_mask);
 8000b84:	88fb      	ldrh	r3, [r7, #6]
 8000b86:	4618      	mov	r0, r3
 8000b88:	f7ff ff90 	bl	8000aac <animate_led_show_strip>
		task_led_ctrl_delay((float_t)speed_delay / task_led_ctrl_speed_factor());
 8000b8c:	88bb      	ldrh	r3, [r7, #4]
 8000b8e:	ee07 3a90 	vmov	s15, r3
 8000b92:	eeb8 8a67 	vcvt.f32.u32	s16, s15
 8000b96:	f000 fe49 	bl	800182c <task_led_ctrl_speed_factor>
 8000b9a:	eeb0 7a40 	vmov.f32	s14, s0
 8000b9e:	eec8 7a07 	vdiv.f32	s15, s16, s14
 8000ba2:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8000ba6:	ee17 0a90 	vmov	r0, s15
 8000baa:	f000 fd97 	bl	80016dc <task_led_ctrl_delay>
	for (int i = 0; i < strip_size; i++)
 8000bae:	697b      	ldr	r3, [r7, #20]
 8000bb0:	3301      	adds	r3, #1
 8000bb2:	617b      	str	r3, [r7, #20]
 8000bb4:	8a7b      	ldrh	r3, [r7, #18]
 8000bb6:	697a      	ldr	r2, [r7, #20]
 8000bb8:	429a      	cmp	r2, r3
 8000bba:	dbc8      	blt.n	8000b4e <animate_led_only_spell_word+0x3c>
 8000bbc:	e000      	b.n	8000bc0 <animate_led_only_spell_word+0xae>
	    if (task_button_press_interrupt_occurred()) if (task_button_press_check_interrupts(&red, &green, &blue)) return;
 8000bbe:	bf00      	nop
	}
}
 8000bc0:	371c      	adds	r7, #28
 8000bc2:	46bd      	mov	sp, r7
 8000bc4:	ecbd 8b02 	vpop	{d8}
 8000bc8:	bd90      	pop	{r4, r7, pc}
	...

08000bcc <animate_led_fade_in_fade_out>:
    }
}


void animate_led_fade_in_fade_out(strip_mask_t strip_mask, color_hex_code_e color)
{
 8000bcc:	b5b0      	push	{r4, r5, r7, lr}
 8000bce:	b08a      	sub	sp, #40	; 0x28
 8000bd0:	af00      	add	r7, sp, #0
 8000bd2:	4603      	mov	r3, r0
 8000bd4:	60b9      	str	r1, [r7, #8]
 8000bd6:	81fb      	strh	r3, [r7, #14]
    float r, g, b;
    uint8_t red, green, blue; 
	red = ((color & 0xFF0000) >> 16);
 8000bd8:	68bb      	ldr	r3, [r7, #8]
 8000bda:	0c1b      	lsrs	r3, r3, #16
 8000bdc:	b2db      	uxtb	r3, r3
 8000bde:	74fb      	strb	r3, [r7, #19]
	green = ((color & 0x00FF00) >> 8);
 8000be0:	68bb      	ldr	r3, [r7, #8]
 8000be2:	0a1b      	lsrs	r3, r3, #8
 8000be4:	b2db      	uxtb	r3, r3
 8000be6:	74bb      	strb	r3, [r7, #18]
	blue = (color & 0x0000FF);
 8000be8:	68bb      	ldr	r3, [r7, #8]
 8000bea:	b2db      	uxtb	r3, r3
 8000bec:	747b      	strb	r3, [r7, #17]
    for (int i = 0; i < 256; i++)
 8000bee:	2300      	movs	r3, #0
 8000bf0:	627b      	str	r3, [r7, #36]	; 0x24
 8000bf2:	e089      	b.n	8000d08 <animate_led_fade_in_fade_out+0x13c>
    {
        if (task_button_press_interrupt_occurred()) if (task_button_press_check_interrupts(&red, &green, &blue)) return;
 8000bf4:	f007 fe78 	bl	80088e8 <task_button_press_interrupt_occurred>
 8000bf8:	4603      	mov	r3, r0
 8000bfa:	2b00      	cmp	r3, #0
 8000bfc:	d00c      	beq.n	8000c18 <animate_led_fade_in_fade_out+0x4c>
 8000bfe:	f107 0211 	add.w	r2, r7, #17
 8000c02:	f107 0112 	add.w	r1, r7, #18
 8000c06:	f107 0313 	add.w	r3, r7, #19
 8000c0a:	4618      	mov	r0, r3
 8000c0c:	f007 fe92 	bl	8008934 <task_button_press_check_interrupts>
 8000c10:	4603      	mov	r3, r0
 8000c12:	2b00      	cmp	r3, #0
 8000c14:	f040 810d 	bne.w	8000e32 <animate_led_fade_in_fade_out+0x266>
        r = (i / 256.0) * red;
 8000c18:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8000c1a:	f7ff fc7b 	bl	8000514 <__aeabi_i2d>
 8000c1e:	f04f 0200 	mov.w	r2, #0
 8000c22:	4b87      	ldr	r3, [pc, #540]	; (8000e40 <animate_led_fade_in_fade_out+0x274>)
 8000c24:	f7ff fe0a 	bl	800083c <__aeabi_ddiv>
 8000c28:	4602      	mov	r2, r0
 8000c2a:	460b      	mov	r3, r1
 8000c2c:	4614      	mov	r4, r2
 8000c2e:	461d      	mov	r5, r3
 8000c30:	7cfb      	ldrb	r3, [r7, #19]
 8000c32:	4618      	mov	r0, r3
 8000c34:	f7ff fc6e 	bl	8000514 <__aeabi_i2d>
 8000c38:	4602      	mov	r2, r0
 8000c3a:	460b      	mov	r3, r1
 8000c3c:	4620      	mov	r0, r4
 8000c3e:	4629      	mov	r1, r5
 8000c40:	f7ff fcd2 	bl	80005e8 <__aeabi_dmul>
 8000c44:	4602      	mov	r2, r0
 8000c46:	460b      	mov	r3, r1
 8000c48:	4610      	mov	r0, r2
 8000c4a:	4619      	mov	r1, r3
 8000c4c:	f7ff fede 	bl	8000a0c <__aeabi_d2f>
 8000c50:	4603      	mov	r3, r0
 8000c52:	61fb      	str	r3, [r7, #28]
        g = (i / 256.0) * green;
 8000c54:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8000c56:	f7ff fc5d 	bl	8000514 <__aeabi_i2d>
 8000c5a:	f04f 0200 	mov.w	r2, #0
 8000c5e:	4b78      	ldr	r3, [pc, #480]	; (8000e40 <animate_led_fade_in_fade_out+0x274>)
 8000c60:	f7ff fdec 	bl	800083c <__aeabi_ddiv>
 8000c64:	4602      	mov	r2, r0
 8000c66:	460b      	mov	r3, r1
 8000c68:	4614      	mov	r4, r2
 8000c6a:	461d      	mov	r5, r3
 8000c6c:	7cbb      	ldrb	r3, [r7, #18]
 8000c6e:	4618      	mov	r0, r3
 8000c70:	f7ff fc50 	bl	8000514 <__aeabi_i2d>
 8000c74:	4602      	mov	r2, r0
 8000c76:	460b      	mov	r3, r1
 8000c78:	4620      	mov	r0, r4
 8000c7a:	4629      	mov	r1, r5
 8000c7c:	f7ff fcb4 	bl	80005e8 <__aeabi_dmul>
 8000c80:	4602      	mov	r2, r0
 8000c82:	460b      	mov	r3, r1
 8000c84:	4610      	mov	r0, r2
 8000c86:	4619      	mov	r1, r3
 8000c88:	f7ff fec0 	bl	8000a0c <__aeabi_d2f>
 8000c8c:	4603      	mov	r3, r0
 8000c8e:	61bb      	str	r3, [r7, #24]
        b = (i / 256.0) * blue;
 8000c90:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8000c92:	f7ff fc3f 	bl	8000514 <__aeabi_i2d>
 8000c96:	f04f 0200 	mov.w	r2, #0
 8000c9a:	4b69      	ldr	r3, [pc, #420]	; (8000e40 <animate_led_fade_in_fade_out+0x274>)
 8000c9c:	f7ff fdce 	bl	800083c <__aeabi_ddiv>
 8000ca0:	4602      	mov	r2, r0
 8000ca2:	460b      	mov	r3, r1
 8000ca4:	4614      	mov	r4, r2
 8000ca6:	461d      	mov	r5, r3
 8000ca8:	7c7b      	ldrb	r3, [r7, #17]
 8000caa:	4618      	mov	r0, r3
 8000cac:	f7ff fc32 	bl	8000514 <__aeabi_i2d>
 8000cb0:	4602      	mov	r2, r0
 8000cb2:	460b      	mov	r3, r1
 8000cb4:	4620      	mov	r0, r4
 8000cb6:	4629      	mov	r1, r5
 8000cb8:	f7ff fc96 	bl	80005e8 <__aeabi_dmul>
 8000cbc:	4602      	mov	r2, r0
 8000cbe:	460b      	mov	r3, r1
 8000cc0:	4610      	mov	r0, r2
 8000cc2:	4619      	mov	r1, r3
 8000cc4:	f7ff fea2 	bl	8000a0c <__aeabi_d2f>
 8000cc8:	4603      	mov	r3, r0
 8000cca:	617b      	str	r3, [r7, #20]
        animate_led_set_all_pixels(strip_mask, r, g, b);
 8000ccc:	edd7 7a07 	vldr	s15, [r7, #28]
 8000cd0:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8000cd4:	edc7 7a01 	vstr	s15, [r7, #4]
 8000cd8:	793b      	ldrb	r3, [r7, #4]
 8000cda:	b2d9      	uxtb	r1, r3
 8000cdc:	edd7 7a06 	vldr	s15, [r7, #24]
 8000ce0:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8000ce4:	edc7 7a01 	vstr	s15, [r7, #4]
 8000ce8:	793b      	ldrb	r3, [r7, #4]
 8000cea:	b2da      	uxtb	r2, r3
 8000cec:	edd7 7a05 	vldr	s15, [r7, #20]
 8000cf0:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8000cf4:	edc7 7a01 	vstr	s15, [r7, #4]
 8000cf8:	793b      	ldrb	r3, [r7, #4]
 8000cfa:	b2db      	uxtb	r3, r3
 8000cfc:	89f8      	ldrh	r0, [r7, #14]
 8000cfe:	f000 fc11 	bl	8001524 <animate_led_set_all_pixels>
    for (int i = 0; i < 256; i++)
 8000d02:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000d04:	3301      	adds	r3, #1
 8000d06:	627b      	str	r3, [r7, #36]	; 0x24
 8000d08:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000d0a:	2bff      	cmp	r3, #255	; 0xff
 8000d0c:	f77f af72 	ble.w	8000bf4 <animate_led_fade_in_fade_out+0x28>
    }
    for (int i = 255; i >= 0; i = i-2)
 8000d10:	23ff      	movs	r3, #255	; 0xff
 8000d12:	623b      	str	r3, [r7, #32]
 8000d14:	e088      	b.n	8000e28 <animate_led_fade_in_fade_out+0x25c>
    {
        if (task_button_press_interrupt_occurred()) if (task_button_press_check_interrupts(&red, &green, &blue)) return;
 8000d16:	f007 fde7 	bl	80088e8 <task_button_press_interrupt_occurred>
 8000d1a:	4603      	mov	r3, r0
 8000d1c:	2b00      	cmp	r3, #0
 8000d1e:	d00b      	beq.n	8000d38 <animate_led_fade_in_fade_out+0x16c>
 8000d20:	f107 0211 	add.w	r2, r7, #17
 8000d24:	f107 0112 	add.w	r1, r7, #18
 8000d28:	f107 0313 	add.w	r3, r7, #19
 8000d2c:	4618      	mov	r0, r3
 8000d2e:	f007 fe01 	bl	8008934 <task_button_press_check_interrupts>
 8000d32:	4603      	mov	r3, r0
 8000d34:	2b00      	cmp	r3, #0
 8000d36:	d17e      	bne.n	8000e36 <animate_led_fade_in_fade_out+0x26a>
        r = (i / 256.0) * red;
 8000d38:	6a38      	ldr	r0, [r7, #32]
 8000d3a:	f7ff fbeb 	bl	8000514 <__aeabi_i2d>
 8000d3e:	f04f 0200 	mov.w	r2, #0
 8000d42:	4b3f      	ldr	r3, [pc, #252]	; (8000e40 <animate_led_fade_in_fade_out+0x274>)
 8000d44:	f7ff fd7a 	bl	800083c <__aeabi_ddiv>
 8000d48:	4602      	mov	r2, r0
 8000d4a:	460b      	mov	r3, r1
 8000d4c:	4614      	mov	r4, r2
 8000d4e:	461d      	mov	r5, r3
 8000d50:	7cfb      	ldrb	r3, [r7, #19]
 8000d52:	4618      	mov	r0, r3
 8000d54:	f7ff fbde 	bl	8000514 <__aeabi_i2d>
 8000d58:	4602      	mov	r2, r0
 8000d5a:	460b      	mov	r3, r1
 8000d5c:	4620      	mov	r0, r4
 8000d5e:	4629      	mov	r1, r5
 8000d60:	f7ff fc42 	bl	80005e8 <__aeabi_dmul>
 8000d64:	4602      	mov	r2, r0
 8000d66:	460b      	mov	r3, r1
 8000d68:	4610      	mov	r0, r2
 8000d6a:	4619      	mov	r1, r3
 8000d6c:	f7ff fe4e 	bl	8000a0c <__aeabi_d2f>
 8000d70:	4603      	mov	r3, r0
 8000d72:	61fb      	str	r3, [r7, #28]
        g = (i / 256.0) * green;
 8000d74:	6a38      	ldr	r0, [r7, #32]
 8000d76:	f7ff fbcd 	bl	8000514 <__aeabi_i2d>
 8000d7a:	f04f 0200 	mov.w	r2, #0
 8000d7e:	4b30      	ldr	r3, [pc, #192]	; (8000e40 <animate_led_fade_in_fade_out+0x274>)
 8000d80:	f7ff fd5c 	bl	800083c <__aeabi_ddiv>
 8000d84:	4602      	mov	r2, r0
 8000d86:	460b      	mov	r3, r1
 8000d88:	4614      	mov	r4, r2
 8000d8a:	461d      	mov	r5, r3
 8000d8c:	7cbb      	ldrb	r3, [r7, #18]
 8000d8e:	4618      	mov	r0, r3
 8000d90:	f7ff fbc0 	bl	8000514 <__aeabi_i2d>
 8000d94:	4602      	mov	r2, r0
 8000d96:	460b      	mov	r3, r1
 8000d98:	4620      	mov	r0, r4
 8000d9a:	4629      	mov	r1, r5
 8000d9c:	f7ff fc24 	bl	80005e8 <__aeabi_dmul>
 8000da0:	4602      	mov	r2, r0
 8000da2:	460b      	mov	r3, r1
 8000da4:	4610      	mov	r0, r2
 8000da6:	4619      	mov	r1, r3
 8000da8:	f7ff fe30 	bl	8000a0c <__aeabi_d2f>
 8000dac:	4603      	mov	r3, r0
 8000dae:	61bb      	str	r3, [r7, #24]
        b = (i / 256.0) * blue;
 8000db0:	6a38      	ldr	r0, [r7, #32]
 8000db2:	f7ff fbaf 	bl	8000514 <__aeabi_i2d>
 8000db6:	f04f 0200 	mov.w	r2, #0
 8000dba:	4b21      	ldr	r3, [pc, #132]	; (8000e40 <animate_led_fade_in_fade_out+0x274>)
 8000dbc:	f7ff fd3e 	bl	800083c <__aeabi_ddiv>
 8000dc0:	4602      	mov	r2, r0
 8000dc2:	460b      	mov	r3, r1
 8000dc4:	4614      	mov	r4, r2
 8000dc6:	461d      	mov	r5, r3
 8000dc8:	7c7b      	ldrb	r3, [r7, #17]
 8000dca:	4618      	mov	r0, r3
 8000dcc:	f7ff fba2 	bl	8000514 <__aeabi_i2d>
 8000dd0:	4602      	mov	r2, r0
 8000dd2:	460b      	mov	r3, r1
 8000dd4:	4620      	mov	r0, r4
 8000dd6:	4629      	mov	r1, r5
 8000dd8:	f7ff fc06 	bl	80005e8 <__aeabi_dmul>
 8000ddc:	4602      	mov	r2, r0
 8000dde:	460b      	mov	r3, r1
 8000de0:	4610      	mov	r0, r2
 8000de2:	4619      	mov	r1, r3
 8000de4:	f7ff fe12 	bl	8000a0c <__aeabi_d2f>
 8000de8:	4603      	mov	r3, r0
 8000dea:	617b      	str	r3, [r7, #20]
        animate_led_set_all_pixels(strip_mask, r, g, b);
 8000dec:	edd7 7a07 	vldr	s15, [r7, #28]
 8000df0:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8000df4:	edc7 7a01 	vstr	s15, [r7, #4]
 8000df8:	793b      	ldrb	r3, [r7, #4]
 8000dfa:	b2d9      	uxtb	r1, r3
 8000dfc:	edd7 7a06 	vldr	s15, [r7, #24]
 8000e00:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8000e04:	edc7 7a01 	vstr	s15, [r7, #4]
 8000e08:	793b      	ldrb	r3, [r7, #4]
 8000e0a:	b2da      	uxtb	r2, r3
 8000e0c:	edd7 7a05 	vldr	s15, [r7, #20]
 8000e10:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8000e14:	edc7 7a01 	vstr	s15, [r7, #4]
 8000e18:	793b      	ldrb	r3, [r7, #4]
 8000e1a:	b2db      	uxtb	r3, r3
 8000e1c:	89f8      	ldrh	r0, [r7, #14]
 8000e1e:	f000 fb81 	bl	8001524 <animate_led_set_all_pixels>
    for (int i = 255; i >= 0; i = i-2)
 8000e22:	6a3b      	ldr	r3, [r7, #32]
 8000e24:	3b02      	subs	r3, #2
 8000e26:	623b      	str	r3, [r7, #32]
 8000e28:	6a3b      	ldr	r3, [r7, #32]
 8000e2a:	2b00      	cmp	r3, #0
 8000e2c:	f6bf af73 	bge.w	8000d16 <animate_led_fade_in_fade_out+0x14a>
 8000e30:	e002      	b.n	8000e38 <animate_led_fade_in_fade_out+0x26c>
        if (task_button_press_interrupt_occurred()) if (task_button_press_check_interrupts(&red, &green, &blue)) return;
 8000e32:	bf00      	nop
 8000e34:	e000      	b.n	8000e38 <animate_led_fade_in_fade_out+0x26c>
        if (task_button_press_interrupt_occurred()) if (task_button_press_check_interrupts(&red, &green, &blue)) return;
 8000e36:	bf00      	nop
    }
}
 8000e38:	3728      	adds	r7, #40	; 0x28
 8000e3a:	46bd      	mov	sp, r7
 8000e3c:	bdb0      	pop	{r4, r5, r7, pc}
 8000e3e:	bf00      	nop
 8000e40:	40700000 	.word	0x40700000

08000e44 <animate_led_twinkle>:
	task_led_ctrl_delay((float_t)speed_delay / task_led_ctrl_speed_factor());
}


void animate_led_twinkle(strip_mask_t strip_mask, color_hex_code_e color, uint16_t count, uint16_t speed_delay, bool only_one)
{
 8000e44:	b590      	push	{r4, r7, lr}
 8000e46:	ed2d 8b02 	vpush	{d8}
 8000e4a:	b08b      	sub	sp, #44	; 0x2c
 8000e4c:	af02      	add	r7, sp, #8
 8000e4e:	60b9      	str	r1, [r7, #8]
 8000e50:	4611      	mov	r1, r2
 8000e52:	461a      	mov	r2, r3
 8000e54:	4603      	mov	r3, r0
 8000e56:	81fb      	strh	r3, [r7, #14]
 8000e58:	460b      	mov	r3, r1
 8000e5a:	81bb      	strh	r3, [r7, #12]
 8000e5c:	4613      	mov	r3, r2
 8000e5e:	80fb      	strh	r3, [r7, #6]
	uint16_t strip_size = ws2812_led_get_max_strip_size(strip_mask);
 8000e60:	89fb      	ldrh	r3, [r7, #14]
 8000e62:	4618      	mov	r0, r3
 8000e64:	f000 fed6 	bl	8001c14 <ws2812_led_get_max_strip_size>
 8000e68:	4603      	mov	r3, r0
 8000e6a:	837b      	strh	r3, [r7, #26]
	uint8_t red, green, blue; 
	red = ((color & 0xFF0000) >> 16);
 8000e6c:	68bb      	ldr	r3, [r7, #8]
 8000e6e:	0c1b      	lsrs	r3, r3, #16
 8000e70:	b2db      	uxtb	r3, r3
 8000e72:	767b      	strb	r3, [r7, #25]
	green = ((color & 0x00FF00) >> 8);
 8000e74:	68bb      	ldr	r3, [r7, #8]
 8000e76:	0a1b      	lsrs	r3, r3, #8
 8000e78:	b2db      	uxtb	r3, r3
 8000e7a:	763b      	strb	r3, [r7, #24]
	blue = (color & 0x0000FF);
 8000e7c:	68bb      	ldr	r3, [r7, #8]
 8000e7e:	b2db      	uxtb	r3, r3
 8000e80:	75fb      	strb	r3, [r7, #23]
    //animate_led_set_all_pixels(ALL_STRIPS, 0, 0, 0);
    for (int i = 0; i < count; i++)
 8000e82:	2300      	movs	r3, #0
 8000e84:	61fb      	str	r3, [r7, #28]
 8000e86:	e034      	b.n	8000ef2 <animate_led_twinkle+0xae>
    {
        if (task_button_press_interrupt_occurred()) if (task_button_press_check_interrupts(&red, &green, &blue)) return;
 8000e88:	f007 fd2e 	bl	80088e8 <task_button_press_interrupt_occurred>
 8000e8c:	4603      	mov	r3, r0
 8000e8e:	2b00      	cmp	r3, #0
 8000e90:	d00b      	beq.n	8000eaa <animate_led_twinkle+0x66>
 8000e92:	f107 0217 	add.w	r2, r7, #23
 8000e96:	f107 0118 	add.w	r1, r7, #24
 8000e9a:	f107 0319 	add.w	r3, r7, #25
 8000e9e:	4618      	mov	r0, r3
 8000ea0:	f007 fd48 	bl	8008934 <task_button_press_check_interrupts>
 8000ea4:	4603      	mov	r3, r0
 8000ea6:	2b00      	cmp	r3, #0
 8000ea8:	d139      	bne.n	8000f1e <animate_led_twinkle+0xda>
        animate_led_set_pixel(strip_mask, random_num(0, strip_size), red, green, blue);
 8000eaa:	8b7b      	ldrh	r3, [r7, #26]
 8000eac:	4619      	mov	r1, r3
 8000eae:	2000      	movs	r0, #0
 8000eb0:	f007 fd03 	bl	80088ba <random_num>
 8000eb4:	4603      	mov	r3, r0
 8000eb6:	b299      	uxth	r1, r3
 8000eb8:	7e7a      	ldrb	r2, [r7, #25]
 8000eba:	7e3c      	ldrb	r4, [r7, #24]
 8000ebc:	7dfb      	ldrb	r3, [r7, #23]
 8000ebe:	89f8      	ldrh	r0, [r7, #14]
 8000ec0:	9300      	str	r3, [sp, #0]
 8000ec2:	4623      	mov	r3, r4
 8000ec4:	f000 fad4 	bl	8001470 <animate_led_set_pixel>
        animate_led_show_strip(strip_mask);
 8000ec8:	89fb      	ldrh	r3, [r7, #14]
 8000eca:	4618      	mov	r0, r3
 8000ecc:	f7ff fdee 	bl	8000aac <animate_led_show_strip>
        task_led_ctrl_delay(speed_delay);
 8000ed0:	88fb      	ldrh	r3, [r7, #6]
 8000ed2:	4618      	mov	r0, r3
 8000ed4:	f000 fc02 	bl	80016dc <task_led_ctrl_delay>
        if (only_one) animate_led_set_all_pixels(strip_mask, 0, 0, 0);
 8000ed8:	f897 3038 	ldrb.w	r3, [r7, #56]	; 0x38
 8000edc:	2b00      	cmp	r3, #0
 8000ede:	d005      	beq.n	8000eec <animate_led_twinkle+0xa8>
 8000ee0:	89f8      	ldrh	r0, [r7, #14]
 8000ee2:	2300      	movs	r3, #0
 8000ee4:	2200      	movs	r2, #0
 8000ee6:	2100      	movs	r1, #0
 8000ee8:	f000 fb1c 	bl	8001524 <animate_led_set_all_pixels>
    for (int i = 0; i < count; i++)
 8000eec:	69fb      	ldr	r3, [r7, #28]
 8000eee:	3301      	adds	r3, #1
 8000ef0:	61fb      	str	r3, [r7, #28]
 8000ef2:	89bb      	ldrh	r3, [r7, #12]
 8000ef4:	69fa      	ldr	r2, [r7, #28]
 8000ef6:	429a      	cmp	r2, r3
 8000ef8:	dbc6      	blt.n	8000e88 <animate_led_twinkle+0x44>
    }
    task_led_ctrl_delay((float_t)speed_delay / task_led_ctrl_speed_factor());
 8000efa:	88fb      	ldrh	r3, [r7, #6]
 8000efc:	ee07 3a90 	vmov	s15, r3
 8000f00:	eeb8 8a67 	vcvt.f32.u32	s16, s15
 8000f04:	f000 fc92 	bl	800182c <task_led_ctrl_speed_factor>
 8000f08:	eeb0 7a40 	vmov.f32	s14, s0
 8000f0c:	eec8 7a07 	vdiv.f32	s15, s16, s14
 8000f10:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8000f14:	ee17 0a90 	vmov	r0, s15
 8000f18:	f000 fbe0 	bl	80016dc <task_led_ctrl_delay>
 8000f1c:	e000      	b.n	8000f20 <animate_led_twinkle+0xdc>
        if (task_button_press_interrupt_occurred()) if (task_button_press_check_interrupts(&red, &green, &blue)) return;
 8000f1e:	bf00      	nop
}
 8000f20:	3724      	adds	r7, #36	; 0x24
 8000f22:	46bd      	mov	sp, r7
 8000f24:	ecbd 8b02 	vpop	{d8}
 8000f28:	bd90      	pop	{r4, r7, pc}
	...

08000f2c <animate_led_sparkle_only_random_color>:
    task_led_ctrl_delay((float_t)speed_delay / task_led_ctrl_speed_factor());
}


void animate_led_sparkle_only_random_color(strip_mask_t strip_mask, bool fill, uint16_t speed_delay)
{
 8000f2c:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000f2e:	b08b      	sub	sp, #44	; 0x2c
 8000f30:	af02      	add	r7, sp, #8
 8000f32:	4603      	mov	r3, r0
 8000f34:	80fb      	strh	r3, [r7, #6]
 8000f36:	460b      	mov	r3, r1
 8000f38:	717b      	strb	r3, [r7, #5]
 8000f3a:	4613      	mov	r3, r2
 8000f3c:	807b      	strh	r3, [r7, #2]
	float percent_to_fill = 0.7;
 8000f3e:	4b3b      	ldr	r3, [pc, #236]	; (800102c <animate_led_sparkle_only_random_color+0x100>)
 8000f40:	61bb      	str	r3, [r7, #24]
	uint16_t strip_size = ws2812_led_get_max_strip_size(strip_mask);
 8000f42:	88fb      	ldrh	r3, [r7, #6]
 8000f44:	4618      	mov	r0, r3
 8000f46:	f000 fe65 	bl	8001c14 <ws2812_led_get_max_strip_size>
 8000f4a:	4603      	mov	r3, r0
 8000f4c:	82fb      	strh	r3, [r7, #22]
	uint16_t num_active_leds = ws2812_get_num_active_animation_leds(strip_mask);
 8000f4e:	88fb      	ldrh	r3, [r7, #6]
 8000f50:	4618      	mov	r0, r3
 8000f52:	f000 fe3f 	bl	8001bd4 <ws2812_get_num_active_animation_leds>
 8000f56:	4603      	mov	r3, r0
 8000f58:	82bb      	strh	r3, [r7, #20]
    uint8_t dummy_red, dummy_green, dummy_blue; // not used but not worth creating a unique function IMO
	for (uint16_t iii = 0; iii < (percent_to_fill * (float)num_active_leds); iii++)
 8000f5a:	2300      	movs	r3, #0
 8000f5c:	83fb      	strh	r3, [r7, #30]
 8000f5e:	e04c      	b.n	8000ffa <animate_led_sparkle_only_random_color+0xce>
	{
	    if (task_button_press_interrupt_occurred()) if (task_button_press_check_interrupts(&dummy_red, &dummy_green, &dummy_blue)) return;
 8000f60:	f007 fcc2 	bl	80088e8 <task_button_press_interrupt_occurred>
 8000f64:	4603      	mov	r3, r0
 8000f66:	2b00      	cmp	r3, #0
 8000f68:	d00b      	beq.n	8000f82 <animate_led_sparkle_only_random_color+0x56>
 8000f6a:	f107 020d 	add.w	r2, r7, #13
 8000f6e:	f107 010e 	add.w	r1, r7, #14
 8000f72:	f107 030f 	add.w	r3, r7, #15
 8000f76:	4618      	mov	r0, r3
 8000f78:	f007 fcdc 	bl	8008934 <task_button_press_check_interrupts>
 8000f7c:	4603      	mov	r3, r0
 8000f7e:	2b00      	cmp	r3, #0
 8000f80:	d14f      	bne.n	8001022 <animate_led_sparkle_only_random_color+0xf6>
		int pix = random_num(0, strip_size);
 8000f82:	8afb      	ldrh	r3, [r7, #22]
 8000f84:	4619      	mov	r1, r3
 8000f86:	2000      	movs	r0, #0
 8000f88:	f007 fc97 	bl	80088ba <random_num>
 8000f8c:	4603      	mov	r3, r0
 8000f8e:	613b      	str	r3, [r7, #16]
		animate_led_set_pixel(strip_mask, pix, random_num(0, 255), random_num(0, 255), random_num(0, 255));
 8000f90:	693b      	ldr	r3, [r7, #16]
 8000f92:	b29c      	uxth	r4, r3
 8000f94:	21ff      	movs	r1, #255	; 0xff
 8000f96:	2000      	movs	r0, #0
 8000f98:	f007 fc8f 	bl	80088ba <random_num>
 8000f9c:	4603      	mov	r3, r0
 8000f9e:	b2dd      	uxtb	r5, r3
 8000fa0:	21ff      	movs	r1, #255	; 0xff
 8000fa2:	2000      	movs	r0, #0
 8000fa4:	f007 fc89 	bl	80088ba <random_num>
 8000fa8:	4603      	mov	r3, r0
 8000faa:	b2de      	uxtb	r6, r3
 8000fac:	21ff      	movs	r1, #255	; 0xff
 8000fae:	2000      	movs	r0, #0
 8000fb0:	f007 fc83 	bl	80088ba <random_num>
 8000fb4:	4603      	mov	r3, r0
 8000fb6:	b2db      	uxtb	r3, r3
 8000fb8:	88f8      	ldrh	r0, [r7, #6]
 8000fba:	9300      	str	r3, [sp, #0]
 8000fbc:	4633      	mov	r3, r6
 8000fbe:	462a      	mov	r2, r5
 8000fc0:	4621      	mov	r1, r4
 8000fc2:	f000 fa55 	bl	8001470 <animate_led_set_pixel>
		animate_led_show_strip(strip_mask);
 8000fc6:	88fb      	ldrh	r3, [r7, #6]
 8000fc8:	4618      	mov	r0, r3
 8000fca:	f7ff fd6f 	bl	8000aac <animate_led_show_strip>
		task_led_ctrl_delay(speed_delay);
 8000fce:	887b      	ldrh	r3, [r7, #2]
 8000fd0:	4618      	mov	r0, r3
 8000fd2:	f000 fb83 	bl	80016dc <task_led_ctrl_delay>
		if (!fill) animate_led_set_pixel(strip_mask, pix, 0, 0, 0);
 8000fd6:	797b      	ldrb	r3, [r7, #5]
 8000fd8:	f083 0301 	eor.w	r3, r3, #1
 8000fdc:	b2db      	uxtb	r3, r3
 8000fde:	2b00      	cmp	r3, #0
 8000fe0:	d008      	beq.n	8000ff4 <animate_led_sparkle_only_random_color+0xc8>
 8000fe2:	693b      	ldr	r3, [r7, #16]
 8000fe4:	b299      	uxth	r1, r3
 8000fe6:	88f8      	ldrh	r0, [r7, #6]
 8000fe8:	2300      	movs	r3, #0
 8000fea:	9300      	str	r3, [sp, #0]
 8000fec:	2300      	movs	r3, #0
 8000fee:	2200      	movs	r2, #0
 8000ff0:	f000 fa3e 	bl	8001470 <animate_led_set_pixel>
	for (uint16_t iii = 0; iii < (percent_to_fill * (float)num_active_leds); iii++)
 8000ff4:	8bfb      	ldrh	r3, [r7, #30]
 8000ff6:	3301      	adds	r3, #1
 8000ff8:	83fb      	strh	r3, [r7, #30]
 8000ffa:	8bfb      	ldrh	r3, [r7, #30]
 8000ffc:	ee07 3a90 	vmov	s15, r3
 8001000:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001004:	8abb      	ldrh	r3, [r7, #20]
 8001006:	ee07 3a90 	vmov	s15, r3
 800100a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800100e:	edd7 7a06 	vldr	s15, [r7, #24]
 8001012:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001016:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800101a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800101e:	d49f      	bmi.n	8000f60 <animate_led_sparkle_only_random_color+0x34>
 8001020:	e000      	b.n	8001024 <animate_led_sparkle_only_random_color+0xf8>
	    if (task_button_press_interrupt_occurred()) if (task_button_press_check_interrupts(&dummy_red, &dummy_green, &dummy_blue)) return;
 8001022:	bf00      	nop
	}
}
 8001024:	3724      	adds	r7, #36	; 0x24
 8001026:	46bd      	mov	sp, r7
 8001028:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800102a:	bf00      	nop
 800102c:	3f333333 	.word	0x3f333333

08001030 <animate_led_rainbow_cycle>:
    }
}


void animate_led_rainbow_cycle(strip_mask_t strip_mask, uint16_t speed_delay)
{
 8001030:	b590      	push	{r4, r7, lr}
 8001032:	ed2d 8b02 	vpush	{d8}
 8001036:	b089      	sub	sp, #36	; 0x24
 8001038:	af02      	add	r7, sp, #8
 800103a:	4603      	mov	r3, r0
 800103c:	460a      	mov	r2, r1
 800103e:	80fb      	strh	r3, [r7, #6]
 8001040:	4613      	mov	r3, r2
 8001042:	80bb      	strh	r3, [r7, #4]
	uint8_t dummy_red, dummy_green, dummy_blue;
	uint16_t strip_size = ws2812_led_get_max_strip_size(strip_mask);
 8001044:	88fb      	ldrh	r3, [r7, #6]
 8001046:	4618      	mov	r0, r3
 8001048:	f000 fde4 	bl	8001c14 <ws2812_led_get_max_strip_size>
 800104c:	4603      	mov	r3, r0
 800104e:	827b      	strh	r3, [r7, #18]
    uint8_t *c;
    uint16_t i, j;
    //for (j = 0; j < 256 * 5; j++)
    for (j = 0; j < 256 * 5; j++)
 8001050:	2300      	movs	r3, #0
 8001052:	82bb      	strh	r3, [r7, #20]
 8001054:	e05f      	b.n	8001116 <animate_led_rainbow_cycle+0xe6>
    {
        if (task_button_press_interrupt_occurred()) if (task_button_press_check_interrupts(&dummy_red, &dummy_green, &dummy_blue)) return;
 8001056:	f007 fc47 	bl	80088e8 <task_button_press_interrupt_occurred>
 800105a:	4603      	mov	r3, r0
 800105c:	2b00      	cmp	r3, #0
 800105e:	d00b      	beq.n	8001078 <animate_led_rainbow_cycle+0x48>
 8001060:	f107 0209 	add.w	r2, r7, #9
 8001064:	f107 010a 	add.w	r1, r7, #10
 8001068:	f107 030b 	add.w	r3, r7, #11
 800106c:	4618      	mov	r0, r3
 800106e:	f007 fc61 	bl	8008934 <task_button_press_check_interrupts>
 8001072:	4603      	mov	r3, r0
 8001074:	2b00      	cmp	r3, #0
 8001076:	d153      	bne.n	8001120 <animate_led_rainbow_cycle+0xf0>
        for (i = 0; i < strip_size; i++)
 8001078:	2300      	movs	r3, #0
 800107a:	82fb      	strh	r3, [r7, #22]
 800107c:	e02f      	b.n	80010de <animate_led_rainbow_cycle+0xae>
        {
            if (task_button_press_interrupt_occurred()) if (task_button_press_check_interrupts(&dummy_red, &dummy_green, &dummy_blue)) return;
 800107e:	f007 fc33 	bl	80088e8 <task_button_press_interrupt_occurred>
 8001082:	4603      	mov	r3, r0
 8001084:	2b00      	cmp	r3, #0
 8001086:	d00b      	beq.n	80010a0 <animate_led_rainbow_cycle+0x70>
 8001088:	f107 0209 	add.w	r2, r7, #9
 800108c:	f107 010a 	add.w	r1, r7, #10
 8001090:	f107 030b 	add.w	r3, r7, #11
 8001094:	4618      	mov	r0, r3
 8001096:	f007 fc4d 	bl	8008934 <task_button_press_check_interrupts>
 800109a:	4603      	mov	r3, r0
 800109c:	2b00      	cmp	r3, #0
 800109e:	d141      	bne.n	8001124 <animate_led_rainbow_cycle+0xf4>
            c = animate_led_wheel(((i * 256 / strip_size) + j) & 255);
 80010a0:	8afb      	ldrh	r3, [r7, #22]
 80010a2:	021a      	lsls	r2, r3, #8
 80010a4:	8a7b      	ldrh	r3, [r7, #18]
 80010a6:	fb92 f3f3 	sdiv	r3, r2, r3
 80010aa:	b2da      	uxtb	r2, r3
 80010ac:	8abb      	ldrh	r3, [r7, #20]
 80010ae:	b2db      	uxtb	r3, r3
 80010b0:	4413      	add	r3, r2
 80010b2:	b2db      	uxtb	r3, r3
 80010b4:	4618      	mov	r0, r3
 80010b6:	f000 f83b 	bl	8001130 <animate_led_wheel>
 80010ba:	60f8      	str	r0, [r7, #12]
            animate_led_set_pixel(strip_mask, i, *c, *(c + 1), *(c + 2));
 80010bc:	68fb      	ldr	r3, [r7, #12]
 80010be:	781a      	ldrb	r2, [r3, #0]
 80010c0:	68fb      	ldr	r3, [r7, #12]
 80010c2:	3301      	adds	r3, #1
 80010c4:	781c      	ldrb	r4, [r3, #0]
 80010c6:	68fb      	ldr	r3, [r7, #12]
 80010c8:	3302      	adds	r3, #2
 80010ca:	781b      	ldrb	r3, [r3, #0]
 80010cc:	8af9      	ldrh	r1, [r7, #22]
 80010ce:	88f8      	ldrh	r0, [r7, #6]
 80010d0:	9300      	str	r3, [sp, #0]
 80010d2:	4623      	mov	r3, r4
 80010d4:	f000 f9cc 	bl	8001470 <animate_led_set_pixel>
        for (i = 0; i < strip_size; i++)
 80010d8:	8afb      	ldrh	r3, [r7, #22]
 80010da:	3301      	adds	r3, #1
 80010dc:	82fb      	strh	r3, [r7, #22]
 80010de:	8afa      	ldrh	r2, [r7, #22]
 80010e0:	8a7b      	ldrh	r3, [r7, #18]
 80010e2:	429a      	cmp	r2, r3
 80010e4:	d3cb      	bcc.n	800107e <animate_led_rainbow_cycle+0x4e>
        }
        animate_led_show_strip(strip_mask);
 80010e6:	88fb      	ldrh	r3, [r7, #6]
 80010e8:	4618      	mov	r0, r3
 80010ea:	f7ff fcdf 	bl	8000aac <animate_led_show_strip>
        task_led_ctrl_delay((float_t)speed_delay / task_led_ctrl_speed_factor());
 80010ee:	88bb      	ldrh	r3, [r7, #4]
 80010f0:	ee07 3a90 	vmov	s15, r3
 80010f4:	eeb8 8a67 	vcvt.f32.u32	s16, s15
 80010f8:	f000 fb98 	bl	800182c <task_led_ctrl_speed_factor>
 80010fc:	eeb0 7a40 	vmov.f32	s14, s0
 8001100:	eec8 7a07 	vdiv.f32	s15, s16, s14
 8001104:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001108:	ee17 0a90 	vmov	r0, s15
 800110c:	f000 fae6 	bl	80016dc <task_led_ctrl_delay>
    for (j = 0; j < 256 * 5; j++)
 8001110:	8abb      	ldrh	r3, [r7, #20]
 8001112:	3301      	adds	r3, #1
 8001114:	82bb      	strh	r3, [r7, #20]
 8001116:	8abb      	ldrh	r3, [r7, #20]
 8001118:	f5b3 6fa0 	cmp.w	r3, #1280	; 0x500
 800111c:	d39b      	bcc.n	8001056 <animate_led_rainbow_cycle+0x26>
 800111e:	e002      	b.n	8001126 <animate_led_rainbow_cycle+0xf6>
        if (task_button_press_interrupt_occurred()) if (task_button_press_check_interrupts(&dummy_red, &dummy_green, &dummy_blue)) return;
 8001120:	bf00      	nop
 8001122:	e000      	b.n	8001126 <animate_led_rainbow_cycle+0xf6>
            if (task_button_press_interrupt_occurred()) if (task_button_press_check_interrupts(&dummy_red, &dummy_green, &dummy_blue)) return;
 8001124:	bf00      	nop
    }
}
 8001126:	371c      	adds	r7, #28
 8001128:	46bd      	mov	sp, r7
 800112a:	ecbd 8b02 	vpop	{d8}
 800112e:	bd90      	pop	{r4, r7, pc}

08001130 <animate_led_wheel>:


uint8_t* animate_led_wheel(uint8_t wheel_pos)
{
 8001130:	b480      	push	{r7}
 8001132:	b083      	sub	sp, #12
 8001134:	af00      	add	r7, sp, #0
 8001136:	4603      	mov	r3, r0
 8001138:	71fb      	strb	r3, [r7, #7]
    static uint8_t c[3];
    if (wheel_pos < 85)
 800113a:	79fb      	ldrb	r3, [r7, #7]
 800113c:	2b54      	cmp	r3, #84	; 0x54
 800113e:	d813      	bhi.n	8001168 <animate_led_wheel+0x38>
    {
        c[0] = wheel_pos * 3;
 8001140:	79fb      	ldrb	r3, [r7, #7]
 8001142:	461a      	mov	r2, r3
 8001144:	0052      	lsls	r2, r2, #1
 8001146:	4413      	add	r3, r2
 8001148:	b2da      	uxtb	r2, r3
 800114a:	4b23      	ldr	r3, [pc, #140]	; (80011d8 <animate_led_wheel+0xa8>)
 800114c:	701a      	strb	r2, [r3, #0]
        c[1] = 255 - wheel_pos * 3; 
 800114e:	79fb      	ldrb	r3, [r7, #7]
 8001150:	461a      	mov	r2, r3
 8001152:	009b      	lsls	r3, r3, #2
 8001154:	1ad3      	subs	r3, r2, r3
 8001156:	b2db      	uxtb	r3, r3
 8001158:	3b01      	subs	r3, #1
 800115a:	b2da      	uxtb	r2, r3
 800115c:	4b1e      	ldr	r3, [pc, #120]	; (80011d8 <animate_led_wheel+0xa8>)
 800115e:	705a      	strb	r2, [r3, #1]
        c[2] = 0;
 8001160:	4b1d      	ldr	r3, [pc, #116]	; (80011d8 <animate_led_wheel+0xa8>)
 8001162:	2200      	movs	r2, #0
 8001164:	709a      	strb	r2, [r3, #2]
 8001166:	e02f      	b.n	80011c8 <animate_led_wheel+0x98>
    }
    else if(wheel_pos < 170)
 8001168:	79fb      	ldrb	r3, [r7, #7]
 800116a:	2ba9      	cmp	r3, #169	; 0xa9
 800116c:	d816      	bhi.n	800119c <animate_led_wheel+0x6c>
    {
        wheel_pos -= 85;
 800116e:	79fb      	ldrb	r3, [r7, #7]
 8001170:	3b55      	subs	r3, #85	; 0x55
 8001172:	71fb      	strb	r3, [r7, #7]
        c[0] = 255 - wheel_pos * 3;
 8001174:	79fb      	ldrb	r3, [r7, #7]
 8001176:	461a      	mov	r2, r3
 8001178:	009b      	lsls	r3, r3, #2
 800117a:	1ad3      	subs	r3, r2, r3
 800117c:	b2db      	uxtb	r3, r3
 800117e:	3b01      	subs	r3, #1
 8001180:	b2da      	uxtb	r2, r3
 8001182:	4b15      	ldr	r3, [pc, #84]	; (80011d8 <animate_led_wheel+0xa8>)
 8001184:	701a      	strb	r2, [r3, #0]
        c[1] = 0;
 8001186:	4b14      	ldr	r3, [pc, #80]	; (80011d8 <animate_led_wheel+0xa8>)
 8001188:	2200      	movs	r2, #0
 800118a:	705a      	strb	r2, [r3, #1]
        c[2] = wheel_pos * 3;
 800118c:	79fb      	ldrb	r3, [r7, #7]
 800118e:	461a      	mov	r2, r3
 8001190:	0052      	lsls	r2, r2, #1
 8001192:	4413      	add	r3, r2
 8001194:	b2da      	uxtb	r2, r3
 8001196:	4b10      	ldr	r3, [pc, #64]	; (80011d8 <animate_led_wheel+0xa8>)
 8001198:	709a      	strb	r2, [r3, #2]
 800119a:	e015      	b.n	80011c8 <animate_led_wheel+0x98>
    }
    else
    {
        wheel_pos -= 170;
 800119c:	79fb      	ldrb	r3, [r7, #7]
 800119e:	3356      	adds	r3, #86	; 0x56
 80011a0:	71fb      	strb	r3, [r7, #7]
        c[0] = 0;
 80011a2:	4b0d      	ldr	r3, [pc, #52]	; (80011d8 <animate_led_wheel+0xa8>)
 80011a4:	2200      	movs	r2, #0
 80011a6:	701a      	strb	r2, [r3, #0]
        c[1] = wheel_pos * 3; 
 80011a8:	79fb      	ldrb	r3, [r7, #7]
 80011aa:	461a      	mov	r2, r3
 80011ac:	0052      	lsls	r2, r2, #1
 80011ae:	4413      	add	r3, r2
 80011b0:	b2da      	uxtb	r2, r3
 80011b2:	4b09      	ldr	r3, [pc, #36]	; (80011d8 <animate_led_wheel+0xa8>)
 80011b4:	705a      	strb	r2, [r3, #1]
        c[2] = 255 - wheel_pos * 3;
 80011b6:	79fb      	ldrb	r3, [r7, #7]
 80011b8:	461a      	mov	r2, r3
 80011ba:	009b      	lsls	r3, r3, #2
 80011bc:	1ad3      	subs	r3, r2, r3
 80011be:	b2db      	uxtb	r3, r3
 80011c0:	3b01      	subs	r3, #1
 80011c2:	b2da      	uxtb	r2, r3
 80011c4:	4b04      	ldr	r3, [pc, #16]	; (80011d8 <animate_led_wheel+0xa8>)
 80011c6:	709a      	strb	r2, [r3, #2]
    }
    return c;
 80011c8:	4b03      	ldr	r3, [pc, #12]	; (80011d8 <animate_led_wheel+0xa8>)
}
 80011ca:	4618      	mov	r0, r3
 80011cc:	370c      	adds	r7, #12
 80011ce:	46bd      	mov	sp, r7
 80011d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011d4:	4770      	bx	lr
 80011d6:	bf00      	nop
 80011d8:	2000009c 	.word	0x2000009c

080011dc <animate_led_theater_chase>:
    }
}


void animate_led_theater_chase(strip_mask_t strip_mask, color_hex_code_e color, uint16_t speed_delay)
{
 80011dc:	b590      	push	{r4, r7, lr}
 80011de:	ed2d 8b02 	vpush	{d8}
 80011e2:	b08b      	sub	sp, #44	; 0x2c
 80011e4:	af02      	add	r7, sp, #8
 80011e6:	4603      	mov	r3, r0
 80011e8:	6039      	str	r1, [r7, #0]
 80011ea:	80fb      	strh	r3, [r7, #6]
 80011ec:	4613      	mov	r3, r2
 80011ee:	80bb      	strh	r3, [r7, #4]
	uint16_t strip_size = ws2812_led_get_max_strip_size(strip_mask);
 80011f0:	88fb      	ldrh	r3, [r7, #6]
 80011f2:	4618      	mov	r0, r3
 80011f4:	f000 fd0e 	bl	8001c14 <ws2812_led_get_max_strip_size>
 80011f8:	4603      	mov	r3, r0
 80011fa:	81fb      	strh	r3, [r7, #14]
	uint8_t red, green, blue; 
	red = ((color & 0xFF0000) >> 16);
 80011fc:	683b      	ldr	r3, [r7, #0]
 80011fe:	0c1b      	lsrs	r3, r3, #16
 8001200:	b2db      	uxtb	r3, r3
 8001202:	737b      	strb	r3, [r7, #13]
	green = ((color & 0x00FF00) >> 8);
 8001204:	683b      	ldr	r3, [r7, #0]
 8001206:	0a1b      	lsrs	r3, r3, #8
 8001208:	b2db      	uxtb	r3, r3
 800120a:	733b      	strb	r3, [r7, #12]
	blue = (color & 0x0000FF);
 800120c:	683b      	ldr	r3, [r7, #0]
 800120e:	b2db      	uxtb	r3, r3
 8001210:	72fb      	strb	r3, [r7, #11]
    for (int j = 0; j < 10; j++)
 8001212:	2300      	movs	r3, #0
 8001214:	61fb      	str	r3, [r7, #28]
 8001216:	e071      	b.n	80012fc <animate_led_theater_chase+0x120>
    {
        for (int q = 0; q < 3; q++)
 8001218:	2300      	movs	r3, #0
 800121a:	61bb      	str	r3, [r7, #24]
 800121c:	e068      	b.n	80012f0 <animate_led_theater_chase+0x114>
        {
            if (task_button_press_interrupt_occurred()) if (task_button_press_check_interrupts(&red, &green, &blue)) return;
 800121e:	f007 fb63 	bl	80088e8 <task_button_press_interrupt_occurred>
 8001222:	4603      	mov	r3, r0
 8001224:	2b00      	cmp	r3, #0
 8001226:	d00b      	beq.n	8001240 <animate_led_theater_chase+0x64>
 8001228:	f107 020b 	add.w	r2, r7, #11
 800122c:	f107 010c 	add.w	r1, r7, #12
 8001230:	f107 030d 	add.w	r3, r7, #13
 8001234:	4618      	mov	r0, r3
 8001236:	f007 fb7d 	bl	8008934 <task_button_press_check_interrupts>
 800123a:	4603      	mov	r3, r0
 800123c:	2b00      	cmp	r3, #0
 800123e:	d161      	bne.n	8001304 <animate_led_theater_chase+0x128>
            for (int i = 0; i < strip_size; i += 3) animate_led_set_pixel(strip_mask, i + q, red, green, blue); // turn every third pixel on
 8001240:	2300      	movs	r3, #0
 8001242:	617b      	str	r3, [r7, #20]
 8001244:	e010      	b.n	8001268 <animate_led_theater_chase+0x8c>
 8001246:	697b      	ldr	r3, [r7, #20]
 8001248:	b29a      	uxth	r2, r3
 800124a:	69bb      	ldr	r3, [r7, #24]
 800124c:	b29b      	uxth	r3, r3
 800124e:	4413      	add	r3, r2
 8001250:	b299      	uxth	r1, r3
 8001252:	7b7a      	ldrb	r2, [r7, #13]
 8001254:	7b3c      	ldrb	r4, [r7, #12]
 8001256:	7afb      	ldrb	r3, [r7, #11]
 8001258:	88f8      	ldrh	r0, [r7, #6]
 800125a:	9300      	str	r3, [sp, #0]
 800125c:	4623      	mov	r3, r4
 800125e:	f000 f907 	bl	8001470 <animate_led_set_pixel>
 8001262:	697b      	ldr	r3, [r7, #20]
 8001264:	3303      	adds	r3, #3
 8001266:	617b      	str	r3, [r7, #20]
 8001268:	89fb      	ldrh	r3, [r7, #14]
 800126a:	697a      	ldr	r2, [r7, #20]
 800126c:	429a      	cmp	r2, r3
 800126e:	dbea      	blt.n	8001246 <animate_led_theater_chase+0x6a>
            animate_led_show_strip(strip_mask);
 8001270:	88fb      	ldrh	r3, [r7, #6]
 8001272:	4618      	mov	r0, r3
 8001274:	f7ff fc1a 	bl	8000aac <animate_led_show_strip>
            if (task_button_press_interrupt_occurred()) if (task_button_press_check_interrupts(&red, &green, &blue)) return;
 8001278:	f007 fb36 	bl	80088e8 <task_button_press_interrupt_occurred>
 800127c:	4603      	mov	r3, r0
 800127e:	2b00      	cmp	r3, #0
 8001280:	d00b      	beq.n	800129a <animate_led_theater_chase+0xbe>
 8001282:	f107 020b 	add.w	r2, r7, #11
 8001286:	f107 010c 	add.w	r1, r7, #12
 800128a:	f107 030d 	add.w	r3, r7, #13
 800128e:	4618      	mov	r0, r3
 8001290:	f007 fb50 	bl	8008934 <task_button_press_check_interrupts>
 8001294:	4603      	mov	r3, r0
 8001296:	2b00      	cmp	r3, #0
 8001298:	d136      	bne.n	8001308 <animate_led_theater_chase+0x12c>
            task_led_ctrl_delay((float_t)speed_delay / task_led_ctrl_speed_factor());
 800129a:	88bb      	ldrh	r3, [r7, #4]
 800129c:	ee07 3a90 	vmov	s15, r3
 80012a0:	eeb8 8a67 	vcvt.f32.u32	s16, s15
 80012a4:	f000 fac2 	bl	800182c <task_led_ctrl_speed_factor>
 80012a8:	eeb0 7a40 	vmov.f32	s14, s0
 80012ac:	eec8 7a07 	vdiv.f32	s15, s16, s14
 80012b0:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80012b4:	ee17 0a90 	vmov	r0, s15
 80012b8:	f000 fa10 	bl	80016dc <task_led_ctrl_delay>
            for (int i = 0; i < strip_size; i += 3) animate_led_set_pixel(strip_mask, i + q, 0, 0, 0); // turn everty third pixel off
 80012bc:	2300      	movs	r3, #0
 80012be:	613b      	str	r3, [r7, #16]
 80012c0:	e00f      	b.n	80012e2 <animate_led_theater_chase+0x106>
 80012c2:	693b      	ldr	r3, [r7, #16]
 80012c4:	b29a      	uxth	r2, r3
 80012c6:	69bb      	ldr	r3, [r7, #24]
 80012c8:	b29b      	uxth	r3, r3
 80012ca:	4413      	add	r3, r2
 80012cc:	b299      	uxth	r1, r3
 80012ce:	88f8      	ldrh	r0, [r7, #6]
 80012d0:	2300      	movs	r3, #0
 80012d2:	9300      	str	r3, [sp, #0]
 80012d4:	2300      	movs	r3, #0
 80012d6:	2200      	movs	r2, #0
 80012d8:	f000 f8ca 	bl	8001470 <animate_led_set_pixel>
 80012dc:	693b      	ldr	r3, [r7, #16]
 80012de:	3303      	adds	r3, #3
 80012e0:	613b      	str	r3, [r7, #16]
 80012e2:	89fb      	ldrh	r3, [r7, #14]
 80012e4:	693a      	ldr	r2, [r7, #16]
 80012e6:	429a      	cmp	r2, r3
 80012e8:	dbeb      	blt.n	80012c2 <animate_led_theater_chase+0xe6>
        for (int q = 0; q < 3; q++)
 80012ea:	69bb      	ldr	r3, [r7, #24]
 80012ec:	3301      	adds	r3, #1
 80012ee:	61bb      	str	r3, [r7, #24]
 80012f0:	69bb      	ldr	r3, [r7, #24]
 80012f2:	2b02      	cmp	r3, #2
 80012f4:	dd93      	ble.n	800121e <animate_led_theater_chase+0x42>
    for (int j = 0; j < 10; j++)
 80012f6:	69fb      	ldr	r3, [r7, #28]
 80012f8:	3301      	adds	r3, #1
 80012fa:	61fb      	str	r3, [r7, #28]
 80012fc:	69fb      	ldr	r3, [r7, #28]
 80012fe:	2b09      	cmp	r3, #9
 8001300:	dd8a      	ble.n	8001218 <animate_led_theater_chase+0x3c>
 8001302:	e002      	b.n	800130a <animate_led_theater_chase+0x12e>
            if (task_button_press_interrupt_occurred()) if (task_button_press_check_interrupts(&red, &green, &blue)) return;
 8001304:	bf00      	nop
 8001306:	e000      	b.n	800130a <animate_led_theater_chase+0x12e>
            if (task_button_press_interrupt_occurred()) if (task_button_press_check_interrupts(&red, &green, &blue)) return;
 8001308:	bf00      	nop
        }
    }
}
 800130a:	3724      	adds	r7, #36	; 0x24
 800130c:	46bd      	mov	sp, r7
 800130e:	ecbd 8b02 	vpop	{d8}
 8001312:	bd90      	pop	{r4, r7, pc}

08001314 <animate_led_theater_chase_rainbow>:


void animate_led_theater_chase_rainbow(strip_mask_t strip_mask, uint16_t speed_delay)
{
 8001314:	b590      	push	{r4, r7, lr}
 8001316:	ed2d 8b02 	vpush	{d8}
 800131a:	b08d      	sub	sp, #52	; 0x34
 800131c:	af02      	add	r7, sp, #8
 800131e:	4603      	mov	r3, r0
 8001320:	460a      	mov	r2, r1
 8001322:	80fb      	strh	r3, [r7, #6]
 8001324:	4613      	mov	r3, r2
 8001326:	80bb      	strh	r3, [r7, #4]
	uint8_t dummy_red, dummy_green, dummy_blue;
	uint16_t strip_size = ws2812_led_get_max_strip_size(strip_mask);
 8001328:	88fb      	ldrh	r3, [r7, #6]
 800132a:	4618      	mov	r0, r3
 800132c:	f000 fc72 	bl	8001c14 <ws2812_led_get_max_strip_size>
 8001330:	4603      	mov	r3, r0
 8001332:	82fb      	strh	r3, [r7, #22]
    uint8_t *c;
    for (int j = 0; j < 256; j++) // cycel all 256 colors in the animate_led_wheel
 8001334:	2300      	movs	r3, #0
 8001336:	627b      	str	r3, [r7, #36]	; 0x24
 8001338:	e08a      	b.n	8001450 <animate_led_theater_chase_rainbow+0x13c>
    {
        for (int q = 0; q < 3; q++)
 800133a:	2300      	movs	r3, #0
 800133c:	623b      	str	r3, [r7, #32]
 800133e:	e080      	b.n	8001442 <animate_led_theater_chase_rainbow+0x12e>
        {
            if (task_button_press_interrupt_occurred()) if (task_button_press_check_interrupts(&dummy_red, &dummy_green, &dummy_blue)) return;
 8001340:	f007 fad2 	bl	80088e8 <task_button_press_interrupt_occurred>
 8001344:	4603      	mov	r3, r0
 8001346:	2b00      	cmp	r3, #0
 8001348:	d00b      	beq.n	8001362 <animate_led_theater_chase_rainbow+0x4e>
 800134a:	f107 020d 	add.w	r2, r7, #13
 800134e:	f107 010e 	add.w	r1, r7, #14
 8001352:	f107 030f 	add.w	r3, r7, #15
 8001356:	4618      	mov	r0, r3
 8001358:	f007 faec 	bl	8008934 <task_button_press_check_interrupts>
 800135c:	4603      	mov	r3, r0
 800135e:	2b00      	cmp	r3, #0
 8001360:	d17b      	bne.n	800145a <animate_led_theater_chase_rainbow+0x146>
            for (int i = 0; i < strip_size; i = i + 3)
 8001362:	2300      	movs	r3, #0
 8001364:	61fb      	str	r3, [r7, #28]
 8001366:	e039      	b.n	80013dc <animate_led_theater_chase_rainbow+0xc8>
            {
                if (task_button_press_interrupt_occurred()) if (task_button_press_check_interrupts(&dummy_red, &dummy_green, &dummy_blue)) return;
 8001368:	f007 fabe 	bl	80088e8 <task_button_press_interrupt_occurred>
 800136c:	4603      	mov	r3, r0
 800136e:	2b00      	cmp	r3, #0
 8001370:	d00b      	beq.n	800138a <animate_led_theater_chase_rainbow+0x76>
 8001372:	f107 020d 	add.w	r2, r7, #13
 8001376:	f107 010e 	add.w	r1, r7, #14
 800137a:	f107 030f 	add.w	r3, r7, #15
 800137e:	4618      	mov	r0, r3
 8001380:	f007 fad8 	bl	8008934 <task_button_press_check_interrupts>
 8001384:	4603      	mov	r3, r0
 8001386:	2b00      	cmp	r3, #0
 8001388:	d169      	bne.n	800145e <animate_led_theater_chase_rainbow+0x14a>
                c = animate_led_wheel((i + j) % 255);
 800138a:	69fa      	ldr	r2, [r7, #28]
 800138c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800138e:	441a      	add	r2, r3
 8001390:	4b36      	ldr	r3, [pc, #216]	; (800146c <animate_led_theater_chase_rainbow+0x158>)
 8001392:	fb83 1302 	smull	r1, r3, r3, r2
 8001396:	4413      	add	r3, r2
 8001398:	11d9      	asrs	r1, r3, #7
 800139a:	17d3      	asrs	r3, r2, #31
 800139c:	1ac9      	subs	r1, r1, r3
 800139e:	460b      	mov	r3, r1
 80013a0:	021b      	lsls	r3, r3, #8
 80013a2:	1a5b      	subs	r3, r3, r1
 80013a4:	1ad1      	subs	r1, r2, r3
 80013a6:	b2cb      	uxtb	r3, r1
 80013a8:	4618      	mov	r0, r3
 80013aa:	f7ff fec1 	bl	8001130 <animate_led_wheel>
 80013ae:	6138      	str	r0, [r7, #16]
                animate_led_set_pixel(strip_mask, i + q, *c, *(c + 1), *(c + 2)); // turn every third pixel on
 80013b0:	69fb      	ldr	r3, [r7, #28]
 80013b2:	b29a      	uxth	r2, r3
 80013b4:	6a3b      	ldr	r3, [r7, #32]
 80013b6:	b29b      	uxth	r3, r3
 80013b8:	4413      	add	r3, r2
 80013ba:	b299      	uxth	r1, r3
 80013bc:	693b      	ldr	r3, [r7, #16]
 80013be:	781a      	ldrb	r2, [r3, #0]
 80013c0:	693b      	ldr	r3, [r7, #16]
 80013c2:	3301      	adds	r3, #1
 80013c4:	781c      	ldrb	r4, [r3, #0]
 80013c6:	693b      	ldr	r3, [r7, #16]
 80013c8:	3302      	adds	r3, #2
 80013ca:	781b      	ldrb	r3, [r3, #0]
 80013cc:	88f8      	ldrh	r0, [r7, #6]
 80013ce:	9300      	str	r3, [sp, #0]
 80013d0:	4623      	mov	r3, r4
 80013d2:	f000 f84d 	bl	8001470 <animate_led_set_pixel>
            for (int i = 0; i < strip_size; i = i + 3)
 80013d6:	69fb      	ldr	r3, [r7, #28]
 80013d8:	3303      	adds	r3, #3
 80013da:	61fb      	str	r3, [r7, #28]
 80013dc:	8afb      	ldrh	r3, [r7, #22]
 80013de:	69fa      	ldr	r2, [r7, #28]
 80013e0:	429a      	cmp	r2, r3
 80013e2:	dbc1      	blt.n	8001368 <animate_led_theater_chase_rainbow+0x54>
            }
            animate_led_show_strip(strip_mask);
 80013e4:	88fb      	ldrh	r3, [r7, #6]
 80013e6:	4618      	mov	r0, r3
 80013e8:	f7ff fb60 	bl	8000aac <animate_led_show_strip>
            task_led_ctrl_delay((float_t)speed_delay / task_led_ctrl_speed_factor());
 80013ec:	88bb      	ldrh	r3, [r7, #4]
 80013ee:	ee07 3a90 	vmov	s15, r3
 80013f2:	eeb8 8a67 	vcvt.f32.u32	s16, s15
 80013f6:	f000 fa19 	bl	800182c <task_led_ctrl_speed_factor>
 80013fa:	eeb0 7a40 	vmov.f32	s14, s0
 80013fe:	eec8 7a07 	vdiv.f32	s15, s16, s14
 8001402:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001406:	ee17 0a90 	vmov	r0, s15
 800140a:	f000 f967 	bl	80016dc <task_led_ctrl_delay>
            for (int i = 0; i < strip_size; i = i + 3) animate_led_set_pixel(strip_mask, i + q, 0, 0, 0); // turn every third pixel off
 800140e:	2300      	movs	r3, #0
 8001410:	61bb      	str	r3, [r7, #24]
 8001412:	e00f      	b.n	8001434 <animate_led_theater_chase_rainbow+0x120>
 8001414:	69bb      	ldr	r3, [r7, #24]
 8001416:	b29a      	uxth	r2, r3
 8001418:	6a3b      	ldr	r3, [r7, #32]
 800141a:	b29b      	uxth	r3, r3
 800141c:	4413      	add	r3, r2
 800141e:	b299      	uxth	r1, r3
 8001420:	88f8      	ldrh	r0, [r7, #6]
 8001422:	2300      	movs	r3, #0
 8001424:	9300      	str	r3, [sp, #0]
 8001426:	2300      	movs	r3, #0
 8001428:	2200      	movs	r2, #0
 800142a:	f000 f821 	bl	8001470 <animate_led_set_pixel>
 800142e:	69bb      	ldr	r3, [r7, #24]
 8001430:	3303      	adds	r3, #3
 8001432:	61bb      	str	r3, [r7, #24]
 8001434:	8afb      	ldrh	r3, [r7, #22]
 8001436:	69ba      	ldr	r2, [r7, #24]
 8001438:	429a      	cmp	r2, r3
 800143a:	dbeb      	blt.n	8001414 <animate_led_theater_chase_rainbow+0x100>
        for (int q = 0; q < 3; q++)
 800143c:	6a3b      	ldr	r3, [r7, #32]
 800143e:	3301      	adds	r3, #1
 8001440:	623b      	str	r3, [r7, #32]
 8001442:	6a3b      	ldr	r3, [r7, #32]
 8001444:	2b02      	cmp	r3, #2
 8001446:	f77f af7b 	ble.w	8001340 <animate_led_theater_chase_rainbow+0x2c>
    for (int j = 0; j < 256; j++) // cycel all 256 colors in the animate_led_wheel
 800144a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800144c:	3301      	adds	r3, #1
 800144e:	627b      	str	r3, [r7, #36]	; 0x24
 8001450:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001452:	2bff      	cmp	r3, #255	; 0xff
 8001454:	f77f af71 	ble.w	800133a <animate_led_theater_chase_rainbow+0x26>
 8001458:	e002      	b.n	8001460 <animate_led_theater_chase_rainbow+0x14c>
            if (task_button_press_interrupt_occurred()) if (task_button_press_check_interrupts(&dummy_red, &dummy_green, &dummy_blue)) return;
 800145a:	bf00      	nop
 800145c:	e000      	b.n	8001460 <animate_led_theater_chase_rainbow+0x14c>
                if (task_button_press_interrupt_occurred()) if (task_button_press_check_interrupts(&dummy_red, &dummy_green, &dummy_blue)) return;
 800145e:	bf00      	nop
        }
    }
}
 8001460:	372c      	adds	r7, #44	; 0x2c
 8001462:	46bd      	mov	sp, r7
 8001464:	ecbd 8b02 	vpop	{d8}
 8001468:	bd90      	pop	{r4, r7, pc}
 800146a:	bf00      	nop
 800146c:	80808081 	.word	0x80808081

08001470 <animate_led_set_pixel>:
	}
}


void animate_led_set_pixel(strip_mask_t strip_mask, uint16_t pixel, uint8_t red, uint8_t green, uint8_t blue)
{
 8001470:	b590      	push	{r4, r7, lr}
 8001472:	b087      	sub	sp, #28
 8001474:	af02      	add	r7, sp, #8
 8001476:	4604      	mov	r4, r0
 8001478:	4608      	mov	r0, r1
 800147a:	4611      	mov	r1, r2
 800147c:	461a      	mov	r2, r3
 800147e:	4623      	mov	r3, r4
 8001480:	80fb      	strh	r3, [r7, #6]
 8001482:	4603      	mov	r3, r0
 8001484:	80bb      	strh	r3, [r7, #4]
 8001486:	460b      	mov	r3, r1
 8001488:	70fb      	strb	r3, [r7, #3]
 800148a:	4613      	mov	r3, r2
 800148c:	70bb      	strb	r3, [r7, #2]
	uint8_t adj_red = red / COLOR_LED_MAX_BRIGHTNESS_DIVISOR;
 800148e:	78fb      	ldrb	r3, [r7, #3]
 8001490:	737b      	strb	r3, [r7, #13]
	uint8_t adj_green = green / COLOR_LED_MAX_BRIGHTNESS_DIVISOR;
 8001492:	78bb      	ldrb	r3, [r7, #2]
 8001494:	733b      	strb	r3, [r7, #12]
	uint8_t adj_blue = blue / COLOR_LED_MAX_BRIGHTNESS_DIVISOR;
 8001496:	f897 3020 	ldrb.w	r3, [r7, #32]
 800149a:	72fb      	strb	r3, [r7, #11]
	if (STRIP_BIT_ALL_SET == strip_mask)
 800149c:	88fb      	ldrh	r3, [r7, #6]
 800149e:	2b01      	cmp	r3, #1
 80014a0:	d11b      	bne.n	80014da <animate_led_set_pixel+0x6a>
	{
		for (strip_bit_e strip_bit = STRIP_BIT_1; strip_bit <= STRIP_BIT_NUM_STRIPS; strip_bit = (strip_bit_e)(strip_bit + 1))
 80014a2:	2301      	movs	r3, #1
 80014a4:	73fb      	strb	r3, [r7, #15]
 80014a6:	e014      	b.n	80014d2 <animate_led_set_pixel+0x62>
		{
			//offset = animate_led_get_strip_offset(strip_bit);
			if (ws2812_pixel_is_in_strip_range(strip_bit, pixel)) ws2812b_set_led(strip_bit, pixel, adj_red, adj_green, adj_blue);
 80014a8:	88ba      	ldrh	r2, [r7, #4]
 80014aa:	7bfb      	ldrb	r3, [r7, #15]
 80014ac:	4611      	mov	r1, r2
 80014ae:	4618      	mov	r0, r3
 80014b0:	f000 fbd2 	bl	8001c58 <ws2812_pixel_is_in_strip_range>
 80014b4:	4603      	mov	r3, r0
 80014b6:	2b00      	cmp	r3, #0
 80014b8:	d008      	beq.n	80014cc <animate_led_set_pixel+0x5c>
 80014ba:	7b3c      	ldrb	r4, [r7, #12]
 80014bc:	7b7a      	ldrb	r2, [r7, #13]
 80014be:	88b9      	ldrh	r1, [r7, #4]
 80014c0:	7bf8      	ldrb	r0, [r7, #15]
 80014c2:	7afb      	ldrb	r3, [r7, #11]
 80014c4:	9300      	str	r3, [sp, #0]
 80014c6:	4623      	mov	r3, r4
 80014c8:	f000 fbe0 	bl	8001c8c <ws2812b_set_led>
		for (strip_bit_e strip_bit = STRIP_BIT_1; strip_bit <= STRIP_BIT_NUM_STRIPS; strip_bit = (strip_bit_e)(strip_bit + 1))
 80014cc:	7bfb      	ldrb	r3, [r7, #15]
 80014ce:	3301      	adds	r3, #1
 80014d0:	73fb      	strb	r3, [r7, #15]
 80014d2:	7bfb      	ldrb	r3, [r7, #15]
 80014d4:	2b01      	cmp	r3, #1
 80014d6:	d9e7      	bls.n	80014a8 <animate_led_set_pixel+0x38>
				if (ws2812_pixel_is_in_strip_range(strip_bit, pixel)) ws2812b_set_led(strip_bit, pixel, adj_red, adj_green, adj_blue);
			}
		}
	}
	//animate_led_show_strip();
}
 80014d8:	e01f      	b.n	800151a <animate_led_set_pixel+0xaa>
		for (strip_bit_e strip_bit = STRIP_BIT_1; strip_bit <= STRIP_BIT_NUM_STRIPS; strip_bit = (strip_bit_e)(strip_bit + 1))
 80014da:	2301      	movs	r3, #1
 80014dc:	73bb      	strb	r3, [r7, #14]
 80014de:	e019      	b.n	8001514 <animate_led_set_pixel+0xa4>
			if (strip_mask & strip_bit)
 80014e0:	88fa      	ldrh	r2, [r7, #6]
 80014e2:	7bbb      	ldrb	r3, [r7, #14]
 80014e4:	4013      	ands	r3, r2
 80014e6:	2b00      	cmp	r3, #0
 80014e8:	d011      	beq.n	800150e <animate_led_set_pixel+0x9e>
				if (ws2812_pixel_is_in_strip_range(strip_bit, pixel)) ws2812b_set_led(strip_bit, pixel, adj_red, adj_green, adj_blue);
 80014ea:	88ba      	ldrh	r2, [r7, #4]
 80014ec:	7bbb      	ldrb	r3, [r7, #14]
 80014ee:	4611      	mov	r1, r2
 80014f0:	4618      	mov	r0, r3
 80014f2:	f000 fbb1 	bl	8001c58 <ws2812_pixel_is_in_strip_range>
 80014f6:	4603      	mov	r3, r0
 80014f8:	2b00      	cmp	r3, #0
 80014fa:	d008      	beq.n	800150e <animate_led_set_pixel+0x9e>
 80014fc:	7b3c      	ldrb	r4, [r7, #12]
 80014fe:	7b7a      	ldrb	r2, [r7, #13]
 8001500:	88b9      	ldrh	r1, [r7, #4]
 8001502:	7bb8      	ldrb	r0, [r7, #14]
 8001504:	7afb      	ldrb	r3, [r7, #11]
 8001506:	9300      	str	r3, [sp, #0]
 8001508:	4623      	mov	r3, r4
 800150a:	f000 fbbf 	bl	8001c8c <ws2812b_set_led>
		for (strip_bit_e strip_bit = STRIP_BIT_1; strip_bit <= STRIP_BIT_NUM_STRIPS; strip_bit = (strip_bit_e)(strip_bit + 1))
 800150e:	7bbb      	ldrb	r3, [r7, #14]
 8001510:	3301      	adds	r3, #1
 8001512:	73bb      	strb	r3, [r7, #14]
 8001514:	7bbb      	ldrb	r3, [r7, #14]
 8001516:	2b01      	cmp	r3, #1
 8001518:	d9e2      	bls.n	80014e0 <animate_led_set_pixel+0x70>
}
 800151a:	bf00      	nop
 800151c:	3714      	adds	r7, #20
 800151e:	46bd      	mov	sp, r7
 8001520:	bd90      	pop	{r4, r7, pc}
	...

08001524 <animate_led_set_all_pixels>:


void animate_led_set_all_pixels(strip_mask_t strip_mask, uint8_t red, uint8_t green, uint8_t blue)
{		
 8001524:	b590      	push	{r4, r7, lr}
 8001526:	b089      	sub	sp, #36	; 0x24
 8001528:	af02      	add	r7, sp, #8
 800152a:	4604      	mov	r4, r0
 800152c:	4608      	mov	r0, r1
 800152e:	4611      	mov	r1, r2
 8001530:	461a      	mov	r2, r3
 8001532:	4623      	mov	r3, r4
 8001534:	80fb      	strh	r3, [r7, #6]
 8001536:	4603      	mov	r3, r0
 8001538:	717b      	strb	r3, [r7, #5]
 800153a:	460b      	mov	r3, r1
 800153c:	713b      	strb	r3, [r7, #4]
 800153e:	4613      	mov	r3, r2
 8001540:	70fb      	strb	r3, [r7, #3]
	uint16_t strip_size = 0;
 8001542:	2300      	movs	r3, #0
 8001544:	81fb      	strh	r3, [r7, #14]
	uint8_t adj_red = red / COLOR_LED_MAX_BRIGHTNESS_DIVISOR;
 8001546:	797b      	ldrb	r3, [r7, #5]
 8001548:	737b      	strb	r3, [r7, #13]
	uint8_t adj_green = green / COLOR_LED_MAX_BRIGHTNESS_DIVISOR;
 800154a:	793b      	ldrb	r3, [r7, #4]
 800154c:	733b      	strb	r3, [r7, #12]
	uint8_t adj_blue = blue / COLOR_LED_MAX_BRIGHTNESS_DIVISOR;
 800154e:	78fb      	ldrb	r3, [r7, #3]
 8001550:	72fb      	strb	r3, [r7, #11]
	if (strip_mask == g_all_strip_mask)
 8001552:	4b2b      	ldr	r3, [pc, #172]	; (8001600 <animate_led_set_all_pixels+0xdc>)
 8001554:	881b      	ldrh	r3, [r3, #0]
 8001556:	88fa      	ldrh	r2, [r7, #6]
 8001558:	429a      	cmp	r2, r3
 800155a:	d122      	bne.n	80015a2 <animate_led_set_all_pixels+0x7e>
	{
		for (strip_bit_e strip_bit = STRIP_BIT_1; strip_bit <= STRIP_BIT_NUM_STRIPS; strip_bit = (strip_bit_e)(strip_bit + 1))
 800155c:	2301      	movs	r3, #1
 800155e:	75fb      	strb	r3, [r7, #23]
 8001560:	e01b      	b.n	800159a <animate_led_set_all_pixels+0x76>
		{
		    strip_size = ws2812_get_strip_size(strip_bit);
 8001562:	7dfb      	ldrb	r3, [r7, #23]
 8001564:	4618      	mov	r0, r3
 8001566:	f000 fb13 	bl	8001b90 <ws2812_get_strip_size>
 800156a:	4603      	mov	r3, r0
 800156c:	81fb      	strh	r3, [r7, #14]
			//offset = animate_led_get_strip_offset(strip_bit);
			for (uint16_t iii = 0; iii < strip_size; iii++) ws2812b_set_led(strip_bit, iii, adj_red, adj_green, adj_blue);
 800156e:	2300      	movs	r3, #0
 8001570:	82bb      	strh	r3, [r7, #20]
 8001572:	e00b      	b.n	800158c <animate_led_set_all_pixels+0x68>
 8001574:	7b3c      	ldrb	r4, [r7, #12]
 8001576:	7b7a      	ldrb	r2, [r7, #13]
 8001578:	8ab9      	ldrh	r1, [r7, #20]
 800157a:	7df8      	ldrb	r0, [r7, #23]
 800157c:	7afb      	ldrb	r3, [r7, #11]
 800157e:	9300      	str	r3, [sp, #0]
 8001580:	4623      	mov	r3, r4
 8001582:	f000 fb83 	bl	8001c8c <ws2812b_set_led>
 8001586:	8abb      	ldrh	r3, [r7, #20]
 8001588:	3301      	adds	r3, #1
 800158a:	82bb      	strh	r3, [r7, #20]
 800158c:	8aba      	ldrh	r2, [r7, #20]
 800158e:	89fb      	ldrh	r3, [r7, #14]
 8001590:	429a      	cmp	r2, r3
 8001592:	d3ef      	bcc.n	8001574 <animate_led_set_all_pixels+0x50>
		for (strip_bit_e strip_bit = STRIP_BIT_1; strip_bit <= STRIP_BIT_NUM_STRIPS; strip_bit = (strip_bit_e)(strip_bit + 1))
 8001594:	7dfb      	ldrb	r3, [r7, #23]
 8001596:	3301      	adds	r3, #1
 8001598:	75fb      	strb	r3, [r7, #23]
 800159a:	7dfb      	ldrb	r3, [r7, #23]
 800159c:	2b01      	cmp	r3, #1
 800159e:	d9e0      	bls.n	8001562 <animate_led_set_all_pixels+0x3e>
 80015a0:	e026      	b.n	80015f0 <animate_led_set_all_pixels+0xcc>
		}
	}
	else
	{
		for (strip_bit_e strip_bit = STRIP_BIT_1; strip_bit <= STRIP_BIT_NUM_STRIPS; strip_bit = (strip_bit_e)(strip_bit + 1))
 80015a2:	2301      	movs	r3, #1
 80015a4:	74fb      	strb	r3, [r7, #19]
 80015a6:	e020      	b.n	80015ea <animate_led_set_all_pixels+0xc6>
		{
			if (strip_mask & strip_bit)
 80015a8:	88fa      	ldrh	r2, [r7, #6]
 80015aa:	7cfb      	ldrb	r3, [r7, #19]
 80015ac:	4013      	ands	r3, r2
 80015ae:	2b00      	cmp	r3, #0
 80015b0:	d018      	beq.n	80015e4 <animate_led_set_all_pixels+0xc0>
			{
				//offset = animate_led_get_strip_offset(strip_bit);
				strip_size = ws2812_get_strip_size(strip_bit);
 80015b2:	7cfb      	ldrb	r3, [r7, #19]
 80015b4:	4618      	mov	r0, r3
 80015b6:	f000 faeb 	bl	8001b90 <ws2812_get_strip_size>
 80015ba:	4603      	mov	r3, r0
 80015bc:	81fb      	strh	r3, [r7, #14]
				for (uint16_t yyy = 0; yyy < strip_size; yyy++) ws2812b_set_led(strip_bit, yyy, adj_red, adj_green, adj_blue);
 80015be:	2300      	movs	r3, #0
 80015c0:	823b      	strh	r3, [r7, #16]
 80015c2:	e00b      	b.n	80015dc <animate_led_set_all_pixels+0xb8>
 80015c4:	7b3c      	ldrb	r4, [r7, #12]
 80015c6:	7b7a      	ldrb	r2, [r7, #13]
 80015c8:	8a39      	ldrh	r1, [r7, #16]
 80015ca:	7cf8      	ldrb	r0, [r7, #19]
 80015cc:	7afb      	ldrb	r3, [r7, #11]
 80015ce:	9300      	str	r3, [sp, #0]
 80015d0:	4623      	mov	r3, r4
 80015d2:	f000 fb5b 	bl	8001c8c <ws2812b_set_led>
 80015d6:	8a3b      	ldrh	r3, [r7, #16]
 80015d8:	3301      	adds	r3, #1
 80015da:	823b      	strh	r3, [r7, #16]
 80015dc:	8a3a      	ldrh	r2, [r7, #16]
 80015de:	89fb      	ldrh	r3, [r7, #14]
 80015e0:	429a      	cmp	r2, r3
 80015e2:	d3ef      	bcc.n	80015c4 <animate_led_set_all_pixels+0xa0>
		for (strip_bit_e strip_bit = STRIP_BIT_1; strip_bit <= STRIP_BIT_NUM_STRIPS; strip_bit = (strip_bit_e)(strip_bit + 1))
 80015e4:	7cfb      	ldrb	r3, [r7, #19]
 80015e6:	3301      	adds	r3, #1
 80015e8:	74fb      	strb	r3, [r7, #19]
 80015ea:	7cfb      	ldrb	r3, [r7, #19]
 80015ec:	2b01      	cmp	r3, #1
 80015ee:	d9db      	bls.n	80015a8 <animate_led_set_all_pixels+0x84>
			}
		}
	}
    animate_led_show_strip(strip_mask);
 80015f0:	88fb      	ldrh	r3, [r7, #6]
 80015f2:	4618      	mov	r0, r3
 80015f4:	f7ff fa5a 	bl	8000aac <animate_led_show_strip>
}
 80015f8:	bf00      	nop
 80015fa:	371c      	adds	r7, #28
 80015fc:	46bd      	mov	sp, r7
 80015fe:	bd90      	pop	{r4, r7, pc}
 8001600:	200007a8 	.word	0x200007a8

08001604 <color_led_init>:

color_hex_code_e g_color_hex_codes[NUM_COLORS];


void color_led_init(void)
{
 8001604:	b480      	push	{r7}
 8001606:	af00      	add	r7, sp, #0
    // initialize color arrays
    g_color_hex_codes[COLORS_RED] = COLOR_HEX_RED;
 8001608:	4b14      	ldr	r3, [pc, #80]	; (800165c <color_led_init+0x58>)
 800160a:	f44f 027f 	mov.w	r2, #16711680	; 0xff0000
 800160e:	601a      	str	r2, [r3, #0]
    g_color_hex_codes[COLORS_LIME] = COLOR_HEX_LIME;
 8001610:	4b12      	ldr	r3, [pc, #72]	; (800165c <color_led_init+0x58>)
 8001612:	f44f 427f 	mov.w	r2, #65280	; 0xff00
 8001616:	605a      	str	r2, [r3, #4]
    g_color_hex_codes[COLORS_BLUE] = COLOR_HEX_BLUE;
 8001618:	4b10      	ldr	r3, [pc, #64]	; (800165c <color_led_init+0x58>)
 800161a:	22ff      	movs	r2, #255	; 0xff
 800161c:	609a      	str	r2, [r3, #8]
    g_color_hex_codes[COLORS_YELLOW] = COLOR_HEX_YELLOW;
 800161e:	4b0f      	ldr	r3, [pc, #60]	; (800165c <color_led_init+0x58>)
 8001620:	4a0f      	ldr	r2, [pc, #60]	; (8001660 <color_led_init+0x5c>)
 8001622:	60da      	str	r2, [r3, #12]
    g_color_hex_codes[COLORS_CYAN] = COLOR_HEX_CYAN;
 8001624:	4b0d      	ldr	r3, [pc, #52]	; (800165c <color_led_init+0x58>)
 8001626:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800162a:	611a      	str	r2, [r3, #16]
    g_color_hex_codes[COLORS_MAGENTA] = COLOR_HEX_MAGENTA;
 800162c:	4b0b      	ldr	r3, [pc, #44]	; (800165c <color_led_init+0x58>)
 800162e:	f04f 12ff 	mov.w	r2, #16711935	; 0xff00ff
 8001632:	615a      	str	r2, [r3, #20]
    g_color_hex_codes[COLORS_GREEN] = COLOR_HEX_GREEN;
 8001634:	4b09      	ldr	r3, [pc, #36]	; (800165c <color_led_init+0x58>)
 8001636:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 800163a:	619a      	str	r2, [r3, #24]
    g_color_hex_codes[COLORS_PURPLE] = COLOR_HEX_PURPLE;
 800163c:	4b07      	ldr	r3, [pc, #28]	; (800165c <color_led_init+0x58>)
 800163e:	f04f 1280 	mov.w	r2, #8388736	; 0x800080
 8001642:	61da      	str	r2, [r3, #28]
    g_color_hex_codes[COLORS_TEAL] = COLOR_HEX_TEAL;
 8001644:	4b05      	ldr	r3, [pc, #20]	; (800165c <color_led_init+0x58>)
 8001646:	f248 0280 	movw	r2, #32896	; 0x8080
 800164a:	621a      	str	r2, [r3, #32]
    g_color_hex_codes[COLORS_NAVY] = COLOR_HEX_NAVY;
 800164c:	4b03      	ldr	r3, [pc, #12]	; (800165c <color_led_init+0x58>)
 800164e:	2280      	movs	r2, #128	; 0x80
 8001650:	625a      	str	r2, [r3, #36]	; 0x24
}
 8001652:	bf00      	nop
 8001654:	46bd      	mov	sp, r7
 8001656:	f85d 7b04 	ldr.w	r7, [sp], #4
 800165a:	4770      	bx	lr
 800165c:	200000a0 	.word	0x200000a0
 8001660:	00ffff00 	.word	0x00ffff00

08001664 <current_monitor_init>:

float g_max_current_ratio = 1.0;
p_current_t gp_current_monitor_strip[NUM_STRIPS];

void current_monitor_init(void)
{
 8001664:	b480      	push	{r7}
 8001666:	af00      	add	r7, sp, #0
#if defined(STRIP_1_LENGTH)
    gp_current_monitor_strip[STRIP_NUM_1] = g_current_strip_1;
 8001668:	4b16      	ldr	r3, [pc, #88]	; (80016c4 <current_monitor_init+0x60>)
 800166a:	4a17      	ldr	r2, [pc, #92]	; (80016c8 <current_monitor_init+0x64>)
 800166c:	601a      	str	r2, [r3, #0]
    gp_current_monitor_strip[STRIP_NUM_3] = g_current_strip_3;
#endif
#if defined(STRIP_4_LENGTH)
    gp_current_monitor_strip[STRIP_NUM_4] = g_current_strip_4;
#endif
    while ((g_max_current_ratio * ((float)CURRENT_MONITOR_MAX_CURRENT_PER_LED_MA / 1000) * NUM_LEDS) > (float)CURRENT_MONITOR_MAX_CURRENT_DRAW_A)
 800166e:	e009      	b.n	8001684 <current_monitor_init+0x20>
    {
        g_max_current_ratio -= 0.05f;
 8001670:	4b16      	ldr	r3, [pc, #88]	; (80016cc <current_monitor_init+0x68>)
 8001672:	edd3 7a00 	vldr	s15, [r3]
 8001676:	ed9f 7a16 	vldr	s14, [pc, #88]	; 80016d0 <current_monitor_init+0x6c>
 800167a:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800167e:	4b13      	ldr	r3, [pc, #76]	; (80016cc <current_monitor_init+0x68>)
 8001680:	edc3 7a00 	vstr	s15, [r3]
    while ((g_max_current_ratio * ((float)CURRENT_MONITOR_MAX_CURRENT_PER_LED_MA / 1000) * NUM_LEDS) > (float)CURRENT_MONITOR_MAX_CURRENT_DRAW_A)
 8001684:	4b11      	ldr	r3, [pc, #68]	; (80016cc <current_monitor_init+0x68>)
 8001686:	edd3 7a00 	vldr	s15, [r3]
 800168a:	ed9f 7a12 	vldr	s14, [pc, #72]	; 80016d4 <current_monitor_init+0x70>
 800168e:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001692:	ed9f 7a11 	vldr	s14, [pc, #68]	; 80016d8 <current_monitor_init+0x74>
 8001696:	ee67 7a87 	vmul.f32	s15, s15, s14
 800169a:	eeb0 7a08 	vmov.f32	s14, #8	; 0x40400000  3.0
 800169e:	eef4 7ac7 	vcmpe.f32	s15, s14
 80016a2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80016a6:	dce3      	bgt.n	8001670 <current_monitor_init+0xc>
    }
    if (g_max_current_ratio <= 0) while(1); // broken..
 80016a8:	4b08      	ldr	r3, [pc, #32]	; (80016cc <current_monitor_init+0x68>)
 80016aa:	edd3 7a00 	vldr	s15, [r3]
 80016ae:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80016b2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80016b6:	d900      	bls.n	80016ba <current_monitor_init+0x56>
    //g_max_current_ratio = 1.0f;
}
 80016b8:	e000      	b.n	80016bc <current_monitor_init+0x58>
    if (g_max_current_ratio <= 0) while(1); // broken..
 80016ba:	e7fe      	b.n	80016ba <current_monitor_init+0x56>
}
 80016bc:	46bd      	mov	sp, r7
 80016be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016c2:	4770      	bx	lr
 80016c4:	200004b0 	.word	0x200004b0
 80016c8:	200000c8 	.word	0x200000c8
 80016cc:	20000000 	.word	0x20000000
 80016d0:	3d4ccccd 	.word	0x3d4ccccd
 80016d4:	3d23d70a 	.word	0x3d23d70a
 80016d8:	437a0000 	.word	0x437a0000

080016dc <task_led_ctrl_delay>:




void task_led_ctrl_delay(uint32_t time)
{
 80016dc:	b580      	push	{r7, lr}
 80016de:	b084      	sub	sp, #16
 80016e0:	af00      	add	r7, sp, #0
 80016e2:	6078      	str	r0, [r7, #4]
    uint32_t count = 0;
 80016e4:	2300      	movs	r3, #0
 80016e6:	60fb      	str	r3, [r7, #12]
    while (!task_button_press_interrupt_occurred() && ((count * 10) < time))
 80016e8:	e00a      	b.n	8001700 <task_led_ctrl_delay+0x24>
    {
        osDelay(time / 100);
 80016ea:	687b      	ldr	r3, [r7, #4]
 80016ec:	4a0f      	ldr	r2, [pc, #60]	; (800172c <task_led_ctrl_delay+0x50>)
 80016ee:	fba2 2303 	umull	r2, r3, r2, r3
 80016f2:	095b      	lsrs	r3, r3, #5
 80016f4:	4618      	mov	r0, r3
 80016f6:	f000 fd8b 	bl	8002210 <osDelay>
        count++;
 80016fa:	68fb      	ldr	r3, [r7, #12]
 80016fc:	3301      	adds	r3, #1
 80016fe:	60fb      	str	r3, [r7, #12]
    while (!task_button_press_interrupt_occurred() && ((count * 10) < time))
 8001700:	f007 f8f2 	bl	80088e8 <task_button_press_interrupt_occurred>
 8001704:	4603      	mov	r3, r0
 8001706:	f083 0301 	eor.w	r3, r3, #1
 800170a:	b2db      	uxtb	r3, r3
 800170c:	2b00      	cmp	r3, #0
 800170e:	d008      	beq.n	8001722 <task_led_ctrl_delay+0x46>
 8001710:	68fa      	ldr	r2, [r7, #12]
 8001712:	4613      	mov	r3, r2
 8001714:	009b      	lsls	r3, r3, #2
 8001716:	4413      	add	r3, r2
 8001718:	005b      	lsls	r3, r3, #1
 800171a:	461a      	mov	r2, r3
 800171c:	687b      	ldr	r3, [r7, #4]
 800171e:	4293      	cmp	r3, r2
 8001720:	d8e3      	bhi.n	80016ea <task_led_ctrl_delay+0xe>
    }
}
 8001722:	bf00      	nop
 8001724:	3710      	adds	r7, #16
 8001726:	46bd      	mov	sp, r7
 8001728:	bd80      	pop	{r7, pc}
 800172a:	bf00      	nop
 800172c:	51eb851f 	.word	0x51eb851f

08001730 <task_led_ctrl_cur_state>:
}

// COLOR CONTROL

master_color_state_e task_led_ctrl_cur_state(void)
{
 8001730:	b480      	push	{r7}
 8001732:	af00      	add	r7, sp, #0
    return g_master_color_state;
 8001734:	4b03      	ldr	r3, [pc, #12]	; (8001744 <task_led_ctrl_cur_state+0x14>)
 8001736:	781b      	ldrb	r3, [r3, #0]
}
 8001738:	4618      	mov	r0, r3
 800173a:	46bd      	mov	sp, r7
 800173c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001740:	4770      	bx	lr
 8001742:	bf00      	nop
 8001744:	200004b5 	.word	0x200004b5

08001748 <task_led_ctrl_cur_color_hex>:
    return g_led_color;
}


color_hex_code_e task_led_ctrl_cur_color_hex(void)
{
 8001748:	b480      	push	{r7}
 800174a:	af00      	add	r7, sp, #0
    return g_color_hex_codes[g_led_color];
 800174c:	4b05      	ldr	r3, [pc, #20]	; (8001764 <task_led_ctrl_cur_color_hex+0x1c>)
 800174e:	781b      	ldrb	r3, [r3, #0]
 8001750:	461a      	mov	r2, r3
 8001752:	4b05      	ldr	r3, [pc, #20]	; (8001768 <task_led_ctrl_cur_color_hex+0x20>)
 8001754:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
}
 8001758:	4618      	mov	r0, r3
 800175a:	46bd      	mov	sp, r7
 800175c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001760:	4770      	bx	lr
 8001762:	bf00      	nop
 8001764:	200004b6 	.word	0x200004b6
 8001768:	200000a0 	.word	0x200000a0

0800176c <task_led_ctrl_cur_color_red_hex>:


uint8_t task_led_ctrl_cur_color_red_hex(void)
{
 800176c:	b480      	push	{r7}
 800176e:	af00      	add	r7, sp, #0
    return (((g_color_hex_codes[g_led_color] & 0xFF0000) >> 16) / COLOR_LED_MAX_BRIGHTNESS_DIVISOR);
 8001770:	4b06      	ldr	r3, [pc, #24]	; (800178c <task_led_ctrl_cur_color_red_hex+0x20>)
 8001772:	781b      	ldrb	r3, [r3, #0]
 8001774:	461a      	mov	r2, r3
 8001776:	4b06      	ldr	r3, [pc, #24]	; (8001790 <task_led_ctrl_cur_color_red_hex+0x24>)
 8001778:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800177c:	0c1b      	lsrs	r3, r3, #16
 800177e:	b2db      	uxtb	r3, r3
}
 8001780:	4618      	mov	r0, r3
 8001782:	46bd      	mov	sp, r7
 8001784:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001788:	4770      	bx	lr
 800178a:	bf00      	nop
 800178c:	200004b6 	.word	0x200004b6
 8001790:	200000a0 	.word	0x200000a0

08001794 <task_led_ctrl_cur_color_green_hex>:


uint8_t task_led_ctrl_cur_color_green_hex(void)
{
 8001794:	b480      	push	{r7}
 8001796:	af00      	add	r7, sp, #0
    return (((g_color_hex_codes[g_led_color] & 0x00FF00) >> 8) / COLOR_LED_MAX_BRIGHTNESS_DIVISOR);
 8001798:	4b06      	ldr	r3, [pc, #24]	; (80017b4 <task_led_ctrl_cur_color_green_hex+0x20>)
 800179a:	781b      	ldrb	r3, [r3, #0]
 800179c:	461a      	mov	r2, r3
 800179e:	4b06      	ldr	r3, [pc, #24]	; (80017b8 <task_led_ctrl_cur_color_green_hex+0x24>)
 80017a0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80017a4:	0a1b      	lsrs	r3, r3, #8
 80017a6:	b2db      	uxtb	r3, r3
}
 80017a8:	4618      	mov	r0, r3
 80017aa:	46bd      	mov	sp, r7
 80017ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017b0:	4770      	bx	lr
 80017b2:	bf00      	nop
 80017b4:	200004b6 	.word	0x200004b6
 80017b8:	200000a0 	.word	0x200000a0

080017bc <task_led_ctrl_cur_color_blue_hex>:


uint8_t task_led_ctrl_cur_color_blue_hex(void)
{
 80017bc:	b480      	push	{r7}
 80017be:	af00      	add	r7, sp, #0
    return ((g_color_hex_codes[g_led_color] & 0x0000FF) / COLOR_LED_MAX_BRIGHTNESS_DIVISOR);
 80017c0:	4b05      	ldr	r3, [pc, #20]	; (80017d8 <task_led_ctrl_cur_color_blue_hex+0x1c>)
 80017c2:	781b      	ldrb	r3, [r3, #0]
 80017c4:	461a      	mov	r2, r3
 80017c6:	4b05      	ldr	r3, [pc, #20]	; (80017dc <task_led_ctrl_cur_color_blue_hex+0x20>)
 80017c8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80017cc:	b2db      	uxtb	r3, r3
}
 80017ce:	4618      	mov	r0, r3
 80017d0:	46bd      	mov	sp, r7
 80017d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017d6:	4770      	bx	lr
 80017d8:	200004b6 	.word	0x200004b6
 80017dc:	200000a0 	.word	0x200000a0

080017e0 <task_led_ctrl_randomize>:
}


// STATE CONTROL
void task_led_ctrl_randomize(void)
{
 80017e0:	b580      	push	{r7, lr}
 80017e2:	b082      	sub	sp, #8
 80017e4:	af00      	add	r7, sp, #0
    all_colors_e color = (all_colors_e)(random_num(0, NUM_COLORS));
 80017e6:	210a      	movs	r1, #10
 80017e8:	2000      	movs	r0, #0
 80017ea:	f007 f866 	bl	80088ba <random_num>
 80017ee:	4603      	mov	r3, r0
 80017f0:	71fb      	strb	r3, [r7, #7]
    if (g_led_color == color)
 80017f2:	4b0d      	ldr	r3, [pc, #52]	; (8001828 <task_led_ctrl_randomize+0x48>)
 80017f4:	781b      	ldrb	r3, [r3, #0]
 80017f6:	79fa      	ldrb	r2, [r7, #7]
 80017f8:	429a      	cmp	r2, r3
 80017fa:	d10e      	bne.n	800181a <task_led_ctrl_randomize+0x3a>
    {
        if ((COLORS_LAST) == color) g_led_color = (all_colors_e)(color - 1);
 80017fc:	79fb      	ldrb	r3, [r7, #7]
 80017fe:	2b09      	cmp	r3, #9
 8001800:	d105      	bne.n	800180e <task_led_ctrl_randomize+0x2e>
 8001802:	79fb      	ldrb	r3, [r7, #7]
 8001804:	3b01      	subs	r3, #1
 8001806:	b2da      	uxtb	r2, r3
 8001808:	4b07      	ldr	r3, [pc, #28]	; (8001828 <task_led_ctrl_randomize+0x48>)
 800180a:	701a      	strb	r2, [r3, #0]
    }
    else
    {
        g_led_color = color;
    }
}
 800180c:	e008      	b.n	8001820 <task_led_ctrl_randomize+0x40>
        else g_led_color = (all_colors_e)(color + 1);
 800180e:	79fb      	ldrb	r3, [r7, #7]
 8001810:	3301      	adds	r3, #1
 8001812:	b2da      	uxtb	r2, r3
 8001814:	4b04      	ldr	r3, [pc, #16]	; (8001828 <task_led_ctrl_randomize+0x48>)
 8001816:	701a      	strb	r2, [r3, #0]
}
 8001818:	e002      	b.n	8001820 <task_led_ctrl_randomize+0x40>
        g_led_color = color;
 800181a:	4a03      	ldr	r2, [pc, #12]	; (8001828 <task_led_ctrl_randomize+0x48>)
 800181c:	79fb      	ldrb	r3, [r7, #7]
 800181e:	7013      	strb	r3, [r2, #0]
}
 8001820:	bf00      	nop
 8001822:	3708      	adds	r7, #8
 8001824:	46bd      	mov	sp, r7
 8001826:	bd80      	pop	{r7, pc}
 8001828:	200004b6 	.word	0x200004b6

0800182c <task_led_ctrl_speed_factor>:
    g_led_state = LED_STATE_FIRST;
}


float task_led_ctrl_speed_factor(void)
{
 800182c:	b480      	push	{r7}
 800182e:	b083      	sub	sp, #12
 8001830:	af00      	add	r7, sp, #0
    float speed_factor = 0.0;
 8001832:	f04f 0300 	mov.w	r3, #0
 8001836:	607b      	str	r3, [r7, #4]
    switch(g_led_speed)
 8001838:	4b1a      	ldr	r3, [pc, #104]	; (80018a4 <task_led_ctrl_speed_factor+0x78>)
 800183a:	781b      	ldrb	r3, [r3, #0]
 800183c:	2b05      	cmp	r3, #5
 800183e:	d825      	bhi.n	800188c <task_led_ctrl_speed_factor+0x60>
 8001840:	a201      	add	r2, pc, #4	; (adr r2, 8001848 <task_led_ctrl_speed_factor+0x1c>)
 8001842:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001846:	bf00      	nop
 8001848:	08001861 	.word	0x08001861
 800184c:	08001867 	.word	0x08001867
 8001850:	0800186d 	.word	0x0800186d
 8001854:	08001875 	.word	0x08001875
 8001858:	0800187d 	.word	0x0800187d
 800185c:	08001885 	.word	0x08001885
    {
        case LED_SPEED_10X:
            speed_factor = 10;
 8001860:	4b11      	ldr	r3, [pc, #68]	; (80018a8 <task_led_ctrl_speed_factor+0x7c>)
 8001862:	607b      	str	r3, [r7, #4]
        break;
 8001864:	e013      	b.n	800188e <task_led_ctrl_speed_factor+0x62>
        case LED_SPEED_5X:
            speed_factor = 5;
 8001866:	4b11      	ldr	r3, [pc, #68]	; (80018ac <task_led_ctrl_speed_factor+0x80>)
 8001868:	607b      	str	r3, [r7, #4]
        break;
 800186a:	e010      	b.n	800188e <task_led_ctrl_speed_factor+0x62>
        case LED_SPEED_2X:
            speed_factor = 2;
 800186c:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8001870:	607b      	str	r3, [r7, #4]
        break;
 8001872:	e00c      	b.n	800188e <task_led_ctrl_speed_factor+0x62>
        case LED_SPEED_1X:
            speed_factor = 1;
 8001874:	f04f 537e 	mov.w	r3, #1065353216	; 0x3f800000
 8001878:	607b      	str	r3, [r7, #4]
        break;
 800187a:	e008      	b.n	800188e <task_led_ctrl_speed_factor+0x62>
        case LED_SPEED_0P5X:
            speed_factor = 0.5;
 800187c:	f04f 537c 	mov.w	r3, #1056964608	; 0x3f000000
 8001880:	607b      	str	r3, [r7, #4]
        break;
 8001882:	e004      	b.n	800188e <task_led_ctrl_speed_factor+0x62>
        case LED_SPEED_0P25X:
            speed_factor = 0.25;
 8001884:	f04f 537a 	mov.w	r3, #1048576000	; 0x3e800000
 8001888:	607b      	str	r3, [r7, #4]
        break;
 800188a:	e000      	b.n	800188e <task_led_ctrl_speed_factor+0x62>
        default:
        break;
 800188c:	bf00      	nop
        case LED_SPEED_0P1X:
            speed_factor = 0.1;
        break;
        */
    }
    return speed_factor;
 800188e:	687b      	ldr	r3, [r7, #4]
 8001890:	ee07 3a90 	vmov	s15, r3
}
 8001894:	eeb0 0a67 	vmov.f32	s0, s15
 8001898:	370c      	adds	r7, #12
 800189a:	46bd      	mov	sp, r7
 800189c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018a0:	4770      	bx	lr
 80018a2:	bf00      	nop
 80018a4:	20000005 	.word	0x20000005
 80018a8:	41200000 	.word	0x41200000
 80018ac:	40a00000 	.word	0x40a00000

080018b0 <task_led_ctrl_delay_in_animations>:
    else g_led_speed = (led_speed_e) (g_led_speed + 1);
}


float task_led_ctrl_delay_in_animations(void)
{
 80018b0:	b580      	push	{r7, lr}
 80018b2:	ed2d 8b02 	vpush	{d8}
 80018b6:	af00      	add	r7, sp, #0
    return ((float)g_delay_in_animation_ms / task_led_ctrl_speed_factor());
 80018b8:	4b09      	ldr	r3, [pc, #36]	; (80018e0 <task_led_ctrl_delay_in_animations+0x30>)
 80018ba:	881b      	ldrh	r3, [r3, #0]
 80018bc:	ee07 3a90 	vmov	s15, r3
 80018c0:	eeb8 8a67 	vcvt.f32.u32	s16, s15
 80018c4:	f7ff ffb2 	bl	800182c <task_led_ctrl_speed_factor>
 80018c8:	eef0 7a40 	vmov.f32	s15, s0
 80018cc:	ee88 7a27 	vdiv.f32	s14, s16, s15
 80018d0:	eef0 7a47 	vmov.f32	s15, s14
}
 80018d4:	eeb0 0a67 	vmov.f32	s0, s15
 80018d8:	46bd      	mov	sp, r7
 80018da:	ecbd 8b02 	vpop	{d8}
 80018de:	bd80      	pop	{r7, pc}
 80018e0:	20000006 	.word	0x20000006

080018e4 <task_led_ctrl_handle_count_color_delay>:
}


//#define TEST_MODE
static void task_led_ctrl_handle_count_color_delay(const task_led_ctrl_loop_iterations_e max_iterations, const task_led_ctrl_delay_ms_e animation_delay_ms)
{
 80018e4:	b580      	push	{r7, lr}
 80018e6:	b082      	sub	sp, #8
 80018e8:	af00      	add	r7, sp, #0
 80018ea:	4603      	mov	r3, r0
 80018ec:	460a      	mov	r2, r1
 80018ee:	71fb      	strb	r3, [r7, #7]
 80018f0:	4613      	mov	r3, r2
 80018f2:	80bb      	strh	r3, [r7, #4]
    if (TASK_LED_CTRL_DELAY_MS_0 != animation_delay_ms) task_led_ctrl_delay(animation_delay_ms);
 80018f4:	88bb      	ldrh	r3, [r7, #4]
 80018f6:	2b00      	cmp	r3, #0
 80018f8:	d003      	beq.n	8001902 <task_led_ctrl_handle_count_color_delay+0x1e>
 80018fa:	88bb      	ldrh	r3, [r7, #4]
 80018fc:	4618      	mov	r0, r3
 80018fe:	f7ff feed 	bl	80016dc <task_led_ctrl_delay>
    g_animation_iterations++;
 8001902:	4b15      	ldr	r3, [pc, #84]	; (8001958 <task_led_ctrl_handle_count_color_delay+0x74>)
 8001904:	781b      	ldrb	r3, [r3, #0]
 8001906:	3301      	adds	r3, #1
 8001908:	b2da      	uxtb	r2, r3
 800190a:	4b13      	ldr	r3, [pc, #76]	; (8001958 <task_led_ctrl_handle_count_color_delay+0x74>)
 800190c:	701a      	strb	r2, [r3, #0]
    if (MASTER_LED_STATE_DEMO == g_master_led_state)
 800190e:	4b13      	ldr	r3, [pc, #76]	; (800195c <task_led_ctrl_handle_count_color_delay+0x78>)
 8001910:	781b      	ldrb	r3, [r3, #0]
 8001912:	2b00      	cmp	r3, #0
 8001914:	d114      	bne.n	8001940 <task_led_ctrl_handle_count_color_delay+0x5c>
    {
        if (max_iterations == g_animation_iterations)
 8001916:	4b10      	ldr	r3, [pc, #64]	; (8001958 <task_led_ctrl_handle_count_color_delay+0x74>)
 8001918:	781b      	ldrb	r3, [r3, #0]
 800191a:	79fa      	ldrb	r2, [r7, #7]
 800191c:	429a      	cmp	r2, r3
 800191e:	d10f      	bne.n	8001940 <task_led_ctrl_handle_count_color_delay+0x5c>
        {
//#if defined(TEST_MODE)
            g_led_state = (led_state_e) (g_led_state + 1);
 8001920:	4b0f      	ldr	r3, [pc, #60]	; (8001960 <task_led_ctrl_handle_count_color_delay+0x7c>)
 8001922:	781b      	ldrb	r3, [r3, #0]
 8001924:	3301      	adds	r3, #1
 8001926:	b2da      	uxtb	r2, r3
 8001928:	4b0d      	ldr	r3, [pc, #52]	; (8001960 <task_led_ctrl_handle_count_color_delay+0x7c>)
 800192a:	701a      	strb	r2, [r3, #0]
            if (NUM_LED_STATES == g_led_state) g_led_state = LED_STATE_FIRST;
 800192c:	4b0c      	ldr	r3, [pc, #48]	; (8001960 <task_led_ctrl_handle_count_color_delay+0x7c>)
 800192e:	781b      	ldrb	r3, [r3, #0]
 8001930:	2b01      	cmp	r3, #1
 8001932:	d102      	bne.n	800193a <task_led_ctrl_handle_count_color_delay+0x56>
 8001934:	4b0a      	ldr	r3, [pc, #40]	; (8001960 <task_led_ctrl_handle_count_color_delay+0x7c>)
 8001936:	2200      	movs	r2, #0
 8001938:	701a      	strb	r2, [r3, #0]
//#else
//            g_led_state = animate_led_state_randomize(g_led_state);
//#endif
            g_animation_iterations = 0;
 800193a:	4b07      	ldr	r3, [pc, #28]	; (8001958 <task_led_ctrl_handle_count_color_delay+0x74>)
 800193c:	2200      	movs	r2, #0
 800193e:	701a      	strb	r2, [r3, #0]
        }
    }
    if (MASTER_COLOR_STATE_DEMO == task_led_ctrl_cur_state()) task_led_ctrl_randomize();
 8001940:	f7ff fef6 	bl	8001730 <task_led_ctrl_cur_state>
 8001944:	4603      	mov	r3, r0
 8001946:	2b00      	cmp	r3, #0
 8001948:	d101      	bne.n	800194e <task_led_ctrl_handle_count_color_delay+0x6a>
 800194a:	f7ff ff49 	bl	80017e0 <task_led_ctrl_randomize>
    //else task_led_ctrl_adjust_color();
    // if not demo state then stay in current LED state forever until switched by user
}
 800194e:	bf00      	nop
 8001950:	3708      	adds	r7, #8
 8001952:	46bd      	mov	sp, r7
 8001954:	bd80      	pop	{r7, pc}
 8001956:	bf00      	nop
 8001958:	200004b7 	.word	0x200004b7
 800195c:	200004b4 	.word	0x200004b4
 8001960:	20000004 	.word	0x20000004

08001964 <task_led_ctrl>:


void task_led_ctrl(void *argument)
{
 8001964:	b590      	push	{r4, r7, lr}
 8001966:	b085      	sub	sp, #20
 8001968:	af02      	add	r7, sp, #8
 800196a:	6078      	str	r0, [r7, #4]
    board_init_stop_timer();
 800196c:	f006 fed0 	bl	8008710 <board_init_stop_timer>
    animate_led_solid_custom_color((uint16_t)STRIP_BIT_ALL_SET, COLOR_HEX_BLACK);
 8001970:	2100      	movs	r1, #0
 8001972:	2001      	movs	r0, #1
 8001974:	f7ff f8a7 	bl	8000ac6 <animate_led_solid_custom_color>
    osDelay(1000);
 8001978:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 800197c:	f000 fc48 	bl	8002210 <osDelay>
    while (1)
    {
        switch(g_led_state)
 8001980:	4b5f      	ldr	r3, [pc, #380]	; (8001b00 <task_led_ctrl+0x19c>)
 8001982:	781b      	ldrb	r3, [r3, #0]
 8001984:	2b09      	cmp	r3, #9
 8001986:	f200 80b8 	bhi.w	8001afa <task_led_ctrl+0x196>
 800198a:	a201      	add	r2, pc, #4	; (adr r2, 8001990 <task_led_ctrl+0x2c>)
 800198c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001990:	08001ae1 	.word	0x08001ae1
 8001994:	080019b9 	.word	0x080019b9
 8001998:	080019cf 	.word	0x080019cf
 800199c:	080019e9 	.word	0x080019e9
 80019a0:	08001a0d 	.word	0x08001a0d
 80019a4:	08001a2d 	.word	0x08001a2d
 80019a8:	08001a3f 	.word	0x08001a3f
 80019ac:	08001a6b 	.word	0x08001a6b
 80019b0:	08001a95 	.word	0x08001a95
 80019b4:	08001aad 	.word	0x08001aad
        {
            case LED_STATE_WHITE_COLOR:
                animate_led_solid_custom_color((uint16_t)STRIP_BIT_ALL_SET, COLOR_HEX_WHITE);
 80019b8:	f06f 417f 	mvn.w	r1, #4278190080	; 0xff000000
 80019bc:	2001      	movs	r0, #1
 80019be:	f7ff f882 	bl	8000ac6 <animate_led_solid_custom_color>
                task_led_ctrl_handle_count_color_delay(TASK_LED_CTRL_LOOP_ITERATIONS_1, TASK_LED_CTRL_DELAY_MS_5000);
 80019c2:	f241 3188 	movw	r1, #5000	; 0x1388
 80019c6:	2001      	movs	r0, #1
 80019c8:	f7ff ff8c 	bl	80018e4 <task_led_ctrl_handle_count_color_delay>
            break;
 80019cc:	e096      	b.n	8001afc <task_led_ctrl+0x198>
            case LED_STATE_SOLID_COLOR:
                animate_led_solid_custom_color((uint16_t)STRIP_BIT_ALL_SET, task_led_ctrl_cur_color_hex());
 80019ce:	f7ff febb 	bl	8001748 <task_led_ctrl_cur_color_hex>
 80019d2:	4603      	mov	r3, r0
 80019d4:	4619      	mov	r1, r3
 80019d6:	2001      	movs	r0, #1
 80019d8:	f7ff f875 	bl	8000ac6 <animate_led_solid_custom_color>
                task_led_ctrl_handle_count_color_delay(TASK_LED_CTRL_LOOP_ITERATIONS_5, TASK_LED_CTRL_DELAY_MS_5000);
 80019dc:	f241 3188 	movw	r1, #5000	; 0x1388
 80019e0:	2005      	movs	r0, #5
 80019e2:	f7ff ff7f 	bl	80018e4 <task_led_ctrl_handle_count_color_delay>
            break;
 80019e6:	e089      	b.n	8001afc <task_led_ctrl+0x198>
            case LED_STATE_SPARKLE_NO_FILL:
                // SRW OK!!!
                // need to force all colors off before transitioning to this state
                animate_led_turn_all_pixels_off();
 80019e8:	f7ff f889 	bl	8000afe <animate_led_turn_all_pixels_off>
                animate_led_sparkle_only_random_color(STRIP_BIT_ALL_SET, false, random_num(20,80));//random(0, 50));
 80019ec:	2150      	movs	r1, #80	; 0x50
 80019ee:	2014      	movs	r0, #20
 80019f0:	f006 ff63 	bl	80088ba <random_num>
 80019f4:	4603      	mov	r3, r0
 80019f6:	b29b      	uxth	r3, r3
 80019f8:	461a      	mov	r2, r3
 80019fa:	2100      	movs	r1, #0
 80019fc:	2001      	movs	r0, #1
 80019fe:	f7ff fa95 	bl	8000f2c <animate_led_sparkle_only_random_color>
                task_led_ctrl_handle_count_color_delay(TASK_LED_CTRL_LOOP_ITERATIONS_5, TASK_LED_CTRL_DELAY_MS_0);
 8001a02:	2100      	movs	r1, #0
 8001a04:	2005      	movs	r0, #5
 8001a06:	f7ff ff6d 	bl	80018e4 <task_led_ctrl_handle_count_color_delay>
            break;
 8001a0a:	e077      	b.n	8001afc <task_led_ctrl+0x198>
            case LED_STATE_SPARKLE_FILL:
                // SRW ok!!!
                animate_led_sparkle_only_random_color(STRIP_BIT_ALL_SET, true, random_num(20,80));
 8001a0c:	2150      	movs	r1, #80	; 0x50
 8001a0e:	2014      	movs	r0, #20
 8001a10:	f006 ff53 	bl	80088ba <random_num>
 8001a14:	4603      	mov	r3, r0
 8001a16:	b29b      	uxth	r3, r3
 8001a18:	461a      	mov	r2, r3
 8001a1a:	2101      	movs	r1, #1
 8001a1c:	2001      	movs	r0, #1
 8001a1e:	f7ff fa85 	bl	8000f2c <animate_led_sparkle_only_random_color>
                task_led_ctrl_handle_count_color_delay(TASK_LED_CTRL_LOOP_ITERATIONS_10, TASK_LED_CTRL_DELAY_MS_0);
 8001a22:	2100      	movs	r1, #0
 8001a24:	200a      	movs	r0, #10
 8001a26:	f7ff ff5d 	bl	80018e4 <task_led_ctrl_handle_count_color_delay>
            break;
 8001a2a:	e067      	b.n	8001afc <task_led_ctrl+0x198>
            case LED_STATE_RAINBOW_CYCLE:
                // SRW OK!!!
                animate_led_rainbow_cycle(STRIP_BIT_ALL_SET, 0);
 8001a2c:	2100      	movs	r1, #0
 8001a2e:	2001      	movs	r0, #1
 8001a30:	f7ff fafe 	bl	8001030 <animate_led_rainbow_cycle>
                task_led_ctrl_handle_count_color_delay(TASK_LED_CTRL_LOOP_ITERATIONS_5, TASK_LED_CTRL_DELAY_MS_0);
 8001a34:	2100      	movs	r1, #0
 8001a36:	2005      	movs	r0, #5
 8001a38:	f7ff ff54 	bl	80018e4 <task_led_ctrl_handle_count_color_delay>
            break;
 8001a3c:	e05e      	b.n	8001afc <task_led_ctrl+0x198>
            case LED_STATE_THEATER_CHASE:
                // SRW ok !!!
                animate_led_theater_chase(STRIP_BIT_ALL_SET, task_led_ctrl_cur_color_hex(), task_led_ctrl_delay_in_animations());
 8001a3e:	f7ff fe83 	bl	8001748 <task_led_ctrl_cur_color_hex>
 8001a42:	4604      	mov	r4, r0
 8001a44:	f7ff ff34 	bl	80018b0 <task_led_ctrl_delay_in_animations>
 8001a48:	eef0 7a40 	vmov.f32	s15, s0
 8001a4c:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001a50:	ee17 3a90 	vmov	r3, s15
 8001a54:	b29b      	uxth	r3, r3
 8001a56:	461a      	mov	r2, r3
 8001a58:	4621      	mov	r1, r4
 8001a5a:	2001      	movs	r0, #1
 8001a5c:	f7ff fbbe 	bl	80011dc <animate_led_theater_chase>
                task_led_ctrl_handle_count_color_delay(TASK_LED_CTRL_LOOP_ITERATIONS_10, TASK_LED_CTRL_DELAY_MS_0);
 8001a60:	2100      	movs	r1, #0
 8001a62:	200a      	movs	r0, #10
 8001a64:	f7ff ff3e 	bl	80018e4 <task_led_ctrl_handle_count_color_delay>
            break;
 8001a68:	e048      	b.n	8001afc <task_led_ctrl+0x198>
            case LED_STATE_THEATER_CHASE_RAINBOW:
                // SRW ok!!!!
                animate_led_theater_chase_rainbow(STRIP_BIT_ALL_SET, task_led_ctrl_delay_in_animations());
 8001a6a:	f7ff ff21 	bl	80018b0 <task_led_ctrl_delay_in_animations>
 8001a6e:	eef0 7a40 	vmov.f32	s15, s0
 8001a72:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001a76:	ee17 3a90 	vmov	r3, s15
 8001a7a:	b29b      	uxth	r3, r3
 8001a7c:	4619      	mov	r1, r3
 8001a7e:	2001      	movs	r0, #1
 8001a80:	f7ff fc48 	bl	8001314 <animate_led_theater_chase_rainbow>
                g_led_state = LED_STATE_TWINKLE;
 8001a84:	4b1e      	ldr	r3, [pc, #120]	; (8001b00 <task_led_ctrl+0x19c>)
 8001a86:	2209      	movs	r2, #9
 8001a88:	701a      	strb	r2, [r3, #0]
                task_led_ctrl_handle_count_color_delay(TASK_LED_CTRL_LOOP_ITERATIONS_2, TASK_LED_CTRL_DELAY_MS_0);
 8001a8a:	2100      	movs	r1, #0
 8001a8c:	2002      	movs	r0, #2
 8001a8e:	f7ff ff29 	bl	80018e4 <task_led_ctrl_handle_count_color_delay>
            break;
 8001a92:	e033      	b.n	8001afc <task_led_ctrl+0x198>
            case LED_STATE_FADE_IN_AND_OUT:
                // SRW ok!!!
                animate_led_fade_in_fade_out((uint16_t)STRIP_BIT_ALL_SET, task_led_ctrl_cur_color_hex());
 8001a94:	f7ff fe58 	bl	8001748 <task_led_ctrl_cur_color_hex>
 8001a98:	4603      	mov	r3, r0
 8001a9a:	4619      	mov	r1, r3
 8001a9c:	2001      	movs	r0, #1
 8001a9e:	f7ff f895 	bl	8000bcc <animate_led_fade_in_fade_out>
                task_led_ctrl_handle_count_color_delay(TASK_LED_CTRL_LOOP_ITERATIONS_10, TASK_LED_CTRL_DELAY_MS_0);
 8001aa2:	2100      	movs	r1, #0
 8001aa4:	200a      	movs	r0, #10
 8001aa6:	f7ff ff1d 	bl	80018e4 <task_led_ctrl_handle_count_color_delay>
            break;
 8001aaa:	e027      	b.n	8001afc <task_led_ctrl+0x198>
            case LED_STATE_TWINKLE:
                // SRW ok!!!
                animate_led_turn_all_pixels_off();
 8001aac:	f7ff f827 	bl	8000afe <animate_led_turn_all_pixels_off>
                animate_led_twinkle(STRIP_BIT_ALL_SET, task_led_ctrl_cur_color_hex(), (uint32_t)((float)NUM_LEDS * (float)0.9), task_led_ctrl_delay_in_animations(), false);
 8001ab0:	f7ff fe4a 	bl	8001748 <task_led_ctrl_cur_color_hex>
 8001ab4:	4604      	mov	r4, r0
 8001ab6:	f7ff fefb 	bl	80018b0 <task_led_ctrl_delay_in_animations>
 8001aba:	eef0 7a40 	vmov.f32	s15, s0
 8001abe:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001ac2:	ee17 3a90 	vmov	r3, s15
 8001ac6:	b29b      	uxth	r3, r3
 8001ac8:	2200      	movs	r2, #0
 8001aca:	9200      	str	r2, [sp, #0]
 8001acc:	22e1      	movs	r2, #225	; 0xe1
 8001ace:	4621      	mov	r1, r4
 8001ad0:	2001      	movs	r0, #1
 8001ad2:	f7ff f9b7 	bl	8000e44 <animate_led_twinkle>
                task_led_ctrl_handle_count_color_delay(TASK_LED_CTRL_LOOP_ITERATIONS_5, TASK_LED_CTRL_DELAY_MS_0);
 8001ad6:	2100      	movs	r1, #0
 8001ad8:	2005      	movs	r0, #5
 8001ada:	f7ff ff03 	bl	80018e4 <task_led_ctrl_handle_count_color_delay>
            break;
 8001ade:	e00d      	b.n	8001afc <task_led_ctrl+0x198>
            case LED_STATE_SPELL:
                // SRW ok!!!
                animate_led_only_spell_word(STRIP_BIT_ALL_SET, task_led_ctrl_cur_color_hex(), 30);
 8001ae0:	f7ff fe32 	bl	8001748 <task_led_ctrl_cur_color_hex>
 8001ae4:	4603      	mov	r3, r0
 8001ae6:	221e      	movs	r2, #30
 8001ae8:	4619      	mov	r1, r3
 8001aea:	2001      	movs	r0, #1
 8001aec:	f7ff f811 	bl	8000b12 <animate_led_only_spell_word>
                task_led_ctrl_handle_count_color_delay(TASK_LED_CTRL_LOOP_ITERATIONS_10, TASK_LED_CTRL_DELAY_MS_0);
 8001af0:	2100      	movs	r1, #0
 8001af2:	200a      	movs	r0, #10
 8001af4:	f7ff fef6 	bl	80018e4 <task_led_ctrl_handle_count_color_delay>
            break;
 8001af8:	e000      	b.n	8001afc <task_led_ctrl+0x198>
            default:
            break;
 8001afa:	bf00      	nop
        switch(g_led_state)
 8001afc:	e740      	b.n	8001980 <task_led_ctrl+0x1c>
 8001afe:	bf00      	nop
 8001b00:	20000004 	.word	0x20000004

08001b04 <reset_ws2812b>:

extern volatile int datasentflag;

uint16_t pwm_reset[50] = {0};
void reset_ws2812b(void)
{
 8001b04:	b580      	push	{r7, lr}
 8001b06:	af00      	add	r7, sp, #0
    HAL_TIM_PWM_Start_DMA(&htim1, TIM_CHANNEL_1, (uint32_t *)pwm_reset, 50);
 8001b08:	2332      	movs	r3, #50	; 0x32
 8001b0a:	4a0f      	ldr	r2, [pc, #60]	; (8001b48 <reset_ws2812b+0x44>)
 8001b0c:	2100      	movs	r1, #0
 8001b0e:	480f      	ldr	r0, [pc, #60]	; (8001b4c <reset_ws2812b+0x48>)
 8001b10:	f005 f902 	bl	8006d18 <HAL_TIM_PWM_Start_DMA>
    HAL_TIM_PWM_Start_DMA(&htim1, TIM_CHANNEL_2, (uint32_t *)pwm_reset, 50);
 8001b14:	2332      	movs	r3, #50	; 0x32
 8001b16:	4a0c      	ldr	r2, [pc, #48]	; (8001b48 <reset_ws2812b+0x44>)
 8001b18:	2104      	movs	r1, #4
 8001b1a:	480c      	ldr	r0, [pc, #48]	; (8001b4c <reset_ws2812b+0x48>)
 8001b1c:	f005 f8fc 	bl	8006d18 <HAL_TIM_PWM_Start_DMA>
    HAL_TIM_PWM_Start_DMA(&htim1, TIM_CHANNEL_3, (uint32_t *)pwm_reset, 50);
 8001b20:	2332      	movs	r3, #50	; 0x32
 8001b22:	4a09      	ldr	r2, [pc, #36]	; (8001b48 <reset_ws2812b+0x44>)
 8001b24:	2108      	movs	r1, #8
 8001b26:	4809      	ldr	r0, [pc, #36]	; (8001b4c <reset_ws2812b+0x48>)
 8001b28:	f005 f8f6 	bl	8006d18 <HAL_TIM_PWM_Start_DMA>
    HAL_TIM_PWM_Start_DMA(&htim15, TIM_CHANNEL_1, (uint32_t *)pwm_reset, 50);
 8001b2c:	2332      	movs	r3, #50	; 0x32
 8001b2e:	4a06      	ldr	r2, [pc, #24]	; (8001b48 <reset_ws2812b+0x44>)
 8001b30:	2100      	movs	r1, #0
 8001b32:	4807      	ldr	r0, [pc, #28]	; (8001b50 <reset_ws2812b+0x4c>)
 8001b34:	f005 f8f0 	bl	8006d18 <HAL_TIM_PWM_Start_DMA>
    HAL_TIM_PWM_Start_DMA(&htim16, TIM_CHANNEL_1, (uint32_t *)pwm_reset, 50);
 8001b38:	2332      	movs	r3, #50	; 0x32
 8001b3a:	4a03      	ldr	r2, [pc, #12]	; (8001b48 <reset_ws2812b+0x44>)
 8001b3c:	2100      	movs	r1, #0
 8001b3e:	4805      	ldr	r0, [pc, #20]	; (8001b54 <reset_ws2812b+0x50>)
 8001b40:	f005 f8ea 	bl	8006d18 <HAL_TIM_PWM_Start_DMA>
}
 8001b44:	bf00      	nop
 8001b46:	bd80      	pop	{r7, pc}
 8001b48:	200007b4 	.word	0x200007b4
 8001b4c:	20002148 	.word	0x20002148
 8001b50:	20002194 	.word	0x20002194
 8001b54:	200021e0 	.word	0x200021e0

08001b58 <ws2812_convert_strip_num_to_strip_bit>:

static strip_bit_e ws2812_convert_strip_num_to_strip_bit(strip_num_e strip_num)
{
 8001b58:	b480      	push	{r7}
 8001b5a:	b083      	sub	sp, #12
 8001b5c:	af00      	add	r7, sp, #0
 8001b5e:	4603      	mov	r3, r0
 8001b60:	71fb      	strb	r3, [r7, #7]
	return (strip_bit_e)(strip_num + 1);
 8001b62:	79fb      	ldrb	r3, [r7, #7]
 8001b64:	3301      	adds	r3, #1
 8001b66:	b2db      	uxtb	r3, r3
}
 8001b68:	4618      	mov	r0, r3
 8001b6a:	370c      	adds	r7, #12
 8001b6c:	46bd      	mov	sp, r7
 8001b6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b72:	4770      	bx	lr

08001b74 <ws2812_convert_strip_bit_to_strip_num>:


static strip_num_e ws2812_convert_strip_bit_to_strip_num(strip_bit_e strip_bit)
{
 8001b74:	b480      	push	{r7}
 8001b76:	b083      	sub	sp, #12
 8001b78:	af00      	add	r7, sp, #0
 8001b7a:	4603      	mov	r3, r0
 8001b7c:	71fb      	strb	r3, [r7, #7]
	return (strip_num_e)(strip_bit - 1);
 8001b7e:	79fb      	ldrb	r3, [r7, #7]
 8001b80:	3b01      	subs	r3, #1
 8001b82:	b2db      	uxtb	r3, r3
}
 8001b84:	4618      	mov	r0, r3
 8001b86:	370c      	adds	r7, #12
 8001b88:	46bd      	mov	sp, r7
 8001b8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b8e:	4770      	bx	lr

08001b90 <ws2812_get_strip_size>:

uint16_t ws2812_get_strip_size(const strip_bit_e strip_bit)
{
 8001b90:	b580      	push	{r7, lr}
 8001b92:	b084      	sub	sp, #16
 8001b94:	af00      	add	r7, sp, #0
 8001b96:	4603      	mov	r3, r0
 8001b98:	71fb      	strb	r3, [r7, #7]
	uint16_t strip_size = 0;
 8001b9a:	2300      	movs	r3, #0
 8001b9c:	81fb      	strh	r3, [r7, #14]
	if (STRIP_BIT_ALL_SET == strip_bit) strip_size = g_max_strip_length;
 8001b9e:	79fb      	ldrb	r3, [r7, #7]
 8001ba0:	2b01      	cmp	r3, #1
 8001ba2:	d103      	bne.n	8001bac <ws2812_get_strip_size+0x1c>
 8001ba4:	4b09      	ldr	r3, [pc, #36]	; (8001bcc <ws2812_get_strip_size+0x3c>)
 8001ba6:	881b      	ldrh	r3, [r3, #0]
 8001ba8:	81fb      	strh	r3, [r7, #14]
 8001baa:	e009      	b.n	8001bc0 <ws2812_get_strip_size+0x30>
	else strip_size = strip_length[ws2812_convert_strip_num_to_strip_bit(strip_bit)];
 8001bac:	79fb      	ldrb	r3, [r7, #7]
 8001bae:	4618      	mov	r0, r3
 8001bb0:	f7ff ffd2 	bl	8001b58 <ws2812_convert_strip_num_to_strip_bit>
 8001bb4:	4603      	mov	r3, r0
 8001bb6:	461a      	mov	r2, r3
 8001bb8:	4b05      	ldr	r3, [pc, #20]	; (8001bd0 <ws2812_get_strip_size+0x40>)
 8001bba:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 8001bbe:	81fb      	strh	r3, [r7, #14]
	return strip_size;
 8001bc0:	89fb      	ldrh	r3, [r7, #14]
}
 8001bc2:	4618      	mov	r0, r3
 8001bc4:	3710      	adds	r7, #16
 8001bc6:	46bd      	mov	sp, r7
 8001bc8:	bd80      	pop	{r7, pc}
 8001bca:	bf00      	nop
 8001bcc:	200007aa 	.word	0x200007aa
 8001bd0:	20000008 	.word	0x20000008

08001bd4 <ws2812_get_num_active_animation_leds>:
	return STRIP_BIT_NO_MORE_SET;  // if this is returned
}


uint16_t ws2812_get_num_active_animation_leds(const strip_mask_t strip_mask)
{
 8001bd4:	b480      	push	{r7}
 8001bd6:	b085      	sub	sp, #20
 8001bd8:	af00      	add	r7, sp, #0
 8001bda:	4603      	mov	r3, r0
 8001bdc:	80fb      	strh	r3, [r7, #6]
	uint16_t strip_size = 0;
 8001bde:	2300      	movs	r3, #0
 8001be0:	81fb      	strh	r3, [r7, #14]
	if (STRIP_BIT_ALL_SET == strip_mask) strip_size = g_num_leds;
 8001be2:	88fb      	ldrh	r3, [r7, #6]
 8001be4:	2b01      	cmp	r3, #1
 8001be6:	d103      	bne.n	8001bf0 <ws2812_get_num_active_animation_leds+0x1c>
 8001be8:	4b09      	ldr	r3, [pc, #36]	; (8001c10 <ws2812_get_num_active_animation_leds+0x3c>)
 8001bea:	881b      	ldrh	r3, [r3, #0]
 8001bec:	81fb      	strh	r3, [r7, #14]
 8001bee:	e008      	b.n	8001c02 <ws2812_get_num_active_animation_leds+0x2e>
	else
	{
#if defined(STRIP_1_LENGTH)
		if (STRIP_BIT_1 & strip_mask) strip_size += STRIP_1_LENGTH;
 8001bf0:	88fb      	ldrh	r3, [r7, #6]
 8001bf2:	f003 0301 	and.w	r3, r3, #1
 8001bf6:	b29b      	uxth	r3, r3
 8001bf8:	2b00      	cmp	r3, #0
 8001bfa:	d002      	beq.n	8001c02 <ws2812_get_num_active_animation_leds+0x2e>
 8001bfc:	89fb      	ldrh	r3, [r7, #14]
 8001bfe:	33fa      	adds	r3, #250	; 0xfa
 8001c00:	81fb      	strh	r3, [r7, #14]
#endif
#if defined(STRIP_9_LENGTH)
		if (STRIP_BIT_9 & strip_mask) strip_size += STRIP_9_LENGTH;
#endif
	}
	return strip_size;
 8001c02:	89fb      	ldrh	r3, [r7, #14]
}
 8001c04:	4618      	mov	r0, r3
 8001c06:	3714      	adds	r7, #20
 8001c08:	46bd      	mov	sp, r7
 8001c0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c0e:	4770      	bx	lr
 8001c10:	200007a6 	.word	0x200007a6

08001c14 <ws2812_led_get_max_strip_size>:


uint16_t ws2812_led_get_max_strip_size(const strip_mask_t strip_mask)
{
 8001c14:	b480      	push	{r7}
 8001c16:	b085      	sub	sp, #20
 8001c18:	af00      	add	r7, sp, #0
 8001c1a:	4603      	mov	r3, r0
 8001c1c:	80fb      	strh	r3, [r7, #6]
	uint16_t strip_size = 0;
 8001c1e:	2300      	movs	r3, #0
 8001c20:	81fb      	strh	r3, [r7, #14]
	if (STRIP_BIT_ALL_SET == strip_mask) strip_size = g_max_strip_length;
 8001c22:	88fb      	ldrh	r3, [r7, #6]
 8001c24:	2b01      	cmp	r3, #1
 8001c26:	d103      	bne.n	8001c30 <ws2812_led_get_max_strip_size+0x1c>
 8001c28:	4b0a      	ldr	r3, [pc, #40]	; (8001c54 <ws2812_led_get_max_strip_size+0x40>)
 8001c2a:	881b      	ldrh	r3, [r3, #0]
 8001c2c:	81fb      	strh	r3, [r7, #14]
 8001c2e:	e00a      	b.n	8001c46 <ws2812_led_get_max_strip_size+0x32>
	else
	{
#if defined(STRIP_1_LENGTH)
		if ((STRIP_BIT_1 & strip_mask) && (strip_size < STRIP_1_LENGTH)) strip_size = STRIP_1_LENGTH;
 8001c30:	88fb      	ldrh	r3, [r7, #6]
 8001c32:	f003 0301 	and.w	r3, r3, #1
 8001c36:	b29b      	uxth	r3, r3
 8001c38:	2b00      	cmp	r3, #0
 8001c3a:	d004      	beq.n	8001c46 <ws2812_led_get_max_strip_size+0x32>
 8001c3c:	89fb      	ldrh	r3, [r7, #14]
 8001c3e:	2bf9      	cmp	r3, #249	; 0xf9
 8001c40:	d801      	bhi.n	8001c46 <ws2812_led_get_max_strip_size+0x32>
 8001c42:	23fa      	movs	r3, #250	; 0xfa
 8001c44:	81fb      	strh	r3, [r7, #14]
#endif
#if defined(STRIP_9_LENGTH)
		if ((STRIP_BIT_9 & strip_mask) && (strip_size < STRIP_9_LENGTH)) strip_size = STRIP_9_LENGTH;
#endif
	}
	return strip_size;
 8001c46:	89fb      	ldrh	r3, [r7, #14]
}
 8001c48:	4618      	mov	r0, r3
 8001c4a:	3714      	adds	r7, #20
 8001c4c:	46bd      	mov	sp, r7
 8001c4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c52:	4770      	bx	lr
 8001c54:	200007aa 	.word	0x200007aa

08001c58 <ws2812_pixel_is_in_strip_range>:


bool ws2812_pixel_is_in_strip_range(strip_bit_e strip_bit, uint16_t pixel)
{
 8001c58:	b480      	push	{r7}
 8001c5a:	b085      	sub	sp, #20
 8001c5c:	af00      	add	r7, sp, #0
 8001c5e:	4603      	mov	r3, r0
 8001c60:	460a      	mov	r2, r1
 8001c62:	71fb      	strb	r3, [r7, #7]
 8001c64:	4613      	mov	r3, r2
 8001c66:	80bb      	strh	r3, [r7, #4]
	bool return_val = false;
 8001c68:	2300      	movs	r3, #0
 8001c6a:	73fb      	strb	r3, [r7, #15]
#if defined(STRIP_1_LENGTH)
	if ((STRIP_BIT_1 == strip_bit) && (pixel < STRIP_1_LENGTH)) return_val = true;
 8001c6c:	79fb      	ldrb	r3, [r7, #7]
 8001c6e:	2b01      	cmp	r3, #1
 8001c70:	d104      	bne.n	8001c7c <ws2812_pixel_is_in_strip_range+0x24>
 8001c72:	88bb      	ldrh	r3, [r7, #4]
 8001c74:	2bf9      	cmp	r3, #249	; 0xf9
 8001c76:	d801      	bhi.n	8001c7c <ws2812_pixel_is_in_strip_range+0x24>
 8001c78:	2301      	movs	r3, #1
 8001c7a:	73fb      	strb	r3, [r7, #15]
	else if ((STRIP_BIT_8 == strip_bit) && (pixel < STRIP_8_LENGTH)) return_val = true;
#endif
#if defined(STRIP_9_LENGTH)
	else if ((STRIP_BIT_9 == strip_bit) && (pixel < STRIP_9_LENGTH)) return_val = true;
#endif
	return return_val;
 8001c7c:	7bfb      	ldrb	r3, [r7, #15]
}
 8001c7e:	4618      	mov	r0, r3
 8001c80:	3714      	adds	r7, #20
 8001c82:	46bd      	mov	sp, r7
 8001c84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c88:	4770      	bx	lr
	...

08001c8c <ws2812b_set_led>:


void ws2812b_set_led(const strip_bit_e strip_bit, uint16_t led_num, color_t red, color_t green, color_t blue)
{
 8001c8c:	b590      	push	{r4, r7, lr}
 8001c8e:	b087      	sub	sp, #28
 8001c90:	af00      	add	r7, sp, #0
 8001c92:	4604      	mov	r4, r0
 8001c94:	4608      	mov	r0, r1
 8001c96:	4611      	mov	r1, r2
 8001c98:	461a      	mov	r2, r3
 8001c9a:	4623      	mov	r3, r4
 8001c9c:	73fb      	strb	r3, [r7, #15]
 8001c9e:	4603      	mov	r3, r0
 8001ca0:	81bb      	strh	r3, [r7, #12]
 8001ca2:	460b      	mov	r3, r1
 8001ca4:	73bb      	strb	r3, [r7, #14]
 8001ca6:	4613      	mov	r3, r2
 8001ca8:	72fb      	strb	r3, [r7, #11]
	strip_num_e strip_num = ws2812_convert_strip_bit_to_strip_num(strip_bit);
 8001caa:	7bfb      	ldrb	r3, [r7, #15]
 8001cac:	4618      	mov	r0, r3
 8001cae:	f7ff ff61 	bl	8001b74 <ws2812_convert_strip_bit_to_strip_num>
 8001cb2:	4603      	mov	r3, r0
 8001cb4:	75fb      	strb	r3, [r7, #23]
	(gp_ws28128b_strip[strip_num] + led_num)->red = red * g_max_current_ratio;
 8001cb6:	7bbb      	ldrb	r3, [r7, #14]
 8001cb8:	ee07 3a90 	vmov	s15, r3
 8001cbc:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001cc0:	4b26      	ldr	r3, [pc, #152]	; (8001d5c <ws2812b_set_led+0xd0>)
 8001cc2:	edd3 7a00 	vldr	s15, [r3]
 8001cc6:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001cca:	7dfb      	ldrb	r3, [r7, #23]
 8001ccc:	4a24      	ldr	r2, [pc, #144]	; (8001d60 <ws2812b_set_led+0xd4>)
 8001cce:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 8001cd2:	89ba      	ldrh	r2, [r7, #12]
 8001cd4:	4613      	mov	r3, r2
 8001cd6:	005b      	lsls	r3, r3, #1
 8001cd8:	4413      	add	r3, r2
 8001cda:	440b      	add	r3, r1
 8001cdc:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001ce0:	edc7 7a01 	vstr	s15, [r7, #4]
 8001ce4:	793a      	ldrb	r2, [r7, #4]
 8001ce6:	b2d2      	uxtb	r2, r2
 8001ce8:	701a      	strb	r2, [r3, #0]
	(gp_ws28128b_strip[strip_num] + led_num)->green = green * g_max_current_ratio;
 8001cea:	7afb      	ldrb	r3, [r7, #11]
 8001cec:	ee07 3a90 	vmov	s15, r3
 8001cf0:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001cf4:	4b19      	ldr	r3, [pc, #100]	; (8001d5c <ws2812b_set_led+0xd0>)
 8001cf6:	edd3 7a00 	vldr	s15, [r3]
 8001cfa:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001cfe:	7dfb      	ldrb	r3, [r7, #23]
 8001d00:	4a17      	ldr	r2, [pc, #92]	; (8001d60 <ws2812b_set_led+0xd4>)
 8001d02:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 8001d06:	89ba      	ldrh	r2, [r7, #12]
 8001d08:	4613      	mov	r3, r2
 8001d0a:	005b      	lsls	r3, r3, #1
 8001d0c:	4413      	add	r3, r2
 8001d0e:	440b      	add	r3, r1
 8001d10:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001d14:	edc7 7a01 	vstr	s15, [r7, #4]
 8001d18:	793a      	ldrb	r2, [r7, #4]
 8001d1a:	b2d2      	uxtb	r2, r2
 8001d1c:	705a      	strb	r2, [r3, #1]
	(gp_ws28128b_strip[strip_num] + led_num)->blue = blue * g_max_current_ratio;
 8001d1e:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 8001d22:	ee07 3a90 	vmov	s15, r3
 8001d26:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001d2a:	4b0c      	ldr	r3, [pc, #48]	; (8001d5c <ws2812b_set_led+0xd0>)
 8001d2c:	edd3 7a00 	vldr	s15, [r3]
 8001d30:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001d34:	7dfb      	ldrb	r3, [r7, #23]
 8001d36:	4a0a      	ldr	r2, [pc, #40]	; (8001d60 <ws2812b_set_led+0xd4>)
 8001d38:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 8001d3c:	89ba      	ldrh	r2, [r7, #12]
 8001d3e:	4613      	mov	r3, r2
 8001d40:	005b      	lsls	r3, r3, #1
 8001d42:	4413      	add	r3, r2
 8001d44:	440b      	add	r3, r1
 8001d46:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001d4a:	edc7 7a01 	vstr	s15, [r7, #4]
 8001d4e:	793a      	ldrb	r2, [r7, #4]
 8001d50:	b2d2      	uxtb	r2, r2
 8001d52:	709a      	strb	r2, [r3, #2]
}
 8001d54:	bf00      	nop
 8001d56:	371c      	adds	r7, #28
 8001d58:	46bd      	mov	sp, r7
 8001d5a:	bd90      	pop	{r4, r7, pc}
 8001d5c:	20000000 	.word	0x20000000
 8001d60:	200007b0 	.word	0x200007b0

08001d64 <ws2812b_fill_pwm_buffer>:


void ws2812b_fill_pwm_buffer(const strip_bit_e strip_bit)
{
 8001d64:	b580      	push	{r7, lr}
 8001d66:	b086      	sub	sp, #24
 8001d68:	af00      	add	r7, sp, #0
 8001d6a:	4603      	mov	r3, r0
 8001d6c:	71fb      	strb	r3, [r7, #7]
	// fill the pwm data here  
	uint16_t strip_size = ws2812_get_strip_size(strip_bit);
 8001d6e:	79fb      	ldrb	r3, [r7, #7]
 8001d70:	4618      	mov	r0, r3
 8001d72:	f7ff ff0d 	bl	8001b90 <ws2812_get_strip_size>
 8001d76:	4603      	mov	r3, r0
 8001d78:	823b      	strh	r3, [r7, #16]
	uint32_t color = 0;
 8001d7a:	2300      	movs	r3, #0
 8001d7c:	60fb      	str	r3, [r7, #12]
	strip_num_e strip_num = ws2812_convert_strip_bit_to_strip_num(strip_bit);
 8001d7e:	79fb      	ldrb	r3, [r7, #7]
 8001d80:	4618      	mov	r0, r3
 8001d82:	f7ff fef7 	bl	8001b74 <ws2812_convert_strip_bit_to_strip_num>
 8001d86:	4603      	mov	r3, r0
 8001d88:	72fb      	strb	r3, [r7, #11]
//	if (g_pwm_data_ping) gp_pwm_data_fill = gp_pwm_data_ping;
//	else gp_pwm_data_fill = gp_pwm_data_pong;
	for (uint16_t iii = 0; iii < strip_size; iii++)
 8001d8a:	2300      	movs	r3, #0
 8001d8c:	82fb      	strh	r3, [r7, #22]
 8001d8e:	e04a      	b.n	8001e26 <ws2812b_fill_pwm_buffer+0xc2>
	{
		color = (((gp_ws28128b_strip[strip_num] + iii)->green) << 16) | (((gp_ws28128b_strip[strip_num] + iii)->red) << 8) | (((gp_ws28128b_strip[strip_num] + iii)->blue));
 8001d90:	7afb      	ldrb	r3, [r7, #11]
 8001d92:	4a4b      	ldr	r2, [pc, #300]	; (8001ec0 <ws2812b_fill_pwm_buffer+0x15c>)
 8001d94:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 8001d98:	8afa      	ldrh	r2, [r7, #22]
 8001d9a:	4613      	mov	r3, r2
 8001d9c:	005b      	lsls	r3, r3, #1
 8001d9e:	4413      	add	r3, r2
 8001da0:	440b      	add	r3, r1
 8001da2:	785b      	ldrb	r3, [r3, #1]
 8001da4:	0419      	lsls	r1, r3, #16
 8001da6:	7afb      	ldrb	r3, [r7, #11]
 8001da8:	4a45      	ldr	r2, [pc, #276]	; (8001ec0 <ws2812b_fill_pwm_buffer+0x15c>)
 8001daa:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 8001dae:	8afa      	ldrh	r2, [r7, #22]
 8001db0:	4613      	mov	r3, r2
 8001db2:	005b      	lsls	r3, r3, #1
 8001db4:	4413      	add	r3, r2
 8001db6:	4403      	add	r3, r0
 8001db8:	781b      	ldrb	r3, [r3, #0]
 8001dba:	021b      	lsls	r3, r3, #8
 8001dbc:	4319      	orrs	r1, r3
 8001dbe:	7afb      	ldrb	r3, [r7, #11]
 8001dc0:	4a3f      	ldr	r2, [pc, #252]	; (8001ec0 <ws2812b_fill_pwm_buffer+0x15c>)
 8001dc2:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 8001dc6:	8afa      	ldrh	r2, [r7, #22]
 8001dc8:	4613      	mov	r3, r2
 8001dca:	005b      	lsls	r3, r3, #1
 8001dcc:	4413      	add	r3, r2
 8001dce:	4403      	add	r3, r0
 8001dd0:	789b      	ldrb	r3, [r3, #2]
 8001dd2:	430b      	orrs	r3, r1
 8001dd4:	60fb      	str	r3, [r7, #12]
		for (uint8_t yyy = 0; yyy < BITS_PER_BYTE * sizeof(ws2812b_led_t); yyy++)
 8001dd6:	2300      	movs	r3, #0
 8001dd8:	757b      	strb	r3, [r7, #21]
 8001dda:	e01e      	b.n	8001e1a <ws2812b_fill_pwm_buffer+0xb6>
		{
			gp_pwm_data_fill[(iii * BITS_PER_BYTE * sizeof(ws2812b_led_t)) + yyy] = (color & (1 << (23 - yyy))) ? (uint16_t)(WS2812B_BIT_SET_CYCLES + 1) : (uint16_t)WS2812B_BIT_RESET_CYCLES;
 8001ddc:	7d7b      	ldrb	r3, [r7, #21]
 8001dde:	f1c3 0317 	rsb	r3, r3, #23
 8001de2:	2201      	movs	r2, #1
 8001de4:	fa02 f303 	lsl.w	r3, r2, r3
 8001de8:	461a      	mov	r2, r3
 8001dea:	68fb      	ldr	r3, [r7, #12]
 8001dec:	4013      	ands	r3, r2
 8001dee:	2b00      	cmp	r3, #0
 8001df0:	d001      	beq.n	8001df6 <ws2812b_fill_pwm_buffer+0x92>
 8001df2:	2028      	movs	r0, #40	; 0x28
 8001df4:	e000      	b.n	8001df8 <ws2812b_fill_pwm_buffer+0x94>
 8001df6:	2014      	movs	r0, #20
 8001df8:	4b32      	ldr	r3, [pc, #200]	; (8001ec4 <ws2812b_fill_pwm_buffer+0x160>)
 8001dfa:	6819      	ldr	r1, [r3, #0]
 8001dfc:	8afa      	ldrh	r2, [r7, #22]
 8001dfe:	4613      	mov	r3, r2
 8001e00:	005b      	lsls	r3, r3, #1
 8001e02:	4413      	add	r3, r2
 8001e04:	00db      	lsls	r3, r3, #3
 8001e06:	461a      	mov	r2, r3
 8001e08:	7d7b      	ldrb	r3, [r7, #21]
 8001e0a:	4413      	add	r3, r2
 8001e0c:	005b      	lsls	r3, r3, #1
 8001e0e:	440b      	add	r3, r1
 8001e10:	4602      	mov	r2, r0
 8001e12:	801a      	strh	r2, [r3, #0]
		for (uint8_t yyy = 0; yyy < BITS_PER_BYTE * sizeof(ws2812b_led_t); yyy++)
 8001e14:	7d7b      	ldrb	r3, [r7, #21]
 8001e16:	3301      	adds	r3, #1
 8001e18:	757b      	strb	r3, [r7, #21]
 8001e1a:	7d7b      	ldrb	r3, [r7, #21]
 8001e1c:	2b17      	cmp	r3, #23
 8001e1e:	d9dd      	bls.n	8001ddc <ws2812b_fill_pwm_buffer+0x78>
	for (uint16_t iii = 0; iii < strip_size; iii++)
 8001e20:	8afb      	ldrh	r3, [r7, #22]
 8001e22:	3301      	adds	r3, #1
 8001e24:	82fb      	strh	r3, [r7, #22]
 8001e26:	8afa      	ldrh	r2, [r7, #22]
 8001e28:	8a3b      	ldrh	r3, [r7, #16]
 8001e2a:	429a      	cmp	r2, r3
 8001e2c:	d3b0      	bcc.n	8001d90 <ws2812b_fill_pwm_buffer+0x2c>
		}
	}
	for (uint16_t iii = 0; iii < WS2812B_RESET_TIME_CYCLES; iii++)
 8001e2e:	2300      	movs	r3, #0
 8001e30:	827b      	strh	r3, [r7, #18]
 8001e32:	e010      	b.n	8001e56 <ws2812b_fill_pwm_buffer+0xf2>
	{
		gp_pwm_data_fill[(strip_size * BITS_PER_BYTE * sizeof(ws2812b_led_t)) + iii] = 0;
 8001e34:	4b23      	ldr	r3, [pc, #140]	; (8001ec4 <ws2812b_fill_pwm_buffer+0x160>)
 8001e36:	6819      	ldr	r1, [r3, #0]
 8001e38:	8a3a      	ldrh	r2, [r7, #16]
 8001e3a:	4613      	mov	r3, r2
 8001e3c:	005b      	lsls	r3, r3, #1
 8001e3e:	4413      	add	r3, r2
 8001e40:	00db      	lsls	r3, r3, #3
 8001e42:	461a      	mov	r2, r3
 8001e44:	8a7b      	ldrh	r3, [r7, #18]
 8001e46:	4413      	add	r3, r2
 8001e48:	005b      	lsls	r3, r3, #1
 8001e4a:	440b      	add	r3, r1
 8001e4c:	2200      	movs	r2, #0
 8001e4e:	801a      	strh	r2, [r3, #0]
	for (uint16_t iii = 0; iii < WS2812B_RESET_TIME_CYCLES; iii++)
 8001e50:	8a7b      	ldrh	r3, [r7, #18]
 8001e52:	3301      	adds	r3, #1
 8001e54:	827b      	strh	r3, [r7, #18]
 8001e56:	8a7b      	ldrh	r3, [r7, #18]
 8001e58:	ee07 3a90 	vmov	s15, r3
 8001e5c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001e60:	ed9f 7a19 	vldr	s14, [pc, #100]	; 8001ec8 <ws2812b_fill_pwm_buffer+0x164>
 8001e64:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001e68:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001e6c:	d4e2      	bmi.n	8001e34 <ws2812b_fill_pwm_buffer+0xd0>
	}

	HAL_TIM_PWM_Start_DMA(&htim1, TIM_CHANNEL_2, (uint32_t *)gp_pwm_data_fill, (strip_size * BITS_PER_BYTE * sizeof(ws2812b_led_t)) + WS2812B_RESET_TIME_CYCLES);
 8001e6e:	4b15      	ldr	r3, [pc, #84]	; (8001ec4 <ws2812b_fill_pwm_buffer+0x160>)
 8001e70:	6819      	ldr	r1, [r3, #0]
 8001e72:	8a3a      	ldrh	r2, [r7, #16]
 8001e74:	4613      	mov	r3, r2
 8001e76:	005b      	lsls	r3, r3, #1
 8001e78:	4413      	add	r3, r2
 8001e7a:	00db      	lsls	r3, r3, #3
 8001e7c:	ee07 3a90 	vmov	s15, r3
 8001e80:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001e84:	ed9f 7a10 	vldr	s14, [pc, #64]	; 8001ec8 <ws2812b_fill_pwm_buffer+0x164>
 8001e88:	ee77 7a87 	vadd.f32	s15, s15, s14
 8001e8c:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001e90:	ee17 3a90 	vmov	r3, s15
 8001e94:	b29b      	uxth	r3, r3
 8001e96:	460a      	mov	r2, r1
 8001e98:	2104      	movs	r1, #4
 8001e9a:	480c      	ldr	r0, [pc, #48]	; (8001ecc <ws2812b_fill_pwm_buffer+0x168>)
 8001e9c:	f004 ff3c 	bl	8006d18 <HAL_TIM_PWM_Start_DMA>
	datasentflag = 0;
 8001ea0:	4b0b      	ldr	r3, [pc, #44]	; (8001ed0 <ws2812b_fill_pwm_buffer+0x16c>)
 8001ea2:	2200      	movs	r2, #0
 8001ea4:	601a      	str	r2, [r3, #0]
	while (!datasentflag);//{HAL_Delay(1);};
 8001ea6:	bf00      	nop
 8001ea8:	4b09      	ldr	r3, [pc, #36]	; (8001ed0 <ws2812b_fill_pwm_buffer+0x16c>)
 8001eaa:	681b      	ldr	r3, [r3, #0]
 8001eac:	2b00      	cmp	r3, #0
 8001eae:	d0fb      	beq.n	8001ea8 <ws2812b_fill_pwm_buffer+0x144>
    datasentflag = 0;
 8001eb0:	4b07      	ldr	r3, [pc, #28]	; (8001ed0 <ws2812b_fill_pwm_buffer+0x16c>)
 8001eb2:	2200      	movs	r2, #0
 8001eb4:	601a      	str	r2, [r3, #0]

//	HAL_TIM_PWM_Start_DMA(&htim1, TIM_CHANNEL_3, (uint32_t *)gp_pwm_data_fill, (strip_size * BITS_PER_BYTE * sizeof(ws2812b_led_t)) + WS2812B_RESET_TIME_CYCLES);
//	datasentflag = 0;
//	while (!datasentflag);//{HAL_Delay(1);};
//	datasentflag = 0;
}
 8001eb6:	bf00      	nop
 8001eb8:	3718      	adds	r7, #24
 8001eba:	46bd      	mov	sp, r7
 8001ebc:	bd80      	pop	{r7, pc}
 8001ebe:	bf00      	nop
 8001ec0:	200007b0 	.word	0x200007b0
 8001ec4:	200007ac 	.word	0x200007ac
 8001ec8:	453b8000 	.word	0x453b8000
 8001ecc:	20002148 	.word	0x20002148
 8001ed0:	20002394 	.word	0x20002394

08001ed4 <ws2812b_init>:
	// call TIM PWM DMA to reset.
}


void ws2812b_init(void)
{
 8001ed4:	b580      	push	{r7, lr}
 8001ed6:	b082      	sub	sp, #8
 8001ed8:	af00      	add	r7, sp, #0
#if defined(STRIP_1_LENGTH)
	gp_ws28128b_strip[STRIP_NUM_1] = g_strip_1;
 8001eda:	4b25      	ldr	r3, [pc, #148]	; (8001f70 <ws2812b_init+0x9c>)
 8001edc:	4a25      	ldr	r2, [pc, #148]	; (8001f74 <ws2812b_init+0xa0>)
 8001ede:	601a      	str	r2, [r3, #0]
#endif
#if defined(STRIP_4_LENGTH)
	gp_ws28128b_strip[STRIP_NUM_4] = g_strip_4;
#endif

	uint8_t num_strips = NUM_STRIPS;
 8001ee0:	2301      	movs	r3, #1
 8001ee2:	70fb      	strb	r3, [r7, #3]
	for (int iii = 0; iii < NUM_STRIPS; iii++)
 8001ee4:	2300      	movs	r3, #0
 8001ee6:	607b      	str	r3, [r7, #4]
 8001ee8:	e00f      	b.n	8001f0a <ws2812b_init+0x36>
	{
		g_all_strip_mask |= 1 << iii;
 8001eea:	2201      	movs	r2, #1
 8001eec:	687b      	ldr	r3, [r7, #4]
 8001eee:	fa02 f303 	lsl.w	r3, r2, r3
 8001ef2:	b21a      	sxth	r2, r3
 8001ef4:	4b20      	ldr	r3, [pc, #128]	; (8001f78 <ws2812b_init+0xa4>)
 8001ef6:	881b      	ldrh	r3, [r3, #0]
 8001ef8:	b21b      	sxth	r3, r3
 8001efa:	4313      	orrs	r3, r2
 8001efc:	b21b      	sxth	r3, r3
 8001efe:	b29a      	uxth	r2, r3
 8001f00:	4b1d      	ldr	r3, [pc, #116]	; (8001f78 <ws2812b_init+0xa4>)
 8001f02:	801a      	strh	r2, [r3, #0]
	for (int iii = 0; iii < NUM_STRIPS; iii++)
 8001f04:	687b      	ldr	r3, [r7, #4]
 8001f06:	3301      	adds	r3, #1
 8001f08:	607b      	str	r3, [r7, #4]
 8001f0a:	687b      	ldr	r3, [r7, #4]
 8001f0c:	2b00      	cmp	r3, #0
 8001f0e:	ddec      	ble.n	8001eea <ws2812b_init+0x16>
	}
	
	switch (num_strips)
 8001f10:	78fb      	ldrb	r3, [r7, #3]
 8001f12:	2b01      	cmp	r3, #1
 8001f14:	d10d      	bne.n	8001f32 <ws2812b_init+0x5e>
		case 2:
			g_num_leds += STRIP_2_LENGTH;
			if (STRIP_2_LENGTH > g_max_strip_length) g_max_strip_length = STRIP_2_LENGTH;
#endif
		case 1:
			g_num_leds += STRIP_1_LENGTH;
 8001f16:	4b19      	ldr	r3, [pc, #100]	; (8001f7c <ws2812b_init+0xa8>)
 8001f18:	881b      	ldrh	r3, [r3, #0]
 8001f1a:	33fa      	adds	r3, #250	; 0xfa
 8001f1c:	b29a      	uxth	r2, r3
 8001f1e:	4b17      	ldr	r3, [pc, #92]	; (8001f7c <ws2812b_init+0xa8>)
 8001f20:	801a      	strh	r2, [r3, #0]
			if (STRIP_1_LENGTH > g_max_strip_length) g_max_strip_length = STRIP_1_LENGTH;
 8001f22:	4b17      	ldr	r3, [pc, #92]	; (8001f80 <ws2812b_init+0xac>)
 8001f24:	881b      	ldrh	r3, [r3, #0]
 8001f26:	2bf9      	cmp	r3, #249	; 0xf9
 8001f28:	d802      	bhi.n	8001f30 <ws2812b_init+0x5c>
 8001f2a:	4b15      	ldr	r3, [pc, #84]	; (8001f80 <ws2812b_init+0xac>)
 8001f2c:	22fa      	movs	r2, #250	; 0xfa
 8001f2e:	801a      	strh	r2, [r3, #0]
		break;
 8001f30:	bf00      	nop
	}
	gp_pwm_data_fill = malloc((sizeof(ws2812b_led_t) * BITS_PER_BYTE * g_max_strip_length) + WS2812B_RESET_TIME_CYCLES);
 8001f32:	4b13      	ldr	r3, [pc, #76]	; (8001f80 <ws2812b_init+0xac>)
 8001f34:	881b      	ldrh	r3, [r3, #0]
 8001f36:	461a      	mov	r2, r3
 8001f38:	4613      	mov	r3, r2
 8001f3a:	005b      	lsls	r3, r3, #1
 8001f3c:	4413      	add	r3, r2
 8001f3e:	00db      	lsls	r3, r3, #3
 8001f40:	ee07 3a90 	vmov	s15, r3
 8001f44:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001f48:	ed9f 7a0e 	vldr	s14, [pc, #56]	; 8001f84 <ws2812b_init+0xb0>
 8001f4c:	ee77 7a87 	vadd.f32	s15, s15, s14
 8001f50:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001f54:	ee17 0a90 	vmov	r0, s15
 8001f58:	f007 f8c6 	bl	80090e8 <malloc>
 8001f5c:	4603      	mov	r3, r0
 8001f5e:	461a      	mov	r2, r3
 8001f60:	4b09      	ldr	r3, [pc, #36]	; (8001f88 <ws2812b_init+0xb4>)
 8001f62:	601a      	str	r2, [r3, #0]
//	gp_pwm_data_ping = malloc((sizeof(ws2812b_led_t) * BITS_PER_BYTE * g_max_strip_length) + WS2812B_RESET_TIME_CYCLES);
//	gp_pwm_data_pong = malloc((sizeof(ws2812b_led_t) * BITS_PER_BYTE * g_max_strip_length) + WS2812B_RESET_TIME_CYCLES);

	current_monitor_init();
 8001f64:	f7ff fb7e 	bl	8001664 <current_monitor_init>
}
 8001f68:	bf00      	nop
 8001f6a:	3708      	adds	r7, #8
 8001f6c:	46bd      	mov	sp, r7
 8001f6e:	bd80      	pop	{r7, pc}
 8001f70:	200007b0 	.word	0x200007b0
 8001f74:	200004b8 	.word	0x200004b8
 8001f78:	200007a8 	.word	0x200007a8
 8001f7c:	200007a6 	.word	0x200007a6
 8001f80:	200007aa 	.word	0x200007aa
 8001f84:	453b8000 	.word	0x453b8000
 8001f88:	200007ac 	.word	0x200007ac

08001f8c <ws2812b_show>:

void ws2812b_show(const strip_mask_t strip_mask)
{
 8001f8c:	b580      	push	{r7, lr}
 8001f8e:	b084      	sub	sp, #16
 8001f90:	af00      	add	r7, sp, #0
 8001f92:	4603      	mov	r3, r0
 8001f94:	80fb      	strh	r3, [r7, #6]
	for (uint8_t iii = 0; iii < STRIP_BIT_NUM_STRIPS; iii++)
 8001f96:	2300      	movs	r3, #0
 8001f98:	73fb      	strb	r3, [r7, #15]
 8001f9a:	e010      	b.n	8001fbe <ws2812b_show+0x32>
	{
		if ((1 << iii) & strip_mask)
 8001f9c:	88fa      	ldrh	r2, [r7, #6]
 8001f9e:	7bfb      	ldrb	r3, [r7, #15]
 8001fa0:	fa42 f303 	asr.w	r3, r2, r3
 8001fa4:	f003 0301 	and.w	r3, r3, #1
 8001fa8:	2b00      	cmp	r3, #0
 8001faa:	d005      	beq.n	8001fb8 <ws2812b_show+0x2c>
		{
			ws2812b_fill_pwm_buffer(iii + 1); // iii = strip num!
 8001fac:	7bfb      	ldrb	r3, [r7, #15]
 8001fae:	3301      	adds	r3, #1
 8001fb0:	b2db      	uxtb	r3, r3
 8001fb2:	4618      	mov	r0, r3
 8001fb4:	f7ff fed6 	bl	8001d64 <ws2812b_fill_pwm_buffer>
	for (uint8_t iii = 0; iii < STRIP_BIT_NUM_STRIPS; iii++)
 8001fb8:	7bfb      	ldrb	r3, [r7, #15]
 8001fba:	3301      	adds	r3, #1
 8001fbc:	73fb      	strb	r3, [r7, #15]
 8001fbe:	7bfb      	ldrb	r3, [r7, #15]
 8001fc0:	2b00      	cmp	r3, #0
 8001fc2:	d0eb      	beq.n	8001f9c <ws2812b_show+0x10>
			// get the data in pwm form.. 
		} // show it
	}
}
 8001fc4:	bf00      	nop
 8001fc6:	bf00      	nop
 8001fc8:	3710      	adds	r7, #16
 8001fca:	46bd      	mov	sp, r7
 8001fcc:	bd80      	pop	{r7, pc}
	...

08001fd0 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001fd0:	b480      	push	{r7}
 8001fd2:	b083      	sub	sp, #12
 8001fd4:	af00      	add	r7, sp, #0
 8001fd6:	4603      	mov	r3, r0
 8001fd8:	6039      	str	r1, [r7, #0]
 8001fda:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001fdc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001fe0:	2b00      	cmp	r3, #0
 8001fe2:	db0a      	blt.n	8001ffa <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001fe4:	683b      	ldr	r3, [r7, #0]
 8001fe6:	b2da      	uxtb	r2, r3
 8001fe8:	490c      	ldr	r1, [pc, #48]	; (800201c <__NVIC_SetPriority+0x4c>)
 8001fea:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001fee:	0112      	lsls	r2, r2, #4
 8001ff0:	b2d2      	uxtb	r2, r2
 8001ff2:	440b      	add	r3, r1
 8001ff4:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001ff8:	e00a      	b.n	8002010 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001ffa:	683b      	ldr	r3, [r7, #0]
 8001ffc:	b2da      	uxtb	r2, r3
 8001ffe:	4908      	ldr	r1, [pc, #32]	; (8002020 <__NVIC_SetPriority+0x50>)
 8002000:	79fb      	ldrb	r3, [r7, #7]
 8002002:	f003 030f 	and.w	r3, r3, #15
 8002006:	3b04      	subs	r3, #4
 8002008:	0112      	lsls	r2, r2, #4
 800200a:	b2d2      	uxtb	r2, r2
 800200c:	440b      	add	r3, r1
 800200e:	761a      	strb	r2, [r3, #24]
}
 8002010:	bf00      	nop
 8002012:	370c      	adds	r7, #12
 8002014:	46bd      	mov	sp, r7
 8002016:	f85d 7b04 	ldr.w	r7, [sp], #4
 800201a:	4770      	bx	lr
 800201c:	e000e100 	.word	0xe000e100
 8002020:	e000ed00 	.word	0xe000ed00

08002024 <SysTick_Handler>:

/*
  SysTick handler implementation that also clears overflow flag.
*/
#if (USE_CUSTOM_SYSTICK_HANDLER_IMPLEMENTATION == 0)
void SysTick_Handler (void) {
 8002024:	b580      	push	{r7, lr}
 8002026:	af00      	add	r7, sp, #0
  /* Clear overflow flag */
  SysTick->CTRL;
 8002028:	4b05      	ldr	r3, [pc, #20]	; (8002040 <SysTick_Handler+0x1c>)
 800202a:	681b      	ldr	r3, [r3, #0]

  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED) {
 800202c:	f001 fcfe 	bl	8003a2c <xTaskGetSchedulerState>
 8002030:	4603      	mov	r3, r0
 8002032:	2b01      	cmp	r3, #1
 8002034:	d001      	beq.n	800203a <SysTick_Handler+0x16>
    /* Call tick handler */
    xPortSysTickHandler();
 8002036:	f002 fae7 	bl	8004608 <xPortSysTickHandler>
  }
}
 800203a:	bf00      	nop
 800203c:	bd80      	pop	{r7, pc}
 800203e:	bf00      	nop
 8002040:	e000e010 	.word	0xe000e010

08002044 <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 8002044:	b580      	push	{r7, lr}
 8002046:	af00      	add	r7, sp, #0
#if (__ARM_ARCH_7A__ == 0U)
  /* Service Call interrupt might be configured before kernel start     */
  /* and when its priority is lower or equal to BASEPRI, svc intruction */
  /* causes a Hard Fault.                                               */
  NVIC_SetPriority (SVCall_IRQ_NBR, 0U);
 8002048:	2100      	movs	r1, #0
 800204a:	f06f 0004 	mvn.w	r0, #4
 800204e:	f7ff ffbf 	bl	8001fd0 <__NVIC_SetPriority>
#endif
}
 8002052:	bf00      	nop
 8002054:	bd80      	pop	{r7, pc}
	...

08002058 <osKernelInitialize>:
static uint32_t OS_Tick_GetOverflow (void);
/* Get OS Tick interval */
static uint32_t OS_Tick_GetInterval (void);
/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 8002058:	b480      	push	{r7}
 800205a:	b083      	sub	sp, #12
 800205c:	af00      	add	r7, sp, #0
 */
__STATIC_FORCEINLINE uint32_t __get_IPSR(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800205e:	f3ef 8305 	mrs	r3, IPSR
 8002062:	603b      	str	r3, [r7, #0]
  return(result);
 8002064:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 8002066:	2b00      	cmp	r3, #0
 8002068:	d003      	beq.n	8002072 <osKernelInitialize+0x1a>
    stat = osErrorISR;
 800206a:	f06f 0305 	mvn.w	r3, #5
 800206e:	607b      	str	r3, [r7, #4]
 8002070:	e00c      	b.n	800208c <osKernelInitialize+0x34>
  }
  else {
    if (KernelState == osKernelInactive) {
 8002072:	4b0a      	ldr	r3, [pc, #40]	; (800209c <osKernelInitialize+0x44>)
 8002074:	681b      	ldr	r3, [r3, #0]
 8002076:	2b00      	cmp	r3, #0
 8002078:	d105      	bne.n	8002086 <osKernelInitialize+0x2e>
        EvrFreeRTOSSetup(0U);
      #endif
      #if defined(USE_FreeRTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 800207a:	4b08      	ldr	r3, [pc, #32]	; (800209c <osKernelInitialize+0x44>)
 800207c:	2201      	movs	r2, #1
 800207e:	601a      	str	r2, [r3, #0]
      stat = osOK;
 8002080:	2300      	movs	r3, #0
 8002082:	607b      	str	r3, [r7, #4]
 8002084:	e002      	b.n	800208c <osKernelInitialize+0x34>
    } else {
      stat = osError;
 8002086:	f04f 33ff 	mov.w	r3, #4294967295
 800208a:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 800208c:	687b      	ldr	r3, [r7, #4]
}
 800208e:	4618      	mov	r0, r3
 8002090:	370c      	adds	r7, #12
 8002092:	46bd      	mov	sp, r7
 8002094:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002098:	4770      	bx	lr
 800209a:	bf00      	nop
 800209c:	20000818 	.word	0x20000818

080020a0 <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 80020a0:	b580      	push	{r7, lr}
 80020a2:	b082      	sub	sp, #8
 80020a4:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80020a6:	f3ef 8305 	mrs	r3, IPSR
 80020aa:	603b      	str	r3, [r7, #0]
  return(result);
 80020ac:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 80020ae:	2b00      	cmp	r3, #0
 80020b0:	d003      	beq.n	80020ba <osKernelStart+0x1a>
    stat = osErrorISR;
 80020b2:	f06f 0305 	mvn.w	r3, #5
 80020b6:	607b      	str	r3, [r7, #4]
 80020b8:	e010      	b.n	80020dc <osKernelStart+0x3c>
  }
  else {
    if (KernelState == osKernelReady) {
 80020ba:	4b0b      	ldr	r3, [pc, #44]	; (80020e8 <osKernelStart+0x48>)
 80020bc:	681b      	ldr	r3, [r3, #0]
 80020be:	2b01      	cmp	r3, #1
 80020c0:	d109      	bne.n	80020d6 <osKernelStart+0x36>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 80020c2:	f7ff ffbf 	bl	8002044 <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 80020c6:	4b08      	ldr	r3, [pc, #32]	; (80020e8 <osKernelStart+0x48>)
 80020c8:	2202      	movs	r2, #2
 80020ca:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 80020cc:	f001 f866 	bl	800319c <vTaskStartScheduler>
      stat = osOK;
 80020d0:	2300      	movs	r3, #0
 80020d2:	607b      	str	r3, [r7, #4]
 80020d4:	e002      	b.n	80020dc <osKernelStart+0x3c>
    } else {
      stat = osError;
 80020d6:	f04f 33ff 	mov.w	r3, #4294967295
 80020da:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 80020dc:	687b      	ldr	r3, [r7, #4]
}
 80020de:	4618      	mov	r0, r3
 80020e0:	3708      	adds	r7, #8
 80020e2:	46bd      	mov	sp, r7
 80020e4:	bd80      	pop	{r7, pc}
 80020e6:	bf00      	nop
 80020e8:	20000818 	.word	0x20000818

080020ec <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 80020ec:	b580      	push	{r7, lr}
 80020ee:	b08e      	sub	sp, #56	; 0x38
 80020f0:	af04      	add	r7, sp, #16
 80020f2:	60f8      	str	r0, [r7, #12]
 80020f4:	60b9      	str	r1, [r7, #8]
 80020f6:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 80020f8:	2300      	movs	r3, #0
 80020fa:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80020fc:	f3ef 8305 	mrs	r3, IPSR
 8002100:	617b      	str	r3, [r7, #20]
  return(result);
 8002102:	697b      	ldr	r3, [r7, #20]

  if (!IS_IRQ() && (func != NULL)) {
 8002104:	2b00      	cmp	r3, #0
 8002106:	d17e      	bne.n	8002206 <osThreadNew+0x11a>
 8002108:	68fb      	ldr	r3, [r7, #12]
 800210a:	2b00      	cmp	r3, #0
 800210c:	d07b      	beq.n	8002206 <osThreadNew+0x11a>
    stack = configMINIMAL_STACK_SIZE;
 800210e:	2380      	movs	r3, #128	; 0x80
 8002110:	623b      	str	r3, [r7, #32]
    prio  = (UBaseType_t)osPriorityNormal;
 8002112:	2318      	movs	r3, #24
 8002114:	61fb      	str	r3, [r7, #28]

    name = NULL;
 8002116:	2300      	movs	r3, #0
 8002118:	627b      	str	r3, [r7, #36]	; 0x24
    mem  = -1;
 800211a:	f04f 33ff 	mov.w	r3, #4294967295
 800211e:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 8002120:	687b      	ldr	r3, [r7, #4]
 8002122:	2b00      	cmp	r3, #0
 8002124:	d045      	beq.n	80021b2 <osThreadNew+0xc6>
      if (attr->name != NULL) {
 8002126:	687b      	ldr	r3, [r7, #4]
 8002128:	681b      	ldr	r3, [r3, #0]
 800212a:	2b00      	cmp	r3, #0
 800212c:	d002      	beq.n	8002134 <osThreadNew+0x48>
        name = attr->name;
 800212e:	687b      	ldr	r3, [r7, #4]
 8002130:	681b      	ldr	r3, [r3, #0]
 8002132:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if (attr->priority != osPriorityNone) {
 8002134:	687b      	ldr	r3, [r7, #4]
 8002136:	699b      	ldr	r3, [r3, #24]
 8002138:	2b00      	cmp	r3, #0
 800213a:	d002      	beq.n	8002142 <osThreadNew+0x56>
        prio = (UBaseType_t)attr->priority;
 800213c:	687b      	ldr	r3, [r7, #4]
 800213e:	699b      	ldr	r3, [r3, #24]
 8002140:	61fb      	str	r3, [r7, #28]
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 8002142:	69fb      	ldr	r3, [r7, #28]
 8002144:	2b00      	cmp	r3, #0
 8002146:	d008      	beq.n	800215a <osThreadNew+0x6e>
 8002148:	69fb      	ldr	r3, [r7, #28]
 800214a:	2b38      	cmp	r3, #56	; 0x38
 800214c:	d805      	bhi.n	800215a <osThreadNew+0x6e>
 800214e:	687b      	ldr	r3, [r7, #4]
 8002150:	685b      	ldr	r3, [r3, #4]
 8002152:	f003 0301 	and.w	r3, r3, #1
 8002156:	2b00      	cmp	r3, #0
 8002158:	d001      	beq.n	800215e <osThreadNew+0x72>
        return (NULL);
 800215a:	2300      	movs	r3, #0
 800215c:	e054      	b.n	8002208 <osThreadNew+0x11c>
      }

      if (attr->stack_size > 0U) {
 800215e:	687b      	ldr	r3, [r7, #4]
 8002160:	695b      	ldr	r3, [r3, #20]
 8002162:	2b00      	cmp	r3, #0
 8002164:	d003      	beq.n	800216e <osThreadNew+0x82>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 8002166:	687b      	ldr	r3, [r7, #4]
 8002168:	695b      	ldr	r3, [r3, #20]
 800216a:	089b      	lsrs	r3, r3, #2
 800216c:	623b      	str	r3, [r7, #32]
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 800216e:	687b      	ldr	r3, [r7, #4]
 8002170:	689b      	ldr	r3, [r3, #8]
 8002172:	2b00      	cmp	r3, #0
 8002174:	d00e      	beq.n	8002194 <osThreadNew+0xa8>
 8002176:	687b      	ldr	r3, [r7, #4]
 8002178:	68db      	ldr	r3, [r3, #12]
 800217a:	2b5b      	cmp	r3, #91	; 0x5b
 800217c:	d90a      	bls.n	8002194 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 800217e:	687b      	ldr	r3, [r7, #4]
 8002180:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8002182:	2b00      	cmp	r3, #0
 8002184:	d006      	beq.n	8002194 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8002186:	687b      	ldr	r3, [r7, #4]
 8002188:	695b      	ldr	r3, [r3, #20]
 800218a:	2b00      	cmp	r3, #0
 800218c:	d002      	beq.n	8002194 <osThreadNew+0xa8>
        mem = 1;
 800218e:	2301      	movs	r3, #1
 8002190:	61bb      	str	r3, [r7, #24]
 8002192:	e010      	b.n	80021b6 <osThreadNew+0xca>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 8002194:	687b      	ldr	r3, [r7, #4]
 8002196:	689b      	ldr	r3, [r3, #8]
 8002198:	2b00      	cmp	r3, #0
 800219a:	d10c      	bne.n	80021b6 <osThreadNew+0xca>
 800219c:	687b      	ldr	r3, [r7, #4]
 800219e:	68db      	ldr	r3, [r3, #12]
 80021a0:	2b00      	cmp	r3, #0
 80021a2:	d108      	bne.n	80021b6 <osThreadNew+0xca>
 80021a4:	687b      	ldr	r3, [r7, #4]
 80021a6:	691b      	ldr	r3, [r3, #16]
 80021a8:	2b00      	cmp	r3, #0
 80021aa:	d104      	bne.n	80021b6 <osThreadNew+0xca>
          mem = 0;
 80021ac:	2300      	movs	r3, #0
 80021ae:	61bb      	str	r3, [r7, #24]
 80021b0:	e001      	b.n	80021b6 <osThreadNew+0xca>
        }
      }
    }
    else {
      mem = 0;
 80021b2:	2300      	movs	r3, #0
 80021b4:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 80021b6:	69bb      	ldr	r3, [r7, #24]
 80021b8:	2b01      	cmp	r3, #1
 80021ba:	d110      	bne.n	80021de <osThreadNew+0xf2>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 80021bc:	687b      	ldr	r3, [r7, #4]
 80021be:	691b      	ldr	r3, [r3, #16]
                                                                                      (StaticTask_t *)attr->cb_mem);
 80021c0:	687a      	ldr	r2, [r7, #4]
 80021c2:	6892      	ldr	r2, [r2, #8]
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 80021c4:	9202      	str	r2, [sp, #8]
 80021c6:	9301      	str	r3, [sp, #4]
 80021c8:	69fb      	ldr	r3, [r7, #28]
 80021ca:	9300      	str	r3, [sp, #0]
 80021cc:	68bb      	ldr	r3, [r7, #8]
 80021ce:	6a3a      	ldr	r2, [r7, #32]
 80021d0:	6a79      	ldr	r1, [r7, #36]	; 0x24
 80021d2:	68f8      	ldr	r0, [r7, #12]
 80021d4:	f000 fe0c 	bl	8002df0 <xTaskCreateStatic>
 80021d8:	4603      	mov	r3, r0
 80021da:	613b      	str	r3, [r7, #16]
 80021dc:	e013      	b.n	8002206 <osThreadNew+0x11a>
      #endif
    }
    else {
      if (mem == 0) {
 80021de:	69bb      	ldr	r3, [r7, #24]
 80021e0:	2b00      	cmp	r3, #0
 80021e2:	d110      	bne.n	8002206 <osThreadNew+0x11a>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 80021e4:	6a3b      	ldr	r3, [r7, #32]
 80021e6:	b29a      	uxth	r2, r3
 80021e8:	f107 0310 	add.w	r3, r7, #16
 80021ec:	9301      	str	r3, [sp, #4]
 80021ee:	69fb      	ldr	r3, [r7, #28]
 80021f0:	9300      	str	r3, [sp, #0]
 80021f2:	68bb      	ldr	r3, [r7, #8]
 80021f4:	6a79      	ldr	r1, [r7, #36]	; 0x24
 80021f6:	68f8      	ldr	r0, [r7, #12]
 80021f8:	f000 fe57 	bl	8002eaa <xTaskCreate>
 80021fc:	4603      	mov	r3, r0
 80021fe:	2b01      	cmp	r3, #1
 8002200:	d001      	beq.n	8002206 <osThreadNew+0x11a>
            hTask = NULL;
 8002202:	2300      	movs	r3, #0
 8002204:	613b      	str	r3, [r7, #16]
        #endif
      }
    }
  }

  return ((osThreadId_t)hTask);
 8002206:	693b      	ldr	r3, [r7, #16]
}
 8002208:	4618      	mov	r0, r3
 800220a:	3728      	adds	r7, #40	; 0x28
 800220c:	46bd      	mov	sp, r7
 800220e:	bd80      	pop	{r7, pc}

08002210 <osDelay>:
  /* Return flags before clearing */
  return (rflags);
}
#endif /* (configUSE_OS2_THREAD_FLAGS == 1) */

osStatus_t osDelay (uint32_t ticks) {
 8002210:	b580      	push	{r7, lr}
 8002212:	b084      	sub	sp, #16
 8002214:	af00      	add	r7, sp, #0
 8002216:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8002218:	f3ef 8305 	mrs	r3, IPSR
 800221c:	60bb      	str	r3, [r7, #8]
  return(result);
 800221e:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 8002220:	2b00      	cmp	r3, #0
 8002222:	d003      	beq.n	800222c <osDelay+0x1c>
    stat = osErrorISR;
 8002224:	f06f 0305 	mvn.w	r3, #5
 8002228:	60fb      	str	r3, [r7, #12]
 800222a:	e007      	b.n	800223c <osDelay+0x2c>
  }
  else {
    stat = osOK;
 800222c:	2300      	movs	r3, #0
 800222e:	60fb      	str	r3, [r7, #12]

    if (ticks != 0U) {
 8002230:	687b      	ldr	r3, [r7, #4]
 8002232:	2b00      	cmp	r3, #0
 8002234:	d002      	beq.n	800223c <osDelay+0x2c>
      vTaskDelay(ticks);
 8002236:	6878      	ldr	r0, [r7, #4]
 8002238:	f000 ff7c 	bl	8003134 <vTaskDelay>
    }
  }

  return (stat);
 800223c:	68fb      	ldr	r3, [r7, #12]
}
 800223e:	4618      	mov	r0, r3
 8002240:	3710      	adds	r7, #16
 8002242:	46bd      	mov	sp, r7
 8002244:	bd80      	pop	{r7, pc}
	...

08002248 <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 8002248:	b480      	push	{r7}
 800224a:	b085      	sub	sp, #20
 800224c:	af00      	add	r7, sp, #0
 800224e:	60f8      	str	r0, [r7, #12]
 8002250:	60b9      	str	r1, [r7, #8]
 8002252:	607a      	str	r2, [r7, #4]
  /* Idle task control block and stack */
  static StaticTask_t Idle_TCB;
  static StackType_t  Idle_Stack[configMINIMAL_STACK_SIZE];

  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 8002254:	68fb      	ldr	r3, [r7, #12]
 8002256:	4a07      	ldr	r2, [pc, #28]	; (8002274 <vApplicationGetIdleTaskMemory+0x2c>)
 8002258:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 800225a:	68bb      	ldr	r3, [r7, #8]
 800225c:	4a06      	ldr	r2, [pc, #24]	; (8002278 <vApplicationGetIdleTaskMemory+0x30>)
 800225e:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 8002260:	687b      	ldr	r3, [r7, #4]
 8002262:	2280      	movs	r2, #128	; 0x80
 8002264:	601a      	str	r2, [r3, #0]
}
 8002266:	bf00      	nop
 8002268:	3714      	adds	r7, #20
 800226a:	46bd      	mov	sp, r7
 800226c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002270:	4770      	bx	lr
 8002272:	bf00      	nop
 8002274:	2000081c 	.word	0x2000081c
 8002278:	20000878 	.word	0x20000878

0800227c <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 800227c:	b480      	push	{r7}
 800227e:	b085      	sub	sp, #20
 8002280:	af00      	add	r7, sp, #0
 8002282:	60f8      	str	r0, [r7, #12]
 8002284:	60b9      	str	r1, [r7, #8]
 8002286:	607a      	str	r2, [r7, #4]
  /* Timer task control block and stack */
  static StaticTask_t Timer_TCB;
  static StackType_t  Timer_Stack[configTIMER_TASK_STACK_DEPTH];

  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 8002288:	68fb      	ldr	r3, [r7, #12]
 800228a:	4a07      	ldr	r2, [pc, #28]	; (80022a8 <vApplicationGetTimerTaskMemory+0x2c>)
 800228c:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 800228e:	68bb      	ldr	r3, [r7, #8]
 8002290:	4a06      	ldr	r2, [pc, #24]	; (80022ac <vApplicationGetTimerTaskMemory+0x30>)
 8002292:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 8002294:	687b      	ldr	r3, [r7, #4]
 8002296:	f44f 7280 	mov.w	r2, #256	; 0x100
 800229a:	601a      	str	r2, [r3, #0]
}
 800229c:	bf00      	nop
 800229e:	3714      	adds	r7, #20
 80022a0:	46bd      	mov	sp, r7
 80022a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022a6:	4770      	bx	lr
 80022a8:	20000a78 	.word	0x20000a78
 80022ac:	20000ad4 	.word	0x20000ad4

080022b0 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 80022b0:	b480      	push	{r7}
 80022b2:	b083      	sub	sp, #12
 80022b4:	af00      	add	r7, sp, #0
 80022b6:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80022b8:	687b      	ldr	r3, [r7, #4]
 80022ba:	f103 0208 	add.w	r2, r3, #8
 80022be:	687b      	ldr	r3, [r7, #4]
 80022c0:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 80022c2:	687b      	ldr	r3, [r7, #4]
 80022c4:	f04f 32ff 	mov.w	r2, #4294967295
 80022c8:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80022ca:	687b      	ldr	r3, [r7, #4]
 80022cc:	f103 0208 	add.w	r2, r3, #8
 80022d0:	687b      	ldr	r3, [r7, #4]
 80022d2:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80022d4:	687b      	ldr	r3, [r7, #4]
 80022d6:	f103 0208 	add.w	r2, r3, #8
 80022da:	687b      	ldr	r3, [r7, #4]
 80022dc:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 80022de:	687b      	ldr	r3, [r7, #4]
 80022e0:	2200      	movs	r2, #0
 80022e2:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 80022e4:	bf00      	nop
 80022e6:	370c      	adds	r7, #12
 80022e8:	46bd      	mov	sp, r7
 80022ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022ee:	4770      	bx	lr

080022f0 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 80022f0:	b480      	push	{r7}
 80022f2:	b083      	sub	sp, #12
 80022f4:	af00      	add	r7, sp, #0
 80022f6:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 80022f8:	687b      	ldr	r3, [r7, #4]
 80022fa:	2200      	movs	r2, #0
 80022fc:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 80022fe:	bf00      	nop
 8002300:	370c      	adds	r7, #12
 8002302:	46bd      	mov	sp, r7
 8002304:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002308:	4770      	bx	lr

0800230a <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800230a:	b480      	push	{r7}
 800230c:	b085      	sub	sp, #20
 800230e:	af00      	add	r7, sp, #0
 8002310:	6078      	str	r0, [r7, #4]
 8002312:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8002314:	687b      	ldr	r3, [r7, #4]
 8002316:	685b      	ldr	r3, [r3, #4]
 8002318:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 800231a:	683b      	ldr	r3, [r7, #0]
 800231c:	68fa      	ldr	r2, [r7, #12]
 800231e:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8002320:	68fb      	ldr	r3, [r7, #12]
 8002322:	689a      	ldr	r2, [r3, #8]
 8002324:	683b      	ldr	r3, [r7, #0]
 8002326:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8002328:	68fb      	ldr	r3, [r7, #12]
 800232a:	689b      	ldr	r3, [r3, #8]
 800232c:	683a      	ldr	r2, [r7, #0]
 800232e:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8002330:	68fb      	ldr	r3, [r7, #12]
 8002332:	683a      	ldr	r2, [r7, #0]
 8002334:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 8002336:	683b      	ldr	r3, [r7, #0]
 8002338:	687a      	ldr	r2, [r7, #4]
 800233a:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800233c:	687b      	ldr	r3, [r7, #4]
 800233e:	681b      	ldr	r3, [r3, #0]
 8002340:	1c5a      	adds	r2, r3, #1
 8002342:	687b      	ldr	r3, [r7, #4]
 8002344:	601a      	str	r2, [r3, #0]
}
 8002346:	bf00      	nop
 8002348:	3714      	adds	r7, #20
 800234a:	46bd      	mov	sp, r7
 800234c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002350:	4770      	bx	lr

08002352 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8002352:	b480      	push	{r7}
 8002354:	b085      	sub	sp, #20
 8002356:	af00      	add	r7, sp, #0
 8002358:	6078      	str	r0, [r7, #4]
 800235a:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 800235c:	683b      	ldr	r3, [r7, #0]
 800235e:	681b      	ldr	r3, [r3, #0]
 8002360:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8002362:	68bb      	ldr	r3, [r7, #8]
 8002364:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002368:	d103      	bne.n	8002372 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 800236a:	687b      	ldr	r3, [r7, #4]
 800236c:	691b      	ldr	r3, [r3, #16]
 800236e:	60fb      	str	r3, [r7, #12]
 8002370:	e00c      	b.n	800238c <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 8002372:	687b      	ldr	r3, [r7, #4]
 8002374:	3308      	adds	r3, #8
 8002376:	60fb      	str	r3, [r7, #12]
 8002378:	e002      	b.n	8002380 <vListInsert+0x2e>
 800237a:	68fb      	ldr	r3, [r7, #12]
 800237c:	685b      	ldr	r3, [r3, #4]
 800237e:	60fb      	str	r3, [r7, #12]
 8002380:	68fb      	ldr	r3, [r7, #12]
 8002382:	685b      	ldr	r3, [r3, #4]
 8002384:	681b      	ldr	r3, [r3, #0]
 8002386:	68ba      	ldr	r2, [r7, #8]
 8002388:	429a      	cmp	r2, r3
 800238a:	d2f6      	bcs.n	800237a <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 800238c:	68fb      	ldr	r3, [r7, #12]
 800238e:	685a      	ldr	r2, [r3, #4]
 8002390:	683b      	ldr	r3, [r7, #0]
 8002392:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8002394:	683b      	ldr	r3, [r7, #0]
 8002396:	685b      	ldr	r3, [r3, #4]
 8002398:	683a      	ldr	r2, [r7, #0]
 800239a:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 800239c:	683b      	ldr	r3, [r7, #0]
 800239e:	68fa      	ldr	r2, [r7, #12]
 80023a0:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 80023a2:	68fb      	ldr	r3, [r7, #12]
 80023a4:	683a      	ldr	r2, [r7, #0]
 80023a6:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 80023a8:	683b      	ldr	r3, [r7, #0]
 80023aa:	687a      	ldr	r2, [r7, #4]
 80023ac:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 80023ae:	687b      	ldr	r3, [r7, #4]
 80023b0:	681b      	ldr	r3, [r3, #0]
 80023b2:	1c5a      	adds	r2, r3, #1
 80023b4:	687b      	ldr	r3, [r7, #4]
 80023b6:	601a      	str	r2, [r3, #0]
}
 80023b8:	bf00      	nop
 80023ba:	3714      	adds	r7, #20
 80023bc:	46bd      	mov	sp, r7
 80023be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023c2:	4770      	bx	lr

080023c4 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 80023c4:	b480      	push	{r7}
 80023c6:	b085      	sub	sp, #20
 80023c8:	af00      	add	r7, sp, #0
 80023ca:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 80023cc:	687b      	ldr	r3, [r7, #4]
 80023ce:	691b      	ldr	r3, [r3, #16]
 80023d0:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 80023d2:	687b      	ldr	r3, [r7, #4]
 80023d4:	685b      	ldr	r3, [r3, #4]
 80023d6:	687a      	ldr	r2, [r7, #4]
 80023d8:	6892      	ldr	r2, [r2, #8]
 80023da:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 80023dc:	687b      	ldr	r3, [r7, #4]
 80023de:	689b      	ldr	r3, [r3, #8]
 80023e0:	687a      	ldr	r2, [r7, #4]
 80023e2:	6852      	ldr	r2, [r2, #4]
 80023e4:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 80023e6:	68fb      	ldr	r3, [r7, #12]
 80023e8:	685b      	ldr	r3, [r3, #4]
 80023ea:	687a      	ldr	r2, [r7, #4]
 80023ec:	429a      	cmp	r2, r3
 80023ee:	d103      	bne.n	80023f8 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 80023f0:	687b      	ldr	r3, [r7, #4]
 80023f2:	689a      	ldr	r2, [r3, #8]
 80023f4:	68fb      	ldr	r3, [r7, #12]
 80023f6:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 80023f8:	687b      	ldr	r3, [r7, #4]
 80023fa:	2200      	movs	r2, #0
 80023fc:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 80023fe:	68fb      	ldr	r3, [r7, #12]
 8002400:	681b      	ldr	r3, [r3, #0]
 8002402:	1e5a      	subs	r2, r3, #1
 8002404:	68fb      	ldr	r3, [r7, #12]
 8002406:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8002408:	68fb      	ldr	r3, [r7, #12]
 800240a:	681b      	ldr	r3, [r3, #0]
}
 800240c:	4618      	mov	r0, r3
 800240e:	3714      	adds	r7, #20
 8002410:	46bd      	mov	sp, r7
 8002412:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002416:	4770      	bx	lr

08002418 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 8002418:	b580      	push	{r7, lr}
 800241a:	b084      	sub	sp, #16
 800241c:	af00      	add	r7, sp, #0
 800241e:	6078      	str	r0, [r7, #4]
 8002420:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 8002422:	687b      	ldr	r3, [r7, #4]
 8002424:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 8002426:	68fb      	ldr	r3, [r7, #12]
 8002428:	2b00      	cmp	r3, #0
 800242a:	d10a      	bne.n	8002442 <xQueueGenericReset+0x2a>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 800242c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002430:	f383 8811 	msr	BASEPRI, r3
 8002434:	f3bf 8f6f 	isb	sy
 8002438:	f3bf 8f4f 	dsb	sy
 800243c:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 800243e:	bf00      	nop
 8002440:	e7fe      	b.n	8002440 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 8002442:	f002 f84f 	bl	80044e4 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8002446:	68fb      	ldr	r3, [r7, #12]
 8002448:	681a      	ldr	r2, [r3, #0]
 800244a:	68fb      	ldr	r3, [r7, #12]
 800244c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800244e:	68f9      	ldr	r1, [r7, #12]
 8002450:	6c09      	ldr	r1, [r1, #64]	; 0x40
 8002452:	fb01 f303 	mul.w	r3, r1, r3
 8002456:	441a      	add	r2, r3
 8002458:	68fb      	ldr	r3, [r7, #12]
 800245a:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 800245c:	68fb      	ldr	r3, [r7, #12]
 800245e:	2200      	movs	r2, #0
 8002460:	639a      	str	r2, [r3, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8002462:	68fb      	ldr	r3, [r7, #12]
 8002464:	681a      	ldr	r2, [r3, #0]
 8002466:	68fb      	ldr	r3, [r7, #12]
 8002468:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800246a:	68fb      	ldr	r3, [r7, #12]
 800246c:	681a      	ldr	r2, [r3, #0]
 800246e:	68fb      	ldr	r3, [r7, #12]
 8002470:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002472:	3b01      	subs	r3, #1
 8002474:	68f9      	ldr	r1, [r7, #12]
 8002476:	6c09      	ldr	r1, [r1, #64]	; 0x40
 8002478:	fb01 f303 	mul.w	r3, r1, r3
 800247c:	441a      	add	r2, r3
 800247e:	68fb      	ldr	r3, [r7, #12]
 8002480:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 8002482:	68fb      	ldr	r3, [r7, #12]
 8002484:	22ff      	movs	r2, #255	; 0xff
 8002486:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 800248a:	68fb      	ldr	r3, [r7, #12]
 800248c:	22ff      	movs	r2, #255	; 0xff
 800248e:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

		if( xNewQueue == pdFALSE )
 8002492:	683b      	ldr	r3, [r7, #0]
 8002494:	2b00      	cmp	r3, #0
 8002496:	d114      	bne.n	80024c2 <xQueueGenericReset+0xaa>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8002498:	68fb      	ldr	r3, [r7, #12]
 800249a:	691b      	ldr	r3, [r3, #16]
 800249c:	2b00      	cmp	r3, #0
 800249e:	d01a      	beq.n	80024d6 <xQueueGenericReset+0xbe>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80024a0:	68fb      	ldr	r3, [r7, #12]
 80024a2:	3310      	adds	r3, #16
 80024a4:	4618      	mov	r0, r3
 80024a6:	f001 f903 	bl	80036b0 <xTaskRemoveFromEventList>
 80024aa:	4603      	mov	r3, r0
 80024ac:	2b00      	cmp	r3, #0
 80024ae:	d012      	beq.n	80024d6 <xQueueGenericReset+0xbe>
				{
					queueYIELD_IF_USING_PREEMPTION();
 80024b0:	4b0c      	ldr	r3, [pc, #48]	; (80024e4 <xQueueGenericReset+0xcc>)
 80024b2:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80024b6:	601a      	str	r2, [r3, #0]
 80024b8:	f3bf 8f4f 	dsb	sy
 80024bc:	f3bf 8f6f 	isb	sy
 80024c0:	e009      	b.n	80024d6 <xQueueGenericReset+0xbe>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 80024c2:	68fb      	ldr	r3, [r7, #12]
 80024c4:	3310      	adds	r3, #16
 80024c6:	4618      	mov	r0, r3
 80024c8:	f7ff fef2 	bl	80022b0 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 80024cc:	68fb      	ldr	r3, [r7, #12]
 80024ce:	3324      	adds	r3, #36	; 0x24
 80024d0:	4618      	mov	r0, r3
 80024d2:	f7ff feed 	bl	80022b0 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 80024d6:	f002 f835 	bl	8004544 <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 80024da:	2301      	movs	r3, #1
}
 80024dc:	4618      	mov	r0, r3
 80024de:	3710      	adds	r7, #16
 80024e0:	46bd      	mov	sp, r7
 80024e2:	bd80      	pop	{r7, pc}
 80024e4:	e000ed04 	.word	0xe000ed04

080024e8 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 80024e8:	b580      	push	{r7, lr}
 80024ea:	b08e      	sub	sp, #56	; 0x38
 80024ec:	af02      	add	r7, sp, #8
 80024ee:	60f8      	str	r0, [r7, #12]
 80024f0:	60b9      	str	r1, [r7, #8]
 80024f2:	607a      	str	r2, [r7, #4]
 80024f4:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 80024f6:	68fb      	ldr	r3, [r7, #12]
 80024f8:	2b00      	cmp	r3, #0
 80024fa:	d10a      	bne.n	8002512 <xQueueGenericCreateStatic+0x2a>
	__asm volatile
 80024fc:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002500:	f383 8811 	msr	BASEPRI, r3
 8002504:	f3bf 8f6f 	isb	sy
 8002508:	f3bf 8f4f 	dsb	sy
 800250c:	62bb      	str	r3, [r7, #40]	; 0x28
}
 800250e:	bf00      	nop
 8002510:	e7fe      	b.n	8002510 <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 8002512:	683b      	ldr	r3, [r7, #0]
 8002514:	2b00      	cmp	r3, #0
 8002516:	d10a      	bne.n	800252e <xQueueGenericCreateStatic+0x46>
	__asm volatile
 8002518:	f04f 0350 	mov.w	r3, #80	; 0x50
 800251c:	f383 8811 	msr	BASEPRI, r3
 8002520:	f3bf 8f6f 	isb	sy
 8002524:	f3bf 8f4f 	dsb	sy
 8002528:	627b      	str	r3, [r7, #36]	; 0x24
}
 800252a:	bf00      	nop
 800252c:	e7fe      	b.n	800252c <xQueueGenericCreateStatic+0x44>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 800252e:	687b      	ldr	r3, [r7, #4]
 8002530:	2b00      	cmp	r3, #0
 8002532:	d002      	beq.n	800253a <xQueueGenericCreateStatic+0x52>
 8002534:	68bb      	ldr	r3, [r7, #8]
 8002536:	2b00      	cmp	r3, #0
 8002538:	d001      	beq.n	800253e <xQueueGenericCreateStatic+0x56>
 800253a:	2301      	movs	r3, #1
 800253c:	e000      	b.n	8002540 <xQueueGenericCreateStatic+0x58>
 800253e:	2300      	movs	r3, #0
 8002540:	2b00      	cmp	r3, #0
 8002542:	d10a      	bne.n	800255a <xQueueGenericCreateStatic+0x72>
	__asm volatile
 8002544:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002548:	f383 8811 	msr	BASEPRI, r3
 800254c:	f3bf 8f6f 	isb	sy
 8002550:	f3bf 8f4f 	dsb	sy
 8002554:	623b      	str	r3, [r7, #32]
}
 8002556:	bf00      	nop
 8002558:	e7fe      	b.n	8002558 <xQueueGenericCreateStatic+0x70>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 800255a:	687b      	ldr	r3, [r7, #4]
 800255c:	2b00      	cmp	r3, #0
 800255e:	d102      	bne.n	8002566 <xQueueGenericCreateStatic+0x7e>
 8002560:	68bb      	ldr	r3, [r7, #8]
 8002562:	2b00      	cmp	r3, #0
 8002564:	d101      	bne.n	800256a <xQueueGenericCreateStatic+0x82>
 8002566:	2301      	movs	r3, #1
 8002568:	e000      	b.n	800256c <xQueueGenericCreateStatic+0x84>
 800256a:	2300      	movs	r3, #0
 800256c:	2b00      	cmp	r3, #0
 800256e:	d10a      	bne.n	8002586 <xQueueGenericCreateStatic+0x9e>
	__asm volatile
 8002570:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002574:	f383 8811 	msr	BASEPRI, r3
 8002578:	f3bf 8f6f 	isb	sy
 800257c:	f3bf 8f4f 	dsb	sy
 8002580:	61fb      	str	r3, [r7, #28]
}
 8002582:	bf00      	nop
 8002584:	e7fe      	b.n	8002584 <xQueueGenericCreateStatic+0x9c>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 8002586:	2350      	movs	r3, #80	; 0x50
 8002588:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 800258a:	697b      	ldr	r3, [r7, #20]
 800258c:	2b50      	cmp	r3, #80	; 0x50
 800258e:	d00a      	beq.n	80025a6 <xQueueGenericCreateStatic+0xbe>
	__asm volatile
 8002590:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002594:	f383 8811 	msr	BASEPRI, r3
 8002598:	f3bf 8f6f 	isb	sy
 800259c:	f3bf 8f4f 	dsb	sy
 80025a0:	61bb      	str	r3, [r7, #24]
}
 80025a2:	bf00      	nop
 80025a4:	e7fe      	b.n	80025a4 <xQueueGenericCreateStatic+0xbc>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 80025a6:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 80025a8:	683b      	ldr	r3, [r7, #0]
 80025aa:	62fb      	str	r3, [r7, #44]	; 0x2c

		if( pxNewQueue != NULL )
 80025ac:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80025ae:	2b00      	cmp	r3, #0
 80025b0:	d00d      	beq.n	80025ce <xQueueGenericCreateStatic+0xe6>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 80025b2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80025b4:	2201      	movs	r2, #1
 80025b6:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 80025ba:	f897 2038 	ldrb.w	r2, [r7, #56]	; 0x38
 80025be:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80025c0:	9300      	str	r3, [sp, #0]
 80025c2:	4613      	mov	r3, r2
 80025c4:	687a      	ldr	r2, [r7, #4]
 80025c6:	68b9      	ldr	r1, [r7, #8]
 80025c8:	68f8      	ldr	r0, [r7, #12]
 80025ca:	f000 f805 	bl	80025d8 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 80025ce:	6afb      	ldr	r3, [r7, #44]	; 0x2c
	}
 80025d0:	4618      	mov	r0, r3
 80025d2:	3730      	adds	r7, #48	; 0x30
 80025d4:	46bd      	mov	sp, r7
 80025d6:	bd80      	pop	{r7, pc}

080025d8 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 80025d8:	b580      	push	{r7, lr}
 80025da:	b084      	sub	sp, #16
 80025dc:	af00      	add	r7, sp, #0
 80025de:	60f8      	str	r0, [r7, #12]
 80025e0:	60b9      	str	r1, [r7, #8]
 80025e2:	607a      	str	r2, [r7, #4]
 80025e4:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 80025e6:	68bb      	ldr	r3, [r7, #8]
 80025e8:	2b00      	cmp	r3, #0
 80025ea:	d103      	bne.n	80025f4 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 80025ec:	69bb      	ldr	r3, [r7, #24]
 80025ee:	69ba      	ldr	r2, [r7, #24]
 80025f0:	601a      	str	r2, [r3, #0]
 80025f2:	e002      	b.n	80025fa <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 80025f4:	69bb      	ldr	r3, [r7, #24]
 80025f6:	687a      	ldr	r2, [r7, #4]
 80025f8:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 80025fa:	69bb      	ldr	r3, [r7, #24]
 80025fc:	68fa      	ldr	r2, [r7, #12]
 80025fe:	63da      	str	r2, [r3, #60]	; 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 8002600:	69bb      	ldr	r3, [r7, #24]
 8002602:	68ba      	ldr	r2, [r7, #8]
 8002604:	641a      	str	r2, [r3, #64]	; 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8002606:	2101      	movs	r1, #1
 8002608:	69b8      	ldr	r0, [r7, #24]
 800260a:	f7ff ff05 	bl	8002418 <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 800260e:	69bb      	ldr	r3, [r7, #24]
 8002610:	78fa      	ldrb	r2, [r7, #3]
 8002612:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 8002616:	bf00      	nop
 8002618:	3710      	adds	r7, #16
 800261a:	46bd      	mov	sp, r7
 800261c:	bd80      	pop	{r7, pc}
	...

08002620 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 8002620:	b580      	push	{r7, lr}
 8002622:	b08e      	sub	sp, #56	; 0x38
 8002624:	af00      	add	r7, sp, #0
 8002626:	60f8      	str	r0, [r7, #12]
 8002628:	60b9      	str	r1, [r7, #8]
 800262a:	607a      	str	r2, [r7, #4]
 800262c:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 800262e:	2300      	movs	r3, #0
 8002630:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8002632:	68fb      	ldr	r3, [r7, #12]
 8002634:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 8002636:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002638:	2b00      	cmp	r3, #0
 800263a:	d10a      	bne.n	8002652 <xQueueGenericSend+0x32>
	__asm volatile
 800263c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002640:	f383 8811 	msr	BASEPRI, r3
 8002644:	f3bf 8f6f 	isb	sy
 8002648:	f3bf 8f4f 	dsb	sy
 800264c:	62bb      	str	r3, [r7, #40]	; 0x28
}
 800264e:	bf00      	nop
 8002650:	e7fe      	b.n	8002650 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8002652:	68bb      	ldr	r3, [r7, #8]
 8002654:	2b00      	cmp	r3, #0
 8002656:	d103      	bne.n	8002660 <xQueueGenericSend+0x40>
 8002658:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800265a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800265c:	2b00      	cmp	r3, #0
 800265e:	d101      	bne.n	8002664 <xQueueGenericSend+0x44>
 8002660:	2301      	movs	r3, #1
 8002662:	e000      	b.n	8002666 <xQueueGenericSend+0x46>
 8002664:	2300      	movs	r3, #0
 8002666:	2b00      	cmp	r3, #0
 8002668:	d10a      	bne.n	8002680 <xQueueGenericSend+0x60>
	__asm volatile
 800266a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800266e:	f383 8811 	msr	BASEPRI, r3
 8002672:	f3bf 8f6f 	isb	sy
 8002676:	f3bf 8f4f 	dsb	sy
 800267a:	627b      	str	r3, [r7, #36]	; 0x24
}
 800267c:	bf00      	nop
 800267e:	e7fe      	b.n	800267e <xQueueGenericSend+0x5e>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8002680:	683b      	ldr	r3, [r7, #0]
 8002682:	2b02      	cmp	r3, #2
 8002684:	d103      	bne.n	800268e <xQueueGenericSend+0x6e>
 8002686:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002688:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800268a:	2b01      	cmp	r3, #1
 800268c:	d101      	bne.n	8002692 <xQueueGenericSend+0x72>
 800268e:	2301      	movs	r3, #1
 8002690:	e000      	b.n	8002694 <xQueueGenericSend+0x74>
 8002692:	2300      	movs	r3, #0
 8002694:	2b00      	cmp	r3, #0
 8002696:	d10a      	bne.n	80026ae <xQueueGenericSend+0x8e>
	__asm volatile
 8002698:	f04f 0350 	mov.w	r3, #80	; 0x50
 800269c:	f383 8811 	msr	BASEPRI, r3
 80026a0:	f3bf 8f6f 	isb	sy
 80026a4:	f3bf 8f4f 	dsb	sy
 80026a8:	623b      	str	r3, [r7, #32]
}
 80026aa:	bf00      	nop
 80026ac:	e7fe      	b.n	80026ac <xQueueGenericSend+0x8c>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 80026ae:	f001 f9bd 	bl	8003a2c <xTaskGetSchedulerState>
 80026b2:	4603      	mov	r3, r0
 80026b4:	2b00      	cmp	r3, #0
 80026b6:	d102      	bne.n	80026be <xQueueGenericSend+0x9e>
 80026b8:	687b      	ldr	r3, [r7, #4]
 80026ba:	2b00      	cmp	r3, #0
 80026bc:	d101      	bne.n	80026c2 <xQueueGenericSend+0xa2>
 80026be:	2301      	movs	r3, #1
 80026c0:	e000      	b.n	80026c4 <xQueueGenericSend+0xa4>
 80026c2:	2300      	movs	r3, #0
 80026c4:	2b00      	cmp	r3, #0
 80026c6:	d10a      	bne.n	80026de <xQueueGenericSend+0xbe>
	__asm volatile
 80026c8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80026cc:	f383 8811 	msr	BASEPRI, r3
 80026d0:	f3bf 8f6f 	isb	sy
 80026d4:	f3bf 8f4f 	dsb	sy
 80026d8:	61fb      	str	r3, [r7, #28]
}
 80026da:	bf00      	nop
 80026dc:	e7fe      	b.n	80026dc <xQueueGenericSend+0xbc>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 80026de:	f001 ff01 	bl	80044e4 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 80026e2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80026e4:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80026e6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80026e8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80026ea:	429a      	cmp	r2, r3
 80026ec:	d302      	bcc.n	80026f4 <xQueueGenericSend+0xd4>
 80026ee:	683b      	ldr	r3, [r7, #0]
 80026f0:	2b02      	cmp	r3, #2
 80026f2:	d129      	bne.n	8002748 <xQueueGenericSend+0x128>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 80026f4:	683a      	ldr	r2, [r7, #0]
 80026f6:	68b9      	ldr	r1, [r7, #8]
 80026f8:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80026fa:	f000 fa0b 	bl	8002b14 <prvCopyDataToQueue>
 80026fe:	62f8      	str	r0, [r7, #44]	; 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8002700:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002702:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002704:	2b00      	cmp	r3, #0
 8002706:	d010      	beq.n	800272a <xQueueGenericSend+0x10a>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8002708:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800270a:	3324      	adds	r3, #36	; 0x24
 800270c:	4618      	mov	r0, r3
 800270e:	f000 ffcf 	bl	80036b0 <xTaskRemoveFromEventList>
 8002712:	4603      	mov	r3, r0
 8002714:	2b00      	cmp	r3, #0
 8002716:	d013      	beq.n	8002740 <xQueueGenericSend+0x120>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 8002718:	4b3f      	ldr	r3, [pc, #252]	; (8002818 <xQueueGenericSend+0x1f8>)
 800271a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800271e:	601a      	str	r2, [r3, #0]
 8002720:	f3bf 8f4f 	dsb	sy
 8002724:	f3bf 8f6f 	isb	sy
 8002728:	e00a      	b.n	8002740 <xQueueGenericSend+0x120>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 800272a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800272c:	2b00      	cmp	r3, #0
 800272e:	d007      	beq.n	8002740 <xQueueGenericSend+0x120>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 8002730:	4b39      	ldr	r3, [pc, #228]	; (8002818 <xQueueGenericSend+0x1f8>)
 8002732:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8002736:	601a      	str	r2, [r3, #0]
 8002738:	f3bf 8f4f 	dsb	sy
 800273c:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 8002740:	f001 ff00 	bl	8004544 <vPortExitCritical>
				return pdPASS;
 8002744:	2301      	movs	r3, #1
 8002746:	e063      	b.n	8002810 <xQueueGenericSend+0x1f0>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8002748:	687b      	ldr	r3, [r7, #4]
 800274a:	2b00      	cmp	r3, #0
 800274c:	d103      	bne.n	8002756 <xQueueGenericSend+0x136>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800274e:	f001 fef9 	bl	8004544 <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 8002752:	2300      	movs	r3, #0
 8002754:	e05c      	b.n	8002810 <xQueueGenericSend+0x1f0>
				}
				else if( xEntryTimeSet == pdFALSE )
 8002756:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002758:	2b00      	cmp	r3, #0
 800275a:	d106      	bne.n	800276a <xQueueGenericSend+0x14a>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800275c:	f107 0314 	add.w	r3, r7, #20
 8002760:	4618      	mov	r0, r3
 8002762:	f001 f809 	bl	8003778 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8002766:	2301      	movs	r3, #1
 8002768:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800276a:	f001 feeb 	bl	8004544 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800276e:	f000 fd7b 	bl	8003268 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8002772:	f001 feb7 	bl	80044e4 <vPortEnterCritical>
 8002776:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002778:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800277c:	b25b      	sxtb	r3, r3
 800277e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002782:	d103      	bne.n	800278c <xQueueGenericSend+0x16c>
 8002784:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002786:	2200      	movs	r2, #0
 8002788:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800278c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800278e:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8002792:	b25b      	sxtb	r3, r3
 8002794:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002798:	d103      	bne.n	80027a2 <xQueueGenericSend+0x182>
 800279a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800279c:	2200      	movs	r2, #0
 800279e:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 80027a2:	f001 fecf 	bl	8004544 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 80027a6:	1d3a      	adds	r2, r7, #4
 80027a8:	f107 0314 	add.w	r3, r7, #20
 80027ac:	4611      	mov	r1, r2
 80027ae:	4618      	mov	r0, r3
 80027b0:	f000 fff8 	bl	80037a4 <xTaskCheckForTimeOut>
 80027b4:	4603      	mov	r3, r0
 80027b6:	2b00      	cmp	r3, #0
 80027b8:	d124      	bne.n	8002804 <xQueueGenericSend+0x1e4>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 80027ba:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80027bc:	f000 faa2 	bl	8002d04 <prvIsQueueFull>
 80027c0:	4603      	mov	r3, r0
 80027c2:	2b00      	cmp	r3, #0
 80027c4:	d018      	beq.n	80027f8 <xQueueGenericSend+0x1d8>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 80027c6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80027c8:	3310      	adds	r3, #16
 80027ca:	687a      	ldr	r2, [r7, #4]
 80027cc:	4611      	mov	r1, r2
 80027ce:	4618      	mov	r0, r3
 80027d0:	f000 ff1e 	bl	8003610 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 80027d4:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80027d6:	f000 fa2d 	bl	8002c34 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 80027da:	f000 fd53 	bl	8003284 <xTaskResumeAll>
 80027de:	4603      	mov	r3, r0
 80027e0:	2b00      	cmp	r3, #0
 80027e2:	f47f af7c 	bne.w	80026de <xQueueGenericSend+0xbe>
				{
					portYIELD_WITHIN_API();
 80027e6:	4b0c      	ldr	r3, [pc, #48]	; (8002818 <xQueueGenericSend+0x1f8>)
 80027e8:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80027ec:	601a      	str	r2, [r3, #0]
 80027ee:	f3bf 8f4f 	dsb	sy
 80027f2:	f3bf 8f6f 	isb	sy
 80027f6:	e772      	b.n	80026de <xQueueGenericSend+0xbe>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 80027f8:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80027fa:	f000 fa1b 	bl	8002c34 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 80027fe:	f000 fd41 	bl	8003284 <xTaskResumeAll>
 8002802:	e76c      	b.n	80026de <xQueueGenericSend+0xbe>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 8002804:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8002806:	f000 fa15 	bl	8002c34 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800280a:	f000 fd3b 	bl	8003284 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 800280e:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 8002810:	4618      	mov	r0, r3
 8002812:	3738      	adds	r7, #56	; 0x38
 8002814:	46bd      	mov	sp, r7
 8002816:	bd80      	pop	{r7, pc}
 8002818:	e000ed04 	.word	0xe000ed04

0800281c <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 800281c:	b580      	push	{r7, lr}
 800281e:	b090      	sub	sp, #64	; 0x40
 8002820:	af00      	add	r7, sp, #0
 8002822:	60f8      	str	r0, [r7, #12]
 8002824:	60b9      	str	r1, [r7, #8]
 8002826:	607a      	str	r2, [r7, #4]
 8002828:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 800282a:	68fb      	ldr	r3, [r7, #12]
 800282c:	63bb      	str	r3, [r7, #56]	; 0x38

	configASSERT( pxQueue );
 800282e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002830:	2b00      	cmp	r3, #0
 8002832:	d10a      	bne.n	800284a <xQueueGenericSendFromISR+0x2e>
	__asm volatile
 8002834:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002838:	f383 8811 	msr	BASEPRI, r3
 800283c:	f3bf 8f6f 	isb	sy
 8002840:	f3bf 8f4f 	dsb	sy
 8002844:	62bb      	str	r3, [r7, #40]	; 0x28
}
 8002846:	bf00      	nop
 8002848:	e7fe      	b.n	8002848 <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800284a:	68bb      	ldr	r3, [r7, #8]
 800284c:	2b00      	cmp	r3, #0
 800284e:	d103      	bne.n	8002858 <xQueueGenericSendFromISR+0x3c>
 8002850:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002852:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002854:	2b00      	cmp	r3, #0
 8002856:	d101      	bne.n	800285c <xQueueGenericSendFromISR+0x40>
 8002858:	2301      	movs	r3, #1
 800285a:	e000      	b.n	800285e <xQueueGenericSendFromISR+0x42>
 800285c:	2300      	movs	r3, #0
 800285e:	2b00      	cmp	r3, #0
 8002860:	d10a      	bne.n	8002878 <xQueueGenericSendFromISR+0x5c>
	__asm volatile
 8002862:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002866:	f383 8811 	msr	BASEPRI, r3
 800286a:	f3bf 8f6f 	isb	sy
 800286e:	f3bf 8f4f 	dsb	sy
 8002872:	627b      	str	r3, [r7, #36]	; 0x24
}
 8002874:	bf00      	nop
 8002876:	e7fe      	b.n	8002876 <xQueueGenericSendFromISR+0x5a>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8002878:	683b      	ldr	r3, [r7, #0]
 800287a:	2b02      	cmp	r3, #2
 800287c:	d103      	bne.n	8002886 <xQueueGenericSendFromISR+0x6a>
 800287e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002880:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002882:	2b01      	cmp	r3, #1
 8002884:	d101      	bne.n	800288a <xQueueGenericSendFromISR+0x6e>
 8002886:	2301      	movs	r3, #1
 8002888:	e000      	b.n	800288c <xQueueGenericSendFromISR+0x70>
 800288a:	2300      	movs	r3, #0
 800288c:	2b00      	cmp	r3, #0
 800288e:	d10a      	bne.n	80028a6 <xQueueGenericSendFromISR+0x8a>
	__asm volatile
 8002890:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002894:	f383 8811 	msr	BASEPRI, r3
 8002898:	f3bf 8f6f 	isb	sy
 800289c:	f3bf 8f4f 	dsb	sy
 80028a0:	623b      	str	r3, [r7, #32]
}
 80028a2:	bf00      	nop
 80028a4:	e7fe      	b.n	80028a4 <xQueueGenericSendFromISR+0x88>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 80028a6:	f001 feff 	bl	80046a8 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 80028aa:	f3ef 8211 	mrs	r2, BASEPRI
 80028ae:	f04f 0350 	mov.w	r3, #80	; 0x50
 80028b2:	f383 8811 	msr	BASEPRI, r3
 80028b6:	f3bf 8f6f 	isb	sy
 80028ba:	f3bf 8f4f 	dsb	sy
 80028be:	61fa      	str	r2, [r7, #28]
 80028c0:	61bb      	str	r3, [r7, #24]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 80028c2:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 80028c4:	637b      	str	r3, [r7, #52]	; 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 80028c6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80028c8:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80028ca:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80028cc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80028ce:	429a      	cmp	r2, r3
 80028d0:	d302      	bcc.n	80028d8 <xQueueGenericSendFromISR+0xbc>
 80028d2:	683b      	ldr	r3, [r7, #0]
 80028d4:	2b02      	cmp	r3, #2
 80028d6:	d12f      	bne.n	8002938 <xQueueGenericSendFromISR+0x11c>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 80028d8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80028da:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80028de:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 80028e2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80028e4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80028e6:	62fb      	str	r3, [r7, #44]	; 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 80028e8:	683a      	ldr	r2, [r7, #0]
 80028ea:	68b9      	ldr	r1, [r7, #8]
 80028ec:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 80028ee:	f000 f911 	bl	8002b14 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 80028f2:	f997 3033 	ldrsb.w	r3, [r7, #51]	; 0x33
 80028f6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80028fa:	d112      	bne.n	8002922 <xQueueGenericSendFromISR+0x106>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80028fc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80028fe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002900:	2b00      	cmp	r3, #0
 8002902:	d016      	beq.n	8002932 <xQueueGenericSendFromISR+0x116>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8002904:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002906:	3324      	adds	r3, #36	; 0x24
 8002908:	4618      	mov	r0, r3
 800290a:	f000 fed1 	bl	80036b0 <xTaskRemoveFromEventList>
 800290e:	4603      	mov	r3, r0
 8002910:	2b00      	cmp	r3, #0
 8002912:	d00e      	beq.n	8002932 <xQueueGenericSendFromISR+0x116>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 8002914:	687b      	ldr	r3, [r7, #4]
 8002916:	2b00      	cmp	r3, #0
 8002918:	d00b      	beq.n	8002932 <xQueueGenericSendFromISR+0x116>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 800291a:	687b      	ldr	r3, [r7, #4]
 800291c:	2201      	movs	r2, #1
 800291e:	601a      	str	r2, [r3, #0]
 8002920:	e007      	b.n	8002932 <xQueueGenericSendFromISR+0x116>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8002922:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 8002926:	3301      	adds	r3, #1
 8002928:	b2db      	uxtb	r3, r3
 800292a:	b25a      	sxtb	r2, r3
 800292c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800292e:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
			}

			xReturn = pdPASS;
 8002932:	2301      	movs	r3, #1
 8002934:	63fb      	str	r3, [r7, #60]	; 0x3c
		{
 8002936:	e001      	b.n	800293c <xQueueGenericSendFromISR+0x120>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 8002938:	2300      	movs	r3, #0
 800293a:	63fb      	str	r3, [r7, #60]	; 0x3c
 800293c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800293e:	617b      	str	r3, [r7, #20]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8002940:	697b      	ldr	r3, [r7, #20]
 8002942:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 8002946:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8002948:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
}
 800294a:	4618      	mov	r0, r3
 800294c:	3740      	adds	r7, #64	; 0x40
 800294e:	46bd      	mov	sp, r7
 8002950:	bd80      	pop	{r7, pc}
	...

08002954 <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 8002954:	b580      	push	{r7, lr}
 8002956:	b08c      	sub	sp, #48	; 0x30
 8002958:	af00      	add	r7, sp, #0
 800295a:	60f8      	str	r0, [r7, #12]
 800295c:	60b9      	str	r1, [r7, #8]
 800295e:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 8002960:	2300      	movs	r3, #0
 8002962:	62fb      	str	r3, [r7, #44]	; 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8002964:	68fb      	ldr	r3, [r7, #12]
 8002966:	62bb      	str	r3, [r7, #40]	; 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8002968:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800296a:	2b00      	cmp	r3, #0
 800296c:	d10a      	bne.n	8002984 <xQueueReceive+0x30>
	__asm volatile
 800296e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002972:	f383 8811 	msr	BASEPRI, r3
 8002976:	f3bf 8f6f 	isb	sy
 800297a:	f3bf 8f4f 	dsb	sy
 800297e:	623b      	str	r3, [r7, #32]
}
 8002980:	bf00      	nop
 8002982:	e7fe      	b.n	8002982 <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8002984:	68bb      	ldr	r3, [r7, #8]
 8002986:	2b00      	cmp	r3, #0
 8002988:	d103      	bne.n	8002992 <xQueueReceive+0x3e>
 800298a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800298c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800298e:	2b00      	cmp	r3, #0
 8002990:	d101      	bne.n	8002996 <xQueueReceive+0x42>
 8002992:	2301      	movs	r3, #1
 8002994:	e000      	b.n	8002998 <xQueueReceive+0x44>
 8002996:	2300      	movs	r3, #0
 8002998:	2b00      	cmp	r3, #0
 800299a:	d10a      	bne.n	80029b2 <xQueueReceive+0x5e>
	__asm volatile
 800299c:	f04f 0350 	mov.w	r3, #80	; 0x50
 80029a0:	f383 8811 	msr	BASEPRI, r3
 80029a4:	f3bf 8f6f 	isb	sy
 80029a8:	f3bf 8f4f 	dsb	sy
 80029ac:	61fb      	str	r3, [r7, #28]
}
 80029ae:	bf00      	nop
 80029b0:	e7fe      	b.n	80029b0 <xQueueReceive+0x5c>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 80029b2:	f001 f83b 	bl	8003a2c <xTaskGetSchedulerState>
 80029b6:	4603      	mov	r3, r0
 80029b8:	2b00      	cmp	r3, #0
 80029ba:	d102      	bne.n	80029c2 <xQueueReceive+0x6e>
 80029bc:	687b      	ldr	r3, [r7, #4]
 80029be:	2b00      	cmp	r3, #0
 80029c0:	d101      	bne.n	80029c6 <xQueueReceive+0x72>
 80029c2:	2301      	movs	r3, #1
 80029c4:	e000      	b.n	80029c8 <xQueueReceive+0x74>
 80029c6:	2300      	movs	r3, #0
 80029c8:	2b00      	cmp	r3, #0
 80029ca:	d10a      	bne.n	80029e2 <xQueueReceive+0x8e>
	__asm volatile
 80029cc:	f04f 0350 	mov.w	r3, #80	; 0x50
 80029d0:	f383 8811 	msr	BASEPRI, r3
 80029d4:	f3bf 8f6f 	isb	sy
 80029d8:	f3bf 8f4f 	dsb	sy
 80029dc:	61bb      	str	r3, [r7, #24]
}
 80029de:	bf00      	nop
 80029e0:	e7fe      	b.n	80029e0 <xQueueReceive+0x8c>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 80029e2:	f001 fd7f 	bl	80044e4 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 80029e6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80029e8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80029ea:	627b      	str	r3, [r7, #36]	; 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 80029ec:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80029ee:	2b00      	cmp	r3, #0
 80029f0:	d01f      	beq.n	8002a32 <xQueueReceive+0xde>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 80029f2:	68b9      	ldr	r1, [r7, #8]
 80029f4:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80029f6:	f000 f8f7 	bl	8002be8 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 80029fa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80029fc:	1e5a      	subs	r2, r3, #1
 80029fe:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002a00:	639a      	str	r2, [r3, #56]	; 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8002a02:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002a04:	691b      	ldr	r3, [r3, #16]
 8002a06:	2b00      	cmp	r3, #0
 8002a08:	d00f      	beq.n	8002a2a <xQueueReceive+0xd6>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8002a0a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002a0c:	3310      	adds	r3, #16
 8002a0e:	4618      	mov	r0, r3
 8002a10:	f000 fe4e 	bl	80036b0 <xTaskRemoveFromEventList>
 8002a14:	4603      	mov	r3, r0
 8002a16:	2b00      	cmp	r3, #0
 8002a18:	d007      	beq.n	8002a2a <xQueueReceive+0xd6>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8002a1a:	4b3d      	ldr	r3, [pc, #244]	; (8002b10 <xQueueReceive+0x1bc>)
 8002a1c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8002a20:	601a      	str	r2, [r3, #0]
 8002a22:	f3bf 8f4f 	dsb	sy
 8002a26:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8002a2a:	f001 fd8b 	bl	8004544 <vPortExitCritical>
				return pdPASS;
 8002a2e:	2301      	movs	r3, #1
 8002a30:	e069      	b.n	8002b06 <xQueueReceive+0x1b2>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8002a32:	687b      	ldr	r3, [r7, #4]
 8002a34:	2b00      	cmp	r3, #0
 8002a36:	d103      	bne.n	8002a40 <xQueueReceive+0xec>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8002a38:	f001 fd84 	bl	8004544 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8002a3c:	2300      	movs	r3, #0
 8002a3e:	e062      	b.n	8002b06 <xQueueReceive+0x1b2>
				}
				else if( xEntryTimeSet == pdFALSE )
 8002a40:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002a42:	2b00      	cmp	r3, #0
 8002a44:	d106      	bne.n	8002a54 <xQueueReceive+0x100>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8002a46:	f107 0310 	add.w	r3, r7, #16
 8002a4a:	4618      	mov	r0, r3
 8002a4c:	f000 fe94 	bl	8003778 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8002a50:	2301      	movs	r3, #1
 8002a52:	62fb      	str	r3, [r7, #44]	; 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8002a54:	f001 fd76 	bl	8004544 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8002a58:	f000 fc06 	bl	8003268 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8002a5c:	f001 fd42 	bl	80044e4 <vPortEnterCritical>
 8002a60:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002a62:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8002a66:	b25b      	sxtb	r3, r3
 8002a68:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002a6c:	d103      	bne.n	8002a76 <xQueueReceive+0x122>
 8002a6e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002a70:	2200      	movs	r2, #0
 8002a72:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8002a76:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002a78:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8002a7c:	b25b      	sxtb	r3, r3
 8002a7e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002a82:	d103      	bne.n	8002a8c <xQueueReceive+0x138>
 8002a84:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002a86:	2200      	movs	r2, #0
 8002a88:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8002a8c:	f001 fd5a 	bl	8004544 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8002a90:	1d3a      	adds	r2, r7, #4
 8002a92:	f107 0310 	add.w	r3, r7, #16
 8002a96:	4611      	mov	r1, r2
 8002a98:	4618      	mov	r0, r3
 8002a9a:	f000 fe83 	bl	80037a4 <xTaskCheckForTimeOut>
 8002a9e:	4603      	mov	r3, r0
 8002aa0:	2b00      	cmp	r3, #0
 8002aa2:	d123      	bne.n	8002aec <xQueueReceive+0x198>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8002aa4:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8002aa6:	f000 f917 	bl	8002cd8 <prvIsQueueEmpty>
 8002aaa:	4603      	mov	r3, r0
 8002aac:	2b00      	cmp	r3, #0
 8002aae:	d017      	beq.n	8002ae0 <xQueueReceive+0x18c>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8002ab0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002ab2:	3324      	adds	r3, #36	; 0x24
 8002ab4:	687a      	ldr	r2, [r7, #4]
 8002ab6:	4611      	mov	r1, r2
 8002ab8:	4618      	mov	r0, r3
 8002aba:	f000 fda9 	bl	8003610 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8002abe:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8002ac0:	f000 f8b8 	bl	8002c34 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8002ac4:	f000 fbde 	bl	8003284 <xTaskResumeAll>
 8002ac8:	4603      	mov	r3, r0
 8002aca:	2b00      	cmp	r3, #0
 8002acc:	d189      	bne.n	80029e2 <xQueueReceive+0x8e>
				{
					portYIELD_WITHIN_API();
 8002ace:	4b10      	ldr	r3, [pc, #64]	; (8002b10 <xQueueReceive+0x1bc>)
 8002ad0:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8002ad4:	601a      	str	r2, [r3, #0]
 8002ad6:	f3bf 8f4f 	dsb	sy
 8002ada:	f3bf 8f6f 	isb	sy
 8002ade:	e780      	b.n	80029e2 <xQueueReceive+0x8e>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 8002ae0:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8002ae2:	f000 f8a7 	bl	8002c34 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8002ae6:	f000 fbcd 	bl	8003284 <xTaskResumeAll>
 8002aea:	e77a      	b.n	80029e2 <xQueueReceive+0x8e>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 8002aec:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8002aee:	f000 f8a1 	bl	8002c34 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8002af2:	f000 fbc7 	bl	8003284 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8002af6:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8002af8:	f000 f8ee 	bl	8002cd8 <prvIsQueueEmpty>
 8002afc:	4603      	mov	r3, r0
 8002afe:	2b00      	cmp	r3, #0
 8002b00:	f43f af6f 	beq.w	80029e2 <xQueueReceive+0x8e>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8002b04:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 8002b06:	4618      	mov	r0, r3
 8002b08:	3730      	adds	r7, #48	; 0x30
 8002b0a:	46bd      	mov	sp, r7
 8002b0c:	bd80      	pop	{r7, pc}
 8002b0e:	bf00      	nop
 8002b10:	e000ed04 	.word	0xe000ed04

08002b14 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 8002b14:	b580      	push	{r7, lr}
 8002b16:	b086      	sub	sp, #24
 8002b18:	af00      	add	r7, sp, #0
 8002b1a:	60f8      	str	r0, [r7, #12]
 8002b1c:	60b9      	str	r1, [r7, #8]
 8002b1e:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 8002b20:	2300      	movs	r3, #0
 8002b22:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8002b24:	68fb      	ldr	r3, [r7, #12]
 8002b26:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002b28:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 8002b2a:	68fb      	ldr	r3, [r7, #12]
 8002b2c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002b2e:	2b00      	cmp	r3, #0
 8002b30:	d10d      	bne.n	8002b4e <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8002b32:	68fb      	ldr	r3, [r7, #12]
 8002b34:	681b      	ldr	r3, [r3, #0]
 8002b36:	2b00      	cmp	r3, #0
 8002b38:	d14d      	bne.n	8002bd6 <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 8002b3a:	68fb      	ldr	r3, [r7, #12]
 8002b3c:	689b      	ldr	r3, [r3, #8]
 8002b3e:	4618      	mov	r0, r3
 8002b40:	f000 ff92 	bl	8003a68 <xTaskPriorityDisinherit>
 8002b44:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 8002b46:	68fb      	ldr	r3, [r7, #12]
 8002b48:	2200      	movs	r2, #0
 8002b4a:	609a      	str	r2, [r3, #8]
 8002b4c:	e043      	b.n	8002bd6 <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 8002b4e:	687b      	ldr	r3, [r7, #4]
 8002b50:	2b00      	cmp	r3, #0
 8002b52:	d119      	bne.n	8002b88 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8002b54:	68fb      	ldr	r3, [r7, #12]
 8002b56:	6858      	ldr	r0, [r3, #4]
 8002b58:	68fb      	ldr	r3, [r7, #12]
 8002b5a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002b5c:	461a      	mov	r2, r3
 8002b5e:	68b9      	ldr	r1, [r7, #8]
 8002b60:	f006 faca 	bl	80090f8 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8002b64:	68fb      	ldr	r3, [r7, #12]
 8002b66:	685a      	ldr	r2, [r3, #4]
 8002b68:	68fb      	ldr	r3, [r7, #12]
 8002b6a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002b6c:	441a      	add	r2, r3
 8002b6e:	68fb      	ldr	r3, [r7, #12]
 8002b70:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8002b72:	68fb      	ldr	r3, [r7, #12]
 8002b74:	685a      	ldr	r2, [r3, #4]
 8002b76:	68fb      	ldr	r3, [r7, #12]
 8002b78:	689b      	ldr	r3, [r3, #8]
 8002b7a:	429a      	cmp	r2, r3
 8002b7c:	d32b      	bcc.n	8002bd6 <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 8002b7e:	68fb      	ldr	r3, [r7, #12]
 8002b80:	681a      	ldr	r2, [r3, #0]
 8002b82:	68fb      	ldr	r3, [r7, #12]
 8002b84:	605a      	str	r2, [r3, #4]
 8002b86:	e026      	b.n	8002bd6 <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 8002b88:	68fb      	ldr	r3, [r7, #12]
 8002b8a:	68d8      	ldr	r0, [r3, #12]
 8002b8c:	68fb      	ldr	r3, [r7, #12]
 8002b8e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002b90:	461a      	mov	r2, r3
 8002b92:	68b9      	ldr	r1, [r7, #8]
 8002b94:	f006 fab0 	bl	80090f8 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 8002b98:	68fb      	ldr	r3, [r7, #12]
 8002b9a:	68da      	ldr	r2, [r3, #12]
 8002b9c:	68fb      	ldr	r3, [r7, #12]
 8002b9e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002ba0:	425b      	negs	r3, r3
 8002ba2:	441a      	add	r2, r3
 8002ba4:	68fb      	ldr	r3, [r7, #12]
 8002ba6:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8002ba8:	68fb      	ldr	r3, [r7, #12]
 8002baa:	68da      	ldr	r2, [r3, #12]
 8002bac:	68fb      	ldr	r3, [r7, #12]
 8002bae:	681b      	ldr	r3, [r3, #0]
 8002bb0:	429a      	cmp	r2, r3
 8002bb2:	d207      	bcs.n	8002bc4 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 8002bb4:	68fb      	ldr	r3, [r7, #12]
 8002bb6:	689a      	ldr	r2, [r3, #8]
 8002bb8:	68fb      	ldr	r3, [r7, #12]
 8002bba:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002bbc:	425b      	negs	r3, r3
 8002bbe:	441a      	add	r2, r3
 8002bc0:	68fb      	ldr	r3, [r7, #12]
 8002bc2:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 8002bc4:	687b      	ldr	r3, [r7, #4]
 8002bc6:	2b02      	cmp	r3, #2
 8002bc8:	d105      	bne.n	8002bd6 <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8002bca:	693b      	ldr	r3, [r7, #16]
 8002bcc:	2b00      	cmp	r3, #0
 8002bce:	d002      	beq.n	8002bd6 <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 8002bd0:	693b      	ldr	r3, [r7, #16]
 8002bd2:	3b01      	subs	r3, #1
 8002bd4:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8002bd6:	693b      	ldr	r3, [r7, #16]
 8002bd8:	1c5a      	adds	r2, r3, #1
 8002bda:	68fb      	ldr	r3, [r7, #12]
 8002bdc:	639a      	str	r2, [r3, #56]	; 0x38

	return xReturn;
 8002bde:	697b      	ldr	r3, [r7, #20]
}
 8002be0:	4618      	mov	r0, r3
 8002be2:	3718      	adds	r7, #24
 8002be4:	46bd      	mov	sp, r7
 8002be6:	bd80      	pop	{r7, pc}

08002be8 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 8002be8:	b580      	push	{r7, lr}
 8002bea:	b082      	sub	sp, #8
 8002bec:	af00      	add	r7, sp, #0
 8002bee:	6078      	str	r0, [r7, #4]
 8002bf0:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 8002bf2:	687b      	ldr	r3, [r7, #4]
 8002bf4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002bf6:	2b00      	cmp	r3, #0
 8002bf8:	d018      	beq.n	8002c2c <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8002bfa:	687b      	ldr	r3, [r7, #4]
 8002bfc:	68da      	ldr	r2, [r3, #12]
 8002bfe:	687b      	ldr	r3, [r7, #4]
 8002c00:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002c02:	441a      	add	r2, r3
 8002c04:	687b      	ldr	r3, [r7, #4]
 8002c06:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8002c08:	687b      	ldr	r3, [r7, #4]
 8002c0a:	68da      	ldr	r2, [r3, #12]
 8002c0c:	687b      	ldr	r3, [r7, #4]
 8002c0e:	689b      	ldr	r3, [r3, #8]
 8002c10:	429a      	cmp	r2, r3
 8002c12:	d303      	bcc.n	8002c1c <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 8002c14:	687b      	ldr	r3, [r7, #4]
 8002c16:	681a      	ldr	r2, [r3, #0]
 8002c18:	687b      	ldr	r3, [r7, #4]
 8002c1a:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8002c1c:	687b      	ldr	r3, [r7, #4]
 8002c1e:	68d9      	ldr	r1, [r3, #12]
 8002c20:	687b      	ldr	r3, [r7, #4]
 8002c22:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002c24:	461a      	mov	r2, r3
 8002c26:	6838      	ldr	r0, [r7, #0]
 8002c28:	f006 fa66 	bl	80090f8 <memcpy>
	}
}
 8002c2c:	bf00      	nop
 8002c2e:	3708      	adds	r7, #8
 8002c30:	46bd      	mov	sp, r7
 8002c32:	bd80      	pop	{r7, pc}

08002c34 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 8002c34:	b580      	push	{r7, lr}
 8002c36:	b084      	sub	sp, #16
 8002c38:	af00      	add	r7, sp, #0
 8002c3a:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 8002c3c:	f001 fc52 	bl	80044e4 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 8002c40:	687b      	ldr	r3, [r7, #4]
 8002c42:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8002c46:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8002c48:	e011      	b.n	8002c6e <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8002c4a:	687b      	ldr	r3, [r7, #4]
 8002c4c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002c4e:	2b00      	cmp	r3, #0
 8002c50:	d012      	beq.n	8002c78 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8002c52:	687b      	ldr	r3, [r7, #4]
 8002c54:	3324      	adds	r3, #36	; 0x24
 8002c56:	4618      	mov	r0, r3
 8002c58:	f000 fd2a 	bl	80036b0 <xTaskRemoveFromEventList>
 8002c5c:	4603      	mov	r3, r0
 8002c5e:	2b00      	cmp	r3, #0
 8002c60:	d001      	beq.n	8002c66 <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 8002c62:	f000 fe01 	bl	8003868 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 8002c66:	7bfb      	ldrb	r3, [r7, #15]
 8002c68:	3b01      	subs	r3, #1
 8002c6a:	b2db      	uxtb	r3, r3
 8002c6c:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8002c6e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002c72:	2b00      	cmp	r3, #0
 8002c74:	dce9      	bgt.n	8002c4a <prvUnlockQueue+0x16>
 8002c76:	e000      	b.n	8002c7a <prvUnlockQueue+0x46>
					break;
 8002c78:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 8002c7a:	687b      	ldr	r3, [r7, #4]
 8002c7c:	22ff      	movs	r2, #255	; 0xff
 8002c7e:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
	}
	taskEXIT_CRITICAL();
 8002c82:	f001 fc5f 	bl	8004544 <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 8002c86:	f001 fc2d 	bl	80044e4 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 8002c8a:	687b      	ldr	r3, [r7, #4]
 8002c8c:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8002c90:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 8002c92:	e011      	b.n	8002cb8 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8002c94:	687b      	ldr	r3, [r7, #4]
 8002c96:	691b      	ldr	r3, [r3, #16]
 8002c98:	2b00      	cmp	r3, #0
 8002c9a:	d012      	beq.n	8002cc2 <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8002c9c:	687b      	ldr	r3, [r7, #4]
 8002c9e:	3310      	adds	r3, #16
 8002ca0:	4618      	mov	r0, r3
 8002ca2:	f000 fd05 	bl	80036b0 <xTaskRemoveFromEventList>
 8002ca6:	4603      	mov	r3, r0
 8002ca8:	2b00      	cmp	r3, #0
 8002caa:	d001      	beq.n	8002cb0 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 8002cac:	f000 fddc 	bl	8003868 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 8002cb0:	7bbb      	ldrb	r3, [r7, #14]
 8002cb2:	3b01      	subs	r3, #1
 8002cb4:	b2db      	uxtb	r3, r3
 8002cb6:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8002cb8:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8002cbc:	2b00      	cmp	r3, #0
 8002cbe:	dce9      	bgt.n	8002c94 <prvUnlockQueue+0x60>
 8002cc0:	e000      	b.n	8002cc4 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 8002cc2:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 8002cc4:	687b      	ldr	r3, [r7, #4]
 8002cc6:	22ff      	movs	r2, #255	; 0xff
 8002cc8:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
	}
	taskEXIT_CRITICAL();
 8002ccc:	f001 fc3a 	bl	8004544 <vPortExitCritical>
}
 8002cd0:	bf00      	nop
 8002cd2:	3710      	adds	r7, #16
 8002cd4:	46bd      	mov	sp, r7
 8002cd6:	bd80      	pop	{r7, pc}

08002cd8 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 8002cd8:	b580      	push	{r7, lr}
 8002cda:	b084      	sub	sp, #16
 8002cdc:	af00      	add	r7, sp, #0
 8002cde:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8002ce0:	f001 fc00 	bl	80044e4 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 8002ce4:	687b      	ldr	r3, [r7, #4]
 8002ce6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002ce8:	2b00      	cmp	r3, #0
 8002cea:	d102      	bne.n	8002cf2 <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 8002cec:	2301      	movs	r3, #1
 8002cee:	60fb      	str	r3, [r7, #12]
 8002cf0:	e001      	b.n	8002cf6 <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 8002cf2:	2300      	movs	r3, #0
 8002cf4:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8002cf6:	f001 fc25 	bl	8004544 <vPortExitCritical>

	return xReturn;
 8002cfa:	68fb      	ldr	r3, [r7, #12]
}
 8002cfc:	4618      	mov	r0, r3
 8002cfe:	3710      	adds	r7, #16
 8002d00:	46bd      	mov	sp, r7
 8002d02:	bd80      	pop	{r7, pc}

08002d04 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 8002d04:	b580      	push	{r7, lr}
 8002d06:	b084      	sub	sp, #16
 8002d08:	af00      	add	r7, sp, #0
 8002d0a:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8002d0c:	f001 fbea 	bl	80044e4 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 8002d10:	687b      	ldr	r3, [r7, #4]
 8002d12:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8002d14:	687b      	ldr	r3, [r7, #4]
 8002d16:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002d18:	429a      	cmp	r2, r3
 8002d1a:	d102      	bne.n	8002d22 <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 8002d1c:	2301      	movs	r3, #1
 8002d1e:	60fb      	str	r3, [r7, #12]
 8002d20:	e001      	b.n	8002d26 <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 8002d22:	2300      	movs	r3, #0
 8002d24:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8002d26:	f001 fc0d 	bl	8004544 <vPortExitCritical>

	return xReturn;
 8002d2a:	68fb      	ldr	r3, [r7, #12]
}
 8002d2c:	4618      	mov	r0, r3
 8002d2e:	3710      	adds	r7, #16
 8002d30:	46bd      	mov	sp, r7
 8002d32:	bd80      	pop	{r7, pc}

08002d34 <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 8002d34:	b480      	push	{r7}
 8002d36:	b085      	sub	sp, #20
 8002d38:	af00      	add	r7, sp, #0
 8002d3a:	6078      	str	r0, [r7, #4]
 8002d3c:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8002d3e:	2300      	movs	r3, #0
 8002d40:	60fb      	str	r3, [r7, #12]
 8002d42:	e014      	b.n	8002d6e <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 8002d44:	4a0f      	ldr	r2, [pc, #60]	; (8002d84 <vQueueAddToRegistry+0x50>)
 8002d46:	68fb      	ldr	r3, [r7, #12]
 8002d48:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8002d4c:	2b00      	cmp	r3, #0
 8002d4e:	d10b      	bne.n	8002d68 <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 8002d50:	490c      	ldr	r1, [pc, #48]	; (8002d84 <vQueueAddToRegistry+0x50>)
 8002d52:	68fb      	ldr	r3, [r7, #12]
 8002d54:	683a      	ldr	r2, [r7, #0]
 8002d56:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 8002d5a:	4a0a      	ldr	r2, [pc, #40]	; (8002d84 <vQueueAddToRegistry+0x50>)
 8002d5c:	68fb      	ldr	r3, [r7, #12]
 8002d5e:	00db      	lsls	r3, r3, #3
 8002d60:	4413      	add	r3, r2
 8002d62:	687a      	ldr	r2, [r7, #4]
 8002d64:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 8002d66:	e006      	b.n	8002d76 <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8002d68:	68fb      	ldr	r3, [r7, #12]
 8002d6a:	3301      	adds	r3, #1
 8002d6c:	60fb      	str	r3, [r7, #12]
 8002d6e:	68fb      	ldr	r3, [r7, #12]
 8002d70:	2b07      	cmp	r3, #7
 8002d72:	d9e7      	bls.n	8002d44 <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 8002d74:	bf00      	nop
 8002d76:	bf00      	nop
 8002d78:	3714      	adds	r7, #20
 8002d7a:	46bd      	mov	sp, r7
 8002d7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d80:	4770      	bx	lr
 8002d82:	bf00      	nop
 8002d84:	20000ed4 	.word	0x20000ed4

08002d88 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8002d88:	b580      	push	{r7, lr}
 8002d8a:	b086      	sub	sp, #24
 8002d8c:	af00      	add	r7, sp, #0
 8002d8e:	60f8      	str	r0, [r7, #12]
 8002d90:	60b9      	str	r1, [r7, #8]
 8002d92:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 8002d94:	68fb      	ldr	r3, [r7, #12]
 8002d96:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 8002d98:	f001 fba4 	bl	80044e4 <vPortEnterCritical>
 8002d9c:	697b      	ldr	r3, [r7, #20]
 8002d9e:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8002da2:	b25b      	sxtb	r3, r3
 8002da4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002da8:	d103      	bne.n	8002db2 <vQueueWaitForMessageRestricted+0x2a>
 8002daa:	697b      	ldr	r3, [r7, #20]
 8002dac:	2200      	movs	r2, #0
 8002dae:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8002db2:	697b      	ldr	r3, [r7, #20]
 8002db4:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8002db8:	b25b      	sxtb	r3, r3
 8002dba:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002dbe:	d103      	bne.n	8002dc8 <vQueueWaitForMessageRestricted+0x40>
 8002dc0:	697b      	ldr	r3, [r7, #20]
 8002dc2:	2200      	movs	r2, #0
 8002dc4:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8002dc8:	f001 fbbc 	bl	8004544 <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 8002dcc:	697b      	ldr	r3, [r7, #20]
 8002dce:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002dd0:	2b00      	cmp	r3, #0
 8002dd2:	d106      	bne.n	8002de2 <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 8002dd4:	697b      	ldr	r3, [r7, #20]
 8002dd6:	3324      	adds	r3, #36	; 0x24
 8002dd8:	687a      	ldr	r2, [r7, #4]
 8002dda:	68b9      	ldr	r1, [r7, #8]
 8002ddc:	4618      	mov	r0, r3
 8002dde:	f000 fc3b 	bl	8003658 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 8002de2:	6978      	ldr	r0, [r7, #20]
 8002de4:	f7ff ff26 	bl	8002c34 <prvUnlockQueue>
	}
 8002de8:	bf00      	nop
 8002dea:	3718      	adds	r7, #24
 8002dec:	46bd      	mov	sp, r7
 8002dee:	bd80      	pop	{r7, pc}

08002df0 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 8002df0:	b580      	push	{r7, lr}
 8002df2:	b08e      	sub	sp, #56	; 0x38
 8002df4:	af04      	add	r7, sp, #16
 8002df6:	60f8      	str	r0, [r7, #12]
 8002df8:	60b9      	str	r1, [r7, #8]
 8002dfa:	607a      	str	r2, [r7, #4]
 8002dfc:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 8002dfe:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002e00:	2b00      	cmp	r3, #0
 8002e02:	d10a      	bne.n	8002e1a <xTaskCreateStatic+0x2a>
	__asm volatile
 8002e04:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002e08:	f383 8811 	msr	BASEPRI, r3
 8002e0c:	f3bf 8f6f 	isb	sy
 8002e10:	f3bf 8f4f 	dsb	sy
 8002e14:	623b      	str	r3, [r7, #32]
}
 8002e16:	bf00      	nop
 8002e18:	e7fe      	b.n	8002e18 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 8002e1a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002e1c:	2b00      	cmp	r3, #0
 8002e1e:	d10a      	bne.n	8002e36 <xTaskCreateStatic+0x46>
	__asm volatile
 8002e20:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002e24:	f383 8811 	msr	BASEPRI, r3
 8002e28:	f3bf 8f6f 	isb	sy
 8002e2c:	f3bf 8f4f 	dsb	sy
 8002e30:	61fb      	str	r3, [r7, #28]
}
 8002e32:	bf00      	nop
 8002e34:	e7fe      	b.n	8002e34 <xTaskCreateStatic+0x44>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 8002e36:	235c      	movs	r3, #92	; 0x5c
 8002e38:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 8002e3a:	693b      	ldr	r3, [r7, #16]
 8002e3c:	2b5c      	cmp	r3, #92	; 0x5c
 8002e3e:	d00a      	beq.n	8002e56 <xTaskCreateStatic+0x66>
	__asm volatile
 8002e40:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002e44:	f383 8811 	msr	BASEPRI, r3
 8002e48:	f3bf 8f6f 	isb	sy
 8002e4c:	f3bf 8f4f 	dsb	sy
 8002e50:	61bb      	str	r3, [r7, #24]
}
 8002e52:	bf00      	nop
 8002e54:	e7fe      	b.n	8002e54 <xTaskCreateStatic+0x64>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 8002e56:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 8002e58:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002e5a:	2b00      	cmp	r3, #0
 8002e5c:	d01e      	beq.n	8002e9c <xTaskCreateStatic+0xac>
 8002e5e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002e60:	2b00      	cmp	r3, #0
 8002e62:	d01b      	beq.n	8002e9c <xTaskCreateStatic+0xac>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8002e64:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002e66:	627b      	str	r3, [r7, #36]	; 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 8002e68:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002e6a:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8002e6c:	631a      	str	r2, [r3, #48]	; 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8002e6e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002e70:	2202      	movs	r2, #2
 8002e72:	f883 2059 	strb.w	r2, [r3, #89]	; 0x59
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 8002e76:	2300      	movs	r3, #0
 8002e78:	9303      	str	r3, [sp, #12]
 8002e7a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002e7c:	9302      	str	r3, [sp, #8]
 8002e7e:	f107 0314 	add.w	r3, r7, #20
 8002e82:	9301      	str	r3, [sp, #4]
 8002e84:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002e86:	9300      	str	r3, [sp, #0]
 8002e88:	683b      	ldr	r3, [r7, #0]
 8002e8a:	687a      	ldr	r2, [r7, #4]
 8002e8c:	68b9      	ldr	r1, [r7, #8]
 8002e8e:	68f8      	ldr	r0, [r7, #12]
 8002e90:	f000 f850 	bl	8002f34 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8002e94:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8002e96:	f000 f8dd 	bl	8003054 <prvAddNewTaskToReadyList>
 8002e9a:	e001      	b.n	8002ea0 <xTaskCreateStatic+0xb0>
		}
		else
		{
			xReturn = NULL;
 8002e9c:	2300      	movs	r3, #0
 8002e9e:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 8002ea0:	697b      	ldr	r3, [r7, #20]
	}
 8002ea2:	4618      	mov	r0, r3
 8002ea4:	3728      	adds	r7, #40	; 0x28
 8002ea6:	46bd      	mov	sp, r7
 8002ea8:	bd80      	pop	{r7, pc}

08002eaa <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 8002eaa:	b580      	push	{r7, lr}
 8002eac:	b08c      	sub	sp, #48	; 0x30
 8002eae:	af04      	add	r7, sp, #16
 8002eb0:	60f8      	str	r0, [r7, #12]
 8002eb2:	60b9      	str	r1, [r7, #8]
 8002eb4:	603b      	str	r3, [r7, #0]
 8002eb6:	4613      	mov	r3, r2
 8002eb8:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8002eba:	88fb      	ldrh	r3, [r7, #6]
 8002ebc:	009b      	lsls	r3, r3, #2
 8002ebe:	4618      	mov	r0, r3
 8002ec0:	f001 fc32 	bl	8004728 <pvPortMalloc>
 8002ec4:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 8002ec6:	697b      	ldr	r3, [r7, #20]
 8002ec8:	2b00      	cmp	r3, #0
 8002eca:	d00e      	beq.n	8002eea <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 8002ecc:	205c      	movs	r0, #92	; 0x5c
 8002ece:	f001 fc2b 	bl	8004728 <pvPortMalloc>
 8002ed2:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 8002ed4:	69fb      	ldr	r3, [r7, #28]
 8002ed6:	2b00      	cmp	r3, #0
 8002ed8:	d003      	beq.n	8002ee2 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 8002eda:	69fb      	ldr	r3, [r7, #28]
 8002edc:	697a      	ldr	r2, [r7, #20]
 8002ede:	631a      	str	r2, [r3, #48]	; 0x30
 8002ee0:	e005      	b.n	8002eee <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8002ee2:	6978      	ldr	r0, [r7, #20]
 8002ee4:	f001 fcec 	bl	80048c0 <vPortFree>
 8002ee8:	e001      	b.n	8002eee <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8002eea:	2300      	movs	r3, #0
 8002eec:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 8002eee:	69fb      	ldr	r3, [r7, #28]
 8002ef0:	2b00      	cmp	r3, #0
 8002ef2:	d017      	beq.n	8002f24 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 8002ef4:	69fb      	ldr	r3, [r7, #28]
 8002ef6:	2200      	movs	r2, #0
 8002ef8:	f883 2059 	strb.w	r2, [r3, #89]	; 0x59
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8002efc:	88fa      	ldrh	r2, [r7, #6]
 8002efe:	2300      	movs	r3, #0
 8002f00:	9303      	str	r3, [sp, #12]
 8002f02:	69fb      	ldr	r3, [r7, #28]
 8002f04:	9302      	str	r3, [sp, #8]
 8002f06:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002f08:	9301      	str	r3, [sp, #4]
 8002f0a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002f0c:	9300      	str	r3, [sp, #0]
 8002f0e:	683b      	ldr	r3, [r7, #0]
 8002f10:	68b9      	ldr	r1, [r7, #8]
 8002f12:	68f8      	ldr	r0, [r7, #12]
 8002f14:	f000 f80e 	bl	8002f34 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8002f18:	69f8      	ldr	r0, [r7, #28]
 8002f1a:	f000 f89b 	bl	8003054 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8002f1e:	2301      	movs	r3, #1
 8002f20:	61bb      	str	r3, [r7, #24]
 8002f22:	e002      	b.n	8002f2a <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8002f24:	f04f 33ff 	mov.w	r3, #4294967295
 8002f28:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8002f2a:	69bb      	ldr	r3, [r7, #24]
	}
 8002f2c:	4618      	mov	r0, r3
 8002f2e:	3720      	adds	r7, #32
 8002f30:	46bd      	mov	sp, r7
 8002f32:	bd80      	pop	{r7, pc}

08002f34 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8002f34:	b580      	push	{r7, lr}
 8002f36:	b088      	sub	sp, #32
 8002f38:	af00      	add	r7, sp, #0
 8002f3a:	60f8      	str	r0, [r7, #12]
 8002f3c:	60b9      	str	r1, [r7, #8]
 8002f3e:	607a      	str	r2, [r7, #4]
 8002f40:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 8002f42:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002f44:	6b18      	ldr	r0, [r3, #48]	; 0x30
 8002f46:	687b      	ldr	r3, [r7, #4]
 8002f48:	009b      	lsls	r3, r3, #2
 8002f4a:	461a      	mov	r2, r3
 8002f4c:	21a5      	movs	r1, #165	; 0xa5
 8002f4e:	f006 f8e1 	bl	8009114 <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 8002f52:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002f54:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8002f56:	687b      	ldr	r3, [r7, #4]
 8002f58:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8002f5c:	3b01      	subs	r3, #1
 8002f5e:	009b      	lsls	r3, r3, #2
 8002f60:	4413      	add	r3, r2
 8002f62:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8002f64:	69bb      	ldr	r3, [r7, #24]
 8002f66:	f023 0307 	bic.w	r3, r3, #7
 8002f6a:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8002f6c:	69bb      	ldr	r3, [r7, #24]
 8002f6e:	f003 0307 	and.w	r3, r3, #7
 8002f72:	2b00      	cmp	r3, #0
 8002f74:	d00a      	beq.n	8002f8c <prvInitialiseNewTask+0x58>
	__asm volatile
 8002f76:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002f7a:	f383 8811 	msr	BASEPRI, r3
 8002f7e:	f3bf 8f6f 	isb	sy
 8002f82:	f3bf 8f4f 	dsb	sy
 8002f86:	617b      	str	r3, [r7, #20]
}
 8002f88:	bf00      	nop
 8002f8a:	e7fe      	b.n	8002f8a <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 8002f8c:	68bb      	ldr	r3, [r7, #8]
 8002f8e:	2b00      	cmp	r3, #0
 8002f90:	d01f      	beq.n	8002fd2 <prvInitialiseNewTask+0x9e>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8002f92:	2300      	movs	r3, #0
 8002f94:	61fb      	str	r3, [r7, #28]
 8002f96:	e012      	b.n	8002fbe <prvInitialiseNewTask+0x8a>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8002f98:	68ba      	ldr	r2, [r7, #8]
 8002f9a:	69fb      	ldr	r3, [r7, #28]
 8002f9c:	4413      	add	r3, r2
 8002f9e:	7819      	ldrb	r1, [r3, #0]
 8002fa0:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8002fa2:	69fb      	ldr	r3, [r7, #28]
 8002fa4:	4413      	add	r3, r2
 8002fa6:	3334      	adds	r3, #52	; 0x34
 8002fa8:	460a      	mov	r2, r1
 8002faa:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 8002fac:	68ba      	ldr	r2, [r7, #8]
 8002fae:	69fb      	ldr	r3, [r7, #28]
 8002fb0:	4413      	add	r3, r2
 8002fb2:	781b      	ldrb	r3, [r3, #0]
 8002fb4:	2b00      	cmp	r3, #0
 8002fb6:	d006      	beq.n	8002fc6 <prvInitialiseNewTask+0x92>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8002fb8:	69fb      	ldr	r3, [r7, #28]
 8002fba:	3301      	adds	r3, #1
 8002fbc:	61fb      	str	r3, [r7, #28]
 8002fbe:	69fb      	ldr	r3, [r7, #28]
 8002fc0:	2b0f      	cmp	r3, #15
 8002fc2:	d9e9      	bls.n	8002f98 <prvInitialiseNewTask+0x64>
 8002fc4:	e000      	b.n	8002fc8 <prvInitialiseNewTask+0x94>
			{
				break;
 8002fc6:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8002fc8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002fca:	2200      	movs	r2, #0
 8002fcc:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8002fd0:	e003      	b.n	8002fda <prvInitialiseNewTask+0xa6>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 8002fd2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002fd4:	2200      	movs	r2, #0
 8002fd6:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8002fda:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002fdc:	2b37      	cmp	r3, #55	; 0x37
 8002fde:	d901      	bls.n	8002fe4 <prvInitialiseNewTask+0xb0>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8002fe0:	2337      	movs	r3, #55	; 0x37
 8002fe2:	62bb      	str	r3, [r7, #40]	; 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 8002fe4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002fe6:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8002fe8:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 8002fea:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002fec:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8002fee:	64da      	str	r2, [r3, #76]	; 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 8002ff0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002ff2:	2200      	movs	r2, #0
 8002ff4:	651a      	str	r2, [r3, #80]	; 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8002ff6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002ff8:	3304      	adds	r3, #4
 8002ffa:	4618      	mov	r0, r3
 8002ffc:	f7ff f978 	bl	80022f0 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8003000:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003002:	3318      	adds	r3, #24
 8003004:	4618      	mov	r0, r3
 8003006:	f7ff f973 	bl	80022f0 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 800300a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800300c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800300e:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8003010:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003012:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 8003016:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003018:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 800301a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800301c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800301e:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8003020:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003022:	2200      	movs	r2, #0
 8003024:	655a      	str	r2, [r3, #84]	; 0x54
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8003026:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003028:	2200      	movs	r2, #0
 800302a:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 800302e:	683a      	ldr	r2, [r7, #0]
 8003030:	68f9      	ldr	r1, [r7, #12]
 8003032:	69b8      	ldr	r0, [r7, #24]
 8003034:	f001 f928 	bl	8004288 <pxPortInitialiseStack>
 8003038:	4602      	mov	r2, r0
 800303a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800303c:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 800303e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003040:	2b00      	cmp	r3, #0
 8003042:	d002      	beq.n	800304a <prvInitialiseNewTask+0x116>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8003044:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003046:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8003048:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800304a:	bf00      	nop
 800304c:	3720      	adds	r7, #32
 800304e:	46bd      	mov	sp, r7
 8003050:	bd80      	pop	{r7, pc}
	...

08003054 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8003054:	b580      	push	{r7, lr}
 8003056:	b082      	sub	sp, #8
 8003058:	af00      	add	r7, sp, #0
 800305a:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 800305c:	f001 fa42 	bl	80044e4 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8003060:	4b2d      	ldr	r3, [pc, #180]	; (8003118 <prvAddNewTaskToReadyList+0xc4>)
 8003062:	681b      	ldr	r3, [r3, #0]
 8003064:	3301      	adds	r3, #1
 8003066:	4a2c      	ldr	r2, [pc, #176]	; (8003118 <prvAddNewTaskToReadyList+0xc4>)
 8003068:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 800306a:	4b2c      	ldr	r3, [pc, #176]	; (800311c <prvAddNewTaskToReadyList+0xc8>)
 800306c:	681b      	ldr	r3, [r3, #0]
 800306e:	2b00      	cmp	r3, #0
 8003070:	d109      	bne.n	8003086 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 8003072:	4a2a      	ldr	r2, [pc, #168]	; (800311c <prvAddNewTaskToReadyList+0xc8>)
 8003074:	687b      	ldr	r3, [r7, #4]
 8003076:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8003078:	4b27      	ldr	r3, [pc, #156]	; (8003118 <prvAddNewTaskToReadyList+0xc4>)
 800307a:	681b      	ldr	r3, [r3, #0]
 800307c:	2b01      	cmp	r3, #1
 800307e:	d110      	bne.n	80030a2 <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8003080:	f000 fc16 	bl	80038b0 <prvInitialiseTaskLists>
 8003084:	e00d      	b.n	80030a2 <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 8003086:	4b26      	ldr	r3, [pc, #152]	; (8003120 <prvAddNewTaskToReadyList+0xcc>)
 8003088:	681b      	ldr	r3, [r3, #0]
 800308a:	2b00      	cmp	r3, #0
 800308c:	d109      	bne.n	80030a2 <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 800308e:	4b23      	ldr	r3, [pc, #140]	; (800311c <prvAddNewTaskToReadyList+0xc8>)
 8003090:	681b      	ldr	r3, [r3, #0]
 8003092:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003094:	687b      	ldr	r3, [r7, #4]
 8003096:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003098:	429a      	cmp	r2, r3
 800309a:	d802      	bhi.n	80030a2 <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 800309c:	4a1f      	ldr	r2, [pc, #124]	; (800311c <prvAddNewTaskToReadyList+0xc8>)
 800309e:	687b      	ldr	r3, [r7, #4]
 80030a0:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 80030a2:	4b20      	ldr	r3, [pc, #128]	; (8003124 <prvAddNewTaskToReadyList+0xd0>)
 80030a4:	681b      	ldr	r3, [r3, #0]
 80030a6:	3301      	adds	r3, #1
 80030a8:	4a1e      	ldr	r2, [pc, #120]	; (8003124 <prvAddNewTaskToReadyList+0xd0>)
 80030aa:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 80030ac:	4b1d      	ldr	r3, [pc, #116]	; (8003124 <prvAddNewTaskToReadyList+0xd0>)
 80030ae:	681a      	ldr	r2, [r3, #0]
 80030b0:	687b      	ldr	r3, [r7, #4]
 80030b2:	645a      	str	r2, [r3, #68]	; 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 80030b4:	687b      	ldr	r3, [r7, #4]
 80030b6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80030b8:	4b1b      	ldr	r3, [pc, #108]	; (8003128 <prvAddNewTaskToReadyList+0xd4>)
 80030ba:	681b      	ldr	r3, [r3, #0]
 80030bc:	429a      	cmp	r2, r3
 80030be:	d903      	bls.n	80030c8 <prvAddNewTaskToReadyList+0x74>
 80030c0:	687b      	ldr	r3, [r7, #4]
 80030c2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80030c4:	4a18      	ldr	r2, [pc, #96]	; (8003128 <prvAddNewTaskToReadyList+0xd4>)
 80030c6:	6013      	str	r3, [r2, #0]
 80030c8:	687b      	ldr	r3, [r7, #4]
 80030ca:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80030cc:	4613      	mov	r3, r2
 80030ce:	009b      	lsls	r3, r3, #2
 80030d0:	4413      	add	r3, r2
 80030d2:	009b      	lsls	r3, r3, #2
 80030d4:	4a15      	ldr	r2, [pc, #84]	; (800312c <prvAddNewTaskToReadyList+0xd8>)
 80030d6:	441a      	add	r2, r3
 80030d8:	687b      	ldr	r3, [r7, #4]
 80030da:	3304      	adds	r3, #4
 80030dc:	4619      	mov	r1, r3
 80030de:	4610      	mov	r0, r2
 80030e0:	f7ff f913 	bl	800230a <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 80030e4:	f001 fa2e 	bl	8004544 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 80030e8:	4b0d      	ldr	r3, [pc, #52]	; (8003120 <prvAddNewTaskToReadyList+0xcc>)
 80030ea:	681b      	ldr	r3, [r3, #0]
 80030ec:	2b00      	cmp	r3, #0
 80030ee:	d00e      	beq.n	800310e <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 80030f0:	4b0a      	ldr	r3, [pc, #40]	; (800311c <prvAddNewTaskToReadyList+0xc8>)
 80030f2:	681b      	ldr	r3, [r3, #0]
 80030f4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80030f6:	687b      	ldr	r3, [r7, #4]
 80030f8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80030fa:	429a      	cmp	r2, r3
 80030fc:	d207      	bcs.n	800310e <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 80030fe:	4b0c      	ldr	r3, [pc, #48]	; (8003130 <prvAddNewTaskToReadyList+0xdc>)
 8003100:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8003104:	601a      	str	r2, [r3, #0]
 8003106:	f3bf 8f4f 	dsb	sy
 800310a:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800310e:	bf00      	nop
 8003110:	3708      	adds	r7, #8
 8003112:	46bd      	mov	sp, r7
 8003114:	bd80      	pop	{r7, pc}
 8003116:	bf00      	nop
 8003118:	200013e8 	.word	0x200013e8
 800311c:	20000f14 	.word	0x20000f14
 8003120:	200013f4 	.word	0x200013f4
 8003124:	20001404 	.word	0x20001404
 8003128:	200013f0 	.word	0x200013f0
 800312c:	20000f18 	.word	0x20000f18
 8003130:	e000ed04 	.word	0xe000ed04

08003134 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8003134:	b580      	push	{r7, lr}
 8003136:	b084      	sub	sp, #16
 8003138:	af00      	add	r7, sp, #0
 800313a:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 800313c:	2300      	movs	r3, #0
 800313e:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8003140:	687b      	ldr	r3, [r7, #4]
 8003142:	2b00      	cmp	r3, #0
 8003144:	d017      	beq.n	8003176 <vTaskDelay+0x42>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 8003146:	4b13      	ldr	r3, [pc, #76]	; (8003194 <vTaskDelay+0x60>)
 8003148:	681b      	ldr	r3, [r3, #0]
 800314a:	2b00      	cmp	r3, #0
 800314c:	d00a      	beq.n	8003164 <vTaskDelay+0x30>
	__asm volatile
 800314e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003152:	f383 8811 	msr	BASEPRI, r3
 8003156:	f3bf 8f6f 	isb	sy
 800315a:	f3bf 8f4f 	dsb	sy
 800315e:	60bb      	str	r3, [r7, #8]
}
 8003160:	bf00      	nop
 8003162:	e7fe      	b.n	8003162 <vTaskDelay+0x2e>
			vTaskSuspendAll();
 8003164:	f000 f880 	bl	8003268 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8003168:	2100      	movs	r1, #0
 800316a:	6878      	ldr	r0, [r7, #4]
 800316c:	f000 fcea 	bl	8003b44 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 8003170:	f000 f888 	bl	8003284 <xTaskResumeAll>
 8003174:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8003176:	68fb      	ldr	r3, [r7, #12]
 8003178:	2b00      	cmp	r3, #0
 800317a:	d107      	bne.n	800318c <vTaskDelay+0x58>
		{
			portYIELD_WITHIN_API();
 800317c:	4b06      	ldr	r3, [pc, #24]	; (8003198 <vTaskDelay+0x64>)
 800317e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8003182:	601a      	str	r2, [r3, #0]
 8003184:	f3bf 8f4f 	dsb	sy
 8003188:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800318c:	bf00      	nop
 800318e:	3710      	adds	r7, #16
 8003190:	46bd      	mov	sp, r7
 8003192:	bd80      	pop	{r7, pc}
 8003194:	20001410 	.word	0x20001410
 8003198:	e000ed04 	.word	0xe000ed04

0800319c <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 800319c:	b580      	push	{r7, lr}
 800319e:	b08a      	sub	sp, #40	; 0x28
 80031a0:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 80031a2:	2300      	movs	r3, #0
 80031a4:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 80031a6:	2300      	movs	r3, #0
 80031a8:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 80031aa:	463a      	mov	r2, r7
 80031ac:	1d39      	adds	r1, r7, #4
 80031ae:	f107 0308 	add.w	r3, r7, #8
 80031b2:	4618      	mov	r0, r3
 80031b4:	f7ff f848 	bl	8002248 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 80031b8:	6839      	ldr	r1, [r7, #0]
 80031ba:	687b      	ldr	r3, [r7, #4]
 80031bc:	68ba      	ldr	r2, [r7, #8]
 80031be:	9202      	str	r2, [sp, #8]
 80031c0:	9301      	str	r3, [sp, #4]
 80031c2:	2300      	movs	r3, #0
 80031c4:	9300      	str	r3, [sp, #0]
 80031c6:	2300      	movs	r3, #0
 80031c8:	460a      	mov	r2, r1
 80031ca:	4921      	ldr	r1, [pc, #132]	; (8003250 <vTaskStartScheduler+0xb4>)
 80031cc:	4821      	ldr	r0, [pc, #132]	; (8003254 <vTaskStartScheduler+0xb8>)
 80031ce:	f7ff fe0f 	bl	8002df0 <xTaskCreateStatic>
 80031d2:	4603      	mov	r3, r0
 80031d4:	4a20      	ldr	r2, [pc, #128]	; (8003258 <vTaskStartScheduler+0xbc>)
 80031d6:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 80031d8:	4b1f      	ldr	r3, [pc, #124]	; (8003258 <vTaskStartScheduler+0xbc>)
 80031da:	681b      	ldr	r3, [r3, #0]
 80031dc:	2b00      	cmp	r3, #0
 80031de:	d002      	beq.n	80031e6 <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 80031e0:	2301      	movs	r3, #1
 80031e2:	617b      	str	r3, [r7, #20]
 80031e4:	e001      	b.n	80031ea <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 80031e6:	2300      	movs	r3, #0
 80031e8:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 80031ea:	697b      	ldr	r3, [r7, #20]
 80031ec:	2b01      	cmp	r3, #1
 80031ee:	d102      	bne.n	80031f6 <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 80031f0:	f000 fcfc 	bl	8003bec <xTimerCreateTimerTask>
 80031f4:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 80031f6:	697b      	ldr	r3, [r7, #20]
 80031f8:	2b01      	cmp	r3, #1
 80031fa:	d116      	bne.n	800322a <vTaskStartScheduler+0x8e>
	__asm volatile
 80031fc:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003200:	f383 8811 	msr	BASEPRI, r3
 8003204:	f3bf 8f6f 	isb	sy
 8003208:	f3bf 8f4f 	dsb	sy
 800320c:	613b      	str	r3, [r7, #16]
}
 800320e:	bf00      	nop
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8003210:	4b12      	ldr	r3, [pc, #72]	; (800325c <vTaskStartScheduler+0xc0>)
 8003212:	f04f 32ff 	mov.w	r2, #4294967295
 8003216:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8003218:	4b11      	ldr	r3, [pc, #68]	; (8003260 <vTaskStartScheduler+0xc4>)
 800321a:	2201      	movs	r2, #1
 800321c:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 800321e:	4b11      	ldr	r3, [pc, #68]	; (8003264 <vTaskStartScheduler+0xc8>)
 8003220:	2200      	movs	r2, #0
 8003222:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8003224:	f001 f8bc 	bl	80043a0 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8003228:	e00e      	b.n	8003248 <vTaskStartScheduler+0xac>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 800322a:	697b      	ldr	r3, [r7, #20]
 800322c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003230:	d10a      	bne.n	8003248 <vTaskStartScheduler+0xac>
	__asm volatile
 8003232:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003236:	f383 8811 	msr	BASEPRI, r3
 800323a:	f3bf 8f6f 	isb	sy
 800323e:	f3bf 8f4f 	dsb	sy
 8003242:	60fb      	str	r3, [r7, #12]
}
 8003244:	bf00      	nop
 8003246:	e7fe      	b.n	8003246 <vTaskStartScheduler+0xaa>
}
 8003248:	bf00      	nop
 800324a:	3718      	adds	r7, #24
 800324c:	46bd      	mov	sp, r7
 800324e:	bd80      	pop	{r7, pc}
 8003250:	0800a260 	.word	0x0800a260
 8003254:	08003881 	.word	0x08003881
 8003258:	2000140c 	.word	0x2000140c
 800325c:	20001408 	.word	0x20001408
 8003260:	200013f4 	.word	0x200013f4
 8003264:	200013ec 	.word	0x200013ec

08003268 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8003268:	b480      	push	{r7}
 800326a:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 800326c:	4b04      	ldr	r3, [pc, #16]	; (8003280 <vTaskSuspendAll+0x18>)
 800326e:	681b      	ldr	r3, [r3, #0]
 8003270:	3301      	adds	r3, #1
 8003272:	4a03      	ldr	r2, [pc, #12]	; (8003280 <vTaskSuspendAll+0x18>)
 8003274:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 8003276:	bf00      	nop
 8003278:	46bd      	mov	sp, r7
 800327a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800327e:	4770      	bx	lr
 8003280:	20001410 	.word	0x20001410

08003284 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8003284:	b580      	push	{r7, lr}
 8003286:	b084      	sub	sp, #16
 8003288:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 800328a:	2300      	movs	r3, #0
 800328c:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 800328e:	2300      	movs	r3, #0
 8003290:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 8003292:	4b42      	ldr	r3, [pc, #264]	; (800339c <xTaskResumeAll+0x118>)
 8003294:	681b      	ldr	r3, [r3, #0]
 8003296:	2b00      	cmp	r3, #0
 8003298:	d10a      	bne.n	80032b0 <xTaskResumeAll+0x2c>
	__asm volatile
 800329a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800329e:	f383 8811 	msr	BASEPRI, r3
 80032a2:	f3bf 8f6f 	isb	sy
 80032a6:	f3bf 8f4f 	dsb	sy
 80032aa:	603b      	str	r3, [r7, #0]
}
 80032ac:	bf00      	nop
 80032ae:	e7fe      	b.n	80032ae <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 80032b0:	f001 f918 	bl	80044e4 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 80032b4:	4b39      	ldr	r3, [pc, #228]	; (800339c <xTaskResumeAll+0x118>)
 80032b6:	681b      	ldr	r3, [r3, #0]
 80032b8:	3b01      	subs	r3, #1
 80032ba:	4a38      	ldr	r2, [pc, #224]	; (800339c <xTaskResumeAll+0x118>)
 80032bc:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80032be:	4b37      	ldr	r3, [pc, #220]	; (800339c <xTaskResumeAll+0x118>)
 80032c0:	681b      	ldr	r3, [r3, #0]
 80032c2:	2b00      	cmp	r3, #0
 80032c4:	d162      	bne.n	800338c <xTaskResumeAll+0x108>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 80032c6:	4b36      	ldr	r3, [pc, #216]	; (80033a0 <xTaskResumeAll+0x11c>)
 80032c8:	681b      	ldr	r3, [r3, #0]
 80032ca:	2b00      	cmp	r3, #0
 80032cc:	d05e      	beq.n	800338c <xTaskResumeAll+0x108>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 80032ce:	e02f      	b.n	8003330 <xTaskResumeAll+0xac>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80032d0:	4b34      	ldr	r3, [pc, #208]	; (80033a4 <xTaskResumeAll+0x120>)
 80032d2:	68db      	ldr	r3, [r3, #12]
 80032d4:	68db      	ldr	r3, [r3, #12]
 80032d6:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 80032d8:	68fb      	ldr	r3, [r7, #12]
 80032da:	3318      	adds	r3, #24
 80032dc:	4618      	mov	r0, r3
 80032de:	f7ff f871 	bl	80023c4 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80032e2:	68fb      	ldr	r3, [r7, #12]
 80032e4:	3304      	adds	r3, #4
 80032e6:	4618      	mov	r0, r3
 80032e8:	f7ff f86c 	bl	80023c4 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 80032ec:	68fb      	ldr	r3, [r7, #12]
 80032ee:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80032f0:	4b2d      	ldr	r3, [pc, #180]	; (80033a8 <xTaskResumeAll+0x124>)
 80032f2:	681b      	ldr	r3, [r3, #0]
 80032f4:	429a      	cmp	r2, r3
 80032f6:	d903      	bls.n	8003300 <xTaskResumeAll+0x7c>
 80032f8:	68fb      	ldr	r3, [r7, #12]
 80032fa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80032fc:	4a2a      	ldr	r2, [pc, #168]	; (80033a8 <xTaskResumeAll+0x124>)
 80032fe:	6013      	str	r3, [r2, #0]
 8003300:	68fb      	ldr	r3, [r7, #12]
 8003302:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003304:	4613      	mov	r3, r2
 8003306:	009b      	lsls	r3, r3, #2
 8003308:	4413      	add	r3, r2
 800330a:	009b      	lsls	r3, r3, #2
 800330c:	4a27      	ldr	r2, [pc, #156]	; (80033ac <xTaskResumeAll+0x128>)
 800330e:	441a      	add	r2, r3
 8003310:	68fb      	ldr	r3, [r7, #12]
 8003312:	3304      	adds	r3, #4
 8003314:	4619      	mov	r1, r3
 8003316:	4610      	mov	r0, r2
 8003318:	f7fe fff7 	bl	800230a <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800331c:	68fb      	ldr	r3, [r7, #12]
 800331e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003320:	4b23      	ldr	r3, [pc, #140]	; (80033b0 <xTaskResumeAll+0x12c>)
 8003322:	681b      	ldr	r3, [r3, #0]
 8003324:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003326:	429a      	cmp	r2, r3
 8003328:	d302      	bcc.n	8003330 <xTaskResumeAll+0xac>
					{
						xYieldPending = pdTRUE;
 800332a:	4b22      	ldr	r3, [pc, #136]	; (80033b4 <xTaskResumeAll+0x130>)
 800332c:	2201      	movs	r2, #1
 800332e:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8003330:	4b1c      	ldr	r3, [pc, #112]	; (80033a4 <xTaskResumeAll+0x120>)
 8003332:	681b      	ldr	r3, [r3, #0]
 8003334:	2b00      	cmp	r3, #0
 8003336:	d1cb      	bne.n	80032d0 <xTaskResumeAll+0x4c>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8003338:	68fb      	ldr	r3, [r7, #12]
 800333a:	2b00      	cmp	r3, #0
 800333c:	d001      	beq.n	8003342 <xTaskResumeAll+0xbe>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 800333e:	f000 fb55 	bl	80039ec <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 8003342:	4b1d      	ldr	r3, [pc, #116]	; (80033b8 <xTaskResumeAll+0x134>)
 8003344:	681b      	ldr	r3, [r3, #0]
 8003346:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 8003348:	687b      	ldr	r3, [r7, #4]
 800334a:	2b00      	cmp	r3, #0
 800334c:	d010      	beq.n	8003370 <xTaskResumeAll+0xec>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 800334e:	f000 f847 	bl	80033e0 <xTaskIncrementTick>
 8003352:	4603      	mov	r3, r0
 8003354:	2b00      	cmp	r3, #0
 8003356:	d002      	beq.n	800335e <xTaskResumeAll+0xda>
							{
								xYieldPending = pdTRUE;
 8003358:	4b16      	ldr	r3, [pc, #88]	; (80033b4 <xTaskResumeAll+0x130>)
 800335a:	2201      	movs	r2, #1
 800335c:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 800335e:	687b      	ldr	r3, [r7, #4]
 8003360:	3b01      	subs	r3, #1
 8003362:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 8003364:	687b      	ldr	r3, [r7, #4]
 8003366:	2b00      	cmp	r3, #0
 8003368:	d1f1      	bne.n	800334e <xTaskResumeAll+0xca>

						xPendedTicks = 0;
 800336a:	4b13      	ldr	r3, [pc, #76]	; (80033b8 <xTaskResumeAll+0x134>)
 800336c:	2200      	movs	r2, #0
 800336e:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8003370:	4b10      	ldr	r3, [pc, #64]	; (80033b4 <xTaskResumeAll+0x130>)
 8003372:	681b      	ldr	r3, [r3, #0]
 8003374:	2b00      	cmp	r3, #0
 8003376:	d009      	beq.n	800338c <xTaskResumeAll+0x108>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8003378:	2301      	movs	r3, #1
 800337a:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 800337c:	4b0f      	ldr	r3, [pc, #60]	; (80033bc <xTaskResumeAll+0x138>)
 800337e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8003382:	601a      	str	r2, [r3, #0]
 8003384:	f3bf 8f4f 	dsb	sy
 8003388:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800338c:	f001 f8da 	bl	8004544 <vPortExitCritical>

	return xAlreadyYielded;
 8003390:	68bb      	ldr	r3, [r7, #8]
}
 8003392:	4618      	mov	r0, r3
 8003394:	3710      	adds	r7, #16
 8003396:	46bd      	mov	sp, r7
 8003398:	bd80      	pop	{r7, pc}
 800339a:	bf00      	nop
 800339c:	20001410 	.word	0x20001410
 80033a0:	200013e8 	.word	0x200013e8
 80033a4:	200013a8 	.word	0x200013a8
 80033a8:	200013f0 	.word	0x200013f0
 80033ac:	20000f18 	.word	0x20000f18
 80033b0:	20000f14 	.word	0x20000f14
 80033b4:	200013fc 	.word	0x200013fc
 80033b8:	200013f8 	.word	0x200013f8
 80033bc:	e000ed04 	.word	0xe000ed04

080033c0 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 80033c0:	b480      	push	{r7}
 80033c2:	b083      	sub	sp, #12
 80033c4:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 80033c6:	4b05      	ldr	r3, [pc, #20]	; (80033dc <xTaskGetTickCount+0x1c>)
 80033c8:	681b      	ldr	r3, [r3, #0]
 80033ca:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 80033cc:	687b      	ldr	r3, [r7, #4]
}
 80033ce:	4618      	mov	r0, r3
 80033d0:	370c      	adds	r7, #12
 80033d2:	46bd      	mov	sp, r7
 80033d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033d8:	4770      	bx	lr
 80033da:	bf00      	nop
 80033dc:	200013ec 	.word	0x200013ec

080033e0 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 80033e0:	b580      	push	{r7, lr}
 80033e2:	b086      	sub	sp, #24
 80033e4:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 80033e6:	2300      	movs	r3, #0
 80033e8:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80033ea:	4b4f      	ldr	r3, [pc, #316]	; (8003528 <xTaskIncrementTick+0x148>)
 80033ec:	681b      	ldr	r3, [r3, #0]
 80033ee:	2b00      	cmp	r3, #0
 80033f0:	f040 808f 	bne.w	8003512 <xTaskIncrementTick+0x132>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 80033f4:	4b4d      	ldr	r3, [pc, #308]	; (800352c <xTaskIncrementTick+0x14c>)
 80033f6:	681b      	ldr	r3, [r3, #0]
 80033f8:	3301      	adds	r3, #1
 80033fa:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 80033fc:	4a4b      	ldr	r2, [pc, #300]	; (800352c <xTaskIncrementTick+0x14c>)
 80033fe:	693b      	ldr	r3, [r7, #16]
 8003400:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8003402:	693b      	ldr	r3, [r7, #16]
 8003404:	2b00      	cmp	r3, #0
 8003406:	d120      	bne.n	800344a <xTaskIncrementTick+0x6a>
		{
			taskSWITCH_DELAYED_LISTS();
 8003408:	4b49      	ldr	r3, [pc, #292]	; (8003530 <xTaskIncrementTick+0x150>)
 800340a:	681b      	ldr	r3, [r3, #0]
 800340c:	681b      	ldr	r3, [r3, #0]
 800340e:	2b00      	cmp	r3, #0
 8003410:	d00a      	beq.n	8003428 <xTaskIncrementTick+0x48>
	__asm volatile
 8003412:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003416:	f383 8811 	msr	BASEPRI, r3
 800341a:	f3bf 8f6f 	isb	sy
 800341e:	f3bf 8f4f 	dsb	sy
 8003422:	603b      	str	r3, [r7, #0]
}
 8003424:	bf00      	nop
 8003426:	e7fe      	b.n	8003426 <xTaskIncrementTick+0x46>
 8003428:	4b41      	ldr	r3, [pc, #260]	; (8003530 <xTaskIncrementTick+0x150>)
 800342a:	681b      	ldr	r3, [r3, #0]
 800342c:	60fb      	str	r3, [r7, #12]
 800342e:	4b41      	ldr	r3, [pc, #260]	; (8003534 <xTaskIncrementTick+0x154>)
 8003430:	681b      	ldr	r3, [r3, #0]
 8003432:	4a3f      	ldr	r2, [pc, #252]	; (8003530 <xTaskIncrementTick+0x150>)
 8003434:	6013      	str	r3, [r2, #0]
 8003436:	4a3f      	ldr	r2, [pc, #252]	; (8003534 <xTaskIncrementTick+0x154>)
 8003438:	68fb      	ldr	r3, [r7, #12]
 800343a:	6013      	str	r3, [r2, #0]
 800343c:	4b3e      	ldr	r3, [pc, #248]	; (8003538 <xTaskIncrementTick+0x158>)
 800343e:	681b      	ldr	r3, [r3, #0]
 8003440:	3301      	adds	r3, #1
 8003442:	4a3d      	ldr	r2, [pc, #244]	; (8003538 <xTaskIncrementTick+0x158>)
 8003444:	6013      	str	r3, [r2, #0]
 8003446:	f000 fad1 	bl	80039ec <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 800344a:	4b3c      	ldr	r3, [pc, #240]	; (800353c <xTaskIncrementTick+0x15c>)
 800344c:	681b      	ldr	r3, [r3, #0]
 800344e:	693a      	ldr	r2, [r7, #16]
 8003450:	429a      	cmp	r2, r3
 8003452:	d349      	bcc.n	80034e8 <xTaskIncrementTick+0x108>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8003454:	4b36      	ldr	r3, [pc, #216]	; (8003530 <xTaskIncrementTick+0x150>)
 8003456:	681b      	ldr	r3, [r3, #0]
 8003458:	681b      	ldr	r3, [r3, #0]
 800345a:	2b00      	cmp	r3, #0
 800345c:	d104      	bne.n	8003468 <xTaskIncrementTick+0x88>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800345e:	4b37      	ldr	r3, [pc, #220]	; (800353c <xTaskIncrementTick+0x15c>)
 8003460:	f04f 32ff 	mov.w	r2, #4294967295
 8003464:	601a      	str	r2, [r3, #0]
					break;
 8003466:	e03f      	b.n	80034e8 <xTaskIncrementTick+0x108>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8003468:	4b31      	ldr	r3, [pc, #196]	; (8003530 <xTaskIncrementTick+0x150>)
 800346a:	681b      	ldr	r3, [r3, #0]
 800346c:	68db      	ldr	r3, [r3, #12]
 800346e:	68db      	ldr	r3, [r3, #12]
 8003470:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8003472:	68bb      	ldr	r3, [r7, #8]
 8003474:	685b      	ldr	r3, [r3, #4]
 8003476:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8003478:	693a      	ldr	r2, [r7, #16]
 800347a:	687b      	ldr	r3, [r7, #4]
 800347c:	429a      	cmp	r2, r3
 800347e:	d203      	bcs.n	8003488 <xTaskIncrementTick+0xa8>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8003480:	4a2e      	ldr	r2, [pc, #184]	; (800353c <xTaskIncrementTick+0x15c>)
 8003482:	687b      	ldr	r3, [r7, #4]
 8003484:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 8003486:	e02f      	b.n	80034e8 <xTaskIncrementTick+0x108>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8003488:	68bb      	ldr	r3, [r7, #8]
 800348a:	3304      	adds	r3, #4
 800348c:	4618      	mov	r0, r3
 800348e:	f7fe ff99 	bl	80023c4 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8003492:	68bb      	ldr	r3, [r7, #8]
 8003494:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003496:	2b00      	cmp	r3, #0
 8003498:	d004      	beq.n	80034a4 <xTaskIncrementTick+0xc4>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800349a:	68bb      	ldr	r3, [r7, #8]
 800349c:	3318      	adds	r3, #24
 800349e:	4618      	mov	r0, r3
 80034a0:	f7fe ff90 	bl	80023c4 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 80034a4:	68bb      	ldr	r3, [r7, #8]
 80034a6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80034a8:	4b25      	ldr	r3, [pc, #148]	; (8003540 <xTaskIncrementTick+0x160>)
 80034aa:	681b      	ldr	r3, [r3, #0]
 80034ac:	429a      	cmp	r2, r3
 80034ae:	d903      	bls.n	80034b8 <xTaskIncrementTick+0xd8>
 80034b0:	68bb      	ldr	r3, [r7, #8]
 80034b2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80034b4:	4a22      	ldr	r2, [pc, #136]	; (8003540 <xTaskIncrementTick+0x160>)
 80034b6:	6013      	str	r3, [r2, #0]
 80034b8:	68bb      	ldr	r3, [r7, #8]
 80034ba:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80034bc:	4613      	mov	r3, r2
 80034be:	009b      	lsls	r3, r3, #2
 80034c0:	4413      	add	r3, r2
 80034c2:	009b      	lsls	r3, r3, #2
 80034c4:	4a1f      	ldr	r2, [pc, #124]	; (8003544 <xTaskIncrementTick+0x164>)
 80034c6:	441a      	add	r2, r3
 80034c8:	68bb      	ldr	r3, [r7, #8]
 80034ca:	3304      	adds	r3, #4
 80034cc:	4619      	mov	r1, r3
 80034ce:	4610      	mov	r0, r2
 80034d0:	f7fe ff1b 	bl	800230a <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 80034d4:	68bb      	ldr	r3, [r7, #8]
 80034d6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80034d8:	4b1b      	ldr	r3, [pc, #108]	; (8003548 <xTaskIncrementTick+0x168>)
 80034da:	681b      	ldr	r3, [r3, #0]
 80034dc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80034de:	429a      	cmp	r2, r3
 80034e0:	d3b8      	bcc.n	8003454 <xTaskIncrementTick+0x74>
						{
							xSwitchRequired = pdTRUE;
 80034e2:	2301      	movs	r3, #1
 80034e4:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80034e6:	e7b5      	b.n	8003454 <xTaskIncrementTick+0x74>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 80034e8:	4b17      	ldr	r3, [pc, #92]	; (8003548 <xTaskIncrementTick+0x168>)
 80034ea:	681b      	ldr	r3, [r3, #0]
 80034ec:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80034ee:	4915      	ldr	r1, [pc, #84]	; (8003544 <xTaskIncrementTick+0x164>)
 80034f0:	4613      	mov	r3, r2
 80034f2:	009b      	lsls	r3, r3, #2
 80034f4:	4413      	add	r3, r2
 80034f6:	009b      	lsls	r3, r3, #2
 80034f8:	440b      	add	r3, r1
 80034fa:	681b      	ldr	r3, [r3, #0]
 80034fc:	2b01      	cmp	r3, #1
 80034fe:	d901      	bls.n	8003504 <xTaskIncrementTick+0x124>
			{
				xSwitchRequired = pdTRUE;
 8003500:	2301      	movs	r3, #1
 8003502:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 8003504:	4b11      	ldr	r3, [pc, #68]	; (800354c <xTaskIncrementTick+0x16c>)
 8003506:	681b      	ldr	r3, [r3, #0]
 8003508:	2b00      	cmp	r3, #0
 800350a:	d007      	beq.n	800351c <xTaskIncrementTick+0x13c>
			{
				xSwitchRequired = pdTRUE;
 800350c:	2301      	movs	r3, #1
 800350e:	617b      	str	r3, [r7, #20]
 8003510:	e004      	b.n	800351c <xTaskIncrementTick+0x13c>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 8003512:	4b0f      	ldr	r3, [pc, #60]	; (8003550 <xTaskIncrementTick+0x170>)
 8003514:	681b      	ldr	r3, [r3, #0]
 8003516:	3301      	adds	r3, #1
 8003518:	4a0d      	ldr	r2, [pc, #52]	; (8003550 <xTaskIncrementTick+0x170>)
 800351a:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 800351c:	697b      	ldr	r3, [r7, #20]
}
 800351e:	4618      	mov	r0, r3
 8003520:	3718      	adds	r7, #24
 8003522:	46bd      	mov	sp, r7
 8003524:	bd80      	pop	{r7, pc}
 8003526:	bf00      	nop
 8003528:	20001410 	.word	0x20001410
 800352c:	200013ec 	.word	0x200013ec
 8003530:	200013a0 	.word	0x200013a0
 8003534:	200013a4 	.word	0x200013a4
 8003538:	20001400 	.word	0x20001400
 800353c:	20001408 	.word	0x20001408
 8003540:	200013f0 	.word	0x200013f0
 8003544:	20000f18 	.word	0x20000f18
 8003548:	20000f14 	.word	0x20000f14
 800354c:	200013fc 	.word	0x200013fc
 8003550:	200013f8 	.word	0x200013f8

08003554 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8003554:	b480      	push	{r7}
 8003556:	b085      	sub	sp, #20
 8003558:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 800355a:	4b28      	ldr	r3, [pc, #160]	; (80035fc <vTaskSwitchContext+0xa8>)
 800355c:	681b      	ldr	r3, [r3, #0]
 800355e:	2b00      	cmp	r3, #0
 8003560:	d003      	beq.n	800356a <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 8003562:	4b27      	ldr	r3, [pc, #156]	; (8003600 <vTaskSwitchContext+0xac>)
 8003564:	2201      	movs	r2, #1
 8003566:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8003568:	e041      	b.n	80035ee <vTaskSwitchContext+0x9a>
		xYieldPending = pdFALSE;
 800356a:	4b25      	ldr	r3, [pc, #148]	; (8003600 <vTaskSwitchContext+0xac>)
 800356c:	2200      	movs	r2, #0
 800356e:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8003570:	4b24      	ldr	r3, [pc, #144]	; (8003604 <vTaskSwitchContext+0xb0>)
 8003572:	681b      	ldr	r3, [r3, #0]
 8003574:	60fb      	str	r3, [r7, #12]
 8003576:	e010      	b.n	800359a <vTaskSwitchContext+0x46>
 8003578:	68fb      	ldr	r3, [r7, #12]
 800357a:	2b00      	cmp	r3, #0
 800357c:	d10a      	bne.n	8003594 <vTaskSwitchContext+0x40>
	__asm volatile
 800357e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003582:	f383 8811 	msr	BASEPRI, r3
 8003586:	f3bf 8f6f 	isb	sy
 800358a:	f3bf 8f4f 	dsb	sy
 800358e:	607b      	str	r3, [r7, #4]
}
 8003590:	bf00      	nop
 8003592:	e7fe      	b.n	8003592 <vTaskSwitchContext+0x3e>
 8003594:	68fb      	ldr	r3, [r7, #12]
 8003596:	3b01      	subs	r3, #1
 8003598:	60fb      	str	r3, [r7, #12]
 800359a:	491b      	ldr	r1, [pc, #108]	; (8003608 <vTaskSwitchContext+0xb4>)
 800359c:	68fa      	ldr	r2, [r7, #12]
 800359e:	4613      	mov	r3, r2
 80035a0:	009b      	lsls	r3, r3, #2
 80035a2:	4413      	add	r3, r2
 80035a4:	009b      	lsls	r3, r3, #2
 80035a6:	440b      	add	r3, r1
 80035a8:	681b      	ldr	r3, [r3, #0]
 80035aa:	2b00      	cmp	r3, #0
 80035ac:	d0e4      	beq.n	8003578 <vTaskSwitchContext+0x24>
 80035ae:	68fa      	ldr	r2, [r7, #12]
 80035b0:	4613      	mov	r3, r2
 80035b2:	009b      	lsls	r3, r3, #2
 80035b4:	4413      	add	r3, r2
 80035b6:	009b      	lsls	r3, r3, #2
 80035b8:	4a13      	ldr	r2, [pc, #76]	; (8003608 <vTaskSwitchContext+0xb4>)
 80035ba:	4413      	add	r3, r2
 80035bc:	60bb      	str	r3, [r7, #8]
 80035be:	68bb      	ldr	r3, [r7, #8]
 80035c0:	685b      	ldr	r3, [r3, #4]
 80035c2:	685a      	ldr	r2, [r3, #4]
 80035c4:	68bb      	ldr	r3, [r7, #8]
 80035c6:	605a      	str	r2, [r3, #4]
 80035c8:	68bb      	ldr	r3, [r7, #8]
 80035ca:	685a      	ldr	r2, [r3, #4]
 80035cc:	68bb      	ldr	r3, [r7, #8]
 80035ce:	3308      	adds	r3, #8
 80035d0:	429a      	cmp	r2, r3
 80035d2:	d104      	bne.n	80035de <vTaskSwitchContext+0x8a>
 80035d4:	68bb      	ldr	r3, [r7, #8]
 80035d6:	685b      	ldr	r3, [r3, #4]
 80035d8:	685a      	ldr	r2, [r3, #4]
 80035da:	68bb      	ldr	r3, [r7, #8]
 80035dc:	605a      	str	r2, [r3, #4]
 80035de:	68bb      	ldr	r3, [r7, #8]
 80035e0:	685b      	ldr	r3, [r3, #4]
 80035e2:	68db      	ldr	r3, [r3, #12]
 80035e4:	4a09      	ldr	r2, [pc, #36]	; (800360c <vTaskSwitchContext+0xb8>)
 80035e6:	6013      	str	r3, [r2, #0]
 80035e8:	4a06      	ldr	r2, [pc, #24]	; (8003604 <vTaskSwitchContext+0xb0>)
 80035ea:	68fb      	ldr	r3, [r7, #12]
 80035ec:	6013      	str	r3, [r2, #0]
}
 80035ee:	bf00      	nop
 80035f0:	3714      	adds	r7, #20
 80035f2:	46bd      	mov	sp, r7
 80035f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035f8:	4770      	bx	lr
 80035fa:	bf00      	nop
 80035fc:	20001410 	.word	0x20001410
 8003600:	200013fc 	.word	0x200013fc
 8003604:	200013f0 	.word	0x200013f0
 8003608:	20000f18 	.word	0x20000f18
 800360c:	20000f14 	.word	0x20000f14

08003610 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 8003610:	b580      	push	{r7, lr}
 8003612:	b084      	sub	sp, #16
 8003614:	af00      	add	r7, sp, #0
 8003616:	6078      	str	r0, [r7, #4]
 8003618:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 800361a:	687b      	ldr	r3, [r7, #4]
 800361c:	2b00      	cmp	r3, #0
 800361e:	d10a      	bne.n	8003636 <vTaskPlaceOnEventList+0x26>
	__asm volatile
 8003620:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003624:	f383 8811 	msr	BASEPRI, r3
 8003628:	f3bf 8f6f 	isb	sy
 800362c:	f3bf 8f4f 	dsb	sy
 8003630:	60fb      	str	r3, [r7, #12]
}
 8003632:	bf00      	nop
 8003634:	e7fe      	b.n	8003634 <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8003636:	4b07      	ldr	r3, [pc, #28]	; (8003654 <vTaskPlaceOnEventList+0x44>)
 8003638:	681b      	ldr	r3, [r3, #0]
 800363a:	3318      	adds	r3, #24
 800363c:	4619      	mov	r1, r3
 800363e:	6878      	ldr	r0, [r7, #4]
 8003640:	f7fe fe87 	bl	8002352 <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8003644:	2101      	movs	r1, #1
 8003646:	6838      	ldr	r0, [r7, #0]
 8003648:	f000 fa7c 	bl	8003b44 <prvAddCurrentTaskToDelayedList>
}
 800364c:	bf00      	nop
 800364e:	3710      	adds	r7, #16
 8003650:	46bd      	mov	sp, r7
 8003652:	bd80      	pop	{r7, pc}
 8003654:	20000f14 	.word	0x20000f14

08003658 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8003658:	b580      	push	{r7, lr}
 800365a:	b086      	sub	sp, #24
 800365c:	af00      	add	r7, sp, #0
 800365e:	60f8      	str	r0, [r7, #12]
 8003660:	60b9      	str	r1, [r7, #8]
 8003662:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 8003664:	68fb      	ldr	r3, [r7, #12]
 8003666:	2b00      	cmp	r3, #0
 8003668:	d10a      	bne.n	8003680 <vTaskPlaceOnEventListRestricted+0x28>
	__asm volatile
 800366a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800366e:	f383 8811 	msr	BASEPRI, r3
 8003672:	f3bf 8f6f 	isb	sy
 8003676:	f3bf 8f4f 	dsb	sy
 800367a:	617b      	str	r3, [r7, #20]
}
 800367c:	bf00      	nop
 800367e:	e7fe      	b.n	800367e <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8003680:	4b0a      	ldr	r3, [pc, #40]	; (80036ac <vTaskPlaceOnEventListRestricted+0x54>)
 8003682:	681b      	ldr	r3, [r3, #0]
 8003684:	3318      	adds	r3, #24
 8003686:	4619      	mov	r1, r3
 8003688:	68f8      	ldr	r0, [r7, #12]
 800368a:	f7fe fe3e 	bl	800230a <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 800368e:	687b      	ldr	r3, [r7, #4]
 8003690:	2b00      	cmp	r3, #0
 8003692:	d002      	beq.n	800369a <vTaskPlaceOnEventListRestricted+0x42>
		{
			xTicksToWait = portMAX_DELAY;
 8003694:	f04f 33ff 	mov.w	r3, #4294967295
 8003698:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 800369a:	6879      	ldr	r1, [r7, #4]
 800369c:	68b8      	ldr	r0, [r7, #8]
 800369e:	f000 fa51 	bl	8003b44 <prvAddCurrentTaskToDelayedList>
	}
 80036a2:	bf00      	nop
 80036a4:	3718      	adds	r7, #24
 80036a6:	46bd      	mov	sp, r7
 80036a8:	bd80      	pop	{r7, pc}
 80036aa:	bf00      	nop
 80036ac:	20000f14 	.word	0x20000f14

080036b0 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 80036b0:	b580      	push	{r7, lr}
 80036b2:	b086      	sub	sp, #24
 80036b4:	af00      	add	r7, sp, #0
 80036b6:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80036b8:	687b      	ldr	r3, [r7, #4]
 80036ba:	68db      	ldr	r3, [r3, #12]
 80036bc:	68db      	ldr	r3, [r3, #12]
 80036be:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 80036c0:	693b      	ldr	r3, [r7, #16]
 80036c2:	2b00      	cmp	r3, #0
 80036c4:	d10a      	bne.n	80036dc <xTaskRemoveFromEventList+0x2c>
	__asm volatile
 80036c6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80036ca:	f383 8811 	msr	BASEPRI, r3
 80036ce:	f3bf 8f6f 	isb	sy
 80036d2:	f3bf 8f4f 	dsb	sy
 80036d6:	60fb      	str	r3, [r7, #12]
}
 80036d8:	bf00      	nop
 80036da:	e7fe      	b.n	80036da <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 80036dc:	693b      	ldr	r3, [r7, #16]
 80036de:	3318      	adds	r3, #24
 80036e0:	4618      	mov	r0, r3
 80036e2:	f7fe fe6f 	bl	80023c4 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80036e6:	4b1e      	ldr	r3, [pc, #120]	; (8003760 <xTaskRemoveFromEventList+0xb0>)
 80036e8:	681b      	ldr	r3, [r3, #0]
 80036ea:	2b00      	cmp	r3, #0
 80036ec:	d11d      	bne.n	800372a <xTaskRemoveFromEventList+0x7a>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 80036ee:	693b      	ldr	r3, [r7, #16]
 80036f0:	3304      	adds	r3, #4
 80036f2:	4618      	mov	r0, r3
 80036f4:	f7fe fe66 	bl	80023c4 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 80036f8:	693b      	ldr	r3, [r7, #16]
 80036fa:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80036fc:	4b19      	ldr	r3, [pc, #100]	; (8003764 <xTaskRemoveFromEventList+0xb4>)
 80036fe:	681b      	ldr	r3, [r3, #0]
 8003700:	429a      	cmp	r2, r3
 8003702:	d903      	bls.n	800370c <xTaskRemoveFromEventList+0x5c>
 8003704:	693b      	ldr	r3, [r7, #16]
 8003706:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003708:	4a16      	ldr	r2, [pc, #88]	; (8003764 <xTaskRemoveFromEventList+0xb4>)
 800370a:	6013      	str	r3, [r2, #0]
 800370c:	693b      	ldr	r3, [r7, #16]
 800370e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003710:	4613      	mov	r3, r2
 8003712:	009b      	lsls	r3, r3, #2
 8003714:	4413      	add	r3, r2
 8003716:	009b      	lsls	r3, r3, #2
 8003718:	4a13      	ldr	r2, [pc, #76]	; (8003768 <xTaskRemoveFromEventList+0xb8>)
 800371a:	441a      	add	r2, r3
 800371c:	693b      	ldr	r3, [r7, #16]
 800371e:	3304      	adds	r3, #4
 8003720:	4619      	mov	r1, r3
 8003722:	4610      	mov	r0, r2
 8003724:	f7fe fdf1 	bl	800230a <vListInsertEnd>
 8003728:	e005      	b.n	8003736 <xTaskRemoveFromEventList+0x86>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 800372a:	693b      	ldr	r3, [r7, #16]
 800372c:	3318      	adds	r3, #24
 800372e:	4619      	mov	r1, r3
 8003730:	480e      	ldr	r0, [pc, #56]	; (800376c <xTaskRemoveFromEventList+0xbc>)
 8003732:	f7fe fdea 	bl	800230a <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8003736:	693b      	ldr	r3, [r7, #16]
 8003738:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800373a:	4b0d      	ldr	r3, [pc, #52]	; (8003770 <xTaskRemoveFromEventList+0xc0>)
 800373c:	681b      	ldr	r3, [r3, #0]
 800373e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003740:	429a      	cmp	r2, r3
 8003742:	d905      	bls.n	8003750 <xTaskRemoveFromEventList+0xa0>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 8003744:	2301      	movs	r3, #1
 8003746:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 8003748:	4b0a      	ldr	r3, [pc, #40]	; (8003774 <xTaskRemoveFromEventList+0xc4>)
 800374a:	2201      	movs	r2, #1
 800374c:	601a      	str	r2, [r3, #0]
 800374e:	e001      	b.n	8003754 <xTaskRemoveFromEventList+0xa4>
	}
	else
	{
		xReturn = pdFALSE;
 8003750:	2300      	movs	r3, #0
 8003752:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 8003754:	697b      	ldr	r3, [r7, #20]
}
 8003756:	4618      	mov	r0, r3
 8003758:	3718      	adds	r7, #24
 800375a:	46bd      	mov	sp, r7
 800375c:	bd80      	pop	{r7, pc}
 800375e:	bf00      	nop
 8003760:	20001410 	.word	0x20001410
 8003764:	200013f0 	.word	0x200013f0
 8003768:	20000f18 	.word	0x20000f18
 800376c:	200013a8 	.word	0x200013a8
 8003770:	20000f14 	.word	0x20000f14
 8003774:	200013fc 	.word	0x200013fc

08003778 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 8003778:	b480      	push	{r7}
 800377a:	b083      	sub	sp, #12
 800377c:	af00      	add	r7, sp, #0
 800377e:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 8003780:	4b06      	ldr	r3, [pc, #24]	; (800379c <vTaskInternalSetTimeOutState+0x24>)
 8003782:	681a      	ldr	r2, [r3, #0]
 8003784:	687b      	ldr	r3, [r7, #4]
 8003786:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 8003788:	4b05      	ldr	r3, [pc, #20]	; (80037a0 <vTaskInternalSetTimeOutState+0x28>)
 800378a:	681a      	ldr	r2, [r3, #0]
 800378c:	687b      	ldr	r3, [r7, #4]
 800378e:	605a      	str	r2, [r3, #4]
}
 8003790:	bf00      	nop
 8003792:	370c      	adds	r7, #12
 8003794:	46bd      	mov	sp, r7
 8003796:	f85d 7b04 	ldr.w	r7, [sp], #4
 800379a:	4770      	bx	lr
 800379c:	20001400 	.word	0x20001400
 80037a0:	200013ec 	.word	0x200013ec

080037a4 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 80037a4:	b580      	push	{r7, lr}
 80037a6:	b088      	sub	sp, #32
 80037a8:	af00      	add	r7, sp, #0
 80037aa:	6078      	str	r0, [r7, #4]
 80037ac:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 80037ae:	687b      	ldr	r3, [r7, #4]
 80037b0:	2b00      	cmp	r3, #0
 80037b2:	d10a      	bne.n	80037ca <xTaskCheckForTimeOut+0x26>
	__asm volatile
 80037b4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80037b8:	f383 8811 	msr	BASEPRI, r3
 80037bc:	f3bf 8f6f 	isb	sy
 80037c0:	f3bf 8f4f 	dsb	sy
 80037c4:	613b      	str	r3, [r7, #16]
}
 80037c6:	bf00      	nop
 80037c8:	e7fe      	b.n	80037c8 <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 80037ca:	683b      	ldr	r3, [r7, #0]
 80037cc:	2b00      	cmp	r3, #0
 80037ce:	d10a      	bne.n	80037e6 <xTaskCheckForTimeOut+0x42>
	__asm volatile
 80037d0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80037d4:	f383 8811 	msr	BASEPRI, r3
 80037d8:	f3bf 8f6f 	isb	sy
 80037dc:	f3bf 8f4f 	dsb	sy
 80037e0:	60fb      	str	r3, [r7, #12]
}
 80037e2:	bf00      	nop
 80037e4:	e7fe      	b.n	80037e4 <xTaskCheckForTimeOut+0x40>

	taskENTER_CRITICAL();
 80037e6:	f000 fe7d 	bl	80044e4 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 80037ea:	4b1d      	ldr	r3, [pc, #116]	; (8003860 <xTaskCheckForTimeOut+0xbc>)
 80037ec:	681b      	ldr	r3, [r3, #0]
 80037ee:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 80037f0:	687b      	ldr	r3, [r7, #4]
 80037f2:	685b      	ldr	r3, [r3, #4]
 80037f4:	69ba      	ldr	r2, [r7, #24]
 80037f6:	1ad3      	subs	r3, r2, r3
 80037f8:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 80037fa:	683b      	ldr	r3, [r7, #0]
 80037fc:	681b      	ldr	r3, [r3, #0]
 80037fe:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003802:	d102      	bne.n	800380a <xTaskCheckForTimeOut+0x66>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 8003804:	2300      	movs	r3, #0
 8003806:	61fb      	str	r3, [r7, #28]
 8003808:	e023      	b.n	8003852 <xTaskCheckForTimeOut+0xae>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 800380a:	687b      	ldr	r3, [r7, #4]
 800380c:	681a      	ldr	r2, [r3, #0]
 800380e:	4b15      	ldr	r3, [pc, #84]	; (8003864 <xTaskCheckForTimeOut+0xc0>)
 8003810:	681b      	ldr	r3, [r3, #0]
 8003812:	429a      	cmp	r2, r3
 8003814:	d007      	beq.n	8003826 <xTaskCheckForTimeOut+0x82>
 8003816:	687b      	ldr	r3, [r7, #4]
 8003818:	685b      	ldr	r3, [r3, #4]
 800381a:	69ba      	ldr	r2, [r7, #24]
 800381c:	429a      	cmp	r2, r3
 800381e:	d302      	bcc.n	8003826 <xTaskCheckForTimeOut+0x82>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 8003820:	2301      	movs	r3, #1
 8003822:	61fb      	str	r3, [r7, #28]
 8003824:	e015      	b.n	8003852 <xTaskCheckForTimeOut+0xae>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 8003826:	683b      	ldr	r3, [r7, #0]
 8003828:	681b      	ldr	r3, [r3, #0]
 800382a:	697a      	ldr	r2, [r7, #20]
 800382c:	429a      	cmp	r2, r3
 800382e:	d20b      	bcs.n	8003848 <xTaskCheckForTimeOut+0xa4>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 8003830:	683b      	ldr	r3, [r7, #0]
 8003832:	681a      	ldr	r2, [r3, #0]
 8003834:	697b      	ldr	r3, [r7, #20]
 8003836:	1ad2      	subs	r2, r2, r3
 8003838:	683b      	ldr	r3, [r7, #0]
 800383a:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 800383c:	6878      	ldr	r0, [r7, #4]
 800383e:	f7ff ff9b 	bl	8003778 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 8003842:	2300      	movs	r3, #0
 8003844:	61fb      	str	r3, [r7, #28]
 8003846:	e004      	b.n	8003852 <xTaskCheckForTimeOut+0xae>
		}
		else
		{
			*pxTicksToWait = 0;
 8003848:	683b      	ldr	r3, [r7, #0]
 800384a:	2200      	movs	r2, #0
 800384c:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 800384e:	2301      	movs	r3, #1
 8003850:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 8003852:	f000 fe77 	bl	8004544 <vPortExitCritical>

	return xReturn;
 8003856:	69fb      	ldr	r3, [r7, #28]
}
 8003858:	4618      	mov	r0, r3
 800385a:	3720      	adds	r7, #32
 800385c:	46bd      	mov	sp, r7
 800385e:	bd80      	pop	{r7, pc}
 8003860:	200013ec 	.word	0x200013ec
 8003864:	20001400 	.word	0x20001400

08003868 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 8003868:	b480      	push	{r7}
 800386a:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 800386c:	4b03      	ldr	r3, [pc, #12]	; (800387c <vTaskMissedYield+0x14>)
 800386e:	2201      	movs	r2, #1
 8003870:	601a      	str	r2, [r3, #0]
}
 8003872:	bf00      	nop
 8003874:	46bd      	mov	sp, r7
 8003876:	f85d 7b04 	ldr.w	r7, [sp], #4
 800387a:	4770      	bx	lr
 800387c:	200013fc 	.word	0x200013fc

08003880 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8003880:	b580      	push	{r7, lr}
 8003882:	b082      	sub	sp, #8
 8003884:	af00      	add	r7, sp, #0
 8003886:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8003888:	f000 f852 	bl	8003930 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 800388c:	4b06      	ldr	r3, [pc, #24]	; (80038a8 <prvIdleTask+0x28>)
 800388e:	681b      	ldr	r3, [r3, #0]
 8003890:	2b01      	cmp	r3, #1
 8003892:	d9f9      	bls.n	8003888 <prvIdleTask+0x8>
			{
				taskYIELD();
 8003894:	4b05      	ldr	r3, [pc, #20]	; (80038ac <prvIdleTask+0x2c>)
 8003896:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800389a:	601a      	str	r2, [r3, #0]
 800389c:	f3bf 8f4f 	dsb	sy
 80038a0:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 80038a4:	e7f0      	b.n	8003888 <prvIdleTask+0x8>
 80038a6:	bf00      	nop
 80038a8:	20000f18 	.word	0x20000f18
 80038ac:	e000ed04 	.word	0xe000ed04

080038b0 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 80038b0:	b580      	push	{r7, lr}
 80038b2:	b082      	sub	sp, #8
 80038b4:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 80038b6:	2300      	movs	r3, #0
 80038b8:	607b      	str	r3, [r7, #4]
 80038ba:	e00c      	b.n	80038d6 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 80038bc:	687a      	ldr	r2, [r7, #4]
 80038be:	4613      	mov	r3, r2
 80038c0:	009b      	lsls	r3, r3, #2
 80038c2:	4413      	add	r3, r2
 80038c4:	009b      	lsls	r3, r3, #2
 80038c6:	4a12      	ldr	r2, [pc, #72]	; (8003910 <prvInitialiseTaskLists+0x60>)
 80038c8:	4413      	add	r3, r2
 80038ca:	4618      	mov	r0, r3
 80038cc:	f7fe fcf0 	bl	80022b0 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 80038d0:	687b      	ldr	r3, [r7, #4]
 80038d2:	3301      	adds	r3, #1
 80038d4:	607b      	str	r3, [r7, #4]
 80038d6:	687b      	ldr	r3, [r7, #4]
 80038d8:	2b37      	cmp	r3, #55	; 0x37
 80038da:	d9ef      	bls.n	80038bc <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 80038dc:	480d      	ldr	r0, [pc, #52]	; (8003914 <prvInitialiseTaskLists+0x64>)
 80038de:	f7fe fce7 	bl	80022b0 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 80038e2:	480d      	ldr	r0, [pc, #52]	; (8003918 <prvInitialiseTaskLists+0x68>)
 80038e4:	f7fe fce4 	bl	80022b0 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 80038e8:	480c      	ldr	r0, [pc, #48]	; (800391c <prvInitialiseTaskLists+0x6c>)
 80038ea:	f7fe fce1 	bl	80022b0 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 80038ee:	480c      	ldr	r0, [pc, #48]	; (8003920 <prvInitialiseTaskLists+0x70>)
 80038f0:	f7fe fcde 	bl	80022b0 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 80038f4:	480b      	ldr	r0, [pc, #44]	; (8003924 <prvInitialiseTaskLists+0x74>)
 80038f6:	f7fe fcdb 	bl	80022b0 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 80038fa:	4b0b      	ldr	r3, [pc, #44]	; (8003928 <prvInitialiseTaskLists+0x78>)
 80038fc:	4a05      	ldr	r2, [pc, #20]	; (8003914 <prvInitialiseTaskLists+0x64>)
 80038fe:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8003900:	4b0a      	ldr	r3, [pc, #40]	; (800392c <prvInitialiseTaskLists+0x7c>)
 8003902:	4a05      	ldr	r2, [pc, #20]	; (8003918 <prvInitialiseTaskLists+0x68>)
 8003904:	601a      	str	r2, [r3, #0]
}
 8003906:	bf00      	nop
 8003908:	3708      	adds	r7, #8
 800390a:	46bd      	mov	sp, r7
 800390c:	bd80      	pop	{r7, pc}
 800390e:	bf00      	nop
 8003910:	20000f18 	.word	0x20000f18
 8003914:	20001378 	.word	0x20001378
 8003918:	2000138c 	.word	0x2000138c
 800391c:	200013a8 	.word	0x200013a8
 8003920:	200013bc 	.word	0x200013bc
 8003924:	200013d4 	.word	0x200013d4
 8003928:	200013a0 	.word	0x200013a0
 800392c:	200013a4 	.word	0x200013a4

08003930 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8003930:	b580      	push	{r7, lr}
 8003932:	b082      	sub	sp, #8
 8003934:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8003936:	e019      	b.n	800396c <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 8003938:	f000 fdd4 	bl	80044e4 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800393c:	4b10      	ldr	r3, [pc, #64]	; (8003980 <prvCheckTasksWaitingTermination+0x50>)
 800393e:	68db      	ldr	r3, [r3, #12]
 8003940:	68db      	ldr	r3, [r3, #12]
 8003942:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8003944:	687b      	ldr	r3, [r7, #4]
 8003946:	3304      	adds	r3, #4
 8003948:	4618      	mov	r0, r3
 800394a:	f7fe fd3b 	bl	80023c4 <uxListRemove>
				--uxCurrentNumberOfTasks;
 800394e:	4b0d      	ldr	r3, [pc, #52]	; (8003984 <prvCheckTasksWaitingTermination+0x54>)
 8003950:	681b      	ldr	r3, [r3, #0]
 8003952:	3b01      	subs	r3, #1
 8003954:	4a0b      	ldr	r2, [pc, #44]	; (8003984 <prvCheckTasksWaitingTermination+0x54>)
 8003956:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 8003958:	4b0b      	ldr	r3, [pc, #44]	; (8003988 <prvCheckTasksWaitingTermination+0x58>)
 800395a:	681b      	ldr	r3, [r3, #0]
 800395c:	3b01      	subs	r3, #1
 800395e:	4a0a      	ldr	r2, [pc, #40]	; (8003988 <prvCheckTasksWaitingTermination+0x58>)
 8003960:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 8003962:	f000 fdef 	bl	8004544 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 8003966:	6878      	ldr	r0, [r7, #4]
 8003968:	f000 f810 	bl	800398c <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800396c:	4b06      	ldr	r3, [pc, #24]	; (8003988 <prvCheckTasksWaitingTermination+0x58>)
 800396e:	681b      	ldr	r3, [r3, #0]
 8003970:	2b00      	cmp	r3, #0
 8003972:	d1e1      	bne.n	8003938 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 8003974:	bf00      	nop
 8003976:	bf00      	nop
 8003978:	3708      	adds	r7, #8
 800397a:	46bd      	mov	sp, r7
 800397c:	bd80      	pop	{r7, pc}
 800397e:	bf00      	nop
 8003980:	200013bc 	.word	0x200013bc
 8003984:	200013e8 	.word	0x200013e8
 8003988:	200013d0 	.word	0x200013d0

0800398c <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 800398c:	b580      	push	{r7, lr}
 800398e:	b084      	sub	sp, #16
 8003990:	af00      	add	r7, sp, #0
 8003992:	6078      	str	r0, [r7, #4]
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 8003994:	687b      	ldr	r3, [r7, #4]
 8003996:	f893 3059 	ldrb.w	r3, [r3, #89]	; 0x59
 800399a:	2b00      	cmp	r3, #0
 800399c:	d108      	bne.n	80039b0 <prvDeleteTCB+0x24>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 800399e:	687b      	ldr	r3, [r7, #4]
 80039a0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80039a2:	4618      	mov	r0, r3
 80039a4:	f000 ff8c 	bl	80048c0 <vPortFree>
				vPortFree( pxTCB );
 80039a8:	6878      	ldr	r0, [r7, #4]
 80039aa:	f000 ff89 	bl	80048c0 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 80039ae:	e018      	b.n	80039e2 <prvDeleteTCB+0x56>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 80039b0:	687b      	ldr	r3, [r7, #4]
 80039b2:	f893 3059 	ldrb.w	r3, [r3, #89]	; 0x59
 80039b6:	2b01      	cmp	r3, #1
 80039b8:	d103      	bne.n	80039c2 <prvDeleteTCB+0x36>
				vPortFree( pxTCB );
 80039ba:	6878      	ldr	r0, [r7, #4]
 80039bc:	f000 ff80 	bl	80048c0 <vPortFree>
	}
 80039c0:	e00f      	b.n	80039e2 <prvDeleteTCB+0x56>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 80039c2:	687b      	ldr	r3, [r7, #4]
 80039c4:	f893 3059 	ldrb.w	r3, [r3, #89]	; 0x59
 80039c8:	2b02      	cmp	r3, #2
 80039ca:	d00a      	beq.n	80039e2 <prvDeleteTCB+0x56>
	__asm volatile
 80039cc:	f04f 0350 	mov.w	r3, #80	; 0x50
 80039d0:	f383 8811 	msr	BASEPRI, r3
 80039d4:	f3bf 8f6f 	isb	sy
 80039d8:	f3bf 8f4f 	dsb	sy
 80039dc:	60fb      	str	r3, [r7, #12]
}
 80039de:	bf00      	nop
 80039e0:	e7fe      	b.n	80039e0 <prvDeleteTCB+0x54>
	}
 80039e2:	bf00      	nop
 80039e4:	3710      	adds	r7, #16
 80039e6:	46bd      	mov	sp, r7
 80039e8:	bd80      	pop	{r7, pc}
	...

080039ec <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 80039ec:	b480      	push	{r7}
 80039ee:	b083      	sub	sp, #12
 80039f0:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80039f2:	4b0c      	ldr	r3, [pc, #48]	; (8003a24 <prvResetNextTaskUnblockTime+0x38>)
 80039f4:	681b      	ldr	r3, [r3, #0]
 80039f6:	681b      	ldr	r3, [r3, #0]
 80039f8:	2b00      	cmp	r3, #0
 80039fa:	d104      	bne.n	8003a06 <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 80039fc:	4b0a      	ldr	r3, [pc, #40]	; (8003a28 <prvResetNextTaskUnblockTime+0x3c>)
 80039fe:	f04f 32ff 	mov.w	r2, #4294967295
 8003a02:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8003a04:	e008      	b.n	8003a18 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8003a06:	4b07      	ldr	r3, [pc, #28]	; (8003a24 <prvResetNextTaskUnblockTime+0x38>)
 8003a08:	681b      	ldr	r3, [r3, #0]
 8003a0a:	68db      	ldr	r3, [r3, #12]
 8003a0c:	68db      	ldr	r3, [r3, #12]
 8003a0e:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8003a10:	687b      	ldr	r3, [r7, #4]
 8003a12:	685b      	ldr	r3, [r3, #4]
 8003a14:	4a04      	ldr	r2, [pc, #16]	; (8003a28 <prvResetNextTaskUnblockTime+0x3c>)
 8003a16:	6013      	str	r3, [r2, #0]
}
 8003a18:	bf00      	nop
 8003a1a:	370c      	adds	r7, #12
 8003a1c:	46bd      	mov	sp, r7
 8003a1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a22:	4770      	bx	lr
 8003a24:	200013a0 	.word	0x200013a0
 8003a28:	20001408 	.word	0x20001408

08003a2c <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 8003a2c:	b480      	push	{r7}
 8003a2e:	b083      	sub	sp, #12
 8003a30:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 8003a32:	4b0b      	ldr	r3, [pc, #44]	; (8003a60 <xTaskGetSchedulerState+0x34>)
 8003a34:	681b      	ldr	r3, [r3, #0]
 8003a36:	2b00      	cmp	r3, #0
 8003a38:	d102      	bne.n	8003a40 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 8003a3a:	2301      	movs	r3, #1
 8003a3c:	607b      	str	r3, [r7, #4]
 8003a3e:	e008      	b.n	8003a52 <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8003a40:	4b08      	ldr	r3, [pc, #32]	; (8003a64 <xTaskGetSchedulerState+0x38>)
 8003a42:	681b      	ldr	r3, [r3, #0]
 8003a44:	2b00      	cmp	r3, #0
 8003a46:	d102      	bne.n	8003a4e <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 8003a48:	2302      	movs	r3, #2
 8003a4a:	607b      	str	r3, [r7, #4]
 8003a4c:	e001      	b.n	8003a52 <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 8003a4e:	2300      	movs	r3, #0
 8003a50:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 8003a52:	687b      	ldr	r3, [r7, #4]
	}
 8003a54:	4618      	mov	r0, r3
 8003a56:	370c      	adds	r7, #12
 8003a58:	46bd      	mov	sp, r7
 8003a5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a5e:	4770      	bx	lr
 8003a60:	200013f4 	.word	0x200013f4
 8003a64:	20001410 	.word	0x20001410

08003a68 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 8003a68:	b580      	push	{r7, lr}
 8003a6a:	b086      	sub	sp, #24
 8003a6c:	af00      	add	r7, sp, #0
 8003a6e:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 8003a70:	687b      	ldr	r3, [r7, #4]
 8003a72:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 8003a74:	2300      	movs	r3, #0
 8003a76:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8003a78:	687b      	ldr	r3, [r7, #4]
 8003a7a:	2b00      	cmp	r3, #0
 8003a7c:	d056      	beq.n	8003b2c <xTaskPriorityDisinherit+0xc4>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 8003a7e:	4b2e      	ldr	r3, [pc, #184]	; (8003b38 <xTaskPriorityDisinherit+0xd0>)
 8003a80:	681b      	ldr	r3, [r3, #0]
 8003a82:	693a      	ldr	r2, [r7, #16]
 8003a84:	429a      	cmp	r2, r3
 8003a86:	d00a      	beq.n	8003a9e <xTaskPriorityDisinherit+0x36>
	__asm volatile
 8003a88:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003a8c:	f383 8811 	msr	BASEPRI, r3
 8003a90:	f3bf 8f6f 	isb	sy
 8003a94:	f3bf 8f4f 	dsb	sy
 8003a98:	60fb      	str	r3, [r7, #12]
}
 8003a9a:	bf00      	nop
 8003a9c:	e7fe      	b.n	8003a9c <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 8003a9e:	693b      	ldr	r3, [r7, #16]
 8003aa0:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003aa2:	2b00      	cmp	r3, #0
 8003aa4:	d10a      	bne.n	8003abc <xTaskPriorityDisinherit+0x54>
	__asm volatile
 8003aa6:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003aaa:	f383 8811 	msr	BASEPRI, r3
 8003aae:	f3bf 8f6f 	isb	sy
 8003ab2:	f3bf 8f4f 	dsb	sy
 8003ab6:	60bb      	str	r3, [r7, #8]
}
 8003ab8:	bf00      	nop
 8003aba:	e7fe      	b.n	8003aba <xTaskPriorityDisinherit+0x52>
			( pxTCB->uxMutexesHeld )--;
 8003abc:	693b      	ldr	r3, [r7, #16]
 8003abe:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003ac0:	1e5a      	subs	r2, r3, #1
 8003ac2:	693b      	ldr	r3, [r7, #16]
 8003ac4:	651a      	str	r2, [r3, #80]	; 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 8003ac6:	693b      	ldr	r3, [r7, #16]
 8003ac8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003aca:	693b      	ldr	r3, [r7, #16]
 8003acc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003ace:	429a      	cmp	r2, r3
 8003ad0:	d02c      	beq.n	8003b2c <xTaskPriorityDisinherit+0xc4>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 8003ad2:	693b      	ldr	r3, [r7, #16]
 8003ad4:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003ad6:	2b00      	cmp	r3, #0
 8003ad8:	d128      	bne.n	8003b2c <xTaskPriorityDisinherit+0xc4>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8003ada:	693b      	ldr	r3, [r7, #16]
 8003adc:	3304      	adds	r3, #4
 8003ade:	4618      	mov	r0, r3
 8003ae0:	f7fe fc70 	bl	80023c4 <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 8003ae4:	693b      	ldr	r3, [r7, #16]
 8003ae6:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8003ae8:	693b      	ldr	r3, [r7, #16]
 8003aea:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8003aec:	693b      	ldr	r3, [r7, #16]
 8003aee:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003af0:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 8003af4:	693b      	ldr	r3, [r7, #16]
 8003af6:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 8003af8:	693b      	ldr	r3, [r7, #16]
 8003afa:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003afc:	4b0f      	ldr	r3, [pc, #60]	; (8003b3c <xTaskPriorityDisinherit+0xd4>)
 8003afe:	681b      	ldr	r3, [r3, #0]
 8003b00:	429a      	cmp	r2, r3
 8003b02:	d903      	bls.n	8003b0c <xTaskPriorityDisinherit+0xa4>
 8003b04:	693b      	ldr	r3, [r7, #16]
 8003b06:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003b08:	4a0c      	ldr	r2, [pc, #48]	; (8003b3c <xTaskPriorityDisinherit+0xd4>)
 8003b0a:	6013      	str	r3, [r2, #0]
 8003b0c:	693b      	ldr	r3, [r7, #16]
 8003b0e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003b10:	4613      	mov	r3, r2
 8003b12:	009b      	lsls	r3, r3, #2
 8003b14:	4413      	add	r3, r2
 8003b16:	009b      	lsls	r3, r3, #2
 8003b18:	4a09      	ldr	r2, [pc, #36]	; (8003b40 <xTaskPriorityDisinherit+0xd8>)
 8003b1a:	441a      	add	r2, r3
 8003b1c:	693b      	ldr	r3, [r7, #16]
 8003b1e:	3304      	adds	r3, #4
 8003b20:	4619      	mov	r1, r3
 8003b22:	4610      	mov	r0, r2
 8003b24:	f7fe fbf1 	bl	800230a <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 8003b28:	2301      	movs	r3, #1
 8003b2a:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8003b2c:	697b      	ldr	r3, [r7, #20]
	}
 8003b2e:	4618      	mov	r0, r3
 8003b30:	3718      	adds	r7, #24
 8003b32:	46bd      	mov	sp, r7
 8003b34:	bd80      	pop	{r7, pc}
 8003b36:	bf00      	nop
 8003b38:	20000f14 	.word	0x20000f14
 8003b3c:	200013f0 	.word	0x200013f0
 8003b40:	20000f18 	.word	0x20000f18

08003b44 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8003b44:	b580      	push	{r7, lr}
 8003b46:	b084      	sub	sp, #16
 8003b48:	af00      	add	r7, sp, #0
 8003b4a:	6078      	str	r0, [r7, #4]
 8003b4c:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 8003b4e:	4b21      	ldr	r3, [pc, #132]	; (8003bd4 <prvAddCurrentTaskToDelayedList+0x90>)
 8003b50:	681b      	ldr	r3, [r3, #0]
 8003b52:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8003b54:	4b20      	ldr	r3, [pc, #128]	; (8003bd8 <prvAddCurrentTaskToDelayedList+0x94>)
 8003b56:	681b      	ldr	r3, [r3, #0]
 8003b58:	3304      	adds	r3, #4
 8003b5a:	4618      	mov	r0, r3
 8003b5c:	f7fe fc32 	bl	80023c4 <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8003b60:	687b      	ldr	r3, [r7, #4]
 8003b62:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003b66:	d10a      	bne.n	8003b7e <prvAddCurrentTaskToDelayedList+0x3a>
 8003b68:	683b      	ldr	r3, [r7, #0]
 8003b6a:	2b00      	cmp	r3, #0
 8003b6c:	d007      	beq.n	8003b7e <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8003b6e:	4b1a      	ldr	r3, [pc, #104]	; (8003bd8 <prvAddCurrentTaskToDelayedList+0x94>)
 8003b70:	681b      	ldr	r3, [r3, #0]
 8003b72:	3304      	adds	r3, #4
 8003b74:	4619      	mov	r1, r3
 8003b76:	4819      	ldr	r0, [pc, #100]	; (8003bdc <prvAddCurrentTaskToDelayedList+0x98>)
 8003b78:	f7fe fbc7 	bl	800230a <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8003b7c:	e026      	b.n	8003bcc <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 8003b7e:	68fa      	ldr	r2, [r7, #12]
 8003b80:	687b      	ldr	r3, [r7, #4]
 8003b82:	4413      	add	r3, r2
 8003b84:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8003b86:	4b14      	ldr	r3, [pc, #80]	; (8003bd8 <prvAddCurrentTaskToDelayedList+0x94>)
 8003b88:	681b      	ldr	r3, [r3, #0]
 8003b8a:	68ba      	ldr	r2, [r7, #8]
 8003b8c:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 8003b8e:	68ba      	ldr	r2, [r7, #8]
 8003b90:	68fb      	ldr	r3, [r7, #12]
 8003b92:	429a      	cmp	r2, r3
 8003b94:	d209      	bcs.n	8003baa <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8003b96:	4b12      	ldr	r3, [pc, #72]	; (8003be0 <prvAddCurrentTaskToDelayedList+0x9c>)
 8003b98:	681a      	ldr	r2, [r3, #0]
 8003b9a:	4b0f      	ldr	r3, [pc, #60]	; (8003bd8 <prvAddCurrentTaskToDelayedList+0x94>)
 8003b9c:	681b      	ldr	r3, [r3, #0]
 8003b9e:	3304      	adds	r3, #4
 8003ba0:	4619      	mov	r1, r3
 8003ba2:	4610      	mov	r0, r2
 8003ba4:	f7fe fbd5 	bl	8002352 <vListInsert>
}
 8003ba8:	e010      	b.n	8003bcc <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8003baa:	4b0e      	ldr	r3, [pc, #56]	; (8003be4 <prvAddCurrentTaskToDelayedList+0xa0>)
 8003bac:	681a      	ldr	r2, [r3, #0]
 8003bae:	4b0a      	ldr	r3, [pc, #40]	; (8003bd8 <prvAddCurrentTaskToDelayedList+0x94>)
 8003bb0:	681b      	ldr	r3, [r3, #0]
 8003bb2:	3304      	adds	r3, #4
 8003bb4:	4619      	mov	r1, r3
 8003bb6:	4610      	mov	r0, r2
 8003bb8:	f7fe fbcb 	bl	8002352 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8003bbc:	4b0a      	ldr	r3, [pc, #40]	; (8003be8 <prvAddCurrentTaskToDelayedList+0xa4>)
 8003bbe:	681b      	ldr	r3, [r3, #0]
 8003bc0:	68ba      	ldr	r2, [r7, #8]
 8003bc2:	429a      	cmp	r2, r3
 8003bc4:	d202      	bcs.n	8003bcc <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 8003bc6:	4a08      	ldr	r2, [pc, #32]	; (8003be8 <prvAddCurrentTaskToDelayedList+0xa4>)
 8003bc8:	68bb      	ldr	r3, [r7, #8]
 8003bca:	6013      	str	r3, [r2, #0]
}
 8003bcc:	bf00      	nop
 8003bce:	3710      	adds	r7, #16
 8003bd0:	46bd      	mov	sp, r7
 8003bd2:	bd80      	pop	{r7, pc}
 8003bd4:	200013ec 	.word	0x200013ec
 8003bd8:	20000f14 	.word	0x20000f14
 8003bdc:	200013d4 	.word	0x200013d4
 8003be0:	200013a4 	.word	0x200013a4
 8003be4:	200013a0 	.word	0x200013a0
 8003be8:	20001408 	.word	0x20001408

08003bec <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 8003bec:	b580      	push	{r7, lr}
 8003bee:	b08a      	sub	sp, #40	; 0x28
 8003bf0:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 8003bf2:	2300      	movs	r3, #0
 8003bf4:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 8003bf6:	f000 fb07 	bl	8004208 <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 8003bfa:	4b1c      	ldr	r3, [pc, #112]	; (8003c6c <xTimerCreateTimerTask+0x80>)
 8003bfc:	681b      	ldr	r3, [r3, #0]
 8003bfe:	2b00      	cmp	r3, #0
 8003c00:	d021      	beq.n	8003c46 <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 8003c02:	2300      	movs	r3, #0
 8003c04:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 8003c06:	2300      	movs	r3, #0
 8003c08:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 8003c0a:	1d3a      	adds	r2, r7, #4
 8003c0c:	f107 0108 	add.w	r1, r7, #8
 8003c10:	f107 030c 	add.w	r3, r7, #12
 8003c14:	4618      	mov	r0, r3
 8003c16:	f7fe fb31 	bl	800227c <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 8003c1a:	6879      	ldr	r1, [r7, #4]
 8003c1c:	68bb      	ldr	r3, [r7, #8]
 8003c1e:	68fa      	ldr	r2, [r7, #12]
 8003c20:	9202      	str	r2, [sp, #8]
 8003c22:	9301      	str	r3, [sp, #4]
 8003c24:	2302      	movs	r3, #2
 8003c26:	9300      	str	r3, [sp, #0]
 8003c28:	2300      	movs	r3, #0
 8003c2a:	460a      	mov	r2, r1
 8003c2c:	4910      	ldr	r1, [pc, #64]	; (8003c70 <xTimerCreateTimerTask+0x84>)
 8003c2e:	4811      	ldr	r0, [pc, #68]	; (8003c74 <xTimerCreateTimerTask+0x88>)
 8003c30:	f7ff f8de 	bl	8002df0 <xTaskCreateStatic>
 8003c34:	4603      	mov	r3, r0
 8003c36:	4a10      	ldr	r2, [pc, #64]	; (8003c78 <xTimerCreateTimerTask+0x8c>)
 8003c38:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 8003c3a:	4b0f      	ldr	r3, [pc, #60]	; (8003c78 <xTimerCreateTimerTask+0x8c>)
 8003c3c:	681b      	ldr	r3, [r3, #0]
 8003c3e:	2b00      	cmp	r3, #0
 8003c40:	d001      	beq.n	8003c46 <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 8003c42:	2301      	movs	r3, #1
 8003c44:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 8003c46:	697b      	ldr	r3, [r7, #20]
 8003c48:	2b00      	cmp	r3, #0
 8003c4a:	d10a      	bne.n	8003c62 <xTimerCreateTimerTask+0x76>
	__asm volatile
 8003c4c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003c50:	f383 8811 	msr	BASEPRI, r3
 8003c54:	f3bf 8f6f 	isb	sy
 8003c58:	f3bf 8f4f 	dsb	sy
 8003c5c:	613b      	str	r3, [r7, #16]
}
 8003c5e:	bf00      	nop
 8003c60:	e7fe      	b.n	8003c60 <xTimerCreateTimerTask+0x74>
	return xReturn;
 8003c62:	697b      	ldr	r3, [r7, #20]
}
 8003c64:	4618      	mov	r0, r3
 8003c66:	3718      	adds	r7, #24
 8003c68:	46bd      	mov	sp, r7
 8003c6a:	bd80      	pop	{r7, pc}
 8003c6c:	20001444 	.word	0x20001444
 8003c70:	0800a268 	.word	0x0800a268
 8003c74:	08003db1 	.word	0x08003db1
 8003c78:	20001448 	.word	0x20001448

08003c7c <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 8003c7c:	b580      	push	{r7, lr}
 8003c7e:	b08a      	sub	sp, #40	; 0x28
 8003c80:	af00      	add	r7, sp, #0
 8003c82:	60f8      	str	r0, [r7, #12]
 8003c84:	60b9      	str	r1, [r7, #8]
 8003c86:	607a      	str	r2, [r7, #4]
 8003c88:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 8003c8a:	2300      	movs	r3, #0
 8003c8c:	627b      	str	r3, [r7, #36]	; 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 8003c8e:	68fb      	ldr	r3, [r7, #12]
 8003c90:	2b00      	cmp	r3, #0
 8003c92:	d10a      	bne.n	8003caa <xTimerGenericCommand+0x2e>
	__asm volatile
 8003c94:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003c98:	f383 8811 	msr	BASEPRI, r3
 8003c9c:	f3bf 8f6f 	isb	sy
 8003ca0:	f3bf 8f4f 	dsb	sy
 8003ca4:	623b      	str	r3, [r7, #32]
}
 8003ca6:	bf00      	nop
 8003ca8:	e7fe      	b.n	8003ca8 <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 8003caa:	4b1a      	ldr	r3, [pc, #104]	; (8003d14 <xTimerGenericCommand+0x98>)
 8003cac:	681b      	ldr	r3, [r3, #0]
 8003cae:	2b00      	cmp	r3, #0
 8003cb0:	d02a      	beq.n	8003d08 <xTimerGenericCommand+0x8c>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 8003cb2:	68bb      	ldr	r3, [r7, #8]
 8003cb4:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 8003cb6:	687b      	ldr	r3, [r7, #4]
 8003cb8:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 8003cba:	68fb      	ldr	r3, [r7, #12]
 8003cbc:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 8003cbe:	68bb      	ldr	r3, [r7, #8]
 8003cc0:	2b05      	cmp	r3, #5
 8003cc2:	dc18      	bgt.n	8003cf6 <xTimerGenericCommand+0x7a>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 8003cc4:	f7ff feb2 	bl	8003a2c <xTaskGetSchedulerState>
 8003cc8:	4603      	mov	r3, r0
 8003cca:	2b02      	cmp	r3, #2
 8003ccc:	d109      	bne.n	8003ce2 <xTimerGenericCommand+0x66>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 8003cce:	4b11      	ldr	r3, [pc, #68]	; (8003d14 <xTimerGenericCommand+0x98>)
 8003cd0:	6818      	ldr	r0, [r3, #0]
 8003cd2:	f107 0110 	add.w	r1, r7, #16
 8003cd6:	2300      	movs	r3, #0
 8003cd8:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8003cda:	f7fe fca1 	bl	8002620 <xQueueGenericSend>
 8003cde:	6278      	str	r0, [r7, #36]	; 0x24
 8003ce0:	e012      	b.n	8003d08 <xTimerGenericCommand+0x8c>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 8003ce2:	4b0c      	ldr	r3, [pc, #48]	; (8003d14 <xTimerGenericCommand+0x98>)
 8003ce4:	6818      	ldr	r0, [r3, #0]
 8003ce6:	f107 0110 	add.w	r1, r7, #16
 8003cea:	2300      	movs	r3, #0
 8003cec:	2200      	movs	r2, #0
 8003cee:	f7fe fc97 	bl	8002620 <xQueueGenericSend>
 8003cf2:	6278      	str	r0, [r7, #36]	; 0x24
 8003cf4:	e008      	b.n	8003d08 <xTimerGenericCommand+0x8c>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 8003cf6:	4b07      	ldr	r3, [pc, #28]	; (8003d14 <xTimerGenericCommand+0x98>)
 8003cf8:	6818      	ldr	r0, [r3, #0]
 8003cfa:	f107 0110 	add.w	r1, r7, #16
 8003cfe:	2300      	movs	r3, #0
 8003d00:	683a      	ldr	r2, [r7, #0]
 8003d02:	f7fe fd8b 	bl	800281c <xQueueGenericSendFromISR>
 8003d06:	6278      	str	r0, [r7, #36]	; 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 8003d08:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 8003d0a:	4618      	mov	r0, r3
 8003d0c:	3728      	adds	r7, #40	; 0x28
 8003d0e:	46bd      	mov	sp, r7
 8003d10:	bd80      	pop	{r7, pc}
 8003d12:	bf00      	nop
 8003d14:	20001444 	.word	0x20001444

08003d18 <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 8003d18:	b580      	push	{r7, lr}
 8003d1a:	b088      	sub	sp, #32
 8003d1c:	af02      	add	r7, sp, #8
 8003d1e:	6078      	str	r0, [r7, #4]
 8003d20:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8003d22:	4b22      	ldr	r3, [pc, #136]	; (8003dac <prvProcessExpiredTimer+0x94>)
 8003d24:	681b      	ldr	r3, [r3, #0]
 8003d26:	68db      	ldr	r3, [r3, #12]
 8003d28:	68db      	ldr	r3, [r3, #12]
 8003d2a:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8003d2c:	697b      	ldr	r3, [r7, #20]
 8003d2e:	3304      	adds	r3, #4
 8003d30:	4618      	mov	r0, r3
 8003d32:	f7fe fb47 	bl	80023c4 <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto-reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8003d36:	697b      	ldr	r3, [r7, #20]
 8003d38:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8003d3c:	f003 0304 	and.w	r3, r3, #4
 8003d40:	2b00      	cmp	r3, #0
 8003d42:	d022      	beq.n	8003d8a <prvProcessExpiredTimer+0x72>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 8003d44:	697b      	ldr	r3, [r7, #20]
 8003d46:	699a      	ldr	r2, [r3, #24]
 8003d48:	687b      	ldr	r3, [r7, #4]
 8003d4a:	18d1      	adds	r1, r2, r3
 8003d4c:	687b      	ldr	r3, [r7, #4]
 8003d4e:	683a      	ldr	r2, [r7, #0]
 8003d50:	6978      	ldr	r0, [r7, #20]
 8003d52:	f000 f8d1 	bl	8003ef8 <prvInsertTimerInActiveList>
 8003d56:	4603      	mov	r3, r0
 8003d58:	2b00      	cmp	r3, #0
 8003d5a:	d01f      	beq.n	8003d9c <prvProcessExpiredTimer+0x84>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8003d5c:	2300      	movs	r3, #0
 8003d5e:	9300      	str	r3, [sp, #0]
 8003d60:	2300      	movs	r3, #0
 8003d62:	687a      	ldr	r2, [r7, #4]
 8003d64:	2100      	movs	r1, #0
 8003d66:	6978      	ldr	r0, [r7, #20]
 8003d68:	f7ff ff88 	bl	8003c7c <xTimerGenericCommand>
 8003d6c:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 8003d6e:	693b      	ldr	r3, [r7, #16]
 8003d70:	2b00      	cmp	r3, #0
 8003d72:	d113      	bne.n	8003d9c <prvProcessExpiredTimer+0x84>
	__asm volatile
 8003d74:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003d78:	f383 8811 	msr	BASEPRI, r3
 8003d7c:	f3bf 8f6f 	isb	sy
 8003d80:	f3bf 8f4f 	dsb	sy
 8003d84:	60fb      	str	r3, [r7, #12]
}
 8003d86:	bf00      	nop
 8003d88:	e7fe      	b.n	8003d88 <prvProcessExpiredTimer+0x70>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8003d8a:	697b      	ldr	r3, [r7, #20]
 8003d8c:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8003d90:	f023 0301 	bic.w	r3, r3, #1
 8003d94:	b2da      	uxtb	r2, r3
 8003d96:	697b      	ldr	r3, [r7, #20]
 8003d98:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8003d9c:	697b      	ldr	r3, [r7, #20]
 8003d9e:	6a1b      	ldr	r3, [r3, #32]
 8003da0:	6978      	ldr	r0, [r7, #20]
 8003da2:	4798      	blx	r3
}
 8003da4:	bf00      	nop
 8003da6:	3718      	adds	r7, #24
 8003da8:	46bd      	mov	sp, r7
 8003daa:	bd80      	pop	{r7, pc}
 8003dac:	2000143c 	.word	0x2000143c

08003db0 <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 8003db0:	b580      	push	{r7, lr}
 8003db2:	b084      	sub	sp, #16
 8003db4:	af00      	add	r7, sp, #0
 8003db6:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8003db8:	f107 0308 	add.w	r3, r7, #8
 8003dbc:	4618      	mov	r0, r3
 8003dbe:	f000 f857 	bl	8003e70 <prvGetNextExpireTime>
 8003dc2:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 8003dc4:	68bb      	ldr	r3, [r7, #8]
 8003dc6:	4619      	mov	r1, r3
 8003dc8:	68f8      	ldr	r0, [r7, #12]
 8003dca:	f000 f803 	bl	8003dd4 <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 8003dce:	f000 f8d5 	bl	8003f7c <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8003dd2:	e7f1      	b.n	8003db8 <prvTimerTask+0x8>

08003dd4 <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 8003dd4:	b580      	push	{r7, lr}
 8003dd6:	b084      	sub	sp, #16
 8003dd8:	af00      	add	r7, sp, #0
 8003dda:	6078      	str	r0, [r7, #4]
 8003ddc:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 8003dde:	f7ff fa43 	bl	8003268 <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8003de2:	f107 0308 	add.w	r3, r7, #8
 8003de6:	4618      	mov	r0, r3
 8003de8:	f000 f866 	bl	8003eb8 <prvSampleTimeNow>
 8003dec:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 8003dee:	68bb      	ldr	r3, [r7, #8]
 8003df0:	2b00      	cmp	r3, #0
 8003df2:	d130      	bne.n	8003e56 <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 8003df4:	683b      	ldr	r3, [r7, #0]
 8003df6:	2b00      	cmp	r3, #0
 8003df8:	d10a      	bne.n	8003e10 <prvProcessTimerOrBlockTask+0x3c>
 8003dfa:	687a      	ldr	r2, [r7, #4]
 8003dfc:	68fb      	ldr	r3, [r7, #12]
 8003dfe:	429a      	cmp	r2, r3
 8003e00:	d806      	bhi.n	8003e10 <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 8003e02:	f7ff fa3f 	bl	8003284 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 8003e06:	68f9      	ldr	r1, [r7, #12]
 8003e08:	6878      	ldr	r0, [r7, #4]
 8003e0a:	f7ff ff85 	bl	8003d18 <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 8003e0e:	e024      	b.n	8003e5a <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 8003e10:	683b      	ldr	r3, [r7, #0]
 8003e12:	2b00      	cmp	r3, #0
 8003e14:	d008      	beq.n	8003e28 <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 8003e16:	4b13      	ldr	r3, [pc, #76]	; (8003e64 <prvProcessTimerOrBlockTask+0x90>)
 8003e18:	681b      	ldr	r3, [r3, #0]
 8003e1a:	681b      	ldr	r3, [r3, #0]
 8003e1c:	2b00      	cmp	r3, #0
 8003e1e:	d101      	bne.n	8003e24 <prvProcessTimerOrBlockTask+0x50>
 8003e20:	2301      	movs	r3, #1
 8003e22:	e000      	b.n	8003e26 <prvProcessTimerOrBlockTask+0x52>
 8003e24:	2300      	movs	r3, #0
 8003e26:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 8003e28:	4b0f      	ldr	r3, [pc, #60]	; (8003e68 <prvProcessTimerOrBlockTask+0x94>)
 8003e2a:	6818      	ldr	r0, [r3, #0]
 8003e2c:	687a      	ldr	r2, [r7, #4]
 8003e2e:	68fb      	ldr	r3, [r7, #12]
 8003e30:	1ad3      	subs	r3, r2, r3
 8003e32:	683a      	ldr	r2, [r7, #0]
 8003e34:	4619      	mov	r1, r3
 8003e36:	f7fe ffa7 	bl	8002d88 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 8003e3a:	f7ff fa23 	bl	8003284 <xTaskResumeAll>
 8003e3e:	4603      	mov	r3, r0
 8003e40:	2b00      	cmp	r3, #0
 8003e42:	d10a      	bne.n	8003e5a <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 8003e44:	4b09      	ldr	r3, [pc, #36]	; (8003e6c <prvProcessTimerOrBlockTask+0x98>)
 8003e46:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8003e4a:	601a      	str	r2, [r3, #0]
 8003e4c:	f3bf 8f4f 	dsb	sy
 8003e50:	f3bf 8f6f 	isb	sy
}
 8003e54:	e001      	b.n	8003e5a <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 8003e56:	f7ff fa15 	bl	8003284 <xTaskResumeAll>
}
 8003e5a:	bf00      	nop
 8003e5c:	3710      	adds	r7, #16
 8003e5e:	46bd      	mov	sp, r7
 8003e60:	bd80      	pop	{r7, pc}
 8003e62:	bf00      	nop
 8003e64:	20001440 	.word	0x20001440
 8003e68:	20001444 	.word	0x20001444
 8003e6c:	e000ed04 	.word	0xe000ed04

08003e70 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 8003e70:	b480      	push	{r7}
 8003e72:	b085      	sub	sp, #20
 8003e74:	af00      	add	r7, sp, #0
 8003e76:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 8003e78:	4b0e      	ldr	r3, [pc, #56]	; (8003eb4 <prvGetNextExpireTime+0x44>)
 8003e7a:	681b      	ldr	r3, [r3, #0]
 8003e7c:	681b      	ldr	r3, [r3, #0]
 8003e7e:	2b00      	cmp	r3, #0
 8003e80:	d101      	bne.n	8003e86 <prvGetNextExpireTime+0x16>
 8003e82:	2201      	movs	r2, #1
 8003e84:	e000      	b.n	8003e88 <prvGetNextExpireTime+0x18>
 8003e86:	2200      	movs	r2, #0
 8003e88:	687b      	ldr	r3, [r7, #4]
 8003e8a:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 8003e8c:	687b      	ldr	r3, [r7, #4]
 8003e8e:	681b      	ldr	r3, [r3, #0]
 8003e90:	2b00      	cmp	r3, #0
 8003e92:	d105      	bne.n	8003ea0 <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8003e94:	4b07      	ldr	r3, [pc, #28]	; (8003eb4 <prvGetNextExpireTime+0x44>)
 8003e96:	681b      	ldr	r3, [r3, #0]
 8003e98:	68db      	ldr	r3, [r3, #12]
 8003e9a:	681b      	ldr	r3, [r3, #0]
 8003e9c:	60fb      	str	r3, [r7, #12]
 8003e9e:	e001      	b.n	8003ea4 <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 8003ea0:	2300      	movs	r3, #0
 8003ea2:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 8003ea4:	68fb      	ldr	r3, [r7, #12]
}
 8003ea6:	4618      	mov	r0, r3
 8003ea8:	3714      	adds	r7, #20
 8003eaa:	46bd      	mov	sp, r7
 8003eac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003eb0:	4770      	bx	lr
 8003eb2:	bf00      	nop
 8003eb4:	2000143c 	.word	0x2000143c

08003eb8 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 8003eb8:	b580      	push	{r7, lr}
 8003eba:	b084      	sub	sp, #16
 8003ebc:	af00      	add	r7, sp, #0
 8003ebe:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 8003ec0:	f7ff fa7e 	bl	80033c0 <xTaskGetTickCount>
 8003ec4:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 8003ec6:	4b0b      	ldr	r3, [pc, #44]	; (8003ef4 <prvSampleTimeNow+0x3c>)
 8003ec8:	681b      	ldr	r3, [r3, #0]
 8003eca:	68fa      	ldr	r2, [r7, #12]
 8003ecc:	429a      	cmp	r2, r3
 8003ece:	d205      	bcs.n	8003edc <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 8003ed0:	f000 f936 	bl	8004140 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 8003ed4:	687b      	ldr	r3, [r7, #4]
 8003ed6:	2201      	movs	r2, #1
 8003ed8:	601a      	str	r2, [r3, #0]
 8003eda:	e002      	b.n	8003ee2 <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 8003edc:	687b      	ldr	r3, [r7, #4]
 8003ede:	2200      	movs	r2, #0
 8003ee0:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 8003ee2:	4a04      	ldr	r2, [pc, #16]	; (8003ef4 <prvSampleTimeNow+0x3c>)
 8003ee4:	68fb      	ldr	r3, [r7, #12]
 8003ee6:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 8003ee8:	68fb      	ldr	r3, [r7, #12]
}
 8003eea:	4618      	mov	r0, r3
 8003eec:	3710      	adds	r7, #16
 8003eee:	46bd      	mov	sp, r7
 8003ef0:	bd80      	pop	{r7, pc}
 8003ef2:	bf00      	nop
 8003ef4:	2000144c 	.word	0x2000144c

08003ef8 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 8003ef8:	b580      	push	{r7, lr}
 8003efa:	b086      	sub	sp, #24
 8003efc:	af00      	add	r7, sp, #0
 8003efe:	60f8      	str	r0, [r7, #12]
 8003f00:	60b9      	str	r1, [r7, #8]
 8003f02:	607a      	str	r2, [r7, #4]
 8003f04:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 8003f06:	2300      	movs	r3, #0
 8003f08:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 8003f0a:	68fb      	ldr	r3, [r7, #12]
 8003f0c:	68ba      	ldr	r2, [r7, #8]
 8003f0e:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8003f10:	68fb      	ldr	r3, [r7, #12]
 8003f12:	68fa      	ldr	r2, [r7, #12]
 8003f14:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 8003f16:	68ba      	ldr	r2, [r7, #8]
 8003f18:	687b      	ldr	r3, [r7, #4]
 8003f1a:	429a      	cmp	r2, r3
 8003f1c:	d812      	bhi.n	8003f44 <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8003f1e:	687a      	ldr	r2, [r7, #4]
 8003f20:	683b      	ldr	r3, [r7, #0]
 8003f22:	1ad2      	subs	r2, r2, r3
 8003f24:	68fb      	ldr	r3, [r7, #12]
 8003f26:	699b      	ldr	r3, [r3, #24]
 8003f28:	429a      	cmp	r2, r3
 8003f2a:	d302      	bcc.n	8003f32 <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 8003f2c:	2301      	movs	r3, #1
 8003f2e:	617b      	str	r3, [r7, #20]
 8003f30:	e01b      	b.n	8003f6a <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 8003f32:	4b10      	ldr	r3, [pc, #64]	; (8003f74 <prvInsertTimerInActiveList+0x7c>)
 8003f34:	681a      	ldr	r2, [r3, #0]
 8003f36:	68fb      	ldr	r3, [r7, #12]
 8003f38:	3304      	adds	r3, #4
 8003f3a:	4619      	mov	r1, r3
 8003f3c:	4610      	mov	r0, r2
 8003f3e:	f7fe fa08 	bl	8002352 <vListInsert>
 8003f42:	e012      	b.n	8003f6a <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 8003f44:	687a      	ldr	r2, [r7, #4]
 8003f46:	683b      	ldr	r3, [r7, #0]
 8003f48:	429a      	cmp	r2, r3
 8003f4a:	d206      	bcs.n	8003f5a <prvInsertTimerInActiveList+0x62>
 8003f4c:	68ba      	ldr	r2, [r7, #8]
 8003f4e:	683b      	ldr	r3, [r7, #0]
 8003f50:	429a      	cmp	r2, r3
 8003f52:	d302      	bcc.n	8003f5a <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 8003f54:	2301      	movs	r3, #1
 8003f56:	617b      	str	r3, [r7, #20]
 8003f58:	e007      	b.n	8003f6a <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8003f5a:	4b07      	ldr	r3, [pc, #28]	; (8003f78 <prvInsertTimerInActiveList+0x80>)
 8003f5c:	681a      	ldr	r2, [r3, #0]
 8003f5e:	68fb      	ldr	r3, [r7, #12]
 8003f60:	3304      	adds	r3, #4
 8003f62:	4619      	mov	r1, r3
 8003f64:	4610      	mov	r0, r2
 8003f66:	f7fe f9f4 	bl	8002352 <vListInsert>
		}
	}

	return xProcessTimerNow;
 8003f6a:	697b      	ldr	r3, [r7, #20]
}
 8003f6c:	4618      	mov	r0, r3
 8003f6e:	3718      	adds	r7, #24
 8003f70:	46bd      	mov	sp, r7
 8003f72:	bd80      	pop	{r7, pc}
 8003f74:	20001440 	.word	0x20001440
 8003f78:	2000143c 	.word	0x2000143c

08003f7c <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 8003f7c:	b580      	push	{r7, lr}
 8003f7e:	b08e      	sub	sp, #56	; 0x38
 8003f80:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8003f82:	e0ca      	b.n	800411a <prvProcessReceivedCommands+0x19e>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 8003f84:	687b      	ldr	r3, [r7, #4]
 8003f86:	2b00      	cmp	r3, #0
 8003f88:	da18      	bge.n	8003fbc <prvProcessReceivedCommands+0x40>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 8003f8a:	1d3b      	adds	r3, r7, #4
 8003f8c:	3304      	adds	r3, #4
 8003f8e:	62fb      	str	r3, [r7, #44]	; 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 8003f90:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003f92:	2b00      	cmp	r3, #0
 8003f94:	d10a      	bne.n	8003fac <prvProcessReceivedCommands+0x30>
	__asm volatile
 8003f96:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003f9a:	f383 8811 	msr	BASEPRI, r3
 8003f9e:	f3bf 8f6f 	isb	sy
 8003fa2:	f3bf 8f4f 	dsb	sy
 8003fa6:	61fb      	str	r3, [r7, #28]
}
 8003fa8:	bf00      	nop
 8003faa:	e7fe      	b.n	8003faa <prvProcessReceivedCommands+0x2e>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 8003fac:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003fae:	681b      	ldr	r3, [r3, #0]
 8003fb0:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8003fb2:	6850      	ldr	r0, [r2, #4]
 8003fb4:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8003fb6:	6892      	ldr	r2, [r2, #8]
 8003fb8:	4611      	mov	r1, r2
 8003fba:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 8003fbc:	687b      	ldr	r3, [r7, #4]
 8003fbe:	2b00      	cmp	r3, #0
 8003fc0:	f2c0 80aa 	blt.w	8004118 <prvProcessReceivedCommands+0x19c>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 8003fc4:	68fb      	ldr	r3, [r7, #12]
 8003fc6:	62bb      	str	r3, [r7, #40]	; 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 8003fc8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003fca:	695b      	ldr	r3, [r3, #20]
 8003fcc:	2b00      	cmp	r3, #0
 8003fce:	d004      	beq.n	8003fda <prvProcessReceivedCommands+0x5e>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8003fd0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003fd2:	3304      	adds	r3, #4
 8003fd4:	4618      	mov	r0, r3
 8003fd6:	f7fe f9f5 	bl	80023c4 <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8003fda:	463b      	mov	r3, r7
 8003fdc:	4618      	mov	r0, r3
 8003fde:	f7ff ff6b 	bl	8003eb8 <prvSampleTimeNow>
 8003fe2:	6278      	str	r0, [r7, #36]	; 0x24

			switch( xMessage.xMessageID )
 8003fe4:	687b      	ldr	r3, [r7, #4]
 8003fe6:	2b09      	cmp	r3, #9
 8003fe8:	f200 8097 	bhi.w	800411a <prvProcessReceivedCommands+0x19e>
 8003fec:	a201      	add	r2, pc, #4	; (adr r2, 8003ff4 <prvProcessReceivedCommands+0x78>)
 8003fee:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003ff2:	bf00      	nop
 8003ff4:	0800401d 	.word	0x0800401d
 8003ff8:	0800401d 	.word	0x0800401d
 8003ffc:	0800401d 	.word	0x0800401d
 8004000:	08004091 	.word	0x08004091
 8004004:	080040a5 	.word	0x080040a5
 8004008:	080040ef 	.word	0x080040ef
 800400c:	0800401d 	.word	0x0800401d
 8004010:	0800401d 	.word	0x0800401d
 8004014:	08004091 	.word	0x08004091
 8004018:	080040a5 	.word	0x080040a5
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 800401c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800401e:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8004022:	f043 0301 	orr.w	r3, r3, #1
 8004026:	b2da      	uxtb	r2, r3
 8004028:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800402a:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 800402e:	68ba      	ldr	r2, [r7, #8]
 8004030:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004032:	699b      	ldr	r3, [r3, #24]
 8004034:	18d1      	adds	r1, r2, r3
 8004036:	68bb      	ldr	r3, [r7, #8]
 8004038:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800403a:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800403c:	f7ff ff5c 	bl	8003ef8 <prvInsertTimerInActiveList>
 8004040:	4603      	mov	r3, r0
 8004042:	2b00      	cmp	r3, #0
 8004044:	d069      	beq.n	800411a <prvProcessReceivedCommands+0x19e>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8004046:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004048:	6a1b      	ldr	r3, [r3, #32]
 800404a:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800404c:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800404e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004050:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8004054:	f003 0304 	and.w	r3, r3, #4
 8004058:	2b00      	cmp	r3, #0
 800405a:	d05e      	beq.n	800411a <prvProcessReceivedCommands+0x19e>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 800405c:	68ba      	ldr	r2, [r7, #8]
 800405e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004060:	699b      	ldr	r3, [r3, #24]
 8004062:	441a      	add	r2, r3
 8004064:	2300      	movs	r3, #0
 8004066:	9300      	str	r3, [sp, #0]
 8004068:	2300      	movs	r3, #0
 800406a:	2100      	movs	r1, #0
 800406c:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800406e:	f7ff fe05 	bl	8003c7c <xTimerGenericCommand>
 8004072:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 8004074:	6a3b      	ldr	r3, [r7, #32]
 8004076:	2b00      	cmp	r3, #0
 8004078:	d14f      	bne.n	800411a <prvProcessReceivedCommands+0x19e>
	__asm volatile
 800407a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800407e:	f383 8811 	msr	BASEPRI, r3
 8004082:	f3bf 8f6f 	isb	sy
 8004086:	f3bf 8f4f 	dsb	sy
 800408a:	61bb      	str	r3, [r7, #24]
}
 800408c:	bf00      	nop
 800408e:	e7fe      	b.n	800408e <prvProcessReceivedCommands+0x112>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8004090:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004092:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8004096:	f023 0301 	bic.w	r3, r3, #1
 800409a:	b2da      	uxtb	r2, r3
 800409c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800409e:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					break;
 80040a2:	e03a      	b.n	800411a <prvProcessReceivedCommands+0x19e>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 80040a4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80040a6:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 80040aa:	f043 0301 	orr.w	r3, r3, #1
 80040ae:	b2da      	uxtb	r2, r3
 80040b0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80040b2:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 80040b6:	68ba      	ldr	r2, [r7, #8]
 80040b8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80040ba:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 80040bc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80040be:	699b      	ldr	r3, [r3, #24]
 80040c0:	2b00      	cmp	r3, #0
 80040c2:	d10a      	bne.n	80040da <prvProcessReceivedCommands+0x15e>
	__asm volatile
 80040c4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80040c8:	f383 8811 	msr	BASEPRI, r3
 80040cc:	f3bf 8f6f 	isb	sy
 80040d0:	f3bf 8f4f 	dsb	sy
 80040d4:	617b      	str	r3, [r7, #20]
}
 80040d6:	bf00      	nop
 80040d8:	e7fe      	b.n	80040d8 <prvProcessReceivedCommands+0x15c>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 80040da:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80040dc:	699a      	ldr	r2, [r3, #24]
 80040de:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80040e0:	18d1      	adds	r1, r2, r3
 80040e2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80040e4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80040e6:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80040e8:	f7ff ff06 	bl	8003ef8 <prvInsertTimerInActiveList>
					break;
 80040ec:	e015      	b.n	800411a <prvProcessReceivedCommands+0x19e>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 80040ee:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80040f0:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 80040f4:	f003 0302 	and.w	r3, r3, #2
 80040f8:	2b00      	cmp	r3, #0
 80040fa:	d103      	bne.n	8004104 <prvProcessReceivedCommands+0x188>
						{
							vPortFree( pxTimer );
 80040fc:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80040fe:	f000 fbdf 	bl	80048c0 <vPortFree>
 8004102:	e00a      	b.n	800411a <prvProcessReceivedCommands+0x19e>
						}
						else
						{
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8004104:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004106:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800410a:	f023 0301 	bic.w	r3, r3, #1
 800410e:	b2da      	uxtb	r2, r3
 8004110:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004112:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 8004116:	e000      	b.n	800411a <prvProcessReceivedCommands+0x19e>

				default	:
					/* Don't expect to get here. */
					break;
			}
		}
 8004118:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800411a:	4b08      	ldr	r3, [pc, #32]	; (800413c <prvProcessReceivedCommands+0x1c0>)
 800411c:	681b      	ldr	r3, [r3, #0]
 800411e:	1d39      	adds	r1, r7, #4
 8004120:	2200      	movs	r2, #0
 8004122:	4618      	mov	r0, r3
 8004124:	f7fe fc16 	bl	8002954 <xQueueReceive>
 8004128:	4603      	mov	r3, r0
 800412a:	2b00      	cmp	r3, #0
 800412c:	f47f af2a 	bne.w	8003f84 <prvProcessReceivedCommands+0x8>
	}
}
 8004130:	bf00      	nop
 8004132:	bf00      	nop
 8004134:	3730      	adds	r7, #48	; 0x30
 8004136:	46bd      	mov	sp, r7
 8004138:	bd80      	pop	{r7, pc}
 800413a:	bf00      	nop
 800413c:	20001444 	.word	0x20001444

08004140 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 8004140:	b580      	push	{r7, lr}
 8004142:	b088      	sub	sp, #32
 8004144:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8004146:	e048      	b.n	80041da <prvSwitchTimerLists+0x9a>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8004148:	4b2d      	ldr	r3, [pc, #180]	; (8004200 <prvSwitchTimerLists+0xc0>)
 800414a:	681b      	ldr	r3, [r3, #0]
 800414c:	68db      	ldr	r3, [r3, #12]
 800414e:	681b      	ldr	r3, [r3, #0]
 8004150:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8004152:	4b2b      	ldr	r3, [pc, #172]	; (8004200 <prvSwitchTimerLists+0xc0>)
 8004154:	681b      	ldr	r3, [r3, #0]
 8004156:	68db      	ldr	r3, [r3, #12]
 8004158:	68db      	ldr	r3, [r3, #12]
 800415a:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800415c:	68fb      	ldr	r3, [r7, #12]
 800415e:	3304      	adds	r3, #4
 8004160:	4618      	mov	r0, r3
 8004162:	f7fe f92f 	bl	80023c4 <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8004166:	68fb      	ldr	r3, [r7, #12]
 8004168:	6a1b      	ldr	r3, [r3, #32]
 800416a:	68f8      	ldr	r0, [r7, #12]
 800416c:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800416e:	68fb      	ldr	r3, [r7, #12]
 8004170:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8004174:	f003 0304 	and.w	r3, r3, #4
 8004178:	2b00      	cmp	r3, #0
 800417a:	d02e      	beq.n	80041da <prvSwitchTimerLists+0x9a>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 800417c:	68fb      	ldr	r3, [r7, #12]
 800417e:	699b      	ldr	r3, [r3, #24]
 8004180:	693a      	ldr	r2, [r7, #16]
 8004182:	4413      	add	r3, r2
 8004184:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 8004186:	68ba      	ldr	r2, [r7, #8]
 8004188:	693b      	ldr	r3, [r7, #16]
 800418a:	429a      	cmp	r2, r3
 800418c:	d90e      	bls.n	80041ac <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 800418e:	68fb      	ldr	r3, [r7, #12]
 8004190:	68ba      	ldr	r2, [r7, #8]
 8004192:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8004194:	68fb      	ldr	r3, [r7, #12]
 8004196:	68fa      	ldr	r2, [r7, #12]
 8004198:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800419a:	4b19      	ldr	r3, [pc, #100]	; (8004200 <prvSwitchTimerLists+0xc0>)
 800419c:	681a      	ldr	r2, [r3, #0]
 800419e:	68fb      	ldr	r3, [r7, #12]
 80041a0:	3304      	adds	r3, #4
 80041a2:	4619      	mov	r1, r3
 80041a4:	4610      	mov	r0, r2
 80041a6:	f7fe f8d4 	bl	8002352 <vListInsert>
 80041aa:	e016      	b.n	80041da <prvSwitchTimerLists+0x9a>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 80041ac:	2300      	movs	r3, #0
 80041ae:	9300      	str	r3, [sp, #0]
 80041b0:	2300      	movs	r3, #0
 80041b2:	693a      	ldr	r2, [r7, #16]
 80041b4:	2100      	movs	r1, #0
 80041b6:	68f8      	ldr	r0, [r7, #12]
 80041b8:	f7ff fd60 	bl	8003c7c <xTimerGenericCommand>
 80041bc:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 80041be:	687b      	ldr	r3, [r7, #4]
 80041c0:	2b00      	cmp	r3, #0
 80041c2:	d10a      	bne.n	80041da <prvSwitchTimerLists+0x9a>
	__asm volatile
 80041c4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80041c8:	f383 8811 	msr	BASEPRI, r3
 80041cc:	f3bf 8f6f 	isb	sy
 80041d0:	f3bf 8f4f 	dsb	sy
 80041d4:	603b      	str	r3, [r7, #0]
}
 80041d6:	bf00      	nop
 80041d8:	e7fe      	b.n	80041d8 <prvSwitchTimerLists+0x98>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 80041da:	4b09      	ldr	r3, [pc, #36]	; (8004200 <prvSwitchTimerLists+0xc0>)
 80041dc:	681b      	ldr	r3, [r3, #0]
 80041de:	681b      	ldr	r3, [r3, #0]
 80041e0:	2b00      	cmp	r3, #0
 80041e2:	d1b1      	bne.n	8004148 <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 80041e4:	4b06      	ldr	r3, [pc, #24]	; (8004200 <prvSwitchTimerLists+0xc0>)
 80041e6:	681b      	ldr	r3, [r3, #0]
 80041e8:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 80041ea:	4b06      	ldr	r3, [pc, #24]	; (8004204 <prvSwitchTimerLists+0xc4>)
 80041ec:	681b      	ldr	r3, [r3, #0]
 80041ee:	4a04      	ldr	r2, [pc, #16]	; (8004200 <prvSwitchTimerLists+0xc0>)
 80041f0:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 80041f2:	4a04      	ldr	r2, [pc, #16]	; (8004204 <prvSwitchTimerLists+0xc4>)
 80041f4:	697b      	ldr	r3, [r7, #20]
 80041f6:	6013      	str	r3, [r2, #0]
}
 80041f8:	bf00      	nop
 80041fa:	3718      	adds	r7, #24
 80041fc:	46bd      	mov	sp, r7
 80041fe:	bd80      	pop	{r7, pc}
 8004200:	2000143c 	.word	0x2000143c
 8004204:	20001440 	.word	0x20001440

08004208 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 8004208:	b580      	push	{r7, lr}
 800420a:	b082      	sub	sp, #8
 800420c:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 800420e:	f000 f969 	bl	80044e4 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 8004212:	4b15      	ldr	r3, [pc, #84]	; (8004268 <prvCheckForValidListAndQueue+0x60>)
 8004214:	681b      	ldr	r3, [r3, #0]
 8004216:	2b00      	cmp	r3, #0
 8004218:	d120      	bne.n	800425c <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 800421a:	4814      	ldr	r0, [pc, #80]	; (800426c <prvCheckForValidListAndQueue+0x64>)
 800421c:	f7fe f848 	bl	80022b0 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 8004220:	4813      	ldr	r0, [pc, #76]	; (8004270 <prvCheckForValidListAndQueue+0x68>)
 8004222:	f7fe f845 	bl	80022b0 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 8004226:	4b13      	ldr	r3, [pc, #76]	; (8004274 <prvCheckForValidListAndQueue+0x6c>)
 8004228:	4a10      	ldr	r2, [pc, #64]	; (800426c <prvCheckForValidListAndQueue+0x64>)
 800422a:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 800422c:	4b12      	ldr	r3, [pc, #72]	; (8004278 <prvCheckForValidListAndQueue+0x70>)
 800422e:	4a10      	ldr	r2, [pc, #64]	; (8004270 <prvCheckForValidListAndQueue+0x68>)
 8004230:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 8004232:	2300      	movs	r3, #0
 8004234:	9300      	str	r3, [sp, #0]
 8004236:	4b11      	ldr	r3, [pc, #68]	; (800427c <prvCheckForValidListAndQueue+0x74>)
 8004238:	4a11      	ldr	r2, [pc, #68]	; (8004280 <prvCheckForValidListAndQueue+0x78>)
 800423a:	2110      	movs	r1, #16
 800423c:	200a      	movs	r0, #10
 800423e:	f7fe f953 	bl	80024e8 <xQueueGenericCreateStatic>
 8004242:	4603      	mov	r3, r0
 8004244:	4a08      	ldr	r2, [pc, #32]	; (8004268 <prvCheckForValidListAndQueue+0x60>)
 8004246:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 8004248:	4b07      	ldr	r3, [pc, #28]	; (8004268 <prvCheckForValidListAndQueue+0x60>)
 800424a:	681b      	ldr	r3, [r3, #0]
 800424c:	2b00      	cmp	r3, #0
 800424e:	d005      	beq.n	800425c <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 8004250:	4b05      	ldr	r3, [pc, #20]	; (8004268 <prvCheckForValidListAndQueue+0x60>)
 8004252:	681b      	ldr	r3, [r3, #0]
 8004254:	490b      	ldr	r1, [pc, #44]	; (8004284 <prvCheckForValidListAndQueue+0x7c>)
 8004256:	4618      	mov	r0, r3
 8004258:	f7fe fd6c 	bl	8002d34 <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800425c:	f000 f972 	bl	8004544 <vPortExitCritical>
}
 8004260:	bf00      	nop
 8004262:	46bd      	mov	sp, r7
 8004264:	bd80      	pop	{r7, pc}
 8004266:	bf00      	nop
 8004268:	20001444 	.word	0x20001444
 800426c:	20001414 	.word	0x20001414
 8004270:	20001428 	.word	0x20001428
 8004274:	2000143c 	.word	0x2000143c
 8004278:	20001440 	.word	0x20001440
 800427c:	200014f0 	.word	0x200014f0
 8004280:	20001450 	.word	0x20001450
 8004284:	0800a270 	.word	0x0800a270

08004288 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 8004288:	b480      	push	{r7}
 800428a:	b085      	sub	sp, #20
 800428c:	af00      	add	r7, sp, #0
 800428e:	60f8      	str	r0, [r7, #12]
 8004290:	60b9      	str	r1, [r7, #8]
 8004292:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 8004294:	68fb      	ldr	r3, [r7, #12]
 8004296:	3b04      	subs	r3, #4
 8004298:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 800429a:	68fb      	ldr	r3, [r7, #12]
 800429c:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 80042a0:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 80042a2:	68fb      	ldr	r3, [r7, #12]
 80042a4:	3b04      	subs	r3, #4
 80042a6:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 80042a8:	68bb      	ldr	r3, [r7, #8]
 80042aa:	f023 0201 	bic.w	r2, r3, #1
 80042ae:	68fb      	ldr	r3, [r7, #12]
 80042b0:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 80042b2:	68fb      	ldr	r3, [r7, #12]
 80042b4:	3b04      	subs	r3, #4
 80042b6:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 80042b8:	4a0c      	ldr	r2, [pc, #48]	; (80042ec <pxPortInitialiseStack+0x64>)
 80042ba:	68fb      	ldr	r3, [r7, #12]
 80042bc:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 80042be:	68fb      	ldr	r3, [r7, #12]
 80042c0:	3b14      	subs	r3, #20
 80042c2:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 80042c4:	687a      	ldr	r2, [r7, #4]
 80042c6:	68fb      	ldr	r3, [r7, #12]
 80042c8:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 80042ca:	68fb      	ldr	r3, [r7, #12]
 80042cc:	3b04      	subs	r3, #4
 80042ce:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 80042d0:	68fb      	ldr	r3, [r7, #12]
 80042d2:	f06f 0202 	mvn.w	r2, #2
 80042d6:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 80042d8:	68fb      	ldr	r3, [r7, #12]
 80042da:	3b20      	subs	r3, #32
 80042dc:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 80042de:	68fb      	ldr	r3, [r7, #12]
}
 80042e0:	4618      	mov	r0, r3
 80042e2:	3714      	adds	r7, #20
 80042e4:	46bd      	mov	sp, r7
 80042e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042ea:	4770      	bx	lr
 80042ec:	080042f1 	.word	0x080042f1

080042f0 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 80042f0:	b480      	push	{r7}
 80042f2:	b085      	sub	sp, #20
 80042f4:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 80042f6:	2300      	movs	r3, #0
 80042f8:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 80042fa:	4b12      	ldr	r3, [pc, #72]	; (8004344 <prvTaskExitError+0x54>)
 80042fc:	681b      	ldr	r3, [r3, #0]
 80042fe:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004302:	d00a      	beq.n	800431a <prvTaskExitError+0x2a>
	__asm volatile
 8004304:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004308:	f383 8811 	msr	BASEPRI, r3
 800430c:	f3bf 8f6f 	isb	sy
 8004310:	f3bf 8f4f 	dsb	sy
 8004314:	60fb      	str	r3, [r7, #12]
}
 8004316:	bf00      	nop
 8004318:	e7fe      	b.n	8004318 <prvTaskExitError+0x28>
	__asm volatile
 800431a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800431e:	f383 8811 	msr	BASEPRI, r3
 8004322:	f3bf 8f6f 	isb	sy
 8004326:	f3bf 8f4f 	dsb	sy
 800432a:	60bb      	str	r3, [r7, #8]
}
 800432c:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 800432e:	bf00      	nop
 8004330:	687b      	ldr	r3, [r7, #4]
 8004332:	2b00      	cmp	r3, #0
 8004334:	d0fc      	beq.n	8004330 <prvTaskExitError+0x40>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 8004336:	bf00      	nop
 8004338:	bf00      	nop
 800433a:	3714      	adds	r7, #20
 800433c:	46bd      	mov	sp, r7
 800433e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004342:	4770      	bx	lr
 8004344:	2000000c 	.word	0x2000000c
	...

08004350 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8004350:	4b07      	ldr	r3, [pc, #28]	; (8004370 <pxCurrentTCBConst2>)
 8004352:	6819      	ldr	r1, [r3, #0]
 8004354:	6808      	ldr	r0, [r1, #0]
 8004356:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800435a:	f380 8809 	msr	PSP, r0
 800435e:	f3bf 8f6f 	isb	sy
 8004362:	f04f 0000 	mov.w	r0, #0
 8004366:	f380 8811 	msr	BASEPRI, r0
 800436a:	4770      	bx	lr
 800436c:	f3af 8000 	nop.w

08004370 <pxCurrentTCBConst2>:
 8004370:	20000f14 	.word	0x20000f14
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8004374:	bf00      	nop
 8004376:	bf00      	nop

08004378 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 8004378:	4808      	ldr	r0, [pc, #32]	; (800439c <prvPortStartFirstTask+0x24>)
 800437a:	6800      	ldr	r0, [r0, #0]
 800437c:	6800      	ldr	r0, [r0, #0]
 800437e:	f380 8808 	msr	MSP, r0
 8004382:	f04f 0000 	mov.w	r0, #0
 8004386:	f380 8814 	msr	CONTROL, r0
 800438a:	b662      	cpsie	i
 800438c:	b661      	cpsie	f
 800438e:	f3bf 8f4f 	dsb	sy
 8004392:	f3bf 8f6f 	isb	sy
 8004396:	df00      	svc	0
 8004398:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 800439a:	bf00      	nop
 800439c:	e000ed08 	.word	0xe000ed08

080043a0 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 80043a0:	b580      	push	{r7, lr}
 80043a2:	b086      	sub	sp, #24
 80043a4:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 80043a6:	4b46      	ldr	r3, [pc, #280]	; (80044c0 <xPortStartScheduler+0x120>)
 80043a8:	681b      	ldr	r3, [r3, #0]
 80043aa:	4a46      	ldr	r2, [pc, #280]	; (80044c4 <xPortStartScheduler+0x124>)
 80043ac:	4293      	cmp	r3, r2
 80043ae:	d10a      	bne.n	80043c6 <xPortStartScheduler+0x26>
	__asm volatile
 80043b0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80043b4:	f383 8811 	msr	BASEPRI, r3
 80043b8:	f3bf 8f6f 	isb	sy
 80043bc:	f3bf 8f4f 	dsb	sy
 80043c0:	613b      	str	r3, [r7, #16]
}
 80043c2:	bf00      	nop
 80043c4:	e7fe      	b.n	80043c4 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 80043c6:	4b3e      	ldr	r3, [pc, #248]	; (80044c0 <xPortStartScheduler+0x120>)
 80043c8:	681b      	ldr	r3, [r3, #0]
 80043ca:	4a3f      	ldr	r2, [pc, #252]	; (80044c8 <xPortStartScheduler+0x128>)
 80043cc:	4293      	cmp	r3, r2
 80043ce:	d10a      	bne.n	80043e6 <xPortStartScheduler+0x46>
	__asm volatile
 80043d0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80043d4:	f383 8811 	msr	BASEPRI, r3
 80043d8:	f3bf 8f6f 	isb	sy
 80043dc:	f3bf 8f4f 	dsb	sy
 80043e0:	60fb      	str	r3, [r7, #12]
}
 80043e2:	bf00      	nop
 80043e4:	e7fe      	b.n	80043e4 <xPortStartScheduler+0x44>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 80043e6:	4b39      	ldr	r3, [pc, #228]	; (80044cc <xPortStartScheduler+0x12c>)
 80043e8:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 80043ea:	697b      	ldr	r3, [r7, #20]
 80043ec:	781b      	ldrb	r3, [r3, #0]
 80043ee:	b2db      	uxtb	r3, r3
 80043f0:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 80043f2:	697b      	ldr	r3, [r7, #20]
 80043f4:	22ff      	movs	r2, #255	; 0xff
 80043f6:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 80043f8:	697b      	ldr	r3, [r7, #20]
 80043fa:	781b      	ldrb	r3, [r3, #0]
 80043fc:	b2db      	uxtb	r3, r3
 80043fe:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8004400:	78fb      	ldrb	r3, [r7, #3]
 8004402:	b2db      	uxtb	r3, r3
 8004404:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8004408:	b2da      	uxtb	r2, r3
 800440a:	4b31      	ldr	r3, [pc, #196]	; (80044d0 <xPortStartScheduler+0x130>)
 800440c:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 800440e:	4b31      	ldr	r3, [pc, #196]	; (80044d4 <xPortStartScheduler+0x134>)
 8004410:	2207      	movs	r2, #7
 8004412:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8004414:	e009      	b.n	800442a <xPortStartScheduler+0x8a>
		{
			ulMaxPRIGROUPValue--;
 8004416:	4b2f      	ldr	r3, [pc, #188]	; (80044d4 <xPortStartScheduler+0x134>)
 8004418:	681b      	ldr	r3, [r3, #0]
 800441a:	3b01      	subs	r3, #1
 800441c:	4a2d      	ldr	r2, [pc, #180]	; (80044d4 <xPortStartScheduler+0x134>)
 800441e:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8004420:	78fb      	ldrb	r3, [r7, #3]
 8004422:	b2db      	uxtb	r3, r3
 8004424:	005b      	lsls	r3, r3, #1
 8004426:	b2db      	uxtb	r3, r3
 8004428:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800442a:	78fb      	ldrb	r3, [r7, #3]
 800442c:	b2db      	uxtb	r3, r3
 800442e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004432:	2b80      	cmp	r3, #128	; 0x80
 8004434:	d0ef      	beq.n	8004416 <xPortStartScheduler+0x76>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 8004436:	4b27      	ldr	r3, [pc, #156]	; (80044d4 <xPortStartScheduler+0x134>)
 8004438:	681b      	ldr	r3, [r3, #0]
 800443a:	f1c3 0307 	rsb	r3, r3, #7
 800443e:	2b04      	cmp	r3, #4
 8004440:	d00a      	beq.n	8004458 <xPortStartScheduler+0xb8>
	__asm volatile
 8004442:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004446:	f383 8811 	msr	BASEPRI, r3
 800444a:	f3bf 8f6f 	isb	sy
 800444e:	f3bf 8f4f 	dsb	sy
 8004452:	60bb      	str	r3, [r7, #8]
}
 8004454:	bf00      	nop
 8004456:	e7fe      	b.n	8004456 <xPortStartScheduler+0xb6>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8004458:	4b1e      	ldr	r3, [pc, #120]	; (80044d4 <xPortStartScheduler+0x134>)
 800445a:	681b      	ldr	r3, [r3, #0]
 800445c:	021b      	lsls	r3, r3, #8
 800445e:	4a1d      	ldr	r2, [pc, #116]	; (80044d4 <xPortStartScheduler+0x134>)
 8004460:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8004462:	4b1c      	ldr	r3, [pc, #112]	; (80044d4 <xPortStartScheduler+0x134>)
 8004464:	681b      	ldr	r3, [r3, #0]
 8004466:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 800446a:	4a1a      	ldr	r2, [pc, #104]	; (80044d4 <xPortStartScheduler+0x134>)
 800446c:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 800446e:	687b      	ldr	r3, [r7, #4]
 8004470:	b2da      	uxtb	r2, r3
 8004472:	697b      	ldr	r3, [r7, #20]
 8004474:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 8004476:	4b18      	ldr	r3, [pc, #96]	; (80044d8 <xPortStartScheduler+0x138>)
 8004478:	681b      	ldr	r3, [r3, #0]
 800447a:	4a17      	ldr	r2, [pc, #92]	; (80044d8 <xPortStartScheduler+0x138>)
 800447c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8004480:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8004482:	4b15      	ldr	r3, [pc, #84]	; (80044d8 <xPortStartScheduler+0x138>)
 8004484:	681b      	ldr	r3, [r3, #0]
 8004486:	4a14      	ldr	r2, [pc, #80]	; (80044d8 <xPortStartScheduler+0x138>)
 8004488:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 800448c:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 800448e:	f000 f8dd 	bl	800464c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8004492:	4b12      	ldr	r3, [pc, #72]	; (80044dc <xPortStartScheduler+0x13c>)
 8004494:	2200      	movs	r2, #0
 8004496:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 8004498:	f000 f8fc 	bl	8004694 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 800449c:	4b10      	ldr	r3, [pc, #64]	; (80044e0 <xPortStartScheduler+0x140>)
 800449e:	681b      	ldr	r3, [r3, #0]
 80044a0:	4a0f      	ldr	r2, [pc, #60]	; (80044e0 <xPortStartScheduler+0x140>)
 80044a2:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 80044a6:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 80044a8:	f7ff ff66 	bl	8004378 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 80044ac:	f7ff f852 	bl	8003554 <vTaskSwitchContext>
	prvTaskExitError();
 80044b0:	f7ff ff1e 	bl	80042f0 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 80044b4:	2300      	movs	r3, #0
}
 80044b6:	4618      	mov	r0, r3
 80044b8:	3718      	adds	r7, #24
 80044ba:	46bd      	mov	sp, r7
 80044bc:	bd80      	pop	{r7, pc}
 80044be:	bf00      	nop
 80044c0:	e000ed00 	.word	0xe000ed00
 80044c4:	410fc271 	.word	0x410fc271
 80044c8:	410fc270 	.word	0x410fc270
 80044cc:	e000e400 	.word	0xe000e400
 80044d0:	20001540 	.word	0x20001540
 80044d4:	20001544 	.word	0x20001544
 80044d8:	e000ed20 	.word	0xe000ed20
 80044dc:	2000000c 	.word	0x2000000c
 80044e0:	e000ef34 	.word	0xe000ef34

080044e4 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 80044e4:	b480      	push	{r7}
 80044e6:	b083      	sub	sp, #12
 80044e8:	af00      	add	r7, sp, #0
	__asm volatile
 80044ea:	f04f 0350 	mov.w	r3, #80	; 0x50
 80044ee:	f383 8811 	msr	BASEPRI, r3
 80044f2:	f3bf 8f6f 	isb	sy
 80044f6:	f3bf 8f4f 	dsb	sy
 80044fa:	607b      	str	r3, [r7, #4]
}
 80044fc:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 80044fe:	4b0f      	ldr	r3, [pc, #60]	; (800453c <vPortEnterCritical+0x58>)
 8004500:	681b      	ldr	r3, [r3, #0]
 8004502:	3301      	adds	r3, #1
 8004504:	4a0d      	ldr	r2, [pc, #52]	; (800453c <vPortEnterCritical+0x58>)
 8004506:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 8004508:	4b0c      	ldr	r3, [pc, #48]	; (800453c <vPortEnterCritical+0x58>)
 800450a:	681b      	ldr	r3, [r3, #0]
 800450c:	2b01      	cmp	r3, #1
 800450e:	d10f      	bne.n	8004530 <vPortEnterCritical+0x4c>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8004510:	4b0b      	ldr	r3, [pc, #44]	; (8004540 <vPortEnterCritical+0x5c>)
 8004512:	681b      	ldr	r3, [r3, #0]
 8004514:	b2db      	uxtb	r3, r3
 8004516:	2b00      	cmp	r3, #0
 8004518:	d00a      	beq.n	8004530 <vPortEnterCritical+0x4c>
	__asm volatile
 800451a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800451e:	f383 8811 	msr	BASEPRI, r3
 8004522:	f3bf 8f6f 	isb	sy
 8004526:	f3bf 8f4f 	dsb	sy
 800452a:	603b      	str	r3, [r7, #0]
}
 800452c:	bf00      	nop
 800452e:	e7fe      	b.n	800452e <vPortEnterCritical+0x4a>
	}
}
 8004530:	bf00      	nop
 8004532:	370c      	adds	r7, #12
 8004534:	46bd      	mov	sp, r7
 8004536:	f85d 7b04 	ldr.w	r7, [sp], #4
 800453a:	4770      	bx	lr
 800453c:	2000000c 	.word	0x2000000c
 8004540:	e000ed04 	.word	0xe000ed04

08004544 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 8004544:	b480      	push	{r7}
 8004546:	b083      	sub	sp, #12
 8004548:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 800454a:	4b12      	ldr	r3, [pc, #72]	; (8004594 <vPortExitCritical+0x50>)
 800454c:	681b      	ldr	r3, [r3, #0]
 800454e:	2b00      	cmp	r3, #0
 8004550:	d10a      	bne.n	8004568 <vPortExitCritical+0x24>
	__asm volatile
 8004552:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004556:	f383 8811 	msr	BASEPRI, r3
 800455a:	f3bf 8f6f 	isb	sy
 800455e:	f3bf 8f4f 	dsb	sy
 8004562:	607b      	str	r3, [r7, #4]
}
 8004564:	bf00      	nop
 8004566:	e7fe      	b.n	8004566 <vPortExitCritical+0x22>
	uxCriticalNesting--;
 8004568:	4b0a      	ldr	r3, [pc, #40]	; (8004594 <vPortExitCritical+0x50>)
 800456a:	681b      	ldr	r3, [r3, #0]
 800456c:	3b01      	subs	r3, #1
 800456e:	4a09      	ldr	r2, [pc, #36]	; (8004594 <vPortExitCritical+0x50>)
 8004570:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 8004572:	4b08      	ldr	r3, [pc, #32]	; (8004594 <vPortExitCritical+0x50>)
 8004574:	681b      	ldr	r3, [r3, #0]
 8004576:	2b00      	cmp	r3, #0
 8004578:	d105      	bne.n	8004586 <vPortExitCritical+0x42>
 800457a:	2300      	movs	r3, #0
 800457c:	603b      	str	r3, [r7, #0]
	__asm volatile
 800457e:	683b      	ldr	r3, [r7, #0]
 8004580:	f383 8811 	msr	BASEPRI, r3
}
 8004584:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 8004586:	bf00      	nop
 8004588:	370c      	adds	r7, #12
 800458a:	46bd      	mov	sp, r7
 800458c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004590:	4770      	bx	lr
 8004592:	bf00      	nop
 8004594:	2000000c 	.word	0x2000000c
	...

080045a0 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 80045a0:	f3ef 8009 	mrs	r0, PSP
 80045a4:	f3bf 8f6f 	isb	sy
 80045a8:	4b15      	ldr	r3, [pc, #84]	; (8004600 <pxCurrentTCBConst>)
 80045aa:	681a      	ldr	r2, [r3, #0]
 80045ac:	f01e 0f10 	tst.w	lr, #16
 80045b0:	bf08      	it	eq
 80045b2:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 80045b6:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80045ba:	6010      	str	r0, [r2, #0]
 80045bc:	e92d 0009 	stmdb	sp!, {r0, r3}
 80045c0:	f04f 0050 	mov.w	r0, #80	; 0x50
 80045c4:	f380 8811 	msr	BASEPRI, r0
 80045c8:	f3bf 8f4f 	dsb	sy
 80045cc:	f3bf 8f6f 	isb	sy
 80045d0:	f7fe ffc0 	bl	8003554 <vTaskSwitchContext>
 80045d4:	f04f 0000 	mov.w	r0, #0
 80045d8:	f380 8811 	msr	BASEPRI, r0
 80045dc:	bc09      	pop	{r0, r3}
 80045de:	6819      	ldr	r1, [r3, #0]
 80045e0:	6808      	ldr	r0, [r1, #0]
 80045e2:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80045e6:	f01e 0f10 	tst.w	lr, #16
 80045ea:	bf08      	it	eq
 80045ec:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 80045f0:	f380 8809 	msr	PSP, r0
 80045f4:	f3bf 8f6f 	isb	sy
 80045f8:	4770      	bx	lr
 80045fa:	bf00      	nop
 80045fc:	f3af 8000 	nop.w

08004600 <pxCurrentTCBConst>:
 8004600:	20000f14 	.word	0x20000f14
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8004604:	bf00      	nop
 8004606:	bf00      	nop

08004608 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8004608:	b580      	push	{r7, lr}
 800460a:	b082      	sub	sp, #8
 800460c:	af00      	add	r7, sp, #0
	__asm volatile
 800460e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004612:	f383 8811 	msr	BASEPRI, r3
 8004616:	f3bf 8f6f 	isb	sy
 800461a:	f3bf 8f4f 	dsb	sy
 800461e:	607b      	str	r3, [r7, #4]
}
 8004620:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8004622:	f7fe fedd 	bl	80033e0 <xTaskIncrementTick>
 8004626:	4603      	mov	r3, r0
 8004628:	2b00      	cmp	r3, #0
 800462a:	d003      	beq.n	8004634 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800462c:	4b06      	ldr	r3, [pc, #24]	; (8004648 <xPortSysTickHandler+0x40>)
 800462e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8004632:	601a      	str	r2, [r3, #0]
 8004634:	2300      	movs	r3, #0
 8004636:	603b      	str	r3, [r7, #0]
	__asm volatile
 8004638:	683b      	ldr	r3, [r7, #0]
 800463a:	f383 8811 	msr	BASEPRI, r3
}
 800463e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 8004640:	bf00      	nop
 8004642:	3708      	adds	r7, #8
 8004644:	46bd      	mov	sp, r7
 8004646:	bd80      	pop	{r7, pc}
 8004648:	e000ed04 	.word	0xe000ed04

0800464c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 800464c:	b480      	push	{r7}
 800464e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8004650:	4b0b      	ldr	r3, [pc, #44]	; (8004680 <vPortSetupTimerInterrupt+0x34>)
 8004652:	2200      	movs	r2, #0
 8004654:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8004656:	4b0b      	ldr	r3, [pc, #44]	; (8004684 <vPortSetupTimerInterrupt+0x38>)
 8004658:	2200      	movs	r2, #0
 800465a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800465c:	4b0a      	ldr	r3, [pc, #40]	; (8004688 <vPortSetupTimerInterrupt+0x3c>)
 800465e:	681b      	ldr	r3, [r3, #0]
 8004660:	4a0a      	ldr	r2, [pc, #40]	; (800468c <vPortSetupTimerInterrupt+0x40>)
 8004662:	fba2 2303 	umull	r2, r3, r2, r3
 8004666:	099b      	lsrs	r3, r3, #6
 8004668:	4a09      	ldr	r2, [pc, #36]	; (8004690 <vPortSetupTimerInterrupt+0x44>)
 800466a:	3b01      	subs	r3, #1
 800466c:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800466e:	4b04      	ldr	r3, [pc, #16]	; (8004680 <vPortSetupTimerInterrupt+0x34>)
 8004670:	2207      	movs	r2, #7
 8004672:	601a      	str	r2, [r3, #0]
}
 8004674:	bf00      	nop
 8004676:	46bd      	mov	sp, r7
 8004678:	f85d 7b04 	ldr.w	r7, [sp], #4
 800467c:	4770      	bx	lr
 800467e:	bf00      	nop
 8004680:	e000e010 	.word	0xe000e010
 8004684:	e000e018 	.word	0xe000e018
 8004688:	20000018 	.word	0x20000018
 800468c:	10624dd3 	.word	0x10624dd3
 8004690:	e000e014 	.word	0xe000e014

08004694 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 8004694:	f8df 000c 	ldr.w	r0, [pc, #12]	; 80046a4 <vPortEnableVFP+0x10>
 8004698:	6801      	ldr	r1, [r0, #0]
 800469a:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800469e:	6001      	str	r1, [r0, #0]
 80046a0:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 80046a2:	bf00      	nop
 80046a4:	e000ed88 	.word	0xe000ed88

080046a8 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 80046a8:	b480      	push	{r7}
 80046aa:	b085      	sub	sp, #20
 80046ac:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 80046ae:	f3ef 8305 	mrs	r3, IPSR
 80046b2:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 80046b4:	68fb      	ldr	r3, [r7, #12]
 80046b6:	2b0f      	cmp	r3, #15
 80046b8:	d914      	bls.n	80046e4 <vPortValidateInterruptPriority+0x3c>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 80046ba:	4a17      	ldr	r2, [pc, #92]	; (8004718 <vPortValidateInterruptPriority+0x70>)
 80046bc:	68fb      	ldr	r3, [r7, #12]
 80046be:	4413      	add	r3, r2
 80046c0:	781b      	ldrb	r3, [r3, #0]
 80046c2:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 80046c4:	4b15      	ldr	r3, [pc, #84]	; (800471c <vPortValidateInterruptPriority+0x74>)
 80046c6:	781b      	ldrb	r3, [r3, #0]
 80046c8:	7afa      	ldrb	r2, [r7, #11]
 80046ca:	429a      	cmp	r2, r3
 80046cc:	d20a      	bcs.n	80046e4 <vPortValidateInterruptPriority+0x3c>
	__asm volatile
 80046ce:	f04f 0350 	mov.w	r3, #80	; 0x50
 80046d2:	f383 8811 	msr	BASEPRI, r3
 80046d6:	f3bf 8f6f 	isb	sy
 80046da:	f3bf 8f4f 	dsb	sy
 80046de:	607b      	str	r3, [r7, #4]
}
 80046e0:	bf00      	nop
 80046e2:	e7fe      	b.n	80046e2 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 80046e4:	4b0e      	ldr	r3, [pc, #56]	; (8004720 <vPortValidateInterruptPriority+0x78>)
 80046e6:	681b      	ldr	r3, [r3, #0]
 80046e8:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 80046ec:	4b0d      	ldr	r3, [pc, #52]	; (8004724 <vPortValidateInterruptPriority+0x7c>)
 80046ee:	681b      	ldr	r3, [r3, #0]
 80046f0:	429a      	cmp	r2, r3
 80046f2:	d90a      	bls.n	800470a <vPortValidateInterruptPriority+0x62>
	__asm volatile
 80046f4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80046f8:	f383 8811 	msr	BASEPRI, r3
 80046fc:	f3bf 8f6f 	isb	sy
 8004700:	f3bf 8f4f 	dsb	sy
 8004704:	603b      	str	r3, [r7, #0]
}
 8004706:	bf00      	nop
 8004708:	e7fe      	b.n	8004708 <vPortValidateInterruptPriority+0x60>
	}
 800470a:	bf00      	nop
 800470c:	3714      	adds	r7, #20
 800470e:	46bd      	mov	sp, r7
 8004710:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004714:	4770      	bx	lr
 8004716:	bf00      	nop
 8004718:	e000e3f0 	.word	0xe000e3f0
 800471c:	20001540 	.word	0x20001540
 8004720:	e000ed0c 	.word	0xe000ed0c
 8004724:	20001544 	.word	0x20001544

08004728 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 8004728:	b580      	push	{r7, lr}
 800472a:	b08a      	sub	sp, #40	; 0x28
 800472c:	af00      	add	r7, sp, #0
 800472e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8004730:	2300      	movs	r3, #0
 8004732:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 8004734:	f7fe fd98 	bl	8003268 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 8004738:	4b5b      	ldr	r3, [pc, #364]	; (80048a8 <pvPortMalloc+0x180>)
 800473a:	681b      	ldr	r3, [r3, #0]
 800473c:	2b00      	cmp	r3, #0
 800473e:	d101      	bne.n	8004744 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8004740:	f000 f920 	bl	8004984 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8004744:	4b59      	ldr	r3, [pc, #356]	; (80048ac <pvPortMalloc+0x184>)
 8004746:	681a      	ldr	r2, [r3, #0]
 8004748:	687b      	ldr	r3, [r7, #4]
 800474a:	4013      	ands	r3, r2
 800474c:	2b00      	cmp	r3, #0
 800474e:	f040 8093 	bne.w	8004878 <pvPortMalloc+0x150>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 8004752:	687b      	ldr	r3, [r7, #4]
 8004754:	2b00      	cmp	r3, #0
 8004756:	d01d      	beq.n	8004794 <pvPortMalloc+0x6c>
			{
				xWantedSize += xHeapStructSize;
 8004758:	2208      	movs	r2, #8
 800475a:	687b      	ldr	r3, [r7, #4]
 800475c:	4413      	add	r3, r2
 800475e:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8004760:	687b      	ldr	r3, [r7, #4]
 8004762:	f003 0307 	and.w	r3, r3, #7
 8004766:	2b00      	cmp	r3, #0
 8004768:	d014      	beq.n	8004794 <pvPortMalloc+0x6c>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 800476a:	687b      	ldr	r3, [r7, #4]
 800476c:	f023 0307 	bic.w	r3, r3, #7
 8004770:	3308      	adds	r3, #8
 8004772:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8004774:	687b      	ldr	r3, [r7, #4]
 8004776:	f003 0307 	and.w	r3, r3, #7
 800477a:	2b00      	cmp	r3, #0
 800477c:	d00a      	beq.n	8004794 <pvPortMalloc+0x6c>
	__asm volatile
 800477e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004782:	f383 8811 	msr	BASEPRI, r3
 8004786:	f3bf 8f6f 	isb	sy
 800478a:	f3bf 8f4f 	dsb	sy
 800478e:	617b      	str	r3, [r7, #20]
}
 8004790:	bf00      	nop
 8004792:	e7fe      	b.n	8004792 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8004794:	687b      	ldr	r3, [r7, #4]
 8004796:	2b00      	cmp	r3, #0
 8004798:	d06e      	beq.n	8004878 <pvPortMalloc+0x150>
 800479a:	4b45      	ldr	r3, [pc, #276]	; (80048b0 <pvPortMalloc+0x188>)
 800479c:	681b      	ldr	r3, [r3, #0]
 800479e:	687a      	ldr	r2, [r7, #4]
 80047a0:	429a      	cmp	r2, r3
 80047a2:	d869      	bhi.n	8004878 <pvPortMalloc+0x150>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 80047a4:	4b43      	ldr	r3, [pc, #268]	; (80048b4 <pvPortMalloc+0x18c>)
 80047a6:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 80047a8:	4b42      	ldr	r3, [pc, #264]	; (80048b4 <pvPortMalloc+0x18c>)
 80047aa:	681b      	ldr	r3, [r3, #0]
 80047ac:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 80047ae:	e004      	b.n	80047ba <pvPortMalloc+0x92>
				{
					pxPreviousBlock = pxBlock;
 80047b0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80047b2:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 80047b4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80047b6:	681b      	ldr	r3, [r3, #0]
 80047b8:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 80047ba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80047bc:	685b      	ldr	r3, [r3, #4]
 80047be:	687a      	ldr	r2, [r7, #4]
 80047c0:	429a      	cmp	r2, r3
 80047c2:	d903      	bls.n	80047cc <pvPortMalloc+0xa4>
 80047c4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80047c6:	681b      	ldr	r3, [r3, #0]
 80047c8:	2b00      	cmp	r3, #0
 80047ca:	d1f1      	bne.n	80047b0 <pvPortMalloc+0x88>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 80047cc:	4b36      	ldr	r3, [pc, #216]	; (80048a8 <pvPortMalloc+0x180>)
 80047ce:	681b      	ldr	r3, [r3, #0]
 80047d0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80047d2:	429a      	cmp	r2, r3
 80047d4:	d050      	beq.n	8004878 <pvPortMalloc+0x150>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 80047d6:	6a3b      	ldr	r3, [r7, #32]
 80047d8:	681b      	ldr	r3, [r3, #0]
 80047da:	2208      	movs	r2, #8
 80047dc:	4413      	add	r3, r2
 80047de:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 80047e0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80047e2:	681a      	ldr	r2, [r3, #0]
 80047e4:	6a3b      	ldr	r3, [r7, #32]
 80047e6:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 80047e8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80047ea:	685a      	ldr	r2, [r3, #4]
 80047ec:	687b      	ldr	r3, [r7, #4]
 80047ee:	1ad2      	subs	r2, r2, r3
 80047f0:	2308      	movs	r3, #8
 80047f2:	005b      	lsls	r3, r3, #1
 80047f4:	429a      	cmp	r2, r3
 80047f6:	d91f      	bls.n	8004838 <pvPortMalloc+0x110>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 80047f8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80047fa:	687b      	ldr	r3, [r7, #4]
 80047fc:	4413      	add	r3, r2
 80047fe:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8004800:	69bb      	ldr	r3, [r7, #24]
 8004802:	f003 0307 	and.w	r3, r3, #7
 8004806:	2b00      	cmp	r3, #0
 8004808:	d00a      	beq.n	8004820 <pvPortMalloc+0xf8>
	__asm volatile
 800480a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800480e:	f383 8811 	msr	BASEPRI, r3
 8004812:	f3bf 8f6f 	isb	sy
 8004816:	f3bf 8f4f 	dsb	sy
 800481a:	613b      	str	r3, [r7, #16]
}
 800481c:	bf00      	nop
 800481e:	e7fe      	b.n	800481e <pvPortMalloc+0xf6>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8004820:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004822:	685a      	ldr	r2, [r3, #4]
 8004824:	687b      	ldr	r3, [r7, #4]
 8004826:	1ad2      	subs	r2, r2, r3
 8004828:	69bb      	ldr	r3, [r7, #24]
 800482a:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 800482c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800482e:	687a      	ldr	r2, [r7, #4]
 8004830:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 8004832:	69b8      	ldr	r0, [r7, #24]
 8004834:	f000 f908 	bl	8004a48 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8004838:	4b1d      	ldr	r3, [pc, #116]	; (80048b0 <pvPortMalloc+0x188>)
 800483a:	681a      	ldr	r2, [r3, #0]
 800483c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800483e:	685b      	ldr	r3, [r3, #4]
 8004840:	1ad3      	subs	r3, r2, r3
 8004842:	4a1b      	ldr	r2, [pc, #108]	; (80048b0 <pvPortMalloc+0x188>)
 8004844:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8004846:	4b1a      	ldr	r3, [pc, #104]	; (80048b0 <pvPortMalloc+0x188>)
 8004848:	681a      	ldr	r2, [r3, #0]
 800484a:	4b1b      	ldr	r3, [pc, #108]	; (80048b8 <pvPortMalloc+0x190>)
 800484c:	681b      	ldr	r3, [r3, #0]
 800484e:	429a      	cmp	r2, r3
 8004850:	d203      	bcs.n	800485a <pvPortMalloc+0x132>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8004852:	4b17      	ldr	r3, [pc, #92]	; (80048b0 <pvPortMalloc+0x188>)
 8004854:	681b      	ldr	r3, [r3, #0]
 8004856:	4a18      	ldr	r2, [pc, #96]	; (80048b8 <pvPortMalloc+0x190>)
 8004858:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 800485a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800485c:	685a      	ldr	r2, [r3, #4]
 800485e:	4b13      	ldr	r3, [pc, #76]	; (80048ac <pvPortMalloc+0x184>)
 8004860:	681b      	ldr	r3, [r3, #0]
 8004862:	431a      	orrs	r2, r3
 8004864:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004866:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8004868:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800486a:	2200      	movs	r2, #0
 800486c:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 800486e:	4b13      	ldr	r3, [pc, #76]	; (80048bc <pvPortMalloc+0x194>)
 8004870:	681b      	ldr	r3, [r3, #0]
 8004872:	3301      	adds	r3, #1
 8004874:	4a11      	ldr	r2, [pc, #68]	; (80048bc <pvPortMalloc+0x194>)
 8004876:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8004878:	f7fe fd04 	bl	8003284 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 800487c:	69fb      	ldr	r3, [r7, #28]
 800487e:	f003 0307 	and.w	r3, r3, #7
 8004882:	2b00      	cmp	r3, #0
 8004884:	d00a      	beq.n	800489c <pvPortMalloc+0x174>
	__asm volatile
 8004886:	f04f 0350 	mov.w	r3, #80	; 0x50
 800488a:	f383 8811 	msr	BASEPRI, r3
 800488e:	f3bf 8f6f 	isb	sy
 8004892:	f3bf 8f4f 	dsb	sy
 8004896:	60fb      	str	r3, [r7, #12]
}
 8004898:	bf00      	nop
 800489a:	e7fe      	b.n	800489a <pvPortMalloc+0x172>
	return pvReturn;
 800489c:	69fb      	ldr	r3, [r7, #28]
}
 800489e:	4618      	mov	r0, r3
 80048a0:	3728      	adds	r7, #40	; 0x28
 80048a2:	46bd      	mov	sp, r7
 80048a4:	bd80      	pop	{r7, pc}
 80048a6:	bf00      	nop
 80048a8:	20002108 	.word	0x20002108
 80048ac:	2000211c 	.word	0x2000211c
 80048b0:	2000210c 	.word	0x2000210c
 80048b4:	20002100 	.word	0x20002100
 80048b8:	20002110 	.word	0x20002110
 80048bc:	20002114 	.word	0x20002114

080048c0 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 80048c0:	b580      	push	{r7, lr}
 80048c2:	b086      	sub	sp, #24
 80048c4:	af00      	add	r7, sp, #0
 80048c6:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 80048c8:	687b      	ldr	r3, [r7, #4]
 80048ca:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 80048cc:	687b      	ldr	r3, [r7, #4]
 80048ce:	2b00      	cmp	r3, #0
 80048d0:	d04d      	beq.n	800496e <vPortFree+0xae>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 80048d2:	2308      	movs	r3, #8
 80048d4:	425b      	negs	r3, r3
 80048d6:	697a      	ldr	r2, [r7, #20]
 80048d8:	4413      	add	r3, r2
 80048da:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 80048dc:	697b      	ldr	r3, [r7, #20]
 80048de:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 80048e0:	693b      	ldr	r3, [r7, #16]
 80048e2:	685a      	ldr	r2, [r3, #4]
 80048e4:	4b24      	ldr	r3, [pc, #144]	; (8004978 <vPortFree+0xb8>)
 80048e6:	681b      	ldr	r3, [r3, #0]
 80048e8:	4013      	ands	r3, r2
 80048ea:	2b00      	cmp	r3, #0
 80048ec:	d10a      	bne.n	8004904 <vPortFree+0x44>
	__asm volatile
 80048ee:	f04f 0350 	mov.w	r3, #80	; 0x50
 80048f2:	f383 8811 	msr	BASEPRI, r3
 80048f6:	f3bf 8f6f 	isb	sy
 80048fa:	f3bf 8f4f 	dsb	sy
 80048fe:	60fb      	str	r3, [r7, #12]
}
 8004900:	bf00      	nop
 8004902:	e7fe      	b.n	8004902 <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 8004904:	693b      	ldr	r3, [r7, #16]
 8004906:	681b      	ldr	r3, [r3, #0]
 8004908:	2b00      	cmp	r3, #0
 800490a:	d00a      	beq.n	8004922 <vPortFree+0x62>
	__asm volatile
 800490c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004910:	f383 8811 	msr	BASEPRI, r3
 8004914:	f3bf 8f6f 	isb	sy
 8004918:	f3bf 8f4f 	dsb	sy
 800491c:	60bb      	str	r3, [r7, #8]
}
 800491e:	bf00      	nop
 8004920:	e7fe      	b.n	8004920 <vPortFree+0x60>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 8004922:	693b      	ldr	r3, [r7, #16]
 8004924:	685a      	ldr	r2, [r3, #4]
 8004926:	4b14      	ldr	r3, [pc, #80]	; (8004978 <vPortFree+0xb8>)
 8004928:	681b      	ldr	r3, [r3, #0]
 800492a:	4013      	ands	r3, r2
 800492c:	2b00      	cmp	r3, #0
 800492e:	d01e      	beq.n	800496e <vPortFree+0xae>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 8004930:	693b      	ldr	r3, [r7, #16]
 8004932:	681b      	ldr	r3, [r3, #0]
 8004934:	2b00      	cmp	r3, #0
 8004936:	d11a      	bne.n	800496e <vPortFree+0xae>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8004938:	693b      	ldr	r3, [r7, #16]
 800493a:	685a      	ldr	r2, [r3, #4]
 800493c:	4b0e      	ldr	r3, [pc, #56]	; (8004978 <vPortFree+0xb8>)
 800493e:	681b      	ldr	r3, [r3, #0]
 8004940:	43db      	mvns	r3, r3
 8004942:	401a      	ands	r2, r3
 8004944:	693b      	ldr	r3, [r7, #16]
 8004946:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8004948:	f7fe fc8e 	bl	8003268 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 800494c:	693b      	ldr	r3, [r7, #16]
 800494e:	685a      	ldr	r2, [r3, #4]
 8004950:	4b0a      	ldr	r3, [pc, #40]	; (800497c <vPortFree+0xbc>)
 8004952:	681b      	ldr	r3, [r3, #0]
 8004954:	4413      	add	r3, r2
 8004956:	4a09      	ldr	r2, [pc, #36]	; (800497c <vPortFree+0xbc>)
 8004958:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 800495a:	6938      	ldr	r0, [r7, #16]
 800495c:	f000 f874 	bl	8004a48 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 8004960:	4b07      	ldr	r3, [pc, #28]	; (8004980 <vPortFree+0xc0>)
 8004962:	681b      	ldr	r3, [r3, #0]
 8004964:	3301      	adds	r3, #1
 8004966:	4a06      	ldr	r2, [pc, #24]	; (8004980 <vPortFree+0xc0>)
 8004968:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 800496a:	f7fe fc8b 	bl	8003284 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 800496e:	bf00      	nop
 8004970:	3718      	adds	r7, #24
 8004972:	46bd      	mov	sp, r7
 8004974:	bd80      	pop	{r7, pc}
 8004976:	bf00      	nop
 8004978:	2000211c 	.word	0x2000211c
 800497c:	2000210c 	.word	0x2000210c
 8004980:	20002118 	.word	0x20002118

08004984 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8004984:	b480      	push	{r7}
 8004986:	b085      	sub	sp, #20
 8004988:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 800498a:	f640 33b8 	movw	r3, #3000	; 0xbb8
 800498e:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 8004990:	4b27      	ldr	r3, [pc, #156]	; (8004a30 <prvHeapInit+0xac>)
 8004992:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8004994:	68fb      	ldr	r3, [r7, #12]
 8004996:	f003 0307 	and.w	r3, r3, #7
 800499a:	2b00      	cmp	r3, #0
 800499c:	d00c      	beq.n	80049b8 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 800499e:	68fb      	ldr	r3, [r7, #12]
 80049a0:	3307      	adds	r3, #7
 80049a2:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 80049a4:	68fb      	ldr	r3, [r7, #12]
 80049a6:	f023 0307 	bic.w	r3, r3, #7
 80049aa:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 80049ac:	68ba      	ldr	r2, [r7, #8]
 80049ae:	68fb      	ldr	r3, [r7, #12]
 80049b0:	1ad3      	subs	r3, r2, r3
 80049b2:	4a1f      	ldr	r2, [pc, #124]	; (8004a30 <prvHeapInit+0xac>)
 80049b4:	4413      	add	r3, r2
 80049b6:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 80049b8:	68fb      	ldr	r3, [r7, #12]
 80049ba:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 80049bc:	4a1d      	ldr	r2, [pc, #116]	; (8004a34 <prvHeapInit+0xb0>)
 80049be:	687b      	ldr	r3, [r7, #4]
 80049c0:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 80049c2:	4b1c      	ldr	r3, [pc, #112]	; (8004a34 <prvHeapInit+0xb0>)
 80049c4:	2200      	movs	r2, #0
 80049c6:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 80049c8:	687b      	ldr	r3, [r7, #4]
 80049ca:	68ba      	ldr	r2, [r7, #8]
 80049cc:	4413      	add	r3, r2
 80049ce:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 80049d0:	2208      	movs	r2, #8
 80049d2:	68fb      	ldr	r3, [r7, #12]
 80049d4:	1a9b      	subs	r3, r3, r2
 80049d6:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 80049d8:	68fb      	ldr	r3, [r7, #12]
 80049da:	f023 0307 	bic.w	r3, r3, #7
 80049de:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 80049e0:	68fb      	ldr	r3, [r7, #12]
 80049e2:	4a15      	ldr	r2, [pc, #84]	; (8004a38 <prvHeapInit+0xb4>)
 80049e4:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 80049e6:	4b14      	ldr	r3, [pc, #80]	; (8004a38 <prvHeapInit+0xb4>)
 80049e8:	681b      	ldr	r3, [r3, #0]
 80049ea:	2200      	movs	r2, #0
 80049ec:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 80049ee:	4b12      	ldr	r3, [pc, #72]	; (8004a38 <prvHeapInit+0xb4>)
 80049f0:	681b      	ldr	r3, [r3, #0]
 80049f2:	2200      	movs	r2, #0
 80049f4:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 80049f6:	687b      	ldr	r3, [r7, #4]
 80049f8:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 80049fa:	683b      	ldr	r3, [r7, #0]
 80049fc:	68fa      	ldr	r2, [r7, #12]
 80049fe:	1ad2      	subs	r2, r2, r3
 8004a00:	683b      	ldr	r3, [r7, #0]
 8004a02:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8004a04:	4b0c      	ldr	r3, [pc, #48]	; (8004a38 <prvHeapInit+0xb4>)
 8004a06:	681a      	ldr	r2, [r3, #0]
 8004a08:	683b      	ldr	r3, [r7, #0]
 8004a0a:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8004a0c:	683b      	ldr	r3, [r7, #0]
 8004a0e:	685b      	ldr	r3, [r3, #4]
 8004a10:	4a0a      	ldr	r2, [pc, #40]	; (8004a3c <prvHeapInit+0xb8>)
 8004a12:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8004a14:	683b      	ldr	r3, [r7, #0]
 8004a16:	685b      	ldr	r3, [r3, #4]
 8004a18:	4a09      	ldr	r2, [pc, #36]	; (8004a40 <prvHeapInit+0xbc>)
 8004a1a:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8004a1c:	4b09      	ldr	r3, [pc, #36]	; (8004a44 <prvHeapInit+0xc0>)
 8004a1e:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 8004a22:	601a      	str	r2, [r3, #0]
}
 8004a24:	bf00      	nop
 8004a26:	3714      	adds	r7, #20
 8004a28:	46bd      	mov	sp, r7
 8004a2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a2e:	4770      	bx	lr
 8004a30:	20001548 	.word	0x20001548
 8004a34:	20002100 	.word	0x20002100
 8004a38:	20002108 	.word	0x20002108
 8004a3c:	20002110 	.word	0x20002110
 8004a40:	2000210c 	.word	0x2000210c
 8004a44:	2000211c 	.word	0x2000211c

08004a48 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8004a48:	b480      	push	{r7}
 8004a4a:	b085      	sub	sp, #20
 8004a4c:	af00      	add	r7, sp, #0
 8004a4e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8004a50:	4b28      	ldr	r3, [pc, #160]	; (8004af4 <prvInsertBlockIntoFreeList+0xac>)
 8004a52:	60fb      	str	r3, [r7, #12]
 8004a54:	e002      	b.n	8004a5c <prvInsertBlockIntoFreeList+0x14>
 8004a56:	68fb      	ldr	r3, [r7, #12]
 8004a58:	681b      	ldr	r3, [r3, #0]
 8004a5a:	60fb      	str	r3, [r7, #12]
 8004a5c:	68fb      	ldr	r3, [r7, #12]
 8004a5e:	681b      	ldr	r3, [r3, #0]
 8004a60:	687a      	ldr	r2, [r7, #4]
 8004a62:	429a      	cmp	r2, r3
 8004a64:	d8f7      	bhi.n	8004a56 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 8004a66:	68fb      	ldr	r3, [r7, #12]
 8004a68:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8004a6a:	68fb      	ldr	r3, [r7, #12]
 8004a6c:	685b      	ldr	r3, [r3, #4]
 8004a6e:	68ba      	ldr	r2, [r7, #8]
 8004a70:	4413      	add	r3, r2
 8004a72:	687a      	ldr	r2, [r7, #4]
 8004a74:	429a      	cmp	r2, r3
 8004a76:	d108      	bne.n	8004a8a <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8004a78:	68fb      	ldr	r3, [r7, #12]
 8004a7a:	685a      	ldr	r2, [r3, #4]
 8004a7c:	687b      	ldr	r3, [r7, #4]
 8004a7e:	685b      	ldr	r3, [r3, #4]
 8004a80:	441a      	add	r2, r3
 8004a82:	68fb      	ldr	r3, [r7, #12]
 8004a84:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 8004a86:	68fb      	ldr	r3, [r7, #12]
 8004a88:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 8004a8a:	687b      	ldr	r3, [r7, #4]
 8004a8c:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 8004a8e:	687b      	ldr	r3, [r7, #4]
 8004a90:	685b      	ldr	r3, [r3, #4]
 8004a92:	68ba      	ldr	r2, [r7, #8]
 8004a94:	441a      	add	r2, r3
 8004a96:	68fb      	ldr	r3, [r7, #12]
 8004a98:	681b      	ldr	r3, [r3, #0]
 8004a9a:	429a      	cmp	r2, r3
 8004a9c:	d118      	bne.n	8004ad0 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 8004a9e:	68fb      	ldr	r3, [r7, #12]
 8004aa0:	681a      	ldr	r2, [r3, #0]
 8004aa2:	4b15      	ldr	r3, [pc, #84]	; (8004af8 <prvInsertBlockIntoFreeList+0xb0>)
 8004aa4:	681b      	ldr	r3, [r3, #0]
 8004aa6:	429a      	cmp	r2, r3
 8004aa8:	d00d      	beq.n	8004ac6 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8004aaa:	687b      	ldr	r3, [r7, #4]
 8004aac:	685a      	ldr	r2, [r3, #4]
 8004aae:	68fb      	ldr	r3, [r7, #12]
 8004ab0:	681b      	ldr	r3, [r3, #0]
 8004ab2:	685b      	ldr	r3, [r3, #4]
 8004ab4:	441a      	add	r2, r3
 8004ab6:	687b      	ldr	r3, [r7, #4]
 8004ab8:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8004aba:	68fb      	ldr	r3, [r7, #12]
 8004abc:	681b      	ldr	r3, [r3, #0]
 8004abe:	681a      	ldr	r2, [r3, #0]
 8004ac0:	687b      	ldr	r3, [r7, #4]
 8004ac2:	601a      	str	r2, [r3, #0]
 8004ac4:	e008      	b.n	8004ad8 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8004ac6:	4b0c      	ldr	r3, [pc, #48]	; (8004af8 <prvInsertBlockIntoFreeList+0xb0>)
 8004ac8:	681a      	ldr	r2, [r3, #0]
 8004aca:	687b      	ldr	r3, [r7, #4]
 8004acc:	601a      	str	r2, [r3, #0]
 8004ace:	e003      	b.n	8004ad8 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8004ad0:	68fb      	ldr	r3, [r7, #12]
 8004ad2:	681a      	ldr	r2, [r3, #0]
 8004ad4:	687b      	ldr	r3, [r7, #4]
 8004ad6:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8004ad8:	68fa      	ldr	r2, [r7, #12]
 8004ada:	687b      	ldr	r3, [r7, #4]
 8004adc:	429a      	cmp	r2, r3
 8004ade:	d002      	beq.n	8004ae6 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8004ae0:	68fb      	ldr	r3, [r7, #12]
 8004ae2:	687a      	ldr	r2, [r7, #4]
 8004ae4:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8004ae6:	bf00      	nop
 8004ae8:	3714      	adds	r7, #20
 8004aea:	46bd      	mov	sp, r7
 8004aec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004af0:	4770      	bx	lr
 8004af2:	bf00      	nop
 8004af4:	20002100 	.word	0x20002100
 8004af8:	20002108 	.word	0x20002108

08004afc <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8004afc:	b580      	push	{r7, lr}
 8004afe:	b082      	sub	sp, #8
 8004b00:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8004b02:	2300      	movs	r3, #0
 8004b04:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8004b06:	2003      	movs	r0, #3
 8004b08:	f000 f928 	bl	8004d5c <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8004b0c:	2000      	movs	r0, #0
 8004b0e:	f000 f80d 	bl	8004b2c <HAL_InitTick>
 8004b12:	4603      	mov	r3, r0
 8004b14:	2b00      	cmp	r3, #0
 8004b16:	d002      	beq.n	8004b1e <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 8004b18:	2301      	movs	r3, #1
 8004b1a:	71fb      	strb	r3, [r7, #7]
 8004b1c:	e001      	b.n	8004b22 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8004b1e:	f003 ff6f 	bl	8008a00 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8004b22:	79fb      	ldrb	r3, [r7, #7]
}
 8004b24:	4618      	mov	r0, r3
 8004b26:	3708      	adds	r7, #8
 8004b28:	46bd      	mov	sp, r7
 8004b2a:	bd80      	pop	{r7, pc}

08004b2c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8004b2c:	b580      	push	{r7, lr}
 8004b2e:	b084      	sub	sp, #16
 8004b30:	af00      	add	r7, sp, #0
 8004b32:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8004b34:	2300      	movs	r3, #0
 8004b36:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 8004b38:	4b17      	ldr	r3, [pc, #92]	; (8004b98 <HAL_InitTick+0x6c>)
 8004b3a:	781b      	ldrb	r3, [r3, #0]
 8004b3c:	2b00      	cmp	r3, #0
 8004b3e:	d023      	beq.n	8004b88 <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 8004b40:	4b16      	ldr	r3, [pc, #88]	; (8004b9c <HAL_InitTick+0x70>)
 8004b42:	681a      	ldr	r2, [r3, #0]
 8004b44:	4b14      	ldr	r3, [pc, #80]	; (8004b98 <HAL_InitTick+0x6c>)
 8004b46:	781b      	ldrb	r3, [r3, #0]
 8004b48:	4619      	mov	r1, r3
 8004b4a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8004b4e:	fbb3 f3f1 	udiv	r3, r3, r1
 8004b52:	fbb2 f3f3 	udiv	r3, r2, r3
 8004b56:	4618      	mov	r0, r3
 8004b58:	f000 f935 	bl	8004dc6 <HAL_SYSTICK_Config>
 8004b5c:	4603      	mov	r3, r0
 8004b5e:	2b00      	cmp	r3, #0
 8004b60:	d10f      	bne.n	8004b82 <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8004b62:	687b      	ldr	r3, [r7, #4]
 8004b64:	2b0f      	cmp	r3, #15
 8004b66:	d809      	bhi.n	8004b7c <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8004b68:	2200      	movs	r2, #0
 8004b6a:	6879      	ldr	r1, [r7, #4]
 8004b6c:	f04f 30ff 	mov.w	r0, #4294967295
 8004b70:	f000 f8ff 	bl	8004d72 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8004b74:	4a0a      	ldr	r2, [pc, #40]	; (8004ba0 <HAL_InitTick+0x74>)
 8004b76:	687b      	ldr	r3, [r7, #4]
 8004b78:	6013      	str	r3, [r2, #0]
 8004b7a:	e007      	b.n	8004b8c <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 8004b7c:	2301      	movs	r3, #1
 8004b7e:	73fb      	strb	r3, [r7, #15]
 8004b80:	e004      	b.n	8004b8c <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 8004b82:	2301      	movs	r3, #1
 8004b84:	73fb      	strb	r3, [r7, #15]
 8004b86:	e001      	b.n	8004b8c <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 8004b88:	2301      	movs	r3, #1
 8004b8a:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8004b8c:	7bfb      	ldrb	r3, [r7, #15]
}
 8004b8e:	4618      	mov	r0, r3
 8004b90:	3710      	adds	r7, #16
 8004b92:	46bd      	mov	sp, r7
 8004b94:	bd80      	pop	{r7, pc}
 8004b96:	bf00      	nop
 8004b98:	20000014 	.word	0x20000014
 8004b9c:	20000018 	.word	0x20000018
 8004ba0:	20000010 	.word	0x20000010

08004ba4 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8004ba4:	b480      	push	{r7}
 8004ba6:	af00      	add	r7, sp, #0
  return uwTick;
 8004ba8:	4b03      	ldr	r3, [pc, #12]	; (8004bb8 <HAL_GetTick+0x14>)
 8004baa:	681b      	ldr	r3, [r3, #0]
}
 8004bac:	4618      	mov	r0, r3
 8004bae:	46bd      	mov	sp, r7
 8004bb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004bb4:	4770      	bx	lr
 8004bb6:	bf00      	nop
 8004bb8:	20002120 	.word	0x20002120

08004bbc <__NVIC_SetPriorityGrouping>:
{
 8004bbc:	b480      	push	{r7}
 8004bbe:	b085      	sub	sp, #20
 8004bc0:	af00      	add	r7, sp, #0
 8004bc2:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8004bc4:	687b      	ldr	r3, [r7, #4]
 8004bc6:	f003 0307 	and.w	r3, r3, #7
 8004bca:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8004bcc:	4b0c      	ldr	r3, [pc, #48]	; (8004c00 <__NVIC_SetPriorityGrouping+0x44>)
 8004bce:	68db      	ldr	r3, [r3, #12]
 8004bd0:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8004bd2:	68ba      	ldr	r2, [r7, #8]
 8004bd4:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8004bd8:	4013      	ands	r3, r2
 8004bda:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8004bdc:	68fb      	ldr	r3, [r7, #12]
 8004bde:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8004be0:	68bb      	ldr	r3, [r7, #8]
 8004be2:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8004be4:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8004be8:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8004bec:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8004bee:	4a04      	ldr	r2, [pc, #16]	; (8004c00 <__NVIC_SetPriorityGrouping+0x44>)
 8004bf0:	68bb      	ldr	r3, [r7, #8]
 8004bf2:	60d3      	str	r3, [r2, #12]
}
 8004bf4:	bf00      	nop
 8004bf6:	3714      	adds	r7, #20
 8004bf8:	46bd      	mov	sp, r7
 8004bfa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004bfe:	4770      	bx	lr
 8004c00:	e000ed00 	.word	0xe000ed00

08004c04 <__NVIC_GetPriorityGrouping>:
{
 8004c04:	b480      	push	{r7}
 8004c06:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8004c08:	4b04      	ldr	r3, [pc, #16]	; (8004c1c <__NVIC_GetPriorityGrouping+0x18>)
 8004c0a:	68db      	ldr	r3, [r3, #12]
 8004c0c:	0a1b      	lsrs	r3, r3, #8
 8004c0e:	f003 0307 	and.w	r3, r3, #7
}
 8004c12:	4618      	mov	r0, r3
 8004c14:	46bd      	mov	sp, r7
 8004c16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c1a:	4770      	bx	lr
 8004c1c:	e000ed00 	.word	0xe000ed00

08004c20 <__NVIC_EnableIRQ>:
{
 8004c20:	b480      	push	{r7}
 8004c22:	b083      	sub	sp, #12
 8004c24:	af00      	add	r7, sp, #0
 8004c26:	4603      	mov	r3, r0
 8004c28:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8004c2a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004c2e:	2b00      	cmp	r3, #0
 8004c30:	db0b      	blt.n	8004c4a <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8004c32:	79fb      	ldrb	r3, [r7, #7]
 8004c34:	f003 021f 	and.w	r2, r3, #31
 8004c38:	4907      	ldr	r1, [pc, #28]	; (8004c58 <__NVIC_EnableIRQ+0x38>)
 8004c3a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004c3e:	095b      	lsrs	r3, r3, #5
 8004c40:	2001      	movs	r0, #1
 8004c42:	fa00 f202 	lsl.w	r2, r0, r2
 8004c46:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8004c4a:	bf00      	nop
 8004c4c:	370c      	adds	r7, #12
 8004c4e:	46bd      	mov	sp, r7
 8004c50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c54:	4770      	bx	lr
 8004c56:	bf00      	nop
 8004c58:	e000e100 	.word	0xe000e100

08004c5c <__NVIC_SetPriority>:
{
 8004c5c:	b480      	push	{r7}
 8004c5e:	b083      	sub	sp, #12
 8004c60:	af00      	add	r7, sp, #0
 8004c62:	4603      	mov	r3, r0
 8004c64:	6039      	str	r1, [r7, #0]
 8004c66:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8004c68:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004c6c:	2b00      	cmp	r3, #0
 8004c6e:	db0a      	blt.n	8004c86 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004c70:	683b      	ldr	r3, [r7, #0]
 8004c72:	b2da      	uxtb	r2, r3
 8004c74:	490c      	ldr	r1, [pc, #48]	; (8004ca8 <__NVIC_SetPriority+0x4c>)
 8004c76:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004c7a:	0112      	lsls	r2, r2, #4
 8004c7c:	b2d2      	uxtb	r2, r2
 8004c7e:	440b      	add	r3, r1
 8004c80:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 8004c84:	e00a      	b.n	8004c9c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004c86:	683b      	ldr	r3, [r7, #0]
 8004c88:	b2da      	uxtb	r2, r3
 8004c8a:	4908      	ldr	r1, [pc, #32]	; (8004cac <__NVIC_SetPriority+0x50>)
 8004c8c:	79fb      	ldrb	r3, [r7, #7]
 8004c8e:	f003 030f 	and.w	r3, r3, #15
 8004c92:	3b04      	subs	r3, #4
 8004c94:	0112      	lsls	r2, r2, #4
 8004c96:	b2d2      	uxtb	r2, r2
 8004c98:	440b      	add	r3, r1
 8004c9a:	761a      	strb	r2, [r3, #24]
}
 8004c9c:	bf00      	nop
 8004c9e:	370c      	adds	r7, #12
 8004ca0:	46bd      	mov	sp, r7
 8004ca2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ca6:	4770      	bx	lr
 8004ca8:	e000e100 	.word	0xe000e100
 8004cac:	e000ed00 	.word	0xe000ed00

08004cb0 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8004cb0:	b480      	push	{r7}
 8004cb2:	b089      	sub	sp, #36	; 0x24
 8004cb4:	af00      	add	r7, sp, #0
 8004cb6:	60f8      	str	r0, [r7, #12]
 8004cb8:	60b9      	str	r1, [r7, #8]
 8004cba:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8004cbc:	68fb      	ldr	r3, [r7, #12]
 8004cbe:	f003 0307 	and.w	r3, r3, #7
 8004cc2:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8004cc4:	69fb      	ldr	r3, [r7, #28]
 8004cc6:	f1c3 0307 	rsb	r3, r3, #7
 8004cca:	2b04      	cmp	r3, #4
 8004ccc:	bf28      	it	cs
 8004cce:	2304      	movcs	r3, #4
 8004cd0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8004cd2:	69fb      	ldr	r3, [r7, #28]
 8004cd4:	3304      	adds	r3, #4
 8004cd6:	2b06      	cmp	r3, #6
 8004cd8:	d902      	bls.n	8004ce0 <NVIC_EncodePriority+0x30>
 8004cda:	69fb      	ldr	r3, [r7, #28]
 8004cdc:	3b03      	subs	r3, #3
 8004cde:	e000      	b.n	8004ce2 <NVIC_EncodePriority+0x32>
 8004ce0:	2300      	movs	r3, #0
 8004ce2:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004ce4:	f04f 32ff 	mov.w	r2, #4294967295
 8004ce8:	69bb      	ldr	r3, [r7, #24]
 8004cea:	fa02 f303 	lsl.w	r3, r2, r3
 8004cee:	43da      	mvns	r2, r3
 8004cf0:	68bb      	ldr	r3, [r7, #8]
 8004cf2:	401a      	ands	r2, r3
 8004cf4:	697b      	ldr	r3, [r7, #20]
 8004cf6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8004cf8:	f04f 31ff 	mov.w	r1, #4294967295
 8004cfc:	697b      	ldr	r3, [r7, #20]
 8004cfe:	fa01 f303 	lsl.w	r3, r1, r3
 8004d02:	43d9      	mvns	r1, r3
 8004d04:	687b      	ldr	r3, [r7, #4]
 8004d06:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004d08:	4313      	orrs	r3, r2
         );
}
 8004d0a:	4618      	mov	r0, r3
 8004d0c:	3724      	adds	r7, #36	; 0x24
 8004d0e:	46bd      	mov	sp, r7
 8004d10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d14:	4770      	bx	lr
	...

08004d18 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8004d18:	b580      	push	{r7, lr}
 8004d1a:	b082      	sub	sp, #8
 8004d1c:	af00      	add	r7, sp, #0
 8004d1e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8004d20:	687b      	ldr	r3, [r7, #4]
 8004d22:	3b01      	subs	r3, #1
 8004d24:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8004d28:	d301      	bcc.n	8004d2e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8004d2a:	2301      	movs	r3, #1
 8004d2c:	e00f      	b.n	8004d4e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8004d2e:	4a0a      	ldr	r2, [pc, #40]	; (8004d58 <SysTick_Config+0x40>)
 8004d30:	687b      	ldr	r3, [r7, #4]
 8004d32:	3b01      	subs	r3, #1
 8004d34:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8004d36:	210f      	movs	r1, #15
 8004d38:	f04f 30ff 	mov.w	r0, #4294967295
 8004d3c:	f7ff ff8e 	bl	8004c5c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8004d40:	4b05      	ldr	r3, [pc, #20]	; (8004d58 <SysTick_Config+0x40>)
 8004d42:	2200      	movs	r2, #0
 8004d44:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8004d46:	4b04      	ldr	r3, [pc, #16]	; (8004d58 <SysTick_Config+0x40>)
 8004d48:	2207      	movs	r2, #7
 8004d4a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8004d4c:	2300      	movs	r3, #0
}
 8004d4e:	4618      	mov	r0, r3
 8004d50:	3708      	adds	r7, #8
 8004d52:	46bd      	mov	sp, r7
 8004d54:	bd80      	pop	{r7, pc}
 8004d56:	bf00      	nop
 8004d58:	e000e010 	.word	0xe000e010

08004d5c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8004d5c:	b580      	push	{r7, lr}
 8004d5e:	b082      	sub	sp, #8
 8004d60:	af00      	add	r7, sp, #0
 8004d62:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8004d64:	6878      	ldr	r0, [r7, #4]
 8004d66:	f7ff ff29 	bl	8004bbc <__NVIC_SetPriorityGrouping>
}
 8004d6a:	bf00      	nop
 8004d6c:	3708      	adds	r7, #8
 8004d6e:	46bd      	mov	sp, r7
 8004d70:	bd80      	pop	{r7, pc}

08004d72 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8004d72:	b580      	push	{r7, lr}
 8004d74:	b086      	sub	sp, #24
 8004d76:	af00      	add	r7, sp, #0
 8004d78:	4603      	mov	r3, r0
 8004d7a:	60b9      	str	r1, [r7, #8]
 8004d7c:	607a      	str	r2, [r7, #4]
 8004d7e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8004d80:	2300      	movs	r3, #0
 8004d82:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8004d84:	f7ff ff3e 	bl	8004c04 <__NVIC_GetPriorityGrouping>
 8004d88:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8004d8a:	687a      	ldr	r2, [r7, #4]
 8004d8c:	68b9      	ldr	r1, [r7, #8]
 8004d8e:	6978      	ldr	r0, [r7, #20]
 8004d90:	f7ff ff8e 	bl	8004cb0 <NVIC_EncodePriority>
 8004d94:	4602      	mov	r2, r0
 8004d96:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8004d9a:	4611      	mov	r1, r2
 8004d9c:	4618      	mov	r0, r3
 8004d9e:	f7ff ff5d 	bl	8004c5c <__NVIC_SetPriority>
}
 8004da2:	bf00      	nop
 8004da4:	3718      	adds	r7, #24
 8004da6:	46bd      	mov	sp, r7
 8004da8:	bd80      	pop	{r7, pc}

08004daa <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8004daa:	b580      	push	{r7, lr}
 8004dac:	b082      	sub	sp, #8
 8004dae:	af00      	add	r7, sp, #0
 8004db0:	4603      	mov	r3, r0
 8004db2:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8004db4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004db8:	4618      	mov	r0, r3
 8004dba:	f7ff ff31 	bl	8004c20 <__NVIC_EnableIRQ>
}
 8004dbe:	bf00      	nop
 8004dc0:	3708      	adds	r7, #8
 8004dc2:	46bd      	mov	sp, r7
 8004dc4:	bd80      	pop	{r7, pc}

08004dc6 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8004dc6:	b580      	push	{r7, lr}
 8004dc8:	b082      	sub	sp, #8
 8004dca:	af00      	add	r7, sp, #0
 8004dcc:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8004dce:	6878      	ldr	r0, [r7, #4]
 8004dd0:	f7ff ffa2 	bl	8004d18 <SysTick_Config>
 8004dd4:	4603      	mov	r3, r0
}
 8004dd6:	4618      	mov	r0, r3
 8004dd8:	3708      	adds	r7, #8
 8004dda:	46bd      	mov	sp, r7
 8004ddc:	bd80      	pop	{r7, pc}
	...

08004de0 <HAL_DMA_Init>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8004de0:	b480      	push	{r7}
 8004de2:	b085      	sub	sp, #20
 8004de4:	af00      	add	r7, sp, #0
 8004de6:	6078      	str	r0, [r7, #4]
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if(hdma == NULL)
 8004de8:	687b      	ldr	r3, [r7, #4]
 8004dea:	2b00      	cmp	r3, #0
 8004dec:	d101      	bne.n	8004df2 <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 8004dee:	2301      	movs	r3, #1
 8004df0:	e098      	b.n	8004f24 <HAL_DMA_Init+0x144>
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request));

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 8004df2:	687b      	ldr	r3, [r7, #4]
 8004df4:	681b      	ldr	r3, [r3, #0]
 8004df6:	461a      	mov	r2, r3
 8004df8:	4b4d      	ldr	r3, [pc, #308]	; (8004f30 <HAL_DMA_Init+0x150>)
 8004dfa:	429a      	cmp	r2, r3
 8004dfc:	d80f      	bhi.n	8004e1e <HAL_DMA_Init+0x3e>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 8004dfe:	687b      	ldr	r3, [r7, #4]
 8004e00:	681b      	ldr	r3, [r3, #0]
 8004e02:	461a      	mov	r2, r3
 8004e04:	4b4b      	ldr	r3, [pc, #300]	; (8004f34 <HAL_DMA_Init+0x154>)
 8004e06:	4413      	add	r3, r2
 8004e08:	4a4b      	ldr	r2, [pc, #300]	; (8004f38 <HAL_DMA_Init+0x158>)
 8004e0a:	fba2 2303 	umull	r2, r3, r2, r3
 8004e0e:	091b      	lsrs	r3, r3, #4
 8004e10:	009a      	lsls	r2, r3, #2
 8004e12:	687b      	ldr	r3, [r7, #4]
 8004e14:	645a      	str	r2, [r3, #68]	; 0x44
    hdma->DmaBaseAddress = DMA1;
 8004e16:	687b      	ldr	r3, [r7, #4]
 8004e18:	4a48      	ldr	r2, [pc, #288]	; (8004f3c <HAL_DMA_Init+0x15c>)
 8004e1a:	641a      	str	r2, [r3, #64]	; 0x40
 8004e1c:	e00e      	b.n	8004e3c <HAL_DMA_Init+0x5c>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2U;
 8004e1e:	687b      	ldr	r3, [r7, #4]
 8004e20:	681b      	ldr	r3, [r3, #0]
 8004e22:	461a      	mov	r2, r3
 8004e24:	4b46      	ldr	r3, [pc, #280]	; (8004f40 <HAL_DMA_Init+0x160>)
 8004e26:	4413      	add	r3, r2
 8004e28:	4a43      	ldr	r2, [pc, #268]	; (8004f38 <HAL_DMA_Init+0x158>)
 8004e2a:	fba2 2303 	umull	r2, r3, r2, r3
 8004e2e:	091b      	lsrs	r3, r3, #4
 8004e30:	009a      	lsls	r2, r3, #2
 8004e32:	687b      	ldr	r3, [r7, #4]
 8004e34:	645a      	str	r2, [r3, #68]	; 0x44
    hdma->DmaBaseAddress = DMA2;
 8004e36:	687b      	ldr	r3, [r7, #4]
 8004e38:	4a42      	ldr	r2, [pc, #264]	; (8004f44 <HAL_DMA_Init+0x164>)
 8004e3a:	641a      	str	r2, [r3, #64]	; 0x40
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8004e3c:	687b      	ldr	r3, [r7, #4]
 8004e3e:	2202      	movs	r2, #2
 8004e40:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8004e44:	687b      	ldr	r3, [r7, #4]
 8004e46:	681b      	ldr	r3, [r3, #0]
 8004e48:	681b      	ldr	r3, [r3, #0]
 8004e4a:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 8004e4c:	68fb      	ldr	r3, [r7, #12]
 8004e4e:	f423 43ff 	bic.w	r3, r3, #32640	; 0x7f80
 8004e52:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004e56:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8004e58:	687b      	ldr	r3, [r7, #4]
 8004e5a:	689a      	ldr	r2, [r3, #8]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8004e5c:	687b      	ldr	r3, [r7, #4]
 8004e5e:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Direction        |
 8004e60:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8004e62:	687b      	ldr	r3, [r7, #4]
 8004e64:	691b      	ldr	r3, [r3, #16]
 8004e66:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8004e68:	687b      	ldr	r3, [r7, #4]
 8004e6a:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8004e6c:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8004e6e:	687b      	ldr	r3, [r7, #4]
 8004e70:	699b      	ldr	r3, [r3, #24]
 8004e72:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8004e74:	687b      	ldr	r3, [r7, #4]
 8004e76:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8004e78:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8004e7a:	687b      	ldr	r3, [r7, #4]
 8004e7c:	6a1b      	ldr	r3, [r3, #32]
 8004e7e:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8004e80:	68fa      	ldr	r2, [r7, #12]
 8004e82:	4313      	orrs	r3, r2
 8004e84:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 8004e86:	687b      	ldr	r3, [r7, #4]
 8004e88:	681b      	ldr	r3, [r3, #0]
 8004e8a:	68fa      	ldr	r2, [r7, #12]
 8004e8c:	601a      	str	r2, [r3, #0]
#endif /* DMAMUX1 */

#if !defined (DMAMUX1)

  /* Set request selection */
  if(hdma->Init.Direction != DMA_MEMORY_TO_MEMORY)
 8004e8e:	687b      	ldr	r3, [r7, #4]
 8004e90:	689b      	ldr	r3, [r3, #8]
 8004e92:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8004e96:	d039      	beq.n	8004f0c <HAL_DMA_Init+0x12c>
  {
    /* Write to DMA channel selection register */
    if (DMA1 == hdma->DmaBaseAddress)
 8004e98:	687b      	ldr	r3, [r7, #4]
 8004e9a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004e9c:	4a27      	ldr	r2, [pc, #156]	; (8004f3c <HAL_DMA_Init+0x15c>)
 8004e9e:	4293      	cmp	r3, r2
 8004ea0:	d11a      	bne.n	8004ed8 <HAL_DMA_Init+0xf8>
    {
      /* Reset request selection for DMA1 Channelx */
      DMA1_CSELR->CSELR &= ~(DMA_CSELR_C1S << (hdma->ChannelIndex & 0x1cU));
 8004ea2:	4b29      	ldr	r3, [pc, #164]	; (8004f48 <HAL_DMA_Init+0x168>)
 8004ea4:	681a      	ldr	r2, [r3, #0]
 8004ea6:	687b      	ldr	r3, [r7, #4]
 8004ea8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004eaa:	f003 031c 	and.w	r3, r3, #28
 8004eae:	210f      	movs	r1, #15
 8004eb0:	fa01 f303 	lsl.w	r3, r1, r3
 8004eb4:	43db      	mvns	r3, r3
 8004eb6:	4924      	ldr	r1, [pc, #144]	; (8004f48 <HAL_DMA_Init+0x168>)
 8004eb8:	4013      	ands	r3, r2
 8004eba:	600b      	str	r3, [r1, #0]

      /* Configure request selection for DMA1 Channelx */
      DMA1_CSELR->CSELR |= (uint32_t) (hdma->Init.Request << (hdma->ChannelIndex & 0x1cU));
 8004ebc:	4b22      	ldr	r3, [pc, #136]	; (8004f48 <HAL_DMA_Init+0x168>)
 8004ebe:	681a      	ldr	r2, [r3, #0]
 8004ec0:	687b      	ldr	r3, [r7, #4]
 8004ec2:	6859      	ldr	r1, [r3, #4]
 8004ec4:	687b      	ldr	r3, [r7, #4]
 8004ec6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004ec8:	f003 031c 	and.w	r3, r3, #28
 8004ecc:	fa01 f303 	lsl.w	r3, r1, r3
 8004ed0:	491d      	ldr	r1, [pc, #116]	; (8004f48 <HAL_DMA_Init+0x168>)
 8004ed2:	4313      	orrs	r3, r2
 8004ed4:	600b      	str	r3, [r1, #0]
 8004ed6:	e019      	b.n	8004f0c <HAL_DMA_Init+0x12c>
    }
    else /* DMA2 */
    {
      /* Reset request selection for DMA2 Channelx */
      DMA2_CSELR->CSELR &= ~(DMA_CSELR_C1S << (hdma->ChannelIndex & 0x1cU));
 8004ed8:	4b1c      	ldr	r3, [pc, #112]	; (8004f4c <HAL_DMA_Init+0x16c>)
 8004eda:	681a      	ldr	r2, [r3, #0]
 8004edc:	687b      	ldr	r3, [r7, #4]
 8004ede:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004ee0:	f003 031c 	and.w	r3, r3, #28
 8004ee4:	210f      	movs	r1, #15
 8004ee6:	fa01 f303 	lsl.w	r3, r1, r3
 8004eea:	43db      	mvns	r3, r3
 8004eec:	4917      	ldr	r1, [pc, #92]	; (8004f4c <HAL_DMA_Init+0x16c>)
 8004eee:	4013      	ands	r3, r2
 8004ef0:	600b      	str	r3, [r1, #0]

      /* Configure request selection for DMA2 Channelx */
      DMA2_CSELR->CSELR |= (uint32_t) (hdma->Init.Request << (hdma->ChannelIndex & 0x1cU));
 8004ef2:	4b16      	ldr	r3, [pc, #88]	; (8004f4c <HAL_DMA_Init+0x16c>)
 8004ef4:	681a      	ldr	r2, [r3, #0]
 8004ef6:	687b      	ldr	r3, [r7, #4]
 8004ef8:	6859      	ldr	r1, [r3, #4]
 8004efa:	687b      	ldr	r3, [r7, #4]
 8004efc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004efe:	f003 031c 	and.w	r3, r3, #28
 8004f02:	fa01 f303 	lsl.w	r3, r1, r3
 8004f06:	4911      	ldr	r1, [pc, #68]	; (8004f4c <HAL_DMA_Init+0x16c>)
 8004f08:	4313      	orrs	r3, r2
 8004f0a:	600b      	str	r3, [r1, #0]
#endif /* STM32L431xx || STM32L432xx || STM32L433xx || STM32L442xx || STM32L443xx */
       /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L442xx || STM32L486xx */
       /* STM32L496xx || STM32L4A6xx                                              */

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8004f0c:	687b      	ldr	r3, [r7, #4]
 8004f0e:	2200      	movs	r2, #0
 8004f10:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 8004f12:	687b      	ldr	r3, [r7, #4]
 8004f14:	2201      	movs	r2, #1
 8004f16:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8004f1a:	687b      	ldr	r3, [r7, #4]
 8004f1c:	2200      	movs	r2, #0
 8004f1e:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  return HAL_OK;
 8004f22:	2300      	movs	r3, #0
}
 8004f24:	4618      	mov	r0, r3
 8004f26:	3714      	adds	r7, #20
 8004f28:	46bd      	mov	sp, r7
 8004f2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f2e:	4770      	bx	lr
 8004f30:	40020407 	.word	0x40020407
 8004f34:	bffdfff8 	.word	0xbffdfff8
 8004f38:	cccccccd 	.word	0xcccccccd
 8004f3c:	40020000 	.word	0x40020000
 8004f40:	bffdfbf8 	.word	0xbffdfbf8
 8004f44:	40020400 	.word	0x40020400
 8004f48:	400200a8 	.word	0x400200a8
 8004f4c:	400204a8 	.word	0x400204a8

08004f50 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8004f50:	b580      	push	{r7, lr}
 8004f52:	b086      	sub	sp, #24
 8004f54:	af00      	add	r7, sp, #0
 8004f56:	60f8      	str	r0, [r7, #12]
 8004f58:	60b9      	str	r1, [r7, #8]
 8004f5a:	607a      	str	r2, [r7, #4]
 8004f5c:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8004f5e:	2300      	movs	r3, #0
 8004f60:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 8004f62:	68fb      	ldr	r3, [r7, #12]
 8004f64:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8004f68:	2b01      	cmp	r3, #1
 8004f6a:	d101      	bne.n	8004f70 <HAL_DMA_Start_IT+0x20>
 8004f6c:	2302      	movs	r3, #2
 8004f6e:	e04b      	b.n	8005008 <HAL_DMA_Start_IT+0xb8>
 8004f70:	68fb      	ldr	r3, [r7, #12]
 8004f72:	2201      	movs	r2, #1
 8004f74:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  if(HAL_DMA_STATE_READY == hdma->State)
 8004f78:	68fb      	ldr	r3, [r7, #12]
 8004f7a:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 8004f7e:	b2db      	uxtb	r3, r3
 8004f80:	2b01      	cmp	r3, #1
 8004f82:	d13a      	bne.n	8004ffa <HAL_DMA_Start_IT+0xaa>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8004f84:	68fb      	ldr	r3, [r7, #12]
 8004f86:	2202      	movs	r2, #2
 8004f88:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8004f8c:	68fb      	ldr	r3, [r7, #12]
 8004f8e:	2200      	movs	r2, #0
 8004f90:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8004f92:	68fb      	ldr	r3, [r7, #12]
 8004f94:	681b      	ldr	r3, [r3, #0]
 8004f96:	681a      	ldr	r2, [r3, #0]
 8004f98:	68fb      	ldr	r3, [r7, #12]
 8004f9a:	681b      	ldr	r3, [r3, #0]
 8004f9c:	f022 0201 	bic.w	r2, r2, #1
 8004fa0:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8004fa2:	683b      	ldr	r3, [r7, #0]
 8004fa4:	687a      	ldr	r2, [r7, #4]
 8004fa6:	68b9      	ldr	r1, [r7, #8]
 8004fa8:	68f8      	ldr	r0, [r7, #12]
 8004faa:	f000 f921 	bl	80051f0 <DMA_SetConfig>

    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if(NULL != hdma->XferHalfCpltCallback )
 8004fae:	68fb      	ldr	r3, [r7, #12]
 8004fb0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004fb2:	2b00      	cmp	r3, #0
 8004fb4:	d008      	beq.n	8004fc8 <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8004fb6:	68fb      	ldr	r3, [r7, #12]
 8004fb8:	681b      	ldr	r3, [r3, #0]
 8004fba:	681a      	ldr	r2, [r3, #0]
 8004fbc:	68fb      	ldr	r3, [r7, #12]
 8004fbe:	681b      	ldr	r3, [r3, #0]
 8004fc0:	f042 020e 	orr.w	r2, r2, #14
 8004fc4:	601a      	str	r2, [r3, #0]
 8004fc6:	e00f      	b.n	8004fe8 <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8004fc8:	68fb      	ldr	r3, [r7, #12]
 8004fca:	681b      	ldr	r3, [r3, #0]
 8004fcc:	681a      	ldr	r2, [r3, #0]
 8004fce:	68fb      	ldr	r3, [r7, #12]
 8004fd0:	681b      	ldr	r3, [r3, #0]
 8004fd2:	f022 0204 	bic.w	r2, r2, #4
 8004fd6:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8004fd8:	68fb      	ldr	r3, [r7, #12]
 8004fda:	681b      	ldr	r3, [r3, #0]
 8004fdc:	681a      	ldr	r2, [r3, #0]
 8004fde:	68fb      	ldr	r3, [r7, #12]
 8004fe0:	681b      	ldr	r3, [r3, #0]
 8004fe2:	f042 020a 	orr.w	r2, r2, #10
 8004fe6:	601a      	str	r2, [r3, #0]
    }

#endif /* DMAMUX1 */

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8004fe8:	68fb      	ldr	r3, [r7, #12]
 8004fea:	681b      	ldr	r3, [r3, #0]
 8004fec:	681a      	ldr	r2, [r3, #0]
 8004fee:	68fb      	ldr	r3, [r7, #12]
 8004ff0:	681b      	ldr	r3, [r3, #0]
 8004ff2:	f042 0201 	orr.w	r2, r2, #1
 8004ff6:	601a      	str	r2, [r3, #0]
 8004ff8:	e005      	b.n	8005006 <HAL_DMA_Start_IT+0xb6>
  }
  else
  {
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8004ffa:	68fb      	ldr	r3, [r7, #12]
 8004ffc:	2200      	movs	r2, #0
 8004ffe:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    /* Remain BUSY */
    status = HAL_BUSY;
 8005002:	2302      	movs	r3, #2
 8005004:	75fb      	strb	r3, [r7, #23]
  }
  return status;
 8005006:	7dfb      	ldrb	r3, [r7, #23]
}
 8005008:	4618      	mov	r0, r3
 800500a:	3718      	adds	r7, #24
 800500c:	46bd      	mov	sp, r7
 800500e:	bd80      	pop	{r7, pc}

08005010 <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8005010:	b580      	push	{r7, lr}
 8005012:	b084      	sub	sp, #16
 8005014:	af00      	add	r7, sp, #0
 8005016:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8005018:	2300      	movs	r3, #0
 800501a:	73fb      	strb	r3, [r7, #15]

  if(HAL_DMA_STATE_BUSY != hdma->State)
 800501c:	687b      	ldr	r3, [r7, #4]
 800501e:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 8005022:	b2db      	uxtb	r3, r3
 8005024:	2b02      	cmp	r3, #2
 8005026:	d005      	beq.n	8005034 <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8005028:	687b      	ldr	r3, [r7, #4]
 800502a:	2204      	movs	r2, #4
 800502c:	63da      	str	r2, [r3, #60]	; 0x3c

    status = HAL_ERROR;
 800502e:	2301      	movs	r3, #1
 8005030:	73fb      	strb	r3, [r7, #15]
 8005032:	e029      	b.n	8005088 <HAL_DMA_Abort_IT+0x78>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8005034:	687b      	ldr	r3, [r7, #4]
 8005036:	681b      	ldr	r3, [r3, #0]
 8005038:	681a      	ldr	r2, [r3, #0]
 800503a:	687b      	ldr	r3, [r7, #4]
 800503c:	681b      	ldr	r3, [r3, #0]
 800503e:	f022 020e 	bic.w	r2, r2, #14
 8005042:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8005044:	687b      	ldr	r3, [r7, #4]
 8005046:	681b      	ldr	r3, [r3, #0]
 8005048:	681a      	ldr	r2, [r3, #0]
 800504a:	687b      	ldr	r3, [r7, #4]
 800504c:	681b      	ldr	r3, [r3, #0]
 800504e:	f022 0201 	bic.w	r2, r2, #1
 8005052:	601a      	str	r2, [r3, #0]
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
    }

#else
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8005054:	687b      	ldr	r3, [r7, #4]
 8005056:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005058:	f003 021c 	and.w	r2, r3, #28
 800505c:	687b      	ldr	r3, [r7, #4]
 800505e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005060:	2101      	movs	r1, #1
 8005062:	fa01 f202 	lsl.w	r2, r1, r2
 8005066:	605a      	str	r2, [r3, #4]
#endif /* DMAMUX1 */

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8005068:	687b      	ldr	r3, [r7, #4]
 800506a:	2201      	movs	r2, #1
 800506c:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8005070:	687b      	ldr	r3, [r7, #4]
 8005072:	2200      	movs	r2, #0
 8005074:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 8005078:	687b      	ldr	r3, [r7, #4]
 800507a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800507c:	2b00      	cmp	r3, #0
 800507e:	d003      	beq.n	8005088 <HAL_DMA_Abort_IT+0x78>
    {
      hdma->XferAbortCallback(hdma);
 8005080:	687b      	ldr	r3, [r7, #4]
 8005082:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005084:	6878      	ldr	r0, [r7, #4]
 8005086:	4798      	blx	r3
    }
  }
  return status;
 8005088:	7bfb      	ldrb	r3, [r7, #15]
}
 800508a:	4618      	mov	r0, r3
 800508c:	3710      	adds	r7, #16
 800508e:	46bd      	mov	sp, r7
 8005090:	bd80      	pop	{r7, pc}

08005092 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8005092:	b580      	push	{r7, lr}
 8005094:	b084      	sub	sp, #16
 8005096:	af00      	add	r7, sp, #0
 8005098:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 800509a:	687b      	ldr	r3, [r7, #4]
 800509c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800509e:	681b      	ldr	r3, [r3, #0]
 80050a0:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 80050a2:	687b      	ldr	r3, [r7, #4]
 80050a4:	681b      	ldr	r3, [r3, #0]
 80050a6:	681b      	ldr	r3, [r3, #0]
 80050a8:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_HT) != 0U))
 80050aa:	687b      	ldr	r3, [r7, #4]
 80050ac:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80050ae:	f003 031c 	and.w	r3, r3, #28
 80050b2:	2204      	movs	r2, #4
 80050b4:	409a      	lsls	r2, r3
 80050b6:	68fb      	ldr	r3, [r7, #12]
 80050b8:	4013      	ands	r3, r2
 80050ba:	2b00      	cmp	r3, #0
 80050bc:	d026      	beq.n	800510c <HAL_DMA_IRQHandler+0x7a>
 80050be:	68bb      	ldr	r3, [r7, #8]
 80050c0:	f003 0304 	and.w	r3, r3, #4
 80050c4:	2b00      	cmp	r3, #0
 80050c6:	d021      	beq.n	800510c <HAL_DMA_IRQHandler+0x7a>
  {
      /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
      if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80050c8:	687b      	ldr	r3, [r7, #4]
 80050ca:	681b      	ldr	r3, [r3, #0]
 80050cc:	681b      	ldr	r3, [r3, #0]
 80050ce:	f003 0320 	and.w	r3, r3, #32
 80050d2:	2b00      	cmp	r3, #0
 80050d4:	d107      	bne.n	80050e6 <HAL_DMA_IRQHandler+0x54>
      {
        /* Disable the half transfer interrupt */
        __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 80050d6:	687b      	ldr	r3, [r7, #4]
 80050d8:	681b      	ldr	r3, [r3, #0]
 80050da:	681a      	ldr	r2, [r3, #0]
 80050dc:	687b      	ldr	r3, [r7, #4]
 80050de:	681b      	ldr	r3, [r3, #0]
 80050e0:	f022 0204 	bic.w	r2, r2, #4
 80050e4:	601a      	str	r2, [r3, #0]
      }
      /* Clear the half transfer complete flag */
      hdma->DmaBaseAddress->IFCR = DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1CU);
 80050e6:	687b      	ldr	r3, [r7, #4]
 80050e8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80050ea:	f003 021c 	and.w	r2, r3, #28
 80050ee:	687b      	ldr	r3, [r7, #4]
 80050f0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80050f2:	2104      	movs	r1, #4
 80050f4:	fa01 f202 	lsl.w	r2, r1, r2
 80050f8:	605a      	str	r2, [r3, #4]

      /* DMA peripheral state is not updated in Half Transfer */
      /* but in Transfer Complete case */

      if(hdma->XferHalfCpltCallback != NULL)
 80050fa:	687b      	ldr	r3, [r7, #4]
 80050fc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80050fe:	2b00      	cmp	r3, #0
 8005100:	d071      	beq.n	80051e6 <HAL_DMA_IRQHandler+0x154>
      {
        /* Half transfer callback */
        hdma->XferHalfCpltCallback(hdma);
 8005102:	687b      	ldr	r3, [r7, #4]
 8005104:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005106:	6878      	ldr	r0, [r7, #4]
 8005108:	4798      	blx	r3
      if(hdma->XferHalfCpltCallback != NULL)
 800510a:	e06c      	b.n	80051e6 <HAL_DMA_IRQHandler+0x154>
      }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if (((flag_it & (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TC) != 0U))
 800510c:	687b      	ldr	r3, [r7, #4]
 800510e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005110:	f003 031c 	and.w	r3, r3, #28
 8005114:	2202      	movs	r2, #2
 8005116:	409a      	lsls	r2, r3
 8005118:	68fb      	ldr	r3, [r7, #12]
 800511a:	4013      	ands	r3, r2
 800511c:	2b00      	cmp	r3, #0
 800511e:	d02e      	beq.n	800517e <HAL_DMA_IRQHandler+0xec>
 8005120:	68bb      	ldr	r3, [r7, #8]
 8005122:	f003 0302 	and.w	r3, r3, #2
 8005126:	2b00      	cmp	r3, #0
 8005128:	d029      	beq.n	800517e <HAL_DMA_IRQHandler+0xec>
  {
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 800512a:	687b      	ldr	r3, [r7, #4]
 800512c:	681b      	ldr	r3, [r3, #0]
 800512e:	681b      	ldr	r3, [r3, #0]
 8005130:	f003 0320 	and.w	r3, r3, #32
 8005134:	2b00      	cmp	r3, #0
 8005136:	d10b      	bne.n	8005150 <HAL_DMA_IRQHandler+0xbe>
    {
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      /* Disable the transfer complete and error interrupt */
      /* if the DMA mode is not CIRCULAR  */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 8005138:	687b      	ldr	r3, [r7, #4]
 800513a:	681b      	ldr	r3, [r3, #0]
 800513c:	681a      	ldr	r2, [r3, #0]
 800513e:	687b      	ldr	r3, [r7, #4]
 8005140:	681b      	ldr	r3, [r3, #0]
 8005142:	f022 020a 	bic.w	r2, r2, #10
 8005146:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8005148:	687b      	ldr	r3, [r7, #4]
 800514a:	2201      	movs	r2, #1
 800514c:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
    }
    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1CU));
 8005150:	687b      	ldr	r3, [r7, #4]
 8005152:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005154:	f003 021c 	and.w	r2, r3, #28
 8005158:	687b      	ldr	r3, [r7, #4]
 800515a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800515c:	2102      	movs	r1, #2
 800515e:	fa01 f202 	lsl.w	r2, r1, r2
 8005162:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8005164:	687b      	ldr	r3, [r7, #4]
 8005166:	2200      	movs	r2, #0
 8005168:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    if(hdma->XferCpltCallback != NULL)
 800516c:	687b      	ldr	r3, [r7, #4]
 800516e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005170:	2b00      	cmp	r3, #0
 8005172:	d038      	beq.n	80051e6 <HAL_DMA_IRQHandler+0x154>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 8005174:	687b      	ldr	r3, [r7, #4]
 8005176:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005178:	6878      	ldr	r0, [r7, #4]
 800517a:	4798      	blx	r3
    if(hdma->XferCpltCallback != NULL)
 800517c:	e033      	b.n	80051e6 <HAL_DMA_IRQHandler+0x154>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (((flag_it & (DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TE) !=  0U))
 800517e:	687b      	ldr	r3, [r7, #4]
 8005180:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005182:	f003 031c 	and.w	r3, r3, #28
 8005186:	2208      	movs	r2, #8
 8005188:	409a      	lsls	r2, r3
 800518a:	68fb      	ldr	r3, [r7, #12]
 800518c:	4013      	ands	r3, r2
 800518e:	2b00      	cmp	r3, #0
 8005190:	d02a      	beq.n	80051e8 <HAL_DMA_IRQHandler+0x156>
 8005192:	68bb      	ldr	r3, [r7, #8]
 8005194:	f003 0308 	and.w	r3, r3, #8
 8005198:	2b00      	cmp	r3, #0
 800519a:	d025      	beq.n	80051e8 <HAL_DMA_IRQHandler+0x156>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800519c:	687b      	ldr	r3, [r7, #4]
 800519e:	681b      	ldr	r3, [r3, #0]
 80051a0:	681a      	ldr	r2, [r3, #0]
 80051a2:	687b      	ldr	r3, [r7, #4]
 80051a4:	681b      	ldr	r3, [r3, #0]
 80051a6:	f022 020e 	bic.w	r2, r2, #14
 80051aa:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 80051ac:	687b      	ldr	r3, [r7, #4]
 80051ae:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80051b0:	f003 021c 	and.w	r2, r3, #28
 80051b4:	687b      	ldr	r3, [r7, #4]
 80051b6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80051b8:	2101      	movs	r1, #1
 80051ba:	fa01 f202 	lsl.w	r2, r1, r2
 80051be:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 80051c0:	687b      	ldr	r3, [r7, #4]
 80051c2:	2201      	movs	r2, #1
 80051c4:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80051c6:	687b      	ldr	r3, [r7, #4]
 80051c8:	2201      	movs	r2, #1
 80051ca:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80051ce:	687b      	ldr	r3, [r7, #4]
 80051d0:	2200      	movs	r2, #0
 80051d2:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    if (hdma->XferErrorCallback != NULL)
 80051d6:	687b      	ldr	r3, [r7, #4]
 80051d8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80051da:	2b00      	cmp	r3, #0
 80051dc:	d004      	beq.n	80051e8 <HAL_DMA_IRQHandler+0x156>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 80051de:	687b      	ldr	r3, [r7, #4]
 80051e0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80051e2:	6878      	ldr	r0, [r7, #4]
 80051e4:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 80051e6:	bf00      	nop
 80051e8:	bf00      	nop
}
 80051ea:	3710      	adds	r7, #16
 80051ec:	46bd      	mov	sp, r7
 80051ee:	bd80      	pop	{r7, pc}

080051f0 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80051f0:	b480      	push	{r7}
 80051f2:	b085      	sub	sp, #20
 80051f4:	af00      	add	r7, sp, #0
 80051f6:	60f8      	str	r0, [r7, #12]
 80051f8:	60b9      	str	r1, [r7, #8]
 80051fa:	607a      	str	r2, [r7, #4]
 80051fc:	603b      	str	r3, [r7, #0]
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
  }
#endif

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 80051fe:	68fb      	ldr	r3, [r7, #12]
 8005200:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005202:	f003 021c 	and.w	r2, r3, #28
 8005206:	68fb      	ldr	r3, [r7, #12]
 8005208:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800520a:	2101      	movs	r1, #1
 800520c:	fa01 f202 	lsl.w	r2, r1, r2
 8005210:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8005212:	68fb      	ldr	r3, [r7, #12]
 8005214:	681b      	ldr	r3, [r3, #0]
 8005216:	683a      	ldr	r2, [r7, #0]
 8005218:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 800521a:	68fb      	ldr	r3, [r7, #12]
 800521c:	689b      	ldr	r3, [r3, #8]
 800521e:	2b10      	cmp	r3, #16
 8005220:	d108      	bne.n	8005234 <DMA_SetConfig+0x44>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8005222:	68fb      	ldr	r3, [r7, #12]
 8005224:	681b      	ldr	r3, [r3, #0]
 8005226:	687a      	ldr	r2, [r7, #4]
 8005228:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 800522a:	68fb      	ldr	r3, [r7, #12]
 800522c:	681b      	ldr	r3, [r3, #0]
 800522e:	68ba      	ldr	r2, [r7, #8]
 8005230:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 8005232:	e007      	b.n	8005244 <DMA_SetConfig+0x54>
    hdma->Instance->CPAR = SrcAddress;
 8005234:	68fb      	ldr	r3, [r7, #12]
 8005236:	681b      	ldr	r3, [r3, #0]
 8005238:	68ba      	ldr	r2, [r7, #8]
 800523a:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 800523c:	68fb      	ldr	r3, [r7, #12]
 800523e:	681b      	ldr	r3, [r3, #0]
 8005240:	687a      	ldr	r2, [r7, #4]
 8005242:	60da      	str	r2, [r3, #12]
}
 8005244:	bf00      	nop
 8005246:	3714      	adds	r7, #20
 8005248:	46bd      	mov	sp, r7
 800524a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800524e:	4770      	bx	lr

08005250 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8005250:	b480      	push	{r7}
 8005252:	b087      	sub	sp, #28
 8005254:	af00      	add	r7, sp, #0
 8005256:	6078      	str	r0, [r7, #4]
 8005258:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800525a:	2300      	movs	r3, #0
 800525c:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800525e:	e154      	b.n	800550a <HAL_GPIO_Init+0x2ba>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8005260:	683b      	ldr	r3, [r7, #0]
 8005262:	681a      	ldr	r2, [r3, #0]
 8005264:	2101      	movs	r1, #1
 8005266:	697b      	ldr	r3, [r7, #20]
 8005268:	fa01 f303 	lsl.w	r3, r1, r3
 800526c:	4013      	ands	r3, r2
 800526e:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8005270:	68fb      	ldr	r3, [r7, #12]
 8005272:	2b00      	cmp	r3, #0
 8005274:	f000 8146 	beq.w	8005504 <HAL_GPIO_Init+0x2b4>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8005278:	683b      	ldr	r3, [r7, #0]
 800527a:	685b      	ldr	r3, [r3, #4]
 800527c:	f003 0303 	and.w	r3, r3, #3
 8005280:	2b01      	cmp	r3, #1
 8005282:	d005      	beq.n	8005290 <HAL_GPIO_Init+0x40>
 8005284:	683b      	ldr	r3, [r7, #0]
 8005286:	685b      	ldr	r3, [r3, #4]
 8005288:	f003 0303 	and.w	r3, r3, #3
 800528c:	2b02      	cmp	r3, #2
 800528e:	d130      	bne.n	80052f2 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8005290:	687b      	ldr	r3, [r7, #4]
 8005292:	689b      	ldr	r3, [r3, #8]
 8005294:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8005296:	697b      	ldr	r3, [r7, #20]
 8005298:	005b      	lsls	r3, r3, #1
 800529a:	2203      	movs	r2, #3
 800529c:	fa02 f303 	lsl.w	r3, r2, r3
 80052a0:	43db      	mvns	r3, r3
 80052a2:	693a      	ldr	r2, [r7, #16]
 80052a4:	4013      	ands	r3, r2
 80052a6:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 80052a8:	683b      	ldr	r3, [r7, #0]
 80052aa:	68da      	ldr	r2, [r3, #12]
 80052ac:	697b      	ldr	r3, [r7, #20]
 80052ae:	005b      	lsls	r3, r3, #1
 80052b0:	fa02 f303 	lsl.w	r3, r2, r3
 80052b4:	693a      	ldr	r2, [r7, #16]
 80052b6:	4313      	orrs	r3, r2
 80052b8:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 80052ba:	687b      	ldr	r3, [r7, #4]
 80052bc:	693a      	ldr	r2, [r7, #16]
 80052be:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80052c0:	687b      	ldr	r3, [r7, #4]
 80052c2:	685b      	ldr	r3, [r3, #4]
 80052c4:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 80052c6:	2201      	movs	r2, #1
 80052c8:	697b      	ldr	r3, [r7, #20]
 80052ca:	fa02 f303 	lsl.w	r3, r2, r3
 80052ce:	43db      	mvns	r3, r3
 80052d0:	693a      	ldr	r2, [r7, #16]
 80052d2:	4013      	ands	r3, r2
 80052d4:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80052d6:	683b      	ldr	r3, [r7, #0]
 80052d8:	685b      	ldr	r3, [r3, #4]
 80052da:	091b      	lsrs	r3, r3, #4
 80052dc:	f003 0201 	and.w	r2, r3, #1
 80052e0:	697b      	ldr	r3, [r7, #20]
 80052e2:	fa02 f303 	lsl.w	r3, r2, r3
 80052e6:	693a      	ldr	r2, [r7, #16]
 80052e8:	4313      	orrs	r3, r2
 80052ea:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 80052ec:	687b      	ldr	r3, [r7, #4]
 80052ee:	693a      	ldr	r2, [r7, #16]
 80052f0:	605a      	str	r2, [r3, #4]
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80052f2:	683b      	ldr	r3, [r7, #0]
 80052f4:	685b      	ldr	r3, [r3, #4]
 80052f6:	f003 0303 	and.w	r3, r3, #3
 80052fa:	2b03      	cmp	r3, #3
 80052fc:	d017      	beq.n	800532e <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 80052fe:	687b      	ldr	r3, [r7, #4]
 8005300:	68db      	ldr	r3, [r3, #12]
 8005302:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8005304:	697b      	ldr	r3, [r7, #20]
 8005306:	005b      	lsls	r3, r3, #1
 8005308:	2203      	movs	r2, #3
 800530a:	fa02 f303 	lsl.w	r3, r2, r3
 800530e:	43db      	mvns	r3, r3
 8005310:	693a      	ldr	r2, [r7, #16]
 8005312:	4013      	ands	r3, r2
 8005314:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8005316:	683b      	ldr	r3, [r7, #0]
 8005318:	689a      	ldr	r2, [r3, #8]
 800531a:	697b      	ldr	r3, [r7, #20]
 800531c:	005b      	lsls	r3, r3, #1
 800531e:	fa02 f303 	lsl.w	r3, r2, r3
 8005322:	693a      	ldr	r2, [r7, #16]
 8005324:	4313      	orrs	r3, r2
 8005326:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8005328:	687b      	ldr	r3, [r7, #4]
 800532a:	693a      	ldr	r2, [r7, #16]
 800532c:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800532e:	683b      	ldr	r3, [r7, #0]
 8005330:	685b      	ldr	r3, [r3, #4]
 8005332:	f003 0303 	and.w	r3, r3, #3
 8005336:	2b02      	cmp	r3, #2
 8005338:	d123      	bne.n	8005382 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 800533a:	697b      	ldr	r3, [r7, #20]
 800533c:	08da      	lsrs	r2, r3, #3
 800533e:	687b      	ldr	r3, [r7, #4]
 8005340:	3208      	adds	r2, #8
 8005342:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005346:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8005348:	697b      	ldr	r3, [r7, #20]
 800534a:	f003 0307 	and.w	r3, r3, #7
 800534e:	009b      	lsls	r3, r3, #2
 8005350:	220f      	movs	r2, #15
 8005352:	fa02 f303 	lsl.w	r3, r2, r3
 8005356:	43db      	mvns	r3, r3
 8005358:	693a      	ldr	r2, [r7, #16]
 800535a:	4013      	ands	r3, r2
 800535c:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 800535e:	683b      	ldr	r3, [r7, #0]
 8005360:	691a      	ldr	r2, [r3, #16]
 8005362:	697b      	ldr	r3, [r7, #20]
 8005364:	f003 0307 	and.w	r3, r3, #7
 8005368:	009b      	lsls	r3, r3, #2
 800536a:	fa02 f303 	lsl.w	r3, r2, r3
 800536e:	693a      	ldr	r2, [r7, #16]
 8005370:	4313      	orrs	r3, r2
 8005372:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8005374:	697b      	ldr	r3, [r7, #20]
 8005376:	08da      	lsrs	r2, r3, #3
 8005378:	687b      	ldr	r3, [r7, #4]
 800537a:	3208      	adds	r2, #8
 800537c:	6939      	ldr	r1, [r7, #16]
 800537e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8005382:	687b      	ldr	r3, [r7, #4]
 8005384:	681b      	ldr	r3, [r3, #0]
 8005386:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8005388:	697b      	ldr	r3, [r7, #20]
 800538a:	005b      	lsls	r3, r3, #1
 800538c:	2203      	movs	r2, #3
 800538e:	fa02 f303 	lsl.w	r3, r2, r3
 8005392:	43db      	mvns	r3, r3
 8005394:	693a      	ldr	r2, [r7, #16]
 8005396:	4013      	ands	r3, r2
 8005398:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 800539a:	683b      	ldr	r3, [r7, #0]
 800539c:	685b      	ldr	r3, [r3, #4]
 800539e:	f003 0203 	and.w	r2, r3, #3
 80053a2:	697b      	ldr	r3, [r7, #20]
 80053a4:	005b      	lsls	r3, r3, #1
 80053a6:	fa02 f303 	lsl.w	r3, r2, r3
 80053aa:	693a      	ldr	r2, [r7, #16]
 80053ac:	4313      	orrs	r3, r2
 80053ae:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 80053b0:	687b      	ldr	r3, [r7, #4]
 80053b2:	693a      	ldr	r2, [r7, #16]
 80053b4:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 80053b6:	683b      	ldr	r3, [r7, #0]
 80053b8:	685b      	ldr	r3, [r3, #4]
 80053ba:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 80053be:	2b00      	cmp	r3, #0
 80053c0:	f000 80a0 	beq.w	8005504 <HAL_GPIO_Init+0x2b4>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80053c4:	4b58      	ldr	r3, [pc, #352]	; (8005528 <HAL_GPIO_Init+0x2d8>)
 80053c6:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80053c8:	4a57      	ldr	r2, [pc, #348]	; (8005528 <HAL_GPIO_Init+0x2d8>)
 80053ca:	f043 0301 	orr.w	r3, r3, #1
 80053ce:	6613      	str	r3, [r2, #96]	; 0x60
 80053d0:	4b55      	ldr	r3, [pc, #340]	; (8005528 <HAL_GPIO_Init+0x2d8>)
 80053d2:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80053d4:	f003 0301 	and.w	r3, r3, #1
 80053d8:	60bb      	str	r3, [r7, #8]
 80053da:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 80053dc:	4a53      	ldr	r2, [pc, #332]	; (800552c <HAL_GPIO_Init+0x2dc>)
 80053de:	697b      	ldr	r3, [r7, #20]
 80053e0:	089b      	lsrs	r3, r3, #2
 80053e2:	3302      	adds	r3, #2
 80053e4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80053e8:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 80053ea:	697b      	ldr	r3, [r7, #20]
 80053ec:	f003 0303 	and.w	r3, r3, #3
 80053f0:	009b      	lsls	r3, r3, #2
 80053f2:	220f      	movs	r2, #15
 80053f4:	fa02 f303 	lsl.w	r3, r2, r3
 80053f8:	43db      	mvns	r3, r3
 80053fa:	693a      	ldr	r2, [r7, #16]
 80053fc:	4013      	ands	r3, r2
 80053fe:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8005400:	687b      	ldr	r3, [r7, #4]
 8005402:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 8005406:	d019      	beq.n	800543c <HAL_GPIO_Init+0x1ec>
 8005408:	687b      	ldr	r3, [r7, #4]
 800540a:	4a49      	ldr	r2, [pc, #292]	; (8005530 <HAL_GPIO_Init+0x2e0>)
 800540c:	4293      	cmp	r3, r2
 800540e:	d013      	beq.n	8005438 <HAL_GPIO_Init+0x1e8>
 8005410:	687b      	ldr	r3, [r7, #4]
 8005412:	4a48      	ldr	r2, [pc, #288]	; (8005534 <HAL_GPIO_Init+0x2e4>)
 8005414:	4293      	cmp	r3, r2
 8005416:	d00d      	beq.n	8005434 <HAL_GPIO_Init+0x1e4>
 8005418:	687b      	ldr	r3, [r7, #4]
 800541a:	4a47      	ldr	r2, [pc, #284]	; (8005538 <HAL_GPIO_Init+0x2e8>)
 800541c:	4293      	cmp	r3, r2
 800541e:	d007      	beq.n	8005430 <HAL_GPIO_Init+0x1e0>
 8005420:	687b      	ldr	r3, [r7, #4]
 8005422:	4a46      	ldr	r2, [pc, #280]	; (800553c <HAL_GPIO_Init+0x2ec>)
 8005424:	4293      	cmp	r3, r2
 8005426:	d101      	bne.n	800542c <HAL_GPIO_Init+0x1dc>
 8005428:	2304      	movs	r3, #4
 800542a:	e008      	b.n	800543e <HAL_GPIO_Init+0x1ee>
 800542c:	2307      	movs	r3, #7
 800542e:	e006      	b.n	800543e <HAL_GPIO_Init+0x1ee>
 8005430:	2303      	movs	r3, #3
 8005432:	e004      	b.n	800543e <HAL_GPIO_Init+0x1ee>
 8005434:	2302      	movs	r3, #2
 8005436:	e002      	b.n	800543e <HAL_GPIO_Init+0x1ee>
 8005438:	2301      	movs	r3, #1
 800543a:	e000      	b.n	800543e <HAL_GPIO_Init+0x1ee>
 800543c:	2300      	movs	r3, #0
 800543e:	697a      	ldr	r2, [r7, #20]
 8005440:	f002 0203 	and.w	r2, r2, #3
 8005444:	0092      	lsls	r2, r2, #2
 8005446:	4093      	lsls	r3, r2
 8005448:	693a      	ldr	r2, [r7, #16]
 800544a:	4313      	orrs	r3, r2
 800544c:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 800544e:	4937      	ldr	r1, [pc, #220]	; (800552c <HAL_GPIO_Init+0x2dc>)
 8005450:	697b      	ldr	r3, [r7, #20]
 8005452:	089b      	lsrs	r3, r3, #2
 8005454:	3302      	adds	r3, #2
 8005456:	693a      	ldr	r2, [r7, #16]
 8005458:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 800545c:	4b38      	ldr	r3, [pc, #224]	; (8005540 <HAL_GPIO_Init+0x2f0>)
 800545e:	689b      	ldr	r3, [r3, #8]
 8005460:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8005462:	68fb      	ldr	r3, [r7, #12]
 8005464:	43db      	mvns	r3, r3
 8005466:	693a      	ldr	r2, [r7, #16]
 8005468:	4013      	ands	r3, r2
 800546a:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 800546c:	683b      	ldr	r3, [r7, #0]
 800546e:	685b      	ldr	r3, [r3, #4]
 8005470:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8005474:	2b00      	cmp	r3, #0
 8005476:	d003      	beq.n	8005480 <HAL_GPIO_Init+0x230>
        {
          temp |= iocurrent;
 8005478:	693a      	ldr	r2, [r7, #16]
 800547a:	68fb      	ldr	r3, [r7, #12]
 800547c:	4313      	orrs	r3, r2
 800547e:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8005480:	4a2f      	ldr	r2, [pc, #188]	; (8005540 <HAL_GPIO_Init+0x2f0>)
 8005482:	693b      	ldr	r3, [r7, #16]
 8005484:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8005486:	4b2e      	ldr	r3, [pc, #184]	; (8005540 <HAL_GPIO_Init+0x2f0>)
 8005488:	68db      	ldr	r3, [r3, #12]
 800548a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800548c:	68fb      	ldr	r3, [r7, #12]
 800548e:	43db      	mvns	r3, r3
 8005490:	693a      	ldr	r2, [r7, #16]
 8005492:	4013      	ands	r3, r2
 8005494:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8005496:	683b      	ldr	r3, [r7, #0]
 8005498:	685b      	ldr	r3, [r3, #4]
 800549a:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800549e:	2b00      	cmp	r3, #0
 80054a0:	d003      	beq.n	80054aa <HAL_GPIO_Init+0x25a>
        {
          temp |= iocurrent;
 80054a2:	693a      	ldr	r2, [r7, #16]
 80054a4:	68fb      	ldr	r3, [r7, #12]
 80054a6:	4313      	orrs	r3, r2
 80054a8:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 80054aa:	4a25      	ldr	r2, [pc, #148]	; (8005540 <HAL_GPIO_Init+0x2f0>)
 80054ac:	693b      	ldr	r3, [r7, #16]
 80054ae:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 80054b0:	4b23      	ldr	r3, [pc, #140]	; (8005540 <HAL_GPIO_Init+0x2f0>)
 80054b2:	685b      	ldr	r3, [r3, #4]
 80054b4:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80054b6:	68fb      	ldr	r3, [r7, #12]
 80054b8:	43db      	mvns	r3, r3
 80054ba:	693a      	ldr	r2, [r7, #16]
 80054bc:	4013      	ands	r3, r2
 80054be:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 80054c0:	683b      	ldr	r3, [r7, #0]
 80054c2:	685b      	ldr	r3, [r3, #4]
 80054c4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80054c8:	2b00      	cmp	r3, #0
 80054ca:	d003      	beq.n	80054d4 <HAL_GPIO_Init+0x284>
        {
          temp |= iocurrent;
 80054cc:	693a      	ldr	r2, [r7, #16]
 80054ce:	68fb      	ldr	r3, [r7, #12]
 80054d0:	4313      	orrs	r3, r2
 80054d2:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 80054d4:	4a1a      	ldr	r2, [pc, #104]	; (8005540 <HAL_GPIO_Init+0x2f0>)
 80054d6:	693b      	ldr	r3, [r7, #16]
 80054d8:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 80054da:	4b19      	ldr	r3, [pc, #100]	; (8005540 <HAL_GPIO_Init+0x2f0>)
 80054dc:	681b      	ldr	r3, [r3, #0]
 80054de:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80054e0:	68fb      	ldr	r3, [r7, #12]
 80054e2:	43db      	mvns	r3, r3
 80054e4:	693a      	ldr	r2, [r7, #16]
 80054e6:	4013      	ands	r3, r2
 80054e8:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 80054ea:	683b      	ldr	r3, [r7, #0]
 80054ec:	685b      	ldr	r3, [r3, #4]
 80054ee:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80054f2:	2b00      	cmp	r3, #0
 80054f4:	d003      	beq.n	80054fe <HAL_GPIO_Init+0x2ae>
        {
          temp |= iocurrent;
 80054f6:	693a      	ldr	r2, [r7, #16]
 80054f8:	68fb      	ldr	r3, [r7, #12]
 80054fa:	4313      	orrs	r3, r2
 80054fc:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 80054fe:	4a10      	ldr	r2, [pc, #64]	; (8005540 <HAL_GPIO_Init+0x2f0>)
 8005500:	693b      	ldr	r3, [r7, #16]
 8005502:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8005504:	697b      	ldr	r3, [r7, #20]
 8005506:	3301      	adds	r3, #1
 8005508:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800550a:	683b      	ldr	r3, [r7, #0]
 800550c:	681a      	ldr	r2, [r3, #0]
 800550e:	697b      	ldr	r3, [r7, #20]
 8005510:	fa22 f303 	lsr.w	r3, r2, r3
 8005514:	2b00      	cmp	r3, #0
 8005516:	f47f aea3 	bne.w	8005260 <HAL_GPIO_Init+0x10>
  }
}
 800551a:	bf00      	nop
 800551c:	bf00      	nop
 800551e:	371c      	adds	r7, #28
 8005520:	46bd      	mov	sp, r7
 8005522:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005526:	4770      	bx	lr
 8005528:	40021000 	.word	0x40021000
 800552c:	40010000 	.word	0x40010000
 8005530:	48000400 	.word	0x48000400
 8005534:	48000800 	.word	0x48000800
 8005538:	48000c00 	.word	0x48000c00
 800553c:	48001000 	.word	0x48001000
 8005540:	40010400 	.word	0x40010400

08005544 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8005544:	b480      	push	{r7}
 8005546:	b083      	sub	sp, #12
 8005548:	af00      	add	r7, sp, #0
 800554a:	6078      	str	r0, [r7, #4]
 800554c:	460b      	mov	r3, r1
 800554e:	807b      	strh	r3, [r7, #2]
 8005550:	4613      	mov	r3, r2
 8005552:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8005554:	787b      	ldrb	r3, [r7, #1]
 8005556:	2b00      	cmp	r3, #0
 8005558:	d003      	beq.n	8005562 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 800555a:	887a      	ldrh	r2, [r7, #2]
 800555c:	687b      	ldr	r3, [r7, #4]
 800555e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8005560:	e002      	b.n	8005568 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8005562:	887a      	ldrh	r2, [r7, #2]
 8005564:	687b      	ldr	r3, [r7, #4]
 8005566:	629a      	str	r2, [r3, #40]	; 0x28
}
 8005568:	bf00      	nop
 800556a:	370c      	adds	r7, #12
 800556c:	46bd      	mov	sp, r7
 800556e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005572:	4770      	bx	lr

08005574 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8005574:	b580      	push	{r7, lr}
 8005576:	b082      	sub	sp, #8
 8005578:	af00      	add	r7, sp, #0
 800557a:	4603      	mov	r3, r0
 800557c:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 800557e:	4b08      	ldr	r3, [pc, #32]	; (80055a0 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8005580:	695a      	ldr	r2, [r3, #20]
 8005582:	88fb      	ldrh	r3, [r7, #6]
 8005584:	4013      	ands	r3, r2
 8005586:	2b00      	cmp	r3, #0
 8005588:	d006      	beq.n	8005598 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 800558a:	4a05      	ldr	r2, [pc, #20]	; (80055a0 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 800558c:	88fb      	ldrh	r3, [r7, #6]
 800558e:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8005590:	88fb      	ldrh	r3, [r7, #6]
 8005592:	4618      	mov	r0, r3
 8005594:	f000 f806 	bl	80055a4 <HAL_GPIO_EXTI_Callback>
  }
}
 8005598:	bf00      	nop
 800559a:	3708      	adds	r7, #8
 800559c:	46bd      	mov	sp, r7
 800559e:	bd80      	pop	{r7, pc}
 80055a0:	40010400 	.word	0x40010400

080055a4 <HAL_GPIO_EXTI_Callback>:
  * @brief  EXTI line detection callback.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 80055a4:	b480      	push	{r7}
 80055a6:	b083      	sub	sp, #12
 80055a8:	af00      	add	r7, sp, #0
 80055aa:	4603      	mov	r3, r0
 80055ac:	80fb      	strh	r3, [r7, #6]
  UNUSED(GPIO_Pin);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Callback could be implemented in the user file
   */
}
 80055ae:	bf00      	nop
 80055b0:	370c      	adds	r7, #12
 80055b2:	46bd      	mov	sp, r7
 80055b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055b8:	4770      	bx	lr
	...

080055bc <HAL_PWR_EnableBkUpAccess>:
  * @note  LSEON bit that switches on and off the LSE crystal belongs as well to the
  *        back-up domain.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 80055bc:	b480      	push	{r7}
 80055be:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80055c0:	4b05      	ldr	r3, [pc, #20]	; (80055d8 <HAL_PWR_EnableBkUpAccess+0x1c>)
 80055c2:	681b      	ldr	r3, [r3, #0]
 80055c4:	4a04      	ldr	r2, [pc, #16]	; (80055d8 <HAL_PWR_EnableBkUpAccess+0x1c>)
 80055c6:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80055ca:	6013      	str	r3, [r2, #0]
}
 80055cc:	bf00      	nop
 80055ce:	46bd      	mov	sp, r7
 80055d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055d4:	4770      	bx	lr
 80055d6:	bf00      	nop
 80055d8:	40007000 	.word	0x40007000

080055dc <HAL_PWR_ConfigPVD>:
  *         more details about the voltage thresholds corresponding to each
  *         detection level.
  * @retval None
  */
HAL_StatusTypeDef HAL_PWR_ConfigPVD(PWR_PVDTypeDef *sConfigPVD)
{
 80055dc:	b480      	push	{r7}
 80055de:	b083      	sub	sp, #12
 80055e0:	af00      	add	r7, sp, #0
 80055e2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_PWR_PVD_LEVEL(sConfigPVD->PVDLevel));
  assert_param(IS_PWR_PVD_MODE(sConfigPVD->Mode));

  /* Set PLS bits according to PVDLevel value */
  MODIFY_REG(PWR->CR2, PWR_CR2_PLS, sConfigPVD->PVDLevel);
 80055e4:	4b2b      	ldr	r3, [pc, #172]	; (8005694 <HAL_PWR_ConfigPVD+0xb8>)
 80055e6:	685b      	ldr	r3, [r3, #4]
 80055e8:	f023 020e 	bic.w	r2, r3, #14
 80055ec:	687b      	ldr	r3, [r7, #4]
 80055ee:	681b      	ldr	r3, [r3, #0]
 80055f0:	4928      	ldr	r1, [pc, #160]	; (8005694 <HAL_PWR_ConfigPVD+0xb8>)
 80055f2:	4313      	orrs	r3, r2
 80055f4:	604b      	str	r3, [r1, #4]

  /* Clear any previous config. Keep it clear if no event or IT mode is selected */
  __HAL_PWR_PVD_EXTI_DISABLE_EVENT();
 80055f6:	4b28      	ldr	r3, [pc, #160]	; (8005698 <HAL_PWR_ConfigPVD+0xbc>)
 80055f8:	685b      	ldr	r3, [r3, #4]
 80055fa:	4a27      	ldr	r2, [pc, #156]	; (8005698 <HAL_PWR_ConfigPVD+0xbc>)
 80055fc:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8005600:	6053      	str	r3, [r2, #4]
  __HAL_PWR_PVD_EXTI_DISABLE_IT();
 8005602:	4b25      	ldr	r3, [pc, #148]	; (8005698 <HAL_PWR_ConfigPVD+0xbc>)
 8005604:	681b      	ldr	r3, [r3, #0]
 8005606:	4a24      	ldr	r2, [pc, #144]	; (8005698 <HAL_PWR_ConfigPVD+0xbc>)
 8005608:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800560c:	6013      	str	r3, [r2, #0]
  __HAL_PWR_PVD_EXTI_DISABLE_FALLING_EDGE();
 800560e:	4b22      	ldr	r3, [pc, #136]	; (8005698 <HAL_PWR_ConfigPVD+0xbc>)
 8005610:	68db      	ldr	r3, [r3, #12]
 8005612:	4a21      	ldr	r2, [pc, #132]	; (8005698 <HAL_PWR_ConfigPVD+0xbc>)
 8005614:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8005618:	60d3      	str	r3, [r2, #12]
  __HAL_PWR_PVD_EXTI_DISABLE_RISING_EDGE();
 800561a:	4b1f      	ldr	r3, [pc, #124]	; (8005698 <HAL_PWR_ConfigPVD+0xbc>)
 800561c:	689b      	ldr	r3, [r3, #8]
 800561e:	4a1e      	ldr	r2, [pc, #120]	; (8005698 <HAL_PWR_ConfigPVD+0xbc>)
 8005620:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8005624:	6093      	str	r3, [r2, #8]

  /* Configure interrupt mode */
  if((sConfigPVD->Mode & PVD_MODE_IT) == PVD_MODE_IT)
 8005626:	687b      	ldr	r3, [r7, #4]
 8005628:	685b      	ldr	r3, [r3, #4]
 800562a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800562e:	2b00      	cmp	r3, #0
 8005630:	d005      	beq.n	800563e <HAL_PWR_ConfigPVD+0x62>
  {
    __HAL_PWR_PVD_EXTI_ENABLE_IT();
 8005632:	4b19      	ldr	r3, [pc, #100]	; (8005698 <HAL_PWR_ConfigPVD+0xbc>)
 8005634:	681b      	ldr	r3, [r3, #0]
 8005636:	4a18      	ldr	r2, [pc, #96]	; (8005698 <HAL_PWR_ConfigPVD+0xbc>)
 8005638:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800563c:	6013      	str	r3, [r2, #0]
  }

  /* Configure event mode */
  if((sConfigPVD->Mode & PVD_MODE_EVT) == PVD_MODE_EVT)
 800563e:	687b      	ldr	r3, [r7, #4]
 8005640:	685b      	ldr	r3, [r3, #4]
 8005642:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005646:	2b00      	cmp	r3, #0
 8005648:	d005      	beq.n	8005656 <HAL_PWR_ConfigPVD+0x7a>
  {
    __HAL_PWR_PVD_EXTI_ENABLE_EVENT();
 800564a:	4b13      	ldr	r3, [pc, #76]	; (8005698 <HAL_PWR_ConfigPVD+0xbc>)
 800564c:	685b      	ldr	r3, [r3, #4]
 800564e:	4a12      	ldr	r2, [pc, #72]	; (8005698 <HAL_PWR_ConfigPVD+0xbc>)
 8005650:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8005654:	6053      	str	r3, [r2, #4]
  }

  /* Configure the edge */
  if((sConfigPVD->Mode & PVD_RISING_EDGE) == PVD_RISING_EDGE)
 8005656:	687b      	ldr	r3, [r7, #4]
 8005658:	685b      	ldr	r3, [r3, #4]
 800565a:	f003 0301 	and.w	r3, r3, #1
 800565e:	2b00      	cmp	r3, #0
 8005660:	d005      	beq.n	800566e <HAL_PWR_ConfigPVD+0x92>
  {
    __HAL_PWR_PVD_EXTI_ENABLE_RISING_EDGE();
 8005662:	4b0d      	ldr	r3, [pc, #52]	; (8005698 <HAL_PWR_ConfigPVD+0xbc>)
 8005664:	689b      	ldr	r3, [r3, #8]
 8005666:	4a0c      	ldr	r2, [pc, #48]	; (8005698 <HAL_PWR_ConfigPVD+0xbc>)
 8005668:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800566c:	6093      	str	r3, [r2, #8]
  }

  if((sConfigPVD->Mode & PVD_FALLING_EDGE) == PVD_FALLING_EDGE)
 800566e:	687b      	ldr	r3, [r7, #4]
 8005670:	685b      	ldr	r3, [r3, #4]
 8005672:	f003 0302 	and.w	r3, r3, #2
 8005676:	2b00      	cmp	r3, #0
 8005678:	d005      	beq.n	8005686 <HAL_PWR_ConfigPVD+0xaa>
  {
    __HAL_PWR_PVD_EXTI_ENABLE_FALLING_EDGE();
 800567a:	4b07      	ldr	r3, [pc, #28]	; (8005698 <HAL_PWR_ConfigPVD+0xbc>)
 800567c:	68db      	ldr	r3, [r3, #12]
 800567e:	4a06      	ldr	r2, [pc, #24]	; (8005698 <HAL_PWR_ConfigPVD+0xbc>)
 8005680:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8005684:	60d3      	str	r3, [r2, #12]
  }

  return HAL_OK;
 8005686:	2300      	movs	r3, #0
}
 8005688:	4618      	mov	r0, r3
 800568a:	370c      	adds	r7, #12
 800568c:	46bd      	mov	sp, r7
 800568e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005692:	4770      	bx	lr
 8005694:	40007000 	.word	0x40007000
 8005698:	40010400 	.word	0x40010400

0800569c <HAL_PWR_EnablePVD>:
/**
  * @brief Enable the Power Voltage Detector (PVD).
  * @retval None
  */
void HAL_PWR_EnablePVD(void)
{
 800569c:	b480      	push	{r7}
 800569e:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR2, PWR_CR2_PVDE);
 80056a0:	4b05      	ldr	r3, [pc, #20]	; (80056b8 <HAL_PWR_EnablePVD+0x1c>)
 80056a2:	685b      	ldr	r3, [r3, #4]
 80056a4:	4a04      	ldr	r2, [pc, #16]	; (80056b8 <HAL_PWR_EnablePVD+0x1c>)
 80056a6:	f043 0301 	orr.w	r3, r3, #1
 80056aa:	6053      	str	r3, [r2, #4]
}
 80056ac:	bf00      	nop
 80056ae:	46bd      	mov	sp, r7
 80056b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056b4:	4770      	bx	lr
 80056b6:	bf00      	nop
 80056b8:	40007000 	.word	0x40007000

080056bc <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 80056bc:	b480      	push	{r7}
 80056be:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 80056c0:	4b04      	ldr	r3, [pc, #16]	; (80056d4 <HAL_PWREx_GetVoltageRange+0x18>)
 80056c2:	681b      	ldr	r3, [r3, #0]
 80056c4:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
#endif
}
 80056c8:	4618      	mov	r0, r3
 80056ca:	46bd      	mov	sp, r7
 80056cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056d0:	4770      	bx	lr
 80056d2:	bf00      	nop
 80056d4:	40007000 	.word	0x40007000

080056d8 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 80056d8:	b480      	push	{r7}
 80056da:	b085      	sub	sp, #20
 80056dc:	af00      	add	r7, sp, #0
 80056de:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 80056e0:	687b      	ldr	r3, [r7, #4]
 80056e2:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80056e6:	d130      	bne.n	800574a <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 80056e8:	4b23      	ldr	r3, [pc, #140]	; (8005778 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80056ea:	681b      	ldr	r3, [r3, #0]
 80056ec:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 80056f0:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80056f4:	d038      	beq.n	8005768 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 80056f6:	4b20      	ldr	r3, [pc, #128]	; (8005778 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80056f8:	681b      	ldr	r3, [r3, #0]
 80056fa:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 80056fe:	4a1e      	ldr	r2, [pc, #120]	; (8005778 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8005700:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8005704:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8005706:	4b1d      	ldr	r3, [pc, #116]	; (800577c <HAL_PWREx_ControlVoltageScaling+0xa4>)
 8005708:	681b      	ldr	r3, [r3, #0]
 800570a:	2232      	movs	r2, #50	; 0x32
 800570c:	fb02 f303 	mul.w	r3, r2, r3
 8005710:	4a1b      	ldr	r2, [pc, #108]	; (8005780 <HAL_PWREx_ControlVoltageScaling+0xa8>)
 8005712:	fba2 2303 	umull	r2, r3, r2, r3
 8005716:	0c9b      	lsrs	r3, r3, #18
 8005718:	3301      	adds	r3, #1
 800571a:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800571c:	e002      	b.n	8005724 <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 800571e:	68fb      	ldr	r3, [r7, #12]
 8005720:	3b01      	subs	r3, #1
 8005722:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8005724:	4b14      	ldr	r3, [pc, #80]	; (8005778 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8005726:	695b      	ldr	r3, [r3, #20]
 8005728:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800572c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005730:	d102      	bne.n	8005738 <HAL_PWREx_ControlVoltageScaling+0x60>
 8005732:	68fb      	ldr	r3, [r7, #12]
 8005734:	2b00      	cmp	r3, #0
 8005736:	d1f2      	bne.n	800571e <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8005738:	4b0f      	ldr	r3, [pc, #60]	; (8005778 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800573a:	695b      	ldr	r3, [r3, #20]
 800573c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8005740:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005744:	d110      	bne.n	8005768 <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 8005746:	2303      	movs	r3, #3
 8005748:	e00f      	b.n	800576a <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 800574a:	4b0b      	ldr	r3, [pc, #44]	; (8005778 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800574c:	681b      	ldr	r3, [r3, #0]
 800574e:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8005752:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005756:	d007      	beq.n	8005768 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8005758:	4b07      	ldr	r3, [pc, #28]	; (8005778 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800575a:	681b      	ldr	r3, [r3, #0]
 800575c:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8005760:	4a05      	ldr	r2, [pc, #20]	; (8005778 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8005762:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8005766:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 8005768:	2300      	movs	r3, #0
}
 800576a:	4618      	mov	r0, r3
 800576c:	3714      	adds	r7, #20
 800576e:	46bd      	mov	sp, r7
 8005770:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005774:	4770      	bx	lr
 8005776:	bf00      	nop
 8005778:	40007000 	.word	0x40007000
 800577c:	20000018 	.word	0x20000018
 8005780:	431bde83 	.word	0x431bde83

08005784 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8005784:	b580      	push	{r7, lr}
 8005786:	b088      	sub	sp, #32
 8005788:	af00      	add	r7, sp, #0
 800578a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 800578c:	687b      	ldr	r3, [r7, #4]
 800578e:	2b00      	cmp	r3, #0
 8005790:	d102      	bne.n	8005798 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 8005792:	2301      	movs	r3, #1
 8005794:	f000 bc02 	b.w	8005f9c <HAL_RCC_OscConfig+0x818>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8005798:	4b96      	ldr	r3, [pc, #600]	; (80059f4 <HAL_RCC_OscConfig+0x270>)
 800579a:	689b      	ldr	r3, [r3, #8]
 800579c:	f003 030c 	and.w	r3, r3, #12
 80057a0:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 80057a2:	4b94      	ldr	r3, [pc, #592]	; (80059f4 <HAL_RCC_OscConfig+0x270>)
 80057a4:	68db      	ldr	r3, [r3, #12]
 80057a6:	f003 0303 	and.w	r3, r3, #3
 80057aa:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 80057ac:	687b      	ldr	r3, [r7, #4]
 80057ae:	681b      	ldr	r3, [r3, #0]
 80057b0:	f003 0310 	and.w	r3, r3, #16
 80057b4:	2b00      	cmp	r3, #0
 80057b6:	f000 80e4 	beq.w	8005982 <HAL_RCC_OscConfig+0x1fe>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 80057ba:	69bb      	ldr	r3, [r7, #24]
 80057bc:	2b00      	cmp	r3, #0
 80057be:	d007      	beq.n	80057d0 <HAL_RCC_OscConfig+0x4c>
 80057c0:	69bb      	ldr	r3, [r7, #24]
 80057c2:	2b0c      	cmp	r3, #12
 80057c4:	f040 808b 	bne.w	80058de <HAL_RCC_OscConfig+0x15a>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 80057c8:	697b      	ldr	r3, [r7, #20]
 80057ca:	2b01      	cmp	r3, #1
 80057cc:	f040 8087 	bne.w	80058de <HAL_RCC_OscConfig+0x15a>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 80057d0:	4b88      	ldr	r3, [pc, #544]	; (80059f4 <HAL_RCC_OscConfig+0x270>)
 80057d2:	681b      	ldr	r3, [r3, #0]
 80057d4:	f003 0302 	and.w	r3, r3, #2
 80057d8:	2b00      	cmp	r3, #0
 80057da:	d005      	beq.n	80057e8 <HAL_RCC_OscConfig+0x64>
 80057dc:	687b      	ldr	r3, [r7, #4]
 80057de:	699b      	ldr	r3, [r3, #24]
 80057e0:	2b00      	cmp	r3, #0
 80057e2:	d101      	bne.n	80057e8 <HAL_RCC_OscConfig+0x64>
      {
        return HAL_ERROR;
 80057e4:	2301      	movs	r3, #1
 80057e6:	e3d9      	b.n	8005f9c <HAL_RCC_OscConfig+0x818>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 80057e8:	687b      	ldr	r3, [r7, #4]
 80057ea:	6a1a      	ldr	r2, [r3, #32]
 80057ec:	4b81      	ldr	r3, [pc, #516]	; (80059f4 <HAL_RCC_OscConfig+0x270>)
 80057ee:	681b      	ldr	r3, [r3, #0]
 80057f0:	f003 0308 	and.w	r3, r3, #8
 80057f4:	2b00      	cmp	r3, #0
 80057f6:	d004      	beq.n	8005802 <HAL_RCC_OscConfig+0x7e>
 80057f8:	4b7e      	ldr	r3, [pc, #504]	; (80059f4 <HAL_RCC_OscConfig+0x270>)
 80057fa:	681b      	ldr	r3, [r3, #0]
 80057fc:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8005800:	e005      	b.n	800580e <HAL_RCC_OscConfig+0x8a>
 8005802:	4b7c      	ldr	r3, [pc, #496]	; (80059f4 <HAL_RCC_OscConfig+0x270>)
 8005804:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8005808:	091b      	lsrs	r3, r3, #4
 800580a:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800580e:	4293      	cmp	r3, r2
 8005810:	d223      	bcs.n	800585a <HAL_RCC_OscConfig+0xd6>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8005812:	687b      	ldr	r3, [r7, #4]
 8005814:	6a1b      	ldr	r3, [r3, #32]
 8005816:	4618      	mov	r0, r3
 8005818:	f000 fd54 	bl	80062c4 <RCC_SetFlashLatencyFromMSIRange>
 800581c:	4603      	mov	r3, r0
 800581e:	2b00      	cmp	r3, #0
 8005820:	d001      	beq.n	8005826 <HAL_RCC_OscConfig+0xa2>
          {
            return HAL_ERROR;
 8005822:	2301      	movs	r3, #1
 8005824:	e3ba      	b.n	8005f9c <HAL_RCC_OscConfig+0x818>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8005826:	4b73      	ldr	r3, [pc, #460]	; (80059f4 <HAL_RCC_OscConfig+0x270>)
 8005828:	681b      	ldr	r3, [r3, #0]
 800582a:	4a72      	ldr	r2, [pc, #456]	; (80059f4 <HAL_RCC_OscConfig+0x270>)
 800582c:	f043 0308 	orr.w	r3, r3, #8
 8005830:	6013      	str	r3, [r2, #0]
 8005832:	4b70      	ldr	r3, [pc, #448]	; (80059f4 <HAL_RCC_OscConfig+0x270>)
 8005834:	681b      	ldr	r3, [r3, #0]
 8005836:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800583a:	687b      	ldr	r3, [r7, #4]
 800583c:	6a1b      	ldr	r3, [r3, #32]
 800583e:	496d      	ldr	r1, [pc, #436]	; (80059f4 <HAL_RCC_OscConfig+0x270>)
 8005840:	4313      	orrs	r3, r2
 8005842:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8005844:	4b6b      	ldr	r3, [pc, #428]	; (80059f4 <HAL_RCC_OscConfig+0x270>)
 8005846:	685b      	ldr	r3, [r3, #4]
 8005848:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 800584c:	687b      	ldr	r3, [r7, #4]
 800584e:	69db      	ldr	r3, [r3, #28]
 8005850:	021b      	lsls	r3, r3, #8
 8005852:	4968      	ldr	r1, [pc, #416]	; (80059f4 <HAL_RCC_OscConfig+0x270>)
 8005854:	4313      	orrs	r3, r2
 8005856:	604b      	str	r3, [r1, #4]
 8005858:	e025      	b.n	80058a6 <HAL_RCC_OscConfig+0x122>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800585a:	4b66      	ldr	r3, [pc, #408]	; (80059f4 <HAL_RCC_OscConfig+0x270>)
 800585c:	681b      	ldr	r3, [r3, #0]
 800585e:	4a65      	ldr	r2, [pc, #404]	; (80059f4 <HAL_RCC_OscConfig+0x270>)
 8005860:	f043 0308 	orr.w	r3, r3, #8
 8005864:	6013      	str	r3, [r2, #0]
 8005866:	4b63      	ldr	r3, [pc, #396]	; (80059f4 <HAL_RCC_OscConfig+0x270>)
 8005868:	681b      	ldr	r3, [r3, #0]
 800586a:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800586e:	687b      	ldr	r3, [r7, #4]
 8005870:	6a1b      	ldr	r3, [r3, #32]
 8005872:	4960      	ldr	r1, [pc, #384]	; (80059f4 <HAL_RCC_OscConfig+0x270>)
 8005874:	4313      	orrs	r3, r2
 8005876:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8005878:	4b5e      	ldr	r3, [pc, #376]	; (80059f4 <HAL_RCC_OscConfig+0x270>)
 800587a:	685b      	ldr	r3, [r3, #4]
 800587c:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8005880:	687b      	ldr	r3, [r7, #4]
 8005882:	69db      	ldr	r3, [r3, #28]
 8005884:	021b      	lsls	r3, r3, #8
 8005886:	495b      	ldr	r1, [pc, #364]	; (80059f4 <HAL_RCC_OscConfig+0x270>)
 8005888:	4313      	orrs	r3, r2
 800588a:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 800588c:	69bb      	ldr	r3, [r7, #24]
 800588e:	2b00      	cmp	r3, #0
 8005890:	d109      	bne.n	80058a6 <HAL_RCC_OscConfig+0x122>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8005892:	687b      	ldr	r3, [r7, #4]
 8005894:	6a1b      	ldr	r3, [r3, #32]
 8005896:	4618      	mov	r0, r3
 8005898:	f000 fd14 	bl	80062c4 <RCC_SetFlashLatencyFromMSIRange>
 800589c:	4603      	mov	r3, r0
 800589e:	2b00      	cmp	r3, #0
 80058a0:	d001      	beq.n	80058a6 <HAL_RCC_OscConfig+0x122>
            {
              return HAL_ERROR;
 80058a2:	2301      	movs	r3, #1
 80058a4:	e37a      	b.n	8005f9c <HAL_RCC_OscConfig+0x818>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 80058a6:	f000 fc81 	bl	80061ac <HAL_RCC_GetSysClockFreq>
 80058aa:	4602      	mov	r2, r0
 80058ac:	4b51      	ldr	r3, [pc, #324]	; (80059f4 <HAL_RCC_OscConfig+0x270>)
 80058ae:	689b      	ldr	r3, [r3, #8]
 80058b0:	091b      	lsrs	r3, r3, #4
 80058b2:	f003 030f 	and.w	r3, r3, #15
 80058b6:	4950      	ldr	r1, [pc, #320]	; (80059f8 <HAL_RCC_OscConfig+0x274>)
 80058b8:	5ccb      	ldrb	r3, [r1, r3]
 80058ba:	f003 031f 	and.w	r3, r3, #31
 80058be:	fa22 f303 	lsr.w	r3, r2, r3
 80058c2:	4a4e      	ldr	r2, [pc, #312]	; (80059fc <HAL_RCC_OscConfig+0x278>)
 80058c4:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 80058c6:	4b4e      	ldr	r3, [pc, #312]	; (8005a00 <HAL_RCC_OscConfig+0x27c>)
 80058c8:	681b      	ldr	r3, [r3, #0]
 80058ca:	4618      	mov	r0, r3
 80058cc:	f7ff f92e 	bl	8004b2c <HAL_InitTick>
 80058d0:	4603      	mov	r3, r0
 80058d2:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 80058d4:	7bfb      	ldrb	r3, [r7, #15]
 80058d6:	2b00      	cmp	r3, #0
 80058d8:	d052      	beq.n	8005980 <HAL_RCC_OscConfig+0x1fc>
        {
          return status;
 80058da:	7bfb      	ldrb	r3, [r7, #15]
 80058dc:	e35e      	b.n	8005f9c <HAL_RCC_OscConfig+0x818>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 80058de:	687b      	ldr	r3, [r7, #4]
 80058e0:	699b      	ldr	r3, [r3, #24]
 80058e2:	2b00      	cmp	r3, #0
 80058e4:	d032      	beq.n	800594c <HAL_RCC_OscConfig+0x1c8>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 80058e6:	4b43      	ldr	r3, [pc, #268]	; (80059f4 <HAL_RCC_OscConfig+0x270>)
 80058e8:	681b      	ldr	r3, [r3, #0]
 80058ea:	4a42      	ldr	r2, [pc, #264]	; (80059f4 <HAL_RCC_OscConfig+0x270>)
 80058ec:	f043 0301 	orr.w	r3, r3, #1
 80058f0:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 80058f2:	f7ff f957 	bl	8004ba4 <HAL_GetTick>
 80058f6:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 80058f8:	e008      	b.n	800590c <HAL_RCC_OscConfig+0x188>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 80058fa:	f7ff f953 	bl	8004ba4 <HAL_GetTick>
 80058fe:	4602      	mov	r2, r0
 8005900:	693b      	ldr	r3, [r7, #16]
 8005902:	1ad3      	subs	r3, r2, r3
 8005904:	2b02      	cmp	r3, #2
 8005906:	d901      	bls.n	800590c <HAL_RCC_OscConfig+0x188>
          {
            return HAL_TIMEOUT;
 8005908:	2303      	movs	r3, #3
 800590a:	e347      	b.n	8005f9c <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 800590c:	4b39      	ldr	r3, [pc, #228]	; (80059f4 <HAL_RCC_OscConfig+0x270>)
 800590e:	681b      	ldr	r3, [r3, #0]
 8005910:	f003 0302 	and.w	r3, r3, #2
 8005914:	2b00      	cmp	r3, #0
 8005916:	d0f0      	beq.n	80058fa <HAL_RCC_OscConfig+0x176>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8005918:	4b36      	ldr	r3, [pc, #216]	; (80059f4 <HAL_RCC_OscConfig+0x270>)
 800591a:	681b      	ldr	r3, [r3, #0]
 800591c:	4a35      	ldr	r2, [pc, #212]	; (80059f4 <HAL_RCC_OscConfig+0x270>)
 800591e:	f043 0308 	orr.w	r3, r3, #8
 8005922:	6013      	str	r3, [r2, #0]
 8005924:	4b33      	ldr	r3, [pc, #204]	; (80059f4 <HAL_RCC_OscConfig+0x270>)
 8005926:	681b      	ldr	r3, [r3, #0]
 8005928:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800592c:	687b      	ldr	r3, [r7, #4]
 800592e:	6a1b      	ldr	r3, [r3, #32]
 8005930:	4930      	ldr	r1, [pc, #192]	; (80059f4 <HAL_RCC_OscConfig+0x270>)
 8005932:	4313      	orrs	r3, r2
 8005934:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8005936:	4b2f      	ldr	r3, [pc, #188]	; (80059f4 <HAL_RCC_OscConfig+0x270>)
 8005938:	685b      	ldr	r3, [r3, #4]
 800593a:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 800593e:	687b      	ldr	r3, [r7, #4]
 8005940:	69db      	ldr	r3, [r3, #28]
 8005942:	021b      	lsls	r3, r3, #8
 8005944:	492b      	ldr	r1, [pc, #172]	; (80059f4 <HAL_RCC_OscConfig+0x270>)
 8005946:	4313      	orrs	r3, r2
 8005948:	604b      	str	r3, [r1, #4]
 800594a:	e01a      	b.n	8005982 <HAL_RCC_OscConfig+0x1fe>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 800594c:	4b29      	ldr	r3, [pc, #164]	; (80059f4 <HAL_RCC_OscConfig+0x270>)
 800594e:	681b      	ldr	r3, [r3, #0]
 8005950:	4a28      	ldr	r2, [pc, #160]	; (80059f4 <HAL_RCC_OscConfig+0x270>)
 8005952:	f023 0301 	bic.w	r3, r3, #1
 8005956:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8005958:	f7ff f924 	bl	8004ba4 <HAL_GetTick>
 800595c:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 800595e:	e008      	b.n	8005972 <HAL_RCC_OscConfig+0x1ee>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8005960:	f7ff f920 	bl	8004ba4 <HAL_GetTick>
 8005964:	4602      	mov	r2, r0
 8005966:	693b      	ldr	r3, [r7, #16]
 8005968:	1ad3      	subs	r3, r2, r3
 800596a:	2b02      	cmp	r3, #2
 800596c:	d901      	bls.n	8005972 <HAL_RCC_OscConfig+0x1ee>
          {
            return HAL_TIMEOUT;
 800596e:	2303      	movs	r3, #3
 8005970:	e314      	b.n	8005f9c <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8005972:	4b20      	ldr	r3, [pc, #128]	; (80059f4 <HAL_RCC_OscConfig+0x270>)
 8005974:	681b      	ldr	r3, [r3, #0]
 8005976:	f003 0302 	and.w	r3, r3, #2
 800597a:	2b00      	cmp	r3, #0
 800597c:	d1f0      	bne.n	8005960 <HAL_RCC_OscConfig+0x1dc>
 800597e:	e000      	b.n	8005982 <HAL_RCC_OscConfig+0x1fe>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8005980:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8005982:	687b      	ldr	r3, [r7, #4]
 8005984:	681b      	ldr	r3, [r3, #0]
 8005986:	f003 0301 	and.w	r3, r3, #1
 800598a:	2b00      	cmp	r3, #0
 800598c:	d073      	beq.n	8005a76 <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 800598e:	69bb      	ldr	r3, [r7, #24]
 8005990:	2b08      	cmp	r3, #8
 8005992:	d005      	beq.n	80059a0 <HAL_RCC_OscConfig+0x21c>
 8005994:	69bb      	ldr	r3, [r7, #24]
 8005996:	2b0c      	cmp	r3, #12
 8005998:	d10e      	bne.n	80059b8 <HAL_RCC_OscConfig+0x234>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 800599a:	697b      	ldr	r3, [r7, #20]
 800599c:	2b03      	cmp	r3, #3
 800599e:	d10b      	bne.n	80059b8 <HAL_RCC_OscConfig+0x234>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80059a0:	4b14      	ldr	r3, [pc, #80]	; (80059f4 <HAL_RCC_OscConfig+0x270>)
 80059a2:	681b      	ldr	r3, [r3, #0]
 80059a4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80059a8:	2b00      	cmp	r3, #0
 80059aa:	d063      	beq.n	8005a74 <HAL_RCC_OscConfig+0x2f0>
 80059ac:	687b      	ldr	r3, [r7, #4]
 80059ae:	685b      	ldr	r3, [r3, #4]
 80059b0:	2b00      	cmp	r3, #0
 80059b2:	d15f      	bne.n	8005a74 <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 80059b4:	2301      	movs	r3, #1
 80059b6:	e2f1      	b.n	8005f9c <HAL_RCC_OscConfig+0x818>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80059b8:	687b      	ldr	r3, [r7, #4]
 80059ba:	685b      	ldr	r3, [r3, #4]
 80059bc:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80059c0:	d106      	bne.n	80059d0 <HAL_RCC_OscConfig+0x24c>
 80059c2:	4b0c      	ldr	r3, [pc, #48]	; (80059f4 <HAL_RCC_OscConfig+0x270>)
 80059c4:	681b      	ldr	r3, [r3, #0]
 80059c6:	4a0b      	ldr	r2, [pc, #44]	; (80059f4 <HAL_RCC_OscConfig+0x270>)
 80059c8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80059cc:	6013      	str	r3, [r2, #0]
 80059ce:	e025      	b.n	8005a1c <HAL_RCC_OscConfig+0x298>
 80059d0:	687b      	ldr	r3, [r7, #4]
 80059d2:	685b      	ldr	r3, [r3, #4]
 80059d4:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80059d8:	d114      	bne.n	8005a04 <HAL_RCC_OscConfig+0x280>
 80059da:	4b06      	ldr	r3, [pc, #24]	; (80059f4 <HAL_RCC_OscConfig+0x270>)
 80059dc:	681b      	ldr	r3, [r3, #0]
 80059de:	4a05      	ldr	r2, [pc, #20]	; (80059f4 <HAL_RCC_OscConfig+0x270>)
 80059e0:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80059e4:	6013      	str	r3, [r2, #0]
 80059e6:	4b03      	ldr	r3, [pc, #12]	; (80059f4 <HAL_RCC_OscConfig+0x270>)
 80059e8:	681b      	ldr	r3, [r3, #0]
 80059ea:	4a02      	ldr	r2, [pc, #8]	; (80059f4 <HAL_RCC_OscConfig+0x270>)
 80059ec:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80059f0:	6013      	str	r3, [r2, #0]
 80059f2:	e013      	b.n	8005a1c <HAL_RCC_OscConfig+0x298>
 80059f4:	40021000 	.word	0x40021000
 80059f8:	0800a2d4 	.word	0x0800a2d4
 80059fc:	20000018 	.word	0x20000018
 8005a00:	20000010 	.word	0x20000010
 8005a04:	4ba0      	ldr	r3, [pc, #640]	; (8005c88 <HAL_RCC_OscConfig+0x504>)
 8005a06:	681b      	ldr	r3, [r3, #0]
 8005a08:	4a9f      	ldr	r2, [pc, #636]	; (8005c88 <HAL_RCC_OscConfig+0x504>)
 8005a0a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8005a0e:	6013      	str	r3, [r2, #0]
 8005a10:	4b9d      	ldr	r3, [pc, #628]	; (8005c88 <HAL_RCC_OscConfig+0x504>)
 8005a12:	681b      	ldr	r3, [r3, #0]
 8005a14:	4a9c      	ldr	r2, [pc, #624]	; (8005c88 <HAL_RCC_OscConfig+0x504>)
 8005a16:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8005a1a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8005a1c:	687b      	ldr	r3, [r7, #4]
 8005a1e:	685b      	ldr	r3, [r3, #4]
 8005a20:	2b00      	cmp	r3, #0
 8005a22:	d013      	beq.n	8005a4c <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005a24:	f7ff f8be 	bl	8004ba4 <HAL_GetTick>
 8005a28:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8005a2a:	e008      	b.n	8005a3e <HAL_RCC_OscConfig+0x2ba>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8005a2c:	f7ff f8ba 	bl	8004ba4 <HAL_GetTick>
 8005a30:	4602      	mov	r2, r0
 8005a32:	693b      	ldr	r3, [r7, #16]
 8005a34:	1ad3      	subs	r3, r2, r3
 8005a36:	2b64      	cmp	r3, #100	; 0x64
 8005a38:	d901      	bls.n	8005a3e <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 8005a3a:	2303      	movs	r3, #3
 8005a3c:	e2ae      	b.n	8005f9c <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8005a3e:	4b92      	ldr	r3, [pc, #584]	; (8005c88 <HAL_RCC_OscConfig+0x504>)
 8005a40:	681b      	ldr	r3, [r3, #0]
 8005a42:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005a46:	2b00      	cmp	r3, #0
 8005a48:	d0f0      	beq.n	8005a2c <HAL_RCC_OscConfig+0x2a8>
 8005a4a:	e014      	b.n	8005a76 <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005a4c:	f7ff f8aa 	bl	8004ba4 <HAL_GetTick>
 8005a50:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8005a52:	e008      	b.n	8005a66 <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8005a54:	f7ff f8a6 	bl	8004ba4 <HAL_GetTick>
 8005a58:	4602      	mov	r2, r0
 8005a5a:	693b      	ldr	r3, [r7, #16]
 8005a5c:	1ad3      	subs	r3, r2, r3
 8005a5e:	2b64      	cmp	r3, #100	; 0x64
 8005a60:	d901      	bls.n	8005a66 <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 8005a62:	2303      	movs	r3, #3
 8005a64:	e29a      	b.n	8005f9c <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8005a66:	4b88      	ldr	r3, [pc, #544]	; (8005c88 <HAL_RCC_OscConfig+0x504>)
 8005a68:	681b      	ldr	r3, [r3, #0]
 8005a6a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005a6e:	2b00      	cmp	r3, #0
 8005a70:	d1f0      	bne.n	8005a54 <HAL_RCC_OscConfig+0x2d0>
 8005a72:	e000      	b.n	8005a76 <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005a74:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8005a76:	687b      	ldr	r3, [r7, #4]
 8005a78:	681b      	ldr	r3, [r3, #0]
 8005a7a:	f003 0302 	and.w	r3, r3, #2
 8005a7e:	2b00      	cmp	r3, #0
 8005a80:	d060      	beq.n	8005b44 <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 8005a82:	69bb      	ldr	r3, [r7, #24]
 8005a84:	2b04      	cmp	r3, #4
 8005a86:	d005      	beq.n	8005a94 <HAL_RCC_OscConfig+0x310>
 8005a88:	69bb      	ldr	r3, [r7, #24]
 8005a8a:	2b0c      	cmp	r3, #12
 8005a8c:	d119      	bne.n	8005ac2 <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 8005a8e:	697b      	ldr	r3, [r7, #20]
 8005a90:	2b02      	cmp	r3, #2
 8005a92:	d116      	bne.n	8005ac2 <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8005a94:	4b7c      	ldr	r3, [pc, #496]	; (8005c88 <HAL_RCC_OscConfig+0x504>)
 8005a96:	681b      	ldr	r3, [r3, #0]
 8005a98:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8005a9c:	2b00      	cmp	r3, #0
 8005a9e:	d005      	beq.n	8005aac <HAL_RCC_OscConfig+0x328>
 8005aa0:	687b      	ldr	r3, [r7, #4]
 8005aa2:	68db      	ldr	r3, [r3, #12]
 8005aa4:	2b00      	cmp	r3, #0
 8005aa6:	d101      	bne.n	8005aac <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 8005aa8:	2301      	movs	r3, #1
 8005aaa:	e277      	b.n	8005f9c <HAL_RCC_OscConfig+0x818>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005aac:	4b76      	ldr	r3, [pc, #472]	; (8005c88 <HAL_RCC_OscConfig+0x504>)
 8005aae:	685b      	ldr	r3, [r3, #4]
 8005ab0:	f023 52f8 	bic.w	r2, r3, #520093696	; 0x1f000000
 8005ab4:	687b      	ldr	r3, [r7, #4]
 8005ab6:	691b      	ldr	r3, [r3, #16]
 8005ab8:	061b      	lsls	r3, r3, #24
 8005aba:	4973      	ldr	r1, [pc, #460]	; (8005c88 <HAL_RCC_OscConfig+0x504>)
 8005abc:	4313      	orrs	r3, r2
 8005abe:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8005ac0:	e040      	b.n	8005b44 <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8005ac2:	687b      	ldr	r3, [r7, #4]
 8005ac4:	68db      	ldr	r3, [r3, #12]
 8005ac6:	2b00      	cmp	r3, #0
 8005ac8:	d023      	beq.n	8005b12 <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8005aca:	4b6f      	ldr	r3, [pc, #444]	; (8005c88 <HAL_RCC_OscConfig+0x504>)
 8005acc:	681b      	ldr	r3, [r3, #0]
 8005ace:	4a6e      	ldr	r2, [pc, #440]	; (8005c88 <HAL_RCC_OscConfig+0x504>)
 8005ad0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8005ad4:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005ad6:	f7ff f865 	bl	8004ba4 <HAL_GetTick>
 8005ada:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8005adc:	e008      	b.n	8005af0 <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8005ade:	f7ff f861 	bl	8004ba4 <HAL_GetTick>
 8005ae2:	4602      	mov	r2, r0
 8005ae4:	693b      	ldr	r3, [r7, #16]
 8005ae6:	1ad3      	subs	r3, r2, r3
 8005ae8:	2b02      	cmp	r3, #2
 8005aea:	d901      	bls.n	8005af0 <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 8005aec:	2303      	movs	r3, #3
 8005aee:	e255      	b.n	8005f9c <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8005af0:	4b65      	ldr	r3, [pc, #404]	; (8005c88 <HAL_RCC_OscConfig+0x504>)
 8005af2:	681b      	ldr	r3, [r3, #0]
 8005af4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8005af8:	2b00      	cmp	r3, #0
 8005afa:	d0f0      	beq.n	8005ade <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005afc:	4b62      	ldr	r3, [pc, #392]	; (8005c88 <HAL_RCC_OscConfig+0x504>)
 8005afe:	685b      	ldr	r3, [r3, #4]
 8005b00:	f023 52f8 	bic.w	r2, r3, #520093696	; 0x1f000000
 8005b04:	687b      	ldr	r3, [r7, #4]
 8005b06:	691b      	ldr	r3, [r3, #16]
 8005b08:	061b      	lsls	r3, r3, #24
 8005b0a:	495f      	ldr	r1, [pc, #380]	; (8005c88 <HAL_RCC_OscConfig+0x504>)
 8005b0c:	4313      	orrs	r3, r2
 8005b0e:	604b      	str	r3, [r1, #4]
 8005b10:	e018      	b.n	8005b44 <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8005b12:	4b5d      	ldr	r3, [pc, #372]	; (8005c88 <HAL_RCC_OscConfig+0x504>)
 8005b14:	681b      	ldr	r3, [r3, #0]
 8005b16:	4a5c      	ldr	r2, [pc, #368]	; (8005c88 <HAL_RCC_OscConfig+0x504>)
 8005b18:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8005b1c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005b1e:	f7ff f841 	bl	8004ba4 <HAL_GetTick>
 8005b22:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8005b24:	e008      	b.n	8005b38 <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8005b26:	f7ff f83d 	bl	8004ba4 <HAL_GetTick>
 8005b2a:	4602      	mov	r2, r0
 8005b2c:	693b      	ldr	r3, [r7, #16]
 8005b2e:	1ad3      	subs	r3, r2, r3
 8005b30:	2b02      	cmp	r3, #2
 8005b32:	d901      	bls.n	8005b38 <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 8005b34:	2303      	movs	r3, #3
 8005b36:	e231      	b.n	8005f9c <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8005b38:	4b53      	ldr	r3, [pc, #332]	; (8005c88 <HAL_RCC_OscConfig+0x504>)
 8005b3a:	681b      	ldr	r3, [r3, #0]
 8005b3c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8005b40:	2b00      	cmp	r3, #0
 8005b42:	d1f0      	bne.n	8005b26 <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8005b44:	687b      	ldr	r3, [r7, #4]
 8005b46:	681b      	ldr	r3, [r3, #0]
 8005b48:	f003 0308 	and.w	r3, r3, #8
 8005b4c:	2b00      	cmp	r3, #0
 8005b4e:	d03c      	beq.n	8005bca <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8005b50:	687b      	ldr	r3, [r7, #4]
 8005b52:	695b      	ldr	r3, [r3, #20]
 8005b54:	2b00      	cmp	r3, #0
 8005b56:	d01c      	beq.n	8005b92 <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8005b58:	4b4b      	ldr	r3, [pc, #300]	; (8005c88 <HAL_RCC_OscConfig+0x504>)
 8005b5a:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8005b5e:	4a4a      	ldr	r2, [pc, #296]	; (8005c88 <HAL_RCC_OscConfig+0x504>)
 8005b60:	f043 0301 	orr.w	r3, r3, #1
 8005b64:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005b68:	f7ff f81c 	bl	8004ba4 <HAL_GetTick>
 8005b6c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8005b6e:	e008      	b.n	8005b82 <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8005b70:	f7ff f818 	bl	8004ba4 <HAL_GetTick>
 8005b74:	4602      	mov	r2, r0
 8005b76:	693b      	ldr	r3, [r7, #16]
 8005b78:	1ad3      	subs	r3, r2, r3
 8005b7a:	2b02      	cmp	r3, #2
 8005b7c:	d901      	bls.n	8005b82 <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 8005b7e:	2303      	movs	r3, #3
 8005b80:	e20c      	b.n	8005f9c <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8005b82:	4b41      	ldr	r3, [pc, #260]	; (8005c88 <HAL_RCC_OscConfig+0x504>)
 8005b84:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8005b88:	f003 0302 	and.w	r3, r3, #2
 8005b8c:	2b00      	cmp	r3, #0
 8005b8e:	d0ef      	beq.n	8005b70 <HAL_RCC_OscConfig+0x3ec>
 8005b90:	e01b      	b.n	8005bca <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8005b92:	4b3d      	ldr	r3, [pc, #244]	; (8005c88 <HAL_RCC_OscConfig+0x504>)
 8005b94:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8005b98:	4a3b      	ldr	r2, [pc, #236]	; (8005c88 <HAL_RCC_OscConfig+0x504>)
 8005b9a:	f023 0301 	bic.w	r3, r3, #1
 8005b9e:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005ba2:	f7fe ffff 	bl	8004ba4 <HAL_GetTick>
 8005ba6:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8005ba8:	e008      	b.n	8005bbc <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8005baa:	f7fe fffb 	bl	8004ba4 <HAL_GetTick>
 8005bae:	4602      	mov	r2, r0
 8005bb0:	693b      	ldr	r3, [r7, #16]
 8005bb2:	1ad3      	subs	r3, r2, r3
 8005bb4:	2b02      	cmp	r3, #2
 8005bb6:	d901      	bls.n	8005bbc <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 8005bb8:	2303      	movs	r3, #3
 8005bba:	e1ef      	b.n	8005f9c <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8005bbc:	4b32      	ldr	r3, [pc, #200]	; (8005c88 <HAL_RCC_OscConfig+0x504>)
 8005bbe:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8005bc2:	f003 0302 	and.w	r3, r3, #2
 8005bc6:	2b00      	cmp	r3, #0
 8005bc8:	d1ef      	bne.n	8005baa <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8005bca:	687b      	ldr	r3, [r7, #4]
 8005bcc:	681b      	ldr	r3, [r3, #0]
 8005bce:	f003 0304 	and.w	r3, r3, #4
 8005bd2:	2b00      	cmp	r3, #0
 8005bd4:	f000 80a6 	beq.w	8005d24 <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 8005bd8:	2300      	movs	r3, #0
 8005bda:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 8005bdc:	4b2a      	ldr	r3, [pc, #168]	; (8005c88 <HAL_RCC_OscConfig+0x504>)
 8005bde:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005be0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005be4:	2b00      	cmp	r3, #0
 8005be6:	d10d      	bne.n	8005c04 <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8005be8:	4b27      	ldr	r3, [pc, #156]	; (8005c88 <HAL_RCC_OscConfig+0x504>)
 8005bea:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005bec:	4a26      	ldr	r2, [pc, #152]	; (8005c88 <HAL_RCC_OscConfig+0x504>)
 8005bee:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8005bf2:	6593      	str	r3, [r2, #88]	; 0x58
 8005bf4:	4b24      	ldr	r3, [pc, #144]	; (8005c88 <HAL_RCC_OscConfig+0x504>)
 8005bf6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005bf8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005bfc:	60bb      	str	r3, [r7, #8]
 8005bfe:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8005c00:	2301      	movs	r3, #1
 8005c02:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8005c04:	4b21      	ldr	r3, [pc, #132]	; (8005c8c <HAL_RCC_OscConfig+0x508>)
 8005c06:	681b      	ldr	r3, [r3, #0]
 8005c08:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005c0c:	2b00      	cmp	r3, #0
 8005c0e:	d118      	bne.n	8005c42 <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8005c10:	4b1e      	ldr	r3, [pc, #120]	; (8005c8c <HAL_RCC_OscConfig+0x508>)
 8005c12:	681b      	ldr	r3, [r3, #0]
 8005c14:	4a1d      	ldr	r2, [pc, #116]	; (8005c8c <HAL_RCC_OscConfig+0x508>)
 8005c16:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8005c1a:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8005c1c:	f7fe ffc2 	bl	8004ba4 <HAL_GetTick>
 8005c20:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8005c22:	e008      	b.n	8005c36 <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005c24:	f7fe ffbe 	bl	8004ba4 <HAL_GetTick>
 8005c28:	4602      	mov	r2, r0
 8005c2a:	693b      	ldr	r3, [r7, #16]
 8005c2c:	1ad3      	subs	r3, r2, r3
 8005c2e:	2b02      	cmp	r3, #2
 8005c30:	d901      	bls.n	8005c36 <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 8005c32:	2303      	movs	r3, #3
 8005c34:	e1b2      	b.n	8005f9c <HAL_RCC_OscConfig+0x818>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8005c36:	4b15      	ldr	r3, [pc, #84]	; (8005c8c <HAL_RCC_OscConfig+0x508>)
 8005c38:	681b      	ldr	r3, [r3, #0]
 8005c3a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005c3e:	2b00      	cmp	r3, #0
 8005c40:	d0f0      	beq.n	8005c24 <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8005c42:	687b      	ldr	r3, [r7, #4]
 8005c44:	689b      	ldr	r3, [r3, #8]
 8005c46:	2b01      	cmp	r3, #1
 8005c48:	d108      	bne.n	8005c5c <HAL_RCC_OscConfig+0x4d8>
 8005c4a:	4b0f      	ldr	r3, [pc, #60]	; (8005c88 <HAL_RCC_OscConfig+0x504>)
 8005c4c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005c50:	4a0d      	ldr	r2, [pc, #52]	; (8005c88 <HAL_RCC_OscConfig+0x504>)
 8005c52:	f043 0301 	orr.w	r3, r3, #1
 8005c56:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8005c5a:	e029      	b.n	8005cb0 <HAL_RCC_OscConfig+0x52c>
 8005c5c:	687b      	ldr	r3, [r7, #4]
 8005c5e:	689b      	ldr	r3, [r3, #8]
 8005c60:	2b05      	cmp	r3, #5
 8005c62:	d115      	bne.n	8005c90 <HAL_RCC_OscConfig+0x50c>
 8005c64:	4b08      	ldr	r3, [pc, #32]	; (8005c88 <HAL_RCC_OscConfig+0x504>)
 8005c66:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005c6a:	4a07      	ldr	r2, [pc, #28]	; (8005c88 <HAL_RCC_OscConfig+0x504>)
 8005c6c:	f043 0304 	orr.w	r3, r3, #4
 8005c70:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8005c74:	4b04      	ldr	r3, [pc, #16]	; (8005c88 <HAL_RCC_OscConfig+0x504>)
 8005c76:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005c7a:	4a03      	ldr	r2, [pc, #12]	; (8005c88 <HAL_RCC_OscConfig+0x504>)
 8005c7c:	f043 0301 	orr.w	r3, r3, #1
 8005c80:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8005c84:	e014      	b.n	8005cb0 <HAL_RCC_OscConfig+0x52c>
 8005c86:	bf00      	nop
 8005c88:	40021000 	.word	0x40021000
 8005c8c:	40007000 	.word	0x40007000
 8005c90:	4b9a      	ldr	r3, [pc, #616]	; (8005efc <HAL_RCC_OscConfig+0x778>)
 8005c92:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005c96:	4a99      	ldr	r2, [pc, #612]	; (8005efc <HAL_RCC_OscConfig+0x778>)
 8005c98:	f023 0301 	bic.w	r3, r3, #1
 8005c9c:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8005ca0:	4b96      	ldr	r3, [pc, #600]	; (8005efc <HAL_RCC_OscConfig+0x778>)
 8005ca2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005ca6:	4a95      	ldr	r2, [pc, #596]	; (8005efc <HAL_RCC_OscConfig+0x778>)
 8005ca8:	f023 0304 	bic.w	r3, r3, #4
 8005cac:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8005cb0:	687b      	ldr	r3, [r7, #4]
 8005cb2:	689b      	ldr	r3, [r3, #8]
 8005cb4:	2b00      	cmp	r3, #0
 8005cb6:	d016      	beq.n	8005ce6 <HAL_RCC_OscConfig+0x562>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005cb8:	f7fe ff74 	bl	8004ba4 <HAL_GetTick>
 8005cbc:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8005cbe:	e00a      	b.n	8005cd6 <HAL_RCC_OscConfig+0x552>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005cc0:	f7fe ff70 	bl	8004ba4 <HAL_GetTick>
 8005cc4:	4602      	mov	r2, r0
 8005cc6:	693b      	ldr	r3, [r7, #16]
 8005cc8:	1ad3      	subs	r3, r2, r3
 8005cca:	f241 3288 	movw	r2, #5000	; 0x1388
 8005cce:	4293      	cmp	r3, r2
 8005cd0:	d901      	bls.n	8005cd6 <HAL_RCC_OscConfig+0x552>
        {
          return HAL_TIMEOUT;
 8005cd2:	2303      	movs	r3, #3
 8005cd4:	e162      	b.n	8005f9c <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8005cd6:	4b89      	ldr	r3, [pc, #548]	; (8005efc <HAL_RCC_OscConfig+0x778>)
 8005cd8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005cdc:	f003 0302 	and.w	r3, r3, #2
 8005ce0:	2b00      	cmp	r3, #0
 8005ce2:	d0ed      	beq.n	8005cc0 <HAL_RCC_OscConfig+0x53c>
 8005ce4:	e015      	b.n	8005d12 <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005ce6:	f7fe ff5d 	bl	8004ba4 <HAL_GetTick>
 8005cea:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8005cec:	e00a      	b.n	8005d04 <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005cee:	f7fe ff59 	bl	8004ba4 <HAL_GetTick>
 8005cf2:	4602      	mov	r2, r0
 8005cf4:	693b      	ldr	r3, [r7, #16]
 8005cf6:	1ad3      	subs	r3, r2, r3
 8005cf8:	f241 3288 	movw	r2, #5000	; 0x1388
 8005cfc:	4293      	cmp	r3, r2
 8005cfe:	d901      	bls.n	8005d04 <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 8005d00:	2303      	movs	r3, #3
 8005d02:	e14b      	b.n	8005f9c <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8005d04:	4b7d      	ldr	r3, [pc, #500]	; (8005efc <HAL_RCC_OscConfig+0x778>)
 8005d06:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005d0a:	f003 0302 	and.w	r3, r3, #2
 8005d0e:	2b00      	cmp	r3, #0
 8005d10:	d1ed      	bne.n	8005cee <HAL_RCC_OscConfig+0x56a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8005d12:	7ffb      	ldrb	r3, [r7, #31]
 8005d14:	2b01      	cmp	r3, #1
 8005d16:	d105      	bne.n	8005d24 <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8005d18:	4b78      	ldr	r3, [pc, #480]	; (8005efc <HAL_RCC_OscConfig+0x778>)
 8005d1a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005d1c:	4a77      	ldr	r2, [pc, #476]	; (8005efc <HAL_RCC_OscConfig+0x778>)
 8005d1e:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8005d22:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }
#if defined(RCC_HSI48_SUPPORT)
  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8005d24:	687b      	ldr	r3, [r7, #4]
 8005d26:	681b      	ldr	r3, [r3, #0]
 8005d28:	f003 0320 	and.w	r3, r3, #32
 8005d2c:	2b00      	cmp	r3, #0
 8005d2e:	d03c      	beq.n	8005daa <HAL_RCC_OscConfig+0x626>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the LSI State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8005d30:	687b      	ldr	r3, [r7, #4]
 8005d32:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005d34:	2b00      	cmp	r3, #0
 8005d36:	d01c      	beq.n	8005d72 <HAL_RCC_OscConfig+0x5ee>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8005d38:	4b70      	ldr	r3, [pc, #448]	; (8005efc <HAL_RCC_OscConfig+0x778>)
 8005d3a:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8005d3e:	4a6f      	ldr	r2, [pc, #444]	; (8005efc <HAL_RCC_OscConfig+0x778>)
 8005d40:	f043 0301 	orr.w	r3, r3, #1
 8005d44:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005d48:	f7fe ff2c 	bl	8004ba4 <HAL_GetTick>
 8005d4c:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8005d4e:	e008      	b.n	8005d62 <HAL_RCC_OscConfig+0x5de>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8005d50:	f7fe ff28 	bl	8004ba4 <HAL_GetTick>
 8005d54:	4602      	mov	r2, r0
 8005d56:	693b      	ldr	r3, [r7, #16]
 8005d58:	1ad3      	subs	r3, r2, r3
 8005d5a:	2b02      	cmp	r3, #2
 8005d5c:	d901      	bls.n	8005d62 <HAL_RCC_OscConfig+0x5de>
        {
          return HAL_TIMEOUT;
 8005d5e:	2303      	movs	r3, #3
 8005d60:	e11c      	b.n	8005f9c <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8005d62:	4b66      	ldr	r3, [pc, #408]	; (8005efc <HAL_RCC_OscConfig+0x778>)
 8005d64:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8005d68:	f003 0302 	and.w	r3, r3, #2
 8005d6c:	2b00      	cmp	r3, #0
 8005d6e:	d0ef      	beq.n	8005d50 <HAL_RCC_OscConfig+0x5cc>
 8005d70:	e01b      	b.n	8005daa <HAL_RCC_OscConfig+0x626>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8005d72:	4b62      	ldr	r3, [pc, #392]	; (8005efc <HAL_RCC_OscConfig+0x778>)
 8005d74:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8005d78:	4a60      	ldr	r2, [pc, #384]	; (8005efc <HAL_RCC_OscConfig+0x778>)
 8005d7a:	f023 0301 	bic.w	r3, r3, #1
 8005d7e:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005d82:	f7fe ff0f 	bl	8004ba4 <HAL_GetTick>
 8005d86:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8005d88:	e008      	b.n	8005d9c <HAL_RCC_OscConfig+0x618>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8005d8a:	f7fe ff0b 	bl	8004ba4 <HAL_GetTick>
 8005d8e:	4602      	mov	r2, r0
 8005d90:	693b      	ldr	r3, [r7, #16]
 8005d92:	1ad3      	subs	r3, r2, r3
 8005d94:	2b02      	cmp	r3, #2
 8005d96:	d901      	bls.n	8005d9c <HAL_RCC_OscConfig+0x618>
        {
          return HAL_TIMEOUT;
 8005d98:	2303      	movs	r3, #3
 8005d9a:	e0ff      	b.n	8005f9c <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8005d9c:	4b57      	ldr	r3, [pc, #348]	; (8005efc <HAL_RCC_OscConfig+0x778>)
 8005d9e:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8005da2:	f003 0302 	and.w	r3, r3, #2
 8005da6:	2b00      	cmp	r3, #0
 8005da8:	d1ef      	bne.n	8005d8a <HAL_RCC_OscConfig+0x606>
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8005daa:	687b      	ldr	r3, [r7, #4]
 8005dac:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005dae:	2b00      	cmp	r3, #0
 8005db0:	f000 80f3 	beq.w	8005f9a <HAL_RCC_OscConfig+0x816>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8005db4:	687b      	ldr	r3, [r7, #4]
 8005db6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005db8:	2b02      	cmp	r3, #2
 8005dba:	f040 80c9 	bne.w	8005f50 <HAL_RCC_OscConfig+0x7cc>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 8005dbe:	4b4f      	ldr	r3, [pc, #316]	; (8005efc <HAL_RCC_OscConfig+0x778>)
 8005dc0:	68db      	ldr	r3, [r3, #12]
 8005dc2:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8005dc4:	697b      	ldr	r3, [r7, #20]
 8005dc6:	f003 0203 	and.w	r2, r3, #3
 8005dca:	687b      	ldr	r3, [r7, #4]
 8005dcc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005dce:	429a      	cmp	r2, r3
 8005dd0:	d12c      	bne.n	8005e2c <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8005dd2:	697b      	ldr	r3, [r7, #20]
 8005dd4:	f003 0270 	and.w	r2, r3, #112	; 0x70
 8005dd8:	687b      	ldr	r3, [r7, #4]
 8005dda:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005ddc:	3b01      	subs	r3, #1
 8005dde:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8005de0:	429a      	cmp	r2, r3
 8005de2:	d123      	bne.n	8005e2c <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8005de4:	697b      	ldr	r3, [r7, #20]
 8005de6:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
 8005dea:	687b      	ldr	r3, [r7, #4]
 8005dec:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005dee:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8005df0:	429a      	cmp	r2, r3
 8005df2:	d11b      	bne.n	8005e2c <HAL_RCC_OscConfig+0x6a8>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8005df4:	697b      	ldr	r3, [r7, #20]
 8005df6:	f003 4278 	and.w	r2, r3, #4160749568	; 0xf8000000
 8005dfa:	687b      	ldr	r3, [r7, #4]
 8005dfc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005dfe:	06db      	lsls	r3, r3, #27
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8005e00:	429a      	cmp	r2, r3
 8005e02:	d113      	bne.n	8005e2c <HAL_RCC_OscConfig+0x6a8>
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8005e04:	697b      	ldr	r3, [r7, #20]
 8005e06:	f403 02c0 	and.w	r2, r3, #6291456	; 0x600000
 8005e0a:	687b      	ldr	r3, [r7, #4]
 8005e0c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005e0e:	085b      	lsrs	r3, r3, #1
 8005e10:	3b01      	subs	r3, #1
 8005e12:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8005e14:	429a      	cmp	r2, r3
 8005e16:	d109      	bne.n	8005e2c <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8005e18:	697b      	ldr	r3, [r7, #20]
 8005e1a:	f003 62c0 	and.w	r2, r3, #100663296	; 0x6000000
 8005e1e:	687b      	ldr	r3, [r7, #4]
 8005e20:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005e22:	085b      	lsrs	r3, r3, #1
 8005e24:	3b01      	subs	r3, #1
 8005e26:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8005e28:	429a      	cmp	r2, r3
 8005e2a:	d06b      	beq.n	8005f04 <HAL_RCC_OscConfig+0x780>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8005e2c:	69bb      	ldr	r3, [r7, #24]
 8005e2e:	2b0c      	cmp	r3, #12
 8005e30:	d062      	beq.n	8005ef8 <HAL_RCC_OscConfig+0x774>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 8005e32:	4b32      	ldr	r3, [pc, #200]	; (8005efc <HAL_RCC_OscConfig+0x778>)
 8005e34:	681b      	ldr	r3, [r3, #0]
 8005e36:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8005e3a:	2b00      	cmp	r3, #0
 8005e3c:	d001      	beq.n	8005e42 <HAL_RCC_OscConfig+0x6be>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
#endif
            )
          {
            return HAL_ERROR;
 8005e3e:	2301      	movs	r3, #1
 8005e40:	e0ac      	b.n	8005f9c <HAL_RCC_OscConfig+0x818>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 8005e42:	4b2e      	ldr	r3, [pc, #184]	; (8005efc <HAL_RCC_OscConfig+0x778>)
 8005e44:	681b      	ldr	r3, [r3, #0]
 8005e46:	4a2d      	ldr	r2, [pc, #180]	; (8005efc <HAL_RCC_OscConfig+0x778>)
 8005e48:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8005e4c:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8005e4e:	f7fe fea9 	bl	8004ba4 <HAL_GetTick>
 8005e52:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8005e54:	e008      	b.n	8005e68 <HAL_RCC_OscConfig+0x6e4>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005e56:	f7fe fea5 	bl	8004ba4 <HAL_GetTick>
 8005e5a:	4602      	mov	r2, r0
 8005e5c:	693b      	ldr	r3, [r7, #16]
 8005e5e:	1ad3      	subs	r3, r2, r3
 8005e60:	2b02      	cmp	r3, #2
 8005e62:	d901      	bls.n	8005e68 <HAL_RCC_OscConfig+0x6e4>
              {
                return HAL_TIMEOUT;
 8005e64:	2303      	movs	r3, #3
 8005e66:	e099      	b.n	8005f9c <HAL_RCC_OscConfig+0x818>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8005e68:	4b24      	ldr	r3, [pc, #144]	; (8005efc <HAL_RCC_OscConfig+0x778>)
 8005e6a:	681b      	ldr	r3, [r3, #0]
 8005e6c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005e70:	2b00      	cmp	r3, #0
 8005e72:	d1f0      	bne.n	8005e56 <HAL_RCC_OscConfig+0x6d2>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8005e74:	4b21      	ldr	r3, [pc, #132]	; (8005efc <HAL_RCC_OscConfig+0x778>)
 8005e76:	68da      	ldr	r2, [r3, #12]
 8005e78:	4b21      	ldr	r3, [pc, #132]	; (8005f00 <HAL_RCC_OscConfig+0x77c>)
 8005e7a:	4013      	ands	r3, r2
 8005e7c:	687a      	ldr	r2, [r7, #4]
 8005e7e:	6ad1      	ldr	r1, [r2, #44]	; 0x2c
 8005e80:	687a      	ldr	r2, [r7, #4]
 8005e82:	6b12      	ldr	r2, [r2, #48]	; 0x30
 8005e84:	3a01      	subs	r2, #1
 8005e86:	0112      	lsls	r2, r2, #4
 8005e88:	4311      	orrs	r1, r2
 8005e8a:	687a      	ldr	r2, [r7, #4]
 8005e8c:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8005e8e:	0212      	lsls	r2, r2, #8
 8005e90:	4311      	orrs	r1, r2
 8005e92:	687a      	ldr	r2, [r7, #4]
 8005e94:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 8005e96:	0852      	lsrs	r2, r2, #1
 8005e98:	3a01      	subs	r2, #1
 8005e9a:	0552      	lsls	r2, r2, #21
 8005e9c:	4311      	orrs	r1, r2
 8005e9e:	687a      	ldr	r2, [r7, #4]
 8005ea0:	6c12      	ldr	r2, [r2, #64]	; 0x40
 8005ea2:	0852      	lsrs	r2, r2, #1
 8005ea4:	3a01      	subs	r2, #1
 8005ea6:	0652      	lsls	r2, r2, #25
 8005ea8:	4311      	orrs	r1, r2
 8005eaa:	687a      	ldr	r2, [r7, #4]
 8005eac:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8005eae:	06d2      	lsls	r2, r2, #27
 8005eb0:	430a      	orrs	r2, r1
 8005eb2:	4912      	ldr	r1, [pc, #72]	; (8005efc <HAL_RCC_OscConfig+0x778>)
 8005eb4:	4313      	orrs	r3, r2
 8005eb6:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 8005eb8:	4b10      	ldr	r3, [pc, #64]	; (8005efc <HAL_RCC_OscConfig+0x778>)
 8005eba:	681b      	ldr	r3, [r3, #0]
 8005ebc:	4a0f      	ldr	r2, [pc, #60]	; (8005efc <HAL_RCC_OscConfig+0x778>)
 8005ebe:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8005ec2:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8005ec4:	4b0d      	ldr	r3, [pc, #52]	; (8005efc <HAL_RCC_OscConfig+0x778>)
 8005ec6:	68db      	ldr	r3, [r3, #12]
 8005ec8:	4a0c      	ldr	r2, [pc, #48]	; (8005efc <HAL_RCC_OscConfig+0x778>)
 8005eca:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8005ece:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8005ed0:	f7fe fe68 	bl	8004ba4 <HAL_GetTick>
 8005ed4:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8005ed6:	e008      	b.n	8005eea <HAL_RCC_OscConfig+0x766>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005ed8:	f7fe fe64 	bl	8004ba4 <HAL_GetTick>
 8005edc:	4602      	mov	r2, r0
 8005ede:	693b      	ldr	r3, [r7, #16]
 8005ee0:	1ad3      	subs	r3, r2, r3
 8005ee2:	2b02      	cmp	r3, #2
 8005ee4:	d901      	bls.n	8005eea <HAL_RCC_OscConfig+0x766>
              {
                return HAL_TIMEOUT;
 8005ee6:	2303      	movs	r3, #3
 8005ee8:	e058      	b.n	8005f9c <HAL_RCC_OscConfig+0x818>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8005eea:	4b04      	ldr	r3, [pc, #16]	; (8005efc <HAL_RCC_OscConfig+0x778>)
 8005eec:	681b      	ldr	r3, [r3, #0]
 8005eee:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005ef2:	2b00      	cmp	r3, #0
 8005ef4:	d0f0      	beq.n	8005ed8 <HAL_RCC_OscConfig+0x754>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8005ef6:	e050      	b.n	8005f9a <HAL_RCC_OscConfig+0x816>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 8005ef8:	2301      	movs	r3, #1
 8005efa:	e04f      	b.n	8005f9c <HAL_RCC_OscConfig+0x818>
 8005efc:	40021000 	.word	0x40021000
 8005f00:	019d808c 	.word	0x019d808c
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8005f04:	4b27      	ldr	r3, [pc, #156]	; (8005fa4 <HAL_RCC_OscConfig+0x820>)
 8005f06:	681b      	ldr	r3, [r3, #0]
 8005f08:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005f0c:	2b00      	cmp	r3, #0
 8005f0e:	d144      	bne.n	8005f9a <HAL_RCC_OscConfig+0x816>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 8005f10:	4b24      	ldr	r3, [pc, #144]	; (8005fa4 <HAL_RCC_OscConfig+0x820>)
 8005f12:	681b      	ldr	r3, [r3, #0]
 8005f14:	4a23      	ldr	r2, [pc, #140]	; (8005fa4 <HAL_RCC_OscConfig+0x820>)
 8005f16:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8005f1a:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8005f1c:	4b21      	ldr	r3, [pc, #132]	; (8005fa4 <HAL_RCC_OscConfig+0x820>)
 8005f1e:	68db      	ldr	r3, [r3, #12]
 8005f20:	4a20      	ldr	r2, [pc, #128]	; (8005fa4 <HAL_RCC_OscConfig+0x820>)
 8005f22:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8005f26:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8005f28:	f7fe fe3c 	bl	8004ba4 <HAL_GetTick>
 8005f2c:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8005f2e:	e008      	b.n	8005f42 <HAL_RCC_OscConfig+0x7be>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005f30:	f7fe fe38 	bl	8004ba4 <HAL_GetTick>
 8005f34:	4602      	mov	r2, r0
 8005f36:	693b      	ldr	r3, [r7, #16]
 8005f38:	1ad3      	subs	r3, r2, r3
 8005f3a:	2b02      	cmp	r3, #2
 8005f3c:	d901      	bls.n	8005f42 <HAL_RCC_OscConfig+0x7be>
            {
              return HAL_TIMEOUT;
 8005f3e:	2303      	movs	r3, #3
 8005f40:	e02c      	b.n	8005f9c <HAL_RCC_OscConfig+0x818>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8005f42:	4b18      	ldr	r3, [pc, #96]	; (8005fa4 <HAL_RCC_OscConfig+0x820>)
 8005f44:	681b      	ldr	r3, [r3, #0]
 8005f46:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005f4a:	2b00      	cmp	r3, #0
 8005f4c:	d0f0      	beq.n	8005f30 <HAL_RCC_OscConfig+0x7ac>
 8005f4e:	e024      	b.n	8005f9a <HAL_RCC_OscConfig+0x816>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 8005f50:	69bb      	ldr	r3, [r7, #24]
 8005f52:	2b0c      	cmp	r3, #12
 8005f54:	d01f      	beq.n	8005f96 <HAL_RCC_OscConfig+0x812>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005f56:	4b13      	ldr	r3, [pc, #76]	; (8005fa4 <HAL_RCC_OscConfig+0x820>)
 8005f58:	681b      	ldr	r3, [r3, #0]
 8005f5a:	4a12      	ldr	r2, [pc, #72]	; (8005fa4 <HAL_RCC_OscConfig+0x820>)
 8005f5c:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8005f60:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005f62:	f7fe fe1f 	bl	8004ba4 <HAL_GetTick>
 8005f66:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8005f68:	e008      	b.n	8005f7c <HAL_RCC_OscConfig+0x7f8>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005f6a:	f7fe fe1b 	bl	8004ba4 <HAL_GetTick>
 8005f6e:	4602      	mov	r2, r0
 8005f70:	693b      	ldr	r3, [r7, #16]
 8005f72:	1ad3      	subs	r3, r2, r3
 8005f74:	2b02      	cmp	r3, #2
 8005f76:	d901      	bls.n	8005f7c <HAL_RCC_OscConfig+0x7f8>
          {
            return HAL_TIMEOUT;
 8005f78:	2303      	movs	r3, #3
 8005f7a:	e00f      	b.n	8005f9c <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8005f7c:	4b09      	ldr	r3, [pc, #36]	; (8005fa4 <HAL_RCC_OscConfig+0x820>)
 8005f7e:	681b      	ldr	r3, [r3, #0]
 8005f80:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005f84:	2b00      	cmp	r3, #0
 8005f86:	d1f0      	bne.n	8005f6a <HAL_RCC_OscConfig+0x7e6>
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
#elif defined(RCC_PLLSAI1_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI2CLK);
 8005f88:	4b06      	ldr	r3, [pc, #24]	; (8005fa4 <HAL_RCC_OscConfig+0x820>)
 8005f8a:	68da      	ldr	r2, [r3, #12]
 8005f8c:	4905      	ldr	r1, [pc, #20]	; (8005fa4 <HAL_RCC_OscConfig+0x820>)
 8005f8e:	4b06      	ldr	r3, [pc, #24]	; (8005fa8 <HAL_RCC_OscConfig+0x824>)
 8005f90:	4013      	ands	r3, r2
 8005f92:	60cb      	str	r3, [r1, #12]
 8005f94:	e001      	b.n	8005f9a <HAL_RCC_OscConfig+0x816>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 8005f96:	2301      	movs	r3, #1
 8005f98:	e000      	b.n	8005f9c <HAL_RCC_OscConfig+0x818>
      }
    }
  }
  return HAL_OK;
 8005f9a:	2300      	movs	r3, #0
}
 8005f9c:	4618      	mov	r0, r3
 8005f9e:	3720      	adds	r7, #32
 8005fa0:	46bd      	mov	sp, r7
 8005fa2:	bd80      	pop	{r7, pc}
 8005fa4:	40021000 	.word	0x40021000
 8005fa8:	feeefffc 	.word	0xfeeefffc

08005fac <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8005fac:	b580      	push	{r7, lr}
 8005fae:	b084      	sub	sp, #16
 8005fb0:	af00      	add	r7, sp, #0
 8005fb2:	6078      	str	r0, [r7, #4]
 8005fb4:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8005fb6:	687b      	ldr	r3, [r7, #4]
 8005fb8:	2b00      	cmp	r3, #0
 8005fba:	d101      	bne.n	8005fc0 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8005fbc:	2301      	movs	r3, #1
 8005fbe:	e0e7      	b.n	8006190 <HAL_RCC_ClockConfig+0x1e4>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8005fc0:	4b75      	ldr	r3, [pc, #468]	; (8006198 <HAL_RCC_ClockConfig+0x1ec>)
 8005fc2:	681b      	ldr	r3, [r3, #0]
 8005fc4:	f003 0307 	and.w	r3, r3, #7
 8005fc8:	683a      	ldr	r2, [r7, #0]
 8005fca:	429a      	cmp	r2, r3
 8005fcc:	d910      	bls.n	8005ff0 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005fce:	4b72      	ldr	r3, [pc, #456]	; (8006198 <HAL_RCC_ClockConfig+0x1ec>)
 8005fd0:	681b      	ldr	r3, [r3, #0]
 8005fd2:	f023 0207 	bic.w	r2, r3, #7
 8005fd6:	4970      	ldr	r1, [pc, #448]	; (8006198 <HAL_RCC_ClockConfig+0x1ec>)
 8005fd8:	683b      	ldr	r3, [r7, #0]
 8005fda:	4313      	orrs	r3, r2
 8005fdc:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8005fde:	4b6e      	ldr	r3, [pc, #440]	; (8006198 <HAL_RCC_ClockConfig+0x1ec>)
 8005fe0:	681b      	ldr	r3, [r3, #0]
 8005fe2:	f003 0307 	and.w	r3, r3, #7
 8005fe6:	683a      	ldr	r2, [r7, #0]
 8005fe8:	429a      	cmp	r2, r3
 8005fea:	d001      	beq.n	8005ff0 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8005fec:	2301      	movs	r3, #1
 8005fee:	e0cf      	b.n	8006190 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8005ff0:	687b      	ldr	r3, [r7, #4]
 8005ff2:	681b      	ldr	r3, [r3, #0]
 8005ff4:	f003 0302 	and.w	r3, r3, #2
 8005ff8:	2b00      	cmp	r3, #0
 8005ffa:	d010      	beq.n	800601e <HAL_RCC_ClockConfig+0x72>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8005ffc:	687b      	ldr	r3, [r7, #4]
 8005ffe:	689a      	ldr	r2, [r3, #8]
 8006000:	4b66      	ldr	r3, [pc, #408]	; (800619c <HAL_RCC_ClockConfig+0x1f0>)
 8006002:	689b      	ldr	r3, [r3, #8]
 8006004:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8006008:	429a      	cmp	r2, r3
 800600a:	d908      	bls.n	800601e <HAL_RCC_ClockConfig+0x72>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800600c:	4b63      	ldr	r3, [pc, #396]	; (800619c <HAL_RCC_ClockConfig+0x1f0>)
 800600e:	689b      	ldr	r3, [r3, #8]
 8006010:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8006014:	687b      	ldr	r3, [r7, #4]
 8006016:	689b      	ldr	r3, [r3, #8]
 8006018:	4960      	ldr	r1, [pc, #384]	; (800619c <HAL_RCC_ClockConfig+0x1f0>)
 800601a:	4313      	orrs	r3, r2
 800601c:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800601e:	687b      	ldr	r3, [r7, #4]
 8006020:	681b      	ldr	r3, [r3, #0]
 8006022:	f003 0301 	and.w	r3, r3, #1
 8006026:	2b00      	cmp	r3, #0
 8006028:	d04c      	beq.n	80060c4 <HAL_RCC_ClockConfig+0x118>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800602a:	687b      	ldr	r3, [r7, #4]
 800602c:	685b      	ldr	r3, [r3, #4]
 800602e:	2b03      	cmp	r3, #3
 8006030:	d107      	bne.n	8006042 <HAL_RCC_ClockConfig+0x96>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8006032:	4b5a      	ldr	r3, [pc, #360]	; (800619c <HAL_RCC_ClockConfig+0x1f0>)
 8006034:	681b      	ldr	r3, [r3, #0]
 8006036:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800603a:	2b00      	cmp	r3, #0
 800603c:	d121      	bne.n	8006082 <HAL_RCC_ClockConfig+0xd6>
      {
        return HAL_ERROR;
 800603e:	2301      	movs	r3, #1
 8006040:	e0a6      	b.n	8006190 <HAL_RCC_ClockConfig+0x1e4>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8006042:	687b      	ldr	r3, [r7, #4]
 8006044:	685b      	ldr	r3, [r3, #4]
 8006046:	2b02      	cmp	r3, #2
 8006048:	d107      	bne.n	800605a <HAL_RCC_ClockConfig+0xae>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800604a:	4b54      	ldr	r3, [pc, #336]	; (800619c <HAL_RCC_ClockConfig+0x1f0>)
 800604c:	681b      	ldr	r3, [r3, #0]
 800604e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006052:	2b00      	cmp	r3, #0
 8006054:	d115      	bne.n	8006082 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8006056:	2301      	movs	r3, #1
 8006058:	e09a      	b.n	8006190 <HAL_RCC_ClockConfig+0x1e4>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 800605a:	687b      	ldr	r3, [r7, #4]
 800605c:	685b      	ldr	r3, [r3, #4]
 800605e:	2b00      	cmp	r3, #0
 8006060:	d107      	bne.n	8006072 <HAL_RCC_ClockConfig+0xc6>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8006062:	4b4e      	ldr	r3, [pc, #312]	; (800619c <HAL_RCC_ClockConfig+0x1f0>)
 8006064:	681b      	ldr	r3, [r3, #0]
 8006066:	f003 0302 	and.w	r3, r3, #2
 800606a:	2b00      	cmp	r3, #0
 800606c:	d109      	bne.n	8006082 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 800606e:	2301      	movs	r3, #1
 8006070:	e08e      	b.n	8006190 <HAL_RCC_ClockConfig+0x1e4>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8006072:	4b4a      	ldr	r3, [pc, #296]	; (800619c <HAL_RCC_ClockConfig+0x1f0>)
 8006074:	681b      	ldr	r3, [r3, #0]
 8006076:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800607a:	2b00      	cmp	r3, #0
 800607c:	d101      	bne.n	8006082 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 800607e:	2301      	movs	r3, #1
 8006080:	e086      	b.n	8006190 <HAL_RCC_ClockConfig+0x1e4>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8006082:	4b46      	ldr	r3, [pc, #280]	; (800619c <HAL_RCC_ClockConfig+0x1f0>)
 8006084:	689b      	ldr	r3, [r3, #8]
 8006086:	f023 0203 	bic.w	r2, r3, #3
 800608a:	687b      	ldr	r3, [r7, #4]
 800608c:	685b      	ldr	r3, [r3, #4]
 800608e:	4943      	ldr	r1, [pc, #268]	; (800619c <HAL_RCC_ClockConfig+0x1f0>)
 8006090:	4313      	orrs	r3, r2
 8006092:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8006094:	f7fe fd86 	bl	8004ba4 <HAL_GetTick>
 8006098:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800609a:	e00a      	b.n	80060b2 <HAL_RCC_ClockConfig+0x106>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800609c:	f7fe fd82 	bl	8004ba4 <HAL_GetTick>
 80060a0:	4602      	mov	r2, r0
 80060a2:	68fb      	ldr	r3, [r7, #12]
 80060a4:	1ad3      	subs	r3, r2, r3
 80060a6:	f241 3288 	movw	r2, #5000	; 0x1388
 80060aa:	4293      	cmp	r3, r2
 80060ac:	d901      	bls.n	80060b2 <HAL_RCC_ClockConfig+0x106>
      {
        return HAL_TIMEOUT;
 80060ae:	2303      	movs	r3, #3
 80060b0:	e06e      	b.n	8006190 <HAL_RCC_ClockConfig+0x1e4>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80060b2:	4b3a      	ldr	r3, [pc, #232]	; (800619c <HAL_RCC_ClockConfig+0x1f0>)
 80060b4:	689b      	ldr	r3, [r3, #8]
 80060b6:	f003 020c 	and.w	r2, r3, #12
 80060ba:	687b      	ldr	r3, [r7, #4]
 80060bc:	685b      	ldr	r3, [r3, #4]
 80060be:	009b      	lsls	r3, r3, #2
 80060c0:	429a      	cmp	r2, r3
 80060c2:	d1eb      	bne.n	800609c <HAL_RCC_ClockConfig+0xf0>
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80060c4:	687b      	ldr	r3, [r7, #4]
 80060c6:	681b      	ldr	r3, [r3, #0]
 80060c8:	f003 0302 	and.w	r3, r3, #2
 80060cc:	2b00      	cmp	r3, #0
 80060ce:	d010      	beq.n	80060f2 <HAL_RCC_ClockConfig+0x146>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 80060d0:	687b      	ldr	r3, [r7, #4]
 80060d2:	689a      	ldr	r2, [r3, #8]
 80060d4:	4b31      	ldr	r3, [pc, #196]	; (800619c <HAL_RCC_ClockConfig+0x1f0>)
 80060d6:	689b      	ldr	r3, [r3, #8]
 80060d8:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80060dc:	429a      	cmp	r2, r3
 80060de:	d208      	bcs.n	80060f2 <HAL_RCC_ClockConfig+0x146>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80060e0:	4b2e      	ldr	r3, [pc, #184]	; (800619c <HAL_RCC_ClockConfig+0x1f0>)
 80060e2:	689b      	ldr	r3, [r3, #8]
 80060e4:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80060e8:	687b      	ldr	r3, [r7, #4]
 80060ea:	689b      	ldr	r3, [r3, #8]
 80060ec:	492b      	ldr	r1, [pc, #172]	; (800619c <HAL_RCC_ClockConfig+0x1f0>)
 80060ee:	4313      	orrs	r3, r2
 80060f0:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80060f2:	4b29      	ldr	r3, [pc, #164]	; (8006198 <HAL_RCC_ClockConfig+0x1ec>)
 80060f4:	681b      	ldr	r3, [r3, #0]
 80060f6:	f003 0307 	and.w	r3, r3, #7
 80060fa:	683a      	ldr	r2, [r7, #0]
 80060fc:	429a      	cmp	r2, r3
 80060fe:	d210      	bcs.n	8006122 <HAL_RCC_ClockConfig+0x176>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8006100:	4b25      	ldr	r3, [pc, #148]	; (8006198 <HAL_RCC_ClockConfig+0x1ec>)
 8006102:	681b      	ldr	r3, [r3, #0]
 8006104:	f023 0207 	bic.w	r2, r3, #7
 8006108:	4923      	ldr	r1, [pc, #140]	; (8006198 <HAL_RCC_ClockConfig+0x1ec>)
 800610a:	683b      	ldr	r3, [r7, #0]
 800610c:	4313      	orrs	r3, r2
 800610e:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8006110:	4b21      	ldr	r3, [pc, #132]	; (8006198 <HAL_RCC_ClockConfig+0x1ec>)
 8006112:	681b      	ldr	r3, [r3, #0]
 8006114:	f003 0307 	and.w	r3, r3, #7
 8006118:	683a      	ldr	r2, [r7, #0]
 800611a:	429a      	cmp	r2, r3
 800611c:	d001      	beq.n	8006122 <HAL_RCC_ClockConfig+0x176>
    {
      return HAL_ERROR;
 800611e:	2301      	movs	r3, #1
 8006120:	e036      	b.n	8006190 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8006122:	687b      	ldr	r3, [r7, #4]
 8006124:	681b      	ldr	r3, [r3, #0]
 8006126:	f003 0304 	and.w	r3, r3, #4
 800612a:	2b00      	cmp	r3, #0
 800612c:	d008      	beq.n	8006140 <HAL_RCC_ClockConfig+0x194>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800612e:	4b1b      	ldr	r3, [pc, #108]	; (800619c <HAL_RCC_ClockConfig+0x1f0>)
 8006130:	689b      	ldr	r3, [r3, #8]
 8006132:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8006136:	687b      	ldr	r3, [r7, #4]
 8006138:	68db      	ldr	r3, [r3, #12]
 800613a:	4918      	ldr	r1, [pc, #96]	; (800619c <HAL_RCC_ClockConfig+0x1f0>)
 800613c:	4313      	orrs	r3, r2
 800613e:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8006140:	687b      	ldr	r3, [r7, #4]
 8006142:	681b      	ldr	r3, [r3, #0]
 8006144:	f003 0308 	and.w	r3, r3, #8
 8006148:	2b00      	cmp	r3, #0
 800614a:	d009      	beq.n	8006160 <HAL_RCC_ClockConfig+0x1b4>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800614c:	4b13      	ldr	r3, [pc, #76]	; (800619c <HAL_RCC_ClockConfig+0x1f0>)
 800614e:	689b      	ldr	r3, [r3, #8]
 8006150:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8006154:	687b      	ldr	r3, [r7, #4]
 8006156:	691b      	ldr	r3, [r3, #16]
 8006158:	00db      	lsls	r3, r3, #3
 800615a:	4910      	ldr	r1, [pc, #64]	; (800619c <HAL_RCC_ClockConfig+0x1f0>)
 800615c:	4313      	orrs	r3, r2
 800615e:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8006160:	f000 f824 	bl	80061ac <HAL_RCC_GetSysClockFreq>
 8006164:	4602      	mov	r2, r0
 8006166:	4b0d      	ldr	r3, [pc, #52]	; (800619c <HAL_RCC_ClockConfig+0x1f0>)
 8006168:	689b      	ldr	r3, [r3, #8]
 800616a:	091b      	lsrs	r3, r3, #4
 800616c:	f003 030f 	and.w	r3, r3, #15
 8006170:	490b      	ldr	r1, [pc, #44]	; (80061a0 <HAL_RCC_ClockConfig+0x1f4>)
 8006172:	5ccb      	ldrb	r3, [r1, r3]
 8006174:	f003 031f 	and.w	r3, r3, #31
 8006178:	fa22 f303 	lsr.w	r3, r2, r3
 800617c:	4a09      	ldr	r2, [pc, #36]	; (80061a4 <HAL_RCC_ClockConfig+0x1f8>)
 800617e:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8006180:	4b09      	ldr	r3, [pc, #36]	; (80061a8 <HAL_RCC_ClockConfig+0x1fc>)
 8006182:	681b      	ldr	r3, [r3, #0]
 8006184:	4618      	mov	r0, r3
 8006186:	f7fe fcd1 	bl	8004b2c <HAL_InitTick>
 800618a:	4603      	mov	r3, r0
 800618c:	72fb      	strb	r3, [r7, #11]

  return status;
 800618e:	7afb      	ldrb	r3, [r7, #11]
}
 8006190:	4618      	mov	r0, r3
 8006192:	3710      	adds	r7, #16
 8006194:	46bd      	mov	sp, r7
 8006196:	bd80      	pop	{r7, pc}
 8006198:	40022000 	.word	0x40022000
 800619c:	40021000 	.word	0x40021000
 80061a0:	0800a2d4 	.word	0x0800a2d4
 80061a4:	20000018 	.word	0x20000018
 80061a8:	20000010 	.word	0x20000010

080061ac <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80061ac:	b480      	push	{r7}
 80061ae:	b089      	sub	sp, #36	; 0x24
 80061b0:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 80061b2:	2300      	movs	r3, #0
 80061b4:	61fb      	str	r3, [r7, #28]
 80061b6:	2300      	movs	r3, #0
 80061b8:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 80061ba:	4b3e      	ldr	r3, [pc, #248]	; (80062b4 <HAL_RCC_GetSysClockFreq+0x108>)
 80061bc:	689b      	ldr	r3, [r3, #8]
 80061be:	f003 030c 	and.w	r3, r3, #12
 80061c2:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 80061c4:	4b3b      	ldr	r3, [pc, #236]	; (80062b4 <HAL_RCC_GetSysClockFreq+0x108>)
 80061c6:	68db      	ldr	r3, [r3, #12]
 80061c8:	f003 0303 	and.w	r3, r3, #3
 80061cc:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 80061ce:	693b      	ldr	r3, [r7, #16]
 80061d0:	2b00      	cmp	r3, #0
 80061d2:	d005      	beq.n	80061e0 <HAL_RCC_GetSysClockFreq+0x34>
 80061d4:	693b      	ldr	r3, [r7, #16]
 80061d6:	2b0c      	cmp	r3, #12
 80061d8:	d121      	bne.n	800621e <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 80061da:	68fb      	ldr	r3, [r7, #12]
 80061dc:	2b01      	cmp	r3, #1
 80061de:	d11e      	bne.n	800621e <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 80061e0:	4b34      	ldr	r3, [pc, #208]	; (80062b4 <HAL_RCC_GetSysClockFreq+0x108>)
 80061e2:	681b      	ldr	r3, [r3, #0]
 80061e4:	f003 0308 	and.w	r3, r3, #8
 80061e8:	2b00      	cmp	r3, #0
 80061ea:	d107      	bne.n	80061fc <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 80061ec:	4b31      	ldr	r3, [pc, #196]	; (80062b4 <HAL_RCC_GetSysClockFreq+0x108>)
 80061ee:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80061f2:	0a1b      	lsrs	r3, r3, #8
 80061f4:	f003 030f 	and.w	r3, r3, #15
 80061f8:	61fb      	str	r3, [r7, #28]
 80061fa:	e005      	b.n	8006208 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 80061fc:	4b2d      	ldr	r3, [pc, #180]	; (80062b4 <HAL_RCC_GetSysClockFreq+0x108>)
 80061fe:	681b      	ldr	r3, [r3, #0]
 8006200:	091b      	lsrs	r3, r3, #4
 8006202:	f003 030f 	and.w	r3, r3, #15
 8006206:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 8006208:	4a2b      	ldr	r2, [pc, #172]	; (80062b8 <HAL_RCC_GetSysClockFreq+0x10c>)
 800620a:	69fb      	ldr	r3, [r7, #28]
 800620c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006210:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8006212:	693b      	ldr	r3, [r7, #16]
 8006214:	2b00      	cmp	r3, #0
 8006216:	d10d      	bne.n	8006234 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 8006218:	69fb      	ldr	r3, [r7, #28]
 800621a:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 800621c:	e00a      	b.n	8006234 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 800621e:	693b      	ldr	r3, [r7, #16]
 8006220:	2b04      	cmp	r3, #4
 8006222:	d102      	bne.n	800622a <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8006224:	4b25      	ldr	r3, [pc, #148]	; (80062bc <HAL_RCC_GetSysClockFreq+0x110>)
 8006226:	61bb      	str	r3, [r7, #24]
 8006228:	e004      	b.n	8006234 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 800622a:	693b      	ldr	r3, [r7, #16]
 800622c:	2b08      	cmp	r3, #8
 800622e:	d101      	bne.n	8006234 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8006230:	4b23      	ldr	r3, [pc, #140]	; (80062c0 <HAL_RCC_GetSysClockFreq+0x114>)
 8006232:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 8006234:	693b      	ldr	r3, [r7, #16]
 8006236:	2b0c      	cmp	r3, #12
 8006238:	d134      	bne.n	80062a4 <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 800623a:	4b1e      	ldr	r3, [pc, #120]	; (80062b4 <HAL_RCC_GetSysClockFreq+0x108>)
 800623c:	68db      	ldr	r3, [r3, #12]
 800623e:	f003 0303 	and.w	r3, r3, #3
 8006242:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8006244:	68bb      	ldr	r3, [r7, #8]
 8006246:	2b02      	cmp	r3, #2
 8006248:	d003      	beq.n	8006252 <HAL_RCC_GetSysClockFreq+0xa6>
 800624a:	68bb      	ldr	r3, [r7, #8]
 800624c:	2b03      	cmp	r3, #3
 800624e:	d003      	beq.n	8006258 <HAL_RCC_GetSysClockFreq+0xac>
 8006250:	e005      	b.n	800625e <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 8006252:	4b1a      	ldr	r3, [pc, #104]	; (80062bc <HAL_RCC_GetSysClockFreq+0x110>)
 8006254:	617b      	str	r3, [r7, #20]
      break;
 8006256:	e005      	b.n	8006264 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 8006258:	4b19      	ldr	r3, [pc, #100]	; (80062c0 <HAL_RCC_GetSysClockFreq+0x114>)
 800625a:	617b      	str	r3, [r7, #20]
      break;
 800625c:	e002      	b.n	8006264 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 800625e:	69fb      	ldr	r3, [r7, #28]
 8006260:	617b      	str	r3, [r7, #20]
      break;
 8006262:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8006264:	4b13      	ldr	r3, [pc, #76]	; (80062b4 <HAL_RCC_GetSysClockFreq+0x108>)
 8006266:	68db      	ldr	r3, [r3, #12]
 8006268:	091b      	lsrs	r3, r3, #4
 800626a:	f003 0307 	and.w	r3, r3, #7
 800626e:	3301      	adds	r3, #1
 8006270:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8006272:	4b10      	ldr	r3, [pc, #64]	; (80062b4 <HAL_RCC_GetSysClockFreq+0x108>)
 8006274:	68db      	ldr	r3, [r3, #12]
 8006276:	0a1b      	lsrs	r3, r3, #8
 8006278:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800627c:	697a      	ldr	r2, [r7, #20]
 800627e:	fb03 f202 	mul.w	r2, r3, r2
 8006282:	687b      	ldr	r3, [r7, #4]
 8006284:	fbb2 f3f3 	udiv	r3, r2, r3
 8006288:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 800628a:	4b0a      	ldr	r3, [pc, #40]	; (80062b4 <HAL_RCC_GetSysClockFreq+0x108>)
 800628c:	68db      	ldr	r3, [r3, #12]
 800628e:	0e5b      	lsrs	r3, r3, #25
 8006290:	f003 0303 	and.w	r3, r3, #3
 8006294:	3301      	adds	r3, #1
 8006296:	005b      	lsls	r3, r3, #1
 8006298:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 800629a:	697a      	ldr	r2, [r7, #20]
 800629c:	683b      	ldr	r3, [r7, #0]
 800629e:	fbb2 f3f3 	udiv	r3, r2, r3
 80062a2:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 80062a4:	69bb      	ldr	r3, [r7, #24]
}
 80062a6:	4618      	mov	r0, r3
 80062a8:	3724      	adds	r7, #36	; 0x24
 80062aa:	46bd      	mov	sp, r7
 80062ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062b0:	4770      	bx	lr
 80062b2:	bf00      	nop
 80062b4:	40021000 	.word	0x40021000
 80062b8:	0800a2e4 	.word	0x0800a2e4
 80062bc:	00f42400 	.word	0x00f42400
 80062c0:	02dc6c00 	.word	0x02dc6c00

080062c4 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 80062c4:	b580      	push	{r7, lr}
 80062c6:	b086      	sub	sp, #24
 80062c8:	af00      	add	r7, sp, #0
 80062ca:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 80062cc:	2300      	movs	r3, #0
 80062ce:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 80062d0:	4b2a      	ldr	r3, [pc, #168]	; (800637c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80062d2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80062d4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80062d8:	2b00      	cmp	r3, #0
 80062da:	d003      	beq.n	80062e4 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 80062dc:	f7ff f9ee 	bl	80056bc <HAL_PWREx_GetVoltageRange>
 80062e0:	6178      	str	r0, [r7, #20]
 80062e2:	e014      	b.n	800630e <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 80062e4:	4b25      	ldr	r3, [pc, #148]	; (800637c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80062e6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80062e8:	4a24      	ldr	r2, [pc, #144]	; (800637c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80062ea:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80062ee:	6593      	str	r3, [r2, #88]	; 0x58
 80062f0:	4b22      	ldr	r3, [pc, #136]	; (800637c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80062f2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80062f4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80062f8:	60fb      	str	r3, [r7, #12]
 80062fa:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 80062fc:	f7ff f9de 	bl	80056bc <HAL_PWREx_GetVoltageRange>
 8006300:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 8006302:	4b1e      	ldr	r3, [pc, #120]	; (800637c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8006304:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006306:	4a1d      	ldr	r2, [pc, #116]	; (800637c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8006308:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800630c:	6593      	str	r3, [r2, #88]	; 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 800630e:	697b      	ldr	r3, [r7, #20]
 8006310:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8006314:	d10b      	bne.n	800632e <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 8006316:	687b      	ldr	r3, [r7, #4]
 8006318:	2b80      	cmp	r3, #128	; 0x80
 800631a:	d919      	bls.n	8006350 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 800631c:	687b      	ldr	r3, [r7, #4]
 800631e:	2ba0      	cmp	r3, #160	; 0xa0
 8006320:	d902      	bls.n	8006328 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8006322:	2302      	movs	r3, #2
 8006324:	613b      	str	r3, [r7, #16]
 8006326:	e013      	b.n	8006350 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8006328:	2301      	movs	r3, #1
 800632a:	613b      	str	r3, [r7, #16]
 800632c:	e010      	b.n	8006350 <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 800632e:	687b      	ldr	r3, [r7, #4]
 8006330:	2b80      	cmp	r3, #128	; 0x80
 8006332:	d902      	bls.n	800633a <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 8006334:	2303      	movs	r3, #3
 8006336:	613b      	str	r3, [r7, #16]
 8006338:	e00a      	b.n	8006350 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 800633a:	687b      	ldr	r3, [r7, #4]
 800633c:	2b80      	cmp	r3, #128	; 0x80
 800633e:	d102      	bne.n	8006346 <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8006340:	2302      	movs	r3, #2
 8006342:	613b      	str	r3, [r7, #16]
 8006344:	e004      	b.n	8006350 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 8006346:	687b      	ldr	r3, [r7, #4]
 8006348:	2b70      	cmp	r3, #112	; 0x70
 800634a:	d101      	bne.n	8006350 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 800634c:	2301      	movs	r3, #1
 800634e:	613b      	str	r3, [r7, #16]
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8006350:	4b0b      	ldr	r3, [pc, #44]	; (8006380 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8006352:	681b      	ldr	r3, [r3, #0]
 8006354:	f023 0207 	bic.w	r2, r3, #7
 8006358:	4909      	ldr	r1, [pc, #36]	; (8006380 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 800635a:	693b      	ldr	r3, [r7, #16]
 800635c:	4313      	orrs	r3, r2
 800635e:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 8006360:	4b07      	ldr	r3, [pc, #28]	; (8006380 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8006362:	681b      	ldr	r3, [r3, #0]
 8006364:	f003 0307 	and.w	r3, r3, #7
 8006368:	693a      	ldr	r2, [r7, #16]
 800636a:	429a      	cmp	r2, r3
 800636c:	d001      	beq.n	8006372 <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 800636e:	2301      	movs	r3, #1
 8006370:	e000      	b.n	8006374 <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 8006372:	2300      	movs	r3, #0
}
 8006374:	4618      	mov	r0, r3
 8006376:	3718      	adds	r7, #24
 8006378:	46bd      	mov	sp, r7
 800637a:	bd80      	pop	{r7, pc}
 800637c:	40021000 	.word	0x40021000
 8006380:	40022000 	.word	0x40022000

08006384 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8006384:	b580      	push	{r7, lr}
 8006386:	b086      	sub	sp, #24
 8006388:	af00      	add	r7, sp, #0
 800638a:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 800638c:	2300      	movs	r3, #0
 800638e:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8006390:	2300      	movs	r3, #0
 8006392:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 8006394:	687b      	ldr	r3, [r7, #4]
 8006396:	681b      	ldr	r3, [r3, #0]
 8006398:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800639c:	2b00      	cmp	r3, #0
 800639e:	d031      	beq.n	8006404 <HAL_RCCEx_PeriphCLKConfig+0x80>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 80063a0:	687b      	ldr	r3, [r7, #4]
 80063a2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80063a4:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 80063a8:	d01a      	beq.n	80063e0 <HAL_RCCEx_PeriphCLKConfig+0x5c>
 80063aa:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 80063ae:	d814      	bhi.n	80063da <HAL_RCCEx_PeriphCLKConfig+0x56>
 80063b0:	2b00      	cmp	r3, #0
 80063b2:	d009      	beq.n	80063c8 <HAL_RCCEx_PeriphCLKConfig+0x44>
 80063b4:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 80063b8:	d10f      	bne.n	80063da <HAL_RCCEx_PeriphCLKConfig+0x56>
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
 80063ba:	4b5d      	ldr	r3, [pc, #372]	; (8006530 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 80063bc:	68db      	ldr	r3, [r3, #12]
 80063be:	4a5c      	ldr	r2, [pc, #368]	; (8006530 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 80063c0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80063c4:	60d3      	str	r3, [r2, #12]
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 80063c6:	e00c      	b.n	80063e2 <HAL_RCCEx_PeriphCLKConfig+0x5e>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 80063c8:	687b      	ldr	r3, [r7, #4]
 80063ca:	3304      	adds	r3, #4
 80063cc:	2100      	movs	r1, #0
 80063ce:	4618      	mov	r0, r3
 80063d0:	f000 f9f0 	bl	80067b4 <RCCEx_PLLSAI1_Config>
 80063d4:	4603      	mov	r3, r0
 80063d6:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 80063d8:	e003      	b.n	80063e2 <HAL_RCCEx_PeriphCLKConfig+0x5e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 80063da:	2301      	movs	r3, #1
 80063dc:	74fb      	strb	r3, [r7, #19]
      break;
 80063de:	e000      	b.n	80063e2 <HAL_RCCEx_PeriphCLKConfig+0x5e>
      break;
 80063e0:	bf00      	nop
    }

    if(ret == HAL_OK)
 80063e2:	7cfb      	ldrb	r3, [r7, #19]
 80063e4:	2b00      	cmp	r3, #0
 80063e6:	d10b      	bne.n	8006400 <HAL_RCCEx_PeriphCLKConfig+0x7c>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 80063e8:	4b51      	ldr	r3, [pc, #324]	; (8006530 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 80063ea:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80063ee:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 80063f2:	687b      	ldr	r3, [r7, #4]
 80063f4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80063f6:	494e      	ldr	r1, [pc, #312]	; (8006530 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 80063f8:	4313      	orrs	r3, r2
 80063fa:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
 80063fe:	e001      	b.n	8006404 <HAL_RCCEx_PeriphCLKConfig+0x80>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006400:	7cfb      	ldrb	r3, [r7, #19]
 8006402:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8006404:	687b      	ldr	r3, [r7, #4]
 8006406:	681b      	ldr	r3, [r3, #0]
 8006408:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800640c:	2b00      	cmp	r3, #0
 800640e:	f000 809e 	beq.w	800654e <HAL_RCCEx_PeriphCLKConfig+0x1ca>
  {
    FlagStatus       pwrclkchanged = RESET;
 8006412:	2300      	movs	r3, #0
 8006414:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8006416:	4b46      	ldr	r3, [pc, #280]	; (8006530 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8006418:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800641a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800641e:	2b00      	cmp	r3, #0
 8006420:	d101      	bne.n	8006426 <HAL_RCCEx_PeriphCLKConfig+0xa2>
 8006422:	2301      	movs	r3, #1
 8006424:	e000      	b.n	8006428 <HAL_RCCEx_PeriphCLKConfig+0xa4>
 8006426:	2300      	movs	r3, #0
 8006428:	2b00      	cmp	r3, #0
 800642a:	d00d      	beq.n	8006448 <HAL_RCCEx_PeriphCLKConfig+0xc4>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800642c:	4b40      	ldr	r3, [pc, #256]	; (8006530 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 800642e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006430:	4a3f      	ldr	r2, [pc, #252]	; (8006530 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8006432:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8006436:	6593      	str	r3, [r2, #88]	; 0x58
 8006438:	4b3d      	ldr	r3, [pc, #244]	; (8006530 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 800643a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800643c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8006440:	60bb      	str	r3, [r7, #8]
 8006442:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8006444:	2301      	movs	r3, #1
 8006446:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8006448:	4b3a      	ldr	r3, [pc, #232]	; (8006534 <HAL_RCCEx_PeriphCLKConfig+0x1b0>)
 800644a:	681b      	ldr	r3, [r3, #0]
 800644c:	4a39      	ldr	r2, [pc, #228]	; (8006534 <HAL_RCCEx_PeriphCLKConfig+0x1b0>)
 800644e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8006452:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8006454:	f7fe fba6 	bl	8004ba4 <HAL_GetTick>
 8006458:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 800645a:	e009      	b.n	8006470 <HAL_RCCEx_PeriphCLKConfig+0xec>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800645c:	f7fe fba2 	bl	8004ba4 <HAL_GetTick>
 8006460:	4602      	mov	r2, r0
 8006462:	68fb      	ldr	r3, [r7, #12]
 8006464:	1ad3      	subs	r3, r2, r3
 8006466:	2b02      	cmp	r3, #2
 8006468:	d902      	bls.n	8006470 <HAL_RCCEx_PeriphCLKConfig+0xec>
      {
        ret = HAL_TIMEOUT;
 800646a:	2303      	movs	r3, #3
 800646c:	74fb      	strb	r3, [r7, #19]
        break;
 800646e:	e005      	b.n	800647c <HAL_RCCEx_PeriphCLKConfig+0xf8>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8006470:	4b30      	ldr	r3, [pc, #192]	; (8006534 <HAL_RCCEx_PeriphCLKConfig+0x1b0>)
 8006472:	681b      	ldr	r3, [r3, #0]
 8006474:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006478:	2b00      	cmp	r3, #0
 800647a:	d0ef      	beq.n	800645c <HAL_RCCEx_PeriphCLKConfig+0xd8>
      }
    }

    if(ret == HAL_OK)
 800647c:	7cfb      	ldrb	r3, [r7, #19]
 800647e:	2b00      	cmp	r3, #0
 8006480:	d15a      	bne.n	8006538 <HAL_RCCEx_PeriphCLKConfig+0x1b4>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8006482:	4b2b      	ldr	r3, [pc, #172]	; (8006530 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8006484:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006488:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800648c:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 800648e:	697b      	ldr	r3, [r7, #20]
 8006490:	2b00      	cmp	r3, #0
 8006492:	d01e      	beq.n	80064d2 <HAL_RCCEx_PeriphCLKConfig+0x14e>
 8006494:	687b      	ldr	r3, [r7, #4]
 8006496:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006498:	697a      	ldr	r2, [r7, #20]
 800649a:	429a      	cmp	r2, r3
 800649c:	d019      	beq.n	80064d2 <HAL_RCCEx_PeriphCLKConfig+0x14e>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 800649e:	4b24      	ldr	r3, [pc, #144]	; (8006530 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 80064a0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80064a4:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80064a8:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 80064aa:	4b21      	ldr	r3, [pc, #132]	; (8006530 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 80064ac:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80064b0:	4a1f      	ldr	r2, [pc, #124]	; (8006530 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 80064b2:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80064b6:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 80064ba:	4b1d      	ldr	r3, [pc, #116]	; (8006530 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 80064bc:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80064c0:	4a1b      	ldr	r2, [pc, #108]	; (8006530 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 80064c2:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80064c6:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 80064ca:	4a19      	ldr	r2, [pc, #100]	; (8006530 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 80064cc:	697b      	ldr	r3, [r7, #20]
 80064ce:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 80064d2:	697b      	ldr	r3, [r7, #20]
 80064d4:	f003 0301 	and.w	r3, r3, #1
 80064d8:	2b00      	cmp	r3, #0
 80064da:	d016      	beq.n	800650a <HAL_RCCEx_PeriphCLKConfig+0x186>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80064dc:	f7fe fb62 	bl	8004ba4 <HAL_GetTick>
 80064e0:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80064e2:	e00b      	b.n	80064fc <HAL_RCCEx_PeriphCLKConfig+0x178>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80064e4:	f7fe fb5e 	bl	8004ba4 <HAL_GetTick>
 80064e8:	4602      	mov	r2, r0
 80064ea:	68fb      	ldr	r3, [r7, #12]
 80064ec:	1ad3      	subs	r3, r2, r3
 80064ee:	f241 3288 	movw	r2, #5000	; 0x1388
 80064f2:	4293      	cmp	r3, r2
 80064f4:	d902      	bls.n	80064fc <HAL_RCCEx_PeriphCLKConfig+0x178>
          {
            ret = HAL_TIMEOUT;
 80064f6:	2303      	movs	r3, #3
 80064f8:	74fb      	strb	r3, [r7, #19]
            break;
 80064fa:	e006      	b.n	800650a <HAL_RCCEx_PeriphCLKConfig+0x186>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80064fc:	4b0c      	ldr	r3, [pc, #48]	; (8006530 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 80064fe:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006502:	f003 0302 	and.w	r3, r3, #2
 8006506:	2b00      	cmp	r3, #0
 8006508:	d0ec      	beq.n	80064e4 <HAL_RCCEx_PeriphCLKConfig+0x160>
          }
        }
      }

      if(ret == HAL_OK)
 800650a:	7cfb      	ldrb	r3, [r7, #19]
 800650c:	2b00      	cmp	r3, #0
 800650e:	d10b      	bne.n	8006528 <HAL_RCCEx_PeriphCLKConfig+0x1a4>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8006510:	4b07      	ldr	r3, [pc, #28]	; (8006530 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8006512:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006516:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 800651a:	687b      	ldr	r3, [r7, #4]
 800651c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800651e:	4904      	ldr	r1, [pc, #16]	; (8006530 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8006520:	4313      	orrs	r3, r2
 8006522:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
 8006526:	e009      	b.n	800653c <HAL_RCCEx_PeriphCLKConfig+0x1b8>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8006528:	7cfb      	ldrb	r3, [r7, #19]
 800652a:	74bb      	strb	r3, [r7, #18]
 800652c:	e006      	b.n	800653c <HAL_RCCEx_PeriphCLKConfig+0x1b8>
 800652e:	bf00      	nop
 8006530:	40021000 	.word	0x40021000
 8006534:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006538:	7cfb      	ldrb	r3, [r7, #19]
 800653a:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800653c:	7c7b      	ldrb	r3, [r7, #17]
 800653e:	2b01      	cmp	r3, #1
 8006540:	d105      	bne.n	800654e <HAL_RCCEx_PeriphCLKConfig+0x1ca>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8006542:	4b9b      	ldr	r3, [pc, #620]	; (80067b0 <HAL_RCCEx_PeriphCLKConfig+0x42c>)
 8006544:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006546:	4a9a      	ldr	r2, [pc, #616]	; (80067b0 <HAL_RCCEx_PeriphCLKConfig+0x42c>)
 8006548:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800654c:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 800654e:	687b      	ldr	r3, [r7, #4]
 8006550:	681b      	ldr	r3, [r3, #0]
 8006552:	f003 0301 	and.w	r3, r3, #1
 8006556:	2b00      	cmp	r3, #0
 8006558:	d00a      	beq.n	8006570 <HAL_RCCEx_PeriphCLKConfig+0x1ec>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 800655a:	4b95      	ldr	r3, [pc, #596]	; (80067b0 <HAL_RCCEx_PeriphCLKConfig+0x42c>)
 800655c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006560:	f023 0203 	bic.w	r2, r3, #3
 8006564:	687b      	ldr	r3, [r7, #4]
 8006566:	6a1b      	ldr	r3, [r3, #32]
 8006568:	4991      	ldr	r1, [pc, #580]	; (80067b0 <HAL_RCCEx_PeriphCLKConfig+0x42c>)
 800656a:	4313      	orrs	r3, r2
 800656c:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8006570:	687b      	ldr	r3, [r7, #4]
 8006572:	681b      	ldr	r3, [r3, #0]
 8006574:	f003 0302 	and.w	r3, r3, #2
 8006578:	2b00      	cmp	r3, #0
 800657a:	d00a      	beq.n	8006592 <HAL_RCCEx_PeriphCLKConfig+0x20e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 800657c:	4b8c      	ldr	r3, [pc, #560]	; (80067b0 <HAL_RCCEx_PeriphCLKConfig+0x42c>)
 800657e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006582:	f023 020c 	bic.w	r2, r3, #12
 8006586:	687b      	ldr	r3, [r7, #4]
 8006588:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800658a:	4989      	ldr	r1, [pc, #548]	; (80067b0 <HAL_RCCEx_PeriphCLKConfig+0x42c>)
 800658c:	4313      	orrs	r3, r2
 800658e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8006592:	687b      	ldr	r3, [r7, #4]
 8006594:	681b      	ldr	r3, [r3, #0]
 8006596:	f003 0304 	and.w	r3, r3, #4
 800659a:	2b00      	cmp	r3, #0
 800659c:	d00a      	beq.n	80065b4 <HAL_RCCEx_PeriphCLKConfig+0x230>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 800659e:	4b84      	ldr	r3, [pc, #528]	; (80067b0 <HAL_RCCEx_PeriphCLKConfig+0x42c>)
 80065a0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80065a4:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 80065a8:	687b      	ldr	r3, [r7, #4]
 80065aa:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80065ac:	4980      	ldr	r1, [pc, #512]	; (80067b0 <HAL_RCCEx_PeriphCLKConfig+0x42c>)
 80065ae:	4313      	orrs	r3, r2
 80065b0:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 80065b4:	687b      	ldr	r3, [r7, #4]
 80065b6:	681b      	ldr	r3, [r3, #0]
 80065b8:	f003 0320 	and.w	r3, r3, #32
 80065bc:	2b00      	cmp	r3, #0
 80065be:	d00a      	beq.n	80065d6 <HAL_RCCEx_PeriphCLKConfig+0x252>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 80065c0:	4b7b      	ldr	r3, [pc, #492]	; (80067b0 <HAL_RCCEx_PeriphCLKConfig+0x42c>)
 80065c2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80065c6:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 80065ca:	687b      	ldr	r3, [r7, #4]
 80065cc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80065ce:	4978      	ldr	r1, [pc, #480]	; (80067b0 <HAL_RCCEx_PeriphCLKConfig+0x42c>)
 80065d0:	4313      	orrs	r3, r2
 80065d2:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 80065d6:	687b      	ldr	r3, [r7, #4]
 80065d8:	681b      	ldr	r3, [r3, #0]
 80065da:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80065de:	2b00      	cmp	r3, #0
 80065e0:	d00a      	beq.n	80065f8 <HAL_RCCEx_PeriphCLKConfig+0x274>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 80065e2:	4b73      	ldr	r3, [pc, #460]	; (80067b0 <HAL_RCCEx_PeriphCLKConfig+0x42c>)
 80065e4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80065e8:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 80065ec:	687b      	ldr	r3, [r7, #4]
 80065ee:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80065f0:	496f      	ldr	r1, [pc, #444]	; (80067b0 <HAL_RCCEx_PeriphCLKConfig+0x42c>)
 80065f2:	4313      	orrs	r3, r2
 80065f4:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 80065f8:	687b      	ldr	r3, [r7, #4]
 80065fa:	681b      	ldr	r3, [r3, #0]
 80065fc:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8006600:	2b00      	cmp	r3, #0
 8006602:	d00a      	beq.n	800661a <HAL_RCCEx_PeriphCLKConfig+0x296>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8006604:	4b6a      	ldr	r3, [pc, #424]	; (80067b0 <HAL_RCCEx_PeriphCLKConfig+0x42c>)
 8006606:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800660a:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 800660e:	687b      	ldr	r3, [r7, #4]
 8006610:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006612:	4967      	ldr	r1, [pc, #412]	; (80067b0 <HAL_RCCEx_PeriphCLKConfig+0x42c>)
 8006614:	4313      	orrs	r3, r2
 8006616:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 800661a:	687b      	ldr	r3, [r7, #4]
 800661c:	681b      	ldr	r3, [r3, #0]
 800661e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006622:	2b00      	cmp	r3, #0
 8006624:	d00a      	beq.n	800663c <HAL_RCCEx_PeriphCLKConfig+0x2b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8006626:	4b62      	ldr	r3, [pc, #392]	; (80067b0 <HAL_RCCEx_PeriphCLKConfig+0x42c>)
 8006628:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800662c:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 8006630:	687b      	ldr	r3, [r7, #4]
 8006632:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006634:	495e      	ldr	r1, [pc, #376]	; (80067b0 <HAL_RCCEx_PeriphCLKConfig+0x42c>)
 8006636:	4313      	orrs	r3, r2
 8006638:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 800663c:	687b      	ldr	r3, [r7, #4]
 800663e:	681b      	ldr	r3, [r3, #0]
 8006640:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006644:	2b00      	cmp	r3, #0
 8006646:	d00a      	beq.n	800665e <HAL_RCCEx_PeriphCLKConfig+0x2da>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8006648:	4b59      	ldr	r3, [pc, #356]	; (80067b0 <HAL_RCCEx_PeriphCLKConfig+0x42c>)
 800664a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800664e:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8006652:	687b      	ldr	r3, [r7, #4]
 8006654:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006656:	4956      	ldr	r1, [pc, #344]	; (80067b0 <HAL_RCCEx_PeriphCLKConfig+0x42c>)
 8006658:	4313      	orrs	r3, r2
 800665a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 800665e:	687b      	ldr	r3, [r7, #4]
 8006660:	681b      	ldr	r3, [r3, #0]
 8006662:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006666:	2b00      	cmp	r3, #0
 8006668:	d00a      	beq.n	8006680 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 800666a:	4b51      	ldr	r3, [pc, #324]	; (80067b0 <HAL_RCCEx_PeriphCLKConfig+0x42c>)
 800666c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006670:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8006674:	687b      	ldr	r3, [r7, #4]
 8006676:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006678:	494d      	ldr	r1, [pc, #308]	; (80067b0 <HAL_RCCEx_PeriphCLKConfig+0x42c>)
 800667a:	4313      	orrs	r3, r2
 800667c:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 8006680:	687b      	ldr	r3, [r7, #4]
 8006682:	681b      	ldr	r3, [r3, #0]
 8006684:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8006688:	2b00      	cmp	r3, #0
 800668a:	d028      	beq.n	80066de <HAL_RCCEx_PeriphCLKConfig+0x35a>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 800668c:	4b48      	ldr	r3, [pc, #288]	; (80067b0 <HAL_RCCEx_PeriphCLKConfig+0x42c>)
 800668e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006692:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8006696:	687b      	ldr	r3, [r7, #4]
 8006698:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800669a:	4945      	ldr	r1, [pc, #276]	; (80067b0 <HAL_RCCEx_PeriphCLKConfig+0x42c>)
 800669c:	4313      	orrs	r3, r2
 800669e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 80066a2:	687b      	ldr	r3, [r7, #4]
 80066a4:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80066a6:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 80066aa:	d106      	bne.n	80066ba <HAL_RCCEx_PeriphCLKConfig+0x336>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80066ac:	4b40      	ldr	r3, [pc, #256]	; (80067b0 <HAL_RCCEx_PeriphCLKConfig+0x42c>)
 80066ae:	68db      	ldr	r3, [r3, #12]
 80066b0:	4a3f      	ldr	r2, [pc, #252]	; (80067b0 <HAL_RCCEx_PeriphCLKConfig+0x42c>)
 80066b2:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80066b6:	60d3      	str	r3, [r2, #12]
 80066b8:	e011      	b.n	80066de <HAL_RCCEx_PeriphCLKConfig+0x35a>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 80066ba:	687b      	ldr	r3, [r7, #4]
 80066bc:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80066be:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 80066c2:	d10c      	bne.n	80066de <HAL_RCCEx_PeriphCLKConfig+0x35a>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 80066c4:	687b      	ldr	r3, [r7, #4]
 80066c6:	3304      	adds	r3, #4
 80066c8:	2101      	movs	r1, #1
 80066ca:	4618      	mov	r0, r3
 80066cc:	f000 f872 	bl	80067b4 <RCCEx_PLLSAI1_Config>
 80066d0:	4603      	mov	r3, r0
 80066d2:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 80066d4:	7cfb      	ldrb	r3, [r7, #19]
 80066d6:	2b00      	cmp	r3, #0
 80066d8:	d001      	beq.n	80066de <HAL_RCCEx_PeriphCLKConfig+0x35a>
      {
        /* set overall return value */
        status = ret;
 80066da:	7cfb      	ldrb	r3, [r7, #19]
 80066dc:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 80066de:	687b      	ldr	r3, [r7, #4]
 80066e0:	681b      	ldr	r3, [r3, #0]
 80066e2:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80066e6:	2b00      	cmp	r3, #0
 80066e8:	d028      	beq.n	800673c <HAL_RCCEx_PeriphCLKConfig+0x3b8>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 80066ea:	4b31      	ldr	r3, [pc, #196]	; (80067b0 <HAL_RCCEx_PeriphCLKConfig+0x42c>)
 80066ec:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80066f0:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 80066f4:	687b      	ldr	r3, [r7, #4]
 80066f6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80066f8:	492d      	ldr	r1, [pc, #180]	; (80067b0 <HAL_RCCEx_PeriphCLKConfig+0x42c>)
 80066fa:	4313      	orrs	r3, r2
 80066fc:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8006700:	687b      	ldr	r3, [r7, #4]
 8006702:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8006704:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8006708:	d106      	bne.n	8006718 <HAL_RCCEx_PeriphCLKConfig+0x394>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800670a:	4b29      	ldr	r3, [pc, #164]	; (80067b0 <HAL_RCCEx_PeriphCLKConfig+0x42c>)
 800670c:	68db      	ldr	r3, [r3, #12]
 800670e:	4a28      	ldr	r2, [pc, #160]	; (80067b0 <HAL_RCCEx_PeriphCLKConfig+0x42c>)
 8006710:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8006714:	60d3      	str	r3, [r2, #12]
 8006716:	e011      	b.n	800673c <HAL_RCCEx_PeriphCLKConfig+0x3b8>
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 8006718:	687b      	ldr	r3, [r7, #4]
 800671a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800671c:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8006720:	d10c      	bne.n	800673c <HAL_RCCEx_PeriphCLKConfig+0x3b8>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8006722:	687b      	ldr	r3, [r7, #4]
 8006724:	3304      	adds	r3, #4
 8006726:	2101      	movs	r1, #1
 8006728:	4618      	mov	r0, r3
 800672a:	f000 f843 	bl	80067b4 <RCCEx_PLLSAI1_Config>
 800672e:	4603      	mov	r3, r0
 8006730:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8006732:	7cfb      	ldrb	r3, [r7, #19]
 8006734:	2b00      	cmp	r3, #0
 8006736:	d001      	beq.n	800673c <HAL_RCCEx_PeriphCLKConfig+0x3b8>
      {
        /* set overall return value */
        status = ret;
 8006738:	7cfb      	ldrb	r3, [r7, #19]
 800673a:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 800673c:	687b      	ldr	r3, [r7, #4]
 800673e:	681b      	ldr	r3, [r3, #0]
 8006740:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8006744:	2b00      	cmp	r3, #0
 8006746:	d01c      	beq.n	8006782 <HAL_RCCEx_PeriphCLKConfig+0x3fe>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8006748:	4b19      	ldr	r3, [pc, #100]	; (80067b0 <HAL_RCCEx_PeriphCLKConfig+0x42c>)
 800674a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800674e:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 8006752:	687b      	ldr	r3, [r7, #4]
 8006754:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8006756:	4916      	ldr	r1, [pc, #88]	; (80067b0 <HAL_RCCEx_PeriphCLKConfig+0x42c>)
 8006758:	4313      	orrs	r3, r2
 800675a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 800675e:	687b      	ldr	r3, [r7, #4]
 8006760:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8006762:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8006766:	d10c      	bne.n	8006782 <HAL_RCCEx_PeriphCLKConfig+0x3fe>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 8006768:	687b      	ldr	r3, [r7, #4]
 800676a:	3304      	adds	r3, #4
 800676c:	2102      	movs	r1, #2
 800676e:	4618      	mov	r0, r3
 8006770:	f000 f820 	bl	80067b4 <RCCEx_PLLSAI1_Config>
 8006774:	4603      	mov	r3, r0
 8006776:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8006778:	7cfb      	ldrb	r3, [r7, #19]
 800677a:	2b00      	cmp	r3, #0
 800677c:	d001      	beq.n	8006782 <HAL_RCCEx_PeriphCLKConfig+0x3fe>
      {
        /* set overall return value */
        status = ret;
 800677e:	7cfb      	ldrb	r3, [r7, #19]
 8006780:	74bb      	strb	r3, [r7, #18]
#endif /* !STM32L412xx && !STM32L422xx */

#if defined(SWPMI1)

  /*-------------------------- SWPMI1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8006782:	687b      	ldr	r3, [r7, #4]
 8006784:	681b      	ldr	r3, [r3, #0]
 8006786:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800678a:	2b00      	cmp	r3, #0
 800678c:	d00a      	beq.n	80067a4 <HAL_RCCEx_PeriphCLKConfig+0x420>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 800678e:	4b08      	ldr	r3, [pc, #32]	; (80067b0 <HAL_RCCEx_PeriphCLKConfig+0x42c>)
 8006790:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006794:	f023 4280 	bic.w	r2, r3, #1073741824	; 0x40000000
 8006798:	687b      	ldr	r3, [r7, #4]
 800679a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800679c:	4904      	ldr	r1, [pc, #16]	; (80067b0 <HAL_RCCEx_PeriphCLKConfig+0x42c>)
 800679e:	4313      	orrs	r3, r2
 80067a0:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 80067a4:	7cbb      	ldrb	r3, [r7, #18]
}
 80067a6:	4618      	mov	r0, r3
 80067a8:	3718      	adds	r7, #24
 80067aa:	46bd      	mov	sp, r7
 80067ac:	bd80      	pop	{r7, pc}
 80067ae:	bf00      	nop
 80067b0:	40021000 	.word	0x40021000

080067b4 <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 80067b4:	b580      	push	{r7, lr}
 80067b6:	b084      	sub	sp, #16
 80067b8:	af00      	add	r7, sp, #0
 80067ba:	6078      	str	r0, [r7, #4]
 80067bc:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 80067be:	2300      	movs	r3, #0
 80067c0:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 80067c2:	4b74      	ldr	r3, [pc, #464]	; (8006994 <RCCEx_PLLSAI1_Config+0x1e0>)
 80067c4:	68db      	ldr	r3, [r3, #12]
 80067c6:	f003 0303 	and.w	r3, r3, #3
 80067ca:	2b00      	cmp	r3, #0
 80067cc:	d018      	beq.n	8006800 <RCCEx_PLLSAI1_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 80067ce:	4b71      	ldr	r3, [pc, #452]	; (8006994 <RCCEx_PLLSAI1_Config+0x1e0>)
 80067d0:	68db      	ldr	r3, [r3, #12]
 80067d2:	f003 0203 	and.w	r2, r3, #3
 80067d6:	687b      	ldr	r3, [r7, #4]
 80067d8:	681b      	ldr	r3, [r3, #0]
 80067da:	429a      	cmp	r2, r3
 80067dc:	d10d      	bne.n	80067fa <RCCEx_PLLSAI1_Config+0x46>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 80067de:	687b      	ldr	r3, [r7, #4]
 80067e0:	681b      	ldr	r3, [r3, #0]
       ||
 80067e2:	2b00      	cmp	r3, #0
 80067e4:	d009      	beq.n	80067fa <RCCEx_PLLSAI1_Config+0x46>
#if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 80067e6:	4b6b      	ldr	r3, [pc, #428]	; (8006994 <RCCEx_PLLSAI1_Config+0x1e0>)
 80067e8:	68db      	ldr	r3, [r3, #12]
 80067ea:	091b      	lsrs	r3, r3, #4
 80067ec:	f003 0307 	and.w	r3, r3, #7
 80067f0:	1c5a      	adds	r2, r3, #1
 80067f2:	687b      	ldr	r3, [r7, #4]
 80067f4:	685b      	ldr	r3, [r3, #4]
       ||
 80067f6:	429a      	cmp	r2, r3
 80067f8:	d047      	beq.n	800688a <RCCEx_PLLSAI1_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 80067fa:	2301      	movs	r3, #1
 80067fc:	73fb      	strb	r3, [r7, #15]
 80067fe:	e044      	b.n	800688a <RCCEx_PLLSAI1_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 8006800:	687b      	ldr	r3, [r7, #4]
 8006802:	681b      	ldr	r3, [r3, #0]
 8006804:	2b03      	cmp	r3, #3
 8006806:	d018      	beq.n	800683a <RCCEx_PLLSAI1_Config+0x86>
 8006808:	2b03      	cmp	r3, #3
 800680a:	d825      	bhi.n	8006858 <RCCEx_PLLSAI1_Config+0xa4>
 800680c:	2b01      	cmp	r3, #1
 800680e:	d002      	beq.n	8006816 <RCCEx_PLLSAI1_Config+0x62>
 8006810:	2b02      	cmp	r3, #2
 8006812:	d009      	beq.n	8006828 <RCCEx_PLLSAI1_Config+0x74>
 8006814:	e020      	b.n	8006858 <RCCEx_PLLSAI1_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8006816:	4b5f      	ldr	r3, [pc, #380]	; (8006994 <RCCEx_PLLSAI1_Config+0x1e0>)
 8006818:	681b      	ldr	r3, [r3, #0]
 800681a:	f003 0302 	and.w	r3, r3, #2
 800681e:	2b00      	cmp	r3, #0
 8006820:	d11d      	bne.n	800685e <RCCEx_PLLSAI1_Config+0xaa>
      {
        status = HAL_ERROR;
 8006822:	2301      	movs	r3, #1
 8006824:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8006826:	e01a      	b.n	800685e <RCCEx_PLLSAI1_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8006828:	4b5a      	ldr	r3, [pc, #360]	; (8006994 <RCCEx_PLLSAI1_Config+0x1e0>)
 800682a:	681b      	ldr	r3, [r3, #0]
 800682c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8006830:	2b00      	cmp	r3, #0
 8006832:	d116      	bne.n	8006862 <RCCEx_PLLSAI1_Config+0xae>
      {
        status = HAL_ERROR;
 8006834:	2301      	movs	r3, #1
 8006836:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8006838:	e013      	b.n	8006862 <RCCEx_PLLSAI1_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 800683a:	4b56      	ldr	r3, [pc, #344]	; (8006994 <RCCEx_PLLSAI1_Config+0x1e0>)
 800683c:	681b      	ldr	r3, [r3, #0]
 800683e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006842:	2b00      	cmp	r3, #0
 8006844:	d10f      	bne.n	8006866 <RCCEx_PLLSAI1_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8006846:	4b53      	ldr	r3, [pc, #332]	; (8006994 <RCCEx_PLLSAI1_Config+0x1e0>)
 8006848:	681b      	ldr	r3, [r3, #0]
 800684a:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800684e:	2b00      	cmp	r3, #0
 8006850:	d109      	bne.n	8006866 <RCCEx_PLLSAI1_Config+0xb2>
        {
          status = HAL_ERROR;
 8006852:	2301      	movs	r3, #1
 8006854:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8006856:	e006      	b.n	8006866 <RCCEx_PLLSAI1_Config+0xb2>
    default:
      status = HAL_ERROR;
 8006858:	2301      	movs	r3, #1
 800685a:	73fb      	strb	r3, [r7, #15]
      break;
 800685c:	e004      	b.n	8006868 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 800685e:	bf00      	nop
 8006860:	e002      	b.n	8006868 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8006862:	bf00      	nop
 8006864:	e000      	b.n	8006868 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8006866:	bf00      	nop
    }

    if(status == HAL_OK)
 8006868:	7bfb      	ldrb	r3, [r7, #15]
 800686a:	2b00      	cmp	r3, #0
 800686c:	d10d      	bne.n	800688a <RCCEx_PLLSAI1_Config+0xd6>
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
#else
      /* Set PLLSAI1 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 800686e:	4b49      	ldr	r3, [pc, #292]	; (8006994 <RCCEx_PLLSAI1_Config+0x1e0>)
 8006870:	68db      	ldr	r3, [r3, #12]
 8006872:	f023 0273 	bic.w	r2, r3, #115	; 0x73
 8006876:	687b      	ldr	r3, [r7, #4]
 8006878:	6819      	ldr	r1, [r3, #0]
 800687a:	687b      	ldr	r3, [r7, #4]
 800687c:	685b      	ldr	r3, [r3, #4]
 800687e:	3b01      	subs	r3, #1
 8006880:	011b      	lsls	r3, r3, #4
 8006882:	430b      	orrs	r3, r1
 8006884:	4943      	ldr	r1, [pc, #268]	; (8006994 <RCCEx_PLLSAI1_Config+0x1e0>)
 8006886:	4313      	orrs	r3, r2
 8006888:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 800688a:	7bfb      	ldrb	r3, [r7, #15]
 800688c:	2b00      	cmp	r3, #0
 800688e:	d17c      	bne.n	800698a <RCCEx_PLLSAI1_Config+0x1d6>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 8006890:	4b40      	ldr	r3, [pc, #256]	; (8006994 <RCCEx_PLLSAI1_Config+0x1e0>)
 8006892:	681b      	ldr	r3, [r3, #0]
 8006894:	4a3f      	ldr	r2, [pc, #252]	; (8006994 <RCCEx_PLLSAI1_Config+0x1e0>)
 8006896:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 800689a:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800689c:	f7fe f982 	bl	8004ba4 <HAL_GetTick>
 80068a0:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 80068a2:	e009      	b.n	80068b8 <RCCEx_PLLSAI1_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 80068a4:	f7fe f97e 	bl	8004ba4 <HAL_GetTick>
 80068a8:	4602      	mov	r2, r0
 80068aa:	68bb      	ldr	r3, [r7, #8]
 80068ac:	1ad3      	subs	r3, r2, r3
 80068ae:	2b02      	cmp	r3, #2
 80068b0:	d902      	bls.n	80068b8 <RCCEx_PLLSAI1_Config+0x104>
      {
        status = HAL_TIMEOUT;
 80068b2:	2303      	movs	r3, #3
 80068b4:	73fb      	strb	r3, [r7, #15]
        break;
 80068b6:	e005      	b.n	80068c4 <RCCEx_PLLSAI1_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 80068b8:	4b36      	ldr	r3, [pc, #216]	; (8006994 <RCCEx_PLLSAI1_Config+0x1e0>)
 80068ba:	681b      	ldr	r3, [r3, #0]
 80068bc:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80068c0:	2b00      	cmp	r3, #0
 80068c2:	d1ef      	bne.n	80068a4 <RCCEx_PLLSAI1_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 80068c4:	7bfb      	ldrb	r3, [r7, #15]
 80068c6:	2b00      	cmp	r3, #0
 80068c8:	d15f      	bne.n	800698a <RCCEx_PLLSAI1_Config+0x1d6>
    {
      if(Divider == DIVIDER_P_UPDATE)
 80068ca:	683b      	ldr	r3, [r7, #0]
 80068cc:	2b00      	cmp	r3, #0
 80068ce:	d110      	bne.n	80068f2 <RCCEx_PLLSAI1_Config+0x13e>
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#else
        /* Configure the PLLSAI1 Division factor P and Multiplication factor N*/
#if defined(RCC_PLLSAI1P_DIV_2_31_SUPPORT)
        MODIFY_REG(RCC->PLLSAI1CFGR,
 80068d0:	4b30      	ldr	r3, [pc, #192]	; (8006994 <RCCEx_PLLSAI1_Config+0x1e0>)
 80068d2:	691b      	ldr	r3, [r3, #16]
 80068d4:	f023 4378 	bic.w	r3, r3, #4160749568	; 0xf8000000
 80068d8:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 80068dc:	687a      	ldr	r2, [r7, #4]
 80068de:	6892      	ldr	r2, [r2, #8]
 80068e0:	0211      	lsls	r1, r2, #8
 80068e2:	687a      	ldr	r2, [r7, #4]
 80068e4:	68d2      	ldr	r2, [r2, #12]
 80068e6:	06d2      	lsls	r2, r2, #27
 80068e8:	430a      	orrs	r2, r1
 80068ea:	492a      	ldr	r1, [pc, #168]	; (8006994 <RCCEx_PLLSAI1_Config+0x1e0>)
 80068ec:	4313      	orrs	r3, r2
 80068ee:	610b      	str	r3, [r1, #16]
 80068f0:	e027      	b.n	8006942 <RCCEx_PLLSAI1_Config+0x18e>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 80068f2:	683b      	ldr	r3, [r7, #0]
 80068f4:	2b01      	cmp	r3, #1
 80068f6:	d112      	bne.n	800691e <RCCEx_PLLSAI1_Config+0x16a>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 80068f8:	4b26      	ldr	r3, [pc, #152]	; (8006994 <RCCEx_PLLSAI1_Config+0x1e0>)
 80068fa:	691b      	ldr	r3, [r3, #16]
 80068fc:	f423 03c0 	bic.w	r3, r3, #6291456	; 0x600000
 8006900:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 8006904:	687a      	ldr	r2, [r7, #4]
 8006906:	6892      	ldr	r2, [r2, #8]
 8006908:	0211      	lsls	r1, r2, #8
 800690a:	687a      	ldr	r2, [r7, #4]
 800690c:	6912      	ldr	r2, [r2, #16]
 800690e:	0852      	lsrs	r2, r2, #1
 8006910:	3a01      	subs	r2, #1
 8006912:	0552      	lsls	r2, r2, #21
 8006914:	430a      	orrs	r2, r1
 8006916:	491f      	ldr	r1, [pc, #124]	; (8006994 <RCCEx_PLLSAI1_Config+0x1e0>)
 8006918:	4313      	orrs	r3, r2
 800691a:	610b      	str	r3, [r1, #16]
 800691c:	e011      	b.n	8006942 <RCCEx_PLLSAI1_Config+0x18e>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 800691e:	4b1d      	ldr	r3, [pc, #116]	; (8006994 <RCCEx_PLLSAI1_Config+0x1e0>)
 8006920:	691b      	ldr	r3, [r3, #16]
 8006922:	f023 63c0 	bic.w	r3, r3, #100663296	; 0x6000000
 8006926:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 800692a:	687a      	ldr	r2, [r7, #4]
 800692c:	6892      	ldr	r2, [r2, #8]
 800692e:	0211      	lsls	r1, r2, #8
 8006930:	687a      	ldr	r2, [r7, #4]
 8006932:	6952      	ldr	r2, [r2, #20]
 8006934:	0852      	lsrs	r2, r2, #1
 8006936:	3a01      	subs	r2, #1
 8006938:	0652      	lsls	r2, r2, #25
 800693a:	430a      	orrs	r2, r1
 800693c:	4915      	ldr	r1, [pc, #84]	; (8006994 <RCCEx_PLLSAI1_Config+0x1e0>)
 800693e:	4313      	orrs	r3, r2
 8006940:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 8006942:	4b14      	ldr	r3, [pc, #80]	; (8006994 <RCCEx_PLLSAI1_Config+0x1e0>)
 8006944:	681b      	ldr	r3, [r3, #0]
 8006946:	4a13      	ldr	r2, [pc, #76]	; (8006994 <RCCEx_PLLSAI1_Config+0x1e0>)
 8006948:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 800694c:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800694e:	f7fe f929 	bl	8004ba4 <HAL_GetTick>
 8006952:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8006954:	e009      	b.n	800696a <RCCEx_PLLSAI1_Config+0x1b6>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8006956:	f7fe f925 	bl	8004ba4 <HAL_GetTick>
 800695a:	4602      	mov	r2, r0
 800695c:	68bb      	ldr	r3, [r7, #8]
 800695e:	1ad3      	subs	r3, r2, r3
 8006960:	2b02      	cmp	r3, #2
 8006962:	d902      	bls.n	800696a <RCCEx_PLLSAI1_Config+0x1b6>
        {
          status = HAL_TIMEOUT;
 8006964:	2303      	movs	r3, #3
 8006966:	73fb      	strb	r3, [r7, #15]
          break;
 8006968:	e005      	b.n	8006976 <RCCEx_PLLSAI1_Config+0x1c2>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 800696a:	4b0a      	ldr	r3, [pc, #40]	; (8006994 <RCCEx_PLLSAI1_Config+0x1e0>)
 800696c:	681b      	ldr	r3, [r3, #0]
 800696e:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8006972:	2b00      	cmp	r3, #0
 8006974:	d0ef      	beq.n	8006956 <RCCEx_PLLSAI1_Config+0x1a2>
        }
      }

      if(status == HAL_OK)
 8006976:	7bfb      	ldrb	r3, [r7, #15]
 8006978:	2b00      	cmp	r3, #0
 800697a:	d106      	bne.n	800698a <RCCEx_PLLSAI1_Config+0x1d6>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 800697c:	4b05      	ldr	r3, [pc, #20]	; (8006994 <RCCEx_PLLSAI1_Config+0x1e0>)
 800697e:	691a      	ldr	r2, [r3, #16]
 8006980:	687b      	ldr	r3, [r7, #4]
 8006982:	699b      	ldr	r3, [r3, #24]
 8006984:	4903      	ldr	r1, [pc, #12]	; (8006994 <RCCEx_PLLSAI1_Config+0x1e0>)
 8006986:	4313      	orrs	r3, r2
 8006988:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 800698a:	7bfb      	ldrb	r3, [r7, #15]
}
 800698c:	4618      	mov	r0, r3
 800698e:	3710      	adds	r7, #16
 8006990:	46bd      	mov	sp, r7
 8006992:	bd80      	pop	{r7, pc}
 8006994:	40021000 	.word	0x40021000

08006998 <HAL_RTC_Init>:
  * @brief  Initialize the RTC peripheral
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 8006998:	b580      	push	{r7, lr}
 800699a:	b084      	sub	sp, #16
 800699c:	af00      	add	r7, sp, #0
 800699e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_ERROR;
 80069a0:	2301      	movs	r3, #1
 80069a2:	73fb      	strb	r3, [r7, #15]

  /* Check the RTC peripheral state */
  if (hrtc != NULL)
 80069a4:	687b      	ldr	r3, [r7, #4]
 80069a6:	2b00      	cmp	r3, #0
 80069a8:	d06c      	beq.n	8006a84 <HAL_RTC_Init+0xec>
      {
        hrtc->MspDeInitCallback = HAL_RTC_MspDeInit;
      }
    }
#else /* #if (USE_HAL_RTC_REGISTER_CALLBACKS == 1) */
    if (hrtc->State == HAL_RTC_STATE_RESET)
 80069aa:	687b      	ldr	r3, [r7, #4]
 80069ac:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 80069b0:	b2db      	uxtb	r3, r3
 80069b2:	2b00      	cmp	r3, #0
 80069b4:	d106      	bne.n	80069c4 <HAL_RTC_Init+0x2c>
    {
      /* Allocate lock resource and initialize it */
      hrtc->Lock = HAL_UNLOCKED;
 80069b6:	687b      	ldr	r3, [r7, #4]
 80069b8:	2200      	movs	r2, #0
 80069ba:	f883 2020 	strb.w	r2, [r3, #32]

      /* Initialize RTC MSP */
      HAL_RTC_MspInit(hrtc);
 80069be:	6878      	ldr	r0, [r7, #4]
 80069c0:	f002 f850 	bl	8008a64 <HAL_RTC_MspInit>
#if defined(STM32L412xx) || defined(STM32L422xx) || defined (STM32L4P5xx) || defined (STM32L4Q5xx)
    /* Process TAMP ip offset from RTC one */
    hrtc->TampOffset = (TAMP_BASE - RTC_BASE);
#endif
    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_BUSY;
 80069c4:	687b      	ldr	r3, [r7, #4]
 80069c6:	2202      	movs	r2, #2
 80069c8:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    /* Disable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 80069cc:	687b      	ldr	r3, [r7, #4]
 80069ce:	681b      	ldr	r3, [r3, #0]
 80069d0:	22ca      	movs	r2, #202	; 0xca
 80069d2:	625a      	str	r2, [r3, #36]	; 0x24
 80069d4:	687b      	ldr	r3, [r7, #4]
 80069d6:	681b      	ldr	r3, [r3, #0]
 80069d8:	2253      	movs	r2, #83	; 0x53
 80069da:	625a      	str	r2, [r3, #36]	; 0x24

    /* Enter Initialization mode */
    status = RTC_EnterInitMode(hrtc);
 80069dc:	6878      	ldr	r0, [r7, #4]
 80069de:	f000 f87c 	bl	8006ada <RTC_EnterInitMode>
 80069e2:	4603      	mov	r3, r0
 80069e4:	73fb      	strb	r3, [r7, #15]

    if (status == HAL_OK)
 80069e6:	7bfb      	ldrb	r3, [r7, #15]
 80069e8:	2b00      	cmp	r3, #0
 80069ea:	d14b      	bne.n	8006a84 <HAL_RTC_Init+0xec>
#if defined(STM32L412xx) || defined(STM32L422xx) || defined (STM32L4P5xx) || defined (STM32L4Q5xx)
      /* Clear RTC_CR FMT, OSEL, POL and TAMPOE Bits */
      hrtc->Instance->CR &= ~(RTC_CR_FMT | RTC_CR_POL | RTC_CR_OSEL | RTC_CR_TAMPOE);
#else
      /* Clear RTC_CR FMT, OSEL and POL Bits */
      hrtc->Instance->CR &= ~(RTC_CR_FMT | RTC_CR_OSEL | RTC_CR_POL);
 80069ec:	687b      	ldr	r3, [r7, #4]
 80069ee:	681b      	ldr	r3, [r3, #0]
 80069f0:	689b      	ldr	r3, [r3, #8]
 80069f2:	687a      	ldr	r2, [r7, #4]
 80069f4:	6812      	ldr	r2, [r2, #0]
 80069f6:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 80069fa:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80069fe:	6093      	str	r3, [r2, #8]
#endif
      /* Set RTC_CR register */
      hrtc->Instance->CR |= (hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity);
 8006a00:	687b      	ldr	r3, [r7, #4]
 8006a02:	681b      	ldr	r3, [r3, #0]
 8006a04:	6899      	ldr	r1, [r3, #8]
 8006a06:	687b      	ldr	r3, [r7, #4]
 8006a08:	685a      	ldr	r2, [r3, #4]
 8006a0a:	687b      	ldr	r3, [r7, #4]
 8006a0c:	691b      	ldr	r3, [r3, #16]
 8006a0e:	431a      	orrs	r2, r3
 8006a10:	687b      	ldr	r3, [r7, #4]
 8006a12:	699b      	ldr	r3, [r3, #24]
 8006a14:	431a      	orrs	r2, r3
 8006a16:	687b      	ldr	r3, [r7, #4]
 8006a18:	681b      	ldr	r3, [r3, #0]
 8006a1a:	430a      	orrs	r2, r1
 8006a1c:	609a      	str	r2, [r3, #8]

      /* Configure the RTC PRER */
      hrtc->Instance->PRER = (hrtc->Init.SynchPrediv);
 8006a1e:	687b      	ldr	r3, [r7, #4]
 8006a20:	681b      	ldr	r3, [r3, #0]
 8006a22:	687a      	ldr	r2, [r7, #4]
 8006a24:	68d2      	ldr	r2, [r2, #12]
 8006a26:	611a      	str	r2, [r3, #16]
      hrtc->Instance->PRER |= (hrtc->Init.AsynchPrediv << RTC_PRER_PREDIV_A_Pos);
 8006a28:	687b      	ldr	r3, [r7, #4]
 8006a2a:	681b      	ldr	r3, [r3, #0]
 8006a2c:	6919      	ldr	r1, [r3, #16]
 8006a2e:	687b      	ldr	r3, [r7, #4]
 8006a30:	689b      	ldr	r3, [r3, #8]
 8006a32:	041a      	lsls	r2, r3, #16
 8006a34:	687b      	ldr	r3, [r7, #4]
 8006a36:	681b      	ldr	r3, [r3, #0]
 8006a38:	430a      	orrs	r2, r1
 8006a3a:	611a      	str	r2, [r3, #16]
      /* Configure the Binary mode */
      MODIFY_REG(RTC->ICSR, RTC_ICSR_BIN | RTC_ICSR_BCDU, hrtc->Init.BinMode | hrtc->Init.BinMixBcdU);
#endif

      /* Exit Initialization mode */
      status = RTC_ExitInitMode(hrtc);
 8006a3c:	6878      	ldr	r0, [r7, #4]
 8006a3e:	f000 f87f 	bl	8006b40 <RTC_ExitInitMode>
 8006a42:	4603      	mov	r3, r0
 8006a44:	73fb      	strb	r3, [r7, #15]

      if (status == HAL_OK)
 8006a46:	7bfb      	ldrb	r3, [r7, #15]
 8006a48:	2b00      	cmp	r3, #0
 8006a4a:	d11b      	bne.n	8006a84 <HAL_RTC_Init+0xec>
      {
#if defined(STM32L412xx) || defined(STM32L422xx) || defined (STM32L4P5xx) || defined (STM32L4Q5xx)
        hrtc->Instance->CR &= ~(RTC_CR_TAMPALRM_PU | RTC_CR_TAMPALRM_TYPE | RTC_CR_OUT2EN);
        hrtc->Instance->CR |= (hrtc->Init.OutPutPullUp | hrtc->Init.OutPutType | hrtc->Init.OutPutRemap);
#else
        hrtc->Instance->OR &= ~(RTC_OR_ALARMOUTTYPE | RTC_OR_OUT_RMP);
 8006a4c:	687b      	ldr	r3, [r7, #4]
 8006a4e:	681b      	ldr	r3, [r3, #0]
 8006a50:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8006a52:	687b      	ldr	r3, [r7, #4]
 8006a54:	681b      	ldr	r3, [r3, #0]
 8006a56:	f022 0203 	bic.w	r2, r2, #3
 8006a5a:	64da      	str	r2, [r3, #76]	; 0x4c
        hrtc->Instance->OR |= (hrtc->Init.OutPutType | hrtc->Init.OutPutRemap);
 8006a5c:	687b      	ldr	r3, [r7, #4]
 8006a5e:	681b      	ldr	r3, [r3, #0]
 8006a60:	6cd9      	ldr	r1, [r3, #76]	; 0x4c
 8006a62:	687b      	ldr	r3, [r7, #4]
 8006a64:	69da      	ldr	r2, [r3, #28]
 8006a66:	687b      	ldr	r3, [r7, #4]
 8006a68:	695b      	ldr	r3, [r3, #20]
 8006a6a:	431a      	orrs	r2, r3
 8006a6c:	687b      	ldr	r3, [r7, #4]
 8006a6e:	681b      	ldr	r3, [r3, #0]
 8006a70:	430a      	orrs	r2, r1
 8006a72:	64da      	str	r2, [r3, #76]	; 0x4c
#endif

        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8006a74:	687b      	ldr	r3, [r7, #4]
 8006a76:	681b      	ldr	r3, [r3, #0]
 8006a78:	22ff      	movs	r2, #255	; 0xff
 8006a7a:	625a      	str	r2, [r3, #36]	; 0x24

        hrtc->State = HAL_RTC_STATE_READY;
 8006a7c:	687b      	ldr	r3, [r7, #4]
 8006a7e:	2201      	movs	r2, #1
 8006a80:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
      }
    }
  }

  return status;
 8006a84:	7bfb      	ldrb	r3, [r7, #15]
}
 8006a86:	4618      	mov	r0, r3
 8006a88:	3710      	adds	r7, #16
 8006a8a:	46bd      	mov	sp, r7
 8006a8c:	bd80      	pop	{r7, pc}

08006a8e <HAL_RTC_WaitForSynchro>:
  *         correctly copied into the RTC_TR and RTC_DR shadow registers.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef *hrtc)
{
 8006a8e:	b580      	push	{r7, lr}
 8006a90:	b084      	sub	sp, #16
 8006a92:	af00      	add	r7, sp, #0
 8006a94:	6078      	str	r0, [r7, #4]

  /* Clear RSF flag */
#if defined(STM32L412xx) || defined(STM32L422xx) || defined (STM32L4P5xx) || defined (STM32L4Q5xx)
  hrtc->Instance->ICSR &= (uint32_t)RTC_RSF_MASK;
#else
  hrtc->Instance->ISR &= (uint32_t)RTC_RSF_MASK;
 8006a96:	687b      	ldr	r3, [r7, #4]
 8006a98:	681b      	ldr	r3, [r3, #0]
 8006a9a:	68da      	ldr	r2, [r3, #12]
 8006a9c:	687b      	ldr	r3, [r7, #4]
 8006a9e:	681b      	ldr	r3, [r3, #0]
 8006aa0:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 8006aa4:	60da      	str	r2, [r3, #12]
#endif

  tickstart = HAL_GetTick();
 8006aa6:	f7fe f87d 	bl	8004ba4 <HAL_GetTick>
 8006aaa:	60f8      	str	r0, [r7, #12]

  /* Wait the registers to be synchronised */
#if defined(STM32L412xx) || defined(STM32L422xx) || defined (STM32L4P5xx) || defined (STM32L4Q5xx)
  while ((hrtc->Instance->ICSR & RTC_ICSR_RSF) == 0U)
#else
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 8006aac:	e009      	b.n	8006ac2 <HAL_RTC_WaitForSynchro+0x34>
#endif
  {
    if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 8006aae:	f7fe f879 	bl	8004ba4 <HAL_GetTick>
 8006ab2:	4602      	mov	r2, r0
 8006ab4:	68fb      	ldr	r3, [r7, #12]
 8006ab6:	1ad3      	subs	r3, r2, r3
 8006ab8:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8006abc:	d901      	bls.n	8006ac2 <HAL_RTC_WaitForSynchro+0x34>
    {
      return HAL_TIMEOUT;
 8006abe:	2303      	movs	r3, #3
 8006ac0:	e007      	b.n	8006ad2 <HAL_RTC_WaitForSynchro+0x44>
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 8006ac2:	687b      	ldr	r3, [r7, #4]
 8006ac4:	681b      	ldr	r3, [r3, #0]
 8006ac6:	68db      	ldr	r3, [r3, #12]
 8006ac8:	f003 0320 	and.w	r3, r3, #32
 8006acc:	2b00      	cmp	r3, #0
 8006ace:	d0ee      	beq.n	8006aae <HAL_RTC_WaitForSynchro+0x20>
    }
  }

  return HAL_OK;
 8006ad0:	2300      	movs	r3, #0
}
 8006ad2:	4618      	mov	r0, r3
 8006ad4:	3710      	adds	r7, #16
 8006ad6:	46bd      	mov	sp, r7
 8006ad8:	bd80      	pop	{r7, pc}

08006ada <RTC_EnterInitMode>:
  *         __HAL_RTC_WRITEPROTECTION_DISABLE() before calling this function.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef *hrtc)
{
 8006ada:	b580      	push	{r7, lr}
 8006adc:	b084      	sub	sp, #16
 8006ade:	af00      	add	r7, sp, #0
 8006ae0:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8006ae2:	2300      	movs	r3, #0
 8006ae4:	73fb      	strb	r3, [r7, #15]
        hrtc->State = HAL_RTC_STATE_TIMEOUT;
      }
    }
  }
#else /* #if defined(STM32L412xx) || defined(STM32L422xx) || defined (STM32L4P5xx) || defined (STM32L4Q5xx) */
  if ((hrtc->Instance->ISR & RTC_ISR_INITF) == 0U)
 8006ae6:	687b      	ldr	r3, [r7, #4]
 8006ae8:	681b      	ldr	r3, [r3, #0]
 8006aea:	68db      	ldr	r3, [r3, #12]
 8006aec:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006af0:	2b00      	cmp	r3, #0
 8006af2:	d120      	bne.n	8006b36 <RTC_EnterInitMode+0x5c>
  {
    /* Set the Initialization mode */
    hrtc->Instance->ISR = (uint32_t)RTC_INIT_MASK;
 8006af4:	687b      	ldr	r3, [r7, #4]
 8006af6:	681b      	ldr	r3, [r3, #0]
 8006af8:	f04f 32ff 	mov.w	r2, #4294967295
 8006afc:	60da      	str	r2, [r3, #12]

    tickstart = HAL_GetTick();
 8006afe:	f7fe f851 	bl	8004ba4 <HAL_GetTick>
 8006b02:	60b8      	str	r0, [r7, #8]
    /* Wait till RTC is in INIT state and if Time out is reached exit */
    while ((READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U) && (status != HAL_TIMEOUT))
 8006b04:	e00d      	b.n	8006b22 <RTC_EnterInitMode+0x48>
    {
      if ((HAL_GetTick()  - tickstart) > RTC_TIMEOUT_VALUE)
 8006b06:	f7fe f84d 	bl	8004ba4 <HAL_GetTick>
 8006b0a:	4602      	mov	r2, r0
 8006b0c:	68bb      	ldr	r3, [r7, #8]
 8006b0e:	1ad3      	subs	r3, r2, r3
 8006b10:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8006b14:	d905      	bls.n	8006b22 <RTC_EnterInitMode+0x48>
      {
        status = HAL_TIMEOUT;
 8006b16:	2303      	movs	r3, #3
 8006b18:	73fb      	strb	r3, [r7, #15]
        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 8006b1a:	687b      	ldr	r3, [r7, #4]
 8006b1c:	2203      	movs	r2, #3
 8006b1e:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
    while ((READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U) && (status != HAL_TIMEOUT))
 8006b22:	687b      	ldr	r3, [r7, #4]
 8006b24:	681b      	ldr	r3, [r3, #0]
 8006b26:	68db      	ldr	r3, [r3, #12]
 8006b28:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006b2c:	2b00      	cmp	r3, #0
 8006b2e:	d102      	bne.n	8006b36 <RTC_EnterInitMode+0x5c>
 8006b30:	7bfb      	ldrb	r3, [r7, #15]
 8006b32:	2b03      	cmp	r3, #3
 8006b34:	d1e7      	bne.n	8006b06 <RTC_EnterInitMode+0x2c>
      }
    }
  }
#endif /* #if defined(STM32L412xx) || defined(STM32L422xx) || defined (STM32L4P5xx) || defined (STM32L4Q5xx) */

  return status;
 8006b36:	7bfb      	ldrb	r3, [r7, #15]
}
 8006b38:	4618      	mov	r0, r3
 8006b3a:	3710      	adds	r7, #16
 8006b3c:	46bd      	mov	sp, r7
 8006b3e:	bd80      	pop	{r7, pc}

08006b40 <RTC_ExitInitMode>:
  * @brief  Exit the RTC Initialization mode.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_ExitInitMode(RTC_HandleTypeDef *hrtc)
{
 8006b40:	b580      	push	{r7, lr}
 8006b42:	b084      	sub	sp, #16
 8006b44:	af00      	add	r7, sp, #0
 8006b46:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8006b48:	2300      	movs	r3, #0
 8006b4a:	73fb      	strb	r3, [r7, #15]
  /* Exit Initialization mode */
#if defined(STM32L412xx) || defined(STM32L422xx) || defined(STM32L4P5xx) || defined(STM32L4Q5xx)
  CLEAR_BIT(RTC->ICSR, RTC_ICSR_INIT);
#else
  /* Exit Initialization mode */
  CLEAR_BIT(RTC->ISR, RTC_ISR_INIT);
 8006b4c:	4b1a      	ldr	r3, [pc, #104]	; (8006bb8 <RTC_ExitInitMode+0x78>)
 8006b4e:	68db      	ldr	r3, [r3, #12]
 8006b50:	4a19      	ldr	r2, [pc, #100]	; (8006bb8 <RTC_ExitInitMode+0x78>)
 8006b52:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8006b56:	60d3      	str	r3, [r2, #12]
#endif

  /* If CR_BYPSHAD bit = 0, wait for synchro */
  if (READ_BIT(RTC->CR, RTC_CR_BYPSHAD) == 0U)
 8006b58:	4b17      	ldr	r3, [pc, #92]	; (8006bb8 <RTC_ExitInitMode+0x78>)
 8006b5a:	689b      	ldr	r3, [r3, #8]
 8006b5c:	f003 0320 	and.w	r3, r3, #32
 8006b60:	2b00      	cmp	r3, #0
 8006b62:	d10c      	bne.n	8006b7e <RTC_ExitInitMode+0x3e>
  {
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 8006b64:	6878      	ldr	r0, [r7, #4]
 8006b66:	f7ff ff92 	bl	8006a8e <HAL_RTC_WaitForSynchro>
 8006b6a:	4603      	mov	r3, r0
 8006b6c:	2b00      	cmp	r3, #0
 8006b6e:	d01e      	beq.n	8006bae <RTC_ExitInitMode+0x6e>
    {
      hrtc->State = HAL_RTC_STATE_TIMEOUT;
 8006b70:	687b      	ldr	r3, [r7, #4]
 8006b72:	2203      	movs	r2, #3
 8006b74:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
      status = HAL_TIMEOUT;
 8006b78:	2303      	movs	r3, #3
 8006b7a:	73fb      	strb	r3, [r7, #15]
 8006b7c:	e017      	b.n	8006bae <RTC_ExitInitMode+0x6e>
    }
  }
  else /* WA 2.9.6 Calendar initialization may fail in case of consecutive INIT mode entry */
  {
    /* Clear BYPSHAD bit */
    CLEAR_BIT(RTC->CR, RTC_CR_BYPSHAD);
 8006b7e:	4b0e      	ldr	r3, [pc, #56]	; (8006bb8 <RTC_ExitInitMode+0x78>)
 8006b80:	689b      	ldr	r3, [r3, #8]
 8006b82:	4a0d      	ldr	r2, [pc, #52]	; (8006bb8 <RTC_ExitInitMode+0x78>)
 8006b84:	f023 0320 	bic.w	r3, r3, #32
 8006b88:	6093      	str	r3, [r2, #8]
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 8006b8a:	6878      	ldr	r0, [r7, #4]
 8006b8c:	f7ff ff7f 	bl	8006a8e <HAL_RTC_WaitForSynchro>
 8006b90:	4603      	mov	r3, r0
 8006b92:	2b00      	cmp	r3, #0
 8006b94:	d005      	beq.n	8006ba2 <RTC_ExitInitMode+0x62>
    {
      hrtc->State = HAL_RTC_STATE_TIMEOUT;
 8006b96:	687b      	ldr	r3, [r7, #4]
 8006b98:	2203      	movs	r2, #3
 8006b9a:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
      status = HAL_TIMEOUT;
 8006b9e:	2303      	movs	r3, #3
 8006ba0:	73fb      	strb	r3, [r7, #15]
    }
    /* Restore BYPSHAD bit */
    SET_BIT(RTC->CR, RTC_CR_BYPSHAD);
 8006ba2:	4b05      	ldr	r3, [pc, #20]	; (8006bb8 <RTC_ExitInitMode+0x78>)
 8006ba4:	689b      	ldr	r3, [r3, #8]
 8006ba6:	4a04      	ldr	r2, [pc, #16]	; (8006bb8 <RTC_ExitInitMode+0x78>)
 8006ba8:	f043 0320 	orr.w	r3, r3, #32
 8006bac:	6093      	str	r3, [r2, #8]
  }

  return status;
 8006bae:	7bfb      	ldrb	r3, [r7, #15]
}
 8006bb0:	4618      	mov	r0, r3
 8006bb2:	3710      	adds	r7, #16
 8006bb4:	46bd      	mov	sp, r7
 8006bb6:	bd80      	pop	{r7, pc}
 8006bb8:	40002800 	.word	0x40002800

08006bbc <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8006bbc:	b580      	push	{r7, lr}
 8006bbe:	b082      	sub	sp, #8
 8006bc0:	af00      	add	r7, sp, #0
 8006bc2:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8006bc4:	687b      	ldr	r3, [r7, #4]
 8006bc6:	2b00      	cmp	r3, #0
 8006bc8:	d101      	bne.n	8006bce <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8006bca:	2301      	movs	r3, #1
 8006bcc:	e049      	b.n	8006c62 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8006bce:	687b      	ldr	r3, [r7, #4]
 8006bd0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006bd4:	b2db      	uxtb	r3, r3
 8006bd6:	2b00      	cmp	r3, #0
 8006bd8:	d106      	bne.n	8006be8 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8006bda:	687b      	ldr	r3, [r7, #4]
 8006bdc:	2200      	movs	r2, #0
 8006bde:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8006be2:	6878      	ldr	r0, [r7, #4]
 8006be4:	f001 ff5a 	bl	8008a9c <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006be8:	687b      	ldr	r3, [r7, #4]
 8006bea:	2202      	movs	r2, #2
 8006bec:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8006bf0:	687b      	ldr	r3, [r7, #4]
 8006bf2:	681a      	ldr	r2, [r3, #0]
 8006bf4:	687b      	ldr	r3, [r7, #4]
 8006bf6:	3304      	adds	r3, #4
 8006bf8:	4619      	mov	r1, r3
 8006bfa:	4610      	mov	r0, r2
 8006bfc:	f000 fe2e 	bl	800785c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8006c00:	687b      	ldr	r3, [r7, #4]
 8006c02:	2201      	movs	r2, #1
 8006c04:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006c08:	687b      	ldr	r3, [r7, #4]
 8006c0a:	2201      	movs	r2, #1
 8006c0c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8006c10:	687b      	ldr	r3, [r7, #4]
 8006c12:	2201      	movs	r2, #1
 8006c14:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8006c18:	687b      	ldr	r3, [r7, #4]
 8006c1a:	2201      	movs	r2, #1
 8006c1c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8006c20:	687b      	ldr	r3, [r7, #4]
 8006c22:	2201      	movs	r2, #1
 8006c24:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8006c28:	687b      	ldr	r3, [r7, #4]
 8006c2a:	2201      	movs	r2, #1
 8006c2c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8006c30:	687b      	ldr	r3, [r7, #4]
 8006c32:	2201      	movs	r2, #1
 8006c34:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006c38:	687b      	ldr	r3, [r7, #4]
 8006c3a:	2201      	movs	r2, #1
 8006c3c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8006c40:	687b      	ldr	r3, [r7, #4]
 8006c42:	2201      	movs	r2, #1
 8006c44:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8006c48:	687b      	ldr	r3, [r7, #4]
 8006c4a:	2201      	movs	r2, #1
 8006c4c:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8006c50:	687b      	ldr	r3, [r7, #4]
 8006c52:	2201      	movs	r2, #1
 8006c54:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8006c58:	687b      	ldr	r3, [r7, #4]
 8006c5a:	2201      	movs	r2, #1
 8006c5c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8006c60:	2300      	movs	r3, #0
}
 8006c62:	4618      	mov	r0, r3
 8006c64:	3708      	adds	r7, #8
 8006c66:	46bd      	mov	sp, r7
 8006c68:	bd80      	pop	{r7, pc}

08006c6a <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8006c6a:	b580      	push	{r7, lr}
 8006c6c:	b082      	sub	sp, #8
 8006c6e:	af00      	add	r7, sp, #0
 8006c70:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8006c72:	687b      	ldr	r3, [r7, #4]
 8006c74:	2b00      	cmp	r3, #0
 8006c76:	d101      	bne.n	8006c7c <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8006c78:	2301      	movs	r3, #1
 8006c7a:	e049      	b.n	8006d10 <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8006c7c:	687b      	ldr	r3, [r7, #4]
 8006c7e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006c82:	b2db      	uxtb	r3, r3
 8006c84:	2b00      	cmp	r3, #0
 8006c86:	d106      	bne.n	8006c96 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8006c88:	687b      	ldr	r3, [r7, #4]
 8006c8a:	2200      	movs	r2, #0
 8006c8c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8006c90:	6878      	ldr	r0, [r7, #4]
 8006c92:	f001 fffb 	bl	8008c8c <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006c96:	687b      	ldr	r3, [r7, #4]
 8006c98:	2202      	movs	r2, #2
 8006c9a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8006c9e:	687b      	ldr	r3, [r7, #4]
 8006ca0:	681a      	ldr	r2, [r3, #0]
 8006ca2:	687b      	ldr	r3, [r7, #4]
 8006ca4:	3304      	adds	r3, #4
 8006ca6:	4619      	mov	r1, r3
 8006ca8:	4610      	mov	r0, r2
 8006caa:	f000 fdd7 	bl	800785c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8006cae:	687b      	ldr	r3, [r7, #4]
 8006cb0:	2201      	movs	r2, #1
 8006cb2:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006cb6:	687b      	ldr	r3, [r7, #4]
 8006cb8:	2201      	movs	r2, #1
 8006cba:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8006cbe:	687b      	ldr	r3, [r7, #4]
 8006cc0:	2201      	movs	r2, #1
 8006cc2:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8006cc6:	687b      	ldr	r3, [r7, #4]
 8006cc8:	2201      	movs	r2, #1
 8006cca:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8006cce:	687b      	ldr	r3, [r7, #4]
 8006cd0:	2201      	movs	r2, #1
 8006cd2:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8006cd6:	687b      	ldr	r3, [r7, #4]
 8006cd8:	2201      	movs	r2, #1
 8006cda:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8006cde:	687b      	ldr	r3, [r7, #4]
 8006ce0:	2201      	movs	r2, #1
 8006ce2:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006ce6:	687b      	ldr	r3, [r7, #4]
 8006ce8:	2201      	movs	r2, #1
 8006cea:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8006cee:	687b      	ldr	r3, [r7, #4]
 8006cf0:	2201      	movs	r2, #1
 8006cf2:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8006cf6:	687b      	ldr	r3, [r7, #4]
 8006cf8:	2201      	movs	r2, #1
 8006cfa:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8006cfe:	687b      	ldr	r3, [r7, #4]
 8006d00:	2201      	movs	r2, #1
 8006d02:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8006d06:	687b      	ldr	r3, [r7, #4]
 8006d08:	2201      	movs	r2, #1
 8006d0a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8006d0e:	2300      	movs	r3, #0
}
 8006d10:	4618      	mov	r0, r3
 8006d12:	3708      	adds	r7, #8
 8006d14:	46bd      	mov	sp, r7
 8006d16:	bd80      	pop	{r7, pc}

08006d18 <HAL_TIM_PWM_Start_DMA>:
  * @param  Length The length of data to be transferred from memory to TIM peripheral
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start_DMA(TIM_HandleTypeDef *htim, uint32_t Channel, const uint32_t *pData,
                                        uint16_t Length)
{
 8006d18:	b580      	push	{r7, lr}
 8006d1a:	b086      	sub	sp, #24
 8006d1c:	af00      	add	r7, sp, #0
 8006d1e:	60f8      	str	r0, [r7, #12]
 8006d20:	60b9      	str	r1, [r7, #8]
 8006d22:	607a      	str	r2, [r7, #4]
 8006d24:	807b      	strh	r3, [r7, #2]
  HAL_StatusTypeDef status = HAL_OK;
 8006d26:	2300      	movs	r3, #0
 8006d28:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Set the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) == HAL_TIM_CHANNEL_STATE_BUSY)
 8006d2a:	68bb      	ldr	r3, [r7, #8]
 8006d2c:	2b00      	cmp	r3, #0
 8006d2e:	d109      	bne.n	8006d44 <HAL_TIM_PWM_Start_DMA+0x2c>
 8006d30:	68fb      	ldr	r3, [r7, #12]
 8006d32:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8006d36:	b2db      	uxtb	r3, r3
 8006d38:	2b02      	cmp	r3, #2
 8006d3a:	bf0c      	ite	eq
 8006d3c:	2301      	moveq	r3, #1
 8006d3e:	2300      	movne	r3, #0
 8006d40:	b2db      	uxtb	r3, r3
 8006d42:	e03c      	b.n	8006dbe <HAL_TIM_PWM_Start_DMA+0xa6>
 8006d44:	68bb      	ldr	r3, [r7, #8]
 8006d46:	2b04      	cmp	r3, #4
 8006d48:	d109      	bne.n	8006d5e <HAL_TIM_PWM_Start_DMA+0x46>
 8006d4a:	68fb      	ldr	r3, [r7, #12]
 8006d4c:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8006d50:	b2db      	uxtb	r3, r3
 8006d52:	2b02      	cmp	r3, #2
 8006d54:	bf0c      	ite	eq
 8006d56:	2301      	moveq	r3, #1
 8006d58:	2300      	movne	r3, #0
 8006d5a:	b2db      	uxtb	r3, r3
 8006d5c:	e02f      	b.n	8006dbe <HAL_TIM_PWM_Start_DMA+0xa6>
 8006d5e:	68bb      	ldr	r3, [r7, #8]
 8006d60:	2b08      	cmp	r3, #8
 8006d62:	d109      	bne.n	8006d78 <HAL_TIM_PWM_Start_DMA+0x60>
 8006d64:	68fb      	ldr	r3, [r7, #12]
 8006d66:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8006d6a:	b2db      	uxtb	r3, r3
 8006d6c:	2b02      	cmp	r3, #2
 8006d6e:	bf0c      	ite	eq
 8006d70:	2301      	moveq	r3, #1
 8006d72:	2300      	movne	r3, #0
 8006d74:	b2db      	uxtb	r3, r3
 8006d76:	e022      	b.n	8006dbe <HAL_TIM_PWM_Start_DMA+0xa6>
 8006d78:	68bb      	ldr	r3, [r7, #8]
 8006d7a:	2b0c      	cmp	r3, #12
 8006d7c:	d109      	bne.n	8006d92 <HAL_TIM_PWM_Start_DMA+0x7a>
 8006d7e:	68fb      	ldr	r3, [r7, #12]
 8006d80:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8006d84:	b2db      	uxtb	r3, r3
 8006d86:	2b02      	cmp	r3, #2
 8006d88:	bf0c      	ite	eq
 8006d8a:	2301      	moveq	r3, #1
 8006d8c:	2300      	movne	r3, #0
 8006d8e:	b2db      	uxtb	r3, r3
 8006d90:	e015      	b.n	8006dbe <HAL_TIM_PWM_Start_DMA+0xa6>
 8006d92:	68bb      	ldr	r3, [r7, #8]
 8006d94:	2b10      	cmp	r3, #16
 8006d96:	d109      	bne.n	8006dac <HAL_TIM_PWM_Start_DMA+0x94>
 8006d98:	68fb      	ldr	r3, [r7, #12]
 8006d9a:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8006d9e:	b2db      	uxtb	r3, r3
 8006da0:	2b02      	cmp	r3, #2
 8006da2:	bf0c      	ite	eq
 8006da4:	2301      	moveq	r3, #1
 8006da6:	2300      	movne	r3, #0
 8006da8:	b2db      	uxtb	r3, r3
 8006daa:	e008      	b.n	8006dbe <HAL_TIM_PWM_Start_DMA+0xa6>
 8006dac:	68fb      	ldr	r3, [r7, #12]
 8006dae:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 8006db2:	b2db      	uxtb	r3, r3
 8006db4:	2b02      	cmp	r3, #2
 8006db6:	bf0c      	ite	eq
 8006db8:	2301      	moveq	r3, #1
 8006dba:	2300      	movne	r3, #0
 8006dbc:	b2db      	uxtb	r3, r3
 8006dbe:	2b00      	cmp	r3, #0
 8006dc0:	d001      	beq.n	8006dc6 <HAL_TIM_PWM_Start_DMA+0xae>
  {
    return HAL_BUSY;
 8006dc2:	2302      	movs	r3, #2
 8006dc4:	e18d      	b.n	80070e2 <HAL_TIM_PWM_Start_DMA+0x3ca>
  }
  else if (TIM_CHANNEL_STATE_GET(htim, Channel) == HAL_TIM_CHANNEL_STATE_READY)
 8006dc6:	68bb      	ldr	r3, [r7, #8]
 8006dc8:	2b00      	cmp	r3, #0
 8006dca:	d109      	bne.n	8006de0 <HAL_TIM_PWM_Start_DMA+0xc8>
 8006dcc:	68fb      	ldr	r3, [r7, #12]
 8006dce:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8006dd2:	b2db      	uxtb	r3, r3
 8006dd4:	2b01      	cmp	r3, #1
 8006dd6:	bf0c      	ite	eq
 8006dd8:	2301      	moveq	r3, #1
 8006dda:	2300      	movne	r3, #0
 8006ddc:	b2db      	uxtb	r3, r3
 8006dde:	e03c      	b.n	8006e5a <HAL_TIM_PWM_Start_DMA+0x142>
 8006de0:	68bb      	ldr	r3, [r7, #8]
 8006de2:	2b04      	cmp	r3, #4
 8006de4:	d109      	bne.n	8006dfa <HAL_TIM_PWM_Start_DMA+0xe2>
 8006de6:	68fb      	ldr	r3, [r7, #12]
 8006de8:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8006dec:	b2db      	uxtb	r3, r3
 8006dee:	2b01      	cmp	r3, #1
 8006df0:	bf0c      	ite	eq
 8006df2:	2301      	moveq	r3, #1
 8006df4:	2300      	movne	r3, #0
 8006df6:	b2db      	uxtb	r3, r3
 8006df8:	e02f      	b.n	8006e5a <HAL_TIM_PWM_Start_DMA+0x142>
 8006dfa:	68bb      	ldr	r3, [r7, #8]
 8006dfc:	2b08      	cmp	r3, #8
 8006dfe:	d109      	bne.n	8006e14 <HAL_TIM_PWM_Start_DMA+0xfc>
 8006e00:	68fb      	ldr	r3, [r7, #12]
 8006e02:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8006e06:	b2db      	uxtb	r3, r3
 8006e08:	2b01      	cmp	r3, #1
 8006e0a:	bf0c      	ite	eq
 8006e0c:	2301      	moveq	r3, #1
 8006e0e:	2300      	movne	r3, #0
 8006e10:	b2db      	uxtb	r3, r3
 8006e12:	e022      	b.n	8006e5a <HAL_TIM_PWM_Start_DMA+0x142>
 8006e14:	68bb      	ldr	r3, [r7, #8]
 8006e16:	2b0c      	cmp	r3, #12
 8006e18:	d109      	bne.n	8006e2e <HAL_TIM_PWM_Start_DMA+0x116>
 8006e1a:	68fb      	ldr	r3, [r7, #12]
 8006e1c:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8006e20:	b2db      	uxtb	r3, r3
 8006e22:	2b01      	cmp	r3, #1
 8006e24:	bf0c      	ite	eq
 8006e26:	2301      	moveq	r3, #1
 8006e28:	2300      	movne	r3, #0
 8006e2a:	b2db      	uxtb	r3, r3
 8006e2c:	e015      	b.n	8006e5a <HAL_TIM_PWM_Start_DMA+0x142>
 8006e2e:	68bb      	ldr	r3, [r7, #8]
 8006e30:	2b10      	cmp	r3, #16
 8006e32:	d109      	bne.n	8006e48 <HAL_TIM_PWM_Start_DMA+0x130>
 8006e34:	68fb      	ldr	r3, [r7, #12]
 8006e36:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8006e3a:	b2db      	uxtb	r3, r3
 8006e3c:	2b01      	cmp	r3, #1
 8006e3e:	bf0c      	ite	eq
 8006e40:	2301      	moveq	r3, #1
 8006e42:	2300      	movne	r3, #0
 8006e44:	b2db      	uxtb	r3, r3
 8006e46:	e008      	b.n	8006e5a <HAL_TIM_PWM_Start_DMA+0x142>
 8006e48:	68fb      	ldr	r3, [r7, #12]
 8006e4a:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 8006e4e:	b2db      	uxtb	r3, r3
 8006e50:	2b01      	cmp	r3, #1
 8006e52:	bf0c      	ite	eq
 8006e54:	2301      	moveq	r3, #1
 8006e56:	2300      	movne	r3, #0
 8006e58:	b2db      	uxtb	r3, r3
 8006e5a:	2b00      	cmp	r3, #0
 8006e5c:	d034      	beq.n	8006ec8 <HAL_TIM_PWM_Start_DMA+0x1b0>
  {
    if ((pData == NULL) || (Length == 0U))
 8006e5e:	687b      	ldr	r3, [r7, #4]
 8006e60:	2b00      	cmp	r3, #0
 8006e62:	d002      	beq.n	8006e6a <HAL_TIM_PWM_Start_DMA+0x152>
 8006e64:	887b      	ldrh	r3, [r7, #2]
 8006e66:	2b00      	cmp	r3, #0
 8006e68:	d101      	bne.n	8006e6e <HAL_TIM_PWM_Start_DMA+0x156>
    {
      return HAL_ERROR;
 8006e6a:	2301      	movs	r3, #1
 8006e6c:	e139      	b.n	80070e2 <HAL_TIM_PWM_Start_DMA+0x3ca>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8006e6e:	68bb      	ldr	r3, [r7, #8]
 8006e70:	2b00      	cmp	r3, #0
 8006e72:	d104      	bne.n	8006e7e <HAL_TIM_PWM_Start_DMA+0x166>
 8006e74:	68fb      	ldr	r3, [r7, #12]
 8006e76:	2202      	movs	r2, #2
 8006e78:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8006e7c:	e026      	b.n	8006ecc <HAL_TIM_PWM_Start_DMA+0x1b4>
 8006e7e:	68bb      	ldr	r3, [r7, #8]
 8006e80:	2b04      	cmp	r3, #4
 8006e82:	d104      	bne.n	8006e8e <HAL_TIM_PWM_Start_DMA+0x176>
 8006e84:	68fb      	ldr	r3, [r7, #12]
 8006e86:	2202      	movs	r2, #2
 8006e88:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8006e8c:	e01e      	b.n	8006ecc <HAL_TIM_PWM_Start_DMA+0x1b4>
 8006e8e:	68bb      	ldr	r3, [r7, #8]
 8006e90:	2b08      	cmp	r3, #8
 8006e92:	d104      	bne.n	8006e9e <HAL_TIM_PWM_Start_DMA+0x186>
 8006e94:	68fb      	ldr	r3, [r7, #12]
 8006e96:	2202      	movs	r2, #2
 8006e98:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8006e9c:	e016      	b.n	8006ecc <HAL_TIM_PWM_Start_DMA+0x1b4>
 8006e9e:	68bb      	ldr	r3, [r7, #8]
 8006ea0:	2b0c      	cmp	r3, #12
 8006ea2:	d104      	bne.n	8006eae <HAL_TIM_PWM_Start_DMA+0x196>
 8006ea4:	68fb      	ldr	r3, [r7, #12]
 8006ea6:	2202      	movs	r2, #2
 8006ea8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8006eac:	e00e      	b.n	8006ecc <HAL_TIM_PWM_Start_DMA+0x1b4>
 8006eae:	68bb      	ldr	r3, [r7, #8]
 8006eb0:	2b10      	cmp	r3, #16
 8006eb2:	d104      	bne.n	8006ebe <HAL_TIM_PWM_Start_DMA+0x1a6>
 8006eb4:	68fb      	ldr	r3, [r7, #12]
 8006eb6:	2202      	movs	r2, #2
 8006eb8:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8006ebc:	e006      	b.n	8006ecc <HAL_TIM_PWM_Start_DMA+0x1b4>
 8006ebe:	68fb      	ldr	r3, [r7, #12]
 8006ec0:	2202      	movs	r2, #2
 8006ec2:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8006ec6:	e001      	b.n	8006ecc <HAL_TIM_PWM_Start_DMA+0x1b4>
    }
  }
  else
  {
    return HAL_ERROR;
 8006ec8:	2301      	movs	r3, #1
 8006eca:	e10a      	b.n	80070e2 <HAL_TIM_PWM_Start_DMA+0x3ca>
  }

  switch (Channel)
 8006ecc:	68bb      	ldr	r3, [r7, #8]
 8006ece:	2b0c      	cmp	r3, #12
 8006ed0:	f200 80ae 	bhi.w	8007030 <HAL_TIM_PWM_Start_DMA+0x318>
 8006ed4:	a201      	add	r2, pc, #4	; (adr r2, 8006edc <HAL_TIM_PWM_Start_DMA+0x1c4>)
 8006ed6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006eda:	bf00      	nop
 8006edc:	08006f11 	.word	0x08006f11
 8006ee0:	08007031 	.word	0x08007031
 8006ee4:	08007031 	.word	0x08007031
 8006ee8:	08007031 	.word	0x08007031
 8006eec:	08006f59 	.word	0x08006f59
 8006ef0:	08007031 	.word	0x08007031
 8006ef4:	08007031 	.word	0x08007031
 8006ef8:	08007031 	.word	0x08007031
 8006efc:	08006fa1 	.word	0x08006fa1
 8006f00:	08007031 	.word	0x08007031
 8006f04:	08007031 	.word	0x08007031
 8006f08:	08007031 	.word	0x08007031
 8006f0c:	08006fe9 	.word	0x08006fe9
  {
    case TIM_CHANNEL_1:
    {
      /* Set the DMA compare callbacks */
      htim->hdma[TIM_DMA_ID_CC1]->XferCpltCallback = TIM_DMADelayPulseCplt;
 8006f10:	68fb      	ldr	r3, [r7, #12]
 8006f12:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006f14:	4a75      	ldr	r2, [pc, #468]	; (80070ec <HAL_TIM_PWM_Start_DMA+0x3d4>)
 8006f16:	62da      	str	r2, [r3, #44]	; 0x2c
      htim->hdma[TIM_DMA_ID_CC1]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
 8006f18:	68fb      	ldr	r3, [r7, #12]
 8006f1a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006f1c:	4a74      	ldr	r2, [pc, #464]	; (80070f0 <HAL_TIM_PWM_Start_DMA+0x3d8>)
 8006f1e:	631a      	str	r2, [r3, #48]	; 0x30

      /* Set the DMA error callback */
      htim->hdma[TIM_DMA_ID_CC1]->XferErrorCallback = TIM_DMAError ;
 8006f20:	68fb      	ldr	r3, [r7, #12]
 8006f22:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006f24:	4a73      	ldr	r2, [pc, #460]	; (80070f4 <HAL_TIM_PWM_Start_DMA+0x3dc>)
 8006f26:	635a      	str	r2, [r3, #52]	; 0x34

      /* Enable the DMA channel */
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC1], (uint32_t)pData, (uint32_t)&htim->Instance->CCR1,
 8006f28:	68fb      	ldr	r3, [r7, #12]
 8006f2a:	6a58      	ldr	r0, [r3, #36]	; 0x24
 8006f2c:	6879      	ldr	r1, [r7, #4]
 8006f2e:	68fb      	ldr	r3, [r7, #12]
 8006f30:	681b      	ldr	r3, [r3, #0]
 8006f32:	3334      	adds	r3, #52	; 0x34
 8006f34:	461a      	mov	r2, r3
 8006f36:	887b      	ldrh	r3, [r7, #2]
 8006f38:	f7fe f80a 	bl	8004f50 <HAL_DMA_Start_IT>
 8006f3c:	4603      	mov	r3, r0
 8006f3e:	2b00      	cmp	r3, #0
 8006f40:	d001      	beq.n	8006f46 <HAL_TIM_PWM_Start_DMA+0x22e>
                           Length) != HAL_OK)
      {
        /* Return error status */
        return HAL_ERROR;
 8006f42:	2301      	movs	r3, #1
 8006f44:	e0cd      	b.n	80070e2 <HAL_TIM_PWM_Start_DMA+0x3ca>
      }

      /* Enable the TIM Capture/Compare 1 DMA request */
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC1);
 8006f46:	68fb      	ldr	r3, [r7, #12]
 8006f48:	681b      	ldr	r3, [r3, #0]
 8006f4a:	68da      	ldr	r2, [r3, #12]
 8006f4c:	68fb      	ldr	r3, [r7, #12]
 8006f4e:	681b      	ldr	r3, [r3, #0]
 8006f50:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8006f54:	60da      	str	r2, [r3, #12]
      break;
 8006f56:	e06e      	b.n	8007036 <HAL_TIM_PWM_Start_DMA+0x31e>
    }

    case TIM_CHANNEL_2:
    {
      /* Set the DMA compare callbacks */
      htim->hdma[TIM_DMA_ID_CC2]->XferCpltCallback = TIM_DMADelayPulseCplt;
 8006f58:	68fb      	ldr	r3, [r7, #12]
 8006f5a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006f5c:	4a63      	ldr	r2, [pc, #396]	; (80070ec <HAL_TIM_PWM_Start_DMA+0x3d4>)
 8006f5e:	62da      	str	r2, [r3, #44]	; 0x2c
      htim->hdma[TIM_DMA_ID_CC2]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
 8006f60:	68fb      	ldr	r3, [r7, #12]
 8006f62:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006f64:	4a62      	ldr	r2, [pc, #392]	; (80070f0 <HAL_TIM_PWM_Start_DMA+0x3d8>)
 8006f66:	631a      	str	r2, [r3, #48]	; 0x30

      /* Set the DMA error callback */
      htim->hdma[TIM_DMA_ID_CC2]->XferErrorCallback = TIM_DMAError ;
 8006f68:	68fb      	ldr	r3, [r7, #12]
 8006f6a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006f6c:	4a61      	ldr	r2, [pc, #388]	; (80070f4 <HAL_TIM_PWM_Start_DMA+0x3dc>)
 8006f6e:	635a      	str	r2, [r3, #52]	; 0x34

      /* Enable the DMA channel */
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC2], (uint32_t)pData, (uint32_t)&htim->Instance->CCR2,
 8006f70:	68fb      	ldr	r3, [r7, #12]
 8006f72:	6a98      	ldr	r0, [r3, #40]	; 0x28
 8006f74:	6879      	ldr	r1, [r7, #4]
 8006f76:	68fb      	ldr	r3, [r7, #12]
 8006f78:	681b      	ldr	r3, [r3, #0]
 8006f7a:	3338      	adds	r3, #56	; 0x38
 8006f7c:	461a      	mov	r2, r3
 8006f7e:	887b      	ldrh	r3, [r7, #2]
 8006f80:	f7fd ffe6 	bl	8004f50 <HAL_DMA_Start_IT>
 8006f84:	4603      	mov	r3, r0
 8006f86:	2b00      	cmp	r3, #0
 8006f88:	d001      	beq.n	8006f8e <HAL_TIM_PWM_Start_DMA+0x276>
                           Length) != HAL_OK)
      {
        /* Return error status */
        return HAL_ERROR;
 8006f8a:	2301      	movs	r3, #1
 8006f8c:	e0a9      	b.n	80070e2 <HAL_TIM_PWM_Start_DMA+0x3ca>
      }
      /* Enable the TIM Capture/Compare 2 DMA request */
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC2);
 8006f8e:	68fb      	ldr	r3, [r7, #12]
 8006f90:	681b      	ldr	r3, [r3, #0]
 8006f92:	68da      	ldr	r2, [r3, #12]
 8006f94:	68fb      	ldr	r3, [r7, #12]
 8006f96:	681b      	ldr	r3, [r3, #0]
 8006f98:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8006f9c:	60da      	str	r2, [r3, #12]
      break;
 8006f9e:	e04a      	b.n	8007036 <HAL_TIM_PWM_Start_DMA+0x31e>
    }

    case TIM_CHANNEL_3:
    {
      /* Set the DMA compare callbacks */
      htim->hdma[TIM_DMA_ID_CC3]->XferCpltCallback = TIM_DMADelayPulseCplt;
 8006fa0:	68fb      	ldr	r3, [r7, #12]
 8006fa2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006fa4:	4a51      	ldr	r2, [pc, #324]	; (80070ec <HAL_TIM_PWM_Start_DMA+0x3d4>)
 8006fa6:	62da      	str	r2, [r3, #44]	; 0x2c
      htim->hdma[TIM_DMA_ID_CC3]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
 8006fa8:	68fb      	ldr	r3, [r7, #12]
 8006faa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006fac:	4a50      	ldr	r2, [pc, #320]	; (80070f0 <HAL_TIM_PWM_Start_DMA+0x3d8>)
 8006fae:	631a      	str	r2, [r3, #48]	; 0x30

      /* Set the DMA error callback */
      htim->hdma[TIM_DMA_ID_CC3]->XferErrorCallback = TIM_DMAError ;
 8006fb0:	68fb      	ldr	r3, [r7, #12]
 8006fb2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006fb4:	4a4f      	ldr	r2, [pc, #316]	; (80070f4 <HAL_TIM_PWM_Start_DMA+0x3dc>)
 8006fb6:	635a      	str	r2, [r3, #52]	; 0x34

      /* Enable the DMA channel */
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC3], (uint32_t)pData, (uint32_t)&htim->Instance->CCR3,
 8006fb8:	68fb      	ldr	r3, [r7, #12]
 8006fba:	6ad8      	ldr	r0, [r3, #44]	; 0x2c
 8006fbc:	6879      	ldr	r1, [r7, #4]
 8006fbe:	68fb      	ldr	r3, [r7, #12]
 8006fc0:	681b      	ldr	r3, [r3, #0]
 8006fc2:	333c      	adds	r3, #60	; 0x3c
 8006fc4:	461a      	mov	r2, r3
 8006fc6:	887b      	ldrh	r3, [r7, #2]
 8006fc8:	f7fd ffc2 	bl	8004f50 <HAL_DMA_Start_IT>
 8006fcc:	4603      	mov	r3, r0
 8006fce:	2b00      	cmp	r3, #0
 8006fd0:	d001      	beq.n	8006fd6 <HAL_TIM_PWM_Start_DMA+0x2be>
                           Length) != HAL_OK)
      {
        /* Return error status */
        return HAL_ERROR;
 8006fd2:	2301      	movs	r3, #1
 8006fd4:	e085      	b.n	80070e2 <HAL_TIM_PWM_Start_DMA+0x3ca>
      }
      /* Enable the TIM Output Capture/Compare 3 request */
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC3);
 8006fd6:	68fb      	ldr	r3, [r7, #12]
 8006fd8:	681b      	ldr	r3, [r3, #0]
 8006fda:	68da      	ldr	r2, [r3, #12]
 8006fdc:	68fb      	ldr	r3, [r7, #12]
 8006fde:	681b      	ldr	r3, [r3, #0]
 8006fe0:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8006fe4:	60da      	str	r2, [r3, #12]
      break;
 8006fe6:	e026      	b.n	8007036 <HAL_TIM_PWM_Start_DMA+0x31e>
    }

    case TIM_CHANNEL_4:
    {
      /* Set the DMA compare callbacks */
      htim->hdma[TIM_DMA_ID_CC4]->XferCpltCallback = TIM_DMADelayPulseCplt;
 8006fe8:	68fb      	ldr	r3, [r7, #12]
 8006fea:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006fec:	4a3f      	ldr	r2, [pc, #252]	; (80070ec <HAL_TIM_PWM_Start_DMA+0x3d4>)
 8006fee:	62da      	str	r2, [r3, #44]	; 0x2c
      htim->hdma[TIM_DMA_ID_CC4]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
 8006ff0:	68fb      	ldr	r3, [r7, #12]
 8006ff2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006ff4:	4a3e      	ldr	r2, [pc, #248]	; (80070f0 <HAL_TIM_PWM_Start_DMA+0x3d8>)
 8006ff6:	631a      	str	r2, [r3, #48]	; 0x30

      /* Set the DMA error callback */
      htim->hdma[TIM_DMA_ID_CC4]->XferErrorCallback = TIM_DMAError ;
 8006ff8:	68fb      	ldr	r3, [r7, #12]
 8006ffa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006ffc:	4a3d      	ldr	r2, [pc, #244]	; (80070f4 <HAL_TIM_PWM_Start_DMA+0x3dc>)
 8006ffe:	635a      	str	r2, [r3, #52]	; 0x34

      /* Enable the DMA channel */
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC4], (uint32_t)pData, (uint32_t)&htim->Instance->CCR4,
 8007000:	68fb      	ldr	r3, [r7, #12]
 8007002:	6b18      	ldr	r0, [r3, #48]	; 0x30
 8007004:	6879      	ldr	r1, [r7, #4]
 8007006:	68fb      	ldr	r3, [r7, #12]
 8007008:	681b      	ldr	r3, [r3, #0]
 800700a:	3340      	adds	r3, #64	; 0x40
 800700c:	461a      	mov	r2, r3
 800700e:	887b      	ldrh	r3, [r7, #2]
 8007010:	f7fd ff9e 	bl	8004f50 <HAL_DMA_Start_IT>
 8007014:	4603      	mov	r3, r0
 8007016:	2b00      	cmp	r3, #0
 8007018:	d001      	beq.n	800701e <HAL_TIM_PWM_Start_DMA+0x306>
                           Length) != HAL_OK)
      {
        /* Return error status */
        return HAL_ERROR;
 800701a:	2301      	movs	r3, #1
 800701c:	e061      	b.n	80070e2 <HAL_TIM_PWM_Start_DMA+0x3ca>
      }
      /* Enable the TIM Capture/Compare 4 DMA request */
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC4);
 800701e:	68fb      	ldr	r3, [r7, #12]
 8007020:	681b      	ldr	r3, [r3, #0]
 8007022:	68da      	ldr	r2, [r3, #12]
 8007024:	68fb      	ldr	r3, [r7, #12]
 8007026:	681b      	ldr	r3, [r3, #0]
 8007028:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 800702c:	60da      	str	r2, [r3, #12]
      break;
 800702e:	e002      	b.n	8007036 <HAL_TIM_PWM_Start_DMA+0x31e>
    }

    default:
      status = HAL_ERROR;
 8007030:	2301      	movs	r3, #1
 8007032:	75fb      	strb	r3, [r7, #23]
      break;
 8007034:	bf00      	nop
  }

  if (status == HAL_OK)
 8007036:	7dfb      	ldrb	r3, [r7, #23]
 8007038:	2b00      	cmp	r3, #0
 800703a:	d151      	bne.n	80070e0 <HAL_TIM_PWM_Start_DMA+0x3c8>
  {
    /* Enable the Capture compare channel */
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800703c:	68fb      	ldr	r3, [r7, #12]
 800703e:	681b      	ldr	r3, [r3, #0]
 8007040:	2201      	movs	r2, #1
 8007042:	68b9      	ldr	r1, [r7, #8]
 8007044:	4618      	mov	r0, r3
 8007046:	f000 ff85 	bl	8007f54 <TIM_CCxChannelCmd>

    if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 800704a:	68fb      	ldr	r3, [r7, #12]
 800704c:	681b      	ldr	r3, [r3, #0]
 800704e:	4a2a      	ldr	r2, [pc, #168]	; (80070f8 <HAL_TIM_PWM_Start_DMA+0x3e0>)
 8007050:	4293      	cmp	r3, r2
 8007052:	d009      	beq.n	8007068 <HAL_TIM_PWM_Start_DMA+0x350>
 8007054:	68fb      	ldr	r3, [r7, #12]
 8007056:	681b      	ldr	r3, [r3, #0]
 8007058:	4a28      	ldr	r2, [pc, #160]	; (80070fc <HAL_TIM_PWM_Start_DMA+0x3e4>)
 800705a:	4293      	cmp	r3, r2
 800705c:	d004      	beq.n	8007068 <HAL_TIM_PWM_Start_DMA+0x350>
 800705e:	68fb      	ldr	r3, [r7, #12]
 8007060:	681b      	ldr	r3, [r3, #0]
 8007062:	4a27      	ldr	r2, [pc, #156]	; (8007100 <HAL_TIM_PWM_Start_DMA+0x3e8>)
 8007064:	4293      	cmp	r3, r2
 8007066:	d101      	bne.n	800706c <HAL_TIM_PWM_Start_DMA+0x354>
 8007068:	2301      	movs	r3, #1
 800706a:	e000      	b.n	800706e <HAL_TIM_PWM_Start_DMA+0x356>
 800706c:	2300      	movs	r3, #0
 800706e:	2b00      	cmp	r3, #0
 8007070:	d007      	beq.n	8007082 <HAL_TIM_PWM_Start_DMA+0x36a>
    {
      /* Enable the main output */
      __HAL_TIM_MOE_ENABLE(htim);
 8007072:	68fb      	ldr	r3, [r7, #12]
 8007074:	681b      	ldr	r3, [r3, #0]
 8007076:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8007078:	68fb      	ldr	r3, [r7, #12]
 800707a:	681b      	ldr	r3, [r3, #0]
 800707c:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8007080:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
    if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8007082:	68fb      	ldr	r3, [r7, #12]
 8007084:	681b      	ldr	r3, [r3, #0]
 8007086:	4a1c      	ldr	r2, [pc, #112]	; (80070f8 <HAL_TIM_PWM_Start_DMA+0x3e0>)
 8007088:	4293      	cmp	r3, r2
 800708a:	d009      	beq.n	80070a0 <HAL_TIM_PWM_Start_DMA+0x388>
 800708c:	68fb      	ldr	r3, [r7, #12]
 800708e:	681b      	ldr	r3, [r3, #0]
 8007090:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007094:	d004      	beq.n	80070a0 <HAL_TIM_PWM_Start_DMA+0x388>
 8007096:	68fb      	ldr	r3, [r7, #12]
 8007098:	681b      	ldr	r3, [r3, #0]
 800709a:	4a18      	ldr	r2, [pc, #96]	; (80070fc <HAL_TIM_PWM_Start_DMA+0x3e4>)
 800709c:	4293      	cmp	r3, r2
 800709e:	d115      	bne.n	80070cc <HAL_TIM_PWM_Start_DMA+0x3b4>
    {
      tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80070a0:	68fb      	ldr	r3, [r7, #12]
 80070a2:	681b      	ldr	r3, [r3, #0]
 80070a4:	689a      	ldr	r2, [r3, #8]
 80070a6:	4b17      	ldr	r3, [pc, #92]	; (8007104 <HAL_TIM_PWM_Start_DMA+0x3ec>)
 80070a8:	4013      	ands	r3, r2
 80070aa:	613b      	str	r3, [r7, #16]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80070ac:	693b      	ldr	r3, [r7, #16]
 80070ae:	2b06      	cmp	r3, #6
 80070b0:	d015      	beq.n	80070de <HAL_TIM_PWM_Start_DMA+0x3c6>
 80070b2:	693b      	ldr	r3, [r7, #16]
 80070b4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80070b8:	d011      	beq.n	80070de <HAL_TIM_PWM_Start_DMA+0x3c6>
      {
        __HAL_TIM_ENABLE(htim);
 80070ba:	68fb      	ldr	r3, [r7, #12]
 80070bc:	681b      	ldr	r3, [r3, #0]
 80070be:	681a      	ldr	r2, [r3, #0]
 80070c0:	68fb      	ldr	r3, [r7, #12]
 80070c2:	681b      	ldr	r3, [r3, #0]
 80070c4:	f042 0201 	orr.w	r2, r2, #1
 80070c8:	601a      	str	r2, [r3, #0]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80070ca:	e008      	b.n	80070de <HAL_TIM_PWM_Start_DMA+0x3c6>
      }
    }
    else
    {
      __HAL_TIM_ENABLE(htim);
 80070cc:	68fb      	ldr	r3, [r7, #12]
 80070ce:	681b      	ldr	r3, [r3, #0]
 80070d0:	681a      	ldr	r2, [r3, #0]
 80070d2:	68fb      	ldr	r3, [r7, #12]
 80070d4:	681b      	ldr	r3, [r3, #0]
 80070d6:	f042 0201 	orr.w	r2, r2, #1
 80070da:	601a      	str	r2, [r3, #0]
 80070dc:	e000      	b.n	80070e0 <HAL_TIM_PWM_Start_DMA+0x3c8>
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80070de:	bf00      	nop
    }
  }

  /* Return function status */
  return status;
 80070e0:	7dfb      	ldrb	r3, [r7, #23]
}
 80070e2:	4618      	mov	r0, r3
 80070e4:	3718      	adds	r7, #24
 80070e6:	46bd      	mov	sp, r7
 80070e8:	bd80      	pop	{r7, pc}
 80070ea:	bf00      	nop
 80070ec:	0800774d 	.word	0x0800774d
 80070f0:	080077f5 	.word	0x080077f5
 80070f4:	080076bb 	.word	0x080076bb
 80070f8:	40012c00 	.word	0x40012c00
 80070fc:	40014000 	.word	0x40014000
 8007100:	40014400 	.word	0x40014400
 8007104:	00010007 	.word	0x00010007

08007108 <HAL_TIM_PWM_Stop_DMA>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Stop_DMA(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8007108:	b580      	push	{r7, lr}
 800710a:	b084      	sub	sp, #16
 800710c:	af00      	add	r7, sp, #0
 800710e:	6078      	str	r0, [r7, #4]
 8007110:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8007112:	2300      	movs	r3, #0
 8007114:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  switch (Channel)
 8007116:	683b      	ldr	r3, [r7, #0]
 8007118:	2b0c      	cmp	r3, #12
 800711a:	d855      	bhi.n	80071c8 <HAL_TIM_PWM_Stop_DMA+0xc0>
 800711c:	a201      	add	r2, pc, #4	; (adr r2, 8007124 <HAL_TIM_PWM_Stop_DMA+0x1c>)
 800711e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007122:	bf00      	nop
 8007124:	08007159 	.word	0x08007159
 8007128:	080071c9 	.word	0x080071c9
 800712c:	080071c9 	.word	0x080071c9
 8007130:	080071c9 	.word	0x080071c9
 8007134:	08007175 	.word	0x08007175
 8007138:	080071c9 	.word	0x080071c9
 800713c:	080071c9 	.word	0x080071c9
 8007140:	080071c9 	.word	0x080071c9
 8007144:	08007191 	.word	0x08007191
 8007148:	080071c9 	.word	0x080071c9
 800714c:	080071c9 	.word	0x080071c9
 8007150:	080071c9 	.word	0x080071c9
 8007154:	080071ad 	.word	0x080071ad
  {
    case TIM_CHANNEL_1:
    {
      /* Disable the TIM Capture/Compare 1 DMA request */
      __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC1);
 8007158:	687b      	ldr	r3, [r7, #4]
 800715a:	681b      	ldr	r3, [r3, #0]
 800715c:	68da      	ldr	r2, [r3, #12]
 800715e:	687b      	ldr	r3, [r7, #4]
 8007160:	681b      	ldr	r3, [r3, #0]
 8007162:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 8007166:	60da      	str	r2, [r3, #12]
      (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC1]);
 8007168:	687b      	ldr	r3, [r7, #4]
 800716a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800716c:	4618      	mov	r0, r3
 800716e:	f7fd ff4f 	bl	8005010 <HAL_DMA_Abort_IT>
      break;
 8007172:	e02c      	b.n	80071ce <HAL_TIM_PWM_Stop_DMA+0xc6>
    }

    case TIM_CHANNEL_2:
    {
      /* Disable the TIM Capture/Compare 2 DMA request */
      __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC2);
 8007174:	687b      	ldr	r3, [r7, #4]
 8007176:	681b      	ldr	r3, [r3, #0]
 8007178:	68da      	ldr	r2, [r3, #12]
 800717a:	687b      	ldr	r3, [r7, #4]
 800717c:	681b      	ldr	r3, [r3, #0]
 800717e:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8007182:	60da      	str	r2, [r3, #12]
      (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC2]);
 8007184:	687b      	ldr	r3, [r7, #4]
 8007186:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007188:	4618      	mov	r0, r3
 800718a:	f7fd ff41 	bl	8005010 <HAL_DMA_Abort_IT>
      break;
 800718e:	e01e      	b.n	80071ce <HAL_TIM_PWM_Stop_DMA+0xc6>
    }

    case TIM_CHANNEL_3:
    {
      /* Disable the TIM Capture/Compare 3 DMA request */
      __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC3);
 8007190:	687b      	ldr	r3, [r7, #4]
 8007192:	681b      	ldr	r3, [r3, #0]
 8007194:	68da      	ldr	r2, [r3, #12]
 8007196:	687b      	ldr	r3, [r7, #4]
 8007198:	681b      	ldr	r3, [r3, #0]
 800719a:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800719e:	60da      	str	r2, [r3, #12]
      (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC3]);
 80071a0:	687b      	ldr	r3, [r7, #4]
 80071a2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80071a4:	4618      	mov	r0, r3
 80071a6:	f7fd ff33 	bl	8005010 <HAL_DMA_Abort_IT>
      break;
 80071aa:	e010      	b.n	80071ce <HAL_TIM_PWM_Stop_DMA+0xc6>
    }

    case TIM_CHANNEL_4:
    {
      /* Disable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC4);
 80071ac:	687b      	ldr	r3, [r7, #4]
 80071ae:	681b      	ldr	r3, [r3, #0]
 80071b0:	68da      	ldr	r2, [r3, #12]
 80071b2:	687b      	ldr	r3, [r7, #4]
 80071b4:	681b      	ldr	r3, [r3, #0]
 80071b6:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 80071ba:	60da      	str	r2, [r3, #12]
      (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC4]);
 80071bc:	687b      	ldr	r3, [r7, #4]
 80071be:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80071c0:	4618      	mov	r0, r3
 80071c2:	f7fd ff25 	bl	8005010 <HAL_DMA_Abort_IT>
      break;
 80071c6:	e002      	b.n	80071ce <HAL_TIM_PWM_Stop_DMA+0xc6>
    }

    default:
      status = HAL_ERROR;
 80071c8:	2301      	movs	r3, #1
 80071ca:	73fb      	strb	r3, [r7, #15]
      break;
 80071cc:	bf00      	nop
  }

  if (status == HAL_OK)
 80071ce:	7bfb      	ldrb	r3, [r7, #15]
 80071d0:	2b00      	cmp	r3, #0
 80071d2:	d176      	bne.n	80072c2 <HAL_TIM_PWM_Stop_DMA+0x1ba>
  {
    /* Disable the Capture compare channel */
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 80071d4:	687b      	ldr	r3, [r7, #4]
 80071d6:	681b      	ldr	r3, [r3, #0]
 80071d8:	2200      	movs	r2, #0
 80071da:	6839      	ldr	r1, [r7, #0]
 80071dc:	4618      	mov	r0, r3
 80071de:	f000 feb9 	bl	8007f54 <TIM_CCxChannelCmd>

    if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 80071e2:	687b      	ldr	r3, [r7, #4]
 80071e4:	681b      	ldr	r3, [r3, #0]
 80071e6:	4a39      	ldr	r2, [pc, #228]	; (80072cc <HAL_TIM_PWM_Stop_DMA+0x1c4>)
 80071e8:	4293      	cmp	r3, r2
 80071ea:	d009      	beq.n	8007200 <HAL_TIM_PWM_Stop_DMA+0xf8>
 80071ec:	687b      	ldr	r3, [r7, #4]
 80071ee:	681b      	ldr	r3, [r3, #0]
 80071f0:	4a37      	ldr	r2, [pc, #220]	; (80072d0 <HAL_TIM_PWM_Stop_DMA+0x1c8>)
 80071f2:	4293      	cmp	r3, r2
 80071f4:	d004      	beq.n	8007200 <HAL_TIM_PWM_Stop_DMA+0xf8>
 80071f6:	687b      	ldr	r3, [r7, #4]
 80071f8:	681b      	ldr	r3, [r3, #0]
 80071fa:	4a36      	ldr	r2, [pc, #216]	; (80072d4 <HAL_TIM_PWM_Stop_DMA+0x1cc>)
 80071fc:	4293      	cmp	r3, r2
 80071fe:	d101      	bne.n	8007204 <HAL_TIM_PWM_Stop_DMA+0xfc>
 8007200:	2301      	movs	r3, #1
 8007202:	e000      	b.n	8007206 <HAL_TIM_PWM_Stop_DMA+0xfe>
 8007204:	2300      	movs	r3, #0
 8007206:	2b00      	cmp	r3, #0
 8007208:	d017      	beq.n	800723a <HAL_TIM_PWM_Stop_DMA+0x132>
    {
      /* Disable the Main Output */
      __HAL_TIM_MOE_DISABLE(htim);
 800720a:	687b      	ldr	r3, [r7, #4]
 800720c:	681b      	ldr	r3, [r3, #0]
 800720e:	6a1a      	ldr	r2, [r3, #32]
 8007210:	f241 1311 	movw	r3, #4369	; 0x1111
 8007214:	4013      	ands	r3, r2
 8007216:	2b00      	cmp	r3, #0
 8007218:	d10f      	bne.n	800723a <HAL_TIM_PWM_Stop_DMA+0x132>
 800721a:	687b      	ldr	r3, [r7, #4]
 800721c:	681b      	ldr	r3, [r3, #0]
 800721e:	6a1a      	ldr	r2, [r3, #32]
 8007220:	f240 4344 	movw	r3, #1092	; 0x444
 8007224:	4013      	ands	r3, r2
 8007226:	2b00      	cmp	r3, #0
 8007228:	d107      	bne.n	800723a <HAL_TIM_PWM_Stop_DMA+0x132>
 800722a:	687b      	ldr	r3, [r7, #4]
 800722c:	681b      	ldr	r3, [r3, #0]
 800722e:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8007230:	687b      	ldr	r3, [r7, #4]
 8007232:	681b      	ldr	r3, [r3, #0]
 8007234:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8007238:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* Disable the Peripheral */
    __HAL_TIM_DISABLE(htim);
 800723a:	687b      	ldr	r3, [r7, #4]
 800723c:	681b      	ldr	r3, [r3, #0]
 800723e:	6a1a      	ldr	r2, [r3, #32]
 8007240:	f241 1311 	movw	r3, #4369	; 0x1111
 8007244:	4013      	ands	r3, r2
 8007246:	2b00      	cmp	r3, #0
 8007248:	d10f      	bne.n	800726a <HAL_TIM_PWM_Stop_DMA+0x162>
 800724a:	687b      	ldr	r3, [r7, #4]
 800724c:	681b      	ldr	r3, [r3, #0]
 800724e:	6a1a      	ldr	r2, [r3, #32]
 8007250:	f240 4344 	movw	r3, #1092	; 0x444
 8007254:	4013      	ands	r3, r2
 8007256:	2b00      	cmp	r3, #0
 8007258:	d107      	bne.n	800726a <HAL_TIM_PWM_Stop_DMA+0x162>
 800725a:	687b      	ldr	r3, [r7, #4]
 800725c:	681b      	ldr	r3, [r3, #0]
 800725e:	681a      	ldr	r2, [r3, #0]
 8007260:	687b      	ldr	r3, [r7, #4]
 8007262:	681b      	ldr	r3, [r3, #0]
 8007264:	f022 0201 	bic.w	r2, r2, #1
 8007268:	601a      	str	r2, [r3, #0]

    /* Set the TIM channel state */
    TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 800726a:	683b      	ldr	r3, [r7, #0]
 800726c:	2b00      	cmp	r3, #0
 800726e:	d104      	bne.n	800727a <HAL_TIM_PWM_Stop_DMA+0x172>
 8007270:	687b      	ldr	r3, [r7, #4]
 8007272:	2201      	movs	r2, #1
 8007274:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8007278:	e023      	b.n	80072c2 <HAL_TIM_PWM_Stop_DMA+0x1ba>
 800727a:	683b      	ldr	r3, [r7, #0]
 800727c:	2b04      	cmp	r3, #4
 800727e:	d104      	bne.n	800728a <HAL_TIM_PWM_Stop_DMA+0x182>
 8007280:	687b      	ldr	r3, [r7, #4]
 8007282:	2201      	movs	r2, #1
 8007284:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8007288:	e01b      	b.n	80072c2 <HAL_TIM_PWM_Stop_DMA+0x1ba>
 800728a:	683b      	ldr	r3, [r7, #0]
 800728c:	2b08      	cmp	r3, #8
 800728e:	d104      	bne.n	800729a <HAL_TIM_PWM_Stop_DMA+0x192>
 8007290:	687b      	ldr	r3, [r7, #4]
 8007292:	2201      	movs	r2, #1
 8007294:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8007298:	e013      	b.n	80072c2 <HAL_TIM_PWM_Stop_DMA+0x1ba>
 800729a:	683b      	ldr	r3, [r7, #0]
 800729c:	2b0c      	cmp	r3, #12
 800729e:	d104      	bne.n	80072aa <HAL_TIM_PWM_Stop_DMA+0x1a2>
 80072a0:	687b      	ldr	r3, [r7, #4]
 80072a2:	2201      	movs	r2, #1
 80072a4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 80072a8:	e00b      	b.n	80072c2 <HAL_TIM_PWM_Stop_DMA+0x1ba>
 80072aa:	683b      	ldr	r3, [r7, #0]
 80072ac:	2b10      	cmp	r3, #16
 80072ae:	d104      	bne.n	80072ba <HAL_TIM_PWM_Stop_DMA+0x1b2>
 80072b0:	687b      	ldr	r3, [r7, #4]
 80072b2:	2201      	movs	r2, #1
 80072b4:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80072b8:	e003      	b.n	80072c2 <HAL_TIM_PWM_Stop_DMA+0x1ba>
 80072ba:	687b      	ldr	r3, [r7, #4]
 80072bc:	2201      	movs	r2, #1
 80072be:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  }

  /* Return function status */
  return status;
 80072c2:	7bfb      	ldrb	r3, [r7, #15]
}
 80072c4:	4618      	mov	r0, r3
 80072c6:	3710      	adds	r7, #16
 80072c8:	46bd      	mov	sp, r7
 80072ca:	bd80      	pop	{r7, pc}
 80072cc:	40012c00 	.word	0x40012c00
 80072d0:	40014000 	.word	0x40014000
 80072d4:	40014400 	.word	0x40014400

080072d8 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 80072d8:	b580      	push	{r7, lr}
 80072da:	b086      	sub	sp, #24
 80072dc:	af00      	add	r7, sp, #0
 80072de:	60f8      	str	r0, [r7, #12]
 80072e0:	60b9      	str	r1, [r7, #8]
 80072e2:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80072e4:	2300      	movs	r3, #0
 80072e6:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 80072e8:	68fb      	ldr	r3, [r7, #12]
 80072ea:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80072ee:	2b01      	cmp	r3, #1
 80072f0:	d101      	bne.n	80072f6 <HAL_TIM_PWM_ConfigChannel+0x1e>
 80072f2:	2302      	movs	r3, #2
 80072f4:	e0ff      	b.n	80074f6 <HAL_TIM_PWM_ConfigChannel+0x21e>
 80072f6:	68fb      	ldr	r3, [r7, #12]
 80072f8:	2201      	movs	r2, #1
 80072fa:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 80072fe:	687b      	ldr	r3, [r7, #4]
 8007300:	2b14      	cmp	r3, #20
 8007302:	f200 80f0 	bhi.w	80074e6 <HAL_TIM_PWM_ConfigChannel+0x20e>
 8007306:	a201      	add	r2, pc, #4	; (adr r2, 800730c <HAL_TIM_PWM_ConfigChannel+0x34>)
 8007308:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800730c:	08007361 	.word	0x08007361
 8007310:	080074e7 	.word	0x080074e7
 8007314:	080074e7 	.word	0x080074e7
 8007318:	080074e7 	.word	0x080074e7
 800731c:	080073a1 	.word	0x080073a1
 8007320:	080074e7 	.word	0x080074e7
 8007324:	080074e7 	.word	0x080074e7
 8007328:	080074e7 	.word	0x080074e7
 800732c:	080073e3 	.word	0x080073e3
 8007330:	080074e7 	.word	0x080074e7
 8007334:	080074e7 	.word	0x080074e7
 8007338:	080074e7 	.word	0x080074e7
 800733c:	08007423 	.word	0x08007423
 8007340:	080074e7 	.word	0x080074e7
 8007344:	080074e7 	.word	0x080074e7
 8007348:	080074e7 	.word	0x080074e7
 800734c:	08007465 	.word	0x08007465
 8007350:	080074e7 	.word	0x080074e7
 8007354:	080074e7 	.word	0x080074e7
 8007358:	080074e7 	.word	0x080074e7
 800735c:	080074a5 	.word	0x080074a5
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8007360:	68fb      	ldr	r3, [r7, #12]
 8007362:	681b      	ldr	r3, [r3, #0]
 8007364:	68b9      	ldr	r1, [r7, #8]
 8007366:	4618      	mov	r0, r3
 8007368:	f000 fadc 	bl	8007924 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 800736c:	68fb      	ldr	r3, [r7, #12]
 800736e:	681b      	ldr	r3, [r3, #0]
 8007370:	699a      	ldr	r2, [r3, #24]
 8007372:	68fb      	ldr	r3, [r7, #12]
 8007374:	681b      	ldr	r3, [r3, #0]
 8007376:	f042 0208 	orr.w	r2, r2, #8
 800737a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 800737c:	68fb      	ldr	r3, [r7, #12]
 800737e:	681b      	ldr	r3, [r3, #0]
 8007380:	699a      	ldr	r2, [r3, #24]
 8007382:	68fb      	ldr	r3, [r7, #12]
 8007384:	681b      	ldr	r3, [r3, #0]
 8007386:	f022 0204 	bic.w	r2, r2, #4
 800738a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 800738c:	68fb      	ldr	r3, [r7, #12]
 800738e:	681b      	ldr	r3, [r3, #0]
 8007390:	6999      	ldr	r1, [r3, #24]
 8007392:	68bb      	ldr	r3, [r7, #8]
 8007394:	691a      	ldr	r2, [r3, #16]
 8007396:	68fb      	ldr	r3, [r7, #12]
 8007398:	681b      	ldr	r3, [r3, #0]
 800739a:	430a      	orrs	r2, r1
 800739c:	619a      	str	r2, [r3, #24]
      break;
 800739e:	e0a5      	b.n	80074ec <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 80073a0:	68fb      	ldr	r3, [r7, #12]
 80073a2:	681b      	ldr	r3, [r3, #0]
 80073a4:	68b9      	ldr	r1, [r7, #8]
 80073a6:	4618      	mov	r0, r3
 80073a8:	f000 fb38 	bl	8007a1c <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 80073ac:	68fb      	ldr	r3, [r7, #12]
 80073ae:	681b      	ldr	r3, [r3, #0]
 80073b0:	699a      	ldr	r2, [r3, #24]
 80073b2:	68fb      	ldr	r3, [r7, #12]
 80073b4:	681b      	ldr	r3, [r3, #0]
 80073b6:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80073ba:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 80073bc:	68fb      	ldr	r3, [r7, #12]
 80073be:	681b      	ldr	r3, [r3, #0]
 80073c0:	699a      	ldr	r2, [r3, #24]
 80073c2:	68fb      	ldr	r3, [r7, #12]
 80073c4:	681b      	ldr	r3, [r3, #0]
 80073c6:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80073ca:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 80073cc:	68fb      	ldr	r3, [r7, #12]
 80073ce:	681b      	ldr	r3, [r3, #0]
 80073d0:	6999      	ldr	r1, [r3, #24]
 80073d2:	68bb      	ldr	r3, [r7, #8]
 80073d4:	691b      	ldr	r3, [r3, #16]
 80073d6:	021a      	lsls	r2, r3, #8
 80073d8:	68fb      	ldr	r3, [r7, #12]
 80073da:	681b      	ldr	r3, [r3, #0]
 80073dc:	430a      	orrs	r2, r1
 80073de:	619a      	str	r2, [r3, #24]
      break;
 80073e0:	e084      	b.n	80074ec <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 80073e2:	68fb      	ldr	r3, [r7, #12]
 80073e4:	681b      	ldr	r3, [r3, #0]
 80073e6:	68b9      	ldr	r1, [r7, #8]
 80073e8:	4618      	mov	r0, r3
 80073ea:	f000 fb91 	bl	8007b10 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 80073ee:	68fb      	ldr	r3, [r7, #12]
 80073f0:	681b      	ldr	r3, [r3, #0]
 80073f2:	69da      	ldr	r2, [r3, #28]
 80073f4:	68fb      	ldr	r3, [r7, #12]
 80073f6:	681b      	ldr	r3, [r3, #0]
 80073f8:	f042 0208 	orr.w	r2, r2, #8
 80073fc:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 80073fe:	68fb      	ldr	r3, [r7, #12]
 8007400:	681b      	ldr	r3, [r3, #0]
 8007402:	69da      	ldr	r2, [r3, #28]
 8007404:	68fb      	ldr	r3, [r7, #12]
 8007406:	681b      	ldr	r3, [r3, #0]
 8007408:	f022 0204 	bic.w	r2, r2, #4
 800740c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800740e:	68fb      	ldr	r3, [r7, #12]
 8007410:	681b      	ldr	r3, [r3, #0]
 8007412:	69d9      	ldr	r1, [r3, #28]
 8007414:	68bb      	ldr	r3, [r7, #8]
 8007416:	691a      	ldr	r2, [r3, #16]
 8007418:	68fb      	ldr	r3, [r7, #12]
 800741a:	681b      	ldr	r3, [r3, #0]
 800741c:	430a      	orrs	r2, r1
 800741e:	61da      	str	r2, [r3, #28]
      break;
 8007420:	e064      	b.n	80074ec <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8007422:	68fb      	ldr	r3, [r7, #12]
 8007424:	681b      	ldr	r3, [r3, #0]
 8007426:	68b9      	ldr	r1, [r7, #8]
 8007428:	4618      	mov	r0, r3
 800742a:	f000 fbe9 	bl	8007c00 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800742e:	68fb      	ldr	r3, [r7, #12]
 8007430:	681b      	ldr	r3, [r3, #0]
 8007432:	69da      	ldr	r2, [r3, #28]
 8007434:	68fb      	ldr	r3, [r7, #12]
 8007436:	681b      	ldr	r3, [r3, #0]
 8007438:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800743c:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800743e:	68fb      	ldr	r3, [r7, #12]
 8007440:	681b      	ldr	r3, [r3, #0]
 8007442:	69da      	ldr	r2, [r3, #28]
 8007444:	68fb      	ldr	r3, [r7, #12]
 8007446:	681b      	ldr	r3, [r3, #0]
 8007448:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800744c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800744e:	68fb      	ldr	r3, [r7, #12]
 8007450:	681b      	ldr	r3, [r3, #0]
 8007452:	69d9      	ldr	r1, [r3, #28]
 8007454:	68bb      	ldr	r3, [r7, #8]
 8007456:	691b      	ldr	r3, [r3, #16]
 8007458:	021a      	lsls	r2, r3, #8
 800745a:	68fb      	ldr	r3, [r7, #12]
 800745c:	681b      	ldr	r3, [r3, #0]
 800745e:	430a      	orrs	r2, r1
 8007460:	61da      	str	r2, [r3, #28]
      break;
 8007462:	e043      	b.n	80074ec <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 8007464:	68fb      	ldr	r3, [r7, #12]
 8007466:	681b      	ldr	r3, [r3, #0]
 8007468:	68b9      	ldr	r1, [r7, #8]
 800746a:	4618      	mov	r0, r3
 800746c:	f000 fc26 	bl	8007cbc <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 8007470:	68fb      	ldr	r3, [r7, #12]
 8007472:	681b      	ldr	r3, [r3, #0]
 8007474:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8007476:	68fb      	ldr	r3, [r7, #12]
 8007478:	681b      	ldr	r3, [r3, #0]
 800747a:	f042 0208 	orr.w	r2, r2, #8
 800747e:	655a      	str	r2, [r3, #84]	; 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 8007480:	68fb      	ldr	r3, [r7, #12]
 8007482:	681b      	ldr	r3, [r3, #0]
 8007484:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8007486:	68fb      	ldr	r3, [r7, #12]
 8007488:	681b      	ldr	r3, [r3, #0]
 800748a:	f022 0204 	bic.w	r2, r2, #4
 800748e:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 8007490:	68fb      	ldr	r3, [r7, #12]
 8007492:	681b      	ldr	r3, [r3, #0]
 8007494:	6d59      	ldr	r1, [r3, #84]	; 0x54
 8007496:	68bb      	ldr	r3, [r7, #8]
 8007498:	691a      	ldr	r2, [r3, #16]
 800749a:	68fb      	ldr	r3, [r7, #12]
 800749c:	681b      	ldr	r3, [r3, #0]
 800749e:	430a      	orrs	r2, r1
 80074a0:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 80074a2:	e023      	b.n	80074ec <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 80074a4:	68fb      	ldr	r3, [r7, #12]
 80074a6:	681b      	ldr	r3, [r3, #0]
 80074a8:	68b9      	ldr	r1, [r7, #8]
 80074aa:	4618      	mov	r0, r3
 80074ac:	f000 fc5e 	bl	8007d6c <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 80074b0:	68fb      	ldr	r3, [r7, #12]
 80074b2:	681b      	ldr	r3, [r3, #0]
 80074b4:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 80074b6:	68fb      	ldr	r3, [r7, #12]
 80074b8:	681b      	ldr	r3, [r3, #0]
 80074ba:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80074be:	655a      	str	r2, [r3, #84]	; 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 80074c0:	68fb      	ldr	r3, [r7, #12]
 80074c2:	681b      	ldr	r3, [r3, #0]
 80074c4:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 80074c6:	68fb      	ldr	r3, [r7, #12]
 80074c8:	681b      	ldr	r3, [r3, #0]
 80074ca:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80074ce:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 80074d0:	68fb      	ldr	r3, [r7, #12]
 80074d2:	681b      	ldr	r3, [r3, #0]
 80074d4:	6d59      	ldr	r1, [r3, #84]	; 0x54
 80074d6:	68bb      	ldr	r3, [r7, #8]
 80074d8:	691b      	ldr	r3, [r3, #16]
 80074da:	021a      	lsls	r2, r3, #8
 80074dc:	68fb      	ldr	r3, [r7, #12]
 80074de:	681b      	ldr	r3, [r3, #0]
 80074e0:	430a      	orrs	r2, r1
 80074e2:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 80074e4:	e002      	b.n	80074ec <HAL_TIM_PWM_ConfigChannel+0x214>
    }

    default:
      status = HAL_ERROR;
 80074e6:	2301      	movs	r3, #1
 80074e8:	75fb      	strb	r3, [r7, #23]
      break;
 80074ea:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 80074ec:	68fb      	ldr	r3, [r7, #12]
 80074ee:	2200      	movs	r2, #0
 80074f0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 80074f4:	7dfb      	ldrb	r3, [r7, #23]
}
 80074f6:	4618      	mov	r0, r3
 80074f8:	3718      	adds	r7, #24
 80074fa:	46bd      	mov	sp, r7
 80074fc:	bd80      	pop	{r7, pc}
 80074fe:	bf00      	nop

08007500 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8007500:	b580      	push	{r7, lr}
 8007502:	b084      	sub	sp, #16
 8007504:	af00      	add	r7, sp, #0
 8007506:	6078      	str	r0, [r7, #4]
 8007508:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800750a:	2300      	movs	r3, #0
 800750c:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800750e:	687b      	ldr	r3, [r7, #4]
 8007510:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8007514:	2b01      	cmp	r3, #1
 8007516:	d101      	bne.n	800751c <HAL_TIM_ConfigClockSource+0x1c>
 8007518:	2302      	movs	r3, #2
 800751a:	e0b6      	b.n	800768a <HAL_TIM_ConfigClockSource+0x18a>
 800751c:	687b      	ldr	r3, [r7, #4]
 800751e:	2201      	movs	r2, #1
 8007520:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8007524:	687b      	ldr	r3, [r7, #4]
 8007526:	2202      	movs	r2, #2
 8007528:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 800752c:	687b      	ldr	r3, [r7, #4]
 800752e:	681b      	ldr	r3, [r3, #0]
 8007530:	689b      	ldr	r3, [r3, #8]
 8007532:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8007534:	68bb      	ldr	r3, [r7, #8]
 8007536:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800753a:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 800753e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8007540:	68bb      	ldr	r3, [r7, #8]
 8007542:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8007546:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8007548:	687b      	ldr	r3, [r7, #4]
 800754a:	681b      	ldr	r3, [r3, #0]
 800754c:	68ba      	ldr	r2, [r7, #8]
 800754e:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8007550:	683b      	ldr	r3, [r7, #0]
 8007552:	681b      	ldr	r3, [r3, #0]
 8007554:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8007558:	d03e      	beq.n	80075d8 <HAL_TIM_ConfigClockSource+0xd8>
 800755a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800755e:	f200 8087 	bhi.w	8007670 <HAL_TIM_ConfigClockSource+0x170>
 8007562:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8007566:	f000 8086 	beq.w	8007676 <HAL_TIM_ConfigClockSource+0x176>
 800756a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800756e:	d87f      	bhi.n	8007670 <HAL_TIM_ConfigClockSource+0x170>
 8007570:	2b70      	cmp	r3, #112	; 0x70
 8007572:	d01a      	beq.n	80075aa <HAL_TIM_ConfigClockSource+0xaa>
 8007574:	2b70      	cmp	r3, #112	; 0x70
 8007576:	d87b      	bhi.n	8007670 <HAL_TIM_ConfigClockSource+0x170>
 8007578:	2b60      	cmp	r3, #96	; 0x60
 800757a:	d050      	beq.n	800761e <HAL_TIM_ConfigClockSource+0x11e>
 800757c:	2b60      	cmp	r3, #96	; 0x60
 800757e:	d877      	bhi.n	8007670 <HAL_TIM_ConfigClockSource+0x170>
 8007580:	2b50      	cmp	r3, #80	; 0x50
 8007582:	d03c      	beq.n	80075fe <HAL_TIM_ConfigClockSource+0xfe>
 8007584:	2b50      	cmp	r3, #80	; 0x50
 8007586:	d873      	bhi.n	8007670 <HAL_TIM_ConfigClockSource+0x170>
 8007588:	2b40      	cmp	r3, #64	; 0x40
 800758a:	d058      	beq.n	800763e <HAL_TIM_ConfigClockSource+0x13e>
 800758c:	2b40      	cmp	r3, #64	; 0x40
 800758e:	d86f      	bhi.n	8007670 <HAL_TIM_ConfigClockSource+0x170>
 8007590:	2b30      	cmp	r3, #48	; 0x30
 8007592:	d064      	beq.n	800765e <HAL_TIM_ConfigClockSource+0x15e>
 8007594:	2b30      	cmp	r3, #48	; 0x30
 8007596:	d86b      	bhi.n	8007670 <HAL_TIM_ConfigClockSource+0x170>
 8007598:	2b20      	cmp	r3, #32
 800759a:	d060      	beq.n	800765e <HAL_TIM_ConfigClockSource+0x15e>
 800759c:	2b20      	cmp	r3, #32
 800759e:	d867      	bhi.n	8007670 <HAL_TIM_ConfigClockSource+0x170>
 80075a0:	2b00      	cmp	r3, #0
 80075a2:	d05c      	beq.n	800765e <HAL_TIM_ConfigClockSource+0x15e>
 80075a4:	2b10      	cmp	r3, #16
 80075a6:	d05a      	beq.n	800765e <HAL_TIM_ConfigClockSource+0x15e>
 80075a8:	e062      	b.n	8007670 <HAL_TIM_ConfigClockSource+0x170>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80075aa:	687b      	ldr	r3, [r7, #4]
 80075ac:	6818      	ldr	r0, [r3, #0]
 80075ae:	683b      	ldr	r3, [r7, #0]
 80075b0:	6899      	ldr	r1, [r3, #8]
 80075b2:	683b      	ldr	r3, [r7, #0]
 80075b4:	685a      	ldr	r2, [r3, #4]
 80075b6:	683b      	ldr	r3, [r7, #0]
 80075b8:	68db      	ldr	r3, [r3, #12]
 80075ba:	f000 fcab 	bl	8007f14 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 80075be:	687b      	ldr	r3, [r7, #4]
 80075c0:	681b      	ldr	r3, [r3, #0]
 80075c2:	689b      	ldr	r3, [r3, #8]
 80075c4:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80075c6:	68bb      	ldr	r3, [r7, #8]
 80075c8:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 80075cc:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 80075ce:	687b      	ldr	r3, [r7, #4]
 80075d0:	681b      	ldr	r3, [r3, #0]
 80075d2:	68ba      	ldr	r2, [r7, #8]
 80075d4:	609a      	str	r2, [r3, #8]
      break;
 80075d6:	e04f      	b.n	8007678 <HAL_TIM_ConfigClockSource+0x178>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80075d8:	687b      	ldr	r3, [r7, #4]
 80075da:	6818      	ldr	r0, [r3, #0]
 80075dc:	683b      	ldr	r3, [r7, #0]
 80075de:	6899      	ldr	r1, [r3, #8]
 80075e0:	683b      	ldr	r3, [r7, #0]
 80075e2:	685a      	ldr	r2, [r3, #4]
 80075e4:	683b      	ldr	r3, [r7, #0]
 80075e6:	68db      	ldr	r3, [r3, #12]
 80075e8:	f000 fc94 	bl	8007f14 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80075ec:	687b      	ldr	r3, [r7, #4]
 80075ee:	681b      	ldr	r3, [r3, #0]
 80075f0:	689a      	ldr	r2, [r3, #8]
 80075f2:	687b      	ldr	r3, [r7, #4]
 80075f4:	681b      	ldr	r3, [r3, #0]
 80075f6:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80075fa:	609a      	str	r2, [r3, #8]
      break;
 80075fc:	e03c      	b.n	8007678 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80075fe:	687b      	ldr	r3, [r7, #4]
 8007600:	6818      	ldr	r0, [r3, #0]
 8007602:	683b      	ldr	r3, [r7, #0]
 8007604:	6859      	ldr	r1, [r3, #4]
 8007606:	683b      	ldr	r3, [r7, #0]
 8007608:	68db      	ldr	r3, [r3, #12]
 800760a:	461a      	mov	r2, r3
 800760c:	f000 fc08 	bl	8007e20 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8007610:	687b      	ldr	r3, [r7, #4]
 8007612:	681b      	ldr	r3, [r3, #0]
 8007614:	2150      	movs	r1, #80	; 0x50
 8007616:	4618      	mov	r0, r3
 8007618:	f000 fc61 	bl	8007ede <TIM_ITRx_SetConfig>
      break;
 800761c:	e02c      	b.n	8007678 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 800761e:	687b      	ldr	r3, [r7, #4]
 8007620:	6818      	ldr	r0, [r3, #0]
 8007622:	683b      	ldr	r3, [r7, #0]
 8007624:	6859      	ldr	r1, [r3, #4]
 8007626:	683b      	ldr	r3, [r7, #0]
 8007628:	68db      	ldr	r3, [r3, #12]
 800762a:	461a      	mov	r2, r3
 800762c:	f000 fc27 	bl	8007e7e <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8007630:	687b      	ldr	r3, [r7, #4]
 8007632:	681b      	ldr	r3, [r3, #0]
 8007634:	2160      	movs	r1, #96	; 0x60
 8007636:	4618      	mov	r0, r3
 8007638:	f000 fc51 	bl	8007ede <TIM_ITRx_SetConfig>
      break;
 800763c:	e01c      	b.n	8007678 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800763e:	687b      	ldr	r3, [r7, #4]
 8007640:	6818      	ldr	r0, [r3, #0]
 8007642:	683b      	ldr	r3, [r7, #0]
 8007644:	6859      	ldr	r1, [r3, #4]
 8007646:	683b      	ldr	r3, [r7, #0]
 8007648:	68db      	ldr	r3, [r3, #12]
 800764a:	461a      	mov	r2, r3
 800764c:	f000 fbe8 	bl	8007e20 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8007650:	687b      	ldr	r3, [r7, #4]
 8007652:	681b      	ldr	r3, [r3, #0]
 8007654:	2140      	movs	r1, #64	; 0x40
 8007656:	4618      	mov	r0, r3
 8007658:	f000 fc41 	bl	8007ede <TIM_ITRx_SetConfig>
      break;
 800765c:	e00c      	b.n	8007678 <HAL_TIM_ConfigClockSource+0x178>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800765e:	687b      	ldr	r3, [r7, #4]
 8007660:	681a      	ldr	r2, [r3, #0]
 8007662:	683b      	ldr	r3, [r7, #0]
 8007664:	681b      	ldr	r3, [r3, #0]
 8007666:	4619      	mov	r1, r3
 8007668:	4610      	mov	r0, r2
 800766a:	f000 fc38 	bl	8007ede <TIM_ITRx_SetConfig>
      break;
 800766e:	e003      	b.n	8007678 <HAL_TIM_ConfigClockSource+0x178>
    }

    default:
      status = HAL_ERROR;
 8007670:	2301      	movs	r3, #1
 8007672:	73fb      	strb	r3, [r7, #15]
      break;
 8007674:	e000      	b.n	8007678 <HAL_TIM_ConfigClockSource+0x178>
      break;
 8007676:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8007678:	687b      	ldr	r3, [r7, #4]
 800767a:	2201      	movs	r2, #1
 800767c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8007680:	687b      	ldr	r3, [r7, #4]
 8007682:	2200      	movs	r2, #0
 8007684:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8007688:	7bfb      	ldrb	r3, [r7, #15]
}
 800768a:	4618      	mov	r0, r3
 800768c:	3710      	adds	r7, #16
 800768e:	46bd      	mov	sp, r7
 8007690:	bd80      	pop	{r7, pc}

08007692 <HAL_TIM_PWM_PulseFinishedHalfCpltCallback>:
  * @brief  PWM Pulse finished half complete callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedHalfCpltCallback(TIM_HandleTypeDef *htim)
{
 8007692:	b480      	push	{r7}
 8007694:	b083      	sub	sp, #12
 8007696:	af00      	add	r7, sp, #0
 8007698:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedHalfCpltCallback could be implemented in the user file
   */
}
 800769a:	bf00      	nop
 800769c:	370c      	adds	r7, #12
 800769e:	46bd      	mov	sp, r7
 80076a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80076a4:	4770      	bx	lr

080076a6 <HAL_TIM_ErrorCallback>:
  * @brief  Timer error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_ErrorCallback(TIM_HandleTypeDef *htim)
{
 80076a6:	b480      	push	{r7}
 80076a8:	b083      	sub	sp, #12
 80076aa:	af00      	add	r7, sp, #0
 80076ac:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_ErrorCallback could be implemented in the user file
   */
}
 80076ae:	bf00      	nop
 80076b0:	370c      	adds	r7, #12
 80076b2:	46bd      	mov	sp, r7
 80076b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80076b8:	4770      	bx	lr

080076ba <TIM_DMAError>:
  * @brief  TIM DMA error callback
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
void TIM_DMAError(DMA_HandleTypeDef *hdma)
{
 80076ba:	b580      	push	{r7, lr}
 80076bc:	b084      	sub	sp, #16
 80076be:	af00      	add	r7, sp, #0
 80076c0:	6078      	str	r0, [r7, #4]
  TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80076c2:	687b      	ldr	r3, [r7, #4]
 80076c4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80076c6:	60fb      	str	r3, [r7, #12]

  if (hdma == htim->hdma[TIM_DMA_ID_CC1])
 80076c8:	68fb      	ldr	r3, [r7, #12]
 80076ca:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80076cc:	687a      	ldr	r2, [r7, #4]
 80076ce:	429a      	cmp	r2, r3
 80076d0:	d107      	bne.n	80076e2 <TIM_DMAError+0x28>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80076d2:	68fb      	ldr	r3, [r7, #12]
 80076d4:	2201      	movs	r2, #1
 80076d6:	771a      	strb	r2, [r3, #28]
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 80076d8:	68fb      	ldr	r3, [r7, #12]
 80076da:	2201      	movs	r2, #1
 80076dc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80076e0:	e02a      	b.n	8007738 <TIM_DMAError+0x7e>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC2])
 80076e2:	68fb      	ldr	r3, [r7, #12]
 80076e4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80076e6:	687a      	ldr	r2, [r7, #4]
 80076e8:	429a      	cmp	r2, r3
 80076ea:	d107      	bne.n	80076fc <TIM_DMAError+0x42>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80076ec:	68fb      	ldr	r3, [r7, #12]
 80076ee:	2202      	movs	r2, #2
 80076f0:	771a      	strb	r2, [r3, #28]
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 80076f2:	68fb      	ldr	r3, [r7, #12]
 80076f4:	2201      	movs	r2, #1
 80076f6:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80076fa:	e01d      	b.n	8007738 <TIM_DMAError+0x7e>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC3])
 80076fc:	68fb      	ldr	r3, [r7, #12]
 80076fe:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007700:	687a      	ldr	r2, [r7, #4]
 8007702:	429a      	cmp	r2, r3
 8007704:	d107      	bne.n	8007716 <TIM_DMAError+0x5c>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8007706:	68fb      	ldr	r3, [r7, #12]
 8007708:	2204      	movs	r2, #4
 800770a:	771a      	strb	r2, [r3, #28]
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_3, HAL_TIM_CHANNEL_STATE_READY);
 800770c:	68fb      	ldr	r3, [r7, #12]
 800770e:	2201      	movs	r2, #1
 8007710:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8007714:	e010      	b.n	8007738 <TIM_DMAError+0x7e>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC4])
 8007716:	68fb      	ldr	r3, [r7, #12]
 8007718:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800771a:	687a      	ldr	r2, [r7, #4]
 800771c:	429a      	cmp	r2, r3
 800771e:	d107      	bne.n	8007730 <TIM_DMAError+0x76>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8007720:	68fb      	ldr	r3, [r7, #12]
 8007722:	2208      	movs	r2, #8
 8007724:	771a      	strb	r2, [r3, #28]
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_4, HAL_TIM_CHANNEL_STATE_READY);
 8007726:	68fb      	ldr	r3, [r7, #12]
 8007728:	2201      	movs	r2, #1
 800772a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 800772e:	e003      	b.n	8007738 <TIM_DMAError+0x7e>
  }
  else
  {
    htim->State = HAL_TIM_STATE_READY;
 8007730:	68fb      	ldr	r3, [r7, #12]
 8007732:	2201      	movs	r2, #1
 8007734:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  }

#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
  htim->ErrorCallback(htim);
#else
  HAL_TIM_ErrorCallback(htim);
 8007738:	68f8      	ldr	r0, [r7, #12]
 800773a:	f7ff ffb4 	bl	80076a6 <HAL_TIM_ErrorCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */

  htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800773e:	68fb      	ldr	r3, [r7, #12]
 8007740:	2200      	movs	r2, #0
 8007742:	771a      	strb	r2, [r3, #28]
}
 8007744:	bf00      	nop
 8007746:	3710      	adds	r7, #16
 8007748:	46bd      	mov	sp, r7
 800774a:	bd80      	pop	{r7, pc}

0800774c <TIM_DMADelayPulseCplt>:
  * @brief  TIM DMA Delay Pulse complete callback.
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
static void TIM_DMADelayPulseCplt(DMA_HandleTypeDef *hdma)
{
 800774c:	b580      	push	{r7, lr}
 800774e:	b084      	sub	sp, #16
 8007750:	af00      	add	r7, sp, #0
 8007752:	6078      	str	r0, [r7, #4]
  TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8007754:	687b      	ldr	r3, [r7, #4]
 8007756:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007758:	60fb      	str	r3, [r7, #12]

  if (hdma == htim->hdma[TIM_DMA_ID_CC1])
 800775a:	68fb      	ldr	r3, [r7, #12]
 800775c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800775e:	687a      	ldr	r2, [r7, #4]
 8007760:	429a      	cmp	r2, r3
 8007762:	d10b      	bne.n	800777c <TIM_DMADelayPulseCplt+0x30>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8007764:	68fb      	ldr	r3, [r7, #12]
 8007766:	2201      	movs	r2, #1
 8007768:	771a      	strb	r2, [r3, #28]

    if (hdma->Init.Mode == DMA_NORMAL)
 800776a:	687b      	ldr	r3, [r7, #4]
 800776c:	69db      	ldr	r3, [r3, #28]
 800776e:	2b00      	cmp	r3, #0
 8007770:	d136      	bne.n	80077e0 <TIM_DMADelayPulseCplt+0x94>
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8007772:	68fb      	ldr	r3, [r7, #12]
 8007774:	2201      	movs	r2, #1
 8007776:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800777a:	e031      	b.n	80077e0 <TIM_DMADelayPulseCplt+0x94>
    }
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC2])
 800777c:	68fb      	ldr	r3, [r7, #12]
 800777e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007780:	687a      	ldr	r2, [r7, #4]
 8007782:	429a      	cmp	r2, r3
 8007784:	d10b      	bne.n	800779e <TIM_DMADelayPulseCplt+0x52>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8007786:	68fb      	ldr	r3, [r7, #12]
 8007788:	2202      	movs	r2, #2
 800778a:	771a      	strb	r2, [r3, #28]

    if (hdma->Init.Mode == DMA_NORMAL)
 800778c:	687b      	ldr	r3, [r7, #4]
 800778e:	69db      	ldr	r3, [r3, #28]
 8007790:	2b00      	cmp	r3, #0
 8007792:	d125      	bne.n	80077e0 <TIM_DMADelayPulseCplt+0x94>
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8007794:	68fb      	ldr	r3, [r7, #12]
 8007796:	2201      	movs	r2, #1
 8007798:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800779c:	e020      	b.n	80077e0 <TIM_DMADelayPulseCplt+0x94>
    }
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC3])
 800779e:	68fb      	ldr	r3, [r7, #12]
 80077a0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80077a2:	687a      	ldr	r2, [r7, #4]
 80077a4:	429a      	cmp	r2, r3
 80077a6:	d10b      	bne.n	80077c0 <TIM_DMADelayPulseCplt+0x74>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80077a8:	68fb      	ldr	r3, [r7, #12]
 80077aa:	2204      	movs	r2, #4
 80077ac:	771a      	strb	r2, [r3, #28]

    if (hdma->Init.Mode == DMA_NORMAL)
 80077ae:	687b      	ldr	r3, [r7, #4]
 80077b0:	69db      	ldr	r3, [r3, #28]
 80077b2:	2b00      	cmp	r3, #0
 80077b4:	d114      	bne.n	80077e0 <TIM_DMADelayPulseCplt+0x94>
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_3, HAL_TIM_CHANNEL_STATE_READY);
 80077b6:	68fb      	ldr	r3, [r7, #12]
 80077b8:	2201      	movs	r2, #1
 80077ba:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80077be:	e00f      	b.n	80077e0 <TIM_DMADelayPulseCplt+0x94>
    }
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC4])
 80077c0:	68fb      	ldr	r3, [r7, #12]
 80077c2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80077c4:	687a      	ldr	r2, [r7, #4]
 80077c6:	429a      	cmp	r2, r3
 80077c8:	d10a      	bne.n	80077e0 <TIM_DMADelayPulseCplt+0x94>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80077ca:	68fb      	ldr	r3, [r7, #12]
 80077cc:	2208      	movs	r2, #8
 80077ce:	771a      	strb	r2, [r3, #28]

    if (hdma->Init.Mode == DMA_NORMAL)
 80077d0:	687b      	ldr	r3, [r7, #4]
 80077d2:	69db      	ldr	r3, [r3, #28]
 80077d4:	2b00      	cmp	r3, #0
 80077d6:	d103      	bne.n	80077e0 <TIM_DMADelayPulseCplt+0x94>
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_4, HAL_TIM_CHANNEL_STATE_READY);
 80077d8:	68fb      	ldr	r3, [r7, #12]
 80077da:	2201      	movs	r2, #1
 80077dc:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  }

#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
  htim->PWM_PulseFinishedCallback(htim);
#else
  HAL_TIM_PWM_PulseFinishedCallback(htim);
 80077e0:	68f8      	ldr	r0, [r7, #12]
 80077e2:	f001 faf3 	bl	8008dcc <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */

  htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80077e6:	68fb      	ldr	r3, [r7, #12]
 80077e8:	2200      	movs	r2, #0
 80077ea:	771a      	strb	r2, [r3, #28]
}
 80077ec:	bf00      	nop
 80077ee:	3710      	adds	r7, #16
 80077f0:	46bd      	mov	sp, r7
 80077f2:	bd80      	pop	{r7, pc}

080077f4 <TIM_DMADelayPulseHalfCplt>:
  * @brief  TIM DMA Delay Pulse half complete callback.
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
void TIM_DMADelayPulseHalfCplt(DMA_HandleTypeDef *hdma)
{
 80077f4:	b580      	push	{r7, lr}
 80077f6:	b084      	sub	sp, #16
 80077f8:	af00      	add	r7, sp, #0
 80077fa:	6078      	str	r0, [r7, #4]
  TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80077fc:	687b      	ldr	r3, [r7, #4]
 80077fe:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007800:	60fb      	str	r3, [r7, #12]

  if (hdma == htim->hdma[TIM_DMA_ID_CC1])
 8007802:	68fb      	ldr	r3, [r7, #12]
 8007804:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007806:	687a      	ldr	r2, [r7, #4]
 8007808:	429a      	cmp	r2, r3
 800780a:	d103      	bne.n	8007814 <TIM_DMADelayPulseHalfCplt+0x20>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800780c:	68fb      	ldr	r3, [r7, #12]
 800780e:	2201      	movs	r2, #1
 8007810:	771a      	strb	r2, [r3, #28]
 8007812:	e019      	b.n	8007848 <TIM_DMADelayPulseHalfCplt+0x54>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC2])
 8007814:	68fb      	ldr	r3, [r7, #12]
 8007816:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007818:	687a      	ldr	r2, [r7, #4]
 800781a:	429a      	cmp	r2, r3
 800781c:	d103      	bne.n	8007826 <TIM_DMADelayPulseHalfCplt+0x32>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800781e:	68fb      	ldr	r3, [r7, #12]
 8007820:	2202      	movs	r2, #2
 8007822:	771a      	strb	r2, [r3, #28]
 8007824:	e010      	b.n	8007848 <TIM_DMADelayPulseHalfCplt+0x54>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC3])
 8007826:	68fb      	ldr	r3, [r7, #12]
 8007828:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800782a:	687a      	ldr	r2, [r7, #4]
 800782c:	429a      	cmp	r2, r3
 800782e:	d103      	bne.n	8007838 <TIM_DMADelayPulseHalfCplt+0x44>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8007830:	68fb      	ldr	r3, [r7, #12]
 8007832:	2204      	movs	r2, #4
 8007834:	771a      	strb	r2, [r3, #28]
 8007836:	e007      	b.n	8007848 <TIM_DMADelayPulseHalfCplt+0x54>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC4])
 8007838:	68fb      	ldr	r3, [r7, #12]
 800783a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800783c:	687a      	ldr	r2, [r7, #4]
 800783e:	429a      	cmp	r2, r3
 8007840:	d102      	bne.n	8007848 <TIM_DMADelayPulseHalfCplt+0x54>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8007842:	68fb      	ldr	r3, [r7, #12]
 8007844:	2208      	movs	r2, #8
 8007846:	771a      	strb	r2, [r3, #28]
  }

#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
  htim->PWM_PulseFinishedHalfCpltCallback(htim);
#else
  HAL_TIM_PWM_PulseFinishedHalfCpltCallback(htim);
 8007848:	68f8      	ldr	r0, [r7, #12]
 800784a:	f7ff ff22 	bl	8007692 <HAL_TIM_PWM_PulseFinishedHalfCpltCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */

  htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800784e:	68fb      	ldr	r3, [r7, #12]
 8007850:	2200      	movs	r2, #0
 8007852:	771a      	strb	r2, [r3, #28]
}
 8007854:	bf00      	nop
 8007856:	3710      	adds	r7, #16
 8007858:	46bd      	mov	sp, r7
 800785a:	bd80      	pop	{r7, pc}

0800785c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 800785c:	b480      	push	{r7}
 800785e:	b085      	sub	sp, #20
 8007860:	af00      	add	r7, sp, #0
 8007862:	6078      	str	r0, [r7, #4]
 8007864:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8007866:	687b      	ldr	r3, [r7, #4]
 8007868:	681b      	ldr	r3, [r3, #0]
 800786a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800786c:	687b      	ldr	r3, [r7, #4]
 800786e:	4a2a      	ldr	r2, [pc, #168]	; (8007918 <TIM_Base_SetConfig+0xbc>)
 8007870:	4293      	cmp	r3, r2
 8007872:	d003      	beq.n	800787c <TIM_Base_SetConfig+0x20>
 8007874:	687b      	ldr	r3, [r7, #4]
 8007876:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800787a:	d108      	bne.n	800788e <TIM_Base_SetConfig+0x32>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800787c:	68fb      	ldr	r3, [r7, #12]
 800787e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007882:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8007884:	683b      	ldr	r3, [r7, #0]
 8007886:	685b      	ldr	r3, [r3, #4]
 8007888:	68fa      	ldr	r2, [r7, #12]
 800788a:	4313      	orrs	r3, r2
 800788c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800788e:	687b      	ldr	r3, [r7, #4]
 8007890:	4a21      	ldr	r2, [pc, #132]	; (8007918 <TIM_Base_SetConfig+0xbc>)
 8007892:	4293      	cmp	r3, r2
 8007894:	d00b      	beq.n	80078ae <TIM_Base_SetConfig+0x52>
 8007896:	687b      	ldr	r3, [r7, #4]
 8007898:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800789c:	d007      	beq.n	80078ae <TIM_Base_SetConfig+0x52>
 800789e:	687b      	ldr	r3, [r7, #4]
 80078a0:	4a1e      	ldr	r2, [pc, #120]	; (800791c <TIM_Base_SetConfig+0xc0>)
 80078a2:	4293      	cmp	r3, r2
 80078a4:	d003      	beq.n	80078ae <TIM_Base_SetConfig+0x52>
 80078a6:	687b      	ldr	r3, [r7, #4]
 80078a8:	4a1d      	ldr	r2, [pc, #116]	; (8007920 <TIM_Base_SetConfig+0xc4>)
 80078aa:	4293      	cmp	r3, r2
 80078ac:	d108      	bne.n	80078c0 <TIM_Base_SetConfig+0x64>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80078ae:	68fb      	ldr	r3, [r7, #12]
 80078b0:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80078b4:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80078b6:	683b      	ldr	r3, [r7, #0]
 80078b8:	68db      	ldr	r3, [r3, #12]
 80078ba:	68fa      	ldr	r2, [r7, #12]
 80078bc:	4313      	orrs	r3, r2
 80078be:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80078c0:	68fb      	ldr	r3, [r7, #12]
 80078c2:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 80078c6:	683b      	ldr	r3, [r7, #0]
 80078c8:	695b      	ldr	r3, [r3, #20]
 80078ca:	4313      	orrs	r3, r2
 80078cc:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80078ce:	687b      	ldr	r3, [r7, #4]
 80078d0:	68fa      	ldr	r2, [r7, #12]
 80078d2:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80078d4:	683b      	ldr	r3, [r7, #0]
 80078d6:	689a      	ldr	r2, [r3, #8]
 80078d8:	687b      	ldr	r3, [r7, #4]
 80078da:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80078dc:	683b      	ldr	r3, [r7, #0]
 80078de:	681a      	ldr	r2, [r3, #0]
 80078e0:	687b      	ldr	r3, [r7, #4]
 80078e2:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80078e4:	687b      	ldr	r3, [r7, #4]
 80078e6:	4a0c      	ldr	r2, [pc, #48]	; (8007918 <TIM_Base_SetConfig+0xbc>)
 80078e8:	4293      	cmp	r3, r2
 80078ea:	d007      	beq.n	80078fc <TIM_Base_SetConfig+0xa0>
 80078ec:	687b      	ldr	r3, [r7, #4]
 80078ee:	4a0b      	ldr	r2, [pc, #44]	; (800791c <TIM_Base_SetConfig+0xc0>)
 80078f0:	4293      	cmp	r3, r2
 80078f2:	d003      	beq.n	80078fc <TIM_Base_SetConfig+0xa0>
 80078f4:	687b      	ldr	r3, [r7, #4]
 80078f6:	4a0a      	ldr	r2, [pc, #40]	; (8007920 <TIM_Base_SetConfig+0xc4>)
 80078f8:	4293      	cmp	r3, r2
 80078fa:	d103      	bne.n	8007904 <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80078fc:	683b      	ldr	r3, [r7, #0]
 80078fe:	691a      	ldr	r2, [r3, #16]
 8007900:	687b      	ldr	r3, [r7, #4]
 8007902:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8007904:	687b      	ldr	r3, [r7, #4]
 8007906:	2201      	movs	r2, #1
 8007908:	615a      	str	r2, [r3, #20]
}
 800790a:	bf00      	nop
 800790c:	3714      	adds	r7, #20
 800790e:	46bd      	mov	sp, r7
 8007910:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007914:	4770      	bx	lr
 8007916:	bf00      	nop
 8007918:	40012c00 	.word	0x40012c00
 800791c:	40014000 	.word	0x40014000
 8007920:	40014400 	.word	0x40014400

08007924 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8007924:	b480      	push	{r7}
 8007926:	b087      	sub	sp, #28
 8007928:	af00      	add	r7, sp, #0
 800792a:	6078      	str	r0, [r7, #4]
 800792c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800792e:	687b      	ldr	r3, [r7, #4]
 8007930:	6a1b      	ldr	r3, [r3, #32]
 8007932:	f023 0201 	bic.w	r2, r3, #1
 8007936:	687b      	ldr	r3, [r7, #4]
 8007938:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800793a:	687b      	ldr	r3, [r7, #4]
 800793c:	6a1b      	ldr	r3, [r3, #32]
 800793e:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007940:	687b      	ldr	r3, [r7, #4]
 8007942:	685b      	ldr	r3, [r3, #4]
 8007944:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8007946:	687b      	ldr	r3, [r7, #4]
 8007948:	699b      	ldr	r3, [r3, #24]
 800794a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 800794c:	68fb      	ldr	r3, [r7, #12]
 800794e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8007952:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007956:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8007958:	68fb      	ldr	r3, [r7, #12]
 800795a:	f023 0303 	bic.w	r3, r3, #3
 800795e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8007960:	683b      	ldr	r3, [r7, #0]
 8007962:	681b      	ldr	r3, [r3, #0]
 8007964:	68fa      	ldr	r2, [r7, #12]
 8007966:	4313      	orrs	r3, r2
 8007968:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800796a:	697b      	ldr	r3, [r7, #20]
 800796c:	f023 0302 	bic.w	r3, r3, #2
 8007970:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8007972:	683b      	ldr	r3, [r7, #0]
 8007974:	689b      	ldr	r3, [r3, #8]
 8007976:	697a      	ldr	r2, [r7, #20]
 8007978:	4313      	orrs	r3, r2
 800797a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 800797c:	687b      	ldr	r3, [r7, #4]
 800797e:	4a24      	ldr	r2, [pc, #144]	; (8007a10 <TIM_OC1_SetConfig+0xec>)
 8007980:	4293      	cmp	r3, r2
 8007982:	d007      	beq.n	8007994 <TIM_OC1_SetConfig+0x70>
 8007984:	687b      	ldr	r3, [r7, #4]
 8007986:	4a23      	ldr	r2, [pc, #140]	; (8007a14 <TIM_OC1_SetConfig+0xf0>)
 8007988:	4293      	cmp	r3, r2
 800798a:	d003      	beq.n	8007994 <TIM_OC1_SetConfig+0x70>
 800798c:	687b      	ldr	r3, [r7, #4]
 800798e:	4a22      	ldr	r2, [pc, #136]	; (8007a18 <TIM_OC1_SetConfig+0xf4>)
 8007990:	4293      	cmp	r3, r2
 8007992:	d10c      	bne.n	80079ae <TIM_OC1_SetConfig+0x8a>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8007994:	697b      	ldr	r3, [r7, #20]
 8007996:	f023 0308 	bic.w	r3, r3, #8
 800799a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 800799c:	683b      	ldr	r3, [r7, #0]
 800799e:	68db      	ldr	r3, [r3, #12]
 80079a0:	697a      	ldr	r2, [r7, #20]
 80079a2:	4313      	orrs	r3, r2
 80079a4:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 80079a6:	697b      	ldr	r3, [r7, #20]
 80079a8:	f023 0304 	bic.w	r3, r3, #4
 80079ac:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80079ae:	687b      	ldr	r3, [r7, #4]
 80079b0:	4a17      	ldr	r2, [pc, #92]	; (8007a10 <TIM_OC1_SetConfig+0xec>)
 80079b2:	4293      	cmp	r3, r2
 80079b4:	d007      	beq.n	80079c6 <TIM_OC1_SetConfig+0xa2>
 80079b6:	687b      	ldr	r3, [r7, #4]
 80079b8:	4a16      	ldr	r2, [pc, #88]	; (8007a14 <TIM_OC1_SetConfig+0xf0>)
 80079ba:	4293      	cmp	r3, r2
 80079bc:	d003      	beq.n	80079c6 <TIM_OC1_SetConfig+0xa2>
 80079be:	687b      	ldr	r3, [r7, #4]
 80079c0:	4a15      	ldr	r2, [pc, #84]	; (8007a18 <TIM_OC1_SetConfig+0xf4>)
 80079c2:	4293      	cmp	r3, r2
 80079c4:	d111      	bne.n	80079ea <TIM_OC1_SetConfig+0xc6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 80079c6:	693b      	ldr	r3, [r7, #16]
 80079c8:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80079cc:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 80079ce:	693b      	ldr	r3, [r7, #16]
 80079d0:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 80079d4:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 80079d6:	683b      	ldr	r3, [r7, #0]
 80079d8:	695b      	ldr	r3, [r3, #20]
 80079da:	693a      	ldr	r2, [r7, #16]
 80079dc:	4313      	orrs	r3, r2
 80079de:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 80079e0:	683b      	ldr	r3, [r7, #0]
 80079e2:	699b      	ldr	r3, [r3, #24]
 80079e4:	693a      	ldr	r2, [r7, #16]
 80079e6:	4313      	orrs	r3, r2
 80079e8:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80079ea:	687b      	ldr	r3, [r7, #4]
 80079ec:	693a      	ldr	r2, [r7, #16]
 80079ee:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80079f0:	687b      	ldr	r3, [r7, #4]
 80079f2:	68fa      	ldr	r2, [r7, #12]
 80079f4:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 80079f6:	683b      	ldr	r3, [r7, #0]
 80079f8:	685a      	ldr	r2, [r3, #4]
 80079fa:	687b      	ldr	r3, [r7, #4]
 80079fc:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80079fe:	687b      	ldr	r3, [r7, #4]
 8007a00:	697a      	ldr	r2, [r7, #20]
 8007a02:	621a      	str	r2, [r3, #32]
}
 8007a04:	bf00      	nop
 8007a06:	371c      	adds	r7, #28
 8007a08:	46bd      	mov	sp, r7
 8007a0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a0e:	4770      	bx	lr
 8007a10:	40012c00 	.word	0x40012c00
 8007a14:	40014000 	.word	0x40014000
 8007a18:	40014400 	.word	0x40014400

08007a1c <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8007a1c:	b480      	push	{r7}
 8007a1e:	b087      	sub	sp, #28
 8007a20:	af00      	add	r7, sp, #0
 8007a22:	6078      	str	r0, [r7, #4]
 8007a24:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8007a26:	687b      	ldr	r3, [r7, #4]
 8007a28:	6a1b      	ldr	r3, [r3, #32]
 8007a2a:	f023 0210 	bic.w	r2, r3, #16
 8007a2e:	687b      	ldr	r3, [r7, #4]
 8007a30:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007a32:	687b      	ldr	r3, [r7, #4]
 8007a34:	6a1b      	ldr	r3, [r3, #32]
 8007a36:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007a38:	687b      	ldr	r3, [r7, #4]
 8007a3a:	685b      	ldr	r3, [r3, #4]
 8007a3c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8007a3e:	687b      	ldr	r3, [r7, #4]
 8007a40:	699b      	ldr	r3, [r3, #24]
 8007a42:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8007a44:	68fb      	ldr	r3, [r7, #12]
 8007a46:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8007a4a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8007a4e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8007a50:	68fb      	ldr	r3, [r7, #12]
 8007a52:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8007a56:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8007a58:	683b      	ldr	r3, [r7, #0]
 8007a5a:	681b      	ldr	r3, [r3, #0]
 8007a5c:	021b      	lsls	r3, r3, #8
 8007a5e:	68fa      	ldr	r2, [r7, #12]
 8007a60:	4313      	orrs	r3, r2
 8007a62:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8007a64:	697b      	ldr	r3, [r7, #20]
 8007a66:	f023 0320 	bic.w	r3, r3, #32
 8007a6a:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8007a6c:	683b      	ldr	r3, [r7, #0]
 8007a6e:	689b      	ldr	r3, [r3, #8]
 8007a70:	011b      	lsls	r3, r3, #4
 8007a72:	697a      	ldr	r2, [r7, #20]
 8007a74:	4313      	orrs	r3, r2
 8007a76:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8007a78:	687b      	ldr	r3, [r7, #4]
 8007a7a:	4a22      	ldr	r2, [pc, #136]	; (8007b04 <TIM_OC2_SetConfig+0xe8>)
 8007a7c:	4293      	cmp	r3, r2
 8007a7e:	d10d      	bne.n	8007a9c <TIM_OC2_SetConfig+0x80>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8007a80:	697b      	ldr	r3, [r7, #20]
 8007a82:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8007a86:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8007a88:	683b      	ldr	r3, [r7, #0]
 8007a8a:	68db      	ldr	r3, [r3, #12]
 8007a8c:	011b      	lsls	r3, r3, #4
 8007a8e:	697a      	ldr	r2, [r7, #20]
 8007a90:	4313      	orrs	r3, r2
 8007a92:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8007a94:	697b      	ldr	r3, [r7, #20]
 8007a96:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8007a9a:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007a9c:	687b      	ldr	r3, [r7, #4]
 8007a9e:	4a19      	ldr	r2, [pc, #100]	; (8007b04 <TIM_OC2_SetConfig+0xe8>)
 8007aa0:	4293      	cmp	r3, r2
 8007aa2:	d007      	beq.n	8007ab4 <TIM_OC2_SetConfig+0x98>
 8007aa4:	687b      	ldr	r3, [r7, #4]
 8007aa6:	4a18      	ldr	r2, [pc, #96]	; (8007b08 <TIM_OC2_SetConfig+0xec>)
 8007aa8:	4293      	cmp	r3, r2
 8007aaa:	d003      	beq.n	8007ab4 <TIM_OC2_SetConfig+0x98>
 8007aac:	687b      	ldr	r3, [r7, #4]
 8007aae:	4a17      	ldr	r2, [pc, #92]	; (8007b0c <TIM_OC2_SetConfig+0xf0>)
 8007ab0:	4293      	cmp	r3, r2
 8007ab2:	d113      	bne.n	8007adc <TIM_OC2_SetConfig+0xc0>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8007ab4:	693b      	ldr	r3, [r7, #16]
 8007ab6:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8007aba:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8007abc:	693b      	ldr	r3, [r7, #16]
 8007abe:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8007ac2:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8007ac4:	683b      	ldr	r3, [r7, #0]
 8007ac6:	695b      	ldr	r3, [r3, #20]
 8007ac8:	009b      	lsls	r3, r3, #2
 8007aca:	693a      	ldr	r2, [r7, #16]
 8007acc:	4313      	orrs	r3, r2
 8007ace:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8007ad0:	683b      	ldr	r3, [r7, #0]
 8007ad2:	699b      	ldr	r3, [r3, #24]
 8007ad4:	009b      	lsls	r3, r3, #2
 8007ad6:	693a      	ldr	r2, [r7, #16]
 8007ad8:	4313      	orrs	r3, r2
 8007ada:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007adc:	687b      	ldr	r3, [r7, #4]
 8007ade:	693a      	ldr	r2, [r7, #16]
 8007ae0:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8007ae2:	687b      	ldr	r3, [r7, #4]
 8007ae4:	68fa      	ldr	r2, [r7, #12]
 8007ae6:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8007ae8:	683b      	ldr	r3, [r7, #0]
 8007aea:	685a      	ldr	r2, [r3, #4]
 8007aec:	687b      	ldr	r3, [r7, #4]
 8007aee:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007af0:	687b      	ldr	r3, [r7, #4]
 8007af2:	697a      	ldr	r2, [r7, #20]
 8007af4:	621a      	str	r2, [r3, #32]
}
 8007af6:	bf00      	nop
 8007af8:	371c      	adds	r7, #28
 8007afa:	46bd      	mov	sp, r7
 8007afc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b00:	4770      	bx	lr
 8007b02:	bf00      	nop
 8007b04:	40012c00 	.word	0x40012c00
 8007b08:	40014000 	.word	0x40014000
 8007b0c:	40014400 	.word	0x40014400

08007b10 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8007b10:	b480      	push	{r7}
 8007b12:	b087      	sub	sp, #28
 8007b14:	af00      	add	r7, sp, #0
 8007b16:	6078      	str	r0, [r7, #4]
 8007b18:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8007b1a:	687b      	ldr	r3, [r7, #4]
 8007b1c:	6a1b      	ldr	r3, [r3, #32]
 8007b1e:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8007b22:	687b      	ldr	r3, [r7, #4]
 8007b24:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007b26:	687b      	ldr	r3, [r7, #4]
 8007b28:	6a1b      	ldr	r3, [r3, #32]
 8007b2a:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007b2c:	687b      	ldr	r3, [r7, #4]
 8007b2e:	685b      	ldr	r3, [r3, #4]
 8007b30:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8007b32:	687b      	ldr	r3, [r7, #4]
 8007b34:	69db      	ldr	r3, [r3, #28]
 8007b36:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8007b38:	68fb      	ldr	r3, [r7, #12]
 8007b3a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8007b3e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007b42:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8007b44:	68fb      	ldr	r3, [r7, #12]
 8007b46:	f023 0303 	bic.w	r3, r3, #3
 8007b4a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8007b4c:	683b      	ldr	r3, [r7, #0]
 8007b4e:	681b      	ldr	r3, [r3, #0]
 8007b50:	68fa      	ldr	r2, [r7, #12]
 8007b52:	4313      	orrs	r3, r2
 8007b54:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8007b56:	697b      	ldr	r3, [r7, #20]
 8007b58:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8007b5c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8007b5e:	683b      	ldr	r3, [r7, #0]
 8007b60:	689b      	ldr	r3, [r3, #8]
 8007b62:	021b      	lsls	r3, r3, #8
 8007b64:	697a      	ldr	r2, [r7, #20]
 8007b66:	4313      	orrs	r3, r2
 8007b68:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8007b6a:	687b      	ldr	r3, [r7, #4]
 8007b6c:	4a21      	ldr	r2, [pc, #132]	; (8007bf4 <TIM_OC3_SetConfig+0xe4>)
 8007b6e:	4293      	cmp	r3, r2
 8007b70:	d10d      	bne.n	8007b8e <TIM_OC3_SetConfig+0x7e>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8007b72:	697b      	ldr	r3, [r7, #20]
 8007b74:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8007b78:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8007b7a:	683b      	ldr	r3, [r7, #0]
 8007b7c:	68db      	ldr	r3, [r3, #12]
 8007b7e:	021b      	lsls	r3, r3, #8
 8007b80:	697a      	ldr	r2, [r7, #20]
 8007b82:	4313      	orrs	r3, r2
 8007b84:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8007b86:	697b      	ldr	r3, [r7, #20]
 8007b88:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8007b8c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007b8e:	687b      	ldr	r3, [r7, #4]
 8007b90:	4a18      	ldr	r2, [pc, #96]	; (8007bf4 <TIM_OC3_SetConfig+0xe4>)
 8007b92:	4293      	cmp	r3, r2
 8007b94:	d007      	beq.n	8007ba6 <TIM_OC3_SetConfig+0x96>
 8007b96:	687b      	ldr	r3, [r7, #4]
 8007b98:	4a17      	ldr	r2, [pc, #92]	; (8007bf8 <TIM_OC3_SetConfig+0xe8>)
 8007b9a:	4293      	cmp	r3, r2
 8007b9c:	d003      	beq.n	8007ba6 <TIM_OC3_SetConfig+0x96>
 8007b9e:	687b      	ldr	r3, [r7, #4]
 8007ba0:	4a16      	ldr	r2, [pc, #88]	; (8007bfc <TIM_OC3_SetConfig+0xec>)
 8007ba2:	4293      	cmp	r3, r2
 8007ba4:	d113      	bne.n	8007bce <TIM_OC3_SetConfig+0xbe>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8007ba6:	693b      	ldr	r3, [r7, #16]
 8007ba8:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8007bac:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8007bae:	693b      	ldr	r3, [r7, #16]
 8007bb0:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8007bb4:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8007bb6:	683b      	ldr	r3, [r7, #0]
 8007bb8:	695b      	ldr	r3, [r3, #20]
 8007bba:	011b      	lsls	r3, r3, #4
 8007bbc:	693a      	ldr	r2, [r7, #16]
 8007bbe:	4313      	orrs	r3, r2
 8007bc0:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8007bc2:	683b      	ldr	r3, [r7, #0]
 8007bc4:	699b      	ldr	r3, [r3, #24]
 8007bc6:	011b      	lsls	r3, r3, #4
 8007bc8:	693a      	ldr	r2, [r7, #16]
 8007bca:	4313      	orrs	r3, r2
 8007bcc:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007bce:	687b      	ldr	r3, [r7, #4]
 8007bd0:	693a      	ldr	r2, [r7, #16]
 8007bd2:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8007bd4:	687b      	ldr	r3, [r7, #4]
 8007bd6:	68fa      	ldr	r2, [r7, #12]
 8007bd8:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8007bda:	683b      	ldr	r3, [r7, #0]
 8007bdc:	685a      	ldr	r2, [r3, #4]
 8007bde:	687b      	ldr	r3, [r7, #4]
 8007be0:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007be2:	687b      	ldr	r3, [r7, #4]
 8007be4:	697a      	ldr	r2, [r7, #20]
 8007be6:	621a      	str	r2, [r3, #32]
}
 8007be8:	bf00      	nop
 8007bea:	371c      	adds	r7, #28
 8007bec:	46bd      	mov	sp, r7
 8007bee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007bf2:	4770      	bx	lr
 8007bf4:	40012c00 	.word	0x40012c00
 8007bf8:	40014000 	.word	0x40014000
 8007bfc:	40014400 	.word	0x40014400

08007c00 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8007c00:	b480      	push	{r7}
 8007c02:	b087      	sub	sp, #28
 8007c04:	af00      	add	r7, sp, #0
 8007c06:	6078      	str	r0, [r7, #4]
 8007c08:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8007c0a:	687b      	ldr	r3, [r7, #4]
 8007c0c:	6a1b      	ldr	r3, [r3, #32]
 8007c0e:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8007c12:	687b      	ldr	r3, [r7, #4]
 8007c14:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007c16:	687b      	ldr	r3, [r7, #4]
 8007c18:	6a1b      	ldr	r3, [r3, #32]
 8007c1a:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007c1c:	687b      	ldr	r3, [r7, #4]
 8007c1e:	685b      	ldr	r3, [r3, #4]
 8007c20:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8007c22:	687b      	ldr	r3, [r7, #4]
 8007c24:	69db      	ldr	r3, [r3, #28]
 8007c26:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8007c28:	68fb      	ldr	r3, [r7, #12]
 8007c2a:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8007c2e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8007c32:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8007c34:	68fb      	ldr	r3, [r7, #12]
 8007c36:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8007c3a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8007c3c:	683b      	ldr	r3, [r7, #0]
 8007c3e:	681b      	ldr	r3, [r3, #0]
 8007c40:	021b      	lsls	r3, r3, #8
 8007c42:	68fa      	ldr	r2, [r7, #12]
 8007c44:	4313      	orrs	r3, r2
 8007c46:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8007c48:	693b      	ldr	r3, [r7, #16]
 8007c4a:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8007c4e:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8007c50:	683b      	ldr	r3, [r7, #0]
 8007c52:	689b      	ldr	r3, [r3, #8]
 8007c54:	031b      	lsls	r3, r3, #12
 8007c56:	693a      	ldr	r2, [r7, #16]
 8007c58:	4313      	orrs	r3, r2
 8007c5a:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007c5c:	687b      	ldr	r3, [r7, #4]
 8007c5e:	4a14      	ldr	r2, [pc, #80]	; (8007cb0 <TIM_OC4_SetConfig+0xb0>)
 8007c60:	4293      	cmp	r3, r2
 8007c62:	d007      	beq.n	8007c74 <TIM_OC4_SetConfig+0x74>
 8007c64:	687b      	ldr	r3, [r7, #4]
 8007c66:	4a13      	ldr	r2, [pc, #76]	; (8007cb4 <TIM_OC4_SetConfig+0xb4>)
 8007c68:	4293      	cmp	r3, r2
 8007c6a:	d003      	beq.n	8007c74 <TIM_OC4_SetConfig+0x74>
 8007c6c:	687b      	ldr	r3, [r7, #4]
 8007c6e:	4a12      	ldr	r2, [pc, #72]	; (8007cb8 <TIM_OC4_SetConfig+0xb8>)
 8007c70:	4293      	cmp	r3, r2
 8007c72:	d109      	bne.n	8007c88 <TIM_OC4_SetConfig+0x88>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8007c74:	697b      	ldr	r3, [r7, #20]
 8007c76:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8007c7a:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8007c7c:	683b      	ldr	r3, [r7, #0]
 8007c7e:	695b      	ldr	r3, [r3, #20]
 8007c80:	019b      	lsls	r3, r3, #6
 8007c82:	697a      	ldr	r2, [r7, #20]
 8007c84:	4313      	orrs	r3, r2
 8007c86:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007c88:	687b      	ldr	r3, [r7, #4]
 8007c8a:	697a      	ldr	r2, [r7, #20]
 8007c8c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8007c8e:	687b      	ldr	r3, [r7, #4]
 8007c90:	68fa      	ldr	r2, [r7, #12]
 8007c92:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8007c94:	683b      	ldr	r3, [r7, #0]
 8007c96:	685a      	ldr	r2, [r3, #4]
 8007c98:	687b      	ldr	r3, [r7, #4]
 8007c9a:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007c9c:	687b      	ldr	r3, [r7, #4]
 8007c9e:	693a      	ldr	r2, [r7, #16]
 8007ca0:	621a      	str	r2, [r3, #32]
}
 8007ca2:	bf00      	nop
 8007ca4:	371c      	adds	r7, #28
 8007ca6:	46bd      	mov	sp, r7
 8007ca8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007cac:	4770      	bx	lr
 8007cae:	bf00      	nop
 8007cb0:	40012c00 	.word	0x40012c00
 8007cb4:	40014000 	.word	0x40014000
 8007cb8:	40014400 	.word	0x40014400

08007cbc <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8007cbc:	b480      	push	{r7}
 8007cbe:	b087      	sub	sp, #28
 8007cc0:	af00      	add	r7, sp, #0
 8007cc2:	6078      	str	r0, [r7, #4]
 8007cc4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 8007cc6:	687b      	ldr	r3, [r7, #4]
 8007cc8:	6a1b      	ldr	r3, [r3, #32]
 8007cca:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8007cce:	687b      	ldr	r3, [r7, #4]
 8007cd0:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007cd2:	687b      	ldr	r3, [r7, #4]
 8007cd4:	6a1b      	ldr	r3, [r3, #32]
 8007cd6:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007cd8:	687b      	ldr	r3, [r7, #4]
 8007cda:	685b      	ldr	r3, [r3, #4]
 8007cdc:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8007cde:	687b      	ldr	r3, [r7, #4]
 8007ce0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007ce2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 8007ce4:	68fb      	ldr	r3, [r7, #12]
 8007ce6:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8007cea:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007cee:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8007cf0:	683b      	ldr	r3, [r7, #0]
 8007cf2:	681b      	ldr	r3, [r3, #0]
 8007cf4:	68fa      	ldr	r2, [r7, #12]
 8007cf6:	4313      	orrs	r3, r2
 8007cf8:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 8007cfa:	693b      	ldr	r3, [r7, #16]
 8007cfc:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
 8007d00:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 8007d02:	683b      	ldr	r3, [r7, #0]
 8007d04:	689b      	ldr	r3, [r3, #8]
 8007d06:	041b      	lsls	r3, r3, #16
 8007d08:	693a      	ldr	r2, [r7, #16]
 8007d0a:	4313      	orrs	r3, r2
 8007d0c:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007d0e:	687b      	ldr	r3, [r7, #4]
 8007d10:	4a13      	ldr	r2, [pc, #76]	; (8007d60 <TIM_OC5_SetConfig+0xa4>)
 8007d12:	4293      	cmp	r3, r2
 8007d14:	d007      	beq.n	8007d26 <TIM_OC5_SetConfig+0x6a>
 8007d16:	687b      	ldr	r3, [r7, #4]
 8007d18:	4a12      	ldr	r2, [pc, #72]	; (8007d64 <TIM_OC5_SetConfig+0xa8>)
 8007d1a:	4293      	cmp	r3, r2
 8007d1c:	d003      	beq.n	8007d26 <TIM_OC5_SetConfig+0x6a>
 8007d1e:	687b      	ldr	r3, [r7, #4]
 8007d20:	4a11      	ldr	r2, [pc, #68]	; (8007d68 <TIM_OC5_SetConfig+0xac>)
 8007d22:	4293      	cmp	r3, r2
 8007d24:	d109      	bne.n	8007d3a <TIM_OC5_SetConfig+0x7e>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 8007d26:	697b      	ldr	r3, [r7, #20]
 8007d28:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8007d2c:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 8007d2e:	683b      	ldr	r3, [r7, #0]
 8007d30:	695b      	ldr	r3, [r3, #20]
 8007d32:	021b      	lsls	r3, r3, #8
 8007d34:	697a      	ldr	r2, [r7, #20]
 8007d36:	4313      	orrs	r3, r2
 8007d38:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007d3a:	687b      	ldr	r3, [r7, #4]
 8007d3c:	697a      	ldr	r2, [r7, #20]
 8007d3e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8007d40:	687b      	ldr	r3, [r7, #4]
 8007d42:	68fa      	ldr	r2, [r7, #12]
 8007d44:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 8007d46:	683b      	ldr	r3, [r7, #0]
 8007d48:	685a      	ldr	r2, [r3, #4]
 8007d4a:	687b      	ldr	r3, [r7, #4]
 8007d4c:	659a      	str	r2, [r3, #88]	; 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007d4e:	687b      	ldr	r3, [r7, #4]
 8007d50:	693a      	ldr	r2, [r7, #16]
 8007d52:	621a      	str	r2, [r3, #32]
}
 8007d54:	bf00      	nop
 8007d56:	371c      	adds	r7, #28
 8007d58:	46bd      	mov	sp, r7
 8007d5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d5e:	4770      	bx	lr
 8007d60:	40012c00 	.word	0x40012c00
 8007d64:	40014000 	.word	0x40014000
 8007d68:	40014400 	.word	0x40014400

08007d6c <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8007d6c:	b480      	push	{r7}
 8007d6e:	b087      	sub	sp, #28
 8007d70:	af00      	add	r7, sp, #0
 8007d72:	6078      	str	r0, [r7, #4]
 8007d74:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 8007d76:	687b      	ldr	r3, [r7, #4]
 8007d78:	6a1b      	ldr	r3, [r3, #32]
 8007d7a:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 8007d7e:	687b      	ldr	r3, [r7, #4]
 8007d80:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007d82:	687b      	ldr	r3, [r7, #4]
 8007d84:	6a1b      	ldr	r3, [r3, #32]
 8007d86:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007d88:	687b      	ldr	r3, [r7, #4]
 8007d8a:	685b      	ldr	r3, [r3, #4]
 8007d8c:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8007d8e:	687b      	ldr	r3, [r7, #4]
 8007d90:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007d92:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 8007d94:	68fb      	ldr	r3, [r7, #12]
 8007d96:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8007d9a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8007d9e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8007da0:	683b      	ldr	r3, [r7, #0]
 8007da2:	681b      	ldr	r3, [r3, #0]
 8007da4:	021b      	lsls	r3, r3, #8
 8007da6:	68fa      	ldr	r2, [r7, #12]
 8007da8:	4313      	orrs	r3, r2
 8007daa:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 8007dac:	693b      	ldr	r3, [r7, #16]
 8007dae:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8007db2:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 8007db4:	683b      	ldr	r3, [r7, #0]
 8007db6:	689b      	ldr	r3, [r3, #8]
 8007db8:	051b      	lsls	r3, r3, #20
 8007dba:	693a      	ldr	r2, [r7, #16]
 8007dbc:	4313      	orrs	r3, r2
 8007dbe:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007dc0:	687b      	ldr	r3, [r7, #4]
 8007dc2:	4a14      	ldr	r2, [pc, #80]	; (8007e14 <TIM_OC6_SetConfig+0xa8>)
 8007dc4:	4293      	cmp	r3, r2
 8007dc6:	d007      	beq.n	8007dd8 <TIM_OC6_SetConfig+0x6c>
 8007dc8:	687b      	ldr	r3, [r7, #4]
 8007dca:	4a13      	ldr	r2, [pc, #76]	; (8007e18 <TIM_OC6_SetConfig+0xac>)
 8007dcc:	4293      	cmp	r3, r2
 8007dce:	d003      	beq.n	8007dd8 <TIM_OC6_SetConfig+0x6c>
 8007dd0:	687b      	ldr	r3, [r7, #4]
 8007dd2:	4a12      	ldr	r2, [pc, #72]	; (8007e1c <TIM_OC6_SetConfig+0xb0>)
 8007dd4:	4293      	cmp	r3, r2
 8007dd6:	d109      	bne.n	8007dec <TIM_OC6_SetConfig+0x80>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 8007dd8:	697b      	ldr	r3, [r7, #20]
 8007dda:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8007dde:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 8007de0:	683b      	ldr	r3, [r7, #0]
 8007de2:	695b      	ldr	r3, [r3, #20]
 8007de4:	029b      	lsls	r3, r3, #10
 8007de6:	697a      	ldr	r2, [r7, #20]
 8007de8:	4313      	orrs	r3, r2
 8007dea:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007dec:	687b      	ldr	r3, [r7, #4]
 8007dee:	697a      	ldr	r2, [r7, #20]
 8007df0:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8007df2:	687b      	ldr	r3, [r7, #4]
 8007df4:	68fa      	ldr	r2, [r7, #12]
 8007df6:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 8007df8:	683b      	ldr	r3, [r7, #0]
 8007dfa:	685a      	ldr	r2, [r3, #4]
 8007dfc:	687b      	ldr	r3, [r7, #4]
 8007dfe:	65da      	str	r2, [r3, #92]	; 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007e00:	687b      	ldr	r3, [r7, #4]
 8007e02:	693a      	ldr	r2, [r7, #16]
 8007e04:	621a      	str	r2, [r3, #32]
}
 8007e06:	bf00      	nop
 8007e08:	371c      	adds	r7, #28
 8007e0a:	46bd      	mov	sp, r7
 8007e0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e10:	4770      	bx	lr
 8007e12:	bf00      	nop
 8007e14:	40012c00 	.word	0x40012c00
 8007e18:	40014000 	.word	0x40014000
 8007e1c:	40014400 	.word	0x40014400

08007e20 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8007e20:	b480      	push	{r7}
 8007e22:	b087      	sub	sp, #28
 8007e24:	af00      	add	r7, sp, #0
 8007e26:	60f8      	str	r0, [r7, #12]
 8007e28:	60b9      	str	r1, [r7, #8]
 8007e2a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8007e2c:	68fb      	ldr	r3, [r7, #12]
 8007e2e:	6a1b      	ldr	r3, [r3, #32]
 8007e30:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8007e32:	68fb      	ldr	r3, [r7, #12]
 8007e34:	6a1b      	ldr	r3, [r3, #32]
 8007e36:	f023 0201 	bic.w	r2, r3, #1
 8007e3a:	68fb      	ldr	r3, [r7, #12]
 8007e3c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8007e3e:	68fb      	ldr	r3, [r7, #12]
 8007e40:	699b      	ldr	r3, [r3, #24]
 8007e42:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8007e44:	693b      	ldr	r3, [r7, #16]
 8007e46:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8007e4a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8007e4c:	687b      	ldr	r3, [r7, #4]
 8007e4e:	011b      	lsls	r3, r3, #4
 8007e50:	693a      	ldr	r2, [r7, #16]
 8007e52:	4313      	orrs	r3, r2
 8007e54:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8007e56:	697b      	ldr	r3, [r7, #20]
 8007e58:	f023 030a 	bic.w	r3, r3, #10
 8007e5c:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8007e5e:	697a      	ldr	r2, [r7, #20]
 8007e60:	68bb      	ldr	r3, [r7, #8]
 8007e62:	4313      	orrs	r3, r2
 8007e64:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8007e66:	68fb      	ldr	r3, [r7, #12]
 8007e68:	693a      	ldr	r2, [r7, #16]
 8007e6a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8007e6c:	68fb      	ldr	r3, [r7, #12]
 8007e6e:	697a      	ldr	r2, [r7, #20]
 8007e70:	621a      	str	r2, [r3, #32]
}
 8007e72:	bf00      	nop
 8007e74:	371c      	adds	r7, #28
 8007e76:	46bd      	mov	sp, r7
 8007e78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e7c:	4770      	bx	lr

08007e7e <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8007e7e:	b480      	push	{r7}
 8007e80:	b087      	sub	sp, #28
 8007e82:	af00      	add	r7, sp, #0
 8007e84:	60f8      	str	r0, [r7, #12]
 8007e86:	60b9      	str	r1, [r7, #8]
 8007e88:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8007e8a:	68fb      	ldr	r3, [r7, #12]
 8007e8c:	6a1b      	ldr	r3, [r3, #32]
 8007e8e:	f023 0210 	bic.w	r2, r3, #16
 8007e92:	68fb      	ldr	r3, [r7, #12]
 8007e94:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8007e96:	68fb      	ldr	r3, [r7, #12]
 8007e98:	699b      	ldr	r3, [r3, #24]
 8007e9a:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8007e9c:	68fb      	ldr	r3, [r7, #12]
 8007e9e:	6a1b      	ldr	r3, [r3, #32]
 8007ea0:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8007ea2:	697b      	ldr	r3, [r7, #20]
 8007ea4:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8007ea8:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8007eaa:	687b      	ldr	r3, [r7, #4]
 8007eac:	031b      	lsls	r3, r3, #12
 8007eae:	697a      	ldr	r2, [r7, #20]
 8007eb0:	4313      	orrs	r3, r2
 8007eb2:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8007eb4:	693b      	ldr	r3, [r7, #16]
 8007eb6:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8007eba:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8007ebc:	68bb      	ldr	r3, [r7, #8]
 8007ebe:	011b      	lsls	r3, r3, #4
 8007ec0:	693a      	ldr	r2, [r7, #16]
 8007ec2:	4313      	orrs	r3, r2
 8007ec4:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8007ec6:	68fb      	ldr	r3, [r7, #12]
 8007ec8:	697a      	ldr	r2, [r7, #20]
 8007eca:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8007ecc:	68fb      	ldr	r3, [r7, #12]
 8007ece:	693a      	ldr	r2, [r7, #16]
 8007ed0:	621a      	str	r2, [r3, #32]
}
 8007ed2:	bf00      	nop
 8007ed4:	371c      	adds	r7, #28
 8007ed6:	46bd      	mov	sp, r7
 8007ed8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007edc:	4770      	bx	lr

08007ede <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8007ede:	b480      	push	{r7}
 8007ee0:	b085      	sub	sp, #20
 8007ee2:	af00      	add	r7, sp, #0
 8007ee4:	6078      	str	r0, [r7, #4]
 8007ee6:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8007ee8:	687b      	ldr	r3, [r7, #4]
 8007eea:	689b      	ldr	r3, [r3, #8]
 8007eec:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8007eee:	68fb      	ldr	r3, [r7, #12]
 8007ef0:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007ef4:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8007ef6:	683a      	ldr	r2, [r7, #0]
 8007ef8:	68fb      	ldr	r3, [r7, #12]
 8007efa:	4313      	orrs	r3, r2
 8007efc:	f043 0307 	orr.w	r3, r3, #7
 8007f00:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8007f02:	687b      	ldr	r3, [r7, #4]
 8007f04:	68fa      	ldr	r2, [r7, #12]
 8007f06:	609a      	str	r2, [r3, #8]
}
 8007f08:	bf00      	nop
 8007f0a:	3714      	adds	r7, #20
 8007f0c:	46bd      	mov	sp, r7
 8007f0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f12:	4770      	bx	lr

08007f14 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8007f14:	b480      	push	{r7}
 8007f16:	b087      	sub	sp, #28
 8007f18:	af00      	add	r7, sp, #0
 8007f1a:	60f8      	str	r0, [r7, #12]
 8007f1c:	60b9      	str	r1, [r7, #8]
 8007f1e:	607a      	str	r2, [r7, #4]
 8007f20:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8007f22:	68fb      	ldr	r3, [r7, #12]
 8007f24:	689b      	ldr	r3, [r3, #8]
 8007f26:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8007f28:	697b      	ldr	r3, [r7, #20]
 8007f2a:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8007f2e:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8007f30:	683b      	ldr	r3, [r7, #0]
 8007f32:	021a      	lsls	r2, r3, #8
 8007f34:	687b      	ldr	r3, [r7, #4]
 8007f36:	431a      	orrs	r2, r3
 8007f38:	68bb      	ldr	r3, [r7, #8]
 8007f3a:	4313      	orrs	r3, r2
 8007f3c:	697a      	ldr	r2, [r7, #20]
 8007f3e:	4313      	orrs	r3, r2
 8007f40:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8007f42:	68fb      	ldr	r3, [r7, #12]
 8007f44:	697a      	ldr	r2, [r7, #20]
 8007f46:	609a      	str	r2, [r3, #8]
}
 8007f48:	bf00      	nop
 8007f4a:	371c      	adds	r7, #28
 8007f4c:	46bd      	mov	sp, r7
 8007f4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f52:	4770      	bx	lr

08007f54 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8007f54:	b480      	push	{r7}
 8007f56:	b087      	sub	sp, #28
 8007f58:	af00      	add	r7, sp, #0
 8007f5a:	60f8      	str	r0, [r7, #12]
 8007f5c:	60b9      	str	r1, [r7, #8]
 8007f5e:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8007f60:	68bb      	ldr	r3, [r7, #8]
 8007f62:	f003 031f 	and.w	r3, r3, #31
 8007f66:	2201      	movs	r2, #1
 8007f68:	fa02 f303 	lsl.w	r3, r2, r3
 8007f6c:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8007f6e:	68fb      	ldr	r3, [r7, #12]
 8007f70:	6a1a      	ldr	r2, [r3, #32]
 8007f72:	697b      	ldr	r3, [r7, #20]
 8007f74:	43db      	mvns	r3, r3
 8007f76:	401a      	ands	r2, r3
 8007f78:	68fb      	ldr	r3, [r7, #12]
 8007f7a:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8007f7c:	68fb      	ldr	r3, [r7, #12]
 8007f7e:	6a1a      	ldr	r2, [r3, #32]
 8007f80:	68bb      	ldr	r3, [r7, #8]
 8007f82:	f003 031f 	and.w	r3, r3, #31
 8007f86:	6879      	ldr	r1, [r7, #4]
 8007f88:	fa01 f303 	lsl.w	r3, r1, r3
 8007f8c:	431a      	orrs	r2, r3
 8007f8e:	68fb      	ldr	r3, [r7, #12]
 8007f90:	621a      	str	r2, [r3, #32]
}
 8007f92:	bf00      	nop
 8007f94:	371c      	adds	r7, #28
 8007f96:	46bd      	mov	sp, r7
 8007f98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f9c:	4770      	bx	lr
	...

08007fa0 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8007fa0:	b480      	push	{r7}
 8007fa2:	b085      	sub	sp, #20
 8007fa4:	af00      	add	r7, sp, #0
 8007fa6:	6078      	str	r0, [r7, #4]
 8007fa8:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8007faa:	687b      	ldr	r3, [r7, #4]
 8007fac:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8007fb0:	2b01      	cmp	r3, #1
 8007fb2:	d101      	bne.n	8007fb8 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8007fb4:	2302      	movs	r3, #2
 8007fb6:	e04f      	b.n	8008058 <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 8007fb8:	687b      	ldr	r3, [r7, #4]
 8007fba:	2201      	movs	r2, #1
 8007fbc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007fc0:	687b      	ldr	r3, [r7, #4]
 8007fc2:	2202      	movs	r2, #2
 8007fc4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8007fc8:	687b      	ldr	r3, [r7, #4]
 8007fca:	681b      	ldr	r3, [r3, #0]
 8007fcc:	685b      	ldr	r3, [r3, #4]
 8007fce:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8007fd0:	687b      	ldr	r3, [r7, #4]
 8007fd2:	681b      	ldr	r3, [r3, #0]
 8007fd4:	689b      	ldr	r3, [r3, #8]
 8007fd6:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8007fd8:	687b      	ldr	r3, [r7, #4]
 8007fda:	681b      	ldr	r3, [r3, #0]
 8007fdc:	4a21      	ldr	r2, [pc, #132]	; (8008064 <HAL_TIMEx_MasterConfigSynchronization+0xc4>)
 8007fde:	4293      	cmp	r3, r2
 8007fe0:	d108      	bne.n	8007ff4 <HAL_TIMEx_MasterConfigSynchronization+0x54>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8007fe2:	68fb      	ldr	r3, [r7, #12]
 8007fe4:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 8007fe8:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8007fea:	683b      	ldr	r3, [r7, #0]
 8007fec:	685b      	ldr	r3, [r3, #4]
 8007fee:	68fa      	ldr	r2, [r7, #12]
 8007ff0:	4313      	orrs	r3, r2
 8007ff2:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8007ff4:	68fb      	ldr	r3, [r7, #12]
 8007ff6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007ffa:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8007ffc:	683b      	ldr	r3, [r7, #0]
 8007ffe:	681b      	ldr	r3, [r3, #0]
 8008000:	68fa      	ldr	r2, [r7, #12]
 8008002:	4313      	orrs	r3, r2
 8008004:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8008006:	687b      	ldr	r3, [r7, #4]
 8008008:	681b      	ldr	r3, [r3, #0]
 800800a:	68fa      	ldr	r2, [r7, #12]
 800800c:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800800e:	687b      	ldr	r3, [r7, #4]
 8008010:	681b      	ldr	r3, [r3, #0]
 8008012:	4a14      	ldr	r2, [pc, #80]	; (8008064 <HAL_TIMEx_MasterConfigSynchronization+0xc4>)
 8008014:	4293      	cmp	r3, r2
 8008016:	d009      	beq.n	800802c <HAL_TIMEx_MasterConfigSynchronization+0x8c>
 8008018:	687b      	ldr	r3, [r7, #4]
 800801a:	681b      	ldr	r3, [r3, #0]
 800801c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8008020:	d004      	beq.n	800802c <HAL_TIMEx_MasterConfigSynchronization+0x8c>
 8008022:	687b      	ldr	r3, [r7, #4]
 8008024:	681b      	ldr	r3, [r3, #0]
 8008026:	4a10      	ldr	r2, [pc, #64]	; (8008068 <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 8008028:	4293      	cmp	r3, r2
 800802a:	d10c      	bne.n	8008046 <HAL_TIMEx_MasterConfigSynchronization+0xa6>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800802c:	68bb      	ldr	r3, [r7, #8]
 800802e:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8008032:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8008034:	683b      	ldr	r3, [r7, #0]
 8008036:	689b      	ldr	r3, [r3, #8]
 8008038:	68ba      	ldr	r2, [r7, #8]
 800803a:	4313      	orrs	r3, r2
 800803c:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800803e:	687b      	ldr	r3, [r7, #4]
 8008040:	681b      	ldr	r3, [r3, #0]
 8008042:	68ba      	ldr	r2, [r7, #8]
 8008044:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8008046:	687b      	ldr	r3, [r7, #4]
 8008048:	2201      	movs	r2, #1
 800804a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800804e:	687b      	ldr	r3, [r7, #4]
 8008050:	2200      	movs	r2, #0
 8008052:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8008056:	2300      	movs	r3, #0
}
 8008058:	4618      	mov	r0, r3
 800805a:	3714      	adds	r7, #20
 800805c:	46bd      	mov	sp, r7
 800805e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008062:	4770      	bx	lr
 8008064:	40012c00 	.word	0x40012c00
 8008068:	40014000 	.word	0x40014000

0800806c <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 800806c:	b480      	push	{r7}
 800806e:	b085      	sub	sp, #20
 8008070:	af00      	add	r7, sp, #0
 8008072:	6078      	str	r0, [r7, #4]
 8008074:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 8008076:	2300      	movs	r3, #0
 8008078:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->BreakFilter));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 800807a:	687b      	ldr	r3, [r7, #4]
 800807c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8008080:	2b01      	cmp	r3, #1
 8008082:	d101      	bne.n	8008088 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 8008084:	2302      	movs	r3, #2
 8008086:	e060      	b.n	800814a <HAL_TIMEx_ConfigBreakDeadTime+0xde>
 8008088:	687b      	ldr	r3, [r7, #4]
 800808a:	2201      	movs	r2, #1
 800808c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 8008090:	68fb      	ldr	r3, [r7, #12]
 8008092:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
 8008096:	683b      	ldr	r3, [r7, #0]
 8008098:	68db      	ldr	r3, [r3, #12]
 800809a:	4313      	orrs	r3, r2
 800809c:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 800809e:	68fb      	ldr	r3, [r7, #12]
 80080a0:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 80080a4:	683b      	ldr	r3, [r7, #0]
 80080a6:	689b      	ldr	r3, [r3, #8]
 80080a8:	4313      	orrs	r3, r2
 80080aa:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 80080ac:	68fb      	ldr	r3, [r7, #12]
 80080ae:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 80080b2:	683b      	ldr	r3, [r7, #0]
 80080b4:	685b      	ldr	r3, [r3, #4]
 80080b6:	4313      	orrs	r3, r2
 80080b8:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 80080ba:	68fb      	ldr	r3, [r7, #12]
 80080bc:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 80080c0:	683b      	ldr	r3, [r7, #0]
 80080c2:	681b      	ldr	r3, [r3, #0]
 80080c4:	4313      	orrs	r3, r2
 80080c6:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 80080c8:	68fb      	ldr	r3, [r7, #12]
 80080ca:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 80080ce:	683b      	ldr	r3, [r7, #0]
 80080d0:	691b      	ldr	r3, [r3, #16]
 80080d2:	4313      	orrs	r3, r2
 80080d4:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 80080d6:	68fb      	ldr	r3, [r7, #12]
 80080d8:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 80080dc:	683b      	ldr	r3, [r7, #0]
 80080de:	695b      	ldr	r3, [r3, #20]
 80080e0:	4313      	orrs	r3, r2
 80080e2:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 80080e4:	68fb      	ldr	r3, [r7, #12]
 80080e6:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 80080ea:	683b      	ldr	r3, [r7, #0]
 80080ec:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80080ee:	4313      	orrs	r3, r2
 80080f0:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << TIM_BDTR_BKF_Pos));
 80080f2:	68fb      	ldr	r3, [r7, #12]
 80080f4:	f423 2270 	bic.w	r2, r3, #983040	; 0xf0000
 80080f8:	683b      	ldr	r3, [r7, #0]
 80080fa:	699b      	ldr	r3, [r3, #24]
 80080fc:	041b      	lsls	r3, r3, #16
 80080fe:	4313      	orrs	r3, r2
 8008100:	60fb      	str	r3, [r7, #12]

  if (IS_TIM_BKIN2_INSTANCE(htim->Instance))
 8008102:	687b      	ldr	r3, [r7, #4]
 8008104:	681b      	ldr	r3, [r3, #0]
 8008106:	4a14      	ldr	r2, [pc, #80]	; (8008158 <HAL_TIMEx_ConfigBreakDeadTime+0xec>)
 8008108:	4293      	cmp	r3, r2
 800810a:	d115      	bne.n	8008138 <HAL_TIMEx_ConfigBreakDeadTime+0xcc>
    assert_param(IS_TIM_BREAK2_STATE(sBreakDeadTimeConfig->Break2State));
    assert_param(IS_TIM_BREAK2_POLARITY(sBreakDeadTimeConfig->Break2Polarity));
    assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->Break2Filter));

    /* Set the BREAK2 input related BDTR bits */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2F, (sBreakDeadTimeConfig->Break2Filter << TIM_BDTR_BK2F_Pos));
 800810c:	68fb      	ldr	r3, [r7, #12]
 800810e:	f423 0270 	bic.w	r2, r3, #15728640	; 0xf00000
 8008112:	683b      	ldr	r3, [r7, #0]
 8008114:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008116:	051b      	lsls	r3, r3, #20
 8008118:	4313      	orrs	r3, r2
 800811a:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2E, sBreakDeadTimeConfig->Break2State);
 800811c:	68fb      	ldr	r3, [r7, #12]
 800811e:	f023 7280 	bic.w	r2, r3, #16777216	; 0x1000000
 8008122:	683b      	ldr	r3, [r7, #0]
 8008124:	69db      	ldr	r3, [r3, #28]
 8008126:	4313      	orrs	r3, r2
 8008128:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
 800812a:	68fb      	ldr	r3, [r7, #12]
 800812c:	f023 7200 	bic.w	r2, r3, #33554432	; 0x2000000
 8008130:	683b      	ldr	r3, [r7, #0]
 8008132:	6a1b      	ldr	r3, [r3, #32]
 8008134:	4313      	orrs	r3, r2
 8008136:	60fb      	str	r3, [r7, #12]
  }

  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 8008138:	687b      	ldr	r3, [r7, #4]
 800813a:	681b      	ldr	r3, [r3, #0]
 800813c:	68fa      	ldr	r2, [r7, #12]
 800813e:	645a      	str	r2, [r3, #68]	; 0x44

  __HAL_UNLOCK(htim);
 8008140:	687b      	ldr	r3, [r7, #4]
 8008142:	2200      	movs	r2, #0
 8008144:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8008148:	2300      	movs	r3, #0
}
 800814a:	4618      	mov	r0, r3
 800814c:	3714      	adds	r7, #20
 800814e:	46bd      	mov	sp, r7
 8008150:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008154:	4770      	bx	lr
 8008156:	bf00      	nop
 8008158:	40012c00 	.word	0x40012c00

0800815c <board_init_rtc_init>:
    NUM_TIMERS
} timer_e;


static void board_init_rtc_init(void)
{
 800815c:	b580      	push	{r7, lr}
 800815e:	af00      	add	r7, sp, #0
    hrtc.Instance = RTC;
 8008160:	4b10      	ldr	r3, [pc, #64]	; (80081a4 <board_init_rtc_init+0x48>)
 8008162:	4a11      	ldr	r2, [pc, #68]	; (80081a8 <board_init_rtc_init+0x4c>)
 8008164:	601a      	str	r2, [r3, #0]
    hrtc.Init.HourFormat = RTC_HOURFORMAT_24;
 8008166:	4b0f      	ldr	r3, [pc, #60]	; (80081a4 <board_init_rtc_init+0x48>)
 8008168:	2200      	movs	r2, #0
 800816a:	605a      	str	r2, [r3, #4]
    hrtc.Init.AsynchPrediv = 127;
 800816c:	4b0d      	ldr	r3, [pc, #52]	; (80081a4 <board_init_rtc_init+0x48>)
 800816e:	227f      	movs	r2, #127	; 0x7f
 8008170:	609a      	str	r2, [r3, #8]
    hrtc.Init.SynchPrediv = 255;
 8008172:	4b0c      	ldr	r3, [pc, #48]	; (80081a4 <board_init_rtc_init+0x48>)
 8008174:	22ff      	movs	r2, #255	; 0xff
 8008176:	60da      	str	r2, [r3, #12]
    hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 8008178:	4b0a      	ldr	r3, [pc, #40]	; (80081a4 <board_init_rtc_init+0x48>)
 800817a:	2200      	movs	r2, #0
 800817c:	611a      	str	r2, [r3, #16]
    hrtc.Init.OutPutRemap = RTC_OUTPUT_REMAP_NONE;
 800817e:	4b09      	ldr	r3, [pc, #36]	; (80081a4 <board_init_rtc_init+0x48>)
 8008180:	2200      	movs	r2, #0
 8008182:	615a      	str	r2, [r3, #20]
    hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 8008184:	4b07      	ldr	r3, [pc, #28]	; (80081a4 <board_init_rtc_init+0x48>)
 8008186:	2200      	movs	r2, #0
 8008188:	619a      	str	r2, [r3, #24]
    hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 800818a:	4b06      	ldr	r3, [pc, #24]	; (80081a4 <board_init_rtc_init+0x48>)
 800818c:	2200      	movs	r2, #0
 800818e:	61da      	str	r2, [r3, #28]
    if (HAL_RTC_Init(&hrtc) != HAL_OK)
 8008190:	4804      	ldr	r0, [pc, #16]	; (80081a4 <board_init_rtc_init+0x48>)
 8008192:	f7fe fc01 	bl	8006998 <HAL_RTC_Init>
 8008196:	4603      	mov	r3, r0
 8008198:	2b00      	cmp	r3, #0
 800819a:	d001      	beq.n	80081a0 <board_init_rtc_init+0x44>
    {
        Error_Handler();
 800819c:	f000 fb3a 	bl	8008814 <Error_Handler>
    }
}
 80081a0:	bf00      	nop
 80081a2:	bd80      	pop	{r7, pc}
 80081a4:	20002124 	.word	0x20002124
 80081a8:	40002800 	.word	0x40002800

080081ac <board_init_timer_init>:


static void board_init_timer_init(timer_e timer)
{
 80081ac:	b580      	push	{r7, lr}
 80081ae:	b0a2      	sub	sp, #136	; 0x88
 80081b0:	af00      	add	r7, sp, #0
 80081b2:	4603      	mov	r3, r0
 80081b4:	71fb      	strb	r3, [r7, #7]
    GPIO_InitTypeDef GPIO_InitStruct = {0};
 80081b6:	f107 0374 	add.w	r3, r7, #116	; 0x74
 80081ba:	2200      	movs	r2, #0
 80081bc:	601a      	str	r2, [r3, #0]
 80081be:	605a      	str	r2, [r3, #4]
 80081c0:	609a      	str	r2, [r3, #8]
 80081c2:	60da      	str	r2, [r3, #12]
 80081c4:	611a      	str	r2, [r3, #16]
    TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80081c6:	f107 0364 	add.w	r3, r7, #100	; 0x64
 80081ca:	2200      	movs	r2, #0
 80081cc:	601a      	str	r2, [r3, #0]
 80081ce:	605a      	str	r2, [r3, #4]
 80081d0:	609a      	str	r2, [r3, #8]
 80081d2:	60da      	str	r2, [r3, #12]
    TIM_MasterConfigTypeDef sMasterConfig = {0};
 80081d4:	f107 0358 	add.w	r3, r7, #88	; 0x58
 80081d8:	2200      	movs	r2, #0
 80081da:	601a      	str	r2, [r3, #0]
 80081dc:	605a      	str	r2, [r3, #4]
 80081de:	609a      	str	r2, [r3, #8]
    TIM_OC_InitTypeDef sConfigOC = {0};
 80081e0:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 80081e4:	2200      	movs	r2, #0
 80081e6:	601a      	str	r2, [r3, #0]
 80081e8:	605a      	str	r2, [r3, #4]
 80081ea:	609a      	str	r2, [r3, #8]
 80081ec:	60da      	str	r2, [r3, #12]
 80081ee:	611a      	str	r2, [r3, #16]
 80081f0:	615a      	str	r2, [r3, #20]
 80081f2:	619a      	str	r2, [r3, #24]
    TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 80081f4:	f107 0310 	add.w	r3, r7, #16
 80081f8:	222c      	movs	r2, #44	; 0x2c
 80081fa:	2100      	movs	r1, #0
 80081fc:	4618      	mov	r0, r3
 80081fe:	f000 ff89 	bl	8009114 <memset>
    switch (timer)
 8008202:	79fb      	ldrb	r3, [r7, #7]
 8008204:	2b02      	cmp	r3, #2
 8008206:	f000 8142 	beq.w	800848e <board_init_timer_init+0x2e2>
 800820a:	2b02      	cmp	r3, #2
 800820c:	f300 815d 	bgt.w	80084ca <board_init_timer_init+0x31e>
 8008210:	2b00      	cmp	r3, #0
 8008212:	d003      	beq.n	800821c <board_init_timer_init+0x70>
 8008214:	2b01      	cmp	r3, #1
 8008216:	f000 80b6 	beq.w	8008386 <board_init_timer_init+0x1da>
            {
                Error_Handler();
            }
        break;
        default:
        break;
 800821a:	e156      	b.n	80084ca <board_init_timer_init+0x31e>
            htim1.Instance = TIM1;
 800821c:	4bae      	ldr	r3, [pc, #696]	; (80084d8 <board_init_timer_init+0x32c>)
 800821e:	4aaf      	ldr	r2, [pc, #700]	; (80084dc <board_init_timer_init+0x330>)
 8008220:	601a      	str	r2, [r3, #0]
            htim1.Init.Prescaler = 0;
 8008222:	4bad      	ldr	r3, [pc, #692]	; (80084d8 <board_init_timer_init+0x32c>)
 8008224:	2200      	movs	r2, #0
 8008226:	605a      	str	r2, [r3, #4]
            htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8008228:	4bab      	ldr	r3, [pc, #684]	; (80084d8 <board_init_timer_init+0x32c>)
 800822a:	2200      	movs	r2, #0
 800822c:	609a      	str	r2, [r3, #8]
            htim1.Init.Period = 60-1;
 800822e:	4baa      	ldr	r3, [pc, #680]	; (80084d8 <board_init_timer_init+0x32c>)
 8008230:	223b      	movs	r2, #59	; 0x3b
 8008232:	60da      	str	r2, [r3, #12]
            htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8008234:	4ba8      	ldr	r3, [pc, #672]	; (80084d8 <board_init_timer_init+0x32c>)
 8008236:	2200      	movs	r2, #0
 8008238:	611a      	str	r2, [r3, #16]
            htim1.Init.RepetitionCounter = 0;
 800823a:	4ba7      	ldr	r3, [pc, #668]	; (80084d8 <board_init_timer_init+0x32c>)
 800823c:	2200      	movs	r2, #0
 800823e:	615a      	str	r2, [r3, #20]
            htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8008240:	4ba5      	ldr	r3, [pc, #660]	; (80084d8 <board_init_timer_init+0x32c>)
 8008242:	2200      	movs	r2, #0
 8008244:	619a      	str	r2, [r3, #24]
            if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8008246:	48a4      	ldr	r0, [pc, #656]	; (80084d8 <board_init_timer_init+0x32c>)
 8008248:	f7fe fcb8 	bl	8006bbc <HAL_TIM_Base_Init>
            sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800824c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8008250:	667b      	str	r3, [r7, #100]	; 0x64
            if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8008252:	f107 0364 	add.w	r3, r7, #100	; 0x64
 8008256:	4619      	mov	r1, r3
 8008258:	489f      	ldr	r0, [pc, #636]	; (80084d8 <board_init_timer_init+0x32c>)
 800825a:	f7ff f951 	bl	8007500 <HAL_TIM_ConfigClockSource>
 800825e:	4603      	mov	r3, r0
 8008260:	2b00      	cmp	r3, #0
 8008262:	d001      	beq.n	8008268 <board_init_timer_init+0xbc>
                Error_Handler();
 8008264:	f000 fad6 	bl	8008814 <Error_Handler>
            if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 8008268:	489b      	ldr	r0, [pc, #620]	; (80084d8 <board_init_timer_init+0x32c>)
 800826a:	f7fe fcfe 	bl	8006c6a <HAL_TIM_PWM_Init>
 800826e:	4603      	mov	r3, r0
 8008270:	2b00      	cmp	r3, #0
 8008272:	d001      	beq.n	8008278 <board_init_timer_init+0xcc>
                Error_Handler();
 8008274:	f000 face 	bl	8008814 <Error_Handler>
            sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8008278:	2300      	movs	r3, #0
 800827a:	65bb      	str	r3, [r7, #88]	; 0x58
            sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 800827c:	2300      	movs	r3, #0
 800827e:	65fb      	str	r3, [r7, #92]	; 0x5c
            sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8008280:	2300      	movs	r3, #0
 8008282:	663b      	str	r3, [r7, #96]	; 0x60
            if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8008284:	f107 0358 	add.w	r3, r7, #88	; 0x58
 8008288:	4619      	mov	r1, r3
 800828a:	4893      	ldr	r0, [pc, #588]	; (80084d8 <board_init_timer_init+0x32c>)
 800828c:	f7ff fe88 	bl	8007fa0 <HAL_TIMEx_MasterConfigSynchronization>
 8008290:	4603      	mov	r3, r0
 8008292:	2b00      	cmp	r3, #0
 8008294:	d001      	beq.n	800829a <board_init_timer_init+0xee>
                Error_Handler();
 8008296:	f000 fabd 	bl	8008814 <Error_Handler>
            sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800829a:	2360      	movs	r3, #96	; 0x60
 800829c:	63fb      	str	r3, [r7, #60]	; 0x3c
            sConfigOC.Pulse = 0;
 800829e:	2300      	movs	r3, #0
 80082a0:	643b      	str	r3, [r7, #64]	; 0x40
            sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80082a2:	2300      	movs	r3, #0
 80082a4:	647b      	str	r3, [r7, #68]	; 0x44
            sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 80082a6:	2300      	movs	r3, #0
 80082a8:	64bb      	str	r3, [r7, #72]	; 0x48
            sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80082aa:	2300      	movs	r3, #0
 80082ac:	64fb      	str	r3, [r7, #76]	; 0x4c
            sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 80082ae:	2300      	movs	r3, #0
 80082b0:	653b      	str	r3, [r7, #80]	; 0x50
            sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 80082b2:	2300      	movs	r3, #0
 80082b4:	657b      	str	r3, [r7, #84]	; 0x54
            if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80082b6:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 80082ba:	2200      	movs	r2, #0
 80082bc:	4619      	mov	r1, r3
 80082be:	4886      	ldr	r0, [pc, #536]	; (80084d8 <board_init_timer_init+0x32c>)
 80082c0:	f7ff f80a 	bl	80072d8 <HAL_TIM_PWM_ConfigChannel>
 80082c4:	4603      	mov	r3, r0
 80082c6:	2b00      	cmp	r3, #0
 80082c8:	d001      	beq.n	80082ce <board_init_timer_init+0x122>
                Error_Handler();
 80082ca:	f000 faa3 	bl	8008814 <Error_Handler>
            if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 80082ce:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 80082d2:	2204      	movs	r2, #4
 80082d4:	4619      	mov	r1, r3
 80082d6:	4880      	ldr	r0, [pc, #512]	; (80084d8 <board_init_timer_init+0x32c>)
 80082d8:	f7fe fffe 	bl	80072d8 <HAL_TIM_PWM_ConfigChannel>
 80082dc:	4603      	mov	r3, r0
 80082de:	2b00      	cmp	r3, #0
 80082e0:	d001      	beq.n	80082e6 <board_init_timer_init+0x13a>
                Error_Handler();
 80082e2:	f000 fa97 	bl	8008814 <Error_Handler>
            if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 80082e6:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 80082ea:	2208      	movs	r2, #8
 80082ec:	4619      	mov	r1, r3
 80082ee:	487a      	ldr	r0, [pc, #488]	; (80084d8 <board_init_timer_init+0x32c>)
 80082f0:	f7fe fff2 	bl	80072d8 <HAL_TIM_PWM_ConfigChannel>
 80082f4:	4603      	mov	r3, r0
 80082f6:	2b00      	cmp	r3, #0
 80082f8:	d001      	beq.n	80082fe <board_init_timer_init+0x152>
                Error_Handler();
 80082fa:	f000 fa8b 	bl	8008814 <Error_Handler>
            sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 80082fe:	2300      	movs	r3, #0
 8008300:	613b      	str	r3, [r7, #16]
            sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8008302:	2300      	movs	r3, #0
 8008304:	617b      	str	r3, [r7, #20]
            sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8008306:	2300      	movs	r3, #0
 8008308:	61bb      	str	r3, [r7, #24]
            sBreakDeadTimeConfig.DeadTime = 0;
 800830a:	2300      	movs	r3, #0
 800830c:	61fb      	str	r3, [r7, #28]
            sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 800830e:	2300      	movs	r3, #0
 8008310:	623b      	str	r3, [r7, #32]
            sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8008312:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8008316:	627b      	str	r3, [r7, #36]	; 0x24
            sBreakDeadTimeConfig.BreakFilter = 0;
 8008318:	2300      	movs	r3, #0
 800831a:	62bb      	str	r3, [r7, #40]	; 0x28
            sBreakDeadTimeConfig.Break2State = TIM_BREAK2_DISABLE;
 800831c:	2300      	movs	r3, #0
 800831e:	62fb      	str	r3, [r7, #44]	; 0x2c
            sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
 8008320:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8008324:	633b      	str	r3, [r7, #48]	; 0x30
            sBreakDeadTimeConfig.Break2Filter = 0;
 8008326:	2300      	movs	r3, #0
 8008328:	637b      	str	r3, [r7, #52]	; 0x34
            sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 800832a:	2300      	movs	r3, #0
 800832c:	63bb      	str	r3, [r7, #56]	; 0x38
            if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 800832e:	f107 0310 	add.w	r3, r7, #16
 8008332:	4619      	mov	r1, r3
 8008334:	4868      	ldr	r0, [pc, #416]	; (80084d8 <board_init_timer_init+0x32c>)
 8008336:	f7ff fe99 	bl	800806c <HAL_TIMEx_ConfigBreakDeadTime>
 800833a:	4603      	mov	r3, r0
 800833c:	2b00      	cmp	r3, #0
 800833e:	d001      	beq.n	8008344 <board_init_timer_init+0x198>
                Error_Handler();
 8008340:	f000 fa68 	bl	8008814 <Error_Handler>
            HAL_TIM_PWM_Stop_DMA(&htim1, TIM_CHANNEL_1);
 8008344:	2100      	movs	r1, #0
 8008346:	4864      	ldr	r0, [pc, #400]	; (80084d8 <board_init_timer_init+0x32c>)
 8008348:	f7fe fede 	bl	8007108 <HAL_TIM_PWM_Stop_DMA>
            HAL_TIM_PWM_Stop_DMA(&htim1, TIM_CHANNEL_2);
 800834c:	2104      	movs	r1, #4
 800834e:	4862      	ldr	r0, [pc, #392]	; (80084d8 <board_init_timer_init+0x32c>)
 8008350:	f7fe feda 	bl	8007108 <HAL_TIM_PWM_Stop_DMA>
            HAL_TIM_PWM_Stop_DMA(&htim1, TIM_CHANNEL_3);
 8008354:	2108      	movs	r1, #8
 8008356:	4860      	ldr	r0, [pc, #384]	; (80084d8 <board_init_timer_init+0x32c>)
 8008358:	f7fe fed6 	bl	8007108 <HAL_TIM_PWM_Stop_DMA>
            GPIO_InitStruct.Pin = PIN_TIM1_CH1|PIN_TIM1_CH2|PIN_TIM1_CH3;
 800835c:	f44f 63e0 	mov.w	r3, #1792	; 0x700
 8008360:	677b      	str	r3, [r7, #116]	; 0x74
            GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8008362:	2302      	movs	r3, #2
 8008364:	67bb      	str	r3, [r7, #120]	; 0x78
            GPIO_InitStruct.Pull = GPIO_NOPULL;
 8008366:	2300      	movs	r3, #0
 8008368:	67fb      	str	r3, [r7, #124]	; 0x7c
            GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800836a:	2300      	movs	r3, #0
 800836c:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
            GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 8008370:	2301      	movs	r3, #1
 8008372:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
            HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8008376:	f107 0374 	add.w	r3, r7, #116	; 0x74
 800837a:	4619      	mov	r1, r3
 800837c:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8008380:	f7fc ff66 	bl	8005250 <HAL_GPIO_Init>
        break;
 8008384:	e0a4      	b.n	80084d0 <board_init_timer_init+0x324>
            htim15.Instance = TIM15;
 8008386:	4b56      	ldr	r3, [pc, #344]	; (80084e0 <board_init_timer_init+0x334>)
 8008388:	4a56      	ldr	r2, [pc, #344]	; (80084e4 <board_init_timer_init+0x338>)
 800838a:	601a      	str	r2, [r3, #0]
            htim15.Init.Prescaler = 0;
 800838c:	4b54      	ldr	r3, [pc, #336]	; (80084e0 <board_init_timer_init+0x334>)
 800838e:	2200      	movs	r2, #0
 8008390:	605a      	str	r2, [r3, #4]
            htim15.Init.CounterMode = TIM_COUNTERMODE_UP;
 8008392:	4b53      	ldr	r3, [pc, #332]	; (80084e0 <board_init_timer_init+0x334>)
 8008394:	2200      	movs	r2, #0
 8008396:	609a      	str	r2, [r3, #8]
            htim15.Init.Period = 60-1;
 8008398:	4b51      	ldr	r3, [pc, #324]	; (80084e0 <board_init_timer_init+0x334>)
 800839a:	223b      	movs	r2, #59	; 0x3b
 800839c:	60da      	str	r2, [r3, #12]
            htim15.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800839e:	4b50      	ldr	r3, [pc, #320]	; (80084e0 <board_init_timer_init+0x334>)
 80083a0:	2200      	movs	r2, #0
 80083a2:	611a      	str	r2, [r3, #16]
            htim15.Init.RepetitionCounter = 0;
 80083a4:	4b4e      	ldr	r3, [pc, #312]	; (80084e0 <board_init_timer_init+0x334>)
 80083a6:	2200      	movs	r2, #0
 80083a8:	615a      	str	r2, [r3, #20]
            htim15.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80083aa:	4b4d      	ldr	r3, [pc, #308]	; (80084e0 <board_init_timer_init+0x334>)
 80083ac:	2200      	movs	r2, #0
 80083ae:	619a      	str	r2, [r3, #24]
            if (HAL_TIM_PWM_Init(&htim15) != HAL_OK)
 80083b0:	484b      	ldr	r0, [pc, #300]	; (80084e0 <board_init_timer_init+0x334>)
 80083b2:	f7fe fc5a 	bl	8006c6a <HAL_TIM_PWM_Init>
 80083b6:	4603      	mov	r3, r0
 80083b8:	2b00      	cmp	r3, #0
 80083ba:	d001      	beq.n	80083c0 <board_init_timer_init+0x214>
                Error_Handler();
 80083bc:	f000 fa2a 	bl	8008814 <Error_Handler>
            sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80083c0:	2300      	movs	r3, #0
 80083c2:	65bb      	str	r3, [r7, #88]	; 0x58
            sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80083c4:	2300      	movs	r3, #0
 80083c6:	663b      	str	r3, [r7, #96]	; 0x60
            if (HAL_TIMEx_MasterConfigSynchronization(&htim15, &sMasterConfig) != HAL_OK)
 80083c8:	f107 0358 	add.w	r3, r7, #88	; 0x58
 80083cc:	4619      	mov	r1, r3
 80083ce:	4844      	ldr	r0, [pc, #272]	; (80084e0 <board_init_timer_init+0x334>)
 80083d0:	f7ff fde6 	bl	8007fa0 <HAL_TIMEx_MasterConfigSynchronization>
 80083d4:	4603      	mov	r3, r0
 80083d6:	2b00      	cmp	r3, #0
 80083d8:	d001      	beq.n	80083de <board_init_timer_init+0x232>
                Error_Handler();
 80083da:	f000 fa1b 	bl	8008814 <Error_Handler>
            sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80083de:	2360      	movs	r3, #96	; 0x60
 80083e0:	63fb      	str	r3, [r7, #60]	; 0x3c
            sConfigOC.Pulse = 0;
 80083e2:	2300      	movs	r3, #0
 80083e4:	643b      	str	r3, [r7, #64]	; 0x40
            sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80083e6:	2300      	movs	r3, #0
 80083e8:	647b      	str	r3, [r7, #68]	; 0x44
            sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 80083ea:	2300      	movs	r3, #0
 80083ec:	64bb      	str	r3, [r7, #72]	; 0x48
            sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80083ee:	2300      	movs	r3, #0
 80083f0:	64fb      	str	r3, [r7, #76]	; 0x4c
            sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 80083f2:	2300      	movs	r3, #0
 80083f4:	653b      	str	r3, [r7, #80]	; 0x50
            sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 80083f6:	2300      	movs	r3, #0
 80083f8:	657b      	str	r3, [r7, #84]	; 0x54
            if (HAL_TIM_PWM_ConfigChannel(&htim15, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80083fa:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 80083fe:	2200      	movs	r2, #0
 8008400:	4619      	mov	r1, r3
 8008402:	4837      	ldr	r0, [pc, #220]	; (80084e0 <board_init_timer_init+0x334>)
 8008404:	f7fe ff68 	bl	80072d8 <HAL_TIM_PWM_ConfigChannel>
 8008408:	4603      	mov	r3, r0
 800840a:	2b00      	cmp	r3, #0
 800840c:	d001      	beq.n	8008412 <board_init_timer_init+0x266>
                Error_Handler();
 800840e:	f000 fa01 	bl	8008814 <Error_Handler>
            sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8008412:	2300      	movs	r3, #0
 8008414:	613b      	str	r3, [r7, #16]
            sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8008416:	2300      	movs	r3, #0
 8008418:	617b      	str	r3, [r7, #20]
            sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 800841a:	2300      	movs	r3, #0
 800841c:	61bb      	str	r3, [r7, #24]
            sBreakDeadTimeConfig.DeadTime = 0;
 800841e:	2300      	movs	r3, #0
 8008420:	61fb      	str	r3, [r7, #28]
            sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8008422:	2300      	movs	r3, #0
 8008424:	623b      	str	r3, [r7, #32]
            sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8008426:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800842a:	627b      	str	r3, [r7, #36]	; 0x24
            sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 800842c:	2300      	movs	r3, #0
 800842e:	63bb      	str	r3, [r7, #56]	; 0x38
            if (HAL_TIMEx_ConfigBreakDeadTime(&htim15, &sBreakDeadTimeConfig) != HAL_OK)
 8008430:	f107 0310 	add.w	r3, r7, #16
 8008434:	4619      	mov	r1, r3
 8008436:	482a      	ldr	r0, [pc, #168]	; (80084e0 <board_init_timer_init+0x334>)
 8008438:	f7ff fe18 	bl	800806c <HAL_TIMEx_ConfigBreakDeadTime>
 800843c:	4603      	mov	r3, r0
 800843e:	2b00      	cmp	r3, #0
 8008440:	d001      	beq.n	8008446 <board_init_timer_init+0x29a>
                Error_Handler();
 8008442:	f000 f9e7 	bl	8008814 <Error_Handler>
            HAL_TIM_PWM_Stop_DMA(&htim15, TIM_CHANNEL_1);
 8008446:	2100      	movs	r1, #0
 8008448:	4825      	ldr	r0, [pc, #148]	; (80084e0 <board_init_timer_init+0x334>)
 800844a:	f7fe fe5d 	bl	8007108 <HAL_TIM_PWM_Stop_DMA>
            __HAL_RCC_GPIOB_CLK_ENABLE();
 800844e:	4b26      	ldr	r3, [pc, #152]	; (80084e8 <board_init_timer_init+0x33c>)
 8008450:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8008452:	4a25      	ldr	r2, [pc, #148]	; (80084e8 <board_init_timer_init+0x33c>)
 8008454:	f043 0302 	orr.w	r3, r3, #2
 8008458:	64d3      	str	r3, [r2, #76]	; 0x4c
 800845a:	4b23      	ldr	r3, [pc, #140]	; (80084e8 <board_init_timer_init+0x33c>)
 800845c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800845e:	f003 0302 	and.w	r3, r3, #2
 8008462:	60fb      	str	r3, [r7, #12]
 8008464:	68fb      	ldr	r3, [r7, #12]
            GPIO_InitStruct.Pin = PIN_TIM15_CH1;
 8008466:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 800846a:	677b      	str	r3, [r7, #116]	; 0x74
            GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800846c:	2302      	movs	r3, #2
 800846e:	67bb      	str	r3, [r7, #120]	; 0x78
            GPIO_InitStruct.Pull = GPIO_NOPULL;
 8008470:	2300      	movs	r3, #0
 8008472:	67fb      	str	r3, [r7, #124]	; 0x7c
            GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8008474:	2300      	movs	r3, #0
 8008476:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
            GPIO_InitStruct.Alternate = GPIO_AF14_TIM15;
 800847a:	230e      	movs	r3, #14
 800847c:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
            HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8008480:	f107 0374 	add.w	r3, r7, #116	; 0x74
 8008484:	4619      	mov	r1, r3
 8008486:	4819      	ldr	r0, [pc, #100]	; (80084ec <board_init_timer_init+0x340>)
 8008488:	f7fc fee2 	bl	8005250 <HAL_GPIO_Init>
        break;
 800848c:	e020      	b.n	80084d0 <board_init_timer_init+0x324>
            htim16.Instance = TIM16;
 800848e:	4b18      	ldr	r3, [pc, #96]	; (80084f0 <board_init_timer_init+0x344>)
 8008490:	4a18      	ldr	r2, [pc, #96]	; (80084f4 <board_init_timer_init+0x348>)
 8008492:	601a      	str	r2, [r3, #0]
            htim16.Init.Prescaler = 0;
 8008494:	4b16      	ldr	r3, [pc, #88]	; (80084f0 <board_init_timer_init+0x344>)
 8008496:	2200      	movs	r2, #0
 8008498:	605a      	str	r2, [r3, #4]
            htim16.Init.CounterMode = TIM_COUNTERMODE_UP;
 800849a:	4b15      	ldr	r3, [pc, #84]	; (80084f0 <board_init_timer_init+0x344>)
 800849c:	2200      	movs	r2, #0
 800849e:	609a      	str	r2, [r3, #8]
            htim16.Init.Period = 60-1;
 80084a0:	4b13      	ldr	r3, [pc, #76]	; (80084f0 <board_init_timer_init+0x344>)
 80084a2:	223b      	movs	r2, #59	; 0x3b
 80084a4:	60da      	str	r2, [r3, #12]
            htim16.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80084a6:	4b12      	ldr	r3, [pc, #72]	; (80084f0 <board_init_timer_init+0x344>)
 80084a8:	2200      	movs	r2, #0
 80084aa:	611a      	str	r2, [r3, #16]
            htim16.Init.RepetitionCounter = 0;
 80084ac:	4b10      	ldr	r3, [pc, #64]	; (80084f0 <board_init_timer_init+0x344>)
 80084ae:	2200      	movs	r2, #0
 80084b0:	615a      	str	r2, [r3, #20]
            htim16.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80084b2:	4b0f      	ldr	r3, [pc, #60]	; (80084f0 <board_init_timer_init+0x344>)
 80084b4:	2200      	movs	r2, #0
 80084b6:	619a      	str	r2, [r3, #24]
            if (HAL_TIM_Base_Init(&htim16) != HAL_OK)
 80084b8:	480d      	ldr	r0, [pc, #52]	; (80084f0 <board_init_timer_init+0x344>)
 80084ba:	f7fe fb7f 	bl	8006bbc <HAL_TIM_Base_Init>
 80084be:	4603      	mov	r3, r0
 80084c0:	2b00      	cmp	r3, #0
 80084c2:	d004      	beq.n	80084ce <board_init_timer_init+0x322>
                Error_Handler();
 80084c4:	f000 f9a6 	bl	8008814 <Error_Handler>
        break;
 80084c8:	e001      	b.n	80084ce <board_init_timer_init+0x322>
        break;
 80084ca:	bf00      	nop
 80084cc:	e000      	b.n	80084d0 <board_init_timer_init+0x324>
        break;
 80084ce:	bf00      	nop
    }

}
 80084d0:	bf00      	nop
 80084d2:	3788      	adds	r7, #136	; 0x88
 80084d4:	46bd      	mov	sp, r7
 80084d6:	bd80      	pop	{r7, pc}
 80084d8:	20002148 	.word	0x20002148
 80084dc:	40012c00 	.word	0x40012c00
 80084e0:	20002194 	.word	0x20002194
 80084e4:	40014000 	.word	0x40014000
 80084e8:	40021000 	.word	0x40021000
 80084ec:	48000400 	.word	0x48000400
 80084f0:	200021e0 	.word	0x200021e0
 80084f4:	40014400 	.word	0x40014400

080084f8 <board_init>:


void board_init(void)
{
 80084f8:	b580      	push	{r7, lr}
 80084fa:	b08c      	sub	sp, #48	; 0x30
 80084fc:	af00      	add	r7, sp, #0
    GPIO_InitTypeDef GPIO_InitStruct = {0};
 80084fe:	f107 0318 	add.w	r3, r7, #24
 8008502:	2200      	movs	r2, #0
 8008504:	601a      	str	r2, [r3, #0]
 8008506:	605a      	str	r2, [r3, #4]
 8008508:	609a      	str	r2, [r3, #8]
 800850a:	60da      	str	r2, [r3, #12]
 800850c:	611a      	str	r2, [r3, #16]

    srand(time(0));
 800850e:	2000      	movs	r0, #0
 8008510:	f000 ff64 	bl	80093dc <time>
 8008514:	4602      	mov	r2, r0
 8008516:	460b      	mov	r3, r1
 8008518:	4613      	mov	r3, r2
 800851a:	4618      	mov	r0, r3
 800851c:	f000 fee2 	bl	80092e4 <srand>
    HAL_Init();
 8008520:	f7fc faec 	bl	8004afc <HAL_Init>
    SystemClock_Config();
 8008524:	f000 f90c 	bl	8008740 <SystemClock_Config>

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8008528:	4b6e      	ldr	r3, [pc, #440]	; (80086e4 <board_init+0x1ec>)
 800852a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800852c:	4a6d      	ldr	r2, [pc, #436]	; (80086e4 <board_init+0x1ec>)
 800852e:	f043 0304 	orr.w	r3, r3, #4
 8008532:	64d3      	str	r3, [r2, #76]	; 0x4c
 8008534:	4b6b      	ldr	r3, [pc, #428]	; (80086e4 <board_init+0x1ec>)
 8008536:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8008538:	f003 0304 	and.w	r3, r3, #4
 800853c:	617b      	str	r3, [r7, #20]
 800853e:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOH_CLK_ENABLE();
 8008540:	4b68      	ldr	r3, [pc, #416]	; (80086e4 <board_init+0x1ec>)
 8008542:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8008544:	4a67      	ldr	r2, [pc, #412]	; (80086e4 <board_init+0x1ec>)
 8008546:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800854a:	64d3      	str	r3, [r2, #76]	; 0x4c
 800854c:	4b65      	ldr	r3, [pc, #404]	; (80086e4 <board_init+0x1ec>)
 800854e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8008550:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8008554:	613b      	str	r3, [r7, #16]
 8008556:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8008558:	4b62      	ldr	r3, [pc, #392]	; (80086e4 <board_init+0x1ec>)
 800855a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800855c:	4a61      	ldr	r2, [pc, #388]	; (80086e4 <board_init+0x1ec>)
 800855e:	f043 0301 	orr.w	r3, r3, #1
 8008562:	64d3      	str	r3, [r2, #76]	; 0x4c
 8008564:	4b5f      	ldr	r3, [pc, #380]	; (80086e4 <board_init+0x1ec>)
 8008566:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8008568:	f003 0301 	and.w	r3, r3, #1
 800856c:	60fb      	str	r3, [r7, #12]
 800856e:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8008570:	4b5c      	ldr	r3, [pc, #368]	; (80086e4 <board_init+0x1ec>)
 8008572:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8008574:	4a5b      	ldr	r2, [pc, #364]	; (80086e4 <board_init+0x1ec>)
 8008576:	f043 0302 	orr.w	r3, r3, #2
 800857a:	64d3      	str	r3, [r2, #76]	; 0x4c
 800857c:	4b59      	ldr	r3, [pc, #356]	; (80086e4 <board_init+0x1ec>)
 800857e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8008580:	f003 0302 	and.w	r3, r3, #2
 8008584:	60bb      	str	r3, [r7, #8]
 8008586:	68bb      	ldr	r3, [r7, #8]
    __HAL_RCC_DMA1_CLK_ENABLE();
 8008588:	4b56      	ldr	r3, [pc, #344]	; (80086e4 <board_init+0x1ec>)
 800858a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800858c:	4a55      	ldr	r2, [pc, #340]	; (80086e4 <board_init+0x1ec>)
 800858e:	f043 0301 	orr.w	r3, r3, #1
 8008592:	6493      	str	r3, [r2, #72]	; 0x48
 8008594:	4b53      	ldr	r3, [pc, #332]	; (80086e4 <board_init+0x1ec>)
 8008596:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8008598:	f003 0301 	and.w	r3, r3, #1
 800859c:	607b      	str	r3, [r7, #4]
 800859e:	687b      	ldr	r3, [r7, #4]

    // setup the wakeups as only interrupts without the WKUP enabled yet... TODO
    GPIO_InitStruct.Pin = PIN_WKUP_1|PIN_WKUP_4;
 80085a0:	2305      	movs	r3, #5
 80085a2:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 80085a4:	f44f 1304 	mov.w	r3, #2162688	; 0x210000
 80085a8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80085aa:	2300      	movs	r3, #0
 80085ac:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(PIN_PORT_A, &GPIO_InitStruct);
 80085ae:	f107 0318 	add.w	r3, r7, #24
 80085b2:	4619      	mov	r1, r3
 80085b4:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80085b8:	f7fc fe4a 	bl	8005250 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = PIN_WKUP_2|PIN_WKUP_3;
 80085bc:	f242 0320 	movw	r3, #8224	; 0x2020
 80085c0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 80085c2:	f44f 1304 	mov.w	r3, #2162688	; 0x210000
 80085c6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80085c8:	2300      	movs	r3, #0
 80085ca:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(PIN_PORT_C, &GPIO_InitStruct);
 80085cc:	f107 0318 	add.w	r3, r7, #24
 80085d0:	4619      	mov	r1, r3
 80085d2:	4845      	ldr	r0, [pc, #276]	; (80086e8 <board_init+0x1f0>)
 80085d4:	f7fc fe3c 	bl	8005250 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = PIN_LVL_EN | PIN_LED_OUT_1 | PIN_LED_OUT_2;
 80085d8:	238c      	movs	r3, #140	; 0x8c
 80085da:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80085dc:	2301      	movs	r3, #1
 80085de:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80085e0:	2300      	movs	r3, #0
 80085e2:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(PIN_PORT_C, &GPIO_InitStruct);
 80085e4:	f107 0318 	add.w	r3, r7, #24
 80085e8:	4619      	mov	r1, r3
 80085ea:	483f      	ldr	r0, [pc, #252]	; (80086e8 <board_init+0x1f0>)
 80085ec:	f7fc fe30 	bl	8005250 <HAL_GPIO_Init>

    board_init_specific();
 80085f0:	f000 f916 	bl	8008820 <board_init_specific>
    for (uint8_t iii = 0; iii < NUM_TIMERS; iii++) board_init_timer_init(iii);
 80085f4:	2300      	movs	r3, #0
 80085f6:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
 80085fa:	e009      	b.n	8008610 <board_init+0x118>
 80085fc:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8008600:	4618      	mov	r0, r3
 8008602:	f7ff fdd3 	bl	80081ac <board_init_timer_init>
 8008606:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800860a:	3301      	adds	r3, #1
 800860c:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
 8008610:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8008614:	2b02      	cmp	r3, #2
 8008616:	d9f1      	bls.n	80085fc <board_init+0x104>

    HAL_NVIC_SetPriority(PIN_WKUP_1_IRQ, 0, 0);
 8008618:	2200      	movs	r2, #0
 800861a:	2100      	movs	r1, #0
 800861c:	2006      	movs	r0, #6
 800861e:	f7fc fba8 	bl	8004d72 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(PIN_WKUP_1_IRQ);
 8008622:	2006      	movs	r0, #6
 8008624:	f7fc fbc1 	bl	8004daa <HAL_NVIC_EnableIRQ>

    HAL_NVIC_SetPriority(PIN_WKUP_4_IRQ, 0, 0);
 8008628:	2200      	movs	r2, #0
 800862a:	2100      	movs	r1, #0
 800862c:	2008      	movs	r0, #8
 800862e:	f7fc fba0 	bl	8004d72 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(PIN_WKUP_4_IRQ);
 8008632:	2008      	movs	r0, #8
 8008634:	f7fc fbb9 	bl	8004daa <HAL_NVIC_EnableIRQ>

    HAL_NVIC_SetPriority(PIN_WKUP_2_IRQ, 0, 0);
 8008638:	2200      	movs	r2, #0
 800863a:	2100      	movs	r1, #0
 800863c:	2017      	movs	r0, #23
 800863e:	f7fc fb98 	bl	8004d72 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(PIN_WKUP_2_IRQ);
 8008642:	2017      	movs	r0, #23
 8008644:	f7fc fbb1 	bl	8004daa <HAL_NVIC_EnableIRQ>

    HAL_NVIC_SetPriority(PIN_WKUP_3_IRQ, 0, 0);
 8008648:	2200      	movs	r2, #0
 800864a:	2100      	movs	r1, #0
 800864c:	2028      	movs	r0, #40	; 0x28
 800864e:	f7fc fb90 	bl	8004d72 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(PIN_WKUP_3_IRQ);
 8008652:	2028      	movs	r0, #40	; 0x28
 8008654:	f7fc fba9 	bl	8004daa <HAL_NVIC_EnableIRQ>

    HAL_NVIC_SetPriority(DMA1_Channel2_IRQn, 0, 0);
 8008658:	2200      	movs	r2, #0
 800865a:	2100      	movs	r1, #0
 800865c:	200c      	movs	r0, #12
 800865e:	f7fc fb88 	bl	8004d72 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(DMA1_Channel2_IRQn);
 8008662:	200c      	movs	r0, #12
 8008664:	f7fc fba1 	bl	8004daa <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(DMA1_Channel3_IRQn, 0, 0);
 8008668:	2200      	movs	r2, #0
 800866a:	2100      	movs	r1, #0
 800866c:	200d      	movs	r0, #13
 800866e:	f7fc fb80 	bl	8004d72 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(DMA1_Channel3_IRQn);
 8008672:	200d      	movs	r0, #13
 8008674:	f7fc fb99 	bl	8004daa <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(DMA1_Channel5_IRQn, 0, 0);
 8008678:	2200      	movs	r2, #0
 800867a:	2100      	movs	r1, #0
 800867c:	200f      	movs	r0, #15
 800867e:	f7fc fb78 	bl	8004d72 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(DMA1_Channel5_IRQn);
 8008682:	200f      	movs	r0, #15
 8008684:	f7fc fb91 	bl	8004daa <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(DMA1_Channel6_IRQn, 0, 0);
 8008688:	2200      	movs	r2, #0
 800868a:	2100      	movs	r1, #0
 800868c:	2010      	movs	r0, #16
 800868e:	f7fc fb70 	bl	8004d72 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(DMA1_Channel6_IRQn);
 8008692:	2010      	movs	r0, #16
 8008694:	f7fc fb89 	bl	8004daa <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(DMA1_Channel7_IRQn, 0, 0);
 8008698:	2200      	movs	r2, #0
 800869a:	2100      	movs	r1, #0
 800869c:	2011      	movs	r0, #17
 800869e:	f7fc fb68 	bl	8004d72 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(DMA1_Channel7_IRQn);
 80086a2:	2011      	movs	r0, #17
 80086a4:	f7fc fb81 	bl	8004daa <HAL_NVIC_EnableIRQ>
    board_init_rtc_init();
 80086a8:	f7ff fd58 	bl	800815c <board_init_rtc_init>
    ws2812b_init();
 80086ac:	f7f9 fc12 	bl	8001ed4 <ws2812b_init>
    HAL_GPIO_WritePin(PIN_PORT_C, PIN_LVL_DIR, GPIO_PIN_RESET);
 80086b0:	2200      	movs	r2, #0
 80086b2:	f44f 7180 	mov.w	r1, #256	; 0x100
 80086b6:	480c      	ldr	r0, [pc, #48]	; (80086e8 <board_init+0x1f0>)
 80086b8:	f7fc ff44 	bl	8005544 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(PIN_PORT_C, PIN_LVL_DIR, GPIO_PIN_SET);
 80086bc:	2201      	movs	r2, #1
 80086be:	f44f 7180 	mov.w	r1, #256	; 0x100
 80086c2:	4809      	ldr	r0, [pc, #36]	; (80086e8 <board_init+0x1f0>)
 80086c4:	f7fc ff3e 	bl	8005544 <HAL_GPIO_WritePin>
    reset_ws2812b();
 80086c8:	f7f9 fa1c 	bl	8001b04 <reset_ws2812b>
    HAL_GPIO_WritePin(GPIOC, PIN_LED_OUT_1|PIN_LED_OUT_2, GPIO_PIN_RESET);
 80086cc:	2200      	movs	r2, #0
 80086ce:	210c      	movs	r1, #12
 80086d0:	4805      	ldr	r0, [pc, #20]	; (80086e8 <board_init+0x1f0>)
 80086d2:	f7fc ff37 	bl	8005544 <HAL_GPIO_WritePin>
    color_led_init();
 80086d6:	f7f8 ff95 	bl	8001604 <color_led_init>
    //animate_led_init(); // not yet defined..
}
 80086da:	bf00      	nop
 80086dc:	3730      	adds	r7, #48	; 0x30
 80086de:	46bd      	mov	sp, r7
 80086e0:	bd80      	pop	{r7, pc}
 80086e2:	bf00      	nop
 80086e4:	40021000 	.word	0x40021000
 80086e8:	48000800 	.word	0x48000800

080086ec <button_pressed>:
uint32_t g_button_on_count[NUM_PUSH_BUTTONS] = {0};
bool button_press_state[NUM_PUSH_BUTTONS] = {false};


void button_pressed(board_init_push_buttons_e button)
{
 80086ec:	b480      	push	{r7}
 80086ee:	b083      	sub	sp, #12
 80086f0:	af00      	add	r7, sp, #0
 80086f2:	4603      	mov	r3, r0
 80086f4:	71fb      	strb	r3, [r7, #7]
    button_press_state[(uint8_t)button] = true;
 80086f6:	79fb      	ldrb	r3, [r7, #7]
 80086f8:	4a04      	ldr	r2, [pc, #16]	; (800870c <button_pressed+0x20>)
 80086fa:	2101      	movs	r1, #1
 80086fc:	54d1      	strb	r1, [r2, r3]
}
 80086fe:	bf00      	nop
 8008700:	370c      	adds	r7, #12
 8008702:	46bd      	mov	sp, r7
 8008704:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008708:	4770      	bx	lr
 800870a:	bf00      	nop
 800870c:	20002398 	.word	0x20002398

08008710 <board_init_stop_timer>:
    return return_val;
}


void board_init_stop_timer(void)
{
 8008710:	b580      	push	{r7, lr}
 8008712:	af00      	add	r7, sp, #0
    HAL_TIM_PWM_Stop_DMA(&htim1, TIM_CHANNEL_1);
 8008714:	2100      	movs	r1, #0
 8008716:	4808      	ldr	r0, [pc, #32]	; (8008738 <board_init_stop_timer+0x28>)
 8008718:	f7fe fcf6 	bl	8007108 <HAL_TIM_PWM_Stop_DMA>
    HAL_TIM_PWM_Stop_DMA(&htim1, TIM_CHANNEL_2);
 800871c:	2104      	movs	r1, #4
 800871e:	4806      	ldr	r0, [pc, #24]	; (8008738 <board_init_stop_timer+0x28>)
 8008720:	f7fe fcf2 	bl	8007108 <HAL_TIM_PWM_Stop_DMA>
    HAL_TIM_PWM_Stop_DMA(&htim1, TIM_CHANNEL_3);
 8008724:	2108      	movs	r1, #8
 8008726:	4804      	ldr	r0, [pc, #16]	; (8008738 <board_init_stop_timer+0x28>)
 8008728:	f7fe fcee 	bl	8007108 <HAL_TIM_PWM_Stop_DMA>
    HAL_TIM_PWM_Stop_DMA(&htim15, TIM_CHANNEL_1);
 800872c:	2100      	movs	r1, #0
 800872e:	4803      	ldr	r0, [pc, #12]	; (800873c <board_init_stop_timer+0x2c>)
 8008730:	f7fe fcea 	bl	8007108 <HAL_TIM_PWM_Stop_DMA>
}
 8008734:	bf00      	nop
 8008736:	bd80      	pop	{r7, pc}
 8008738:	20002148 	.word	0x20002148
 800873c:	20002194 	.word	0x20002194

08008740 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8008740:	b580      	push	{r7, lr}
 8008742:	b0ae      	sub	sp, #184	; 0xb8
 8008744:	af00      	add	r7, sp, #0
    RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8008746:	f107 0374 	add.w	r3, r7, #116	; 0x74
 800874a:	2244      	movs	r2, #68	; 0x44
 800874c:	2100      	movs	r1, #0
 800874e:	4618      	mov	r0, r3
 8008750:	f000 fce0 	bl	8009114 <memset>
    RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8008754:	f107 0360 	add.w	r3, r7, #96	; 0x60
 8008758:	2200      	movs	r2, #0
 800875a:	601a      	str	r2, [r3, #0]
 800875c:	605a      	str	r2, [r3, #4]
 800875e:	609a      	str	r2, [r3, #8]
 8008760:	60da      	str	r2, [r3, #12]
 8008762:	611a      	str	r2, [r3, #16]
    RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8008764:	1d3b      	adds	r3, r7, #4
 8008766:	225c      	movs	r2, #92	; 0x5c
 8008768:	2100      	movs	r1, #0
 800876a:	4618      	mov	r0, r3
 800876c:	f000 fcd2 	bl	8009114 <memset>

    /** Configure LSE Drive Capability
    */
    HAL_PWR_EnableBkUpAccess();
 8008770:	f7fc ff24 	bl	80055bc <HAL_PWR_EnableBkUpAccess>
    __HAL_RCC_LSEDRIVE_CONFIG(RCC_LSEDRIVE_LOW);
 8008774:	4b26      	ldr	r3, [pc, #152]	; (8008810 <SystemClock_Config+0xd0>)
 8008776:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800877a:	4a25      	ldr	r2, [pc, #148]	; (8008810 <SystemClock_Config+0xd0>)
 800877c:	f023 0318 	bic.w	r3, r3, #24
 8008780:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
    /** Initializes the RCC Oscillators according to the specified parameters
    * in the RCC_OscInitTypeDef structure.
    */
    RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE|RCC_OSCILLATORTYPE_LSE;
 8008784:	2305      	movs	r3, #5
 8008786:	677b      	str	r3, [r7, #116]	; 0x74
    RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8008788:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800878c:	67bb      	str	r3, [r7, #120]	; 0x78
    RCC_OscInitStruct.LSEState = RCC_LSE_ON;
 800878e:	2301      	movs	r3, #1
 8008790:	67fb      	str	r3, [r7, #124]	; 0x7c
    RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8008792:	2300      	movs	r3, #0
 8008794:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
    if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8008798:	f107 0374 	add.w	r3, r7, #116	; 0x74
 800879c:	4618      	mov	r0, r3
 800879e:	f7fc fff1 	bl	8005784 <HAL_RCC_OscConfig>
 80087a2:	4603      	mov	r3, r0
 80087a4:	2b00      	cmp	r3, #0
 80087a6:	d001      	beq.n	80087ac <SystemClock_Config+0x6c>
    {
        Error_Handler();
 80087a8:	f000 f834 	bl	8008814 <Error_Handler>
    }
    /** Initializes the CPU, AHB and APB buses clocks
    */
    RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80087ac:	230f      	movs	r3, #15
 80087ae:	663b      	str	r3, [r7, #96]	; 0x60
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
    RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSE;
 80087b0:	2302      	movs	r3, #2
 80087b2:	667b      	str	r3, [r7, #100]	; 0x64
    RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80087b4:	2300      	movs	r3, #0
 80087b6:	66bb      	str	r3, [r7, #104]	; 0x68
    RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80087b8:	2300      	movs	r3, #0
 80087ba:	66fb      	str	r3, [r7, #108]	; 0x6c
    RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80087bc:	2300      	movs	r3, #0
 80087be:	673b      	str	r3, [r7, #112]	; 0x70

    if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 80087c0:	f107 0360 	add.w	r3, r7, #96	; 0x60
 80087c4:	2102      	movs	r1, #2
 80087c6:	4618      	mov	r0, r3
 80087c8:	f7fd fbf0 	bl	8005fac <HAL_RCC_ClockConfig>
 80087cc:	4603      	mov	r3, r0
 80087ce:	2b00      	cmp	r3, #0
 80087d0:	d001      	beq.n	80087d6 <SystemClock_Config+0x96>
    {
        Error_Handler();
 80087d2:	f000 f81f 	bl	8008814 <Error_Handler>
    }
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_RTC;
 80087d6:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80087da:	607b      	str	r3, [r7, #4]
    PeriphClkInit.RTCClockSelection = RCC_RTCCLKSOURCE_LSE;
 80087dc:	f44f 7380 	mov.w	r3, #256	; 0x100
 80087e0:	65fb      	str	r3, [r7, #92]	; 0x5c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80087e2:	1d3b      	adds	r3, r7, #4
 80087e4:	4618      	mov	r0, r3
 80087e6:	f7fd fdcd 	bl	8006384 <HAL_RCCEx_PeriphCLKConfig>
 80087ea:	4603      	mov	r3, r0
 80087ec:	2b00      	cmp	r3, #0
 80087ee:	d001      	beq.n	80087f4 <SystemClock_Config+0xb4>
    {
        Error_Handler();
 80087f0:	f000 f810 	bl	8008814 <Error_Handler>
    }
    /** Configure the main internal regulator output voltage
    */
    if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 80087f4:	f44f 7000 	mov.w	r0, #512	; 0x200
 80087f8:	f7fc ff6e 	bl	80056d8 <HAL_PWREx_ControlVoltageScaling>
 80087fc:	4603      	mov	r3, r0
 80087fe:	2b00      	cmp	r3, #0
 8008800:	d001      	beq.n	8008806 <SystemClock_Config+0xc6>
    {
        Error_Handler();
 8008802:	f000 f807 	bl	8008814 <Error_Handler>
    }
}
 8008806:	bf00      	nop
 8008808:	37b8      	adds	r7, #184	; 0xb8
 800880a:	46bd      	mov	sp, r7
 800880c:	bd80      	pop	{r7, pc}
 800880e:	bf00      	nop
 8008810:	40021000 	.word	0x40021000

08008814 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8008814:	b480      	push	{r7}
 8008816:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 8008818:	b672      	cpsid	i
}
 800881a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800881c:	e7fe      	b.n	800881c <Error_Handler+0x8>
	...

08008820 <board_init_specific>:
#include "stm32l4xx_hal.h"
#include "board_specific.h"


void board_init_specific(void)
{
 8008820:	b580      	push	{r7, lr}
 8008822:	b086      	sub	sp, #24
 8008824:	af00      	add	r7, sp, #0
    GPIO_InitTypeDef GPIO_InitStruct = {0};
 8008826:	1d3b      	adds	r3, r7, #4
 8008828:	2200      	movs	r2, #0
 800882a:	601a      	str	r2, [r3, #0]
 800882c:	605a      	str	r2, [r3, #4]
 800882e:	609a      	str	r2, [r3, #8]
 8008830:	60da      	str	r2, [r3, #12]
 8008832:	611a      	str	r2, [r3, #16]

    GPIO_InitStruct.Pin = PIN_GPIO0|PIN_GPIO1|PIN_GPIO3;
 8008834:	23e0      	movs	r3, #224	; 0xe0
 8008836:	607b      	str	r3, [r7, #4]
    GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8008838:	2301      	movs	r3, #1
 800883a:	60bb      	str	r3, [r7, #8]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800883c:	2300      	movs	r3, #0
 800883e:	60fb      	str	r3, [r7, #12]
    HAL_GPIO_Init(PIN_PORT_B, &GPIO_InitStruct);
 8008840:	1d3b      	adds	r3, r7, #4
 8008842:	4619      	mov	r1, r3
 8008844:	4815      	ldr	r0, [pc, #84]	; (800889c <board_init_specific+0x7c>)
 8008846:	f7fc fd03 	bl	8005250 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = PIN_ANALOG_IN;
 800884a:	2302      	movs	r3, #2
 800884c:	607b      	str	r3, [r7, #4]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG_ADC_CONTROL;
 800884e:	230b      	movs	r3, #11
 8008850:	60bb      	str	r3, [r7, #8]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8008852:	2300      	movs	r3, #0
 8008854:	60fb      	str	r3, [r7, #12]
    HAL_GPIO_Init(PIN_PORT_A, &GPIO_InitStruct);
 8008856:	1d3b      	adds	r3, r7, #4
 8008858:	4619      	mov	r1, r3
 800885a:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800885e:	f7fc fcf7 	bl	8005250 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = PIN_SPI3_NSS;
 8008862:	2310      	movs	r3, #16
 8008864:	607b      	str	r3, [r7, #4]
    GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8008866:	2301      	movs	r3, #1
 8008868:	60bb      	str	r3, [r7, #8]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800886a:	2300      	movs	r3, #0
 800886c:	60fb      	str	r3, [r7, #12]
    HAL_GPIO_Init(PIN_PORT_A, &GPIO_InitStruct);
 800886e:	1d3b      	adds	r3, r7, #4
 8008870:	4619      	mov	r1, r3
 8008872:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8008876:	f7fc fceb 	bl	8005250 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = PIN_LVL_DIR;
 800887a:	f44f 7380 	mov.w	r3, #256	; 0x100
 800887e:	607b      	str	r3, [r7, #4]
    GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8008880:	2301      	movs	r3, #1
 8008882:	60bb      	str	r3, [r7, #8]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8008884:	2300      	movs	r3, #0
 8008886:	60fb      	str	r3, [r7, #12]
    HAL_GPIO_Init(PIN_PORT_C, &GPIO_InitStruct);
 8008888:	1d3b      	adds	r3, r7, #4
 800888a:	4619      	mov	r1, r3
 800888c:	4804      	ldr	r0, [pc, #16]	; (80088a0 <board_init_specific+0x80>)
 800888e:	f7fc fcdf 	bl	8005250 <HAL_GPIO_Init>


}
 8008892:	bf00      	nop
 8008894:	3718      	adds	r7, #24
 8008896:	46bd      	mov	sp, r7
 8008898:	bd80      	pop	{r7, pc}
 800889a:	bf00      	nop
 800889c:	48000400 	.word	0x48000400
 80088a0:	48000800 	.word	0x48000800

080088a4 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80088a4:	b580      	push	{r7, lr}
 80088a6:	af00      	add	r7, sp, #0
    board_init();
 80088a8:	f7ff fe26 	bl	80084f8 <board_init>
    //reset_ws2812b();
	task_create();
 80088ac:	f000 f894 	bl	80089d8 <task_create>
	osKernelStart();
 80088b0:	f7f9 fbf6 	bl	80020a0 <osKernelStart>
 80088b4:	2300      	movs	r3, #0
}
 80088b6:	4618      	mov	r0, r3
 80088b8:	bd80      	pop	{r7, pc}

080088ba <random_num>:
#include <stdint.h>
#include <stdlib.h>
#include "numbers.h"

uint32_t random_num(uint32_t min, uint32_t max)
{
 80088ba:	b580      	push	{r7, lr}
 80088bc:	b082      	sub	sp, #8
 80088be:	af00      	add	r7, sp, #0
 80088c0:	6078      	str	r0, [r7, #4]
 80088c2:	6039      	str	r1, [r7, #0]
   return min + rand() % (max - min);
 80088c4:	f000 fd3c 	bl	8009340 <rand>
 80088c8:	4603      	mov	r3, r0
 80088ca:	461a      	mov	r2, r3
 80088cc:	6839      	ldr	r1, [r7, #0]
 80088ce:	687b      	ldr	r3, [r7, #4]
 80088d0:	1acb      	subs	r3, r1, r3
 80088d2:	fbb2 f1f3 	udiv	r1, r2, r3
 80088d6:	fb01 f303 	mul.w	r3, r1, r3
 80088da:	1ad2      	subs	r2, r2, r3
 80088dc:	687b      	ldr	r3, [r7, #4]
 80088de:	4413      	add	r3, r2
}
 80088e0:	4618      	mov	r0, r3
 80088e2:	3708      	adds	r7, #8
 80088e4:	46bd      	mov	sp, r7
 80088e6:	bd80      	pop	{r7, pc}

080088e8 <task_button_press_interrupt_occurred>:
bool g_animate_led_interrupt = false;
bool g_interrupt_flag[NUM_ISR] = {false};


bool task_button_press_interrupt_occurred(void)
{
 80088e8:	b480      	push	{r7}
 80088ea:	af00      	add	r7, sp, #0
    return g_animate_led_interrupt;
 80088ec:	4b03      	ldr	r3, [pc, #12]	; (80088fc <task_button_press_interrupt_occurred+0x14>)
 80088ee:	781b      	ldrb	r3, [r3, #0]
}
 80088f0:	4618      	mov	r0, r3
 80088f2:	46bd      	mov	sp, r7
 80088f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80088f8:	4770      	bx	lr
 80088fa:	bf00      	nop
 80088fc:	2000239d 	.word	0x2000239d

08008900 <task_button_press_ctrl_interrupt_flag>:
    g_interrupt_flag[src] = true;
}


bool task_button_press_ctrl_interrupt_flag(isr_e src)
{
 8008900:	b480      	push	{r7}
 8008902:	b085      	sub	sp, #20
 8008904:	af00      	add	r7, sp, #0
 8008906:	4603      	mov	r3, r0
 8008908:	71fb      	strb	r3, [r7, #7]
    bool return_val = g_interrupt_flag[src];
 800890a:	79fb      	ldrb	r3, [r7, #7]
 800890c:	4a08      	ldr	r2, [pc, #32]	; (8008930 <task_button_press_ctrl_interrupt_flag+0x30>)
 800890e:	5cd3      	ldrb	r3, [r2, r3]
 8008910:	73fb      	strb	r3, [r7, #15]
    if (return_val) g_interrupt_flag[src] = false; // auto clear
 8008912:	7bfb      	ldrb	r3, [r7, #15]
 8008914:	2b00      	cmp	r3, #0
 8008916:	d003      	beq.n	8008920 <task_button_press_ctrl_interrupt_flag+0x20>
 8008918:	79fb      	ldrb	r3, [r7, #7]
 800891a:	4a05      	ldr	r2, [pc, #20]	; (8008930 <task_button_press_ctrl_interrupt_flag+0x30>)
 800891c:	2100      	movs	r1, #0
 800891e:	54d1      	strb	r1, [r2, r3]
    return return_val;
 8008920:	7bfb      	ldrb	r3, [r7, #15]
}
 8008922:	4618      	mov	r0, r3
 8008924:	3714      	adds	r7, #20
 8008926:	46bd      	mov	sp, r7
 8008928:	f85d 7b04 	ldr.w	r7, [sp], #4
 800892c:	4770      	bx	lr
 800892e:	bf00      	nop
 8008930:	200023a0 	.word	0x200023a0

08008934 <task_button_press_check_interrupts>:


bool task_button_press_check_interrupts(uint8_t *red, uint8_t *green, uint8_t *blue)
{
 8008934:	b580      	push	{r7, lr}
 8008936:	b086      	sub	sp, #24
 8008938:	af00      	add	r7, sp, #0
 800893a:	60f8      	str	r0, [r7, #12]
 800893c:	60b9      	str	r1, [r7, #8]
 800893e:	607a      	str	r2, [r7, #4]
    bool return_val = false;
 8008940:	2300      	movs	r3, #0
 8008942:	75fb      	strb	r3, [r7, #23]
    task_button_press_interrupt_flag_clear();
 8008944:	f000 f83c 	bl	80089c0 <task_button_press_interrupt_flag_clear>
    if (task_button_press_ctrl_interrupt_flag(ISR_STATE))
 8008948:	2001      	movs	r0, #1
 800894a:	f7ff ffd9 	bl	8008900 <task_button_press_ctrl_interrupt_flag>
 800894e:	4603      	mov	r3, r0
 8008950:	2b00      	cmp	r3, #0
 8008952:	d006      	beq.n	8008962 <task_button_press_check_interrupts+0x2e>
    {
        return_val = true;
 8008954:	2301      	movs	r3, #1
 8008956:	75fb      	strb	r3, [r7, #23]
        animate_led_solid_custom_color((uint16_t)STRIP_BIT_ALL_SET, COLOR_HEX_BLACK);
 8008958:	2100      	movs	r1, #0
 800895a:	2001      	movs	r0, #1
 800895c:	f7f8 f8b3 	bl	8000ac6 <animate_led_solid_custom_color>
 8008960:	e026      	b.n	80089b0 <task_button_press_check_interrupts+0x7c>
        //osDelay(500); // some dormant time?
    }
    else if (task_button_press_ctrl_interrupt_flag(ISR_PAUSE))
 8008962:	2003      	movs	r0, #3
 8008964:	f7ff ffcc 	bl	8008900 <task_button_press_ctrl_interrupt_flag>
 8008968:	4603      	mov	r3, r0
 800896a:	2b00      	cmp	r3, #0
 800896c:	d008      	beq.n	8008980 <task_button_press_check_interrupts+0x4c>
    {
        while (g_animate_led_pause_flag)
 800896e:	e002      	b.n	8008976 <task_button_press_check_interrupts+0x42>
        {
            osDelay(10);
 8008970:	200a      	movs	r0, #10
 8008972:	f7f9 fc4d 	bl	8002210 <osDelay>
        while (g_animate_led_pause_flag)
 8008976:	4b11      	ldr	r3, [pc, #68]	; (80089bc <task_button_press_check_interrupts+0x88>)
 8008978:	781b      	ldrb	r3, [r3, #0]
 800897a:	2b00      	cmp	r3, #0
 800897c:	d1f8      	bne.n	8008970 <task_button_press_check_interrupts+0x3c>
 800897e:	e017      	b.n	80089b0 <task_button_press_check_interrupts+0x7c>
        }
    }
    else if (task_button_press_ctrl_interrupt_flag(ISR_COLOR))
 8008980:	2002      	movs	r0, #2
 8008982:	f7ff ffbd 	bl	8008900 <task_button_press_ctrl_interrupt_flag>
 8008986:	4603      	mov	r3, r0
 8008988:	2b00      	cmp	r3, #0
 800898a:	d011      	beq.n	80089b0 <task_button_press_check_interrupts+0x7c>
    {
        // interrupt modifies the current color... apply it to the animation!
        *red = task_led_ctrl_cur_color_red_hex();
 800898c:	f7f8 feee 	bl	800176c <task_led_ctrl_cur_color_red_hex>
 8008990:	4603      	mov	r3, r0
 8008992:	461a      	mov	r2, r3
 8008994:	68fb      	ldr	r3, [r7, #12]
 8008996:	701a      	strb	r2, [r3, #0]
        *green = task_led_ctrl_cur_color_green_hex();
 8008998:	f7f8 fefc 	bl	8001794 <task_led_ctrl_cur_color_green_hex>
 800899c:	4603      	mov	r3, r0
 800899e:	461a      	mov	r2, r3
 80089a0:	68bb      	ldr	r3, [r7, #8]
 80089a2:	701a      	strb	r2, [r3, #0]
        *blue = task_led_ctrl_cur_color_blue_hex();
 80089a4:	f7f8 ff0a 	bl	80017bc <task_led_ctrl_cur_color_blue_hex>
 80089a8:	4603      	mov	r3, r0
 80089aa:	461a      	mov	r2, r3
 80089ac:	687b      	ldr	r3, [r7, #4]
 80089ae:	701a      	strb	r2, [r3, #0]
    }
    return return_val;
 80089b0:	7dfb      	ldrb	r3, [r7, #23]
}
 80089b2:	4618      	mov	r0, r3
 80089b4:	3718      	adds	r7, #24
 80089b6:	46bd      	mov	sp, r7
 80089b8:	bd80      	pop	{r7, pc}
 80089ba:	bf00      	nop
 80089bc:	2000239c 	.word	0x2000239c

080089c0 <task_button_press_interrupt_flag_clear>:


void task_button_press_interrupt_flag_clear(void)
{
 80089c0:	b480      	push	{r7}
 80089c2:	af00      	add	r7, sp, #0
    g_animate_led_interrupt = false;
 80089c4:	4b03      	ldr	r3, [pc, #12]	; (80089d4 <task_button_press_interrupt_flag_clear+0x14>)
 80089c6:	2200      	movs	r2, #0
 80089c8:	701a      	strb	r2, [r3, #0]
}
 80089ca:	bf00      	nop
 80089cc:	46bd      	mov	sp, r7
 80089ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80089d2:	4770      	bx	lr
 80089d4:	2000239d 	.word	0x2000239d

080089d8 <task_create>:
	.priority = (osPriority_t) osPriorityNormal,
};


void task_create(void)
{
 80089d8:	b580      	push	{r7, lr}
 80089da:	af00      	add	r7, sp, #0
    osKernelInitialize();
 80089dc:	f7f9 fb3c 	bl	8002058 <osKernelInitialize>
	//g_dma_transfer_handle = osThreadNew(task_dma_transfer, NULL, &g_task_dma_transfer_attributes);
    g_led_ctrl_handle = osThreadNew(task_led_ctrl, NULL, &g_task_led_ctrl_attributes);
 80089e0:	4a04      	ldr	r2, [pc, #16]	; (80089f4 <task_create+0x1c>)
 80089e2:	2100      	movs	r1, #0
 80089e4:	4804      	ldr	r0, [pc, #16]	; (80089f8 <task_create+0x20>)
 80089e6:	f7f9 fb81 	bl	80020ec <osThreadNew>
 80089ea:	4603      	mov	r3, r0
 80089ec:	4a03      	ldr	r2, [pc, #12]	; (80089fc <task_create+0x24>)
 80089ee:	6013      	str	r3, [r2, #0]
	//g_button_press_handle = osThreadNew(task_button_press, NULL, &g_task_button_press_attributes);
}
 80089f0:	bf00      	nop
 80089f2:	bd80      	pop	{r7, pc}
 80089f4:	0800a2b0 	.word	0x0800a2b0
 80089f8:	08001965 	.word	0x08001965
 80089fc:	200023a4 	.word	0x200023a4

08008a00 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                                                            /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8008a00:	b580      	push	{r7, lr}
 8008a02:	b084      	sub	sp, #16
 8008a04:	af00      	add	r7, sp, #0
  PWR_PVDTypeDef sConfigPVD = {0};
 8008a06:	f107 0308 	add.w	r3, r7, #8
 8008a0a:	2200      	movs	r2, #0
 8008a0c:	601a      	str	r2, [r3, #0]
 8008a0e:	605a      	str	r2, [r3, #4]

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8008a10:	4b13      	ldr	r3, [pc, #76]	; (8008a60 <HAL_MspInit+0x60>)
 8008a12:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8008a14:	4a12      	ldr	r2, [pc, #72]	; (8008a60 <HAL_MspInit+0x60>)
 8008a16:	f043 0301 	orr.w	r3, r3, #1
 8008a1a:	6613      	str	r3, [r2, #96]	; 0x60
 8008a1c:	4b10      	ldr	r3, [pc, #64]	; (8008a60 <HAL_MspInit+0x60>)
 8008a1e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8008a20:	f003 0301 	and.w	r3, r3, #1
 8008a24:	607b      	str	r3, [r7, #4]
 8008a26:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8008a28:	4b0d      	ldr	r3, [pc, #52]	; (8008a60 <HAL_MspInit+0x60>)
 8008a2a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8008a2c:	4a0c      	ldr	r2, [pc, #48]	; (8008a60 <HAL_MspInit+0x60>)
 8008a2e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8008a32:	6593      	str	r3, [r2, #88]	; 0x58
 8008a34:	4b0a      	ldr	r3, [pc, #40]	; (8008a60 <HAL_MspInit+0x60>)
 8008a36:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8008a38:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8008a3c:	603b      	str	r3, [r7, #0]
 8008a3e:	683b      	ldr	r3, [r7, #0]

  /** PVD Configuration
  */
  sConfigPVD.PVDLevel = PWR_PVDLEVEL_0;
 8008a40:	2300      	movs	r3, #0
 8008a42:	60bb      	str	r3, [r7, #8]
  sConfigPVD.Mode = PWR_PVD_MODE_NORMAL;
 8008a44:	2300      	movs	r3, #0
 8008a46:	60fb      	str	r3, [r7, #12]
  HAL_PWR_ConfigPVD(&sConfigPVD);
 8008a48:	f107 0308 	add.w	r3, r7, #8
 8008a4c:	4618      	mov	r0, r3
 8008a4e:	f7fc fdc5 	bl	80055dc <HAL_PWR_ConfigPVD>
  /** Enable the PVD Output
  */
  HAL_PWR_EnablePVD();
 8008a52:	f7fc fe23 	bl	800569c <HAL_PWR_EnablePVD>
}
 8008a56:	bf00      	nop
 8008a58:	3710      	adds	r7, #16
 8008a5a:	46bd      	mov	sp, r7
 8008a5c:	bd80      	pop	{r7, pc}
 8008a5e:	bf00      	nop
 8008a60:	40021000 	.word	0x40021000

08008a64 <HAL_RTC_MspInit>:
* This function configures the hardware resources used in this example
* @param hrtc: RTC handle pointer
* @retval None
*/
void HAL_RTC_MspInit(RTC_HandleTypeDef* hrtc)
{
 8008a64:	b480      	push	{r7}
 8008a66:	b083      	sub	sp, #12
 8008a68:	af00      	add	r7, sp, #0
 8008a6a:	6078      	str	r0, [r7, #4]
  if(hrtc->Instance==RTC)
 8008a6c:	687b      	ldr	r3, [r7, #4]
 8008a6e:	681b      	ldr	r3, [r3, #0]
 8008a70:	4a08      	ldr	r2, [pc, #32]	; (8008a94 <HAL_RTC_MspInit+0x30>)
 8008a72:	4293      	cmp	r3, r2
 8008a74:	d107      	bne.n	8008a86 <HAL_RTC_MspInit+0x22>
  {
    /* Peripheral clock enable */
    __HAL_RCC_RTC_ENABLE();
 8008a76:	4b08      	ldr	r3, [pc, #32]	; (8008a98 <HAL_RTC_MspInit+0x34>)
 8008a78:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8008a7c:	4a06      	ldr	r2, [pc, #24]	; (8008a98 <HAL_RTC_MspInit+0x34>)
 8008a7e:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8008a82:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
  }

}
 8008a86:	bf00      	nop
 8008a88:	370c      	adds	r7, #12
 8008a8a:	46bd      	mov	sp, r7
 8008a8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a90:	4770      	bx	lr
 8008a92:	bf00      	nop
 8008a94:	40002800 	.word	0x40002800
 8008a98:	40021000 	.word	0x40021000

08008a9c <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8008a9c:	b580      	push	{r7, lr}
 8008a9e:	b084      	sub	sp, #16
 8008aa0:	af00      	add	r7, sp, #0
 8008aa2:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM1)
 8008aa4:	687b      	ldr	r3, [r7, #4]
 8008aa6:	681b      	ldr	r3, [r3, #0]
 8008aa8:	4a6d      	ldr	r2, [pc, #436]	; (8008c60 <HAL_TIM_Base_MspInit+0x1c4>)
 8008aaa:	4293      	cmp	r3, r2
 8008aac:	f040 8091 	bne.w	8008bd2 <HAL_TIM_Base_MspInit+0x136>
  {
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8008ab0:	4b6c      	ldr	r3, [pc, #432]	; (8008c64 <HAL_TIM_Base_MspInit+0x1c8>)
 8008ab2:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8008ab4:	4a6b      	ldr	r2, [pc, #428]	; (8008c64 <HAL_TIM_Base_MspInit+0x1c8>)
 8008ab6:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8008aba:	6613      	str	r3, [r2, #96]	; 0x60
 8008abc:	4b69      	ldr	r3, [pc, #420]	; (8008c64 <HAL_TIM_Base_MspInit+0x1c8>)
 8008abe:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8008ac0:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8008ac4:	60fb      	str	r3, [r7, #12]
 8008ac6:	68fb      	ldr	r3, [r7, #12]

    /* TIM1 DMA Init */
    /* TIM1_CH1 Init */
    hdma_tim1_ch1.Instance = DMA1_Channel2;
 8008ac8:	4b67      	ldr	r3, [pc, #412]	; (8008c68 <HAL_TIM_Base_MspInit+0x1cc>)
 8008aca:	4a68      	ldr	r2, [pc, #416]	; (8008c6c <HAL_TIM_Base_MspInit+0x1d0>)
 8008acc:	601a      	str	r2, [r3, #0]
    hdma_tim1_ch1.Init.Request = DMA_REQUEST_7;
 8008ace:	4b66      	ldr	r3, [pc, #408]	; (8008c68 <HAL_TIM_Base_MspInit+0x1cc>)
 8008ad0:	2207      	movs	r2, #7
 8008ad2:	605a      	str	r2, [r3, #4]
    hdma_tim1_ch1.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8008ad4:	4b64      	ldr	r3, [pc, #400]	; (8008c68 <HAL_TIM_Base_MspInit+0x1cc>)
 8008ad6:	2210      	movs	r2, #16
 8008ad8:	609a      	str	r2, [r3, #8]
    hdma_tim1_ch1.Init.PeriphInc = DMA_PINC_DISABLE;
 8008ada:	4b63      	ldr	r3, [pc, #396]	; (8008c68 <HAL_TIM_Base_MspInit+0x1cc>)
 8008adc:	2200      	movs	r2, #0
 8008ade:	60da      	str	r2, [r3, #12]
    hdma_tim1_ch1.Init.MemInc = DMA_MINC_ENABLE;
 8008ae0:	4b61      	ldr	r3, [pc, #388]	; (8008c68 <HAL_TIM_Base_MspInit+0x1cc>)
 8008ae2:	2280      	movs	r2, #128	; 0x80
 8008ae4:	611a      	str	r2, [r3, #16]
    hdma_tim1_ch1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8008ae6:	4b60      	ldr	r3, [pc, #384]	; (8008c68 <HAL_TIM_Base_MspInit+0x1cc>)
 8008ae8:	f44f 7280 	mov.w	r2, #256	; 0x100
 8008aec:	615a      	str	r2, [r3, #20]
    hdma_tim1_ch1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8008aee:	4b5e      	ldr	r3, [pc, #376]	; (8008c68 <HAL_TIM_Base_MspInit+0x1cc>)
 8008af0:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8008af4:	619a      	str	r2, [r3, #24]
    hdma_tim1_ch1.Init.Mode = DMA_NORMAL;
 8008af6:	4b5c      	ldr	r3, [pc, #368]	; (8008c68 <HAL_TIM_Base_MspInit+0x1cc>)
 8008af8:	2200      	movs	r2, #0
 8008afa:	61da      	str	r2, [r3, #28]
    hdma_tim1_ch1.Init.Priority = DMA_PRIORITY_VERY_HIGH;
 8008afc:	4b5a      	ldr	r3, [pc, #360]	; (8008c68 <HAL_TIM_Base_MspInit+0x1cc>)
 8008afe:	f44f 5240 	mov.w	r2, #12288	; 0x3000
 8008b02:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_tim1_ch1) != HAL_OK)
 8008b04:	4858      	ldr	r0, [pc, #352]	; (8008c68 <HAL_TIM_Base_MspInit+0x1cc>)
 8008b06:	f7fc f96b 	bl	8004de0 <HAL_DMA_Init>
 8008b0a:	4603      	mov	r3, r0
 8008b0c:	2b00      	cmp	r3, #0
 8008b0e:	d001      	beq.n	8008b14 <HAL_TIM_Base_MspInit+0x78>
    {
      Error_Handler();
 8008b10:	f7ff fe80 	bl	8008814 <Error_Handler>
    }

    __HAL_LINKDMA(htim_base,hdma[TIM_DMA_ID_CC1],hdma_tim1_ch1);
 8008b14:	687b      	ldr	r3, [r7, #4]
 8008b16:	4a54      	ldr	r2, [pc, #336]	; (8008c68 <HAL_TIM_Base_MspInit+0x1cc>)
 8008b18:	625a      	str	r2, [r3, #36]	; 0x24
 8008b1a:	4a53      	ldr	r2, [pc, #332]	; (8008c68 <HAL_TIM_Base_MspInit+0x1cc>)
 8008b1c:	687b      	ldr	r3, [r7, #4]
 8008b1e:	6293      	str	r3, [r2, #40]	; 0x28

    /* TIM1_CH2 Init */
    hdma_tim1_ch2.Instance = DMA1_Channel3;
 8008b20:	4b53      	ldr	r3, [pc, #332]	; (8008c70 <HAL_TIM_Base_MspInit+0x1d4>)
 8008b22:	4a54      	ldr	r2, [pc, #336]	; (8008c74 <HAL_TIM_Base_MspInit+0x1d8>)
 8008b24:	601a      	str	r2, [r3, #0]
    hdma_tim1_ch2.Init.Request = DMA_REQUEST_7;
 8008b26:	4b52      	ldr	r3, [pc, #328]	; (8008c70 <HAL_TIM_Base_MspInit+0x1d4>)
 8008b28:	2207      	movs	r2, #7
 8008b2a:	605a      	str	r2, [r3, #4]
    hdma_tim1_ch2.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8008b2c:	4b50      	ldr	r3, [pc, #320]	; (8008c70 <HAL_TIM_Base_MspInit+0x1d4>)
 8008b2e:	2210      	movs	r2, #16
 8008b30:	609a      	str	r2, [r3, #8]
    hdma_tim1_ch2.Init.PeriphInc = DMA_PINC_DISABLE;
 8008b32:	4b4f      	ldr	r3, [pc, #316]	; (8008c70 <HAL_TIM_Base_MspInit+0x1d4>)
 8008b34:	2200      	movs	r2, #0
 8008b36:	60da      	str	r2, [r3, #12]
    hdma_tim1_ch2.Init.MemInc = DMA_MINC_ENABLE;
 8008b38:	4b4d      	ldr	r3, [pc, #308]	; (8008c70 <HAL_TIM_Base_MspInit+0x1d4>)
 8008b3a:	2280      	movs	r2, #128	; 0x80
 8008b3c:	611a      	str	r2, [r3, #16]
    hdma_tim1_ch2.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8008b3e:	4b4c      	ldr	r3, [pc, #304]	; (8008c70 <HAL_TIM_Base_MspInit+0x1d4>)
 8008b40:	f44f 7280 	mov.w	r2, #256	; 0x100
 8008b44:	615a      	str	r2, [r3, #20]
    hdma_tim1_ch2.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8008b46:	4b4a      	ldr	r3, [pc, #296]	; (8008c70 <HAL_TIM_Base_MspInit+0x1d4>)
 8008b48:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8008b4c:	619a      	str	r2, [r3, #24]
    hdma_tim1_ch2.Init.Mode = DMA_NORMAL;
 8008b4e:	4b48      	ldr	r3, [pc, #288]	; (8008c70 <HAL_TIM_Base_MspInit+0x1d4>)
 8008b50:	2200      	movs	r2, #0
 8008b52:	61da      	str	r2, [r3, #28]
    hdma_tim1_ch2.Init.Priority = DMA_PRIORITY_VERY_HIGH;
 8008b54:	4b46      	ldr	r3, [pc, #280]	; (8008c70 <HAL_TIM_Base_MspInit+0x1d4>)
 8008b56:	f44f 5240 	mov.w	r2, #12288	; 0x3000
 8008b5a:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_tim1_ch2) != HAL_OK)
 8008b5c:	4844      	ldr	r0, [pc, #272]	; (8008c70 <HAL_TIM_Base_MspInit+0x1d4>)
 8008b5e:	f7fc f93f 	bl	8004de0 <HAL_DMA_Init>
 8008b62:	4603      	mov	r3, r0
 8008b64:	2b00      	cmp	r3, #0
 8008b66:	d001      	beq.n	8008b6c <HAL_TIM_Base_MspInit+0xd0>
    {
      Error_Handler();
 8008b68:	f7ff fe54 	bl	8008814 <Error_Handler>
    }

    __HAL_LINKDMA(htim_base,hdma[TIM_DMA_ID_CC2],hdma_tim1_ch2);
 8008b6c:	687b      	ldr	r3, [r7, #4]
 8008b6e:	4a40      	ldr	r2, [pc, #256]	; (8008c70 <HAL_TIM_Base_MspInit+0x1d4>)
 8008b70:	629a      	str	r2, [r3, #40]	; 0x28
 8008b72:	4a3f      	ldr	r2, [pc, #252]	; (8008c70 <HAL_TIM_Base_MspInit+0x1d4>)
 8008b74:	687b      	ldr	r3, [r7, #4]
 8008b76:	6293      	str	r3, [r2, #40]	; 0x28

    /* TIM1_CH3 Init */
    hdma_tim1_ch3.Instance = DMA1_Channel7;
 8008b78:	4b3f      	ldr	r3, [pc, #252]	; (8008c78 <HAL_TIM_Base_MspInit+0x1dc>)
 8008b7a:	4a40      	ldr	r2, [pc, #256]	; (8008c7c <HAL_TIM_Base_MspInit+0x1e0>)
 8008b7c:	601a      	str	r2, [r3, #0]
    hdma_tim1_ch3.Init.Request = DMA_REQUEST_7;
 8008b7e:	4b3e      	ldr	r3, [pc, #248]	; (8008c78 <HAL_TIM_Base_MspInit+0x1dc>)
 8008b80:	2207      	movs	r2, #7
 8008b82:	605a      	str	r2, [r3, #4]
    hdma_tim1_ch3.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8008b84:	4b3c      	ldr	r3, [pc, #240]	; (8008c78 <HAL_TIM_Base_MspInit+0x1dc>)
 8008b86:	2210      	movs	r2, #16
 8008b88:	609a      	str	r2, [r3, #8]
    hdma_tim1_ch3.Init.PeriphInc = DMA_PINC_DISABLE;
 8008b8a:	4b3b      	ldr	r3, [pc, #236]	; (8008c78 <HAL_TIM_Base_MspInit+0x1dc>)
 8008b8c:	2200      	movs	r2, #0
 8008b8e:	60da      	str	r2, [r3, #12]
    hdma_tim1_ch3.Init.MemInc = DMA_MINC_ENABLE;
 8008b90:	4b39      	ldr	r3, [pc, #228]	; (8008c78 <HAL_TIM_Base_MspInit+0x1dc>)
 8008b92:	2280      	movs	r2, #128	; 0x80
 8008b94:	611a      	str	r2, [r3, #16]
    hdma_tim1_ch3.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8008b96:	4b38      	ldr	r3, [pc, #224]	; (8008c78 <HAL_TIM_Base_MspInit+0x1dc>)
 8008b98:	f44f 7280 	mov.w	r2, #256	; 0x100
 8008b9c:	615a      	str	r2, [r3, #20]
    hdma_tim1_ch3.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8008b9e:	4b36      	ldr	r3, [pc, #216]	; (8008c78 <HAL_TIM_Base_MspInit+0x1dc>)
 8008ba0:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8008ba4:	619a      	str	r2, [r3, #24]
    hdma_tim1_ch3.Init.Mode = DMA_NORMAL;
 8008ba6:	4b34      	ldr	r3, [pc, #208]	; (8008c78 <HAL_TIM_Base_MspInit+0x1dc>)
 8008ba8:	2200      	movs	r2, #0
 8008baa:	61da      	str	r2, [r3, #28]
    hdma_tim1_ch3.Init.Priority = DMA_PRIORITY_VERY_HIGH;
 8008bac:	4b32      	ldr	r3, [pc, #200]	; (8008c78 <HAL_TIM_Base_MspInit+0x1dc>)
 8008bae:	f44f 5240 	mov.w	r2, #12288	; 0x3000
 8008bb2:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_tim1_ch3) != HAL_OK)
 8008bb4:	4830      	ldr	r0, [pc, #192]	; (8008c78 <HAL_TIM_Base_MspInit+0x1dc>)
 8008bb6:	f7fc f913 	bl	8004de0 <HAL_DMA_Init>
 8008bba:	4603      	mov	r3, r0
 8008bbc:	2b00      	cmp	r3, #0
 8008bbe:	d001      	beq.n	8008bc4 <HAL_TIM_Base_MspInit+0x128>
    {
      Error_Handler();
 8008bc0:	f7ff fe28 	bl	8008814 <Error_Handler>
    }

    __HAL_LINKDMA(htim_base,hdma[TIM_DMA_ID_CC3],hdma_tim1_ch3);
 8008bc4:	687b      	ldr	r3, [r7, #4]
 8008bc6:	4a2c      	ldr	r2, [pc, #176]	; (8008c78 <HAL_TIM_Base_MspInit+0x1dc>)
 8008bc8:	62da      	str	r2, [r3, #44]	; 0x2c
 8008bca:	4a2b      	ldr	r2, [pc, #172]	; (8008c78 <HAL_TIM_Base_MspInit+0x1dc>)
 8008bcc:	687b      	ldr	r3, [r7, #4]
 8008bce:	6293      	str	r3, [r2, #40]	; 0x28
     Be aware that there is only one channel to perform all the requested DMAs. */
    __HAL_LINKDMA(htim_base,hdma[TIM_DMA_ID_CC1],hdma_tim16_ch1_up);
    __HAL_LINKDMA(htim_base,hdma[TIM_DMA_ID_UPDATE],hdma_tim16_ch1_up);
  }

}
 8008bd0:	e041      	b.n	8008c56 <HAL_TIM_Base_MspInit+0x1ba>
  else if(htim_base->Instance==TIM16)
 8008bd2:	687b      	ldr	r3, [r7, #4]
 8008bd4:	681b      	ldr	r3, [r3, #0]
 8008bd6:	4a2a      	ldr	r2, [pc, #168]	; (8008c80 <HAL_TIM_Base_MspInit+0x1e4>)
 8008bd8:	4293      	cmp	r3, r2
 8008bda:	d13c      	bne.n	8008c56 <HAL_TIM_Base_MspInit+0x1ba>
    __HAL_RCC_TIM16_CLK_ENABLE();
 8008bdc:	4b21      	ldr	r3, [pc, #132]	; (8008c64 <HAL_TIM_Base_MspInit+0x1c8>)
 8008bde:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8008be0:	4a20      	ldr	r2, [pc, #128]	; (8008c64 <HAL_TIM_Base_MspInit+0x1c8>)
 8008be2:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8008be6:	6613      	str	r3, [r2, #96]	; 0x60
 8008be8:	4b1e      	ldr	r3, [pc, #120]	; (8008c64 <HAL_TIM_Base_MspInit+0x1c8>)
 8008bea:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8008bec:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8008bf0:	60bb      	str	r3, [r7, #8]
 8008bf2:	68bb      	ldr	r3, [r7, #8]
    hdma_tim16_ch1_up.Instance = DMA1_Channel6;
 8008bf4:	4b23      	ldr	r3, [pc, #140]	; (8008c84 <HAL_TIM_Base_MspInit+0x1e8>)
 8008bf6:	4a24      	ldr	r2, [pc, #144]	; (8008c88 <HAL_TIM_Base_MspInit+0x1ec>)
 8008bf8:	601a      	str	r2, [r3, #0]
    hdma_tim16_ch1_up.Init.Request = DMA_REQUEST_4;
 8008bfa:	4b22      	ldr	r3, [pc, #136]	; (8008c84 <HAL_TIM_Base_MspInit+0x1e8>)
 8008bfc:	2204      	movs	r2, #4
 8008bfe:	605a      	str	r2, [r3, #4]
    hdma_tim16_ch1_up.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8008c00:	4b20      	ldr	r3, [pc, #128]	; (8008c84 <HAL_TIM_Base_MspInit+0x1e8>)
 8008c02:	2210      	movs	r2, #16
 8008c04:	609a      	str	r2, [r3, #8]
    hdma_tim16_ch1_up.Init.PeriphInc = DMA_PINC_DISABLE;
 8008c06:	4b1f      	ldr	r3, [pc, #124]	; (8008c84 <HAL_TIM_Base_MspInit+0x1e8>)
 8008c08:	2200      	movs	r2, #0
 8008c0a:	60da      	str	r2, [r3, #12]
    hdma_tim16_ch1_up.Init.MemInc = DMA_MINC_ENABLE;
 8008c0c:	4b1d      	ldr	r3, [pc, #116]	; (8008c84 <HAL_TIM_Base_MspInit+0x1e8>)
 8008c0e:	2280      	movs	r2, #128	; 0x80
 8008c10:	611a      	str	r2, [r3, #16]
    hdma_tim16_ch1_up.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8008c12:	4b1c      	ldr	r3, [pc, #112]	; (8008c84 <HAL_TIM_Base_MspInit+0x1e8>)
 8008c14:	f44f 7280 	mov.w	r2, #256	; 0x100
 8008c18:	615a      	str	r2, [r3, #20]
    hdma_tim16_ch1_up.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8008c1a:	4b1a      	ldr	r3, [pc, #104]	; (8008c84 <HAL_TIM_Base_MspInit+0x1e8>)
 8008c1c:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8008c20:	619a      	str	r2, [r3, #24]
    hdma_tim16_ch1_up.Init.Mode = DMA_NORMAL;
 8008c22:	4b18      	ldr	r3, [pc, #96]	; (8008c84 <HAL_TIM_Base_MspInit+0x1e8>)
 8008c24:	2200      	movs	r2, #0
 8008c26:	61da      	str	r2, [r3, #28]
    hdma_tim16_ch1_up.Init.Priority = DMA_PRIORITY_LOW;
 8008c28:	4b16      	ldr	r3, [pc, #88]	; (8008c84 <HAL_TIM_Base_MspInit+0x1e8>)
 8008c2a:	2200      	movs	r2, #0
 8008c2c:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_tim16_ch1_up) != HAL_OK)
 8008c2e:	4815      	ldr	r0, [pc, #84]	; (8008c84 <HAL_TIM_Base_MspInit+0x1e8>)
 8008c30:	f7fc f8d6 	bl	8004de0 <HAL_DMA_Init>
 8008c34:	4603      	mov	r3, r0
 8008c36:	2b00      	cmp	r3, #0
 8008c38:	d001      	beq.n	8008c3e <HAL_TIM_Base_MspInit+0x1a2>
      Error_Handler();
 8008c3a:	f7ff fdeb 	bl	8008814 <Error_Handler>
    __HAL_LINKDMA(htim_base,hdma[TIM_DMA_ID_CC1],hdma_tim16_ch1_up);
 8008c3e:	687b      	ldr	r3, [r7, #4]
 8008c40:	4a10      	ldr	r2, [pc, #64]	; (8008c84 <HAL_TIM_Base_MspInit+0x1e8>)
 8008c42:	625a      	str	r2, [r3, #36]	; 0x24
 8008c44:	4a0f      	ldr	r2, [pc, #60]	; (8008c84 <HAL_TIM_Base_MspInit+0x1e8>)
 8008c46:	687b      	ldr	r3, [r7, #4]
 8008c48:	6293      	str	r3, [r2, #40]	; 0x28
    __HAL_LINKDMA(htim_base,hdma[TIM_DMA_ID_UPDATE],hdma_tim16_ch1_up);
 8008c4a:	687b      	ldr	r3, [r7, #4]
 8008c4c:	4a0d      	ldr	r2, [pc, #52]	; (8008c84 <HAL_TIM_Base_MspInit+0x1e8>)
 8008c4e:	621a      	str	r2, [r3, #32]
 8008c50:	4a0c      	ldr	r2, [pc, #48]	; (8008c84 <HAL_TIM_Base_MspInit+0x1e8>)
 8008c52:	687b      	ldr	r3, [r7, #4]
 8008c54:	6293      	str	r3, [r2, #40]	; 0x28
}
 8008c56:	bf00      	nop
 8008c58:	3710      	adds	r7, #16
 8008c5a:	46bd      	mov	sp, r7
 8008c5c:	bd80      	pop	{r7, pc}
 8008c5e:	bf00      	nop
 8008c60:	40012c00 	.word	0x40012c00
 8008c64:	40021000 	.word	0x40021000
 8008c68:	2000222c 	.word	0x2000222c
 8008c6c:	4002001c 	.word	0x4002001c
 8008c70:	20002274 	.word	0x20002274
 8008c74:	40020030 	.word	0x40020030
 8008c78:	200022bc 	.word	0x200022bc
 8008c7c:	40020080 	.word	0x40020080
 8008c80:	40014400 	.word	0x40014400
 8008c84:	2000234c 	.word	0x2000234c
 8008c88:	4002006c 	.word	0x4002006c

08008c8c <HAL_TIM_PWM_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_pwm: TIM_PWM handle pointer
* @retval None
*/
void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* htim_pwm)
{
 8008c8c:	b580      	push	{r7, lr}
 8008c8e:	b084      	sub	sp, #16
 8008c90:	af00      	add	r7, sp, #0
 8008c92:	6078      	str	r0, [r7, #4]
  if(htim_pwm->Instance==TIM15)
 8008c94:	687b      	ldr	r3, [r7, #4]
 8008c96:	681b      	ldr	r3, [r3, #0]
 8008c98:	4a28      	ldr	r2, [pc, #160]	; (8008d3c <HAL_TIM_PWM_MspInit+0xb0>)
 8008c9a:	4293      	cmp	r3, r2
 8008c9c:	d149      	bne.n	8008d32 <HAL_TIM_PWM_MspInit+0xa6>
  {
    /* Peripheral clock enable */
    __HAL_RCC_TIM15_CLK_ENABLE();
 8008c9e:	4b28      	ldr	r3, [pc, #160]	; (8008d40 <HAL_TIM_PWM_MspInit+0xb4>)
 8008ca0:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8008ca2:	4a27      	ldr	r2, [pc, #156]	; (8008d40 <HAL_TIM_PWM_MspInit+0xb4>)
 8008ca4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8008ca8:	6613      	str	r3, [r2, #96]	; 0x60
 8008caa:	4b25      	ldr	r3, [pc, #148]	; (8008d40 <HAL_TIM_PWM_MspInit+0xb4>)
 8008cac:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8008cae:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8008cb2:	60fb      	str	r3, [r7, #12]
 8008cb4:	68fb      	ldr	r3, [r7, #12]

    /* TIM15 DMA Init */
    /* TIM15_CH1_UP_TRIG_COM Init */
    hdma_tim15_ch1_up_trig_com.Instance = DMA1_Channel5;
 8008cb6:	4b23      	ldr	r3, [pc, #140]	; (8008d44 <HAL_TIM_PWM_MspInit+0xb8>)
 8008cb8:	4a23      	ldr	r2, [pc, #140]	; (8008d48 <HAL_TIM_PWM_MspInit+0xbc>)
 8008cba:	601a      	str	r2, [r3, #0]
    hdma_tim15_ch1_up_trig_com.Init.Request = DMA_REQUEST_7;
 8008cbc:	4b21      	ldr	r3, [pc, #132]	; (8008d44 <HAL_TIM_PWM_MspInit+0xb8>)
 8008cbe:	2207      	movs	r2, #7
 8008cc0:	605a      	str	r2, [r3, #4]
    hdma_tim15_ch1_up_trig_com.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8008cc2:	4b20      	ldr	r3, [pc, #128]	; (8008d44 <HAL_TIM_PWM_MspInit+0xb8>)
 8008cc4:	2210      	movs	r2, #16
 8008cc6:	609a      	str	r2, [r3, #8]
    hdma_tim15_ch1_up_trig_com.Init.PeriphInc = DMA_PINC_DISABLE;
 8008cc8:	4b1e      	ldr	r3, [pc, #120]	; (8008d44 <HAL_TIM_PWM_MspInit+0xb8>)
 8008cca:	2200      	movs	r2, #0
 8008ccc:	60da      	str	r2, [r3, #12]
    hdma_tim15_ch1_up_trig_com.Init.MemInc = DMA_MINC_ENABLE;
 8008cce:	4b1d      	ldr	r3, [pc, #116]	; (8008d44 <HAL_TIM_PWM_MspInit+0xb8>)
 8008cd0:	2280      	movs	r2, #128	; 0x80
 8008cd2:	611a      	str	r2, [r3, #16]
    hdma_tim15_ch1_up_trig_com.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8008cd4:	4b1b      	ldr	r3, [pc, #108]	; (8008d44 <HAL_TIM_PWM_MspInit+0xb8>)
 8008cd6:	f44f 7280 	mov.w	r2, #256	; 0x100
 8008cda:	615a      	str	r2, [r3, #20]
    hdma_tim15_ch1_up_trig_com.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8008cdc:	4b19      	ldr	r3, [pc, #100]	; (8008d44 <HAL_TIM_PWM_MspInit+0xb8>)
 8008cde:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8008ce2:	619a      	str	r2, [r3, #24]
    hdma_tim15_ch1_up_trig_com.Init.Mode = DMA_NORMAL;
 8008ce4:	4b17      	ldr	r3, [pc, #92]	; (8008d44 <HAL_TIM_PWM_MspInit+0xb8>)
 8008ce6:	2200      	movs	r2, #0
 8008ce8:	61da      	str	r2, [r3, #28]
    hdma_tim15_ch1_up_trig_com.Init.Priority = DMA_PRIORITY_VERY_HIGH;
 8008cea:	4b16      	ldr	r3, [pc, #88]	; (8008d44 <HAL_TIM_PWM_MspInit+0xb8>)
 8008cec:	f44f 5240 	mov.w	r2, #12288	; 0x3000
 8008cf0:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_tim15_ch1_up_trig_com) != HAL_OK)
 8008cf2:	4814      	ldr	r0, [pc, #80]	; (8008d44 <HAL_TIM_PWM_MspInit+0xb8>)
 8008cf4:	f7fc f874 	bl	8004de0 <HAL_DMA_Init>
 8008cf8:	4603      	mov	r3, r0
 8008cfa:	2b00      	cmp	r3, #0
 8008cfc:	d001      	beq.n	8008d02 <HAL_TIM_PWM_MspInit+0x76>
    {
      Error_Handler();
 8008cfe:	f7ff fd89 	bl	8008814 <Error_Handler>
    }

    /* Several peripheral DMA handle pointers point to the same DMA handle.
     Be aware that there is only one channel to perform all the requested DMAs. */
    __HAL_LINKDMA(htim_pwm,hdma[TIM_DMA_ID_CC1],hdma_tim15_ch1_up_trig_com);
 8008d02:	687b      	ldr	r3, [r7, #4]
 8008d04:	4a0f      	ldr	r2, [pc, #60]	; (8008d44 <HAL_TIM_PWM_MspInit+0xb8>)
 8008d06:	625a      	str	r2, [r3, #36]	; 0x24
 8008d08:	4a0e      	ldr	r2, [pc, #56]	; (8008d44 <HAL_TIM_PWM_MspInit+0xb8>)
 8008d0a:	687b      	ldr	r3, [r7, #4]
 8008d0c:	6293      	str	r3, [r2, #40]	; 0x28
    __HAL_LINKDMA(htim_pwm,hdma[TIM_DMA_ID_UPDATE],hdma_tim15_ch1_up_trig_com);
 8008d0e:	687b      	ldr	r3, [r7, #4]
 8008d10:	4a0c      	ldr	r2, [pc, #48]	; (8008d44 <HAL_TIM_PWM_MspInit+0xb8>)
 8008d12:	621a      	str	r2, [r3, #32]
 8008d14:	4a0b      	ldr	r2, [pc, #44]	; (8008d44 <HAL_TIM_PWM_MspInit+0xb8>)
 8008d16:	687b      	ldr	r3, [r7, #4]
 8008d18:	6293      	str	r3, [r2, #40]	; 0x28
    __HAL_LINKDMA(htim_pwm,hdma[TIM_DMA_ID_TRIGGER],hdma_tim15_ch1_up_trig_com);
 8008d1a:	687b      	ldr	r3, [r7, #4]
 8008d1c:	4a09      	ldr	r2, [pc, #36]	; (8008d44 <HAL_TIM_PWM_MspInit+0xb8>)
 8008d1e:	639a      	str	r2, [r3, #56]	; 0x38
 8008d20:	4a08      	ldr	r2, [pc, #32]	; (8008d44 <HAL_TIM_PWM_MspInit+0xb8>)
 8008d22:	687b      	ldr	r3, [r7, #4]
 8008d24:	6293      	str	r3, [r2, #40]	; 0x28
    __HAL_LINKDMA(htim_pwm,hdma[TIM_DMA_ID_COMMUTATION],hdma_tim15_ch1_up_trig_com);
 8008d26:	687b      	ldr	r3, [r7, #4]
 8008d28:	4a06      	ldr	r2, [pc, #24]	; (8008d44 <HAL_TIM_PWM_MspInit+0xb8>)
 8008d2a:	635a      	str	r2, [r3, #52]	; 0x34
 8008d2c:	4a05      	ldr	r2, [pc, #20]	; (8008d44 <HAL_TIM_PWM_MspInit+0xb8>)
 8008d2e:	687b      	ldr	r3, [r7, #4]
 8008d30:	6293      	str	r3, [r2, #40]	; 0x28
  }

}
 8008d32:	bf00      	nop
 8008d34:	3710      	adds	r7, #16
 8008d36:	46bd      	mov	sp, r7
 8008d38:	bd80      	pop	{r7, pc}
 8008d3a:	bf00      	nop
 8008d3c:	40014000 	.word	0x40014000
 8008d40:	40021000 	.word	0x40021000
 8008d44:	20002304 	.word	0x20002304
 8008d48:	40020058 	.word	0x40020058

08008d4c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8008d4c:	b480      	push	{r7}
 8008d4e:	af00      	add	r7, sp, #0
    while (1);
 8008d50:	e7fe      	b.n	8008d50 <NMI_Handler+0x4>

08008d52 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8008d52:	b480      	push	{r7}
 8008d54:	af00      	add	r7, sp, #0
    while (1);
 8008d56:	e7fe      	b.n	8008d56 <HardFault_Handler+0x4>

08008d58 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8008d58:	b480      	push	{r7}
 8008d5a:	af00      	add	r7, sp, #0
    while (1);
 8008d5c:	e7fe      	b.n	8008d5c <MemManage_Handler+0x4>

08008d5e <BusFault_Handler>:
}
/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8008d5e:	b480      	push	{r7}
 8008d60:	af00      	add	r7, sp, #0
    while (1);
 8008d62:	e7fe      	b.n	8008d62 <BusFault_Handler+0x4>

08008d64 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8008d64:	b480      	push	{r7}
 8008d66:	af00      	add	r7, sp, #0
    while (1);
 8008d68:	e7fe      	b.n	8008d68 <UsageFault_Handler+0x4>

08008d6a <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8008d6a:	b480      	push	{r7}
 8008d6c:	af00      	add	r7, sp, #0
}
 8008d6e:	bf00      	nop
 8008d70:	46bd      	mov	sp, r7
 8008d72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d76:	4770      	bx	lr

08008d78 <EXTI0_IRQHandler>:

/**
  * @brief This function handles EXTI line0 interrupt.
  */
void EXTI0_IRQHandler(void)
{
 8008d78:	b580      	push	{r7, lr}
 8008d7a:	af00      	add	r7, sp, #0
    // A button is speed!
    HAL_GPIO_EXTI_IRQHandler(PIN_WKUP_1);
 8008d7c:	2001      	movs	r0, #1
 8008d7e:	f7fc fbf9 	bl	8005574 <HAL_GPIO_EXTI_IRQHandler>
    // set flag to unblock button task
    button_pressed(PUSH_BUTTON_A);
 8008d82:	2000      	movs	r0, #0
 8008d84:	f7ff fcb2 	bl	80086ec <button_pressed>
}
 8008d88:	bf00      	nop
 8008d8a:	bd80      	pop	{r7, pc}

08008d8c <EXTI2_IRQHandler>:
uint32_t g_dbg_b_interrupt_count = 0;
/**
  * @brief This function handles EXTI line2 interrupt.
  */
void EXTI2_IRQHandler(void)
{
 8008d8c:	b580      	push	{r7, lr}
 8008d8e:	af00      	add	r7, sp, #0
    // B button is state!
    HAL_GPIO_EXTI_IRQHandler(PIN_WKUP_4);
 8008d90:	2004      	movs	r0, #4
 8008d92:	f7fc fbef 	bl	8005574 <HAL_GPIO_EXTI_IRQHandler>
    button_pressed(PUSH_BUTTON_B);
 8008d96:	2001      	movs	r0, #1
 8008d98:	f7ff fca8 	bl	80086ec <button_pressed>
}
 8008d9c:	bf00      	nop
 8008d9e:	bd80      	pop	{r7, pc}

08008da0 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8008da0:	b580      	push	{r7, lr}
 8008da2:	af00      	add	r7, sp, #0
    // C button is color
    HAL_GPIO_EXTI_IRQHandler(PIN_WKUP_2);
 8008da4:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 8008da8:	f7fc fbe4 	bl	8005574 <HAL_GPIO_EXTI_IRQHandler>
    button_pressed(PUSH_BUTTON_C);
 8008dac:	2002      	movs	r0, #2
 8008dae:	f7ff fc9d 	bl	80086ec <button_pressed>
}
 8008db2:	bf00      	nop
 8008db4:	bd80      	pop	{r7, pc}

08008db6 <EXTI9_5_IRQHandler>:

/**
  * @brief This function handles EXTI line[9:5] interrupts.
  */
void EXTI9_5_IRQHandler(void)
{
 8008db6:	b580      	push	{r7, lr}
 8008db8:	af00      	add	r7, sp, #0
    // D button is pause
    HAL_GPIO_EXTI_IRQHandler(PIN_WKUP_3);
 8008dba:	2020      	movs	r0, #32
 8008dbc:	f7fc fbda 	bl	8005574 <HAL_GPIO_EXTI_IRQHandler>
    button_pressed(PUSH_BUTTON_D);
 8008dc0:	2003      	movs	r0, #3
 8008dc2:	f7ff fc93 	bl	80086ec <button_pressed>
}
 8008dc6:	bf00      	nop
 8008dc8:	bd80      	pop	{r7, pc}
	...

08008dcc <HAL_TIM_PWM_PulseFinishedCallback>:


void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8008dcc:	b580      	push	{r7, lr}
 8008dce:	b082      	sub	sp, #8
 8008dd0:	af00      	add	r7, sp, #0
 8008dd2:	6078      	str	r0, [r7, #4]
    static uint32_t count = 0;
    switch (htim->Channel)
 8008dd4:	687b      	ldr	r3, [r7, #4]
 8008dd6:	7f1b      	ldrb	r3, [r3, #28]
 8008dd8:	2b04      	cmp	r3, #4
 8008dda:	d010      	beq.n	8008dfe <HAL_TIM_PWM_PulseFinishedCallback+0x32>
 8008ddc:	2b04      	cmp	r3, #4
 8008dde:	dc13      	bgt.n	8008e08 <HAL_TIM_PWM_PulseFinishedCallback+0x3c>
 8008de0:	2b01      	cmp	r3, #1
 8008de2:	d002      	beq.n	8008dea <HAL_TIM_PWM_PulseFinishedCallback+0x1e>
 8008de4:	2b02      	cmp	r3, #2
 8008de6:	d005      	beq.n	8008df4 <HAL_TIM_PWM_PulseFinishedCallback+0x28>
        break;
        case HAL_TIM_ACTIVE_CHANNEL_3:
            HAL_TIM_PWM_Stop_DMA(htim, TIM_CHANNEL_3);
        break;
        default:
        break;
 8008de8:	e00e      	b.n	8008e08 <HAL_TIM_PWM_PulseFinishedCallback+0x3c>
            HAL_TIM_PWM_Stop_DMA(htim, TIM_CHANNEL_1);
 8008dea:	2100      	movs	r1, #0
 8008dec:	6878      	ldr	r0, [r7, #4]
 8008dee:	f7fe f98b 	bl	8007108 <HAL_TIM_PWM_Stop_DMA>
        break;
 8008df2:	e00a      	b.n	8008e0a <HAL_TIM_PWM_PulseFinishedCallback+0x3e>
            HAL_TIM_PWM_Stop_DMA(htim, TIM_CHANNEL_2);
 8008df4:	2104      	movs	r1, #4
 8008df6:	6878      	ldr	r0, [r7, #4]
 8008df8:	f7fe f986 	bl	8007108 <HAL_TIM_PWM_Stop_DMA>
        break;
 8008dfc:	e005      	b.n	8008e0a <HAL_TIM_PWM_PulseFinishedCallback+0x3e>
            HAL_TIM_PWM_Stop_DMA(htim, TIM_CHANNEL_3);
 8008dfe:	2108      	movs	r1, #8
 8008e00:	6878      	ldr	r0, [r7, #4]
 8008e02:	f7fe f981 	bl	8007108 <HAL_TIM_PWM_Stop_DMA>
        break;
 8008e06:	e000      	b.n	8008e0a <HAL_TIM_PWM_PulseFinishedCallback+0x3e>
        break;
 8008e08:	bf00      	nop
    }
    //datasentflag = 1;
    //g_dma_done_flag = true;
    count++;
 8008e0a:	4b06      	ldr	r3, [pc, #24]	; (8008e24 <HAL_TIM_PWM_PulseFinishedCallback+0x58>)
 8008e0c:	681b      	ldr	r3, [r3, #0]
 8008e0e:	3301      	adds	r3, #1
 8008e10:	4a04      	ldr	r2, [pc, #16]	; (8008e24 <HAL_TIM_PWM_PulseFinishedCallback+0x58>)
 8008e12:	6013      	str	r3, [r2, #0]
    datasentflag=1;
 8008e14:	4b04      	ldr	r3, [pc, #16]	; (8008e28 <HAL_TIM_PWM_PulseFinishedCallback+0x5c>)
 8008e16:	2201      	movs	r2, #1
 8008e18:	601a      	str	r2, [r3, #0]
//  if (0 == (count % 2))
//  {
//        datasentflag=1;
//        g_dma_done_flag = true;
//  }
}
 8008e1a:	bf00      	nop
 8008e1c:	3708      	adds	r7, #8
 8008e1e:	46bd      	mov	sp, r7
 8008e20:	bd80      	pop	{r7, pc}
 8008e22:	bf00      	nop
 8008e24:	20002c04 	.word	0x20002c04
 8008e28:	20002394 	.word	0x20002394

08008e2c <DMA1_Channel2_IRQHandler>:

/**
  * @brief This function handles DMA1 channel2 global interrupt.
  */
void DMA1_Channel2_IRQHandler(void)
{
 8008e2c:	b580      	push	{r7, lr}
 8008e2e:	af00      	add	r7, sp, #0
    HAL_DMA_IRQHandler(&hdma_tim1_ch1);
 8008e30:	4802      	ldr	r0, [pc, #8]	; (8008e3c <DMA1_Channel2_IRQHandler+0x10>)
 8008e32:	f7fc f92e 	bl	8005092 <HAL_DMA_IRQHandler>
}
 8008e36:	bf00      	nop
 8008e38:	bd80      	pop	{r7, pc}
 8008e3a:	bf00      	nop
 8008e3c:	2000222c 	.word	0x2000222c

08008e40 <DMA1_Channel3_IRQHandler>:

/**
  * @brief This function handles DMA1 channel3 global interrupt.
  */
void DMA1_Channel3_IRQHandler(void)
{
 8008e40:	b580      	push	{r7, lr}
 8008e42:	af00      	add	r7, sp, #0
    HAL_DMA_IRQHandler(&hdma_tim1_ch2);
 8008e44:	4802      	ldr	r0, [pc, #8]	; (8008e50 <DMA1_Channel3_IRQHandler+0x10>)
 8008e46:	f7fc f924 	bl	8005092 <HAL_DMA_IRQHandler>
}
 8008e4a:	bf00      	nop
 8008e4c:	bd80      	pop	{r7, pc}
 8008e4e:	bf00      	nop
 8008e50:	20002274 	.word	0x20002274

08008e54 <DMA1_Channel5_IRQHandler>:

/**
  * @brief This function handles DMA1 channel5 global interrupt.
  */
void DMA1_Channel5_IRQHandler(void)
{
 8008e54:	b580      	push	{r7, lr}
 8008e56:	af00      	add	r7, sp, #0
    HAL_DMA_IRQHandler(&hdma_tim15_ch1_up_trig_com);
 8008e58:	4802      	ldr	r0, [pc, #8]	; (8008e64 <DMA1_Channel5_IRQHandler+0x10>)
 8008e5a:	f7fc f91a 	bl	8005092 <HAL_DMA_IRQHandler>
}
 8008e5e:	bf00      	nop
 8008e60:	bd80      	pop	{r7, pc}
 8008e62:	bf00      	nop
 8008e64:	20002304 	.word	0x20002304

08008e68 <DMA1_Channel6_IRQHandler>:

/**
  * @brief This function handles DMA1 channel6 global interrupt.
  */
void DMA1_Channel6_IRQHandler(void)
{
 8008e68:	b580      	push	{r7, lr}
 8008e6a:	af00      	add	r7, sp, #0
    HAL_DMA_IRQHandler(&hdma_tim16_ch1_up);
 8008e6c:	4802      	ldr	r0, [pc, #8]	; (8008e78 <DMA1_Channel6_IRQHandler+0x10>)
 8008e6e:	f7fc f910 	bl	8005092 <HAL_DMA_IRQHandler>
}
 8008e72:	bf00      	nop
 8008e74:	bd80      	pop	{r7, pc}
 8008e76:	bf00      	nop
 8008e78:	2000234c 	.word	0x2000234c

08008e7c <DMA1_Channel7_IRQHandler>:

/**
  * @brief This function handles DMA1 channel7 global interrupt.
  */
void DMA1_Channel7_IRQHandler(void)
{
 8008e7c:	b580      	push	{r7, lr}
 8008e7e:	af00      	add	r7, sp, #0
    HAL_DMA_IRQHandler(&hdma_tim1_ch3);
 8008e80:	4802      	ldr	r0, [pc, #8]	; (8008e8c <DMA1_Channel7_IRQHandler+0x10>)
 8008e82:	f7fc f906 	bl	8005092 <HAL_DMA_IRQHandler>
}
 8008e86:	bf00      	nop
 8008e88:	bd80      	pop	{r7, pc}
 8008e8a:	bf00      	nop
 8008e8c:	200022bc 	.word	0x200022bc

08008e90 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8008e90:	b480      	push	{r7}
 8008e92:	af00      	add	r7, sp, #0
	return 1;
 8008e94:	2301      	movs	r3, #1
}
 8008e96:	4618      	mov	r0, r3
 8008e98:	46bd      	mov	sp, r7
 8008e9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e9e:	4770      	bx	lr

08008ea0 <_kill>:

int _kill(int pid, int sig)
{
 8008ea0:	b580      	push	{r7, lr}
 8008ea2:	b082      	sub	sp, #8
 8008ea4:	af00      	add	r7, sp, #0
 8008ea6:	6078      	str	r0, [r7, #4]
 8008ea8:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 8008eaa:	f000 f8f3 	bl	8009094 <__errno>
 8008eae:	4603      	mov	r3, r0
 8008eb0:	2216      	movs	r2, #22
 8008eb2:	601a      	str	r2, [r3, #0]
	return -1;
 8008eb4:	f04f 33ff 	mov.w	r3, #4294967295
}
 8008eb8:	4618      	mov	r0, r3
 8008eba:	3708      	adds	r7, #8
 8008ebc:	46bd      	mov	sp, r7
 8008ebe:	bd80      	pop	{r7, pc}

08008ec0 <_exit>:

void _exit (int status)
{
 8008ec0:	b580      	push	{r7, lr}
 8008ec2:	b082      	sub	sp, #8
 8008ec4:	af00      	add	r7, sp, #0
 8008ec6:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 8008ec8:	f04f 31ff 	mov.w	r1, #4294967295
 8008ecc:	6878      	ldr	r0, [r7, #4]
 8008ece:	f7ff ffe7 	bl	8008ea0 <_kill>
	while (1) {}		/* Make sure we hang here */
 8008ed2:	e7fe      	b.n	8008ed2 <_exit+0x12>

08008ed4 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8008ed4:	b580      	push	{r7, lr}
 8008ed6:	b086      	sub	sp, #24
 8008ed8:	af00      	add	r7, sp, #0
 8008eda:	60f8      	str	r0, [r7, #12]
 8008edc:	60b9      	str	r1, [r7, #8]
 8008ede:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8008ee0:	2300      	movs	r3, #0
 8008ee2:	617b      	str	r3, [r7, #20]
 8008ee4:	e00a      	b.n	8008efc <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8008ee6:	f3af 8000 	nop.w
 8008eea:	4601      	mov	r1, r0
 8008eec:	68bb      	ldr	r3, [r7, #8]
 8008eee:	1c5a      	adds	r2, r3, #1
 8008ef0:	60ba      	str	r2, [r7, #8]
 8008ef2:	b2ca      	uxtb	r2, r1
 8008ef4:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8008ef6:	697b      	ldr	r3, [r7, #20]
 8008ef8:	3301      	adds	r3, #1
 8008efa:	617b      	str	r3, [r7, #20]
 8008efc:	697a      	ldr	r2, [r7, #20]
 8008efe:	687b      	ldr	r3, [r7, #4]
 8008f00:	429a      	cmp	r2, r3
 8008f02:	dbf0      	blt.n	8008ee6 <_read+0x12>
	}

return len;
 8008f04:	687b      	ldr	r3, [r7, #4]
}
 8008f06:	4618      	mov	r0, r3
 8008f08:	3718      	adds	r7, #24
 8008f0a:	46bd      	mov	sp, r7
 8008f0c:	bd80      	pop	{r7, pc}

08008f0e <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8008f0e:	b580      	push	{r7, lr}
 8008f10:	b086      	sub	sp, #24
 8008f12:	af00      	add	r7, sp, #0
 8008f14:	60f8      	str	r0, [r7, #12]
 8008f16:	60b9      	str	r1, [r7, #8]
 8008f18:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8008f1a:	2300      	movs	r3, #0
 8008f1c:	617b      	str	r3, [r7, #20]
 8008f1e:	e009      	b.n	8008f34 <_write+0x26>
	{
		__io_putchar(*ptr++);
 8008f20:	68bb      	ldr	r3, [r7, #8]
 8008f22:	1c5a      	adds	r2, r3, #1
 8008f24:	60ba      	str	r2, [r7, #8]
 8008f26:	781b      	ldrb	r3, [r3, #0]
 8008f28:	4618      	mov	r0, r3
 8008f2a:	f3af 8000 	nop.w
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8008f2e:	697b      	ldr	r3, [r7, #20]
 8008f30:	3301      	adds	r3, #1
 8008f32:	617b      	str	r3, [r7, #20]
 8008f34:	697a      	ldr	r2, [r7, #20]
 8008f36:	687b      	ldr	r3, [r7, #4]
 8008f38:	429a      	cmp	r2, r3
 8008f3a:	dbf1      	blt.n	8008f20 <_write+0x12>
	}
	return len;
 8008f3c:	687b      	ldr	r3, [r7, #4]
}
 8008f3e:	4618      	mov	r0, r3
 8008f40:	3718      	adds	r7, #24
 8008f42:	46bd      	mov	sp, r7
 8008f44:	bd80      	pop	{r7, pc}

08008f46 <_close>:

int _close(int file)
{
 8008f46:	b480      	push	{r7}
 8008f48:	b083      	sub	sp, #12
 8008f4a:	af00      	add	r7, sp, #0
 8008f4c:	6078      	str	r0, [r7, #4]
	return -1;
 8008f4e:	f04f 33ff 	mov.w	r3, #4294967295
}
 8008f52:	4618      	mov	r0, r3
 8008f54:	370c      	adds	r7, #12
 8008f56:	46bd      	mov	sp, r7
 8008f58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f5c:	4770      	bx	lr

08008f5e <_fstat>:


int _fstat(int file, struct stat *st)
{
 8008f5e:	b480      	push	{r7}
 8008f60:	b083      	sub	sp, #12
 8008f62:	af00      	add	r7, sp, #0
 8008f64:	6078      	str	r0, [r7, #4]
 8008f66:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8008f68:	683b      	ldr	r3, [r7, #0]
 8008f6a:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8008f6e:	605a      	str	r2, [r3, #4]
	return 0;
 8008f70:	2300      	movs	r3, #0
}
 8008f72:	4618      	mov	r0, r3
 8008f74:	370c      	adds	r7, #12
 8008f76:	46bd      	mov	sp, r7
 8008f78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f7c:	4770      	bx	lr

08008f7e <_isatty>:

int _isatty(int file)
{
 8008f7e:	b480      	push	{r7}
 8008f80:	b083      	sub	sp, #12
 8008f82:	af00      	add	r7, sp, #0
 8008f84:	6078      	str	r0, [r7, #4]
	return 1;
 8008f86:	2301      	movs	r3, #1
}
 8008f88:	4618      	mov	r0, r3
 8008f8a:	370c      	adds	r7, #12
 8008f8c:	46bd      	mov	sp, r7
 8008f8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f92:	4770      	bx	lr

08008f94 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8008f94:	b480      	push	{r7}
 8008f96:	b085      	sub	sp, #20
 8008f98:	af00      	add	r7, sp, #0
 8008f9a:	60f8      	str	r0, [r7, #12]
 8008f9c:	60b9      	str	r1, [r7, #8]
 8008f9e:	607a      	str	r2, [r7, #4]
	return 0;
 8008fa0:	2300      	movs	r3, #0
}
 8008fa2:	4618      	mov	r0, r3
 8008fa4:	3714      	adds	r7, #20
 8008fa6:	46bd      	mov	sp, r7
 8008fa8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008fac:	4770      	bx	lr
	...

08008fb0 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8008fb0:	b580      	push	{r7, lr}
 8008fb2:	b086      	sub	sp, #24
 8008fb4:	af00      	add	r7, sp, #0
 8008fb6:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8008fb8:	4a14      	ldr	r2, [pc, #80]	; (800900c <_sbrk+0x5c>)
 8008fba:	4b15      	ldr	r3, [pc, #84]	; (8009010 <_sbrk+0x60>)
 8008fbc:	1ad3      	subs	r3, r2, r3
 8008fbe:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8008fc0:	697b      	ldr	r3, [r7, #20]
 8008fc2:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8008fc4:	4b13      	ldr	r3, [pc, #76]	; (8009014 <_sbrk+0x64>)
 8008fc6:	681b      	ldr	r3, [r3, #0]
 8008fc8:	2b00      	cmp	r3, #0
 8008fca:	d102      	bne.n	8008fd2 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8008fcc:	4b11      	ldr	r3, [pc, #68]	; (8009014 <_sbrk+0x64>)
 8008fce:	4a12      	ldr	r2, [pc, #72]	; (8009018 <_sbrk+0x68>)
 8008fd0:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8008fd2:	4b10      	ldr	r3, [pc, #64]	; (8009014 <_sbrk+0x64>)
 8008fd4:	681a      	ldr	r2, [r3, #0]
 8008fd6:	687b      	ldr	r3, [r7, #4]
 8008fd8:	4413      	add	r3, r2
 8008fda:	693a      	ldr	r2, [r7, #16]
 8008fdc:	429a      	cmp	r2, r3
 8008fde:	d207      	bcs.n	8008ff0 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8008fe0:	f000 f858 	bl	8009094 <__errno>
 8008fe4:	4603      	mov	r3, r0
 8008fe6:	220c      	movs	r2, #12
 8008fe8:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8008fea:	f04f 33ff 	mov.w	r3, #4294967295
 8008fee:	e009      	b.n	8009004 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8008ff0:	4b08      	ldr	r3, [pc, #32]	; (8009014 <_sbrk+0x64>)
 8008ff2:	681b      	ldr	r3, [r3, #0]
 8008ff4:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8008ff6:	4b07      	ldr	r3, [pc, #28]	; (8009014 <_sbrk+0x64>)
 8008ff8:	681a      	ldr	r2, [r3, #0]
 8008ffa:	687b      	ldr	r3, [r7, #4]
 8008ffc:	4413      	add	r3, r2
 8008ffe:	4a05      	ldr	r2, [pc, #20]	; (8009014 <_sbrk+0x64>)
 8009000:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8009002:	68fb      	ldr	r3, [r7, #12]
}
 8009004:	4618      	mov	r0, r3
 8009006:	3718      	adds	r7, #24
 8009008:	46bd      	mov	sp, r7
 800900a:	bd80      	pop	{r7, pc}
 800900c:	20010000 	.word	0x20010000
 8009010:	00000400 	.word	0x00000400
 8009014:	20002c08 	.word	0x20002c08
 8009018:	20002c20 	.word	0x20002c20

0800901c <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 800901c:	b480      	push	{r7}
 800901e:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 8009020:	4b06      	ldr	r3, [pc, #24]	; (800903c <SystemInit+0x20>)
 8009022:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8009026:	4a05      	ldr	r2, [pc, #20]	; (800903c <SystemInit+0x20>)
 8009028:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 800902c:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
#endif
}
 8009030:	bf00      	nop
 8009032:	46bd      	mov	sp, r7
 8009034:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009038:	4770      	bx	lr
 800903a:	bf00      	nop
 800903c:	e000ed00 	.word	0xe000ed00

08009040 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 8009040:	f8df d034 	ldr.w	sp, [pc, #52]	; 8009078 <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 8009044:	f7ff ffea 	bl	800901c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8009048:	480c      	ldr	r0, [pc, #48]	; (800907c <LoopForever+0x6>)
  ldr r1, =_edata
 800904a:	490d      	ldr	r1, [pc, #52]	; (8009080 <LoopForever+0xa>)
  ldr r2, =_sidata
 800904c:	4a0d      	ldr	r2, [pc, #52]	; (8009084 <LoopForever+0xe>)
  movs r3, #0
 800904e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8009050:	e002      	b.n	8009058 <LoopCopyDataInit>

08009052 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8009052:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8009054:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8009056:	3304      	adds	r3, #4

08009058 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8009058:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800905a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800905c:	d3f9      	bcc.n	8009052 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800905e:	4a0a      	ldr	r2, [pc, #40]	; (8009088 <LoopForever+0x12>)
  ldr r4, =_ebss
 8009060:	4c0a      	ldr	r4, [pc, #40]	; (800908c <LoopForever+0x16>)
  movs r3, #0
 8009062:	2300      	movs	r3, #0
  b LoopFillZerobss
 8009064:	e001      	b.n	800906a <LoopFillZerobss>

08009066 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8009066:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8009068:	3204      	adds	r2, #4

0800906a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800906a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800906c:	d3fb      	bcc.n	8009066 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800906e:	f000 f817 	bl	80090a0 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8009072:	f7ff fc17 	bl	80088a4 <main>

08009076 <LoopForever>:

LoopForever:
    b LoopForever
 8009076:	e7fe      	b.n	8009076 <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 8009078:	20010000 	.word	0x20010000
  ldr r0, =_sdata
 800907c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8009080:	20000080 	.word	0x20000080
  ldr r2, =_sidata
 8009084:	0800a464 	.word	0x0800a464
  ldr r2, =_sbss
 8009088:	20000080 	.word	0x20000080
  ldr r4, =_ebss
 800908c:	20002c1c 	.word	0x20002c1c

08009090 <ADC1_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8009090:	e7fe      	b.n	8009090 <ADC1_IRQHandler>
	...

08009094 <__errno>:
 8009094:	4b01      	ldr	r3, [pc, #4]	; (800909c <__errno+0x8>)
 8009096:	6818      	ldr	r0, [r3, #0]
 8009098:	4770      	bx	lr
 800909a:	bf00      	nop
 800909c:	2000001c 	.word	0x2000001c

080090a0 <__libc_init_array>:
 80090a0:	b570      	push	{r4, r5, r6, lr}
 80090a2:	4d0d      	ldr	r5, [pc, #52]	; (80090d8 <__libc_init_array+0x38>)
 80090a4:	4c0d      	ldr	r4, [pc, #52]	; (80090dc <__libc_init_array+0x3c>)
 80090a6:	1b64      	subs	r4, r4, r5
 80090a8:	10a4      	asrs	r4, r4, #2
 80090aa:	2600      	movs	r6, #0
 80090ac:	42a6      	cmp	r6, r4
 80090ae:	d109      	bne.n	80090c4 <__libc_init_array+0x24>
 80090b0:	4d0b      	ldr	r5, [pc, #44]	; (80090e0 <__libc_init_array+0x40>)
 80090b2:	4c0c      	ldr	r4, [pc, #48]	; (80090e4 <__libc_init_array+0x44>)
 80090b4:	f001 f8c8 	bl	800a248 <_init>
 80090b8:	1b64      	subs	r4, r4, r5
 80090ba:	10a4      	asrs	r4, r4, #2
 80090bc:	2600      	movs	r6, #0
 80090be:	42a6      	cmp	r6, r4
 80090c0:	d105      	bne.n	80090ce <__libc_init_array+0x2e>
 80090c2:	bd70      	pop	{r4, r5, r6, pc}
 80090c4:	f855 3b04 	ldr.w	r3, [r5], #4
 80090c8:	4798      	blx	r3
 80090ca:	3601      	adds	r6, #1
 80090cc:	e7ee      	b.n	80090ac <__libc_init_array+0xc>
 80090ce:	f855 3b04 	ldr.w	r3, [r5], #4
 80090d2:	4798      	blx	r3
 80090d4:	3601      	adds	r6, #1
 80090d6:	e7f2      	b.n	80090be <__libc_init_array+0x1e>
 80090d8:	0800a45c 	.word	0x0800a45c
 80090dc:	0800a45c 	.word	0x0800a45c
 80090e0:	0800a45c 	.word	0x0800a45c
 80090e4:	0800a460 	.word	0x0800a460

080090e8 <malloc>:
 80090e8:	4b02      	ldr	r3, [pc, #8]	; (80090f4 <malloc+0xc>)
 80090ea:	4601      	mov	r1, r0
 80090ec:	6818      	ldr	r0, [r3, #0]
 80090ee:	f000 b885 	b.w	80091fc <_malloc_r>
 80090f2:	bf00      	nop
 80090f4:	2000001c 	.word	0x2000001c

080090f8 <memcpy>:
 80090f8:	440a      	add	r2, r1
 80090fa:	4291      	cmp	r1, r2
 80090fc:	f100 33ff 	add.w	r3, r0, #4294967295
 8009100:	d100      	bne.n	8009104 <memcpy+0xc>
 8009102:	4770      	bx	lr
 8009104:	b510      	push	{r4, lr}
 8009106:	f811 4b01 	ldrb.w	r4, [r1], #1
 800910a:	f803 4f01 	strb.w	r4, [r3, #1]!
 800910e:	4291      	cmp	r1, r2
 8009110:	d1f9      	bne.n	8009106 <memcpy+0xe>
 8009112:	bd10      	pop	{r4, pc}

08009114 <memset>:
 8009114:	4402      	add	r2, r0
 8009116:	4603      	mov	r3, r0
 8009118:	4293      	cmp	r3, r2
 800911a:	d100      	bne.n	800911e <memset+0xa>
 800911c:	4770      	bx	lr
 800911e:	f803 1b01 	strb.w	r1, [r3], #1
 8009122:	e7f9      	b.n	8009118 <memset+0x4>

08009124 <_free_r>:
 8009124:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8009126:	2900      	cmp	r1, #0
 8009128:	d044      	beq.n	80091b4 <_free_r+0x90>
 800912a:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800912e:	9001      	str	r0, [sp, #4]
 8009130:	2b00      	cmp	r3, #0
 8009132:	f1a1 0404 	sub.w	r4, r1, #4
 8009136:	bfb8      	it	lt
 8009138:	18e4      	addlt	r4, r4, r3
 800913a:	f000 f9ab 	bl	8009494 <__malloc_lock>
 800913e:	4a1e      	ldr	r2, [pc, #120]	; (80091b8 <_free_r+0x94>)
 8009140:	9801      	ldr	r0, [sp, #4]
 8009142:	6813      	ldr	r3, [r2, #0]
 8009144:	b933      	cbnz	r3, 8009154 <_free_r+0x30>
 8009146:	6063      	str	r3, [r4, #4]
 8009148:	6014      	str	r4, [r2, #0]
 800914a:	b003      	add	sp, #12
 800914c:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8009150:	f000 b9a6 	b.w	80094a0 <__malloc_unlock>
 8009154:	42a3      	cmp	r3, r4
 8009156:	d908      	bls.n	800916a <_free_r+0x46>
 8009158:	6825      	ldr	r5, [r4, #0]
 800915a:	1961      	adds	r1, r4, r5
 800915c:	428b      	cmp	r3, r1
 800915e:	bf01      	itttt	eq
 8009160:	6819      	ldreq	r1, [r3, #0]
 8009162:	685b      	ldreq	r3, [r3, #4]
 8009164:	1949      	addeq	r1, r1, r5
 8009166:	6021      	streq	r1, [r4, #0]
 8009168:	e7ed      	b.n	8009146 <_free_r+0x22>
 800916a:	461a      	mov	r2, r3
 800916c:	685b      	ldr	r3, [r3, #4]
 800916e:	b10b      	cbz	r3, 8009174 <_free_r+0x50>
 8009170:	42a3      	cmp	r3, r4
 8009172:	d9fa      	bls.n	800916a <_free_r+0x46>
 8009174:	6811      	ldr	r1, [r2, #0]
 8009176:	1855      	adds	r5, r2, r1
 8009178:	42a5      	cmp	r5, r4
 800917a:	d10b      	bne.n	8009194 <_free_r+0x70>
 800917c:	6824      	ldr	r4, [r4, #0]
 800917e:	4421      	add	r1, r4
 8009180:	1854      	adds	r4, r2, r1
 8009182:	42a3      	cmp	r3, r4
 8009184:	6011      	str	r1, [r2, #0]
 8009186:	d1e0      	bne.n	800914a <_free_r+0x26>
 8009188:	681c      	ldr	r4, [r3, #0]
 800918a:	685b      	ldr	r3, [r3, #4]
 800918c:	6053      	str	r3, [r2, #4]
 800918e:	4421      	add	r1, r4
 8009190:	6011      	str	r1, [r2, #0]
 8009192:	e7da      	b.n	800914a <_free_r+0x26>
 8009194:	d902      	bls.n	800919c <_free_r+0x78>
 8009196:	230c      	movs	r3, #12
 8009198:	6003      	str	r3, [r0, #0]
 800919a:	e7d6      	b.n	800914a <_free_r+0x26>
 800919c:	6825      	ldr	r5, [r4, #0]
 800919e:	1961      	adds	r1, r4, r5
 80091a0:	428b      	cmp	r3, r1
 80091a2:	bf04      	itt	eq
 80091a4:	6819      	ldreq	r1, [r3, #0]
 80091a6:	685b      	ldreq	r3, [r3, #4]
 80091a8:	6063      	str	r3, [r4, #4]
 80091aa:	bf04      	itt	eq
 80091ac:	1949      	addeq	r1, r1, r5
 80091ae:	6021      	streq	r1, [r4, #0]
 80091b0:	6054      	str	r4, [r2, #4]
 80091b2:	e7ca      	b.n	800914a <_free_r+0x26>
 80091b4:	b003      	add	sp, #12
 80091b6:	bd30      	pop	{r4, r5, pc}
 80091b8:	20002c0c 	.word	0x20002c0c

080091bc <sbrk_aligned>:
 80091bc:	b570      	push	{r4, r5, r6, lr}
 80091be:	4e0e      	ldr	r6, [pc, #56]	; (80091f8 <sbrk_aligned+0x3c>)
 80091c0:	460c      	mov	r4, r1
 80091c2:	6831      	ldr	r1, [r6, #0]
 80091c4:	4605      	mov	r5, r0
 80091c6:	b911      	cbnz	r1, 80091ce <sbrk_aligned+0x12>
 80091c8:	f000 f8f8 	bl	80093bc <_sbrk_r>
 80091cc:	6030      	str	r0, [r6, #0]
 80091ce:	4621      	mov	r1, r4
 80091d0:	4628      	mov	r0, r5
 80091d2:	f000 f8f3 	bl	80093bc <_sbrk_r>
 80091d6:	1c43      	adds	r3, r0, #1
 80091d8:	d00a      	beq.n	80091f0 <sbrk_aligned+0x34>
 80091da:	1cc4      	adds	r4, r0, #3
 80091dc:	f024 0403 	bic.w	r4, r4, #3
 80091e0:	42a0      	cmp	r0, r4
 80091e2:	d007      	beq.n	80091f4 <sbrk_aligned+0x38>
 80091e4:	1a21      	subs	r1, r4, r0
 80091e6:	4628      	mov	r0, r5
 80091e8:	f000 f8e8 	bl	80093bc <_sbrk_r>
 80091ec:	3001      	adds	r0, #1
 80091ee:	d101      	bne.n	80091f4 <sbrk_aligned+0x38>
 80091f0:	f04f 34ff 	mov.w	r4, #4294967295
 80091f4:	4620      	mov	r0, r4
 80091f6:	bd70      	pop	{r4, r5, r6, pc}
 80091f8:	20002c10 	.word	0x20002c10

080091fc <_malloc_r>:
 80091fc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009200:	1ccd      	adds	r5, r1, #3
 8009202:	f025 0503 	bic.w	r5, r5, #3
 8009206:	3508      	adds	r5, #8
 8009208:	2d0c      	cmp	r5, #12
 800920a:	bf38      	it	cc
 800920c:	250c      	movcc	r5, #12
 800920e:	2d00      	cmp	r5, #0
 8009210:	4607      	mov	r7, r0
 8009212:	db01      	blt.n	8009218 <_malloc_r+0x1c>
 8009214:	42a9      	cmp	r1, r5
 8009216:	d905      	bls.n	8009224 <_malloc_r+0x28>
 8009218:	230c      	movs	r3, #12
 800921a:	603b      	str	r3, [r7, #0]
 800921c:	2600      	movs	r6, #0
 800921e:	4630      	mov	r0, r6
 8009220:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009224:	4e2e      	ldr	r6, [pc, #184]	; (80092e0 <_malloc_r+0xe4>)
 8009226:	f000 f935 	bl	8009494 <__malloc_lock>
 800922a:	6833      	ldr	r3, [r6, #0]
 800922c:	461c      	mov	r4, r3
 800922e:	bb34      	cbnz	r4, 800927e <_malloc_r+0x82>
 8009230:	4629      	mov	r1, r5
 8009232:	4638      	mov	r0, r7
 8009234:	f7ff ffc2 	bl	80091bc <sbrk_aligned>
 8009238:	1c43      	adds	r3, r0, #1
 800923a:	4604      	mov	r4, r0
 800923c:	d14d      	bne.n	80092da <_malloc_r+0xde>
 800923e:	6834      	ldr	r4, [r6, #0]
 8009240:	4626      	mov	r6, r4
 8009242:	2e00      	cmp	r6, #0
 8009244:	d140      	bne.n	80092c8 <_malloc_r+0xcc>
 8009246:	6823      	ldr	r3, [r4, #0]
 8009248:	4631      	mov	r1, r6
 800924a:	4638      	mov	r0, r7
 800924c:	eb04 0803 	add.w	r8, r4, r3
 8009250:	f000 f8b4 	bl	80093bc <_sbrk_r>
 8009254:	4580      	cmp	r8, r0
 8009256:	d13a      	bne.n	80092ce <_malloc_r+0xd2>
 8009258:	6821      	ldr	r1, [r4, #0]
 800925a:	3503      	adds	r5, #3
 800925c:	1a6d      	subs	r5, r5, r1
 800925e:	f025 0503 	bic.w	r5, r5, #3
 8009262:	3508      	adds	r5, #8
 8009264:	2d0c      	cmp	r5, #12
 8009266:	bf38      	it	cc
 8009268:	250c      	movcc	r5, #12
 800926a:	4629      	mov	r1, r5
 800926c:	4638      	mov	r0, r7
 800926e:	f7ff ffa5 	bl	80091bc <sbrk_aligned>
 8009272:	3001      	adds	r0, #1
 8009274:	d02b      	beq.n	80092ce <_malloc_r+0xd2>
 8009276:	6823      	ldr	r3, [r4, #0]
 8009278:	442b      	add	r3, r5
 800927a:	6023      	str	r3, [r4, #0]
 800927c:	e00e      	b.n	800929c <_malloc_r+0xa0>
 800927e:	6822      	ldr	r2, [r4, #0]
 8009280:	1b52      	subs	r2, r2, r5
 8009282:	d41e      	bmi.n	80092c2 <_malloc_r+0xc6>
 8009284:	2a0b      	cmp	r2, #11
 8009286:	d916      	bls.n	80092b6 <_malloc_r+0xba>
 8009288:	1961      	adds	r1, r4, r5
 800928a:	42a3      	cmp	r3, r4
 800928c:	6025      	str	r5, [r4, #0]
 800928e:	bf18      	it	ne
 8009290:	6059      	strne	r1, [r3, #4]
 8009292:	6863      	ldr	r3, [r4, #4]
 8009294:	bf08      	it	eq
 8009296:	6031      	streq	r1, [r6, #0]
 8009298:	5162      	str	r2, [r4, r5]
 800929a:	604b      	str	r3, [r1, #4]
 800929c:	4638      	mov	r0, r7
 800929e:	f104 060b 	add.w	r6, r4, #11
 80092a2:	f000 f8fd 	bl	80094a0 <__malloc_unlock>
 80092a6:	f026 0607 	bic.w	r6, r6, #7
 80092aa:	1d23      	adds	r3, r4, #4
 80092ac:	1af2      	subs	r2, r6, r3
 80092ae:	d0b6      	beq.n	800921e <_malloc_r+0x22>
 80092b0:	1b9b      	subs	r3, r3, r6
 80092b2:	50a3      	str	r3, [r4, r2]
 80092b4:	e7b3      	b.n	800921e <_malloc_r+0x22>
 80092b6:	6862      	ldr	r2, [r4, #4]
 80092b8:	42a3      	cmp	r3, r4
 80092ba:	bf0c      	ite	eq
 80092bc:	6032      	streq	r2, [r6, #0]
 80092be:	605a      	strne	r2, [r3, #4]
 80092c0:	e7ec      	b.n	800929c <_malloc_r+0xa0>
 80092c2:	4623      	mov	r3, r4
 80092c4:	6864      	ldr	r4, [r4, #4]
 80092c6:	e7b2      	b.n	800922e <_malloc_r+0x32>
 80092c8:	4634      	mov	r4, r6
 80092ca:	6876      	ldr	r6, [r6, #4]
 80092cc:	e7b9      	b.n	8009242 <_malloc_r+0x46>
 80092ce:	230c      	movs	r3, #12
 80092d0:	603b      	str	r3, [r7, #0]
 80092d2:	4638      	mov	r0, r7
 80092d4:	f000 f8e4 	bl	80094a0 <__malloc_unlock>
 80092d8:	e7a1      	b.n	800921e <_malloc_r+0x22>
 80092da:	6025      	str	r5, [r4, #0]
 80092dc:	e7de      	b.n	800929c <_malloc_r+0xa0>
 80092de:	bf00      	nop
 80092e0:	20002c0c 	.word	0x20002c0c

080092e4 <srand>:
 80092e4:	b538      	push	{r3, r4, r5, lr}
 80092e6:	4b10      	ldr	r3, [pc, #64]	; (8009328 <srand+0x44>)
 80092e8:	681d      	ldr	r5, [r3, #0]
 80092ea:	6bab      	ldr	r3, [r5, #56]	; 0x38
 80092ec:	4604      	mov	r4, r0
 80092ee:	b9b3      	cbnz	r3, 800931e <srand+0x3a>
 80092f0:	2018      	movs	r0, #24
 80092f2:	f7ff fef9 	bl	80090e8 <malloc>
 80092f6:	4602      	mov	r2, r0
 80092f8:	63a8      	str	r0, [r5, #56]	; 0x38
 80092fa:	b920      	cbnz	r0, 8009306 <srand+0x22>
 80092fc:	4b0b      	ldr	r3, [pc, #44]	; (800932c <srand+0x48>)
 80092fe:	480c      	ldr	r0, [pc, #48]	; (8009330 <srand+0x4c>)
 8009300:	2142      	movs	r1, #66	; 0x42
 8009302:	f000 f885 	bl	8009410 <__assert_func>
 8009306:	490b      	ldr	r1, [pc, #44]	; (8009334 <srand+0x50>)
 8009308:	4b0b      	ldr	r3, [pc, #44]	; (8009338 <srand+0x54>)
 800930a:	e9c0 1300 	strd	r1, r3, [r0]
 800930e:	4b0b      	ldr	r3, [pc, #44]	; (800933c <srand+0x58>)
 8009310:	6083      	str	r3, [r0, #8]
 8009312:	230b      	movs	r3, #11
 8009314:	8183      	strh	r3, [r0, #12]
 8009316:	2100      	movs	r1, #0
 8009318:	2001      	movs	r0, #1
 800931a:	e9c2 0104 	strd	r0, r1, [r2, #16]
 800931e:	6bab      	ldr	r3, [r5, #56]	; 0x38
 8009320:	2200      	movs	r2, #0
 8009322:	611c      	str	r4, [r3, #16]
 8009324:	615a      	str	r2, [r3, #20]
 8009326:	bd38      	pop	{r3, r4, r5, pc}
 8009328:	2000001c 	.word	0x2000001c
 800932c:	0800a318 	.word	0x0800a318
 8009330:	0800a32f 	.word	0x0800a32f
 8009334:	abcd330e 	.word	0xabcd330e
 8009338:	e66d1234 	.word	0xe66d1234
 800933c:	0005deec 	.word	0x0005deec

08009340 <rand>:
 8009340:	4b16      	ldr	r3, [pc, #88]	; (800939c <rand+0x5c>)
 8009342:	b510      	push	{r4, lr}
 8009344:	681c      	ldr	r4, [r3, #0]
 8009346:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8009348:	b9b3      	cbnz	r3, 8009378 <rand+0x38>
 800934a:	2018      	movs	r0, #24
 800934c:	f7ff fecc 	bl	80090e8 <malloc>
 8009350:	63a0      	str	r0, [r4, #56]	; 0x38
 8009352:	b928      	cbnz	r0, 8009360 <rand+0x20>
 8009354:	4602      	mov	r2, r0
 8009356:	4b12      	ldr	r3, [pc, #72]	; (80093a0 <rand+0x60>)
 8009358:	4812      	ldr	r0, [pc, #72]	; (80093a4 <rand+0x64>)
 800935a:	214e      	movs	r1, #78	; 0x4e
 800935c:	f000 f858 	bl	8009410 <__assert_func>
 8009360:	4a11      	ldr	r2, [pc, #68]	; (80093a8 <rand+0x68>)
 8009362:	4b12      	ldr	r3, [pc, #72]	; (80093ac <rand+0x6c>)
 8009364:	e9c0 2300 	strd	r2, r3, [r0]
 8009368:	4b11      	ldr	r3, [pc, #68]	; (80093b0 <rand+0x70>)
 800936a:	6083      	str	r3, [r0, #8]
 800936c:	230b      	movs	r3, #11
 800936e:	8183      	strh	r3, [r0, #12]
 8009370:	2201      	movs	r2, #1
 8009372:	2300      	movs	r3, #0
 8009374:	e9c0 2304 	strd	r2, r3, [r0, #16]
 8009378:	6ba4      	ldr	r4, [r4, #56]	; 0x38
 800937a:	4a0e      	ldr	r2, [pc, #56]	; (80093b4 <rand+0x74>)
 800937c:	6920      	ldr	r0, [r4, #16]
 800937e:	6963      	ldr	r3, [r4, #20]
 8009380:	490d      	ldr	r1, [pc, #52]	; (80093b8 <rand+0x78>)
 8009382:	4342      	muls	r2, r0
 8009384:	fb01 2203 	mla	r2, r1, r3, r2
 8009388:	fba0 0101 	umull	r0, r1, r0, r1
 800938c:	1c43      	adds	r3, r0, #1
 800938e:	eb42 0001 	adc.w	r0, r2, r1
 8009392:	e9c4 3004 	strd	r3, r0, [r4, #16]
 8009396:	f020 4000 	bic.w	r0, r0, #2147483648	; 0x80000000
 800939a:	bd10      	pop	{r4, pc}
 800939c:	2000001c 	.word	0x2000001c
 80093a0:	0800a318 	.word	0x0800a318
 80093a4:	0800a32f 	.word	0x0800a32f
 80093a8:	abcd330e 	.word	0xabcd330e
 80093ac:	e66d1234 	.word	0xe66d1234
 80093b0:	0005deec 	.word	0x0005deec
 80093b4:	5851f42d 	.word	0x5851f42d
 80093b8:	4c957f2d 	.word	0x4c957f2d

080093bc <_sbrk_r>:
 80093bc:	b538      	push	{r3, r4, r5, lr}
 80093be:	4d06      	ldr	r5, [pc, #24]	; (80093d8 <_sbrk_r+0x1c>)
 80093c0:	2300      	movs	r3, #0
 80093c2:	4604      	mov	r4, r0
 80093c4:	4608      	mov	r0, r1
 80093c6:	602b      	str	r3, [r5, #0]
 80093c8:	f7ff fdf2 	bl	8008fb0 <_sbrk>
 80093cc:	1c43      	adds	r3, r0, #1
 80093ce:	d102      	bne.n	80093d6 <_sbrk_r+0x1a>
 80093d0:	682b      	ldr	r3, [r5, #0]
 80093d2:	b103      	cbz	r3, 80093d6 <_sbrk_r+0x1a>
 80093d4:	6023      	str	r3, [r4, #0]
 80093d6:	bd38      	pop	{r3, r4, r5, pc}
 80093d8:	20002c14 	.word	0x20002c14

080093dc <time>:
 80093dc:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 80093de:	4b0b      	ldr	r3, [pc, #44]	; (800940c <time+0x30>)
 80093e0:	2200      	movs	r2, #0
 80093e2:	4669      	mov	r1, sp
 80093e4:	4604      	mov	r4, r0
 80093e6:	6818      	ldr	r0, [r3, #0]
 80093e8:	f000 f842 	bl	8009470 <_gettimeofday_r>
 80093ec:	2800      	cmp	r0, #0
 80093ee:	bfbe      	ittt	lt
 80093f0:	f04f 32ff 	movlt.w	r2, #4294967295
 80093f4:	f04f 33ff 	movlt.w	r3, #4294967295
 80093f8:	e9cd 2300 	strdlt	r2, r3, [sp]
 80093fc:	e9dd 0100 	ldrd	r0, r1, [sp]
 8009400:	b10c      	cbz	r4, 8009406 <time+0x2a>
 8009402:	e9c4 0100 	strd	r0, r1, [r4]
 8009406:	b004      	add	sp, #16
 8009408:	bd10      	pop	{r4, pc}
 800940a:	bf00      	nop
 800940c:	2000001c 	.word	0x2000001c

08009410 <__assert_func>:
 8009410:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8009412:	4614      	mov	r4, r2
 8009414:	461a      	mov	r2, r3
 8009416:	4b09      	ldr	r3, [pc, #36]	; (800943c <__assert_func+0x2c>)
 8009418:	681b      	ldr	r3, [r3, #0]
 800941a:	4605      	mov	r5, r0
 800941c:	68d8      	ldr	r0, [r3, #12]
 800941e:	b14c      	cbz	r4, 8009434 <__assert_func+0x24>
 8009420:	4b07      	ldr	r3, [pc, #28]	; (8009440 <__assert_func+0x30>)
 8009422:	9100      	str	r1, [sp, #0]
 8009424:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8009428:	4906      	ldr	r1, [pc, #24]	; (8009444 <__assert_func+0x34>)
 800942a:	462b      	mov	r3, r5
 800942c:	f000 f80e 	bl	800944c <fiprintf>
 8009430:	f000 fbea 	bl	8009c08 <abort>
 8009434:	4b04      	ldr	r3, [pc, #16]	; (8009448 <__assert_func+0x38>)
 8009436:	461c      	mov	r4, r3
 8009438:	e7f3      	b.n	8009422 <__assert_func+0x12>
 800943a:	bf00      	nop
 800943c:	2000001c 	.word	0x2000001c
 8009440:	0800a38a 	.word	0x0800a38a
 8009444:	0800a397 	.word	0x0800a397
 8009448:	0800a3c5 	.word	0x0800a3c5

0800944c <fiprintf>:
 800944c:	b40e      	push	{r1, r2, r3}
 800944e:	b503      	push	{r0, r1, lr}
 8009450:	4601      	mov	r1, r0
 8009452:	ab03      	add	r3, sp, #12
 8009454:	4805      	ldr	r0, [pc, #20]	; (800946c <fiprintf+0x20>)
 8009456:	f853 2b04 	ldr.w	r2, [r3], #4
 800945a:	6800      	ldr	r0, [r0, #0]
 800945c:	9301      	str	r3, [sp, #4]
 800945e:	f000 f84f 	bl	8009500 <_vfiprintf_r>
 8009462:	b002      	add	sp, #8
 8009464:	f85d eb04 	ldr.w	lr, [sp], #4
 8009468:	b003      	add	sp, #12
 800946a:	4770      	bx	lr
 800946c:	2000001c 	.word	0x2000001c

08009470 <_gettimeofday_r>:
 8009470:	b538      	push	{r3, r4, r5, lr}
 8009472:	4d07      	ldr	r5, [pc, #28]	; (8009490 <_gettimeofday_r+0x20>)
 8009474:	2300      	movs	r3, #0
 8009476:	4604      	mov	r4, r0
 8009478:	4608      	mov	r0, r1
 800947a:	4611      	mov	r1, r2
 800947c:	602b      	str	r3, [r5, #0]
 800947e:	f000 fedb 	bl	800a238 <_gettimeofday>
 8009482:	1c43      	adds	r3, r0, #1
 8009484:	d102      	bne.n	800948c <_gettimeofday_r+0x1c>
 8009486:	682b      	ldr	r3, [r5, #0]
 8009488:	b103      	cbz	r3, 800948c <_gettimeofday_r+0x1c>
 800948a:	6023      	str	r3, [r4, #0]
 800948c:	bd38      	pop	{r3, r4, r5, pc}
 800948e:	bf00      	nop
 8009490:	20002c14 	.word	0x20002c14

08009494 <__malloc_lock>:
 8009494:	4801      	ldr	r0, [pc, #4]	; (800949c <__malloc_lock+0x8>)
 8009496:	f000 bd77 	b.w	8009f88 <__retarget_lock_acquire_recursive>
 800949a:	bf00      	nop
 800949c:	20002c18 	.word	0x20002c18

080094a0 <__malloc_unlock>:
 80094a0:	4801      	ldr	r0, [pc, #4]	; (80094a8 <__malloc_unlock+0x8>)
 80094a2:	f000 bd72 	b.w	8009f8a <__retarget_lock_release_recursive>
 80094a6:	bf00      	nop
 80094a8:	20002c18 	.word	0x20002c18

080094ac <__sfputc_r>:
 80094ac:	6893      	ldr	r3, [r2, #8]
 80094ae:	3b01      	subs	r3, #1
 80094b0:	2b00      	cmp	r3, #0
 80094b2:	b410      	push	{r4}
 80094b4:	6093      	str	r3, [r2, #8]
 80094b6:	da08      	bge.n	80094ca <__sfputc_r+0x1e>
 80094b8:	6994      	ldr	r4, [r2, #24]
 80094ba:	42a3      	cmp	r3, r4
 80094bc:	db01      	blt.n	80094c2 <__sfputc_r+0x16>
 80094be:	290a      	cmp	r1, #10
 80094c0:	d103      	bne.n	80094ca <__sfputc_r+0x1e>
 80094c2:	f85d 4b04 	ldr.w	r4, [sp], #4
 80094c6:	f000 badf 	b.w	8009a88 <__swbuf_r>
 80094ca:	6813      	ldr	r3, [r2, #0]
 80094cc:	1c58      	adds	r0, r3, #1
 80094ce:	6010      	str	r0, [r2, #0]
 80094d0:	7019      	strb	r1, [r3, #0]
 80094d2:	4608      	mov	r0, r1
 80094d4:	f85d 4b04 	ldr.w	r4, [sp], #4
 80094d8:	4770      	bx	lr

080094da <__sfputs_r>:
 80094da:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80094dc:	4606      	mov	r6, r0
 80094de:	460f      	mov	r7, r1
 80094e0:	4614      	mov	r4, r2
 80094e2:	18d5      	adds	r5, r2, r3
 80094e4:	42ac      	cmp	r4, r5
 80094e6:	d101      	bne.n	80094ec <__sfputs_r+0x12>
 80094e8:	2000      	movs	r0, #0
 80094ea:	e007      	b.n	80094fc <__sfputs_r+0x22>
 80094ec:	f814 1b01 	ldrb.w	r1, [r4], #1
 80094f0:	463a      	mov	r2, r7
 80094f2:	4630      	mov	r0, r6
 80094f4:	f7ff ffda 	bl	80094ac <__sfputc_r>
 80094f8:	1c43      	adds	r3, r0, #1
 80094fa:	d1f3      	bne.n	80094e4 <__sfputs_r+0xa>
 80094fc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08009500 <_vfiprintf_r>:
 8009500:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009504:	460d      	mov	r5, r1
 8009506:	b09d      	sub	sp, #116	; 0x74
 8009508:	4614      	mov	r4, r2
 800950a:	4698      	mov	r8, r3
 800950c:	4606      	mov	r6, r0
 800950e:	b118      	cbz	r0, 8009518 <_vfiprintf_r+0x18>
 8009510:	6983      	ldr	r3, [r0, #24]
 8009512:	b90b      	cbnz	r3, 8009518 <_vfiprintf_r+0x18>
 8009514:	f000 fc9a 	bl	8009e4c <__sinit>
 8009518:	4b89      	ldr	r3, [pc, #548]	; (8009740 <_vfiprintf_r+0x240>)
 800951a:	429d      	cmp	r5, r3
 800951c:	d11b      	bne.n	8009556 <_vfiprintf_r+0x56>
 800951e:	6875      	ldr	r5, [r6, #4]
 8009520:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8009522:	07d9      	lsls	r1, r3, #31
 8009524:	d405      	bmi.n	8009532 <_vfiprintf_r+0x32>
 8009526:	89ab      	ldrh	r3, [r5, #12]
 8009528:	059a      	lsls	r2, r3, #22
 800952a:	d402      	bmi.n	8009532 <_vfiprintf_r+0x32>
 800952c:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800952e:	f000 fd2b 	bl	8009f88 <__retarget_lock_acquire_recursive>
 8009532:	89ab      	ldrh	r3, [r5, #12]
 8009534:	071b      	lsls	r3, r3, #28
 8009536:	d501      	bpl.n	800953c <_vfiprintf_r+0x3c>
 8009538:	692b      	ldr	r3, [r5, #16]
 800953a:	b9eb      	cbnz	r3, 8009578 <_vfiprintf_r+0x78>
 800953c:	4629      	mov	r1, r5
 800953e:	4630      	mov	r0, r6
 8009540:	f000 faf4 	bl	8009b2c <__swsetup_r>
 8009544:	b1c0      	cbz	r0, 8009578 <_vfiprintf_r+0x78>
 8009546:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8009548:	07dc      	lsls	r4, r3, #31
 800954a:	d50e      	bpl.n	800956a <_vfiprintf_r+0x6a>
 800954c:	f04f 30ff 	mov.w	r0, #4294967295
 8009550:	b01d      	add	sp, #116	; 0x74
 8009552:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009556:	4b7b      	ldr	r3, [pc, #492]	; (8009744 <_vfiprintf_r+0x244>)
 8009558:	429d      	cmp	r5, r3
 800955a:	d101      	bne.n	8009560 <_vfiprintf_r+0x60>
 800955c:	68b5      	ldr	r5, [r6, #8]
 800955e:	e7df      	b.n	8009520 <_vfiprintf_r+0x20>
 8009560:	4b79      	ldr	r3, [pc, #484]	; (8009748 <_vfiprintf_r+0x248>)
 8009562:	429d      	cmp	r5, r3
 8009564:	bf08      	it	eq
 8009566:	68f5      	ldreq	r5, [r6, #12]
 8009568:	e7da      	b.n	8009520 <_vfiprintf_r+0x20>
 800956a:	89ab      	ldrh	r3, [r5, #12]
 800956c:	0598      	lsls	r0, r3, #22
 800956e:	d4ed      	bmi.n	800954c <_vfiprintf_r+0x4c>
 8009570:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8009572:	f000 fd0a 	bl	8009f8a <__retarget_lock_release_recursive>
 8009576:	e7e9      	b.n	800954c <_vfiprintf_r+0x4c>
 8009578:	2300      	movs	r3, #0
 800957a:	9309      	str	r3, [sp, #36]	; 0x24
 800957c:	2320      	movs	r3, #32
 800957e:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8009582:	f8cd 800c 	str.w	r8, [sp, #12]
 8009586:	2330      	movs	r3, #48	; 0x30
 8009588:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 800974c <_vfiprintf_r+0x24c>
 800958c:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8009590:	f04f 0901 	mov.w	r9, #1
 8009594:	4623      	mov	r3, r4
 8009596:	469a      	mov	sl, r3
 8009598:	f813 2b01 	ldrb.w	r2, [r3], #1
 800959c:	b10a      	cbz	r2, 80095a2 <_vfiprintf_r+0xa2>
 800959e:	2a25      	cmp	r2, #37	; 0x25
 80095a0:	d1f9      	bne.n	8009596 <_vfiprintf_r+0x96>
 80095a2:	ebba 0b04 	subs.w	fp, sl, r4
 80095a6:	d00b      	beq.n	80095c0 <_vfiprintf_r+0xc0>
 80095a8:	465b      	mov	r3, fp
 80095aa:	4622      	mov	r2, r4
 80095ac:	4629      	mov	r1, r5
 80095ae:	4630      	mov	r0, r6
 80095b0:	f7ff ff93 	bl	80094da <__sfputs_r>
 80095b4:	3001      	adds	r0, #1
 80095b6:	f000 80aa 	beq.w	800970e <_vfiprintf_r+0x20e>
 80095ba:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80095bc:	445a      	add	r2, fp
 80095be:	9209      	str	r2, [sp, #36]	; 0x24
 80095c0:	f89a 3000 	ldrb.w	r3, [sl]
 80095c4:	2b00      	cmp	r3, #0
 80095c6:	f000 80a2 	beq.w	800970e <_vfiprintf_r+0x20e>
 80095ca:	2300      	movs	r3, #0
 80095cc:	f04f 32ff 	mov.w	r2, #4294967295
 80095d0:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80095d4:	f10a 0a01 	add.w	sl, sl, #1
 80095d8:	9304      	str	r3, [sp, #16]
 80095da:	9307      	str	r3, [sp, #28]
 80095dc:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 80095e0:	931a      	str	r3, [sp, #104]	; 0x68
 80095e2:	4654      	mov	r4, sl
 80095e4:	2205      	movs	r2, #5
 80095e6:	f814 1b01 	ldrb.w	r1, [r4], #1
 80095ea:	4858      	ldr	r0, [pc, #352]	; (800974c <_vfiprintf_r+0x24c>)
 80095ec:	f7f6 fdf0 	bl	80001d0 <memchr>
 80095f0:	9a04      	ldr	r2, [sp, #16]
 80095f2:	b9d8      	cbnz	r0, 800962c <_vfiprintf_r+0x12c>
 80095f4:	06d1      	lsls	r1, r2, #27
 80095f6:	bf44      	itt	mi
 80095f8:	2320      	movmi	r3, #32
 80095fa:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80095fe:	0713      	lsls	r3, r2, #28
 8009600:	bf44      	itt	mi
 8009602:	232b      	movmi	r3, #43	; 0x2b
 8009604:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8009608:	f89a 3000 	ldrb.w	r3, [sl]
 800960c:	2b2a      	cmp	r3, #42	; 0x2a
 800960e:	d015      	beq.n	800963c <_vfiprintf_r+0x13c>
 8009610:	9a07      	ldr	r2, [sp, #28]
 8009612:	4654      	mov	r4, sl
 8009614:	2000      	movs	r0, #0
 8009616:	f04f 0c0a 	mov.w	ip, #10
 800961a:	4621      	mov	r1, r4
 800961c:	f811 3b01 	ldrb.w	r3, [r1], #1
 8009620:	3b30      	subs	r3, #48	; 0x30
 8009622:	2b09      	cmp	r3, #9
 8009624:	d94e      	bls.n	80096c4 <_vfiprintf_r+0x1c4>
 8009626:	b1b0      	cbz	r0, 8009656 <_vfiprintf_r+0x156>
 8009628:	9207      	str	r2, [sp, #28]
 800962a:	e014      	b.n	8009656 <_vfiprintf_r+0x156>
 800962c:	eba0 0308 	sub.w	r3, r0, r8
 8009630:	fa09 f303 	lsl.w	r3, r9, r3
 8009634:	4313      	orrs	r3, r2
 8009636:	9304      	str	r3, [sp, #16]
 8009638:	46a2      	mov	sl, r4
 800963a:	e7d2      	b.n	80095e2 <_vfiprintf_r+0xe2>
 800963c:	9b03      	ldr	r3, [sp, #12]
 800963e:	1d19      	adds	r1, r3, #4
 8009640:	681b      	ldr	r3, [r3, #0]
 8009642:	9103      	str	r1, [sp, #12]
 8009644:	2b00      	cmp	r3, #0
 8009646:	bfbb      	ittet	lt
 8009648:	425b      	neglt	r3, r3
 800964a:	f042 0202 	orrlt.w	r2, r2, #2
 800964e:	9307      	strge	r3, [sp, #28]
 8009650:	9307      	strlt	r3, [sp, #28]
 8009652:	bfb8      	it	lt
 8009654:	9204      	strlt	r2, [sp, #16]
 8009656:	7823      	ldrb	r3, [r4, #0]
 8009658:	2b2e      	cmp	r3, #46	; 0x2e
 800965a:	d10c      	bne.n	8009676 <_vfiprintf_r+0x176>
 800965c:	7863      	ldrb	r3, [r4, #1]
 800965e:	2b2a      	cmp	r3, #42	; 0x2a
 8009660:	d135      	bne.n	80096ce <_vfiprintf_r+0x1ce>
 8009662:	9b03      	ldr	r3, [sp, #12]
 8009664:	1d1a      	adds	r2, r3, #4
 8009666:	681b      	ldr	r3, [r3, #0]
 8009668:	9203      	str	r2, [sp, #12]
 800966a:	2b00      	cmp	r3, #0
 800966c:	bfb8      	it	lt
 800966e:	f04f 33ff 	movlt.w	r3, #4294967295
 8009672:	3402      	adds	r4, #2
 8009674:	9305      	str	r3, [sp, #20]
 8009676:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 800975c <_vfiprintf_r+0x25c>
 800967a:	7821      	ldrb	r1, [r4, #0]
 800967c:	2203      	movs	r2, #3
 800967e:	4650      	mov	r0, sl
 8009680:	f7f6 fda6 	bl	80001d0 <memchr>
 8009684:	b140      	cbz	r0, 8009698 <_vfiprintf_r+0x198>
 8009686:	2340      	movs	r3, #64	; 0x40
 8009688:	eba0 000a 	sub.w	r0, r0, sl
 800968c:	fa03 f000 	lsl.w	r0, r3, r0
 8009690:	9b04      	ldr	r3, [sp, #16]
 8009692:	4303      	orrs	r3, r0
 8009694:	3401      	adds	r4, #1
 8009696:	9304      	str	r3, [sp, #16]
 8009698:	f814 1b01 	ldrb.w	r1, [r4], #1
 800969c:	482c      	ldr	r0, [pc, #176]	; (8009750 <_vfiprintf_r+0x250>)
 800969e:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 80096a2:	2206      	movs	r2, #6
 80096a4:	f7f6 fd94 	bl	80001d0 <memchr>
 80096a8:	2800      	cmp	r0, #0
 80096aa:	d03f      	beq.n	800972c <_vfiprintf_r+0x22c>
 80096ac:	4b29      	ldr	r3, [pc, #164]	; (8009754 <_vfiprintf_r+0x254>)
 80096ae:	bb1b      	cbnz	r3, 80096f8 <_vfiprintf_r+0x1f8>
 80096b0:	9b03      	ldr	r3, [sp, #12]
 80096b2:	3307      	adds	r3, #7
 80096b4:	f023 0307 	bic.w	r3, r3, #7
 80096b8:	3308      	adds	r3, #8
 80096ba:	9303      	str	r3, [sp, #12]
 80096bc:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80096be:	443b      	add	r3, r7
 80096c0:	9309      	str	r3, [sp, #36]	; 0x24
 80096c2:	e767      	b.n	8009594 <_vfiprintf_r+0x94>
 80096c4:	fb0c 3202 	mla	r2, ip, r2, r3
 80096c8:	460c      	mov	r4, r1
 80096ca:	2001      	movs	r0, #1
 80096cc:	e7a5      	b.n	800961a <_vfiprintf_r+0x11a>
 80096ce:	2300      	movs	r3, #0
 80096d0:	3401      	adds	r4, #1
 80096d2:	9305      	str	r3, [sp, #20]
 80096d4:	4619      	mov	r1, r3
 80096d6:	f04f 0c0a 	mov.w	ip, #10
 80096da:	4620      	mov	r0, r4
 80096dc:	f810 2b01 	ldrb.w	r2, [r0], #1
 80096e0:	3a30      	subs	r2, #48	; 0x30
 80096e2:	2a09      	cmp	r2, #9
 80096e4:	d903      	bls.n	80096ee <_vfiprintf_r+0x1ee>
 80096e6:	2b00      	cmp	r3, #0
 80096e8:	d0c5      	beq.n	8009676 <_vfiprintf_r+0x176>
 80096ea:	9105      	str	r1, [sp, #20]
 80096ec:	e7c3      	b.n	8009676 <_vfiprintf_r+0x176>
 80096ee:	fb0c 2101 	mla	r1, ip, r1, r2
 80096f2:	4604      	mov	r4, r0
 80096f4:	2301      	movs	r3, #1
 80096f6:	e7f0      	b.n	80096da <_vfiprintf_r+0x1da>
 80096f8:	ab03      	add	r3, sp, #12
 80096fa:	9300      	str	r3, [sp, #0]
 80096fc:	462a      	mov	r2, r5
 80096fe:	4b16      	ldr	r3, [pc, #88]	; (8009758 <_vfiprintf_r+0x258>)
 8009700:	a904      	add	r1, sp, #16
 8009702:	4630      	mov	r0, r6
 8009704:	f3af 8000 	nop.w
 8009708:	4607      	mov	r7, r0
 800970a:	1c78      	adds	r0, r7, #1
 800970c:	d1d6      	bne.n	80096bc <_vfiprintf_r+0x1bc>
 800970e:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8009710:	07d9      	lsls	r1, r3, #31
 8009712:	d405      	bmi.n	8009720 <_vfiprintf_r+0x220>
 8009714:	89ab      	ldrh	r3, [r5, #12]
 8009716:	059a      	lsls	r2, r3, #22
 8009718:	d402      	bmi.n	8009720 <_vfiprintf_r+0x220>
 800971a:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800971c:	f000 fc35 	bl	8009f8a <__retarget_lock_release_recursive>
 8009720:	89ab      	ldrh	r3, [r5, #12]
 8009722:	065b      	lsls	r3, r3, #25
 8009724:	f53f af12 	bmi.w	800954c <_vfiprintf_r+0x4c>
 8009728:	9809      	ldr	r0, [sp, #36]	; 0x24
 800972a:	e711      	b.n	8009550 <_vfiprintf_r+0x50>
 800972c:	ab03      	add	r3, sp, #12
 800972e:	9300      	str	r3, [sp, #0]
 8009730:	462a      	mov	r2, r5
 8009732:	4b09      	ldr	r3, [pc, #36]	; (8009758 <_vfiprintf_r+0x258>)
 8009734:	a904      	add	r1, sp, #16
 8009736:	4630      	mov	r0, r6
 8009738:	f000 f880 	bl	800983c <_printf_i>
 800973c:	e7e4      	b.n	8009708 <_vfiprintf_r+0x208>
 800973e:	bf00      	nop
 8009740:	0800a41c 	.word	0x0800a41c
 8009744:	0800a43c 	.word	0x0800a43c
 8009748:	0800a3fc 	.word	0x0800a3fc
 800974c:	0800a3c6 	.word	0x0800a3c6
 8009750:	0800a3d0 	.word	0x0800a3d0
 8009754:	00000000 	.word	0x00000000
 8009758:	080094db 	.word	0x080094db
 800975c:	0800a3cc 	.word	0x0800a3cc

08009760 <_printf_common>:
 8009760:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009764:	4616      	mov	r6, r2
 8009766:	4699      	mov	r9, r3
 8009768:	688a      	ldr	r2, [r1, #8]
 800976a:	690b      	ldr	r3, [r1, #16]
 800976c:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8009770:	4293      	cmp	r3, r2
 8009772:	bfb8      	it	lt
 8009774:	4613      	movlt	r3, r2
 8009776:	6033      	str	r3, [r6, #0]
 8009778:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800977c:	4607      	mov	r7, r0
 800977e:	460c      	mov	r4, r1
 8009780:	b10a      	cbz	r2, 8009786 <_printf_common+0x26>
 8009782:	3301      	adds	r3, #1
 8009784:	6033      	str	r3, [r6, #0]
 8009786:	6823      	ldr	r3, [r4, #0]
 8009788:	0699      	lsls	r1, r3, #26
 800978a:	bf42      	ittt	mi
 800978c:	6833      	ldrmi	r3, [r6, #0]
 800978e:	3302      	addmi	r3, #2
 8009790:	6033      	strmi	r3, [r6, #0]
 8009792:	6825      	ldr	r5, [r4, #0]
 8009794:	f015 0506 	ands.w	r5, r5, #6
 8009798:	d106      	bne.n	80097a8 <_printf_common+0x48>
 800979a:	f104 0a19 	add.w	sl, r4, #25
 800979e:	68e3      	ldr	r3, [r4, #12]
 80097a0:	6832      	ldr	r2, [r6, #0]
 80097a2:	1a9b      	subs	r3, r3, r2
 80097a4:	42ab      	cmp	r3, r5
 80097a6:	dc26      	bgt.n	80097f6 <_printf_common+0x96>
 80097a8:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 80097ac:	1e13      	subs	r3, r2, #0
 80097ae:	6822      	ldr	r2, [r4, #0]
 80097b0:	bf18      	it	ne
 80097b2:	2301      	movne	r3, #1
 80097b4:	0692      	lsls	r2, r2, #26
 80097b6:	d42b      	bmi.n	8009810 <_printf_common+0xb0>
 80097b8:	f104 0243 	add.w	r2, r4, #67	; 0x43
 80097bc:	4649      	mov	r1, r9
 80097be:	4638      	mov	r0, r7
 80097c0:	47c0      	blx	r8
 80097c2:	3001      	adds	r0, #1
 80097c4:	d01e      	beq.n	8009804 <_printf_common+0xa4>
 80097c6:	6823      	ldr	r3, [r4, #0]
 80097c8:	68e5      	ldr	r5, [r4, #12]
 80097ca:	6832      	ldr	r2, [r6, #0]
 80097cc:	f003 0306 	and.w	r3, r3, #6
 80097d0:	2b04      	cmp	r3, #4
 80097d2:	bf08      	it	eq
 80097d4:	1aad      	subeq	r5, r5, r2
 80097d6:	68a3      	ldr	r3, [r4, #8]
 80097d8:	6922      	ldr	r2, [r4, #16]
 80097da:	bf0c      	ite	eq
 80097dc:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80097e0:	2500      	movne	r5, #0
 80097e2:	4293      	cmp	r3, r2
 80097e4:	bfc4      	itt	gt
 80097e6:	1a9b      	subgt	r3, r3, r2
 80097e8:	18ed      	addgt	r5, r5, r3
 80097ea:	2600      	movs	r6, #0
 80097ec:	341a      	adds	r4, #26
 80097ee:	42b5      	cmp	r5, r6
 80097f0:	d11a      	bne.n	8009828 <_printf_common+0xc8>
 80097f2:	2000      	movs	r0, #0
 80097f4:	e008      	b.n	8009808 <_printf_common+0xa8>
 80097f6:	2301      	movs	r3, #1
 80097f8:	4652      	mov	r2, sl
 80097fa:	4649      	mov	r1, r9
 80097fc:	4638      	mov	r0, r7
 80097fe:	47c0      	blx	r8
 8009800:	3001      	adds	r0, #1
 8009802:	d103      	bne.n	800980c <_printf_common+0xac>
 8009804:	f04f 30ff 	mov.w	r0, #4294967295
 8009808:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800980c:	3501      	adds	r5, #1
 800980e:	e7c6      	b.n	800979e <_printf_common+0x3e>
 8009810:	18e1      	adds	r1, r4, r3
 8009812:	1c5a      	adds	r2, r3, #1
 8009814:	2030      	movs	r0, #48	; 0x30
 8009816:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800981a:	4422      	add	r2, r4
 800981c:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8009820:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8009824:	3302      	adds	r3, #2
 8009826:	e7c7      	b.n	80097b8 <_printf_common+0x58>
 8009828:	2301      	movs	r3, #1
 800982a:	4622      	mov	r2, r4
 800982c:	4649      	mov	r1, r9
 800982e:	4638      	mov	r0, r7
 8009830:	47c0      	blx	r8
 8009832:	3001      	adds	r0, #1
 8009834:	d0e6      	beq.n	8009804 <_printf_common+0xa4>
 8009836:	3601      	adds	r6, #1
 8009838:	e7d9      	b.n	80097ee <_printf_common+0x8e>
	...

0800983c <_printf_i>:
 800983c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8009840:	7e0f      	ldrb	r7, [r1, #24]
 8009842:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8009844:	2f78      	cmp	r7, #120	; 0x78
 8009846:	4691      	mov	r9, r2
 8009848:	4680      	mov	r8, r0
 800984a:	460c      	mov	r4, r1
 800984c:	469a      	mov	sl, r3
 800984e:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8009852:	d807      	bhi.n	8009864 <_printf_i+0x28>
 8009854:	2f62      	cmp	r7, #98	; 0x62
 8009856:	d80a      	bhi.n	800986e <_printf_i+0x32>
 8009858:	2f00      	cmp	r7, #0
 800985a:	f000 80d8 	beq.w	8009a0e <_printf_i+0x1d2>
 800985e:	2f58      	cmp	r7, #88	; 0x58
 8009860:	f000 80a3 	beq.w	80099aa <_printf_i+0x16e>
 8009864:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8009868:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 800986c:	e03a      	b.n	80098e4 <_printf_i+0xa8>
 800986e:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8009872:	2b15      	cmp	r3, #21
 8009874:	d8f6      	bhi.n	8009864 <_printf_i+0x28>
 8009876:	a101      	add	r1, pc, #4	; (adr r1, 800987c <_printf_i+0x40>)
 8009878:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800987c:	080098d5 	.word	0x080098d5
 8009880:	080098e9 	.word	0x080098e9
 8009884:	08009865 	.word	0x08009865
 8009888:	08009865 	.word	0x08009865
 800988c:	08009865 	.word	0x08009865
 8009890:	08009865 	.word	0x08009865
 8009894:	080098e9 	.word	0x080098e9
 8009898:	08009865 	.word	0x08009865
 800989c:	08009865 	.word	0x08009865
 80098a0:	08009865 	.word	0x08009865
 80098a4:	08009865 	.word	0x08009865
 80098a8:	080099f5 	.word	0x080099f5
 80098ac:	08009919 	.word	0x08009919
 80098b0:	080099d7 	.word	0x080099d7
 80098b4:	08009865 	.word	0x08009865
 80098b8:	08009865 	.word	0x08009865
 80098bc:	08009a17 	.word	0x08009a17
 80098c0:	08009865 	.word	0x08009865
 80098c4:	08009919 	.word	0x08009919
 80098c8:	08009865 	.word	0x08009865
 80098cc:	08009865 	.word	0x08009865
 80098d0:	080099df 	.word	0x080099df
 80098d4:	682b      	ldr	r3, [r5, #0]
 80098d6:	1d1a      	adds	r2, r3, #4
 80098d8:	681b      	ldr	r3, [r3, #0]
 80098da:	602a      	str	r2, [r5, #0]
 80098dc:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80098e0:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 80098e4:	2301      	movs	r3, #1
 80098e6:	e0a3      	b.n	8009a30 <_printf_i+0x1f4>
 80098e8:	6820      	ldr	r0, [r4, #0]
 80098ea:	6829      	ldr	r1, [r5, #0]
 80098ec:	0606      	lsls	r6, r0, #24
 80098ee:	f101 0304 	add.w	r3, r1, #4
 80098f2:	d50a      	bpl.n	800990a <_printf_i+0xce>
 80098f4:	680e      	ldr	r6, [r1, #0]
 80098f6:	602b      	str	r3, [r5, #0]
 80098f8:	2e00      	cmp	r6, #0
 80098fa:	da03      	bge.n	8009904 <_printf_i+0xc8>
 80098fc:	232d      	movs	r3, #45	; 0x2d
 80098fe:	4276      	negs	r6, r6
 8009900:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8009904:	485e      	ldr	r0, [pc, #376]	; (8009a80 <_printf_i+0x244>)
 8009906:	230a      	movs	r3, #10
 8009908:	e019      	b.n	800993e <_printf_i+0x102>
 800990a:	680e      	ldr	r6, [r1, #0]
 800990c:	602b      	str	r3, [r5, #0]
 800990e:	f010 0f40 	tst.w	r0, #64	; 0x40
 8009912:	bf18      	it	ne
 8009914:	b236      	sxthne	r6, r6
 8009916:	e7ef      	b.n	80098f8 <_printf_i+0xbc>
 8009918:	682b      	ldr	r3, [r5, #0]
 800991a:	6820      	ldr	r0, [r4, #0]
 800991c:	1d19      	adds	r1, r3, #4
 800991e:	6029      	str	r1, [r5, #0]
 8009920:	0601      	lsls	r1, r0, #24
 8009922:	d501      	bpl.n	8009928 <_printf_i+0xec>
 8009924:	681e      	ldr	r6, [r3, #0]
 8009926:	e002      	b.n	800992e <_printf_i+0xf2>
 8009928:	0646      	lsls	r6, r0, #25
 800992a:	d5fb      	bpl.n	8009924 <_printf_i+0xe8>
 800992c:	881e      	ldrh	r6, [r3, #0]
 800992e:	4854      	ldr	r0, [pc, #336]	; (8009a80 <_printf_i+0x244>)
 8009930:	2f6f      	cmp	r7, #111	; 0x6f
 8009932:	bf0c      	ite	eq
 8009934:	2308      	moveq	r3, #8
 8009936:	230a      	movne	r3, #10
 8009938:	2100      	movs	r1, #0
 800993a:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800993e:	6865      	ldr	r5, [r4, #4]
 8009940:	60a5      	str	r5, [r4, #8]
 8009942:	2d00      	cmp	r5, #0
 8009944:	bfa2      	ittt	ge
 8009946:	6821      	ldrge	r1, [r4, #0]
 8009948:	f021 0104 	bicge.w	r1, r1, #4
 800994c:	6021      	strge	r1, [r4, #0]
 800994e:	b90e      	cbnz	r6, 8009954 <_printf_i+0x118>
 8009950:	2d00      	cmp	r5, #0
 8009952:	d04d      	beq.n	80099f0 <_printf_i+0x1b4>
 8009954:	4615      	mov	r5, r2
 8009956:	fbb6 f1f3 	udiv	r1, r6, r3
 800995a:	fb03 6711 	mls	r7, r3, r1, r6
 800995e:	5dc7      	ldrb	r7, [r0, r7]
 8009960:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8009964:	4637      	mov	r7, r6
 8009966:	42bb      	cmp	r3, r7
 8009968:	460e      	mov	r6, r1
 800996a:	d9f4      	bls.n	8009956 <_printf_i+0x11a>
 800996c:	2b08      	cmp	r3, #8
 800996e:	d10b      	bne.n	8009988 <_printf_i+0x14c>
 8009970:	6823      	ldr	r3, [r4, #0]
 8009972:	07de      	lsls	r6, r3, #31
 8009974:	d508      	bpl.n	8009988 <_printf_i+0x14c>
 8009976:	6923      	ldr	r3, [r4, #16]
 8009978:	6861      	ldr	r1, [r4, #4]
 800997a:	4299      	cmp	r1, r3
 800997c:	bfde      	ittt	le
 800997e:	2330      	movle	r3, #48	; 0x30
 8009980:	f805 3c01 	strble.w	r3, [r5, #-1]
 8009984:	f105 35ff 	addle.w	r5, r5, #4294967295
 8009988:	1b52      	subs	r2, r2, r5
 800998a:	6122      	str	r2, [r4, #16]
 800998c:	f8cd a000 	str.w	sl, [sp]
 8009990:	464b      	mov	r3, r9
 8009992:	aa03      	add	r2, sp, #12
 8009994:	4621      	mov	r1, r4
 8009996:	4640      	mov	r0, r8
 8009998:	f7ff fee2 	bl	8009760 <_printf_common>
 800999c:	3001      	adds	r0, #1
 800999e:	d14c      	bne.n	8009a3a <_printf_i+0x1fe>
 80099a0:	f04f 30ff 	mov.w	r0, #4294967295
 80099a4:	b004      	add	sp, #16
 80099a6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80099aa:	4835      	ldr	r0, [pc, #212]	; (8009a80 <_printf_i+0x244>)
 80099ac:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 80099b0:	6829      	ldr	r1, [r5, #0]
 80099b2:	6823      	ldr	r3, [r4, #0]
 80099b4:	f851 6b04 	ldr.w	r6, [r1], #4
 80099b8:	6029      	str	r1, [r5, #0]
 80099ba:	061d      	lsls	r5, r3, #24
 80099bc:	d514      	bpl.n	80099e8 <_printf_i+0x1ac>
 80099be:	07df      	lsls	r7, r3, #31
 80099c0:	bf44      	itt	mi
 80099c2:	f043 0320 	orrmi.w	r3, r3, #32
 80099c6:	6023      	strmi	r3, [r4, #0]
 80099c8:	b91e      	cbnz	r6, 80099d2 <_printf_i+0x196>
 80099ca:	6823      	ldr	r3, [r4, #0]
 80099cc:	f023 0320 	bic.w	r3, r3, #32
 80099d0:	6023      	str	r3, [r4, #0]
 80099d2:	2310      	movs	r3, #16
 80099d4:	e7b0      	b.n	8009938 <_printf_i+0xfc>
 80099d6:	6823      	ldr	r3, [r4, #0]
 80099d8:	f043 0320 	orr.w	r3, r3, #32
 80099dc:	6023      	str	r3, [r4, #0]
 80099de:	2378      	movs	r3, #120	; 0x78
 80099e0:	4828      	ldr	r0, [pc, #160]	; (8009a84 <_printf_i+0x248>)
 80099e2:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 80099e6:	e7e3      	b.n	80099b0 <_printf_i+0x174>
 80099e8:	0659      	lsls	r1, r3, #25
 80099ea:	bf48      	it	mi
 80099ec:	b2b6      	uxthmi	r6, r6
 80099ee:	e7e6      	b.n	80099be <_printf_i+0x182>
 80099f0:	4615      	mov	r5, r2
 80099f2:	e7bb      	b.n	800996c <_printf_i+0x130>
 80099f4:	682b      	ldr	r3, [r5, #0]
 80099f6:	6826      	ldr	r6, [r4, #0]
 80099f8:	6961      	ldr	r1, [r4, #20]
 80099fa:	1d18      	adds	r0, r3, #4
 80099fc:	6028      	str	r0, [r5, #0]
 80099fe:	0635      	lsls	r5, r6, #24
 8009a00:	681b      	ldr	r3, [r3, #0]
 8009a02:	d501      	bpl.n	8009a08 <_printf_i+0x1cc>
 8009a04:	6019      	str	r1, [r3, #0]
 8009a06:	e002      	b.n	8009a0e <_printf_i+0x1d2>
 8009a08:	0670      	lsls	r0, r6, #25
 8009a0a:	d5fb      	bpl.n	8009a04 <_printf_i+0x1c8>
 8009a0c:	8019      	strh	r1, [r3, #0]
 8009a0e:	2300      	movs	r3, #0
 8009a10:	6123      	str	r3, [r4, #16]
 8009a12:	4615      	mov	r5, r2
 8009a14:	e7ba      	b.n	800998c <_printf_i+0x150>
 8009a16:	682b      	ldr	r3, [r5, #0]
 8009a18:	1d1a      	adds	r2, r3, #4
 8009a1a:	602a      	str	r2, [r5, #0]
 8009a1c:	681d      	ldr	r5, [r3, #0]
 8009a1e:	6862      	ldr	r2, [r4, #4]
 8009a20:	2100      	movs	r1, #0
 8009a22:	4628      	mov	r0, r5
 8009a24:	f7f6 fbd4 	bl	80001d0 <memchr>
 8009a28:	b108      	cbz	r0, 8009a2e <_printf_i+0x1f2>
 8009a2a:	1b40      	subs	r0, r0, r5
 8009a2c:	6060      	str	r0, [r4, #4]
 8009a2e:	6863      	ldr	r3, [r4, #4]
 8009a30:	6123      	str	r3, [r4, #16]
 8009a32:	2300      	movs	r3, #0
 8009a34:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8009a38:	e7a8      	b.n	800998c <_printf_i+0x150>
 8009a3a:	6923      	ldr	r3, [r4, #16]
 8009a3c:	462a      	mov	r2, r5
 8009a3e:	4649      	mov	r1, r9
 8009a40:	4640      	mov	r0, r8
 8009a42:	47d0      	blx	sl
 8009a44:	3001      	adds	r0, #1
 8009a46:	d0ab      	beq.n	80099a0 <_printf_i+0x164>
 8009a48:	6823      	ldr	r3, [r4, #0]
 8009a4a:	079b      	lsls	r3, r3, #30
 8009a4c:	d413      	bmi.n	8009a76 <_printf_i+0x23a>
 8009a4e:	68e0      	ldr	r0, [r4, #12]
 8009a50:	9b03      	ldr	r3, [sp, #12]
 8009a52:	4298      	cmp	r0, r3
 8009a54:	bfb8      	it	lt
 8009a56:	4618      	movlt	r0, r3
 8009a58:	e7a4      	b.n	80099a4 <_printf_i+0x168>
 8009a5a:	2301      	movs	r3, #1
 8009a5c:	4632      	mov	r2, r6
 8009a5e:	4649      	mov	r1, r9
 8009a60:	4640      	mov	r0, r8
 8009a62:	47d0      	blx	sl
 8009a64:	3001      	adds	r0, #1
 8009a66:	d09b      	beq.n	80099a0 <_printf_i+0x164>
 8009a68:	3501      	adds	r5, #1
 8009a6a:	68e3      	ldr	r3, [r4, #12]
 8009a6c:	9903      	ldr	r1, [sp, #12]
 8009a6e:	1a5b      	subs	r3, r3, r1
 8009a70:	42ab      	cmp	r3, r5
 8009a72:	dcf2      	bgt.n	8009a5a <_printf_i+0x21e>
 8009a74:	e7eb      	b.n	8009a4e <_printf_i+0x212>
 8009a76:	2500      	movs	r5, #0
 8009a78:	f104 0619 	add.w	r6, r4, #25
 8009a7c:	e7f5      	b.n	8009a6a <_printf_i+0x22e>
 8009a7e:	bf00      	nop
 8009a80:	0800a3d7 	.word	0x0800a3d7
 8009a84:	0800a3e8 	.word	0x0800a3e8

08009a88 <__swbuf_r>:
 8009a88:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009a8a:	460e      	mov	r6, r1
 8009a8c:	4614      	mov	r4, r2
 8009a8e:	4605      	mov	r5, r0
 8009a90:	b118      	cbz	r0, 8009a9a <__swbuf_r+0x12>
 8009a92:	6983      	ldr	r3, [r0, #24]
 8009a94:	b90b      	cbnz	r3, 8009a9a <__swbuf_r+0x12>
 8009a96:	f000 f9d9 	bl	8009e4c <__sinit>
 8009a9a:	4b21      	ldr	r3, [pc, #132]	; (8009b20 <__swbuf_r+0x98>)
 8009a9c:	429c      	cmp	r4, r3
 8009a9e:	d12b      	bne.n	8009af8 <__swbuf_r+0x70>
 8009aa0:	686c      	ldr	r4, [r5, #4]
 8009aa2:	69a3      	ldr	r3, [r4, #24]
 8009aa4:	60a3      	str	r3, [r4, #8]
 8009aa6:	89a3      	ldrh	r3, [r4, #12]
 8009aa8:	071a      	lsls	r2, r3, #28
 8009aaa:	d52f      	bpl.n	8009b0c <__swbuf_r+0x84>
 8009aac:	6923      	ldr	r3, [r4, #16]
 8009aae:	b36b      	cbz	r3, 8009b0c <__swbuf_r+0x84>
 8009ab0:	6923      	ldr	r3, [r4, #16]
 8009ab2:	6820      	ldr	r0, [r4, #0]
 8009ab4:	1ac0      	subs	r0, r0, r3
 8009ab6:	6963      	ldr	r3, [r4, #20]
 8009ab8:	b2f6      	uxtb	r6, r6
 8009aba:	4283      	cmp	r3, r0
 8009abc:	4637      	mov	r7, r6
 8009abe:	dc04      	bgt.n	8009aca <__swbuf_r+0x42>
 8009ac0:	4621      	mov	r1, r4
 8009ac2:	4628      	mov	r0, r5
 8009ac4:	f000 f92e 	bl	8009d24 <_fflush_r>
 8009ac8:	bb30      	cbnz	r0, 8009b18 <__swbuf_r+0x90>
 8009aca:	68a3      	ldr	r3, [r4, #8]
 8009acc:	3b01      	subs	r3, #1
 8009ace:	60a3      	str	r3, [r4, #8]
 8009ad0:	6823      	ldr	r3, [r4, #0]
 8009ad2:	1c5a      	adds	r2, r3, #1
 8009ad4:	6022      	str	r2, [r4, #0]
 8009ad6:	701e      	strb	r6, [r3, #0]
 8009ad8:	6963      	ldr	r3, [r4, #20]
 8009ada:	3001      	adds	r0, #1
 8009adc:	4283      	cmp	r3, r0
 8009ade:	d004      	beq.n	8009aea <__swbuf_r+0x62>
 8009ae0:	89a3      	ldrh	r3, [r4, #12]
 8009ae2:	07db      	lsls	r3, r3, #31
 8009ae4:	d506      	bpl.n	8009af4 <__swbuf_r+0x6c>
 8009ae6:	2e0a      	cmp	r6, #10
 8009ae8:	d104      	bne.n	8009af4 <__swbuf_r+0x6c>
 8009aea:	4621      	mov	r1, r4
 8009aec:	4628      	mov	r0, r5
 8009aee:	f000 f919 	bl	8009d24 <_fflush_r>
 8009af2:	b988      	cbnz	r0, 8009b18 <__swbuf_r+0x90>
 8009af4:	4638      	mov	r0, r7
 8009af6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8009af8:	4b0a      	ldr	r3, [pc, #40]	; (8009b24 <__swbuf_r+0x9c>)
 8009afa:	429c      	cmp	r4, r3
 8009afc:	d101      	bne.n	8009b02 <__swbuf_r+0x7a>
 8009afe:	68ac      	ldr	r4, [r5, #8]
 8009b00:	e7cf      	b.n	8009aa2 <__swbuf_r+0x1a>
 8009b02:	4b09      	ldr	r3, [pc, #36]	; (8009b28 <__swbuf_r+0xa0>)
 8009b04:	429c      	cmp	r4, r3
 8009b06:	bf08      	it	eq
 8009b08:	68ec      	ldreq	r4, [r5, #12]
 8009b0a:	e7ca      	b.n	8009aa2 <__swbuf_r+0x1a>
 8009b0c:	4621      	mov	r1, r4
 8009b0e:	4628      	mov	r0, r5
 8009b10:	f000 f80c 	bl	8009b2c <__swsetup_r>
 8009b14:	2800      	cmp	r0, #0
 8009b16:	d0cb      	beq.n	8009ab0 <__swbuf_r+0x28>
 8009b18:	f04f 37ff 	mov.w	r7, #4294967295
 8009b1c:	e7ea      	b.n	8009af4 <__swbuf_r+0x6c>
 8009b1e:	bf00      	nop
 8009b20:	0800a41c 	.word	0x0800a41c
 8009b24:	0800a43c 	.word	0x0800a43c
 8009b28:	0800a3fc 	.word	0x0800a3fc

08009b2c <__swsetup_r>:
 8009b2c:	4b32      	ldr	r3, [pc, #200]	; (8009bf8 <__swsetup_r+0xcc>)
 8009b2e:	b570      	push	{r4, r5, r6, lr}
 8009b30:	681d      	ldr	r5, [r3, #0]
 8009b32:	4606      	mov	r6, r0
 8009b34:	460c      	mov	r4, r1
 8009b36:	b125      	cbz	r5, 8009b42 <__swsetup_r+0x16>
 8009b38:	69ab      	ldr	r3, [r5, #24]
 8009b3a:	b913      	cbnz	r3, 8009b42 <__swsetup_r+0x16>
 8009b3c:	4628      	mov	r0, r5
 8009b3e:	f000 f985 	bl	8009e4c <__sinit>
 8009b42:	4b2e      	ldr	r3, [pc, #184]	; (8009bfc <__swsetup_r+0xd0>)
 8009b44:	429c      	cmp	r4, r3
 8009b46:	d10f      	bne.n	8009b68 <__swsetup_r+0x3c>
 8009b48:	686c      	ldr	r4, [r5, #4]
 8009b4a:	89a3      	ldrh	r3, [r4, #12]
 8009b4c:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8009b50:	0719      	lsls	r1, r3, #28
 8009b52:	d42c      	bmi.n	8009bae <__swsetup_r+0x82>
 8009b54:	06dd      	lsls	r5, r3, #27
 8009b56:	d411      	bmi.n	8009b7c <__swsetup_r+0x50>
 8009b58:	2309      	movs	r3, #9
 8009b5a:	6033      	str	r3, [r6, #0]
 8009b5c:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8009b60:	81a3      	strh	r3, [r4, #12]
 8009b62:	f04f 30ff 	mov.w	r0, #4294967295
 8009b66:	e03e      	b.n	8009be6 <__swsetup_r+0xba>
 8009b68:	4b25      	ldr	r3, [pc, #148]	; (8009c00 <__swsetup_r+0xd4>)
 8009b6a:	429c      	cmp	r4, r3
 8009b6c:	d101      	bne.n	8009b72 <__swsetup_r+0x46>
 8009b6e:	68ac      	ldr	r4, [r5, #8]
 8009b70:	e7eb      	b.n	8009b4a <__swsetup_r+0x1e>
 8009b72:	4b24      	ldr	r3, [pc, #144]	; (8009c04 <__swsetup_r+0xd8>)
 8009b74:	429c      	cmp	r4, r3
 8009b76:	bf08      	it	eq
 8009b78:	68ec      	ldreq	r4, [r5, #12]
 8009b7a:	e7e6      	b.n	8009b4a <__swsetup_r+0x1e>
 8009b7c:	0758      	lsls	r0, r3, #29
 8009b7e:	d512      	bpl.n	8009ba6 <__swsetup_r+0x7a>
 8009b80:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8009b82:	b141      	cbz	r1, 8009b96 <__swsetup_r+0x6a>
 8009b84:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8009b88:	4299      	cmp	r1, r3
 8009b8a:	d002      	beq.n	8009b92 <__swsetup_r+0x66>
 8009b8c:	4630      	mov	r0, r6
 8009b8e:	f7ff fac9 	bl	8009124 <_free_r>
 8009b92:	2300      	movs	r3, #0
 8009b94:	6363      	str	r3, [r4, #52]	; 0x34
 8009b96:	89a3      	ldrh	r3, [r4, #12]
 8009b98:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8009b9c:	81a3      	strh	r3, [r4, #12]
 8009b9e:	2300      	movs	r3, #0
 8009ba0:	6063      	str	r3, [r4, #4]
 8009ba2:	6923      	ldr	r3, [r4, #16]
 8009ba4:	6023      	str	r3, [r4, #0]
 8009ba6:	89a3      	ldrh	r3, [r4, #12]
 8009ba8:	f043 0308 	orr.w	r3, r3, #8
 8009bac:	81a3      	strh	r3, [r4, #12]
 8009bae:	6923      	ldr	r3, [r4, #16]
 8009bb0:	b94b      	cbnz	r3, 8009bc6 <__swsetup_r+0x9a>
 8009bb2:	89a3      	ldrh	r3, [r4, #12]
 8009bb4:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8009bb8:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8009bbc:	d003      	beq.n	8009bc6 <__swsetup_r+0x9a>
 8009bbe:	4621      	mov	r1, r4
 8009bc0:	4630      	mov	r0, r6
 8009bc2:	f000 fa09 	bl	8009fd8 <__smakebuf_r>
 8009bc6:	89a0      	ldrh	r0, [r4, #12]
 8009bc8:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8009bcc:	f010 0301 	ands.w	r3, r0, #1
 8009bd0:	d00a      	beq.n	8009be8 <__swsetup_r+0xbc>
 8009bd2:	2300      	movs	r3, #0
 8009bd4:	60a3      	str	r3, [r4, #8]
 8009bd6:	6963      	ldr	r3, [r4, #20]
 8009bd8:	425b      	negs	r3, r3
 8009bda:	61a3      	str	r3, [r4, #24]
 8009bdc:	6923      	ldr	r3, [r4, #16]
 8009bde:	b943      	cbnz	r3, 8009bf2 <__swsetup_r+0xc6>
 8009be0:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8009be4:	d1ba      	bne.n	8009b5c <__swsetup_r+0x30>
 8009be6:	bd70      	pop	{r4, r5, r6, pc}
 8009be8:	0781      	lsls	r1, r0, #30
 8009bea:	bf58      	it	pl
 8009bec:	6963      	ldrpl	r3, [r4, #20]
 8009bee:	60a3      	str	r3, [r4, #8]
 8009bf0:	e7f4      	b.n	8009bdc <__swsetup_r+0xb0>
 8009bf2:	2000      	movs	r0, #0
 8009bf4:	e7f7      	b.n	8009be6 <__swsetup_r+0xba>
 8009bf6:	bf00      	nop
 8009bf8:	2000001c 	.word	0x2000001c
 8009bfc:	0800a41c 	.word	0x0800a41c
 8009c00:	0800a43c 	.word	0x0800a43c
 8009c04:	0800a3fc 	.word	0x0800a3fc

08009c08 <abort>:
 8009c08:	b508      	push	{r3, lr}
 8009c0a:	2006      	movs	r0, #6
 8009c0c:	f000 fa4c 	bl	800a0a8 <raise>
 8009c10:	2001      	movs	r0, #1
 8009c12:	f7ff f955 	bl	8008ec0 <_exit>
	...

08009c18 <__sflush_r>:
 8009c18:	898a      	ldrh	r2, [r1, #12]
 8009c1a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009c1e:	4605      	mov	r5, r0
 8009c20:	0710      	lsls	r0, r2, #28
 8009c22:	460c      	mov	r4, r1
 8009c24:	d458      	bmi.n	8009cd8 <__sflush_r+0xc0>
 8009c26:	684b      	ldr	r3, [r1, #4]
 8009c28:	2b00      	cmp	r3, #0
 8009c2a:	dc05      	bgt.n	8009c38 <__sflush_r+0x20>
 8009c2c:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8009c2e:	2b00      	cmp	r3, #0
 8009c30:	dc02      	bgt.n	8009c38 <__sflush_r+0x20>
 8009c32:	2000      	movs	r0, #0
 8009c34:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009c38:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8009c3a:	2e00      	cmp	r6, #0
 8009c3c:	d0f9      	beq.n	8009c32 <__sflush_r+0x1a>
 8009c3e:	2300      	movs	r3, #0
 8009c40:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8009c44:	682f      	ldr	r7, [r5, #0]
 8009c46:	602b      	str	r3, [r5, #0]
 8009c48:	d032      	beq.n	8009cb0 <__sflush_r+0x98>
 8009c4a:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8009c4c:	89a3      	ldrh	r3, [r4, #12]
 8009c4e:	075a      	lsls	r2, r3, #29
 8009c50:	d505      	bpl.n	8009c5e <__sflush_r+0x46>
 8009c52:	6863      	ldr	r3, [r4, #4]
 8009c54:	1ac0      	subs	r0, r0, r3
 8009c56:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8009c58:	b10b      	cbz	r3, 8009c5e <__sflush_r+0x46>
 8009c5a:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8009c5c:	1ac0      	subs	r0, r0, r3
 8009c5e:	2300      	movs	r3, #0
 8009c60:	4602      	mov	r2, r0
 8009c62:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8009c64:	6a21      	ldr	r1, [r4, #32]
 8009c66:	4628      	mov	r0, r5
 8009c68:	47b0      	blx	r6
 8009c6a:	1c43      	adds	r3, r0, #1
 8009c6c:	89a3      	ldrh	r3, [r4, #12]
 8009c6e:	d106      	bne.n	8009c7e <__sflush_r+0x66>
 8009c70:	6829      	ldr	r1, [r5, #0]
 8009c72:	291d      	cmp	r1, #29
 8009c74:	d82c      	bhi.n	8009cd0 <__sflush_r+0xb8>
 8009c76:	4a2a      	ldr	r2, [pc, #168]	; (8009d20 <__sflush_r+0x108>)
 8009c78:	40ca      	lsrs	r2, r1
 8009c7a:	07d6      	lsls	r6, r2, #31
 8009c7c:	d528      	bpl.n	8009cd0 <__sflush_r+0xb8>
 8009c7e:	2200      	movs	r2, #0
 8009c80:	6062      	str	r2, [r4, #4]
 8009c82:	04d9      	lsls	r1, r3, #19
 8009c84:	6922      	ldr	r2, [r4, #16]
 8009c86:	6022      	str	r2, [r4, #0]
 8009c88:	d504      	bpl.n	8009c94 <__sflush_r+0x7c>
 8009c8a:	1c42      	adds	r2, r0, #1
 8009c8c:	d101      	bne.n	8009c92 <__sflush_r+0x7a>
 8009c8e:	682b      	ldr	r3, [r5, #0]
 8009c90:	b903      	cbnz	r3, 8009c94 <__sflush_r+0x7c>
 8009c92:	6560      	str	r0, [r4, #84]	; 0x54
 8009c94:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8009c96:	602f      	str	r7, [r5, #0]
 8009c98:	2900      	cmp	r1, #0
 8009c9a:	d0ca      	beq.n	8009c32 <__sflush_r+0x1a>
 8009c9c:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8009ca0:	4299      	cmp	r1, r3
 8009ca2:	d002      	beq.n	8009caa <__sflush_r+0x92>
 8009ca4:	4628      	mov	r0, r5
 8009ca6:	f7ff fa3d 	bl	8009124 <_free_r>
 8009caa:	2000      	movs	r0, #0
 8009cac:	6360      	str	r0, [r4, #52]	; 0x34
 8009cae:	e7c1      	b.n	8009c34 <__sflush_r+0x1c>
 8009cb0:	6a21      	ldr	r1, [r4, #32]
 8009cb2:	2301      	movs	r3, #1
 8009cb4:	4628      	mov	r0, r5
 8009cb6:	47b0      	blx	r6
 8009cb8:	1c41      	adds	r1, r0, #1
 8009cba:	d1c7      	bne.n	8009c4c <__sflush_r+0x34>
 8009cbc:	682b      	ldr	r3, [r5, #0]
 8009cbe:	2b00      	cmp	r3, #0
 8009cc0:	d0c4      	beq.n	8009c4c <__sflush_r+0x34>
 8009cc2:	2b1d      	cmp	r3, #29
 8009cc4:	d001      	beq.n	8009cca <__sflush_r+0xb2>
 8009cc6:	2b16      	cmp	r3, #22
 8009cc8:	d101      	bne.n	8009cce <__sflush_r+0xb6>
 8009cca:	602f      	str	r7, [r5, #0]
 8009ccc:	e7b1      	b.n	8009c32 <__sflush_r+0x1a>
 8009cce:	89a3      	ldrh	r3, [r4, #12]
 8009cd0:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8009cd4:	81a3      	strh	r3, [r4, #12]
 8009cd6:	e7ad      	b.n	8009c34 <__sflush_r+0x1c>
 8009cd8:	690f      	ldr	r7, [r1, #16]
 8009cda:	2f00      	cmp	r7, #0
 8009cdc:	d0a9      	beq.n	8009c32 <__sflush_r+0x1a>
 8009cde:	0793      	lsls	r3, r2, #30
 8009ce0:	680e      	ldr	r6, [r1, #0]
 8009ce2:	bf08      	it	eq
 8009ce4:	694b      	ldreq	r3, [r1, #20]
 8009ce6:	600f      	str	r7, [r1, #0]
 8009ce8:	bf18      	it	ne
 8009cea:	2300      	movne	r3, #0
 8009cec:	eba6 0807 	sub.w	r8, r6, r7
 8009cf0:	608b      	str	r3, [r1, #8]
 8009cf2:	f1b8 0f00 	cmp.w	r8, #0
 8009cf6:	dd9c      	ble.n	8009c32 <__sflush_r+0x1a>
 8009cf8:	6a21      	ldr	r1, [r4, #32]
 8009cfa:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8009cfc:	4643      	mov	r3, r8
 8009cfe:	463a      	mov	r2, r7
 8009d00:	4628      	mov	r0, r5
 8009d02:	47b0      	blx	r6
 8009d04:	2800      	cmp	r0, #0
 8009d06:	dc06      	bgt.n	8009d16 <__sflush_r+0xfe>
 8009d08:	89a3      	ldrh	r3, [r4, #12]
 8009d0a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8009d0e:	81a3      	strh	r3, [r4, #12]
 8009d10:	f04f 30ff 	mov.w	r0, #4294967295
 8009d14:	e78e      	b.n	8009c34 <__sflush_r+0x1c>
 8009d16:	4407      	add	r7, r0
 8009d18:	eba8 0800 	sub.w	r8, r8, r0
 8009d1c:	e7e9      	b.n	8009cf2 <__sflush_r+0xda>
 8009d1e:	bf00      	nop
 8009d20:	20400001 	.word	0x20400001

08009d24 <_fflush_r>:
 8009d24:	b538      	push	{r3, r4, r5, lr}
 8009d26:	690b      	ldr	r3, [r1, #16]
 8009d28:	4605      	mov	r5, r0
 8009d2a:	460c      	mov	r4, r1
 8009d2c:	b913      	cbnz	r3, 8009d34 <_fflush_r+0x10>
 8009d2e:	2500      	movs	r5, #0
 8009d30:	4628      	mov	r0, r5
 8009d32:	bd38      	pop	{r3, r4, r5, pc}
 8009d34:	b118      	cbz	r0, 8009d3e <_fflush_r+0x1a>
 8009d36:	6983      	ldr	r3, [r0, #24]
 8009d38:	b90b      	cbnz	r3, 8009d3e <_fflush_r+0x1a>
 8009d3a:	f000 f887 	bl	8009e4c <__sinit>
 8009d3e:	4b14      	ldr	r3, [pc, #80]	; (8009d90 <_fflush_r+0x6c>)
 8009d40:	429c      	cmp	r4, r3
 8009d42:	d11b      	bne.n	8009d7c <_fflush_r+0x58>
 8009d44:	686c      	ldr	r4, [r5, #4]
 8009d46:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009d4a:	2b00      	cmp	r3, #0
 8009d4c:	d0ef      	beq.n	8009d2e <_fflush_r+0xa>
 8009d4e:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8009d50:	07d0      	lsls	r0, r2, #31
 8009d52:	d404      	bmi.n	8009d5e <_fflush_r+0x3a>
 8009d54:	0599      	lsls	r1, r3, #22
 8009d56:	d402      	bmi.n	8009d5e <_fflush_r+0x3a>
 8009d58:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8009d5a:	f000 f915 	bl	8009f88 <__retarget_lock_acquire_recursive>
 8009d5e:	4628      	mov	r0, r5
 8009d60:	4621      	mov	r1, r4
 8009d62:	f7ff ff59 	bl	8009c18 <__sflush_r>
 8009d66:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8009d68:	07da      	lsls	r2, r3, #31
 8009d6a:	4605      	mov	r5, r0
 8009d6c:	d4e0      	bmi.n	8009d30 <_fflush_r+0xc>
 8009d6e:	89a3      	ldrh	r3, [r4, #12]
 8009d70:	059b      	lsls	r3, r3, #22
 8009d72:	d4dd      	bmi.n	8009d30 <_fflush_r+0xc>
 8009d74:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8009d76:	f000 f908 	bl	8009f8a <__retarget_lock_release_recursive>
 8009d7a:	e7d9      	b.n	8009d30 <_fflush_r+0xc>
 8009d7c:	4b05      	ldr	r3, [pc, #20]	; (8009d94 <_fflush_r+0x70>)
 8009d7e:	429c      	cmp	r4, r3
 8009d80:	d101      	bne.n	8009d86 <_fflush_r+0x62>
 8009d82:	68ac      	ldr	r4, [r5, #8]
 8009d84:	e7df      	b.n	8009d46 <_fflush_r+0x22>
 8009d86:	4b04      	ldr	r3, [pc, #16]	; (8009d98 <_fflush_r+0x74>)
 8009d88:	429c      	cmp	r4, r3
 8009d8a:	bf08      	it	eq
 8009d8c:	68ec      	ldreq	r4, [r5, #12]
 8009d8e:	e7da      	b.n	8009d46 <_fflush_r+0x22>
 8009d90:	0800a41c 	.word	0x0800a41c
 8009d94:	0800a43c 	.word	0x0800a43c
 8009d98:	0800a3fc 	.word	0x0800a3fc

08009d9c <std>:
 8009d9c:	2300      	movs	r3, #0
 8009d9e:	b510      	push	{r4, lr}
 8009da0:	4604      	mov	r4, r0
 8009da2:	e9c0 3300 	strd	r3, r3, [r0]
 8009da6:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8009daa:	6083      	str	r3, [r0, #8]
 8009dac:	8181      	strh	r1, [r0, #12]
 8009dae:	6643      	str	r3, [r0, #100]	; 0x64
 8009db0:	81c2      	strh	r2, [r0, #14]
 8009db2:	6183      	str	r3, [r0, #24]
 8009db4:	4619      	mov	r1, r3
 8009db6:	2208      	movs	r2, #8
 8009db8:	305c      	adds	r0, #92	; 0x5c
 8009dba:	f7ff f9ab 	bl	8009114 <memset>
 8009dbe:	4b05      	ldr	r3, [pc, #20]	; (8009dd4 <std+0x38>)
 8009dc0:	6263      	str	r3, [r4, #36]	; 0x24
 8009dc2:	4b05      	ldr	r3, [pc, #20]	; (8009dd8 <std+0x3c>)
 8009dc4:	62a3      	str	r3, [r4, #40]	; 0x28
 8009dc6:	4b05      	ldr	r3, [pc, #20]	; (8009ddc <std+0x40>)
 8009dc8:	62e3      	str	r3, [r4, #44]	; 0x2c
 8009dca:	4b05      	ldr	r3, [pc, #20]	; (8009de0 <std+0x44>)
 8009dcc:	6224      	str	r4, [r4, #32]
 8009dce:	6323      	str	r3, [r4, #48]	; 0x30
 8009dd0:	bd10      	pop	{r4, pc}
 8009dd2:	bf00      	nop
 8009dd4:	0800a0e1 	.word	0x0800a0e1
 8009dd8:	0800a103 	.word	0x0800a103
 8009ddc:	0800a13b 	.word	0x0800a13b
 8009de0:	0800a15f 	.word	0x0800a15f

08009de4 <_cleanup_r>:
 8009de4:	4901      	ldr	r1, [pc, #4]	; (8009dec <_cleanup_r+0x8>)
 8009de6:	f000 b8af 	b.w	8009f48 <_fwalk_reent>
 8009dea:	bf00      	nop
 8009dec:	08009d25 	.word	0x08009d25

08009df0 <__sfmoreglue>:
 8009df0:	b570      	push	{r4, r5, r6, lr}
 8009df2:	2268      	movs	r2, #104	; 0x68
 8009df4:	1e4d      	subs	r5, r1, #1
 8009df6:	4355      	muls	r5, r2
 8009df8:	460e      	mov	r6, r1
 8009dfa:	f105 0174 	add.w	r1, r5, #116	; 0x74
 8009dfe:	f7ff f9fd 	bl	80091fc <_malloc_r>
 8009e02:	4604      	mov	r4, r0
 8009e04:	b140      	cbz	r0, 8009e18 <__sfmoreglue+0x28>
 8009e06:	2100      	movs	r1, #0
 8009e08:	e9c0 1600 	strd	r1, r6, [r0]
 8009e0c:	300c      	adds	r0, #12
 8009e0e:	60a0      	str	r0, [r4, #8]
 8009e10:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8009e14:	f7ff f97e 	bl	8009114 <memset>
 8009e18:	4620      	mov	r0, r4
 8009e1a:	bd70      	pop	{r4, r5, r6, pc}

08009e1c <__sfp_lock_acquire>:
 8009e1c:	4801      	ldr	r0, [pc, #4]	; (8009e24 <__sfp_lock_acquire+0x8>)
 8009e1e:	f000 b8b3 	b.w	8009f88 <__retarget_lock_acquire_recursive>
 8009e22:	bf00      	nop
 8009e24:	20002c19 	.word	0x20002c19

08009e28 <__sfp_lock_release>:
 8009e28:	4801      	ldr	r0, [pc, #4]	; (8009e30 <__sfp_lock_release+0x8>)
 8009e2a:	f000 b8ae 	b.w	8009f8a <__retarget_lock_release_recursive>
 8009e2e:	bf00      	nop
 8009e30:	20002c19 	.word	0x20002c19

08009e34 <__sinit_lock_acquire>:
 8009e34:	4801      	ldr	r0, [pc, #4]	; (8009e3c <__sinit_lock_acquire+0x8>)
 8009e36:	f000 b8a7 	b.w	8009f88 <__retarget_lock_acquire_recursive>
 8009e3a:	bf00      	nop
 8009e3c:	20002c1a 	.word	0x20002c1a

08009e40 <__sinit_lock_release>:
 8009e40:	4801      	ldr	r0, [pc, #4]	; (8009e48 <__sinit_lock_release+0x8>)
 8009e42:	f000 b8a2 	b.w	8009f8a <__retarget_lock_release_recursive>
 8009e46:	bf00      	nop
 8009e48:	20002c1a 	.word	0x20002c1a

08009e4c <__sinit>:
 8009e4c:	b510      	push	{r4, lr}
 8009e4e:	4604      	mov	r4, r0
 8009e50:	f7ff fff0 	bl	8009e34 <__sinit_lock_acquire>
 8009e54:	69a3      	ldr	r3, [r4, #24]
 8009e56:	b11b      	cbz	r3, 8009e60 <__sinit+0x14>
 8009e58:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8009e5c:	f7ff bff0 	b.w	8009e40 <__sinit_lock_release>
 8009e60:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 8009e64:	6523      	str	r3, [r4, #80]	; 0x50
 8009e66:	4b13      	ldr	r3, [pc, #76]	; (8009eb4 <__sinit+0x68>)
 8009e68:	4a13      	ldr	r2, [pc, #76]	; (8009eb8 <__sinit+0x6c>)
 8009e6a:	681b      	ldr	r3, [r3, #0]
 8009e6c:	62a2      	str	r2, [r4, #40]	; 0x28
 8009e6e:	42a3      	cmp	r3, r4
 8009e70:	bf04      	itt	eq
 8009e72:	2301      	moveq	r3, #1
 8009e74:	61a3      	streq	r3, [r4, #24]
 8009e76:	4620      	mov	r0, r4
 8009e78:	f000 f820 	bl	8009ebc <__sfp>
 8009e7c:	6060      	str	r0, [r4, #4]
 8009e7e:	4620      	mov	r0, r4
 8009e80:	f000 f81c 	bl	8009ebc <__sfp>
 8009e84:	60a0      	str	r0, [r4, #8]
 8009e86:	4620      	mov	r0, r4
 8009e88:	f000 f818 	bl	8009ebc <__sfp>
 8009e8c:	2200      	movs	r2, #0
 8009e8e:	60e0      	str	r0, [r4, #12]
 8009e90:	2104      	movs	r1, #4
 8009e92:	6860      	ldr	r0, [r4, #4]
 8009e94:	f7ff ff82 	bl	8009d9c <std>
 8009e98:	68a0      	ldr	r0, [r4, #8]
 8009e9a:	2201      	movs	r2, #1
 8009e9c:	2109      	movs	r1, #9
 8009e9e:	f7ff ff7d 	bl	8009d9c <std>
 8009ea2:	68e0      	ldr	r0, [r4, #12]
 8009ea4:	2202      	movs	r2, #2
 8009ea6:	2112      	movs	r1, #18
 8009ea8:	f7ff ff78 	bl	8009d9c <std>
 8009eac:	2301      	movs	r3, #1
 8009eae:	61a3      	str	r3, [r4, #24]
 8009eb0:	e7d2      	b.n	8009e58 <__sinit+0xc>
 8009eb2:	bf00      	nop
 8009eb4:	0800a314 	.word	0x0800a314
 8009eb8:	08009de5 	.word	0x08009de5

08009ebc <__sfp>:
 8009ebc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009ebe:	4607      	mov	r7, r0
 8009ec0:	f7ff ffac 	bl	8009e1c <__sfp_lock_acquire>
 8009ec4:	4b1e      	ldr	r3, [pc, #120]	; (8009f40 <__sfp+0x84>)
 8009ec6:	681e      	ldr	r6, [r3, #0]
 8009ec8:	69b3      	ldr	r3, [r6, #24]
 8009eca:	b913      	cbnz	r3, 8009ed2 <__sfp+0x16>
 8009ecc:	4630      	mov	r0, r6
 8009ece:	f7ff ffbd 	bl	8009e4c <__sinit>
 8009ed2:	3648      	adds	r6, #72	; 0x48
 8009ed4:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8009ed8:	3b01      	subs	r3, #1
 8009eda:	d503      	bpl.n	8009ee4 <__sfp+0x28>
 8009edc:	6833      	ldr	r3, [r6, #0]
 8009ede:	b30b      	cbz	r3, 8009f24 <__sfp+0x68>
 8009ee0:	6836      	ldr	r6, [r6, #0]
 8009ee2:	e7f7      	b.n	8009ed4 <__sfp+0x18>
 8009ee4:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8009ee8:	b9d5      	cbnz	r5, 8009f20 <__sfp+0x64>
 8009eea:	4b16      	ldr	r3, [pc, #88]	; (8009f44 <__sfp+0x88>)
 8009eec:	60e3      	str	r3, [r4, #12]
 8009eee:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8009ef2:	6665      	str	r5, [r4, #100]	; 0x64
 8009ef4:	f000 f847 	bl	8009f86 <__retarget_lock_init_recursive>
 8009ef8:	f7ff ff96 	bl	8009e28 <__sfp_lock_release>
 8009efc:	e9c4 5501 	strd	r5, r5, [r4, #4]
 8009f00:	e9c4 5504 	strd	r5, r5, [r4, #16]
 8009f04:	6025      	str	r5, [r4, #0]
 8009f06:	61a5      	str	r5, [r4, #24]
 8009f08:	2208      	movs	r2, #8
 8009f0a:	4629      	mov	r1, r5
 8009f0c:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8009f10:	f7ff f900 	bl	8009114 <memset>
 8009f14:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8009f18:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8009f1c:	4620      	mov	r0, r4
 8009f1e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8009f20:	3468      	adds	r4, #104	; 0x68
 8009f22:	e7d9      	b.n	8009ed8 <__sfp+0x1c>
 8009f24:	2104      	movs	r1, #4
 8009f26:	4638      	mov	r0, r7
 8009f28:	f7ff ff62 	bl	8009df0 <__sfmoreglue>
 8009f2c:	4604      	mov	r4, r0
 8009f2e:	6030      	str	r0, [r6, #0]
 8009f30:	2800      	cmp	r0, #0
 8009f32:	d1d5      	bne.n	8009ee0 <__sfp+0x24>
 8009f34:	f7ff ff78 	bl	8009e28 <__sfp_lock_release>
 8009f38:	230c      	movs	r3, #12
 8009f3a:	603b      	str	r3, [r7, #0]
 8009f3c:	e7ee      	b.n	8009f1c <__sfp+0x60>
 8009f3e:	bf00      	nop
 8009f40:	0800a314 	.word	0x0800a314
 8009f44:	ffff0001 	.word	0xffff0001

08009f48 <_fwalk_reent>:
 8009f48:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8009f4c:	4606      	mov	r6, r0
 8009f4e:	4688      	mov	r8, r1
 8009f50:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8009f54:	2700      	movs	r7, #0
 8009f56:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8009f5a:	f1b9 0901 	subs.w	r9, r9, #1
 8009f5e:	d505      	bpl.n	8009f6c <_fwalk_reent+0x24>
 8009f60:	6824      	ldr	r4, [r4, #0]
 8009f62:	2c00      	cmp	r4, #0
 8009f64:	d1f7      	bne.n	8009f56 <_fwalk_reent+0xe>
 8009f66:	4638      	mov	r0, r7
 8009f68:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8009f6c:	89ab      	ldrh	r3, [r5, #12]
 8009f6e:	2b01      	cmp	r3, #1
 8009f70:	d907      	bls.n	8009f82 <_fwalk_reent+0x3a>
 8009f72:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8009f76:	3301      	adds	r3, #1
 8009f78:	d003      	beq.n	8009f82 <_fwalk_reent+0x3a>
 8009f7a:	4629      	mov	r1, r5
 8009f7c:	4630      	mov	r0, r6
 8009f7e:	47c0      	blx	r8
 8009f80:	4307      	orrs	r7, r0
 8009f82:	3568      	adds	r5, #104	; 0x68
 8009f84:	e7e9      	b.n	8009f5a <_fwalk_reent+0x12>

08009f86 <__retarget_lock_init_recursive>:
 8009f86:	4770      	bx	lr

08009f88 <__retarget_lock_acquire_recursive>:
 8009f88:	4770      	bx	lr

08009f8a <__retarget_lock_release_recursive>:
 8009f8a:	4770      	bx	lr

08009f8c <__swhatbuf_r>:
 8009f8c:	b570      	push	{r4, r5, r6, lr}
 8009f8e:	460e      	mov	r6, r1
 8009f90:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009f94:	2900      	cmp	r1, #0
 8009f96:	b096      	sub	sp, #88	; 0x58
 8009f98:	4614      	mov	r4, r2
 8009f9a:	461d      	mov	r5, r3
 8009f9c:	da08      	bge.n	8009fb0 <__swhatbuf_r+0x24>
 8009f9e:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 8009fa2:	2200      	movs	r2, #0
 8009fa4:	602a      	str	r2, [r5, #0]
 8009fa6:	061a      	lsls	r2, r3, #24
 8009fa8:	d410      	bmi.n	8009fcc <__swhatbuf_r+0x40>
 8009faa:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8009fae:	e00e      	b.n	8009fce <__swhatbuf_r+0x42>
 8009fb0:	466a      	mov	r2, sp
 8009fb2:	f000 f8fb 	bl	800a1ac <_fstat_r>
 8009fb6:	2800      	cmp	r0, #0
 8009fb8:	dbf1      	blt.n	8009f9e <__swhatbuf_r+0x12>
 8009fba:	9a01      	ldr	r2, [sp, #4]
 8009fbc:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8009fc0:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 8009fc4:	425a      	negs	r2, r3
 8009fc6:	415a      	adcs	r2, r3
 8009fc8:	602a      	str	r2, [r5, #0]
 8009fca:	e7ee      	b.n	8009faa <__swhatbuf_r+0x1e>
 8009fcc:	2340      	movs	r3, #64	; 0x40
 8009fce:	2000      	movs	r0, #0
 8009fd0:	6023      	str	r3, [r4, #0]
 8009fd2:	b016      	add	sp, #88	; 0x58
 8009fd4:	bd70      	pop	{r4, r5, r6, pc}
	...

08009fd8 <__smakebuf_r>:
 8009fd8:	898b      	ldrh	r3, [r1, #12]
 8009fda:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8009fdc:	079d      	lsls	r5, r3, #30
 8009fde:	4606      	mov	r6, r0
 8009fe0:	460c      	mov	r4, r1
 8009fe2:	d507      	bpl.n	8009ff4 <__smakebuf_r+0x1c>
 8009fe4:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8009fe8:	6023      	str	r3, [r4, #0]
 8009fea:	6123      	str	r3, [r4, #16]
 8009fec:	2301      	movs	r3, #1
 8009fee:	6163      	str	r3, [r4, #20]
 8009ff0:	b002      	add	sp, #8
 8009ff2:	bd70      	pop	{r4, r5, r6, pc}
 8009ff4:	ab01      	add	r3, sp, #4
 8009ff6:	466a      	mov	r2, sp
 8009ff8:	f7ff ffc8 	bl	8009f8c <__swhatbuf_r>
 8009ffc:	9900      	ldr	r1, [sp, #0]
 8009ffe:	4605      	mov	r5, r0
 800a000:	4630      	mov	r0, r6
 800a002:	f7ff f8fb 	bl	80091fc <_malloc_r>
 800a006:	b948      	cbnz	r0, 800a01c <__smakebuf_r+0x44>
 800a008:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a00c:	059a      	lsls	r2, r3, #22
 800a00e:	d4ef      	bmi.n	8009ff0 <__smakebuf_r+0x18>
 800a010:	f023 0303 	bic.w	r3, r3, #3
 800a014:	f043 0302 	orr.w	r3, r3, #2
 800a018:	81a3      	strh	r3, [r4, #12]
 800a01a:	e7e3      	b.n	8009fe4 <__smakebuf_r+0xc>
 800a01c:	4b0d      	ldr	r3, [pc, #52]	; (800a054 <__smakebuf_r+0x7c>)
 800a01e:	62b3      	str	r3, [r6, #40]	; 0x28
 800a020:	89a3      	ldrh	r3, [r4, #12]
 800a022:	6020      	str	r0, [r4, #0]
 800a024:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800a028:	81a3      	strh	r3, [r4, #12]
 800a02a:	9b00      	ldr	r3, [sp, #0]
 800a02c:	6163      	str	r3, [r4, #20]
 800a02e:	9b01      	ldr	r3, [sp, #4]
 800a030:	6120      	str	r0, [r4, #16]
 800a032:	b15b      	cbz	r3, 800a04c <__smakebuf_r+0x74>
 800a034:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800a038:	4630      	mov	r0, r6
 800a03a:	f000 f8c9 	bl	800a1d0 <_isatty_r>
 800a03e:	b128      	cbz	r0, 800a04c <__smakebuf_r+0x74>
 800a040:	89a3      	ldrh	r3, [r4, #12]
 800a042:	f023 0303 	bic.w	r3, r3, #3
 800a046:	f043 0301 	orr.w	r3, r3, #1
 800a04a:	81a3      	strh	r3, [r4, #12]
 800a04c:	89a0      	ldrh	r0, [r4, #12]
 800a04e:	4305      	orrs	r5, r0
 800a050:	81a5      	strh	r5, [r4, #12]
 800a052:	e7cd      	b.n	8009ff0 <__smakebuf_r+0x18>
 800a054:	08009de5 	.word	0x08009de5

0800a058 <_raise_r>:
 800a058:	291f      	cmp	r1, #31
 800a05a:	b538      	push	{r3, r4, r5, lr}
 800a05c:	4604      	mov	r4, r0
 800a05e:	460d      	mov	r5, r1
 800a060:	d904      	bls.n	800a06c <_raise_r+0x14>
 800a062:	2316      	movs	r3, #22
 800a064:	6003      	str	r3, [r0, #0]
 800a066:	f04f 30ff 	mov.w	r0, #4294967295
 800a06a:	bd38      	pop	{r3, r4, r5, pc}
 800a06c:	6c42      	ldr	r2, [r0, #68]	; 0x44
 800a06e:	b112      	cbz	r2, 800a076 <_raise_r+0x1e>
 800a070:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800a074:	b94b      	cbnz	r3, 800a08a <_raise_r+0x32>
 800a076:	4620      	mov	r0, r4
 800a078:	f000 f830 	bl	800a0dc <_getpid_r>
 800a07c:	462a      	mov	r2, r5
 800a07e:	4601      	mov	r1, r0
 800a080:	4620      	mov	r0, r4
 800a082:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800a086:	f000 b817 	b.w	800a0b8 <_kill_r>
 800a08a:	2b01      	cmp	r3, #1
 800a08c:	d00a      	beq.n	800a0a4 <_raise_r+0x4c>
 800a08e:	1c59      	adds	r1, r3, #1
 800a090:	d103      	bne.n	800a09a <_raise_r+0x42>
 800a092:	2316      	movs	r3, #22
 800a094:	6003      	str	r3, [r0, #0]
 800a096:	2001      	movs	r0, #1
 800a098:	e7e7      	b.n	800a06a <_raise_r+0x12>
 800a09a:	2400      	movs	r4, #0
 800a09c:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 800a0a0:	4628      	mov	r0, r5
 800a0a2:	4798      	blx	r3
 800a0a4:	2000      	movs	r0, #0
 800a0a6:	e7e0      	b.n	800a06a <_raise_r+0x12>

0800a0a8 <raise>:
 800a0a8:	4b02      	ldr	r3, [pc, #8]	; (800a0b4 <raise+0xc>)
 800a0aa:	4601      	mov	r1, r0
 800a0ac:	6818      	ldr	r0, [r3, #0]
 800a0ae:	f7ff bfd3 	b.w	800a058 <_raise_r>
 800a0b2:	bf00      	nop
 800a0b4:	2000001c 	.word	0x2000001c

0800a0b8 <_kill_r>:
 800a0b8:	b538      	push	{r3, r4, r5, lr}
 800a0ba:	4d07      	ldr	r5, [pc, #28]	; (800a0d8 <_kill_r+0x20>)
 800a0bc:	2300      	movs	r3, #0
 800a0be:	4604      	mov	r4, r0
 800a0c0:	4608      	mov	r0, r1
 800a0c2:	4611      	mov	r1, r2
 800a0c4:	602b      	str	r3, [r5, #0]
 800a0c6:	f7fe feeb 	bl	8008ea0 <_kill>
 800a0ca:	1c43      	adds	r3, r0, #1
 800a0cc:	d102      	bne.n	800a0d4 <_kill_r+0x1c>
 800a0ce:	682b      	ldr	r3, [r5, #0]
 800a0d0:	b103      	cbz	r3, 800a0d4 <_kill_r+0x1c>
 800a0d2:	6023      	str	r3, [r4, #0]
 800a0d4:	bd38      	pop	{r3, r4, r5, pc}
 800a0d6:	bf00      	nop
 800a0d8:	20002c14 	.word	0x20002c14

0800a0dc <_getpid_r>:
 800a0dc:	f7fe bed8 	b.w	8008e90 <_getpid>

0800a0e0 <__sread>:
 800a0e0:	b510      	push	{r4, lr}
 800a0e2:	460c      	mov	r4, r1
 800a0e4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a0e8:	f000 f894 	bl	800a214 <_read_r>
 800a0ec:	2800      	cmp	r0, #0
 800a0ee:	bfab      	itete	ge
 800a0f0:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800a0f2:	89a3      	ldrhlt	r3, [r4, #12]
 800a0f4:	181b      	addge	r3, r3, r0
 800a0f6:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800a0fa:	bfac      	ite	ge
 800a0fc:	6563      	strge	r3, [r4, #84]	; 0x54
 800a0fe:	81a3      	strhlt	r3, [r4, #12]
 800a100:	bd10      	pop	{r4, pc}

0800a102 <__swrite>:
 800a102:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a106:	461f      	mov	r7, r3
 800a108:	898b      	ldrh	r3, [r1, #12]
 800a10a:	05db      	lsls	r3, r3, #23
 800a10c:	4605      	mov	r5, r0
 800a10e:	460c      	mov	r4, r1
 800a110:	4616      	mov	r6, r2
 800a112:	d505      	bpl.n	800a120 <__swrite+0x1e>
 800a114:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a118:	2302      	movs	r3, #2
 800a11a:	2200      	movs	r2, #0
 800a11c:	f000 f868 	bl	800a1f0 <_lseek_r>
 800a120:	89a3      	ldrh	r3, [r4, #12]
 800a122:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800a126:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800a12a:	81a3      	strh	r3, [r4, #12]
 800a12c:	4632      	mov	r2, r6
 800a12e:	463b      	mov	r3, r7
 800a130:	4628      	mov	r0, r5
 800a132:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800a136:	f000 b817 	b.w	800a168 <_write_r>

0800a13a <__sseek>:
 800a13a:	b510      	push	{r4, lr}
 800a13c:	460c      	mov	r4, r1
 800a13e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a142:	f000 f855 	bl	800a1f0 <_lseek_r>
 800a146:	1c43      	adds	r3, r0, #1
 800a148:	89a3      	ldrh	r3, [r4, #12]
 800a14a:	bf15      	itete	ne
 800a14c:	6560      	strne	r0, [r4, #84]	; 0x54
 800a14e:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800a152:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800a156:	81a3      	strheq	r3, [r4, #12]
 800a158:	bf18      	it	ne
 800a15a:	81a3      	strhne	r3, [r4, #12]
 800a15c:	bd10      	pop	{r4, pc}

0800a15e <__sclose>:
 800a15e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a162:	f000 b813 	b.w	800a18c <_close_r>
	...

0800a168 <_write_r>:
 800a168:	b538      	push	{r3, r4, r5, lr}
 800a16a:	4d07      	ldr	r5, [pc, #28]	; (800a188 <_write_r+0x20>)
 800a16c:	4604      	mov	r4, r0
 800a16e:	4608      	mov	r0, r1
 800a170:	4611      	mov	r1, r2
 800a172:	2200      	movs	r2, #0
 800a174:	602a      	str	r2, [r5, #0]
 800a176:	461a      	mov	r2, r3
 800a178:	f7fe fec9 	bl	8008f0e <_write>
 800a17c:	1c43      	adds	r3, r0, #1
 800a17e:	d102      	bne.n	800a186 <_write_r+0x1e>
 800a180:	682b      	ldr	r3, [r5, #0]
 800a182:	b103      	cbz	r3, 800a186 <_write_r+0x1e>
 800a184:	6023      	str	r3, [r4, #0]
 800a186:	bd38      	pop	{r3, r4, r5, pc}
 800a188:	20002c14 	.word	0x20002c14

0800a18c <_close_r>:
 800a18c:	b538      	push	{r3, r4, r5, lr}
 800a18e:	4d06      	ldr	r5, [pc, #24]	; (800a1a8 <_close_r+0x1c>)
 800a190:	2300      	movs	r3, #0
 800a192:	4604      	mov	r4, r0
 800a194:	4608      	mov	r0, r1
 800a196:	602b      	str	r3, [r5, #0]
 800a198:	f7fe fed5 	bl	8008f46 <_close>
 800a19c:	1c43      	adds	r3, r0, #1
 800a19e:	d102      	bne.n	800a1a6 <_close_r+0x1a>
 800a1a0:	682b      	ldr	r3, [r5, #0]
 800a1a2:	b103      	cbz	r3, 800a1a6 <_close_r+0x1a>
 800a1a4:	6023      	str	r3, [r4, #0]
 800a1a6:	bd38      	pop	{r3, r4, r5, pc}
 800a1a8:	20002c14 	.word	0x20002c14

0800a1ac <_fstat_r>:
 800a1ac:	b538      	push	{r3, r4, r5, lr}
 800a1ae:	4d07      	ldr	r5, [pc, #28]	; (800a1cc <_fstat_r+0x20>)
 800a1b0:	2300      	movs	r3, #0
 800a1b2:	4604      	mov	r4, r0
 800a1b4:	4608      	mov	r0, r1
 800a1b6:	4611      	mov	r1, r2
 800a1b8:	602b      	str	r3, [r5, #0]
 800a1ba:	f7fe fed0 	bl	8008f5e <_fstat>
 800a1be:	1c43      	adds	r3, r0, #1
 800a1c0:	d102      	bne.n	800a1c8 <_fstat_r+0x1c>
 800a1c2:	682b      	ldr	r3, [r5, #0]
 800a1c4:	b103      	cbz	r3, 800a1c8 <_fstat_r+0x1c>
 800a1c6:	6023      	str	r3, [r4, #0]
 800a1c8:	bd38      	pop	{r3, r4, r5, pc}
 800a1ca:	bf00      	nop
 800a1cc:	20002c14 	.word	0x20002c14

0800a1d0 <_isatty_r>:
 800a1d0:	b538      	push	{r3, r4, r5, lr}
 800a1d2:	4d06      	ldr	r5, [pc, #24]	; (800a1ec <_isatty_r+0x1c>)
 800a1d4:	2300      	movs	r3, #0
 800a1d6:	4604      	mov	r4, r0
 800a1d8:	4608      	mov	r0, r1
 800a1da:	602b      	str	r3, [r5, #0]
 800a1dc:	f7fe fecf 	bl	8008f7e <_isatty>
 800a1e0:	1c43      	adds	r3, r0, #1
 800a1e2:	d102      	bne.n	800a1ea <_isatty_r+0x1a>
 800a1e4:	682b      	ldr	r3, [r5, #0]
 800a1e6:	b103      	cbz	r3, 800a1ea <_isatty_r+0x1a>
 800a1e8:	6023      	str	r3, [r4, #0]
 800a1ea:	bd38      	pop	{r3, r4, r5, pc}
 800a1ec:	20002c14 	.word	0x20002c14

0800a1f0 <_lseek_r>:
 800a1f0:	b538      	push	{r3, r4, r5, lr}
 800a1f2:	4d07      	ldr	r5, [pc, #28]	; (800a210 <_lseek_r+0x20>)
 800a1f4:	4604      	mov	r4, r0
 800a1f6:	4608      	mov	r0, r1
 800a1f8:	4611      	mov	r1, r2
 800a1fa:	2200      	movs	r2, #0
 800a1fc:	602a      	str	r2, [r5, #0]
 800a1fe:	461a      	mov	r2, r3
 800a200:	f7fe fec8 	bl	8008f94 <_lseek>
 800a204:	1c43      	adds	r3, r0, #1
 800a206:	d102      	bne.n	800a20e <_lseek_r+0x1e>
 800a208:	682b      	ldr	r3, [r5, #0]
 800a20a:	b103      	cbz	r3, 800a20e <_lseek_r+0x1e>
 800a20c:	6023      	str	r3, [r4, #0]
 800a20e:	bd38      	pop	{r3, r4, r5, pc}
 800a210:	20002c14 	.word	0x20002c14

0800a214 <_read_r>:
 800a214:	b538      	push	{r3, r4, r5, lr}
 800a216:	4d07      	ldr	r5, [pc, #28]	; (800a234 <_read_r+0x20>)
 800a218:	4604      	mov	r4, r0
 800a21a:	4608      	mov	r0, r1
 800a21c:	4611      	mov	r1, r2
 800a21e:	2200      	movs	r2, #0
 800a220:	602a      	str	r2, [r5, #0]
 800a222:	461a      	mov	r2, r3
 800a224:	f7fe fe56 	bl	8008ed4 <_read>
 800a228:	1c43      	adds	r3, r0, #1
 800a22a:	d102      	bne.n	800a232 <_read_r+0x1e>
 800a22c:	682b      	ldr	r3, [r5, #0]
 800a22e:	b103      	cbz	r3, 800a232 <_read_r+0x1e>
 800a230:	6023      	str	r3, [r4, #0]
 800a232:	bd38      	pop	{r3, r4, r5, pc}
 800a234:	20002c14 	.word	0x20002c14

0800a238 <_gettimeofday>:
 800a238:	4b02      	ldr	r3, [pc, #8]	; (800a244 <_gettimeofday+0xc>)
 800a23a:	2258      	movs	r2, #88	; 0x58
 800a23c:	601a      	str	r2, [r3, #0]
 800a23e:	f04f 30ff 	mov.w	r0, #4294967295
 800a242:	4770      	bx	lr
 800a244:	20002c14 	.word	0x20002c14

0800a248 <_init>:
 800a248:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a24a:	bf00      	nop
 800a24c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a24e:	bc08      	pop	{r3}
 800a250:	469e      	mov	lr, r3
 800a252:	4770      	bx	lr

0800a254 <_fini>:
 800a254:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a256:	bf00      	nop
 800a258:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a25a:	bc08      	pop	{r3}
 800a25c:	469e      	mov	lr, r3
 800a25e:	4770      	bx	lr
