In this assignment, you have to implement a SimpleRisc processor with a
5-stage pipeline. This assignment has to be implemented in LogiSim

For detail description checkout Assignment3 and Readme pdf 