set tool_name "ModelSim-Altera (VHDL)"
set corner_file_list {
    {{"Slow -3 0.9V 100 Model"} {verilog-alu-qupj_3_900mv_100c_slow.vho verilog-alu-qupj_3_900mv_100c_vhd_slow.sdo}}
    {{"Slow -3 0.9V -40 Model"} {verilog-alu-qupj_3_900mv_-40c_slow.vho verilog-alu-qupj_3_900mv_-40c_vhd_slow.sdo}}
    {{"Fast -M 0.9V -40 Model"} {verilog-alu-qupj_min_900mv_-40c_fast.vho verilog-alu-qupj_min_900mv_-40c_vhd_fast.sdo}}
}
