$date
	Sat Sep 28 08:32:09 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module test_mux_4_1 $end
$var wire 1 ! Y $end
$var reg 1 " I0 $end
$var reg 1 # I1 $end
$var reg 1 $ I2 $end
$var reg 1 % I3 $end
$var reg 1 & S0 $end
$var reg 1 ' S1 $end
$scope module mux $end
$var wire 1 ( I0 $end
$var wire 1 ) I1 $end
$var wire 1 * I2 $end
$var wire 1 + I3 $end
$var wire 1 , S0 $end
$var wire 1 - S1 $end
$var wire 1 ! Y $end
$var wire 1 . and0 $end
$var wire 1 / and1 $end
$var wire 1 0 and2 $end
$var wire 1 1 and3 $end
$var wire 1 2 notS0 $end
$var wire 1 3 notS1 $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
13
12
01
00
0/
1.
0-
0,
1+
0*
0)
1(
0'
0&
1%
0$
0#
1"
1!
$end
#10
0!
0.
02
1&
1,
#20
03
12
1'
1-
0&
0,
#30
1!
02
11
1&
1,
#40
