<profile>

<section name = "Vitis HLS Report for 'write_result'" level="0">
<item name = "Date">Mon Nov 25 16:13:56 2024
</item>
<item name = "Version">2024.1 (Build 5069499 on May 21 2024)</item>
<item name = "Project">vadd</item>
<item name = "Solution">hls (Vitis Kernel Flow Target)</item>
<item name = "Product family">zynquplus</item>
<item name = "Target device">xczu9eg-ffvb1156-2-e</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">6.67 ns, 4.867 ns, 1.80 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">4170, 4170, 27.801 us, 27.801 us, 4170, 4170, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
<column name="grp_write_result_Pipeline_mem_wr_fu_73">write_result_Pipeline_mem_wr, 4099, 4099, 27.328 us, 27.328 us, 4097, 4097, loop auto-rewind stp(delay=0 clock cycles(s))</column>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 82, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, 68, 145, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, 0, 577, -</column>
<column name="Register">-, -, 199, -, -</column>
<specialColumn name="Available">1824, 2520, 548160, 274080, 0</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="grp_write_result_Pipeline_mem_wr_fu_73">write_result_Pipeline_mem_wr, 0, 0, 68, 145, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="ap_ext_blocking_cur_n">and, 0, 0, 2, 1, 1</column>
<column name="ap_ext_blocking_n">and, 0, 0, 2, 1, 1</column>
<column name="ap_int_blocking_cur_n">and, 0, 0, 2, 1, 1</column>
<column name="ap_int_blocking_n">and, 0, 0, 2, 1, 1</column>
<column name="ap_str_blocking_n">and, 0, 0, 2, 1, 2</column>
<column name="icmp_ln89_fu_83_p2">icmp, 0, 0, 39, 32, 1</column>
<column name="ap_block_state1">or, 0, 0, 2, 1, 1</column>
<column name="empty_fu_103_p3">select, 0, 0, 31, 1, 31</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">377, 73, 1, 73</column>
<column name="ap_done">9, 2, 1, 2</column>
<column name="gmem0_blk_n_AW">9, 2, 1, 2</column>
<column name="gmem0_blk_n_B">9, 2, 1, 2</column>
<column name="m_axi_gmem0_AWADDR">14, 3, 64, 192</column>
<column name="m_axi_gmem0_AWBURST">9, 2, 2, 4</column>
<column name="m_axi_gmem0_AWCACHE">9, 2, 4, 8</column>
<column name="m_axi_gmem0_AWID">9, 2, 1, 2</column>
<column name="m_axi_gmem0_AWLEN">14, 3, 32, 96</column>
<column name="m_axi_gmem0_AWLOCK">9, 2, 2, 4</column>
<column name="m_axi_gmem0_AWPROT">9, 2, 3, 6</column>
<column name="m_axi_gmem0_AWQOS">9, 2, 4, 8</column>
<column name="m_axi_gmem0_AWREGION">9, 2, 4, 8</column>
<column name="m_axi_gmem0_AWSIZE">9, 2, 3, 6</column>
<column name="m_axi_gmem0_AWUSER">9, 2, 1, 2</column>
<column name="m_axi_gmem0_AWVALID">14, 3, 1, 3</column>
<column name="m_axi_gmem0_BREADY">14, 3, 1, 3</column>
<column name="m_axi_gmem0_WVALID">9, 2, 1, 2</column>
<column name="outStream_read">9, 2, 1, 2</column>
<column name="out_r_blk_n">9, 2, 1, 2</column>
<column name="size_blk_n">9, 2, 1, 2</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">72, 0, 72, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="empty_reg_136">31, 0, 31, 0</column>
<column name="grp_write_result_Pipeline_mem_wr_fu_73_ap_start_reg">1, 0, 1, 0</column>
<column name="size_read_reg_125">32, 0, 32, 0</column>
<column name="trunc_ln89_1_reg_130">62, 0, 62, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, write_result, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, write_result, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, write_result, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, write_result, return value</column>
<column name="ap_continue">in, 1, ap_ctrl_hs, write_result, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, write_result, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, write_result, return value</column>
<column name="ap_ext_blocking_n">out, 1, ap_ctrl_hs, write_result, return value</column>
<column name="ap_str_blocking_n">out, 1, ap_ctrl_hs, write_result, return value</column>
<column name="ap_int_blocking_n">out, 1, ap_ctrl_hs, write_result, return value</column>
<column name="m_axi_gmem0_AWVALID">out, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_AWREADY">in, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_AWADDR">out, 64, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_AWID">out, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_AWLEN">out, 32, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_AWSIZE">out, 3, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_AWBURST">out, 2, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_AWLOCK">out, 2, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_AWCACHE">out, 4, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_AWPROT">out, 3, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_AWQOS">out, 4, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_AWREGION">out, 4, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_AWUSER">out, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_WVALID">out, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_WREADY">in, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_WDATA">out, 32, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_WSTRB">out, 4, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_WLAST">out, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_WID">out, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_WUSER">out, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_ARVALID">out, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_ARREADY">in, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_ARADDR">out, 64, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_ARID">out, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_ARLEN">out, 32, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_ARSIZE">out, 3, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_ARBURST">out, 2, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_ARLOCK">out, 2, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_ARCACHE">out, 4, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_ARPROT">out, 3, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_ARQOS">out, 4, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_ARREGION">out, 4, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_ARUSER">out, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_RVALID">in, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_RREADY">out, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_RDATA">in, 32, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_RLAST">in, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_RID">in, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_RFIFONUM">in, 9, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_RUSER">in, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_RRESP">in, 2, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_BVALID">in, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_BREADY">out, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_BRESP">in, 2, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_BID">in, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_BUSER">in, 1, m_axi, gmem0, pointer</column>
<column name="out_r_dout">in, 64, ap_fifo, out_r, pointer</column>
<column name="out_r_num_data_valid">in, 3, ap_fifo, out_r, pointer</column>
<column name="out_r_fifo_cap">in, 3, ap_fifo, out_r, pointer</column>
<column name="out_r_empty_n">in, 1, ap_fifo, out_r, pointer</column>
<column name="out_r_read">out, 1, ap_fifo, out_r, pointer</column>
<column name="size_dout">in, 32, ap_fifo, size, pointer</column>
<column name="size_num_data_valid">in, 3, ap_fifo, size, pointer</column>
<column name="size_fifo_cap">in, 3, ap_fifo, size, pointer</column>
<column name="size_empty_n">in, 1, ap_fifo, size, pointer</column>
<column name="size_read">out, 1, ap_fifo, size, pointer</column>
<column name="outStream_dout">in, 32, ap_fifo, outStream, pointer</column>
<column name="outStream_num_data_valid">in, 3, ap_fifo, outStream, pointer</column>
<column name="outStream_fifo_cap">in, 3, ap_fifo, outStream, pointer</column>
<column name="outStream_empty_n">in, 1, ap_fifo, outStream, pointer</column>
<column name="outStream_read">out, 1, ap_fifo, outStream, pointer</column>
</table>
</item>
</section>
</profile>
