

================================================================
== Vivado HLS Report for 'appGetMetaData'
================================================================
* Date:           Thu Aug  5 18:58:15 2021

* Version:        2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)
* Project:        UDP_prj
* Solution:       ultrascale_plus
* Product family: virtexuplus
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 2.50 ns | 1.935 ns |   0.20 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+----------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline |
    |   min   |   max   |    min   |    max   | min | max |   Type   |
    +---------+---------+----------+----------+-----+-----+----------+
    |        1|        1| 2.500 ns | 2.500 ns |    1|    1| function |
    +---------+---------+----------+----------+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.67>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "%agmd_state_load = load i1* @agmd_state, align 1" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:252]   --->   Operation 3 'load' 'agmd_state_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%tmp = call i1 @_ssdm_op_NbReadReq.axis.i512P.i64P.i16P.i1P.i96P(i512* %DataIn_V_data_V, i64* %DataIn_V_keep_V, i16* %DataIn_V_dest_V, i1* %DataIn_V_last_V, i96* %DataIn_V_user, i32 1)" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:269]   --->   Operation 4 'nbreadreq' 'tmp' <Predicate = true> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "br i1 %agmd_state_load, label %5, label %0" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:252]   --->   Operation 5 'br' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "br i1 %tmp, label %1, label %._crit_edge77.i" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:254]   --->   Operation 6 'br' <Predicate = (!agmd_state_load)> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%empty = call { i512, i64, i16, i1, i96 } @_ssdm_op_Read.axis.volatile.i512P.i64P.i16P.i1P.i96P(i512* %DataIn_V_data_V, i64* %DataIn_V_keep_V, i16* %DataIn_V_dest_V, i1* %DataIn_V_last_V, i96* %DataIn_V_user)" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:255]   --->   Operation 7 'read' 'empty' <Predicate = (!agmd_state_load & tmp)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%tmp_data_V_9 = extractvalue { i512, i64, i16, i1, i96 } %empty, 0" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:255]   --->   Operation 8 'extractvalue' 'tmp_data_V_9' <Predicate = (!agmd_state_load & tmp)> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%tmp_keep_V_9 = extractvalue { i512, i64, i16, i1, i96 } %empty, 1" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:255]   --->   Operation 9 'extractvalue' 'tmp_keep_V_9' <Predicate = (!agmd_state_load & tmp)> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%tmp_dest_V = extractvalue { i512, i64, i16, i1, i96 } %empty, 2" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:255]   --->   Operation 10 'extractvalue' 'tmp_dest_V' <Predicate = (!agmd_state_load & tmp)> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%tmp_last_V_5 = extractvalue { i512, i64, i16, i1, i96 } %empty, 3" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:255]   --->   Operation 11 'extractvalue' 'tmp_last_V_5' <Predicate = (!agmd_state_load & tmp)> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.60ns)   --->   "store i1 true, i1* @agmd_state, align 1" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:265]   --->   Operation 12 'store' <Predicate = (!agmd_state_load & tmp & !tmp_last_V_5)> <Delay = 0.60>
ST_1 : Operation 13 [1/1] (1.67ns)   --->   "%op_V_assign_i = call fastcc i7 @keep2len(i64 %tmp_keep_V_9)" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:262]   --->   Operation 13 'call' 'op_V_assign_i' <Predicate = (!agmd_state_load & tmp & tmp_last_V_5)> <Delay = 1.67> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "br i1 %tmp, label %6, label %._crit_edge78.i" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:269]   --->   Operation 14 'br' <Predicate = (agmd_state_load)> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%empty_217 = call { i512, i64, i16, i1, i96 } @_ssdm_op_Read.axis.volatile.i512P.i64P.i16P.i1P.i96P(i512* %DataIn_V_data_V, i64* %DataIn_V_keep_V, i16* %DataIn_V_dest_V, i1* %DataIn_V_last_V, i96* %DataIn_V_user)" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:270]   --->   Operation 15 'read' 'empty_217' <Predicate = (agmd_state_load & tmp)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%tmp_data_V = extractvalue { i512, i64, i16, i1, i96 } %empty_217, 0" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:270]   --->   Operation 16 'extractvalue' 'tmp_data_V' <Predicate = (agmd_state_load & tmp)> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%tmp_keep_V = extractvalue { i512, i64, i16, i1, i96 } %empty_217, 1" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:270]   --->   Operation 17 'extractvalue' 'tmp_keep_V' <Predicate = (agmd_state_load & tmp)> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%tmp_last_V = extractvalue { i512, i64, i16, i1, i96 } %empty_217, 3" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:270]   --->   Operation 18 'extractvalue' 'tmp_last_V' <Predicate = (agmd_state_load & tmp)> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (1.67ns)   --->   "%p_01_i = call fastcc i7 @keep2len(i64 %tmp_keep_V)" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:273]   --->   Operation 19 'call' 'p_01_i' <Predicate = (agmd_state_load & tmp & tmp_last_V)> <Delay = 1.67> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 20 [1/1] (0.60ns)   --->   "store i1 false, i1* @agmd_state, align 1" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:274]   --->   Operation 20 'store' <Predicate = (agmd_state_load & tmp & tmp_last_V)> <Delay = 0.60>

State 2 <SV = 1> <Delay = 1.93>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i577* @agmdDataOut_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 21 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* @agmdIdOut_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 22 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* @agmdpayloadLenOut_V_s, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 23 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i512* %DataIn_V_data_V, i64* %DataIn_V_keep_V, i16* %DataIn_V_dest_V, i1* %DataIn_V_last_V, i96* %DataIn_V_user, [5 x i8]* @p_str2224, i32 1, i32 1, [5 x i8]* @p_str23, i32 0, i32 0, [1 x i8]* @p_str22, [1 x i8]* @p_str22, [1 x i8]* @p_str22, i32 0, i32 0, i32 0, i32 0, [10 x i8]* @p_str27, [1 x i8]* @p_str22) nounwind"   --->   Operation 24 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str22) nounwind" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:244]   --->   Operation 25 'specpipeline' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%lenCount_V_load = load i16* @lenCount_V, align 2" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:273]   --->   Operation 26 'load' 'lenCount_V_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (1.15ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* @agmdIdOut_V_V, i16 %tmp_dest_V)" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:256]   --->   Operation 27 'write' <Predicate = (!agmd_state_load & tmp)> <Delay = 1.15> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%tmp12 = call i577 @_ssdm_op_BitConcatenate.i577.i1.i64.i512(i1 %tmp_last_V_5, i64 %tmp_keep_V_9, i512 %tmp_data_V_9)" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:257]   --->   Operation 28 'bitconcatenate' 'tmp12' <Predicate = (!agmd_state_load & tmp)> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (1.15ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i577P(i577* @agmdDataOut_V, i577 %tmp12)" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:257]   --->   Operation 29 'write' <Predicate = (!agmd_state_load & tmp)> <Delay = 1.15> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 577> <Depth = 0> <FIFO>
ST_2 : Operation 30 [1/1] (0.60ns)   --->   "store i16 64, i16* @lenCount_V, align 2" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:259]   --->   Operation 30 'store' <Predicate = (!agmd_state_load & tmp)> <Delay = 0.60>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "br i1 %tmp_last_V_5, label %2, label %3" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:261]   --->   Operation 31 'br' <Predicate = (!agmd_state_load & tmp)> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "br label %4"   --->   Operation 32 'br' <Predicate = (!agmd_state_load & tmp & !tmp_last_V_5)> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%tmp_V_2 = zext i7 %op_V_assign_i to i16" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:262]   --->   Operation 33 'zext' 'tmp_V_2' <Predicate = (!agmd_state_load & tmp & tmp_last_V_5)> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (1.15ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* @agmdpayloadLenOut_V_s, i16 %tmp_V_2)" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:262]   --->   Operation 34 'write' <Predicate = (!agmd_state_load & tmp & tmp_last_V_5)> <Delay = 1.15> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "br label %4" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:263]   --->   Operation 35 'br' <Predicate = (!agmd_state_load & tmp & tmp_last_V_5)> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "br label %._crit_edge77.i" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:266]   --->   Operation 36 'br' <Predicate = (!agmd_state_load & tmp)> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "br label %appGetMetaData.exit" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:267]   --->   Operation 37 'br' <Predicate = (!agmd_state_load)> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%tmp_1 = call i577 @_ssdm_op_BitConcatenate.i577.i1.i64.i512(i1 %tmp_last_V, i64 %tmp_keep_V, i512 %tmp_data_V)" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:271]   --->   Operation 38 'bitconcatenate' 'tmp_1' <Predicate = (agmd_state_load & tmp)> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (1.15ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i577P(i577* @agmdDataOut_V, i577 %tmp_1)" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:271]   --->   Operation 39 'write' <Predicate = (agmd_state_load & tmp)> <Delay = 1.15> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 577> <Depth = 0> <FIFO>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "br i1 %tmp_last_V, label %7, label %8" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:272]   --->   Operation 40 'br' <Predicate = (agmd_state_load & tmp)> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.78ns)   --->   "%add_ln700 = add i16 %lenCount_V_load, 64" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:277]   --->   Operation 41 'add' 'add_ln700' <Predicate = (agmd_state_load & tmp & !tmp_last_V)> <Delay = 0.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 42 [1/1] (0.60ns)   --->   "store i16 %add_ln700, i16* @lenCount_V, align 2" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:277]   --->   Operation 42 'store' <Predicate = (agmd_state_load & tmp & !tmp_last_V)> <Delay = 0.60>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "br label %9"   --->   Operation 43 'br' <Predicate = (agmd_state_load & tmp & !tmp_last_V)> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%zext_ln209 = zext i7 %p_01_i to i16" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:273]   --->   Operation 44 'zext' 'zext_ln209' <Predicate = (agmd_state_load & tmp & tmp_last_V)> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.78ns)   --->   "%tmp_V_1 = add i16 %lenCount_V_load, %zext_ln209" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:273]   --->   Operation 45 'add' 'tmp_V_1' <Predicate = (agmd_state_load & tmp & tmp_last_V)> <Delay = 0.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 46 [1/1] (1.15ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* @agmdpayloadLenOut_V_s, i16 %tmp_V_1)" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:273]   --->   Operation 46 'write' <Predicate = (agmd_state_load & tmp & tmp_last_V)> <Delay = 1.15> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "br label %9" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:275]   --->   Operation 47 'br' <Predicate = (agmd_state_load & tmp & tmp_last_V)> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "br label %._crit_edge78.i" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:278]   --->   Operation 48 'br' <Predicate = (agmd_state_load & tmp)> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "br label %appGetMetaData.exit" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:279]   --->   Operation 49 'br' <Predicate = (agmd_state_load)> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "ret void"   --->   Operation 50 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 2.5ns, clock uncertainty: 0.2ns.

 <State 1>: 1.68ns
The critical path consists of the following:
	axis read on port 'DataIn_V_data_V' (/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:255) [26]  (0 ns)
	'call' operation ('op_V_assign_i', /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:262) to 'keep2len' [40]  (1.68 ns)

 <State 2>: 1.93ns
The critical path consists of the following:
	'load' operation ('lenCount_V_load', /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:273) on static variable 'lenCount_V' [21]  (0 ns)
	'add' operation ('tmp.V', /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:273) [65]  (0.785 ns)
	fifo write on port 'agmdpayloadLenOut_V_s' (/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:273) [66]  (1.15 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
