

================================================================
== Vitis HLS Report for 'receiver_Pipeline_VITIS_LOOP_75_3'
================================================================
* Date:           Thu May  2 22:09:24 2024

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        receiver
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  8.00 ns|  5.593 ns|     2.16 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       29|       29|  0.232 us|  0.232 us|   29|   29|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_75_3  |       27|       27|         4|          1|          1|    24|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 4


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 1
  Pipeline-0 : II = 1, D = 4, States = { 1 2 3 4 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.50>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%i_2 = alloca i32 1"   --->   Operation 7 'alloca' 'i_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (1.58ns)   --->   "%store_ln0 = store i8 0, i8 %i_2"   --->   Operation 8 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body43.0.split"   --->   Operation 9 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%i = load i8 %i_2" [receiver.cpp:75]   --->   Operation 10 'load' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%i_2_cast = zext i8 %i" [receiver.cpp:75]   --->   Operation 11 'zext' 'i_2_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%lshr_ln3 = partselect i5 @_ssdm_op_PartSelect.i5.i8.i32.i32, i8 %i, i32 3, i32 7" [receiver.cpp:75]   --->   Operation 12 'partselect' 'lshr_ln3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%zext_ln75 = zext i5 %lshr_ln3" [receiver.cpp:75]   --->   Operation 13 'zext' 'zext_ln75' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%delay_line_I_0_addr = getelementptr i18 %delay_line_I_0, i64 0, i64 %zext_ln75" [receiver.cpp:77]   --->   Operation 14 'getelementptr' 'delay_line_I_0_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [2/2] (2.32ns)   --->   "%delay_line_I_0_load = load i5 %delay_line_I_0_addr" [receiver.cpp:77]   --->   Operation 15 'load' 'delay_line_I_0_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 25> <RAM>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%h_addr = getelementptr i15 %h, i64 0, i64 %i_2_cast" [receiver.cpp:77]   --->   Operation 16 'getelementptr' 'h_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [2/2] (3.25ns)   --->   "%h_load = load i8 %h_addr" [receiver.cpp:77]   --->   Operation 17 'load' 'h_load' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 193> <ROM>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%delay_line_Q_0_addr = getelementptr i18 %delay_line_Q_0, i64 0, i64 %zext_ln75" [receiver.cpp:78]   --->   Operation 18 'getelementptr' 'delay_line_Q_0_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [2/2] (2.32ns)   --->   "%delay_line_Q_0_load = load i5 %delay_line_Q_0_addr" [receiver.cpp:78]   --->   Operation 19 'load' 'delay_line_Q_0_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 25> <RAM>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%or_ln75 = or i8 %i, i8 1" [receiver.cpp:75]   --->   Operation 20 'or' 'or_ln75' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (1.91ns)   --->   "%icmp_ln75 = icmp_ult  i8 %or_ln75, i8 193" [receiver.cpp:75]   --->   Operation 21 'icmp' 'icmp_ln75' <Predicate = true> <Delay = 1.91> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%br_ln75 = br i1 %icmp_ln75, void %for.end62.exitStub, void %for.body43.1" [receiver.cpp:75]   --->   Operation 22 'br' 'br_ln75' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%zext_ln75_1 = zext i8 %or_ln75" [receiver.cpp:75]   --->   Operation 23 'zext' 'zext_ln75_1' <Predicate = (icmp_ln75)> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%delay_line_I_1_addr = getelementptr i18 %delay_line_I_1, i64 0, i64 %zext_ln75" [receiver.cpp:77]   --->   Operation 24 'getelementptr' 'delay_line_I_1_addr' <Predicate = (icmp_ln75)> <Delay = 0.00>
ST_1 : Operation 25 [2/2] (2.32ns)   --->   "%delay_line_I_1_load = load i5 %delay_line_I_1_addr" [receiver.cpp:77]   --->   Operation 25 'load' 'delay_line_I_1_load' <Predicate = (icmp_ln75)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 25> <RAM>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%h_addr_1 = getelementptr i15 %h, i64 0, i64 %zext_ln75_1" [receiver.cpp:77]   --->   Operation 26 'getelementptr' 'h_addr_1' <Predicate = (icmp_ln75)> <Delay = 0.00>
ST_1 : Operation 27 [2/2] (3.25ns)   --->   "%h_load_1 = load i8 %h_addr_1" [receiver.cpp:77]   --->   Operation 27 'load' 'h_load_1' <Predicate = (icmp_ln75)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 193> <ROM>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%delay_line_Q_1_addr = getelementptr i18 %delay_line_Q_1, i64 0, i64 %zext_ln75" [receiver.cpp:78]   --->   Operation 28 'getelementptr' 'delay_line_Q_1_addr' <Predicate = (icmp_ln75)> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%or_ln75_1 = or i8 %i, i8 2" [receiver.cpp:75]   --->   Operation 29 'or' 'or_ln75_1' <Predicate = (icmp_ln75)> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%zext_ln77 = zext i8 %or_ln75_1" [receiver.cpp:77]   --->   Operation 30 'zext' 'zext_ln77' <Predicate = (icmp_ln75)> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%delay_line_I_2_addr = getelementptr i18 %delay_line_I_2, i64 0, i64 %zext_ln75" [receiver.cpp:77]   --->   Operation 31 'getelementptr' 'delay_line_I_2_addr' <Predicate = (icmp_ln75)> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%h_addr_2 = getelementptr i15 %h, i64 0, i64 %zext_ln77" [receiver.cpp:77]   --->   Operation 32 'getelementptr' 'h_addr_2' <Predicate = (icmp_ln75)> <Delay = 0.00>
ST_1 : Operation 33 [2/2] (3.25ns)   --->   "%h_load_2 = load i8 %h_addr_2" [receiver.cpp:77]   --->   Operation 33 'load' 'h_load_2' <Predicate = (icmp_ln75)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 193> <ROM>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%delay_line_Q_2_addr = getelementptr i18 %delay_line_Q_2, i64 0, i64 %zext_ln75" [receiver.cpp:78]   --->   Operation 34 'getelementptr' 'delay_line_Q_2_addr' <Predicate = (icmp_ln75)> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%or_ln75_2 = or i8 %i, i8 3" [receiver.cpp:75]   --->   Operation 35 'or' 'or_ln75_2' <Predicate = (icmp_ln75)> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%zext_ln77_1 = zext i8 %or_ln75_2" [receiver.cpp:77]   --->   Operation 36 'zext' 'zext_ln77_1' <Predicate = (icmp_ln75)> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%delay_line_I_3_addr = getelementptr i18 %delay_line_I_3, i64 0, i64 %zext_ln75" [receiver.cpp:77]   --->   Operation 37 'getelementptr' 'delay_line_I_3_addr' <Predicate = (icmp_ln75)> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%h_addr_3 = getelementptr i15 %h, i64 0, i64 %zext_ln77_1" [receiver.cpp:77]   --->   Operation 38 'getelementptr' 'h_addr_3' <Predicate = (icmp_ln75)> <Delay = 0.00>
ST_1 : Operation 39 [2/2] (3.25ns)   --->   "%h_load_3 = load i8 %h_addr_3" [receiver.cpp:77]   --->   Operation 39 'load' 'h_load_3' <Predicate = (icmp_ln75)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 193> <ROM>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%delay_line_Q_3_addr = getelementptr i18 %delay_line_Q_3, i64 0, i64 %zext_ln75" [receiver.cpp:78]   --->   Operation 40 'getelementptr' 'delay_line_Q_3_addr' <Predicate = (icmp_ln75)> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%or_ln75_3 = or i8 %i, i8 4" [receiver.cpp:75]   --->   Operation 41 'or' 'or_ln75_3' <Predicate = (icmp_ln75)> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%zext_ln77_2 = zext i8 %or_ln75_3" [receiver.cpp:77]   --->   Operation 42 'zext' 'zext_ln77_2' <Predicate = (icmp_ln75)> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%delay_line_I_4_addr = getelementptr i18 %delay_line_I_4, i64 0, i64 %zext_ln75" [receiver.cpp:77]   --->   Operation 43 'getelementptr' 'delay_line_I_4_addr' <Predicate = (icmp_ln75)> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%h_addr_4 = getelementptr i15 %h, i64 0, i64 %zext_ln77_2" [receiver.cpp:77]   --->   Operation 44 'getelementptr' 'h_addr_4' <Predicate = (icmp_ln75)> <Delay = 0.00>
ST_1 : Operation 45 [2/2] (3.25ns)   --->   "%h_load_4 = load i8 %h_addr_4" [receiver.cpp:77]   --->   Operation 45 'load' 'h_load_4' <Predicate = (icmp_ln75)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 193> <ROM>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%delay_line_Q_4_addr = getelementptr i18 %delay_line_Q_4, i64 0, i64 %zext_ln75" [receiver.cpp:78]   --->   Operation 46 'getelementptr' 'delay_line_Q_4_addr' <Predicate = (icmp_ln75)> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%or_ln75_4 = or i8 %i, i8 5" [receiver.cpp:75]   --->   Operation 47 'or' 'or_ln75_4' <Predicate = (icmp_ln75)> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%zext_ln77_3 = zext i8 %or_ln75_4" [receiver.cpp:77]   --->   Operation 48 'zext' 'zext_ln77_3' <Predicate = (icmp_ln75)> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%delay_line_I_5_addr = getelementptr i18 %delay_line_I_5, i64 0, i64 %zext_ln75" [receiver.cpp:77]   --->   Operation 49 'getelementptr' 'delay_line_I_5_addr' <Predicate = (icmp_ln75)> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%h_addr_5 = getelementptr i15 %h, i64 0, i64 %zext_ln77_3" [receiver.cpp:77]   --->   Operation 50 'getelementptr' 'h_addr_5' <Predicate = (icmp_ln75)> <Delay = 0.00>
ST_1 : Operation 51 [2/2] (3.25ns)   --->   "%h_load_5 = load i8 %h_addr_5" [receiver.cpp:77]   --->   Operation 51 'load' 'h_load_5' <Predicate = (icmp_ln75)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 193> <ROM>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%delay_line_Q_5_addr = getelementptr i18 %delay_line_Q_5, i64 0, i64 %zext_ln75" [receiver.cpp:78]   --->   Operation 52 'getelementptr' 'delay_line_Q_5_addr' <Predicate = (icmp_ln75)> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%or_ln75_5 = or i8 %i, i8 6" [receiver.cpp:75]   --->   Operation 53 'or' 'or_ln75_5' <Predicate = (icmp_ln75)> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%zext_ln77_4 = zext i8 %or_ln75_5" [receiver.cpp:77]   --->   Operation 54 'zext' 'zext_ln77_4' <Predicate = (icmp_ln75)> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%delay_line_I_6_addr = getelementptr i18 %delay_line_I_6, i64 0, i64 %zext_ln75" [receiver.cpp:77]   --->   Operation 55 'getelementptr' 'delay_line_I_6_addr' <Predicate = (icmp_ln75)> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%h_addr_6 = getelementptr i15 %h, i64 0, i64 %zext_ln77_4" [receiver.cpp:77]   --->   Operation 56 'getelementptr' 'h_addr_6' <Predicate = (icmp_ln75)> <Delay = 0.00>
ST_1 : Operation 57 [2/2] (3.25ns)   --->   "%h_load_6 = load i8 %h_addr_6" [receiver.cpp:77]   --->   Operation 57 'load' 'h_load_6' <Predicate = (icmp_ln75)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 193> <ROM>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%delay_line_Q_6_addr = getelementptr i18 %delay_line_Q_6, i64 0, i64 %zext_ln75" [receiver.cpp:78]   --->   Operation 58 'getelementptr' 'delay_line_Q_6_addr' <Predicate = (icmp_ln75)> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%or_ln75_6 = or i8 %i, i8 7" [receiver.cpp:75]   --->   Operation 59 'or' 'or_ln75_6' <Predicate = (icmp_ln75)> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%zext_ln77_5 = zext i8 %or_ln75_6" [receiver.cpp:77]   --->   Operation 60 'zext' 'zext_ln77_5' <Predicate = (icmp_ln75)> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%delay_line_I_7_addr = getelementptr i18 %delay_line_I_7, i64 0, i64 %zext_ln75" [receiver.cpp:77]   --->   Operation 61 'getelementptr' 'delay_line_I_7_addr' <Predicate = (icmp_ln75)> <Delay = 0.00>
ST_1 : Operation 62 [2/2] (2.32ns)   --->   "%delay_line_I_2_load = load i5 %delay_line_I_2_addr" [receiver.cpp:77]   --->   Operation 62 'load' 'delay_line_I_2_load' <Predicate = (icmp_ln75)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 25> <RAM>
ST_1 : Operation 63 [2/2] (2.32ns)   --->   "%delay_line_I_3_load = load i5 %delay_line_I_3_addr" [receiver.cpp:77]   --->   Operation 63 'load' 'delay_line_I_3_load' <Predicate = (icmp_ln75)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 25> <RAM>
ST_1 : Operation 64 [2/2] (2.32ns)   --->   "%delay_line_I_4_load = load i5 %delay_line_I_4_addr" [receiver.cpp:77]   --->   Operation 64 'load' 'delay_line_I_4_load' <Predicate = (icmp_ln75)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 25> <RAM>
ST_1 : Operation 65 [2/2] (2.32ns)   --->   "%delay_line_I_5_load = load i5 %delay_line_I_5_addr" [receiver.cpp:77]   --->   Operation 65 'load' 'delay_line_I_5_load' <Predicate = (icmp_ln75)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 25> <RAM>
ST_1 : Operation 66 [2/2] (2.32ns)   --->   "%delay_line_I_6_load = load i5 %delay_line_I_6_addr" [receiver.cpp:77]   --->   Operation 66 'load' 'delay_line_I_6_load' <Predicate = (icmp_ln75)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 25> <RAM>
ST_1 : Operation 67 [2/2] (2.32ns)   --->   "%delay_line_I_7_load = load i5 %delay_line_I_7_addr" [receiver.cpp:77]   --->   Operation 67 'load' 'delay_line_I_7_load' <Predicate = (icmp_ln75)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 25> <RAM>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%h_addr_7 = getelementptr i15 %h, i64 0, i64 %zext_ln77_5" [receiver.cpp:77]   --->   Operation 68 'getelementptr' 'h_addr_7' <Predicate = (icmp_ln75)> <Delay = 0.00>
ST_1 : Operation 69 [2/2] (3.25ns)   --->   "%h_load_7 = load i8 %h_addr_7" [receiver.cpp:77]   --->   Operation 69 'load' 'h_load_7' <Predicate = (icmp_ln75)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 193> <ROM>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%delay_line_Q_7_addr = getelementptr i18 %delay_line_Q_7, i64 0, i64 %zext_ln75" [receiver.cpp:78]   --->   Operation 70 'getelementptr' 'delay_line_Q_7_addr' <Predicate = (icmp_ln75)> <Delay = 0.00>
ST_1 : Operation 71 [2/2] (2.32ns)   --->   "%delay_line_Q_1_load = load i5 %delay_line_Q_1_addr" [receiver.cpp:78]   --->   Operation 71 'load' 'delay_line_Q_1_load' <Predicate = (icmp_ln75)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 25> <RAM>
ST_1 : Operation 72 [2/2] (2.32ns)   --->   "%delay_line_Q_2_load = load i5 %delay_line_Q_2_addr" [receiver.cpp:78]   --->   Operation 72 'load' 'delay_line_Q_2_load' <Predicate = (icmp_ln75)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 25> <RAM>
ST_1 : Operation 73 [2/2] (2.32ns)   --->   "%delay_line_Q_3_load = load i5 %delay_line_Q_3_addr" [receiver.cpp:78]   --->   Operation 73 'load' 'delay_line_Q_3_load' <Predicate = (icmp_ln75)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 25> <RAM>
ST_1 : Operation 74 [2/2] (2.32ns)   --->   "%delay_line_Q_4_load = load i5 %delay_line_Q_4_addr" [receiver.cpp:78]   --->   Operation 74 'load' 'delay_line_Q_4_load' <Predicate = (icmp_ln75)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 25> <RAM>
ST_1 : Operation 75 [2/2] (2.32ns)   --->   "%delay_line_Q_5_load = load i5 %delay_line_Q_5_addr" [receiver.cpp:78]   --->   Operation 75 'load' 'delay_line_Q_5_load' <Predicate = (icmp_ln75)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 25> <RAM>
ST_1 : Operation 76 [2/2] (2.32ns)   --->   "%delay_line_Q_6_load = load i5 %delay_line_Q_6_addr" [receiver.cpp:78]   --->   Operation 76 'load' 'delay_line_Q_6_load' <Predicate = (icmp_ln75)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 25> <RAM>
ST_1 : Operation 77 [2/2] (2.32ns)   --->   "%delay_line_Q_7_load = load i5 %delay_line_Q_7_addr" [receiver.cpp:78]   --->   Operation 77 'load' 'delay_line_Q_7_load' <Predicate = (icmp_ln75)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 25> <RAM>
ST_1 : Operation 78 [1/1] (1.91ns)   --->   "%add_ln75 = add i8 %i, i8 8" [receiver.cpp:75]   --->   Operation 78 'add' 'add_ln75' <Predicate = (icmp_ln75)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 79 [1/1] (1.58ns)   --->   "%store_ln75 = store i8 %add_ln75, i8 %i_2" [receiver.cpp:75]   --->   Operation 79 'store' 'store_ln75' <Predicate = (icmp_ln75)> <Delay = 1.58>

State 2 <SV = 1> <Delay = 3.25>
ST_2 : Operation 80 [1/2] (2.32ns)   --->   "%delay_line_I_0_load = load i5 %delay_line_I_0_addr" [receiver.cpp:77]   --->   Operation 80 'load' 'delay_line_I_0_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 25> <RAM>
ST_2 : Operation 81 [1/2] (3.25ns)   --->   "%h_load = load i8 %h_addr" [receiver.cpp:77]   --->   Operation 81 'load' 'h_load' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 193> <ROM>
ST_2 : Operation 82 [1/2] (2.32ns)   --->   "%delay_line_Q_0_load = load i5 %delay_line_Q_0_addr" [receiver.cpp:78]   --->   Operation 82 'load' 'delay_line_Q_0_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 25> <RAM>
ST_2 : Operation 83 [1/2] (2.32ns)   --->   "%delay_line_I_1_load = load i5 %delay_line_I_1_addr" [receiver.cpp:77]   --->   Operation 83 'load' 'delay_line_I_1_load' <Predicate = (icmp_ln75)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 25> <RAM>
ST_2 : Operation 84 [1/2] (3.25ns)   --->   "%h_load_1 = load i8 %h_addr_1" [receiver.cpp:77]   --->   Operation 84 'load' 'h_load_1' <Predicate = (icmp_ln75)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 193> <ROM>
ST_2 : Operation 85 [1/2] (3.25ns)   --->   "%h_load_2 = load i8 %h_addr_2" [receiver.cpp:77]   --->   Operation 85 'load' 'h_load_2' <Predicate = (icmp_ln75)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 193> <ROM>
ST_2 : Operation 86 [1/2] (3.25ns)   --->   "%h_load_3 = load i8 %h_addr_3" [receiver.cpp:77]   --->   Operation 86 'load' 'h_load_3' <Predicate = (icmp_ln75)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 193> <ROM>
ST_2 : Operation 87 [1/2] (3.25ns)   --->   "%h_load_4 = load i8 %h_addr_4" [receiver.cpp:77]   --->   Operation 87 'load' 'h_load_4' <Predicate = (icmp_ln75)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 193> <ROM>
ST_2 : Operation 88 [1/2] (3.25ns)   --->   "%h_load_5 = load i8 %h_addr_5" [receiver.cpp:77]   --->   Operation 88 'load' 'h_load_5' <Predicate = (icmp_ln75)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 193> <ROM>
ST_2 : Operation 89 [1/2] (3.25ns)   --->   "%h_load_6 = load i8 %h_addr_6" [receiver.cpp:77]   --->   Operation 89 'load' 'h_load_6' <Predicate = (icmp_ln75)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 193> <ROM>
ST_2 : Operation 90 [1/2] (2.32ns)   --->   "%delay_line_I_2_load = load i5 %delay_line_I_2_addr" [receiver.cpp:77]   --->   Operation 90 'load' 'delay_line_I_2_load' <Predicate = (icmp_ln75)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 25> <RAM>
ST_2 : Operation 91 [1/2] (2.32ns)   --->   "%delay_line_I_3_load = load i5 %delay_line_I_3_addr" [receiver.cpp:77]   --->   Operation 91 'load' 'delay_line_I_3_load' <Predicate = (icmp_ln75)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 25> <RAM>
ST_2 : Operation 92 [1/2] (2.32ns)   --->   "%delay_line_I_4_load = load i5 %delay_line_I_4_addr" [receiver.cpp:77]   --->   Operation 92 'load' 'delay_line_I_4_load' <Predicate = (icmp_ln75)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 25> <RAM>
ST_2 : Operation 93 [1/2] (2.32ns)   --->   "%delay_line_I_5_load = load i5 %delay_line_I_5_addr" [receiver.cpp:77]   --->   Operation 93 'load' 'delay_line_I_5_load' <Predicate = (icmp_ln75)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 25> <RAM>
ST_2 : Operation 94 [1/2] (2.32ns)   --->   "%delay_line_I_6_load = load i5 %delay_line_I_6_addr" [receiver.cpp:77]   --->   Operation 94 'load' 'delay_line_I_6_load' <Predicate = (icmp_ln75)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 25> <RAM>
ST_2 : Operation 95 [1/2] (2.32ns)   --->   "%delay_line_I_7_load = load i5 %delay_line_I_7_addr" [receiver.cpp:77]   --->   Operation 95 'load' 'delay_line_I_7_load' <Predicate = (icmp_ln75)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 25> <RAM>
ST_2 : Operation 96 [1/2] (3.25ns)   --->   "%h_load_7 = load i8 %h_addr_7" [receiver.cpp:77]   --->   Operation 96 'load' 'h_load_7' <Predicate = (icmp_ln75)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 193> <ROM>
ST_2 : Operation 97 [1/2] (2.32ns)   --->   "%delay_line_Q_1_load = load i5 %delay_line_Q_1_addr" [receiver.cpp:78]   --->   Operation 97 'load' 'delay_line_Q_1_load' <Predicate = (icmp_ln75)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 25> <RAM>
ST_2 : Operation 98 [1/2] (2.32ns)   --->   "%delay_line_Q_2_load = load i5 %delay_line_Q_2_addr" [receiver.cpp:78]   --->   Operation 98 'load' 'delay_line_Q_2_load' <Predicate = (icmp_ln75)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 25> <RAM>
ST_2 : Operation 99 [1/2] (2.32ns)   --->   "%delay_line_Q_3_load = load i5 %delay_line_Q_3_addr" [receiver.cpp:78]   --->   Operation 99 'load' 'delay_line_Q_3_load' <Predicate = (icmp_ln75)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 25> <RAM>
ST_2 : Operation 100 [1/2] (2.32ns)   --->   "%delay_line_Q_4_load = load i5 %delay_line_Q_4_addr" [receiver.cpp:78]   --->   Operation 100 'load' 'delay_line_Q_4_load' <Predicate = (icmp_ln75)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 25> <RAM>
ST_2 : Operation 101 [1/2] (2.32ns)   --->   "%delay_line_Q_5_load = load i5 %delay_line_Q_5_addr" [receiver.cpp:78]   --->   Operation 101 'load' 'delay_line_Q_5_load' <Predicate = (icmp_ln75)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 25> <RAM>
ST_2 : Operation 102 [1/2] (2.32ns)   --->   "%delay_line_Q_6_load = load i5 %delay_line_Q_6_addr" [receiver.cpp:78]   --->   Operation 102 'load' 'delay_line_Q_6_load' <Predicate = (icmp_ln75)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 25> <RAM>
ST_2 : Operation 103 [1/2] (2.32ns)   --->   "%delay_line_Q_7_load = load i5 %delay_line_Q_7_addr" [receiver.cpp:78]   --->   Operation 103 'load' 'delay_line_Q_7_load' <Predicate = (icmp_ln75)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 25> <RAM>

State 3 <SV = 2> <Delay = 5.59>
ST_3 : Operation 104 [1/1] (0.00ns)   --->   "%sext_ln77 = sext i18 %delay_line_I_0_load" [receiver.cpp:77]   --->   Operation 104 'sext' 'sext_ln77' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 105 [1/1] (0.00ns)   --->   "%sext_ln77_1 = sext i15 %h_load" [receiver.cpp:77]   --->   Operation 105 'sext' 'sext_ln77_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 106 [1/1] (5.59ns)   --->   "%mul_ln77 = mul i33 %sext_ln77_1, i33 %sext_ln77" [receiver.cpp:77]   --->   Operation 106 'mul' 'mul_ln77' <Predicate = true> <Delay = 5.59> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.59> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 107 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i17 @_ssdm_op_PartSelect.i17.i33.i32.i32, i33 %mul_ln77, i32 16, i32 32" [receiver.cpp:77]   --->   Operation 107 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 108 [1/1] (0.00ns)   --->   "%sext_ln78 = sext i18 %delay_line_Q_0_load" [receiver.cpp:78]   --->   Operation 108 'sext' 'sext_ln78' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 109 [1/1] (5.59ns)   --->   "%mul_ln78 = mul i33 %sext_ln78, i33 %sext_ln77_1" [receiver.cpp:78]   --->   Operation 109 'mul' 'mul_ln78' <Predicate = true> <Delay = 5.59> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.59> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 110 [1/1] (0.00ns)   --->   "%trunc_ln1 = partselect i17 @_ssdm_op_PartSelect.i17.i33.i32.i32, i33 %mul_ln78, i32 16, i32 32" [receiver.cpp:78]   --->   Operation 110 'partselect' 'trunc_ln1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 111 [1/1] (0.00ns)   --->   "%sext_ln77_2 = sext i18 %delay_line_I_1_load" [receiver.cpp:77]   --->   Operation 111 'sext' 'sext_ln77_2' <Predicate = (icmp_ln75)> <Delay = 0.00>
ST_3 : Operation 112 [1/1] (0.00ns)   --->   "%sext_ln77_3 = sext i15 %h_load_1" [receiver.cpp:77]   --->   Operation 112 'sext' 'sext_ln77_3' <Predicate = (icmp_ln75)> <Delay = 0.00>
ST_3 : Operation 113 [1/1] (5.59ns)   --->   "%mul_ln77_1 = mul i33 %sext_ln77_3, i33 %sext_ln77_2" [receiver.cpp:77]   --->   Operation 113 'mul' 'mul_ln77_1' <Predicate = (icmp_ln75)> <Delay = 5.59> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.59> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 114 [1/1] (0.00ns)   --->   "%trunc_ln77_1 = partselect i17 @_ssdm_op_PartSelect.i17.i33.i32.i32, i33 %mul_ln77_1, i32 16, i32 32" [receiver.cpp:77]   --->   Operation 114 'partselect' 'trunc_ln77_1' <Predicate = (icmp_ln75)> <Delay = 0.00>
ST_3 : Operation 115 [1/1] (0.00ns)   --->   "%sext_ln77_4 = sext i15 %h_load_2" [receiver.cpp:77]   --->   Operation 115 'sext' 'sext_ln77_4' <Predicate = (icmp_ln75)> <Delay = 0.00>
ST_3 : Operation 116 [1/1] (0.00ns)   --->   "%sext_ln77_5 = sext i15 %h_load_3" [receiver.cpp:77]   --->   Operation 116 'sext' 'sext_ln77_5' <Predicate = (icmp_ln75)> <Delay = 0.00>
ST_3 : Operation 117 [1/1] (0.00ns)   --->   "%sext_ln77_6 = sext i15 %h_load_4" [receiver.cpp:77]   --->   Operation 117 'sext' 'sext_ln77_6' <Predicate = (icmp_ln75)> <Delay = 0.00>
ST_3 : Operation 118 [1/1] (0.00ns)   --->   "%sext_ln77_7 = sext i15 %h_load_5" [receiver.cpp:77]   --->   Operation 118 'sext' 'sext_ln77_7' <Predicate = (icmp_ln75)> <Delay = 0.00>
ST_3 : Operation 119 [1/1] (0.00ns)   --->   "%sext_ln77_8 = sext i15 %h_load_6" [receiver.cpp:77]   --->   Operation 119 'sext' 'sext_ln77_8' <Predicate = (icmp_ln75)> <Delay = 0.00>
ST_3 : Operation 120 [1/1] (0.00ns)   --->   "%sext_ln77_9 = sext i18 %delay_line_I_2_load" [receiver.cpp:77]   --->   Operation 120 'sext' 'sext_ln77_9' <Predicate = (icmp_ln75)> <Delay = 0.00>
ST_3 : Operation 121 [1/1] (5.59ns)   --->   "%mul_ln77_2 = mul i33 %sext_ln77_9, i33 %sext_ln77_4" [receiver.cpp:77]   --->   Operation 121 'mul' 'mul_ln77_2' <Predicate = (icmp_ln75)> <Delay = 5.59> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.59> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 122 [1/1] (0.00ns)   --->   "%trunc_ln77_2 = partselect i17 @_ssdm_op_PartSelect.i17.i33.i32.i32, i33 %mul_ln77_2, i32 16, i32 32" [receiver.cpp:77]   --->   Operation 122 'partselect' 'trunc_ln77_2' <Predicate = (icmp_ln75)> <Delay = 0.00>
ST_3 : Operation 123 [1/1] (0.00ns)   --->   "%sext_ln77_10 = sext i18 %delay_line_I_3_load" [receiver.cpp:77]   --->   Operation 123 'sext' 'sext_ln77_10' <Predicate = (icmp_ln75)> <Delay = 0.00>
ST_3 : Operation 124 [1/1] (5.59ns)   --->   "%mul_ln77_3 = mul i33 %sext_ln77_10, i33 %sext_ln77_5" [receiver.cpp:77]   --->   Operation 124 'mul' 'mul_ln77_3' <Predicate = (icmp_ln75)> <Delay = 5.59> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.59> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 125 [1/1] (0.00ns)   --->   "%trunc_ln77_3 = partselect i17 @_ssdm_op_PartSelect.i17.i33.i32.i32, i33 %mul_ln77_3, i32 16, i32 32" [receiver.cpp:77]   --->   Operation 125 'partselect' 'trunc_ln77_3' <Predicate = (icmp_ln75)> <Delay = 0.00>
ST_3 : Operation 126 [1/1] (0.00ns)   --->   "%sext_ln77_11 = sext i18 %delay_line_I_4_load" [receiver.cpp:77]   --->   Operation 126 'sext' 'sext_ln77_11' <Predicate = (icmp_ln75)> <Delay = 0.00>
ST_3 : Operation 127 [1/1] (5.59ns)   --->   "%mul_ln77_4 = mul i33 %sext_ln77_11, i33 %sext_ln77_6" [receiver.cpp:77]   --->   Operation 127 'mul' 'mul_ln77_4' <Predicate = (icmp_ln75)> <Delay = 5.59> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.59> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 128 [1/1] (0.00ns)   --->   "%trunc_ln77_4 = partselect i17 @_ssdm_op_PartSelect.i17.i33.i32.i32, i33 %mul_ln77_4, i32 16, i32 32" [receiver.cpp:77]   --->   Operation 128 'partselect' 'trunc_ln77_4' <Predicate = (icmp_ln75)> <Delay = 0.00>
ST_3 : Operation 129 [1/1] (0.00ns)   --->   "%sext_ln77_12 = sext i18 %delay_line_I_5_load" [receiver.cpp:77]   --->   Operation 129 'sext' 'sext_ln77_12' <Predicate = (icmp_ln75)> <Delay = 0.00>
ST_3 : Operation 130 [1/1] (5.59ns)   --->   "%mul_ln77_5 = mul i33 %sext_ln77_12, i33 %sext_ln77_7" [receiver.cpp:77]   --->   Operation 130 'mul' 'mul_ln77_5' <Predicate = (icmp_ln75)> <Delay = 5.59> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.59> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 131 [1/1] (0.00ns)   --->   "%trunc_ln77_5 = partselect i17 @_ssdm_op_PartSelect.i17.i33.i32.i32, i33 %mul_ln77_5, i32 16, i32 32" [receiver.cpp:77]   --->   Operation 131 'partselect' 'trunc_ln77_5' <Predicate = (icmp_ln75)> <Delay = 0.00>
ST_3 : Operation 132 [1/1] (0.00ns)   --->   "%sext_ln77_13 = sext i18 %delay_line_I_6_load" [receiver.cpp:77]   --->   Operation 132 'sext' 'sext_ln77_13' <Predicate = (icmp_ln75)> <Delay = 0.00>
ST_3 : Operation 133 [1/1] (5.59ns)   --->   "%mul_ln77_6 = mul i33 %sext_ln77_13, i33 %sext_ln77_8" [receiver.cpp:77]   --->   Operation 133 'mul' 'mul_ln77_6' <Predicate = (icmp_ln75)> <Delay = 5.59> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.59> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 134 [1/1] (0.00ns)   --->   "%trunc_ln77_6 = partselect i17 @_ssdm_op_PartSelect.i17.i33.i32.i32, i33 %mul_ln77_6, i32 16, i32 32" [receiver.cpp:77]   --->   Operation 134 'partselect' 'trunc_ln77_6' <Predicate = (icmp_ln75)> <Delay = 0.00>
ST_3 : Operation 135 [1/1] (0.00ns)   --->   "%sext_ln77_14 = sext i18 %delay_line_I_7_load" [receiver.cpp:77]   --->   Operation 135 'sext' 'sext_ln77_14' <Predicate = (icmp_ln75)> <Delay = 0.00>
ST_3 : Operation 136 [1/1] (0.00ns)   --->   "%sext_ln77_15 = sext i15 %h_load_7" [receiver.cpp:77]   --->   Operation 136 'sext' 'sext_ln77_15' <Predicate = (icmp_ln75)> <Delay = 0.00>
ST_3 : Operation 137 [1/1] (5.59ns)   --->   "%mul_ln77_7 = mul i33 %sext_ln77_15, i33 %sext_ln77_14" [receiver.cpp:77]   --->   Operation 137 'mul' 'mul_ln77_7' <Predicate = (icmp_ln75)> <Delay = 5.59> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.59> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 138 [1/1] (0.00ns)   --->   "%trunc_ln77_7 = partselect i17 @_ssdm_op_PartSelect.i17.i33.i32.i32, i33 %mul_ln77_7, i32 16, i32 32" [receiver.cpp:77]   --->   Operation 138 'partselect' 'trunc_ln77_7' <Predicate = (icmp_ln75)> <Delay = 0.00>
ST_3 : Operation 139 [1/1] (0.00ns)   --->   "%sext_ln78_1 = sext i18 %delay_line_Q_1_load" [receiver.cpp:78]   --->   Operation 139 'sext' 'sext_ln78_1' <Predicate = (icmp_ln75)> <Delay = 0.00>
ST_3 : Operation 140 [1/1] (5.59ns)   --->   "%mul_ln78_1 = mul i33 %sext_ln78_1, i33 %sext_ln77_3" [receiver.cpp:78]   --->   Operation 140 'mul' 'mul_ln78_1' <Predicate = (icmp_ln75)> <Delay = 5.59> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.59> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 141 [1/1] (0.00ns)   --->   "%trunc_ln78_1 = partselect i17 @_ssdm_op_PartSelect.i17.i33.i32.i32, i33 %mul_ln78_1, i32 16, i32 32" [receiver.cpp:78]   --->   Operation 141 'partselect' 'trunc_ln78_1' <Predicate = (icmp_ln75)> <Delay = 0.00>
ST_3 : Operation 142 [1/1] (0.00ns)   --->   "%sext_ln78_2 = sext i18 %delay_line_Q_2_load" [receiver.cpp:78]   --->   Operation 142 'sext' 'sext_ln78_2' <Predicate = (icmp_ln75)> <Delay = 0.00>
ST_3 : Operation 143 [1/1] (5.59ns)   --->   "%mul_ln78_2 = mul i33 %sext_ln78_2, i33 %sext_ln77_4" [receiver.cpp:78]   --->   Operation 143 'mul' 'mul_ln78_2' <Predicate = (icmp_ln75)> <Delay = 5.59> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.59> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 144 [1/1] (0.00ns)   --->   "%trunc_ln78_2 = partselect i17 @_ssdm_op_PartSelect.i17.i33.i32.i32, i33 %mul_ln78_2, i32 16, i32 32" [receiver.cpp:78]   --->   Operation 144 'partselect' 'trunc_ln78_2' <Predicate = (icmp_ln75)> <Delay = 0.00>
ST_3 : Operation 145 [1/1] (0.00ns)   --->   "%sext_ln78_3 = sext i18 %delay_line_Q_3_load" [receiver.cpp:78]   --->   Operation 145 'sext' 'sext_ln78_3' <Predicate = (icmp_ln75)> <Delay = 0.00>
ST_3 : Operation 146 [1/1] (5.59ns)   --->   "%mul_ln78_3 = mul i33 %sext_ln78_3, i33 %sext_ln77_5" [receiver.cpp:78]   --->   Operation 146 'mul' 'mul_ln78_3' <Predicate = (icmp_ln75)> <Delay = 5.59> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.59> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 147 [1/1] (0.00ns)   --->   "%trunc_ln78_3 = partselect i17 @_ssdm_op_PartSelect.i17.i33.i32.i32, i33 %mul_ln78_3, i32 16, i32 32" [receiver.cpp:78]   --->   Operation 147 'partselect' 'trunc_ln78_3' <Predicate = (icmp_ln75)> <Delay = 0.00>
ST_3 : Operation 148 [1/1] (0.00ns)   --->   "%sext_ln78_4 = sext i18 %delay_line_Q_4_load" [receiver.cpp:78]   --->   Operation 148 'sext' 'sext_ln78_4' <Predicate = (icmp_ln75)> <Delay = 0.00>
ST_3 : Operation 149 [1/1] (5.59ns)   --->   "%mul_ln78_4 = mul i33 %sext_ln78_4, i33 %sext_ln77_6" [receiver.cpp:78]   --->   Operation 149 'mul' 'mul_ln78_4' <Predicate = (icmp_ln75)> <Delay = 5.59> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.59> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 150 [1/1] (0.00ns)   --->   "%trunc_ln78_4 = partselect i17 @_ssdm_op_PartSelect.i17.i33.i32.i32, i33 %mul_ln78_4, i32 16, i32 32" [receiver.cpp:78]   --->   Operation 150 'partselect' 'trunc_ln78_4' <Predicate = (icmp_ln75)> <Delay = 0.00>
ST_3 : Operation 151 [1/1] (0.00ns)   --->   "%sext_ln78_5 = sext i18 %delay_line_Q_5_load" [receiver.cpp:78]   --->   Operation 151 'sext' 'sext_ln78_5' <Predicate = (icmp_ln75)> <Delay = 0.00>
ST_3 : Operation 152 [1/1] (5.59ns)   --->   "%mul_ln78_5 = mul i33 %sext_ln78_5, i33 %sext_ln77_7" [receiver.cpp:78]   --->   Operation 152 'mul' 'mul_ln78_5' <Predicate = (icmp_ln75)> <Delay = 5.59> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.59> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 153 [1/1] (0.00ns)   --->   "%trunc_ln78_5 = partselect i17 @_ssdm_op_PartSelect.i17.i33.i32.i32, i33 %mul_ln78_5, i32 16, i32 32" [receiver.cpp:78]   --->   Operation 153 'partselect' 'trunc_ln78_5' <Predicate = (icmp_ln75)> <Delay = 0.00>
ST_3 : Operation 154 [1/1] (0.00ns)   --->   "%sext_ln78_6 = sext i18 %delay_line_Q_6_load" [receiver.cpp:78]   --->   Operation 154 'sext' 'sext_ln78_6' <Predicate = (icmp_ln75)> <Delay = 0.00>
ST_3 : Operation 155 [1/1] (5.59ns)   --->   "%mul_ln78_6 = mul i33 %sext_ln78_6, i33 %sext_ln77_8" [receiver.cpp:78]   --->   Operation 155 'mul' 'mul_ln78_6' <Predicate = (icmp_ln75)> <Delay = 5.59> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.59> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 156 [1/1] (0.00ns)   --->   "%trunc_ln78_6 = partselect i17 @_ssdm_op_PartSelect.i17.i33.i32.i32, i33 %mul_ln78_6, i32 16, i32 32" [receiver.cpp:78]   --->   Operation 156 'partselect' 'trunc_ln78_6' <Predicate = (icmp_ln75)> <Delay = 0.00>
ST_3 : Operation 157 [1/1] (0.00ns)   --->   "%sext_ln78_7 = sext i18 %delay_line_Q_7_load" [receiver.cpp:78]   --->   Operation 157 'sext' 'sext_ln78_7' <Predicate = (icmp_ln75)> <Delay = 0.00>
ST_3 : Operation 158 [1/1] (5.59ns)   --->   "%mul_ln78_7 = mul i33 %sext_ln78_7, i33 %sext_ln77_15" [receiver.cpp:78]   --->   Operation 158 'mul' 'mul_ln78_7' <Predicate = (icmp_ln75)> <Delay = 5.59> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.59> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 159 [1/1] (0.00ns)   --->   "%trunc_ln78_7 = partselect i17 @_ssdm_op_PartSelect.i17.i33.i32.i32, i33 %mul_ln78_7, i32 16, i32 32" [receiver.cpp:78]   --->   Operation 159 'partselect' 'trunc_ln78_7' <Predicate = (icmp_ln75)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 2.32>
ST_4 : Operation 160 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 160 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 161 [1/1] (0.00ns)   --->   "%specloopname_ln75 = specloopname void @_ssdm_op_SpecLoopName, void @empty_21" [receiver.cpp:75]   --->   Operation 161 'specloopname' 'specloopname_ln75' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 162 [1/1] (0.00ns)   --->   "%filt_I_addr_1 = getelementptr i17 %filt_I, i64 0, i64 %zext_ln75" [receiver.cpp:77]   --->   Operation 162 'getelementptr' 'filt_I_addr_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 163 [1/1] (2.32ns)   --->   "%store_ln77 = store i17 %trunc_ln, i5 %filt_I_addr_1" [receiver.cpp:77]   --->   Operation 163 'store' 'store_ln77' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 17> <Depth = 25> <RAM>
ST_4 : Operation 164 [1/1] (0.00ns)   --->   "%filt_Q_addr_1 = getelementptr i17 %filt_Q, i64 0, i64 %zext_ln75" [receiver.cpp:78]   --->   Operation 164 'getelementptr' 'filt_Q_addr_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 165 [1/1] (2.32ns)   --->   "%store_ln78 = store i17 %trunc_ln1, i5 %filt_Q_addr_1" [receiver.cpp:78]   --->   Operation 165 'store' 'store_ln78' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 17> <Depth = 25> <RAM>
ST_4 : Operation 166 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 24, i64 24, i64 24"   --->   Operation 166 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 167 [1/1] (0.00ns)   --->   "%filt_I_1_addr = getelementptr i17 %filt_I_1, i64 0, i64 %zext_ln75" [receiver.cpp:77]   --->   Operation 167 'getelementptr' 'filt_I_1_addr' <Predicate = (icmp_ln75)> <Delay = 0.00>
ST_4 : Operation 168 [1/1] (0.00ns)   --->   "%filt_Q_1_addr = getelementptr i17 %filt_Q_1, i64 0, i64 %zext_ln75" [receiver.cpp:78]   --->   Operation 168 'getelementptr' 'filt_Q_1_addr' <Predicate = (icmp_ln75)> <Delay = 0.00>
ST_4 : Operation 169 [1/1] (0.00ns)   --->   "%filt_I_2_addr = getelementptr i17 %filt_I_2, i64 0, i64 %zext_ln75" [receiver.cpp:77]   --->   Operation 169 'getelementptr' 'filt_I_2_addr' <Predicate = (icmp_ln75)> <Delay = 0.00>
ST_4 : Operation 170 [1/1] (0.00ns)   --->   "%filt_Q_2_addr = getelementptr i17 %filt_Q_2, i64 0, i64 %zext_ln75" [receiver.cpp:78]   --->   Operation 170 'getelementptr' 'filt_Q_2_addr' <Predicate = (icmp_ln75)> <Delay = 0.00>
ST_4 : Operation 171 [1/1] (0.00ns)   --->   "%filt_I_3_addr = getelementptr i17 %filt_I_3, i64 0, i64 %zext_ln75" [receiver.cpp:77]   --->   Operation 171 'getelementptr' 'filt_I_3_addr' <Predicate = (icmp_ln75)> <Delay = 0.00>
ST_4 : Operation 172 [1/1] (0.00ns)   --->   "%filt_Q_3_addr = getelementptr i17 %filt_Q_3, i64 0, i64 %zext_ln75" [receiver.cpp:78]   --->   Operation 172 'getelementptr' 'filt_Q_3_addr' <Predicate = (icmp_ln75)> <Delay = 0.00>
ST_4 : Operation 173 [1/1] (0.00ns)   --->   "%filt_I_4_addr = getelementptr i17 %filt_I_4, i64 0, i64 %zext_ln75" [receiver.cpp:77]   --->   Operation 173 'getelementptr' 'filt_I_4_addr' <Predicate = (icmp_ln75)> <Delay = 0.00>
ST_4 : Operation 174 [1/1] (0.00ns)   --->   "%filt_Q_4_addr = getelementptr i17 %filt_Q_4, i64 0, i64 %zext_ln75" [receiver.cpp:78]   --->   Operation 174 'getelementptr' 'filt_Q_4_addr' <Predicate = (icmp_ln75)> <Delay = 0.00>
ST_4 : Operation 175 [1/1] (0.00ns)   --->   "%filt_I_5_addr = getelementptr i17 %filt_I_5, i64 0, i64 %zext_ln75" [receiver.cpp:77]   --->   Operation 175 'getelementptr' 'filt_I_5_addr' <Predicate = (icmp_ln75)> <Delay = 0.00>
ST_4 : Operation 176 [1/1] (0.00ns)   --->   "%filt_Q_5_addr = getelementptr i17 %filt_Q_5, i64 0, i64 %zext_ln75" [receiver.cpp:78]   --->   Operation 176 'getelementptr' 'filt_Q_5_addr' <Predicate = (icmp_ln75)> <Delay = 0.00>
ST_4 : Operation 177 [1/1] (0.00ns)   --->   "%filt_I_6_addr = getelementptr i17 %filt_I_6, i64 0, i64 %zext_ln75" [receiver.cpp:77]   --->   Operation 177 'getelementptr' 'filt_I_6_addr' <Predicate = (icmp_ln75)> <Delay = 0.00>
ST_4 : Operation 178 [1/1] (0.00ns)   --->   "%filt_Q_6_addr = getelementptr i17 %filt_Q_6, i64 0, i64 %zext_ln75" [receiver.cpp:78]   --->   Operation 178 'getelementptr' 'filt_Q_6_addr' <Predicate = (icmp_ln75)> <Delay = 0.00>
ST_4 : Operation 179 [1/1] (0.00ns)   --->   "%filt_I_7_addr = getelementptr i17 %filt_I_7, i64 0, i64 %zext_ln75" [receiver.cpp:77]   --->   Operation 179 'getelementptr' 'filt_I_7_addr' <Predicate = (icmp_ln75)> <Delay = 0.00>
ST_4 : Operation 180 [1/1] (2.32ns)   --->   "%store_ln77 = store i17 %trunc_ln77_1, i5 %filt_I_1_addr" [receiver.cpp:77]   --->   Operation 180 'store' 'store_ln77' <Predicate = (icmp_ln75)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 17> <Depth = 25> <RAM>
ST_4 : Operation 181 [1/1] (2.32ns)   --->   "%store_ln77 = store i17 %trunc_ln77_2, i5 %filt_I_2_addr" [receiver.cpp:77]   --->   Operation 181 'store' 'store_ln77' <Predicate = (icmp_ln75)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 17> <Depth = 25> <RAM>
ST_4 : Operation 182 [1/1] (2.32ns)   --->   "%store_ln77 = store i17 %trunc_ln77_3, i5 %filt_I_3_addr" [receiver.cpp:77]   --->   Operation 182 'store' 'store_ln77' <Predicate = (icmp_ln75)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 17> <Depth = 25> <RAM>
ST_4 : Operation 183 [1/1] (2.32ns)   --->   "%store_ln77 = store i17 %trunc_ln77_4, i5 %filt_I_4_addr" [receiver.cpp:77]   --->   Operation 183 'store' 'store_ln77' <Predicate = (icmp_ln75)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 17> <Depth = 25> <RAM>
ST_4 : Operation 184 [1/1] (2.32ns)   --->   "%store_ln77 = store i17 %trunc_ln77_5, i5 %filt_I_5_addr" [receiver.cpp:77]   --->   Operation 184 'store' 'store_ln77' <Predicate = (icmp_ln75)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 17> <Depth = 25> <RAM>
ST_4 : Operation 185 [1/1] (2.32ns)   --->   "%store_ln77 = store i17 %trunc_ln77_6, i5 %filt_I_6_addr" [receiver.cpp:77]   --->   Operation 185 'store' 'store_ln77' <Predicate = (icmp_ln75)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 17> <Depth = 25> <RAM>
ST_4 : Operation 186 [1/1] (2.32ns)   --->   "%store_ln77 = store i17 %trunc_ln77_7, i5 %filt_I_7_addr" [receiver.cpp:77]   --->   Operation 186 'store' 'store_ln77' <Predicate = (icmp_ln75)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 17> <Depth = 25> <RAM>
ST_4 : Operation 187 [1/1] (0.00ns)   --->   "%filt_Q_7_addr = getelementptr i17 %filt_Q_7, i64 0, i64 %zext_ln75" [receiver.cpp:78]   --->   Operation 187 'getelementptr' 'filt_Q_7_addr' <Predicate = (icmp_ln75)> <Delay = 0.00>
ST_4 : Operation 188 [1/1] (2.32ns)   --->   "%store_ln78 = store i17 %trunc_ln78_1, i5 %filt_Q_1_addr" [receiver.cpp:78]   --->   Operation 188 'store' 'store_ln78' <Predicate = (icmp_ln75)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 17> <Depth = 25> <RAM>
ST_4 : Operation 189 [1/1] (2.32ns)   --->   "%store_ln78 = store i17 %trunc_ln78_2, i5 %filt_Q_2_addr" [receiver.cpp:78]   --->   Operation 189 'store' 'store_ln78' <Predicate = (icmp_ln75)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 17> <Depth = 25> <RAM>
ST_4 : Operation 190 [1/1] (2.32ns)   --->   "%store_ln78 = store i17 %trunc_ln78_3, i5 %filt_Q_3_addr" [receiver.cpp:78]   --->   Operation 190 'store' 'store_ln78' <Predicate = (icmp_ln75)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 17> <Depth = 25> <RAM>
ST_4 : Operation 191 [1/1] (2.32ns)   --->   "%store_ln78 = store i17 %trunc_ln78_4, i5 %filt_Q_4_addr" [receiver.cpp:78]   --->   Operation 191 'store' 'store_ln78' <Predicate = (icmp_ln75)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 17> <Depth = 25> <RAM>
ST_4 : Operation 192 [1/1] (2.32ns)   --->   "%store_ln78 = store i17 %trunc_ln78_5, i5 %filt_Q_5_addr" [receiver.cpp:78]   --->   Operation 192 'store' 'store_ln78' <Predicate = (icmp_ln75)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 17> <Depth = 25> <RAM>
ST_4 : Operation 193 [1/1] (2.32ns)   --->   "%store_ln78 = store i17 %trunc_ln78_6, i5 %filt_Q_6_addr" [receiver.cpp:78]   --->   Operation 193 'store' 'store_ln78' <Predicate = (icmp_ln75)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 17> <Depth = 25> <RAM>
ST_4 : Operation 194 [1/1] (2.32ns)   --->   "%store_ln78 = store i17 %trunc_ln78_7, i5 %filt_Q_7_addr" [receiver.cpp:78]   --->   Operation 194 'store' 'store_ln78' <Predicate = (icmp_ln75)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 17> <Depth = 25> <RAM>
ST_4 : Operation 195 [1/1] (0.00ns)   --->   "%br_ln75 = br void %for.body43.0.split" [receiver.cpp:75]   --->   Operation 195 'br' 'br_ln75' <Predicate = (icmp_ln75)> <Delay = 0.00>
ST_4 : Operation 196 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 196 'ret' 'ret_ln0' <Predicate = (!icmp_ln75)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 8.000ns, clock uncertainty: 2.160ns.

 <State 1>: 3.503ns
The critical path consists of the following:
	'alloca' operation ('i') [34]  (0.000 ns)
	'load' operation ('i', receiver.cpp:75) on local variable 'i' [38]  (0.000 ns)
	'add' operation ('add_ln75', receiver.cpp:75) [198]  (1.915 ns)
	'store' operation ('store_ln75', receiver.cpp:75) of variable 'add_ln75', receiver.cpp:75 on local variable 'i' [199]  (1.588 ns)

 <State 2>: 3.254ns
The critical path consists of the following:
	'load' operation ('h_load_1', receiver.cpp:77) on array 'h' [71]  (3.254 ns)

 <State 3>: 5.593ns
The critical path consists of the following:
	'mul' operation ('mul_ln77_1', receiver.cpp:77) [73]  (5.593 ns)

 <State 4>: 2.322ns
The critical path consists of the following:
	'getelementptr' operation ('filt_I_addr_1', receiver.cpp:77) [52]  (0.000 ns)
	'store' operation ('store_ln77', receiver.cpp:77) of variable 'trunc_ln', receiver.cpp:77 on array 'filt_I' [53]  (2.322 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
