--------------------------------------------------------------------------------
Release 14.3 Trace  (lin64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

/opt/york/cs/net/xilinx-design-suite-14.3-x86_64-1/14.3/ISE_DS/ISE/bin/lin64/unwrapped/trce
-e 3 -xml system.twx system.ncd system.pcf

Design file:              system.ncd
Physical constraint file: system.pcf
Device,package,speed:     xc3s500e,fg320,-4 (PRODUCTION 1.27 2012-10-12)
Report level:             error report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2802 - Read 106 constraints.  If you are experiencing memory or 
   runtime issues it may help to consolidate some of these constraints.  For 
   more details please do a search for "timing:2802" at 
   http://www.xilinx.com/support.
INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more 
   information, see the TSI report.  Please consult the Xilinx Command Line 
   Tools User Guide for information on generating a TSI report.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.

================================================================================
Timing constraint: NET "fpga_0_Ethernet_MAC_PHY_tx_clk_pin_IBUF" MAXSKEW = 5 
ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net skew is   1.333ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "fpga_0_Ethernet_MAC_PHY_tx_clk_pin_IBUF" PERIOD = 40 ns 
HIGH 14 ns;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 131 paths analyzed, 67 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   9.087ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "fpga_0_Ethernet_MAC_PHY_rx_clk_pin_IBUF" MAXSKEW = 5 
ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net skew is   1.195ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "fpga_0_Ethernet_MAC_PHY_rx_clk_pin_IBUF" PERIOD = 40 ns 
HIGH 14 ns;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 137 paths analyzed, 124 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  13.448ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET         
"DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_path/
data_read_controller/rst_dqs_div"         MAXDELAY = 2.5 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   2.392ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET         
"DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_path/
fifo_0_wr_en<0>"         MAXDELAY = 2 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   1.556ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET         
"DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_path/
fifo_0_wr_en<1>"         MAXDELAY = 2 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   1.909ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET         
"DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_path/
fifo_1_wr_en<0>"         MAXDELAY = 2 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   1.435ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET         
"DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_path/
fifo_1_wr_en<1>"         MAXDELAY = 2 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   1.517ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET         
"DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_path/
data_read/fifo_0_wr_addr_out<0><0>"         MAXDELAY = 2 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   1.546ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET         
"DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_path/
data_read/fifo_0_wr_addr_out<0><2>"         MAXDELAY = 2 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   1.835ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET         
"DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_path/
data_read/fifo_0_wr_addr_out<0><3>"         MAXDELAY = 2 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   1.880ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET         
"DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_path/
data_read/fifo_0_wr_addr_out<0><1>"         MAXDELAY = 2 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   1.662ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET         
"DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_path/
data_read/fifo_1_wr_addr_out<0><0>"         MAXDELAY = 2 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   1.694ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET         
"DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_path/
data_read/fifo_1_wr_addr_out<0><2>"         MAXDELAY = 2 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   1.599ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET         
"DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_path/
data_read/fifo_1_wr_addr_out<0><3>"         MAXDELAY = 2 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   1.392ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET         
"DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_path/
data_read/fifo_1_wr_addr_out<0><1>"         MAXDELAY = 2 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   1.980ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET         
"DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_path/
data_read/fifo_0_wr_addr_out<1><0>"         MAXDELAY = 2 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   1.708ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET         
"DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_path/
data_read/fifo_0_wr_addr_out<1><2>"         MAXDELAY = 2 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   1.858ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET         
"DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_path/
data_read/fifo_0_wr_addr_out<1><3>"         MAXDELAY = 2 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   1.890ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET         
"DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_path/
data_read/fifo_0_wr_addr_out<1><1>"         MAXDELAY = 2 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   1.728ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET         
"DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_path/
data_read/fifo_1_wr_addr_out<1><0>"         MAXDELAY = 2 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   1.548ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET         
"DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_path/
data_read/fifo_1_wr_addr_out<1><2>"         MAXDELAY = 2 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   1.365ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET         
"DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_path/
data_read/fifo_1_wr_addr_out<1><3>"         MAXDELAY = 2 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   1.650ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET         
"DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_path/
data_read/fifo_1_wr_addr_out<1><1>"         MAXDELAY = 2 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   1.998ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET 
"DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/dq<8>"         
MAXDELAY = 0.48 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.418ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET         
"DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_path/
dqs_delayed_col1<1>"         MAXDELAY = 1 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.373ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET         
"DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_path/
data_read/fifo_0_data_out<8>"         MAXDELAY = 2 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   1.019ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET 
"DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/dq<9>"         
MAXDELAY = 0.48 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.469ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET         
"DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_path/
dqs_delayed_col0<1>"         MAXDELAY = 1 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.373ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET         
"DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_path/
data_read/fifo_0_data_out<9>"         MAXDELAY = 2 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   1.318ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET 
"DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/dq<10>"         
MAXDELAY = 0.48 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.418ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET         
"DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_path/
data_read/fifo_0_data_out<10>"         MAXDELAY = 2 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   1.012ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET 
"DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/dq<11>"         
MAXDELAY = 0.48 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.469ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET         
"DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_path/
data_read/fifo_0_data_out<11>"         MAXDELAY = 2 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   1.055ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET 
"DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/dq<12>"         
MAXDELAY = 0.48 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.418ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET         
"DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_path/
data_read/fifo_0_data_out<12>"         MAXDELAY = 2 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.616ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET 
"DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/dq<13>"         
MAXDELAY = 0.48 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.469ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET         
"DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_path/
data_read/fifo_0_data_out<13>"         MAXDELAY = 2 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.971ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET 
"DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/dq<14>"         
MAXDELAY = 0.48 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.418ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET         
"DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_path/
data_read/fifo_0_data_out<14>"         MAXDELAY = 2 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   1.158ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET 
"DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/dq<15>"         
MAXDELAY = 0.48 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.469ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET         
"DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_path/
data_read/fifo_0_data_out<15>"         MAXDELAY = 2 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.655ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET         
"DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_path/
data_read/fifo_1_data_out<8>"         MAXDELAY = 2 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   1.389ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET         
"DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_path/
data_read/fifo_1_data_out<9>"         MAXDELAY = 2 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   1.422ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET         
"DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_path/
data_read/fifo_1_data_out<10>"         MAXDELAY = 2 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   1.039ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET         
"DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_path/
data_read/fifo_1_data_out<11>"         MAXDELAY = 2 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   1.605ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET         
"DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_path/
data_read/fifo_1_data_out<12>"         MAXDELAY = 2 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.625ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET         
"DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_path/
data_read/fifo_1_data_out<13>"         MAXDELAY = 2 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.740ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET         
"DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_path/
data_read/fifo_1_data_out<14>"         MAXDELAY = 2 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   1.409ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET         
"DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_path/
data_read/fifo_1_data_out<15>"         MAXDELAY = 2 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.684ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET 
"DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/dq<0>"         
MAXDELAY = 0.48 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.469ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET         
"DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_path/
dqs_delayed_col0<0>"         MAXDELAY = 1 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.371ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET         
"DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_path/
data_read/fifo_0_data_out<0>"         MAXDELAY = 2 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   1.043ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET 
"DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/dq<1>"         
MAXDELAY = 0.48 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.418ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET         
"DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_path/
dqs_delayed_col1<0>"         MAXDELAY = 1 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.371ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET         
"DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_path/
data_read/fifo_0_data_out<1>"         MAXDELAY = 2 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.655ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET 
"DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/dq<2>"         
MAXDELAY = 0.48 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.418ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET         
"DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_path/
data_read/fifo_0_data_out<2>"         MAXDELAY = 2 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.617ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET 
"DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/dq<3>"         
MAXDELAY = 0.48 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.469ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET         
"DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_path/
data_read/fifo_0_data_out<3>"         MAXDELAY = 2 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.441ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET 
"DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/dq<4>"         
MAXDELAY = 0.48 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.469ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET         
"DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_path/
data_read/fifo_0_data_out<4>"         MAXDELAY = 2 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.440ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET 
"DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/dq<5>"         
MAXDELAY = 0.48 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.418ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET         
"DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_path/
data_read/fifo_0_data_out<5>"         MAXDELAY = 2 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.440ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET 
"DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/dq<6>"         
MAXDELAY = 0.48 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.418ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET         
"DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_path/
data_read/fifo_0_data_out<6>"         MAXDELAY = 2 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.683ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET 
"DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/dq<7>"         
MAXDELAY = 0.48 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.469ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET         
"DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_path/
data_read/fifo_0_data_out<7>"         MAXDELAY = 2 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.646ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET         
"DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_path/
data_read/fifo_1_data_out<0>"         MAXDELAY = 2 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   1.016ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET         
"DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_path/
data_read/fifo_1_data_out<1>"         MAXDELAY = 2 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   1.244ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET         
"DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_path/
data_read/fifo_1_data_out<2>"         MAXDELAY = 2 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.440ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET         
"DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_path/
data_read/fifo_1_data_out<3>"         MAXDELAY = 2 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   1.403ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET         
"DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_path/
data_read/fifo_1_data_out<4>"         MAXDELAY = 2 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   1.048ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET         
"DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_path/
data_read/fifo_1_data_out<5>"         MAXDELAY = 2 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.772ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET         
"DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_path/
data_read/fifo_1_data_out<6>"         MAXDELAY = 2 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   1.152ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET         
"DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_path/
data_read/fifo_1_data_out<7>"         MAXDELAY = 2 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   1.320ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET         
"DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_path/
data_read_controller/gen_dqs[1]..u_dqs_delay_col0/delay5"         MAXDELAY = 
0.2 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.119ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET         
"DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_path/
data_read_controller/gen_dqs[1]..u_dqs_delay_col0/delay3"         MAXDELAY = 
0.2 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.110ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET         
"DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_path/
data_read_controller/gen_dqs[1]..u_dqs_delay_col0/delay4"         MAXDELAY = 
0.2 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.075ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET         
"DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/
dqs_int_delay_in<1>"         MAXDELAY = 0.48 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.390ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET         
"DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_path/
data_read_controller/gen_dqs[1]..u_dqs_delay_col0/delay2"         MAXDELAY = 
0.2 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.195ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET         
"DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_path/
data_read_controller/gen_dqs[1]..u_dqs_delay_col1/delay5"         MAXDELAY = 
0.2 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.119ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET         
"DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_path/
data_read_controller/gen_dqs[1]..u_dqs_delay_col1/delay3"         MAXDELAY = 
0.2 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.110ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET         
"DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_path/
data_read_controller/gen_dqs[1]..u_dqs_delay_col1/delay4"         MAXDELAY = 
0.2 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.075ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET         
"DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_path/
data_read_controller/gen_dqs[1]..u_dqs_delay_col1/delay2"         MAXDELAY = 
0.2 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.195ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET         
"DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_path/
data_read_controller/gen_dqs[0]..u_dqs_delay_col0/delay5"         MAXDELAY = 
0.2 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.119ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET         
"DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_path/
data_read_controller/gen_dqs[0]..u_dqs_delay_col0/delay3"         MAXDELAY = 
0.2 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.110ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET         
"DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_path/
data_read_controller/gen_dqs[0]..u_dqs_delay_col0/delay4"         MAXDELAY = 
0.2 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.075ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET         
"DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/
dqs_int_delay_in<0>"         MAXDELAY = 0.48 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.390ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET         
"DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_path/
data_read_controller/gen_dqs[0]..u_dqs_delay_col0/delay2"         MAXDELAY = 
0.2 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.195ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET         
"DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_path/
data_read_controller/gen_dqs[0]..u_dqs_delay_col1/delay5"         MAXDELAY = 
0.2 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.119ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET         
"DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_path/
data_read_controller/gen_dqs[0]..u_dqs_delay_col1/delay3"         MAXDELAY = 
0.2 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.110ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET         
"DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_path/
data_read_controller/gen_dqs[0]..u_dqs_delay_col1/delay4"         MAXDELAY = 
0.2 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.075ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET         
"DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_path/
data_read_controller/gen_dqs[0]..u_dqs_delay_col1/delay2"         MAXDELAY = 
0.2 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.195ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET         
"DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_path/
data_read_controller/.rst_dqs_div_delayed/delay5"         MAXDELAY = 2 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.072ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TSTXOUT_Ethernet_MAC = MAXDELAY FROM TIMEGRP 
"TXCLK_GRP_Ethernet_MAC" TO         TIMEGRP "PADS" 10 ns;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 5 paths analyzed, 5 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   2.912ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 50 MHz HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 3 paths analyzed, 3 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   6.000ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_clk1_clk2 = MAXDELAY FROM TIMEGRP "clk1" TO TIMEGRP 
"clk2" 10 ns         DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 87 paths analyzed, 62 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   8.738ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_clk2_clk1 = MAXDELAY FROM TIMEGRP "clk2" TO TIMEGRP 
"clk1" 10 ns         DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 34 paths analyzed, 10 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   6.896ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_clock_generator_0_clock_generator_0_SIG_DCM1_CLK0 = 
PERIOD TIMEGRP         "clock_generator_0_clock_generator_0_SIG_DCM1_CLK0" 
TS_sys_clk_pin         HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 702090 paths analyzed, 18638 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  19.578ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_clock_generator_0_clock_generator_0_SIG_DCM1_CLK2X = 
PERIOD TIMEGRP         "clock_generator_0_clock_generator_0_SIG_DCM1_CLK2X" 
TS_sys_clk_pin *         2 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 3 paths analyzed, 3 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   4.800ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_clock_generator_0_clock_generator_0_SIG_DCM1_CLKDV = 
PERIOD TIMEGRP         "clock_generator_0_clock_generator_0_SIG_DCM1_CLKDV" 
TS_sys_clk_pin /         2 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 936 paths analyzed, 237 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   8.188ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_clock_generator_0_clock_generator_0_SIG_DCM0_CLK0 = 
PERIOD TIMEGRP         "clock_generator_0_clock_generator_0_SIG_DCM0_CLK0"      
   TS_clock_generator_0_clock_generator_0_SIG_DCM1_CLK2X HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 9522 paths analyzed, 2689 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   9.889ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_clock_generator_0_clock_generator_0_SIG_DCM0_CLK90 = 
PERIOD TIMEGRP         "clock_generator_0_clock_generator_0_SIG_DCM0_CLK90"     
    TS_clock_generator_0_clock_generator_0_SIG_DCM1_CLK2X PHASE 2.5 ns         
HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 533 paths analyzed, 437 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   8.650ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: OFFSET = IN 6 ns BEFORE COMP 
"fpga_0_Ethernet_MAC_PHY_rx_clk_pin";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 6 paths analyzed, 6 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Offset is  -0.482ns.
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_sys_clk_pin
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_sys_clk_pin                 |     20.000ns|      6.000ns|     19.778ns|            0|            0|            3|       713084|
| TS_clock_generator_0_clock_gen|     20.000ns|     19.578ns|          N/A|            0|            0|       702090|            0|
| erator_0_SIG_DCM1_CLK0        |             |             |             |             |             |             |             |
| TS_clock_generator_0_clock_gen|     10.000ns|      4.800ns|      9.889ns|            0|            0|            3|        10055|
| erator_0_SIG_DCM1_CLK2X       |             |             |             |             |             |             |             |
|  TS_clock_generator_0_clock_ge|     10.000ns|      9.889ns|          N/A|            0|            0|         9522|            0|
|  nerator_0_SIG_DCM0_CLK0      |             |             |             |             |             |             |             |
|  TS_clock_generator_0_clock_ge|     10.000ns|      8.650ns|          N/A|            0|            0|          533|            0|
|  nerator_0_SIG_DCM0_CLK90     |             |             |             |             |             |             |             |
| TS_clock_generator_0_clock_gen|     40.000ns|      8.188ns|          N/A|            0|            0|          936|            0|
| erator_0_SIG_DCM1_CLKDV       |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock fpga_0_Ethernet_MAC_PHY_rx_clk_pin
--------------------------------------+------------+------------+---------------------------------------+--------+
                                      |Max Setup to|Max Hold to |                                       | Clock  |
Source                                | clk (edge) | clk (edge) |Internal Clock(s)                      | Phase  |
--------------------------------------+------------+------------+---------------------------------------+--------+
fpga_0_Ethernet_MAC_PHY_dv_pin        |   -0.482(R)|    2.433(R)|fpga_0_Ethernet_MAC_PHY_rx_clk_pin_IBUF|   0.000|
fpga_0_Ethernet_MAC_PHY_rx_data_pin<0>|   -1.097(R)|    3.202(R)|fpga_0_Ethernet_MAC_PHY_rx_clk_pin_IBUF|   0.000|
fpga_0_Ethernet_MAC_PHY_rx_data_pin<1>|   -0.793(R)|    2.821(R)|fpga_0_Ethernet_MAC_PHY_rx_clk_pin_IBUF|   0.000|
fpga_0_Ethernet_MAC_PHY_rx_data_pin<2>|   -0.793(R)|    2.821(R)|fpga_0_Ethernet_MAC_PHY_rx_clk_pin_IBUF|   0.000|
fpga_0_Ethernet_MAC_PHY_rx_data_pin<3>|   -0.896(R)|    2.950(R)|fpga_0_Ethernet_MAC_PHY_rx_clk_pin_IBUF|   0.000|
fpga_0_Ethernet_MAC_PHY_rx_er_pin     |   -0.896(R)|    2.950(R)|fpga_0_Ethernet_MAC_PHY_rx_clk_pin_IBUF|   0.000|
--------------------------------------+------------+------------+---------------------------------------+--------+

Clock fpga_0_Ethernet_MAC_PHY_tx_clk_pin to Pad
--------------------------------------+------------+---------------------------------------+--------+
                                      | clk (edge) |                                       | Clock  |
Destination                           |   to PAD   |Internal Clock(s)                      | Phase  |
--------------------------------------+------------+---------------------------------------+--------+
fpga_0_Ethernet_MAC_PHY_tx_data_pin<0>|    6.794(R)|fpga_0_Ethernet_MAC_PHY_tx_clk_pin_IBUF|   0.000|
fpga_0_Ethernet_MAC_PHY_tx_data_pin<1>|    6.875(R)|fpga_0_Ethernet_MAC_PHY_tx_clk_pin_IBUF|   0.000|
fpga_0_Ethernet_MAC_PHY_tx_data_pin<2>|    6.513(R)|fpga_0_Ethernet_MAC_PHY_tx_clk_pin_IBUF|   0.000|
fpga_0_Ethernet_MAC_PHY_tx_data_pin<3>|    6.513(R)|fpga_0_Ethernet_MAC_PHY_tx_clk_pin_IBUF|   0.000|
fpga_0_Ethernet_MAC_PHY_tx_en_pin     |    7.450(R)|fpga_0_Ethernet_MAC_PHY_tx_clk_pin_IBUF|   0.000|
--------------------------------------+------------+---------------------------------------+--------+

Clock to Setup on destination clock fpga_0_Ethernet_MAC_PHY_rx_clk_pin
----------------------------------+---------+---------+---------+---------+
                                  | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                      |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------------------------+---------+---------+---------+---------+
fpga_0_Ethernet_MAC_PHY_rx_clk_pin|         |         |    4.707|    4.354|
----------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock fpga_0_Ethernet_MAC_PHY_tx_clk_pin
----------------------------------+---------+---------+---------+---------+
                                  | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                      |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------------------------+---------+---------+---------+---------+
fpga_0_Ethernet_MAC_PHY_tx_clk_pin|         |    5.907|         |    5.816|
----------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock fpga_0_clk_1_sys_clk_pin
------------------------+---------+---------+---------+---------+
                        | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock            |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------+---------+---------+---------+---------+
fpga_0_clk_1_sys_clk_pin|   19.578|    4.142|    5.547|    7.417|
------------------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 713487 paths, 94 nets, and 42006 connections

Design statistics:
   Minimum period:  19.578ns   (Maximum frequency:  51.078MHz)
   Maximum path delay from/to any node:   8.738ns
   Maximum net skew:   1.333ns
   Maximum net delay:   2.392ns


Analysis completed Thu May 15 11:12:25 2014 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 496 MB



