MIG: 00:12:46 : Running customizer.xit
MIG: 00:12:46 : ################# RUNNING MIG INTERACTIVE ###################
MIG: 00:12:46 : Writing IN file for 'system_mig_7series_0_0'...compDirPath: d:/Xilinx/Vivado/2017.4/data/ip/xilinx/mig_7series_v4_0... instDirPath: c:/Users/sangm/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-8748-MY-LAPTOP/coregen/system_mig_7series_0_0
MIG: 00:12:46 : synp_flow:  -- synthesis_mode: Other
MIG: 00:12:46 : outputDirectory: c:/Users/sangm/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-8748-MY-LAPTOP/coregen/system_mig_7series_0_0/_tmp/
MIG: 00:12:46 : vivado_mode: xpg_bd
MIG: 00:12:46 :  locked false  
MIG: 00:12:46 : HDL Language: Verilog
MIG: 00:12:46 : compInfo: false
MIG: 00:12:46 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 00:12:46 : xilinx_path: D:/Xilinx/Vivado/2017.4/ids_lite/ISE
MIG: 00:12:46 : I am in catch area
MIG: 00:12:46 : Running D:/Xilinx/Vivado/2017.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp c:/Users/sangm/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-8748-MY-LAPTOP/coregen/system_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Users/sangm/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-8748-MY-LAPTOP/coregen/system_mig_7series_0_0/xil_txt.out ... 
MIG: 00:54:26 : Prasad before: xmlPropertyPrj -- .prj
MIG: 00:54:26 : Prasad After: xmlPropertyPrj -- mig_a.prj
MIG: 00:54:26 : XML_INPUT_FILE: c:/Users/sangm/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-8748-MY-LAPTOP/coregen/system_mig_7series_0_0/mig_a.prj
MIG: 00:54:26 : Component_Name: system_mig_7series_0_0
MIG: 00:54:26 : Moving system_mig_7series_0_0 ...
MIG: 00:54:26 : Moving system_mig_7series_0_0.veo ...
MIG: 00:54:26 : Moving system_mig_7series_0_0_xmdf.tcl ...
MIG: 00:54:26 : Sending back 0
MIG: 00:54:31 : xml_input_file: mig_a.prj
MIG: 00:54:31 : Absolute path of xml_input_file: d:/sangm/Documents/UCSB/4th Year/Fall/ECE 253/ECE-253-Final-Project/ECE 253 Final Project/ECE 253 Final Project.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/mig_a.prj
MIG: 00:54:31 : xml_input_file: mig_a.prj
MIG: 00:54:31 : Absolute path of xml_input_file: d:/sangm/Documents/UCSB/4th Year/Fall/ECE 253/ECE-253-Final-Project/ECE 253 Final Project/ECE 253 Final Project.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/mig_a.prj
MIG: 00:54:31 : In updateAllModelParams
MIG: 00:54:31 : IGN:     <ModuleName>system_mig_7series_0_0</ModuleName> <==>     <ModuleName>system_mig_7series_0_0</ModuleName> 
MIG: 00:54:31 : IGN:         <InputClkFreq>100</InputClkFreq> <==>         <InputClkFreq>100</InputClkFreq> 
MIG: 00:54:31 : XGUI hdlLanguage: Verilog
MIG: 00:54:31 : xgui vivado_mode: xpg_bd
MIG: 00:54:31 : xgui hdlLanguage: Verilog -- hdlExt: v
MIG: 00:54:31 : Reading D:/sangm/Documents/UCSB/4th Year/Fall/ECE 253/ECE-253-Final-Project/ECE 253 Final Project/ECE 253 Final Project.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/system_mig_7series_0_0_mig.v ...
MIG: 00:54:34 : 1
MIG: 00:54:34 : Inside fn mem: DDR2
MIG: 00:54:34 : detect_uiclk: 100000000
MIG: 00:54:34 : cntrl:  memtype: DDR2
MIG: 00:54:34 : 1200
MIG: 00:54:34 :  MMCM_VCO single ctrl param_name: MMCM_VCO --  possibleMaxVcoVal: 1200 
MIG: 00:54:34 : DDR2
MIG: 00:54:34 : 1
MIG: 00:54:34 : 100000000
MIG: 00:54:34 : 
MIG: 00:54:34 :  polarity_value: 1
MIG: 00:54:34 : 
MIG: 00:54:34 : 
MIG: 00:54:34 : cntrl:  memtype: DDR2
MIG: 00:54:34 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT0_EN --- "TRUE"
MIG: 00:54:34 : TRUE
MIG: 00:54:34 :  MMCM Enable Param: MMCM_CLKOUT0_EN ==> TRUE
MIG: 00:54:34 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT1_EN --- "FALSE"
MIG: 00:54:34 : 
MIG: 00:54:34 :  MMCM Enable Param: MMCM_CLKOUT1_EN ==> FALSE
MIG: 00:54:34 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT2_EN --- "FALSE"
MIG: 00:54:34 : 
MIG: 00:54:34 :  MMCM Enable Param: MMCM_CLKOUT2_EN ==> FALSE
MIG: 00:54:34 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT3_EN --- "FALSE"
MIG: 00:54:34 : 
MIG: 00:54:34 :  MMCM Enable Param: MMCM_CLKOUT3_EN ==> FALSE
MIG: 00:54:34 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT4_EN --- "FALSE"
MIG: 00:54:34 : 
MIG: 00:54:34 :  MMCM Enable Param: MMCM_CLKOUT4_EN ==> FALSE
MIG: 00:54:34 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT0_DIVIDE --- 6.000
MIG: 00:54:34 : possibleMaxVcoVal:: 1200 ---- paramName: MMCM_CLKOUT0_DIVIDE
MIG: 00:54:34 : 200000000
MIG: 00:54:34 :  MMCM Extra Param: MMCM_CLKOUT0_FREQ ==> 200000000
MIG: 00:54:34 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT1_DIVIDE --- 1
MIG: 00:54:34 : possibleMaxVcoVal:: 1200 ---- paramName: MMCM_CLKOUT1_DIVIDE
MIG: 00:54:34 : 1200000000
MIG: 00:54:34 :  MMCM Extra Param: MMCM_CLKOUT1_FREQ ==> 1200000000
MIG: 00:54:34 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT2_DIVIDE --- 1
MIG: 00:54:34 : possibleMaxVcoVal:: 1200 ---- paramName: MMCM_CLKOUT2_DIVIDE
MIG: 00:54:34 : 1200000000
MIG: 00:54:34 :  MMCM Extra Param: MMCM_CLKOUT2_FREQ ==> 1200000000
MIG: 00:54:34 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT3_DIVIDE --- 1
MIG: 00:54:34 : possibleMaxVcoVal:: 1200 ---- paramName: MMCM_CLKOUT3_DIVIDE
MIG: 00:54:34 : 1200000000
MIG: 00:54:34 :  MMCM Extra Param: MMCM_CLKOUT3_FREQ ==> 1200000000
MIG: 00:54:34 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT4_DIVIDE --- 1
MIG: 00:54:34 : possibleMaxVcoVal:: 1200 ---- paramName: MMCM_CLKOUT4_DIVIDE
MIG: 00:54:34 : 1200000000
MIG: 00:54:34 :  MMCM Extra Param: MMCM_CLKOUT4_FREQ ==> 1200000000
MIG: 00:54:34 :  Invalid Param: DDR2_RST_ACT_LOW ==> 1
MIG: 00:54:34 : 
MIG: 00:54:34 :  Valid Param: DDR2_BANK_WIDTH ==> 3
MIG: 00:54:34 : 
MIG: 00:54:34 :  Valid Param: DDR2_CK_WIDTH ==> 1
MIG: 00:54:34 :  Invalid Param: DDR2_COL_WIDTH ==> 10
MIG: 00:54:34 : 
MIG: 00:54:34 :  Valid Param: DDR2_CS_WIDTH ==> 1
MIG: 00:54:34 : 
MIG: 00:54:34 :  Valid Param: DDR2_nCS_PER_RANK ==> 1
MIG: 00:54:34 : 
MIG: 00:54:34 :  Valid Param: DDR2_CKE_WIDTH ==> 1
MIG: 00:54:35 :  Invalid Param: DDR2_DATA_BUF_ADDR_WIDTH ==> 4
MIG: 00:54:35 :  Invalid Param: DDR2_DQ_CNT_WIDTH ==> 4
MIG: 00:54:35 :  Invalid Param: DDR2_DQ_PER_DM ==> 8
MIG: 00:54:35 : 2
MIG: 00:54:35 :  Valid Param: DDR2_DM_WIDTH ==> 2
MIG: 00:54:35 : 16
MIG: 00:54:35 :  Valid Param: DDR2_DQ_WIDTH ==> 16
MIG: 00:54:35 : 2
MIG: 00:54:35 :  Valid Param: DDR2_DQS_WIDTH ==> 2
MIG: 00:54:35 : 
MIG: 00:54:35 :  Valid Param: DDR2_DQS_CNT_WIDTH ==> 1
MIG: 00:54:35 :  Invalid Param: DDR2_DRAM_WIDTH ==> 8
MIG: 00:54:35 : 
MIG: 00:54:35 :  Valid Param: ECC ==> OFF
MIG: 00:54:35 : 16
MIG: 00:54:35 :  Valid Param: DDR2_DATA_WIDTH ==> 16
MIG: 00:54:35 :  Invalid Param: ECC_TEST ==> "OFF"
MIG: 00:54:35 :  Invalid Param: DDR2_PAYLOAD_WIDTH ==> (ECC_TEST == "OFF") ? DATA_WIDTH : DQ_WIDTH
MIG: 00:54:35 :  Invalid Param: DDR2_MEM_ADDR_ORDER ==> "BANK_ROW_COLUMN"
MIG: 00:54:35 :  Invalid Param: DDR2_nBANK_MACHS ==> 4
MIG: 00:54:35 :  Invalid Param: DDR2_RANKS ==> 1
MIG: 00:54:35 : 
MIG: 00:54:35 :  Valid Param: DDR2_ODT_WIDTH ==> 1
MIG: 00:54:35 : 13
MIG: 00:54:35 :  Valid Param: DDR2_ROW_WIDTH ==> 13
MIG: 00:54:35 : 27
MIG: 00:54:35 :  Valid Param: DDR2_ADDR_WIDTH ==> 27
MIG: 00:54:35 : 
MIG: 00:54:35 :  Valid Param: DDR2_USE_CS_PORT ==> 1
MIG: 00:54:35 : 
MIG: 00:54:35 :  Valid Param: DDR2_USE_DM_PORT ==> 1
MIG: 00:54:35 : 
MIG: 00:54:35 :  Valid Param: DDR2_USE_ODT_PORT ==> 1
MIG: 00:54:35 :  Invalid Param: DDR2_PHY_CONTROL_MASTER_BANK ==> 0
MIG: 00:54:35 :  Invalid Param: DDR2_MEM_DENSITY ==> "1Gb"
MIG: 00:54:35 :  Invalid Param: DDR2_MEM_SPEEDGRADE ==> "25E"
MIG: 00:54:35 :  Invalid Param: DDR2_MEM_DEVICE_WIDTH ==> 16
MIG: 00:54:35 :  Invalid Param: DDR2_AL ==> "0"
MIG: 00:54:35 :  Invalid Param: DDR2_nAL ==> 0
MIG: 00:54:35 :  Invalid Param: DDR2_BURST_MODE ==> "8"
MIG: 00:54:35 :  Invalid Param: DDR2_BURST_TYPE ==> "SEQ"
MIG: 00:54:35 :  Invalid Param: DDR2_CL ==> 3
MIG: 00:54:35 :  Invalid Param: DDR2_OUTPUT_DRV ==> "HIGH"
MIG: 00:54:35 :  Invalid Param: DDR2_RTT_NOM ==> "50"
MIG: 00:54:35 :  Invalid Param: DDR2_ADDR_CMD_MODE ==> "1T"
MIG: 00:54:35 : 
MIG: 00:54:35 :  Valid Param: DDR2_REG_CTRL ==> OFF
MIG: 00:54:35 :  Invalid Param: DDR2_CLKIN_PERIOD ==> 10000
MIG: 00:54:35 :  Invalid Param: DDR2_CLKFBOUT_MULT ==> 8
MIG: 00:54:35 :  Invalid Param: DDR2_DIVCLK_DIVIDE ==> 1
MIG: 00:54:35 :  Invalid Param: DDR2_CLKOUT0_PHASE ==> 0.0
MIG: 00:54:35 :  Invalid Param: DDR2_CLKOUT0_DIVIDE ==> 2
MIG: 00:54:35 :  Invalid Param: DDR2_CLKOUT1_DIVIDE ==> 4
MIG: 00:54:35 :  Invalid Param: DDR2_CLKOUT2_DIVIDE ==> 64
MIG: 00:54:35 :  Invalid Param: DDR2_CLKOUT3_DIVIDE ==> 8
MIG: 00:54:35 :  Invalid Param: DDR2_MMCM_VCO ==> 1200
MIG: 00:54:35 :  Invalid Param: DDR2_MMCM_MULT_F ==> 12
MIG: 00:54:35 :  Invalid Param: DDR2_MMCM_DIVCLK_DIVIDE ==> 1
MIG: 00:54:35 :  Invalid Param: DDR2_MMCM_CLKOUT0_EN ==> "TRUE"
MIG: 00:54:35 :  Invalid Param: DDR2_MMCM_CLKOUT1_EN ==> "FALSE"
MIG: 00:54:35 :  Invalid Param: DDR2_MMCM_CLKOUT2_EN ==> "FALSE"
MIG: 00:54:35 :  Invalid Param: DDR2_MMCM_CLKOUT3_EN ==> "FALSE"
MIG: 00:54:35 :  Invalid Param: DDR2_MMCM_CLKOUT4_EN ==> "FALSE"
MIG: 00:54:35 :  Invalid Param: DDR2_MMCM_CLKOUT0_DIVIDE ==> 6.000
MIG: 00:54:35 :  Invalid Param: DDR2_MMCM_CLKOUT1_DIVIDE ==> 1
MIG: 00:54:35 :  Invalid Param: DDR2_MMCM_CLKOUT2_DIVIDE ==> 1
MIG: 00:54:35 :  Invalid Param: DDR2_MMCM_CLKOUT3_DIVIDE ==> 1
MIG: 00:54:35 :  Invalid Param: DDR2_MMCM_CLKOUT4_DIVIDE ==> 1
MIG: 00:54:36 :  Invalid Param: DDR2_tCKE ==> 7500
MIG: 00:54:36 :  Invalid Param: DDR2_tFAW ==> 45000
MIG: 00:54:36 :  Invalid Param: DDR2_tPRDI ==> 1_000_000
MIG: 00:54:36 :  Invalid Param: DDR2_tRAS ==> 40000
MIG: 00:54:36 :  Invalid Param: DDR2_tRCD ==> 15000
MIG: 00:54:36 :  Invalid Param: DDR2_tREFI ==> 7800000
MIG: 00:54:36 :  Invalid Param: DDR2_tRFC ==> 127500
MIG: 00:54:36 :  Invalid Param: DDR2_tRP ==> 12500
MIG: 00:54:36 :  Invalid Param: DDR2_tRRD ==> 10000
MIG: 00:54:36 :  Invalid Param: DDR2_tRTP ==> 7500
MIG: 00:54:36 :  Invalid Param: DDR2_tWTR ==> 7500
MIG: 00:54:36 :  Invalid Param: DDR2_tZQI ==> 128_000_000
MIG: 00:54:36 :  Invalid Param: DDR2_tZQCS ==> 64
MIG: 00:54:36 :  Invalid Param: DDR2_SIM_BYPASS_INIT_CAL ==> "OFF"
MIG: 00:54:36 :  Invalid Param: DDR2_SIMULATION ==> "FALSE"
MIG: 00:54:36 :  Invalid Param: DDR2_BYTE_LANES_B0 ==> 4'b1111
MIG: 00:54:36 :  Invalid Param: DDR2_BYTE_LANES_B1 ==> 4'b0000
MIG: 00:54:36 :  Invalid Param: DDR2_BYTE_LANES_B2 ==> 4'b0000
MIG: 00:54:36 :  Invalid Param: DDR2_BYTE_LANES_B3 ==> 4'b0000
MIG: 00:54:36 :  Invalid Param: DDR2_BYTE_LANES_B4 ==> 4'b0000
MIG: 00:54:36 :  Invalid Param: DDR2_DATA_CTL_B0 ==> 4'b0101
MIG: 00:54:36 :  Invalid Param: DDR2_DATA_CTL_B1 ==> 4'b0000
MIG: 00:54:36 :  Invalid Param: DDR2_DATA_CTL_B2 ==> 4'b0000
MIG: 00:54:36 :  Invalid Param: DDR2_DATA_CTL_B3 ==> 4'b0000
MIG: 00:54:36 :  Invalid Param: DDR2_DATA_CTL_B4 ==> 4'b0000
MIG: 00:54:36 :  Invalid Param: DDR2_PHY_0_BITLANES ==> 48'hFFC_3F7_FFF_3FE
MIG: 00:54:36 :  Invalid Param: DDR2_PHY_1_BITLANES ==> 48'h000_000_000_000
MIG: 00:54:36 :  Invalid Param: DDR2_PHY_2_BITLANES ==> 48'h000_000_000_000
MIG: 00:54:36 :  Invalid Param: DDR2_CK_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_03
MIG: 00:54:36 :  Invalid Param: DDR2_ADDR_MAP ==> 192'h000_000_000_010_033_01A_019_032_03A_034_018_036_012_011_017_015
MIG: 00:54:36 :  Invalid Param: DDR2_BANK_MAP ==> 36'h013_016_01B
MIG: 00:54:36 :  Invalid Param: DDR2_CAS_MAP ==> 12'h039
MIG: 00:54:36 :  Invalid Param: DDR2_CKE_ODT_BYTE_MAP ==> 8'h00
MIG: 00:54:36 :  Invalid Param: DDR2_CKE_MAP ==> 96'h000_000_000_000_000_000_000_038
MIG: 00:54:36 :  Invalid Param: DDR2_ODT_MAP ==> 96'h000_000_000_000_000_000_000_035
MIG: 00:54:36 :  Invalid Param: DDR2_CS_MAP ==> 120'h000_000_000_000_000_000_000_000_000_037
MIG: 00:54:36 :  Invalid Param: DDR2_PARITY_MAP ==> 12'h000
MIG: 00:54:36 :  Invalid Param: DDR2_RAS_MAP ==> 12'h014
MIG: 00:54:36 :  Invalid Param: DDR2_WE_MAP ==> 12'h03B
MIG: 00:54:36 :  Invalid Param: DDR2_DQS_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_02_00
MIG: 00:54:36 :  Invalid Param: DDR2_DATA0_MAP ==> 96'h008_004_009_007_005_001_006_003
MIG: 00:54:36 :  Invalid Param: DDR2_DATA1_MAP ==> 96'h022_028_020_024_027_025_026_021
MIG: 00:54:36 :  Invalid Param: DDR2_DATA2_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 00:54:36 :  Invalid Param: DDR2_DATA3_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 00:54:36 :  Invalid Param: DDR2_DATA4_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 00:54:36 :  Invalid Param: DDR2_DATA5_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 00:54:36 :  Invalid Param: DDR2_DATA6_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 00:54:36 :  Invalid Param: DDR2_DATA7_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 00:54:36 :  Invalid Param: DDR2_DATA8_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 00:54:36 :  Invalid Param: DDR2_DATA9_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 00:54:36 :  Invalid Param: DDR2_DATA10_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 00:54:36 :  Invalid Param: DDR2_DATA11_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 00:54:36 :  Invalid Param: DDR2_DATA12_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 00:54:36 :  Invalid Param: DDR2_DATA13_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 00:54:36 :  Invalid Param: DDR2_DATA14_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 00:54:36 :  Invalid Param: DDR2_DATA15_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 00:54:36 :  Invalid Param: DDR2_DATA16_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 00:54:36 :  Invalid Param: DDR2_DATA17_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 00:54:36 :  Invalid Param: DDR2_MASK0_MAP ==> 108'h000_000_000_000_000_000_000_029_002
MIG: 00:54:36 :  Invalid Param: DDR2_MASK1_MAP ==> 108'h000_000_000_000_000_000_000_000_000
MIG: 00:54:37 :  Invalid Param: DDR2_SLOT_0_CONFIG ==> 8'b0000_0001
MIG: 00:54:37 :  Invalid Param: DDR2_SLOT_1_CONFIG ==> 8'b0000_0000
MIG: 00:54:37 :  Invalid Param: DDR2_IBUF_LPWR_MODE ==> "OFF"
MIG: 00:54:37 :  Invalid Param: DDR2_DATA_IO_IDLE_PWRDWN ==> "ON"
MIG: 00:54:37 :  Invalid Param: DDR2_BANK_TYPE ==> "HR_IO"
MIG: 00:54:37 :  Invalid Param: DDR2_DATA_IO_PRIM_TYPE ==> "HR_LP"
MIG: 00:54:37 :  Invalid Param: DDR2_CKE_ODT_AUX ==> "FALSE"
MIG: 00:54:37 :  Invalid Param: DDR2_USER_REFRESH ==> "OFF"
MIG: 00:54:37 :  Invalid Param: DDR2_WRLVL ==> "OFF"
MIG: 00:54:37 :  Invalid Param: DDR2_ORDERING ==> "STRICT"
MIG: 00:54:37 :  Invalid Param: DDR2_CALIB_ROW_ADD ==> 16'h0000
MIG: 00:54:37 :  Invalid Param: DDR2_CALIB_COL_ADD ==> 12'h000
MIG: 00:54:37 :  Invalid Param: DDR2_CALIB_BA_ADD ==> 3'h0
MIG: 00:54:37 :  Invalid Param: DDR2_TCQ ==> 100
MIG: 00:54:37 :  Invalid Param: DDR2_IODELAY_GRP0 ==> "SYSTEM_MIG_7SERIES_0_0_IODELAY_MIG0"
MIG: 00:54:37 :  Invalid Param: DDR2_SYSCLK_TYPE ==> "SINGLE_ENDED"
MIG: 00:54:37 :  Invalid Param: DDR2_REFCLK_TYPE ==> "NO_BUFFER"
MIG: 00:54:37 :  Invalid Param: DDR2_SYS_RST_PORT ==> "FALSE"
MIG: 00:54:37 :  Invalid Param: DDR2_CMD_PIPE_PLUS1 ==> "ON"
MIG: 00:54:37 :  Invalid Param: DDR2_DRAM_TYPE ==> "DDR2"
MIG: 00:54:37 :  Invalid Param: DDR2_CAL_WIDTH ==> "HALF"
MIG: 00:54:37 :  Invalid Param: DDR2_STARVE_LIMIT ==> 2
MIG: 00:54:37 :  Invalid Param: DDR2_REFCLK_FREQ ==> 200.0
MIG: 00:54:37 :  Invalid Param: DDR2_DIFF_TERM_REFCLK ==> "TRUE"
MIG: 00:54:37 :  Invalid Param: DDR2_tCK ==> 5000
MIG: 00:54:37 : 
MIG: 00:54:37 :  Valid Param: DDR2_nCK_PER_CLK ==> 2
MIG: 00:54:37 :  Invalid Param: DDR2_DIFF_TERM_SYSCLK ==> "TRUE"
MIG: 00:54:37 : TRUE
MIG: 00:54:37 :  Valid Param: UI_EXTRA_CLOCKS ==> TRUE
MIG: 00:54:37 : 
MIG: 00:54:37 :  Valid Param: C_S_AXI_ID_WIDTH ==> 4
MIG: 00:54:37 : 134217728
MIG: 00:54:37 :  Valid Param: C_S_AXI_MEM_SIZE ==> 134217728
MIG: 00:54:37 : 
MIG: 00:54:37 :  Valid Param: C_S_AXI_ADDR_WIDTH ==> 32
MIG: 00:54:37 : 
MIG: 00:54:37 :  Valid Param: C_S_AXI_DATA_WIDTH ==> 32
MIG: 00:54:37 :  Invalid Param: DDR2_C_MC_nCK_PER_CLK ==> 2
MIG: 00:54:37 :  Invalid Param: C_S_AXI_SUPPORTS_NARROW_BURST ==> 0
MIG: 00:54:37 :  Invalid Param: DDR2_C_RD_WR_ARB_ALGORITHM ==> "RD_PRI_REG"
MIG: 00:54:37 :  Invalid Param: C_S_AXI_REG_EN0 ==> 20'h00000
MIG: 00:54:37 :  Invalid Param: C_S_AXI_REG_EN1 ==> 20'h00000
MIG: 00:54:37 : 
MIG: 00:54:37 :  Valid Param: C_S_AXI_CTRL_ADDR_WIDTH ==> 32
MIG: 00:54:37 : 
MIG: 00:54:37 :  Valid Param: C_S_AXI_CTRL_DATA_WIDTH ==> 32
MIG: 00:54:37 :  Invalid Param: C_S_AXI_BASEADDR ==> 32'h0000_0000
MIG: 00:54:37 :  Invalid Param: C_ECC_ONOFF_RESET_VALUE ==> 1
MIG: 00:54:37 :  Invalid Param: C_ECC_CE_COUNTER_WIDTH ==> 8
MIG: 00:54:37 : 
MIG: 00:54:37 :  Valid Param: DDR2_DEBUG_PORT ==> OFF
MIG: 00:54:37 : 
MIG: 00:54:37 :  Invalid Param: DDR2_TEMP_MON_CONTROL ==> "INTERNAL"
MIG: 00:54:38 : SINGLE
MIG: 00:54:38 : NOBUF
MIG: 00:54:38 : 
MIG: 00:54:38 : Same Interface
MIG: 01:19:06 : xml_input_file: mig_a.prj
MIG: 01:19:06 : Absolute path of xml_input_file: d:/sangm/Documents/UCSB/4th Year/Fall/ECE 253/ECE-253-Final-Project/ECE 253 Final Project/ECE 253 Final Project.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/mig_a.prj
MIG: 01:19:06 : In updateAllModelParams
MIG: 01:19:06 : XGUI hdlLanguage: Verilog
MIG: 01:19:06 : xgui vivado_mode: xpg_bd
MIG: 01:19:06 : xgui hdlLanguage: Verilog -- hdlExt: v
MIG: 01:19:06 : Reading D:/sangm/Documents/UCSB/4th Year/Fall/ECE 253/ECE-253-Final-Project/ECE 253 Final Project/ECE 253 Final Project.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/system_mig_7series_0_0_mig.v ...
MIG: 01:19:07 : 
MIG: 01:19:07 : Inside fn mem: DDR2
MIG: 01:19:07 : detect_uiclk: 100000000
MIG: 01:19:07 : cntrl:  memtype: DDR2
MIG: 01:19:07 : 
MIG: 01:19:07 :  MMCM_VCO single ctrl param_name: MMCM_VCO --  possibleMaxVcoVal: 1200 
MIG: 01:19:07 : 
MIG: 01:19:07 : 
MIG: 01:19:07 : 
MIG: 01:19:07 : 
MIG: 01:19:07 :  polarity_value: 1
MIG: 01:19:07 : 
MIG: 01:19:07 : 
MIG: 01:19:07 : cntrl:  memtype: DDR2
MIG: 01:19:07 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT0_EN --- "TRUE"
MIG: 01:19:07 : 
MIG: 01:19:07 :  MMCM Enable Param: MMCM_CLKOUT0_EN ==> TRUE
MIG: 01:19:07 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT1_EN --- "FALSE"
MIG: 01:19:07 : 
MIG: 01:19:07 :  MMCM Enable Param: MMCM_CLKOUT1_EN ==> FALSE
MIG: 01:19:07 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT2_EN --- "FALSE"
MIG: 01:19:07 : 
MIG: 01:19:07 :  MMCM Enable Param: MMCM_CLKOUT2_EN ==> FALSE
MIG: 01:19:07 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT3_EN --- "FALSE"
MIG: 01:19:07 : 
MIG: 01:19:07 :  MMCM Enable Param: MMCM_CLKOUT3_EN ==> FALSE
MIG: 01:19:08 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT4_EN --- "FALSE"
MIG: 01:19:08 : 
MIG: 01:19:08 :  MMCM Enable Param: MMCM_CLKOUT4_EN ==> FALSE
MIG: 01:19:08 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT0_DIVIDE --- 6.000
MIG: 01:19:08 : possibleMaxVcoVal:: 1200 ---- paramName: MMCM_CLKOUT0_DIVIDE
MIG: 01:19:08 : 
MIG: 01:19:08 :  MMCM Extra Param: MMCM_CLKOUT0_FREQ ==> 200000000
MIG: 01:19:08 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT1_DIVIDE --- 1
MIG: 01:19:08 : possibleMaxVcoVal:: 1200 ---- paramName: MMCM_CLKOUT1_DIVIDE
MIG: 01:19:08 : 
MIG: 01:19:08 :  MMCM Extra Param: MMCM_CLKOUT1_FREQ ==> 1200000000
MIG: 01:19:08 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT2_DIVIDE --- 1
MIG: 01:19:08 : possibleMaxVcoVal:: 1200 ---- paramName: MMCM_CLKOUT2_DIVIDE
MIG: 01:19:08 : 
MIG: 01:19:08 :  MMCM Extra Param: MMCM_CLKOUT2_FREQ ==> 1200000000
MIG: 01:19:08 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT3_DIVIDE --- 1
MIG: 01:19:08 : possibleMaxVcoVal:: 1200 ---- paramName: MMCM_CLKOUT3_DIVIDE
MIG: 01:19:08 : 
MIG: 01:19:08 :  MMCM Extra Param: MMCM_CLKOUT3_FREQ ==> 1200000000
MIG: 01:19:08 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT4_DIVIDE --- 1
MIG: 01:19:08 : possibleMaxVcoVal:: 1200 ---- paramName: MMCM_CLKOUT4_DIVIDE
MIG: 01:19:08 : 
MIG: 01:19:08 :  MMCM Extra Param: MMCM_CLKOUT4_FREQ ==> 1200000000
MIG: 01:19:08 :  Invalid Param: DDR2_RST_ACT_LOW ==> 1
MIG: 01:19:08 : 
MIG: 01:19:08 :  Valid Param: DDR2_BANK_WIDTH ==> 3
MIG: 01:19:08 : 
MIG: 01:19:08 :  Valid Param: DDR2_CK_WIDTH ==> 1
MIG: 01:19:08 :  Invalid Param: DDR2_COL_WIDTH ==> 10
MIG: 01:19:08 : 
MIG: 01:19:08 :  Valid Param: DDR2_CS_WIDTH ==> 1
MIG: 01:19:08 : 
MIG: 01:19:08 :  Valid Param: DDR2_nCS_PER_RANK ==> 1
MIG: 01:19:08 : 
MIG: 01:19:08 :  Valid Param: DDR2_CKE_WIDTH ==> 1
MIG: 01:19:08 :  Invalid Param: DDR2_DATA_BUF_ADDR_WIDTH ==> 4
MIG: 01:19:08 :  Invalid Param: DDR2_DQ_CNT_WIDTH ==> 4
MIG: 01:19:08 :  Invalid Param: DDR2_DQ_PER_DM ==> 8
MIG: 01:19:08 : 
MIG: 01:19:08 :  Valid Param: DDR2_DM_WIDTH ==> 2
MIG: 01:19:08 : 
MIG: 01:19:08 :  Valid Param: DDR2_DQ_WIDTH ==> 16
MIG: 01:19:08 : 
MIG: 01:19:08 :  Valid Param: DDR2_DQS_WIDTH ==> 2
MIG: 01:19:08 : 
MIG: 01:19:08 :  Valid Param: DDR2_DQS_CNT_WIDTH ==> 1
MIG: 01:19:08 :  Invalid Param: DDR2_DRAM_WIDTH ==> 8
MIG: 01:19:08 : 
MIG: 01:19:08 :  Valid Param: ECC ==> OFF
MIG: 01:19:08 : 
MIG: 01:19:08 :  Valid Param: DDR2_DATA_WIDTH ==> 16
MIG: 01:19:08 :  Invalid Param: ECC_TEST ==> "OFF"
MIG: 01:19:08 :  Invalid Param: DDR2_PAYLOAD_WIDTH ==> (ECC_TEST == "OFF") ? DATA_WIDTH : DQ_WIDTH
MIG: 01:19:08 :  Invalid Param: DDR2_MEM_ADDR_ORDER ==> "BANK_ROW_COLUMN"
MIG: 01:19:08 :  Invalid Param: DDR2_nBANK_MACHS ==> 4
MIG: 01:19:08 :  Invalid Param: DDR2_RANKS ==> 1
MIG: 01:19:08 : 
MIG: 01:19:08 :  Valid Param: DDR2_ODT_WIDTH ==> 1
MIG: 01:19:08 : 
MIG: 01:19:08 :  Valid Param: DDR2_ROW_WIDTH ==> 13
MIG: 01:19:09 : 
MIG: 01:19:09 :  Valid Param: DDR2_ADDR_WIDTH ==> 27
MIG: 01:19:09 : 
MIG: 01:19:09 :  Valid Param: DDR2_USE_CS_PORT ==> 1
MIG: 01:19:09 : 
MIG: 01:19:09 :  Valid Param: DDR2_USE_DM_PORT ==> 1
MIG: 01:19:09 : 
MIG: 01:19:09 :  Valid Param: DDR2_USE_ODT_PORT ==> 1
MIG: 01:19:09 :  Invalid Param: DDR2_PHY_CONTROL_MASTER_BANK ==> 0
MIG: 01:19:09 :  Invalid Param: DDR2_MEM_DENSITY ==> "1Gb"
MIG: 01:19:09 :  Invalid Param: DDR2_MEM_SPEEDGRADE ==> "25E"
MIG: 01:19:09 :  Invalid Param: DDR2_MEM_DEVICE_WIDTH ==> 16
MIG: 01:19:09 :  Invalid Param: DDR2_AL ==> "0"
MIG: 01:19:09 :  Invalid Param: DDR2_nAL ==> 0
MIG: 01:19:09 :  Invalid Param: DDR2_BURST_MODE ==> "8"
MIG: 01:19:09 :  Invalid Param: DDR2_BURST_TYPE ==> "SEQ"
MIG: 01:19:09 :  Invalid Param: DDR2_CL ==> 3
MIG: 01:19:09 :  Invalid Param: DDR2_OUTPUT_DRV ==> "HIGH"
MIG: 01:19:09 :  Invalid Param: DDR2_RTT_NOM ==> "50"
MIG: 01:19:09 :  Invalid Param: DDR2_ADDR_CMD_MODE ==> "1T"
MIG: 01:19:09 : 
MIG: 01:19:09 :  Valid Param: DDR2_REG_CTRL ==> OFF
MIG: 01:19:09 :  Invalid Param: DDR2_CLKIN_PERIOD ==> 10000
MIG: 01:19:09 :  Invalid Param: DDR2_CLKFBOUT_MULT ==> 8
MIG: 01:19:09 :  Invalid Param: DDR2_DIVCLK_DIVIDE ==> 1
MIG: 01:19:09 :  Invalid Param: DDR2_CLKOUT0_PHASE ==> 0.0
MIG: 01:19:09 :  Invalid Param: DDR2_CLKOUT0_DIVIDE ==> 2
MIG: 01:19:09 :  Invalid Param: DDR2_CLKOUT1_DIVIDE ==> 4
MIG: 01:19:09 :  Invalid Param: DDR2_CLKOUT2_DIVIDE ==> 64
MIG: 01:19:09 :  Invalid Param: DDR2_CLKOUT3_DIVIDE ==> 8
MIG: 01:19:09 :  Invalid Param: DDR2_MMCM_VCO ==> 1200
MIG: 01:19:09 :  Invalid Param: DDR2_MMCM_MULT_F ==> 12
MIG: 01:19:09 :  Invalid Param: DDR2_MMCM_DIVCLK_DIVIDE ==> 1
MIG: 01:19:09 :  Invalid Param: DDR2_MMCM_CLKOUT0_EN ==> "TRUE"
MIG: 01:19:09 :  Invalid Param: DDR2_MMCM_CLKOUT1_EN ==> "FALSE"
MIG: 01:19:09 :  Invalid Param: DDR2_MMCM_CLKOUT2_EN ==> "FALSE"
MIG: 01:19:09 :  Invalid Param: DDR2_MMCM_CLKOUT3_EN ==> "FALSE"
MIG: 01:19:09 :  Invalid Param: DDR2_MMCM_CLKOUT4_EN ==> "FALSE"
MIG: 01:19:09 :  Invalid Param: DDR2_MMCM_CLKOUT0_DIVIDE ==> 6.000
MIG: 01:19:09 :  Invalid Param: DDR2_MMCM_CLKOUT1_DIVIDE ==> 1
MIG: 01:19:09 :  Invalid Param: DDR2_MMCM_CLKOUT2_DIVIDE ==> 1
MIG: 01:19:09 :  Invalid Param: DDR2_MMCM_CLKOUT3_DIVIDE ==> 1
MIG: 01:19:09 :  Invalid Param: DDR2_MMCM_CLKOUT4_DIVIDE ==> 1
MIG: 01:19:09 :  Invalid Param: DDR2_tCKE ==> 7500
MIG: 01:19:09 :  Invalid Param: DDR2_tFAW ==> 45000
MIG: 01:19:09 :  Invalid Param: DDR2_tPRDI ==> 1_000_000
MIG: 01:19:09 :  Invalid Param: DDR2_tRAS ==> 40000
MIG: 01:19:09 :  Invalid Param: DDR2_tRCD ==> 15000
MIG: 01:19:09 :  Invalid Param: DDR2_tREFI ==> 7800000
MIG: 01:19:09 :  Invalid Param: DDR2_tRFC ==> 127500
MIG: 01:19:09 :  Invalid Param: DDR2_tRP ==> 12500
MIG: 01:19:09 :  Invalid Param: DDR2_tRRD ==> 10000
MIG: 01:19:09 :  Invalid Param: DDR2_tRTP ==> 7500
MIG: 01:19:09 :  Invalid Param: DDR2_tWTR ==> 7500
MIG: 01:19:09 :  Invalid Param: DDR2_tZQI ==> 128_000_000
MIG: 01:19:09 :  Invalid Param: DDR2_tZQCS ==> 64
MIG: 01:19:09 :  Invalid Param: DDR2_SIM_BYPASS_INIT_CAL ==> "OFF"
MIG: 01:19:09 :  Invalid Param: DDR2_SIMULATION ==> "FALSE"
MIG: 01:19:09 :  Invalid Param: DDR2_BYTE_LANES_B0 ==> 4'b1111
MIG: 01:19:09 :  Invalid Param: DDR2_BYTE_LANES_B1 ==> 4'b0000
MIG: 01:19:10 :  Invalid Param: DDR2_BYTE_LANES_B2 ==> 4'b0000
MIG: 01:19:10 :  Invalid Param: DDR2_BYTE_LANES_B3 ==> 4'b0000
MIG: 01:19:10 :  Invalid Param: DDR2_BYTE_LANES_B4 ==> 4'b0000
MIG: 01:19:10 :  Invalid Param: DDR2_DATA_CTL_B0 ==> 4'b0101
MIG: 01:19:10 :  Invalid Param: DDR2_DATA_CTL_B1 ==> 4'b0000
MIG: 01:19:10 :  Invalid Param: DDR2_DATA_CTL_B2 ==> 4'b0000
MIG: 01:19:10 :  Invalid Param: DDR2_DATA_CTL_B3 ==> 4'b0000
MIG: 01:19:10 :  Invalid Param: DDR2_DATA_CTL_B4 ==> 4'b0000
MIG: 01:19:10 :  Invalid Param: DDR2_PHY_0_BITLANES ==> 48'hFFC_3F7_FFF_3FE
MIG: 01:19:10 :  Invalid Param: DDR2_PHY_1_BITLANES ==> 48'h000_000_000_000
MIG: 01:19:10 :  Invalid Param: DDR2_PHY_2_BITLANES ==> 48'h000_000_000_000
MIG: 01:19:10 :  Invalid Param: DDR2_CK_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_03
MIG: 01:19:10 :  Invalid Param: DDR2_ADDR_MAP ==> 192'h000_000_000_010_033_01A_019_032_03A_034_018_036_012_011_017_015
MIG: 01:19:10 :  Invalid Param: DDR2_BANK_MAP ==> 36'h013_016_01B
MIG: 01:19:10 :  Invalid Param: DDR2_CAS_MAP ==> 12'h039
MIG: 01:19:10 :  Invalid Param: DDR2_CKE_ODT_BYTE_MAP ==> 8'h00
MIG: 01:19:10 :  Invalid Param: DDR2_CKE_MAP ==> 96'h000_000_000_000_000_000_000_038
MIG: 01:19:10 :  Invalid Param: DDR2_ODT_MAP ==> 96'h000_000_000_000_000_000_000_035
MIG: 01:19:10 :  Invalid Param: DDR2_CS_MAP ==> 120'h000_000_000_000_000_000_000_000_000_037
MIG: 01:19:10 :  Invalid Param: DDR2_PARITY_MAP ==> 12'h000
MIG: 01:19:10 :  Invalid Param: DDR2_RAS_MAP ==> 12'h014
MIG: 01:19:10 :  Invalid Param: DDR2_WE_MAP ==> 12'h03B
MIG: 01:19:10 :  Invalid Param: DDR2_DQS_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_02_00
MIG: 01:19:10 :  Invalid Param: DDR2_DATA0_MAP ==> 96'h008_004_009_007_005_001_006_003
MIG: 01:19:10 :  Invalid Param: DDR2_DATA1_MAP ==> 96'h022_028_020_024_027_025_026_021
MIG: 01:19:10 :  Invalid Param: DDR2_DATA2_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 01:19:10 :  Invalid Param: DDR2_DATA3_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 01:19:10 :  Invalid Param: DDR2_DATA4_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 01:19:10 :  Invalid Param: DDR2_DATA5_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 01:19:10 :  Invalid Param: DDR2_DATA6_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 01:19:10 :  Invalid Param: DDR2_DATA7_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 01:19:10 :  Invalid Param: DDR2_DATA8_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 01:19:10 :  Invalid Param: DDR2_DATA9_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 01:19:10 :  Invalid Param: DDR2_DATA10_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 01:19:10 :  Invalid Param: DDR2_DATA11_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 01:19:10 :  Invalid Param: DDR2_DATA12_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 01:19:10 :  Invalid Param: DDR2_DATA13_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 01:19:10 :  Invalid Param: DDR2_DATA14_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 01:19:10 :  Invalid Param: DDR2_DATA15_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 01:19:10 :  Invalid Param: DDR2_DATA16_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 01:19:10 :  Invalid Param: DDR2_DATA17_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 01:19:10 :  Invalid Param: DDR2_MASK0_MAP ==> 108'h000_000_000_000_000_000_000_029_002
MIG: 01:19:10 :  Invalid Param: DDR2_MASK1_MAP ==> 108'h000_000_000_000_000_000_000_000_000
MIG: 01:19:10 :  Invalid Param: DDR2_SLOT_0_CONFIG ==> 8'b0000_0001
MIG: 01:19:10 :  Invalid Param: DDR2_SLOT_1_CONFIG ==> 8'b0000_0000
MIG: 01:19:10 :  Invalid Param: DDR2_IBUF_LPWR_MODE ==> "OFF"
MIG: 01:19:10 :  Invalid Param: DDR2_DATA_IO_IDLE_PWRDWN ==> "ON"
MIG: 01:19:10 :  Invalid Param: DDR2_BANK_TYPE ==> "HR_IO"
MIG: 01:19:10 :  Invalid Param: DDR2_DATA_IO_PRIM_TYPE ==> "HR_LP"
MIG: 01:19:10 :  Invalid Param: DDR2_CKE_ODT_AUX ==> "FALSE"
MIG: 01:19:10 :  Invalid Param: DDR2_USER_REFRESH ==> "OFF"
MIG: 01:19:10 :  Invalid Param: DDR2_WRLVL ==> "OFF"
MIG: 01:19:10 :  Invalid Param: DDR2_ORDERING ==> "STRICT"
MIG: 01:19:10 :  Invalid Param: DDR2_CALIB_ROW_ADD ==> 16'h0000
MIG: 01:19:10 :  Invalid Param: DDR2_CALIB_COL_ADD ==> 12'h000
MIG: 01:19:10 :  Invalid Param: DDR2_CALIB_BA_ADD ==> 3'h0
MIG: 01:19:10 :  Invalid Param: DDR2_TCQ ==> 100
MIG: 01:19:10 :  Invalid Param: DDR2_IODELAY_GRP0 ==> "SYSTEM_MIG_7SERIES_0_0_IODELAY_MIG0"
MIG: 01:19:10 :  Invalid Param: DDR2_SYSCLK_TYPE ==> "SINGLE_ENDED"
MIG: 01:19:10 :  Invalid Param: DDR2_REFCLK_TYPE ==> "NO_BUFFER"
MIG: 01:19:11 :  Invalid Param: DDR2_SYS_RST_PORT ==> "FALSE"
MIG: 01:19:11 :  Invalid Param: DDR2_CMD_PIPE_PLUS1 ==> "ON"
MIG: 01:19:11 :  Invalid Param: DDR2_DRAM_TYPE ==> "DDR2"
MIG: 01:19:11 :  Invalid Param: DDR2_CAL_WIDTH ==> "HALF"
MIG: 01:19:11 :  Invalid Param: DDR2_STARVE_LIMIT ==> 2
MIG: 01:19:11 :  Invalid Param: DDR2_REFCLK_FREQ ==> 200.0
MIG: 01:19:11 :  Invalid Param: DDR2_DIFF_TERM_REFCLK ==> "TRUE"
MIG: 01:19:11 :  Invalid Param: DDR2_tCK ==> 5000
MIG: 01:19:11 : 
MIG: 01:19:11 :  Valid Param: DDR2_nCK_PER_CLK ==> 2
MIG: 01:19:11 :  Invalid Param: DDR2_DIFF_TERM_SYSCLK ==> "TRUE"
MIG: 01:19:11 : 
MIG: 01:19:11 :  Valid Param: UI_EXTRA_CLOCKS ==> TRUE
MIG: 01:19:11 : 1
MIG: 01:19:11 :  Valid Param: C_S_AXI_ID_WIDTH ==> 1
MIG: 01:19:11 : 
MIG: 01:19:11 :  Valid Param: C_S_AXI_MEM_SIZE ==> 134217728
MIG: 01:19:11 : 
MIG: 01:19:11 :  Valid Param: C_S_AXI_ADDR_WIDTH ==> 32
MIG: 01:19:11 : 
MIG: 01:19:11 :  Valid Param: C_S_AXI_DATA_WIDTH ==> 32
MIG: 01:19:11 :  Invalid Param: DDR2_C_MC_nCK_PER_CLK ==> 2
MIG: 01:19:11 :  Invalid Param: C_S_AXI_SUPPORTS_NARROW_BURST ==> 0
MIG: 01:19:11 :  Invalid Param: DDR2_C_RD_WR_ARB_ALGORITHM ==> "RD_PRI_REG"
MIG: 01:19:11 :  Invalid Param: C_S_AXI_REG_EN0 ==> 20'h00000
MIG: 01:19:11 :  Invalid Param: C_S_AXI_REG_EN1 ==> 20'h00000
MIG: 01:19:11 : 
MIG: 01:19:11 :  Valid Param: C_S_AXI_CTRL_ADDR_WIDTH ==> 32
MIG: 01:19:11 : 
MIG: 01:19:11 :  Valid Param: C_S_AXI_CTRL_DATA_WIDTH ==> 32
MIG: 01:19:11 :  Invalid Param: C_S_AXI_BASEADDR ==> 32'h0000_0000
MIG: 01:19:11 :  Invalid Param: C_ECC_ONOFF_RESET_VALUE ==> 1
MIG: 01:19:11 :  Invalid Param: C_ECC_CE_COUNTER_WIDTH ==> 8
MIG: 01:19:11 : 
MIG: 01:19:11 :  Valid Param: DDR2_DEBUG_PORT ==> OFF
MIG: 01:19:11 : 
MIG: 01:19:11 :  Invalid Param: DDR2_TEMP_MON_CONTROL ==> "INTERNAL"
MIG: 01:19:11 : 
MIG: 01:19:11 : 
MIG: 01:19:11 : 
MIG: 01:19:11 : Same Interface
MIG: 01:19:11 : xml_input_file: mig_a.prj
MIG: 01:19:11 : Absolute path of xml_input_file: d:/sangm/Documents/UCSB/4th Year/Fall/ECE 253/ECE-253-Final-Project/ECE 253 Final Project/ECE 253 Final Project.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/mig_a.prj
MIG: 01:23:13 : Running synthesis.xit
MIG: 01:23:13 : IGN:     <ModuleName>system_mig_7series_0_0</ModuleName> <==>     <ModuleName>system_mig_7series_0_0</ModuleName> 
MIG: 01:23:13 : IGN:         <InputClkFreq>100</InputClkFreq> <==>         <InputClkFreq>100</InputClkFreq> 
MIG: 01:23:13 : ERR:             <C0_S_AXI_ID_WIDTH>1</C0_S_AXI_ID_WIDTH> <==>             <C0_S_AXI_ID_WIDTH>4</C0_S_AXI_ID_WIDTH> 
MIG: 01:23:13 : ################# RUNNING MIG BATCH ###################
MIG: 01:23:13 : Writing IN file for 'system_mig_7series_0_0'...compDirPath: d:/Xilinx/Vivado/2017.4/data/ip/xilinx/mig_7series_v4_0... instDirPath: d:/sangm/Documents/UCSB/4th Year/Fall/ECE 253/ECE-253-Final-Project/ECE 253 Final Project/ECE 253 Final Project.srcs/sources_1/bd/system/ip/system_mig_7series_0_0
MIG: 01:23:13 : synp_flow:  -- synthesis_mode: Other
MIG: 01:23:13 : outputDirectory: d:/sangm/Documents/UCSB/4th Year/Fall/ECE 253/ECE-253-Final-Project/ECE 253 Final Project/ECE 253 Final Project.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/_tmp/
MIG: 01:23:13 : vivado_mode: xpg_bd
MIG: 01:23:13 : isPortInterface: 0
MIG: 01:23:13 : isPortInterface: 0
MIG: 01:23:13 : isPortInterface: 0
MIG: 01:23:13 : isPortInterface: 0
MIG: 01:23:13 : isPortInterface: 0
MIG: 01:23:13 : isPortInterface: 0
MIG: 01:23:13 : isPortInterface: 0
MIG: 01:23:13 : isPortInterface: 0
MIG: 01:23:13 : isPortInterface: 0
MIG: 01:23:13 : isPortInterface: 0
MIG: 01:23:13 : isPortInterface: 0
MIG: 01:23:13 : isPortInterface: 0
MIG: 01:23:13 : isPortInterface: 0
MIG: 01:23:13 : isPortInterface: 0
MIG: 01:23:13 : isPortInterface: 0
MIG: 01:23:13 : isPortInterface: 0
MIG: 01:23:14 : isPortInterface: 0
MIG: 01:23:14 : isPortInterface: 0
MIG: 01:23:14 : isPortInterface: 0
MIG: 01:23:14 : isPortInterface: 0
MIG: 01:23:14 : isPortInterface: 0
MIG: 01:23:14 : isPortInterface: 0
MIG: 01:23:14 : isPortInterface: 0
MIG: 01:23:14 : isPortInterface: 0
MIG: 01:23:14 : isPortInterface: 0
MIG: 01:23:14 : isPortInterface: 0
MIG: 01:23:14 : isPortInterface: 0
MIG: 01:23:14 : isPortInterface: 0
MIG: 01:23:14 : isPortInterface: 0
MIG: 01:23:14 : isPortInterface: 0
MIG: 01:23:14 : isPortInterface: 0
MIG: 01:23:14 : isPortInterface: 0
MIG: 01:23:14 : isPortInterface: 0
MIG: 01:23:14 : isPortInterface: 0
MIG: 01:23:14 : isPortInterface: 0
MIG: 01:23:14 : isPortInterface: 0
MIG: 01:23:14 : isPortInterface: 0
MIG: 01:23:14 : isPortInterface: 0
MIG: 01:23:14 : isPortInterface: 0
MIG: 01:23:14 : isPortInterface: 0
MIG: 01:23:14 : isPortInterface: 0
MIG: 01:23:14 : isPortInterface: 0
MIG: 01:23:14 : isPortInterface: 0
MIG: 01:23:14 : isPortInterface: 0
MIG: 01:23:14 : isPortInterface: 0
MIG: 01:23:14 : isPortInterface: 0
MIG: 01:23:14 : isPortInterface: 0
MIG: 01:23:14 : isPortInterface: 0
MIG: 01:23:14 : isPortInterface: 0
MIG: 01:23:14 : isPortInterface: 0
MIG: 01:23:14 : isPortInterface: 0
MIG: 01:23:14 : isPortInterface: 0
MIG: 01:23:14 : isPortInterface: 0
MIG: 01:23:14 : isPortInterface: 0
MIG: 01:23:14 : isPortInterface: 0
MIG: 01:23:14 : isPortInterface: 0
MIG: 01:23:14 : isPortInterface: 0
MIG: 01:23:14 : isPortInterface: 0
MIG: 01:23:14 : isPortInterface: 0
MIG: 01:23:14 : isPortInterface: 0
MIG: 01:23:14 : isPortInterface: 0
MIG: 01:23:14 : isPortInterface: 0
MIG: 01:23:14 : isPortInterface: 0
MIG: 01:23:14 : isPortInterface: 0
MIG: 01:23:14 : isPortInterface: 0
MIG: 01:23:14 : isPortInterface: 0
MIG: 01:23:14 : isPortInterface: 0
MIG: 01:23:14 : isPortInterface: 0
MIG: 01:23:14 : isPortInterface: 0
MIG: 01:23:14 : isPortInterface: 0
MIG: 01:23:14 : isPortInterface: 0
MIG: 01:23:14 : isPortInterface: 0
MIG: 01:23:14 : isPortInterface: 0
MIG: 01:23:14 : isPortInterface: 0
MIG: 01:23:14 : isPortInterface: 0
MIG: 01:23:14 : isPortInterface: 0
MIG: 01:23:14 : isPortInterface: 0
MIG: 01:23:14 : isPortInterface: 0
MIG: 01:23:14 : isPortInterface: 0
MIG: 01:23:14 : isPortInterface: 0
MIG: 01:23:14 : isPortInterface: 0
MIG: 01:23:14 : isPortInterface: 0
MIG: 01:23:14 : isPortInterface: 0
MIG: 01:23:14 : isPortInterface: 0
MIG: 01:23:14 : isPortInterface: 0
MIG: 01:23:14 : isPortInterface: 0
MIG: 01:23:15 : isPortInterface: 0
MIG: 01:23:15 : isPortInterface: 0
MIG: 01:23:15 : isPortInterface: 0
MIG: 01:23:15 : isPortInterface: 0
MIG: 01:23:15 : isPortInterface: 0
MIG: 01:23:15 : isPortInterface: 0
MIG: 01:23:15 : isPortInterface: 0
MIG: 01:23:15 : isPortInterface: 0
MIG: 01:23:15 : isPortInterface: 0
MIG: 01:23:15 : isPortInterface: 0
MIG: 01:23:15 : isPortInterface: 0
MIG: 01:23:15 : isPortInterface: 0
MIG: 01:23:15 : isPortInterface: 0
MIG: 01:23:15 : isPortInterface: 0
MIG: 01:23:15 : isPortInterface: 0
MIG: 01:23:15 : isPortInterface: 0
MIG: 01:23:15 : isPortInterface: 0
MIG: 01:23:15 : isPortInterface: 0
MIG: 01:23:15 : isPortInterface: 0
MIG: 01:23:15 : isPortInterface: 0
MIG: 01:23:15 : isPortInterface: 0
MIG: 01:23:15 : isPortInterface: 0
MIG: 01:23:15 : isPortInterface: 0
MIG: 01:23:15 : isPortInterface: 0
MIG: 01:23:15 : isPortInterface: 0
MIG: 01:23:15 : isPortInterface: 0
MIG: 01:23:15 : isPortInterface: 0
MIG: 01:23:15 : isPortInterface: 0
MIG: 01:23:15 : isPortInterface: 0
MIG: 01:23:15 : isPortInterface: 0
MIG: 01:23:15 : isPortInterface: 0
MIG: 01:23:15 : isPortInterface: 0
MIG: 01:23:15 : isPortInterface: 0
MIG: 01:23:15 : isPortInterface: 0
MIG: 01:23:15 : isPortInterface: 0
MIG: 01:23:15 : isPortInterface: 1
MIG: 01:23:15 : isPortInterface: 0
MIG: 01:23:15 : isPortInterface: 0
MIG: 01:23:15 : isPortInterface: 0
MIG: 01:23:15 : isPortInterface: 0
MIG: 01:23:15 : isPortInterface: 0
MIG: 01:23:15 : isPortInterface: 0
MIG: 01:23:15 : isPortInterface: 0
MIG: 01:23:15 : isPortInterface: 0
MIG: 01:23:15 : isPortInterface: 0
MIG: 01:23:15 : isPortInterface: 0
MIG: 01:23:15 :  locked false  
MIG: 01:23:15 : HDL Language: Verilog
MIG: 01:23:15 : compInfo: false
MIG: 01:23:15 : Vivado Options xc7a100t csg324 -1
MIG: 01:23:15 : 1: xc7a100t 2: csg324 3: -1
MIG: 01:23:15 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 01:23:15 : xilinx_path: D:/Xilinx/Vivado/2017.4/ids_lite/ISE
MIG: 01:23:15 : I am in catch area
MIG: 01:23:15 : Running D:/Xilinx/Vivado/2017.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp {d:/sangm/Documents/UCSB/4th Year/Fall/ECE 253/ECE-253-Final-Project/ECE 253 Final Project/ECE 253 Final Project.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/xil_txt.in} -cg_exc_out {d:/sangm/Documents/UCSB/4th Year/Fall/ECE 253/ECE-253-Final-Project/ECE 253 Final Project/ECE 253 Final Project.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/xil_txt.out} ... 
MIG: 01:23:28 : XML_INPUT_FILE: d:/sangm/Documents/UCSB/4th Year/Fall/ECE 253/ECE-253-Final-Project/ECE 253 Final Project/ECE 253 Final Project.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/mig_a.prj
MIG: 01:23:28 : Component_Name: system_mig_7series_0_0
MIG: 01:23:28 : Moving system_mig_7series_0_0 ...
MIG: 01:23:28 : Moving system_mig_7series_0_0.veo ...
MIG: 01:23:28 : Moving system_mig_7series_0_0_xmdf.tcl ...
MIG: 01:23:29 : Running vlog_synth_rpr.xit
MIG: 01:23:29 : IGN:     <ModuleName>system_mig_7series_0_0</ModuleName> <==>     <ModuleName>system_mig_7series_0_0</ModuleName> 
MIG: 01:23:29 : IGN:         <InputClkFreq>100</InputClkFreq> <==>         <InputClkFreq>100</InputClkFreq> 
MIG: 01:23:29 : ERR:             <Pin PADName="E3(MRCC_P)" Bank="35" name="sys_clk_i" /> <==>             <Pin PADName="E3" Bank="35" name="sys_clk_i" /> 
MIG: 01:23:29 : ################# RUNNING MIG BATCH ###################
MIG: 01:23:29 : Writing IN file for 'system_mig_7series_0_0'...compDirPath: d:/Xilinx/Vivado/2017.4/data/ip/xilinx/mig_7series_v4_0... instDirPath: d:/sangm/Documents/UCSB/4th Year/Fall/ECE 253/ECE-253-Final-Project/ECE 253 Final Project/ECE 253 Final Project.srcs/sources_1/bd/system/ip/system_mig_7series_0_0
MIG: 01:23:29 : synp_flow:  -- synthesis_mode: Other
MIG: 01:23:29 : outputDirectory: d:/sangm/Documents/UCSB/4th Year/Fall/ECE 253/ECE-253-Final-Project/ECE 253 Final Project/ECE 253 Final Project.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/_tmp/
MIG: 01:23:29 : vivado_mode: xpg_bd
MIG: 01:23:29 : isPortInterface: 0
MIG: 01:23:29 : isPortInterface: 0
MIG: 01:23:29 : isPortInterface: 0
MIG: 01:23:29 : isPortInterface: 0
MIG: 01:23:29 : isPortInterface: 0
MIG: 01:23:29 : isPortInterface: 0
MIG: 01:23:29 : isPortInterface: 0
MIG: 01:23:29 : isPortInterface: 0
MIG: 01:23:29 : isPortInterface: 0
MIG: 01:23:29 : isPortInterface: 0
MIG: 01:23:29 : isPortInterface: 0
MIG: 01:23:29 : isPortInterface: 0
MIG: 01:23:29 : isPortInterface: 0
MIG: 01:23:29 : isPortInterface: 0
MIG: 01:23:29 : isPortInterface: 0
MIG: 01:23:29 : isPortInterface: 0
MIG: 01:23:29 : isPortInterface: 0
MIG: 01:23:29 : isPortInterface: 0
MIG: 01:23:29 : isPortInterface: 0
MIG: 01:23:29 : isPortInterface: 0
MIG: 01:23:29 : isPortInterface: 0
MIG: 01:23:29 : isPortInterface: 0
MIG: 01:23:29 : isPortInterface: 0
MIG: 01:23:29 : isPortInterface: 0
MIG: 01:23:29 : isPortInterface: 0
MIG: 01:23:29 : isPortInterface: 0
MIG: 01:23:29 : isPortInterface: 0
MIG: 01:23:29 : isPortInterface: 0
MIG: 01:23:29 : isPortInterface: 0
MIG: 01:23:29 : isPortInterface: 0
MIG: 01:23:29 : isPortInterface: 0
MIG: 01:23:29 : isPortInterface: 0
MIG: 01:23:29 : isPortInterface: 0
MIG: 01:23:29 : isPortInterface: 0
MIG: 01:23:29 : isPortInterface: 0
MIG: 01:23:29 : isPortInterface: 0
MIG: 01:23:29 : isPortInterface: 0
MIG: 01:23:29 : isPortInterface: 0
MIG: 01:23:29 : isPortInterface: 0
MIG: 01:23:29 : isPortInterface: 0
MIG: 01:23:29 : isPortInterface: 0
MIG: 01:23:29 : isPortInterface: 0
MIG: 01:23:29 : isPortInterface: 0
MIG: 01:23:29 : isPortInterface: 0
MIG: 01:23:29 : isPortInterface: 0
MIG: 01:23:29 : isPortInterface: 0
MIG: 01:23:30 : isPortInterface: 0
MIG: 01:23:30 : isPortInterface: 0
MIG: 01:23:30 : isPortInterface: 0
MIG: 01:23:30 : isPortInterface: 0
MIG: 01:23:30 : isPortInterface: 0
MIG: 01:23:30 : isPortInterface: 0
MIG: 01:23:30 : isPortInterface: 0
MIG: 01:23:30 : isPortInterface: 0
MIG: 01:23:30 : isPortInterface: 0
MIG: 01:23:30 : isPortInterface: 0
MIG: 01:23:30 : isPortInterface: 0
MIG: 01:23:30 : isPortInterface: 0
MIG: 01:23:30 : isPortInterface: 0
MIG: 01:23:30 : isPortInterface: 0
MIG: 01:23:30 : isPortInterface: 0
MIG: 01:23:30 : isPortInterface: 0
MIG: 01:23:30 : isPortInterface: 0
MIG: 01:23:30 : isPortInterface: 0
MIG: 01:23:30 : isPortInterface: 0
MIG: 01:23:30 : isPortInterface: 0
MIG: 01:23:30 : isPortInterface: 0
MIG: 01:23:30 : isPortInterface: 0
MIG: 01:23:30 : isPortInterface: 0
MIG: 01:23:30 : isPortInterface: 0
MIG: 01:23:30 : isPortInterface: 0
MIG: 01:23:30 : isPortInterface: 0
MIG: 01:23:30 : isPortInterface: 0
MIG: 01:23:30 : isPortInterface: 0
MIG: 01:23:30 : isPortInterface: 0
MIG: 01:23:30 : isPortInterface: 0
MIG: 01:23:30 : isPortInterface: 0
MIG: 01:23:30 : isPortInterface: 0
MIG: 01:23:30 : isPortInterface: 0
MIG: 01:23:30 : isPortInterface: 0
MIG: 01:23:30 : isPortInterface: 0
MIG: 01:23:30 : isPortInterface: 0
MIG: 01:23:30 : isPortInterface: 0
MIG: 01:23:30 : isPortInterface: 0
MIG: 01:23:30 : isPortInterface: 0
MIG: 01:23:30 : isPortInterface: 0
MIG: 01:23:30 : isPortInterface: 0
MIG: 01:23:30 : isPortInterface: 0
MIG: 01:23:30 : isPortInterface: 0
MIG: 01:23:30 : isPortInterface: 0
MIG: 01:23:30 : isPortInterface: 0
MIG: 01:23:30 : isPortInterface: 0
MIG: 01:23:30 : isPortInterface: 0
MIG: 01:23:30 : isPortInterface: 0
MIG: 01:23:30 : isPortInterface: 0
MIG: 01:23:30 : isPortInterface: 0
MIG: 01:23:30 : isPortInterface: 0
MIG: 01:23:30 : isPortInterface: 0
MIG: 01:23:30 : isPortInterface: 0
MIG: 01:23:30 : isPortInterface: 0
MIG: 01:23:30 : isPortInterface: 0
MIG: 01:23:30 : isPortInterface: 0
MIG: 01:23:30 : isPortInterface: 0
MIG: 01:23:30 : isPortInterface: 0
MIG: 01:23:30 : isPortInterface: 0
MIG: 01:23:30 : isPortInterface: 0
MIG: 01:23:30 : isPortInterface: 0
MIG: 01:23:30 : isPortInterface: 0
MIG: 01:23:30 : isPortInterface: 0
MIG: 01:23:30 : isPortInterface: 0
MIG: 01:23:30 : isPortInterface: 0
MIG: 01:23:30 : isPortInterface: 0
MIG: 01:23:30 : isPortInterface: 0
MIG: 01:23:30 : isPortInterface: 0
MIG: 01:23:30 : isPortInterface: 0
MIG: 01:23:31 : isPortInterface: 0
MIG: 01:23:31 : isPortInterface: 0
MIG: 01:23:31 : isPortInterface: 0
MIG: 01:23:31 : isPortInterface: 0
MIG: 01:23:31 : isPortInterface: 0
MIG: 01:23:31 : isPortInterface: 0
MIG: 01:23:31 : isPortInterface: 1
MIG: 01:23:31 : isPortInterface: 0
MIG: 01:23:31 : isPortInterface: 0
MIG: 01:23:31 : isPortInterface: 0
MIG: 01:23:31 : isPortInterface: 0
MIG: 01:23:31 : isPortInterface: 0
MIG: 01:23:31 : isPortInterface: 0
MIG: 01:23:31 : isPortInterface: 0
MIG: 01:23:31 : isPortInterface: 0
MIG: 01:23:31 : isPortInterface: 0
MIG: 01:23:31 : isPortInterface: 0
MIG: 01:23:31 :  locked false  
MIG: 01:23:31 : HDL Language: Verilog
MIG: 01:23:31 : compInfo: false
MIG: 01:23:31 : Vivado Options xc7a100t csg324 -1
MIG: 01:23:31 : 1: xc7a100t 2: csg324 3: -1
MIG: 01:23:31 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 01:23:31 : xilinx_path: D:/Xilinx/Vivado/2017.4/ids_lite/ISE
MIG: 01:23:31 : I am in catch area
MIG: 01:23:31 : Running D:/Xilinx/Vivado/2017.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp {d:/sangm/Documents/UCSB/4th Year/Fall/ECE 253/ECE-253-Final-Project/ECE 253 Final Project/ECE 253 Final Project.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/xil_txt.in} -cg_exc_out {d:/sangm/Documents/UCSB/4th Year/Fall/ECE 253/ECE-253-Final-Project/ECE 253 Final Project/ECE 253 Final Project.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/xil_txt.out} ... 
MIG: 01:23:43 : XML_INPUT_FILE: d:/sangm/Documents/UCSB/4th Year/Fall/ECE 253/ECE-253-Final-Project/ECE 253 Final Project/ECE 253 Final Project.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/mig_a.prj
MIG: 01:23:43 : Component_Name: system_mig_7series_0_0
MIG: 01:23:43 : Moving system_mig_7series_0_0 ...
MIG: 01:23:44 : Moving system_mig_7series_0_0.veo ...
MIG: 01:23:44 : Moving system_mig_7series_0_0_xmdf.tcl ...
MIG: 01:23:44 : Running simulation.xit
MIG: 01:23:44 : IGN:     <ModuleName>system_mig_7series_0_0</ModuleName> <==>     <ModuleName>system_mig_7series_0_0</ModuleName> 
MIG: 01:23:44 : IGN:         <InputClkFreq>100</InputClkFreq> <==>         <InputClkFreq>100</InputClkFreq> 
MIG: 01:23:44 : ERR:             <Pin PADName="E3(MRCC_P)" Bank="35" name="sys_clk_i" /> <==>             <Pin PADName="E3" Bank="35" name="sys_clk_i" /> 
MIG: 01:23:44 : ################# RUNNING MIG BATCH ###################
MIG: 01:23:44 : Writing IN file for 'system_mig_7series_0_0'...compDirPath: d:/Xilinx/Vivado/2017.4/data/ip/xilinx/mig_7series_v4_0... instDirPath: d:/sangm/Documents/UCSB/4th Year/Fall/ECE 253/ECE-253-Final-Project/ECE 253 Final Project/ECE 253 Final Project.srcs/sources_1/bd/system/ip/system_mig_7series_0_0
MIG: 01:23:44 : synp_flow:  -- synthesis_mode: Other
MIG: 01:23:44 : outputDirectory: d:/sangm/Documents/UCSB/4th Year/Fall/ECE 253/ECE-253-Final-Project/ECE 253 Final Project/ECE 253 Final Project.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/_tmp/
MIG: 01:23:44 : vivado_mode: xpg_bd
MIG: 01:23:44 : isPortInterface: 0
MIG: 01:23:44 : isPortInterface: 0
MIG: 01:23:44 : isPortInterface: 0
MIG: 01:23:44 : isPortInterface: 0
MIG: 01:23:44 : isPortInterface: 0
MIG: 01:23:44 : isPortInterface: 0
MIG: 01:23:44 : isPortInterface: 0
MIG: 01:23:44 : isPortInterface: 0
MIG: 01:23:44 : isPortInterface: 0
MIG: 01:23:45 : isPortInterface: 0
MIG: 01:23:45 : isPortInterface: 0
MIG: 01:23:45 : isPortInterface: 0
MIG: 01:23:45 : isPortInterface: 0
MIG: 01:23:45 : isPortInterface: 0
MIG: 01:23:45 : isPortInterface: 0
MIG: 01:23:45 : isPortInterface: 0
MIG: 01:23:45 : isPortInterface: 0
MIG: 01:23:45 : isPortInterface: 0
MIG: 01:23:45 : isPortInterface: 0
MIG: 01:23:45 : isPortInterface: 0
MIG: 01:23:45 : isPortInterface: 0
MIG: 01:23:45 : isPortInterface: 0
MIG: 01:23:45 : isPortInterface: 0
MIG: 01:23:45 : isPortInterface: 0
MIG: 01:23:45 : isPortInterface: 0
MIG: 01:23:45 : isPortInterface: 0
MIG: 01:23:45 : isPortInterface: 0
MIG: 01:23:45 : isPortInterface: 0
MIG: 01:23:45 : isPortInterface: 0
MIG: 01:23:45 : isPortInterface: 0
MIG: 01:23:45 : isPortInterface: 0
MIG: 01:23:45 : isPortInterface: 0
MIG: 01:23:45 : isPortInterface: 0
MIG: 01:23:45 : isPortInterface: 0
MIG: 01:23:45 : isPortInterface: 0
MIG: 01:23:45 : isPortInterface: 0
MIG: 01:23:45 : isPortInterface: 0
MIG: 01:23:45 : isPortInterface: 0
MIG: 01:23:45 : isPortInterface: 0
MIG: 01:23:45 : isPortInterface: 0
MIG: 01:23:45 : isPortInterface: 0
MIG: 01:23:45 : isPortInterface: 0
MIG: 01:23:45 : isPortInterface: 0
MIG: 01:23:45 : isPortInterface: 0
MIG: 01:23:45 : isPortInterface: 0
MIG: 01:23:45 : isPortInterface: 0
MIG: 01:23:45 : isPortInterface: 0
MIG: 01:23:45 : isPortInterface: 0
MIG: 01:23:45 : isPortInterface: 0
MIG: 01:23:45 : isPortInterface: 0
MIG: 01:23:45 : isPortInterface: 0
MIG: 01:23:45 : isPortInterface: 0
MIG: 01:23:45 : isPortInterface: 0
MIG: 01:23:45 : isPortInterface: 0
MIG: 01:23:45 : isPortInterface: 0
MIG: 01:23:45 : isPortInterface: 0
MIG: 01:23:45 : isPortInterface: 0
MIG: 01:23:45 : isPortInterface: 0
MIG: 01:23:45 : isPortInterface: 0
MIG: 01:23:45 : isPortInterface: 0
MIG: 01:23:45 : isPortInterface: 0
MIG: 01:23:45 : isPortInterface: 0
MIG: 01:23:45 : isPortInterface: 0
MIG: 01:23:45 : isPortInterface: 0
MIG: 01:23:45 : isPortInterface: 0
MIG: 01:23:45 : isPortInterface: 0
MIG: 01:23:45 : isPortInterface: 0
MIG: 01:23:45 : isPortInterface: 0
MIG: 01:23:45 : isPortInterface: 0
MIG: 01:23:45 : isPortInterface: 0
MIG: 01:23:45 : isPortInterface: 0
MIG: 01:23:45 : isPortInterface: 0
MIG: 01:23:45 : isPortInterface: 0
MIG: 01:23:45 : isPortInterface: 0
MIG: 01:23:45 : isPortInterface: 0
MIG: 01:23:45 : isPortInterface: 0
MIG: 01:23:45 : isPortInterface: 0
MIG: 01:23:45 : isPortInterface: 0
MIG: 01:23:46 : isPortInterface: 0
MIG: 01:23:46 : isPortInterface: 0
MIG: 01:23:46 : isPortInterface: 0
MIG: 01:23:46 : isPortInterface: 0
MIG: 01:23:46 : isPortInterface: 0
MIG: 01:23:46 : isPortInterface: 0
MIG: 01:23:46 : isPortInterface: 0
MIG: 01:23:46 : isPortInterface: 0
MIG: 01:23:46 : isPortInterface: 0
MIG: 01:23:46 : isPortInterface: 0
MIG: 01:23:46 : isPortInterface: 0
MIG: 01:23:46 : isPortInterface: 0
MIG: 01:23:46 : isPortInterface: 0
MIG: 01:23:46 : isPortInterface: 0
MIG: 01:23:46 : isPortInterface: 0
MIG: 01:23:46 : isPortInterface: 0
MIG: 01:23:46 : isPortInterface: 0
MIG: 01:23:46 : isPortInterface: 0
MIG: 01:23:46 : isPortInterface: 0
MIG: 01:23:46 : isPortInterface: 0
MIG: 01:23:46 : isPortInterface: 0
MIG: 01:23:46 : isPortInterface: 0
MIG: 01:23:46 : isPortInterface: 0
MIG: 01:23:46 : isPortInterface: 0
MIG: 01:23:46 : isPortInterface: 0
MIG: 01:23:46 : isPortInterface: 0
MIG: 01:23:46 : isPortInterface: 0
MIG: 01:23:46 : isPortInterface: 0
MIG: 01:23:46 : isPortInterface: 0
MIG: 01:23:46 : isPortInterface: 0
MIG: 01:23:46 : isPortInterface: 0
MIG: 01:23:46 : isPortInterface: 0
MIG: 01:23:46 : isPortInterface: 0
MIG: 01:23:46 : isPortInterface: 0
MIG: 01:23:46 : isPortInterface: 0
MIG: 01:23:46 : isPortInterface: 0
MIG: 01:23:46 : isPortInterface: 0
MIG: 01:23:46 : isPortInterface: 0
MIG: 01:23:46 : isPortInterface: 0
MIG: 01:23:46 : isPortInterface: 0
MIG: 01:23:46 : isPortInterface: 0
MIG: 01:23:46 : isPortInterface: 0
MIG: 01:23:46 : isPortInterface: 0
MIG: 01:23:46 : isPortInterface: 1
MIG: 01:23:46 : isPortInterface: 0
MIG: 01:23:46 : isPortInterface: 0
MIG: 01:23:46 : isPortInterface: 0
MIG: 01:23:46 : isPortInterface: 0
MIG: 01:23:46 : isPortInterface: 0
MIG: 01:23:46 : isPortInterface: 0
MIG: 01:23:46 : isPortInterface: 0
MIG: 01:23:46 : isPortInterface: 0
MIG: 01:23:46 : isPortInterface: 0
MIG: 01:23:46 : isPortInterface: 0
MIG: 01:23:46 :  locked false  
MIG: 01:23:46 : HDL Language: Verilog
MIG: 01:23:46 : compInfo: false
MIG: 01:23:46 : Vivado Options xc7a100t csg324 -1
MIG: 01:23:46 : 1: xc7a100t 2: csg324 3: -1
MIG: 01:23:46 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 01:23:46 : xilinx_path: D:/Xilinx/Vivado/2017.4/ids_lite/ISE
MIG: 01:23:46 : I am in catch area
MIG: 01:23:46 : Running D:/Xilinx/Vivado/2017.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp {d:/sangm/Documents/UCSB/4th Year/Fall/ECE 253/ECE-253-Final-Project/ECE 253 Final Project/ECE 253 Final Project.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/xil_txt.in} -cg_exc_out {d:/sangm/Documents/UCSB/4th Year/Fall/ECE 253/ECE-253-Final-Project/ECE 253 Final Project/ECE 253 Final Project.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/xil_txt.out} ... 
MIG: 01:23:59 : XML_INPUT_FILE: d:/sangm/Documents/UCSB/4th Year/Fall/ECE 253/ECE-253-Final-Project/ECE 253 Final Project/ECE 253 Final Project.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/mig_a.prj
MIG: 01:23:59 : Component_Name: system_mig_7series_0_0
MIG: 01:23:59 : Moving system_mig_7series_0_0 ...
MIG: 01:23:59 : Moving system_mig_7series_0_0.veo ...
MIG: 01:23:59 : Moving system_mig_7series_0_0_xmdf.tcl ...
MIG: 01:23:59 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 01:24:00 : IGN:     <ModuleName>system_mig_7series_0_0</ModuleName> <==>     <ModuleName>system_mig_7series_0_0</ModuleName> 
MIG: 01:24:00 : IGN:         <InputClkFreq>100</InputClkFreq> <==>         <InputClkFreq>100</InputClkFreq> 
MIG: 01:24:00 : ERR:             <Pin PADName="E3(MRCC_P)" Bank="35" name="sys_clk_i" /> <==>             <Pin PADName="E3" Bank="35" name="sys_clk_i" /> 
MIG: 01:24:00 : ################# RUNNING MIG BATCH ###################
MIG: 01:24:00 : Writing IN file for 'system_mig_7series_0_0'...compDirPath: d:/Xilinx/Vivado/2017.4/data/ip/xilinx/mig_7series_v4_0... instDirPath: d:/sangm/Documents/UCSB/4th Year/Fall/ECE 253/ECE-253-Final-Project/ECE 253 Final Project/ECE 253 Final Project.srcs/sources_1/bd/system/ip/system_mig_7series_0_0
MIG: 01:24:00 : synp_flow:  -- synthesis_mode: Other
MIG: 01:24:00 : outputDirectory: d:/sangm/Documents/UCSB/4th Year/Fall/ECE 253/ECE-253-Final-Project/ECE 253 Final Project/ECE 253 Final Project.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/_tmp/
MIG: 01:24:00 : vivado_mode: xpg_bd
MIG: 01:24:00 : isPortInterface: 0
MIG: 01:24:00 : isPortInterface: 0
MIG: 01:24:00 : isPortInterface: 0
MIG: 01:24:00 : isPortInterface: 0
MIG: 01:24:00 : isPortInterface: 0
MIG: 01:24:00 : isPortInterface: 0
MIG: 01:24:00 : isPortInterface: 0
MIG: 01:24:00 : isPortInterface: 0
MIG: 01:24:00 : isPortInterface: 0
MIG: 01:24:00 : isPortInterface: 0
MIG: 01:24:00 : isPortInterface: 0
MIG: 01:24:00 : isPortInterface: 0
MIG: 01:24:00 : isPortInterface: 0
MIG: 01:24:00 : isPortInterface: 0
MIG: 01:24:00 : isPortInterface: 0
MIG: 01:24:00 : isPortInterface: 0
MIG: 01:24:00 : isPortInterface: 0
MIG: 01:24:00 : isPortInterface: 0
MIG: 01:24:00 : isPortInterface: 0
MIG: 01:24:00 : isPortInterface: 0
MIG: 01:24:00 : isPortInterface: 0
MIG: 01:24:00 : isPortInterface: 0
MIG: 01:24:00 : isPortInterface: 0
MIG: 01:24:00 : isPortInterface: 0
MIG: 01:24:00 : isPortInterface: 0
MIG: 01:24:00 : isPortInterface: 0
MIG: 01:24:00 : isPortInterface: 0
MIG: 01:24:00 : isPortInterface: 0
MIG: 01:24:00 : isPortInterface: 0
MIG: 01:24:00 : isPortInterface: 0
MIG: 01:24:00 : isPortInterface: 0
MIG: 01:24:00 : isPortInterface: 0
MIG: 01:24:00 : isPortInterface: 0
MIG: 01:24:00 : isPortInterface: 0
MIG: 01:24:00 : isPortInterface: 0
MIG: 01:24:00 : isPortInterface: 0
MIG: 01:24:00 : isPortInterface: 0
MIG: 01:24:00 : isPortInterface: 0
MIG: 01:24:00 : isPortInterface: 0
MIG: 01:24:00 : isPortInterface: 0
MIG: 01:24:00 : isPortInterface: 0
MIG: 01:24:00 : isPortInterface: 0
MIG: 01:24:00 : isPortInterface: 0
MIG: 01:24:00 : isPortInterface: 0
MIG: 01:24:00 : isPortInterface: 0
MIG: 01:24:00 : isPortInterface: 0
MIG: 01:24:00 : isPortInterface: 0
MIG: 01:24:00 : isPortInterface: 0
MIG: 01:24:00 : isPortInterface: 0
MIG: 01:24:00 : isPortInterface: 0
MIG: 01:24:01 : isPortInterface: 0
MIG: 01:24:01 : isPortInterface: 0
MIG: 01:24:01 : isPortInterface: 0
MIG: 01:24:01 : isPortInterface: 0
MIG: 01:24:01 : isPortInterface: 0
MIG: 01:24:01 : isPortInterface: 0
MIG: 01:24:01 : isPortInterface: 0
MIG: 01:24:01 : isPortInterface: 0
MIG: 01:24:01 : isPortInterface: 0
MIG: 01:24:01 : isPortInterface: 0
MIG: 01:24:01 : isPortInterface: 0
MIG: 01:24:01 : isPortInterface: 0
MIG: 01:24:01 : isPortInterface: 0
MIG: 01:24:01 : isPortInterface: 0
MIG: 01:24:01 : isPortInterface: 0
MIG: 01:24:01 : isPortInterface: 0
MIG: 01:24:01 : isPortInterface: 0
MIG: 01:24:01 : isPortInterface: 0
MIG: 01:24:01 : isPortInterface: 0
MIG: 01:24:01 : isPortInterface: 0
MIG: 01:24:01 : isPortInterface: 0
MIG: 01:24:01 : isPortInterface: 0
MIG: 01:24:01 : isPortInterface: 0
MIG: 01:24:01 : isPortInterface: 0
MIG: 01:24:01 : isPortInterface: 0
MIG: 01:24:01 : isPortInterface: 0
MIG: 01:24:01 : isPortInterface: 0
MIG: 01:24:01 : isPortInterface: 0
MIG: 01:24:01 : isPortInterface: 0
MIG: 01:24:01 : isPortInterface: 0
MIG: 01:24:01 : isPortInterface: 0
MIG: 01:24:01 : isPortInterface: 0
MIG: 01:24:01 : isPortInterface: 0
MIG: 01:24:01 : isPortInterface: 0
MIG: 01:24:01 : isPortInterface: 0
MIG: 01:24:01 : isPortInterface: 0
MIG: 01:24:01 : isPortInterface: 0
MIG: 01:24:01 : isPortInterface: 0
MIG: 01:24:01 : isPortInterface: 0
MIG: 01:24:01 : isPortInterface: 0
MIG: 01:24:01 : isPortInterface: 0
MIG: 01:24:01 : isPortInterface: 0
MIG: 01:24:01 : isPortInterface: 0
MIG: 01:24:01 : isPortInterface: 0
MIG: 01:24:01 : isPortInterface: 0
MIG: 01:24:01 : isPortInterface: 0
MIG: 01:24:01 : isPortInterface: 0
MIG: 01:24:01 : isPortInterface: 0
MIG: 01:24:01 : isPortInterface: 0
MIG: 01:24:01 : isPortInterface: 0
MIG: 01:24:01 : isPortInterface: 0
MIG: 01:24:01 : isPortInterface: 0
MIG: 01:24:01 : isPortInterface: 0
MIG: 01:24:01 : isPortInterface: 0
MIG: 01:24:01 : isPortInterface: 0
MIG: 01:24:01 : isPortInterface: 0
MIG: 01:24:01 : isPortInterface: 0
MIG: 01:24:01 : isPortInterface: 0
MIG: 01:24:01 : isPortInterface: 0
MIG: 01:24:01 : isPortInterface: 0
MIG: 01:24:01 : isPortInterface: 0
MIG: 01:24:01 : isPortInterface: 0
MIG: 01:24:01 : isPortInterface: 0
MIG: 01:24:02 : isPortInterface: 0
MIG: 01:24:02 : isPortInterface: 0
MIG: 01:24:02 : isPortInterface: 0
MIG: 01:24:02 : isPortInterface: 0
MIG: 01:24:02 : isPortInterface: 0
MIG: 01:24:02 : isPortInterface: 0
MIG: 01:24:02 : isPortInterface: 0
MIG: 01:24:02 : isPortInterface: 0
MIG: 01:24:02 : isPortInterface: 1
MIG: 01:24:02 : isPortInterface: 0
MIG: 01:24:02 : isPortInterface: 0
MIG: 01:24:02 : isPortInterface: 0
MIG: 01:24:02 : isPortInterface: 0
MIG: 01:24:02 : isPortInterface: 0
MIG: 01:24:02 : isPortInterface: 0
MIG: 01:24:02 : isPortInterface: 0
MIG: 01:24:02 : isPortInterface: 0
MIG: 01:24:02 : isPortInterface: 0
MIG: 01:24:02 : isPortInterface: 0
MIG: 01:24:02 :  locked false  
MIG: 01:24:02 : HDL Language: Verilog
MIG: 01:24:02 : compInfo: false
MIG: 01:24:02 : Vivado Options xc7a100t csg324 -1
MIG: 01:24:02 : 1: xc7a100t 2: csg324 3: -1
MIG: 01:24:02 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 01:24:02 : xilinx_path: D:/Xilinx/Vivado/2017.4/ids_lite/ISE
MIG: 01:24:02 : I am in catch area
MIG: 01:24:02 : Running D:/Xilinx/Vivado/2017.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp {d:/sangm/Documents/UCSB/4th Year/Fall/ECE 253/ECE-253-Final-Project/ECE 253 Final Project/ECE 253 Final Project.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/xil_txt.in} -cg_exc_out {d:/sangm/Documents/UCSB/4th Year/Fall/ECE 253/ECE-253-Final-Project/ECE 253 Final Project/ECE 253 Final Project.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/xil_txt.out} ... 
MIG: 01:24:18 : XML_INPUT_FILE: d:/sangm/Documents/UCSB/4th Year/Fall/ECE 253/ECE-253-Final-Project/ECE 253 Final Project/ECE 253 Final Project.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/mig_a.prj
MIG: 01:24:18 : Component_Name: system_mig_7series_0_0
MIG: 01:24:18 : Moving system_mig_7series_0_0 ...
MIG: 01:24:18 : Moving system_mig_7series_0_0.veo ...
MIG: 01:24:18 : Moving system_mig_7series_0_0_xmdf.tcl ...
MIG: 01:24:19 : Running implementation.xit
MIG: 01:24:19 : IGN:     <ModuleName>system_mig_7series_0_0</ModuleName> <==>     <ModuleName>system_mig_7series_0_0</ModuleName> 
MIG: 01:24:19 : IGN:         <InputClkFreq>100</InputClkFreq> <==>         <InputClkFreq>100</InputClkFreq> 
MIG: 01:24:19 : ERR:             <Pin PADName="E3(MRCC_P)" Bank="35" name="sys_clk_i" /> <==>             <Pin PADName="E3" Bank="35" name="sys_clk_i" /> 
MIG: 01:24:19 : ################# RUNNING MIG BATCH ###################
MIG: 01:24:19 : Writing IN file for 'system_mig_7series_0_0'...compDirPath: d:/Xilinx/Vivado/2017.4/data/ip/xilinx/mig_7series_v4_0... instDirPath: d:/sangm/Documents/UCSB/4th Year/Fall/ECE 253/ECE-253-Final-Project/ECE 253 Final Project/ECE 253 Final Project.srcs/sources_1/bd/system/ip/system_mig_7series_0_0
MIG: 01:24:19 : synp_flow:  -- synthesis_mode: Other
MIG: 01:24:19 : outputDirectory: d:/sangm/Documents/UCSB/4th Year/Fall/ECE 253/ECE-253-Final-Project/ECE 253 Final Project/ECE 253 Final Project.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/_tmp/
MIG: 01:24:19 : vivado_mode: xpg_bd
MIG: 01:24:19 : isPortInterface: 0
MIG: 01:24:19 : isPortInterface: 0
MIG: 01:24:19 : isPortInterface: 0
MIG: 01:24:19 : isPortInterface: 0
MIG: 01:24:19 : isPortInterface: 0
MIG: 01:24:19 : isPortInterface: 0
MIG: 01:24:19 : isPortInterface: 0
MIG: 01:24:19 : isPortInterface: 0
MIG: 01:24:19 : isPortInterface: 0
MIG: 01:24:19 : isPortInterface: 0
MIG: 01:24:19 : isPortInterface: 0
MIG: 01:24:19 : isPortInterface: 0
MIG: 01:24:19 : isPortInterface: 0
MIG: 01:24:19 : isPortInterface: 0
MIG: 01:24:19 : isPortInterface: 0
MIG: 01:24:19 : isPortInterface: 0
MIG: 01:24:19 : isPortInterface: 0
MIG: 01:24:19 : isPortInterface: 0
MIG: 01:24:19 : isPortInterface: 0
MIG: 01:24:19 : isPortInterface: 0
MIG: 01:24:19 : isPortInterface: 0
MIG: 01:24:19 : isPortInterface: 0
MIG: 01:24:19 : isPortInterface: 0
MIG: 01:24:19 : isPortInterface: 0
MIG: 01:24:19 : isPortInterface: 0
MIG: 01:24:19 : isPortInterface: 0
MIG: 01:24:19 : isPortInterface: 0
MIG: 01:24:19 : isPortInterface: 0
MIG: 01:24:19 : isPortInterface: 0
MIG: 01:24:19 : isPortInterface: 0
MIG: 01:24:19 : isPortInterface: 0
MIG: 01:24:19 : isPortInterface: 0
MIG: 01:24:19 : isPortInterface: 0
MIG: 01:24:19 : isPortInterface: 0
MIG: 01:24:19 : isPortInterface: 0
MIG: 01:24:19 : isPortInterface: 0
MIG: 01:24:19 : isPortInterface: 0
MIG: 01:24:19 : isPortInterface: 0
MIG: 01:24:19 : isPortInterface: 0
MIG: 01:24:19 : isPortInterface: 0
MIG: 01:24:19 : isPortInterface: 0
MIG: 01:24:19 : isPortInterface: 0
MIG: 01:24:19 : isPortInterface: 0
MIG: 01:24:19 : isPortInterface: 0
MIG: 01:24:19 : isPortInterface: 0
MIG: 01:24:19 : isPortInterface: 0
MIG: 01:24:20 : isPortInterface: 0
MIG: 01:24:20 : isPortInterface: 0
MIG: 01:24:20 : isPortInterface: 0
MIG: 01:24:20 : isPortInterface: 0
MIG: 01:24:20 : isPortInterface: 0
MIG: 01:24:20 : isPortInterface: 0
MIG: 01:24:20 : isPortInterface: 0
MIG: 01:24:20 : isPortInterface: 0
MIG: 01:24:20 : isPortInterface: 0
MIG: 01:24:20 : isPortInterface: 0
MIG: 01:24:20 : isPortInterface: 0
MIG: 01:24:20 : isPortInterface: 0
MIG: 01:24:20 : isPortInterface: 0
MIG: 01:24:20 : isPortInterface: 0
MIG: 01:24:20 : isPortInterface: 0
MIG: 01:24:20 : isPortInterface: 0
MIG: 01:24:20 : isPortInterface: 0
MIG: 01:24:20 : isPortInterface: 0
MIG: 01:24:20 : isPortInterface: 0
MIG: 01:24:20 : isPortInterface: 0
MIG: 01:24:20 : isPortInterface: 0
MIG: 01:24:20 : isPortInterface: 0
MIG: 01:24:20 : isPortInterface: 0
MIG: 01:24:20 : isPortInterface: 0
MIG: 01:24:20 : isPortInterface: 0
MIG: 01:24:20 : isPortInterface: 0
MIG: 01:24:20 : isPortInterface: 0
MIG: 01:24:20 : isPortInterface: 0
MIG: 01:24:20 : isPortInterface: 0
MIG: 01:24:20 : isPortInterface: 0
MIG: 01:24:20 : isPortInterface: 0
MIG: 01:24:20 : isPortInterface: 0
MIG: 01:24:20 : isPortInterface: 0
MIG: 01:24:20 : isPortInterface: 0
MIG: 01:24:20 : isPortInterface: 0
MIG: 01:24:20 : isPortInterface: 0
MIG: 01:24:20 : isPortInterface: 0
MIG: 01:24:20 : isPortInterface: 0
MIG: 01:24:20 : isPortInterface: 0
MIG: 01:24:20 : isPortInterface: 0
MIG: 01:24:20 : isPortInterface: 0
MIG: 01:24:20 : isPortInterface: 0
MIG: 01:24:20 : isPortInterface: 0
MIG: 01:24:20 : isPortInterface: 0
MIG: 01:24:20 : isPortInterface: 0
MIG: 01:24:20 : isPortInterface: 0
MIG: 01:24:20 : isPortInterface: 0
MIG: 01:24:20 : isPortInterface: 0
MIG: 01:24:20 : isPortInterface: 0
MIG: 01:24:20 : isPortInterface: 0
MIG: 01:24:20 : isPortInterface: 0
MIG: 01:24:20 : isPortInterface: 0
MIG: 01:24:20 : isPortInterface: 0
MIG: 01:24:20 : isPortInterface: 0
MIG: 01:24:20 : isPortInterface: 0
MIG: 01:24:20 : isPortInterface: 0
MIG: 01:24:20 : isPortInterface: 0
MIG: 01:24:20 : isPortInterface: 0
MIG: 01:24:20 : isPortInterface: 0
MIG: 01:24:20 : isPortInterface: 0
MIG: 01:24:20 : isPortInterface: 0
MIG: 01:24:20 : isPortInterface: 0
MIG: 01:24:20 : isPortInterface: 0
MIG: 01:24:20 : isPortInterface: 0
MIG: 01:24:20 : isPortInterface: 0
MIG: 01:24:20 : isPortInterface: 0
MIG: 01:24:20 : isPortInterface: 0
MIG: 01:24:20 : isPortInterface: 0
MIG: 01:24:20 : isPortInterface: 0
MIG: 01:24:20 : isPortInterface: 0
MIG: 01:24:20 : isPortInterface: 0
MIG: 01:24:20 : isPortInterface: 0
MIG: 01:24:20 : isPortInterface: 0
MIG: 01:24:20 : isPortInterface: 0
MIG: 01:24:20 : isPortInterface: 0
MIG: 01:24:20 : isPortInterface: 1
MIG: 01:24:20 : isPortInterface: 0
MIG: 01:24:20 : isPortInterface: 0
MIG: 01:24:20 : isPortInterface: 0
MIG: 01:24:20 : isPortInterface: 0
MIG: 01:24:20 : isPortInterface: 0
MIG: 01:24:21 : isPortInterface: 0
MIG: 01:24:21 : isPortInterface: 0
MIG: 01:24:21 : isPortInterface: 0
MIG: 01:24:21 : isPortInterface: 0
MIG: 01:24:21 : isPortInterface: 0
MIG: 01:24:21 :  locked false  
MIG: 01:24:21 : HDL Language: Verilog
MIG: 01:24:21 : compInfo: false
MIG: 01:24:21 : Vivado Options xc7a100t csg324 -1
MIG: 01:24:21 : 1: xc7a100t 2: csg324 3: -1
MIG: 01:24:21 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 01:24:21 : xilinx_path: D:/Xilinx/Vivado/2017.4/ids_lite/ISE
MIG: 01:24:21 : I am in catch area
MIG: 01:24:21 : Running D:/Xilinx/Vivado/2017.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp {d:/sangm/Documents/UCSB/4th Year/Fall/ECE 253/ECE-253-Final-Project/ECE 253 Final Project/ECE 253 Final Project.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/xil_txt.in} -cg_exc_out {d:/sangm/Documents/UCSB/4th Year/Fall/ECE 253/ECE-253-Final-Project/ECE 253 Final Project/ECE 253 Final Project.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/xil_txt.out} ... 
MIG: 01:24:38 : XML_INPUT_FILE: d:/sangm/Documents/UCSB/4th Year/Fall/ECE 253/ECE-253-Final-Project/ECE 253 Final Project/ECE 253 Final Project.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/mig_a.prj
MIG: 01:24:38 : Component_Name: system_mig_7series_0_0
MIG: 01:24:38 : Moving system_mig_7series_0_0 ...
MIG: 01:24:38 : Moving system_mig_7series_0_0.veo ...
MIG: 01:24:38 : Moving system_mig_7series_0_0_xmdf.tcl ...
MIG: 01:31:38 : Running synthesis.xit
MIG: 01:31:38 : ################# RUNNING MIG BATCH ###################
MIG: 01:31:38 : Writing IN file for 'system_mig_7series_0_0'...compDirPath: d:/Xilinx/Vivado/2017.4/data/ip/xilinx/mig_7series_v4_0... instDirPath: d:/sangm/Documents/UCSB/4th Year/Fall/ECE 253/ECE-253-Final-Project/ECE 253 Final Project/ECE 253 Final Project.srcs/sources_1/bd/system/ip/system_mig_7series_0_0
MIG: 01:31:38 : synp_flow:  -- synthesis_mode: Other
MIG: 01:31:38 : outputDirectory: d:/sangm/Documents/UCSB/4th Year/Fall/ECE 253/ECE-253-Final-Project/ECE 253 Final Project/ECE 253 Final Project.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/_tmp/
MIG: 01:31:38 : vivado_mode: xpg_bd
MIG: 01:31:38 : isPortInterface: 0
MIG: 01:31:38 : isPortInterface: 0
MIG: 01:31:38 : isPortInterface: 0
MIG: 01:31:38 : isPortInterface: 0
MIG: 01:31:38 : isPortInterface: 0
MIG: 01:31:38 : isPortInterface: 0
MIG: 01:31:38 : isPortInterface: 0
MIG: 01:31:38 : isPortInterface: 0
MIG: 01:31:38 : isPortInterface: 0
MIG: 01:31:38 : isPortInterface: 0
MIG: 01:31:38 : isPortInterface: 0
MIG: 01:31:38 : isPortInterface: 0
MIG: 01:31:38 : isPortInterface: 0
MIG: 01:31:38 : isPortInterface: 0
MIG: 01:31:38 : isPortInterface: 0
MIG: 01:31:38 : isPortInterface: 0
MIG: 01:31:38 : isPortInterface: 0
MIG: 01:31:38 : isPortInterface: 0
MIG: 01:31:38 : isPortInterface: 0
MIG: 01:31:38 : isPortInterface: 0
MIG: 01:31:38 : isPortInterface: 0
MIG: 01:31:38 : isPortInterface: 0
MIG: 01:31:38 : isPortInterface: 0
MIG: 01:31:38 : isPortInterface: 0
MIG: 01:31:38 : isPortInterface: 0
MIG: 01:31:38 : isPortInterface: 0
MIG: 01:31:38 : isPortInterface: 0
MIG: 01:31:38 : isPortInterface: 0
MIG: 01:31:39 : isPortInterface: 0
MIG: 01:31:39 : isPortInterface: 0
MIG: 01:31:39 : isPortInterface: 0
MIG: 01:31:39 : isPortInterface: 0
MIG: 01:31:39 : isPortInterface: 0
MIG: 01:31:39 : isPortInterface: 0
MIG: 01:31:39 : isPortInterface: 0
MIG: 01:31:39 : isPortInterface: 0
MIG: 01:31:39 : isPortInterface: 0
MIG: 01:31:39 : isPortInterface: 0
MIG: 01:31:39 : isPortInterface: 0
MIG: 01:31:39 : isPortInterface: 0
MIG: 01:31:39 : isPortInterface: 0
MIG: 01:31:39 : isPortInterface: 0
MIG: 01:31:39 : isPortInterface: 0
MIG: 01:31:39 : isPortInterface: 0
MIG: 01:31:39 : isPortInterface: 0
MIG: 01:31:39 : isPortInterface: 0
MIG: 01:31:39 : isPortInterface: 0
MIG: 01:31:39 : isPortInterface: 0
MIG: 01:31:39 : isPortInterface: 0
MIG: 01:31:39 : isPortInterface: 0
MIG: 01:31:39 : isPortInterface: 0
MIG: 01:31:39 : isPortInterface: 0
MIG: 01:31:39 : isPortInterface: 0
MIG: 01:31:39 : isPortInterface: 0
MIG: 01:31:39 : isPortInterface: 0
MIG: 01:31:39 : isPortInterface: 0
MIG: 01:31:39 : isPortInterface: 0
MIG: 01:31:39 : isPortInterface: 0
MIG: 01:31:39 : isPortInterface: 0
MIG: 01:31:39 : isPortInterface: 0
MIG: 01:31:39 : isPortInterface: 0
MIG: 01:31:39 : isPortInterface: 0
MIG: 01:31:39 : isPortInterface: 0
MIG: 01:31:39 : isPortInterface: 0
MIG: 01:31:39 : isPortInterface: 0
MIG: 01:31:39 : isPortInterface: 0
MIG: 01:31:39 : isPortInterface: 0
MIG: 01:31:39 : isPortInterface: 0
MIG: 01:31:39 : isPortInterface: 0
MIG: 01:31:39 : isPortInterface: 0
MIG: 01:31:39 : isPortInterface: 0
MIG: 01:31:39 : isPortInterface: 0
MIG: 01:31:39 : isPortInterface: 0
MIG: 01:31:39 : isPortInterface: 0
MIG: 01:31:39 : isPortInterface: 0
MIG: 01:31:39 : isPortInterface: 0
MIG: 01:31:39 : isPortInterface: 0
MIG: 01:31:39 : isPortInterface: 0
MIG: 01:31:39 : isPortInterface: 0
MIG: 01:31:39 : isPortInterface: 0
MIG: 01:31:39 : isPortInterface: 0
MIG: 01:31:39 : isPortInterface: 0
MIG: 01:31:39 : isPortInterface: 0
MIG: 01:31:39 : isPortInterface: 0
MIG: 01:31:39 : isPortInterface: 0
MIG: 01:31:39 : isPortInterface: 0
MIG: 01:31:39 : isPortInterface: 0
MIG: 01:31:39 : isPortInterface: 0
MIG: 01:31:39 : isPortInterface: 0
MIG: 01:31:39 : isPortInterface: 0
MIG: 01:31:39 : isPortInterface: 0
MIG: 01:31:39 : isPortInterface: 0
MIG: 01:31:39 : isPortInterface: 0
MIG: 01:31:39 : isPortInterface: 0
MIG: 01:31:39 : isPortInterface: 0
MIG: 01:31:39 : isPortInterface: 0
MIG: 01:31:39 : isPortInterface: 0
MIG: 01:31:39 : isPortInterface: 0
MIG: 01:31:39 : isPortInterface: 0
MIG: 01:31:39 : isPortInterface: 0
MIG: 01:31:39 : isPortInterface: 0
MIG: 01:31:39 : isPortInterface: 0
MIG: 01:31:39 : isPortInterface: 0
MIG: 01:31:39 : isPortInterface: 0
MIG: 01:31:39 : isPortInterface: 0
MIG: 01:31:39 : isPortInterface: 0
MIG: 01:31:40 : isPortInterface: 0
MIG: 01:31:40 : isPortInterface: 0
MIG: 01:31:40 : isPortInterface: 0
MIG: 01:31:40 : isPortInterface: 0
MIG: 01:31:40 : isPortInterface: 0
MIG: 01:31:40 : isPortInterface: 0
MIG: 01:31:40 : isPortInterface: 0
MIG: 01:31:40 : isPortInterface: 0
MIG: 01:31:40 : isPortInterface: 0
MIG: 01:31:40 : isPortInterface: 0
MIG: 01:31:40 : isPortInterface: 0
MIG: 01:31:40 : isPortInterface: 0
MIG: 01:31:40 : isPortInterface: 0
MIG: 01:31:40 : isPortInterface: 0
MIG: 01:31:40 : isPortInterface: 0
MIG: 01:31:40 : isPortInterface: 1
MIG: 01:31:40 : isPortInterface: 0
MIG: 01:31:40 : isPortInterface: 0
MIG: 01:31:40 : isPortInterface: 0
MIG: 01:31:40 : isPortInterface: 0
MIG: 01:31:40 : isPortInterface: 0
MIG: 01:31:40 : isPortInterface: 0
MIG: 01:31:40 : isPortInterface: 0
MIG: 01:31:40 : isPortInterface: 0
MIG: 01:31:40 : isPortInterface: 0
MIG: 01:31:40 : isPortInterface: 0
MIG: 01:31:40 :  locked false  
MIG: 01:31:40 : HDL Language: Verilog
MIG: 01:31:40 : compInfo: false
MIG: 01:31:40 : Vivado Options xc7a100t csg324 -1
MIG: 01:31:40 : 1: xc7a100t 2: csg324 3: -1
MIG: 01:31:40 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 01:31:40 : xilinx_path: D:/Xilinx/Vivado/2017.4/ids_lite/ISE
MIG: 01:31:40 : I am in catch area
MIG: 01:31:40 : Running D:/Xilinx/Vivado/2017.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp {d:/sangm/Documents/UCSB/4th Year/Fall/ECE 253/ECE-253-Final-Project/ECE 253 Final Project/ECE 253 Final Project.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/xil_txt.in} -cg_exc_out {d:/sangm/Documents/UCSB/4th Year/Fall/ECE 253/ECE-253-Final-Project/ECE 253 Final Project/ECE 253 Final Project.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/xil_txt.out} ... 
MIG: 01:31:51 : XML_INPUT_FILE: d:/sangm/Documents/UCSB/4th Year/Fall/ECE 253/ECE-253-Final-Project/ECE 253 Final Project/ECE 253 Final Project.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/mig_a.prj
MIG: 01:31:51 : Component_Name: system_mig_7series_0_0
MIG: 01:31:51 : Moving system_mig_7series_0_0 ...
MIG: 01:31:51 : Moving system_mig_7series_0_0.veo ...
MIG: 01:31:51 : Moving system_mig_7series_0_0_xmdf.tcl ...
MIG: 01:31:52 : Running vlog_synth_rpr.xit
MIG: 01:31:52 : IGN:     <ModuleName>system_mig_7series_0_0</ModuleName> <==>     <ModuleName>system_mig_7series_0_0</ModuleName> 
MIG: 01:31:52 : IGN:         <InputClkFreq>100</InputClkFreq> <==>         <InputClkFreq>100</InputClkFreq> 
MIG: 01:31:52 : ERR:             <Pin PADName="E3(MRCC_P)" Bank="35" name="sys_clk_i" /> <==>             <Pin PADName="E3" Bank="35" name="sys_clk_i" /> 
MIG: 01:31:52 : ################# RUNNING MIG BATCH ###################
MIG: 01:31:52 : Writing IN file for 'system_mig_7series_0_0'...compDirPath: d:/Xilinx/Vivado/2017.4/data/ip/xilinx/mig_7series_v4_0... instDirPath: d:/sangm/Documents/UCSB/4th Year/Fall/ECE 253/ECE-253-Final-Project/ECE 253 Final Project/ECE 253 Final Project.srcs/sources_1/bd/system/ip/system_mig_7series_0_0
MIG: 01:31:52 : synp_flow:  -- synthesis_mode: Other
MIG: 01:31:52 : outputDirectory: d:/sangm/Documents/UCSB/4th Year/Fall/ECE 253/ECE-253-Final-Project/ECE 253 Final Project/ECE 253 Final Project.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/_tmp/
MIG: 01:31:52 : vivado_mode: xpg_bd
MIG: 01:31:52 : isPortInterface: 0
MIG: 01:31:52 : isPortInterface: 0
MIG: 01:31:52 : isPortInterface: 0
MIG: 01:31:52 : isPortInterface: 0
MIG: 01:31:52 : isPortInterface: 0
MIG: 01:31:52 : isPortInterface: 0
MIG: 01:31:52 : isPortInterface: 0
MIG: 01:31:52 : isPortInterface: 0
MIG: 01:31:52 : isPortInterface: 0
MIG: 01:31:52 : isPortInterface: 0
MIG: 01:31:52 : isPortInterface: 0
MIG: 01:31:52 : isPortInterface: 0
MIG: 01:31:52 : isPortInterface: 0
MIG: 01:31:52 : isPortInterface: 0
MIG: 01:31:52 : isPortInterface: 0
MIG: 01:31:52 : isPortInterface: 0
MIG: 01:31:52 : isPortInterface: 0
MIG: 01:31:52 : isPortInterface: 0
MIG: 01:31:52 : isPortInterface: 0
MIG: 01:31:52 : isPortInterface: 0
MIG: 01:31:52 : isPortInterface: 0
MIG: 01:31:52 : isPortInterface: 0
MIG: 01:31:52 : isPortInterface: 0
MIG: 01:31:52 : isPortInterface: 0
MIG: 01:31:52 : isPortInterface: 0
MIG: 01:31:52 : isPortInterface: 0
MIG: 01:31:52 : isPortInterface: 0
MIG: 01:31:52 : isPortInterface: 0
MIG: 01:31:52 : isPortInterface: 0
MIG: 01:31:52 : isPortInterface: 0
MIG: 01:31:52 : isPortInterface: 0
MIG: 01:31:52 : isPortInterface: 0
MIG: 01:31:52 : isPortInterface: 0
MIG: 01:31:52 : isPortInterface: 0
MIG: 01:31:52 : isPortInterface: 0
MIG: 01:31:52 : isPortInterface: 0
MIG: 01:31:52 : isPortInterface: 0
MIG: 01:31:52 : isPortInterface: 0
MIG: 01:31:52 : isPortInterface: 0
MIG: 01:31:52 : isPortInterface: 0
MIG: 01:31:52 : isPortInterface: 0
MIG: 01:31:52 : isPortInterface: 0
MIG: 01:31:52 : isPortInterface: 0
MIG: 01:31:52 : isPortInterface: 0
MIG: 01:31:52 : isPortInterface: 0
MIG: 01:31:52 : isPortInterface: 0
MIG: 01:31:52 : isPortInterface: 0
MIG: 01:31:52 : isPortInterface: 0
MIG: 01:31:52 : isPortInterface: 0
MIG: 01:31:52 : isPortInterface: 0
MIG: 01:31:52 : isPortInterface: 0
MIG: 01:31:52 : isPortInterface: 0
MIG: 01:31:52 : isPortInterface: 0
MIG: 01:31:52 : isPortInterface: 0
MIG: 01:31:52 : isPortInterface: 0
MIG: 01:31:52 : isPortInterface: 0
MIG: 01:31:52 : isPortInterface: 0
MIG: 01:31:52 : isPortInterface: 0
MIG: 01:31:52 : isPortInterface: 0
MIG: 01:31:52 : isPortInterface: 0
MIG: 01:31:52 : isPortInterface: 0
MIG: 01:31:52 : isPortInterface: 0
MIG: 01:31:53 : isPortInterface: 0
MIG: 01:31:53 : isPortInterface: 0
MIG: 01:31:53 : isPortInterface: 0
MIG: 01:31:53 : isPortInterface: 0
MIG: 01:31:53 : isPortInterface: 0
MIG: 01:31:53 : isPortInterface: 0
MIG: 01:31:53 : isPortInterface: 0
MIG: 01:31:53 : isPortInterface: 0
MIG: 01:31:53 : isPortInterface: 0
MIG: 01:31:53 : isPortInterface: 0
MIG: 01:31:53 : isPortInterface: 0
MIG: 01:31:53 : isPortInterface: 0
MIG: 01:31:53 : isPortInterface: 0
MIG: 01:31:53 : isPortInterface: 0
MIG: 01:31:53 : isPortInterface: 0
MIG: 01:31:53 : isPortInterface: 0
MIG: 01:31:53 : isPortInterface: 0
MIG: 01:31:53 : isPortInterface: 0
MIG: 01:31:53 : isPortInterface: 0
MIG: 01:31:53 : isPortInterface: 0
MIG: 01:31:53 : isPortInterface: 0
MIG: 01:31:53 : isPortInterface: 0
MIG: 01:31:53 : isPortInterface: 0
MIG: 01:31:53 : isPortInterface: 0
MIG: 01:31:53 : isPortInterface: 0
MIG: 01:31:53 : isPortInterface: 0
MIG: 01:31:53 : isPortInterface: 0
MIG: 01:31:53 : isPortInterface: 0
MIG: 01:31:53 : isPortInterface: 0
MIG: 01:31:53 : isPortInterface: 0
MIG: 01:31:53 : isPortInterface: 0
MIG: 01:31:53 : isPortInterface: 0
MIG: 01:31:53 : isPortInterface: 0
MIG: 01:31:53 : isPortInterface: 0
MIG: 01:31:53 : isPortInterface: 0
MIG: 01:31:53 : isPortInterface: 0
MIG: 01:31:53 : isPortInterface: 0
MIG: 01:31:53 : isPortInterface: 0
MIG: 01:31:53 : isPortInterface: 0
MIG: 01:31:53 : isPortInterface: 0
MIG: 01:31:53 : isPortInterface: 0
MIG: 01:31:53 : isPortInterface: 0
MIG: 01:31:53 : isPortInterface: 0
MIG: 01:31:53 : isPortInterface: 0
MIG: 01:31:53 : isPortInterface: 0
MIG: 01:31:53 : isPortInterface: 0
MIG: 01:31:53 : isPortInterface: 0
MIG: 01:31:53 : isPortInterface: 0
MIG: 01:31:53 : isPortInterface: 0
MIG: 01:31:53 : isPortInterface: 0
MIG: 01:31:53 : isPortInterface: 0
MIG: 01:31:53 : isPortInterface: 0
MIG: 01:31:53 : isPortInterface: 0
MIG: 01:31:53 : isPortInterface: 0
MIG: 01:31:53 : isPortInterface: 0
MIG: 01:31:53 : isPortInterface: 0
MIG: 01:31:53 : isPortInterface: 0
MIG: 01:31:53 : isPortInterface: 0
MIG: 01:31:53 : isPortInterface: 0
MIG: 01:31:53 : isPortInterface: 1
MIG: 01:31:53 : isPortInterface: 0
MIG: 01:31:53 : isPortInterface: 0
MIG: 01:31:53 : isPortInterface: 0
MIG: 01:31:53 : isPortInterface: 0
MIG: 01:31:53 : isPortInterface: 0
MIG: 01:31:53 : isPortInterface: 0
MIG: 01:31:53 : isPortInterface: 0
MIG: 01:31:53 : isPortInterface: 0
MIG: 01:31:53 : isPortInterface: 0
MIG: 01:31:53 : isPortInterface: 0
MIG: 01:31:53 :  locked false  
MIG: 01:31:53 : HDL Language: Verilog
MIG: 01:31:53 : compInfo: false
MIG: 01:31:53 : Vivado Options xc7a100t csg324 -1
MIG: 01:31:53 : 1: xc7a100t 2: csg324 3: -1
MIG: 01:31:53 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 01:31:53 : xilinx_path: D:/Xilinx/Vivado/2017.4/ids_lite/ISE
MIG: 01:31:53 : I am in catch area
MIG: 01:31:53 : Running D:/Xilinx/Vivado/2017.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp {d:/sangm/Documents/UCSB/4th Year/Fall/ECE 253/ECE-253-Final-Project/ECE 253 Final Project/ECE 253 Final Project.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/xil_txt.in} -cg_exc_out {d:/sangm/Documents/UCSB/4th Year/Fall/ECE 253/ECE-253-Final-Project/ECE 253 Final Project/ECE 253 Final Project.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/xil_txt.out} ... 
MIG: 01:32:08 : XML_INPUT_FILE: d:/sangm/Documents/UCSB/4th Year/Fall/ECE 253/ECE-253-Final-Project/ECE 253 Final Project/ECE 253 Final Project.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/mig_a.prj
MIG: 01:32:08 : Component_Name: system_mig_7series_0_0
MIG: 01:32:08 : Moving system_mig_7series_0_0 ...
MIG: 01:32:08 : Moving system_mig_7series_0_0.veo ...
MIG: 01:32:08 : Moving system_mig_7series_0_0_xmdf.tcl ...
MIG: 01:32:08 : Running simulation.xit
MIG: 01:32:09 : ################# RUNNING MIG BATCH ###################
MIG: 01:32:09 : Writing IN file for 'system_mig_7series_0_0'...compDirPath: d:/Xilinx/Vivado/2017.4/data/ip/xilinx/mig_7series_v4_0... instDirPath: d:/sangm/Documents/UCSB/4th Year/Fall/ECE 253/ECE-253-Final-Project/ECE 253 Final Project/ECE 253 Final Project.srcs/sources_1/bd/system/ip/system_mig_7series_0_0
MIG: 01:32:09 : synp_flow:  -- synthesis_mode: Other
MIG: 01:32:09 : outputDirectory: d:/sangm/Documents/UCSB/4th Year/Fall/ECE 253/ECE-253-Final-Project/ECE 253 Final Project/ECE 253 Final Project.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/_tmp/
MIG: 01:32:09 : vivado_mode: xpg_bd
MIG: 01:32:09 : isPortInterface: 0
MIG: 01:32:09 : isPortInterface: 0
MIG: 01:32:09 : isPortInterface: 0
MIG: 01:32:09 : isPortInterface: 0
MIG: 01:32:09 : isPortInterface: 0
MIG: 01:32:09 : isPortInterface: 0
MIG: 01:32:09 : isPortInterface: 0
MIG: 01:32:09 : isPortInterface: 0
MIG: 01:32:09 : isPortInterface: 0
MIG: 01:32:09 : isPortInterface: 0
MIG: 01:32:09 : isPortInterface: 0
MIG: 01:32:09 : isPortInterface: 0
MIG: 01:32:09 : isPortInterface: 0
MIG: 01:32:09 : isPortInterface: 0
MIG: 01:32:09 : isPortInterface: 0
MIG: 01:32:09 : isPortInterface: 0
MIG: 01:32:09 : isPortInterface: 0
MIG: 01:32:09 : isPortInterface: 0
MIG: 01:32:09 : isPortInterface: 0
MIG: 01:32:09 : isPortInterface: 0
MIG: 01:32:09 : isPortInterface: 0
MIG: 01:32:09 : isPortInterface: 0
MIG: 01:32:09 : isPortInterface: 0
MIG: 01:32:09 : isPortInterface: 0
MIG: 01:32:09 : isPortInterface: 0
MIG: 01:32:09 : isPortInterface: 0
MIG: 01:32:09 : isPortInterface: 0
MIG: 01:32:09 : isPortInterface: 0
MIG: 01:32:09 : isPortInterface: 0
MIG: 01:32:09 : isPortInterface: 0
MIG: 01:32:09 : isPortInterface: 0
MIG: 01:32:09 : isPortInterface: 0
MIG: 01:32:09 : isPortInterface: 0
MIG: 01:32:09 : isPortInterface: 0
MIG: 01:32:09 : isPortInterface: 0
MIG: 01:32:09 : isPortInterface: 0
MIG: 01:32:09 : isPortInterface: 0
MIG: 01:32:09 : isPortInterface: 0
MIG: 01:32:09 : isPortInterface: 0
MIG: 01:32:09 : isPortInterface: 0
MIG: 01:32:09 : isPortInterface: 0
MIG: 01:32:09 : isPortInterface: 0
MIG: 01:32:09 : isPortInterface: 0
MIG: 01:32:09 : isPortInterface: 0
MIG: 01:32:09 : isPortInterface: 0
MIG: 01:32:09 : isPortInterface: 0
MIG: 01:32:09 : isPortInterface: 0
MIG: 01:32:09 : isPortInterface: 0
MIG: 01:32:09 : isPortInterface: 0
MIG: 01:32:10 : isPortInterface: 0
MIG: 01:32:10 : isPortInterface: 0
MIG: 01:32:10 : isPortInterface: 0
MIG: 01:32:10 : isPortInterface: 0
MIG: 01:32:10 : isPortInterface: 0
MIG: 01:32:10 : isPortInterface: 0
MIG: 01:32:10 : isPortInterface: 0
MIG: 01:32:10 : isPortInterface: 0
MIG: 01:32:10 : isPortInterface: 0
MIG: 01:32:10 : isPortInterface: 0
MIG: 01:32:10 : isPortInterface: 0
MIG: 01:32:10 : isPortInterface: 0
MIG: 01:32:10 : isPortInterface: 0
MIG: 01:32:10 : isPortInterface: 0
MIG: 01:32:10 : isPortInterface: 0
MIG: 01:32:10 : isPortInterface: 0
MIG: 01:32:10 : isPortInterface: 0
MIG: 01:32:10 : isPortInterface: 0
MIG: 01:32:10 : isPortInterface: 0
MIG: 01:32:10 : isPortInterface: 0
MIG: 01:32:10 : isPortInterface: 0
MIG: 01:32:10 : isPortInterface: 0
MIG: 01:32:10 : isPortInterface: 0
MIG: 01:32:10 : isPortInterface: 0
MIG: 01:32:10 : isPortInterface: 0
MIG: 01:32:10 : isPortInterface: 0
MIG: 01:32:10 : isPortInterface: 0
MIG: 01:32:10 : isPortInterface: 0
MIG: 01:32:10 : isPortInterface: 0
MIG: 01:32:10 : isPortInterface: 0
MIG: 01:32:10 : isPortInterface: 0
MIG: 01:32:10 : isPortInterface: 0
MIG: 01:32:10 : isPortInterface: 0
MIG: 01:32:10 : isPortInterface: 0
MIG: 01:32:10 : isPortInterface: 0
MIG: 01:32:10 : isPortInterface: 0
MIG: 01:32:10 : isPortInterface: 0
MIG: 01:32:10 : isPortInterface: 0
MIG: 01:32:10 : isPortInterface: 0
MIG: 01:32:10 : isPortInterface: 0
MIG: 01:32:10 : isPortInterface: 0
MIG: 01:32:10 : isPortInterface: 0
MIG: 01:32:10 : isPortInterface: 0
MIG: 01:32:10 : isPortInterface: 0
MIG: 01:32:10 : isPortInterface: 0
MIG: 01:32:10 : isPortInterface: 0
MIG: 01:32:10 : isPortInterface: 0
MIG: 01:32:10 : isPortInterface: 0
MIG: 01:32:10 : isPortInterface: 0
MIG: 01:32:10 : isPortInterface: 0
MIG: 01:32:10 : isPortInterface: 0
MIG: 01:32:10 : isPortInterface: 0
MIG: 01:32:10 : isPortInterface: 0
MIG: 01:32:10 : isPortInterface: 0
MIG: 01:32:10 : isPortInterface: 0
MIG: 01:32:10 : isPortInterface: 0
MIG: 01:32:10 : isPortInterface: 0
MIG: 01:32:10 : isPortInterface: 0
MIG: 01:32:10 : isPortInterface: 0
MIG: 01:32:10 : isPortInterface: 0
MIG: 01:32:10 : isPortInterface: 0
MIG: 01:32:10 : isPortInterface: 0
MIG: 01:32:10 : isPortInterface: 0
MIG: 01:32:10 : isPortInterface: 0
MIG: 01:32:10 : isPortInterface: 0
MIG: 01:32:10 : isPortInterface: 0
MIG: 01:32:10 : isPortInterface: 0
MIG: 01:32:10 : isPortInterface: 0
MIG: 01:32:10 : isPortInterface: 0
MIG: 01:32:10 : isPortInterface: 0
MIG: 01:32:10 : isPortInterface: 0
MIG: 01:32:10 : isPortInterface: 0
MIG: 01:32:10 : isPortInterface: 1
MIG: 01:32:11 : isPortInterface: 0
MIG: 01:32:11 : isPortInterface: 0
MIG: 01:32:11 : isPortInterface: 0
MIG: 01:32:11 : isPortInterface: 0
MIG: 01:32:11 : isPortInterface: 0
MIG: 01:32:11 : isPortInterface: 0
MIG: 01:32:11 : isPortInterface: 0
MIG: 01:32:11 : isPortInterface: 0
MIG: 01:32:11 : isPortInterface: 0
MIG: 01:32:11 : isPortInterface: 0
MIG: 01:32:11 :  locked false  
MIG: 01:32:11 : HDL Language: Verilog
MIG: 01:32:11 : compInfo: false
MIG: 01:32:11 : Vivado Options xc7a100t csg324 -1
MIG: 01:32:11 : 1: xc7a100t 2: csg324 3: -1
MIG: 01:32:11 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 01:32:11 : xilinx_path: D:/Xilinx/Vivado/2017.4/ids_lite/ISE
MIG: 01:32:11 : I am in catch area
MIG: 01:32:11 : Running D:/Xilinx/Vivado/2017.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp {d:/sangm/Documents/UCSB/4th Year/Fall/ECE 253/ECE-253-Final-Project/ECE 253 Final Project/ECE 253 Final Project.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/xil_txt.in} -cg_exc_out {d:/sangm/Documents/UCSB/4th Year/Fall/ECE 253/ECE-253-Final-Project/ECE 253 Final Project/ECE 253 Final Project.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/xil_txt.out} ... 
MIG: 01:32:31 : XML_INPUT_FILE: d:/sangm/Documents/UCSB/4th Year/Fall/ECE 253/ECE-253-Final-Project/ECE 253 Final Project/ECE 253 Final Project.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/mig_a.prj
MIG: 01:32:31 : Component_Name: system_mig_7series_0_0
MIG: 01:32:31 : Moving system_mig_7series_0_0 ...
MIG: 01:32:31 : Moving system_mig_7series_0_0.veo ...
MIG: 01:32:31 : Moving system_mig_7series_0_0_xmdf.tcl ...
MIG: 01:32:32 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 01:32:32 : IGN:     <ModuleName>system_mig_7series_0_0</ModuleName> <==>     <ModuleName>system_mig_7series_0_0</ModuleName> 
MIG: 01:32:32 : IGN:         <InputClkFreq>100</InputClkFreq> <==>         <InputClkFreq>100</InputClkFreq> 
MIG: 01:32:32 : ERR:             <Pin PADName="E3(MRCC_P)" Bank="35" name="sys_clk_i" /> <==>             <Pin PADName="E3" Bank="35" name="sys_clk_i" /> 
MIG: 01:32:32 : ################# RUNNING MIG BATCH ###################
MIG: 01:32:32 : Writing IN file for 'system_mig_7series_0_0'...compDirPath: d:/Xilinx/Vivado/2017.4/data/ip/xilinx/mig_7series_v4_0... instDirPath: d:/sangm/Documents/UCSB/4th Year/Fall/ECE 253/ECE-253-Final-Project/ECE 253 Final Project/ECE 253 Final Project.srcs/sources_1/bd/system/ip/system_mig_7series_0_0
MIG: 01:32:32 : synp_flow:  -- synthesis_mode: Other
MIG: 01:32:32 : outputDirectory: d:/sangm/Documents/UCSB/4th Year/Fall/ECE 253/ECE-253-Final-Project/ECE 253 Final Project/ECE 253 Final Project.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/_tmp/
MIG: 01:32:32 : vivado_mode: xpg_bd
MIG: 01:32:32 : isPortInterface: 0
MIG: 01:32:32 : isPortInterface: 0
MIG: 01:32:32 : isPortInterface: 0
MIG: 01:32:32 : isPortInterface: 0
MIG: 01:32:32 : isPortInterface: 0
MIG: 01:32:32 : isPortInterface: 0
MIG: 01:32:32 : isPortInterface: 0
MIG: 01:32:32 : isPortInterface: 0
MIG: 01:32:32 : isPortInterface: 0
MIG: 01:32:32 : isPortInterface: 0
MIG: 01:32:32 : isPortInterface: 0
MIG: 01:32:32 : isPortInterface: 0
MIG: 01:32:32 : isPortInterface: 0
MIG: 01:32:32 : isPortInterface: 0
MIG: 01:32:32 : isPortInterface: 0
MIG: 01:32:32 : isPortInterface: 0
MIG: 01:32:32 : isPortInterface: 0
MIG: 01:32:32 : isPortInterface: 0
MIG: 01:32:32 : isPortInterface: 0
MIG: 01:32:32 : isPortInterface: 0
MIG: 01:32:32 : isPortInterface: 0
MIG: 01:32:32 : isPortInterface: 0
MIG: 01:32:32 : isPortInterface: 0
MIG: 01:32:32 : isPortInterface: 0
MIG: 01:32:32 : isPortInterface: 0
MIG: 01:32:32 : isPortInterface: 0
MIG: 01:32:33 : isPortInterface: 0
MIG: 01:32:33 : isPortInterface: 0
MIG: 01:32:33 : isPortInterface: 0
MIG: 01:32:33 : isPortInterface: 0
MIG: 01:32:33 : isPortInterface: 0
MIG: 01:32:33 : isPortInterface: 0
MIG: 01:32:33 : isPortInterface: 0
MIG: 01:32:33 : isPortInterface: 0
MIG: 01:32:33 : isPortInterface: 0
MIG: 01:32:33 : isPortInterface: 0
MIG: 01:32:33 : isPortInterface: 0
MIG: 01:32:33 : isPortInterface: 0
MIG: 01:32:33 : isPortInterface: 0
MIG: 01:32:33 : isPortInterface: 0
MIG: 01:32:33 : isPortInterface: 0
MIG: 01:32:33 : isPortInterface: 0
MIG: 01:32:33 : isPortInterface: 0
MIG: 01:32:33 : isPortInterface: 0
MIG: 01:32:33 : isPortInterface: 0
MIG: 01:32:33 : isPortInterface: 0
MIG: 01:32:33 : isPortInterface: 0
MIG: 01:32:33 : isPortInterface: 0
MIG: 01:32:33 : isPortInterface: 0
MIG: 01:32:33 : isPortInterface: 0
MIG: 01:32:33 : isPortInterface: 0
MIG: 01:32:33 : isPortInterface: 0
MIG: 01:32:33 : isPortInterface: 0
MIG: 01:32:33 : isPortInterface: 0
MIG: 01:32:33 : isPortInterface: 0
MIG: 01:32:33 : isPortInterface: 0
MIG: 01:32:33 : isPortInterface: 0
MIG: 01:32:33 : isPortInterface: 0
MIG: 01:32:33 : isPortInterface: 0
MIG: 01:32:33 : isPortInterface: 0
MIG: 01:32:33 : isPortInterface: 0
MIG: 01:32:33 : isPortInterface: 0
MIG: 01:32:33 : isPortInterface: 0
MIG: 01:32:33 : isPortInterface: 0
MIG: 01:32:33 : isPortInterface: 0
MIG: 01:32:33 : isPortInterface: 0
MIG: 01:32:33 : isPortInterface: 0
MIG: 01:32:33 : isPortInterface: 0
MIG: 01:32:33 : isPortInterface: 0
MIG: 01:32:33 : isPortInterface: 0
MIG: 01:32:33 : isPortInterface: 0
MIG: 01:32:33 : isPortInterface: 0
MIG: 01:32:33 : isPortInterface: 0
MIG: 01:32:33 : isPortInterface: 0
MIG: 01:32:33 : isPortInterface: 0
MIG: 01:32:33 : isPortInterface: 0
MIG: 01:32:33 : isPortInterface: 0
MIG: 01:32:33 : isPortInterface: 0
MIG: 01:32:33 : isPortInterface: 0
MIG: 01:32:33 : isPortInterface: 0
MIG: 01:32:33 : isPortInterface: 0
MIG: 01:32:33 : isPortInterface: 0
MIG: 01:32:33 : isPortInterface: 0
MIG: 01:32:33 : isPortInterface: 0
MIG: 01:32:33 : isPortInterface: 0
MIG: 01:32:33 : isPortInterface: 0
MIG: 01:32:34 : isPortInterface: 0
MIG: 01:32:34 : isPortInterface: 0
MIG: 01:32:34 : isPortInterface: 0
MIG: 01:32:34 : isPortInterface: 0
MIG: 01:32:34 : isPortInterface: 0
MIG: 01:32:34 : isPortInterface: 0
MIG: 01:32:34 : isPortInterface: 0
MIG: 01:32:34 : isPortInterface: 0
MIG: 01:32:34 : isPortInterface: 0
MIG: 01:32:34 : isPortInterface: 0
MIG: 01:32:34 : isPortInterface: 0
MIG: 01:32:34 : isPortInterface: 0
MIG: 01:32:34 : isPortInterface: 0
MIG: 01:32:34 : isPortInterface: 0
MIG: 01:32:34 : isPortInterface: 0
MIG: 01:32:34 : isPortInterface: 0
MIG: 01:32:34 : isPortInterface: 0
MIG: 01:32:34 : isPortInterface: 0
MIG: 01:32:34 : isPortInterface: 0
MIG: 01:32:34 : isPortInterface: 0
MIG: 01:32:34 : isPortInterface: 0
MIG: 01:32:34 : isPortInterface: 0
MIG: 01:32:34 : isPortInterface: 0
MIG: 01:32:34 : isPortInterface: 0
MIG: 01:32:34 : isPortInterface: 0
MIG: 01:32:34 : isPortInterface: 0
MIG: 01:32:34 : isPortInterface: 0
MIG: 01:32:34 : isPortInterface: 0
MIG: 01:32:34 : isPortInterface: 0
MIG: 01:32:34 : isPortInterface: 0
MIG: 01:32:34 : isPortInterface: 0
MIG: 01:32:34 : isPortInterface: 0
MIG: 01:32:34 : isPortInterface: 0
MIG: 01:32:34 : isPortInterface: 0
MIG: 01:32:34 : isPortInterface: 0
MIG: 01:32:34 : isPortInterface: 1
MIG: 01:32:34 : isPortInterface: 0
MIG: 01:32:34 : isPortInterface: 0
MIG: 01:32:34 : isPortInterface: 0
MIG: 01:32:34 : isPortInterface: 0
MIG: 01:32:34 : isPortInterface: 0
MIG: 01:32:34 : isPortInterface: 0
MIG: 01:32:34 : isPortInterface: 0
MIG: 01:32:34 : isPortInterface: 0
MIG: 01:32:34 : isPortInterface: 0
MIG: 01:32:34 : isPortInterface: 0
MIG: 01:32:34 :  locked false  
MIG: 01:32:34 : HDL Language: Verilog
MIG: 01:32:34 : compInfo: false
MIG: 01:32:34 : Vivado Options xc7a100t csg324 -1
MIG: 01:32:34 : 1: xc7a100t 2: csg324 3: -1
MIG: 01:32:34 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 01:32:34 : xilinx_path: D:/Xilinx/Vivado/2017.4/ids_lite/ISE
MIG: 01:32:34 : I am in catch area
MIG: 01:32:34 : Running D:/Xilinx/Vivado/2017.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp {d:/sangm/Documents/UCSB/4th Year/Fall/ECE 253/ECE-253-Final-Project/ECE 253 Final Project/ECE 253 Final Project.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/xil_txt.in} -cg_exc_out {d:/sangm/Documents/UCSB/4th Year/Fall/ECE 253/ECE-253-Final-Project/ECE 253 Final Project/ECE 253 Final Project.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/xil_txt.out} ... 
MIG: 01:32:53 : XML_INPUT_FILE: d:/sangm/Documents/UCSB/4th Year/Fall/ECE 253/ECE-253-Final-Project/ECE 253 Final Project/ECE 253 Final Project.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/mig_a.prj
MIG: 01:32:53 : Component_Name: system_mig_7series_0_0
MIG: 01:32:53 : Moving system_mig_7series_0_0 ...
MIG: 01:32:53 : Moving system_mig_7series_0_0.veo ...
MIG: 01:32:53 : Moving system_mig_7series_0_0_xmdf.tcl ...
MIG: 01:32:54 : Running implementation.xit
MIG: 01:32:54 : IGN:     <ModuleName>system_mig_7series_0_0</ModuleName> <==>     <ModuleName>system_mig_7series_0_0</ModuleName> 
MIG: 01:32:54 : IGN:         <InputClkFreq>100</InputClkFreq> <==>         <InputClkFreq>100</InputClkFreq> 
MIG: 01:32:54 : ERR:             <Pin PADName="E3(MRCC_P)" Bank="35" name="sys_clk_i" /> <==>             <Pin PADName="E3" Bank="35" name="sys_clk_i" /> 
MIG: 01:32:54 : ################# RUNNING MIG BATCH ###################
MIG: 01:32:54 : Writing IN file for 'system_mig_7series_0_0'...compDirPath: d:/Xilinx/Vivado/2017.4/data/ip/xilinx/mig_7series_v4_0... instDirPath: d:/sangm/Documents/UCSB/4th Year/Fall/ECE 253/ECE-253-Final-Project/ECE 253 Final Project/ECE 253 Final Project.srcs/sources_1/bd/system/ip/system_mig_7series_0_0
MIG: 01:32:54 : synp_flow:  -- synthesis_mode: Other
MIG: 01:32:54 : outputDirectory: d:/sangm/Documents/UCSB/4th Year/Fall/ECE 253/ECE-253-Final-Project/ECE 253 Final Project/ECE 253 Final Project.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/_tmp/
MIG: 01:32:54 : vivado_mode: xpg_bd
MIG: 01:32:54 : isPortInterface: 0
MIG: 01:32:54 : isPortInterface: 0
MIG: 01:32:54 : isPortInterface: 0
MIG: 01:32:54 : isPortInterface: 0
MIG: 01:32:54 : isPortInterface: 0
MIG: 01:32:54 : isPortInterface: 0
MIG: 01:32:54 : isPortInterface: 0
MIG: 01:32:54 : isPortInterface: 0
MIG: 01:32:54 : isPortInterface: 0
MIG: 01:32:54 : isPortInterface: 0
MIG: 01:32:54 : isPortInterface: 0
MIG: 01:32:54 : isPortInterface: 0
MIG: 01:32:54 : isPortInterface: 0
MIG: 01:32:54 : isPortInterface: 0
MIG: 01:32:54 : isPortInterface: 0
MIG: 01:32:54 : isPortInterface: 0
MIG: 01:32:54 : isPortInterface: 0
MIG: 01:32:54 : isPortInterface: 0
MIG: 01:32:54 : isPortInterface: 0
MIG: 01:32:54 : isPortInterface: 0
MIG: 01:32:54 : isPortInterface: 0
MIG: 01:32:54 : isPortInterface: 0
MIG: 01:32:54 : isPortInterface: 0
MIG: 01:32:54 : isPortInterface: 0
MIG: 01:32:54 : isPortInterface: 0
MIG: 01:32:55 : isPortInterface: 0
MIG: 01:32:55 : isPortInterface: 0
MIG: 01:32:55 : isPortInterface: 0
MIG: 01:32:55 : isPortInterface: 0
MIG: 01:32:55 : isPortInterface: 0
MIG: 01:32:55 : isPortInterface: 0
MIG: 01:32:55 : isPortInterface: 0
MIG: 01:32:55 : isPortInterface: 0
MIG: 01:32:55 : isPortInterface: 0
MIG: 01:32:55 : isPortInterface: 0
MIG: 01:32:55 : isPortInterface: 0
MIG: 01:32:55 : isPortInterface: 0
MIG: 01:32:55 : isPortInterface: 0
MIG: 01:32:55 : isPortInterface: 0
MIG: 01:32:55 : isPortInterface: 0
MIG: 01:32:55 : isPortInterface: 0
MIG: 01:32:55 : isPortInterface: 0
MIG: 01:32:55 : isPortInterface: 0
MIG: 01:32:55 : isPortInterface: 0
MIG: 01:32:55 : isPortInterface: 0
MIG: 01:32:55 : isPortInterface: 0
MIG: 01:32:55 : isPortInterface: 0
MIG: 01:32:55 : isPortInterface: 0
MIG: 01:32:55 : isPortInterface: 0
MIG: 01:32:55 : isPortInterface: 0
MIG: 01:32:55 : isPortInterface: 0
MIG: 01:32:55 : isPortInterface: 0
MIG: 01:32:55 : isPortInterface: 0
MIG: 01:32:55 : isPortInterface: 0
MIG: 01:32:55 : isPortInterface: 0
MIG: 01:32:55 : isPortInterface: 0
MIG: 01:32:55 : isPortInterface: 0
MIG: 01:32:55 : isPortInterface: 0
MIG: 01:32:55 : isPortInterface: 0
MIG: 01:32:55 : isPortInterface: 0
MIG: 01:32:55 : isPortInterface: 0
MIG: 01:32:55 : isPortInterface: 0
MIG: 01:32:55 : isPortInterface: 0
MIG: 01:32:55 : isPortInterface: 0
MIG: 01:32:55 : isPortInterface: 0
MIG: 01:32:55 : isPortInterface: 0
MIG: 01:32:55 : isPortInterface: 0
MIG: 01:32:55 : isPortInterface: 0
MIG: 01:32:55 : isPortInterface: 0
MIG: 01:32:55 : isPortInterface: 0
MIG: 01:32:55 : isPortInterface: 0
MIG: 01:32:55 : isPortInterface: 0
MIG: 01:32:55 : isPortInterface: 0
MIG: 01:32:55 : isPortInterface: 0
MIG: 01:32:55 : isPortInterface: 0
MIG: 01:32:55 : isPortInterface: 0
MIG: 01:32:55 : isPortInterface: 0
MIG: 01:32:55 : isPortInterface: 0
MIG: 01:32:55 : isPortInterface: 0
MIG: 01:32:55 : isPortInterface: 0
MIG: 01:32:55 : isPortInterface: 0
MIG: 01:32:55 : isPortInterface: 0
MIG: 01:32:55 : isPortInterface: 0
MIG: 01:32:55 : isPortInterface: 0
MIG: 01:32:56 : isPortInterface: 0
MIG: 01:32:56 : isPortInterface: 0
MIG: 01:32:56 : isPortInterface: 0
MIG: 01:32:56 : isPortInterface: 0
MIG: 01:32:56 : isPortInterface: 0
MIG: 01:32:56 : isPortInterface: 0
MIG: 01:32:56 : isPortInterface: 0
MIG: 01:32:56 : isPortInterface: 0
MIG: 01:32:56 : isPortInterface: 0
MIG: 01:32:56 : isPortInterface: 0
MIG: 01:32:56 : isPortInterface: 0
MIG: 01:32:56 : isPortInterface: 0
MIG: 01:32:56 : isPortInterface: 0
MIG: 01:32:56 : isPortInterface: 0
MIG: 01:32:56 : isPortInterface: 0
MIG: 01:32:56 : isPortInterface: 0
MIG: 01:32:56 : isPortInterface: 0
MIG: 01:32:56 : isPortInterface: 0
MIG: 01:32:56 : isPortInterface: 0
MIG: 01:32:56 : isPortInterface: 0
MIG: 01:32:56 : isPortInterface: 0
MIG: 01:32:56 : isPortInterface: 0
MIG: 01:32:56 : isPortInterface: 0
MIG: 01:32:56 : isPortInterface: 0
MIG: 01:32:56 : isPortInterface: 0
MIG: 01:32:56 : isPortInterface: 0
MIG: 01:32:56 : isPortInterface: 0
MIG: 01:32:56 : isPortInterface: 0
MIG: 01:32:56 : isPortInterface: 0
MIG: 01:32:56 : isPortInterface: 0
MIG: 01:32:56 : isPortInterface: 0
MIG: 01:32:56 : isPortInterface: 0
MIG: 01:32:56 : isPortInterface: 0
MIG: 01:32:56 : isPortInterface: 0
MIG: 01:32:56 : isPortInterface: 0
MIG: 01:32:56 : isPortInterface: 0
MIG: 01:32:56 : isPortInterface: 0
MIG: 01:32:56 : isPortInterface: 1
MIG: 01:32:56 : isPortInterface: 0
MIG: 01:32:56 : isPortInterface: 0
MIG: 01:32:56 : isPortInterface: 0
MIG: 01:32:56 : isPortInterface: 0
MIG: 01:32:56 : isPortInterface: 0
MIG: 01:32:56 : isPortInterface: 0
MIG: 01:32:56 : isPortInterface: 0
MIG: 01:32:56 : isPortInterface: 0
MIG: 01:32:56 : isPortInterface: 0
MIG: 01:32:56 : isPortInterface: 0
MIG: 01:32:56 :  locked false  
MIG: 01:32:56 : HDL Language: Verilog
MIG: 01:32:56 : compInfo: false
MIG: 01:32:56 : Vivado Options xc7a100t csg324 -1
MIG: 01:32:56 : 1: xc7a100t 2: csg324 3: -1
MIG: 01:32:56 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 01:32:56 : xilinx_path: D:/Xilinx/Vivado/2017.4/ids_lite/ISE
MIG: 01:32:56 : I am in catch area
MIG: 01:32:56 : Running D:/Xilinx/Vivado/2017.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp {d:/sangm/Documents/UCSB/4th Year/Fall/ECE 253/ECE-253-Final-Project/ECE 253 Final Project/ECE 253 Final Project.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/xil_txt.in} -cg_exc_out {d:/sangm/Documents/UCSB/4th Year/Fall/ECE 253/ECE-253-Final-Project/ECE 253 Final Project/ECE 253 Final Project.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/xil_txt.out} ... 
MIG: 01:33:17 : XML_INPUT_FILE: d:/sangm/Documents/UCSB/4th Year/Fall/ECE 253/ECE-253-Final-Project/ECE 253 Final Project/ECE 253 Final Project.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/mig_a.prj
MIG: 01:33:17 : Component_Name: system_mig_7series_0_0
MIG: 01:33:17 : Moving system_mig_7series_0_0 ...
MIG: 01:33:17 : Moving system_mig_7series_0_0.veo ...
MIG: 01:33:17 : Moving system_mig_7series_0_0_xmdf.tcl ...
MIG: 01:48:30 : Running synthesis.xit
MIG: 01:48:30 : ################# RUNNING MIG BATCH ###################
MIG: 01:48:30 : Writing IN file for 'system_mig_7series_0_0'...compDirPath: d:/Xilinx/Vivado/2017.4/data/ip/xilinx/mig_7series_v4_0... instDirPath: d:/Xilinx/Projects/ECE-253-Final-Project/ECE 253 Final Project/ECE 253 Final Project.srcs/sources_1/bd/system/ip/system_mig_7series_0_0
MIG: 01:48:30 : synp_flow:  -- synthesis_mode: Other
MIG: 01:48:30 : outputDirectory: d:/Xilinx/Projects/ECE-253-Final-Project/ECE 253 Final Project/ECE 253 Final Project.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/_tmp/
MIG: 01:48:30 : vivado_mode: xpg_bd
MIG: 01:48:30 : isPortInterface: 0
MIG: 01:48:31 : isPortInterface: 0
MIG: 01:48:31 : isPortInterface: 0
MIG: 01:48:31 : isPortInterface: 0
MIG: 01:48:31 : isPortInterface: 0
MIG: 01:48:31 : isPortInterface: 0
MIG: 01:48:31 : isPortInterface: 0
MIG: 01:48:31 : isPortInterface: 0
MIG: 01:48:31 : isPortInterface: 0
MIG: 01:48:31 : isPortInterface: 0
MIG: 01:48:31 : isPortInterface: 0
MIG: 01:48:31 : isPortInterface: 0
MIG: 01:48:31 : isPortInterface: 0
MIG: 01:48:31 : isPortInterface: 0
MIG: 01:48:31 : isPortInterface: 0
MIG: 01:48:31 : isPortInterface: 0
MIG: 01:48:31 : isPortInterface: 0
MIG: 01:48:31 : isPortInterface: 0
MIG: 01:48:31 : isPortInterface: 0
MIG: 01:48:31 : isPortInterface: 0
MIG: 01:48:31 : isPortInterface: 0
MIG: 01:48:31 : isPortInterface: 0
MIG: 01:48:31 : isPortInterface: 0
MIG: 01:48:31 : isPortInterface: 0
MIG: 01:48:31 : isPortInterface: 0
MIG: 01:48:31 : isPortInterface: 0
MIG: 01:48:31 : isPortInterface: 0
MIG: 01:48:31 : isPortInterface: 0
MIG: 01:48:31 : isPortInterface: 0
MIG: 01:48:31 : isPortInterface: 0
MIG: 01:48:31 : isPortInterface: 0
MIG: 01:48:31 : isPortInterface: 0
MIG: 01:48:31 : isPortInterface: 0
MIG: 01:48:31 : isPortInterface: 0
MIG: 01:48:31 : isPortInterface: 0
MIG: 01:48:31 : isPortInterface: 0
MIG: 01:48:31 : isPortInterface: 0
MIG: 01:48:31 : isPortInterface: 0
MIG: 01:48:31 : isPortInterface: 0
MIG: 01:48:31 : isPortInterface: 0
MIG: 01:48:31 : isPortInterface: 0
MIG: 01:48:31 : isPortInterface: 0
MIG: 01:48:31 : isPortInterface: 0
MIG: 01:48:31 : isPortInterface: 0
MIG: 01:48:31 : isPortInterface: 0
MIG: 01:48:31 : isPortInterface: 0
MIG: 01:48:31 : isPortInterface: 0
MIG: 01:48:31 : isPortInterface: 0
MIG: 01:48:31 : isPortInterface: 0
MIG: 01:48:31 : isPortInterface: 0
MIG: 01:48:31 : isPortInterface: 0
MIG: 01:48:31 : isPortInterface: 0
MIG: 01:48:31 : isPortInterface: 0
MIG: 01:48:31 : isPortInterface: 0
MIG: 01:48:31 : isPortInterface: 0
MIG: 01:48:31 : isPortInterface: 0
MIG: 01:48:31 : isPortInterface: 0
MIG: 01:48:31 : isPortInterface: 0
MIG: 01:48:31 : isPortInterface: 0
MIG: 01:48:31 : isPortInterface: 0
MIG: 01:48:31 : isPortInterface: 0
MIG: 01:48:31 : isPortInterface: 0
MIG: 01:48:31 : isPortInterface: 0
MIG: 01:48:31 : isPortInterface: 0
MIG: 01:48:31 : isPortInterface: 0
MIG: 01:48:31 : isPortInterface: 0
MIG: 01:48:31 : isPortInterface: 0
MIG: 01:48:31 : isPortInterface: 0
MIG: 01:48:32 : isPortInterface: 0
MIG: 01:48:32 : isPortInterface: 0
MIG: 01:48:32 : isPortInterface: 0
MIG: 01:48:32 : isPortInterface: 0
MIG: 01:48:32 : isPortInterface: 0
MIG: 01:48:32 : isPortInterface: 0
MIG: 01:48:32 : isPortInterface: 0
MIG: 01:48:32 : isPortInterface: 0
MIG: 01:48:32 : isPortInterface: 0
MIG: 01:48:32 : isPortInterface: 0
MIG: 01:48:32 : isPortInterface: 0
MIG: 01:48:32 : isPortInterface: 0
MIG: 01:48:32 : isPortInterface: 0
MIG: 01:48:32 : isPortInterface: 0
MIG: 01:48:32 : isPortInterface: 0
MIG: 01:48:32 : isPortInterface: 0
MIG: 01:48:32 : isPortInterface: 0
MIG: 01:48:32 : isPortInterface: 0
MIG: 01:48:32 : isPortInterface: 0
MIG: 01:48:32 : isPortInterface: 0
MIG: 01:48:32 : isPortInterface: 0
MIG: 01:48:32 : isPortInterface: 0
MIG: 01:48:32 : isPortInterface: 0
MIG: 01:48:32 : isPortInterface: 0
MIG: 01:48:32 : isPortInterface: 0
MIG: 01:48:32 : isPortInterface: 0
MIG: 01:48:32 : isPortInterface: 0
MIG: 01:48:32 : isPortInterface: 0
MIG: 01:48:32 : isPortInterface: 0
MIG: 01:48:32 : isPortInterface: 0
MIG: 01:48:32 : isPortInterface: 0
MIG: 01:48:32 : isPortInterface: 0
MIG: 01:48:32 : isPortInterface: 0
MIG: 01:48:32 : isPortInterface: 0
MIG: 01:48:32 : isPortInterface: 0
MIG: 01:48:32 : isPortInterface: 0
MIG: 01:48:32 : isPortInterface: 0
MIG: 01:48:32 : isPortInterface: 0
MIG: 01:48:32 : isPortInterface: 0
MIG: 01:48:32 : isPortInterface: 0
MIG: 01:48:32 : isPortInterface: 0
MIG: 01:48:32 : isPortInterface: 0
MIG: 01:48:32 : isPortInterface: 0
MIG: 01:48:32 : isPortInterface: 0
MIG: 01:48:32 : isPortInterface: 0
MIG: 01:48:32 : isPortInterface: 0
MIG: 01:48:32 : isPortInterface: 0
MIG: 01:48:32 : isPortInterface: 0
MIG: 01:48:32 : isPortInterface: 0
MIG: 01:48:32 : isPortInterface: 0
MIG: 01:48:32 : isPortInterface: 0
MIG: 01:48:32 : isPortInterface: 0
MIG: 01:48:32 : isPortInterface: 0
MIG: 01:48:32 : isPortInterface: 1
MIG: 01:48:32 : isPortInterface: 0
MIG: 01:48:32 : isPortInterface: 0
MIG: 01:48:32 : isPortInterface: 0
MIG: 01:48:32 : isPortInterface: 0
MIG: 01:48:32 : isPortInterface: 0
MIG: 01:48:33 : isPortInterface: 0
MIG: 01:48:33 : isPortInterface: 0
MIG: 01:48:33 : isPortInterface: 0
MIG: 01:48:33 : isPortInterface: 0
MIG: 01:48:33 : isPortInterface: 0
MIG: 01:48:33 :  locked false  
MIG: 01:48:33 : HDL Language: Verilog
MIG: 01:48:33 : compInfo: false
MIG: 01:48:33 : Vivado Options xc7a100t csg324 -1
MIG: 01:48:33 : 1: xc7a100t 2: csg324 3: -1
MIG: 01:48:33 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 01:48:33 : xilinx_path: D:/Xilinx/Vivado/2017.4/ids_lite/ISE
MIG: 01:48:33 : I am in catch area
MIG: 01:48:33 : Running D:/Xilinx/Vivado/2017.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp {d:/Xilinx/Projects/ECE-253-Final-Project/ECE 253 Final Project/ECE 253 Final Project.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/xil_txt.in} -cg_exc_out {d:/Xilinx/Projects/ECE-253-Final-Project/ECE 253 Final Project/ECE 253 Final Project.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/xil_txt.out} ... 
MIG: 01:48:44 : XML_INPUT_FILE: d:/Xilinx/Projects/ECE-253-Final-Project/ECE 253 Final Project/ECE 253 Final Project.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/mig_a.prj
MIG: 01:48:44 : Component_Name: system_mig_7series_0_0
MIG: 01:48:45 : Moving system_mig_7series_0_0 ...
MIG: 01:48:45 : Moving system_mig_7series_0_0.veo ...
MIG: 01:48:45 : Moving system_mig_7series_0_0_xmdf.tcl ...
MIG: 01:48:45 : Running vlog_synth_rpr.xit
MIG: 01:48:45 : IGN:     <ModuleName>system_mig_7series_0_0</ModuleName> <==>     <ModuleName>system_mig_7series_0_0</ModuleName> 
MIG: 01:48:45 : IGN:         <InputClkFreq>100</InputClkFreq> <==>         <InputClkFreq>100</InputClkFreq> 
MIG: 01:48:45 : ERR:             <Pin PADName="E3(MRCC_P)" Bank="35" name="sys_clk_i" /> <==>             <Pin PADName="E3" Bank="35" name="sys_clk_i" /> 
MIG: 01:48:45 : ################# RUNNING MIG BATCH ###################
MIG: 01:48:45 : Writing IN file for 'system_mig_7series_0_0'...compDirPath: d:/Xilinx/Vivado/2017.4/data/ip/xilinx/mig_7series_v4_0... instDirPath: d:/Xilinx/Projects/ECE-253-Final-Project/ECE 253 Final Project/ECE 253 Final Project.srcs/sources_1/bd/system/ip/system_mig_7series_0_0
MIG: 01:48:45 : synp_flow:  -- synthesis_mode: Other
MIG: 01:48:45 : outputDirectory: d:/Xilinx/Projects/ECE-253-Final-Project/ECE 253 Final Project/ECE 253 Final Project.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/_tmp/
MIG: 01:48:45 : vivado_mode: xpg_bd
MIG: 01:48:45 : isPortInterface: 0
MIG: 01:48:45 : isPortInterface: 0
MIG: 01:48:45 : isPortInterface: 0
MIG: 01:48:45 : isPortInterface: 0
MIG: 01:48:45 : isPortInterface: 0
MIG: 01:48:45 : isPortInterface: 0
MIG: 01:48:45 : isPortInterface: 0
MIG: 01:48:45 : isPortInterface: 0
MIG: 01:48:45 : isPortInterface: 0
MIG: 01:48:46 : isPortInterface: 0
MIG: 01:48:46 : isPortInterface: 0
MIG: 01:48:46 : isPortInterface: 0
MIG: 01:48:46 : isPortInterface: 0
MIG: 01:48:46 : isPortInterface: 0
MIG: 01:48:46 : isPortInterface: 0
MIG: 01:48:46 : isPortInterface: 0
MIG: 01:48:46 : isPortInterface: 0
MIG: 01:48:46 : isPortInterface: 0
MIG: 01:48:46 : isPortInterface: 0
MIG: 01:48:46 : isPortInterface: 0
MIG: 01:48:46 : isPortInterface: 0
MIG: 01:48:46 : isPortInterface: 0
MIG: 01:48:46 : isPortInterface: 0
MIG: 01:48:46 : isPortInterface: 0
MIG: 01:48:46 : isPortInterface: 0
MIG: 01:48:46 : isPortInterface: 0
MIG: 01:48:46 : isPortInterface: 0
MIG: 01:48:46 : isPortInterface: 0
MIG: 01:48:46 : isPortInterface: 0
MIG: 01:48:46 : isPortInterface: 0
MIG: 01:48:46 : isPortInterface: 0
MIG: 01:48:46 : isPortInterface: 0
MIG: 01:48:46 : isPortInterface: 0
MIG: 01:48:46 : isPortInterface: 0
MIG: 01:48:46 : isPortInterface: 0
MIG: 01:48:46 : isPortInterface: 0
MIG: 01:48:46 : isPortInterface: 0
MIG: 01:48:46 : isPortInterface: 0
MIG: 01:48:46 : isPortInterface: 0
MIG: 01:48:46 : isPortInterface: 0
MIG: 01:48:46 : isPortInterface: 0
MIG: 01:48:46 : isPortInterface: 0
MIG: 01:48:46 : isPortInterface: 0
MIG: 01:48:46 : isPortInterface: 0
MIG: 01:48:46 : isPortInterface: 0
MIG: 01:48:46 : isPortInterface: 0
MIG: 01:48:46 : isPortInterface: 0
MIG: 01:48:46 : isPortInterface: 0
MIG: 01:48:46 : isPortInterface: 0
MIG: 01:48:46 : isPortInterface: 0
MIG: 01:48:46 : isPortInterface: 0
MIG: 01:48:46 : isPortInterface: 0
MIG: 01:48:46 : isPortInterface: 0
MIG: 01:48:46 : isPortInterface: 0
MIG: 01:48:46 : isPortInterface: 0
MIG: 01:48:46 : isPortInterface: 0
MIG: 01:48:46 : isPortInterface: 0
MIG: 01:48:46 : isPortInterface: 0
MIG: 01:48:46 : isPortInterface: 0
MIG: 01:48:46 : isPortInterface: 0
MIG: 01:48:46 : isPortInterface: 0
MIG: 01:48:46 : isPortInterface: 0
MIG: 01:48:46 : isPortInterface: 0
MIG: 01:48:46 : isPortInterface: 0
MIG: 01:48:46 : isPortInterface: 0
MIG: 01:48:46 : isPortInterface: 0
MIG: 01:48:46 : isPortInterface: 0
MIG: 01:48:46 : isPortInterface: 0
MIG: 01:48:46 : isPortInterface: 0
MIG: 01:48:46 : isPortInterface: 0
MIG: 01:48:46 : isPortInterface: 0
MIG: 01:48:46 : isPortInterface: 0
MIG: 01:48:46 : isPortInterface: 0
MIG: 01:48:46 : isPortInterface: 0
MIG: 01:48:46 : isPortInterface: 0
MIG: 01:48:46 : isPortInterface: 0
MIG: 01:48:46 : isPortInterface: 0
MIG: 01:48:46 : isPortInterface: 0
MIG: 01:48:46 : isPortInterface: 0
MIG: 01:48:46 : isPortInterface: 0
MIG: 01:48:47 : isPortInterface: 0
MIG: 01:48:47 : isPortInterface: 0
MIG: 01:48:47 : isPortInterface: 0
MIG: 01:48:47 : isPortInterface: 0
MIG: 01:48:47 : isPortInterface: 0
MIG: 01:48:47 : isPortInterface: 0
MIG: 01:48:47 : isPortInterface: 0
MIG: 01:48:47 : isPortInterface: 0
MIG: 01:48:47 : isPortInterface: 0
MIG: 01:48:47 : isPortInterface: 0
MIG: 01:48:47 : isPortInterface: 0
MIG: 01:48:47 : isPortInterface: 0
MIG: 01:48:47 : isPortInterface: 0
MIG: 01:48:47 : isPortInterface: 0
MIG: 01:48:47 : isPortInterface: 0
MIG: 01:48:47 : isPortInterface: 0
MIG: 01:48:47 : isPortInterface: 0
MIG: 01:48:47 : isPortInterface: 0
MIG: 01:48:47 : isPortInterface: 0
MIG: 01:48:47 : isPortInterface: 0
MIG: 01:48:47 : isPortInterface: 0
MIG: 01:48:47 : isPortInterface: 0
MIG: 01:48:47 : isPortInterface: 0
MIG: 01:48:47 : isPortInterface: 0
MIG: 01:48:47 : isPortInterface: 0
MIG: 01:48:47 : isPortInterface: 0
MIG: 01:48:47 : isPortInterface: 0
MIG: 01:48:47 : isPortInterface: 0
MIG: 01:48:47 : isPortInterface: 0
MIG: 01:48:47 : isPortInterface: 0
MIG: 01:48:47 : isPortInterface: 0
MIG: 01:48:47 : isPortInterface: 0
MIG: 01:48:47 : isPortInterface: 0
MIG: 01:48:47 : isPortInterface: 0
MIG: 01:48:47 : isPortInterface: 0
MIG: 01:48:47 : isPortInterface: 0
MIG: 01:48:47 : isPortInterface: 0
MIG: 01:48:47 : isPortInterface: 0
MIG: 01:48:47 : isPortInterface: 0
MIG: 01:48:47 : isPortInterface: 0
MIG: 01:48:47 : isPortInterface: 0
MIG: 01:48:47 : isPortInterface: 1
MIG: 01:48:47 : isPortInterface: 0
MIG: 01:48:47 : isPortInterface: 0
MIG: 01:48:47 : isPortInterface: 0
MIG: 01:48:47 : isPortInterface: 0
MIG: 01:48:47 : isPortInterface: 0
MIG: 01:48:47 : isPortInterface: 0
MIG: 01:48:47 : isPortInterface: 0
MIG: 01:48:47 : isPortInterface: 0
MIG: 01:48:47 : isPortInterface: 0
MIG: 01:48:47 : isPortInterface: 0
MIG: 01:48:47 :  locked false  
MIG: 01:48:47 : HDL Language: Verilog
MIG: 01:48:47 : compInfo: false
MIG: 01:48:47 : Vivado Options xc7a100t csg324 -1
MIG: 01:48:47 : 1: xc7a100t 2: csg324 3: -1
MIG: 01:48:47 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 01:48:47 : xilinx_path: D:/Xilinx/Vivado/2017.4/ids_lite/ISE
MIG: 01:48:47 : I am in catch area
MIG: 01:48:47 : Running D:/Xilinx/Vivado/2017.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp {d:/Xilinx/Projects/ECE-253-Final-Project/ECE 253 Final Project/ECE 253 Final Project.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/xil_txt.in} -cg_exc_out {d:/Xilinx/Projects/ECE-253-Final-Project/ECE 253 Final Project/ECE 253 Final Project.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/xil_txt.out} ... 
MIG: 01:48:59 : XML_INPUT_FILE: d:/Xilinx/Projects/ECE-253-Final-Project/ECE 253 Final Project/ECE 253 Final Project.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/mig_a.prj
MIG: 01:48:59 : Component_Name: system_mig_7series_0_0
MIG: 01:48:59 : Moving system_mig_7series_0_0 ...
MIG: 01:48:59 : Moving system_mig_7series_0_0.veo ...
MIG: 01:48:59 : Moving system_mig_7series_0_0_xmdf.tcl ...
MIG: 01:48:59 : Running simulation.xit
MIG: 01:48:59 : ################# RUNNING MIG BATCH ###################
MIG: 01:48:59 : Writing IN file for 'system_mig_7series_0_0'...compDirPath: d:/Xilinx/Vivado/2017.4/data/ip/xilinx/mig_7series_v4_0... instDirPath: d:/Xilinx/Projects/ECE-253-Final-Project/ECE 253 Final Project/ECE 253 Final Project.srcs/sources_1/bd/system/ip/system_mig_7series_0_0
MIG: 01:48:59 : synp_flow:  -- synthesis_mode: Other
MIG: 01:48:59 : outputDirectory: d:/Xilinx/Projects/ECE-253-Final-Project/ECE 253 Final Project/ECE 253 Final Project.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/_tmp/
MIG: 01:48:59 : vivado_mode: xpg_bd
MIG: 01:48:59 : isPortInterface: 0
MIG: 01:48:59 : isPortInterface: 0
MIG: 01:48:59 : isPortInterface: 0
MIG: 01:48:59 : isPortInterface: 0
MIG: 01:48:59 : isPortInterface: 0
MIG: 01:48:59 : isPortInterface: 0
MIG: 01:48:59 : isPortInterface: 0
MIG: 01:48:59 : isPortInterface: 0
MIG: 01:48:59 : isPortInterface: 0
MIG: 01:48:59 : isPortInterface: 0
MIG: 01:48:59 : isPortInterface: 0
MIG: 01:48:59 : isPortInterface: 0
MIG: 01:48:59 : isPortInterface: 0
MIG: 01:49:00 : isPortInterface: 0
MIG: 01:49:00 : isPortInterface: 0
MIG: 01:49:00 : isPortInterface: 0
MIG: 01:49:00 : isPortInterface: 0
MIG: 01:49:00 : isPortInterface: 0
MIG: 01:49:00 : isPortInterface: 0
MIG: 01:49:00 : isPortInterface: 0
MIG: 01:49:00 : isPortInterface: 0
MIG: 01:49:00 : isPortInterface: 0
MIG: 01:49:00 : isPortInterface: 0
MIG: 01:49:00 : isPortInterface: 0
MIG: 01:49:00 : isPortInterface: 0
MIG: 01:49:00 : isPortInterface: 0
MIG: 01:49:00 : isPortInterface: 0
MIG: 01:49:00 : isPortInterface: 0
MIG: 01:49:00 : isPortInterface: 0
MIG: 01:49:00 : isPortInterface: 0
MIG: 01:49:00 : isPortInterface: 0
MIG: 01:49:00 : isPortInterface: 0
MIG: 01:49:00 : isPortInterface: 0
MIG: 01:49:00 : isPortInterface: 0
MIG: 01:49:00 : isPortInterface: 0
MIG: 01:49:00 : isPortInterface: 0
MIG: 01:49:00 : isPortInterface: 0
MIG: 01:49:00 : isPortInterface: 0
MIG: 01:49:00 : isPortInterface: 0
MIG: 01:49:00 : isPortInterface: 0
MIG: 01:49:00 : isPortInterface: 0
MIG: 01:49:00 : isPortInterface: 0
MIG: 01:49:00 : isPortInterface: 0
MIG: 01:49:00 : isPortInterface: 0
MIG: 01:49:00 : isPortInterface: 0
MIG: 01:49:00 : isPortInterface: 0
MIG: 01:49:00 : isPortInterface: 0
MIG: 01:49:00 : isPortInterface: 0
MIG: 01:49:00 : isPortInterface: 0
MIG: 01:49:00 : isPortInterface: 0
MIG: 01:49:00 : isPortInterface: 0
MIG: 01:49:00 : isPortInterface: 0
MIG: 01:49:00 : isPortInterface: 0
MIG: 01:49:00 : isPortInterface: 0
MIG: 01:49:00 : isPortInterface: 0
MIG: 01:49:00 : isPortInterface: 0
MIG: 01:49:00 : isPortInterface: 0
MIG: 01:49:00 : isPortInterface: 0
MIG: 01:49:00 : isPortInterface: 0
MIG: 01:49:00 : isPortInterface: 0
MIG: 01:49:00 : isPortInterface: 0
MIG: 01:49:00 : isPortInterface: 0
MIG: 01:49:00 : isPortInterface: 0
MIG: 01:49:00 : isPortInterface: 0
MIG: 01:49:00 : isPortInterface: 0
MIG: 01:49:00 : isPortInterface: 0
MIG: 01:49:00 : isPortInterface: 0
MIG: 01:49:00 : isPortInterface: 0
MIG: 01:49:00 : isPortInterface: 0
MIG: 01:49:00 : isPortInterface: 0
MIG: 01:49:00 : isPortInterface: 0
MIG: 01:49:00 : isPortInterface: 0
MIG: 01:49:00 : isPortInterface: 0
MIG: 01:49:00 : isPortInterface: 0
MIG: 01:49:00 : isPortInterface: 0
MIG: 01:49:00 : isPortInterface: 0
MIG: 01:49:00 : isPortInterface: 0
MIG: 01:49:00 : isPortInterface: 0
MIG: 01:49:00 : isPortInterface: 0
MIG: 01:49:00 : isPortInterface: 0
MIG: 01:49:00 : isPortInterface: 0
MIG: 01:49:00 : isPortInterface: 0
MIG: 01:49:00 : isPortInterface: 0
MIG: 01:49:01 : isPortInterface: 0
MIG: 01:49:01 : isPortInterface: 0
MIG: 01:49:01 : isPortInterface: 0
MIG: 01:49:01 : isPortInterface: 0
MIG: 01:49:01 : isPortInterface: 0
MIG: 01:49:01 : isPortInterface: 0
MIG: 01:49:01 : isPortInterface: 0
MIG: 01:49:01 : isPortInterface: 0
MIG: 01:49:01 : isPortInterface: 0
MIG: 01:49:01 : isPortInterface: 0
MIG: 01:49:01 : isPortInterface: 0
MIG: 01:49:01 : isPortInterface: 0
MIG: 01:49:01 : isPortInterface: 0
MIG: 01:49:01 : isPortInterface: 0
MIG: 01:49:01 : isPortInterface: 0
MIG: 01:49:01 : isPortInterface: 0
MIG: 01:49:01 : isPortInterface: 0
MIG: 01:49:01 : isPortInterface: 0
MIG: 01:49:01 : isPortInterface: 0
MIG: 01:49:01 : isPortInterface: 0
MIG: 01:49:01 : isPortInterface: 0
MIG: 01:49:01 : isPortInterface: 0
MIG: 01:49:01 : isPortInterface: 0
MIG: 01:49:01 : isPortInterface: 0
MIG: 01:49:01 : isPortInterface: 0
MIG: 01:49:01 : isPortInterface: 0
MIG: 01:49:01 : isPortInterface: 0
MIG: 01:49:01 : isPortInterface: 0
MIG: 01:49:01 : isPortInterface: 0
MIG: 01:49:01 : isPortInterface: 0
MIG: 01:49:01 : isPortInterface: 0
MIG: 01:49:01 : isPortInterface: 0
MIG: 01:49:01 : isPortInterface: 0
MIG: 01:49:01 : isPortInterface: 0
MIG: 01:49:01 : isPortInterface: 0
MIG: 01:49:01 : isPortInterface: 0
MIG: 01:49:01 : isPortInterface: 0
MIG: 01:49:01 : isPortInterface: 0
MIG: 01:49:01 : isPortInterface: 1
MIG: 01:49:01 : isPortInterface: 0
MIG: 01:49:01 : isPortInterface: 0
MIG: 01:49:01 : isPortInterface: 0
MIG: 01:49:01 : isPortInterface: 0
MIG: 01:49:01 : isPortInterface: 0
MIG: 01:49:01 : isPortInterface: 0
MIG: 01:49:01 : isPortInterface: 0
MIG: 01:49:01 : isPortInterface: 0
MIG: 01:49:01 : isPortInterface: 0
MIG: 01:49:01 : isPortInterface: 0
MIG: 01:49:01 :  locked false  
MIG: 01:49:01 : HDL Language: Verilog
MIG: 01:49:01 : compInfo: false
MIG: 01:49:01 : Vivado Options xc7a100t csg324 -1
MIG: 01:49:01 : 1: xc7a100t 2: csg324 3: -1
MIG: 01:49:01 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 01:49:01 : xilinx_path: D:/Xilinx/Vivado/2017.4/ids_lite/ISE
MIG: 01:49:01 : I am in catch area
MIG: 01:49:01 : Running D:/Xilinx/Vivado/2017.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp {d:/Xilinx/Projects/ECE-253-Final-Project/ECE 253 Final Project/ECE 253 Final Project.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/xil_txt.in} -cg_exc_out {d:/Xilinx/Projects/ECE-253-Final-Project/ECE 253 Final Project/ECE 253 Final Project.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/xil_txt.out} ... 
MIG: 01:49:12 : XML_INPUT_FILE: d:/Xilinx/Projects/ECE-253-Final-Project/ECE 253 Final Project/ECE 253 Final Project.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/mig_a.prj
MIG: 01:49:12 : Component_Name: system_mig_7series_0_0
MIG: 01:49:12 : Moving system_mig_7series_0_0 ...
MIG: 01:49:13 : Moving system_mig_7series_0_0.veo ...
MIG: 01:49:13 : Moving system_mig_7series_0_0_xmdf.tcl ...
MIG: 01:49:13 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 01:49:13 : IGN:     <ModuleName>system_mig_7series_0_0</ModuleName> <==>     <ModuleName>system_mig_7series_0_0</ModuleName> 
MIG: 01:49:13 : IGN:         <InputClkFreq>100</InputClkFreq> <==>         <InputClkFreq>100</InputClkFreq> 
MIG: 01:49:13 : ERR:             <Pin PADName="E3(MRCC_P)" Bank="35" name="sys_clk_i" /> <==>             <Pin PADName="E3" Bank="35" name="sys_clk_i" /> 
MIG: 01:49:13 : ################# RUNNING MIG BATCH ###################
MIG: 01:49:13 : Writing IN file for 'system_mig_7series_0_0'...compDirPath: d:/Xilinx/Vivado/2017.4/data/ip/xilinx/mig_7series_v4_0... instDirPath: d:/Xilinx/Projects/ECE-253-Final-Project/ECE 253 Final Project/ECE 253 Final Project.srcs/sources_1/bd/system/ip/system_mig_7series_0_0
MIG: 01:49:13 : synp_flow:  -- synthesis_mode: Other
MIG: 01:49:13 : outputDirectory: d:/Xilinx/Projects/ECE-253-Final-Project/ECE 253 Final Project/ECE 253 Final Project.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/_tmp/
MIG: 01:49:13 : vivado_mode: xpg_bd
MIG: 01:49:13 : isPortInterface: 0
MIG: 01:49:13 : isPortInterface: 0
MIG: 01:49:13 : isPortInterface: 0
MIG: 01:49:13 : isPortInterface: 0
MIG: 01:49:13 : isPortInterface: 0
MIG: 01:49:13 : isPortInterface: 0
MIG: 01:49:13 : isPortInterface: 0
MIG: 01:49:13 : isPortInterface: 0
MIG: 01:49:13 : isPortInterface: 0
MIG: 01:49:13 : isPortInterface: 0
MIG: 01:49:13 : isPortInterface: 0
MIG: 01:49:13 : isPortInterface: 0
MIG: 01:49:13 : isPortInterface: 0
MIG: 01:49:13 : isPortInterface: 0
MIG: 01:49:13 : isPortInterface: 0
MIG: 01:49:13 : isPortInterface: 0
MIG: 01:49:13 : isPortInterface: 0
MIG: 01:49:13 : isPortInterface: 0
MIG: 01:49:14 : isPortInterface: 0
MIG: 01:49:14 : isPortInterface: 0
MIG: 01:49:14 : isPortInterface: 0
MIG: 01:49:14 : isPortInterface: 0
MIG: 01:49:14 : isPortInterface: 0
MIG: 01:49:14 : isPortInterface: 0
MIG: 01:49:14 : isPortInterface: 0
MIG: 01:49:14 : isPortInterface: 0
MIG: 01:49:14 : isPortInterface: 0
MIG: 01:49:14 : isPortInterface: 0
MIG: 01:49:14 : isPortInterface: 0
MIG: 01:49:14 : isPortInterface: 0
MIG: 01:49:14 : isPortInterface: 0
MIG: 01:49:14 : isPortInterface: 0
MIG: 01:49:14 : isPortInterface: 0
MIG: 01:49:14 : isPortInterface: 0
MIG: 01:49:14 : isPortInterface: 0
MIG: 01:49:14 : isPortInterface: 0
MIG: 01:49:14 : isPortInterface: 0
MIG: 01:49:14 : isPortInterface: 0
MIG: 01:49:14 : isPortInterface: 0
MIG: 01:49:14 : isPortInterface: 0
MIG: 01:49:14 : isPortInterface: 0
MIG: 01:49:14 : isPortInterface: 0
MIG: 01:49:14 : isPortInterface: 0
MIG: 01:49:14 : isPortInterface: 0
MIG: 01:49:14 : isPortInterface: 0
MIG: 01:49:14 : isPortInterface: 0
MIG: 01:49:14 : isPortInterface: 0
MIG: 01:49:14 : isPortInterface: 0
MIG: 01:49:14 : isPortInterface: 0
MIG: 01:49:14 : isPortInterface: 0
MIG: 01:49:14 : isPortInterface: 0
MIG: 01:49:14 : isPortInterface: 0
MIG: 01:49:14 : isPortInterface: 0
MIG: 01:49:14 : isPortInterface: 0
MIG: 01:49:14 : isPortInterface: 0
MIG: 01:49:14 : isPortInterface: 0
MIG: 01:49:14 : isPortInterface: 0
MIG: 01:49:14 : isPortInterface: 0
MIG: 01:49:14 : isPortInterface: 0
MIG: 01:49:14 : isPortInterface: 0
MIG: 01:49:14 : isPortInterface: 0
MIG: 01:49:14 : isPortInterface: 0
MIG: 01:49:14 : isPortInterface: 0
MIG: 01:49:14 : isPortInterface: 0
MIG: 01:49:14 : isPortInterface: 0
MIG: 01:49:14 : isPortInterface: 0
MIG: 01:49:14 : isPortInterface: 0
MIG: 01:49:14 : isPortInterface: 0
MIG: 01:49:14 : isPortInterface: 0
MIG: 01:49:14 : isPortInterface: 0
MIG: 01:49:14 : isPortInterface: 0
MIG: 01:49:14 : isPortInterface: 0
MIG: 01:49:14 : isPortInterface: 0
MIG: 01:49:14 : isPortInterface: 0
MIG: 01:49:14 : isPortInterface: 0
MIG: 01:49:14 : isPortInterface: 0
MIG: 01:49:14 : isPortInterface: 0
MIG: 01:49:14 : isPortInterface: 0
MIG: 01:49:14 : isPortInterface: 0
MIG: 01:49:14 : isPortInterface: 0
MIG: 01:49:14 : isPortInterface: 0
MIG: 01:49:14 : isPortInterface: 0
MIG: 01:49:14 : isPortInterface: 0
MIG: 01:49:14 : isPortInterface: 0
MIG: 01:49:14 : isPortInterface: 0
MIG: 01:49:14 : isPortInterface: 0
MIG: 01:49:14 : isPortInterface: 0
MIG: 01:49:14 : isPortInterface: 0
MIG: 01:49:14 : isPortInterface: 0
MIG: 01:49:14 : isPortInterface: 0
MIG: 01:49:14 : isPortInterface: 0
MIG: 01:49:14 : isPortInterface: 0
MIG: 01:49:14 : isPortInterface: 0
MIG: 01:49:14 : isPortInterface: 0
MIG: 01:49:14 : isPortInterface: 0
MIG: 01:49:14 : isPortInterface: 0
MIG: 01:49:14 : isPortInterface: 0
MIG: 01:49:14 : isPortInterface: 0
MIG: 01:49:14 : isPortInterface: 0
MIG: 01:49:14 : isPortInterface: 0
MIG: 01:49:15 : isPortInterface: 0
MIG: 01:49:15 : isPortInterface: 0
MIG: 01:49:15 : isPortInterface: 0
MIG: 01:49:15 : isPortInterface: 0
MIG: 01:49:15 : isPortInterface: 0
MIG: 01:49:15 : isPortInterface: 0
MIG: 01:49:15 : isPortInterface: 0
MIG: 01:49:15 : isPortInterface: 0
MIG: 01:49:15 : isPortInterface: 0
MIG: 01:49:15 : isPortInterface: 0
MIG: 01:49:15 : isPortInterface: 0
MIG: 01:49:15 : isPortInterface: 0
MIG: 01:49:15 : isPortInterface: 0
MIG: 01:49:15 : isPortInterface: 0
MIG: 01:49:15 : isPortInterface: 0
MIG: 01:49:15 : isPortInterface: 0
MIG: 01:49:15 : isPortInterface: 0
MIG: 01:49:15 : isPortInterface: 0
MIG: 01:49:15 : isPortInterface: 0
MIG: 01:49:15 : isPortInterface: 0
MIG: 01:49:15 : isPortInterface: 0
MIG: 01:49:15 : isPortInterface: 1
MIG: 01:49:15 : isPortInterface: 0
MIG: 01:49:15 : isPortInterface: 0
MIG: 01:49:15 : isPortInterface: 0
MIG: 01:49:15 : isPortInterface: 0
MIG: 01:49:15 : isPortInterface: 0
MIG: 01:49:15 : isPortInterface: 0
MIG: 01:49:15 : isPortInterface: 0
MIG: 01:49:15 : isPortInterface: 0
MIG: 01:49:15 : isPortInterface: 0
MIG: 01:49:15 : isPortInterface: 0
MIG: 01:49:15 :  locked false  
MIG: 01:49:15 : HDL Language: Verilog
MIG: 01:49:15 : compInfo: false
MIG: 01:49:15 : Vivado Options xc7a100t csg324 -1
MIG: 01:49:15 : 1: xc7a100t 2: csg324 3: -1
MIG: 01:49:15 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 01:49:15 : xilinx_path: D:/Xilinx/Vivado/2017.4/ids_lite/ISE
MIG: 01:49:15 : I am in catch area
MIG: 01:49:15 : Running D:/Xilinx/Vivado/2017.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp {d:/Xilinx/Projects/ECE-253-Final-Project/ECE 253 Final Project/ECE 253 Final Project.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/xil_txt.in} -cg_exc_out {d:/Xilinx/Projects/ECE-253-Final-Project/ECE 253 Final Project/ECE 253 Final Project.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/xil_txt.out} ... 
MIG: 01:49:26 : XML_INPUT_FILE: d:/Xilinx/Projects/ECE-253-Final-Project/ECE 253 Final Project/ECE 253 Final Project.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/mig_a.prj
MIG: 01:49:26 : Component_Name: system_mig_7series_0_0
MIG: 01:49:26 : Moving system_mig_7series_0_0 ...
MIG: 01:49:26 : Moving system_mig_7series_0_0.veo ...
MIG: 01:49:27 : Moving system_mig_7series_0_0_xmdf.tcl ...
MIG: 01:49:27 : Running implementation.xit
MIG: 01:49:27 : IGN:     <ModuleName>system_mig_7series_0_0</ModuleName> <==>     <ModuleName>system_mig_7series_0_0</ModuleName> 
MIG: 01:49:27 : IGN:         <InputClkFreq>100</InputClkFreq> <==>         <InputClkFreq>100</InputClkFreq> 
MIG: 01:49:27 : ERR:             <Pin PADName="E3(MRCC_P)" Bank="35" name="sys_clk_i" /> <==>             <Pin PADName="E3" Bank="35" name="sys_clk_i" /> 
MIG: 01:49:27 : ################# RUNNING MIG BATCH ###################
MIG: 01:49:27 : Writing IN file for 'system_mig_7series_0_0'...compDirPath: d:/Xilinx/Vivado/2017.4/data/ip/xilinx/mig_7series_v4_0... instDirPath: d:/Xilinx/Projects/ECE-253-Final-Project/ECE 253 Final Project/ECE 253 Final Project.srcs/sources_1/bd/system/ip/system_mig_7series_0_0
MIG: 01:49:27 : synp_flow:  -- synthesis_mode: Other
MIG: 01:49:27 : outputDirectory: d:/Xilinx/Projects/ECE-253-Final-Project/ECE 253 Final Project/ECE 253 Final Project.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/_tmp/
MIG: 01:49:27 : vivado_mode: xpg_bd
MIG: 01:49:27 : isPortInterface: 0
MIG: 01:49:27 : isPortInterface: 0
MIG: 01:49:27 : isPortInterface: 0
MIG: 01:49:27 : isPortInterface: 0
MIG: 01:49:27 : isPortInterface: 0
MIG: 01:49:27 : isPortInterface: 0
MIG: 01:49:27 : isPortInterface: 0
MIG: 01:49:27 : isPortInterface: 0
MIG: 01:49:27 : isPortInterface: 0
MIG: 01:49:27 : isPortInterface: 0
MIG: 01:49:27 : isPortInterface: 0
MIG: 01:49:27 : isPortInterface: 0
MIG: 01:49:27 : isPortInterface: 0
MIG: 01:49:27 : isPortInterface: 0
MIG: 01:49:27 : isPortInterface: 0
MIG: 01:49:27 : isPortInterface: 0
MIG: 01:49:27 : isPortInterface: 0
MIG: 01:49:27 : isPortInterface: 0
MIG: 01:49:27 : isPortInterface: 0
MIG: 01:49:27 : isPortInterface: 0
MIG: 01:49:27 : isPortInterface: 0
MIG: 01:49:27 : isPortInterface: 0
MIG: 01:49:27 : isPortInterface: 0
MIG: 01:49:27 : isPortInterface: 0
MIG: 01:49:27 : isPortInterface: 0
MIG: 01:49:27 : isPortInterface: 0
MIG: 01:49:28 : isPortInterface: 0
MIG: 01:49:28 : isPortInterface: 0
MIG: 01:49:28 : isPortInterface: 0
MIG: 01:49:28 : isPortInterface: 0
MIG: 01:49:28 : isPortInterface: 0
MIG: 01:49:28 : isPortInterface: 0
MIG: 01:49:28 : isPortInterface: 0
MIG: 01:49:28 : isPortInterface: 0
MIG: 01:49:28 : isPortInterface: 0
MIG: 01:49:28 : isPortInterface: 0
MIG: 01:49:28 : isPortInterface: 0
MIG: 01:49:28 : isPortInterface: 0
MIG: 01:49:28 : isPortInterface: 0
MIG: 01:49:28 : isPortInterface: 0
MIG: 01:49:28 : isPortInterface: 0
MIG: 01:49:28 : isPortInterface: 0
MIG: 01:49:28 : isPortInterface: 0
MIG: 01:49:28 : isPortInterface: 0
MIG: 01:49:28 : isPortInterface: 0
MIG: 01:49:28 : isPortInterface: 0
MIG: 01:49:28 : isPortInterface: 0
MIG: 01:49:28 : isPortInterface: 0
MIG: 01:49:28 : isPortInterface: 0
MIG: 01:49:28 : isPortInterface: 0
MIG: 01:49:28 : isPortInterface: 0
MIG: 01:49:28 : isPortInterface: 0
MIG: 01:49:28 : isPortInterface: 0
MIG: 01:49:28 : isPortInterface: 0
MIG: 01:49:28 : isPortInterface: 0
MIG: 01:49:28 : isPortInterface: 0
MIG: 01:49:28 : isPortInterface: 0
MIG: 01:49:28 : isPortInterface: 0
MIG: 01:49:28 : isPortInterface: 0
MIG: 01:49:28 : isPortInterface: 0
MIG: 01:49:28 : isPortInterface: 0
MIG: 01:49:28 : isPortInterface: 0
MIG: 01:49:28 : isPortInterface: 0
MIG: 01:49:28 : isPortInterface: 0
MIG: 01:49:28 : isPortInterface: 0
MIG: 01:49:28 : isPortInterface: 0
MIG: 01:49:28 : isPortInterface: 0
MIG: 01:49:28 : isPortInterface: 0
MIG: 01:49:28 : isPortInterface: 0
MIG: 01:49:28 : isPortInterface: 0
MIG: 01:49:28 : isPortInterface: 0
MIG: 01:49:28 : isPortInterface: 0
MIG: 01:49:28 : isPortInterface: 0
MIG: 01:49:28 : isPortInterface: 0
MIG: 01:49:28 : isPortInterface: 0
MIG: 01:49:28 : isPortInterface: 0
MIG: 01:49:28 : isPortInterface: 0
MIG: 01:49:28 : isPortInterface: 0
MIG: 01:49:28 : isPortInterface: 0
MIG: 01:49:28 : isPortInterface: 0
MIG: 01:49:28 : isPortInterface: 0
MIG: 01:49:28 : isPortInterface: 0
MIG: 01:49:28 : isPortInterface: 0
MIG: 01:49:28 : isPortInterface: 0
MIG: 01:49:28 : isPortInterface: 0
MIG: 01:49:28 : isPortInterface: 0
MIG: 01:49:28 : isPortInterface: 0
MIG: 01:49:28 : isPortInterface: 0
MIG: 01:49:28 : isPortInterface: 0
MIG: 01:49:28 : isPortInterface: 0
MIG: 01:49:28 : isPortInterface: 0
MIG: 01:49:28 : isPortInterface: 0
MIG: 01:49:28 : isPortInterface: 0
MIG: 01:49:29 : isPortInterface: 0
MIG: 01:49:29 : isPortInterface: 0
MIG: 01:49:29 : isPortInterface: 0
MIG: 01:49:29 : isPortInterface: 0
MIG: 01:49:29 : isPortInterface: 0
MIG: 01:49:29 : isPortInterface: 0
MIG: 01:49:29 : isPortInterface: 0
MIG: 01:49:29 : isPortInterface: 0
MIG: 01:49:29 : isPortInterface: 0
MIG: 01:49:29 : isPortInterface: 0
MIG: 01:49:29 : isPortInterface: 0
MIG: 01:49:29 : isPortInterface: 0
MIG: 01:49:29 : isPortInterface: 0
MIG: 01:49:29 : isPortInterface: 0
MIG: 01:49:29 : isPortInterface: 0
MIG: 01:49:29 : isPortInterface: 0
MIG: 01:49:29 : isPortInterface: 0
MIG: 01:49:29 : isPortInterface: 0
MIG: 01:49:29 : isPortInterface: 0
MIG: 01:49:29 : isPortInterface: 0
MIG: 01:49:29 : isPortInterface: 0
MIG: 01:49:29 : isPortInterface: 0
MIG: 01:49:29 : isPortInterface: 0
MIG: 01:49:29 : isPortInterface: 0
MIG: 01:49:29 : isPortInterface: 0
MIG: 01:49:29 : isPortInterface: 0
MIG: 01:49:29 : isPortInterface: 0
MIG: 01:49:29 : isPortInterface: 0
MIG: 01:49:29 : isPortInterface: 1
MIG: 01:49:29 : isPortInterface: 0
MIG: 01:49:29 : isPortInterface: 0
MIG: 01:49:29 : isPortInterface: 0
MIG: 01:49:29 : isPortInterface: 0
MIG: 01:49:29 : isPortInterface: 0
MIG: 01:49:29 : isPortInterface: 0
MIG: 01:49:29 : isPortInterface: 0
MIG: 01:49:29 : isPortInterface: 0
MIG: 01:49:29 : isPortInterface: 0
MIG: 01:49:29 : isPortInterface: 0
MIG: 01:49:29 :  locked false  
MIG: 01:49:29 : HDL Language: Verilog
MIG: 01:49:29 : compInfo: false
MIG: 01:49:29 : Vivado Options xc7a100t csg324 -1
MIG: 01:49:29 : 1: xc7a100t 2: csg324 3: -1
MIG: 01:49:29 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 01:49:29 : xilinx_path: D:/Xilinx/Vivado/2017.4/ids_lite/ISE
MIG: 01:49:29 : I am in catch area
MIG: 01:49:29 : Running D:/Xilinx/Vivado/2017.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp {d:/Xilinx/Projects/ECE-253-Final-Project/ECE 253 Final Project/ECE 253 Final Project.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/xil_txt.in} -cg_exc_out {d:/Xilinx/Projects/ECE-253-Final-Project/ECE 253 Final Project/ECE 253 Final Project.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/xil_txt.out} ... 
MIG: 01:49:40 : XML_INPUT_FILE: d:/Xilinx/Projects/ECE-253-Final-Project/ECE 253 Final Project/ECE 253 Final Project.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/mig_a.prj
MIG: 01:49:40 : Component_Name: system_mig_7series_0_0
MIG: 01:49:40 : Moving system_mig_7series_0_0 ...
MIG: 01:49:40 : Moving system_mig_7series_0_0.veo ...
MIG: 01:49:40 : Moving system_mig_7series_0_0_xmdf.tcl ...
