Running: /opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/fuse -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -o /home/ubermensch/Academics/sems/sem8/cs220/cs220/codes/lab_3_1/blink_LED_top_isim_beh.exe -prj /home/ubermensch/Academics/sems/sem8/cs220/cs220/codes/lab_3_1/blink_LED_top_beh.prj work.blink_LED_top work.glbl 
ISim P.20131013 (signature 0xfbc00daa)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Analyzing Verilog file "/home/ubermensch/Academics/sems/sem8/cs220/cs220/codes/lab_3_1/blink_LED.v" into library work
Analyzing Verilog file "/home/ubermensch/Academics/sems/sem8/cs220/cs220/codes/lab_3_1/blink_LED_top.v" into library work
Analyzing Verilog file "/opt/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
Completed static elaboration
Fuse Memory Usage: 94680 KB
Fuse CPU Usage: 1310 ms
Compiling module blink
Compiling module blink_LED_top
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 2 sub-compilation(s) to finish...
Compiled 3 Verilog Units
Built simulation executable /home/ubermensch/Academics/sems/sem8/cs220/cs220/codes/lab_3_1/blink_LED_top_isim_beh.exe
Fuse Memory Usage: 654852 KB
Fuse CPU Usage: 1320 ms
GCC CPU Usage: 280 ms
