# 2.5 CONTROL REGISTERS

![](/static/images/2501/p026.png)

The control registers (CR0, CR1, CR2, CR3, and CR4, see Figure 2-5) determine operating mode of the processor and the characteristics of the currently executing task, as described below:

- CR0—Contains system control flags that control operating mode and states of the
processor.
- CR1—Reserved.
- CR2—Contains the page-fault linear address (the linear address that caused a page fault). 
- CR3—Contains the physical address of the base of the page directory and two flags (PCD and PWT). This register is also known as the page-directory base register (PDBR). Only the 20 most-significant bits of the page-directory base address are specified; the lower 12 bits of the address are assumed to be 0. The page directory must thus be aligned to a page (4-KByte) boundary. The PCD and PWT flags control caching of the page directory in the processor’s internal data caches (they do not control TLB caching of page-directory information). When using the physical address extension, the CR3 register contains the base address of the page-directory-pointer table (see Section 3.8., “36-Bit Physical Addressing Using the PAE Paging Mechanism”).
- CR4—Contains a group of flags that enable several architectural extensions, and indicate operating system or executive support for specific processor capabilities.

The control registers can be read and loaded (or modified) using the move-to-or-from-control registers forms of the MOV instruction. In protected mode, the MOV instructions allow the control registers to be read or loaded (at privilege level 0 only). This restriction means that application programs or operating-system procedures (running at privilege levels 1, 2, or 3) are prevented from reading or loading the control registers.

When loading the control register, reserved bits should always be set to the values previously read.

The functions of the flags in the control registers are as follows:

- PG: Paging (bit 31 of CR0). Enables paging when set; disables paging when clear. When paging is disabled, all linear addresses are treated as physical addresses. The PG flag has no effect if the PE flag (bit 0 of register CR0) is not also set; in fact, setting the PG flag when the PE flag is clear causes a general-protection exception (#GP) to be generated. See Section 3.6., “Paging (Virtual Memory) Overview”, for a detailed description of the processor’s paging mechanism.
    - CR0 寄存器的 PG（Paging Enable）标志位，它控制 分页机制（Paging）是否启用，并与 PE（保护模式启用）标志位的关系。
    - PG=1（启用分页）： 处理器将线性地址（Linear Address） 转换为 物理地址（Physical Address），使用 页表（Page Tables） 进行地址映射。
    - PG=0（禁用分页）： 线性地址 直接作为物理地址使用，没有地址映射，类似于实模式（Real Mode）。
- CD
- NW
- AM
- WP: Write Protect (bit 16 of CR0). Inhibits supervisor-level procedures from writing into user-level read-only pages when set; allows supervisor-level procedures to write into user-level read-only pages when clear. This flag facilitates implementation of the copy-on-write method of creating a new process (forking) used by operating systems such as UNIX.
    - WP=1：禁止特权级（Ring 0，如内核态）写入用户级只读页面（Page Table Entry, PTE 中的 R/W=0）。这样，即使是内核代码，也无法修改用户态进程的只读页面。主要作用：增强内存保护，防止内核无意或恶意修改用户只读页面。
        - 如果 WP=1（写保护启用），即使是内核也无法直接写入这些只读页面，必须通过**页表异常（page fault）**来正确实现 COW 逻辑。
        - 推荐模式
    - WP=0：允许特权级（Ring 0）写入用户级只读页面（PTE R/W=0）。用户态（Ring 3）仍然无法写入，但内核（Ring 0）可以绕过 PTE 的 R/W=0 限制。主要作用：支持写时复制（Copy-On-Write, COW），用于 fork() 进程复制。
- NE
- ET
- TS
- EM
- MP
- PE：Protection Enable (bit 0 of CR0). Enables protected mode when set; enables realaddress mode when clear. This flag does not enable paging directly. It only enables segment-level protection. To enable paging, both the PE and PG flags must be set. See Section 9.9., “Mode Switching”, for information using the PE flag to switch between real and protected mode.
    - 这段话描述了 CR0 寄存器 中的 PE（Protection Enable，保护模式启用）标志位（位 0），它用于控制 CPU 是处于 实模式（Real Mode） 还是 保护模式（Protected Mode），并且解释了 PE 标志与分页（Paging）机制的关系。
    - PE=0，实模式，Real Mode，	处理器运行在 16 位实模式，可以直接访问物理地址。只支持 分段寻址（Segmentation），不支持保护机制（如权限控制、内存隔离）。不支持 分页（Paging）。所有程序可以访问整个 1MB 地址空间（和早期 x86 CPU 一样）。
    - PE=1，保护模式，Protected Mode，处理器进入 32 位保护模式，支持更高级的内存管理功能。处理器进入 32 位保护模式，支持更高级的内存管理功能。开启分段机制（Segmentation），可以对不同段（代码、数据、栈）进行访问控制。PE 仅启用分段保护，但不会自动开启分页。如果要启用分页（Paging），必须同时设置 PG（CR0 位 31）。
- PCD
- PWT
- VME
- PVI
- TSD