
reading lef ...

units:       1000
#layers:     13
#macros:     440
#vias:       25
#viarulegen: 25

reading def ...

design:      uart
die area:    ( 0 0 ) ( 58270 68990 )
trackPts:    12
defvias:     4
#components: 374
#terminals:  15
#snets:      2
#nets:       117

reading guide ...

#guides:     785
Warning: met2 does not have viaDef align with layer direction, generating new viaDef via2_FR...
Warning: met4 does not have viaDef align with layer direction, generating new viaDef via4_FR...
done initConstraintLayerIdx
List of default vias:
  Layer mcon
    default via: L1M1_PR_MR
  Layer via
    default via: M1M2_PR
  Layer via2
    default via: via2_FR
  Layer via3
    default via: M3M4_PR_M
  Layer via4
    default via: via4_FR
Writing reference output def...

libcell analysis ...

instance analysis ...
#unique instances = 79

init region query ...
  complete FR_MASTERSLICE
  complete FR_VIA
  complete li1
  complete mcon
  complete met1
  complete via
  complete met2
  complete via2
  complete met3
  complete via3
  complete met4
  complete via4
  complete met5

FR_MASTERSLICE shape region query size = 0
FR_VIA shape region query size = 0
li1 shape region query size = 4482
mcon shape region query size = 3594
met1 shape region query size = 1105
via shape region query size = 180
met2 shape region query size = 93
via2 shape region query size = 180
met3 shape region query size = 92
via3 shape region query size = 180
met4 shape region query size = 68
via4 shape region query size = 13
met5 shape region query size = 23


start pin access
  complete 100 pins
  complete 200 pins
  complete 227 pins
  complete 73 unique inst patterns
  complete 110 groups
Expt1 runtime (pin-level access point gen): 0.939217
Expt2 runtime (design-level access pattern gen): 0.210513
#scanned instances     = 374
#unique  instances     = 79
#stdCellGenAp          = 1242
#stdCellValidPlanarAp  = 0
#stdCellValidViaAp     = 981
#stdCellPinNoAp        = 0
#stdCellPinCnt         = 368
#instTermValidViaApCnt = 0
#macroGenAp            = 0
#macroValidPlanarAp    = 0
#macroValidViaAp       = 0
#macroNoAp             = 0

complete pin access
cpu time = 00:00:03, elapsed time = 00:00:01, memory = 13.75 (MB), peak = 14.12 (MB)

post process guides ...
GCELLGRID X 0 DO 9 STEP 6900 ;
GCELLGRID Y 0 DO 8 STEP 6900 ;
  complete FR_MASTERSLICE
  complete FR_VIA
  complete li1
  complete mcon
  complete met1
  complete via
  complete met2
  complete via2
  complete met3
  complete via3
  complete met4
  complete via4
  complete met5

building cmap ... 

init guide query ...
  complete FR_MASTERSLICE (guide)
  complete FR_VIA (guide)
  complete li1 (guide)
  complete mcon (guide)
  complete met1 (guide)
  complete via (guide)
  complete met2 (guide)
  complete via2 (guide)
  complete met3 (guide)
  complete via3 (guide)
  complete met4 (guide)
  complete via4 (guide)
  complete met5 (guide)

FR_MASTERSLICE guide region query size = 0
FR_VIA guide region query size = 0
li1 guide region query size = 310
mcon guide region query size = 0
met1 guide region query size = 247
via guide region query size = 0
met2 guide region query size = 129
via2 guide region query size = 0
met3 guide region query size = 2
via3 guide region query size = 0
met4 guide region query size = 0
via4 guide region query size = 0
met5 guide region query size = 0

init gr pin query ...


start track assignment
Done with 439 vertical wires in 1 frboxes and 249 horizontal wires in 1 frboxes.
Done with 75 vertical wires in 1 frboxes and 74 horizontal wires in 1 frboxes.

complete track assignment
cpu time = 00:00:00, elapsed time = 00:00:00, memory = 15.66 (MB), peak = 16.64 (MB)

post processing ...

start routing data preparation
initVia2ViaMinLen_minSpc li1 (d2d, d2u, u2d, u2u) = (0, 0, 0, 370)
initVia2ViaMinLen_minSpc met1 (d2d, d2u, u2d, u2u) = (430, 445, 445, 460)
initVia2ViaMinLen_minSpc met2 (d2d, d2u, u2d, u2u) = (460, 485, 485, 630)
initVia2ViaMinLen_minSpc met3 (d2d, d2u, u2d, u2u) = (630, 655, 655, 680)
initVia2ViaMinLen_minSpc met4 (d2d, d2u, u2d, u2u) = (630, 1055, 1055, 3020)
initVia2ViaMinLen_minSpc met5 (d2d, d2u, u2d, u2u) = (1480, 0, 0, 0)
initVia2ViaMinLen_minimumcut li1 (d2d, d2u, u2d, u2u) = (0, 0, 0, 370)
initVia2ViaMinLen_minimumcut li1 zerolen (b, b, b, b) = (1, 1, 1, 1)
initVia2ViaMinLen_minimumcut met1 (d2d, d2u, u2d, u2u) = (430, 445, 445, 460)
initVia2ViaMinLen_minimumcut met1 zerolen (b, b, b, b) = (1, 1, 1, 1)
initVia2ViaMinLen_minimumcut met2 (d2d, d2u, u2d, u2u) = (460, 485, 485, 630)
initVia2ViaMinLen_minimumcut met2 zerolen (b, b, b, b) = (1, 1, 1, 1)
initVia2ViaMinLen_minimumcut met3 (d2d, d2u, u2d, u2u) = (630, 655, 655, 680)
initVia2ViaMinLen_minimumcut met3 zerolen (b, b, b, b) = (1, 1, 1, 1)
initVia2ViaMinLen_minimumcut met4 (d2d, d2u, u2d, u2u) = (630, 1055, 1055, 3020)
initVia2ViaMinLen_minimumcut met4 zerolen (b, b, b, b) = (1, 1, 1, 1)
initVia2ViaMinLen_minimumcut met5 (d2d, d2u, u2d, u2u) = (1480, 0, 0, 0)
initVia2ViaMinLen_minimumcut met5 zerolen (b, b, b, b) = (1, 1, 1, 1)
initVia2ViaMinLenNew_minSpc li1 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (0, 0, 0, 0, 0, 0, 430, 370)
initVia2ViaMinLenNew_minSpc met1 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (430, 370, 445, 385, 445, 385, 460, 460)
initVia2ViaMinLenNew_minSpc met2 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (460, 460, 410, 485, 410, 485, 630, 630)
initVia2ViaMinLenNew_minSpc met3 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (630, 630, 655, 625, 655, 625, 680, 630)
initVia2ViaMinLenNew_minSpc met4 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (680, 630, 1055, 1055, 1055, 1055, 3020, 3020)
initVia2ViaMinLenNew_minSpc met5 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (1480, 1480, 0, 0, 0, 0, 0, 0)
initVia2ViaMinLenNew_minimumcut li1 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (0, 0, 0, 0, 0, 0, 430, 370)
initVia2ViaMinLenNew_minimumcut met1 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (430, 370, 445, 385, 445, 385, 460, 460)
initVia2ViaMinLenNew_minimumcut met2 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (460, 460, 410, 485, 410, 485, 630, 630)
initVia2ViaMinLenNew_minimumcut met3 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (630, 630, 655, 625, 655, 625, 680, 630)
initVia2ViaMinLenNew_minimumcut met4 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (680, 630, 1055, 1055, 1055, 1055, 3020, 3020)
initVia2ViaMinLenNew_minimumcut met5 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (1480, 1480, 0, 0, 0, 0, 0, 0)
initVia2ViaMinLenNew_cutSpc li1 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (0, 0, 0, 0, 0, 0, 430, 370)
initVia2ViaMinLenNew_cutSpc met1 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (430, 370, 445, 385, 445, 385, 460, 460)
initVia2ViaMinLenNew_cutSpc met2 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (460, 460, 410, 485, 410, 485, 630, 630)
initVia2ViaMinLenNew_cutSpc met3 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (630, 630, 655, 625, 655, 625, 680, 630)
initVia2ViaMinLenNew_cutSpc met4 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (680, 630, 1055, 1055, 1055, 1055, 3020, 3020)
initVia2ViaMinLenNew_cutSpc met5 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (1600, 1600, 0, 0, 0, 0, 0, 0)
cpu time = 00:00:00, elapsed time = 00:00:00, memory = 15.66 (MB), peak = 16.64 (MB)

start detail routing ...
start 0th optimization iteration ...
    completing 10% with 0 violations
    elapsed time = 00:00:00, memory = 28.80 (MB)
    completing 20% with 7 violations
    elapsed time = 00:00:01, memory = 21.81 (MB)
    completing 30% with 9 violations
    elapsed time = 00:00:01, memory = 24.03 (MB)
    completing 40% with 10 violations
    elapsed time = 00:00:01, memory = 25.05 (MB)
  number of violations = 35
cpu time = 00:00:01, elapsed time = 00:00:01, memory = 374.64 (MB), peak = 386.44 (MB)
total wire length = 2371 um
total wire length on LAYER li1 = 0 um
total wire length on LAYER met1 = 1253 um
total wire length on LAYER met2 = 1092 um
total wire length on LAYER met3 = 24 um
total wire length on LAYER met4 = 0 um
total wire length on LAYER met5 = 0 um
total number of vias = 738
up-via summary (total 738):

----------------------
 FR_MASTERSLICE      0
            li1    369
           met1    365
           met2      4
           met3      0
           met4      0
----------------------
                   738


start 1st optimization iteration ...
    completing 10% with 35 violations
    elapsed time = 00:00:00, memory = 383.41 (MB)
    completing 20% with 32 violations
    elapsed time = 00:00:00, memory = 383.63 (MB)
    completing 30% with 17 violations
    elapsed time = 00:00:00, memory = 383.63 (MB)
    completing 40% with 19 violations
    elapsed time = 00:00:01, memory = 383.63 (MB)
  number of violations = 11
cpu time = 00:00:01, elapsed time = 00:00:01, memory = 383.75 (MB), peak = 397.55 (MB)
total wire length = 2347 um
total wire length on LAYER li1 = 1 um
total wire length on LAYER met1 = 1243 um
total wire length on LAYER met2 = 1084 um
total wire length on LAYER met3 = 18 um
total wire length on LAYER met4 = 0 um
total wire length on LAYER met5 = 0 um
total number of vias = 731
up-via summary (total 731):

----------------------
 FR_MASTERSLICE      0
            li1    369
           met1    360
           met2      2
           met3      0
           met4      0
----------------------
                   731


start 2nd optimization iteration ...
    completing 10% with 11 violations
    elapsed time = 00:00:00, memory = 383.75 (MB)
    completing 20% with 11 violations
    elapsed time = 00:00:00, memory = 383.75 (MB)
    completing 30% with 13 violations
    elapsed time = 00:00:00, memory = 383.75 (MB)
    completing 40% with 13 violations
    elapsed time = 00:00:01, memory = 383.75 (MB)
  number of violations = 7
cpu time = 00:00:01, elapsed time = 00:00:01, memory = 383.75 (MB), peak = 397.55 (MB)
total wire length = 2338 um
total wire length on LAYER li1 = 0 um
total wire length on LAYER met1 = 1244 um
total wire length on LAYER met2 = 1076 um
total wire length on LAYER met3 = 17 um
total wire length on LAYER met4 = 0 um
total wire length on LAYER met5 = 0 um
total number of vias = 724
up-via summary (total 724):

----------------------
 FR_MASTERSLICE      0
            li1    369
           met1    353
           met2      2
           met3      0
           met4      0
----------------------
                   724


start 3rd optimization iteration ...
    completing 10% with 7 violations
    elapsed time = 00:00:00, memory = 383.75 (MB)
    completing 20% with 0 violations
    elapsed time = 00:00:00, memory = 383.75 (MB)
    completing 30% with 0 violations
    elapsed time = 00:00:00, memory = 383.75 (MB)
    completing 40% with 0 violations
    elapsed time = 00:00:00, memory = 383.75 (MB)
  number of violations = 0
cpu time = 00:00:01, elapsed time = 00:00:01, memory = 383.75 (MB), peak = 397.55 (MB)
total wire length = 2314 um
total wire length on LAYER li1 = 0 um
total wire length on LAYER met1 = 1195 um
total wire length on LAYER met2 = 1081 um
total wire length on LAYER met3 = 36 um
total wire length on LAYER met4 = 0 um
total wire length on LAYER met5 = 0 um
total number of vias = 729
up-via summary (total 729):

----------------------
 FR_MASTERSLICE      0
            li1    369
           met1    354
           met2      6
           met3      0
           met4      0
----------------------
                   729


start 17th optimization iteration ...
    completing 10% with 0 violations
    elapsed time = 00:00:00, memory = 383.75 (MB)
    completing 20% with 0 violations
    elapsed time = 00:00:00, memory = 383.75 (MB)
    completing 30% with 0 violations
    elapsed time = 00:00:00, memory = 383.75 (MB)
    completing 40% with 0 violations
    elapsed time = 00:00:00, memory = 383.75 (MB)
  number of violations = 0
cpu time = 00:00:00, elapsed time = 00:00:00, memory = 383.75 (MB), peak = 397.55 (MB)
total wire length = 2314 um
total wire length on LAYER li1 = 0 um
total wire length on LAYER met1 = 1195 um
total wire length on LAYER met2 = 1081 um
total wire length on LAYER met3 = 36 um
total wire length on LAYER met4 = 0 um
total wire length on LAYER met5 = 0 um
total number of vias = 729
up-via summary (total 729):

----------------------
 FR_MASTERSLICE      0
            li1    369
           met1    354
           met2      6
           met3      0
           met4      0
----------------------
                   729


start 25th optimization iteration ...
    completing 10% with 0 violations
    elapsed time = 00:00:00, memory = 384.27 (MB)
    completing 20% with 0 violations
    elapsed time = 00:00:00, memory = 384.78 (MB)
    completing 30% with 0 violations
    elapsed time = 00:00:00, memory = 384.88 (MB)
    completing 40% with 0 violations
    elapsed time = 00:00:00, memory = 384.88 (MB)
    completing 50% with 0 violations
    elapsed time = 00:00:00, memory = 384.88 (MB)
    completing 60% with 0 violations
    elapsed time = 00:00:00, memory = 384.88 (MB)
  number of violations = 0
cpu time = 00:00:00, elapsed time = 00:00:00, memory = 384.88 (MB), peak = 397.55 (MB)
total wire length = 2314 um
total wire length on LAYER li1 = 0 um
total wire length on LAYER met1 = 1195 um
total wire length on LAYER met2 = 1081 um
total wire length on LAYER met3 = 36 um
total wire length on LAYER met4 = 0 um
total wire length on LAYER met5 = 0 um
total number of vias = 729
up-via summary (total 729):

----------------------
 FR_MASTERSLICE      0
            li1    369
           met1    354
           met2      6
           met3      0
           met4      0
----------------------
                   729


start 33rd optimization iteration ...
    completing 10% with 0 violations
    elapsed time = 00:00:00, memory = 384.88 (MB)
    completing 20% with 0 violations
    elapsed time = 00:00:00, memory = 385.13 (MB)
    completing 30% with 0 violations
    elapsed time = 00:00:00, memory = 385.27 (MB)
    completing 40% with 0 violations
    elapsed time = 00:00:00, memory = 385.27 (MB)
    completing 50% with 0 violations
    elapsed time = 00:00:00, memory = 385.27 (MB)
    completing 60% with 0 violations
    elapsed time = 00:00:00, memory = 385.27 (MB)
    completing 70% with 0 violations
    elapsed time = 00:00:00, memory = 385.27 (MB)
    completing 80% with 0 violations
    elapsed time = 00:00:00, memory = 385.27 (MB)
    completing 90% with 0 violations
    elapsed time = 00:00:00, memory = 385.27 (MB)
    completing 100% with 0 violations
    elapsed time = 00:00:00, memory = 385.27 (MB)
  number of violations = 0
cpu time = 00:00:00, elapsed time = 00:00:00, memory = 385.27 (MB), peak = 397.55 (MB)
total wire length = 2314 um
total wire length on LAYER li1 = 0 um
total wire length on LAYER met1 = 1195 um
total wire length on LAYER met2 = 1081 um
total wire length on LAYER met3 = 36 um
total wire length on LAYER met4 = 0 um
total wire length on LAYER met5 = 0 um
total number of vias = 729
up-via summary (total 729):

----------------------
 FR_MASTERSLICE      0
            li1    369
           met1    354
           met2      6
           met3      0
           met4      0
----------------------
                   729


start 41st optimization iteration ...
    completing 10% with 0 violations
    elapsed time = 00:00:00, memory = 385.27 (MB)
    completing 20% with 0 violations
    elapsed time = 00:00:00, memory = 385.27 (MB)
    completing 30% with 0 violations
    elapsed time = 00:00:00, memory = 385.27 (MB)
    completing 40% with 0 violations
    elapsed time = 00:00:00, memory = 385.27 (MB)
    completing 50% with 0 violations
    elapsed time = 00:00:00, memory = 385.27 (MB)
    completing 60% with 0 violations
    elapsed time = 00:00:00, memory = 385.27 (MB)
    completing 70% with 0 violations
    elapsed time = 00:00:00, memory = 387.07 (MB)
    completing 80% with 0 violations
    elapsed time = 00:00:00, memory = 387.12 (MB)
    completing 90% with 0 violations
    elapsed time = 00:00:00, memory = 387.12 (MB)
    completing 100% with 0 violations
    elapsed time = 00:00:00, memory = 387.12 (MB)
  number of violations = 0
cpu time = 00:00:00, elapsed time = 00:00:00, memory = 387.12 (MB), peak = 397.55 (MB)
total wire length = 2314 um
total wire length on LAYER li1 = 0 um
total wire length on LAYER met1 = 1195 um
total wire length on LAYER met2 = 1081 um
total wire length on LAYER met3 = 36 um
total wire length on LAYER met4 = 0 um
total wire length on LAYER met5 = 0 um
total number of vias = 729
up-via summary (total 729):

----------------------
 FR_MASTERSLICE      0
            li1    369
           met1    354
           met2      6
           met3      0
           met4      0
----------------------
                   729


start 49th optimization iteration ...
    completing 10% with 0 violations
    elapsed time = 00:00:00, memory = 387.12 (MB)
    completing 20% with 0 violations
    elapsed time = 00:00:00, memory = 387.12 (MB)
    completing 30% with 0 violations
    elapsed time = 00:00:00, memory = 387.12 (MB)
    completing 40% with 0 violations
    elapsed time = 00:00:00, memory = 387.12 (MB)
    completing 50% with 0 violations
    elapsed time = 00:00:00, memory = 387.12 (MB)
    completing 60% with 0 violations
    elapsed time = 00:00:00, memory = 387.12 (MB)
    completing 70% with 0 violations
    elapsed time = 00:00:00, memory = 387.12 (MB)
    completing 80% with 0 violations
    elapsed time = 00:00:00, memory = 387.12 (MB)
    completing 90% with 0 violations
    elapsed time = 00:00:00, memory = 387.12 (MB)
    completing 100% with 0 violations
    elapsed time = 00:00:00, memory = 387.12 (MB)
  number of violations = 0
cpu time = 00:00:00, elapsed time = 00:00:00, memory = 387.12 (MB), peak = 397.55 (MB)
total wire length = 2314 um
total wire length on LAYER li1 = 0 um
total wire length on LAYER met1 = 1195 um
total wire length on LAYER met2 = 1081 um
total wire length on LAYER met3 = 36 um
total wire length on LAYER met4 = 0 um
total wire length on LAYER met5 = 0 um
total number of vias = 729
up-via summary (total 729):

----------------------
 FR_MASTERSLICE      0
            li1    369
           met1    354
           met2      6
           met3      0
           met4      0
----------------------
                   729


start 57th optimization iteration ...
    completing 10% with 0 violations
    elapsed time = 00:00:00, memory = 387.12 (MB)
    completing 20% with 0 violations
    elapsed time = 00:00:00, memory = 387.12 (MB)
    completing 30% with 0 violations
    elapsed time = 00:00:00, memory = 387.12 (MB)
    completing 40% with 0 violations
    elapsed time = 00:00:00, memory = 387.12 (MB)
    completing 50% with 0 violations
    elapsed time = 00:00:00, memory = 387.12 (MB)
    completing 60% with 0 violations
    elapsed time = 00:00:00, memory = 387.12 (MB)
    completing 70% with 0 violations
    elapsed time = 00:00:00, memory = 387.12 (MB)
    completing 80% with 0 violations
    elapsed time = 00:00:00, memory = 387.12 (MB)
    completing 90% with 0 violations
    elapsed time = 00:00:00, memory = 387.12 (MB)
    completing 100% with 0 violations
    elapsed time = 00:00:00, memory = 387.12 (MB)
  number of violations = 0
cpu time = 00:00:00, elapsed time = 00:00:00, memory = 387.12 (MB), peak = 397.55 (MB)
total wire length = 2314 um
total wire length on LAYER li1 = 0 um
total wire length on LAYER met1 = 1195 um
total wire length on LAYER met2 = 1081 um
total wire length on LAYER met3 = 36 um
total wire length on LAYER met4 = 0 um
total wire length on LAYER met5 = 0 um
total number of vias = 729
up-via summary (total 729):

----------------------
 FR_MASTERSLICE      0
            li1    369
           met1    354
           met2      6
           met3      0
           met4      0
----------------------
                   729


complete detail routing
total wire length = 2314 um
total wire length on LAYER li1 = 0 um
total wire length on LAYER met1 = 1195 um
total wire length on LAYER met2 = 1081 um
total wire length on LAYER met3 = 36 um
total wire length on LAYER met4 = 0 um
total wire length on LAYER met5 = 0 um
total number of vias = 729
up-via summary (total 729):

----------------------
 FR_MASTERSLICE      0
            li1    369
           met1    354
           met2      6
           met3      0
           met4      0
----------------------
                   729

cpu time = 00:00:08, elapsed time = 00:00:06, memory = 387.12 (MB), peak = 397.55 (MB)

post processing ...

Runtime taken (hrt): 9.20957
