// Copyright (c) 2026 Advanced Micro Devices, Inc.
// SPDX-License-Identifier: MIT

#include "rocjitsu/vm/amdgpu/pci/gpu_generation_registry.h"

#include <algorithm>
#include <format>

namespace rocjitsu {
namespace {

/// @brief KFD target version gfx1250 reports.
constexpr uint32_t kGfx1250TargetVersions[] = {120500};

/// @brief KFD target versions for gfx942 (MI300X / MI325X, CDNA3).
constexpr uint32_t kGfx942TargetVersions[] = {90402};

/// @brief KFD target versions for gfx950 (MI355X, CDNA4).
constexpr uint32_t kGfx950TargetVersions[] = {90500};

/// @details One row per generation this image can present. Adding a part is a
/// row plus its profile, which is the whole point of the indirection: nothing
/// here needs editing anywhere else to answer for a new target.
constexpr GpuGenerationDescriptor kGenerations[] = {
    {.id = "gfx1250",
     .gfx_target_versions = kGfx1250TargetVersions,
     .discovery_factory = &gfx1250_discovery_spec,
     .topology_defaults =
         {
             .graphics_instances = 1,
             .shader_engines = 2,
             .shader_arrays_per_engine = 2,
             .compute_units_per_shader_array = 8,
             .wavefront_size = 32,
             .max_waves_per_simd = 16,
             .max_scratch_slots_per_cu = 32,
             .lds_size_kb = 320,
         }},
    // gfx942: Aqua Vanjaram / MI300X / MI325X (CDNA3).
    // Topology from gfx942_cdna3_kmd.json: 4 SE, 1 SA/SE, 10 CU/SA.
    // graphics_instances defaults to 1 (single XCD bring-up).
    {.id = "gfx942",
     .gfx_target_versions = kGfx942TargetVersions,
     .discovery_factory = &gfx942_discovery_spec,
     .topology_defaults =
         {
             .graphics_instances = 1,
             .shader_engines = 4,
             .shader_arrays_per_engine = 1,
             .compute_units_per_shader_array = 10,
             .wavefront_size = 64,
             .max_waves_per_simd = 8,
             .max_scratch_slots_per_cu = 32,
             .lds_size_kb = 64,
         }},
    // gfx950: MI355X (CDNA4).
    // Topology from gfx950_mi355x_kmd.json: 4 SE, 1 SA/SE, 9 CU/SA.
    // graphics_instances defaults to 1 (single XCD bring-up).
    {.id = "gfx950",
     .gfx_target_versions = kGfx950TargetVersions,
     .discovery_factory = &gfx950_discovery_spec,
     .topology_defaults =
         {
             .graphics_instances = 1,
             .shader_engines = 4,
             .shader_arrays_per_engine = 1,
             .compute_units_per_shader_array = 9,
             .wavefront_size = 64,
             .max_waves_per_simd = 8,
             .max_scratch_slots_per_cu = 32,
             .lds_size_kb = 160,
         }},
};

} // namespace

GpuGenerationRegistryError
GpuGenerationRegistry::validate(std::span<const GpuGenerationDescriptor> descriptors) {
  for (std::size_t descriptor_index = 0; descriptor_index < descriptors.size();
       ++descriptor_index) {
    const GpuGenerationDescriptor &descriptor = descriptors[descriptor_index];
    if (descriptor.id.empty()) {
      return std::format("generation {} has no name", descriptor_index);
    }
    if (descriptor.discovery_factory == nullptr) {
      return std::format("generation {} describes no blocks to publish", descriptor.id);
    }
    if (descriptor.gfx_target_versions.empty()) {
      return std::format("generation {} answers for no gfx target", descriptor.id);
    }
    const GpuDiscoveryTopology &topology = descriptor.topology_defaults;
    if (topology.graphics_instances == 0)
      return std::format("generation {} has a zero graphics_instances topology default",
                         descriptor.id);
    if (topology.shader_engines == 0)
      return std::format("generation {} has a zero shader_engines topology default", descriptor.id);
    if (topology.shader_arrays_per_engine == 0)
      return std::format("generation {} has a zero shader_arrays_per_engine topology default",
                         descriptor.id);
    if (topology.compute_units_per_shader_array == 0)
      return std::format("generation {} has a zero compute_units_per_shader_array topology default",
                         descriptor.id);
    if (topology.wavefront_size == 0)
      return std::format("generation {} has a zero wavefront_size topology default", descriptor.id);
    if (topology.max_waves_per_simd == 0)
      return std::format("generation {} has a zero max_waves_per_simd topology default",
                         descriptor.id);
    if (topology.max_scratch_slots_per_cu == 0)
      return std::format("generation {} has a zero max_scratch_slots_per_cu topology default",
                         descriptor.id);
    if (topology.lds_size_kb == 0)
      return std::format("generation {} has a zero lds_size_kb topology default", descriptor.id);
    const IpDiscoveryBuild default_profile =
        build_ip_discovery_table(descriptor.discovery_factory(topology));
    if (!default_profile.ok()) {
      return std::format("generation {} has an invalid default discovery profile: {}",
                         descriptor.id, default_profile.problem);
    }
    for (const uint32_t version : descriptor.gfx_target_versions) {
      // Zero is what an unset config reads as, so a generation claiming it would
      // answer for every configuration that forgot to say which part it is.
      if (version == 0) {
        return std::format("generation {} claims gfx target 0, which is an unset one",
                           descriptor.id);
      }
    }
    // Two generations answering for one target is the defect this registry
    // exists to make impossible: the winner would be whichever was registered
    // first, and a config would silently get a part it did not name.
    for (std::size_t other_index = descriptor_index + 1; other_index < descriptors.size();
         ++other_index) {
      const GpuGenerationDescriptor &other = descriptors[other_index];
      if (descriptor.id == other.id) {
        return std::format("two generations are both named {}", descriptor.id);
      }
      for (const uint32_t version : descriptor.gfx_target_versions) {
        if (std::ranges::find(other.gfx_target_versions, version) !=
            other.gfx_target_versions.end()) {
          return std::format("generations {} and {} both answer for gfx target {}", descriptor.id,
                             other.id, version);
        }
      }
    }
  }
  return std::nullopt;
}

const GpuGenerationDescriptor *GpuGenerationRegistry::find(uint32_t gfx_target_version) const {
  if (!ok() || gfx_target_version == 0) {
    return nullptr;
  }
  for (const GpuGenerationDescriptor &descriptor : descriptors_) {
    if (std::ranges::find(descriptor.gfx_target_versions, gfx_target_version) !=
        descriptor.gfx_target_versions.end()) {
      return &descriptor;
    }
  }
  return nullptr;
}

const GpuGenerationDescriptor *GpuGenerationRegistry::find(std::string_view id) const {
  if (!ok() || id.empty()) {
    return nullptr;
  }
  const std::span<const GpuGenerationDescriptor>::iterator found =
      std::ranges::find(descriptors_, id, &GpuGenerationDescriptor::id);
  return found == descriptors_.end() ? nullptr : &*found;
}

std::string GpuGenerationRegistry::known_ids() const {
  std::string names;
  for (const GpuGenerationDescriptor &descriptor : descriptors_) {
    if (!names.empty()) {
      names += ", ";
    }
    names += descriptor.id;
  }
  return names;
}

const GpuGenerationRegistry &gpu_generations() {
  static const GpuGenerationRegistry registry(kGenerations);
  return registry;
}

GpuDiscoveryTopology resolved_discovery_topology(const GpuGenerationDescriptor &generation,
                                                 const config::KfdDiscoveryOverrides &overrides) {
  GpuDiscoveryTopology topology = generation.topology_defaults;
  if (overrides.num_shader_engines)
    topology.shader_engines = *overrides.num_shader_engines;
  if (overrides.num_shader_arrays_per_engine)
    topology.shader_arrays_per_engine = *overrides.num_shader_arrays_per_engine;
  if (overrides.num_cu_per_sh)
    topology.compute_units_per_shader_array = *overrides.num_cu_per_sh;
  if (overrides.wave_front_size)
    topology.wavefront_size = *overrides.wave_front_size;
  if (overrides.max_waves_per_simd)
    topology.max_waves_per_simd = *overrides.max_waves_per_simd;
  if (overrides.max_slots_scratch_cu)
    topology.max_scratch_slots_per_cu = *overrides.max_slots_scratch_cu;
  if (overrides.lds_size_kb)
    topology.lds_size_kb = *overrides.lds_size_kb;
  return topology;
}

bool resolve_gpu_generation_topology(config::KfdDeviceConfig &device) {
  const GpuGenerationDescriptor *generation = gpu_generations().find(device.gfx_target_version);
  if (generation == nullptr)
    return false;
  const GpuDiscoveryTopology topology =
      resolved_discovery_topology(*generation, device.discovery_overrides);
  device.num_shader_engines = topology.shader_engines;
  device.num_shader_arrays_per_engine = topology.shader_arrays_per_engine;
  device.num_cu_per_sh = topology.compute_units_per_shader_array;
  device.wave_front_size = topology.wavefront_size;
  device.max_waves_per_simd = topology.max_waves_per_simd;
  device.max_slots_scratch_cu = topology.max_scratch_slots_per_cu;
  device.lds_size_kb = topology.lds_size_kb;
  return true;
}

} // namespace rocjitsu
