-- Catapult University Version: Report                                              
-- ---------------------------- ---------------------------------------------------
-- Version:                     2011a.126 Production Release                        
-- Build Date:                  Wed Aug  8 00:52:07 PDT 2012                        
                                                                                    
-- Generated by:                oh1015@EEWS104A-005                                 
-- Generated date:              Thu Apr 28 16:01:11 +0100 2016                      

Solution Settings: HSVRGB.v16
  Current state: extract
  Project: RGBHSV
  
  Design Input Files Specified
    $PROJECT_HOME/RGBHSV.cpp
      $MGC_HOME/shared/include/ac_fixed.h
        $MGC_HOME/shared/include/ac_int.h
      $MGC_HOME/shared/include/math/mgc_ac_math.h
        $MGC_HOME/shared/include/math/mgc_ac_trig.h
          $MGC_HOME/shared/include/math/mgc_sc_atan_pow2.tab
          $MGC_HOME/shared/include/math/mgc_sc_atan2_pow2.tab
          $MGC_HOME/shared/include/math/mgc_sc_K_cordic.tab
  
  Processes/Blocks in Design
    Process       Real Operation(s) count Latency Throughput Reset Length II Comments 
    ------------- ----------------------- ------- ---------- ------------ -- --------
    /HSVRGB/core                       71       4          1            0  1          
    Design Total:                      71       4          1            0  1          
    
  Bill Of Materials (Datapath)
    Component Name                          Area Score Area(DSP_block_9-bit_elems) Area(LCs) Area(LUTs)  Delay Post Alloc Post Assign 
    --------------------------------------- ---------- --------------------------- --------- ---------- ------ ---------- -----------
    [Lib: mgc_Altera-Cyclone-III-6_beh_psr]                                                                                           
    mgc_add(1,0,1,0,2)                           2.319                       0.000     0.000      2.319  0.506          0           3 
    mgc_add(1,0,1,1,2)                           2.000                       0.000     0.000      2.000  0.343          0           3 
    mgc_add(11,0,11,0,11)                       12.233                       0.000     0.000     12.233  1.368          1           1 
    mgc_add(12,0,11,0,12)                       13.228                       0.000     0.000     13.228  1.436          6           6 
    mgc_add(2,0,2,0,2)                           3.311                       0.000     0.000      3.311  0.653          0           3 
    mgc_add(5,0,2,1,5)                           6.000                       0.000     0.000      6.000  0.946          1           1 
    mgc_add(6,0,2,1,6)                           7.000                       0.000     0.000      7.000  1.027          1           1 
    mgc_add(6,0,6,0,6)                           7.276                       0.000     0.000      7.276  1.016          1           1 
    mgc_add(7,0,1,0,8)                           8.290                       0.000     0.000      8.290  1.109          2           2 
    mgc_add(9,0,9,0,9)                          10.250                       0.000     0.000     10.250  1.233          4           4 
    mgc_and(1,2)                                 0.730                       0.000     0.000      0.730  0.263          0          39 
    mgc_and(1,3)                                 1.054                       0.000     0.000      1.054  0.416          0          20 
    mgc_and(1,4)                                 1.379                       0.000     0.000      1.379  0.525          0          16 
    mgc_and(10,2)                                7.298                       0.000     0.000      7.298  0.263          5           2 
    mgc_and(10,3)                               10.545                       0.000     0.000     10.545  0.416          0           1 
    mgc_and(2,2)                                 1.460                       0.000     0.000      1.460  0.263          1           1 
    mgc_and(6,2)                                 4.379                       0.000     0.000      4.379  0.263          1           1 
    mgc_and(8,2)                                 5.839                       0.000     0.000      5.839  0.263          0           1 
    mgc_div(15,10,0)                           248.410                       0.000     0.000    248.410 29.579          2           2 
    mgc_div(16,16,1)                           451.437                       0.000     0.000    451.437 43.548          3           9 
    mgc_equal(10)                                7.435                       0.000     0.000      7.435  1.337          2           2 
    mgc_mul(5,0,10,0,13)                       330.250                       2.000     0.000     10.250  3.008          2           2 
    mgc_mux(1,1,2)                               0.919                       0.000     0.000      0.919  0.369          0          25 
    mgc_mux(10,1,2)                              9.194                       0.000     0.000      9.194  0.369          0          17 
    mgc_mux(2,1,2)                               1.839                       0.000     0.000      1.839  0.369          0           6 
    mgc_mux(6,1,2)                               5.517                       0.000     0.000      5.517  0.369          1           1 
    mgc_mux(8,1,2)                               7.355                       0.000     0.000      7.355  0.369          0          11 
    mgc_mux1hot(1,3)                             2.190                       0.000     0.000      2.190  0.773          0           1 
    mgc_mux1hot(10,3)                           21.896                       0.000     0.000     21.896  0.773          2          13 
    mgc_mux1hot(2,6)                             8.218                       0.000     0.000      8.218  1.020          0           1 
    mgc_mux1hot(5,3)                            10.948                       0.000     0.000     10.948  0.773          0           1 
    mgc_mux1hot(5,4)                            14.147                       0.000     0.000     14.147  0.876          0           1 
    mgc_mux1hot(6,4)                            16.977                       0.000     0.000     16.977  0.876          0           1 
    mgc_mux1hot(8,3)                            17.517                       0.000     0.000     17.517  0.773          1           9 
    mgc_mux1hot(8,4)                            22.635                       0.000     0.000     22.635  0.876          0           5 
    mgc_nand(1,2)                                0.730                       0.000     0.000      0.730  0.268          0           6 
    mgc_nand(1,4)                                1.379                       0.000     0.000      1.379  0.536          0           2 
    mgc_nand(1,5)                                1.704                       0.000     0.000      1.704  0.622          0           2 
    mgc_nor(1,2)                                 0.730                       0.000     0.000      0.730  0.263          0          25 
    mgc_nor(1,3)                                 1.054                       0.000     0.000      1.054  0.416          0           6 
    mgc_nor(1,4)                                 1.379                       0.000     0.000      1.379  0.525          0           1 
    mgc_not(1)                                   0.000                       0.000     0.000      0.000  0.000          0         104 
    mgc_not(10)                                  0.000                       0.000     0.000      0.000  0.000          0           7 
    mgc_not(2)                                   0.000                       0.000     0.000      0.000  0.000          0           1 
    mgc_not(5)                                   0.000                       0.000     0.000      0.000  0.000          0           1 
    mgc_not(8)                                   0.000                       0.000     0.000      0.000  0.000          0           3 
    mgc_or(1,10)                                 3.327                       0.000     0.000      3.327  0.890          0           8 
    mgc_or(1,2)                                  0.730                       0.000     0.000      0.730  0.268          0          12 
    mgc_or(1,3)                                  1.054                       0.000     0.000      1.054  0.425          0           9 
    mgc_or(1,4)                                  1.379                       0.000     0.000      1.379  0.536          0          12 
    mgc_or(1,5)                                  1.704                       0.000     0.000      1.704  0.622          0           4 
    mgc_or(1,6)                                  2.028                       0.000     0.000      2.028  0.692          0           6 
    mgc_reg_pos(1,1,0,0,0,0,0)                   0.000                       0.000     0.000      0.000  0.000          0          26 
    mgc_reg_pos(10,1,0,0,0,0,0)                  0.000                       0.000     0.000      0.000  0.000          0          40 
    mgc_reg_pos(2,1,0,0,0,0,0)                   0.000                       0.000     0.000      0.000  0.000          0          12 
    mgc_reg_pos(8,1,0,0,0,0,0)                   0.000                       0.000     0.000      0.000  0.000          0          35 
    [Lib: mgc_ioport]                                                                                                                 
    mgc_in_wire(1,10)                            0.000                       0.000     0.000      0.000  0.000          1           1 
    mgc_in_wire(2,10)                            0.000                       0.000     0.000      0.000  0.000          1           1 
    mgc_in_wire(3,10)                            0.000                       0.000     0.000      0.000  0.000          1           1 
    mgc_out_stdreg(4,10)                         0.000                       0.000     0.000      0.000  0.000          1           1 
    mgc_out_stdreg(5,10)                         0.000                       0.000     0.000      0.000  0.000          1           1 
    mgc_out_stdreg(6,10)                         0.000                       0.000     0.000      0.000  0.000          1           1 
                                                                                                                                      
    TOTAL AREA (After Assignment):            6537.506                       4.000     0.000   5898.000                               
    
  Area Scores
                      Post-Scheduling   Post-DP & FSM Post-Assignment 
    ----------------- --------------- --------------- ---------------
    Total Area Score:   2805.1          6995.0          6537.5        
    Total Reg:             0.0             0.0             0.0        
                                                                      
    DataPath:           2805.1 (100%)   6995.0 (100%)   6537.5 (100%) 
      MUX:                66.8   (2%)   1275.0  (18%)    884.7  (14%) 
      FUNC:             2696.0  (96%)   5427.5  (78%)   5427.5  (83%) 
      LOGIC:              42.3   (2%)    292.5   (4%)    225.3   (3%) 
      BUFFER:              0.0             0.0             0.0        
      MEM:                 0.0             0.0             0.0        
      ROM:                 0.0             0.0             0.0        
      REG:                 0.0             0.0             0.0        
                                                                      
    
    FSM:                   0.0             0.0             0.0        
      FSM-REG:             0.0             0.0             0.0        
      FSM-COMB:            0.0             0.0             0.0        
                                                                      
    
  Register-to-Variable Mappings
    Register                         Size(bits) Gated Register CG Opt Done Variables                                             
    -------------------------------- ---------- -------------- ----------- -----------------------------------------------------
    H_OUT:rsc:mgc_out_stdreg.d               10                            H_OUT:rsc:mgc_out_stdreg.d                            
    S_OUT:rsc:mgc_out_stdreg.d               10                            S_OUT:rsc:mgc_out_stdreg.d                            
    V_OUT:rsc:mgc_out_stdreg.d               10                            V_OUT:rsc:mgc_out_stdreg.d                            
    acc#2.psp.sva.st#1                       10                            acc#2.psp.sva.st#1                                    
    acc#2.psp.sva.st#2                       10                            acc#2.psp.sva.st#2                                    
    acc#2.psp.sva.st#3                       10                            acc#2.psp.sva.st#3                                    
    else#7:if:conc#1.tmp.mut#1.sg1           10                            else#7:if:conc#1.tmp.mut#1.sg1                        
    else#7:if:conc#1.tmp.mut.sg1             10                            else#7:if:conc#1.tmp.mut.sg1                          
    max.sg1.lpi.dfm#3.st#1                   10                            max.sg1.lpi.dfm#3.st#1                                
    max.sg1.lpi.dfm#3.st#2                   10                            max.sg1.lpi.dfm#3.st#2                                
    mut#20.sg1#1                             10                            mut#20.sg1#1                                          
    mut#21.sg1#1                             10                            mut#21.sg1#1                                          
    mut#24.sg1#1                             10                            mut#24.sg1#1                                          
    mut#25.sg1#1                             10                            mut#25.sg1#1                                          
    mut#28.sg1#1                             10                            mut#28.sg1#1                                          
    mut#29.sg1#1                             10                            mut#29.sg1#1                                          
    mut#32.sg1#1                             10                            mut#32.sg1#1                                          
    mut#33.sg1#1                             10                            mut#33.sg1#1                                          
    mut#36.sg1#1                             10                            mut#36.sg1#1                                          
    mut#37.sg1#1                             10                            mut#37.sg1#1                                          
    mut#40.sg1#1                             10                            mut#40.sg1#1                                          
    mut#41.sg1#1                             10                            mut#41.sg1#1                                          
    mut#44.sg1#1                             10                            mut#44.sg1#1                                          
    mut#45.sg1#1                             10                            mut#45.sg1#1                                          
    mut#48.sg1#1                             10                            mut#48.sg1#1                                          
    mut#49.sg1#1                             10                            mut#49.sg1#1                                          
    mut#52.sg1#1                             10                            mut#52.sg1#1                                          
    mut#53.sg1#1                             10                            mut#53.sg1#1                                          
    reg(div:mgc_div#1.b).tmp                 10                            reg(div:mgc_div#1.b).tmp                              
    reg(div:mgc_div#10.b).cse                10                            reg(div:mgc_div#10.b).cse                             
    reg(div:mgc_div#2.b).tmp                 10                            reg(div:mgc_div#2.b).tmp                              
    reg(div:mgc_div#3.b).tmp                 10                            reg(div:mgc_div#3.b).tmp                              
    reg(div:mgc_div#4.b).tmp                 10                            reg(div:mgc_div#4.b).tmp                              
    reg(div:mgc_div#5.b).tmp                 10                            reg(div:mgc_div#5.b).tmp                              
    reg(div:mgc_div#6.b).tmp                 10                            reg(div:mgc_div#6.b).tmp                              
    reg(div:mgc_div#7.b).tmp                 10                            reg(div:mgc_div#7.b).tmp                              
    reg(div:mgc_div#8.b).tmp                 10                            reg(div:mgc_div#8.b).tmp                              
    reg(div:mgc_div#9.b).cse                 10                            reg(div:mgc_div#9.b).cse                              
    reg(div:mgc_div.b).tmp                   10                            reg(div:mgc_div.b).tmp                                
    s.sg1#1.sva#2.duc                        10                            s.sg1#1.sva#2.duc                                     
    acc#4.itm#1                               8                            acc#4.itm#1                                           
    acc#5.itm#1                               8                            acc#5.itm#1                                           
    acc#5.itm#2                               8                            acc#5.itm#2                                           
    acc#5.itm#3                               8                            acc#5.itm#3                                           
    else#7:acc.psp.sva                        8                            else#7:acc.psp.sva                                    
    h.sg1#4.sva.duc                           8                            h.sg1#4.sva.duc                                       
    h.sg1#5.sva.duc                           8                            h.sg1#5.sva.duc                                       
    h.sg1#6.sva.duc                           8                            h.sg1#6.sva.duc                                       
    mut#18.sg1#1                              8                            mut#18.sg1#1                                          
    mut#19.sg1#1                              8                            mut#19.sg1#1                                          
    mut#22.sg1#1                              8                            mut#22.sg1#1                                          
    mut#23.sg1#1                              8                            mut#23.sg1#1                                          
    mut#26.sg1#1                              8                            mut#26.sg1#1                                          
    mut#27.sg1#1                              8                            mut#27.sg1#1                                          
    mut#30.sg1#1                              8                            mut#30.sg1#1                                          
    mut#31.sg1#1                              8                            mut#31.sg1#1                                          
    mut#34.sg1#1                              8                            mut#34.sg1#1                                          
    mut#35.sg1#1                              8                            mut#35.sg1#1                                          
    mut#38.sg1#1                              8                            mut#38.sg1#1                                          
    mut#39.sg1#1                              8                            mut#39.sg1#1                                          
    mut#42.sg1#1                              8                            mut#42.sg1#1                                          
    mut#43.sg1#1                              8                            mut#43.sg1#1                                          
    mut#46.sg1#1                              8                            mut#46.sg1#1                                          
    mut#47.sg1#1                              8                            mut#47.sg1#1                                          
    mut#50.sg1#1                              8                            mut#50.sg1#1                                          
    mut#51.sg1#1                              8                            mut#51.sg1#1                                          
    reg(div:mgc_div#1.a).reg                  8                            reg(div:mgc_div#1.a).reg                              
    reg(div:mgc_div#2.a).reg                  8                            reg(div:mgc_div#2.a).reg                              
    reg(div:mgc_div#3.a).reg                  8                            reg(div:mgc_div#3.a).reg                              
    reg(div:mgc_div#4.a).reg                  8                            reg(div:mgc_div#4.a).reg                              
    reg(div:mgc_div#5.a).reg                  8                            reg(div:mgc_div#5.a).reg                              
    reg(div:mgc_div#6.a).reg                  8                            reg(div:mgc_div#6.a).reg                              
    reg(div:mgc_div#7.a).reg                  8                            reg(div:mgc_div#7.a).reg                              
    reg(div:mgc_div#8.a).reg                  8                            reg(div:mgc_div#8.a).reg                              
    reg(div:mgc_div.a).reg                    8                            reg(div:mgc_div.a).reg                                
    else#7:else#1:else:div.3cyc               2                            else#7:else#1:else:div.3cyc                           
    else#7:else#1:else:div.3cyc.st#1          2                            else#7:else#1:else:div.3cyc.st#1                      
    else#7:else#1:else:div.3cyc.st#2          2                            else#7:else#1:else:div.3cyc.st#2                      
    else#7:else#1:else:div.3cyc.st#3          2                            else#7:else#1:else:div.3cyc.st#3                      
    else#7:else#1:if:div.3cyc                 2                            else#7:else#1:if:div.3cyc                             
    else#7:else#1:if:div.3cyc.st#1            2                            else#7:else#1:if:div.3cyc.st#1                        
    else#7:else#1:if:div.3cyc.st#2            2                            else#7:else#1:if:div.3cyc.st#2                        
    else#7:else#1:if:div.3cyc.st#3            2                            else#7:else#1:if:div.3cyc.st#3                        
    else#7:if#1:div.3cyc                      2                            else#7:if#1:div.3cyc                                  
    else#7:if#1:div.3cyc.st#1                 2                            else#7:if#1:div.3cyc.st#1                             
    else#7:if#1:div.3cyc.st#2                 2                            else#7:if#1:div.3cyc.st#2                             
    else#7:if#1:div.3cyc.st#3                 2                            else#7:if#1:div.3cyc.st#3                             
    else#7:and#5.itm#1                        1                            else#7:and#5.itm#1                                    
    else#7:and#5.itm#2                        1                            else#7:and#5.itm#2                                    
    else#7:and#5.itm#3                        1                            else#7:and#5.itm#3                                    
    else#7:else#1:equal.svs#1                 1                            else#7:else#1:equal.svs#1                             
    else#7:else#1:equal.svs#2                 1                            else#7:else#1:equal.svs#2                             
    else#7:else#1:equal.svs#3                 1                            else#7:else#1:equal.svs#3                             
    else#7:else#1:equal.svs.st#1              1                            else#7:else#1:equal.svs.st#1                          
    else#7:else#1:equal.svs.st#2              1                            else#7:else#1:equal.svs.st#2                          
    else#7:else#1:equal.svs.st#3              1                            else#7:else#1:equal.svs.st#3                          
    else#7:equal.svs                          1                            else#7:equal.svs                                      
    else#7:equal.svs#2                        1                            else#7:equal.svs#2                                    
    else#7:equal.svs#3                        1                            else#7:equal.svs#3                                    
    else#7:equal.svs.st#1                     1                            else#7:equal.svs.st#1                                 
    else#7:equal.svs.st#2                     1                            else#7:equal.svs.st#2                                 
    else#7:equal.svs.st#3                     1                            else#7:equal.svs.st#3                                 
    else#7:if:div.2cyc                        1                            else#7:if:div.2cyc                                    
    else#7:if:div.2cyc.st#1                   1                            else#7:if:div.2cyc.st#1                               
    else#7:if:div.2cyc.st#2                   1                            else#7:if:div.2cyc.st#2                               
    main.stage_0#2                            1                            main.stage_0#2                                        
    main.stage_0#3                            1                            main.stage_0#3                                        
    main.stage_0#4                            1                            main.stage_0#4                                        
    unequal.tmp#1                             1                            unequal.tmp#1                                         
    unequal.tmp#2                             1                            unequal.tmp#2                                         
    unequal.tmp#3                             1                            unequal.tmp#3                                         
    unequal.tmp#4                             1                            unequal.tmp#4                                         
    unequal.tmp#6                             1                            unequal.tmp#6                                         
                                                                                                                                 
    Total:                                  730              0           0 (Total Gating Ratio: 0.00, CG Opt Gating Ratio: 0.00) 
    
  Timing Report
    Critical Path
      Max Delay:  14.885220000000002
      Slack:      5.114779999999998
      
      Path                                                      Startpoint                                      Endpoint                                    Delay   Slack   
      --------------------------------------------------------- ----------------------------------------------- ------------------------------------------- ------- -------
      1                                                         HSVRGB:core/reg(else#7:if:conc#1.tmp.mut#1.sg1) HSVRGB:core/reg(acc#4.itm#1)                14.8852 5.1148  
                                                                                                                                                                            
        Instance                                                Component                                                                                   Delta   Delay   
        --------                                                ---------                                                                                   -----   -----   
        HSVRGB:core/reg(else#7:if:conc#1.tmp.mut#1.sg1)         mgc_reg_pos_10_1_0_0_0_0_0                                                                  0.0000  0.0000  
        HSVRGB:core/else#7:if:conc#1.tmp.mut#1.sg1                                                                                                          0.0000  0.0000  
        HSVRGB/div:mgc_div#10.a                                                                                                                             0.0000  0.0000  
        HSVRGB/div:mgc_div#10                                   mgc_div_15_10_0                                                                             9.5788  9.5788  
        HSVRGB/div:mgc_div#10.z                                                                                                                             0.0000  9.5788  
        HSVRGB:core/div:mgc_div#10.z                                                                                                                        0.0000  9.5788  
        HSVRGB:core/else#7:if:slc(div:mgc_div#10.z)#2                                                                                                       0.0000  9.5788  
        HSVRGB:core/else#7:if:slc(div:mgc_div#10.z)#2.itm                                                                                                   0.0000  9.5788  
        HSVRGB:core/mux1h#28                                    mgc_mux1hot_10_3                                                                            0.7732  10.3519 
        HSVRGB:core/mux1h#28.itm                                                                                                                            0.0000  10.3519 
        HSVRGB:core/and                                         mgc_and_10_3                                                                                0.4161  10.7680 
        HSVRGB:core/and.itm                                                                                                                                 0.0000  10.7680 
        HSVRGB:core/mul#1                                       mgc_mul_5_0_10_0_13                                                                         3.0080  13.7760 
        HSVRGB:core/mul#1.itm                                                                                                                               0.0000  13.7760 
        HSVRGB:core/slc(ac_fixed:cctor#4)#2                                                                                                                 0.0000  13.7760 
        HSVRGB:core/asn.rnd#1.sg1.sva                                                                                                                       0.0000  13.7760 
        HSVRGB:core/slc(asn.rnd#1.sg1.sva)                                                                                                                  0.0000  13.7760 
        HSVRGB:core/slc(asn.rnd#1.sg1.sva).itm                                                                                                              0.0000  13.7760 
        HSVRGB:core/acc#4                                       mgc_add_7_0_1_0_8                                                                           1.1093  14.8852 
        HSVRGB:core/acc#4.itm                                                                                                                               0.0000  14.8852 
        HSVRGB:core/reg(acc#4.itm#1)                            mgc_reg_pos_8_1_0_0_0_0_0                                                                   0.0000  14.8852 
                                                                                                                                                                            
      2                                                         HSVRGB:core/reg(else#7:if:conc#1.tmp.mut#1.sg1) HSVRGB:core/reg(acc#4.itm#1)                14.8852 5.1148  
                                                                                                                                                                            
        Instance                                                Component                                                                                   Delta   Delay   
        --------                                                ---------                                                                                   -----   -----   
        HSVRGB:core/reg(else#7:if:conc#1.tmp.mut#1.sg1)         mgc_reg_pos_10_1_0_0_0_0_0                                                                  0.0000  0.0000  
        HSVRGB:core/else#7:if:conc#1.tmp.mut#1.sg1                                                                                                          0.0000  0.0000  
        HSVRGB/div:mgc_div#10.a                                                                                                                             0.0000  0.0000  
        HSVRGB/div:mgc_div#10                                   mgc_div_15_10_0                                                                             9.5788  9.5788  
        HSVRGB/div:mgc_div#10.z                                                                                                                             0.0000  9.5788  
        HSVRGB:core/div:mgc_div#10.z                                                                                                                        0.0000  9.5788  
        HSVRGB:core/else#7:if:slc(div:mgc_div#10.z)#2                                                                                                       0.0000  9.5788  
        HSVRGB:core/else#7:if:slc(div:mgc_div#10.z)#2.itm                                                                                                   0.0000  9.5788  
        HSVRGB:core/mux1h#28                                    mgc_mux1hot_10_3                                                                            0.7732  10.3519 
        HSVRGB:core/mux1h#28.itm                                                                                                                            0.0000  10.3519 
        HSVRGB:core/and                                         mgc_and_10_3                                                                                0.4161  10.7680 
        HSVRGB:core/and.itm                                                                                                                                 0.0000  10.7680 
        HSVRGB:core/mul#1                                       mgc_mul_5_0_10_0_13                                                                         3.0080  13.7760 
        HSVRGB:core/mul#1.itm                                                                                                                               0.0000  13.7760 
        HSVRGB:core/slc(ac_fixed:cctor#4)#2                                                                                                                 0.0000  13.7760 
        HSVRGB:core/asn.rnd#1.sg1.sva                                                                                                                       0.0000  13.7760 
        HSVRGB:core/slc(asn.rnd#1.sg1.sva)#1                                                                                                                0.0000  13.7760 
        HSVRGB:core/slc(asn.rnd#1.sg1.sva)#1.itm                                                                                                            0.0000  13.7760 
        HSVRGB:core/acc#4                                       mgc_add_7_0_1_0_8                                                                           1.1093  14.8852 
        HSVRGB:core/acc#4.itm                                                                                                                               0.0000  14.8852 
        HSVRGB:core/reg(acc#4.itm#1)                            mgc_reg_pos_8_1_0_0_0_0_0                                                                   0.0000  14.8852 
                                                                                                                                                                            
      3                                                         HSVRGB:core/reg(div:mgc_div#10.b)               HSVRGB:core/reg(acc#4.itm#1)                14.8852 5.1148  
                                                                                                                                                                            
        Instance                                                Component                                                                                   Delta   Delay   
        --------                                                ---------                                                                                   -----   -----   
        HSVRGB:core/reg(div:mgc_div#10.b)                       mgc_reg_pos_10_1_0_0_0_0_0                                                                  0.0000  0.0000  
        HSVRGB:core/reg(div:mgc_div#10.b).cse                                                                                                               0.0000  0.0000  
        HSVRGB/div:mgc_div#10.b                                                                                                                             0.0000  0.0000  
        HSVRGB/div:mgc_div#10                                   mgc_div_15_10_0                                                                             9.5788  9.5788  
        HSVRGB/div:mgc_div#10.z                                                                                                                             0.0000  9.5788  
        HSVRGB:core/div:mgc_div#10.z                                                                                                                        0.0000  9.5788  
        HSVRGB:core/else#7:if:slc(div:mgc_div#10.z)#2                                                                                                       0.0000  9.5788  
        HSVRGB:core/else#7:if:slc(div:mgc_div#10.z)#2.itm                                                                                                   0.0000  9.5788  
        HSVRGB:core/mux1h#28                                    mgc_mux1hot_10_3                                                                            0.7732  10.3519 
        HSVRGB:core/mux1h#28.itm                                                                                                                            0.0000  10.3519 
        HSVRGB:core/and                                         mgc_and_10_3                                                                                0.4161  10.7680 
        HSVRGB:core/and.itm                                                                                                                                 0.0000  10.7680 
        HSVRGB:core/mul#1                                       mgc_mul_5_0_10_0_13                                                                         3.0080  13.7760 
        HSVRGB:core/mul#1.itm                                                                                                                               0.0000  13.7760 
        HSVRGB:core/slc(ac_fixed:cctor#4)#2                                                                                                                 0.0000  13.7760 
        HSVRGB:core/asn.rnd#1.sg1.sva                                                                                                                       0.0000  13.7760 
        HSVRGB:core/slc(asn.rnd#1.sg1.sva)#1                                                                                                                0.0000  13.7760 
        HSVRGB:core/slc(asn.rnd#1.sg1.sva)#1.itm                                                                                                            0.0000  13.7760 
        HSVRGB:core/acc#4                                       mgc_add_7_0_1_0_8                                                                           1.1093  14.8852 
        HSVRGB:core/acc#4.itm                                                                                                                               0.0000  14.8852 
        HSVRGB:core/reg(acc#4.itm#1)                            mgc_reg_pos_8_1_0_0_0_0_0                                                                   0.0000  14.8852 
                                                                                                                                                                            
      4                                                         HSVRGB:core/reg(else#7:if:conc#1.tmp.mut.sg1)   HSVRGB:core/reg(acc#4.itm#1)                14.8852 5.1148  
                                                                                                                                                                            
        Instance                                                Component                                                                                   Delta   Delay   
        --------                                                ---------                                                                                   -----   -----   
        HSVRGB:core/reg(else#7:if:conc#1.tmp.mut.sg1)           mgc_reg_pos_10_1_0_0_0_0_0                                                                  0.0000  0.0000  
        HSVRGB:core/else#7:if:conc#1.tmp.mut.sg1                                                                                                            0.0000  0.0000  
        HSVRGB/div:mgc_div#9.a                                                                                                                              0.0000  0.0000  
        HSVRGB/div:mgc_div#9                                    mgc_div_15_10_0                                                                             9.5788  9.5788  
        HSVRGB/div:mgc_div#9.z                                                                                                                              0.0000  9.5788  
        HSVRGB:core/div:mgc_div#9.z                                                                                                                         0.0000  9.5788  
        HSVRGB:core/else#7:if:slc(div:mgc_div#9.z)#2                                                                                                        0.0000  9.5788  
        HSVRGB:core/else#7:if:slc(div:mgc_div#9.z)#2.itm                                                                                                    0.0000  9.5788  
        HSVRGB:core/mux1h#28                                    mgc_mux1hot_10_3                                                                            0.7732  10.3519 
        HSVRGB:core/mux1h#28.itm                                                                                                                            0.0000  10.3519 
        HSVRGB:core/and                                         mgc_and_10_3                                                                                0.4161  10.7680 
        HSVRGB:core/and.itm                                                                                                                                 0.0000  10.7680 
        HSVRGB:core/mul#1                                       mgc_mul_5_0_10_0_13                                                                         3.0080  13.7760 
        HSVRGB:core/mul#1.itm                                                                                                                               0.0000  13.7760 
        HSVRGB:core/slc(ac_fixed:cctor#4)#2                                                                                                                 0.0000  13.7760 
        HSVRGB:core/asn.rnd#1.sg1.sva                                                                                                                       0.0000  13.7760 
        HSVRGB:core/slc(asn.rnd#1.sg1.sva)#1                                                                                                                0.0000  13.7760 
        HSVRGB:core/slc(asn.rnd#1.sg1.sva)#1.itm                                                                                                            0.0000  13.7760 
        HSVRGB:core/acc#4                                       mgc_add_7_0_1_0_8                                                                           1.1093  14.8852 
        HSVRGB:core/acc#4.itm                                                                                                                               0.0000  14.8852 
        HSVRGB:core/reg(acc#4.itm#1)                            mgc_reg_pos_8_1_0_0_0_0_0                                                                   0.0000  14.8852 
                                                                                                                                                                            
      5                                                         HSVRGB:core/reg(div:mgc_div#9.b)                HSVRGB:core/reg(acc#4.itm#1)                14.8852 5.1148  
                                                                                                                                                                            
        Instance                                                Component                                                                                   Delta   Delay   
        --------                                                ---------                                                                                   -----   -----   
        HSVRGB:core/reg(div:mgc_div#9.b)                        mgc_reg_pos_10_1_0_0_0_0_0                                                                  0.0000  0.0000  
        HSVRGB:core/reg(div:mgc_div#9.b).cse                                                                                                                0.0000  0.0000  
        HSVRGB/div:mgc_div#9.b                                                                                                                              0.0000  0.0000  
        HSVRGB/div:mgc_div#9                                    mgc_div_15_10_0                                                                             9.5788  9.5788  
        HSVRGB/div:mgc_div#9.z                                                                                                                              0.0000  9.5788  
        HSVRGB:core/div:mgc_div#9.z                                                                                                                         0.0000  9.5788  
        HSVRGB:core/else#7:if:slc(div:mgc_div#9.z)#2                                                                                                        0.0000  9.5788  
        HSVRGB:core/else#7:if:slc(div:mgc_div#9.z)#2.itm                                                                                                    0.0000  9.5788  
        HSVRGB:core/mux1h#28                                    mgc_mux1hot_10_3                                                                            0.7732  10.3519 
        HSVRGB:core/mux1h#28.itm                                                                                                                            0.0000  10.3519 
        HSVRGB:core/and                                         mgc_and_10_3                                                                                0.4161  10.7680 
        HSVRGB:core/and.itm                                                                                                                                 0.0000  10.7680 
        HSVRGB:core/mul#1                                       mgc_mul_5_0_10_0_13                                                                         3.0080  13.7760 
        HSVRGB:core/mul#1.itm                                                                                                                               0.0000  13.7760 
        HSVRGB:core/slc(ac_fixed:cctor#4)#2                                                                                                                 0.0000  13.7760 
        HSVRGB:core/asn.rnd#1.sg1.sva                                                                                                                       0.0000  13.7760 
        HSVRGB:core/slc(asn.rnd#1.sg1.sva)#1                                                                                                                0.0000  13.7760 
        HSVRGB:core/slc(asn.rnd#1.sg1.sva)#1.itm                                                                                                            0.0000  13.7760 
        HSVRGB:core/acc#4                                       mgc_add_7_0_1_0_8                                                                           1.1093  14.8852 
        HSVRGB:core/acc#4.itm                                                                                                                               0.0000  14.8852 
        HSVRGB:core/reg(acc#4.itm#1)                            mgc_reg_pos_8_1_0_0_0_0_0                                                                   0.0000  14.8852 
                                                                                                                                                                            
      6                                                         HSVRGB:core/reg(else#7:if:conc#1.tmp.mut#1.sg1) HSVRGB:core/reg(s.sg1#1.sva#2.duc)          10.3519 9.6481  
                                                                                                                                                                            
        Instance                                                Component                                                                                   Delta   Delay   
        --------                                                ---------                                                                                   -----   -----   
        HSVRGB:core/reg(else#7:if:conc#1.tmp.mut#1.sg1)         mgc_reg_pos_10_1_0_0_0_0_0                                                                  0.0000  0.0000  
        HSVRGB:core/else#7:if:conc#1.tmp.mut#1.sg1                                                                                                          0.0000  0.0000  
        HSVRGB/div:mgc_div#10.a                                                                                                                             0.0000  0.0000  
        HSVRGB/div:mgc_div#10                                   mgc_div_15_10_0                                                                             9.5788  9.5788  
        HSVRGB/div:mgc_div#10.z                                                                                                                             0.0000  9.5788  
        HSVRGB:core/div:mgc_div#10.z                                                                                                                        0.0000  9.5788  
        HSVRGB:core/else#7:if:slc(div:mgc_div#10.z)#3                                                                                                       0.0000  9.5788  
        HSVRGB:core/else#7:if:slc(div:mgc_div#10.z)#3.itm                                                                                                   0.0000  9.5788  
        HSVRGB:core/mux1h#29                                    mgc_mux1hot_10_3                                                                            0.7732  10.3519 
        HSVRGB:core/mux1h#29.itm                                                                                                                            0.0000  10.3519 
        HSVRGB:core/reg(s.sg1#1.sva#2.duc)                      mgc_reg_pos_10_1_0_0_0_0_0                                                                  0.0000  10.3519 
                                                                                                                                                                            
      7                                                         HSVRGB:core/reg(else#7:if:conc#1.tmp.mut.sg1)   HSVRGB:core/reg(s.sg1#1.sva#2.duc)          10.3519 9.6481  
                                                                                                                                                                            
        Instance                                                Component                                                                                   Delta   Delay   
        --------                                                ---------                                                                                   -----   -----   
        HSVRGB:core/reg(else#7:if:conc#1.tmp.mut.sg1)           mgc_reg_pos_10_1_0_0_0_0_0                                                                  0.0000  0.0000  
        HSVRGB:core/else#7:if:conc#1.tmp.mut.sg1                                                                                                            0.0000  0.0000  
        HSVRGB/div:mgc_div#9.a                                                                                                                              0.0000  0.0000  
        HSVRGB/div:mgc_div#9                                    mgc_div_15_10_0                                                                             9.5788  9.5788  
        HSVRGB/div:mgc_div#9.z                                                                                                                              0.0000  9.5788  
        HSVRGB:core/div:mgc_div#9.z                                                                                                                         0.0000  9.5788  
        HSVRGB:core/else#7:if:slc(div:mgc_div#9.z)#3                                                                                                        0.0000  9.5788  
        HSVRGB:core/else#7:if:slc(div:mgc_div#9.z)#3.itm                                                                                                    0.0000  9.5788  
        HSVRGB:core/mux1h#29                                    mgc_mux1hot_10_3                                                                            0.7732  10.3519 
        HSVRGB:core/mux1h#29.itm                                                                                                                            0.0000  10.3519 
        HSVRGB:core/reg(s.sg1#1.sva#2.duc)                      mgc_reg_pos_10_1_0_0_0_0_0                                                                  0.0000  10.3519 
                                                                                                                                                                            
      8                                                         HSVRGB:core/reg(div:mgc_div#10.b)               HSVRGB:core/reg(s.sg1#1.sva#2.duc)          10.3519 9.6481  
                                                                                                                                                                            
        Instance                                                Component                                                                                   Delta   Delay   
        --------                                                ---------                                                                                   -----   -----   
        HSVRGB:core/reg(div:mgc_div#10.b)                       mgc_reg_pos_10_1_0_0_0_0_0                                                                  0.0000  0.0000  
        HSVRGB:core/reg(div:mgc_div#10.b).cse                                                                                                               0.0000  0.0000  
        HSVRGB/div:mgc_div#10.b                                                                                                                             0.0000  0.0000  
        HSVRGB/div:mgc_div#10                                   mgc_div_15_10_0                                                                             9.5788  9.5788  
        HSVRGB/div:mgc_div#10.z                                                                                                                             0.0000  9.5788  
        HSVRGB:core/div:mgc_div#10.z                                                                                                                        0.0000  9.5788  
        HSVRGB:core/else#7:if:slc(div:mgc_div#10.z)#3                                                                                                       0.0000  9.5788  
        HSVRGB:core/else#7:if:slc(div:mgc_div#10.z)#3.itm                                                                                                   0.0000  9.5788  
        HSVRGB:core/mux1h#29                                    mgc_mux1hot_10_3                                                                            0.7732  10.3519 
        HSVRGB:core/mux1h#29.itm                                                                                                                            0.0000  10.3519 
        HSVRGB:core/reg(s.sg1#1.sva#2.duc)                      mgc_reg_pos_10_1_0_0_0_0_0                                                                  0.0000  10.3519 
                                                                                                                                                                            
      9                                                         HSVRGB:core/reg(div:mgc_div#9.b)                HSVRGB:core/reg(s.sg1#1.sva#2.duc)          10.3519 9.6481  
                                                                                                                                                                            
        Instance                                                Component                                                                                   Delta   Delay   
        --------                                                ---------                                                                                   -----   -----   
        HSVRGB:core/reg(div:mgc_div#9.b)                        mgc_reg_pos_10_1_0_0_0_0_0                                                                  0.0000  0.0000  
        HSVRGB:core/reg(div:mgc_div#9.b).cse                                                                                                                0.0000  0.0000  
        HSVRGB/div:mgc_div#9.b                                                                                                                              0.0000  0.0000  
        HSVRGB/div:mgc_div#9                                    mgc_div_15_10_0                                                                             9.5788  9.5788  
        HSVRGB/div:mgc_div#9.z                                                                                                                              0.0000  9.5788  
        HSVRGB:core/div:mgc_div#9.z                                                                                                                         0.0000  9.5788  
        HSVRGB:core/else#7:if:slc(div:mgc_div#9.z)#3                                                                                                        0.0000  9.5788  
        HSVRGB:core/else#7:if:slc(div:mgc_div#9.z)#3.itm                                                                                                    0.0000  9.5788  
        HSVRGB:core/mux1h#29                                    mgc_mux1hot_10_3                                                                            0.7732  10.3519 
        HSVRGB:core/mux1h#29.itm                                                                                                                            0.0000  10.3519 
        HSVRGB:core/reg(s.sg1#1.sva#2.duc)                      mgc_reg_pos_10_1_0_0_0_0_0                                                                  0.0000  10.3519 
                                                                                                                                                                            
      10                                                        HSVRGB:core/reg(div:mgc_div#4.a)                HSVRGB:core/reg(H_OUT:rsc:mgc_out_stdreg.d) 9.4732  10.5268 
                                                                                                                                                                            
        Instance                                                Component                                                                                   Delta   Delay   
        --------                                                ---------                                                                                   -----   -----   
        HSVRGB/div:mgc_div#4.a                                                                                                                              0.0000  0.0000  
        HSVRGB/div:mgc_div#4                                    mgc_div_16_16_1                                                                             3.5475  3.5475  
        HSVRGB/div:mgc_div#4.z                                                                                                                              0.0000  3.5475  
        HSVRGB:core/div:mgc_div#4.z                                                                                                                         0.0000  3.5475  
        HSVRGB:core/else#7:else#1:if:slc(div:mgc_div#4.z)#2                                                                                                 0.0000  3.5475  
        HSVRGB:core/else#7:else#1:if:slc(div:mgc_div#4.z)#2.itm                                                                                             0.0000  3.5475  
        HSVRGB:core/mux1h#3                                     mgc_mux1hot_6_4                                                                             0.8756  4.4231  
        HSVRGB:core/mux1h#3.itm                                                                                                                             0.0000  4.4231  
        HSVRGB:core/else#7:else#1:if:acc#1                      mgc_add_6_0_2_1_6                                                                           1.0272  5.4503  
        HSVRGB:core/h.sg1#4.sva#1.sg1                                                                                                                       0.0000  5.4503  
        HSVRGB:core/slc(h.sg1#4.sva#1.sg1)                                                                                                                  0.0000  5.4503  
        HSVRGB:core/slc(h.sg1#4.sva#1.sg1).itm                                                                                                              0.0000  5.4503  
        HSVRGB:core/else#7:mux1h#2                              mgc_mux1hot_5_3                                                                             0.7732  6.2235  
        HSVRGB:core/h.sg1#4.lpi.dfm#1.sg2#1                                                                                                                 0.0000  6.2235  
        HSVRGB:core/else#7:not                                  mgc_not_5                                                                                   0.0000  6.2235  
        HSVRGB:core/else#7:not.itm                                                                                                                          0.0000  6.2235  
        HSVRGB:core/conc#195                                                                                                                                0.0000  6.2235  
        HSVRGB:core/conc#195.itm                                                                                                                            0.0000  6.2235  
        HSVRGB:core/else#7:acc#2                                mgc_add_9_0_9_0_9                                                                           1.2331  7.4566  
        HSVRGB:core/else#7:acc#2.itm                                                                                                                        0.0000  7.4566  
        HSVRGB:core/else#7:slc                                                                                                                              0.0000  7.4566  
        HSVRGB:core/else#7:acc.psp.sva:mx0w0                                                                                                                0.0000  7.4566  
        HSVRGB:core/slc(else#7:acc.psp.sva:mx0w0)                                                                                                           0.0000  7.4566  
        HSVRGB:core/slc(else#7:acc.psp.sva:mx0w0).itm                                                                                                       0.0000  7.4566  
        HSVRGB:core/conc#185                                                                                                                                0.0000  7.4566  
        HSVRGB:core/conc#185.itm                                                                                                                            0.0000  7.4566  
        HSVRGB:core/else#7:if#2:acc                             mgc_add_6_0_6_0_6                                                                           1.0162  8.4728  
        HSVRGB:core/else#7:if#2:acc.itm                                                                                                                     0.0000  8.4728  
        HSVRGB:core/else#7:mux#7                                mgc_mux_6_1_2                                                                               0.3690  8.8418  
        HSVRGB:core/else#7:mux#7.itm                                                                                                                        0.0000  8.8418  
        HSVRGB:core/and#1                                       mgc_and_6_2                                                                                 0.2625  9.1043  
        HSVRGB:core/and#1.itm                                                                                                                               0.0000  9.1043  
        HSVRGB:core/h:conc                                                                                                                                  0.0000  9.1043  
        HSVRGB:core/h:conc.itm                                                                                                                              0.0000  9.1043  
        HSVRGB:core/exs                                                                                                                                     0.0000  9.1043  
        HSVRGB:core/exs.itm                                                                                                                                 0.0000  9.1043  
        HSVRGB:core/conc#184                                                                                                                                0.0000  9.1043  
        HSVRGB:core/conc#184.itm                                                                                                                            0.0000  9.1043  
        HSVRGB:core/mux#2                                       mgc_mux_10_1_2                                                                              0.3690  9.4732  
        HSVRGB:core/mux#2.itm                                                                                                                               0.0000  9.4732  
        HSVRGB:core/reg(H_OUT:rsc:mgc_out_stdreg.d)             mgc_reg_pos_10_1_0_0_0_0_0                                                                  0.0000  9.4732  
                                                                                                                                                                            
      
    Register Input and Register-to-Output Slack
      Clock period or pin-to-reg delay constraint (clk): 20.0
      Clock uncertainty constraint (clk)               : 0.0
      
      Instance                                          Port                               Slack (Delay) Messages 
      ------------------------------------------------- -------------------------------- ------- ------- --------
      HSVRGB:core/reg(V_OUT:rsc:mgc_out_stdreg.d)       mux.itm                          19.6310  0.3690          
      HSVRGB:core/reg(S_OUT:rsc:mgc_out_stdreg.d)       mux#1.itm                        19.6310  0.3690          
      HSVRGB:core/reg(H_OUT:rsc:mgc_out_stdreg.d)       mux#2.itm                        10.5268  9.4732          
      HSVRGB:core/reg(else#7:acc.psp.sva)               mux#4.itm                        12.1744  7.8256          
      HSVRGB:core/reg(h.sg1#4.sva.duc)                  mux1h#1.itm                      15.5769  4.4231          
      HSVRGB:core/reg(else#7:if#1:div.3cyc.st#3)        else#7:if#1:div.3cyc.st#2        20.0000  0.0000          
      HSVRGB:core/reg(h.sg1#6.sva.duc)                  mux1h#4.itm                      15.5769  4.4231          
      HSVRGB:core/reg(h.sg1#5.sva.duc)                  mux1h#7.itm                      15.5769  4.4231          
      HSVRGB:core/reg(else#7:else#1:if:div.3cyc.st#3)   else#7:else#1:if:div.3cyc.st#2   20.0000  0.0000          
      HSVRGB:core/reg(else#7:else#1:else:div.3cyc.st#3) else#7:else#1:else:div.3cyc.st#2 20.0000  0.0000          
      HSVRGB:core/reg(else#7:else#1:equal.svs.st#3)     else#7:else#1:equal.svs.st#2     20.0000  0.0000          
      HSVRGB:core/reg(else#7:and#5.itm#3)               else#7:and#5.itm#2               20.0000  0.0000          
      HSVRGB:core/reg(else#7:equal.svs#3)               else#7:equal.svs#2               20.0000  0.0000          
      HSVRGB:core/reg(else#7:else#1:equal.svs#3)        else#7:else#1:equal.svs#2        20.0000  0.0000          
      HSVRGB:core/reg(else#7:equal.svs.st#3)            else#7:equal.svs.st#2            20.0000  0.0000          
      HSVRGB:core/reg(acc#5.itm#3)                      acc#5.itm#2                      20.0000  0.0000          
      HSVRGB:core/reg(acc#4.itm#1)                      acc#4.itm                         5.1148 14.8852          
      HSVRGB:core/reg(unequal.tmp#4)                    unequal.tmp#3                    15.4667  4.5333          
      HSVRGB:core/reg(acc#2.psp.sva.st#3)               acc#2.psp.sva.st#2               17.6584  2.3416          
      HSVRGB:core/reg(div:mgc_div#7.a)                  mux1h#9.itm                      12.8072  7.1929          
      HSVRGB:core/reg(div:mgc_div#8.a)                  mux1h#11.itm                     12.6982  7.3018          
      HSVRGB:core/reg(div:mgc_div.a)                    mux1h#13.itm                     12.4726  7.5274          
      HSVRGB:core/reg(div:mgc_div#4.a)                  mux1h#15.itm                     12.6773  7.3227          
      HSVRGB:core/reg(div:mgc_div#5.a)                  mux1h#17.itm                     12.5683  7.4317          
      HSVRGB:core/reg(div:mgc_div#6.a)                  mux1h#19.itm                     12.5683  7.4317          
      HSVRGB:core/reg(div:mgc_div#1.a)                  mux1h#21.itm                     12.6773  7.3227          
      HSVRGB:core/reg(div:mgc_div#2.a)                  mux1h#23.itm                     12.5683  7.4317          
      HSVRGB:core/reg(div:mgc_div#3.a)                  mux1h#25.itm                     12.5683  7.4317          
      HSVRGB:core/reg(else#7:if:div.2cyc.st#2)          else#7:if:div.2cyc.st#1          19.6310  0.3690          
      HSVRGB:core/reg(mut#49.sg1#1)                     mut#48.sg1#1                     19.2268  0.7732          
      HSVRGB:core/reg(mut#47.sg1#1)                     mut#46.sg1#1                     19.2268  0.7732          
      HSVRGB:core/reg(mut#53.sg1#1)                     mut#52.sg1#1                     19.2268  0.7732          
      HSVRGB:core/reg(mut#51.sg1#1)                     mut#50.sg1#1                     19.2268  0.7732          
      HSVRGB:core/reg(mut#21.sg1#1)                     mut#20.sg1#1                     19.2268  0.7732          
      HSVRGB:core/reg(mut#19.sg1#1)                     mut#18.sg1#1                     19.2268  0.7732          
      HSVRGB:core/reg(else#7:if#1:div.3cyc.st#2)        else#7:if#1:div.3cyc.st#1        17.9734  2.0266          
      HSVRGB:core/reg(mut#37.sg1#1)                     mut#36.sg1#1                     19.2268  0.7732          
      HSVRGB:core/reg(mut#35.sg1#1)                     mut#34.sg1#1                     19.2268  0.7732          
      HSVRGB:core/reg(mut#41.sg1#1)                     mut#40.sg1#1                     19.2268  0.7732          
      HSVRGB:core/reg(mut#39.sg1#1)                     mut#38.sg1#1                     19.2268  0.7732          
      HSVRGB:core/reg(mut#45.sg1#1)                     mut#44.sg1#1                     19.2268  0.7732          
      HSVRGB:core/reg(mut#43.sg1#1)                     mut#42.sg1#1                     19.2268  0.7732          
      HSVRGB:core/reg(else#7:else#1:if:div.3cyc.st#2)   else#7:else#1:if:div.3cyc.st#1   18.2719  1.7281          
      HSVRGB:core/reg(mut#25.sg1#1)                     mut#24.sg1#1                     19.2268  0.7732          
      HSVRGB:core/reg(mut#23.sg1#1)                     mut#22.sg1#1                     19.2268  0.7732          
      HSVRGB:core/reg(mut#29.sg1#1)                     mut#28.sg1#1                     19.2268  0.7732          
      HSVRGB:core/reg(mut#27.sg1#1)                     mut#26.sg1#1                     19.2268  0.7732          
      HSVRGB:core/reg(mut#33.sg1#1)                     mut#32.sg1#1                     19.2268  0.7732          
      HSVRGB:core/reg(mut#31.sg1#1)                     mut#30.sg1#1                     19.2268  0.7732          
      HSVRGB:core/reg(else#7:else#1:else:div.3cyc.st#2) else#7:else#1:else:div.3cyc.st#1 17.9029  2.0971          
      HSVRGB:core/reg(else#7:else#1:equal.svs.st#2)     else#7:else#1:equal.svs.st#1     17.9029  2.0971          
      HSVRGB:core/reg(else#7:equal.svs.st#2)            else#7:equal.svs.st#1            17.9029  2.0971          
      HSVRGB:core/reg(max.sg1.lpi.dfm#3.st#2)           max.sg1.lpi.dfm#3.st#1           19.6310  0.3690          
      HSVRGB:core/reg(acc#2.psp.sva.st#2)               acc#2.psp.sva.st#1               16.8061  3.1939          
      HSVRGB:core/reg(div:mgc_div#10.b)                 mux#5.itm                        14.0975  5.9025          
      HSVRGB:core/reg(div:mgc_div#9.b)                  mux#7.itm                        14.0975  5.9025          
      HSVRGB:core/reg(else#7:if:div.2cyc.st#1)          mux#9.itm                        14.3654  5.6346          
      HSVRGB:core/reg(mut#48.sg1#1)                     mux#10.itm                       14.5820  5.4180          
      HSVRGB:core/reg(mut#46.sg1#1)                     mux#11.itm                       14.5060  5.4940          
      HSVRGB:core/reg(mut#52.sg1#1)                     mux#12.itm                       14.5820  5.4180          
      HSVRGB:core/reg(mut#50.sg1#1)                     mux#13.itm                       14.5060  5.4940          
      HSVRGB:core/reg(mut#20.sg1#1)                     mux#14.itm                       14.5820  5.4180          
      HSVRGB:core/reg(mut#18.sg1#1)                     mux#15.itm                       14.5060  5.4940          
      HSVRGB:core/reg(else#7:if#1:div.3cyc.st#1)        mux#16.itm                       14.5820  5.4180          
      HSVRGB:core/reg(mut#36.sg1#1)                     mux#17.itm                       14.5820  5.4180          
      HSVRGB:core/reg(mut#34.sg1#1)                     mux#18.itm                       14.5060  5.4940          
      HSVRGB:core/reg(mut#40.sg1#1)                     mux#19.itm                       14.5820  5.4180          
      HSVRGB:core/reg(mut#38.sg1#1)                     mux#20.itm                       14.5060  5.4940          
      HSVRGB:core/reg(mut#44.sg1#1)                     mux#21.itm                       14.5820  5.4180          
      HSVRGB:core/reg(mut#42.sg1#1)                     mux#22.itm                       14.5060  5.4940          
      HSVRGB:core/reg(else#7:else#1:if:div.3cyc.st#1)   mux#23.itm                       14.5820  5.4180          
      HSVRGB:core/reg(mut#24.sg1#1)                     mux#24.itm                       14.5820  5.4180          
      HSVRGB:core/reg(mut#22.sg1#1)                     mux#25.itm                       14.5060  5.4940          
      HSVRGB:core/reg(mut#28.sg1#1)                     mux#26.itm                       14.5820  5.4180          
      HSVRGB:core/reg(mut#26.sg1#1)                     mux#27.itm                       14.5060  5.4940          
      HSVRGB:core/reg(mut#32.sg1#1)                     mux#28.itm                       14.5820  5.4180          
      HSVRGB:core/reg(mut#30.sg1#1)                     mux#29.itm                       14.5060  5.4940          
      HSVRGB:core/reg(else#7:else#1:else:div.3cyc.st#1) mux#30.itm                       14.5820  5.4180          
      HSVRGB:core/reg(else#7:else#1:equal.svs.st#1)     mux#31.itm                       14.4023  5.5977          
      HSVRGB:core/reg(else#7:equal.svs.st#1)            mux#32.itm                       14.4023  5.5977          
      HSVRGB:core/reg(max.sg1.lpi.dfm#3.st#1)           mux#41.itm                       14.5820  5.4180          
      HSVRGB:core/reg(acc#2.psp.sva.st#1)               slc#72.itm                       15.8921  4.1079          
      HSVRGB:core/reg(else#7:if:div.2cyc)               mux#33.itm                       14.3654  5.6346          
      HSVRGB:core/reg(else#7:if#1:div.3cyc)             mux#34.itm                       14.1344  5.8656          
      HSVRGB:core/reg(else#7:else#1:if:div.3cyc)        mux#35.itm                       13.9777  6.0223          
      HSVRGB:core/reg(else#7:else#1:else:div.3cyc)      mux#36.itm                       13.9777  6.0223          
      HSVRGB:core/reg(else#7:equal.svs)                 mux#37.itm                       14.4023  5.5977          
      HSVRGB:core/reg(unequal.tmp#1)                    mux#38.itm                       14.5820  5.4180          
      HSVRGB:core/reg(main.stage_0#2)                   C0_5_Not#3                       20.0000  0.0000          
      HSVRGB:core/reg(main.stage_0#3)                   main.stage_0#2                   17.9029  2.0971          
      HSVRGB:core/reg(main.stage_0#4)                   main.stage_0#3                   18.8108  1.1892          
      HSVRGB:core/reg(s.sg1#1.sva#2.duc)                mux1h#29.itm                      9.6481 10.3519          
      HSVRGB:core/reg(unequal.tmp#6)                    unequal.tmp#1                    19.6310  0.3690          
      HSVRGB:core/reg(unequal.tmp#3)                    unequal.tmp#2                    20.0000  0.0000          
      HSVRGB:core/reg(else#7:if:conc#1.tmp.mut#1.sg1)   mux#39.itm                       14.0975  5.9025          
      HSVRGB:core/reg(else#7:if:conc#1.tmp.mut.sg1)     mux#40.itm                       14.0975  5.9025          
      HSVRGB:core/reg(acc#5.itm#2)                      acc#5.itm#1                      20.0000  0.0000          
      HSVRGB:core/reg(else#7:and#5.itm#2)               else#7:and#5.itm#1               19.6310  0.3690          
      HSVRGB:core/reg(else#7:equal.svs#2)               else#7:equal.svs                 19.6310  0.3690          
      HSVRGB:core/reg(else#7:else#1:equal.svs#2)        else#7:else#1:equal.svs#1        20.0000  0.0000          
      HSVRGB:core/reg(acc#5.itm#1)                      acc#5.itm                        13.1433  6.8567          
      HSVRGB:core/reg(else#7:and#5.itm#1)               mux#42.itm                       14.1398  5.8602          
      HSVRGB:core/reg(unequal.tmp#2)                    or.cse                           12.6982  7.3018          
      HSVRGB:core/reg(else#7:else#1:equal.svs#1)        else#7:else#1:equal.tmp          12.5683  7.4317          
      HSVRGB:core/reg(div:mgc_div#7.b)                  mux1h#8.itm                      12.8072  7.1929          
      HSVRGB:core/reg(div:mgc_div#8.b)                  mux1h#10.itm                     12.6982  7.3018          
      HSVRGB:core/reg(div:mgc_div.b)                    mux1h#12.itm                     12.4726  7.5274          
      HSVRGB:core/reg(div:mgc_div#4.b)                  mux1h#14.itm                     12.6773  7.3227          
      HSVRGB:core/reg(div:mgc_div#5.b)                  mux1h#16.itm                     12.5683  7.4317          
      HSVRGB:core/reg(div:mgc_div#6.b)                  mux1h#18.itm                     12.5683  7.4317          
      HSVRGB:core/reg(div:mgc_div#1.b)                  mux1h#20.itm                     12.6773  7.3227          
      HSVRGB:core/reg(div:mgc_div#2.b)                  mux1h#22.itm                     12.5683  7.4317          
      HSVRGB:core/reg(div:mgc_div#3.b)                  mux1h#24.itm                     12.5683  7.4317          
      HSVRGB                                            H_OUT:rsc.z                      20.0000  0.0000          
      HSVRGB                                            S_OUT:rsc.z                      20.0000  0.0000          
      HSVRGB                                            V_OUT:rsc.z                      20.0000  0.0000          
      
  Operator Bitwidth Summary
    Operation  Size (bits) Count 
    ---------- ----------- -----
    add                          
    -                   12     6 
    -                   11     1 
    -                    9     4 
    -                    8     2 
    -                    6     2 
    -                    5     1 
    -                    2     9 
    and                          
    -                    4    16 
    -                    3    21 
    -                    2    44 
    div                          
    -           1300576972     2 
    -           1300576571     9 
    equal                        
    -                    1     2 
    mul                          
    -                   13     2 
    mux                          
    -                    1    60 
    mux1h                        
    -                    6     1 
    -                    4     7 
    -                    3    24 
    nand                         
    -                    5     2 
    -                    4     2 
    -                    2     6 
    nor                          
    -                    4     1 
    -                    3     6 
    -                    2    25 
    not                          
    -                   10     7 
    -                    8     3 
    -                    5     1 
    -                    2     1 
    -                    1   104 
    or                           
    -                   10     8 
    -                    6     6 
    -                    5     4 
    -                    4    12 
    -                    3     9 
    -                    2    12 
    read_port                    
    -                   10     3 
    reg                          
    -                   10    40 
    -                    8    35 
    -                    2    12 
    -                    1    26 
    write_port                   
    -                   10     3 
    
  End of Report
