Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Fri Jun  3 12:21:31 2022
| Host         : ww_cyxu running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file system_wrapper_timing_summary_routed.rpt -rpx system_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : system_wrapper
| Device       : 7z020-clg400
| Speed File   : -2  PRODUCTION 1.11 2014-09-11
---------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.761        0.000                      0                 2212        0.056        0.000                      0                 2212        5.408        0.000                       0                  1061  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)         Period(ns)      Frequency(MHz)
-----       ------------         ----------      --------------
MAIN_CLK    {0.000 25.000}       50.000          20.000          
clk_fpga_0  {0.000 10.000}       20.000          50.000          
clk_fpga_1  {0.000 3.500}        7.000           142.857         
clk_fpga_2  {0.000 50.000}       100.000         10.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0         14.469        0.000                      0                 1950        0.056        0.000                      0                 1950        9.146        0.000                       0                   930  
clk_fpga_1                                                                                                                                                      5.408        0.000                       0                     1  
clk_fpga_2         96.938        0.000                      0                  129        0.085        0.000                      0                  129       49.500        0.000                       0                   130  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_fpga_2    clk_fpga_0          5.761        0.000                      0                   36        0.244        0.000                      0                   36  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_fpga_0         clk_fpga_2               5.821        0.000                      0                  129        0.429        0.000                      0                  129  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack       14.469ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.056ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.146ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             14.469ns  (required time - arrival time)
  Source:                 system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.545ns  (logic 0.715ns (15.732%)  route 3.830ns (84.268%))
  Logic Levels:           3  (LUT3=1 LUT5=2)
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.373ns = ( 22.373 - 20.000 ) 
    Source Clock Delay      (SCD):    2.680ns
    Clock Pessimism Removal (CPR):    0.208ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=931, routed)         1.601     2.680    system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/aclk
    SLICE_X28Y103        FDRE                                         r  system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y103        FDRE (Prop_fdre_C_Q)         0.379     3.059 f  system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/state_reg[1]/Q
                         net (fo=18, routed)          1.418     4.477    system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/Q[1]
    SLICE_X30Y99         LUT3 (Prop_lut3_I0_O)        0.105     4.582 r  system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/wrap_boundary_axaddr_r[11]_i_1__0/O
                         net (fo=26, routed)          1.191     5.772    system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/E[0]
    SLICE_X35Y100        LUT5 (Prop_lut5_I0_O)        0.105     5.877 f  system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next_pending_r_i_4/O
                         net (fo=6, routed)           0.604     6.481    system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axlen_cnt_reg[6]
    SLICE_X33Y100        LUT5 (Prop_lut5_I4_O)        0.126     6.607 r  system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axlen_cnt[7]_i_1__0/O
                         net (fo=4, routed)           0.617     7.225    system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/state_reg[1]_1
    SLICE_X34Y103        FDRE                                         r  system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905    20.906    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    20.983 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=931, routed)         1.391    22.373    system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X34Y103        FDRE                                         r  system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[4]/C
                         clock pessimism              0.208    22.581    
                         clock uncertainty           -0.302    22.279    
    SLICE_X34Y103        FDRE (Setup_fdre_C_R)       -0.585    21.694    system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         21.694    
                         arrival time                          -7.225    
  -------------------------------------------------------------------
                         slack                                 14.469    

Slack (MET) :             14.469ns  (required time - arrival time)
  Source:                 system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.545ns  (logic 0.715ns (15.732%)  route 3.830ns (84.268%))
  Logic Levels:           3  (LUT3=1 LUT5=2)
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.373ns = ( 22.373 - 20.000 ) 
    Source Clock Delay      (SCD):    2.680ns
    Clock Pessimism Removal (CPR):    0.208ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=931, routed)         1.601     2.680    system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/aclk
    SLICE_X28Y103        FDRE                                         r  system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y103        FDRE (Prop_fdre_C_Q)         0.379     3.059 f  system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/state_reg[1]/Q
                         net (fo=18, routed)          1.418     4.477    system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/Q[1]
    SLICE_X30Y99         LUT3 (Prop_lut3_I0_O)        0.105     4.582 r  system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/wrap_boundary_axaddr_r[11]_i_1__0/O
                         net (fo=26, routed)          1.191     5.772    system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/E[0]
    SLICE_X35Y100        LUT5 (Prop_lut5_I0_O)        0.105     5.877 f  system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next_pending_r_i_4/O
                         net (fo=6, routed)           0.604     6.481    system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axlen_cnt_reg[6]
    SLICE_X33Y100        LUT5 (Prop_lut5_I4_O)        0.126     6.607 r  system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axlen_cnt[7]_i_1__0/O
                         net (fo=4, routed)           0.617     7.225    system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/state_reg[1]_1
    SLICE_X34Y103        FDRE                                         r  system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905    20.906    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    20.983 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=931, routed)         1.391    22.373    system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X34Y103        FDRE                                         r  system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[5]/C
                         clock pessimism              0.208    22.581    
                         clock uncertainty           -0.302    22.279    
    SLICE_X34Y103        FDRE (Setup_fdre_C_R)       -0.585    21.694    system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         21.694    
                         arrival time                          -7.225    
  -------------------------------------------------------------------
                         slack                                 14.469    

Slack (MET) :             14.627ns  (required time - arrival time)
  Source:                 system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.458ns  (logic 0.715ns (16.038%)  route 3.743ns (83.962%))
  Logic Levels:           3  (LUT3=1 LUT5=2)
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.373ns = ( 22.373 - 20.000 ) 
    Source Clock Delay      (SCD):    2.680ns
    Clock Pessimism Removal (CPR):    0.208ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=931, routed)         1.601     2.680    system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/aclk
    SLICE_X28Y103        FDRE                                         r  system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y103        FDRE (Prop_fdre_C_Q)         0.379     3.059 f  system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/state_reg[1]/Q
                         net (fo=18, routed)          1.418     4.477    system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/Q[1]
    SLICE_X30Y99         LUT3 (Prop_lut3_I0_O)        0.105     4.582 r  system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/wrap_boundary_axaddr_r[11]_i_1__0/O
                         net (fo=26, routed)          1.191     5.772    system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/E[0]
    SLICE_X35Y100        LUT5 (Prop_lut5_I0_O)        0.105     5.877 f  system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next_pending_r_i_4/O
                         net (fo=6, routed)           0.604     6.481    system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axlen_cnt_reg[6]
    SLICE_X33Y100        LUT5 (Prop_lut5_I4_O)        0.126     6.607 r  system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axlen_cnt[7]_i_1__0/O
                         net (fo=4, routed)           0.531     7.138    system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/state_reg[1]_1
    SLICE_X35Y100        FDRE                                         r  system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905    20.906    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    20.983 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=931, routed)         1.391    22.373    system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X35Y100        FDRE                                         r  system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[6]/C
                         clock pessimism              0.208    22.581    
                         clock uncertainty           -0.302    22.279    
    SLICE_X35Y100        FDRE (Setup_fdre_C_R)       -0.514    21.765    system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[6]
  -------------------------------------------------------------------
                         required time                         21.765    
                         arrival time                          -7.138    
  -------------------------------------------------------------------
                         slack                                 14.627    

Slack (MET) :             14.627ns  (required time - arrival time)
  Source:                 system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.458ns  (logic 0.715ns (16.038%)  route 3.743ns (83.962%))
  Logic Levels:           3  (LUT3=1 LUT5=2)
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.373ns = ( 22.373 - 20.000 ) 
    Source Clock Delay      (SCD):    2.680ns
    Clock Pessimism Removal (CPR):    0.208ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=931, routed)         1.601     2.680    system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/aclk
    SLICE_X28Y103        FDRE                                         r  system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y103        FDRE (Prop_fdre_C_Q)         0.379     3.059 f  system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/state_reg[1]/Q
                         net (fo=18, routed)          1.418     4.477    system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/Q[1]
    SLICE_X30Y99         LUT3 (Prop_lut3_I0_O)        0.105     4.582 r  system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/wrap_boundary_axaddr_r[11]_i_1__0/O
                         net (fo=26, routed)          1.191     5.772    system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/E[0]
    SLICE_X35Y100        LUT5 (Prop_lut5_I0_O)        0.105     5.877 f  system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next_pending_r_i_4/O
                         net (fo=6, routed)           0.604     6.481    system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axlen_cnt_reg[6]
    SLICE_X33Y100        LUT5 (Prop_lut5_I4_O)        0.126     6.607 r  system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axlen_cnt[7]_i_1__0/O
                         net (fo=4, routed)           0.531     7.138    system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/state_reg[1]_1
    SLICE_X35Y100        FDRE                                         r  system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905    20.906    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    20.983 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=931, routed)         1.391    22.373    system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X35Y100        FDRE                                         r  system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[7]/C
                         clock pessimism              0.208    22.581    
                         clock uncertainty           -0.302    22.279    
    SLICE_X35Y100        FDRE (Setup_fdre_C_R)       -0.514    21.765    system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         21.765    
                         arrival time                          -7.138    
  -------------------------------------------------------------------
                         slack                                 14.627    

Slack (MET) :             14.746ns  (required time - arrival time)
  Source:                 system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[1]_rep__2/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[2]_rep__2/D
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.709ns  (logic 1.219ns (25.886%)  route 3.490ns (74.114%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.258ns = ( 22.258 - 20.000 ) 
    Source Clock Delay      (SCD):    2.468ns
    Clock Pessimism Removal (CPR):    0.192ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=931, routed)         1.389     2.468    system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X32Y91         FDSE                                         r  system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[1]_rep__2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y91         FDSE (Prop_fdse_C_Q)         0.433     2.901 f  system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[1]_rep__2/Q
                         net (fo=8, routed)           0.942     3.843    system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[1]_rep__2_n_0
    SLICE_X32Y91         LUT3 (Prop_lut3_I2_O)        0.118     3.961 f  system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read[4]_i_4/O
                         net (fo=2, routed)           0.455     4.416    system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read_reg[2]_rep__2
    SLICE_X31Y91         LUT6 (Prop_lut6_I5_O)        0.264     4.680 f  system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/m_valid_i_i_2/O
                         net (fo=7, routed)           0.634     5.314    system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/cnt_read_reg[3]_rep__0
    SLICE_X27Y90         LUT2 (Prop_lut2_I1_O)        0.108     5.422 r  system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/cnt_read[3]_i_2/O
                         net (fo=8, routed)           0.844     6.266    system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/s_ready_i_reg
    SLICE_X32Y91         LUT5 (Prop_lut5_I3_O)        0.296     6.562 r  system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read[2]_i_1/O
                         net (fo=5, routed)           0.615     7.177    system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read[2]_i_1_n_0
    SLICE_X31Y91         FDSE                                         r  system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[2]_rep__2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905    20.906    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    20.983 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=931, routed)         1.275    22.258    system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X31Y91         FDSE                                         r  system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[2]_rep__2/C
                         clock pessimism              0.192    22.450    
                         clock uncertainty           -0.302    22.148    
    SLICE_X31Y91         FDSE (Setup_fdse_C_D)       -0.225    21.923    system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[2]_rep__2
  -------------------------------------------------------------------
                         required time                         21.923    
                         arrival time                          -7.177    
  -------------------------------------------------------------------
                         slack                                 14.746    

Slack (MET) :             14.847ns  (required time - arrival time)
  Source:                 system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[1]_rep__2/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[2]_rep__0/D
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.580ns  (logic 1.219ns (26.617%)  route 3.361ns (73.383%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.258ns = ( 22.258 - 20.000 ) 
    Source Clock Delay      (SCD):    2.468ns
    Clock Pessimism Removal (CPR):    0.192ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=931, routed)         1.389     2.468    system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X32Y91         FDSE                                         r  system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[1]_rep__2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y91         FDSE (Prop_fdse_C_Q)         0.433     2.901 f  system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[1]_rep__2/Q
                         net (fo=8, routed)           0.942     3.843    system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[1]_rep__2_n_0
    SLICE_X32Y91         LUT3 (Prop_lut3_I2_O)        0.118     3.961 f  system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read[4]_i_4/O
                         net (fo=2, routed)           0.455     4.416    system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read_reg[2]_rep__2
    SLICE_X31Y91         LUT6 (Prop_lut6_I5_O)        0.264     4.680 f  system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/m_valid_i_i_2/O
                         net (fo=7, routed)           0.634     5.314    system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/cnt_read_reg[3]_rep__0
    SLICE_X27Y90         LUT2 (Prop_lut2_I1_O)        0.108     5.422 r  system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/cnt_read[3]_i_2/O
                         net (fo=8, routed)           0.844     6.266    system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/s_ready_i_reg
    SLICE_X32Y91         LUT5 (Prop_lut5_I3_O)        0.296     6.562 r  system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read[2]_i_1/O
                         net (fo=5, routed)           0.486     7.048    system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read[2]_i_1_n_0
    SLICE_X31Y90         FDSE                                         r  system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[2]_rep__0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905    20.906    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    20.983 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=931, routed)         1.275    22.258    system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X31Y90         FDSE                                         r  system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[2]_rep__0/C
                         clock pessimism              0.192    22.450    
                         clock uncertainty           -0.302    22.148    
    SLICE_X31Y90         FDSE (Setup_fdse_C_D)       -0.253    21.895    system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[2]_rep__0
  -------------------------------------------------------------------
                         required time                         21.895    
                         arrival time                          -7.048    
  -------------------------------------------------------------------
                         slack                                 14.847    

Slack (MET) :             14.852ns  (required time - arrival time)
  Source:                 system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[1]_rep__2/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[2]_rep__1/D
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.577ns  (logic 1.219ns (26.634%)  route 3.358ns (73.366%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.258ns = ( 22.258 - 20.000 ) 
    Source Clock Delay      (SCD):    2.468ns
    Clock Pessimism Removal (CPR):    0.192ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=931, routed)         1.389     2.468    system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X32Y91         FDSE                                         r  system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[1]_rep__2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y91         FDSE (Prop_fdse_C_Q)         0.433     2.901 f  system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[1]_rep__2/Q
                         net (fo=8, routed)           0.942     3.843    system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[1]_rep__2_n_0
    SLICE_X32Y91         LUT3 (Prop_lut3_I2_O)        0.118     3.961 f  system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read[4]_i_4/O
                         net (fo=2, routed)           0.455     4.416    system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read_reg[2]_rep__2
    SLICE_X31Y91         LUT6 (Prop_lut6_I5_O)        0.264     4.680 f  system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/m_valid_i_i_2/O
                         net (fo=7, routed)           0.634     5.314    system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/cnt_read_reg[3]_rep__0
    SLICE_X27Y90         LUT2 (Prop_lut2_I1_O)        0.108     5.422 r  system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/cnt_read[3]_i_2/O
                         net (fo=8, routed)           0.844     6.266    system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/s_ready_i_reg
    SLICE_X32Y91         LUT5 (Prop_lut5_I3_O)        0.296     6.562 r  system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read[2]_i_1/O
                         net (fo=5, routed)           0.483     7.045    system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read[2]_i_1_n_0
    SLICE_X31Y90         FDSE                                         r  system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[2]_rep__1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905    20.906    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    20.983 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=931, routed)         1.275    22.258    system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X31Y90         FDSE                                         r  system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[2]_rep__1/C
                         clock pessimism              0.192    22.450    
                         clock uncertainty           -0.302    22.148    
    SLICE_X31Y90         FDSE (Setup_fdse_C_D)       -0.251    21.897    system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[2]_rep__1
  -------------------------------------------------------------------
                         required time                         21.897    
                         arrival time                          -7.045    
  -------------------------------------------------------------------
                         slack                                 14.852    

Slack (MET) :             14.983ns  (required time - arrival time)
  Source:                 system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[1]_rep__2/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.672ns  (logic 1.198ns (25.643%)  route 3.474ns (74.357%))
  Logic Levels:           4  (LUT2=1 LUT3=2 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.219ns = ( 22.219 - 20.000 ) 
    Source Clock Delay      (SCD):    2.468ns
    Clock Pessimism Removal (CPR):    0.223ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=931, routed)         1.389     2.468    system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X32Y91         FDSE                                         r  system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[1]_rep__2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y91         FDSE (Prop_fdse_C_Q)         0.433     2.901 f  system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[1]_rep__2/Q
                         net (fo=8, routed)           0.942     3.843    system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[1]_rep__2_n_0
    SLICE_X32Y91         LUT3 (Prop_lut3_I2_O)        0.118     3.961 f  system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read[4]_i_4/O
                         net (fo=2, routed)           0.455     4.416    system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read_reg[2]_rep__2
    SLICE_X31Y91         LUT6 (Prop_lut6_I5_O)        0.264     4.680 f  system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/m_valid_i_i_2/O
                         net (fo=7, routed)           0.634     5.314    system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/cnt_read_reg[3]_rep__0
    SLICE_X27Y90         LUT2 (Prop_lut2_I1_O)        0.108     5.422 r  system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/cnt_read[3]_i_2/O
                         net (fo=8, routed)           0.848     6.270    system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/s_ready_i_reg
    SLICE_X32Y91         LUT3 (Prop_lut3_I1_O)        0.275     6.545 r  system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read[0]_i_1__1/O
                         net (fo=5, routed)           0.595     7.140    system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read[0]_i_1__1_n_0
    SLICE_X32Y97         FDSE                                         r  system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905    20.906    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    20.983 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=931, routed)         1.236    22.219    system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X32Y97         FDSE                                         r  system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[0]/C
                         clock pessimism              0.223    22.442    
                         clock uncertainty           -0.302    22.140    
    SLICE_X32Y97         FDSE (Setup_fdse_C_D)       -0.017    22.123    system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[0]
  -------------------------------------------------------------------
                         required time                         22.123    
                         arrival time                          -7.140    
  -------------------------------------------------------------------
                         slack                                 14.983    

Slack (MET) :             14.987ns  (required time - arrival time)
  Source:                 system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[1]_rep__2/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.476ns  (logic 1.219ns (27.237%)  route 3.257ns (72.763%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.219ns = ( 22.219 - 20.000 ) 
    Source Clock Delay      (SCD):    2.468ns
    Clock Pessimism Removal (CPR):    0.223ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=931, routed)         1.389     2.468    system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X32Y91         FDSE                                         r  system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[1]_rep__2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y91         FDSE (Prop_fdse_C_Q)         0.433     2.901 f  system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[1]_rep__2/Q
                         net (fo=8, routed)           0.942     3.843    system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[1]_rep__2_n_0
    SLICE_X32Y91         LUT3 (Prop_lut3_I2_O)        0.118     3.961 f  system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read[4]_i_4/O
                         net (fo=2, routed)           0.455     4.416    system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read_reg[2]_rep__2
    SLICE_X31Y91         LUT6 (Prop_lut6_I5_O)        0.264     4.680 f  system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/m_valid_i_i_2/O
                         net (fo=7, routed)           0.634     5.314    system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/cnt_read_reg[3]_rep__0
    SLICE_X27Y90         LUT2 (Prop_lut2_I1_O)        0.108     5.422 r  system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/cnt_read[3]_i_2/O
                         net (fo=8, routed)           0.844     6.266    system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/s_ready_i_reg
    SLICE_X32Y91         LUT5 (Prop_lut5_I3_O)        0.296     6.562 r  system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read[2]_i_1/O
                         net (fo=5, routed)           0.382     6.944    system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read[2]_i_1_n_0
    SLICE_X32Y93         FDSE                                         r  system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905    20.906    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    20.983 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=931, routed)         1.236    22.219    system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X32Y93         FDSE                                         r  system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[2]/C
                         clock pessimism              0.223    22.442    
                         clock uncertainty           -0.302    22.140    
    SLICE_X32Y93         FDSE (Setup_fdse_C_D)       -0.209    21.931    system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[2]
  -------------------------------------------------------------------
                         required time                         21.931    
                         arrival time                          -6.944    
  -------------------------------------------------------------------
                         slack                                 14.987    

Slack (MET) :             14.991ns  (required time - arrival time)
  Source:                 system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[1]_rep__2/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[2]_rep/D
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.486ns  (logic 1.219ns (27.171%)  route 3.267ns (72.829%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.219ns = ( 22.219 - 20.000 ) 
    Source Clock Delay      (SCD):    2.468ns
    Clock Pessimism Removal (CPR):    0.223ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=931, routed)         1.389     2.468    system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X32Y91         FDSE                                         r  system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[1]_rep__2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y91         FDSE (Prop_fdse_C_Q)         0.433     2.901 f  system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[1]_rep__2/Q
                         net (fo=8, routed)           0.942     3.843    system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[1]_rep__2_n_0
    SLICE_X32Y91         LUT3 (Prop_lut3_I2_O)        0.118     3.961 f  system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read[4]_i_4/O
                         net (fo=2, routed)           0.455     4.416    system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read_reg[2]_rep__2
    SLICE_X31Y91         LUT6 (Prop_lut6_I5_O)        0.264     4.680 f  system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/m_valid_i_i_2/O
                         net (fo=7, routed)           0.634     5.314    system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/cnt_read_reg[3]_rep__0
    SLICE_X27Y90         LUT2 (Prop_lut2_I1_O)        0.108     5.422 r  system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/cnt_read[3]_i_2/O
                         net (fo=8, routed)           0.844     6.266    system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/s_ready_i_reg
    SLICE_X32Y91         LUT5 (Prop_lut5_I3_O)        0.296     6.562 r  system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read[2]_i_1/O
                         net (fo=5, routed)           0.393     6.954    system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read[2]_i_1_n_0
    SLICE_X32Y93         FDSE                                         r  system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[2]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905    20.906    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    20.983 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=931, routed)         1.236    22.219    system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X32Y93         FDSE                                         r  system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[2]_rep/C
                         clock pessimism              0.223    22.442    
                         clock uncertainty           -0.302    22.140    
    SLICE_X32Y93         FDSE (Setup_fdse_C_D)       -0.195    21.945    system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[2]_rep
  -------------------------------------------------------------------
                         required time                         21.945    
                         arrival time                          -6.954    
  -------------------------------------------------------------------
                         slack                                 14.991    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 system_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][20]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.141ns (55.352%)  route 0.114ns (44.648%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.894ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=931, routed)         0.558     0.894    system_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X35Y95         FDRE                                         r  system_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y95         FDRE (Prop_fdre_C_Q)         0.141     1.035 r  system_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[23]/Q
                         net (fo=1, routed)           0.114     1.148    system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[20]
    SLICE_X34Y93         SRLC32E                                      r  system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][20]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=931, routed)         0.825     1.191    system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X34Y93         SRLC32E                                      r  system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][20]_srl32/CLK
                         clock pessimism             -0.281     0.910    
    SLICE_X34Y93         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.093    system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][20]_srl32
  -------------------------------------------------------------------
                         required time                         -1.093    
                         arrival time                           1.148    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[32]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.186ns (53.469%)  route 0.162ns (46.531%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    0.992ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=931, routed)         0.656     0.992    system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X27Y100        FDRE                                         r  system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y100        FDRE (Prop_fdre_C_Q)         0.141     1.133 r  system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[31]/Q
                         net (fo=1, routed)           0.162     1.295    system_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_awaddr[31]
    SLICE_X27Y97         LUT4 (Prop_lut4_I0_O)        0.045     1.340 r  system_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i[32]_i_3/O
                         net (fo=1, routed)           0.000     1.340    system_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_amesg[32]
    SLICE_X27Y97         FDRE                                         r  system_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[32]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=931, routed)         0.844     1.210    system_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X27Y97         FDRE                                         r  system_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[32]/C
                         clock pessimism             -0.035     1.175    
    SLICE_X27Y97         FDRE (Hold_fdre_C_D)         0.092     1.267    system_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[32]
  -------------------------------------------------------------------
                         required time                         -1.267    
                         arrival time                           1.340    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.521%)  route 0.168ns (47.479%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.182ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.209ns
    Source Clock Delay      (SCD):    0.992ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=931, routed)         0.656     0.992    system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X27Y100        FDRE                                         r  system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y100        FDRE (Prop_fdre_C_Q)         0.141     1.133 r  system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[30]/Q
                         net (fo=1, routed)           0.168     1.301    system_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_awaddr[30]
    SLICE_X27Y96         LUT4 (Prop_lut4_I0_O)        0.045     1.346 r  system_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i[31]_i_1/O
                         net (fo=1, routed)           0.000     1.346    system_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_amesg[31]
    SLICE_X27Y96         FDRE                                         r  system_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=931, routed)         0.843     1.209    system_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X27Y96         FDRE                                         r  system_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[31]/C
                         clock pessimism             -0.035     1.174    
    SLICE_X27Y96         FDRE (Hold_fdre_C_D)         0.092     1.266    system_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.266    
                         arrival time                           1.346    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.186ns (48.836%)  route 0.195ns (51.164%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    0.992ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=931, routed)         0.656     0.992    system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X27Y100        FDRE                                         r  system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y100        FDRE (Prop_fdre_C_Q)         0.141     1.133 r  system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[27]/Q
                         net (fo=1, routed)           0.195     1.328    system_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_awaddr[27]
    SLICE_X27Y97         LUT4 (Prop_lut4_I0_O)        0.045     1.373 r  system_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i[28]_i_1/O
                         net (fo=1, routed)           0.000     1.373    system_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_amesg[28]
    SLICE_X27Y97         FDRE                                         r  system_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=931, routed)         0.844     1.210    system_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X27Y97         FDRE                                         r  system_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[28]/C
                         clock pessimism             -0.035     1.175    
    SLICE_X27Y97         FDRE (Hold_fdre_C_D)         0.091     1.266    system_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.266    
                         arrival time                           1.373    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 system_i/image_ctl_0/inst/image_ctl_v1_0_S00_AXI_inst/axi_rdata_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.241ns  (logic 0.186ns (77.036%)  route 0.055ns (22.964%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=931, routed)         0.556     0.892    system_i/image_ctl_0/inst/image_ctl_v1_0_S00_AXI_inst/S_AXI_ACLK
    SLICE_X37Y95         FDRE                                         r  system_i/image_ctl_0/inst/image_ctl_v1_0_S00_AXI_inst/axi_rdata_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y95         FDRE (Prop_fdre_C_Q)         0.141     1.033 r  system_i/image_ctl_0/inst/image_ctl_v1_0_S00_AXI_inst/axi_rdata_reg[21]/Q
                         net (fo=1, routed)           0.055     1.088    system_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_axi_rdata[53]
    SLICE_X36Y95         LUT5 (Prop_lut5_I1_O)        0.045     1.133 r  system_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[24]_i_1/O
                         net (fo=2, routed)           0.000     1.133    system_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[24]
    SLICE_X36Y95         FDRE                                         r  system_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=931, routed)         0.824     1.190    system_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X36Y95         FDRE                                         r  system_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[24]/C
                         clock pessimism             -0.285     0.905    
    SLICE_X36Y95         FDRE (Hold_fdre_C_D)         0.120     1.025    system_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.025    
                         arrival time                           1.133    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 system_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[32]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][29]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.185ns  (logic 0.128ns (69.202%)  route 0.057ns (30.798%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.894ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=931, routed)         0.558     0.894    system_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X35Y95         FDRE                                         r  system_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[32]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y95         FDRE (Prop_fdre_C_Q)         0.128     1.022 r  system_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[32]/Q
                         net (fo=1, routed)           0.057     1.079    system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[29]
    SLICE_X34Y95         SRLC32E                                      r  system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][29]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=931, routed)         0.825     1.191    system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X34Y95         SRLC32E                                      r  system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][29]_srl32/CLK
                         clock pessimism             -0.284     0.907    
    SLICE_X34Y95         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.062     0.969    system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][29]_srl32
  -------------------------------------------------------------------
                         required time                         -0.969    
                         arrival time                           1.079    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[8]
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.141ns (43.272%)  route 0.185ns (56.728%))
  Logic Levels:           0  
  Clock Path Skew:        0.214ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.244ns
    Source Clock Delay      (SCD):    0.995ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=931, routed)         0.659     0.995    system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X28Y100        FDRE                                         r  system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y100        FDRE (Prop_fdre_C_Q)         0.141     1.136 r  system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[10]/Q
                         net (fo=1, routed)           0.185     1.321    system_i/processing_system7_0/inst/M_AXI_GP0_BID[8]
    PS7_X0Y0             PS7                                          r  system_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=931, routed)         0.878     1.244    system_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  system_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism             -0.035     1.209    
    PS7_X0Y0             PS7 (Hold_ps7_MAXIGP0ACLK_MAXIGP0BID[8])
                                                      0.000     1.209    system_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         -1.209    
                         arrival time                           1.321    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][9]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.939%)  route 0.116ns (45.061%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.296ns
    Source Clock Delay      (SCD):    0.995ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=931, routed)         0.659     0.995    system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X29Y102        FDRE                                         r  system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y102        FDRE (Prop_fdre_C_Q)         0.141     1.136 r  system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[1]/Q
                         net (fo=1, routed)           0.116     1.252    system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[5]
    SLICE_X26Y101        SRL16E                                       r  system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][9]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=931, routed)         0.930     1.296    system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X26Y101        SRL16E                                       r  system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][9]_srl4/CLK
                         clock pessimism             -0.268     1.028    
    SLICE_X26Y101        SRL16E (Hold_srl16e_CLK_D)
                                                      0.109     1.137    system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][9]_srl4
  -------------------------------------------------------------------
                         required time                         -1.137    
                         arrival time                           1.252    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 system_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/m_ready_d_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/gen_axilite.s_axi_awready_i_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.186ns (74.095%)  route 0.065ns (25.905%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.894ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=931, routed)         0.558     0.894    system_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/aclk
    SLICE_X33Y94         FDRE                                         r  system_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/m_ready_d_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y94         FDRE (Prop_fdre_C_Q)         0.141     1.035 r  system_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/m_ready_d_reg[2]/Q
                         net (fo=5, routed)           0.065     1.100    system_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/m_ready_d[2]
    SLICE_X32Y94         LUT6 (Prop_lut6_I4_O)        0.045     1.145 r  system_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/gen_axilite.s_axi_awready_i_i_1/O
                         net (fo=1, routed)           0.000     1.145    system_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/m_ready_d_reg[1]_2
    SLICE_X32Y94         FDRE                                         r  system_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/gen_axilite.s_axi_awready_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=931, routed)         0.825     1.191    system_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/aclk
    SLICE_X32Y94         FDRE                                         r  system_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/gen_axilite.s_axi_awready_i_reg/C
                         clock pessimism             -0.284     0.907    
    SLICE_X32Y94         FDRE (Hold_fdre_C_D)         0.121     1.028    system_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/gen_axilite.s_axi_awready_i_reg
  -------------------------------------------------------------------
                         required time                         -1.028    
                         arrival time                           1.145    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 system_i/rst_processing_system7_0_100M/U0/EXT_LPF/AUX_LPF[2].asr_lpf_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/rst_processing_system7_0_100M/U0/EXT_LPF/lpf_asr_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.186ns (74.070%)  route 0.065ns (25.930%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.185ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=931, routed)         0.552     0.888    system_i/rst_processing_system7_0_100M/U0/EXT_LPF/slowest_sync_clk
    SLICE_X37Y85         FDRE                                         r  system_i/rst_processing_system7_0_100M/U0/EXT_LPF/AUX_LPF[2].asr_lpf_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y85         FDRE (Prop_fdre_C_Q)         0.141     1.029 r  system_i/rst_processing_system7_0_100M/U0/EXT_LPF/AUX_LPF[2].asr_lpf_reg[2]/Q
                         net (fo=2, routed)           0.065     1.094    system_i/rst_processing_system7_0_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/p_1_in
    SLICE_X36Y85         LUT5 (Prop_lut5_I3_O)        0.045     1.139 r  system_i/rst_processing_system7_0_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/lpf_asr_i_1/O
                         net (fo=1, routed)           0.000     1.139    system_i/rst_processing_system7_0_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX_n_0
    SLICE_X36Y85         FDRE                                         r  system_i/rst_processing_system7_0_100M/U0/EXT_LPF/lpf_asr_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=931, routed)         0.819     1.185    system_i/rst_processing_system7_0_100M/U0/EXT_LPF/slowest_sync_clk
    SLICE_X36Y85         FDRE                                         r  system_i/rst_processing_system7_0_100M/U0/EXT_LPF/lpf_asr_reg/C
                         clock pessimism             -0.284     0.901    
    SLICE_X36Y85         FDRE (Hold_fdre_C_D)         0.121     1.022    system_i/rst_processing_system7_0_100M/U0/EXT_LPF/lpf_asr_reg
  -------------------------------------------------------------------
                         required time                         -1.022    
                         arrival time                           1.139    
  -------------------------------------------------------------------
                         slack                                  0.117    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I      n/a            1.592         20.000      18.408     BUFGCTRL_X0Y16  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDRE/C      n/a            1.000         20.000      19.000     SLICE_X35Y88    system_i/image_ctl_0/inst/image_ctl_v1_0_S00_AXI_inst/axi_rdata_reg[5]/C
Min Period        n/a     FDRE/C      n/a            1.000         20.000      19.000     SLICE_X36Y87    system_i/image_ctl_0/inst/image_ctl_v1_0_S00_AXI_inst/axi_rdata_reg[6]/C
Min Period        n/a     FDRE/C      n/a            1.000         20.000      19.000     SLICE_X35Y87    system_i/image_ctl_0/inst/image_ctl_v1_0_S00_AXI_inst/axi_rdata_reg[7]/C
Min Period        n/a     FDRE/C      n/a            1.000         20.000      19.000     SLICE_X38Y88    system_i/image_ctl_0/inst/image_ctl_v1_0_S00_AXI_inst/axi_rdata_reg[8]/C
Min Period        n/a     FDRE/C      n/a            1.000         20.000      19.000     SLICE_X43Y90    system_i/image_ctl_0/inst/image_ctl_v1_0_S00_AXI_inst/axi_rdata_reg[9]/C
Min Period        n/a     FDRE/C      n/a            1.000         20.000      19.000     SLICE_X44Y89    system_i/image_ctl_0/inst/image_ctl_v1_0_S00_AXI_inst/software_flag_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         20.000      19.000     SLICE_X43Y89    system_i/image_ctl_0/inst/image_ctl_v1_0_S00_AXI_inst/software_frame_done_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         20.000      19.000     SLICE_X40Y89    system_i/image_ctl_0/inst/image_ctl_v1_0_S00_AXI_inst/word_en_d1_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         20.000      19.000     SLICE_X44Y89    system_i/image_ctl_0/inst/image_ctl_v1_0_S00_AXI_inst/word_en_d2_reg/C
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.854         10.000      9.146      SLICE_X30Y102   system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.854         10.000      9.146      SLICE_X30Y102   system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.854         10.000      9.146      SLICE_X26Y101   system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][10]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.854         10.000      9.146      SLICE_X26Y101   system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][10]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.854         10.000      9.146      SLICE_X26Y101   system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][11]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.854         10.000      9.146      SLICE_X26Y101   system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][11]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.854         10.000      9.146      SLICE_X26Y102   system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][12]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.854         10.000      9.146      SLICE_X26Y102   system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][12]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.854         10.000      9.146      SLICE_X26Y102   system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][13]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.854         10.000      9.146      SLICE_X26Y102   system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][13]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.854         10.000      9.146      SLICE_X30Y102   system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.854         10.000      9.146      SLICE_X30Y102   system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.854         10.000      9.146      SLICE_X26Y101   system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][10]_srl4/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.854         10.000      9.146      SLICE_X26Y101   system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][10]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.854         10.000      9.146      SLICE_X26Y101   system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][11]_srl4/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.854         10.000      9.146      SLICE_X26Y101   system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][11]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.854         10.000      9.146      SLICE_X26Y102   system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][12]_srl4/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.854         10.000      9.146      SLICE_X26Y102   system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][12]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.854         10.000      9.146      SLICE_X26Y102   system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][13]_srl4/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.854         10.000      9.146      SLICE_X26Y102   system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][13]_srl4/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_1
  To Clock:  clk_fpga_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        5.408ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_1
Waveform(ns):       { 0.000 3.500 }
Period(ns):         7.000
Sources:            { system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1] }

Check Type  Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I   n/a            1.592         7.000       5.408      BUFGCTRL_X0Y18  system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/I



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_2
  To Clock:  clk_fpga_2

Setup :            0  Failing Endpoints,  Worst Slack       96.938ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.085ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       49.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             96.938ns  (required time - arrival time)
  Source:                 system_i/image_ctl_0/inst/image_ctl_v1_0_S00_AXI_inst/SensorCtrl_top/OP_model1/data2_reg[7]/C
                            (falling edge-triggered cell FDCE clocked by clk_fpga_2  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            system_i/image_ctl_0/inst/image_ctl_v1_0_S00_AXI_inst/SensorCtrl_top/OP_model1/data2_reg[0]/D
                            (falling edge-triggered cell FDPE clocked by clk_fpga_2  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_fpga_2 fall@150.000ns - clk_fpga_2 fall@50.000ns)
  Data Path Delay:        1.540ns  (logic 0.593ns (38.510%)  route 0.947ns (61.490%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.218ns = ( 152.218 - 150.000 ) 
    Source Clock Delay      (SCD):    2.468ns = ( 52.468 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.192ns
  Clock Uncertainty:      1.500ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    3.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 fall edge)
                                                     50.000    50.000 f  
    PS7_X0Y0             PS7                          0.000    50.000 f  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.994    50.994    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085    51.079 f  system_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=131, routed)         1.389    52.468    system_i/image_ctl_0/inst/image_ctl_v1_0_S00_AXI_inst/SensorCtrl_top/OP_model1/Clk
    SLICE_X39Y90         FDCE                                         r  system_i/image_ctl_0/inst/image_ctl_v1_0_S00_AXI_inst/SensorCtrl_top/OP_model1/data2_reg[7]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y90         FDCE (Prop_fdce_C_Q)         0.353    52.821 r  system_i/image_ctl_0/inst/image_ctl_v1_0_S00_AXI_inst/SensorCtrl_top/OP_model1/data2_reg[7]/Q
                         net (fo=3, routed)           0.947    53.768    system_i/image_ctl_0/inst/image_ctl_v1_0_S00_AXI_inst/SensorCtrl_top/OP_model1/word2[7]
    SLICE_X40Y94         LUT4 (Prop_lut4_I2_O)        0.240    54.008 r  system_i/image_ctl_0/inst/image_ctl_v1_0_S00_AXI_inst/SensorCtrl_top/OP_model1/data2[0]_i_1/O
                         net (fo=1, routed)           0.000    54.008    system_i/image_ctl_0/inst/image_ctl_v1_0_S00_AXI_inst/SensorCtrl_top/OP_model1/data_next2[0]
    SLICE_X40Y94         FDPE                                         r  system_i/image_ctl_0/inst/image_ctl_v1_0_S00_AXI_inst/SensorCtrl_top/OP_model1/data2_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 fall edge)
                                                    150.000   150.000 f  
    PS7_X0Y0             PS7                          0.000   150.000 f  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.905   150.905    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077   150.982 f  system_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=131, routed)         1.235   152.218    system_i/image_ctl_0/inst/image_ctl_v1_0_S00_AXI_inst/SensorCtrl_top/OP_model1/Clk
    SLICE_X40Y94         FDPE                                         r  system_i/image_ctl_0/inst/image_ctl_v1_0_S00_AXI_inst/SensorCtrl_top/OP_model1/data2_reg[0]/C  (IS_INVERTED)
                         clock pessimism              0.192   152.410    
                         clock uncertainty           -1.500   150.910    
    SLICE_X40Y94         FDPE (Setup_fdpe_C_D)        0.036   150.946    system_i/image_ctl_0/inst/image_ctl_v1_0_S00_AXI_inst/SensorCtrl_top/OP_model1/data2_reg[0]
  -------------------------------------------------------------------
                         required time                        150.946    
                         arrival time                         -54.008    
  -------------------------------------------------------------------
                         slack                                 96.938    

Slack (MET) :             97.001ns  (required time - arrival time)
  Source:                 system_i/image_ctl_0/inst/image_ctl_v1_0_S00_AXI_inst/SensorCtrl_top/OP_model1/data1_reg[24]/C
                            (falling edge-triggered cell FDCE clocked by clk_fpga_2  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            system_i/image_ctl_0/inst/image_ctl_v1_0_S00_AXI_inst/SensorCtrl_top/OP_model1/data1_reg[25]/D
                            (falling edge-triggered cell FDPE clocked by clk_fpga_2  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_fpga_2 fall@150.000ns - clk_fpga_2 fall@50.000ns)
  Data Path Delay:        1.467ns  (logic 0.437ns (29.780%)  route 1.030ns (70.219%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.373ns = ( 152.373 - 150.000 ) 
    Source Clock Delay      (SCD):    2.470ns = ( 52.470 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.108ns
  Clock Uncertainty:      1.500ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    3.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 fall edge)
                                                     50.000    50.000 f  
    PS7_X0Y0             PS7                          0.000    50.000 f  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.994    50.994    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085    51.079 f  system_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=131, routed)         1.391    52.470    system_i/image_ctl_0/inst/image_ctl_v1_0_S00_AXI_inst/SensorCtrl_top/OP_model1/Clk
    SLICE_X38Y98         FDCE                                         r  system_i/image_ctl_0/inst/image_ctl_v1_0_S00_AXI_inst/SensorCtrl_top/OP_model1/data1_reg[24]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y98         FDCE (Prop_fdce_C_Q)         0.437    52.907 r  system_i/image_ctl_0/inst/image_ctl_v1_0_S00_AXI_inst/SensorCtrl_top/OP_model1/data1_reg[24]/Q
                         net (fo=2, routed)           1.030    53.937    system_i/image_ctl_0/inst/image_ctl_v1_0_S00_AXI_inst/SensorCtrl_top/OP_model1/word1[24]
    SLICE_X39Y100        FDPE                                         r  system_i/image_ctl_0/inst/image_ctl_v1_0_S00_AXI_inst/SensorCtrl_top/OP_model1/data1_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 fall edge)
                                                    150.000   150.000 f  
    PS7_X0Y0             PS7                          0.000   150.000 f  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.905   150.905    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077   150.982 f  system_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=131, routed)         1.391   152.373    system_i/image_ctl_0/inst/image_ctl_v1_0_S00_AXI_inst/SensorCtrl_top/OP_model1/Clk
    SLICE_X39Y100        FDPE                                         r  system_i/image_ctl_0/inst/image_ctl_v1_0_S00_AXI_inst/SensorCtrl_top/OP_model1/data1_reg[25]/C  (IS_INVERTED)
                         clock pessimism              0.108   152.482    
                         clock uncertainty           -1.500   150.981    
    SLICE_X39Y100        FDPE (Setup_fdpe_C_D)       -0.043   150.938    system_i/image_ctl_0/inst/image_ctl_v1_0_S00_AXI_inst/SensorCtrl_top/OP_model1/data1_reg[25]
  -------------------------------------------------------------------
                         required time                        150.938    
                         arrival time                         -53.937    
  -------------------------------------------------------------------
                         slack                                 97.001    

Slack (MET) :             97.028ns  (required time - arrival time)
  Source:                 system_i/image_ctl_0/inst/image_ctl_v1_0_S00_AXI_inst/SensorCtrl_top/OP_model1/data1_reg[10]/C
                            (falling edge-triggered cell FDPE clocked by clk_fpga_2  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            system_i/image_ctl_0/inst/image_ctl_v1_0_S00_AXI_inst/SensorCtrl_top/OP_model1/data1_reg[0]/D
                            (falling edge-triggered cell FDPE clocked by clk_fpga_2  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_fpga_2 fall@150.000ns - clk_fpga_2 fall@50.000ns)
  Data Path Delay:        1.448ns  (logic 0.542ns (37.428%)  route 0.906ns (62.572%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.218ns = ( 152.218 - 150.000 ) 
    Source Clock Delay      (SCD):    2.467ns = ( 52.467 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.192ns
  Clock Uncertainty:      1.500ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    3.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 fall edge)
                                                     50.000    50.000 f  
    PS7_X0Y0             PS7                          0.000    50.000 f  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.994    50.994    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085    51.079 f  system_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=131, routed)         1.388    52.467    system_i/image_ctl_0/inst/image_ctl_v1_0_S00_AXI_inst/SensorCtrl_top/OP_model1/Clk
    SLICE_X42Y90         FDPE                                         r  system_i/image_ctl_0/inst/image_ctl_v1_0_S00_AXI_inst/SensorCtrl_top/OP_model1/data1_reg[10]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y90         FDPE (Prop_fdpe_C_Q)         0.437    52.904 r  system_i/image_ctl_0/inst/image_ctl_v1_0_S00_AXI_inst/SensorCtrl_top/OP_model1/data1_reg[10]/Q
                         net (fo=3, routed)           0.906    53.810    system_i/image_ctl_0/inst/image_ctl_v1_0_S00_AXI_inst/SensorCtrl_top/OP_model1/word1[10]
    SLICE_X37Y91         LUT4 (Prop_lut4_I0_O)        0.105    53.915 r  system_i/image_ctl_0/inst/image_ctl_v1_0_S00_AXI_inst/SensorCtrl_top/OP_model1/data1[0]_i_1/O
                         net (fo=1, routed)           0.000    53.915    system_i/image_ctl_0/inst/image_ctl_v1_0_S00_AXI_inst/SensorCtrl_top/OP_model1/data_next1[0]
    SLICE_X37Y91         FDPE                                         r  system_i/image_ctl_0/inst/image_ctl_v1_0_S00_AXI_inst/SensorCtrl_top/OP_model1/data1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 fall edge)
                                                    150.000   150.000 f  
    PS7_X0Y0             PS7                          0.000   150.000 f  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.905   150.905    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077   150.982 f  system_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=131, routed)         1.235   152.218    system_i/image_ctl_0/inst/image_ctl_v1_0_S00_AXI_inst/SensorCtrl_top/OP_model1/Clk
    SLICE_X37Y91         FDPE                                         r  system_i/image_ctl_0/inst/image_ctl_v1_0_S00_AXI_inst/SensorCtrl_top/OP_model1/data1_reg[0]/C  (IS_INVERTED)
                         clock pessimism              0.192   152.410    
                         clock uncertainty           -1.500   150.910    
    SLICE_X37Y91         FDPE (Setup_fdpe_C_D)        0.034   150.944    system_i/image_ctl_0/inst/image_ctl_v1_0_S00_AXI_inst/SensorCtrl_top/OP_model1/data1_reg[0]
  -------------------------------------------------------------------
                         required time                        150.944    
                         arrival time                         -53.915    
  -------------------------------------------------------------------
                         slack                                 97.028    

Slack (MET) :             97.044ns  (required time - arrival time)
  Source:                 system_i/image_ctl_0/inst/image_ctl_v1_0_S00_AXI_inst/SensorCtrl_top/OP_model1/data4_reg[19]/C
                            (falling edge-triggered cell FDPE clocked by clk_fpga_2  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            system_i/image_ctl_0/inst/image_ctl_v1_0_S00_AXI_inst/SensorCtrl_top/OP_model1/data4_reg[0]/D
                            (falling edge-triggered cell FDPE clocked by clk_fpga_2  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_fpga_2 fall@150.000ns - clk_fpga_2 fall@50.000ns)
  Data Path Delay:        1.434ns  (logic 0.636ns (44.356%)  route 0.798ns (55.644%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.219ns = ( 152.219 - 150.000 ) 
    Source Clock Delay      (SCD):    2.469ns = ( 52.469 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.192ns
  Clock Uncertainty:      1.500ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    3.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 fall edge)
                                                     50.000    50.000 f  
    PS7_X0Y0             PS7                          0.000    50.000 f  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.994    50.994    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085    51.079 f  system_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=131, routed)         1.390    52.469    system_i/image_ctl_0/inst/image_ctl_v1_0_S00_AXI_inst/SensorCtrl_top/OP_model1/Clk
    SLICE_X42Y94         FDPE                                         r  system_i/image_ctl_0/inst/image_ctl_v1_0_S00_AXI_inst/SensorCtrl_top/OP_model1/data4_reg[19]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y94         FDPE (Prop_fdpe_C_Q)         0.402    52.871 r  system_i/image_ctl_0/inst/image_ctl_v1_0_S00_AXI_inst/SensorCtrl_top/OP_model1/data4_reg[19]/Q
                         net (fo=3, routed)           0.798    53.669    system_i/image_ctl_0/inst/image_ctl_v1_0_S00_AXI_inst/SensorCtrl_top/OP_model1/word4[19]
    SLICE_X39Y92         LUT4 (Prop_lut4_I2_O)        0.234    53.903 r  system_i/image_ctl_0/inst/image_ctl_v1_0_S00_AXI_inst/SensorCtrl_top/OP_model1/data4[0]_i_1/O
                         net (fo=1, routed)           0.000    53.903    system_i/image_ctl_0/inst/image_ctl_v1_0_S00_AXI_inst/SensorCtrl_top/OP_model1/data_next4[0]
    SLICE_X39Y92         FDPE                                         r  system_i/image_ctl_0/inst/image_ctl_v1_0_S00_AXI_inst/SensorCtrl_top/OP_model1/data4_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 fall edge)
                                                    150.000   150.000 f  
    PS7_X0Y0             PS7                          0.000   150.000 f  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.905   150.905    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077   150.982 f  system_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=131, routed)         1.236   152.219    system_i/image_ctl_0/inst/image_ctl_v1_0_S00_AXI_inst/SensorCtrl_top/OP_model1/Clk
    SLICE_X39Y92         FDPE                                         r  system_i/image_ctl_0/inst/image_ctl_v1_0_S00_AXI_inst/SensorCtrl_top/OP_model1/data4_reg[0]/C  (IS_INVERTED)
                         clock pessimism              0.192   152.411    
                         clock uncertainty           -1.500   150.911    
    SLICE_X39Y92         FDPE (Setup_fdpe_C_D)        0.036   150.947    system_i/image_ctl_0/inst/image_ctl_v1_0_S00_AXI_inst/SensorCtrl_top/OP_model1/data4_reg[0]
  -------------------------------------------------------------------
                         required time                        150.947    
                         arrival time                         -53.903    
  -------------------------------------------------------------------
                         slack                                 97.044    

Slack (MET) :             97.052ns  (required time - arrival time)
  Source:                 system_i/image_ctl_0/inst/image_ctl_v1_0_S00_AXI_inst/SensorCtrl_top/OP_model1/data2_reg[24]/C
                            (falling edge-triggered cell FDCE clocked by clk_fpga_2  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            system_i/image_ctl_0/inst/image_ctl_v1_0_S00_AXI_inst/SensorCtrl_top/OP_model1/data2_reg[25]/D
                            (falling edge-triggered cell FDCE clocked by clk_fpga_2  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_fpga_2 fall@150.000ns - clk_fpga_2 fall@50.000ns)
  Data Path Delay:        1.404ns  (logic 0.384ns (27.342%)  route 1.020ns (72.658%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.373ns = ( 152.373 - 150.000 ) 
    Source Clock Delay      (SCD):    2.470ns = ( 52.470 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.108ns
  Clock Uncertainty:      1.500ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    3.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 fall edge)
                                                     50.000    50.000 f  
    PS7_X0Y0             PS7                          0.000    50.000 f  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.994    50.994    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085    51.079 f  system_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=131, routed)         1.391    52.470    system_i/image_ctl_0/inst/image_ctl_v1_0_S00_AXI_inst/SensorCtrl_top/OP_model1/Clk
    SLICE_X39Y98         FDCE                                         r  system_i/image_ctl_0/inst/image_ctl_v1_0_S00_AXI_inst/SensorCtrl_top/OP_model1/data2_reg[24]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y98         FDCE (Prop_fdce_C_Q)         0.384    52.854 r  system_i/image_ctl_0/inst/image_ctl_v1_0_S00_AXI_inst/SensorCtrl_top/OP_model1/data2_reg[24]/Q
                         net (fo=2, routed)           1.020    53.874    system_i/image_ctl_0/inst/image_ctl_v1_0_S00_AXI_inst/SensorCtrl_top/OP_model1/word2[24]
    SLICE_X39Y100        FDCE                                         r  system_i/image_ctl_0/inst/image_ctl_v1_0_S00_AXI_inst/SensorCtrl_top/OP_model1/data2_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 fall edge)
                                                    150.000   150.000 f  
    PS7_X0Y0             PS7                          0.000   150.000 f  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.905   150.905    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077   150.982 f  system_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=131, routed)         1.391   152.373    system_i/image_ctl_0/inst/image_ctl_v1_0_S00_AXI_inst/SensorCtrl_top/OP_model1/Clk
    SLICE_X39Y100        FDCE                                         r  system_i/image_ctl_0/inst/image_ctl_v1_0_S00_AXI_inst/SensorCtrl_top/OP_model1/data2_reg[25]/C  (IS_INVERTED)
                         clock pessimism              0.108   152.482    
                         clock uncertainty           -1.500   150.981    
    SLICE_X39Y100        FDCE (Setup_fdce_C_D)       -0.055   150.926    system_i/image_ctl_0/inst/image_ctl_v1_0_S00_AXI_inst/SensorCtrl_top/OP_model1/data2_reg[25]
  -------------------------------------------------------------------
                         required time                        150.926    
                         arrival time                         -53.874    
  -------------------------------------------------------------------
                         slack                                 97.052    

Slack (MET) :             97.056ns  (required time - arrival time)
  Source:                 system_i/image_ctl_0/inst/image_ctl_v1_0_S00_AXI_inst/SensorCtrl_top/OP_model1/data3_reg[29]/C
                            (falling edge-triggered cell FDCE clocked by clk_fpga_2  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            system_i/image_ctl_0/inst/image_ctl_v1_0_S00_AXI_inst/SensorCtrl_top/OP_model1/data3_reg[30]/D
                            (falling edge-triggered cell FDCE clocked by clk_fpga_2  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_fpga_2 fall@150.000ns - clk_fpga_2 fall@50.000ns)
  Data Path Delay:        1.102ns  (logic 0.437ns (39.638%)  route 0.665ns (60.362%))
  Logic Levels:           0  
  Clock Path Skew:        -0.314ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.219ns = ( 152.219 - 150.000 ) 
    Source Clock Delay      (SCD):    2.641ns = ( 52.641 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.108ns
  Clock Uncertainty:      1.500ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    3.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 fall edge)
                                                     50.000    50.000 f  
    PS7_X0Y0             PS7                          0.000    50.000 f  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.994    50.994    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085    51.079 f  system_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=131, routed)         1.562    52.641    system_i/image_ctl_0/inst/image_ctl_v1_0_S00_AXI_inst/SensorCtrl_top/OP_model1/Clk
    SLICE_X34Y101        FDCE                                         r  system_i/image_ctl_0/inst/image_ctl_v1_0_S00_AXI_inst/SensorCtrl_top/OP_model1/data3_reg[29]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y101        FDCE (Prop_fdce_C_Q)         0.437    53.078 r  system_i/image_ctl_0/inst/image_ctl_v1_0_S00_AXI_inst/SensorCtrl_top/OP_model1/data3_reg[29]/Q
                         net (fo=2, routed)           0.665    53.743    system_i/image_ctl_0/inst/image_ctl_v1_0_S00_AXI_inst/SensorCtrl_top/OP_model1/word3[29]
    SLICE_X34Y99         FDCE                                         r  system_i/image_ctl_0/inst/image_ctl_v1_0_S00_AXI_inst/SensorCtrl_top/OP_model1/data3_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 fall edge)
                                                    150.000   150.000 f  
    PS7_X0Y0             PS7                          0.000   150.000 f  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.905   150.905    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077   150.982 f  system_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=131, routed)         1.236   152.219    system_i/image_ctl_0/inst/image_ctl_v1_0_S00_AXI_inst/SensorCtrl_top/OP_model1/Clk
    SLICE_X34Y99         FDCE                                         r  system_i/image_ctl_0/inst/image_ctl_v1_0_S00_AXI_inst/SensorCtrl_top/OP_model1/data3_reg[30]/C  (IS_INVERTED)
                         clock pessimism              0.108   152.327    
                         clock uncertainty           -1.500   150.827    
    SLICE_X34Y99         FDCE (Setup_fdce_C_D)       -0.027   150.800    system_i/image_ctl_0/inst/image_ctl_v1_0_S00_AXI_inst/SensorCtrl_top/OP_model1/data3_reg[30]
  -------------------------------------------------------------------
                         required time                        150.800    
                         arrival time                         -53.743    
  -------------------------------------------------------------------
                         slack                                 97.056    

Slack (MET) :             97.147ns  (required time - arrival time)
  Source:                 system_i/image_ctl_0/inst/image_ctl_v1_0_S00_AXI_inst/SensorCtrl_top/OP_model1/data3_reg[21]/C
                            (falling edge-triggered cell FDCE clocked by clk_fpga_2  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            system_i/image_ctl_0/inst/image_ctl_v1_0_S00_AXI_inst/SensorCtrl_top/OP_model1/data3_reg[0]/D
                            (falling edge-triggered cell FDPE clocked by clk_fpga_2  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_fpga_2 fall@150.000ns - clk_fpga_2 fall@50.000ns)
  Data Path Delay:        1.359ns  (logic 0.542ns (39.881%)  route 0.817ns (60.119%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.219ns = ( 152.219 - 150.000 ) 
    Source Clock Delay      (SCD):    2.470ns = ( 52.470 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.223ns
  Clock Uncertainty:      1.500ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    3.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 fall edge)
                                                     50.000    50.000 f  
    PS7_X0Y0             PS7                          0.000    50.000 f  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.994    50.994    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085    51.079 f  system_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=131, routed)         1.391    52.470    system_i/image_ctl_0/inst/image_ctl_v1_0_S00_AXI_inst/SensorCtrl_top/OP_model1/Clk
    SLICE_X38Y95         FDCE                                         r  system_i/image_ctl_0/inst/image_ctl_v1_0_S00_AXI_inst/SensorCtrl_top/OP_model1/data3_reg[21]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y95         FDCE (Prop_fdce_C_Q)         0.437    52.907 r  system_i/image_ctl_0/inst/image_ctl_v1_0_S00_AXI_inst/SensorCtrl_top/OP_model1/data3_reg[21]/Q
                         net (fo=3, routed)           0.817    53.724    system_i/image_ctl_0/inst/image_ctl_v1_0_S00_AXI_inst/SensorCtrl_top/OP_model1/word3[21]
    SLICE_X39Y92         LUT4 (Prop_lut4_I3_O)        0.105    53.829 r  system_i/image_ctl_0/inst/image_ctl_v1_0_S00_AXI_inst/SensorCtrl_top/OP_model1/data3[0]_i_1/O
                         net (fo=1, routed)           0.000    53.829    system_i/image_ctl_0/inst/image_ctl_v1_0_S00_AXI_inst/SensorCtrl_top/OP_model1/data_next3[0]
    SLICE_X39Y92         FDPE                                         r  system_i/image_ctl_0/inst/image_ctl_v1_0_S00_AXI_inst/SensorCtrl_top/OP_model1/data3_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 fall edge)
                                                    150.000   150.000 f  
    PS7_X0Y0             PS7                          0.000   150.000 f  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.905   150.905    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077   150.982 f  system_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=131, routed)         1.236   152.219    system_i/image_ctl_0/inst/image_ctl_v1_0_S00_AXI_inst/SensorCtrl_top/OP_model1/Clk
    SLICE_X39Y92         FDPE                                         r  system_i/image_ctl_0/inst/image_ctl_v1_0_S00_AXI_inst/SensorCtrl_top/OP_model1/data3_reg[0]/C  (IS_INVERTED)
                         clock pessimism              0.223   152.442    
                         clock uncertainty           -1.500   150.942    
    SLICE_X39Y92         FDPE (Setup_fdpe_C_D)        0.034   150.976    system_i/image_ctl_0/inst/image_ctl_v1_0_S00_AXI_inst/SensorCtrl_top/OP_model1/data3_reg[0]
  -------------------------------------------------------------------
                         required time                        150.976    
                         arrival time                         -53.829    
  -------------------------------------------------------------------
                         slack                                 97.147    

Slack (MET) :             97.149ns  (required time - arrival time)
  Source:                 system_i/image_ctl_0/inst/image_ctl_v1_0_S00_AXI_inst/SensorCtrl_top/OP_model1/data1_reg[28]/C
                            (falling edge-triggered cell FDCE clocked by clk_fpga_2  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            system_i/image_ctl_0/inst/image_ctl_v1_0_S00_AXI_inst/SensorCtrl_top/OP_model1/data1_reg[29]/D
                            (falling edge-triggered cell FDCE clocked by clk_fpga_2  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_fpga_2 fall@150.000ns - clk_fpga_2 fall@50.000ns)
  Data Path Delay:        0.983ns  (logic 0.437ns (44.475%)  route 0.546ns (55.524%))
  Logic Levels:           0  
  Clock Path Skew:        -0.313ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.219ns = ( 152.219 - 150.000 ) 
    Source Clock Delay      (SCD):    2.640ns = ( 52.640 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.108ns
  Clock Uncertainty:      1.500ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    3.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 fall edge)
                                                     50.000    50.000 f  
    PS7_X0Y0             PS7                          0.000    50.000 f  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.994    50.994    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085    51.079 f  system_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=131, routed)         1.561    52.640    system_i/image_ctl_0/inst/image_ctl_v1_0_S00_AXI_inst/SensorCtrl_top/OP_model1/Clk
    SLICE_X36Y100        FDCE                                         r  system_i/image_ctl_0/inst/image_ctl_v1_0_S00_AXI_inst/SensorCtrl_top/OP_model1/data1_reg[28]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y100        FDCE (Prop_fdce_C_Q)         0.437    53.077 r  system_i/image_ctl_0/inst/image_ctl_v1_0_S00_AXI_inst/SensorCtrl_top/OP_model1/data1_reg[28]/Q
                         net (fo=3, routed)           0.546    53.623    system_i/image_ctl_0/inst/image_ctl_v1_0_S00_AXI_inst/SensorCtrl_top/OP_model1/word1[28]
    SLICE_X35Y99         FDCE                                         r  system_i/image_ctl_0/inst/image_ctl_v1_0_S00_AXI_inst/SensorCtrl_top/OP_model1/data1_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 fall edge)
                                                    150.000   150.000 f  
    PS7_X0Y0             PS7                          0.000   150.000 f  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.905   150.905    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077   150.982 f  system_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=131, routed)         1.236   152.219    system_i/image_ctl_0/inst/image_ctl_v1_0_S00_AXI_inst/SensorCtrl_top/OP_model1/Clk
    SLICE_X35Y99         FDCE                                         r  system_i/image_ctl_0/inst/image_ctl_v1_0_S00_AXI_inst/SensorCtrl_top/OP_model1/data1_reg[29]/C  (IS_INVERTED)
                         clock pessimism              0.108   152.327    
                         clock uncertainty           -1.500   150.827    
    SLICE_X35Y99         FDCE (Setup_fdce_C_D)       -0.055   150.772    system_i/image_ctl_0/inst/image_ctl_v1_0_S00_AXI_inst/SensorCtrl_top/OP_model1/data1_reg[29]
  -------------------------------------------------------------------
                         required time                        150.772    
                         arrival time                         -53.623    
  -------------------------------------------------------------------
                         slack                                 97.149    

Slack (MET) :             97.162ns  (required time - arrival time)
  Source:                 system_i/image_ctl_0/inst/image_ctl_v1_0_S00_AXI_inst/SensorCtrl_top/OP_model1/data4_reg[25]/C
                            (falling edge-triggered cell FDPE clocked by clk_fpga_2  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            system_i/image_ctl_0/inst/image_ctl_v1_0_S00_AXI_inst/SensorCtrl_top/OP_model1/data4_reg[26]/D
                            (falling edge-triggered cell FDCE clocked by clk_fpga_2  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_fpga_2 fall@150.000ns - clk_fpga_2 fall@50.000ns)
  Data Path Delay:        1.215ns  (logic 0.402ns (33.094%)  route 0.813ns (66.906%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.373ns = ( 152.373 - 150.000 ) 
    Source Clock Delay      (SCD):    2.470ns = ( 52.470 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.108ns
  Clock Uncertainty:      1.500ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    3.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 fall edge)
                                                     50.000    50.000 f  
    PS7_X0Y0             PS7                          0.000    50.000 f  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.994    50.994    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085    51.079 f  system_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=131, routed)         1.391    52.470    system_i/image_ctl_0/inst/image_ctl_v1_0_S00_AXI_inst/SensorCtrl_top/OP_model1/Clk
    SLICE_X38Y98         FDPE                                         r  system_i/image_ctl_0/inst/image_ctl_v1_0_S00_AXI_inst/SensorCtrl_top/OP_model1/data4_reg[25]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y98         FDPE (Prop_fdpe_C_Q)         0.402    52.872 r  system_i/image_ctl_0/inst/image_ctl_v1_0_S00_AXI_inst/SensorCtrl_top/OP_model1/data4_reg[25]/Q
                         net (fo=2, routed)           0.813    53.685    system_i/image_ctl_0/inst/image_ctl_v1_0_S00_AXI_inst/SensorCtrl_top/OP_model1/word4[25]
    SLICE_X38Y100        FDCE                                         r  system_i/image_ctl_0/inst/image_ctl_v1_0_S00_AXI_inst/SensorCtrl_top/OP_model1/data4_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 fall edge)
                                                    150.000   150.000 f  
    PS7_X0Y0             PS7                          0.000   150.000 f  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.905   150.905    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077   150.982 f  system_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=131, routed)         1.391   152.373    system_i/image_ctl_0/inst/image_ctl_v1_0_S00_AXI_inst/SensorCtrl_top/OP_model1/Clk
    SLICE_X38Y100        FDCE                                         r  system_i/image_ctl_0/inst/image_ctl_v1_0_S00_AXI_inst/SensorCtrl_top/OP_model1/data4_reg[26]/C  (IS_INVERTED)
                         clock pessimism              0.108   152.482    
                         clock uncertainty           -1.500   150.981    
    SLICE_X38Y100        FDCE (Setup_fdce_C_D)       -0.135   150.846    system_i/image_ctl_0/inst/image_ctl_v1_0_S00_AXI_inst/SensorCtrl_top/OP_model1/data4_reg[26]
  -------------------------------------------------------------------
                         required time                        150.846    
                         arrival time                         -53.685    
  -------------------------------------------------------------------
                         slack                                 97.162    

Slack (MET) :             97.193ns  (required time - arrival time)
  Source:                 system_i/image_ctl_0/inst/image_ctl_v1_0_S00_AXI_inst/SensorCtrl_top/OP_model1/data3_reg[25]/C
                            (falling edge-triggered cell FDPE clocked by clk_fpga_2  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            system_i/image_ctl_0/inst/image_ctl_v1_0_S00_AXI_inst/SensorCtrl_top/OP_model1/data3_reg[26]/D
                            (falling edge-triggered cell FDCE clocked by clk_fpga_2  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_fpga_2 fall@150.000ns - clk_fpga_2 fall@50.000ns)
  Data Path Delay:        1.310ns  (logic 0.437ns (33.359%)  route 0.873ns (66.641%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.373ns = ( 152.373 - 150.000 ) 
    Source Clock Delay      (SCD):    2.470ns = ( 52.470 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.108ns
  Clock Uncertainty:      1.500ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    3.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 fall edge)
                                                     50.000    50.000 f  
    PS7_X0Y0             PS7                          0.000    50.000 f  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.994    50.994    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085    51.079 f  system_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=131, routed)         1.391    52.470    system_i/image_ctl_0/inst/image_ctl_v1_0_S00_AXI_inst/SensorCtrl_top/OP_model1/Clk
    SLICE_X38Y98         FDPE                                         r  system_i/image_ctl_0/inst/image_ctl_v1_0_S00_AXI_inst/SensorCtrl_top/OP_model1/data3_reg[25]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y98         FDPE (Prop_fdpe_C_Q)         0.437    52.907 r  system_i/image_ctl_0/inst/image_ctl_v1_0_S00_AXI_inst/SensorCtrl_top/OP_model1/data3_reg[25]/Q
                         net (fo=2, routed)           0.873    53.780    system_i/image_ctl_0/inst/image_ctl_v1_0_S00_AXI_inst/SensorCtrl_top/OP_model1/word3[25]
    SLICE_X38Y100        FDCE                                         r  system_i/image_ctl_0/inst/image_ctl_v1_0_S00_AXI_inst/SensorCtrl_top/OP_model1/data3_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 fall edge)
                                                    150.000   150.000 f  
    PS7_X0Y0             PS7                          0.000   150.000 f  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.905   150.905    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077   150.982 f  system_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=131, routed)         1.391   152.373    system_i/image_ctl_0/inst/image_ctl_v1_0_S00_AXI_inst/SensorCtrl_top/OP_model1/Clk
    SLICE_X38Y100        FDCE                                         r  system_i/image_ctl_0/inst/image_ctl_v1_0_S00_AXI_inst/SensorCtrl_top/OP_model1/data3_reg[26]/C  (IS_INVERTED)
                         clock pessimism              0.108   152.482    
                         clock uncertainty           -1.500   150.981    
    SLICE_X38Y100        FDCE (Setup_fdce_C_D)       -0.008   150.973    system_i/image_ctl_0/inst/image_ctl_v1_0_S00_AXI_inst/SensorCtrl_top/OP_model1/data3_reg[26]
  -------------------------------------------------------------------
                         required time                        150.973    
                         arrival time                         -53.780    
  -------------------------------------------------------------------
                         slack                                 97.193    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 system_i/image_ctl_0/inst/image_ctl_v1_0_S00_AXI_inst/SensorCtrl_top/OP_model1/data4_reg[29]/C
                            (falling edge-triggered cell FDCE clocked by clk_fpga_2  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            system_i/image_ctl_0/inst/image_ctl_v1_0_S00_AXI_inst/SensorCtrl_top/OP_model1/data4_reg[30]/D
                            (falling edge-triggered cell FDPE clocked by clk_fpga_2  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 fall@50.000ns - clk_fpga_2 fall@50.000ns)
  Data Path Delay:        0.278ns  (logic 0.151ns (54.406%)  route 0.127ns (45.593%))
  Logic Levels:           0  
  Clock Path Skew:        0.180ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.192ns = ( 51.192 - 50.000 ) 
    Source Clock Delay      (SCD):    0.977ns = ( 50.977 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 fall edge)
                                                     50.000    50.000 f  
    PS7_X0Y0             PS7                          0.000    50.000 f  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.310    50.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    50.336 f  system_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=131, routed)         0.641    50.977    system_i/image_ctl_0/inst/image_ctl_v1_0_S00_AXI_inst/SensorCtrl_top/OP_model1/Clk
    SLICE_X34Y101        FDCE                                         r  system_i/image_ctl_0/inst/image_ctl_v1_0_S00_AXI_inst/SensorCtrl_top/OP_model1/data4_reg[29]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y101        FDCE (Prop_fdce_C_Q)         0.151    51.128 r  system_i/image_ctl_0/inst/image_ctl_v1_0_S00_AXI_inst/SensorCtrl_top/OP_model1/data4_reg[29]/Q
                         net (fo=2, routed)           0.127    51.255    system_i/image_ctl_0/inst/image_ctl_v1_0_S00_AXI_inst/SensorCtrl_top/OP_model1/word4[29]
    SLICE_X34Y99         FDPE                                         r  system_i/image_ctl_0/inst/image_ctl_v1_0_S00_AXI_inst/SensorCtrl_top/OP_model1/data4_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 fall edge)
                                                     50.000    50.000 f  
    PS7_X0Y0             PS7                          0.000    50.000 f  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.337    50.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    50.366 f  system_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=131, routed)         0.826    51.192    system_i/image_ctl_0/inst/image_ctl_v1_0_S00_AXI_inst/SensorCtrl_top/OP_model1/Clk
    SLICE_X34Y99         FDPE                                         r  system_i/image_ctl_0/inst/image_ctl_v1_0_S00_AXI_inst/SensorCtrl_top/OP_model1/data4_reg[30]/C  (IS_INVERTED)
                         clock pessimism             -0.035    51.157    
    SLICE_X34Y99         FDPE (Hold_fdpe_C_D)         0.013    51.170    system_i/image_ctl_0/inst/image_ctl_v1_0_S00_AXI_inst/SensorCtrl_top/OP_model1/data4_reg[30]
  -------------------------------------------------------------------
                         required time                        -51.170    
                         arrival time                          51.255    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 system_i/image_ctl_0/inst/image_ctl_v1_0_S00_AXI_inst/SensorCtrl_top/OP_model1/data1_reg[0]/C
                            (falling edge-triggered cell FDPE clocked by clk_fpga_2  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            system_i/image_ctl_0/inst/image_ctl_v1_0_S00_AXI_inst/SensorCtrl_top/OP_model1/data1_reg[1]/D
                            (falling edge-triggered cell FDCE clocked by clk_fpga_2  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 fall@50.000ns - clk_fpga_2 fall@50.000ns)
  Data Path Delay:        0.213ns  (logic 0.146ns (68.563%)  route 0.067ns (31.437%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns = ( 51.189 - 50.000 ) 
    Source Clock Delay      (SCD):    0.891ns = ( 50.891 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 fall edge)
                                                     50.000    50.000 f  
    PS7_X0Y0             PS7                          0.000    50.000 f  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.310    50.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    50.336 f  system_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=131, routed)         0.555    50.891    system_i/image_ctl_0/inst/image_ctl_v1_0_S00_AXI_inst/SensorCtrl_top/OP_model1/Clk
    SLICE_X37Y91         FDPE                                         r  system_i/image_ctl_0/inst/image_ctl_v1_0_S00_AXI_inst/SensorCtrl_top/OP_model1/data1_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y91         FDPE (Prop_fdpe_C_Q)         0.146    51.037 r  system_i/image_ctl_0/inst/image_ctl_v1_0_S00_AXI_inst/SensorCtrl_top/OP_model1/data1_reg[0]/Q
                         net (fo=2, routed)           0.067    51.104    system_i/image_ctl_0/inst/image_ctl_v1_0_S00_AXI_inst/SensorCtrl_top/OP_model1/word1[0]
    SLICE_X37Y91         FDCE                                         r  system_i/image_ctl_0/inst/image_ctl_v1_0_S00_AXI_inst/SensorCtrl_top/OP_model1/data1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 fall edge)
                                                     50.000    50.000 f  
    PS7_X0Y0             PS7                          0.000    50.000 f  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.337    50.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    50.366 f  system_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=131, routed)         0.823    51.189    system_i/image_ctl_0/inst/image_ctl_v1_0_S00_AXI_inst/SensorCtrl_top/OP_model1/Clk
    SLICE_X37Y91         FDCE                                         r  system_i/image_ctl_0/inst/image_ctl_v1_0_S00_AXI_inst/SensorCtrl_top/OP_model1/data1_reg[1]/C  (IS_INVERTED)
                         clock pessimism             -0.298    50.891    
    SLICE_X37Y91         FDCE (Hold_fdce_C_D)         0.082    50.973    system_i/image_ctl_0/inst/image_ctl_v1_0_S00_AXI_inst/SensorCtrl_top/OP_model1/data1_reg[1]
  -------------------------------------------------------------------
                         required time                        -50.973    
                         arrival time                          51.104    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 system_i/image_ctl_0/inst/image_ctl_v1_0_S00_AXI_inst/SensorCtrl_top/OP_model1/data2_reg[9]/C
                            (falling edge-triggered cell FDPE clocked by clk_fpga_2  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            system_i/image_ctl_0/inst/image_ctl_v1_0_S00_AXI_inst/SensorCtrl_top/OP_model1/data2_reg[10]/D
                            (falling edge-triggered cell FDCE clocked by clk_fpga_2  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 fall@50.000ns - clk_fpga_2 fall@50.000ns)
  Data Path Delay:        0.251ns  (logic 0.146ns (58.271%)  route 0.105ns (41.729%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns = ( 51.189 - 50.000 ) 
    Source Clock Delay      (SCD):    0.891ns = ( 50.891 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 fall edge)
                                                     50.000    50.000 f  
    PS7_X0Y0             PS7                          0.000    50.000 f  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.310    50.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    50.336 f  system_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=131, routed)         0.555    50.891    system_i/image_ctl_0/inst/image_ctl_v1_0_S00_AXI_inst/SensorCtrl_top/OP_model1/Clk
    SLICE_X41Y90         FDPE                                         r  system_i/image_ctl_0/inst/image_ctl_v1_0_S00_AXI_inst/SensorCtrl_top/OP_model1/data2_reg[9]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y90         FDPE (Prop_fdpe_C_Q)         0.146    51.037 r  system_i/image_ctl_0/inst/image_ctl_v1_0_S00_AXI_inst/SensorCtrl_top/OP_model1/data2_reg[9]/Q
                         net (fo=2, routed)           0.105    51.141    system_i/image_ctl_0/inst/image_ctl_v1_0_S00_AXI_inst/SensorCtrl_top/OP_model1/word2[9]
    SLICE_X42Y90         FDCE                                         r  system_i/image_ctl_0/inst/image_ctl_v1_0_S00_AXI_inst/SensorCtrl_top/OP_model1/data2_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 fall edge)
                                                     50.000    50.000 f  
    PS7_X0Y0             PS7                          0.000    50.000 f  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.337    50.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    50.366 f  system_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=131, routed)         0.823    51.189    system_i/image_ctl_0/inst/image_ctl_v1_0_S00_AXI_inst/SensorCtrl_top/OP_model1/Clk
    SLICE_X42Y90         FDCE                                         r  system_i/image_ctl_0/inst/image_ctl_v1_0_S00_AXI_inst/SensorCtrl_top/OP_model1/data2_reg[10]/C  (IS_INVERTED)
                         clock pessimism             -0.282    50.907    
    SLICE_X42Y90         FDCE (Hold_fdce_C_D)         0.080    50.987    system_i/image_ctl_0/inst/image_ctl_v1_0_S00_AXI_inst/SensorCtrl_top/OP_model1/data2_reg[10]
  -------------------------------------------------------------------
                         required time                        -50.987    
                         arrival time                          51.141    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 system_i/image_ctl_0/inst/image_ctl_v1_0_S00_AXI_inst/SensorCtrl_top/OP_model1/data1_reg[28]/C
                            (falling edge-triggered cell FDCE clocked by clk_fpga_2  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            system_i/image_ctl_0/inst/image_ctl_v1_0_S00_AXI_inst/SensorCtrl_top/OP_model1/data1_reg[29]/D
                            (falling edge-triggered cell FDCE clocked by clk_fpga_2  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 fall@50.000ns - clk_fpga_2 fall@50.000ns)
  Data Path Delay:        0.411ns  (logic 0.167ns (40.676%)  route 0.244ns (59.325%))
  Logic Levels:           0  
  Clock Path Skew:        0.182ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.192ns = ( 51.192 - 50.000 ) 
    Source Clock Delay      (SCD):    0.975ns = ( 50.975 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 fall edge)
                                                     50.000    50.000 f  
    PS7_X0Y0             PS7                          0.000    50.000 f  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.310    50.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    50.336 f  system_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=131, routed)         0.639    50.975    system_i/image_ctl_0/inst/image_ctl_v1_0_S00_AXI_inst/SensorCtrl_top/OP_model1/Clk
    SLICE_X36Y100        FDCE                                         r  system_i/image_ctl_0/inst/image_ctl_v1_0_S00_AXI_inst/SensorCtrl_top/OP_model1/data1_reg[28]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y100        FDCE (Prop_fdce_C_Q)         0.167    51.142 r  system_i/image_ctl_0/inst/image_ctl_v1_0_S00_AXI_inst/SensorCtrl_top/OP_model1/data1_reg[28]/Q
                         net (fo=3, routed)           0.244    51.386    system_i/image_ctl_0/inst/image_ctl_v1_0_S00_AXI_inst/SensorCtrl_top/OP_model1/word1[28]
    SLICE_X35Y99         FDCE                                         r  system_i/image_ctl_0/inst/image_ctl_v1_0_S00_AXI_inst/SensorCtrl_top/OP_model1/data1_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 fall edge)
                                                     50.000    50.000 f  
    PS7_X0Y0             PS7                          0.000    50.000 f  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.337    50.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    50.366 f  system_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=131, routed)         0.826    51.192    system_i/image_ctl_0/inst/image_ctl_v1_0_S00_AXI_inst/SensorCtrl_top/OP_model1/Clk
    SLICE_X35Y99         FDCE                                         r  system_i/image_ctl_0/inst/image_ctl_v1_0_S00_AXI_inst/SensorCtrl_top/OP_model1/data1_reg[29]/C  (IS_INVERTED)
                         clock pessimism             -0.035    51.157    
    SLICE_X35Y99         FDCE (Hold_fdce_C_D)         0.073    51.230    system_i/image_ctl_0/inst/image_ctl_v1_0_S00_AXI_inst/SensorCtrl_top/OP_model1/data1_reg[29]
  -------------------------------------------------------------------
                         required time                        -51.230    
                         arrival time                          51.386    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 system_i/image_ctl_0/inst/image_ctl_v1_0_S00_AXI_inst/SensorCtrl_top/OP_model1/data1_reg[21]/C
                            (falling edge-triggered cell FDPE clocked by clk_fpga_2  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            system_i/image_ctl_0/inst/image_ctl_v1_0_S00_AXI_inst/SensorCtrl_top/OP_model1/data1_reg[22]/D
                            (falling edge-triggered cell FDCE clocked by clk_fpga_2  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 fall@50.000ns - clk_fpga_2 fall@50.000ns)
  Data Path Delay:        0.226ns  (logic 0.167ns (73.929%)  route 0.059ns (26.071%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns = ( 51.190 - 50.000 ) 
    Source Clock Delay      (SCD):    0.892ns = ( 50.892 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 fall edge)
                                                     50.000    50.000 f  
    PS7_X0Y0             PS7                          0.000    50.000 f  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.310    50.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    50.336 f  system_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=131, routed)         0.556    50.892    system_i/image_ctl_0/inst/image_ctl_v1_0_S00_AXI_inst/SensorCtrl_top/OP_model1/Clk
    SLICE_X38Y95         FDPE                                         r  system_i/image_ctl_0/inst/image_ctl_v1_0_S00_AXI_inst/SensorCtrl_top/OP_model1/data1_reg[21]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y95         FDPE (Prop_fdpe_C_Q)         0.167    51.059 r  system_i/image_ctl_0/inst/image_ctl_v1_0_S00_AXI_inst/SensorCtrl_top/OP_model1/data1_reg[21]/Q
                         net (fo=2, routed)           0.059    51.117    system_i/image_ctl_0/inst/image_ctl_v1_0_S00_AXI_inst/SensorCtrl_top/OP_model1/word1[21]
    SLICE_X39Y95         FDCE                                         r  system_i/image_ctl_0/inst/image_ctl_v1_0_S00_AXI_inst/SensorCtrl_top/OP_model1/data1_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 fall edge)
                                                     50.000    50.000 f  
    PS7_X0Y0             PS7                          0.000    50.000 f  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.337    50.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    50.366 f  system_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=131, routed)         0.824    51.190    system_i/image_ctl_0/inst/image_ctl_v1_0_S00_AXI_inst/SensorCtrl_top/OP_model1/Clk
    SLICE_X39Y95         FDCE                                         r  system_i/image_ctl_0/inst/image_ctl_v1_0_S00_AXI_inst/SensorCtrl_top/OP_model1/data1_reg[22]/C  (IS_INVERTED)
                         clock pessimism             -0.285    50.905    
    SLICE_X39Y95         FDCE (Hold_fdce_C_D)         0.054    50.959    system_i/image_ctl_0/inst/image_ctl_v1_0_S00_AXI_inst/SensorCtrl_top/OP_model1/data1_reg[22]
  -------------------------------------------------------------------
                         required time                        -50.959    
                         arrival time                          51.117    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 system_i/image_ctl_0/inst/image_ctl_v1_0_S00_AXI_inst/SensorCtrl_top/OP_model1/data3_reg[25]/C
                            (falling edge-triggered cell FDPE clocked by clk_fpga_2  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            system_i/image_ctl_0/inst/image_ctl_v1_0_S00_AXI_inst/SensorCtrl_top/OP_model1/data3_reg[26]/D
                            (falling edge-triggered cell FDCE clocked by clk_fpga_2  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 fall@50.000ns - clk_fpga_2 fall@50.000ns)
  Data Path Delay:        0.578ns  (logic 0.167ns (28.892%)  route 0.411ns (71.108%))
  Logic Levels:           0  
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.277ns = ( 51.277 - 50.000 ) 
    Source Clock Delay      (SCD):    0.893ns = ( 50.893 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 fall edge)
                                                     50.000    50.000 f  
    PS7_X0Y0             PS7                          0.000    50.000 f  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.310    50.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    50.336 f  system_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=131, routed)         0.557    50.893    system_i/image_ctl_0/inst/image_ctl_v1_0_S00_AXI_inst/SensorCtrl_top/OP_model1/Clk
    SLICE_X38Y98         FDPE                                         r  system_i/image_ctl_0/inst/image_ctl_v1_0_S00_AXI_inst/SensorCtrl_top/OP_model1/data3_reg[25]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y98         FDPE (Prop_fdpe_C_Q)         0.167    51.060 r  system_i/image_ctl_0/inst/image_ctl_v1_0_S00_AXI_inst/SensorCtrl_top/OP_model1/data3_reg[25]/Q
                         net (fo=2, routed)           0.411    51.471    system_i/image_ctl_0/inst/image_ctl_v1_0_S00_AXI_inst/SensorCtrl_top/OP_model1/word3[25]
    SLICE_X38Y100        FDCE                                         r  system_i/image_ctl_0/inst/image_ctl_v1_0_S00_AXI_inst/SensorCtrl_top/OP_model1/data3_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 fall edge)
                                                     50.000    50.000 f  
    PS7_X0Y0             PS7                          0.000    50.000 f  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.337    50.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    50.366 f  system_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=131, routed)         0.911    51.277    system_i/image_ctl_0/inst/image_ctl_v1_0_S00_AXI_inst/SensorCtrl_top/OP_model1/Clk
    SLICE_X38Y100        FDCE                                         r  system_i/image_ctl_0/inst/image_ctl_v1_0_S00_AXI_inst/SensorCtrl_top/OP_model1/data3_reg[26]/C  (IS_INVERTED)
                         clock pessimism             -0.035    51.242    
    SLICE_X38Y100        FDCE (Hold_fdce_C_D)         0.067    51.309    system_i/image_ctl_0/inst/image_ctl_v1_0_S00_AXI_inst/SensorCtrl_top/OP_model1/data3_reg[26]
  -------------------------------------------------------------------
                         required time                        -51.309    
                         arrival time                          51.471    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 system_i/image_ctl_0/inst/image_ctl_v1_0_S00_AXI_inst/SensorCtrl_top/OP_model1/data2_reg[29]/C
                            (falling edge-triggered cell FDCE clocked by clk_fpga_2  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            system_i/image_ctl_0/inst/image_ctl_v1_0_S00_AXI_inst/SensorCtrl_top/OP_model1/data2_reg[30]/D
                            (falling edge-triggered cell FDCE clocked by clk_fpga_2  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 fall@50.000ns - clk_fpga_2 fall@50.000ns)
  Data Path Delay:        0.399ns  (logic 0.167ns (41.902%)  route 0.232ns (58.098%))
  Logic Levels:           0  
  Clock Path Skew:        0.180ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.192ns = ( 51.192 - 50.000 ) 
    Source Clock Delay      (SCD):    0.977ns = ( 50.977 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 fall edge)
                                                     50.000    50.000 f  
    PS7_X0Y0             PS7                          0.000    50.000 f  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.310    50.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    50.336 f  system_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=131, routed)         0.641    50.977    system_i/image_ctl_0/inst/image_ctl_v1_0_S00_AXI_inst/SensorCtrl_top/OP_model1/Clk
    SLICE_X34Y101        FDCE                                         r  system_i/image_ctl_0/inst/image_ctl_v1_0_S00_AXI_inst/SensorCtrl_top/OP_model1/data2_reg[29]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y101        FDCE (Prop_fdce_C_Q)         0.167    51.144 r  system_i/image_ctl_0/inst/image_ctl_v1_0_S00_AXI_inst/SensorCtrl_top/OP_model1/data2_reg[29]/Q
                         net (fo=2, routed)           0.232    51.376    system_i/image_ctl_0/inst/image_ctl_v1_0_S00_AXI_inst/SensorCtrl_top/OP_model1/word2[29]
    SLICE_X34Y99         FDCE                                         r  system_i/image_ctl_0/inst/image_ctl_v1_0_S00_AXI_inst/SensorCtrl_top/OP_model1/data2_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 fall edge)
                                                     50.000    50.000 f  
    PS7_X0Y0             PS7                          0.000    50.000 f  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.337    50.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    50.366 f  system_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=131, routed)         0.826    51.192    system_i/image_ctl_0/inst/image_ctl_v1_0_S00_AXI_inst/SensorCtrl_top/OP_model1/Clk
    SLICE_X34Y99         FDCE                                         r  system_i/image_ctl_0/inst/image_ctl_v1_0_S00_AXI_inst/SensorCtrl_top/OP_model1/data2_reg[30]/C  (IS_INVERTED)
                         clock pessimism             -0.035    51.157    
    SLICE_X34Y99         FDCE (Hold_fdce_C_D)         0.056    51.213    system_i/image_ctl_0/inst/image_ctl_v1_0_S00_AXI_inst/SensorCtrl_top/OP_model1/data2_reg[30]
  -------------------------------------------------------------------
                         required time                        -51.213    
                         arrival time                          51.376    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 system_i/image_ctl_0/inst/image_ctl_v1_0_S00_AXI_inst/SensorCtrl_top/OP_model1/data2_reg[17]/C
                            (falling edge-triggered cell FDCE clocked by clk_fpga_2  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            system_i/image_ctl_0/inst/image_ctl_v1_0_S00_AXI_inst/SensorCtrl_top/OP_model1/data2_reg[18]/D
                            (falling edge-triggered cell FDPE clocked by clk_fpga_2  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 fall@50.000ns - clk_fpga_2 fall@50.000ns)
  Data Path Delay:        0.281ns  (logic 0.146ns (51.885%)  route 0.135ns (48.115%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns = ( 51.190 - 50.000 ) 
    Source Clock Delay      (SCD):    0.892ns = ( 50.892 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 fall edge)
                                                     50.000    50.000 f  
    PS7_X0Y0             PS7                          0.000    50.000 f  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.310    50.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    50.336 f  system_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=131, routed)         0.556    50.892    system_i/image_ctl_0/inst/image_ctl_v1_0_S00_AXI_inst/SensorCtrl_top/OP_model1/Clk
    SLICE_X44Y94         FDCE                                         r  system_i/image_ctl_0/inst/image_ctl_v1_0_S00_AXI_inst/SensorCtrl_top/OP_model1/data2_reg[17]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y94         FDCE (Prop_fdce_C_Q)         0.146    51.038 r  system_i/image_ctl_0/inst/image_ctl_v1_0_S00_AXI_inst/SensorCtrl_top/OP_model1/data2_reg[17]/Q
                         net (fo=3, routed)           0.135    51.173    system_i/image_ctl_0/inst/image_ctl_v1_0_S00_AXI_inst/SensorCtrl_top/OP_model1/word2[17]
    SLICE_X42Y94         FDPE                                         r  system_i/image_ctl_0/inst/image_ctl_v1_0_S00_AXI_inst/SensorCtrl_top/OP_model1/data2_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 fall edge)
                                                     50.000    50.000 f  
    PS7_X0Y0             PS7                          0.000    50.000 f  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.337    50.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    50.366 f  system_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=131, routed)         0.824    51.190    system_i/image_ctl_0/inst/image_ctl_v1_0_S00_AXI_inst/SensorCtrl_top/OP_model1/Clk
    SLICE_X42Y94         FDPE                                         r  system_i/image_ctl_0/inst/image_ctl_v1_0_S00_AXI_inst/SensorCtrl_top/OP_model1/data2_reg[18]/C  (IS_INVERTED)
                         clock pessimism             -0.264    50.926    
    SLICE_X42Y94         FDPE (Hold_fdpe_C_D)         0.080    51.006    system_i/image_ctl_0/inst/image_ctl_v1_0_S00_AXI_inst/SensorCtrl_top/OP_model1/data2_reg[18]
  -------------------------------------------------------------------
                         required time                        -51.006    
                         arrival time                          51.173    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 system_i/image_ctl_0/inst/image_ctl_v1_0_S00_AXI_inst/SensorCtrl_top/OP_model1/data4_reg[25]/C
                            (falling edge-triggered cell FDPE clocked by clk_fpga_2  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            system_i/image_ctl_0/inst/image_ctl_v1_0_S00_AXI_inst/SensorCtrl_top/OP_model1/data4_reg[26]/D
                            (falling edge-triggered cell FDCE clocked by clk_fpga_2  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 fall@50.000ns - clk_fpga_2 fall@50.000ns)
  Data Path Delay:        0.532ns  (logic 0.151ns (28.398%)  route 0.381ns (71.602%))
  Logic Levels:           0  
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.277ns = ( 51.277 - 50.000 ) 
    Source Clock Delay      (SCD):    0.893ns = ( 50.893 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 fall edge)
                                                     50.000    50.000 f  
    PS7_X0Y0             PS7                          0.000    50.000 f  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.310    50.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    50.336 f  system_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=131, routed)         0.557    50.893    system_i/image_ctl_0/inst/image_ctl_v1_0_S00_AXI_inst/SensorCtrl_top/OP_model1/Clk
    SLICE_X38Y98         FDPE                                         r  system_i/image_ctl_0/inst/image_ctl_v1_0_S00_AXI_inst/SensorCtrl_top/OP_model1/data4_reg[25]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y98         FDPE (Prop_fdpe_C_Q)         0.151    51.044 r  system_i/image_ctl_0/inst/image_ctl_v1_0_S00_AXI_inst/SensorCtrl_top/OP_model1/data4_reg[25]/Q
                         net (fo=2, routed)           0.381    51.424    system_i/image_ctl_0/inst/image_ctl_v1_0_S00_AXI_inst/SensorCtrl_top/OP_model1/word4[25]
    SLICE_X38Y100        FDCE                                         r  system_i/image_ctl_0/inst/image_ctl_v1_0_S00_AXI_inst/SensorCtrl_top/OP_model1/data4_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 fall edge)
                                                     50.000    50.000 f  
    PS7_X0Y0             PS7                          0.000    50.000 f  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.337    50.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    50.366 f  system_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=131, routed)         0.911    51.277    system_i/image_ctl_0/inst/image_ctl_v1_0_S00_AXI_inst/SensorCtrl_top/OP_model1/Clk
    SLICE_X38Y100        FDCE                                         r  system_i/image_ctl_0/inst/image_ctl_v1_0_S00_AXI_inst/SensorCtrl_top/OP_model1/data4_reg[26]/C  (IS_INVERTED)
                         clock pessimism             -0.035    51.242    
    SLICE_X38Y100        FDCE (Hold_fdce_C_D)         0.014    51.256    system_i/image_ctl_0/inst/image_ctl_v1_0_S00_AXI_inst/SensorCtrl_top/OP_model1/data4_reg[26]
  -------------------------------------------------------------------
                         required time                        -51.256    
                         arrival time                          51.424    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 system_i/image_ctl_0/inst/image_ctl_v1_0_S00_AXI_inst/SensorCtrl_top/OP_model1/data3_reg[15]/C
                            (falling edge-triggered cell FDPE clocked by clk_fpga_2  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            system_i/image_ctl_0/inst/image_ctl_v1_0_S00_AXI_inst/SensorCtrl_top/OP_model1/data3_reg[16]/D
                            (falling edge-triggered cell FDCE clocked by clk_fpga_2  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 fall@50.000ns - clk_fpga_2 fall@50.000ns)
  Data Path Delay:        0.266ns  (logic 0.146ns (54.884%)  route 0.120ns (45.117%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns = ( 51.190 - 50.000 ) 
    Source Clock Delay      (SCD):    0.892ns = ( 50.892 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 fall edge)
                                                     50.000    50.000 f  
    PS7_X0Y0             PS7                          0.000    50.000 f  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.310    50.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    50.336 f  system_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=131, routed)         0.556    50.892    system_i/image_ctl_0/inst/image_ctl_v1_0_S00_AXI_inst/SensorCtrl_top/OP_model1/Clk
    SLICE_X45Y93         FDPE                                         r  system_i/image_ctl_0/inst/image_ctl_v1_0_S00_AXI_inst/SensorCtrl_top/OP_model1/data3_reg[15]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y93         FDPE (Prop_fdpe_C_Q)         0.146    51.038 r  system_i/image_ctl_0/inst/image_ctl_v1_0_S00_AXI_inst/SensorCtrl_top/OP_model1/data3_reg[15]/Q
                         net (fo=2, routed)           0.120    51.158    system_i/image_ctl_0/inst/image_ctl_v1_0_S00_AXI_inst/SensorCtrl_top/OP_model1/word3[15]
    SLICE_X44Y93         FDCE                                         r  system_i/image_ctl_0/inst/image_ctl_v1_0_S00_AXI_inst/SensorCtrl_top/OP_model1/data3_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 fall edge)
                                                     50.000    50.000 f  
    PS7_X0Y0             PS7                          0.000    50.000 f  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.337    50.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    50.366 f  system_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=131, routed)         0.824    51.190    system_i/image_ctl_0/inst/image_ctl_v1_0_S00_AXI_inst/SensorCtrl_top/OP_model1/Clk
    SLICE_X44Y93         FDCE                                         r  system_i/image_ctl_0/inst/image_ctl_v1_0_S00_AXI_inst/SensorCtrl_top/OP_model1/data3_reg[16]/C  (IS_INVERTED)
                         clock pessimism             -0.285    50.905    
    SLICE_X44Y93         FDCE (Hold_fdce_C_D)         0.083    50.988    system_i/image_ctl_0/inst/image_ctl_v1_0_S00_AXI_inst/SensorCtrl_top/OP_model1/data3_reg[16]
  -------------------------------------------------------------------
                         required time                        -50.988    
                         arrival time                          51.158    
  -------------------------------------------------------------------
                         slack                                  0.170    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_2
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { system_i/processing_system7_0/inst/PS7_i/FCLKCLK[2] }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            1.592         100.000     98.408     BUFGCTRL_X0Y17  system_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/I
Min Period        n/a     FDCE/C   n/a            1.000         100.000     99.000     SLICE_X38Y100   system_i/image_ctl_0/inst/image_ctl_v1_0_S00_AXI_inst/SensorCtrl_top/OP_model1/data4_reg[26]/C
Min Period        n/a     FDPE/C   n/a            1.000         100.000     99.000     SLICE_X36Y100   system_i/image_ctl_0/inst/image_ctl_v1_0_S00_AXI_inst/SensorCtrl_top/OP_model1/data4_reg[27]/C
Min Period        n/a     FDCE/C   n/a            1.000         100.000     99.000     SLICE_X34Y101   system_i/image_ctl_0/inst/image_ctl_v1_0_S00_AXI_inst/SensorCtrl_top/OP_model1/data4_reg[28]/C
Min Period        n/a     FDCE/C   n/a            1.000         100.000     99.000     SLICE_X34Y101   system_i/image_ctl_0/inst/image_ctl_v1_0_S00_AXI_inst/SensorCtrl_top/OP_model1/data4_reg[29]/C
Min Period        n/a     FDCE/C   n/a            1.000         100.000     99.000     SLICE_X38Y90    system_i/image_ctl_0/inst/image_ctl_v1_0_S00_AXI_inst/SensorCtrl_top/OP_model1/data4_reg[2]/C
Min Period        n/a     FDPE/C   n/a            1.000         100.000     99.000     SLICE_X34Y99    system_i/image_ctl_0/inst/image_ctl_v1_0_S00_AXI_inst/SensorCtrl_top/OP_model1/data4_reg[30]/C
Min Period        n/a     FDCE/C   n/a            1.000         100.000     99.000     SLICE_X34Y99    system_i/image_ctl_0/inst/image_ctl_v1_0_S00_AXI_inst/SensorCtrl_top/OP_model1/data4_reg[31]/C
Min Period        n/a     FDCE/C   n/a            1.000         100.000     99.000     SLICE_X39Y92    system_i/image_ctl_0/inst/image_ctl_v1_0_S00_AXI_inst/SensorCtrl_top/OP_model1/data4_reg[3]/C
Min Period        n/a     FDPE/C   n/a            1.000         100.000     99.000     SLICE_X36Y92    system_i/image_ctl_0/inst/image_ctl_v1_0_S00_AXI_inst/SensorCtrl_top/OP_model1/data4_reg[4]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X38Y100   system_i/image_ctl_0/inst/image_ctl_v1_0_S00_AXI_inst/SensorCtrl_top/OP_model1/data4_reg[26]/C
Low Pulse Width   Slow    FDPE/C   n/a            0.500         50.000      49.500     SLICE_X36Y100   system_i/image_ctl_0/inst/image_ctl_v1_0_S00_AXI_inst/SensorCtrl_top/OP_model1/data4_reg[27]/C
Low Pulse Width   Slow    FDPE/C   n/a            0.500         50.000      49.500     SLICE_X34Y99    system_i/image_ctl_0/inst/image_ctl_v1_0_S00_AXI_inst/SensorCtrl_top/OP_model1/data4_reg[30]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X34Y99    system_i/image_ctl_0/inst/image_ctl_v1_0_S00_AXI_inst/SensorCtrl_top/OP_model1/data4_reg[31]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X39Y92    system_i/image_ctl_0/inst/image_ctl_v1_0_S00_AXI_inst/SensorCtrl_top/OP_model1/data4_reg[3]/C
Low Pulse Width   Slow    FDPE/C   n/a            0.500         50.000      49.500     SLICE_X36Y92    system_i/image_ctl_0/inst/image_ctl_v1_0_S00_AXI_inst/SensorCtrl_top/OP_model1/data4_reg[4]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X39Y92    system_i/image_ctl_0/inst/image_ctl_v1_0_S00_AXI_inst/SensorCtrl_top/OP_model1/data4_reg[5]/C
Low Pulse Width   Slow    FDPE/C   n/a            0.500         50.000      49.500     SLICE_X39Y92    system_i/image_ctl_0/inst/image_ctl_v1_0_S00_AXI_inst/SensorCtrl_top/OP_model1/data4_reg[6]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X39Y92    system_i/image_ctl_0/inst/image_ctl_v1_0_S00_AXI_inst/SensorCtrl_top/OP_model1/data4_reg[7]/C
Low Pulse Width   Slow    FDPE/C   n/a            0.500         50.000      49.500     SLICE_X39Y92    system_i/image_ctl_0/inst/image_ctl_v1_0_S00_AXI_inst/SensorCtrl_top/OP_model1/data4_reg[8]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X38Y100   system_i/image_ctl_0/inst/image_ctl_v1_0_S00_AXI_inst/SensorCtrl_top/OP_model1/data4_reg[26]/C
High Pulse Width  Fast    FDPE/C   n/a            0.500         50.000      49.500     SLICE_X36Y100   system_i/image_ctl_0/inst/image_ctl_v1_0_S00_AXI_inst/SensorCtrl_top/OP_model1/data4_reg[27]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X38Y90    system_i/image_ctl_0/inst/image_ctl_v1_0_S00_AXI_inst/SensorCtrl_top/OP_model1/data4_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X40Y87    system_i/image_ctl_0/inst/image_ctl_v1_0_S00_AXI_inst/SensorCtrl_top/En_Data_Out_r_reg/C
High Pulse Width  Slow    FDPE/C   n/a            0.500         50.000      49.500     SLICE_X37Y91    system_i/image_ctl_0/inst/image_ctl_v1_0_S00_AXI_inst/SensorCtrl_top/OP_model1/data1_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X37Y91    system_i/image_ctl_0/inst/image_ctl_v1_0_S00_AXI_inst/SensorCtrl_top/OP_model1/data1_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X39Y98    system_i/image_ctl_0/inst/image_ctl_v1_0_S00_AXI_inst/SensorCtrl_top/OP_model1/data1_reg[23]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X38Y98    system_i/image_ctl_0/inst/image_ctl_v1_0_S00_AXI_inst/SensorCtrl_top/OP_model1/data1_reg[24]/C
High Pulse Width  Fast    FDPE/C   n/a            0.500         50.000      49.500     SLICE_X39Y100   system_i/image_ctl_0/inst/image_ctl_v1_0_S00_AXI_inst/SensorCtrl_top/OP_model1/data1_reg[25]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X38Y100   system_i/image_ctl_0/inst/image_ctl_v1_0_S00_AXI_inst/SensorCtrl_top/OP_model1/data1_reg[26]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_2
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        5.761ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.244ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.761ns  (required time - arrival time)
  Source:                 system_i/image_ctl_0/inst/image_ctl_v1_0_S00_AXI_inst/SensorCtrl_top/OP_model1/data3_reg[28]/C
                            (falling edge-triggered cell FDPE clocked by clk_fpga_2  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            system_i/image_ctl_0/inst/image_ctl_v1_0_S00_AXI_inst/axi_rdata_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@60.000ns - clk_fpga_2 fall@50.000ns)
  Data Path Delay:        2.318ns  (logic 0.976ns (42.097%)  route 1.342ns (57.903%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.422ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.219ns = ( 62.219 - 60.000 ) 
    Source Clock Delay      (SCD):    2.641ns = ( 52.641 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      1.530ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    3.059ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 fall edge)
                                                     50.000    50.000 f  
    PS7_X0Y0             PS7                          0.000    50.000 f  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.994    50.994    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085    51.079 f  system_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=131, routed)         1.562    52.641    system_i/image_ctl_0/inst/image_ctl_v1_0_S00_AXI_inst/SensorCtrl_top/OP_model1/Clk
    SLICE_X34Y101        FDPE                                         r  system_i/image_ctl_0/inst/image_ctl_v1_0_S00_AXI_inst/SensorCtrl_top/OP_model1/data3_reg[28]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y101        FDPE (Prop_fdpe_C_Q)         0.437    53.078 r  system_i/image_ctl_0/inst/image_ctl_v1_0_S00_AXI_inst/SensorCtrl_top/OP_model1/data3_reg[28]/Q
                         net (fo=2, routed)           0.898    53.976    system_i/image_ctl_0/inst/image_ctl_v1_0_S00_AXI_inst/word3[28]
    SLICE_X35Y101        LUT6 (Prop_lut6_I1_O)        0.105    54.081 r  system_i/image_ctl_0/inst/image_ctl_v1_0_S00_AXI_inst/axi_rdata[28]_i_11/O
                         net (fo=1, routed)           0.000    54.081    system_i/image_ctl_0/inst/image_ctl_v1_0_S00_AXI_inst/axi_rdata[28]_i_11_n_0
    SLICE_X35Y101        MUXF7 (Prop_muxf7_I1_O)      0.182    54.263 r  system_i/image_ctl_0/inst/image_ctl_v1_0_S00_AXI_inst/axi_rdata_reg[28]_i_5/O
                         net (fo=1, routed)           0.444    54.707    system_i/image_ctl_0/inst/image_ctl_v1_0_S00_AXI_inst/axi_rdata_reg[28]_i_5_n_0
    SLICE_X35Y98         LUT6 (Prop_lut6_I5_O)        0.252    54.959 r  system_i/image_ctl_0/inst/image_ctl_v1_0_S00_AXI_inst/axi_rdata[28]_i_1/O
                         net (fo=1, routed)           0.000    54.959    system_i/image_ctl_0/inst/image_ctl_v1_0_S00_AXI_inst/reg_data_out[28]
    SLICE_X35Y98         FDRE                                         r  system_i/image_ctl_0/inst/image_ctl_v1_0_S00_AXI_inst/axi_rdata_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     60.000    60.000 r  
    PS7_X0Y0             PS7                          0.000    60.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905    60.905    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    60.982 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=931, routed)         1.236    62.219    system_i/image_ctl_0/inst/image_ctl_v1_0_S00_AXI_inst/S_AXI_ACLK
    SLICE_X35Y98         FDRE                                         r  system_i/image_ctl_0/inst/image_ctl_v1_0_S00_AXI_inst/axi_rdata_reg[28]/C
                         clock pessimism              0.000    62.219    
                         clock uncertainty           -1.530    60.688    
    SLICE_X35Y98         FDRE (Setup_fdre_C_D)        0.032    60.720    system_i/image_ctl_0/inst/image_ctl_v1_0_S00_AXI_inst/axi_rdata_reg[28]
  -------------------------------------------------------------------
                         required time                         60.720    
                         arrival time                         -54.959    
  -------------------------------------------------------------------
                         slack                                  5.761    

Slack (MET) :             5.803ns  (required time - arrival time)
  Source:                 system_i/image_ctl_0/inst/image_ctl_v1_0_S00_AXI_inst/SensorCtrl_top/OP_model1/data3_reg[29]/C
                            (falling edge-triggered cell FDCE clocked by clk_fpga_2  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            system_i/image_ctl_0/inst/image_ctl_v1_0_S00_AXI_inst/axi_rdata_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@60.000ns - clk_fpga_2 fall@50.000ns)
  Data Path Delay:        2.319ns  (logic 0.961ns (41.441%)  route 1.358ns (58.559%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.422ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.219ns = ( 62.219 - 60.000 ) 
    Source Clock Delay      (SCD):    2.641ns = ( 52.641 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      1.530ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    3.059ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 fall edge)
                                                     50.000    50.000 f  
    PS7_X0Y0             PS7                          0.000    50.000 f  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.994    50.994    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085    51.079 f  system_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=131, routed)         1.562    52.641    system_i/image_ctl_0/inst/image_ctl_v1_0_S00_AXI_inst/SensorCtrl_top/OP_model1/Clk
    SLICE_X34Y101        FDCE                                         r  system_i/image_ctl_0/inst/image_ctl_v1_0_S00_AXI_inst/SensorCtrl_top/OP_model1/data3_reg[29]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y101        FDCE (Prop_fdce_C_Q)         0.437    53.078 r  system_i/image_ctl_0/inst/image_ctl_v1_0_S00_AXI_inst/SensorCtrl_top/OP_model1/data3_reg[29]/Q
                         net (fo=2, routed)           0.899    53.977    system_i/image_ctl_0/inst/image_ctl_v1_0_S00_AXI_inst/word3[29]
    SLICE_X34Y100        LUT6 (Prop_lut6_I1_O)        0.105    54.082 r  system_i/image_ctl_0/inst/image_ctl_v1_0_S00_AXI_inst/axi_rdata[29]_i_11/O
                         net (fo=1, routed)           0.000    54.082    system_i/image_ctl_0/inst/image_ctl_v1_0_S00_AXI_inst/axi_rdata[29]_i_11_n_0
    SLICE_X34Y100        MUXF7 (Prop_muxf7_I1_O)      0.178    54.260 r  system_i/image_ctl_0/inst/image_ctl_v1_0_S00_AXI_inst/axi_rdata_reg[29]_i_5/O
                         net (fo=1, routed)           0.459    54.719    system_i/image_ctl_0/inst/image_ctl_v1_0_S00_AXI_inst/axi_rdata_reg[29]_i_5_n_0
    SLICE_X34Y97         LUT6 (Prop_lut6_I5_O)        0.241    54.960 r  system_i/image_ctl_0/inst/image_ctl_v1_0_S00_AXI_inst/axi_rdata[29]_i_1/O
                         net (fo=1, routed)           0.000    54.960    system_i/image_ctl_0/inst/image_ctl_v1_0_S00_AXI_inst/reg_data_out[29]
    SLICE_X34Y97         FDRE                                         r  system_i/image_ctl_0/inst/image_ctl_v1_0_S00_AXI_inst/axi_rdata_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     60.000    60.000 r  
    PS7_X0Y0             PS7                          0.000    60.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905    60.905    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    60.982 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=931, routed)         1.236    62.219    system_i/image_ctl_0/inst/image_ctl_v1_0_S00_AXI_inst/S_AXI_ACLK
    SLICE_X34Y97         FDRE                                         r  system_i/image_ctl_0/inst/image_ctl_v1_0_S00_AXI_inst/axi_rdata_reg[29]/C
                         clock pessimism              0.000    62.219    
                         clock uncertainty           -1.530    60.688    
    SLICE_X34Y97         FDRE (Setup_fdre_C_D)        0.074    60.762    system_i/image_ctl_0/inst/image_ctl_v1_0_S00_AXI_inst/axi_rdata_reg[29]
  -------------------------------------------------------------------
                         required time                         60.762    
                         arrival time                         -54.960    
  -------------------------------------------------------------------
                         slack                                  5.803    

Slack (MET) :             5.935ns  (required time - arrival time)
  Source:                 system_i/image_ctl_0/inst/image_ctl_v1_0_S00_AXI_inst/SensorCtrl_top/OP_model1/data2_reg[18]/C
                            (falling edge-triggered cell FDPE clocked by clk_fpga_2  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            system_i/image_ctl_0/inst/image_ctl_v1_0_S00_AXI_inst/axi_rdata_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@60.000ns - clk_fpga_2 fall@50.000ns)
  Data Path Delay:        2.315ns  (logic 0.961ns (41.510%)  route 1.354ns (58.490%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.251ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.218ns = ( 62.218 - 60.000 ) 
    Source Clock Delay      (SCD):    2.469ns = ( 52.469 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      1.530ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    3.059ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 fall edge)
                                                     50.000    50.000 f  
    PS7_X0Y0             PS7                          0.000    50.000 f  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.994    50.994    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085    51.079 f  system_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=131, routed)         1.390    52.469    system_i/image_ctl_0/inst/image_ctl_v1_0_S00_AXI_inst/SensorCtrl_top/OP_model1/Clk
    SLICE_X42Y94         FDPE                                         r  system_i/image_ctl_0/inst/image_ctl_v1_0_S00_AXI_inst/SensorCtrl_top/OP_model1/data2_reg[18]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y94         FDPE (Prop_fdpe_C_Q)         0.437    52.906 r  system_i/image_ctl_0/inst/image_ctl_v1_0_S00_AXI_inst/SensorCtrl_top/OP_model1/data2_reg[18]/Q
                         net (fo=2, routed)           0.810    53.716    system_i/image_ctl_0/inst/image_ctl_v1_0_S00_AXI_inst/word2[18]
    SLICE_X42Y94         LUT6 (Prop_lut6_I3_O)        0.105    53.821 r  system_i/image_ctl_0/inst/image_ctl_v1_0_S00_AXI_inst/axi_rdata[18]_i_11/O
                         net (fo=1, routed)           0.000    53.821    system_i/image_ctl_0/inst/image_ctl_v1_0_S00_AXI_inst/axi_rdata[18]_i_11_n_0
    SLICE_X42Y94         MUXF7 (Prop_muxf7_I1_O)      0.178    53.999 r  system_i/image_ctl_0/inst/image_ctl_v1_0_S00_AXI_inst/axi_rdata_reg[18]_i_5/O
                         net (fo=1, routed)           0.544    54.543    system_i/image_ctl_0/inst/image_ctl_v1_0_S00_AXI_inst/axi_rdata_reg[18]_i_5_n_0
    SLICE_X43Y94         LUT6 (Prop_lut6_I5_O)        0.241    54.784 r  system_i/image_ctl_0/inst/image_ctl_v1_0_S00_AXI_inst/axi_rdata[18]_i_1/O
                         net (fo=1, routed)           0.000    54.784    system_i/image_ctl_0/inst/image_ctl_v1_0_S00_AXI_inst/reg_data_out[18]
    SLICE_X43Y94         FDRE                                         r  system_i/image_ctl_0/inst/image_ctl_v1_0_S00_AXI_inst/axi_rdata_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     60.000    60.000 r  
    PS7_X0Y0             PS7                          0.000    60.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905    60.905    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    60.982 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=931, routed)         1.235    62.218    system_i/image_ctl_0/inst/image_ctl_v1_0_S00_AXI_inst/S_AXI_ACLK
    SLICE_X43Y94         FDRE                                         r  system_i/image_ctl_0/inst/image_ctl_v1_0_S00_AXI_inst/axi_rdata_reg[18]/C
                         clock pessimism              0.000    62.218    
                         clock uncertainty           -1.530    60.687    
    SLICE_X43Y94         FDRE (Setup_fdre_C_D)        0.032    60.719    system_i/image_ctl_0/inst/image_ctl_v1_0_S00_AXI_inst/axi_rdata_reg[18]
  -------------------------------------------------------------------
                         required time                         60.719    
                         arrival time                         -54.784    
  -------------------------------------------------------------------
                         slack                                  5.935    

Slack (MET) :             5.938ns  (required time - arrival time)
  Source:                 system_i/image_ctl_0/inst/image_ctl_v1_0_S00_AXI_inst/SensorCtrl_top/OP_model1/data4_reg[9]/C
                            (falling edge-triggered cell FDCE clocked by clk_fpga_2  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            system_i/image_ctl_0/inst/image_ctl_v1_0_S00_AXI_inst/axi_rdata_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@60.000ns - clk_fpga_2 fall@50.000ns)
  Data Path Delay:        2.314ns  (logic 1.055ns (45.598%)  route 1.259ns (54.402%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.250ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.217ns = ( 62.217 - 60.000 ) 
    Source Clock Delay      (SCD):    2.467ns = ( 52.467 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      1.530ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    3.059ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 fall edge)
                                                     50.000    50.000 f  
    PS7_X0Y0             PS7                          0.000    50.000 f  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.994    50.994    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085    51.079 f  system_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=131, routed)         1.388    52.467    system_i/image_ctl_0/inst/image_ctl_v1_0_S00_AXI_inst/SensorCtrl_top/OP_model1/Clk
    SLICE_X42Y90         FDCE                                         r  system_i/image_ctl_0/inst/image_ctl_v1_0_S00_AXI_inst/SensorCtrl_top/OP_model1/data4_reg[9]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y90         FDCE (Prop_fdce_C_Q)         0.402    52.869 r  system_i/image_ctl_0/inst/image_ctl_v1_0_S00_AXI_inst/SensorCtrl_top/OP_model1/data4_reg[9]/Q
                         net (fo=2, routed)           0.715    53.584    system_i/image_ctl_0/inst/image_ctl_v1_0_S00_AXI_inst/word4[9]
    SLICE_X42Y90         LUT6 (Prop_lut6_I0_O)        0.234    53.818 r  system_i/image_ctl_0/inst/image_ctl_v1_0_S00_AXI_inst/axi_rdata[9]_i_11/O
                         net (fo=1, routed)           0.000    53.818    system_i/image_ctl_0/inst/image_ctl_v1_0_S00_AXI_inst/axi_rdata[9]_i_11_n_0
    SLICE_X42Y90         MUXF7 (Prop_muxf7_I1_O)      0.178    53.996 r  system_i/image_ctl_0/inst/image_ctl_v1_0_S00_AXI_inst/axi_rdata_reg[9]_i_5/O
                         net (fo=1, routed)           0.544    54.540    system_i/image_ctl_0/inst/image_ctl_v1_0_S00_AXI_inst/axi_rdata_reg[9]_i_5_n_0
    SLICE_X43Y90         LUT6 (Prop_lut6_I5_O)        0.241    54.781 r  system_i/image_ctl_0/inst/image_ctl_v1_0_S00_AXI_inst/axi_rdata[9]_i_1/O
                         net (fo=1, routed)           0.000    54.781    system_i/image_ctl_0/inst/image_ctl_v1_0_S00_AXI_inst/reg_data_out[9]
    SLICE_X43Y90         FDRE                                         r  system_i/image_ctl_0/inst/image_ctl_v1_0_S00_AXI_inst/axi_rdata_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     60.000    60.000 r  
    PS7_X0Y0             PS7                          0.000    60.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905    60.905    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    60.982 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=931, routed)         1.234    62.217    system_i/image_ctl_0/inst/image_ctl_v1_0_S00_AXI_inst/S_AXI_ACLK
    SLICE_X43Y90         FDRE                                         r  system_i/image_ctl_0/inst/image_ctl_v1_0_S00_AXI_inst/axi_rdata_reg[9]/C
                         clock pessimism              0.000    62.217    
                         clock uncertainty           -1.530    60.686    
    SLICE_X43Y90         FDRE (Setup_fdre_C_D)        0.032    60.718    system_i/image_ctl_0/inst/image_ctl_v1_0_S00_AXI_inst/axi_rdata_reg[9]
  -------------------------------------------------------------------
                         required time                         60.718    
                         arrival time                         -54.781    
  -------------------------------------------------------------------
                         slack                                  5.938    

Slack (MET) :             6.022ns  (required time - arrival time)
  Source:                 system_i/image_ctl_0/inst/image_ctl_v1_0_S00_AXI_inst/SensorCtrl_top/OP_model1/data4_reg[19]/C
                            (falling edge-triggered cell FDPE clocked by clk_fpga_2  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            system_i/image_ctl_0/inst/image_ctl_v1_0_S00_AXI_inst/axi_rdata_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@60.000ns - clk_fpga_2 fall@50.000ns)
  Data Path Delay:        2.229ns  (logic 1.070ns (48.011%)  route 1.159ns (51.989%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.251ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.218ns = ( 62.218 - 60.000 ) 
    Source Clock Delay      (SCD):    2.469ns = ( 52.469 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      1.530ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    3.059ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 fall edge)
                                                     50.000    50.000 f  
    PS7_X0Y0             PS7                          0.000    50.000 f  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.994    50.994    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085    51.079 f  system_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=131, routed)         1.390    52.469    system_i/image_ctl_0/inst/image_ctl_v1_0_S00_AXI_inst/SensorCtrl_top/OP_model1/Clk
    SLICE_X42Y94         FDPE                                         r  system_i/image_ctl_0/inst/image_ctl_v1_0_S00_AXI_inst/SensorCtrl_top/OP_model1/data4_reg[19]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y94         FDPE (Prop_fdpe_C_Q)         0.402    52.871 r  system_i/image_ctl_0/inst/image_ctl_v1_0_S00_AXI_inst/SensorCtrl_top/OP_model1/data4_reg[19]/Q
                         net (fo=3, routed)           0.782    53.653    system_i/image_ctl_0/inst/image_ctl_v1_0_S00_AXI_inst/word4[19]
    SLICE_X41Y95         LUT6 (Prop_lut6_I0_O)        0.234    53.887 r  system_i/image_ctl_0/inst/image_ctl_v1_0_S00_AXI_inst/axi_rdata[19]_i_11/O
                         net (fo=1, routed)           0.000    53.887    system_i/image_ctl_0/inst/image_ctl_v1_0_S00_AXI_inst/axi_rdata[19]_i_11_n_0
    SLICE_X41Y95         MUXF7 (Prop_muxf7_I1_O)      0.182    54.069 r  system_i/image_ctl_0/inst/image_ctl_v1_0_S00_AXI_inst/axi_rdata_reg[19]_i_5/O
                         net (fo=1, routed)           0.376    54.446    system_i/image_ctl_0/inst/image_ctl_v1_0_S00_AXI_inst/axi_rdata_reg[19]_i_5_n_0
    SLICE_X40Y96         LUT6 (Prop_lut6_I5_O)        0.252    54.698 r  system_i/image_ctl_0/inst/image_ctl_v1_0_S00_AXI_inst/axi_rdata[19]_i_1/O
                         net (fo=1, routed)           0.000    54.698    system_i/image_ctl_0/inst/image_ctl_v1_0_S00_AXI_inst/reg_data_out[19]
    SLICE_X40Y96         FDRE                                         r  system_i/image_ctl_0/inst/image_ctl_v1_0_S00_AXI_inst/axi_rdata_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     60.000    60.000 r  
    PS7_X0Y0             PS7                          0.000    60.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905    60.905    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    60.982 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=931, routed)         1.235    62.218    system_i/image_ctl_0/inst/image_ctl_v1_0_S00_AXI_inst/S_AXI_ACLK
    SLICE_X40Y96         FDRE                                         r  system_i/image_ctl_0/inst/image_ctl_v1_0_S00_AXI_inst/axi_rdata_reg[19]/C
                         clock pessimism              0.000    62.218    
                         clock uncertainty           -1.530    60.687    
    SLICE_X40Y96         FDRE (Setup_fdre_C_D)        0.032    60.719    system_i/image_ctl_0/inst/image_ctl_v1_0_S00_AXI_inst/axi_rdata_reg[19]
  -------------------------------------------------------------------
                         required time                         60.719    
                         arrival time                         -54.698    
  -------------------------------------------------------------------
                         slack                                  6.022    

Slack (MET) :             6.023ns  (required time - arrival time)
  Source:                 system_i/image_ctl_0/inst/image_ctl_v1_0_S00_AXI_inst/SensorCtrl_top/OP_model1/data4_reg[27]/C
                            (falling edge-triggered cell FDPE clocked by clk_fpga_2  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            system_i/image_ctl_0/inst/image_ctl_v1_0_S00_AXI_inst/axi_rdata_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@60.000ns - clk_fpga_2 fall@50.000ns)
  Data Path Delay:        2.254ns  (logic 1.068ns (47.380%)  route 1.186ns (52.620%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.267ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.373ns = ( 62.373 - 60.000 ) 
    Source Clock Delay      (SCD):    2.640ns = ( 52.640 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      1.530ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    3.059ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 fall edge)
                                                     50.000    50.000 f  
    PS7_X0Y0             PS7                          0.000    50.000 f  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.994    50.994    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085    51.079 f  system_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=131, routed)         1.561    52.640    system_i/image_ctl_0/inst/image_ctl_v1_0_S00_AXI_inst/SensorCtrl_top/OP_model1/Clk
    SLICE_X36Y100        FDPE                                         r  system_i/image_ctl_0/inst/image_ctl_v1_0_S00_AXI_inst/SensorCtrl_top/OP_model1/data4_reg[27]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y100        FDPE (Prop_fdpe_C_Q)         0.402    53.042 r  system_i/image_ctl_0/inst/image_ctl_v1_0_S00_AXI_inst/SensorCtrl_top/OP_model1/data4_reg[27]/Q
                         net (fo=2, routed)           0.820    53.862    system_i/image_ctl_0/inst/image_ctl_v1_0_S00_AXI_inst/word4[27]
    SLICE_X35Y100        LUT6 (Prop_lut6_I0_O)        0.232    54.094 r  system_i/image_ctl_0/inst/image_ctl_v1_0_S00_AXI_inst/axi_rdata[27]_i_11/O
                         net (fo=1, routed)           0.000    54.094    system_i/image_ctl_0/inst/image_ctl_v1_0_S00_AXI_inst/axi_rdata[27]_i_11_n_0
    SLICE_X35Y100        MUXF7 (Prop_muxf7_I1_O)      0.182    54.276 r  system_i/image_ctl_0/inst/image_ctl_v1_0_S00_AXI_inst/axi_rdata_reg[27]_i_5/O
                         net (fo=1, routed)           0.366    54.642    system_i/image_ctl_0/inst/image_ctl_v1_0_S00_AXI_inst/axi_rdata_reg[27]_i_5_n_0
    SLICE_X36Y101        LUT6 (Prop_lut6_I5_O)        0.252    54.894 r  system_i/image_ctl_0/inst/image_ctl_v1_0_S00_AXI_inst/axi_rdata[27]_i_1/O
                         net (fo=1, routed)           0.000    54.894    system_i/image_ctl_0/inst/image_ctl_v1_0_S00_AXI_inst/reg_data_out[27]
    SLICE_X36Y101        FDRE                                         r  system_i/image_ctl_0/inst/image_ctl_v1_0_S00_AXI_inst/axi_rdata_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     60.000    60.000 r  
    PS7_X0Y0             PS7                          0.000    60.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905    60.905    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    60.982 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=931, routed)         1.391    62.373    system_i/image_ctl_0/inst/image_ctl_v1_0_S00_AXI_inst/S_AXI_ACLK
    SLICE_X36Y101        FDRE                                         r  system_i/image_ctl_0/inst/image_ctl_v1_0_S00_AXI_inst/axi_rdata_reg[27]/C
                         clock pessimism              0.000    62.373    
                         clock uncertainty           -1.530    60.843    
    SLICE_X36Y101        FDRE (Setup_fdre_C_D)        0.074    60.917    system_i/image_ctl_0/inst/image_ctl_v1_0_S00_AXI_inst/axi_rdata_reg[27]
  -------------------------------------------------------------------
                         required time                         60.917    
                         arrival time                         -54.894    
  -------------------------------------------------------------------
                         slack                                  6.023    

Slack (MET) :             6.043ns  (required time - arrival time)
  Source:                 system_i/image_ctl_0/inst/image_ctl_v1_0_S00_AXI_inst/SensorCtrl_top/OP_model1/data4_reg[23]/C
                            (falling edge-triggered cell FDCE clocked by clk_fpga_2  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            system_i/image_ctl_0/inst/image_ctl_v1_0_S00_AXI_inst/axi_rdata_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@60.000ns - clk_fpga_2 fall@50.000ns)
  Data Path Delay:        2.207ns  (logic 1.027ns (46.534%)  route 1.180ns (53.466%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.252ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.218ns = ( 62.218 - 60.000 ) 
    Source Clock Delay      (SCD):    2.470ns = ( 52.470 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      1.530ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    3.059ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 fall edge)
                                                     50.000    50.000 f  
    PS7_X0Y0             PS7                          0.000    50.000 f  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.994    50.994    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085    51.079 f  system_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=131, routed)         1.391    52.470    system_i/image_ctl_0/inst/image_ctl_v1_0_S00_AXI_inst/SensorCtrl_top/OP_model1/Clk
    SLICE_X39Y98         FDCE                                         r  system_i/image_ctl_0/inst/image_ctl_v1_0_S00_AXI_inst/SensorCtrl_top/OP_model1/data4_reg[23]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y98         FDCE (Prop_fdce_C_Q)         0.353    52.823 r  system_i/image_ctl_0/inst/image_ctl_v1_0_S00_AXI_inst/SensorCtrl_top/OP_model1/data4_reg[23]/Q
                         net (fo=2, routed)           0.831    53.654    system_i/image_ctl_0/inst/image_ctl_v1_0_S00_AXI_inst/word4[23]
    SLICE_X39Y98         LUT6 (Prop_lut6_I0_O)        0.240    53.894 r  system_i/image_ctl_0/inst/image_ctl_v1_0_S00_AXI_inst/axi_rdata[23]_i_11/O
                         net (fo=1, routed)           0.000    53.894    system_i/image_ctl_0/inst/image_ctl_v1_0_S00_AXI_inst/axi_rdata[23]_i_11_n_0
    SLICE_X39Y98         MUXF7 (Prop_muxf7_I1_O)      0.182    54.076 r  system_i/image_ctl_0/inst/image_ctl_v1_0_S00_AXI_inst/axi_rdata_reg[23]_i_5/O
                         net (fo=1, routed)           0.349    54.425    system_i/image_ctl_0/inst/image_ctl_v1_0_S00_AXI_inst/axi_rdata_reg[23]_i_5_n_0
    SLICE_X41Y97         LUT6 (Prop_lut6_I5_O)        0.252    54.677 r  system_i/image_ctl_0/inst/image_ctl_v1_0_S00_AXI_inst/axi_rdata[23]_i_1/O
                         net (fo=1, routed)           0.000    54.677    system_i/image_ctl_0/inst/image_ctl_v1_0_S00_AXI_inst/reg_data_out[23]
    SLICE_X41Y97         FDRE                                         r  system_i/image_ctl_0/inst/image_ctl_v1_0_S00_AXI_inst/axi_rdata_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     60.000    60.000 r  
    PS7_X0Y0             PS7                          0.000    60.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905    60.905    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    60.982 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=931, routed)         1.235    62.218    system_i/image_ctl_0/inst/image_ctl_v1_0_S00_AXI_inst/S_AXI_ACLK
    SLICE_X41Y97         FDRE                                         r  system_i/image_ctl_0/inst/image_ctl_v1_0_S00_AXI_inst/axi_rdata_reg[23]/C
                         clock pessimism              0.000    62.218    
                         clock uncertainty           -1.530    60.687    
    SLICE_X41Y97         FDRE (Setup_fdre_C_D)        0.032    60.719    system_i/image_ctl_0/inst/image_ctl_v1_0_S00_AXI_inst/axi_rdata_reg[23]
  -------------------------------------------------------------------
                         required time                         60.719    
                         arrival time                         -54.677    
  -------------------------------------------------------------------
                         slack                                  6.043    

Slack (MET) :             6.054ns  (required time - arrival time)
  Source:                 system_i/image_ctl_0/inst/image_ctl_v1_0_S00_AXI_inst/SensorCtrl_top/OP_model1/data4_reg[3]/C
                            (falling edge-triggered cell FDCE clocked by clk_fpga_2  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            system_i/image_ctl_0/inst/image_ctl_v1_0_S00_AXI_inst/axi_rdata_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@60.000ns - clk_fpga_2 fall@50.000ns)
  Data Path Delay:        2.238ns  (logic 1.029ns (45.969%)  route 1.209ns (54.031%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.251ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.218ns = ( 62.218 - 60.000 ) 
    Source Clock Delay      (SCD):    2.469ns = ( 52.469 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      1.530ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    3.059ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 fall edge)
                                                     50.000    50.000 f  
    PS7_X0Y0             PS7                          0.000    50.000 f  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.994    50.994    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085    51.079 f  system_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=131, routed)         1.390    52.469    system_i/image_ctl_0/inst/image_ctl_v1_0_S00_AXI_inst/SensorCtrl_top/OP_model1/Clk
    SLICE_X39Y92         FDCE                                         r  system_i/image_ctl_0/inst/image_ctl_v1_0_S00_AXI_inst/SensorCtrl_top/OP_model1/data4_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y92         FDCE (Prop_fdce_C_Q)         0.353    52.822 r  system_i/image_ctl_0/inst/image_ctl_v1_0_S00_AXI_inst/SensorCtrl_top/OP_model1/data4_reg[3]/Q
                         net (fo=3, routed)           0.823    53.645    system_i/image_ctl_0/inst/image_ctl_v1_0_S00_AXI_inst/word4[3]
    SLICE_X37Y92         LUT6 (Prop_lut6_I0_O)        0.242    53.887 r  system_i/image_ctl_0/inst/image_ctl_v1_0_S00_AXI_inst/axi_rdata[3]_i_11/O
                         net (fo=1, routed)           0.000    53.887    system_i/image_ctl_0/inst/image_ctl_v1_0_S00_AXI_inst/axi_rdata[3]_i_11_n_0
    SLICE_X37Y92         MUXF7 (Prop_muxf7_I1_O)      0.182    54.069 r  system_i/image_ctl_0/inst/image_ctl_v1_0_S00_AXI_inst/axi_rdata_reg[3]_i_5/O
                         net (fo=1, routed)           0.387    54.455    system_i/image_ctl_0/inst/image_ctl_v1_0_S00_AXI_inst/axi_rdata_reg[3]_i_5_n_0
    SLICE_X36Y90         LUT6 (Prop_lut6_I5_O)        0.252    54.707 r  system_i/image_ctl_0/inst/image_ctl_v1_0_S00_AXI_inst/axi_rdata[3]_i_1/O
                         net (fo=1, routed)           0.000    54.707    system_i/image_ctl_0/inst/image_ctl_v1_0_S00_AXI_inst/reg_data_out[3]
    SLICE_X36Y90         FDRE                                         r  system_i/image_ctl_0/inst/image_ctl_v1_0_S00_AXI_inst/axi_rdata_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     60.000    60.000 r  
    PS7_X0Y0             PS7                          0.000    60.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905    60.905    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    60.982 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=931, routed)         1.235    62.218    system_i/image_ctl_0/inst/image_ctl_v1_0_S00_AXI_inst/S_AXI_ACLK
    SLICE_X36Y90         FDRE                                         r  system_i/image_ctl_0/inst/image_ctl_v1_0_S00_AXI_inst/axi_rdata_reg[3]/C
                         clock pessimism              0.000    62.218    
                         clock uncertainty           -1.530    60.687    
    SLICE_X36Y90         FDRE (Setup_fdre_C_D)        0.074    60.761    system_i/image_ctl_0/inst/image_ctl_v1_0_S00_AXI_inst/axi_rdata_reg[3]
  -------------------------------------------------------------------
                         required time                         60.761    
                         arrival time                         -54.707    
  -------------------------------------------------------------------
                         slack                                  6.054    

Slack (MET) :             6.091ns  (required time - arrival time)
  Source:                 system_i/image_ctl_0/inst/image_ctl_v1_0_S00_AXI_inst/SensorCtrl_top/OP_model1/data2_reg[30]/C
                            (falling edge-triggered cell FDCE clocked by clk_fpga_2  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            system_i/image_ctl_0/inst/image_ctl_v1_0_S00_AXI_inst/axi_rdata_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@60.000ns - clk_fpga_2 fall@50.000ns)
  Data Path Delay:        2.356ns  (logic 0.961ns (40.798%)  route 1.395ns (59.202%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.373ns = ( 62.373 - 60.000 ) 
    Source Clock Delay      (SCD):    2.471ns = ( 52.471 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      1.530ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    3.059ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 fall edge)
                                                     50.000    50.000 f  
    PS7_X0Y0             PS7                          0.000    50.000 f  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.994    50.994    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085    51.079 f  system_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=131, routed)         1.392    52.471    system_i/image_ctl_0/inst/image_ctl_v1_0_S00_AXI_inst/SensorCtrl_top/OP_model1/Clk
    SLICE_X34Y99         FDCE                                         r  system_i/image_ctl_0/inst/image_ctl_v1_0_S00_AXI_inst/SensorCtrl_top/OP_model1/data2_reg[30]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y99         FDCE (Prop_fdce_C_Q)         0.437    52.908 r  system_i/image_ctl_0/inst/image_ctl_v1_0_S00_AXI_inst/SensorCtrl_top/OP_model1/data2_reg[30]/Q
                         net (fo=2, routed)           0.993    53.901    system_i/image_ctl_0/inst/image_ctl_v1_0_S00_AXI_inst/word2[30]
    SLICE_X34Y99         LUT6 (Prop_lut6_I3_O)        0.105    54.006 r  system_i/image_ctl_0/inst/image_ctl_v1_0_S00_AXI_inst/axi_rdata[30]_i_11/O
                         net (fo=1, routed)           0.000    54.006    system_i/image_ctl_0/inst/image_ctl_v1_0_S00_AXI_inst/axi_rdata[30]_i_11_n_0
    SLICE_X34Y99         MUXF7 (Prop_muxf7_I1_O)      0.178    54.184 r  system_i/image_ctl_0/inst/image_ctl_v1_0_S00_AXI_inst/axi_rdata_reg[30]_i_5/O
                         net (fo=1, routed)           0.402    54.586    system_i/image_ctl_0/inst/image_ctl_v1_0_S00_AXI_inst/axi_rdata_reg[30]_i_5_n_0
    SLICE_X36Y101        LUT6 (Prop_lut6_I5_O)        0.241    54.827 r  system_i/image_ctl_0/inst/image_ctl_v1_0_S00_AXI_inst/axi_rdata[30]_i_1/O
                         net (fo=1, routed)           0.000    54.827    system_i/image_ctl_0/inst/image_ctl_v1_0_S00_AXI_inst/reg_data_out[30]
    SLICE_X36Y101        FDRE                                         r  system_i/image_ctl_0/inst/image_ctl_v1_0_S00_AXI_inst/axi_rdata_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     60.000    60.000 r  
    PS7_X0Y0             PS7                          0.000    60.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905    60.905    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    60.982 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=931, routed)         1.391    62.373    system_i/image_ctl_0/inst/image_ctl_v1_0_S00_AXI_inst/S_AXI_ACLK
    SLICE_X36Y101        FDRE                                         r  system_i/image_ctl_0/inst/image_ctl_v1_0_S00_AXI_inst/axi_rdata_reg[30]/C
                         clock pessimism              0.000    62.373    
                         clock uncertainty           -1.530    60.843    
    SLICE_X36Y101        FDRE (Setup_fdre_C_D)        0.074    60.917    system_i/image_ctl_0/inst/image_ctl_v1_0_S00_AXI_inst/axi_rdata_reg[30]
  -------------------------------------------------------------------
                         required time                         60.917    
                         arrival time                         -54.827    
  -------------------------------------------------------------------
                         slack                                  6.091    

Slack (MET) :             6.118ns  (required time - arrival time)
  Source:                 system_i/image_ctl_0/inst/image_ctl_v1_0_S00_AXI_inst/SensorCtrl_top/OP_model1/data4_reg[24]/C
                            (falling edge-triggered cell FDCE clocked by clk_fpga_2  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            system_i/image_ctl_0/inst/image_ctl_v1_0_S00_AXI_inst/axi_rdata_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@60.000ns - clk_fpga_2 fall@50.000ns)
  Data Path Delay:        2.132ns  (logic 1.014ns (47.558%)  route 1.118ns (52.442%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.251ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.219ns = ( 62.219 - 60.000 ) 
    Source Clock Delay      (SCD):    2.470ns = ( 52.470 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      1.530ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    3.059ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 fall edge)
                                                     50.000    50.000 f  
    PS7_X0Y0             PS7                          0.000    50.000 f  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.994    50.994    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085    51.079 f  system_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=131, routed)         1.391    52.470    system_i/image_ctl_0/inst/image_ctl_v1_0_S00_AXI_inst/SensorCtrl_top/OP_model1/Clk
    SLICE_X39Y98         FDCE                                         r  system_i/image_ctl_0/inst/image_ctl_v1_0_S00_AXI_inst/SensorCtrl_top/OP_model1/data4_reg[24]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y98         FDCE (Prop_fdce_C_Q)         0.353    52.823 r  system_i/image_ctl_0/inst/image_ctl_v1_0_S00_AXI_inst/SensorCtrl_top/OP_model1/data4_reg[24]/Q
                         net (fo=2, routed)           0.896    53.719    system_i/image_ctl_0/inst/image_ctl_v1_0_S00_AXI_inst/word4[24]
    SLICE_X38Y98         LUT6 (Prop_lut6_I0_O)        0.242    53.961 r  system_i/image_ctl_0/inst/image_ctl_v1_0_S00_AXI_inst/axi_rdata[24]_i_11/O
                         net (fo=1, routed)           0.000    53.961    system_i/image_ctl_0/inst/image_ctl_v1_0_S00_AXI_inst/axi_rdata[24]_i_11_n_0
    SLICE_X38Y98         MUXF7 (Prop_muxf7_I1_O)      0.178    54.139 r  system_i/image_ctl_0/inst/image_ctl_v1_0_S00_AXI_inst/axi_rdata_reg[24]_i_5/O
                         net (fo=1, routed)           0.222    54.361    system_i/image_ctl_0/inst/image_ctl_v1_0_S00_AXI_inst/axi_rdata_reg[24]_i_5_n_0
    SLICE_X39Y99         LUT6 (Prop_lut6_I5_O)        0.241    54.602 r  system_i/image_ctl_0/inst/image_ctl_v1_0_S00_AXI_inst/axi_rdata[24]_i_1/O
                         net (fo=1, routed)           0.000    54.602    system_i/image_ctl_0/inst/image_ctl_v1_0_S00_AXI_inst/reg_data_out[24]
    SLICE_X39Y99         FDRE                                         r  system_i/image_ctl_0/inst/image_ctl_v1_0_S00_AXI_inst/axi_rdata_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     60.000    60.000 r  
    PS7_X0Y0             PS7                          0.000    60.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905    60.905    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    60.982 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=931, routed)         1.236    62.219    system_i/image_ctl_0/inst/image_ctl_v1_0_S00_AXI_inst/S_AXI_ACLK
    SLICE_X39Y99         FDRE                                         r  system_i/image_ctl_0/inst/image_ctl_v1_0_S00_AXI_inst/axi_rdata_reg[24]/C
                         clock pessimism              0.000    62.219    
                         clock uncertainty           -1.530    60.688    
    SLICE_X39Y99         FDRE (Setup_fdre_C_D)        0.032    60.720    system_i/image_ctl_0/inst/image_ctl_v1_0_S00_AXI_inst/axi_rdata_reg[24]
  -------------------------------------------------------------------
                         required time                         60.720    
                         arrival time                         -54.602    
  -------------------------------------------------------------------
                         slack                                  6.118    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.244ns  (arrival time - required time)
  Source:                 system_i/image_ctl_0/inst/image_ctl_v1_0_S00_AXI_inst/SensorCtrl_top/En_Data_Out_r_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_2  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            system_i/image_ctl_0/inst/image_ctl_v1_0_S00_AXI_inst/En_out_Pod_d1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        2.140ns  (logic 0.141ns (6.589%)  route 1.999ns (93.411%))
  Logic Levels:           0  
  Clock Path Skew:        0.299ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.188ns
    Source Clock Delay      (SCD):    0.889ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      1.530ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    3.059ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=131, routed)         0.553     0.889    system_i/image_ctl_0/inst/image_ctl_v1_0_S00_AXI_inst/SensorCtrl_top/iclk
    SLICE_X40Y87         FDCE                                         r  system_i/image_ctl_0/inst/image_ctl_v1_0_S00_AXI_inst/SensorCtrl_top/En_Data_Out_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y87         FDCE (Prop_fdce_C_Q)         0.141     1.030 r  system_i/image_ctl_0/inst/image_ctl_v1_0_S00_AXI_inst/SensorCtrl_top/En_Data_Out_r_reg/Q
                         net (fo=5, routed)           1.999     3.028    system_i/image_ctl_0/inst/image_ctl_v1_0_S00_AXI_inst/En_out_Pod
    SLICE_X40Y88         FDRE                                         r  system_i/image_ctl_0/inst/image_ctl_v1_0_S00_AXI_inst/En_out_Pod_d1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=931, routed)         0.822     1.188    system_i/image_ctl_0/inst/image_ctl_v1_0_S00_AXI_inst/S_AXI_ACLK
    SLICE_X40Y88         FDRE                                         r  system_i/image_ctl_0/inst/image_ctl_v1_0_S00_AXI_inst/En_out_Pod_d1_reg/C
                         clock pessimism              0.000     1.188    
                         clock uncertainty            1.530     2.718    
    SLICE_X40Y88         FDRE (Hold_fdre_C_D)         0.066     2.784    system_i/image_ctl_0/inst/image_ctl_v1_0_S00_AXI_inst/En_out_Pod_d1_reg
  -------------------------------------------------------------------
                         required time                         -2.784    
                         arrival time                           3.028    
  -------------------------------------------------------------------
                         slack                                  0.244    

Slack (MET) :             0.314ns  (arrival time - required time)
  Source:                 system_i/image_ctl_0/inst/image_ctl_v1_0_S00_AXI_inst/SensorCtrl_top/En_Data_Out_r_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_2  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            system_i/image_ctl_0/inst/image_ctl_v1_0_S00_AXI_inst/word_en_d1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        2.209ns  (logic 0.141ns (6.382%)  route 2.068ns (93.618%))
  Logic Levels:           0  
  Clock Path Skew:        0.299ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.188ns
    Source Clock Delay      (SCD):    0.889ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      1.530ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    3.059ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=131, routed)         0.553     0.889    system_i/image_ctl_0/inst/image_ctl_v1_0_S00_AXI_inst/SensorCtrl_top/iclk
    SLICE_X40Y87         FDCE                                         r  system_i/image_ctl_0/inst/image_ctl_v1_0_S00_AXI_inst/SensorCtrl_top/En_Data_Out_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y87         FDCE (Prop_fdce_C_Q)         0.141     1.030 r  system_i/image_ctl_0/inst/image_ctl_v1_0_S00_AXI_inst/SensorCtrl_top/En_Data_Out_r_reg/Q
                         net (fo=5, routed)           2.068     3.098    system_i/image_ctl_0/inst/image_ctl_v1_0_S00_AXI_inst/word_en
    SLICE_X40Y89         FDRE                                         r  system_i/image_ctl_0/inst/image_ctl_v1_0_S00_AXI_inst/word_en_d1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=931, routed)         0.822     1.188    system_i/image_ctl_0/inst/image_ctl_v1_0_S00_AXI_inst/S_AXI_ACLK
    SLICE_X40Y89         FDRE                                         r  system_i/image_ctl_0/inst/image_ctl_v1_0_S00_AXI_inst/word_en_d1_reg/C
                         clock pessimism              0.000     1.188    
                         clock uncertainty            1.530     2.718    
    SLICE_X40Y89         FDRE (Hold_fdre_C_D)         0.066     2.784    system_i/image_ctl_0/inst/image_ctl_v1_0_S00_AXI_inst/word_en_d1_reg
  -------------------------------------------------------------------
                         required time                         -2.784    
                         arrival time                           3.098    
  -------------------------------------------------------------------
                         slack                                  0.314    

Slack (MET) :             0.380ns  (arrival time - required time)
  Source:                 system_i/image_ctl_0/inst/image_ctl_v1_0_S00_AXI_inst/SensorCtrl_top/En_Data_Out_r_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_2  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            system_i/image_ctl_0/inst/image_ctl_v1_0_S00_AXI_inst/En_Data_Out_O_d1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        2.280ns  (logic 0.141ns (6.185%)  route 2.139ns (93.815%))
  Logic Levels:           0  
  Clock Path Skew:        0.299ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.188ns
    Source Clock Delay      (SCD):    0.889ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      1.530ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    3.059ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=131, routed)         0.553     0.889    system_i/image_ctl_0/inst/image_ctl_v1_0_S00_AXI_inst/SensorCtrl_top/iclk
    SLICE_X40Y87         FDCE                                         r  system_i/image_ctl_0/inst/image_ctl_v1_0_S00_AXI_inst/SensorCtrl_top/En_Data_Out_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y87         FDCE (Prop_fdce_C_Q)         0.141     1.030 r  system_i/image_ctl_0/inst/image_ctl_v1_0_S00_AXI_inst/SensorCtrl_top/En_Data_Out_r_reg/Q
                         net (fo=5, routed)           2.139     3.168    system_i/image_ctl_0/inst/image_ctl_v1_0_S00_AXI_inst/En_Data_Out_O
    SLICE_X41Y89         FDRE                                         r  system_i/image_ctl_0/inst/image_ctl_v1_0_S00_AXI_inst/En_Data_Out_O_d1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=931, routed)         0.822     1.188    system_i/image_ctl_0/inst/image_ctl_v1_0_S00_AXI_inst/S_AXI_ACLK
    SLICE_X41Y89         FDRE                                         r  system_i/image_ctl_0/inst/image_ctl_v1_0_S00_AXI_inst/En_Data_Out_O_d1_reg/C
                         clock pessimism              0.000     1.188    
                         clock uncertainty            1.530     2.718    
    SLICE_X41Y89         FDRE (Hold_fdre_C_D)         0.070     2.788    system_i/image_ctl_0/inst/image_ctl_v1_0_S00_AXI_inst/En_Data_Out_O_d1_reg
  -------------------------------------------------------------------
                         required time                         -2.788    
                         arrival time                           3.168    
  -------------------------------------------------------------------
                         slack                                  0.380    

Slack (MET) :             0.380ns  (arrival time - required time)
  Source:                 system_i/image_ctl_0/inst/image_ctl_v1_0_S00_AXI_inst/SensorCtrl_top/En_Data_Out_r_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_2  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            system_i/image_ctl_0/inst/image_ctl_v1_0_S00_AXI_inst/En_Data_Out_d1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        2.280ns  (logic 0.141ns (6.185%)  route 2.139ns (93.815%))
  Logic Levels:           0  
  Clock Path Skew:        0.299ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.188ns
    Source Clock Delay      (SCD):    0.889ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      1.530ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    3.059ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=131, routed)         0.553     0.889    system_i/image_ctl_0/inst/image_ctl_v1_0_S00_AXI_inst/SensorCtrl_top/iclk
    SLICE_X40Y87         FDCE                                         r  system_i/image_ctl_0/inst/image_ctl_v1_0_S00_AXI_inst/SensorCtrl_top/En_Data_Out_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y87         FDCE (Prop_fdce_C_Q)         0.141     1.030 r  system_i/image_ctl_0/inst/image_ctl_v1_0_S00_AXI_inst/SensorCtrl_top/En_Data_Out_r_reg/Q
                         net (fo=5, routed)           2.139     3.168    system_i/image_ctl_0/inst/image_ctl_v1_0_S00_AXI_inst/En_Data_Out
    SLICE_X41Y89         FDRE                                         r  system_i/image_ctl_0/inst/image_ctl_v1_0_S00_AXI_inst/En_Data_Out_d1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=931, routed)         0.822     1.188    system_i/image_ctl_0/inst/image_ctl_v1_0_S00_AXI_inst/S_AXI_ACLK
    SLICE_X41Y89         FDRE                                         r  system_i/image_ctl_0/inst/image_ctl_v1_0_S00_AXI_inst/En_Data_Out_d1_reg/C
                         clock pessimism              0.000     1.188    
                         clock uncertainty            1.530     2.718    
    SLICE_X41Y89         FDRE (Hold_fdre_C_D)         0.070     2.788    system_i/image_ctl_0/inst/image_ctl_v1_0_S00_AXI_inst/En_Data_Out_d1_reg
  -------------------------------------------------------------------
                         required time                         -2.788    
                         arrival time                           3.168    
  -------------------------------------------------------------------
                         slack                                  0.380    

Slack (MET) :             8.560ns  (arrival time - required time)
  Source:                 system_i/image_ctl_0/inst/image_ctl_v1_0_S00_AXI_inst/SensorCtrl_top/OP_model1/data1_reg[30]/C
                            (falling edge-triggered cell FDPE clocked by clk_fpga_2  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            system_i/image_ctl_0/inst/image_ctl_v1_0_S00_AXI_inst/axi_rdata_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -10.000ns  (clk_fpga_0 rise@40.000ns - clk_fpga_2 fall@50.000ns)
  Data Path Delay:        0.593ns  (logic 0.363ns (61.173%)  route 0.230ns (38.828%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        0.382ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.277ns = ( 41.277 - 40.000 ) 
    Source Clock Delay      (SCD):    0.895ns = ( 50.895 - 50.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      1.530ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    3.059ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 fall edge)
                                                     50.000    50.000 f  
    PS7_X0Y0             PS7                          0.000    50.000 f  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.310    50.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    50.336 f  system_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=131, routed)         0.559    50.895    system_i/image_ctl_0/inst/image_ctl_v1_0_S00_AXI_inst/SensorCtrl_top/OP_model1/Clk
    SLICE_X35Y99         FDPE                                         r  system_i/image_ctl_0/inst/image_ctl_v1_0_S00_AXI_inst/SensorCtrl_top/OP_model1/data1_reg[30]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y99         FDPE (Prop_fdpe_C_Q)         0.146    51.041 r  system_i/image_ctl_0/inst/image_ctl_v1_0_S00_AXI_inst/SensorCtrl_top/OP_model1/data1_reg[30]/Q
                         net (fo=2, routed)           0.066    51.106    system_i/image_ctl_0/inst/image_ctl_v1_0_S00_AXI_inst/word1[30]
    SLICE_X34Y99         LUT6 (Prop_lut6_I5_O)        0.045    51.151 r  system_i/image_ctl_0/inst/image_ctl_v1_0_S00_AXI_inst/axi_rdata[30]_i_11/O
                         net (fo=1, routed)           0.000    51.151    system_i/image_ctl_0/inst/image_ctl_v1_0_S00_AXI_inst/axi_rdata[30]_i_11_n_0
    SLICE_X34Y99         MUXF7 (Prop_muxf7_I1_O)      0.064    51.215 r  system_i/image_ctl_0/inst/image_ctl_v1_0_S00_AXI_inst/axi_rdata_reg[30]_i_5/O
                         net (fo=1, routed)           0.165    51.380    system_i/image_ctl_0/inst/image_ctl_v1_0_S00_AXI_inst/axi_rdata_reg[30]_i_5_n_0
    SLICE_X36Y101        LUT6 (Prop_lut6_I5_O)        0.108    51.488 r  system_i/image_ctl_0/inst/image_ctl_v1_0_S00_AXI_inst/axi_rdata[30]_i_1/O
                         net (fo=1, routed)           0.000    51.488    system_i/image_ctl_0/inst/image_ctl_v1_0_S00_AXI_inst/reg_data_out[30]
    SLICE_X36Y101        FDRE                                         r  system_i/image_ctl_0/inst/image_ctl_v1_0_S00_AXI_inst/axi_rdata_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     40.000    40.000 r  
    PS7_X0Y0             PS7                          0.000    40.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337    40.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    40.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=931, routed)         0.911    41.277    system_i/image_ctl_0/inst/image_ctl_v1_0_S00_AXI_inst/S_AXI_ACLK
    SLICE_X36Y101        FDRE                                         r  system_i/image_ctl_0/inst/image_ctl_v1_0_S00_AXI_inst/axi_rdata_reg[30]/C
                         clock pessimism              0.000    41.277    
                         clock uncertainty            1.530    42.807    
    SLICE_X36Y101        FDRE (Hold_fdre_C_D)         0.121    42.928    system_i/image_ctl_0/inst/image_ctl_v1_0_S00_AXI_inst/axi_rdata_reg[30]
  -------------------------------------------------------------------
                         required time                        -42.928    
                         arrival time                          51.488    
  -------------------------------------------------------------------
                         slack                                  8.560    

Slack (MET) :             8.614ns  (arrival time - required time)
  Source:                 system_i/image_ctl_0/inst/image_ctl_v1_0_S00_AXI_inst/SensorCtrl_top/OP_model1/data2_reg[24]/C
                            (falling edge-triggered cell FDCE clocked by clk_fpga_2  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            system_i/image_ctl_0/inst/image_ctl_v1_0_S00_AXI_inst/axi_rdata_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -10.000ns  (clk_fpga_0 rise@40.000ns - clk_fpga_2 fall@50.000ns)
  Data Path Delay:        0.535ns  (logic 0.363ns (67.874%)  route 0.172ns (32.126%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        0.298ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns = ( 41.191 - 40.000 ) 
    Source Clock Delay      (SCD):    0.893ns = ( 50.893 - 50.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      1.530ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    3.059ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 fall edge)
                                                     50.000    50.000 f  
    PS7_X0Y0             PS7                          0.000    50.000 f  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.310    50.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    50.336 f  system_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=131, routed)         0.557    50.893    system_i/image_ctl_0/inst/image_ctl_v1_0_S00_AXI_inst/SensorCtrl_top/OP_model1/Clk
    SLICE_X39Y98         FDCE                                         r  system_i/image_ctl_0/inst/image_ctl_v1_0_S00_AXI_inst/SensorCtrl_top/OP_model1/data2_reg[24]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y98         FDCE (Prop_fdce_C_Q)         0.146    51.039 r  system_i/image_ctl_0/inst/image_ctl_v1_0_S00_AXI_inst/SensorCtrl_top/OP_model1/data2_reg[24]/Q
                         net (fo=2, routed)           0.068    51.107    system_i/image_ctl_0/inst/image_ctl_v1_0_S00_AXI_inst/word2[24]
    SLICE_X38Y98         LUT6 (Prop_lut6_I3_O)        0.045    51.152 r  system_i/image_ctl_0/inst/image_ctl_v1_0_S00_AXI_inst/axi_rdata[24]_i_11/O
                         net (fo=1, routed)           0.000    51.152    system_i/image_ctl_0/inst/image_ctl_v1_0_S00_AXI_inst/axi_rdata[24]_i_11_n_0
    SLICE_X38Y98         MUXF7 (Prop_muxf7_I1_O)      0.064    51.216 r  system_i/image_ctl_0/inst/image_ctl_v1_0_S00_AXI_inst/axi_rdata_reg[24]_i_5/O
                         net (fo=1, routed)           0.103    51.319    system_i/image_ctl_0/inst/image_ctl_v1_0_S00_AXI_inst/axi_rdata_reg[24]_i_5_n_0
    SLICE_X39Y99         LUT6 (Prop_lut6_I5_O)        0.108    51.427 r  system_i/image_ctl_0/inst/image_ctl_v1_0_S00_AXI_inst/axi_rdata[24]_i_1/O
                         net (fo=1, routed)           0.000    51.427    system_i/image_ctl_0/inst/image_ctl_v1_0_S00_AXI_inst/reg_data_out[24]
    SLICE_X39Y99         FDRE                                         r  system_i/image_ctl_0/inst/image_ctl_v1_0_S00_AXI_inst/axi_rdata_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     40.000    40.000 r  
    PS7_X0Y0             PS7                          0.000    40.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337    40.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    40.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=931, routed)         0.825    41.191    system_i/image_ctl_0/inst/image_ctl_v1_0_S00_AXI_inst/S_AXI_ACLK
    SLICE_X39Y99         FDRE                                         r  system_i/image_ctl_0/inst/image_ctl_v1_0_S00_AXI_inst/axi_rdata_reg[24]/C
                         clock pessimism              0.000    41.191    
                         clock uncertainty            1.530    42.721    
    SLICE_X39Y99         FDRE (Hold_fdre_C_D)         0.092    42.813    system_i/image_ctl_0/inst/image_ctl_v1_0_S00_AXI_inst/axi_rdata_reg[24]
  -------------------------------------------------------------------
                         required time                        -42.813    
                         arrival time                          51.427    
  -------------------------------------------------------------------
                         slack                                  8.614    

Slack (MET) :             8.651ns  (arrival time - required time)
  Source:                 system_i/image_ctl_0/inst/image_ctl_v1_0_S00_AXI_inst/SensorCtrl_top/OP_model1/data4_reg[16]/C
                            (falling edge-triggered cell FDCE clocked by clk_fpga_2  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            system_i/image_ctl_0/inst/image_ctl_v1_0_S00_AXI_inst/axi_rdata_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -10.000ns  (clk_fpga_0 rise@40.000ns - clk_fpga_2 fall@50.000ns)
  Data Path Delay:        0.599ns  (logic 0.364ns (60.746%)  route 0.235ns (39.254%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        0.297ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns = ( 41.189 - 40.000 ) 
    Source Clock Delay      (SCD):    0.892ns = ( 50.892 - 50.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      1.530ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    3.059ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 fall edge)
                                                     50.000    50.000 f  
    PS7_X0Y0             PS7                          0.000    50.000 f  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.310    50.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    50.336 f  system_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=131, routed)         0.556    50.892    system_i/image_ctl_0/inst/image_ctl_v1_0_S00_AXI_inst/SensorCtrl_top/OP_model1/Clk
    SLICE_X45Y93         FDCE                                         r  system_i/image_ctl_0/inst/image_ctl_v1_0_S00_AXI_inst/SensorCtrl_top/OP_model1/data4_reg[16]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y93         FDCE (Prop_fdce_C_Q)         0.146    51.038 r  system_i/image_ctl_0/inst/image_ctl_v1_0_S00_AXI_inst/SensorCtrl_top/OP_model1/data4_reg[16]/Q
                         net (fo=2, routed)           0.068    51.106    system_i/image_ctl_0/inst/image_ctl_v1_0_S00_AXI_inst/word4[16]
    SLICE_X44Y93         LUT6 (Prop_lut6_I0_O)        0.045    51.151 r  system_i/image_ctl_0/inst/image_ctl_v1_0_S00_AXI_inst/axi_rdata[16]_i_11/O
                         net (fo=1, routed)           0.000    51.151    system_i/image_ctl_0/inst/image_ctl_v1_0_S00_AXI_inst/axi_rdata[16]_i_11_n_0
    SLICE_X44Y93         MUXF7 (Prop_muxf7_I1_O)      0.065    51.216 r  system_i/image_ctl_0/inst/image_ctl_v1_0_S00_AXI_inst/axi_rdata_reg[16]_i_5/O
                         net (fo=1, routed)           0.167    51.383    system_i/image_ctl_0/inst/image_ctl_v1_0_S00_AXI_inst/axi_rdata_reg[16]_i_5_n_0
    SLICE_X46Y92         LUT6 (Prop_lut6_I5_O)        0.108    51.491 r  system_i/image_ctl_0/inst/image_ctl_v1_0_S00_AXI_inst/axi_rdata[16]_i_1/O
                         net (fo=1, routed)           0.000    51.491    system_i/image_ctl_0/inst/image_ctl_v1_0_S00_AXI_inst/reg_data_out[16]
    SLICE_X46Y92         FDRE                                         r  system_i/image_ctl_0/inst/image_ctl_v1_0_S00_AXI_inst/axi_rdata_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     40.000    40.000 r  
    PS7_X0Y0             PS7                          0.000    40.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337    40.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    40.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=931, routed)         0.823    41.189    system_i/image_ctl_0/inst/image_ctl_v1_0_S00_AXI_inst/S_AXI_ACLK
    SLICE_X46Y92         FDRE                                         r  system_i/image_ctl_0/inst/image_ctl_v1_0_S00_AXI_inst/axi_rdata_reg[16]/C
                         clock pessimism              0.000    41.189    
                         clock uncertainty            1.530    42.719    
    SLICE_X46Y92         FDRE (Hold_fdre_C_D)         0.121    42.840    system_i/image_ctl_0/inst/image_ctl_v1_0_S00_AXI_inst/axi_rdata_reg[16]
  -------------------------------------------------------------------
                         required time                        -42.840    
                         arrival time                          51.491    
  -------------------------------------------------------------------
                         slack                                  8.651    

Slack (MET) :             8.662ns  (arrival time - required time)
  Source:                 system_i/image_ctl_0/inst/image_ctl_v1_0_S00_AXI_inst/SensorCtrl_top/OP_model1/data1_reg[15]/C
                            (falling edge-triggered cell FDCE clocked by clk_fpga_2  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            system_i/image_ctl_0/inst/image_ctl_v1_0_S00_AXI_inst/axi_rdata_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -10.000ns  (clk_fpga_0 rise@40.000ns - clk_fpga_2 fall@50.000ns)
  Data Path Delay:        0.583ns  (logic 0.364ns (62.447%)  route 0.219ns (37.553%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        0.298ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns = ( 41.190 - 40.000 ) 
    Source Clock Delay      (SCD):    0.892ns = ( 50.892 - 50.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      1.530ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    3.059ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 fall edge)
                                                     50.000    50.000 f  
    PS7_X0Y0             PS7                          0.000    50.000 f  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.310    50.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    50.336 f  system_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=131, routed)         0.556    50.892    system_i/image_ctl_0/inst/image_ctl_v1_0_S00_AXI_inst/SensorCtrl_top/OP_model1/Clk
    SLICE_X44Y93         FDCE                                         r  system_i/image_ctl_0/inst/image_ctl_v1_0_S00_AXI_inst/SensorCtrl_top/OP_model1/data1_reg[15]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y93         FDCE (Prop_fdce_C_Q)         0.146    51.038 r  system_i/image_ctl_0/inst/image_ctl_v1_0_S00_AXI_inst/SensorCtrl_top/OP_model1/data1_reg[15]/Q
                         net (fo=2, routed)           0.125    51.163    system_i/image_ctl_0/inst/image_ctl_v1_0_S00_AXI_inst/word1[15]
    SLICE_X43Y93         LUT6 (Prop_lut6_I5_O)        0.045    51.208 r  system_i/image_ctl_0/inst/image_ctl_v1_0_S00_AXI_inst/axi_rdata[15]_i_11/O
                         net (fo=1, routed)           0.000    51.208    system_i/image_ctl_0/inst/image_ctl_v1_0_S00_AXI_inst/axi_rdata[15]_i_11_n_0
    SLICE_X43Y93         MUXF7 (Prop_muxf7_I1_O)      0.065    51.273 r  system_i/image_ctl_0/inst/image_ctl_v1_0_S00_AXI_inst/axi_rdata_reg[15]_i_5/O
                         net (fo=1, routed)           0.094    51.366    system_i/image_ctl_0/inst/image_ctl_v1_0_S00_AXI_inst/axi_rdata_reg[15]_i_5_n_0
    SLICE_X41Y93         LUT6 (Prop_lut6_I5_O)        0.108    51.474 r  system_i/image_ctl_0/inst/image_ctl_v1_0_S00_AXI_inst/axi_rdata[15]_i_1/O
                         net (fo=1, routed)           0.000    51.474    system_i/image_ctl_0/inst/image_ctl_v1_0_S00_AXI_inst/reg_data_out[15]
    SLICE_X41Y93         FDRE                                         r  system_i/image_ctl_0/inst/image_ctl_v1_0_S00_AXI_inst/axi_rdata_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     40.000    40.000 r  
    PS7_X0Y0             PS7                          0.000    40.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337    40.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    40.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=931, routed)         0.824    41.190    system_i/image_ctl_0/inst/image_ctl_v1_0_S00_AXI_inst/S_AXI_ACLK
    SLICE_X41Y93         FDRE                                         r  system_i/image_ctl_0/inst/image_ctl_v1_0_S00_AXI_inst/axi_rdata_reg[15]/C
                         clock pessimism              0.000    41.190    
                         clock uncertainty            1.530    42.720    
    SLICE_X41Y93         FDRE (Hold_fdre_C_D)         0.092    42.812    system_i/image_ctl_0/inst/image_ctl_v1_0_S00_AXI_inst/axi_rdata_reg[15]
  -------------------------------------------------------------------
                         required time                        -42.812    
                         arrival time                          51.474    
  -------------------------------------------------------------------
                         slack                                  8.662    

Slack (MET) :             8.678ns  (arrival time - required time)
  Source:                 system_i/image_ctl_0/inst/image_ctl_v1_0_S00_AXI_inst/SensorCtrl_top/OP_model1/data3_reg[25]/C
                            (falling edge-triggered cell FDPE clocked by clk_fpga_2  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            system_i/image_ctl_0/inst/image_ctl_v1_0_S00_AXI_inst/axi_rdata_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -10.000ns  (clk_fpga_0 rise@40.000ns - clk_fpga_2 fall@50.000ns)
  Data Path Delay:        0.627ns  (logic 0.385ns (61.360%)  route 0.242ns (38.641%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        0.298ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns = ( 41.191 - 40.000 ) 
    Source Clock Delay      (SCD):    0.893ns = ( 50.893 - 50.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      1.530ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    3.059ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 fall edge)
                                                     50.000    50.000 f  
    PS7_X0Y0             PS7                          0.000    50.000 f  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.310    50.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    50.336 f  system_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=131, routed)         0.557    50.893    system_i/image_ctl_0/inst/image_ctl_v1_0_S00_AXI_inst/SensorCtrl_top/OP_model1/Clk
    SLICE_X38Y98         FDPE                                         r  system_i/image_ctl_0/inst/image_ctl_v1_0_S00_AXI_inst/SensorCtrl_top/OP_model1/data3_reg[25]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y98         FDPE (Prop_fdpe_C_Q)         0.167    51.060 r  system_i/image_ctl_0/inst/image_ctl_v1_0_S00_AXI_inst/SensorCtrl_top/OP_model1/data3_reg[25]/Q
                         net (fo=2, routed)           0.106    51.165    system_i/image_ctl_0/inst/image_ctl_v1_0_S00_AXI_inst/word3[25]
    SLICE_X37Y99         LUT6 (Prop_lut6_I1_O)        0.045    51.210 r  system_i/image_ctl_0/inst/image_ctl_v1_0_S00_AXI_inst/axi_rdata[25]_i_11/O
                         net (fo=1, routed)           0.000    51.210    system_i/image_ctl_0/inst/image_ctl_v1_0_S00_AXI_inst/axi_rdata[25]_i_11_n_0
    SLICE_X37Y99         MUXF7 (Prop_muxf7_I1_O)      0.065    51.275 r  system_i/image_ctl_0/inst/image_ctl_v1_0_S00_AXI_inst/axi_rdata_reg[25]_i_5/O
                         net (fo=1, routed)           0.137    51.412    system_i/image_ctl_0/inst/image_ctl_v1_0_S00_AXI_inst/axi_rdata_reg[25]_i_5_n_0
    SLICE_X38Y99         LUT6 (Prop_lut6_I5_O)        0.108    51.520 r  system_i/image_ctl_0/inst/image_ctl_v1_0_S00_AXI_inst/axi_rdata[25]_i_1/O
                         net (fo=1, routed)           0.000    51.520    system_i/image_ctl_0/inst/image_ctl_v1_0_S00_AXI_inst/reg_data_out[25]
    SLICE_X38Y99         FDRE                                         r  system_i/image_ctl_0/inst/image_ctl_v1_0_S00_AXI_inst/axi_rdata_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     40.000    40.000 r  
    PS7_X0Y0             PS7                          0.000    40.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337    40.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    40.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=931, routed)         0.825    41.191    system_i/image_ctl_0/inst/image_ctl_v1_0_S00_AXI_inst/S_AXI_ACLK
    SLICE_X38Y99         FDRE                                         r  system_i/image_ctl_0/inst/image_ctl_v1_0_S00_AXI_inst/axi_rdata_reg[25]/C
                         clock pessimism              0.000    41.191    
                         clock uncertainty            1.530    42.721    
    SLICE_X38Y99         FDRE (Hold_fdre_C_D)         0.121    42.842    system_i/image_ctl_0/inst/image_ctl_v1_0_S00_AXI_inst/axi_rdata_reg[25]
  -------------------------------------------------------------------
                         required time                        -42.842    
                         arrival time                          51.520    
  -------------------------------------------------------------------
                         slack                                  8.678    

Slack (MET) :             8.693ns  (arrival time - required time)
  Source:                 system_i/image_ctl_0/inst/image_ctl_v1_0_S00_AXI_inst/SensorCtrl_top/OP_model1/data3_reg[13]/C
                            (falling edge-triggered cell FDPE clocked by clk_fpga_2  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            system_i/image_ctl_0/inst/image_ctl_v1_0_S00_AXI_inst/axi_rdata_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -10.000ns  (clk_fpga_0 rise@40.000ns - clk_fpga_2 fall@50.000ns)
  Data Path Delay:        0.642ns  (logic 0.364ns (56.683%)  route 0.278ns (43.318%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        0.298ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns = ( 41.189 - 40.000 ) 
    Source Clock Delay      (SCD):    0.891ns = ( 50.891 - 50.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      1.530ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    3.059ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 fall edge)
                                                     50.000    50.000 f  
    PS7_X0Y0             PS7                          0.000    50.000 f  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.310    50.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    50.336 f  system_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=131, routed)         0.555    50.891    system_i/image_ctl_0/inst/image_ctl_v1_0_S00_AXI_inst/SensorCtrl_top/OP_model1/Clk
    SLICE_X45Y91         FDPE                                         r  system_i/image_ctl_0/inst/image_ctl_v1_0_S00_AXI_inst/SensorCtrl_top/OP_model1/data3_reg[13]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y91         FDPE (Prop_fdpe_C_Q)         0.146    51.037 r  system_i/image_ctl_0/inst/image_ctl_v1_0_S00_AXI_inst/SensorCtrl_top/OP_model1/data3_reg[13]/Q
                         net (fo=2, routed)           0.142    51.179    system_i/image_ctl_0/inst/image_ctl_v1_0_S00_AXI_inst/word3[13]
    SLICE_X45Y92         LUT6 (Prop_lut6_I1_O)        0.045    51.224 r  system_i/image_ctl_0/inst/image_ctl_v1_0_S00_AXI_inst/axi_rdata[13]_i_11/O
                         net (fo=1, routed)           0.000    51.224    system_i/image_ctl_0/inst/image_ctl_v1_0_S00_AXI_inst/axi_rdata[13]_i_11_n_0
    SLICE_X45Y92         MUXF7 (Prop_muxf7_I1_O)      0.065    51.289 r  system_i/image_ctl_0/inst/image_ctl_v1_0_S00_AXI_inst/axi_rdata_reg[13]_i_5/O
                         net (fo=1, routed)           0.136    51.425    system_i/image_ctl_0/inst/image_ctl_v1_0_S00_AXI_inst/axi_rdata_reg[13]_i_5_n_0
    SLICE_X46Y92         LUT6 (Prop_lut6_I5_O)        0.108    51.533 r  system_i/image_ctl_0/inst/image_ctl_v1_0_S00_AXI_inst/axi_rdata[13]_i_1/O
                         net (fo=1, routed)           0.000    51.533    system_i/image_ctl_0/inst/image_ctl_v1_0_S00_AXI_inst/reg_data_out[13]
    SLICE_X46Y92         FDRE                                         r  system_i/image_ctl_0/inst/image_ctl_v1_0_S00_AXI_inst/axi_rdata_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     40.000    40.000 r  
    PS7_X0Y0             PS7                          0.000    40.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337    40.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    40.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=931, routed)         0.823    41.189    system_i/image_ctl_0/inst/image_ctl_v1_0_S00_AXI_inst/S_AXI_ACLK
    SLICE_X46Y92         FDRE                                         r  system_i/image_ctl_0/inst/image_ctl_v1_0_S00_AXI_inst/axi_rdata_reg[13]/C
                         clock pessimism              0.000    41.189    
                         clock uncertainty            1.530    42.719    
    SLICE_X46Y92         FDRE (Hold_fdre_C_D)         0.121    42.840    system_i/image_ctl_0/inst/image_ctl_v1_0_S00_AXI_inst/axi_rdata_reg[13]
  -------------------------------------------------------------------
                         required time                        -42.840    
                         arrival time                          51.533    
  -------------------------------------------------------------------
                         slack                                  8.693    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_2

Setup :            0  Failing Endpoints,  Worst Slack        5.821ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.429ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.821ns  (required time - arrival time)
  Source:                 system_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/image_ctl_0/inst/image_ctl_v1_0_S00_AXI_inst/SensorCtrl_top/OP_model1/data2_reg[28]/PRE
                            (recovery check against rising-edge clock clk_fpga_2  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_2 fall@50.000ns - clk_fpga_0 rise@40.000ns)
  Data Path Delay:        2.270ns  (logic 0.484ns (21.326%)  route 1.786ns (78.674%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.092ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.373ns = ( 52.373 - 50.000 ) 
    Source Clock Delay      (SCD):    2.465ns = ( 42.465 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      1.530ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    3.059ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     40.000    40.000 r  
    PS7_X0Y0             PS7                          0.000    40.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994    40.994    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    41.079 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=931, routed)         1.386    42.465    system_i/rst_processing_system7_0_100M/U0/slowest_sync_clk
    SLICE_X39Y86         FDRE                                         r  system_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y86         FDRE (Prop_fdre_C_Q)         0.379    42.844 r  system_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=6, routed)           0.418    43.262    system_i/image_ctl_0/inst/image_ctl_v1_0_S00_AXI_inst/SensorCtrl_top/OP_model1/rst_n
    SLICE_X40Y90         LUT1 (Prop_lut1_I0_O)        0.105    43.367 f  system_i/image_ctl_0/inst/image_ctl_v1_0_S00_AXI_inst/SensorCtrl_top/OP_model1/data1[31]_i_1/O
                         net (fo=128, routed)         1.368    44.735    system_i/image_ctl_0/inst/image_ctl_v1_0_S00_AXI_inst/SensorCtrl_top/OP_model1/data1[31]_i_1_n_0
    SLICE_X34Y101        FDPE                                         f  system_i/image_ctl_0/inst/image_ctl_v1_0_S00_AXI_inst/SensorCtrl_top/OP_model1/data2_reg[28]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 fall edge)
                                                     50.000    50.000 f  
    PS7_X0Y0             PS7                          0.000    50.000 f  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.905    50.905    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    50.982 f  system_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=131, routed)         1.391    52.373    system_i/image_ctl_0/inst/image_ctl_v1_0_S00_AXI_inst/SensorCtrl_top/OP_model1/Clk
    SLICE_X34Y101        FDPE                                         r  system_i/image_ctl_0/inst/image_ctl_v1_0_S00_AXI_inst/SensorCtrl_top/OP_model1/data2_reg[28]/C  (IS_INVERTED)
                         clock pessimism              0.000    52.373    
                         clock uncertainty           -1.530    50.843    
    SLICE_X34Y101        FDPE (Recov_fdpe_C_PRE)     -0.288    50.555    system_i/image_ctl_0/inst/image_ctl_v1_0_S00_AXI_inst/SensorCtrl_top/OP_model1/data2_reg[28]
  -------------------------------------------------------------------
                         required time                         50.555    
                         arrival time                         -44.735    
  -------------------------------------------------------------------
                         slack                                  5.821    

Slack (MET) :             5.821ns  (required time - arrival time)
  Source:                 system_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/image_ctl_0/inst/image_ctl_v1_0_S00_AXI_inst/SensorCtrl_top/OP_model1/data3_reg[28]/PRE
                            (recovery check against rising-edge clock clk_fpga_2  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_2 fall@50.000ns - clk_fpga_0 rise@40.000ns)
  Data Path Delay:        2.270ns  (logic 0.484ns (21.326%)  route 1.786ns (78.674%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.092ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.373ns = ( 52.373 - 50.000 ) 
    Source Clock Delay      (SCD):    2.465ns = ( 42.465 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      1.530ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    3.059ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     40.000    40.000 r  
    PS7_X0Y0             PS7                          0.000    40.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994    40.994    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    41.079 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=931, routed)         1.386    42.465    system_i/rst_processing_system7_0_100M/U0/slowest_sync_clk
    SLICE_X39Y86         FDRE                                         r  system_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y86         FDRE (Prop_fdre_C_Q)         0.379    42.844 r  system_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=6, routed)           0.418    43.262    system_i/image_ctl_0/inst/image_ctl_v1_0_S00_AXI_inst/SensorCtrl_top/OP_model1/rst_n
    SLICE_X40Y90         LUT1 (Prop_lut1_I0_O)        0.105    43.367 f  system_i/image_ctl_0/inst/image_ctl_v1_0_S00_AXI_inst/SensorCtrl_top/OP_model1/data1[31]_i_1/O
                         net (fo=128, routed)         1.368    44.735    system_i/image_ctl_0/inst/image_ctl_v1_0_S00_AXI_inst/SensorCtrl_top/OP_model1/data1[31]_i_1_n_0
    SLICE_X34Y101        FDPE                                         f  system_i/image_ctl_0/inst/image_ctl_v1_0_S00_AXI_inst/SensorCtrl_top/OP_model1/data3_reg[28]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 fall edge)
                                                     50.000    50.000 f  
    PS7_X0Y0             PS7                          0.000    50.000 f  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.905    50.905    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    50.982 f  system_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=131, routed)         1.391    52.373    system_i/image_ctl_0/inst/image_ctl_v1_0_S00_AXI_inst/SensorCtrl_top/OP_model1/Clk
    SLICE_X34Y101        FDPE                                         r  system_i/image_ctl_0/inst/image_ctl_v1_0_S00_AXI_inst/SensorCtrl_top/OP_model1/data3_reg[28]/C  (IS_INVERTED)
                         clock pessimism              0.000    52.373    
                         clock uncertainty           -1.530    50.843    
    SLICE_X34Y101        FDPE (Recov_fdpe_C_PRE)     -0.288    50.555    system_i/image_ctl_0/inst/image_ctl_v1_0_S00_AXI_inst/SensorCtrl_top/OP_model1/data3_reg[28]
  -------------------------------------------------------------------
                         required time                         50.555    
                         arrival time                         -44.735    
  -------------------------------------------------------------------
                         slack                                  5.821    

Slack (MET) :             5.821ns  (required time - arrival time)
  Source:                 system_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/image_ctl_0/inst/image_ctl_v1_0_S00_AXI_inst/SensorCtrl_top/OP_model1/data4_reg[28]/CLR
                            (recovery check against rising-edge clock clk_fpga_2  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_2 fall@50.000ns - clk_fpga_0 rise@40.000ns)
  Data Path Delay:        2.270ns  (logic 0.484ns (21.326%)  route 1.786ns (78.674%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.092ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.373ns = ( 52.373 - 50.000 ) 
    Source Clock Delay      (SCD):    2.465ns = ( 42.465 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      1.530ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    3.059ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     40.000    40.000 r  
    PS7_X0Y0             PS7                          0.000    40.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994    40.994    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    41.079 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=931, routed)         1.386    42.465    system_i/rst_processing_system7_0_100M/U0/slowest_sync_clk
    SLICE_X39Y86         FDRE                                         r  system_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y86         FDRE (Prop_fdre_C_Q)         0.379    42.844 r  system_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=6, routed)           0.418    43.262    system_i/image_ctl_0/inst/image_ctl_v1_0_S00_AXI_inst/SensorCtrl_top/OP_model1/rst_n
    SLICE_X40Y90         LUT1 (Prop_lut1_I0_O)        0.105    43.367 f  system_i/image_ctl_0/inst/image_ctl_v1_0_S00_AXI_inst/SensorCtrl_top/OP_model1/data1[31]_i_1/O
                         net (fo=128, routed)         1.368    44.735    system_i/image_ctl_0/inst/image_ctl_v1_0_S00_AXI_inst/SensorCtrl_top/OP_model1/data1[31]_i_1_n_0
    SLICE_X34Y101        FDCE                                         f  system_i/image_ctl_0/inst/image_ctl_v1_0_S00_AXI_inst/SensorCtrl_top/OP_model1/data4_reg[28]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 fall edge)
                                                     50.000    50.000 f  
    PS7_X0Y0             PS7                          0.000    50.000 f  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.905    50.905    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    50.982 f  system_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=131, routed)         1.391    52.373    system_i/image_ctl_0/inst/image_ctl_v1_0_S00_AXI_inst/SensorCtrl_top/OP_model1/Clk
    SLICE_X34Y101        FDCE                                         r  system_i/image_ctl_0/inst/image_ctl_v1_0_S00_AXI_inst/SensorCtrl_top/OP_model1/data4_reg[28]/C  (IS_INVERTED)
                         clock pessimism              0.000    52.373    
                         clock uncertainty           -1.530    50.843    
    SLICE_X34Y101        FDCE (Recov_fdce_C_CLR)     -0.288    50.555    system_i/image_ctl_0/inst/image_ctl_v1_0_S00_AXI_inst/SensorCtrl_top/OP_model1/data4_reg[28]
  -------------------------------------------------------------------
                         required time                         50.555    
                         arrival time                         -44.735    
  -------------------------------------------------------------------
                         slack                                  5.821    

Slack (MET) :             5.821ns  (required time - arrival time)
  Source:                 system_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/image_ctl_0/inst/image_ctl_v1_0_S00_AXI_inst/SensorCtrl_top/OP_model1/data4_reg[29]/CLR
                            (recovery check against rising-edge clock clk_fpga_2  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_2 fall@50.000ns - clk_fpga_0 rise@40.000ns)
  Data Path Delay:        2.270ns  (logic 0.484ns (21.326%)  route 1.786ns (78.674%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.092ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.373ns = ( 52.373 - 50.000 ) 
    Source Clock Delay      (SCD):    2.465ns = ( 42.465 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      1.530ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    3.059ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     40.000    40.000 r  
    PS7_X0Y0             PS7                          0.000    40.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994    40.994    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    41.079 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=931, routed)         1.386    42.465    system_i/rst_processing_system7_0_100M/U0/slowest_sync_clk
    SLICE_X39Y86         FDRE                                         r  system_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y86         FDRE (Prop_fdre_C_Q)         0.379    42.844 r  system_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=6, routed)           0.418    43.262    system_i/image_ctl_0/inst/image_ctl_v1_0_S00_AXI_inst/SensorCtrl_top/OP_model1/rst_n
    SLICE_X40Y90         LUT1 (Prop_lut1_I0_O)        0.105    43.367 f  system_i/image_ctl_0/inst/image_ctl_v1_0_S00_AXI_inst/SensorCtrl_top/OP_model1/data1[31]_i_1/O
                         net (fo=128, routed)         1.368    44.735    system_i/image_ctl_0/inst/image_ctl_v1_0_S00_AXI_inst/SensorCtrl_top/OP_model1/data1[31]_i_1_n_0
    SLICE_X34Y101        FDCE                                         f  system_i/image_ctl_0/inst/image_ctl_v1_0_S00_AXI_inst/SensorCtrl_top/OP_model1/data4_reg[29]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 fall edge)
                                                     50.000    50.000 f  
    PS7_X0Y0             PS7                          0.000    50.000 f  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.905    50.905    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    50.982 f  system_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=131, routed)         1.391    52.373    system_i/image_ctl_0/inst/image_ctl_v1_0_S00_AXI_inst/SensorCtrl_top/OP_model1/Clk
    SLICE_X34Y101        FDCE                                         r  system_i/image_ctl_0/inst/image_ctl_v1_0_S00_AXI_inst/SensorCtrl_top/OP_model1/data4_reg[29]/C  (IS_INVERTED)
                         clock pessimism              0.000    52.373    
                         clock uncertainty           -1.530    50.843    
    SLICE_X34Y101        FDCE (Recov_fdce_C_CLR)     -0.288    50.555    system_i/image_ctl_0/inst/image_ctl_v1_0_S00_AXI_inst/SensorCtrl_top/OP_model1/data4_reg[29]
  -------------------------------------------------------------------
                         required time                         50.555    
                         arrival time                         -44.735    
  -------------------------------------------------------------------
                         slack                                  5.821    

Slack (MET) :             5.824ns  (required time - arrival time)
  Source:                 system_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/image_ctl_0/inst/image_ctl_v1_0_S00_AXI_inst/SensorCtrl_top/OP_model1/data1_reg[29]/CLR
                            (recovery check against rising-edge clock clk_fpga_2  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_2 fall@50.000ns - clk_fpga_0 rise@40.000ns)
  Data Path Delay:        2.072ns  (logic 0.484ns (23.354%)  route 1.588ns (76.646%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.246ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.219ns = ( 52.219 - 50.000 ) 
    Source Clock Delay      (SCD):    2.465ns = ( 42.465 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      1.530ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    3.059ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     40.000    40.000 r  
    PS7_X0Y0             PS7                          0.000    40.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994    40.994    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    41.079 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=931, routed)         1.386    42.465    system_i/rst_processing_system7_0_100M/U0/slowest_sync_clk
    SLICE_X39Y86         FDRE                                         r  system_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y86         FDRE (Prop_fdre_C_Q)         0.379    42.844 r  system_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=6, routed)           0.418    43.262    system_i/image_ctl_0/inst/image_ctl_v1_0_S00_AXI_inst/SensorCtrl_top/OP_model1/rst_n
    SLICE_X40Y90         LUT1 (Prop_lut1_I0_O)        0.105    43.367 f  system_i/image_ctl_0/inst/image_ctl_v1_0_S00_AXI_inst/SensorCtrl_top/OP_model1/data1[31]_i_1/O
                         net (fo=128, routed)         1.171    44.537    system_i/image_ctl_0/inst/image_ctl_v1_0_S00_AXI_inst/SensorCtrl_top/OP_model1/data1[31]_i_1_n_0
    SLICE_X35Y99         FDCE                                         f  system_i/image_ctl_0/inst/image_ctl_v1_0_S00_AXI_inst/SensorCtrl_top/OP_model1/data1_reg[29]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 fall edge)
                                                     50.000    50.000 f  
    PS7_X0Y0             PS7                          0.000    50.000 f  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.905    50.905    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    50.982 f  system_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=131, routed)         1.236    52.219    system_i/image_ctl_0/inst/image_ctl_v1_0_S00_AXI_inst/SensorCtrl_top/OP_model1/Clk
    SLICE_X35Y99         FDCE                                         r  system_i/image_ctl_0/inst/image_ctl_v1_0_S00_AXI_inst/SensorCtrl_top/OP_model1/data1_reg[29]/C  (IS_INVERTED)
                         clock pessimism              0.000    52.219    
                         clock uncertainty           -1.530    50.688    
    SLICE_X35Y99         FDCE (Recov_fdce_C_CLR)     -0.327    50.361    system_i/image_ctl_0/inst/image_ctl_v1_0_S00_AXI_inst/SensorCtrl_top/OP_model1/data1_reg[29]
  -------------------------------------------------------------------
                         required time                         50.361    
                         arrival time                         -44.537    
  -------------------------------------------------------------------
                         slack                                  5.824    

Slack (MET) :             5.824ns  (required time - arrival time)
  Source:                 system_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/image_ctl_0/inst/image_ctl_v1_0_S00_AXI_inst/SensorCtrl_top/OP_model1/data1_reg[31]/CLR
                            (recovery check against rising-edge clock clk_fpga_2  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_2 fall@50.000ns - clk_fpga_0 rise@40.000ns)
  Data Path Delay:        2.072ns  (logic 0.484ns (23.354%)  route 1.588ns (76.646%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.246ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.219ns = ( 52.219 - 50.000 ) 
    Source Clock Delay      (SCD):    2.465ns = ( 42.465 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      1.530ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    3.059ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     40.000    40.000 r  
    PS7_X0Y0             PS7                          0.000    40.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994    40.994    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    41.079 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=931, routed)         1.386    42.465    system_i/rst_processing_system7_0_100M/U0/slowest_sync_clk
    SLICE_X39Y86         FDRE                                         r  system_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y86         FDRE (Prop_fdre_C_Q)         0.379    42.844 r  system_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=6, routed)           0.418    43.262    system_i/image_ctl_0/inst/image_ctl_v1_0_S00_AXI_inst/SensorCtrl_top/OP_model1/rst_n
    SLICE_X40Y90         LUT1 (Prop_lut1_I0_O)        0.105    43.367 f  system_i/image_ctl_0/inst/image_ctl_v1_0_S00_AXI_inst/SensorCtrl_top/OP_model1/data1[31]_i_1/O
                         net (fo=128, routed)         1.171    44.537    system_i/image_ctl_0/inst/image_ctl_v1_0_S00_AXI_inst/SensorCtrl_top/OP_model1/data1[31]_i_1_n_0
    SLICE_X35Y99         FDCE                                         f  system_i/image_ctl_0/inst/image_ctl_v1_0_S00_AXI_inst/SensorCtrl_top/OP_model1/data1_reg[31]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 fall edge)
                                                     50.000    50.000 f  
    PS7_X0Y0             PS7                          0.000    50.000 f  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.905    50.905    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    50.982 f  system_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=131, routed)         1.236    52.219    system_i/image_ctl_0/inst/image_ctl_v1_0_S00_AXI_inst/SensorCtrl_top/OP_model1/Clk
    SLICE_X35Y99         FDCE                                         r  system_i/image_ctl_0/inst/image_ctl_v1_0_S00_AXI_inst/SensorCtrl_top/OP_model1/data1_reg[31]/C  (IS_INVERTED)
                         clock pessimism              0.000    52.219    
                         clock uncertainty           -1.530    50.688    
    SLICE_X35Y99         FDCE (Recov_fdce_C_CLR)     -0.327    50.361    system_i/image_ctl_0/inst/image_ctl_v1_0_S00_AXI_inst/SensorCtrl_top/OP_model1/data1_reg[31]
  -------------------------------------------------------------------
                         required time                         50.361    
                         arrival time                         -44.537    
  -------------------------------------------------------------------
                         slack                                  5.824    

Slack (MET) :             5.824ns  (required time - arrival time)
  Source:                 system_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/image_ctl_0/inst/image_ctl_v1_0_S00_AXI_inst/SensorCtrl_top/OP_model1/data2_reg[31]/CLR
                            (recovery check against rising-edge clock clk_fpga_2  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_2 fall@50.000ns - clk_fpga_0 rise@40.000ns)
  Data Path Delay:        2.072ns  (logic 0.484ns (23.354%)  route 1.588ns (76.646%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.246ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.219ns = ( 52.219 - 50.000 ) 
    Source Clock Delay      (SCD):    2.465ns = ( 42.465 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      1.530ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    3.059ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     40.000    40.000 r  
    PS7_X0Y0             PS7                          0.000    40.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994    40.994    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    41.079 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=931, routed)         1.386    42.465    system_i/rst_processing_system7_0_100M/U0/slowest_sync_clk
    SLICE_X39Y86         FDRE                                         r  system_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y86         FDRE (Prop_fdre_C_Q)         0.379    42.844 r  system_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=6, routed)           0.418    43.262    system_i/image_ctl_0/inst/image_ctl_v1_0_S00_AXI_inst/SensorCtrl_top/OP_model1/rst_n
    SLICE_X40Y90         LUT1 (Prop_lut1_I0_O)        0.105    43.367 f  system_i/image_ctl_0/inst/image_ctl_v1_0_S00_AXI_inst/SensorCtrl_top/OP_model1/data1[31]_i_1/O
                         net (fo=128, routed)         1.171    44.537    system_i/image_ctl_0/inst/image_ctl_v1_0_S00_AXI_inst/SensorCtrl_top/OP_model1/data1[31]_i_1_n_0
    SLICE_X35Y99         FDCE                                         f  system_i/image_ctl_0/inst/image_ctl_v1_0_S00_AXI_inst/SensorCtrl_top/OP_model1/data2_reg[31]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 fall edge)
                                                     50.000    50.000 f  
    PS7_X0Y0             PS7                          0.000    50.000 f  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.905    50.905    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    50.982 f  system_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=131, routed)         1.236    52.219    system_i/image_ctl_0/inst/image_ctl_v1_0_S00_AXI_inst/SensorCtrl_top/OP_model1/Clk
    SLICE_X35Y99         FDCE                                         r  system_i/image_ctl_0/inst/image_ctl_v1_0_S00_AXI_inst/SensorCtrl_top/OP_model1/data2_reg[31]/C  (IS_INVERTED)
                         clock pessimism              0.000    52.219    
                         clock uncertainty           -1.530    50.688    
    SLICE_X35Y99         FDCE (Recov_fdce_C_CLR)     -0.327    50.361    system_i/image_ctl_0/inst/image_ctl_v1_0_S00_AXI_inst/SensorCtrl_top/OP_model1/data2_reg[31]
  -------------------------------------------------------------------
                         required time                         50.361    
                         arrival time                         -44.537    
  -------------------------------------------------------------------
                         slack                                  5.824    

Slack (MET) :             5.824ns  (required time - arrival time)
  Source:                 system_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/image_ctl_0/inst/image_ctl_v1_0_S00_AXI_inst/SensorCtrl_top/OP_model1/data3_reg[31]/CLR
                            (recovery check against rising-edge clock clk_fpga_2  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_2 fall@50.000ns - clk_fpga_0 rise@40.000ns)
  Data Path Delay:        2.072ns  (logic 0.484ns (23.354%)  route 1.588ns (76.646%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.246ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.219ns = ( 52.219 - 50.000 ) 
    Source Clock Delay      (SCD):    2.465ns = ( 42.465 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      1.530ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    3.059ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     40.000    40.000 r  
    PS7_X0Y0             PS7                          0.000    40.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994    40.994    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    41.079 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=931, routed)         1.386    42.465    system_i/rst_processing_system7_0_100M/U0/slowest_sync_clk
    SLICE_X39Y86         FDRE                                         r  system_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y86         FDRE (Prop_fdre_C_Q)         0.379    42.844 r  system_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=6, routed)           0.418    43.262    system_i/image_ctl_0/inst/image_ctl_v1_0_S00_AXI_inst/SensorCtrl_top/OP_model1/rst_n
    SLICE_X40Y90         LUT1 (Prop_lut1_I0_O)        0.105    43.367 f  system_i/image_ctl_0/inst/image_ctl_v1_0_S00_AXI_inst/SensorCtrl_top/OP_model1/data1[31]_i_1/O
                         net (fo=128, routed)         1.171    44.537    system_i/image_ctl_0/inst/image_ctl_v1_0_S00_AXI_inst/SensorCtrl_top/OP_model1/data1[31]_i_1_n_0
    SLICE_X35Y99         FDCE                                         f  system_i/image_ctl_0/inst/image_ctl_v1_0_S00_AXI_inst/SensorCtrl_top/OP_model1/data3_reg[31]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 fall edge)
                                                     50.000    50.000 f  
    PS7_X0Y0             PS7                          0.000    50.000 f  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.905    50.905    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    50.982 f  system_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=131, routed)         1.236    52.219    system_i/image_ctl_0/inst/image_ctl_v1_0_S00_AXI_inst/SensorCtrl_top/OP_model1/Clk
    SLICE_X35Y99         FDCE                                         r  system_i/image_ctl_0/inst/image_ctl_v1_0_S00_AXI_inst/SensorCtrl_top/OP_model1/data3_reg[31]/C  (IS_INVERTED)
                         clock pessimism              0.000    52.219    
                         clock uncertainty           -1.530    50.688    
    SLICE_X35Y99         FDCE (Recov_fdce_C_CLR)     -0.327    50.361    system_i/image_ctl_0/inst/image_ctl_v1_0_S00_AXI_inst/SensorCtrl_top/OP_model1/data3_reg[31]
  -------------------------------------------------------------------
                         required time                         50.361    
                         arrival time                         -44.537    
  -------------------------------------------------------------------
                         slack                                  5.824    

Slack (MET) :             5.835ns  (required time - arrival time)
  Source:                 system_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/image_ctl_0/inst/image_ctl_v1_0_S00_AXI_inst/SensorCtrl_top/OP_model1/data2_reg[17]/CLR
                            (recovery check against rising-edge clock clk_fpga_2  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_2 fall@50.000ns - clk_fpga_0 rise@40.000ns)
  Data Path Delay:        2.059ns  (logic 0.484ns (23.505%)  route 1.575ns (76.495%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.248ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.217ns = ( 52.217 - 50.000 ) 
    Source Clock Delay      (SCD):    2.465ns = ( 42.465 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      1.530ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    3.059ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     40.000    40.000 r  
    PS7_X0Y0             PS7                          0.000    40.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994    40.994    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    41.079 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=931, routed)         1.386    42.465    system_i/rst_processing_system7_0_100M/U0/slowest_sync_clk
    SLICE_X39Y86         FDRE                                         r  system_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y86         FDRE (Prop_fdre_C_Q)         0.379    42.844 r  system_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=6, routed)           0.418    43.262    system_i/image_ctl_0/inst/image_ctl_v1_0_S00_AXI_inst/SensorCtrl_top/OP_model1/rst_n
    SLICE_X40Y90         LUT1 (Prop_lut1_I0_O)        0.105    43.367 f  system_i/image_ctl_0/inst/image_ctl_v1_0_S00_AXI_inst/SensorCtrl_top/OP_model1/data1[31]_i_1/O
                         net (fo=128, routed)         1.158    44.524    system_i/image_ctl_0/inst/image_ctl_v1_0_S00_AXI_inst/SensorCtrl_top/OP_model1/data1[31]_i_1_n_0
    SLICE_X44Y94         FDCE                                         f  system_i/image_ctl_0/inst/image_ctl_v1_0_S00_AXI_inst/SensorCtrl_top/OP_model1/data2_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 fall edge)
                                                     50.000    50.000 f  
    PS7_X0Y0             PS7                          0.000    50.000 f  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.905    50.905    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    50.982 f  system_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=131, routed)         1.234    52.217    system_i/image_ctl_0/inst/image_ctl_v1_0_S00_AXI_inst/SensorCtrl_top/OP_model1/Clk
    SLICE_X44Y94         FDCE                                         r  system_i/image_ctl_0/inst/image_ctl_v1_0_S00_AXI_inst/SensorCtrl_top/OP_model1/data2_reg[17]/C  (IS_INVERTED)
                         clock pessimism              0.000    52.217    
                         clock uncertainty           -1.530    50.686    
    SLICE_X44Y94         FDCE (Recov_fdce_C_CLR)     -0.327    50.359    system_i/image_ctl_0/inst/image_ctl_v1_0_S00_AXI_inst/SensorCtrl_top/OP_model1/data2_reg[17]
  -------------------------------------------------------------------
                         required time                         50.359    
                         arrival time                         -44.524    
  -------------------------------------------------------------------
                         slack                                  5.835    

Slack (MET) :             5.855ns  (required time - arrival time)
  Source:                 system_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/image_ctl_0/inst/image_ctl_v1_0_S00_AXI_inst/SensorCtrl_top/OP_model1/data2_reg[29]/CLR
                            (recovery check against rising-edge clock clk_fpga_2  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_2 fall@50.000ns - clk_fpga_0 rise@40.000ns)
  Data Path Delay:        2.270ns  (logic 0.484ns (21.326%)  route 1.786ns (78.674%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.092ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.373ns = ( 52.373 - 50.000 ) 
    Source Clock Delay      (SCD):    2.465ns = ( 42.465 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      1.530ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    3.059ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     40.000    40.000 r  
    PS7_X0Y0             PS7                          0.000    40.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994    40.994    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    41.079 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=931, routed)         1.386    42.465    system_i/rst_processing_system7_0_100M/U0/slowest_sync_clk
    SLICE_X39Y86         FDRE                                         r  system_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y86         FDRE (Prop_fdre_C_Q)         0.379    42.844 r  system_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=6, routed)           0.418    43.262    system_i/image_ctl_0/inst/image_ctl_v1_0_S00_AXI_inst/SensorCtrl_top/OP_model1/rst_n
    SLICE_X40Y90         LUT1 (Prop_lut1_I0_O)        0.105    43.367 f  system_i/image_ctl_0/inst/image_ctl_v1_0_S00_AXI_inst/SensorCtrl_top/OP_model1/data1[31]_i_1/O
                         net (fo=128, routed)         1.368    44.735    system_i/image_ctl_0/inst/image_ctl_v1_0_S00_AXI_inst/SensorCtrl_top/OP_model1/data1[31]_i_1_n_0
    SLICE_X34Y101        FDCE                                         f  system_i/image_ctl_0/inst/image_ctl_v1_0_S00_AXI_inst/SensorCtrl_top/OP_model1/data2_reg[29]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 fall edge)
                                                     50.000    50.000 f  
    PS7_X0Y0             PS7                          0.000    50.000 f  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.905    50.905    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    50.982 f  system_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=131, routed)         1.391    52.373    system_i/image_ctl_0/inst/image_ctl_v1_0_S00_AXI_inst/SensorCtrl_top/OP_model1/Clk
    SLICE_X34Y101        FDCE                                         r  system_i/image_ctl_0/inst/image_ctl_v1_0_S00_AXI_inst/SensorCtrl_top/OP_model1/data2_reg[29]/C  (IS_INVERTED)
                         clock pessimism              0.000    52.373    
                         clock uncertainty           -1.530    50.843    
    SLICE_X34Y101        FDCE (Recov_fdce_C_CLR)     -0.254    50.589    system_i/image_ctl_0/inst/image_ctl_v1_0_S00_AXI_inst/SensorCtrl_top/OP_model1/data2_reg[29]
  -------------------------------------------------------------------
                         required time                         50.589    
                         arrival time                         -44.735    
  -------------------------------------------------------------------
                         slack                                  5.855    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.429ns  (arrival time - required time)
  Source:                 system_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/image_ctl_0/inst/image_ctl_v1_0_S00_AXI_inst/SensorCtrl_top/En_Data_Out_r_reg/CLR
                            (removal check against rising-edge clock clk_fpga_2  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.166ns  (logic 0.186ns (8.589%)  route 1.980ns (91.411%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.298ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.186ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      1.530ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    3.059ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=931, routed)         0.552     0.888    system_i/rst_processing_system7_0_100M/U0/slowest_sync_clk
    SLICE_X39Y86         FDRE                                         r  system_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y86         FDRE (Prop_fdre_C_Q)         0.141     1.029 r  system_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=6, routed)           0.873     1.902    system_i/image_ctl_0/inst/image_ctl_v1_0_S00_AXI_inst/SensorCtrl_top/Rst_n
    SLICE_X40Y87         LUT1 (Prop_lut1_I0_O)        0.045     1.947 f  system_i/image_ctl_0/inst/image_ctl_v1_0_S00_AXI_inst/SensorCtrl_top/En_Data_Out_r_i_2/O
                         net (fo=1, routed)           1.106     3.053    system_i/image_ctl_0/inst/image_ctl_v1_0_S00_AXI_inst/SensorCtrl_top/En_Data_Out_r_i_2_n_0
    SLICE_X40Y87         FDCE                                         f  system_i/image_ctl_0/inst/image_ctl_v1_0_S00_AXI_inst/SensorCtrl_top/En_Data_Out_r_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=131, routed)         0.820     1.186    system_i/image_ctl_0/inst/image_ctl_v1_0_S00_AXI_inst/SensorCtrl_top/iclk
    SLICE_X40Y87         FDCE                                         r  system_i/image_ctl_0/inst/image_ctl_v1_0_S00_AXI_inst/SensorCtrl_top/En_Data_Out_r_reg/C
                         clock pessimism              0.000     1.186    
                         clock uncertainty            1.530     2.716    
    SLICE_X40Y87         FDCE (Remov_fdce_C_CLR)     -0.092     2.624    system_i/image_ctl_0/inst/image_ctl_v1_0_S00_AXI_inst/SensorCtrl_top/En_Data_Out_r_reg
  -------------------------------------------------------------------
                         required time                         -2.624    
                         arrival time                           3.053    
  -------------------------------------------------------------------
                         slack                                  0.429    

Slack (MET) :             8.841ns  (arrival time - required time)
  Source:                 system_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/image_ctl_0/inst/image_ctl_v1_0_S00_AXI_inst/SensorCtrl_top/OP_model1/data2_reg[9]/PRE
                            (removal check against rising-edge clock clk_fpga_2  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -10.000ns  (clk_fpga_2 fall@50.000ns - clk_fpga_0 rise@60.000ns)
  Data Path Delay:        0.584ns  (logic 0.186ns (31.835%)  route 0.398ns (68.165%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.301ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns = ( 51.189 - 50.000 ) 
    Source Clock Delay      (SCD):    0.888ns = ( 60.888 - 60.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      1.530ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    3.059ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     60.000    60.000 r  
    PS7_X0Y0             PS7                          0.000    60.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310    60.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    60.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=931, routed)         0.552    60.888    system_i/rst_processing_system7_0_100M/U0/slowest_sync_clk
    SLICE_X39Y86         FDRE                                         r  system_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y86         FDRE (Prop_fdre_C_Q)         0.141    61.029 r  system_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=6, routed)           0.203    61.231    system_i/image_ctl_0/inst/image_ctl_v1_0_S00_AXI_inst/SensorCtrl_top/OP_model1/rst_n
    SLICE_X40Y90         LUT1 (Prop_lut1_I0_O)        0.045    61.276 f  system_i/image_ctl_0/inst/image_ctl_v1_0_S00_AXI_inst/SensorCtrl_top/OP_model1/data1[31]_i_1/O
                         net (fo=128, routed)         0.196    61.472    system_i/image_ctl_0/inst/image_ctl_v1_0_S00_AXI_inst/SensorCtrl_top/OP_model1/data1[31]_i_1_n_0
    SLICE_X41Y90         FDPE                                         f  system_i/image_ctl_0/inst/image_ctl_v1_0_S00_AXI_inst/SensorCtrl_top/OP_model1/data2_reg[9]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 fall edge)
                                                     50.000    50.000 f  
    PS7_X0Y0             PS7                          0.000    50.000 f  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.337    50.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    50.366 f  system_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=131, routed)         0.823    51.189    system_i/image_ctl_0/inst/image_ctl_v1_0_S00_AXI_inst/SensorCtrl_top/OP_model1/Clk
    SLICE_X41Y90         FDPE                                         r  system_i/image_ctl_0/inst/image_ctl_v1_0_S00_AXI_inst/SensorCtrl_top/OP_model1/data2_reg[9]/C  (IS_INVERTED)
                         clock pessimism              0.000    51.189    
                         clock uncertainty            1.530    52.719    
    SLICE_X41Y90         FDPE (Remov_fdpe_C_PRE)     -0.088    52.631    system_i/image_ctl_0/inst/image_ctl_v1_0_S00_AXI_inst/SensorCtrl_top/OP_model1/data2_reg[9]
  -------------------------------------------------------------------
                         required time                        -52.631    
                         arrival time                          61.472    
  -------------------------------------------------------------------
                         slack                                  8.841    

Slack (MET) :             8.841ns  (arrival time - required time)
  Source:                 system_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/image_ctl_0/inst/image_ctl_v1_0_S00_AXI_inst/SensorCtrl_top/OP_model1/data2_reg[8]/CLR
                            (removal check against rising-edge clock clk_fpga_2  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -10.000ns  (clk_fpga_2 fall@50.000ns - clk_fpga_0 rise@60.000ns)
  Data Path Delay:        0.588ns  (logic 0.186ns (31.633%)  route 0.402ns (68.367%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.301ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns = ( 51.189 - 50.000 ) 
    Source Clock Delay      (SCD):    0.888ns = ( 60.888 - 60.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      1.530ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    3.059ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     60.000    60.000 r  
    PS7_X0Y0             PS7                          0.000    60.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310    60.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    60.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=931, routed)         0.552    60.888    system_i/rst_processing_system7_0_100M/U0/slowest_sync_clk
    SLICE_X39Y86         FDRE                                         r  system_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y86         FDRE (Prop_fdre_C_Q)         0.141    61.029 r  system_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=6, routed)           0.203    61.231    system_i/image_ctl_0/inst/image_ctl_v1_0_S00_AXI_inst/SensorCtrl_top/OP_model1/rst_n
    SLICE_X40Y90         LUT1 (Prop_lut1_I0_O)        0.045    61.276 f  system_i/image_ctl_0/inst/image_ctl_v1_0_S00_AXI_inst/SensorCtrl_top/OP_model1/data1[31]_i_1/O
                         net (fo=128, routed)         0.199    61.476    system_i/image_ctl_0/inst/image_ctl_v1_0_S00_AXI_inst/SensorCtrl_top/OP_model1/data1[31]_i_1_n_0
    SLICE_X40Y90         FDCE                                         f  system_i/image_ctl_0/inst/image_ctl_v1_0_S00_AXI_inst/SensorCtrl_top/OP_model1/data2_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 fall edge)
                                                     50.000    50.000 f  
    PS7_X0Y0             PS7                          0.000    50.000 f  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.337    50.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    50.366 f  system_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=131, routed)         0.823    51.189    system_i/image_ctl_0/inst/image_ctl_v1_0_S00_AXI_inst/SensorCtrl_top/OP_model1/Clk
    SLICE_X40Y90         FDCE                                         r  system_i/image_ctl_0/inst/image_ctl_v1_0_S00_AXI_inst/SensorCtrl_top/OP_model1/data2_reg[8]/C  (IS_INVERTED)
                         clock pessimism              0.000    51.189    
                         clock uncertainty            1.530    52.719    
    SLICE_X40Y90         FDCE (Remov_fdce_C_CLR)     -0.085    52.634    system_i/image_ctl_0/inst/image_ctl_v1_0_S00_AXI_inst/SensorCtrl_top/OP_model1/data2_reg[8]
  -------------------------------------------------------------------
                         required time                        -52.634    
                         arrival time                          61.476    
  -------------------------------------------------------------------
                         slack                                  8.841    

Slack (MET) :             8.893ns  (arrival time - required time)
  Source:                 system_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/image_ctl_0/inst/image_ctl_v1_0_S00_AXI_inst/SensorCtrl_top/OP_model1/data3_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_2  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -10.000ns  (clk_fpga_2 fall@50.000ns - clk_fpga_0 rise@60.000ns)
  Data Path Delay:        0.662ns  (logic 0.186ns (28.100%)  route 0.476ns (71.900%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.301ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns = ( 51.189 - 50.000 ) 
    Source Clock Delay      (SCD):    0.888ns = ( 60.888 - 60.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      1.530ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    3.059ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     60.000    60.000 r  
    PS7_X0Y0             PS7                          0.000    60.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310    60.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    60.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=931, routed)         0.552    60.888    system_i/rst_processing_system7_0_100M/U0/slowest_sync_clk
    SLICE_X39Y86         FDRE                                         r  system_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y86         FDRE (Prop_fdre_C_Q)         0.141    61.029 r  system_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=6, routed)           0.203    61.231    system_i/image_ctl_0/inst/image_ctl_v1_0_S00_AXI_inst/SensorCtrl_top/OP_model1/rst_n
    SLICE_X40Y90         LUT1 (Prop_lut1_I0_O)        0.045    61.276 f  system_i/image_ctl_0/inst/image_ctl_v1_0_S00_AXI_inst/SensorCtrl_top/OP_model1/data1[31]_i_1/O
                         net (fo=128, routed)         0.273    61.550    system_i/image_ctl_0/inst/image_ctl_v1_0_S00_AXI_inst/SensorCtrl_top/OP_model1/data1[31]_i_1_n_0
    SLICE_X38Y90         FDCE                                         f  system_i/image_ctl_0/inst/image_ctl_v1_0_S00_AXI_inst/SensorCtrl_top/OP_model1/data3_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 fall edge)
                                                     50.000    50.000 f  
    PS7_X0Y0             PS7                          0.000    50.000 f  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.337    50.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    50.366 f  system_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=131, routed)         0.823    51.189    system_i/image_ctl_0/inst/image_ctl_v1_0_S00_AXI_inst/SensorCtrl_top/OP_model1/Clk
    SLICE_X38Y90         FDCE                                         r  system_i/image_ctl_0/inst/image_ctl_v1_0_S00_AXI_inst/SensorCtrl_top/OP_model1/data3_reg[1]/C  (IS_INVERTED)
                         clock pessimism              0.000    51.189    
                         clock uncertainty            1.530    52.719    
    SLICE_X38Y90         FDCE (Remov_fdce_C_CLR)     -0.063    52.656    system_i/image_ctl_0/inst/image_ctl_v1_0_S00_AXI_inst/SensorCtrl_top/OP_model1/data3_reg[1]
  -------------------------------------------------------------------
                         required time                        -52.656    
                         arrival time                          61.550    
  -------------------------------------------------------------------
                         slack                                  8.893    

Slack (MET) :             8.893ns  (arrival time - required time)
  Source:                 system_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/image_ctl_0/inst/image_ctl_v1_0_S00_AXI_inst/SensorCtrl_top/OP_model1/data3_reg[2]/CLR
                            (removal check against rising-edge clock clk_fpga_2  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -10.000ns  (clk_fpga_2 fall@50.000ns - clk_fpga_0 rise@60.000ns)
  Data Path Delay:        0.662ns  (logic 0.186ns (28.100%)  route 0.476ns (71.900%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.301ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns = ( 51.189 - 50.000 ) 
    Source Clock Delay      (SCD):    0.888ns = ( 60.888 - 60.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      1.530ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    3.059ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     60.000    60.000 r  
    PS7_X0Y0             PS7                          0.000    60.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310    60.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    60.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=931, routed)         0.552    60.888    system_i/rst_processing_system7_0_100M/U0/slowest_sync_clk
    SLICE_X39Y86         FDRE                                         r  system_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y86         FDRE (Prop_fdre_C_Q)         0.141    61.029 r  system_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=6, routed)           0.203    61.231    system_i/image_ctl_0/inst/image_ctl_v1_0_S00_AXI_inst/SensorCtrl_top/OP_model1/rst_n
    SLICE_X40Y90         LUT1 (Prop_lut1_I0_O)        0.045    61.276 f  system_i/image_ctl_0/inst/image_ctl_v1_0_S00_AXI_inst/SensorCtrl_top/OP_model1/data1[31]_i_1/O
                         net (fo=128, routed)         0.273    61.550    system_i/image_ctl_0/inst/image_ctl_v1_0_S00_AXI_inst/SensorCtrl_top/OP_model1/data1[31]_i_1_n_0
    SLICE_X38Y90         FDCE                                         f  system_i/image_ctl_0/inst/image_ctl_v1_0_S00_AXI_inst/SensorCtrl_top/OP_model1/data3_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 fall edge)
                                                     50.000    50.000 f  
    PS7_X0Y0             PS7                          0.000    50.000 f  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.337    50.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    50.366 f  system_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=131, routed)         0.823    51.189    system_i/image_ctl_0/inst/image_ctl_v1_0_S00_AXI_inst/SensorCtrl_top/OP_model1/Clk
    SLICE_X38Y90         FDCE                                         r  system_i/image_ctl_0/inst/image_ctl_v1_0_S00_AXI_inst/SensorCtrl_top/OP_model1/data3_reg[2]/C  (IS_INVERTED)
                         clock pessimism              0.000    51.189    
                         clock uncertainty            1.530    52.719    
    SLICE_X38Y90         FDCE (Remov_fdce_C_CLR)     -0.063    52.656    system_i/image_ctl_0/inst/image_ctl_v1_0_S00_AXI_inst/SensorCtrl_top/OP_model1/data3_reg[2]
  -------------------------------------------------------------------
                         required time                        -52.656    
                         arrival time                          61.550    
  -------------------------------------------------------------------
                         slack                                  8.893    

Slack (MET) :             8.893ns  (arrival time - required time)
  Source:                 system_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/image_ctl_0/inst/image_ctl_v1_0_S00_AXI_inst/SensorCtrl_top/OP_model1/data3_reg[3]/CLR
                            (removal check against rising-edge clock clk_fpga_2  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -10.000ns  (clk_fpga_2 fall@50.000ns - clk_fpga_0 rise@60.000ns)
  Data Path Delay:        0.662ns  (logic 0.186ns (28.100%)  route 0.476ns (71.900%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.301ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns = ( 51.189 - 50.000 ) 
    Source Clock Delay      (SCD):    0.888ns = ( 60.888 - 60.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      1.530ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    3.059ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     60.000    60.000 r  
    PS7_X0Y0             PS7                          0.000    60.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310    60.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    60.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=931, routed)         0.552    60.888    system_i/rst_processing_system7_0_100M/U0/slowest_sync_clk
    SLICE_X39Y86         FDRE                                         r  system_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y86         FDRE (Prop_fdre_C_Q)         0.141    61.029 r  system_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=6, routed)           0.203    61.231    system_i/image_ctl_0/inst/image_ctl_v1_0_S00_AXI_inst/SensorCtrl_top/OP_model1/rst_n
    SLICE_X40Y90         LUT1 (Prop_lut1_I0_O)        0.045    61.276 f  system_i/image_ctl_0/inst/image_ctl_v1_0_S00_AXI_inst/SensorCtrl_top/OP_model1/data1[31]_i_1/O
                         net (fo=128, routed)         0.273    61.550    system_i/image_ctl_0/inst/image_ctl_v1_0_S00_AXI_inst/SensorCtrl_top/OP_model1/data1[31]_i_1_n_0
    SLICE_X38Y90         FDCE                                         f  system_i/image_ctl_0/inst/image_ctl_v1_0_S00_AXI_inst/SensorCtrl_top/OP_model1/data3_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 fall edge)
                                                     50.000    50.000 f  
    PS7_X0Y0             PS7                          0.000    50.000 f  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.337    50.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    50.366 f  system_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=131, routed)         0.823    51.189    system_i/image_ctl_0/inst/image_ctl_v1_0_S00_AXI_inst/SensorCtrl_top/OP_model1/Clk
    SLICE_X38Y90         FDCE                                         r  system_i/image_ctl_0/inst/image_ctl_v1_0_S00_AXI_inst/SensorCtrl_top/OP_model1/data3_reg[3]/C  (IS_INVERTED)
                         clock pessimism              0.000    51.189    
                         clock uncertainty            1.530    52.719    
    SLICE_X38Y90         FDCE (Remov_fdce_C_CLR)     -0.063    52.656    system_i/image_ctl_0/inst/image_ctl_v1_0_S00_AXI_inst/SensorCtrl_top/OP_model1/data3_reg[3]
  -------------------------------------------------------------------
                         required time                        -52.656    
                         arrival time                          61.550    
  -------------------------------------------------------------------
                         slack                                  8.893    

Slack (MET) :             8.893ns  (arrival time - required time)
  Source:                 system_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/image_ctl_0/inst/image_ctl_v1_0_S00_AXI_inst/SensorCtrl_top/OP_model1/data4_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_2  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -10.000ns  (clk_fpga_2 fall@50.000ns - clk_fpga_0 rise@60.000ns)
  Data Path Delay:        0.662ns  (logic 0.186ns (28.100%)  route 0.476ns (71.900%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.301ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns = ( 51.189 - 50.000 ) 
    Source Clock Delay      (SCD):    0.888ns = ( 60.888 - 60.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      1.530ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    3.059ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     60.000    60.000 r  
    PS7_X0Y0             PS7                          0.000    60.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310    60.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    60.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=931, routed)         0.552    60.888    system_i/rst_processing_system7_0_100M/U0/slowest_sync_clk
    SLICE_X39Y86         FDRE                                         r  system_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y86         FDRE (Prop_fdre_C_Q)         0.141    61.029 r  system_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=6, routed)           0.203    61.231    system_i/image_ctl_0/inst/image_ctl_v1_0_S00_AXI_inst/SensorCtrl_top/OP_model1/rst_n
    SLICE_X40Y90         LUT1 (Prop_lut1_I0_O)        0.045    61.276 f  system_i/image_ctl_0/inst/image_ctl_v1_0_S00_AXI_inst/SensorCtrl_top/OP_model1/data1[31]_i_1/O
                         net (fo=128, routed)         0.273    61.550    system_i/image_ctl_0/inst/image_ctl_v1_0_S00_AXI_inst/SensorCtrl_top/OP_model1/data1[31]_i_1_n_0
    SLICE_X38Y90         FDCE                                         f  system_i/image_ctl_0/inst/image_ctl_v1_0_S00_AXI_inst/SensorCtrl_top/OP_model1/data4_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 fall edge)
                                                     50.000    50.000 f  
    PS7_X0Y0             PS7                          0.000    50.000 f  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.337    50.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    50.366 f  system_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=131, routed)         0.823    51.189    system_i/image_ctl_0/inst/image_ctl_v1_0_S00_AXI_inst/SensorCtrl_top/OP_model1/Clk
    SLICE_X38Y90         FDCE                                         r  system_i/image_ctl_0/inst/image_ctl_v1_0_S00_AXI_inst/SensorCtrl_top/OP_model1/data4_reg[1]/C  (IS_INVERTED)
                         clock pessimism              0.000    51.189    
                         clock uncertainty            1.530    52.719    
    SLICE_X38Y90         FDCE (Remov_fdce_C_CLR)     -0.063    52.656    system_i/image_ctl_0/inst/image_ctl_v1_0_S00_AXI_inst/SensorCtrl_top/OP_model1/data4_reg[1]
  -------------------------------------------------------------------
                         required time                        -52.656    
                         arrival time                          61.550    
  -------------------------------------------------------------------
                         slack                                  8.893    

Slack (MET) :             8.893ns  (arrival time - required time)
  Source:                 system_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/image_ctl_0/inst/image_ctl_v1_0_S00_AXI_inst/SensorCtrl_top/OP_model1/data4_reg[2]/CLR
                            (removal check against rising-edge clock clk_fpga_2  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -10.000ns  (clk_fpga_2 fall@50.000ns - clk_fpga_0 rise@60.000ns)
  Data Path Delay:        0.662ns  (logic 0.186ns (28.100%)  route 0.476ns (71.900%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.301ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns = ( 51.189 - 50.000 ) 
    Source Clock Delay      (SCD):    0.888ns = ( 60.888 - 60.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      1.530ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    3.059ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     60.000    60.000 r  
    PS7_X0Y0             PS7                          0.000    60.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310    60.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    60.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=931, routed)         0.552    60.888    system_i/rst_processing_system7_0_100M/U0/slowest_sync_clk
    SLICE_X39Y86         FDRE                                         r  system_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y86         FDRE (Prop_fdre_C_Q)         0.141    61.029 r  system_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=6, routed)           0.203    61.231    system_i/image_ctl_0/inst/image_ctl_v1_0_S00_AXI_inst/SensorCtrl_top/OP_model1/rst_n
    SLICE_X40Y90         LUT1 (Prop_lut1_I0_O)        0.045    61.276 f  system_i/image_ctl_0/inst/image_ctl_v1_0_S00_AXI_inst/SensorCtrl_top/OP_model1/data1[31]_i_1/O
                         net (fo=128, routed)         0.273    61.550    system_i/image_ctl_0/inst/image_ctl_v1_0_S00_AXI_inst/SensorCtrl_top/OP_model1/data1[31]_i_1_n_0
    SLICE_X38Y90         FDCE                                         f  system_i/image_ctl_0/inst/image_ctl_v1_0_S00_AXI_inst/SensorCtrl_top/OP_model1/data4_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 fall edge)
                                                     50.000    50.000 f  
    PS7_X0Y0             PS7                          0.000    50.000 f  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.337    50.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    50.366 f  system_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=131, routed)         0.823    51.189    system_i/image_ctl_0/inst/image_ctl_v1_0_S00_AXI_inst/SensorCtrl_top/OP_model1/Clk
    SLICE_X38Y90         FDCE                                         r  system_i/image_ctl_0/inst/image_ctl_v1_0_S00_AXI_inst/SensorCtrl_top/OP_model1/data4_reg[2]/C  (IS_INVERTED)
                         clock pessimism              0.000    51.189    
                         clock uncertainty            1.530    52.719    
    SLICE_X38Y90         FDCE (Remov_fdce_C_CLR)     -0.063    52.656    system_i/image_ctl_0/inst/image_ctl_v1_0_S00_AXI_inst/SensorCtrl_top/OP_model1/data4_reg[2]
  -------------------------------------------------------------------
                         required time                        -52.656    
                         arrival time                          61.550    
  -------------------------------------------------------------------
                         slack                                  8.893    

Slack (MET) :             8.915ns  (arrival time - required time)
  Source:                 system_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/image_ctl_0/inst/image_ctl_v1_0_S00_AXI_inst/SensorCtrl_top/OP_model1/data2_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_2  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -10.000ns  (clk_fpga_2 fall@50.000ns - clk_fpga_0 rise@60.000ns)
  Data Path Delay:        0.662ns  (logic 0.186ns (28.100%)  route 0.476ns (71.900%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.301ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns = ( 51.189 - 50.000 ) 
    Source Clock Delay      (SCD):    0.888ns = ( 60.888 - 60.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      1.530ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    3.059ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     60.000    60.000 r  
    PS7_X0Y0             PS7                          0.000    60.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310    60.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    60.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=931, routed)         0.552    60.888    system_i/rst_processing_system7_0_100M/U0/slowest_sync_clk
    SLICE_X39Y86         FDRE                                         r  system_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y86         FDRE (Prop_fdre_C_Q)         0.141    61.029 r  system_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=6, routed)           0.203    61.231    system_i/image_ctl_0/inst/image_ctl_v1_0_S00_AXI_inst/SensorCtrl_top/OP_model1/rst_n
    SLICE_X40Y90         LUT1 (Prop_lut1_I0_O)        0.045    61.276 f  system_i/image_ctl_0/inst/image_ctl_v1_0_S00_AXI_inst/SensorCtrl_top/OP_model1/data1[31]_i_1/O
                         net (fo=128, routed)         0.273    61.550    system_i/image_ctl_0/inst/image_ctl_v1_0_S00_AXI_inst/SensorCtrl_top/OP_model1/data1[31]_i_1_n_0
    SLICE_X39Y90         FDCE                                         f  system_i/image_ctl_0/inst/image_ctl_v1_0_S00_AXI_inst/SensorCtrl_top/OP_model1/data2_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 fall edge)
                                                     50.000    50.000 f  
    PS7_X0Y0             PS7                          0.000    50.000 f  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.337    50.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    50.366 f  system_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=131, routed)         0.823    51.189    system_i/image_ctl_0/inst/image_ctl_v1_0_S00_AXI_inst/SensorCtrl_top/OP_model1/Clk
    SLICE_X39Y90         FDCE                                         r  system_i/image_ctl_0/inst/image_ctl_v1_0_S00_AXI_inst/SensorCtrl_top/OP_model1/data2_reg[1]/C  (IS_INVERTED)
                         clock pessimism              0.000    51.189    
                         clock uncertainty            1.530    52.719    
    SLICE_X39Y90         FDCE (Remov_fdce_C_CLR)     -0.085    52.634    system_i/image_ctl_0/inst/image_ctl_v1_0_S00_AXI_inst/SensorCtrl_top/OP_model1/data2_reg[1]
  -------------------------------------------------------------------
                         required time                        -52.634    
                         arrival time                          61.550    
  -------------------------------------------------------------------
                         slack                                  8.915    

Slack (MET) :             8.915ns  (arrival time - required time)
  Source:                 system_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/image_ctl_0/inst/image_ctl_v1_0_S00_AXI_inst/SensorCtrl_top/OP_model1/data2_reg[2]/CLR
                            (removal check against rising-edge clock clk_fpga_2  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -10.000ns  (clk_fpga_2 fall@50.000ns - clk_fpga_0 rise@60.000ns)
  Data Path Delay:        0.662ns  (logic 0.186ns (28.100%)  route 0.476ns (71.900%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.301ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns = ( 51.189 - 50.000 ) 
    Source Clock Delay      (SCD):    0.888ns = ( 60.888 - 60.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      1.530ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    3.059ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     60.000    60.000 r  
    PS7_X0Y0             PS7                          0.000    60.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310    60.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    60.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=931, routed)         0.552    60.888    system_i/rst_processing_system7_0_100M/U0/slowest_sync_clk
    SLICE_X39Y86         FDRE                                         r  system_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y86         FDRE (Prop_fdre_C_Q)         0.141    61.029 r  system_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=6, routed)           0.203    61.231    system_i/image_ctl_0/inst/image_ctl_v1_0_S00_AXI_inst/SensorCtrl_top/OP_model1/rst_n
    SLICE_X40Y90         LUT1 (Prop_lut1_I0_O)        0.045    61.276 f  system_i/image_ctl_0/inst/image_ctl_v1_0_S00_AXI_inst/SensorCtrl_top/OP_model1/data1[31]_i_1/O
                         net (fo=128, routed)         0.273    61.550    system_i/image_ctl_0/inst/image_ctl_v1_0_S00_AXI_inst/SensorCtrl_top/OP_model1/data1[31]_i_1_n_0
    SLICE_X39Y90         FDCE                                         f  system_i/image_ctl_0/inst/image_ctl_v1_0_S00_AXI_inst/SensorCtrl_top/OP_model1/data2_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 fall edge)
                                                     50.000    50.000 f  
    PS7_X0Y0             PS7                          0.000    50.000 f  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.337    50.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    50.366 f  system_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=131, routed)         0.823    51.189    system_i/image_ctl_0/inst/image_ctl_v1_0_S00_AXI_inst/SensorCtrl_top/OP_model1/Clk
    SLICE_X39Y90         FDCE                                         r  system_i/image_ctl_0/inst/image_ctl_v1_0_S00_AXI_inst/SensorCtrl_top/OP_model1/data2_reg[2]/C  (IS_INVERTED)
                         clock pessimism              0.000    51.189    
                         clock uncertainty            1.530    52.719    
    SLICE_X39Y90         FDCE (Remov_fdce_C_CLR)     -0.085    52.634    system_i/image_ctl_0/inst/image_ctl_v1_0_S00_AXI_inst/SensorCtrl_top/OP_model1/data2_reg[2]
  -------------------------------------------------------------------
                         required time                        -52.634    
                         arrival time                          61.550    
  -------------------------------------------------------------------
                         slack                                  8.915    





