

================================================================
== Vitis HLS Report for 'radiation_injector'
================================================================
* Date:           Sun Mar  1 06:16:03 2026

* Version:        2025.2 (Build 6295257 on Nov 14 2025)
* Project:        radiation_injector
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.030 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max   | min | max |   Type  |
    +---------+---------+-----------+----------+-----+-----+---------+
    |        1|       35|  10.000 ns|  0.350 us|    2|   36|       no|
    +---------+---------+-----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    259|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        0|    -|     532|    462|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       0|    187|    -|
|Register         |        -|    -|      56|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|     588|    908|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|      1|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-------------------------------+----------------------------+---------+----+-----+-----+-----+
    |            Instance           |           Module           | BRAM_18K| DSP|  FF | LUT | URAM|
    +-------------------------------+----------------------------+---------+----+-----+-----+-----+
    |control_s_axi_U                |control_s_axi               |        0|   0|  150|  232|    0|
    |urem_31ns_15ns_31_35_seq_1_U1  |urem_31ns_15ns_31_35_seq_1  |        0|   0|  382|  230|    0|
    +-------------------------------+----------------------------+---------+----+-----+-----+-----+
    |Total                          |                            |        0|   0|  532|  462|    0|
    +-------------------------------+----------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+----+---+----+------------+------------+
    |     Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+----+---+----+------------+------------+
    |icmp_ln21_fu_87_p2    |      icmp|   0|  0|  32|          32|           1|
    |icmp_ln24_fu_93_p2    |      icmp|   0|  0|  32|          32|          15|
    |icmp_ln29_fu_111_p2   |      icmp|   0|  0|  32|          32|           1|
    |lfsr_fu_127_p3        |    select|   0|  0|  31|           1|          15|
    |num_words_1_fu_99_p3  |    select|   0|  0|  16|           1|          16|
    |mask_fu_159_p2        |       shl|   0|  0|  84|           1|          32|
    |xor_ln46_fu_165_p2    |       xor|   0|  0|  32|          32|          32|
    +----------------------+----------+----+---+----+------------+------------+
    |Total                 |          |   0|  0| 259|         131|         112|
    +----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +------------------------+-----+-----------+-----+-----------+
    |          Name          | LUT | Input Size| Bits| Total Bits|
    +------------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm               |  165|         37|    1|         37|
    |weight_mem_Addr_A_orig  |   13|          3|   32|         96|
    |weight_mem_WEN_A_local  |    9|          2|    4|          8|
    +------------------------+-----+-----------+-----+-----------+
    |Total                   |  187|         42|   37|        141|
    +------------------------+-----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |ap_CS_fsm                |  36|   0|   36|          0|
    |bitpos_reg_186           |   5|   0|    5|          0|
    |icmp_ln21_reg_172        |   1|   0|    1|          0|
    |weight_mem_addr_reg_191  |  14|   0|   14|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    |  56|   0|   56|          0|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+--------------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  |    Source Object   |    C Type    |
+-----------------------+-----+-----+------------+--------------------+--------------+
|s_axi_control_AWVALID  |   in|    1|       s_axi|             control|        scalar|
|s_axi_control_AWREADY  |  out|    1|       s_axi|             control|        scalar|
|s_axi_control_AWADDR   |   in|    6|       s_axi|             control|        scalar|
|s_axi_control_WVALID   |   in|    1|       s_axi|             control|        scalar|
|s_axi_control_WREADY   |  out|    1|       s_axi|             control|        scalar|
|s_axi_control_WDATA    |   in|   32|       s_axi|             control|        scalar|
|s_axi_control_WSTRB    |   in|    4|       s_axi|             control|        scalar|
|s_axi_control_ARVALID  |   in|    1|       s_axi|             control|        scalar|
|s_axi_control_ARREADY  |  out|    1|       s_axi|             control|        scalar|
|s_axi_control_ARADDR   |   in|    6|       s_axi|             control|        scalar|
|s_axi_control_RVALID   |  out|    1|       s_axi|             control|        scalar|
|s_axi_control_RREADY   |   in|    1|       s_axi|             control|        scalar|
|s_axi_control_RDATA    |  out|   32|       s_axi|             control|        scalar|
|s_axi_control_RRESP    |  out|    2|       s_axi|             control|        scalar|
|s_axi_control_BVALID   |  out|    1|       s_axi|             control|        scalar|
|s_axi_control_BREADY   |   in|    1|       s_axi|             control|        scalar|
|s_axi_control_BRESP    |  out|    2|       s_axi|             control|        scalar|
|ap_clk                 |   in|    1|  ap_ctrl_hs|  radiation_injector|  return value|
|ap_rst_n               |   in|    1|  ap_ctrl_hs|  radiation_injector|  return value|
|interrupt              |  out|    1|  ap_ctrl_hs|  radiation_injector|  return value|
|weight_mem_Addr_A      |  out|   32|        bram|          weight_mem|         array|
|weight_mem_EN_A        |  out|    1|        bram|          weight_mem|         array|
|weight_mem_WEN_A       |  out|    4|        bram|          weight_mem|         array|
|weight_mem_Din_A       |  out|   32|        bram|          weight_mem|         array|
|weight_mem_Dout_A      |   in|   32|        bram|          weight_mem|         array|
|weight_mem_Clk_A       |  out|    1|        bram|          weight_mem|         array|
|weight_mem_Rst_A       |  out|    1|        bram|          weight_mem|         array|
+-----------------------+-----+-----+------------+--------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 36
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 36 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 7.02>
ST_1 : Operation 37 [1/1] (1.00ns)   --->   "%num_words_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %num_words" [radiation_injector.cpp:5]   --->   Operation 37 'read' 'num_words_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 112 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 38 [1/1] (1.00ns)   --->   "%seed_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %seed" [radiation_injector.cpp:5]   --->   Operation 38 'read' 'seed_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 112 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%trunc_ln5 = trunc i32 %num_words_read" [radiation_injector.cpp:5]   --->   Operation 39 'trunc' 'trunc_ln5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%spectopmodule_ln5 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_7" [radiation_injector.cpp:5]   --->   Operation 40 'spectopmodule' 'spectopmodule_ln5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %weight_mem, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0, i32 0"   --->   Operation 41 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %weight_mem"   --->   Operation 42 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %intensity"   --->   Operation 43 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %intensity, void @empty_1, i32 4294967295, i32 4294967295, void @empty_0, i32 0, i32 0, void @empty_2, void @empty_3, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0, i32 0"   --->   Operation 44 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %intensity, void @empty_4, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0, i32 0"   --->   Operation 45 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %seed"   --->   Operation 46 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %seed, void @empty_1, i32 4294967295, i32 4294967295, void @empty_0, i32 0, i32 0, void @empty_2, void @empty_5, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0, i32 0"   --->   Operation 47 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %seed, void @empty_4, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0, i32 0"   --->   Operation 48 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %num_words"   --->   Operation 49 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %num_words, void @empty_1, i32 4294967295, i32 4294967295, void @empty_0, i32 0, i32 0, void @empty_2, void @empty_6, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0, i32 0"   --->   Operation 50 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %num_words, void @empty_4, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0, i32 0"   --->   Operation 51 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_1, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_2, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0"   --->   Operation 52 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (1.89ns)   --->   "%icmp_ln21 = icmp_eq  i32 %num_words_read, i32 0" [radiation_injector.cpp:21]   --->   Operation 53 'icmp' 'icmp_ln21' <Predicate = true> <Delay = 1.89> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%br_ln21 = br i1 %icmp_ln21, void %if.end, void %return" [radiation_injector.cpp:21]   --->   Operation 54 'br' 'br_ln21' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (1.89ns)   --->   "%icmp_ln24 = icmp_ugt  i32 %num_words_read, i32 16384" [radiation_injector.cpp:24]   --->   Operation 55 'icmp' 'icmp_ln24' <Predicate = (!icmp_ln21)> <Delay = 1.89> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 56 [1/1] (0.60ns)   --->   "%num_words_1 = select i1 %icmp_ln24, i15 16384, i15 %trunc_ln5" [radiation_injector.cpp:24]   --->   Operation 56 'select' 'num_words_1' <Predicate = (!icmp_ln21)> <Delay = 0.60> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%zext_ln9 = zext i15 %num_words_1" [radiation_injector.cpp:9]   --->   Operation 57 'zext' 'zext_ln9' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (1.89ns)   --->   "%icmp_ln29 = icmp_eq  i32 %seed_read, i32 0" [radiation_injector.cpp:29]   --->   Operation 58 'icmp' 'icmp_ln29' <Predicate = (!icmp_ln21)> <Delay = 1.89> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %seed_read, i32 1, i32 31" [radiation_injector.cpp:38]   --->   Operation 59 'partselect' 'trunc_ln' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.71ns)   --->   "%lfsr = select i1 %icmp_ln29, i31 22128, i31 %trunc_ln" [radiation_injector.cpp:38]   --->   Operation 60 'select' 'lfsr' <Predicate = (!icmp_ln21)> <Delay = 0.71> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 61 [35/35] (3.41ns)   --->   "%addr = urem i31 %lfsr, i31 %zext_ln9" [radiation_injector.cpp:40]   --->   Operation 61 'urem' 'addr' <Predicate = (!icmp_ln21)> <Delay = 3.41> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 34> <II = 31> <Delay = 3.41> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%bitpos = partselect i5 @_ssdm_op_PartSelect.i5.i31.i32.i32, i31 %lfsr, i32 16, i32 20" [radiation_injector.cpp:41]   --->   Operation 62 'partselect' 'bitpos' <Predicate = (!icmp_ln21)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 3.41>
ST_2 : Operation 63 [34/35] (3.41ns)   --->   "%addr = urem i31 %lfsr, i31 %zext_ln9" [radiation_injector.cpp:40]   --->   Operation 63 'urem' 'addr' <Predicate = true> <Delay = 3.41> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 34> <II = 31> <Delay = 3.41> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 3.41>
ST_3 : Operation 64 [33/35] (3.41ns)   --->   "%addr = urem i31 %lfsr, i31 %zext_ln9" [radiation_injector.cpp:40]   --->   Operation 64 'urem' 'addr' <Predicate = true> <Delay = 3.41> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 34> <II = 31> <Delay = 3.41> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 3.41>
ST_4 : Operation 65 [32/35] (3.41ns)   --->   "%addr = urem i31 %lfsr, i31 %zext_ln9" [radiation_injector.cpp:40]   --->   Operation 65 'urem' 'addr' <Predicate = true> <Delay = 3.41> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 34> <II = 31> <Delay = 3.41> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 3.41>
ST_5 : Operation 66 [31/35] (3.41ns)   --->   "%addr = urem i31 %lfsr, i31 %zext_ln9" [radiation_injector.cpp:40]   --->   Operation 66 'urem' 'addr' <Predicate = true> <Delay = 3.41> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 34> <II = 31> <Delay = 3.41> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 3.41>
ST_6 : Operation 67 [30/35] (3.41ns)   --->   "%addr = urem i31 %lfsr, i31 %zext_ln9" [radiation_injector.cpp:40]   --->   Operation 67 'urem' 'addr' <Predicate = true> <Delay = 3.41> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 34> <II = 31> <Delay = 3.41> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 3.41>
ST_7 : Operation 68 [29/35] (3.41ns)   --->   "%addr = urem i31 %lfsr, i31 %zext_ln9" [radiation_injector.cpp:40]   --->   Operation 68 'urem' 'addr' <Predicate = true> <Delay = 3.41> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 34> <II = 31> <Delay = 3.41> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 3.41>
ST_8 : Operation 69 [28/35] (3.41ns)   --->   "%addr = urem i31 %lfsr, i31 %zext_ln9" [radiation_injector.cpp:40]   --->   Operation 69 'urem' 'addr' <Predicate = true> <Delay = 3.41> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 34> <II = 31> <Delay = 3.41> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 3.41>
ST_9 : Operation 70 [27/35] (3.41ns)   --->   "%addr = urem i31 %lfsr, i31 %zext_ln9" [radiation_injector.cpp:40]   --->   Operation 70 'urem' 'addr' <Predicate = true> <Delay = 3.41> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 34> <II = 31> <Delay = 3.41> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 3.41>
ST_10 : Operation 71 [26/35] (3.41ns)   --->   "%addr = urem i31 %lfsr, i31 %zext_ln9" [radiation_injector.cpp:40]   --->   Operation 71 'urem' 'addr' <Predicate = true> <Delay = 3.41> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 34> <II = 31> <Delay = 3.41> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 3.41>
ST_11 : Operation 72 [25/35] (3.41ns)   --->   "%addr = urem i31 %lfsr, i31 %zext_ln9" [radiation_injector.cpp:40]   --->   Operation 72 'urem' 'addr' <Predicate = true> <Delay = 3.41> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 34> <II = 31> <Delay = 3.41> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 3.41>
ST_12 : Operation 73 [24/35] (3.41ns)   --->   "%addr = urem i31 %lfsr, i31 %zext_ln9" [radiation_injector.cpp:40]   --->   Operation 73 'urem' 'addr' <Predicate = true> <Delay = 3.41> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 34> <II = 31> <Delay = 3.41> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 3.41>
ST_13 : Operation 74 [23/35] (3.41ns)   --->   "%addr = urem i31 %lfsr, i31 %zext_ln9" [radiation_injector.cpp:40]   --->   Operation 74 'urem' 'addr' <Predicate = true> <Delay = 3.41> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 34> <II = 31> <Delay = 3.41> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 3.41>
ST_14 : Operation 75 [22/35] (3.41ns)   --->   "%addr = urem i31 %lfsr, i31 %zext_ln9" [radiation_injector.cpp:40]   --->   Operation 75 'urem' 'addr' <Predicate = true> <Delay = 3.41> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 34> <II = 31> <Delay = 3.41> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 3.41>
ST_15 : Operation 76 [21/35] (3.41ns)   --->   "%addr = urem i31 %lfsr, i31 %zext_ln9" [radiation_injector.cpp:40]   --->   Operation 76 'urem' 'addr' <Predicate = true> <Delay = 3.41> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 34> <II = 31> <Delay = 3.41> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 3.41>
ST_16 : Operation 77 [20/35] (3.41ns)   --->   "%addr = urem i31 %lfsr, i31 %zext_ln9" [radiation_injector.cpp:40]   --->   Operation 77 'urem' 'addr' <Predicate = true> <Delay = 3.41> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 34> <II = 31> <Delay = 3.41> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 3.41>
ST_17 : Operation 78 [19/35] (3.41ns)   --->   "%addr = urem i31 %lfsr, i31 %zext_ln9" [radiation_injector.cpp:40]   --->   Operation 78 'urem' 'addr' <Predicate = true> <Delay = 3.41> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 34> <II = 31> <Delay = 3.41> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 3.41>
ST_18 : Operation 79 [18/35] (3.41ns)   --->   "%addr = urem i31 %lfsr, i31 %zext_ln9" [radiation_injector.cpp:40]   --->   Operation 79 'urem' 'addr' <Predicate = true> <Delay = 3.41> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 34> <II = 31> <Delay = 3.41> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 3.41>
ST_19 : Operation 80 [17/35] (3.41ns)   --->   "%addr = urem i31 %lfsr, i31 %zext_ln9" [radiation_injector.cpp:40]   --->   Operation 80 'urem' 'addr' <Predicate = true> <Delay = 3.41> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 34> <II = 31> <Delay = 3.41> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 3.41>
ST_20 : Operation 81 [16/35] (3.41ns)   --->   "%addr = urem i31 %lfsr, i31 %zext_ln9" [radiation_injector.cpp:40]   --->   Operation 81 'urem' 'addr' <Predicate = true> <Delay = 3.41> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 34> <II = 31> <Delay = 3.41> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 3.41>
ST_21 : Operation 82 [15/35] (3.41ns)   --->   "%addr = urem i31 %lfsr, i31 %zext_ln9" [radiation_injector.cpp:40]   --->   Operation 82 'urem' 'addr' <Predicate = true> <Delay = 3.41> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 34> <II = 31> <Delay = 3.41> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 3.41>
ST_22 : Operation 83 [14/35] (3.41ns)   --->   "%addr = urem i31 %lfsr, i31 %zext_ln9" [radiation_injector.cpp:40]   --->   Operation 83 'urem' 'addr' <Predicate = true> <Delay = 3.41> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 34> <II = 31> <Delay = 3.41> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 22> <Delay = 3.41>
ST_23 : Operation 84 [13/35] (3.41ns)   --->   "%addr = urem i31 %lfsr, i31 %zext_ln9" [radiation_injector.cpp:40]   --->   Operation 84 'urem' 'addr' <Predicate = true> <Delay = 3.41> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 34> <II = 31> <Delay = 3.41> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 23> <Delay = 3.41>
ST_24 : Operation 85 [12/35] (3.41ns)   --->   "%addr = urem i31 %lfsr, i31 %zext_ln9" [radiation_injector.cpp:40]   --->   Operation 85 'urem' 'addr' <Predicate = true> <Delay = 3.41> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 34> <II = 31> <Delay = 3.41> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 24> <Delay = 3.41>
ST_25 : Operation 86 [11/35] (3.41ns)   --->   "%addr = urem i31 %lfsr, i31 %zext_ln9" [radiation_injector.cpp:40]   --->   Operation 86 'urem' 'addr' <Predicate = true> <Delay = 3.41> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 34> <II = 31> <Delay = 3.41> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 25> <Delay = 3.41>
ST_26 : Operation 87 [10/35] (3.41ns)   --->   "%addr = urem i31 %lfsr, i31 %zext_ln9" [radiation_injector.cpp:40]   --->   Operation 87 'urem' 'addr' <Predicate = true> <Delay = 3.41> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 34> <II = 31> <Delay = 3.41> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 26> <Delay = 3.41>
ST_27 : Operation 88 [9/35] (3.41ns)   --->   "%addr = urem i31 %lfsr, i31 %zext_ln9" [radiation_injector.cpp:40]   --->   Operation 88 'urem' 'addr' <Predicate = true> <Delay = 3.41> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 34> <II = 31> <Delay = 3.41> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 27> <Delay = 3.41>
ST_28 : Operation 89 [8/35] (3.41ns)   --->   "%addr = urem i31 %lfsr, i31 %zext_ln9" [radiation_injector.cpp:40]   --->   Operation 89 'urem' 'addr' <Predicate = true> <Delay = 3.41> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 34> <II = 31> <Delay = 3.41> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 28> <Delay = 3.41>
ST_29 : Operation 90 [7/35] (3.41ns)   --->   "%addr = urem i31 %lfsr, i31 %zext_ln9" [radiation_injector.cpp:40]   --->   Operation 90 'urem' 'addr' <Predicate = true> <Delay = 3.41> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 34> <II = 31> <Delay = 3.41> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 29> <Delay = 3.41>
ST_30 : Operation 91 [6/35] (3.41ns)   --->   "%addr = urem i31 %lfsr, i31 %zext_ln9" [radiation_injector.cpp:40]   --->   Operation 91 'urem' 'addr' <Predicate = true> <Delay = 3.41> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 34> <II = 31> <Delay = 3.41> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 30> <Delay = 3.41>
ST_31 : Operation 92 [5/35] (3.41ns)   --->   "%addr = urem i31 %lfsr, i31 %zext_ln9" [radiation_injector.cpp:40]   --->   Operation 92 'urem' 'addr' <Predicate = true> <Delay = 3.41> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 34> <II = 31> <Delay = 3.41> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 31> <Delay = 3.41>
ST_32 : Operation 93 [4/35] (3.41ns)   --->   "%addr = urem i31 %lfsr, i31 %zext_ln9" [radiation_injector.cpp:40]   --->   Operation 93 'urem' 'addr' <Predicate = true> <Delay = 3.41> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 34> <II = 31> <Delay = 3.41> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 33 <SV = 32> <Delay = 3.41>
ST_33 : Operation 94 [3/35] (3.41ns)   --->   "%addr = urem i31 %lfsr, i31 %zext_ln9" [radiation_injector.cpp:40]   --->   Operation 94 'urem' 'addr' <Predicate = true> <Delay = 3.41> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 34> <II = 31> <Delay = 3.41> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 34 <SV = 33> <Delay = 3.41>
ST_34 : Operation 95 [2/35] (3.41ns)   --->   "%addr = urem i31 %lfsr, i31 %zext_ln9" [radiation_injector.cpp:40]   --->   Operation 95 'urem' 'addr' <Predicate = true> <Delay = 3.41> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 34> <II = 31> <Delay = 3.41> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 35 <SV = 34> <Delay = 3.41>
ST_35 : Operation 96 [1/35] (3.41ns)   --->   "%addr = urem i31 %lfsr, i31 %zext_ln9" [radiation_injector.cpp:40]   --->   Operation 96 'urem' 'addr' <Predicate = true> <Delay = 3.41> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 34> <II = 31> <Delay = 3.41> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 97 [1/1] (0.00ns)   --->   "%zext_ln45 = zext i31 %addr" [radiation_injector.cpp:45]   --->   Operation 97 'zext' 'zext_ln45' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 98 [1/1] (0.00ns)   --->   "%weight_mem_addr = getelementptr i32 %weight_mem, i64 0, i64 %zext_ln45" [radiation_injector.cpp:45]   --->   Operation 98 'getelementptr' 'weight_mem_addr' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 99 [2/2] (0.00ns)   --->   "%val = load i14 %weight_mem_addr" [radiation_injector.cpp:45]   --->   Operation 99 'load' 'val' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16384> <RAM>

State 36 <SV = 35> <Delay = 2.98>
ST_36 : Operation 100 [1/1] (0.00ns)   --->   "%zext_ln43 = zext i5 %bitpos" [radiation_injector.cpp:43]   --->   Operation 100 'zext' 'zext_ln43' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_36 : Operation 101 [1/1] (2.18ns)   --->   "%mask = shl i32 1, i32 %zext_ln43" [radiation_injector.cpp:43]   --->   Operation 101 'shl' 'mask' <Predicate = (!icmp_ln21)> <Delay = 2.18> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.93> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 102 [1/2] ( I:0.00ns O:0.00ns )   --->   "%val = load i14 %weight_mem_addr" [radiation_injector.cpp:45]   --->   Operation 102 'load' 'val' <Predicate = (!icmp_ln21)> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16384> <RAM>
ST_36 : Operation 103 [1/1] (0.80ns)   --->   "%xor_ln46 = xor i32 %val, i32 %mask" [radiation_injector.cpp:46]   --->   Operation 103 'xor' 'xor_ln46' <Predicate = (!icmp_ln21)> <Delay = 0.80> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 104 [1/1] ( I:0.00ns O:0.00ns )   --->   "%store_ln46 = store i32 %xor_ln46, i14 %weight_mem_addr" [radiation_injector.cpp:46]   --->   Operation 104 'store' 'store_ln46' <Predicate = (!icmp_ln21)> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16384> <RAM>
ST_36 : Operation 105 [1/1] (0.00ns)   --->   "%br_ln47 = br void %return" [radiation_injector.cpp:47]   --->   Operation 105 'br' 'br_ln47' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_36 : Operation 106 [1/1] (0.00ns)   --->   "%ret_ln47 = ret" [radiation_injector.cpp:47]   --->   Operation 106 'ret' 'ret_ln47' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ weight_mem]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=bram:ce=0
Port [ intensity]:  wired=1; compound=0; hidden=0; nouse=1; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ seed]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ num_words]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
num_words_read    (read         ) [ 0000000000000000000000000000000000000]
seed_read         (read         ) [ 0000000000000000000000000000000000000]
trunc_ln5         (trunc        ) [ 0000000000000000000000000000000000000]
spectopmodule_ln5 (spectopmodule) [ 0000000000000000000000000000000000000]
specinterface_ln0 (specinterface) [ 0000000000000000000000000000000000000]
specbitsmap_ln0   (specbitsmap  ) [ 0000000000000000000000000000000000000]
specbitsmap_ln0   (specbitsmap  ) [ 0000000000000000000000000000000000000]
specinterface_ln0 (specinterface) [ 0000000000000000000000000000000000000]
specinterface_ln0 (specinterface) [ 0000000000000000000000000000000000000]
specbitsmap_ln0   (specbitsmap  ) [ 0000000000000000000000000000000000000]
specinterface_ln0 (specinterface) [ 0000000000000000000000000000000000000]
specinterface_ln0 (specinterface) [ 0000000000000000000000000000000000000]
specbitsmap_ln0   (specbitsmap  ) [ 0000000000000000000000000000000000000]
specinterface_ln0 (specinterface) [ 0000000000000000000000000000000000000]
specinterface_ln0 (specinterface) [ 0000000000000000000000000000000000000]
specinterface_ln0 (specinterface) [ 0000000000000000000000000000000000000]
icmp_ln21         (icmp         ) [ 0111111111111111111111111111111111111]
br_ln21           (br           ) [ 0000000000000000000000000000000000000]
icmp_ln24         (icmp         ) [ 0000000000000000000000000000000000000]
num_words_1       (select       ) [ 0000000000000000000000000000000000000]
zext_ln9          (zext         ) [ 0011111111111111111111111111111111110]
icmp_ln29         (icmp         ) [ 0000000000000000000000000000000000000]
trunc_ln          (partselect   ) [ 0000000000000000000000000000000000000]
lfsr              (select       ) [ 0011111111111111111111111111111111110]
bitpos            (partselect   ) [ 0011111111111111111111111111111111111]
addr              (urem         ) [ 0000000000000000000000000000000000000]
zext_ln45         (zext         ) [ 0000000000000000000000000000000000000]
weight_mem_addr   (getelementptr) [ 0000000000000000000000000000000000001]
zext_ln43         (zext         ) [ 0000000000000000000000000000000000000]
mask              (shl          ) [ 0000000000000000000000000000000000000]
val               (load         ) [ 0000000000000000000000000000000000000]
xor_ln46          (xor          ) [ 0000000000000000000000000000000000000]
store_ln46        (store        ) [ 0000000000000000000000000000000000000]
br_ln47           (br           ) [ 0000000000000000000000000000000000000]
ret_ln47          (ret          ) [ 0000000000000000000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="weight_mem">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weight_mem"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="intensity">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="intensity"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="seed">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="seed"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="num_words">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="num_words"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.s_axilite.i32"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_7"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_5"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_6"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i31.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i5.i31.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1004" name="num_words_read_read_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="32" slack="0"/>
<pin id="60" dir="0" index="1" bw="32" slack="0"/>
<pin id="61" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="num_words_read/1 "/>
</bind>
</comp>

<comp id="64" class="1004" name="seed_read_read_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="32" slack="0"/>
<pin id="66" dir="0" index="1" bw="32" slack="0"/>
<pin id="67" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="seed_read/1 "/>
</bind>
</comp>

<comp id="70" class="1004" name="weight_mem_addr_gep_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="32" slack="0"/>
<pin id="72" dir="0" index="1" bw="1" slack="0"/>
<pin id="73" dir="0" index="2" bw="15" slack="0"/>
<pin id="74" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="weight_mem_addr/35 "/>
</bind>
</comp>

<comp id="77" class="1004" name="grp_access_fu_77">
<pin_list>
<pin id="78" dir="0" index="0" bw="14" slack="0"/>
<pin id="79" dir="0" index="1" bw="32" slack="0"/>
<pin id="80" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="81" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="val/35 store_ln46/36 "/>
</bind>
</comp>

<comp id="83" class="1004" name="trunc_ln5_fu_83">
<pin_list>
<pin id="84" dir="0" index="0" bw="32" slack="0"/>
<pin id="85" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln5/1 "/>
</bind>
</comp>

<comp id="87" class="1004" name="icmp_ln21_fu_87">
<pin_list>
<pin id="88" dir="0" index="0" bw="32" slack="0"/>
<pin id="89" dir="0" index="1" bw="32" slack="0"/>
<pin id="90" dir="1" index="2" bw="1" slack="35"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln21/1 "/>
</bind>
</comp>

<comp id="93" class="1004" name="icmp_ln24_fu_93">
<pin_list>
<pin id="94" dir="0" index="0" bw="32" slack="0"/>
<pin id="95" dir="0" index="1" bw="32" slack="0"/>
<pin id="96" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln24/1 "/>
</bind>
</comp>

<comp id="99" class="1004" name="num_words_1_fu_99">
<pin_list>
<pin id="100" dir="0" index="0" bw="1" slack="0"/>
<pin id="101" dir="0" index="1" bw="15" slack="0"/>
<pin id="102" dir="0" index="2" bw="15" slack="0"/>
<pin id="103" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="num_words_1/1 "/>
</bind>
</comp>

<comp id="107" class="1004" name="zext_ln9_fu_107">
<pin_list>
<pin id="108" dir="0" index="0" bw="15" slack="0"/>
<pin id="109" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln9/1 "/>
</bind>
</comp>

<comp id="111" class="1004" name="icmp_ln29_fu_111">
<pin_list>
<pin id="112" dir="0" index="0" bw="32" slack="0"/>
<pin id="113" dir="0" index="1" bw="32" slack="0"/>
<pin id="114" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln29/1 "/>
</bind>
</comp>

<comp id="117" class="1004" name="trunc_ln_fu_117">
<pin_list>
<pin id="118" dir="0" index="0" bw="31" slack="0"/>
<pin id="119" dir="0" index="1" bw="32" slack="0"/>
<pin id="120" dir="0" index="2" bw="1" slack="0"/>
<pin id="121" dir="0" index="3" bw="6" slack="0"/>
<pin id="122" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln/1 "/>
</bind>
</comp>

<comp id="127" class="1004" name="lfsr_fu_127">
<pin_list>
<pin id="128" dir="0" index="0" bw="1" slack="0"/>
<pin id="129" dir="0" index="1" bw="31" slack="0"/>
<pin id="130" dir="0" index="2" bw="31" slack="0"/>
<pin id="131" dir="1" index="3" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="lfsr/1 "/>
</bind>
</comp>

<comp id="135" class="1004" name="grp_fu_135">
<pin_list>
<pin id="136" dir="0" index="0" bw="31" slack="0"/>
<pin id="137" dir="0" index="1" bw="15" slack="0"/>
<pin id="138" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="urem(17) " fcode="urem"/>
<opset="addr/1 "/>
</bind>
</comp>

<comp id="141" class="1004" name="bitpos_fu_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="5" slack="0"/>
<pin id="143" dir="0" index="1" bw="31" slack="0"/>
<pin id="144" dir="0" index="2" bw="6" slack="0"/>
<pin id="145" dir="0" index="3" bw="6" slack="0"/>
<pin id="146" dir="1" index="4" bw="5" slack="35"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="bitpos/1 "/>
</bind>
</comp>

<comp id="151" class="1004" name="zext_ln45_fu_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="15" slack="0"/>
<pin id="153" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln45/35 "/>
</bind>
</comp>

<comp id="156" class="1004" name="zext_ln43_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="5" slack="35"/>
<pin id="158" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln43/36 "/>
</bind>
</comp>

<comp id="159" class="1004" name="mask_fu_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="1" slack="0"/>
<pin id="161" dir="0" index="1" bw="5" slack="0"/>
<pin id="162" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="mask/36 "/>
</bind>
</comp>

<comp id="165" class="1004" name="xor_ln46_fu_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="32" slack="0"/>
<pin id="167" dir="0" index="1" bw="32" slack="0"/>
<pin id="168" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln46/36 "/>
</bind>
</comp>

<comp id="172" class="1005" name="icmp_ln21_reg_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="1" slack="35"/>
<pin id="174" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln21 "/>
</bind>
</comp>

<comp id="176" class="1005" name="zext_ln9_reg_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="31" slack="1"/>
<pin id="178" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln9 "/>
</bind>
</comp>

<comp id="181" class="1005" name="lfsr_reg_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="31" slack="1"/>
<pin id="183" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="lfsr "/>
</bind>
</comp>

<comp id="186" class="1005" name="bitpos_reg_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="5" slack="35"/>
<pin id="188" dir="1" index="1" bw="5" slack="35"/>
</pin_list>
<bind>
<opset="bitpos "/>
</bind>
</comp>

<comp id="191" class="1005" name="weight_mem_addr_reg_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="14" slack="1"/>
<pin id="193" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="weight_mem_addr "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="62"><net_src comp="8" pin="0"/><net_sink comp="58" pin=0"/></net>

<net id="63"><net_src comp="6" pin="0"/><net_sink comp="58" pin=1"/></net>

<net id="68"><net_src comp="8" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="69"><net_src comp="4" pin="0"/><net_sink comp="64" pin=1"/></net>

<net id="75"><net_src comp="0" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="76"><net_src comp="56" pin="0"/><net_sink comp="70" pin=1"/></net>

<net id="82"><net_src comp="70" pin="3"/><net_sink comp="77" pin=0"/></net>

<net id="86"><net_src comp="58" pin="2"/><net_sink comp="83" pin=0"/></net>

<net id="91"><net_src comp="58" pin="2"/><net_sink comp="87" pin=0"/></net>

<net id="92"><net_src comp="18" pin="0"/><net_sink comp="87" pin=1"/></net>

<net id="97"><net_src comp="58" pin="2"/><net_sink comp="93" pin=0"/></net>

<net id="98"><net_src comp="38" pin="0"/><net_sink comp="93" pin=1"/></net>

<net id="104"><net_src comp="93" pin="2"/><net_sink comp="99" pin=0"/></net>

<net id="105"><net_src comp="40" pin="0"/><net_sink comp="99" pin=1"/></net>

<net id="106"><net_src comp="83" pin="1"/><net_sink comp="99" pin=2"/></net>

<net id="110"><net_src comp="99" pin="3"/><net_sink comp="107" pin=0"/></net>

<net id="115"><net_src comp="64" pin="2"/><net_sink comp="111" pin=0"/></net>

<net id="116"><net_src comp="18" pin="0"/><net_sink comp="111" pin=1"/></net>

<net id="123"><net_src comp="42" pin="0"/><net_sink comp="117" pin=0"/></net>

<net id="124"><net_src comp="64" pin="2"/><net_sink comp="117" pin=1"/></net>

<net id="125"><net_src comp="44" pin="0"/><net_sink comp="117" pin=2"/></net>

<net id="126"><net_src comp="46" pin="0"/><net_sink comp="117" pin=3"/></net>

<net id="132"><net_src comp="111" pin="2"/><net_sink comp="127" pin=0"/></net>

<net id="133"><net_src comp="48" pin="0"/><net_sink comp="127" pin=1"/></net>

<net id="134"><net_src comp="117" pin="4"/><net_sink comp="127" pin=2"/></net>

<net id="139"><net_src comp="127" pin="3"/><net_sink comp="135" pin=0"/></net>

<net id="140"><net_src comp="107" pin="1"/><net_sink comp="135" pin=1"/></net>

<net id="147"><net_src comp="50" pin="0"/><net_sink comp="141" pin=0"/></net>

<net id="148"><net_src comp="127" pin="3"/><net_sink comp="141" pin=1"/></net>

<net id="149"><net_src comp="52" pin="0"/><net_sink comp="141" pin=2"/></net>

<net id="150"><net_src comp="54" pin="0"/><net_sink comp="141" pin=3"/></net>

<net id="154"><net_src comp="135" pin="2"/><net_sink comp="151" pin=0"/></net>

<net id="155"><net_src comp="151" pin="1"/><net_sink comp="70" pin=2"/></net>

<net id="163"><net_src comp="44" pin="0"/><net_sink comp="159" pin=0"/></net>

<net id="164"><net_src comp="156" pin="1"/><net_sink comp="159" pin=1"/></net>

<net id="169"><net_src comp="77" pin="3"/><net_sink comp="165" pin=0"/></net>

<net id="170"><net_src comp="159" pin="2"/><net_sink comp="165" pin=1"/></net>

<net id="171"><net_src comp="165" pin="2"/><net_sink comp="77" pin=1"/></net>

<net id="175"><net_src comp="87" pin="2"/><net_sink comp="172" pin=0"/></net>

<net id="179"><net_src comp="107" pin="1"/><net_sink comp="176" pin=0"/></net>

<net id="180"><net_src comp="176" pin="1"/><net_sink comp="135" pin=1"/></net>

<net id="184"><net_src comp="127" pin="3"/><net_sink comp="181" pin=0"/></net>

<net id="185"><net_src comp="181" pin="1"/><net_sink comp="135" pin=0"/></net>

<net id="189"><net_src comp="141" pin="4"/><net_sink comp="186" pin=0"/></net>

<net id="190"><net_src comp="186" pin="1"/><net_sink comp="156" pin=0"/></net>

<net id="194"><net_src comp="70" pin="3"/><net_sink comp="191" pin=0"/></net>

<net id="195"><net_src comp="191" pin="1"/><net_sink comp="77" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: weight_mem | {36 }
 - Input state : 
	Port: radiation_injector : weight_mem | {35 36 }
	Port: radiation_injector : seed | {1 }
	Port: radiation_injector : num_words | {1 }
  - Chain level:
	State 1
		br_ln21 : 1
		num_words_1 : 1
		zext_ln9 : 2
		lfsr : 1
		addr : 3
		bitpos : 2
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
		zext_ln45 : 1
		weight_mem_addr : 2
		val : 3
	State 36
		mask : 1
		xor_ln46 : 2
		store_ln46 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------|---------|---------|
| Operation|      Functional Unit      |    FF   |   LUT   |
|----------|---------------------------|---------|---------|
|   urem   |         grp_fu_135        |   382   |   230   |
|----------|---------------------------|---------|---------|
|          |      icmp_ln21_fu_87      |    0    |    32   |
|   icmp   |      icmp_ln24_fu_93      |    0    |    32   |
|          |      icmp_ln29_fu_111     |    0    |    32   |
|----------|---------------------------|---------|---------|
|  select  |     num_words_1_fu_99     |    0    |    15   |
|          |        lfsr_fu_127        |    0    |    31   |
|----------|---------------------------|---------|---------|
|    xor   |      xor_ln46_fu_165      |    0    |    32   |
|----------|---------------------------|---------|---------|
|    shl   |        mask_fu_159        |    0    |    11   |
|----------|---------------------------|---------|---------|
|   read   | num_words_read_read_fu_58 |    0    |    0    |
|          |    seed_read_read_fu_64   |    0    |    0    |
|----------|---------------------------|---------|---------|
|   trunc  |      trunc_ln5_fu_83      |    0    |    0    |
|----------|---------------------------|---------|---------|
|          |      zext_ln9_fu_107      |    0    |    0    |
|   zext   |      zext_ln45_fu_151     |    0    |    0    |
|          |      zext_ln43_fu_156     |    0    |    0    |
|----------|---------------------------|---------|---------|
|partselect|      trunc_ln_fu_117      |    0    |    0    |
|          |       bitpos_fu_141       |    0    |    0    |
|----------|---------------------------|---------|---------|
|   Total  |                           |   382   |   415   |
|----------|---------------------------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------+--------+
|                       |   FF   |
+-----------------------+--------+
|     bitpos_reg_186    |    5   |
|   icmp_ln21_reg_172   |    1   |
|      lfsr_reg_181     |   31   |
|weight_mem_addr_reg_191|   14   |
|    zext_ln9_reg_176   |   31   |
+-----------------------+--------+
|         Total         |   82   |
+-----------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||    FF   ||   LUT   |
|------------------|------|------|------|--------||---------||---------||---------|
| grp_access_fu_77 |  p0  |   2  |  14  |   28   ||    0    ||    9    |
|    grp_fu_135    |  p0  |   2  |  31  |   62   ||    0    ||    9    |
|    grp_fu_135    |  p1  |   2  |  15  |   30   ||    0    ||    9    |
|------------------|------|------|------|--------||---------||---------||---------|
|       Total      |      |      |      |   120  ||  3.894  ||    0    ||    27   |
|------------------|------|------|------|--------||---------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |   382  |   415  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    3   |    0   |   27   |
|  Register |    -   |   82   |    -   |
+-----------+--------+--------+--------+
|   Total   |    3   |   464  |   442  |
+-----------+--------+--------+--------+
