# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../Uart.srcs/sources_1/new/Uart.v" \
"../../../../Uart.srcs/sources_1/new/UartBaudRate.v" \
"../../../../Uart.srcs/sources_1/new/UartRx.v" \
"../../../../Uart.srcs/sources_1/new/UartTx.v" \
"../../../../Uart.srcs/sim_1/new/SlaveInterface_Testbench.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
