<profile>

<section name = "Vitis HLS Report for 'receiver_Pipeline_VITIS_LOOP_52_1'" level="0">
<item name = "Date">Tue May  7 17:59:20 2024
</item>
<item name = "Version">2023.1 (Build 3854077 on May  4 2023)</item>
<item name = "Project">receiver</item>
<item name = "Solution">solution1 (Vivado IP Flow Target)</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020-clg400-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 6.508 ns, 2.70 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">243, 243, 2.430 us, 2.430 us, 243, 243, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- VITIS_LOOP_52_1">241, 241, 2, 1, 1, 240, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 58, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, -, -, -</column>
<column name="Memory">62, -, 0, 0, 0</column>
<column name="Multiplexer">-, -, -, 36, -</column>
<column name="Register">-, -, 522, -, -</column>
<specialColumn name="Available">280, 220, 106400, 53200, 0</specialColumn>
<specialColumn name="Utilization (%)">22, 0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
<column name="samples_I_1_U">receiver_Pipeline_VITIS_LOOP_52_1_samples_I_1_RAM_AUTO_1R1W, 1, 0, 0, 0, 241, 18, 1, 4338</column>
<column name="samples_I_2_U">receiver_Pipeline_VITIS_LOOP_52_1_samples_I_1_RAM_AUTO_1R1W, 1, 0, 0, 0, 241, 18, 1, 4338</column>
<column name="samples_I_3_U">receiver_Pipeline_VITIS_LOOP_52_1_samples_I_1_RAM_AUTO_1R1W, 1, 0, 0, 0, 241, 18, 1, 4338</column>
<column name="samples_I_4_U">receiver_Pipeline_VITIS_LOOP_52_1_samples_I_1_RAM_AUTO_1R1W, 1, 0, 0, 0, 241, 18, 1, 4338</column>
<column name="samples_I_5_U">receiver_Pipeline_VITIS_LOOP_52_1_samples_I_1_RAM_AUTO_1R1W, 1, 0, 0, 0, 241, 18, 1, 4338</column>
<column name="samples_I_6_U">receiver_Pipeline_VITIS_LOOP_52_1_samples_I_1_RAM_AUTO_1R1W, 1, 0, 0, 0, 241, 18, 1, 4338</column>
<column name="samples_I_7_U">receiver_Pipeline_VITIS_LOOP_52_1_samples_I_1_RAM_AUTO_1R1W, 1, 0, 0, 0, 241, 18, 1, 4338</column>
<column name="samples_I_8_U">receiver_Pipeline_VITIS_LOOP_52_1_samples_I_1_RAM_AUTO_1R1W, 1, 0, 0, 0, 241, 18, 1, 4338</column>
<column name="samples_I_9_U">receiver_Pipeline_VITIS_LOOP_52_1_samples_I_1_RAM_AUTO_1R1W, 1, 0, 0, 0, 241, 18, 1, 4338</column>
<column name="samples_I_10_U">receiver_Pipeline_VITIS_LOOP_52_1_samples_I_1_RAM_AUTO_1R1W, 1, 0, 0, 0, 241, 18, 1, 4338</column>
<column name="samples_I_0_U">receiver_Pipeline_VITIS_LOOP_52_1_samples_I_1_RAM_AUTO_1R1W, 1, 0, 0, 0, 241, 18, 1, 4338</column>
<column name="samples_Q_1_U">receiver_Pipeline_VITIS_LOOP_52_1_samples_I_1_RAM_AUTO_1R1W, 1, 0, 0, 0, 241, 18, 1, 4338</column>
<column name="samples_Q_0_U">receiver_Pipeline_VITIS_LOOP_52_1_samples_I_1_RAM_AUTO_1R1W, 1, 0, 0, 0, 241, 18, 1, 4338</column>
<column name="samples_Q_2_U">receiver_Pipeline_VITIS_LOOP_52_1_samples_I_1_RAM_AUTO_1R1W, 1, 0, 0, 0, 241, 18, 1, 4338</column>
<column name="samples_Q_3_U">receiver_Pipeline_VITIS_LOOP_52_1_samples_I_1_RAM_AUTO_1R1W, 1, 0, 0, 0, 241, 18, 1, 4338</column>
<column name="samples_Q_4_U">receiver_Pipeline_VITIS_LOOP_52_1_samples_I_1_RAM_AUTO_1R1W, 1, 0, 0, 0, 241, 18, 1, 4338</column>
<column name="samples_Q_5_U">receiver_Pipeline_VITIS_LOOP_52_1_samples_I_1_RAM_AUTO_1R1W, 1, 0, 0, 0, 241, 18, 1, 4338</column>
<column name="samples_Q_6_U">receiver_Pipeline_VITIS_LOOP_52_1_samples_I_1_RAM_AUTO_1R1W, 1, 0, 0, 0, 241, 18, 1, 4338</column>
<column name="samples_Q_7_U">receiver_Pipeline_VITIS_LOOP_52_1_samples_I_1_RAM_AUTO_1R1W, 1, 0, 0, 0, 241, 18, 1, 4338</column>
<column name="samples_Q_8_U">receiver_Pipeline_VITIS_LOOP_52_1_samples_I_1_RAM_AUTO_1R1W, 1, 0, 0, 0, 241, 18, 1, 4338</column>
<column name="samples_Q_9_U">receiver_Pipeline_VITIS_LOOP_52_1_samples_I_1_RAM_AUTO_1R1W, 1, 0, 0, 0, 241, 18, 1, 4338</column>
<column name="samples_Q_10_U">receiver_Pipeline_VITIS_LOOP_52_1_samples_I_1_RAM_AUTO_1R1W, 1, 0, 0, 0, 241, 18, 1, 4338</column>
<column name="samples_I_12_U">receiver_Pipeline_VITIS_LOOP_52_1_samples_I_1_RAM_AUTO_1R1W, 1, 0, 0, 0, 241, 18, 1, 4338</column>
<column name="samples_I_13_U">receiver_Pipeline_VITIS_LOOP_52_1_samples_I_1_RAM_AUTO_1R1W, 1, 0, 0, 0, 241, 18, 1, 4338</column>
<column name="samples_I_14_U">receiver_Pipeline_VITIS_LOOP_52_1_samples_I_1_RAM_AUTO_1R1W, 1, 0, 0, 0, 241, 18, 1, 4338</column>
<column name="samples_I_15_U">receiver_Pipeline_VITIS_LOOP_52_1_samples_I_1_RAM_AUTO_1R1W, 1, 0, 0, 0, 241, 18, 1, 4338</column>
<column name="samples_I_16_U">receiver_Pipeline_VITIS_LOOP_52_1_samples_I_1_RAM_AUTO_1R1W, 1, 0, 0, 0, 241, 18, 1, 4338</column>
<column name="samples_I_17_U">receiver_Pipeline_VITIS_LOOP_52_1_samples_I_1_RAM_AUTO_1R1W, 1, 0, 0, 0, 241, 18, 1, 4338</column>
<column name="samples_I_18_U">receiver_Pipeline_VITIS_LOOP_52_1_samples_I_1_RAM_AUTO_1R1W, 1, 0, 0, 0, 241, 18, 1, 4338</column>
<column name="samples_I_19_U">receiver_Pipeline_VITIS_LOOP_52_1_samples_I_1_RAM_AUTO_1R1W, 1, 0, 0, 0, 241, 18, 1, 4338</column>
<column name="samples_I_20_U">receiver_Pipeline_VITIS_LOOP_52_1_samples_I_1_RAM_AUTO_1R1W, 1, 0, 0, 0, 241, 18, 1, 4338</column>
<column name="samples_I_21_U">receiver_Pipeline_VITIS_LOOP_52_1_samples_I_1_RAM_AUTO_1R1W, 1, 0, 0, 0, 241, 18, 1, 4338</column>
<column name="samples_I_22_U">receiver_Pipeline_VITIS_LOOP_52_1_samples_I_1_RAM_AUTO_1R1W, 1, 0, 0, 0, 241, 18, 1, 4338</column>
<column name="samples_I_23_U">receiver_Pipeline_VITIS_LOOP_52_1_samples_I_1_RAM_AUTO_1R1W, 1, 0, 0, 0, 241, 18, 1, 4338</column>
<column name="samples_I_24_U">receiver_Pipeline_VITIS_LOOP_52_1_samples_I_1_RAM_AUTO_1R1W, 1, 0, 0, 0, 241, 18, 1, 4338</column>
<column name="samples_I_25_U">receiver_Pipeline_VITIS_LOOP_52_1_samples_I_1_RAM_AUTO_1R1W, 1, 0, 0, 0, 241, 18, 1, 4338</column>
<column name="samples_I_26_U">receiver_Pipeline_VITIS_LOOP_52_1_samples_I_1_RAM_AUTO_1R1W, 1, 0, 0, 0, 241, 18, 1, 4338</column>
<column name="samples_I_27_U">receiver_Pipeline_VITIS_LOOP_52_1_samples_I_1_RAM_AUTO_1R1W, 1, 0, 0, 0, 241, 18, 1, 4338</column>
<column name="samples_I_28_U">receiver_Pipeline_VITIS_LOOP_52_1_samples_I_1_RAM_AUTO_1R1W, 1, 0, 0, 0, 241, 18, 1, 4338</column>
<column name="samples_I_29_U">receiver_Pipeline_VITIS_LOOP_52_1_samples_I_1_RAM_AUTO_1R1W, 1, 0, 0, 0, 241, 18, 1, 4338</column>
<column name="samples_I_30_U">receiver_Pipeline_VITIS_LOOP_52_1_samples_I_1_RAM_AUTO_1R1W, 1, 0, 0, 0, 241, 18, 1, 4338</column>
<column name="samples_I_31_U">receiver_Pipeline_VITIS_LOOP_52_1_samples_I_1_RAM_AUTO_1R1W, 1, 0, 0, 0, 241, 18, 1, 4338</column>
<column name="samples_Q_12_U">receiver_Pipeline_VITIS_LOOP_52_1_samples_I_1_RAM_AUTO_1R1W, 1, 0, 0, 0, 241, 18, 1, 4338</column>
<column name="samples_Q_13_U">receiver_Pipeline_VITIS_LOOP_52_1_samples_I_1_RAM_AUTO_1R1W, 1, 0, 0, 0, 241, 18, 1, 4338</column>
<column name="samples_Q_14_U">receiver_Pipeline_VITIS_LOOP_52_1_samples_I_1_RAM_AUTO_1R1W, 1, 0, 0, 0, 241, 18, 1, 4338</column>
<column name="samples_Q_15_U">receiver_Pipeline_VITIS_LOOP_52_1_samples_I_1_RAM_AUTO_1R1W, 1, 0, 0, 0, 241, 18, 1, 4338</column>
<column name="samples_Q_16_U">receiver_Pipeline_VITIS_LOOP_52_1_samples_I_1_RAM_AUTO_1R1W, 1, 0, 0, 0, 241, 18, 1, 4338</column>
<column name="samples_Q_17_U">receiver_Pipeline_VITIS_LOOP_52_1_samples_I_1_RAM_AUTO_1R1W, 1, 0, 0, 0, 241, 18, 1, 4338</column>
<column name="samples_Q_18_U">receiver_Pipeline_VITIS_LOOP_52_1_samples_I_1_RAM_AUTO_1R1W, 1, 0, 0, 0, 241, 18, 1, 4338</column>
<column name="samples_Q_19_U">receiver_Pipeline_VITIS_LOOP_52_1_samples_I_1_RAM_AUTO_1R1W, 1, 0, 0, 0, 241, 18, 1, 4338</column>
<column name="samples_Q_20_U">receiver_Pipeline_VITIS_LOOP_52_1_samples_I_1_RAM_AUTO_1R1W, 1, 0, 0, 0, 241, 18, 1, 4338</column>
<column name="samples_Q_21_U">receiver_Pipeline_VITIS_LOOP_52_1_samples_I_1_RAM_AUTO_1R1W, 1, 0, 0, 0, 241, 18, 1, 4338</column>
<column name="samples_Q_22_U">receiver_Pipeline_VITIS_LOOP_52_1_samples_I_1_RAM_AUTO_1R1W, 1, 0, 0, 0, 241, 18, 1, 4338</column>
<column name="samples_Q_23_U">receiver_Pipeline_VITIS_LOOP_52_1_samples_I_1_RAM_AUTO_1R1W, 1, 0, 0, 0, 241, 18, 1, 4338</column>
<column name="samples_Q_24_U">receiver_Pipeline_VITIS_LOOP_52_1_samples_I_1_RAM_AUTO_1R1W, 1, 0, 0, 0, 241, 18, 1, 4338</column>
<column name="samples_Q_25_U">receiver_Pipeline_VITIS_LOOP_52_1_samples_I_1_RAM_AUTO_1R1W, 1, 0, 0, 0, 241, 18, 1, 4338</column>
<column name="samples_Q_26_U">receiver_Pipeline_VITIS_LOOP_52_1_samples_I_1_RAM_AUTO_1R1W, 1, 0, 0, 0, 241, 18, 1, 4338</column>
<column name="samples_Q_27_U">receiver_Pipeline_VITIS_LOOP_52_1_samples_I_1_RAM_AUTO_1R1W, 1, 0, 0, 0, 241, 18, 1, 4338</column>
<column name="samples_Q_28_U">receiver_Pipeline_VITIS_LOOP_52_1_samples_I_1_RAM_AUTO_1R1W, 1, 0, 0, 0, 241, 18, 1, 4338</column>
<column name="samples_Q_29_U">receiver_Pipeline_VITIS_LOOP_52_1_samples_I_1_RAM_AUTO_1R1W, 1, 0, 0, 0, 241, 18, 1, 4338</column>
<column name="samples_Q_30_U">receiver_Pipeline_VITIS_LOOP_52_1_samples_I_1_RAM_AUTO_1R1W, 1, 0, 0, 0, 241, 18, 1, 4338</column>
<column name="samples_Q_31_U">receiver_Pipeline_VITIS_LOOP_52_1_samples_I_1_RAM_AUTO_1R1W, 1, 0, 0, 0, 241, 18, 1, 4338</column>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln54_1_fu_1438_p2">+, 0, 0, 15, 8, 1</column>
<column name="add_ln54_fu_1432_p2">+, 0, 0, 14, 13, 6</column>
<column name="icmp_ln52_fu_1426_p2">icmp, 0, 0, 14, 13, 10</column>
<column name="or_ln54_fu_1420_p2">or, 0, 0, 13, 13, 4</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_done_int">9, 2, 1, 2</column>
<column name="ap_loop_exit_ready_pp0_iter1_reg">9, 2, 1, 2</column>
<column name="ap_sig_allocacmp_i_3">9, 2, 13, 26</column>
<column name="i_fu_164">9, 2, 13, 26</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">1, 0, 1, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter1_reg">1, 0, 1, 0</column>
<column name="i_fu_164">13, 0, 13, 0</column>
<column name="icmp_ln52_reg_1600">1, 0, 1, 0</column>
<column name="samples_I_10_addr_reg_1576">8, 0, 8, 0</column>
<column name="samples_I_11_addr_reg_1588">8, 0, 8, 0</column>
<column name="samples_I_12_addr_reg_1604">8, 0, 8, 0</column>
<column name="samples_I_13_addr_reg_1616">8, 0, 8, 0</column>
<column name="samples_I_14_addr_reg_1628">8, 0, 8, 0</column>
<column name="samples_I_15_addr_reg_1640">8, 0, 8, 0</column>
<column name="samples_I_16_addr_reg_1652">8, 0, 8, 0</column>
<column name="samples_I_17_addr_reg_1664">8, 0, 8, 0</column>
<column name="samples_I_18_addr_reg_1676">8, 0, 8, 0</column>
<column name="samples_I_19_addr_reg_1688">8, 0, 8, 0</column>
<column name="samples_I_1_addr_reg_1468">8, 0, 8, 0</column>
<column name="samples_I_20_addr_reg_1700">8, 0, 8, 0</column>
<column name="samples_I_21_addr_reg_1712">8, 0, 8, 0</column>
<column name="samples_I_22_addr_reg_1724">8, 0, 8, 0</column>
<column name="samples_I_23_addr_reg_1736">8, 0, 8, 0</column>
<column name="samples_I_24_addr_reg_1748">8, 0, 8, 0</column>
<column name="samples_I_25_addr_reg_1760">8, 0, 8, 0</column>
<column name="samples_I_26_addr_reg_1772">8, 0, 8, 0</column>
<column name="samples_I_27_addr_reg_1784">8, 0, 8, 0</column>
<column name="samples_I_28_addr_reg_1796">8, 0, 8, 0</column>
<column name="samples_I_29_addr_reg_1808">8, 0, 8, 0</column>
<column name="samples_I_2_addr_reg_1480">8, 0, 8, 0</column>
<column name="samples_I_30_addr_reg_1820">8, 0, 8, 0</column>
<column name="samples_I_31_addr_reg_1832">8, 0, 8, 0</column>
<column name="samples_I_3_addr_reg_1492">8, 0, 8, 0</column>
<column name="samples_I_4_addr_reg_1504">8, 0, 8, 0</column>
<column name="samples_I_5_addr_reg_1516">8, 0, 8, 0</column>
<column name="samples_I_6_addr_reg_1528">8, 0, 8, 0</column>
<column name="samples_I_7_addr_reg_1540">8, 0, 8, 0</column>
<column name="samples_I_8_addr_reg_1552">8, 0, 8, 0</column>
<column name="samples_I_9_addr_reg_1564">8, 0, 8, 0</column>
<column name="samples_Q_10_addr_reg_1582">8, 0, 8, 0</column>
<column name="samples_Q_11_addr_reg_1594">8, 0, 8, 0</column>
<column name="samples_Q_12_addr_reg_1610">8, 0, 8, 0</column>
<column name="samples_Q_13_addr_reg_1622">8, 0, 8, 0</column>
<column name="samples_Q_14_addr_reg_1634">8, 0, 8, 0</column>
<column name="samples_Q_15_addr_reg_1646">8, 0, 8, 0</column>
<column name="samples_Q_16_addr_reg_1658">8, 0, 8, 0</column>
<column name="samples_Q_17_addr_reg_1670">8, 0, 8, 0</column>
<column name="samples_Q_18_addr_reg_1682">8, 0, 8, 0</column>
<column name="samples_Q_19_addr_reg_1694">8, 0, 8, 0</column>
<column name="samples_Q_1_addr_reg_1474">8, 0, 8, 0</column>
<column name="samples_Q_20_addr_reg_1706">8, 0, 8, 0</column>
<column name="samples_Q_21_addr_reg_1718">8, 0, 8, 0</column>
<column name="samples_Q_22_addr_reg_1730">8, 0, 8, 0</column>
<column name="samples_Q_23_addr_reg_1742">8, 0, 8, 0</column>
<column name="samples_Q_24_addr_reg_1754">8, 0, 8, 0</column>
<column name="samples_Q_25_addr_reg_1766">8, 0, 8, 0</column>
<column name="samples_Q_26_addr_reg_1778">8, 0, 8, 0</column>
<column name="samples_Q_27_addr_reg_1790">8, 0, 8, 0</column>
<column name="samples_Q_28_addr_reg_1802">8, 0, 8, 0</column>
<column name="samples_Q_29_addr_reg_1814">8, 0, 8, 0</column>
<column name="samples_Q_2_addr_reg_1486">8, 0, 8, 0</column>
<column name="samples_Q_30_addr_reg_1826">8, 0, 8, 0</column>
<column name="samples_Q_31_addr_reg_1838">8, 0, 8, 0</column>
<column name="samples_Q_3_addr_reg_1498">8, 0, 8, 0</column>
<column name="samples_Q_4_addr_reg_1510">8, 0, 8, 0</column>
<column name="samples_Q_5_addr_reg_1522">8, 0, 8, 0</column>
<column name="samples_Q_6_addr_reg_1534">8, 0, 8, 0</column>
<column name="samples_Q_7_addr_reg_1546">8, 0, 8, 0</column>
<column name="samples_Q_8_addr_reg_1558">8, 0, 8, 0</column>
<column name="samples_Q_9_addr_reg_1570">8, 0, 8, 0</column>
<column name="zext_ln52_reg_1462">8, 0, 64, 56</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, receiver_Pipeline_VITIS_LOOP_52_1, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, receiver_Pipeline_VITIS_LOOP_52_1, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, receiver_Pipeline_VITIS_LOOP_52_1, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, receiver_Pipeline_VITIS_LOOP_52_1, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, receiver_Pipeline_VITIS_LOOP_52_1, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, receiver_Pipeline_VITIS_LOOP_52_1, return value</column>
<column name="samples_I_11_address0">out, 8, ap_memory, samples_I_11, array</column>
<column name="samples_I_11_ce0">out, 1, ap_memory, samples_I_11, array</column>
<column name="samples_I_11_we0">out, 1, ap_memory, samples_I_11, array</column>
<column name="samples_I_11_d0">out, 18, ap_memory, samples_I_11, array</column>
<column name="samples_I_11_address1">out, 8, ap_memory, samples_I_11, array</column>
<column name="samples_I_11_ce1">out, 1, ap_memory, samples_I_11, array</column>
<column name="samples_I_11_q1">in, 18, ap_memory, samples_I_11, array</column>
<column name="samples_Q_11_address0">out, 8, ap_memory, samples_Q_11, array</column>
<column name="samples_Q_11_ce0">out, 1, ap_memory, samples_Q_11, array</column>
<column name="samples_Q_11_we0">out, 1, ap_memory, samples_Q_11, array</column>
<column name="samples_Q_11_d0">out, 18, ap_memory, samples_Q_11, array</column>
<column name="samples_Q_11_address1">out, 8, ap_memory, samples_Q_11, array</column>
<column name="samples_Q_11_ce1">out, 1, ap_memory, samples_Q_11, array</column>
<column name="samples_Q_11_q1">in, 18, ap_memory, samples_Q_11, array</column>
</table>
</item>
</section>
</profile>
