<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN">
<html><head><meta http-equiv="Content-Type" content="text/html;charset=UTF-8">
<title>ATMEL: pll_drv.h File Reference</title>
<link href="doxygen.css" rel="stylesheet" type="text/css">
<link href="tabs.css" rel="stylesheet" type="text/css">
</head><body>
<!-- Generated by Doxygen 1.5.3 -->
<div class="tabs">
  <ul>
    <li><a href="main.html"><span>Main&nbsp;Page</span></a></li>
    <li><a href="modules.html"><span>Modules</span></a></li>
    <li><a href="classes.html"><span>Data&nbsp;Structures</span></a></li>
    <li class="current"><a href="files.html"><span>Files</span></a></li>
  </ul>
</div>
<h1>pll_drv.h File Reference</h1>
<p>
<div class="dynheader">
This graph shows which files directly or indirectly include this file:</div>
<div class="dynsection">
</div>

<p>
<a href="a00092.html">Go to the source code of this file.</a><table border="0" cellpadding="0" cellspacing="0">
<tr><td></td></tr>
<tr><td colspan="2"><br><h2>Defines</h2></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="a00064.html#g39fe5836a4cd36e47c3cca6d7d72c1de">PLL_OUT_FRQ</a>&nbsp;&nbsp;&nbsp;PLL_OUT_96MHZ</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="a00064.html#ge962d4bccf309b3b037c50993556156f">PLL_IN_PRESCAL_DISABLE</a>&nbsp;&nbsp;&nbsp;( 0&lt;&lt;PINDIV )</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="a00064.html#gad49886a0e1d9a93c8457cebf467c2b0">PLL_IN_PRESCAL_ENABLE</a>&nbsp;&nbsp;&nbsp;( 1&lt;&lt;PINDIV )</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="a00064.html#g99eb1110ad112e930b557170cccadda9">PLL_OUT_32MHZ</a>&nbsp;&nbsp;&nbsp;( (0&lt;&lt;PDIV3)| (O&lt;&lt;PDIV2) | (1&lt;&lt;PDIV1)| (0&lt;&lt;PDIV0))</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="a00064.html#gfa6bfec3edb6f21c927163d5381eaa59">PLL_OUT_40MHZ</a>&nbsp;&nbsp;&nbsp;( (0&lt;&lt;PDIV3)| (O&lt;&lt;PDIV2) | (1&lt;&lt;PDIV1)| (1&lt;&lt;PDIV0))</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="a00064.html#g52c639b0f9dd1235f260754cd45bc149">PLL_OUT_48MHZ</a>&nbsp;&nbsp;&nbsp;( (0&lt;&lt;PDIV3)| (1&lt;&lt;PDIV2) | (0&lt;&lt;PDIV1)| (0&lt;&lt;PDIV0))</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="a00064.html#ga33c74c7060f905acbc56649005a170d">PLL_OUT_56MHZ</a>&nbsp;&nbsp;&nbsp;( (0&lt;&lt;PDIV3)| (1&lt;&lt;PDIV2) | (0&lt;&lt;PDIV1)| (1&lt;&lt;PDIV0))</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="a00064.html#g00f0cb011e5a1dd829754f6e3c86fa6b">PLL_OUT_64MHZ</a>&nbsp;&nbsp;&nbsp;( (0&lt;&lt;PDIV3)| (1&lt;&lt;PDIV2) | (1&lt;&lt;PDIV1)| (0&lt;&lt;PDIV0))</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="a00064.html#g516c41450a6eca5d1b1feae66af8b4b2">PLL_OUT_72MHZ</a>&nbsp;&nbsp;&nbsp;( (0&lt;&lt;PDIV3)| (1&lt;&lt;PDIV2) | (1&lt;&lt;PDIV1)| (1&lt;&lt;PDIVO))</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="a00064.html#g6cdd9482803f106249d51a14f877e8ae">PLL_OUT_80MHZ</a>&nbsp;&nbsp;&nbsp;( (1&lt;&lt;PDIV3)| (0&lt;&lt;PDIV2) | (0&lt;&lt;PDIV1)| (0&lt;&lt;PDIVO))</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="a00064.html#ga6e644cab4a9335af739c2d3af4d2133">PLL_OUT_88MHZ</a>&nbsp;&nbsp;&nbsp;( (1&lt;&lt;PDIV3)| (0&lt;&lt;PDIV2) | (0&lt;&lt;PDIV1)| (1&lt;&lt;PDIV0))</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="a00064.html#g9a835e991161ef9b205fba0546555f1f">PLL_OUT_96MHZ</a>&nbsp;&nbsp;&nbsp;( (1&lt;&lt;PDIV3)| (0&lt;&lt;PDIV2) | (1&lt;&lt;PDIV1)| (0&lt;&lt;PDIV0))</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="a00064.html#gbdfa2b1593b303aabb51565fed314eb6">PLL_OUT_MSK</a>&nbsp;&nbsp;&nbsp;( (1&lt;&lt;PDIV3)| (1&lt;&lt;PDIV2) | (1&lt;&lt;PDIV1)| (1&lt;&lt;PDIV0))</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="a00064.html#g669e6534f3ace045a8688b9e53656956">PLL_USB_DIV</a>&nbsp;&nbsp;&nbsp;(1&lt;&lt;PLLUSB)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="a00064.html#ge26109c7ee998bd517434b5f517867a6">PLL_HS_TMR_PSCAL_NULL</a>&nbsp;&nbsp;&nbsp;( (0&lt;&lt;PLLTM1) | (0&lt;&lt;PLLTM0) )</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="a00064.html#ge48a12f9606330bd2d746250105b7644">PLL_HS_TMR_PSCAL_1</a>&nbsp;&nbsp;&nbsp;( (0&lt;&lt;PLLTM1) | (1&lt;&lt;PLLTM0) )</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="a00064.html#g1ee806eb370c66ea08e9f68f2e730f68">PLL_HS_TMR_PSCAL_1DOT5</a>&nbsp;&nbsp;&nbsp;( (1&lt;&lt;PLLTM1) | (0&lt;&lt;PLLTM0) )</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="a00064.html#gee3c2e74726332f6fd9e6da2b85068b1">PLL_HS_TMR_PSCAL_2</a>&nbsp;&nbsp;&nbsp;( (1&lt;&lt;PLLTM1) | (1&lt;&lt;PLLTM0) )</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="a00064.html#g413387f277392feecf7d114be806679c">PLL_HS_TMR_PSCAL_MSK</a>&nbsp;&nbsp;&nbsp;( (1&lt;&lt;PLLTM1) | (1&lt;&lt;PLLTM0) )</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="a00064.html#gd026a484488341dc7dffa3b2b4c39a85">Pll_set_hs_tmr_pscal_null</a>()&nbsp;&nbsp;&nbsp;(PLLFRQ&amp;=~PLL_HS_TMR_PSCAL_MSK,PLLFRQ|=PLL_HS_TMR_PSCAL_NULL)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="a00064.html#gfe62eeafb560d0c39bdbf9474f22ff6d">Pll_set_hs_tmr_pscal_1</a>()&nbsp;&nbsp;&nbsp;(PLLFRQ&amp;=~PLL_HS_TMR_PSCAL_MSK,PLLFRQ|=PLL_HS_TMR_PSCAL_1)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="a00064.html#ge7c5c5cb90e4b028afb758e59b5a565d">Pll_set_hs_tmr_pscal_1dot5</a>()&nbsp;&nbsp;&nbsp;(PLLFRQ&amp;=~PLL_HS_TMR_PSCAL_MSK,PLLFRQ|=PLL_HS_TMR_PSCAL_1DOT5)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="a00064.html#g8b571a9fac26009cfa6e76a3ce700535">Pll_set_hs_tmr_pscal_2</a>()&nbsp;&nbsp;&nbsp;(PLLFRQ&amp;=~PLL_HS_TMR_PSCAL_MSK,PLLFRQ|=PLL_HS_TMR_PSCAL_2)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="a00064.html#g6af4cab4347dd5b47ca88c18412a37b3">Start_pll</a>(in_prescal)&nbsp;&nbsp;&nbsp;(Set_RC_pll_clock(),PLLFRQ &amp;= ~PLL_OUT_MSK,PLLFRQ|= PLL_OUT_FRQ| PLL_USB_DIV , PLLCSR = (in_prescal | (1&lt;&lt;PLLE)))</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="a00064.html#gca26efcf57390b489402086cbc4eb7ed">Is_pll_ready</a>()&nbsp;&nbsp;&nbsp;(PLLCSR &amp; (1&lt;&lt;PLOCK) )</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">return 1 when PLL locked  <a href="a00064.html#gca26efcf57390b489402086cbc4eb7ed"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="a00064.html#gf8afae5562a37053c7a62ddda9fbf8b1">Wait_pll_ready</a>()&nbsp;&nbsp;&nbsp;while (!(PLLCSR &amp; (1&lt;&lt;PLOCK)))</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Test PLL lock bit and wait until lock is set.  <a href="a00064.html#gf8afae5562a37053c7a62ddda9fbf8b1"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="a00064.html#g022c4595bb52964de09cbdfe47573c80">Stop_pll</a>()&nbsp;&nbsp;&nbsp;(PLLCSR  &amp;= (~(1&lt;&lt;PLLE)),PLLCSR=0 )</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Stop the PLL.  <a href="a00064.html#g022c4595bb52964de09cbdfe47573c80"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="a00064.html#g357640abb5adba24b1408a70e614fec7">Set_RC_pll_clock</a>()&nbsp;&nbsp;&nbsp;(PLLFRQ |= (1&lt;&lt;PINMUX))</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Select the internal RC as clock source for PLL.  <a href="a00064.html#g357640abb5adba24b1408a70e614fec7"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="a00064.html#g90cb21dc60c6e807fc22e0b6b480d553">Set_XTAL_pll_clock</a>()&nbsp;&nbsp;&nbsp;(PLLFRQ &amp;= ~(1&lt;&lt;PINMUX))</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Select XTAL as clock source for PLL.  <a href="a00064.html#g90cb21dc60c6e807fc22e0b6b480d553"></a><br></td></tr>
</table>
<hr><a name="_details"></a><h2>Detailed Description</h2>
This file contains the low level macros and definition for the USB PLL - Compiler: IAR EWAVR and GNU GCC for AVR<ul>
<li>Supported devices: ATmega32U4 <dl class="author" compact><dt><b>Author:</b></dt><dd>Atmel Corporation: <a href="http://www.atmel.com">http://www.atmel.com</a> <br>
 Support and FAQ: <a href="http://support.atmel.no/">http://support.atmel.no/</a> </dd></dl>
</li></ul>

<p>Definition in file <a class="el" href="a00092.html">pll_drv.h</a>.</p>
<hr size="1"><address style="text-align: right;"><small>Generated on Fri Sep 11 14:51:55 2009 for ATMEL by&nbsp;
<a href="http://www.doxygen.org/index.html">
<img src="doxygen.png" alt="doxygen" align="middle" border="0"></a> 1.5.3 </small></address>
</body>
</html>
