Analysis & Synthesis report for terasic_de0nano_propio_pl
Mon Oct  6 16:32:19 2025
Quartus Prime Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis DSP Block Usage Summary
 10. State Machine - |terasic_de0nano_propio_pl|builder_wishbone2csr_state
 11. State Machine - |terasic_de0nano_propio_pl|builder_spimaster_state
 12. State Machine - |terasic_de0nano_propio_pl|builder_fsm_state
 13. State Machine - |terasic_de0nano_propio_pl|builder_fullmemorywe_state
 14. State Machine - |terasic_de0nano_propio_pl|builder_multiplexer_state
 15. State Machine - |terasic_de0nano_propio_pl|main_basesoc_sdram_choose_req_grant
 16. State Machine - |terasic_de0nano_propio_pl|main_basesoc_sdram_choose_cmd_grant
 17. State Machine - |terasic_de0nano_propio_pl|builder_bankmachine3_state
 18. State Machine - |terasic_de0nano_propio_pl|builder_bankmachine2_state
 19. State Machine - |terasic_de0nano_propio_pl|builder_bankmachine1_state
 20. State Machine - |terasic_de0nano_propio_pl|builder_bankmachine0_state
 21. State Machine - |terasic_de0nano_propio_pl|builder_refresher_state
 22. State Machine - |terasic_de0nano_propio_pl|VexRiscv:VexRiscv|MmuPlugin_shared_state_1
 23. Registers Protected by Synthesis
 24. Registers Removed During Synthesis
 25. Removed Registers Triggering Further Register Optimizations
 26. General Register Statistics
 27. Inverted Register Statistics
 28. Registers Packed Into Inferred Megafunctions
 29. Multiplexer Restructuring Statistics (Restructuring Performed)
 30. Source assignments for VexRiscv:VexRiscv
 31. Source assignments for VexRiscv:VexRiscv|InstructionCache:IBusCachedPlugin_cache
 32. Source assignments for ALTDDIO_OUT:ALTDDIO_OUT
 33. Source assignments for ALTDDIO_OUT:ALTDDIO_OUT|ddio_out_sbb:auto_generated
 34. Source assignments for ALTDDIO_OUT:ALTDDIO_OUT_1
 35. Source assignments for ALTDDIO_OUT:ALTDDIO_OUT_1|ddio_out_sbb:auto_generated
 36. Source assignments for ALTDDIO_OUT:ALTDDIO_OUT_2
 37. Source assignments for ALTDDIO_OUT:ALTDDIO_OUT_2|ddio_out_sbb:auto_generated
 38. Source assignments for ALTDDIO_OUT:ALTDDIO_OUT_3
 39. Source assignments for ALTDDIO_OUT:ALTDDIO_OUT_3|ddio_out_sbb:auto_generated
 40. Source assignments for ALTDDIO_OUT:ALTDDIO_OUT_4
 41. Source assignments for ALTDDIO_OUT:ALTDDIO_OUT_4|ddio_out_sbb:auto_generated
 42. Source assignments for ALTDDIO_OUT:ALTDDIO_OUT_5
 43. Source assignments for ALTDDIO_OUT:ALTDDIO_OUT_5|ddio_out_sbb:auto_generated
 44. Source assignments for ALTDDIO_OUT:ALTDDIO_OUT_6
 45. Source assignments for ALTDDIO_OUT:ALTDDIO_OUT_6|ddio_out_sbb:auto_generated
 46. Source assignments for ALTDDIO_OUT:ALTDDIO_OUT_7
 47. Source assignments for ALTDDIO_OUT:ALTDDIO_OUT_7|ddio_out_sbb:auto_generated
 48. Source assignments for ALTDDIO_OUT:ALTDDIO_OUT_8
 49. Source assignments for ALTDDIO_OUT:ALTDDIO_OUT_8|ddio_out_sbb:auto_generated
 50. Source assignments for ALTDDIO_OUT:ALTDDIO_OUT_9
 51. Source assignments for ALTDDIO_OUT:ALTDDIO_OUT_9|ddio_out_sbb:auto_generated
 52. Source assignments for ALTDDIO_OUT:ALTDDIO_OUT_10
 53. Source assignments for ALTDDIO_OUT:ALTDDIO_OUT_10|ddio_out_sbb:auto_generated
 54. Source assignments for ALTDDIO_OUT:ALTDDIO_OUT_11
 55. Source assignments for ALTDDIO_OUT:ALTDDIO_OUT_11|ddio_out_sbb:auto_generated
 56. Source assignments for ALTDDIO_OUT:ALTDDIO_OUT_12
 57. Source assignments for ALTDDIO_OUT:ALTDDIO_OUT_12|ddio_out_sbb:auto_generated
 58. Source assignments for ALTDDIO_OUT:ALTDDIO_OUT_13
 59. Source assignments for ALTDDIO_OUT:ALTDDIO_OUT_13|ddio_out_sbb:auto_generated
 60. Source assignments for ALTDDIO_OUT:ALTDDIO_OUT_14
 61. Source assignments for ALTDDIO_OUT:ALTDDIO_OUT_14|ddio_out_sbb:auto_generated
 62. Source assignments for ALTDDIO_OUT:ALTDDIO_OUT_15
 63. Source assignments for ALTDDIO_OUT:ALTDDIO_OUT_15|ddio_out_sbb:auto_generated
 64. Source assignments for ALTDDIO_OUT:ALTDDIO_OUT_16
 65. Source assignments for ALTDDIO_OUT:ALTDDIO_OUT_16|ddio_out_sbb:auto_generated
 66. Source assignments for ALTDDIO_OUT:ALTDDIO_OUT_17
 67. Source assignments for ALTDDIO_OUT:ALTDDIO_OUT_17|ddio_out_sbb:auto_generated
 68. Source assignments for ALTDDIO_OUT:ALTDDIO_OUT_18
 69. Source assignments for ALTDDIO_OUT:ALTDDIO_OUT_18|ddio_out_sbb:auto_generated
 70. Source assignments for ALTDDIO_OUT:ALTDDIO_OUT_19
 71. Source assignments for ALTDDIO_OUT:ALTDDIO_OUT_19|ddio_out_sbb:auto_generated
 72. Source assignments for ALTDDIO_OUT:ALTDDIO_OUT_20
 73. Source assignments for ALTDDIO_OUT:ALTDDIO_OUT_20|ddio_out_sbb:auto_generated
 74. Source assignments for ALTDDIO_OUT:ALTDDIO_OUT_21
 75. Source assignments for ALTDDIO_OUT:ALTDDIO_OUT_21|ddio_out_sbb:auto_generated
 76. Source assignments for ALTDDIO_OUT:ALTDDIO_OUT_22
 77. Source assignments for ALTDDIO_OUT:ALTDDIO_OUT_22|ddio_out_sbb:auto_generated
 78. Source assignments for ALTDDIO_OUT:ALTDDIO_OUT_23
 79. Source assignments for ALTDDIO_OUT:ALTDDIO_OUT_23|ddio_out_sbb:auto_generated
 80. Source assignments for ALTDDIO_IN:ALTDDIO_IN
 81. Source assignments for ALTDDIO_IN:ALTDDIO_IN|ddio_in_r7b:auto_generated
 82. Source assignments for ALTDDIO_OUT:ALTDDIO_OUT_24
 83. Source assignments for ALTDDIO_OUT:ALTDDIO_OUT_24|ddio_out_sbb:auto_generated
 84. Source assignments for ALTDDIO_IN:ALTDDIO_IN_1
 85. Source assignments for ALTDDIO_IN:ALTDDIO_IN_1|ddio_in_r7b:auto_generated
 86. Source assignments for ALTDDIO_OUT:ALTDDIO_OUT_25
 87. Source assignments for ALTDDIO_OUT:ALTDDIO_OUT_25|ddio_out_sbb:auto_generated
 88. Source assignments for ALTDDIO_IN:ALTDDIO_IN_2
 89. Source assignments for ALTDDIO_IN:ALTDDIO_IN_2|ddio_in_r7b:auto_generated
 90. Source assignments for ALTDDIO_OUT:ALTDDIO_OUT_26
 91. Source assignments for ALTDDIO_OUT:ALTDDIO_OUT_26|ddio_out_sbb:auto_generated
 92. Source assignments for ALTDDIO_IN:ALTDDIO_IN_3
 93. Source assignments for ALTDDIO_IN:ALTDDIO_IN_3|ddio_in_r7b:auto_generated
 94. Source assignments for ALTDDIO_OUT:ALTDDIO_OUT_27
 95. Source assignments for ALTDDIO_OUT:ALTDDIO_OUT_27|ddio_out_sbb:auto_generated
 96. Source assignments for ALTDDIO_IN:ALTDDIO_IN_4
 97. Source assignments for ALTDDIO_IN:ALTDDIO_IN_4|ddio_in_r7b:auto_generated
 98. Source assignments for ALTDDIO_OUT:ALTDDIO_OUT_28
 99. Source assignments for ALTDDIO_OUT:ALTDDIO_OUT_28|ddio_out_sbb:auto_generated
100. Source assignments for ALTDDIO_IN:ALTDDIO_IN_5
101. Source assignments for ALTDDIO_IN:ALTDDIO_IN_5|ddio_in_r7b:auto_generated
102. Source assignments for ALTDDIO_OUT:ALTDDIO_OUT_29
103. Source assignments for ALTDDIO_OUT:ALTDDIO_OUT_29|ddio_out_sbb:auto_generated
104. Source assignments for ALTDDIO_IN:ALTDDIO_IN_6
105. Source assignments for ALTDDIO_IN:ALTDDIO_IN_6|ddio_in_r7b:auto_generated
106. Source assignments for ALTDDIO_OUT:ALTDDIO_OUT_30
107. Source assignments for ALTDDIO_OUT:ALTDDIO_OUT_30|ddio_out_sbb:auto_generated
108. Source assignments for ALTDDIO_IN:ALTDDIO_IN_7
109. Source assignments for ALTDDIO_IN:ALTDDIO_IN_7|ddio_in_r7b:auto_generated
110. Source assignments for ALTDDIO_OUT:ALTDDIO_OUT_31
111. Source assignments for ALTDDIO_OUT:ALTDDIO_OUT_31|ddio_out_sbb:auto_generated
112. Source assignments for ALTDDIO_IN:ALTDDIO_IN_8
113. Source assignments for ALTDDIO_IN:ALTDDIO_IN_8|ddio_in_r7b:auto_generated
114. Source assignments for ALTDDIO_OUT:ALTDDIO_OUT_32
115. Source assignments for ALTDDIO_OUT:ALTDDIO_OUT_32|ddio_out_sbb:auto_generated
116. Source assignments for ALTDDIO_IN:ALTDDIO_IN_9
117. Source assignments for ALTDDIO_IN:ALTDDIO_IN_9|ddio_in_r7b:auto_generated
118. Source assignments for ALTDDIO_OUT:ALTDDIO_OUT_33
119. Source assignments for ALTDDIO_OUT:ALTDDIO_OUT_33|ddio_out_sbb:auto_generated
120. Source assignments for ALTDDIO_IN:ALTDDIO_IN_10
121. Source assignments for ALTDDIO_IN:ALTDDIO_IN_10|ddio_in_r7b:auto_generated
122. Source assignments for ALTDDIO_OUT:ALTDDIO_OUT_34
123. Source assignments for ALTDDIO_OUT:ALTDDIO_OUT_34|ddio_out_sbb:auto_generated
124. Source assignments for ALTDDIO_IN:ALTDDIO_IN_11
125. Source assignments for ALTDDIO_IN:ALTDDIO_IN_11|ddio_in_r7b:auto_generated
126. Source assignments for ALTDDIO_OUT:ALTDDIO_OUT_35
127. Source assignments for ALTDDIO_OUT:ALTDDIO_OUT_35|ddio_out_sbb:auto_generated
128. Source assignments for ALTDDIO_IN:ALTDDIO_IN_12
129. Source assignments for ALTDDIO_IN:ALTDDIO_IN_12|ddio_in_r7b:auto_generated
130. Source assignments for ALTDDIO_OUT:ALTDDIO_OUT_36
131. Source assignments for ALTDDIO_OUT:ALTDDIO_OUT_36|ddio_out_sbb:auto_generated
132. Source assignments for ALTDDIO_IN:ALTDDIO_IN_13
133. Source assignments for ALTDDIO_IN:ALTDDIO_IN_13|ddio_in_r7b:auto_generated
134. Source assignments for ALTDDIO_OUT:ALTDDIO_OUT_37
135. Source assignments for ALTDDIO_OUT:ALTDDIO_OUT_37|ddio_out_sbb:auto_generated
136. Source assignments for ALTDDIO_IN:ALTDDIO_IN_14
137. Source assignments for ALTDDIO_IN:ALTDDIO_IN_14|ddio_in_r7b:auto_generated
138. Source assignments for ALTDDIO_OUT:ALTDDIO_OUT_38
139. Source assignments for ALTDDIO_OUT:ALTDDIO_OUT_38|ddio_out_sbb:auto_generated
140. Source assignments for ALTDDIO_IN:ALTDDIO_IN_15
141. Source assignments for ALTDDIO_IN:ALTDDIO_IN_15|ddio_in_r7b:auto_generated
142. Source assignments for altsyncram:tag_mem_rtl_0|altsyncram_5f41:auto_generated
143. Source assignments for VexRiscv:VexRiscv|DataCache:dataCache_1|altsyncram:ways_0_tags_rtl_0|altsyncram_gsd1:auto_generated
144. Source assignments for altsyncram:sram_grain0_rtl_0|altsyncram_rnc1:auto_generated
145. Source assignments for altsyncram:data_mem_grain12_rtl_0|altsyncram_rd41:auto_generated
146. Source assignments for altsyncram:data_mem_grain8_rtl_0|altsyncram_rd41:auto_generated
147. Source assignments for altsyncram:data_mem_grain4_rtl_0|altsyncram_rd41:auto_generated
148. Source assignments for altsyncram:data_mem_grain0_rtl_0|altsyncram_rd41:auto_generated
149. Source assignments for altsyncram:sram_grain1_rtl_0|altsyncram_snc1:auto_generated
150. Source assignments for altsyncram:data_mem_grain13_rtl_0|altsyncram_rd41:auto_generated
151. Source assignments for altsyncram:data_mem_grain9_rtl_0|altsyncram_rd41:auto_generated
152. Source assignments for altsyncram:data_mem_grain5_rtl_0|altsyncram_rd41:auto_generated
153. Source assignments for altsyncram:data_mem_grain1_rtl_0|altsyncram_rd41:auto_generated
154. Source assignments for altsyncram:sram_grain2_rtl_0|altsyncram_tnc1:auto_generated
155. Source assignments for altsyncram:data_mem_grain14_rtl_0|altsyncram_rd41:auto_generated
156. Source assignments for altsyncram:data_mem_grain10_rtl_0|altsyncram_rd41:auto_generated
157. Source assignments for altsyncram:data_mem_grain6_rtl_0|altsyncram_rd41:auto_generated
158. Source assignments for altsyncram:data_mem_grain2_rtl_0|altsyncram_rd41:auto_generated
159. Source assignments for altsyncram:sram_grain3_rtl_0|altsyncram_unc1:auto_generated
160. Source assignments for altsyncram:data_mem_grain15_rtl_0|altsyncram_rd41:auto_generated
161. Source assignments for altsyncram:data_mem_grain11_rtl_0|altsyncram_rd41:auto_generated
162. Source assignments for altsyncram:data_mem_grain7_rtl_0|altsyncram_rd41:auto_generated
163. Source assignments for altsyncram:data_mem_grain3_rtl_0|altsyncram_rd41:auto_generated
164. Source assignments for altsyncram:storage_rtl_0|altsyncram_uod1:auto_generated
165. Source assignments for VexRiscv:VexRiscv|InstructionCache:IBusCachedPlugin_cache|altsyncram:ways_0_tags_rtl_0|altsyncram_gsd1:auto_generated
166. Source assignments for VexRiscv:VexRiscv|InstructionCache:IBusCachedPlugin_cache|altsyncram:banks_0_rtl_0|altsyncram_02e1:auto_generated
167. Source assignments for VexRiscv:VexRiscv|DataCache:dataCache_1|altsyncram:ways_0_data_symbol0_rtl_0|altsyncram_6vd1:auto_generated
168. Source assignments for VexRiscv:VexRiscv|DataCache:dataCache_1|altsyncram:ways_0_data_symbol1_rtl_0|altsyncram_6vd1:auto_generated
169. Source assignments for VexRiscv:VexRiscv|DataCache:dataCache_1|altsyncram:ways_0_data_symbol2_rtl_0|altsyncram_6vd1:auto_generated
170. Source assignments for VexRiscv:VexRiscv|DataCache:dataCache_1|altsyncram:ways_0_data_symbol3_rtl_0|altsyncram_6vd1:auto_generated
171. Source assignments for VexRiscv:VexRiscv|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_esg1:auto_generated
172. Source assignments for VexRiscv:VexRiscv|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_esg1:auto_generated
173. Source assignments for altsyncram:storage_1_rtl_0|altsyncram_uod1:auto_generated
174. Parameter Settings for User Entity Instance: ALTPLL:ALTPLL
175. Parameter Settings for User Entity Instance: ALTDDIO_OUT:ALTDDIO_OUT
176. Parameter Settings for User Entity Instance: ALTDDIO_OUT:ALTDDIO_OUT_1
177. Parameter Settings for User Entity Instance: ALTDDIO_OUT:ALTDDIO_OUT_2
178. Parameter Settings for User Entity Instance: ALTDDIO_OUT:ALTDDIO_OUT_3
179. Parameter Settings for User Entity Instance: ALTDDIO_OUT:ALTDDIO_OUT_4
180. Parameter Settings for User Entity Instance: ALTDDIO_OUT:ALTDDIO_OUT_5
181. Parameter Settings for User Entity Instance: ALTDDIO_OUT:ALTDDIO_OUT_6
182. Parameter Settings for User Entity Instance: ALTDDIO_OUT:ALTDDIO_OUT_7
183. Parameter Settings for User Entity Instance: ALTDDIO_OUT:ALTDDIO_OUT_8
184. Parameter Settings for User Entity Instance: ALTDDIO_OUT:ALTDDIO_OUT_9
185. Parameter Settings for User Entity Instance: ALTDDIO_OUT:ALTDDIO_OUT_10
186. Parameter Settings for User Entity Instance: ALTDDIO_OUT:ALTDDIO_OUT_11
187. Parameter Settings for User Entity Instance: ALTDDIO_OUT:ALTDDIO_OUT_12
188. Parameter Settings for User Entity Instance: ALTDDIO_OUT:ALTDDIO_OUT_13
189. Parameter Settings for User Entity Instance: ALTDDIO_OUT:ALTDDIO_OUT_14
190. Parameter Settings for User Entity Instance: ALTDDIO_OUT:ALTDDIO_OUT_15
191. Parameter Settings for User Entity Instance: ALTDDIO_OUT:ALTDDIO_OUT_16
192. Parameter Settings for User Entity Instance: ALTDDIO_OUT:ALTDDIO_OUT_17
193. Parameter Settings for User Entity Instance: ALTDDIO_OUT:ALTDDIO_OUT_18
194. Parameter Settings for User Entity Instance: ALTDDIO_OUT:ALTDDIO_OUT_19
195. Parameter Settings for User Entity Instance: ALTDDIO_OUT:ALTDDIO_OUT_20
196. Parameter Settings for User Entity Instance: ALTDDIO_OUT:ALTDDIO_OUT_21
197. Parameter Settings for User Entity Instance: ALTDDIO_OUT:ALTDDIO_OUT_22
198. Parameter Settings for User Entity Instance: ALTDDIO_OUT:ALTDDIO_OUT_23
199. Parameter Settings for User Entity Instance: ALTDDIO_IN:ALTDDIO_IN
200. Parameter Settings for User Entity Instance: ALTDDIO_OUT:ALTDDIO_OUT_24
201. Parameter Settings for User Entity Instance: ALTDDIO_IN:ALTDDIO_IN_1
202. Parameter Settings for User Entity Instance: ALTDDIO_OUT:ALTDDIO_OUT_25
203. Parameter Settings for User Entity Instance: ALTDDIO_IN:ALTDDIO_IN_2
204. Parameter Settings for User Entity Instance: ALTDDIO_OUT:ALTDDIO_OUT_26
205. Parameter Settings for User Entity Instance: ALTDDIO_IN:ALTDDIO_IN_3
206. Parameter Settings for User Entity Instance: ALTDDIO_OUT:ALTDDIO_OUT_27
207. Parameter Settings for User Entity Instance: ALTDDIO_IN:ALTDDIO_IN_4
208. Parameter Settings for User Entity Instance: ALTDDIO_OUT:ALTDDIO_OUT_28
209. Parameter Settings for User Entity Instance: ALTDDIO_IN:ALTDDIO_IN_5
210. Parameter Settings for User Entity Instance: ALTDDIO_OUT:ALTDDIO_OUT_29
211. Parameter Settings for User Entity Instance: ALTDDIO_IN:ALTDDIO_IN_6
212. Parameter Settings for User Entity Instance: ALTDDIO_OUT:ALTDDIO_OUT_30
213. Parameter Settings for User Entity Instance: ALTDDIO_IN:ALTDDIO_IN_7
214. Parameter Settings for User Entity Instance: ALTDDIO_OUT:ALTDDIO_OUT_31
215. Parameter Settings for User Entity Instance: ALTDDIO_IN:ALTDDIO_IN_8
216. Parameter Settings for User Entity Instance: ALTDDIO_OUT:ALTDDIO_OUT_32
217. Parameter Settings for User Entity Instance: ALTDDIO_IN:ALTDDIO_IN_9
218. Parameter Settings for User Entity Instance: ALTDDIO_OUT:ALTDDIO_OUT_33
219. Parameter Settings for User Entity Instance: ALTDDIO_IN:ALTDDIO_IN_10
220. Parameter Settings for User Entity Instance: ALTDDIO_OUT:ALTDDIO_OUT_34
221. Parameter Settings for User Entity Instance: ALTDDIO_IN:ALTDDIO_IN_11
222. Parameter Settings for User Entity Instance: ALTDDIO_OUT:ALTDDIO_OUT_35
223. Parameter Settings for User Entity Instance: ALTDDIO_IN:ALTDDIO_IN_12
224. Parameter Settings for User Entity Instance: ALTDDIO_OUT:ALTDDIO_OUT_36
225. Parameter Settings for User Entity Instance: ALTDDIO_IN:ALTDDIO_IN_13
226. Parameter Settings for User Entity Instance: ALTDDIO_OUT:ALTDDIO_OUT_37
227. Parameter Settings for User Entity Instance: ALTDDIO_IN:ALTDDIO_IN_14
228. Parameter Settings for User Entity Instance: ALTDDIO_OUT:ALTDDIO_OUT_38
229. Parameter Settings for User Entity Instance: ALTDDIO_IN:ALTDDIO_IN_15
230. Parameter Settings for Inferred Entity Instance: altsyncram:tag_mem_rtl_0
231. Parameter Settings for Inferred Entity Instance: VexRiscv:VexRiscv|DataCache:dataCache_1|altsyncram:ways_0_tags_rtl_0
232. Parameter Settings for Inferred Entity Instance: altsyncram:sram_grain0_rtl_0
233. Parameter Settings for Inferred Entity Instance: altsyncram:data_mem_grain12_rtl_0
234. Parameter Settings for Inferred Entity Instance: altsyncram:data_mem_grain8_rtl_0
235. Parameter Settings for Inferred Entity Instance: altsyncram:data_mem_grain4_rtl_0
236. Parameter Settings for Inferred Entity Instance: altsyncram:data_mem_grain0_rtl_0
237. Parameter Settings for Inferred Entity Instance: altsyncram:sram_grain1_rtl_0
238. Parameter Settings for Inferred Entity Instance: altsyncram:data_mem_grain13_rtl_0
239. Parameter Settings for Inferred Entity Instance: altsyncram:data_mem_grain9_rtl_0
240. Parameter Settings for Inferred Entity Instance: altsyncram:data_mem_grain5_rtl_0
241. Parameter Settings for Inferred Entity Instance: altsyncram:data_mem_grain1_rtl_0
242. Parameter Settings for Inferred Entity Instance: altsyncram:sram_grain2_rtl_0
243. Parameter Settings for Inferred Entity Instance: altsyncram:data_mem_grain14_rtl_0
244. Parameter Settings for Inferred Entity Instance: altsyncram:data_mem_grain10_rtl_0
245. Parameter Settings for Inferred Entity Instance: altsyncram:data_mem_grain6_rtl_0
246. Parameter Settings for Inferred Entity Instance: altsyncram:data_mem_grain2_rtl_0
247. Parameter Settings for Inferred Entity Instance: altsyncram:sram_grain3_rtl_0
248. Parameter Settings for Inferred Entity Instance: altsyncram:data_mem_grain15_rtl_0
249. Parameter Settings for Inferred Entity Instance: altsyncram:data_mem_grain11_rtl_0
250. Parameter Settings for Inferred Entity Instance: altsyncram:data_mem_grain7_rtl_0
251. Parameter Settings for Inferred Entity Instance: altsyncram:data_mem_grain3_rtl_0
252. Parameter Settings for Inferred Entity Instance: altsyncram:storage_rtl_0
253. Parameter Settings for Inferred Entity Instance: VexRiscv:VexRiscv|InstructionCache:IBusCachedPlugin_cache|altsyncram:ways_0_tags_rtl_0
254. Parameter Settings for Inferred Entity Instance: VexRiscv:VexRiscv|InstructionCache:IBusCachedPlugin_cache|altsyncram:banks_0_rtl_0
255. Parameter Settings for Inferred Entity Instance: VexRiscv:VexRiscv|DataCache:dataCache_1|altsyncram:ways_0_data_symbol0_rtl_0
256. Parameter Settings for Inferred Entity Instance: VexRiscv:VexRiscv|DataCache:dataCache_1|altsyncram:ways_0_data_symbol1_rtl_0
257. Parameter Settings for Inferred Entity Instance: VexRiscv:VexRiscv|DataCache:dataCache_1|altsyncram:ways_0_data_symbol2_rtl_0
258. Parameter Settings for Inferred Entity Instance: VexRiscv:VexRiscv|DataCache:dataCache_1|altsyncram:ways_0_data_symbol3_rtl_0
259. Parameter Settings for Inferred Entity Instance: VexRiscv:VexRiscv|altsyncram:RegFilePlugin_regFile_rtl_0
260. Parameter Settings for Inferred Entity Instance: VexRiscv:VexRiscv|altsyncram:RegFilePlugin_regFile_rtl_1
261. Parameter Settings for Inferred Entity Instance: altsyncram:storage_1_rtl_0
262. Parameter Settings for Inferred Entity Instance: VexRiscv:VexRiscv|lpm_mult:Mult3
263. Parameter Settings for Inferred Entity Instance: VexRiscv:VexRiscv|lpm_mult:Mult1
264. Parameter Settings for Inferred Entity Instance: VexRiscv:VexRiscv|lpm_mult:Mult0
265. Parameter Settings for Inferred Entity Instance: VexRiscv:VexRiscv|lpm_mult:Mult2
266. altpll Parameter Settings by Entity Instance
267. altsyncram Parameter Settings by Entity Instance
268. lpm_mult Parameter Settings by Entity Instance
269. Port Connectivity Checks: "VexRiscv:VexRiscv|DataCache:dataCache_1"
270. Port Connectivity Checks: "VexRiscv:VexRiscv|InstructionCache:IBusCachedPlugin_cache"
271. Port Connectivity Checks: "VexRiscv:VexRiscv"
272. Post-Synthesis Netlist Statistics for Top Partition
273. Elapsed Time Per Partition
274. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Mon Oct  6 16:32:19 2025       ;
; Quartus Prime Version              ; 20.1.0 Build 711 06/05/2020 SJ Lite Edition ;
; Revision Name                      ; terasic_de0nano_propio_pl                   ;
; Top-level Entity Name              ; terasic_de0nano_propio_pl                   ;
; Family                             ; Cyclone IV E                                ;
; Total logic elements               ; 9,163                                       ;
;     Total combinational functions  ; 6,817                                       ;
;     Dedicated logic registers      ; 4,420                                       ;
; Total registers                    ; 4498                                        ;
; Total pins                         ; 54                                          ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 214,528                                     ;
; Embedded Multiplier 9-bit elements ; 8                                           ;
; Total PLLs                         ; 1                                           ;
+------------------------------------+---------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                            ;
+------------------------------------------------------------------+---------------------------+---------------------------+
; Option                                                           ; Setting                   ; Default Value             ;
+------------------------------------------------------------------+---------------------------+---------------------------+
; Device                                                           ; EP4CE22F17C6              ;                           ;
; Top-level entity name                                            ; terasic_de0nano_propio_pl ; terasic_de0nano_propio_pl ;
; Family name                                                      ; Cyclone IV E              ; Cyclone V                 ;
; Use smart compilation                                            ; Off                       ; Off                       ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                        ; On                        ;
; Enable compact report table                                      ; Off                       ; Off                       ;
; Restructure Multiplexers                                         ; Auto                      ; Auto                      ;
; Create Debugging Nodes for IP Cores                              ; Off                       ; Off                       ;
; Preserve fewer node names                                        ; On                        ; On                        ;
; Intel FPGA IP Evaluation Mode                                    ; Enable                    ; Enable                    ;
; Verilog Version                                                  ; Verilog_2001              ; Verilog_2001              ;
; VHDL Version                                                     ; VHDL_1993                 ; VHDL_1993                 ;
; State Machine Processing                                         ; Auto                      ; Auto                      ;
; Safe State Machine                                               ; Off                       ; Off                       ;
; Extract Verilog State Machines                                   ; On                        ; On                        ;
; Extract VHDL State Machines                                      ; On                        ; On                        ;
; Ignore Verilog initial constructs                                ; Off                       ; Off                       ;
; Iteration limit for constant Verilog loops                       ; 5000                      ; 5000                      ;
; Iteration limit for non-constant Verilog loops                   ; 250                       ; 250                       ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                        ; On                        ;
; Infer RAMs from Raw Logic                                        ; On                        ; On                        ;
; Parallel Synthesis                                               ; On                        ; On                        ;
; DSP Block Balancing                                              ; Auto                      ; Auto                      ;
; NOT Gate Push-Back                                               ; On                        ; On                        ;
; Power-Up Don't Care                                              ; On                        ; On                        ;
; Remove Redundant Logic Cells                                     ; Off                       ; Off                       ;
; Remove Duplicate Registers                                       ; On                        ; On                        ;
; Ignore CARRY Buffers                                             ; Off                       ; Off                       ;
; Ignore CASCADE Buffers                                           ; Off                       ; Off                       ;
; Ignore GLOBAL Buffers                                            ; Off                       ; Off                       ;
; Ignore ROW GLOBAL Buffers                                        ; Off                       ; Off                       ;
; Ignore LCELL Buffers                                             ; Off                       ; Off                       ;
; Ignore SOFT Buffers                                              ; On                        ; On                        ;
; Limit AHDL Integers to 32 Bits                                   ; Off                       ; Off                       ;
; Optimization Technique                                           ; Balanced                  ; Balanced                  ;
; Carry Chain Length                                               ; 70                        ; 70                        ;
; Auto Carry Chains                                                ; On                        ; On                        ;
; Auto Open-Drain Pins                                             ; On                        ; On                        ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                       ; Off                       ;
; Auto ROM Replacement                                             ; On                        ; On                        ;
; Auto RAM Replacement                                             ; On                        ; On                        ;
; Auto DSP Block Replacement                                       ; On                        ; On                        ;
; Auto Shift Register Replacement                                  ; Auto                      ; Auto                      ;
; Allow Shift Register Merging across Hierarchies                  ; Auto                      ; Auto                      ;
; Auto Clock Enable Replacement                                    ; On                        ; On                        ;
; Strict RAM Replacement                                           ; Off                       ; Off                       ;
; Allow Synchronous Control Signals                                ; On                        ; On                        ;
; Force Use of Synchronous Clear Signals                           ; Off                       ; Off                       ;
; Auto RAM Block Balancing                                         ; On                        ; On                        ;
; Auto RAM to Logic Cell Conversion                                ; Off                       ; Off                       ;
; Auto Resource Sharing                                            ; Off                       ; Off                       ;
; Allow Any RAM Size For Recognition                               ; Off                       ; Off                       ;
; Allow Any ROM Size For Recognition                               ; Off                       ; Off                       ;
; Allow Any Shift Register Size For Recognition                    ; Off                       ; Off                       ;
; Use LogicLock Constraints during Resource Balancing              ; On                        ; On                        ;
; Ignore translate_off and synthesis_off directives                ; Off                       ; Off                       ;
; Timing-Driven Synthesis                                          ; On                        ; On                        ;
; Report Parameter Settings                                        ; On                        ; On                        ;
; Report Source Assignments                                        ; On                        ; On                        ;
; Report Connectivity Checks                                       ; On                        ; On                        ;
; Ignore Maximum Fan-Out Assignments                               ; Off                       ; Off                       ;
; Synchronization Register Chain Length                            ; 2                         ; 2                         ;
; Power Optimization During Synthesis                              ; Normal compilation        ; Normal compilation        ;
; HDL message level                                                ; Level2                    ; Level2                    ;
; Suppress Register Optimization Related Messages                  ; Off                       ; Off                       ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000                      ; 5000                      ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000                      ; 5000                      ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                       ; 100                       ;
; Clock MUX Protection                                             ; On                        ; On                        ;
; Auto Gated Clock Conversion                                      ; Off                       ; Off                       ;
; Block Design Naming                                              ; Auto                      ; Auto                      ;
; SDC constraint protection                                        ; Off                       ; Off                       ;
; Synthesis Effort                                                 ; Auto                      ; Auto                      ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                        ; On                        ;
; Pre-Mapping Resynthesis Optimization                             ; Off                       ; Off                       ;
; Analysis & Synthesis Message Level                               ; Medium                    ; Medium                    ;
; Disable Register Merging Across Hierarchies                      ; Auto                      ; Auto                      ;
; Resource Aware Inference For Block RAM                           ; On                        ; On                        ;
+------------------------------------------------------------------+---------------------------+---------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.01        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.2%      ;
;     Processor 3            ;   0.2%      ;
;     Processor 4            ;   0.2%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                                                                                                                   ;
+----------------------------------------------------------------------------------------------------------------------------+-----------------+-------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path                                                                                           ; Used in Netlist ; File Type                                             ; File Name with Absolute Path                                                                                                            ; Library ;
+----------------------------------------------------------------------------------------------------------------------------+-----------------+-------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------+---------+
; ../../../litexnuevo/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v                               ; yes             ; User SystemVerilog HDL File                           ; /home/tesisvm/Desktop/litexnuevo/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v                               ; work    ;
; ../../../litexnuevo/litex-boards/litex_boards/targets/build/terasic_de0nano_propio_pl/gateware/terasic_de0nano_propio_pl.v ; yes             ; User SystemVerilog HDL File                           ; /home/tesisvm/Desktop/litexnuevo/litex-boards/litex_boards/targets/build/terasic_de0nano_propio_pl/gateware/terasic_de0nano_propio_pl.v ; work    ;
; terasic_de0nano_propio_pl_mem.init                                                                                         ; yes             ; Auto-Found Unspecified File                           ; /home/tesisvm/Desktop/repoimplementacion/testing/project/terasic_de0nano_propio_pl_mem.init                                             ;         ;
; terasic_de0nano_propio_pl_sram_grain3.init                                                                                 ; yes             ; Auto-Found Unspecified File                           ; /home/tesisvm/Desktop/repoimplementacion/testing/project/terasic_de0nano_propio_pl_sram_grain3.init                                     ;         ;
; terasic_de0nano_propio_pl_sram_grain2.init                                                                                 ; yes             ; Auto-Found Unspecified File                           ; /home/tesisvm/Desktop/repoimplementacion/testing/project/terasic_de0nano_propio_pl_sram_grain2.init                                     ;         ;
; terasic_de0nano_propio_pl_sram_grain1.init                                                                                 ; yes             ; Auto-Found Unspecified File                           ; /home/tesisvm/Desktop/repoimplementacion/testing/project/terasic_de0nano_propio_pl_sram_grain1.init                                     ;         ;
; terasic_de0nano_propio_pl_sram_grain0.init                                                                                 ; yes             ; Auto-Found Unspecified File                           ; /home/tesisvm/Desktop/repoimplementacion/testing/project/terasic_de0nano_propio_pl_sram_grain0.init                                     ;         ;
; altpll.tdf                                                                                                                 ; yes             ; Megafunction                                          ; /home/tesisvm/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altpll.tdf                                                            ;         ;
; aglobal201.inc                                                                                                             ; yes             ; Megafunction                                          ; /home/tesisvm/intelFPGA_lite/20.1/quartus/libraries/megafunctions/aglobal201.inc                                                        ;         ;
; stratix_pll.inc                                                                                                            ; yes             ; Megafunction                                          ; /home/tesisvm/intelFPGA_lite/20.1/quartus/libraries/megafunctions/stratix_pll.inc                                                       ;         ;
; stratixii_pll.inc                                                                                                          ; yes             ; Megafunction                                          ; /home/tesisvm/intelFPGA_lite/20.1/quartus/libraries/megafunctions/stratixii_pll.inc                                                     ;         ;
; cycloneii_pll.inc                                                                                                          ; yes             ; Megafunction                                          ; /home/tesisvm/intelFPGA_lite/20.1/quartus/libraries/megafunctions/cycloneii_pll.inc                                                     ;         ;
; db/altpll_s241.tdf                                                                                                         ; yes             ; Auto-Generated Megafunction                           ; /home/tesisvm/Desktop/repoimplementacion/testing/project/db/altpll_s241.tdf                                                             ;         ;
; altddio_out.tdf                                                                                                            ; yes             ; Megafunction                                          ; /home/tesisvm/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altddio_out.tdf                                                       ;         ;
; stratix_ddio.inc                                                                                                           ; yes             ; Megafunction                                          ; /home/tesisvm/intelFPGA_lite/20.1/quartus/libraries/megafunctions/stratix_ddio.inc                                                      ;         ;
; cyclone_ddio.inc                                                                                                           ; yes             ; Megafunction                                          ; /home/tesisvm/intelFPGA_lite/20.1/quartus/libraries/megafunctions/cyclone_ddio.inc                                                      ;         ;
; lpm_mux.inc                                                                                                                ; yes             ; Megafunction                                          ; /home/tesisvm/intelFPGA_lite/20.1/quartus/libraries/megafunctions/lpm_mux.inc                                                           ;         ;
; stratix_lcell.inc                                                                                                          ; yes             ; Megafunction                                          ; /home/tesisvm/intelFPGA_lite/20.1/quartus/libraries/megafunctions/stratix_lcell.inc                                                     ;         ;
; db/ddio_out_sbb.tdf                                                                                                        ; yes             ; Auto-Generated Megafunction                           ; /home/tesisvm/Desktop/repoimplementacion/testing/project/db/ddio_out_sbb.tdf                                                            ;         ;
; altddio_in.tdf                                                                                                             ; yes             ; Megafunction                                          ; /home/tesisvm/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altddio_in.tdf                                                        ;         ;
; db/ddio_in_r7b.tdf                                                                                                         ; yes             ; Auto-Generated Megafunction                           ; /home/tesisvm/Desktop/repoimplementacion/testing/project/db/ddio_in_r7b.tdf                                                             ;         ;
; altsyncram.tdf                                                                                                             ; yes             ; Megafunction                                          ; /home/tesisvm/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf                                                        ;         ;
; stratix_ram_block.inc                                                                                                      ; yes             ; Megafunction                                          ; /home/tesisvm/intelFPGA_lite/20.1/quartus/libraries/megafunctions/stratix_ram_block.inc                                                 ;         ;
; lpm_decode.inc                                                                                                             ; yes             ; Megafunction                                          ; /home/tesisvm/intelFPGA_lite/20.1/quartus/libraries/megafunctions/lpm_decode.inc                                                        ;         ;
; a_rdenreg.inc                                                                                                              ; yes             ; Megafunction                                          ; /home/tesisvm/intelFPGA_lite/20.1/quartus/libraries/megafunctions/a_rdenreg.inc                                                         ;         ;
; altrom.inc                                                                                                                 ; yes             ; Megafunction                                          ; /home/tesisvm/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altrom.inc                                                            ;         ;
; altram.inc                                                                                                                 ; yes             ; Megafunction                                          ; /home/tesisvm/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altram.inc                                                            ;         ;
; altdpram.inc                                                                                                               ; yes             ; Megafunction                                          ; /home/tesisvm/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altdpram.inc                                                          ;         ;
; db/altsyncram_5f41.tdf                                                                                                     ; yes             ; Auto-Generated Megafunction                           ; /home/tesisvm/Desktop/repoimplementacion/testing/project/db/altsyncram_5f41.tdf                                                         ;         ;
; db/altsyncram_gsd1.tdf                                                                                                     ; yes             ; Auto-Generated Megafunction                           ; /home/tesisvm/Desktop/repoimplementacion/testing/project/db/altsyncram_gsd1.tdf                                                         ;         ;
; db/altsyncram_rnc1.tdf                                                                                                     ; yes             ; Auto-Generated Megafunction                           ; /home/tesisvm/Desktop/repoimplementacion/testing/project/db/altsyncram_rnc1.tdf                                                         ;         ;
; db/terasic_de0nano_propio_pl.ram1_terasic_de0nano_propio_pl_5ab241a7.hdl.mif                                               ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; /home/tesisvm/Desktop/repoimplementacion/testing/project/db/terasic_de0nano_propio_pl.ram1_terasic_de0nano_propio_pl_5ab241a7.hdl.mif   ;         ;
; db/altsyncram_rd41.tdf                                                                                                     ; yes             ; Auto-Generated Megafunction                           ; /home/tesisvm/Desktop/repoimplementacion/testing/project/db/altsyncram_rd41.tdf                                                         ;         ;
; db/altsyncram_snc1.tdf                                                                                                     ; yes             ; Auto-Generated Megafunction                           ; /home/tesisvm/Desktop/repoimplementacion/testing/project/db/altsyncram_snc1.tdf                                                         ;         ;
; db/terasic_de0nano_propio_pl.ram2_terasic_de0nano_propio_pl_5ab241a7.hdl.mif                                               ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; /home/tesisvm/Desktop/repoimplementacion/testing/project/db/terasic_de0nano_propio_pl.ram2_terasic_de0nano_propio_pl_5ab241a7.hdl.mif   ;         ;
; db/altsyncram_tnc1.tdf                                                                                                     ; yes             ; Auto-Generated Megafunction                           ; /home/tesisvm/Desktop/repoimplementacion/testing/project/db/altsyncram_tnc1.tdf                                                         ;         ;
; db/terasic_de0nano_propio_pl.ram3_terasic_de0nano_propio_pl_5ab241a7.hdl.mif                                               ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; /home/tesisvm/Desktop/repoimplementacion/testing/project/db/terasic_de0nano_propio_pl.ram3_terasic_de0nano_propio_pl_5ab241a7.hdl.mif   ;         ;
; db/altsyncram_unc1.tdf                                                                                                     ; yes             ; Auto-Generated Megafunction                           ; /home/tesisvm/Desktop/repoimplementacion/testing/project/db/altsyncram_unc1.tdf                                                         ;         ;
; db/terasic_de0nano_propio_pl.ram4_terasic_de0nano_propio_pl_5ab241a7.hdl.mif                                               ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; /home/tesisvm/Desktop/repoimplementacion/testing/project/db/terasic_de0nano_propio_pl.ram4_terasic_de0nano_propio_pl_5ab241a7.hdl.mif   ;         ;
; db/altsyncram_uod1.tdf                                                                                                     ; yes             ; Auto-Generated Megafunction                           ; /home/tesisvm/Desktop/repoimplementacion/testing/project/db/altsyncram_uod1.tdf                                                         ;         ;
; db/altsyncram_02e1.tdf                                                                                                     ; yes             ; Auto-Generated Megafunction                           ; /home/tesisvm/Desktop/repoimplementacion/testing/project/db/altsyncram_02e1.tdf                                                         ;         ;
; db/altsyncram_6vd1.tdf                                                                                                     ; yes             ; Auto-Generated Megafunction                           ; /home/tesisvm/Desktop/repoimplementacion/testing/project/db/altsyncram_6vd1.tdf                                                         ;         ;
; db/altsyncram_esg1.tdf                                                                                                     ; yes             ; Auto-Generated Megafunction                           ; /home/tesisvm/Desktop/repoimplementacion/testing/project/db/altsyncram_esg1.tdf                                                         ;         ;
; lpm_mult.tdf                                                                                                               ; yes             ; Megafunction                                          ; /home/tesisvm/intelFPGA_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf                                                          ;         ;
; lpm_add_sub.inc                                                                                                            ; yes             ; Megafunction                                          ; /home/tesisvm/intelFPGA_lite/20.1/quartus/libraries/megafunctions/lpm_add_sub.inc                                                       ;         ;
; multcore.inc                                                                                                               ; yes             ; Megafunction                                          ; /home/tesisvm/intelFPGA_lite/20.1/quartus/libraries/megafunctions/multcore.inc                                                          ;         ;
; bypassff.inc                                                                                                               ; yes             ; Megafunction                                          ; /home/tesisvm/intelFPGA_lite/20.1/quartus/libraries/megafunctions/bypassff.inc                                                          ;         ;
; altshift.inc                                                                                                               ; yes             ; Megafunction                                          ; /home/tesisvm/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altshift.inc                                                          ;         ;
; db/mult_7dt.tdf                                                                                                            ; yes             ; Auto-Generated Megafunction                           ; /home/tesisvm/Desktop/repoimplementacion/testing/project/db/mult_7dt.tdf                                                                ;         ;
; db/mult_76t.tdf                                                                                                            ; yes             ; Auto-Generated Megafunction                           ; /home/tesisvm/Desktop/repoimplementacion/testing/project/db/mult_76t.tdf                                                                ;         ;
+----------------------------------------------------------------------------------------------------------------------------+-----------------+-------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------+---------+


+-----------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                                   ;
+---------------------------------------------+-------------------------------------------------+
; Resource                                    ; Usage                                           ;
+---------------------------------------------+-------------------------------------------------+
; Estimated Total logic elements              ; 9,163                                           ;
;                                             ;                                                 ;
; Total combinational functions               ; 6817                                            ;
; Logic element usage by number of LUT inputs ;                                                 ;
;     -- 4 input functions                    ; 3977                                            ;
;     -- 3 input functions                    ; 1623                                            ;
;     -- <=2 input functions                  ; 1217                                            ;
;                                             ;                                                 ;
; Logic elements by mode                      ;                                                 ;
;     -- normal mode                          ; 6046                                            ;
;     -- arithmetic mode                      ; 771                                             ;
;                                             ;                                                 ;
; Total registers                             ; 4498                                            ;
;     -- Dedicated logic registers            ; 4420                                            ;
;     -- I/O registers                        ; 156                                             ;
;                                             ;                                                 ;
; I/O pins                                    ; 54                                              ;
; Total memory bits                           ; 214528                                          ;
;                                             ;                                                 ;
; Embedded Multiplier 9-bit elements          ; 8                                               ;
;                                             ;                                                 ;
; Total PLLs                                  ; 1                                               ;
;     -- PLLs                                 ; 1                                               ;
;                                             ;                                                 ;
; Maximum fan-out node                        ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ;
; Maximum fan-out                             ; 4819                                            ;
; Total fan-out                               ; 42381                                           ;
; Average fan-out                             ; 3.60                                            ;
+---------------------------------------------+-------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                      ;
+-------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+--------------+
; Compilation Hierarchy Node                      ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                              ; Entity Name               ; Library Name ;
+-------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+--------------+
; |terasic_de0nano_propio_pl                      ; 6817 (3085)         ; 4420 (2141)               ; 214528      ; 8            ; 0       ; 4         ; 54   ; 0            ; |terasic_de0nano_propio_pl                                                                                                                       ; terasic_de0nano_propio_pl ; work         ;
;    |VexRiscv:VexRiscv|                          ; 3731 (3262)         ; 2262 (2019)               ; 72960       ; 8            ; 0       ; 4         ; 0    ; 0            ; |terasic_de0nano_propio_pl|VexRiscv:VexRiscv                                                                                                     ; VexRiscv                  ; work         ;
;       |DataCache:dataCache_1|                   ; 420 (420)           ; 144 (144)                 ; 35456       ; 0            ; 0       ; 0         ; 0    ; 0            ; |terasic_de0nano_propio_pl|VexRiscv:VexRiscv|DataCache:dataCache_1                                                                               ; DataCache                 ; work         ;
;          |altsyncram:ways_0_data_symbol0_rtl_0| ; 0 (0)               ; 0 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |terasic_de0nano_propio_pl|VexRiscv:VexRiscv|DataCache:dataCache_1|altsyncram:ways_0_data_symbol0_rtl_0                                          ; altsyncram                ; work         ;
;             |altsyncram_6vd1:auto_generated|    ; 0 (0)               ; 0 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |terasic_de0nano_propio_pl|VexRiscv:VexRiscv|DataCache:dataCache_1|altsyncram:ways_0_data_symbol0_rtl_0|altsyncram_6vd1:auto_generated           ; altsyncram_6vd1           ; work         ;
;          |altsyncram:ways_0_data_symbol1_rtl_0| ; 0 (0)               ; 0 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |terasic_de0nano_propio_pl|VexRiscv:VexRiscv|DataCache:dataCache_1|altsyncram:ways_0_data_symbol1_rtl_0                                          ; altsyncram                ; work         ;
;             |altsyncram_6vd1:auto_generated|    ; 0 (0)               ; 0 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |terasic_de0nano_propio_pl|VexRiscv:VexRiscv|DataCache:dataCache_1|altsyncram:ways_0_data_symbol1_rtl_0|altsyncram_6vd1:auto_generated           ; altsyncram_6vd1           ; work         ;
;          |altsyncram:ways_0_data_symbol2_rtl_0| ; 0 (0)               ; 0 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |terasic_de0nano_propio_pl|VexRiscv:VexRiscv|DataCache:dataCache_1|altsyncram:ways_0_data_symbol2_rtl_0                                          ; altsyncram                ; work         ;
;             |altsyncram_6vd1:auto_generated|    ; 0 (0)               ; 0 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |terasic_de0nano_propio_pl|VexRiscv:VexRiscv|DataCache:dataCache_1|altsyncram:ways_0_data_symbol2_rtl_0|altsyncram_6vd1:auto_generated           ; altsyncram_6vd1           ; work         ;
;          |altsyncram:ways_0_data_symbol3_rtl_0| ; 0 (0)               ; 0 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |terasic_de0nano_propio_pl|VexRiscv:VexRiscv|DataCache:dataCache_1|altsyncram:ways_0_data_symbol3_rtl_0                                          ; altsyncram                ; work         ;
;             |altsyncram_6vd1:auto_generated|    ; 0 (0)               ; 0 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |terasic_de0nano_propio_pl|VexRiscv:VexRiscv|DataCache:dataCache_1|altsyncram:ways_0_data_symbol3_rtl_0|altsyncram_6vd1:auto_generated           ; altsyncram_6vd1           ; work         ;
;          |altsyncram:ways_0_tags_rtl_0|         ; 0 (0)               ; 0 (0)                     ; 2688        ; 0            ; 0       ; 0         ; 0    ; 0            ; |terasic_de0nano_propio_pl|VexRiscv:VexRiscv|DataCache:dataCache_1|altsyncram:ways_0_tags_rtl_0                                                  ; altsyncram                ; work         ;
;             |altsyncram_gsd1:auto_generated|    ; 0 (0)               ; 0 (0)                     ; 2688        ; 0            ; 0       ; 0         ; 0    ; 0            ; |terasic_de0nano_propio_pl|VexRiscv:VexRiscv|DataCache:dataCache_1|altsyncram:ways_0_tags_rtl_0|altsyncram_gsd1:auto_generated                   ; altsyncram_gsd1           ; work         ;
;       |InstructionCache:IBusCachedPlugin_cache| ; 49 (49)             ; 99 (99)                   ; 35456       ; 0            ; 0       ; 0         ; 0    ; 0            ; |terasic_de0nano_propio_pl|VexRiscv:VexRiscv|InstructionCache:IBusCachedPlugin_cache                                                             ; InstructionCache          ; work         ;
;          |altsyncram:banks_0_rtl_0|             ; 0 (0)               ; 0 (0)                     ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |terasic_de0nano_propio_pl|VexRiscv:VexRiscv|InstructionCache:IBusCachedPlugin_cache|altsyncram:banks_0_rtl_0                                    ; altsyncram                ; work         ;
;             |altsyncram_02e1:auto_generated|    ; 0 (0)               ; 0 (0)                     ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |terasic_de0nano_propio_pl|VexRiscv:VexRiscv|InstructionCache:IBusCachedPlugin_cache|altsyncram:banks_0_rtl_0|altsyncram_02e1:auto_generated     ; altsyncram_02e1           ; work         ;
;          |altsyncram:ways_0_tags_rtl_0|         ; 0 (0)               ; 0 (0)                     ; 2688        ; 0            ; 0       ; 0         ; 0    ; 0            ; |terasic_de0nano_propio_pl|VexRiscv:VexRiscv|InstructionCache:IBusCachedPlugin_cache|altsyncram:ways_0_tags_rtl_0                                ; altsyncram                ; work         ;
;             |altsyncram_gsd1:auto_generated|    ; 0 (0)               ; 0 (0)                     ; 2688        ; 0            ; 0       ; 0         ; 0    ; 0            ; |terasic_de0nano_propio_pl|VexRiscv:VexRiscv|InstructionCache:IBusCachedPlugin_cache|altsyncram:ways_0_tags_rtl_0|altsyncram_gsd1:auto_generated ; altsyncram_gsd1           ; work         ;
;       |altsyncram:RegFilePlugin_regFile_rtl_0|  ; 0 (0)               ; 0 (0)                     ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |terasic_de0nano_propio_pl|VexRiscv:VexRiscv|altsyncram:RegFilePlugin_regFile_rtl_0                                                              ; altsyncram                ; work         ;
;          |altsyncram_esg1:auto_generated|       ; 0 (0)               ; 0 (0)                     ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |terasic_de0nano_propio_pl|VexRiscv:VexRiscv|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_esg1:auto_generated                               ; altsyncram_esg1           ; work         ;
;       |altsyncram:RegFilePlugin_regFile_rtl_1|  ; 0 (0)               ; 0 (0)                     ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |terasic_de0nano_propio_pl|VexRiscv:VexRiscv|altsyncram:RegFilePlugin_regFile_rtl_1                                                              ; altsyncram                ; work         ;
;          |altsyncram_esg1:auto_generated|       ; 0 (0)               ; 0 (0)                     ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |terasic_de0nano_propio_pl|VexRiscv:VexRiscv|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_esg1:auto_generated                               ; altsyncram_esg1           ; work         ;
;       |lpm_mult:Mult0|                          ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |terasic_de0nano_propio_pl|VexRiscv:VexRiscv|lpm_mult:Mult0                                                                                      ; lpm_mult                  ; work         ;
;          |mult_76t:auto_generated|              ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |terasic_de0nano_propio_pl|VexRiscv:VexRiscv|lpm_mult:Mult0|mult_76t:auto_generated                                                              ; mult_76t                  ; work         ;
;       |lpm_mult:Mult1|                          ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |terasic_de0nano_propio_pl|VexRiscv:VexRiscv|lpm_mult:Mult1                                                                                      ; lpm_mult                  ; work         ;
;          |mult_76t:auto_generated|              ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |terasic_de0nano_propio_pl|VexRiscv:VexRiscv|lpm_mult:Mult1|mult_76t:auto_generated                                                              ; mult_76t                  ; work         ;
;       |lpm_mult:Mult2|                          ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |terasic_de0nano_propio_pl|VexRiscv:VexRiscv|lpm_mult:Mult2                                                                                      ; lpm_mult                  ; work         ;
;          |mult_76t:auto_generated|              ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |terasic_de0nano_propio_pl|VexRiscv:VexRiscv|lpm_mult:Mult2|mult_76t:auto_generated                                                              ; mult_76t                  ; work         ;
;       |lpm_mult:Mult3|                          ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |terasic_de0nano_propio_pl|VexRiscv:VexRiscv|lpm_mult:Mult3                                                                                      ; lpm_mult                  ; work         ;
;          |mult_7dt:auto_generated|              ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |terasic_de0nano_propio_pl|VexRiscv:VexRiscv|lpm_mult:Mult3|mult_7dt:auto_generated                                                              ; mult_7dt                  ; work         ;
;    |altddio_in:ALTDDIO_IN_10|                   ; 0 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |terasic_de0nano_propio_pl|altddio_in:ALTDDIO_IN_10                                                                                              ; altddio_in                ; work         ;
;       |ddio_in_r7b:auto_generated|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |terasic_de0nano_propio_pl|altddio_in:ALTDDIO_IN_10|ddio_in_r7b:auto_generated                                                                   ; ddio_in_r7b               ; work         ;
;    |altddio_in:ALTDDIO_IN_11|                   ; 0 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |terasic_de0nano_propio_pl|altddio_in:ALTDDIO_IN_11                                                                                              ; altddio_in                ; work         ;
;       |ddio_in_r7b:auto_generated|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |terasic_de0nano_propio_pl|altddio_in:ALTDDIO_IN_11|ddio_in_r7b:auto_generated                                                                   ; ddio_in_r7b               ; work         ;
;    |altddio_in:ALTDDIO_IN_12|                   ; 0 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |terasic_de0nano_propio_pl|altddio_in:ALTDDIO_IN_12                                                                                              ; altddio_in                ; work         ;
;       |ddio_in_r7b:auto_generated|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |terasic_de0nano_propio_pl|altddio_in:ALTDDIO_IN_12|ddio_in_r7b:auto_generated                                                                   ; ddio_in_r7b               ; work         ;
;    |altddio_in:ALTDDIO_IN_13|                   ; 0 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |terasic_de0nano_propio_pl|altddio_in:ALTDDIO_IN_13                                                                                              ; altddio_in                ; work         ;
;       |ddio_in_r7b:auto_generated|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |terasic_de0nano_propio_pl|altddio_in:ALTDDIO_IN_13|ddio_in_r7b:auto_generated                                                                   ; ddio_in_r7b               ; work         ;
;    |altddio_in:ALTDDIO_IN_14|                   ; 0 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |terasic_de0nano_propio_pl|altddio_in:ALTDDIO_IN_14                                                                                              ; altddio_in                ; work         ;
;       |ddio_in_r7b:auto_generated|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |terasic_de0nano_propio_pl|altddio_in:ALTDDIO_IN_14|ddio_in_r7b:auto_generated                                                                   ; ddio_in_r7b               ; work         ;
;    |altddio_in:ALTDDIO_IN_15|                   ; 0 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |terasic_de0nano_propio_pl|altddio_in:ALTDDIO_IN_15                                                                                              ; altddio_in                ; work         ;
;       |ddio_in_r7b:auto_generated|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |terasic_de0nano_propio_pl|altddio_in:ALTDDIO_IN_15|ddio_in_r7b:auto_generated                                                                   ; ddio_in_r7b               ; work         ;
;    |altddio_in:ALTDDIO_IN_1|                    ; 0 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |terasic_de0nano_propio_pl|altddio_in:ALTDDIO_IN_1                                                                                               ; altddio_in                ; work         ;
;       |ddio_in_r7b:auto_generated|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |terasic_de0nano_propio_pl|altddio_in:ALTDDIO_IN_1|ddio_in_r7b:auto_generated                                                                    ; ddio_in_r7b               ; work         ;
;    |altddio_in:ALTDDIO_IN_2|                    ; 0 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |terasic_de0nano_propio_pl|altddio_in:ALTDDIO_IN_2                                                                                               ; altddio_in                ; work         ;
;       |ddio_in_r7b:auto_generated|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |terasic_de0nano_propio_pl|altddio_in:ALTDDIO_IN_2|ddio_in_r7b:auto_generated                                                                    ; ddio_in_r7b               ; work         ;
;    |altddio_in:ALTDDIO_IN_3|                    ; 0 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |terasic_de0nano_propio_pl|altddio_in:ALTDDIO_IN_3                                                                                               ; altddio_in                ; work         ;
;       |ddio_in_r7b:auto_generated|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |terasic_de0nano_propio_pl|altddio_in:ALTDDIO_IN_3|ddio_in_r7b:auto_generated                                                                    ; ddio_in_r7b               ; work         ;
;    |altddio_in:ALTDDIO_IN_4|                    ; 0 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |terasic_de0nano_propio_pl|altddio_in:ALTDDIO_IN_4                                                                                               ; altddio_in                ; work         ;
;       |ddio_in_r7b:auto_generated|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |terasic_de0nano_propio_pl|altddio_in:ALTDDIO_IN_4|ddio_in_r7b:auto_generated                                                                    ; ddio_in_r7b               ; work         ;
;    |altddio_in:ALTDDIO_IN_5|                    ; 0 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |terasic_de0nano_propio_pl|altddio_in:ALTDDIO_IN_5                                                                                               ; altddio_in                ; work         ;
;       |ddio_in_r7b:auto_generated|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |terasic_de0nano_propio_pl|altddio_in:ALTDDIO_IN_5|ddio_in_r7b:auto_generated                                                                    ; ddio_in_r7b               ; work         ;
;    |altddio_in:ALTDDIO_IN_6|                    ; 0 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |terasic_de0nano_propio_pl|altddio_in:ALTDDIO_IN_6                                                                                               ; altddio_in                ; work         ;
;       |ddio_in_r7b:auto_generated|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |terasic_de0nano_propio_pl|altddio_in:ALTDDIO_IN_6|ddio_in_r7b:auto_generated                                                                    ; ddio_in_r7b               ; work         ;
;    |altddio_in:ALTDDIO_IN_7|                    ; 0 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |terasic_de0nano_propio_pl|altddio_in:ALTDDIO_IN_7                                                                                               ; altddio_in                ; work         ;
;       |ddio_in_r7b:auto_generated|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |terasic_de0nano_propio_pl|altddio_in:ALTDDIO_IN_7|ddio_in_r7b:auto_generated                                                                    ; ddio_in_r7b               ; work         ;
;    |altddio_in:ALTDDIO_IN_8|                    ; 0 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |terasic_de0nano_propio_pl|altddio_in:ALTDDIO_IN_8                                                                                               ; altddio_in                ; work         ;
;       |ddio_in_r7b:auto_generated|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |terasic_de0nano_propio_pl|altddio_in:ALTDDIO_IN_8|ddio_in_r7b:auto_generated                                                                    ; ddio_in_r7b               ; work         ;
;    |altddio_in:ALTDDIO_IN_9|                    ; 0 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |terasic_de0nano_propio_pl|altddio_in:ALTDDIO_IN_9                                                                                               ; altddio_in                ; work         ;
;       |ddio_in_r7b:auto_generated|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |terasic_de0nano_propio_pl|altddio_in:ALTDDIO_IN_9|ddio_in_r7b:auto_generated                                                                    ; ddio_in_r7b               ; work         ;
;    |altddio_in:ALTDDIO_IN|                      ; 0 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |terasic_de0nano_propio_pl|altddio_in:ALTDDIO_IN                                                                                                 ; altddio_in                ; work         ;
;       |ddio_in_r7b:auto_generated|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |terasic_de0nano_propio_pl|altddio_in:ALTDDIO_IN|ddio_in_r7b:auto_generated                                                                      ; ddio_in_r7b               ; work         ;
;    |altddio_out:ALTDDIO_OUT_10|                 ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |terasic_de0nano_propio_pl|altddio_out:ALTDDIO_OUT_10                                                                                            ; altddio_out               ; work         ;
;       |ddio_out_sbb:auto_generated|             ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |terasic_de0nano_propio_pl|altddio_out:ALTDDIO_OUT_10|ddio_out_sbb:auto_generated                                                                ; ddio_out_sbb              ; work         ;
;    |altddio_out:ALTDDIO_OUT_11|                 ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |terasic_de0nano_propio_pl|altddio_out:ALTDDIO_OUT_11                                                                                            ; altddio_out               ; work         ;
;       |ddio_out_sbb:auto_generated|             ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |terasic_de0nano_propio_pl|altddio_out:ALTDDIO_OUT_11|ddio_out_sbb:auto_generated                                                                ; ddio_out_sbb              ; work         ;
;    |altddio_out:ALTDDIO_OUT_12|                 ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |terasic_de0nano_propio_pl|altddio_out:ALTDDIO_OUT_12                                                                                            ; altddio_out               ; work         ;
;       |ddio_out_sbb:auto_generated|             ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |terasic_de0nano_propio_pl|altddio_out:ALTDDIO_OUT_12|ddio_out_sbb:auto_generated                                                                ; ddio_out_sbb              ; work         ;
;    |altddio_out:ALTDDIO_OUT_13|                 ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |terasic_de0nano_propio_pl|altddio_out:ALTDDIO_OUT_13                                                                                            ; altddio_out               ; work         ;
;       |ddio_out_sbb:auto_generated|             ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |terasic_de0nano_propio_pl|altddio_out:ALTDDIO_OUT_13|ddio_out_sbb:auto_generated                                                                ; ddio_out_sbb              ; work         ;
;    |altddio_out:ALTDDIO_OUT_14|                 ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |terasic_de0nano_propio_pl|altddio_out:ALTDDIO_OUT_14                                                                                            ; altddio_out               ; work         ;
;       |ddio_out_sbb:auto_generated|             ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |terasic_de0nano_propio_pl|altddio_out:ALTDDIO_OUT_14|ddio_out_sbb:auto_generated                                                                ; ddio_out_sbb              ; work         ;
;    |altddio_out:ALTDDIO_OUT_15|                 ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |terasic_de0nano_propio_pl|altddio_out:ALTDDIO_OUT_15                                                                                            ; altddio_out               ; work         ;
;       |ddio_out_sbb:auto_generated|             ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |terasic_de0nano_propio_pl|altddio_out:ALTDDIO_OUT_15|ddio_out_sbb:auto_generated                                                                ; ddio_out_sbb              ; work         ;
;    |altddio_out:ALTDDIO_OUT_16|                 ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |terasic_de0nano_propio_pl|altddio_out:ALTDDIO_OUT_16                                                                                            ; altddio_out               ; work         ;
;       |ddio_out_sbb:auto_generated|             ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |terasic_de0nano_propio_pl|altddio_out:ALTDDIO_OUT_16|ddio_out_sbb:auto_generated                                                                ; ddio_out_sbb              ; work         ;
;    |altddio_out:ALTDDIO_OUT_17|                 ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |terasic_de0nano_propio_pl|altddio_out:ALTDDIO_OUT_17                                                                                            ; altddio_out               ; work         ;
;       |ddio_out_sbb:auto_generated|             ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |terasic_de0nano_propio_pl|altddio_out:ALTDDIO_OUT_17|ddio_out_sbb:auto_generated                                                                ; ddio_out_sbb              ; work         ;
;    |altddio_out:ALTDDIO_OUT_18|                 ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |terasic_de0nano_propio_pl|altddio_out:ALTDDIO_OUT_18                                                                                            ; altddio_out               ; work         ;
;       |ddio_out_sbb:auto_generated|             ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |terasic_de0nano_propio_pl|altddio_out:ALTDDIO_OUT_18|ddio_out_sbb:auto_generated                                                                ; ddio_out_sbb              ; work         ;
;    |altddio_out:ALTDDIO_OUT_19|                 ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |terasic_de0nano_propio_pl|altddio_out:ALTDDIO_OUT_19                                                                                            ; altddio_out               ; work         ;
;       |ddio_out_sbb:auto_generated|             ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |terasic_de0nano_propio_pl|altddio_out:ALTDDIO_OUT_19|ddio_out_sbb:auto_generated                                                                ; ddio_out_sbb              ; work         ;
;    |altddio_out:ALTDDIO_OUT_1|                  ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |terasic_de0nano_propio_pl|altddio_out:ALTDDIO_OUT_1                                                                                             ; altddio_out               ; work         ;
;       |ddio_out_sbb:auto_generated|             ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |terasic_de0nano_propio_pl|altddio_out:ALTDDIO_OUT_1|ddio_out_sbb:auto_generated                                                                 ; ddio_out_sbb              ; work         ;
;    |altddio_out:ALTDDIO_OUT_20|                 ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |terasic_de0nano_propio_pl|altddio_out:ALTDDIO_OUT_20                                                                                            ; altddio_out               ; work         ;
;       |ddio_out_sbb:auto_generated|             ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |terasic_de0nano_propio_pl|altddio_out:ALTDDIO_OUT_20|ddio_out_sbb:auto_generated                                                                ; ddio_out_sbb              ; work         ;
;    |altddio_out:ALTDDIO_OUT_21|                 ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |terasic_de0nano_propio_pl|altddio_out:ALTDDIO_OUT_21                                                                                            ; altddio_out               ; work         ;
;       |ddio_out_sbb:auto_generated|             ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |terasic_de0nano_propio_pl|altddio_out:ALTDDIO_OUT_21|ddio_out_sbb:auto_generated                                                                ; ddio_out_sbb              ; work         ;
;    |altddio_out:ALTDDIO_OUT_22|                 ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |terasic_de0nano_propio_pl|altddio_out:ALTDDIO_OUT_22                                                                                            ; altddio_out               ; work         ;
;       |ddio_out_sbb:auto_generated|             ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |terasic_de0nano_propio_pl|altddio_out:ALTDDIO_OUT_22|ddio_out_sbb:auto_generated                                                                ; ddio_out_sbb              ; work         ;
;    |altddio_out:ALTDDIO_OUT_23|                 ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |terasic_de0nano_propio_pl|altddio_out:ALTDDIO_OUT_23                                                                                            ; altddio_out               ; work         ;
;       |ddio_out_sbb:auto_generated|             ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |terasic_de0nano_propio_pl|altddio_out:ALTDDIO_OUT_23|ddio_out_sbb:auto_generated                                                                ; ddio_out_sbb              ; work         ;
;    |altddio_out:ALTDDIO_OUT_24|                 ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |terasic_de0nano_propio_pl|altddio_out:ALTDDIO_OUT_24                                                                                            ; altddio_out               ; work         ;
;       |ddio_out_sbb:auto_generated|             ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |terasic_de0nano_propio_pl|altddio_out:ALTDDIO_OUT_24|ddio_out_sbb:auto_generated                                                                ; ddio_out_sbb              ; work         ;
;    |altddio_out:ALTDDIO_OUT_25|                 ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |terasic_de0nano_propio_pl|altddio_out:ALTDDIO_OUT_25                                                                                            ; altddio_out               ; work         ;
;       |ddio_out_sbb:auto_generated|             ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |terasic_de0nano_propio_pl|altddio_out:ALTDDIO_OUT_25|ddio_out_sbb:auto_generated                                                                ; ddio_out_sbb              ; work         ;
;    |altddio_out:ALTDDIO_OUT_26|                 ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |terasic_de0nano_propio_pl|altddio_out:ALTDDIO_OUT_26                                                                                            ; altddio_out               ; work         ;
;       |ddio_out_sbb:auto_generated|             ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |terasic_de0nano_propio_pl|altddio_out:ALTDDIO_OUT_26|ddio_out_sbb:auto_generated                                                                ; ddio_out_sbb              ; work         ;
;    |altddio_out:ALTDDIO_OUT_27|                 ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |terasic_de0nano_propio_pl|altddio_out:ALTDDIO_OUT_27                                                                                            ; altddio_out               ; work         ;
;       |ddio_out_sbb:auto_generated|             ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |terasic_de0nano_propio_pl|altddio_out:ALTDDIO_OUT_27|ddio_out_sbb:auto_generated                                                                ; ddio_out_sbb              ; work         ;
;    |altddio_out:ALTDDIO_OUT_28|                 ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |terasic_de0nano_propio_pl|altddio_out:ALTDDIO_OUT_28                                                                                            ; altddio_out               ; work         ;
;       |ddio_out_sbb:auto_generated|             ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |terasic_de0nano_propio_pl|altddio_out:ALTDDIO_OUT_28|ddio_out_sbb:auto_generated                                                                ; ddio_out_sbb              ; work         ;
;    |altddio_out:ALTDDIO_OUT_29|                 ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |terasic_de0nano_propio_pl|altddio_out:ALTDDIO_OUT_29                                                                                            ; altddio_out               ; work         ;
;       |ddio_out_sbb:auto_generated|             ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |terasic_de0nano_propio_pl|altddio_out:ALTDDIO_OUT_29|ddio_out_sbb:auto_generated                                                                ; ddio_out_sbb              ; work         ;
;    |altddio_out:ALTDDIO_OUT_2|                  ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |terasic_de0nano_propio_pl|altddio_out:ALTDDIO_OUT_2                                                                                             ; altddio_out               ; work         ;
;       |ddio_out_sbb:auto_generated|             ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |terasic_de0nano_propio_pl|altddio_out:ALTDDIO_OUT_2|ddio_out_sbb:auto_generated                                                                 ; ddio_out_sbb              ; work         ;
;    |altddio_out:ALTDDIO_OUT_30|                 ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |terasic_de0nano_propio_pl|altddio_out:ALTDDIO_OUT_30                                                                                            ; altddio_out               ; work         ;
;       |ddio_out_sbb:auto_generated|             ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |terasic_de0nano_propio_pl|altddio_out:ALTDDIO_OUT_30|ddio_out_sbb:auto_generated                                                                ; ddio_out_sbb              ; work         ;
;    |altddio_out:ALTDDIO_OUT_31|                 ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |terasic_de0nano_propio_pl|altddio_out:ALTDDIO_OUT_31                                                                                            ; altddio_out               ; work         ;
;       |ddio_out_sbb:auto_generated|             ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |terasic_de0nano_propio_pl|altddio_out:ALTDDIO_OUT_31|ddio_out_sbb:auto_generated                                                                ; ddio_out_sbb              ; work         ;
;    |altddio_out:ALTDDIO_OUT_32|                 ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |terasic_de0nano_propio_pl|altddio_out:ALTDDIO_OUT_32                                                                                            ; altddio_out               ; work         ;
;       |ddio_out_sbb:auto_generated|             ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |terasic_de0nano_propio_pl|altddio_out:ALTDDIO_OUT_32|ddio_out_sbb:auto_generated                                                                ; ddio_out_sbb              ; work         ;
;    |altddio_out:ALTDDIO_OUT_33|                 ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |terasic_de0nano_propio_pl|altddio_out:ALTDDIO_OUT_33                                                                                            ; altddio_out               ; work         ;
;       |ddio_out_sbb:auto_generated|             ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |terasic_de0nano_propio_pl|altddio_out:ALTDDIO_OUT_33|ddio_out_sbb:auto_generated                                                                ; ddio_out_sbb              ; work         ;
;    |altddio_out:ALTDDIO_OUT_34|                 ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |terasic_de0nano_propio_pl|altddio_out:ALTDDIO_OUT_34                                                                                            ; altddio_out               ; work         ;
;       |ddio_out_sbb:auto_generated|             ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |terasic_de0nano_propio_pl|altddio_out:ALTDDIO_OUT_34|ddio_out_sbb:auto_generated                                                                ; ddio_out_sbb              ; work         ;
;    |altddio_out:ALTDDIO_OUT_35|                 ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |terasic_de0nano_propio_pl|altddio_out:ALTDDIO_OUT_35                                                                                            ; altddio_out               ; work         ;
;       |ddio_out_sbb:auto_generated|             ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |terasic_de0nano_propio_pl|altddio_out:ALTDDIO_OUT_35|ddio_out_sbb:auto_generated                                                                ; ddio_out_sbb              ; work         ;
;    |altddio_out:ALTDDIO_OUT_36|                 ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |terasic_de0nano_propio_pl|altddio_out:ALTDDIO_OUT_36                                                                                            ; altddio_out               ; work         ;
;       |ddio_out_sbb:auto_generated|             ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |terasic_de0nano_propio_pl|altddio_out:ALTDDIO_OUT_36|ddio_out_sbb:auto_generated                                                                ; ddio_out_sbb              ; work         ;
;    |altddio_out:ALTDDIO_OUT_37|                 ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |terasic_de0nano_propio_pl|altddio_out:ALTDDIO_OUT_37                                                                                            ; altddio_out               ; work         ;
;       |ddio_out_sbb:auto_generated|             ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |terasic_de0nano_propio_pl|altddio_out:ALTDDIO_OUT_37|ddio_out_sbb:auto_generated                                                                ; ddio_out_sbb              ; work         ;
;    |altddio_out:ALTDDIO_OUT_38|                 ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |terasic_de0nano_propio_pl|altddio_out:ALTDDIO_OUT_38                                                                                            ; altddio_out               ; work         ;
;       |ddio_out_sbb:auto_generated|             ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |terasic_de0nano_propio_pl|altddio_out:ALTDDIO_OUT_38|ddio_out_sbb:auto_generated                                                                ; ddio_out_sbb              ; work         ;
;    |altddio_out:ALTDDIO_OUT_3|                  ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |terasic_de0nano_propio_pl|altddio_out:ALTDDIO_OUT_3                                                                                             ; altddio_out               ; work         ;
;       |ddio_out_sbb:auto_generated|             ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |terasic_de0nano_propio_pl|altddio_out:ALTDDIO_OUT_3|ddio_out_sbb:auto_generated                                                                 ; ddio_out_sbb              ; work         ;
;    |altddio_out:ALTDDIO_OUT_4|                  ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |terasic_de0nano_propio_pl|altddio_out:ALTDDIO_OUT_4                                                                                             ; altddio_out               ; work         ;
;       |ddio_out_sbb:auto_generated|             ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |terasic_de0nano_propio_pl|altddio_out:ALTDDIO_OUT_4|ddio_out_sbb:auto_generated                                                                 ; ddio_out_sbb              ; work         ;
;    |altddio_out:ALTDDIO_OUT_5|                  ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |terasic_de0nano_propio_pl|altddio_out:ALTDDIO_OUT_5                                                                                             ; altddio_out               ; work         ;
;       |ddio_out_sbb:auto_generated|             ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |terasic_de0nano_propio_pl|altddio_out:ALTDDIO_OUT_5|ddio_out_sbb:auto_generated                                                                 ; ddio_out_sbb              ; work         ;
;    |altddio_out:ALTDDIO_OUT_6|                  ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |terasic_de0nano_propio_pl|altddio_out:ALTDDIO_OUT_6                                                                                             ; altddio_out               ; work         ;
;       |ddio_out_sbb:auto_generated|             ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |terasic_de0nano_propio_pl|altddio_out:ALTDDIO_OUT_6|ddio_out_sbb:auto_generated                                                                 ; ddio_out_sbb              ; work         ;
;    |altddio_out:ALTDDIO_OUT_7|                  ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |terasic_de0nano_propio_pl|altddio_out:ALTDDIO_OUT_7                                                                                             ; altddio_out               ; work         ;
;       |ddio_out_sbb:auto_generated|             ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |terasic_de0nano_propio_pl|altddio_out:ALTDDIO_OUT_7|ddio_out_sbb:auto_generated                                                                 ; ddio_out_sbb              ; work         ;
;    |altddio_out:ALTDDIO_OUT_8|                  ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |terasic_de0nano_propio_pl|altddio_out:ALTDDIO_OUT_8                                                                                             ; altddio_out               ; work         ;
;       |ddio_out_sbb:auto_generated|             ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |terasic_de0nano_propio_pl|altddio_out:ALTDDIO_OUT_8|ddio_out_sbb:auto_generated                                                                 ; ddio_out_sbb              ; work         ;
;    |altddio_out:ALTDDIO_OUT_9|                  ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |terasic_de0nano_propio_pl|altddio_out:ALTDDIO_OUT_9                                                                                             ; altddio_out               ; work         ;
;       |ddio_out_sbb:auto_generated|             ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |terasic_de0nano_propio_pl|altddio_out:ALTDDIO_OUT_9|ddio_out_sbb:auto_generated                                                                 ; ddio_out_sbb              ; work         ;
;    |altddio_out:ALTDDIO_OUT|                    ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |terasic_de0nano_propio_pl|altddio_out:ALTDDIO_OUT                                                                                               ; altddio_out               ; work         ;
;       |ddio_out_sbb:auto_generated|             ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |terasic_de0nano_propio_pl|altddio_out:ALTDDIO_OUT|ddio_out_sbb:auto_generated                                                                   ; ddio_out_sbb              ; work         ;
;    |altpll:ALTPLL|                              ; 1 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |terasic_de0nano_propio_pl|altpll:ALTPLL                                                                                                         ; altpll                    ; work         ;
;       |altpll_s241:auto_generated|              ; 1 (1)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |terasic_de0nano_propio_pl|altpll:ALTPLL|altpll_s241:auto_generated                                                                              ; altpll_s241               ; work         ;
;    |altsyncram:data_mem_grain0_rtl_0|           ; 0 (0)               ; 0 (0)                     ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |terasic_de0nano_propio_pl|altsyncram:data_mem_grain0_rtl_0                                                                                      ; altsyncram                ; work         ;
;       |altsyncram_rd41:auto_generated|          ; 0 (0)               ; 0 (0)                     ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |terasic_de0nano_propio_pl|altsyncram:data_mem_grain0_rtl_0|altsyncram_rd41:auto_generated                                                       ; altsyncram_rd41           ; work         ;
;    |altsyncram:data_mem_grain10_rtl_0|          ; 0 (0)               ; 0 (0)                     ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |terasic_de0nano_propio_pl|altsyncram:data_mem_grain10_rtl_0                                                                                     ; altsyncram                ; work         ;
;       |altsyncram_rd41:auto_generated|          ; 0 (0)               ; 0 (0)                     ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |terasic_de0nano_propio_pl|altsyncram:data_mem_grain10_rtl_0|altsyncram_rd41:auto_generated                                                      ; altsyncram_rd41           ; work         ;
;    |altsyncram:data_mem_grain11_rtl_0|          ; 0 (0)               ; 0 (0)                     ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |terasic_de0nano_propio_pl|altsyncram:data_mem_grain11_rtl_0                                                                                     ; altsyncram                ; work         ;
;       |altsyncram_rd41:auto_generated|          ; 0 (0)               ; 0 (0)                     ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |terasic_de0nano_propio_pl|altsyncram:data_mem_grain11_rtl_0|altsyncram_rd41:auto_generated                                                      ; altsyncram_rd41           ; work         ;
;    |altsyncram:data_mem_grain12_rtl_0|          ; 0 (0)               ; 0 (0)                     ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |terasic_de0nano_propio_pl|altsyncram:data_mem_grain12_rtl_0                                                                                     ; altsyncram                ; work         ;
;       |altsyncram_rd41:auto_generated|          ; 0 (0)               ; 0 (0)                     ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |terasic_de0nano_propio_pl|altsyncram:data_mem_grain12_rtl_0|altsyncram_rd41:auto_generated                                                      ; altsyncram_rd41           ; work         ;
;    |altsyncram:data_mem_grain13_rtl_0|          ; 0 (0)               ; 0 (0)                     ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |terasic_de0nano_propio_pl|altsyncram:data_mem_grain13_rtl_0                                                                                     ; altsyncram                ; work         ;
;       |altsyncram_rd41:auto_generated|          ; 0 (0)               ; 0 (0)                     ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |terasic_de0nano_propio_pl|altsyncram:data_mem_grain13_rtl_0|altsyncram_rd41:auto_generated                                                      ; altsyncram_rd41           ; work         ;
;    |altsyncram:data_mem_grain14_rtl_0|          ; 0 (0)               ; 0 (0)                     ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |terasic_de0nano_propio_pl|altsyncram:data_mem_grain14_rtl_0                                                                                     ; altsyncram                ; work         ;
;       |altsyncram_rd41:auto_generated|          ; 0 (0)               ; 0 (0)                     ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |terasic_de0nano_propio_pl|altsyncram:data_mem_grain14_rtl_0|altsyncram_rd41:auto_generated                                                      ; altsyncram_rd41           ; work         ;
;    |altsyncram:data_mem_grain15_rtl_0|          ; 0 (0)               ; 0 (0)                     ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |terasic_de0nano_propio_pl|altsyncram:data_mem_grain15_rtl_0                                                                                     ; altsyncram                ; work         ;
;       |altsyncram_rd41:auto_generated|          ; 0 (0)               ; 0 (0)                     ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |terasic_de0nano_propio_pl|altsyncram:data_mem_grain15_rtl_0|altsyncram_rd41:auto_generated                                                      ; altsyncram_rd41           ; work         ;
;    |altsyncram:data_mem_grain1_rtl_0|           ; 0 (0)               ; 0 (0)                     ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |terasic_de0nano_propio_pl|altsyncram:data_mem_grain1_rtl_0                                                                                      ; altsyncram                ; work         ;
;       |altsyncram_rd41:auto_generated|          ; 0 (0)               ; 0 (0)                     ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |terasic_de0nano_propio_pl|altsyncram:data_mem_grain1_rtl_0|altsyncram_rd41:auto_generated                                                       ; altsyncram_rd41           ; work         ;
;    |altsyncram:data_mem_grain2_rtl_0|           ; 0 (0)               ; 0 (0)                     ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |terasic_de0nano_propio_pl|altsyncram:data_mem_grain2_rtl_0                                                                                      ; altsyncram                ; work         ;
;       |altsyncram_rd41:auto_generated|          ; 0 (0)               ; 0 (0)                     ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |terasic_de0nano_propio_pl|altsyncram:data_mem_grain2_rtl_0|altsyncram_rd41:auto_generated                                                       ; altsyncram_rd41           ; work         ;
;    |altsyncram:data_mem_grain3_rtl_0|           ; 0 (0)               ; 0 (0)                     ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |terasic_de0nano_propio_pl|altsyncram:data_mem_grain3_rtl_0                                                                                      ; altsyncram                ; work         ;
;       |altsyncram_rd41:auto_generated|          ; 0 (0)               ; 0 (0)                     ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |terasic_de0nano_propio_pl|altsyncram:data_mem_grain3_rtl_0|altsyncram_rd41:auto_generated                                                       ; altsyncram_rd41           ; work         ;
;    |altsyncram:data_mem_grain4_rtl_0|           ; 0 (0)               ; 0 (0)                     ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |terasic_de0nano_propio_pl|altsyncram:data_mem_grain4_rtl_0                                                                                      ; altsyncram                ; work         ;
;       |altsyncram_rd41:auto_generated|          ; 0 (0)               ; 0 (0)                     ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |terasic_de0nano_propio_pl|altsyncram:data_mem_grain4_rtl_0|altsyncram_rd41:auto_generated                                                       ; altsyncram_rd41           ; work         ;
;    |altsyncram:data_mem_grain5_rtl_0|           ; 0 (0)               ; 0 (0)                     ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |terasic_de0nano_propio_pl|altsyncram:data_mem_grain5_rtl_0                                                                                      ; altsyncram                ; work         ;
;       |altsyncram_rd41:auto_generated|          ; 0 (0)               ; 0 (0)                     ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |terasic_de0nano_propio_pl|altsyncram:data_mem_grain5_rtl_0|altsyncram_rd41:auto_generated                                                       ; altsyncram_rd41           ; work         ;
;    |altsyncram:data_mem_grain6_rtl_0|           ; 0 (0)               ; 0 (0)                     ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |terasic_de0nano_propio_pl|altsyncram:data_mem_grain6_rtl_0                                                                                      ; altsyncram                ; work         ;
;       |altsyncram_rd41:auto_generated|          ; 0 (0)               ; 0 (0)                     ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |terasic_de0nano_propio_pl|altsyncram:data_mem_grain6_rtl_0|altsyncram_rd41:auto_generated                                                       ; altsyncram_rd41           ; work         ;
;    |altsyncram:data_mem_grain7_rtl_0|           ; 0 (0)               ; 0 (0)                     ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |terasic_de0nano_propio_pl|altsyncram:data_mem_grain7_rtl_0                                                                                      ; altsyncram                ; work         ;
;       |altsyncram_rd41:auto_generated|          ; 0 (0)               ; 0 (0)                     ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |terasic_de0nano_propio_pl|altsyncram:data_mem_grain7_rtl_0|altsyncram_rd41:auto_generated                                                       ; altsyncram_rd41           ; work         ;
;    |altsyncram:data_mem_grain8_rtl_0|           ; 0 (0)               ; 0 (0)                     ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |terasic_de0nano_propio_pl|altsyncram:data_mem_grain8_rtl_0                                                                                      ; altsyncram                ; work         ;
;       |altsyncram_rd41:auto_generated|          ; 0 (0)               ; 0 (0)                     ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |terasic_de0nano_propio_pl|altsyncram:data_mem_grain8_rtl_0|altsyncram_rd41:auto_generated                                                       ; altsyncram_rd41           ; work         ;
;    |altsyncram:data_mem_grain9_rtl_0|           ; 0 (0)               ; 0 (0)                     ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |terasic_de0nano_propio_pl|altsyncram:data_mem_grain9_rtl_0                                                                                      ; altsyncram                ; work         ;
;       |altsyncram_rd41:auto_generated|          ; 0 (0)               ; 0 (0)                     ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |terasic_de0nano_propio_pl|altsyncram:data_mem_grain9_rtl_0|altsyncram_rd41:auto_generated                                                       ; altsyncram_rd41           ; work         ;
;    |altsyncram:sram_grain0_rtl_0|               ; 0 (0)               ; 0 (0)                     ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |terasic_de0nano_propio_pl|altsyncram:sram_grain0_rtl_0                                                                                          ; altsyncram                ; work         ;
;       |altsyncram_rnc1:auto_generated|          ; 0 (0)               ; 0 (0)                     ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |terasic_de0nano_propio_pl|altsyncram:sram_grain0_rtl_0|altsyncram_rnc1:auto_generated                                                           ; altsyncram_rnc1           ; work         ;
;    |altsyncram:sram_grain1_rtl_0|               ; 0 (0)               ; 0 (0)                     ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |terasic_de0nano_propio_pl|altsyncram:sram_grain1_rtl_0                                                                                          ; altsyncram                ; work         ;
;       |altsyncram_snc1:auto_generated|          ; 0 (0)               ; 0 (0)                     ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |terasic_de0nano_propio_pl|altsyncram:sram_grain1_rtl_0|altsyncram_snc1:auto_generated                                                           ; altsyncram_snc1           ; work         ;
;    |altsyncram:sram_grain2_rtl_0|               ; 0 (0)               ; 0 (0)                     ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |terasic_de0nano_propio_pl|altsyncram:sram_grain2_rtl_0                                                                                          ; altsyncram                ; work         ;
;       |altsyncram_tnc1:auto_generated|          ; 0 (0)               ; 0 (0)                     ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |terasic_de0nano_propio_pl|altsyncram:sram_grain2_rtl_0|altsyncram_tnc1:auto_generated                                                           ; altsyncram_tnc1           ; work         ;
;    |altsyncram:sram_grain3_rtl_0|               ; 0 (0)               ; 0 (0)                     ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |terasic_de0nano_propio_pl|altsyncram:sram_grain3_rtl_0                                                                                          ; altsyncram                ; work         ;
;       |altsyncram_unc1:auto_generated|          ; 0 (0)               ; 0 (0)                     ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |terasic_de0nano_propio_pl|altsyncram:sram_grain3_rtl_0|altsyncram_unc1:auto_generated                                                           ; altsyncram_unc1           ; work         ;
;    |altsyncram:storage_1_rtl_0|                 ; 0 (0)               ; 0 (0)                     ; 128         ; 0            ; 0       ; 0         ; 0    ; 0            ; |terasic_de0nano_propio_pl|altsyncram:storage_1_rtl_0                                                                                            ; altsyncram                ; work         ;
;       |altsyncram_uod1:auto_generated|          ; 0 (0)               ; 0 (0)                     ; 128         ; 0            ; 0       ; 0         ; 0    ; 0            ; |terasic_de0nano_propio_pl|altsyncram:storage_1_rtl_0|altsyncram_uod1:auto_generated                                                             ; altsyncram_uod1           ; work         ;
;    |altsyncram:storage_rtl_0|                   ; 0 (0)               ; 0 (0)                     ; 128         ; 0            ; 0       ; 0         ; 0    ; 0            ; |terasic_de0nano_propio_pl|altsyncram:storage_rtl_0                                                                                              ; altsyncram                ; work         ;
;       |altsyncram_uod1:auto_generated|          ; 0 (0)               ; 0 (0)                     ; 128         ; 0            ; 0       ; 0         ; 0    ; 0            ; |terasic_de0nano_propio_pl|altsyncram:storage_rtl_0|altsyncram_uod1:auto_generated                                                               ; altsyncram_uod1           ; work         ;
;    |altsyncram:tag_mem_rtl_0|                   ; 0 (0)               ; 0 (0)                     ; 10240       ; 0            ; 0       ; 0         ; 0    ; 0            ; |terasic_de0nano_propio_pl|altsyncram:tag_mem_rtl_0                                                                                              ; altsyncram                ; work         ;
;       |altsyncram_5f41:auto_generated|          ; 0 (0)               ; 0 (0)                     ; 10240       ; 0            ; 0       ; 0         ; 0    ; 0            ; |terasic_de0nano_propio_pl|altsyncram:tag_mem_rtl_0|altsyncram_5f41:auto_generated                                                               ; altsyncram_5f41           ; work         ;
+-------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                              ;
+----------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------------------------------------------------------------------------------+
; Name                                                                                                                             ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size  ; MIF                                                                          ;
+----------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------------------------------------------------------------------------------+
; VexRiscv:VexRiscv|DataCache:dataCache_1|altsyncram:ways_0_data_symbol0_rtl_0|altsyncram_6vd1:auto_generated|ALTSYNCRAM           ; AUTO ; Simple Dual Port ; 1024         ; 8            ; 1024         ; 8            ; 8192  ; None                                                                         ;
; VexRiscv:VexRiscv|DataCache:dataCache_1|altsyncram:ways_0_data_symbol1_rtl_0|altsyncram_6vd1:auto_generated|ALTSYNCRAM           ; AUTO ; Simple Dual Port ; 1024         ; 8            ; 1024         ; 8            ; 8192  ; None                                                                         ;
; VexRiscv:VexRiscv|DataCache:dataCache_1|altsyncram:ways_0_data_symbol2_rtl_0|altsyncram_6vd1:auto_generated|ALTSYNCRAM           ; AUTO ; Simple Dual Port ; 1024         ; 8            ; 1024         ; 8            ; 8192  ; None                                                                         ;
; VexRiscv:VexRiscv|DataCache:dataCache_1|altsyncram:ways_0_data_symbol3_rtl_0|altsyncram_6vd1:auto_generated|ALTSYNCRAM           ; AUTO ; Simple Dual Port ; 1024         ; 8            ; 1024         ; 8            ; 8192  ; None                                                                         ;
; VexRiscv:VexRiscv|DataCache:dataCache_1|altsyncram:ways_0_tags_rtl_0|altsyncram_gsd1:auto_generated|ALTSYNCRAM                   ; AUTO ; Simple Dual Port ; 128          ; 21           ; 128          ; 21           ; 2688  ; None                                                                         ;
; VexRiscv:VexRiscv|InstructionCache:IBusCachedPlugin_cache|altsyncram:banks_0_rtl_0|altsyncram_02e1:auto_generated|ALTSYNCRAM     ; AUTO ; Simple Dual Port ; 1024         ; 32           ; 1024         ; 32           ; 32768 ; None                                                                         ;
; VexRiscv:VexRiscv|InstructionCache:IBusCachedPlugin_cache|altsyncram:ways_0_tags_rtl_0|altsyncram_gsd1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 128          ; 21           ; 128          ; 21           ; 2688  ; None                                                                         ;
; VexRiscv:VexRiscv|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_esg1:auto_generated|ALTSYNCRAM                               ; AUTO ; Simple Dual Port ; 32           ; 32           ; 32           ; 32           ; 1024  ; None                                                                         ;
; VexRiscv:VexRiscv|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_esg1:auto_generated|ALTSYNCRAM                               ; AUTO ; Simple Dual Port ; 32           ; 32           ; 32           ; 32           ; 1024  ; None                                                                         ;
; altsyncram:data_mem_grain0_rtl_0|altsyncram_rd41:auto_generated|ALTSYNCRAM                                                       ; AUTO ; Single Port      ; 512          ; 8            ; --           ; --           ; 4096  ; None                                                                         ;
; altsyncram:data_mem_grain10_rtl_0|altsyncram_rd41:auto_generated|ALTSYNCRAM                                                      ; AUTO ; Single Port      ; 512          ; 8            ; --           ; --           ; 4096  ; None                                                                         ;
; altsyncram:data_mem_grain11_rtl_0|altsyncram_rd41:auto_generated|ALTSYNCRAM                                                      ; AUTO ; Single Port      ; 512          ; 8            ; --           ; --           ; 4096  ; None                                                                         ;
; altsyncram:data_mem_grain12_rtl_0|altsyncram_rd41:auto_generated|ALTSYNCRAM                                                      ; AUTO ; Single Port      ; 512          ; 8            ; --           ; --           ; 4096  ; None                                                                         ;
; altsyncram:data_mem_grain13_rtl_0|altsyncram_rd41:auto_generated|ALTSYNCRAM                                                      ; AUTO ; Single Port      ; 512          ; 8            ; --           ; --           ; 4096  ; None                                                                         ;
; altsyncram:data_mem_grain14_rtl_0|altsyncram_rd41:auto_generated|ALTSYNCRAM                                                      ; AUTO ; Single Port      ; 512          ; 8            ; --           ; --           ; 4096  ; None                                                                         ;
; altsyncram:data_mem_grain15_rtl_0|altsyncram_rd41:auto_generated|ALTSYNCRAM                                                      ; AUTO ; Single Port      ; 512          ; 8            ; --           ; --           ; 4096  ; None                                                                         ;
; altsyncram:data_mem_grain1_rtl_0|altsyncram_rd41:auto_generated|ALTSYNCRAM                                                       ; AUTO ; Single Port      ; 512          ; 8            ; --           ; --           ; 4096  ; None                                                                         ;
; altsyncram:data_mem_grain2_rtl_0|altsyncram_rd41:auto_generated|ALTSYNCRAM                                                       ; AUTO ; Single Port      ; 512          ; 8            ; --           ; --           ; 4096  ; None                                                                         ;
; altsyncram:data_mem_grain3_rtl_0|altsyncram_rd41:auto_generated|ALTSYNCRAM                                                       ; AUTO ; Single Port      ; 512          ; 8            ; --           ; --           ; 4096  ; None                                                                         ;
; altsyncram:data_mem_grain4_rtl_0|altsyncram_rd41:auto_generated|ALTSYNCRAM                                                       ; AUTO ; Single Port      ; 512          ; 8            ; --           ; --           ; 4096  ; None                                                                         ;
; altsyncram:data_mem_grain5_rtl_0|altsyncram_rd41:auto_generated|ALTSYNCRAM                                                       ; AUTO ; Single Port      ; 512          ; 8            ; --           ; --           ; 4096  ; None                                                                         ;
; altsyncram:data_mem_grain6_rtl_0|altsyncram_rd41:auto_generated|ALTSYNCRAM                                                       ; AUTO ; Single Port      ; 512          ; 8            ; --           ; --           ; 4096  ; None                                                                         ;
; altsyncram:data_mem_grain7_rtl_0|altsyncram_rd41:auto_generated|ALTSYNCRAM                                                       ; AUTO ; Single Port      ; 512          ; 8            ; --           ; --           ; 4096  ; None                                                                         ;
; altsyncram:data_mem_grain8_rtl_0|altsyncram_rd41:auto_generated|ALTSYNCRAM                                                       ; AUTO ; Single Port      ; 512          ; 8            ; --           ; --           ; 4096  ; None                                                                         ;
; altsyncram:data_mem_grain9_rtl_0|altsyncram_rd41:auto_generated|ALTSYNCRAM                                                       ; AUTO ; Single Port      ; 512          ; 8            ; --           ; --           ; 4096  ; None                                                                         ;
; altsyncram:sram_grain0_rtl_0|altsyncram_rnc1:auto_generated|ALTSYNCRAM                                                           ; AUTO ; Single Port      ; 2048         ; 8            ; --           ; --           ; 16384 ; db/terasic_de0nano_propio_pl.ram1_terasic_de0nano_propio_pl_5ab241a7.hdl.mif ;
; altsyncram:sram_grain1_rtl_0|altsyncram_snc1:auto_generated|ALTSYNCRAM                                                           ; AUTO ; Single Port      ; 2048         ; 8            ; --           ; --           ; 16384 ; db/terasic_de0nano_propio_pl.ram2_terasic_de0nano_propio_pl_5ab241a7.hdl.mif ;
; altsyncram:sram_grain2_rtl_0|altsyncram_tnc1:auto_generated|ALTSYNCRAM                                                           ; AUTO ; Single Port      ; 2048         ; 8            ; --           ; --           ; 16384 ; db/terasic_de0nano_propio_pl.ram3_terasic_de0nano_propio_pl_5ab241a7.hdl.mif ;
; altsyncram:sram_grain3_rtl_0|altsyncram_unc1:auto_generated|ALTSYNCRAM                                                           ; AUTO ; Single Port      ; 2048         ; 8            ; --           ; --           ; 16384 ; db/terasic_de0nano_propio_pl.ram4_terasic_de0nano_propio_pl_5ab241a7.hdl.mif ;
; altsyncram:storage_1_rtl_0|altsyncram_uod1:auto_generated|ALTSYNCRAM                                                             ; AUTO ; Simple Dual Port ; 16           ; 10           ; 16           ; 10           ; 160   ; None                                                                         ;
; altsyncram:storage_rtl_0|altsyncram_uod1:auto_generated|ALTSYNCRAM                                                               ; AUTO ; Simple Dual Port ; 16           ; 10           ; 16           ; 10           ; 160   ; None                                                                         ;
; altsyncram:tag_mem_rtl_0|altsyncram_5f41:auto_generated|ALTSYNCRAM                                                               ; AUTO ; Single Port      ; 512          ; 20           ; --           ; --           ; 10240 ; None                                                                         ;
+----------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Analysis & Synthesis DSP Block Usage Summary        ;
+---------------------------------------+-------------+
; Statistic                             ; Number Used ;
+---------------------------------------+-------------+
; Simple Multipliers (9-bit)            ; 0           ;
; Simple Multipliers (18-bit)           ; 4           ;
; Embedded Multiplier Blocks            ; --          ;
; Embedded Multiplier 9-bit elements    ; 8           ;
; Signed Embedded Multipliers           ; 3           ;
; Unsigned Embedded Multipliers         ; 1           ;
; Mixed Sign Embedded Multipliers       ; 0           ;
; Variable Sign Embedded Multipliers    ; 0           ;
; Dedicated Input Shift Register Chains ; 0           ;
+---------------------------------------+-------------+
Note: number of Embedded Multiplier Blocks used is only available after a successful fit.


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |terasic_de0nano_propio_pl|builder_wishbone2csr_state                                                         ;
+-------------------------------+-------------------------------+-------------------------------+-------------------------------+
; Name                          ; builder_wishbone2csr_state.00 ; builder_wishbone2csr_state.10 ; builder_wishbone2csr_state.01 ;
+-------------------------------+-------------------------------+-------------------------------+-------------------------------+
; builder_wishbone2csr_state.00 ; 0                             ; 0                             ; 0                             ;
; builder_wishbone2csr_state.01 ; 1                             ; 0                             ; 1                             ;
; builder_wishbone2csr_state.10 ; 1                             ; 1                             ; 0                             ;
+-------------------------------+-------------------------------+-------------------------------+-------------------------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |terasic_de0nano_propio_pl|builder_spimaster_state                                                                             ;
+----------------------------+----------------------------+----------------------------+----------------------------+----------------------------+
; Name                       ; builder_spimaster_state.11 ; builder_spimaster_state.10 ; builder_spimaster_state.01 ; builder_spimaster_state.00 ;
+----------------------------+----------------------------+----------------------------+----------------------------+----------------------------+
; builder_spimaster_state.00 ; 0                          ; 0                          ; 0                          ; 0                          ;
; builder_spimaster_state.01 ; 0                          ; 0                          ; 1                          ; 1                          ;
; builder_spimaster_state.10 ; 0                          ; 1                          ; 0                          ; 1                          ;
; builder_spimaster_state.11 ; 1                          ; 0                          ; 0                          ; 1                          ;
+----------------------------+----------------------------+----------------------------+----------------------------+----------------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------+
; State Machine - |terasic_de0nano_propio_pl|builder_fsm_state                              ;
+----------------------+----------------------+----------------------+----------------------+
; Name                 ; builder_fsm_state.00 ; builder_fsm_state.10 ; builder_fsm_state.01 ;
+----------------------+----------------------+----------------------+----------------------+
; builder_fsm_state.00 ; 0                    ; 0                    ; 0                    ;
; builder_fsm_state.01 ; 1                    ; 0                    ; 1                    ;
; builder_fsm_state.10 ; 1                    ; 1                    ; 0                    ;
+----------------------+----------------------+----------------------+----------------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |terasic_de0nano_propio_pl|builder_fullmemorywe_state                                                                                         ;
+-------------------------------+-------------------------------+-------------------------------+-------------------------------+-------------------------------+
; Name                          ; builder_fullmemorywe_state.11 ; builder_fullmemorywe_state.10 ; builder_fullmemorywe_state.01 ; builder_fullmemorywe_state.00 ;
+-------------------------------+-------------------------------+-------------------------------+-------------------------------+-------------------------------+
; builder_fullmemorywe_state.00 ; 0                             ; 0                             ; 0                             ; 0                             ;
; builder_fullmemorywe_state.01 ; 0                             ; 0                             ; 1                             ; 1                             ;
; builder_fullmemorywe_state.10 ; 0                             ; 1                             ; 0                             ; 1                             ;
; builder_fullmemorywe_state.11 ; 1                             ; 0                             ; 0                             ; 1                             ;
+-------------------------------+-------------------------------+-------------------------------+-------------------------------+-------------------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |terasic_de0nano_propio_pl|builder_multiplexer_state                                                                                                                                                          ;
+-------------------------------+-------------------------------+-------------------------------+-------------------------------+-------------------------------+-------------------------------+-------------------------------+
; Name                          ; builder_multiplexer_state.101 ; builder_multiplexer_state.100 ; builder_multiplexer_state.011 ; builder_multiplexer_state.010 ; builder_multiplexer_state.001 ; builder_multiplexer_state.000 ;
+-------------------------------+-------------------------------+-------------------------------+-------------------------------+-------------------------------+-------------------------------+-------------------------------+
; builder_multiplexer_state.000 ; 0                             ; 0                             ; 0                             ; 0                             ; 0                             ; 0                             ;
; builder_multiplexer_state.001 ; 0                             ; 0                             ; 0                             ; 0                             ; 1                             ; 1                             ;
; builder_multiplexer_state.010 ; 0                             ; 0                             ; 0                             ; 1                             ; 0                             ; 1                             ;
; builder_multiplexer_state.011 ; 0                             ; 0                             ; 1                             ; 0                             ; 0                             ; 1                             ;
; builder_multiplexer_state.100 ; 0                             ; 1                             ; 0                             ; 0                             ; 0                             ; 1                             ;
; builder_multiplexer_state.101 ; 1                             ; 0                             ; 0                             ; 0                             ; 0                             ; 1                             ;
+-------------------------------+-------------------------------+-------------------------------+-------------------------------+-------------------------------+-------------------------------+-------------------------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |terasic_de0nano_propio_pl|main_basesoc_sdram_choose_req_grant                                                                                                                             ;
+----------------------------------------+----------------------------------------+----------------------------------------+----------------------------------------+----------------------------------------+
; Name                                   ; main_basesoc_sdram_choose_req_grant.11 ; main_basesoc_sdram_choose_req_grant.10 ; main_basesoc_sdram_choose_req_grant.01 ; main_basesoc_sdram_choose_req_grant.00 ;
+----------------------------------------+----------------------------------------+----------------------------------------+----------------------------------------+----------------------------------------+
; main_basesoc_sdram_choose_req_grant.00 ; 0                                      ; 0                                      ; 0                                      ; 0                                      ;
; main_basesoc_sdram_choose_req_grant.01 ; 0                                      ; 0                                      ; 1                                      ; 1                                      ;
; main_basesoc_sdram_choose_req_grant.10 ; 0                                      ; 1                                      ; 0                                      ; 1                                      ;
; main_basesoc_sdram_choose_req_grant.11 ; 1                                      ; 0                                      ; 0                                      ; 1                                      ;
+----------------------------------------+----------------------------------------+----------------------------------------+----------------------------------------+----------------------------------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |terasic_de0nano_propio_pl|main_basesoc_sdram_choose_cmd_grant                                                                                                                             ;
+----------------------------------------+----------------------------------------+----------------------------------------+----------------------------------------+----------------------------------------+
; Name                                   ; main_basesoc_sdram_choose_cmd_grant.11 ; main_basesoc_sdram_choose_cmd_grant.10 ; main_basesoc_sdram_choose_cmd_grant.01 ; main_basesoc_sdram_choose_cmd_grant.00 ;
+----------------------------------------+----------------------------------------+----------------------------------------+----------------------------------------+----------------------------------------+
; main_basesoc_sdram_choose_cmd_grant.00 ; 0                                      ; 0                                      ; 0                                      ; 0                                      ;
; main_basesoc_sdram_choose_cmd_grant.01 ; 0                                      ; 0                                      ; 1                                      ; 1                                      ;
; main_basesoc_sdram_choose_cmd_grant.10 ; 0                                      ; 1                                      ; 0                                      ; 1                                      ;
; main_basesoc_sdram_choose_cmd_grant.11 ; 1                                      ; 0                                      ; 0                                      ; 1                                      ;
+----------------------------------------+----------------------------------------+----------------------------------------+----------------------------------------+----------------------------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |terasic_de0nano_propio_pl|builder_bankmachine3_state                                                                                                                               ;
+--------------------------------+--------------------------------+--------------------------------+--------------------------------+--------------------------------+--------------------------------+
; Name                           ; builder_bankmachine3_state.011 ; builder_bankmachine3_state.010 ; builder_bankmachine3_state.001 ; builder_bankmachine3_state.000 ; builder_bankmachine3_state.100 ;
+--------------------------------+--------------------------------+--------------------------------+--------------------------------+--------------------------------+--------------------------------+
; builder_bankmachine3_state.000 ; 0                              ; 0                              ; 0                              ; 0                              ; 0                              ;
; builder_bankmachine3_state.001 ; 0                              ; 0                              ; 1                              ; 1                              ; 0                              ;
; builder_bankmachine3_state.010 ; 0                              ; 1                              ; 0                              ; 1                              ; 0                              ;
; builder_bankmachine3_state.011 ; 1                              ; 0                              ; 0                              ; 1                              ; 0                              ;
; builder_bankmachine3_state.100 ; 0                              ; 0                              ; 0                              ; 1                              ; 1                              ;
+--------------------------------+--------------------------------+--------------------------------+--------------------------------+--------------------------------+--------------------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |terasic_de0nano_propio_pl|builder_bankmachine2_state                                                                                                                               ;
+--------------------------------+--------------------------------+--------------------------------+--------------------------------+--------------------------------+--------------------------------+
; Name                           ; builder_bankmachine2_state.011 ; builder_bankmachine2_state.010 ; builder_bankmachine2_state.001 ; builder_bankmachine2_state.000 ; builder_bankmachine2_state.100 ;
+--------------------------------+--------------------------------+--------------------------------+--------------------------------+--------------------------------+--------------------------------+
; builder_bankmachine2_state.000 ; 0                              ; 0                              ; 0                              ; 0                              ; 0                              ;
; builder_bankmachine2_state.001 ; 0                              ; 0                              ; 1                              ; 1                              ; 0                              ;
; builder_bankmachine2_state.010 ; 0                              ; 1                              ; 0                              ; 1                              ; 0                              ;
; builder_bankmachine2_state.011 ; 1                              ; 0                              ; 0                              ; 1                              ; 0                              ;
; builder_bankmachine2_state.100 ; 0                              ; 0                              ; 0                              ; 1                              ; 1                              ;
+--------------------------------+--------------------------------+--------------------------------+--------------------------------+--------------------------------+--------------------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |terasic_de0nano_propio_pl|builder_bankmachine1_state                                                                                                                               ;
+--------------------------------+--------------------------------+--------------------------------+--------------------------------+--------------------------------+--------------------------------+
; Name                           ; builder_bankmachine1_state.011 ; builder_bankmachine1_state.010 ; builder_bankmachine1_state.001 ; builder_bankmachine1_state.000 ; builder_bankmachine1_state.100 ;
+--------------------------------+--------------------------------+--------------------------------+--------------------------------+--------------------------------+--------------------------------+
; builder_bankmachine1_state.000 ; 0                              ; 0                              ; 0                              ; 0                              ; 0                              ;
; builder_bankmachine1_state.001 ; 0                              ; 0                              ; 1                              ; 1                              ; 0                              ;
; builder_bankmachine1_state.010 ; 0                              ; 1                              ; 0                              ; 1                              ; 0                              ;
; builder_bankmachine1_state.011 ; 1                              ; 0                              ; 0                              ; 1                              ; 0                              ;
; builder_bankmachine1_state.100 ; 0                              ; 0                              ; 0                              ; 1                              ; 1                              ;
+--------------------------------+--------------------------------+--------------------------------+--------------------------------+--------------------------------+--------------------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |terasic_de0nano_propio_pl|builder_bankmachine0_state                                                                                                                               ;
+--------------------------------+--------------------------------+--------------------------------+--------------------------------+--------------------------------+--------------------------------+
; Name                           ; builder_bankmachine0_state.011 ; builder_bankmachine0_state.010 ; builder_bankmachine0_state.001 ; builder_bankmachine0_state.000 ; builder_bankmachine0_state.100 ;
+--------------------------------+--------------------------------+--------------------------------+--------------------------------+--------------------------------+--------------------------------+
; builder_bankmachine0_state.000 ; 0                              ; 0                              ; 0                              ; 0                              ; 0                              ;
; builder_bankmachine0_state.001 ; 0                              ; 0                              ; 1                              ; 1                              ; 0                              ;
; builder_bankmachine0_state.010 ; 0                              ; 1                              ; 0                              ; 1                              ; 0                              ;
; builder_bankmachine0_state.011 ; 1                              ; 0                              ; 0                              ; 1                              ; 0                              ;
; builder_bankmachine0_state.100 ; 0                              ; 0                              ; 0                              ; 1                              ; 1                              ;
+--------------------------------+--------------------------------+--------------------------------+--------------------------------+--------------------------------+--------------------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------+
; State Machine - |terasic_de0nano_propio_pl|builder_refresher_state                                                ;
+----------------------------+----------------------------+----------------------------+----------------------------+
; Name                       ; builder_refresher_state.00 ; builder_refresher_state.10 ; builder_refresher_state.01 ;
+----------------------------+----------------------------+----------------------------+----------------------------+
; builder_refresher_state.00 ; 0                          ; 0                          ; 0                          ;
; builder_refresher_state.01 ; 1                          ; 0                          ; 1                          ;
; builder_refresher_state.10 ; 1                          ; 1                          ; 0                          ;
+----------------------------+----------------------------+----------------------------+----------------------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |terasic_de0nano_propio_pl|VexRiscv:VexRiscv|MmuPlugin_shared_state_1                                                                                                                                                                                                                                                             ;
+--------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+------------------------------------------------------+--------------------------------------------------------+
; Name                                                   ; MmuPlugin_shared_state_1.MmuPlugin_shared_State_L0_CMD ; MmuPlugin_shared_state_1.MmuPlugin_shared_State_L1_RSP ; MmuPlugin_shared_state_1.MmuPlugin_shared_State_L1_CMD ; MmuPlugin_shared_state_1.MmuPlugin_shared_State_IDLE ; MmuPlugin_shared_state_1.MmuPlugin_shared_State_L0_RSP ;
+--------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+------------------------------------------------------+--------------------------------------------------------+
; MmuPlugin_shared_state_1.MmuPlugin_shared_State_IDLE   ; 0                                                      ; 0                                                      ; 0                                                      ; 0                                                    ; 0                                                      ;
; MmuPlugin_shared_state_1.MmuPlugin_shared_State_L1_CMD ; 0                                                      ; 0                                                      ; 1                                                      ; 1                                                    ; 0                                                      ;
; MmuPlugin_shared_state_1.MmuPlugin_shared_State_L1_RSP ; 0                                                      ; 1                                                      ; 0                                                      ; 1                                                    ; 0                                                      ;
; MmuPlugin_shared_state_1.MmuPlugin_shared_State_L0_CMD ; 1                                                      ; 0                                                      ; 0                                                      ; 1                                                    ; 0                                                      ;
; MmuPlugin_shared_state_1.MmuPlugin_shared_State_L0_RSP ; 0                                                      ; 0                                                      ; 0                                                      ; 1                                                    ; 1                                                      ;
+--------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+------------------------------------------------------+--------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Protected by Synthesis                                                                                                                                                                  ;
+-----------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; Register Name                                                                     ; Protected by Synthesis Attribute or Preserve Register Assignment ; Not to be Touched by Netlist Optimizations ;
+-----------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; VexRiscv:VexRiscv|InstructionCache:IBusCachedPlugin_cache|lineLoader_address[10]  ; yes                                                              ; yes                                        ;
; VexRiscv:VexRiscv|InstructionCache:IBusCachedPlugin_cache|lineLoader_address[29]  ; yes                                                              ; yes                                        ;
; VexRiscv:VexRiscv|InstructionCache:IBusCachedPlugin_cache|lineLoader_address[30]  ; yes                                                              ; yes                                        ;
; VexRiscv:VexRiscv|InstructionCache:IBusCachedPlugin_cache|lineLoader_address[31]  ; yes                                                              ; yes                                        ;
; VexRiscv:VexRiscv|InstructionCache:IBusCachedPlugin_cache|lineLoader_address[28]  ; yes                                                              ; yes                                        ;
; VexRiscv:VexRiscv|InstructionCache:IBusCachedPlugin_cache|lineLoader_address[26]  ; yes                                                              ; yes                                        ;
; VexRiscv:VexRiscv|InstructionCache:IBusCachedPlugin_cache|lineLoader_address[25]  ; yes                                                              ; yes                                        ;
; VexRiscv:VexRiscv|InstructionCache:IBusCachedPlugin_cache|lineLoader_address[24]  ; yes                                                              ; yes                                        ;
; VexRiscv:VexRiscv|InstructionCache:IBusCachedPlugin_cache|lineLoader_address[23]  ; yes                                                              ; yes                                        ;
; VexRiscv:VexRiscv|InstructionCache:IBusCachedPlugin_cache|lineLoader_address[22]  ; yes                                                              ; yes                                        ;
; VexRiscv:VexRiscv|InstructionCache:IBusCachedPlugin_cache|lineLoader_address[21]  ; yes                                                              ; yes                                        ;
; VexRiscv:VexRiscv|InstructionCache:IBusCachedPlugin_cache|lineLoader_address[20]  ; yes                                                              ; yes                                        ;
; VexRiscv:VexRiscv|InstructionCache:IBusCachedPlugin_cache|lineLoader_address[19]  ; yes                                                              ; yes                                        ;
; VexRiscv:VexRiscv|InstructionCache:IBusCachedPlugin_cache|lineLoader_address[18]  ; yes                                                              ; yes                                        ;
; VexRiscv:VexRiscv|InstructionCache:IBusCachedPlugin_cache|lineLoader_address[17]  ; yes                                                              ; yes                                        ;
; VexRiscv:VexRiscv|InstructionCache:IBusCachedPlugin_cache|lineLoader_address[16]  ; yes                                                              ; yes                                        ;
; VexRiscv:VexRiscv|InstructionCache:IBusCachedPlugin_cache|lineLoader_address[27]  ; yes                                                              ; yes                                        ;
; VexRiscv:VexRiscv|InstructionCache:IBusCachedPlugin_cache|lineLoader_address[9]   ; yes                                                              ; yes                                        ;
; VexRiscv:VexRiscv|InstructionCache:IBusCachedPlugin_cache|lineLoader_address[8]   ; yes                                                              ; yes                                        ;
; VexRiscv:VexRiscv|InstructionCache:IBusCachedPlugin_cache|lineLoader_address[7]   ; yes                                                              ; yes                                        ;
; VexRiscv:VexRiscv|InstructionCache:IBusCachedPlugin_cache|lineLoader_address[6]   ; yes                                                              ; yes                                        ;
; VexRiscv:VexRiscv|InstructionCache:IBusCachedPlugin_cache|lineLoader_address[5]   ; yes                                                              ; yes                                        ;
; VexRiscv:VexRiscv|InstructionCache:IBusCachedPlugin_cache|lineLoader_address[15]  ; yes                                                              ; yes                                        ;
; VexRiscv:VexRiscv|InstructionCache:IBusCachedPlugin_cache|lineLoader_address[14]  ; yes                                                              ; yes                                        ;
; VexRiscv:VexRiscv|InstructionCache:IBusCachedPlugin_cache|lineLoader_address[13]  ; yes                                                              ; yes                                        ;
; VexRiscv:VexRiscv|InstructionCache:IBusCachedPlugin_cache|lineLoader_address[12]  ; yes                                                              ; yes                                        ;
; VexRiscv:VexRiscv|InstructionCache:IBusCachedPlugin_cache|lineLoader_address[11]  ; yes                                                              ; yes                                        ;
; VexRiscv:VexRiscv|InstructionCache:IBusCachedPlugin_cache|lineLoader_wordIndex[2] ; yes                                                              ; yes                                        ;
; VexRiscv:VexRiscv|InstructionCache:IBusCachedPlugin_cache|lineLoader_wordIndex[1] ; yes                                                              ; yes                                        ;
; VexRiscv:VexRiscv|InstructionCache:IBusCachedPlugin_cache|lineLoader_wordIndex[0] ; yes                                                              ; yes                                        ;
; altddio_in:ALTDDIO_IN|ddio_in_r7b:auto_generated|input_cell_h[0]                  ; no                                                               ; yes                                        ;
; altddio_in:ALTDDIO_IN_1|ddio_in_r7b:auto_generated|input_cell_h[0]                ; no                                                               ; yes                                        ;
; altddio_in:ALTDDIO_IN_2|ddio_in_r7b:auto_generated|input_cell_h[0]                ; no                                                               ; yes                                        ;
; altddio_in:ALTDDIO_IN_3|ddio_in_r7b:auto_generated|input_cell_h[0]                ; no                                                               ; yes                                        ;
; altddio_in:ALTDDIO_IN_4|ddio_in_r7b:auto_generated|input_cell_h[0]                ; no                                                               ; yes                                        ;
; altddio_in:ALTDDIO_IN_5|ddio_in_r7b:auto_generated|input_cell_h[0]                ; no                                                               ; yes                                        ;
; altddio_in:ALTDDIO_IN_6|ddio_in_r7b:auto_generated|input_cell_h[0]                ; no                                                               ; yes                                        ;
; altddio_in:ALTDDIO_IN_7|ddio_in_r7b:auto_generated|input_cell_h[0]                ; no                                                               ; yes                                        ;
; altddio_in:ALTDDIO_IN_8|ddio_in_r7b:auto_generated|input_cell_h[0]                ; no                                                               ; yes                                        ;
; altddio_in:ALTDDIO_IN_9|ddio_in_r7b:auto_generated|input_cell_h[0]                ; no                                                               ; yes                                        ;
; altddio_in:ALTDDIO_IN_10|ddio_in_r7b:auto_generated|input_cell_h[0]               ; no                                                               ; yes                                        ;
; altddio_in:ALTDDIO_IN_11|ddio_in_r7b:auto_generated|input_cell_h[0]               ; no                                                               ; yes                                        ;
; altddio_in:ALTDDIO_IN_12|ddio_in_r7b:auto_generated|input_cell_h[0]               ; no                                                               ; yes                                        ;
; altddio_in:ALTDDIO_IN_13|ddio_in_r7b:auto_generated|input_cell_h[0]               ; no                                                               ; yes                                        ;
; altddio_in:ALTDDIO_IN_14|ddio_in_r7b:auto_generated|input_cell_h[0]               ; no                                                               ; yes                                        ;
; altddio_in:ALTDDIO_IN_15|ddio_in_r7b:auto_generated|input_cell_h[0]               ; no                                                               ; yes                                        ;
; Total number of protected registers is 46                                         ;                                                                  ;                                            ;
+-----------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                ;
+--------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------+
; Register name                                                                                    ; Reason for Removal                                                                             ;
+--------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------+
; builder_csr_bankarray_interface0_bank_bus_dat_r[2..31]                                           ; Stuck at GND due to stuck port data_in                                                         ;
; builder_csr_bankarray_interface2_bank_bus_dat_r[8..31]                                           ; Stuck at GND due to stuck port data_in                                                         ;
; builder_csr_bankarray_interface3_bank_bus_dat_r[16..31]                                          ; Stuck at GND due to stuck port data_in                                                         ;
; builder_csr_bankarray_interface4_bank_bus_dat_r[17..31]                                          ; Stuck at GND due to stuck port data_in                                                         ;
; builder_csr_bankarray_interface6_bank_bus_dat_r[8..31]                                           ; Stuck at GND due to stuck port data_in                                                         ;
; rom_grain0_dat0[1..7]                                                                            ; Stuck at GND due to stuck port data_in                                                         ;
; rom_grain1_dat0[1..7]                                                                            ; Stuck at GND due to stuck port data_in                                                         ;
; rom_grain2_dat0[1..7]                                                                            ; Stuck at GND due to stuck port data_in                                                         ;
; rom_grain3_dat0[1..7]                                                                            ; Stuck at GND due to stuck port data_in                                                         ;
; rom_grain0_dat0[0]                                                                               ; Stuck at GND due to stuck port data_in                                                         ;
; rom_grain1_dat0[0]                                                                               ; Stuck at GND due to stuck port data_in                                                         ;
; rom_grain2_dat0[0]                                                                               ; Stuck at GND due to stuck port data_in                                                         ;
; rom_grain3_dat0[0]                                                                               ; Stuck at GND due to stuck port data_in                                                         ;
; main_basesoc_clint_mtimecmp[31,63]                                                               ; Stuck at GND due to stuck port data_in                                                         ;
; main_basesoc_sdram_cmd_payload_ba[0,1]                                                           ; Stuck at GND due to stuck port data_in                                                         ;
; main_basesoc_sdram_cmd_payload_a[0..9,11,12]                                                     ; Stuck at GND due to stuck port data_in                                                         ;
; VexRiscv:VexRiscv|IBusCachedPlugin_s1_tightlyCoupledHit                                          ; Stuck at GND due to stuck port data_in                                                         ;
; VexRiscv:VexRiscv|IBusCachedPlugin_s2_tightlyCoupledHit                                          ; Stuck at GND due to stuck port data_in                                                         ;
; VexRiscv:VexRiscv|externalInterruptArray_regNext[2..31]                                          ; Stuck at GND due to stuck port data_in                                                         ;
; VexRiscv:VexRiscv|execute_to_memory_BRANCH_CALC[0]                                               ; Stuck at GND due to stuck port data_in                                                         ;
; VexRiscv:VexRiscv|DataCache:dataCache_1|stageA_wayInvalidate[0]                                  ; Stuck at GND due to stuck port data_in                                                         ;
; VexRiscv:VexRiscv|DataCache:dataCache_1|stageB_wayInvalidate[0]                                  ; Stuck at GND due to stuck port data_in                                                         ;
; VexRiscv:VexRiscv|DataCache:dataCache_1|loader_waysAllocator[0]                                  ; Stuck at VCC due to stuck port data_in                                                         ;
; builder_slaves[0]                                                                                ; Lost fanout                                                                                    ;
; main_basesoc_plic_bus_dat_r[2..31]                                                               ; Stuck at GND due to stuck port data_in                                                         ;
; VexRiscv:VexRiscv|memory_to_writeBack_MUL_HH[33]                                                 ; Lost fanout                                                                                    ;
; VexRiscv:VexRiscv|execute_to_memory_MUL_HH[33]                                                   ; Lost fanout                                                                                    ;
; VexRiscv:VexRiscv|memory_to_writeBack_MUL_HH[32]                                                 ; Lost fanout                                                                                    ;
; VexRiscv:VexRiscv|execute_to_memory_MUL_HH[32]                                                   ; Lost fanout                                                                                    ;
; data_mem_grain15_adr0[8]                                                                         ; Merged with tag_mem_adr0[8]                                                                    ;
; data_mem_grain14_adr0[8]                                                                         ; Merged with tag_mem_adr0[8]                                                                    ;
; data_mem_grain13_adr0[8]                                                                         ; Merged with tag_mem_adr0[8]                                                                    ;
; data_mem_grain12_adr0[8]                                                                         ; Merged with tag_mem_adr0[8]                                                                    ;
; data_mem_grain11_adr0[8]                                                                         ; Merged with tag_mem_adr0[8]                                                                    ;
; data_mem_grain10_adr0[8]                                                                         ; Merged with tag_mem_adr0[8]                                                                    ;
; data_mem_grain9_adr0[8]                                                                          ; Merged with tag_mem_adr0[8]                                                                    ;
; data_mem_grain8_adr0[8]                                                                          ; Merged with tag_mem_adr0[8]                                                                    ;
; data_mem_grain7_adr0[8]                                                                          ; Merged with tag_mem_adr0[8]                                                                    ;
; data_mem_grain6_adr0[8]                                                                          ; Merged with tag_mem_adr0[8]                                                                    ;
; data_mem_grain5_adr0[8]                                                                          ; Merged with tag_mem_adr0[8]                                                                    ;
; data_mem_grain4_adr0[8]                                                                          ; Merged with tag_mem_adr0[8]                                                                    ;
; data_mem_grain3_adr0[8]                                                                          ; Merged with tag_mem_adr0[8]                                                                    ;
; data_mem_grain2_adr0[8]                                                                          ; Merged with tag_mem_adr0[8]                                                                    ;
; data_mem_grain1_adr0[8]                                                                          ; Merged with tag_mem_adr0[8]                                                                    ;
; data_mem_grain0_adr0[8]                                                                          ; Merged with tag_mem_adr0[8]                                                                    ;
; sram_grain3_adr0[10]                                                                             ; Merged with tag_mem_adr0[8]                                                                    ;
; sram_grain2_adr0[10]                                                                             ; Merged with tag_mem_adr0[8]                                                                    ;
; sram_grain1_adr0[10]                                                                             ; Merged with tag_mem_adr0[8]                                                                    ;
; sram_grain0_adr0[10]                                                                             ; Merged with tag_mem_adr0[8]                                                                    ;
; data_mem_grain15_adr0[7]                                                                         ; Merged with tag_mem_adr0[7]                                                                    ;
; data_mem_grain14_adr0[7]                                                                         ; Merged with tag_mem_adr0[7]                                                                    ;
; data_mem_grain13_adr0[7]                                                                         ; Merged with tag_mem_adr0[7]                                                                    ;
; data_mem_grain12_adr0[7]                                                                         ; Merged with tag_mem_adr0[7]                                                                    ;
; data_mem_grain11_adr0[7]                                                                         ; Merged with tag_mem_adr0[7]                                                                    ;
; data_mem_grain10_adr0[7]                                                                         ; Merged with tag_mem_adr0[7]                                                                    ;
; data_mem_grain9_adr0[7]                                                                          ; Merged with tag_mem_adr0[7]                                                                    ;
; data_mem_grain8_adr0[7]                                                                          ; Merged with tag_mem_adr0[7]                                                                    ;
; data_mem_grain7_adr0[7]                                                                          ; Merged with tag_mem_adr0[7]                                                                    ;
; data_mem_grain6_adr0[7]                                                                          ; Merged with tag_mem_adr0[7]                                                                    ;
; data_mem_grain5_adr0[7]                                                                          ; Merged with tag_mem_adr0[7]                                                                    ;
; data_mem_grain4_adr0[7]                                                                          ; Merged with tag_mem_adr0[7]                                                                    ;
; data_mem_grain3_adr0[7]                                                                          ; Merged with tag_mem_adr0[7]                                                                    ;
; data_mem_grain2_adr0[7]                                                                          ; Merged with tag_mem_adr0[7]                                                                    ;
; data_mem_grain1_adr0[7]                                                                          ; Merged with tag_mem_adr0[7]                                                                    ;
; data_mem_grain0_adr0[7]                                                                          ; Merged with tag_mem_adr0[7]                                                                    ;
; sram_grain3_adr0[9]                                                                              ; Merged with tag_mem_adr0[7]                                                                    ;
; sram_grain2_adr0[9]                                                                              ; Merged with tag_mem_adr0[7]                                                                    ;
; sram_grain1_adr0[9]                                                                              ; Merged with tag_mem_adr0[7]                                                                    ;
; sram_grain0_adr0[9]                                                                              ; Merged with tag_mem_adr0[7]                                                                    ;
; data_mem_grain15_adr0[6]                                                                         ; Merged with tag_mem_adr0[6]                                                                    ;
; data_mem_grain14_adr0[6]                                                                         ; Merged with tag_mem_adr0[6]                                                                    ;
; data_mem_grain13_adr0[6]                                                                         ; Merged with tag_mem_adr0[6]                                                                    ;
; data_mem_grain12_adr0[6]                                                                         ; Merged with tag_mem_adr0[6]                                                                    ;
; data_mem_grain11_adr0[6]                                                                         ; Merged with tag_mem_adr0[6]                                                                    ;
; data_mem_grain10_adr0[6]                                                                         ; Merged with tag_mem_adr0[6]                                                                    ;
; data_mem_grain9_adr0[6]                                                                          ; Merged with tag_mem_adr0[6]                                                                    ;
; data_mem_grain8_adr0[6]                                                                          ; Merged with tag_mem_adr0[6]                                                                    ;
; data_mem_grain7_adr0[6]                                                                          ; Merged with tag_mem_adr0[6]                                                                    ;
; data_mem_grain6_adr0[6]                                                                          ; Merged with tag_mem_adr0[6]                                                                    ;
; data_mem_grain5_adr0[6]                                                                          ; Merged with tag_mem_adr0[6]                                                                    ;
; data_mem_grain4_adr0[6]                                                                          ; Merged with tag_mem_adr0[6]                                                                    ;
; data_mem_grain3_adr0[6]                                                                          ; Merged with tag_mem_adr0[6]                                                                    ;
; data_mem_grain2_adr0[6]                                                                          ; Merged with tag_mem_adr0[6]                                                                    ;
; data_mem_grain1_adr0[6]                                                                          ; Merged with tag_mem_adr0[6]                                                                    ;
; data_mem_grain0_adr0[6]                                                                          ; Merged with tag_mem_adr0[6]                                                                    ;
; sram_grain3_adr0[8]                                                                              ; Merged with tag_mem_adr0[6]                                                                    ;
; sram_grain2_adr0[8]                                                                              ; Merged with tag_mem_adr0[6]                                                                    ;
; sram_grain1_adr0[8]                                                                              ; Merged with tag_mem_adr0[6]                                                                    ;
; sram_grain0_adr0[8]                                                                              ; Merged with tag_mem_adr0[6]                                                                    ;
; data_mem_grain15_adr0[5]                                                                         ; Merged with tag_mem_adr0[5]                                                                    ;
; data_mem_grain14_adr0[5]                                                                         ; Merged with tag_mem_adr0[5]                                                                    ;
; data_mem_grain13_adr0[5]                                                                         ; Merged with tag_mem_adr0[5]                                                                    ;
; data_mem_grain12_adr0[5]                                                                         ; Merged with tag_mem_adr0[5]                                                                    ;
; data_mem_grain11_adr0[5]                                                                         ; Merged with tag_mem_adr0[5]                                                                    ;
; data_mem_grain10_adr0[5]                                                                         ; Merged with tag_mem_adr0[5]                                                                    ;
; data_mem_grain9_adr0[5]                                                                          ; Merged with tag_mem_adr0[5]                                                                    ;
; data_mem_grain8_adr0[5]                                                                          ; Merged with tag_mem_adr0[5]                                                                    ;
; data_mem_grain7_adr0[5]                                                                          ; Merged with tag_mem_adr0[5]                                                                    ;
; data_mem_grain6_adr0[5]                                                                          ; Merged with tag_mem_adr0[5]                                                                    ;
; data_mem_grain5_adr0[5]                                                                          ; Merged with tag_mem_adr0[5]                                                                    ;
; data_mem_grain4_adr0[5]                                                                          ; Merged with tag_mem_adr0[5]                                                                    ;
; data_mem_grain3_adr0[5]                                                                          ; Merged with tag_mem_adr0[5]                                                                    ;
; data_mem_grain2_adr0[5]                                                                          ; Merged with tag_mem_adr0[5]                                                                    ;
; data_mem_grain1_adr0[5]                                                                          ; Merged with tag_mem_adr0[5]                                                                    ;
; data_mem_grain0_adr0[5]                                                                          ; Merged with tag_mem_adr0[5]                                                                    ;
; sram_grain3_adr0[7]                                                                              ; Merged with tag_mem_adr0[5]                                                                    ;
; sram_grain2_adr0[7]                                                                              ; Merged with tag_mem_adr0[5]                                                                    ;
; sram_grain1_adr0[7]                                                                              ; Merged with tag_mem_adr0[5]                                                                    ;
; sram_grain0_adr0[7]                                                                              ; Merged with tag_mem_adr0[5]                                                                    ;
; data_mem_grain15_adr0[4]                                                                         ; Merged with tag_mem_adr0[4]                                                                    ;
; data_mem_grain14_adr0[4]                                                                         ; Merged with tag_mem_adr0[4]                                                                    ;
; data_mem_grain13_adr0[4]                                                                         ; Merged with tag_mem_adr0[4]                                                                    ;
; data_mem_grain12_adr0[4]                                                                         ; Merged with tag_mem_adr0[4]                                                                    ;
; data_mem_grain11_adr0[4]                                                                         ; Merged with tag_mem_adr0[4]                                                                    ;
; data_mem_grain10_adr0[4]                                                                         ; Merged with tag_mem_adr0[4]                                                                    ;
; data_mem_grain9_adr0[4]                                                                          ; Merged with tag_mem_adr0[4]                                                                    ;
; data_mem_grain8_adr0[4]                                                                          ; Merged with tag_mem_adr0[4]                                                                    ;
; data_mem_grain7_adr0[4]                                                                          ; Merged with tag_mem_adr0[4]                                                                    ;
; data_mem_grain6_adr0[4]                                                                          ; Merged with tag_mem_adr0[4]                                                                    ;
; data_mem_grain5_adr0[4]                                                                          ; Merged with tag_mem_adr0[4]                                                                    ;
; data_mem_grain4_adr0[4]                                                                          ; Merged with tag_mem_adr0[4]                                                                    ;
; data_mem_grain3_adr0[4]                                                                          ; Merged with tag_mem_adr0[4]                                                                    ;
; data_mem_grain2_adr0[4]                                                                          ; Merged with tag_mem_adr0[4]                                                                    ;
; data_mem_grain1_adr0[4]                                                                          ; Merged with tag_mem_adr0[4]                                                                    ;
; data_mem_grain0_adr0[4]                                                                          ; Merged with tag_mem_adr0[4]                                                                    ;
; sram_grain3_adr0[6]                                                                              ; Merged with tag_mem_adr0[4]                                                                    ;
; sram_grain2_adr0[6]                                                                              ; Merged with tag_mem_adr0[4]                                                                    ;
; sram_grain1_adr0[6]                                                                              ; Merged with tag_mem_adr0[4]                                                                    ;
; sram_grain0_adr0[6]                                                                              ; Merged with tag_mem_adr0[4]                                                                    ;
; data_mem_grain15_adr0[3]                                                                         ; Merged with tag_mem_adr0[3]                                                                    ;
; data_mem_grain14_adr0[3]                                                                         ; Merged with tag_mem_adr0[3]                                                                    ;
; data_mem_grain13_adr0[3]                                                                         ; Merged with tag_mem_adr0[3]                                                                    ;
; data_mem_grain12_adr0[3]                                                                         ; Merged with tag_mem_adr0[3]                                                                    ;
; data_mem_grain11_adr0[3]                                                                         ; Merged with tag_mem_adr0[3]                                                                    ;
; data_mem_grain10_adr0[3]                                                                         ; Merged with tag_mem_adr0[3]                                                                    ;
; data_mem_grain9_adr0[3]                                                                          ; Merged with tag_mem_adr0[3]                                                                    ;
; data_mem_grain8_adr0[3]                                                                          ; Merged with tag_mem_adr0[3]                                                                    ;
; data_mem_grain7_adr0[3]                                                                          ; Merged with tag_mem_adr0[3]                                                                    ;
; data_mem_grain6_adr0[3]                                                                          ; Merged with tag_mem_adr0[3]                                                                    ;
; data_mem_grain5_adr0[3]                                                                          ; Merged with tag_mem_adr0[3]                                                                    ;
; data_mem_grain4_adr0[3]                                                                          ; Merged with tag_mem_adr0[3]                                                                    ;
; data_mem_grain3_adr0[3]                                                                          ; Merged with tag_mem_adr0[3]                                                                    ;
; data_mem_grain2_adr0[3]                                                                          ; Merged with tag_mem_adr0[3]                                                                    ;
; data_mem_grain1_adr0[3]                                                                          ; Merged with tag_mem_adr0[3]                                                                    ;
; data_mem_grain0_adr0[3]                                                                          ; Merged with tag_mem_adr0[3]                                                                    ;
; sram_grain3_adr0[5]                                                                              ; Merged with tag_mem_adr0[3]                                                                    ;
; sram_grain2_adr0[5]                                                                              ; Merged with tag_mem_adr0[3]                                                                    ;
; sram_grain1_adr0[5]                                                                              ; Merged with tag_mem_adr0[3]                                                                    ;
; sram_grain0_adr0[5]                                                                              ; Merged with tag_mem_adr0[3]                                                                    ;
; data_mem_grain15_adr0[2]                                                                         ; Merged with tag_mem_adr0[2]                                                                    ;
; data_mem_grain14_adr0[2]                                                                         ; Merged with tag_mem_adr0[2]                                                                    ;
; data_mem_grain13_adr0[2]                                                                         ; Merged with tag_mem_adr0[2]                                                                    ;
; data_mem_grain12_adr0[2]                                                                         ; Merged with tag_mem_adr0[2]                                                                    ;
; data_mem_grain11_adr0[2]                                                                         ; Merged with tag_mem_adr0[2]                                                                    ;
; data_mem_grain10_adr0[2]                                                                         ; Merged with tag_mem_adr0[2]                                                                    ;
; data_mem_grain9_adr0[2]                                                                          ; Merged with tag_mem_adr0[2]                                                                    ;
; data_mem_grain8_adr0[2]                                                                          ; Merged with tag_mem_adr0[2]                                                                    ;
; data_mem_grain7_adr0[2]                                                                          ; Merged with tag_mem_adr0[2]                                                                    ;
; data_mem_grain6_adr0[2]                                                                          ; Merged with tag_mem_adr0[2]                                                                    ;
; data_mem_grain5_adr0[2]                                                                          ; Merged with tag_mem_adr0[2]                                                                    ;
; data_mem_grain4_adr0[2]                                                                          ; Merged with tag_mem_adr0[2]                                                                    ;
; data_mem_grain3_adr0[2]                                                                          ; Merged with tag_mem_adr0[2]                                                                    ;
; data_mem_grain2_adr0[2]                                                                          ; Merged with tag_mem_adr0[2]                                                                    ;
; data_mem_grain1_adr0[2]                                                                          ; Merged with tag_mem_adr0[2]                                                                    ;
; data_mem_grain0_adr0[2]                                                                          ; Merged with tag_mem_adr0[2]                                                                    ;
; sram_grain3_adr0[4]                                                                              ; Merged with tag_mem_adr0[2]                                                                    ;
; sram_grain2_adr0[4]                                                                              ; Merged with tag_mem_adr0[2]                                                                    ;
; sram_grain1_adr0[4]                                                                              ; Merged with tag_mem_adr0[2]                                                                    ;
; sram_grain0_adr0[4]                                                                              ; Merged with tag_mem_adr0[2]                                                                    ;
; data_mem_grain15_adr0[1]                                                                         ; Merged with tag_mem_adr0[1]                                                                    ;
; data_mem_grain14_adr0[1]                                                                         ; Merged with tag_mem_adr0[1]                                                                    ;
; data_mem_grain13_adr0[1]                                                                         ; Merged with tag_mem_adr0[1]                                                                    ;
; data_mem_grain12_adr0[1]                                                                         ; Merged with tag_mem_adr0[1]                                                                    ;
; data_mem_grain11_adr0[1]                                                                         ; Merged with tag_mem_adr0[1]                                                                    ;
; data_mem_grain10_adr0[1]                                                                         ; Merged with tag_mem_adr0[1]                                                                    ;
; data_mem_grain9_adr0[1]                                                                          ; Merged with tag_mem_adr0[1]                                                                    ;
; data_mem_grain8_adr0[1]                                                                          ; Merged with tag_mem_adr0[1]                                                                    ;
; data_mem_grain7_adr0[1]                                                                          ; Merged with tag_mem_adr0[1]                                                                    ;
; data_mem_grain6_adr0[1]                                                                          ; Merged with tag_mem_adr0[1]                                                                    ;
; data_mem_grain5_adr0[1]                                                                          ; Merged with tag_mem_adr0[1]                                                                    ;
; data_mem_grain4_adr0[1]                                                                          ; Merged with tag_mem_adr0[1]                                                                    ;
; data_mem_grain3_adr0[1]                                                                          ; Merged with tag_mem_adr0[1]                                                                    ;
; data_mem_grain2_adr0[1]                                                                          ; Merged with tag_mem_adr0[1]                                                                    ;
; data_mem_grain1_adr0[1]                                                                          ; Merged with tag_mem_adr0[1]                                                                    ;
; data_mem_grain0_adr0[1]                                                                          ; Merged with tag_mem_adr0[1]                                                                    ;
; sram_grain3_adr0[3]                                                                              ; Merged with tag_mem_adr0[1]                                                                    ;
; sram_grain2_adr0[3]                                                                              ; Merged with tag_mem_adr0[1]                                                                    ;
; sram_grain1_adr0[3]                                                                              ; Merged with tag_mem_adr0[1]                                                                    ;
; sram_grain0_adr0[3]                                                                              ; Merged with tag_mem_adr0[1]                                                                    ;
; data_mem_grain15_adr0[0]                                                                         ; Merged with sram_grain0_adr0[2]                                                                ;
; data_mem_grain14_adr0[0]                                                                         ; Merged with sram_grain0_adr0[2]                                                                ;
; data_mem_grain13_adr0[0]                                                                         ; Merged with sram_grain0_adr0[2]                                                                ;
; data_mem_grain12_adr0[0]                                                                         ; Merged with sram_grain0_adr0[2]                                                                ;
; data_mem_grain11_adr0[0]                                                                         ; Merged with sram_grain0_adr0[2]                                                                ;
; data_mem_grain10_adr0[0]                                                                         ; Merged with sram_grain0_adr0[2]                                                                ;
; data_mem_grain9_adr0[0]                                                                          ; Merged with sram_grain0_adr0[2]                                                                ;
; data_mem_grain8_adr0[0]                                                                          ; Merged with sram_grain0_adr0[2]                                                                ;
; data_mem_grain7_adr0[0]                                                                          ; Merged with sram_grain0_adr0[2]                                                                ;
; data_mem_grain6_adr0[0]                                                                          ; Merged with sram_grain0_adr0[2]                                                                ;
; data_mem_grain5_adr0[0]                                                                          ; Merged with sram_grain0_adr0[2]                                                                ;
; data_mem_grain4_adr0[0]                                                                          ; Merged with sram_grain0_adr0[2]                                                                ;
; data_mem_grain3_adr0[0]                                                                          ; Merged with sram_grain0_adr0[2]                                                                ;
; data_mem_grain2_adr0[0]                                                                          ; Merged with sram_grain0_adr0[2]                                                                ;
; data_mem_grain1_adr0[0]                                                                          ; Merged with sram_grain0_adr0[2]                                                                ;
; data_mem_grain0_adr0[0]                                                                          ; Merged with sram_grain0_adr0[2]                                                                ;
; sram_grain3_adr0[2]                                                                              ; Merged with sram_grain0_adr0[2]                                                                ;
; sram_grain2_adr0[2]                                                                              ; Merged with sram_grain0_adr0[2]                                                                ;
; sram_grain1_adr0[2]                                                                              ; Merged with sram_grain0_adr0[2]                                                                ;
; tag_mem_adr0[0]                                                                                  ; Merged with sram_grain0_adr0[2]                                                                ;
; main_basesoc_adr_offset_r[1]                                                                     ; Merged with sram_grain0_adr0[1]                                                                ;
; sram_grain3_adr0[1]                                                                              ; Merged with sram_grain0_adr0[1]                                                                ;
; sram_grain2_adr0[1]                                                                              ; Merged with sram_grain0_adr0[1]                                                                ;
; sram_grain1_adr0[1]                                                                              ; Merged with sram_grain0_adr0[1]                                                                ;
; main_basesoc_adr_offset_r[0]                                                                     ; Merged with sram_grain0_adr0[0]                                                                ;
; sram_grain3_adr0[0]                                                                              ; Merged with sram_grain0_adr0[0]                                                                ;
; sram_grain2_adr0[0]                                                                              ; Merged with sram_grain0_adr0[0]                                                                ;
; sram_grain1_adr0[0]                                                                              ; Merged with sram_grain0_adr0[0]                                                                ;
; main_basesoc_sdram_cmd_payload_a[10]                                                             ; Merged with main_basesoc_sdram_cmd_payload_ras                                                 ;
; VexRiscv:VexRiscv|_zz_10                                                                         ; Merged with VexRiscv:VexRiscv|IBusCachedPlugin_fetchPc_booted                                  ;
; VexRiscv:VexRiscv|InstructionCache:IBusCachedPlugin_cache|decodeStage_mmuRsp_physicalAddress[11] ; Merged with VexRiscv:VexRiscv|_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload[11] ;
; VexRiscv:VexRiscv|InstructionCache:IBusCachedPlugin_cache|decodeStage_mmuRsp_physicalAddress[10] ; Merged with VexRiscv:VexRiscv|_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload[10] ;
; VexRiscv:VexRiscv|InstructionCache:IBusCachedPlugin_cache|decodeStage_mmuRsp_physicalAddress[9]  ; Merged with VexRiscv:VexRiscv|_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload[9]  ;
; VexRiscv:VexRiscv|InstructionCache:IBusCachedPlugin_cache|decodeStage_mmuRsp_physicalAddress[8]  ; Merged with VexRiscv:VexRiscv|_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload[8]  ;
; VexRiscv:VexRiscv|InstructionCache:IBusCachedPlugin_cache|decodeStage_mmuRsp_physicalAddress[7]  ; Merged with VexRiscv:VexRiscv|_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload[7]  ;
; VexRiscv:VexRiscv|InstructionCache:IBusCachedPlugin_cache|decodeStage_mmuRsp_physicalAddress[6]  ; Merged with VexRiscv:VexRiscv|_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload[6]  ;
; VexRiscv:VexRiscv|InstructionCache:IBusCachedPlugin_cache|decodeStage_mmuRsp_physicalAddress[5]  ; Merged with VexRiscv:VexRiscv|_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload[5]  ;
; VexRiscv:VexRiscv|CsrPlugin_interrupt_targetPrivilege[0]                                         ; Merged with VexRiscv:VexRiscv|CsrPlugin_interrupt_code[0]                                      ;
; VexRiscv:VexRiscv|decode_to_execute_ALU_BITWISE_CTRL[1]                                          ; Merged with VexRiscv:VexRiscv|decode_to_execute_INSTRUCTION[12]                                ;
; VexRiscv:VexRiscv|decode_to_execute_IS_RS1_SIGNED                                                ; Merged with VexRiscv:VexRiscv|decode_to_execute_INSTRUCTION[12]                                ;
; VexRiscv:VexRiscv|decode_to_execute_IS_RS2_SIGNED                                                ; Merged with VexRiscv:VexRiscv|decode_to_execute_INSTRUCTION[12]                                ;
; VexRiscv:VexRiscv|DataCache:dataCache_1|stageA_request_amoCtrl_alu[0]                            ; Merged with VexRiscv:VexRiscv|execute_to_memory_INSTRUCTION[29]                                ;
; VexRiscv:VexRiscv|DataCache:dataCache_1|stageB_request_amoCtrl_alu[0]                            ; Merged with VexRiscv:VexRiscv|memory_to_writeBack_INSTRUCTION[29]                              ;
; VexRiscv:VexRiscv|DataCache:dataCache_1|stageA_request_isLrsc                                    ; Merged with VexRiscv:VexRiscv|execute_to_memory_MEMORY_LRSC                                    ;
; VexRiscv:VexRiscv|DataCache:dataCache_1|stageB_request_isLrsc                                    ; Merged with VexRiscv:VexRiscv|memory_to_writeBack_MEMORY_LRSC                                  ;
; VexRiscv:VexRiscv|dBusWishbone_DAT_MISO_regNext[22]                                              ; Merged with VexRiscv:VexRiscv|iBusWishbone_DAT_MISO_regNext[22]                                ;
; VexRiscv:VexRiscv|dBusWishbone_DAT_MISO_regNext[21]                                              ; Merged with VexRiscv:VexRiscv|iBusWishbone_DAT_MISO_regNext[21]                                ;
; VexRiscv:VexRiscv|dBusWishbone_DAT_MISO_regNext[20]                                              ; Merged with VexRiscv:VexRiscv|iBusWishbone_DAT_MISO_regNext[20]                                ;
; VexRiscv:VexRiscv|dBusWishbone_DAT_MISO_regNext[19]                                              ; Merged with VexRiscv:VexRiscv|iBusWishbone_DAT_MISO_regNext[19]                                ;
; VexRiscv:VexRiscv|dBusWishbone_DAT_MISO_regNext[18]                                              ; Merged with VexRiscv:VexRiscv|iBusWishbone_DAT_MISO_regNext[18]                                ;
; VexRiscv:VexRiscv|dBusWishbone_DAT_MISO_regNext[17]                                              ; Merged with VexRiscv:VexRiscv|iBusWishbone_DAT_MISO_regNext[17]                                ;
; VexRiscv:VexRiscv|dBusWishbone_DAT_MISO_regNext[16]                                              ; Merged with VexRiscv:VexRiscv|iBusWishbone_DAT_MISO_regNext[16]                                ;
; VexRiscv:VexRiscv|dBusWishbone_DAT_MISO_regNext[15]                                              ; Merged with VexRiscv:VexRiscv|iBusWishbone_DAT_MISO_regNext[15]                                ;
; VexRiscv:VexRiscv|dBusWishbone_DAT_MISO_regNext[14]                                              ; Merged with VexRiscv:VexRiscv|iBusWishbone_DAT_MISO_regNext[14]                                ;
; VexRiscv:VexRiscv|dBusWishbone_DAT_MISO_regNext[13]                                              ; Merged with VexRiscv:VexRiscv|iBusWishbone_DAT_MISO_regNext[13]                                ;
; VexRiscv:VexRiscv|dBusWishbone_DAT_MISO_regNext[12]                                              ; Merged with VexRiscv:VexRiscv|iBusWishbone_DAT_MISO_regNext[12]                                ;
; VexRiscv:VexRiscv|dBusWishbone_DAT_MISO_regNext[11]                                              ; Merged with VexRiscv:VexRiscv|iBusWishbone_DAT_MISO_regNext[11]                                ;
; VexRiscv:VexRiscv|dBusWishbone_DAT_MISO_regNext[10]                                              ; Merged with VexRiscv:VexRiscv|iBusWishbone_DAT_MISO_regNext[10]                                ;
; VexRiscv:VexRiscv|dBusWishbone_DAT_MISO_regNext[9]                                               ; Merged with VexRiscv:VexRiscv|iBusWishbone_DAT_MISO_regNext[9]                                 ;
; VexRiscv:VexRiscv|dBusWishbone_DAT_MISO_regNext[8]                                               ; Merged with VexRiscv:VexRiscv|iBusWishbone_DAT_MISO_regNext[8]                                 ;
; VexRiscv:VexRiscv|dBusWishbone_DAT_MISO_regNext[7]                                               ; Merged with VexRiscv:VexRiscv|iBusWishbone_DAT_MISO_regNext[7]                                 ;
; VexRiscv:VexRiscv|dBusWishbone_DAT_MISO_regNext[6]                                               ; Merged with VexRiscv:VexRiscv|iBusWishbone_DAT_MISO_regNext[6]                                 ;
; VexRiscv:VexRiscv|dBusWishbone_DAT_MISO_regNext[5]                                               ; Merged with VexRiscv:VexRiscv|iBusWishbone_DAT_MISO_regNext[5]                                 ;
; VexRiscv:VexRiscv|dBusWishbone_DAT_MISO_regNext[4]                                               ; Merged with VexRiscv:VexRiscv|iBusWishbone_DAT_MISO_regNext[4]                                 ;
; VexRiscv:VexRiscv|dBusWishbone_DAT_MISO_regNext[3]                                               ; Merged with VexRiscv:VexRiscv|iBusWishbone_DAT_MISO_regNext[3]                                 ;
; VexRiscv:VexRiscv|dBusWishbone_DAT_MISO_regNext[2]                                               ; Merged with VexRiscv:VexRiscv|iBusWishbone_DAT_MISO_regNext[2]                                 ;
; VexRiscv:VexRiscv|dBusWishbone_DAT_MISO_regNext[1]                                               ; Merged with VexRiscv:VexRiscv|iBusWishbone_DAT_MISO_regNext[1]                                 ;
; VexRiscv:VexRiscv|dBusWishbone_DAT_MISO_regNext[0]                                               ; Merged with VexRiscv:VexRiscv|iBusWishbone_DAT_MISO_regNext[0]                                 ;
; VexRiscv:VexRiscv|iBusWishbone_DAT_MISO_regNext[31]                                              ; Merged with VexRiscv:VexRiscv|dBusWishbone_DAT_MISO_regNext[31]                                ;
; VexRiscv:VexRiscv|iBusWishbone_DAT_MISO_regNext[30]                                              ; Merged with VexRiscv:VexRiscv|dBusWishbone_DAT_MISO_regNext[30]                                ;
; VexRiscv:VexRiscv|iBusWishbone_DAT_MISO_regNext[29]                                              ; Merged with VexRiscv:VexRiscv|dBusWishbone_DAT_MISO_regNext[29]                                ;
; VexRiscv:VexRiscv|iBusWishbone_DAT_MISO_regNext[28]                                              ; Merged with VexRiscv:VexRiscv|dBusWishbone_DAT_MISO_regNext[28]                                ;
; VexRiscv:VexRiscv|iBusWishbone_DAT_MISO_regNext[27]                                              ; Merged with VexRiscv:VexRiscv|dBusWishbone_DAT_MISO_regNext[27]                                ;
; VexRiscv:VexRiscv|iBusWishbone_DAT_MISO_regNext[26]                                              ; Merged with VexRiscv:VexRiscv|dBusWishbone_DAT_MISO_regNext[26]                                ;
; VexRiscv:VexRiscv|iBusWishbone_DAT_MISO_regNext[25]                                              ; Merged with VexRiscv:VexRiscv|dBusWishbone_DAT_MISO_regNext[25]                                ;
; VexRiscv:VexRiscv|iBusWishbone_DAT_MISO_regNext[24]                                              ; Merged with VexRiscv:VexRiscv|dBusWishbone_DAT_MISO_regNext[24]                                ;
; VexRiscv:VexRiscv|iBusWishbone_DAT_MISO_regNext[23]                                              ; Merged with VexRiscv:VexRiscv|dBusWishbone_DAT_MISO_regNext[23]                                ;
; VexRiscv:VexRiscv|DataCache:dataCache_1|loader_killReg                                           ; Merged with VexRiscv:VexRiscv|DataCache:dataCache_1|loader_error                               ;
; VexRiscv:VexRiscv|decode_to_execute_PC[1]                                                        ; Merged with VexRiscv:VexRiscv|decode_to_execute_PC[0]                                          ;
; VexRiscv:VexRiscv|IBusCachedPlugin_fetchPc_pcReg[1]                                              ; Merged with VexRiscv:VexRiscv|IBusCachedPlugin_fetchPc_pcReg[0]                                ;
; VexRiscv:VexRiscv|_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload[1]                ; Merged with VexRiscv:VexRiscv|_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload[0]  ;
; VexRiscv:VexRiscv|memory_to_writeBack_PC[1]                                                      ; Merged with VexRiscv:VexRiscv|memory_to_writeBack_PC[0]                                        ;
; VexRiscv:VexRiscv|execute_to_memory_PC[1]                                                        ; Merged with VexRiscv:VexRiscv|execute_to_memory_PC[0]                                          ;
; main_basesoc_sdram_sequencer_count                                                               ; Stuck at GND due to stuck port data_in                                                         ;
; main_basesoc_sdram_postponer_count                                                               ; Stuck at GND due to stuck port data_in                                                         ;
; VexRiscv:VexRiscv|IBusCachedPlugin_fetchPc_pcReg[0]                                              ; Stuck at GND due to stuck port data_in                                                         ;
; VexRiscv:VexRiscv|_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload[0]                ; Stuck at GND due to stuck port data_in                                                         ;
; VexRiscv:VexRiscv|decode_to_execute_PC[0]                                                        ; Stuck at GND due to stuck port data_in                                                         ;
; VexRiscv:VexRiscv|execute_to_memory_PC[0]                                                        ; Stuck at GND due to stuck port data_in                                                         ;
; VexRiscv:VexRiscv|memory_to_writeBack_PC[0]                                                      ; Stuck at GND due to stuck port data_in                                                         ;
; VexRiscv:VexRiscv|DataCache:dataCache_1|loader_error                                             ; Stuck at GND due to stuck port data_in                                                         ;
; VexRiscv:VexRiscv|InstructionCache:IBusCachedPlugin_cache|lineLoader_hadError                    ; Stuck at GND due to stuck port data_in                                                         ;
; VexRiscv:VexRiscv|DataCache:dataCache_1|_zz_ways_0_tags_port0[1]                                 ; Stuck at GND due to stuck port data_in                                                         ;
; VexRiscv:VexRiscv|InstructionCache:IBusCachedPlugin_cache|_zz_ways_0_tags_port1[1]               ; Stuck at GND due to stuck port data_in                                                         ;
; VexRiscv:VexRiscv|DataCache:dataCache_1|stageB_tagsReadRsp_0_error                               ; Stuck at GND due to stuck port data_in                                                         ;
; VexRiscv:VexRiscv|InstructionCache:IBusCachedPlugin_cache|decodeStage_hit_error                  ; Stuck at GND due to stuck port data_in                                                         ;
; VexRiscv:VexRiscv|CsrPlugin_interrupt_code[0]                                                    ; Stuck at VCC due to stuck port data_in                                                         ;
; builder_spimaster_state~2                                                                        ; Lost fanout                                                                                    ;
; builder_spimaster_state~3                                                                        ; Lost fanout                                                                                    ;
; builder_fullmemorywe_state~2                                                                     ; Lost fanout                                                                                    ;
; builder_fullmemorywe_state~3                                                                     ; Lost fanout                                                                                    ;
; builder_multiplexer_state~2                                                                      ; Lost fanout                                                                                    ;
; builder_multiplexer_state~3                                                                      ; Lost fanout                                                                                    ;
; builder_multiplexer_state~4                                                                      ; Lost fanout                                                                                    ;
; main_basesoc_sdram_choose_req_grant~2                                                            ; Lost fanout                                                                                    ;
; main_basesoc_sdram_choose_req_grant~3                                                            ; Lost fanout                                                                                    ;
; main_basesoc_sdram_choose_cmd_grant~3                                                            ; Lost fanout                                                                                    ;
; main_basesoc_sdram_choose_cmd_grant~4                                                            ; Lost fanout                                                                                    ;
; builder_bankmachine3_state~2                                                                     ; Lost fanout                                                                                    ;
; builder_bankmachine3_state~3                                                                     ; Lost fanout                                                                                    ;
; builder_bankmachine2_state~2                                                                     ; Lost fanout                                                                                    ;
; builder_bankmachine2_state~3                                                                     ; Lost fanout                                                                                    ;
; builder_bankmachine1_state~2                                                                     ; Lost fanout                                                                                    ;
; builder_bankmachine1_state~3                                                                     ; Lost fanout                                                                                    ;
; builder_bankmachine0_state~2                                                                     ; Lost fanout                                                                                    ;
; builder_bankmachine0_state~3                                                                     ; Lost fanout                                                                                    ;
; VexRiscv:VexRiscv|MmuPlugin_shared_state_1~5                                                     ; Lost fanout                                                                                    ;
; VexRiscv:VexRiscv|MmuPlugin_shared_state_1~6                                                     ; Lost fanout                                                                                    ;
; main_basesoc_sdram_choose_cmd_grant.00                                                           ; Lost fanout                                                                                    ;
; main_basesoc_sdram_choose_cmd_grant.01                                                           ; Lost fanout                                                                                    ;
; main_basesoc_sdram_choose_cmd_grant.10                                                           ; Lost fanout                                                                                    ;
; main_basesoc_sdram_choose_cmd_grant.11                                                           ; Lost fanout                                                                                    ;
; storage_2~23                                                                                     ; Lost fanout                                                                                    ;
; storage_2~24                                                                                     ; Lost fanout                                                                                    ;
; storage_2~48                                                                                     ; Lost fanout                                                                                    ;
; storage_2~49                                                                                     ; Lost fanout                                                                                    ;
; storage_2~73                                                                                     ; Lost fanout                                                                                    ;
; storage_2~74                                                                                     ; Lost fanout                                                                                    ;
; storage_2~98                                                                                     ; Lost fanout                                                                                    ;
; storage_2~99                                                                                     ; Lost fanout                                                                                    ;
; storage_2~123                                                                                    ; Lost fanout                                                                                    ;
; storage_2~124                                                                                    ; Lost fanout                                                                                    ;
; storage_2~148                                                                                    ; Lost fanout                                                                                    ;
; storage_2~149                                                                                    ; Lost fanout                                                                                    ;
; storage_2~173                                                                                    ; Lost fanout                                                                                    ;
; storage_2~174                                                                                    ; Lost fanout                                                                                    ;
; storage_2~198                                                                                    ; Lost fanout                                                                                    ;
; storage_2~199                                                                                    ; Lost fanout                                                                                    ;
; storage_3~23                                                                                     ; Lost fanout                                                                                    ;
; storage_3~24                                                                                     ; Lost fanout                                                                                    ;
; storage_3~48                                                                                     ; Lost fanout                                                                                    ;
; storage_3~49                                                                                     ; Lost fanout                                                                                    ;
; storage_3~73                                                                                     ; Lost fanout                                                                                    ;
; storage_3~74                                                                                     ; Lost fanout                                                                                    ;
; storage_3~98                                                                                     ; Lost fanout                                                                                    ;
; storage_3~99                                                                                     ; Lost fanout                                                                                    ;
; storage_3~123                                                                                    ; Lost fanout                                                                                    ;
; storage_3~124                                                                                    ; Lost fanout                                                                                    ;
; storage_3~148                                                                                    ; Lost fanout                                                                                    ;
; storage_3~149                                                                                    ; Lost fanout                                                                                    ;
; storage_3~173                                                                                    ; Lost fanout                                                                                    ;
; storage_3~174                                                                                    ; Lost fanout                                                                                    ;
; storage_3~198                                                                                    ; Lost fanout                                                                                    ;
; storage_3~199                                                                                    ; Lost fanout                                                                                    ;
; storage_5~23                                                                                     ; Lost fanout                                                                                    ;
; storage_5~24                                                                                     ; Lost fanout                                                                                    ;
; storage_5~48                                                                                     ; Lost fanout                                                                                    ;
; storage_5~49                                                                                     ; Lost fanout                                                                                    ;
; storage_5~73                                                                                     ; Lost fanout                                                                                    ;
; storage_5~74                                                                                     ; Lost fanout                                                                                    ;
; storage_5~98                                                                                     ; Lost fanout                                                                                    ;
; storage_5~99                                                                                     ; Lost fanout                                                                                    ;
; storage_5~123                                                                                    ; Lost fanout                                                                                    ;
; storage_5~124                                                                                    ; Lost fanout                                                                                    ;
; storage_5~148                                                                                    ; Lost fanout                                                                                    ;
; storage_5~149                                                                                    ; Lost fanout                                                                                    ;
; storage_5~173                                                                                    ; Lost fanout                                                                                    ;
; storage_5~174                                                                                    ; Lost fanout                                                                                    ;
; storage_5~198                                                                                    ; Lost fanout                                                                                    ;
; storage_5~199                                                                                    ; Lost fanout                                                                                    ;
; storage_4~23                                                                                     ; Lost fanout                                                                                    ;
; storage_4~24                                                                                     ; Lost fanout                                                                                    ;
; storage_4~48                                                                                     ; Lost fanout                                                                                    ;
; storage_4~49                                                                                     ; Lost fanout                                                                                    ;
; storage_4~73                                                                                     ; Lost fanout                                                                                    ;
; storage_4~74                                                                                     ; Lost fanout                                                                                    ;
; storage_4~98                                                                                     ; Lost fanout                                                                                    ;
; storage_4~99                                                                                     ; Lost fanout                                                                                    ;
; storage_4~123                                                                                    ; Lost fanout                                                                                    ;
; storage_4~124                                                                                    ; Lost fanout                                                                                    ;
; storage_4~148                                                                                    ; Lost fanout                                                                                    ;
; storage_4~149                                                                                    ; Lost fanout                                                                                    ;
; storage_4~173                                                                                    ; Lost fanout                                                                                    ;
; storage_4~174                                                                                    ; Lost fanout                                                                                    ;
; storage_4~198                                                                                    ; Lost fanout                                                                                    ;
; storage_4~199                                                                                    ; Lost fanout                                                                                    ;
; Total Number of Removed Registers = 574                                                          ;                                                                                                ;
+--------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                     ;
+-------------------------------------------------------------------------------+---------------------------+-------------------------------------------------------------------------------------+
; Register name                                                                 ; Reason for Removal        ; Registers Removed due to This Register                                              ;
+-------------------------------------------------------------------------------+---------------------------+-------------------------------------------------------------------------------------+
; VexRiscv:VexRiscv|IBusCachedPlugin_fetchPc_pcReg[0]                           ; Stuck at GND              ; VexRiscv:VexRiscv|_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload[0],  ;
;                                                                               ; due to stuck port data_in ; VexRiscv:VexRiscv|decode_to_execute_PC[0],                                          ;
;                                                                               ;                           ; VexRiscv:VexRiscv|execute_to_memory_PC[0],                                          ;
;                                                                               ;                           ; VexRiscv:VexRiscv|memory_to_writeBack_PC[0]                                         ;
; VexRiscv:VexRiscv|DataCache:dataCache_1|loader_waysAllocator[0]               ; Stuck at VCC              ; VexRiscv:VexRiscv|DataCache:dataCache_1|_zz_ways_0_tags_port0[1],                   ;
;                                                                               ; due to stuck port data_in ; VexRiscv:VexRiscv|DataCache:dataCache_1|stageB_tagsReadRsp_0_error                  ;
; VexRiscv:VexRiscv|InstructionCache:IBusCachedPlugin_cache|lineLoader_hadError ; Stuck at GND              ; VexRiscv:VexRiscv|InstructionCache:IBusCachedPlugin_cache|_zz_ways_0_tags_port1[1], ;
;                                                                               ; due to stuck port data_in ; VexRiscv:VexRiscv|InstructionCache:IBusCachedPlugin_cache|decodeStage_hit_error     ;
; rom_grain0_dat0[7]                                                            ; Stuck at GND              ; builder_slaves[0]                                                                   ;
;                                                                               ; due to stuck port data_in ;                                                                                     ;
; VexRiscv:VexRiscv|DataCache:dataCache_1|stageA_wayInvalidate[0]               ; Stuck at GND              ; VexRiscv:VexRiscv|DataCache:dataCache_1|stageB_wayInvalidate[0]                     ;
;                                                                               ; due to stuck port data_in ;                                                                                     ;
; VexRiscv:VexRiscv|memory_to_writeBack_MUL_HH[33]                              ; Lost Fanouts              ; VexRiscv:VexRiscv|execute_to_memory_MUL_HH[33]                                      ;
; VexRiscv:VexRiscv|memory_to_writeBack_MUL_HH[32]                              ; Lost Fanouts              ; VexRiscv:VexRiscv|execute_to_memory_MUL_HH[32]                                      ;
; main_basesoc_sdram_choose_cmd_grant~3                                         ; Lost Fanouts              ; main_basesoc_sdram_choose_cmd_grant.01                                              ;
; main_basesoc_sdram_choose_cmd_grant~4                                         ; Lost Fanouts              ; main_basesoc_sdram_choose_cmd_grant.10                                              ;
+-------------------------------------------------------------------------------+---------------------------+-------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 4420  ;
; Number of registers using Synchronous Clear  ; 460   ;
; Number of registers using Synchronous Load   ; 261   ;
; Number of registers using Asynchronous Clear ; 3     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 3581  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+---------------------------------------------------+
; Inverted Register Statistics                      ;
+-----------------------------------------+---------+
; Inverted Register                       ; Fan out ;
+-----------------------------------------+---------+
; main_basesoc_sdram_storage[0]           ; 74      ;
; main_basesoc_sdram_dfi_p0_cas_n         ; 1       ;
; main_basesoc_sdram_dfi_p0_cs_n          ; 1       ;
; main_basesoc_sdram_dfi_p0_ras_n         ; 1       ;
; main_basesoc_sdram_dfi_p0_we_n          ; 1       ;
; ars_cd_sys_ff1                          ; 799     ;
; main_basesoc_spimaster_storage[6]       ; 3       ;
; main_basesoc_spimaster_storage[5]       ; 3       ;
; main_basesoc_spimaster_storage[4]       ; 3       ;
; main_basesoc_spimaster_storage[3]       ; 3       ;
; main_basesoc_spimaster_storage[2]       ; 3       ;
; main_basesoc_spimaster_storage[0]       ; 2       ;
; main_basesoc_spisdcard_cs_storage[0]    ; 3       ;
; main_count[3]                           ; 2       ;
; main_count[8]                           ; 2       ;
; main_count[9]                           ; 2       ;
; main_count[10]                          ; 2       ;
; main_count[11]                          ; 2       ;
; main_count[13]                          ; 2       ;
; main_count[15]                          ; 2       ;
; main_count[16]                          ; 2       ;
; main_count[17]                          ; 2       ;
; main_count[18]                          ; 2       ;
; main_count[19]                          ; 2       ;
; main_count[21]                          ; 2       ;
; ars_cd_sys_ff0                          ; 1       ;
; builder_count[16]                       ; 2       ;
; builder_count[17]                       ; 2       ;
; builder_count[18]                       ; 2       ;
; builder_count[19]                       ; 2       ;
; builder_count[6]                        ; 2       ;
; builder_count[9]                        ; 2       ;
; builder_count[14]                       ; 2       ;
; main_basesoc_sdram_timer_count1[1]      ; 2       ;
; main_basesoc_sdram_timer_count1[2]      ; 2       ;
; main_basesoc_sdram_timer_count1[7]      ; 2       ;
; main_basesoc_sdram_timer_count1[8]      ; 3       ;
; main_basesoc_scratch_storage[9]         ; 1       ;
; main_basesoc_scratch_storage[25]        ; 1       ;
; main_basesoc_scratch_storage[10]        ; 1       ;
; main_basesoc_scratch_storage[18]        ; 1       ;
; main_basesoc_scratch_storage[3]         ; 1       ;
; main_basesoc_scratch_storage[28]        ; 1       ;
; main_basesoc_scratch_storage[12]        ; 1       ;
; main_basesoc_scratch_storage[14]        ; 1       ;
; main_basesoc_scratch_storage[20]        ; 1       ;
; main_basesoc_scratch_storage[21]        ; 1       ;
; main_basesoc_scratch_storage[6]         ; 1       ;
; main_basesoc_scratch_storage[4]         ; 1       ;
; main_basesoc_scratch_storage[5]         ; 1       ;
; Total number of inverted registers = 50 ;         ;
+-----------------------------------------+---------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Packed Into Inferred Megafunctions                                                                                                                                  ;
+------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------+------+
; Register Name                                                                            ; Megafunction                                                                ; Type ;
+------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------+------+
; VexRiscv:VexRiscv|DataCache:dataCache_1|_zz_ways_0_tags_port0[0,2..21]                   ; VexRiscv:VexRiscv|DataCache:dataCache_1|ways_0_tags_rtl_0                   ; RAM  ;
; tag_mem_adr0[1..8]                                                                       ; data_mem_grain3_rtl_0                                                       ; RAM  ;
; sram_grain0_adr0[2]                                                                      ; data_mem_grain3_rtl_0                                                       ; RAM  ;
; storage_dat1[0..7]                                                                       ; storage_rtl_0                                                               ; RAM  ;
; VexRiscv:VexRiscv|InstructionCache:IBusCachedPlugin_cache|_zz_ways_0_tags_port1[0,2..21] ; VexRiscv:VexRiscv|InstructionCache:IBusCachedPlugin_cache|ways_0_tags_rtl_0 ; RAM  ;
; VexRiscv:VexRiscv|InstructionCache:IBusCachedPlugin_cache|_zz_banks_0_port1[0..31]       ; VexRiscv:VexRiscv|InstructionCache:IBusCachedPlugin_cache|banks_0_rtl_0     ; RAM  ;
; VexRiscv:VexRiscv|DataCache:dataCache_1|_zz_ways_0_datasymbol_read[0..7]                 ; VexRiscv:VexRiscv|DataCache:dataCache_1|ways_0_data_symbol0_rtl_0           ; RAM  ;
; VexRiscv:VexRiscv|DataCache:dataCache_1|_zz_ways_0_datasymbol_read_1[0..7]               ; VexRiscv:VexRiscv|DataCache:dataCache_1|ways_0_data_symbol1_rtl_0           ; RAM  ;
; VexRiscv:VexRiscv|DataCache:dataCache_1|_zz_ways_0_datasymbol_read_2[0..7]               ; VexRiscv:VexRiscv|DataCache:dataCache_1|ways_0_data_symbol2_rtl_0           ; RAM  ;
; VexRiscv:VexRiscv|DataCache:dataCache_1|_zz_ways_0_datasymbol_read_3[0..7]               ; VexRiscv:VexRiscv|DataCache:dataCache_1|ways_0_data_symbol3_rtl_0           ; RAM  ;
; VexRiscv:VexRiscv|_zz_RegFilePlugin_regFile_port0[0..31]                                 ; VexRiscv:VexRiscv|RegFilePlugin_regFile_rtl_0                               ; RAM  ;
; VexRiscv:VexRiscv|_zz_RegFilePlugin_regFile_port1[0..31]                                 ; VexRiscv:VexRiscv|RegFilePlugin_regFile_rtl_1                               ; RAM  ;
; storage_1_dat1[0..7]                                                                     ; storage_1_rtl_0                                                             ; RAM  ;
+------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------+------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                      ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------------------------------------------------------+
; 3:1                ; 13 bits   ; 26 LEs        ; 13 LEs               ; 13 LEs                 ; Yes        ; |terasic_de0nano_propio_pl|main_basesoc_sdram_bankmachine3_row[6]                                               ;
; 3:1                ; 13 bits   ; 26 LEs        ; 13 LEs               ; 13 LEs                 ; Yes        ; |terasic_de0nano_propio_pl|main_basesoc_sdram_bankmachine2_row[12]                                              ;
; 3:1                ; 13 bits   ; 26 LEs        ; 13 LEs               ; 13 LEs                 ; Yes        ; |terasic_de0nano_propio_pl|main_basesoc_sdram_bankmachine1_row[12]                                              ;
; 3:1                ; 13 bits   ; 26 LEs        ; 13 LEs               ; 13 LEs                 ; Yes        ; |terasic_de0nano_propio_pl|main_basesoc_sdram_bankmachine0_row[0]                                               ;
; 3:1                ; 14 bits   ; 28 LEs        ; 14 LEs               ; 14 LEs                 ; Yes        ; |terasic_de0nano_propio_pl|builder_interface1_adr[1]                                                            ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |terasic_de0nano_propio_pl|main_basesoc_spisdcard_miso_data[1]                                                  ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |terasic_de0nano_propio_pl|main_basesoc_tx_count[3]                                                             ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |terasic_de0nano_propio_pl|main_basesoc_spisdcard_self[7]                                                       ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |terasic_de0nano_propio_pl|main_chaser[2]                                                                       ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |terasic_de0nano_propio_pl|builder_csr_bankarray_interface2_bank_bus_dat_r[6]                                   ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |terasic_de0nano_propio_pl|main_storage[7]                                                                      ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |terasic_de0nano_propio_pl|VexRiscv:VexRiscv|_zz_iBusWishbone_ADR[0]                                            ;
; 3:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |terasic_de0nano_propio_pl|main_basesoc_spimaster_storage[11]                                                   ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |terasic_de0nano_propio_pl|main_basesoc_spisdcard_clk_divider1[5]                                               ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |terasic_de0nano_propio_pl|main_basesoc_spisdcard_control_storage[4]                                            ;
; 3:1                ; 24 bits   ; 48 LEs        ; 24 LEs               ; 24 LEs                 ; Yes        ; |terasic_de0nano_propio_pl|main_basesoc_sdram_bankmachine0_pipe_valid_source_payload_addr[2]                    ;
; 3:1                ; 24 bits   ; 48 LEs        ; 24 LEs               ; 24 LEs                 ; Yes        ; |terasic_de0nano_propio_pl|main_basesoc_sdram_bankmachine1_pipe_valid_source_payload_addr[11]                   ;
; 3:1                ; 24 bits   ; 48 LEs        ; 24 LEs               ; 24 LEs                 ; Yes        ; |terasic_de0nano_propio_pl|main_basesoc_sdram_bankmachine2_pipe_valid_source_payload_addr[6]                    ;
; 3:1                ; 24 bits   ; 48 LEs        ; 24 LEs               ; 24 LEs                 ; Yes        ; |terasic_de0nano_propio_pl|main_basesoc_sdram_bankmachine3_pipe_valid_source_payload_addr[7]                    ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |terasic_de0nano_propio_pl|main_basesoc_sdram_bankmachine3_produce[0]                                           ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |terasic_de0nano_propio_pl|main_basesoc_sdram_bankmachine3_consume[0]                                           ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |terasic_de0nano_propio_pl|main_basesoc_sdram_bankmachine3_level[3]                                             ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |terasic_de0nano_propio_pl|main_basesoc_sdram_bankmachine2_produce[1]                                           ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |terasic_de0nano_propio_pl|main_basesoc_sdram_bankmachine2_consume[2]                                           ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |terasic_de0nano_propio_pl|main_basesoc_sdram_bankmachine2_level[1]                                             ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |terasic_de0nano_propio_pl|main_basesoc_sdram_bankmachine1_produce[0]                                           ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |terasic_de0nano_propio_pl|main_basesoc_sdram_bankmachine1_consume[1]                                           ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |terasic_de0nano_propio_pl|main_basesoc_sdram_bankmachine1_level[0]                                             ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |terasic_de0nano_propio_pl|main_basesoc_sdram_bankmachine0_produce[0]                                           ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |terasic_de0nano_propio_pl|main_basesoc_sdram_bankmachine0_consume[2]                                           ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |terasic_de0nano_propio_pl|main_basesoc_sdram_bankmachine0_level[2]                                             ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |terasic_de0nano_propio_pl|VexRiscv:VexRiscv|CsrPlugin_mepc[0]                                                  ;
; 3:1                ; 30 bits   ; 60 LEs        ; 30 LEs               ; 30 LEs                 ; Yes        ; |terasic_de0nano_propio_pl|VexRiscv:VexRiscv|CsrPlugin_mepc[13]                                                 ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |terasic_de0nano_propio_pl|VexRiscv:VexRiscv|execute_to_memory_SHIFT_RIGHT[12]                                  ;
; 3:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |terasic_de0nano_propio_pl|VexRiscv:VexRiscv|IBusCachedPlugin_fetchPc_pcReg[6]                                  ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |terasic_de0nano_propio_pl|main_basesoc_reset_storage[1]                                                        ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |terasic_de0nano_propio_pl|main_basesoc_sdram_storage[3]                                                        ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |terasic_de0nano_propio_pl|main_basesoc_sdram_command_storage[4]                                                ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |terasic_de0nano_propio_pl|main_basesoc_spisdcard_cs_storage[12]                                                ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |terasic_de0nano_propio_pl|VexRiscv:VexRiscv|CsrPlugin_sepc[1]                                                  ;
; 3:1                ; 30 bits   ; 60 LEs        ; 30 LEs               ; 30 LEs                 ; Yes        ; |terasic_de0nano_propio_pl|VexRiscv:VexRiscv|CsrPlugin_sepc[14]                                                 ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |terasic_de0nano_propio_pl|VexRiscv:VexRiscv|CsrPlugin_scause_exceptionCode[3]                                  ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |terasic_de0nano_propio_pl|VexRiscv:VexRiscv|_zz_CsrPlugin_csrMapping_readDataInit[27]                          ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |terasic_de0nano_propio_pl|VexRiscv:VexRiscv|_zz_CsrPlugin_csrMapping_readDataInit_1[23]                        ;
; 3:1                ; 13 bits   ; 26 LEs        ; 13 LEs               ; 13 LEs                 ; Yes        ; |terasic_de0nano_propio_pl|VexRiscv:VexRiscv|CsrPlugin_medeleg_II                                               ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |terasic_de0nano_propio_pl|VexRiscv:VexRiscv|CsrPlugin_mie_MTIE                                                 ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |terasic_de0nano_propio_pl|main_basesoc_uart_tx_fifo_produce[0]                                                 ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |terasic_de0nano_propio_pl|main_basesoc_uart_tx_fifo_consume[3]                                                 ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |terasic_de0nano_propio_pl|main_basesoc_uart_tx_fifo_level0[1]                                                  ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |terasic_de0nano_propio_pl|VexRiscv:VexRiscv|CsrPlugin_mideleg_SS                                               ;
; 3:1                ; 31 bits   ; 62 LEs        ; 31 LEs               ; 31 LEs                 ; Yes        ; |terasic_de0nano_propio_pl|main_basesoc_clint_mtimecmp[49]                                                      ;
; 3:1                ; 31 bits   ; 62 LEs        ; 31 LEs               ; 31 LEs                 ; Yes        ; |terasic_de0nano_propio_pl|main_basesoc_clint_mtimecmp[15]                                                      ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |terasic_de0nano_propio_pl|builder_csr_bankarray_interface6_bank_bus_dat_r[7]                                   ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |terasic_de0nano_propio_pl|main_basesoc_uart_enable_storage[1]                                                  ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |terasic_de0nano_propio_pl|VexRiscv:VexRiscv|memory_DivPlugin_rs1[4]                                            ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |terasic_de0nano_propio_pl|main_basesoc_wishbone_bridge_rdata_converter_converter_source_payload_data[3]        ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |terasic_de0nano_propio_pl|main_basesoc_wishbone_bridge_rdata_converter_converter_source_payload_data[19]       ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |terasic_de0nano_propio_pl|main_basesoc_wishbone_bridge_rdata_converter_converter_source_payload_data[36]       ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |terasic_de0nano_propio_pl|main_basesoc_wishbone_bridge_rdata_converter_converter_source_payload_data[56]       ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |terasic_de0nano_propio_pl|main_basesoc_wishbone_bridge_rdata_converter_converter_source_payload_data[70]       ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |terasic_de0nano_propio_pl|main_basesoc_wishbone_bridge_rdata_converter_converter_source_payload_data[88]       ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |terasic_de0nano_propio_pl|main_basesoc_wishbone_bridge_rdata_converter_converter_source_payload_data[98]       ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |terasic_de0nano_propio_pl|main_basesoc_wishbone_bridge_rdata_converter_converter_source_payload_data[119]      ;
; 3:1                ; 19 bits   ; 38 LEs        ; 19 LEs               ; 19 LEs                 ; Yes        ; |terasic_de0nano_propio_pl|main_basesoc_scratch_storage[19]                                                     ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |terasic_de0nano_propio_pl|main_basesoc_bus_errors[3]                                                           ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |terasic_de0nano_propio_pl|main_basesoc_spisdcard_miso1[2]                                                      ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |terasic_de0nano_propio_pl|main_basesoc_timer_load_storage[30]                                                  ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |terasic_de0nano_propio_pl|main_basesoc_timer_reload_storage[16]                                                ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |terasic_de0nano_propio_pl|main_basesoc_timer_value_status[19]                                                  ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |terasic_de0nano_propio_pl|main_basesoc_uart_rx_fifo_consume[0]                                                 ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |terasic_de0nano_propio_pl|main_basesoc_plic_enable[1]                                                          ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |terasic_de0nano_propio_pl|main_basesoc_clint_enable_storage[0]                                                 ;
; 3:1                ; 12 bits   ; 24 LEs        ; 12 LEs               ; 12 LEs                 ; Yes        ; |terasic_de0nano_propio_pl|main_basesoc_rx_data[7]                                                              ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |terasic_de0nano_propio_pl|main_basesoc_uart_rx_fifo_produce[3]                                                 ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |terasic_de0nano_propio_pl|main_basesoc_uart_rx_fifo_level0[2]                                                  ;
; 3:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |terasic_de0nano_propio_pl|main_count[20]                                                                       ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |terasic_de0nano_propio_pl|main_basesoc_sdram_timer_count1[5]                                                   ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |terasic_de0nano_propio_pl|VexRiscv:VexRiscv|InstructionCache:IBusCachedPlugin_cache|lineLoader_flushCounter[6] ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |terasic_de0nano_propio_pl|VexRiscv:VexRiscv|CsrPlugin_stval[11]                                                ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |terasic_de0nano_propio_pl|main_basesoc_spisdcard_mosi_sel[0]                                                   ;
; 4:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |terasic_de0nano_propio_pl|main_basesoc_wishbone_bridge_wdata_converter_converter_mux[0]                        ;
; 4:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |terasic_de0nano_propio_pl|main_basesoc_sdram_rddata_status[15]                                                 ;
; 4:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; Yes        ; |terasic_de0nano_propio_pl|main_basesoc_tx_data[6]                                                              ;
; 4:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |terasic_de0nano_propio_pl|VexRiscv:VexRiscv|_zz_dBusWishbone_ADR[2]                                            ;
; 4:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |terasic_de0nano_propio_pl|main_basesoc_wishbone_bridge_rdata_converter_converter_demux[0]                      ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |terasic_de0nano_propio_pl|VexRiscv:VexRiscv|execute_to_memory_MEMORY_STORE_DATA_RF[26]                         ;
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |terasic_de0nano_propio_pl|VexRiscv:VexRiscv|MmuPlugin_status_sum                                               ;
; 4:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |terasic_de0nano_propio_pl|VexRiscv:VexRiscv|CsrPlugin_sip_STIP                                                 ;
; 4:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |terasic_de0nano_propio_pl|VexRiscv:VexRiscv|CsrPlugin_sie_STIE                                                 ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |terasic_de0nano_propio_pl|VexRiscv:VexRiscv|execute_to_memory_SHIFT_RIGHT[4]                                   ;
; 4:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |terasic_de0nano_propio_pl|VexRiscv:VexRiscv|memory_DivPlugin_div_counter_value[0]                              ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |terasic_de0nano_propio_pl|main_basesoc_sdram_cmd_payload_we                                                    ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |terasic_de0nano_propio_pl|main_basesoc_timer_value[21]                                                         ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |terasic_de0nano_propio_pl|main_basesoc_sdram_bankmachine0_twtpcon_count[1]                                     ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |terasic_de0nano_propio_pl|main_basesoc_sdram_bankmachine1_twtpcon_count[1]                                     ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |terasic_de0nano_propio_pl|main_basesoc_sdram_bankmachine2_twtpcon_count[0]                                     ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |terasic_de0nano_propio_pl|main_basesoc_sdram_bankmachine3_twtpcon_count[1]                                     ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |terasic_de0nano_propio_pl|main_basesoc_sdram_time1[0]                                                          ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |terasic_de0nano_propio_pl|main_basesoc_sdram_twtrcon_count[2]                                                  ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |terasic_de0nano_propio_pl|main_basesoc_sdram_time0[1]                                                          ;
; 4:1                ; 13 bits   ; 26 LEs        ; 13 LEs               ; 13 LEs                 ; Yes        ; |terasic_de0nano_propio_pl|builder_count[3]                                                                     ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |terasic_de0nano_propio_pl|VexRiscv:VexRiscv|memory_DivPlugin_accumulator[20]                                   ;
; 5:1                ; 3 bits    ; 9 LEs         ; 3 LEs                ; 6 LEs                  ; Yes        ; |terasic_de0nano_propio_pl|main_basesoc_spisdcard_count[0]                                                      ;
; 5:1                ; 22 bits   ; 66 LEs        ; 22 LEs               ; 44 LEs                 ; Yes        ; |terasic_de0nano_propio_pl|main_basesoc_wishbone_bridge_cmd_addr[14]                                            ;
; 5:1                ; 3 bits    ; 9 LEs         ; 3 LEs                ; 6 LEs                  ; Yes        ; |terasic_de0nano_propio_pl|main_basesoc_wishbone_bridge_cmd_count[0]                                            ;
; 5:1                ; 2 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |terasic_de0nano_propio_pl|VexRiscv:VexRiscv|execute_to_memory_SHIFT_RIGHT[2]                                   ;
; 5:1                ; 3 bits    ; 9 LEs         ; 6 LEs                ; 3 LEs                  ; Yes        ; |terasic_de0nano_propio_pl|main_basesoc_sdram_sequencer_trigger[2]                                              ;
; 5:1                ; 32 bits   ; 96 LEs        ; 96 LEs               ; 0 LEs                  ; Yes        ; |terasic_de0nano_propio_pl|VexRiscv:VexRiscv|decode_to_execute_RS1[0]                                           ;
; 5:1                ; 32 bits   ; 96 LEs        ; 96 LEs               ; 0 LEs                  ; Yes        ; |terasic_de0nano_propio_pl|VexRiscv:VexRiscv|decode_to_execute_RS2[24]                                          ;
; 6:1                ; 31 bits   ; 124 LEs       ; 124 LEs              ; 0 LEs                  ; Yes        ; |terasic_de0nano_propio_pl|VexRiscv:VexRiscv|DataCache:dataCache_1|stageB_amo_resultReg[28]                     ;
; 5:1                ; 7 bits    ; 21 LEs        ; 14 LEs               ; 7 LEs                  ; Yes        ; |terasic_de0nano_propio_pl|VexRiscv:VexRiscv|DataCache:dataCache_1|stageB_flusher_counter[3]                    ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; Yes        ; |terasic_de0nano_propio_pl|VexRiscv:VexRiscv|CsrPlugin_sstatus_SPIE                                             ;
; 7:1                ; 2 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |terasic_de0nano_propio_pl|VexRiscv:VexRiscv|CsrPlugin_mstatus_MPP[0]                                           ;
; 6:1                ; 30 bits   ; 120 LEs       ; 90 LEs               ; 30 LEs                 ; Yes        ; |terasic_de0nano_propio_pl|VexRiscv:VexRiscv|CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[19]           ;
; 6:1                ; 30 bits   ; 120 LEs       ; 90 LEs               ; 30 LEs                 ; Yes        ; |terasic_de0nano_propio_pl|main_basesoc_clint_bus_dat_r[28]                                                     ;
; 513:1              ; 3 bits    ; 1026 LEs      ; 9 LEs                ; 1017 LEs               ; Yes        ; |terasic_de0nano_propio_pl|builder_csr_bankarray_interface3_bank_bus_dat_r[13]                                  ;
; 513:1              ; 5 bits    ; 1710 LEs      ; 10 LEs               ; 1700 LEs               ; Yes        ; |terasic_de0nano_propio_pl|builder_csr_bankarray_interface3_bank_bus_dat_r[10]                                  ;
; 513:1              ; 4 bits    ; 1368 LEs      ; 12 LEs               ; 1356 LEs               ; Yes        ; |terasic_de0nano_propio_pl|builder_csr_bankarray_interface3_bank_bus_dat_r[4]                                   ;
; 513:1              ; 2 bits    ; 684 LEs       ; 10 LEs               ; 674 LEs                ; Yes        ; |terasic_de0nano_propio_pl|builder_csr_bankarray_interface3_bank_bus_dat_r[2]                                   ;
; 513:1              ; 2 bits    ; 684 LEs       ; 12 LEs               ; 672 LEs                ; Yes        ; |terasic_de0nano_propio_pl|builder_csr_bankarray_interface3_bank_bus_dat_r[0]                                   ;
; 513:1              ; 8 bits    ; 2736 LEs      ; 16 LEs               ; 2720 LEs               ; Yes        ; |terasic_de0nano_propio_pl|builder_csr_bankarray_interface4_bank_bus_dat_r[12]                                  ;
; 513:1              ; 7 bits    ; 2394 LEs      ; 28 LEs               ; 2366 LEs               ; Yes        ; |terasic_de0nano_propio_pl|builder_csr_bankarray_interface4_bank_bus_dat_r[6]                                   ;
; 513:1              ; 30 bits   ; 10260 LEs     ; 60 LEs               ; 10200 LEs              ; Yes        ; |terasic_de0nano_propio_pl|builder_csr_bankarray_interface1_bank_bus_dat_r[4]                                   ;
; 513:1              ; 2 bits    ; 684 LEs       ; 6 LEs                ; 678 LEs                ; Yes        ; |terasic_de0nano_propio_pl|builder_csr_bankarray_interface1_bank_bus_dat_r[1]                                   ;
; 513:1              ; 31 bits   ; 10602 LEs     ; 62 LEs               ; 10540 LEs              ; Yes        ; |terasic_de0nano_propio_pl|builder_csr_bankarray_interface5_bank_bus_dat_r[15]                                  ;
; 513:1              ; 2 bits    ; 684 LEs       ; 4 LEs                ; 680 LEs                ; Yes        ; |terasic_de0nano_propio_pl|builder_csr_bankarray_interface0_bank_bus_dat_r[0]                                   ;
; 11:1               ; 5 bits    ; 35 LEs        ; 30 LEs               ; 5 LEs                  ; Yes        ; |terasic_de0nano_propio_pl|VexRiscv:VexRiscv|CsrPlugin_interrupt_code[0]                                        ;
; 15:1               ; 20 bits   ; 200 LEs       ; 120 LEs              ; 80 LEs                 ; Yes        ; |terasic_de0nano_propio_pl|VexRiscv:VexRiscv|IBusCachedPlugin_fetchPc_pcReg[17]                                 ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |terasic_de0nano_propio_pl|main_basesoc_spimaster_storage[4]                                                    ;
; 3:1                ; 13 bits   ; 26 LEs        ; 13 LEs               ; 13 LEs                 ; Yes        ; |terasic_de0nano_propio_pl|main_basesoc_scratch_storage[12]                                                     ;
; 3:1                ; 12 bits   ; 24 LEs        ; 12 LEs               ; 12 LEs                 ; Yes        ; |terasic_de0nano_propio_pl|main_count[8]                                                                        ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |terasic_de0nano_propio_pl|main_basesoc_sdram_timer_count1[1]                                                   ;
; 4:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |terasic_de0nano_propio_pl|builder_count[14]                                                                    ;
; 1:1                ; 32 bits   ; 0 LEs         ; 0 LEs                ; 0 LEs                  ; No         ; |terasic_de0nano_propio_pl|main_basesoc_ram_dat_w[13]                                                           ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |terasic_de0nano_propio_pl|VexRiscv:VexRiscv|Mux31                                                              ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |terasic_de0nano_propio_pl|main_dfi_p0_we_n                                                                     ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; No         ; |terasic_de0nano_propio_pl|builder_interface0_sel[3]                                                            ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |terasic_de0nano_propio_pl|rom_grain3.raddr_a[0]                                                                ;
; 3:1                ; 10 bits   ; 20 LEs        ; 20 LEs               ; 0 LEs                  ; No         ; |terasic_de0nano_propio_pl|VexRiscv:VexRiscv|_zz_decode_RS2[7]                                                  ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |terasic_de0nano_propio_pl|VexRiscv:VexRiscv|Mux142                                                             ;
; 4:1                ; 20 bits   ; 40 LEs        ; 40 LEs               ; 0 LEs                  ; No         ; |terasic_de0nano_propio_pl|VexRiscv:VexRiscv|Mux131                                                             ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |terasic_de0nano_propio_pl|VexRiscv:VexRiscv|_zz_CsrPlugin_csrMapping_writeDataSignal[26]                       ;
; 4:1                ; 27 bits   ; 54 LEs        ; 54 LEs               ; 0 LEs                  ; No         ; |terasic_de0nano_propio_pl|VexRiscv:VexRiscv|Mux152                                                             ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |terasic_de0nano_propio_pl|VexRiscv:VexRiscv|Mux177                                                             ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |terasic_de0nano_propio_pl|VexRiscv:VexRiscv|Mux176                                                             ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |terasic_de0nano_propio_pl|VexRiscv:VexRiscv|Mux86                                                              ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |terasic_de0nano_propio_pl|VexRiscv:VexRiscv|Mux39                                                              ;
; 3:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; No         ; |terasic_de0nano_propio_pl|VexRiscv:VexRiscv|toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_address[4]         ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |terasic_de0nano_propio_pl|Mux2                                                                                 ;
; 3:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |terasic_de0nano_propio_pl|main_basesoc_data_port_we[15]                                                        ;
; 4:1                ; 128 bits  ; 256 LEs       ; 256 LEs              ; 0 LEs                  ; No         ; |terasic_de0nano_propio_pl|main_basesoc_data_port_dat_w[75]                                                     ;
; 4:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; No         ; |terasic_de0nano_propio_pl|VexRiscv:VexRiscv|HazardSimplePlugin_writeBackWrites_payload_data[7]                 ;
; 4:1                ; 20 bits   ; 40 LEs        ; 40 LEs               ; 0 LEs                  ; No         ; |terasic_de0nano_propio_pl|VexRiscv:VexRiscv|_zz_decode_RS2[22]                                                 ;
; 5:1                ; 10 bits   ; 30 LEs        ; 30 LEs               ; 0 LEs                  ; No         ; |terasic_de0nano_propio_pl|VexRiscv:VexRiscv|DBusCachedPlugin_mmuBus_rsp_physicalAddress[25]                    ;
; 5:1                ; 10 bits   ; 30 LEs        ; 30 LEs               ; 0 LEs                  ; No         ; |terasic_de0nano_propio_pl|VexRiscv:VexRiscv|DBusCachedPlugin_mmuBus_rsp_physicalAddress[18]                    ;
; 5:1                ; 10 bits   ; 30 LEs        ; 30 LEs               ; 0 LEs                  ; No         ; |terasic_de0nano_propio_pl|VexRiscv:VexRiscv|IBusCachedPlugin_mmuBus_rsp_physicalAddress[24]                    ;
; 5:1                ; 10 bits   ; 30 LEs        ; 30 LEs               ; 0 LEs                  ; No         ; |terasic_de0nano_propio_pl|VexRiscv:VexRiscv|IBusCachedPlugin_mmuBus_rsp_physicalAddress[14]                    ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |terasic_de0nano_propio_pl|VexRiscv:VexRiscv|execute_BranchPlugin_branch_src2[13]                               ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |terasic_de0nano_propio_pl|VexRiscv:VexRiscv|execute_BranchPlugin_branch_src2[1]                                ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |terasic_de0nano_propio_pl|VexRiscv:VexRiscv|_zz_memory_DivPlugin_div_result_3                                  ;
; 4:1                ; 9 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; No         ; |terasic_de0nano_propio_pl|main_basesoc_rx_source_payload_data[4]                                               ;
; 3:1                ; 31 bits   ; 62 LEs        ; 62 LEs               ; 0 LEs                  ; No         ; |terasic_de0nano_propio_pl|VexRiscv:VexRiscv|Selector118                                                        ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |terasic_de0nano_propio_pl|Selector84                                                                           ;
; 5:1                ; 6 bits    ; 18 LEs        ; 18 LEs               ; 0 LEs                  ; No         ; |terasic_de0nano_propio_pl|VexRiscv:VexRiscv|writeBack_DBusCachedPlugin_rspFormated[2]                          ;
; 6:1                ; 32 bits   ; 128 LEs       ; 64 LEs               ; 64 LEs                 ; No         ; |terasic_de0nano_propio_pl|VexRiscv:VexRiscv|_zz_decode_RS2_1[5]                                                ;
; 5:1                ; 6 bits    ; 18 LEs        ; 18 LEs               ; 0 LEs                  ; No         ; |terasic_de0nano_propio_pl|VexRiscv:VexRiscv|HazardSimplePlugin_writeBackWrites_payload_data[14]                ;
; 5:1                ; 2 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |terasic_de0nano_propio_pl|main_basesoc_sdram_choose_req_cmd_payload_we                                         ;
; 10:1               ; 16 bits   ; 96 LEs        ; 96 LEs               ; 0 LEs                  ; No         ; |terasic_de0nano_propio_pl|main_dfi_p0_wrdata[11]                                                               ;
; 6:1                ; 2 bits    ; 8 LEs         ; 6 LEs                ; 2 LEs                  ; No         ; |terasic_de0nano_propio_pl|VexRiscv:VexRiscv|HazardSimplePlugin_writeBackWrites_payload_data[9]                 ;
; 6:1                ; 14 bits   ; 56 LEs        ; 56 LEs               ; 0 LEs                  ; No         ; |terasic_de0nano_propio_pl|VexRiscv:VexRiscv|HazardSimplePlugin_writeBackWrites_payload_data[17]                ;
; 7:1                ; 3 bits    ; 12 LEs        ; 9 LEs                ; 3 LEs                  ; No         ; |terasic_de0nano_propio_pl|builder_refresher_state                                                              ;
; 7:1                ; 2 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |terasic_de0nano_propio_pl|VexRiscv:VexRiscv|HazardSimplePlugin_writeBackWrites_payload_data[31]                ;
; 8:1                ; 3 bits    ; 15 LEs        ; 12 LEs               ; 3 LEs                  ; No         ; |terasic_de0nano_propio_pl|Selector72                                                                           ;
; 8:1                ; 10 bits   ; 50 LEs        ; 50 LEs               ; 0 LEs                  ; No         ; |terasic_de0nano_propio_pl|Selector77                                                                           ;
; 9:1                ; 4 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; No         ; |terasic_de0nano_propio_pl|builder_spimaster_state                                                              ;
; 8:1                ; 2 bits    ; 10 LEs        ; 6 LEs                ; 4 LEs                  ; No         ; |terasic_de0nano_propio_pl|builder_fsm_state                                                                    ;
; 9:1                ; 2 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; No         ; |terasic_de0nano_propio_pl|VexRiscv:VexRiscv|MmuPlugin_shared_state_1                                           ;
; 13:1               ; 10 bits   ; 80 LEs        ; 60 LEs               ; 20 LEs                 ; No         ; |terasic_de0nano_propio_pl|VexRiscv:VexRiscv|IBusCachedPlugin_iBusRsp_stages_0_input_payload[7]                 ;
; 10:1               ; 2 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; No         ; |terasic_de0nano_propio_pl|VexRiscv:VexRiscv|MmuPlugin_shared_state_1                                           ;
; 12:1               ; 4 bits    ; 32 LEs        ; 20 LEs               ; 12 LEs                 ; No         ; |terasic_de0nano_propio_pl|builder_multiplexer_state                                                            ;
; 13:1               ; 2 bits    ; 16 LEs        ; 6 LEs                ; 10 LEs                 ; No         ; |terasic_de0nano_propio_pl|builder_multiplexer_state                                                            ;
; 14:1               ; 3 bits    ; 27 LEs        ; 12 LEs               ; 15 LEs                 ; No         ; |terasic_de0nano_propio_pl|builder_bankmachine3_state                                                           ;
; 15:1               ; 2 bits    ; 20 LEs        ; 8 LEs                ; 12 LEs                 ; No         ; |terasic_de0nano_propio_pl|builder_bankmachine3_state                                                           ;
; 14:1               ; 3 bits    ; 27 LEs        ; 12 LEs               ; 15 LEs                 ; No         ; |terasic_de0nano_propio_pl|builder_bankmachine2_state                                                           ;
; 15:1               ; 2 bits    ; 20 LEs        ; 8 LEs                ; 12 LEs                 ; No         ; |terasic_de0nano_propio_pl|builder_bankmachine2_state                                                           ;
; 14:1               ; 3 bits    ; 27 LEs        ; 12 LEs               ; 15 LEs                 ; No         ; |terasic_de0nano_propio_pl|builder_bankmachine1_state                                                           ;
; 15:1               ; 2 bits    ; 20 LEs        ; 8 LEs                ; 12 LEs                 ; No         ; |terasic_de0nano_propio_pl|builder_bankmachine1_state                                                           ;
; 14:1               ; 3 bits    ; 27 LEs        ; 12 LEs               ; 15 LEs                 ; No         ; |terasic_de0nano_propio_pl|builder_bankmachine0_state                                                           ;
; 15:1               ; 2 bits    ; 20 LEs        ; 8 LEs                ; 12 LEs                 ; No         ; |terasic_de0nano_propio_pl|builder_bankmachine0_state                                                           ;
; 18:1               ; 4 bits    ; 48 LEs        ; 36 LEs               ; 12 LEs                 ; No         ; |terasic_de0nano_propio_pl|main_basesoc_sdram_choose_req_grant                                                  ;
; 18:1               ; 4 bits    ; 48 LEs        ; 36 LEs               ; 12 LEs                 ; No         ; |terasic_de0nano_propio_pl|main_basesoc_sdram_choose_cmd_grant                                                  ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------+
; Source assignments for VexRiscv:VexRiscv                                                           ;
+------------------------------+-------+------+------------------------------------------------------+
; Assignment                   ; Value ; From ; To                                                   ;
+------------------------------+-------+------+------------------------------------------------------+
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; execute_RS1[31]                                      ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; execute_RS1[31]                                      ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; execute_RS1[30]                                      ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; execute_RS1[30]                                      ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; execute_RS1[29]                                      ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; execute_RS1[29]                                      ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; execute_RS1[28]                                      ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; execute_RS1[28]                                      ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; execute_RS1[27]                                      ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; execute_RS1[27]                                      ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; execute_RS1[26]                                      ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; execute_RS1[26]                                      ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; execute_RS1[25]                                      ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; execute_RS1[25]                                      ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; execute_RS1[24]                                      ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; execute_RS1[24]                                      ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; execute_RS1[23]                                      ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; execute_RS1[23]                                      ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; execute_RS1[22]                                      ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; execute_RS1[22]                                      ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; execute_RS1[21]                                      ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; execute_RS1[21]                                      ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; execute_RS1[20]                                      ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; execute_RS1[20]                                      ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; execute_RS1[19]                                      ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; execute_RS1[19]                                      ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; execute_RS1[18]                                      ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; execute_RS1[18]                                      ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; execute_RS1[17]                                      ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; execute_RS1[17]                                      ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; execute_RS1[16]                                      ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; execute_RS1[16]                                      ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; execute_RS1[15]                                      ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; execute_RS1[15]                                      ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; execute_RS1[14]                                      ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; execute_RS1[14]                                      ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; execute_RS1[13]                                      ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; execute_RS1[13]                                      ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; execute_RS1[12]                                      ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; execute_RS1[12]                                      ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; execute_RS1[11]                                      ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; execute_RS1[11]                                      ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; execute_RS1[10]                                      ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; execute_RS1[10]                                      ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; execute_RS1[9]                                       ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; execute_RS1[9]                                       ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; execute_RS1[8]                                       ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; execute_RS1[8]                                       ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; execute_RS1[7]                                       ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; execute_RS1[7]                                       ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; execute_RS1[6]                                       ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; execute_RS1[6]                                       ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; execute_RS1[5]                                       ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; execute_RS1[5]                                       ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; execute_RS1[4]                                       ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; execute_RS1[4]                                       ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; execute_RS1[3]                                       ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; execute_RS1[3]                                       ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; execute_RS1[2]                                       ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; execute_RS1[2]                                       ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; execute_RS1[1]                                       ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; execute_RS1[1]                                       ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; execute_RS1[0]                                       ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; execute_RS1[0]                                       ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; execute_RS2[31]                                      ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; execute_RS2[31]                                      ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; execute_RS2[30]                                      ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; execute_RS2[30]                                      ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; execute_RS2[29]                                      ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; execute_RS2[29]                                      ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; execute_RS2[28]                                      ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; execute_RS2[28]                                      ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; execute_RS2[27]                                      ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; execute_RS2[27]                                      ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; execute_RS2[26]                                      ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; execute_RS2[26]                                      ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; execute_RS2[25]                                      ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; execute_RS2[25]                                      ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; execute_RS2[24]                                      ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; execute_RS2[24]                                      ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; execute_RS2[23]                                      ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; execute_RS2[23]                                      ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; execute_RS2[22]                                      ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; execute_RS2[22]                                      ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; execute_RS2[21]                                      ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; execute_RS2[21]                                      ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; execute_RS2[20]                                      ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; execute_RS2[20]                                      ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; execute_RS2[19]                                      ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; execute_RS2[19]                                      ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; execute_RS2[18]                                      ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; execute_RS2[18]                                      ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; execute_RS2[17]                                      ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; execute_RS2[17]                                      ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; execute_RS2[16]                                      ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; execute_RS2[16]                                      ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; execute_RS2[15]                                      ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; execute_RS2[15]                                      ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; execute_RS2[14]                                      ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; execute_RS2[14]                                      ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; execute_RS2[13]                                      ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; execute_RS2[13]                                      ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; execute_RS2[12]                                      ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; execute_RS2[12]                                      ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; execute_RS2[11]                                      ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; execute_RS2[11]                                      ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; execute_RS2[10]                                      ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; execute_RS2[10]                                      ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; execute_RS2[9]                                       ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; execute_RS2[9]                                       ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; execute_RS2[8]                                       ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; execute_RS2[8]                                       ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; execute_RS2[7]                                       ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; execute_RS2[7]                                       ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; execute_RS2[6]                                       ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; execute_RS2[6]                                       ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; execute_RS2[5]                                       ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; execute_RS2[5]                                       ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; execute_RS2[4]                                       ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; execute_RS2[4]                                       ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; execute_RS2[3]                                       ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; execute_RS2[3]                                       ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; execute_RS2[2]                                       ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; execute_RS2[2]                                       ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; execute_RS2[1]                                       ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; execute_RS2[1]                                       ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; execute_RS2[0]                                       ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; execute_RS2[0]                                       ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; IBusCachedPlugin_predictionJumpInterface_payload[31] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; IBusCachedPlugin_predictionJumpInterface_payload[31] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; IBusCachedPlugin_predictionJumpInterface_payload[30] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; IBusCachedPlugin_predictionJumpInterface_payload[30] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; IBusCachedPlugin_predictionJumpInterface_payload[29] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; IBusCachedPlugin_predictionJumpInterface_payload[29] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; IBusCachedPlugin_predictionJumpInterface_payload[28] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; IBusCachedPlugin_predictionJumpInterface_payload[28] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; IBusCachedPlugin_predictionJumpInterface_payload[27] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; IBusCachedPlugin_predictionJumpInterface_payload[27] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; IBusCachedPlugin_predictionJumpInterface_payload[26] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; IBusCachedPlugin_predictionJumpInterface_payload[26] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; IBusCachedPlugin_predictionJumpInterface_payload[25] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; IBusCachedPlugin_predictionJumpInterface_payload[25] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; IBusCachedPlugin_predictionJumpInterface_payload[24] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; IBusCachedPlugin_predictionJumpInterface_payload[24] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; IBusCachedPlugin_predictionJumpInterface_payload[23] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; IBusCachedPlugin_predictionJumpInterface_payload[23] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; IBusCachedPlugin_predictionJumpInterface_payload[22] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; IBusCachedPlugin_predictionJumpInterface_payload[22] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; IBusCachedPlugin_predictionJumpInterface_payload[21] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; IBusCachedPlugin_predictionJumpInterface_payload[21] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; IBusCachedPlugin_predictionJumpInterface_payload[20] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; IBusCachedPlugin_predictionJumpInterface_payload[20] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; IBusCachedPlugin_predictionJumpInterface_payload[19] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; IBusCachedPlugin_predictionJumpInterface_payload[19] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; IBusCachedPlugin_predictionJumpInterface_payload[18] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; IBusCachedPlugin_predictionJumpInterface_payload[18] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; IBusCachedPlugin_predictionJumpInterface_payload[17] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; IBusCachedPlugin_predictionJumpInterface_payload[17] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; IBusCachedPlugin_predictionJumpInterface_payload[16] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; IBusCachedPlugin_predictionJumpInterface_payload[16] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; IBusCachedPlugin_predictionJumpInterface_payload[15] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; IBusCachedPlugin_predictionJumpInterface_payload[15] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; IBusCachedPlugin_predictionJumpInterface_payload[14] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; IBusCachedPlugin_predictionJumpInterface_payload[14] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; IBusCachedPlugin_predictionJumpInterface_payload[13] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; IBusCachedPlugin_predictionJumpInterface_payload[13] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; IBusCachedPlugin_predictionJumpInterface_payload[12] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; IBusCachedPlugin_predictionJumpInterface_payload[12] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; IBusCachedPlugin_predictionJumpInterface_payload[11] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; IBusCachedPlugin_predictionJumpInterface_payload[11] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; IBusCachedPlugin_predictionJumpInterface_payload[10] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; IBusCachedPlugin_predictionJumpInterface_payload[10] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; IBusCachedPlugin_predictionJumpInterface_payload[9]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; IBusCachedPlugin_predictionJumpInterface_payload[9]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; IBusCachedPlugin_predictionJumpInterface_payload[8]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; IBusCachedPlugin_predictionJumpInterface_payload[8]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; IBusCachedPlugin_predictionJumpInterface_payload[7]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; IBusCachedPlugin_predictionJumpInterface_payload[7]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; IBusCachedPlugin_predictionJumpInterface_payload[6]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; IBusCachedPlugin_predictionJumpInterface_payload[6]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; IBusCachedPlugin_predictionJumpInterface_payload[5]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; IBusCachedPlugin_predictionJumpInterface_payload[5]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; IBusCachedPlugin_predictionJumpInterface_payload[4]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; IBusCachedPlugin_predictionJumpInterface_payload[4]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; IBusCachedPlugin_predictionJumpInterface_payload[3]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; IBusCachedPlugin_predictionJumpInterface_payload[3]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; IBusCachedPlugin_predictionJumpInterface_payload[2]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; IBusCachedPlugin_predictionJumpInterface_payload[2]  ;
+------------------------------+-------+------+------------------------------------------------------+


+----------------------------------------------------------------------------------+
; Source assignments for VexRiscv:VexRiscv|InstructionCache:IBusCachedPlugin_cache ;
+-------------------+-------+------+-----------------------------------------------+
; Assignment        ; Value ; From ; To                                            ;
+-------------------+-------+------+-----------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; lineLoader_address[31]                        ;
; PRESERVE_REGISTER ; on    ; -    ; lineLoader_address[30]                        ;
; PRESERVE_REGISTER ; on    ; -    ; lineLoader_address[29]                        ;
; PRESERVE_REGISTER ; on    ; -    ; lineLoader_address[28]                        ;
; PRESERVE_REGISTER ; on    ; -    ; lineLoader_address[27]                        ;
; PRESERVE_REGISTER ; on    ; -    ; lineLoader_address[26]                        ;
; PRESERVE_REGISTER ; on    ; -    ; lineLoader_address[25]                        ;
; PRESERVE_REGISTER ; on    ; -    ; lineLoader_address[24]                        ;
; PRESERVE_REGISTER ; on    ; -    ; lineLoader_address[23]                        ;
; PRESERVE_REGISTER ; on    ; -    ; lineLoader_address[22]                        ;
; PRESERVE_REGISTER ; on    ; -    ; lineLoader_address[21]                        ;
; PRESERVE_REGISTER ; on    ; -    ; lineLoader_address[20]                        ;
; PRESERVE_REGISTER ; on    ; -    ; lineLoader_address[19]                        ;
; PRESERVE_REGISTER ; on    ; -    ; lineLoader_address[18]                        ;
; PRESERVE_REGISTER ; on    ; -    ; lineLoader_address[17]                        ;
; PRESERVE_REGISTER ; on    ; -    ; lineLoader_address[16]                        ;
; PRESERVE_REGISTER ; on    ; -    ; lineLoader_address[15]                        ;
; PRESERVE_REGISTER ; on    ; -    ; lineLoader_address[14]                        ;
; PRESERVE_REGISTER ; on    ; -    ; lineLoader_address[13]                        ;
; PRESERVE_REGISTER ; on    ; -    ; lineLoader_address[12]                        ;
; PRESERVE_REGISTER ; on    ; -    ; lineLoader_address[11]                        ;
; PRESERVE_REGISTER ; on    ; -    ; lineLoader_address[10]                        ;
; PRESERVE_REGISTER ; on    ; -    ; lineLoader_address[9]                         ;
; PRESERVE_REGISTER ; on    ; -    ; lineLoader_address[8]                         ;
; PRESERVE_REGISTER ; on    ; -    ; lineLoader_address[7]                         ;
; PRESERVE_REGISTER ; on    ; -    ; lineLoader_address[6]                         ;
; PRESERVE_REGISTER ; on    ; -    ; lineLoader_address[5]                         ;
; PRESERVE_REGISTER ; on    ; -    ; lineLoader_wordIndex[2]                       ;
; PRESERVE_REGISTER ; on    ; -    ; lineLoader_wordIndex[1]                       ;
; PRESERVE_REGISTER ; on    ; -    ; lineLoader_wordIndex[0]                       ;
+-------------------+-------+------+-----------------------------------------------+


+--------------------------------------------------------------+
; Source assignments for ALTDDIO_OUT:ALTDDIO_OUT               ;
+-------------------------+-------------+------+---------------+
; Assignment              ; Value       ; From ; To            ;
+-------------------------+-------------+------+---------------+
; ADV_NETLIST_OPT_ALLOWED ; NEVER_ALLOW ; -    ; -             ;
; PRESERVE_REGISTER       ; ON          ; -    ; output_cell_L ;
; DDIO_OUTPUT_REGISTER    ; LOW         ; -    ; output_cell_L ;
; DDIO_OUTPUT_REGISTER    ; HIGH        ; -    ; mux           ;
+-------------------------+-------------+------+---------------+


+----------------------------------------------------------------------------+
; Source assignments for ALTDDIO_OUT:ALTDDIO_OUT|ddio_out_sbb:auto_generated ;
+-----------------------------+---------+------+-----------------------------+
; Assignment                  ; Value   ; From ; To                          ;
+-----------------------------+---------+------+-----------------------------+
; SYNCHRONIZER_IDENTIFICATION ; OFF     ; -    ; -                           ;
; ADV_NETLIST_OPT_ALLOWED     ; DEFAULT ; -    ; -                           ;
+-----------------------------+---------+------+-----------------------------+


+--------------------------------------------------------------+
; Source assignments for ALTDDIO_OUT:ALTDDIO_OUT_1             ;
+-------------------------+-------------+------+---------------+
; Assignment              ; Value       ; From ; To            ;
+-------------------------+-------------+------+---------------+
; ADV_NETLIST_OPT_ALLOWED ; NEVER_ALLOW ; -    ; -             ;
; PRESERVE_REGISTER       ; ON          ; -    ; output_cell_L ;
; DDIO_OUTPUT_REGISTER    ; LOW         ; -    ; output_cell_L ;
; DDIO_OUTPUT_REGISTER    ; HIGH        ; -    ; mux           ;
+-------------------------+-------------+------+---------------+


+------------------------------------------------------------------------------+
; Source assignments for ALTDDIO_OUT:ALTDDIO_OUT_1|ddio_out_sbb:auto_generated ;
+-----------------------------+---------+------+-------------------------------+
; Assignment                  ; Value   ; From ; To                            ;
+-----------------------------+---------+------+-------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; OFF     ; -    ; -                             ;
; ADV_NETLIST_OPT_ALLOWED     ; DEFAULT ; -    ; -                             ;
+-----------------------------+---------+------+-------------------------------+


+--------------------------------------------------------------+
; Source assignments for ALTDDIO_OUT:ALTDDIO_OUT_2             ;
+-------------------------+-------------+------+---------------+
; Assignment              ; Value       ; From ; To            ;
+-------------------------+-------------+------+---------------+
; ADV_NETLIST_OPT_ALLOWED ; NEVER_ALLOW ; -    ; -             ;
; PRESERVE_REGISTER       ; ON          ; -    ; output_cell_L ;
; DDIO_OUTPUT_REGISTER    ; LOW         ; -    ; output_cell_L ;
; DDIO_OUTPUT_REGISTER    ; HIGH        ; -    ; mux           ;
+-------------------------+-------------+------+---------------+


+------------------------------------------------------------------------------+
; Source assignments for ALTDDIO_OUT:ALTDDIO_OUT_2|ddio_out_sbb:auto_generated ;
+-----------------------------+---------+------+-------------------------------+
; Assignment                  ; Value   ; From ; To                            ;
+-----------------------------+---------+------+-------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; OFF     ; -    ; -                             ;
; ADV_NETLIST_OPT_ALLOWED     ; DEFAULT ; -    ; -                             ;
+-----------------------------+---------+------+-------------------------------+


+--------------------------------------------------------------+
; Source assignments for ALTDDIO_OUT:ALTDDIO_OUT_3             ;
+-------------------------+-------------+------+---------------+
; Assignment              ; Value       ; From ; To            ;
+-------------------------+-------------+------+---------------+
; ADV_NETLIST_OPT_ALLOWED ; NEVER_ALLOW ; -    ; -             ;
; PRESERVE_REGISTER       ; ON          ; -    ; output_cell_L ;
; DDIO_OUTPUT_REGISTER    ; LOW         ; -    ; output_cell_L ;
; DDIO_OUTPUT_REGISTER    ; HIGH        ; -    ; mux           ;
+-------------------------+-------------+------+---------------+


+------------------------------------------------------------------------------+
; Source assignments for ALTDDIO_OUT:ALTDDIO_OUT_3|ddio_out_sbb:auto_generated ;
+-----------------------------+---------+------+-------------------------------+
; Assignment                  ; Value   ; From ; To                            ;
+-----------------------------+---------+------+-------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; OFF     ; -    ; -                             ;
; ADV_NETLIST_OPT_ALLOWED     ; DEFAULT ; -    ; -                             ;
+-----------------------------+---------+------+-------------------------------+


+--------------------------------------------------------------+
; Source assignments for ALTDDIO_OUT:ALTDDIO_OUT_4             ;
+-------------------------+-------------+------+---------------+
; Assignment              ; Value       ; From ; To            ;
+-------------------------+-------------+------+---------------+
; ADV_NETLIST_OPT_ALLOWED ; NEVER_ALLOW ; -    ; -             ;
; PRESERVE_REGISTER       ; ON          ; -    ; output_cell_L ;
; DDIO_OUTPUT_REGISTER    ; LOW         ; -    ; output_cell_L ;
; DDIO_OUTPUT_REGISTER    ; HIGH        ; -    ; mux           ;
+-------------------------+-------------+------+---------------+


+------------------------------------------------------------------------------+
; Source assignments for ALTDDIO_OUT:ALTDDIO_OUT_4|ddio_out_sbb:auto_generated ;
+-----------------------------+---------+------+-------------------------------+
; Assignment                  ; Value   ; From ; To                            ;
+-----------------------------+---------+------+-------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; OFF     ; -    ; -                             ;
; ADV_NETLIST_OPT_ALLOWED     ; DEFAULT ; -    ; -                             ;
+-----------------------------+---------+------+-------------------------------+


+--------------------------------------------------------------+
; Source assignments for ALTDDIO_OUT:ALTDDIO_OUT_5             ;
+-------------------------+-------------+------+---------------+
; Assignment              ; Value       ; From ; To            ;
+-------------------------+-------------+------+---------------+
; ADV_NETLIST_OPT_ALLOWED ; NEVER_ALLOW ; -    ; -             ;
; PRESERVE_REGISTER       ; ON          ; -    ; output_cell_L ;
; DDIO_OUTPUT_REGISTER    ; LOW         ; -    ; output_cell_L ;
; DDIO_OUTPUT_REGISTER    ; HIGH        ; -    ; mux           ;
+-------------------------+-------------+------+---------------+


+------------------------------------------------------------------------------+
; Source assignments for ALTDDIO_OUT:ALTDDIO_OUT_5|ddio_out_sbb:auto_generated ;
+-----------------------------+---------+------+-------------------------------+
; Assignment                  ; Value   ; From ; To                            ;
+-----------------------------+---------+------+-------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; OFF     ; -    ; -                             ;
; ADV_NETLIST_OPT_ALLOWED     ; DEFAULT ; -    ; -                             ;
+-----------------------------+---------+------+-------------------------------+


+--------------------------------------------------------------+
; Source assignments for ALTDDIO_OUT:ALTDDIO_OUT_6             ;
+-------------------------+-------------+------+---------------+
; Assignment              ; Value       ; From ; To            ;
+-------------------------+-------------+------+---------------+
; ADV_NETLIST_OPT_ALLOWED ; NEVER_ALLOW ; -    ; -             ;
; PRESERVE_REGISTER       ; ON          ; -    ; output_cell_L ;
; DDIO_OUTPUT_REGISTER    ; LOW         ; -    ; output_cell_L ;
; DDIO_OUTPUT_REGISTER    ; HIGH        ; -    ; mux           ;
+-------------------------+-------------+------+---------------+


+------------------------------------------------------------------------------+
; Source assignments for ALTDDIO_OUT:ALTDDIO_OUT_6|ddio_out_sbb:auto_generated ;
+-----------------------------+---------+------+-------------------------------+
; Assignment                  ; Value   ; From ; To                            ;
+-----------------------------+---------+------+-------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; OFF     ; -    ; -                             ;
; ADV_NETLIST_OPT_ALLOWED     ; DEFAULT ; -    ; -                             ;
+-----------------------------+---------+------+-------------------------------+


+--------------------------------------------------------------+
; Source assignments for ALTDDIO_OUT:ALTDDIO_OUT_7             ;
+-------------------------+-------------+------+---------------+
; Assignment              ; Value       ; From ; To            ;
+-------------------------+-------------+------+---------------+
; ADV_NETLIST_OPT_ALLOWED ; NEVER_ALLOW ; -    ; -             ;
; PRESERVE_REGISTER       ; ON          ; -    ; output_cell_L ;
; DDIO_OUTPUT_REGISTER    ; LOW         ; -    ; output_cell_L ;
; DDIO_OUTPUT_REGISTER    ; HIGH        ; -    ; mux           ;
+-------------------------+-------------+------+---------------+


+------------------------------------------------------------------------------+
; Source assignments for ALTDDIO_OUT:ALTDDIO_OUT_7|ddio_out_sbb:auto_generated ;
+-----------------------------+---------+------+-------------------------------+
; Assignment                  ; Value   ; From ; To                            ;
+-----------------------------+---------+------+-------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; OFF     ; -    ; -                             ;
; ADV_NETLIST_OPT_ALLOWED     ; DEFAULT ; -    ; -                             ;
+-----------------------------+---------+------+-------------------------------+


+--------------------------------------------------------------+
; Source assignments for ALTDDIO_OUT:ALTDDIO_OUT_8             ;
+-------------------------+-------------+------+---------------+
; Assignment              ; Value       ; From ; To            ;
+-------------------------+-------------+------+---------------+
; ADV_NETLIST_OPT_ALLOWED ; NEVER_ALLOW ; -    ; -             ;
; PRESERVE_REGISTER       ; ON          ; -    ; output_cell_L ;
; DDIO_OUTPUT_REGISTER    ; LOW         ; -    ; output_cell_L ;
; DDIO_OUTPUT_REGISTER    ; HIGH        ; -    ; mux           ;
+-------------------------+-------------+------+---------------+


+------------------------------------------------------------------------------+
; Source assignments for ALTDDIO_OUT:ALTDDIO_OUT_8|ddio_out_sbb:auto_generated ;
+-----------------------------+---------+------+-------------------------------+
; Assignment                  ; Value   ; From ; To                            ;
+-----------------------------+---------+------+-------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; OFF     ; -    ; -                             ;
; ADV_NETLIST_OPT_ALLOWED     ; DEFAULT ; -    ; -                             ;
+-----------------------------+---------+------+-------------------------------+


+--------------------------------------------------------------+
; Source assignments for ALTDDIO_OUT:ALTDDIO_OUT_9             ;
+-------------------------+-------------+------+---------------+
; Assignment              ; Value       ; From ; To            ;
+-------------------------+-------------+------+---------------+
; ADV_NETLIST_OPT_ALLOWED ; NEVER_ALLOW ; -    ; -             ;
; PRESERVE_REGISTER       ; ON          ; -    ; output_cell_L ;
; DDIO_OUTPUT_REGISTER    ; LOW         ; -    ; output_cell_L ;
; DDIO_OUTPUT_REGISTER    ; HIGH        ; -    ; mux           ;
+-------------------------+-------------+------+---------------+


+------------------------------------------------------------------------------+
; Source assignments for ALTDDIO_OUT:ALTDDIO_OUT_9|ddio_out_sbb:auto_generated ;
+-----------------------------+---------+------+-------------------------------+
; Assignment                  ; Value   ; From ; To                            ;
+-----------------------------+---------+------+-------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; OFF     ; -    ; -                             ;
; ADV_NETLIST_OPT_ALLOWED     ; DEFAULT ; -    ; -                             ;
+-----------------------------+---------+------+-------------------------------+


+--------------------------------------------------------------+
; Source assignments for ALTDDIO_OUT:ALTDDIO_OUT_10            ;
+-------------------------+-------------+------+---------------+
; Assignment              ; Value       ; From ; To            ;
+-------------------------+-------------+------+---------------+
; ADV_NETLIST_OPT_ALLOWED ; NEVER_ALLOW ; -    ; -             ;
; PRESERVE_REGISTER       ; ON          ; -    ; output_cell_L ;
; DDIO_OUTPUT_REGISTER    ; LOW         ; -    ; output_cell_L ;
; DDIO_OUTPUT_REGISTER    ; HIGH        ; -    ; mux           ;
+-------------------------+-------------+------+---------------+


+-------------------------------------------------------------------------------+
; Source assignments for ALTDDIO_OUT:ALTDDIO_OUT_10|ddio_out_sbb:auto_generated ;
+-----------------------------+---------+------+--------------------------------+
; Assignment                  ; Value   ; From ; To                             ;
+-----------------------------+---------+------+--------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; OFF     ; -    ; -                              ;
; ADV_NETLIST_OPT_ALLOWED     ; DEFAULT ; -    ; -                              ;
+-----------------------------+---------+------+--------------------------------+


+--------------------------------------------------------------+
; Source assignments for ALTDDIO_OUT:ALTDDIO_OUT_11            ;
+-------------------------+-------------+------+---------------+
; Assignment              ; Value       ; From ; To            ;
+-------------------------+-------------+------+---------------+
; ADV_NETLIST_OPT_ALLOWED ; NEVER_ALLOW ; -    ; -             ;
; PRESERVE_REGISTER       ; ON          ; -    ; output_cell_L ;
; DDIO_OUTPUT_REGISTER    ; LOW         ; -    ; output_cell_L ;
; DDIO_OUTPUT_REGISTER    ; HIGH        ; -    ; mux           ;
+-------------------------+-------------+------+---------------+


+-------------------------------------------------------------------------------+
; Source assignments for ALTDDIO_OUT:ALTDDIO_OUT_11|ddio_out_sbb:auto_generated ;
+-----------------------------+---------+------+--------------------------------+
; Assignment                  ; Value   ; From ; To                             ;
+-----------------------------+---------+------+--------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; OFF     ; -    ; -                              ;
; ADV_NETLIST_OPT_ALLOWED     ; DEFAULT ; -    ; -                              ;
+-----------------------------+---------+------+--------------------------------+


+--------------------------------------------------------------+
; Source assignments for ALTDDIO_OUT:ALTDDIO_OUT_12            ;
+-------------------------+-------------+------+---------------+
; Assignment              ; Value       ; From ; To            ;
+-------------------------+-------------+------+---------------+
; ADV_NETLIST_OPT_ALLOWED ; NEVER_ALLOW ; -    ; -             ;
; PRESERVE_REGISTER       ; ON          ; -    ; output_cell_L ;
; DDIO_OUTPUT_REGISTER    ; LOW         ; -    ; output_cell_L ;
; DDIO_OUTPUT_REGISTER    ; HIGH        ; -    ; mux           ;
+-------------------------+-------------+------+---------------+


+-------------------------------------------------------------------------------+
; Source assignments for ALTDDIO_OUT:ALTDDIO_OUT_12|ddio_out_sbb:auto_generated ;
+-----------------------------+---------+------+--------------------------------+
; Assignment                  ; Value   ; From ; To                             ;
+-----------------------------+---------+------+--------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; OFF     ; -    ; -                              ;
; ADV_NETLIST_OPT_ALLOWED     ; DEFAULT ; -    ; -                              ;
+-----------------------------+---------+------+--------------------------------+


+--------------------------------------------------------------+
; Source assignments for ALTDDIO_OUT:ALTDDIO_OUT_13            ;
+-------------------------+-------------+------+---------------+
; Assignment              ; Value       ; From ; To            ;
+-------------------------+-------------+------+---------------+
; ADV_NETLIST_OPT_ALLOWED ; NEVER_ALLOW ; -    ; -             ;
; PRESERVE_REGISTER       ; ON          ; -    ; output_cell_L ;
; DDIO_OUTPUT_REGISTER    ; LOW         ; -    ; output_cell_L ;
; DDIO_OUTPUT_REGISTER    ; HIGH        ; -    ; mux           ;
+-------------------------+-------------+------+---------------+


+-------------------------------------------------------------------------------+
; Source assignments for ALTDDIO_OUT:ALTDDIO_OUT_13|ddio_out_sbb:auto_generated ;
+-----------------------------+---------+------+--------------------------------+
; Assignment                  ; Value   ; From ; To                             ;
+-----------------------------+---------+------+--------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; OFF     ; -    ; -                              ;
; ADV_NETLIST_OPT_ALLOWED     ; DEFAULT ; -    ; -                              ;
+-----------------------------+---------+------+--------------------------------+


+--------------------------------------------------------------+
; Source assignments for ALTDDIO_OUT:ALTDDIO_OUT_14            ;
+-------------------------+-------------+------+---------------+
; Assignment              ; Value       ; From ; To            ;
+-------------------------+-------------+------+---------------+
; ADV_NETLIST_OPT_ALLOWED ; NEVER_ALLOW ; -    ; -             ;
; PRESERVE_REGISTER       ; ON          ; -    ; output_cell_L ;
; DDIO_OUTPUT_REGISTER    ; LOW         ; -    ; output_cell_L ;
; DDIO_OUTPUT_REGISTER    ; HIGH        ; -    ; mux           ;
+-------------------------+-------------+------+---------------+


+-------------------------------------------------------------------------------+
; Source assignments for ALTDDIO_OUT:ALTDDIO_OUT_14|ddio_out_sbb:auto_generated ;
+-----------------------------+---------+------+--------------------------------+
; Assignment                  ; Value   ; From ; To                             ;
+-----------------------------+---------+------+--------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; OFF     ; -    ; -                              ;
; ADV_NETLIST_OPT_ALLOWED     ; DEFAULT ; -    ; -                              ;
+-----------------------------+---------+------+--------------------------------+


+--------------------------------------------------------------+
; Source assignments for ALTDDIO_OUT:ALTDDIO_OUT_15            ;
+-------------------------+-------------+------+---------------+
; Assignment              ; Value       ; From ; To            ;
+-------------------------+-------------+------+---------------+
; ADV_NETLIST_OPT_ALLOWED ; NEVER_ALLOW ; -    ; -             ;
; PRESERVE_REGISTER       ; ON          ; -    ; output_cell_L ;
; DDIO_OUTPUT_REGISTER    ; LOW         ; -    ; output_cell_L ;
; DDIO_OUTPUT_REGISTER    ; HIGH        ; -    ; mux           ;
+-------------------------+-------------+------+---------------+


+-------------------------------------------------------------------------------+
; Source assignments for ALTDDIO_OUT:ALTDDIO_OUT_15|ddio_out_sbb:auto_generated ;
+-----------------------------+---------+------+--------------------------------+
; Assignment                  ; Value   ; From ; To                             ;
+-----------------------------+---------+------+--------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; OFF     ; -    ; -                              ;
; ADV_NETLIST_OPT_ALLOWED     ; DEFAULT ; -    ; -                              ;
+-----------------------------+---------+------+--------------------------------+


+--------------------------------------------------------------+
; Source assignments for ALTDDIO_OUT:ALTDDIO_OUT_16            ;
+-------------------------+-------------+------+---------------+
; Assignment              ; Value       ; From ; To            ;
+-------------------------+-------------+------+---------------+
; ADV_NETLIST_OPT_ALLOWED ; NEVER_ALLOW ; -    ; -             ;
; PRESERVE_REGISTER       ; ON          ; -    ; output_cell_L ;
; DDIO_OUTPUT_REGISTER    ; LOW         ; -    ; output_cell_L ;
; DDIO_OUTPUT_REGISTER    ; HIGH        ; -    ; mux           ;
+-------------------------+-------------+------+---------------+


+-------------------------------------------------------------------------------+
; Source assignments for ALTDDIO_OUT:ALTDDIO_OUT_16|ddio_out_sbb:auto_generated ;
+-----------------------------+---------+------+--------------------------------+
; Assignment                  ; Value   ; From ; To                             ;
+-----------------------------+---------+------+--------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; OFF     ; -    ; -                              ;
; ADV_NETLIST_OPT_ALLOWED     ; DEFAULT ; -    ; -                              ;
+-----------------------------+---------+------+--------------------------------+


+--------------------------------------------------------------+
; Source assignments for ALTDDIO_OUT:ALTDDIO_OUT_17            ;
+-------------------------+-------------+------+---------------+
; Assignment              ; Value       ; From ; To            ;
+-------------------------+-------------+------+---------------+
; ADV_NETLIST_OPT_ALLOWED ; NEVER_ALLOW ; -    ; -             ;
; PRESERVE_REGISTER       ; ON          ; -    ; output_cell_L ;
; DDIO_OUTPUT_REGISTER    ; LOW         ; -    ; output_cell_L ;
; DDIO_OUTPUT_REGISTER    ; HIGH        ; -    ; mux           ;
+-------------------------+-------------+------+---------------+


+-------------------------------------------------------------------------------+
; Source assignments for ALTDDIO_OUT:ALTDDIO_OUT_17|ddio_out_sbb:auto_generated ;
+-----------------------------+---------+------+--------------------------------+
; Assignment                  ; Value   ; From ; To                             ;
+-----------------------------+---------+------+--------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; OFF     ; -    ; -                              ;
; ADV_NETLIST_OPT_ALLOWED     ; DEFAULT ; -    ; -                              ;
+-----------------------------+---------+------+--------------------------------+


+--------------------------------------------------------------+
; Source assignments for ALTDDIO_OUT:ALTDDIO_OUT_18            ;
+-------------------------+-------------+------+---------------+
; Assignment              ; Value       ; From ; To            ;
+-------------------------+-------------+------+---------------+
; ADV_NETLIST_OPT_ALLOWED ; NEVER_ALLOW ; -    ; -             ;
; PRESERVE_REGISTER       ; ON          ; -    ; output_cell_L ;
; DDIO_OUTPUT_REGISTER    ; LOW         ; -    ; output_cell_L ;
; DDIO_OUTPUT_REGISTER    ; HIGH        ; -    ; mux           ;
+-------------------------+-------------+------+---------------+


+-------------------------------------------------------------------------------+
; Source assignments for ALTDDIO_OUT:ALTDDIO_OUT_18|ddio_out_sbb:auto_generated ;
+-----------------------------+---------+------+--------------------------------+
; Assignment                  ; Value   ; From ; To                             ;
+-----------------------------+---------+------+--------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; OFF     ; -    ; -                              ;
; ADV_NETLIST_OPT_ALLOWED     ; DEFAULT ; -    ; -                              ;
+-----------------------------+---------+------+--------------------------------+


+--------------------------------------------------------------+
; Source assignments for ALTDDIO_OUT:ALTDDIO_OUT_19            ;
+-------------------------+-------------+------+---------------+
; Assignment              ; Value       ; From ; To            ;
+-------------------------+-------------+------+---------------+
; ADV_NETLIST_OPT_ALLOWED ; NEVER_ALLOW ; -    ; -             ;
; PRESERVE_REGISTER       ; ON          ; -    ; output_cell_L ;
; DDIO_OUTPUT_REGISTER    ; LOW         ; -    ; output_cell_L ;
; DDIO_OUTPUT_REGISTER    ; HIGH        ; -    ; mux           ;
+-------------------------+-------------+------+---------------+


+-------------------------------------------------------------------------------+
; Source assignments for ALTDDIO_OUT:ALTDDIO_OUT_19|ddio_out_sbb:auto_generated ;
+-----------------------------+---------+------+--------------------------------+
; Assignment                  ; Value   ; From ; To                             ;
+-----------------------------+---------+------+--------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; OFF     ; -    ; -                              ;
; ADV_NETLIST_OPT_ALLOWED     ; DEFAULT ; -    ; -                              ;
+-----------------------------+---------+------+--------------------------------+


+--------------------------------------------------------------+
; Source assignments for ALTDDIO_OUT:ALTDDIO_OUT_20            ;
+-------------------------+-------------+------+---------------+
; Assignment              ; Value       ; From ; To            ;
+-------------------------+-------------+------+---------------+
; ADV_NETLIST_OPT_ALLOWED ; NEVER_ALLOW ; -    ; -             ;
; PRESERVE_REGISTER       ; ON          ; -    ; output_cell_L ;
; DDIO_OUTPUT_REGISTER    ; LOW         ; -    ; output_cell_L ;
; DDIO_OUTPUT_REGISTER    ; HIGH        ; -    ; mux           ;
+-------------------------+-------------+------+---------------+


+-------------------------------------------------------------------------------+
; Source assignments for ALTDDIO_OUT:ALTDDIO_OUT_20|ddio_out_sbb:auto_generated ;
+-----------------------------+---------+------+--------------------------------+
; Assignment                  ; Value   ; From ; To                             ;
+-----------------------------+---------+------+--------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; OFF     ; -    ; -                              ;
; ADV_NETLIST_OPT_ALLOWED     ; DEFAULT ; -    ; -                              ;
+-----------------------------+---------+------+--------------------------------+


+--------------------------------------------------------------+
; Source assignments for ALTDDIO_OUT:ALTDDIO_OUT_21            ;
+-------------------------+-------------+------+---------------+
; Assignment              ; Value       ; From ; To            ;
+-------------------------+-------------+------+---------------+
; ADV_NETLIST_OPT_ALLOWED ; NEVER_ALLOW ; -    ; -             ;
; PRESERVE_REGISTER       ; ON          ; -    ; output_cell_L ;
; DDIO_OUTPUT_REGISTER    ; LOW         ; -    ; output_cell_L ;
; DDIO_OUTPUT_REGISTER    ; HIGH        ; -    ; mux           ;
+-------------------------+-------------+------+---------------+


+-------------------------------------------------------------------------------+
; Source assignments for ALTDDIO_OUT:ALTDDIO_OUT_21|ddio_out_sbb:auto_generated ;
+-----------------------------+---------+------+--------------------------------+
; Assignment                  ; Value   ; From ; To                             ;
+-----------------------------+---------+------+--------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; OFF     ; -    ; -                              ;
; ADV_NETLIST_OPT_ALLOWED     ; DEFAULT ; -    ; -                              ;
+-----------------------------+---------+------+--------------------------------+


+--------------------------------------------------------------+
; Source assignments for ALTDDIO_OUT:ALTDDIO_OUT_22            ;
+-------------------------+-------------+------+---------------+
; Assignment              ; Value       ; From ; To            ;
+-------------------------+-------------+------+---------------+
; ADV_NETLIST_OPT_ALLOWED ; NEVER_ALLOW ; -    ; -             ;
; PRESERVE_REGISTER       ; ON          ; -    ; output_cell_L ;
; DDIO_OUTPUT_REGISTER    ; LOW         ; -    ; output_cell_L ;
; DDIO_OUTPUT_REGISTER    ; HIGH        ; -    ; mux           ;
+-------------------------+-------------+------+---------------+


+-------------------------------------------------------------------------------+
; Source assignments for ALTDDIO_OUT:ALTDDIO_OUT_22|ddio_out_sbb:auto_generated ;
+-----------------------------+---------+------+--------------------------------+
; Assignment                  ; Value   ; From ; To                             ;
+-----------------------------+---------+------+--------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; OFF     ; -    ; -                              ;
; ADV_NETLIST_OPT_ALLOWED     ; DEFAULT ; -    ; -                              ;
+-----------------------------+---------+------+--------------------------------+


+--------------------------------------------------------------+
; Source assignments for ALTDDIO_OUT:ALTDDIO_OUT_23            ;
+-------------------------+-------------+------+---------------+
; Assignment              ; Value       ; From ; To            ;
+-------------------------+-------------+------+---------------+
; ADV_NETLIST_OPT_ALLOWED ; NEVER_ALLOW ; -    ; -             ;
; PRESERVE_REGISTER       ; ON          ; -    ; output_cell_L ;
; DDIO_OUTPUT_REGISTER    ; LOW         ; -    ; output_cell_L ;
; DDIO_OUTPUT_REGISTER    ; HIGH        ; -    ; mux           ;
+-------------------------+-------------+------+---------------+


+-------------------------------------------------------------------------------+
; Source assignments for ALTDDIO_OUT:ALTDDIO_OUT_23|ddio_out_sbb:auto_generated ;
+-----------------------------+---------+------+--------------------------------+
; Assignment                  ; Value   ; From ; To                             ;
+-----------------------------+---------+------+--------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; OFF     ; -    ; -                              ;
; ADV_NETLIST_OPT_ALLOWED     ; DEFAULT ; -    ; -                              ;
+-----------------------------+---------+------+--------------------------------+


+---------------------------------------------------+
; Source assignments for ALTDDIO_IN:ALTDDIO_IN      ;
+---------------------+-------+------+--------------+
; Assignment          ; Value ; From ; To           ;
+---------------------+-------+------+--------------+
; DDIO_INPUT_REGISTER ; LOW   ; -    ; input_cell_L ;
; DDIO_INPUT_REGISTER ; HIGH  ; -    ; input_cell_H ;
+---------------------+-------+------+--------------+


+-------------------------------------------------------------------------+
; Source assignments for ALTDDIO_IN:ALTDDIO_IN|ddio_in_r7b:auto_generated ;
+-----------------------------+-------------+------+----------------------+
; Assignment                  ; Value       ; From ; To                   ;
+-----------------------------+-------------+------+----------------------+
; SYNCHRONIZER_IDENTIFICATION ; OFF         ; -    ; -                    ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; -                    ;
; DDIO_INPUT_REGISTER         ; HIGH        ; -    ; input_cell_h         ;
; DDIO_INPUT_REGISTER         ; LOW         ; -    ; input_cell_l         ;
+-----------------------------+-------------+------+----------------------+


+--------------------------------------------------------------+
; Source assignments for ALTDDIO_OUT:ALTDDIO_OUT_24            ;
+-------------------------+-------------+------+---------------+
; Assignment              ; Value       ; From ; To            ;
+-------------------------+-------------+------+---------------+
; ADV_NETLIST_OPT_ALLOWED ; NEVER_ALLOW ; -    ; -             ;
; PRESERVE_REGISTER       ; ON          ; -    ; output_cell_L ;
; DDIO_OUTPUT_REGISTER    ; LOW         ; -    ; output_cell_L ;
; DDIO_OUTPUT_REGISTER    ; HIGH        ; -    ; mux           ;
+-------------------------+-------------+------+---------------+


+-------------------------------------------------------------------------------+
; Source assignments for ALTDDIO_OUT:ALTDDIO_OUT_24|ddio_out_sbb:auto_generated ;
+-----------------------------+---------+------+--------------------------------+
; Assignment                  ; Value   ; From ; To                             ;
+-----------------------------+---------+------+--------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; OFF     ; -    ; -                              ;
; ADV_NETLIST_OPT_ALLOWED     ; DEFAULT ; -    ; -                              ;
+-----------------------------+---------+------+--------------------------------+


+---------------------------------------------------+
; Source assignments for ALTDDIO_IN:ALTDDIO_IN_1    ;
+---------------------+-------+------+--------------+
; Assignment          ; Value ; From ; To           ;
+---------------------+-------+------+--------------+
; DDIO_INPUT_REGISTER ; LOW   ; -    ; input_cell_L ;
; DDIO_INPUT_REGISTER ; HIGH  ; -    ; input_cell_H ;
+---------------------+-------+------+--------------+


+---------------------------------------------------------------------------+
; Source assignments for ALTDDIO_IN:ALTDDIO_IN_1|ddio_in_r7b:auto_generated ;
+-----------------------------+-------------+------+------------------------+
; Assignment                  ; Value       ; From ; To                     ;
+-----------------------------+-------------+------+------------------------+
; SYNCHRONIZER_IDENTIFICATION ; OFF         ; -    ; -                      ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; -                      ;
; DDIO_INPUT_REGISTER         ; HIGH        ; -    ; input_cell_h           ;
; DDIO_INPUT_REGISTER         ; LOW         ; -    ; input_cell_l           ;
+-----------------------------+-------------+------+------------------------+


+--------------------------------------------------------------+
; Source assignments for ALTDDIO_OUT:ALTDDIO_OUT_25            ;
+-------------------------+-------------+------+---------------+
; Assignment              ; Value       ; From ; To            ;
+-------------------------+-------------+------+---------------+
; ADV_NETLIST_OPT_ALLOWED ; NEVER_ALLOW ; -    ; -             ;
; PRESERVE_REGISTER       ; ON          ; -    ; output_cell_L ;
; DDIO_OUTPUT_REGISTER    ; LOW         ; -    ; output_cell_L ;
; DDIO_OUTPUT_REGISTER    ; HIGH        ; -    ; mux           ;
+-------------------------+-------------+------+---------------+


+-------------------------------------------------------------------------------+
; Source assignments for ALTDDIO_OUT:ALTDDIO_OUT_25|ddio_out_sbb:auto_generated ;
+-----------------------------+---------+------+--------------------------------+
; Assignment                  ; Value   ; From ; To                             ;
+-----------------------------+---------+------+--------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; OFF     ; -    ; -                              ;
; ADV_NETLIST_OPT_ALLOWED     ; DEFAULT ; -    ; -                              ;
+-----------------------------+---------+------+--------------------------------+


+---------------------------------------------------+
; Source assignments for ALTDDIO_IN:ALTDDIO_IN_2    ;
+---------------------+-------+------+--------------+
; Assignment          ; Value ; From ; To           ;
+---------------------+-------+------+--------------+
; DDIO_INPUT_REGISTER ; LOW   ; -    ; input_cell_L ;
; DDIO_INPUT_REGISTER ; HIGH  ; -    ; input_cell_H ;
+---------------------+-------+------+--------------+


+---------------------------------------------------------------------------+
; Source assignments for ALTDDIO_IN:ALTDDIO_IN_2|ddio_in_r7b:auto_generated ;
+-----------------------------+-------------+------+------------------------+
; Assignment                  ; Value       ; From ; To                     ;
+-----------------------------+-------------+------+------------------------+
; SYNCHRONIZER_IDENTIFICATION ; OFF         ; -    ; -                      ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; -                      ;
; DDIO_INPUT_REGISTER         ; HIGH        ; -    ; input_cell_h           ;
; DDIO_INPUT_REGISTER         ; LOW         ; -    ; input_cell_l           ;
+-----------------------------+-------------+------+------------------------+


+--------------------------------------------------------------+
; Source assignments for ALTDDIO_OUT:ALTDDIO_OUT_26            ;
+-------------------------+-------------+------+---------------+
; Assignment              ; Value       ; From ; To            ;
+-------------------------+-------------+------+---------------+
; ADV_NETLIST_OPT_ALLOWED ; NEVER_ALLOW ; -    ; -             ;
; PRESERVE_REGISTER       ; ON          ; -    ; output_cell_L ;
; DDIO_OUTPUT_REGISTER    ; LOW         ; -    ; output_cell_L ;
; DDIO_OUTPUT_REGISTER    ; HIGH        ; -    ; mux           ;
+-------------------------+-------------+------+---------------+


+-------------------------------------------------------------------------------+
; Source assignments for ALTDDIO_OUT:ALTDDIO_OUT_26|ddio_out_sbb:auto_generated ;
+-----------------------------+---------+------+--------------------------------+
; Assignment                  ; Value   ; From ; To                             ;
+-----------------------------+---------+------+--------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; OFF     ; -    ; -                              ;
; ADV_NETLIST_OPT_ALLOWED     ; DEFAULT ; -    ; -                              ;
+-----------------------------+---------+------+--------------------------------+


+---------------------------------------------------+
; Source assignments for ALTDDIO_IN:ALTDDIO_IN_3    ;
+---------------------+-------+------+--------------+
; Assignment          ; Value ; From ; To           ;
+---------------------+-------+------+--------------+
; DDIO_INPUT_REGISTER ; LOW   ; -    ; input_cell_L ;
; DDIO_INPUT_REGISTER ; HIGH  ; -    ; input_cell_H ;
+---------------------+-------+------+--------------+


+---------------------------------------------------------------------------+
; Source assignments for ALTDDIO_IN:ALTDDIO_IN_3|ddio_in_r7b:auto_generated ;
+-----------------------------+-------------+------+------------------------+
; Assignment                  ; Value       ; From ; To                     ;
+-----------------------------+-------------+------+------------------------+
; SYNCHRONIZER_IDENTIFICATION ; OFF         ; -    ; -                      ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; -                      ;
; DDIO_INPUT_REGISTER         ; HIGH        ; -    ; input_cell_h           ;
; DDIO_INPUT_REGISTER         ; LOW         ; -    ; input_cell_l           ;
+-----------------------------+-------------+------+------------------------+


+--------------------------------------------------------------+
; Source assignments for ALTDDIO_OUT:ALTDDIO_OUT_27            ;
+-------------------------+-------------+------+---------------+
; Assignment              ; Value       ; From ; To            ;
+-------------------------+-------------+------+---------------+
; ADV_NETLIST_OPT_ALLOWED ; NEVER_ALLOW ; -    ; -             ;
; PRESERVE_REGISTER       ; ON          ; -    ; output_cell_L ;
; DDIO_OUTPUT_REGISTER    ; LOW         ; -    ; output_cell_L ;
; DDIO_OUTPUT_REGISTER    ; HIGH        ; -    ; mux           ;
+-------------------------+-------------+------+---------------+


+-------------------------------------------------------------------------------+
; Source assignments for ALTDDIO_OUT:ALTDDIO_OUT_27|ddio_out_sbb:auto_generated ;
+-----------------------------+---------+------+--------------------------------+
; Assignment                  ; Value   ; From ; To                             ;
+-----------------------------+---------+------+--------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; OFF     ; -    ; -                              ;
; ADV_NETLIST_OPT_ALLOWED     ; DEFAULT ; -    ; -                              ;
+-----------------------------+---------+------+--------------------------------+


+---------------------------------------------------+
; Source assignments for ALTDDIO_IN:ALTDDIO_IN_4    ;
+---------------------+-------+------+--------------+
; Assignment          ; Value ; From ; To           ;
+---------------------+-------+------+--------------+
; DDIO_INPUT_REGISTER ; LOW   ; -    ; input_cell_L ;
; DDIO_INPUT_REGISTER ; HIGH  ; -    ; input_cell_H ;
+---------------------+-------+------+--------------+


+---------------------------------------------------------------------------+
; Source assignments for ALTDDIO_IN:ALTDDIO_IN_4|ddio_in_r7b:auto_generated ;
+-----------------------------+-------------+------+------------------------+
; Assignment                  ; Value       ; From ; To                     ;
+-----------------------------+-------------+------+------------------------+
; SYNCHRONIZER_IDENTIFICATION ; OFF         ; -    ; -                      ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; -                      ;
; DDIO_INPUT_REGISTER         ; HIGH        ; -    ; input_cell_h           ;
; DDIO_INPUT_REGISTER         ; LOW         ; -    ; input_cell_l           ;
+-----------------------------+-------------+------+------------------------+


+--------------------------------------------------------------+
; Source assignments for ALTDDIO_OUT:ALTDDIO_OUT_28            ;
+-------------------------+-------------+------+---------------+
; Assignment              ; Value       ; From ; To            ;
+-------------------------+-------------+------+---------------+
; ADV_NETLIST_OPT_ALLOWED ; NEVER_ALLOW ; -    ; -             ;
; PRESERVE_REGISTER       ; ON          ; -    ; output_cell_L ;
; DDIO_OUTPUT_REGISTER    ; LOW         ; -    ; output_cell_L ;
; DDIO_OUTPUT_REGISTER    ; HIGH        ; -    ; mux           ;
+-------------------------+-------------+------+---------------+


+-------------------------------------------------------------------------------+
; Source assignments for ALTDDIO_OUT:ALTDDIO_OUT_28|ddio_out_sbb:auto_generated ;
+-----------------------------+---------+------+--------------------------------+
; Assignment                  ; Value   ; From ; To                             ;
+-----------------------------+---------+------+--------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; OFF     ; -    ; -                              ;
; ADV_NETLIST_OPT_ALLOWED     ; DEFAULT ; -    ; -                              ;
+-----------------------------+---------+------+--------------------------------+


+---------------------------------------------------+
; Source assignments for ALTDDIO_IN:ALTDDIO_IN_5    ;
+---------------------+-------+------+--------------+
; Assignment          ; Value ; From ; To           ;
+---------------------+-------+------+--------------+
; DDIO_INPUT_REGISTER ; LOW   ; -    ; input_cell_L ;
; DDIO_INPUT_REGISTER ; HIGH  ; -    ; input_cell_H ;
+---------------------+-------+------+--------------+


+---------------------------------------------------------------------------+
; Source assignments for ALTDDIO_IN:ALTDDIO_IN_5|ddio_in_r7b:auto_generated ;
+-----------------------------+-------------+------+------------------------+
; Assignment                  ; Value       ; From ; To                     ;
+-----------------------------+-------------+------+------------------------+
; SYNCHRONIZER_IDENTIFICATION ; OFF         ; -    ; -                      ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; -                      ;
; DDIO_INPUT_REGISTER         ; HIGH        ; -    ; input_cell_h           ;
; DDIO_INPUT_REGISTER         ; LOW         ; -    ; input_cell_l           ;
+-----------------------------+-------------+------+------------------------+


+--------------------------------------------------------------+
; Source assignments for ALTDDIO_OUT:ALTDDIO_OUT_29            ;
+-------------------------+-------------+------+---------------+
; Assignment              ; Value       ; From ; To            ;
+-------------------------+-------------+------+---------------+
; ADV_NETLIST_OPT_ALLOWED ; NEVER_ALLOW ; -    ; -             ;
; PRESERVE_REGISTER       ; ON          ; -    ; output_cell_L ;
; DDIO_OUTPUT_REGISTER    ; LOW         ; -    ; output_cell_L ;
; DDIO_OUTPUT_REGISTER    ; HIGH        ; -    ; mux           ;
+-------------------------+-------------+------+---------------+


+-------------------------------------------------------------------------------+
; Source assignments for ALTDDIO_OUT:ALTDDIO_OUT_29|ddio_out_sbb:auto_generated ;
+-----------------------------+---------+------+--------------------------------+
; Assignment                  ; Value   ; From ; To                             ;
+-----------------------------+---------+------+--------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; OFF     ; -    ; -                              ;
; ADV_NETLIST_OPT_ALLOWED     ; DEFAULT ; -    ; -                              ;
+-----------------------------+---------+------+--------------------------------+


+---------------------------------------------------+
; Source assignments for ALTDDIO_IN:ALTDDIO_IN_6    ;
+---------------------+-------+------+--------------+
; Assignment          ; Value ; From ; To           ;
+---------------------+-------+------+--------------+
; DDIO_INPUT_REGISTER ; LOW   ; -    ; input_cell_L ;
; DDIO_INPUT_REGISTER ; HIGH  ; -    ; input_cell_H ;
+---------------------+-------+------+--------------+


+---------------------------------------------------------------------------+
; Source assignments for ALTDDIO_IN:ALTDDIO_IN_6|ddio_in_r7b:auto_generated ;
+-----------------------------+-------------+------+------------------------+
; Assignment                  ; Value       ; From ; To                     ;
+-----------------------------+-------------+------+------------------------+
; SYNCHRONIZER_IDENTIFICATION ; OFF         ; -    ; -                      ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; -                      ;
; DDIO_INPUT_REGISTER         ; HIGH        ; -    ; input_cell_h           ;
; DDIO_INPUT_REGISTER         ; LOW         ; -    ; input_cell_l           ;
+-----------------------------+-------------+------+------------------------+


+--------------------------------------------------------------+
; Source assignments for ALTDDIO_OUT:ALTDDIO_OUT_30            ;
+-------------------------+-------------+------+---------------+
; Assignment              ; Value       ; From ; To            ;
+-------------------------+-------------+------+---------------+
; ADV_NETLIST_OPT_ALLOWED ; NEVER_ALLOW ; -    ; -             ;
; PRESERVE_REGISTER       ; ON          ; -    ; output_cell_L ;
; DDIO_OUTPUT_REGISTER    ; LOW         ; -    ; output_cell_L ;
; DDIO_OUTPUT_REGISTER    ; HIGH        ; -    ; mux           ;
+-------------------------+-------------+------+---------------+


+-------------------------------------------------------------------------------+
; Source assignments for ALTDDIO_OUT:ALTDDIO_OUT_30|ddio_out_sbb:auto_generated ;
+-----------------------------+---------+------+--------------------------------+
; Assignment                  ; Value   ; From ; To                             ;
+-----------------------------+---------+------+--------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; OFF     ; -    ; -                              ;
; ADV_NETLIST_OPT_ALLOWED     ; DEFAULT ; -    ; -                              ;
+-----------------------------+---------+------+--------------------------------+


+---------------------------------------------------+
; Source assignments for ALTDDIO_IN:ALTDDIO_IN_7    ;
+---------------------+-------+------+--------------+
; Assignment          ; Value ; From ; To           ;
+---------------------+-------+------+--------------+
; DDIO_INPUT_REGISTER ; LOW   ; -    ; input_cell_L ;
; DDIO_INPUT_REGISTER ; HIGH  ; -    ; input_cell_H ;
+---------------------+-------+------+--------------+


+---------------------------------------------------------------------------+
; Source assignments for ALTDDIO_IN:ALTDDIO_IN_7|ddio_in_r7b:auto_generated ;
+-----------------------------+-------------+------+------------------------+
; Assignment                  ; Value       ; From ; To                     ;
+-----------------------------+-------------+------+------------------------+
; SYNCHRONIZER_IDENTIFICATION ; OFF         ; -    ; -                      ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; -                      ;
; DDIO_INPUT_REGISTER         ; HIGH        ; -    ; input_cell_h           ;
; DDIO_INPUT_REGISTER         ; LOW         ; -    ; input_cell_l           ;
+-----------------------------+-------------+------+------------------------+


+--------------------------------------------------------------+
; Source assignments for ALTDDIO_OUT:ALTDDIO_OUT_31            ;
+-------------------------+-------------+------+---------------+
; Assignment              ; Value       ; From ; To            ;
+-------------------------+-------------+------+---------------+
; ADV_NETLIST_OPT_ALLOWED ; NEVER_ALLOW ; -    ; -             ;
; PRESERVE_REGISTER       ; ON          ; -    ; output_cell_L ;
; DDIO_OUTPUT_REGISTER    ; LOW         ; -    ; output_cell_L ;
; DDIO_OUTPUT_REGISTER    ; HIGH        ; -    ; mux           ;
+-------------------------+-------------+------+---------------+


+-------------------------------------------------------------------------------+
; Source assignments for ALTDDIO_OUT:ALTDDIO_OUT_31|ddio_out_sbb:auto_generated ;
+-----------------------------+---------+------+--------------------------------+
; Assignment                  ; Value   ; From ; To                             ;
+-----------------------------+---------+------+--------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; OFF     ; -    ; -                              ;
; ADV_NETLIST_OPT_ALLOWED     ; DEFAULT ; -    ; -                              ;
+-----------------------------+---------+------+--------------------------------+


+---------------------------------------------------+
; Source assignments for ALTDDIO_IN:ALTDDIO_IN_8    ;
+---------------------+-------+------+--------------+
; Assignment          ; Value ; From ; To           ;
+---------------------+-------+------+--------------+
; DDIO_INPUT_REGISTER ; LOW   ; -    ; input_cell_L ;
; DDIO_INPUT_REGISTER ; HIGH  ; -    ; input_cell_H ;
+---------------------+-------+------+--------------+


+---------------------------------------------------------------------------+
; Source assignments for ALTDDIO_IN:ALTDDIO_IN_8|ddio_in_r7b:auto_generated ;
+-----------------------------+-------------+------+------------------------+
; Assignment                  ; Value       ; From ; To                     ;
+-----------------------------+-------------+------+------------------------+
; SYNCHRONIZER_IDENTIFICATION ; OFF         ; -    ; -                      ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; -                      ;
; DDIO_INPUT_REGISTER         ; HIGH        ; -    ; input_cell_h           ;
; DDIO_INPUT_REGISTER         ; LOW         ; -    ; input_cell_l           ;
+-----------------------------+-------------+------+------------------------+


+--------------------------------------------------------------+
; Source assignments for ALTDDIO_OUT:ALTDDIO_OUT_32            ;
+-------------------------+-------------+------+---------------+
; Assignment              ; Value       ; From ; To            ;
+-------------------------+-------------+------+---------------+
; ADV_NETLIST_OPT_ALLOWED ; NEVER_ALLOW ; -    ; -             ;
; PRESERVE_REGISTER       ; ON          ; -    ; output_cell_L ;
; DDIO_OUTPUT_REGISTER    ; LOW         ; -    ; output_cell_L ;
; DDIO_OUTPUT_REGISTER    ; HIGH        ; -    ; mux           ;
+-------------------------+-------------+------+---------------+


+-------------------------------------------------------------------------------+
; Source assignments for ALTDDIO_OUT:ALTDDIO_OUT_32|ddio_out_sbb:auto_generated ;
+-----------------------------+---------+------+--------------------------------+
; Assignment                  ; Value   ; From ; To                             ;
+-----------------------------+---------+------+--------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; OFF     ; -    ; -                              ;
; ADV_NETLIST_OPT_ALLOWED     ; DEFAULT ; -    ; -                              ;
+-----------------------------+---------+------+--------------------------------+


+---------------------------------------------------+
; Source assignments for ALTDDIO_IN:ALTDDIO_IN_9    ;
+---------------------+-------+------+--------------+
; Assignment          ; Value ; From ; To           ;
+---------------------+-------+------+--------------+
; DDIO_INPUT_REGISTER ; LOW   ; -    ; input_cell_L ;
; DDIO_INPUT_REGISTER ; HIGH  ; -    ; input_cell_H ;
+---------------------+-------+------+--------------+


+---------------------------------------------------------------------------+
; Source assignments for ALTDDIO_IN:ALTDDIO_IN_9|ddio_in_r7b:auto_generated ;
+-----------------------------+-------------+------+------------------------+
; Assignment                  ; Value       ; From ; To                     ;
+-----------------------------+-------------+------+------------------------+
; SYNCHRONIZER_IDENTIFICATION ; OFF         ; -    ; -                      ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; -                      ;
; DDIO_INPUT_REGISTER         ; HIGH        ; -    ; input_cell_h           ;
; DDIO_INPUT_REGISTER         ; LOW         ; -    ; input_cell_l           ;
+-----------------------------+-------------+------+------------------------+


+--------------------------------------------------------------+
; Source assignments for ALTDDIO_OUT:ALTDDIO_OUT_33            ;
+-------------------------+-------------+------+---------------+
; Assignment              ; Value       ; From ; To            ;
+-------------------------+-------------+------+---------------+
; ADV_NETLIST_OPT_ALLOWED ; NEVER_ALLOW ; -    ; -             ;
; PRESERVE_REGISTER       ; ON          ; -    ; output_cell_L ;
; DDIO_OUTPUT_REGISTER    ; LOW         ; -    ; output_cell_L ;
; DDIO_OUTPUT_REGISTER    ; HIGH        ; -    ; mux           ;
+-------------------------+-------------+------+---------------+


+-------------------------------------------------------------------------------+
; Source assignments for ALTDDIO_OUT:ALTDDIO_OUT_33|ddio_out_sbb:auto_generated ;
+-----------------------------+---------+------+--------------------------------+
; Assignment                  ; Value   ; From ; To                             ;
+-----------------------------+---------+------+--------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; OFF     ; -    ; -                              ;
; ADV_NETLIST_OPT_ALLOWED     ; DEFAULT ; -    ; -                              ;
+-----------------------------+---------+------+--------------------------------+


+---------------------------------------------------+
; Source assignments for ALTDDIO_IN:ALTDDIO_IN_10   ;
+---------------------+-------+------+--------------+
; Assignment          ; Value ; From ; To           ;
+---------------------+-------+------+--------------+
; DDIO_INPUT_REGISTER ; LOW   ; -    ; input_cell_L ;
; DDIO_INPUT_REGISTER ; HIGH  ; -    ; input_cell_H ;
+---------------------+-------+------+--------------+


+----------------------------------------------------------------------------+
; Source assignments for ALTDDIO_IN:ALTDDIO_IN_10|ddio_in_r7b:auto_generated ;
+-----------------------------+-------------+------+-------------------------+
; Assignment                  ; Value       ; From ; To                      ;
+-----------------------------+-------------+------+-------------------------+
; SYNCHRONIZER_IDENTIFICATION ; OFF         ; -    ; -                       ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; -                       ;
; DDIO_INPUT_REGISTER         ; HIGH        ; -    ; input_cell_h            ;
; DDIO_INPUT_REGISTER         ; LOW         ; -    ; input_cell_l            ;
+-----------------------------+-------------+------+-------------------------+


+--------------------------------------------------------------+
; Source assignments for ALTDDIO_OUT:ALTDDIO_OUT_34            ;
+-------------------------+-------------+------+---------------+
; Assignment              ; Value       ; From ; To            ;
+-------------------------+-------------+------+---------------+
; ADV_NETLIST_OPT_ALLOWED ; NEVER_ALLOW ; -    ; -             ;
; PRESERVE_REGISTER       ; ON          ; -    ; output_cell_L ;
; DDIO_OUTPUT_REGISTER    ; LOW         ; -    ; output_cell_L ;
; DDIO_OUTPUT_REGISTER    ; HIGH        ; -    ; mux           ;
+-------------------------+-------------+------+---------------+


+-------------------------------------------------------------------------------+
; Source assignments for ALTDDIO_OUT:ALTDDIO_OUT_34|ddio_out_sbb:auto_generated ;
+-----------------------------+---------+------+--------------------------------+
; Assignment                  ; Value   ; From ; To                             ;
+-----------------------------+---------+------+--------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; OFF     ; -    ; -                              ;
; ADV_NETLIST_OPT_ALLOWED     ; DEFAULT ; -    ; -                              ;
+-----------------------------+---------+------+--------------------------------+


+---------------------------------------------------+
; Source assignments for ALTDDIO_IN:ALTDDIO_IN_11   ;
+---------------------+-------+------+--------------+
; Assignment          ; Value ; From ; To           ;
+---------------------+-------+------+--------------+
; DDIO_INPUT_REGISTER ; LOW   ; -    ; input_cell_L ;
; DDIO_INPUT_REGISTER ; HIGH  ; -    ; input_cell_H ;
+---------------------+-------+------+--------------+


+----------------------------------------------------------------------------+
; Source assignments for ALTDDIO_IN:ALTDDIO_IN_11|ddio_in_r7b:auto_generated ;
+-----------------------------+-------------+------+-------------------------+
; Assignment                  ; Value       ; From ; To                      ;
+-----------------------------+-------------+------+-------------------------+
; SYNCHRONIZER_IDENTIFICATION ; OFF         ; -    ; -                       ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; -                       ;
; DDIO_INPUT_REGISTER         ; HIGH        ; -    ; input_cell_h            ;
; DDIO_INPUT_REGISTER         ; LOW         ; -    ; input_cell_l            ;
+-----------------------------+-------------+------+-------------------------+


+--------------------------------------------------------------+
; Source assignments for ALTDDIO_OUT:ALTDDIO_OUT_35            ;
+-------------------------+-------------+------+---------------+
; Assignment              ; Value       ; From ; To            ;
+-------------------------+-------------+------+---------------+
; ADV_NETLIST_OPT_ALLOWED ; NEVER_ALLOW ; -    ; -             ;
; PRESERVE_REGISTER       ; ON          ; -    ; output_cell_L ;
; DDIO_OUTPUT_REGISTER    ; LOW         ; -    ; output_cell_L ;
; DDIO_OUTPUT_REGISTER    ; HIGH        ; -    ; mux           ;
+-------------------------+-------------+------+---------------+


+-------------------------------------------------------------------------------+
; Source assignments for ALTDDIO_OUT:ALTDDIO_OUT_35|ddio_out_sbb:auto_generated ;
+-----------------------------+---------+------+--------------------------------+
; Assignment                  ; Value   ; From ; To                             ;
+-----------------------------+---------+------+--------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; OFF     ; -    ; -                              ;
; ADV_NETLIST_OPT_ALLOWED     ; DEFAULT ; -    ; -                              ;
+-----------------------------+---------+------+--------------------------------+


+---------------------------------------------------+
; Source assignments for ALTDDIO_IN:ALTDDIO_IN_12   ;
+---------------------+-------+------+--------------+
; Assignment          ; Value ; From ; To           ;
+---------------------+-------+------+--------------+
; DDIO_INPUT_REGISTER ; LOW   ; -    ; input_cell_L ;
; DDIO_INPUT_REGISTER ; HIGH  ; -    ; input_cell_H ;
+---------------------+-------+------+--------------+


+----------------------------------------------------------------------------+
; Source assignments for ALTDDIO_IN:ALTDDIO_IN_12|ddio_in_r7b:auto_generated ;
+-----------------------------+-------------+------+-------------------------+
; Assignment                  ; Value       ; From ; To                      ;
+-----------------------------+-------------+------+-------------------------+
; SYNCHRONIZER_IDENTIFICATION ; OFF         ; -    ; -                       ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; -                       ;
; DDIO_INPUT_REGISTER         ; HIGH        ; -    ; input_cell_h            ;
; DDIO_INPUT_REGISTER         ; LOW         ; -    ; input_cell_l            ;
+-----------------------------+-------------+------+-------------------------+


+--------------------------------------------------------------+
; Source assignments for ALTDDIO_OUT:ALTDDIO_OUT_36            ;
+-------------------------+-------------+------+---------------+
; Assignment              ; Value       ; From ; To            ;
+-------------------------+-------------+------+---------------+
; ADV_NETLIST_OPT_ALLOWED ; NEVER_ALLOW ; -    ; -             ;
; PRESERVE_REGISTER       ; ON          ; -    ; output_cell_L ;
; DDIO_OUTPUT_REGISTER    ; LOW         ; -    ; output_cell_L ;
; DDIO_OUTPUT_REGISTER    ; HIGH        ; -    ; mux           ;
+-------------------------+-------------+------+---------------+


+-------------------------------------------------------------------------------+
; Source assignments for ALTDDIO_OUT:ALTDDIO_OUT_36|ddio_out_sbb:auto_generated ;
+-----------------------------+---------+------+--------------------------------+
; Assignment                  ; Value   ; From ; To                             ;
+-----------------------------+---------+------+--------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; OFF     ; -    ; -                              ;
; ADV_NETLIST_OPT_ALLOWED     ; DEFAULT ; -    ; -                              ;
+-----------------------------+---------+------+--------------------------------+


+---------------------------------------------------+
; Source assignments for ALTDDIO_IN:ALTDDIO_IN_13   ;
+---------------------+-------+------+--------------+
; Assignment          ; Value ; From ; To           ;
+---------------------+-------+------+--------------+
; DDIO_INPUT_REGISTER ; LOW   ; -    ; input_cell_L ;
; DDIO_INPUT_REGISTER ; HIGH  ; -    ; input_cell_H ;
+---------------------+-------+------+--------------+


+----------------------------------------------------------------------------+
; Source assignments for ALTDDIO_IN:ALTDDIO_IN_13|ddio_in_r7b:auto_generated ;
+-----------------------------+-------------+------+-------------------------+
; Assignment                  ; Value       ; From ; To                      ;
+-----------------------------+-------------+------+-------------------------+
; SYNCHRONIZER_IDENTIFICATION ; OFF         ; -    ; -                       ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; -                       ;
; DDIO_INPUT_REGISTER         ; HIGH        ; -    ; input_cell_h            ;
; DDIO_INPUT_REGISTER         ; LOW         ; -    ; input_cell_l            ;
+-----------------------------+-------------+------+-------------------------+


+--------------------------------------------------------------+
; Source assignments for ALTDDIO_OUT:ALTDDIO_OUT_37            ;
+-------------------------+-------------+------+---------------+
; Assignment              ; Value       ; From ; To            ;
+-------------------------+-------------+------+---------------+
; ADV_NETLIST_OPT_ALLOWED ; NEVER_ALLOW ; -    ; -             ;
; PRESERVE_REGISTER       ; ON          ; -    ; output_cell_L ;
; DDIO_OUTPUT_REGISTER    ; LOW         ; -    ; output_cell_L ;
; DDIO_OUTPUT_REGISTER    ; HIGH        ; -    ; mux           ;
+-------------------------+-------------+------+---------------+


+-------------------------------------------------------------------------------+
; Source assignments for ALTDDIO_OUT:ALTDDIO_OUT_37|ddio_out_sbb:auto_generated ;
+-----------------------------+---------+------+--------------------------------+
; Assignment                  ; Value   ; From ; To                             ;
+-----------------------------+---------+------+--------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; OFF     ; -    ; -                              ;
; ADV_NETLIST_OPT_ALLOWED     ; DEFAULT ; -    ; -                              ;
+-----------------------------+---------+------+--------------------------------+


+---------------------------------------------------+
; Source assignments for ALTDDIO_IN:ALTDDIO_IN_14   ;
+---------------------+-------+------+--------------+
; Assignment          ; Value ; From ; To           ;
+---------------------+-------+------+--------------+
; DDIO_INPUT_REGISTER ; LOW   ; -    ; input_cell_L ;
; DDIO_INPUT_REGISTER ; HIGH  ; -    ; input_cell_H ;
+---------------------+-------+------+--------------+


+----------------------------------------------------------------------------+
; Source assignments for ALTDDIO_IN:ALTDDIO_IN_14|ddio_in_r7b:auto_generated ;
+-----------------------------+-------------+------+-------------------------+
; Assignment                  ; Value       ; From ; To                      ;
+-----------------------------+-------------+------+-------------------------+
; SYNCHRONIZER_IDENTIFICATION ; OFF         ; -    ; -                       ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; -                       ;
; DDIO_INPUT_REGISTER         ; HIGH        ; -    ; input_cell_h            ;
; DDIO_INPUT_REGISTER         ; LOW         ; -    ; input_cell_l            ;
+-----------------------------+-------------+------+-------------------------+


+--------------------------------------------------------------+
; Source assignments for ALTDDIO_OUT:ALTDDIO_OUT_38            ;
+-------------------------+-------------+------+---------------+
; Assignment              ; Value       ; From ; To            ;
+-------------------------+-------------+------+---------------+
; ADV_NETLIST_OPT_ALLOWED ; NEVER_ALLOW ; -    ; -             ;
; PRESERVE_REGISTER       ; ON          ; -    ; output_cell_L ;
; DDIO_OUTPUT_REGISTER    ; LOW         ; -    ; output_cell_L ;
; DDIO_OUTPUT_REGISTER    ; HIGH        ; -    ; mux           ;
+-------------------------+-------------+------+---------------+


+-------------------------------------------------------------------------------+
; Source assignments for ALTDDIO_OUT:ALTDDIO_OUT_38|ddio_out_sbb:auto_generated ;
+-----------------------------+---------+------+--------------------------------+
; Assignment                  ; Value   ; From ; To                             ;
+-----------------------------+---------+------+--------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; OFF     ; -    ; -                              ;
; ADV_NETLIST_OPT_ALLOWED     ; DEFAULT ; -    ; -                              ;
+-----------------------------+---------+------+--------------------------------+


+---------------------------------------------------+
; Source assignments for ALTDDIO_IN:ALTDDIO_IN_15   ;
+---------------------+-------+------+--------------+
; Assignment          ; Value ; From ; To           ;
+---------------------+-------+------+--------------+
; DDIO_INPUT_REGISTER ; LOW   ; -    ; input_cell_L ;
; DDIO_INPUT_REGISTER ; HIGH  ; -    ; input_cell_H ;
+---------------------+-------+------+--------------+


+----------------------------------------------------------------------------+
; Source assignments for ALTDDIO_IN:ALTDDIO_IN_15|ddio_in_r7b:auto_generated ;
+-----------------------------+-------------+------+-------------------------+
; Assignment                  ; Value       ; From ; To                      ;
+-----------------------------+-------------+------+-------------------------+
; SYNCHRONIZER_IDENTIFICATION ; OFF         ; -    ; -                       ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; -                       ;
; DDIO_INPUT_REGISTER         ; HIGH        ; -    ; input_cell_h            ;
; DDIO_INPUT_REGISTER         ; LOW         ; -    ; input_cell_l            ;
+-----------------------------+-------------+------+-------------------------+


+--------------------------------------------------------------------------------+
; Source assignments for altsyncram:tag_mem_rtl_0|altsyncram_5f41:auto_generated ;
+---------------------------------+--------------------+------+------------------+
; Assignment                      ; Value              ; From ; To               ;
+---------------------------------+--------------------+------+------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                ;
+---------------------------------+--------------------+------+------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Source assignments for VexRiscv:VexRiscv|DataCache:dataCache_1|altsyncram:ways_0_tags_rtl_0|altsyncram_gsd1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                           ;
+---------------------------------+--------------------+------+--------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                            ;
+---------------------------------+--------------------+------+--------------------------------------------------------------+


+------------------------------------------------------------------------------------+
; Source assignments for altsyncram:sram_grain0_rtl_0|altsyncram_rnc1:auto_generated ;
+---------------------------------+--------------------+------+----------------------+
; Assignment                      ; Value              ; From ; To                   ;
+---------------------------------+--------------------+------+----------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                    ;
+---------------------------------+--------------------+------+----------------------+


+-----------------------------------------------------------------------------------------+
; Source assignments for altsyncram:data_mem_grain12_rtl_0|altsyncram_rd41:auto_generated ;
+---------------------------------+--------------------+------+---------------------------+
; Assignment                      ; Value              ; From ; To                        ;
+---------------------------------+--------------------+------+---------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                         ;
+---------------------------------+--------------------+------+---------------------------+


+----------------------------------------------------------------------------------------+
; Source assignments for altsyncram:data_mem_grain8_rtl_0|altsyncram_rd41:auto_generated ;
+---------------------------------+--------------------+------+--------------------------+
; Assignment                      ; Value              ; From ; To                       ;
+---------------------------------+--------------------+------+--------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                        ;
+---------------------------------+--------------------+------+--------------------------+


+----------------------------------------------------------------------------------------+
; Source assignments for altsyncram:data_mem_grain4_rtl_0|altsyncram_rd41:auto_generated ;
+---------------------------------+--------------------+------+--------------------------+
; Assignment                      ; Value              ; From ; To                       ;
+---------------------------------+--------------------+------+--------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                        ;
+---------------------------------+--------------------+------+--------------------------+


+----------------------------------------------------------------------------------------+
; Source assignments for altsyncram:data_mem_grain0_rtl_0|altsyncram_rd41:auto_generated ;
+---------------------------------+--------------------+------+--------------------------+
; Assignment                      ; Value              ; From ; To                       ;
+---------------------------------+--------------------+------+--------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                        ;
+---------------------------------+--------------------+------+--------------------------+


+------------------------------------------------------------------------------------+
; Source assignments for altsyncram:sram_grain1_rtl_0|altsyncram_snc1:auto_generated ;
+---------------------------------+--------------------+------+----------------------+
; Assignment                      ; Value              ; From ; To                   ;
+---------------------------------+--------------------+------+----------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                    ;
+---------------------------------+--------------------+------+----------------------+


+-----------------------------------------------------------------------------------------+
; Source assignments for altsyncram:data_mem_grain13_rtl_0|altsyncram_rd41:auto_generated ;
+---------------------------------+--------------------+------+---------------------------+
; Assignment                      ; Value              ; From ; To                        ;
+---------------------------------+--------------------+------+---------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                         ;
+---------------------------------+--------------------+------+---------------------------+


+----------------------------------------------------------------------------------------+
; Source assignments for altsyncram:data_mem_grain9_rtl_0|altsyncram_rd41:auto_generated ;
+---------------------------------+--------------------+------+--------------------------+
; Assignment                      ; Value              ; From ; To                       ;
+---------------------------------+--------------------+------+--------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                        ;
+---------------------------------+--------------------+------+--------------------------+


+----------------------------------------------------------------------------------------+
; Source assignments for altsyncram:data_mem_grain5_rtl_0|altsyncram_rd41:auto_generated ;
+---------------------------------+--------------------+------+--------------------------+
; Assignment                      ; Value              ; From ; To                       ;
+---------------------------------+--------------------+------+--------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                        ;
+---------------------------------+--------------------+------+--------------------------+


+----------------------------------------------------------------------------------------+
; Source assignments for altsyncram:data_mem_grain1_rtl_0|altsyncram_rd41:auto_generated ;
+---------------------------------+--------------------+------+--------------------------+
; Assignment                      ; Value              ; From ; To                       ;
+---------------------------------+--------------------+------+--------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                        ;
+---------------------------------+--------------------+------+--------------------------+


+------------------------------------------------------------------------------------+
; Source assignments for altsyncram:sram_grain2_rtl_0|altsyncram_tnc1:auto_generated ;
+---------------------------------+--------------------+------+----------------------+
; Assignment                      ; Value              ; From ; To                   ;
+---------------------------------+--------------------+------+----------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                    ;
+---------------------------------+--------------------+------+----------------------+


+-----------------------------------------------------------------------------------------+
; Source assignments for altsyncram:data_mem_grain14_rtl_0|altsyncram_rd41:auto_generated ;
+---------------------------------+--------------------+------+---------------------------+
; Assignment                      ; Value              ; From ; To                        ;
+---------------------------------+--------------------+------+---------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                         ;
+---------------------------------+--------------------+------+---------------------------+


+-----------------------------------------------------------------------------------------+
; Source assignments for altsyncram:data_mem_grain10_rtl_0|altsyncram_rd41:auto_generated ;
+---------------------------------+--------------------+------+---------------------------+
; Assignment                      ; Value              ; From ; To                        ;
+---------------------------------+--------------------+------+---------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                         ;
+---------------------------------+--------------------+------+---------------------------+


+----------------------------------------------------------------------------------------+
; Source assignments for altsyncram:data_mem_grain6_rtl_0|altsyncram_rd41:auto_generated ;
+---------------------------------+--------------------+------+--------------------------+
; Assignment                      ; Value              ; From ; To                       ;
+---------------------------------+--------------------+------+--------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                        ;
+---------------------------------+--------------------+------+--------------------------+


+----------------------------------------------------------------------------------------+
; Source assignments for altsyncram:data_mem_grain2_rtl_0|altsyncram_rd41:auto_generated ;
+---------------------------------+--------------------+------+--------------------------+
; Assignment                      ; Value              ; From ; To                       ;
+---------------------------------+--------------------+------+--------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                        ;
+---------------------------------+--------------------+------+--------------------------+


+------------------------------------------------------------------------------------+
; Source assignments for altsyncram:sram_grain3_rtl_0|altsyncram_unc1:auto_generated ;
+---------------------------------+--------------------+------+----------------------+
; Assignment                      ; Value              ; From ; To                   ;
+---------------------------------+--------------------+------+----------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                    ;
+---------------------------------+--------------------+------+----------------------+


+-----------------------------------------------------------------------------------------+
; Source assignments for altsyncram:data_mem_grain15_rtl_0|altsyncram_rd41:auto_generated ;
+---------------------------------+--------------------+------+---------------------------+
; Assignment                      ; Value              ; From ; To                        ;
+---------------------------------+--------------------+------+---------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                         ;
+---------------------------------+--------------------+------+---------------------------+


+-----------------------------------------------------------------------------------------+
; Source assignments for altsyncram:data_mem_grain11_rtl_0|altsyncram_rd41:auto_generated ;
+---------------------------------+--------------------+------+---------------------------+
; Assignment                      ; Value              ; From ; To                        ;
+---------------------------------+--------------------+------+---------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                         ;
+---------------------------------+--------------------+------+---------------------------+


+----------------------------------------------------------------------------------------+
; Source assignments for altsyncram:data_mem_grain7_rtl_0|altsyncram_rd41:auto_generated ;
+---------------------------------+--------------------+------+--------------------------+
; Assignment                      ; Value              ; From ; To                       ;
+---------------------------------+--------------------+------+--------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                        ;
+---------------------------------+--------------------+------+--------------------------+


+----------------------------------------------------------------------------------------+
; Source assignments for altsyncram:data_mem_grain3_rtl_0|altsyncram_rd41:auto_generated ;
+---------------------------------+--------------------+------+--------------------------+
; Assignment                      ; Value              ; From ; To                       ;
+---------------------------------+--------------------+------+--------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                        ;
+---------------------------------+--------------------+------+--------------------------+


+--------------------------------------------------------------------------------+
; Source assignments for altsyncram:storage_rtl_0|altsyncram_uod1:auto_generated ;
+---------------------------------+--------------------+------+------------------+
; Assignment                      ; Value              ; From ; To               ;
+---------------------------------+--------------------+------+------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                ;
+---------------------------------+--------------------+------+------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for VexRiscv:VexRiscv|InstructionCache:IBusCachedPlugin_cache|altsyncram:ways_0_tags_rtl_0|altsyncram_gsd1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                             ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                              ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for VexRiscv:VexRiscv|InstructionCache:IBusCachedPlugin_cache|altsyncram:banks_0_rtl_0|altsyncram_02e1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                         ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                          ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for VexRiscv:VexRiscv|DataCache:dataCache_1|altsyncram:ways_0_data_symbol0_rtl_0|altsyncram_6vd1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                   ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                    ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for VexRiscv:VexRiscv|DataCache:dataCache_1|altsyncram:ways_0_data_symbol1_rtl_0|altsyncram_6vd1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                   ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                    ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for VexRiscv:VexRiscv|DataCache:dataCache_1|altsyncram:ways_0_data_symbol2_rtl_0|altsyncram_6vd1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                   ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                    ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for VexRiscv:VexRiscv|DataCache:dataCache_1|altsyncram:ways_0_data_symbol3_rtl_0|altsyncram_6vd1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                   ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                    ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Source assignments for VexRiscv:VexRiscv|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_esg1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                               ;
+---------------------------------+--------------------+------+--------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                ;
+---------------------------------+--------------------+------+--------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Source assignments for VexRiscv:VexRiscv|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_esg1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                               ;
+---------------------------------+--------------------+------+--------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                ;
+---------------------------------+--------------------+------+--------------------------------------------------+


+----------------------------------------------------------------------------------+
; Source assignments for altsyncram:storage_1_rtl_0|altsyncram_uod1:auto_generated ;
+---------------------------------+--------------------+------+--------------------+
; Assignment                      ; Value              ; From ; To                 ;
+---------------------------------+--------------------+------+--------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                  ;
+---------------------------------+--------------------+------+--------------------+


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ALTPLL:ALTPLL          ;
+-------------------------------+-------------------+-----------------+
; Parameter Name                ; Value             ; Type            ;
+-------------------------------+-------------------+-----------------+
; OPERATION_MODE                ; NORMAL            ; Untyped         ;
; PLL_TYPE                      ; AUTO              ; Untyped         ;
; LPM_HINT                      ; UNUSED            ; Untyped         ;
; QUALIFY_CONF_DONE             ; OFF               ; Untyped         ;
; COMPENSATE_CLOCK              ; CLK0              ; Untyped         ;
; SCAN_CHAIN                    ; LONG              ; Untyped         ;
; PRIMARY_CLOCK                 ; INCLK0            ; Untyped         ;
; INCLK0_INPUT_FREQUENCY        ; 100111000100000   ; Unsigned Binary ;
; INCLK1_INPUT_FREQUENCY        ; 0                 ; Untyped         ;
; GATE_LOCK_SIGNAL              ; NO                ; Untyped         ;
; GATE_LOCK_COUNTER             ; 0                 ; Untyped         ;
; LOCK_HIGH                     ; 1                 ; Untyped         ;
; LOCK_LOW                      ; 1                 ; Untyped         ;
; VALID_LOCK_MULTIPLIER         ; 1                 ; Untyped         ;
; INVALID_LOCK_MULTIPLIER       ; 5                 ; Untyped         ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF               ; Untyped         ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF               ; Untyped         ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF               ; Untyped         ;
; SKIP_VCO                      ; OFF               ; Untyped         ;
; SWITCH_OVER_COUNTER           ; 0                 ; Untyped         ;
; SWITCH_OVER_TYPE              ; AUTO              ; Untyped         ;
; FEEDBACK_SOURCE               ; EXTCLK0           ; Untyped         ;
; BANDWIDTH                     ; 0                 ; Untyped         ;
; BANDWIDTH_TYPE                ; AUTO              ; Untyped         ;
; SPREAD_FREQUENCY              ; 0                 ; Untyped         ;
; DOWN_SPREAD                   ; 0                 ; Untyped         ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF               ; Untyped         ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF               ; Untyped         ;
; CLK9_MULTIPLY_BY              ; 0                 ; Untyped         ;
; CLK8_MULTIPLY_BY              ; 0                 ; Untyped         ;
; CLK7_MULTIPLY_BY              ; 0                 ; Untyped         ;
; CLK6_MULTIPLY_BY              ; 0                 ; Untyped         ;
; CLK5_MULTIPLY_BY              ; 1                 ; Untyped         ;
; CLK4_MULTIPLY_BY              ; 1                 ; Untyped         ;
; CLK3_MULTIPLY_BY              ; 1                 ; Untyped         ;
; CLK2_MULTIPLY_BY              ; 1                 ; Untyped         ;
; CLK1_MULTIPLY_BY              ; 100000100         ; Unsigned Binary ;
; CLK0_MULTIPLY_BY              ; 100000100         ; Unsigned Binary ;
; CLK9_DIVIDE_BY                ; 0                 ; Untyped         ;
; CLK8_DIVIDE_BY                ; 0                 ; Untyped         ;
; CLK7_DIVIDE_BY                ; 0                 ; Untyped         ;
; CLK6_DIVIDE_BY                ; 0                 ; Untyped         ;
; CLK5_DIVIDE_BY                ; 1                 ; Untyped         ;
; CLK4_DIVIDE_BY                ; 1                 ; Untyped         ;
; CLK3_DIVIDE_BY                ; 1                 ; Untyped         ;
; CLK2_DIVIDE_BY                ; 1                 ; Untyped         ;
; CLK1_DIVIDE_BY                ; 100000100         ; Unsigned Binary ;
; CLK0_DIVIDE_BY                ; 100000100         ; Unsigned Binary ;
; CLK9_PHASE_SHIFT              ; 0                 ; Untyped         ;
; CLK8_PHASE_SHIFT              ; 0                 ; Untyped         ;
; CLK7_PHASE_SHIFT              ; 0                 ; Untyped         ;
; CLK6_PHASE_SHIFT              ; 0                 ; Untyped         ;
; CLK5_PHASE_SHIFT              ; 0                 ; Untyped         ;
; CLK4_PHASE_SHIFT              ; 0                 ; Untyped         ;
; CLK3_PHASE_SHIFT              ; 0                 ; Untyped         ;
; CLK2_PHASE_SHIFT              ; 0                 ; Untyped         ;
; CLK1_PHASE_SHIFT              ; 1001110001000     ; Unsigned Binary ;
; CLK0_PHASE_SHIFT              ; 0                 ; Unsigned Binary ;
; CLK5_TIME_DELAY               ; 0                 ; Untyped         ;
; CLK4_TIME_DELAY               ; 0                 ; Untyped         ;
; CLK3_TIME_DELAY               ; 0                 ; Untyped         ;
; CLK2_TIME_DELAY               ; 0                 ; Untyped         ;
; CLK1_TIME_DELAY               ; 0                 ; Untyped         ;
; CLK0_TIME_DELAY               ; 0                 ; Untyped         ;
; CLK9_DUTY_CYCLE               ; 50                ; Untyped         ;
; CLK8_DUTY_CYCLE               ; 50                ; Untyped         ;
; CLK7_DUTY_CYCLE               ; 50                ; Untyped         ;
; CLK6_DUTY_CYCLE               ; 50                ; Untyped         ;
; CLK5_DUTY_CYCLE               ; 50                ; Untyped         ;
; CLK4_DUTY_CYCLE               ; 50                ; Untyped         ;
; CLK3_DUTY_CYCLE               ; 50                ; Untyped         ;
; CLK2_DUTY_CYCLE               ; 50                ; Untyped         ;
; CLK1_DUTY_CYCLE               ; 110010            ; Unsigned Binary ;
; CLK0_DUTY_CYCLE               ; 110010            ; Unsigned Binary ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped         ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped         ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped         ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped         ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped         ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped         ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped         ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped         ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped         ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped         ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped         ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped         ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped         ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped         ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped         ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped         ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped         ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped         ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped         ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped         ;
; LOCK_WINDOW_UI                ;  0.05             ; Untyped         ;
; LOCK_WINDOW_UI_BITS           ; UNUSED            ; Untyped         ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED            ; Untyped         ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED            ; Untyped         ;
; DPA_MULTIPLY_BY               ; 0                 ; Untyped         ;
; DPA_DIVIDE_BY                 ; 1                 ; Untyped         ;
; DPA_DIVIDER                   ; 0                 ; Untyped         ;
; EXTCLK3_MULTIPLY_BY           ; 1                 ; Untyped         ;
; EXTCLK2_MULTIPLY_BY           ; 1                 ; Untyped         ;
; EXTCLK1_MULTIPLY_BY           ; 1                 ; Untyped         ;
; EXTCLK0_MULTIPLY_BY           ; 1                 ; Untyped         ;
; EXTCLK3_DIVIDE_BY             ; 1                 ; Untyped         ;
; EXTCLK2_DIVIDE_BY             ; 1                 ; Untyped         ;
; EXTCLK1_DIVIDE_BY             ; 1                 ; Untyped         ;
; EXTCLK0_DIVIDE_BY             ; 1                 ; Untyped         ;
; EXTCLK3_PHASE_SHIFT           ; 0                 ; Untyped         ;
; EXTCLK2_PHASE_SHIFT           ; 0                 ; Untyped         ;
; EXTCLK1_PHASE_SHIFT           ; 0                 ; Untyped         ;
; EXTCLK0_PHASE_SHIFT           ; 0                 ; Untyped         ;
; EXTCLK3_TIME_DELAY            ; 0                 ; Untyped         ;
; EXTCLK2_TIME_DELAY            ; 0                 ; Untyped         ;
; EXTCLK1_TIME_DELAY            ; 0                 ; Untyped         ;
; EXTCLK0_TIME_DELAY            ; 0                 ; Untyped         ;
; EXTCLK3_DUTY_CYCLE            ; 50                ; Untyped         ;
; EXTCLK2_DUTY_CYCLE            ; 50                ; Untyped         ;
; EXTCLK1_DUTY_CYCLE            ; 50                ; Untyped         ;
; EXTCLK0_DUTY_CYCLE            ; 50                ; Untyped         ;
; VCO_MULTIPLY_BY               ; 0                 ; Untyped         ;
; VCO_DIVIDE_BY                 ; 0                 ; Untyped         ;
; SCLKOUT0_PHASE_SHIFT          ; 0                 ; Untyped         ;
; SCLKOUT1_PHASE_SHIFT          ; 0                 ; Untyped         ;
; VCO_MIN                       ; 0                 ; Untyped         ;
; VCO_MAX                       ; 0                 ; Untyped         ;
; VCO_CENTER                    ; 0                 ; Untyped         ;
; PFD_MIN                       ; 0                 ; Untyped         ;
; PFD_MAX                       ; 0                 ; Untyped         ;
; M_INITIAL                     ; 0                 ; Untyped         ;
; M                             ; 0                 ; Untyped         ;
; N                             ; 1                 ; Untyped         ;
; M2                            ; 1                 ; Untyped         ;
; N2                            ; 1                 ; Untyped         ;
; SS                            ; 1                 ; Untyped         ;
; C0_HIGH                       ; 0                 ; Untyped         ;
; C1_HIGH                       ; 0                 ; Untyped         ;
; C2_HIGH                       ; 0                 ; Untyped         ;
; C3_HIGH                       ; 0                 ; Untyped         ;
; C4_HIGH                       ; 0                 ; Untyped         ;
; C5_HIGH                       ; 0                 ; Untyped         ;
; C6_HIGH                       ; 0                 ; Untyped         ;
; C7_HIGH                       ; 0                 ; Untyped         ;
; C8_HIGH                       ; 0                 ; Untyped         ;
; C9_HIGH                       ; 0                 ; Untyped         ;
; C0_LOW                        ; 0                 ; Untyped         ;
; C1_LOW                        ; 0                 ; Untyped         ;
; C2_LOW                        ; 0                 ; Untyped         ;
; C3_LOW                        ; 0                 ; Untyped         ;
; C4_LOW                        ; 0                 ; Untyped         ;
; C5_LOW                        ; 0                 ; Untyped         ;
; C6_LOW                        ; 0                 ; Untyped         ;
; C7_LOW                        ; 0                 ; Untyped         ;
; C8_LOW                        ; 0                 ; Untyped         ;
; C9_LOW                        ; 0                 ; Untyped         ;
; C0_INITIAL                    ; 0                 ; Untyped         ;
; C1_INITIAL                    ; 0                 ; Untyped         ;
; C2_INITIAL                    ; 0                 ; Untyped         ;
; C3_INITIAL                    ; 0                 ; Untyped         ;
; C4_INITIAL                    ; 0                 ; Untyped         ;
; C5_INITIAL                    ; 0                 ; Untyped         ;
; C6_INITIAL                    ; 0                 ; Untyped         ;
; C7_INITIAL                    ; 0                 ; Untyped         ;
; C8_INITIAL                    ; 0                 ; Untyped         ;
; C9_INITIAL                    ; 0                 ; Untyped         ;
; C0_MODE                       ; BYPASS            ; Untyped         ;
; C1_MODE                       ; BYPASS            ; Untyped         ;
; C2_MODE                       ; BYPASS            ; Untyped         ;
; C3_MODE                       ; BYPASS            ; Untyped         ;
; C4_MODE                       ; BYPASS            ; Untyped         ;
; C5_MODE                       ; BYPASS            ; Untyped         ;
; C6_MODE                       ; BYPASS            ; Untyped         ;
; C7_MODE                       ; BYPASS            ; Untyped         ;
; C8_MODE                       ; BYPASS            ; Untyped         ;
; C9_MODE                       ; BYPASS            ; Untyped         ;
; C0_PH                         ; 0                 ; Untyped         ;
; C1_PH                         ; 0                 ; Untyped         ;
; C2_PH                         ; 0                 ; Untyped         ;
; C3_PH                         ; 0                 ; Untyped         ;
; C4_PH                         ; 0                 ; Untyped         ;
; C5_PH                         ; 0                 ; Untyped         ;
; C6_PH                         ; 0                 ; Untyped         ;
; C7_PH                         ; 0                 ; Untyped         ;
; C8_PH                         ; 0                 ; Untyped         ;
; C9_PH                         ; 0                 ; Untyped         ;
; L0_HIGH                       ; 1                 ; Untyped         ;
; L1_HIGH                       ; 1                 ; Untyped         ;
; G0_HIGH                       ; 1                 ; Untyped         ;
; G1_HIGH                       ; 1                 ; Untyped         ;
; G2_HIGH                       ; 1                 ; Untyped         ;
; G3_HIGH                       ; 1                 ; Untyped         ;
; E0_HIGH                       ; 1                 ; Untyped         ;
; E1_HIGH                       ; 1                 ; Untyped         ;
; E2_HIGH                       ; 1                 ; Untyped         ;
; E3_HIGH                       ; 1                 ; Untyped         ;
; L0_LOW                        ; 1                 ; Untyped         ;
; L1_LOW                        ; 1                 ; Untyped         ;
; G0_LOW                        ; 1                 ; Untyped         ;
; G1_LOW                        ; 1                 ; Untyped         ;
; G2_LOW                        ; 1                 ; Untyped         ;
; G3_LOW                        ; 1                 ; Untyped         ;
; E0_LOW                        ; 1                 ; Untyped         ;
; E1_LOW                        ; 1                 ; Untyped         ;
; E2_LOW                        ; 1                 ; Untyped         ;
; E3_LOW                        ; 1                 ; Untyped         ;
; L0_INITIAL                    ; 1                 ; Untyped         ;
; L1_INITIAL                    ; 1                 ; Untyped         ;
; G0_INITIAL                    ; 1                 ; Untyped         ;
; G1_INITIAL                    ; 1                 ; Untyped         ;
; G2_INITIAL                    ; 1                 ; Untyped         ;
; G3_INITIAL                    ; 1                 ; Untyped         ;
; E0_INITIAL                    ; 1                 ; Untyped         ;
; E1_INITIAL                    ; 1                 ; Untyped         ;
; E2_INITIAL                    ; 1                 ; Untyped         ;
; E3_INITIAL                    ; 1                 ; Untyped         ;
; L0_MODE                       ; BYPASS            ; Untyped         ;
; L1_MODE                       ; BYPASS            ; Untyped         ;
; G0_MODE                       ; BYPASS            ; Untyped         ;
; G1_MODE                       ; BYPASS            ; Untyped         ;
; G2_MODE                       ; BYPASS            ; Untyped         ;
; G3_MODE                       ; BYPASS            ; Untyped         ;
; E0_MODE                       ; BYPASS            ; Untyped         ;
; E1_MODE                       ; BYPASS            ; Untyped         ;
; E2_MODE                       ; BYPASS            ; Untyped         ;
; E3_MODE                       ; BYPASS            ; Untyped         ;
; L0_PH                         ; 0                 ; Untyped         ;
; L1_PH                         ; 0                 ; Untyped         ;
; G0_PH                         ; 0                 ; Untyped         ;
; G1_PH                         ; 0                 ; Untyped         ;
; G2_PH                         ; 0                 ; Untyped         ;
; G3_PH                         ; 0                 ; Untyped         ;
; E0_PH                         ; 0                 ; Untyped         ;
; E1_PH                         ; 0                 ; Untyped         ;
; E2_PH                         ; 0                 ; Untyped         ;
; E3_PH                         ; 0                 ; Untyped         ;
; M_PH                          ; 0                 ; Untyped         ;
; C1_USE_CASC_IN                ; OFF               ; Untyped         ;
; C2_USE_CASC_IN                ; OFF               ; Untyped         ;
; C3_USE_CASC_IN                ; OFF               ; Untyped         ;
; C4_USE_CASC_IN                ; OFF               ; Untyped         ;
; C5_USE_CASC_IN                ; OFF               ; Untyped         ;
; C6_USE_CASC_IN                ; OFF               ; Untyped         ;
; C7_USE_CASC_IN                ; OFF               ; Untyped         ;
; C8_USE_CASC_IN                ; OFF               ; Untyped         ;
; C9_USE_CASC_IN                ; OFF               ; Untyped         ;
; CLK0_COUNTER                  ; G0                ; Untyped         ;
; CLK1_COUNTER                  ; G0                ; Untyped         ;
; CLK2_COUNTER                  ; G0                ; Untyped         ;
; CLK3_COUNTER                  ; G0                ; Untyped         ;
; CLK4_COUNTER                  ; G0                ; Untyped         ;
; CLK5_COUNTER                  ; G0                ; Untyped         ;
; CLK6_COUNTER                  ; E0                ; Untyped         ;
; CLK7_COUNTER                  ; E1                ; Untyped         ;
; CLK8_COUNTER                  ; E2                ; Untyped         ;
; CLK9_COUNTER                  ; E3                ; Untyped         ;
; L0_TIME_DELAY                 ; 0                 ; Untyped         ;
; L1_TIME_DELAY                 ; 0                 ; Untyped         ;
; G0_TIME_DELAY                 ; 0                 ; Untyped         ;
; G1_TIME_DELAY                 ; 0                 ; Untyped         ;
; G2_TIME_DELAY                 ; 0                 ; Untyped         ;
; G3_TIME_DELAY                 ; 0                 ; Untyped         ;
; E0_TIME_DELAY                 ; 0                 ; Untyped         ;
; E1_TIME_DELAY                 ; 0                 ; Untyped         ;
; E2_TIME_DELAY                 ; 0                 ; Untyped         ;
; E3_TIME_DELAY                 ; 0                 ; Untyped         ;
; M_TIME_DELAY                  ; 0                 ; Untyped         ;
; N_TIME_DELAY                  ; 0                 ; Untyped         ;
; EXTCLK3_COUNTER               ; E3                ; Untyped         ;
; EXTCLK2_COUNTER               ; E2                ; Untyped         ;
; EXTCLK1_COUNTER               ; E1                ; Untyped         ;
; EXTCLK0_COUNTER               ; E0                ; Untyped         ;
; ENABLE0_COUNTER               ; L0                ; Untyped         ;
; ENABLE1_COUNTER               ; L0                ; Untyped         ;
; CHARGE_PUMP_CURRENT           ; 2                 ; Untyped         ;
; LOOP_FILTER_R                 ;  1.000000         ; Untyped         ;
; LOOP_FILTER_C                 ; 5                 ; Untyped         ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999              ; Untyped         ;
; LOOP_FILTER_R_BITS            ; 9999              ; Untyped         ;
; LOOP_FILTER_C_BITS            ; 9999              ; Untyped         ;
; VCO_POST_SCALE                ; 0                 ; Untyped         ;
; CLK2_OUTPUT_FREQUENCY         ; 0                 ; Untyped         ;
; CLK1_OUTPUT_FREQUENCY         ; 0                 ; Untyped         ;
; CLK0_OUTPUT_FREQUENCY         ; 0                 ; Untyped         ;
; INTENDED_DEVICE_FAMILY        ; NONE              ; Untyped         ;
; PORT_CLKENA0                  ; PORT_CONNECTIVITY ; Untyped         ;
; PORT_CLKENA1                  ; PORT_CONNECTIVITY ; Untyped         ;
; PORT_CLKENA2                  ; PORT_CONNECTIVITY ; Untyped         ;
; PORT_CLKENA3                  ; PORT_CONNECTIVITY ; Untyped         ;
; PORT_CLKENA4                  ; PORT_CONNECTIVITY ; Untyped         ;
; PORT_CLKENA5                  ; PORT_CONNECTIVITY ; Untyped         ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY ; Untyped         ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY ; Untyped         ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY ; Untyped         ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY ; Untyped         ;
; PORT_EXTCLK0                  ; PORT_CONNECTIVITY ; Untyped         ;
; PORT_EXTCLK1                  ; PORT_CONNECTIVITY ; Untyped         ;
; PORT_EXTCLK2                  ; PORT_CONNECTIVITY ; Untyped         ;
; PORT_EXTCLK3                  ; PORT_CONNECTIVITY ; Untyped         ;
; PORT_CLKBAD0                  ; PORT_CONNECTIVITY ; Untyped         ;
; PORT_CLKBAD1                  ; PORT_CONNECTIVITY ; Untyped         ;
; PORT_CLK0                     ; PORT_CONNECTIVITY ; Untyped         ;
; PORT_CLK1                     ; PORT_CONNECTIVITY ; Untyped         ;
; PORT_CLK2                     ; PORT_CONNECTIVITY ; Untyped         ;
; PORT_CLK3                     ; PORT_CONNECTIVITY ; Untyped         ;
; PORT_CLK4                     ; PORT_CONNECTIVITY ; Untyped         ;
; PORT_CLK5                     ; PORT_CONNECTIVITY ; Untyped         ;
; PORT_CLK6                     ; PORT_UNUSED       ; Untyped         ;
; PORT_CLK7                     ; PORT_UNUSED       ; Untyped         ;
; PORT_CLK8                     ; PORT_UNUSED       ; Untyped         ;
; PORT_CLK9                     ; PORT_UNUSED       ; Untyped         ;
; PORT_SCANDATA                 ; PORT_CONNECTIVITY ; Untyped         ;
; PORT_SCANDATAOUT              ; PORT_CONNECTIVITY ; Untyped         ;
; PORT_SCANDONE                 ; PORT_CONNECTIVITY ; Untyped         ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY ; Untyped         ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY ; Untyped         ;
; PORT_ACTIVECLOCK              ; PORT_CONNECTIVITY ; Untyped         ;
; PORT_CLKLOSS                  ; PORT_CONNECTIVITY ; Untyped         ;
; PORT_INCLK1                   ; PORT_CONNECTIVITY ; Untyped         ;
; PORT_INCLK0                   ; PORT_CONNECTIVITY ; Untyped         ;
; PORT_FBIN                     ; PORT_CONNECTIVITY ; Untyped         ;
; PORT_PLLENA                   ; PORT_CONNECTIVITY ; Untyped         ;
; PORT_CLKSWITCH                ; PORT_CONNECTIVITY ; Untyped         ;
; PORT_ARESET                   ; PORT_CONNECTIVITY ; Untyped         ;
; PORT_PFDENA                   ; PORT_CONNECTIVITY ; Untyped         ;
; PORT_SCANCLK                  ; PORT_CONNECTIVITY ; Untyped         ;
; PORT_SCANACLR                 ; PORT_CONNECTIVITY ; Untyped         ;
; PORT_SCANREAD                 ; PORT_CONNECTIVITY ; Untyped         ;
; PORT_SCANWRITE                ; PORT_CONNECTIVITY ; Untyped         ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY ; Untyped         ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY ; Untyped         ;
; PORT_LOCKED                   ; PORT_CONNECTIVITY ; Untyped         ;
; PORT_CONFIGUPDATE             ; PORT_CONNECTIVITY ; Untyped         ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY ; Untyped         ;
; PORT_PHASEDONE                ; PORT_CONNECTIVITY ; Untyped         ;
; PORT_PHASESTEP                ; PORT_CONNECTIVITY ; Untyped         ;
; PORT_PHASEUPDOWN              ; PORT_CONNECTIVITY ; Untyped         ;
; PORT_SCANCLKENA               ; PORT_CONNECTIVITY ; Untyped         ;
; PORT_PHASECOUNTERSELECT       ; PORT_CONNECTIVITY ; Untyped         ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY ; Untyped         ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY ; Untyped         ;
; M_TEST_SOURCE                 ; 5                 ; Untyped         ;
; C0_TEST_SOURCE                ; 5                 ; Untyped         ;
; C1_TEST_SOURCE                ; 5                 ; Untyped         ;
; C2_TEST_SOURCE                ; 5                 ; Untyped         ;
; C3_TEST_SOURCE                ; 5                 ; Untyped         ;
; C4_TEST_SOURCE                ; 5                 ; Untyped         ;
; C5_TEST_SOURCE                ; 5                 ; Untyped         ;
; C6_TEST_SOURCE                ; 5                 ; Untyped         ;
; C7_TEST_SOURCE                ; 5                 ; Untyped         ;
; C8_TEST_SOURCE                ; 5                 ; Untyped         ;
; C9_TEST_SOURCE                ; 5                 ; Untyped         ;
; CBXI_PARAMETER                ; altpll_s241       ; Untyped         ;
; VCO_FREQUENCY_CONTROL         ; AUTO              ; Untyped         ;
; VCO_PHASE_SHIFT_STEP          ; 0                 ; Untyped         ;
; WIDTH_CLOCK                   ; 6                 ; Untyped         ;
; WIDTH_PHASECOUNTERSELECT      ; 4                 ; Untyped         ;
; USING_FBMIMICBIDIR_PORT       ; OFF               ; Untyped         ;
; DEVICE_FAMILY                 ; Cyclone IV E      ; Untyped         ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED            ; Untyped         ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF               ; Untyped         ;
; AUTO_CARRY_CHAINS             ; ON                ; AUTO_CARRY      ;
; IGNORE_CARRY_BUFFERS          ; OFF               ; IGNORE_CARRY    ;
; AUTO_CASCADE_CHAINS           ; ON                ; AUTO_CASCADE    ;
; IGNORE_CASCADE_BUFFERS        ; OFF               ; IGNORE_CASCADE  ;
+-------------------------------+-------------------+-----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ALTDDIO_OUT:ALTDDIO_OUT ;
+------------------------+--------------+------------------------------+
; Parameter Name         ; Value        ; Type                         ;
+------------------------+--------------+------------------------------+
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                   ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                 ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                 ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE               ;
; WIDTH                  ; 1            ; Unsigned Binary              ;
; POWER_UP_HIGH          ; OFF          ; Untyped                      ;
; OE_REG                 ; UNUSED       ; Untyped                      ;
; extend_oe_disable      ; UNUSED       ; Untyped                      ;
; INTENDED_DEVICE_FAMILY ; Stratix      ; Untyped                      ;
; DEVICE_FAMILY          ; Cyclone IV E ; Untyped                      ;
; CBXI_PARAMETER         ; ddio_out_sbb ; Untyped                      ;
+------------------------+--------------+------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ALTDDIO_OUT:ALTDDIO_OUT_1 ;
+------------------------+--------------+--------------------------------+
; Parameter Name         ; Value        ; Type                           ;
+------------------------+--------------+--------------------------------+
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                     ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                   ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                   ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE                 ;
; WIDTH                  ; 1            ; Unsigned Binary                ;
; POWER_UP_HIGH          ; OFF          ; Untyped                        ;
; OE_REG                 ; UNUSED       ; Untyped                        ;
; extend_oe_disable      ; UNUSED       ; Untyped                        ;
; INTENDED_DEVICE_FAMILY ; Stratix      ; Untyped                        ;
; DEVICE_FAMILY          ; Cyclone IV E ; Untyped                        ;
; CBXI_PARAMETER         ; ddio_out_sbb ; Untyped                        ;
+------------------------+--------------+--------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ALTDDIO_OUT:ALTDDIO_OUT_2 ;
+------------------------+--------------+--------------------------------+
; Parameter Name         ; Value        ; Type                           ;
+------------------------+--------------+--------------------------------+
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                     ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                   ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                   ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE                 ;
; WIDTH                  ; 1            ; Unsigned Binary                ;
; POWER_UP_HIGH          ; OFF          ; Untyped                        ;
; OE_REG                 ; UNUSED       ; Untyped                        ;
; extend_oe_disable      ; UNUSED       ; Untyped                        ;
; INTENDED_DEVICE_FAMILY ; Stratix      ; Untyped                        ;
; DEVICE_FAMILY          ; Cyclone IV E ; Untyped                        ;
; CBXI_PARAMETER         ; ddio_out_sbb ; Untyped                        ;
+------------------------+--------------+--------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ALTDDIO_OUT:ALTDDIO_OUT_3 ;
+------------------------+--------------+--------------------------------+
; Parameter Name         ; Value        ; Type                           ;
+------------------------+--------------+--------------------------------+
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                     ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                   ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                   ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE                 ;
; WIDTH                  ; 1            ; Unsigned Binary                ;
; POWER_UP_HIGH          ; OFF          ; Untyped                        ;
; OE_REG                 ; UNUSED       ; Untyped                        ;
; extend_oe_disable      ; UNUSED       ; Untyped                        ;
; INTENDED_DEVICE_FAMILY ; Stratix      ; Untyped                        ;
; DEVICE_FAMILY          ; Cyclone IV E ; Untyped                        ;
; CBXI_PARAMETER         ; ddio_out_sbb ; Untyped                        ;
+------------------------+--------------+--------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ALTDDIO_OUT:ALTDDIO_OUT_4 ;
+------------------------+--------------+--------------------------------+
; Parameter Name         ; Value        ; Type                           ;
+------------------------+--------------+--------------------------------+
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                     ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                   ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                   ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE                 ;
; WIDTH                  ; 1            ; Unsigned Binary                ;
; POWER_UP_HIGH          ; OFF          ; Untyped                        ;
; OE_REG                 ; UNUSED       ; Untyped                        ;
; extend_oe_disable      ; UNUSED       ; Untyped                        ;
; INTENDED_DEVICE_FAMILY ; Stratix      ; Untyped                        ;
; DEVICE_FAMILY          ; Cyclone IV E ; Untyped                        ;
; CBXI_PARAMETER         ; ddio_out_sbb ; Untyped                        ;
+------------------------+--------------+--------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ALTDDIO_OUT:ALTDDIO_OUT_5 ;
+------------------------+--------------+--------------------------------+
; Parameter Name         ; Value        ; Type                           ;
+------------------------+--------------+--------------------------------+
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                     ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                   ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                   ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE                 ;
; WIDTH                  ; 1            ; Unsigned Binary                ;
; POWER_UP_HIGH          ; OFF          ; Untyped                        ;
; OE_REG                 ; UNUSED       ; Untyped                        ;
; extend_oe_disable      ; UNUSED       ; Untyped                        ;
; INTENDED_DEVICE_FAMILY ; Stratix      ; Untyped                        ;
; DEVICE_FAMILY          ; Cyclone IV E ; Untyped                        ;
; CBXI_PARAMETER         ; ddio_out_sbb ; Untyped                        ;
+------------------------+--------------+--------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ALTDDIO_OUT:ALTDDIO_OUT_6 ;
+------------------------+--------------+--------------------------------+
; Parameter Name         ; Value        ; Type                           ;
+------------------------+--------------+--------------------------------+
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                     ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                   ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                   ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE                 ;
; WIDTH                  ; 1            ; Unsigned Binary                ;
; POWER_UP_HIGH          ; OFF          ; Untyped                        ;
; OE_REG                 ; UNUSED       ; Untyped                        ;
; extend_oe_disable      ; UNUSED       ; Untyped                        ;
; INTENDED_DEVICE_FAMILY ; Stratix      ; Untyped                        ;
; DEVICE_FAMILY          ; Cyclone IV E ; Untyped                        ;
; CBXI_PARAMETER         ; ddio_out_sbb ; Untyped                        ;
+------------------------+--------------+--------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ALTDDIO_OUT:ALTDDIO_OUT_7 ;
+------------------------+--------------+--------------------------------+
; Parameter Name         ; Value        ; Type                           ;
+------------------------+--------------+--------------------------------+
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                     ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                   ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                   ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE                 ;
; WIDTH                  ; 1            ; Unsigned Binary                ;
; POWER_UP_HIGH          ; OFF          ; Untyped                        ;
; OE_REG                 ; UNUSED       ; Untyped                        ;
; extend_oe_disable      ; UNUSED       ; Untyped                        ;
; INTENDED_DEVICE_FAMILY ; Stratix      ; Untyped                        ;
; DEVICE_FAMILY          ; Cyclone IV E ; Untyped                        ;
; CBXI_PARAMETER         ; ddio_out_sbb ; Untyped                        ;
+------------------------+--------------+--------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ALTDDIO_OUT:ALTDDIO_OUT_8 ;
+------------------------+--------------+--------------------------------+
; Parameter Name         ; Value        ; Type                           ;
+------------------------+--------------+--------------------------------+
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                     ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                   ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                   ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE                 ;
; WIDTH                  ; 1            ; Unsigned Binary                ;
; POWER_UP_HIGH          ; OFF          ; Untyped                        ;
; OE_REG                 ; UNUSED       ; Untyped                        ;
; extend_oe_disable      ; UNUSED       ; Untyped                        ;
; INTENDED_DEVICE_FAMILY ; Stratix      ; Untyped                        ;
; DEVICE_FAMILY          ; Cyclone IV E ; Untyped                        ;
; CBXI_PARAMETER         ; ddio_out_sbb ; Untyped                        ;
+------------------------+--------------+--------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ALTDDIO_OUT:ALTDDIO_OUT_9 ;
+------------------------+--------------+--------------------------------+
; Parameter Name         ; Value        ; Type                           ;
+------------------------+--------------+--------------------------------+
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                     ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                   ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                   ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE                 ;
; WIDTH                  ; 1            ; Unsigned Binary                ;
; POWER_UP_HIGH          ; OFF          ; Untyped                        ;
; OE_REG                 ; UNUSED       ; Untyped                        ;
; extend_oe_disable      ; UNUSED       ; Untyped                        ;
; INTENDED_DEVICE_FAMILY ; Stratix      ; Untyped                        ;
; DEVICE_FAMILY          ; Cyclone IV E ; Untyped                        ;
; CBXI_PARAMETER         ; ddio_out_sbb ; Untyped                        ;
+------------------------+--------------+--------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ALTDDIO_OUT:ALTDDIO_OUT_10 ;
+------------------------+--------------+---------------------------------+
; Parameter Name         ; Value        ; Type                            ;
+------------------------+--------------+---------------------------------+
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                      ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                    ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                    ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE                  ;
; WIDTH                  ; 1            ; Unsigned Binary                 ;
; POWER_UP_HIGH          ; OFF          ; Untyped                         ;
; OE_REG                 ; UNUSED       ; Untyped                         ;
; extend_oe_disable      ; UNUSED       ; Untyped                         ;
; INTENDED_DEVICE_FAMILY ; Stratix      ; Untyped                         ;
; DEVICE_FAMILY          ; Cyclone IV E ; Untyped                         ;
; CBXI_PARAMETER         ; ddio_out_sbb ; Untyped                         ;
+------------------------+--------------+---------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ALTDDIO_OUT:ALTDDIO_OUT_11 ;
+------------------------+--------------+---------------------------------+
; Parameter Name         ; Value        ; Type                            ;
+------------------------+--------------+---------------------------------+
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                      ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                    ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                    ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE                  ;
; WIDTH                  ; 1            ; Unsigned Binary                 ;
; POWER_UP_HIGH          ; OFF          ; Untyped                         ;
; OE_REG                 ; UNUSED       ; Untyped                         ;
; extend_oe_disable      ; UNUSED       ; Untyped                         ;
; INTENDED_DEVICE_FAMILY ; Stratix      ; Untyped                         ;
; DEVICE_FAMILY          ; Cyclone IV E ; Untyped                         ;
; CBXI_PARAMETER         ; ddio_out_sbb ; Untyped                         ;
+------------------------+--------------+---------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ALTDDIO_OUT:ALTDDIO_OUT_12 ;
+------------------------+--------------+---------------------------------+
; Parameter Name         ; Value        ; Type                            ;
+------------------------+--------------+---------------------------------+
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                      ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                    ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                    ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE                  ;
; WIDTH                  ; 1            ; Unsigned Binary                 ;
; POWER_UP_HIGH          ; OFF          ; Untyped                         ;
; OE_REG                 ; UNUSED       ; Untyped                         ;
; extend_oe_disable      ; UNUSED       ; Untyped                         ;
; INTENDED_DEVICE_FAMILY ; Stratix      ; Untyped                         ;
; DEVICE_FAMILY          ; Cyclone IV E ; Untyped                         ;
; CBXI_PARAMETER         ; ddio_out_sbb ; Untyped                         ;
+------------------------+--------------+---------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ALTDDIO_OUT:ALTDDIO_OUT_13 ;
+------------------------+--------------+---------------------------------+
; Parameter Name         ; Value        ; Type                            ;
+------------------------+--------------+---------------------------------+
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                      ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                    ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                    ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE                  ;
; WIDTH                  ; 1            ; Unsigned Binary                 ;
; POWER_UP_HIGH          ; OFF          ; Untyped                         ;
; OE_REG                 ; UNUSED       ; Untyped                         ;
; extend_oe_disable      ; UNUSED       ; Untyped                         ;
; INTENDED_DEVICE_FAMILY ; Stratix      ; Untyped                         ;
; DEVICE_FAMILY          ; Cyclone IV E ; Untyped                         ;
; CBXI_PARAMETER         ; ddio_out_sbb ; Untyped                         ;
+------------------------+--------------+---------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ALTDDIO_OUT:ALTDDIO_OUT_14 ;
+------------------------+--------------+---------------------------------+
; Parameter Name         ; Value        ; Type                            ;
+------------------------+--------------+---------------------------------+
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                      ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                    ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                    ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE                  ;
; WIDTH                  ; 1            ; Unsigned Binary                 ;
; POWER_UP_HIGH          ; OFF          ; Untyped                         ;
; OE_REG                 ; UNUSED       ; Untyped                         ;
; extend_oe_disable      ; UNUSED       ; Untyped                         ;
; INTENDED_DEVICE_FAMILY ; Stratix      ; Untyped                         ;
; DEVICE_FAMILY          ; Cyclone IV E ; Untyped                         ;
; CBXI_PARAMETER         ; ddio_out_sbb ; Untyped                         ;
+------------------------+--------------+---------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ALTDDIO_OUT:ALTDDIO_OUT_15 ;
+------------------------+--------------+---------------------------------+
; Parameter Name         ; Value        ; Type                            ;
+------------------------+--------------+---------------------------------+
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                      ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                    ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                    ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE                  ;
; WIDTH                  ; 1            ; Unsigned Binary                 ;
; POWER_UP_HIGH          ; OFF          ; Untyped                         ;
; OE_REG                 ; UNUSED       ; Untyped                         ;
; extend_oe_disable      ; UNUSED       ; Untyped                         ;
; INTENDED_DEVICE_FAMILY ; Stratix      ; Untyped                         ;
; DEVICE_FAMILY          ; Cyclone IV E ; Untyped                         ;
; CBXI_PARAMETER         ; ddio_out_sbb ; Untyped                         ;
+------------------------+--------------+---------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ALTDDIO_OUT:ALTDDIO_OUT_16 ;
+------------------------+--------------+---------------------------------+
; Parameter Name         ; Value        ; Type                            ;
+------------------------+--------------+---------------------------------+
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                      ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                    ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                    ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE                  ;
; WIDTH                  ; 1            ; Unsigned Binary                 ;
; POWER_UP_HIGH          ; OFF          ; Untyped                         ;
; OE_REG                 ; UNUSED       ; Untyped                         ;
; extend_oe_disable      ; UNUSED       ; Untyped                         ;
; INTENDED_DEVICE_FAMILY ; Stratix      ; Untyped                         ;
; DEVICE_FAMILY          ; Cyclone IV E ; Untyped                         ;
; CBXI_PARAMETER         ; ddio_out_sbb ; Untyped                         ;
+------------------------+--------------+---------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ALTDDIO_OUT:ALTDDIO_OUT_17 ;
+------------------------+--------------+---------------------------------+
; Parameter Name         ; Value        ; Type                            ;
+------------------------+--------------+---------------------------------+
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                      ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                    ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                    ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE                  ;
; WIDTH                  ; 1            ; Unsigned Binary                 ;
; POWER_UP_HIGH          ; OFF          ; Untyped                         ;
; OE_REG                 ; UNUSED       ; Untyped                         ;
; extend_oe_disable      ; UNUSED       ; Untyped                         ;
; INTENDED_DEVICE_FAMILY ; Stratix      ; Untyped                         ;
; DEVICE_FAMILY          ; Cyclone IV E ; Untyped                         ;
; CBXI_PARAMETER         ; ddio_out_sbb ; Untyped                         ;
+------------------------+--------------+---------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ALTDDIO_OUT:ALTDDIO_OUT_18 ;
+------------------------+--------------+---------------------------------+
; Parameter Name         ; Value        ; Type                            ;
+------------------------+--------------+---------------------------------+
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                      ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                    ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                    ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE                  ;
; WIDTH                  ; 1            ; Unsigned Binary                 ;
; POWER_UP_HIGH          ; OFF          ; Untyped                         ;
; OE_REG                 ; UNUSED       ; Untyped                         ;
; extend_oe_disable      ; UNUSED       ; Untyped                         ;
; INTENDED_DEVICE_FAMILY ; Stratix      ; Untyped                         ;
; DEVICE_FAMILY          ; Cyclone IV E ; Untyped                         ;
; CBXI_PARAMETER         ; ddio_out_sbb ; Untyped                         ;
+------------------------+--------------+---------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ALTDDIO_OUT:ALTDDIO_OUT_19 ;
+------------------------+--------------+---------------------------------+
; Parameter Name         ; Value        ; Type                            ;
+------------------------+--------------+---------------------------------+
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                      ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                    ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                    ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE                  ;
; WIDTH                  ; 1            ; Unsigned Binary                 ;
; POWER_UP_HIGH          ; OFF          ; Untyped                         ;
; OE_REG                 ; UNUSED       ; Untyped                         ;
; extend_oe_disable      ; UNUSED       ; Untyped                         ;
; INTENDED_DEVICE_FAMILY ; Stratix      ; Untyped                         ;
; DEVICE_FAMILY          ; Cyclone IV E ; Untyped                         ;
; CBXI_PARAMETER         ; ddio_out_sbb ; Untyped                         ;
+------------------------+--------------+---------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ALTDDIO_OUT:ALTDDIO_OUT_20 ;
+------------------------+--------------+---------------------------------+
; Parameter Name         ; Value        ; Type                            ;
+------------------------+--------------+---------------------------------+
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                      ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                    ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                    ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE                  ;
; WIDTH                  ; 1            ; Unsigned Binary                 ;
; POWER_UP_HIGH          ; OFF          ; Untyped                         ;
; OE_REG                 ; UNUSED       ; Untyped                         ;
; extend_oe_disable      ; UNUSED       ; Untyped                         ;
; INTENDED_DEVICE_FAMILY ; Stratix      ; Untyped                         ;
; DEVICE_FAMILY          ; Cyclone IV E ; Untyped                         ;
; CBXI_PARAMETER         ; ddio_out_sbb ; Untyped                         ;
+------------------------+--------------+---------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ALTDDIO_OUT:ALTDDIO_OUT_21 ;
+------------------------+--------------+---------------------------------+
; Parameter Name         ; Value        ; Type                            ;
+------------------------+--------------+---------------------------------+
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                      ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                    ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                    ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE                  ;
; WIDTH                  ; 1            ; Unsigned Binary                 ;
; POWER_UP_HIGH          ; OFF          ; Untyped                         ;
; OE_REG                 ; UNUSED       ; Untyped                         ;
; extend_oe_disable      ; UNUSED       ; Untyped                         ;
; INTENDED_DEVICE_FAMILY ; Stratix      ; Untyped                         ;
; DEVICE_FAMILY          ; Cyclone IV E ; Untyped                         ;
; CBXI_PARAMETER         ; ddio_out_sbb ; Untyped                         ;
+------------------------+--------------+---------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ALTDDIO_OUT:ALTDDIO_OUT_22 ;
+------------------------+--------------+---------------------------------+
; Parameter Name         ; Value        ; Type                            ;
+------------------------+--------------+---------------------------------+
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                      ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                    ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                    ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE                  ;
; WIDTH                  ; 1            ; Unsigned Binary                 ;
; POWER_UP_HIGH          ; OFF          ; Untyped                         ;
; OE_REG                 ; UNUSED       ; Untyped                         ;
; extend_oe_disable      ; UNUSED       ; Untyped                         ;
; INTENDED_DEVICE_FAMILY ; Stratix      ; Untyped                         ;
; DEVICE_FAMILY          ; Cyclone IV E ; Untyped                         ;
; CBXI_PARAMETER         ; ddio_out_sbb ; Untyped                         ;
+------------------------+--------------+---------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ALTDDIO_OUT:ALTDDIO_OUT_23 ;
+------------------------+--------------+---------------------------------+
; Parameter Name         ; Value        ; Type                            ;
+------------------------+--------------+---------------------------------+
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                      ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                    ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                    ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE                  ;
; WIDTH                  ; 1            ; Unsigned Binary                 ;
; POWER_UP_HIGH          ; OFF          ; Untyped                         ;
; OE_REG                 ; UNUSED       ; Untyped                         ;
; extend_oe_disable      ; UNUSED       ; Untyped                         ;
; INTENDED_DEVICE_FAMILY ; Stratix      ; Untyped                         ;
; DEVICE_FAMILY          ; Cyclone IV E ; Untyped                         ;
; CBXI_PARAMETER         ; ddio_out_sbb ; Untyped                         ;
+------------------------+--------------+---------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ALTDDIO_IN:ALTDDIO_IN ;
+------------------------+--------------+----------------------------+
; Parameter Name         ; Value        ; Type                       ;
+------------------------+--------------+----------------------------+
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                 ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY               ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE               ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE             ;
; WIDTH                  ; 1            ; Unsigned Binary            ;
; POWER_UP_HIGH          ; OFF          ; Untyped                    ;
; INTENDED_DEVICE_FAMILY ; Stratix      ; Untyped                    ;
; INVERT_INPUT_CLOCKS    ; OFF          ; Untyped                    ;
; DEVICE_FAMILY          ; Cyclone IV E ; Untyped                    ;
; CBXI_PARAMETER         ; ddio_in_r7b  ; Untyped                    ;
+------------------------+--------------+----------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ALTDDIO_OUT:ALTDDIO_OUT_24 ;
+------------------------+--------------+---------------------------------+
; Parameter Name         ; Value        ; Type                            ;
+------------------------+--------------+---------------------------------+
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                      ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                    ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                    ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE                  ;
; WIDTH                  ; 1            ; Unsigned Binary                 ;
; POWER_UP_HIGH          ; OFF          ; Untyped                         ;
; OE_REG                 ; UNUSED       ; Untyped                         ;
; extend_oe_disable      ; UNUSED       ; Untyped                         ;
; INTENDED_DEVICE_FAMILY ; Stratix      ; Untyped                         ;
; DEVICE_FAMILY          ; Cyclone IV E ; Untyped                         ;
; CBXI_PARAMETER         ; ddio_out_sbb ; Untyped                         ;
+------------------------+--------------+---------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ALTDDIO_IN:ALTDDIO_IN_1 ;
+------------------------+--------------+------------------------------+
; Parameter Name         ; Value        ; Type                         ;
+------------------------+--------------+------------------------------+
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                   ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                 ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                 ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE               ;
; WIDTH                  ; 1            ; Unsigned Binary              ;
; POWER_UP_HIGH          ; OFF          ; Untyped                      ;
; INTENDED_DEVICE_FAMILY ; Stratix      ; Untyped                      ;
; INVERT_INPUT_CLOCKS    ; OFF          ; Untyped                      ;
; DEVICE_FAMILY          ; Cyclone IV E ; Untyped                      ;
; CBXI_PARAMETER         ; ddio_in_r7b  ; Untyped                      ;
+------------------------+--------------+------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ALTDDIO_OUT:ALTDDIO_OUT_25 ;
+------------------------+--------------+---------------------------------+
; Parameter Name         ; Value        ; Type                            ;
+------------------------+--------------+---------------------------------+
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                      ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                    ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                    ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE                  ;
; WIDTH                  ; 1            ; Unsigned Binary                 ;
; POWER_UP_HIGH          ; OFF          ; Untyped                         ;
; OE_REG                 ; UNUSED       ; Untyped                         ;
; extend_oe_disable      ; UNUSED       ; Untyped                         ;
; INTENDED_DEVICE_FAMILY ; Stratix      ; Untyped                         ;
; DEVICE_FAMILY          ; Cyclone IV E ; Untyped                         ;
; CBXI_PARAMETER         ; ddio_out_sbb ; Untyped                         ;
+------------------------+--------------+---------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ALTDDIO_IN:ALTDDIO_IN_2 ;
+------------------------+--------------+------------------------------+
; Parameter Name         ; Value        ; Type                         ;
+------------------------+--------------+------------------------------+
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                   ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                 ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                 ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE               ;
; WIDTH                  ; 1            ; Unsigned Binary              ;
; POWER_UP_HIGH          ; OFF          ; Untyped                      ;
; INTENDED_DEVICE_FAMILY ; Stratix      ; Untyped                      ;
; INVERT_INPUT_CLOCKS    ; OFF          ; Untyped                      ;
; DEVICE_FAMILY          ; Cyclone IV E ; Untyped                      ;
; CBXI_PARAMETER         ; ddio_in_r7b  ; Untyped                      ;
+------------------------+--------------+------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ALTDDIO_OUT:ALTDDIO_OUT_26 ;
+------------------------+--------------+---------------------------------+
; Parameter Name         ; Value        ; Type                            ;
+------------------------+--------------+---------------------------------+
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                      ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                    ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                    ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE                  ;
; WIDTH                  ; 1            ; Unsigned Binary                 ;
; POWER_UP_HIGH          ; OFF          ; Untyped                         ;
; OE_REG                 ; UNUSED       ; Untyped                         ;
; extend_oe_disable      ; UNUSED       ; Untyped                         ;
; INTENDED_DEVICE_FAMILY ; Stratix      ; Untyped                         ;
; DEVICE_FAMILY          ; Cyclone IV E ; Untyped                         ;
; CBXI_PARAMETER         ; ddio_out_sbb ; Untyped                         ;
+------------------------+--------------+---------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ALTDDIO_IN:ALTDDIO_IN_3 ;
+------------------------+--------------+------------------------------+
; Parameter Name         ; Value        ; Type                         ;
+------------------------+--------------+------------------------------+
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                   ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                 ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                 ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE               ;
; WIDTH                  ; 1            ; Unsigned Binary              ;
; POWER_UP_HIGH          ; OFF          ; Untyped                      ;
; INTENDED_DEVICE_FAMILY ; Stratix      ; Untyped                      ;
; INVERT_INPUT_CLOCKS    ; OFF          ; Untyped                      ;
; DEVICE_FAMILY          ; Cyclone IV E ; Untyped                      ;
; CBXI_PARAMETER         ; ddio_in_r7b  ; Untyped                      ;
+------------------------+--------------+------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ALTDDIO_OUT:ALTDDIO_OUT_27 ;
+------------------------+--------------+---------------------------------+
; Parameter Name         ; Value        ; Type                            ;
+------------------------+--------------+---------------------------------+
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                      ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                    ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                    ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE                  ;
; WIDTH                  ; 1            ; Unsigned Binary                 ;
; POWER_UP_HIGH          ; OFF          ; Untyped                         ;
; OE_REG                 ; UNUSED       ; Untyped                         ;
; extend_oe_disable      ; UNUSED       ; Untyped                         ;
; INTENDED_DEVICE_FAMILY ; Stratix      ; Untyped                         ;
; DEVICE_FAMILY          ; Cyclone IV E ; Untyped                         ;
; CBXI_PARAMETER         ; ddio_out_sbb ; Untyped                         ;
+------------------------+--------------+---------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ALTDDIO_IN:ALTDDIO_IN_4 ;
+------------------------+--------------+------------------------------+
; Parameter Name         ; Value        ; Type                         ;
+------------------------+--------------+------------------------------+
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                   ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                 ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                 ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE               ;
; WIDTH                  ; 1            ; Unsigned Binary              ;
; POWER_UP_HIGH          ; OFF          ; Untyped                      ;
; INTENDED_DEVICE_FAMILY ; Stratix      ; Untyped                      ;
; INVERT_INPUT_CLOCKS    ; OFF          ; Untyped                      ;
; DEVICE_FAMILY          ; Cyclone IV E ; Untyped                      ;
; CBXI_PARAMETER         ; ddio_in_r7b  ; Untyped                      ;
+------------------------+--------------+------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ALTDDIO_OUT:ALTDDIO_OUT_28 ;
+------------------------+--------------+---------------------------------+
; Parameter Name         ; Value        ; Type                            ;
+------------------------+--------------+---------------------------------+
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                      ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                    ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                    ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE                  ;
; WIDTH                  ; 1            ; Unsigned Binary                 ;
; POWER_UP_HIGH          ; OFF          ; Untyped                         ;
; OE_REG                 ; UNUSED       ; Untyped                         ;
; extend_oe_disable      ; UNUSED       ; Untyped                         ;
; INTENDED_DEVICE_FAMILY ; Stratix      ; Untyped                         ;
; DEVICE_FAMILY          ; Cyclone IV E ; Untyped                         ;
; CBXI_PARAMETER         ; ddio_out_sbb ; Untyped                         ;
+------------------------+--------------+---------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ALTDDIO_IN:ALTDDIO_IN_5 ;
+------------------------+--------------+------------------------------+
; Parameter Name         ; Value        ; Type                         ;
+------------------------+--------------+------------------------------+
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                   ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                 ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                 ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE               ;
; WIDTH                  ; 1            ; Unsigned Binary              ;
; POWER_UP_HIGH          ; OFF          ; Untyped                      ;
; INTENDED_DEVICE_FAMILY ; Stratix      ; Untyped                      ;
; INVERT_INPUT_CLOCKS    ; OFF          ; Untyped                      ;
; DEVICE_FAMILY          ; Cyclone IV E ; Untyped                      ;
; CBXI_PARAMETER         ; ddio_in_r7b  ; Untyped                      ;
+------------------------+--------------+------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ALTDDIO_OUT:ALTDDIO_OUT_29 ;
+------------------------+--------------+---------------------------------+
; Parameter Name         ; Value        ; Type                            ;
+------------------------+--------------+---------------------------------+
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                      ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                    ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                    ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE                  ;
; WIDTH                  ; 1            ; Unsigned Binary                 ;
; POWER_UP_HIGH          ; OFF          ; Untyped                         ;
; OE_REG                 ; UNUSED       ; Untyped                         ;
; extend_oe_disable      ; UNUSED       ; Untyped                         ;
; INTENDED_DEVICE_FAMILY ; Stratix      ; Untyped                         ;
; DEVICE_FAMILY          ; Cyclone IV E ; Untyped                         ;
; CBXI_PARAMETER         ; ddio_out_sbb ; Untyped                         ;
+------------------------+--------------+---------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ALTDDIO_IN:ALTDDIO_IN_6 ;
+------------------------+--------------+------------------------------+
; Parameter Name         ; Value        ; Type                         ;
+------------------------+--------------+------------------------------+
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                   ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                 ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                 ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE               ;
; WIDTH                  ; 1            ; Unsigned Binary              ;
; POWER_UP_HIGH          ; OFF          ; Untyped                      ;
; INTENDED_DEVICE_FAMILY ; Stratix      ; Untyped                      ;
; INVERT_INPUT_CLOCKS    ; OFF          ; Untyped                      ;
; DEVICE_FAMILY          ; Cyclone IV E ; Untyped                      ;
; CBXI_PARAMETER         ; ddio_in_r7b  ; Untyped                      ;
+------------------------+--------------+------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ALTDDIO_OUT:ALTDDIO_OUT_30 ;
+------------------------+--------------+---------------------------------+
; Parameter Name         ; Value        ; Type                            ;
+------------------------+--------------+---------------------------------+
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                      ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                    ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                    ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE                  ;
; WIDTH                  ; 1            ; Unsigned Binary                 ;
; POWER_UP_HIGH          ; OFF          ; Untyped                         ;
; OE_REG                 ; UNUSED       ; Untyped                         ;
; extend_oe_disable      ; UNUSED       ; Untyped                         ;
; INTENDED_DEVICE_FAMILY ; Stratix      ; Untyped                         ;
; DEVICE_FAMILY          ; Cyclone IV E ; Untyped                         ;
; CBXI_PARAMETER         ; ddio_out_sbb ; Untyped                         ;
+------------------------+--------------+---------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ALTDDIO_IN:ALTDDIO_IN_7 ;
+------------------------+--------------+------------------------------+
; Parameter Name         ; Value        ; Type                         ;
+------------------------+--------------+------------------------------+
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                   ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                 ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                 ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE               ;
; WIDTH                  ; 1            ; Unsigned Binary              ;
; POWER_UP_HIGH          ; OFF          ; Untyped                      ;
; INTENDED_DEVICE_FAMILY ; Stratix      ; Untyped                      ;
; INVERT_INPUT_CLOCKS    ; OFF          ; Untyped                      ;
; DEVICE_FAMILY          ; Cyclone IV E ; Untyped                      ;
; CBXI_PARAMETER         ; ddio_in_r7b  ; Untyped                      ;
+------------------------+--------------+------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ALTDDIO_OUT:ALTDDIO_OUT_31 ;
+------------------------+--------------+---------------------------------+
; Parameter Name         ; Value        ; Type                            ;
+------------------------+--------------+---------------------------------+
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                      ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                    ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                    ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE                  ;
; WIDTH                  ; 1            ; Unsigned Binary                 ;
; POWER_UP_HIGH          ; OFF          ; Untyped                         ;
; OE_REG                 ; UNUSED       ; Untyped                         ;
; extend_oe_disable      ; UNUSED       ; Untyped                         ;
; INTENDED_DEVICE_FAMILY ; Stratix      ; Untyped                         ;
; DEVICE_FAMILY          ; Cyclone IV E ; Untyped                         ;
; CBXI_PARAMETER         ; ddio_out_sbb ; Untyped                         ;
+------------------------+--------------+---------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ALTDDIO_IN:ALTDDIO_IN_8 ;
+------------------------+--------------+------------------------------+
; Parameter Name         ; Value        ; Type                         ;
+------------------------+--------------+------------------------------+
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                   ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                 ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                 ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE               ;
; WIDTH                  ; 1            ; Unsigned Binary              ;
; POWER_UP_HIGH          ; OFF          ; Untyped                      ;
; INTENDED_DEVICE_FAMILY ; Stratix      ; Untyped                      ;
; INVERT_INPUT_CLOCKS    ; OFF          ; Untyped                      ;
; DEVICE_FAMILY          ; Cyclone IV E ; Untyped                      ;
; CBXI_PARAMETER         ; ddio_in_r7b  ; Untyped                      ;
+------------------------+--------------+------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ALTDDIO_OUT:ALTDDIO_OUT_32 ;
+------------------------+--------------+---------------------------------+
; Parameter Name         ; Value        ; Type                            ;
+------------------------+--------------+---------------------------------+
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                      ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                    ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                    ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE                  ;
; WIDTH                  ; 1            ; Unsigned Binary                 ;
; POWER_UP_HIGH          ; OFF          ; Untyped                         ;
; OE_REG                 ; UNUSED       ; Untyped                         ;
; extend_oe_disable      ; UNUSED       ; Untyped                         ;
; INTENDED_DEVICE_FAMILY ; Stratix      ; Untyped                         ;
; DEVICE_FAMILY          ; Cyclone IV E ; Untyped                         ;
; CBXI_PARAMETER         ; ddio_out_sbb ; Untyped                         ;
+------------------------+--------------+---------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ALTDDIO_IN:ALTDDIO_IN_9 ;
+------------------------+--------------+------------------------------+
; Parameter Name         ; Value        ; Type                         ;
+------------------------+--------------+------------------------------+
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                   ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                 ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                 ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE               ;
; WIDTH                  ; 1            ; Unsigned Binary              ;
; POWER_UP_HIGH          ; OFF          ; Untyped                      ;
; INTENDED_DEVICE_FAMILY ; Stratix      ; Untyped                      ;
; INVERT_INPUT_CLOCKS    ; OFF          ; Untyped                      ;
; DEVICE_FAMILY          ; Cyclone IV E ; Untyped                      ;
; CBXI_PARAMETER         ; ddio_in_r7b  ; Untyped                      ;
+------------------------+--------------+------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ALTDDIO_OUT:ALTDDIO_OUT_33 ;
+------------------------+--------------+---------------------------------+
; Parameter Name         ; Value        ; Type                            ;
+------------------------+--------------+---------------------------------+
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                      ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                    ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                    ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE                  ;
; WIDTH                  ; 1            ; Unsigned Binary                 ;
; POWER_UP_HIGH          ; OFF          ; Untyped                         ;
; OE_REG                 ; UNUSED       ; Untyped                         ;
; extend_oe_disable      ; UNUSED       ; Untyped                         ;
; INTENDED_DEVICE_FAMILY ; Stratix      ; Untyped                         ;
; DEVICE_FAMILY          ; Cyclone IV E ; Untyped                         ;
; CBXI_PARAMETER         ; ddio_out_sbb ; Untyped                         ;
+------------------------+--------------+---------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ALTDDIO_IN:ALTDDIO_IN_10 ;
+------------------------+--------------+-------------------------------+
; Parameter Name         ; Value        ; Type                          ;
+------------------------+--------------+-------------------------------+
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                    ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                  ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                  ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE                ;
; WIDTH                  ; 1            ; Unsigned Binary               ;
; POWER_UP_HIGH          ; OFF          ; Untyped                       ;
; INTENDED_DEVICE_FAMILY ; Stratix      ; Untyped                       ;
; INVERT_INPUT_CLOCKS    ; OFF          ; Untyped                       ;
; DEVICE_FAMILY          ; Cyclone IV E ; Untyped                       ;
; CBXI_PARAMETER         ; ddio_in_r7b  ; Untyped                       ;
+------------------------+--------------+-------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ALTDDIO_OUT:ALTDDIO_OUT_34 ;
+------------------------+--------------+---------------------------------+
; Parameter Name         ; Value        ; Type                            ;
+------------------------+--------------+---------------------------------+
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                      ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                    ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                    ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE                  ;
; WIDTH                  ; 1            ; Unsigned Binary                 ;
; POWER_UP_HIGH          ; OFF          ; Untyped                         ;
; OE_REG                 ; UNUSED       ; Untyped                         ;
; extend_oe_disable      ; UNUSED       ; Untyped                         ;
; INTENDED_DEVICE_FAMILY ; Stratix      ; Untyped                         ;
; DEVICE_FAMILY          ; Cyclone IV E ; Untyped                         ;
; CBXI_PARAMETER         ; ddio_out_sbb ; Untyped                         ;
+------------------------+--------------+---------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ALTDDIO_IN:ALTDDIO_IN_11 ;
+------------------------+--------------+-------------------------------+
; Parameter Name         ; Value        ; Type                          ;
+------------------------+--------------+-------------------------------+
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                    ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                  ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                  ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE                ;
; WIDTH                  ; 1            ; Unsigned Binary               ;
; POWER_UP_HIGH          ; OFF          ; Untyped                       ;
; INTENDED_DEVICE_FAMILY ; Stratix      ; Untyped                       ;
; INVERT_INPUT_CLOCKS    ; OFF          ; Untyped                       ;
; DEVICE_FAMILY          ; Cyclone IV E ; Untyped                       ;
; CBXI_PARAMETER         ; ddio_in_r7b  ; Untyped                       ;
+------------------------+--------------+-------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ALTDDIO_OUT:ALTDDIO_OUT_35 ;
+------------------------+--------------+---------------------------------+
; Parameter Name         ; Value        ; Type                            ;
+------------------------+--------------+---------------------------------+
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                      ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                    ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                    ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE                  ;
; WIDTH                  ; 1            ; Unsigned Binary                 ;
; POWER_UP_HIGH          ; OFF          ; Untyped                         ;
; OE_REG                 ; UNUSED       ; Untyped                         ;
; extend_oe_disable      ; UNUSED       ; Untyped                         ;
; INTENDED_DEVICE_FAMILY ; Stratix      ; Untyped                         ;
; DEVICE_FAMILY          ; Cyclone IV E ; Untyped                         ;
; CBXI_PARAMETER         ; ddio_out_sbb ; Untyped                         ;
+------------------------+--------------+---------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ALTDDIO_IN:ALTDDIO_IN_12 ;
+------------------------+--------------+-------------------------------+
; Parameter Name         ; Value        ; Type                          ;
+------------------------+--------------+-------------------------------+
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                    ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                  ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                  ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE                ;
; WIDTH                  ; 1            ; Unsigned Binary               ;
; POWER_UP_HIGH          ; OFF          ; Untyped                       ;
; INTENDED_DEVICE_FAMILY ; Stratix      ; Untyped                       ;
; INVERT_INPUT_CLOCKS    ; OFF          ; Untyped                       ;
; DEVICE_FAMILY          ; Cyclone IV E ; Untyped                       ;
; CBXI_PARAMETER         ; ddio_in_r7b  ; Untyped                       ;
+------------------------+--------------+-------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ALTDDIO_OUT:ALTDDIO_OUT_36 ;
+------------------------+--------------+---------------------------------+
; Parameter Name         ; Value        ; Type                            ;
+------------------------+--------------+---------------------------------+
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                      ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                    ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                    ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE                  ;
; WIDTH                  ; 1            ; Unsigned Binary                 ;
; POWER_UP_HIGH          ; OFF          ; Untyped                         ;
; OE_REG                 ; UNUSED       ; Untyped                         ;
; extend_oe_disable      ; UNUSED       ; Untyped                         ;
; INTENDED_DEVICE_FAMILY ; Stratix      ; Untyped                         ;
; DEVICE_FAMILY          ; Cyclone IV E ; Untyped                         ;
; CBXI_PARAMETER         ; ddio_out_sbb ; Untyped                         ;
+------------------------+--------------+---------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ALTDDIO_IN:ALTDDIO_IN_13 ;
+------------------------+--------------+-------------------------------+
; Parameter Name         ; Value        ; Type                          ;
+------------------------+--------------+-------------------------------+
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                    ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                  ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                  ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE                ;
; WIDTH                  ; 1            ; Unsigned Binary               ;
; POWER_UP_HIGH          ; OFF          ; Untyped                       ;
; INTENDED_DEVICE_FAMILY ; Stratix      ; Untyped                       ;
; INVERT_INPUT_CLOCKS    ; OFF          ; Untyped                       ;
; DEVICE_FAMILY          ; Cyclone IV E ; Untyped                       ;
; CBXI_PARAMETER         ; ddio_in_r7b  ; Untyped                       ;
+------------------------+--------------+-------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ALTDDIO_OUT:ALTDDIO_OUT_37 ;
+------------------------+--------------+---------------------------------+
; Parameter Name         ; Value        ; Type                            ;
+------------------------+--------------+---------------------------------+
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                      ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                    ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                    ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE                  ;
; WIDTH                  ; 1            ; Unsigned Binary                 ;
; POWER_UP_HIGH          ; OFF          ; Untyped                         ;
; OE_REG                 ; UNUSED       ; Untyped                         ;
; extend_oe_disable      ; UNUSED       ; Untyped                         ;
; INTENDED_DEVICE_FAMILY ; Stratix      ; Untyped                         ;
; DEVICE_FAMILY          ; Cyclone IV E ; Untyped                         ;
; CBXI_PARAMETER         ; ddio_out_sbb ; Untyped                         ;
+------------------------+--------------+---------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ALTDDIO_IN:ALTDDIO_IN_14 ;
+------------------------+--------------+-------------------------------+
; Parameter Name         ; Value        ; Type                          ;
+------------------------+--------------+-------------------------------+
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                    ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                  ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                  ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE                ;
; WIDTH                  ; 1            ; Unsigned Binary               ;
; POWER_UP_HIGH          ; OFF          ; Untyped                       ;
; INTENDED_DEVICE_FAMILY ; Stratix      ; Untyped                       ;
; INVERT_INPUT_CLOCKS    ; OFF          ; Untyped                       ;
; DEVICE_FAMILY          ; Cyclone IV E ; Untyped                       ;
; CBXI_PARAMETER         ; ddio_in_r7b  ; Untyped                       ;
+------------------------+--------------+-------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ALTDDIO_OUT:ALTDDIO_OUT_38 ;
+------------------------+--------------+---------------------------------+
; Parameter Name         ; Value        ; Type                            ;
+------------------------+--------------+---------------------------------+
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                      ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                    ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                    ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE                  ;
; WIDTH                  ; 1            ; Unsigned Binary                 ;
; POWER_UP_HIGH          ; OFF          ; Untyped                         ;
; OE_REG                 ; UNUSED       ; Untyped                         ;
; extend_oe_disable      ; UNUSED       ; Untyped                         ;
; INTENDED_DEVICE_FAMILY ; Stratix      ; Untyped                         ;
; DEVICE_FAMILY          ; Cyclone IV E ; Untyped                         ;
; CBXI_PARAMETER         ; ddio_out_sbb ; Untyped                         ;
+------------------------+--------------+---------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ALTDDIO_IN:ALTDDIO_IN_15 ;
+------------------------+--------------+-------------------------------+
; Parameter Name         ; Value        ; Type                          ;
+------------------------+--------------+-------------------------------+
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                    ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                  ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                  ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE                ;
; WIDTH                  ; 1            ; Unsigned Binary               ;
; POWER_UP_HIGH          ; OFF          ; Untyped                       ;
; INTENDED_DEVICE_FAMILY ; Stratix      ; Untyped                       ;
; INVERT_INPUT_CLOCKS    ; OFF          ; Untyped                       ;
; DEVICE_FAMILY          ; Cyclone IV E ; Untyped                       ;
; CBXI_PARAMETER         ; ddio_in_r7b  ; Untyped                       ;
+------------------------+--------------+-------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: altsyncram:tag_mem_rtl_0  ;
+------------------------------------+----------------------+----------------+
; Parameter Name                     ; Value                ; Type           ;
+------------------------------------+----------------------+----------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped        ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY     ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY   ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped        ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped        ;
; WIDTH_A                            ; 20                   ; Untyped        ;
; WIDTHAD_A                          ; 9                    ; Untyped        ;
; NUMWORDS_A                         ; 512                  ; Untyped        ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped        ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped        ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped        ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped        ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped        ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped        ;
; WIDTH_B                            ; 1                    ; Untyped        ;
; WIDTHAD_B                          ; 1                    ; Untyped        ;
; NUMWORDS_B                         ; 1                    ; Untyped        ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped        ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped        ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped        ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped        ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped        ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped        ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped        ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped        ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped        ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped        ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped        ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped        ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped        ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped        ;
; BYTE_SIZE                          ; 8                    ; Untyped        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped        ;
; INIT_FILE                          ; UNUSED               ; Untyped        ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped        ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped        ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped        ;
; ENABLE_ECC                         ; FALSE                ; Untyped        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped        ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped        ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped        ;
; CBXI_PARAMETER                     ; altsyncram_5f41      ; Untyped        ;
+------------------------------------+----------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: VexRiscv:VexRiscv|DataCache:dataCache_1|altsyncram:ways_0_tags_rtl_0 ;
+------------------------------------+----------------------+-----------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                      ;
+------------------------------------+----------------------+-----------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                   ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                              ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                              ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                            ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                   ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                   ;
; WIDTH_A                            ; 21                   ; Untyped                                                   ;
; WIDTHAD_A                          ; 7                    ; Untyped                                                   ;
; NUMWORDS_A                         ; 128                  ; Untyped                                                   ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                   ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                   ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                   ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                   ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                   ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                   ;
; WIDTH_B                            ; 21                   ; Untyped                                                   ;
; WIDTHAD_B                          ; 7                    ; Untyped                                                   ;
; NUMWORDS_B                         ; 128                  ; Untyped                                                   ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                   ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                   ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                   ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                   ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                   ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                   ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                   ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                   ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                   ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                   ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                   ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                   ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                   ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                   ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                   ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                   ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                   ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                   ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                   ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                   ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                   ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                   ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                   ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                   ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                   ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                   ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                   ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                   ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                   ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                   ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                   ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                   ;
; CBXI_PARAMETER                     ; altsyncram_gsd1      ; Untyped                                                   ;
+------------------------------------+----------------------+-----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: altsyncram:sram_grain0_rtl_0                                                      ;
+------------------------------------+------------------------------------------------------------------------------+----------------+
; Parameter Name                     ; Value                                                                        ; Type           ;
+------------------------------------+------------------------------------------------------------------------------+----------------+
; BYTE_SIZE_BLOCK                    ; 8                                                                            ; Untyped        ;
; AUTO_CARRY_CHAINS                  ; ON                                                                           ; AUTO_CARRY     ;
; IGNORE_CARRY_BUFFERS               ; OFF                                                                          ; IGNORE_CARRY   ;
; AUTO_CASCADE_CHAINS                ; ON                                                                           ; AUTO_CASCADE   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                                                          ; IGNORE_CASCADE ;
; WIDTH_BYTEENA                      ; 1                                                                            ; Untyped        ;
; OPERATION_MODE                     ; SINGLE_PORT                                                                  ; Untyped        ;
; WIDTH_A                            ; 8                                                                            ; Untyped        ;
; WIDTHAD_A                          ; 11                                                                           ; Untyped        ;
; NUMWORDS_A                         ; 2048                                                                         ; Untyped        ;
; OUTDATA_REG_A                      ; UNREGISTERED                                                                 ; Untyped        ;
; ADDRESS_ACLR_A                     ; NONE                                                                         ; Untyped        ;
; OUTDATA_ACLR_A                     ; NONE                                                                         ; Untyped        ;
; WRCONTROL_ACLR_A                   ; NONE                                                                         ; Untyped        ;
; INDATA_ACLR_A                      ; NONE                                                                         ; Untyped        ;
; BYTEENA_ACLR_A                     ; NONE                                                                         ; Untyped        ;
; WIDTH_B                            ; 1                                                                            ; Untyped        ;
; WIDTHAD_B                          ; 1                                                                            ; Untyped        ;
; NUMWORDS_B                         ; 1                                                                            ; Untyped        ;
; INDATA_REG_B                       ; CLOCK1                                                                       ; Untyped        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                                                       ; Untyped        ;
; RDCONTROL_REG_B                    ; CLOCK1                                                                       ; Untyped        ;
; ADDRESS_REG_B                      ; CLOCK1                                                                       ; Untyped        ;
; OUTDATA_REG_B                      ; UNREGISTERED                                                                 ; Untyped        ;
; BYTEENA_REG_B                      ; CLOCK1                                                                       ; Untyped        ;
; INDATA_ACLR_B                      ; NONE                                                                         ; Untyped        ;
; WRCONTROL_ACLR_B                   ; NONE                                                                         ; Untyped        ;
; ADDRESS_ACLR_B                     ; NONE                                                                         ; Untyped        ;
; OUTDATA_ACLR_B                     ; NONE                                                                         ; Untyped        ;
; RDCONTROL_ACLR_B                   ; NONE                                                                         ; Untyped        ;
; BYTEENA_ACLR_B                     ; NONE                                                                         ; Untyped        ;
; WIDTH_BYTEENA_A                    ; 1                                                                            ; Untyped        ;
; WIDTH_BYTEENA_B                    ; 1                                                                            ; Untyped        ;
; RAM_BLOCK_TYPE                     ; AUTO                                                                         ; Untyped        ;
; BYTE_SIZE                          ; 8                                                                            ; Untyped        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                    ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                                                         ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                                                         ; Untyped        ;
; INIT_FILE                          ; db/terasic_de0nano_propio_pl.ram1_terasic_de0nano_propio_pl_5ab241a7.hdl.mif ; Untyped        ;
; INIT_FILE_LAYOUT                   ; PORT_A                                                                       ; Untyped        ;
; MAXIMUM_DEPTH                      ; 0                                                                            ; Untyped        ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                                                       ; Untyped        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                                                       ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                                                       ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                                                       ; Untyped        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                                                              ; Untyped        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                                                              ; Untyped        ;
; ENABLE_ECC                         ; FALSE                                                                        ; Untyped        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                                                        ; Untyped        ;
; WIDTH_ECCSTATUS                    ; 3                                                                            ; Untyped        ;
; DEVICE_FAMILY                      ; Cyclone IV E                                                                 ; Untyped        ;
; CBXI_PARAMETER                     ; altsyncram_rnc1                                                              ; Untyped        ;
+------------------------------------+------------------------------------------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: altsyncram:data_mem_grain12_rtl_0 ;
+------------------------------------+----------------------+------------------------+
; Parameter Name                     ; Value                ; Type                   ;
+------------------------------------+----------------------+------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY             ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY           ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE           ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE         ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                ;
; WIDTH_A                            ; 8                    ; Untyped                ;
; WIDTHAD_A                          ; 9                    ; Untyped                ;
; NUMWORDS_A                         ; 512                  ; Untyped                ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                ;
; WIDTH_B                            ; 1                    ; Untyped                ;
; WIDTHAD_B                          ; 1                    ; Untyped                ;
; NUMWORDS_B                         ; 1                    ; Untyped                ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                ;
; BYTE_SIZE                          ; 8                    ; Untyped                ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                ;
; INIT_FILE                          ; UNUSED               ; Untyped                ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                ;
; ENABLE_ECC                         ; FALSE                ; Untyped                ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                ;
; CBXI_PARAMETER                     ; altsyncram_rd41      ; Untyped                ;
+------------------------------------+----------------------+------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: altsyncram:data_mem_grain8_rtl_0 ;
+------------------------------------+----------------------+-----------------------+
; Parameter Name                     ; Value                ; Type                  ;
+------------------------------------+----------------------+-----------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped               ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY            ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY          ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE          ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE        ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped               ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped               ;
; WIDTH_A                            ; 8                    ; Untyped               ;
; WIDTHAD_A                          ; 9                    ; Untyped               ;
; NUMWORDS_A                         ; 512                  ; Untyped               ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped               ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped               ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped               ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped               ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped               ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped               ;
; WIDTH_B                            ; 1                    ; Untyped               ;
; WIDTHAD_B                          ; 1                    ; Untyped               ;
; NUMWORDS_B                         ; 1                    ; Untyped               ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped               ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped               ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped               ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped               ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped               ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped               ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped               ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped               ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped               ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped               ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped               ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped               ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped               ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped               ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped               ;
; BYTE_SIZE                          ; 8                    ; Untyped               ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped               ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped               ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped               ;
; INIT_FILE                          ; UNUSED               ; Untyped               ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped               ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped               ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped               ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped               ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped               ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped               ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped               ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped               ;
; ENABLE_ECC                         ; FALSE                ; Untyped               ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped               ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped               ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped               ;
; CBXI_PARAMETER                     ; altsyncram_rd41      ; Untyped               ;
+------------------------------------+----------------------+-----------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: altsyncram:data_mem_grain4_rtl_0 ;
+------------------------------------+----------------------+-----------------------+
; Parameter Name                     ; Value                ; Type                  ;
+------------------------------------+----------------------+-----------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped               ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY            ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY          ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE          ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE        ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped               ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped               ;
; WIDTH_A                            ; 8                    ; Untyped               ;
; WIDTHAD_A                          ; 9                    ; Untyped               ;
; NUMWORDS_A                         ; 512                  ; Untyped               ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped               ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped               ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped               ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped               ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped               ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped               ;
; WIDTH_B                            ; 1                    ; Untyped               ;
; WIDTHAD_B                          ; 1                    ; Untyped               ;
; NUMWORDS_B                         ; 1                    ; Untyped               ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped               ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped               ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped               ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped               ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped               ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped               ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped               ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped               ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped               ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped               ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped               ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped               ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped               ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped               ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped               ;
; BYTE_SIZE                          ; 8                    ; Untyped               ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped               ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped               ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped               ;
; INIT_FILE                          ; UNUSED               ; Untyped               ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped               ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped               ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped               ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped               ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped               ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped               ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped               ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped               ;
; ENABLE_ECC                         ; FALSE                ; Untyped               ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped               ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped               ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped               ;
; CBXI_PARAMETER                     ; altsyncram_rd41      ; Untyped               ;
+------------------------------------+----------------------+-----------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: altsyncram:data_mem_grain0_rtl_0 ;
+------------------------------------+----------------------+-----------------------+
; Parameter Name                     ; Value                ; Type                  ;
+------------------------------------+----------------------+-----------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped               ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY            ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY          ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE          ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE        ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped               ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped               ;
; WIDTH_A                            ; 8                    ; Untyped               ;
; WIDTHAD_A                          ; 9                    ; Untyped               ;
; NUMWORDS_A                         ; 512                  ; Untyped               ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped               ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped               ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped               ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped               ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped               ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped               ;
; WIDTH_B                            ; 1                    ; Untyped               ;
; WIDTHAD_B                          ; 1                    ; Untyped               ;
; NUMWORDS_B                         ; 1                    ; Untyped               ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped               ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped               ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped               ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped               ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped               ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped               ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped               ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped               ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped               ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped               ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped               ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped               ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped               ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped               ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped               ;
; BYTE_SIZE                          ; 8                    ; Untyped               ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped               ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped               ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped               ;
; INIT_FILE                          ; UNUSED               ; Untyped               ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped               ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped               ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped               ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped               ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped               ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped               ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped               ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped               ;
; ENABLE_ECC                         ; FALSE                ; Untyped               ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped               ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped               ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped               ;
; CBXI_PARAMETER                     ; altsyncram_rd41      ; Untyped               ;
+------------------------------------+----------------------+-----------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: altsyncram:sram_grain1_rtl_0                                                      ;
+------------------------------------+------------------------------------------------------------------------------+----------------+
; Parameter Name                     ; Value                                                                        ; Type           ;
+------------------------------------+------------------------------------------------------------------------------+----------------+
; BYTE_SIZE_BLOCK                    ; 8                                                                            ; Untyped        ;
; AUTO_CARRY_CHAINS                  ; ON                                                                           ; AUTO_CARRY     ;
; IGNORE_CARRY_BUFFERS               ; OFF                                                                          ; IGNORE_CARRY   ;
; AUTO_CASCADE_CHAINS                ; ON                                                                           ; AUTO_CASCADE   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                                                          ; IGNORE_CASCADE ;
; WIDTH_BYTEENA                      ; 1                                                                            ; Untyped        ;
; OPERATION_MODE                     ; SINGLE_PORT                                                                  ; Untyped        ;
; WIDTH_A                            ; 8                                                                            ; Untyped        ;
; WIDTHAD_A                          ; 11                                                                           ; Untyped        ;
; NUMWORDS_A                         ; 2048                                                                         ; Untyped        ;
; OUTDATA_REG_A                      ; UNREGISTERED                                                                 ; Untyped        ;
; ADDRESS_ACLR_A                     ; NONE                                                                         ; Untyped        ;
; OUTDATA_ACLR_A                     ; NONE                                                                         ; Untyped        ;
; WRCONTROL_ACLR_A                   ; NONE                                                                         ; Untyped        ;
; INDATA_ACLR_A                      ; NONE                                                                         ; Untyped        ;
; BYTEENA_ACLR_A                     ; NONE                                                                         ; Untyped        ;
; WIDTH_B                            ; 1                                                                            ; Untyped        ;
; WIDTHAD_B                          ; 1                                                                            ; Untyped        ;
; NUMWORDS_B                         ; 1                                                                            ; Untyped        ;
; INDATA_REG_B                       ; CLOCK1                                                                       ; Untyped        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                                                       ; Untyped        ;
; RDCONTROL_REG_B                    ; CLOCK1                                                                       ; Untyped        ;
; ADDRESS_REG_B                      ; CLOCK1                                                                       ; Untyped        ;
; OUTDATA_REG_B                      ; UNREGISTERED                                                                 ; Untyped        ;
; BYTEENA_REG_B                      ; CLOCK1                                                                       ; Untyped        ;
; INDATA_ACLR_B                      ; NONE                                                                         ; Untyped        ;
; WRCONTROL_ACLR_B                   ; NONE                                                                         ; Untyped        ;
; ADDRESS_ACLR_B                     ; NONE                                                                         ; Untyped        ;
; OUTDATA_ACLR_B                     ; NONE                                                                         ; Untyped        ;
; RDCONTROL_ACLR_B                   ; NONE                                                                         ; Untyped        ;
; BYTEENA_ACLR_B                     ; NONE                                                                         ; Untyped        ;
; WIDTH_BYTEENA_A                    ; 1                                                                            ; Untyped        ;
; WIDTH_BYTEENA_B                    ; 1                                                                            ; Untyped        ;
; RAM_BLOCK_TYPE                     ; AUTO                                                                         ; Untyped        ;
; BYTE_SIZE                          ; 8                                                                            ; Untyped        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                    ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                                                         ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                                                         ; Untyped        ;
; INIT_FILE                          ; db/terasic_de0nano_propio_pl.ram2_terasic_de0nano_propio_pl_5ab241a7.hdl.mif ; Untyped        ;
; INIT_FILE_LAYOUT                   ; PORT_A                                                                       ; Untyped        ;
; MAXIMUM_DEPTH                      ; 0                                                                            ; Untyped        ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                                                       ; Untyped        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                                                       ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                                                       ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                                                       ; Untyped        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                                                              ; Untyped        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                                                              ; Untyped        ;
; ENABLE_ECC                         ; FALSE                                                                        ; Untyped        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                                                        ; Untyped        ;
; WIDTH_ECCSTATUS                    ; 3                                                                            ; Untyped        ;
; DEVICE_FAMILY                      ; Cyclone IV E                                                                 ; Untyped        ;
; CBXI_PARAMETER                     ; altsyncram_snc1                                                              ; Untyped        ;
+------------------------------------+------------------------------------------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: altsyncram:data_mem_grain13_rtl_0 ;
+------------------------------------+----------------------+------------------------+
; Parameter Name                     ; Value                ; Type                   ;
+------------------------------------+----------------------+------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY             ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY           ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE           ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE         ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                ;
; WIDTH_A                            ; 8                    ; Untyped                ;
; WIDTHAD_A                          ; 9                    ; Untyped                ;
; NUMWORDS_A                         ; 512                  ; Untyped                ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                ;
; WIDTH_B                            ; 1                    ; Untyped                ;
; WIDTHAD_B                          ; 1                    ; Untyped                ;
; NUMWORDS_B                         ; 1                    ; Untyped                ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                ;
; BYTE_SIZE                          ; 8                    ; Untyped                ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                ;
; INIT_FILE                          ; UNUSED               ; Untyped                ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                ;
; ENABLE_ECC                         ; FALSE                ; Untyped                ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                ;
; CBXI_PARAMETER                     ; altsyncram_rd41      ; Untyped                ;
+------------------------------------+----------------------+------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: altsyncram:data_mem_grain9_rtl_0 ;
+------------------------------------+----------------------+-----------------------+
; Parameter Name                     ; Value                ; Type                  ;
+------------------------------------+----------------------+-----------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped               ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY            ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY          ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE          ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE        ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped               ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped               ;
; WIDTH_A                            ; 8                    ; Untyped               ;
; WIDTHAD_A                          ; 9                    ; Untyped               ;
; NUMWORDS_A                         ; 512                  ; Untyped               ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped               ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped               ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped               ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped               ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped               ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped               ;
; WIDTH_B                            ; 1                    ; Untyped               ;
; WIDTHAD_B                          ; 1                    ; Untyped               ;
; NUMWORDS_B                         ; 1                    ; Untyped               ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped               ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped               ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped               ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped               ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped               ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped               ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped               ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped               ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped               ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped               ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped               ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped               ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped               ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped               ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped               ;
; BYTE_SIZE                          ; 8                    ; Untyped               ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped               ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped               ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped               ;
; INIT_FILE                          ; UNUSED               ; Untyped               ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped               ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped               ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped               ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped               ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped               ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped               ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped               ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped               ;
; ENABLE_ECC                         ; FALSE                ; Untyped               ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped               ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped               ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped               ;
; CBXI_PARAMETER                     ; altsyncram_rd41      ; Untyped               ;
+------------------------------------+----------------------+-----------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: altsyncram:data_mem_grain5_rtl_0 ;
+------------------------------------+----------------------+-----------------------+
; Parameter Name                     ; Value                ; Type                  ;
+------------------------------------+----------------------+-----------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped               ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY            ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY          ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE          ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE        ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped               ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped               ;
; WIDTH_A                            ; 8                    ; Untyped               ;
; WIDTHAD_A                          ; 9                    ; Untyped               ;
; NUMWORDS_A                         ; 512                  ; Untyped               ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped               ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped               ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped               ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped               ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped               ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped               ;
; WIDTH_B                            ; 1                    ; Untyped               ;
; WIDTHAD_B                          ; 1                    ; Untyped               ;
; NUMWORDS_B                         ; 1                    ; Untyped               ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped               ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped               ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped               ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped               ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped               ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped               ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped               ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped               ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped               ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped               ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped               ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped               ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped               ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped               ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped               ;
; BYTE_SIZE                          ; 8                    ; Untyped               ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped               ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped               ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped               ;
; INIT_FILE                          ; UNUSED               ; Untyped               ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped               ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped               ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped               ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped               ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped               ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped               ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped               ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped               ;
; ENABLE_ECC                         ; FALSE                ; Untyped               ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped               ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped               ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped               ;
; CBXI_PARAMETER                     ; altsyncram_rd41      ; Untyped               ;
+------------------------------------+----------------------+-----------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: altsyncram:data_mem_grain1_rtl_0 ;
+------------------------------------+----------------------+-----------------------+
; Parameter Name                     ; Value                ; Type                  ;
+------------------------------------+----------------------+-----------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped               ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY            ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY          ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE          ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE        ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped               ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped               ;
; WIDTH_A                            ; 8                    ; Untyped               ;
; WIDTHAD_A                          ; 9                    ; Untyped               ;
; NUMWORDS_A                         ; 512                  ; Untyped               ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped               ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped               ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped               ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped               ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped               ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped               ;
; WIDTH_B                            ; 1                    ; Untyped               ;
; WIDTHAD_B                          ; 1                    ; Untyped               ;
; NUMWORDS_B                         ; 1                    ; Untyped               ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped               ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped               ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped               ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped               ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped               ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped               ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped               ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped               ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped               ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped               ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped               ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped               ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped               ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped               ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped               ;
; BYTE_SIZE                          ; 8                    ; Untyped               ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped               ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped               ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped               ;
; INIT_FILE                          ; UNUSED               ; Untyped               ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped               ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped               ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped               ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped               ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped               ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped               ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped               ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped               ;
; ENABLE_ECC                         ; FALSE                ; Untyped               ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped               ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped               ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped               ;
; CBXI_PARAMETER                     ; altsyncram_rd41      ; Untyped               ;
+------------------------------------+----------------------+-----------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: altsyncram:sram_grain2_rtl_0                                                      ;
+------------------------------------+------------------------------------------------------------------------------+----------------+
; Parameter Name                     ; Value                                                                        ; Type           ;
+------------------------------------+------------------------------------------------------------------------------+----------------+
; BYTE_SIZE_BLOCK                    ; 8                                                                            ; Untyped        ;
; AUTO_CARRY_CHAINS                  ; ON                                                                           ; AUTO_CARRY     ;
; IGNORE_CARRY_BUFFERS               ; OFF                                                                          ; IGNORE_CARRY   ;
; AUTO_CASCADE_CHAINS                ; ON                                                                           ; AUTO_CASCADE   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                                                          ; IGNORE_CASCADE ;
; WIDTH_BYTEENA                      ; 1                                                                            ; Untyped        ;
; OPERATION_MODE                     ; SINGLE_PORT                                                                  ; Untyped        ;
; WIDTH_A                            ; 8                                                                            ; Untyped        ;
; WIDTHAD_A                          ; 11                                                                           ; Untyped        ;
; NUMWORDS_A                         ; 2048                                                                         ; Untyped        ;
; OUTDATA_REG_A                      ; UNREGISTERED                                                                 ; Untyped        ;
; ADDRESS_ACLR_A                     ; NONE                                                                         ; Untyped        ;
; OUTDATA_ACLR_A                     ; NONE                                                                         ; Untyped        ;
; WRCONTROL_ACLR_A                   ; NONE                                                                         ; Untyped        ;
; INDATA_ACLR_A                      ; NONE                                                                         ; Untyped        ;
; BYTEENA_ACLR_A                     ; NONE                                                                         ; Untyped        ;
; WIDTH_B                            ; 1                                                                            ; Untyped        ;
; WIDTHAD_B                          ; 1                                                                            ; Untyped        ;
; NUMWORDS_B                         ; 1                                                                            ; Untyped        ;
; INDATA_REG_B                       ; CLOCK1                                                                       ; Untyped        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                                                       ; Untyped        ;
; RDCONTROL_REG_B                    ; CLOCK1                                                                       ; Untyped        ;
; ADDRESS_REG_B                      ; CLOCK1                                                                       ; Untyped        ;
; OUTDATA_REG_B                      ; UNREGISTERED                                                                 ; Untyped        ;
; BYTEENA_REG_B                      ; CLOCK1                                                                       ; Untyped        ;
; INDATA_ACLR_B                      ; NONE                                                                         ; Untyped        ;
; WRCONTROL_ACLR_B                   ; NONE                                                                         ; Untyped        ;
; ADDRESS_ACLR_B                     ; NONE                                                                         ; Untyped        ;
; OUTDATA_ACLR_B                     ; NONE                                                                         ; Untyped        ;
; RDCONTROL_ACLR_B                   ; NONE                                                                         ; Untyped        ;
; BYTEENA_ACLR_B                     ; NONE                                                                         ; Untyped        ;
; WIDTH_BYTEENA_A                    ; 1                                                                            ; Untyped        ;
; WIDTH_BYTEENA_B                    ; 1                                                                            ; Untyped        ;
; RAM_BLOCK_TYPE                     ; AUTO                                                                         ; Untyped        ;
; BYTE_SIZE                          ; 8                                                                            ; Untyped        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                    ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                                                         ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                                                         ; Untyped        ;
; INIT_FILE                          ; db/terasic_de0nano_propio_pl.ram3_terasic_de0nano_propio_pl_5ab241a7.hdl.mif ; Untyped        ;
; INIT_FILE_LAYOUT                   ; PORT_A                                                                       ; Untyped        ;
; MAXIMUM_DEPTH                      ; 0                                                                            ; Untyped        ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                                                       ; Untyped        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                                                       ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                                                       ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                                                       ; Untyped        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                                                              ; Untyped        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                                                              ; Untyped        ;
; ENABLE_ECC                         ; FALSE                                                                        ; Untyped        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                                                        ; Untyped        ;
; WIDTH_ECCSTATUS                    ; 3                                                                            ; Untyped        ;
; DEVICE_FAMILY                      ; Cyclone IV E                                                                 ; Untyped        ;
; CBXI_PARAMETER                     ; altsyncram_tnc1                                                              ; Untyped        ;
+------------------------------------+------------------------------------------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: altsyncram:data_mem_grain14_rtl_0 ;
+------------------------------------+----------------------+------------------------+
; Parameter Name                     ; Value                ; Type                   ;
+------------------------------------+----------------------+------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY             ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY           ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE           ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE         ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                ;
; WIDTH_A                            ; 8                    ; Untyped                ;
; WIDTHAD_A                          ; 9                    ; Untyped                ;
; NUMWORDS_A                         ; 512                  ; Untyped                ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                ;
; WIDTH_B                            ; 1                    ; Untyped                ;
; WIDTHAD_B                          ; 1                    ; Untyped                ;
; NUMWORDS_B                         ; 1                    ; Untyped                ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                ;
; BYTE_SIZE                          ; 8                    ; Untyped                ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                ;
; INIT_FILE                          ; UNUSED               ; Untyped                ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                ;
; ENABLE_ECC                         ; FALSE                ; Untyped                ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                ;
; CBXI_PARAMETER                     ; altsyncram_rd41      ; Untyped                ;
+------------------------------------+----------------------+------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: altsyncram:data_mem_grain10_rtl_0 ;
+------------------------------------+----------------------+------------------------+
; Parameter Name                     ; Value                ; Type                   ;
+------------------------------------+----------------------+------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY             ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY           ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE           ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE         ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                ;
; WIDTH_A                            ; 8                    ; Untyped                ;
; WIDTHAD_A                          ; 9                    ; Untyped                ;
; NUMWORDS_A                         ; 512                  ; Untyped                ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                ;
; WIDTH_B                            ; 1                    ; Untyped                ;
; WIDTHAD_B                          ; 1                    ; Untyped                ;
; NUMWORDS_B                         ; 1                    ; Untyped                ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                ;
; BYTE_SIZE                          ; 8                    ; Untyped                ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                ;
; INIT_FILE                          ; UNUSED               ; Untyped                ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                ;
; ENABLE_ECC                         ; FALSE                ; Untyped                ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                ;
; CBXI_PARAMETER                     ; altsyncram_rd41      ; Untyped                ;
+------------------------------------+----------------------+------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: altsyncram:data_mem_grain6_rtl_0 ;
+------------------------------------+----------------------+-----------------------+
; Parameter Name                     ; Value                ; Type                  ;
+------------------------------------+----------------------+-----------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped               ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY            ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY          ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE          ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE        ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped               ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped               ;
; WIDTH_A                            ; 8                    ; Untyped               ;
; WIDTHAD_A                          ; 9                    ; Untyped               ;
; NUMWORDS_A                         ; 512                  ; Untyped               ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped               ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped               ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped               ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped               ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped               ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped               ;
; WIDTH_B                            ; 1                    ; Untyped               ;
; WIDTHAD_B                          ; 1                    ; Untyped               ;
; NUMWORDS_B                         ; 1                    ; Untyped               ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped               ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped               ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped               ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped               ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped               ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped               ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped               ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped               ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped               ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped               ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped               ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped               ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped               ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped               ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped               ;
; BYTE_SIZE                          ; 8                    ; Untyped               ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped               ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped               ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped               ;
; INIT_FILE                          ; UNUSED               ; Untyped               ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped               ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped               ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped               ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped               ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped               ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped               ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped               ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped               ;
; ENABLE_ECC                         ; FALSE                ; Untyped               ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped               ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped               ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped               ;
; CBXI_PARAMETER                     ; altsyncram_rd41      ; Untyped               ;
+------------------------------------+----------------------+-----------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: altsyncram:data_mem_grain2_rtl_0 ;
+------------------------------------+----------------------+-----------------------+
; Parameter Name                     ; Value                ; Type                  ;
+------------------------------------+----------------------+-----------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped               ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY            ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY          ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE          ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE        ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped               ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped               ;
; WIDTH_A                            ; 8                    ; Untyped               ;
; WIDTHAD_A                          ; 9                    ; Untyped               ;
; NUMWORDS_A                         ; 512                  ; Untyped               ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped               ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped               ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped               ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped               ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped               ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped               ;
; WIDTH_B                            ; 1                    ; Untyped               ;
; WIDTHAD_B                          ; 1                    ; Untyped               ;
; NUMWORDS_B                         ; 1                    ; Untyped               ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped               ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped               ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped               ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped               ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped               ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped               ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped               ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped               ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped               ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped               ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped               ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped               ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped               ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped               ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped               ;
; BYTE_SIZE                          ; 8                    ; Untyped               ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped               ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped               ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped               ;
; INIT_FILE                          ; UNUSED               ; Untyped               ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped               ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped               ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped               ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped               ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped               ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped               ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped               ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped               ;
; ENABLE_ECC                         ; FALSE                ; Untyped               ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped               ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped               ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped               ;
; CBXI_PARAMETER                     ; altsyncram_rd41      ; Untyped               ;
+------------------------------------+----------------------+-----------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: altsyncram:sram_grain3_rtl_0                                                      ;
+------------------------------------+------------------------------------------------------------------------------+----------------+
; Parameter Name                     ; Value                                                                        ; Type           ;
+------------------------------------+------------------------------------------------------------------------------+----------------+
; BYTE_SIZE_BLOCK                    ; 8                                                                            ; Untyped        ;
; AUTO_CARRY_CHAINS                  ; ON                                                                           ; AUTO_CARRY     ;
; IGNORE_CARRY_BUFFERS               ; OFF                                                                          ; IGNORE_CARRY   ;
; AUTO_CASCADE_CHAINS                ; ON                                                                           ; AUTO_CASCADE   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                                                          ; IGNORE_CASCADE ;
; WIDTH_BYTEENA                      ; 1                                                                            ; Untyped        ;
; OPERATION_MODE                     ; SINGLE_PORT                                                                  ; Untyped        ;
; WIDTH_A                            ; 8                                                                            ; Untyped        ;
; WIDTHAD_A                          ; 11                                                                           ; Untyped        ;
; NUMWORDS_A                         ; 2048                                                                         ; Untyped        ;
; OUTDATA_REG_A                      ; UNREGISTERED                                                                 ; Untyped        ;
; ADDRESS_ACLR_A                     ; NONE                                                                         ; Untyped        ;
; OUTDATA_ACLR_A                     ; NONE                                                                         ; Untyped        ;
; WRCONTROL_ACLR_A                   ; NONE                                                                         ; Untyped        ;
; INDATA_ACLR_A                      ; NONE                                                                         ; Untyped        ;
; BYTEENA_ACLR_A                     ; NONE                                                                         ; Untyped        ;
; WIDTH_B                            ; 1                                                                            ; Untyped        ;
; WIDTHAD_B                          ; 1                                                                            ; Untyped        ;
; NUMWORDS_B                         ; 1                                                                            ; Untyped        ;
; INDATA_REG_B                       ; CLOCK1                                                                       ; Untyped        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                                                       ; Untyped        ;
; RDCONTROL_REG_B                    ; CLOCK1                                                                       ; Untyped        ;
; ADDRESS_REG_B                      ; CLOCK1                                                                       ; Untyped        ;
; OUTDATA_REG_B                      ; UNREGISTERED                                                                 ; Untyped        ;
; BYTEENA_REG_B                      ; CLOCK1                                                                       ; Untyped        ;
; INDATA_ACLR_B                      ; NONE                                                                         ; Untyped        ;
; WRCONTROL_ACLR_B                   ; NONE                                                                         ; Untyped        ;
; ADDRESS_ACLR_B                     ; NONE                                                                         ; Untyped        ;
; OUTDATA_ACLR_B                     ; NONE                                                                         ; Untyped        ;
; RDCONTROL_ACLR_B                   ; NONE                                                                         ; Untyped        ;
; BYTEENA_ACLR_B                     ; NONE                                                                         ; Untyped        ;
; WIDTH_BYTEENA_A                    ; 1                                                                            ; Untyped        ;
; WIDTH_BYTEENA_B                    ; 1                                                                            ; Untyped        ;
; RAM_BLOCK_TYPE                     ; AUTO                                                                         ; Untyped        ;
; BYTE_SIZE                          ; 8                                                                            ; Untyped        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                    ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                                                         ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                                                         ; Untyped        ;
; INIT_FILE                          ; db/terasic_de0nano_propio_pl.ram4_terasic_de0nano_propio_pl_5ab241a7.hdl.mif ; Untyped        ;
; INIT_FILE_LAYOUT                   ; PORT_A                                                                       ; Untyped        ;
; MAXIMUM_DEPTH                      ; 0                                                                            ; Untyped        ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                                                       ; Untyped        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                                                       ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                                                       ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                                                       ; Untyped        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                                                              ; Untyped        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                                                              ; Untyped        ;
; ENABLE_ECC                         ; FALSE                                                                        ; Untyped        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                                                        ; Untyped        ;
; WIDTH_ECCSTATUS                    ; 3                                                                            ; Untyped        ;
; DEVICE_FAMILY                      ; Cyclone IV E                                                                 ; Untyped        ;
; CBXI_PARAMETER                     ; altsyncram_unc1                                                              ; Untyped        ;
+------------------------------------+------------------------------------------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: altsyncram:data_mem_grain15_rtl_0 ;
+------------------------------------+----------------------+------------------------+
; Parameter Name                     ; Value                ; Type                   ;
+------------------------------------+----------------------+------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY             ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY           ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE           ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE         ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                ;
; WIDTH_A                            ; 8                    ; Untyped                ;
; WIDTHAD_A                          ; 9                    ; Untyped                ;
; NUMWORDS_A                         ; 512                  ; Untyped                ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                ;
; WIDTH_B                            ; 1                    ; Untyped                ;
; WIDTHAD_B                          ; 1                    ; Untyped                ;
; NUMWORDS_B                         ; 1                    ; Untyped                ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                ;
; BYTE_SIZE                          ; 8                    ; Untyped                ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                ;
; INIT_FILE                          ; UNUSED               ; Untyped                ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                ;
; ENABLE_ECC                         ; FALSE                ; Untyped                ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                ;
; CBXI_PARAMETER                     ; altsyncram_rd41      ; Untyped                ;
+------------------------------------+----------------------+------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: altsyncram:data_mem_grain11_rtl_0 ;
+------------------------------------+----------------------+------------------------+
; Parameter Name                     ; Value                ; Type                   ;
+------------------------------------+----------------------+------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY             ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY           ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE           ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE         ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                ;
; WIDTH_A                            ; 8                    ; Untyped                ;
; WIDTHAD_A                          ; 9                    ; Untyped                ;
; NUMWORDS_A                         ; 512                  ; Untyped                ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                ;
; WIDTH_B                            ; 1                    ; Untyped                ;
; WIDTHAD_B                          ; 1                    ; Untyped                ;
; NUMWORDS_B                         ; 1                    ; Untyped                ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                ;
; BYTE_SIZE                          ; 8                    ; Untyped                ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                ;
; INIT_FILE                          ; UNUSED               ; Untyped                ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                ;
; ENABLE_ECC                         ; FALSE                ; Untyped                ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                ;
; CBXI_PARAMETER                     ; altsyncram_rd41      ; Untyped                ;
+------------------------------------+----------------------+------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: altsyncram:data_mem_grain7_rtl_0 ;
+------------------------------------+----------------------+-----------------------+
; Parameter Name                     ; Value                ; Type                  ;
+------------------------------------+----------------------+-----------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped               ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY            ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY          ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE          ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE        ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped               ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped               ;
; WIDTH_A                            ; 8                    ; Untyped               ;
; WIDTHAD_A                          ; 9                    ; Untyped               ;
; NUMWORDS_A                         ; 512                  ; Untyped               ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped               ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped               ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped               ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped               ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped               ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped               ;
; WIDTH_B                            ; 1                    ; Untyped               ;
; WIDTHAD_B                          ; 1                    ; Untyped               ;
; NUMWORDS_B                         ; 1                    ; Untyped               ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped               ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped               ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped               ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped               ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped               ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped               ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped               ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped               ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped               ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped               ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped               ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped               ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped               ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped               ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped               ;
; BYTE_SIZE                          ; 8                    ; Untyped               ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped               ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped               ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped               ;
; INIT_FILE                          ; UNUSED               ; Untyped               ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped               ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped               ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped               ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped               ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped               ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped               ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped               ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped               ;
; ENABLE_ECC                         ; FALSE                ; Untyped               ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped               ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped               ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped               ;
; CBXI_PARAMETER                     ; altsyncram_rd41      ; Untyped               ;
+------------------------------------+----------------------+-----------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: altsyncram:data_mem_grain3_rtl_0 ;
+------------------------------------+----------------------+-----------------------+
; Parameter Name                     ; Value                ; Type                  ;
+------------------------------------+----------------------+-----------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped               ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY            ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY          ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE          ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE        ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped               ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped               ;
; WIDTH_A                            ; 8                    ; Untyped               ;
; WIDTHAD_A                          ; 9                    ; Untyped               ;
; NUMWORDS_A                         ; 512                  ; Untyped               ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped               ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped               ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped               ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped               ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped               ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped               ;
; WIDTH_B                            ; 1                    ; Untyped               ;
; WIDTHAD_B                          ; 1                    ; Untyped               ;
; NUMWORDS_B                         ; 1                    ; Untyped               ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped               ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped               ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped               ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped               ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped               ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped               ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped               ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped               ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped               ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped               ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped               ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped               ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped               ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped               ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped               ;
; BYTE_SIZE                          ; 8                    ; Untyped               ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped               ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped               ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped               ;
; INIT_FILE                          ; UNUSED               ; Untyped               ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped               ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped               ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped               ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped               ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped               ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped               ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped               ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped               ;
; ENABLE_ECC                         ; FALSE                ; Untyped               ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped               ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped               ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped               ;
; CBXI_PARAMETER                     ; altsyncram_rd41      ; Untyped               ;
+------------------------------------+----------------------+-----------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: altsyncram:storage_rtl_0  ;
+------------------------------------+----------------------+----------------+
; Parameter Name                     ; Value                ; Type           ;
+------------------------------------+----------------------+----------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped        ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY     ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY   ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped        ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped        ;
; WIDTH_A                            ; 10                   ; Untyped        ;
; WIDTHAD_A                          ; 4                    ; Untyped        ;
; NUMWORDS_A                         ; 16                   ; Untyped        ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped        ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped        ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped        ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped        ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped        ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped        ;
; WIDTH_B                            ; 10                   ; Untyped        ;
; WIDTHAD_B                          ; 4                    ; Untyped        ;
; NUMWORDS_B                         ; 16                   ; Untyped        ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped        ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped        ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped        ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped        ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped        ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped        ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped        ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped        ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped        ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped        ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped        ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped        ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped        ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped        ;
; BYTE_SIZE                          ; 8                    ; Untyped        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped        ;
; INIT_FILE                          ; UNUSED               ; Untyped        ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped        ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped        ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped        ;
; ENABLE_ECC                         ; FALSE                ; Untyped        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped        ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped        ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped        ;
; CBXI_PARAMETER                     ; altsyncram_uod1      ; Untyped        ;
+------------------------------------+----------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: VexRiscv:VexRiscv|InstructionCache:IBusCachedPlugin_cache|altsyncram:ways_0_tags_rtl_0 ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                        ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                     ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                  ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                              ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                     ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                     ;
; WIDTH_A                            ; 21                   ; Untyped                                                                     ;
; WIDTHAD_A                          ; 7                    ; Untyped                                                                     ;
; NUMWORDS_A                         ; 128                  ; Untyped                                                                     ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                     ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                     ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                     ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                     ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                     ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                     ;
; WIDTH_B                            ; 21                   ; Untyped                                                                     ;
; WIDTHAD_B                          ; 7                    ; Untyped                                                                     ;
; NUMWORDS_B                         ; 128                  ; Untyped                                                                     ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                     ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                     ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                     ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                     ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                     ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                     ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                     ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                     ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                     ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                     ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                     ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                     ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                     ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                     ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                     ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                     ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                     ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                     ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                     ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                     ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                     ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                     ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                     ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                     ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                     ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                     ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                     ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                     ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                     ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                     ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                     ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                                     ;
; CBXI_PARAMETER                     ; altsyncram_gsd1      ; Untyped                                                                     ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: VexRiscv:VexRiscv|InstructionCache:IBusCachedPlugin_cache|altsyncram:banks_0_rtl_0 ;
+------------------------------------+----------------------+-------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                    ;
+------------------------------------+----------------------+-------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                 ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                              ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                            ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                            ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                          ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                 ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                 ;
; WIDTH_A                            ; 32                   ; Untyped                                                                 ;
; WIDTHAD_A                          ; 10                   ; Untyped                                                                 ;
; NUMWORDS_A                         ; 1024                 ; Untyped                                                                 ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                 ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                 ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                 ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                 ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                 ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                 ;
; WIDTH_B                            ; 32                   ; Untyped                                                                 ;
; WIDTHAD_B                          ; 10                   ; Untyped                                                                 ;
; NUMWORDS_B                         ; 1024                 ; Untyped                                                                 ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                 ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                 ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                 ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                 ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                 ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                 ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                 ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                 ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                 ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                 ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                 ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                 ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                 ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                 ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                 ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                 ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                 ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                 ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                 ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                 ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                 ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                 ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                 ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                 ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                 ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                 ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                 ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                 ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                 ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                 ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                 ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                                 ;
; CBXI_PARAMETER                     ; altsyncram_02e1      ; Untyped                                                                 ;
+------------------------------------+----------------------+-------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: VexRiscv:VexRiscv|DataCache:dataCache_1|altsyncram:ways_0_data_symbol0_rtl_0 ;
+------------------------------------+----------------------+-------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                              ;
+------------------------------------+----------------------+-------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                           ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                        ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                      ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                      ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                    ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                           ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                           ;
; WIDTH_A                            ; 8                    ; Untyped                                                           ;
; WIDTHAD_A                          ; 10                   ; Untyped                                                           ;
; NUMWORDS_A                         ; 1024                 ; Untyped                                                           ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                           ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                           ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                           ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                           ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                           ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                           ;
; WIDTH_B                            ; 8                    ; Untyped                                                           ;
; WIDTHAD_B                          ; 10                   ; Untyped                                                           ;
; NUMWORDS_B                         ; 1024                 ; Untyped                                                           ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                           ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                           ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                           ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                           ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                           ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                           ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                           ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                           ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                           ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                           ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                           ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                           ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                           ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                           ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                           ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                           ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                           ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                           ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                           ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                           ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                           ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                           ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                           ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                           ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                           ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                           ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                           ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                           ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                           ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                           ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                           ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                           ;
; CBXI_PARAMETER                     ; altsyncram_6vd1      ; Untyped                                                           ;
+------------------------------------+----------------------+-------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: VexRiscv:VexRiscv|DataCache:dataCache_1|altsyncram:ways_0_data_symbol1_rtl_0 ;
+------------------------------------+----------------------+-------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                              ;
+------------------------------------+----------------------+-------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                           ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                        ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                      ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                      ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                    ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                           ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                           ;
; WIDTH_A                            ; 8                    ; Untyped                                                           ;
; WIDTHAD_A                          ; 10                   ; Untyped                                                           ;
; NUMWORDS_A                         ; 1024                 ; Untyped                                                           ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                           ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                           ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                           ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                           ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                           ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                           ;
; WIDTH_B                            ; 8                    ; Untyped                                                           ;
; WIDTHAD_B                          ; 10                   ; Untyped                                                           ;
; NUMWORDS_B                         ; 1024                 ; Untyped                                                           ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                           ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                           ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                           ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                           ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                           ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                           ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                           ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                           ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                           ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                           ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                           ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                           ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                           ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                           ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                           ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                           ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                           ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                           ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                           ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                           ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                           ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                           ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                           ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                           ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                           ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                           ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                           ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                           ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                           ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                           ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                           ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                           ;
; CBXI_PARAMETER                     ; altsyncram_6vd1      ; Untyped                                                           ;
+------------------------------------+----------------------+-------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: VexRiscv:VexRiscv|DataCache:dataCache_1|altsyncram:ways_0_data_symbol2_rtl_0 ;
+------------------------------------+----------------------+-------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                              ;
+------------------------------------+----------------------+-------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                           ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                        ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                      ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                      ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                    ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                           ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                           ;
; WIDTH_A                            ; 8                    ; Untyped                                                           ;
; WIDTHAD_A                          ; 10                   ; Untyped                                                           ;
; NUMWORDS_A                         ; 1024                 ; Untyped                                                           ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                           ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                           ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                           ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                           ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                           ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                           ;
; WIDTH_B                            ; 8                    ; Untyped                                                           ;
; WIDTHAD_B                          ; 10                   ; Untyped                                                           ;
; NUMWORDS_B                         ; 1024                 ; Untyped                                                           ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                           ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                           ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                           ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                           ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                           ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                           ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                           ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                           ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                           ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                           ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                           ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                           ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                           ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                           ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                           ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                           ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                           ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                           ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                           ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                           ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                           ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                           ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                           ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                           ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                           ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                           ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                           ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                           ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                           ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                           ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                           ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                           ;
; CBXI_PARAMETER                     ; altsyncram_6vd1      ; Untyped                                                           ;
+------------------------------------+----------------------+-------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: VexRiscv:VexRiscv|DataCache:dataCache_1|altsyncram:ways_0_data_symbol3_rtl_0 ;
+------------------------------------+----------------------+-------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                              ;
+------------------------------------+----------------------+-------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                           ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                        ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                      ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                      ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                    ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                           ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                           ;
; WIDTH_A                            ; 8                    ; Untyped                                                           ;
; WIDTHAD_A                          ; 10                   ; Untyped                                                           ;
; NUMWORDS_A                         ; 1024                 ; Untyped                                                           ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                           ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                           ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                           ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                           ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                           ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                           ;
; WIDTH_B                            ; 8                    ; Untyped                                                           ;
; WIDTHAD_B                          ; 10                   ; Untyped                                                           ;
; NUMWORDS_B                         ; 1024                 ; Untyped                                                           ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                           ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                           ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                           ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                           ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                           ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                           ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                           ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                           ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                           ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                           ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                           ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                           ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                           ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                           ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                           ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                           ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                           ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                           ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                           ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                           ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                           ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                           ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                           ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                           ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                           ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                           ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                           ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                           ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                           ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                           ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                           ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                           ;
; CBXI_PARAMETER                     ; altsyncram_6vd1      ; Untyped                                                           ;
+------------------------------------+----------------------+-------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: VexRiscv:VexRiscv|altsyncram:RegFilePlugin_regFile_rtl_0 ;
+------------------------------------+----------------------+-----------------------------------------------+
; Parameter Name                     ; Value                ; Type                                          ;
+------------------------------------+----------------------+-----------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                       ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                    ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                  ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                  ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                       ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                       ;
; WIDTH_A                            ; 32                   ; Untyped                                       ;
; WIDTHAD_A                          ; 5                    ; Untyped                                       ;
; NUMWORDS_A                         ; 32                   ; Untyped                                       ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                       ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                       ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                       ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                       ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                       ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                       ;
; WIDTH_B                            ; 32                   ; Untyped                                       ;
; WIDTHAD_B                          ; 5                    ; Untyped                                       ;
; NUMWORDS_B                         ; 32                   ; Untyped                                       ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                       ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                       ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                       ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                       ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                       ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                       ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                       ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                       ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                       ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                       ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                       ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                       ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                       ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                       ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                       ;
; BYTE_SIZE                          ; 8                    ; Untyped                                       ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                       ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                       ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                       ;
; INIT_FILE                          ; UNUSED               ; Untyped                                       ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                       ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                       ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                       ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                       ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                       ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                       ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                       ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                       ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                       ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                       ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                       ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                       ;
; CBXI_PARAMETER                     ; altsyncram_esg1      ; Untyped                                       ;
+------------------------------------+----------------------+-----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: VexRiscv:VexRiscv|altsyncram:RegFilePlugin_regFile_rtl_1 ;
+------------------------------------+----------------------+-----------------------------------------------+
; Parameter Name                     ; Value                ; Type                                          ;
+------------------------------------+----------------------+-----------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                       ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                    ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                  ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                  ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                       ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                       ;
; WIDTH_A                            ; 32                   ; Untyped                                       ;
; WIDTHAD_A                          ; 5                    ; Untyped                                       ;
; NUMWORDS_A                         ; 32                   ; Untyped                                       ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                       ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                       ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                       ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                       ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                       ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                       ;
; WIDTH_B                            ; 32                   ; Untyped                                       ;
; WIDTHAD_B                          ; 5                    ; Untyped                                       ;
; NUMWORDS_B                         ; 32                   ; Untyped                                       ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                       ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                       ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                       ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                       ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                       ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                       ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                       ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                       ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                       ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                       ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                       ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                       ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                       ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                       ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                       ;
; BYTE_SIZE                          ; 8                    ; Untyped                                       ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                       ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                       ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                       ;
; INIT_FILE                          ; UNUSED               ; Untyped                                       ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                       ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                       ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                       ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                       ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                       ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                       ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                       ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                       ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                       ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                       ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                       ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                       ;
; CBXI_PARAMETER                     ; altsyncram_esg1      ; Untyped                                       ;
+------------------------------------+----------------------+-----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: altsyncram:storage_1_rtl_0 ;
+------------------------------------+----------------------+-----------------+
; Parameter Name                     ; Value                ; Type            ;
+------------------------------------+----------------------+-----------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped         ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY      ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY    ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE    ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE  ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped         ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped         ;
; WIDTH_A                            ; 10                   ; Untyped         ;
; WIDTHAD_A                          ; 4                    ; Untyped         ;
; NUMWORDS_A                         ; 16                   ; Untyped         ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped         ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped         ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped         ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped         ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped         ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped         ;
; WIDTH_B                            ; 10                   ; Untyped         ;
; WIDTHAD_B                          ; 4                    ; Untyped         ;
; NUMWORDS_B                         ; 16                   ; Untyped         ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped         ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped         ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped         ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped         ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped         ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped         ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped         ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped         ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped         ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped         ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped         ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped         ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped         ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped         ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped         ;
; BYTE_SIZE                          ; 8                    ; Untyped         ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped         ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped         ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped         ;
; INIT_FILE                          ; UNUSED               ; Untyped         ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped         ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped         ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped         ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped         ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped         ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped         ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped         ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped         ;
; ENABLE_ECC                         ; FALSE                ; Untyped         ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped         ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped         ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped         ;
; CBXI_PARAMETER                     ; altsyncram_uod1      ; Untyped         ;
+------------------------------------+----------------------+-----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: VexRiscv:VexRiscv|lpm_mult:Mult3   ;
+------------------------------------------------+--------------+---------------------+
; Parameter Name                                 ; Value        ; Type                ;
+------------------------------------------------+--------------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 16           ; Untyped             ;
; LPM_WIDTHB                                     ; 16           ; Untyped             ;
; LPM_WIDTHP                                     ; 32           ; Untyped             ;
; LPM_WIDTHR                                     ; 32           ; Untyped             ;
; LPM_WIDTHS                                     ; 1            ; Untyped             ;
; LPM_REPRESENTATION                             ; UNSIGNED     ; Untyped             ;
; LPM_PIPELINE                                   ; 0            ; Untyped             ;
; LATENCY                                        ; 0            ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped             ;
; USE_EAB                                        ; OFF          ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 6            ; Untyped             ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped             ;
; CBXI_PARAMETER                                 ; mult_7dt     ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped             ;
+------------------------------------------------+--------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: VexRiscv:VexRiscv|lpm_mult:Mult1   ;
+------------------------------------------------+--------------+---------------------+
; Parameter Name                                 ; Value        ; Type                ;
+------------------------------------------------+--------------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 17           ; Untyped             ;
; LPM_WIDTHB                                     ; 17           ; Untyped             ;
; LPM_WIDTHP                                     ; 34           ; Untyped             ;
; LPM_WIDTHR                                     ; 34           ; Untyped             ;
; LPM_WIDTHS                                     ; 1            ; Untyped             ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped             ;
; LPM_PIPELINE                                   ; 0            ; Untyped             ;
; LATENCY                                        ; 0            ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped             ;
; USE_EAB                                        ; OFF          ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped             ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped             ;
; CBXI_PARAMETER                                 ; mult_76t     ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped             ;
+------------------------------------------------+--------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: VexRiscv:VexRiscv|lpm_mult:Mult0   ;
+------------------------------------------------+--------------+---------------------+
; Parameter Name                                 ; Value        ; Type                ;
+------------------------------------------------+--------------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 17           ; Untyped             ;
; LPM_WIDTHB                                     ; 17           ; Untyped             ;
; LPM_WIDTHP                                     ; 34           ; Untyped             ;
; LPM_WIDTHR                                     ; 34           ; Untyped             ;
; LPM_WIDTHS                                     ; 1            ; Untyped             ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped             ;
; LPM_PIPELINE                                   ; 0            ; Untyped             ;
; LATENCY                                        ; 0            ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped             ;
; USE_EAB                                        ; OFF          ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped             ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped             ;
; CBXI_PARAMETER                                 ; mult_76t     ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped             ;
+------------------------------------------------+--------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: VexRiscv:VexRiscv|lpm_mult:Mult2   ;
+------------------------------------------------+--------------+---------------------+
; Parameter Name                                 ; Value        ; Type                ;
+------------------------------------------------+--------------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 17           ; Untyped             ;
; LPM_WIDTHB                                     ; 17           ; Untyped             ;
; LPM_WIDTHP                                     ; 34           ; Untyped             ;
; LPM_WIDTHR                                     ; 34           ; Untyped             ;
; LPM_WIDTHS                                     ; 1            ; Untyped             ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped             ;
; LPM_PIPELINE                                   ; 0            ; Untyped             ;
; LATENCY                                        ; 0            ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped             ;
; USE_EAB                                        ; OFF          ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped             ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped             ;
; CBXI_PARAMETER                                 ; mult_76t     ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped             ;
+------------------------------------------------+--------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------+
; altpll Parameter Settings by Entity Instance    ;
+-------------------------------+-----------------+
; Name                          ; Value           ;
+-------------------------------+-----------------+
; Number of entity instances    ; 1               ;
; Entity Instance               ; ALTPLL:ALTPLL   ;
;     -- OPERATION_MODE         ; NORMAL          ;
;     -- PLL_TYPE               ; AUTO            ;
;     -- PRIMARY_CLOCK          ; INCLK0          ;
;     -- INCLK0_INPUT_FREQUENCY ; 100111000100000 ;
;     -- INCLK1_INPUT_FREQUENCY ; 0               ;
;     -- VCO_MULTIPLY_BY        ; 0               ;
;     -- VCO_DIVIDE_BY          ; 0               ;
+-------------------------------+-----------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                                   ;
+-------------------------------------------+----------------------------------------------------------------------------------------+
; Name                                      ; Value                                                                                  ;
+-------------------------------------------+----------------------------------------------------------------------------------------+
; Number of entity instances                ; 32                                                                                     ;
; Entity Instance                           ; altsyncram:tag_mem_rtl_0                                                               ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                            ;
;     -- WIDTH_A                            ; 20                                                                                     ;
;     -- NUMWORDS_A                         ; 512                                                                                    ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                           ;
;     -- WIDTH_B                            ; 1                                                                                      ;
;     -- NUMWORDS_B                         ; 1                                                                                      ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                 ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                           ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                              ;
; Entity Instance                           ; VexRiscv:VexRiscv|DataCache:dataCache_1|altsyncram:ways_0_tags_rtl_0                   ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                              ;
;     -- WIDTH_A                            ; 21                                                                                     ;
;     -- NUMWORDS_A                         ; 128                                                                                    ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                           ;
;     -- WIDTH_B                            ; 21                                                                                     ;
;     -- NUMWORDS_B                         ; 128                                                                                    ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                 ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                           ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                              ;
; Entity Instance                           ; altsyncram:sram_grain0_rtl_0                                                           ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                            ;
;     -- WIDTH_A                            ; 8                                                                                      ;
;     -- NUMWORDS_A                         ; 2048                                                                                   ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                           ;
;     -- WIDTH_B                            ; 1                                                                                      ;
;     -- NUMWORDS_B                         ; 1                                                                                      ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                 ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                           ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                              ;
; Entity Instance                           ; altsyncram:data_mem_grain12_rtl_0                                                      ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                            ;
;     -- WIDTH_A                            ; 8                                                                                      ;
;     -- NUMWORDS_A                         ; 512                                                                                    ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                           ;
;     -- WIDTH_B                            ; 1                                                                                      ;
;     -- NUMWORDS_B                         ; 1                                                                                      ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                 ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                           ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                              ;
; Entity Instance                           ; altsyncram:data_mem_grain8_rtl_0                                                       ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                            ;
;     -- WIDTH_A                            ; 8                                                                                      ;
;     -- NUMWORDS_A                         ; 512                                                                                    ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                           ;
;     -- WIDTH_B                            ; 1                                                                                      ;
;     -- NUMWORDS_B                         ; 1                                                                                      ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                 ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                           ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                              ;
; Entity Instance                           ; altsyncram:data_mem_grain4_rtl_0                                                       ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                            ;
;     -- WIDTH_A                            ; 8                                                                                      ;
;     -- NUMWORDS_A                         ; 512                                                                                    ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                           ;
;     -- WIDTH_B                            ; 1                                                                                      ;
;     -- NUMWORDS_B                         ; 1                                                                                      ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                 ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                           ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                              ;
; Entity Instance                           ; altsyncram:data_mem_grain0_rtl_0                                                       ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                            ;
;     -- WIDTH_A                            ; 8                                                                                      ;
;     -- NUMWORDS_A                         ; 512                                                                                    ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                           ;
;     -- WIDTH_B                            ; 1                                                                                      ;
;     -- NUMWORDS_B                         ; 1                                                                                      ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                 ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                           ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                              ;
; Entity Instance                           ; altsyncram:sram_grain1_rtl_0                                                           ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                            ;
;     -- WIDTH_A                            ; 8                                                                                      ;
;     -- NUMWORDS_A                         ; 2048                                                                                   ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                           ;
;     -- WIDTH_B                            ; 1                                                                                      ;
;     -- NUMWORDS_B                         ; 1                                                                                      ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                 ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                           ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                              ;
; Entity Instance                           ; altsyncram:data_mem_grain13_rtl_0                                                      ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                            ;
;     -- WIDTH_A                            ; 8                                                                                      ;
;     -- NUMWORDS_A                         ; 512                                                                                    ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                           ;
;     -- WIDTH_B                            ; 1                                                                                      ;
;     -- NUMWORDS_B                         ; 1                                                                                      ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                 ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                           ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                              ;
; Entity Instance                           ; altsyncram:data_mem_grain9_rtl_0                                                       ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                            ;
;     -- WIDTH_A                            ; 8                                                                                      ;
;     -- NUMWORDS_A                         ; 512                                                                                    ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                           ;
;     -- WIDTH_B                            ; 1                                                                                      ;
;     -- NUMWORDS_B                         ; 1                                                                                      ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                 ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                           ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                              ;
; Entity Instance                           ; altsyncram:data_mem_grain5_rtl_0                                                       ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                            ;
;     -- WIDTH_A                            ; 8                                                                                      ;
;     -- NUMWORDS_A                         ; 512                                                                                    ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                           ;
;     -- WIDTH_B                            ; 1                                                                                      ;
;     -- NUMWORDS_B                         ; 1                                                                                      ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                 ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                           ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                              ;
; Entity Instance                           ; altsyncram:data_mem_grain1_rtl_0                                                       ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                            ;
;     -- WIDTH_A                            ; 8                                                                                      ;
;     -- NUMWORDS_A                         ; 512                                                                                    ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                           ;
;     -- WIDTH_B                            ; 1                                                                                      ;
;     -- NUMWORDS_B                         ; 1                                                                                      ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                 ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                           ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                              ;
; Entity Instance                           ; altsyncram:sram_grain2_rtl_0                                                           ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                            ;
;     -- WIDTH_A                            ; 8                                                                                      ;
;     -- NUMWORDS_A                         ; 2048                                                                                   ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                           ;
;     -- WIDTH_B                            ; 1                                                                                      ;
;     -- NUMWORDS_B                         ; 1                                                                                      ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                 ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                           ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                              ;
; Entity Instance                           ; altsyncram:data_mem_grain14_rtl_0                                                      ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                            ;
;     -- WIDTH_A                            ; 8                                                                                      ;
;     -- NUMWORDS_A                         ; 512                                                                                    ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                           ;
;     -- WIDTH_B                            ; 1                                                                                      ;
;     -- NUMWORDS_B                         ; 1                                                                                      ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                 ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                           ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                              ;
; Entity Instance                           ; altsyncram:data_mem_grain10_rtl_0                                                      ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                            ;
;     -- WIDTH_A                            ; 8                                                                                      ;
;     -- NUMWORDS_A                         ; 512                                                                                    ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                           ;
;     -- WIDTH_B                            ; 1                                                                                      ;
;     -- NUMWORDS_B                         ; 1                                                                                      ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                 ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                           ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                              ;
; Entity Instance                           ; altsyncram:data_mem_grain6_rtl_0                                                       ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                            ;
;     -- WIDTH_A                            ; 8                                                                                      ;
;     -- NUMWORDS_A                         ; 512                                                                                    ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                           ;
;     -- WIDTH_B                            ; 1                                                                                      ;
;     -- NUMWORDS_B                         ; 1                                                                                      ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                 ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                           ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                              ;
; Entity Instance                           ; altsyncram:data_mem_grain2_rtl_0                                                       ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                            ;
;     -- WIDTH_A                            ; 8                                                                                      ;
;     -- NUMWORDS_A                         ; 512                                                                                    ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                           ;
;     -- WIDTH_B                            ; 1                                                                                      ;
;     -- NUMWORDS_B                         ; 1                                                                                      ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                 ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                           ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                              ;
; Entity Instance                           ; altsyncram:sram_grain3_rtl_0                                                           ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                            ;
;     -- WIDTH_A                            ; 8                                                                                      ;
;     -- NUMWORDS_A                         ; 2048                                                                                   ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                           ;
;     -- WIDTH_B                            ; 1                                                                                      ;
;     -- NUMWORDS_B                         ; 1                                                                                      ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                 ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                           ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                              ;
; Entity Instance                           ; altsyncram:data_mem_grain15_rtl_0                                                      ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                            ;
;     -- WIDTH_A                            ; 8                                                                                      ;
;     -- NUMWORDS_A                         ; 512                                                                                    ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                           ;
;     -- WIDTH_B                            ; 1                                                                                      ;
;     -- NUMWORDS_B                         ; 1                                                                                      ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                 ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                           ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                              ;
; Entity Instance                           ; altsyncram:data_mem_grain11_rtl_0                                                      ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                            ;
;     -- WIDTH_A                            ; 8                                                                                      ;
;     -- NUMWORDS_A                         ; 512                                                                                    ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                           ;
;     -- WIDTH_B                            ; 1                                                                                      ;
;     -- NUMWORDS_B                         ; 1                                                                                      ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                 ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                           ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                              ;
; Entity Instance                           ; altsyncram:data_mem_grain7_rtl_0                                                       ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                            ;
;     -- WIDTH_A                            ; 8                                                                                      ;
;     -- NUMWORDS_A                         ; 512                                                                                    ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                           ;
;     -- WIDTH_B                            ; 1                                                                                      ;
;     -- NUMWORDS_B                         ; 1                                                                                      ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                 ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                           ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                              ;
; Entity Instance                           ; altsyncram:data_mem_grain3_rtl_0                                                       ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                            ;
;     -- WIDTH_A                            ; 8                                                                                      ;
;     -- NUMWORDS_A                         ; 512                                                                                    ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                           ;
;     -- WIDTH_B                            ; 1                                                                                      ;
;     -- NUMWORDS_B                         ; 1                                                                                      ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                 ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                           ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                              ;
; Entity Instance                           ; altsyncram:storage_rtl_0                                                               ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                              ;
;     -- WIDTH_A                            ; 10                                                                                     ;
;     -- NUMWORDS_A                         ; 16                                                                                     ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                           ;
;     -- WIDTH_B                            ; 10                                                                                     ;
;     -- NUMWORDS_B                         ; 16                                                                                     ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                 ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                           ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                              ;
; Entity Instance                           ; VexRiscv:VexRiscv|InstructionCache:IBusCachedPlugin_cache|altsyncram:ways_0_tags_rtl_0 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                              ;
;     -- WIDTH_A                            ; 21                                                                                     ;
;     -- NUMWORDS_A                         ; 128                                                                                    ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                           ;
;     -- WIDTH_B                            ; 21                                                                                     ;
;     -- NUMWORDS_B                         ; 128                                                                                    ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                 ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                           ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                              ;
; Entity Instance                           ; VexRiscv:VexRiscv|InstructionCache:IBusCachedPlugin_cache|altsyncram:banks_0_rtl_0     ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                              ;
;     -- WIDTH_A                            ; 32                                                                                     ;
;     -- NUMWORDS_A                         ; 1024                                                                                   ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                           ;
;     -- WIDTH_B                            ; 32                                                                                     ;
;     -- NUMWORDS_B                         ; 1024                                                                                   ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                 ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                           ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                              ;
; Entity Instance                           ; VexRiscv:VexRiscv|DataCache:dataCache_1|altsyncram:ways_0_data_symbol0_rtl_0           ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                              ;
;     -- WIDTH_A                            ; 8                                                                                      ;
;     -- NUMWORDS_A                         ; 1024                                                                                   ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                           ;
;     -- WIDTH_B                            ; 8                                                                                      ;
;     -- NUMWORDS_B                         ; 1024                                                                                   ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                 ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                           ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                              ;
; Entity Instance                           ; VexRiscv:VexRiscv|DataCache:dataCache_1|altsyncram:ways_0_data_symbol1_rtl_0           ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                              ;
;     -- WIDTH_A                            ; 8                                                                                      ;
;     -- NUMWORDS_A                         ; 1024                                                                                   ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                           ;
;     -- WIDTH_B                            ; 8                                                                                      ;
;     -- NUMWORDS_B                         ; 1024                                                                                   ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                 ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                           ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                              ;
; Entity Instance                           ; VexRiscv:VexRiscv|DataCache:dataCache_1|altsyncram:ways_0_data_symbol2_rtl_0           ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                              ;
;     -- WIDTH_A                            ; 8                                                                                      ;
;     -- NUMWORDS_A                         ; 1024                                                                                   ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                           ;
;     -- WIDTH_B                            ; 8                                                                                      ;
;     -- NUMWORDS_B                         ; 1024                                                                                   ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                 ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                           ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                              ;
; Entity Instance                           ; VexRiscv:VexRiscv|DataCache:dataCache_1|altsyncram:ways_0_data_symbol3_rtl_0           ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                              ;
;     -- WIDTH_A                            ; 8                                                                                      ;
;     -- NUMWORDS_A                         ; 1024                                                                                   ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                           ;
;     -- WIDTH_B                            ; 8                                                                                      ;
;     -- NUMWORDS_B                         ; 1024                                                                                   ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                 ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                           ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                              ;
; Entity Instance                           ; VexRiscv:VexRiscv|altsyncram:RegFilePlugin_regFile_rtl_0                               ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                              ;
;     -- WIDTH_A                            ; 32                                                                                     ;
;     -- NUMWORDS_A                         ; 32                                                                                     ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                           ;
;     -- WIDTH_B                            ; 32                                                                                     ;
;     -- NUMWORDS_B                         ; 32                                                                                     ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                 ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                           ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                               ;
; Entity Instance                           ; VexRiscv:VexRiscv|altsyncram:RegFilePlugin_regFile_rtl_1                               ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                              ;
;     -- WIDTH_A                            ; 32                                                                                     ;
;     -- NUMWORDS_A                         ; 32                                                                                     ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                           ;
;     -- WIDTH_B                            ; 32                                                                                     ;
;     -- NUMWORDS_B                         ; 32                                                                                     ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                 ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                           ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                               ;
; Entity Instance                           ; altsyncram:storage_1_rtl_0                                                             ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                              ;
;     -- WIDTH_A                            ; 10                                                                                     ;
;     -- NUMWORDS_A                         ; 16                                                                                     ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                           ;
;     -- WIDTH_B                            ; 10                                                                                     ;
;     -- NUMWORDS_B                         ; 16                                                                                     ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                 ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                           ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                              ;
+-------------------------------------------+----------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------+
; lpm_mult Parameter Settings by Entity Instance                           ;
+---------------------------------------+----------------------------------+
; Name                                  ; Value                            ;
+---------------------------------------+----------------------------------+
; Number of entity instances            ; 4                                ;
; Entity Instance                       ; VexRiscv:VexRiscv|lpm_mult:Mult3 ;
;     -- LPM_WIDTHA                     ; 16                               ;
;     -- LPM_WIDTHB                     ; 16                               ;
;     -- LPM_WIDTHP                     ; 32                               ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                         ;
;     -- INPUT_A_IS_CONSTANT            ; NO                               ;
;     -- INPUT_B_IS_CONSTANT            ; NO                               ;
;     -- USE_EAB                        ; OFF                              ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                             ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                               ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                               ;
; Entity Instance                       ; VexRiscv:VexRiscv|lpm_mult:Mult1 ;
;     -- LPM_WIDTHA                     ; 17                               ;
;     -- LPM_WIDTHB                     ; 17                               ;
;     -- LPM_WIDTHP                     ; 34                               ;
;     -- LPM_REPRESENTATION             ; SIGNED                           ;
;     -- INPUT_A_IS_CONSTANT            ; NO                               ;
;     -- INPUT_B_IS_CONSTANT            ; NO                               ;
;     -- USE_EAB                        ; OFF                              ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                             ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                               ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                               ;
; Entity Instance                       ; VexRiscv:VexRiscv|lpm_mult:Mult0 ;
;     -- LPM_WIDTHA                     ; 17                               ;
;     -- LPM_WIDTHB                     ; 17                               ;
;     -- LPM_WIDTHP                     ; 34                               ;
;     -- LPM_REPRESENTATION             ; SIGNED                           ;
;     -- INPUT_A_IS_CONSTANT            ; NO                               ;
;     -- INPUT_B_IS_CONSTANT            ; NO                               ;
;     -- USE_EAB                        ; OFF                              ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                             ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                               ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                               ;
; Entity Instance                       ; VexRiscv:VexRiscv|lpm_mult:Mult2 ;
;     -- LPM_WIDTHA                     ; 17                               ;
;     -- LPM_WIDTHB                     ; 17                               ;
;     -- LPM_WIDTHP                     ; 34                               ;
;     -- LPM_REPRESENTATION             ; SIGNED                           ;
;     -- INPUT_A_IS_CONSTANT            ; NO                               ;
;     -- INPUT_B_IS_CONSTANT            ; NO                               ;
;     -- USE_EAB                        ; OFF                              ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                             ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                               ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                               ;
+---------------------------------------+----------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "VexRiscv:VexRiscv|DataCache:dataCache_1"                                                                        ;
+----------------------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                             ; Type   ; Severity ; Details                                                                             ;
+----------------------------------+--------+----------+-------------------------------------------------------------------------------------+
; io_cpu_memory_isWrite            ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; io_cpu_writeBack_keepMemRspData  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; io_cpu_writesPending             ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; io_mem_cmd_payload_uncached      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; io_mem_cmd_payload_address[1..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; io_mem_cmd_payload_last          ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; io_mem_rsp_payload_error         ; Input  ; Info     ; Stuck at GND                                                                        ;
+----------------------------------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "VexRiscv:VexRiscv|InstructionCache:IBusCachedPlugin_cache"                                                      ;
+----------------------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                             ; Type   ; Severity ; Details                                                                             ;
+----------------------------------+--------+----------+-------------------------------------------------------------------------------------+
; io_cpu_prefetch_pc[1..0]         ; Input  ; Info     ; Stuck at GND                                                                        ;
; io_cpu_fetch_data[31..25]        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; io_cpu_fetch_data[14..0]         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; io_cpu_fetch_physicalAddress     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; io_mem_cmd_payload_address[4..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; io_mem_cmd_payload_size          ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; io_mem_rsp_payload_error         ; Input  ; Info     ; Stuck at GND                                                                        ;
+----------------------------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "VexRiscv:VexRiscv"                                                                                           ;
+-------------------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                          ; Type   ; Severity ; Details                                                                             ;
+-------------------------------+--------+----------+-------------------------------------------------------------------------------------+
; dBusWishbone_ERR              ; Input  ; Info     ; Stuck at GND                                                                        ;
; externalInterruptArray[31..2] ; Input  ; Info     ; Stuck at GND                                                                        ;
; externalResetVector           ; Input  ; Info     ; Stuck at GND                                                                        ;
; iBusWishbone_ERR              ; Input  ; Info     ; Stuck at GND                                                                        ;
; dBusWishbone_BTE              ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; dBusWishbone_CTI              ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; iBusWishbone_BTE              ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; iBusWishbone_CTI              ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------------------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 54                          ;
; cycloneiii_ddio_out   ; 39                          ;
; cycloneiii_ff         ; 4420                        ;
;     CLR               ; 3                           ;
;     ENA               ; 3276                        ;
;     ENA SCLR          ; 161                         ;
;     ENA SCLR SLD      ; 30                          ;
;     ENA SLD           ; 114                         ;
;     SCLR              ; 190                         ;
;     SCLR SLD          ; 79                          ;
;     SLD               ; 38                          ;
;     plain             ; 529                         ;
; cycloneiii_io_obuf    ; 16                          ;
; cycloneiii_lcell_comb ; 6817                        ;
;     arith             ; 771                         ;
;         2 data inputs ; 392                         ;
;         3 data inputs ; 379                         ;
;     normal            ; 6046                        ;
;         0 data inputs ; 4                           ;
;         1 data inputs ; 112                         ;
;         2 data inputs ; 709                         ;
;         3 data inputs ; 1244                        ;
;         4 data inputs ; 3977                        ;
; cycloneiii_mac_mult   ; 4                           ;
; cycloneiii_mac_out    ; 4                           ;
; cycloneiii_pll        ; 1                           ;
; cycloneiii_ram_block  ; 366                         ;
;                       ;                             ;
; Max LUT depth         ; 12.90                       ;
; Average LUT depth     ; 5.49                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:22     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition
    Info: Processing started: Mon Oct  6 16:31:45 2025
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off terasic_de0nano_propio_pl -c terasic_de0nano_propio_pl
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Warning (10890): Verilog HDL Attribute warning at VexRiscv_Linux.v(611): overriding existing value for attribute "syn_keep" File: /home/tesisvm/Desktop/litexnuevo/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v Line: 611
Warning (10890): Verilog HDL Attribute warning at VexRiscv_Linux.v(613): overriding existing value for attribute "syn_keep" File: /home/tesisvm/Desktop/litexnuevo/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v Line: 613
Warning (10890): Verilog HDL Attribute warning at VexRiscv_Linux.v(688): overriding existing value for attribute "syn_keep" File: /home/tesisvm/Desktop/litexnuevo/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v Line: 688
Warning (10335): Unrecognized synthesis attribute "no_rw_check" at ../../../litexnuevo/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v(1817) File: /home/tesisvm/Desktop/litexnuevo/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v Line: 1817
Warning (10335): Unrecognized synthesis attribute "ram_style" at ../../../litexnuevo/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v(1817) File: /home/tesisvm/Desktop/litexnuevo/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v Line: 1817
Warning (10335): Unrecognized synthesis attribute "no_rw_check" at ../../../litexnuevo/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v(7575) File: /home/tesisvm/Desktop/litexnuevo/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v Line: 7575
Warning (10335): Unrecognized synthesis attribute "ram_style" at ../../../litexnuevo/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v(7575) File: /home/tesisvm/Desktop/litexnuevo/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v Line: 7575
Warning (10335): Unrecognized synthesis attribute "no_rw_check" at ../../../litexnuevo/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v(7576) File: /home/tesisvm/Desktop/litexnuevo/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v Line: 7576
Warning (10335): Unrecognized synthesis attribute "ram_style" at ../../../litexnuevo/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v(7576) File: /home/tesisvm/Desktop/litexnuevo/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v Line: 7576
Warning (10335): Unrecognized synthesis attribute "no_rw_check" at ../../../litexnuevo/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v(7577) File: /home/tesisvm/Desktop/litexnuevo/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v Line: 7577
Warning (10335): Unrecognized synthesis attribute "ram_style" at ../../../litexnuevo/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v(7577) File: /home/tesisvm/Desktop/litexnuevo/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v Line: 7577
Warning (10335): Unrecognized synthesis attribute "no_rw_check" at ../../../litexnuevo/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v(7578) File: /home/tesisvm/Desktop/litexnuevo/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v Line: 7578
Warning (10335): Unrecognized synthesis attribute "ram_style" at ../../../litexnuevo/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v(7578) File: /home/tesisvm/Desktop/litexnuevo/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v Line: 7578
Warning (10335): Unrecognized synthesis attribute "no_rw_check" at ../../../litexnuevo/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v(7579) File: /home/tesisvm/Desktop/litexnuevo/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v Line: 7579
Warning (10335): Unrecognized synthesis attribute "ram_style" at ../../../litexnuevo/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v(7579) File: /home/tesisvm/Desktop/litexnuevo/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v Line: 7579
Warning (10890): Verilog HDL Attribute warning at VexRiscv_Linux.v(8384): overriding existing value for attribute "syn_keep" File: /home/tesisvm/Desktop/litexnuevo/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v Line: 8384
Warning (10890): Verilog HDL Attribute warning at VexRiscv_Linux.v(8399): overriding existing value for attribute "syn_keep" File: /home/tesisvm/Desktop/litexnuevo/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v Line: 8399
Warning (10335): Unrecognized synthesis attribute "no_rw_check" at ../../../litexnuevo/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v(8448) File: /home/tesisvm/Desktop/litexnuevo/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v Line: 8448
Warning (10335): Unrecognized synthesis attribute "ram_style" at ../../../litexnuevo/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v(8448) File: /home/tesisvm/Desktop/litexnuevo/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v Line: 8448
Warning (10335): Unrecognized synthesis attribute "no_rw_check" at ../../../litexnuevo/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v(8449) File: /home/tesisvm/Desktop/litexnuevo/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v Line: 8449
Warning (10335): Unrecognized synthesis attribute "ram_style" at ../../../litexnuevo/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v(8449) File: /home/tesisvm/Desktop/litexnuevo/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v Line: 8449
Info (12021): Found 3 design units, including 3 entities, in source file /home/tesisvm/Desktop/litexnuevo/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v
    Info (12023): Found entity 1: VexRiscv File: /home/tesisvm/Desktop/litexnuevo/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v Line: 7
    Info (12023): Found entity 2: DataCache File: /home/tesisvm/Desktop/litexnuevo/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v Line: 7318
    Info (12023): Found entity 3: InstructionCache File: /home/tesisvm/Desktop/litexnuevo/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v Line: 8326
Info (12021): Found 1 design units, including 1 entities, in source file /home/tesisvm/Desktop/litexnuevo/litex-boards/litex_boards/targets/build/terasic_de0nano_propio_pl/gateware/terasic_de0nano_propio_pl.v
    Info (12023): Found entity 1: terasic_de0nano_propio_pl File: /home/tesisvm/Desktop/litexnuevo/litex-boards/litex_boards/targets/build/terasic_de0nano_propio_pl/gateware/terasic_de0nano_propio_pl.v Line: 21
Warning (10037): Verilog HDL or VHDL warning at terasic_de0nano_propio_pl.v(2285): conditional expression evaluates to a constant File: /home/tesisvm/Desktop/litexnuevo/litex-boards/litex_boards/targets/build/terasic_de0nano_propio_pl/gateware/terasic_de0nano_propio_pl.v Line: 2285
Warning (10037): Verilog HDL or VHDL warning at terasic_de0nano_propio_pl.v(2401): conditional expression evaluates to a constant File: /home/tesisvm/Desktop/litexnuevo/litex-boards/litex_boards/targets/build/terasic_de0nano_propio_pl/gateware/terasic_de0nano_propio_pl.v Line: 2401
Warning (10037): Verilog HDL or VHDL warning at terasic_de0nano_propio_pl.v(3201): conditional expression evaluates to a constant File: /home/tesisvm/Desktop/litexnuevo/litex-boards/litex_boards/targets/build/terasic_de0nano_propio_pl/gateware/terasic_de0nano_propio_pl.v Line: 3201
Warning (10037): Verilog HDL or VHDL warning at terasic_de0nano_propio_pl.v(3209): conditional expression evaluates to a constant File: /home/tesisvm/Desktop/litexnuevo/litex-boards/litex_boards/targets/build/terasic_de0nano_propio_pl/gateware/terasic_de0nano_propio_pl.v Line: 3209
Warning (10037): Verilog HDL or VHDL warning at terasic_de0nano_propio_pl.v(3212): conditional expression evaluates to a constant File: /home/tesisvm/Desktop/litexnuevo/litex-boards/litex_boards/targets/build/terasic_de0nano_propio_pl/gateware/terasic_de0nano_propio_pl.v Line: 3212
Warning (10037): Verilog HDL or VHDL warning at terasic_de0nano_propio_pl.v(3245): conditional expression evaluates to a constant File: /home/tesisvm/Desktop/litexnuevo/litex-boards/litex_boards/targets/build/terasic_de0nano_propio_pl/gateware/terasic_de0nano_propio_pl.v Line: 3245
Warning (10037): Verilog HDL or VHDL warning at terasic_de0nano_propio_pl.v(3253): conditional expression evaluates to a constant File: /home/tesisvm/Desktop/litexnuevo/litex-boards/litex_boards/targets/build/terasic_de0nano_propio_pl/gateware/terasic_de0nano_propio_pl.v Line: 3253
Warning (10037): Verilog HDL or VHDL warning at terasic_de0nano_propio_pl.v(3256): conditional expression evaluates to a constant File: /home/tesisvm/Desktop/litexnuevo/litex-boards/litex_boards/targets/build/terasic_de0nano_propio_pl/gateware/terasic_de0nano_propio_pl.v Line: 3256
Warning (10037): Verilog HDL or VHDL warning at terasic_de0nano_propio_pl.v(3388): conditional expression evaluates to a constant File: /home/tesisvm/Desktop/litexnuevo/litex-boards/litex_boards/targets/build/terasic_de0nano_propio_pl/gateware/terasic_de0nano_propio_pl.v Line: 3388
Warning (10037): Verilog HDL or VHDL warning at terasic_de0nano_propio_pl.v(3402): conditional expression evaluates to a constant File: /home/tesisvm/Desktop/litexnuevo/litex-boards/litex_boards/targets/build/terasic_de0nano_propio_pl/gateware/terasic_de0nano_propio_pl.v Line: 3402
Warning (10037): Verilog HDL or VHDL warning at terasic_de0nano_propio_pl.v(3423): conditional expression evaluates to a constant File: /home/tesisvm/Desktop/litexnuevo/litex-boards/litex_boards/targets/build/terasic_de0nano_propio_pl/gateware/terasic_de0nano_propio_pl.v Line: 3423
Warning (10037): Verilog HDL or VHDL warning at terasic_de0nano_propio_pl.v(5196): conditional expression evaluates to a constant File: /home/tesisvm/Desktop/litexnuevo/litex-boards/litex_boards/targets/build/terasic_de0nano_propio_pl/gateware/terasic_de0nano_propio_pl.v Line: 5196
Warning (10037): Verilog HDL or VHDL warning at terasic_de0nano_propio_pl.v(5242): conditional expression evaluates to a constant File: /home/tesisvm/Desktop/litexnuevo/litex-boards/litex_boards/targets/build/terasic_de0nano_propio_pl/gateware/terasic_de0nano_propio_pl.v Line: 5242
Warning (10037): Verilog HDL or VHDL warning at terasic_de0nano_propio_pl.v(5288): conditional expression evaluates to a constant File: /home/tesisvm/Desktop/litexnuevo/litex-boards/litex_boards/targets/build/terasic_de0nano_propio_pl/gateware/terasic_de0nano_propio_pl.v Line: 5288
Warning (10037): Verilog HDL or VHDL warning at terasic_de0nano_propio_pl.v(5334): conditional expression evaluates to a constant File: /home/tesisvm/Desktop/litexnuevo/litex-boards/litex_boards/targets/build/terasic_de0nano_propio_pl/gateware/terasic_de0nano_propio_pl.v Line: 5334
Warning (10037): Verilog HDL or VHDL warning at terasic_de0nano_propio_pl.v(5484): conditional expression evaluates to a constant File: /home/tesisvm/Desktop/litexnuevo/litex-boards/litex_boards/targets/build/terasic_de0nano_propio_pl/gateware/terasic_de0nano_propio_pl.v Line: 5484
Warning (10037): Verilog HDL or VHDL warning at terasic_de0nano_propio_pl.v(5499): conditional expression evaluates to a constant File: /home/tesisvm/Desktop/litexnuevo/litex-boards/litex_boards/targets/build/terasic_de0nano_propio_pl/gateware/terasic_de0nano_propio_pl.v Line: 5499
Info (12127): Elaborating entity "terasic_de0nano_propio_pl" for the top level hierarchy
Warning (10036): Verilog HDL or VHDL warning at terasic_de0nano_propio_pl.v(361): object "builder_csr_bankarray_csrbank0_ev_enable0_we" assigned a value but never read File: /home/tesisvm/Desktop/litexnuevo/litex-boards/litex_boards/targets/build/terasic_de0nano_propio_pl/gateware/terasic_de0nano_propio_pl.v Line: 361
Warning (10036): Verilog HDL or VHDL warning at terasic_de0nano_propio_pl.v(366): object "builder_csr_bankarray_csrbank0_ev_status_r" assigned a value but never read File: /home/tesisvm/Desktop/litexnuevo/litex-boards/litex_boards/targets/build/terasic_de0nano_propio_pl/gateware/terasic_de0nano_propio_pl.v Line: 366
Warning (10036): Verilog HDL or VHDL warning at terasic_de0nano_propio_pl.v(371): object "builder_csr_bankarray_csrbank1_bus_errors_r" assigned a value but never read File: /home/tesisvm/Desktop/litexnuevo/litex-boards/litex_boards/targets/build/terasic_de0nano_propio_pl/gateware/terasic_de0nano_propio_pl.v Line: 371
Warning (10036): Verilog HDL or VHDL warning at terasic_de0nano_propio_pl.v(378): object "builder_csr_bankarray_csrbank1_reset0_we" assigned a value but never read File: /home/tesisvm/Desktop/litexnuevo/litex-boards/litex_boards/targets/build/terasic_de0nano_propio_pl/gateware/terasic_de0nano_propio_pl.v Line: 378
Warning (10036): Verilog HDL or VHDL warning at terasic_de0nano_propio_pl.v(382): object "builder_csr_bankarray_csrbank1_scratch0_we" assigned a value but never read File: /home/tesisvm/Desktop/litexnuevo/litex-boards/litex_boards/targets/build/terasic_de0nano_propio_pl/gateware/terasic_de0nano_propio_pl.v Line: 382
Warning (10036): Verilog HDL or VHDL warning at terasic_de0nano_propio_pl.v(387): object "builder_csr_bankarray_csrbank2_out0_we" assigned a value but never read File: /home/tesisvm/Desktop/litexnuevo/litex-boards/litex_boards/targets/build/terasic_de0nano_propio_pl/gateware/terasic_de0nano_propio_pl.v Line: 387
Warning (10036): Verilog HDL or VHDL warning at terasic_de0nano_propio_pl.v(392): object "builder_csr_bankarray_csrbank3_dfii_control0_we" assigned a value but never read File: /home/tesisvm/Desktop/litexnuevo/litex-boards/litex_boards/targets/build/terasic_de0nano_propio_pl/gateware/terasic_de0nano_propio_pl.v Line: 392
Warning (10036): Verilog HDL or VHDL warning at terasic_de0nano_propio_pl.v(396): object "builder_csr_bankarray_csrbank3_dfii_pi0_address0_we" assigned a value but never read File: /home/tesisvm/Desktop/litexnuevo/litex-boards/litex_boards/targets/build/terasic_de0nano_propio_pl/gateware/terasic_de0nano_propio_pl.v Line: 396
Warning (10036): Verilog HDL or VHDL warning at terasic_de0nano_propio_pl.v(400): object "builder_csr_bankarray_csrbank3_dfii_pi0_baddress0_we" assigned a value but never read File: /home/tesisvm/Desktop/litexnuevo/litex-boards/litex_boards/targets/build/terasic_de0nano_propio_pl/gateware/terasic_de0nano_propio_pl.v Line: 400
Warning (10036): Verilog HDL or VHDL warning at terasic_de0nano_propio_pl.v(404): object "builder_csr_bankarray_csrbank3_dfii_pi0_command0_we" assigned a value but never read File: /home/tesisvm/Desktop/litexnuevo/litex-boards/litex_boards/targets/build/terasic_de0nano_propio_pl/gateware/terasic_de0nano_propio_pl.v Line: 404
Warning (10036): Verilog HDL or VHDL warning at terasic_de0nano_propio_pl.v(405): object "builder_csr_bankarray_csrbank3_dfii_pi0_rddata_r" assigned a value but never read File: /home/tesisvm/Desktop/litexnuevo/litex-boards/litex_boards/targets/build/terasic_de0nano_propio_pl/gateware/terasic_de0nano_propio_pl.v Line: 405
Warning (10036): Verilog HDL or VHDL warning at terasic_de0nano_propio_pl.v(412): object "builder_csr_bankarray_csrbank3_dfii_pi0_wrdata0_we" assigned a value but never read File: /home/tesisvm/Desktop/litexnuevo/litex-boards/litex_boards/targets/build/terasic_de0nano_propio_pl/gateware/terasic_de0nano_propio_pl.v Line: 412
Warning (10036): Verilog HDL or VHDL warning at terasic_de0nano_propio_pl.v(417): object "builder_csr_bankarray_csrbank4_clk_divider0_we" assigned a value but never read File: /home/tesisvm/Desktop/litexnuevo/litex-boards/litex_boards/targets/build/terasic_de0nano_propio_pl/gateware/terasic_de0nano_propio_pl.v Line: 417
Warning (10036): Verilog HDL or VHDL warning at terasic_de0nano_propio_pl.v(421): object "builder_csr_bankarray_csrbank4_control0_we" assigned a value but never read File: /home/tesisvm/Desktop/litexnuevo/litex-boards/litex_boards/targets/build/terasic_de0nano_propio_pl/gateware/terasic_de0nano_propio_pl.v Line: 421
Warning (10036): Verilog HDL or VHDL warning at terasic_de0nano_propio_pl.v(425): object "builder_csr_bankarray_csrbank4_cs0_we" assigned a value but never read File: /home/tesisvm/Desktop/litexnuevo/litex-boards/litex_boards/targets/build/terasic_de0nano_propio_pl/gateware/terasic_de0nano_propio_pl.v Line: 425
Warning (10036): Verilog HDL or VHDL warning at terasic_de0nano_propio_pl.v(429): object "builder_csr_bankarray_csrbank4_loopback0_we" assigned a value but never read File: /home/tesisvm/Desktop/litexnuevo/litex-boards/litex_boards/targets/build/terasic_de0nano_propio_pl/gateware/terasic_de0nano_propio_pl.v Line: 429
Warning (10036): Verilog HDL or VHDL warning at terasic_de0nano_propio_pl.v(430): object "builder_csr_bankarray_csrbank4_miso_r" assigned a value but never read File: /home/tesisvm/Desktop/litexnuevo/litex-boards/litex_boards/targets/build/terasic_de0nano_propio_pl/gateware/terasic_de0nano_propio_pl.v Line: 430
Warning (10036): Verilog HDL or VHDL warning at terasic_de0nano_propio_pl.v(437): object "builder_csr_bankarray_csrbank4_mosi0_we" assigned a value but never read File: /home/tesisvm/Desktop/litexnuevo/litex-boards/litex_boards/targets/build/terasic_de0nano_propio_pl/gateware/terasic_de0nano_propio_pl.v Line: 437
Warning (10036): Verilog HDL or VHDL warning at terasic_de0nano_propio_pl.v(439): object "builder_csr_bankarray_csrbank4_status_r" assigned a value but never read File: /home/tesisvm/Desktop/litexnuevo/litex-boards/litex_boards/targets/build/terasic_de0nano_propio_pl/gateware/terasic_de0nano_propio_pl.v Line: 439
Warning (10036): Verilog HDL or VHDL warning at terasic_de0nano_propio_pl.v(446): object "builder_csr_bankarray_csrbank5_en0_we" assigned a value but never read File: /home/tesisvm/Desktop/litexnuevo/litex-boards/litex_boards/targets/build/terasic_de0nano_propio_pl/gateware/terasic_de0nano_propio_pl.v Line: 446
Warning (10036): Verilog HDL or VHDL warning at terasic_de0nano_propio_pl.v(450): object "builder_csr_bankarray_csrbank5_ev_enable0_we" assigned a value but never read File: /home/tesisvm/Desktop/litexnuevo/litex-boards/litex_boards/targets/build/terasic_de0nano_propio_pl/gateware/terasic_de0nano_propio_pl.v Line: 450
Warning (10036): Verilog HDL or VHDL warning at terasic_de0nano_propio_pl.v(455): object "builder_csr_bankarray_csrbank5_ev_status_r" assigned a value but never read File: /home/tesisvm/Desktop/litexnuevo/litex-boards/litex_boards/targets/build/terasic_de0nano_propio_pl/gateware/terasic_de0nano_propio_pl.v Line: 455
Warning (10036): Verilog HDL or VHDL warning at terasic_de0nano_propio_pl.v(462): object "builder_csr_bankarray_csrbank5_load0_we" assigned a value but never read File: /home/tesisvm/Desktop/litexnuevo/litex-boards/litex_boards/targets/build/terasic_de0nano_propio_pl/gateware/terasic_de0nano_propio_pl.v Line: 462
Warning (10036): Verilog HDL or VHDL warning at terasic_de0nano_propio_pl.v(466): object "builder_csr_bankarray_csrbank5_reload0_we" assigned a value but never read File: /home/tesisvm/Desktop/litexnuevo/litex-boards/litex_boards/targets/build/terasic_de0nano_propio_pl/gateware/terasic_de0nano_propio_pl.v Line: 466
Warning (10036): Verilog HDL or VHDL warning at terasic_de0nano_propio_pl.v(471): object "builder_csr_bankarray_csrbank5_update_value0_we" assigned a value but never read File: /home/tesisvm/Desktop/litexnuevo/litex-boards/litex_boards/targets/build/terasic_de0nano_propio_pl/gateware/terasic_de0nano_propio_pl.v Line: 471
Warning (10036): Verilog HDL or VHDL warning at terasic_de0nano_propio_pl.v(472): object "builder_csr_bankarray_csrbank5_value_r" assigned a value but never read File: /home/tesisvm/Desktop/litexnuevo/litex-boards/litex_boards/targets/build/terasic_de0nano_propio_pl/gateware/terasic_de0nano_propio_pl.v Line: 472
Warning (10036): Verilog HDL or VHDL warning at terasic_de0nano_propio_pl.v(479): object "builder_csr_bankarray_csrbank6_ev_enable0_we" assigned a value but never read File: /home/tesisvm/Desktop/litexnuevo/litex-boards/litex_boards/targets/build/terasic_de0nano_propio_pl/gateware/terasic_de0nano_propio_pl.v Line: 479
Warning (10036): Verilog HDL or VHDL warning at terasic_de0nano_propio_pl.v(484): object "builder_csr_bankarray_csrbank6_ev_status_r" assigned a value but never read File: /home/tesisvm/Desktop/litexnuevo/litex-boards/litex_boards/targets/build/terasic_de0nano_propio_pl/gateware/terasic_de0nano_propio_pl.v Line: 484
Warning (10036): Verilog HDL or VHDL warning at terasic_de0nano_propio_pl.v(488): object "builder_csr_bankarray_csrbank6_rxempty_r" assigned a value but never read File: /home/tesisvm/Desktop/litexnuevo/litex-boards/litex_boards/targets/build/terasic_de0nano_propio_pl/gateware/terasic_de0nano_propio_pl.v Line: 488
Warning (10036): Verilog HDL or VHDL warning at terasic_de0nano_propio_pl.v(492): object "builder_csr_bankarray_csrbank6_rxfull_r" assigned a value but never read File: /home/tesisvm/Desktop/litexnuevo/litex-boards/litex_boards/targets/build/terasic_de0nano_propio_pl/gateware/terasic_de0nano_propio_pl.v Line: 492
Warning (10036): Verilog HDL or VHDL warning at terasic_de0nano_propio_pl.v(497): object "builder_csr_bankarray_csrbank6_txempty_r" assigned a value but never read File: /home/tesisvm/Desktop/litexnuevo/litex-boards/litex_boards/targets/build/terasic_de0nano_propio_pl/gateware/terasic_de0nano_propio_pl.v Line: 497
Warning (10036): Verilog HDL or VHDL warning at terasic_de0nano_propio_pl.v(501): object "builder_csr_bankarray_csrbank6_txfull_r" assigned a value but never read File: /home/tesisvm/Desktop/litexnuevo/litex-boards/litex_boards/targets/build/terasic_de0nano_propio_pl/gateware/terasic_de0nano_propio_pl.v Line: 501
Warning (10036): Verilog HDL or VHDL warning at terasic_de0nano_propio_pl.v(545): object "builder_csr_bankarray_sram_bus_dat_w" assigned a value but never read File: /home/tesisvm/Desktop/litexnuevo/litex-boards/litex_boards/targets/build/terasic_de0nano_propio_pl/gateware/terasic_de0nano_propio_pl.v Line: 545
Warning (10036): Verilog HDL or VHDL warning at terasic_de0nano_propio_pl.v(546): object "builder_csr_bankarray_sram_bus_re" assigned a value but never read File: /home/tesisvm/Desktop/litexnuevo/litex-boards/litex_boards/targets/build/terasic_de0nano_propio_pl/gateware/terasic_de0nano_propio_pl.v Line: 546
Warning (10036): Verilog HDL or VHDL warning at terasic_de0nano_propio_pl.v(547): object "builder_csr_bankarray_sram_bus_we" assigned a value but never read File: /home/tesisvm/Desktop/litexnuevo/litex-boards/litex_boards/targets/build/terasic_de0nano_propio_pl/gateware/terasic_de0nano_propio_pl.v Line: 547
Warning (10036): Verilog HDL or VHDL warning at terasic_de0nano_propio_pl.v(628): object "builder_interface0_bte" assigned a value but never read File: /home/tesisvm/Desktop/litexnuevo/litex-boards/litex_boards/targets/build/terasic_de0nano_propio_pl/gateware/terasic_de0nano_propio_pl.v Line: 628
Warning (10036): Verilog HDL or VHDL warning at terasic_de0nano_propio_pl.v(629): object "builder_interface0_cti" assigned a value but never read File: /home/tesisvm/Desktop/litexnuevo/litex-boards/litex_boards/targets/build/terasic_de0nano_propio_pl/gateware/terasic_de0nano_propio_pl.v Line: 629
Warning (10036): Verilog HDL or VHDL warning at terasic_de0nano_propio_pl.v(675): object "builder_roundrobin0_ce" assigned a value but never read File: /home/tesisvm/Desktop/litexnuevo/litex-boards/litex_boards/targets/build/terasic_de0nano_propio_pl/gateware/terasic_de0nano_propio_pl.v Line: 675
Warning (10036): Verilog HDL or VHDL warning at terasic_de0nano_propio_pl.v(677): object "builder_roundrobin0_request" assigned a value but never read File: /home/tesisvm/Desktop/litexnuevo/litex-boards/litex_boards/targets/build/terasic_de0nano_propio_pl/gateware/terasic_de0nano_propio_pl.v Line: 677
Warning (10036): Verilog HDL or VHDL warning at terasic_de0nano_propio_pl.v(678): object "builder_roundrobin1_ce" assigned a value but never read File: /home/tesisvm/Desktop/litexnuevo/litex-boards/litex_boards/targets/build/terasic_de0nano_propio_pl/gateware/terasic_de0nano_propio_pl.v Line: 678
Warning (10036): Verilog HDL or VHDL warning at terasic_de0nano_propio_pl.v(680): object "builder_roundrobin1_request" assigned a value but never read File: /home/tesisvm/Desktop/litexnuevo/litex-boards/litex_boards/targets/build/terasic_de0nano_propio_pl/gateware/terasic_de0nano_propio_pl.v Line: 680
Warning (10036): Verilog HDL or VHDL warning at terasic_de0nano_propio_pl.v(681): object "builder_roundrobin2_ce" assigned a value but never read File: /home/tesisvm/Desktop/litexnuevo/litex-boards/litex_boards/targets/build/terasic_de0nano_propio_pl/gateware/terasic_de0nano_propio_pl.v Line: 681
Warning (10036): Verilog HDL or VHDL warning at terasic_de0nano_propio_pl.v(683): object "builder_roundrobin2_request" assigned a value but never read File: /home/tesisvm/Desktop/litexnuevo/litex-boards/litex_boards/targets/build/terasic_de0nano_propio_pl/gateware/terasic_de0nano_propio_pl.v Line: 683
Warning (10036): Verilog HDL or VHDL warning at terasic_de0nano_propio_pl.v(684): object "builder_roundrobin3_ce" assigned a value but never read File: /home/tesisvm/Desktop/litexnuevo/litex-boards/litex_boards/targets/build/terasic_de0nano_propio_pl/gateware/terasic_de0nano_propio_pl.v Line: 684
Warning (10036): Verilog HDL or VHDL warning at terasic_de0nano_propio_pl.v(686): object "builder_roundrobin3_request" assigned a value but never read File: /home/tesisvm/Desktop/litexnuevo/litex-boards/litex_boards/targets/build/terasic_de0nano_propio_pl/gateware/terasic_de0nano_propio_pl.v Line: 686
Warning (10036): Verilog HDL or VHDL warning at terasic_de0nano_propio_pl.v(722): object "main_basesoc_basesoc_ram_bus_bte" assigned a value but never read File: /home/tesisvm/Desktop/litexnuevo/litex-boards/litex_boards/targets/build/terasic_de0nano_propio_pl/gateware/terasic_de0nano_propio_pl.v Line: 722
Warning (10036): Verilog HDL or VHDL warning at terasic_de0nano_propio_pl.v(723): object "main_basesoc_basesoc_ram_bus_cti" assigned a value but never read File: /home/tesisvm/Desktop/litexnuevo/litex-boards/litex_boards/targets/build/terasic_de0nano_propio_pl/gateware/terasic_de0nano_propio_pl.v Line: 723
Warning (10036): Verilog HDL or VHDL warning at terasic_de0nano_propio_pl.v(726): object "main_basesoc_basesoc_ram_bus_dat_w" assigned a value but never read File: /home/tesisvm/Desktop/litexnuevo/litex-boards/litex_boards/targets/build/terasic_de0nano_propio_pl/gateware/terasic_de0nano_propio_pl.v Line: 726
Warning (10036): Verilog HDL or VHDL warning at terasic_de0nano_propio_pl.v(728): object "main_basesoc_basesoc_ram_bus_sel" assigned a value but never read File: /home/tesisvm/Desktop/litexnuevo/litex-boards/litex_boards/targets/build/terasic_de0nano_propio_pl/gateware/terasic_de0nano_propio_pl.v Line: 728
Warning (10036): Verilog HDL or VHDL warning at terasic_de0nano_propio_pl.v(730): object "main_basesoc_basesoc_ram_bus_we" assigned a value but never read File: /home/tesisvm/Desktop/litexnuevo/litex-boards/litex_boards/targets/build/terasic_de0nano_propio_pl/gateware/terasic_de0nano_propio_pl.v Line: 730
Warning (10036): Verilog HDL or VHDL warning at terasic_de0nano_propio_pl.v(733): object "main_basesoc_bus_errors_re" assigned a value but never read File: /home/tesisvm/Desktop/litexnuevo/litex-boards/litex_boards/targets/build/terasic_de0nano_propio_pl/gateware/terasic_de0nano_propio_pl.v Line: 733
Warning (10036): Verilog HDL or VHDL warning at terasic_de0nano_propio_pl.v(735): object "main_basesoc_bus_errors_we" assigned a value but never read File: /home/tesisvm/Desktop/litexnuevo/litex-boards/litex_boards/targets/build/terasic_de0nano_propio_pl/gateware/terasic_de0nano_propio_pl.v Line: 735
Warning (10036): Verilog HDL or VHDL warning at terasic_de0nano_propio_pl.v(738): object "main_basesoc_clint_bus_bte" assigned a value but never read File: /home/tesisvm/Desktop/litexnuevo/litex-boards/litex_boards/targets/build/terasic_de0nano_propio_pl/gateware/terasic_de0nano_propio_pl.v Line: 738
Warning (10036): Verilog HDL or VHDL warning at terasic_de0nano_propio_pl.v(739): object "main_basesoc_clint_bus_cti" assigned a value but never read File: /home/tesisvm/Desktop/litexnuevo/litex-boards/litex_boards/targets/build/terasic_de0nano_propio_pl/gateware/terasic_de0nano_propio_pl.v Line: 739
Warning (10036): Verilog HDL or VHDL warning at terasic_de0nano_propio_pl.v(744): object "main_basesoc_clint_bus_sel" assigned a value but never read File: /home/tesisvm/Desktop/litexnuevo/litex-boards/litex_boards/targets/build/terasic_de0nano_propio_pl/gateware/terasic_de0nano_propio_pl.v Line: 744
Warning (10036): Verilog HDL or VHDL warning at terasic_de0nano_propio_pl.v(748): object "main_basesoc_clint_enable_re" assigned a value but never read File: /home/tesisvm/Desktop/litexnuevo/litex-boards/litex_boards/targets/build/terasic_de0nano_propio_pl/gateware/terasic_de0nano_propio_pl.v Line: 748
Warning (10036): Verilog HDL or VHDL warning at terasic_de0nano_propio_pl.v(750): object "main_basesoc_clint_irq" assigned a value but never read File: /home/tesisvm/Desktop/litexnuevo/litex-boards/litex_boards/targets/build/terasic_de0nano_propio_pl/gateware/terasic_de0nano_propio_pl.v Line: 750
Warning (10036): Verilog HDL or VHDL warning at terasic_de0nano_propio_pl.v(756): object "main_basesoc_clint_msip3" assigned a value but never read File: /home/tesisvm/Desktop/litexnuevo/litex-boards/litex_boards/targets/build/terasic_de0nano_propio_pl/gateware/terasic_de0nano_propio_pl.v Line: 756
Warning (10036): Verilog HDL or VHDL warning at terasic_de0nano_propio_pl.v(757): object "main_basesoc_clint_msip_clear" assigned a value but never read File: /home/tesisvm/Desktop/litexnuevo/litex-boards/litex_boards/targets/build/terasic_de0nano_propio_pl/gateware/terasic_de0nano_propio_pl.v Line: 757
Warning (10036): Verilog HDL or VHDL warning at terasic_de0nano_propio_pl.v(765): object "main_basesoc_clint_mtip2" assigned a value but never read File: /home/tesisvm/Desktop/litexnuevo/litex-boards/litex_boards/targets/build/terasic_de0nano_propio_pl/gateware/terasic_de0nano_propio_pl.v Line: 765
Warning (10036): Verilog HDL or VHDL warning at terasic_de0nano_propio_pl.v(766): object "main_basesoc_clint_mtip_clear" assigned a value but never read File: /home/tesisvm/Desktop/litexnuevo/litex-boards/litex_boards/targets/build/terasic_de0nano_propio_pl/gateware/terasic_de0nano_propio_pl.v Line: 766
Warning (10036): Verilog HDL or VHDL warning at terasic_de0nano_propio_pl.v(773): object "main_basesoc_clint_pending_we" assigned a value but never read File: /home/tesisvm/Desktop/litexnuevo/litex-boards/litex_boards/targets/build/terasic_de0nano_propio_pl/gateware/terasic_de0nano_propio_pl.v Line: 773
Warning (10036): Verilog HDL or VHDL warning at terasic_de0nano_propio_pl.v(774): object "main_basesoc_clint_status_re" assigned a value but never read File: /home/tesisvm/Desktop/litexnuevo/litex-boards/litex_boards/targets/build/terasic_de0nano_propio_pl/gateware/terasic_de0nano_propio_pl.v Line: 774
Warning (10036): Verilog HDL or VHDL warning at terasic_de0nano_propio_pl.v(776): object "main_basesoc_clint_status_we" assigned a value but never read File: /home/tesisvm/Desktop/litexnuevo/litex-boards/litex_boards/targets/build/terasic_de0nano_propio_pl/gateware/terasic_de0nano_propio_pl.v Line: 776
Warning (10036): Verilog HDL or VHDL warning at terasic_de0nano_propio_pl.v(815): object "main_basesoc_plic_bus_bte" assigned a value but never read File: /home/tesisvm/Desktop/litexnuevo/litex-boards/litex_boards/targets/build/terasic_de0nano_propio_pl/gateware/terasic_de0nano_propio_pl.v Line: 815
Warning (10036): Verilog HDL or VHDL warning at terasic_de0nano_propio_pl.v(816): object "main_basesoc_plic_bus_cti" assigned a value but never read File: /home/tesisvm/Desktop/litexnuevo/litex-boards/litex_boards/targets/build/terasic_de0nano_propio_pl/gateware/terasic_de0nano_propio_pl.v Line: 816
Warning (10036): Verilog HDL or VHDL warning at terasic_de0nano_propio_pl.v(821): object "main_basesoc_plic_bus_sel" assigned a value but never read File: /home/tesisvm/Desktop/litexnuevo/litex-boards/litex_boards/targets/build/terasic_de0nano_propio_pl/gateware/terasic_de0nano_propio_pl.v Line: 821
Warning (10036): Verilog HDL or VHDL warning at terasic_de0nano_propio_pl.v(827): object "main_basesoc_plic_found" assigned a value but never read File: /home/tesisvm/Desktop/litexnuevo/litex-boards/litex_boards/targets/build/terasic_de0nano_propio_pl/gateware/terasic_de0nano_propio_pl.v Line: 827
Warning (10036): Verilog HDL or VHDL warning at terasic_de0nano_propio_pl.v(840): object "main_basesoc_port_rdata_ready" assigned a value but never read File: /home/tesisvm/Desktop/litexnuevo/litex-boards/litex_boards/targets/build/terasic_de0nano_propio_pl/gateware/terasic_de0nano_propio_pl.v Line: 840
Warning (10036): Verilog HDL or VHDL warning at terasic_de0nano_propio_pl.v(842): object "main_basesoc_port_wdata_first" assigned a value but never read File: /home/tesisvm/Desktop/litexnuevo/litex-boards/litex_boards/targets/build/terasic_de0nano_propio_pl/gateware/terasic_de0nano_propio_pl.v Line: 842
Warning (10036): Verilog HDL or VHDL warning at terasic_de0nano_propio_pl.v(843): object "main_basesoc_port_wdata_last" assigned a value but never read File: /home/tesisvm/Desktop/litexnuevo/litex-boards/litex_boards/targets/build/terasic_de0nano_propio_pl/gateware/terasic_de0nano_propio_pl.v Line: 843
Warning (10036): Verilog HDL or VHDL warning at terasic_de0nano_propio_pl.v(847): object "main_basesoc_port_wdata_valid" assigned a value but never read File: /home/tesisvm/Desktop/litexnuevo/litex-boards/litex_boards/targets/build/terasic_de0nano_propio_pl/gateware/terasic_de0nano_propio_pl.v Line: 847
Warning (10036): Verilog HDL or VHDL warning at terasic_de0nano_propio_pl.v(852): object "main_basesoc_ram_bus_ram_bus_bte" assigned a value but never read File: /home/tesisvm/Desktop/litexnuevo/litex-boards/litex_boards/targets/build/terasic_de0nano_propio_pl/gateware/terasic_de0nano_propio_pl.v Line: 852
Warning (10036): Verilog HDL or VHDL warning at terasic_de0nano_propio_pl.v(853): object "main_basesoc_ram_bus_ram_bus_cti" assigned a value but never read File: /home/tesisvm/Desktop/litexnuevo/litex-boards/litex_boards/targets/build/terasic_de0nano_propio_pl/gateware/terasic_de0nano_propio_pl.v Line: 853
Warning (10036): Verilog HDL or VHDL warning at terasic_de0nano_propio_pl.v(880): object "main_basesoc_rx_source_ready" assigned a value but never read File: /home/tesisvm/Desktop/litexnuevo/litex-boards/litex_boards/targets/build/terasic_de0nano_propio_pl/gateware/terasic_de0nano_propio_pl.v Line: 880
Warning (10036): Verilog HDL or VHDL warning at terasic_de0nano_propio_pl.v(883): object "main_basesoc_scratch_re" assigned a value but never read File: /home/tesisvm/Desktop/litexnuevo/litex-boards/litex_boards/targets/build/terasic_de0nano_propio_pl/gateware/terasic_de0nano_propio_pl.v Line: 883
Warning (10036): Verilog HDL or VHDL warning at terasic_de0nano_propio_pl.v(885): object "main_basesoc_sdram_address_re" assigned a value but never read File: /home/tesisvm/Desktop/litexnuevo/litex-boards/litex_boards/targets/build/terasic_de0nano_propio_pl/gateware/terasic_de0nano_propio_pl.v Line: 885
Warning (10036): Verilog HDL or VHDL warning at terasic_de0nano_propio_pl.v(887): object "main_basesoc_sdram_baddress_re" assigned a value but never read File: /home/tesisvm/Desktop/litexnuevo/litex-boards/litex_boards/targets/build/terasic_de0nano_propio_pl/gateware/terasic_de0nano_propio_pl.v Line: 887
Warning (10036): Verilog HDL or VHDL warning at terasic_de0nano_propio_pl.v(959): object "main_basesoc_sdram_bankmachine0_source_source_first" assigned a value but never read File: /home/tesisvm/Desktop/litexnuevo/litex-boards/litex_boards/targets/build/terasic_de0nano_propio_pl/gateware/terasic_de0nano_propio_pl.v Line: 959
Warning (10036): Verilog HDL or VHDL warning at terasic_de0nano_propio_pl.v(960): object "main_basesoc_sdram_bankmachine0_source_source_last" assigned a value but never read File: /home/tesisvm/Desktop/litexnuevo/litex-boards/litex_boards/targets/build/terasic_de0nano_propio_pl/gateware/terasic_de0nano_propio_pl.v Line: 960
Warning (10036): Verilog HDL or VHDL warning at terasic_de0nano_propio_pl.v(973): object "main_basesoc_sdram_bankmachine0_trascon_valid" assigned a value but never read File: /home/tesisvm/Desktop/litexnuevo/litex-boards/litex_boards/targets/build/terasic_de0nano_propio_pl/gateware/terasic_de0nano_propio_pl.v Line: 973
Warning (10036): Verilog HDL or VHDL warning at terasic_de0nano_propio_pl.v(975): object "main_basesoc_sdram_bankmachine0_trccon_valid" assigned a value but never read File: /home/tesisvm/Desktop/litexnuevo/litex-boards/litex_boards/targets/build/terasic_de0nano_propio_pl/gateware/terasic_de0nano_propio_pl.v Line: 975
Warning (10036): Verilog HDL or VHDL warning at terasic_de0nano_propio_pl.v(980): object "main_basesoc_sdram_bankmachine0_wrport_dat_r" assigned a value but never read File: /home/tesisvm/Desktop/litexnuevo/litex-boards/litex_boards/targets/build/terasic_de0nano_propio_pl/gateware/terasic_de0nano_propio_pl.v Line: 980
Warning (10036): Verilog HDL or VHDL warning at terasic_de0nano_propio_pl.v(1053): object "main_basesoc_sdram_bankmachine1_source_source_first" assigned a value but never read File: /home/tesisvm/Desktop/litexnuevo/litex-boards/litex_boards/targets/build/terasic_de0nano_propio_pl/gateware/terasic_de0nano_propio_pl.v Line: 1053
Warning (10036): Verilog HDL or VHDL warning at terasic_de0nano_propio_pl.v(1054): object "main_basesoc_sdram_bankmachine1_source_source_last" assigned a value but never read File: /home/tesisvm/Desktop/litexnuevo/litex-boards/litex_boards/targets/build/terasic_de0nano_propio_pl/gateware/terasic_de0nano_propio_pl.v Line: 1054
Warning (10036): Verilog HDL or VHDL warning at terasic_de0nano_propio_pl.v(1067): object "main_basesoc_sdram_bankmachine1_trascon_valid" assigned a value but never read File: /home/tesisvm/Desktop/litexnuevo/litex-boards/litex_boards/targets/build/terasic_de0nano_propio_pl/gateware/terasic_de0nano_propio_pl.v Line: 1067
Warning (10036): Verilog HDL or VHDL warning at terasic_de0nano_propio_pl.v(1069): object "main_basesoc_sdram_bankmachine1_trccon_valid" assigned a value but never read File: /home/tesisvm/Desktop/litexnuevo/litex-boards/litex_boards/targets/build/terasic_de0nano_propio_pl/gateware/terasic_de0nano_propio_pl.v Line: 1069
Warning (10036): Verilog HDL or VHDL warning at terasic_de0nano_propio_pl.v(1074): object "main_basesoc_sdram_bankmachine1_wrport_dat_r" assigned a value but never read File: /home/tesisvm/Desktop/litexnuevo/litex-boards/litex_boards/targets/build/terasic_de0nano_propio_pl/gateware/terasic_de0nano_propio_pl.v Line: 1074
Warning (10036): Verilog HDL or VHDL warning at terasic_de0nano_propio_pl.v(1147): object "main_basesoc_sdram_bankmachine2_source_source_first" assigned a value but never read File: /home/tesisvm/Desktop/litexnuevo/litex-boards/litex_boards/targets/build/terasic_de0nano_propio_pl/gateware/terasic_de0nano_propio_pl.v Line: 1147
Warning (10036): Verilog HDL or VHDL warning at terasic_de0nano_propio_pl.v(1148): object "main_basesoc_sdram_bankmachine2_source_source_last" assigned a value but never read File: /home/tesisvm/Desktop/litexnuevo/litex-boards/litex_boards/targets/build/terasic_de0nano_propio_pl/gateware/terasic_de0nano_propio_pl.v Line: 1148
Warning (10036): Verilog HDL or VHDL warning at terasic_de0nano_propio_pl.v(1161): object "main_basesoc_sdram_bankmachine2_trascon_valid" assigned a value but never read File: /home/tesisvm/Desktop/litexnuevo/litex-boards/litex_boards/targets/build/terasic_de0nano_propio_pl/gateware/terasic_de0nano_propio_pl.v Line: 1161
Warning (10036): Verilog HDL or VHDL warning at terasic_de0nano_propio_pl.v(1163): object "main_basesoc_sdram_bankmachine2_trccon_valid" assigned a value but never read File: /home/tesisvm/Desktop/litexnuevo/litex-boards/litex_boards/targets/build/terasic_de0nano_propio_pl/gateware/terasic_de0nano_propio_pl.v Line: 1163
Warning (10036): Verilog HDL or VHDL warning at terasic_de0nano_propio_pl.v(1168): object "main_basesoc_sdram_bankmachine2_wrport_dat_r" assigned a value but never read File: /home/tesisvm/Desktop/litexnuevo/litex-boards/litex_boards/targets/build/terasic_de0nano_propio_pl/gateware/terasic_de0nano_propio_pl.v Line: 1168
Warning (10036): Verilog HDL or VHDL warning at terasic_de0nano_propio_pl.v(1241): object "main_basesoc_sdram_bankmachine3_source_source_first" assigned a value but never read File: /home/tesisvm/Desktop/litexnuevo/litex-boards/litex_boards/targets/build/terasic_de0nano_propio_pl/gateware/terasic_de0nano_propio_pl.v Line: 1241
Warning (10036): Verilog HDL or VHDL warning at terasic_de0nano_propio_pl.v(1242): object "main_basesoc_sdram_bankmachine3_source_source_last" assigned a value but never read File: /home/tesisvm/Desktop/litexnuevo/litex-boards/litex_boards/targets/build/terasic_de0nano_propio_pl/gateware/terasic_de0nano_propio_pl.v Line: 1242
Warning (10036): Verilog HDL or VHDL warning at terasic_de0nano_propio_pl.v(1255): object "main_basesoc_sdram_bankmachine3_trascon_valid" assigned a value but never read File: /home/tesisvm/Desktop/litexnuevo/litex-boards/litex_boards/targets/build/terasic_de0nano_propio_pl/gateware/terasic_de0nano_propio_pl.v Line: 1255
Warning (10036): Verilog HDL or VHDL warning at terasic_de0nano_propio_pl.v(1257): object "main_basesoc_sdram_bankmachine3_trccon_valid" assigned a value but never read File: /home/tesisvm/Desktop/litexnuevo/litex-boards/litex_boards/targets/build/terasic_de0nano_propio_pl/gateware/terasic_de0nano_propio_pl.v Line: 1257
Warning (10036): Verilog HDL or VHDL warning at terasic_de0nano_propio_pl.v(1262): object "main_basesoc_sdram_bankmachine3_wrport_dat_r" assigned a value but never read File: /home/tesisvm/Desktop/litexnuevo/litex-boards/litex_boards/targets/build/terasic_de0nano_propio_pl/gateware/terasic_de0nano_propio_pl.v Line: 1262
Warning (10036): Verilog HDL or VHDL warning at terasic_de0nano_propio_pl.v(1267): object "main_basesoc_sdram_choose_cmd_cmd_payload_a" assigned a value but never read File: /home/tesisvm/Desktop/litexnuevo/litex-boards/litex_boards/targets/build/terasic_de0nano_propio_pl/gateware/terasic_de0nano_propio_pl.v Line: 1267
Warning (10036): Verilog HDL or VHDL warning at terasic_de0nano_propio_pl.v(1268): object "main_basesoc_sdram_choose_cmd_cmd_payload_ba" assigned a value but never read File: /home/tesisvm/Desktop/litexnuevo/litex-boards/litex_boards/targets/build/terasic_de0nano_propio_pl/gateware/terasic_de0nano_propio_pl.v Line: 1268
Warning (10036): Verilog HDL or VHDL warning at terasic_de0nano_propio_pl.v(1269): object "main_basesoc_sdram_choose_cmd_cmd_payload_cas" assigned a value but never read File: /home/tesisvm/Desktop/litexnuevo/litex-boards/litex_boards/targets/build/terasic_de0nano_propio_pl/gateware/terasic_de0nano_propio_pl.v Line: 1269
Warning (10036): Verilog HDL or VHDL warning at terasic_de0nano_propio_pl.v(1270): object "main_basesoc_sdram_choose_cmd_cmd_payload_is_cmd" assigned a value but never read File: /home/tesisvm/Desktop/litexnuevo/litex-boards/litex_boards/targets/build/terasic_de0nano_propio_pl/gateware/terasic_de0nano_propio_pl.v Line: 1270
Warning (10036): Verilog HDL or VHDL warning at terasic_de0nano_propio_pl.v(1271): object "main_basesoc_sdram_choose_cmd_cmd_payload_is_read" assigned a value but never read File: /home/tesisvm/Desktop/litexnuevo/litex-boards/litex_boards/targets/build/terasic_de0nano_propio_pl/gateware/terasic_de0nano_propio_pl.v Line: 1271
Warning (10036): Verilog HDL or VHDL warning at terasic_de0nano_propio_pl.v(1272): object "main_basesoc_sdram_choose_cmd_cmd_payload_is_write" assigned a value but never read File: /home/tesisvm/Desktop/litexnuevo/litex-boards/litex_boards/targets/build/terasic_de0nano_propio_pl/gateware/terasic_de0nano_propio_pl.v Line: 1272
Warning (10036): Verilog HDL or VHDL warning at terasic_de0nano_propio_pl.v(1273): object "main_basesoc_sdram_choose_cmd_cmd_payload_ras" assigned a value but never read File: /home/tesisvm/Desktop/litexnuevo/litex-boards/litex_boards/targets/build/terasic_de0nano_propio_pl/gateware/terasic_de0nano_propio_pl.v Line: 1273
Warning (10036): Verilog HDL or VHDL warning at terasic_de0nano_propio_pl.v(1274): object "main_basesoc_sdram_choose_cmd_cmd_payload_we" assigned a value but never read File: /home/tesisvm/Desktop/litexnuevo/litex-boards/litex_boards/targets/build/terasic_de0nano_propio_pl/gateware/terasic_de0nano_propio_pl.v Line: 1274
Warning (10036): Verilog HDL or VHDL warning at terasic_de0nano_propio_pl.v(1288): object "main_basesoc_sdram_choose_req_cmd_payload_is_cmd" assigned a value but never read File: /home/tesisvm/Desktop/litexnuevo/litex-boards/litex_boards/targets/build/terasic_de0nano_propio_pl/gateware/terasic_de0nano_propio_pl.v Line: 1288
Warning (10036): Verilog HDL or VHDL warning at terasic_de0nano_propio_pl.v(1313): object "main_basesoc_sdram_command_issue_r" assigned a value but never read File: /home/tesisvm/Desktop/litexnuevo/litex-boards/litex_boards/targets/build/terasic_de0nano_propio_pl/gateware/terasic_de0nano_propio_pl.v Line: 1313
Warning (10036): Verilog HDL or VHDL warning at terasic_de0nano_propio_pl.v(1316): object "main_basesoc_sdram_command_issue_we" assigned a value but never read File: /home/tesisvm/Desktop/litexnuevo/litex-boards/litex_boards/targets/build/terasic_de0nano_propio_pl/gateware/terasic_de0nano_propio_pl.v Line: 1316
Warning (10036): Verilog HDL or VHDL warning at terasic_de0nano_propio_pl.v(1317): object "main_basesoc_sdram_command_re" assigned a value but never read File: /home/tesisvm/Desktop/litexnuevo/litex-boards/litex_boards/targets/build/terasic_de0nano_propio_pl/gateware/terasic_de0nano_propio_pl.v Line: 1317
Warning (10036): Verilog HDL or VHDL warning at terasic_de0nano_propio_pl.v(1353): object "main_basesoc_sdram_dfi_p0_rddata_valid" assigned a value but never read File: /home/tesisvm/Desktop/litexnuevo/litex-boards/litex_boards/targets/build/terasic_de0nano_propio_pl/gateware/terasic_de0nano_propio_pl.v Line: 1353
Warning (10036): Verilog HDL or VHDL warning at terasic_de0nano_propio_pl.v(1369): object "main_basesoc_sdram_ext_dfi_p0_rddata" assigned a value but never read File: /home/tesisvm/Desktop/litexnuevo/litex-boards/litex_boards/targets/build/terasic_de0nano_propio_pl/gateware/terasic_de0nano_propio_pl.v Line: 1369
Warning (10036): Verilog HDL or VHDL warning at terasic_de0nano_propio_pl.v(1371): object "main_basesoc_sdram_ext_dfi_p0_rddata_valid" assigned a value but never read File: /home/tesisvm/Desktop/litexnuevo/litex-boards/litex_boards/targets/build/terasic_de0nano_propio_pl/gateware/terasic_de0nano_propio_pl.v Line: 1371
Warning (10036): Verilog HDL or VHDL warning at terasic_de0nano_propio_pl.v(1435): object "main_basesoc_sdram_rddata_re" assigned a value but never read File: /home/tesisvm/Desktop/litexnuevo/litex-boards/litex_boards/targets/build/terasic_de0nano_propio_pl/gateware/terasic_de0nano_propio_pl.v Line: 1435
Warning (10036): Verilog HDL or VHDL warning at terasic_de0nano_propio_pl.v(1437): object "main_basesoc_sdram_rddata_we" assigned a value but never read File: /home/tesisvm/Desktop/litexnuevo/litex-boards/litex_boards/targets/build/terasic_de0nano_propio_pl/gateware/terasic_de0nano_propio_pl.v Line: 1437
Warning (10036): Verilog HDL or VHDL warning at terasic_de0nano_propio_pl.v(1438): object "main_basesoc_sdram_re" assigned a value but never read File: /home/tesisvm/Desktop/litexnuevo/litex-boards/litex_boards/targets/build/terasic_de0nano_propio_pl/gateware/terasic_de0nano_propio_pl.v Line: 1438
Warning (10036): Verilog HDL or VHDL warning at terasic_de0nano_propio_pl.v(1472): object "main_basesoc_sdram_tfawcon_valid" assigned a value but never read File: /home/tesisvm/Desktop/litexnuevo/litex-boards/litex_boards/targets/build/terasic_de0nano_propio_pl/gateware/terasic_de0nano_propio_pl.v Line: 1472
Warning (10036): Verilog HDL or VHDL warning at terasic_de0nano_propio_pl.v(1475): object "main_basesoc_sdram_timer_count0" assigned a value but never read File: /home/tesisvm/Desktop/litexnuevo/litex-boards/litex_boards/targets/build/terasic_de0nano_propio_pl/gateware/terasic_de0nano_propio_pl.v Line: 1475
Warning (10036): Verilog HDL or VHDL warning at terasic_de0nano_propio_pl.v(1481): object "main_basesoc_sdram_trrdcon_valid" assigned a value but never read File: /home/tesisvm/Desktop/litexnuevo/litex-boards/litex_boards/targets/build/terasic_de0nano_propio_pl/gateware/terasic_de0nano_propio_pl.v Line: 1481
Warning (10036): Verilog HDL or VHDL warning at terasic_de0nano_propio_pl.v(1486): object "main_basesoc_sdram_wrdata_re" assigned a value but never read File: /home/tesisvm/Desktop/litexnuevo/litex-boards/litex_boards/targets/build/terasic_de0nano_propio_pl/gateware/terasic_de0nano_propio_pl.v Line: 1486
Warning (10036): Verilog HDL or VHDL warning at terasic_de0nano_propio_pl.v(1493): object "main_basesoc_spimaster_re" assigned a value but never read File: /home/tesisvm/Desktop/litexnuevo/litex-boards/litex_boards/targets/build/terasic_de0nano_propio_pl/gateware/terasic_de0nano_propio_pl.v Line: 1493
Warning (10036): Verilog HDL or VHDL warning at terasic_de0nano_propio_pl.v(1507): object "main_basesoc_spisdcard_cs_re" assigned a value but never read File: /home/tesisvm/Desktop/litexnuevo/litex-boards/litex_boards/targets/build/terasic_de0nano_propio_pl/gateware/terasic_de0nano_propio_pl.v Line: 1507
Warning (10036): Verilog HDL or VHDL warning at terasic_de0nano_propio_pl.v(1515): object "main_basesoc_spisdcard_loopback_re" assigned a value but never read File: /home/tesisvm/Desktop/litexnuevo/litex-boards/litex_boards/targets/build/terasic_de0nano_propio_pl/gateware/terasic_de0nano_propio_pl.v Line: 1515
Warning (10036): Verilog HDL or VHDL warning at terasic_de0nano_propio_pl.v(1520): object "main_basesoc_spisdcard_miso_re" assigned a value but never read File: /home/tesisvm/Desktop/litexnuevo/litex-boards/litex_boards/targets/build/terasic_de0nano_propio_pl/gateware/terasic_de0nano_propio_pl.v Line: 1520
Warning (10036): Verilog HDL or VHDL warning at terasic_de0nano_propio_pl.v(1522): object "main_basesoc_spisdcard_miso_we" assigned a value but never read File: /home/tesisvm/Desktop/litexnuevo/litex-boards/litex_boards/targets/build/terasic_de0nano_propio_pl/gateware/terasic_de0nano_propio_pl.v Line: 1522
Warning (10036): Verilog HDL or VHDL warning at terasic_de0nano_propio_pl.v(1528): object "main_basesoc_spisdcard_mosi_re" assigned a value but never read File: /home/tesisvm/Desktop/litexnuevo/litex-boards/litex_boards/targets/build/terasic_de0nano_propio_pl/gateware/terasic_de0nano_propio_pl.v Line: 1528
Warning (10036): Verilog HDL or VHDL warning at terasic_de0nano_propio_pl.v(1535): object "main_basesoc_spisdcard_status_re" assigned a value but never read File: /home/tesisvm/Desktop/litexnuevo/litex-boards/litex_boards/targets/build/terasic_de0nano_propio_pl/gateware/terasic_de0nano_propio_pl.v Line: 1535
Warning (10036): Verilog HDL or VHDL warning at terasic_de0nano_propio_pl.v(1537): object "main_basesoc_spisdcard_status_we" assigned a value but never read File: /home/tesisvm/Desktop/litexnuevo/litex-boards/litex_boards/targets/build/terasic_de0nano_propio_pl/gateware/terasic_de0nano_propio_pl.v Line: 1537
Warning (10036): Verilog HDL or VHDL warning at terasic_de0nano_propio_pl.v(1547): object "main_basesoc_timer_en_re" assigned a value but never read File: /home/tesisvm/Desktop/litexnuevo/litex-boards/litex_boards/targets/build/terasic_de0nano_propio_pl/gateware/terasic_de0nano_propio_pl.v Line: 1547
Warning (10036): Verilog HDL or VHDL warning at terasic_de0nano_propio_pl.v(1549): object "main_basesoc_timer_enable_re" assigned a value but never read File: /home/tesisvm/Desktop/litexnuevo/litex-boards/litex_boards/targets/build/terasic_de0nano_propio_pl/gateware/terasic_de0nano_propio_pl.v Line: 1549
Warning (10036): Verilog HDL or VHDL warning at terasic_de0nano_propio_pl.v(1553): object "main_basesoc_timer_load_re" assigned a value but never read File: /home/tesisvm/Desktop/litexnuevo/litex-boards/litex_boards/targets/build/terasic_de0nano_propio_pl/gateware/terasic_de0nano_propio_pl.v Line: 1553
Warning (10036): Verilog HDL or VHDL warning at terasic_de0nano_propio_pl.v(1558): object "main_basesoc_timer_pending_we" assigned a value but never read File: /home/tesisvm/Desktop/litexnuevo/litex-boards/litex_boards/targets/build/terasic_de0nano_propio_pl/gateware/terasic_de0nano_propio_pl.v Line: 1558
Warning (10036): Verilog HDL or VHDL warning at terasic_de0nano_propio_pl.v(1559): object "main_basesoc_timer_reload_re" assigned a value but never read File: /home/tesisvm/Desktop/litexnuevo/litex-boards/litex_boards/targets/build/terasic_de0nano_propio_pl/gateware/terasic_de0nano_propio_pl.v Line: 1559
Warning (10036): Verilog HDL or VHDL warning at terasic_de0nano_propio_pl.v(1561): object "main_basesoc_timer_status_re" assigned a value but never read File: /home/tesisvm/Desktop/litexnuevo/litex-boards/litex_boards/targets/build/terasic_de0nano_propio_pl/gateware/terasic_de0nano_propio_pl.v Line: 1561
Warning (10036): Verilog HDL or VHDL warning at terasic_de0nano_propio_pl.v(1563): object "main_basesoc_timer_status_we" assigned a value but never read File: /home/tesisvm/Desktop/litexnuevo/litex-boards/litex_boards/targets/build/terasic_de0nano_propio_pl/gateware/terasic_de0nano_propio_pl.v Line: 1563
Warning (10036): Verilog HDL or VHDL warning at terasic_de0nano_propio_pl.v(1567): object "main_basesoc_timer_value_re" assigned a value but never read File: /home/tesisvm/Desktop/litexnuevo/litex-boards/litex_boards/targets/build/terasic_de0nano_propio_pl/gateware/terasic_de0nano_propio_pl.v Line: 1567
Warning (10036): Verilog HDL or VHDL warning at terasic_de0nano_propio_pl.v(1569): object "main_basesoc_timer_value_we" assigned a value but never read File: /home/tesisvm/Desktop/litexnuevo/litex-boards/litex_boards/targets/build/terasic_de0nano_propio_pl/gateware/terasic_de0nano_propio_pl.v Line: 1569
Warning (10036): Verilog HDL or VHDL warning at terasic_de0nano_propio_pl.v(1572): object "main_basesoc_timer_zero2" assigned a value but never read File: /home/tesisvm/Desktop/litexnuevo/litex-boards/litex_boards/targets/build/terasic_de0nano_propio_pl/gateware/terasic_de0nano_propio_pl.v Line: 1572
Warning (10036): Verilog HDL or VHDL warning at terasic_de0nano_propio_pl.v(1586): object "main_basesoc_tx_sink_first" assigned a value but never read File: /home/tesisvm/Desktop/litexnuevo/litex-boards/litex_boards/targets/build/terasic_de0nano_propio_pl/gateware/terasic_de0nano_propio_pl.v Line: 1586
Warning (10036): Verilog HDL or VHDL warning at terasic_de0nano_propio_pl.v(1587): object "main_basesoc_tx_sink_last" assigned a value but never read File: /home/tesisvm/Desktop/litexnuevo/litex-boards/litex_boards/targets/build/terasic_de0nano_propio_pl/gateware/terasic_de0nano_propio_pl.v Line: 1587
Warning (10036): Verilog HDL or VHDL warning at terasic_de0nano_propio_pl.v(1592): object "main_basesoc_uart_enable_re" assigned a value but never read File: /home/tesisvm/Desktop/litexnuevo/litex-boards/litex_boards/targets/build/terasic_de0nano_propio_pl/gateware/terasic_de0nano_propio_pl.v Line: 1592
Warning (10036): Verilog HDL or VHDL warning at terasic_de0nano_propio_pl.v(1598): object "main_basesoc_uart_pending_we" assigned a value but never read File: /home/tesisvm/Desktop/litexnuevo/litex-boards/litex_boards/targets/build/terasic_de0nano_propio_pl/gateware/terasic_de0nano_propio_pl.v Line: 1598
Warning (10036): Verilog HDL or VHDL warning at terasic_de0nano_propio_pl.v(1601): object "main_basesoc_uart_rx2" assigned a value but never read File: /home/tesisvm/Desktop/litexnuevo/litex-boards/litex_boards/targets/build/terasic_de0nano_propio_pl/gateware/terasic_de0nano_propio_pl.v Line: 1601
Warning (10036): Verilog HDL or VHDL warning at terasic_de0nano_propio_pl.v(1612): object "main_basesoc_uart_rx_fifo_level1" assigned a value but never read File: /home/tesisvm/Desktop/litexnuevo/litex-boards/litex_boards/targets/build/terasic_de0nano_propio_pl/gateware/terasic_de0nano_propio_pl.v Line: 1612
Warning (10036): Verilog HDL or VHDL warning at terasic_de0nano_propio_pl.v(1625): object "main_basesoc_uart_rx_fifo_source_first" assigned a value but never read File: /home/tesisvm/Desktop/litexnuevo/litex-boards/litex_boards/targets/build/terasic_de0nano_propio_pl/gateware/terasic_de0nano_propio_pl.v Line: 1625
Warning (10036): Verilog HDL or VHDL warning at terasic_de0nano_propio_pl.v(1626): object "main_basesoc_uart_rx_fifo_source_last" assigned a value but never read File: /home/tesisvm/Desktop/litexnuevo/litex-boards/litex_boards/targets/build/terasic_de0nano_propio_pl/gateware/terasic_de0nano_propio_pl.v Line: 1626
Warning (10036): Verilog HDL or VHDL warning at terasic_de0nano_propio_pl.v(1637): object "main_basesoc_uart_rx_fifo_wrport_dat_r" assigned a value but never read File: /home/tesisvm/Desktop/litexnuevo/litex-boards/litex_boards/targets/build/terasic_de0nano_propio_pl/gateware/terasic_de0nano_propio_pl.v Line: 1637
Warning (10036): Verilog HDL or VHDL warning at terasic_de0nano_propio_pl.v(1643): object "main_basesoc_uart_rxempty_re" assigned a value but never read File: /home/tesisvm/Desktop/litexnuevo/litex-boards/litex_boards/targets/build/terasic_de0nano_propio_pl/gateware/terasic_de0nano_propio_pl.v Line: 1643
Warning (10036): Verilog HDL or VHDL warning at terasic_de0nano_propio_pl.v(1645): object "main_basesoc_uart_rxempty_we" assigned a value but never read File: /home/tesisvm/Desktop/litexnuevo/litex-boards/litex_boards/targets/build/terasic_de0nano_propio_pl/gateware/terasic_de0nano_propio_pl.v Line: 1645
Warning (10036): Verilog HDL or VHDL warning at terasic_de0nano_propio_pl.v(1646): object "main_basesoc_uart_rxfull_re" assigned a value but never read File: /home/tesisvm/Desktop/litexnuevo/litex-boards/litex_boards/targets/build/terasic_de0nano_propio_pl/gateware/terasic_de0nano_propio_pl.v Line: 1646
Warning (10036): Verilog HDL or VHDL warning at terasic_de0nano_propio_pl.v(1648): object "main_basesoc_uart_rxfull_we" assigned a value but never read File: /home/tesisvm/Desktop/litexnuevo/litex-boards/litex_boards/targets/build/terasic_de0nano_propio_pl/gateware/terasic_de0nano_propio_pl.v Line: 1648
Warning (10036): Verilog HDL or VHDL warning at terasic_de0nano_propio_pl.v(1652): object "main_basesoc_uart_rxtx_we" assigned a value but never read File: /home/tesisvm/Desktop/litexnuevo/litex-boards/litex_boards/targets/build/terasic_de0nano_propio_pl/gateware/terasic_de0nano_propio_pl.v Line: 1652
Warning (10036): Verilog HDL or VHDL warning at terasic_de0nano_propio_pl.v(1653): object "main_basesoc_uart_status_re" assigned a value but never read File: /home/tesisvm/Desktop/litexnuevo/litex-boards/litex_boards/targets/build/terasic_de0nano_propio_pl/gateware/terasic_de0nano_propio_pl.v Line: 1653
Warning (10036): Verilog HDL or VHDL warning at terasic_de0nano_propio_pl.v(1655): object "main_basesoc_uart_status_we" assigned a value but never read File: /home/tesisvm/Desktop/litexnuevo/litex-boards/litex_boards/targets/build/terasic_de0nano_propio_pl/gateware/terasic_de0nano_propio_pl.v Line: 1655
Warning (10036): Verilog HDL or VHDL warning at terasic_de0nano_propio_pl.v(1658): object "main_basesoc_uart_tx2" assigned a value but never read File: /home/tesisvm/Desktop/litexnuevo/litex-boards/litex_boards/targets/build/terasic_de0nano_propio_pl/gateware/terasic_de0nano_propio_pl.v Line: 1658
Warning (10036): Verilog HDL or VHDL warning at terasic_de0nano_propio_pl.v(1659): object "main_basesoc_uart_tx_clear" assigned a value but never read File: /home/tesisvm/Desktop/litexnuevo/litex-boards/litex_boards/targets/build/terasic_de0nano_propio_pl/gateware/terasic_de0nano_propio_pl.v Line: 1659
Warning (10036): Verilog HDL or VHDL warning at terasic_de0nano_propio_pl.v(1669): object "main_basesoc_uart_tx_fifo_level1" assigned a value but never read File: /home/tesisvm/Desktop/litexnuevo/litex-boards/litex_boards/targets/build/terasic_de0nano_propio_pl/gateware/terasic_de0nano_propio_pl.v Line: 1669
Warning (10036): Verilog HDL or VHDL warning at terasic_de0nano_propio_pl.v(1694): object "main_basesoc_uart_tx_fifo_wrport_dat_r" assigned a value but never read File: /home/tesisvm/Desktop/litexnuevo/litex-boards/litex_boards/targets/build/terasic_de0nano_propio_pl/gateware/terasic_de0nano_propio_pl.v Line: 1694
Warning (10036): Verilog HDL or VHDL warning at terasic_de0nano_propio_pl.v(1700): object "main_basesoc_uart_txempty_re" assigned a value but never read File: /home/tesisvm/Desktop/litexnuevo/litex-boards/litex_boards/targets/build/terasic_de0nano_propio_pl/gateware/terasic_de0nano_propio_pl.v Line: 1700
Warning (10036): Verilog HDL or VHDL warning at terasic_de0nano_propio_pl.v(1702): object "main_basesoc_uart_txempty_we" assigned a value but never read File: /home/tesisvm/Desktop/litexnuevo/litex-boards/litex_boards/targets/build/terasic_de0nano_propio_pl/gateware/terasic_de0nano_propio_pl.v Line: 1702
Warning (10036): Verilog HDL or VHDL warning at terasic_de0nano_propio_pl.v(1703): object "main_basesoc_uart_txfull_re" assigned a value but never read File: /home/tesisvm/Desktop/litexnuevo/litex-boards/litex_boards/targets/build/terasic_de0nano_propio_pl/gateware/terasic_de0nano_propio_pl.v Line: 1703
Warning (10036): Verilog HDL or VHDL warning at terasic_de0nano_propio_pl.v(1705): object "main_basesoc_uart_txfull_we" assigned a value but never read File: /home/tesisvm/Desktop/litexnuevo/litex-boards/litex_boards/targets/build/terasic_de0nano_propio_pl/gateware/terasic_de0nano_propio_pl.v Line: 1705
Warning (10036): Verilog HDL or VHDL warning at terasic_de0nano_propio_pl.v(1719): object "main_basesoc_wb_sdram_bte" assigned a value but never read File: /home/tesisvm/Desktop/litexnuevo/litex-boards/litex_boards/targets/build/terasic_de0nano_propio_pl/gateware/terasic_de0nano_propio_pl.v Line: 1719
Warning (10036): Verilog HDL or VHDL warning at terasic_de0nano_propio_pl.v(1720): object "main_basesoc_wb_sdram_cti" assigned a value but never read File: /home/tesisvm/Desktop/litexnuevo/litex-boards/litex_boards/targets/build/terasic_de0nano_propio_pl/gateware/terasic_de0nano_propio_pl.v Line: 1720
Warning (10036): Verilog HDL or VHDL warning at terasic_de0nano_propio_pl.v(1737): object "main_basesoc_wishbone_bridge_cmd_last" assigned a value but never read File: /home/tesisvm/Desktop/litexnuevo/litex-boards/litex_boards/targets/build/terasic_de0nano_propio_pl/gateware/terasic_de0nano_propio_pl.v Line: 1737
Warning (10036): Verilog HDL or VHDL warning at terasic_de0nano_propio_pl.v(1745): object "main_basesoc_wishbone_bridge_flush" assigned a value but never read File: /home/tesisvm/Desktop/litexnuevo/litex-boards/litex_boards/targets/build/terasic_de0nano_propio_pl/gateware/terasic_de0nano_propio_pl.v Line: 1745
Warning (10036): Verilog HDL or VHDL warning at terasic_de0nano_propio_pl.v(1757): object "main_basesoc_wishbone_bridge_rdata_converter_converter_source_payload_valid_token_count" assigned a value but never read File: /home/tesisvm/Desktop/litexnuevo/litex-boards/litex_boards/targets/build/terasic_de0nano_propio_pl/gateware/terasic_de0nano_propio_pl.v Line: 1757
Warning (10036): Verilog HDL or VHDL warning at terasic_de0nano_propio_pl.v(1776): object "main_basesoc_wishbone_bridge_rdata_first" assigned a value but never read File: /home/tesisvm/Desktop/litexnuevo/litex-boards/litex_boards/targets/build/terasic_de0nano_propio_pl/gateware/terasic_de0nano_propio_pl.v Line: 1776
Warning (10036): Verilog HDL or VHDL warning at terasic_de0nano_propio_pl.v(1777): object "main_basesoc_wishbone_bridge_rdata_last" assigned a value but never read File: /home/tesisvm/Desktop/litexnuevo/litex-boards/litex_boards/targets/build/terasic_de0nano_propio_pl/gateware/terasic_de0nano_propio_pl.v Line: 1777
Warning (10036): Verilog HDL or VHDL warning at terasic_de0nano_propio_pl.v(1792): object "main_basesoc_wishbone_bridge_wdata_converter_converter_source_payload_valid_token_count" assigned a value but never read File: /home/tesisvm/Desktop/litexnuevo/litex-boards/litex_boards/targets/build/terasic_de0nano_propio_pl/gateware/terasic_de0nano_propio_pl.v Line: 1792
Warning (10036): Verilog HDL or VHDL warning at terasic_de0nano_propio_pl.v(1818): object "main_basesoc_word_clr" assigned a value but never read File: /home/tesisvm/Desktop/litexnuevo/litex-boards/litex_boards/targets/build/terasic_de0nano_propio_pl/gateware/terasic_de0nano_propio_pl.v Line: 1818
Warning (10036): Verilog HDL or VHDL warning at terasic_de0nano_propio_pl.v(1819): object "main_basesoc_word_inc" assigned a value but never read File: /home/tesisvm/Desktop/litexnuevo/litex-boards/litex_boards/targets/build/terasic_de0nano_propio_pl/gateware/terasic_de0nano_propio_pl.v Line: 1819
Warning (10036): Verilog HDL or VHDL warning at terasic_de0nano_propio_pl.v(1829): object "main_dfi_p0_act_n" assigned a value but never read File: /home/tesisvm/Desktop/litexnuevo/litex-boards/litex_boards/targets/build/terasic_de0nano_propio_pl/gateware/terasic_de0nano_propio_pl.v Line: 1829
Warning (10036): Verilog HDL or VHDL warning at terasic_de0nano_propio_pl.v(1835): object "main_dfi_p0_odt" assigned a value but never read File: /home/tesisvm/Desktop/litexnuevo/litex-boards/litex_boards/targets/build/terasic_de0nano_propio_pl/gateware/terasic_de0nano_propio_pl.v Line: 1835
Warning (10036): Verilog HDL or VHDL warning at terasic_de0nano_propio_pl.v(1840): object "main_dfi_p0_reset_n" assigned a value but never read File: /home/tesisvm/Desktop/litexnuevo/litex-boards/litex_boards/targets/build/terasic_de0nano_propio_pl/gateware/terasic_de0nano_propio_pl.v Line: 1840
Warning (10036): Verilog HDL or VHDL warning at terasic_de0nano_propio_pl.v(1853): object "sdrio_clk_1" assigned a value but never read File: /home/tesisvm/Desktop/litexnuevo/litex-boards/litex_boards/targets/build/terasic_de0nano_propio_pl/gateware/terasic_de0nano_propio_pl.v Line: 1853
Warning (10036): Verilog HDL or VHDL warning at terasic_de0nano_propio_pl.v(1854): object "sdrio_clk_10" assigned a value but never read File: /home/tesisvm/Desktop/litexnuevo/litex-boards/litex_boards/targets/build/terasic_de0nano_propio_pl/gateware/terasic_de0nano_propio_pl.v Line: 1854
Warning (10036): Verilog HDL or VHDL warning at terasic_de0nano_propio_pl.v(1855): object "sdrio_clk_11" assigned a value but never read File: /home/tesisvm/Desktop/litexnuevo/litex-boards/litex_boards/targets/build/terasic_de0nano_propio_pl/gateware/terasic_de0nano_propio_pl.v Line: 1855
Warning (10036): Verilog HDL or VHDL warning at terasic_de0nano_propio_pl.v(1856): object "sdrio_clk_12" assigned a value but never read File: /home/tesisvm/Desktop/litexnuevo/litex-boards/litex_boards/targets/build/terasic_de0nano_propio_pl/gateware/terasic_de0nano_propio_pl.v Line: 1856
Warning (10036): Verilog HDL or VHDL warning at terasic_de0nano_propio_pl.v(1857): object "sdrio_clk_13" assigned a value but never read File: /home/tesisvm/Desktop/litexnuevo/litex-boards/litex_boards/targets/build/terasic_de0nano_propio_pl/gateware/terasic_de0nano_propio_pl.v Line: 1857
Warning (10036): Verilog HDL or VHDL warning at terasic_de0nano_propio_pl.v(1858): object "sdrio_clk_14" assigned a value but never read File: /home/tesisvm/Desktop/litexnuevo/litex-boards/litex_boards/targets/build/terasic_de0nano_propio_pl/gateware/terasic_de0nano_propio_pl.v Line: 1858
Warning (10036): Verilog HDL or VHDL warning at terasic_de0nano_propio_pl.v(1859): object "sdrio_clk_15" assigned a value but never read File: /home/tesisvm/Desktop/litexnuevo/litex-boards/litex_boards/targets/build/terasic_de0nano_propio_pl/gateware/terasic_de0nano_propio_pl.v Line: 1859
Warning (10036): Verilog HDL or VHDL warning at terasic_de0nano_propio_pl.v(1860): object "sdrio_clk_2" assigned a value but never read File: /home/tesisvm/Desktop/litexnuevo/litex-boards/litex_boards/targets/build/terasic_de0nano_propio_pl/gateware/terasic_de0nano_propio_pl.v Line: 1860
Warning (10036): Verilog HDL or VHDL warning at terasic_de0nano_propio_pl.v(1861): object "sdrio_clk_3" assigned a value but never read File: /home/tesisvm/Desktop/litexnuevo/litex-boards/litex_boards/targets/build/terasic_de0nano_propio_pl/gateware/terasic_de0nano_propio_pl.v Line: 1861
Warning (10036): Verilog HDL or VHDL warning at terasic_de0nano_propio_pl.v(1862): object "sdrio_clk_4" assigned a value but never read File: /home/tesisvm/Desktop/litexnuevo/litex-boards/litex_boards/targets/build/terasic_de0nano_propio_pl/gateware/terasic_de0nano_propio_pl.v Line: 1862
Warning (10036): Verilog HDL or VHDL warning at terasic_de0nano_propio_pl.v(1863): object "sdrio_clk_5" assigned a value but never read File: /home/tesisvm/Desktop/litexnuevo/litex-boards/litex_boards/targets/build/terasic_de0nano_propio_pl/gateware/terasic_de0nano_propio_pl.v Line: 1863
Warning (10036): Verilog HDL or VHDL warning at terasic_de0nano_propio_pl.v(1864): object "sdrio_clk_6" assigned a value but never read File: /home/tesisvm/Desktop/litexnuevo/litex-boards/litex_boards/targets/build/terasic_de0nano_propio_pl/gateware/terasic_de0nano_propio_pl.v Line: 1864
Warning (10036): Verilog HDL or VHDL warning at terasic_de0nano_propio_pl.v(1865): object "sdrio_clk_7" assigned a value but never read File: /home/tesisvm/Desktop/litexnuevo/litex-boards/litex_boards/targets/build/terasic_de0nano_propio_pl/gateware/terasic_de0nano_propio_pl.v Line: 1865
Warning (10036): Verilog HDL or VHDL warning at terasic_de0nano_propio_pl.v(1866): object "sdrio_clk_8" assigned a value but never read File: /home/tesisvm/Desktop/litexnuevo/litex-boards/litex_boards/targets/build/terasic_de0nano_propio_pl/gateware/terasic_de0nano_propio_pl.v Line: 1866
Warning (10036): Verilog HDL or VHDL warning at terasic_de0nano_propio_pl.v(1867): object "sdrio_clk_9" assigned a value but never read File: /home/tesisvm/Desktop/litexnuevo/litex-boards/litex_boards/targets/build/terasic_de0nano_propio_pl/gateware/terasic_de0nano_propio_pl.v Line: 1867
Warning (10858): Verilog HDL warning at terasic_de0nano_propio_pl.v(6764): object rom_grain0 used but never assigned File: /home/tesisvm/Desktop/litexnuevo/litex-boards/litex_boards/targets/build/terasic_de0nano_propio_pl/gateware/terasic_de0nano_propio_pl.v Line: 6764
Warning (10858): Verilog HDL warning at terasic_de0nano_propio_pl.v(6776): object rom_grain1 used but never assigned File: /home/tesisvm/Desktop/litexnuevo/litex-boards/litex_boards/targets/build/terasic_de0nano_propio_pl/gateware/terasic_de0nano_propio_pl.v Line: 6776
Warning (10858): Verilog HDL warning at terasic_de0nano_propio_pl.v(6788): object rom_grain2 used but never assigned File: /home/tesisvm/Desktop/litexnuevo/litex-boards/litex_boards/targets/build/terasic_de0nano_propio_pl/gateware/terasic_de0nano_propio_pl.v Line: 6788
Warning (10858): Verilog HDL warning at terasic_de0nano_propio_pl.v(6800): object rom_grain3 used but never assigned File: /home/tesisvm/Desktop/litexnuevo/litex-boards/litex_boards/targets/build/terasic_de0nano_propio_pl/gateware/terasic_de0nano_propio_pl.v Line: 6800
Warning (10230): Verilog HDL assignment warning at terasic_de0nano_propio_pl.v(1944): truncated value with size 30 to match size of target (16) File: /home/tesisvm/Desktop/litexnuevo/litex-boards/litex_boards/targets/build/terasic_de0nano_propio_pl/gateware/terasic_de0nano_propio_pl.v Line: 1944
Warning (10230): Verilog HDL assignment warning at terasic_de0nano_propio_pl.v(1951): truncated value with size 30 to match size of target (16) File: /home/tesisvm/Desktop/litexnuevo/litex-boards/litex_boards/targets/build/terasic_de0nano_propio_pl/gateware/terasic_de0nano_propio_pl.v Line: 1951
Warning (10230): Verilog HDL assignment warning at terasic_de0nano_propio_pl.v(2318): truncated value with size 2 to match size of target (1) File: /home/tesisvm/Desktop/litexnuevo/litex-boards/litex_boards/targets/build/terasic_de0nano_propio_pl/gateware/terasic_de0nano_propio_pl.v Line: 2318
Info (10264): Verilog HDL Case Statement information at terasic_de0nano_propio_pl.v(2384): all case item expressions in this case statement are onehot File: /home/tesisvm/Desktop/litexnuevo/litex-boards/litex_boards/targets/build/terasic_de0nano_propio_pl/gateware/terasic_de0nano_propio_pl.v Line: 2384
Info (10264): Verilog HDL Case Statement information at terasic_de0nano_propio_pl.v(2500): all case item expressions in this case statement are onehot File: /home/tesisvm/Desktop/litexnuevo/litex-boards/litex_boards/targets/build/terasic_de0nano_propio_pl/gateware/terasic_de0nano_propio_pl.v Line: 2500
Info (10264): Verilog HDL Case Statement information at terasic_de0nano_propio_pl.v(2663): all case item expressions in this case statement are onehot File: /home/tesisvm/Desktop/litexnuevo/litex-boards/litex_boards/targets/build/terasic_de0nano_propio_pl/gateware/terasic_de0nano_propio_pl.v Line: 2663
Info (10264): Verilog HDL Case Statement information at terasic_de0nano_propio_pl.v(2826): all case item expressions in this case statement are onehot File: /home/tesisvm/Desktop/litexnuevo/litex-boards/litex_boards/targets/build/terasic_de0nano_propio_pl/gateware/terasic_de0nano_propio_pl.v Line: 2826
Info (10264): Verilog HDL Case Statement information at terasic_de0nano_propio_pl.v(2989): all case item expressions in this case statement are onehot File: /home/tesisvm/Desktop/litexnuevo/litex-boards/litex_boards/targets/build/terasic_de0nano_propio_pl/gateware/terasic_de0nano_propio_pl.v Line: 2989
Info (10264): Verilog HDL Case Statement information at terasic_de0nano_propio_pl.v(3197): all case item expressions in this case statement are onehot File: /home/tesisvm/Desktop/litexnuevo/litex-boards/litex_boards/targets/build/terasic_de0nano_propio_pl/gateware/terasic_de0nano_propio_pl.v Line: 3197
Warning (10230): Verilog HDL assignment warning at terasic_de0nano_propio_pl.v(3349): truncated value with size 30 to match size of target (28) File: /home/tesisvm/Desktop/litexnuevo/litex-boards/litex_boards/targets/build/terasic_de0nano_propio_pl/gateware/terasic_de0nano_propio_pl.v Line: 3349
Info (10264): Verilog HDL Case Statement information at terasic_de0nano_propio_pl.v(3362): all case item expressions in this case statement are onehot File: /home/tesisvm/Desktop/litexnuevo/litex-boards/litex_boards/targets/build/terasic_de0nano_propio_pl/gateware/terasic_de0nano_propio_pl.v Line: 3362
Warning (10230): Verilog HDL assignment warning at terasic_de0nano_propio_pl.v(3416): truncated value with size 28 to match size of target (21) File: /home/tesisvm/Desktop/litexnuevo/litex-boards/litex_boards/targets/build/terasic_de0nano_propio_pl/gateware/terasic_de0nano_propio_pl.v Line: 3416
Info (10264): Verilog HDL Case Statement information at terasic_de0nano_propio_pl.v(3600): all case item expressions in this case statement are onehot File: /home/tesisvm/Desktop/litexnuevo/litex-boards/litex_boards/targets/build/terasic_de0nano_propio_pl/gateware/terasic_de0nano_propio_pl.v Line: 3600
Info (10264): Verilog HDL Case Statement information at terasic_de0nano_propio_pl.v(3666): all case item expressions in this case statement are onehot File: /home/tesisvm/Desktop/litexnuevo/litex-boards/litex_boards/targets/build/terasic_de0nano_propio_pl/gateware/terasic_de0nano_propio_pl.v Line: 3666
Warning (10230): Verilog HDL assignment warning at terasic_de0nano_propio_pl.v(3782): truncated value with size 30 to match size of target (14) File: /home/tesisvm/Desktop/litexnuevo/litex-boards/litex_boards/targets/build/terasic_de0nano_propio_pl/gateware/terasic_de0nano_propio_pl.v Line: 3782
Info (10264): Verilog HDL Case Statement information at terasic_de0nano_propio_pl.v(3763): all case item expressions in this case statement are onehot File: /home/tesisvm/Desktop/litexnuevo/litex-boards/litex_boards/targets/build/terasic_de0nano_propio_pl/gateware/terasic_de0nano_propio_pl.v Line: 3763
Info (10264): Verilog HDL Case Statement information at terasic_de0nano_propio_pl.v(4380): all case item expressions in this case statement are onehot File: /home/tesisvm/Desktop/litexnuevo/litex-boards/litex_boards/targets/build/terasic_de0nano_propio_pl/gateware/terasic_de0nano_propio_pl.v Line: 4380
Info (10264): Verilog HDL Case Statement information at terasic_de0nano_propio_pl.v(4397): all case item expressions in this case statement are onehot File: /home/tesisvm/Desktop/litexnuevo/litex-boards/litex_boards/targets/build/terasic_de0nano_propio_pl/gateware/terasic_de0nano_propio_pl.v Line: 4397
Info (10264): Verilog HDL Case Statement information at terasic_de0nano_propio_pl.v(4414): all case item expressions in this case statement are onehot File: /home/tesisvm/Desktop/litexnuevo/litex-boards/litex_boards/targets/build/terasic_de0nano_propio_pl/gateware/terasic_de0nano_propio_pl.v Line: 4414
Info (10264): Verilog HDL Case Statement information at terasic_de0nano_propio_pl.v(4431): all case item expressions in this case statement are onehot File: /home/tesisvm/Desktop/litexnuevo/litex-boards/litex_boards/targets/build/terasic_de0nano_propio_pl/gateware/terasic_de0nano_propio_pl.v Line: 4431
Info (10264): Verilog HDL Case Statement information at terasic_de0nano_propio_pl.v(4448): all case item expressions in this case statement are onehot File: /home/tesisvm/Desktop/litexnuevo/litex-boards/litex_boards/targets/build/terasic_de0nano_propio_pl/gateware/terasic_de0nano_propio_pl.v Line: 4448
Info (10264): Verilog HDL Case Statement information at terasic_de0nano_propio_pl.v(4465): all case item expressions in this case statement are onehot File: /home/tesisvm/Desktop/litexnuevo/litex-boards/litex_boards/targets/build/terasic_de0nano_propio_pl/gateware/terasic_de0nano_propio_pl.v Line: 4465
Info (10264): Verilog HDL Case Statement information at terasic_de0nano_propio_pl.v(4482): all case item expressions in this case statement are onehot File: /home/tesisvm/Desktop/litexnuevo/litex-boards/litex_boards/targets/build/terasic_de0nano_propio_pl/gateware/terasic_de0nano_propio_pl.v Line: 4482
Info (10264): Verilog HDL Case Statement information at terasic_de0nano_propio_pl.v(4499): all case item expressions in this case statement are onehot File: /home/tesisvm/Desktop/litexnuevo/litex-boards/litex_boards/targets/build/terasic_de0nano_propio_pl/gateware/terasic_de0nano_propio_pl.v Line: 4499
Info (10264): Verilog HDL Case Statement information at terasic_de0nano_propio_pl.v(4516): all case item expressions in this case statement are onehot File: /home/tesisvm/Desktop/litexnuevo/litex-boards/litex_boards/targets/build/terasic_de0nano_propio_pl/gateware/terasic_de0nano_propio_pl.v Line: 4516
Info (10264): Verilog HDL Case Statement information at terasic_de0nano_propio_pl.v(4533): all case item expressions in this case statement are onehot File: /home/tesisvm/Desktop/litexnuevo/litex-boards/litex_boards/targets/build/terasic_de0nano_propio_pl/gateware/terasic_de0nano_propio_pl.v Line: 4533
Info (10264): Verilog HDL Case Statement information at terasic_de0nano_propio_pl.v(4550): all case item expressions in this case statement are onehot File: /home/tesisvm/Desktop/litexnuevo/litex-boards/litex_boards/targets/build/terasic_de0nano_propio_pl/gateware/terasic_de0nano_propio_pl.v Line: 4550
Info (10264): Verilog HDL Case Statement information at terasic_de0nano_propio_pl.v(4567): all case item expressions in this case statement are onehot File: /home/tesisvm/Desktop/litexnuevo/litex-boards/litex_boards/targets/build/terasic_de0nano_propio_pl/gateware/terasic_de0nano_propio_pl.v Line: 4567
Info (10264): Verilog HDL Case Statement information at terasic_de0nano_propio_pl.v(4584): all case item expressions in this case statement are onehot File: /home/tesisvm/Desktop/litexnuevo/litex-boards/litex_boards/targets/build/terasic_de0nano_propio_pl/gateware/terasic_de0nano_propio_pl.v Line: 4584
Info (10264): Verilog HDL Case Statement information at terasic_de0nano_propio_pl.v(4601): all case item expressions in this case statement are onehot File: /home/tesisvm/Desktop/litexnuevo/litex-boards/litex_boards/targets/build/terasic_de0nano_propio_pl/gateware/terasic_de0nano_propio_pl.v Line: 4601
Info (10264): Verilog HDL Case Statement information at terasic_de0nano_propio_pl.v(4618): all case item expressions in this case statement are onehot File: /home/tesisvm/Desktop/litexnuevo/litex-boards/litex_boards/targets/build/terasic_de0nano_propio_pl/gateware/terasic_de0nano_propio_pl.v Line: 4618
Info (10264): Verilog HDL Case Statement information at terasic_de0nano_propio_pl.v(4635): all case item expressions in this case statement are onehot File: /home/tesisvm/Desktop/litexnuevo/litex-boards/litex_boards/targets/build/terasic_de0nano_propio_pl/gateware/terasic_de0nano_propio_pl.v Line: 4635
Info (10264): Verilog HDL Case Statement information at terasic_de0nano_propio_pl.v(4652): all case item expressions in this case statement are onehot File: /home/tesisvm/Desktop/litexnuevo/litex-boards/litex_boards/targets/build/terasic_de0nano_propio_pl/gateware/terasic_de0nano_propio_pl.v Line: 4652
Info (10264): Verilog HDL Case Statement information at terasic_de0nano_propio_pl.v(4669): all case item expressions in this case statement are onehot File: /home/tesisvm/Desktop/litexnuevo/litex-boards/litex_boards/targets/build/terasic_de0nano_propio_pl/gateware/terasic_de0nano_propio_pl.v Line: 4669
Info (10264): Verilog HDL Case Statement information at terasic_de0nano_propio_pl.v(4782): all case item expressions in this case statement are onehot File: /home/tesisvm/Desktop/litexnuevo/litex-boards/litex_boards/targets/build/terasic_de0nano_propio_pl/gateware/terasic_de0nano_propio_pl.v Line: 4782
Info (10264): Verilog HDL Case Statement information at terasic_de0nano_propio_pl.v(4799): all case item expressions in this case statement are onehot File: /home/tesisvm/Desktop/litexnuevo/litex-boards/litex_boards/targets/build/terasic_de0nano_propio_pl/gateware/terasic_de0nano_propio_pl.v Line: 4799
Info (10264): Verilog HDL Case Statement information at terasic_de0nano_propio_pl.v(4816): all case item expressions in this case statement are onehot File: /home/tesisvm/Desktop/litexnuevo/litex-boards/litex_boards/targets/build/terasic_de0nano_propio_pl/gateware/terasic_de0nano_propio_pl.v Line: 4816
Info (10264): Verilog HDL Case Statement information at terasic_de0nano_propio_pl.v(4833): all case item expressions in this case statement are onehot File: /home/tesisvm/Desktop/litexnuevo/litex-boards/litex_boards/targets/build/terasic_de0nano_propio_pl/gateware/terasic_de0nano_propio_pl.v Line: 4833
Info (10264): Verilog HDL Case Statement information at terasic_de0nano_propio_pl.v(4850): all case item expressions in this case statement are onehot File: /home/tesisvm/Desktop/litexnuevo/litex-boards/litex_boards/targets/build/terasic_de0nano_propio_pl/gateware/terasic_de0nano_propio_pl.v Line: 4850
Info (10264): Verilog HDL Case Statement information at terasic_de0nano_propio_pl.v(4867): all case item expressions in this case statement are onehot File: /home/tesisvm/Desktop/litexnuevo/litex-boards/litex_boards/targets/build/terasic_de0nano_propio_pl/gateware/terasic_de0nano_propio_pl.v Line: 4867
Info (10264): Verilog HDL Case Statement information at terasic_de0nano_propio_pl.v(4884): all case item expressions in this case statement are onehot File: /home/tesisvm/Desktop/litexnuevo/litex-boards/litex_boards/targets/build/terasic_de0nano_propio_pl/gateware/terasic_de0nano_propio_pl.v Line: 4884
Warning (10230): Verilog HDL assignment warning at terasic_de0nano_propio_pl.v(5097): truncated value with size 4 to match size of target (3) File: /home/tesisvm/Desktop/litexnuevo/litex-boards/litex_boards/targets/build/terasic_de0nano_propio_pl/gateware/terasic_de0nano_propio_pl.v Line: 5097
Warning (10230): Verilog HDL assignment warning at terasic_de0nano_propio_pl.v(5598): truncated value with size 9 to match size of target (8) File: /home/tesisvm/Desktop/litexnuevo/litex-boards/litex_boards/targets/build/terasic_de0nano_propio_pl/gateware/terasic_de0nano_propio_pl.v Line: 5598
Warning (10230): Verilog HDL assignment warning at terasic_de0nano_propio_pl.v(5633): truncated value with size 9 to match size of target (8) File: /home/tesisvm/Desktop/litexnuevo/litex-boards/litex_boards/targets/build/terasic_de0nano_propio_pl/gateware/terasic_de0nano_propio_pl.v Line: 5633
Warning (10230): Verilog HDL assignment warning at terasic_de0nano_propio_pl.v(5635): truncated value with size 9 to match size of target (8) File: /home/tesisvm/Desktop/litexnuevo/litex-boards/litex_boards/targets/build/terasic_de0nano_propio_pl/gateware/terasic_de0nano_propio_pl.v Line: 5635
Warning (10230): Verilog HDL assignment warning at terasic_de0nano_propio_pl.v(5671): truncated value with size 32 to match size of target (31) File: /home/tesisvm/Desktop/litexnuevo/litex-boards/litex_boards/targets/build/terasic_de0nano_propio_pl/gateware/terasic_de0nano_propio_pl.v Line: 5671
Warning (10230): Verilog HDL assignment warning at terasic_de0nano_propio_pl.v(5674): truncated value with size 32 to match size of target (31) File: /home/tesisvm/Desktop/litexnuevo/litex-boards/litex_boards/targets/build/terasic_de0nano_propio_pl/gateware/terasic_de0nano_propio_pl.v Line: 5674
Warning (10199): Verilog HDL Case Statement warning at terasic_de0nano_propio_pl.v(5699): case item expression never matches the case expression File: /home/tesisvm/Desktop/litexnuevo/litex-boards/litex_boards/targets/build/terasic_de0nano_propio_pl/gateware/terasic_de0nano_propio_pl.v Line: 5699
Warning (10199): Verilog HDL Case Statement warning at terasic_de0nano_propio_pl.v(5702): case item expression never matches the case expression File: /home/tesisvm/Desktop/litexnuevo/litex-boards/litex_boards/targets/build/terasic_de0nano_propio_pl/gateware/terasic_de0nano_propio_pl.v Line: 5702
Warning (10199): Verilog HDL Case Statement warning at terasic_de0nano_propio_pl.v(5718): case item expression never matches the case expression File: /home/tesisvm/Desktop/litexnuevo/litex-boards/litex_boards/targets/build/terasic_de0nano_propio_pl/gateware/terasic_de0nano_propio_pl.v Line: 5718
Warning (10199): Verilog HDL Case Statement warning at terasic_de0nano_propio_pl.v(5721): case item expression never matches the case expression File: /home/tesisvm/Desktop/litexnuevo/litex-boards/litex_boards/targets/build/terasic_de0nano_propio_pl/gateware/terasic_de0nano_propio_pl.v Line: 5721
Warning (10850): Verilog HDL warning at terasic_de0nano_propio_pl.v(6814): number of words (0) in memory file does not match the number of elements in the address range [0:2047] File: /home/tesisvm/Desktop/litexnuevo/litex-boards/litex_boards/targets/build/terasic_de0nano_propio_pl/gateware/terasic_de0nano_propio_pl.v Line: 6814
Warning (10850): Verilog HDL warning at terasic_de0nano_propio_pl.v(6831): number of words (0) in memory file does not match the number of elements in the address range [0:2047] File: /home/tesisvm/Desktop/litexnuevo/litex-boards/litex_boards/targets/build/terasic_de0nano_propio_pl/gateware/terasic_de0nano_propio_pl.v Line: 6831
Warning (10850): Verilog HDL warning at terasic_de0nano_propio_pl.v(6848): number of words (0) in memory file does not match the number of elements in the address range [0:2047] File: /home/tesisvm/Desktop/litexnuevo/litex-boards/litex_boards/targets/build/terasic_de0nano_propio_pl/gateware/terasic_de0nano_propio_pl.v Line: 6848
Warning (10850): Verilog HDL warning at terasic_de0nano_propio_pl.v(6865): number of words (0) in memory file does not match the number of elements in the address range [0:2047] File: /home/tesisvm/Desktop/litexnuevo/litex-boards/litex_boards/targets/build/terasic_de0nano_propio_pl/gateware/terasic_de0nano_propio_pl.v Line: 6865
Warning (10030): Net "mem.data_a" at terasic_de0nano_propio_pl.v(6208) has no driver or initial value, using a default initial value '0' File: /home/tesisvm/Desktop/litexnuevo/litex-boards/litex_boards/targets/build/terasic_de0nano_propio_pl/gateware/terasic_de0nano_propio_pl.v Line: 6208
Warning (10030): Net "mem.waddr_a" at terasic_de0nano_propio_pl.v(6208) has no driver or initial value, using a default initial value '0' File: /home/tesisvm/Desktop/litexnuevo/litex-boards/litex_boards/targets/build/terasic_de0nano_propio_pl/gateware/terasic_de0nano_propio_pl.v Line: 6208
Warning (10030): Net "mem.we_a" at terasic_de0nano_propio_pl.v(6208) has no driver or initial value, using a default initial value '0' File: /home/tesisvm/Desktop/litexnuevo/litex-boards/litex_boards/targets/build/terasic_de0nano_propio_pl/gateware/terasic_de0nano_propio_pl.v Line: 6208
Info (12128): Elaborating entity "ALTPLL" for hierarchy "ALTPLL:ALTPLL" File: /home/tesisvm/Desktop/litexnuevo/litex-boards/litex_boards/targets/build/terasic_de0nano_propio_pl/gateware/terasic_de0nano_propio_pl.v Line: 6497
Info (12130): Elaborated megafunction instantiation "ALTPLL:ALTPLL" File: /home/tesisvm/Desktop/litexnuevo/litex-boards/litex_boards/targets/build/terasic_de0nano_propio_pl/gateware/terasic_de0nano_propio_pl.v Line: 6497
Info (12133): Instantiated megafunction "ALTPLL:ALTPLL" with the following parameter: File: /home/tesisvm/Desktop/litexnuevo/litex-boards/litex_boards/targets/build/terasic_de0nano_propio_pl/gateware/terasic_de0nano_propio_pl.v Line: 6497
    Info (12134): Parameter "BANDWIDTH_TYPE" = "AUTO"
    Info (12134): Parameter "CLK0_DIVIDE_BY" = "100000100"
    Info (12134): Parameter "CLK0_DUTY_CYCLE" = "110010"
    Info (12134): Parameter "CLK0_MULTIPLY_BY" = "100000100"
    Info (12134): Parameter "CLK0_PHASE_SHIFT" = "0"
    Info (12134): Parameter "CLK1_DIVIDE_BY" = "100000100"
    Info (12134): Parameter "CLK1_DUTY_CYCLE" = "110010"
    Info (12134): Parameter "CLK1_MULTIPLY_BY" = "100000100"
    Info (12134): Parameter "CLK1_PHASE_SHIFT" = "1001110001000"
    Info (12134): Parameter "COMPENSATE_CLOCK" = "CLK0"
    Info (12134): Parameter "INCLK0_INPUT_FREQUENCY" = "100111000100000"
    Info (12134): Parameter "OPERATION_MODE" = "NORMAL"
Info (12021): Found 1 design units, including 1 entities, in source file db/altpll_s241.tdf
    Info (12023): Found entity 1: altpll_s241 File: /home/tesisvm/Desktop/repoimplementacion/testing/project/db/altpll_s241.tdf Line: 28
Info (12128): Elaborating entity "altpll_s241" for hierarchy "ALTPLL:ALTPLL|altpll_s241:auto_generated" File: /home/tesisvm/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altpll.tdf Line: 898
Info (12128): Elaborating entity "VexRiscv" for hierarchy "VexRiscv:VexRiscv" File: /home/tesisvm/Desktop/litexnuevo/litex-boards/litex_boards/targets/build/terasic_de0nano_propio_pl/gateware/terasic_de0nano_propio_pl.v Line: 6534
Warning (10036): Verilog HDL or VHDL warning at VexRiscv_Linux.v(517): object "writeBack_FORMAL_PC_NEXT" assigned a value but never read File: /home/tesisvm/Desktop/litexnuevo/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v Line: 517
Warning (10036): Verilog HDL or VHDL warning at VexRiscv_Linux.v(645): object "decode_arbitration_isMoving" assigned a value but never read File: /home/tesisvm/Desktop/litexnuevo/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v Line: 645
Warning (10036): Verilog HDL or VHDL warning at VexRiscv_Linux.v(646): object "decode_arbitration_isFiring" assigned a value but never read File: /home/tesisvm/Desktop/litexnuevo/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v Line: 646
Warning (10036): Verilog HDL or VHDL warning at VexRiscv_Linux.v(656): object "execute_arbitration_isMoving" assigned a value but never read File: /home/tesisvm/Desktop/litexnuevo/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v Line: 656
Warning (10036): Verilog HDL or VHDL warning at VexRiscv_Linux.v(667): object "memory_arbitration_isMoving" assigned a value but never read File: /home/tesisvm/Desktop/litexnuevo/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v Line: 667
Warning (10036): Verilog HDL or VHDL warning at VexRiscv_Linux.v(668): object "memory_arbitration_isFiring" assigned a value but never read File: /home/tesisvm/Desktop/litexnuevo/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v Line: 668
Warning (10036): Verilog HDL or VHDL warning at VexRiscv_Linux.v(678): object "writeBack_arbitration_isMoving" assigned a value but never read File: /home/tesisvm/Desktop/litexnuevo/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v Line: 678
Warning (10036): Verilog HDL or VHDL warning at VexRiscv_Linux.v(680): object "lastStageInstruction" assigned a value but never read File: /home/tesisvm/Desktop/litexnuevo/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v Line: 680
Warning (10036): Verilog HDL or VHDL warning at VexRiscv_Linux.v(681): object "lastStagePc" assigned a value but never read File: /home/tesisvm/Desktop/litexnuevo/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v Line: 681
Warning (10036): Verilog HDL or VHDL warning at VexRiscv_Linux.v(682): object "lastStageIsValid" assigned a value but never read File: /home/tesisvm/Desktop/litexnuevo/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v Line: 682
Warning (10036): Verilog HDL or VHDL warning at VexRiscv_Linux.v(683): object "lastStageIsFiring" assigned a value but never read File: /home/tesisvm/Desktop/litexnuevo/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v Line: 683
Warning (10036): Verilog HDL or VHDL warning at VexRiscv_Linux.v(686): object "IBusCachedPlugin_incomingInstruction" assigned a value but never read File: /home/tesisvm/Desktop/litexnuevo/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v Line: 686
Warning (10036): Verilog HDL or VHDL warning at VexRiscv_Linux.v(690): object "IBusCachedPlugin_decodePrediction_rsp_wasWrong" assigned a value but never read File: /home/tesisvm/Desktop/litexnuevo/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v Line: 690
Warning (10036): Verilog HDL or VHDL warning at VexRiscv_Linux.v(692): object "IBusCachedPlugin_pcValids_1" assigned a value but never read File: /home/tesisvm/Desktop/litexnuevo/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v Line: 692
Warning (10036): Verilog HDL or VHDL warning at VexRiscv_Linux.v(693): object "IBusCachedPlugin_pcValids_2" assigned a value but never read File: /home/tesisvm/Desktop/litexnuevo/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v Line: 693
Warning (10036): Verilog HDL or VHDL warning at VexRiscv_Linux.v(694): object "IBusCachedPlugin_pcValids_3" assigned a value but never read File: /home/tesisvm/Desktop/litexnuevo/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v Line: 694
Warning (10036): Verilog HDL or VHDL warning at VexRiscv_Linux.v(699): object "IBusCachedPlugin_mmuBus_cmd_0_isStuck" assigned a value but never read File: /home/tesisvm/Desktop/litexnuevo/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v Line: 699
Warning (10036): Verilog HDL or VHDL warning at VexRiscv_Linux.v(719): object "IBusCachedPlugin_mmuBus_end" assigned a value but never read File: /home/tesisvm/Desktop/litexnuevo/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v Line: 719
Warning (10036): Verilog HDL or VHDL warning at VexRiscv_Linux.v(724): object "dBus_cmd_payload_uncached" assigned a value but never read File: /home/tesisvm/Desktop/litexnuevo/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v Line: 724
Warning (10036): Verilog HDL or VHDL warning at VexRiscv_Linux.v(729): object "dBus_cmd_payload_last" assigned a value but never read File: /home/tesisvm/Desktop/litexnuevo/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v Line: 729
Warning (10036): Verilog HDL or VHDL warning at VexRiscv_Linux.v(735): object "DBusCachedPlugin_mmuBus_cmd_0_isStuck" assigned a value but never read File: /home/tesisvm/Desktop/litexnuevo/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v Line: 735
Warning (10036): Verilog HDL or VHDL warning at VexRiscv_Linux.v(755): object "DBusCachedPlugin_mmuBus_end" assigned a value but never read File: /home/tesisvm/Desktop/litexnuevo/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v Line: 755
Warning (10036): Verilog HDL or VHDL warning at VexRiscv_Linux.v(766): object "MmuPlugin_dBusAccess_cmd_payload_write" assigned a value but never read File: /home/tesisvm/Desktop/litexnuevo/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v Line: 766
Warning (10036): Verilog HDL or VHDL warning at VexRiscv_Linux.v(767): object "MmuPlugin_dBusAccess_cmd_payload_data" assigned a value but never read File: /home/tesisvm/Desktop/litexnuevo/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v Line: 767
Warning (10036): Verilog HDL or VHDL warning at VexRiscv_Linux.v(768): object "MmuPlugin_dBusAccess_cmd_payload_writeMask" assigned a value but never read File: /home/tesisvm/Desktop/litexnuevo/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v Line: 768
Warning (10036): Verilog HDL or VHDL warning at VexRiscv_Linux.v(781): object "BranchPlugin_inDebugNoFetchFlag" assigned a value but never read File: /home/tesisvm/Desktop/litexnuevo/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v Line: 781
Warning (10036): Verilog HDL or VHDL warning at VexRiscv_Linux.v(786): object "CsrPlugin_csrMapping_hazardFree" assigned a value but never read File: /home/tesisvm/Desktop/litexnuevo/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v Line: 786
Warning (10036): Verilog HDL or VHDL warning at VexRiscv_Linux.v(788): object "CsrPlugin_inWfi" assigned a value but never read File: /home/tesisvm/Desktop/litexnuevo/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v Line: 788
Warning (10036): Verilog HDL or VHDL warning at VexRiscv_Linux.v(794): object "CsrPlugin_exceptionPendings_0" assigned a value but never read File: /home/tesisvm/Desktop/litexnuevo/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v Line: 794
Warning (10036): Verilog HDL or VHDL warning at VexRiscv_Linux.v(808): object "CsrPlugin_allowEbreakException" assigned a value but never read File: /home/tesisvm/Desktop/litexnuevo/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v Line: 808
Warning (10036): Verilog HDL or VHDL warning at VexRiscv_Linux.v(826): object "IBusCachedPlugin_fetchPc_corrected" assigned a value but never read File: /home/tesisvm/Desktop/litexnuevo/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v Line: 826
Warning (10036): Verilog HDL or VHDL warning at VexRiscv_Linux.v(843): object "IBusCachedPlugin_iBusRsp_stages_0_output_payload" assigned a value but never read File: /home/tesisvm/Desktop/litexnuevo/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v Line: 843
Warning (10036): Verilog HDL or VHDL warning at VexRiscv_Linux.v(904): object "iBus_cmd_payload_size" assigned a value but never read File: /home/tesisvm/Desktop/litexnuevo/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v Line: 904
Warning (10036): Verilog HDL or VHDL warning at VexRiscv_Linux.v(1045): object "MmuPlugin_ports_0_cacheLine_valid" assigned a value but never read File: /home/tesisvm/Desktop/litexnuevo/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v Line: 1045
Warning (10036): Verilog HDL or VHDL warning at VexRiscv_Linux.v(1048): object "MmuPlugin_ports_0_cacheLine_virtualAddress_0" assigned a value but never read File: /home/tesisvm/Desktop/litexnuevo/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v Line: 1048
Warning (10036): Verilog HDL or VHDL warning at VexRiscv_Linux.v(1049): object "MmuPlugin_ports_0_cacheLine_virtualAddress_1" assigned a value but never read File: /home/tesisvm/Desktop/litexnuevo/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v Line: 1049
Warning (10036): Verilog HDL or VHDL warning at VexRiscv_Linux.v(1061): object "MmuPlugin_ports_0_entryToReplace_willOverflow" assigned a value but never read File: /home/tesisvm/Desktop/litexnuevo/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v Line: 1061
Warning (10036): Verilog HDL or VHDL warning at VexRiscv_Linux.v(1117): object "MmuPlugin_ports_1_cacheLine_valid" assigned a value but never read File: /home/tesisvm/Desktop/litexnuevo/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v Line: 1117
Warning (10036): Verilog HDL or VHDL warning at VexRiscv_Linux.v(1120): object "MmuPlugin_ports_1_cacheLine_virtualAddress_0" assigned a value but never read File: /home/tesisvm/Desktop/litexnuevo/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v Line: 1120
Warning (10036): Verilog HDL or VHDL warning at VexRiscv_Linux.v(1121): object "MmuPlugin_ports_1_cacheLine_virtualAddress_1" assigned a value but never read File: /home/tesisvm/Desktop/litexnuevo/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v Line: 1121
Warning (10036): Verilog HDL or VHDL warning at VexRiscv_Linux.v(1133): object "MmuPlugin_ports_1_entryToReplace_willOverflow" assigned a value but never read File: /home/tesisvm/Desktop/litexnuevo/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v Line: 1133
Warning (10036): Verilog HDL or VHDL warning at VexRiscv_Linux.v(1156): object "MmuPlugin_shared_pteBuffer_V" assigned a value but never read File: /home/tesisvm/Desktop/litexnuevo/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v Line: 1156
Warning (10036): Verilog HDL or VHDL warning at VexRiscv_Linux.v(1157): object "MmuPlugin_shared_pteBuffer_R" assigned a value but never read File: /home/tesisvm/Desktop/litexnuevo/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v Line: 1157
Warning (10036): Verilog HDL or VHDL warning at VexRiscv_Linux.v(1158): object "MmuPlugin_shared_pteBuffer_W" assigned a value but never read File: /home/tesisvm/Desktop/litexnuevo/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v Line: 1158
Warning (10036): Verilog HDL or VHDL warning at VexRiscv_Linux.v(1159): object "MmuPlugin_shared_pteBuffer_X" assigned a value but never read File: /home/tesisvm/Desktop/litexnuevo/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v Line: 1159
Warning (10036): Verilog HDL or VHDL warning at VexRiscv_Linux.v(1160): object "MmuPlugin_shared_pteBuffer_U" assigned a value but never read File: /home/tesisvm/Desktop/litexnuevo/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v Line: 1160
Warning (10036): Verilog HDL or VHDL warning at VexRiscv_Linux.v(1161): object "MmuPlugin_shared_pteBuffer_G" assigned a value but never read File: /home/tesisvm/Desktop/litexnuevo/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v Line: 1161
Warning (10036): Verilog HDL or VHDL warning at VexRiscv_Linux.v(1162): object "MmuPlugin_shared_pteBuffer_A" assigned a value but never read File: /home/tesisvm/Desktop/litexnuevo/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v Line: 1162
Warning (10036): Verilog HDL or VHDL warning at VexRiscv_Linux.v(1163): object "MmuPlugin_shared_pteBuffer_D" assigned a value but never read File: /home/tesisvm/Desktop/litexnuevo/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v Line: 1163
Warning (10036): Verilog HDL or VHDL warning at VexRiscv_Linux.v(1164): object "MmuPlugin_shared_pteBuffer_RSW" assigned a value but never read File: /home/tesisvm/Desktop/litexnuevo/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v Line: 1164
Warning (10036): Verilog HDL or VHDL warning at VexRiscv_Linux.v(1279): object "CsrPlugin_misa_base" assigned a value but never read File: /home/tesisvm/Desktop/litexnuevo/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v Line: 1279
Warning (10036): Verilog HDL or VHDL warning at VexRiscv_Linux.v(1280): object "CsrPlugin_misa_extensions" assigned a value but never read File: /home/tesisvm/Desktop/litexnuevo/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v Line: 1280
Warning (10858): Verilog HDL warning at VexRiscv_Linux.v(1281): object CsrPlugin_mtvec_mode used but never assigned File: /home/tesisvm/Desktop/litexnuevo/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v Line: 1281
Warning (10036): Verilog HDL or VHDL warning at VexRiscv_Linux.v(1315): object "CsrPlugin_mcounteren_IR" assigned a value but never read File: /home/tesisvm/Desktop/litexnuevo/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v Line: 1315
Warning (10036): Verilog HDL or VHDL warning at VexRiscv_Linux.v(1316): object "CsrPlugin_mcounteren_TM" assigned a value but never read File: /home/tesisvm/Desktop/litexnuevo/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v Line: 1316
Warning (10036): Verilog HDL or VHDL warning at VexRiscv_Linux.v(1317): object "CsrPlugin_mcounteren_CY" assigned a value but never read File: /home/tesisvm/Desktop/litexnuevo/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v Line: 1317
Warning (10036): Verilog HDL or VHDL warning at VexRiscv_Linux.v(1318): object "CsrPlugin_scounteren_IR" assigned a value but never read File: /home/tesisvm/Desktop/litexnuevo/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v Line: 1318
Warning (10036): Verilog HDL or VHDL warning at VexRiscv_Linux.v(1319): object "CsrPlugin_scounteren_TM" assigned a value but never read File: /home/tesisvm/Desktop/litexnuevo/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v Line: 1319
Warning (10036): Verilog HDL or VHDL warning at VexRiscv_Linux.v(1320): object "CsrPlugin_scounteren_CY" assigned a value but never read File: /home/tesisvm/Desktop/litexnuevo/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v Line: 1320
Warning (10858): Verilog HDL warning at VexRiscv_Linux.v(1332): object CsrPlugin_stvec_mode used but never assigned File: /home/tesisvm/Desktop/litexnuevo/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v Line: 1332
Warning (10036): Verilog HDL or VHDL warning at VexRiscv_Linux.v(1397): object "CsrPlugin_lastStageWasWfi" assigned a value but never read File: /home/tesisvm/Desktop/litexnuevo/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v Line: 1397
Warning (10036): Verilog HDL or VHDL warning at VexRiscv_Linux.v(1412): object "CsrPlugin_trapCauseEbreakDebug" assigned a value but never read File: /home/tesisvm/Desktop/litexnuevo/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v Line: 1412
Warning (10036): Verilog HDL or VHDL warning at VexRiscv_Linux.v(1413): object "CsrPlugin_xtvec_mode" assigned a value but never read File: /home/tesisvm/Desktop/litexnuevo/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v Line: 1413
Warning (10036): Verilog HDL or VHDL warning at VexRiscv_Linux.v(1435): object "execute_CsrPlugin_readEnable" assigned a value but never read File: /home/tesisvm/Desktop/litexnuevo/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v Line: 1435
Warning (10036): Verilog HDL or VHDL warning at VexRiscv_Linux.v(1736): object "_zz_memory_to_writeBack_ENV_CTRL_string" assigned a value but never read File: /home/tesisvm/Desktop/litexnuevo/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v Line: 1736
Warning (10036): Verilog HDL or VHDL warning at VexRiscv_Linux.v(1737): object "_zz_memory_to_writeBack_ENV_CTRL_1_string" assigned a value but never read File: /home/tesisvm/Desktop/litexnuevo/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v Line: 1737
Warning (10036): Verilog HDL or VHDL warning at VexRiscv_Linux.v(1738): object "_zz_execute_to_memory_ENV_CTRL_string" assigned a value but never read File: /home/tesisvm/Desktop/litexnuevo/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v Line: 1738
Warning (10036): Verilog HDL or VHDL warning at VexRiscv_Linux.v(1739): object "_zz_execute_to_memory_ENV_CTRL_1_string" assigned a value but never read File: /home/tesisvm/Desktop/litexnuevo/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v Line: 1739
Warning (10036): Verilog HDL or VHDL warning at VexRiscv_Linux.v(1740): object "decode_ENV_CTRL_string" assigned a value but never read File: /home/tesisvm/Desktop/litexnuevo/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v Line: 1740
Warning (10036): Verilog HDL or VHDL warning at VexRiscv_Linux.v(1741): object "_zz_decode_ENV_CTRL_string" assigned a value but never read File: /home/tesisvm/Desktop/litexnuevo/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v Line: 1741
Warning (10036): Verilog HDL or VHDL warning at VexRiscv_Linux.v(1742): object "_zz_decode_to_execute_ENV_CTRL_string" assigned a value but never read File: /home/tesisvm/Desktop/litexnuevo/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v Line: 1742
Warning (10036): Verilog HDL or VHDL warning at VexRiscv_Linux.v(1743): object "_zz_decode_to_execute_ENV_CTRL_1_string" assigned a value but never read File: /home/tesisvm/Desktop/litexnuevo/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v Line: 1743
Warning (10036): Verilog HDL or VHDL warning at VexRiscv_Linux.v(1744): object "_zz_decode_to_execute_BRANCH_CTRL_string" assigned a value but never read File: /home/tesisvm/Desktop/litexnuevo/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v Line: 1744
Warning (10036): Verilog HDL or VHDL warning at VexRiscv_Linux.v(1745): object "_zz_decode_to_execute_BRANCH_CTRL_1_string" assigned a value but never read File: /home/tesisvm/Desktop/litexnuevo/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v Line: 1745
Warning (10036): Verilog HDL or VHDL warning at VexRiscv_Linux.v(1746): object "_zz_execute_to_memory_SHIFT_CTRL_string" assigned a value but never read File: /home/tesisvm/Desktop/litexnuevo/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v Line: 1746
Warning (10036): Verilog HDL or VHDL warning at VexRiscv_Linux.v(1747): object "_zz_execute_to_memory_SHIFT_CTRL_1_string" assigned a value but never read File: /home/tesisvm/Desktop/litexnuevo/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v Line: 1747
Warning (10036): Verilog HDL or VHDL warning at VexRiscv_Linux.v(1748): object "decode_SHIFT_CTRL_string" assigned a value but never read File: /home/tesisvm/Desktop/litexnuevo/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v Line: 1748
Warning (10036): Verilog HDL or VHDL warning at VexRiscv_Linux.v(1749): object "_zz_decode_SHIFT_CTRL_string" assigned a value but never read File: /home/tesisvm/Desktop/litexnuevo/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v Line: 1749
Warning (10036): Verilog HDL or VHDL warning at VexRiscv_Linux.v(1750): object "_zz_decode_to_execute_SHIFT_CTRL_string" assigned a value but never read File: /home/tesisvm/Desktop/litexnuevo/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v Line: 1750
Warning (10036): Verilog HDL or VHDL warning at VexRiscv_Linux.v(1751): object "_zz_decode_to_execute_SHIFT_CTRL_1_string" assigned a value but never read File: /home/tesisvm/Desktop/litexnuevo/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v Line: 1751
Warning (10036): Verilog HDL or VHDL warning at VexRiscv_Linux.v(1752): object "decode_ALU_BITWISE_CTRL_string" assigned a value but never read File: /home/tesisvm/Desktop/litexnuevo/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v Line: 1752
Warning (10036): Verilog HDL or VHDL warning at VexRiscv_Linux.v(1753): object "_zz_decode_ALU_BITWISE_CTRL_string" assigned a value but never read File: /home/tesisvm/Desktop/litexnuevo/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v Line: 1753
Warning (10036): Verilog HDL or VHDL warning at VexRiscv_Linux.v(1754): object "_zz_decode_to_execute_ALU_BITWISE_CTRL_string" assigned a value but never read File: /home/tesisvm/Desktop/litexnuevo/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v Line: 1754
Warning (10036): Verilog HDL or VHDL warning at VexRiscv_Linux.v(1755): object "_zz_decode_to_execute_ALU_BITWISE_CTRL_1_string" assigned a value but never read File: /home/tesisvm/Desktop/litexnuevo/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v Line: 1755
Warning (10036): Verilog HDL or VHDL warning at VexRiscv_Linux.v(1756): object "decode_SRC2_CTRL_string" assigned a value but never read File: /home/tesisvm/Desktop/litexnuevo/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v Line: 1756
Warning (10036): Verilog HDL or VHDL warning at VexRiscv_Linux.v(1757): object "_zz_decode_SRC2_CTRL_string" assigned a value but never read File: /home/tesisvm/Desktop/litexnuevo/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v Line: 1757
Warning (10036): Verilog HDL or VHDL warning at VexRiscv_Linux.v(1758): object "_zz_decode_to_execute_SRC2_CTRL_string" assigned a value but never read File: /home/tesisvm/Desktop/litexnuevo/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v Line: 1758
Warning (10036): Verilog HDL or VHDL warning at VexRiscv_Linux.v(1759): object "_zz_decode_to_execute_SRC2_CTRL_1_string" assigned a value but never read File: /home/tesisvm/Desktop/litexnuevo/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v Line: 1759
Warning (10036): Verilog HDL or VHDL warning at VexRiscv_Linux.v(1760): object "decode_ALU_CTRL_string" assigned a value but never read File: /home/tesisvm/Desktop/litexnuevo/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v Line: 1760
Warning (10036): Verilog HDL or VHDL warning at VexRiscv_Linux.v(1761): object "_zz_decode_ALU_CTRL_string" assigned a value but never read File: /home/tesisvm/Desktop/litexnuevo/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v Line: 1761
Warning (10036): Verilog HDL or VHDL warning at VexRiscv_Linux.v(1762): object "_zz_decode_to_execute_ALU_CTRL_string" assigned a value but never read File: /home/tesisvm/Desktop/litexnuevo/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v Line: 1762
Warning (10036): Verilog HDL or VHDL warning at VexRiscv_Linux.v(1763): object "_zz_decode_to_execute_ALU_CTRL_1_string" assigned a value but never read File: /home/tesisvm/Desktop/litexnuevo/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v Line: 1763
Warning (10036): Verilog HDL or VHDL warning at VexRiscv_Linux.v(1764): object "decode_SRC1_CTRL_string" assigned a value but never read File: /home/tesisvm/Desktop/litexnuevo/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v Line: 1764
Warning (10036): Verilog HDL or VHDL warning at VexRiscv_Linux.v(1765): object "_zz_decode_SRC1_CTRL_string" assigned a value but never read File: /home/tesisvm/Desktop/litexnuevo/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v Line: 1765
Warning (10036): Verilog HDL or VHDL warning at VexRiscv_Linux.v(1766): object "_zz_decode_to_execute_SRC1_CTRL_string" assigned a value but never read File: /home/tesisvm/Desktop/litexnuevo/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v Line: 1766
Warning (10036): Verilog HDL or VHDL warning at VexRiscv_Linux.v(1767): object "_zz_decode_to_execute_SRC1_CTRL_1_string" assigned a value but never read File: /home/tesisvm/Desktop/litexnuevo/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v Line: 1767
Warning (10036): Verilog HDL or VHDL warning at VexRiscv_Linux.v(1768): object "memory_ENV_CTRL_string" assigned a value but never read File: /home/tesisvm/Desktop/litexnuevo/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v Line: 1768
Warning (10036): Verilog HDL or VHDL warning at VexRiscv_Linux.v(1769): object "_zz_memory_ENV_CTRL_string" assigned a value but never read File: /home/tesisvm/Desktop/litexnuevo/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v Line: 1769
Warning (10036): Verilog HDL or VHDL warning at VexRiscv_Linux.v(1770): object "execute_ENV_CTRL_string" assigned a value but never read File: /home/tesisvm/Desktop/litexnuevo/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v Line: 1770
Warning (10036): Verilog HDL or VHDL warning at VexRiscv_Linux.v(1771): object "_zz_execute_ENV_CTRL_string" assigned a value but never read File: /home/tesisvm/Desktop/litexnuevo/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v Line: 1771
Warning (10036): Verilog HDL or VHDL warning at VexRiscv_Linux.v(1772): object "writeBack_ENV_CTRL_string" assigned a value but never read File: /home/tesisvm/Desktop/litexnuevo/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v Line: 1772
Warning (10036): Verilog HDL or VHDL warning at VexRiscv_Linux.v(1773): object "_zz_writeBack_ENV_CTRL_string" assigned a value but never read File: /home/tesisvm/Desktop/litexnuevo/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v Line: 1773
Warning (10036): Verilog HDL or VHDL warning at VexRiscv_Linux.v(1774): object "execute_BRANCH_CTRL_string" assigned a value but never read File: /home/tesisvm/Desktop/litexnuevo/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v Line: 1774
Warning (10036): Verilog HDL or VHDL warning at VexRiscv_Linux.v(1775): object "_zz_execute_BRANCH_CTRL_string" assigned a value but never read File: /home/tesisvm/Desktop/litexnuevo/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v Line: 1775
Warning (10036): Verilog HDL or VHDL warning at VexRiscv_Linux.v(1776): object "memory_SHIFT_CTRL_string" assigned a value but never read File: /home/tesisvm/Desktop/litexnuevo/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v Line: 1776
Warning (10036): Verilog HDL or VHDL warning at VexRiscv_Linux.v(1777): object "_zz_memory_SHIFT_CTRL_string" assigned a value but never read File: /home/tesisvm/Desktop/litexnuevo/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v Line: 1777
Warning (10036): Verilog HDL or VHDL warning at VexRiscv_Linux.v(1778): object "execute_SHIFT_CTRL_string" assigned a value but never read File: /home/tesisvm/Desktop/litexnuevo/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v Line: 1778
Warning (10036): Verilog HDL or VHDL warning at VexRiscv_Linux.v(1779): object "_zz_execute_SHIFT_CTRL_string" assigned a value but never read File: /home/tesisvm/Desktop/litexnuevo/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v Line: 1779
Warning (10036): Verilog HDL or VHDL warning at VexRiscv_Linux.v(1780): object "execute_SRC2_CTRL_string" assigned a value but never read File: /home/tesisvm/Desktop/litexnuevo/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v Line: 1780
Warning (10036): Verilog HDL or VHDL warning at VexRiscv_Linux.v(1781): object "_zz_execute_SRC2_CTRL_string" assigned a value but never read File: /home/tesisvm/Desktop/litexnuevo/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v Line: 1781
Warning (10036): Verilog HDL or VHDL warning at VexRiscv_Linux.v(1782): object "execute_SRC1_CTRL_string" assigned a value but never read File: /home/tesisvm/Desktop/litexnuevo/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v Line: 1782
Warning (10036): Verilog HDL or VHDL warning at VexRiscv_Linux.v(1783): object "_zz_execute_SRC1_CTRL_string" assigned a value but never read File: /home/tesisvm/Desktop/litexnuevo/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v Line: 1783
Warning (10036): Verilog HDL or VHDL warning at VexRiscv_Linux.v(1784): object "execute_ALU_CTRL_string" assigned a value but never read File: /home/tesisvm/Desktop/litexnuevo/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v Line: 1784
Warning (10036): Verilog HDL or VHDL warning at VexRiscv_Linux.v(1785): object "_zz_execute_ALU_CTRL_string" assigned a value but never read File: /home/tesisvm/Desktop/litexnuevo/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v Line: 1785
Warning (10036): Verilog HDL or VHDL warning at VexRiscv_Linux.v(1786): object "execute_ALU_BITWISE_CTRL_string" assigned a value but never read File: /home/tesisvm/Desktop/litexnuevo/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v Line: 1786
Warning (10036): Verilog HDL or VHDL warning at VexRiscv_Linux.v(1787): object "_zz_execute_ALU_BITWISE_CTRL_string" assigned a value but never read File: /home/tesisvm/Desktop/litexnuevo/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v Line: 1787
Warning (10036): Verilog HDL or VHDL warning at VexRiscv_Linux.v(1788): object "_zz_decode_ENV_CTRL_1_string" assigned a value but never read File: /home/tesisvm/Desktop/litexnuevo/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v Line: 1788
Warning (10036): Verilog HDL or VHDL warning at VexRiscv_Linux.v(1789): object "_zz_decode_BRANCH_CTRL_string" assigned a value but never read File: /home/tesisvm/Desktop/litexnuevo/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v Line: 1789
Warning (10036): Verilog HDL or VHDL warning at VexRiscv_Linux.v(1790): object "_zz_decode_SHIFT_CTRL_1_string" assigned a value but never read File: /home/tesisvm/Desktop/litexnuevo/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v Line: 1790
Warning (10036): Verilog HDL or VHDL warning at VexRiscv_Linux.v(1791): object "_zz_decode_ALU_BITWISE_CTRL_1_string" assigned a value but never read File: /home/tesisvm/Desktop/litexnuevo/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v Line: 1791
Warning (10036): Verilog HDL or VHDL warning at VexRiscv_Linux.v(1792): object "_zz_decode_SRC2_CTRL_1_string" assigned a value but never read File: /home/tesisvm/Desktop/litexnuevo/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v Line: 1792
Warning (10036): Verilog HDL or VHDL warning at VexRiscv_Linux.v(1793): object "_zz_decode_ALU_CTRL_1_string" assigned a value but never read File: /home/tesisvm/Desktop/litexnuevo/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v Line: 1793
Warning (10036): Verilog HDL or VHDL warning at VexRiscv_Linux.v(1794): object "_zz_decode_SRC1_CTRL_1_string" assigned a value but never read File: /home/tesisvm/Desktop/litexnuevo/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v Line: 1794
Warning (10036): Verilog HDL or VHDL warning at VexRiscv_Linux.v(1795): object "decode_BRANCH_CTRL_string" assigned a value but never read File: /home/tesisvm/Desktop/litexnuevo/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v Line: 1795
Warning (10036): Verilog HDL or VHDL warning at VexRiscv_Linux.v(1796): object "_zz_decode_BRANCH_CTRL_1_string" assigned a value but never read File: /home/tesisvm/Desktop/litexnuevo/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v Line: 1796
Warning (10036): Verilog HDL or VHDL warning at VexRiscv_Linux.v(1797): object "MmuPlugin_shared_state_1_string" assigned a value but never read File: /home/tesisvm/Desktop/litexnuevo/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v Line: 1797
Warning (10036): Verilog HDL or VHDL warning at VexRiscv_Linux.v(1798): object "_zz_decode_SRC1_CTRL_2_string" assigned a value but never read File: /home/tesisvm/Desktop/litexnuevo/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v Line: 1798
Warning (10036): Verilog HDL or VHDL warning at VexRiscv_Linux.v(1799): object "_zz_decode_ALU_CTRL_2_string" assigned a value but never read File: /home/tesisvm/Desktop/litexnuevo/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v Line: 1799
Warning (10036): Verilog HDL or VHDL warning at VexRiscv_Linux.v(1800): object "_zz_decode_SRC2_CTRL_2_string" assigned a value but never read File: /home/tesisvm/Desktop/litexnuevo/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v Line: 1800
Warning (10036): Verilog HDL or VHDL warning at VexRiscv_Linux.v(1801): object "_zz_decode_ALU_BITWISE_CTRL_2_string" assigned a value but never read File: /home/tesisvm/Desktop/litexnuevo/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v Line: 1801
Warning (10036): Verilog HDL or VHDL warning at VexRiscv_Linux.v(1802): object "_zz_decode_SHIFT_CTRL_2_string" assigned a value but never read File: /home/tesisvm/Desktop/litexnuevo/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v Line: 1802
Warning (10036): Verilog HDL or VHDL warning at VexRiscv_Linux.v(1803): object "_zz_decode_BRANCH_CTRL_2_string" assigned a value but never read File: /home/tesisvm/Desktop/litexnuevo/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v Line: 1803
Warning (10036): Verilog HDL or VHDL warning at VexRiscv_Linux.v(1804): object "_zz_decode_ENV_CTRL_2_string" assigned a value but never read File: /home/tesisvm/Desktop/litexnuevo/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v Line: 1804
Warning (10036): Verilog HDL or VHDL warning at VexRiscv_Linux.v(1805): object "decode_to_execute_SRC1_CTRL_string" assigned a value but never read File: /home/tesisvm/Desktop/litexnuevo/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v Line: 1805
Warning (10036): Verilog HDL or VHDL warning at VexRiscv_Linux.v(1806): object "decode_to_execute_ALU_CTRL_string" assigned a value but never read File: /home/tesisvm/Desktop/litexnuevo/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v Line: 1806
Warning (10036): Verilog HDL or VHDL warning at VexRiscv_Linux.v(1807): object "decode_to_execute_SRC2_CTRL_string" assigned a value but never read File: /home/tesisvm/Desktop/litexnuevo/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v Line: 1807
Warning (10036): Verilog HDL or VHDL warning at VexRiscv_Linux.v(1808): object "decode_to_execute_ALU_BITWISE_CTRL_string" assigned a value but never read File: /home/tesisvm/Desktop/litexnuevo/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v Line: 1808
Warning (10036): Verilog HDL or VHDL warning at VexRiscv_Linux.v(1809): object "decode_to_execute_SHIFT_CTRL_string" assigned a value but never read File: /home/tesisvm/Desktop/litexnuevo/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v Line: 1809
Warning (10036): Verilog HDL or VHDL warning at VexRiscv_Linux.v(1810): object "execute_to_memory_SHIFT_CTRL_string" assigned a value but never read File: /home/tesisvm/Desktop/litexnuevo/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v Line: 1810
Warning (10036): Verilog HDL or VHDL warning at VexRiscv_Linux.v(1811): object "decode_to_execute_BRANCH_CTRL_string" assigned a value but never read File: /home/tesisvm/Desktop/litexnuevo/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v Line: 1811
Warning (10036): Verilog HDL or VHDL warning at VexRiscv_Linux.v(1812): object "decode_to_execute_ENV_CTRL_string" assigned a value but never read File: /home/tesisvm/Desktop/litexnuevo/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v Line: 1812
Warning (10036): Verilog HDL or VHDL warning at VexRiscv_Linux.v(1813): object "execute_to_memory_ENV_CTRL_string" assigned a value but never read File: /home/tesisvm/Desktop/litexnuevo/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v Line: 1813
Warning (10036): Verilog HDL or VHDL warning at VexRiscv_Linux.v(1814): object "memory_to_writeBack_ENV_CTRL_string" assigned a value but never read File: /home/tesisvm/Desktop/litexnuevo/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v Line: 1814
Warning (10230): Verilog HDL assignment warning at VexRiscv_Linux.v(1843): truncated value with size 32 to match size of target (27) File: /home/tesisvm/Desktop/litexnuevo/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v Line: 1843
Warning (10230): Verilog HDL assignment warning at VexRiscv_Linux.v(1890): truncated value with size 32 to match size of target (27) File: /home/tesisvm/Desktop/litexnuevo/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v Line: 1890
Info (10264): Verilog HDL Case Statement information at VexRiscv_Linux.v(4557): all case item expressions in this case statement are onehot File: /home/tesisvm/Desktop/litexnuevo/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v Line: 4557
Info (10264): Verilog HDL Case Statement information at VexRiscv_Linux.v(4577): all case item expressions in this case statement are onehot File: /home/tesisvm/Desktop/litexnuevo/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v Line: 4577
Info (10264): Verilog HDL Case Statement information at VexRiscv_Linux.v(4680): all case item expressions in this case statement are onehot File: /home/tesisvm/Desktop/litexnuevo/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v Line: 4680
Info (10264): Verilog HDL Case Statement information at VexRiscv_Linux.v(4694): all case item expressions in this case statement are onehot File: /home/tesisvm/Desktop/litexnuevo/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v Line: 4694
Info (10264): Verilog HDL Case Statement information at VexRiscv_Linux.v(5635): all case item expressions in this case statement are onehot File: /home/tesisvm/Desktop/litexnuevo/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v Line: 5635
Info (10264): Verilog HDL Case Statement information at VexRiscv_Linux.v(5649): all case item expressions in this case statement are onehot File: /home/tesisvm/Desktop/litexnuevo/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v Line: 5649
Warning (10230): Verilog HDL assignment warning at VexRiscv_Linux.v(6120): truncated value with size 32 to match size of target (30) File: /home/tesisvm/Desktop/litexnuevo/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v Line: 6120
Info (10264): Verilog HDL Case Statement information at VexRiscv_Linux.v(6347): all case item expressions in this case statement are onehot File: /home/tesisvm/Desktop/litexnuevo/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v Line: 6347
Info (10264): Verilog HDL Case Statement information at VexRiscv_Linux.v(6744): all case item expressions in this case statement are onehot File: /home/tesisvm/Desktop/litexnuevo/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v Line: 6744
Info (12128): Elaborating entity "InstructionCache" for hierarchy "VexRiscv:VexRiscv|InstructionCache:IBusCachedPlugin_cache" File: /home/tesisvm/Desktop/litexnuevo/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v Line: 2169
Warning (10036): Verilog HDL or VHDL warning at VexRiscv_Linux.v(8396): object "lineLoader_wayToAllocate_willClear" assigned a value but never read File: /home/tesisvm/Desktop/litexnuevo/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v Line: 8396
Warning (10036): Verilog HDL or VHDL warning at VexRiscv_Linux.v(8398): object "lineLoader_wayToAllocate_willOverflow" assigned a value but never read File: /home/tesisvm/Desktop/litexnuevo/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v Line: 8398
Warning (10036): Verilog HDL or VHDL warning at VexRiscv_Linux.v(8428): object "decodeStage_mmuRsp_isIoAccess" assigned a value but never read File: /home/tesisvm/Desktop/litexnuevo/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v Line: 8428
Warning (10036): Verilog HDL or VHDL warning at VexRiscv_Linux.v(8430): object "decodeStage_mmuRsp_allowRead" assigned a value but never read File: /home/tesisvm/Desktop/litexnuevo/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v Line: 8430
Warning (10036): Verilog HDL or VHDL warning at VexRiscv_Linux.v(8431): object "decodeStage_mmuRsp_allowWrite" assigned a value but never read File: /home/tesisvm/Desktop/litexnuevo/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v Line: 8431
Warning (10036): Verilog HDL or VHDL warning at VexRiscv_Linux.v(8435): object "decodeStage_mmuRsp_bypassTranslation" assigned a value but never read File: /home/tesisvm/Desktop/litexnuevo/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v Line: 8435
Warning (10036): Verilog HDL or VHDL warning at VexRiscv_Linux.v(8436): object "decodeStage_mmuRsp_ways_0_sel" assigned a value but never read File: /home/tesisvm/Desktop/litexnuevo/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v Line: 8436
Warning (10036): Verilog HDL or VHDL warning at VexRiscv_Linux.v(8437): object "decodeStage_mmuRsp_ways_0_physical" assigned a value but never read File: /home/tesisvm/Desktop/litexnuevo/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v Line: 8437
Warning (10036): Verilog HDL or VHDL warning at VexRiscv_Linux.v(8438): object "decodeStage_mmuRsp_ways_1_sel" assigned a value but never read File: /home/tesisvm/Desktop/litexnuevo/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v Line: 8438
Warning (10036): Verilog HDL or VHDL warning at VexRiscv_Linux.v(8439): object "decodeStage_mmuRsp_ways_1_physical" assigned a value but never read File: /home/tesisvm/Desktop/litexnuevo/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v Line: 8439
Warning (10036): Verilog HDL or VHDL warning at VexRiscv_Linux.v(8440): object "decodeStage_mmuRsp_ways_2_sel" assigned a value but never read File: /home/tesisvm/Desktop/litexnuevo/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v Line: 8440
Warning (10036): Verilog HDL or VHDL warning at VexRiscv_Linux.v(8441): object "decodeStage_mmuRsp_ways_2_physical" assigned a value but never read File: /home/tesisvm/Desktop/litexnuevo/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v Line: 8441
Warning (10036): Verilog HDL or VHDL warning at VexRiscv_Linux.v(8442): object "decodeStage_mmuRsp_ways_3_sel" assigned a value but never read File: /home/tesisvm/Desktop/litexnuevo/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v Line: 8442
Warning (10036): Verilog HDL or VHDL warning at VexRiscv_Linux.v(8443): object "decodeStage_mmuRsp_ways_3_physical" assigned a value but never read File: /home/tesisvm/Desktop/litexnuevo/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v Line: 8443
Info (12128): Elaborating entity "DataCache" for hierarchy "VexRiscv:VexRiscv|DataCache:dataCache_1" File: /home/tesisvm/Desktop/litexnuevo/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v Line: 2247
Warning (10036): Verilog HDL or VHDL warning at VexRiscv_Linux.v(7412): object "haltCpu" assigned a value but never read File: /home/tesisvm/Desktop/litexnuevo/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v Line: 7412
Warning (10036): Verilog HDL or VHDL warning at VexRiscv_Linux.v(7421): object "tagsWriteLastCmd_valid" assigned a value but never read File: /home/tesisvm/Desktop/litexnuevo/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v Line: 7421
Warning (10036): Verilog HDL or VHDL warning at VexRiscv_Linux.v(7422): object "tagsWriteLastCmd_payload_way" assigned a value but never read File: /home/tesisvm/Desktop/litexnuevo/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v Line: 7422
Warning (10036): Verilog HDL or VHDL warning at VexRiscv_Linux.v(7423): object "tagsWriteLastCmd_payload_address" assigned a value but never read File: /home/tesisvm/Desktop/litexnuevo/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v Line: 7423
Warning (10036): Verilog HDL or VHDL warning at VexRiscv_Linux.v(7424): object "tagsWriteLastCmd_payload_data_valid" assigned a value but never read File: /home/tesisvm/Desktop/litexnuevo/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v Line: 7424
Warning (10036): Verilog HDL or VHDL warning at VexRiscv_Linux.v(7425): object "tagsWriteLastCmd_payload_data_error" assigned a value but never read File: /home/tesisvm/Desktop/litexnuevo/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v Line: 7425
Warning (10036): Verilog HDL or VHDL warning at VexRiscv_Linux.v(7426): object "tagsWriteLastCmd_payload_data_address" assigned a value but never read File: /home/tesisvm/Desktop/litexnuevo/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v Line: 7426
Warning (10036): Verilog HDL or VHDL warning at VexRiscv_Linux.v(7478): object "stageB_request_totalyConsistent" assigned a value but never read File: /home/tesisvm/Desktop/litexnuevo/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v Line: 7478
Warning (10036): Verilog HDL or VHDL warning at VexRiscv_Linux.v(7486): object "stageB_mmuRsp_allowExecute" assigned a value but never read File: /home/tesisvm/Desktop/litexnuevo/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v Line: 7486
Warning (10036): Verilog HDL or VHDL warning at VexRiscv_Linux.v(7489): object "stageB_mmuRsp_bypassTranslation" assigned a value but never read File: /home/tesisvm/Desktop/litexnuevo/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v Line: 7489
Warning (10036): Verilog HDL or VHDL warning at VexRiscv_Linux.v(7490): object "stageB_mmuRsp_ways_0_sel" assigned a value but never read File: /home/tesisvm/Desktop/litexnuevo/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v Line: 7490
Warning (10036): Verilog HDL or VHDL warning at VexRiscv_Linux.v(7491): object "stageB_mmuRsp_ways_0_physical" assigned a value but never read File: /home/tesisvm/Desktop/litexnuevo/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v Line: 7491
Warning (10036): Verilog HDL or VHDL warning at VexRiscv_Linux.v(7492): object "stageB_mmuRsp_ways_1_sel" assigned a value but never read File: /home/tesisvm/Desktop/litexnuevo/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v Line: 7492
Warning (10036): Verilog HDL or VHDL warning at VexRiscv_Linux.v(7493): object "stageB_mmuRsp_ways_1_physical" assigned a value but never read File: /home/tesisvm/Desktop/litexnuevo/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v Line: 7493
Warning (10036): Verilog HDL or VHDL warning at VexRiscv_Linux.v(7494): object "stageB_mmuRsp_ways_2_sel" assigned a value but never read File: /home/tesisvm/Desktop/litexnuevo/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v Line: 7494
Warning (10036): Verilog HDL or VHDL warning at VexRiscv_Linux.v(7495): object "stageB_mmuRsp_ways_2_physical" assigned a value but never read File: /home/tesisvm/Desktop/litexnuevo/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v Line: 7495
Warning (10036): Verilog HDL or VHDL warning at VexRiscv_Linux.v(7496): object "stageB_mmuRsp_ways_3_sel" assigned a value but never read File: /home/tesisvm/Desktop/litexnuevo/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v Line: 7496
Warning (10036): Verilog HDL or VHDL warning at VexRiscv_Linux.v(7497): object "stageB_mmuRsp_ways_3_physical" assigned a value but never read File: /home/tesisvm/Desktop/litexnuevo/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v Line: 7497
Warning (10036): Verilog HDL or VHDL warning at VexRiscv_Linux.v(7499): object "stageB_tagsReadRsp_0_valid" assigned a value but never read File: /home/tesisvm/Desktop/litexnuevo/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v Line: 7499
Warning (10036): Verilog HDL or VHDL warning at VexRiscv_Linux.v(7501): object "stageB_tagsReadRsp_0_address" assigned a value but never read File: /home/tesisvm/Desktop/litexnuevo/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v Line: 7501
Warning (10034): Output port "io_cpu_writesPending" at VexRiscv_Linux.v(7379) has no driver File: /home/tesisvm/Desktop/litexnuevo/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v Line: 7379
Info (12128): Elaborating entity "ALTDDIO_OUT" for hierarchy "ALTDDIO_OUT:ALTDDIO_OUT" File: /home/tesisvm/Desktop/litexnuevo/litex-boards/litex_boards/targets/build/terasic_de0nano_propio_pl/gateware/terasic_de0nano_propio_pl.v Line: 6946
Info (12130): Elaborated megafunction instantiation "ALTDDIO_OUT:ALTDDIO_OUT" File: /home/tesisvm/Desktop/litexnuevo/litex-boards/litex_boards/targets/build/terasic_de0nano_propio_pl/gateware/terasic_de0nano_propio_pl.v Line: 6946
Info (12133): Instantiated megafunction "ALTDDIO_OUT:ALTDDIO_OUT" with the following parameter: File: /home/tesisvm/Desktop/litexnuevo/litex-boards/litex_boards/targets/build/terasic_de0nano_propio_pl/gateware/terasic_de0nano_propio_pl.v Line: 6946
    Info (12134): Parameter "WIDTH" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/ddio_out_sbb.tdf
    Info (12023): Found entity 1: ddio_out_sbb File: /home/tesisvm/Desktop/repoimplementacion/testing/project/db/ddio_out_sbb.tdf Line: 28
Info (12128): Elaborating entity "ddio_out_sbb" for hierarchy "ALTDDIO_OUT:ALTDDIO_OUT|ddio_out_sbb:auto_generated" File: /home/tesisvm/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altddio_out.tdf Line: 101
Info (12128): Elaborating entity "ALTDDIO_OUT" for hierarchy "ALTDDIO_OUT:ALTDDIO_OUT_1" File: /home/tesisvm/Desktop/litexnuevo/litex-boards/litex_boards/targets/build/terasic_de0nano_propio_pl/gateware/terasic_de0nano_propio_pl.v Line: 6962
Info (12130): Elaborated megafunction instantiation "ALTDDIO_OUT:ALTDDIO_OUT_1" File: /home/tesisvm/Desktop/litexnuevo/litex-boards/litex_boards/targets/build/terasic_de0nano_propio_pl/gateware/terasic_de0nano_propio_pl.v Line: 6962
Info (12133): Instantiated megafunction "ALTDDIO_OUT:ALTDDIO_OUT_1" with the following parameter: File: /home/tesisvm/Desktop/litexnuevo/litex-boards/litex_boards/targets/build/terasic_de0nano_propio_pl/gateware/terasic_de0nano_propio_pl.v Line: 6962
    Info (12134): Parameter "WIDTH" = "1"
Info (12128): Elaborating entity "ALTDDIO_IN" for hierarchy "ALTDDIO_IN:ALTDDIO_IN" File: /home/tesisvm/Desktop/litexnuevo/litex-boards/litex_boards/targets/build/terasic_de0nano_propio_pl/gateware/terasic_de0nano_propio_pl.v Line: 7378
Info (12130): Elaborated megafunction instantiation "ALTDDIO_IN:ALTDDIO_IN" File: /home/tesisvm/Desktop/litexnuevo/litex-boards/litex_boards/targets/build/terasic_de0nano_propio_pl/gateware/terasic_de0nano_propio_pl.v Line: 7378
Info (12133): Instantiated megafunction "ALTDDIO_IN:ALTDDIO_IN" with the following parameter: File: /home/tesisvm/Desktop/litexnuevo/litex-boards/litex_boards/targets/build/terasic_de0nano_propio_pl/gateware/terasic_de0nano_propio_pl.v Line: 7378
    Info (12134): Parameter "WIDTH" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/ddio_in_r7b.tdf
    Info (12023): Found entity 1: ddio_in_r7b File: /home/tesisvm/Desktop/repoimplementacion/testing/project/db/ddio_in_r7b.tdf Line: 25
Info (12128): Elaborating entity "ddio_in_r7b" for hierarchy "ALTDDIO_IN:ALTDDIO_IN|ddio_in_r7b:auto_generated" File: /home/tesisvm/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altddio_in.tdf Line: 85
Warning (12030): Port "CLK" on the entity instantiation of "ALTPLL" is connected to a signal of width 2. The formal width of the signal in the module is 6.  The extra bits will be left dangling without any fan-out logic. File: /home/tesisvm/Desktop/litexnuevo/litex-boards/litex_boards/targets/build/terasic_de0nano_propio_pl/gateware/terasic_de0nano_propio_pl.v Line: 6497
Warning (12010): Port "CLKENA" on the entity instantiation of "ALTPLL" is connected to a signal of width 5. The formal width of the signal in the module is 6.  The extra bits will be driven by GND. File: /home/tesisvm/Desktop/litexnuevo/litex-boards/litex_boards/targets/build/terasic_de0nano_propio_pl/gateware/terasic_de0nano_propio_pl.v Line: 6497
Warning (12010): Port "INCLK" on the entity instantiation of "ALTPLL" is connected to a signal of width 1. The formal width of the signal in the module is 2.  The extra bits will be driven by GND. File: /home/tesisvm/Desktop/litexnuevo/litex-boards/litex_boards/targets/build/terasic_de0nano_propio_pl/gateware/terasic_de0nano_propio_pl.v Line: 6497
Warning (276027): Inferred dual-clock RAM node "VexRiscv:VexRiscv|DataCache:dataCache_1|ways_0_tags_rtl_0" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design.
Warning (127007): Memory Initialization File or Hexadecimal (Intel-Format) File "/home/tesisvm/Desktop/repoimplementacion/testing/project/db/terasic_de0nano_propio_pl.ram1_terasic_de0nano_propio_pl_5ab241a7.hdl.mif" contains "don't care" values -- overwriting them with 0s
Warning (127007): Memory Initialization File or Hexadecimal (Intel-Format) File "/home/tesisvm/Desktop/repoimplementacion/testing/project/db/terasic_de0nano_propio_pl.ram2_terasic_de0nano_propio_pl_5ab241a7.hdl.mif" contains "don't care" values -- overwriting them with 0s
Warning (127007): Memory Initialization File or Hexadecimal (Intel-Format) File "/home/tesisvm/Desktop/repoimplementacion/testing/project/db/terasic_de0nano_propio_pl.ram3_terasic_de0nano_propio_pl_5ab241a7.hdl.mif" contains "don't care" values -- overwriting them with 0s
Warning (127007): Memory Initialization File or Hexadecimal (Intel-Format) File "/home/tesisvm/Desktop/repoimplementacion/testing/project/db/terasic_de0nano_propio_pl.ram4_terasic_de0nano_propio_pl_5ab241a7.hdl.mif" contains "don't care" values -- overwriting them with 0s
Warning (276027): Inferred dual-clock RAM node "storage_rtl_0" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design.
Warning (276027): Inferred dual-clock RAM node "VexRiscv:VexRiscv|InstructionCache:IBusCachedPlugin_cache|ways_0_tags_rtl_0" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design.
Warning (276027): Inferred dual-clock RAM node "VexRiscv:VexRiscv|InstructionCache:IBusCachedPlugin_cache|banks_0_rtl_0" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design.
Warning (276027): Inferred dual-clock RAM node "VexRiscv:VexRiscv|DataCache:dataCache_1|ways_0_data_symbol0_rtl_0" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design.
Warning (276027): Inferred dual-clock RAM node "VexRiscv:VexRiscv|DataCache:dataCache_1|ways_0_data_symbol1_rtl_0" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design.
Warning (276027): Inferred dual-clock RAM node "VexRiscv:VexRiscv|DataCache:dataCache_1|ways_0_data_symbol2_rtl_0" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design.
Warning (276027): Inferred dual-clock RAM node "VexRiscv:VexRiscv|DataCache:dataCache_1|ways_0_data_symbol3_rtl_0" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design.
Warning (276027): Inferred dual-clock RAM node "storage_1_rtl_0" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design.
Info (276014): Found 7 instances of uninferred RAM logic
    Info (276004): RAM logic "storage_5" is uninferred due to inappropriate RAM size File: /home/tesisvm/Desktop/litexnuevo/litex-boards/litex_boards/targets/build/terasic_de0nano_propio_pl/gateware/terasic_de0nano_propio_pl.v Line: 6320
    Info (276004): RAM logic "storage_4" is uninferred due to inappropriate RAM size File: /home/tesisvm/Desktop/litexnuevo/litex-boards/litex_boards/targets/build/terasic_de0nano_propio_pl/gateware/terasic_de0nano_propio_pl.v Line: 6302
    Info (276004): RAM logic "storage_3" is uninferred due to inappropriate RAM size File: /home/tesisvm/Desktop/litexnuevo/litex-boards/litex_boards/targets/build/terasic_de0nano_propio_pl/gateware/terasic_de0nano_propio_pl.v Line: 6284
    Info (276004): RAM logic "storage_2" is uninferred due to inappropriate RAM size File: /home/tesisvm/Desktop/litexnuevo/litex-boards/litex_boards/targets/build/terasic_de0nano_propio_pl/gateware/terasic_de0nano_propio_pl.v Line: 6266
    Info (276004): RAM logic "mem" is uninferred due to inappropriate RAM size File: /home/tesisvm/Desktop/litexnuevo/litex-boards/litex_boards/targets/build/terasic_de0nano_propio_pl/gateware/terasic_de0nano_propio_pl.v Line: 6208
    Info (276007): RAM logic "storage" is uninferred due to asynchronous read logic File: /home/tesisvm/Desktop/litexnuevo/litex-boards/litex_boards/targets/build/terasic_de0nano_propio_pl/gateware/terasic_de0nano_propio_pl.v Line: 6224
    Info (276007): RAM logic "storage_1" is uninferred due to asynchronous read logic File: /home/tesisvm/Desktop/litexnuevo/litex-boards/litex_boards/targets/build/terasic_de0nano_propio_pl/gateware/terasic_de0nano_propio_pl.v Line: 6245
Critical Warning (127005): Memory depth (64) in the design file differs from memory depth (42) in the Memory Initialization File "/home/tesisvm/Desktop/repoimplementacion/testing/project/db/terasic_de0nano_propio_pl.ram0_terasic_de0nano_propio_pl_5ab241a7.hdl.mif" -- setting initial value for remaining addresses to 0
Info (19000): Inferred 32 megafunctions from design logic
    Info (276029): Inferred altsyncram megafunction from the following design logic: "tag_mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to SINGLE_PORT
        Info (286033): Parameter WIDTH_A set to 20
        Info (286033): Parameter WIDTHAD_A set to 9
        Info (286033): Parameter NUMWORDS_A set to 512
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "VexRiscv:VexRiscv|DataCache:dataCache_1|ways_0_tags_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 21
        Info (286033): Parameter WIDTHAD_A set to 7
        Info (286033): Parameter NUMWORDS_A set to 128
        Info (286033): Parameter WIDTH_B set to 21
        Info (286033): Parameter WIDTHAD_B set to 7
        Info (286033): Parameter NUMWORDS_B set to 128
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK1
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "sram_grain0_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to SINGLE_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 11
        Info (286033): Parameter NUMWORDS_A set to 2048
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/terasic_de0nano_propio_pl.ram1_terasic_de0nano_propio_pl_5ab241a7.hdl.mif
    Info (276029): Inferred altsyncram megafunction from the following design logic: "data_mem_grain12_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to SINGLE_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 9
        Info (286033): Parameter NUMWORDS_A set to 512
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "data_mem_grain8_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to SINGLE_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 9
        Info (286033): Parameter NUMWORDS_A set to 512
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "data_mem_grain4_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to SINGLE_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 9
        Info (286033): Parameter NUMWORDS_A set to 512
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "data_mem_grain0_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to SINGLE_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 9
        Info (286033): Parameter NUMWORDS_A set to 512
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "sram_grain1_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to SINGLE_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 11
        Info (286033): Parameter NUMWORDS_A set to 2048
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/terasic_de0nano_propio_pl.ram2_terasic_de0nano_propio_pl_5ab241a7.hdl.mif
    Info (276029): Inferred altsyncram megafunction from the following design logic: "data_mem_grain13_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to SINGLE_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 9
        Info (286033): Parameter NUMWORDS_A set to 512
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "data_mem_grain9_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to SINGLE_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 9
        Info (286033): Parameter NUMWORDS_A set to 512
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "data_mem_grain5_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to SINGLE_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 9
        Info (286033): Parameter NUMWORDS_A set to 512
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "data_mem_grain1_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to SINGLE_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 9
        Info (286033): Parameter NUMWORDS_A set to 512
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "sram_grain2_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to SINGLE_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 11
        Info (286033): Parameter NUMWORDS_A set to 2048
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/terasic_de0nano_propio_pl.ram3_terasic_de0nano_propio_pl_5ab241a7.hdl.mif
    Info (276029): Inferred altsyncram megafunction from the following design logic: "data_mem_grain14_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to SINGLE_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 9
        Info (286033): Parameter NUMWORDS_A set to 512
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "data_mem_grain10_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to SINGLE_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 9
        Info (286033): Parameter NUMWORDS_A set to 512
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "data_mem_grain6_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to SINGLE_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 9
        Info (286033): Parameter NUMWORDS_A set to 512
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "data_mem_grain2_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to SINGLE_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 9
        Info (286033): Parameter NUMWORDS_A set to 512
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "sram_grain3_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to SINGLE_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 11
        Info (286033): Parameter NUMWORDS_A set to 2048
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/terasic_de0nano_propio_pl.ram4_terasic_de0nano_propio_pl_5ab241a7.hdl.mif
    Info (276029): Inferred altsyncram megafunction from the following design logic: "data_mem_grain15_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to SINGLE_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 9
        Info (286033): Parameter NUMWORDS_A set to 512
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "data_mem_grain11_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to SINGLE_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 9
        Info (286033): Parameter NUMWORDS_A set to 512
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "data_mem_grain7_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to SINGLE_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 9
        Info (286033): Parameter NUMWORDS_A set to 512
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "data_mem_grain3_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to SINGLE_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 9
        Info (286033): Parameter NUMWORDS_A set to 512
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "storage_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 10
        Info (286033): Parameter WIDTHAD_A set to 4
        Info (286033): Parameter NUMWORDS_A set to 16
        Info (286033): Parameter WIDTH_B set to 10
        Info (286033): Parameter WIDTHAD_B set to 4
        Info (286033): Parameter NUMWORDS_B set to 16
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK1
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "VexRiscv:VexRiscv|InstructionCache:IBusCachedPlugin_cache|ways_0_tags_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 21
        Info (286033): Parameter WIDTHAD_A set to 7
        Info (286033): Parameter NUMWORDS_A set to 128
        Info (286033): Parameter WIDTH_B set to 21
        Info (286033): Parameter WIDTHAD_B set to 7
        Info (286033): Parameter NUMWORDS_B set to 128
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK1
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "VexRiscv:VexRiscv|InstructionCache:IBusCachedPlugin_cache|banks_0_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 32
        Info (286033): Parameter WIDTHAD_A set to 10
        Info (286033): Parameter NUMWORDS_A set to 1024
        Info (286033): Parameter WIDTH_B set to 32
        Info (286033): Parameter WIDTHAD_B set to 10
        Info (286033): Parameter NUMWORDS_B set to 1024
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK1
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "VexRiscv:VexRiscv|DataCache:dataCache_1|ways_0_data_symbol0_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 10
        Info (286033): Parameter NUMWORDS_A set to 1024
        Info (286033): Parameter WIDTH_B set to 8
        Info (286033): Parameter WIDTHAD_B set to 10
        Info (286033): Parameter NUMWORDS_B set to 1024
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK1
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "VexRiscv:VexRiscv|DataCache:dataCache_1|ways_0_data_symbol1_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 10
        Info (286033): Parameter NUMWORDS_A set to 1024
        Info (286033): Parameter WIDTH_B set to 8
        Info (286033): Parameter WIDTHAD_B set to 10
        Info (286033): Parameter NUMWORDS_B set to 1024
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK1
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "VexRiscv:VexRiscv|DataCache:dataCache_1|ways_0_data_symbol2_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 10
        Info (286033): Parameter NUMWORDS_A set to 1024
        Info (286033): Parameter WIDTH_B set to 8
        Info (286033): Parameter WIDTHAD_B set to 10
        Info (286033): Parameter NUMWORDS_B set to 1024
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK1
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "VexRiscv:VexRiscv|DataCache:dataCache_1|ways_0_data_symbol3_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 10
        Info (286033): Parameter NUMWORDS_A set to 1024
        Info (286033): Parameter WIDTH_B set to 8
        Info (286033): Parameter WIDTHAD_B set to 10
        Info (286033): Parameter NUMWORDS_B set to 1024
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK1
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "VexRiscv:VexRiscv|RegFilePlugin_regFile_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 32
        Info (286033): Parameter WIDTHAD_A set to 5
        Info (286033): Parameter NUMWORDS_A set to 32
        Info (286033): Parameter WIDTH_B set to 32
        Info (286033): Parameter WIDTHAD_B set to 5
        Info (286033): Parameter NUMWORDS_B set to 32
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
    Info (276029): Inferred altsyncram megafunction from the following design logic: "VexRiscv:VexRiscv|RegFilePlugin_regFile_rtl_1" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 32
        Info (286033): Parameter WIDTHAD_A set to 5
        Info (286033): Parameter NUMWORDS_A set to 32
        Info (286033): Parameter WIDTH_B set to 32
        Info (286033): Parameter WIDTHAD_B set to 5
        Info (286033): Parameter NUMWORDS_B set to 32
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
    Info (276029): Inferred altsyncram megafunction from the following design logic: "storage_1_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 10
        Info (286033): Parameter WIDTHAD_A set to 4
        Info (286033): Parameter NUMWORDS_A set to 16
        Info (286033): Parameter WIDTH_B set to 10
        Info (286033): Parameter WIDTHAD_B set to 4
        Info (286033): Parameter NUMWORDS_B set to 16
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK1
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
Info (278001): Inferred 4 megafunctions from design logic
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "VexRiscv:VexRiscv|Mult3" File: /home/tesisvm/Desktop/litexnuevo/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v Line: 3090
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "VexRiscv:VexRiscv|Mult1" File: /home/tesisvm/Desktop/litexnuevo/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v Line: 3088
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "VexRiscv:VexRiscv|Mult0" File: /home/tesisvm/Desktop/litexnuevo/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v Line: 3087
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "VexRiscv:VexRiscv|Mult2" File: /home/tesisvm/Desktop/litexnuevo/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v Line: 3089
Info (12130): Elaborated megafunction instantiation "altsyncram:tag_mem_rtl_0"
Info (12133): Instantiated megafunction "altsyncram:tag_mem_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "SINGLE_PORT"
    Info (12134): Parameter "WIDTH_A" = "20"
    Info (12134): Parameter "WIDTHAD_A" = "9"
    Info (12134): Parameter "NUMWORDS_A" = "512"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_5f41.tdf
    Info (12023): Found entity 1: altsyncram_5f41 File: /home/tesisvm/Desktop/repoimplementacion/testing/project/db/altsyncram_5f41.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "VexRiscv:VexRiscv|DataCache:dataCache_1|altsyncram:ways_0_tags_rtl_0"
Info (12133): Instantiated megafunction "VexRiscv:VexRiscv|DataCache:dataCache_1|altsyncram:ways_0_tags_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "21"
    Info (12134): Parameter "WIDTHAD_A" = "7"
    Info (12134): Parameter "NUMWORDS_A" = "128"
    Info (12134): Parameter "WIDTH_B" = "21"
    Info (12134): Parameter "WIDTHAD_B" = "7"
    Info (12134): Parameter "NUMWORDS_B" = "128"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK1"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_gsd1.tdf
    Info (12023): Found entity 1: altsyncram_gsd1 File: /home/tesisvm/Desktop/repoimplementacion/testing/project/db/altsyncram_gsd1.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "altsyncram:sram_grain0_rtl_0"
Info (12133): Instantiated megafunction "altsyncram:sram_grain0_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "SINGLE_PORT"
    Info (12134): Parameter "WIDTH_A" = "8"
    Info (12134): Parameter "WIDTHAD_A" = "11"
    Info (12134): Parameter "NUMWORDS_A" = "2048"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "db/terasic_de0nano_propio_pl.ram1_terasic_de0nano_propio_pl_5ab241a7.hdl.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_rnc1.tdf
    Info (12023): Found entity 1: altsyncram_rnc1 File: /home/tesisvm/Desktop/repoimplementacion/testing/project/db/altsyncram_rnc1.tdf Line: 28
Warning (127007): Memory Initialization File or Hexadecimal (Intel-Format) File "/home/tesisvm/Desktop/repoimplementacion/testing/project/db/terasic_de0nano_propio_pl.ram1_terasic_de0nano_propio_pl_5ab241a7.hdl.mif" contains "don't care" values -- overwriting them with 0s File: /home/tesisvm/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Warning (127007): Memory Initialization File or Hexadecimal (Intel-Format) File "/home/tesisvm/Desktop/repoimplementacion/testing/project/db/terasic_de0nano_propio_pl.ram1_terasic_de0nano_propio_pl_5ab241a7.hdl.mif" contains "don't care" values -- overwriting them with 0s File: /home/tesisvm/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12130): Elaborated megafunction instantiation "altsyncram:data_mem_grain12_rtl_0"
Info (12133): Instantiated megafunction "altsyncram:data_mem_grain12_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "SINGLE_PORT"
    Info (12134): Parameter "WIDTH_A" = "8"
    Info (12134): Parameter "WIDTHAD_A" = "9"
    Info (12134): Parameter "NUMWORDS_A" = "512"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_rd41.tdf
    Info (12023): Found entity 1: altsyncram_rd41 File: /home/tesisvm/Desktop/repoimplementacion/testing/project/db/altsyncram_rd41.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "altsyncram:sram_grain1_rtl_0"
Info (12133): Instantiated megafunction "altsyncram:sram_grain1_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "SINGLE_PORT"
    Info (12134): Parameter "WIDTH_A" = "8"
    Info (12134): Parameter "WIDTHAD_A" = "11"
    Info (12134): Parameter "NUMWORDS_A" = "2048"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "db/terasic_de0nano_propio_pl.ram2_terasic_de0nano_propio_pl_5ab241a7.hdl.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_snc1.tdf
    Info (12023): Found entity 1: altsyncram_snc1 File: /home/tesisvm/Desktop/repoimplementacion/testing/project/db/altsyncram_snc1.tdf Line: 28
Warning (127007): Memory Initialization File or Hexadecimal (Intel-Format) File "/home/tesisvm/Desktop/repoimplementacion/testing/project/db/terasic_de0nano_propio_pl.ram2_terasic_de0nano_propio_pl_5ab241a7.hdl.mif" contains "don't care" values -- overwriting them with 0s File: /home/tesisvm/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Warning (127007): Memory Initialization File or Hexadecimal (Intel-Format) File "/home/tesisvm/Desktop/repoimplementacion/testing/project/db/terasic_de0nano_propio_pl.ram2_terasic_de0nano_propio_pl_5ab241a7.hdl.mif" contains "don't care" values -- overwriting them with 0s File: /home/tesisvm/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12130): Elaborated megafunction instantiation "altsyncram:sram_grain2_rtl_0"
Info (12133): Instantiated megafunction "altsyncram:sram_grain2_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "SINGLE_PORT"
    Info (12134): Parameter "WIDTH_A" = "8"
    Info (12134): Parameter "WIDTHAD_A" = "11"
    Info (12134): Parameter "NUMWORDS_A" = "2048"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "db/terasic_de0nano_propio_pl.ram3_terasic_de0nano_propio_pl_5ab241a7.hdl.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_tnc1.tdf
    Info (12023): Found entity 1: altsyncram_tnc1 File: /home/tesisvm/Desktop/repoimplementacion/testing/project/db/altsyncram_tnc1.tdf Line: 28
Warning (127007): Memory Initialization File or Hexadecimal (Intel-Format) File "/home/tesisvm/Desktop/repoimplementacion/testing/project/db/terasic_de0nano_propio_pl.ram3_terasic_de0nano_propio_pl_5ab241a7.hdl.mif" contains "don't care" values -- overwriting them with 0s File: /home/tesisvm/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Warning (127007): Memory Initialization File or Hexadecimal (Intel-Format) File "/home/tesisvm/Desktop/repoimplementacion/testing/project/db/terasic_de0nano_propio_pl.ram3_terasic_de0nano_propio_pl_5ab241a7.hdl.mif" contains "don't care" values -- overwriting them with 0s File: /home/tesisvm/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12130): Elaborated megafunction instantiation "altsyncram:sram_grain3_rtl_0"
Info (12133): Instantiated megafunction "altsyncram:sram_grain3_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "SINGLE_PORT"
    Info (12134): Parameter "WIDTH_A" = "8"
    Info (12134): Parameter "WIDTHAD_A" = "11"
    Info (12134): Parameter "NUMWORDS_A" = "2048"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "db/terasic_de0nano_propio_pl.ram4_terasic_de0nano_propio_pl_5ab241a7.hdl.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_unc1.tdf
    Info (12023): Found entity 1: altsyncram_unc1 File: /home/tesisvm/Desktop/repoimplementacion/testing/project/db/altsyncram_unc1.tdf Line: 28
Warning (127007): Memory Initialization File or Hexadecimal (Intel-Format) File "/home/tesisvm/Desktop/repoimplementacion/testing/project/db/terasic_de0nano_propio_pl.ram4_terasic_de0nano_propio_pl_5ab241a7.hdl.mif" contains "don't care" values -- overwriting them with 0s File: /home/tesisvm/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Warning (127007): Memory Initialization File or Hexadecimal (Intel-Format) File "/home/tesisvm/Desktop/repoimplementacion/testing/project/db/terasic_de0nano_propio_pl.ram4_terasic_de0nano_propio_pl_5ab241a7.hdl.mif" contains "don't care" values -- overwriting them with 0s File: /home/tesisvm/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12130): Elaborated megafunction instantiation "altsyncram:storage_rtl_0"
Info (12133): Instantiated megafunction "altsyncram:storage_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "10"
    Info (12134): Parameter "WIDTHAD_A" = "4"
    Info (12134): Parameter "NUMWORDS_A" = "16"
    Info (12134): Parameter "WIDTH_B" = "10"
    Info (12134): Parameter "WIDTHAD_B" = "4"
    Info (12134): Parameter "NUMWORDS_B" = "16"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK1"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_uod1.tdf
    Info (12023): Found entity 1: altsyncram_uod1 File: /home/tesisvm/Desktop/repoimplementacion/testing/project/db/altsyncram_uod1.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "VexRiscv:VexRiscv|InstructionCache:IBusCachedPlugin_cache|altsyncram:banks_0_rtl_0"
Info (12133): Instantiated megafunction "VexRiscv:VexRiscv|InstructionCache:IBusCachedPlugin_cache|altsyncram:banks_0_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "32"
    Info (12134): Parameter "WIDTHAD_A" = "10"
    Info (12134): Parameter "NUMWORDS_A" = "1024"
    Info (12134): Parameter "WIDTH_B" = "32"
    Info (12134): Parameter "WIDTHAD_B" = "10"
    Info (12134): Parameter "NUMWORDS_B" = "1024"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK1"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_02e1.tdf
    Info (12023): Found entity 1: altsyncram_02e1 File: /home/tesisvm/Desktop/repoimplementacion/testing/project/db/altsyncram_02e1.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "VexRiscv:VexRiscv|DataCache:dataCache_1|altsyncram:ways_0_data_symbol0_rtl_0"
Info (12133): Instantiated megafunction "VexRiscv:VexRiscv|DataCache:dataCache_1|altsyncram:ways_0_data_symbol0_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "8"
    Info (12134): Parameter "WIDTHAD_A" = "10"
    Info (12134): Parameter "NUMWORDS_A" = "1024"
    Info (12134): Parameter "WIDTH_B" = "8"
    Info (12134): Parameter "WIDTHAD_B" = "10"
    Info (12134): Parameter "NUMWORDS_B" = "1024"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK1"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_6vd1.tdf
    Info (12023): Found entity 1: altsyncram_6vd1 File: /home/tesisvm/Desktop/repoimplementacion/testing/project/db/altsyncram_6vd1.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "VexRiscv:VexRiscv|altsyncram:RegFilePlugin_regFile_rtl_0"
Info (12133): Instantiated megafunction "VexRiscv:VexRiscv|altsyncram:RegFilePlugin_regFile_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "32"
    Info (12134): Parameter "WIDTHAD_A" = "5"
    Info (12134): Parameter "NUMWORDS_A" = "32"
    Info (12134): Parameter "WIDTH_B" = "32"
    Info (12134): Parameter "WIDTHAD_B" = "5"
    Info (12134): Parameter "NUMWORDS_B" = "32"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "READ_DURING_WRITE_MODE_MIXED_PORTS" = "OLD_DATA"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_esg1.tdf
    Info (12023): Found entity 1: altsyncram_esg1 File: /home/tesisvm/Desktop/repoimplementacion/testing/project/db/altsyncram_esg1.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "VexRiscv:VexRiscv|lpm_mult:Mult3" File: /home/tesisvm/Desktop/litexnuevo/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v Line: 3090
Info (12133): Instantiated megafunction "VexRiscv:VexRiscv|lpm_mult:Mult3" with the following parameter: File: /home/tesisvm/Desktop/litexnuevo/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v Line: 3090
    Info (12134): Parameter "LPM_WIDTHA" = "16"
    Info (12134): Parameter "LPM_WIDTHB" = "16"
    Info (12134): Parameter "LPM_WIDTHP" = "32"
    Info (12134): Parameter "LPM_WIDTHR" = "32"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "6"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_7dt.tdf
    Info (12023): Found entity 1: mult_7dt File: /home/tesisvm/Desktop/repoimplementacion/testing/project/db/mult_7dt.tdf Line: 29
Info (12130): Elaborated megafunction instantiation "VexRiscv:VexRiscv|lpm_mult:Mult1" File: /home/tesisvm/Desktop/litexnuevo/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v Line: 3088
Info (12133): Instantiated megafunction "VexRiscv:VexRiscv|lpm_mult:Mult1" with the following parameter: File: /home/tesisvm/Desktop/litexnuevo/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v Line: 3088
    Info (12134): Parameter "LPM_WIDTHA" = "17"
    Info (12134): Parameter "LPM_WIDTHB" = "17"
    Info (12134): Parameter "LPM_WIDTHP" = "34"
    Info (12134): Parameter "LPM_WIDTHR" = "34"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_76t.tdf
    Info (12023): Found entity 1: mult_76t File: /home/tesisvm/Desktop/repoimplementacion/testing/project/db/mult_76t.tdf Line: 29
Info (12130): Elaborated megafunction instantiation "VexRiscv:VexRiscv|lpm_mult:Mult0" File: /home/tesisvm/Desktop/litexnuevo/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v Line: 3087
Info (12133): Instantiated megafunction "VexRiscv:VexRiscv|lpm_mult:Mult0" with the following parameter: File: /home/tesisvm/Desktop/litexnuevo/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v Line: 3087
    Info (12134): Parameter "LPM_WIDTHA" = "17"
    Info (12134): Parameter "LPM_WIDTHB" = "17"
    Info (12134): Parameter "LPM_WIDTHP" = "34"
    Info (12134): Parameter "LPM_WIDTHR" = "34"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12130): Elaborated megafunction instantiation "VexRiscv:VexRiscv|lpm_mult:Mult2" File: /home/tesisvm/Desktop/litexnuevo/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v Line: 3089
Info (12133): Instantiated megafunction "VexRiscv:VexRiscv|lpm_mult:Mult2" with the following parameter: File: /home/tesisvm/Desktop/litexnuevo/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v Line: 3089
    Info (12134): Parameter "LPM_WIDTHA" = "17"
    Info (12134): Parameter "LPM_WIDTHB" = "17"
    Info (12134): Parameter "LPM_WIDTHP" = "34"
    Info (12134): Parameter "LPM_WIDTHR" = "34"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following RAM node(s):
        Warning (14320): Synthesized away node "altsyncram:storage_1_rtl_0|altsyncram_uod1:auto_generated|ram_block1a8" File: /home/tesisvm/Desktop/repoimplementacion/testing/project/db/altsyncram_uod1.tdf Line: 280
        Warning (14320): Synthesized away node "altsyncram:storage_1_rtl_0|altsyncram_uod1:auto_generated|ram_block1a9" File: /home/tesisvm/Desktop/repoimplementacion/testing/project/db/altsyncram_uod1.tdf Line: 310
        Warning (14320): Synthesized away node "altsyncram:storage_rtl_0|altsyncram_uod1:auto_generated|ram_block1a8" File: /home/tesisvm/Desktop/repoimplementacion/testing/project/db/altsyncram_uod1.tdf Line: 280
        Warning (14320): Synthesized away node "altsyncram:storage_rtl_0|altsyncram_uod1:auto_generated|ram_block1a9" File: /home/tesisvm/Desktop/repoimplementacion/testing/project/db/altsyncram_uod1.tdf Line: 310
Info (13000): Registers with preset signals will power-up high File: /home/tesisvm/Desktop/litexnuevo/litex-boards/litex_boards/targets/build/terasic_de0nano_propio_pl/gateware/terasic_de0nano_propio_pl.v Line: 6902
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Info (286030): Timing-Driven Synthesis is running
Info (17049): 94 registers lost all their fanouts during netlist optimizations.
Info (17016): Found the following redundant logic cells in design
    Info (17048): Logic cell "VexRiscv:VexRiscv|execute_RS1[5]" File: /home/tesisvm/Desktop/litexnuevo/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v Line: 611
    Info (17048): Logic cell "VexRiscv:VexRiscv|execute_RS2[5]" File: /home/tesisvm/Desktop/litexnuevo/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v Line: 613
    Info (17048): Logic cell "VexRiscv:VexRiscv|execute_RS1[4]" File: /home/tesisvm/Desktop/litexnuevo/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v Line: 611
    Info (17048): Logic cell "VexRiscv:VexRiscv|execute_RS2[4]" File: /home/tesisvm/Desktop/litexnuevo/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v Line: 613
    Info (17048): Logic cell "VexRiscv:VexRiscv|execute_RS1[3]" File: /home/tesisvm/Desktop/litexnuevo/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v Line: 611
    Info (17048): Logic cell "VexRiscv:VexRiscv|execute_RS2[3]" File: /home/tesisvm/Desktop/litexnuevo/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v Line: 613
    Info (17048): Logic cell "VexRiscv:VexRiscv|execute_RS1[2]" File: /home/tesisvm/Desktop/litexnuevo/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v Line: 611
    Info (17048): Logic cell "VexRiscv:VexRiscv|execute_RS2[2]" File: /home/tesisvm/Desktop/litexnuevo/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v Line: 613
    Info (17048): Logic cell "VexRiscv:VexRiscv|execute_RS1[1]" File: /home/tesisvm/Desktop/litexnuevo/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v Line: 611
    Info (17048): Logic cell "VexRiscv:VexRiscv|execute_RS2[1]" File: /home/tesisvm/Desktop/litexnuevo/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v Line: 613
    Info (17048): Logic cell "VexRiscv:VexRiscv|execute_RS1[0]" File: /home/tesisvm/Desktop/litexnuevo/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v Line: 611
    Info (17048): Logic cell "VexRiscv:VexRiscv|execute_RS2[0]" File: /home/tesisvm/Desktop/litexnuevo/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v Line: 613
    Info (17048): Logic cell "VexRiscv:VexRiscv|execute_RS1[6]" File: /home/tesisvm/Desktop/litexnuevo/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v Line: 611
    Info (17048): Logic cell "VexRiscv:VexRiscv|execute_RS2[6]" File: /home/tesisvm/Desktop/litexnuevo/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v Line: 613
    Info (17048): Logic cell "VexRiscv:VexRiscv|execute_RS1[7]" File: /home/tesisvm/Desktop/litexnuevo/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v Line: 611
    Info (17048): Logic cell "VexRiscv:VexRiscv|execute_RS2[7]" File: /home/tesisvm/Desktop/litexnuevo/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v Line: 613
    Info (17048): Logic cell "VexRiscv:VexRiscv|execute_RS1[8]" File: /home/tesisvm/Desktop/litexnuevo/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v Line: 611
    Info (17048): Logic cell "VexRiscv:VexRiscv|execute_RS2[8]" File: /home/tesisvm/Desktop/litexnuevo/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v Line: 613
    Info (17048): Logic cell "VexRiscv:VexRiscv|execute_RS1[9]" File: /home/tesisvm/Desktop/litexnuevo/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v Line: 611
    Info (17048): Logic cell "VexRiscv:VexRiscv|execute_RS2[9]" File: /home/tesisvm/Desktop/litexnuevo/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v Line: 613
    Info (17048): Logic cell "VexRiscv:VexRiscv|execute_RS1[10]" File: /home/tesisvm/Desktop/litexnuevo/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v Line: 611
    Info (17048): Logic cell "VexRiscv:VexRiscv|execute_RS2[10]" File: /home/tesisvm/Desktop/litexnuevo/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v Line: 613
    Info (17048): Logic cell "VexRiscv:VexRiscv|execute_RS1[11]" File: /home/tesisvm/Desktop/litexnuevo/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v Line: 611
    Info (17048): Logic cell "VexRiscv:VexRiscv|execute_RS2[11]" File: /home/tesisvm/Desktop/litexnuevo/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v Line: 613
    Info (17048): Logic cell "VexRiscv:VexRiscv|execute_RS1[31]" File: /home/tesisvm/Desktop/litexnuevo/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v Line: 611
    Info (17048): Logic cell "VexRiscv:VexRiscv|execute_RS2[31]" File: /home/tesisvm/Desktop/litexnuevo/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v Line: 613
    Info (17048): Logic cell "VexRiscv:VexRiscv|execute_RS1[30]" File: /home/tesisvm/Desktop/litexnuevo/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v Line: 611
    Info (17048): Logic cell "VexRiscv:VexRiscv|execute_RS2[30]" File: /home/tesisvm/Desktop/litexnuevo/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v Line: 613
    Info (17048): Logic cell "VexRiscv:VexRiscv|execute_RS1[29]" File: /home/tesisvm/Desktop/litexnuevo/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v Line: 611
    Info (17048): Logic cell "VexRiscv:VexRiscv|execute_RS2[29]" File: /home/tesisvm/Desktop/litexnuevo/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v Line: 613
    Info (17048): Logic cell "VexRiscv:VexRiscv|execute_RS1[28]" File: /home/tesisvm/Desktop/litexnuevo/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v Line: 611
    Info (17048): Logic cell "VexRiscv:VexRiscv|execute_RS2[28]" File: /home/tesisvm/Desktop/litexnuevo/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v Line: 613
    Info (17048): Logic cell "VexRiscv:VexRiscv|execute_RS1[27]" File: /home/tesisvm/Desktop/litexnuevo/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v Line: 611
    Info (17048): Logic cell "VexRiscv:VexRiscv|execute_RS2[27]" File: /home/tesisvm/Desktop/litexnuevo/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v Line: 613
    Info (17048): Logic cell "VexRiscv:VexRiscv|execute_RS1[26]" File: /home/tesisvm/Desktop/litexnuevo/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v Line: 611
    Info (17048): Logic cell "VexRiscv:VexRiscv|execute_RS2[26]" File: /home/tesisvm/Desktop/litexnuevo/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v Line: 613
    Info (17048): Logic cell "VexRiscv:VexRiscv|execute_RS1[25]" File: /home/tesisvm/Desktop/litexnuevo/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v Line: 611
    Info (17048): Logic cell "VexRiscv:VexRiscv|execute_RS2[25]" File: /home/tesisvm/Desktop/litexnuevo/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v Line: 613
    Info (17048): Logic cell "VexRiscv:VexRiscv|execute_RS1[24]" File: /home/tesisvm/Desktop/litexnuevo/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v Line: 611
    Info (17048): Logic cell "VexRiscv:VexRiscv|execute_RS2[24]" File: /home/tesisvm/Desktop/litexnuevo/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v Line: 613
    Info (17048): Logic cell "VexRiscv:VexRiscv|execute_RS1[23]" File: /home/tesisvm/Desktop/litexnuevo/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v Line: 611
    Info (17048): Logic cell "VexRiscv:VexRiscv|execute_RS2[23]" File: /home/tesisvm/Desktop/litexnuevo/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v Line: 613
    Info (17048): Logic cell "VexRiscv:VexRiscv|execute_RS1[22]" File: /home/tesisvm/Desktop/litexnuevo/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v Line: 611
    Info (17048): Logic cell "VexRiscv:VexRiscv|execute_RS2[22]" File: /home/tesisvm/Desktop/litexnuevo/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v Line: 613
    Info (17048): Logic cell "VexRiscv:VexRiscv|execute_RS1[21]" File: /home/tesisvm/Desktop/litexnuevo/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v Line: 611
    Info (17048): Logic cell "VexRiscv:VexRiscv|execute_RS2[21]" File: /home/tesisvm/Desktop/litexnuevo/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v Line: 613
    Info (17048): Logic cell "VexRiscv:VexRiscv|execute_RS1[20]" File: /home/tesisvm/Desktop/litexnuevo/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v Line: 611
    Info (17048): Logic cell "VexRiscv:VexRiscv|execute_RS2[20]" File: /home/tesisvm/Desktop/litexnuevo/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v Line: 613
    Info (17048): Logic cell "VexRiscv:VexRiscv|execute_RS1[19]" File: /home/tesisvm/Desktop/litexnuevo/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v Line: 611
    Info (17048): Logic cell "VexRiscv:VexRiscv|execute_RS2[19]" File: /home/tesisvm/Desktop/litexnuevo/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v Line: 613
    Info (17048): Logic cell "VexRiscv:VexRiscv|execute_RS1[18]" File: /home/tesisvm/Desktop/litexnuevo/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v Line: 611
    Info (17048): Logic cell "VexRiscv:VexRiscv|execute_RS2[18]" File: /home/tesisvm/Desktop/litexnuevo/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v Line: 613
    Info (17048): Logic cell "VexRiscv:VexRiscv|execute_RS1[17]" File: /home/tesisvm/Desktop/litexnuevo/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v Line: 611
    Info (17048): Logic cell "VexRiscv:VexRiscv|execute_RS2[17]" File: /home/tesisvm/Desktop/litexnuevo/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v Line: 613
    Info (17048): Logic cell "VexRiscv:VexRiscv|execute_RS1[16]" File: /home/tesisvm/Desktop/litexnuevo/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v Line: 611
    Info (17048): Logic cell "VexRiscv:VexRiscv|execute_RS2[16]" File: /home/tesisvm/Desktop/litexnuevo/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v Line: 613
    Info (17048): Logic cell "VexRiscv:VexRiscv|execute_RS1[15]" File: /home/tesisvm/Desktop/litexnuevo/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v Line: 611
    Info (17048): Logic cell "VexRiscv:VexRiscv|execute_RS2[15]" File: /home/tesisvm/Desktop/litexnuevo/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v Line: 613
    Info (17048): Logic cell "VexRiscv:VexRiscv|execute_RS1[14]" File: /home/tesisvm/Desktop/litexnuevo/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v Line: 611
    Info (17048): Logic cell "VexRiscv:VexRiscv|execute_RS2[14]" File: /home/tesisvm/Desktop/litexnuevo/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v Line: 613
    Info (17048): Logic cell "VexRiscv:VexRiscv|execute_RS1[13]" File: /home/tesisvm/Desktop/litexnuevo/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v Line: 611
    Info (17048): Logic cell "VexRiscv:VexRiscv|execute_RS2[13]" File: /home/tesisvm/Desktop/litexnuevo/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v Line: 613
    Info (17048): Logic cell "VexRiscv:VexRiscv|execute_RS1[12]" File: /home/tesisvm/Desktop/litexnuevo/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v Line: 611
    Info (17048): Logic cell "VexRiscv:VexRiscv|execute_RS2[12]" File: /home/tesisvm/Desktop/litexnuevo/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v Line: 613
    Info (17048): Logic cell "VexRiscv:VexRiscv|IBusCachedPlugin_predictionJumpInterface_payload[30]" File: /home/tesisvm/Desktop/litexnuevo/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v Line: 688
    Info (17048): Logic cell "VexRiscv:VexRiscv|IBusCachedPlugin_predictionJumpInterface_payload[31]" File: /home/tesisvm/Desktop/litexnuevo/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v Line: 688
    Info (17048): Logic cell "VexRiscv:VexRiscv|IBusCachedPlugin_predictionJumpInterface_payload[22]" File: /home/tesisvm/Desktop/litexnuevo/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v Line: 688
    Info (17048): Logic cell "VexRiscv:VexRiscv|IBusCachedPlugin_predictionJumpInterface_payload[23]" File: /home/tesisvm/Desktop/litexnuevo/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v Line: 688
    Info (17048): Logic cell "VexRiscv:VexRiscv|IBusCachedPlugin_predictionJumpInterface_payload[24]" File: /home/tesisvm/Desktop/litexnuevo/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v Line: 688
    Info (17048): Logic cell "VexRiscv:VexRiscv|IBusCachedPlugin_predictionJumpInterface_payload[25]" File: /home/tesisvm/Desktop/litexnuevo/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v Line: 688
    Info (17048): Logic cell "VexRiscv:VexRiscv|IBusCachedPlugin_predictionJumpInterface_payload[26]" File: /home/tesisvm/Desktop/litexnuevo/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v Line: 688
    Info (17048): Logic cell "VexRiscv:VexRiscv|IBusCachedPlugin_predictionJumpInterface_payload[27]" File: /home/tesisvm/Desktop/litexnuevo/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v Line: 688
    Info (17048): Logic cell "VexRiscv:VexRiscv|IBusCachedPlugin_predictionJumpInterface_payload[28]" File: /home/tesisvm/Desktop/litexnuevo/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v Line: 688
    Info (17048): Logic cell "VexRiscv:VexRiscv|IBusCachedPlugin_predictionJumpInterface_payload[29]" File: /home/tesisvm/Desktop/litexnuevo/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v Line: 688
    Info (17048): Logic cell "VexRiscv:VexRiscv|IBusCachedPlugin_predictionJumpInterface_payload[20]" File: /home/tesisvm/Desktop/litexnuevo/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v Line: 688
    Info (17048): Logic cell "VexRiscv:VexRiscv|IBusCachedPlugin_predictionJumpInterface_payload[21]" File: /home/tesisvm/Desktop/litexnuevo/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v Line: 688
    Info (17048): Logic cell "VexRiscv:VexRiscv|IBusCachedPlugin_predictionJumpInterface_payload[12]" File: /home/tesisvm/Desktop/litexnuevo/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v Line: 688
    Info (17048): Logic cell "VexRiscv:VexRiscv|IBusCachedPlugin_predictionJumpInterface_payload[13]" File: /home/tesisvm/Desktop/litexnuevo/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v Line: 688
    Info (17048): Logic cell "VexRiscv:VexRiscv|IBusCachedPlugin_predictionJumpInterface_payload[14]" File: /home/tesisvm/Desktop/litexnuevo/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v Line: 688
    Info (17048): Logic cell "VexRiscv:VexRiscv|IBusCachedPlugin_predictionJumpInterface_payload[15]" File: /home/tesisvm/Desktop/litexnuevo/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v Line: 688
    Info (17048): Logic cell "VexRiscv:VexRiscv|IBusCachedPlugin_predictionJumpInterface_payload[16]" File: /home/tesisvm/Desktop/litexnuevo/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v Line: 688
    Info (17048): Logic cell "VexRiscv:VexRiscv|IBusCachedPlugin_predictionJumpInterface_payload[17]" File: /home/tesisvm/Desktop/litexnuevo/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v Line: 688
    Info (17048): Logic cell "VexRiscv:VexRiscv|IBusCachedPlugin_predictionJumpInterface_payload[18]" File: /home/tesisvm/Desktop/litexnuevo/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v Line: 688
    Info (17048): Logic cell "VexRiscv:VexRiscv|IBusCachedPlugin_predictionJumpInterface_payload[19]" File: /home/tesisvm/Desktop/litexnuevo/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v Line: 688
    Info (17048): Logic cell "VexRiscv:VexRiscv|IBusCachedPlugin_predictionJumpInterface_payload[5]" File: /home/tesisvm/Desktop/litexnuevo/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v Line: 688
    Info (17048): Logic cell "VexRiscv:VexRiscv|IBusCachedPlugin_predictionJumpInterface_payload[6]" File: /home/tesisvm/Desktop/litexnuevo/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v Line: 688
    Info (17048): Logic cell "VexRiscv:VexRiscv|IBusCachedPlugin_predictionJumpInterface_payload[7]" File: /home/tesisvm/Desktop/litexnuevo/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v Line: 688
    Info (17048): Logic cell "VexRiscv:VexRiscv|IBusCachedPlugin_predictionJumpInterface_payload[8]" File: /home/tesisvm/Desktop/litexnuevo/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v Line: 688
    Info (17048): Logic cell "VexRiscv:VexRiscv|IBusCachedPlugin_predictionJumpInterface_payload[9]" File: /home/tesisvm/Desktop/litexnuevo/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v Line: 688
    Info (17048): Logic cell "VexRiscv:VexRiscv|IBusCachedPlugin_predictionJumpInterface_payload[10]" File: /home/tesisvm/Desktop/litexnuevo/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v Line: 688
    Info (17048): Logic cell "VexRiscv:VexRiscv|IBusCachedPlugin_predictionJumpInterface_payload[11]" File: /home/tesisvm/Desktop/litexnuevo/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v Line: 688
    Info (17048): Logic cell "VexRiscv:VexRiscv|IBusCachedPlugin_predictionJumpInterface_payload[4]" File: /home/tesisvm/Desktop/litexnuevo/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v Line: 688
    Info (17048): Logic cell "VexRiscv:VexRiscv|IBusCachedPlugin_predictionJumpInterface_payload[3]" File: /home/tesisvm/Desktop/litexnuevo/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v Line: 688
    Info (17048): Logic cell "VexRiscv:VexRiscv|IBusCachedPlugin_predictionJumpInterface_payload[2]" File: /home/tesisvm/Desktop/litexnuevo/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v Line: 688
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 10092 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 3 input pins
    Info (21059): Implemented 35 output pins
    Info (21060): Implemented 16 bidirectional pins
    Info (21061): Implemented 9624 logic cells
    Info (21064): Implemented 366 RAM segments
    Info (21065): Implemented 1 PLLs
    Info (21062): Implemented 8 DSP elements
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 468 warnings
    Info: Peak virtual memory: 502 megabytes
    Info: Processing ended: Mon Oct  6 16:32:19 2025
    Info: Elapsed time: 00:00:34
    Info: Total CPU time (on all processors): 00:00:41


