{"design__lint_error__count": 0, "design__lint_timing_construct__count": 0, "design__lint_warning__count": 27, "design__inferred_latch__count": 0, "design__instance__count": 3482, "design__instance__area": 24262, "design__instance_unmapped__count": 0, "synthesis__check_error__count": 0, "design__max_slew_violation__count__corner:nom_tt_025C_1v80": 0, "design__max_fanout_violation__count__corner:nom_tt_025C_1v80": 10, "design__max_cap_violation__count__corner:nom_tt_025C_1v80": 0, "power__internal__total": 0.008264328353106976, "power__switching__total": 0.009971077553927898, "power__leakage__total": 2.7228368892906474e-08, "power__total": 0.018235433846712112, "clock__skew__worst_hold__corner:nom_tt_025C_1v80": 0.037585, "clock__skew__worst_setup__corner:nom_tt_025C_1v80": 0.037585, "timing__hold__ws__corner:nom_tt_025C_1v80": 0.308736, "timing__setup__ws__corner:nom_tt_025C_1v80": 1.15068, "timing__hold__tns__corner:nom_tt_025C_1v80": 0.0, "timing__setup__tns__corner:nom_tt_025C_1v80": 0.0, "timing__hold__wns__corner:nom_tt_025C_1v80": 0.0, "timing__setup__wns__corner:nom_tt_025C_1v80": 0.0, "timing__hold_vio__count__corner:nom_tt_025C_1v80": 0, "timing__hold_r2r__ws__corner:nom_tt_025C_1v80": 0.317951, "timing__hold_r2r_vio__count__corner:nom_tt_025C_1v80": 0, "timing__setup_vio__count__corner:nom_tt_025C_1v80": 0, "timing__setup_r2r__ws__corner:nom_tt_025C_1v80": 1.15068, "timing__setup_r2r_vio__count__corner:nom_tt_025C_1v80": 0, "design__max_slew_violation__count": 14, "design__max_fanout_violation__count": 10, "design__max_cap_violation__count": 0, "clock__skew__worst_hold": 0.062892, "clock__skew__worst_setup": 0.026197, "timing__hold__ws": 0.073234, "timing__setup__ws": -7.096744, "timing__hold__tns": 0.0, "timing__setup__tns": -255.188019, "timing__hold__wns": 0.0, "timing__setup__wns": -7.096744, "timing__hold_vio__count": 0, "timing__hold_r2r__ws": 0.110006, "timing__hold_r2r_vio__count": 0, "timing__setup_vio__count": 195, "timing__setup_r2r__ws": -7.096744, "timing__setup_r2r_vio__count": 195, "design__die__bbox": "0.0 0.0 227.13 237.85", "design__core__bbox": "5.52 10.88 221.26 225.76", "design__io": 262, "design__die__area": 54022.9, "design__core__area": 46358.2, "design__instance__count__stdcell": 3482, "design__instance__area__stdcell": 24262, "design__instance__count__macros": 0, "design__instance__area__macros": 0, "design__instance__utilization": 0.52336, "design__instance__utilization__stdcell": 0.52336, "floorplan__design__io": 260, "design__io__hpwl": 22560090, "design__power_grid_violation__count__net:VGND": 0, "design__power_grid_violation__count__net:VPWR": 0, "design__power_grid_violation__count": 0, "timing__drv__floating__nets": 0, "timing__drv__floating__pins": 0, "design__instance__displacement__total": 0, "design__instance__displacement__mean": 0, "design__instance__displacement__max": 0, "route__wirelength__estimated": 64231.1, "design__violations": 0, "design__instance__count__setup_buffer": 24, "design__instance__count__hold_buffer": 153, "antenna__violating__nets": 0, "antenna__violating__pins": 0, "route__net": 3029, "route__net__special": 2, "route__drc_errors__iter:1": 1611, "route__wirelength__iter:1": 71499, "route__drc_errors__iter:2": 867, "route__wirelength__iter:2": 70785, "route__drc_errors__iter:3": 832, "route__wirelength__iter:3": 70561, "route__drc_errors__iter:4": 177, "route__wirelength__iter:4": 70553, "route__drc_errors__iter:5": 4, "route__wirelength__iter:5": 70499, "route__drc_errors__iter:6": 4, "route__wirelength__iter:6": 70495, "route__drc_errors__iter:7": 4, "route__wirelength__iter:7": 70495, "route__drc_errors__iter:8": 0, "route__wirelength__iter:8": 70498, "route__drc_errors": 0, "route__wirelength": 70498, "route__vias": 18351, "route__vias__singlecut": 18351, "route__vias__multicut": 0, "route__antenna_violation__count": 0, "design__disconnected_pin__count": 0, "route__wirelength__max": 766.03, "timing__unannotated_net__count__corner:nom_tt_025C_1v80": 0, "timing__unannotated_net_filtered__count__corner:nom_tt_025C_1v80": 0, "design__max_slew_violation__count__corner:nom_ss_100C_1v60": 3, "design__max_fanout_violation__count__corner:nom_ss_100C_1v60": 10, "design__max_cap_violation__count__corner:nom_ss_100C_1v60": 0, "clock__skew__worst_hold__corner:nom_ss_100C_1v60": 0.056814, "clock__skew__worst_setup__corner:nom_ss_100C_1v60": 0.056814, "timing__hold__ws__corner:nom_ss_100C_1v60": 0.885311, "timing__setup__ws__corner:nom_ss_100C_1v60": -6.915269, "timing__hold__tns__corner:nom_ss_100C_1v60": 0.0, "timing__setup__tns__corner:nom_ss_100C_1v60": -245.650314, "timing__hold__wns__corner:nom_ss_100C_1v60": 0.0, "timing__setup__wns__corner:nom_ss_100C_1v60": -6.915269, "timing__hold_vio__count__corner:nom_ss_100C_1v60": 0, "timing__hold_r2r__ws__corner:nom_ss_100C_1v60": 0.885311, "timing__hold_r2r_vio__count__corner:nom_ss_100C_1v60": 0, "timing__setup_vio__count__corner:nom_ss_100C_1v60": 65, "timing__setup_r2r__ws__corner:nom_ss_100C_1v60": -6.915269, "timing__setup_r2r_vio__count__corner:nom_ss_100C_1v60": 65, "timing__unannotated_net__count__corner:nom_ss_100C_1v60": 0, "timing__unannotated_net_filtered__count__corner:nom_ss_100C_1v60": 0, "design__max_slew_violation__count__corner:nom_ff_n40C_1v95": 0, "design__max_fanout_violation__count__corner:nom_ff_n40C_1v95": 10, "design__max_cap_violation__count__corner:nom_ff_n40C_1v95": 0, "clock__skew__worst_hold__corner:nom_ff_n40C_1v95": 0.028388, "clock__skew__worst_setup__corner:nom_ff_n40C_1v95": 0.028388, "timing__hold__ws__corner:nom_ff_n40C_1v95": 0.078986, "timing__setup__ws__corner:nom_ff_n40C_1v95": 4.413274, "timing__hold__tns__corner:nom_ff_n40C_1v95": 0.0, "timing__setup__tns__corner:nom_ff_n40C_1v95": 0.0, "timing__hold__wns__corner:nom_ff_n40C_1v95": 0.0, "timing__setup__wns__corner:nom_ff_n40C_1v95": 0.0, "timing__hold_vio__count__corner:nom_ff_n40C_1v95": 0, "timing__hold_r2r__ws__corner:nom_ff_n40C_1v95": 0.111778, "timing__hold_r2r_vio__count__corner:nom_ff_n40C_1v95": 0, "timing__setup_vio__count__corner:nom_ff_n40C_1v95": 0, "timing__setup_r2r__ws__corner:nom_ff_n40C_1v95": 4.413274, "timing__setup_r2r_vio__count__corner:nom_ff_n40C_1v95": 0, "timing__unannotated_net__count__corner:nom_ff_n40C_1v95": 0, "timing__unannotated_net_filtered__count__corner:nom_ff_n40C_1v95": 0, "design__max_slew_violation__count__corner:min_tt_025C_1v80": 0, "design__max_fanout_violation__count__corner:min_tt_025C_1v80": 10, "design__max_cap_violation__count__corner:min_tt_025C_1v80": 0, "clock__skew__worst_hold__corner:min_tt_025C_1v80": 0.034864, "clock__skew__worst_setup__corner:min_tt_025C_1v80": 0.034864, "timing__hold__ws__corner:min_tt_025C_1v80": 0.315479, "timing__setup__ws__corner:min_tt_025C_1v80": 1.232269, "timing__hold__tns__corner:min_tt_025C_1v80": 0.0, "timing__setup__tns__corner:min_tt_025C_1v80": 0.0, "timing__hold__wns__corner:min_tt_025C_1v80": 0.0, "timing__setup__wns__corner:min_tt_025C_1v80": 0.0, "timing__hold_vio__count__corner:min_tt_025C_1v80": 0, "timing__hold_r2r__ws__corner:min_tt_025C_1v80": 0.315479, "timing__hold_r2r_vio__count__corner:min_tt_025C_1v80": 0, "timing__setup_vio__count__corner:min_tt_025C_1v80": 0, "timing__setup_r2r__ws__corner:min_tt_025C_1v80": 1.232269, "timing__setup_r2r_vio__count__corner:min_tt_025C_1v80": 0, "timing__unannotated_net__count__corner:min_tt_025C_1v80": 0, "timing__unannotated_net_filtered__count__corner:min_tt_025C_1v80": 0, "design__max_slew_violation__count__corner:min_ss_100C_1v60": 0, "design__max_fanout_violation__count__corner:min_ss_100C_1v60": 10, "design__max_cap_violation__count__corner:min_ss_100C_1v60": 0, "clock__skew__worst_hold__corner:min_ss_100C_1v60": 0.054569, "clock__skew__worst_setup__corner:min_ss_100C_1v60": 0.054569, "timing__hold__ws__corner:min_ss_100C_1v60": 0.884095, "timing__setup__ws__corner:min_ss_100C_1v60": -6.771703, "timing__hold__tns__corner:min_ss_100C_1v60": 0.0, "timing__setup__tns__corner:min_ss_100C_1v60": -237.515274, "timing__hold__wns__corner:min_ss_100C_1v60": 0.0, "timing__setup__wns__corner:min_ss_100C_1v60": -6.771703, "timing__hold_vio__count__corner:min_ss_100C_1v60": 0, "timing__hold_r2r__ws__corner:min_ss_100C_1v60": 0.884095, "timing__hold_r2r_vio__count__corner:min_ss_100C_1v60": 0, "timing__setup_vio__count__corner:min_ss_100C_1v60": 65, "timing__setup_r2r__ws__corner:min_ss_100C_1v60": -6.771703, "timing__setup_r2r_vio__count__corner:min_ss_100C_1v60": 65, "timing__unannotated_net__count__corner:min_ss_100C_1v60": 0, "timing__unannotated_net_filtered__count__corner:min_ss_100C_1v60": 0, "design__max_slew_violation__count__corner:min_ff_n40C_1v95": 0, "design__max_fanout_violation__count__corner:min_ff_n40C_1v95": 10, "design__max_cap_violation__count__corner:min_ff_n40C_1v95": 0, "clock__skew__worst_hold__corner:min_ff_n40C_1v95": 0.026197, "clock__skew__worst_setup__corner:min_ff_n40C_1v95": 0.026197, "timing__hold__ws__corner:min_ff_n40C_1v95": 0.087065, "timing__setup__ws__corner:min_ff_n40C_1v95": 4.474847, "timing__hold__tns__corner:min_ff_n40C_1v95": 0.0, "timing__setup__tns__corner:min_ff_n40C_1v95": 0.0, "timing__hold__wns__corner:min_ff_n40C_1v95": 0.0, "timing__setup__wns__corner:min_ff_n40C_1v95": 0.0, "timing__hold_vio__count__corner:min_ff_n40C_1v95": 0, "timing__hold_r2r__ws__corner:min_ff_n40C_1v95": 0.110006, "timing__hold_r2r_vio__count__corner:min_ff_n40C_1v95": 0, "timing__setup_vio__count__corner:min_ff_n40C_1v95": 0, "timing__setup_r2r__ws__corner:min_ff_n40C_1v95": 4.474847, "timing__setup_r2r_vio__count__corner:min_ff_n40C_1v95": 0, "timing__unannotated_net__count__corner:min_ff_n40C_1v95": 0, "timing__unannotated_net_filtered__count__corner:min_ff_n40C_1v95": 0, "design__max_slew_violation__count__corner:max_tt_025C_1v80": 0, "design__max_fanout_violation__count__corner:max_tt_025C_1v80": 10, "design__max_cap_violation__count__corner:max_tt_025C_1v80": 0, "clock__skew__worst_hold__corner:max_tt_025C_1v80": 0.042532, "clock__skew__worst_setup__corner:max_tt_025C_1v80": 0.042532, "timing__hold__ws__corner:max_tt_025C_1v80": 0.297033, "timing__setup__ws__corner:max_tt_025C_1v80": 1.052774, "timing__hold__tns__corner:max_tt_025C_1v80": 0.0, "timing__setup__tns__corner:max_tt_025C_1v80": 0.0, "timing__hold__wns__corner:max_tt_025C_1v80": 0.0, "timing__setup__wns__corner:max_tt_025C_1v80": 0.0, "timing__hold_vio__count__corner:max_tt_025C_1v80": 0, "timing__hold_r2r__ws__corner:max_tt_025C_1v80": 0.320399, "timing__hold_r2r_vio__count__corner:max_tt_025C_1v80": 0, "timing__setup_vio__count__corner:max_tt_025C_1v80": 0, "timing__setup_r2r__ws__corner:max_tt_025C_1v80": 1.052774, "timing__setup_r2r_vio__count__corner:max_tt_025C_1v80": 0, "timing__unannotated_net__count__corner:max_tt_025C_1v80": 0, "timing__unannotated_net_filtered__count__corner:max_tt_025C_1v80": 0, "design__max_slew_violation__count__corner:max_ss_100C_1v60": 14, "design__max_fanout_violation__count__corner:max_ss_100C_1v60": 10, "design__max_cap_violation__count__corner:max_ss_100C_1v60": 0, "clock__skew__worst_hold__corner:max_ss_100C_1v60": 0.062892, "clock__skew__worst_setup__corner:max_ss_100C_1v60": 0.062892, "timing__hold__ws__corner:max_ss_100C_1v60": 0.889415, "timing__setup__ws__corner:max_ss_100C_1v60": -7.096744, "timing__hold__tns__corner:max_ss_100C_1v60": 0.0, "timing__setup__tns__corner:max_ss_100C_1v60": -255.188019, "timing__hold__wns__corner:max_ss_100C_1v60": 0.0, "timing__setup__wns__corner:max_ss_100C_1v60": -7.096744, "timing__hold_vio__count__corner:max_ss_100C_1v60": 0, "timing__hold_r2r__ws__corner:max_ss_100C_1v60": 0.889415, "timing__hold_r2r_vio__count__corner:max_ss_100C_1v60": 0, "timing__setup_vio__count__corner:max_ss_100C_1v60": 65, "timing__setup_r2r__ws__corner:max_ss_100C_1v60": -7.096744, "timing__setup_r2r_vio__count__corner:max_ss_100C_1v60": 65, "timing__unannotated_net__count__corner:max_ss_100C_1v60": 0, "timing__unannotated_net_filtered__count__corner:max_ss_100C_1v60": 0, "design__max_slew_violation__count__corner:max_ff_n40C_1v95": 0, "design__max_fanout_violation__count__corner:max_ff_n40C_1v95": 10, "design__max_cap_violation__count__corner:max_ff_n40C_1v95": 0, "clock__skew__worst_hold__corner:max_ff_n40C_1v95": 0.03244, "clock__skew__worst_setup__corner:max_ff_n40C_1v95": 0.03244, "timing__hold__ws__corner:max_ff_n40C_1v95": 0.073234, "timing__setup__ws__corner:max_ff_n40C_1v95": 4.348217, "timing__hold__tns__corner:max_ff_n40C_1v95": 0.0, "timing__setup__tns__corner:max_ff_n40C_1v95": 0.0, "timing__hold__wns__corner:max_ff_n40C_1v95": 0.0, "timing__setup__wns__corner:max_ff_n40C_1v95": 0.0, "timing__hold_vio__count__corner:max_ff_n40C_1v95": 0, "timing__hold_r2r__ws__corner:max_ff_n40C_1v95": 0.113635, "timing__hold_r2r_vio__count__corner:max_ff_n40C_1v95": 0, "timing__setup_vio__count__corner:max_ff_n40C_1v95": 0, "timing__setup_r2r__ws__corner:max_ff_n40C_1v95": 4.348217, "timing__setup_r2r_vio__count__corner:max_ff_n40C_1v95": 0, "timing__unannotated_net__count__corner:max_ff_n40C_1v95": 0, "timing__unannotated_net_filtered__count__corner:max_ff_n40C_1v95": 0, "timing__unannotated_net__count": 0, "timing__unannotated_net_filtered__count": 0, "design_powergrid__voltage__worst__net:VPWR__corner:nom_tt_025C_1v80": 1.79586, "design_powergrid__drop__average__net:VPWR__corner:nom_tt_025C_1v80": 0.000930619, "design_powergrid__drop__worst__net:VPWR__corner:nom_tt_025C_1v80": 0.00413576, "design_powergrid__voltage__worst__net:VGND__corner:nom_tt_025C_1v80": 0.00383788, "design_powergrid__drop__average__net:VGND__corner:nom_tt_025C_1v80": 0.000923534, "design_powergrid__drop__worst__net:VGND__corner:nom_tt_025C_1v80": 0.00383788, "ir__voltage__worst": 1.8, "ir__drop__avg": 0.000931, "ir__drop__worst": 0.00414, "design__xor_difference__count": 0, "magic__drc_error__count": 0, "klayout__drc_error__count": 0, "magic__illegal_overlap__count": 0, "design__lvs_device_difference__count": 0, "design__lvs_net_difference__count": 0, "design__lvs_property_fail__count": 0, "design__lvs_error__count": 0, "design__lvs_unmatched_device__count": 0, "design__lvs_unmatched_net__count": 0, "design__lvs_unmatched_pin__count": 0}