Analysis & Synthesis report for msx_eng
Sun May 14 02:05:44 2023
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. User-Specified and Inferred Latches
  9. Port Connectivity Checks: "exp_slot:slot3_exp"
 10. Port Connectivity Checks: "sn74ls139:pri_slot_num"
 11. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                  ;
+-----------------------------+-------------------------------------------------+
; Analysis & Synthesis Status ; Successful - Sun May 14 02:05:44 2023           ;
; Quartus II 64-Bit Version   ; 13.0.1 Build 232 06/12/2013 SP 1 SJ Web Edition ;
; Revision Name               ; msx_eng                                         ;
; Top-level Entity Name       ; msx_eng                                         ;
; Family                      ; MAX7000S                                        ;
; Total macrocells            ; 61                                              ;
; Total pins                  ; 52                                              ;
+-----------------------------+-------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                 ;
+----------------------------------------------------------------------------+------------------+---------------+
; Option                                                                     ; Setting          ; Default Value ;
+----------------------------------------------------------------------------+------------------+---------------+
; Device                                                                     ; EPM7128STC100-15 ;               ;
; Top-level entity name                                                      ; msx_eng          ; msx_eng       ;
; Family name                                                                ; MAX7000S         ; Cyclone IV GX ;
; Use smart compilation                                                      ; Off              ; Off           ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On               ; On            ;
; Enable compact report table                                                ; Off              ; Off           ;
; Create Debugging Nodes for IP Cores                                        ; Off              ; Off           ;
; Preserve fewer node names                                                  ; On               ; On            ;
; Disable OpenCore Plus hardware evaluation                                  ; Off              ; Off           ;
; Verilog Version                                                            ; Verilog_2001     ; Verilog_2001  ;
; VHDL Version                                                               ; VHDL_1993        ; VHDL_1993     ;
; State Machine Processing                                                   ; Auto             ; Auto          ;
; Safe State Machine                                                         ; Off              ; Off           ;
; Extract Verilog State Machines                                             ; On               ; On            ;
; Extract VHDL State Machines                                                ; On               ; On            ;
; Ignore Verilog initial constructs                                          ; Off              ; Off           ;
; Iteration limit for constant Verilog loops                                 ; 5000             ; 5000          ;
; Iteration limit for non-constant Verilog loops                             ; 250              ; 250           ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On               ; On            ;
; Infer RAMs from Raw Logic                                                  ; On               ; On            ;
; Parallel Synthesis                                                         ; On               ; On            ;
; NOT Gate Push-Back                                                         ; On               ; On            ;
; Power-Up Don't Care                                                        ; On               ; On            ;
; Remove Duplicate Registers                                                 ; On               ; On            ;
; Ignore CARRY Buffers                                                       ; Off              ; Off           ;
; Ignore CASCADE Buffers                                                     ; Off              ; Off           ;
; Ignore GLOBAL Buffers                                                      ; Off              ; Off           ;
; Ignore ROW GLOBAL Buffers                                                  ; Off              ; Off           ;
; Ignore LCELL Buffers                                                       ; Auto             ; Auto          ;
; Ignore SOFT Buffers                                                        ; Off              ; Off           ;
; Limit AHDL Integers to 32 Bits                                             ; Off              ; Off           ;
; Optimization Technique                                                     ; Speed            ; Speed         ;
; Allow XOR Gate Usage                                                       ; On               ; On            ;
; Auto Logic Cell Insertion                                                  ; On               ; On            ;
; Parallel Expander Chain Length                                             ; 4                ; 4             ;
; Auto Parallel Expanders                                                    ; On               ; On            ;
; Auto Open-Drain Pins                                                       ; On               ; On            ;
; Auto Resource Sharing                                                      ; Off              ; Off           ;
; Maximum Fan-in Per Macrocell                                               ; 100              ; 100           ;
; Use LogicLock Constraints during Resource Balancing                        ; On               ; On            ;
; Ignore translate_off and synthesis_off directives                          ; Off              ; Off           ;
; Report Parameter Settings                                                  ; On               ; On            ;
; Report Source Assignments                                                  ; On               ; On            ;
; Report Connectivity Checks                                                 ; On               ; On            ;
; HDL message level                                                          ; Level2           ; Level2        ;
; Suppress Register Optimization Related Messages                            ; Off              ; Off           ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000             ; 5000          ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000             ; 5000          ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100              ; 100           ;
; Block Design Naming                                                        ; Auto             ; Auto          ;
; Synthesis Effort                                                           ; Auto             ; Auto          ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On               ; On            ;
; Pre-Mapping Resynthesis Optimization                                       ; Off              ; Off           ;
; Analysis & Synthesis Message Level                                         ; Medium           ; Medium        ;
; Disable Register Merging Across Hierarchies                                ; Auto             ; Auto          ;
; Synthesis Seed                                                             ; 1                ; 1             ;
+----------------------------------------------------------------------------+------------------+---------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+-------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                            ;
+----------------------------------+-----------------+-----------------+----------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type       ; File Name with Absolute Path     ; Library ;
+----------------------------------+-----------------+-----------------+----------------------------------+---------+
; sn74ls153.vhd                    ; yes             ; User VHDL File  ; C:/Users/a/msx_eng/sn74ls153.vhd ;         ;
; sn74ls139.vhd                    ; yes             ; User VHDL File  ; C:/Users/a/msx_eng/sn74ls139.vhd ;         ;
; msx_eng.vhd                      ; yes             ; User VHDL File  ; C:/Users/a/msx_eng/msx_eng.vhd   ;         ;
; exp_slot.vhd                     ; yes             ; User VHDL File  ; C:/Users/a/msx_eng/exp_slot.vhd  ;         ;
+----------------------------------+-----------------+-----------------+----------------------------------+---------+


+---------------------------------------------+
; Analysis & Synthesis Resource Usage Summary ;
+----------------------+----------------------+
; Resource             ; Usage                ;
+----------------------+----------------------+
; Logic cells          ; 61                   ;
; Total registers      ; 8                    ;
; I/O pins             ; 52                   ;
; Shareable expanders  ; 25                   ;
; Parallel expanders   ; 2                    ;
; Maximum fan-out node ; addr_i[14]           ;
; Maximum fan-out      ; 45                   ;
; Total fan-out        ; 924                  ;
; Average fan-out      ; 6.70                 ;
+----------------------+----------------------+


+--------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                              ;
+-----------------------------+------------+------+---------------------------------+--------------+
; Compilation Hierarchy Node  ; Macrocells ; Pins ; Full Hierarchy Name             ; Library Name ;
+-----------------------------+------------+------+---------------------------------+--------------+
; |msx_eng                    ; 61         ; 52   ; |msx_eng                        ; work         ;
;    |exp_slot:slot3_exp|     ; 8          ; 0    ; |msx_eng|exp_slot:slot3_exp     ; work         ;
;    |sn74ls153:hibyte_ppi_a| ; 1          ; 0    ; |msx_eng|sn74ls153:hibyte_ppi_a ; work         ;
;    |sn74ls153:lobyte_ppi_a| ; 1          ; 0    ; |msx_eng|sn74ls153:lobyte_ppi_a ; work         ;
+-----------------------------+------------+------+---------------------------------+--------------+


+------------------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                                        ;
+-----------------------------------------------------+-----------------------------+------------------------+
; Latch Name                                          ; Latch Enable Signal         ; Free of Timing Hazards ;
+-----------------------------------------------------+-----------------------------+------------------------+
; imem_page_s[0]                                      ; GND                         ; yes                    ;
; sn74ls139:pri_slot_num|o_o[3]                       ; GND                         ; yes                    ;
; imem_page_s[1]                                      ; GND                         ; yes                    ;
; imem_page_s[2]                                      ; GND                         ; yes                    ;
; imem_page_s[3]                                      ; GND                         ; yes                    ;
; sn74ls139:pri_slot_num|o_o[0]                       ; GND                         ; yes                    ;
; sn74ls139:pri_slot_num|o_o[1]                       ; GND                         ; yes                    ;
; imap_bank0_s[0]                                     ; imap_bank0_s[1]             ; yes                    ;
; imap_bank1_s[0]                                     ; imap_bank1_s[0]             ; yes                    ;
; imap_bank2_s[0]                                     ; imap_bank2_s[1]             ; yes                    ;
; imap_bank3_s[0]                                     ; imap_bank3_s[1]             ; yes                    ;
; iascii_mapper_reg1[0]                               ; iascii_mapper_reg1[2]       ; yes                    ;
; iascii_mapper_reg0[0]                               ; iascii_mapper_reg0[2]       ; yes                    ;
; imap_bank0_s[1]                                     ; imap_bank0_s[1]             ; yes                    ;
; imap_bank1_s[1]                                     ; imap_bank1_s[0]             ; yes                    ;
; imap_bank2_s[1]                                     ; imap_bank2_s[1]             ; yes                    ;
; imap_bank3_s[1]                                     ; imap_bank3_s[1]             ; yes                    ;
; iascii_mapper_reg1[1]                               ; iascii_mapper_reg1[2]       ; yes                    ;
; iascii_mapper_reg0[1]                               ; iascii_mapper_reg0[2]       ; yes                    ;
; rom_addr_o[16]_633                                  ; rom_addr_o[17]              ; yes                    ;
; idata_exp3_i[7]                                     ; idata_exp3_i[0]             ; yes                    ;
; idata_exp3_i[5]                                     ; idata_exp3_i[0]             ; yes                    ;
; idata_exp3_i[3]                                     ; idata_exp3_i[0]             ; yes                    ;
; idata_exp3_i[1]                                     ; idata_exp3_i[0]             ; yes                    ;
; idata_exp3_i[6]                                     ; idata_exp3_i[0]             ; yes                    ;
; idata_exp3_i[4]                                     ; idata_exp3_i[0]             ; yes                    ;
; idata_exp3_i[2]                                     ; idata_exp3_i[0]             ; yes                    ;
; idata_exp3_i[0]                                     ; idata_exp3_i[0]             ; yes                    ;
; sn74ls153:lobyte_ppi_a|y_o                          ; sn74ls153:lobyte_ppi_a|y_o  ; yes                    ;
; sn74ls153:hibyte_ppi_a|y_o                          ; sn74ls153:lobyte_ppi_a|y_o  ; yes                    ;
; iascii_mapper_reg1[2]                               ; iascii_mapper_reg1[2]       ; yes                    ;
; iascii_mapper_reg0[2]                               ; iascii_mapper_reg0[2]       ; yes                    ;
; data_io[0]$latch                                    ; exp_slot:slot3_exp|exp_rd_s ; yes                    ;
; data_io[1]$latch                                    ; exp_slot:slot3_exp|exp_rd_s ; yes                    ;
; data_io[2]$latch                                    ; exp_slot:slot3_exp|exp_rd_s ; yes                    ;
; data_io[3]$latch                                    ; exp_slot:slot3_exp|exp_rd_s ; yes                    ;
; data_io[4]$latch                                    ; exp_slot:slot3_exp|exp_rd_s ; yes                    ;
; data_io[5]$latch                                    ; exp_slot:slot3_exp|exp_rd_s ; yes                    ;
; data_io[6]$latch                                    ; exp_slot:slot3_exp|exp_rd_s ; yes                    ;
; data_io[7]$latch                                    ; exp_slot:slot3_exp|exp_rd_s ; yes                    ;
; islot_en                                            ; GND                         ; yes                    ;
; Number of user-specified and inferred latches = 41  ;                             ;                        ;
+-----------------------------------------------------+-----------------------------+------------------------+
Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+---------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "exp_slot:slot3_exp"                                                                            ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+
; Port            ; Type   ; Severity ; Details                                                                             ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+
; ipl_en_i        ; Input  ; Info     ; Stuck at GND                                                                        ;
; expsltsl_n_o[3] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; expsltsl_n_o[1] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "sn74ls139:pri_slot_num"                                                               ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; o_o[2] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Sun May 14 02:05:42 2023
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off msx_eng -c msx_eng
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (12021): Found 2 design units, including 1 entities, in source file sn74ls153.vhd
    Info (12022): Found design unit 1: sn74ls153-rtl
    Info (12023): Found entity 1: sn74ls153
Info (12021): Found 2 design units, including 1 entities, in source file sn74ls139.vhd
    Info (12022): Found design unit 1: sn74ls139-rtl
    Info (12023): Found entity 1: sn74ls139
Info (12021): Found 2 design units, including 1 entities, in source file msx_eng.vhd
    Info (12022): Found design unit 1: msx_eng-behavioral
    Info (12023): Found entity 1: msx_eng
Info (12021): Found 2 design units, including 1 entities, in source file exp_slot.vhd
    Info (12022): Found design unit 1: exp_slot-rtl
    Info (12023): Found entity 1: exp_slot
Info (12127): Elaborating entity "msx_eng" for the top level hierarchy
Warning (10631): VHDL Process Statement warning at msx_eng.vhd(138): inferring latch(es) for signal or variable "islot_en", which holds its previous value in one or more paths through the process
Warning (10812): VHDL warning at msx_eng.vhd(179): sensitivity list already contains addr_i
Warning (10631): VHDL Process Statement warning at msx_eng.vhd(179): inferring latch(es) for signal or variable "imem_page_s", which holds its previous value in one or more paths through the process
Warning (10492): VHDL Process Statement warning at msx_eng.vhd(221): signal "wr_n_i" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at msx_eng.vhd(222): signal "data_io" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10631): VHDL Process Statement warning at msx_eng.vhd(216): inferring latch(es) for signal or variable "data_io", which holds its previous value in one or more paths through the process
Warning (10631): VHDL Process Statement warning at msx_eng.vhd(216): inferring latch(es) for signal or variable "idata_exp3_i", which holds its previous value in one or more paths through the process
Warning (10492): VHDL Process Statement warning at msx_eng.vhd(238): signal "addr_i" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at msx_eng.vhd(239): signal "data_io" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at msx_eng.vhd(240): signal "data_io" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at msx_eng.vhd(241): signal "data_io" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at msx_eng.vhd(242): signal "data_io" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10631): VHDL Process Statement warning at msx_eng.vhd(230): inferring latch(es) for signal or variable "imap_bank0_s", which holds its previous value in one or more paths through the process
Warning (10631): VHDL Process Statement warning at msx_eng.vhd(230): inferring latch(es) for signal or variable "imap_bank1_s", which holds its previous value in one or more paths through the process
Warning (10631): VHDL Process Statement warning at msx_eng.vhd(230): inferring latch(es) for signal or variable "imap_bank2_s", which holds its previous value in one or more paths through the process
Warning (10631): VHDL Process Statement warning at msx_eng.vhd(230): inferring latch(es) for signal or variable "imap_bank3_s", which holds its previous value in one or more paths through the process
Warning (10492): VHDL Process Statement warning at msx_eng.vhd(253): signal "data_io" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at msx_eng.vhd(257): signal "data_io" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10631): VHDL Process Statement warning at msx_eng.vhd(248): inferring latch(es) for signal or variable "iascii_mapper_reg0", which holds its previous value in one or more paths through the process
Warning (10631): VHDL Process Statement warning at msx_eng.vhd(248): inferring latch(es) for signal or variable "iascii_mapper_reg1", which holds its previous value in one or more paths through the process
Warning (10812): VHDL warning at msx_eng.vhd(281): sensitivity list already contains addr_i
Warning (10492): VHDL Process Statement warning at msx_eng.vhd(298): signal "imap_bank0_s" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at msx_eng.vhd(299): signal "imap_bank0_s" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at msx_eng.vhd(303): signal "imap_bank1_s" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at msx_eng.vhd(304): signal "imap_bank1_s" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at msx_eng.vhd(308): signal "imap_bank2_s" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at msx_eng.vhd(309): signal "imap_bank2_s" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at msx_eng.vhd(313): signal "imap_bank3_s" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at msx_eng.vhd(314): signal "imap_bank3_s" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at msx_eng.vhd(319): signal "en_ascii16_n_i" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at msx_eng.vhd(323): signal "iascii_mapper_reg0" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at msx_eng.vhd(324): signal "iascii_mapper_reg0" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at msx_eng.vhd(325): signal "iascii_mapper_reg0" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at msx_eng.vhd(329): signal "en_ascii16_n_i" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at msx_eng.vhd(333): signal "iascii_mapper_reg1" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at msx_eng.vhd(334): signal "iascii_mapper_reg1" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at msx_eng.vhd(335): signal "iascii_mapper_reg1" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10631): VHDL Process Statement warning at msx_eng.vhd(281): inferring latch(es) for signal or variable "rom_addr_o", which holds its previous value in one or more paths through the process
Info (10041): Inferred latch for "rom_addr_o[16]" at msx_eng.vhd(281)
Info (10041): Inferred latch for "rom_addr_o[17]" at msx_eng.vhd(281)
Info (10041): Inferred latch for "iascii_mapper_reg1[0]" at msx_eng.vhd(248)
Info (10041): Inferred latch for "iascii_mapper_reg1[1]" at msx_eng.vhd(248)
Info (10041): Inferred latch for "iascii_mapper_reg1[2]" at msx_eng.vhd(248)
Info (10041): Inferred latch for "iascii_mapper_reg0[0]" at msx_eng.vhd(248)
Info (10041): Inferred latch for "iascii_mapper_reg0[1]" at msx_eng.vhd(248)
Info (10041): Inferred latch for "iascii_mapper_reg0[2]" at msx_eng.vhd(248)
Info (10041): Inferred latch for "imap_bank3_s[0]" at msx_eng.vhd(230)
Info (10041): Inferred latch for "imap_bank3_s[1]" at msx_eng.vhd(230)
Info (10041): Inferred latch for "imap_bank2_s[0]" at msx_eng.vhd(230)
Info (10041): Inferred latch for "imap_bank2_s[1]" at msx_eng.vhd(230)
Info (10041): Inferred latch for "imap_bank1_s[0]" at msx_eng.vhd(230)
Info (10041): Inferred latch for "imap_bank1_s[1]" at msx_eng.vhd(230)
Info (10041): Inferred latch for "imap_bank0_s[0]" at msx_eng.vhd(230)
Info (10041): Inferred latch for "imap_bank0_s[1]" at msx_eng.vhd(230)
Info (10041): Inferred latch for "idata_exp3_i[0]" at msx_eng.vhd(216)
Info (10041): Inferred latch for "idata_exp3_i[1]" at msx_eng.vhd(216)
Info (10041): Inferred latch for "idata_exp3_i[2]" at msx_eng.vhd(216)
Info (10041): Inferred latch for "idata_exp3_i[3]" at msx_eng.vhd(216)
Info (10041): Inferred latch for "idata_exp3_i[4]" at msx_eng.vhd(216)
Info (10041): Inferred latch for "idata_exp3_i[5]" at msx_eng.vhd(216)
Info (10041): Inferred latch for "idata_exp3_i[6]" at msx_eng.vhd(216)
Info (10041): Inferred latch for "idata_exp3_i[7]" at msx_eng.vhd(216)
Info (10041): Inferred latch for "data_io[0]" at msx_eng.vhd(216)
Info (10041): Inferred latch for "data_io[1]" at msx_eng.vhd(216)
Info (10041): Inferred latch for "data_io[2]" at msx_eng.vhd(216)
Info (10041): Inferred latch for "data_io[3]" at msx_eng.vhd(216)
Info (10041): Inferred latch for "data_io[4]" at msx_eng.vhd(216)
Info (10041): Inferred latch for "data_io[5]" at msx_eng.vhd(216)
Info (10041): Inferred latch for "data_io[6]" at msx_eng.vhd(216)
Info (10041): Inferred latch for "data_io[7]" at msx_eng.vhd(216)
Info (10041): Inferred latch for "imem_page_s[0]" at msx_eng.vhd(179)
Info (10041): Inferred latch for "imem_page_s[1]" at msx_eng.vhd(179)
Info (10041): Inferred latch for "imem_page_s[2]" at msx_eng.vhd(179)
Info (10041): Inferred latch for "imem_page_s[3]" at msx_eng.vhd(179)
Info (10041): Inferred latch for "islot_en" at msx_eng.vhd(138)
Info (12128): Elaborating entity "sn74ls153" for hierarchy "sn74ls153:lobyte_ppi_a"
Warning (10631): VHDL Process Statement warning at sn74ls153.vhd(18): inferring latch(es) for signal or variable "y_o", which holds its previous value in one or more paths through the process
Info (10041): Inferred latch for "y_o" at sn74ls153.vhd(18)
Info (12128): Elaborating entity "sn74ls139" for hierarchy "sn74ls139:pri_slot_num"
Warning (10631): VHDL Process Statement warning at sn74ls139.vhd(16): inferring latch(es) for signal or variable "o_o", which holds its previous value in one or more paths through the process
Info (10041): Inferred latch for "o_o[0]" at sn74ls139.vhd(16)
Info (10041): Inferred latch for "o_o[1]" at sn74ls139.vhd(16)
Info (10041): Inferred latch for "o_o[2]" at sn74ls139.vhd(16)
Info (10041): Inferred latch for "o_o[3]" at sn74ls139.vhd(16)
Info (12128): Elaborating entity "exp_slot" for hierarchy "exp_slot:slot3_exp"
Warning (13034): The following nodes have both tri-state and non-tri-state drivers
    Warning (13035): Inserted always-enabled tri-state buffer between "data_io[0]" and its non-tri-state driver.
    Warning (13035): Inserted always-enabled tri-state buffer between "data_io[1]" and its non-tri-state driver.
    Warning (13035): Inserted always-enabled tri-state buffer between "data_io[2]" and its non-tri-state driver.
    Warning (13035): Inserted always-enabled tri-state buffer between "data_io[3]" and its non-tri-state driver.
    Warning (13035): Inserted always-enabled tri-state buffer between "data_io[4]" and its non-tri-state driver.
    Warning (13035): Inserted always-enabled tri-state buffer between "data_io[5]" and its non-tri-state driver.
    Warning (13035): Inserted always-enabled tri-state buffer between "data_io[6]" and its non-tri-state driver.
    Warning (13035): Inserted always-enabled tri-state buffer between "data_io[7]" and its non-tri-state driver.
Info (13060): One or more bidirs are fed by always enabled tri-state buffers
    Info (13061): Fan-out of permanently enabled tri-state buffer feeding bidir "data_io[0]" is moved to its source
    Info (13061): Fan-out of permanently enabled tri-state buffer feeding bidir "data_io[1]" is moved to its source
    Info (13061): Fan-out of permanently enabled tri-state buffer feeding bidir "data_io[2]" is moved to its source
    Info (13061): Fan-out of permanently enabled tri-state buffer feeding bidir "data_io[3]" is moved to its source
    Info (13061): Fan-out of permanently enabled tri-state buffer feeding bidir "data_io[4]" is moved to its source
    Info (13061): Fan-out of permanently enabled tri-state buffer feeding bidir "data_io[5]" is moved to its source
    Info (13061): Fan-out of permanently enabled tri-state buffer feeding bidir "data_io[6]" is moved to its source
    Info (13061): Fan-out of permanently enabled tri-state buffer feeding bidir "data_io[7]" is moved to its source
Warning (13009): TRI or OPNDRN buffers permanently enabled
    Warning (13010): Node "data_io[0]~synth"
    Warning (13010): Node "data_io[1]~synth"
    Warning (13010): Node "data_io[2]~synth"
    Warning (13010): Node "data_io[3]~synth"
    Warning (13010): Node "data_io[4]~synth"
    Warning (13010): Node "data_io[5]~synth"
    Warning (13010): Node "data_io[6]~synth"
    Warning (13010): Node "data_io[7]~synth"
Warning (21074): Design contains 1 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "clk_i"
Info (21057): Implemented 138 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 33 input pins
    Info (21059): Implemented 11 output pins
    Info (21060): Implemented 8 bidirectional pins
    Info (21063): Implemented 61 macrocells
    Info (21073): Implemented 25 shareable expanders
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 61 warnings
    Info: Peak virtual memory: 450 megabytes
    Info: Processing ended: Sun May 14 02:05:44 2023
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:02


