# This script segment is generated automatically by AutoPilot

# clear list
if {${::AESL::PGuard_autoexp_gen}} {
    cg_default_interface_gen_dc_begin
    cg_default_interface_gen_bundle_begin
    AESL_LIB_XILADAPTER::native_axis_begin
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 262 \
    name scrambledDataQ_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_scrambledDataQ_reload \
    op interface \
    ports { scrambledDataQ_reload { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 263 \
    name scrambledDataQ_1_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_scrambledDataQ_1_reload \
    op interface \
    ports { scrambledDataQ_1_reload { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 264 \
    name scrambledDataQ_2_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_scrambledDataQ_2_reload \
    op interface \
    ports { scrambledDataQ_2_reload { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 265 \
    name scrambledDataQ_3_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_scrambledDataQ_3_reload \
    op interface \
    ports { scrambledDataQ_3_reload { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 266 \
    name scrambledDataQ_4_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_scrambledDataQ_4_reload \
    op interface \
    ports { scrambledDataQ_4_reload { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 267 \
    name scrambledDataQ_5_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_scrambledDataQ_5_reload \
    op interface \
    ports { scrambledDataQ_5_reload { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 268 \
    name scrambledDataQ_6_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_scrambledDataQ_6_reload \
    op interface \
    ports { scrambledDataQ_6_reload { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 269 \
    name scrambledDataQ_7_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_scrambledDataQ_7_reload \
    op interface \
    ports { scrambledDataQ_7_reload { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 270 \
    name scrambledDataQ_8_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_scrambledDataQ_8_reload \
    op interface \
    ports { scrambledDataQ_8_reload { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 271 \
    name scrambledDataQ_9_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_scrambledDataQ_9_reload \
    op interface \
    ports { scrambledDataQ_9_reload { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 272 \
    name scrambledDataQ_10_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_scrambledDataQ_10_reload \
    op interface \
    ports { scrambledDataQ_10_reload { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 273 \
    name scrambledDataQ_11_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_scrambledDataQ_11_reload \
    op interface \
    ports { scrambledDataQ_11_reload { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 274 \
    name scrambledDataQ_12_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_scrambledDataQ_12_reload \
    op interface \
    ports { scrambledDataQ_12_reload { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 275 \
    name scrambledDataQ_13_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_scrambledDataQ_13_reload \
    op interface \
    ports { scrambledDataQ_13_reload { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 276 \
    name scrambledDataQ_14_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_scrambledDataQ_14_reload \
    op interface \
    ports { scrambledDataQ_14_reload { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 277 \
    name scrambledDataQ_15_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_scrambledDataQ_15_reload \
    op interface \
    ports { scrambledDataQ_15_reload { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 278 \
    name scrambledDataQ_16_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_scrambledDataQ_16_reload \
    op interface \
    ports { scrambledDataQ_16_reload { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 279 \
    name scrambledDataQ_17_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_scrambledDataQ_17_reload \
    op interface \
    ports { scrambledDataQ_17_reload { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 280 \
    name scrambledDataQ_18_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_scrambledDataQ_18_reload \
    op interface \
    ports { scrambledDataQ_18_reload { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 281 \
    name scrambledDataQ_19_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_scrambledDataQ_19_reload \
    op interface \
    ports { scrambledDataQ_19_reload { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 282 \
    name scrambledDataQ_20_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_scrambledDataQ_20_reload \
    op interface \
    ports { scrambledDataQ_20_reload { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 283 \
    name scrambledDataQ_21_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_scrambledDataQ_21_reload \
    op interface \
    ports { scrambledDataQ_21_reload { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 284 \
    name scrambledDataQ_22_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_scrambledDataQ_22_reload \
    op interface \
    ports { scrambledDataQ_22_reload { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 285 \
    name scrambledDataQ_23_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_scrambledDataQ_23_reload \
    op interface \
    ports { scrambledDataQ_23_reload { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 286 \
    name scrambledDataQ_24_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_scrambledDataQ_24_reload \
    op interface \
    ports { scrambledDataQ_24_reload { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 287 \
    name scrambledDataQ_25_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_scrambledDataQ_25_reload \
    op interface \
    ports { scrambledDataQ_25_reload { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 288 \
    name scrambledDataQ_26_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_scrambledDataQ_26_reload \
    op interface \
    ports { scrambledDataQ_26_reload { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 289 \
    name scrambledDataQ_27_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_scrambledDataQ_27_reload \
    op interface \
    ports { scrambledDataQ_27_reload { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 290 \
    name scrambledDataQ_28_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_scrambledDataQ_28_reload \
    op interface \
    ports { scrambledDataQ_28_reload { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 291 \
    name scrambledDataQ_29_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_scrambledDataQ_29_reload \
    op interface \
    ports { scrambledDataQ_29_reload { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 292 \
    name scrambledDataQ_30_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_scrambledDataQ_30_reload \
    op interface \
    ports { scrambledDataQ_30_reload { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 293 \
    name scrambledDataQ_31_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_scrambledDataQ_31_reload \
    op interface \
    ports { scrambledDataQ_31_reload { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 294 \
    name scrambledDataQ_32_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_scrambledDataQ_32_reload \
    op interface \
    ports { scrambledDataQ_32_reload { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 295 \
    name scrambledDataQ_33_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_scrambledDataQ_33_reload \
    op interface \
    ports { scrambledDataQ_33_reload { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 296 \
    name scrambledDataQ_34_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_scrambledDataQ_34_reload \
    op interface \
    ports { scrambledDataQ_34_reload { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 297 \
    name scrambledDataQ_35_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_scrambledDataQ_35_reload \
    op interface \
    ports { scrambledDataQ_35_reload { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 298 \
    name scrambledDataQ_36_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_scrambledDataQ_36_reload \
    op interface \
    ports { scrambledDataQ_36_reload { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 299 \
    name scrambledDataQ_37_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_scrambledDataQ_37_reload \
    op interface \
    ports { scrambledDataQ_37_reload { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 300 \
    name scrambledDataQ_38_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_scrambledDataQ_38_reload \
    op interface \
    ports { scrambledDataQ_38_reload { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 301 \
    name scrambledDataQ_39_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_scrambledDataQ_39_reload \
    op interface \
    ports { scrambledDataQ_39_reload { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 302 \
    name scrambledDataQ_40_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_scrambledDataQ_40_reload \
    op interface \
    ports { scrambledDataQ_40_reload { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 303 \
    name scrambledDataQ_41_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_scrambledDataQ_41_reload \
    op interface \
    ports { scrambledDataQ_41_reload { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 304 \
    name scrambledDataQ_42_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_scrambledDataQ_42_reload \
    op interface \
    ports { scrambledDataQ_42_reload { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 305 \
    name scrambledDataQ_43_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_scrambledDataQ_43_reload \
    op interface \
    ports { scrambledDataQ_43_reload { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 306 \
    name scrambledDataQ_44_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_scrambledDataQ_44_reload \
    op interface \
    ports { scrambledDataQ_44_reload { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 307 \
    name scrambledDataQ_45_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_scrambledDataQ_45_reload \
    op interface \
    ports { scrambledDataQ_45_reload { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 308 \
    name scrambledDataQ_46_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_scrambledDataQ_46_reload \
    op interface \
    ports { scrambledDataQ_46_reload { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 309 \
    name scrambledDataQ_47_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_scrambledDataQ_47_reload \
    op interface \
    ports { scrambledDataQ_47_reload { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 310 \
    name scrambledDataQ_48_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_scrambledDataQ_48_reload \
    op interface \
    ports { scrambledDataQ_48_reload { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 311 \
    name scrambledDataQ_49_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_scrambledDataQ_49_reload \
    op interface \
    ports { scrambledDataQ_49_reload { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 312 \
    name encodedDataQ_99_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_encodedDataQ_99_out \
    op interface \
    ports { encodedDataQ_99_out { O 16 vector } encodedDataQ_99_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 313 \
    name encodedDataQ_98_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_encodedDataQ_98_out \
    op interface \
    ports { encodedDataQ_98_out { O 16 vector } encodedDataQ_98_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 314 \
    name encodedDataQ_97_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_encodedDataQ_97_out \
    op interface \
    ports { encodedDataQ_97_out { O 16 vector } encodedDataQ_97_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 315 \
    name encodedDataQ_96_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_encodedDataQ_96_out \
    op interface \
    ports { encodedDataQ_96_out { O 16 vector } encodedDataQ_96_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 316 \
    name encodedDataQ_95_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_encodedDataQ_95_out \
    op interface \
    ports { encodedDataQ_95_out { O 16 vector } encodedDataQ_95_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 317 \
    name encodedDataQ_94_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_encodedDataQ_94_out \
    op interface \
    ports { encodedDataQ_94_out { O 16 vector } encodedDataQ_94_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 318 \
    name encodedDataQ_93_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_encodedDataQ_93_out \
    op interface \
    ports { encodedDataQ_93_out { O 16 vector } encodedDataQ_93_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 319 \
    name encodedDataQ_92_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_encodedDataQ_92_out \
    op interface \
    ports { encodedDataQ_92_out { O 16 vector } encodedDataQ_92_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 320 \
    name encodedDataQ_91_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_encodedDataQ_91_out \
    op interface \
    ports { encodedDataQ_91_out { O 16 vector } encodedDataQ_91_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 321 \
    name encodedDataQ_90_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_encodedDataQ_90_out \
    op interface \
    ports { encodedDataQ_90_out { O 16 vector } encodedDataQ_90_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 322 \
    name encodedDataQ_89_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_encodedDataQ_89_out \
    op interface \
    ports { encodedDataQ_89_out { O 16 vector } encodedDataQ_89_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 323 \
    name encodedDataQ_88_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_encodedDataQ_88_out \
    op interface \
    ports { encodedDataQ_88_out { O 16 vector } encodedDataQ_88_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 324 \
    name encodedDataQ_87_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_encodedDataQ_87_out \
    op interface \
    ports { encodedDataQ_87_out { O 16 vector } encodedDataQ_87_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 325 \
    name encodedDataQ_86_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_encodedDataQ_86_out \
    op interface \
    ports { encodedDataQ_86_out { O 16 vector } encodedDataQ_86_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 326 \
    name encodedDataQ_85_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_encodedDataQ_85_out \
    op interface \
    ports { encodedDataQ_85_out { O 16 vector } encodedDataQ_85_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 327 \
    name encodedDataQ_84_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_encodedDataQ_84_out \
    op interface \
    ports { encodedDataQ_84_out { O 16 vector } encodedDataQ_84_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 328 \
    name encodedDataQ_83_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_encodedDataQ_83_out \
    op interface \
    ports { encodedDataQ_83_out { O 16 vector } encodedDataQ_83_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 329 \
    name encodedDataQ_82_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_encodedDataQ_82_out \
    op interface \
    ports { encodedDataQ_82_out { O 16 vector } encodedDataQ_82_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 330 \
    name encodedDataQ_81_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_encodedDataQ_81_out \
    op interface \
    ports { encodedDataQ_81_out { O 16 vector } encodedDataQ_81_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 331 \
    name encodedDataQ_80_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_encodedDataQ_80_out \
    op interface \
    ports { encodedDataQ_80_out { O 16 vector } encodedDataQ_80_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 332 \
    name encodedDataQ_79_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_encodedDataQ_79_out \
    op interface \
    ports { encodedDataQ_79_out { O 16 vector } encodedDataQ_79_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 333 \
    name encodedDataQ_78_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_encodedDataQ_78_out \
    op interface \
    ports { encodedDataQ_78_out { O 16 vector } encodedDataQ_78_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 334 \
    name encodedDataQ_77_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_encodedDataQ_77_out \
    op interface \
    ports { encodedDataQ_77_out { O 16 vector } encodedDataQ_77_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 335 \
    name encodedDataQ_76_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_encodedDataQ_76_out \
    op interface \
    ports { encodedDataQ_76_out { O 16 vector } encodedDataQ_76_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 336 \
    name encodedDataQ_75_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_encodedDataQ_75_out \
    op interface \
    ports { encodedDataQ_75_out { O 16 vector } encodedDataQ_75_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 337 \
    name encodedDataQ_74_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_encodedDataQ_74_out \
    op interface \
    ports { encodedDataQ_74_out { O 16 vector } encodedDataQ_74_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 338 \
    name encodedDataQ_73_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_encodedDataQ_73_out \
    op interface \
    ports { encodedDataQ_73_out { O 16 vector } encodedDataQ_73_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 339 \
    name encodedDataQ_72_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_encodedDataQ_72_out \
    op interface \
    ports { encodedDataQ_72_out { O 16 vector } encodedDataQ_72_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 340 \
    name encodedDataQ_71_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_encodedDataQ_71_out \
    op interface \
    ports { encodedDataQ_71_out { O 16 vector } encodedDataQ_71_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 341 \
    name encodedDataQ_70_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_encodedDataQ_70_out \
    op interface \
    ports { encodedDataQ_70_out { O 16 vector } encodedDataQ_70_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 342 \
    name encodedDataQ_69_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_encodedDataQ_69_out \
    op interface \
    ports { encodedDataQ_69_out { O 16 vector } encodedDataQ_69_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 343 \
    name encodedDataQ_68_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_encodedDataQ_68_out \
    op interface \
    ports { encodedDataQ_68_out { O 16 vector } encodedDataQ_68_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 344 \
    name encodedDataQ_67_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_encodedDataQ_67_out \
    op interface \
    ports { encodedDataQ_67_out { O 16 vector } encodedDataQ_67_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 345 \
    name encodedDataQ_66_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_encodedDataQ_66_out \
    op interface \
    ports { encodedDataQ_66_out { O 16 vector } encodedDataQ_66_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 346 \
    name encodedDataQ_65_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_encodedDataQ_65_out \
    op interface \
    ports { encodedDataQ_65_out { O 16 vector } encodedDataQ_65_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 347 \
    name encodedDataQ_64_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_encodedDataQ_64_out \
    op interface \
    ports { encodedDataQ_64_out { O 16 vector } encodedDataQ_64_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 348 \
    name encodedDataQ_63_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_encodedDataQ_63_out \
    op interface \
    ports { encodedDataQ_63_out { O 16 vector } encodedDataQ_63_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 349 \
    name encodedDataQ_62_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_encodedDataQ_62_out \
    op interface \
    ports { encodedDataQ_62_out { O 16 vector } encodedDataQ_62_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 350 \
    name encodedDataQ_61_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_encodedDataQ_61_out \
    op interface \
    ports { encodedDataQ_61_out { O 16 vector } encodedDataQ_61_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 351 \
    name encodedDataQ_60_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_encodedDataQ_60_out \
    op interface \
    ports { encodedDataQ_60_out { O 16 vector } encodedDataQ_60_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 352 \
    name encodedDataQ_59_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_encodedDataQ_59_out \
    op interface \
    ports { encodedDataQ_59_out { O 16 vector } encodedDataQ_59_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 353 \
    name encodedDataQ_58_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_encodedDataQ_58_out \
    op interface \
    ports { encodedDataQ_58_out { O 16 vector } encodedDataQ_58_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 354 \
    name encodedDataQ_57_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_encodedDataQ_57_out \
    op interface \
    ports { encodedDataQ_57_out { O 16 vector } encodedDataQ_57_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 355 \
    name encodedDataQ_56_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_encodedDataQ_56_out \
    op interface \
    ports { encodedDataQ_56_out { O 16 vector } encodedDataQ_56_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 356 \
    name encodedDataQ_55_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_encodedDataQ_55_out \
    op interface \
    ports { encodedDataQ_55_out { O 16 vector } encodedDataQ_55_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 357 \
    name encodedDataQ_54_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_encodedDataQ_54_out \
    op interface \
    ports { encodedDataQ_54_out { O 16 vector } encodedDataQ_54_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 358 \
    name encodedDataQ_53_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_encodedDataQ_53_out \
    op interface \
    ports { encodedDataQ_53_out { O 16 vector } encodedDataQ_53_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 359 \
    name encodedDataQ_52_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_encodedDataQ_52_out \
    op interface \
    ports { encodedDataQ_52_out { O 16 vector } encodedDataQ_52_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 360 \
    name encodedDataQ_51_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_encodedDataQ_51_out \
    op interface \
    ports { encodedDataQ_51_out { O 16 vector } encodedDataQ_51_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 361 \
    name encodedDataQ_50_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_encodedDataQ_50_out \
    op interface \
    ports { encodedDataQ_50_out { O 16 vector } encodedDataQ_50_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 362 \
    name encodedDataQ_49_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_encodedDataQ_49_out \
    op interface \
    ports { encodedDataQ_49_out { O 16 vector } encodedDataQ_49_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 363 \
    name encodedDataQ_48_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_encodedDataQ_48_out \
    op interface \
    ports { encodedDataQ_48_out { O 16 vector } encodedDataQ_48_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 364 \
    name encodedDataQ_47_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_encodedDataQ_47_out \
    op interface \
    ports { encodedDataQ_47_out { O 16 vector } encodedDataQ_47_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 365 \
    name encodedDataQ_46_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_encodedDataQ_46_out \
    op interface \
    ports { encodedDataQ_46_out { O 16 vector } encodedDataQ_46_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 366 \
    name encodedDataQ_45_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_encodedDataQ_45_out \
    op interface \
    ports { encodedDataQ_45_out { O 16 vector } encodedDataQ_45_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 367 \
    name encodedDataQ_44_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_encodedDataQ_44_out \
    op interface \
    ports { encodedDataQ_44_out { O 16 vector } encodedDataQ_44_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 368 \
    name encodedDataQ_43_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_encodedDataQ_43_out \
    op interface \
    ports { encodedDataQ_43_out { O 16 vector } encodedDataQ_43_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 369 \
    name encodedDataQ_42_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_encodedDataQ_42_out \
    op interface \
    ports { encodedDataQ_42_out { O 16 vector } encodedDataQ_42_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 370 \
    name encodedDataQ_41_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_encodedDataQ_41_out \
    op interface \
    ports { encodedDataQ_41_out { O 16 vector } encodedDataQ_41_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 371 \
    name encodedDataQ_40_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_encodedDataQ_40_out \
    op interface \
    ports { encodedDataQ_40_out { O 16 vector } encodedDataQ_40_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 372 \
    name encodedDataQ_39_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_encodedDataQ_39_out \
    op interface \
    ports { encodedDataQ_39_out { O 16 vector } encodedDataQ_39_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 373 \
    name encodedDataQ_38_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_encodedDataQ_38_out \
    op interface \
    ports { encodedDataQ_38_out { O 16 vector } encodedDataQ_38_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 374 \
    name encodedDataQ_37_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_encodedDataQ_37_out \
    op interface \
    ports { encodedDataQ_37_out { O 16 vector } encodedDataQ_37_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 375 \
    name encodedDataQ_36_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_encodedDataQ_36_out \
    op interface \
    ports { encodedDataQ_36_out { O 16 vector } encodedDataQ_36_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 376 \
    name encodedDataQ_35_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_encodedDataQ_35_out \
    op interface \
    ports { encodedDataQ_35_out { O 16 vector } encodedDataQ_35_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 377 \
    name encodedDataQ_34_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_encodedDataQ_34_out \
    op interface \
    ports { encodedDataQ_34_out { O 16 vector } encodedDataQ_34_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 378 \
    name encodedDataQ_33_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_encodedDataQ_33_out \
    op interface \
    ports { encodedDataQ_33_out { O 16 vector } encodedDataQ_33_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 379 \
    name encodedDataQ_32_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_encodedDataQ_32_out \
    op interface \
    ports { encodedDataQ_32_out { O 16 vector } encodedDataQ_32_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 380 \
    name encodedDataQ_31_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_encodedDataQ_31_out \
    op interface \
    ports { encodedDataQ_31_out { O 16 vector } encodedDataQ_31_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 381 \
    name encodedDataQ_30_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_encodedDataQ_30_out \
    op interface \
    ports { encodedDataQ_30_out { O 16 vector } encodedDataQ_30_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 382 \
    name encodedDataQ_29_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_encodedDataQ_29_out \
    op interface \
    ports { encodedDataQ_29_out { O 16 vector } encodedDataQ_29_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 383 \
    name encodedDataQ_28_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_encodedDataQ_28_out \
    op interface \
    ports { encodedDataQ_28_out { O 16 vector } encodedDataQ_28_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 384 \
    name encodedDataQ_27_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_encodedDataQ_27_out \
    op interface \
    ports { encodedDataQ_27_out { O 16 vector } encodedDataQ_27_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 385 \
    name encodedDataQ_26_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_encodedDataQ_26_out \
    op interface \
    ports { encodedDataQ_26_out { O 16 vector } encodedDataQ_26_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 386 \
    name encodedDataQ_25_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_encodedDataQ_25_out \
    op interface \
    ports { encodedDataQ_25_out { O 16 vector } encodedDataQ_25_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 387 \
    name encodedDataQ_24_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_encodedDataQ_24_out \
    op interface \
    ports { encodedDataQ_24_out { O 16 vector } encodedDataQ_24_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 388 \
    name encodedDataQ_23_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_encodedDataQ_23_out \
    op interface \
    ports { encodedDataQ_23_out { O 16 vector } encodedDataQ_23_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 389 \
    name encodedDataQ_22_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_encodedDataQ_22_out \
    op interface \
    ports { encodedDataQ_22_out { O 16 vector } encodedDataQ_22_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 390 \
    name encodedDataQ_21_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_encodedDataQ_21_out \
    op interface \
    ports { encodedDataQ_21_out { O 16 vector } encodedDataQ_21_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 391 \
    name encodedDataQ_20_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_encodedDataQ_20_out \
    op interface \
    ports { encodedDataQ_20_out { O 16 vector } encodedDataQ_20_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 392 \
    name encodedDataQ_19_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_encodedDataQ_19_out \
    op interface \
    ports { encodedDataQ_19_out { O 16 vector } encodedDataQ_19_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 393 \
    name encodedDataQ_18_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_encodedDataQ_18_out \
    op interface \
    ports { encodedDataQ_18_out { O 16 vector } encodedDataQ_18_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 394 \
    name encodedDataQ_17_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_encodedDataQ_17_out \
    op interface \
    ports { encodedDataQ_17_out { O 16 vector } encodedDataQ_17_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 395 \
    name encodedDataQ_16_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_encodedDataQ_16_out \
    op interface \
    ports { encodedDataQ_16_out { O 16 vector } encodedDataQ_16_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 396 \
    name encodedDataQ_15_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_encodedDataQ_15_out \
    op interface \
    ports { encodedDataQ_15_out { O 16 vector } encodedDataQ_15_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 397 \
    name encodedDataQ_14_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_encodedDataQ_14_out \
    op interface \
    ports { encodedDataQ_14_out { O 16 vector } encodedDataQ_14_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 398 \
    name encodedDataQ_13_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_encodedDataQ_13_out \
    op interface \
    ports { encodedDataQ_13_out { O 16 vector } encodedDataQ_13_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 399 \
    name encodedDataQ_12_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_encodedDataQ_12_out \
    op interface \
    ports { encodedDataQ_12_out { O 16 vector } encodedDataQ_12_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 400 \
    name encodedDataQ_11_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_encodedDataQ_11_out \
    op interface \
    ports { encodedDataQ_11_out { O 16 vector } encodedDataQ_11_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 401 \
    name encodedDataQ_10_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_encodedDataQ_10_out \
    op interface \
    ports { encodedDataQ_10_out { O 16 vector } encodedDataQ_10_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 402 \
    name encodedDataQ_9_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_encodedDataQ_9_out \
    op interface \
    ports { encodedDataQ_9_out { O 16 vector } encodedDataQ_9_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 403 \
    name encodedDataQ_8_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_encodedDataQ_8_out \
    op interface \
    ports { encodedDataQ_8_out { O 16 vector } encodedDataQ_8_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 404 \
    name encodedDataQ_7_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_encodedDataQ_7_out \
    op interface \
    ports { encodedDataQ_7_out { O 16 vector } encodedDataQ_7_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 405 \
    name encodedDataQ_6_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_encodedDataQ_6_out \
    op interface \
    ports { encodedDataQ_6_out { O 16 vector } encodedDataQ_6_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 406 \
    name encodedDataQ_5_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_encodedDataQ_5_out \
    op interface \
    ports { encodedDataQ_5_out { O 16 vector } encodedDataQ_5_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 407 \
    name encodedDataQ_4_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_encodedDataQ_4_out \
    op interface \
    ports { encodedDataQ_4_out { O 16 vector } encodedDataQ_4_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 408 \
    name encodedDataQ_3_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_encodedDataQ_3_out \
    op interface \
    ports { encodedDataQ_3_out { O 16 vector } encodedDataQ_3_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 409 \
    name encodedDataQ_2_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_encodedDataQ_2_out \
    op interface \
    ports { encodedDataQ_2_out { O 16 vector } encodedDataQ_2_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 410 \
    name encodedDataQ_1_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_encodedDataQ_1_out \
    op interface \
    ports { encodedDataQ_1_out { O 16 vector } encodedDataQ_1_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 411 \
    name encodedDataQ_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_encodedDataQ_out \
    op interface \
    ports { encodedDataQ_out { O 16 vector } encodedDataQ_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 412 \
    name phi_ln282_1_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_phi_ln282_1_out \
    op interface \
    ports { phi_ln282_1_out { O 1 vector } phi_ln282_1_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 413 \
    name phi_ln280_4_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_phi_ln280_4_out \
    op interface \
    ports { phi_ln280_4_out { O 1 vector } phi_ln280_4_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 414 \
    name phi_ln280_5_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_phi_ln280_5_out \
    op interface \
    ports { phi_ln280_5_out { O 1 vector } phi_ln280_5_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 415 \
    name p_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_p_out \
    op interface \
    ports { p_out { O 1 vector } p_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 416 \
    name phi_ln280_6_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_phi_ln280_6_out \
    op interface \
    ports { phi_ln280_6_out { O 1 vector } phi_ln280_6_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 417 \
    name phi_ln280_7_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_phi_ln280_7_out \
    op interface \
    ports { phi_ln280_7_out { O 1 vector } phi_ln280_7_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 418 \
    name p_phi_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_p_phi_out \
    op interface \
    ports { p_phi_out { O 1 vector } p_phi_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id -1 \
    name ap_ctrl \
    type ap_ctrl \
    reset_level 1 \
    sync_rst true \
    corename ap_ctrl \
    op interface \
    ports { ap_start { I 1 bit } ap_ready { O 1 bit } ap_done { O 1 bit } ap_idle { O 1 bit } } \
} "
}


# Adapter definition:
set PortName ap_clk
set DataWd 1 
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc cg_default_interface_gen_clock] == "cg_default_interface_gen_clock"} {
eval "cg_default_interface_gen_clock { \
    id -2 \
    name ${PortName} \
    reset_level 1 \
    sync_rst true \
    corename apif_ap_clk \
    data_wd ${DataWd} \
    op interface \
}"
} else {
puts "@W \[IMPL-113\] Cannot find bus interface model in the library. Ignored generation of bus interface for '${PortName}'"
}
}


# Adapter definition:
set PortName ap_rst
set DataWd 1 
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc cg_default_interface_gen_reset] == "cg_default_interface_gen_reset"} {
eval "cg_default_interface_gen_reset { \
    id -3 \
    name ${PortName} \
    reset_level 1 \
    sync_rst true \
    corename apif_ap_rst \
    data_wd ${DataWd} \
    op interface \
}"
} else {
puts "@W \[IMPL-114\] Cannot find bus interface model in the library. Ignored generation of bus interface for '${PortName}'"
}
}



# merge
if {${::AESL::PGuard_autoexp_gen}} {
    cg_default_interface_gen_dc_end
    cg_default_interface_gen_bundle_end
    AESL_LIB_XILADAPTER::native_axis_end
}


# flow_control definition:
set InstName transmitter_flow_control_loop_pipe_sequential_init_U
set CompName transmitter_flow_control_loop_pipe_sequential_init
set name flow_control_loop_pipe_sequential_init
if {${::AESL::PGuard_autocg_gen} && ${::AESL::PGuard_autocg_ipmgen}} {
if {[info proc ::AESL_LIB_VIRTEX::xil_gen_UPC_flow_control] == "::AESL_LIB_VIRTEX::xil_gen_UPC_flow_control"} {
eval "::AESL_LIB_VIRTEX::xil_gen_UPC_flow_control { \
    name ${name} \
    prefix transmitter_ \
}"
} else {
puts "@W \[IMPL-107\] Cannot find ::AESL_LIB_VIRTEX::xil_gen_UPC_flow_control, check your platform lib"
}
}


if {${::AESL::PGuard_rtl_comp_handler}} {
	::AP::rtl_comp_handler $CompName BINDTYPE interface TYPE internal_upc_flow_control INSTNAME $InstName
}


