$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var wire 1 ! SPINDIS_N $end
$var wire 1 " RST_N $end
$var wire 1 # RAS_N $end
$var wire 1 $ RA7 $end
$var wire 1 % NETRST_N $end
$var wire 1 & MUX $end
$var wire 1 ' IS3_N $end
$var wire 1 ( EN245_N $end
$var wire 1 ) CPRST_N $end
$var wire 1 * CAS2_N $end
$var wire 1 + CAS1_N $end
$var wire 1 , BUSRQ_N $end
$var wire 1 - BOOTROMCS_N $end
$var wire 1 . AUXROMCS_N $end
$var wire 1 / AUXDECODE1_N $end
$var wire 1 0 ADDRBUFEN_N $end
$var reg 1 1 BA13 $end
$var reg 1 2 BA14 $end
$var reg 1 3 BA15 $end
$var reg 1 4 BA6 $end
$var reg 1 5 BA7 $end
$var reg 1 6 BD0 $end
$var reg 1 7 BD1 $end
$var reg 1 8 BD2 $end
$var reg 1 9 BD3 $end
$var reg 1 : BM1_N $end
$var reg 1 ; BMREQ_N $end
$var reg 1 < BRD_N $end
$var reg 1 = BRFSH_N $end
$var reg 1 > BUSAK_N $end
$var reg 1 ? B_PHI $end
$var reg 1 @ DMA_N $end
$var reg 1 A IORQ_N $end
$var reg 1 B N_BWR $end
$var reg 1 C N_CVRST $end
$var reg 1 D OS3_N $end
$var reg 1 E PBRST_N $end
$var reg 1 F WAIT_N $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
1F
xE
1D
xC
0B
1A
1@
0?
1>
1=
1<
1;
1:
09
08
07
06
05
04
03
02
01
10
x/
0.
1-
1,
1+
1*
x)
0(
1'
x&
0%
x$
x#
x"
x!
$end
#100
0/
1!
1$
1#
0"
0)
1C
0E
#150
0&
1?
#300
0?
#450
1?
#600
0?
#750
1?
#900
0?
#1050
1?
#1100
1"
1)
1E
#1200
0?
#1350
1?
#1500
0?
#1650
1?
#1800
0?
#1950
1?
#2100
1.
0>
11
0<
1(
1%
1-
0#
0;
0?
#2250
1&
1?
#2400
0+
01
1<
1;
0?
#2550
1?
#2700
0'
1#
0?
#2850
0&
1?
#3000
1+
0%
0?
#3150
1?
#3300
0(
0%
1-
1#
0.
1'
1>
1B
0?
#3450
1?
#3600
0?
#3750
1?
#3900
0?
#4050
1?
#4200
0?
#4350
1?
#4500
0?
#4650
1?
#4800
0?
#4950
1?
#5100
0?
#5250
1?
#5300
