library ieee;
use ieee.std_logic_1164.all;


entity Chen_Kevin_Half_Adder_tb is
end half_adder_simple_tb;

architecture Chen_Kevin_tb of Chen_Kevin_Half_Adder_tb is
    signal Chen_Kevin_a, Chen_Kevin_b : std_logic;  -- inputs 
    signal Chen_Kevin_sum, Chen_Kevin_carry : std_logic;  -- outputs
begin
    -- connecting testbench signals with half_adder.vhd
    UUT : entity work.half_adder port map (Chen_Kevin_a => Chen_Kevin_a, Chen_Kevin_b => Chen_Kevin_b, Chen_Kevin_sum => Chen_Kevin_sum, Chen_Kevin_carry => Chen_Kevin_carry);

    -- inputs
    -- 00 at 0 ns
    -- 01 at 20 ns, as b is 0 at 20 ns and a is changed to 1 at 20 ns
    -- 10 at 40 ns
    -- 11 at 60 ns
    Chen_Kevin_a <= '0', '1' after 20 ns, '0' after 40 ns, '1' after 60 ns;
    Chen_Kevin_b <= '0', '1' after 40 ns;        
end Chen_Kevin_tb ;