============================================================
  Generated by:           Encounter(r) RTL Compiler v06.20-p003_1
  Generated on:           Sep 28 2011  03:10:38 AM
  Module:                 square_root
  Technology libraries:   slow 1.1
                          fast 1.1
                          typical 1.1
  Operating conditions:   slow 
  Interconnect mode:      ple
============================================================

        Instance         Cells  Cell Area  Net Area  
-----------------------------------------------------
square_root               1392      27004      9867  
  final_adder_add_36_11    687      11765      3960  
  final_adder_add_35_9     175       2289       655  
============================================================
  Generated by:           Encounter(r) RTL Compiler v06.20-p003_1
  Generated on:           Sep 28 2011  03:10:31 AM
  Module:                 square_root
  Technology libraries:   slow 1.1
                          fast 1.1
                          typical 1.1
  Operating conditions:   slow 
  Interconnect mode:      ple
============================================================

      Pin            Type      Fanout Load Slew Delay Arrival   
                                      (fF) (ps)  (ps)   (ps)    
----------------------------------------------------------------
(clock clock)      launch                                   0 R 
s_reg[2]/CK                                   0             0 R 
s_reg[2]/Q         DFFHQX4          4 35.0  142  +295     295 R 
p0008D/B                                           +0     295   
p0008D/Y           NAND2X2          1 15.2  101   +89     384 F 
n0007D/B0                                          +0     384   
n0007D/Y           OAI2BB1X4        3 29.6  153  +117     501 R 
final_adder_add_36_11/B[2] 
  p0000D/A                                         +0     502   
  p0000D/Y         CLKINVX4         2 12.0   70   +63     565 F 
  n0018D/A1N                                       +0     565   
  n0018D/Y         OAI2BB1X4        3 27.3  105  +180     745 F 
  n0068D4446/A                                     +0     745   
  n0068D4446/Y     NAND2X2          2 11.1  140   +93     837 R 
  n0035D4276/A1N                                   +0     837   
  n0035D4276/Y     OAI2BB1X4        3 16.6  114  +182    1020 R 
  n0091D37/A1N                                     +0    1020   
  n0091D37/Y       OAI2BB1X4        2 17.2  113  +178    1198 R 
  n0091D/A1N                                       +0    1198   
  n0091D/Y         OAI2BB1X4        5 41.1  185  +220    1418 R 
  fopt4594/A                                       +0    1418   
  fopt4594/Y       INVX1            1  6.6   82   +71    1489 F 
  n0008D/A1N                                       +0    1489   
  n0008D/Y         OAI2BB1X4        2 24.5  103  +179    1668 F 
final_adder_add_36_11/Z[13] 
n0043D/A                                           +0    1668   
n0043D/Y           NOR2X4           1 21.9  170  +120    1789 R 
n0069D/C                                           +0    1789   
n0069D/Y           NAND4X4          1 18.1  137  +130    1919 F 
n0034D/B                                           +0    1919   
n0034D/Y           NOR2X4           2 28.9  197  +163    2082 R 
n0078D4649/A                                       +0    2082   
n0078D4649/Y       NAND4X4          4 35.3  189  +137    2220 F 
n0011D4412/A                                       +0    2220   
n0011D4412/Y       NAND2X4          4 38.0  180  +142    2362 R 
n0058D4242/A1N                                     +0    2362   
n0058D4242/Y       OAI2BB2X2        1  6.0  190  +193    2555 R 
root_reg[3]/D      DFFRXL                          +0    2555   
root_reg[3]/CK     setup                      0  +118    2673 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock clock)      capture                               2000 R 
                   uncertainty                   -200    1800 R 
----------------------------------------------------------------
Cost Group   : 'C2C' (path_group 'C2C')
Timing slack :    -873ps (TIMING VIOLATION)
Start-point  : s_reg[2]/CK
End-point    : root_reg[3]/D
============================================================
  Generated by:           Encounter(r) RTL Compiler v06.20-p003_1
  Generated on:           Sep 28 2011  03:10:36 AM
  Module:                 square_root
  Technology libraries:   slow 1.1
                          fast 1.1
                          typical 1.1
  Operating conditions:   slow 
  Interconnect mode:      ple
============================================================

                   Leakage    Internal      Net      Switching  
  Instance  Cells Power(nW)  Power(nW)   Power(nW)   Power(nW)  
----------------------------------------------------------------
square_root  1392   994.703 4076109.345 1635662.549 5711771.893 

