// Seed: 4250859720
`timescale 1ps / 1ps
module module_0 ();
  wire  id_0;
  logic id_3 = id_3;
  always @(posedge id_3) begin
    #((1 - 1));
  end
  reg   id_4;
  logic id_5;
  always @* #1 id_4 <= 1 & 1;
  logic id_6 = id_2;
  assign id_0[1'b0] = id_2;
  logic id_7;
endmodule
