 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top
Version: S-2021.06-SP2
Date   : Sun Dec 18 18:36:26 2022
****************************************

Operating Conditions: TT   Library: PPDK_Standard_Library_1.0V_25C_TYP_X1
Wire Load Model Mode: top

  Startpoint: inp[5] (input port clocked by clk)
  Endpoint: out[0] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                   0.000      0.000
  clock network delay (ideal)             0.000      0.000
  input external delay                    0.000      0.000 r
  inp[5] (in)                             0.000      0.000 r
  U166/Y (AND2X1)                      2207109.000
                                                  2207109.000 r
  U167/Y (INVX1)                       705439.500 2912548.500 f
  U297/Y (NAND2X1)                     918764.500 3831313.000 r
  U268/Y (AND2X1)                      2169657.500
                                                  6000970.500 r
  U269/Y (INVX1)                       721180.500 6722151.000 f
  U226/Y (AND2X1)                      2458083.000
                                                  9180234.000 f
  U227/Y (INVX1)                       -1175012.000
                                                  8005222.000 r
  U234/Y (AND2X1)                      2198885.000
                                                  10204107.000 r
  U235/Y (INVX1)                       708088.000 10912195.000 f
  U284/Y (XNOR2X1)                     6007061.000
                                                  16919256.000 f
  U126/Y (AND2X1)                      2051904.000
                                                  18971160.000 f
  U127/Y (INVX1)                       -1173062.000
                                                  17798098.000 r
  U258/Y (AND2X1)                      1888532.000
                                                  19686630.000 r
  U192/Y (AND2X1)                      1836552.000
                                                  21523182.000 r
  U193/Y (INVX1)                       707780.000 22230962.000 f
  U262/Y (AND2X1)                      2458076.000
                                                  24689038.000 f
  U263/Y (INVX1)                       -1175028.000
                                                  23514010.000 r
  U232/Y (AND2X1)                      2198884.000
                                                  25712894.000 r
  U233/Y (INVX1)                       707870.000 26420764.000 f
  U325/Y (NAND2X1)                     1291594.000
                                                  27712358.000 r
  U150/Y (XNOR2X1)                     6321474.000
                                                  34033832.000 r
  U151/Y (INVX1)                       820576.000 34854408.000 f
  U343/Y (OR2X1)                       2115304.000
                                                  36969712.000 f
  U276/Y (AND2X1)                      2434372.000
                                                  39404084.000 f
  U277/Y (INVX1)                       -1327712.000
                                                  38076372.000 r
  U222/Y (AND2X1)                      2198920.000
                                                  40275292.000 r
  U223/Y (INVX1)                       707856.000 40983148.000 f
  U346/Y (NAND2X1)                     1291596.000
                                                  42274744.000 r
  U347/Y (XOR2X1)                      4323596.000
                                                  46598340.000 f
  U353/Y (NOR2X1)                      1239824.000
                                                  47838164.000 r
  U212/Y (AND2X1)                      2179192.000
                                                  50017356.000 r
  U213/Y (INVX1)                       714060.000 50731416.000 f
  U170/Y (NAND2X1)                     1285644.000
                                                  52017060.000 r
  U362/Y (NOR2X1)                      -84392.000 51932668.000 f
  U206/Y (AND2X1)                      2440480.000
                                                  54373148.000 f
  U207/Y (INVX1)                       -1300980.000
                                                  53072168.000 r
  U365/Y (NAND2X1)                     1047748.000
                                                  54119916.000 f
  out[0] (out)                            0.000   54119916.000 f
  data arrival time                               54119916.000

  clock clk (rise edge)                200000000.000
                                                  200000000.000
  clock network delay (ideal)             0.000   200000000.000
  output external delay                   0.000   200000000.000
  data required time                              200000000.000
  -----------------------------------------------------------
  data required time                              200000000.000
  data arrival time                               -54119916.000
  -----------------------------------------------------------
  slack (MET)                                     145880080.000


1
