<!doctype html>
<html>
<head>
<meta name="viewport" content="width=device-width, initial-scale=1.0"><title>intel-family.h source code [linux-4.14.y/arch/x86/include/asm/intel-family.h] - Woboq Code Browser</title>
<link rel="stylesheet" href="../../../../../../data/qtcreator.css" title="QtCreator"/>
<link rel="alternate stylesheet" href="../../../../../../data/kdevelop.css" title="KDevelop"/>
<script type="text/javascript" src="../../../../../../data/jquery/jquery.min.js"></script>
<script type="text/javascript" src="../../../../../../data/jquery/jquery-ui.min.js"></script>
<script>var file = 'linux-4.14.y/arch/x86/include/asm/intel-family.h'; var root_path = '../../../../..'; var data_path = '../../../../../../data';</script>
<script src='../../../../../../data/codebrowser.js'></script>
</head>
<body><div id='header'><h1 id='breadcrumb'><span>Browse the source code of </span><a href='../../../..'>linux-4.14.y</a>/<a href='../../..'>arch</a>/<a href='../..'>x86</a>/<a href='..'>include</a>/<a href='./'>asm</a>/<a href='intel-family.h.html'>intel-family.h</a></h1></div>
<hr/><div id='content'><table class="code">
<tr><th id="1">1</th><td><i>/* SPDX-License-Identifier: GPL-2.0 */</i></td></tr>
<tr><th id="2">2</th><td><u>#<span data-ppcond="2">ifndef</span> <span class="macro" data-ref="_M/_ASM_X86_INTEL_FAMILY_H">_ASM_X86_INTEL_FAMILY_H</span></u></td></tr>
<tr><th id="3">3</th><td><u>#define <dfn class="macro" id="_M/_ASM_X86_INTEL_FAMILY_H" data-ref="_M/_ASM_X86_INTEL_FAMILY_H">_ASM_X86_INTEL_FAMILY_H</dfn></u></td></tr>
<tr><th id="4">4</th><td></td></tr>
<tr><th id="5">5</th><td><i>/*</i></td></tr>
<tr><th id="6">6</th><td><i> * "Big Core" Processors (Branded as Core, Xeon, etc...)</i></td></tr>
<tr><th id="7">7</th><td><i> *</i></td></tr>
<tr><th id="8">8</th><td><i> * The "_X" parts are generally the EP and EX Xeons, or the</i></td></tr>
<tr><th id="9">9</th><td><i> * "Extreme" ones, like Broadwell-E.</i></td></tr>
<tr><th id="10">10</th><td><i> *</i></td></tr>
<tr><th id="11">11</th><td><i> * Things ending in "2" are usually because we have no better</i></td></tr>
<tr><th id="12">12</th><td><i> * name for them.  There's no processor called "SILVERMONT2".</i></td></tr>
<tr><th id="13">13</th><td><i> */</i></td></tr>
<tr><th id="14">14</th><td></td></tr>
<tr><th id="15">15</th><td><u>#define <dfn class="macro" id="_M/INTEL_FAM6_CORE_YONAH" data-ref="_M/INTEL_FAM6_CORE_YONAH">INTEL_FAM6_CORE_YONAH</dfn>		0x0E</u></td></tr>
<tr><th id="16">16</th><td></td></tr>
<tr><th id="17">17</th><td><u>#define <dfn class="macro" id="_M/INTEL_FAM6_CORE2_MEROM" data-ref="_M/INTEL_FAM6_CORE2_MEROM">INTEL_FAM6_CORE2_MEROM</dfn>		0x0F</u></td></tr>
<tr><th id="18">18</th><td><u>#define <dfn class="macro" id="_M/INTEL_FAM6_CORE2_MEROM_L" data-ref="_M/INTEL_FAM6_CORE2_MEROM_L">INTEL_FAM6_CORE2_MEROM_L</dfn>	0x16</u></td></tr>
<tr><th id="19">19</th><td><u>#define <dfn class="macro" id="_M/INTEL_FAM6_CORE2_PENRYN" data-ref="_M/INTEL_FAM6_CORE2_PENRYN">INTEL_FAM6_CORE2_PENRYN</dfn>		0x17</u></td></tr>
<tr><th id="20">20</th><td><u>#define <dfn class="macro" id="_M/INTEL_FAM6_CORE2_DUNNINGTON" data-ref="_M/INTEL_FAM6_CORE2_DUNNINGTON">INTEL_FAM6_CORE2_DUNNINGTON</dfn>	0x1D</u></td></tr>
<tr><th id="21">21</th><td></td></tr>
<tr><th id="22">22</th><td><u>#define <dfn class="macro" id="_M/INTEL_FAM6_NEHALEM" data-ref="_M/INTEL_FAM6_NEHALEM">INTEL_FAM6_NEHALEM</dfn>		0x1E</u></td></tr>
<tr><th id="23">23</th><td><u>#define <dfn class="macro" id="_M/INTEL_FAM6_NEHALEM_G" data-ref="_M/INTEL_FAM6_NEHALEM_G">INTEL_FAM6_NEHALEM_G</dfn>		0x1F /* Auburndale / Havendale */</u></td></tr>
<tr><th id="24">24</th><td><u>#define <dfn class="macro" id="_M/INTEL_FAM6_NEHALEM_EP" data-ref="_M/INTEL_FAM6_NEHALEM_EP">INTEL_FAM6_NEHALEM_EP</dfn>		0x1A</u></td></tr>
<tr><th id="25">25</th><td><u>#define <dfn class="macro" id="_M/INTEL_FAM6_NEHALEM_EX" data-ref="_M/INTEL_FAM6_NEHALEM_EX">INTEL_FAM6_NEHALEM_EX</dfn>		0x2E</u></td></tr>
<tr><th id="26">26</th><td></td></tr>
<tr><th id="27">27</th><td><u>#define <dfn class="macro" id="_M/INTEL_FAM6_WESTMERE" data-ref="_M/INTEL_FAM6_WESTMERE">INTEL_FAM6_WESTMERE</dfn>		0x25</u></td></tr>
<tr><th id="28">28</th><td><u>#define <dfn class="macro" id="_M/INTEL_FAM6_WESTMERE_EP" data-ref="_M/INTEL_FAM6_WESTMERE_EP">INTEL_FAM6_WESTMERE_EP</dfn>		0x2C</u></td></tr>
<tr><th id="29">29</th><td><u>#define <dfn class="macro" id="_M/INTEL_FAM6_WESTMERE_EX" data-ref="_M/INTEL_FAM6_WESTMERE_EX">INTEL_FAM6_WESTMERE_EX</dfn>		0x2F</u></td></tr>
<tr><th id="30">30</th><td></td></tr>
<tr><th id="31">31</th><td><u>#define <dfn class="macro" id="_M/INTEL_FAM6_SANDYBRIDGE" data-ref="_M/INTEL_FAM6_SANDYBRIDGE">INTEL_FAM6_SANDYBRIDGE</dfn>		0x2A</u></td></tr>
<tr><th id="32">32</th><td><u>#define <dfn class="macro" id="_M/INTEL_FAM6_SANDYBRIDGE_X" data-ref="_M/INTEL_FAM6_SANDYBRIDGE_X">INTEL_FAM6_SANDYBRIDGE_X</dfn>	0x2D</u></td></tr>
<tr><th id="33">33</th><td><u>#define <dfn class="macro" id="_M/INTEL_FAM6_IVYBRIDGE" data-ref="_M/INTEL_FAM6_IVYBRIDGE">INTEL_FAM6_IVYBRIDGE</dfn>		0x3A</u></td></tr>
<tr><th id="34">34</th><td><u>#define <dfn class="macro" id="_M/INTEL_FAM6_IVYBRIDGE_X" data-ref="_M/INTEL_FAM6_IVYBRIDGE_X">INTEL_FAM6_IVYBRIDGE_X</dfn>		0x3E</u></td></tr>
<tr><th id="35">35</th><td></td></tr>
<tr><th id="36">36</th><td><u>#define <dfn class="macro" id="_M/INTEL_FAM6_HASWELL_CORE" data-ref="_M/INTEL_FAM6_HASWELL_CORE">INTEL_FAM6_HASWELL_CORE</dfn>		0x3C</u></td></tr>
<tr><th id="37">37</th><td><u>#define <dfn class="macro" id="_M/INTEL_FAM6_HASWELL_X" data-ref="_M/INTEL_FAM6_HASWELL_X">INTEL_FAM6_HASWELL_X</dfn>		0x3F</u></td></tr>
<tr><th id="38">38</th><td><u>#define <dfn class="macro" id="_M/INTEL_FAM6_HASWELL_ULT" data-ref="_M/INTEL_FAM6_HASWELL_ULT">INTEL_FAM6_HASWELL_ULT</dfn>		0x45</u></td></tr>
<tr><th id="39">39</th><td><u>#define <dfn class="macro" id="_M/INTEL_FAM6_HASWELL_GT3E" data-ref="_M/INTEL_FAM6_HASWELL_GT3E">INTEL_FAM6_HASWELL_GT3E</dfn>		0x46</u></td></tr>
<tr><th id="40">40</th><td></td></tr>
<tr><th id="41">41</th><td><u>#define <dfn class="macro" id="_M/INTEL_FAM6_BROADWELL_CORE" data-ref="_M/INTEL_FAM6_BROADWELL_CORE">INTEL_FAM6_BROADWELL_CORE</dfn>	0x3D</u></td></tr>
<tr><th id="42">42</th><td><u>#define <dfn class="macro" id="_M/INTEL_FAM6_BROADWELL_GT3E" data-ref="_M/INTEL_FAM6_BROADWELL_GT3E">INTEL_FAM6_BROADWELL_GT3E</dfn>	0x47</u></td></tr>
<tr><th id="43">43</th><td><u>#define <dfn class="macro" id="_M/INTEL_FAM6_BROADWELL_X" data-ref="_M/INTEL_FAM6_BROADWELL_X">INTEL_FAM6_BROADWELL_X</dfn>		0x4F</u></td></tr>
<tr><th id="44">44</th><td><u>#define <dfn class="macro" id="_M/INTEL_FAM6_BROADWELL_XEON_D" data-ref="_M/INTEL_FAM6_BROADWELL_XEON_D">INTEL_FAM6_BROADWELL_XEON_D</dfn>	0x56</u></td></tr>
<tr><th id="45">45</th><td></td></tr>
<tr><th id="46">46</th><td><u>#define <dfn class="macro" id="_M/INTEL_FAM6_SKYLAKE_MOBILE" data-ref="_M/INTEL_FAM6_SKYLAKE_MOBILE">INTEL_FAM6_SKYLAKE_MOBILE</dfn>	0x4E</u></td></tr>
<tr><th id="47">47</th><td><u>#define <dfn class="macro" id="_M/INTEL_FAM6_SKYLAKE_DESKTOP" data-ref="_M/INTEL_FAM6_SKYLAKE_DESKTOP">INTEL_FAM6_SKYLAKE_DESKTOP</dfn>	0x5E</u></td></tr>
<tr><th id="48">48</th><td><u>#define <dfn class="macro" id="_M/INTEL_FAM6_SKYLAKE_X" data-ref="_M/INTEL_FAM6_SKYLAKE_X">INTEL_FAM6_SKYLAKE_X</dfn>		0x55</u></td></tr>
<tr><th id="49">49</th><td><u>#define <dfn class="macro" id="_M/INTEL_FAM6_KABYLAKE_MOBILE" data-ref="_M/INTEL_FAM6_KABYLAKE_MOBILE">INTEL_FAM6_KABYLAKE_MOBILE</dfn>	0x8E</u></td></tr>
<tr><th id="50">50</th><td><u>#define <dfn class="macro" id="_M/INTEL_FAM6_KABYLAKE_DESKTOP" data-ref="_M/INTEL_FAM6_KABYLAKE_DESKTOP">INTEL_FAM6_KABYLAKE_DESKTOP</dfn>	0x9E</u></td></tr>
<tr><th id="51">51</th><td></td></tr>
<tr><th id="52">52</th><td><i>/* "Small Core" Processors (Atom) */</i></td></tr>
<tr><th id="53">53</th><td></td></tr>
<tr><th id="54">54</th><td><u>#define <dfn class="macro" id="_M/INTEL_FAM6_ATOM_PINEVIEW" data-ref="_M/INTEL_FAM6_ATOM_PINEVIEW">INTEL_FAM6_ATOM_PINEVIEW</dfn>	0x1C</u></td></tr>
<tr><th id="55">55</th><td><u>#define <dfn class="macro" id="_M/INTEL_FAM6_ATOM_LINCROFT" data-ref="_M/INTEL_FAM6_ATOM_LINCROFT">INTEL_FAM6_ATOM_LINCROFT</dfn>	0x26</u></td></tr>
<tr><th id="56">56</th><td><u>#define <dfn class="macro" id="_M/INTEL_FAM6_ATOM_PENWELL" data-ref="_M/INTEL_FAM6_ATOM_PENWELL">INTEL_FAM6_ATOM_PENWELL</dfn>		0x27</u></td></tr>
<tr><th id="57">57</th><td><u>#define <dfn class="macro" id="_M/INTEL_FAM6_ATOM_CLOVERVIEW" data-ref="_M/INTEL_FAM6_ATOM_CLOVERVIEW">INTEL_FAM6_ATOM_CLOVERVIEW</dfn>	0x35</u></td></tr>
<tr><th id="58">58</th><td><u>#define <dfn class="macro" id="_M/INTEL_FAM6_ATOM_CEDARVIEW" data-ref="_M/INTEL_FAM6_ATOM_CEDARVIEW">INTEL_FAM6_ATOM_CEDARVIEW</dfn>	0x36</u></td></tr>
<tr><th id="59">59</th><td><u>#define <dfn class="macro" id="_M/INTEL_FAM6_ATOM_SILVERMONT1" data-ref="_M/INTEL_FAM6_ATOM_SILVERMONT1">INTEL_FAM6_ATOM_SILVERMONT1</dfn>	0x37 /* BayTrail/BYT / Valleyview */</u></td></tr>
<tr><th id="60">60</th><td><u>#define <dfn class="macro" id="_M/INTEL_FAM6_ATOM_SILVERMONT2" data-ref="_M/INTEL_FAM6_ATOM_SILVERMONT2">INTEL_FAM6_ATOM_SILVERMONT2</dfn>	0x4D /* Avaton/Rangely */</u></td></tr>
<tr><th id="61">61</th><td><u>#define <dfn class="macro" id="_M/INTEL_FAM6_ATOM_AIRMONT" data-ref="_M/INTEL_FAM6_ATOM_AIRMONT">INTEL_FAM6_ATOM_AIRMONT</dfn>		0x4C /* CherryTrail / Braswell */</u></td></tr>
<tr><th id="62">62</th><td><u>#define <dfn class="macro" id="_M/INTEL_FAM6_ATOM_MERRIFIELD" data-ref="_M/INTEL_FAM6_ATOM_MERRIFIELD">INTEL_FAM6_ATOM_MERRIFIELD</dfn>	0x4A /* Tangier */</u></td></tr>
<tr><th id="63">63</th><td><u>#define <dfn class="macro" id="_M/INTEL_FAM6_ATOM_MOOREFIELD" data-ref="_M/INTEL_FAM6_ATOM_MOOREFIELD">INTEL_FAM6_ATOM_MOOREFIELD</dfn>	0x5A /* Anniedale */</u></td></tr>
<tr><th id="64">64</th><td><u>#define <dfn class="macro" id="_M/INTEL_FAM6_ATOM_GOLDMONT" data-ref="_M/INTEL_FAM6_ATOM_GOLDMONT">INTEL_FAM6_ATOM_GOLDMONT</dfn>	0x5C</u></td></tr>
<tr><th id="65">65</th><td><u>#define <dfn class="macro" id="_M/INTEL_FAM6_ATOM_DENVERTON" data-ref="_M/INTEL_FAM6_ATOM_DENVERTON">INTEL_FAM6_ATOM_DENVERTON</dfn>	0x5F /* Goldmont Microserver */</u></td></tr>
<tr><th id="66">66</th><td><u>#define <dfn class="macro" id="_M/INTEL_FAM6_ATOM_GEMINI_LAKE" data-ref="_M/INTEL_FAM6_ATOM_GEMINI_LAKE">INTEL_FAM6_ATOM_GEMINI_LAKE</dfn>	0x7A</u></td></tr>
<tr><th id="67">67</th><td></td></tr>
<tr><th id="68">68</th><td><i>/* Xeon Phi */</i></td></tr>
<tr><th id="69">69</th><td></td></tr>
<tr><th id="70">70</th><td><u>#define <dfn class="macro" id="_M/INTEL_FAM6_XEON_PHI_KNL" data-ref="_M/INTEL_FAM6_XEON_PHI_KNL">INTEL_FAM6_XEON_PHI_KNL</dfn>		0x57 /* Knights Landing */</u></td></tr>
<tr><th id="71">71</th><td><u>#define <dfn class="macro" id="_M/INTEL_FAM6_XEON_PHI_KNM" data-ref="_M/INTEL_FAM6_XEON_PHI_KNM">INTEL_FAM6_XEON_PHI_KNM</dfn>		0x85 /* Knights Mill */</u></td></tr>
<tr><th id="72">72</th><td></td></tr>
<tr><th id="73">73</th><td><u>#<span data-ppcond="2">endif</span> /* _ASM_X86_INTEL_FAMILY_H */</u></td></tr>
<tr><th id="74">74</th><td></td></tr>
</table><hr/><p id='footer'>
Generated while processing <a href='../../boot/cpucheck.c.html'>linux-4.14.y/arch/x86/boot/cpucheck.c</a><br/>Generated on <em>2018-Jul-31</em> from project linux-4.14.y revision <em>linux-4.14.y</em><br />Powered by <a href='https://woboq.com'><img alt='Woboq' src='https://code.woboq.org/woboq-16.png' width='41' height='16' /></a> <a href='https://code.woboq.org'>Code Browser</a> 2.1
<br/>Generator usage only permitted with license.</p>
</div></body></html>
