// Seed: 3517746190
module module_0 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  input wire id_2;
  inout wire id_1;
  wire id_4;
  module_2 modCall_1 (
      id_3,
      id_1,
      id_4,
      id_4
  );
  wire id_5;
  wire id_6;
endmodule
module module_1;
  assign id_1#(.id_1(1)) = id_1;
  module_0 modCall_1 (
      id_1,
      id_1,
      id_1
  );
  assign id_1 = id_1 & 1'b0;
  assign id_1 = id_1;
  wire id_3;
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  input wire id_3;
  inout wire id_2;
  output wire id_1;
endmodule
