
ubuntu-preinstalled/fdtdump:     file format elf32-littlearm


Disassembly of section .init:

00000888 <.init>:
 888:	push	{r3, lr}
 88c:	bl	1178 <__assert_fail@plt+0x764>
 890:	pop	{r3, pc}

Disassembly of section .plt:

00000894 <__cxa_finalize@plt-0x14>:
 894:	push	{lr}		; (str lr, [sp, #-4]!)
 898:	ldr	lr, [pc, #4]	; 8a4 <__cxa_finalize@plt-0x4>
 89c:	add	lr, pc, lr
 8a0:	ldr	pc, [lr, #8]!
 8a4:	andeq	r2, r1, r8, lsr #13

000008a8 <__cxa_finalize@plt>:
 8a8:	add	ip, pc, #0, 12
 8ac:	add	ip, ip, #73728	; 0x12000
 8b0:	ldr	pc, [ip, #1704]!	; 0x6a8

000008b4 <strtol@plt>:
 8b4:	add	ip, pc, #0, 12
 8b8:	add	ip, ip, #73728	; 0x12000
 8bc:	ldr	pc, [ip, #1696]!	; 0x6a0

000008c0 <read@plt>:
 8c0:	add	ip, pc, #0, 12
 8c4:	add	ip, ip, #73728	; 0x12000
 8c8:	ldr	pc, [ip, #1688]!	; 0x698

000008cc <free@plt>:
 8cc:	add	ip, pc, #0, 12
 8d0:	add	ip, ip, #73728	; 0x12000
 8d4:	ldr	pc, [ip, #1680]!	; 0x690

000008d8 <__vsnprintf_chk@plt>:
 8d8:	add	ip, pc, #0, 12
 8dc:	add	ip, ip, #73728	; 0x12000
 8e0:	ldr	pc, [ip, #1672]!	; 0x688

000008e4 <memcpy@plt>:
 8e4:	add	ip, pc, #0, 12
 8e8:	add	ip, ip, #73728	; 0x12000
 8ec:	ldr	pc, [ip, #1664]!	; 0x680

000008f0 <__stack_chk_fail@plt>:
 8f0:	add	ip, pc, #0, 12
 8f4:	add	ip, ip, #73728	; 0x12000
 8f8:	ldr	pc, [ip, #1656]!	; 0x678

000008fc <realloc@plt>:
 8fc:	add	ip, pc, #0, 12
 900:	add	ip, ip, #73728	; 0x12000
 904:	ldr	pc, [ip, #1648]!	; 0x670

00000908 <fwrite@plt>:
 908:	add	ip, pc, #0, 12
 90c:	add	ip, ip, #73728	; 0x12000
 910:	ldr	pc, [ip, #1640]!	; 0x668

00000914 <puts@plt>:
 914:	add	ip, pc, #0, 12
 918:	add	ip, ip, #73728	; 0x12000
 91c:	ldr	pc, [ip, #1632]!	; 0x660

00000920 <malloc@plt>:
 920:	add	ip, pc, #0, 12
 924:	add	ip, ip, #73728	; 0x12000
 928:	ldr	pc, [ip, #1624]!	; 0x658

0000092c <__libc_start_main@plt>:
 92c:	add	ip, pc, #0, 12
 930:	add	ip, ip, #73728	; 0x12000
 934:	ldr	pc, [ip, #1616]!	; 0x650

00000938 <strerror@plt>:
 938:	add	ip, pc, #0, 12
 93c:	add	ip, ip, #73728	; 0x12000
 940:	ldr	pc, [ip, #1608]!	; 0x648

00000944 <__vfprintf_chk@plt>:
 944:	add	ip, pc, #0, 12
 948:	add	ip, ip, #73728	; 0x12000
 94c:	ldr	pc, [ip, #1600]!	; 0x640

00000950 <__gmon_start__@plt>:
 950:	add	ip, pc, #0, 12
 954:	add	ip, ip, #73728	; 0x12000
 958:	ldr	pc, [ip, #1592]!	; 0x638

0000095c <open@plt>:
 95c:	add	ip, pc, #0, 12
 960:	add	ip, ip, #73728	; 0x12000
 964:	ldr	pc, [ip, #1584]!	; 0x630

00000968 <getopt_long@plt>:
 968:	add	ip, pc, #0, 12
 96c:	add	ip, ip, #73728	; 0x12000
 970:	ldr	pc, [ip, #1576]!	; 0x628

00000974 <__ctype_b_loc@plt>:
 974:	add	ip, pc, #0, 12
 978:	add	ip, ip, #73728	; 0x12000
 97c:	ldr	pc, [ip, #1568]!	; 0x620

00000980 <exit@plt>:
 980:	add	ip, pc, #0, 12
 984:	add	ip, ip, #73728	; 0x12000
 988:	ldr	pc, [ip, #1560]!	; 0x618

0000098c <strlen@plt>:
 98c:	add	ip, pc, #0, 12
 990:	add	ip, ip, #73728	; 0x12000
 994:	ldr	pc, [ip, #1552]!	; 0x610

00000998 <strchr@plt>:
 998:	add	ip, pc, #0, 12
 99c:	add	ip, ip, #73728	; 0x12000
 9a0:	ldr	pc, [ip, #1544]!	; 0x608

000009a4 <__errno_location@plt>:
 9a4:	add	ip, pc, #0, 12
 9a8:	add	ip, ip, #73728	; 0x12000
 9ac:	ldr	pc, [ip, #1536]!	; 0x600

000009b0 <putchar@plt>:
 9b0:			; <UNDEFINED> instruction: 0xe7fd4778
 9b4:	add	ip, pc, #0, 12
 9b8:	add	ip, ip, #73728	; 0x12000
 9bc:	ldr	pc, [ip, #1524]!	; 0x5f4

000009c0 <strncpy@plt>:
 9c0:	add	ip, pc, #0, 12
 9c4:	add	ip, ip, #73728	; 0x12000
 9c8:	ldr	pc, [ip, #1516]!	; 0x5ec

000009cc <__printf_chk@plt>:
 9cc:	add	ip, pc, #0, 12
 9d0:	add	ip, ip, #73728	; 0x12000
 9d4:	ldr	pc, [ip, #1508]!	; 0x5e4

000009d8 <write@plt>:
 9d8:	add	ip, pc, #0, 12
 9dc:	add	ip, ip, #73728	; 0x12000
 9e0:	ldr	pc, [ip, #1500]!	; 0x5dc

000009e4 <__fprintf_chk@plt>:
 9e4:	add	ip, pc, #0, 12
 9e8:	add	ip, ip, #73728	; 0x12000
 9ec:	ldr	pc, [ip, #1492]!	; 0x5d4

000009f0 <memchr@plt>:
 9f0:	add	ip, pc, #0, 12
 9f4:	add	ip, ip, #73728	; 0x12000
 9f8:	ldr	pc, [ip, #1484]!	; 0x5cc

000009fc <abort@plt>:
 9fc:	add	ip, pc, #0, 12
 a00:	add	ip, ip, #73728	; 0x12000
 a04:	ldr	pc, [ip, #1476]!	; 0x5c4

00000a08 <close@plt>:
 a08:	add	ip, pc, #0, 12
 a0c:	add	ip, ip, #73728	; 0x12000
 a10:	ldr	pc, [ip, #1468]!	; 0x5bc

00000a14 <__assert_fail@plt>:
 a14:	add	ip, pc, #0, 12
 a18:	add	ip, ip, #73728	; 0x12000
 a1c:	ldr	pc, [ip, #1460]!	; 0x5b4

Disassembly of section .text:

00000a20 <.text>:
     a20:			; <UNDEFINED> instruction: 0x264cf8df
     a24:			; <UNDEFINED> instruction: 0x364cf8df
     a28:	push	{r1, r3, r4, r5, r6, sl, lr}
     a2c:	strdlt	r4, [fp], r0
     a30:			; <UNDEFINED> instruction: 0x460458d3
     a34:			; <UNDEFINED> instruction: 0x9640f8df
     a38:	ldmdavs	fp, {r0, r1, r2, r3, r9, sl, lr}
     a3c:			; <UNDEFINED> instruction: 0xf04f9309
     a40:			; <UNDEFINED> instruction: 0xf8df0300
     a44:	ldrbtmi	r3, [r9], #1592	; 0x638
     a48:			; <UNDEFINED> instruction: 0x0634f8df
     a4c:	smlatbcs	r1, r6, r2, r2
     a50:	andcc	pc, r3, r9, asr r8	; <UNPREDICTABLE>
     a54:			; <UNDEFINED> instruction: 0xf8df4478
     a58:	strcs	sl, [r0, #-1580]	; 0xfffff9d4
     a5c:			; <UNDEFINED> instruction: 0xb628f8df
     a60:	movwls	r4, #30254	; 0x762e
     a64:	ldmdavs	fp, {r1, r3, r4, r5, r6, r7, sl, lr}
     a68:			; <UNDEFINED> instruction: 0xf7ff44fb
     a6c:	strtmi	lr, [r8], lr, asr #30
     a70:			; <UNDEFINED> instruction: 0x465a4653
     a74:			; <UNDEFINED> instruction: 0x46204639
     a78:	andhi	pc, r0, sp, asr #17
     a7c:	svc	0x0074f7ff
     a80:	suble	r1, sp, r3, asr #24
     a84:			; <UNDEFINED> instruction: 0xf000283f
     a88:	ldmdacc	r6, {r4, r6, r7, r9, pc}^
     a8c:	stmiale	pc!, {r0, r2, r3, r4, fp, sp}^	; <UNPREDICTABLE>
     a90:	stmiale	sp!, {r0, r2, r3, r4, fp, sp}^
     a94:			; <UNDEFINED> instruction: 0xf853a302
     a98:	ldrmi	r2, [r3], #-32	; 0xffffffe0
     a9c:	svclt	0x00004718
     aa0:	andeq	r0, r0, r7, lsl #11
     aa4:			; <UNDEFINED> instruction: 0xffffffd1
     aa8:			; <UNDEFINED> instruction: 0xffffffd1
     aac:			; <UNDEFINED> instruction: 0xffffffd1
     ab0:			; <UNDEFINED> instruction: 0xffffffd1
     ab4:			; <UNDEFINED> instruction: 0xffffffd1
     ab8:			; <UNDEFINED> instruction: 0xffffffd1
     abc:			; <UNDEFINED> instruction: 0xffffffd1
     ac0:			; <UNDEFINED> instruction: 0xffffffd1
     ac4:			; <UNDEFINED> instruction: 0xffffffd1
     ac8:			; <UNDEFINED> instruction: 0xffffffd1
     acc:			; <UNDEFINED> instruction: 0xffffffd1
     ad0:			; <UNDEFINED> instruction: 0xffffffd1
     ad4:			; <UNDEFINED> instruction: 0xffffffd1
     ad8:	andeq	r0, r0, sp, ror r0
     adc:			; <UNDEFINED> instruction: 0xffffffd1
     ae0:			; <UNDEFINED> instruction: 0xffffffd1
     ae4:			; <UNDEFINED> instruction: 0xffffffd1
     ae8:	andeq	r0, r0, pc, ror #10
     aec:			; <UNDEFINED> instruction: 0xffffffd1
     af0:			; <UNDEFINED> instruction: 0xffffffd1
     af4:			; <UNDEFINED> instruction: 0xffffffd1
     af8:			; <UNDEFINED> instruction: 0xffffffd1
     afc:			; <UNDEFINED> instruction: 0xffffffd1
     b00:			; <UNDEFINED> instruction: 0xffffffd1
     b04:			; <UNDEFINED> instruction: 0xffffffd1
     b08:			; <UNDEFINED> instruction: 0xffffffd1
     b0c:			; <UNDEFINED> instruction: 0xffffffd1
     b10:			; <UNDEFINED> instruction: 0xffffffd1
     b14:	andeq	r0, r0, r9, ror r0
     b18:	str	r2, [r9, r1, lsl #10]!
     b1c:	str	r2, [r7, r1, lsl #12]!
     b20:	strbcc	pc, [r8, #-2271]!	; 0xfffff721	; <UNPREDICTABLE>
     b24:			; <UNDEFINED> instruction: 0xf8593c01
     b28:	ldmdavs	fp, {r0, r1, ip, sp}
     b2c:			; <UNDEFINED> instruction: 0xf040429c
     b30:			; <UNDEFINED> instruction: 0xf8578291
     b34:	stmdbge	r8, {r2, r5, ip, pc}
     b38:			; <UNDEFINED> instruction: 0xf0004648
     b3c:			; <UNDEFINED> instruction: 0x4607fe15
     b40:			; <UNDEFINED> instruction: 0xf0002800
     b44:	bls	221554 <_IO_stdin_used@@Base+0x21f888>
     b48:	bcs	ed944 <_IO_stdin_used@@Base+0xebc78>
     b4c:	streq	lr, [r2, #-2816]	; 0xfffff500
     b50:	andhi	pc, r1, #64, 6
     b54:	ldrge	pc, [r8, #-2271]!	; 0xfffff721
     b58:	stmiavs	sp!, {r0, r1, r2, r3, r6, r9, sl, ip, sp, lr, pc}^
     b5c:	vsubhn.i16	d20, <illegal reg q6.5>, q2
     b60:	ldrbtmi	r0, [sl], #2061	; 0x80d
     b64:	strcc	lr, [r1], #-5
     b68:	stmdbcs	r3, {r0, r3, r5, r8, r9, fp, ip}
     b6c:	vmax.u8	d20, d0, d10
     b70:			; <UNDEFINED> instruction: 0x462081f4
     b74:	bicscs	r3, r0, r4, lsl #20
     b78:	svc	0x003af7ff
     b7c:	stmdacs	r0, {r2, r9, sl, lr}
     b80:	subhi	pc, r0, #0
     b84:	blt	6dab98 <_IO_stdin_used@@Base+0x6d8ecc>
     b88:	mvnle	r4, r3, asr #10
     b8c:			; <UNDEFINED> instruction: 0xf0001a29
     b90:	stmdacs	r0, {r0, r1, r2, r4, r6, r8, r9, fp, ip, sp, lr, pc}
     b94:	mvnhi	pc, r0, asr #32
     b98:	rscle	r2, r4, r0, lsl #28
     b9c:	strbmi	r1, [sl], -r3, ror #23
     ba0:	andcs	r4, r1, r1, asr r6
     ba4:	svc	0x0012f7ff
     ba8:			; <UNDEFINED> instruction: 0x4611e7dd
     bac:	blx	123cbb6 <_IO_stdin_used@@Base+0x123aeea>
     bb0:			; <UNDEFINED> instruction: 0xf0002800
     bb4:	ldmdbvs	sl!, {r0, r2, r6, r9, pc}
     bb8:	ldrdpl	lr, [r2], -r7
     bbc:	cdpcs	3, 0, cr15, cr7, cr2, {6}
     bc0:			; <UNDEFINED> instruction: 0x0e146979
     bc4:	stccs	3, cr15, [r7], {197}	; 0xc5
     bc8:	strvs	lr, [r2], #-2628	; 0xfffff5bc
     bcc:	ldmdavs	r5, {r0, r1, r2, r3, r6, r9, fp, sp, lr, pc}
     bd0:	strmi	lr, [lr], #-2628	; 0xfffff5bc
     bd4:	ldmdbvs	r0, {r0, r1, r2, r3, r6, r9, fp, sp, lr, pc}
     bd8:	cdpcs	3, 0, cr15, cr7, cr0, {6}
     bdc:	b	121add0 <_IO_stdin_used@@Base+0x1219104>
     be0:	b	125abfc <_IO_stdin_used@@Base+0x1258f30>
     be4:			; <UNDEFINED> instruction: 0xf3c26900
     be8:	b	121140c <_IO_stdin_used@@Base+0x120f740>
     bec:	b	1252c24 <_IO_stdin_used@@Base+0x1250f58>
     bf0:	b	13d3030 <_IO_stdin_used@@Base+0x13d1364>
     bf4:	vmov.i32	d22, #37375	; 0x000091ff
     bf8:	vmull.p8	q9, d0, d7
     bfc:	b	1310c20 <_IO_stdin_used@@Base+0x130ef54>
     c00:	b	111bc0c <_IO_stdin_used@@Base+0x1119f40>
     c04:	b	1309c14 <_IO_stdin_used@@Base+0x1307f48>
     c08:	cdpeq	12, 1, cr4, cr10, cr14, {0}
     c0c:	cdpcs	3, 0, cr15, cr7, cr3, {6}
     c10:	andcs	lr, r0, r9, asr #20
     c14:	b	10a4c28 <_IO_stdin_used@@Base+0x10a2f5c>
     c18:			; <UNDEFINED> instruction: 0xf8df6203
     c1c:	vmvn.i32	q8, #9961472	; 0x00980000
     c20:	vaddw.u8	q10, <illegal reg q1.5>, d7
     c24:	b	1091848 <_IO_stdin_used@@Base+0x108fb7c>
     c28:	ldrbtmi	r4, [r8], #-526	; 0xfffffdf2
     c2c:	tstcs	r1, ip, asr #20
     c30:	movwcs	lr, #14914	; 0x3a42
     c34:	movwls	r9, #24834	; 0x6102
     c38:	mcr	7, 3, pc, cr12, cr15, {7}	; <UNPREDICTABLE>
     c3c:	ldrdgt	pc, [r0], -r7
     c40:	strmi	pc, [r7, #-965]	; 0xfffffc3b
     c44:	ldrbne	pc, [r0], #-2271	; 0xfffff721	; <UNPREDICTABLE>
     c48:	andcs	pc, r7, ip, asr #7
     c4c:	stmdacs	r5, {r3, r6, r9, fp, sp, lr, pc}
     c50:	andsvs	lr, ip, #323584	; 0x4f000
     c54:	strmi	pc, [r7, #-972]	; 0xfffffc34
     c58:	andvs	lr, ip, #270336	; 0x42000
     c5c:	b	1091e48 <_IO_stdin_used@@Base+0x109017c>
     c60:	andcs	r4, r1, r0, lsl #4
     c64:	andcs	lr, r5, #270336	; 0x42000
     c68:	streq	lr, [r8, #-2823]	; 0xfffff4f9
     c6c:	mcr	7, 5, pc, cr14, cr15, {7}	; <UNPREDICTABLE>
     c70:			; <UNDEFINED> instruction: 0xf8df9b06
     c74:	andcs	r1, r1, r8, lsr #8
     c78:	ldrbtmi	r4, [r9], #-1562	; 0xfffff9e6
     c7c:	mcr	7, 5, pc, cr6, cr15, {7}	; <UNPREDICTABLE>
     c80:	ldrne	pc, [ip], #-2271	; 0xfffff721
     c84:	andcs	r4, r1, r2, asr #12
     c88:			; <UNDEFINED> instruction: 0xf7ff4479
     c8c:			; <UNDEFINED> instruction: 0xf8dfeea0
     c90:	bls	c5ce8 <_IO_stdin_used@@Base+0xc401c>
     c94:	ldrbtmi	r2, [r9], #-1
     c98:	mrc	7, 4, APSR_nzcv, cr8, cr15, {7}
     c9c:	strne	pc, [r8], #-2271	; 0xfffff721
     ca0:	andcs	r4, r1, r2, lsr #12
     ca4:			; <UNDEFINED> instruction: 0xf7ff4479
     ca8:			; <UNDEFINED> instruction: 0xf8ddee92
     cac:	ldmibmi	pc!, {r3, pc}^	; <UNPREDICTABLE>
     cb0:	ldrbtmi	r2, [r9], #-1
     cb4:			; <UNDEFINED> instruction: 0xf7ff4642
     cb8:			; <UNDEFINED> instruction: 0xf8d7ee8a
     cbc:	ldmibmi	ip!, {r3, r4, sp, lr, pc}^
     cc0:	vaddl.u8	q9, d14, d1
     cc4:	vmull.u8	q9, d14, d7
     cc8:	b	13d14ec <_IO_stdin_used@@Base+0x13cf820>
     ccc:	ldrbtmi	r6, [r9], #-798	; 0xfffffce2
     cd0:	movwvs	lr, #59971	; 0xea43
     cd4:	movwmi	lr, #51779	; 0xca43
     cd8:	andcs	lr, r2, #274432	; 0x43000
     cdc:	mrc	7, 3, APSR_nzcv, cr6, cr15, {7}
     ce0:	stmdbcs	r1, {r0, r6, r9, sl, lr}
     ce4:	andhi	pc, r8, sp, asr #17
     ce8:	mrshi	pc, (UNDEF: 98)	; <UNPREDICTABLE>
     cec:	bichi	pc, r4, #14614528	; 0xdf0000
     cf0:			; <UNDEFINED> instruction: 0xf7ff200a
     cf4:	ldrtmi	lr, [ip], #-3680	; 0xfffff1a0
     cf8:			; <UNDEFINED> instruction: 0x970644f8
     cfc:	stmib	sp, {r0, r2, sp, lr, pc}^
     d00:	strbmi	r1, [r1], -r0
     d04:			; <UNDEFINED> instruction: 0xf7ff2001
     d08:	ldmib	r4, {r1, r5, r6, r9, sl, fp, sp, lr, pc}^
     d0c:	ldmib	r4, {r9, ip, pc}^
     d10:	ldrcc	lr, [r0], #-258	; 0xfffffefe
     d14:	movwcs	lr, #39503	; 0x9a4f
     d18:	andscs	lr, r9, pc, asr #20
     d1c:			; <UNDEFINED> instruction: 0x6c12ea4f
     d20:	vst1.8	{d0-d3}, [r3 :64], r7
     d24:	b	1301b28 <_IO_stdin_used@@Base+0x12ffe5c>
     d28:			; <UNDEFINED> instruction: 0xf4076c02
     d2c:	vst1.16	{d0}, [r0 :256]
     d30:	b	10d0f34 <_IO_stdin_used@@Base+0x10cf268>
     d34:	b	1319960 <_IO_stdin_used@@Base+0x1317c94>
     d38:	movwmi	r0, #15367	; 0x3c07
     d3c:	andeq	r0, r8, #15, 28	; 0xf0
     d40:	strvs	lr, [r1, -r7, asr #20]
     d44:	rsbseq	pc, pc, r0, lsl #8
     d48:	movwmi	r0, #31250	; 0x7a12
     d4c:	rsbsmi	pc, pc, #33554432	; 0x2000000
     d50:	andcs	lr, lr, pc, asr #20
     d54:	andeq	lr, r2, #76, 20	; 0x4c000
     d58:	rsbseq	pc, pc, r0, lsl #8
     d5c:			; <UNDEFINED> instruction: 0x2c1eea4f
     d60:	b	100358c <_IO_stdin_used@@Base+0x10018c0>
     d64:	vst4.8	{d6-d9}, [ip], lr
     d68:			; <UNDEFINED> instruction: 0xf4014c7f
     d6c:	b	1011370 <_IO_stdin_used@@Base+0x100f6a4>
     d70:	teqmi	r9, #12
     d74:	tstvs	r9, #274432	; 0x43000
     d78:	andsvs	lr, lr, r0, asr #20
     d7c:	beq	7b68c <_IO_stdin_used@@Base+0x799c0>
     d80:	bleq	3b694 <_IO_stdin_used@@Base+0x399c8>
     d84:	smlsdeq	fp, sl, sl, lr
     d88:			; <UNDEFINED> instruction: 0x46abd1b9
     d8c:			; <UNDEFINED> instruction: 0xf85b9f06
     d90:			; <UNDEFINED> instruction: 0xf3c33b04
     d94:	vaddw.u8	q9, <illegal reg q1.5>, d7
     d98:	cdpeq	2, 1, cr4, cr12, cr7, {0}
     d9c:	strvs	lr, [r3], #-2628	; 0xfffff5bc
     da0:	strmi	lr, [r1], #-2628	; 0xfffff5bc
     da4:	strcs	lr, [r2], #-2628	; 0xfffff5bc
     da8:			; <UNDEFINED> instruction: 0xf0002c09
     dac:			; <UNDEFINED> instruction: 0xf8df8088
     db0:			; <UNDEFINED> instruction: 0xf06fa308
     db4:	blne	ff6c19c8 <_IO_stdin_used@@Base+0xff6bfcfc>
     db8:	ldrbtmi	r9, [sl], #774	; 0x306
     dbc:			; <UNDEFINED> instruction: 0xf04f4623
     dc0:	ldrbmi	r0, [ip], -r0, lsl #16
     dc4:			; <UNDEFINED> instruction: 0xb1a6469b
     dc8:			; <UNDEFINED> instruction: 0xf1bb9b06
     dcc:	bl	1049f8 <_IO_stdin_used@@Base+0x102d2c>
     dd0:	vhsub.s8	d0, d0, d3
     dd4:	blmi	fee60fe0 <_IO_stdin_used@@Base+0xfee5f314>
     dd8:	bl	d1fcc <_IO_stdin_used@@Base+0xd0300>
     ddc:	cdpvs	3, 5, cr0, cr11, cr11, {4}
     de0:	blmi	fedef214 <_IO_stdin_used@@Base+0xfeded548>
     de4:	movwls	r4, #1147	; 0x47b
     de8:			; <UNDEFINED> instruction: 0x465b4651
     dec:			; <UNDEFINED> instruction: 0xf7ff2001
     df0:			; <UNDEFINED> instruction: 0xf1bbedee
     df4:	rsbsle	r0, r2, r1, lsl #30
     df8:	svceq	0x0002f1bb
     dfc:	addshi	pc, r4, r0
     e00:	svceq	0x0004f1bb
     e04:	stmibeq	r8, {r0, r1, r2, r3, r6, r9, fp, sp, lr, pc}
     e08:	addshi	pc, fp, r0
     e0c:	svceq	0x0003f1bb
     e10:	rschi	pc, sl, r0, asr #32
     e14:			; <UNDEFINED> instruction: 0xf10568a9
     e18:	stmdavs	r8!, {r2, r3, sl}^
     e1c:	cdpcs	3, 0, cr15, cr7, cr1, {6}
     e20:	vmull.p8	q8, d0, d11
     e24:	b	10cba48 <_IO_stdin_used@@Base+0x10c9d7c>
     e28:	vsubw.u8	q11, <illegal reg q0.5>, d1
     e2c:	adfeqs	f4, f2, f7
     e30:	movwmi	lr, #59971	; 0xea43
     e34:	stcmi	3, cr15, [r7], {192}	; 0xc0
     e38:	andvs	lr, r0, r2, asr #20
     e3c:	andcs	lr, r1, #274432	; 0x43000
     e40:	b	1027a50 <_IO_stdin_used@@Base+0x1025d84>
     e44:	blcs	3d3a78 <_IO_stdin_used@@Base+0x3d1dac>
     e48:	blcs	33b77c <_IO_stdin_used@@Base+0x339ab0>
     e4c:	movwcs	fp, #3980	; 0xf8c
     e50:			; <UNDEFINED> instruction: 0xf1bb2301
     e54:	svclt	0x00d80f07
     e58:	ldrmi	r2, [r9], -r0, lsl #6
     e5c:	ldrmi	r9, [sl], #-2819	; 0xfffff4fd
     e60:			; <UNDEFINED> instruction: 0xb11118bb
     e64:			; <UNDEFINED> instruction: 0xf0253513
     e68:	bl	101e8c <_IO_stdin_used@@Base+0x1001c0>
     e6c:	strcc	r0, [r3, #-1291]	; 0xfffffaf5
     e70:	streq	pc, [r3, #-37]	; 0xffffffdb
     e74:	cmple	r9, r0, lsl #28
     e78:	strbmi	r9, [sl], -r0, lsl #6
     e7c:	mulcs	r1, r1, fp
     e80:	ldrbtmi	r4, [fp], #-2449	; 0xfffff66f
     e84:			; <UNDEFINED> instruction: 0xf7ff4479
     e88:	strtmi	lr, [r0], -r2, lsr #27
     e8c:			; <UNDEFINED> instruction: 0xf0004659
     e90:	stmmi	lr, {r0, r1, r5, r6, r8, sl, fp, ip, sp, lr, pc}
     e94:			; <UNDEFINED> instruction: 0xf7ff4478
     e98:			; <UNDEFINED> instruction: 0x462ced3e
     e9c:	blcs	13eff4 <_IO_stdin_used@@Base+0x13d328>
     ea0:	smlabtcs	r7, r2, r3, pc	; <UNPREDICTABLE>
     ea4:	movwmi	pc, #29634	; 0x73c2	; <UNPREDICTABLE>
     ea8:	blvs	4bb7ec <_IO_stdin_used@@Base+0x4b9b20>
     eac:	blvs	bb7e0 <_IO_stdin_used@@Base+0xb9b14>
     eb0:	blmi	7b7e4 <_IO_stdin_used@@Base+0x79b18>
     eb4:	blcs	fb7e8 <_IO_stdin_used@@Base+0xf9b1c>
     eb8:	svceq	0x0009f1bb
     ebc:	bmi	fe1354d0 <_IO_stdin_used@@Base+0xfe133804>
     ec0:	ldrbtmi	r4, [sl], #-2924	; 0xfffff494
     ec4:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
     ec8:	subsmi	r9, sl, r9, lsl #22
     ecc:	sbchi	pc, sp, r0, asr #32
     ed0:	andlt	r2, fp, r0
     ed4:	svchi	0x00f0e8bd
     ed8:	ldrbtmi	r4, [fp], #-2942	; 0xfffff482
     edc:	strtmi	lr, [r0], -r3, lsl #15
     ee0:	ldcl	7, cr15, [r4, #-1020]	; 0xfffffc04
     ee4:	stmdane	r5!, {r0, r1, r3, r5, r8, fp, ip, sp, lr}
     ee8:			; <UNDEFINED> instruction: 0xf0253504
     eec:	stmdblt	fp, {r0, r1, r8, sl}
     ef0:	ldrbtmi	r4, [ip], #-3193	; 0xfffff387
     ef4:	b	13d3ce0 <_IO_stdin_used@@Base+0x13d2014>
     ef8:	ldmdbmi	r9!, {r3, r7, r9}^
     efc:	ldrbtmi	r2, [fp], #-1
     f00:	ldrbtmi	r9, [r9], #-1024	; 0xfffffc00
     f04:			; <UNDEFINED> instruction: 0xf7ff4480
     f08:	strb	lr, [r6, r2, ror #26]
     f0c:	andcs	r4, r1, r5, ror r9
     f10:	ldrbtmi	r9, [r9], #-772	; 0xfffffcfc
     f14:	ldcl	7, cr15, [sl, #-1020]	; 0xfffffc04
     f18:	blne	ff8934ec <_IO_stdin_used@@Base+0xff891820>
     f1c:	ldrbtmi	r2, [r9], #-1
     f20:	ldcl	7, cr15, [r4, #-1020]	; 0xfffffc04
     f24:	str	r9, [r7, r4, lsl #22]!
     f28:	ldmcc	pc!, {r3, r8, ip, sp, lr, pc}^	; <UNPREDICTABLE>
     f2c:	ldmdbmi	r0!, {r0, r1, r2, r3, r5, r6, r8, r9, fp, lr}^
     f30:	ldrbtmi	r2, [fp], #-1
     f34:	addeq	lr, r8, #323584	; 0x4f000
     f38:			; <UNDEFINED> instruction: 0x46254479
     f3c:	stcl	7, cr15, [r6, #-1020]	; 0xfffffc04
     f40:	blmi	1b3adf4 <_IO_stdin_used@@Base+0x1b39128>
     f44:	stmdbmi	ip!, {r1, r3, r6, r9, sl, lr}^
     f48:	ldrbtmi	r2, [fp], #-1
     f4c:	ldrbtmi	r4, [r9], #-1573	; 0xfffff9db
     f50:	ldc	7, cr15, [ip, #-1020]!	; 0xfffffc04
     f54:	bne	a7ade0 <_IO_stdin_used@@Base+0xa79114>
     f58:	stmdbcs	r7!, {r2, r9, sl, lr}
     f5c:	stmdbmi	r7!, {r1, r4, r6, r8, fp, ip, lr, pc}^
     f60:	strbmi	r1, [sl], -r3, ror #23
     f64:	ldrbtmi	r2, [r9], #-1
     f68:			; <UNDEFINED> instruction: 0xf7ff4627
     f6c:			; <UNDEFINED> instruction: 0xe622ed30
     f70:	strdcs	r6, [r1], -r9
     f74:	stccs	3, cr15, [r7], {193}	; 0xc1
     f78:	andmi	pc, r7, #67108867	; 0x4000003
     f7c:	b	10c47b0 <_IO_stdin_used@@Base+0x10c2ae4>
     f80:	ldmdbmi	pc, {r0, r8, r9, sp, lr}^	; <UNPREDICTABLE>
     f84:	movwmi	lr, #51779	; 0xca43
     f88:	b	10d2174 <_IO_stdin_used@@Base+0x10d04a8>
     f8c:			; <UNDEFINED> instruction: 0xf7ff2202
     f90:	stmdbls	r2, {r1, r2, r3, r4, r8, sl, fp, sp, lr, pc}
     f94:			; <UNDEFINED> instruction: 0xf43f2902
     f98:	bvs	e6ca44 <_IO_stdin_used@@Base+0xe6ad78>
     f9c:	vaddl.u8	q9, d1, d1
     fa0:	vmull.u8	q9, d1, d7
     fa4:	cdpeq	2, 0, cr4, cr11, cr7, {0}
     fa8:	movwvs	lr, #6723	; 0x1a43
     fac:	b	10d3508 <_IO_stdin_used@@Base+0x10d183c>
     fb0:	ldrbtmi	r4, [r9], #-780	; 0xfffffcf4
     fb4:	andcs	lr, r2, #274432	; 0x43000
     fb8:	stc	7, cr15, [r8, #-1020]	; 0xfffffc04
     fbc:	ldmdbcs	r0, {r1, r8, fp, ip, pc}
     fc0:	mrcge	6, 4, APSR_nzcv, cr4, cr15, {3}
     fc4:	andcs	r6, r1, r9, ror sl
     fc8:	stccs	3, cr15, [r7], {193}	; 0xc1
     fcc:	andmi	pc, r7, #67108867	; 0x4000003
     fd0:	b	10c4804 <_IO_stdin_used@@Base+0x10c2b38>
     fd4:	stmdbmi	ip, {r0, r8, r9, sp, lr}^
     fd8:	movwmi	lr, #51779	; 0xca43
     fdc:	b	10d21c8 <_IO_stdin_used@@Base+0x10d04fc>
     fe0:			; <UNDEFINED> instruction: 0xf7ff2202
     fe4:			; <UNDEFINED> instruction: 0xe681ecf4
     fe8:	strbmi	r9, [fp], -r7, lsl #16
     fec:	tstcs	r1, r7, asr #20
     ff0:	andlt	pc, r4, sp, asr #17
     ff4:	stmdavs	r0, {r1, r3, r4, r5, r6, sl, lr}
     ff8:	bmi	1165800 <_IO_stdin_used@@Base+0x1163b34>
     ffc:			; <UNDEFINED> instruction: 0xf7ff447a
    1000:	smmlsr	ip, r2, ip, lr
    1004:	strbmi	r4, [r9], -r3, asr #16
    1008:			; <UNDEFINED> instruction: 0xf0004478
    100c:	blmi	10bf500 <_IO_stdin_used@@Base+0x10bd834>
    1010:	bmi	1089018 <_IO_stdin_used@@Base+0x108734c>
    1014:	ldrbtmi	r4, [sl], #-1147	; 0xfffffb85
    1018:	cmpeq	r0, r3, lsl #2	; <UNPREDICTABLE>
    101c:			; <UNDEFINED> instruction: 0xf1029100
    1020:			; <UNDEFINED> instruction: 0xf0000108
    1024:			; <UNDEFINED> instruction: 0xf000fd49
    1028:	ldmdami	sp!, {r0, r1, r2, r4, r5, r8, sl, fp, ip, sp, lr, pc}
    102c:	subseq	pc, r0, #-2147483646	; 0x80000002
    1030:	tsteq	r8, fp, lsl #2	; <UNPREDICTABLE>
    1034:	ldrbtmi	r9, [r8], #-512	; 0xfffffe00
    1038:			; <UNDEFINED> instruction: 0x465a4653
    103c:	ldc2	0, cr15, [ip, #-0]
    1040:			; <UNDEFINED> instruction: 0x46494838
    1044:			; <UNDEFINED> instruction: 0xf0004478
    1048:	ldmdami	r7!, {r0, r2, r3, r4, r8, fp, ip, sp, lr, pc}
    104c:	ldrbtmi	r4, [r8], #-1609	; 0xfffff9b7
    1050:			; <UNDEFINED> instruction: 0xf918f000
    1054:			; <UNDEFINED> instruction: 0xf10a4835
    1058:			; <UNDEFINED> instruction: 0xf10b0250
    105c:	andls	r0, r0, #8, 2
    1060:			; <UNDEFINED> instruction: 0x46534478
    1064:			; <UNDEFINED> instruction: 0xf000465a
    1068:			; <UNDEFINED> instruction: 0xf7fffd27
    106c:	svclt	0x0000ec42
    1070:	andeq	r2, r1, r0, lsr #10
    1074:	muleq	r0, r4, r0
    1078:	andeq	r2, r1, r2, lsl #10
    107c:	muleq	r0, ip, r0
    1080:	muleq	r0, r4, r2
    1084:	andeq	r2, r1, r8, asr r3
    1088:	andeq	r1, r0, r4, lsl #13
    108c:	muleq	r0, r8, r0
    1090:	andeq	r1, r0, sl, ror #4
    1094:	andeq	r1, r0, r6, lsr #4
    1098:	andeq	r1, r0, r0, lsl #4
    109c:	strdeq	r1, [r0], -r6
    10a0:	andeq	r1, r0, r4, lsl #4
    10a4:	andeq	r1, r0, lr, lsl #4
    10a8:	andeq	r1, r0, ip, lsl r2
    10ac:	andeq	r1, r0, sl, lsr #4
    10b0:	andeq	r1, r0, r2, lsr #4
    10b4:	andeq	r1, r0, r8, ror #4
    10b8:	andeq	r1, r0, r2, asr #3
    10bc:	andeq	r1, r1, r4, ror #31
    10c0:	strdeq	r0, [r0], -r8
    10c4:	andeq	r1, r0, r6, lsr r1
    10c8:	andeq	r1, r0, ip, ror r1
    10cc:	andeq	r0, r0, r4, asr #31
    10d0:	andeq	r2, r1, r6, lsl #1
    10d4:	andeq	r0, r0, r2, lsl #28
    10d8:	strdeq	r0, [r0], -r2
    10dc:	strheq	r1, [r0], -sl
    10e0:	muleq	r0, r6, r0
    10e4:	andeq	r1, r0, r6, asr #1
    10e8:	ldrdeq	r1, [r0], -r2
    10ec:	andeq	r1, r0, r6, lsl #1
    10f0:	andeq	r1, r0, ip, rrx
    10f4:	andeq	r1, r0, lr, rrx
    10f8:	andeq	r1, r0, lr, asr r0
    10fc:	andeq	r0, r0, lr, lsr #29
    1100:	andeq	r0, r0, r4, lsl #31
    1104:	andeq	r0, r0, r6, ror pc
    1108:	andeq	r0, r0, r8, ror #30
    110c:	andeq	r0, r0, r4, asr #31
    1110:	andeq	r0, r0, r0, asr #31
    1114:	andeq	r0, r0, ip, ror #27
    1118:	andeq	r1, r1, r8, lsr #27
    111c:	ldrdeq	r1, [r0], -r6
    1120:	andeq	r0, r0, sl, asr sp
    1124:	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    1128:	andeq	r0, r0, sl, ror #26
    112c:	andeq	r0, r0, r0, asr #26
    1130:	bleq	3d274 <_IO_stdin_used@@Base+0x3b5a8>
    1134:	cdpeq	0, 0, cr15, cr0, cr15, {2}
    1138:	strbtmi	fp, [sl], -r2, lsl #24
    113c:	strlt	fp, [r1], #-1028	; 0xfffffbfc
    1140:	ldrdge	pc, [r4], -pc	; <UNPREDICTABLE>
    1144:	ldrmi	sl, [sl], #776	; 0x308
    1148:	ldrdgt	pc, [r0], -pc	; <UNPREDICTABLE>
    114c:	andgt	pc, ip, sl, asr r8	; <UNPREDICTABLE>
    1150:	stcgt	8, cr15, [r4, #-308]	; 0xfffffecc
    1154:			; <UNDEFINED> instruction: 0xf85a4b06
    1158:	stmdami	r6, {r0, r1, ip, sp}
    115c:	andeq	pc, r0, sl, asr r8	; <UNPREDICTABLE>
    1160:	bl	ff93f164 <_IO_stdin_used@@Base+0xff93d498>
    1164:	mcrr	7, 15, pc, sl, cr15	; <UNPREDICTABLE>
    1168:	andeq	r1, r1, r4, ror #27
    116c:	andeq	r0, r0, r8, lsl #1
    1170:	andeq	r0, r0, r4, lsr #1
    1174:	andeq	r0, r0, ip, lsr #1
    1178:	ldr	r3, [pc, #20]	; 1194 <__assert_fail@plt+0x780>
    117c:	ldr	r2, [pc, #20]	; 1198 <__assert_fail@plt+0x784>
    1180:	add	r3, pc, r3
    1184:	ldr	r2, [r3, r2]
    1188:	cmp	r2, #0
    118c:	bxeq	lr
    1190:	b	950 <__gmon_start__@plt>
    1194:	andeq	r1, r1, r4, asr #27
    1198:	andeq	r0, r0, r0, lsr #1
    119c:	blmi	1d31bc <_IO_stdin_used@@Base+0x1d14f0>
    11a0:	bmi	1d2388 <_IO_stdin_used@@Base+0x1d06bc>
    11a4:	addmi	r4, r3, #2063597568	; 0x7b000000
    11a8:	andle	r4, r3, sl, ror r4
    11ac:	ldmpl	r3, {r0, r2, r8, r9, fp, lr}^
    11b0:	ldrmi	fp, [r8, -r3, lsl #2]
    11b4:	svclt	0x00004770
    11b8:	andeq	r1, r1, r4, ror #28
    11bc:	andeq	r1, r1, r0, ror #28
    11c0:	andeq	r1, r1, r0, lsr #27
    11c4:	muleq	r0, r0, r0
    11c8:	stmdbmi	r9, {r3, fp, lr}
    11cc:	bmi	2523b4 <_IO_stdin_used@@Base+0x2506e8>
    11d0:	bne	2523bc <_IO_stdin_used@@Base+0x2506f0>
    11d4:	svceq	0x00cb447a
    11d8:			; <UNDEFINED> instruction: 0x01a1eb03
    11dc:	andle	r1, r3, r9, asr #32
    11e0:	ldmpl	r3, {r0, r2, r8, r9, fp, lr}^
    11e4:	ldrmi	fp, [r8, -r3, lsl #2]
    11e8:	svclt	0x00004770
    11ec:	andeq	r1, r1, r8, lsr lr
    11f0:	andeq	r1, r1, r4, lsr lr
    11f4:	andeq	r1, r1, r4, ror sp
    11f8:	strheq	r0, [r0], -r0	; <UNPREDICTABLE>
    11fc:	blmi	2ae624 <_IO_stdin_used@@Base+0x2ac958>
    1200:	ldrbtmi	r4, [fp], #-2570	; 0xfffff5f6
    1204:	ldmdavc	fp, {r1, r3, r4, r5, r6, sl, lr}
    1208:	blmi	26f7bc <_IO_stdin_used@@Base+0x26daf0>
    120c:	ldrdlt	r5, [r3, -r3]!
    1210:	ldrbtmi	r4, [fp], #-2824	; 0xfffff4f8
    1214:			; <UNDEFINED> instruction: 0xf7ff6818
    1218:			; <UNDEFINED> instruction: 0xf7ffeb48
    121c:	blmi	1c1120 <_IO_stdin_used@@Base+0x1bf454>
    1220:	ldrbtmi	r2, [fp], #-513	; 0xfffffdff
    1224:	stclt	0, cr7, [r8, #-104]	; 0xffffff98
    1228:	andeq	r1, r1, r2, lsl #28
    122c:	andeq	r1, r1, r4, asr #26
    1230:	andeq	r0, r0, ip, lsl #1
    1234:	andeq	r1, r1, lr, ror #27
    1238:	andeq	r1, r1, r2, ror #27
    123c:	svclt	0x0000e7c4
    1240:	ldmdble	sp, {r0, r1, r2, r5, r8, fp, sp}
    1244:	vst2.8	{d22-d23}, [pc], r2
    1248:			; <UNDEFINED> instruction: 0xf6ce635d
    124c:	addsmi	r5, sl, #-134217725	; 0xf8000003
    1250:	stmdbvs	r3, {r1, r2, r4, r8, ip, lr, pc}^
    1254:	blcs	46fac8 <_IO_stdin_used@@Base+0x46ddfc>
    1258:	stmibvs	r3, {r1, r4, fp, ip, lr, pc}
    125c:	blcs	46fad0 <_IO_stdin_used@@Base+0x46de04>
    1260:	stmdavs	r3, {r1, r2, r3, fp, ip, lr, pc}^
    1264:	addsmi	fp, r9, #110592	; 0x1b000
    1268:	stmvs	r3, {r1, r3, r8, fp, ip, lr, pc}
    126c:	addsmi	fp, r9, #110592	; 0x1b000
    1270:	stmiavs	r0, {r1, r2, r8, fp, ip, lr, pc}^
    1274:	addmi	fp, r1, #0, 20
    1278:	mulcs	r0, r4, pc	; <UNPREDICTABLE>
    127c:	ldrbmi	r2, [r0, -r1]!
    1280:	ldrbmi	r2, [r0, -r0]!
    1284:	ldmdbmi	r1, {r0, r1, r2, r3, sl, ip, sp, pc}
    1288:	strlt	r4, [r0, #-2577]	; 0xfffff5ef
    128c:	addlt	r4, r3, r9, ror r4
    1290:	vstrge	d4, [r4, #-64]	; 0xffffffc0
    1294:	ldcmi	8, cr5, [r0], {138}	; 0x8a
    1298:			; <UNDEFINED> instruction: 0xf855447b
    129c:	ldmdavs	r2, {r2, r8, r9, fp, sp, lr}
    12a0:			; <UNDEFINED> instruction: 0xf04f9201
    12a4:	stmdami	sp, {r9}
    12a8:	tstcs	r1, sp, lsl #4
    12ac:	ldrbtmi	r9, [r8], #-1280	; 0xfffffb00
    12b0:	stmdavs	r3!, {r2, r3, r4, r8, fp, ip, lr}
    12b4:	bl	a3f2b8 <_IO_stdin_used@@Base+0xa3d5ec>
    12b8:	blls	1b340 <_IO_stdin_used@@Base+0x19674>
    12bc:	tstcs	r1, r2, lsr r6
    12c0:	bl	103f2c4 <_IO_stdin_used@@Base+0x103d5f8>
    12c4:			; <UNDEFINED> instruction: 0xf7ff2001
    12c8:	svclt	0x0000eb5c
    12cc:			; <UNDEFINED> instruction: 0x00011cbc
    12d0:	muleq	r0, r4, r0
    12d4:			; <UNDEFINED> instruction: 0x00011cb0
    12d8:	muleq	r0, ip, r0
    12dc:	andeq	r0, r0, lr, lsl sl
    12e0:	ldmdbmi	r1, {r0, r1, r2, r3, sl, ip, sp, pc}
    12e4:	strlt	r4, [r0, #-2577]	; 0xfffff5ef
    12e8:	addlt	r4, r3, r9, ror r4
    12ec:	vstrge	d4, [r4, #-64]	; 0xffffffc0
    12f0:	ldcmi	8, cr5, [r0], {138}	; 0x8a
    12f4:			; <UNDEFINED> instruction: 0xf855447b
    12f8:	ldmdavs	r2, {r2, r8, r9, fp, sp, lr}
    12fc:			; <UNDEFINED> instruction: 0xf04f9201
    1300:	stmdami	sp, {r9}
    1304:	tstcs	r1, sp, lsl #4
    1308:	ldrbtmi	r9, [r8], #-1280	; 0xfffffb00
    130c:	stmdavs	r3!, {r2, r3, r4, r8, fp, ip, lr}
    1310:	b	ffebf314 <_IO_stdin_used@@Base+0xffebd648>
    1314:	blls	1b39c <_IO_stdin_used@@Base+0x196d0>
    1318:	tstcs	r1, r2, lsr r6
    131c:	bl	4bf320 <_IO_stdin_used@@Base+0x4bd654>
    1320:			; <UNDEFINED> instruction: 0xf7ff2001
    1324:	svclt	0x0000eb2e
    1328:	andeq	r1, r1, r0, ror #24
    132c:	muleq	r0, r4, r0
    1330:	andeq	r1, r1, r4, asr ip
    1334:	muleq	r0, ip, r0
    1338:	andeq	r0, r0, r2, asr #19
    133c:	addlt	fp, r3, r0, lsr r5
    1340:			; <UNDEFINED> instruction: 0xf7ff4605
    1344:	mcrrne	11, 2, lr, r2, cr4
    1348:	ldrmi	r9, [r0], -r1, lsl #4
    134c:	b	ffa3f350 <_IO_stdin_used@@Base+0xffa3d684>
    1350:	andls	r9, r0, r1, lsl #20
    1354:			; <UNDEFINED> instruction: 0x4629b130
    1358:			; <UNDEFINED> instruction: 0xf7ff4604
    135c:	strtmi	lr, [r0], -r4, asr #21
    1360:	ldclt	0, cr11, [r0, #-12]!
    1364:	ldrbtmi	r4, [r8], #-2049	; 0xfffff7ff
    1368:			; <UNDEFINED> instruction: 0xffbaf7ff
    136c:	andeq	r0, r0, sl, lsr #27
    1370:	ldrbmi	lr, [r0, sp, lsr #18]!
    1374:	bmi	892bd0 <_IO_stdin_used@@Base+0x890f04>
    1378:	blmi	8ad590 <_IO_stdin_used@@Base+0x8ab8c4>
    137c:	ldrbtmi	r4, [sl], #-1542	; 0xfffff9fa
    1380:	strmi	r6, [pc], -r4, lsl #16
    1384:	ssatmi	r5, #2, r3, asr #17
    1388:	movwls	r6, #14363	; 0x381b
    138c:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    1390:			; <UNDEFINED> instruction: 0x4620b11c
    1394:	b	ffebf398 <_IO_stdin_used@@Base+0xffebd6cc>
    1398:	smlabbcs	r0, r1, r6, r4
    139c:	mvnscc	pc, #79	; 0x4f
    13a0:	andcs	r4, r1, #8, 12	; 0x800000
    13a4:	strvc	lr, [r0, #-2509]	; 0xfffff633
    13a8:			; <UNDEFINED> instruction: 0xf7ff9502
    13ac:			; <UNDEFINED> instruction: 0xf100ea96
    13b0:	strtmi	r0, [r0], -r1, lsl #16
    13b4:	beq	23bfe0 <_IO_stdin_used@@Base+0x23a314>
    13b8:			; <UNDEFINED> instruction: 0xf7ff4651
    13bc:	strmi	lr, [r4], -r0, lsr #21
    13c0:			; <UNDEFINED> instruction: 0xf04fb1b8
    13c4:	andcs	r3, r1, #-67108861	; 0xfc000003
    13c8:	strbmi	r4, [r8], #-1601	; 0xfffff9bf
    13cc:	strls	r9, [r0, -r1, lsl #10]
    13d0:	b	fe0bf3d4 <_IO_stdin_used@@Base+0xfe0bd708>
    13d4:	eorsvs	r4, r4, r0, lsr #12
    13d8:	b	ff63f3dc <_IO_stdin_used@@Base+0xff63d710>
    13dc:	blmi	253c0c <_IO_stdin_used@@Base+0x251f40>
    13e0:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    13e4:	blls	db454 <_IO_stdin_used@@Base+0xd9788>
    13e8:	qaddle	r4, sl, r7
    13ec:	pop	{r2, ip, sp, pc}
    13f0:	stmdami	r6, {r4, r5, r6, r7, r8, r9, sl, pc}
    13f4:	ldrbtmi	r4, [r8], #-1617	; 0xfffff9af
    13f8:			; <UNDEFINED> instruction: 0xff72f7ff
    13fc:	b	1e3f400 <_IO_stdin_used@@Base+0x1e3d734>
    1400:	andeq	r1, r1, sl, asr #23
    1404:	muleq	r0, r4, r0
    1408:	andeq	r1, r1, r8, ror #22
    140c:	andeq	r0, r0, lr, lsr #26
    1410:	stmdbmi	pc, {r1, r2, r3, sl, ip, sp, pc}	; <UNPREDICTABLE>
    1414:	addlt	fp, r2, r0, lsl #10
    1418:	bge	d4058 <_IO_stdin_used@@Base+0xd238c>
    141c:	stmiapl	fp, {r0, r3, r4, r5, r6, sl, lr}^
    1420:	blne	13f570 <_IO_stdin_used@@Base+0x13d8a4>
    1424:	movwls	r6, #6171	; 0x181b
    1428:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    142c:			; <UNDEFINED> instruction: 0xf7ff9200
    1430:	bmi	2812b4 <_IO_stdin_used@@Base+0x27f5e8>
    1434:	ldrbtmi	r4, [sl], #-2823	; 0xfffff4f9
    1438:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    143c:	subsmi	r9, sl, r1, lsl #22
    1440:	andlt	sp, r2, r4, lsl #2
    1444:	bl	13f5c0 <_IO_stdin_used@@Base+0x13d8f4>
    1448:	ldrbmi	fp, [r0, -r3]!
    144c:	b	143f450 <_IO_stdin_used@@Base+0x143d784>
    1450:	andeq	r1, r1, ip, lsr #22
    1454:	muleq	r0, r4, r0
    1458:	andeq	r1, r1, r2, lsl fp
    145c:	ldrdgt	pc, [r4], #-143	; 0xffffff71
    1460:	ldrbtmi	fp, [ip], #1038	; 0x40e
    1464:	addlt	fp, r3, r0, lsl r5
    1468:	bge	1544ac <_IO_stdin_used@@Base+0x1527e0>
    146c:	blne	13f5bc <_IO_stdin_used@@Base+0x13d8f0>
    1470:	andmi	pc, r4, ip, asr r8	; <UNPREDICTABLE>
    1474:	strls	r6, [r1], #-2084	; 0xfffff7dc
    1478:	streq	pc, [r0], #-79	; 0xffffffb1
    147c:	andvs	r2, r4, r0, lsl #8
    1480:			; <UNDEFINED> instruction: 0xf7ff9200
    1484:	bmi	281260 <_IO_stdin_used@@Base+0x27f594>
    1488:	ldrbtmi	r4, [sl], #-2823	; 0xfffff4f9
    148c:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    1490:	subsmi	r9, sl, r1, lsl #22
    1494:	andlt	sp, r3, r4, lsl #2
    1498:			; <UNDEFINED> instruction: 0x4010e8bd
    149c:	ldrbmi	fp, [r0, -r3]!
    14a0:	b	9bf4a4 <_IO_stdin_used@@Base+0x9bd7d8>
    14a4:	andeq	r1, r1, r6, ror #21
    14a8:	muleq	r0, r4, r0
    14ac:			; <UNDEFINED> instruction: 0x00011abe
    14b0:	mvnsmi	lr, sp, lsr #18
    14b4:	strmi	r4, [r0], lr, lsl #12
    14b8:	b	1a3f4bc <_IO_stdin_used@@Base+0x1a3d7f0>
    14bc:	ldrtmi	r4, [r0], -r4, lsl #12
    14c0:	b	193f4c4 <_IO_stdin_used@@Base+0x193d7f8>
    14c4:	strmi	r1, [r7], -r3, lsr #16
    14c8:			; <UNDEFINED> instruction: 0xb12c1c98
    14cc:	andeq	lr, r4, #8, 22	; 0x2000
    14d0:	stccs	8, cr15, [r1], {18}
    14d4:	andsle	r2, r6, pc, lsr #20
    14d8:	b	8bf4dc <_IO_stdin_used@@Base+0x8bd810>
    14dc:	cmnlt	r0, r5, lsl #12
    14e0:	strbmi	r4, [r1], -r2, lsr #12
    14e4:	ldmib	lr!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    14e8:	strpl	r2, [fp, #-815]!	; 0xfffffcd1
    14ec:	cfldrdne	mvd3, [sl], #-4
    14f0:	ldrtmi	r1, [r1], -r8, lsr #18
    14f4:	ldmib	r6!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    14f8:	pop	{r3, r5, r9, sl, lr}
    14fc:	stmdami	r7, {r4, r5, r6, r7, r8, pc}
    1500:			; <UNDEFINED> instruction: 0xf7ff4478
    1504:	mrrcne	14, 14, pc, r8, cr13	; <UNPREDICTABLE>
    1508:	b	2bf50c <_IO_stdin_used@@Base+0x2bd840>
    150c:	stmdacs	r0, {r0, r2, r9, sl, lr}
    1510:			; <UNDEFINED> instruction: 0x4641d0f5
    1514:			; <UNDEFINED> instruction: 0xf7ff4622
    1518:	strb	lr, [r8, r6, ror #19]!
    151c:	andeq	r0, r0, r0, lsl ip
    1520:	push	{r0, r5, r6, r8, r9, ip, sp, pc}
    1524:	bl	11cec <_IO_stdin_used@@Base+0x10020>
    1528:	strmi	r0, [r6], -r1, lsl #16
    152c:	stccc	8, cr15, [r1], {24}
    1530:	strbmi	fp, [r0, #-2827]	; 0xfffff4f5
    1534:			; <UNDEFINED> instruction: 0x4634d21c
    1538:			; <UNDEFINED> instruction: 0xf8144627
    153c:	cmplt	sp, r1, lsl #22
    1540:	b	63f544 <_IO_stdin_used@@Base+0x63d878>
    1544:			; <UNDEFINED> instruction: 0xf8336803
    1548:			; <UNDEFINED> instruction: 0xf4133015
    154c:	andsle	r4, r2, r0, lsl #7
    1550:	ldmle	r1!, {r5, r7, r8, sl, lr}^
    1554:			; <UNDEFINED> instruction: 0x4627787d
    1558:	blx	fed88458 <_IO_stdin_used@@Base+0xfed8678c>
    155c:	ldmdbeq	r6!, {r1, r2, r7, r9, sl, ip, sp, lr, pc}^
    1560:	svclt	0x000c2d00
    1564:	strcs	r4, [r1, #-1589]	; 0xfffff9cb
    1568:			; <UNDEFINED> instruction: 0x1c7eb92d
    156c:	stmiale	r2!, {r4, r5, r7, r8, sl, lr}^
    1570:	pop	{r0, sp}
    1574:	strdcs	r8, [r0], -r0
    1578:	ldrhhi	lr, [r0, #141]!	; 0x8d
    157c:	ldrbmi	r4, [r0, -r8, lsl #12]!
    1580:	blmi	1193e9c <_IO_stdin_used@@Base+0x11921d0>
    1584:	ldrblt	r4, [r0, #1146]!	; 0x47a
    1588:	stmdavs	sp, {r0, r2, r7, ip, sp, pc}
    158c:	ldmpl	r3, {r2, r3, r9, sl, lr}^
    1590:			; <UNDEFINED> instruction: 0x1c6e1941
    1594:	movwls	r6, #14363	; 0x381b
    1598:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    159c:			; <UNDEFINED> instruction: 0xf1a35d43
    15a0:	bcs	1201e68 <_IO_stdin_used@@Base+0x120019c>
    15a4:	ldm	pc, {r0, r1, r2, r5, fp, ip, lr, pc}^	; <UNPREDICTABLE>
    15a8:	eorscc	pc, r2, #2
    15ac:	eorscc	r3, r2, #536870915	; 0x20000003
    15b0:			; <UNDEFINED> instruction: 0x26263232
    15b4:	strtcs	r2, [r6], -r6, lsr #12
    15b8:	strtcs	r2, [r6], -r6, lsr #12
    15bc:	strtcs	r2, [r6], -r6, lsr #12
    15c0:	strtcs	r2, [r6], -r6, lsr #12
    15c4:	strtcs	r2, [r6], -r6, lsr #12
    15c8:	strtcs	r2, [r6], -r6, lsr #12
    15cc:	strtcs	r2, [r6], -r6, lsr #12
    15d0:	strtcs	r2, [r6], -r6, lsr #12
    15d4:	strtcs	r2, [r6], -r6, lsr #12
    15d8:	strcs	r2, [r6, #-1574]!	; 0xfffff9da
    15dc:			; <UNDEFINED> instruction: 0x26262672
    15e0:	strtcs	r2, [r6], -pc, asr #12
    15e4:	strtcs	r2, [r6], -r6, lsr #12
    15e8:			; <UNDEFINED> instruction: 0x26262651
    15ec:			; <UNDEFINED> instruction: 0x26552653
    15f0:	subseq	r2, r9, r7, asr r6
    15f4:	stmdbmi	sl!, {r0, r1, r2, r8, r9, sp}
    15f8:	ldrbtmi	r4, [r9], #-2600	; 0xfffff5d8
    15fc:	stmpl	sl, {r1, r2, r5, sp, lr}
    1600:	bls	db64c <_IO_stdin_used@@Base+0xd9980>
    1604:	qdaddle	r4, r1, r4
    1608:	andlt	r4, r5, r8, lsl r6
    160c:	svcge	0x0002bdf0
    1610:	movwcs	r2, #515	; 0x203
    1614:	andcc	pc, fp, sp, lsl #17
    1618:			; <UNDEFINED> instruction: 0xf7ff4638
    161c:	stmdbge	r1, {r1, r4, r6, r7, r8, fp, sp, lr, pc}
    1620:	andcs	r4, r8, #56, 12	; 0x3800000
    1624:	stmdb	r6, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    1628:	adcsmi	r9, lr, #1, 28
    162c:	blne	ffdb143c <_IO_stdin_used@@Base+0xffdaf770>
    1630:	sbclt	r1, r3, #1933312	; 0x1d8000
    1634:	blmi	6f79b8 <_IO_stdin_used@@Base+0x6f5cec>
    1638:	ldmdbmi	fp, {r1, r3, r4, r7, r9, sp}
    163c:	ldrbtmi	r4, [fp], #-2075	; 0xfffff7e5
    1640:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    1644:	stmib	r6!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    1648:	ldrb	r2, [r4, ip, lsl #6]
    164c:	ldrb	r2, [r2, sl, lsl #6]
    1650:	ldrb	r2, [r0, sp, lsl #6]
    1654:	strb	r2, [lr, r9, lsl #6]
    1658:	strb	r2, [ip, fp, lsl #6]
    165c:	stmibne	r1, {r1, r8, sl, fp, sp, pc}
    1660:	movwcs	r2, #514	; 0x202
    1664:			; <UNDEFINED> instruction: 0xf88d4628
    1668:			; <UNDEFINED> instruction: 0xf7ff300a
    166c:	andscs	lr, r0, #2785280	; 0x2a8000
    1670:	strtmi	sl, [r8], -r1, lsl #18
    1674:	ldmdb	lr, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    1678:	adcmi	r9, sl, #4096	; 0x1000
    167c:	blne	14b148c <_IO_stdin_used@@Base+0x14af7c0>
    1680:	sbclt	r1, r3, #11927552	; 0xb60000
    1684:	stmdami	sl, {r0, r1, r2, r4, r5, r7, fp, ip, lr, pc}
    1688:			; <UNDEFINED> instruction: 0xf7ff4478
    168c:	movwcs	pc, #36393	; 0x8e29	; <UNPREDICTABLE>
    1690:			; <UNDEFINED> instruction: 0xf7ffe7b1
    1694:	svclt	0x0000e92e
    1698:	andeq	r1, r1, r4, asr #19
    169c:	muleq	r0, r4, r0
    16a0:	andeq	r1, r1, lr, asr #18
    16a4:	andeq	r0, r0, r2, asr ip
    16a8:	andeq	r0, r0, r0, lsl #22
    16ac:	andeq	r0, r0, r6, lsl #22
    16b0:	andeq	r0, r0, ip, asr #21
    16b4:	mvnsmi	lr, #737280	; 0xb4000
    16b8:	andvs	r2, fp, r0, lsl #6
    16bc:	stmdavc	r3, {r3, r7, r9, sl, lr}
    16c0:	blcs	b5310c <_IO_stdin_used@@Base+0xb51440>
    16c4:	stmdavc	r7, {r0, r1, r5, r8, ip, lr, pc}^
    16c8:			; <UNDEFINED> instruction: 0xf44fbb0f
    16cc:	strcs	r6, [r0], #-128	; 0xffffff80
    16d0:	stmdb	r6!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    16d4:	strvs	pc, [r0, #1103]	; 0x44f
    16d8:	stmdacs	r0, {r1, r2, r9, sl, lr}
    16dc:	blne	ab57d0 <_IO_stdin_used@@Base+0xab3b04>
    16e0:			; <UNDEFINED> instruction: 0x46381931
    16e4:	stmia	ip!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    16e8:	blle	6c8efc <_IO_stdin_used@@Base+0x6c7230>
    16ec:	eorle	r4, fp, ip, lsl r4
    16f0:	mvnsle	r4, r5, lsr #5
    16f4:	ldrtmi	r0, [r0], -sp, rrx
    16f8:			; <UNDEFINED> instruction: 0xf7ff4629
    16fc:	strmi	lr, [r6], -r0, lsl #18
    1700:	mvnle	r2, r0, lsl #16
    1704:			; <UNDEFINED> instruction: 0x46294816
    1708:			; <UNDEFINED> instruction: 0xf7ff4478
    170c:	smlattcs	r0, r9, sp, pc	; <UNPREDICTABLE>
    1710:	stmdb	r4!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    1714:	ble	ff608f38 <_IO_stdin_used@@Base+0xff60726c>
    1718:	stmdb	r4, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    171c:	strtmi	r6, [r0], -r4, lsl #16
    1720:	mvnshi	lr, #12386304	; 0xbd0000
    1724:	ldmdb	lr!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    1728:	ldrtmi	r6, [r8], -r4, lsl #16
    172c:	stmdb	ip!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    1730:	ldrtmi	fp, [r0], -ip, ror #2
    1734:	stmia	sl, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    1738:	svceq	0x0000f1b9
    173c:			; <UNDEFINED> instruction: 0xf8c9d001
    1740:	strtmi	r5, [r0], -r0
    1744:	mvnshi	lr, #12386304	; 0xbd0000
    1748:			; <UNDEFINED> instruction: 0xf7ff4638
    174c:	strcs	lr, [r0], #-2398	; 0xfffff6a2
    1750:	andvs	pc, r0, r8, asr #17
    1754:	stmdami	r3, {r4, r5, r6, r7, r8, r9, sl, sp, lr, pc}
    1758:			; <UNDEFINED> instruction: 0xf7ff4478
    175c:	svclt	0x0000fdc1
    1760:	andeq	r0, r0, ip, lsl sl
    1764:			; <UNDEFINED> instruction: 0x000009b8
    1768:	addlt	fp, r5, r0, lsr r5
    176c:			; <UNDEFINED> instruction: 0x460a4c15
    1770:	stmdbge	r2, {r0, r2, r4, r8, r9, fp, lr}
    1774:	stmiapl	r3!, {r2, r3, r4, r5, r6, sl, lr}^
    1778:	ldmdavs	fp, {r2, r9, sl, lr}
    177c:			; <UNDEFINED> instruction: 0xf04f9303
    1780:			; <UNDEFINED> instruction: 0xf7ff0300
    1784:	blmi	4815e8 <_IO_stdin_used@@Base+0x47f91c>
    1788:	ldmdblt	r0, {r0, r1, r3, r4, r5, r6, sl, lr}^
    178c:	bmi	42779c <_IO_stdin_used@@Base+0x425ad0>
    1790:	ldrbtmi	r4, [sl], #-2829	; 0xfffff4f3
    1794:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    1798:	subsmi	r9, sl, r3, lsl #22
    179c:	andlt	sp, r5, r0, lsl r1
    17a0:	bmi	330c68 <_IO_stdin_used@@Base+0x32ef9c>
    17a4:	ldmdavs	sp, {r0, r1, r3, r4, r7, fp, ip, lr}
    17a8:	stmia	r6, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    17ac:	strtmi	r4, [r3], -sl, lsl #20
    17b0:	ldrbtmi	r2, [sl], #-257	; 0xfffffeff
    17b4:	strtmi	r9, [r8], -r0
    17b8:	ldmdb	r4, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    17bc:	strb	r2, [r6, r0]!
    17c0:	ldm	r6, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    17c4:	ldrdeq	r1, [r1], -r4
    17c8:	muleq	r0, r4, r0
    17cc:	andeq	r1, r1, r0, asr #15
    17d0:			; <UNDEFINED> instruction: 0x000117b6
    17d4:	muleq	r0, ip, r0
    17d8:	andeq	r0, r0, sl, asr #19
    17dc:	mvnsmi	lr, sp, lsr #18
    17e0:	stmdavc	r3, {r0, r1, r2, r3, r9, sl, lr}
    17e4:	andsle	r2, r4, sp, lsr #22
    17e8:	sbcsvc	pc, fp, #1325400064	; 0x4f000000
    17ec:	cmpcs	r1, r0, asr #4	; <UNPREDICTABLE>
    17f0:	ldm	r4!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    17f4:	stmdaeq	r0, {r4, r5, r7, r8, ip, sp, lr, pc}
    17f8:	ldmdavs	lr!, {r1, r2, r4, r5, r8, r9, fp, ip, lr, pc}^
    17fc:			; <UNDEFINED> instruction: 0x2e00ba36
    1800:			; <UNDEFINED> instruction: 0xf1b8dc11
    1804:	andle	r0, r1, r1, lsl #30
    1808:	ldm	lr!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    180c:	ldmfd	sp!, {sp}
    1810:	stmdavc	r3, {r4, r5, r6, r7, r8, pc}^
    1814:	mvnle	r2, r0, lsl #22
    1818:	blt	d9b958 <_IO_stdin_used@@Base+0xd99c8c>
    181c:	svclt	0x00c82e00
    1820:	stmdaeq	r1, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    1824:	strcs	sp, [r0, #-3570]	; 0xfffff20e
    1828:	adcsmi	lr, r5, #1
    182c:	blne	1cb8094 <_IO_stdin_used@@Base+0x1cb63c8>
    1830:			; <UNDEFINED> instruction: 0x46401979
    1834:	ldm	r0, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    1838:	strtmi	r1, [r5], #-3588	; 0xfffff1fc
    183c:			; <UNDEFINED> instruction: 0xf7ffdaf5
    1840:			; <UNDEFINED> instruction: 0xf1b8e8b2
    1844:	stmdavs	r4, {r0, r8, r9, sl, fp}
    1848:	streq	pc, [r0], #-452	; 0xfffffe3c
    184c:	strbmi	sp, [r0], -r2
    1850:	ldm	sl, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    1854:	svclt	0x00b82c00
    1858:	ble	ff5d21e0 <_IO_stdin_used@@Base+0xff5d0514>
    185c:	ldrhhi	lr, [r0, #141]!	; 0x8d
    1860:	svceq	0x0001f1b8
    1864:	ubfx	sp, r2, #1, #19
    1868:	ldm	ip, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    186c:	strb	r6, [lr, r0, lsl #16]
    1870:	addlt	fp, r3, r0, lsr r5
    1874:			; <UNDEFINED> instruction: 0xf7ff4604
    1878:	stcmi	15, cr15, [ip, #-708]	; 0xfffffd3c
    187c:			; <UNDEFINED> instruction: 0x4603447d
    1880:			; <UNDEFINED> instruction: 0x4618b910
    1884:	ldclt	0, cr11, [r0, #-12]!
    1888:	stmiapl	fp!, {r0, r3, r8, r9, fp, lr}^
    188c:			; <UNDEFINED> instruction: 0xf7ff681d
    1890:	bmi	23b9e8 <_IO_stdin_used@@Base+0x239d1c>
    1894:	tstcs	r1, r3, lsr #12
    1898:	andls	r4, r0, sl, ror r4
    189c:			; <UNDEFINED> instruction: 0xf7ff4628
    18a0:			; <UNDEFINED> instruction: 0xf04fe8a2
    18a4:			; <UNDEFINED> instruction: 0x461833ff
    18a8:	ldclt	0, cr11, [r0, #-12]!
    18ac:	andeq	r1, r1, ip, asr #13
    18b0:	muleq	r0, ip, r0
    18b4:	andeq	r0, r0, r8, lsl #18
    18b8:	blcs	1f8cc <_IO_stdin_used@@Base+0x1dc00>
    18bc:	push	{r0, r2, r6, ip, lr, pc}
    18c0:			; <UNDEFINED> instruction: 0xf04f41f0
    18c4:			; <UNDEFINED> instruction: 0x601333ff
    18c8:	stmdavc	r4, {r0, r2, r9, sl, lr}
    18cc:	stmdami	r0!, {r0, r1, r2, r3, r9, sl, lr}
    18d0:	ldrbtmi	r4, [r8], #-1558	; 0xfffff9ea
    18d4:	strtmi	r4, [r0], r1, lsr #12
    18d8:	ldmda	lr, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    18dc:	stmdavc	fp!, {r7, r8, r9, ip, sp, pc}^
    18e0:	mlale	r4, ip, r2, r4
    18e4:	ldrmi	r3, [ip], -r1, lsl #10
    18e8:	ldmdami	sl, {r2, r5, r6, r8, r9, ip, sp, pc}
    18ec:	ldrbtmi	r4, [r8], #-1569	; 0xfffff9df
    18f0:	ldmda	r2, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    18f4:	ldclcs	3, cr11, [r3], #-192	; 0xffffff40
    18f8:			; <UNDEFINED> instruction: 0xf1b8d011
    18fc:	svclt	0x00080f62
    1900:	andle	r2, sl, r1, lsl #6
    1904:	svceq	0x0068f1b8
    1908:	movwcs	fp, #12040	; 0x2f08
    190c:			; <UNDEFINED> instruction: 0xf1b8d005
    1910:	svclt	0x000c0f6c
    1914:			; <UNDEFINED> instruction: 0xf04f2304
    1918:	ldrshtvs	r3, [r3], -pc
    191c:	eorsvs	r7, ip, ip, lsr #16
    1920:	stmdacc	r0, {r3, r5, r6, fp, ip, sp, lr}
    1924:	andcs	fp, r1, r8, lsl pc
    1928:	pop	{r6, r9, lr}
    192c:	stfned	f0, [fp], #960	; 0x3c0
    1930:	svceq	0x0068f1b8
    1934:	svclt	0x000878ac
    1938:	stmdaeq	r2!, {r0, r1, r2, r3, r6, ip, sp, lr, pc}^
    193c:	bfi	r4, sp, #12, #8
    1940:	ldrb	r4, [r1, r0, lsl #13]
    1944:	rscscc	pc, pc, pc, asr #32
    1948:			; <UNDEFINED> instruction: 0xf04fe7ef
    194c:			; <UNDEFINED> instruction: 0x477030ff
    1950:	strdeq	r0, [r0], -r2
    1954:	ldrdeq	r0, [r0], -lr
    1958:	ldrbmi	fp, [r0, -r1, lsl #18]!
    195c:	ldrbmi	lr, [r0, sp, lsr #18]!
    1960:	strmi	r4, [pc], -r4, lsl #12
    1964:	ldc2l	7, cr15, [ip, #1020]	; 0x3fc
    1968:	cmnle	r2, r0, lsl #16
    196c:	streq	pc, [r3, #-23]	; 0xffffffe9
    1970:	ldmdbmi	lr!, {r3, r4, r5, r8, ip, lr, pc}
    1974:	strdcs	r1, [r1], -lr
    1978:			; <UNDEFINED> instruction: 0x0627ea16
    197c:	shasxmi	fp, lr, r8
    1980:			; <UNDEFINED> instruction: 0xf7ff4479
    1984:	svccs	0x0003e824
    1988:	strteq	lr, [r6], pc, asr #20
    198c:			; <UNDEFINED> instruction: 0xf8dfdd25
    1990:	stccc	0, cr8, [r4], {224}	; 0xe0
    1994:	ldrsbls	pc, [ip], #143	; 0x8f	; <UNPREDICTABLE>
    1998:			; <UNDEFINED> instruction: 0xf8df1e77
    199c:	ldrbtmi	sl, [r8], #220	; 0xdc
    19a0:	ldrbtmi	r4, [sl], #1273	; 0x4f9
    19a4:	svcne	0x0004f854
    19a8:			; <UNDEFINED> instruction: 0xf10542bd
    19ac:	vabal.u8	q8, d1, d1
    19b0:	vaddl.u8	q9, d1, d7
    19b4:	b	13d49d8 <_IO_stdin_used@@Base+0x13d2d0c>
    19b8:	svclt	0x00b86211
    19bc:	b	10932d0 <_IO_stdin_used@@Base+0x1091604>
    19c0:	svclt	0x00a86201
    19c4:	b	10932f8 <_IO_stdin_used@@Base+0x109162c>
    19c8:	ldrbmi	r4, [r1], -r0, lsl #4
    19cc:	andcs	lr, ip, #270336	; 0x42000
    19d0:			; <UNDEFINED> instruction: 0xf7fe2001
    19d4:	adcmi	lr, lr, #252, 30	; 0x3f0
    19d8:	pop	{r2, r5, r6, r7, sl, fp, ip, lr, pc}
    19dc:	ldrshtcs	r4, [lr], -r0
    19e0:	svclt	0x00e6f7fe
    19e4:	andcs	r4, r1, r5, lsr #18
    19e8:			; <UNDEFINED> instruction: 0xf7fe4479
    19ec:	svccs	0x0000eff0
    19f0:			; <UNDEFINED> instruction: 0xf8dfdd1a
    19f4:	cdpne	0, 7, cr8, cr14, cr12, {4}
    19f8:	strtmi	r4, [r7], #-3362	; 0xfffff2de
    19fc:	ldrdge	pc, [r8], pc	; <UNPREDICTABLE>
    1a00:	ldrbtmi	r4, [sp], #-1272	; 0xfffffb08
    1a04:	ldrbtmi	r4, [sl], #1697	; 0x6a1
    1a08:	stmdbeq	r1, {r0, r3, r8, ip, sp, lr, pc}
    1a0c:	andcs	r4, r1, r1, asr r6
    1a10:			; <UNDEFINED> instruction: 0xf813464b
    1a14:	blne	6cce20 <_IO_stdin_used@@Base+0x6cb154>
    1a18:	svclt	0x00ac42b3
    1a1c:	strtmi	r4, [fp], -r3, asr #12
    1a20:	svc	0x00d4f7fe
    1a24:	strhle	r4, [pc, #89]	; 1a85 <__assert_fail@plt+0x1071>
    1a28:			; <UNDEFINED> instruction: 0x47f0e8bd
    1a2c:			; <UNDEFINED> instruction: 0xf7fe205d
    1a30:	ldmdbmi	r6, {r0, r1, r2, r3, r4, r5, r7, r8, r9, sl, fp, ip, sp, pc}
    1a34:	ldcmi	0, cr2, [r6, #-4]
    1a38:	ldrbtmi	r4, [r9], #-1063	; 0xfffffbd9
    1a3c:			; <UNDEFINED> instruction: 0xf7fe4e15
    1a40:	ldrbtmi	lr, [sp], #-4038	; 0xfffff03a
    1a44:			; <UNDEFINED> instruction: 0x4622447e
    1a48:	andcs	r4, r1, r9, lsr #12
    1a4c:	svc	0x00bef7fe
    1a50:			; <UNDEFINED> instruction: 0xf7fe4620
    1a54:	mulcc	r1, ip, pc	; <UNPREDICTABLE>
    1a58:	adcsmi	r4, ip, #4, 8	; 0x4000000
    1a5c:	pop	{r0, r8, r9, ip, lr, pc}
    1a60:			; <UNDEFINED> instruction: 0x463187f0
    1a64:			; <UNDEFINED> instruction: 0xf7fe2001
    1a68:			; <UNDEFINED> instruction: 0xe7ecefb2
    1a6c:	andeq	r0, r0, r4, ror #16
    1a70:	andeq	r0, r0, sl, lsr r3
    1a74:	andeq	r0, r0, r8, lsl r6
    1a78:	andeq	r0, r0, sl, asr #16
    1a7c:	andeq	r0, r0, r0, lsl r8
    1a80:			; <UNDEFINED> instruction: 0x000005b8
    1a84:	ldrdeq	r0, [r0], -r6
    1a88:	strdeq	r0, [r0], -sl
    1a8c:	muleq	r0, sl, r7
    1a90:	muleq	r0, r6, r7
    1a94:	muleq	r0, ip, r7
    1a98:	andcs	r4, r1, r5, lsl #20
    1a9c:	ldrbtmi	r4, [sl], #-2309	; 0xfffff6fb
    1aa0:	strlt	r4, [r8, #-1145]	; 0xfffffb87
    1aa4:	svc	0x0092f7fe
    1aa8:			; <UNDEFINED> instruction: 0xf7fe2000
    1aac:	svclt	0x0000ef6a
    1ab0:	andeq	r0, r0, sl, ror #14
    1ab4:	andeq	r0, r0, r4, ror r7
    1ab8:	stmmi	r0, {r0, r2, r3, r5, r8, fp, sp, lr, pc}
    1abc:	bmi	1753320 <_IO_stdin_used@@Base+0x1751654>
    1ac0:	blmi	1753338 <_IO_stdin_used@@Base+0x175166c>
    1ac4:	ldrbtmi	fp, [sl], #-139	; 0xffffff75
    1ac8:	ldmdbmi	ip, {r0, r3, r7, r9, sl, lr}^
    1acc:	ldrbtmi	r5, [r9], #-2259	; 0xfffff72d
    1ad0:	ldmdavs	fp, {r1, r2, r3, r8, sl, fp, ip, pc}
    1ad4:			; <UNDEFINED> instruction: 0xf04f9309
    1ad8:	andls	r0, r5, r0, lsl #6
    1adc:			; <UNDEFINED> instruction: 0xf0002800
    1ae0:	bmi	15e1d20 <_IO_stdin_used@@Base+0x15e0054>
    1ae4:	ldrbtmi	r4, [sl], #-2903	; 0xfffff4a9
    1ae8:	ldm	r2, {r0, r1, r3, r6, r7, fp, ip, lr}
    1aec:	ldmdavs	lr, {r0, r1}
    1af0:	stmdage	r7, {r0, r1, r2, ip, pc}
    1af4:	eorne	pc, r0, sp, lsr #17
    1af8:	svc	0x0048f7fe
    1afc:	tstcs	r1, r2, asr sl
    1b00:	strls	r4, [r0, -fp, asr #12]
    1b04:	sxtab16mi	r4, r0, sl, ror #8
    1b08:	strmi	r4, [r8], #1584	; 0x630
    1b0c:	svc	0x006af7fe
    1b10:	stmdacs	r0, {r5, fp, sp, lr}
    1b14:	strtmi	sp, [r1], r9, rrx
    1b18:			; <UNDEFINED> instruction: 0xf7fe2700
    1b1c:			; <UNDEFINED> instruction: 0xf8d9ef38
    1b20:	bcs	49b38 <_IO_stdin_used@@Base+0x47e6c>
    1b24:	movweq	pc, #4352	; 0x1100	; <UNPREDICTABLE>
    1b28:	svceq	0x0010f859
    1b2c:	strbmi	fp, [r3], #-3848	; 0xfffff0f8
    1b30:	svclt	0x00b8429f
    1b34:	stmdacs	r0, {r0, r1, r2, r3, r4, r9, sl, lr}
    1b38:			; <UNDEFINED> instruction: 0xf8dfd1ef
    1b3c:	ldrcc	fp, [r0], #-272	; 0xfffffef0
    1b40:	ldrdge	pc, [ip, -pc]
    1b44:			; <UNDEFINED> instruction: 0xf8df3d04
    1b48:	ldrbtmi	r9, [fp], #268	; 0x10c
    1b4c:	ldrbtmi	r4, [r9], #1274	; 0x4fa
    1b50:			; <UNDEFINED> instruction: 0x4633e01a
    1b54:	tstcs	r1, r6, lsl #4
    1b58:			; <UNDEFINED> instruction: 0xf7fe4650
    1b5c:	ldmdb	r4, {r1, r2, r4, r6, r7, r9, sl, fp, sp, lr, pc}^
    1b60:	bllt	28e378 <_IO_stdin_used@@Base+0x28c6ac>
    1b64:	tstcs	r1, ip, lsr sl
    1b68:	ldrtmi	r9, [r0], -r0, lsl #6
    1b6c:			; <UNDEFINED> instruction: 0x463b447a
    1b70:	svc	0x0038f7fe
    1b74:	tstcs	r1, r9, lsr sl
    1b78:	ldrtmi	r6, [r0], -fp, lsr #16
    1b7c:			; <UNDEFINED> instruction: 0xf7fe447a
    1b80:			; <UNDEFINED> instruction: 0xf854ef32
    1b84:	cmnlt	r3, #16, 22	; 0x4000
    1b88:	svccc	0x0004f855
    1b8c:			; <UNDEFINED> instruction: 0xf854b303
    1b90:	blcs	1f90ba8 <_IO_stdin_used@@Base+0x1f8eedc>
    1b94:			; <UNDEFINED> instruction: 0x465adcdd
    1b98:	ldrtmi	r2, [r0], -r1, lsl #2
    1b9c:	svc	0x0022f7fe
    1ba0:	andcc	lr, r4, #84, 18	; 0x150000
    1ba4:	sbcsle	r2, sp, r0, lsl #20
    1ba8:	movwls	r4, #17944	; 0x4618
    1bac:	mcr	7, 7, pc, cr14, cr14, {7}	; <UNPREDICTABLE>
    1bb0:	bl	fe9d4064 <_IO_stdin_used@@Base+0xfe9d2398>
    1bb4:	blls	1023dc <_IO_stdin_used@@Base+0x100710>
    1bb8:	bne	492da4 <_IO_stdin_used@@Base+0x4910d8>
    1bbc:	stmib	sp, {r4, r5, r9, sl, lr}^
    1bc0:	stmdbge	r7, {r0, r8, sp}
    1bc4:	tstls	r0, sl, asr #12
    1bc8:			; <UNDEFINED> instruction: 0xf7fe2101
    1bcc:	ldrb	lr, [r1, ip, lsl #30]
    1bd0:	vqdmulh.s<illegal width 8>	d20, d0, d20
    1bd4:	stmdbmi	r4!, {r0, r1, r3, r4, r5, r7, r9, ip}
    1bd8:	ldrbtmi	r4, [fp], #-2084	; 0xfffff7dc
    1bdc:	tstcc	r0, #2030043136	; 0x79000000
    1be0:			; <UNDEFINED> instruction: 0xf7fe4478
    1be4:	blls	17d84c <_IO_stdin_used@@Base+0x17bb80>
    1be8:	bmi	86e81c <_IO_stdin_used@@Base+0x86cb50>
    1bec:	blls	1534b4 <_IO_stdin_used@@Base+0x1517e8>
    1bf0:	ldrbtmi	r2, [sl], #-257	; 0xfffffeff
    1bf4:	mrc	7, 7, APSR_nzcv, cr6, cr14, {7}
    1bf8:			; <UNDEFINED> instruction: 0xf7fe2001
    1bfc:	cdpmi	14, 1, cr14, cr13, cr2, {6}
    1c00:	ldmdami	sp, {r0, r1, r3, r6, r9, sl, lr}
    1c04:	stmdaeq	r6, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    1c08:	stmibpl	lr, {r2, r3, r4, r9, fp, lr}
    1c0c:	smlsdxls	r0, r8, r4, r4
    1c10:	ldmib	r0, {r1, r3, r4, r5, r6, sl, lr}^
    1c14:	ldmdavs	r6!, {r8}
    1c18:			; <UNDEFINED> instruction: 0xf8ad9007
    1c1c:	ldrtmi	r1, [r0], -r0, lsr #32
    1c20:			; <UNDEFINED> instruction: 0xf7fe2101
    1c24:	stmdavs	r0!, {r5, r6, r7, r9, sl, fp, sp, lr, pc}
    1c28:			; <UNDEFINED> instruction: 0xf47f2800
    1c2c:	andcs	sl, r0, r4, ror pc
    1c30:	mcr	7, 5, pc, cr6, cr14, {7}	; <UNPREDICTABLE>
    1c34:	andeq	r1, r1, r2, lsl #9
    1c38:	muleq	r0, r4, r0
    1c3c:	andeq	r1, r1, sl, ror r4
    1c40:	andeq	r0, r0, r2, lsr #15
    1c44:	muleq	r0, ip, r0
    1c48:	andeq	r0, r0, r0, lsr #14
    1c4c:	andeq	r0, r0, r6, lsl r7
    1c50:	andeq	r0, r0, ip, lsl #14
    1c54:	andeq	r0, r0, r2, lsr #14
    1c58:	strdeq	r0, [r0], -ip
    1c5c:	andeq	r0, r0, ip, asr #4
    1c60:	andeq	r0, r0, r0, lsl #8
    1c64:			; <UNDEFINED> instruction: 0x000006b6
    1c68:	andeq	r0, r0, r4, ror #10
    1c6c:	andeq	r0, r0, r0, ror #12
    1c70:	andeq	r0, r0, sl, lsl #13
    1c74:	andeq	r0, r0, r8, lsr #1
    1c78:	andeq	r0, r0, ip, ror r6
    1c7c:	andeq	r0, r0, r4, lsl r6
    1c80:	mvnsmi	lr, #737280	; 0xb4000
    1c84:	cfmadd32mi	mvax0, mvfx4, mvfx12, mvfx7
    1c88:	stcmi	6, cr4, [ip, #-544]	; 0xfffffde0
    1c8c:	ldrbtmi	r4, [lr], #-1681	; 0xfffff96f
    1c90:	ldcl	7, cr15, [sl, #1016]!	; 0x3f8
    1c94:	blne	1d92e90 <_IO_stdin_used@@Base+0x1d911c4>
    1c98:	strhle	r1, [sl], -r6
    1c9c:	strcs	r3, [r0], #-3332	; 0xfffff2fc
    1ca0:	svccc	0x0004f855
    1ca4:	strbmi	r3, [sl], -r1, lsl #8
    1ca8:	ldrtmi	r4, [r8], -r1, asr #12
    1cac:	adcmi	r4, r6, #152, 14	; 0x2600000
    1cb0:	pop	{r1, r2, r4, r5, r6, r7, r8, ip, lr, pc}
    1cb4:	svclt	0x000083f8
    1cb8:	andeq	r1, r1, sl, lsr #2
    1cbc:	andeq	r1, r1, r0, lsr #2
    1cc0:	svclt	0x00004770

Disassembly of section .fini:

00001cc4 <.fini>:
    1cc4:	push	{r3, lr}
    1cc8:	pop	{r3, pc}
