m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 dC:/Users/eboli/Documents/Github/digital_design_proyecto_final/simulation/modelsim
vAdder
Z1 DXx6 sv_std 3 std 0 22 AD7iAPLo6nTIKk<N0eo=D3
Z2 !s110 1750759804
!i10b 1
!s100 WRaQI=RNmNJ^od_>oaFPi2
IbFTC>Q[KBXZ^ZzNoQ8@Y>3
Z3 VDg1SIo80bB@j0V0VzS_@n1
!s105 Adder_sv_unit
S1
R0
Z4 w1750190916
8C:/Users/eboli/Documents/Github/digital_design_proyecto_final/ALU/Adder.sv
FC:/Users/eboli/Documents/Github/digital_design_proyecto_final/ALU/Adder.sv
L0 1
Z5 OV;L;10.5b;63
r1
!s85 0
31
Z6 !s108 1750759804.000000
!s107 C:/Users/eboli/Documents/Github/digital_design_proyecto_final/ALU/Adder.sv|
!s90 -reportprogress|300|-sv|-work|work|+incdir+C:/Users/eboli/Documents/Github/digital_design_proyecto_final/ALU|C:/Users/eboli/Documents/Github/digital_design_proyecto_final/ALU/Adder.sv|
!i113 1
Z7 o-sv -work work
Z8 !s92 -sv -work work +incdir+C:/Users/eboli/Documents/Github/digital_design_proyecto_final/ALU
Z9 tCvgOpt 0
n@adder
vALU
R1
R2
!i10b 1
!s100 D_HH][94EbaozCeEXVF8z3
IdTj;0QKezXfaolDfZRC3^0
R3
!s105 ALU_sv_unit
S1
R0
Z10 w1750596210
8C:/Users/eboli/Documents/Github/digital_design_proyecto_final/hardware/ALU.sv
FC:/Users/eboli/Documents/Github/digital_design_proyecto_final/hardware/ALU.sv
L0 1
R5
r1
!s85 0
31
R6
!s107 C:/Users/eboli/Documents/Github/digital_design_proyecto_final/hardware/ALU.sv|
!s90 -reportprogress|300|-sv|-work|work|+incdir+C:/Users/eboli/Documents/Github/digital_design_proyecto_final/hardware|C:/Users/eboli/Documents/Github/digital_design_proyecto_final/hardware/ALU.sv|
!i113 1
R7
Z11 !s92 -sv -work work +incdir+C:/Users/eboli/Documents/Github/digital_design_proyecto_final/hardware
R9
n@a@l@u
vByteExtend
R1
Z12 !s110 1750759805
!i10b 1
!s100 gaR1bMcd>YLQ>0?fQTM662
IzZ_@7@ea=:DchzmORB7X:0
R3
!s105 ByteExtend_sv_unit
S1
R0
R10
8C:/Users/eboli/Documents/Github/digital_design_proyecto_final/hardware/ByteExtend.sv
FC:/Users/eboli/Documents/Github/digital_design_proyecto_final/hardware/ByteExtend.sv
L0 1
R5
r1
!s85 0
31
Z13 !s108 1750759805.000000
!s107 C:/Users/eboli/Documents/Github/digital_design_proyecto_final/hardware/ByteExtend.sv|
!s90 -reportprogress|300|-sv|-work|work|+incdir+C:/Users/eboli/Documents/Github/digital_design_proyecto_final/hardware|C:/Users/eboli/Documents/Github/digital_design_proyecto_final/hardware/ByteExtend.sv|
!i113 1
R7
R11
R9
n@byte@extend
vclkIP
R2
!i10b 1
!s100 2[JR3]a0[?1eg`:Al_A^>0
IT[OS`WozLFZShnFkW7XZJ0
R3
R0
Z14 w1750759135
8C:/Users/eboli/Documents/Github/digital_design_proyecto_final/clkIP_sim/clkIP.vo
FC:/Users/eboli/Documents/Github/digital_design_proyecto_final/clkIP_sim/clkIP.vo
L0 31
R5
r1
!s85 0
31
R6
!s107 C:/Users/eboli/Documents/Github/digital_design_proyecto_final/clkIP_sim/clkIP.vo|
!s90 -reportprogress|300|C:/Users/eboli/Documents/Github/digital_design_proyecto_final/clkIP_sim/clkIP.vo|
!i113 1
R9
nclk@i@p
vClockDivider
R1
R12
!i10b 1
!s100 4QkG`c9EQKzHi5_:zHiko1
I^?K18lYQkc6cW;:Pl^kf_2
R3
!s105 ClockDivider_sv_unit
S1
R0
Z15 w1750739163
8C:/Users/eboli/Documents/Github/digital_design_proyecto_final/hardware/ClockDivider.sv
FC:/Users/eboli/Documents/Github/digital_design_proyecto_final/hardware/ClockDivider.sv
L0 1
R5
r1
!s85 0
31
R13
!s107 C:/Users/eboli/Documents/Github/digital_design_proyecto_final/hardware/ClockDivider.sv|
!s90 -reportprogress|300|-sv|-work|work|+incdir+C:/Users/eboli/Documents/Github/digital_design_proyecto_final/hardware|C:/Users/eboli/Documents/Github/digital_design_proyecto_final/hardware/ClockDivider.sv|
!i113 1
R7
R11
R9
n@clock@divider
vControlUnit
R1
R12
!i10b 1
!s100 @[KG[Q:b@bBdjoh<6YoOQ3
Ie95EPLQa[cMNVL3gNPA=_0
R3
!s105 ControlUnit_sv_unit
S1
R0
R15
8C:/Users/eboli/Documents/Github/digital_design_proyecto_final/hardware/ControlUnit.sv
FC:/Users/eboli/Documents/Github/digital_design_proyecto_final/hardware/ControlUnit.sv
L0 1
R5
r1
!s85 0
31
R13
!s107 C:/Users/eboli/Documents/Github/digital_design_proyecto_final/hardware/ControlUnit.sv|
!s90 -reportprogress|300|-sv|-work|work|+incdir+C:/Users/eboli/Documents/Github/digital_design_proyecto_final/hardware|C:/Users/eboli/Documents/Github/digital_design_proyecto_final/hardware/ControlUnit.sv|
!i113 1
R7
R11
R9
n@control@unit
vCPU
R1
R12
!i10b 1
!s100 BY5kNAJ6X?2j[doC6<jIo0
IdamNhRAPP]b_kGXbmzTVJ3
R3
!s105 CPU_sv_unit
S1
R0
R14
8C:/Users/eboli/Documents/Github/digital_design_proyecto_final/hardware/CPU.sv
FC:/Users/eboli/Documents/Github/digital_design_proyecto_final/hardware/CPU.sv
L0 1
R5
r1
!s85 0
31
R13
!s107 C:/Users/eboli/Documents/Github/digital_design_proyecto_final/hardware/CPU.sv|
!s90 -reportprogress|300|-sv|-work|work|+incdir+C:/Users/eboli/Documents/Github/digital_design_proyecto_final/hardware|C:/Users/eboli/Documents/Github/digital_design_proyecto_final/hardware/CPU.sv|
!i113 1
R7
R11
R9
n@c@p@u
vCPU_tb
R1
!s110 1750759806
!i10b 1
!s100 ;V7eWG[oKY=n90d:dbI=Q1
I67Gj5Lb[zR=`BcQOPG3EP3
R3
!s105 CPU_tb_sv_unit
S1
R0
R14
8C:/Users/eboli/Documents/Github/digital_design_proyecto_final/testbenches/CPU_tb.sv
FC:/Users/eboli/Documents/Github/digital_design_proyecto_final/testbenches/CPU_tb.sv
L0 2
R5
r1
!s85 0
31
!s108 1750759806.000000
!s107 C:/Users/eboli/Documents/Github/digital_design_proyecto_final/testbenches/CPU_tb.sv|
!s90 -reportprogress|300|-sv|-work|work|+incdir+C:/Users/eboli/Documents/Github/digital_design_proyecto_final/testbenches|C:/Users/eboli/Documents/Github/digital_design_proyecto_final/testbenches/CPU_tb.sv|
!i113 1
R7
Z16 !s92 -sv -work work +incdir+C:/Users/eboli/Documents/Github/digital_design_proyecto_final/testbenches
R9
n@c@p@u_tb
vGPR
R1
R12
!i10b 1
!s100 ?cR3Ya3f@_`G5n2h:8Sj<1
IjPaA]2WD]Bjd][1En_W^?1
R3
!s105 GPR_sv_unit
S1
R0
R4
8C:/Users/eboli/Documents/Github/digital_design_proyecto_final/hardware/GPR.sv
FC:/Users/eboli/Documents/Github/digital_design_proyecto_final/hardware/GPR.sv
L0 1
R5
r1
!s85 0
31
R13
!s107 C:/Users/eboli/Documents/Github/digital_design_proyecto_final/hardware/GPR.sv|
!s90 -reportprogress|300|-sv|-work|work|+incdir+C:/Users/eboli/Documents/Github/digital_design_proyecto_final/hardware|C:/Users/eboli/Documents/Github/digital_design_proyecto_final/hardware/GPR.sv|
!i113 1
R7
R11
R9
n@g@p@r
vImmExtend
R1
R12
!i10b 1
!s100 L3dE3kO?1N_<5oIX2]5D>1
IaTmQ7cL`_ieM85m;MNKhd0
R3
!s105 ImmExtend_sv_unit
S1
R0
R10
8C:/Users/eboli/Documents/Github/digital_design_proyecto_final/hardware/ImmExtend.sv
FC:/Users/eboli/Documents/Github/digital_design_proyecto_final/hardware/ImmExtend.sv
L0 1
R5
r1
!s85 0
31
R13
!s107 C:/Users/eboli/Documents/Github/digital_design_proyecto_final/hardware/ImmExtend.sv|
!s90 -reportprogress|300|-sv|-work|work|+incdir+C:/Users/eboli/Documents/Github/digital_design_proyecto_final/hardware|C:/Users/eboli/Documents/Github/digital_design_proyecto_final/hardware/ImmExtend.sv|
!i113 1
R7
R11
R9
n@imm@extend
vMultiplier
R1
R2
!i10b 1
!s100 d7<6=bmhQfm2Da`UMh`bR3
ImAO;PXP=PNhIGOLj[QoR>2
R3
!s105 Multiplier_sv_unit
S1
R0
R10
8C:/Users/eboli/Documents/Github/digital_design_proyecto_final/ALU/Multiplier.sv
FC:/Users/eboli/Documents/Github/digital_design_proyecto_final/ALU/Multiplier.sv
L0 1
R5
r1
!s85 0
31
R6
!s107 C:/Users/eboli/Documents/Github/digital_design_proyecto_final/ALU/Multiplier.sv|
!s90 -reportprogress|300|-sv|-work|work|+incdir+C:/Users/eboli/Documents/Github/digital_design_proyecto_final/ALU|C:/Users/eboli/Documents/Github/digital_design_proyecto_final/ALU/Multiplier.sv|
!i113 1
R7
R8
R9
n@multiplier
vRAM
R1
R12
!i10b 1
!s100 Plo[LGFiH`anA7:SjHYDT0
IDkz4=8A=GF7dg7mD8I9KB3
R3
!s105 RAM_sv_unit
S1
R0
w1750759773
8C:/Users/eboli/Documents/Github/digital_design_proyecto_final/hardware/RAM.sv
FC:/Users/eboli/Documents/Github/digital_design_proyecto_final/hardware/RAM.sv
L0 1
R5
r1
!s85 0
31
R13
!s107 C:/Users/eboli/Documents/Github/digital_design_proyecto_final/hardware/RAM.sv|
!s90 -reportprogress|300|-sv|-work|work|+incdir+C:/Users/eboli/Documents/Github/digital_design_proyecto_final/hardware|C:/Users/eboli/Documents/Github/digital_design_proyecto_final/hardware/RAM.sv|
!i113 1
R7
R11
R9
n@r@a@m
vRAM2
R2
!i10b 1
!s100 <0@h5Y[N9CEbJU2oSA8dB1
IWOK6H23`WKTkI::5VoDdc1
R3
R0
R14
8C:/Users/eboli/Documents/Github/digital_design_proyecto_final/RAM2.v
FC:/Users/eboli/Documents/Github/digital_design_proyecto_final/RAM2.v
L0 39
R5
r1
!s85 0
31
R6
!s107 C:/Users/eboli/Documents/Github/digital_design_proyecto_final/RAM2.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+C:/Users/eboli/Documents/Github/digital_design_proyecto_final|C:/Users/eboli/Documents/Github/digital_design_proyecto_final/RAM2.v|
!i113 1
o-vlog01compat -work work
!s92 -vlog01compat -work work +incdir+C:/Users/eboli/Documents/Github/digital_design_proyecto_final
R9
n@r@a@m2
vRegisterFile
R1
R12
!i10b 1
!s100 dg<`LLE0YWoi]m[7Z>[=`1
I5e9WlR[l>_A`]zEE_jz[Q1
R3
!s105 RegisterFile_sv_unit
S1
R0
w1750194482
8C:/Users/eboli/Documents/Github/digital_design_proyecto_final/hardware/RegisterFile.sv
FC:/Users/eboli/Documents/Github/digital_design_proyecto_final/hardware/RegisterFile.sv
L0 1
R5
r1
!s85 0
31
R13
!s107 C:/Users/eboli/Documents/Github/digital_design_proyecto_final/hardware/RegisterFile.sv|
!s90 -reportprogress|300|-sv|-work|work|+incdir+C:/Users/eboli/Documents/Github/digital_design_proyecto_final/hardware|C:/Users/eboli/Documents/Github/digital_design_proyecto_final/hardware/RegisterFile.sv|
!i113 1
R7
R11
R9
n@register@file
vROM
R1
R12
!i10b 1
!s100 ??1lPRBS4K>O47@G:0cR]1
I4j1<9@o6X[:lUhPOUKBT33
R3
!s105 ROM_sv_unit
S1
R0
R15
8C:/Users/eboli/Documents/Github/digital_design_proyecto_final/hardware/ROM.sv
FC:/Users/eboli/Documents/Github/digital_design_proyecto_final/hardware/ROM.sv
L0 1
R5
r1
!s85 0
31
R6
!s107 C:/Users/eboli/Documents/Github/digital_design_proyecto_final/hardware/ROM.sv|
!s90 -reportprogress|300|-sv|-work|work|+incdir+C:/Users/eboli/Documents/Github/digital_design_proyecto_final/hardware|C:/Users/eboli/Documents/Github/digital_design_proyecto_final/hardware/ROM.sv|
!i113 1
R7
R11
R9
n@r@o@m
vShiftLeft
R1
R12
!i10b 1
!s100 7AHeL^]OS9YlV[Nn<DBMD0
IM9iXFaaE[kN3^f>L<AzkY1
R3
!s105 ShiftLeft_sv_unit
S1
R0
R10
8C:/Users/eboli/Documents/Github/digital_design_proyecto_final/ALU/ShiftLeft.sv
FC:/Users/eboli/Documents/Github/digital_design_proyecto_final/ALU/ShiftLeft.sv
L0 1
R5
r1
!s85 0
31
R13
!s107 C:/Users/eboli/Documents/Github/digital_design_proyecto_final/ALU/ShiftLeft.sv|
!s90 -reportprogress|300|-sv|-work|work|+incdir+C:/Users/eboli/Documents/Github/digital_design_proyecto_final/ALU|C:/Users/eboli/Documents/Github/digital_design_proyecto_final/ALU/ShiftLeft.sv|
!i113 1
R7
R8
R9
n@shift@left
vSignExtend
R1
R12
!i10b 1
!s100 SP_kdCF2=WVH9JHShX6;S0
I<f>SLa4Vc_8B7b6LS2M0`1
R3
!s105 SignExtend_sv_unit
S1
R0
R4
8C:/Users/eboli/Documents/Github/digital_design_proyecto_final/hardware/SignExtend.sv
FC:/Users/eboli/Documents/Github/digital_design_proyecto_final/hardware/SignExtend.sv
L0 1
R5
r1
!s85 0
31
R13
!s107 C:/Users/eboli/Documents/Github/digital_design_proyecto_final/hardware/SignExtend.sv|
!s90 -reportprogress|300|-sv|-work|work|+incdir+C:/Users/eboli/Documents/Github/digital_design_proyecto_final/hardware|C:/Users/eboli/Documents/Github/digital_design_proyecto_final/hardware/SignExtend.sv|
!i113 1
R7
R11
R9
n@sign@extend
vSignExtend_tb
R1
R12
!i10b 1
!s100 >NWK7KbfbB^cZ6_^5Hl6Z1
IV0iBBc3EJ[9ci0J2:A:V10
R3
!s105 SignExtend_tb_sv_unit
S1
R0
R14
8C:/Users/eboli/Documents/Github/digital_design_proyecto_final/testbenches/SignExtend_tb.sv
FC:/Users/eboli/Documents/Github/digital_design_proyecto_final/testbenches/SignExtend_tb.sv
L0 2
R5
r1
!s85 0
31
R13
!s107 C:/Users/eboli/Documents/Github/digital_design_proyecto_final/testbenches/SignExtend_tb.sv|
!s90 -reportprogress|300|-sv|-work|work|+incdir+C:/Users/eboli/Documents/Github/digital_design_proyecto_final/testbenches|C:/Users/eboli/Documents/Github/digital_design_proyecto_final/testbenches/SignExtend_tb.sv|
!i113 1
R7
R16
R9
n@sign@extend_tb
vSubtractor
R1
R2
!i10b 1
!s100 5<[zBna`[DHKeSE@d;6[W0
IYi>FV<d3bEM[5nED28KjW3
R3
!s105 Subtractor_sv_unit
S1
R0
R4
8C:/Users/eboli/Documents/Github/digital_design_proyecto_final/ALU/Subtractor.sv
FC:/Users/eboli/Documents/Github/digital_design_proyecto_final/ALU/Subtractor.sv
L0 1
R5
r1
!s85 0
31
R6
!s107 C:/Users/eboli/Documents/Github/digital_design_proyecto_final/ALU/Subtractor.sv|
!s90 -reportprogress|300|-sv|-work|work|+incdir+C:/Users/eboli/Documents/Github/digital_design_proyecto_final/ALU|C:/Users/eboli/Documents/Github/digital_design_proyecto_final/ALU/Subtractor.sv|
!i113 1
R7
R8
R9
n@subtractor
vuartRX
R1
R12
!i10b 1
!s100 o[RJ?Z=DkfHa@86J_Z2=G1
IMc3F:X]TSin<WjOo:Wf_n0
R3
!s105 uartRX_sv_unit
S1
R0
R10
8C:/Users/eboli/Documents/Github/digital_design_proyecto_final/hardware/uartRX.sv
FC:/Users/eboli/Documents/Github/digital_design_proyecto_final/hardware/uartRX.sv
L0 1
R5
r1
!s85 0
31
R13
!s107 C:/Users/eboli/Documents/Github/digital_design_proyecto_final/hardware/uartRX.sv|
!s90 -reportprogress|300|-sv|-work|work|+incdir+C:/Users/eboli/Documents/Github/digital_design_proyecto_final/hardware|C:/Users/eboli/Documents/Github/digital_design_proyecto_final/hardware/uartRX.sv|
!i113 1
R7
R11
R9
nuart@r@x
vvga_controller
R1
R12
!i10b 1
!s100 fk31mU@cgSW0c]M2:;NLH3
IIaeB23e1VniLjShA3lUnn0
R3
!s105 vga_controller_sv_unit
S1
R0
R10
8C:/Users/eboli/Documents/Github/digital_design_proyecto_final/VGA/vga_controller.sv
FC:/Users/eboli/Documents/Github/digital_design_proyecto_final/VGA/vga_controller.sv
L0 1
R5
r1
!s85 0
31
R13
!s107 C:/Users/eboli/Documents/Github/digital_design_proyecto_final/VGA/vga_controller.sv|
!s90 -reportprogress|300|-sv|-work|work|+incdir+C:/Users/eboli/Documents/Github/digital_design_proyecto_final/VGA|C:/Users/eboli/Documents/Github/digital_design_proyecto_final/VGA/vga_controller.sv|
!i113 1
R7
Z17 !s92 -sv -work work +incdir+C:/Users/eboli/Documents/Github/digital_design_proyecto_final/VGA
R9
vvideo_gen
R1
R12
!i10b 1
!s100 3W?zkRc3jU;8SlALc1jBU3
InmoAiQ2T[oPb1FBUe^IQX3
R3
!s105 video_gen_sv_unit
S1
R0
R15
8C:/Users/eboli/Documents/Github/digital_design_proyecto_final/VGA/video_gen.sv
FC:/Users/eboli/Documents/Github/digital_design_proyecto_final/VGA/video_gen.sv
L0 1
R5
r1
!s85 0
31
R13
!s107 C:/Users/eboli/Documents/Github/digital_design_proyecto_final/VGA/video_gen.sv|
!s90 -reportprogress|300|-sv|-work|work|+incdir+C:/Users/eboli/Documents/Github/digital_design_proyecto_final/VGA|C:/Users/eboli/Documents/Github/digital_design_proyecto_final/VGA/video_gen.sv|
!i113 1
R7
R17
R9
