

================================================================
== Vivado HLS Report for 'fir'
================================================================
* Date:           Wed Oct 16 10:50:58 2019

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        LAB1_FIR
* Solution:       FIR_solution2
* Product family: zynq
* Target device:  xc7z010clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.232|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |  190|  190|  190|  190|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------+-----+-----+----------+-----------+-----------+------+----------+
        |               |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |   Loop Name   | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------+-----+-----+----------+-----------+-----------+------+----------+
        |- FILTER_LOOP  |  171|  171|        19|          -|          -|     9|    no    |
        +---------------+-----+-----+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 38
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	21  / (tmp)
	3  / (!tmp)
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	14  / true
14 --> 
	15  / true
15 --> 
	16  / true
16 --> 
	17  / true
17 --> 
	18  / true
18 --> 
	19  / true
19 --> 
	20  / true
20 --> 
	2  / true
21 --> 
	22  / true
22 --> 
	23  / true
23 --> 
	24  / true
24 --> 
	25  / true
25 --> 
	26  / true
26 --> 
	27  / true
27 --> 
	28  / true
28 --> 
	29  / true
29 --> 
	30  / true
30 --> 
	31  / true
31 --> 
	32  / true
32 --> 
	33  / true
33 --> 
	34  / true
34 --> 
	35  / true
35 --> 
	36  / true
36 --> 
	37  / true
37 --> 
	38  / true
38 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(double %probe_in) nounwind, !map !7"   --->   Operation 39 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(double* %out_r) nounwind, !map !13"   --->   Operation 40 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([10 x i32]* %coeff) nounwind, !map !19"   --->   Operation 41 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%probe_in_read = call double @_ssdm_op_Read.ap_vld.double(double %probe_in) nounwind" [LAB1_FIR/.settings/fir.c:5]   --->   Operation 42 'read' 'probe_in_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%coeff_addr = getelementptr [10 x i32]* %coeff, i64 0, i64 0" [LAB1_FIR/.settings/fir.c:5]   --->   Operation 43 'getelementptr' 'coeff_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([4 x i8]* @fir_str) nounwind"   --->   Operation 44 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([10 x i32]* %coeff, [1 x i8]* @p_str, [12 x i8]* @p_str1, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind" [LAB1_FIR/.settings/fir.c:7]   --->   Operation 45 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(double* %out_r, [7 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind" [LAB1_FIR/.settings/fir.c:8]   --->   Operation 46 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(double %probe_in, [7 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind" [LAB1_FIR/.settings/fir.c:9]   --->   Operation 47 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (1.76ns)   --->   "br label %1" [LAB1_FIR/.settings/fir.c:15]   --->   Operation 48 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 3.25>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%acc = phi double [ 0.000000e+00, %0 ], [ %acc_1, %branch9 ]"   --->   Operation 49 'phi' 'acc' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%i = phi i4 [ -7, %0 ], [ %i_1, %branch9 ]"   --->   Operation 50 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (1.30ns)   --->   "%tmp = icmp eq i4 %i, 0" [LAB1_FIR/.settings/fir.c:15]   --->   Operation 51 'icmp' 'tmp' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 9, i64 9, i64 9) nounwind"   --->   Operation 52 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "br i1 %tmp, label %4, label %2" [LAB1_FIR/.settings/fir.c:15]   --->   Operation 53 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([12 x i8]* @p_str4) nounwind" [LAB1_FIR/.settings/fir.c:16]   --->   Operation 54 'specloopname' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (1.73ns)   --->   "%i_1 = add i4 %i, -1" [LAB1_FIR/.settings/fir.c:17]   --->   Operation 55 'add' 'i_1' <Predicate = (!tmp)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 56 [1/1] (1.36ns)   --->   "switch i4 %i, label %branch18 [
    i4 1, label %branch10
    i4 2, label %branch11
    i4 3, label %branch12
    i4 4, label %branch13
    i4 5, label %branch14
    i4 6, label %branch15
    i4 7, label %branch16
    i4 -8, label %branch17
  ]" [LAB1_FIR/.settings/fir.c:17]   --->   Operation 56 'switch' <Predicate = (!tmp)> <Delay = 1.36>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%data_in_7_load = load double* @data_in_7, align 8" [LAB1_FIR/.settings/fir.c:17]   --->   Operation 57 'load' 'data_in_7_load' <Predicate = (!tmp & i == 8)> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (2.02ns)   --->   "br label %3" [LAB1_FIR/.settings/fir.c:17]   --->   Operation 58 'br' <Predicate = (!tmp & i == 8)> <Delay = 2.02>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%data_in_6_load = load double* @data_in_6, align 8" [LAB1_FIR/.settings/fir.c:17]   --->   Operation 59 'load' 'data_in_6_load' <Predicate = (!tmp & i == 7)> <Delay = 0.00>
ST_2 : Operation 60 [1/1] (2.02ns)   --->   "br label %3" [LAB1_FIR/.settings/fir.c:17]   --->   Operation 60 'br' <Predicate = (!tmp & i == 7)> <Delay = 2.02>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "%data_in_5_load = load double* @data_in_5, align 8" [LAB1_FIR/.settings/fir.c:17]   --->   Operation 61 'load' 'data_in_5_load' <Predicate = (!tmp & i == 6)> <Delay = 0.00>
ST_2 : Operation 62 [1/1] (2.02ns)   --->   "br label %3" [LAB1_FIR/.settings/fir.c:17]   --->   Operation 62 'br' <Predicate = (!tmp & i == 6)> <Delay = 2.02>
ST_2 : Operation 63 [1/1] (0.00ns)   --->   "%data_in_4_load = load double* @data_in_4, align 8" [LAB1_FIR/.settings/fir.c:17]   --->   Operation 63 'load' 'data_in_4_load' <Predicate = (!tmp & i == 5)> <Delay = 0.00>
ST_2 : Operation 64 [1/1] (2.02ns)   --->   "br label %3" [LAB1_FIR/.settings/fir.c:17]   --->   Operation 64 'br' <Predicate = (!tmp & i == 5)> <Delay = 2.02>
ST_2 : Operation 65 [1/1] (0.00ns)   --->   "%data_in_3_load = load double* @data_in_3, align 8" [LAB1_FIR/.settings/fir.c:17]   --->   Operation 65 'load' 'data_in_3_load' <Predicate = (!tmp & i == 4)> <Delay = 0.00>
ST_2 : Operation 66 [1/1] (2.02ns)   --->   "br label %3" [LAB1_FIR/.settings/fir.c:17]   --->   Operation 66 'br' <Predicate = (!tmp & i == 4)> <Delay = 2.02>
ST_2 : Operation 67 [1/1] (0.00ns)   --->   "%data_in_2_load = load double* @data_in_2, align 8" [LAB1_FIR/.settings/fir.c:17]   --->   Operation 67 'load' 'data_in_2_load' <Predicate = (!tmp & i == 3)> <Delay = 0.00>
ST_2 : Operation 68 [1/1] (2.02ns)   --->   "br label %3" [LAB1_FIR/.settings/fir.c:17]   --->   Operation 68 'br' <Predicate = (!tmp & i == 3)> <Delay = 2.02>
ST_2 : Operation 69 [1/1] (0.00ns)   --->   "%data_in_1_load = load double* @data_in_1, align 8" [LAB1_FIR/.settings/fir.c:17]   --->   Operation 69 'load' 'data_in_1_load' <Predicate = (!tmp & i == 2)> <Delay = 0.00>
ST_2 : Operation 70 [1/1] (2.02ns)   --->   "br label %3" [LAB1_FIR/.settings/fir.c:17]   --->   Operation 70 'br' <Predicate = (!tmp & i == 2)> <Delay = 2.02>
ST_2 : Operation 71 [1/1] (0.00ns)   --->   "%data_in_0_load = load double* @data_in_0, align 8" [LAB1_FIR/.settings/fir.c:17]   --->   Operation 71 'load' 'data_in_0_load' <Predicate = (!tmp & i == 1)> <Delay = 0.00>
ST_2 : Operation 72 [1/1] (2.02ns)   --->   "br label %3" [LAB1_FIR/.settings/fir.c:17]   --->   Operation 72 'br' <Predicate = (!tmp & i == 1)> <Delay = 2.02>
ST_2 : Operation 73 [1/1] (0.00ns)   --->   "%data_in_8_load = load double* @data_in_8, align 8" [LAB1_FIR/.settings/fir.c:17]   --->   Operation 73 'load' 'data_in_8_load' <Predicate = (!tmp & i != 1 & i != 2 & i != 3 & i != 4 & i != 5 & i != 6 & i != 7 & i != 8)> <Delay = 0.00>
ST_2 : Operation 74 [1/1] (2.02ns)   --->   "br label %3" [LAB1_FIR/.settings/fir.c:17]   --->   Operation 74 'br' <Predicate = (!tmp & i != 1 & i != 2 & i != 3 & i != 4 & i != 5 & i != 6 & i != 7 & i != 8)> <Delay = 2.02>
ST_2 : Operation 75 [1/1] (0.00ns)   --->   "%data_in_load_phi = phi double [ %data_in_0_load, %branch10 ], [ %data_in_1_load, %branch11 ], [ %data_in_2_load, %branch12 ], [ %data_in_3_load, %branch13 ], [ %data_in_4_load, %branch14 ], [ %data_in_5_load, %branch15 ], [ %data_in_6_load, %branch16 ], [ %data_in_7_load, %branch17 ], [ %data_in_8_load, %branch18 ]" [LAB1_FIR/.settings/fir.c:17]   --->   Operation 75 'phi' 'data_in_load_phi' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 76 [1/1] (0.00ns)   --->   "%tmp_3 = zext i4 %i to i64" [LAB1_FIR/.settings/fir.c:17]   --->   Operation 76 'zext' 'tmp_3' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 77 [1/1] (1.36ns)   --->   "switch i4 %i, label %branch9 [
    i4 1, label %branch1
    i4 2, label %branch2
    i4 3, label %branch3
    i4 4, label %branch4
    i4 5, label %branch5
    i4 6, label %branch6
    i4 7, label %branch7
    i4 -8, label %branch8
  ]" [LAB1_FIR/.settings/fir.c:17]   --->   Operation 77 'switch' <Predicate = (!tmp)> <Delay = 1.36>
ST_2 : Operation 78 [1/1] (0.00ns)   --->   "store double %data_in_load_phi, double* @data_in_8, align 8" [LAB1_FIR/.settings/fir.c:17]   --->   Operation 78 'store' <Predicate = (!tmp & i == 8)> <Delay = 0.00>
ST_2 : Operation 79 [1/1] (0.00ns)   --->   "br label %branch9" [LAB1_FIR/.settings/fir.c:17]   --->   Operation 79 'br' <Predicate = (!tmp & i == 8)> <Delay = 0.00>
ST_2 : Operation 80 [1/1] (0.00ns)   --->   "store double %data_in_load_phi, double* @data_in_7, align 8" [LAB1_FIR/.settings/fir.c:17]   --->   Operation 80 'store' <Predicate = (!tmp & i == 7)> <Delay = 0.00>
ST_2 : Operation 81 [1/1] (0.00ns)   --->   "br label %branch9" [LAB1_FIR/.settings/fir.c:17]   --->   Operation 81 'br' <Predicate = (!tmp & i == 7)> <Delay = 0.00>
ST_2 : Operation 82 [1/1] (0.00ns)   --->   "store double %data_in_load_phi, double* @data_in_6, align 8" [LAB1_FIR/.settings/fir.c:17]   --->   Operation 82 'store' <Predicate = (!tmp & i == 6)> <Delay = 0.00>
ST_2 : Operation 83 [1/1] (0.00ns)   --->   "br label %branch9" [LAB1_FIR/.settings/fir.c:17]   --->   Operation 83 'br' <Predicate = (!tmp & i == 6)> <Delay = 0.00>
ST_2 : Operation 84 [1/1] (0.00ns)   --->   "store double %data_in_load_phi, double* @data_in_5, align 8" [LAB1_FIR/.settings/fir.c:17]   --->   Operation 84 'store' <Predicate = (!tmp & i == 5)> <Delay = 0.00>
ST_2 : Operation 85 [1/1] (0.00ns)   --->   "br label %branch9" [LAB1_FIR/.settings/fir.c:17]   --->   Operation 85 'br' <Predicate = (!tmp & i == 5)> <Delay = 0.00>
ST_2 : Operation 86 [1/1] (0.00ns)   --->   "store double %data_in_load_phi, double* @data_in_4, align 8" [LAB1_FIR/.settings/fir.c:17]   --->   Operation 86 'store' <Predicate = (!tmp & i == 4)> <Delay = 0.00>
ST_2 : Operation 87 [1/1] (0.00ns)   --->   "br label %branch9" [LAB1_FIR/.settings/fir.c:17]   --->   Operation 87 'br' <Predicate = (!tmp & i == 4)> <Delay = 0.00>
ST_2 : Operation 88 [1/1] (0.00ns)   --->   "store double %data_in_load_phi, double* @data_in_3, align 8" [LAB1_FIR/.settings/fir.c:17]   --->   Operation 88 'store' <Predicate = (!tmp & i == 3)> <Delay = 0.00>
ST_2 : Operation 89 [1/1] (0.00ns)   --->   "br label %branch9" [LAB1_FIR/.settings/fir.c:17]   --->   Operation 89 'br' <Predicate = (!tmp & i == 3)> <Delay = 0.00>
ST_2 : Operation 90 [1/1] (0.00ns)   --->   "store double %data_in_load_phi, double* @data_in_2, align 8" [LAB1_FIR/.settings/fir.c:17]   --->   Operation 90 'store' <Predicate = (!tmp & i == 2)> <Delay = 0.00>
ST_2 : Operation 91 [1/1] (0.00ns)   --->   "br label %branch9" [LAB1_FIR/.settings/fir.c:17]   --->   Operation 91 'br' <Predicate = (!tmp & i == 2)> <Delay = 0.00>
ST_2 : Operation 92 [1/1] (0.00ns)   --->   "store double %data_in_load_phi, double* @data_in_1, align 8" [LAB1_FIR/.settings/fir.c:17]   --->   Operation 92 'store' <Predicate = (!tmp & i == 1)> <Delay = 0.00>
ST_2 : Operation 93 [1/1] (0.00ns)   --->   "br label %branch9" [LAB1_FIR/.settings/fir.c:17]   --->   Operation 93 'br' <Predicate = (!tmp & i == 1)> <Delay = 0.00>
ST_2 : Operation 94 [1/1] (0.00ns)   --->   "%coeff_addr_1 = getelementptr [10 x i32]* %coeff, i64 0, i64 %tmp_3" [LAB1_FIR/.settings/fir.c:18]   --->   Operation 94 'getelementptr' 'coeff_addr_1' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 95 [2/2] (3.25ns)   --->   "%coeff_load = load i32* %coeff_addr_1, align 4" [LAB1_FIR/.settings/fir.c:18]   --->   Operation 95 'load' 'coeff_load' <Predicate = (!tmp)> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 10> <RAM>
ST_2 : Operation 96 [1/1] (0.00ns)   --->   "store double %probe_in_read, double* @data_in_0, align 16" [LAB1_FIR/.settings/fir.c:20]   --->   Operation 96 'store' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 97 [2/2] (3.25ns)   --->   "%coeff_load_1 = load i32* %coeff_addr, align 4" [LAB1_FIR/.settings/fir.c:21]   --->   Operation 97 'load' 'coeff_load_1' <Predicate = (tmp)> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 10> <RAM>

State 3 <SV = 2> <Delay = 3.25>
ST_3 : Operation 98 [1/2] (3.25ns)   --->   "%coeff_load = load i32* %coeff_addr_1, align 4" [LAB1_FIR/.settings/fir.c:18]   --->   Operation 98 'load' 'coeff_load' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 10> <RAM>

State 4 <SV = 3> <Delay = 6.28>
ST_4 : Operation 99 [6/6] (6.28ns)   --->   "%tmp_4 = sitofp i32 %coeff_load to double" [LAB1_FIR/.settings/fir.c:18]   --->   Operation 99 'sitodp' 'tmp_4' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 121 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 5 <SV = 4> <Delay = 6.28>
ST_5 : Operation 100 [5/6] (6.28ns)   --->   "%tmp_4 = sitofp i32 %coeff_load to double" [LAB1_FIR/.settings/fir.c:18]   --->   Operation 100 'sitodp' 'tmp_4' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 121 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 6 <SV = 5> <Delay = 6.28>
ST_6 : Operation 101 [4/6] (6.28ns)   --->   "%tmp_4 = sitofp i32 %coeff_load to double" [LAB1_FIR/.settings/fir.c:18]   --->   Operation 101 'sitodp' 'tmp_4' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 121 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 7 <SV = 6> <Delay = 6.28>
ST_7 : Operation 102 [3/6] (6.28ns)   --->   "%tmp_4 = sitofp i32 %coeff_load to double" [LAB1_FIR/.settings/fir.c:18]   --->   Operation 102 'sitodp' 'tmp_4' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 121 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 8 <SV = 7> <Delay = 6.28>
ST_8 : Operation 103 [2/6] (6.28ns)   --->   "%tmp_4 = sitofp i32 %coeff_load to double" [LAB1_FIR/.settings/fir.c:18]   --->   Operation 103 'sitodp' 'tmp_4' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 121 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 9 <SV = 8> <Delay = 6.28>
ST_9 : Operation 104 [1/6] (6.28ns)   --->   "%tmp_4 = sitofp i32 %coeff_load to double" [LAB1_FIR/.settings/fir.c:18]   --->   Operation 104 'sitodp' 'tmp_4' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 121 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 10 <SV = 9> <Delay = 7.78>
ST_10 : Operation 105 [6/6] (7.78ns)   --->   "%tmp_5 = fmul double %data_in_load_phi, %tmp_4" [LAB1_FIR/.settings/fir.c:18]   --->   Operation 105 'dmul' 'tmp_5' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 115 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 7.78>
ST_11 : Operation 106 [5/6] (7.78ns)   --->   "%tmp_5 = fmul double %data_in_load_phi, %tmp_4" [LAB1_FIR/.settings/fir.c:18]   --->   Operation 106 'dmul' 'tmp_5' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 115 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 7.78>
ST_12 : Operation 107 [4/6] (7.78ns)   --->   "%tmp_5 = fmul double %data_in_load_phi, %tmp_4" [LAB1_FIR/.settings/fir.c:18]   --->   Operation 107 'dmul' 'tmp_5' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 115 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 7.78>
ST_13 : Operation 108 [3/6] (7.78ns)   --->   "%tmp_5 = fmul double %data_in_load_phi, %tmp_4" [LAB1_FIR/.settings/fir.c:18]   --->   Operation 108 'dmul' 'tmp_5' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 115 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 7.78>
ST_14 : Operation 109 [2/6] (7.78ns)   --->   "%tmp_5 = fmul double %data_in_load_phi, %tmp_4" [LAB1_FIR/.settings/fir.c:18]   --->   Operation 109 'dmul' 'tmp_5' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 115 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 7.78>
ST_15 : Operation 110 [1/6] (7.78ns)   --->   "%tmp_5 = fmul double %data_in_load_phi, %tmp_4" [LAB1_FIR/.settings/fir.c:18]   --->   Operation 110 'dmul' 'tmp_5' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 115 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 8.23>
ST_16 : Operation 111 [5/5] (8.23ns)   --->   "%acc_1 = fadd double %acc, %tmp_5" [LAB1_FIR/.settings/fir.c:18]   --->   Operation 111 'dadd' 'acc_1' <Predicate = true> <Delay = 8.23> <Core = "DAddSub">   --->   Core 114 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 8.23>
ST_17 : Operation 112 [4/5] (8.23ns)   --->   "%acc_1 = fadd double %acc, %tmp_5" [LAB1_FIR/.settings/fir.c:18]   --->   Operation 112 'dadd' 'acc_1' <Predicate = true> <Delay = 8.23> <Core = "DAddSub">   --->   Core 114 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 8.23>
ST_18 : Operation 113 [3/5] (8.23ns)   --->   "%acc_1 = fadd double %acc, %tmp_5" [LAB1_FIR/.settings/fir.c:18]   --->   Operation 113 'dadd' 'acc_1' <Predicate = true> <Delay = 8.23> <Core = "DAddSub">   --->   Core 114 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 8.23>
ST_19 : Operation 114 [2/5] (8.23ns)   --->   "%acc_1 = fadd double %acc, %tmp_5" [LAB1_FIR/.settings/fir.c:18]   --->   Operation 114 'dadd' 'acc_1' <Predicate = true> <Delay = 8.23> <Core = "DAddSub">   --->   Core 114 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 8.23>
ST_20 : Operation 115 [1/5] (8.23ns)   --->   "%acc_1 = fadd double %acc, %tmp_5" [LAB1_FIR/.settings/fir.c:18]   --->   Operation 115 'dadd' 'acc_1' <Predicate = true> <Delay = 8.23> <Core = "DAddSub">   --->   Core 114 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 116 [1/1] (0.00ns)   --->   "br label %1" [LAB1_FIR/.settings/fir.c:15]   --->   Operation 116 'br' <Predicate = true> <Delay = 0.00>

State 21 <SV = 2> <Delay = 3.25>
ST_21 : Operation 117 [1/2] (3.25ns)   --->   "%coeff_load_1 = load i32* %coeff_addr, align 4" [LAB1_FIR/.settings/fir.c:21]   --->   Operation 117 'load' 'coeff_load_1' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 10> <RAM>

State 22 <SV = 3> <Delay = 6.28>
ST_22 : Operation 118 [6/6] (6.28ns)   --->   "%tmp_7 = sitofp i32 %coeff_load_1 to double" [LAB1_FIR/.settings/fir.c:21]   --->   Operation 118 'sitodp' 'tmp_7' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 121 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 23 <SV = 4> <Delay = 6.28>
ST_23 : Operation 119 [5/6] (6.28ns)   --->   "%tmp_7 = sitofp i32 %coeff_load_1 to double" [LAB1_FIR/.settings/fir.c:21]   --->   Operation 119 'sitodp' 'tmp_7' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 121 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 24 <SV = 5> <Delay = 6.28>
ST_24 : Operation 120 [4/6] (6.28ns)   --->   "%tmp_7 = sitofp i32 %coeff_load_1 to double" [LAB1_FIR/.settings/fir.c:21]   --->   Operation 120 'sitodp' 'tmp_7' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 121 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 25 <SV = 6> <Delay = 6.28>
ST_25 : Operation 121 [3/6] (6.28ns)   --->   "%tmp_7 = sitofp i32 %coeff_load_1 to double" [LAB1_FIR/.settings/fir.c:21]   --->   Operation 121 'sitodp' 'tmp_7' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 121 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 26 <SV = 7> <Delay = 6.28>
ST_26 : Operation 122 [2/6] (6.28ns)   --->   "%tmp_7 = sitofp i32 %coeff_load_1 to double" [LAB1_FIR/.settings/fir.c:21]   --->   Operation 122 'sitodp' 'tmp_7' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 121 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 27 <SV = 8> <Delay = 6.28>
ST_27 : Operation 123 [1/6] (6.28ns)   --->   "%tmp_7 = sitofp i32 %coeff_load_1 to double" [LAB1_FIR/.settings/fir.c:21]   --->   Operation 123 'sitodp' 'tmp_7' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 121 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 28 <SV = 9> <Delay = 7.78>
ST_28 : Operation 124 [6/6] (7.78ns)   --->   "%tmp_8 = fmul double %tmp_7, %probe_in_read" [LAB1_FIR/.settings/fir.c:21]   --->   Operation 124 'dmul' 'tmp_8' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 115 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 10> <Delay = 7.78>
ST_29 : Operation 125 [5/6] (7.78ns)   --->   "%tmp_8 = fmul double %tmp_7, %probe_in_read" [LAB1_FIR/.settings/fir.c:21]   --->   Operation 125 'dmul' 'tmp_8' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 115 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 11> <Delay = 7.78>
ST_30 : Operation 126 [4/6] (7.78ns)   --->   "%tmp_8 = fmul double %tmp_7, %probe_in_read" [LAB1_FIR/.settings/fir.c:21]   --->   Operation 126 'dmul' 'tmp_8' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 115 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 12> <Delay = 7.78>
ST_31 : Operation 127 [3/6] (7.78ns)   --->   "%tmp_8 = fmul double %tmp_7, %probe_in_read" [LAB1_FIR/.settings/fir.c:21]   --->   Operation 127 'dmul' 'tmp_8' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 115 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 13> <Delay = 7.78>
ST_32 : Operation 128 [2/6] (7.78ns)   --->   "%tmp_8 = fmul double %tmp_7, %probe_in_read" [LAB1_FIR/.settings/fir.c:21]   --->   Operation 128 'dmul' 'tmp_8' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 115 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 33 <SV = 14> <Delay = 7.78>
ST_33 : Operation 129 [1/6] (7.78ns)   --->   "%tmp_8 = fmul double %tmp_7, %probe_in_read" [LAB1_FIR/.settings/fir.c:21]   --->   Operation 129 'dmul' 'tmp_8' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 115 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 34 <SV = 15> <Delay = 8.23>
ST_34 : Operation 130 [5/5] (8.23ns)   --->   "%acc_2 = fadd double %acc, %tmp_8" [LAB1_FIR/.settings/fir.c:21]   --->   Operation 130 'dadd' 'acc_2' <Predicate = true> <Delay = 8.23> <Core = "DAddSub">   --->   Core 114 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 35 <SV = 16> <Delay = 8.23>
ST_35 : Operation 131 [4/5] (8.23ns)   --->   "%acc_2 = fadd double %acc, %tmp_8" [LAB1_FIR/.settings/fir.c:21]   --->   Operation 131 'dadd' 'acc_2' <Predicate = true> <Delay = 8.23> <Core = "DAddSub">   --->   Core 114 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 36 <SV = 17> <Delay = 8.23>
ST_36 : Operation 132 [3/5] (8.23ns)   --->   "%acc_2 = fadd double %acc, %tmp_8" [LAB1_FIR/.settings/fir.c:21]   --->   Operation 132 'dadd' 'acc_2' <Predicate = true> <Delay = 8.23> <Core = "DAddSub">   --->   Core 114 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 37 <SV = 18> <Delay = 8.23>
ST_37 : Operation 133 [2/5] (8.23ns)   --->   "%acc_2 = fadd double %acc, %tmp_8" [LAB1_FIR/.settings/fir.c:21]   --->   Operation 133 'dadd' 'acc_2' <Predicate = true> <Delay = 8.23> <Core = "DAddSub">   --->   Core 114 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 38 <SV = 19> <Delay = 8.23>
ST_38 : Operation 134 [1/5] (8.23ns)   --->   "%acc_2 = fadd double %acc, %tmp_8" [LAB1_FIR/.settings/fir.c:21]   --->   Operation 134 'dadd' 'acc_2' <Predicate = true> <Delay = 8.23> <Core = "DAddSub">   --->   Core 114 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 135 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_vld.doubleP(double* %out_r, double %acc_2) nounwind" [LAB1_FIR/.settings/fir.c:23]   --->   Operation 135 'write' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 136 [1/1] (0.00ns)   --->   "ret void" [LAB1_FIR/.settings/fir.c:24]   --->   Operation 136 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('acc') with incoming values : ('acc', LAB1_FIR/.settings/fir.c:18) [24]  (1.77 ns)

 <State 2>: 3.25ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', LAB1_FIR/.settings/fir.c:17) [25]  (0 ns)
	'getelementptr' operation ('coeff_addr_1', LAB1_FIR/.settings/fir.c:18) [89]  (0 ns)
	'load' operation ('coeff_load', LAB1_FIR/.settings/fir.c:18) on array 'coeff' [90]  (3.25 ns)

 <State 3>: 3.25ns
The critical path consists of the following:
	'load' operation ('coeff_load', LAB1_FIR/.settings/fir.c:18) on array 'coeff' [90]  (3.25 ns)

 <State 4>: 6.28ns
The critical path consists of the following:
	'sitodp' operation ('tmp_4', LAB1_FIR/.settings/fir.c:18) [91]  (6.28 ns)

 <State 5>: 6.28ns
The critical path consists of the following:
	'sitodp' operation ('tmp_4', LAB1_FIR/.settings/fir.c:18) [91]  (6.28 ns)

 <State 6>: 6.28ns
The critical path consists of the following:
	'sitodp' operation ('tmp_4', LAB1_FIR/.settings/fir.c:18) [91]  (6.28 ns)

 <State 7>: 6.28ns
The critical path consists of the following:
	'sitodp' operation ('tmp_4', LAB1_FIR/.settings/fir.c:18) [91]  (6.28 ns)

 <State 8>: 6.28ns
The critical path consists of the following:
	'sitodp' operation ('tmp_4', LAB1_FIR/.settings/fir.c:18) [91]  (6.28 ns)

 <State 9>: 6.28ns
The critical path consists of the following:
	'sitodp' operation ('tmp_4', LAB1_FIR/.settings/fir.c:18) [91]  (6.28 ns)

 <State 10>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('tmp_5', LAB1_FIR/.settings/fir.c:18) [92]  (7.79 ns)

 <State 11>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('tmp_5', LAB1_FIR/.settings/fir.c:18) [92]  (7.79 ns)

 <State 12>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('tmp_5', LAB1_FIR/.settings/fir.c:18) [92]  (7.79 ns)

 <State 13>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('tmp_5', LAB1_FIR/.settings/fir.c:18) [92]  (7.79 ns)

 <State 14>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('tmp_5', LAB1_FIR/.settings/fir.c:18) [92]  (7.79 ns)

 <State 15>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('tmp_5', LAB1_FIR/.settings/fir.c:18) [92]  (7.79 ns)

 <State 16>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('acc', LAB1_FIR/.settings/fir.c:18) [93]  (8.23 ns)

 <State 17>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('acc', LAB1_FIR/.settings/fir.c:18) [93]  (8.23 ns)

 <State 18>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('acc', LAB1_FIR/.settings/fir.c:18) [93]  (8.23 ns)

 <State 19>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('acc', LAB1_FIR/.settings/fir.c:18) [93]  (8.23 ns)

 <State 20>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('acc', LAB1_FIR/.settings/fir.c:18) [93]  (8.23 ns)

 <State 21>: 3.25ns
The critical path consists of the following:
	'load' operation ('coeff_load_1', LAB1_FIR/.settings/fir.c:21) on array 'coeff' [97]  (3.25 ns)

 <State 22>: 6.28ns
The critical path consists of the following:
	'sitodp' operation ('tmp_7', LAB1_FIR/.settings/fir.c:21) [98]  (6.28 ns)

 <State 23>: 6.28ns
The critical path consists of the following:
	'sitodp' operation ('tmp_7', LAB1_FIR/.settings/fir.c:21) [98]  (6.28 ns)

 <State 24>: 6.28ns
The critical path consists of the following:
	'sitodp' operation ('tmp_7', LAB1_FIR/.settings/fir.c:21) [98]  (6.28 ns)

 <State 25>: 6.28ns
The critical path consists of the following:
	'sitodp' operation ('tmp_7', LAB1_FIR/.settings/fir.c:21) [98]  (6.28 ns)

 <State 26>: 6.28ns
The critical path consists of the following:
	'sitodp' operation ('tmp_7', LAB1_FIR/.settings/fir.c:21) [98]  (6.28 ns)

 <State 27>: 6.28ns
The critical path consists of the following:
	'sitodp' operation ('tmp_7', LAB1_FIR/.settings/fir.c:21) [98]  (6.28 ns)

 <State 28>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('tmp_8', LAB1_FIR/.settings/fir.c:21) [99]  (7.79 ns)

 <State 29>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('tmp_8', LAB1_FIR/.settings/fir.c:21) [99]  (7.79 ns)

 <State 30>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('tmp_8', LAB1_FIR/.settings/fir.c:21) [99]  (7.79 ns)

 <State 31>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('tmp_8', LAB1_FIR/.settings/fir.c:21) [99]  (7.79 ns)

 <State 32>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('tmp_8', LAB1_FIR/.settings/fir.c:21) [99]  (7.79 ns)

 <State 33>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('tmp_8', LAB1_FIR/.settings/fir.c:21) [99]  (7.79 ns)

 <State 34>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('acc', LAB1_FIR/.settings/fir.c:21) [100]  (8.23 ns)

 <State 35>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('acc', LAB1_FIR/.settings/fir.c:21) [100]  (8.23 ns)

 <State 36>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('acc', LAB1_FIR/.settings/fir.c:21) [100]  (8.23 ns)

 <State 37>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('acc', LAB1_FIR/.settings/fir.c:21) [100]  (8.23 ns)

 <State 38>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('acc', LAB1_FIR/.settings/fir.c:21) [100]  (8.23 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
