SIM ?= questa
TOPLEVEL_LANG ?= verilog
PWD=$(shell pwd)
VERILOG_SOURCES = $(PWD)/DUT.sv

TOPLEVEL := ALU
MODULE   := test_alu
include $(shell cocotb-config --makefiles)/Makefile.sim