{
  "creator": "Yosys 0.57 (git sha1 3aca86049, g++ 13.3.0-6ubuntu2~24.04 -fPIC -O3)",
  "modules": {
    "tt_um_felixfeierabend": {
      "attributes": {
        "hdlname": "tt_um_felixfeierabend",
        "top": "00000000000000000000000000000001",
        "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/tt_um_felixfeierabend.v:4.1-41.10"
      },
      "ports": {
        "ui_in": {
          "direction": "input",
          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9 ]
        },
        "uo_out": {
          "direction": "output",
          "bits": [ 10, "0", "0", "0", "0", "0", "0", "0" ]
        },
        "uio_in": {
          "direction": "input",
          "bits": [ 11, 12, 13, 14, 15, 16, 17, 18 ]
        },
        "uio_out": {
          "direction": "output",
          "bits": [ "0", "0", "0", "0", "0", "0", "0", "0" ]
        },
        "uio_oe": {
          "direction": "output",
          "bits": [ "1", "1", "1", "0", "0", "0", "0", "0" ]
        },
        "ena": {
          "direction": "input",
          "bits": [ 19 ]
        },
        "clk": {
          "direction": "input",
          "bits": [ 20 ]
        },
        "rst_n": {
          "direction": "input",
          "bits": [ 21 ]
        }
      },
      "cells": {
        "$flatten\\clk_scaler.$add$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./clock_scaler.v:29$11": {
          "hide_name": 1,
          "type": "$add",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000001100",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000100000",
            "Y_WIDTH": "00000000000000000000000000100000"
          },
          "attributes": {
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./clock_scaler.v:29.33-29.44"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33 ],
            "B": [ "1", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "Y": [ 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65 ]
          }
        },
        "$flatten\\clk_scaler.$auto$proc_dlatch.cc:249:make_hold$37": {
          "hide_name": 1,
          "type": "$not",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./clock_scaler.v:23.5-34.8"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 19 ],
            "Y": [ 66 ]
          }
        },
        "$flatten\\clk_scaler.$auto$proc_dlatch.cc:249:make_hold$43": {
          "hide_name": 1,
          "type": "$not",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./clock_scaler.v:23.5-34.8"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 67 ],
            "Y": [ 68 ]
          }
        },
        "$flatten\\clk_scaler.$auto$proc_dlatch.cc:258:make_hold$55": {
          "hide_name": 1,
          "type": "$reduce_or",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000010",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./clock_scaler.v:23.5-34.8"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 66, 69 ],
            "Y": [ 70 ]
          }
        },
        "$flatten\\clk_scaler.$auto$proc_dlatch.cc:262:make_hold$53": {
          "hide_name": 1,
          "type": "$and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./clock_scaler.v:23.5-34.8"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 19 ],
            "B": [ 68 ],
            "Y": [ 69 ]
          }
        },
        "$flatten\\clk_scaler.$auto$proc_dlatch.cc:432:proc_dlatch$59": {
          "hide_name": 1,
          "type": "$dlatch",
          "parameters": {
            "EN_POLARITY": "00000000000000000000000000000000",
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./clock_scaler.v:23.5-34.8"
          },
          "port_directions": {
            "D": "input",
            "EN": "input",
            "Q": "output"
          },
          "connections": {
            "D": [ 71 ],
            "EN": [ 70 ],
            "Q": [ 72 ]
          }
        },
        "$flatten\\clk_scaler.$ge$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./clock_scaler.v:25$9": {
          "hide_name": 1,
          "type": "$ge",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000001100",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000001100",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./clock_scaler.v:25.17-25.40"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33 ],
            "B": [ "0", "1", "0", "0", "1", "1", "0", "0", "0", "0", "0", "0" ],
            "Y": [ 67 ]
          }
        },
        "$flatten\\clk_scaler.$not$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./clock_scaler.v:27$10": {
          "hide_name": 1,
          "type": "$not",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./clock_scaler.v:27.28-27.36"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 72 ],
            "Y": [ 71 ]
          }
        },
        "$flatten\\clk_scaler.$procdff$66": {
          "hide_name": 1,
          "type": "$dff",
          "parameters": {
            "CLK_POLARITY": "1",
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./clock_scaler.v:12.5-21.8"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 20 ],
            "D": [ 73 ],
            "Q": [ 74 ]
          }
        },
        "$flatten\\clk_scaler.$procdff$67": {
          "hide_name": 1,
          "type": "$dff",
          "parameters": {
            "CLK_POLARITY": "1",
            "WIDTH": "00000000000000000000000000001100"
          },
          "attributes": {
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./clock_scaler.v:12.5-21.8"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 20 ],
            "D": [ 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86 ],
            "Q": [ 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33 ]
          }
        },
        "$flatten\\clk_scaler.$procmux$21": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000001100"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./clock_scaler.v:25.17-25.40|/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./clock_scaler.v:25.13-30.16"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45 ],
            "B": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "S": [ 67 ],
            "Y": [ 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98 ]
          }
        },
        "$flatten\\clk_scaler.$procmux$23": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000001100"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./clock_scaler.v:24.13-24.15|/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./clock_scaler.v:24.9-33.12"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "B": [ 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98 ],
            "S": [ 19 ],
            "Y": [ 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110 ]
          }
        },
        "$flatten\\clk_scaler.$procmux$32": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./clock_scaler.v:14.13-14.17|/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./clock_scaler.v:14.9-20.12"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 72 ],
            "S": [ 21 ],
            "Y": [ 73 ]
          }
        },
        "$flatten\\clk_scaler.$procmux$35": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000001100"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./clock_scaler.v:14.13-14.17|/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./clock_scaler.v:14.9-20.12"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "B": [ 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110 ],
            "S": [ 21 ],
            "Y": [ 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86 ]
          }
        },
        "$flatten\\signal_gen.$procdff$62": {
          "hide_name": 1,
          "type": "$adff",
          "parameters": {
            "ARST_POLARITY": "1",
            "ARST_VALUE": "000011001000",
            "CLK_POLARITY": "1",
            "WIDTH": "00000000000000000000000000001100"
          },
          "attributes": {
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./signal_gen.v:38.5-68.8"
          },
          "port_directions": {
            "ARST": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "ARST": [ 111 ],
            "CLK": [ 74 ],
            "D": [ 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123 ],
            "Q": [ 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135 ]
          }
        },
        "$flatten\\signal_gen.$procmux$15": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000001100"
          },
          "attributes": {
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./signal_gen.v:52.31-52.31|/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./signal_gen.v:52.17-65.24"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135 ],
            "B": [ 5, 6, 7, 8, 9, 129, 130, 131, 132, 133, 134, 135 ],
            "S": [ 136 ],
            "Y": [ 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148 ]
          }
        },
        "$flatten\\signal_gen.$procmux$16_CMP0": {
          "hide_name": 1,
          "type": "$logic_not",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000011",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./signal_gen.v:52.31-52.31|/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./signal_gen.v:52.17-65.24"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 11, 12, 13 ],
            "Y": [ 136 ]
          }
        },
        "$flatten\\signal_gen.$procmux$17": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000001100"
          },
          "attributes": {
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./signal_gen.v:51.17-51.29|/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./signal_gen.v:51.13-66.16"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135 ],
            "B": [ 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148 ],
            "S": [ 2 ],
            "Y": [ 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123 ]
          }
        },
        "$flatten\\signal_gen.\\tonegenA.$add$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./clock_scaler.v:29$11": {
          "hide_name": 1,
          "type": "$add",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000001100",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000100000",
            "Y_WIDTH": "00000000000000000000000000100000"
          },
          "attributes": {
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./clock_scaler.v:29.33-29.44"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160 ],
            "B": [ "1", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "Y": [ 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192 ]
          }
        },
        "$flatten\\signal_gen.\\tonegenA.$auto$proc_dlatch.cc:249:make_hold$37": {
          "hide_name": 1,
          "type": "$not",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./clock_scaler.v:23.5-34.8"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "1" ],
            "Y": [ 193 ]
          }
        },
        "$flatten\\signal_gen.\\tonegenA.$auto$proc_dlatch.cc:249:make_hold$43": {
          "hide_name": 1,
          "type": "$not",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./clock_scaler.v:23.5-34.8"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 194 ],
            "Y": [ 195 ]
          }
        },
        "$flatten\\signal_gen.\\tonegenA.$auto$proc_dlatch.cc:258:make_hold$55": {
          "hide_name": 1,
          "type": "$reduce_or",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000010",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./clock_scaler.v:23.5-34.8"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 193, 196 ],
            "Y": [ 197 ]
          }
        },
        "$flatten\\signal_gen.\\tonegenA.$auto$proc_dlatch.cc:262:make_hold$53": {
          "hide_name": 1,
          "type": "$and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./clock_scaler.v:23.5-34.8"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "1" ],
            "B": [ 195 ],
            "Y": [ 196 ]
          }
        },
        "$flatten\\signal_gen.\\tonegenA.$auto$proc_dlatch.cc:432:proc_dlatch$59": {
          "hide_name": 1,
          "type": "$dlatch",
          "parameters": {
            "EN_POLARITY": "00000000000000000000000000000000",
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./clock_scaler.v:23.5-34.8"
          },
          "port_directions": {
            "D": "input",
            "EN": "input",
            "Q": "output"
          },
          "connections": {
            "D": [ 198 ],
            "EN": [ 197 ],
            "Q": [ 199 ]
          }
        },
        "$flatten\\signal_gen.\\tonegenA.$ge$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./clock_scaler.v:25$9": {
          "hide_name": 1,
          "type": "$ge",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000001100",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000001100",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./clock_scaler.v:25.17-25.40"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160 ],
            "B": [ 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135 ],
            "Y": [ 194 ]
          }
        },
        "$flatten\\signal_gen.\\tonegenA.$not$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./clock_scaler.v:27$10": {
          "hide_name": 1,
          "type": "$not",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./clock_scaler.v:27.28-27.36"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 199 ],
            "Y": [ 198 ]
          }
        },
        "$flatten\\signal_gen.\\tonegenA.$procdff$66": {
          "hide_name": 1,
          "type": "$dff",
          "parameters": {
            "CLK_POLARITY": "1",
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./clock_scaler.v:12.5-21.8"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 74 ],
            "D": [ 200 ],
            "Q": [ 10 ]
          }
        },
        "$flatten\\signal_gen.\\tonegenA.$procdff$67": {
          "hide_name": 1,
          "type": "$dff",
          "parameters": {
            "CLK_POLARITY": "1",
            "WIDTH": "00000000000000000000000000001100"
          },
          "attributes": {
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./clock_scaler.v:12.5-21.8"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 74 ],
            "D": [ 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212 ],
            "Q": [ 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160 ]
          }
        },
        "$flatten\\signal_gen.\\tonegenA.$procmux$21": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000001100"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./clock_scaler.v:25.17-25.40|/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./clock_scaler.v:25.13-30.16"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172 ],
            "B": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "S": [ 194 ],
            "Y": [ 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224 ]
          }
        },
        "$flatten\\signal_gen.\\tonegenA.$procmux$23": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000001100"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./clock_scaler.v:24.13-24.15|/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./clock_scaler.v:24.9-33.12"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "B": [ 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224 ],
            "S": [ "1" ],
            "Y": [ 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236 ]
          }
        },
        "$flatten\\signal_gen.\\tonegenA.$procmux$32": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./clock_scaler.v:14.13-14.17|/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./clock_scaler.v:14.9-20.12"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 199 ],
            "S": [ 111 ],
            "Y": [ 200 ]
          }
        },
        "$flatten\\signal_gen.\\tonegenA.$procmux$35": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000001100"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./clock_scaler.v:14.13-14.17|/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./clock_scaler.v:14.9-20.12"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "B": [ 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236 ],
            "S": [ 111 ],
            "Y": [ 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212 ]
          }
        },
        "$not$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/tt_um_felixfeierabend.v:34$1": {
          "hide_name": 1,
          "type": "$not",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/tt_um_felixfeierabend.v:34.10-34.16"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 21 ],
            "Y": [ 111 ]
          }
        }
      },
      "netnames": {
        "$flatten\\clk_scaler.$0\\clk_out[0:0]": {
          "hide_name": 1,
          "bits": [ 73 ],
          "attributes": {
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./clock_scaler.v:12.5-21.8"
          }
        },
        "$flatten\\clk_scaler.$0\\clk_val[0:0]": {
          "hide_name": 1,
          "bits": [ 71 ],
          "attributes": {
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./clock_scaler.v:23.5-34.8"
          }
        },
        "$flatten\\clk_scaler.$0\\counter[11:0]": {
          "hide_name": 1,
          "bits": [ 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86 ],
          "attributes": {
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./clock_scaler.v:12.5-21.8"
          }
        },
        "$flatten\\clk_scaler.$add$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./clock_scaler.v:29$11_Y": {
          "hide_name": 1,
          "bits": [ 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65 ],
          "attributes": {
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./clock_scaler.v:29.33-29.44",
            "unused_bits": "12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31"
          }
        },
        "$flatten\\clk_scaler.$auto$rtlil.cc:2959:Not$38": {
          "hide_name": 1,
          "bits": [ 66 ],
          "attributes": {
          }
        },
        "$flatten\\clk_scaler.$auto$rtlil.cc:2959:Not$44": {
          "hide_name": 1,
          "bits": [ 68 ],
          "attributes": {
          }
        },
        "$flatten\\clk_scaler.$auto$rtlil.cc:2963:ReduceOr$56": {
          "hide_name": 1,
          "bits": [ 70 ],
          "attributes": {
          }
        },
        "$flatten\\clk_scaler.$auto$rtlil.cc:3006:And$54": {
          "hide_name": 1,
          "bits": [ 69 ],
          "attributes": {
          }
        },
        "$flatten\\clk_scaler.$ge$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./clock_scaler.v:25$9_Y": {
          "hide_name": 1,
          "bits": [ 67 ],
          "attributes": {
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./clock_scaler.v:25.17-25.40"
          }
        },
        "$flatten\\clk_scaler.$procmux$21_Y": {
          "hide_name": 1,
          "bits": [ 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98 ],
          "attributes": {
          }
        },
        "$flatten\\signal_gen.$0\\periodA[11:0]": {
          "hide_name": 1,
          "bits": [ 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123 ],
          "attributes": {
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./signal_gen.v:38.5-68.8"
          }
        },
        "$flatten\\signal_gen.$procmux$15_Y": {
          "hide_name": 1,
          "bits": [ 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148 ],
          "attributes": {
          }
        },
        "$flatten\\signal_gen.$procmux$16_CMP": {
          "hide_name": 1,
          "bits": [ 136 ],
          "attributes": {
          }
        },
        "$flatten\\signal_gen.\\tonegenA.$0\\clk_out[0:0]": {
          "hide_name": 1,
          "bits": [ 200 ],
          "attributes": {
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./clock_scaler.v:12.5-21.8"
          }
        },
        "$flatten\\signal_gen.\\tonegenA.$0\\clk_val[0:0]": {
          "hide_name": 1,
          "bits": [ 198 ],
          "attributes": {
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./clock_scaler.v:23.5-34.8"
          }
        },
        "$flatten\\signal_gen.\\tonegenA.$0\\counter[11:0]": {
          "hide_name": 1,
          "bits": [ 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212 ],
          "attributes": {
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./clock_scaler.v:12.5-21.8"
          }
        },
        "$flatten\\signal_gen.\\tonegenA.$add$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./clock_scaler.v:29$11_Y": {
          "hide_name": 1,
          "bits": [ 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192 ],
          "attributes": {
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./clock_scaler.v:29.33-29.44",
            "unused_bits": "12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31"
          }
        },
        "$flatten\\signal_gen.\\tonegenA.$auto$rtlil.cc:2959:Not$38": {
          "hide_name": 1,
          "bits": [ 193 ],
          "attributes": {
          }
        },
        "$flatten\\signal_gen.\\tonegenA.$auto$rtlil.cc:2959:Not$44": {
          "hide_name": 1,
          "bits": [ 195 ],
          "attributes": {
          }
        },
        "$flatten\\signal_gen.\\tonegenA.$auto$rtlil.cc:2963:ReduceOr$56": {
          "hide_name": 1,
          "bits": [ 197 ],
          "attributes": {
          }
        },
        "$flatten\\signal_gen.\\tonegenA.$auto$rtlil.cc:3006:And$54": {
          "hide_name": 1,
          "bits": [ 196 ],
          "attributes": {
          }
        },
        "$flatten\\signal_gen.\\tonegenA.$ge$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./clock_scaler.v:25$9_Y": {
          "hide_name": 1,
          "bits": [ 194 ],
          "attributes": {
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./clock_scaler.v:25.17-25.40"
          }
        },
        "$flatten\\signal_gen.\\tonegenA.$procmux$21_Y": {
          "hide_name": 1,
          "bits": [ 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224 ],
          "attributes": {
          }
        },
        "clk": {
          "hide_name": 0,
          "bits": [ 20 ],
          "attributes": {
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/tt_um_felixfeierabend.v:11.23-11.26"
          }
        },
        "clk_scaled": {
          "hide_name": 0,
          "bits": [ 74 ],
          "attributes": {
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/tt_um_felixfeierabend.v:15.6-15.16"
          }
        },
        "clk_scaler.clk_val": {
          "hide_name": 0,
          "bits": [ 72 ],
          "attributes": {
            "hdlname": "clk_scaler clk_val",
            "init": "0",
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./clock_scaler.v:10.9-10.16"
          }
        },
        "clk_scaler.counter": {
          "hide_name": 0,
          "bits": [ 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33 ],
          "attributes": {
            "hdlname": "clk_scaler counter",
            "init": "000000000000",
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./clock_scaler.v:8.15-8.22"
          }
        },
        "clk_scaler.next_counter": {
          "hide_name": 0,
          "bits": [ 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110 ],
          "attributes": {
            "hdlname": "clk_scaler next_counter",
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./clock_scaler.v:9.15-9.27"
          }
        },
        "ena": {
          "hide_name": 0,
          "bits": [ 19 ],
          "attributes": {
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/tt_um_felixfeierabend.v:10.23-10.26"
          }
        },
        "rst_n": {
          "hide_name": 0,
          "bits": [ 21 ],
          "attributes": {
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/tt_um_felixfeierabend.v:12.23-12.28"
          }
        },
        "signal_bit": {
          "hide_name": 0,
          "bits": [ 10 ],
          "attributes": {
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/tt_um_felixfeierabend.v:16.6-16.16"
          }
        },
        "signal_gen.periodA": {
          "hide_name": 0,
          "bits": [ 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135 ],
          "attributes": {
            "hdlname": "signal_gen periodA",
            "init": "000011001000",
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./signal_gen.v:19.16-19.23"
          }
        },
        "signal_gen.rst": {
          "hide_name": 0,
          "bits": [ 111 ],
          "attributes": {
            "hdlname": "signal_gen rst",
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./signal_gen.v:13.11-13.14"
          }
        },
        "signal_gen.tonegenA.clk_val": {
          "hide_name": 0,
          "bits": [ 199 ],
          "attributes": {
            "hdlname": "signal_gen tonegenA clk_val",
            "init": "0",
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./clock_scaler.v:10.9-10.16"
          }
        },
        "signal_gen.tonegenA.counter": {
          "hide_name": 0,
          "bits": [ 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160 ],
          "attributes": {
            "hdlname": "signal_gen tonegenA counter",
            "init": "000000000000",
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./clock_scaler.v:8.15-8.22"
          }
        },
        "signal_gen.tonegenA.next_counter": {
          "hide_name": 0,
          "bits": [ 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236 ],
          "attributes": {
            "hdlname": "signal_gen tonegenA next_counter",
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./clock_scaler.v:9.15-9.27"
          }
        },
        "ui_in": {
          "hide_name": 0,
          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9 ],
          "attributes": {
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/tt_um_felixfeierabend.v:5.23-5.28"
          }
        },
        "uio_in": {
          "hide_name": 0,
          "bits": [ 11, 12, 13, 14, 15, 16, 17, 18 ],
          "attributes": {
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/tt_um_felixfeierabend.v:7.23-7.29"
          }
        },
        "uio_oe": {
          "hide_name": 0,
          "bits": [ "1", "1", "1", "0", "0", "0", "0", "0" ],
          "attributes": {
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/tt_um_felixfeierabend.v:9.23-9.29"
          }
        },
        "uio_out": {
          "hide_name": 0,
          "bits": [ "0", "0", "0", "0", "0", "0", "0", "0" ],
          "attributes": {
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/tt_um_felixfeierabend.v:8.23-8.30"
          }
        },
        "uo_out": {
          "hide_name": 0,
          "bits": [ 10, "0", "0", "0", "0", "0", "0", "0" ],
          "attributes": {
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/tt_um_felixfeierabend.v:6.23-6.29"
          }
        }
      }
    }
  }
}
