# SETTINGS ../simusched tareas.tsk 4 1 2 SchedRR 4 1 7 8 8
LOAD 0 0
LOAD 0 1
LOAD 0 2
LOAD 0 3
LOAD 0 4
LOAD 0 5
LOAD 0 6
LOAD 0 7
LOAD 0 8
LOAD 0 9
LOAD 0 10
LOAD 0 11
LOAD 0 12
LOAD 0 13
LOAD 0 14
# CONTEXT CPU 0 0
# CONTEXT CPU 1 0
# CONTEXT CPU 2 0
# CONTEXT CPU 3 0
CPU 1 0 0
CPU 1 1 1
CPU 1 2 2
CPU 1 3 3
CPU 2 0 0
CPU 2 1 1
CPU 2 2 2
CPU 2 3 3
BLOCK 3 0
# CONTEXT CPU 0 3
# CONTEXT CPU 1 3
CPU 3 2 2
CPU 3 3 3
BLOCK 4 2
UNBLOCK 4 0
CPU 4 4 0
CPU 4 5 1
# CONTEXT CPU 2 4
CPU 4 3 3
UNBLOCK 5 2
CPU 5 4 0
CPU 5 5 1
CPU 5 6 2
CPU 5 3 3
CPU 6 4 0
# CONTEXT CPU 1 6
CPU 6 6 2
CPU 6 3 3
CPU 7 4 0
CPU 7 7 1
CPU 7 6 2
CPU 7 3 3
BLOCK 8 7
BLOCK 8 3
# CONTEXT CPU 0 8
# CONTEXT CPU 1 8
CPU 8 6 2
# CONTEXT CPU 3 8
UNBLOCK 9 3
UNBLOCK 9 7
CPU 9 8 0
CPU 9 9 1
CPU 9 6 2
CPU 9 10 3
BLOCK 10 8
# CONTEXT CPU 0 10
CPU 10 9 1
CPU 10 6 2
CPU 10 10 3
UNBLOCK 11 8
CPU 11 11 0
# CONTEXT CPU 1 11
# CONTEXT CPU 2 11
CPU 11 10 3
BLOCK 12 10
CPU 12 11 0
CPU 12 12 1
CPU 12 13 2
# CONTEXT CPU 3 12
BLOCK 13 12
BLOCK 13 13
UNBLOCK 13 10
CPU 13 11 0
# CONTEXT CPU 1 13
# CONTEXT CPU 2 13
CPU 13 14 3
BLOCK 14 14
UNBLOCK 14 12
UNBLOCK 14 13
CPU 14 11 0
CPU 14 1 1
# CONTEXT CPU 2 14
# CONTEXT CPU 3 14
BLOCK 15 11
UNBLOCK 15 14
# CONTEXT CPU 0 15
CPU 15 1 1
# CONTEXT CPU 2 15
# CONTEXT CPU 3 15
UNBLOCK 16 11
# CONTEXT CPU 0 16
# CONTEXT CPU 1 16
CPU 16 0 2
# CONTEXT CPU 3 16
# CONTEXT CPU 0 17
# CONTEXT CPU 1 17
CPU 17 0 2
CPU 17 2 3
CPU 18 5 0
# CONTEXT CPU 1 18
CPU 18 0 2
# CONTEXT CPU 3 18
CPU 19 5 0
CPU 19 4 1
CPU 19 0 2
CPU 19 3 3
BLOCK 20 5
# CONTEXT CPU 0 20
CPU 20 4 1
CPU 20 0 2
CPU 20 3 3
EXIT 21 3 3
UNBLOCK 21 5
# CONTEXT CPU 0 21
# CONTEXT CPU 1 21
CPU 21 0 2
# CONTEXT CPU 3 21
# CONTEXT CPU 0 22
# CONTEXT CPU 1 22
CPU 22 0 2
# CONTEXT CPU 3 22
EXIT 23 0 2
CPU 23 7 0
# CONTEXT CPU 1 23
# CONTEXT CPU 2 23
# CONTEXT CPU 3 23
# CONTEXT CPU 0 24
CPU 24 8 1
CPU 24 6 2
CPU 24 9 3
BLOCK 25 6
# CONTEXT CPU 0 25
CPU 25 8 1
# CONTEXT CPU 2 25
CPU 25 9 3
UNBLOCK 26 6
# CONTEXT CPU 0 26
# CONTEXT CPU 1 26
# CONTEXT CPU 2 26
CPU 26 9 3
CPU 27 10 0
# CONTEXT CPU 1 27
# CONTEXT CPU 2 27
CPU 27 9 3
BLOCK 28 9
CPU 28 10 0
# CONTEXT CPU 1 28
CPU 28 12 2
# CONTEXT CPU 3 28
BLOCK 29 10
BLOCK 29 12
UNBLOCK 29 9
# CONTEXT CPU 0 29
CPU 29 13 1
# CONTEXT CPU 2 29
CPU 29 14 3
BLOCK 30 13
BLOCK 30 14
UNBLOCK 30 10
UNBLOCK 30 12
CPU 30 11 0
# CONTEXT CPU 1 30
# CONTEXT CPU 2 30
# CONTEXT CPU 3 30
UNBLOCK 31 13
UNBLOCK 31 14
CPU 31 11 0
# CONTEXT CPU 1 31
# CONTEXT CPU 2 31
# CONTEXT CPU 3 31
CPU 32 11 0
# CONTEXT CPU 1 32
CPU 32 1 2
# CONTEXT CPU 3 32
CPU 33 11 0
CPU 33 2 1
CPU 33 1 2
CPU 33 5 3
BLOCK 34 11
# CONTEXT CPU 0 34
CPU 34 2 1
CPU 34 1 2
CPU 34 5 3
UNBLOCK 35 11
# CONTEXT CPU 0 35
# CONTEXT CPU 1 35
CPU 35 1 2
CPU 35 5 3
BLOCK 36 1
# CONTEXT CPU 0 36
# CONTEXT CPU 1 36
# CONTEXT CPU 2 36
CPU 36 5 3
UNBLOCK 37 1
CPU 37 4 0
# CONTEXT CPU 1 37
CPU 37 6 2
CPU 37 5 3
EXIT 38 5 3
# CONTEXT CPU 0 38
CPU 38 7 1
CPU 38 6 2
# CONTEXT CPU 3 38
EXIT 39 6 2
# CONTEXT CPU 0 39
CPU 39 7 1
# CONTEXT CPU 2 39
CPU 39 9 3
# CONTEXT CPU 0 40
# CONTEXT CPU 1 40
# CONTEXT CPU 2 40
CPU 40 9 3
BLOCK 41 9
CPU 41 8 0
# CONTEXT CPU 1 41
# CONTEXT CPU 2 41
# CONTEXT CPU 3 41
UNBLOCK 42 9
CPU 42 8 0
# CONTEXT CPU 1 42
CPU 42 10 2
# CONTEXT CPU 3 42
CPU 43 8 0
CPU 43 12 1
CPU 43 10 2
# CONTEXT CPU 3 43
BLOCK 44 12
CPU 44 8 0
# CONTEXT CPU 1 44
CPU 44 10 2
CPU 44 13 3
BLOCK 45 8
UNBLOCK 45 12
# CONTEXT CPU 0 45
# CONTEXT CPU 1 45
CPU 45 10 2
CPU 45 13 3
EXIT 46 10 2
UNBLOCK 46 8
CPU 46 11 0
# CONTEXT CPU 1 46
# CONTEXT CPU 2 46
CPU 46 13 3
EXIT 47 11 0
# CONTEXT CPU 0 47
CPU 47 14 1
# CONTEXT CPU 2 47
CPU 47 13 3
BLOCK 48 14
BLOCK 48 13
# CONTEXT CPU 0 48
# CONTEXT CPU 1 48
# CONTEXT CPU 2 48
# CONTEXT CPU 3 48
UNBLOCK 49 13
UNBLOCK 49 14
# CONTEXT CPU 0 49
# CONTEXT CPU 1 49
CPU 49 2 2
# CONTEXT CPU 3 49
CPU 50 1 0
# CONTEXT CPU 1 50
CPU 50 2 2
# CONTEXT CPU 3 50
EXIT 51 1 0
# CONTEXT CPU 0 51
CPU 51 4 1
CPU 51 2 2
CPU 51 7 3
BLOCK 52 4
EXIT 52 2 2
# CONTEXT CPU 0 52
# CONTEXT CPU 1 52
# CONTEXT CPU 2 52
CPU 52 7 3
UNBLOCK 53 4
# CONTEXT CPU 0 53
CPU 53 12 1
# CONTEXT CPU 2 53
CPU 53 7 3
CPU 54 9 0
CPU 54 12 1
# CONTEXT CPU 2 54
CPU 54 7 3
EXIT 55 9 0
BLOCK 55 12
# CONTEXT CPU 0 55
# CONTEXT CPU 1 55
CPU 55 8 2
CPU 55 7 3
EXIT 56 7 3
UNBLOCK 56 12
# CONTEXT CPU 0 56
CPU 56 14 1
CPU 56 8 2
# CONTEXT CPU 3 56
BLOCK 57 14
EXIT 57 8 2
# CONTEXT CPU 0 57
# CONTEXT CPU 1 57
CPU 57 -1 2
# CONTEXT CPU 3 57
UNBLOCK 58 14
CPU 58 13 0
CPU 58 12 1
# CONTEXT CPU 2 58
# CONTEXT CPU 3 58
CPU 59 13 0
CPU 59 12 1
# CONTEXT CPU 2 59
CPU 59 4 3
BLOCK 60 13
EXIT 60 4 3
CPU 60 -1 0
CPU 60 12 1
# CONTEXT CPU 2 60
CPU 60 -1 3
UNBLOCK 61 13
# CONTEXT CPU 0 61
CPU 61 12 1
CPU 61 14 2
CPU 61 -1 3
EXIT 62 12 1
BLOCK 62 14
CPU 62 13 0
CPU 62 -1 1
CPU 62 -1 2
CPU 62 -1 3
EXIT 63 13 0
UNBLOCK 63 14
# CONTEXT CPU 0 63
CPU 63 -1 1
CPU 63 -1 2
CPU 63 -1 3
# CONTEXT CPU 0 64
CPU 64 -1 1
CPU 64 -1 2
CPU 64 -1 3
# CONTEXT CPU 0 65
CPU 65 -1 1
CPU 65 -1 2
CPU 65 -1 3
CPU 66 14 0
CPU 66 -1 1
CPU 66 -1 2
CPU 66 -1 3
BLOCK 67 14
CPU 67 -1 0
CPU 67 -1 1
CPU 67 -1 2
CPU 67 -1 3
UNBLOCK 68 14
# CONTEXT CPU 0 68
CPU 68 -1 1
CPU 68 -1 2
CPU 68 -1 3
CPU 69 14 0
CPU 69 -1 1
CPU 69 -1 2
CPU 69 -1 3
BLOCK 70 14
CPU 70 -1 0
CPU 70 -1 1
CPU 70 -1 2
CPU 70 -1 3
UNBLOCK 71 14
# CONTEXT CPU 0 71
CPU 71 -1 1
CPU 71 -1 2
CPU 71 -1 3
CPU 72 14 0
CPU 72 -1 1
CPU 72 -1 2
CPU 72 -1 3
BLOCK 73 14
CPU 73 -1 0
CPU 73 -1 1
CPU 73 -1 2
CPU 73 -1 3
UNBLOCK 74 14
# CONTEXT CPU 0 74
CPU 74 -1 1
CPU 74 -1 2
CPU 74 -1 3
CPU 75 14 0
CPU 75 -1 1
CPU 75 -1 2
CPU 75 -1 3
EXIT 76 14 0
CPU 76 -1 0
CPU 76 -1 1
CPU 76 -1 2
CPU 76 -1 3
