--------------------------------------------------------------------------------
Release 14.5 Trace  (lin64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

/media/storage/opt/xilinx/14.5/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle
ise -v 3 -s 3 -n 3 -fastpaths -xml FX3_SLAVE_TOP.twx FX3_SLAVE_TOP.ncd -o
FX3_SLAVE_TOP.twr FX3_SLAVE_TOP.pcf -ucf constraints.ucf

Design file:              FX3_SLAVE_TOP.ncd
Physical constraint file: FX3_SLAVE_TOP.pcf
Device,package,speed:     xc6slx150,fgg484,C,-3 (PRODUCTION 1.23 2013-03-26)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock CLOCK
------------+------------+------------+------------+------------+---------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                     | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s)    | Phase  |
------------+------------+------------+------------+------------+---------------------+--------+
GPIFII_FLAGA|    3.059(R)|      SLOW  |   -1.582(R)|      FAST  |GPIFII_PCLK_OBUF_BUFG|   0.000|
GPIFII_FLAGB|    2.607(R)|      SLOW  |   -1.378(R)|      FAST  |GPIFII_PCLK_OBUF_BUFG|   0.000|
RESET       |    1.898(R)|      SLOW  |   -0.078(R)|      SLOW  |GPIFII_PCLK_OBUF_BUFG|   0.000|
------------+------------+------------+------------+------------+---------------------+--------+

Clock CLOCK to Pad
--------------+-----------------+------------+-----------------+------------+---------------------+--------+
              |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                     | Clock  |
Destination   |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s)    | Phase  |
--------------+-----------------+------------+-----------------+------------+---------------------+--------+
GPIFII_ADDR<0>|        10.047(R)|      SLOW  |         5.710(R)|      FAST  |GPIFII_PCLK_OBUF_BUFG|   0.000|
GPIFII_ADDR<1>|        11.715(R)|      SLOW  |         6.912(R)|      FAST  |GPIFII_PCLK_OBUF_BUFG|   0.000|
GPIFII_D<0>   |        11.245(R)|      SLOW  |         5.525(R)|      FAST  |GPIFII_PCLK_OBUF_BUFG|   0.000|
GPIFII_D<1>   |        10.538(R)|      SLOW  |         5.863(R)|      FAST  |GPIFII_PCLK_OBUF_BUFG|   0.000|
GPIFII_D<2>   |        10.593(R)|      SLOW  |         5.935(R)|      FAST  |GPIFII_PCLK_OBUF_BUFG|   0.000|
GPIFII_D<3>   |        12.539(R)|      SLOW  |         5.730(R)|      FAST  |GPIFII_PCLK_OBUF_BUFG|   0.000|
GPIFII_D<4>   |        13.040(R)|      SLOW  |         5.731(R)|      FAST  |GPIFII_PCLK_OBUF_BUFG|   0.000|
GPIFII_D<5>   |        13.524(R)|      SLOW  |         5.882(R)|      FAST  |GPIFII_PCLK_OBUF_BUFG|   0.000|
GPIFII_D<6>   |        13.300(R)|      SLOW  |         5.977(R)|      FAST  |GPIFII_PCLK_OBUF_BUFG|   0.000|
GPIFII_D<7>   |        12.500(R)|      SLOW  |         5.903(R)|      FAST  |GPIFII_PCLK_OBUF_BUFG|   0.000|
GPIFII_D<8>   |        12.647(R)|      SLOW  |         5.936(R)|      FAST  |GPIFII_PCLK_OBUF_BUFG|   0.000|
GPIFII_D<9>   |        12.256(R)|      SLOW  |         6.029(R)|      FAST  |GPIFII_PCLK_OBUF_BUFG|   0.000|
GPIFII_D<10>  |        10.282(R)|      SLOW  |         5.656(R)|      FAST  |GPIFII_PCLK_OBUF_BUFG|   0.000|
GPIFII_D<11>  |        12.945(R)|      SLOW  |         5.895(R)|      FAST  |GPIFII_PCLK_OBUF_BUFG|   0.000|
GPIFII_D<12>  |        13.132(R)|      SLOW  |         5.859(R)|      FAST  |GPIFII_PCLK_OBUF_BUFG|   0.000|
GPIFII_D<13>  |         9.577(R)|      SLOW  |         4.865(R)|      FAST  |GPIFII_PCLK_OBUF_BUFG|   0.000|
GPIFII_D<14>  |         9.210(R)|      SLOW  |         5.064(R)|      FAST  |GPIFII_PCLK_OBUF_BUFG|   0.000|
GPIFII_D<15>  |        10.875(R)|      SLOW  |         5.135(R)|      FAST  |GPIFII_PCLK_OBUF_BUFG|   0.000|
GPIFII_D<16>  |         9.861(R)|      SLOW  |         5.229(R)|      FAST  |GPIFII_PCLK_OBUF_BUFG|   0.000|
GPIFII_D<17>  |        13.442(R)|      SLOW  |         5.883(R)|      FAST  |GPIFII_PCLK_OBUF_BUFG|   0.000|
GPIFII_D<18>  |         9.864(R)|      SLOW  |         5.282(R)|      FAST  |GPIFII_PCLK_OBUF_BUFG|   0.000|
GPIFII_D<19>  |         9.864(R)|      SLOW  |         5.181(R)|      FAST  |GPIFII_PCLK_OBUF_BUFG|   0.000|
GPIFII_D<20>  |        10.034(R)|      SLOW  |         5.487(R)|      FAST  |GPIFII_PCLK_OBUF_BUFG|   0.000|
GPIFII_D<21>  |         9.864(R)|      SLOW  |         5.231(R)|      FAST  |GPIFII_PCLK_OBUF_BUFG|   0.000|
GPIFII_D<22>  |        10.388(R)|      SLOW  |         5.553(R)|      FAST  |GPIFII_PCLK_OBUF_BUFG|   0.000|
GPIFII_D<23>  |        11.406(R)|      SLOW  |         5.756(R)|      FAST  |GPIFII_PCLK_OBUF_BUFG|   0.000|
GPIFII_D<24>  |         9.879(R)|      SLOW  |         4.854(R)|      FAST  |GPIFII_PCLK_OBUF_BUFG|   0.000|
GPIFII_D<25>  |        10.196(R)|      SLOW  |         4.979(R)|      FAST  |GPIFII_PCLK_OBUF_BUFG|   0.000|
GPIFII_D<26>  |         9.875(R)|      SLOW  |         5.243(R)|      FAST  |GPIFII_PCLK_OBUF_BUFG|   0.000|
GPIFII_D<27>  |        10.387(R)|      SLOW  |         4.873(R)|      FAST  |GPIFII_PCLK_OBUF_BUFG|   0.000|
GPIFII_D<28>  |         9.881(R)|      SLOW  |         5.219(R)|      FAST  |GPIFII_PCLK_OBUF_BUFG|   0.000|
GPIFII_D<29>  |        10.556(R)|      SLOW  |         5.211(R)|      FAST  |GPIFII_PCLK_OBUF_BUFG|   0.000|
GPIFII_D<30>  |         9.903(R)|      SLOW  |         5.553(R)|      FAST  |GPIFII_PCLK_OBUF_BUFG|   0.000|
GPIFII_D<31>  |         9.944(R)|      SLOW  |         5.553(R)|      FAST  |GPIFII_PCLK_OBUF_BUFG|   0.000|
GPIFII_SLCS_N |         8.215(R)|      SLOW  |         4.435(R)|      FAST  |GPIFII_PCLK_OBUF_BUFG|   0.000|
GPIFII_SLOE_N |         9.946(R)|      SLOW  |         5.815(R)|      FAST  |GPIFII_PCLK_OBUF_BUFG|   0.000|
GPIFII_SLRD_N |         8.696(R)|      SLOW  |         5.011(R)|      FAST  |GPIFII_PCLK_OBUF_BUFG|   0.000|
GPIFII_SLWR_N |        10.182(R)|      SLOW  |         5.899(R)|      FAST  |GPIFII_PCLK_OBUF_BUFG|   0.000|
--------------+-----------------+------------+-----------------+------------+---------------------+--------+

Clock to Setup on destination clock CLOCK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLOCK          |    8.822|         |         |         |
---------------+---------+---------+---------+---------+

Pad to Pad
---------------+---------------+---------+
Source Pad     |Destination Pad|  Delay  |
---------------+---------------+---------+
CLOCK          |GPIFII_PCLK    |    9.706|
---------------+---------------+---------+


Analysis completed Tue Oct  4 16:16:38 2016 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 554 MB



