
Car_F407.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0001389c  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00003fdc  08013a30  08013a30  00023a30  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08017a0c  08017a0c  000303d0  2**0
                  CONTENTS
  4 .ARM          00000008  08017a0c  08017a0c  00027a0c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08017a14  08017a14  000303d0  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08017a14  08017a14  00027a14  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08017a18  08017a18  00027a18  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000003d0  20000000  08017a1c  00030000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  000303d0  2**0
                  CONTENTS
 10 .bss          000075e0  200003d0  200003d0  000303d0  2**2
                  ALLOC
 11 ._user_heap_stack 00000a00  200079b0  200079b0  000303d0  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  000303d0  2**0
                  CONTENTS, READONLY
 13 .debug_info   0002289f  00000000  00000000  00030400  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00005f4e  00000000  00000000  00052c9f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001c38  00000000  00000000  00058bf0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_ranges 00001918  00000000  00000000  0005a828  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  0002e48d  00000000  00000000  0005c140  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0002da36  00000000  00000000  0008a5cd  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000e5167  00000000  00000000  000b8003  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000050  00000000  00000000  0019d16a  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00008420  00000000  00000000  0019d1bc  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	200003d0 	.word	0x200003d0
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08013a14 	.word	0x08013a14

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	200003d4 	.word	0x200003d4
 80001cc:	08013a14 	.word	0x08013a14

080001d0 <strlen>:
 80001d0:	4603      	mov	r3, r0
 80001d2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001d6:	2a00      	cmp	r2, #0
 80001d8:	d1fb      	bne.n	80001d2 <strlen+0x2>
 80001da:	1a18      	subs	r0, r3, r0
 80001dc:	3801      	subs	r0, #1
 80001de:	4770      	bx	lr

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <__aeabi_drsub>:
 8000280:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000284:	e002      	b.n	800028c <__adddf3>
 8000286:	bf00      	nop

08000288 <__aeabi_dsub>:
 8000288:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800028c <__adddf3>:
 800028c:	b530      	push	{r4, r5, lr}
 800028e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000292:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000296:	ea94 0f05 	teq	r4, r5
 800029a:	bf08      	it	eq
 800029c:	ea90 0f02 	teqeq	r0, r2
 80002a0:	bf1f      	itttt	ne
 80002a2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002a6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002aa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ae:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002b2:	f000 80e2 	beq.w	800047a <__adddf3+0x1ee>
 80002b6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ba:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002be:	bfb8      	it	lt
 80002c0:	426d      	neglt	r5, r5
 80002c2:	dd0c      	ble.n	80002de <__adddf3+0x52>
 80002c4:	442c      	add	r4, r5
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	ea82 0000 	eor.w	r0, r2, r0
 80002d2:	ea83 0101 	eor.w	r1, r3, r1
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	2d36      	cmp	r5, #54	; 0x36
 80002e0:	bf88      	it	hi
 80002e2:	bd30      	pophi	{r4, r5, pc}
 80002e4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002ec:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80002f0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002f4:	d002      	beq.n	80002fc <__adddf3+0x70>
 80002f6:	4240      	negs	r0, r0
 80002f8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002fc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000300:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000304:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000308:	d002      	beq.n	8000310 <__adddf3+0x84>
 800030a:	4252      	negs	r2, r2
 800030c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000310:	ea94 0f05 	teq	r4, r5
 8000314:	f000 80a7 	beq.w	8000466 <__adddf3+0x1da>
 8000318:	f1a4 0401 	sub.w	r4, r4, #1
 800031c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000320:	db0d      	blt.n	800033e <__adddf3+0xb2>
 8000322:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000326:	fa22 f205 	lsr.w	r2, r2, r5
 800032a:	1880      	adds	r0, r0, r2
 800032c:	f141 0100 	adc.w	r1, r1, #0
 8000330:	fa03 f20e 	lsl.w	r2, r3, lr
 8000334:	1880      	adds	r0, r0, r2
 8000336:	fa43 f305 	asr.w	r3, r3, r5
 800033a:	4159      	adcs	r1, r3
 800033c:	e00e      	b.n	800035c <__adddf3+0xd0>
 800033e:	f1a5 0520 	sub.w	r5, r5, #32
 8000342:	f10e 0e20 	add.w	lr, lr, #32
 8000346:	2a01      	cmp	r2, #1
 8000348:	fa03 fc0e 	lsl.w	ip, r3, lr
 800034c:	bf28      	it	cs
 800034e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000352:	fa43 f305 	asr.w	r3, r3, r5
 8000356:	18c0      	adds	r0, r0, r3
 8000358:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800035c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000360:	d507      	bpl.n	8000372 <__adddf3+0xe6>
 8000362:	f04f 0e00 	mov.w	lr, #0
 8000366:	f1dc 0c00 	rsbs	ip, ip, #0
 800036a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800036e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000372:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000376:	d31b      	bcc.n	80003b0 <__adddf3+0x124>
 8000378:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800037c:	d30c      	bcc.n	8000398 <__adddf3+0x10c>
 800037e:	0849      	lsrs	r1, r1, #1
 8000380:	ea5f 0030 	movs.w	r0, r0, rrx
 8000384:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000388:	f104 0401 	add.w	r4, r4, #1
 800038c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000390:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000394:	f080 809a 	bcs.w	80004cc <__adddf3+0x240>
 8000398:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800039c:	bf08      	it	eq
 800039e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003a2:	f150 0000 	adcs.w	r0, r0, #0
 80003a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003aa:	ea41 0105 	orr.w	r1, r1, r5
 80003ae:	bd30      	pop	{r4, r5, pc}
 80003b0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003b4:	4140      	adcs	r0, r0
 80003b6:	eb41 0101 	adc.w	r1, r1, r1
 80003ba:	3c01      	subs	r4, #1
 80003bc:	bf28      	it	cs
 80003be:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003c2:	d2e9      	bcs.n	8000398 <__adddf3+0x10c>
 80003c4:	f091 0f00 	teq	r1, #0
 80003c8:	bf04      	itt	eq
 80003ca:	4601      	moveq	r1, r0
 80003cc:	2000      	moveq	r0, #0
 80003ce:	fab1 f381 	clz	r3, r1
 80003d2:	bf08      	it	eq
 80003d4:	3320      	addeq	r3, #32
 80003d6:	f1a3 030b 	sub.w	r3, r3, #11
 80003da:	f1b3 0220 	subs.w	r2, r3, #32
 80003de:	da0c      	bge.n	80003fa <__adddf3+0x16e>
 80003e0:	320c      	adds	r2, #12
 80003e2:	dd08      	ble.n	80003f6 <__adddf3+0x16a>
 80003e4:	f102 0c14 	add.w	ip, r2, #20
 80003e8:	f1c2 020c 	rsb	r2, r2, #12
 80003ec:	fa01 f00c 	lsl.w	r0, r1, ip
 80003f0:	fa21 f102 	lsr.w	r1, r1, r2
 80003f4:	e00c      	b.n	8000410 <__adddf3+0x184>
 80003f6:	f102 0214 	add.w	r2, r2, #20
 80003fa:	bfd8      	it	le
 80003fc:	f1c2 0c20 	rsble	ip, r2, #32
 8000400:	fa01 f102 	lsl.w	r1, r1, r2
 8000404:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000408:	bfdc      	itt	le
 800040a:	ea41 010c 	orrle.w	r1, r1, ip
 800040e:	4090      	lslle	r0, r2
 8000410:	1ae4      	subs	r4, r4, r3
 8000412:	bfa2      	ittt	ge
 8000414:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000418:	4329      	orrge	r1, r5
 800041a:	bd30      	popge	{r4, r5, pc}
 800041c:	ea6f 0404 	mvn.w	r4, r4
 8000420:	3c1f      	subs	r4, #31
 8000422:	da1c      	bge.n	800045e <__adddf3+0x1d2>
 8000424:	340c      	adds	r4, #12
 8000426:	dc0e      	bgt.n	8000446 <__adddf3+0x1ba>
 8000428:	f104 0414 	add.w	r4, r4, #20
 800042c:	f1c4 0220 	rsb	r2, r4, #32
 8000430:	fa20 f004 	lsr.w	r0, r0, r4
 8000434:	fa01 f302 	lsl.w	r3, r1, r2
 8000438:	ea40 0003 	orr.w	r0, r0, r3
 800043c:	fa21 f304 	lsr.w	r3, r1, r4
 8000440:	ea45 0103 	orr.w	r1, r5, r3
 8000444:	bd30      	pop	{r4, r5, pc}
 8000446:	f1c4 040c 	rsb	r4, r4, #12
 800044a:	f1c4 0220 	rsb	r2, r4, #32
 800044e:	fa20 f002 	lsr.w	r0, r0, r2
 8000452:	fa01 f304 	lsl.w	r3, r1, r4
 8000456:	ea40 0003 	orr.w	r0, r0, r3
 800045a:	4629      	mov	r1, r5
 800045c:	bd30      	pop	{r4, r5, pc}
 800045e:	fa21 f004 	lsr.w	r0, r1, r4
 8000462:	4629      	mov	r1, r5
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f094 0f00 	teq	r4, #0
 800046a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800046e:	bf06      	itte	eq
 8000470:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000474:	3401      	addeq	r4, #1
 8000476:	3d01      	subne	r5, #1
 8000478:	e74e      	b.n	8000318 <__adddf3+0x8c>
 800047a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800047e:	bf18      	it	ne
 8000480:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000484:	d029      	beq.n	80004da <__adddf3+0x24e>
 8000486:	ea94 0f05 	teq	r4, r5
 800048a:	bf08      	it	eq
 800048c:	ea90 0f02 	teqeq	r0, r2
 8000490:	d005      	beq.n	800049e <__adddf3+0x212>
 8000492:	ea54 0c00 	orrs.w	ip, r4, r0
 8000496:	bf04      	itt	eq
 8000498:	4619      	moveq	r1, r3
 800049a:	4610      	moveq	r0, r2
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	ea91 0f03 	teq	r1, r3
 80004a2:	bf1e      	ittt	ne
 80004a4:	2100      	movne	r1, #0
 80004a6:	2000      	movne	r0, #0
 80004a8:	bd30      	popne	{r4, r5, pc}
 80004aa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ae:	d105      	bne.n	80004bc <__adddf3+0x230>
 80004b0:	0040      	lsls	r0, r0, #1
 80004b2:	4149      	adcs	r1, r1
 80004b4:	bf28      	it	cs
 80004b6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ba:	bd30      	pop	{r4, r5, pc}
 80004bc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004c0:	bf3c      	itt	cc
 80004c2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004c6:	bd30      	popcc	{r4, r5, pc}
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004cc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004d0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004d4:	f04f 0000 	mov.w	r0, #0
 80004d8:	bd30      	pop	{r4, r5, pc}
 80004da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004de:	bf1a      	itte	ne
 80004e0:	4619      	movne	r1, r3
 80004e2:	4610      	movne	r0, r2
 80004e4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004e8:	bf1c      	itt	ne
 80004ea:	460b      	movne	r3, r1
 80004ec:	4602      	movne	r2, r0
 80004ee:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004f2:	bf06      	itte	eq
 80004f4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004f8:	ea91 0f03 	teqeq	r1, r3
 80004fc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000500:	bd30      	pop	{r4, r5, pc}
 8000502:	bf00      	nop

08000504 <__aeabi_ui2d>:
 8000504:	f090 0f00 	teq	r0, #0
 8000508:	bf04      	itt	eq
 800050a:	2100      	moveq	r1, #0
 800050c:	4770      	bxeq	lr
 800050e:	b530      	push	{r4, r5, lr}
 8000510:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000514:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000518:	f04f 0500 	mov.w	r5, #0
 800051c:	f04f 0100 	mov.w	r1, #0
 8000520:	e750      	b.n	80003c4 <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_i2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000538:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800053c:	bf48      	it	mi
 800053e:	4240      	negmi	r0, r0
 8000540:	f04f 0100 	mov.w	r1, #0
 8000544:	e73e      	b.n	80003c4 <__adddf3+0x138>
 8000546:	bf00      	nop

08000548 <__aeabi_f2d>:
 8000548:	0042      	lsls	r2, r0, #1
 800054a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800054e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000552:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000556:	bf1f      	itttt	ne
 8000558:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800055c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000560:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000564:	4770      	bxne	lr
 8000566:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800056a:	bf08      	it	eq
 800056c:	4770      	bxeq	lr
 800056e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000572:	bf04      	itt	eq
 8000574:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000578:	4770      	bxeq	lr
 800057a:	b530      	push	{r4, r5, lr}
 800057c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000580:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000584:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000588:	e71c      	b.n	80003c4 <__adddf3+0x138>
 800058a:	bf00      	nop

0800058c <__aeabi_ul2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	e00a      	b.n	80005b2 <__aeabi_l2d+0x16>

0800059c <__aeabi_l2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005aa:	d502      	bpl.n	80005b2 <__aeabi_l2d+0x16>
 80005ac:	4240      	negs	r0, r0
 80005ae:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005b2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005b6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ba:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005be:	f43f aed8 	beq.w	8000372 <__adddf3+0xe6>
 80005c2:	f04f 0203 	mov.w	r2, #3
 80005c6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ca:	bf18      	it	ne
 80005cc:	3203      	addne	r2, #3
 80005ce:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005d2:	bf18      	it	ne
 80005d4:	3203      	addne	r2, #3
 80005d6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005da:	f1c2 0320 	rsb	r3, r2, #32
 80005de:	fa00 fc03 	lsl.w	ip, r0, r3
 80005e2:	fa20 f002 	lsr.w	r0, r0, r2
 80005e6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005ea:	ea40 000e 	orr.w	r0, r0, lr
 80005ee:	fa21 f102 	lsr.w	r1, r1, r2
 80005f2:	4414      	add	r4, r2
 80005f4:	e6bd      	b.n	8000372 <__adddf3+0xe6>
 80005f6:	bf00      	nop

080005f8 <__aeabi_dmul>:
 80005f8:	b570      	push	{r4, r5, r6, lr}
 80005fa:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80005fe:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000602:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000606:	bf1d      	ittte	ne
 8000608:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800060c:	ea94 0f0c 	teqne	r4, ip
 8000610:	ea95 0f0c 	teqne	r5, ip
 8000614:	f000 f8de 	bleq	80007d4 <__aeabi_dmul+0x1dc>
 8000618:	442c      	add	r4, r5
 800061a:	ea81 0603 	eor.w	r6, r1, r3
 800061e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000622:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000626:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800062a:	bf18      	it	ne
 800062c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000630:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000634:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000638:	d038      	beq.n	80006ac <__aeabi_dmul+0xb4>
 800063a:	fba0 ce02 	umull	ip, lr, r0, r2
 800063e:	f04f 0500 	mov.w	r5, #0
 8000642:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000646:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800064a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800064e:	f04f 0600 	mov.w	r6, #0
 8000652:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000656:	f09c 0f00 	teq	ip, #0
 800065a:	bf18      	it	ne
 800065c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000660:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000664:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000668:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800066c:	d204      	bcs.n	8000678 <__aeabi_dmul+0x80>
 800066e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000672:	416d      	adcs	r5, r5
 8000674:	eb46 0606 	adc.w	r6, r6, r6
 8000678:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800067c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000680:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000684:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000688:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800068c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000690:	bf88      	it	hi
 8000692:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000696:	d81e      	bhi.n	80006d6 <__aeabi_dmul+0xde>
 8000698:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800069c:	bf08      	it	eq
 800069e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006a2:	f150 0000 	adcs.w	r0, r0, #0
 80006a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006aa:	bd70      	pop	{r4, r5, r6, pc}
 80006ac:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006b0:	ea46 0101 	orr.w	r1, r6, r1
 80006b4:	ea40 0002 	orr.w	r0, r0, r2
 80006b8:	ea81 0103 	eor.w	r1, r1, r3
 80006bc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006c0:	bfc2      	ittt	gt
 80006c2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006c6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	popgt	{r4, r5, r6, pc}
 80006cc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006d0:	f04f 0e00 	mov.w	lr, #0
 80006d4:	3c01      	subs	r4, #1
 80006d6:	f300 80ab 	bgt.w	8000830 <__aeabi_dmul+0x238>
 80006da:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006de:	bfde      	ittt	le
 80006e0:	2000      	movle	r0, #0
 80006e2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006e6:	bd70      	pople	{r4, r5, r6, pc}
 80006e8:	f1c4 0400 	rsb	r4, r4, #0
 80006ec:	3c20      	subs	r4, #32
 80006ee:	da35      	bge.n	800075c <__aeabi_dmul+0x164>
 80006f0:	340c      	adds	r4, #12
 80006f2:	dc1b      	bgt.n	800072c <__aeabi_dmul+0x134>
 80006f4:	f104 0414 	add.w	r4, r4, #20
 80006f8:	f1c4 0520 	rsb	r5, r4, #32
 80006fc:	fa00 f305 	lsl.w	r3, r0, r5
 8000700:	fa20 f004 	lsr.w	r0, r0, r4
 8000704:	fa01 f205 	lsl.w	r2, r1, r5
 8000708:	ea40 0002 	orr.w	r0, r0, r2
 800070c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000710:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000714:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000718:	fa21 f604 	lsr.w	r6, r1, r4
 800071c:	eb42 0106 	adc.w	r1, r2, r6
 8000720:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000724:	bf08      	it	eq
 8000726:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800072a:	bd70      	pop	{r4, r5, r6, pc}
 800072c:	f1c4 040c 	rsb	r4, r4, #12
 8000730:	f1c4 0520 	rsb	r5, r4, #32
 8000734:	fa00 f304 	lsl.w	r3, r0, r4
 8000738:	fa20 f005 	lsr.w	r0, r0, r5
 800073c:	fa01 f204 	lsl.w	r2, r1, r4
 8000740:	ea40 0002 	orr.w	r0, r0, r2
 8000744:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000748:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800074c:	f141 0100 	adc.w	r1, r1, #0
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 0520 	rsb	r5, r4, #32
 8000760:	fa00 f205 	lsl.w	r2, r0, r5
 8000764:	ea4e 0e02 	orr.w	lr, lr, r2
 8000768:	fa20 f304 	lsr.w	r3, r0, r4
 800076c:	fa01 f205 	lsl.w	r2, r1, r5
 8000770:	ea43 0302 	orr.w	r3, r3, r2
 8000774:	fa21 f004 	lsr.w	r0, r1, r4
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800077c:	fa21 f204 	lsr.w	r2, r1, r4
 8000780:	ea20 0002 	bic.w	r0, r0, r2
 8000784:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000788:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800078c:	bf08      	it	eq
 800078e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000792:	bd70      	pop	{r4, r5, r6, pc}
 8000794:	f094 0f00 	teq	r4, #0
 8000798:	d10f      	bne.n	80007ba <__aeabi_dmul+0x1c2>
 800079a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800079e:	0040      	lsls	r0, r0, #1
 80007a0:	eb41 0101 	adc.w	r1, r1, r1
 80007a4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007a8:	bf08      	it	eq
 80007aa:	3c01      	subeq	r4, #1
 80007ac:	d0f7      	beq.n	800079e <__aeabi_dmul+0x1a6>
 80007ae:	ea41 0106 	orr.w	r1, r1, r6
 80007b2:	f095 0f00 	teq	r5, #0
 80007b6:	bf18      	it	ne
 80007b8:	4770      	bxne	lr
 80007ba:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007be:	0052      	lsls	r2, r2, #1
 80007c0:	eb43 0303 	adc.w	r3, r3, r3
 80007c4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3d01      	subeq	r5, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1c6>
 80007ce:	ea43 0306 	orr.w	r3, r3, r6
 80007d2:	4770      	bx	lr
 80007d4:	ea94 0f0c 	teq	r4, ip
 80007d8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007dc:	bf18      	it	ne
 80007de:	ea95 0f0c 	teqne	r5, ip
 80007e2:	d00c      	beq.n	80007fe <__aeabi_dmul+0x206>
 80007e4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007e8:	bf18      	it	ne
 80007ea:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007ee:	d1d1      	bne.n	8000794 <__aeabi_dmul+0x19c>
 80007f0:	ea81 0103 	eor.w	r1, r1, r3
 80007f4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007f8:	f04f 0000 	mov.w	r0, #0
 80007fc:	bd70      	pop	{r4, r5, r6, pc}
 80007fe:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000802:	bf06      	itte	eq
 8000804:	4610      	moveq	r0, r2
 8000806:	4619      	moveq	r1, r3
 8000808:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080c:	d019      	beq.n	8000842 <__aeabi_dmul+0x24a>
 800080e:	ea94 0f0c 	teq	r4, ip
 8000812:	d102      	bne.n	800081a <__aeabi_dmul+0x222>
 8000814:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000818:	d113      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800081a:	ea95 0f0c 	teq	r5, ip
 800081e:	d105      	bne.n	800082c <__aeabi_dmul+0x234>
 8000820:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000824:	bf1c      	itt	ne
 8000826:	4610      	movne	r0, r2
 8000828:	4619      	movne	r1, r3
 800082a:	d10a      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800082c:	ea81 0103 	eor.w	r1, r1, r3
 8000830:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000834:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000838:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800083c:	f04f 0000 	mov.w	r0, #0
 8000840:	bd70      	pop	{r4, r5, r6, pc}
 8000842:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000846:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800084a:	bd70      	pop	{r4, r5, r6, pc}

0800084c <__aeabi_ddiv>:
 800084c:	b570      	push	{r4, r5, r6, lr}
 800084e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000852:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000856:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800085a:	bf1d      	ittte	ne
 800085c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000860:	ea94 0f0c 	teqne	r4, ip
 8000864:	ea95 0f0c 	teqne	r5, ip
 8000868:	f000 f8a7 	bleq	80009ba <__aeabi_ddiv+0x16e>
 800086c:	eba4 0405 	sub.w	r4, r4, r5
 8000870:	ea81 0e03 	eor.w	lr, r1, r3
 8000874:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000878:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800087c:	f000 8088 	beq.w	8000990 <__aeabi_ddiv+0x144>
 8000880:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000884:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000888:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800088c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000890:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000894:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000898:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800089c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008a0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008a4:	429d      	cmp	r5, r3
 80008a6:	bf08      	it	eq
 80008a8:	4296      	cmpeq	r6, r2
 80008aa:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008ae:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008b2:	d202      	bcs.n	80008ba <__aeabi_ddiv+0x6e>
 80008b4:	085b      	lsrs	r3, r3, #1
 80008b6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ba:	1ab6      	subs	r6, r6, r2
 80008bc:	eb65 0503 	sbc.w	r5, r5, r3
 80008c0:	085b      	lsrs	r3, r3, #1
 80008c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008c6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008ca:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80008d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008d6:	bf22      	ittt	cs
 80008d8:	1ab6      	subcs	r6, r6, r2
 80008da:	4675      	movcs	r5, lr
 80008dc:	ea40 000c 	orrcs.w	r0, r0, ip
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ee:	bf22      	ittt	cs
 80008f0:	1ab6      	subcs	r6, r6, r2
 80008f2:	4675      	movcs	r5, lr
 80008f4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008f8:	085b      	lsrs	r3, r3, #1
 80008fa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000928:	ea55 0e06 	orrs.w	lr, r5, r6
 800092c:	d018      	beq.n	8000960 <__aeabi_ddiv+0x114>
 800092e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000932:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000936:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800093a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800093e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000942:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000946:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800094a:	d1c0      	bne.n	80008ce <__aeabi_ddiv+0x82>
 800094c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000950:	d10b      	bne.n	800096a <__aeabi_ddiv+0x11e>
 8000952:	ea41 0100 	orr.w	r1, r1, r0
 8000956:	f04f 0000 	mov.w	r0, #0
 800095a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800095e:	e7b6      	b.n	80008ce <__aeabi_ddiv+0x82>
 8000960:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000964:	bf04      	itt	eq
 8000966:	4301      	orreq	r1, r0
 8000968:	2000      	moveq	r0, #0
 800096a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800096e:	bf88      	it	hi
 8000970:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000974:	f63f aeaf 	bhi.w	80006d6 <__aeabi_dmul+0xde>
 8000978:	ebb5 0c03 	subs.w	ip, r5, r3
 800097c:	bf04      	itt	eq
 800097e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000982:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000986:	f150 0000 	adcs.w	r0, r0, #0
 800098a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800098e:	bd70      	pop	{r4, r5, r6, pc}
 8000990:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000994:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000998:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800099c:	bfc2      	ittt	gt
 800099e:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009a2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009a6:	bd70      	popgt	{r4, r5, r6, pc}
 80009a8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009ac:	f04f 0e00 	mov.w	lr, #0
 80009b0:	3c01      	subs	r4, #1
 80009b2:	e690      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009b4:	ea45 0e06 	orr.w	lr, r5, r6
 80009b8:	e68d      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009ba:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009be:	ea94 0f0c 	teq	r4, ip
 80009c2:	bf08      	it	eq
 80009c4:	ea95 0f0c 	teqeq	r5, ip
 80009c8:	f43f af3b 	beq.w	8000842 <__aeabi_dmul+0x24a>
 80009cc:	ea94 0f0c 	teq	r4, ip
 80009d0:	d10a      	bne.n	80009e8 <__aeabi_ddiv+0x19c>
 80009d2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009d6:	f47f af34 	bne.w	8000842 <__aeabi_dmul+0x24a>
 80009da:	ea95 0f0c 	teq	r5, ip
 80009de:	f47f af25 	bne.w	800082c <__aeabi_dmul+0x234>
 80009e2:	4610      	mov	r0, r2
 80009e4:	4619      	mov	r1, r3
 80009e6:	e72c      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009e8:	ea95 0f0c 	teq	r5, ip
 80009ec:	d106      	bne.n	80009fc <__aeabi_ddiv+0x1b0>
 80009ee:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009f2:	f43f aefd 	beq.w	80007f0 <__aeabi_dmul+0x1f8>
 80009f6:	4610      	mov	r0, r2
 80009f8:	4619      	mov	r1, r3
 80009fa:	e722      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009fc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a00:	bf18      	it	ne
 8000a02:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a06:	f47f aec5 	bne.w	8000794 <__aeabi_dmul+0x19c>
 8000a0a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a0e:	f47f af0d 	bne.w	800082c <__aeabi_dmul+0x234>
 8000a12:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a16:	f47f aeeb 	bne.w	80007f0 <__aeabi_dmul+0x1f8>
 8000a1a:	e712      	b.n	8000842 <__aeabi_dmul+0x24a>

08000a1c <__gedf2>:
 8000a1c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a20:	e006      	b.n	8000a30 <__cmpdf2+0x4>
 8000a22:	bf00      	nop

08000a24 <__ledf2>:
 8000a24:	f04f 0c01 	mov.w	ip, #1
 8000a28:	e002      	b.n	8000a30 <__cmpdf2+0x4>
 8000a2a:	bf00      	nop

08000a2c <__cmpdf2>:
 8000a2c:	f04f 0c01 	mov.w	ip, #1
 8000a30:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a34:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a38:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a46:	d01b      	beq.n	8000a80 <__cmpdf2+0x54>
 8000a48:	b001      	add	sp, #4
 8000a4a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a4e:	bf0c      	ite	eq
 8000a50:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a54:	ea91 0f03 	teqne	r1, r3
 8000a58:	bf02      	ittt	eq
 8000a5a:	ea90 0f02 	teqeq	r0, r2
 8000a5e:	2000      	moveq	r0, #0
 8000a60:	4770      	bxeq	lr
 8000a62:	f110 0f00 	cmn.w	r0, #0
 8000a66:	ea91 0f03 	teq	r1, r3
 8000a6a:	bf58      	it	pl
 8000a6c:	4299      	cmppl	r1, r3
 8000a6e:	bf08      	it	eq
 8000a70:	4290      	cmpeq	r0, r2
 8000a72:	bf2c      	ite	cs
 8000a74:	17d8      	asrcs	r0, r3, #31
 8000a76:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a7a:	f040 0001 	orr.w	r0, r0, #1
 8000a7e:	4770      	bx	lr
 8000a80:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a84:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a88:	d102      	bne.n	8000a90 <__cmpdf2+0x64>
 8000a8a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a8e:	d107      	bne.n	8000aa0 <__cmpdf2+0x74>
 8000a90:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d1d6      	bne.n	8000a48 <__cmpdf2+0x1c>
 8000a9a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a9e:	d0d3      	beq.n	8000a48 <__cmpdf2+0x1c>
 8000aa0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000aa4:	4770      	bx	lr
 8000aa6:	bf00      	nop

08000aa8 <__aeabi_cdrcmple>:
 8000aa8:	4684      	mov	ip, r0
 8000aaa:	4610      	mov	r0, r2
 8000aac:	4662      	mov	r2, ip
 8000aae:	468c      	mov	ip, r1
 8000ab0:	4619      	mov	r1, r3
 8000ab2:	4663      	mov	r3, ip
 8000ab4:	e000      	b.n	8000ab8 <__aeabi_cdcmpeq>
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdcmpeq>:
 8000ab8:	b501      	push	{r0, lr}
 8000aba:	f7ff ffb7 	bl	8000a2c <__cmpdf2>
 8000abe:	2800      	cmp	r0, #0
 8000ac0:	bf48      	it	mi
 8000ac2:	f110 0f00 	cmnmi.w	r0, #0
 8000ac6:	bd01      	pop	{r0, pc}

08000ac8 <__aeabi_dcmpeq>:
 8000ac8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000acc:	f7ff fff4 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ad0:	bf0c      	ite	eq
 8000ad2:	2001      	moveq	r0, #1
 8000ad4:	2000      	movne	r0, #0
 8000ad6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ada:	bf00      	nop

08000adc <__aeabi_dcmplt>:
 8000adc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ae0:	f7ff ffea 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ae4:	bf34      	ite	cc
 8000ae6:	2001      	movcc	r0, #1
 8000ae8:	2000      	movcs	r0, #0
 8000aea:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aee:	bf00      	nop

08000af0 <__aeabi_dcmple>:
 8000af0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af4:	f7ff ffe0 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000af8:	bf94      	ite	ls
 8000afa:	2001      	movls	r0, #1
 8000afc:	2000      	movhi	r0, #0
 8000afe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b02:	bf00      	nop

08000b04 <__aeabi_dcmpge>:
 8000b04:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b08:	f7ff ffce 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b0c:	bf94      	ite	ls
 8000b0e:	2001      	movls	r0, #1
 8000b10:	2000      	movhi	r0, #0
 8000b12:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b16:	bf00      	nop

08000b18 <__aeabi_dcmpgt>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff ffc4 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b20:	bf34      	ite	cc
 8000b22:	2001      	movcc	r0, #1
 8000b24:	2000      	movcs	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmpun>:
 8000b2c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b30:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b34:	d102      	bne.n	8000b3c <__aeabi_dcmpun+0x10>
 8000b36:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b3a:	d10a      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x20>
 8000b46:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b4a:	d102      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b4c:	f04f 0000 	mov.w	r0, #0
 8000b50:	4770      	bx	lr
 8000b52:	f04f 0001 	mov.w	r0, #1
 8000b56:	4770      	bx	lr

08000b58 <__aeabi_d2iz>:
 8000b58:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b5c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b60:	d215      	bcs.n	8000b8e <__aeabi_d2iz+0x36>
 8000b62:	d511      	bpl.n	8000b88 <__aeabi_d2iz+0x30>
 8000b64:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b68:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b6c:	d912      	bls.n	8000b94 <__aeabi_d2iz+0x3c>
 8000b6e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b72:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b76:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b7a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b7e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b82:	bf18      	it	ne
 8000b84:	4240      	negne	r0, r0
 8000b86:	4770      	bx	lr
 8000b88:	f04f 0000 	mov.w	r0, #0
 8000b8c:	4770      	bx	lr
 8000b8e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b92:	d105      	bne.n	8000ba0 <__aeabi_d2iz+0x48>
 8000b94:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000b98:	bf08      	it	eq
 8000b9a:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000b9e:	4770      	bx	lr
 8000ba0:	f04f 0000 	mov.w	r0, #0
 8000ba4:	4770      	bx	lr
 8000ba6:	bf00      	nop

08000ba8 <__aeabi_d2uiz>:
 8000ba8:	004a      	lsls	r2, r1, #1
 8000baa:	d211      	bcs.n	8000bd0 <__aeabi_d2uiz+0x28>
 8000bac:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000bb0:	d211      	bcs.n	8000bd6 <__aeabi_d2uiz+0x2e>
 8000bb2:	d50d      	bpl.n	8000bd0 <__aeabi_d2uiz+0x28>
 8000bb4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000bb8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bbc:	d40e      	bmi.n	8000bdc <__aeabi_d2uiz+0x34>
 8000bbe:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bc2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000bc6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bca:	fa23 f002 	lsr.w	r0, r3, r2
 8000bce:	4770      	bx	lr
 8000bd0:	f04f 0000 	mov.w	r0, #0
 8000bd4:	4770      	bx	lr
 8000bd6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bda:	d102      	bne.n	8000be2 <__aeabi_d2uiz+0x3a>
 8000bdc:	f04f 30ff 	mov.w	r0, #4294967295
 8000be0:	4770      	bx	lr
 8000be2:	f04f 0000 	mov.w	r0, #0
 8000be6:	4770      	bx	lr

08000be8 <__aeabi_d2f>:
 8000be8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bec:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000bf0:	bf24      	itt	cs
 8000bf2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000bf6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000bfa:	d90d      	bls.n	8000c18 <__aeabi_d2f+0x30>
 8000bfc:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000c00:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c04:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c08:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000c0c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c10:	bf08      	it	eq
 8000c12:	f020 0001 	biceq.w	r0, r0, #1
 8000c16:	4770      	bx	lr
 8000c18:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000c1c:	d121      	bne.n	8000c62 <__aeabi_d2f+0x7a>
 8000c1e:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000c22:	bfbc      	itt	lt
 8000c24:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000c28:	4770      	bxlt	lr
 8000c2a:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000c2e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c32:	f1c2 0218 	rsb	r2, r2, #24
 8000c36:	f1c2 0c20 	rsb	ip, r2, #32
 8000c3a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c3e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c42:	bf18      	it	ne
 8000c44:	f040 0001 	orrne.w	r0, r0, #1
 8000c48:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c4c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c50:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c54:	ea40 000c 	orr.w	r0, r0, ip
 8000c58:	fa23 f302 	lsr.w	r3, r3, r2
 8000c5c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c60:	e7cc      	b.n	8000bfc <__aeabi_d2f+0x14>
 8000c62:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c66:	d107      	bne.n	8000c78 <__aeabi_d2f+0x90>
 8000c68:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c6c:	bf1e      	ittt	ne
 8000c6e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000c72:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000c76:	4770      	bxne	lr
 8000c78:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000c7c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000c80:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000c84:	4770      	bx	lr
 8000c86:	bf00      	nop

08000c88 <__aeabi_uldivmod>:
 8000c88:	b953      	cbnz	r3, 8000ca0 <__aeabi_uldivmod+0x18>
 8000c8a:	b94a      	cbnz	r2, 8000ca0 <__aeabi_uldivmod+0x18>
 8000c8c:	2900      	cmp	r1, #0
 8000c8e:	bf08      	it	eq
 8000c90:	2800      	cmpeq	r0, #0
 8000c92:	bf1c      	itt	ne
 8000c94:	f04f 31ff 	movne.w	r1, #4294967295
 8000c98:	f04f 30ff 	movne.w	r0, #4294967295
 8000c9c:	f000 b9aa 	b.w	8000ff4 <__aeabi_idiv0>
 8000ca0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000ca4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000ca8:	f000 f83c 	bl	8000d24 <__udivmoddi4>
 8000cac:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000cb0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000cb4:	b004      	add	sp, #16
 8000cb6:	4770      	bx	lr

08000cb8 <__aeabi_d2lz>:
 8000cb8:	b538      	push	{r3, r4, r5, lr}
 8000cba:	2200      	movs	r2, #0
 8000cbc:	2300      	movs	r3, #0
 8000cbe:	4604      	mov	r4, r0
 8000cc0:	460d      	mov	r5, r1
 8000cc2:	f7ff ff0b 	bl	8000adc <__aeabi_dcmplt>
 8000cc6:	b928      	cbnz	r0, 8000cd4 <__aeabi_d2lz+0x1c>
 8000cc8:	4620      	mov	r0, r4
 8000cca:	4629      	mov	r1, r5
 8000ccc:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000cd0:	f000 b80a 	b.w	8000ce8 <__aeabi_d2ulz>
 8000cd4:	4620      	mov	r0, r4
 8000cd6:	f105 4100 	add.w	r1, r5, #2147483648	; 0x80000000
 8000cda:	f000 f805 	bl	8000ce8 <__aeabi_d2ulz>
 8000cde:	4240      	negs	r0, r0
 8000ce0:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000ce4:	bd38      	pop	{r3, r4, r5, pc}
 8000ce6:	bf00      	nop

08000ce8 <__aeabi_d2ulz>:
 8000ce8:	b5d0      	push	{r4, r6, r7, lr}
 8000cea:	4b0c      	ldr	r3, [pc, #48]	; (8000d1c <__aeabi_d2ulz+0x34>)
 8000cec:	2200      	movs	r2, #0
 8000cee:	4606      	mov	r6, r0
 8000cf0:	460f      	mov	r7, r1
 8000cf2:	f7ff fc81 	bl	80005f8 <__aeabi_dmul>
 8000cf6:	f7ff ff57 	bl	8000ba8 <__aeabi_d2uiz>
 8000cfa:	4604      	mov	r4, r0
 8000cfc:	f7ff fc02 	bl	8000504 <__aeabi_ui2d>
 8000d00:	4b07      	ldr	r3, [pc, #28]	; (8000d20 <__aeabi_d2ulz+0x38>)
 8000d02:	2200      	movs	r2, #0
 8000d04:	f7ff fc78 	bl	80005f8 <__aeabi_dmul>
 8000d08:	4602      	mov	r2, r0
 8000d0a:	460b      	mov	r3, r1
 8000d0c:	4630      	mov	r0, r6
 8000d0e:	4639      	mov	r1, r7
 8000d10:	f7ff faba 	bl	8000288 <__aeabi_dsub>
 8000d14:	f7ff ff48 	bl	8000ba8 <__aeabi_d2uiz>
 8000d18:	4621      	mov	r1, r4
 8000d1a:	bdd0      	pop	{r4, r6, r7, pc}
 8000d1c:	3df00000 	.word	0x3df00000
 8000d20:	41f00000 	.word	0x41f00000

08000d24 <__udivmoddi4>:
 8000d24:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000d28:	9d08      	ldr	r5, [sp, #32]
 8000d2a:	4604      	mov	r4, r0
 8000d2c:	468e      	mov	lr, r1
 8000d2e:	2b00      	cmp	r3, #0
 8000d30:	d14d      	bne.n	8000dce <__udivmoddi4+0xaa>
 8000d32:	428a      	cmp	r2, r1
 8000d34:	4694      	mov	ip, r2
 8000d36:	d969      	bls.n	8000e0c <__udivmoddi4+0xe8>
 8000d38:	fab2 f282 	clz	r2, r2
 8000d3c:	b152      	cbz	r2, 8000d54 <__udivmoddi4+0x30>
 8000d3e:	fa01 f302 	lsl.w	r3, r1, r2
 8000d42:	f1c2 0120 	rsb	r1, r2, #32
 8000d46:	fa20 f101 	lsr.w	r1, r0, r1
 8000d4a:	fa0c fc02 	lsl.w	ip, ip, r2
 8000d4e:	ea41 0e03 	orr.w	lr, r1, r3
 8000d52:	4094      	lsls	r4, r2
 8000d54:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000d58:	0c21      	lsrs	r1, r4, #16
 8000d5a:	fbbe f6f8 	udiv	r6, lr, r8
 8000d5e:	fa1f f78c 	uxth.w	r7, ip
 8000d62:	fb08 e316 	mls	r3, r8, r6, lr
 8000d66:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8000d6a:	fb06 f107 	mul.w	r1, r6, r7
 8000d6e:	4299      	cmp	r1, r3
 8000d70:	d90a      	bls.n	8000d88 <__udivmoddi4+0x64>
 8000d72:	eb1c 0303 	adds.w	r3, ip, r3
 8000d76:	f106 30ff 	add.w	r0, r6, #4294967295
 8000d7a:	f080 811f 	bcs.w	8000fbc <__udivmoddi4+0x298>
 8000d7e:	4299      	cmp	r1, r3
 8000d80:	f240 811c 	bls.w	8000fbc <__udivmoddi4+0x298>
 8000d84:	3e02      	subs	r6, #2
 8000d86:	4463      	add	r3, ip
 8000d88:	1a5b      	subs	r3, r3, r1
 8000d8a:	b2a4      	uxth	r4, r4
 8000d8c:	fbb3 f0f8 	udiv	r0, r3, r8
 8000d90:	fb08 3310 	mls	r3, r8, r0, r3
 8000d94:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000d98:	fb00 f707 	mul.w	r7, r0, r7
 8000d9c:	42a7      	cmp	r7, r4
 8000d9e:	d90a      	bls.n	8000db6 <__udivmoddi4+0x92>
 8000da0:	eb1c 0404 	adds.w	r4, ip, r4
 8000da4:	f100 33ff 	add.w	r3, r0, #4294967295
 8000da8:	f080 810a 	bcs.w	8000fc0 <__udivmoddi4+0x29c>
 8000dac:	42a7      	cmp	r7, r4
 8000dae:	f240 8107 	bls.w	8000fc0 <__udivmoddi4+0x29c>
 8000db2:	4464      	add	r4, ip
 8000db4:	3802      	subs	r0, #2
 8000db6:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000dba:	1be4      	subs	r4, r4, r7
 8000dbc:	2600      	movs	r6, #0
 8000dbe:	b11d      	cbz	r5, 8000dc8 <__udivmoddi4+0xa4>
 8000dc0:	40d4      	lsrs	r4, r2
 8000dc2:	2300      	movs	r3, #0
 8000dc4:	e9c5 4300 	strd	r4, r3, [r5]
 8000dc8:	4631      	mov	r1, r6
 8000dca:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000dce:	428b      	cmp	r3, r1
 8000dd0:	d909      	bls.n	8000de6 <__udivmoddi4+0xc2>
 8000dd2:	2d00      	cmp	r5, #0
 8000dd4:	f000 80ef 	beq.w	8000fb6 <__udivmoddi4+0x292>
 8000dd8:	2600      	movs	r6, #0
 8000dda:	e9c5 0100 	strd	r0, r1, [r5]
 8000dde:	4630      	mov	r0, r6
 8000de0:	4631      	mov	r1, r6
 8000de2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000de6:	fab3 f683 	clz	r6, r3
 8000dea:	2e00      	cmp	r6, #0
 8000dec:	d14a      	bne.n	8000e84 <__udivmoddi4+0x160>
 8000dee:	428b      	cmp	r3, r1
 8000df0:	d302      	bcc.n	8000df8 <__udivmoddi4+0xd4>
 8000df2:	4282      	cmp	r2, r0
 8000df4:	f200 80f9 	bhi.w	8000fea <__udivmoddi4+0x2c6>
 8000df8:	1a84      	subs	r4, r0, r2
 8000dfa:	eb61 0303 	sbc.w	r3, r1, r3
 8000dfe:	2001      	movs	r0, #1
 8000e00:	469e      	mov	lr, r3
 8000e02:	2d00      	cmp	r5, #0
 8000e04:	d0e0      	beq.n	8000dc8 <__udivmoddi4+0xa4>
 8000e06:	e9c5 4e00 	strd	r4, lr, [r5]
 8000e0a:	e7dd      	b.n	8000dc8 <__udivmoddi4+0xa4>
 8000e0c:	b902      	cbnz	r2, 8000e10 <__udivmoddi4+0xec>
 8000e0e:	deff      	udf	#255	; 0xff
 8000e10:	fab2 f282 	clz	r2, r2
 8000e14:	2a00      	cmp	r2, #0
 8000e16:	f040 8092 	bne.w	8000f3e <__udivmoddi4+0x21a>
 8000e1a:	eba1 010c 	sub.w	r1, r1, ip
 8000e1e:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000e22:	fa1f fe8c 	uxth.w	lr, ip
 8000e26:	2601      	movs	r6, #1
 8000e28:	0c20      	lsrs	r0, r4, #16
 8000e2a:	fbb1 f3f7 	udiv	r3, r1, r7
 8000e2e:	fb07 1113 	mls	r1, r7, r3, r1
 8000e32:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000e36:	fb0e f003 	mul.w	r0, lr, r3
 8000e3a:	4288      	cmp	r0, r1
 8000e3c:	d908      	bls.n	8000e50 <__udivmoddi4+0x12c>
 8000e3e:	eb1c 0101 	adds.w	r1, ip, r1
 8000e42:	f103 38ff 	add.w	r8, r3, #4294967295
 8000e46:	d202      	bcs.n	8000e4e <__udivmoddi4+0x12a>
 8000e48:	4288      	cmp	r0, r1
 8000e4a:	f200 80cb 	bhi.w	8000fe4 <__udivmoddi4+0x2c0>
 8000e4e:	4643      	mov	r3, r8
 8000e50:	1a09      	subs	r1, r1, r0
 8000e52:	b2a4      	uxth	r4, r4
 8000e54:	fbb1 f0f7 	udiv	r0, r1, r7
 8000e58:	fb07 1110 	mls	r1, r7, r0, r1
 8000e5c:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 8000e60:	fb0e fe00 	mul.w	lr, lr, r0
 8000e64:	45a6      	cmp	lr, r4
 8000e66:	d908      	bls.n	8000e7a <__udivmoddi4+0x156>
 8000e68:	eb1c 0404 	adds.w	r4, ip, r4
 8000e6c:	f100 31ff 	add.w	r1, r0, #4294967295
 8000e70:	d202      	bcs.n	8000e78 <__udivmoddi4+0x154>
 8000e72:	45a6      	cmp	lr, r4
 8000e74:	f200 80bb 	bhi.w	8000fee <__udivmoddi4+0x2ca>
 8000e78:	4608      	mov	r0, r1
 8000e7a:	eba4 040e 	sub.w	r4, r4, lr
 8000e7e:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 8000e82:	e79c      	b.n	8000dbe <__udivmoddi4+0x9a>
 8000e84:	f1c6 0720 	rsb	r7, r6, #32
 8000e88:	40b3      	lsls	r3, r6
 8000e8a:	fa22 fc07 	lsr.w	ip, r2, r7
 8000e8e:	ea4c 0c03 	orr.w	ip, ip, r3
 8000e92:	fa20 f407 	lsr.w	r4, r0, r7
 8000e96:	fa01 f306 	lsl.w	r3, r1, r6
 8000e9a:	431c      	orrs	r4, r3
 8000e9c:	40f9      	lsrs	r1, r7
 8000e9e:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000ea2:	fa00 f306 	lsl.w	r3, r0, r6
 8000ea6:	fbb1 f8f9 	udiv	r8, r1, r9
 8000eaa:	0c20      	lsrs	r0, r4, #16
 8000eac:	fa1f fe8c 	uxth.w	lr, ip
 8000eb0:	fb09 1118 	mls	r1, r9, r8, r1
 8000eb4:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000eb8:	fb08 f00e 	mul.w	r0, r8, lr
 8000ebc:	4288      	cmp	r0, r1
 8000ebe:	fa02 f206 	lsl.w	r2, r2, r6
 8000ec2:	d90b      	bls.n	8000edc <__udivmoddi4+0x1b8>
 8000ec4:	eb1c 0101 	adds.w	r1, ip, r1
 8000ec8:	f108 3aff 	add.w	sl, r8, #4294967295
 8000ecc:	f080 8088 	bcs.w	8000fe0 <__udivmoddi4+0x2bc>
 8000ed0:	4288      	cmp	r0, r1
 8000ed2:	f240 8085 	bls.w	8000fe0 <__udivmoddi4+0x2bc>
 8000ed6:	f1a8 0802 	sub.w	r8, r8, #2
 8000eda:	4461      	add	r1, ip
 8000edc:	1a09      	subs	r1, r1, r0
 8000ede:	b2a4      	uxth	r4, r4
 8000ee0:	fbb1 f0f9 	udiv	r0, r1, r9
 8000ee4:	fb09 1110 	mls	r1, r9, r0, r1
 8000ee8:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 8000eec:	fb00 fe0e 	mul.w	lr, r0, lr
 8000ef0:	458e      	cmp	lr, r1
 8000ef2:	d908      	bls.n	8000f06 <__udivmoddi4+0x1e2>
 8000ef4:	eb1c 0101 	adds.w	r1, ip, r1
 8000ef8:	f100 34ff 	add.w	r4, r0, #4294967295
 8000efc:	d26c      	bcs.n	8000fd8 <__udivmoddi4+0x2b4>
 8000efe:	458e      	cmp	lr, r1
 8000f00:	d96a      	bls.n	8000fd8 <__udivmoddi4+0x2b4>
 8000f02:	3802      	subs	r0, #2
 8000f04:	4461      	add	r1, ip
 8000f06:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000f0a:	fba0 9402 	umull	r9, r4, r0, r2
 8000f0e:	eba1 010e 	sub.w	r1, r1, lr
 8000f12:	42a1      	cmp	r1, r4
 8000f14:	46c8      	mov	r8, r9
 8000f16:	46a6      	mov	lr, r4
 8000f18:	d356      	bcc.n	8000fc8 <__udivmoddi4+0x2a4>
 8000f1a:	d053      	beq.n	8000fc4 <__udivmoddi4+0x2a0>
 8000f1c:	b15d      	cbz	r5, 8000f36 <__udivmoddi4+0x212>
 8000f1e:	ebb3 0208 	subs.w	r2, r3, r8
 8000f22:	eb61 010e 	sbc.w	r1, r1, lr
 8000f26:	fa01 f707 	lsl.w	r7, r1, r7
 8000f2a:	fa22 f306 	lsr.w	r3, r2, r6
 8000f2e:	40f1      	lsrs	r1, r6
 8000f30:	431f      	orrs	r7, r3
 8000f32:	e9c5 7100 	strd	r7, r1, [r5]
 8000f36:	2600      	movs	r6, #0
 8000f38:	4631      	mov	r1, r6
 8000f3a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000f3e:	f1c2 0320 	rsb	r3, r2, #32
 8000f42:	40d8      	lsrs	r0, r3
 8000f44:	fa0c fc02 	lsl.w	ip, ip, r2
 8000f48:	fa21 f303 	lsr.w	r3, r1, r3
 8000f4c:	4091      	lsls	r1, r2
 8000f4e:	4301      	orrs	r1, r0
 8000f50:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000f54:	fa1f fe8c 	uxth.w	lr, ip
 8000f58:	fbb3 f0f7 	udiv	r0, r3, r7
 8000f5c:	fb07 3610 	mls	r6, r7, r0, r3
 8000f60:	0c0b      	lsrs	r3, r1, #16
 8000f62:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 8000f66:	fb00 f60e 	mul.w	r6, r0, lr
 8000f6a:	429e      	cmp	r6, r3
 8000f6c:	fa04 f402 	lsl.w	r4, r4, r2
 8000f70:	d908      	bls.n	8000f84 <__udivmoddi4+0x260>
 8000f72:	eb1c 0303 	adds.w	r3, ip, r3
 8000f76:	f100 38ff 	add.w	r8, r0, #4294967295
 8000f7a:	d22f      	bcs.n	8000fdc <__udivmoddi4+0x2b8>
 8000f7c:	429e      	cmp	r6, r3
 8000f7e:	d92d      	bls.n	8000fdc <__udivmoddi4+0x2b8>
 8000f80:	3802      	subs	r0, #2
 8000f82:	4463      	add	r3, ip
 8000f84:	1b9b      	subs	r3, r3, r6
 8000f86:	b289      	uxth	r1, r1
 8000f88:	fbb3 f6f7 	udiv	r6, r3, r7
 8000f8c:	fb07 3316 	mls	r3, r7, r6, r3
 8000f90:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000f94:	fb06 f30e 	mul.w	r3, r6, lr
 8000f98:	428b      	cmp	r3, r1
 8000f9a:	d908      	bls.n	8000fae <__udivmoddi4+0x28a>
 8000f9c:	eb1c 0101 	adds.w	r1, ip, r1
 8000fa0:	f106 38ff 	add.w	r8, r6, #4294967295
 8000fa4:	d216      	bcs.n	8000fd4 <__udivmoddi4+0x2b0>
 8000fa6:	428b      	cmp	r3, r1
 8000fa8:	d914      	bls.n	8000fd4 <__udivmoddi4+0x2b0>
 8000faa:	3e02      	subs	r6, #2
 8000fac:	4461      	add	r1, ip
 8000fae:	1ac9      	subs	r1, r1, r3
 8000fb0:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8000fb4:	e738      	b.n	8000e28 <__udivmoddi4+0x104>
 8000fb6:	462e      	mov	r6, r5
 8000fb8:	4628      	mov	r0, r5
 8000fba:	e705      	b.n	8000dc8 <__udivmoddi4+0xa4>
 8000fbc:	4606      	mov	r6, r0
 8000fbe:	e6e3      	b.n	8000d88 <__udivmoddi4+0x64>
 8000fc0:	4618      	mov	r0, r3
 8000fc2:	e6f8      	b.n	8000db6 <__udivmoddi4+0x92>
 8000fc4:	454b      	cmp	r3, r9
 8000fc6:	d2a9      	bcs.n	8000f1c <__udivmoddi4+0x1f8>
 8000fc8:	ebb9 0802 	subs.w	r8, r9, r2
 8000fcc:	eb64 0e0c 	sbc.w	lr, r4, ip
 8000fd0:	3801      	subs	r0, #1
 8000fd2:	e7a3      	b.n	8000f1c <__udivmoddi4+0x1f8>
 8000fd4:	4646      	mov	r6, r8
 8000fd6:	e7ea      	b.n	8000fae <__udivmoddi4+0x28a>
 8000fd8:	4620      	mov	r0, r4
 8000fda:	e794      	b.n	8000f06 <__udivmoddi4+0x1e2>
 8000fdc:	4640      	mov	r0, r8
 8000fde:	e7d1      	b.n	8000f84 <__udivmoddi4+0x260>
 8000fe0:	46d0      	mov	r8, sl
 8000fe2:	e77b      	b.n	8000edc <__udivmoddi4+0x1b8>
 8000fe4:	3b02      	subs	r3, #2
 8000fe6:	4461      	add	r1, ip
 8000fe8:	e732      	b.n	8000e50 <__udivmoddi4+0x12c>
 8000fea:	4630      	mov	r0, r6
 8000fec:	e709      	b.n	8000e02 <__udivmoddi4+0xde>
 8000fee:	4464      	add	r4, ip
 8000ff0:	3802      	subs	r0, #2
 8000ff2:	e742      	b.n	8000e7a <__udivmoddi4+0x156>

08000ff4 <__aeabi_idiv0>:
 8000ff4:	4770      	bx	lr
 8000ff6:	bf00      	nop

08000ff8 <MX_ADC1_Init>:

ADC_HandleTypeDef hadc1;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 8000ff8:	b580      	push	{r7, lr}
 8000ffa:	b084      	sub	sp, #16
 8000ffc:	af00      	add	r7, sp, #0

    /* USER CODE BEGIN ADC1_Init 0 */

    /* USER CODE END ADC1_Init 0 */

    ADC_ChannelConfTypeDef sConfig = {0};
 8000ffe:	463b      	mov	r3, r7
 8001000:	2200      	movs	r2, #0
 8001002:	601a      	str	r2, [r3, #0]
 8001004:	605a      	str	r2, [r3, #4]
 8001006:	609a      	str	r2, [r3, #8]
 8001008:	60da      	str	r2, [r3, #12]

    /* USER CODE END ADC1_Init 1 */

    /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
    */
    hadc1.Instance = ADC1;
 800100a:	4b21      	ldr	r3, [pc, #132]	; (8001090 <MX_ADC1_Init+0x98>)
 800100c:	4a21      	ldr	r2, [pc, #132]	; (8001094 <MX_ADC1_Init+0x9c>)
 800100e:	601a      	str	r2, [r3, #0]
    hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 8001010:	4b1f      	ldr	r3, [pc, #124]	; (8001090 <MX_ADC1_Init+0x98>)
 8001012:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 8001016:	605a      	str	r2, [r3, #4]
    hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8001018:	4b1d      	ldr	r3, [pc, #116]	; (8001090 <MX_ADC1_Init+0x98>)
 800101a:	2200      	movs	r2, #0
 800101c:	609a      	str	r2, [r3, #8]
    hadc1.Init.ScanConvMode = DISABLE;
 800101e:	4b1c      	ldr	r3, [pc, #112]	; (8001090 <MX_ADC1_Init+0x98>)
 8001020:	2200      	movs	r2, #0
 8001022:	611a      	str	r2, [r3, #16]
    hadc1.Init.ContinuousConvMode = DISABLE;
 8001024:	4b1a      	ldr	r3, [pc, #104]	; (8001090 <MX_ADC1_Init+0x98>)
 8001026:	2200      	movs	r2, #0
 8001028:	761a      	strb	r2, [r3, #24]
    hadc1.Init.DiscontinuousConvMode = DISABLE;
 800102a:	4b19      	ldr	r3, [pc, #100]	; (8001090 <MX_ADC1_Init+0x98>)
 800102c:	2200      	movs	r2, #0
 800102e:	f883 2020 	strb.w	r2, [r3, #32]
    hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8001032:	4b17      	ldr	r3, [pc, #92]	; (8001090 <MX_ADC1_Init+0x98>)
 8001034:	2200      	movs	r2, #0
 8001036:	62da      	str	r2, [r3, #44]	; 0x2c
    hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8001038:	4b15      	ldr	r3, [pc, #84]	; (8001090 <MX_ADC1_Init+0x98>)
 800103a:	4a17      	ldr	r2, [pc, #92]	; (8001098 <MX_ADC1_Init+0xa0>)
 800103c:	629a      	str	r2, [r3, #40]	; 0x28
    hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 800103e:	4b14      	ldr	r3, [pc, #80]	; (8001090 <MX_ADC1_Init+0x98>)
 8001040:	2200      	movs	r2, #0
 8001042:	60da      	str	r2, [r3, #12]
    hadc1.Init.NbrOfConversion = 1;
 8001044:	4b12      	ldr	r3, [pc, #72]	; (8001090 <MX_ADC1_Init+0x98>)
 8001046:	2201      	movs	r2, #1
 8001048:	61da      	str	r2, [r3, #28]
    hadc1.Init.DMAContinuousRequests = DISABLE;
 800104a:	4b11      	ldr	r3, [pc, #68]	; (8001090 <MX_ADC1_Init+0x98>)
 800104c:	2200      	movs	r2, #0
 800104e:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
    hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8001052:	4b0f      	ldr	r3, [pc, #60]	; (8001090 <MX_ADC1_Init+0x98>)
 8001054:	2201      	movs	r2, #1
 8001056:	615a      	str	r2, [r3, #20]
    if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8001058:	480d      	ldr	r0, [pc, #52]	; (8001090 <MX_ADC1_Init+0x98>)
 800105a:	f001 ffa5 	bl	8002fa8 <HAL_ADC_Init>
 800105e:	4603      	mov	r3, r0
 8001060:	2b00      	cmp	r3, #0
 8001062:	d001      	beq.n	8001068 <MX_ADC1_Init+0x70>
    {
        Error_Handler();
 8001064:	f000 fd3e 	bl	8001ae4 <Error_Handler>
    }

    /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
    */
    sConfig.Channel = ADC_CHANNEL_4;
 8001068:	2304      	movs	r3, #4
 800106a:	603b      	str	r3, [r7, #0]
    sConfig.Rank = 1;
 800106c:	2301      	movs	r3, #1
 800106e:	607b      	str	r3, [r7, #4]
    sConfig.SamplingTime = ADC_SAMPLETIME_15CYCLES;
 8001070:	2301      	movs	r3, #1
 8001072:	60bb      	str	r3, [r7, #8]
    if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001074:	463b      	mov	r3, r7
 8001076:	4619      	mov	r1, r3
 8001078:	4805      	ldr	r0, [pc, #20]	; (8001090 <MX_ADC1_Init+0x98>)
 800107a:	f002 f943 	bl	8003304 <HAL_ADC_ConfigChannel>
 800107e:	4603      	mov	r3, r0
 8001080:	2b00      	cmp	r3, #0
 8001082:	d001      	beq.n	8001088 <MX_ADC1_Init+0x90>
    {
        Error_Handler();
 8001084:	f000 fd2e 	bl	8001ae4 <Error_Handler>
    }
    /* USER CODE BEGIN ADC1_Init 2 */

    /* USER CODE END ADC1_Init 2 */

}
 8001088:	bf00      	nop
 800108a:	3710      	adds	r7, #16
 800108c:	46bd      	mov	sp, r7
 800108e:	bd80      	pop	{r7, pc}
 8001090:	200003ec 	.word	0x200003ec
 8001094:	40012000 	.word	0x40012000
 8001098:	0f000001 	.word	0x0f000001

0800109c <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 800109c:	b580      	push	{r7, lr}
 800109e:	b08a      	sub	sp, #40	; 0x28
 80010a0:	af00      	add	r7, sp, #0
 80010a2:	6078      	str	r0, [r7, #4]

    GPIO_InitTypeDef GPIO_InitStruct = {0};
 80010a4:	f107 0314 	add.w	r3, r7, #20
 80010a8:	2200      	movs	r2, #0
 80010aa:	601a      	str	r2, [r3, #0]
 80010ac:	605a      	str	r2, [r3, #4]
 80010ae:	609a      	str	r2, [r3, #8]
 80010b0:	60da      	str	r2, [r3, #12]
 80010b2:	611a      	str	r2, [r3, #16]
    if(adcHandle->Instance==ADC1)
 80010b4:	687b      	ldr	r3, [r7, #4]
 80010b6:	681b      	ldr	r3, [r3, #0]
 80010b8:	4a17      	ldr	r2, [pc, #92]	; (8001118 <HAL_ADC_MspInit+0x7c>)
 80010ba:	4293      	cmp	r3, r2
 80010bc:	d127      	bne.n	800110e <HAL_ADC_MspInit+0x72>
    {
    /* USER CODE BEGIN ADC1_MspInit 0 */

    /* USER CODE END ADC1_MspInit 0 */
        /* ADC1 clock enable */
        __HAL_RCC_ADC1_CLK_ENABLE();
 80010be:	2300      	movs	r3, #0
 80010c0:	613b      	str	r3, [r7, #16]
 80010c2:	4b16      	ldr	r3, [pc, #88]	; (800111c <HAL_ADC_MspInit+0x80>)
 80010c4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80010c6:	4a15      	ldr	r2, [pc, #84]	; (800111c <HAL_ADC_MspInit+0x80>)
 80010c8:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80010cc:	6453      	str	r3, [r2, #68]	; 0x44
 80010ce:	4b13      	ldr	r3, [pc, #76]	; (800111c <HAL_ADC_MspInit+0x80>)
 80010d0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80010d2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80010d6:	613b      	str	r3, [r7, #16]
 80010d8:	693b      	ldr	r3, [r7, #16]

        __HAL_RCC_GPIOA_CLK_ENABLE();
 80010da:	2300      	movs	r3, #0
 80010dc:	60fb      	str	r3, [r7, #12]
 80010de:	4b0f      	ldr	r3, [pc, #60]	; (800111c <HAL_ADC_MspInit+0x80>)
 80010e0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80010e2:	4a0e      	ldr	r2, [pc, #56]	; (800111c <HAL_ADC_MspInit+0x80>)
 80010e4:	f043 0301 	orr.w	r3, r3, #1
 80010e8:	6313      	str	r3, [r2, #48]	; 0x30
 80010ea:	4b0c      	ldr	r3, [pc, #48]	; (800111c <HAL_ADC_MspInit+0x80>)
 80010ec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80010ee:	f003 0301 	and.w	r3, r3, #1
 80010f2:	60fb      	str	r3, [r7, #12]
 80010f4:	68fb      	ldr	r3, [r7, #12]
        /**ADC1 GPIO Configuration
        PA4         ------> ADC1_IN4
        */
        GPIO_InitStruct.Pin = BatteryLevel_Pin;
 80010f6:	2310      	movs	r3, #16
 80010f8:	617b      	str	r3, [r7, #20]
        GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80010fa:	2303      	movs	r3, #3
 80010fc:	61bb      	str	r3, [r7, #24]
        GPIO_InitStruct.Pull = GPIO_NOPULL;
 80010fe:	2300      	movs	r3, #0
 8001100:	61fb      	str	r3, [r7, #28]
        HAL_GPIO_Init(BatteryLevel_GPIO_Port, &GPIO_InitStruct);
 8001102:	f107 0314 	add.w	r3, r7, #20
 8001106:	4619      	mov	r1, r3
 8001108:	4805      	ldr	r0, [pc, #20]	; (8001120 <HAL_ADC_MspInit+0x84>)
 800110a:	f003 f839 	bl	8004180 <HAL_GPIO_Init>

    /* USER CODE BEGIN ADC1_MspInit 1 */

    /* USER CODE END ADC1_MspInit 1 */
    }
}
 800110e:	bf00      	nop
 8001110:	3728      	adds	r7, #40	; 0x28
 8001112:	46bd      	mov	sp, r7
 8001114:	bd80      	pop	{r7, pc}
 8001116:	bf00      	nop
 8001118:	40012000 	.word	0x40012000
 800111c:	40023800 	.word	0x40023800
 8001120:	40020000 	.word	0x40020000

08001124 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 8001124:	b580      	push	{r7, lr}
 8001126:	b082      	sub	sp, #8
 8001128:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 800112a:	2300      	movs	r3, #0
 800112c:	607b      	str	r3, [r7, #4]
 800112e:	4b1b      	ldr	r3, [pc, #108]	; (800119c <MX_DMA_Init+0x78>)
 8001130:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001132:	4a1a      	ldr	r2, [pc, #104]	; (800119c <MX_DMA_Init+0x78>)
 8001134:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8001138:	6313      	str	r3, [r2, #48]	; 0x30
 800113a:	4b18      	ldr	r3, [pc, #96]	; (800119c <MX_DMA_Init+0x78>)
 800113c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800113e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001142:	607b      	str	r3, [r7, #4]
 8001144:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_DMA1_CLK_ENABLE();
 8001146:	2300      	movs	r3, #0
 8001148:	603b      	str	r3, [r7, #0]
 800114a:	4b14      	ldr	r3, [pc, #80]	; (800119c <MX_DMA_Init+0x78>)
 800114c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800114e:	4a13      	ldr	r2, [pc, #76]	; (800119c <MX_DMA_Init+0x78>)
 8001150:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8001154:	6313      	str	r3, [r2, #48]	; 0x30
 8001156:	4b11      	ldr	r3, [pc, #68]	; (800119c <MX_DMA_Init+0x78>)
 8001158:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800115a:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800115e:	603b      	str	r3, [r7, #0]
 8001160:	683b      	ldr	r3, [r7, #0]

    /* DMA interrupt init */
    /* DMA1_Stream4_IRQn interrupt configuration */
    HAL_NVIC_SetPriority(DMA1_Stream4_IRQn, 14, 0);
 8001162:	2200      	movs	r2, #0
 8001164:	210e      	movs	r1, #14
 8001166:	200f      	movs	r0, #15
 8001168:	f002 fbc5 	bl	80038f6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(DMA1_Stream4_IRQn);
 800116c:	200f      	movs	r0, #15
 800116e:	f002 fbde 	bl	800392e <HAL_NVIC_EnableIRQ>
    /* DMA2_Stream3_IRQn interrupt configuration */
    HAL_NVIC_SetPriority(DMA2_Stream3_IRQn, 14, 0);
 8001172:	2200      	movs	r2, #0
 8001174:	210e      	movs	r1, #14
 8001176:	203b      	movs	r0, #59	; 0x3b
 8001178:	f002 fbbd 	bl	80038f6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(DMA2_Stream3_IRQn);
 800117c:	203b      	movs	r0, #59	; 0x3b
 800117e:	f002 fbd6 	bl	800392e <HAL_NVIC_EnableIRQ>
    /* DMA2_Stream6_IRQn interrupt configuration */
    HAL_NVIC_SetPriority(DMA2_Stream6_IRQn, 14, 0);
 8001182:	2200      	movs	r2, #0
 8001184:	210e      	movs	r1, #14
 8001186:	2045      	movs	r0, #69	; 0x45
 8001188:	f002 fbb5 	bl	80038f6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(DMA2_Stream6_IRQn);
 800118c:	2045      	movs	r0, #69	; 0x45
 800118e:	f002 fbce 	bl	800392e <HAL_NVIC_EnableIRQ>

}
 8001192:	bf00      	nop
 8001194:	3708      	adds	r7, #8
 8001196:	46bd      	mov	sp, r7
 8001198:	bd80      	pop	{r7, pc}
 800119a:	bf00      	nop
 800119c:	40023800 	.word	0x40023800

080011a0 <MX_GPIO_Init>:
              * Output
              * EVENT_OUT
              * EXTI
*/
void MX_GPIO_Init(void)
{
 80011a0:	b580      	push	{r7, lr}
 80011a2:	b08e      	sub	sp, #56	; 0x38
 80011a4:	af00      	add	r7, sp, #0

    GPIO_InitTypeDef GPIO_InitStruct = {0};
 80011a6:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80011aa:	2200      	movs	r2, #0
 80011ac:	601a      	str	r2, [r3, #0]
 80011ae:	605a      	str	r2, [r3, #4]
 80011b0:	609a      	str	r2, [r3, #8]
 80011b2:	60da      	str	r2, [r3, #12]
 80011b4:	611a      	str	r2, [r3, #16]

    /* GPIO Ports Clock Enable */
    __HAL_RCC_GPIOE_CLK_ENABLE();
 80011b6:	2300      	movs	r3, #0
 80011b8:	623b      	str	r3, [r7, #32]
 80011ba:	4b75      	ldr	r3, [pc, #468]	; (8001390 <MX_GPIO_Init+0x1f0>)
 80011bc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80011be:	4a74      	ldr	r2, [pc, #464]	; (8001390 <MX_GPIO_Init+0x1f0>)
 80011c0:	f043 0310 	orr.w	r3, r3, #16
 80011c4:	6313      	str	r3, [r2, #48]	; 0x30
 80011c6:	4b72      	ldr	r3, [pc, #456]	; (8001390 <MX_GPIO_Init+0x1f0>)
 80011c8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80011ca:	f003 0310 	and.w	r3, r3, #16
 80011ce:	623b      	str	r3, [r7, #32]
 80011d0:	6a3b      	ldr	r3, [r7, #32]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 80011d2:	2300      	movs	r3, #0
 80011d4:	61fb      	str	r3, [r7, #28]
 80011d6:	4b6e      	ldr	r3, [pc, #440]	; (8001390 <MX_GPIO_Init+0x1f0>)
 80011d8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80011da:	4a6d      	ldr	r2, [pc, #436]	; (8001390 <MX_GPIO_Init+0x1f0>)
 80011dc:	f043 0304 	orr.w	r3, r3, #4
 80011e0:	6313      	str	r3, [r2, #48]	; 0x30
 80011e2:	4b6b      	ldr	r3, [pc, #428]	; (8001390 <MX_GPIO_Init+0x1f0>)
 80011e4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80011e6:	f003 0304 	and.w	r3, r3, #4
 80011ea:	61fb      	str	r3, [r7, #28]
 80011ec:	69fb      	ldr	r3, [r7, #28]
    __HAL_RCC_GPIOF_CLK_ENABLE();
 80011ee:	2300      	movs	r3, #0
 80011f0:	61bb      	str	r3, [r7, #24]
 80011f2:	4b67      	ldr	r3, [pc, #412]	; (8001390 <MX_GPIO_Init+0x1f0>)
 80011f4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80011f6:	4a66      	ldr	r2, [pc, #408]	; (8001390 <MX_GPIO_Init+0x1f0>)
 80011f8:	f043 0320 	orr.w	r3, r3, #32
 80011fc:	6313      	str	r3, [r2, #48]	; 0x30
 80011fe:	4b64      	ldr	r3, [pc, #400]	; (8001390 <MX_GPIO_Init+0x1f0>)
 8001200:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001202:	f003 0320 	and.w	r3, r3, #32
 8001206:	61bb      	str	r3, [r7, #24]
 8001208:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOH_CLK_ENABLE();
 800120a:	2300      	movs	r3, #0
 800120c:	617b      	str	r3, [r7, #20]
 800120e:	4b60      	ldr	r3, [pc, #384]	; (8001390 <MX_GPIO_Init+0x1f0>)
 8001210:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001212:	4a5f      	ldr	r2, [pc, #380]	; (8001390 <MX_GPIO_Init+0x1f0>)
 8001214:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001218:	6313      	str	r3, [r2, #48]	; 0x30
 800121a:	4b5d      	ldr	r3, [pc, #372]	; (8001390 <MX_GPIO_Init+0x1f0>)
 800121c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800121e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001222:	617b      	str	r3, [r7, #20]
 8001224:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001226:	2300      	movs	r3, #0
 8001228:	613b      	str	r3, [r7, #16]
 800122a:	4b59      	ldr	r3, [pc, #356]	; (8001390 <MX_GPIO_Init+0x1f0>)
 800122c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800122e:	4a58      	ldr	r2, [pc, #352]	; (8001390 <MX_GPIO_Init+0x1f0>)
 8001230:	f043 0301 	orr.w	r3, r3, #1
 8001234:	6313      	str	r3, [r2, #48]	; 0x30
 8001236:	4b56      	ldr	r3, [pc, #344]	; (8001390 <MX_GPIO_Init+0x1f0>)
 8001238:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800123a:	f003 0301 	and.w	r3, r3, #1
 800123e:	613b      	str	r3, [r7, #16]
 8001240:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001242:	2300      	movs	r3, #0
 8001244:	60fb      	str	r3, [r7, #12]
 8001246:	4b52      	ldr	r3, [pc, #328]	; (8001390 <MX_GPIO_Init+0x1f0>)
 8001248:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800124a:	4a51      	ldr	r2, [pc, #324]	; (8001390 <MX_GPIO_Init+0x1f0>)
 800124c:	f043 0302 	orr.w	r3, r3, #2
 8001250:	6313      	str	r3, [r2, #48]	; 0x30
 8001252:	4b4f      	ldr	r3, [pc, #316]	; (8001390 <MX_GPIO_Init+0x1f0>)
 8001254:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001256:	f003 0302 	and.w	r3, r3, #2
 800125a:	60fb      	str	r3, [r7, #12]
 800125c:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOG_CLK_ENABLE();
 800125e:	2300      	movs	r3, #0
 8001260:	60bb      	str	r3, [r7, #8]
 8001262:	4b4b      	ldr	r3, [pc, #300]	; (8001390 <MX_GPIO_Init+0x1f0>)
 8001264:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001266:	4a4a      	ldr	r2, [pc, #296]	; (8001390 <MX_GPIO_Init+0x1f0>)
 8001268:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800126c:	6313      	str	r3, [r2, #48]	; 0x30
 800126e:	4b48      	ldr	r3, [pc, #288]	; (8001390 <MX_GPIO_Init+0x1f0>)
 8001270:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001272:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001276:	60bb      	str	r3, [r7, #8]
 8001278:	68bb      	ldr	r3, [r7, #8]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 800127a:	2300      	movs	r3, #0
 800127c:	607b      	str	r3, [r7, #4]
 800127e:	4b44      	ldr	r3, [pc, #272]	; (8001390 <MX_GPIO_Init+0x1f0>)
 8001280:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001282:	4a43      	ldr	r2, [pc, #268]	; (8001390 <MX_GPIO_Init+0x1f0>)
 8001284:	f043 0308 	orr.w	r3, r3, #8
 8001288:	6313      	str	r3, [r2, #48]	; 0x30
 800128a:	4b41      	ldr	r3, [pc, #260]	; (8001390 <MX_GPIO_Init+0x1f0>)
 800128c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800128e:	f003 0308 	and.w	r3, r3, #8
 8001292:	607b      	str	r3, [r7, #4]
 8001294:	687b      	ldr	r3, [r7, #4]

    /*Configure GPIO pin Output Level */
    HAL_GPIO_WritePin(GPIOF, Motor_1_IN1_Pin|Motor_1_IN2_Pin|Motor_2_IN1_Pin|Motor_2_IN2_Pin
 8001296:	2200      	movs	r2, #0
 8001298:	f240 41fc 	movw	r1, #1276	; 0x4fc
 800129c:	483d      	ldr	r0, [pc, #244]	; (8001394 <MX_GPIO_Init+0x1f4>)
 800129e:	f003 f923 	bl	80044e8 <HAL_GPIO_WritePin>
                                                    |Motor_3_IN1_Pin|Motor_3_IN2_Pin|LED2_Pin, GPIO_PIN_RESET);

    /*Configure GPIO pin Output Level */
    HAL_GPIO_WritePin(GPIOG, Motor_4_IN1_Pin|Motor_4_IN2_Pin|Motor_F_STBY_Pin|Motor_B_STBY_Pin
 80012a2:	2200      	movs	r2, #0
 80012a4:	217f      	movs	r1, #127	; 0x7f
 80012a6:	483c      	ldr	r0, [pc, #240]	; (8001398 <MX_GPIO_Init+0x1f8>)
 80012a8:	f003 f91e 	bl	80044e8 <HAL_GPIO_WritePin>
                                                    |LCD_PWR_Pin|LCD_RST_Pin|LCD_WR_RS_Pin, GPIO_PIN_RESET);

    /*Configure GPIO pin Output Level */
    HAL_GPIO_WritePin(W25QXX_CS_GPIO_Port, W25QXX_CS_Pin, GPIO_PIN_RESET);
 80012ac:	2200      	movs	r2, #0
 80012ae:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 80012b2:	483a      	ldr	r0, [pc, #232]	; (800139c <MX_GPIO_Init+0x1fc>)
 80012b4:	f003 f918 	bl	80044e8 <HAL_GPIO_WritePin>

    /*Configure GPIO pin : PtPin */
    GPIO_InitStruct.Pin = Key_Stop_Pin;
 80012b8:	2308      	movs	r3, #8
 80012ba:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 80012bc:	f44f 1304 	mov.w	r3, #2162688	; 0x210000
 80012c0:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 80012c2:	2301      	movs	r3, #1
 80012c4:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(Key_Stop_GPIO_Port, &GPIO_InitStruct);
 80012c6:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80012ca:	4619      	mov	r1, r3
 80012cc:	4834      	ldr	r0, [pc, #208]	; (80013a0 <MX_GPIO_Init+0x200>)
 80012ce:	f002 ff57 	bl	8004180 <HAL_GPIO_Init>

    /*Configure GPIO pins : PFPin PFPin PFPin PFPin
                                                     PFPin PFPin PFPin */
    GPIO_InitStruct.Pin = Motor_1_IN1_Pin|Motor_1_IN2_Pin|Motor_2_IN1_Pin|Motor_2_IN2_Pin
 80012d2:	f240 43fc 	movw	r3, #1276	; 0x4fc
 80012d6:	627b      	str	r3, [r7, #36]	; 0x24
                                                    |Motor_3_IN1_Pin|Motor_3_IN2_Pin|LED2_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80012d8:	2301      	movs	r3, #1
 80012da:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80012dc:	2300      	movs	r3, #0
 80012de:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80012e0:	2300      	movs	r3, #0
 80012e2:	633b      	str	r3, [r7, #48]	; 0x30
    HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 80012e4:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80012e8:	4619      	mov	r1, r3
 80012ea:	482a      	ldr	r0, [pc, #168]	; (8001394 <MX_GPIO_Init+0x1f4>)
 80012ec:	f002 ff48 	bl	8004180 <HAL_GPIO_Init>

    /*Configure GPIO pin : PtPin */
    GPIO_InitStruct.Pin = SIM_SD_Inser_Pin;
 80012f0:	f44f 7380 	mov.w	r3, #256	; 0x100
 80012f4:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80012f6:	2300      	movs	r3, #0
 80012f8:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 80012fa:	2302      	movs	r3, #2
 80012fc:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(SIM_SD_Inser_GPIO_Port, &GPIO_InitStruct);
 80012fe:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001302:	4619      	mov	r1, r3
 8001304:	4823      	ldr	r0, [pc, #140]	; (8001394 <MX_GPIO_Init+0x1f4>)
 8001306:	f002 ff3b 	bl	8004180 <HAL_GPIO_Init>

    /*Configure GPIO pins : PGPin PGPin PGPin PGPin
                                                     PGPin PGPin PGPin */
    GPIO_InitStruct.Pin = Motor_4_IN1_Pin|Motor_4_IN2_Pin|Motor_F_STBY_Pin|Motor_B_STBY_Pin
 800130a:	237f      	movs	r3, #127	; 0x7f
 800130c:	627b      	str	r3, [r7, #36]	; 0x24
                                                    |LCD_PWR_Pin|LCD_RST_Pin|LCD_WR_RS_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800130e:	2301      	movs	r3, #1
 8001310:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001312:	2300      	movs	r3, #0
 8001314:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001316:	2300      	movs	r3, #0
 8001318:	633b      	str	r3, [r7, #48]	; 0x30
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 800131a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800131e:	4619      	mov	r1, r3
 8001320:	481d      	ldr	r0, [pc, #116]	; (8001398 <MX_GPIO_Init+0x1f8>)
 8001322:	f002 ff2d 	bl	8004180 <HAL_GPIO_Init>

    /*Configure GPIO pins : PBPin PBPin */
    GPIO_InitStruct.Pin = Infrared1_Pin|Infrared2_Pin;
 8001326:	f44f 5340 	mov.w	r3, #12288	; 0x3000
 800132a:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800132c:	2300      	movs	r3, #0
 800132e:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001330:	2301      	movs	r3, #1
 8001332:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001334:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001338:	4619      	mov	r1, r3
 800133a:	4818      	ldr	r0, [pc, #96]	; (800139c <MX_GPIO_Init+0x1fc>)
 800133c:	f002 ff20 	bl	8004180 <HAL_GPIO_Init>

    /*Configure GPIO pin : PtPin */
    GPIO_InitStruct.Pin = W25QXX_CS_Pin;
 8001340:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8001344:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001346:	2301      	movs	r3, #1
 8001348:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800134a:	2300      	movs	r3, #0
 800134c:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800134e:	2300      	movs	r3, #0
 8001350:	633b      	str	r3, [r7, #48]	; 0x30
    HAL_GPIO_Init(W25QXX_CS_GPIO_Port, &GPIO_InitStruct);
 8001352:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001356:	4619      	mov	r1, r3
 8001358:	4810      	ldr	r0, [pc, #64]	; (800139c <MX_GPIO_Init+0x1fc>)
 800135a:	f002 ff11 	bl	8004180 <HAL_GPIO_Init>

    /*Configure GPIO pins : PDPin PDPin */
    GPIO_InitStruct.Pin = Infrared3_Pin|Infrared4_Pin;
 800135e:	f44f 7340 	mov.w	r3, #768	; 0x300
 8001362:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001364:	2300      	movs	r3, #0
 8001366:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001368:	2301      	movs	r3, #1
 800136a:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800136c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001370:	4619      	mov	r1, r3
 8001372:	480c      	ldr	r0, [pc, #48]	; (80013a4 <MX_GPIO_Init+0x204>)
 8001374:	f002 ff04 	bl	8004180 <HAL_GPIO_Init>

    /* EXTI interrupt init*/
    HAL_NVIC_SetPriority(EXTI3_IRQn, 2, 0);
 8001378:	2200      	movs	r2, #0
 800137a:	2102      	movs	r1, #2
 800137c:	2009      	movs	r0, #9
 800137e:	f002 faba 	bl	80038f6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(EXTI3_IRQn);
 8001382:	2009      	movs	r0, #9
 8001384:	f002 fad3 	bl	800392e <HAL_NVIC_EnableIRQ>

}
 8001388:	bf00      	nop
 800138a:	3738      	adds	r7, #56	; 0x38
 800138c:	46bd      	mov	sp, r7
 800138e:	bd80      	pop	{r7, pc}
 8001390:	40023800 	.word	0x40023800
 8001394:	40021400 	.word	0x40021400
 8001398:	40021800 	.word	0x40021800
 800139c:	40020400 	.word	0x40020400
 80013a0:	40021000 	.word	0x40021000
 80013a4:	40020c00 	.word	0x40020c00

080013a8 <main>:
/**
 * @brief  The application entry point.
 * @retval int
 */
int main(void)
{
 80013a8:	b580      	push	{r7, lr}
 80013aa:	af00      	add	r7, sp, #0
	/* USER CODE END 1 */

	/* MCU Configuration--------------------------------------------------------*/

	/* Reset of all peripherals, Initializes the Flash interface and the Systick. */
	HAL_Init();
 80013ac:	f001 fd66 	bl	8002e7c <HAL_Init>
	/* USER CODE BEGIN Init */

	/* USER CODE END Init */

	/* Configure the system clock */
	SystemClock_Config();
 80013b0:	f000 f84c 	bl	800144c <SystemClock_Config>
	/* USER CODE BEGIN SysInit */

	/* USER CODE END SysInit */

	/* Initialize all configured peripherals */
	MX_GPIO_Init();
 80013b4:	f7ff fef4 	bl	80011a0 <MX_GPIO_Init>
	MX_DMA_Init();
 80013b8:	f7ff feb4 	bl	8001124 <MX_DMA_Init>
	MX_TIM14_Init();
 80013bc:	f001 f9f8 	bl	80027b0 <MX_TIM14_Init>
	MX_TIM1_Init();
 80013c0:	f000 ff76 	bl	80022b0 <MX_TIM1_Init>
	MX_TIM3_Init();
 80013c4:	f000 ffcc 	bl	8002360 <MX_TIM3_Init>
	MX_TIM4_Init();
 80013c8:	f001 f862 	bl	8002490 <MX_TIM4_Init>
	MX_TIM5_Init();
 80013cc:	f001 f8b4 	bl	8002538 <MX_TIM5_Init>
	MX_ADC1_Init();
 80013d0:	f7ff fe12 	bl	8000ff8 <MX_ADC1_Init>
	MX_TIM6_Init();
 80013d4:	f001 f904 	bl	80025e0 <MX_TIM6_Init>
	MX_USART1_UART_Init();
 80013d8:	f001 fc4e 	bl	8002c78 <MX_USART1_UART_Init>
	MX_TIM7_Init();
 80013dc:	f001 f936 	bl	800264c <MX_TIM7_Init>
	MX_TIM13_Init();
 80013e0:	f001 f9c2 	bl	8002768 <MX_TIM13_Init>
	MX_SPI1_Init();
 80013e4:	f000 fc96 	bl	8001d14 <MX_SPI1_Init>
	MX_SPI2_Init();
 80013e8:	f000 fcca 	bl	8001d80 <MX_SPI2_Init>
	MX_TIM8_Init();
 80013ec:	f001 f964 	bl	80026b8 <MX_TIM8_Init>
	MX_USART2_UART_Init();
 80013f0:	f001 fc6c 	bl	8002ccc <MX_USART2_UART_Init>
	MX_SDIO_SD_Init();
 80013f4:	f000 fb7c 	bl	8001af0 <MX_SDIO_SD_Init>
	MX_FATFS_Init();
 80013f8:	f008 fc6a 	bl	8009cd0 <MX_FATFS_Init>
	/* USER CODE BEGIN 2 */

	// 
	HAL_TIM_Base_Start_IT(&htim14);
 80013fc:	4810      	ldr	r0, [pc, #64]	; (8001440 <main+0x98>)
 80013fe:	f005 fcbd 	bl	8006d7c <HAL_TIM_Base_Start_IT>
	HAL_TIM_PWM_Start(&htim14, TIM_CHANNEL_1);
 8001402:	2100      	movs	r1, #0
 8001404:	480e      	ldr	r0, [pc, #56]	; (8001440 <main+0x98>)
 8001406:	f005 fdb1 	bl	8006f6c <HAL_TIM_PWM_Start>
	//
	Clean_Dormancy_Count();
 800140a:	f00a fd5d 	bl	800bec8 <Clean_Dormancy_Count>
	//
	Init_FATFS();
 800140e:	f00c fde9 	bl	800dfe4 <Init_FATFS>
	//6 
	HAL_TIM_Base_Start_IT(&htim6);
 8001412:	480c      	ldr	r0, [pc, #48]	; (8001444 <main+0x9c>)
 8001414:	f005 fcb2 	bl	8006d7c <HAL_TIM_Base_Start_IT>
	//OLED
	Screen_Init();
 8001418:	f00d fb46 	bl	800eaa8 <Screen_Init>

	//
	Init_USART();
 800141c:	f00d fcac 	bl	800ed78 <Init_USART>

	//
	InitCar();
 8001420:	f00c fb9c 	bl	800db5c <InitCar>
	//
	InitMap();
 8001424:	f00b fd28 	bl	800ce78 <InitMap>
	//
	//SetMotorSpeed(Motor_3, 100);
	//SetCarSpeed(10, 0, 0);

	LED2_H();
 8001428:	2201      	movs	r2, #1
 800142a:	f44f 6180 	mov.w	r1, #1024	; 0x400
 800142e:	4806      	ldr	r0, [pc, #24]	; (8001448 <main+0xa0>)
 8001430:	f003 f85a 	bl	80044e8 <HAL_GPIO_WritePin>
	while (1)
	{
		/* USER CODE END WHILE */

		/* USER CODE BEGIN 3 */
		OLED_Proc();
 8001434:	f000 f874 	bl	8001520 <OLED_Proc>
		SendData_Proc();
 8001438:	f000 f95c 	bl	80016f4 <SendData_Proc>
		OLED_Proc();
 800143c:	e7fa      	b.n	8001434 <main+0x8c>
 800143e:	bf00      	nop
 8001440:	200010f4 	.word	0x200010f4
 8001444:	20000fd4 	.word	0x20000fd4
 8001448:	40021400 	.word	0x40021400

0800144c <SystemClock_Config>:
/**
 * @brief System Clock Configuration
 * @retval None
 */
void SystemClock_Config(void)
{
 800144c:	b580      	push	{r7, lr}
 800144e:	b094      	sub	sp, #80	; 0x50
 8001450:	af00      	add	r7, sp, #0
	RCC_OscInitTypeDef RCC_OscInitStruct = { 0 };
 8001452:	f107 0320 	add.w	r3, r7, #32
 8001456:	2230      	movs	r2, #48	; 0x30
 8001458:	2100      	movs	r1, #0
 800145a:	4618      	mov	r0, r3
 800145c:	f00d fd82 	bl	800ef64 <memset>
	RCC_ClkInitTypeDef RCC_ClkInitStruct = { 0 };
 8001460:	f107 030c 	add.w	r3, r7, #12
 8001464:	2200      	movs	r2, #0
 8001466:	601a      	str	r2, [r3, #0]
 8001468:	605a      	str	r2, [r3, #4]
 800146a:	609a      	str	r2, [r3, #8]
 800146c:	60da      	str	r2, [r3, #12]
 800146e:	611a      	str	r2, [r3, #16]

	/** Configure the main internal regulator output voltage
	 */
	__HAL_RCC_PWR_CLK_ENABLE();
 8001470:	2300      	movs	r3, #0
 8001472:	60bb      	str	r3, [r7, #8]
 8001474:	4b28      	ldr	r3, [pc, #160]	; (8001518 <SystemClock_Config+0xcc>)
 8001476:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001478:	4a27      	ldr	r2, [pc, #156]	; (8001518 <SystemClock_Config+0xcc>)
 800147a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800147e:	6413      	str	r3, [r2, #64]	; 0x40
 8001480:	4b25      	ldr	r3, [pc, #148]	; (8001518 <SystemClock_Config+0xcc>)
 8001482:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001484:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001488:	60bb      	str	r3, [r7, #8]
 800148a:	68bb      	ldr	r3, [r7, #8]
	__HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 800148c:	2300      	movs	r3, #0
 800148e:	607b      	str	r3, [r7, #4]
 8001490:	4b22      	ldr	r3, [pc, #136]	; (800151c <SystemClock_Config+0xd0>)
 8001492:	681b      	ldr	r3, [r3, #0]
 8001494:	4a21      	ldr	r2, [pc, #132]	; (800151c <SystemClock_Config+0xd0>)
 8001496:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800149a:	6013      	str	r3, [r2, #0]
 800149c:	4b1f      	ldr	r3, [pc, #124]	; (800151c <SystemClock_Config+0xd0>)
 800149e:	681b      	ldr	r3, [r3, #0]
 80014a0:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80014a4:	607b      	str	r3, [r7, #4]
 80014a6:	687b      	ldr	r3, [r7, #4]

	/** Initializes the RCC Oscillators according to the specified parameters
	 * in the RCC_OscInitTypeDef structure.
	 */
	RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80014a8:	2302      	movs	r3, #2
 80014aa:	623b      	str	r3, [r7, #32]
	RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80014ac:	2301      	movs	r3, #1
 80014ae:	62fb      	str	r3, [r7, #44]	; 0x2c
	RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80014b0:	2310      	movs	r3, #16
 80014b2:	633b      	str	r3, [r7, #48]	; 0x30
	RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80014b4:	2302      	movs	r3, #2
 80014b6:	63bb      	str	r3, [r7, #56]	; 0x38
	RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 80014b8:	2300      	movs	r3, #0
 80014ba:	63fb      	str	r3, [r7, #60]	; 0x3c
	RCC_OscInitStruct.PLL.PLLM = 8;
 80014bc:	2308      	movs	r3, #8
 80014be:	643b      	str	r3, [r7, #64]	; 0x40
	RCC_OscInitStruct.PLL.PLLN = 168;
 80014c0:	23a8      	movs	r3, #168	; 0xa8
 80014c2:	647b      	str	r3, [r7, #68]	; 0x44
	RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80014c4:	2302      	movs	r3, #2
 80014c6:	64bb      	str	r3, [r7, #72]	; 0x48
	RCC_OscInitStruct.PLL.PLLQ = 7;
 80014c8:	2307      	movs	r3, #7
 80014ca:	64fb      	str	r3, [r7, #76]	; 0x4c
	if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80014cc:	f107 0320 	add.w	r3, r7, #32
 80014d0:	4618      	mov	r0, r3
 80014d2:	f003 f853 	bl	800457c <HAL_RCC_OscConfig>
 80014d6:	4603      	mov	r3, r0
 80014d8:	2b00      	cmp	r3, #0
 80014da:	d001      	beq.n	80014e0 <SystemClock_Config+0x94>
	{
		Error_Handler();
 80014dc:	f000 fb02 	bl	8001ae4 <Error_Handler>
	}

	/** Initializes the CPU, AHB and APB buses clocks
	 */
	RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 80014e0:	230f      	movs	r3, #15
 80014e2:	60fb      	str	r3, [r7, #12]
	RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80014e4:	2302      	movs	r3, #2
 80014e6:	613b      	str	r3, [r7, #16]
	RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80014e8:	2300      	movs	r3, #0
 80014ea:	617b      	str	r3, [r7, #20]
	RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 80014ec:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 80014f0:	61bb      	str	r3, [r7, #24]
	RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 80014f2:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80014f6:	61fb      	str	r3, [r7, #28]

	if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 80014f8:	f107 030c 	add.w	r3, r7, #12
 80014fc:	2105      	movs	r1, #5
 80014fe:	4618      	mov	r0, r3
 8001500:	f003 fab4 	bl	8004a6c <HAL_RCC_ClockConfig>
 8001504:	4603      	mov	r3, r0
 8001506:	2b00      	cmp	r3, #0
 8001508:	d001      	beq.n	800150e <SystemClock_Config+0xc2>
	{
		Error_Handler();
 800150a:	f000 faeb 	bl	8001ae4 <Error_Handler>
	}
}
 800150e:	bf00      	nop
 8001510:	3750      	adds	r7, #80	; 0x50
 8001512:	46bd      	mov	sp, r7
 8001514:	bd80      	pop	{r7, pc}
 8001516:	bf00      	nop
 8001518:	40023800 	.word	0x40023800
 800151c:	40007000 	.word	0x40007000

08001520 <OLED_Proc>:

/* USER CODE BEGIN 4 */

//
void OLED_Proc()
{
 8001520:	b5b0      	push	{r4, r5, r7, lr}
 8001522:	b084      	sub	sp, #16
 8001524:	af04      	add	r7, sp, #16
	if (uwTick - uwTick_OLED < 500)
 8001526:	4b68      	ldr	r3, [pc, #416]	; (80016c8 <OLED_Proc+0x1a8>)
 8001528:	681a      	ldr	r2, [r3, #0]
 800152a:	4b68      	ldr	r3, [pc, #416]	; (80016cc <OLED_Proc+0x1ac>)
 800152c:	681b      	ldr	r3, [r3, #0]
 800152e:	1ad3      	subs	r3, r2, r3
 8001530:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 8001534:	f0c0 80c4 	bcc.w	80016c0 <OLED_Proc+0x1a0>
	{
		return;
	}
	uwTick_OLED = uwTick;
 8001538:	4b63      	ldr	r3, [pc, #396]	; (80016c8 <OLED_Proc+0x1a8>)
 800153a:	681b      	ldr	r3, [r3, #0]
 800153c:	4a63      	ldr	r2, [pc, #396]	; (80016cc <OLED_Proc+0x1ac>)
 800153e:	6013      	str	r3, [r2, #0]

	sprintf(String_Line, "A:%5.1f   B:%5.1f", Motor_Actual_Speeds[0], Motor_Actual_Speeds[1]);
 8001540:	4b63      	ldr	r3, [pc, #396]	; (80016d0 <OLED_Proc+0x1b0>)
 8001542:	681b      	ldr	r3, [r3, #0]
 8001544:	4618      	mov	r0, r3
 8001546:	f7fe ffff 	bl	8000548 <__aeabi_f2d>
 800154a:	4604      	mov	r4, r0
 800154c:	460d      	mov	r5, r1
 800154e:	4b60      	ldr	r3, [pc, #384]	; (80016d0 <OLED_Proc+0x1b0>)
 8001550:	685b      	ldr	r3, [r3, #4]
 8001552:	4618      	mov	r0, r3
 8001554:	f7fe fff8 	bl	8000548 <__aeabi_f2d>
 8001558:	4602      	mov	r2, r0
 800155a:	460b      	mov	r3, r1
 800155c:	e9cd 2300 	strd	r2, r3, [sp]
 8001560:	4622      	mov	r2, r4
 8001562:	462b      	mov	r3, r5
 8001564:	495b      	ldr	r1, [pc, #364]	; (80016d4 <OLED_Proc+0x1b4>)
 8001566:	485c      	ldr	r0, [pc, #368]	; (80016d8 <OLED_Proc+0x1b8>)
 8001568:	f00e fb84 	bl	800fc74 <siprintf>
	Screen_ShowStringLine(0, String_Line, Font_Size);
 800156c:	2218      	movs	r2, #24
 800156e:	495a      	ldr	r1, [pc, #360]	; (80016d8 <OLED_Proc+0x1b8>)
 8001570:	2000      	movs	r0, #0
 8001572:	f00d faa9 	bl	800eac8 <Screen_ShowStringLine>
	sprintf(String_Line, "C:%5.1f   D:%5.1f", Motor_Actual_Speeds[2], Motor_Actual_Speeds[3]);
 8001576:	4b56      	ldr	r3, [pc, #344]	; (80016d0 <OLED_Proc+0x1b0>)
 8001578:	689b      	ldr	r3, [r3, #8]
 800157a:	4618      	mov	r0, r3
 800157c:	f7fe ffe4 	bl	8000548 <__aeabi_f2d>
 8001580:	4604      	mov	r4, r0
 8001582:	460d      	mov	r5, r1
 8001584:	4b52      	ldr	r3, [pc, #328]	; (80016d0 <OLED_Proc+0x1b0>)
 8001586:	68db      	ldr	r3, [r3, #12]
 8001588:	4618      	mov	r0, r3
 800158a:	f7fe ffdd 	bl	8000548 <__aeabi_f2d>
 800158e:	4602      	mov	r2, r0
 8001590:	460b      	mov	r3, r1
 8001592:	e9cd 2300 	strd	r2, r3, [sp]
 8001596:	4622      	mov	r2, r4
 8001598:	462b      	mov	r3, r5
 800159a:	4950      	ldr	r1, [pc, #320]	; (80016dc <OLED_Proc+0x1bc>)
 800159c:	484e      	ldr	r0, [pc, #312]	; (80016d8 <OLED_Proc+0x1b8>)
 800159e:	f00e fb69 	bl	800fc74 <siprintf>
	Screen_ShowStringLine(1, String_Line, Font_Size);
 80015a2:	2218      	movs	r2, #24
 80015a4:	494c      	ldr	r1, [pc, #304]	; (80016d8 <OLED_Proc+0x1b8>)
 80015a6:	2001      	movs	r0, #1
 80015a8:	f00d fa8e 	bl	800eac8 <Screen_ShowStringLine>

	sprintf(String_Line, "A:%5.1f   B:%5.1f", Motor_Expected_Speeds[0], Motor_Expected_Speeds[1]);
 80015ac:	4b4c      	ldr	r3, [pc, #304]	; (80016e0 <OLED_Proc+0x1c0>)
 80015ae:	681b      	ldr	r3, [r3, #0]
 80015b0:	4618      	mov	r0, r3
 80015b2:	f7fe ffc9 	bl	8000548 <__aeabi_f2d>
 80015b6:	4604      	mov	r4, r0
 80015b8:	460d      	mov	r5, r1
 80015ba:	4b49      	ldr	r3, [pc, #292]	; (80016e0 <OLED_Proc+0x1c0>)
 80015bc:	685b      	ldr	r3, [r3, #4]
 80015be:	4618      	mov	r0, r3
 80015c0:	f7fe ffc2 	bl	8000548 <__aeabi_f2d>
 80015c4:	4602      	mov	r2, r0
 80015c6:	460b      	mov	r3, r1
 80015c8:	e9cd 2300 	strd	r2, r3, [sp]
 80015cc:	4622      	mov	r2, r4
 80015ce:	462b      	mov	r3, r5
 80015d0:	4940      	ldr	r1, [pc, #256]	; (80016d4 <OLED_Proc+0x1b4>)
 80015d2:	4841      	ldr	r0, [pc, #260]	; (80016d8 <OLED_Proc+0x1b8>)
 80015d4:	f00e fb4e 	bl	800fc74 <siprintf>
	Screen_ShowStringLine(3, String_Line, Font_Size);
 80015d8:	2218      	movs	r2, #24
 80015da:	493f      	ldr	r1, [pc, #252]	; (80016d8 <OLED_Proc+0x1b8>)
 80015dc:	2003      	movs	r0, #3
 80015de:	f00d fa73 	bl	800eac8 <Screen_ShowStringLine>
	sprintf(String_Line, "C:%5.1f   D:%5.1f", Motor_Expected_Speeds[2], Motor_Expected_Speeds[3]);
 80015e2:	4b3f      	ldr	r3, [pc, #252]	; (80016e0 <OLED_Proc+0x1c0>)
 80015e4:	689b      	ldr	r3, [r3, #8]
 80015e6:	4618      	mov	r0, r3
 80015e8:	f7fe ffae 	bl	8000548 <__aeabi_f2d>
 80015ec:	4604      	mov	r4, r0
 80015ee:	460d      	mov	r5, r1
 80015f0:	4b3b      	ldr	r3, [pc, #236]	; (80016e0 <OLED_Proc+0x1c0>)
 80015f2:	68db      	ldr	r3, [r3, #12]
 80015f4:	4618      	mov	r0, r3
 80015f6:	f7fe ffa7 	bl	8000548 <__aeabi_f2d>
 80015fa:	4602      	mov	r2, r0
 80015fc:	460b      	mov	r3, r1
 80015fe:	e9cd 2300 	strd	r2, r3, [sp]
 8001602:	4622      	mov	r2, r4
 8001604:	462b      	mov	r3, r5
 8001606:	4935      	ldr	r1, [pc, #212]	; (80016dc <OLED_Proc+0x1bc>)
 8001608:	4833      	ldr	r0, [pc, #204]	; (80016d8 <OLED_Proc+0x1b8>)
 800160a:	f00e fb33 	bl	800fc74 <siprintf>
	Screen_ShowStringLine(4, String_Line, Font_Size);
 800160e:	2218      	movs	r2, #24
 8001610:	4931      	ldr	r1, [pc, #196]	; (80016d8 <OLED_Proc+0x1b8>)
 8001612:	2004      	movs	r0, #4
 8001614:	f00d fa58 	bl	800eac8 <Screen_ShowStringLine>

	UpdateInfraredData();
 8001618:	f00c fc48 	bl	800deac <UpdateInfraredData>
	sprintf(String_Line, "     %c %c %c %c", Infrared_Datas[Infrared_Right] ? '#' : ' ', Infrared_Datas[Infrared_Center_Right] ? '#' : ' ', Infrared_Datas[Infrared_Center_Left] ? '#' : ' ', Infrared_Datas[Infrared_Left] ? '#' : ' ');
 800161c:	4b31      	ldr	r3, [pc, #196]	; (80016e4 <OLED_Proc+0x1c4>)
 800161e:	78db      	ldrb	r3, [r3, #3]
 8001620:	2b00      	cmp	r3, #0
 8001622:	d001      	beq.n	8001628 <OLED_Proc+0x108>
 8001624:	2123      	movs	r1, #35	; 0x23
 8001626:	e000      	b.n	800162a <OLED_Proc+0x10a>
 8001628:	2120      	movs	r1, #32
 800162a:	4b2e      	ldr	r3, [pc, #184]	; (80016e4 <OLED_Proc+0x1c4>)
 800162c:	789b      	ldrb	r3, [r3, #2]
 800162e:	2b00      	cmp	r3, #0
 8001630:	d001      	beq.n	8001636 <OLED_Proc+0x116>
 8001632:	2023      	movs	r0, #35	; 0x23
 8001634:	e000      	b.n	8001638 <OLED_Proc+0x118>
 8001636:	2020      	movs	r0, #32
 8001638:	4b2a      	ldr	r3, [pc, #168]	; (80016e4 <OLED_Proc+0x1c4>)
 800163a:	781b      	ldrb	r3, [r3, #0]
 800163c:	2b00      	cmp	r3, #0
 800163e:	d001      	beq.n	8001644 <OLED_Proc+0x124>
 8001640:	2323      	movs	r3, #35	; 0x23
 8001642:	e000      	b.n	8001646 <OLED_Proc+0x126>
 8001644:	2320      	movs	r3, #32
 8001646:	4a27      	ldr	r2, [pc, #156]	; (80016e4 <OLED_Proc+0x1c4>)
 8001648:	7852      	ldrb	r2, [r2, #1]
 800164a:	2a00      	cmp	r2, #0
 800164c:	d001      	beq.n	8001652 <OLED_Proc+0x132>
 800164e:	2223      	movs	r2, #35	; 0x23
 8001650:	e000      	b.n	8001654 <OLED_Proc+0x134>
 8001652:	2220      	movs	r2, #32
 8001654:	9201      	str	r2, [sp, #4]
 8001656:	9300      	str	r3, [sp, #0]
 8001658:	4603      	mov	r3, r0
 800165a:	460a      	mov	r2, r1
 800165c:	4922      	ldr	r1, [pc, #136]	; (80016e8 <OLED_Proc+0x1c8>)
 800165e:	481e      	ldr	r0, [pc, #120]	; (80016d8 <OLED_Proc+0x1b8>)
 8001660:	f00e fb08 	bl	800fc74 <siprintf>
	Screen_ShowStringLine(6, String_Line, Font_Size);
 8001664:	2218      	movs	r2, #24
 8001666:	491c      	ldr	r1, [pc, #112]	; (80016d8 <OLED_Proc+0x1b8>)
 8001668:	2006      	movs	r0, #6
 800166a:	f00d fa2d 	bl	800eac8 <Screen_ShowStringLine>

	sprintf(String_Line, "%.2f V    %.2f C    %d s", GetBatteryLevel(), GetInternalTemperature(), (int) uwTick / 1000);
 800166e:	f00b fecb 	bl	800d408 <GetBatteryLevel>
 8001672:	ee10 3a10 	vmov	r3, s0
 8001676:	4618      	mov	r0, r3
 8001678:	f7fe ff66 	bl	8000548 <__aeabi_f2d>
 800167c:	4604      	mov	r4, r0
 800167e:	460d      	mov	r5, r1
 8001680:	f00b fefe 	bl	800d480 <GetInternalTemperature>
 8001684:	ee10 3a10 	vmov	r3, s0
 8001688:	4618      	mov	r0, r3
 800168a:	f7fe ff5d 	bl	8000548 <__aeabi_f2d>
 800168e:	4602      	mov	r2, r0
 8001690:	460b      	mov	r3, r1
 8001692:	490d      	ldr	r1, [pc, #52]	; (80016c8 <OLED_Proc+0x1a8>)
 8001694:	6809      	ldr	r1, [r1, #0]
 8001696:	4815      	ldr	r0, [pc, #84]	; (80016ec <OLED_Proc+0x1cc>)
 8001698:	fb80 c001 	smull	ip, r0, r0, r1
 800169c:	1180      	asrs	r0, r0, #6
 800169e:	17c9      	asrs	r1, r1, #31
 80016a0:	1a41      	subs	r1, r0, r1
 80016a2:	9102      	str	r1, [sp, #8]
 80016a4:	e9cd 2300 	strd	r2, r3, [sp]
 80016a8:	4622      	mov	r2, r4
 80016aa:	462b      	mov	r3, r5
 80016ac:	4910      	ldr	r1, [pc, #64]	; (80016f0 <OLED_Proc+0x1d0>)
 80016ae:	480a      	ldr	r0, [pc, #40]	; (80016d8 <OLED_Proc+0x1b8>)
 80016b0:	f00e fae0 	bl	800fc74 <siprintf>
	Screen_ShowStringLine(14, String_Line, Font_Size_Small);
 80016b4:	2210      	movs	r2, #16
 80016b6:	4908      	ldr	r1, [pc, #32]	; (80016d8 <OLED_Proc+0x1b8>)
 80016b8:	200e      	movs	r0, #14
 80016ba:	f00d fa05 	bl	800eac8 <Screen_ShowStringLine>
 80016be:	e000      	b.n	80016c2 <OLED_Proc+0x1a2>
		return;
 80016c0:	bf00      	nop

}
 80016c2:	46bd      	mov	sp, r7
 80016c4:	bdb0      	pop	{r4, r5, r7, pc}
 80016c6:	bf00      	nop
 80016c8:	200011c4 	.word	0x200011c4
 80016cc:	20000434 	.word	0x20000434
 80016d0:	20001b34 	.word	0x20001b34
 80016d4:	08013a30 	.word	0x08013a30
 80016d8:	2000043c 	.word	0x2000043c
 80016dc:	08013a44 	.word	0x08013a44
 80016e0:	20001bc4 	.word	0x20001bc4
 80016e4:	20001be0 	.word	0x20001be0
 80016e8:	08013a58 	.word	0x08013a58
 80016ec:	10624dd3 	.word	0x10624dd3
 80016f0:	08013a6c 	.word	0x08013a6c

080016f4 <SendData_Proc>:

//
void SendData_Proc()
{
 80016f4:	b580      	push	{r7, lr}
 80016f6:	af00      	add	r7, sp, #0
	if (uwTick - uwTick_SendData < 500)
 80016f8:	4b28      	ldr	r3, [pc, #160]	; (800179c <SendData_Proc+0xa8>)
 80016fa:	681a      	ldr	r2, [r3, #0]
 80016fc:	4b28      	ldr	r3, [pc, #160]	; (80017a0 <SendData_Proc+0xac>)
 80016fe:	681b      	ldr	r3, [r3, #0]
 8001700:	1ad3      	subs	r3, r2, r3
 8001702:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 8001706:	d347      	bcc.n	8001798 <SendData_Proc+0xa4>
	{
		return;
	}
	uwTick_SendData = uwTick;
 8001708:	4b24      	ldr	r3, [pc, #144]	; (800179c <SendData_Proc+0xa8>)
 800170a:	681b      	ldr	r3, [r3, #0]
 800170c:	4a24      	ldr	r2, [pc, #144]	; (80017a0 <SendData_Proc+0xac>)
 800170e:	6013      	str	r3, [r2, #0]

//

	TX_String[0] = ((uint16_t) (int16_t) (Motor_Expected_Speeds[0] * 100));
 8001710:	4b24      	ldr	r3, [pc, #144]	; (80017a4 <SendData_Proc+0xb0>)
 8001712:	edd3 7a00 	vldr	s15, [r3]
 8001716:	ed9f 7a24 	vldr	s14, [pc, #144]	; 80017a8 <SendData_Proc+0xb4>
 800171a:	ee67 7a87 	vmul.f32	s15, s15, s14
 800171e:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001722:	ee17 3a90 	vmov	r3, s15
 8001726:	b21b      	sxth	r3, r3
 8001728:	b29a      	uxth	r2, r3
 800172a:	4b20      	ldr	r3, [pc, #128]	; (80017ac <SendData_Proc+0xb8>)
 800172c:	801a      	strh	r2, [r3, #0]
	TX_String[1] = ((uint16_t) (int16_t) (Motor_Expected_Speeds[1] * 100));
 800172e:	4b1d      	ldr	r3, [pc, #116]	; (80017a4 <SendData_Proc+0xb0>)
 8001730:	edd3 7a01 	vldr	s15, [r3, #4]
 8001734:	ed9f 7a1c 	vldr	s14, [pc, #112]	; 80017a8 <SendData_Proc+0xb4>
 8001738:	ee67 7a87 	vmul.f32	s15, s15, s14
 800173c:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001740:	ee17 3a90 	vmov	r3, s15
 8001744:	b21b      	sxth	r3, r3
 8001746:	b29a      	uxth	r2, r3
 8001748:	4b18      	ldr	r3, [pc, #96]	; (80017ac <SendData_Proc+0xb8>)
 800174a:	805a      	strh	r2, [r3, #2]
	TX_String[2] = ((uint16_t) (int16_t) (Motor_Expected_Axis_Speeds[0] * 100));
 800174c:	4b18      	ldr	r3, [pc, #96]	; (80017b0 <SendData_Proc+0xbc>)
 800174e:	edd3 7a00 	vldr	s15, [r3]
 8001752:	ed9f 7a15 	vldr	s14, [pc, #84]	; 80017a8 <SendData_Proc+0xb4>
 8001756:	ee67 7a87 	vmul.f32	s15, s15, s14
 800175a:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800175e:	ee17 3a90 	vmov	r3, s15
 8001762:	b21b      	sxth	r3, r3
 8001764:	b29a      	uxth	r2, r3
 8001766:	4b11      	ldr	r3, [pc, #68]	; (80017ac <SendData_Proc+0xb8>)
 8001768:	809a      	strh	r2, [r3, #4]
	TX_String[3] = ((uint16_t) (int16_t) (Motor_Expected_Axis_Speeds[2] * 100));
 800176a:	4b11      	ldr	r3, [pc, #68]	; (80017b0 <SendData_Proc+0xbc>)
 800176c:	edd3 7a02 	vldr	s15, [r3, #8]
 8001770:	ed9f 7a0d 	vldr	s14, [pc, #52]	; 80017a8 <SendData_Proc+0xb4>
 8001774:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001778:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800177c:	ee17 3a90 	vmov	r3, s15
 8001780:	b21b      	sxth	r3, r3
 8001782:	b29a      	uxth	r2, r3
 8001784:	4b09      	ldr	r3, [pc, #36]	; (80017ac <SendData_Proc+0xb8>)
 8001786:	80da      	strh	r2, [r3, #6]

	HAL_UART_Transmit(&huart1, (uint8_t*) TX_String, Motor_Number * 2, 0xFFFF);
 8001788:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800178c:	2208      	movs	r2, #8
 800178e:	4907      	ldr	r1, [pc, #28]	; (80017ac <SendData_Proc+0xb8>)
 8001790:	4808      	ldr	r0, [pc, #32]	; (80017b4 <SendData_Proc+0xc0>)
 8001792:	f006 fcfe 	bl	8008192 <HAL_UART_Transmit>
 8001796:	e000      	b.n	800179a <SendData_Proc+0xa6>
		return;
 8001798:	bf00      	nop
}
 800179a:	bd80      	pop	{r7, pc}
 800179c:	200011c4 	.word	0x200011c4
 80017a0:	20000438 	.word	0x20000438
 80017a4:	20001bc4 	.word	0x20001bc4
 80017a8:	42c80000 	.word	0x42c80000
 80017ac:	20000c0c 	.word	0x20000c0c
 80017b0:	20001bd4 	.word	0x20001bd4
 80017b4:	2000113c 	.word	0x2000113c

080017b8 <ProcessReceivedData>:

//
void ProcessReceivedData()
{
 80017b8:	b580      	push	{r7, lr}
 80017ba:	b082      	sub	sp, #8
 80017bc:	af00      	add	r7, sp, #0
	short speed = 0;
 80017be:	2300      	movs	r3, #0
 80017c0:	80fb      	strh	r3, [r7, #6]
	Direction dir;
	uint8_t point = 0;
 80017c2:	2300      	movs	r3, #0
 80017c4:	713b      	strb	r3, [r7, #4]
	if (RxData_Flag[UART_1] == RX_UnRead)
 80017c6:	4b9a      	ldr	r3, [pc, #616]	; (8001a30 <ProcessReceivedData+0x278>)
 80017c8:	781b      	ldrb	r3, [r3, #0]
 80017ca:	2b01      	cmp	r3, #1
 80017cc:	f040 8126 	bne.w	8001a1c <ProcessReceivedData+0x264>
	{
		//
		CleanRxData(UART_1);
 80017d0:	2000      	movs	r0, #0
 80017d2:	f00d fb6d 	bl	800eeb0 <CleanRxData>
		//
		Clean_Dormancy_Count();
 80017d6:	f00a fb77 	bl	800bec8 <Clean_Dormancy_Count>

		switch (RxData[UART_1][0])
 80017da:	4b96      	ldr	r3, [pc, #600]	; (8001a34 <ProcessReceivedData+0x27c>)
 80017dc:	781b      	ldrb	r3, [r3, #0]
 80017de:	3b41      	subs	r3, #65	; 0x41
 80017e0:	2b03      	cmp	r3, #3
 80017e2:	f200 811d 	bhi.w	8001a20 <ProcessReceivedData+0x268>
 80017e6:	a201      	add	r2, pc, #4	; (adr r2, 80017ec <ProcessReceivedData+0x34>)
 80017e8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80017ec:	080017fd 	.word	0x080017fd
 80017f0:	0800194d 	.word	0x0800194d
 80017f4:	080019c9 	.word	0x080019c9
 80017f8:	080019f9 	.word	0x080019f9
		{
			case 'A':
				switch (RxData[UART_1][1])
 80017fc:	4b8d      	ldr	r3, [pc, #564]	; (8001a34 <ProcessReceivedData+0x27c>)
 80017fe:	785b      	ldrb	r3, [r3, #1]
 8001800:	3b30      	subs	r3, #48	; 0x30
 8001802:	2b09      	cmp	r3, #9
 8001804:	f200 810e 	bhi.w	8001a24 <ProcessReceivedData+0x26c>
 8001808:	a201      	add	r2, pc, #4	; (adr r2, 8001810 <ProcessReceivedData+0x58>)
 800180a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800180e:	bf00      	nop
 8001810:	0800193f 	.word	0x0800193f
 8001814:	08001839 	.word	0x08001839
 8001818:	08001855 	.word	0x08001855
 800181c:	08001877 	.word	0x08001877
 8001820:	08001897 	.word	0x08001897
 8001824:	080018bd 	.word	0x080018bd
 8001828:	080018dd 	.word	0x080018dd
 800182c:	080018ff 	.word	0x080018ff
 8001830:	0800191b 	.word	0x0800191b
 8001834:	08001939 	.word	0x08001939
				{
					case '1':	//
						AddCarSpeed(Speed_Step * 2, 0, 0);
 8001838:	4b7f      	ldr	r3, [pc, #508]	; (8001a38 <ProcessReceivedData+0x280>)
 800183a:	edd3 7a00 	vldr	s15, [r3]
 800183e:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8001842:	ed9f 1a7e 	vldr	s2, [pc, #504]	; 8001a3c <ProcessReceivedData+0x284>
 8001846:	eddf 0a7d 	vldr	s1, [pc, #500]	; 8001a3c <ProcessReceivedData+0x284>
 800184a:	eeb0 0a67 	vmov.f32	s0, s15
 800184e:	f00c fae3 	bl	800de18 <AddCarSpeed>
						break;
 8001852:	e07a      	b.n	800194a <ProcessReceivedData+0x192>
					case '2':	//
						AddCarSpeed(Speed_Step, 0, -Direction_Step);
 8001854:	4b78      	ldr	r3, [pc, #480]	; (8001a38 <ProcessReceivedData+0x280>)
 8001856:	ed93 7a00 	vldr	s14, [r3]
 800185a:	4b79      	ldr	r3, [pc, #484]	; (8001a40 <ProcessReceivedData+0x288>)
 800185c:	edd3 7a00 	vldr	s15, [r3]
 8001860:	eef1 7a67 	vneg.f32	s15, s15
 8001864:	eeb0 1a67 	vmov.f32	s2, s15
 8001868:	eddf 0a74 	vldr	s1, [pc, #464]	; 8001a3c <ProcessReceivedData+0x284>
 800186c:	eeb0 0a47 	vmov.f32	s0, s14
 8001870:	f00c fad2 	bl	800de18 <AddCarSpeed>
						break;
 8001874:	e069      	b.n	800194a <ProcessReceivedData+0x192>
					case '3':	//
						AddCarSpeed(0, 0, -Direction_Step * 2);
 8001876:	4b72      	ldr	r3, [pc, #456]	; (8001a40 <ProcessReceivedData+0x288>)
 8001878:	edd3 7a00 	vldr	s15, [r3]
 800187c:	eef1 7a67 	vneg.f32	s15, s15
 8001880:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8001884:	eeb0 1a67 	vmov.f32	s2, s15
 8001888:	eddf 0a6c 	vldr	s1, [pc, #432]	; 8001a3c <ProcessReceivedData+0x284>
 800188c:	ed9f 0a6b 	vldr	s0, [pc, #428]	; 8001a3c <ProcessReceivedData+0x284>
 8001890:	f00c fac2 	bl	800de18 <AddCarSpeed>
						break;
 8001894:	e059      	b.n	800194a <ProcessReceivedData+0x192>
					case '4':	//
						AddCarSpeed(-Speed_Step, 0, -Direction_Step);
 8001896:	4b68      	ldr	r3, [pc, #416]	; (8001a38 <ProcessReceivedData+0x280>)
 8001898:	edd3 7a00 	vldr	s15, [r3]
 800189c:	eeb1 7a67 	vneg.f32	s14, s15
 80018a0:	4b67      	ldr	r3, [pc, #412]	; (8001a40 <ProcessReceivedData+0x288>)
 80018a2:	edd3 7a00 	vldr	s15, [r3]
 80018a6:	eef1 7a67 	vneg.f32	s15, s15
 80018aa:	eeb0 1a67 	vmov.f32	s2, s15
 80018ae:	eddf 0a63 	vldr	s1, [pc, #396]	; 8001a3c <ProcessReceivedData+0x284>
 80018b2:	eeb0 0a47 	vmov.f32	s0, s14
 80018b6:	f00c faaf 	bl	800de18 <AddCarSpeed>

						break;
 80018ba:	e046      	b.n	800194a <ProcessReceivedData+0x192>
					case '5':	//
						AddCarSpeed(-Speed_Step * 2, 0, 0);
 80018bc:	4b5e      	ldr	r3, [pc, #376]	; (8001a38 <ProcessReceivedData+0x280>)
 80018be:	edd3 7a00 	vldr	s15, [r3]
 80018c2:	eef1 7a67 	vneg.f32	s15, s15
 80018c6:	ee77 7aa7 	vadd.f32	s15, s15, s15
 80018ca:	ed9f 1a5c 	vldr	s2, [pc, #368]	; 8001a3c <ProcessReceivedData+0x284>
 80018ce:	eddf 0a5b 	vldr	s1, [pc, #364]	; 8001a3c <ProcessReceivedData+0x284>
 80018d2:	eeb0 0a67 	vmov.f32	s0, s15
 80018d6:	f00c fa9f 	bl	800de18 <AddCarSpeed>
						break;
 80018da:	e036      	b.n	800194a <ProcessReceivedData+0x192>
					case '6':	//
						AddCarSpeed(-Speed_Step, 0, Direction_Step);
 80018dc:	4b56      	ldr	r3, [pc, #344]	; (8001a38 <ProcessReceivedData+0x280>)
 80018de:	edd3 7a00 	vldr	s15, [r3]
 80018e2:	eef1 7a67 	vneg.f32	s15, s15
 80018e6:	4b56      	ldr	r3, [pc, #344]	; (8001a40 <ProcessReceivedData+0x288>)
 80018e8:	ed93 7a00 	vldr	s14, [r3]
 80018ec:	eeb0 1a47 	vmov.f32	s2, s14
 80018f0:	eddf 0a52 	vldr	s1, [pc, #328]	; 8001a3c <ProcessReceivedData+0x284>
 80018f4:	eeb0 0a67 	vmov.f32	s0, s15
 80018f8:	f00c fa8e 	bl	800de18 <AddCarSpeed>
						break;
 80018fc:	e025      	b.n	800194a <ProcessReceivedData+0x192>
					case '7':	//
						AddCarSpeed(0, 0, Direction_Step * 2);
 80018fe:	4b50      	ldr	r3, [pc, #320]	; (8001a40 <ProcessReceivedData+0x288>)
 8001900:	edd3 7a00 	vldr	s15, [r3]
 8001904:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8001908:	eeb0 1a67 	vmov.f32	s2, s15
 800190c:	eddf 0a4b 	vldr	s1, [pc, #300]	; 8001a3c <ProcessReceivedData+0x284>
 8001910:	ed9f 0a4a 	vldr	s0, [pc, #296]	; 8001a3c <ProcessReceivedData+0x284>
 8001914:	f00c fa80 	bl	800de18 <AddCarSpeed>
						break;
 8001918:	e017      	b.n	800194a <ProcessReceivedData+0x192>
					case '8':	//
						AddCarSpeed(Speed_Step, 0, Direction_Step);
 800191a:	4b47      	ldr	r3, [pc, #284]	; (8001a38 <ProcessReceivedData+0x280>)
 800191c:	edd3 7a00 	vldr	s15, [r3]
 8001920:	4b47      	ldr	r3, [pc, #284]	; (8001a40 <ProcessReceivedData+0x288>)
 8001922:	ed93 7a00 	vldr	s14, [r3]
 8001926:	eeb0 1a47 	vmov.f32	s2, s14
 800192a:	eddf 0a44 	vldr	s1, [pc, #272]	; 8001a3c <ProcessReceivedData+0x284>
 800192e:	eeb0 0a67 	vmov.f32	s0, s15
 8001932:	f00c fa71 	bl	800de18 <AddCarSpeed>
						break;
 8001936:	e008      	b.n	800194a <ProcessReceivedData+0x192>
					case '9':	//
						Status_Control_Clear();
 8001938:	f00b faf0 	bl	800cf1c <Status_Control_Clear>
						break;
 800193c:	e005      	b.n	800194a <ProcessReceivedData+0x192>
					case '0':	//
						Status_Control_Start(Command_Mode_OneTime, 15);
 800193e:	eeb2 0a0e 	vmov.f32	s0, #46	; 0x41700000  15.0
 8001942:	2001      	movs	r0, #1
 8001944:	f00b fb12 	bl	800cf6c <Status_Control_Start>
						break;
 8001948:	bf00      	nop
				}
				break;
 800194a:	e06b      	b.n	8001a24 <ProcessReceivedData+0x26c>
			case 'B':

				for (uint8_t i = 0; i < Motor_Number; i++)
 800194c:	2300      	movs	r3, #0
 800194e:	717b      	strb	r3, [r7, #5]
 8001950:	e036      	b.n	80019c0 <ProcessReceivedData+0x208>
				{
					speed = (RxData[UART_1][i * 3 + 2] - '0') * 10 + (RxData[UART_1][i * 3 + 3] - '0');
 8001952:	797a      	ldrb	r2, [r7, #5]
 8001954:	4613      	mov	r3, r2
 8001956:	005b      	lsls	r3, r3, #1
 8001958:	4413      	add	r3, r2
 800195a:	3302      	adds	r3, #2
 800195c:	4a35      	ldr	r2, [pc, #212]	; (8001a34 <ProcessReceivedData+0x27c>)
 800195e:	5cd3      	ldrb	r3, [r2, r3]
 8001960:	3b30      	subs	r3, #48	; 0x30
 8001962:	b29b      	uxth	r3, r3
 8001964:	461a      	mov	r2, r3
 8001966:	0092      	lsls	r2, r2, #2
 8001968:	4413      	add	r3, r2
 800196a:	005b      	lsls	r3, r3, #1
 800196c:	b299      	uxth	r1, r3
 800196e:	797b      	ldrb	r3, [r7, #5]
 8001970:	1c5a      	adds	r2, r3, #1
 8001972:	4613      	mov	r3, r2
 8001974:	005b      	lsls	r3, r3, #1
 8001976:	4413      	add	r3, r2
 8001978:	4a2e      	ldr	r2, [pc, #184]	; (8001a34 <ProcessReceivedData+0x27c>)
 800197a:	5cd3      	ldrb	r3, [r2, r3]
 800197c:	b29b      	uxth	r3, r3
 800197e:	440b      	add	r3, r1
 8001980:	b29b      	uxth	r3, r3
 8001982:	3b30      	subs	r3, #48	; 0x30
 8001984:	b29b      	uxth	r3, r3
 8001986:	80fb      	strh	r3, [r7, #6]
					if (RxData[UART_1][i * 3 + 1] == '-')
 8001988:	797a      	ldrb	r2, [r7, #5]
 800198a:	4613      	mov	r3, r2
 800198c:	005b      	lsls	r3, r3, #1
 800198e:	4413      	add	r3, r2
 8001990:	3301      	adds	r3, #1
 8001992:	4a28      	ldr	r2, [pc, #160]	; (8001a34 <ProcessReceivedData+0x27c>)
 8001994:	5cd3      	ldrb	r3, [r2, r3]
 8001996:	2b2d      	cmp	r3, #45	; 0x2d
 8001998:	d103      	bne.n	80019a2 <ProcessReceivedData+0x1ea>
					{
						speed = -speed;
 800199a:	88fb      	ldrh	r3, [r7, #6]
 800199c:	425b      	negs	r3, r3
 800199e:	b29b      	uxth	r3, r3
 80019a0:	80fb      	strh	r3, [r7, #6]
					}
					//
					//
					Set_Motor_ExpectedSpeed(i, speed);
 80019a2:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80019a6:	ee07 3a90 	vmov	s15, r3
 80019aa:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80019ae:	797b      	ldrb	r3, [r7, #5]
 80019b0:	eeb0 0a67 	vmov.f32	s0, s15
 80019b4:	4618      	mov	r0, r3
 80019b6:	f00c f965 	bl	800dc84 <Set_Motor_ExpectedSpeed>
				for (uint8_t i = 0; i < Motor_Number; i++)
 80019ba:	797b      	ldrb	r3, [r7, #5]
 80019bc:	3301      	adds	r3, #1
 80019be:	717b      	strb	r3, [r7, #5]
 80019c0:	797b      	ldrb	r3, [r7, #5]
 80019c2:	2b03      	cmp	r3, #3
 80019c4:	d9c5      	bls.n	8001952 <ProcessReceivedData+0x19a>
				}

				break;
 80019c6:	e02e      	b.n	8001a26 <ProcessReceivedData+0x26e>
			case 'C':
				//  
				dir = RxData[UART_1][1] - '0';
 80019c8:	4b1a      	ldr	r3, [pc, #104]	; (8001a34 <ProcessReceivedData+0x27c>)
 80019ca:	785b      	ldrb	r3, [r3, #1]
 80019cc:	3b30      	subs	r3, #48	; 0x30
 80019ce:	70fb      	strb	r3, [r7, #3]
				point = (RxData[UART_1][2] - '0') * 10 + (RxData[UART_1][3] - '0');
 80019d0:	4b18      	ldr	r3, [pc, #96]	; (8001a34 <ProcessReceivedData+0x27c>)
 80019d2:	789b      	ldrb	r3, [r3, #2]
 80019d4:	461a      	mov	r2, r3
 80019d6:	0092      	lsls	r2, r2, #2
 80019d8:	4413      	add	r3, r2
 80019da:	005b      	lsls	r3, r3, #1
 80019dc:	b2da      	uxtb	r2, r3
 80019de:	4b15      	ldr	r3, [pc, #84]	; (8001a34 <ProcessReceivedData+0x27c>)
 80019e0:	78db      	ldrb	r3, [r3, #3]
 80019e2:	4413      	add	r3, r2
 80019e4:	b2db      	uxtb	r3, r3
 80019e6:	3b10      	subs	r3, #16
 80019e8:	713b      	strb	r3, [r7, #4]
				SetDefaultValue(dir, point);
 80019ea:	793a      	ldrb	r2, [r7, #4]
 80019ec:	78fb      	ldrb	r3, [r7, #3]
 80019ee:	4611      	mov	r1, r2
 80019f0:	4618      	mov	r0, r3
 80019f2:	f00b fa53 	bl	800ce9c <SetDefaultValue>

				break;
 80019f6:	e016      	b.n	8001a26 <ProcessReceivedData+0x26e>
			case 'D':
				//
				point = (RxData[UART_1][1] - '0') * 10 + (RxData[UART_1][2] - '0');
 80019f8:	4b0e      	ldr	r3, [pc, #56]	; (8001a34 <ProcessReceivedData+0x27c>)
 80019fa:	785b      	ldrb	r3, [r3, #1]
 80019fc:	461a      	mov	r2, r3
 80019fe:	0092      	lsls	r2, r2, #2
 8001a00:	4413      	add	r3, r2
 8001a02:	005b      	lsls	r3, r3, #1
 8001a04:	b2da      	uxtb	r2, r3
 8001a06:	4b0b      	ldr	r3, [pc, #44]	; (8001a34 <ProcessReceivedData+0x27c>)
 8001a08:	789b      	ldrb	r3, [r3, #2]
 8001a0a:	4413      	add	r3, r2
 8001a0c:	b2db      	uxtb	r3, r3
 8001a0e:	3b10      	subs	r3, #16
 8001a10:	713b      	strb	r3, [r7, #4]
				StartWayFindingAndRuning(point);
 8001a12:	793b      	ldrb	r3, [r7, #4]
 8001a14:	4618      	mov	r0, r3
 8001a16:	f00b fa59 	bl	800cecc <StartWayFindingAndRuning>
				break;
 8001a1a:	e004      	b.n	8001a26 <ProcessReceivedData+0x26e>
			default:
				break;
		}
	}
 8001a1c:	bf00      	nop
 8001a1e:	e002      	b.n	8001a26 <ProcessReceivedData+0x26e>
				break;
 8001a20:	bf00      	nop
 8001a22:	e000      	b.n	8001a26 <ProcessReceivedData+0x26e>
				break;
 8001a24:	bf00      	nop
}
 8001a26:	bf00      	nop
 8001a28:	3708      	adds	r7, #8
 8001a2a:	46bd      	mov	sp, r7
 8001a2c:	bd80      	pop	{r7, pc}
 8001a2e:	bf00      	nop
 8001a30:	2000799c 	.word	0x2000799c
 8001a34:	20007944 	.word	0x20007944
 8001a38:	20000000 	.word	0x20000000
 8001a3c:	00000000 	.word	0x00000000
 8001a40:	20000004 	.word	0x20000004

08001a44 <HAL_TIM_PeriodElapsedCallback>:

//
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8001a44:	b580      	push	{r7, lr}
 8001a46:	b082      	sub	sp, #8
 8001a48:	af00      	add	r7, sp, #0
 8001a4a:	6078      	str	r0, [r7, #4]
	if (htim->Instance == TIM14)
 8001a4c:	687b      	ldr	r3, [r7, #4]
 8001a4e:	681b      	ldr	r3, [r3, #0]
 8001a50:	4a14      	ldr	r2, [pc, #80]	; (8001aa4 <HAL_TIM_PeriodElapsedCallback+0x60>)
 8001a52:	4293      	cmp	r3, r2
 8001a54:	d104      	bne.n	8001a60 <HAL_TIM_PeriodElapsedCallback+0x1c>
	{
		// PWM
		Periodic_Update_BreathingLights();
 8001a56:	f00c fbdb 	bl	800e210 <Periodic_Update_BreathingLights>
		//
		ProcessReceivedData();
 8001a5a:	f7ff fead 	bl	80017b8 <ProcessReceivedData>
 8001a5e:	e015      	b.n	8001a8c <HAL_TIM_PeriodElapsedCallback+0x48>
	}
	else if (htim->Instance == TIM6)
 8001a60:	687b      	ldr	r3, [r7, #4]
 8001a62:	681b      	ldr	r3, [r3, #0]
 8001a64:	4a10      	ldr	r2, [pc, #64]	; (8001aa8 <HAL_TIM_PeriodElapsedCallback+0x64>)
 8001a66:	4293      	cmp	r3, r2
 8001a68:	d109      	bne.n	8001a7e <HAL_TIM_PeriodElapsedCallback+0x3a>
	{
		//0.1ms

		//
		Periodic_Status_Control();
 8001a6a:	f00b fcbd 	bl	800d3e8 <Periodic_Status_Control>
		//
		//Periodic_Update_Car_ActualSpeed();
		//
		//Periodic_UpdateAndSet_Car_ExpectedSpeed();
		if (Is_Car_Runing() == 1)
 8001a6e:	f00c f8b3 	bl	800dbd8 <Is_Car_Runing>
 8001a72:	4603      	mov	r3, r0
 8001a74:	2b01      	cmp	r3, #1
 8001a76:	d109      	bne.n	8001a8c <HAL_TIM_PeriodElapsedCallback+0x48>
		{
			//
			Clean_Dormancy_Count();
 8001a78:	f00a fa26 	bl	800bec8 <Clean_Dormancy_Count>
 8001a7c:	e006      	b.n	8001a8c <HAL_TIM_PeriodElapsedCallback+0x48>
		}
	}

	else if (htim->Instance == TIM7)
 8001a7e:	687b      	ldr	r3, [r7, #4]
 8001a80:	681b      	ldr	r3, [r3, #0]
 8001a82:	4a0a      	ldr	r2, [pc, #40]	; (8001aac <HAL_TIM_PeriodElapsedCallback+0x68>)
 8001a84:	4293      	cmp	r3, r2
 8001a86:	d101      	bne.n	8001a8c <HAL_TIM_PeriodElapsedCallback+0x48>
	{
		//1s

		//
		Periodic_Dormancy_Counter();
 8001a88:	f00a fa70 	bl	800bf6c <Periodic_Dormancy_Counter>
	}

	if (htim->Instance == TIM8)
 8001a8c:	687b      	ldr	r3, [r7, #4]
 8001a8e:	681b      	ldr	r3, [r3, #0]
 8001a90:	4a07      	ldr	r2, [pc, #28]	; (8001ab0 <HAL_TIM_PeriodElapsedCallback+0x6c>)
 8001a92:	4293      	cmp	r3, r2
 8001a94:	d101      	bne.n	8001a9a <HAL_TIM_PeriodElapsedCallback+0x56>
	{
		//
		ProcessReceivedData();
 8001a96:	f7ff fe8f 	bl	80017b8 <ProcessReceivedData>
	}
}
 8001a9a:	bf00      	nop
 8001a9c:	3708      	adds	r7, #8
 8001a9e:	46bd      	mov	sp, r7
 8001aa0:	bd80      	pop	{r7, pc}
 8001aa2:	bf00      	nop
 8001aa4:	40002000 	.word	0x40002000
 8001aa8:	40001000 	.word	0x40001000
 8001aac:	40001400 	.word	0x40001400
 8001ab0:	40010400 	.word	0x40010400

08001ab4 <HAL_GPIO_EXTI_Callback>:

// 
void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8001ab4:	b580      	push	{r7, lr}
 8001ab6:	b082      	sub	sp, #8
 8001ab8:	af00      	add	r7, sp, #0
 8001aba:	4603      	mov	r3, r0
 8001abc:	80fb      	strh	r3, [r7, #6]
//
	Clean_Dormancy_Count();
 8001abe:	f00a fa03 	bl	800bec8 <Clean_Dormancy_Count>

	if (GPIO_Pin == Key_Stop_Pin)
 8001ac2:	88fb      	ldrh	r3, [r7, #6]
 8001ac4:	2b08      	cmp	r3, #8
 8001ac6:	d107      	bne.n	8001ad8 <HAL_GPIO_EXTI_Callback+0x24>
	{
		//

		SetCarSpeed(0, 0, 0);
 8001ac8:	ed9f 1a05 	vldr	s2, [pc, #20]	; 8001ae0 <HAL_GPIO_EXTI_Callback+0x2c>
 8001acc:	eddf 0a04 	vldr	s1, [pc, #16]	; 8001ae0 <HAL_GPIO_EXTI_Callback+0x2c>
 8001ad0:	ed9f 0a03 	vldr	s0, [pc, #12]	; 8001ae0 <HAL_GPIO_EXTI_Callback+0x2c>
 8001ad4:	f00c f9d0 	bl	800de78 <SetCarSpeed>
	}

}
 8001ad8:	bf00      	nop
 8001ada:	3708      	adds	r7, #8
 8001adc:	46bd      	mov	sp, r7
 8001ade:	bd80      	pop	{r7, pc}
 8001ae0:	00000000 	.word	0x00000000

08001ae4 <Error_Handler>:
/**
 * @brief  This function is executed in case of error occurrence.
 * @retval None
 */
void Error_Handler(void)
{
 8001ae4:	b480      	push	{r7}
 8001ae6:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001ae8:	b672      	cpsid	i
}
 8001aea:	bf00      	nop
	/* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1)
 8001aec:	e7fe      	b.n	8001aec <Error_Handler+0x8>
	...

08001af0 <MX_SDIO_SD_Init>:
DMA_HandleTypeDef hdma_sdio_tx;

/* SDIO init function */

void MX_SDIO_SD_Init(void)
{
 8001af0:	b480      	push	{r7}
 8001af2:	af00      	add	r7, sp, #0
    /* USER CODE END SDIO_Init 0 */

    /* USER CODE BEGIN SDIO_Init 1 */

    /* USER CODE END SDIO_Init 1 */
    hsd.Instance = SDIO;
 8001af4:	4b0d      	ldr	r3, [pc, #52]	; (8001b2c <MX_SDIO_SD_Init+0x3c>)
 8001af6:	4a0e      	ldr	r2, [pc, #56]	; (8001b30 <MX_SDIO_SD_Init+0x40>)
 8001af8:	601a      	str	r2, [r3, #0]
    hsd.Init.ClockEdge = SDIO_CLOCK_EDGE_RISING;
 8001afa:	4b0c      	ldr	r3, [pc, #48]	; (8001b2c <MX_SDIO_SD_Init+0x3c>)
 8001afc:	2200      	movs	r2, #0
 8001afe:	605a      	str	r2, [r3, #4]
    hsd.Init.ClockBypass = SDIO_CLOCK_BYPASS_DISABLE;
 8001b00:	4b0a      	ldr	r3, [pc, #40]	; (8001b2c <MX_SDIO_SD_Init+0x3c>)
 8001b02:	2200      	movs	r2, #0
 8001b04:	609a      	str	r2, [r3, #8]
    hsd.Init.ClockPowerSave = SDIO_CLOCK_POWER_SAVE_DISABLE;
 8001b06:	4b09      	ldr	r3, [pc, #36]	; (8001b2c <MX_SDIO_SD_Init+0x3c>)
 8001b08:	2200      	movs	r2, #0
 8001b0a:	60da      	str	r2, [r3, #12]
    hsd.Init.BusWide = SDIO_BUS_WIDE_1B;
 8001b0c:	4b07      	ldr	r3, [pc, #28]	; (8001b2c <MX_SDIO_SD_Init+0x3c>)
 8001b0e:	2200      	movs	r2, #0
 8001b10:	611a      	str	r2, [r3, #16]
    hsd.Init.HardwareFlowControl = SDIO_HARDWARE_FLOW_CONTROL_ENABLE;
 8001b12:	4b06      	ldr	r3, [pc, #24]	; (8001b2c <MX_SDIO_SD_Init+0x3c>)
 8001b14:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8001b18:	615a      	str	r2, [r3, #20]
    hsd.Init.ClockDiv = 0;
 8001b1a:	4b04      	ldr	r3, [pc, #16]	; (8001b2c <MX_SDIO_SD_Init+0x3c>)
 8001b1c:	2200      	movs	r2, #0
 8001b1e:	619a      	str	r2, [r3, #24]
    /* USER CODE BEGIN SDIO_Init 2 */

    /* USER CODE END SDIO_Init 2 */

}
 8001b20:	bf00      	nop
 8001b22:	46bd      	mov	sp, r7
 8001b24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b28:	4770      	bx	lr
 8001b2a:	bf00      	nop
 8001b2c:	20000c5c 	.word	0x20000c5c
 8001b30:	40012c00 	.word	0x40012c00

08001b34 <HAL_SD_MspInit>:

void HAL_SD_MspInit(SD_HandleTypeDef* sdHandle)
{
 8001b34:	b580      	push	{r7, lr}
 8001b36:	b08a      	sub	sp, #40	; 0x28
 8001b38:	af00      	add	r7, sp, #0
 8001b3a:	6078      	str	r0, [r7, #4]

    GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001b3c:	f107 0314 	add.w	r3, r7, #20
 8001b40:	2200      	movs	r2, #0
 8001b42:	601a      	str	r2, [r3, #0]
 8001b44:	605a      	str	r2, [r3, #4]
 8001b46:	609a      	str	r2, [r3, #8]
 8001b48:	60da      	str	r2, [r3, #12]
 8001b4a:	611a      	str	r2, [r3, #16]
    if(sdHandle->Instance==SDIO)
 8001b4c:	687b      	ldr	r3, [r7, #4]
 8001b4e:	681b      	ldr	r3, [r3, #0]
 8001b50:	4a68      	ldr	r2, [pc, #416]	; (8001cf4 <HAL_SD_MspInit+0x1c0>)
 8001b52:	4293      	cmp	r3, r2
 8001b54:	f040 80c9 	bne.w	8001cea <HAL_SD_MspInit+0x1b6>
    {
    /* USER CODE BEGIN SDIO_MspInit 0 */

    /* USER CODE END SDIO_MspInit 0 */
        /* SDIO clock enable */
        __HAL_RCC_SDIO_CLK_ENABLE();
 8001b58:	2300      	movs	r3, #0
 8001b5a:	613b      	str	r3, [r7, #16]
 8001b5c:	4b66      	ldr	r3, [pc, #408]	; (8001cf8 <HAL_SD_MspInit+0x1c4>)
 8001b5e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001b60:	4a65      	ldr	r2, [pc, #404]	; (8001cf8 <HAL_SD_MspInit+0x1c4>)
 8001b62:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8001b66:	6453      	str	r3, [r2, #68]	; 0x44
 8001b68:	4b63      	ldr	r3, [pc, #396]	; (8001cf8 <HAL_SD_MspInit+0x1c4>)
 8001b6a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001b6c:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8001b70:	613b      	str	r3, [r7, #16]
 8001b72:	693b      	ldr	r3, [r7, #16]

        __HAL_RCC_GPIOC_CLK_ENABLE();
 8001b74:	2300      	movs	r3, #0
 8001b76:	60fb      	str	r3, [r7, #12]
 8001b78:	4b5f      	ldr	r3, [pc, #380]	; (8001cf8 <HAL_SD_MspInit+0x1c4>)
 8001b7a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001b7c:	4a5e      	ldr	r2, [pc, #376]	; (8001cf8 <HAL_SD_MspInit+0x1c4>)
 8001b7e:	f043 0304 	orr.w	r3, r3, #4
 8001b82:	6313      	str	r3, [r2, #48]	; 0x30
 8001b84:	4b5c      	ldr	r3, [pc, #368]	; (8001cf8 <HAL_SD_MspInit+0x1c4>)
 8001b86:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001b88:	f003 0304 	and.w	r3, r3, #4
 8001b8c:	60fb      	str	r3, [r7, #12]
 8001b8e:	68fb      	ldr	r3, [r7, #12]
        __HAL_RCC_GPIOD_CLK_ENABLE();
 8001b90:	2300      	movs	r3, #0
 8001b92:	60bb      	str	r3, [r7, #8]
 8001b94:	4b58      	ldr	r3, [pc, #352]	; (8001cf8 <HAL_SD_MspInit+0x1c4>)
 8001b96:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001b98:	4a57      	ldr	r2, [pc, #348]	; (8001cf8 <HAL_SD_MspInit+0x1c4>)
 8001b9a:	f043 0308 	orr.w	r3, r3, #8
 8001b9e:	6313      	str	r3, [r2, #48]	; 0x30
 8001ba0:	4b55      	ldr	r3, [pc, #340]	; (8001cf8 <HAL_SD_MspInit+0x1c4>)
 8001ba2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001ba4:	f003 0308 	and.w	r3, r3, #8
 8001ba8:	60bb      	str	r3, [r7, #8]
 8001baa:	68bb      	ldr	r3, [r7, #8]
        PC10         ------> SDIO_D2
        PC11         ------> SDIO_D3
        PC12         ------> SDIO_CK
        PD2         ------> SDIO_CMD
        */
        GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_11
 8001bac:	f44f 53f8 	mov.w	r3, #7936	; 0x1f00
 8001bb0:	617b      	str	r3, [r7, #20]
                                                    |GPIO_PIN_12;
        GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001bb2:	2302      	movs	r3, #2
 8001bb4:	61bb      	str	r3, [r7, #24]
        GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001bb6:	2301      	movs	r3, #1
 8001bb8:	61fb      	str	r3, [r7, #28]
        GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001bba:	2303      	movs	r3, #3
 8001bbc:	623b      	str	r3, [r7, #32]
        GPIO_InitStruct.Alternate = GPIO_AF12_SDIO;
 8001bbe:	230c      	movs	r3, #12
 8001bc0:	627b      	str	r3, [r7, #36]	; 0x24
        HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001bc2:	f107 0314 	add.w	r3, r7, #20
 8001bc6:	4619      	mov	r1, r3
 8001bc8:	484c      	ldr	r0, [pc, #304]	; (8001cfc <HAL_SD_MspInit+0x1c8>)
 8001bca:	f002 fad9 	bl	8004180 <HAL_GPIO_Init>

        GPIO_InitStruct.Pin = GPIO_PIN_2;
 8001bce:	2304      	movs	r3, #4
 8001bd0:	617b      	str	r3, [r7, #20]
        GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001bd2:	2302      	movs	r3, #2
 8001bd4:	61bb      	str	r3, [r7, #24]
        GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001bd6:	2301      	movs	r3, #1
 8001bd8:	61fb      	str	r3, [r7, #28]
        GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001bda:	2303      	movs	r3, #3
 8001bdc:	623b      	str	r3, [r7, #32]
        GPIO_InitStruct.Alternate = GPIO_AF12_SDIO;
 8001bde:	230c      	movs	r3, #12
 8001be0:	627b      	str	r3, [r7, #36]	; 0x24
        HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001be2:	f107 0314 	add.w	r3, r7, #20
 8001be6:	4619      	mov	r1, r3
 8001be8:	4845      	ldr	r0, [pc, #276]	; (8001d00 <HAL_SD_MspInit+0x1cc>)
 8001bea:	f002 fac9 	bl	8004180 <HAL_GPIO_Init>

        /* SDIO DMA Init */
        /* SDIO_RX Init */
        hdma_sdio_rx.Instance = DMA2_Stream3;
 8001bee:	4b45      	ldr	r3, [pc, #276]	; (8001d04 <HAL_SD_MspInit+0x1d0>)
 8001bf0:	4a45      	ldr	r2, [pc, #276]	; (8001d08 <HAL_SD_MspInit+0x1d4>)
 8001bf2:	601a      	str	r2, [r3, #0]
        hdma_sdio_rx.Init.Channel = DMA_CHANNEL_4;
 8001bf4:	4b43      	ldr	r3, [pc, #268]	; (8001d04 <HAL_SD_MspInit+0x1d0>)
 8001bf6:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8001bfa:	605a      	str	r2, [r3, #4]
        hdma_sdio_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8001bfc:	4b41      	ldr	r3, [pc, #260]	; (8001d04 <HAL_SD_MspInit+0x1d0>)
 8001bfe:	2200      	movs	r2, #0
 8001c00:	609a      	str	r2, [r3, #8]
        hdma_sdio_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8001c02:	4b40      	ldr	r3, [pc, #256]	; (8001d04 <HAL_SD_MspInit+0x1d0>)
 8001c04:	2200      	movs	r2, #0
 8001c06:	60da      	str	r2, [r3, #12]
        hdma_sdio_rx.Init.MemInc = DMA_MINC_ENABLE;
 8001c08:	4b3e      	ldr	r3, [pc, #248]	; (8001d04 <HAL_SD_MspInit+0x1d0>)
 8001c0a:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8001c0e:	611a      	str	r2, [r3, #16]
        hdma_sdio_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8001c10:	4b3c      	ldr	r3, [pc, #240]	; (8001d04 <HAL_SD_MspInit+0x1d0>)
 8001c12:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8001c16:	615a      	str	r2, [r3, #20]
        hdma_sdio_rx.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8001c18:	4b3a      	ldr	r3, [pc, #232]	; (8001d04 <HAL_SD_MspInit+0x1d0>)
 8001c1a:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8001c1e:	619a      	str	r2, [r3, #24]
        hdma_sdio_rx.Init.Mode = DMA_PFCTRL;
 8001c20:	4b38      	ldr	r3, [pc, #224]	; (8001d04 <HAL_SD_MspInit+0x1d0>)
 8001c22:	2220      	movs	r2, #32
 8001c24:	61da      	str	r2, [r3, #28]
        hdma_sdio_rx.Init.Priority = DMA_PRIORITY_LOW;
 8001c26:	4b37      	ldr	r3, [pc, #220]	; (8001d04 <HAL_SD_MspInit+0x1d0>)
 8001c28:	2200      	movs	r2, #0
 8001c2a:	621a      	str	r2, [r3, #32]
        hdma_sdio_rx.Init.FIFOMode = DMA_FIFOMODE_ENABLE;
 8001c2c:	4b35      	ldr	r3, [pc, #212]	; (8001d04 <HAL_SD_MspInit+0x1d0>)
 8001c2e:	2204      	movs	r2, #4
 8001c30:	625a      	str	r2, [r3, #36]	; 0x24
        hdma_sdio_rx.Init.FIFOThreshold = DMA_FIFO_THRESHOLD_FULL;
 8001c32:	4b34      	ldr	r3, [pc, #208]	; (8001d04 <HAL_SD_MspInit+0x1d0>)
 8001c34:	2203      	movs	r2, #3
 8001c36:	629a      	str	r2, [r3, #40]	; 0x28
        hdma_sdio_rx.Init.MemBurst = DMA_MBURST_INC4;
 8001c38:	4b32      	ldr	r3, [pc, #200]	; (8001d04 <HAL_SD_MspInit+0x1d0>)
 8001c3a:	f44f 0200 	mov.w	r2, #8388608	; 0x800000
 8001c3e:	62da      	str	r2, [r3, #44]	; 0x2c
        hdma_sdio_rx.Init.PeriphBurst = DMA_PBURST_INC4;
 8001c40:	4b30      	ldr	r3, [pc, #192]	; (8001d04 <HAL_SD_MspInit+0x1d0>)
 8001c42:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
 8001c46:	631a      	str	r2, [r3, #48]	; 0x30
        if (HAL_DMA_Init(&hdma_sdio_rx) != HAL_OK)
 8001c48:	482e      	ldr	r0, [pc, #184]	; (8001d04 <HAL_SD_MspInit+0x1d0>)
 8001c4a:	f001 fe8b 	bl	8003964 <HAL_DMA_Init>
 8001c4e:	4603      	mov	r3, r0
 8001c50:	2b00      	cmp	r3, #0
 8001c52:	d001      	beq.n	8001c58 <HAL_SD_MspInit+0x124>
        {
            Error_Handler();
 8001c54:	f7ff ff46 	bl	8001ae4 <Error_Handler>
        }

        __HAL_LINKDMA(sdHandle,hdmarx,hdma_sdio_rx);
 8001c58:	687b      	ldr	r3, [r7, #4]
 8001c5a:	4a2a      	ldr	r2, [pc, #168]	; (8001d04 <HAL_SD_MspInit+0x1d0>)
 8001c5c:	641a      	str	r2, [r3, #64]	; 0x40
 8001c5e:	4a29      	ldr	r2, [pc, #164]	; (8001d04 <HAL_SD_MspInit+0x1d0>)
 8001c60:	687b      	ldr	r3, [r7, #4]
 8001c62:	6393      	str	r3, [r2, #56]	; 0x38

        /* SDIO_TX Init */
        hdma_sdio_tx.Instance = DMA2_Stream6;
 8001c64:	4b29      	ldr	r3, [pc, #164]	; (8001d0c <HAL_SD_MspInit+0x1d8>)
 8001c66:	4a2a      	ldr	r2, [pc, #168]	; (8001d10 <HAL_SD_MspInit+0x1dc>)
 8001c68:	601a      	str	r2, [r3, #0]
        hdma_sdio_tx.Init.Channel = DMA_CHANNEL_4;
 8001c6a:	4b28      	ldr	r3, [pc, #160]	; (8001d0c <HAL_SD_MspInit+0x1d8>)
 8001c6c:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8001c70:	605a      	str	r2, [r3, #4]
        hdma_sdio_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8001c72:	4b26      	ldr	r3, [pc, #152]	; (8001d0c <HAL_SD_MspInit+0x1d8>)
 8001c74:	2240      	movs	r2, #64	; 0x40
 8001c76:	609a      	str	r2, [r3, #8]
        hdma_sdio_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8001c78:	4b24      	ldr	r3, [pc, #144]	; (8001d0c <HAL_SD_MspInit+0x1d8>)
 8001c7a:	2200      	movs	r2, #0
 8001c7c:	60da      	str	r2, [r3, #12]
        hdma_sdio_tx.Init.MemInc = DMA_MINC_ENABLE;
 8001c7e:	4b23      	ldr	r3, [pc, #140]	; (8001d0c <HAL_SD_MspInit+0x1d8>)
 8001c80:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8001c84:	611a      	str	r2, [r3, #16]
        hdma_sdio_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8001c86:	4b21      	ldr	r3, [pc, #132]	; (8001d0c <HAL_SD_MspInit+0x1d8>)
 8001c88:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8001c8c:	615a      	str	r2, [r3, #20]
        hdma_sdio_tx.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8001c8e:	4b1f      	ldr	r3, [pc, #124]	; (8001d0c <HAL_SD_MspInit+0x1d8>)
 8001c90:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8001c94:	619a      	str	r2, [r3, #24]
        hdma_sdio_tx.Init.Mode = DMA_PFCTRL;
 8001c96:	4b1d      	ldr	r3, [pc, #116]	; (8001d0c <HAL_SD_MspInit+0x1d8>)
 8001c98:	2220      	movs	r2, #32
 8001c9a:	61da      	str	r2, [r3, #28]
        hdma_sdio_tx.Init.Priority = DMA_PRIORITY_LOW;
 8001c9c:	4b1b      	ldr	r3, [pc, #108]	; (8001d0c <HAL_SD_MspInit+0x1d8>)
 8001c9e:	2200      	movs	r2, #0
 8001ca0:	621a      	str	r2, [r3, #32]
        hdma_sdio_tx.Init.FIFOMode = DMA_FIFOMODE_ENABLE;
 8001ca2:	4b1a      	ldr	r3, [pc, #104]	; (8001d0c <HAL_SD_MspInit+0x1d8>)
 8001ca4:	2204      	movs	r2, #4
 8001ca6:	625a      	str	r2, [r3, #36]	; 0x24
        hdma_sdio_tx.Init.FIFOThreshold = DMA_FIFO_THRESHOLD_FULL;
 8001ca8:	4b18      	ldr	r3, [pc, #96]	; (8001d0c <HAL_SD_MspInit+0x1d8>)
 8001caa:	2203      	movs	r2, #3
 8001cac:	629a      	str	r2, [r3, #40]	; 0x28
        hdma_sdio_tx.Init.MemBurst = DMA_MBURST_INC4;
 8001cae:	4b17      	ldr	r3, [pc, #92]	; (8001d0c <HAL_SD_MspInit+0x1d8>)
 8001cb0:	f44f 0200 	mov.w	r2, #8388608	; 0x800000
 8001cb4:	62da      	str	r2, [r3, #44]	; 0x2c
        hdma_sdio_tx.Init.PeriphBurst = DMA_PBURST_INC4;
 8001cb6:	4b15      	ldr	r3, [pc, #84]	; (8001d0c <HAL_SD_MspInit+0x1d8>)
 8001cb8:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
 8001cbc:	631a      	str	r2, [r3, #48]	; 0x30
        if (HAL_DMA_Init(&hdma_sdio_tx) != HAL_OK)
 8001cbe:	4813      	ldr	r0, [pc, #76]	; (8001d0c <HAL_SD_MspInit+0x1d8>)
 8001cc0:	f001 fe50 	bl	8003964 <HAL_DMA_Init>
 8001cc4:	4603      	mov	r3, r0
 8001cc6:	2b00      	cmp	r3, #0
 8001cc8:	d001      	beq.n	8001cce <HAL_SD_MspInit+0x19a>
        {
            Error_Handler();
 8001cca:	f7ff ff0b 	bl	8001ae4 <Error_Handler>
        }

        __HAL_LINKDMA(sdHandle,hdmatx,hdma_sdio_tx);
 8001cce:	687b      	ldr	r3, [r7, #4]
 8001cd0:	4a0e      	ldr	r2, [pc, #56]	; (8001d0c <HAL_SD_MspInit+0x1d8>)
 8001cd2:	63da      	str	r2, [r3, #60]	; 0x3c
 8001cd4:	4a0d      	ldr	r2, [pc, #52]	; (8001d0c <HAL_SD_MspInit+0x1d8>)
 8001cd6:	687b      	ldr	r3, [r7, #4]
 8001cd8:	6393      	str	r3, [r2, #56]	; 0x38

        /* SDIO interrupt Init */
        HAL_NVIC_SetPriority(SDIO_IRQn, 13, 0);
 8001cda:	2200      	movs	r2, #0
 8001cdc:	210d      	movs	r1, #13
 8001cde:	2031      	movs	r0, #49	; 0x31
 8001ce0:	f001 fe09 	bl	80038f6 <HAL_NVIC_SetPriority>
        HAL_NVIC_EnableIRQ(SDIO_IRQn);
 8001ce4:	2031      	movs	r0, #49	; 0x31
 8001ce6:	f001 fe22 	bl	800392e <HAL_NVIC_EnableIRQ>
    /* USER CODE BEGIN SDIO_MspInit 1 */

    /* USER CODE END SDIO_MspInit 1 */
    }
}
 8001cea:	bf00      	nop
 8001cec:	3728      	adds	r7, #40	; 0x28
 8001cee:	46bd      	mov	sp, r7
 8001cf0:	bd80      	pop	{r7, pc}
 8001cf2:	bf00      	nop
 8001cf4:	40012c00 	.word	0x40012c00
 8001cf8:	40023800 	.word	0x40023800
 8001cfc:	40020800 	.word	0x40020800
 8001d00:	40020c00 	.word	0x40020c00
 8001d04:	20000ce0 	.word	0x20000ce0
 8001d08:	40026458 	.word	0x40026458
 8001d0c:	20000d40 	.word	0x20000d40
 8001d10:	400264a0 	.word	0x400264a0

08001d14 <MX_SPI1_Init>:
SPI_HandleTypeDef hspi2;
DMA_HandleTypeDef hdma_spi2_tx;

/* SPI1 init function */
void MX_SPI1_Init(void)
{
 8001d14:	b580      	push	{r7, lr}
 8001d16:	af00      	add	r7, sp, #0
    /* USER CODE END SPI1_Init 0 */

    /* USER CODE BEGIN SPI1_Init 1 */

    /* USER CODE END SPI1_Init 1 */
    hspi1.Instance = SPI1;
 8001d18:	4b17      	ldr	r3, [pc, #92]	; (8001d78 <MX_SPI1_Init+0x64>)
 8001d1a:	4a18      	ldr	r2, [pc, #96]	; (8001d7c <MX_SPI1_Init+0x68>)
 8001d1c:	601a      	str	r2, [r3, #0]
    hspi1.Init.Mode = SPI_MODE_MASTER;
 8001d1e:	4b16      	ldr	r3, [pc, #88]	; (8001d78 <MX_SPI1_Init+0x64>)
 8001d20:	f44f 7282 	mov.w	r2, #260	; 0x104
 8001d24:	605a      	str	r2, [r3, #4]
    hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8001d26:	4b14      	ldr	r3, [pc, #80]	; (8001d78 <MX_SPI1_Init+0x64>)
 8001d28:	2200      	movs	r2, #0
 8001d2a:	609a      	str	r2, [r3, #8]
    hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8001d2c:	4b12      	ldr	r3, [pc, #72]	; (8001d78 <MX_SPI1_Init+0x64>)
 8001d2e:	2200      	movs	r2, #0
 8001d30:	60da      	str	r2, [r3, #12]
    hspi1.Init.CLKPolarity = SPI_POLARITY_HIGH;
 8001d32:	4b11      	ldr	r3, [pc, #68]	; (8001d78 <MX_SPI1_Init+0x64>)
 8001d34:	2202      	movs	r2, #2
 8001d36:	611a      	str	r2, [r3, #16]
    hspi1.Init.CLKPhase = SPI_PHASE_2EDGE;
 8001d38:	4b0f      	ldr	r3, [pc, #60]	; (8001d78 <MX_SPI1_Init+0x64>)
 8001d3a:	2201      	movs	r2, #1
 8001d3c:	615a      	str	r2, [r3, #20]
    hspi1.Init.NSS = SPI_NSS_SOFT;
 8001d3e:	4b0e      	ldr	r3, [pc, #56]	; (8001d78 <MX_SPI1_Init+0x64>)
 8001d40:	f44f 7200 	mov.w	r2, #512	; 0x200
 8001d44:	619a      	str	r2, [r3, #24]
    hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_256;
 8001d46:	4b0c      	ldr	r3, [pc, #48]	; (8001d78 <MX_SPI1_Init+0x64>)
 8001d48:	2238      	movs	r2, #56	; 0x38
 8001d4a:	61da      	str	r2, [r3, #28]
    hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001d4c:	4b0a      	ldr	r3, [pc, #40]	; (8001d78 <MX_SPI1_Init+0x64>)
 8001d4e:	2200      	movs	r2, #0
 8001d50:	621a      	str	r2, [r3, #32]
    hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8001d52:	4b09      	ldr	r3, [pc, #36]	; (8001d78 <MX_SPI1_Init+0x64>)
 8001d54:	2200      	movs	r2, #0
 8001d56:	625a      	str	r2, [r3, #36]	; 0x24
    hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001d58:	4b07      	ldr	r3, [pc, #28]	; (8001d78 <MX_SPI1_Init+0x64>)
 8001d5a:	2200      	movs	r2, #0
 8001d5c:	629a      	str	r2, [r3, #40]	; 0x28
    hspi1.Init.CRCPolynomial = 10;
 8001d5e:	4b06      	ldr	r3, [pc, #24]	; (8001d78 <MX_SPI1_Init+0x64>)
 8001d60:	220a      	movs	r2, #10
 8001d62:	62da      	str	r2, [r3, #44]	; 0x2c
    if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8001d64:	4804      	ldr	r0, [pc, #16]	; (8001d78 <MX_SPI1_Init+0x64>)
 8001d66:	f004 fbd4 	bl	8006512 <HAL_SPI_Init>
 8001d6a:	4603      	mov	r3, r0
 8001d6c:	2b00      	cmp	r3, #0
 8001d6e:	d001      	beq.n	8001d74 <MX_SPI1_Init+0x60>
    {
        Error_Handler();
 8001d70:	f7ff feb8 	bl	8001ae4 <Error_Handler>
    }
    /* USER CODE BEGIN SPI1_Init 2 */

    /* USER CODE END SPI1_Init 2 */

}
 8001d74:	bf00      	nop
 8001d76:	bd80      	pop	{r7, pc}
 8001d78:	20000da0 	.word	0x20000da0
 8001d7c:	40013000 	.word	0x40013000

08001d80 <MX_SPI2_Init>:
/* SPI2 init function */
void MX_SPI2_Init(void)
{
 8001d80:	b580      	push	{r7, lr}
 8001d82:	af00      	add	r7, sp, #0
    /* USER CODE END SPI2_Init 0 */

    /* USER CODE BEGIN SPI2_Init 1 */

    /* USER CODE END SPI2_Init 1 */
    hspi2.Instance = SPI2;
 8001d84:	4b17      	ldr	r3, [pc, #92]	; (8001de4 <MX_SPI2_Init+0x64>)
 8001d86:	4a18      	ldr	r2, [pc, #96]	; (8001de8 <MX_SPI2_Init+0x68>)
 8001d88:	601a      	str	r2, [r3, #0]
    hspi2.Init.Mode = SPI_MODE_MASTER;
 8001d8a:	4b16      	ldr	r3, [pc, #88]	; (8001de4 <MX_SPI2_Init+0x64>)
 8001d8c:	f44f 7282 	mov.w	r2, #260	; 0x104
 8001d90:	605a      	str	r2, [r3, #4]
    hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 8001d92:	4b14      	ldr	r3, [pc, #80]	; (8001de4 <MX_SPI2_Init+0x64>)
 8001d94:	2200      	movs	r2, #0
 8001d96:	609a      	str	r2, [r3, #8]
    hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 8001d98:	4b12      	ldr	r3, [pc, #72]	; (8001de4 <MX_SPI2_Init+0x64>)
 8001d9a:	2200      	movs	r2, #0
 8001d9c:	60da      	str	r2, [r3, #12]
    hspi2.Init.CLKPolarity = SPI_POLARITY_HIGH;
 8001d9e:	4b11      	ldr	r3, [pc, #68]	; (8001de4 <MX_SPI2_Init+0x64>)
 8001da0:	2202      	movs	r2, #2
 8001da2:	611a      	str	r2, [r3, #16]
    hspi2.Init.CLKPhase = SPI_PHASE_2EDGE;
 8001da4:	4b0f      	ldr	r3, [pc, #60]	; (8001de4 <MX_SPI2_Init+0x64>)
 8001da6:	2201      	movs	r2, #1
 8001da8:	615a      	str	r2, [r3, #20]
    hspi2.Init.NSS = SPI_NSS_SOFT;
 8001daa:	4b0e      	ldr	r3, [pc, #56]	; (8001de4 <MX_SPI2_Init+0x64>)
 8001dac:	f44f 7200 	mov.w	r2, #512	; 0x200
 8001db0:	619a      	str	r2, [r3, #24]
    hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8001db2:	4b0c      	ldr	r3, [pc, #48]	; (8001de4 <MX_SPI2_Init+0x64>)
 8001db4:	2200      	movs	r2, #0
 8001db6:	61da      	str	r2, [r3, #28]
    hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001db8:	4b0a      	ldr	r3, [pc, #40]	; (8001de4 <MX_SPI2_Init+0x64>)
 8001dba:	2200      	movs	r2, #0
 8001dbc:	621a      	str	r2, [r3, #32]
    hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 8001dbe:	4b09      	ldr	r3, [pc, #36]	; (8001de4 <MX_SPI2_Init+0x64>)
 8001dc0:	2200      	movs	r2, #0
 8001dc2:	625a      	str	r2, [r3, #36]	; 0x24
    hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001dc4:	4b07      	ldr	r3, [pc, #28]	; (8001de4 <MX_SPI2_Init+0x64>)
 8001dc6:	2200      	movs	r2, #0
 8001dc8:	629a      	str	r2, [r3, #40]	; 0x28
    hspi2.Init.CRCPolynomial = 10;
 8001dca:	4b06      	ldr	r3, [pc, #24]	; (8001de4 <MX_SPI2_Init+0x64>)
 8001dcc:	220a      	movs	r2, #10
 8001dce:	62da      	str	r2, [r3, #44]	; 0x2c
    if (HAL_SPI_Init(&hspi2) != HAL_OK)
 8001dd0:	4804      	ldr	r0, [pc, #16]	; (8001de4 <MX_SPI2_Init+0x64>)
 8001dd2:	f004 fb9e 	bl	8006512 <HAL_SPI_Init>
 8001dd6:	4603      	mov	r3, r0
 8001dd8:	2b00      	cmp	r3, #0
 8001dda:	d001      	beq.n	8001de0 <MX_SPI2_Init+0x60>
    {
        Error_Handler();
 8001ddc:	f7ff fe82 	bl	8001ae4 <Error_Handler>
    }
    /* USER CODE BEGIN SPI2_Init 2 */

    /* USER CODE END SPI2_Init 2 */

}
 8001de0:	bf00      	nop
 8001de2:	bd80      	pop	{r7, pc}
 8001de4:	20000df8 	.word	0x20000df8
 8001de8:	40003800 	.word	0x40003800

08001dec <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 8001dec:	b580      	push	{r7, lr}
 8001dee:	b08c      	sub	sp, #48	; 0x30
 8001df0:	af00      	add	r7, sp, #0
 8001df2:	6078      	str	r0, [r7, #4]

    GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001df4:	f107 031c 	add.w	r3, r7, #28
 8001df8:	2200      	movs	r2, #0
 8001dfa:	601a      	str	r2, [r3, #0]
 8001dfc:	605a      	str	r2, [r3, #4]
 8001dfe:	609a      	str	r2, [r3, #8]
 8001e00:	60da      	str	r2, [r3, #12]
 8001e02:	611a      	str	r2, [r3, #16]
    if(spiHandle->Instance==SPI1)
 8001e04:	687b      	ldr	r3, [r7, #4]
 8001e06:	681b      	ldr	r3, [r3, #0]
 8001e08:	4a58      	ldr	r2, [pc, #352]	; (8001f6c <HAL_SPI_MspInit+0x180>)
 8001e0a:	4293      	cmp	r3, r2
 8001e0c:	d12c      	bne.n	8001e68 <HAL_SPI_MspInit+0x7c>
    {
    /* USER CODE BEGIN SPI1_MspInit 0 */

    /* USER CODE END SPI1_MspInit 0 */
        /* SPI1 clock enable */
        __HAL_RCC_SPI1_CLK_ENABLE();
 8001e0e:	2300      	movs	r3, #0
 8001e10:	61bb      	str	r3, [r7, #24]
 8001e12:	4b57      	ldr	r3, [pc, #348]	; (8001f70 <HAL_SPI_MspInit+0x184>)
 8001e14:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001e16:	4a56      	ldr	r2, [pc, #344]	; (8001f70 <HAL_SPI_MspInit+0x184>)
 8001e18:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8001e1c:	6453      	str	r3, [r2, #68]	; 0x44
 8001e1e:	4b54      	ldr	r3, [pc, #336]	; (8001f70 <HAL_SPI_MspInit+0x184>)
 8001e20:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001e22:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8001e26:	61bb      	str	r3, [r7, #24]
 8001e28:	69bb      	ldr	r3, [r7, #24]

        __HAL_RCC_GPIOB_CLK_ENABLE();
 8001e2a:	2300      	movs	r3, #0
 8001e2c:	617b      	str	r3, [r7, #20]
 8001e2e:	4b50      	ldr	r3, [pc, #320]	; (8001f70 <HAL_SPI_MspInit+0x184>)
 8001e30:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001e32:	4a4f      	ldr	r2, [pc, #316]	; (8001f70 <HAL_SPI_MspInit+0x184>)
 8001e34:	f043 0302 	orr.w	r3, r3, #2
 8001e38:	6313      	str	r3, [r2, #48]	; 0x30
 8001e3a:	4b4d      	ldr	r3, [pc, #308]	; (8001f70 <HAL_SPI_MspInit+0x184>)
 8001e3c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001e3e:	f003 0302 	and.w	r3, r3, #2
 8001e42:	617b      	str	r3, [r7, #20]
 8001e44:	697b      	ldr	r3, [r7, #20]
        /**SPI1 GPIO Configuration
        PB3         ------> SPI1_SCK
        PB4         ------> SPI1_MISO
        PB5         ------> SPI1_MOSI
        */
        GPIO_InitStruct.Pin = W52QXX_SCK_Pin|W52QXX_MISO_Pin|W52QXX_MOSI_Pin;
 8001e46:	2338      	movs	r3, #56	; 0x38
 8001e48:	61fb      	str	r3, [r7, #28]
        GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001e4a:	2302      	movs	r3, #2
 8001e4c:	623b      	str	r3, [r7, #32]
        GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e4e:	2300      	movs	r3, #0
 8001e50:	627b      	str	r3, [r7, #36]	; 0x24
        GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001e52:	2303      	movs	r3, #3
 8001e54:	62bb      	str	r3, [r7, #40]	; 0x28
        GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8001e56:	2305      	movs	r3, #5
 8001e58:	62fb      	str	r3, [r7, #44]	; 0x2c
        HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001e5a:	f107 031c 	add.w	r3, r7, #28
 8001e5e:	4619      	mov	r1, r3
 8001e60:	4844      	ldr	r0, [pc, #272]	; (8001f74 <HAL_SPI_MspInit+0x188>)
 8001e62:	f002 f98d 	bl	8004180 <HAL_GPIO_Init>

    /* USER CODE BEGIN SPI2_MspInit 1 */

    /* USER CODE END SPI2_MspInit 1 */
    }
}
 8001e66:	e07c      	b.n	8001f62 <HAL_SPI_MspInit+0x176>
    else if(spiHandle->Instance==SPI2)
 8001e68:	687b      	ldr	r3, [r7, #4]
 8001e6a:	681b      	ldr	r3, [r3, #0]
 8001e6c:	4a42      	ldr	r2, [pc, #264]	; (8001f78 <HAL_SPI_MspInit+0x18c>)
 8001e6e:	4293      	cmp	r3, r2
 8001e70:	d177      	bne.n	8001f62 <HAL_SPI_MspInit+0x176>
        __HAL_RCC_SPI2_CLK_ENABLE();
 8001e72:	2300      	movs	r3, #0
 8001e74:	613b      	str	r3, [r7, #16]
 8001e76:	4b3e      	ldr	r3, [pc, #248]	; (8001f70 <HAL_SPI_MspInit+0x184>)
 8001e78:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001e7a:	4a3d      	ldr	r2, [pc, #244]	; (8001f70 <HAL_SPI_MspInit+0x184>)
 8001e7c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001e80:	6413      	str	r3, [r2, #64]	; 0x40
 8001e82:	4b3b      	ldr	r3, [pc, #236]	; (8001f70 <HAL_SPI_MspInit+0x184>)
 8001e84:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001e86:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001e8a:	613b      	str	r3, [r7, #16]
 8001e8c:	693b      	ldr	r3, [r7, #16]
        __HAL_RCC_GPIOC_CLK_ENABLE();
 8001e8e:	2300      	movs	r3, #0
 8001e90:	60fb      	str	r3, [r7, #12]
 8001e92:	4b37      	ldr	r3, [pc, #220]	; (8001f70 <HAL_SPI_MspInit+0x184>)
 8001e94:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001e96:	4a36      	ldr	r2, [pc, #216]	; (8001f70 <HAL_SPI_MspInit+0x184>)
 8001e98:	f043 0304 	orr.w	r3, r3, #4
 8001e9c:	6313      	str	r3, [r2, #48]	; 0x30
 8001e9e:	4b34      	ldr	r3, [pc, #208]	; (8001f70 <HAL_SPI_MspInit+0x184>)
 8001ea0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001ea2:	f003 0304 	and.w	r3, r3, #4
 8001ea6:	60fb      	str	r3, [r7, #12]
 8001ea8:	68fb      	ldr	r3, [r7, #12]
        __HAL_RCC_GPIOB_CLK_ENABLE();
 8001eaa:	2300      	movs	r3, #0
 8001eac:	60bb      	str	r3, [r7, #8]
 8001eae:	4b30      	ldr	r3, [pc, #192]	; (8001f70 <HAL_SPI_MspInit+0x184>)
 8001eb0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001eb2:	4a2f      	ldr	r2, [pc, #188]	; (8001f70 <HAL_SPI_MspInit+0x184>)
 8001eb4:	f043 0302 	orr.w	r3, r3, #2
 8001eb8:	6313      	str	r3, [r2, #48]	; 0x30
 8001eba:	4b2d      	ldr	r3, [pc, #180]	; (8001f70 <HAL_SPI_MspInit+0x184>)
 8001ebc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001ebe:	f003 0302 	and.w	r3, r3, #2
 8001ec2:	60bb      	str	r3, [r7, #8]
 8001ec4:	68bb      	ldr	r3, [r7, #8]
        GPIO_InitStruct.Pin = LCD_SDA_Pin;
 8001ec6:	2308      	movs	r3, #8
 8001ec8:	61fb      	str	r3, [r7, #28]
        GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001eca:	2302      	movs	r3, #2
 8001ecc:	623b      	str	r3, [r7, #32]
        GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ece:	2300      	movs	r3, #0
 8001ed0:	627b      	str	r3, [r7, #36]	; 0x24
        GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001ed2:	2303      	movs	r3, #3
 8001ed4:	62bb      	str	r3, [r7, #40]	; 0x28
        GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8001ed6:	2305      	movs	r3, #5
 8001ed8:	62fb      	str	r3, [r7, #44]	; 0x2c
        HAL_GPIO_Init(LCD_SDA_GPIO_Port, &GPIO_InitStruct);
 8001eda:	f107 031c 	add.w	r3, r7, #28
 8001ede:	4619      	mov	r1, r3
 8001ee0:	4826      	ldr	r0, [pc, #152]	; (8001f7c <HAL_SPI_MspInit+0x190>)
 8001ee2:	f002 f94d 	bl	8004180 <HAL_GPIO_Init>
        GPIO_InitStruct.Pin = LCD_SCL_Pin;
 8001ee6:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8001eea:	61fb      	str	r3, [r7, #28]
        GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001eec:	2302      	movs	r3, #2
 8001eee:	623b      	str	r3, [r7, #32]
        GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ef0:	2300      	movs	r3, #0
 8001ef2:	627b      	str	r3, [r7, #36]	; 0x24
        GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001ef4:	2303      	movs	r3, #3
 8001ef6:	62bb      	str	r3, [r7, #40]	; 0x28
        GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8001ef8:	2305      	movs	r3, #5
 8001efa:	62fb      	str	r3, [r7, #44]	; 0x2c
        HAL_GPIO_Init(LCD_SCL_GPIO_Port, &GPIO_InitStruct);
 8001efc:	f107 031c 	add.w	r3, r7, #28
 8001f00:	4619      	mov	r1, r3
 8001f02:	481c      	ldr	r0, [pc, #112]	; (8001f74 <HAL_SPI_MspInit+0x188>)
 8001f04:	f002 f93c 	bl	8004180 <HAL_GPIO_Init>
        hdma_spi2_tx.Instance = DMA1_Stream4;
 8001f08:	4b1d      	ldr	r3, [pc, #116]	; (8001f80 <HAL_SPI_MspInit+0x194>)
 8001f0a:	4a1e      	ldr	r2, [pc, #120]	; (8001f84 <HAL_SPI_MspInit+0x198>)
 8001f0c:	601a      	str	r2, [r3, #0]
        hdma_spi2_tx.Init.Channel = DMA_CHANNEL_0;
 8001f0e:	4b1c      	ldr	r3, [pc, #112]	; (8001f80 <HAL_SPI_MspInit+0x194>)
 8001f10:	2200      	movs	r2, #0
 8001f12:	605a      	str	r2, [r3, #4]
        hdma_spi2_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8001f14:	4b1a      	ldr	r3, [pc, #104]	; (8001f80 <HAL_SPI_MspInit+0x194>)
 8001f16:	2240      	movs	r2, #64	; 0x40
 8001f18:	609a      	str	r2, [r3, #8]
        hdma_spi2_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8001f1a:	4b19      	ldr	r3, [pc, #100]	; (8001f80 <HAL_SPI_MspInit+0x194>)
 8001f1c:	2200      	movs	r2, #0
 8001f1e:	60da      	str	r2, [r3, #12]
        hdma_spi2_tx.Init.MemInc = DMA_MINC_ENABLE;
 8001f20:	4b17      	ldr	r3, [pc, #92]	; (8001f80 <HAL_SPI_MspInit+0x194>)
 8001f22:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8001f26:	611a      	str	r2, [r3, #16]
        hdma_spi2_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8001f28:	4b15      	ldr	r3, [pc, #84]	; (8001f80 <HAL_SPI_MspInit+0x194>)
 8001f2a:	2200      	movs	r2, #0
 8001f2c:	615a      	str	r2, [r3, #20]
        hdma_spi2_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8001f2e:	4b14      	ldr	r3, [pc, #80]	; (8001f80 <HAL_SPI_MspInit+0x194>)
 8001f30:	2200      	movs	r2, #0
 8001f32:	619a      	str	r2, [r3, #24]
        hdma_spi2_tx.Init.Mode = DMA_NORMAL;
 8001f34:	4b12      	ldr	r3, [pc, #72]	; (8001f80 <HAL_SPI_MspInit+0x194>)
 8001f36:	2200      	movs	r2, #0
 8001f38:	61da      	str	r2, [r3, #28]
        hdma_spi2_tx.Init.Priority = DMA_PRIORITY_LOW;
 8001f3a:	4b11      	ldr	r3, [pc, #68]	; (8001f80 <HAL_SPI_MspInit+0x194>)
 8001f3c:	2200      	movs	r2, #0
 8001f3e:	621a      	str	r2, [r3, #32]
        hdma_spi2_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8001f40:	4b0f      	ldr	r3, [pc, #60]	; (8001f80 <HAL_SPI_MspInit+0x194>)
 8001f42:	2200      	movs	r2, #0
 8001f44:	625a      	str	r2, [r3, #36]	; 0x24
        if (HAL_DMA_Init(&hdma_spi2_tx) != HAL_OK)
 8001f46:	480e      	ldr	r0, [pc, #56]	; (8001f80 <HAL_SPI_MspInit+0x194>)
 8001f48:	f001 fd0c 	bl	8003964 <HAL_DMA_Init>
 8001f4c:	4603      	mov	r3, r0
 8001f4e:	2b00      	cmp	r3, #0
 8001f50:	d001      	beq.n	8001f56 <HAL_SPI_MspInit+0x16a>
            Error_Handler();
 8001f52:	f7ff fdc7 	bl	8001ae4 <Error_Handler>
        __HAL_LINKDMA(spiHandle,hdmatx,hdma_spi2_tx);
 8001f56:	687b      	ldr	r3, [r7, #4]
 8001f58:	4a09      	ldr	r2, [pc, #36]	; (8001f80 <HAL_SPI_MspInit+0x194>)
 8001f5a:	649a      	str	r2, [r3, #72]	; 0x48
 8001f5c:	4a08      	ldr	r2, [pc, #32]	; (8001f80 <HAL_SPI_MspInit+0x194>)
 8001f5e:	687b      	ldr	r3, [r7, #4]
 8001f60:	6393      	str	r3, [r2, #56]	; 0x38
}
 8001f62:	bf00      	nop
 8001f64:	3730      	adds	r7, #48	; 0x30
 8001f66:	46bd      	mov	sp, r7
 8001f68:	bd80      	pop	{r7, pc}
 8001f6a:	bf00      	nop
 8001f6c:	40013000 	.word	0x40013000
 8001f70:	40023800 	.word	0x40023800
 8001f74:	40020400 	.word	0x40020400
 8001f78:	40003800 	.word	0x40003800
 8001f7c:	40020800 	.word	0x40020800
 8001f80:	20000e50 	.word	0x20000e50
 8001f84:	40026070 	.word	0x40026070

08001f88 <HAL_MspInit>:
/* USER CODE END 0 */
/**
    * Initializes the Global MSP.
    */
void HAL_MspInit(void)
{
 8001f88:	b480      	push	{r7}
 8001f8a:	b083      	sub	sp, #12
 8001f8c:	af00      	add	r7, sp, #0
    /* USER CODE BEGIN MspInit 0 */

    /* USER CODE END MspInit 0 */

    __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001f8e:	2300      	movs	r3, #0
 8001f90:	607b      	str	r3, [r7, #4]
 8001f92:	4b10      	ldr	r3, [pc, #64]	; (8001fd4 <HAL_MspInit+0x4c>)
 8001f94:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001f96:	4a0f      	ldr	r2, [pc, #60]	; (8001fd4 <HAL_MspInit+0x4c>)
 8001f98:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001f9c:	6453      	str	r3, [r2, #68]	; 0x44
 8001f9e:	4b0d      	ldr	r3, [pc, #52]	; (8001fd4 <HAL_MspInit+0x4c>)
 8001fa0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001fa2:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001fa6:	607b      	str	r3, [r7, #4]
 8001fa8:	687b      	ldr	r3, [r7, #4]
    __HAL_RCC_PWR_CLK_ENABLE();
 8001faa:	2300      	movs	r3, #0
 8001fac:	603b      	str	r3, [r7, #0]
 8001fae:	4b09      	ldr	r3, [pc, #36]	; (8001fd4 <HAL_MspInit+0x4c>)
 8001fb0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001fb2:	4a08      	ldr	r2, [pc, #32]	; (8001fd4 <HAL_MspInit+0x4c>)
 8001fb4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001fb8:	6413      	str	r3, [r2, #64]	; 0x40
 8001fba:	4b06      	ldr	r3, [pc, #24]	; (8001fd4 <HAL_MspInit+0x4c>)
 8001fbc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001fbe:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001fc2:	603b      	str	r3, [r7, #0]
 8001fc4:	683b      	ldr	r3, [r7, #0]
    /* System interrupt init*/

    /* USER CODE BEGIN MspInit 1 */

    /* USER CODE END MspInit 1 */
}
 8001fc6:	bf00      	nop
 8001fc8:	370c      	adds	r7, #12
 8001fca:	46bd      	mov	sp, r7
 8001fcc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fd0:	4770      	bx	lr
 8001fd2:	bf00      	nop
 8001fd4:	40023800 	.word	0x40023800

08001fd8 <NMI_Handler>:
/******************************************************************************/
/**
    * @brief This function handles Non maskable interrupt.
    */
void NMI_Handler(void)
{
 8001fd8:	b480      	push	{r7}
 8001fda:	af00      	add	r7, sp, #0
    /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

    /* USER CODE END NonMaskableInt_IRQn 0 */
    /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
	while (1)
 8001fdc:	e7fe      	b.n	8001fdc <NMI_Handler+0x4>

08001fde <HardFault_Handler>:

/**
    * @brief This function handles Hard fault interrupt.
    */
void HardFault_Handler(void)
{
 8001fde:	b480      	push	{r7}
 8001fe0:	af00      	add	r7, sp, #0
    /* USER CODE BEGIN HardFault_IRQn 0 */

    /* USER CODE END HardFault_IRQn 0 */
    while (1)
 8001fe2:	e7fe      	b.n	8001fe2 <HardFault_Handler+0x4>

08001fe4 <MemManage_Handler>:

/**
    * @brief This function handles Memory management fault.
    */
void MemManage_Handler(void)
{
 8001fe4:	b480      	push	{r7}
 8001fe6:	af00      	add	r7, sp, #0
    /* USER CODE BEGIN MemoryManagement_IRQn 0 */

    /* USER CODE END MemoryManagement_IRQn 0 */
    while (1)
 8001fe8:	e7fe      	b.n	8001fe8 <MemManage_Handler+0x4>

08001fea <BusFault_Handler>:

/**
    * @brief This function handles Pre-fetch fault, memory access fault.
    */
void BusFault_Handler(void)
{
 8001fea:	b480      	push	{r7}
 8001fec:	af00      	add	r7, sp, #0
    /* USER CODE BEGIN BusFault_IRQn 0 */

    /* USER CODE END BusFault_IRQn 0 */
    while (1)
 8001fee:	e7fe      	b.n	8001fee <BusFault_Handler+0x4>

08001ff0 <UsageFault_Handler>:

/**
    * @brief This function handles Undefined instruction or illegal state.
    */
void UsageFault_Handler(void)
{
 8001ff0:	b480      	push	{r7}
 8001ff2:	af00      	add	r7, sp, #0
    /* USER CODE BEGIN UsageFault_IRQn 0 */

    /* USER CODE END UsageFault_IRQn 0 */
    while (1)
 8001ff4:	e7fe      	b.n	8001ff4 <UsageFault_Handler+0x4>

08001ff6 <SVC_Handler>:

/**
    * @brief This function handles System service call via SWI instruction.
    */
void SVC_Handler(void)
{
 8001ff6:	b480      	push	{r7}
 8001ff8:	af00      	add	r7, sp, #0

    /* USER CODE END SVCall_IRQn 0 */
    /* USER CODE BEGIN SVCall_IRQn 1 */

    /* USER CODE END SVCall_IRQn 1 */
}
 8001ffa:	bf00      	nop
 8001ffc:	46bd      	mov	sp, r7
 8001ffe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002002:	4770      	bx	lr

08002004 <DebugMon_Handler>:

/**
    * @brief This function handles Debug monitor.
    */
void DebugMon_Handler(void)
{
 8002004:	b480      	push	{r7}
 8002006:	af00      	add	r7, sp, #0

    /* USER CODE END DebugMonitor_IRQn 0 */
    /* USER CODE BEGIN DebugMonitor_IRQn 1 */

    /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002008:	bf00      	nop
 800200a:	46bd      	mov	sp, r7
 800200c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002010:	4770      	bx	lr

08002012 <PendSV_Handler>:

/**
    * @brief This function handles Pendable request for system service.
    */
void PendSV_Handler(void)
{
 8002012:	b480      	push	{r7}
 8002014:	af00      	add	r7, sp, #0

    /* USER CODE END PendSV_IRQn 0 */
    /* USER CODE BEGIN PendSV_IRQn 1 */

    /* USER CODE END PendSV_IRQn 1 */
}
 8002016:	bf00      	nop
 8002018:	46bd      	mov	sp, r7
 800201a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800201e:	4770      	bx	lr

08002020 <SysTick_Handler>:

/**
    * @brief This function handles System tick timer.
    */
void SysTick_Handler(void)
{
 8002020:	b580      	push	{r7, lr}
 8002022:	af00      	add	r7, sp, #0
    /* USER CODE BEGIN SysTick_IRQn 0 */

    /* USER CODE END SysTick_IRQn 0 */
    HAL_IncTick();
 8002024:	f000 ff7c 	bl	8002f20 <HAL_IncTick>
    /* USER CODE BEGIN SysTick_IRQn 1 */

    /* USER CODE END SysTick_IRQn 1 */
}
 8002028:	bf00      	nop
 800202a:	bd80      	pop	{r7, pc}

0800202c <EXTI3_IRQHandler>:

/**
    * @brief This function handles EXTI line3 interrupt.
    */
void EXTI3_IRQHandler(void)
{
 800202c:	b580      	push	{r7, lr}
 800202e:	af00      	add	r7, sp, #0
    /* USER CODE BEGIN EXTI3_IRQn 0 */

    /* USER CODE END EXTI3_IRQn 0 */
    HAL_GPIO_EXTI_IRQHandler(Key_Stop_Pin);
 8002030:	2008      	movs	r0, #8
 8002032:	f002 fa73 	bl	800451c <HAL_GPIO_EXTI_IRQHandler>
    /* USER CODE BEGIN EXTI3_IRQn 1 */

    /* USER CODE END EXTI3_IRQn 1 */
}
 8002036:	bf00      	nop
 8002038:	bd80      	pop	{r7, pc}
	...

0800203c <DMA1_Stream4_IRQHandler>:

/**
    * @brief This function handles DMA1 stream4 global interrupt.
    */
void DMA1_Stream4_IRQHandler(void)
{
 800203c:	b580      	push	{r7, lr}
 800203e:	af00      	add	r7, sp, #0
    /* USER CODE BEGIN DMA1_Stream4_IRQn 0 */
    /* USER CODE END DMA1_Stream4_IRQn 0 */
    HAL_DMA_IRQHandler(&hdma_spi2_tx);
 8002040:	4802      	ldr	r0, [pc, #8]	; (800204c <DMA1_Stream4_IRQHandler+0x10>)
 8002042:	f001 fe27 	bl	8003c94 <HAL_DMA_IRQHandler>
    /* USER CODE BEGIN DMA1_Stream4_IRQn 1 */

    /* USER CODE END DMA1_Stream4_IRQn 1 */
}
 8002046:	bf00      	nop
 8002048:	bd80      	pop	{r7, pc}
 800204a:	bf00      	nop
 800204c:	20000e50 	.word	0x20000e50

08002050 <USART1_IRQHandler>:

/**
    * @brief This function handles USART1 global interrupt.
    */
void USART1_IRQHandler(void)
{
 8002050:	b580      	push	{r7, lr}
 8002052:	af00      	add	r7, sp, #0
    /* USER CODE BEGIN USART1_IRQn 0 */

    /* USER CODE END USART1_IRQn 0 */
    HAL_UART_IRQHandler(&huart1);
 8002054:	4802      	ldr	r0, [pc, #8]	; (8002060 <USART1_IRQHandler+0x10>)
 8002056:	f006 f95f 	bl	8008318 <HAL_UART_IRQHandler>
    /* USER CODE BEGIN USART1_IRQn 1 */

    /* USER CODE END USART1_IRQn 1 */
}
 800205a:	bf00      	nop
 800205c:	bd80      	pop	{r7, pc}
 800205e:	bf00      	nop
 8002060:	2000113c 	.word	0x2000113c

08002064 <TIM8_UP_TIM13_IRQHandler>:

/**
    * @brief This function handles TIM8 update interrupt and TIM13 global interrupt.
    */
void TIM8_UP_TIM13_IRQHandler(void)
{
 8002064:	b580      	push	{r7, lr}
 8002066:	af00      	add	r7, sp, #0
    /* USER CODE BEGIN TIM8_UP_TIM13_IRQn 0 */

    /* USER CODE END TIM8_UP_TIM13_IRQn 0 */
    HAL_TIM_IRQHandler(&htim8);
 8002068:	4803      	ldr	r0, [pc, #12]	; (8002078 <TIM8_UP_TIM13_IRQHandler+0x14>)
 800206a:	f005 f9eb 	bl	8007444 <HAL_TIM_IRQHandler>
    HAL_TIM_IRQHandler(&htim13);
 800206e:	4803      	ldr	r0, [pc, #12]	; (800207c <TIM8_UP_TIM13_IRQHandler+0x18>)
 8002070:	f005 f9e8 	bl	8007444 <HAL_TIM_IRQHandler>
    /* USER CODE BEGIN TIM8_UP_TIM13_IRQn 1 */

    /* USER CODE END TIM8_UP_TIM13_IRQn 1 */
}
 8002074:	bf00      	nop
 8002076:	bd80      	pop	{r7, pc}
 8002078:	20001064 	.word	0x20001064
 800207c:	200010ac 	.word	0x200010ac

08002080 <TIM8_TRG_COM_TIM14_IRQHandler>:

/**
    * @brief This function handles TIM8 trigger and commutation interrupts and TIM14 global interrupt.
    */
void TIM8_TRG_COM_TIM14_IRQHandler(void)
{
 8002080:	b580      	push	{r7, lr}
 8002082:	af00      	add	r7, sp, #0
    /* USER CODE BEGIN TIM8_TRG_COM_TIM14_IRQn 0 */

    /* USER CODE END TIM8_TRG_COM_TIM14_IRQn 0 */
    HAL_TIM_IRQHandler(&htim8);
 8002084:	4803      	ldr	r0, [pc, #12]	; (8002094 <TIM8_TRG_COM_TIM14_IRQHandler+0x14>)
 8002086:	f005 f9dd 	bl	8007444 <HAL_TIM_IRQHandler>
    HAL_TIM_IRQHandler(&htim14);
 800208a:	4803      	ldr	r0, [pc, #12]	; (8002098 <TIM8_TRG_COM_TIM14_IRQHandler+0x18>)
 800208c:	f005 f9da 	bl	8007444 <HAL_TIM_IRQHandler>
    /* USER CODE BEGIN TIM8_TRG_COM_TIM14_IRQn 1 */

    /* USER CODE END TIM8_TRG_COM_TIM14_IRQn 1 */
}
 8002090:	bf00      	nop
 8002092:	bd80      	pop	{r7, pc}
 8002094:	20001064 	.word	0x20001064
 8002098:	200010f4 	.word	0x200010f4

0800209c <SDIO_IRQHandler>:

/**
    * @brief This function handles SDIO global interrupt.
    */
void SDIO_IRQHandler(void)
{
 800209c:	b580      	push	{r7, lr}
 800209e:	af00      	add	r7, sp, #0
    /* USER CODE BEGIN SDIO_IRQn 0 */

    /* USER CODE END SDIO_IRQn 0 */
    HAL_SD_IRQHandler(&hsd);
 80020a0:	4802      	ldr	r0, [pc, #8]	; (80020ac <SDIO_IRQHandler+0x10>)
 80020a2:	f003 f97b 	bl	800539c <HAL_SD_IRQHandler>
    /* USER CODE BEGIN SDIO_IRQn 1 */

    /* USER CODE END SDIO_IRQn 1 */
}
 80020a6:	bf00      	nop
 80020a8:	bd80      	pop	{r7, pc}
 80020aa:	bf00      	nop
 80020ac:	20000c5c 	.word	0x20000c5c

080020b0 <TIM6_DAC_IRQHandler>:

/**
    * @brief This function handles TIM6 global interrupt, DAC1 and DAC2 underrun error interrupts.
    */
void TIM6_DAC_IRQHandler(void)
{
 80020b0:	b580      	push	{r7, lr}
 80020b2:	af00      	add	r7, sp, #0
    /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

    /* USER CODE END TIM6_DAC_IRQn 0 */
    HAL_TIM_IRQHandler(&htim6);
 80020b4:	4802      	ldr	r0, [pc, #8]	; (80020c0 <TIM6_DAC_IRQHandler+0x10>)
 80020b6:	f005 f9c5 	bl	8007444 <HAL_TIM_IRQHandler>
    /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

    /* USER CODE END TIM6_DAC_IRQn 1 */
}
 80020ba:	bf00      	nop
 80020bc:	bd80      	pop	{r7, pc}
 80020be:	bf00      	nop
 80020c0:	20000fd4 	.word	0x20000fd4

080020c4 <TIM7_IRQHandler>:

/**
    * @brief This function handles TIM7 global interrupt.
    */
void TIM7_IRQHandler(void)
{
 80020c4:	b580      	push	{r7, lr}
 80020c6:	af00      	add	r7, sp, #0
    /* USER CODE BEGIN TIM7_IRQn 0 */

    /* USER CODE END TIM7_IRQn 0 */
    HAL_TIM_IRQHandler(&htim7);
 80020c8:	4802      	ldr	r0, [pc, #8]	; (80020d4 <TIM7_IRQHandler+0x10>)
 80020ca:	f005 f9bb 	bl	8007444 <HAL_TIM_IRQHandler>
    /* USER CODE BEGIN TIM7_IRQn 1 */

    /* USER CODE END TIM7_IRQn 1 */
}
 80020ce:	bf00      	nop
 80020d0:	bd80      	pop	{r7, pc}
 80020d2:	bf00      	nop
 80020d4:	2000101c 	.word	0x2000101c

080020d8 <DMA2_Stream3_IRQHandler>:

/**
    * @brief This function handles DMA2 stream3 global interrupt.
    */
void DMA2_Stream3_IRQHandler(void)
{
 80020d8:	b580      	push	{r7, lr}
 80020da:	af00      	add	r7, sp, #0
    /* USER CODE BEGIN DMA2_Stream3_IRQn 0 */

    /* USER CODE END DMA2_Stream3_IRQn 0 */
    HAL_DMA_IRQHandler(&hdma_sdio_rx);
 80020dc:	4802      	ldr	r0, [pc, #8]	; (80020e8 <DMA2_Stream3_IRQHandler+0x10>)
 80020de:	f001 fdd9 	bl	8003c94 <HAL_DMA_IRQHandler>
    /* USER CODE BEGIN DMA2_Stream3_IRQn 1 */

    /* USER CODE END DMA2_Stream3_IRQn 1 */
}
 80020e2:	bf00      	nop
 80020e4:	bd80      	pop	{r7, pc}
 80020e6:	bf00      	nop
 80020e8:	20000ce0 	.word	0x20000ce0

080020ec <DMA2_Stream6_IRQHandler>:

/**
    * @brief This function handles DMA2 stream6 global interrupt.
    */
void DMA2_Stream6_IRQHandler(void)
{
 80020ec:	b580      	push	{r7, lr}
 80020ee:	af00      	add	r7, sp, #0
    /* USER CODE BEGIN DMA2_Stream6_IRQn 0 */

    /* USER CODE END DMA2_Stream6_IRQn 0 */
    HAL_DMA_IRQHandler(&hdma_sdio_tx);
 80020f0:	4802      	ldr	r0, [pc, #8]	; (80020fc <DMA2_Stream6_IRQHandler+0x10>)
 80020f2:	f001 fdcf 	bl	8003c94 <HAL_DMA_IRQHandler>
    /* USER CODE BEGIN DMA2_Stream6_IRQn 1 */

    /* USER CODE END DMA2_Stream6_IRQn 1 */
}
 80020f6:	bf00      	nop
 80020f8:	bd80      	pop	{r7, pc}
 80020fa:	bf00      	nop
 80020fc:	20000d40 	.word	0x20000d40

08002100 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8002100:	b480      	push	{r7}
 8002102:	af00      	add	r7, sp, #0
	return 1;
 8002104:	2301      	movs	r3, #1
}
 8002106:	4618      	mov	r0, r3
 8002108:	46bd      	mov	sp, r7
 800210a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800210e:	4770      	bx	lr

08002110 <_kill>:

int _kill(int pid, int sig)
{
 8002110:	b580      	push	{r7, lr}
 8002112:	b082      	sub	sp, #8
 8002114:	af00      	add	r7, sp, #0
 8002116:	6078      	str	r0, [r7, #4]
 8002118:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 800211a:	f00c fef9 	bl	800ef10 <__errno>
 800211e:	4603      	mov	r3, r0
 8002120:	2216      	movs	r2, #22
 8002122:	601a      	str	r2, [r3, #0]
	return -1;
 8002124:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002128:	4618      	mov	r0, r3
 800212a:	3708      	adds	r7, #8
 800212c:	46bd      	mov	sp, r7
 800212e:	bd80      	pop	{r7, pc}

08002130 <_exit>:

void _exit (int status)
{
 8002130:	b580      	push	{r7, lr}
 8002132:	b082      	sub	sp, #8
 8002134:	af00      	add	r7, sp, #0
 8002136:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 8002138:	f04f 31ff 	mov.w	r1, #4294967295
 800213c:	6878      	ldr	r0, [r7, #4]
 800213e:	f7ff ffe7 	bl	8002110 <_kill>
	while (1) {}		/* Make sure we hang here */
 8002142:	e7fe      	b.n	8002142 <_exit+0x12>

08002144 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8002144:	b580      	push	{r7, lr}
 8002146:	b086      	sub	sp, #24
 8002148:	af00      	add	r7, sp, #0
 800214a:	60f8      	str	r0, [r7, #12]
 800214c:	60b9      	str	r1, [r7, #8]
 800214e:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002150:	2300      	movs	r3, #0
 8002152:	617b      	str	r3, [r7, #20]
 8002154:	e00a      	b.n	800216c <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8002156:	f3af 8000 	nop.w
 800215a:	4601      	mov	r1, r0
 800215c:	68bb      	ldr	r3, [r7, #8]
 800215e:	1c5a      	adds	r2, r3, #1
 8002160:	60ba      	str	r2, [r7, #8]
 8002162:	b2ca      	uxtb	r2, r1
 8002164:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002166:	697b      	ldr	r3, [r7, #20]
 8002168:	3301      	adds	r3, #1
 800216a:	617b      	str	r3, [r7, #20]
 800216c:	697a      	ldr	r2, [r7, #20]
 800216e:	687b      	ldr	r3, [r7, #4]
 8002170:	429a      	cmp	r2, r3
 8002172:	dbf0      	blt.n	8002156 <_read+0x12>
	}

return len;
 8002174:	687b      	ldr	r3, [r7, #4]
}
 8002176:	4618      	mov	r0, r3
 8002178:	3718      	adds	r7, #24
 800217a:	46bd      	mov	sp, r7
 800217c:	bd80      	pop	{r7, pc}

0800217e <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 800217e:	b580      	push	{r7, lr}
 8002180:	b086      	sub	sp, #24
 8002182:	af00      	add	r7, sp, #0
 8002184:	60f8      	str	r0, [r7, #12]
 8002186:	60b9      	str	r1, [r7, #8]
 8002188:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800218a:	2300      	movs	r3, #0
 800218c:	617b      	str	r3, [r7, #20]
 800218e:	e009      	b.n	80021a4 <_write+0x26>
	{
		__io_putchar(*ptr++);
 8002190:	68bb      	ldr	r3, [r7, #8]
 8002192:	1c5a      	adds	r2, r3, #1
 8002194:	60ba      	str	r2, [r7, #8]
 8002196:	781b      	ldrb	r3, [r3, #0]
 8002198:	4618      	mov	r0, r3
 800219a:	f3af 8000 	nop.w
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800219e:	697b      	ldr	r3, [r7, #20]
 80021a0:	3301      	adds	r3, #1
 80021a2:	617b      	str	r3, [r7, #20]
 80021a4:	697a      	ldr	r2, [r7, #20]
 80021a6:	687b      	ldr	r3, [r7, #4]
 80021a8:	429a      	cmp	r2, r3
 80021aa:	dbf1      	blt.n	8002190 <_write+0x12>
	}
	return len;
 80021ac:	687b      	ldr	r3, [r7, #4]
}
 80021ae:	4618      	mov	r0, r3
 80021b0:	3718      	adds	r7, #24
 80021b2:	46bd      	mov	sp, r7
 80021b4:	bd80      	pop	{r7, pc}

080021b6 <_close>:

int _close(int file)
{
 80021b6:	b480      	push	{r7}
 80021b8:	b083      	sub	sp, #12
 80021ba:	af00      	add	r7, sp, #0
 80021bc:	6078      	str	r0, [r7, #4]
	return -1;
 80021be:	f04f 33ff 	mov.w	r3, #4294967295
}
 80021c2:	4618      	mov	r0, r3
 80021c4:	370c      	adds	r7, #12
 80021c6:	46bd      	mov	sp, r7
 80021c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021cc:	4770      	bx	lr

080021ce <_fstat>:


int _fstat(int file, struct stat *st)
{
 80021ce:	b480      	push	{r7}
 80021d0:	b083      	sub	sp, #12
 80021d2:	af00      	add	r7, sp, #0
 80021d4:	6078      	str	r0, [r7, #4]
 80021d6:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 80021d8:	683b      	ldr	r3, [r7, #0]
 80021da:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 80021de:	605a      	str	r2, [r3, #4]
	return 0;
 80021e0:	2300      	movs	r3, #0
}
 80021e2:	4618      	mov	r0, r3
 80021e4:	370c      	adds	r7, #12
 80021e6:	46bd      	mov	sp, r7
 80021e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021ec:	4770      	bx	lr

080021ee <_isatty>:

int _isatty(int file)
{
 80021ee:	b480      	push	{r7}
 80021f0:	b083      	sub	sp, #12
 80021f2:	af00      	add	r7, sp, #0
 80021f4:	6078      	str	r0, [r7, #4]
	return 1;
 80021f6:	2301      	movs	r3, #1
}
 80021f8:	4618      	mov	r0, r3
 80021fa:	370c      	adds	r7, #12
 80021fc:	46bd      	mov	sp, r7
 80021fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002202:	4770      	bx	lr

08002204 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8002204:	b480      	push	{r7}
 8002206:	b085      	sub	sp, #20
 8002208:	af00      	add	r7, sp, #0
 800220a:	60f8      	str	r0, [r7, #12]
 800220c:	60b9      	str	r1, [r7, #8]
 800220e:	607a      	str	r2, [r7, #4]
	return 0;
 8002210:	2300      	movs	r3, #0
}
 8002212:	4618      	mov	r0, r3
 8002214:	3714      	adds	r7, #20
 8002216:	46bd      	mov	sp, r7
 8002218:	f85d 7b04 	ldr.w	r7, [sp], #4
 800221c:	4770      	bx	lr
	...

08002220 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002220:	b580      	push	{r7, lr}
 8002222:	b086      	sub	sp, #24
 8002224:	af00      	add	r7, sp, #0
 8002226:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002228:	4a14      	ldr	r2, [pc, #80]	; (800227c <_sbrk+0x5c>)
 800222a:	4b15      	ldr	r3, [pc, #84]	; (8002280 <_sbrk+0x60>)
 800222c:	1ad3      	subs	r3, r2, r3
 800222e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002230:	697b      	ldr	r3, [r7, #20]
 8002232:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002234:	4b13      	ldr	r3, [pc, #76]	; (8002284 <_sbrk+0x64>)
 8002236:	681b      	ldr	r3, [r3, #0]
 8002238:	2b00      	cmp	r3, #0
 800223a:	d102      	bne.n	8002242 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 800223c:	4b11      	ldr	r3, [pc, #68]	; (8002284 <_sbrk+0x64>)
 800223e:	4a12      	ldr	r2, [pc, #72]	; (8002288 <_sbrk+0x68>)
 8002240:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8002242:	4b10      	ldr	r3, [pc, #64]	; (8002284 <_sbrk+0x64>)
 8002244:	681a      	ldr	r2, [r3, #0]
 8002246:	687b      	ldr	r3, [r7, #4]
 8002248:	4413      	add	r3, r2
 800224a:	693a      	ldr	r2, [r7, #16]
 800224c:	429a      	cmp	r2, r3
 800224e:	d207      	bcs.n	8002260 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002250:	f00c fe5e 	bl	800ef10 <__errno>
 8002254:	4603      	mov	r3, r0
 8002256:	220c      	movs	r2, #12
 8002258:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800225a:	f04f 33ff 	mov.w	r3, #4294967295
 800225e:	e009      	b.n	8002274 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002260:	4b08      	ldr	r3, [pc, #32]	; (8002284 <_sbrk+0x64>)
 8002262:	681b      	ldr	r3, [r3, #0]
 8002264:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8002266:	4b07      	ldr	r3, [pc, #28]	; (8002284 <_sbrk+0x64>)
 8002268:	681a      	ldr	r2, [r3, #0]
 800226a:	687b      	ldr	r3, [r7, #4]
 800226c:	4413      	add	r3, r2
 800226e:	4a05      	ldr	r2, [pc, #20]	; (8002284 <_sbrk+0x64>)
 8002270:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8002272:	68fb      	ldr	r3, [r7, #12]
}
 8002274:	4618      	mov	r0, r3
 8002276:	3718      	adds	r7, #24
 8002278:	46bd      	mov	sp, r7
 800227a:	bd80      	pop	{r7, pc}
 800227c:	20020000 	.word	0x20020000
 8002280:	00000800 	.word	0x00000800
 8002284:	20000eb0 	.word	0x20000eb0
 8002288:	200079b0 	.word	0x200079b0

0800228c <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 800228c:	b480      	push	{r7}
 800228e:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8002290:	4b06      	ldr	r3, [pc, #24]	; (80022ac <SystemInit+0x20>)
 8002292:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002296:	4a05      	ldr	r2, [pc, #20]	; (80022ac <SystemInit+0x20>)
 8002298:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 800229c:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80022a0:	bf00      	nop
 80022a2:	46bd      	mov	sp, r7
 80022a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022a8:	4770      	bx	lr
 80022aa:	bf00      	nop
 80022ac:	e000ed00 	.word	0xe000ed00

080022b0 <MX_TIM1_Init>:
TIM_HandleTypeDef htim13;
TIM_HandleTypeDef htim14;

/* TIM1 init function */
void MX_TIM1_Init(void)
{
 80022b0:	b580      	push	{r7, lr}
 80022b2:	b08c      	sub	sp, #48	; 0x30
 80022b4:	af00      	add	r7, sp, #0

    /* USER CODE BEGIN TIM1_Init 0 */

    /* USER CODE END TIM1_Init 0 */

    TIM_Encoder_InitTypeDef sConfig = {0};
 80022b6:	f107 030c 	add.w	r3, r7, #12
 80022ba:	2224      	movs	r2, #36	; 0x24
 80022bc:	2100      	movs	r1, #0
 80022be:	4618      	mov	r0, r3
 80022c0:	f00c fe50 	bl	800ef64 <memset>
    TIM_MasterConfigTypeDef sMasterConfig = {0};
 80022c4:	1d3b      	adds	r3, r7, #4
 80022c6:	2200      	movs	r2, #0
 80022c8:	601a      	str	r2, [r3, #0]
 80022ca:	605a      	str	r2, [r3, #4]

    /* USER CODE BEGIN TIM1_Init 1 */

    /* USER CODE END TIM1_Init 1 */
    htim1.Instance = TIM1;
 80022cc:	4b22      	ldr	r3, [pc, #136]	; (8002358 <MX_TIM1_Init+0xa8>)
 80022ce:	4a23      	ldr	r2, [pc, #140]	; (800235c <MX_TIM1_Init+0xac>)
 80022d0:	601a      	str	r2, [r3, #0]
    htim1.Init.Prescaler = 0;
 80022d2:	4b21      	ldr	r3, [pc, #132]	; (8002358 <MX_TIM1_Init+0xa8>)
 80022d4:	2200      	movs	r2, #0
 80022d6:	605a      	str	r2, [r3, #4]
    htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 80022d8:	4b1f      	ldr	r3, [pc, #124]	; (8002358 <MX_TIM1_Init+0xa8>)
 80022da:	2200      	movs	r2, #0
 80022dc:	609a      	str	r2, [r3, #8]
    htim1.Init.Period = 65535;
 80022de:	4b1e      	ldr	r3, [pc, #120]	; (8002358 <MX_TIM1_Init+0xa8>)
 80022e0:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80022e4:	60da      	str	r2, [r3, #12]
    htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80022e6:	4b1c      	ldr	r3, [pc, #112]	; (8002358 <MX_TIM1_Init+0xa8>)
 80022e8:	2200      	movs	r2, #0
 80022ea:	611a      	str	r2, [r3, #16]
    htim1.Init.RepetitionCounter = 0;
 80022ec:	4b1a      	ldr	r3, [pc, #104]	; (8002358 <MX_TIM1_Init+0xa8>)
 80022ee:	2200      	movs	r2, #0
 80022f0:	615a      	str	r2, [r3, #20]
    htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80022f2:	4b19      	ldr	r3, [pc, #100]	; (8002358 <MX_TIM1_Init+0xa8>)
 80022f4:	2200      	movs	r2, #0
 80022f6:	619a      	str	r2, [r3, #24]
    sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 80022f8:	2303      	movs	r3, #3
 80022fa:	60fb      	str	r3, [r7, #12]
    sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 80022fc:	2300      	movs	r3, #0
 80022fe:	613b      	str	r3, [r7, #16]
    sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8002300:	2301      	movs	r3, #1
 8002302:	617b      	str	r3, [r7, #20]
    sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8002304:	2300      	movs	r3, #0
 8002306:	61bb      	str	r3, [r7, #24]
    sConfig.IC1Filter = 0;
 8002308:	2300      	movs	r3, #0
 800230a:	61fb      	str	r3, [r7, #28]
    sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 800230c:	2300      	movs	r3, #0
 800230e:	623b      	str	r3, [r7, #32]
    sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8002310:	2301      	movs	r3, #1
 8002312:	627b      	str	r3, [r7, #36]	; 0x24
    sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8002314:	2300      	movs	r3, #0
 8002316:	62bb      	str	r3, [r7, #40]	; 0x28
    sConfig.IC2Filter = 0;
 8002318:	2300      	movs	r3, #0
 800231a:	62fb      	str	r3, [r7, #44]	; 0x2c
    if (HAL_TIM_Encoder_Init(&htim1, &sConfig) != HAL_OK)
 800231c:	f107 030c 	add.w	r3, r7, #12
 8002320:	4619      	mov	r1, r3
 8002322:	480d      	ldr	r0, [pc, #52]	; (8002358 <MX_TIM1_Init+0xa8>)
 8002324:	f004 ff5a 	bl	80071dc <HAL_TIM_Encoder_Init>
 8002328:	4603      	mov	r3, r0
 800232a:	2b00      	cmp	r3, #0
 800232c:	d001      	beq.n	8002332 <MX_TIM1_Init+0x82>
    {
        Error_Handler();
 800232e:	f7ff fbd9 	bl	8001ae4 <Error_Handler>
    }
    sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002332:	2300      	movs	r3, #0
 8002334:	607b      	str	r3, [r7, #4]
    sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002336:	2300      	movs	r3, #0
 8002338:	60bb      	str	r3, [r7, #8]
    if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 800233a:	1d3b      	adds	r3, r7, #4
 800233c:	4619      	mov	r1, r3
 800233e:	4806      	ldr	r0, [pc, #24]	; (8002358 <MX_TIM1_Init+0xa8>)
 8002340:	f005 fe4a 	bl	8007fd8 <HAL_TIMEx_MasterConfigSynchronization>
 8002344:	4603      	mov	r3, r0
 8002346:	2b00      	cmp	r3, #0
 8002348:	d001      	beq.n	800234e <MX_TIM1_Init+0x9e>
    {
        Error_Handler();
 800234a:	f7ff fbcb 	bl	8001ae4 <Error_Handler>
    }
    /* USER CODE BEGIN TIM1_Init 2 */

    /* USER CODE END TIM1_Init 2 */

}
 800234e:	bf00      	nop
 8002350:	3730      	adds	r7, #48	; 0x30
 8002352:	46bd      	mov	sp, r7
 8002354:	bd80      	pop	{r7, pc}
 8002356:	bf00      	nop
 8002358:	20000eb4 	.word	0x20000eb4
 800235c:	40010000 	.word	0x40010000

08002360 <MX_TIM3_Init>:
/* TIM3 init function */
void MX_TIM3_Init(void)
{
 8002360:	b580      	push	{r7, lr}
 8002362:	b08e      	sub	sp, #56	; 0x38
 8002364:	af00      	add	r7, sp, #0

    /* USER CODE BEGIN TIM3_Init 0 */

    /* USER CODE END TIM3_Init 0 */

    TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8002366:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800236a:	2200      	movs	r2, #0
 800236c:	601a      	str	r2, [r3, #0]
 800236e:	605a      	str	r2, [r3, #4]
 8002370:	609a      	str	r2, [r3, #8]
 8002372:	60da      	str	r2, [r3, #12]
    TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002374:	f107 0320 	add.w	r3, r7, #32
 8002378:	2200      	movs	r2, #0
 800237a:	601a      	str	r2, [r3, #0]
 800237c:	605a      	str	r2, [r3, #4]
    TIM_OC_InitTypeDef sConfigOC = {0};
 800237e:	1d3b      	adds	r3, r7, #4
 8002380:	2200      	movs	r2, #0
 8002382:	601a      	str	r2, [r3, #0]
 8002384:	605a      	str	r2, [r3, #4]
 8002386:	609a      	str	r2, [r3, #8]
 8002388:	60da      	str	r2, [r3, #12]
 800238a:	611a      	str	r2, [r3, #16]
 800238c:	615a      	str	r2, [r3, #20]
 800238e:	619a      	str	r2, [r3, #24]

    /* USER CODE BEGIN TIM3_Init 1 */

    /* USER CODE END TIM3_Init 1 */
    htim3.Instance = TIM3;
 8002390:	4b3d      	ldr	r3, [pc, #244]	; (8002488 <MX_TIM3_Init+0x128>)
 8002392:	4a3e      	ldr	r2, [pc, #248]	; (800248c <MX_TIM3_Init+0x12c>)
 8002394:	601a      	str	r2, [r3, #0]
    htim3.Init.Prescaler = 0;
 8002396:	4b3c      	ldr	r3, [pc, #240]	; (8002488 <MX_TIM3_Init+0x128>)
 8002398:	2200      	movs	r2, #0
 800239a:	605a      	str	r2, [r3, #4]
    htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 800239c:	4b3a      	ldr	r3, [pc, #232]	; (8002488 <MX_TIM3_Init+0x128>)
 800239e:	2200      	movs	r2, #0
 80023a0:	609a      	str	r2, [r3, #8]
    htim3.Init.Period = 16800-1;
 80023a2:	4b39      	ldr	r3, [pc, #228]	; (8002488 <MX_TIM3_Init+0x128>)
 80023a4:	f244 129f 	movw	r2, #16799	; 0x419f
 80023a8:	60da      	str	r2, [r3, #12]
    htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80023aa:	4b37      	ldr	r3, [pc, #220]	; (8002488 <MX_TIM3_Init+0x128>)
 80023ac:	2200      	movs	r2, #0
 80023ae:	611a      	str	r2, [r3, #16]
    htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80023b0:	4b35      	ldr	r3, [pc, #212]	; (8002488 <MX_TIM3_Init+0x128>)
 80023b2:	2200      	movs	r2, #0
 80023b4:	619a      	str	r2, [r3, #24]
    if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 80023b6:	4834      	ldr	r0, [pc, #208]	; (8002488 <MX_TIM3_Init+0x128>)
 80023b8:	f004 fc90 	bl	8006cdc <HAL_TIM_Base_Init>
 80023bc:	4603      	mov	r3, r0
 80023be:	2b00      	cmp	r3, #0
 80023c0:	d001      	beq.n	80023c6 <MX_TIM3_Init+0x66>
    {
        Error_Handler();
 80023c2:	f7ff fb8f 	bl	8001ae4 <Error_Handler>
    }
    sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80023c6:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80023ca:	62bb      	str	r3, [r7, #40]	; 0x28
    if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 80023cc:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80023d0:	4619      	mov	r1, r3
 80023d2:	482d      	ldr	r0, [pc, #180]	; (8002488 <MX_TIM3_Init+0x128>)
 80023d4:	f005 fa00 	bl	80077d8 <HAL_TIM_ConfigClockSource>
 80023d8:	4603      	mov	r3, r0
 80023da:	2b00      	cmp	r3, #0
 80023dc:	d001      	beq.n	80023e2 <MX_TIM3_Init+0x82>
    {
        Error_Handler();
 80023de:	f7ff fb81 	bl	8001ae4 <Error_Handler>
    }
    if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 80023e2:	4829      	ldr	r0, [pc, #164]	; (8002488 <MX_TIM3_Init+0x128>)
 80023e4:	f004 fd69 	bl	8006eba <HAL_TIM_PWM_Init>
 80023e8:	4603      	mov	r3, r0
 80023ea:	2b00      	cmp	r3, #0
 80023ec:	d001      	beq.n	80023f2 <MX_TIM3_Init+0x92>
    {
        Error_Handler();
 80023ee:	f7ff fb79 	bl	8001ae4 <Error_Handler>
    }
    sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80023f2:	2300      	movs	r3, #0
 80023f4:	623b      	str	r3, [r7, #32]
    sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80023f6:	2300      	movs	r3, #0
 80023f8:	627b      	str	r3, [r7, #36]	; 0x24
    if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 80023fa:	f107 0320 	add.w	r3, r7, #32
 80023fe:	4619      	mov	r1, r3
 8002400:	4821      	ldr	r0, [pc, #132]	; (8002488 <MX_TIM3_Init+0x128>)
 8002402:	f005 fde9 	bl	8007fd8 <HAL_TIMEx_MasterConfigSynchronization>
 8002406:	4603      	mov	r3, r0
 8002408:	2b00      	cmp	r3, #0
 800240a:	d001      	beq.n	8002410 <MX_TIM3_Init+0xb0>
    {
        Error_Handler();
 800240c:	f7ff fb6a 	bl	8001ae4 <Error_Handler>
    }
    sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8002410:	2360      	movs	r3, #96	; 0x60
 8002412:	607b      	str	r3, [r7, #4]
    sConfigOC.Pulse = 0;
 8002414:	2300      	movs	r3, #0
 8002416:	60bb      	str	r3, [r7, #8]
    sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8002418:	2300      	movs	r3, #0
 800241a:	60fb      	str	r3, [r7, #12]
    sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800241c:	2300      	movs	r3, #0
 800241e:	617b      	str	r3, [r7, #20]
    if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8002420:	1d3b      	adds	r3, r7, #4
 8002422:	2200      	movs	r2, #0
 8002424:	4619      	mov	r1, r3
 8002426:	4818      	ldr	r0, [pc, #96]	; (8002488 <MX_TIM3_Init+0x128>)
 8002428:	f005 f914 	bl	8007654 <HAL_TIM_PWM_ConfigChannel>
 800242c:	4603      	mov	r3, r0
 800242e:	2b00      	cmp	r3, #0
 8002430:	d001      	beq.n	8002436 <MX_TIM3_Init+0xd6>
    {
        Error_Handler();
 8002432:	f7ff fb57 	bl	8001ae4 <Error_Handler>
    }
    if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8002436:	1d3b      	adds	r3, r7, #4
 8002438:	2204      	movs	r2, #4
 800243a:	4619      	mov	r1, r3
 800243c:	4812      	ldr	r0, [pc, #72]	; (8002488 <MX_TIM3_Init+0x128>)
 800243e:	f005 f909 	bl	8007654 <HAL_TIM_PWM_ConfigChannel>
 8002442:	4603      	mov	r3, r0
 8002444:	2b00      	cmp	r3, #0
 8002446:	d001      	beq.n	800244c <MX_TIM3_Init+0xec>
    {
        Error_Handler();
 8002448:	f7ff fb4c 	bl	8001ae4 <Error_Handler>
    }
    if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 800244c:	1d3b      	adds	r3, r7, #4
 800244e:	2208      	movs	r2, #8
 8002450:	4619      	mov	r1, r3
 8002452:	480d      	ldr	r0, [pc, #52]	; (8002488 <MX_TIM3_Init+0x128>)
 8002454:	f005 f8fe 	bl	8007654 <HAL_TIM_PWM_ConfigChannel>
 8002458:	4603      	mov	r3, r0
 800245a:	2b00      	cmp	r3, #0
 800245c:	d001      	beq.n	8002462 <MX_TIM3_Init+0x102>
    {
        Error_Handler();
 800245e:	f7ff fb41 	bl	8001ae4 <Error_Handler>
    }
    if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8002462:	1d3b      	adds	r3, r7, #4
 8002464:	220c      	movs	r2, #12
 8002466:	4619      	mov	r1, r3
 8002468:	4807      	ldr	r0, [pc, #28]	; (8002488 <MX_TIM3_Init+0x128>)
 800246a:	f005 f8f3 	bl	8007654 <HAL_TIM_PWM_ConfigChannel>
 800246e:	4603      	mov	r3, r0
 8002470:	2b00      	cmp	r3, #0
 8002472:	d001      	beq.n	8002478 <MX_TIM3_Init+0x118>
    {
        Error_Handler();
 8002474:	f7ff fb36 	bl	8001ae4 <Error_Handler>
    }
    /* USER CODE BEGIN TIM3_Init 2 */

    /* USER CODE END TIM3_Init 2 */
    HAL_TIM_MspPostInit(&htim3);
 8002478:	4803      	ldr	r0, [pc, #12]	; (8002488 <MX_TIM3_Init+0x128>)
 800247a:	f000 fb7b 	bl	8002b74 <HAL_TIM_MspPostInit>

}
 800247e:	bf00      	nop
 8002480:	3738      	adds	r7, #56	; 0x38
 8002482:	46bd      	mov	sp, r7
 8002484:	bd80      	pop	{r7, pc}
 8002486:	bf00      	nop
 8002488:	20000efc 	.word	0x20000efc
 800248c:	40000400 	.word	0x40000400

08002490 <MX_TIM4_Init>:
/* TIM4 init function */
void MX_TIM4_Init(void)
{
 8002490:	b580      	push	{r7, lr}
 8002492:	b08c      	sub	sp, #48	; 0x30
 8002494:	af00      	add	r7, sp, #0

    /* USER CODE BEGIN TIM4_Init 0 */

    /* USER CODE END TIM4_Init 0 */

    TIM_Encoder_InitTypeDef sConfig = {0};
 8002496:	f107 030c 	add.w	r3, r7, #12
 800249a:	2224      	movs	r2, #36	; 0x24
 800249c:	2100      	movs	r1, #0
 800249e:	4618      	mov	r0, r3
 80024a0:	f00c fd60 	bl	800ef64 <memset>
    TIM_MasterConfigTypeDef sMasterConfig = {0};
 80024a4:	1d3b      	adds	r3, r7, #4
 80024a6:	2200      	movs	r2, #0
 80024a8:	601a      	str	r2, [r3, #0]
 80024aa:	605a      	str	r2, [r3, #4]

    /* USER CODE BEGIN TIM4_Init 1 */

    /* USER CODE END TIM4_Init 1 */
    htim4.Instance = TIM4;
 80024ac:	4b20      	ldr	r3, [pc, #128]	; (8002530 <MX_TIM4_Init+0xa0>)
 80024ae:	4a21      	ldr	r2, [pc, #132]	; (8002534 <MX_TIM4_Init+0xa4>)
 80024b0:	601a      	str	r2, [r3, #0]
    htim4.Init.Prescaler = 0;
 80024b2:	4b1f      	ldr	r3, [pc, #124]	; (8002530 <MX_TIM4_Init+0xa0>)
 80024b4:	2200      	movs	r2, #0
 80024b6:	605a      	str	r2, [r3, #4]
    htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 80024b8:	4b1d      	ldr	r3, [pc, #116]	; (8002530 <MX_TIM4_Init+0xa0>)
 80024ba:	2200      	movs	r2, #0
 80024bc:	609a      	str	r2, [r3, #8]
    htim4.Init.Period = 65535;
 80024be:	4b1c      	ldr	r3, [pc, #112]	; (8002530 <MX_TIM4_Init+0xa0>)
 80024c0:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80024c4:	60da      	str	r2, [r3, #12]
    htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80024c6:	4b1a      	ldr	r3, [pc, #104]	; (8002530 <MX_TIM4_Init+0xa0>)
 80024c8:	2200      	movs	r2, #0
 80024ca:	611a      	str	r2, [r3, #16]
    htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80024cc:	4b18      	ldr	r3, [pc, #96]	; (8002530 <MX_TIM4_Init+0xa0>)
 80024ce:	2200      	movs	r2, #0
 80024d0:	619a      	str	r2, [r3, #24]
    sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 80024d2:	2303      	movs	r3, #3
 80024d4:	60fb      	str	r3, [r7, #12]
    sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 80024d6:	2300      	movs	r3, #0
 80024d8:	613b      	str	r3, [r7, #16]
    sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 80024da:	2301      	movs	r3, #1
 80024dc:	617b      	str	r3, [r7, #20]
    sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 80024de:	2300      	movs	r3, #0
 80024e0:	61bb      	str	r3, [r7, #24]
    sConfig.IC1Filter = 0;
 80024e2:	2300      	movs	r3, #0
 80024e4:	61fb      	str	r3, [r7, #28]
    sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 80024e6:	2300      	movs	r3, #0
 80024e8:	623b      	str	r3, [r7, #32]
    sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 80024ea:	2301      	movs	r3, #1
 80024ec:	627b      	str	r3, [r7, #36]	; 0x24
    sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 80024ee:	2300      	movs	r3, #0
 80024f0:	62bb      	str	r3, [r7, #40]	; 0x28
    sConfig.IC2Filter = 0;
 80024f2:	2300      	movs	r3, #0
 80024f4:	62fb      	str	r3, [r7, #44]	; 0x2c
    if (HAL_TIM_Encoder_Init(&htim4, &sConfig) != HAL_OK)
 80024f6:	f107 030c 	add.w	r3, r7, #12
 80024fa:	4619      	mov	r1, r3
 80024fc:	480c      	ldr	r0, [pc, #48]	; (8002530 <MX_TIM4_Init+0xa0>)
 80024fe:	f004 fe6d 	bl	80071dc <HAL_TIM_Encoder_Init>
 8002502:	4603      	mov	r3, r0
 8002504:	2b00      	cmp	r3, #0
 8002506:	d001      	beq.n	800250c <MX_TIM4_Init+0x7c>
    {
        Error_Handler();
 8002508:	f7ff faec 	bl	8001ae4 <Error_Handler>
    }
    sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800250c:	2300      	movs	r3, #0
 800250e:	607b      	str	r3, [r7, #4]
    sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002510:	2300      	movs	r3, #0
 8002512:	60bb      	str	r3, [r7, #8]
    if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8002514:	1d3b      	adds	r3, r7, #4
 8002516:	4619      	mov	r1, r3
 8002518:	4805      	ldr	r0, [pc, #20]	; (8002530 <MX_TIM4_Init+0xa0>)
 800251a:	f005 fd5d 	bl	8007fd8 <HAL_TIMEx_MasterConfigSynchronization>
 800251e:	4603      	mov	r3, r0
 8002520:	2b00      	cmp	r3, #0
 8002522:	d001      	beq.n	8002528 <MX_TIM4_Init+0x98>
    {
        Error_Handler();
 8002524:	f7ff fade 	bl	8001ae4 <Error_Handler>
    }
    /* USER CODE BEGIN TIM4_Init 2 */

    /* USER CODE END TIM4_Init 2 */

}
 8002528:	bf00      	nop
 800252a:	3730      	adds	r7, #48	; 0x30
 800252c:	46bd      	mov	sp, r7
 800252e:	bd80      	pop	{r7, pc}
 8002530:	20000f44 	.word	0x20000f44
 8002534:	40000800 	.word	0x40000800

08002538 <MX_TIM5_Init>:
/* TIM5 init function */
void MX_TIM5_Init(void)
{
 8002538:	b580      	push	{r7, lr}
 800253a:	b08c      	sub	sp, #48	; 0x30
 800253c:	af00      	add	r7, sp, #0

    /* USER CODE BEGIN TIM5_Init 0 */

    /* USER CODE END TIM5_Init 0 */

    TIM_Encoder_InitTypeDef sConfig = {0};
 800253e:	f107 030c 	add.w	r3, r7, #12
 8002542:	2224      	movs	r2, #36	; 0x24
 8002544:	2100      	movs	r1, #0
 8002546:	4618      	mov	r0, r3
 8002548:	f00c fd0c 	bl	800ef64 <memset>
    TIM_MasterConfigTypeDef sMasterConfig = {0};
 800254c:	1d3b      	adds	r3, r7, #4
 800254e:	2200      	movs	r2, #0
 8002550:	601a      	str	r2, [r3, #0]
 8002552:	605a      	str	r2, [r3, #4]

    /* USER CODE BEGIN TIM5_Init 1 */

    /* USER CODE END TIM5_Init 1 */
    htim5.Instance = TIM5;
 8002554:	4b20      	ldr	r3, [pc, #128]	; (80025d8 <MX_TIM5_Init+0xa0>)
 8002556:	4a21      	ldr	r2, [pc, #132]	; (80025dc <MX_TIM5_Init+0xa4>)
 8002558:	601a      	str	r2, [r3, #0]
    htim5.Init.Prescaler = 0;
 800255a:	4b1f      	ldr	r3, [pc, #124]	; (80025d8 <MX_TIM5_Init+0xa0>)
 800255c:	2200      	movs	r2, #0
 800255e:	605a      	str	r2, [r3, #4]
    htim5.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002560:	4b1d      	ldr	r3, [pc, #116]	; (80025d8 <MX_TIM5_Init+0xa0>)
 8002562:	2200      	movs	r2, #0
 8002564:	609a      	str	r2, [r3, #8]
    htim5.Init.Period = 4294967295;
 8002566:	4b1c      	ldr	r3, [pc, #112]	; (80025d8 <MX_TIM5_Init+0xa0>)
 8002568:	f04f 32ff 	mov.w	r2, #4294967295
 800256c:	60da      	str	r2, [r3, #12]
    htim5.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800256e:	4b1a      	ldr	r3, [pc, #104]	; (80025d8 <MX_TIM5_Init+0xa0>)
 8002570:	2200      	movs	r2, #0
 8002572:	611a      	str	r2, [r3, #16]
    htim5.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002574:	4b18      	ldr	r3, [pc, #96]	; (80025d8 <MX_TIM5_Init+0xa0>)
 8002576:	2200      	movs	r2, #0
 8002578:	619a      	str	r2, [r3, #24]
    sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 800257a:	2303      	movs	r3, #3
 800257c:	60fb      	str	r3, [r7, #12]
    sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 800257e:	2300      	movs	r3, #0
 8002580:	613b      	str	r3, [r7, #16]
    sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8002582:	2301      	movs	r3, #1
 8002584:	617b      	str	r3, [r7, #20]
    sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8002586:	2300      	movs	r3, #0
 8002588:	61bb      	str	r3, [r7, #24]
    sConfig.IC1Filter = 0;
 800258a:	2300      	movs	r3, #0
 800258c:	61fb      	str	r3, [r7, #28]
    sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 800258e:	2300      	movs	r3, #0
 8002590:	623b      	str	r3, [r7, #32]
    sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8002592:	2301      	movs	r3, #1
 8002594:	627b      	str	r3, [r7, #36]	; 0x24
    sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8002596:	2300      	movs	r3, #0
 8002598:	62bb      	str	r3, [r7, #40]	; 0x28
    sConfig.IC2Filter = 0;
 800259a:	2300      	movs	r3, #0
 800259c:	62fb      	str	r3, [r7, #44]	; 0x2c
    if (HAL_TIM_Encoder_Init(&htim5, &sConfig) != HAL_OK)
 800259e:	f107 030c 	add.w	r3, r7, #12
 80025a2:	4619      	mov	r1, r3
 80025a4:	480c      	ldr	r0, [pc, #48]	; (80025d8 <MX_TIM5_Init+0xa0>)
 80025a6:	f004 fe19 	bl	80071dc <HAL_TIM_Encoder_Init>
 80025aa:	4603      	mov	r3, r0
 80025ac:	2b00      	cmp	r3, #0
 80025ae:	d001      	beq.n	80025b4 <MX_TIM5_Init+0x7c>
    {
        Error_Handler();
 80025b0:	f7ff fa98 	bl	8001ae4 <Error_Handler>
    }
    sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80025b4:	2300      	movs	r3, #0
 80025b6:	607b      	str	r3, [r7, #4]
    sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80025b8:	2300      	movs	r3, #0
 80025ba:	60bb      	str	r3, [r7, #8]
    if (HAL_TIMEx_MasterConfigSynchronization(&htim5, &sMasterConfig) != HAL_OK)
 80025bc:	1d3b      	adds	r3, r7, #4
 80025be:	4619      	mov	r1, r3
 80025c0:	4805      	ldr	r0, [pc, #20]	; (80025d8 <MX_TIM5_Init+0xa0>)
 80025c2:	f005 fd09 	bl	8007fd8 <HAL_TIMEx_MasterConfigSynchronization>
 80025c6:	4603      	mov	r3, r0
 80025c8:	2b00      	cmp	r3, #0
 80025ca:	d001      	beq.n	80025d0 <MX_TIM5_Init+0x98>
    {
        Error_Handler();
 80025cc:	f7ff fa8a 	bl	8001ae4 <Error_Handler>
    }
    /* USER CODE BEGIN TIM5_Init 2 */

    /* USER CODE END TIM5_Init 2 */

}
 80025d0:	bf00      	nop
 80025d2:	3730      	adds	r7, #48	; 0x30
 80025d4:	46bd      	mov	sp, r7
 80025d6:	bd80      	pop	{r7, pc}
 80025d8:	20000f8c 	.word	0x20000f8c
 80025dc:	40000c00 	.word	0x40000c00

080025e0 <MX_TIM6_Init>:
/* TIM6 init function */
void MX_TIM6_Init(void)
{
 80025e0:	b580      	push	{r7, lr}
 80025e2:	b082      	sub	sp, #8
 80025e4:	af00      	add	r7, sp, #0

    /* USER CODE BEGIN TIM6_Init 0 */

    /* USER CODE END TIM6_Init 0 */

    TIM_MasterConfigTypeDef sMasterConfig = {0};
 80025e6:	463b      	mov	r3, r7
 80025e8:	2200      	movs	r2, #0
 80025ea:	601a      	str	r2, [r3, #0]
 80025ec:	605a      	str	r2, [r3, #4]

    /* USER CODE BEGIN TIM6_Init 1 */

    /* USER CODE END TIM6_Init 1 */
    htim6.Instance = TIM6;
 80025ee:	4b15      	ldr	r3, [pc, #84]	; (8002644 <MX_TIM6_Init+0x64>)
 80025f0:	4a15      	ldr	r2, [pc, #84]	; (8002648 <MX_TIM6_Init+0x68>)
 80025f2:	601a      	str	r2, [r3, #0]
    htim6.Init.Prescaler = 168-1;
 80025f4:	4b13      	ldr	r3, [pc, #76]	; (8002644 <MX_TIM6_Init+0x64>)
 80025f6:	22a7      	movs	r2, #167	; 0xa7
 80025f8:	605a      	str	r2, [r3, #4]
    htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 80025fa:	4b12      	ldr	r3, [pc, #72]	; (8002644 <MX_TIM6_Init+0x64>)
 80025fc:	2200      	movs	r2, #0
 80025fe:	609a      	str	r2, [r3, #8]
    htim6.Init.Period = 1000-1;
 8002600:	4b10      	ldr	r3, [pc, #64]	; (8002644 <MX_TIM6_Init+0x64>)
 8002602:	f240 32e7 	movw	r2, #999	; 0x3e7
 8002606:	60da      	str	r2, [r3, #12]
    htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002608:	4b0e      	ldr	r3, [pc, #56]	; (8002644 <MX_TIM6_Init+0x64>)
 800260a:	2200      	movs	r2, #0
 800260c:	619a      	str	r2, [r3, #24]
    if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 800260e:	480d      	ldr	r0, [pc, #52]	; (8002644 <MX_TIM6_Init+0x64>)
 8002610:	f004 fb64 	bl	8006cdc <HAL_TIM_Base_Init>
 8002614:	4603      	mov	r3, r0
 8002616:	2b00      	cmp	r3, #0
 8002618:	d001      	beq.n	800261e <MX_TIM6_Init+0x3e>
    {
        Error_Handler();
 800261a:	f7ff fa63 	bl	8001ae4 <Error_Handler>
    }
    sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800261e:	2300      	movs	r3, #0
 8002620:	603b      	str	r3, [r7, #0]
    sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002622:	2300      	movs	r3, #0
 8002624:	607b      	str	r3, [r7, #4]
    if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 8002626:	463b      	mov	r3, r7
 8002628:	4619      	mov	r1, r3
 800262a:	4806      	ldr	r0, [pc, #24]	; (8002644 <MX_TIM6_Init+0x64>)
 800262c:	f005 fcd4 	bl	8007fd8 <HAL_TIMEx_MasterConfigSynchronization>
 8002630:	4603      	mov	r3, r0
 8002632:	2b00      	cmp	r3, #0
 8002634:	d001      	beq.n	800263a <MX_TIM6_Init+0x5a>
    {
        Error_Handler();
 8002636:	f7ff fa55 	bl	8001ae4 <Error_Handler>
    }
    /* USER CODE BEGIN TIM6_Init 2 */

    /* USER CODE END TIM6_Init 2 */

}
 800263a:	bf00      	nop
 800263c:	3708      	adds	r7, #8
 800263e:	46bd      	mov	sp, r7
 8002640:	bd80      	pop	{r7, pc}
 8002642:	bf00      	nop
 8002644:	20000fd4 	.word	0x20000fd4
 8002648:	40001000 	.word	0x40001000

0800264c <MX_TIM7_Init>:
/* TIM7 init function */
void MX_TIM7_Init(void)
{
 800264c:	b580      	push	{r7, lr}
 800264e:	b082      	sub	sp, #8
 8002650:	af00      	add	r7, sp, #0

    /* USER CODE BEGIN TIM7_Init 0 */

    /* USER CODE END TIM7_Init 0 */

    TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002652:	463b      	mov	r3, r7
 8002654:	2200      	movs	r2, #0
 8002656:	601a      	str	r2, [r3, #0]
 8002658:	605a      	str	r2, [r3, #4]

    /* USER CODE BEGIN TIM7_Init 1 */

    /* USER CODE END TIM7_Init 1 */
    htim7.Instance = TIM7;
 800265a:	4b15      	ldr	r3, [pc, #84]	; (80026b0 <MX_TIM7_Init+0x64>)
 800265c:	4a15      	ldr	r2, [pc, #84]	; (80026b4 <MX_TIM7_Init+0x68>)
 800265e:	601a      	str	r2, [r3, #0]
    htim7.Init.Prescaler = 16800-1;
 8002660:	4b13      	ldr	r3, [pc, #76]	; (80026b0 <MX_TIM7_Init+0x64>)
 8002662:	f244 129f 	movw	r2, #16799	; 0x419f
 8002666:	605a      	str	r2, [r3, #4]
    htim7.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002668:	4b11      	ldr	r3, [pc, #68]	; (80026b0 <MX_TIM7_Init+0x64>)
 800266a:	2200      	movs	r2, #0
 800266c:	609a      	str	r2, [r3, #8]
    htim7.Init.Period = 10000-1;
 800266e:	4b10      	ldr	r3, [pc, #64]	; (80026b0 <MX_TIM7_Init+0x64>)
 8002670:	f242 720f 	movw	r2, #9999	; 0x270f
 8002674:	60da      	str	r2, [r3, #12]
    htim7.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002676:	4b0e      	ldr	r3, [pc, #56]	; (80026b0 <MX_TIM7_Init+0x64>)
 8002678:	2200      	movs	r2, #0
 800267a:	619a      	str	r2, [r3, #24]
    if (HAL_TIM_Base_Init(&htim7) != HAL_OK)
 800267c:	480c      	ldr	r0, [pc, #48]	; (80026b0 <MX_TIM7_Init+0x64>)
 800267e:	f004 fb2d 	bl	8006cdc <HAL_TIM_Base_Init>
 8002682:	4603      	mov	r3, r0
 8002684:	2b00      	cmp	r3, #0
 8002686:	d001      	beq.n	800268c <MX_TIM7_Init+0x40>
    {
        Error_Handler();
 8002688:	f7ff fa2c 	bl	8001ae4 <Error_Handler>
    }
    sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800268c:	2300      	movs	r3, #0
 800268e:	603b      	str	r3, [r7, #0]
    sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002690:	2300      	movs	r3, #0
 8002692:	607b      	str	r3, [r7, #4]
    if (HAL_TIMEx_MasterConfigSynchronization(&htim7, &sMasterConfig) != HAL_OK)
 8002694:	463b      	mov	r3, r7
 8002696:	4619      	mov	r1, r3
 8002698:	4805      	ldr	r0, [pc, #20]	; (80026b0 <MX_TIM7_Init+0x64>)
 800269a:	f005 fc9d 	bl	8007fd8 <HAL_TIMEx_MasterConfigSynchronization>
 800269e:	4603      	mov	r3, r0
 80026a0:	2b00      	cmp	r3, #0
 80026a2:	d001      	beq.n	80026a8 <MX_TIM7_Init+0x5c>
    {
        Error_Handler();
 80026a4:	f7ff fa1e 	bl	8001ae4 <Error_Handler>
    }
    /* USER CODE BEGIN TIM7_Init 2 */

    /* USER CODE END TIM7_Init 2 */

}
 80026a8:	bf00      	nop
 80026aa:	3708      	adds	r7, #8
 80026ac:	46bd      	mov	sp, r7
 80026ae:	bd80      	pop	{r7, pc}
 80026b0:	2000101c 	.word	0x2000101c
 80026b4:	40001400 	.word	0x40001400

080026b8 <MX_TIM8_Init>:
/* TIM8 init function */
void MX_TIM8_Init(void)
{
 80026b8:	b580      	push	{r7, lr}
 80026ba:	b08c      	sub	sp, #48	; 0x30
 80026bc:	af00      	add	r7, sp, #0

    /* USER CODE BEGIN TIM8_Init 0 */

    /* USER CODE END TIM8_Init 0 */

    TIM_Encoder_InitTypeDef sConfig = {0};
 80026be:	f107 030c 	add.w	r3, r7, #12
 80026c2:	2224      	movs	r2, #36	; 0x24
 80026c4:	2100      	movs	r1, #0
 80026c6:	4618      	mov	r0, r3
 80026c8:	f00c fc4c 	bl	800ef64 <memset>
    TIM_MasterConfigTypeDef sMasterConfig = {0};
 80026cc:	1d3b      	adds	r3, r7, #4
 80026ce:	2200      	movs	r2, #0
 80026d0:	601a      	str	r2, [r3, #0]
 80026d2:	605a      	str	r2, [r3, #4]

    /* USER CODE BEGIN TIM8_Init 1 */

    /* USER CODE END TIM8_Init 1 */
    htim8.Instance = TIM8;
 80026d4:	4b22      	ldr	r3, [pc, #136]	; (8002760 <MX_TIM8_Init+0xa8>)
 80026d6:	4a23      	ldr	r2, [pc, #140]	; (8002764 <MX_TIM8_Init+0xac>)
 80026d8:	601a      	str	r2, [r3, #0]
    htim8.Init.Prescaler = 0;
 80026da:	4b21      	ldr	r3, [pc, #132]	; (8002760 <MX_TIM8_Init+0xa8>)
 80026dc:	2200      	movs	r2, #0
 80026de:	605a      	str	r2, [r3, #4]
    htim8.Init.CounterMode = TIM_COUNTERMODE_UP;
 80026e0:	4b1f      	ldr	r3, [pc, #124]	; (8002760 <MX_TIM8_Init+0xa8>)
 80026e2:	2200      	movs	r2, #0
 80026e4:	609a      	str	r2, [r3, #8]
    htim8.Init.Period = 65535;
 80026e6:	4b1e      	ldr	r3, [pc, #120]	; (8002760 <MX_TIM8_Init+0xa8>)
 80026e8:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80026ec:	60da      	str	r2, [r3, #12]
    htim8.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80026ee:	4b1c      	ldr	r3, [pc, #112]	; (8002760 <MX_TIM8_Init+0xa8>)
 80026f0:	2200      	movs	r2, #0
 80026f2:	611a      	str	r2, [r3, #16]
    htim8.Init.RepetitionCounter = 0;
 80026f4:	4b1a      	ldr	r3, [pc, #104]	; (8002760 <MX_TIM8_Init+0xa8>)
 80026f6:	2200      	movs	r2, #0
 80026f8:	615a      	str	r2, [r3, #20]
    htim8.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80026fa:	4b19      	ldr	r3, [pc, #100]	; (8002760 <MX_TIM8_Init+0xa8>)
 80026fc:	2200      	movs	r2, #0
 80026fe:	619a      	str	r2, [r3, #24]
    sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 8002700:	2303      	movs	r3, #3
 8002702:	60fb      	str	r3, [r7, #12]
    sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 8002704:	2300      	movs	r3, #0
 8002706:	613b      	str	r3, [r7, #16]
    sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8002708:	2301      	movs	r3, #1
 800270a:	617b      	str	r3, [r7, #20]
    sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 800270c:	2300      	movs	r3, #0
 800270e:	61bb      	str	r3, [r7, #24]
    sConfig.IC1Filter = 0;
 8002710:	2300      	movs	r3, #0
 8002712:	61fb      	str	r3, [r7, #28]
    sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 8002714:	2300      	movs	r3, #0
 8002716:	623b      	str	r3, [r7, #32]
    sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8002718:	2301      	movs	r3, #1
 800271a:	627b      	str	r3, [r7, #36]	; 0x24
    sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 800271c:	2300      	movs	r3, #0
 800271e:	62bb      	str	r3, [r7, #40]	; 0x28
    sConfig.IC2Filter = 0;
 8002720:	2300      	movs	r3, #0
 8002722:	62fb      	str	r3, [r7, #44]	; 0x2c
    if (HAL_TIM_Encoder_Init(&htim8, &sConfig) != HAL_OK)
 8002724:	f107 030c 	add.w	r3, r7, #12
 8002728:	4619      	mov	r1, r3
 800272a:	480d      	ldr	r0, [pc, #52]	; (8002760 <MX_TIM8_Init+0xa8>)
 800272c:	f004 fd56 	bl	80071dc <HAL_TIM_Encoder_Init>
 8002730:	4603      	mov	r3, r0
 8002732:	2b00      	cmp	r3, #0
 8002734:	d001      	beq.n	800273a <MX_TIM8_Init+0x82>
    {
        Error_Handler();
 8002736:	f7ff f9d5 	bl	8001ae4 <Error_Handler>
    }
    sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800273a:	2300      	movs	r3, #0
 800273c:	607b      	str	r3, [r7, #4]
    sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800273e:	2300      	movs	r3, #0
 8002740:	60bb      	str	r3, [r7, #8]
    if (HAL_TIMEx_MasterConfigSynchronization(&htim8, &sMasterConfig) != HAL_OK)
 8002742:	1d3b      	adds	r3, r7, #4
 8002744:	4619      	mov	r1, r3
 8002746:	4806      	ldr	r0, [pc, #24]	; (8002760 <MX_TIM8_Init+0xa8>)
 8002748:	f005 fc46 	bl	8007fd8 <HAL_TIMEx_MasterConfigSynchronization>
 800274c:	4603      	mov	r3, r0
 800274e:	2b00      	cmp	r3, #0
 8002750:	d001      	beq.n	8002756 <MX_TIM8_Init+0x9e>
    {
        Error_Handler();
 8002752:	f7ff f9c7 	bl	8001ae4 <Error_Handler>
    }
    /* USER CODE BEGIN TIM8_Init 2 */

    /* USER CODE END TIM8_Init 2 */

}
 8002756:	bf00      	nop
 8002758:	3730      	adds	r7, #48	; 0x30
 800275a:	46bd      	mov	sp, r7
 800275c:	bd80      	pop	{r7, pc}
 800275e:	bf00      	nop
 8002760:	20001064 	.word	0x20001064
 8002764:	40010400 	.word	0x40010400

08002768 <MX_TIM13_Init>:
/* TIM13 init function */
void MX_TIM13_Init(void)
{
 8002768:	b580      	push	{r7, lr}
 800276a:	af00      	add	r7, sp, #0
    /* USER CODE END TIM13_Init 0 */

    /* USER CODE BEGIN TIM13_Init 1 */

    /* USER CODE END TIM13_Init 1 */
    htim13.Instance = TIM13;
 800276c:	4b0e      	ldr	r3, [pc, #56]	; (80027a8 <MX_TIM13_Init+0x40>)
 800276e:	4a0f      	ldr	r2, [pc, #60]	; (80027ac <MX_TIM13_Init+0x44>)
 8002770:	601a      	str	r2, [r3, #0]
    htim13.Init.Prescaler = 16800-1;
 8002772:	4b0d      	ldr	r3, [pc, #52]	; (80027a8 <MX_TIM13_Init+0x40>)
 8002774:	f244 129f 	movw	r2, #16799	; 0x419f
 8002778:	605a      	str	r2, [r3, #4]
    htim13.Init.CounterMode = TIM_COUNTERMODE_UP;
 800277a:	4b0b      	ldr	r3, [pc, #44]	; (80027a8 <MX_TIM13_Init+0x40>)
 800277c:	2200      	movs	r2, #0
 800277e:	609a      	str	r2, [r3, #8]
    htim13.Init.Period = 5000-1;
 8002780:	4b09      	ldr	r3, [pc, #36]	; (80027a8 <MX_TIM13_Init+0x40>)
 8002782:	f241 3287 	movw	r2, #4999	; 0x1387
 8002786:	60da      	str	r2, [r3, #12]
    htim13.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002788:	4b07      	ldr	r3, [pc, #28]	; (80027a8 <MX_TIM13_Init+0x40>)
 800278a:	2200      	movs	r2, #0
 800278c:	611a      	str	r2, [r3, #16]
    htim13.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800278e:	4b06      	ldr	r3, [pc, #24]	; (80027a8 <MX_TIM13_Init+0x40>)
 8002790:	2200      	movs	r2, #0
 8002792:	619a      	str	r2, [r3, #24]
    if (HAL_TIM_Base_Init(&htim13) != HAL_OK)
 8002794:	4804      	ldr	r0, [pc, #16]	; (80027a8 <MX_TIM13_Init+0x40>)
 8002796:	f004 faa1 	bl	8006cdc <HAL_TIM_Base_Init>
 800279a:	4603      	mov	r3, r0
 800279c:	2b00      	cmp	r3, #0
 800279e:	d001      	beq.n	80027a4 <MX_TIM13_Init+0x3c>
    {
        Error_Handler();
 80027a0:	f7ff f9a0 	bl	8001ae4 <Error_Handler>
    }
    /* USER CODE BEGIN TIM13_Init 2 */

    /* USER CODE END TIM13_Init 2 */

}
 80027a4:	bf00      	nop
 80027a6:	bd80      	pop	{r7, pc}
 80027a8:	200010ac 	.word	0x200010ac
 80027ac:	40001c00 	.word	0x40001c00

080027b0 <MX_TIM14_Init>:
/* TIM14 init function */
void MX_TIM14_Init(void)
{
 80027b0:	b580      	push	{r7, lr}
 80027b2:	b088      	sub	sp, #32
 80027b4:	af00      	add	r7, sp, #0

    /* USER CODE BEGIN TIM14_Init 0 */

    /* USER CODE END TIM14_Init 0 */

    TIM_OC_InitTypeDef sConfigOC = {0};
 80027b6:	1d3b      	adds	r3, r7, #4
 80027b8:	2200      	movs	r2, #0
 80027ba:	601a      	str	r2, [r3, #0]
 80027bc:	605a      	str	r2, [r3, #4]
 80027be:	609a      	str	r2, [r3, #8]
 80027c0:	60da      	str	r2, [r3, #12]
 80027c2:	611a      	str	r2, [r3, #16]
 80027c4:	615a      	str	r2, [r3, #20]
 80027c6:	619a      	str	r2, [r3, #24]

    /* USER CODE BEGIN TIM14_Init 1 */

    /* USER CODE END TIM14_Init 1 */
    htim14.Instance = TIM14;
 80027c8:	4b1e      	ldr	r3, [pc, #120]	; (8002844 <MX_TIM14_Init+0x94>)
 80027ca:	4a1f      	ldr	r2, [pc, #124]	; (8002848 <MX_TIM14_Init+0x98>)
 80027cc:	601a      	str	r2, [r3, #0]
    htim14.Init.Prescaler = 42-1;
 80027ce:	4b1d      	ldr	r3, [pc, #116]	; (8002844 <MX_TIM14_Init+0x94>)
 80027d0:	2229      	movs	r2, #41	; 0x29
 80027d2:	605a      	str	r2, [r3, #4]
    htim14.Init.CounterMode = TIM_COUNTERMODE_UP;
 80027d4:	4b1b      	ldr	r3, [pc, #108]	; (8002844 <MX_TIM14_Init+0x94>)
 80027d6:	2200      	movs	r2, #0
 80027d8:	609a      	str	r2, [r3, #8]
    htim14.Init.Period = 1000-1;
 80027da:	4b1a      	ldr	r3, [pc, #104]	; (8002844 <MX_TIM14_Init+0x94>)
 80027dc:	f240 32e7 	movw	r2, #999	; 0x3e7
 80027e0:	60da      	str	r2, [r3, #12]
    htim14.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80027e2:	4b18      	ldr	r3, [pc, #96]	; (8002844 <MX_TIM14_Init+0x94>)
 80027e4:	2200      	movs	r2, #0
 80027e6:	611a      	str	r2, [r3, #16]
    htim14.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80027e8:	4b16      	ldr	r3, [pc, #88]	; (8002844 <MX_TIM14_Init+0x94>)
 80027ea:	2200      	movs	r2, #0
 80027ec:	619a      	str	r2, [r3, #24]
    if (HAL_TIM_Base_Init(&htim14) != HAL_OK)
 80027ee:	4815      	ldr	r0, [pc, #84]	; (8002844 <MX_TIM14_Init+0x94>)
 80027f0:	f004 fa74 	bl	8006cdc <HAL_TIM_Base_Init>
 80027f4:	4603      	mov	r3, r0
 80027f6:	2b00      	cmp	r3, #0
 80027f8:	d001      	beq.n	80027fe <MX_TIM14_Init+0x4e>
    {
        Error_Handler();
 80027fa:	f7ff f973 	bl	8001ae4 <Error_Handler>
    }
    if (HAL_TIM_PWM_Init(&htim14) != HAL_OK)
 80027fe:	4811      	ldr	r0, [pc, #68]	; (8002844 <MX_TIM14_Init+0x94>)
 8002800:	f004 fb5b 	bl	8006eba <HAL_TIM_PWM_Init>
 8002804:	4603      	mov	r3, r0
 8002806:	2b00      	cmp	r3, #0
 8002808:	d001      	beq.n	800280e <MX_TIM14_Init+0x5e>
    {
        Error_Handler();
 800280a:	f7ff f96b 	bl	8001ae4 <Error_Handler>
    }
    sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800280e:	2360      	movs	r3, #96	; 0x60
 8002810:	607b      	str	r3, [r7, #4]
    sConfigOC.Pulse = 50;
 8002812:	2332      	movs	r3, #50	; 0x32
 8002814:	60bb      	str	r3, [r7, #8]
    sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8002816:	2300      	movs	r3, #0
 8002818:	60fb      	str	r3, [r7, #12]
    sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800281a:	2300      	movs	r3, #0
 800281c:	617b      	str	r3, [r7, #20]
    if (HAL_TIM_PWM_ConfigChannel(&htim14, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 800281e:	1d3b      	adds	r3, r7, #4
 8002820:	2200      	movs	r2, #0
 8002822:	4619      	mov	r1, r3
 8002824:	4807      	ldr	r0, [pc, #28]	; (8002844 <MX_TIM14_Init+0x94>)
 8002826:	f004 ff15 	bl	8007654 <HAL_TIM_PWM_ConfigChannel>
 800282a:	4603      	mov	r3, r0
 800282c:	2b00      	cmp	r3, #0
 800282e:	d001      	beq.n	8002834 <MX_TIM14_Init+0x84>
    {
        Error_Handler();
 8002830:	f7ff f958 	bl	8001ae4 <Error_Handler>
    }
    /* USER CODE BEGIN TIM14_Init 2 */

    /* USER CODE END TIM14_Init 2 */
    HAL_TIM_MspPostInit(&htim14);
 8002834:	4803      	ldr	r0, [pc, #12]	; (8002844 <MX_TIM14_Init+0x94>)
 8002836:	f000 f99d 	bl	8002b74 <HAL_TIM_MspPostInit>

}
 800283a:	bf00      	nop
 800283c:	3720      	adds	r7, #32
 800283e:	46bd      	mov	sp, r7
 8002840:	bd80      	pop	{r7, pc}
 8002842:	bf00      	nop
 8002844:	200010f4 	.word	0x200010f4
 8002848:	40002000 	.word	0x40002000

0800284c <HAL_TIM_Encoder_MspInit>:

void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* tim_encoderHandle)
{
 800284c:	b580      	push	{r7, lr}
 800284e:	b090      	sub	sp, #64	; 0x40
 8002850:	af00      	add	r7, sp, #0
 8002852:	6078      	str	r0, [r7, #4]

    GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002854:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8002858:	2200      	movs	r2, #0
 800285a:	601a      	str	r2, [r3, #0]
 800285c:	605a      	str	r2, [r3, #4]
 800285e:	609a      	str	r2, [r3, #8]
 8002860:	60da      	str	r2, [r3, #12]
 8002862:	611a      	str	r2, [r3, #16]
    if(tim_encoderHandle->Instance==TIM1)
 8002864:	687b      	ldr	r3, [r7, #4]
 8002866:	681b      	ldr	r3, [r3, #0]
 8002868:	4a6d      	ldr	r2, [pc, #436]	; (8002a20 <HAL_TIM_Encoder_MspInit+0x1d4>)
 800286a:	4293      	cmp	r3, r2
 800286c:	d12d      	bne.n	80028ca <HAL_TIM_Encoder_MspInit+0x7e>
    {
    /* USER CODE BEGIN TIM1_MspInit 0 */

    /* USER CODE END TIM1_MspInit 0 */
        /* TIM1 clock enable */
        __HAL_RCC_TIM1_CLK_ENABLE();
 800286e:	2300      	movs	r3, #0
 8002870:	62bb      	str	r3, [r7, #40]	; 0x28
 8002872:	4b6c      	ldr	r3, [pc, #432]	; (8002a24 <HAL_TIM_Encoder_MspInit+0x1d8>)
 8002874:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002876:	4a6b      	ldr	r2, [pc, #428]	; (8002a24 <HAL_TIM_Encoder_MspInit+0x1d8>)
 8002878:	f043 0301 	orr.w	r3, r3, #1
 800287c:	6453      	str	r3, [r2, #68]	; 0x44
 800287e:	4b69      	ldr	r3, [pc, #420]	; (8002a24 <HAL_TIM_Encoder_MspInit+0x1d8>)
 8002880:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002882:	f003 0301 	and.w	r3, r3, #1
 8002886:	62bb      	str	r3, [r7, #40]	; 0x28
 8002888:	6abb      	ldr	r3, [r7, #40]	; 0x28

        __HAL_RCC_GPIOE_CLK_ENABLE();
 800288a:	2300      	movs	r3, #0
 800288c:	627b      	str	r3, [r7, #36]	; 0x24
 800288e:	4b65      	ldr	r3, [pc, #404]	; (8002a24 <HAL_TIM_Encoder_MspInit+0x1d8>)
 8002890:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002892:	4a64      	ldr	r2, [pc, #400]	; (8002a24 <HAL_TIM_Encoder_MspInit+0x1d8>)
 8002894:	f043 0310 	orr.w	r3, r3, #16
 8002898:	6313      	str	r3, [r2, #48]	; 0x30
 800289a:	4b62      	ldr	r3, [pc, #392]	; (8002a24 <HAL_TIM_Encoder_MspInit+0x1d8>)
 800289c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800289e:	f003 0310 	and.w	r3, r3, #16
 80028a2:	627b      	str	r3, [r7, #36]	; 0x24
 80028a4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
        /**TIM1 GPIO Configuration
        PE9         ------> TIM1_CH1
        PE11         ------> TIM1_CH2
        */
        GPIO_InitStruct.Pin = Motor_1_Encoder_A_Pin|Motor_1_Encoder_B_Pin;
 80028a6:	f44f 6320 	mov.w	r3, #2560	; 0xa00
 80028aa:	62fb      	str	r3, [r7, #44]	; 0x2c
        GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80028ac:	2302      	movs	r3, #2
 80028ae:	633b      	str	r3, [r7, #48]	; 0x30
        GPIO_InitStruct.Pull = GPIO_NOPULL;
 80028b0:	2300      	movs	r3, #0
 80028b2:	637b      	str	r3, [r7, #52]	; 0x34
        GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80028b4:	2300      	movs	r3, #0
 80028b6:	63bb      	str	r3, [r7, #56]	; 0x38
        GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 80028b8:	2301      	movs	r3, #1
 80028ba:	63fb      	str	r3, [r7, #60]	; 0x3c
        HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80028bc:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 80028c0:	4619      	mov	r1, r3
 80028c2:	4859      	ldr	r0, [pc, #356]	; (8002a28 <HAL_TIM_Encoder_MspInit+0x1dc>)
 80028c4:	f001 fc5c 	bl	8004180 <HAL_GPIO_Init>
        HAL_NVIC_EnableIRQ(TIM8_TRG_COM_TIM14_IRQn);
    /* USER CODE BEGIN TIM8_MspInit 1 */

    /* USER CODE END TIM8_MspInit 1 */
    }
}
 80028c8:	e0a5      	b.n	8002a16 <HAL_TIM_Encoder_MspInit+0x1ca>
    else if(tim_encoderHandle->Instance==TIM4)
 80028ca:	687b      	ldr	r3, [r7, #4]
 80028cc:	681b      	ldr	r3, [r3, #0]
 80028ce:	4a57      	ldr	r2, [pc, #348]	; (8002a2c <HAL_TIM_Encoder_MspInit+0x1e0>)
 80028d0:	4293      	cmp	r3, r2
 80028d2:	d12d      	bne.n	8002930 <HAL_TIM_Encoder_MspInit+0xe4>
        __HAL_RCC_TIM4_CLK_ENABLE();
 80028d4:	2300      	movs	r3, #0
 80028d6:	623b      	str	r3, [r7, #32]
 80028d8:	4b52      	ldr	r3, [pc, #328]	; (8002a24 <HAL_TIM_Encoder_MspInit+0x1d8>)
 80028da:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80028dc:	4a51      	ldr	r2, [pc, #324]	; (8002a24 <HAL_TIM_Encoder_MspInit+0x1d8>)
 80028de:	f043 0304 	orr.w	r3, r3, #4
 80028e2:	6413      	str	r3, [r2, #64]	; 0x40
 80028e4:	4b4f      	ldr	r3, [pc, #316]	; (8002a24 <HAL_TIM_Encoder_MspInit+0x1d8>)
 80028e6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80028e8:	f003 0304 	and.w	r3, r3, #4
 80028ec:	623b      	str	r3, [r7, #32]
 80028ee:	6a3b      	ldr	r3, [r7, #32]
        __HAL_RCC_GPIOD_CLK_ENABLE();
 80028f0:	2300      	movs	r3, #0
 80028f2:	61fb      	str	r3, [r7, #28]
 80028f4:	4b4b      	ldr	r3, [pc, #300]	; (8002a24 <HAL_TIM_Encoder_MspInit+0x1d8>)
 80028f6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80028f8:	4a4a      	ldr	r2, [pc, #296]	; (8002a24 <HAL_TIM_Encoder_MspInit+0x1d8>)
 80028fa:	f043 0308 	orr.w	r3, r3, #8
 80028fe:	6313      	str	r3, [r2, #48]	; 0x30
 8002900:	4b48      	ldr	r3, [pc, #288]	; (8002a24 <HAL_TIM_Encoder_MspInit+0x1d8>)
 8002902:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002904:	f003 0308 	and.w	r3, r3, #8
 8002908:	61fb      	str	r3, [r7, #28]
 800290a:	69fb      	ldr	r3, [r7, #28]
        GPIO_InitStruct.Pin = Motor_4_Encoder_A_Pin|Motor_4_Encoder_B_Pin;
 800290c:	f44f 5340 	mov.w	r3, #12288	; 0x3000
 8002910:	62fb      	str	r3, [r7, #44]	; 0x2c
        GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002912:	2302      	movs	r3, #2
 8002914:	633b      	str	r3, [r7, #48]	; 0x30
        GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002916:	2300      	movs	r3, #0
 8002918:	637b      	str	r3, [r7, #52]	; 0x34
        GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800291a:	2300      	movs	r3, #0
 800291c:	63bb      	str	r3, [r7, #56]	; 0x38
        GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 800291e:	2302      	movs	r3, #2
 8002920:	63fb      	str	r3, [r7, #60]	; 0x3c
        HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8002922:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8002926:	4619      	mov	r1, r3
 8002928:	4841      	ldr	r0, [pc, #260]	; (8002a30 <HAL_TIM_Encoder_MspInit+0x1e4>)
 800292a:	f001 fc29 	bl	8004180 <HAL_GPIO_Init>
}
 800292e:	e072      	b.n	8002a16 <HAL_TIM_Encoder_MspInit+0x1ca>
    else if(tim_encoderHandle->Instance==TIM5)
 8002930:	687b      	ldr	r3, [r7, #4]
 8002932:	681b      	ldr	r3, [r3, #0]
 8002934:	4a3f      	ldr	r2, [pc, #252]	; (8002a34 <HAL_TIM_Encoder_MspInit+0x1e8>)
 8002936:	4293      	cmp	r3, r2
 8002938:	d12c      	bne.n	8002994 <HAL_TIM_Encoder_MspInit+0x148>
        __HAL_RCC_TIM5_CLK_ENABLE();
 800293a:	2300      	movs	r3, #0
 800293c:	61bb      	str	r3, [r7, #24]
 800293e:	4b39      	ldr	r3, [pc, #228]	; (8002a24 <HAL_TIM_Encoder_MspInit+0x1d8>)
 8002940:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002942:	4a38      	ldr	r2, [pc, #224]	; (8002a24 <HAL_TIM_Encoder_MspInit+0x1d8>)
 8002944:	f043 0308 	orr.w	r3, r3, #8
 8002948:	6413      	str	r3, [r2, #64]	; 0x40
 800294a:	4b36      	ldr	r3, [pc, #216]	; (8002a24 <HAL_TIM_Encoder_MspInit+0x1d8>)
 800294c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800294e:	f003 0308 	and.w	r3, r3, #8
 8002952:	61bb      	str	r3, [r7, #24]
 8002954:	69bb      	ldr	r3, [r7, #24]
        __HAL_RCC_GPIOA_CLK_ENABLE();
 8002956:	2300      	movs	r3, #0
 8002958:	617b      	str	r3, [r7, #20]
 800295a:	4b32      	ldr	r3, [pc, #200]	; (8002a24 <HAL_TIM_Encoder_MspInit+0x1d8>)
 800295c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800295e:	4a31      	ldr	r2, [pc, #196]	; (8002a24 <HAL_TIM_Encoder_MspInit+0x1d8>)
 8002960:	f043 0301 	orr.w	r3, r3, #1
 8002964:	6313      	str	r3, [r2, #48]	; 0x30
 8002966:	4b2f      	ldr	r3, [pc, #188]	; (8002a24 <HAL_TIM_Encoder_MspInit+0x1d8>)
 8002968:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800296a:	f003 0301 	and.w	r3, r3, #1
 800296e:	617b      	str	r3, [r7, #20]
 8002970:	697b      	ldr	r3, [r7, #20]
        GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8002972:	2303      	movs	r3, #3
 8002974:	62fb      	str	r3, [r7, #44]	; 0x2c
        GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002976:	2302      	movs	r3, #2
 8002978:	633b      	str	r3, [r7, #48]	; 0x30
        GPIO_InitStruct.Pull = GPIO_NOPULL;
 800297a:	2300      	movs	r3, #0
 800297c:	637b      	str	r3, [r7, #52]	; 0x34
        GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800297e:	2300      	movs	r3, #0
 8002980:	63bb      	str	r3, [r7, #56]	; 0x38
        GPIO_InitStruct.Alternate = GPIO_AF2_TIM5;
 8002982:	2302      	movs	r3, #2
 8002984:	63fb      	str	r3, [r7, #60]	; 0x3c
        HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002986:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 800298a:	4619      	mov	r1, r3
 800298c:	482a      	ldr	r0, [pc, #168]	; (8002a38 <HAL_TIM_Encoder_MspInit+0x1ec>)
 800298e:	f001 fbf7 	bl	8004180 <HAL_GPIO_Init>
}
 8002992:	e040      	b.n	8002a16 <HAL_TIM_Encoder_MspInit+0x1ca>
    else if(tim_encoderHandle->Instance==TIM8)
 8002994:	687b      	ldr	r3, [r7, #4]
 8002996:	681b      	ldr	r3, [r3, #0]
 8002998:	4a28      	ldr	r2, [pc, #160]	; (8002a3c <HAL_TIM_Encoder_MspInit+0x1f0>)
 800299a:	4293      	cmp	r3, r2
 800299c:	d13b      	bne.n	8002a16 <HAL_TIM_Encoder_MspInit+0x1ca>
        __HAL_RCC_TIM8_CLK_ENABLE();
 800299e:	2300      	movs	r3, #0
 80029a0:	613b      	str	r3, [r7, #16]
 80029a2:	4b20      	ldr	r3, [pc, #128]	; (8002a24 <HAL_TIM_Encoder_MspInit+0x1d8>)
 80029a4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80029a6:	4a1f      	ldr	r2, [pc, #124]	; (8002a24 <HAL_TIM_Encoder_MspInit+0x1d8>)
 80029a8:	f043 0302 	orr.w	r3, r3, #2
 80029ac:	6453      	str	r3, [r2, #68]	; 0x44
 80029ae:	4b1d      	ldr	r3, [pc, #116]	; (8002a24 <HAL_TIM_Encoder_MspInit+0x1d8>)
 80029b0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80029b2:	f003 0302 	and.w	r3, r3, #2
 80029b6:	613b      	str	r3, [r7, #16]
 80029b8:	693b      	ldr	r3, [r7, #16]
        __HAL_RCC_GPIOC_CLK_ENABLE();
 80029ba:	2300      	movs	r3, #0
 80029bc:	60fb      	str	r3, [r7, #12]
 80029be:	4b19      	ldr	r3, [pc, #100]	; (8002a24 <HAL_TIM_Encoder_MspInit+0x1d8>)
 80029c0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80029c2:	4a18      	ldr	r2, [pc, #96]	; (8002a24 <HAL_TIM_Encoder_MspInit+0x1d8>)
 80029c4:	f043 0304 	orr.w	r3, r3, #4
 80029c8:	6313      	str	r3, [r2, #48]	; 0x30
 80029ca:	4b16      	ldr	r3, [pc, #88]	; (8002a24 <HAL_TIM_Encoder_MspInit+0x1d8>)
 80029cc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80029ce:	f003 0304 	and.w	r3, r3, #4
 80029d2:	60fb      	str	r3, [r7, #12]
 80029d4:	68fb      	ldr	r3, [r7, #12]
        GPIO_InitStruct.Pin = Motor_2_Encoder_A_Pin|Motor_2_Encoder_B_Pin;
 80029d6:	23c0      	movs	r3, #192	; 0xc0
 80029d8:	62fb      	str	r3, [r7, #44]	; 0x2c
        GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80029da:	2302      	movs	r3, #2
 80029dc:	633b      	str	r3, [r7, #48]	; 0x30
        GPIO_InitStruct.Pull = GPIO_NOPULL;
 80029de:	2300      	movs	r3, #0
 80029e0:	637b      	str	r3, [r7, #52]	; 0x34
        GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80029e2:	2300      	movs	r3, #0
 80029e4:	63bb      	str	r3, [r7, #56]	; 0x38
        GPIO_InitStruct.Alternate = GPIO_AF3_TIM8;
 80029e6:	2303      	movs	r3, #3
 80029e8:	63fb      	str	r3, [r7, #60]	; 0x3c
        HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80029ea:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 80029ee:	4619      	mov	r1, r3
 80029f0:	4813      	ldr	r0, [pc, #76]	; (8002a40 <HAL_TIM_Encoder_MspInit+0x1f4>)
 80029f2:	f001 fbc5 	bl	8004180 <HAL_GPIO_Init>
        HAL_NVIC_SetPriority(TIM8_UP_TIM13_IRQn, 2, 0);
 80029f6:	2200      	movs	r2, #0
 80029f8:	2102      	movs	r1, #2
 80029fa:	202c      	movs	r0, #44	; 0x2c
 80029fc:	f000 ff7b 	bl	80038f6 <HAL_NVIC_SetPriority>
        HAL_NVIC_EnableIRQ(TIM8_UP_TIM13_IRQn);
 8002a00:	202c      	movs	r0, #44	; 0x2c
 8002a02:	f000 ff94 	bl	800392e <HAL_NVIC_EnableIRQ>
        HAL_NVIC_SetPriority(TIM8_TRG_COM_TIM14_IRQn, 2, 0);
 8002a06:	2200      	movs	r2, #0
 8002a08:	2102      	movs	r1, #2
 8002a0a:	202d      	movs	r0, #45	; 0x2d
 8002a0c:	f000 ff73 	bl	80038f6 <HAL_NVIC_SetPriority>
        HAL_NVIC_EnableIRQ(TIM8_TRG_COM_TIM14_IRQn);
 8002a10:	202d      	movs	r0, #45	; 0x2d
 8002a12:	f000 ff8c 	bl	800392e <HAL_NVIC_EnableIRQ>
}
 8002a16:	bf00      	nop
 8002a18:	3740      	adds	r7, #64	; 0x40
 8002a1a:	46bd      	mov	sp, r7
 8002a1c:	bd80      	pop	{r7, pc}
 8002a1e:	bf00      	nop
 8002a20:	40010000 	.word	0x40010000
 8002a24:	40023800 	.word	0x40023800
 8002a28:	40021000 	.word	0x40021000
 8002a2c:	40000800 	.word	0x40000800
 8002a30:	40020c00 	.word	0x40020c00
 8002a34:	40000c00 	.word	0x40000c00
 8002a38:	40020000 	.word	0x40020000
 8002a3c:	40010400 	.word	0x40010400
 8002a40:	40020800 	.word	0x40020800

08002a44 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8002a44:	b580      	push	{r7, lr}
 8002a46:	b088      	sub	sp, #32
 8002a48:	af00      	add	r7, sp, #0
 8002a4a:	6078      	str	r0, [r7, #4]

    if(tim_baseHandle->Instance==TIM3)
 8002a4c:	687b      	ldr	r3, [r7, #4]
 8002a4e:	681b      	ldr	r3, [r3, #0]
 8002a50:	4a42      	ldr	r2, [pc, #264]	; (8002b5c <HAL_TIM_Base_MspInit+0x118>)
 8002a52:	4293      	cmp	r3, r2
 8002a54:	d10e      	bne.n	8002a74 <HAL_TIM_Base_MspInit+0x30>
    {
    /* USER CODE BEGIN TIM3_MspInit 0 */

    /* USER CODE END TIM3_MspInit 0 */
        /* TIM3 clock enable */
        __HAL_RCC_TIM3_CLK_ENABLE();
 8002a56:	2300      	movs	r3, #0
 8002a58:	61fb      	str	r3, [r7, #28]
 8002a5a:	4b41      	ldr	r3, [pc, #260]	; (8002b60 <HAL_TIM_Base_MspInit+0x11c>)
 8002a5c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002a5e:	4a40      	ldr	r2, [pc, #256]	; (8002b60 <HAL_TIM_Base_MspInit+0x11c>)
 8002a60:	f043 0302 	orr.w	r3, r3, #2
 8002a64:	6413      	str	r3, [r2, #64]	; 0x40
 8002a66:	4b3e      	ldr	r3, [pc, #248]	; (8002b60 <HAL_TIM_Base_MspInit+0x11c>)
 8002a68:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002a6a:	f003 0302 	and.w	r3, r3, #2
 8002a6e:	61fb      	str	r3, [r7, #28]
 8002a70:	69fb      	ldr	r3, [r7, #28]
        HAL_NVIC_EnableIRQ(TIM8_TRG_COM_TIM14_IRQn);
    /* USER CODE BEGIN TIM14_MspInit 1 */

    /* USER CODE END TIM14_MspInit 1 */
    }
}
 8002a72:	e06e      	b.n	8002b52 <HAL_TIM_Base_MspInit+0x10e>
    else if(tim_baseHandle->Instance==TIM6)
 8002a74:	687b      	ldr	r3, [r7, #4]
 8002a76:	681b      	ldr	r3, [r3, #0]
 8002a78:	4a3a      	ldr	r2, [pc, #232]	; (8002b64 <HAL_TIM_Base_MspInit+0x120>)
 8002a7a:	4293      	cmp	r3, r2
 8002a7c:	d116      	bne.n	8002aac <HAL_TIM_Base_MspInit+0x68>
        __HAL_RCC_TIM6_CLK_ENABLE();
 8002a7e:	2300      	movs	r3, #0
 8002a80:	61bb      	str	r3, [r7, #24]
 8002a82:	4b37      	ldr	r3, [pc, #220]	; (8002b60 <HAL_TIM_Base_MspInit+0x11c>)
 8002a84:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002a86:	4a36      	ldr	r2, [pc, #216]	; (8002b60 <HAL_TIM_Base_MspInit+0x11c>)
 8002a88:	f043 0310 	orr.w	r3, r3, #16
 8002a8c:	6413      	str	r3, [r2, #64]	; 0x40
 8002a8e:	4b34      	ldr	r3, [pc, #208]	; (8002b60 <HAL_TIM_Base_MspInit+0x11c>)
 8002a90:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002a92:	f003 0310 	and.w	r3, r3, #16
 8002a96:	61bb      	str	r3, [r7, #24]
 8002a98:	69bb      	ldr	r3, [r7, #24]
        HAL_NVIC_SetPriority(TIM6_DAC_IRQn, 2, 0);
 8002a9a:	2200      	movs	r2, #0
 8002a9c:	2102      	movs	r1, #2
 8002a9e:	2036      	movs	r0, #54	; 0x36
 8002aa0:	f000 ff29 	bl	80038f6 <HAL_NVIC_SetPriority>
        HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8002aa4:	2036      	movs	r0, #54	; 0x36
 8002aa6:	f000 ff42 	bl	800392e <HAL_NVIC_EnableIRQ>
}
 8002aaa:	e052      	b.n	8002b52 <HAL_TIM_Base_MspInit+0x10e>
    else if(tim_baseHandle->Instance==TIM7)
 8002aac:	687b      	ldr	r3, [r7, #4]
 8002aae:	681b      	ldr	r3, [r3, #0]
 8002ab0:	4a2d      	ldr	r2, [pc, #180]	; (8002b68 <HAL_TIM_Base_MspInit+0x124>)
 8002ab2:	4293      	cmp	r3, r2
 8002ab4:	d116      	bne.n	8002ae4 <HAL_TIM_Base_MspInit+0xa0>
        __HAL_RCC_TIM7_CLK_ENABLE();
 8002ab6:	2300      	movs	r3, #0
 8002ab8:	617b      	str	r3, [r7, #20]
 8002aba:	4b29      	ldr	r3, [pc, #164]	; (8002b60 <HAL_TIM_Base_MspInit+0x11c>)
 8002abc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002abe:	4a28      	ldr	r2, [pc, #160]	; (8002b60 <HAL_TIM_Base_MspInit+0x11c>)
 8002ac0:	f043 0320 	orr.w	r3, r3, #32
 8002ac4:	6413      	str	r3, [r2, #64]	; 0x40
 8002ac6:	4b26      	ldr	r3, [pc, #152]	; (8002b60 <HAL_TIM_Base_MspInit+0x11c>)
 8002ac8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002aca:	f003 0320 	and.w	r3, r3, #32
 8002ace:	617b      	str	r3, [r7, #20]
 8002ad0:	697b      	ldr	r3, [r7, #20]
        HAL_NVIC_SetPriority(TIM7_IRQn, 15, 0);
 8002ad2:	2200      	movs	r2, #0
 8002ad4:	210f      	movs	r1, #15
 8002ad6:	2037      	movs	r0, #55	; 0x37
 8002ad8:	f000 ff0d 	bl	80038f6 <HAL_NVIC_SetPriority>
        HAL_NVIC_EnableIRQ(TIM7_IRQn);
 8002adc:	2037      	movs	r0, #55	; 0x37
 8002ade:	f000 ff26 	bl	800392e <HAL_NVIC_EnableIRQ>
}
 8002ae2:	e036      	b.n	8002b52 <HAL_TIM_Base_MspInit+0x10e>
    else if(tim_baseHandle->Instance==TIM13)
 8002ae4:	687b      	ldr	r3, [r7, #4]
 8002ae6:	681b      	ldr	r3, [r3, #0]
 8002ae8:	4a20      	ldr	r2, [pc, #128]	; (8002b6c <HAL_TIM_Base_MspInit+0x128>)
 8002aea:	4293      	cmp	r3, r2
 8002aec:	d116      	bne.n	8002b1c <HAL_TIM_Base_MspInit+0xd8>
        __HAL_RCC_TIM13_CLK_ENABLE();
 8002aee:	2300      	movs	r3, #0
 8002af0:	613b      	str	r3, [r7, #16]
 8002af2:	4b1b      	ldr	r3, [pc, #108]	; (8002b60 <HAL_TIM_Base_MspInit+0x11c>)
 8002af4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002af6:	4a1a      	ldr	r2, [pc, #104]	; (8002b60 <HAL_TIM_Base_MspInit+0x11c>)
 8002af8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8002afc:	6413      	str	r3, [r2, #64]	; 0x40
 8002afe:	4b18      	ldr	r3, [pc, #96]	; (8002b60 <HAL_TIM_Base_MspInit+0x11c>)
 8002b00:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002b02:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002b06:	613b      	str	r3, [r7, #16]
 8002b08:	693b      	ldr	r3, [r7, #16]
        HAL_NVIC_SetPriority(TIM8_UP_TIM13_IRQn, 2, 0);
 8002b0a:	2200      	movs	r2, #0
 8002b0c:	2102      	movs	r1, #2
 8002b0e:	202c      	movs	r0, #44	; 0x2c
 8002b10:	f000 fef1 	bl	80038f6 <HAL_NVIC_SetPriority>
        HAL_NVIC_EnableIRQ(TIM8_UP_TIM13_IRQn);
 8002b14:	202c      	movs	r0, #44	; 0x2c
 8002b16:	f000 ff0a 	bl	800392e <HAL_NVIC_EnableIRQ>
}
 8002b1a:	e01a      	b.n	8002b52 <HAL_TIM_Base_MspInit+0x10e>
    else if(tim_baseHandle->Instance==TIM14)
 8002b1c:	687b      	ldr	r3, [r7, #4]
 8002b1e:	681b      	ldr	r3, [r3, #0]
 8002b20:	4a13      	ldr	r2, [pc, #76]	; (8002b70 <HAL_TIM_Base_MspInit+0x12c>)
 8002b22:	4293      	cmp	r3, r2
 8002b24:	d115      	bne.n	8002b52 <HAL_TIM_Base_MspInit+0x10e>
        __HAL_RCC_TIM14_CLK_ENABLE();
 8002b26:	2300      	movs	r3, #0
 8002b28:	60fb      	str	r3, [r7, #12]
 8002b2a:	4b0d      	ldr	r3, [pc, #52]	; (8002b60 <HAL_TIM_Base_MspInit+0x11c>)
 8002b2c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002b2e:	4a0c      	ldr	r2, [pc, #48]	; (8002b60 <HAL_TIM_Base_MspInit+0x11c>)
 8002b30:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002b34:	6413      	str	r3, [r2, #64]	; 0x40
 8002b36:	4b0a      	ldr	r3, [pc, #40]	; (8002b60 <HAL_TIM_Base_MspInit+0x11c>)
 8002b38:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002b3a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002b3e:	60fb      	str	r3, [r7, #12]
 8002b40:	68fb      	ldr	r3, [r7, #12]
        HAL_NVIC_SetPriority(TIM8_TRG_COM_TIM14_IRQn, 2, 0);
 8002b42:	2200      	movs	r2, #0
 8002b44:	2102      	movs	r1, #2
 8002b46:	202d      	movs	r0, #45	; 0x2d
 8002b48:	f000 fed5 	bl	80038f6 <HAL_NVIC_SetPriority>
        HAL_NVIC_EnableIRQ(TIM8_TRG_COM_TIM14_IRQn);
 8002b4c:	202d      	movs	r0, #45	; 0x2d
 8002b4e:	f000 feee 	bl	800392e <HAL_NVIC_EnableIRQ>
}
 8002b52:	bf00      	nop
 8002b54:	3720      	adds	r7, #32
 8002b56:	46bd      	mov	sp, r7
 8002b58:	bd80      	pop	{r7, pc}
 8002b5a:	bf00      	nop
 8002b5c:	40000400 	.word	0x40000400
 8002b60:	40023800 	.word	0x40023800
 8002b64:	40001000 	.word	0x40001000
 8002b68:	40001400 	.word	0x40001400
 8002b6c:	40001c00 	.word	0x40001c00
 8002b70:	40002000 	.word	0x40002000

08002b74 <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 8002b74:	b580      	push	{r7, lr}
 8002b76:	b08a      	sub	sp, #40	; 0x28
 8002b78:	af00      	add	r7, sp, #0
 8002b7a:	6078      	str	r0, [r7, #4]

    GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002b7c:	f107 0314 	add.w	r3, r7, #20
 8002b80:	2200      	movs	r2, #0
 8002b82:	601a      	str	r2, [r3, #0]
 8002b84:	605a      	str	r2, [r3, #4]
 8002b86:	609a      	str	r2, [r3, #8]
 8002b88:	60da      	str	r2, [r3, #12]
 8002b8a:	611a      	str	r2, [r3, #16]
    if(timHandle->Instance==TIM3)
 8002b8c:	687b      	ldr	r3, [r7, #4]
 8002b8e:	681b      	ldr	r3, [r3, #0]
 8002b90:	4a33      	ldr	r2, [pc, #204]	; (8002c60 <HAL_TIM_MspPostInit+0xec>)
 8002b92:	4293      	cmp	r3, r2
 8002b94:	d13c      	bne.n	8002c10 <HAL_TIM_MspPostInit+0x9c>
    {
    /* USER CODE BEGIN TIM3_MspPostInit 0 */

    /* USER CODE END TIM3_MspPostInit 0 */
        __HAL_RCC_GPIOA_CLK_ENABLE();
 8002b96:	2300      	movs	r3, #0
 8002b98:	613b      	str	r3, [r7, #16]
 8002b9a:	4b32      	ldr	r3, [pc, #200]	; (8002c64 <HAL_TIM_MspPostInit+0xf0>)
 8002b9c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002b9e:	4a31      	ldr	r2, [pc, #196]	; (8002c64 <HAL_TIM_MspPostInit+0xf0>)
 8002ba0:	f043 0301 	orr.w	r3, r3, #1
 8002ba4:	6313      	str	r3, [r2, #48]	; 0x30
 8002ba6:	4b2f      	ldr	r3, [pc, #188]	; (8002c64 <HAL_TIM_MspPostInit+0xf0>)
 8002ba8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002baa:	f003 0301 	and.w	r3, r3, #1
 8002bae:	613b      	str	r3, [r7, #16]
 8002bb0:	693b      	ldr	r3, [r7, #16]
        __HAL_RCC_GPIOB_CLK_ENABLE();
 8002bb2:	2300      	movs	r3, #0
 8002bb4:	60fb      	str	r3, [r7, #12]
 8002bb6:	4b2b      	ldr	r3, [pc, #172]	; (8002c64 <HAL_TIM_MspPostInit+0xf0>)
 8002bb8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002bba:	4a2a      	ldr	r2, [pc, #168]	; (8002c64 <HAL_TIM_MspPostInit+0xf0>)
 8002bbc:	f043 0302 	orr.w	r3, r3, #2
 8002bc0:	6313      	str	r3, [r2, #48]	; 0x30
 8002bc2:	4b28      	ldr	r3, [pc, #160]	; (8002c64 <HAL_TIM_MspPostInit+0xf0>)
 8002bc4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002bc6:	f003 0302 	and.w	r3, r3, #2
 8002bca:	60fb      	str	r3, [r7, #12]
 8002bcc:	68fb      	ldr	r3, [r7, #12]
        PA6         ------> TIM3_CH1
        PA7         ------> TIM3_CH2
        PB0         ------> TIM3_CH3
        PB1         ------> TIM3_CH4
        */
        GPIO_InitStruct.Pin = Motor_1_PWM_Pin|Motor_2_PWM_Pin;
 8002bce:	23c0      	movs	r3, #192	; 0xc0
 8002bd0:	617b      	str	r3, [r7, #20]
        GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002bd2:	2302      	movs	r3, #2
 8002bd4:	61bb      	str	r3, [r7, #24]
        GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002bd6:	2300      	movs	r3, #0
 8002bd8:	61fb      	str	r3, [r7, #28]
        GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002bda:	2300      	movs	r3, #0
 8002bdc:	623b      	str	r3, [r7, #32]
        GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8002bde:	2302      	movs	r3, #2
 8002be0:	627b      	str	r3, [r7, #36]	; 0x24
        HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002be2:	f107 0314 	add.w	r3, r7, #20
 8002be6:	4619      	mov	r1, r3
 8002be8:	481f      	ldr	r0, [pc, #124]	; (8002c68 <HAL_TIM_MspPostInit+0xf4>)
 8002bea:	f001 fac9 	bl	8004180 <HAL_GPIO_Init>

        GPIO_InitStruct.Pin = Motor_3_PWM_Pin|Motor_4_PWM_Pin;
 8002bee:	2303      	movs	r3, #3
 8002bf0:	617b      	str	r3, [r7, #20]
        GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002bf2:	2302      	movs	r3, #2
 8002bf4:	61bb      	str	r3, [r7, #24]
        GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002bf6:	2300      	movs	r3, #0
 8002bf8:	61fb      	str	r3, [r7, #28]
        GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002bfa:	2300      	movs	r3, #0
 8002bfc:	623b      	str	r3, [r7, #32]
        GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8002bfe:	2302      	movs	r3, #2
 8002c00:	627b      	str	r3, [r7, #36]	; 0x24
        HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002c02:	f107 0314 	add.w	r3, r7, #20
 8002c06:	4619      	mov	r1, r3
 8002c08:	4818      	ldr	r0, [pc, #96]	; (8002c6c <HAL_TIM_MspPostInit+0xf8>)
 8002c0a:	f001 fab9 	bl	8004180 <HAL_GPIO_Init>
    /* USER CODE BEGIN TIM14_MspPostInit 1 */

    /* USER CODE END TIM14_MspPostInit 1 */
    }

}
 8002c0e:	e023      	b.n	8002c58 <HAL_TIM_MspPostInit+0xe4>
    else if(timHandle->Instance==TIM14)
 8002c10:	687b      	ldr	r3, [r7, #4]
 8002c12:	681b      	ldr	r3, [r3, #0]
 8002c14:	4a16      	ldr	r2, [pc, #88]	; (8002c70 <HAL_TIM_MspPostInit+0xfc>)
 8002c16:	4293      	cmp	r3, r2
 8002c18:	d11e      	bne.n	8002c58 <HAL_TIM_MspPostInit+0xe4>
        __HAL_RCC_GPIOF_CLK_ENABLE();
 8002c1a:	2300      	movs	r3, #0
 8002c1c:	60bb      	str	r3, [r7, #8]
 8002c1e:	4b11      	ldr	r3, [pc, #68]	; (8002c64 <HAL_TIM_MspPostInit+0xf0>)
 8002c20:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002c22:	4a10      	ldr	r2, [pc, #64]	; (8002c64 <HAL_TIM_MspPostInit+0xf0>)
 8002c24:	f043 0320 	orr.w	r3, r3, #32
 8002c28:	6313      	str	r3, [r2, #48]	; 0x30
 8002c2a:	4b0e      	ldr	r3, [pc, #56]	; (8002c64 <HAL_TIM_MspPostInit+0xf0>)
 8002c2c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002c2e:	f003 0320 	and.w	r3, r3, #32
 8002c32:	60bb      	str	r3, [r7, #8]
 8002c34:	68bb      	ldr	r3, [r7, #8]
        GPIO_InitStruct.Pin = LED1_Pin;
 8002c36:	f44f 7300 	mov.w	r3, #512	; 0x200
 8002c3a:	617b      	str	r3, [r7, #20]
        GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002c3c:	2302      	movs	r3, #2
 8002c3e:	61bb      	str	r3, [r7, #24]
        GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002c40:	2300      	movs	r3, #0
 8002c42:	61fb      	str	r3, [r7, #28]
        GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002c44:	2300      	movs	r3, #0
 8002c46:	623b      	str	r3, [r7, #32]
        GPIO_InitStruct.Alternate = GPIO_AF9_TIM14;
 8002c48:	2309      	movs	r3, #9
 8002c4a:	627b      	str	r3, [r7, #36]	; 0x24
        HAL_GPIO_Init(LED1_GPIO_Port, &GPIO_InitStruct);
 8002c4c:	f107 0314 	add.w	r3, r7, #20
 8002c50:	4619      	mov	r1, r3
 8002c52:	4808      	ldr	r0, [pc, #32]	; (8002c74 <HAL_TIM_MspPostInit+0x100>)
 8002c54:	f001 fa94 	bl	8004180 <HAL_GPIO_Init>
}
 8002c58:	bf00      	nop
 8002c5a:	3728      	adds	r7, #40	; 0x28
 8002c5c:	46bd      	mov	sp, r7
 8002c5e:	bd80      	pop	{r7, pc}
 8002c60:	40000400 	.word	0x40000400
 8002c64:	40023800 	.word	0x40023800
 8002c68:	40020000 	.word	0x40020000
 8002c6c:	40020400 	.word	0x40020400
 8002c70:	40002000 	.word	0x40002000
 8002c74:	40021400 	.word	0x40021400

08002c78 <MX_USART1_UART_Init>:
UART_HandleTypeDef huart2;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 8002c78:	b580      	push	{r7, lr}
 8002c7a:	af00      	add	r7, sp, #0
    /* USER CODE END USART1_Init 0 */

    /* USER CODE BEGIN USART1_Init 1 */

    /* USER CODE END USART1_Init 1 */
    huart1.Instance = USART1;
 8002c7c:	4b11      	ldr	r3, [pc, #68]	; (8002cc4 <MX_USART1_UART_Init+0x4c>)
 8002c7e:	4a12      	ldr	r2, [pc, #72]	; (8002cc8 <MX_USART1_UART_Init+0x50>)
 8002c80:	601a      	str	r2, [r3, #0]
    huart1.Init.BaudRate = 115200;
 8002c82:	4b10      	ldr	r3, [pc, #64]	; (8002cc4 <MX_USART1_UART_Init+0x4c>)
 8002c84:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8002c88:	605a      	str	r2, [r3, #4]
    huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8002c8a:	4b0e      	ldr	r3, [pc, #56]	; (8002cc4 <MX_USART1_UART_Init+0x4c>)
 8002c8c:	2200      	movs	r2, #0
 8002c8e:	609a      	str	r2, [r3, #8]
    huart1.Init.StopBits = UART_STOPBITS_1;
 8002c90:	4b0c      	ldr	r3, [pc, #48]	; (8002cc4 <MX_USART1_UART_Init+0x4c>)
 8002c92:	2200      	movs	r2, #0
 8002c94:	60da      	str	r2, [r3, #12]
    huart1.Init.Parity = UART_PARITY_NONE;
 8002c96:	4b0b      	ldr	r3, [pc, #44]	; (8002cc4 <MX_USART1_UART_Init+0x4c>)
 8002c98:	2200      	movs	r2, #0
 8002c9a:	611a      	str	r2, [r3, #16]
    huart1.Init.Mode = UART_MODE_TX_RX;
 8002c9c:	4b09      	ldr	r3, [pc, #36]	; (8002cc4 <MX_USART1_UART_Init+0x4c>)
 8002c9e:	220c      	movs	r2, #12
 8002ca0:	615a      	str	r2, [r3, #20]
    huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002ca2:	4b08      	ldr	r3, [pc, #32]	; (8002cc4 <MX_USART1_UART_Init+0x4c>)
 8002ca4:	2200      	movs	r2, #0
 8002ca6:	619a      	str	r2, [r3, #24]
    huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8002ca8:	4b06      	ldr	r3, [pc, #24]	; (8002cc4 <MX_USART1_UART_Init+0x4c>)
 8002caa:	2200      	movs	r2, #0
 8002cac:	61da      	str	r2, [r3, #28]
    if (HAL_UART_Init(&huart1) != HAL_OK)
 8002cae:	4805      	ldr	r0, [pc, #20]	; (8002cc4 <MX_USART1_UART_Init+0x4c>)
 8002cb0:	f005 fa22 	bl	80080f8 <HAL_UART_Init>
 8002cb4:	4603      	mov	r3, r0
 8002cb6:	2b00      	cmp	r3, #0
 8002cb8:	d001      	beq.n	8002cbe <MX_USART1_UART_Init+0x46>
    {
        Error_Handler();
 8002cba:	f7fe ff13 	bl	8001ae4 <Error_Handler>
    }
    /* USER CODE BEGIN USART1_Init 2 */

    /* USER CODE END USART1_Init 2 */

}
 8002cbe:	bf00      	nop
 8002cc0:	bd80      	pop	{r7, pc}
 8002cc2:	bf00      	nop
 8002cc4:	2000113c 	.word	0x2000113c
 8002cc8:	40011000 	.word	0x40011000

08002ccc <MX_USART2_UART_Init>:
/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 8002ccc:	b580      	push	{r7, lr}
 8002cce:	af00      	add	r7, sp, #0
    /* USER CODE END USART2_Init 0 */

    /* USER CODE BEGIN USART2_Init 1 */

    /* USER CODE END USART2_Init 1 */
    huart2.Instance = USART2;
 8002cd0:	4b11      	ldr	r3, [pc, #68]	; (8002d18 <MX_USART2_UART_Init+0x4c>)
 8002cd2:	4a12      	ldr	r2, [pc, #72]	; (8002d1c <MX_USART2_UART_Init+0x50>)
 8002cd4:	601a      	str	r2, [r3, #0]
    huart2.Init.BaudRate = 115200;
 8002cd6:	4b10      	ldr	r3, [pc, #64]	; (8002d18 <MX_USART2_UART_Init+0x4c>)
 8002cd8:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8002cdc:	605a      	str	r2, [r3, #4]
    huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8002cde:	4b0e      	ldr	r3, [pc, #56]	; (8002d18 <MX_USART2_UART_Init+0x4c>)
 8002ce0:	2200      	movs	r2, #0
 8002ce2:	609a      	str	r2, [r3, #8]
    huart2.Init.StopBits = UART_STOPBITS_1;
 8002ce4:	4b0c      	ldr	r3, [pc, #48]	; (8002d18 <MX_USART2_UART_Init+0x4c>)
 8002ce6:	2200      	movs	r2, #0
 8002ce8:	60da      	str	r2, [r3, #12]
    huart2.Init.Parity = UART_PARITY_NONE;
 8002cea:	4b0b      	ldr	r3, [pc, #44]	; (8002d18 <MX_USART2_UART_Init+0x4c>)
 8002cec:	2200      	movs	r2, #0
 8002cee:	611a      	str	r2, [r3, #16]
    huart2.Init.Mode = UART_MODE_TX_RX;
 8002cf0:	4b09      	ldr	r3, [pc, #36]	; (8002d18 <MX_USART2_UART_Init+0x4c>)
 8002cf2:	220c      	movs	r2, #12
 8002cf4:	615a      	str	r2, [r3, #20]
    huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002cf6:	4b08      	ldr	r3, [pc, #32]	; (8002d18 <MX_USART2_UART_Init+0x4c>)
 8002cf8:	2200      	movs	r2, #0
 8002cfa:	619a      	str	r2, [r3, #24]
    huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8002cfc:	4b06      	ldr	r3, [pc, #24]	; (8002d18 <MX_USART2_UART_Init+0x4c>)
 8002cfe:	2200      	movs	r2, #0
 8002d00:	61da      	str	r2, [r3, #28]
    if (HAL_UART_Init(&huart2) != HAL_OK)
 8002d02:	4805      	ldr	r0, [pc, #20]	; (8002d18 <MX_USART2_UART_Init+0x4c>)
 8002d04:	f005 f9f8 	bl	80080f8 <HAL_UART_Init>
 8002d08:	4603      	mov	r3, r0
 8002d0a:	2b00      	cmp	r3, #0
 8002d0c:	d001      	beq.n	8002d12 <MX_USART2_UART_Init+0x46>
    {
        Error_Handler();
 8002d0e:	f7fe fee9 	bl	8001ae4 <Error_Handler>
    }
    /* USER CODE BEGIN USART2_Init 2 */

    /* USER CODE END USART2_Init 2 */

}
 8002d12:	bf00      	nop
 8002d14:	bd80      	pop	{r7, pc}
 8002d16:	bf00      	nop
 8002d18:	20001180 	.word	0x20001180
 8002d1c:	40004400 	.word	0x40004400

08002d20 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8002d20:	b580      	push	{r7, lr}
 8002d22:	b08c      	sub	sp, #48	; 0x30
 8002d24:	af00      	add	r7, sp, #0
 8002d26:	6078      	str	r0, [r7, #4]

    GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002d28:	f107 031c 	add.w	r3, r7, #28
 8002d2c:	2200      	movs	r2, #0
 8002d2e:	601a      	str	r2, [r3, #0]
 8002d30:	605a      	str	r2, [r3, #4]
 8002d32:	609a      	str	r2, [r3, #8]
 8002d34:	60da      	str	r2, [r3, #12]
 8002d36:	611a      	str	r2, [r3, #16]
    if(uartHandle->Instance==USART1)
 8002d38:	687b      	ldr	r3, [r7, #4]
 8002d3a:	681b      	ldr	r3, [r3, #0]
 8002d3c:	4a36      	ldr	r2, [pc, #216]	; (8002e18 <HAL_UART_MspInit+0xf8>)
 8002d3e:	4293      	cmp	r3, r2
 8002d40:	d135      	bne.n	8002dae <HAL_UART_MspInit+0x8e>
    {
    /* USER CODE BEGIN USART1_MspInit 0 */

    /* USER CODE END USART1_MspInit 0 */
        /* USART1 clock enable */
        __HAL_RCC_USART1_CLK_ENABLE();
 8002d42:	2300      	movs	r3, #0
 8002d44:	61bb      	str	r3, [r7, #24]
 8002d46:	4b35      	ldr	r3, [pc, #212]	; (8002e1c <HAL_UART_MspInit+0xfc>)
 8002d48:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002d4a:	4a34      	ldr	r2, [pc, #208]	; (8002e1c <HAL_UART_MspInit+0xfc>)
 8002d4c:	f043 0310 	orr.w	r3, r3, #16
 8002d50:	6453      	str	r3, [r2, #68]	; 0x44
 8002d52:	4b32      	ldr	r3, [pc, #200]	; (8002e1c <HAL_UART_MspInit+0xfc>)
 8002d54:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002d56:	f003 0310 	and.w	r3, r3, #16
 8002d5a:	61bb      	str	r3, [r7, #24]
 8002d5c:	69bb      	ldr	r3, [r7, #24]

        __HAL_RCC_GPIOA_CLK_ENABLE();
 8002d5e:	2300      	movs	r3, #0
 8002d60:	617b      	str	r3, [r7, #20]
 8002d62:	4b2e      	ldr	r3, [pc, #184]	; (8002e1c <HAL_UART_MspInit+0xfc>)
 8002d64:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002d66:	4a2d      	ldr	r2, [pc, #180]	; (8002e1c <HAL_UART_MspInit+0xfc>)
 8002d68:	f043 0301 	orr.w	r3, r3, #1
 8002d6c:	6313      	str	r3, [r2, #48]	; 0x30
 8002d6e:	4b2b      	ldr	r3, [pc, #172]	; (8002e1c <HAL_UART_MspInit+0xfc>)
 8002d70:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002d72:	f003 0301 	and.w	r3, r3, #1
 8002d76:	617b      	str	r3, [r7, #20]
 8002d78:	697b      	ldr	r3, [r7, #20]
        /**USART1 GPIO Configuration
        PA9         ------> USART1_TX
        PA10         ------> USART1_RX
        */
        GPIO_InitStruct.Pin = Bluetooth_TX_Pin|Bluetooth_RX_Pin;
 8002d7a:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 8002d7e:	61fb      	str	r3, [r7, #28]
        GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002d80:	2302      	movs	r3, #2
 8002d82:	623b      	str	r3, [r7, #32]
        GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002d84:	2300      	movs	r3, #0
 8002d86:	627b      	str	r3, [r7, #36]	; 0x24
        GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002d88:	2303      	movs	r3, #3
 8002d8a:	62bb      	str	r3, [r7, #40]	; 0x28
        GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8002d8c:	2307      	movs	r3, #7
 8002d8e:	62fb      	str	r3, [r7, #44]	; 0x2c
        HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002d90:	f107 031c 	add.w	r3, r7, #28
 8002d94:	4619      	mov	r1, r3
 8002d96:	4822      	ldr	r0, [pc, #136]	; (8002e20 <HAL_UART_MspInit+0x100>)
 8002d98:	f001 f9f2 	bl	8004180 <HAL_GPIO_Init>

        /* USART1 interrupt Init */
        HAL_NVIC_SetPriority(USART1_IRQn, 1, 0);
 8002d9c:	2200      	movs	r2, #0
 8002d9e:	2101      	movs	r1, #1
 8002da0:	2025      	movs	r0, #37	; 0x25
 8002da2:	f000 fda8 	bl	80038f6 <HAL_NVIC_SetPriority>
        HAL_NVIC_EnableIRQ(USART1_IRQn);
 8002da6:	2025      	movs	r0, #37	; 0x25
 8002da8:	f000 fdc1 	bl	800392e <HAL_NVIC_EnableIRQ>

    /* USER CODE BEGIN USART2_MspInit 1 */

    /* USER CODE END USART2_MspInit 1 */
    }
}
 8002dac:	e030      	b.n	8002e10 <HAL_UART_MspInit+0xf0>
    else if(uartHandle->Instance==USART2)
 8002dae:	687b      	ldr	r3, [r7, #4]
 8002db0:	681b      	ldr	r3, [r3, #0]
 8002db2:	4a1c      	ldr	r2, [pc, #112]	; (8002e24 <HAL_UART_MspInit+0x104>)
 8002db4:	4293      	cmp	r3, r2
 8002db6:	d12b      	bne.n	8002e10 <HAL_UART_MspInit+0xf0>
        __HAL_RCC_USART2_CLK_ENABLE();
 8002db8:	2300      	movs	r3, #0
 8002dba:	613b      	str	r3, [r7, #16]
 8002dbc:	4b17      	ldr	r3, [pc, #92]	; (8002e1c <HAL_UART_MspInit+0xfc>)
 8002dbe:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002dc0:	4a16      	ldr	r2, [pc, #88]	; (8002e1c <HAL_UART_MspInit+0xfc>)
 8002dc2:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002dc6:	6413      	str	r3, [r2, #64]	; 0x40
 8002dc8:	4b14      	ldr	r3, [pc, #80]	; (8002e1c <HAL_UART_MspInit+0xfc>)
 8002dca:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002dcc:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002dd0:	613b      	str	r3, [r7, #16]
 8002dd2:	693b      	ldr	r3, [r7, #16]
        __HAL_RCC_GPIOA_CLK_ENABLE();
 8002dd4:	2300      	movs	r3, #0
 8002dd6:	60fb      	str	r3, [r7, #12]
 8002dd8:	4b10      	ldr	r3, [pc, #64]	; (8002e1c <HAL_UART_MspInit+0xfc>)
 8002dda:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002ddc:	4a0f      	ldr	r2, [pc, #60]	; (8002e1c <HAL_UART_MspInit+0xfc>)
 8002dde:	f043 0301 	orr.w	r3, r3, #1
 8002de2:	6313      	str	r3, [r2, #48]	; 0x30
 8002de4:	4b0d      	ldr	r3, [pc, #52]	; (8002e1c <HAL_UART_MspInit+0xfc>)
 8002de6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002de8:	f003 0301 	and.w	r3, r3, #1
 8002dec:	60fb      	str	r3, [r7, #12]
 8002dee:	68fb      	ldr	r3, [r7, #12]
        GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8002df0:	230c      	movs	r3, #12
 8002df2:	61fb      	str	r3, [r7, #28]
        GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002df4:	2302      	movs	r3, #2
 8002df6:	623b      	str	r3, [r7, #32]
        GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002df8:	2300      	movs	r3, #0
 8002dfa:	627b      	str	r3, [r7, #36]	; 0x24
        GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002dfc:	2303      	movs	r3, #3
 8002dfe:	62bb      	str	r3, [r7, #40]	; 0x28
        GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8002e00:	2307      	movs	r3, #7
 8002e02:	62fb      	str	r3, [r7, #44]	; 0x2c
        HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002e04:	f107 031c 	add.w	r3, r7, #28
 8002e08:	4619      	mov	r1, r3
 8002e0a:	4805      	ldr	r0, [pc, #20]	; (8002e20 <HAL_UART_MspInit+0x100>)
 8002e0c:	f001 f9b8 	bl	8004180 <HAL_GPIO_Init>
}
 8002e10:	bf00      	nop
 8002e12:	3730      	adds	r7, #48	; 0x30
 8002e14:	46bd      	mov	sp, r7
 8002e16:	bd80      	pop	{r7, pc}
 8002e18:	40011000 	.word	0x40011000
 8002e1c:	40023800 	.word	0x40023800
 8002e20:	40020000 	.word	0x40020000
 8002e24:	40004400 	.word	0x40004400

08002e28 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8002e28:	f8df d034 	ldr.w	sp, [pc, #52]	; 8002e60 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8002e2c:	480d      	ldr	r0, [pc, #52]	; (8002e64 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8002e2e:	490e      	ldr	r1, [pc, #56]	; (8002e68 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8002e30:	4a0e      	ldr	r2, [pc, #56]	; (8002e6c <LoopFillZerobss+0x1e>)
  movs r3, #0
 8002e32:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002e34:	e002      	b.n	8002e3c <LoopCopyDataInit>

08002e36 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002e36:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002e38:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002e3a:	3304      	adds	r3, #4

08002e3c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002e3c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002e3e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002e40:	d3f9      	bcc.n	8002e36 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002e42:	4a0b      	ldr	r2, [pc, #44]	; (8002e70 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8002e44:	4c0b      	ldr	r4, [pc, #44]	; (8002e74 <LoopFillZerobss+0x26>)
  movs r3, #0
 8002e46:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002e48:	e001      	b.n	8002e4e <LoopFillZerobss>

08002e4a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002e4a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002e4c:	3204      	adds	r2, #4

08002e4e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002e4e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002e50:	d3fb      	bcc.n	8002e4a <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8002e52:	f7ff fa1b 	bl	800228c <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8002e56:	f00c f861 	bl	800ef1c <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8002e5a:	f7fe faa5 	bl	80013a8 <main>
  bx  lr    
 8002e5e:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8002e60:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8002e64:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002e68:	200003d0 	.word	0x200003d0
  ldr r2, =_sidata
 8002e6c:	08017a1c 	.word	0x08017a1c
  ldr r2, =_sbss
 8002e70:	200003d0 	.word	0x200003d0
  ldr r4, =_ebss
 8002e74:	200079b0 	.word	0x200079b0

08002e78 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8002e78:	e7fe      	b.n	8002e78 <ADC_IRQHandler>
	...

08002e7c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002e7c:	b580      	push	{r7, lr}
 8002e7e:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8002e80:	4b0e      	ldr	r3, [pc, #56]	; (8002ebc <HAL_Init+0x40>)
 8002e82:	681b      	ldr	r3, [r3, #0]
 8002e84:	4a0d      	ldr	r2, [pc, #52]	; (8002ebc <HAL_Init+0x40>)
 8002e86:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8002e8a:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8002e8c:	4b0b      	ldr	r3, [pc, #44]	; (8002ebc <HAL_Init+0x40>)
 8002e8e:	681b      	ldr	r3, [r3, #0]
 8002e90:	4a0a      	ldr	r2, [pc, #40]	; (8002ebc <HAL_Init+0x40>)
 8002e92:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8002e96:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002e98:	4b08      	ldr	r3, [pc, #32]	; (8002ebc <HAL_Init+0x40>)
 8002e9a:	681b      	ldr	r3, [r3, #0]
 8002e9c:	4a07      	ldr	r2, [pc, #28]	; (8002ebc <HAL_Init+0x40>)
 8002e9e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002ea2:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002ea4:	2003      	movs	r0, #3
 8002ea6:	f000 fd1b 	bl	80038e0 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8002eaa:	2000      	movs	r0, #0
 8002eac:	f000 f808 	bl	8002ec0 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002eb0:	f7ff f86a 	bl	8001f88 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002eb4:	2300      	movs	r3, #0
}
 8002eb6:	4618      	mov	r0, r3
 8002eb8:	bd80      	pop	{r7, pc}
 8002eba:	bf00      	nop
 8002ebc:	40023c00 	.word	0x40023c00

08002ec0 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002ec0:	b580      	push	{r7, lr}
 8002ec2:	b082      	sub	sp, #8
 8002ec4:	af00      	add	r7, sp, #0
 8002ec6:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8002ec8:	4b12      	ldr	r3, [pc, #72]	; (8002f14 <HAL_InitTick+0x54>)
 8002eca:	681a      	ldr	r2, [r3, #0]
 8002ecc:	4b12      	ldr	r3, [pc, #72]	; (8002f18 <HAL_InitTick+0x58>)
 8002ece:	781b      	ldrb	r3, [r3, #0]
 8002ed0:	4619      	mov	r1, r3
 8002ed2:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8002ed6:	fbb3 f3f1 	udiv	r3, r3, r1
 8002eda:	fbb2 f3f3 	udiv	r3, r2, r3
 8002ede:	4618      	mov	r0, r3
 8002ee0:	f000 fd33 	bl	800394a <HAL_SYSTICK_Config>
 8002ee4:	4603      	mov	r3, r0
 8002ee6:	2b00      	cmp	r3, #0
 8002ee8:	d001      	beq.n	8002eee <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8002eea:	2301      	movs	r3, #1
 8002eec:	e00e      	b.n	8002f0c <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002eee:	687b      	ldr	r3, [r7, #4]
 8002ef0:	2b0f      	cmp	r3, #15
 8002ef2:	d80a      	bhi.n	8002f0a <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002ef4:	2200      	movs	r2, #0
 8002ef6:	6879      	ldr	r1, [r7, #4]
 8002ef8:	f04f 30ff 	mov.w	r0, #4294967295
 8002efc:	f000 fcfb 	bl	80038f6 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8002f00:	4a06      	ldr	r2, [pc, #24]	; (8002f1c <HAL_InitTick+0x5c>)
 8002f02:	687b      	ldr	r3, [r7, #4]
 8002f04:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8002f06:	2300      	movs	r3, #0
 8002f08:	e000      	b.n	8002f0c <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8002f0a:	2301      	movs	r3, #1
}
 8002f0c:	4618      	mov	r0, r3
 8002f0e:	3708      	adds	r7, #8
 8002f10:	46bd      	mov	sp, r7
 8002f12:	bd80      	pop	{r7, pc}
 8002f14:	20000008 	.word	0x20000008
 8002f18:	20000010 	.word	0x20000010
 8002f1c:	2000000c 	.word	0x2000000c

08002f20 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002f20:	b480      	push	{r7}
 8002f22:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002f24:	4b06      	ldr	r3, [pc, #24]	; (8002f40 <HAL_IncTick+0x20>)
 8002f26:	781b      	ldrb	r3, [r3, #0]
 8002f28:	461a      	mov	r2, r3
 8002f2a:	4b06      	ldr	r3, [pc, #24]	; (8002f44 <HAL_IncTick+0x24>)
 8002f2c:	681b      	ldr	r3, [r3, #0]
 8002f2e:	4413      	add	r3, r2
 8002f30:	4a04      	ldr	r2, [pc, #16]	; (8002f44 <HAL_IncTick+0x24>)
 8002f32:	6013      	str	r3, [r2, #0]
}
 8002f34:	bf00      	nop
 8002f36:	46bd      	mov	sp, r7
 8002f38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f3c:	4770      	bx	lr
 8002f3e:	bf00      	nop
 8002f40:	20000010 	.word	0x20000010
 8002f44:	200011c4 	.word	0x200011c4

08002f48 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002f48:	b480      	push	{r7}
 8002f4a:	af00      	add	r7, sp, #0
  return uwTick;
 8002f4c:	4b03      	ldr	r3, [pc, #12]	; (8002f5c <HAL_GetTick+0x14>)
 8002f4e:	681b      	ldr	r3, [r3, #0]
}
 8002f50:	4618      	mov	r0, r3
 8002f52:	46bd      	mov	sp, r7
 8002f54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f58:	4770      	bx	lr
 8002f5a:	bf00      	nop
 8002f5c:	200011c4 	.word	0x200011c4

08002f60 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002f60:	b580      	push	{r7, lr}
 8002f62:	b084      	sub	sp, #16
 8002f64:	af00      	add	r7, sp, #0
 8002f66:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002f68:	f7ff ffee 	bl	8002f48 <HAL_GetTick>
 8002f6c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8002f6e:	687b      	ldr	r3, [r7, #4]
 8002f70:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8002f72:	68fb      	ldr	r3, [r7, #12]
 8002f74:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002f78:	d005      	beq.n	8002f86 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8002f7a:	4b0a      	ldr	r3, [pc, #40]	; (8002fa4 <HAL_Delay+0x44>)
 8002f7c:	781b      	ldrb	r3, [r3, #0]
 8002f7e:	461a      	mov	r2, r3
 8002f80:	68fb      	ldr	r3, [r7, #12]
 8002f82:	4413      	add	r3, r2
 8002f84:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8002f86:	bf00      	nop
 8002f88:	f7ff ffde 	bl	8002f48 <HAL_GetTick>
 8002f8c:	4602      	mov	r2, r0
 8002f8e:	68bb      	ldr	r3, [r7, #8]
 8002f90:	1ad3      	subs	r3, r2, r3
 8002f92:	68fa      	ldr	r2, [r7, #12]
 8002f94:	429a      	cmp	r2, r3
 8002f96:	d8f7      	bhi.n	8002f88 <HAL_Delay+0x28>
  {
  }
}
 8002f98:	bf00      	nop
 8002f9a:	bf00      	nop
 8002f9c:	3710      	adds	r7, #16
 8002f9e:	46bd      	mov	sp, r7
 8002fa0:	bd80      	pop	{r7, pc}
 8002fa2:	bf00      	nop
 8002fa4:	20000010 	.word	0x20000010

08002fa8 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8002fa8:	b580      	push	{r7, lr}
 8002faa:	b084      	sub	sp, #16
 8002fac:	af00      	add	r7, sp, #0
 8002fae:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002fb0:	2300      	movs	r3, #0
 8002fb2:	73fb      	strb	r3, [r7, #15]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8002fb4:	687b      	ldr	r3, [r7, #4]
 8002fb6:	2b00      	cmp	r3, #0
 8002fb8:	d101      	bne.n	8002fbe <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 8002fba:	2301      	movs	r3, #1
 8002fbc:	e033      	b.n	8003026 <HAL_ADC_Init+0x7e>
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }
  
  if(hadc->State == HAL_ADC_STATE_RESET)
 8002fbe:	687b      	ldr	r3, [r7, #4]
 8002fc0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002fc2:	2b00      	cmp	r3, #0
 8002fc4:	d109      	bne.n	8002fda <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8002fc6:	6878      	ldr	r0, [r7, #4]
 8002fc8:	f7fe f868 	bl	800109c <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8002fcc:	687b      	ldr	r3, [r7, #4]
 8002fce:	2200      	movs	r2, #0
 8002fd0:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8002fd2:	687b      	ldr	r3, [r7, #4]
 8002fd4:	2200      	movs	r2, #0
 8002fd6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8002fda:	687b      	ldr	r3, [r7, #4]
 8002fdc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002fde:	f003 0310 	and.w	r3, r3, #16
 8002fe2:	2b00      	cmp	r3, #0
 8002fe4:	d118      	bne.n	8003018 <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002fe6:	687b      	ldr	r3, [r7, #4]
 8002fe8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002fea:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8002fee:	f023 0302 	bic.w	r3, r3, #2
 8002ff2:	f043 0202 	orr.w	r2, r3, #2
 8002ff6:	687b      	ldr	r3, [r7, #4]
 8002ff8:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);
    
    /* Set ADC parameters */
    ADC_Init(hadc);
 8002ffa:	6878      	ldr	r0, [r7, #4]
 8002ffc:	f000 faa4 	bl	8003548 <ADC_Init>
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8003000:	687b      	ldr	r3, [r7, #4]
 8003002:	2200      	movs	r2, #0
 8003004:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8003006:	687b      	ldr	r3, [r7, #4]
 8003008:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800300a:	f023 0303 	bic.w	r3, r3, #3
 800300e:	f043 0201 	orr.w	r2, r3, #1
 8003012:	687b      	ldr	r3, [r7, #4]
 8003014:	641a      	str	r2, [r3, #64]	; 0x40
 8003016:	e001      	b.n	800301c <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8003018:	2301      	movs	r3, #1
 800301a:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hadc);
 800301c:	687b      	ldr	r3, [r7, #4]
 800301e:	2200      	movs	r2, #0
 8003020:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Return function status */
  return tmp_hal_status;
 8003024:	7bfb      	ldrb	r3, [r7, #15]
}
 8003026:	4618      	mov	r0, r3
 8003028:	3710      	adds	r7, #16
 800302a:	46bd      	mov	sp, r7
 800302c:	bd80      	pop	{r7, pc}
	...

08003030 <HAL_ADC_Start>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef* hadc)
{
 8003030:	b480      	push	{r7}
 8003032:	b085      	sub	sp, #20
 8003034:	af00      	add	r7, sp, #0
 8003036:	6078      	str	r0, [r7, #4]
  __IO uint32_t counter = 0U;
 8003038:	2300      	movs	r3, #0
 800303a:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge)); 
  
  /* Process locked */
  __HAL_LOCK(hadc);
 800303c:	687b      	ldr	r3, [r7, #4]
 800303e:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003042:	2b01      	cmp	r3, #1
 8003044:	d101      	bne.n	800304a <HAL_ADC_Start+0x1a>
 8003046:	2302      	movs	r3, #2
 8003048:	e0b2      	b.n	80031b0 <HAL_ADC_Start+0x180>
 800304a:	687b      	ldr	r3, [r7, #4]
 800304c:	2201      	movs	r2, #1
 800304e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during 
  Tstab time the ADC's stabilization */
  if((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 8003052:	687b      	ldr	r3, [r7, #4]
 8003054:	681b      	ldr	r3, [r3, #0]
 8003056:	689b      	ldr	r3, [r3, #8]
 8003058:	f003 0301 	and.w	r3, r3, #1
 800305c:	2b01      	cmp	r3, #1
 800305e:	d018      	beq.n	8003092 <HAL_ADC_Start+0x62>
  {  
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8003060:	687b      	ldr	r3, [r7, #4]
 8003062:	681b      	ldr	r3, [r3, #0]
 8003064:	689a      	ldr	r2, [r3, #8]
 8003066:	687b      	ldr	r3, [r7, #4]
 8003068:	681b      	ldr	r3, [r3, #0]
 800306a:	f042 0201 	orr.w	r2, r2, #1
 800306e:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8003070:	4b52      	ldr	r3, [pc, #328]	; (80031bc <HAL_ADC_Start+0x18c>)
 8003072:	681b      	ldr	r3, [r3, #0]
 8003074:	4a52      	ldr	r2, [pc, #328]	; (80031c0 <HAL_ADC_Start+0x190>)
 8003076:	fba2 2303 	umull	r2, r3, r2, r3
 800307a:	0c9a      	lsrs	r2, r3, #18
 800307c:	4613      	mov	r3, r2
 800307e:	005b      	lsls	r3, r3, #1
 8003080:	4413      	add	r3, r2
 8003082:	60bb      	str	r3, [r7, #8]
    while(counter != 0U)
 8003084:	e002      	b.n	800308c <HAL_ADC_Start+0x5c>
    {
      counter--;
 8003086:	68bb      	ldr	r3, [r7, #8]
 8003088:	3b01      	subs	r3, #1
 800308a:	60bb      	str	r3, [r7, #8]
    while(counter != 0U)
 800308c:	68bb      	ldr	r3, [r7, #8]
 800308e:	2b00      	cmp	r3, #0
 8003090:	d1f9      	bne.n	8003086 <HAL_ADC_Start+0x56>
    }
  }
  
  /* Start conversion if ADC is effectively enabled */
  if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 8003092:	687b      	ldr	r3, [r7, #4]
 8003094:	681b      	ldr	r3, [r3, #0]
 8003096:	689b      	ldr	r3, [r3, #8]
 8003098:	f003 0301 	and.w	r3, r3, #1
 800309c:	2b01      	cmp	r3, #1
 800309e:	d17a      	bne.n	8003196 <HAL_ADC_Start+0x166>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 80030a0:	687b      	ldr	r3, [r7, #4]
 80030a2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80030a4:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 80030a8:	f023 0301 	bic.w	r3, r3, #1
 80030ac:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 80030b0:	687b      	ldr	r3, [r7, #4]
 80030b2:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);
    
    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 80030b4:	687b      	ldr	r3, [r7, #4]
 80030b6:	681b      	ldr	r3, [r3, #0]
 80030b8:	685b      	ldr	r3, [r3, #4]
 80030ba:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80030be:	2b00      	cmp	r3, #0
 80030c0:	d007      	beq.n	80030d2 <HAL_ADC_Start+0xa2>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 80030c2:	687b      	ldr	r3, [r7, #4]
 80030c4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80030c6:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 80030ca:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 80030ce:	687b      	ldr	r3, [r7, #4]
 80030d0:	641a      	str	r2, [r3, #64]	; 0x40
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80030d2:	687b      	ldr	r3, [r7, #4]
 80030d4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80030d6:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80030da:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80030de:	d106      	bne.n	80030ee <HAL_ADC_Start+0xbe>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 80030e0:	687b      	ldr	r3, [r7, #4]
 80030e2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80030e4:	f023 0206 	bic.w	r2, r3, #6
 80030e8:	687b      	ldr	r3, [r7, #4]
 80030ea:	645a      	str	r2, [r3, #68]	; 0x44
 80030ec:	e002      	b.n	80030f4 <HAL_ADC_Start+0xc4>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 80030ee:	687b      	ldr	r3, [r7, #4]
 80030f0:	2200      	movs	r2, #0
 80030f2:	645a      	str	r2, [r3, #68]	; 0x44
    } 

    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 80030f4:	687b      	ldr	r3, [r7, #4]
 80030f6:	2200      	movs	r2, #0
 80030f8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80030fc:	4b31      	ldr	r3, [pc, #196]	; (80031c4 <HAL_ADC_Start+0x194>)
 80030fe:	60fb      	str	r3, [r7, #12]

    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 8003100:	687b      	ldr	r3, [r7, #4]
 8003102:	681b      	ldr	r3, [r3, #0]
 8003104:	f06f 0222 	mvn.w	r2, #34	; 0x22
 8003108:	601a      	str	r2, [r3, #0]
    
    /* Check if Multimode enabled */
    if(HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 800310a:	68fb      	ldr	r3, [r7, #12]
 800310c:	685b      	ldr	r3, [r3, #4]
 800310e:	f003 031f 	and.w	r3, r3, #31
 8003112:	2b00      	cmp	r3, #0
 8003114:	d12a      	bne.n	800316c <HAL_ADC_Start+0x13c>
    {
#if defined(ADC2) && defined(ADC3)
      if((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
 8003116:	687b      	ldr	r3, [r7, #4]
 8003118:	681b      	ldr	r3, [r3, #0]
 800311a:	4a2b      	ldr	r2, [pc, #172]	; (80031c8 <HAL_ADC_Start+0x198>)
 800311c:	4293      	cmp	r3, r2
 800311e:	d015      	beq.n	800314c <HAL_ADC_Start+0x11c>
 8003120:	687b      	ldr	r3, [r7, #4]
 8003122:	681b      	ldr	r3, [r3, #0]
 8003124:	4a29      	ldr	r2, [pc, #164]	; (80031cc <HAL_ADC_Start+0x19c>)
 8003126:	4293      	cmp	r3, r2
 8003128:	d105      	bne.n	8003136 <HAL_ADC_Start+0x106>
 800312a:	4b26      	ldr	r3, [pc, #152]	; (80031c4 <HAL_ADC_Start+0x194>)
 800312c:	685b      	ldr	r3, [r3, #4]
 800312e:	f003 031f 	and.w	r3, r3, #31
 8003132:	2b00      	cmp	r3, #0
 8003134:	d00a      	beq.n	800314c <HAL_ADC_Start+0x11c>
                                  || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
 8003136:	687b      	ldr	r3, [r7, #4]
 8003138:	681b      	ldr	r3, [r3, #0]
 800313a:	4a25      	ldr	r2, [pc, #148]	; (80031d0 <HAL_ADC_Start+0x1a0>)
 800313c:	4293      	cmp	r3, r2
 800313e:	d136      	bne.n	80031ae <HAL_ADC_Start+0x17e>
 8003140:	4b20      	ldr	r3, [pc, #128]	; (80031c4 <HAL_ADC_Start+0x194>)
 8003142:	685b      	ldr	r3, [r3, #4]
 8003144:	f003 0310 	and.w	r3, r3, #16
 8003148:	2b00      	cmp	r3, #0
 800314a:	d130      	bne.n	80031ae <HAL_ADC_Start+0x17e>
      {
#endif /* ADC2 || ADC3 */
        /* if no external trigger present enable software conversion of regular channels */
        if((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET) 
 800314c:	687b      	ldr	r3, [r7, #4]
 800314e:	681b      	ldr	r3, [r3, #0]
 8003150:	689b      	ldr	r3, [r3, #8]
 8003152:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8003156:	2b00      	cmp	r3, #0
 8003158:	d129      	bne.n	80031ae <HAL_ADC_Start+0x17e>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 800315a:	687b      	ldr	r3, [r7, #4]
 800315c:	681b      	ldr	r3, [r3, #0]
 800315e:	689a      	ldr	r2, [r3, #8]
 8003160:	687b      	ldr	r3, [r7, #4]
 8003162:	681b      	ldr	r3, [r3, #0]
 8003164:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8003168:	609a      	str	r2, [r3, #8]
 800316a:	e020      	b.n	80031ae <HAL_ADC_Start+0x17e>
#endif /* ADC2 || ADC3 */
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 800316c:	687b      	ldr	r3, [r7, #4]
 800316e:	681b      	ldr	r3, [r3, #0]
 8003170:	4a15      	ldr	r2, [pc, #84]	; (80031c8 <HAL_ADC_Start+0x198>)
 8003172:	4293      	cmp	r3, r2
 8003174:	d11b      	bne.n	80031ae <HAL_ADC_Start+0x17e>
 8003176:	687b      	ldr	r3, [r7, #4]
 8003178:	681b      	ldr	r3, [r3, #0]
 800317a:	689b      	ldr	r3, [r3, #8]
 800317c:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8003180:	2b00      	cmp	r3, #0
 8003182:	d114      	bne.n	80031ae <HAL_ADC_Start+0x17e>
      {
        /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8003184:	687b      	ldr	r3, [r7, #4]
 8003186:	681b      	ldr	r3, [r3, #0]
 8003188:	689a      	ldr	r2, [r3, #8]
 800318a:	687b      	ldr	r3, [r7, #4]
 800318c:	681b      	ldr	r3, [r3, #0]
 800318e:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8003192:	609a      	str	r2, [r3, #8]
 8003194:	e00b      	b.n	80031ae <HAL_ADC_Start+0x17e>
    }
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003196:	687b      	ldr	r3, [r7, #4]
 8003198:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800319a:	f043 0210 	orr.w	r2, r3, #16
 800319e:	687b      	ldr	r3, [r7, #4]
 80031a0:	641a      	str	r2, [r3, #64]	; 0x40

    /* Set ADC error code to ADC IP internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80031a2:	687b      	ldr	r3, [r7, #4]
 80031a4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80031a6:	f043 0201 	orr.w	r2, r3, #1
 80031aa:	687b      	ldr	r3, [r7, #4]
 80031ac:	645a      	str	r2, [r3, #68]	; 0x44
  }
  
  /* Return function status */
  return HAL_OK;
 80031ae:	2300      	movs	r3, #0
}
 80031b0:	4618      	mov	r0, r3
 80031b2:	3714      	adds	r7, #20
 80031b4:	46bd      	mov	sp, r7
 80031b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031ba:	4770      	bx	lr
 80031bc:	20000008 	.word	0x20000008
 80031c0:	431bde83 	.word	0x431bde83
 80031c4:	40012300 	.word	0x40012300
 80031c8:	40012000 	.word	0x40012000
 80031cc:	40012100 	.word	0x40012100
 80031d0:	40012200 	.word	0x40012200

080031d4 <HAL_ADC_PollForConversion>:
  *         the configuration information for the specified ADC.
  * @param  Timeout Timeout value in millisecond.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef* hadc, uint32_t Timeout)
{
 80031d4:	b580      	push	{r7, lr}
 80031d6:	b084      	sub	sp, #16
 80031d8:	af00      	add	r7, sp, #0
 80031da:	6078      	str	r0, [r7, #4]
 80031dc:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 80031de:	2300      	movs	r3, #0
 80031e0:	60fb      	str	r3, [r7, #12]
  /* each conversion:                                                       */
  /* Particular case is ADC configured in DMA mode and ADC sequencer with   */
  /* several ranks and polling for end of each conversion.                  */
  /* For code simplicity sake, this particular case is generalized to       */
  /* ADC configured in DMA mode and polling for end of each conversion.     */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_EOCS) &&
 80031e2:	687b      	ldr	r3, [r7, #4]
 80031e4:	681b      	ldr	r3, [r3, #0]
 80031e6:	689b      	ldr	r3, [r3, #8]
 80031e8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80031ec:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80031f0:	d113      	bne.n	800321a <HAL_ADC_PollForConversion+0x46>
      HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_DMA)    )
 80031f2:	687b      	ldr	r3, [r7, #4]
 80031f4:	681b      	ldr	r3, [r3, #0]
 80031f6:	689b      	ldr	r3, [r3, #8]
 80031f8:	f403 7380 	and.w	r3, r3, #256	; 0x100
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_EOCS) &&
 80031fc:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8003200:	d10b      	bne.n	800321a <HAL_ADC_PollForConversion+0x46>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003202:	687b      	ldr	r3, [r7, #4]
 8003204:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003206:	f043 0220 	orr.w	r2, r3, #32
 800320a:	687b      	ldr	r3, [r7, #4]
 800320c:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 800320e:	687b      	ldr	r3, [r7, #4]
 8003210:	2200      	movs	r2, #0
 8003212:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
    return HAL_ERROR;
 8003216:	2301      	movs	r3, #1
 8003218:	e063      	b.n	80032e2 <HAL_ADC_PollForConversion+0x10e>
  }

  /* Get tick */ 
  tickstart = HAL_GetTick();
 800321a:	f7ff fe95 	bl	8002f48 <HAL_GetTick>
 800321e:	60f8      	str	r0, [r7, #12]

  /* Check End of conversion flag */
  while(!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 8003220:	e021      	b.n	8003266 <HAL_ADC_PollForConversion+0x92>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if(Timeout != HAL_MAX_DELAY)
 8003222:	683b      	ldr	r3, [r7, #0]
 8003224:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003228:	d01d      	beq.n	8003266 <HAL_ADC_PollForConversion+0x92>
    {
      if((Timeout == 0U) || ((HAL_GetTick() - tickstart ) > Timeout))
 800322a:	683b      	ldr	r3, [r7, #0]
 800322c:	2b00      	cmp	r3, #0
 800322e:	d007      	beq.n	8003240 <HAL_ADC_PollForConversion+0x6c>
 8003230:	f7ff fe8a 	bl	8002f48 <HAL_GetTick>
 8003234:	4602      	mov	r2, r0
 8003236:	68fb      	ldr	r3, [r7, #12]
 8003238:	1ad3      	subs	r3, r2, r3
 800323a:	683a      	ldr	r2, [r7, #0]
 800323c:	429a      	cmp	r2, r3
 800323e:	d212      	bcs.n	8003266 <HAL_ADC_PollForConversion+0x92>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 8003240:	687b      	ldr	r3, [r7, #4]
 8003242:	681b      	ldr	r3, [r3, #0]
 8003244:	681b      	ldr	r3, [r3, #0]
 8003246:	f003 0302 	and.w	r3, r3, #2
 800324a:	2b02      	cmp	r3, #2
 800324c:	d00b      	beq.n	8003266 <HAL_ADC_PollForConversion+0x92>
        {
          /* Update ADC state machine to timeout */
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 800324e:	687b      	ldr	r3, [r7, #4]
 8003250:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003252:	f043 0204 	orr.w	r2, r3, #4
 8003256:	687b      	ldr	r3, [r7, #4]
 8003258:	641a      	str	r2, [r3, #64]	; 0x40
          
          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 800325a:	687b      	ldr	r3, [r7, #4]
 800325c:	2200      	movs	r2, #0
 800325e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
          
          return HAL_TIMEOUT;
 8003262:	2303      	movs	r3, #3
 8003264:	e03d      	b.n	80032e2 <HAL_ADC_PollForConversion+0x10e>
  while(!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 8003266:	687b      	ldr	r3, [r7, #4]
 8003268:	681b      	ldr	r3, [r3, #0]
 800326a:	681b      	ldr	r3, [r3, #0]
 800326c:	f003 0302 	and.w	r3, r3, #2
 8003270:	2b02      	cmp	r3, #2
 8003272:	d1d6      	bne.n	8003222 <HAL_ADC_PollForConversion+0x4e>
      }
    }
  }
  
  /* Clear regular group conversion flag */
  __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 8003274:	687b      	ldr	r3, [r7, #4]
 8003276:	681b      	ldr	r3, [r3, #0]
 8003278:	f06f 0212 	mvn.w	r2, #18
 800327c:	601a      	str	r2, [r3, #0]
  
  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 800327e:	687b      	ldr	r3, [r7, #4]
 8003280:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003282:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8003286:	687b      	ldr	r3, [r7, #4]
 8003288:	641a      	str	r2, [r3, #64]	; 0x40
  /* by external trigger, continuous mode or scan sequence on going.          */
  /* Note: On STM32F4, there is no independent flag of end of sequence.       */
  /*       The test of scan sequence on going is done either with scan        */
  /*       sequence disabled or with end of conversion flag set to            */
  /*       of end of sequence.                                                */
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 800328a:	687b      	ldr	r3, [r7, #4]
 800328c:	681b      	ldr	r3, [r3, #0]
 800328e:	689b      	ldr	r3, [r3, #8]
 8003290:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8003294:	2b00      	cmp	r3, #0
 8003296:	d123      	bne.n	80032e0 <HAL_ADC_PollForConversion+0x10c>
     (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8003298:	687b      	ldr	r3, [r7, #4]
 800329a:	7e1b      	ldrb	r3, [r3, #24]
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 800329c:	2b00      	cmp	r3, #0
 800329e:	d11f      	bne.n	80032e0 <HAL_ADC_PollForConversion+0x10c>
     (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 80032a0:	687b      	ldr	r3, [r7, #4]
 80032a2:	681b      	ldr	r3, [r3, #0]
 80032a4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80032a6:	f403 0370 	and.w	r3, r3, #15728640	; 0xf00000
     (hadc->Init.ContinuousConvMode == DISABLE)            &&
 80032aa:	2b00      	cmp	r3, #0
 80032ac:	d006      	beq.n	80032bc <HAL_ADC_PollForConversion+0xe8>
      HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)  )   )
 80032ae:	687b      	ldr	r3, [r7, #4]
 80032b0:	681b      	ldr	r3, [r3, #0]
 80032b2:	689b      	ldr	r3, [r3, #8]
 80032b4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
     (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 80032b8:	2b00      	cmp	r3, #0
 80032ba:	d111      	bne.n	80032e0 <HAL_ADC_PollForConversion+0x10c>
  {
    /* Set ADC state */
    CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 80032bc:	687b      	ldr	r3, [r7, #4]
 80032be:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80032c0:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80032c4:	687b      	ldr	r3, [r7, #4]
 80032c6:	641a      	str	r2, [r3, #64]	; 0x40
    
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80032c8:	687b      	ldr	r3, [r7, #4]
 80032ca:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80032cc:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80032d0:	2b00      	cmp	r3, #0
 80032d2:	d105      	bne.n	80032e0 <HAL_ADC_PollForConversion+0x10c>
    { 
      SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80032d4:	687b      	ldr	r3, [r7, #4]
 80032d6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80032d8:	f043 0201 	orr.w	r2, r3, #1
 80032dc:	687b      	ldr	r3, [r7, #4]
 80032de:	641a      	str	r2, [r3, #64]	; 0x40
    }
  }
  
  /* Return ADC state */
  return HAL_OK;
 80032e0:	2300      	movs	r3, #0
}
 80032e2:	4618      	mov	r0, r3
 80032e4:	3710      	adds	r7, #16
 80032e6:	46bd      	mov	sp, r7
 80032e8:	bd80      	pop	{r7, pc}

080032ea <HAL_ADC_GetValue>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval Converted value
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef* hadc)
{       
 80032ea:	b480      	push	{r7}
 80032ec:	b083      	sub	sp, #12
 80032ee:	af00      	add	r7, sp, #0
 80032f0:	6078      	str	r0, [r7, #4]
  /* Return the selected ADC converted value */ 
  return hadc->Instance->DR;
 80032f2:	687b      	ldr	r3, [r7, #4]
 80032f4:	681b      	ldr	r3, [r3, #0]
 80032f6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
}
 80032f8:	4618      	mov	r0, r3
 80032fa:	370c      	adds	r7, #12
 80032fc:	46bd      	mov	sp, r7
 80032fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003302:	4770      	bx	lr

08003304 <HAL_ADC_ConfigChannel>:
  *         the configuration information for the specified ADC.
  * @param  sConfig ADC configuration structure. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 8003304:	b480      	push	{r7}
 8003306:	b085      	sub	sp, #20
 8003308:	af00      	add	r7, sp, #0
 800330a:	6078      	str	r0, [r7, #4]
 800330c:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 800330e:	2300      	movs	r3, #0
 8003310:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8003312:	687b      	ldr	r3, [r7, #4]
 8003314:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003318:	2b01      	cmp	r3, #1
 800331a:	d101      	bne.n	8003320 <HAL_ADC_ConfigChannel+0x1c>
 800331c:	2302      	movs	r3, #2
 800331e:	e105      	b.n	800352c <HAL_ADC_ConfigChannel+0x228>
 8003320:	687b      	ldr	r3, [r7, #4]
 8003322:	2201      	movs	r2, #1
 8003324:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 8003328:	683b      	ldr	r3, [r7, #0]
 800332a:	681b      	ldr	r3, [r3, #0]
 800332c:	2b09      	cmp	r3, #9
 800332e:	d925      	bls.n	800337c <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8003330:	687b      	ldr	r3, [r7, #4]
 8003332:	681b      	ldr	r3, [r3, #0]
 8003334:	68d9      	ldr	r1, [r3, #12]
 8003336:	683b      	ldr	r3, [r7, #0]
 8003338:	681b      	ldr	r3, [r3, #0]
 800333a:	b29b      	uxth	r3, r3
 800333c:	461a      	mov	r2, r3
 800333e:	4613      	mov	r3, r2
 8003340:	005b      	lsls	r3, r3, #1
 8003342:	4413      	add	r3, r2
 8003344:	3b1e      	subs	r3, #30
 8003346:	2207      	movs	r2, #7
 8003348:	fa02 f303 	lsl.w	r3, r2, r3
 800334c:	43da      	mvns	r2, r3
 800334e:	687b      	ldr	r3, [r7, #4]
 8003350:	681b      	ldr	r3, [r3, #0]
 8003352:	400a      	ands	r2, r1
 8003354:	60da      	str	r2, [r3, #12]
    
    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 8003356:	687b      	ldr	r3, [r7, #4]
 8003358:	681b      	ldr	r3, [r3, #0]
 800335a:	68d9      	ldr	r1, [r3, #12]
 800335c:	683b      	ldr	r3, [r7, #0]
 800335e:	689a      	ldr	r2, [r3, #8]
 8003360:	683b      	ldr	r3, [r7, #0]
 8003362:	681b      	ldr	r3, [r3, #0]
 8003364:	b29b      	uxth	r3, r3
 8003366:	4618      	mov	r0, r3
 8003368:	4603      	mov	r3, r0
 800336a:	005b      	lsls	r3, r3, #1
 800336c:	4403      	add	r3, r0
 800336e:	3b1e      	subs	r3, #30
 8003370:	409a      	lsls	r2, r3
 8003372:	687b      	ldr	r3, [r7, #4]
 8003374:	681b      	ldr	r3, [r3, #0]
 8003376:	430a      	orrs	r2, r1
 8003378:	60da      	str	r2, [r3, #12]
 800337a:	e022      	b.n	80033c2 <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 800337c:	687b      	ldr	r3, [r7, #4]
 800337e:	681b      	ldr	r3, [r3, #0]
 8003380:	6919      	ldr	r1, [r3, #16]
 8003382:	683b      	ldr	r3, [r7, #0]
 8003384:	681b      	ldr	r3, [r3, #0]
 8003386:	b29b      	uxth	r3, r3
 8003388:	461a      	mov	r2, r3
 800338a:	4613      	mov	r3, r2
 800338c:	005b      	lsls	r3, r3, #1
 800338e:	4413      	add	r3, r2
 8003390:	2207      	movs	r2, #7
 8003392:	fa02 f303 	lsl.w	r3, r2, r3
 8003396:	43da      	mvns	r2, r3
 8003398:	687b      	ldr	r3, [r7, #4]
 800339a:	681b      	ldr	r3, [r3, #0]
 800339c:	400a      	ands	r2, r1
 800339e:	611a      	str	r2, [r3, #16]
    
    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 80033a0:	687b      	ldr	r3, [r7, #4]
 80033a2:	681b      	ldr	r3, [r3, #0]
 80033a4:	6919      	ldr	r1, [r3, #16]
 80033a6:	683b      	ldr	r3, [r7, #0]
 80033a8:	689a      	ldr	r2, [r3, #8]
 80033aa:	683b      	ldr	r3, [r7, #0]
 80033ac:	681b      	ldr	r3, [r3, #0]
 80033ae:	b29b      	uxth	r3, r3
 80033b0:	4618      	mov	r0, r3
 80033b2:	4603      	mov	r3, r0
 80033b4:	005b      	lsls	r3, r3, #1
 80033b6:	4403      	add	r3, r0
 80033b8:	409a      	lsls	r2, r3
 80033ba:	687b      	ldr	r3, [r7, #4]
 80033bc:	681b      	ldr	r3, [r3, #0]
 80033be:	430a      	orrs	r2, r1
 80033c0:	611a      	str	r2, [r3, #16]
  }
  
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 80033c2:	683b      	ldr	r3, [r7, #0]
 80033c4:	685b      	ldr	r3, [r3, #4]
 80033c6:	2b06      	cmp	r3, #6
 80033c8:	d824      	bhi.n	8003414 <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 80033ca:	687b      	ldr	r3, [r7, #4]
 80033cc:	681b      	ldr	r3, [r3, #0]
 80033ce:	6b59      	ldr	r1, [r3, #52]	; 0x34
 80033d0:	683b      	ldr	r3, [r7, #0]
 80033d2:	685a      	ldr	r2, [r3, #4]
 80033d4:	4613      	mov	r3, r2
 80033d6:	009b      	lsls	r3, r3, #2
 80033d8:	4413      	add	r3, r2
 80033da:	3b05      	subs	r3, #5
 80033dc:	221f      	movs	r2, #31
 80033de:	fa02 f303 	lsl.w	r3, r2, r3
 80033e2:	43da      	mvns	r2, r3
 80033e4:	687b      	ldr	r3, [r7, #4]
 80033e6:	681b      	ldr	r3, [r3, #0]
 80033e8:	400a      	ands	r2, r1
 80033ea:	635a      	str	r2, [r3, #52]	; 0x34
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 80033ec:	687b      	ldr	r3, [r7, #4]
 80033ee:	681b      	ldr	r3, [r3, #0]
 80033f0:	6b59      	ldr	r1, [r3, #52]	; 0x34
 80033f2:	683b      	ldr	r3, [r7, #0]
 80033f4:	681b      	ldr	r3, [r3, #0]
 80033f6:	b29b      	uxth	r3, r3
 80033f8:	4618      	mov	r0, r3
 80033fa:	683b      	ldr	r3, [r7, #0]
 80033fc:	685a      	ldr	r2, [r3, #4]
 80033fe:	4613      	mov	r3, r2
 8003400:	009b      	lsls	r3, r3, #2
 8003402:	4413      	add	r3, r2
 8003404:	3b05      	subs	r3, #5
 8003406:	fa00 f203 	lsl.w	r2, r0, r3
 800340a:	687b      	ldr	r3, [r7, #4]
 800340c:	681b      	ldr	r3, [r3, #0]
 800340e:	430a      	orrs	r2, r1
 8003410:	635a      	str	r2, [r3, #52]	; 0x34
 8003412:	e04c      	b.n	80034ae <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8003414:	683b      	ldr	r3, [r7, #0]
 8003416:	685b      	ldr	r3, [r3, #4]
 8003418:	2b0c      	cmp	r3, #12
 800341a:	d824      	bhi.n	8003466 <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 800341c:	687b      	ldr	r3, [r7, #4]
 800341e:	681b      	ldr	r3, [r3, #0]
 8003420:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8003422:	683b      	ldr	r3, [r7, #0]
 8003424:	685a      	ldr	r2, [r3, #4]
 8003426:	4613      	mov	r3, r2
 8003428:	009b      	lsls	r3, r3, #2
 800342a:	4413      	add	r3, r2
 800342c:	3b23      	subs	r3, #35	; 0x23
 800342e:	221f      	movs	r2, #31
 8003430:	fa02 f303 	lsl.w	r3, r2, r3
 8003434:	43da      	mvns	r2, r3
 8003436:	687b      	ldr	r3, [r7, #4]
 8003438:	681b      	ldr	r3, [r3, #0]
 800343a:	400a      	ands	r2, r1
 800343c:	631a      	str	r2, [r3, #48]	; 0x30
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 800343e:	687b      	ldr	r3, [r7, #4]
 8003440:	681b      	ldr	r3, [r3, #0]
 8003442:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8003444:	683b      	ldr	r3, [r7, #0]
 8003446:	681b      	ldr	r3, [r3, #0]
 8003448:	b29b      	uxth	r3, r3
 800344a:	4618      	mov	r0, r3
 800344c:	683b      	ldr	r3, [r7, #0]
 800344e:	685a      	ldr	r2, [r3, #4]
 8003450:	4613      	mov	r3, r2
 8003452:	009b      	lsls	r3, r3, #2
 8003454:	4413      	add	r3, r2
 8003456:	3b23      	subs	r3, #35	; 0x23
 8003458:	fa00 f203 	lsl.w	r2, r0, r3
 800345c:	687b      	ldr	r3, [r7, #4]
 800345e:	681b      	ldr	r3, [r3, #0]
 8003460:	430a      	orrs	r2, r1
 8003462:	631a      	str	r2, [r3, #48]	; 0x30
 8003464:	e023      	b.n	80034ae <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 8003466:	687b      	ldr	r3, [r7, #4]
 8003468:	681b      	ldr	r3, [r3, #0]
 800346a:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 800346c:	683b      	ldr	r3, [r7, #0]
 800346e:	685a      	ldr	r2, [r3, #4]
 8003470:	4613      	mov	r3, r2
 8003472:	009b      	lsls	r3, r3, #2
 8003474:	4413      	add	r3, r2
 8003476:	3b41      	subs	r3, #65	; 0x41
 8003478:	221f      	movs	r2, #31
 800347a:	fa02 f303 	lsl.w	r3, r2, r3
 800347e:	43da      	mvns	r2, r3
 8003480:	687b      	ldr	r3, [r7, #4]
 8003482:	681b      	ldr	r3, [r3, #0]
 8003484:	400a      	ands	r2, r1
 8003486:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 8003488:	687b      	ldr	r3, [r7, #4]
 800348a:	681b      	ldr	r3, [r3, #0]
 800348c:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 800348e:	683b      	ldr	r3, [r7, #0]
 8003490:	681b      	ldr	r3, [r3, #0]
 8003492:	b29b      	uxth	r3, r3
 8003494:	4618      	mov	r0, r3
 8003496:	683b      	ldr	r3, [r7, #0]
 8003498:	685a      	ldr	r2, [r3, #4]
 800349a:	4613      	mov	r3, r2
 800349c:	009b      	lsls	r3, r3, #2
 800349e:	4413      	add	r3, r2
 80034a0:	3b41      	subs	r3, #65	; 0x41
 80034a2:	fa00 f203 	lsl.w	r2, r0, r3
 80034a6:	687b      	ldr	r3, [r7, #4]
 80034a8:	681b      	ldr	r3, [r3, #0]
 80034aa:	430a      	orrs	r2, r1
 80034ac:	62da      	str	r2, [r3, #44]	; 0x2c
  }

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80034ae:	4b22      	ldr	r3, [pc, #136]	; (8003538 <HAL_ADC_ConfigChannel+0x234>)
 80034b0:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 80034b2:	687b      	ldr	r3, [r7, #4]
 80034b4:	681b      	ldr	r3, [r3, #0]
 80034b6:	4a21      	ldr	r2, [pc, #132]	; (800353c <HAL_ADC_ConfigChannel+0x238>)
 80034b8:	4293      	cmp	r3, r2
 80034ba:	d109      	bne.n	80034d0 <HAL_ADC_ConfigChannel+0x1cc>
 80034bc:	683b      	ldr	r3, [r7, #0]
 80034be:	681b      	ldr	r3, [r3, #0]
 80034c0:	2b12      	cmp	r3, #18
 80034c2:	d105      	bne.n	80034d0 <HAL_ADC_ConfigChannel+0x1cc>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 80034c4:	68fb      	ldr	r3, [r7, #12]
 80034c6:	685b      	ldr	r3, [r3, #4]
 80034c8:	f443 0280 	orr.w	r2, r3, #4194304	; 0x400000
 80034cc:	68fb      	ldr	r3, [r7, #12]
 80034ce:	605a      	str	r2, [r3, #4]
  }
  
  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or 
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 80034d0:	687b      	ldr	r3, [r7, #4]
 80034d2:	681b      	ldr	r3, [r3, #0]
 80034d4:	4a19      	ldr	r2, [pc, #100]	; (800353c <HAL_ADC_ConfigChannel+0x238>)
 80034d6:	4293      	cmp	r3, r2
 80034d8:	d123      	bne.n	8003522 <HAL_ADC_ConfigChannel+0x21e>
 80034da:	683b      	ldr	r3, [r7, #0]
 80034dc:	681b      	ldr	r3, [r3, #0]
 80034de:	2b10      	cmp	r3, #16
 80034e0:	d003      	beq.n	80034ea <HAL_ADC_ConfigChannel+0x1e6>
 80034e2:	683b      	ldr	r3, [r7, #0]
 80034e4:	681b      	ldr	r3, [r3, #0]
 80034e6:	2b11      	cmp	r3, #17
 80034e8:	d11b      	bne.n	8003522 <HAL_ADC_ConfigChannel+0x21e>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 80034ea:	68fb      	ldr	r3, [r7, #12]
 80034ec:	685b      	ldr	r3, [r3, #4]
 80034ee:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 80034f2:	68fb      	ldr	r3, [r7, #12]
 80034f4:	605a      	str	r2, [r3, #4]
    
    if(sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 80034f6:	683b      	ldr	r3, [r7, #0]
 80034f8:	681b      	ldr	r3, [r3, #0]
 80034fa:	2b10      	cmp	r3, #16
 80034fc:	d111      	bne.n	8003522 <HAL_ADC_ConfigChannel+0x21e>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 80034fe:	4b10      	ldr	r3, [pc, #64]	; (8003540 <HAL_ADC_ConfigChannel+0x23c>)
 8003500:	681b      	ldr	r3, [r3, #0]
 8003502:	4a10      	ldr	r2, [pc, #64]	; (8003544 <HAL_ADC_ConfigChannel+0x240>)
 8003504:	fba2 2303 	umull	r2, r3, r2, r3
 8003508:	0c9a      	lsrs	r2, r3, #18
 800350a:	4613      	mov	r3, r2
 800350c:	009b      	lsls	r3, r3, #2
 800350e:	4413      	add	r3, r2
 8003510:	005b      	lsls	r3, r3, #1
 8003512:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 8003514:	e002      	b.n	800351c <HAL_ADC_ConfigChannel+0x218>
      {
        counter--;
 8003516:	68bb      	ldr	r3, [r7, #8]
 8003518:	3b01      	subs	r3, #1
 800351a:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 800351c:	68bb      	ldr	r3, [r7, #8]
 800351e:	2b00      	cmp	r3, #0
 8003520:	d1f9      	bne.n	8003516 <HAL_ADC_ConfigChannel+0x212>
      }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8003522:	687b      	ldr	r3, [r7, #4]
 8003524:	2200      	movs	r2, #0
 8003526:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return HAL_OK;
 800352a:	2300      	movs	r3, #0
}
 800352c:	4618      	mov	r0, r3
 800352e:	3714      	adds	r7, #20
 8003530:	46bd      	mov	sp, r7
 8003532:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003536:	4770      	bx	lr
 8003538:	40012300 	.word	0x40012300
 800353c:	40012000 	.word	0x40012000
 8003540:	20000008 	.word	0x20000008
 8003544:	431bde83 	.word	0x431bde83

08003548 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef* hadc)
{
 8003548:	b480      	push	{r7}
 800354a:	b085      	sub	sp, #20
 800354c:	af00      	add	r7, sp, #0
 800354e:	6078      	str	r0, [r7, #4]
  
  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8003550:	4b79      	ldr	r3, [pc, #484]	; (8003738 <ADC_Init+0x1f0>)
 8003552:	60fb      	str	r3, [r7, #12]
  
  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 8003554:	68fb      	ldr	r3, [r7, #12]
 8003556:	685b      	ldr	r3, [r3, #4]
 8003558:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 800355c:	68fb      	ldr	r3, [r7, #12]
 800355e:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 8003560:	68fb      	ldr	r3, [r7, #12]
 8003562:	685a      	ldr	r2, [r3, #4]
 8003564:	687b      	ldr	r3, [r7, #4]
 8003566:	685b      	ldr	r3, [r3, #4]
 8003568:	431a      	orrs	r2, r3
 800356a:	68fb      	ldr	r3, [r7, #12]
 800356c:	605a      	str	r2, [r3, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 800356e:	687b      	ldr	r3, [r7, #4]
 8003570:	681b      	ldr	r3, [r3, #0]
 8003572:	685a      	ldr	r2, [r3, #4]
 8003574:	687b      	ldr	r3, [r7, #4]
 8003576:	681b      	ldr	r3, [r3, #0]
 8003578:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800357c:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 800357e:	687b      	ldr	r3, [r7, #4]
 8003580:	681b      	ldr	r3, [r3, #0]
 8003582:	6859      	ldr	r1, [r3, #4]
 8003584:	687b      	ldr	r3, [r7, #4]
 8003586:	691b      	ldr	r3, [r3, #16]
 8003588:	021a      	lsls	r2, r3, #8
 800358a:	687b      	ldr	r3, [r7, #4]
 800358c:	681b      	ldr	r3, [r3, #0]
 800358e:	430a      	orrs	r2, r1
 8003590:	605a      	str	r2, [r3, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 8003592:	687b      	ldr	r3, [r7, #4]
 8003594:	681b      	ldr	r3, [r3, #0]
 8003596:	685a      	ldr	r2, [r3, #4]
 8003598:	687b      	ldr	r3, [r7, #4]
 800359a:	681b      	ldr	r3, [r3, #0]
 800359c:	f022 7240 	bic.w	r2, r2, #50331648	; 0x3000000
 80035a0:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 80035a2:	687b      	ldr	r3, [r7, #4]
 80035a4:	681b      	ldr	r3, [r3, #0]
 80035a6:	6859      	ldr	r1, [r3, #4]
 80035a8:	687b      	ldr	r3, [r7, #4]
 80035aa:	689a      	ldr	r2, [r3, #8]
 80035ac:	687b      	ldr	r3, [r7, #4]
 80035ae:	681b      	ldr	r3, [r3, #0]
 80035b0:	430a      	orrs	r2, r1
 80035b2:	605a      	str	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 80035b4:	687b      	ldr	r3, [r7, #4]
 80035b6:	681b      	ldr	r3, [r3, #0]
 80035b8:	689a      	ldr	r2, [r3, #8]
 80035ba:	687b      	ldr	r3, [r7, #4]
 80035bc:	681b      	ldr	r3, [r3, #0]
 80035be:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80035c2:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 80035c4:	687b      	ldr	r3, [r7, #4]
 80035c6:	681b      	ldr	r3, [r3, #0]
 80035c8:	6899      	ldr	r1, [r3, #8]
 80035ca:	687b      	ldr	r3, [r7, #4]
 80035cc:	68da      	ldr	r2, [r3, #12]
 80035ce:	687b      	ldr	r3, [r7, #4]
 80035d0:	681b      	ldr	r3, [r3, #0]
 80035d2:	430a      	orrs	r2, r1
 80035d4:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 80035d6:	687b      	ldr	r3, [r7, #4]
 80035d8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80035da:	4a58      	ldr	r2, [pc, #352]	; (800373c <ADC_Init+0x1f4>)
 80035dc:	4293      	cmp	r3, r2
 80035de:	d022      	beq.n	8003626 <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 80035e0:	687b      	ldr	r3, [r7, #4]
 80035e2:	681b      	ldr	r3, [r3, #0]
 80035e4:	689a      	ldr	r2, [r3, #8]
 80035e6:	687b      	ldr	r3, [r7, #4]
 80035e8:	681b      	ldr	r3, [r3, #0]
 80035ea:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 80035ee:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 80035f0:	687b      	ldr	r3, [r7, #4]
 80035f2:	681b      	ldr	r3, [r3, #0]
 80035f4:	6899      	ldr	r1, [r3, #8]
 80035f6:	687b      	ldr	r3, [r7, #4]
 80035f8:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80035fa:	687b      	ldr	r3, [r7, #4]
 80035fc:	681b      	ldr	r3, [r3, #0]
 80035fe:	430a      	orrs	r2, r1
 8003600:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8003602:	687b      	ldr	r3, [r7, #4]
 8003604:	681b      	ldr	r3, [r3, #0]
 8003606:	689a      	ldr	r2, [r3, #8]
 8003608:	687b      	ldr	r3, [r7, #4]
 800360a:	681b      	ldr	r3, [r3, #0]
 800360c:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8003610:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 8003612:	687b      	ldr	r3, [r7, #4]
 8003614:	681b      	ldr	r3, [r3, #0]
 8003616:	6899      	ldr	r1, [r3, #8]
 8003618:	687b      	ldr	r3, [r7, #4]
 800361a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800361c:	687b      	ldr	r3, [r7, #4]
 800361e:	681b      	ldr	r3, [r3, #0]
 8003620:	430a      	orrs	r2, r1
 8003622:	609a      	str	r2, [r3, #8]
 8003624:	e00f      	b.n	8003646 <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8003626:	687b      	ldr	r3, [r7, #4]
 8003628:	681b      	ldr	r3, [r3, #0]
 800362a:	689a      	ldr	r2, [r3, #8]
 800362c:	687b      	ldr	r3, [r7, #4]
 800362e:	681b      	ldr	r3, [r3, #0]
 8003630:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8003634:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8003636:	687b      	ldr	r3, [r7, #4]
 8003638:	681b      	ldr	r3, [r3, #0]
 800363a:	689a      	ldr	r2, [r3, #8]
 800363c:	687b      	ldr	r3, [r7, #4]
 800363e:	681b      	ldr	r3, [r3, #0]
 8003640:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8003644:	609a      	str	r2, [r3, #8]
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 8003646:	687b      	ldr	r3, [r7, #4]
 8003648:	681b      	ldr	r3, [r3, #0]
 800364a:	689a      	ldr	r2, [r3, #8]
 800364c:	687b      	ldr	r3, [r7, #4]
 800364e:	681b      	ldr	r3, [r3, #0]
 8003650:	f022 0202 	bic.w	r2, r2, #2
 8003654:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 8003656:	687b      	ldr	r3, [r7, #4]
 8003658:	681b      	ldr	r3, [r3, #0]
 800365a:	6899      	ldr	r1, [r3, #8]
 800365c:	687b      	ldr	r3, [r7, #4]
 800365e:	7e1b      	ldrb	r3, [r3, #24]
 8003660:	005a      	lsls	r2, r3, #1
 8003662:	687b      	ldr	r3, [r7, #4]
 8003664:	681b      	ldr	r3, [r3, #0]
 8003666:	430a      	orrs	r2, r1
 8003668:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 800366a:	687b      	ldr	r3, [r7, #4]
 800366c:	f893 3020 	ldrb.w	r3, [r3, #32]
 8003670:	2b00      	cmp	r3, #0
 8003672:	d01b      	beq.n	80036ac <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8003674:	687b      	ldr	r3, [r7, #4]
 8003676:	681b      	ldr	r3, [r3, #0]
 8003678:	685a      	ldr	r2, [r3, #4]
 800367a:	687b      	ldr	r3, [r7, #4]
 800367c:	681b      	ldr	r3, [r3, #0]
 800367e:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8003682:	605a      	str	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 8003684:	687b      	ldr	r3, [r7, #4]
 8003686:	681b      	ldr	r3, [r3, #0]
 8003688:	685a      	ldr	r2, [r3, #4]
 800368a:	687b      	ldr	r3, [r7, #4]
 800368c:	681b      	ldr	r3, [r3, #0]
 800368e:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000
 8003692:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8003694:	687b      	ldr	r3, [r7, #4]
 8003696:	681b      	ldr	r3, [r3, #0]
 8003698:	6859      	ldr	r1, [r3, #4]
 800369a:	687b      	ldr	r3, [r7, #4]
 800369c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800369e:	3b01      	subs	r3, #1
 80036a0:	035a      	lsls	r2, r3, #13
 80036a2:	687b      	ldr	r3, [r7, #4]
 80036a4:	681b      	ldr	r3, [r3, #0]
 80036a6:	430a      	orrs	r2, r1
 80036a8:	605a      	str	r2, [r3, #4]
 80036aa:	e007      	b.n	80036bc <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 80036ac:	687b      	ldr	r3, [r7, #4]
 80036ae:	681b      	ldr	r3, [r3, #0]
 80036b0:	685a      	ldr	r2, [r3, #4]
 80036b2:	687b      	ldr	r3, [r7, #4]
 80036b4:	681b      	ldr	r3, [r3, #0]
 80036b6:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80036ba:	605a      	str	r2, [r3, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 80036bc:	687b      	ldr	r3, [r7, #4]
 80036be:	681b      	ldr	r3, [r3, #0]
 80036c0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80036c2:	687b      	ldr	r3, [r7, #4]
 80036c4:	681b      	ldr	r3, [r3, #0]
 80036c6:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
 80036ca:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 80036cc:	687b      	ldr	r3, [r7, #4]
 80036ce:	681b      	ldr	r3, [r3, #0]
 80036d0:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 80036d2:	687b      	ldr	r3, [r7, #4]
 80036d4:	69db      	ldr	r3, [r3, #28]
 80036d6:	3b01      	subs	r3, #1
 80036d8:	051a      	lsls	r2, r3, #20
 80036da:	687b      	ldr	r3, [r7, #4]
 80036dc:	681b      	ldr	r3, [r3, #0]
 80036de:	430a      	orrs	r2, r1
 80036e0:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 80036e2:	687b      	ldr	r3, [r7, #4]
 80036e4:	681b      	ldr	r3, [r3, #0]
 80036e6:	689a      	ldr	r2, [r3, #8]
 80036e8:	687b      	ldr	r3, [r7, #4]
 80036ea:	681b      	ldr	r3, [r3, #0]
 80036ec:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 80036f0:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 80036f2:	687b      	ldr	r3, [r7, #4]
 80036f4:	681b      	ldr	r3, [r3, #0]
 80036f6:	6899      	ldr	r1, [r3, #8]
 80036f8:	687b      	ldr	r3, [r7, #4]
 80036fa:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 80036fe:	025a      	lsls	r2, r3, #9
 8003700:	687b      	ldr	r3, [r7, #4]
 8003702:	681b      	ldr	r3, [r3, #0]
 8003704:	430a      	orrs	r2, r1
 8003706:	609a      	str	r2, [r3, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 8003708:	687b      	ldr	r3, [r7, #4]
 800370a:	681b      	ldr	r3, [r3, #0]
 800370c:	689a      	ldr	r2, [r3, #8]
 800370e:	687b      	ldr	r3, [r7, #4]
 8003710:	681b      	ldr	r3, [r3, #0]
 8003712:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003716:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8003718:	687b      	ldr	r3, [r7, #4]
 800371a:	681b      	ldr	r3, [r3, #0]
 800371c:	6899      	ldr	r1, [r3, #8]
 800371e:	687b      	ldr	r3, [r7, #4]
 8003720:	695b      	ldr	r3, [r3, #20]
 8003722:	029a      	lsls	r2, r3, #10
 8003724:	687b      	ldr	r3, [r7, #4]
 8003726:	681b      	ldr	r3, [r3, #0]
 8003728:	430a      	orrs	r2, r1
 800372a:	609a      	str	r2, [r3, #8]
}
 800372c:	bf00      	nop
 800372e:	3714      	adds	r7, #20
 8003730:	46bd      	mov	sp, r7
 8003732:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003736:	4770      	bx	lr
 8003738:	40012300 	.word	0x40012300
 800373c:	0f000001 	.word	0x0f000001

08003740 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003740:	b480      	push	{r7}
 8003742:	b085      	sub	sp, #20
 8003744:	af00      	add	r7, sp, #0
 8003746:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8003748:	687b      	ldr	r3, [r7, #4]
 800374a:	f003 0307 	and.w	r3, r3, #7
 800374e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8003750:	4b0c      	ldr	r3, [pc, #48]	; (8003784 <__NVIC_SetPriorityGrouping+0x44>)
 8003752:	68db      	ldr	r3, [r3, #12]
 8003754:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8003756:	68ba      	ldr	r2, [r7, #8]
 8003758:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 800375c:	4013      	ands	r3, r2
 800375e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8003760:	68fb      	ldr	r3, [r7, #12]
 8003762:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8003764:	68bb      	ldr	r3, [r7, #8]
 8003766:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8003768:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 800376c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8003770:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8003772:	4a04      	ldr	r2, [pc, #16]	; (8003784 <__NVIC_SetPriorityGrouping+0x44>)
 8003774:	68bb      	ldr	r3, [r7, #8]
 8003776:	60d3      	str	r3, [r2, #12]
}
 8003778:	bf00      	nop
 800377a:	3714      	adds	r7, #20
 800377c:	46bd      	mov	sp, r7
 800377e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003782:	4770      	bx	lr
 8003784:	e000ed00 	.word	0xe000ed00

08003788 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8003788:	b480      	push	{r7}
 800378a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800378c:	4b04      	ldr	r3, [pc, #16]	; (80037a0 <__NVIC_GetPriorityGrouping+0x18>)
 800378e:	68db      	ldr	r3, [r3, #12]
 8003790:	0a1b      	lsrs	r3, r3, #8
 8003792:	f003 0307 	and.w	r3, r3, #7
}
 8003796:	4618      	mov	r0, r3
 8003798:	46bd      	mov	sp, r7
 800379a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800379e:	4770      	bx	lr
 80037a0:	e000ed00 	.word	0xe000ed00

080037a4 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80037a4:	b480      	push	{r7}
 80037a6:	b083      	sub	sp, #12
 80037a8:	af00      	add	r7, sp, #0
 80037aa:	4603      	mov	r3, r0
 80037ac:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80037ae:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80037b2:	2b00      	cmp	r3, #0
 80037b4:	db0b      	blt.n	80037ce <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80037b6:	79fb      	ldrb	r3, [r7, #7]
 80037b8:	f003 021f 	and.w	r2, r3, #31
 80037bc:	4907      	ldr	r1, [pc, #28]	; (80037dc <__NVIC_EnableIRQ+0x38>)
 80037be:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80037c2:	095b      	lsrs	r3, r3, #5
 80037c4:	2001      	movs	r0, #1
 80037c6:	fa00 f202 	lsl.w	r2, r0, r2
 80037ca:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80037ce:	bf00      	nop
 80037d0:	370c      	adds	r7, #12
 80037d2:	46bd      	mov	sp, r7
 80037d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037d8:	4770      	bx	lr
 80037da:	bf00      	nop
 80037dc:	e000e100 	.word	0xe000e100

080037e0 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80037e0:	b480      	push	{r7}
 80037e2:	b083      	sub	sp, #12
 80037e4:	af00      	add	r7, sp, #0
 80037e6:	4603      	mov	r3, r0
 80037e8:	6039      	str	r1, [r7, #0]
 80037ea:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80037ec:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80037f0:	2b00      	cmp	r3, #0
 80037f2:	db0a      	blt.n	800380a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80037f4:	683b      	ldr	r3, [r7, #0]
 80037f6:	b2da      	uxtb	r2, r3
 80037f8:	490c      	ldr	r1, [pc, #48]	; (800382c <__NVIC_SetPriority+0x4c>)
 80037fa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80037fe:	0112      	lsls	r2, r2, #4
 8003800:	b2d2      	uxtb	r2, r2
 8003802:	440b      	add	r3, r1
 8003804:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8003808:	e00a      	b.n	8003820 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800380a:	683b      	ldr	r3, [r7, #0]
 800380c:	b2da      	uxtb	r2, r3
 800380e:	4908      	ldr	r1, [pc, #32]	; (8003830 <__NVIC_SetPriority+0x50>)
 8003810:	79fb      	ldrb	r3, [r7, #7]
 8003812:	f003 030f 	and.w	r3, r3, #15
 8003816:	3b04      	subs	r3, #4
 8003818:	0112      	lsls	r2, r2, #4
 800381a:	b2d2      	uxtb	r2, r2
 800381c:	440b      	add	r3, r1
 800381e:	761a      	strb	r2, [r3, #24]
}
 8003820:	bf00      	nop
 8003822:	370c      	adds	r7, #12
 8003824:	46bd      	mov	sp, r7
 8003826:	f85d 7b04 	ldr.w	r7, [sp], #4
 800382a:	4770      	bx	lr
 800382c:	e000e100 	.word	0xe000e100
 8003830:	e000ed00 	.word	0xe000ed00

08003834 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003834:	b480      	push	{r7}
 8003836:	b089      	sub	sp, #36	; 0x24
 8003838:	af00      	add	r7, sp, #0
 800383a:	60f8      	str	r0, [r7, #12]
 800383c:	60b9      	str	r1, [r7, #8]
 800383e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003840:	68fb      	ldr	r3, [r7, #12]
 8003842:	f003 0307 	and.w	r3, r3, #7
 8003846:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003848:	69fb      	ldr	r3, [r7, #28]
 800384a:	f1c3 0307 	rsb	r3, r3, #7
 800384e:	2b04      	cmp	r3, #4
 8003850:	bf28      	it	cs
 8003852:	2304      	movcs	r3, #4
 8003854:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8003856:	69fb      	ldr	r3, [r7, #28]
 8003858:	3304      	adds	r3, #4
 800385a:	2b06      	cmp	r3, #6
 800385c:	d902      	bls.n	8003864 <NVIC_EncodePriority+0x30>
 800385e:	69fb      	ldr	r3, [r7, #28]
 8003860:	3b03      	subs	r3, #3
 8003862:	e000      	b.n	8003866 <NVIC_EncodePriority+0x32>
 8003864:	2300      	movs	r3, #0
 8003866:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003868:	f04f 32ff 	mov.w	r2, #4294967295
 800386c:	69bb      	ldr	r3, [r7, #24]
 800386e:	fa02 f303 	lsl.w	r3, r2, r3
 8003872:	43da      	mvns	r2, r3
 8003874:	68bb      	ldr	r3, [r7, #8]
 8003876:	401a      	ands	r2, r3
 8003878:	697b      	ldr	r3, [r7, #20]
 800387a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800387c:	f04f 31ff 	mov.w	r1, #4294967295
 8003880:	697b      	ldr	r3, [r7, #20]
 8003882:	fa01 f303 	lsl.w	r3, r1, r3
 8003886:	43d9      	mvns	r1, r3
 8003888:	687b      	ldr	r3, [r7, #4]
 800388a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800388c:	4313      	orrs	r3, r2
         );
}
 800388e:	4618      	mov	r0, r3
 8003890:	3724      	adds	r7, #36	; 0x24
 8003892:	46bd      	mov	sp, r7
 8003894:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003898:	4770      	bx	lr
	...

0800389c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800389c:	b580      	push	{r7, lr}
 800389e:	b082      	sub	sp, #8
 80038a0:	af00      	add	r7, sp, #0
 80038a2:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80038a4:	687b      	ldr	r3, [r7, #4]
 80038a6:	3b01      	subs	r3, #1
 80038a8:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80038ac:	d301      	bcc.n	80038b2 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80038ae:	2301      	movs	r3, #1
 80038b0:	e00f      	b.n	80038d2 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80038b2:	4a0a      	ldr	r2, [pc, #40]	; (80038dc <SysTick_Config+0x40>)
 80038b4:	687b      	ldr	r3, [r7, #4]
 80038b6:	3b01      	subs	r3, #1
 80038b8:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80038ba:	210f      	movs	r1, #15
 80038bc:	f04f 30ff 	mov.w	r0, #4294967295
 80038c0:	f7ff ff8e 	bl	80037e0 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80038c4:	4b05      	ldr	r3, [pc, #20]	; (80038dc <SysTick_Config+0x40>)
 80038c6:	2200      	movs	r2, #0
 80038c8:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80038ca:	4b04      	ldr	r3, [pc, #16]	; (80038dc <SysTick_Config+0x40>)
 80038cc:	2207      	movs	r2, #7
 80038ce:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80038d0:	2300      	movs	r3, #0
}
 80038d2:	4618      	mov	r0, r3
 80038d4:	3708      	adds	r7, #8
 80038d6:	46bd      	mov	sp, r7
 80038d8:	bd80      	pop	{r7, pc}
 80038da:	bf00      	nop
 80038dc:	e000e010 	.word	0xe000e010

080038e0 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80038e0:	b580      	push	{r7, lr}
 80038e2:	b082      	sub	sp, #8
 80038e4:	af00      	add	r7, sp, #0
 80038e6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80038e8:	6878      	ldr	r0, [r7, #4]
 80038ea:	f7ff ff29 	bl	8003740 <__NVIC_SetPriorityGrouping>
}
 80038ee:	bf00      	nop
 80038f0:	3708      	adds	r7, #8
 80038f2:	46bd      	mov	sp, r7
 80038f4:	bd80      	pop	{r7, pc}

080038f6 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80038f6:	b580      	push	{r7, lr}
 80038f8:	b086      	sub	sp, #24
 80038fa:	af00      	add	r7, sp, #0
 80038fc:	4603      	mov	r3, r0
 80038fe:	60b9      	str	r1, [r7, #8]
 8003900:	607a      	str	r2, [r7, #4]
 8003902:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8003904:	2300      	movs	r3, #0
 8003906:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8003908:	f7ff ff3e 	bl	8003788 <__NVIC_GetPriorityGrouping>
 800390c:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800390e:	687a      	ldr	r2, [r7, #4]
 8003910:	68b9      	ldr	r1, [r7, #8]
 8003912:	6978      	ldr	r0, [r7, #20]
 8003914:	f7ff ff8e 	bl	8003834 <NVIC_EncodePriority>
 8003918:	4602      	mov	r2, r0
 800391a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800391e:	4611      	mov	r1, r2
 8003920:	4618      	mov	r0, r3
 8003922:	f7ff ff5d 	bl	80037e0 <__NVIC_SetPriority>
}
 8003926:	bf00      	nop
 8003928:	3718      	adds	r7, #24
 800392a:	46bd      	mov	sp, r7
 800392c:	bd80      	pop	{r7, pc}

0800392e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800392e:	b580      	push	{r7, lr}
 8003930:	b082      	sub	sp, #8
 8003932:	af00      	add	r7, sp, #0
 8003934:	4603      	mov	r3, r0
 8003936:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8003938:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800393c:	4618      	mov	r0, r3
 800393e:	f7ff ff31 	bl	80037a4 <__NVIC_EnableIRQ>
}
 8003942:	bf00      	nop
 8003944:	3708      	adds	r7, #8
 8003946:	46bd      	mov	sp, r7
 8003948:	bd80      	pop	{r7, pc}

0800394a <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800394a:	b580      	push	{r7, lr}
 800394c:	b082      	sub	sp, #8
 800394e:	af00      	add	r7, sp, #0
 8003950:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8003952:	6878      	ldr	r0, [r7, #4]
 8003954:	f7ff ffa2 	bl	800389c <SysTick_Config>
 8003958:	4603      	mov	r3, r0
}
 800395a:	4618      	mov	r0, r3
 800395c:	3708      	adds	r7, #8
 800395e:	46bd      	mov	sp, r7
 8003960:	bd80      	pop	{r7, pc}
	...

08003964 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8003964:	b580      	push	{r7, lr}
 8003966:	b086      	sub	sp, #24
 8003968:	af00      	add	r7, sp, #0
 800396a:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 800396c:	2300      	movs	r3, #0
 800396e:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8003970:	f7ff faea 	bl	8002f48 <HAL_GetTick>
 8003974:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8003976:	687b      	ldr	r3, [r7, #4]
 8003978:	2b00      	cmp	r3, #0
 800397a:	d101      	bne.n	8003980 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 800397c:	2301      	movs	r3, #1
 800397e:	e099      	b.n	8003ab4 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8003980:	687b      	ldr	r3, [r7, #4]
 8003982:	2202      	movs	r2, #2
 8003984:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8003988:	687b      	ldr	r3, [r7, #4]
 800398a:	2200      	movs	r2, #0
 800398c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8003990:	687b      	ldr	r3, [r7, #4]
 8003992:	681b      	ldr	r3, [r3, #0]
 8003994:	681a      	ldr	r2, [r3, #0]
 8003996:	687b      	ldr	r3, [r7, #4]
 8003998:	681b      	ldr	r3, [r3, #0]
 800399a:	f022 0201 	bic.w	r2, r2, #1
 800399e:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80039a0:	e00f      	b.n	80039c2 <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 80039a2:	f7ff fad1 	bl	8002f48 <HAL_GetTick>
 80039a6:	4602      	mov	r2, r0
 80039a8:	693b      	ldr	r3, [r7, #16]
 80039aa:	1ad3      	subs	r3, r2, r3
 80039ac:	2b05      	cmp	r3, #5
 80039ae:	d908      	bls.n	80039c2 <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 80039b0:	687b      	ldr	r3, [r7, #4]
 80039b2:	2220      	movs	r2, #32
 80039b4:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 80039b6:	687b      	ldr	r3, [r7, #4]
 80039b8:	2203      	movs	r2, #3
 80039ba:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 80039be:	2303      	movs	r3, #3
 80039c0:	e078      	b.n	8003ab4 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80039c2:	687b      	ldr	r3, [r7, #4]
 80039c4:	681b      	ldr	r3, [r3, #0]
 80039c6:	681b      	ldr	r3, [r3, #0]
 80039c8:	f003 0301 	and.w	r3, r3, #1
 80039cc:	2b00      	cmp	r3, #0
 80039ce:	d1e8      	bne.n	80039a2 <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 80039d0:	687b      	ldr	r3, [r7, #4]
 80039d2:	681b      	ldr	r3, [r3, #0]
 80039d4:	681b      	ldr	r3, [r3, #0]
 80039d6:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 80039d8:	697a      	ldr	r2, [r7, #20]
 80039da:	4b38      	ldr	r3, [pc, #224]	; (8003abc <HAL_DMA_Init+0x158>)
 80039dc:	4013      	ands	r3, r2
 80039de:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80039e0:	687b      	ldr	r3, [r7, #4]
 80039e2:	685a      	ldr	r2, [r3, #4]
 80039e4:	687b      	ldr	r3, [r7, #4]
 80039e6:	689b      	ldr	r3, [r3, #8]
 80039e8:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80039ea:	687b      	ldr	r3, [r7, #4]
 80039ec:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80039ee:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80039f0:	687b      	ldr	r3, [r7, #4]
 80039f2:	691b      	ldr	r3, [r3, #16]
 80039f4:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80039f6:	687b      	ldr	r3, [r7, #4]
 80039f8:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80039fa:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80039fc:	687b      	ldr	r3, [r7, #4]
 80039fe:	699b      	ldr	r3, [r3, #24]
 8003a00:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8003a02:	687b      	ldr	r3, [r7, #4]
 8003a04:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003a06:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8003a08:	687b      	ldr	r3, [r7, #4]
 8003a0a:	6a1b      	ldr	r3, [r3, #32]
 8003a0c:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8003a0e:	697a      	ldr	r2, [r7, #20]
 8003a10:	4313      	orrs	r3, r2
 8003a12:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8003a14:	687b      	ldr	r3, [r7, #4]
 8003a16:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003a18:	2b04      	cmp	r3, #4
 8003a1a:	d107      	bne.n	8003a2c <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8003a1c:	687b      	ldr	r3, [r7, #4]
 8003a1e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003a20:	687b      	ldr	r3, [r7, #4]
 8003a22:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003a24:	4313      	orrs	r3, r2
 8003a26:	697a      	ldr	r2, [r7, #20]
 8003a28:	4313      	orrs	r3, r2
 8003a2a:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8003a2c:	687b      	ldr	r3, [r7, #4]
 8003a2e:	681b      	ldr	r3, [r3, #0]
 8003a30:	697a      	ldr	r2, [r7, #20]
 8003a32:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8003a34:	687b      	ldr	r3, [r7, #4]
 8003a36:	681b      	ldr	r3, [r3, #0]
 8003a38:	695b      	ldr	r3, [r3, #20]
 8003a3a:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8003a3c:	697b      	ldr	r3, [r7, #20]
 8003a3e:	f023 0307 	bic.w	r3, r3, #7
 8003a42:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8003a44:	687b      	ldr	r3, [r7, #4]
 8003a46:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003a48:	697a      	ldr	r2, [r7, #20]
 8003a4a:	4313      	orrs	r3, r2
 8003a4c:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8003a4e:	687b      	ldr	r3, [r7, #4]
 8003a50:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003a52:	2b04      	cmp	r3, #4
 8003a54:	d117      	bne.n	8003a86 <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8003a56:	687b      	ldr	r3, [r7, #4]
 8003a58:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003a5a:	697a      	ldr	r2, [r7, #20]
 8003a5c:	4313      	orrs	r3, r2
 8003a5e:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8003a60:	687b      	ldr	r3, [r7, #4]
 8003a62:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003a64:	2b00      	cmp	r3, #0
 8003a66:	d00e      	beq.n	8003a86 <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8003a68:	6878      	ldr	r0, [r7, #4]
 8003a6a:	f000 fb0d 	bl	8004088 <DMA_CheckFifoParam>
 8003a6e:	4603      	mov	r3, r0
 8003a70:	2b00      	cmp	r3, #0
 8003a72:	d008      	beq.n	8003a86 <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8003a74:	687b      	ldr	r3, [r7, #4]
 8003a76:	2240      	movs	r2, #64	; 0x40
 8003a78:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8003a7a:	687b      	ldr	r3, [r7, #4]
 8003a7c:	2201      	movs	r2, #1
 8003a7e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 8003a82:	2301      	movs	r3, #1
 8003a84:	e016      	b.n	8003ab4 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8003a86:	687b      	ldr	r3, [r7, #4]
 8003a88:	681b      	ldr	r3, [r3, #0]
 8003a8a:	697a      	ldr	r2, [r7, #20]
 8003a8c:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8003a8e:	6878      	ldr	r0, [r7, #4]
 8003a90:	f000 fac4 	bl	800401c <DMA_CalcBaseAndBitshift>
 8003a94:	4603      	mov	r3, r0
 8003a96:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003a98:	687b      	ldr	r3, [r7, #4]
 8003a9a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003a9c:	223f      	movs	r2, #63	; 0x3f
 8003a9e:	409a      	lsls	r2, r3
 8003aa0:	68fb      	ldr	r3, [r7, #12]
 8003aa2:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003aa4:	687b      	ldr	r3, [r7, #4]
 8003aa6:	2200      	movs	r2, #0
 8003aa8:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8003aaa:	687b      	ldr	r3, [r7, #4]
 8003aac:	2201      	movs	r2, #1
 8003aae:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 8003ab2:	2300      	movs	r3, #0
}
 8003ab4:	4618      	mov	r0, r3
 8003ab6:	3718      	adds	r7, #24
 8003ab8:	46bd      	mov	sp, r7
 8003aba:	bd80      	pop	{r7, pc}
 8003abc:	f010803f 	.word	0xf010803f

08003ac0 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8003ac0:	b580      	push	{r7, lr}
 8003ac2:	b086      	sub	sp, #24
 8003ac4:	af00      	add	r7, sp, #0
 8003ac6:	60f8      	str	r0, [r7, #12]
 8003ac8:	60b9      	str	r1, [r7, #8]
 8003aca:	607a      	str	r2, [r7, #4]
 8003acc:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8003ace:	2300      	movs	r3, #0
 8003ad0:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8003ad2:	68fb      	ldr	r3, [r7, #12]
 8003ad4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003ad6:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 8003ad8:	68fb      	ldr	r3, [r7, #12]
 8003ada:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8003ade:	2b01      	cmp	r3, #1
 8003ae0:	d101      	bne.n	8003ae6 <HAL_DMA_Start_IT+0x26>
 8003ae2:	2302      	movs	r3, #2
 8003ae4:	e040      	b.n	8003b68 <HAL_DMA_Start_IT+0xa8>
 8003ae6:	68fb      	ldr	r3, [r7, #12]
 8003ae8:	2201      	movs	r2, #1
 8003aea:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8003aee:	68fb      	ldr	r3, [r7, #12]
 8003af0:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8003af4:	b2db      	uxtb	r3, r3
 8003af6:	2b01      	cmp	r3, #1
 8003af8:	d12f      	bne.n	8003b5a <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8003afa:	68fb      	ldr	r3, [r7, #12]
 8003afc:	2202      	movs	r2, #2
 8003afe:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003b02:	68fb      	ldr	r3, [r7, #12]
 8003b04:	2200      	movs	r2, #0
 8003b06:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8003b08:	683b      	ldr	r3, [r7, #0]
 8003b0a:	687a      	ldr	r2, [r7, #4]
 8003b0c:	68b9      	ldr	r1, [r7, #8]
 8003b0e:	68f8      	ldr	r0, [r7, #12]
 8003b10:	f000 fa56 	bl	8003fc0 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003b14:	68fb      	ldr	r3, [r7, #12]
 8003b16:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003b18:	223f      	movs	r2, #63	; 0x3f
 8003b1a:	409a      	lsls	r2, r3
 8003b1c:	693b      	ldr	r3, [r7, #16]
 8003b1e:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8003b20:	68fb      	ldr	r3, [r7, #12]
 8003b22:	681b      	ldr	r3, [r3, #0]
 8003b24:	681a      	ldr	r2, [r3, #0]
 8003b26:	68fb      	ldr	r3, [r7, #12]
 8003b28:	681b      	ldr	r3, [r3, #0]
 8003b2a:	f042 0216 	orr.w	r2, r2, #22
 8003b2e:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 8003b30:	68fb      	ldr	r3, [r7, #12]
 8003b32:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003b34:	2b00      	cmp	r3, #0
 8003b36:	d007      	beq.n	8003b48 <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 8003b38:	68fb      	ldr	r3, [r7, #12]
 8003b3a:	681b      	ldr	r3, [r3, #0]
 8003b3c:	681a      	ldr	r2, [r3, #0]
 8003b3e:	68fb      	ldr	r3, [r7, #12]
 8003b40:	681b      	ldr	r3, [r3, #0]
 8003b42:	f042 0208 	orr.w	r2, r2, #8
 8003b46:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8003b48:	68fb      	ldr	r3, [r7, #12]
 8003b4a:	681b      	ldr	r3, [r3, #0]
 8003b4c:	681a      	ldr	r2, [r3, #0]
 8003b4e:	68fb      	ldr	r3, [r7, #12]
 8003b50:	681b      	ldr	r3, [r3, #0]
 8003b52:	f042 0201 	orr.w	r2, r2, #1
 8003b56:	601a      	str	r2, [r3, #0]
 8003b58:	e005      	b.n	8003b66 <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 8003b5a:	68fb      	ldr	r3, [r7, #12]
 8003b5c:	2200      	movs	r2, #0
 8003b5e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 8003b62:	2302      	movs	r3, #2
 8003b64:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 8003b66:	7dfb      	ldrb	r3, [r7, #23]
}
 8003b68:	4618      	mov	r0, r3
 8003b6a:	3718      	adds	r7, #24
 8003b6c:	46bd      	mov	sp, r7
 8003b6e:	bd80      	pop	{r7, pc}

08003b70 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8003b70:	b580      	push	{r7, lr}
 8003b72:	b084      	sub	sp, #16
 8003b74:	af00      	add	r7, sp, #0
 8003b76:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8003b78:	687b      	ldr	r3, [r7, #4]
 8003b7a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003b7c:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 8003b7e:	f7ff f9e3 	bl	8002f48 <HAL_GetTick>
 8003b82:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8003b84:	687b      	ldr	r3, [r7, #4]
 8003b86:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8003b8a:	b2db      	uxtb	r3, r3
 8003b8c:	2b02      	cmp	r3, #2
 8003b8e:	d008      	beq.n	8003ba2 <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003b90:	687b      	ldr	r3, [r7, #4]
 8003b92:	2280      	movs	r2, #128	; 0x80
 8003b94:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003b96:	687b      	ldr	r3, [r7, #4]
 8003b98:	2200      	movs	r2, #0
 8003b9a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    return HAL_ERROR;
 8003b9e:	2301      	movs	r3, #1
 8003ba0:	e052      	b.n	8003c48 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8003ba2:	687b      	ldr	r3, [r7, #4]
 8003ba4:	681b      	ldr	r3, [r3, #0]
 8003ba6:	681a      	ldr	r2, [r3, #0]
 8003ba8:	687b      	ldr	r3, [r7, #4]
 8003baa:	681b      	ldr	r3, [r3, #0]
 8003bac:	f022 0216 	bic.w	r2, r2, #22
 8003bb0:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8003bb2:	687b      	ldr	r3, [r7, #4]
 8003bb4:	681b      	ldr	r3, [r3, #0]
 8003bb6:	695a      	ldr	r2, [r3, #20]
 8003bb8:	687b      	ldr	r3, [r7, #4]
 8003bba:	681b      	ldr	r3, [r3, #0]
 8003bbc:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8003bc0:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8003bc2:	687b      	ldr	r3, [r7, #4]
 8003bc4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003bc6:	2b00      	cmp	r3, #0
 8003bc8:	d103      	bne.n	8003bd2 <HAL_DMA_Abort+0x62>
 8003bca:	687b      	ldr	r3, [r7, #4]
 8003bcc:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003bce:	2b00      	cmp	r3, #0
 8003bd0:	d007      	beq.n	8003be2 <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8003bd2:	687b      	ldr	r3, [r7, #4]
 8003bd4:	681b      	ldr	r3, [r3, #0]
 8003bd6:	681a      	ldr	r2, [r3, #0]
 8003bd8:	687b      	ldr	r3, [r7, #4]
 8003bda:	681b      	ldr	r3, [r3, #0]
 8003bdc:	f022 0208 	bic.w	r2, r2, #8
 8003be0:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8003be2:	687b      	ldr	r3, [r7, #4]
 8003be4:	681b      	ldr	r3, [r3, #0]
 8003be6:	681a      	ldr	r2, [r3, #0]
 8003be8:	687b      	ldr	r3, [r7, #4]
 8003bea:	681b      	ldr	r3, [r3, #0]
 8003bec:	f022 0201 	bic.w	r2, r2, #1
 8003bf0:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8003bf2:	e013      	b.n	8003c1c <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8003bf4:	f7ff f9a8 	bl	8002f48 <HAL_GetTick>
 8003bf8:	4602      	mov	r2, r0
 8003bfa:	68bb      	ldr	r3, [r7, #8]
 8003bfc:	1ad3      	subs	r3, r2, r3
 8003bfe:	2b05      	cmp	r3, #5
 8003c00:	d90c      	bls.n	8003c1c <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8003c02:	687b      	ldr	r3, [r7, #4]
 8003c04:	2220      	movs	r2, #32
 8003c06:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8003c08:	687b      	ldr	r3, [r7, #4]
 8003c0a:	2203      	movs	r2, #3
 8003c0c:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8003c10:	687b      	ldr	r3, [r7, #4]
 8003c12:	2200      	movs	r2, #0
 8003c14:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        
        return HAL_TIMEOUT;
 8003c18:	2303      	movs	r3, #3
 8003c1a:	e015      	b.n	8003c48 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8003c1c:	687b      	ldr	r3, [r7, #4]
 8003c1e:	681b      	ldr	r3, [r3, #0]
 8003c20:	681b      	ldr	r3, [r3, #0]
 8003c22:	f003 0301 	and.w	r3, r3, #1
 8003c26:	2b00      	cmp	r3, #0
 8003c28:	d1e4      	bne.n	8003bf4 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003c2a:	687b      	ldr	r3, [r7, #4]
 8003c2c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003c2e:	223f      	movs	r2, #63	; 0x3f
 8003c30:	409a      	lsls	r2, r3
 8003c32:	68fb      	ldr	r3, [r7, #12]
 8003c34:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 8003c36:	687b      	ldr	r3, [r7, #4]
 8003c38:	2201      	movs	r2, #1
 8003c3a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003c3e:	687b      	ldr	r3, [r7, #4]
 8003c40:	2200      	movs	r2, #0
 8003c42:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  }
  return HAL_OK;
 8003c46:	2300      	movs	r3, #0
}
 8003c48:	4618      	mov	r0, r3
 8003c4a:	3710      	adds	r7, #16
 8003c4c:	46bd      	mov	sp, r7
 8003c4e:	bd80      	pop	{r7, pc}

08003c50 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8003c50:	b480      	push	{r7}
 8003c52:	b083      	sub	sp, #12
 8003c54:	af00      	add	r7, sp, #0
 8003c56:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8003c58:	687b      	ldr	r3, [r7, #4]
 8003c5a:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8003c5e:	b2db      	uxtb	r3, r3
 8003c60:	2b02      	cmp	r3, #2
 8003c62:	d004      	beq.n	8003c6e <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003c64:	687b      	ldr	r3, [r7, #4]
 8003c66:	2280      	movs	r2, #128	; 0x80
 8003c68:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 8003c6a:	2301      	movs	r3, #1
 8003c6c:	e00c      	b.n	8003c88 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8003c6e:	687b      	ldr	r3, [r7, #4]
 8003c70:	2205      	movs	r2, #5
 8003c72:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8003c76:	687b      	ldr	r3, [r7, #4]
 8003c78:	681b      	ldr	r3, [r3, #0]
 8003c7a:	681a      	ldr	r2, [r3, #0]
 8003c7c:	687b      	ldr	r3, [r7, #4]
 8003c7e:	681b      	ldr	r3, [r3, #0]
 8003c80:	f022 0201 	bic.w	r2, r2, #1
 8003c84:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8003c86:	2300      	movs	r3, #0
}
 8003c88:	4618      	mov	r0, r3
 8003c8a:	370c      	adds	r7, #12
 8003c8c:	46bd      	mov	sp, r7
 8003c8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c92:	4770      	bx	lr

08003c94 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8003c94:	b580      	push	{r7, lr}
 8003c96:	b086      	sub	sp, #24
 8003c98:	af00      	add	r7, sp, #0
 8003c9a:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 8003c9c:	2300      	movs	r3, #0
 8003c9e:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 8003ca0:	4b8e      	ldr	r3, [pc, #568]	; (8003edc <HAL_DMA_IRQHandler+0x248>)
 8003ca2:	681b      	ldr	r3, [r3, #0]
 8003ca4:	4a8e      	ldr	r2, [pc, #568]	; (8003ee0 <HAL_DMA_IRQHandler+0x24c>)
 8003ca6:	fba2 2303 	umull	r2, r3, r2, r3
 8003caa:	0a9b      	lsrs	r3, r3, #10
 8003cac:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8003cae:	687b      	ldr	r3, [r7, #4]
 8003cb0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003cb2:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8003cb4:	693b      	ldr	r3, [r7, #16]
 8003cb6:	681b      	ldr	r3, [r3, #0]
 8003cb8:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8003cba:	687b      	ldr	r3, [r7, #4]
 8003cbc:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003cbe:	2208      	movs	r2, #8
 8003cc0:	409a      	lsls	r2, r3
 8003cc2:	68fb      	ldr	r3, [r7, #12]
 8003cc4:	4013      	ands	r3, r2
 8003cc6:	2b00      	cmp	r3, #0
 8003cc8:	d01a      	beq.n	8003d00 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8003cca:	687b      	ldr	r3, [r7, #4]
 8003ccc:	681b      	ldr	r3, [r3, #0]
 8003cce:	681b      	ldr	r3, [r3, #0]
 8003cd0:	f003 0304 	and.w	r3, r3, #4
 8003cd4:	2b00      	cmp	r3, #0
 8003cd6:	d013      	beq.n	8003d00 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8003cd8:	687b      	ldr	r3, [r7, #4]
 8003cda:	681b      	ldr	r3, [r3, #0]
 8003cdc:	681a      	ldr	r2, [r3, #0]
 8003cde:	687b      	ldr	r3, [r7, #4]
 8003ce0:	681b      	ldr	r3, [r3, #0]
 8003ce2:	f022 0204 	bic.w	r2, r2, #4
 8003ce6:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8003ce8:	687b      	ldr	r3, [r7, #4]
 8003cea:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003cec:	2208      	movs	r2, #8
 8003cee:	409a      	lsls	r2, r3
 8003cf0:	693b      	ldr	r3, [r7, #16]
 8003cf2:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8003cf4:	687b      	ldr	r3, [r7, #4]
 8003cf6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003cf8:	f043 0201 	orr.w	r2, r3, #1
 8003cfc:	687b      	ldr	r3, [r7, #4]
 8003cfe:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8003d00:	687b      	ldr	r3, [r7, #4]
 8003d02:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003d04:	2201      	movs	r2, #1
 8003d06:	409a      	lsls	r2, r3
 8003d08:	68fb      	ldr	r3, [r7, #12]
 8003d0a:	4013      	ands	r3, r2
 8003d0c:	2b00      	cmp	r3, #0
 8003d0e:	d012      	beq.n	8003d36 <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8003d10:	687b      	ldr	r3, [r7, #4]
 8003d12:	681b      	ldr	r3, [r3, #0]
 8003d14:	695b      	ldr	r3, [r3, #20]
 8003d16:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003d1a:	2b00      	cmp	r3, #0
 8003d1c:	d00b      	beq.n	8003d36 <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8003d1e:	687b      	ldr	r3, [r7, #4]
 8003d20:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003d22:	2201      	movs	r2, #1
 8003d24:	409a      	lsls	r2, r3
 8003d26:	693b      	ldr	r3, [r7, #16]
 8003d28:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8003d2a:	687b      	ldr	r3, [r7, #4]
 8003d2c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003d2e:	f043 0202 	orr.w	r2, r3, #2
 8003d32:	687b      	ldr	r3, [r7, #4]
 8003d34:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8003d36:	687b      	ldr	r3, [r7, #4]
 8003d38:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003d3a:	2204      	movs	r2, #4
 8003d3c:	409a      	lsls	r2, r3
 8003d3e:	68fb      	ldr	r3, [r7, #12]
 8003d40:	4013      	ands	r3, r2
 8003d42:	2b00      	cmp	r3, #0
 8003d44:	d012      	beq.n	8003d6c <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 8003d46:	687b      	ldr	r3, [r7, #4]
 8003d48:	681b      	ldr	r3, [r3, #0]
 8003d4a:	681b      	ldr	r3, [r3, #0]
 8003d4c:	f003 0302 	and.w	r3, r3, #2
 8003d50:	2b00      	cmp	r3, #0
 8003d52:	d00b      	beq.n	8003d6c <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8003d54:	687b      	ldr	r3, [r7, #4]
 8003d56:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003d58:	2204      	movs	r2, #4
 8003d5a:	409a      	lsls	r2, r3
 8003d5c:	693b      	ldr	r3, [r7, #16]
 8003d5e:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8003d60:	687b      	ldr	r3, [r7, #4]
 8003d62:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003d64:	f043 0204 	orr.w	r2, r3, #4
 8003d68:	687b      	ldr	r3, [r7, #4]
 8003d6a:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8003d6c:	687b      	ldr	r3, [r7, #4]
 8003d6e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003d70:	2210      	movs	r2, #16
 8003d72:	409a      	lsls	r2, r3
 8003d74:	68fb      	ldr	r3, [r7, #12]
 8003d76:	4013      	ands	r3, r2
 8003d78:	2b00      	cmp	r3, #0
 8003d7a:	d043      	beq.n	8003e04 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8003d7c:	687b      	ldr	r3, [r7, #4]
 8003d7e:	681b      	ldr	r3, [r3, #0]
 8003d80:	681b      	ldr	r3, [r3, #0]
 8003d82:	f003 0308 	and.w	r3, r3, #8
 8003d86:	2b00      	cmp	r3, #0
 8003d88:	d03c      	beq.n	8003e04 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8003d8a:	687b      	ldr	r3, [r7, #4]
 8003d8c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003d8e:	2210      	movs	r2, #16
 8003d90:	409a      	lsls	r2, r3
 8003d92:	693b      	ldr	r3, [r7, #16]
 8003d94:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8003d96:	687b      	ldr	r3, [r7, #4]
 8003d98:	681b      	ldr	r3, [r3, #0]
 8003d9a:	681b      	ldr	r3, [r3, #0]
 8003d9c:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8003da0:	2b00      	cmp	r3, #0
 8003da2:	d018      	beq.n	8003dd6 <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8003da4:	687b      	ldr	r3, [r7, #4]
 8003da6:	681b      	ldr	r3, [r3, #0]
 8003da8:	681b      	ldr	r3, [r3, #0]
 8003daa:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8003dae:	2b00      	cmp	r3, #0
 8003db0:	d108      	bne.n	8003dc4 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8003db2:	687b      	ldr	r3, [r7, #4]
 8003db4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003db6:	2b00      	cmp	r3, #0
 8003db8:	d024      	beq.n	8003e04 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8003dba:	687b      	ldr	r3, [r7, #4]
 8003dbc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003dbe:	6878      	ldr	r0, [r7, #4]
 8003dc0:	4798      	blx	r3
 8003dc2:	e01f      	b.n	8003e04 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8003dc4:	687b      	ldr	r3, [r7, #4]
 8003dc6:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003dc8:	2b00      	cmp	r3, #0
 8003dca:	d01b      	beq.n	8003e04 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8003dcc:	687b      	ldr	r3, [r7, #4]
 8003dce:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003dd0:	6878      	ldr	r0, [r7, #4]
 8003dd2:	4798      	blx	r3
 8003dd4:	e016      	b.n	8003e04 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8003dd6:	687b      	ldr	r3, [r7, #4]
 8003dd8:	681b      	ldr	r3, [r3, #0]
 8003dda:	681b      	ldr	r3, [r3, #0]
 8003ddc:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003de0:	2b00      	cmp	r3, #0
 8003de2:	d107      	bne.n	8003df4 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8003de4:	687b      	ldr	r3, [r7, #4]
 8003de6:	681b      	ldr	r3, [r3, #0]
 8003de8:	681a      	ldr	r2, [r3, #0]
 8003dea:	687b      	ldr	r3, [r7, #4]
 8003dec:	681b      	ldr	r3, [r3, #0]
 8003dee:	f022 0208 	bic.w	r2, r2, #8
 8003df2:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8003df4:	687b      	ldr	r3, [r7, #4]
 8003df6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003df8:	2b00      	cmp	r3, #0
 8003dfa:	d003      	beq.n	8003e04 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8003dfc:	687b      	ldr	r3, [r7, #4]
 8003dfe:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003e00:	6878      	ldr	r0, [r7, #4]
 8003e02:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8003e04:	687b      	ldr	r3, [r7, #4]
 8003e06:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003e08:	2220      	movs	r2, #32
 8003e0a:	409a      	lsls	r2, r3
 8003e0c:	68fb      	ldr	r3, [r7, #12]
 8003e0e:	4013      	ands	r3, r2
 8003e10:	2b00      	cmp	r3, #0
 8003e12:	f000 808f 	beq.w	8003f34 <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8003e16:	687b      	ldr	r3, [r7, #4]
 8003e18:	681b      	ldr	r3, [r3, #0]
 8003e1a:	681b      	ldr	r3, [r3, #0]
 8003e1c:	f003 0310 	and.w	r3, r3, #16
 8003e20:	2b00      	cmp	r3, #0
 8003e22:	f000 8087 	beq.w	8003f34 <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8003e26:	687b      	ldr	r3, [r7, #4]
 8003e28:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003e2a:	2220      	movs	r2, #32
 8003e2c:	409a      	lsls	r2, r3
 8003e2e:	693b      	ldr	r3, [r7, #16]
 8003e30:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8003e32:	687b      	ldr	r3, [r7, #4]
 8003e34:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8003e38:	b2db      	uxtb	r3, r3
 8003e3a:	2b05      	cmp	r3, #5
 8003e3c:	d136      	bne.n	8003eac <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8003e3e:	687b      	ldr	r3, [r7, #4]
 8003e40:	681b      	ldr	r3, [r3, #0]
 8003e42:	681a      	ldr	r2, [r3, #0]
 8003e44:	687b      	ldr	r3, [r7, #4]
 8003e46:	681b      	ldr	r3, [r3, #0]
 8003e48:	f022 0216 	bic.w	r2, r2, #22
 8003e4c:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8003e4e:	687b      	ldr	r3, [r7, #4]
 8003e50:	681b      	ldr	r3, [r3, #0]
 8003e52:	695a      	ldr	r2, [r3, #20]
 8003e54:	687b      	ldr	r3, [r7, #4]
 8003e56:	681b      	ldr	r3, [r3, #0]
 8003e58:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8003e5c:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8003e5e:	687b      	ldr	r3, [r7, #4]
 8003e60:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003e62:	2b00      	cmp	r3, #0
 8003e64:	d103      	bne.n	8003e6e <HAL_DMA_IRQHandler+0x1da>
 8003e66:	687b      	ldr	r3, [r7, #4]
 8003e68:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003e6a:	2b00      	cmp	r3, #0
 8003e6c:	d007      	beq.n	8003e7e <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8003e6e:	687b      	ldr	r3, [r7, #4]
 8003e70:	681b      	ldr	r3, [r3, #0]
 8003e72:	681a      	ldr	r2, [r3, #0]
 8003e74:	687b      	ldr	r3, [r7, #4]
 8003e76:	681b      	ldr	r3, [r3, #0]
 8003e78:	f022 0208 	bic.w	r2, r2, #8
 8003e7c:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003e7e:	687b      	ldr	r3, [r7, #4]
 8003e80:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003e82:	223f      	movs	r2, #63	; 0x3f
 8003e84:	409a      	lsls	r2, r3
 8003e86:	693b      	ldr	r3, [r7, #16]
 8003e88:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8003e8a:	687b      	ldr	r3, [r7, #4]
 8003e8c:	2201      	movs	r2, #1
 8003e8e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8003e92:	687b      	ldr	r3, [r7, #4]
 8003e94:	2200      	movs	r2, #0
 8003e96:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        if(hdma->XferAbortCallback != NULL)
 8003e9a:	687b      	ldr	r3, [r7, #4]
 8003e9c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003e9e:	2b00      	cmp	r3, #0
 8003ea0:	d07e      	beq.n	8003fa0 <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 8003ea2:	687b      	ldr	r3, [r7, #4]
 8003ea4:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003ea6:	6878      	ldr	r0, [r7, #4]
 8003ea8:	4798      	blx	r3
        }
        return;
 8003eaa:	e079      	b.n	8003fa0 <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8003eac:	687b      	ldr	r3, [r7, #4]
 8003eae:	681b      	ldr	r3, [r3, #0]
 8003eb0:	681b      	ldr	r3, [r3, #0]
 8003eb2:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8003eb6:	2b00      	cmp	r3, #0
 8003eb8:	d01d      	beq.n	8003ef6 <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8003eba:	687b      	ldr	r3, [r7, #4]
 8003ebc:	681b      	ldr	r3, [r3, #0]
 8003ebe:	681b      	ldr	r3, [r3, #0]
 8003ec0:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8003ec4:	2b00      	cmp	r3, #0
 8003ec6:	d10d      	bne.n	8003ee4 <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8003ec8:	687b      	ldr	r3, [r7, #4]
 8003eca:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003ecc:	2b00      	cmp	r3, #0
 8003ece:	d031      	beq.n	8003f34 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8003ed0:	687b      	ldr	r3, [r7, #4]
 8003ed2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003ed4:	6878      	ldr	r0, [r7, #4]
 8003ed6:	4798      	blx	r3
 8003ed8:	e02c      	b.n	8003f34 <HAL_DMA_IRQHandler+0x2a0>
 8003eda:	bf00      	nop
 8003edc:	20000008 	.word	0x20000008
 8003ee0:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8003ee4:	687b      	ldr	r3, [r7, #4]
 8003ee6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003ee8:	2b00      	cmp	r3, #0
 8003eea:	d023      	beq.n	8003f34 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8003eec:	687b      	ldr	r3, [r7, #4]
 8003eee:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003ef0:	6878      	ldr	r0, [r7, #4]
 8003ef2:	4798      	blx	r3
 8003ef4:	e01e      	b.n	8003f34 <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8003ef6:	687b      	ldr	r3, [r7, #4]
 8003ef8:	681b      	ldr	r3, [r3, #0]
 8003efa:	681b      	ldr	r3, [r3, #0]
 8003efc:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003f00:	2b00      	cmp	r3, #0
 8003f02:	d10f      	bne.n	8003f24 <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8003f04:	687b      	ldr	r3, [r7, #4]
 8003f06:	681b      	ldr	r3, [r3, #0]
 8003f08:	681a      	ldr	r2, [r3, #0]
 8003f0a:	687b      	ldr	r3, [r7, #4]
 8003f0c:	681b      	ldr	r3, [r3, #0]
 8003f0e:	f022 0210 	bic.w	r2, r2, #16
 8003f12:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8003f14:	687b      	ldr	r3, [r7, #4]
 8003f16:	2201      	movs	r2, #1
 8003f18:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8003f1c:	687b      	ldr	r3, [r7, #4]
 8003f1e:	2200      	movs	r2, #0
 8003f20:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 8003f24:	687b      	ldr	r3, [r7, #4]
 8003f26:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003f28:	2b00      	cmp	r3, #0
 8003f2a:	d003      	beq.n	8003f34 <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8003f2c:	687b      	ldr	r3, [r7, #4]
 8003f2e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003f30:	6878      	ldr	r0, [r7, #4]
 8003f32:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8003f34:	687b      	ldr	r3, [r7, #4]
 8003f36:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003f38:	2b00      	cmp	r3, #0
 8003f3a:	d032      	beq.n	8003fa2 <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8003f3c:	687b      	ldr	r3, [r7, #4]
 8003f3e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003f40:	f003 0301 	and.w	r3, r3, #1
 8003f44:	2b00      	cmp	r3, #0
 8003f46:	d022      	beq.n	8003f8e <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8003f48:	687b      	ldr	r3, [r7, #4]
 8003f4a:	2205      	movs	r2, #5
 8003f4c:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8003f50:	687b      	ldr	r3, [r7, #4]
 8003f52:	681b      	ldr	r3, [r3, #0]
 8003f54:	681a      	ldr	r2, [r3, #0]
 8003f56:	687b      	ldr	r3, [r7, #4]
 8003f58:	681b      	ldr	r3, [r3, #0]
 8003f5a:	f022 0201 	bic.w	r2, r2, #1
 8003f5e:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8003f60:	68bb      	ldr	r3, [r7, #8]
 8003f62:	3301      	adds	r3, #1
 8003f64:	60bb      	str	r3, [r7, #8]
 8003f66:	697a      	ldr	r2, [r7, #20]
 8003f68:	429a      	cmp	r2, r3
 8003f6a:	d307      	bcc.n	8003f7c <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8003f6c:	687b      	ldr	r3, [r7, #4]
 8003f6e:	681b      	ldr	r3, [r3, #0]
 8003f70:	681b      	ldr	r3, [r3, #0]
 8003f72:	f003 0301 	and.w	r3, r3, #1
 8003f76:	2b00      	cmp	r3, #0
 8003f78:	d1f2      	bne.n	8003f60 <HAL_DMA_IRQHandler+0x2cc>
 8003f7a:	e000      	b.n	8003f7e <HAL_DMA_IRQHandler+0x2ea>
          break;
 8003f7c:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8003f7e:	687b      	ldr	r3, [r7, #4]
 8003f80:	2201      	movs	r2, #1
 8003f82:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8003f86:	687b      	ldr	r3, [r7, #4]
 8003f88:	2200      	movs	r2, #0
 8003f8a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 8003f8e:	687b      	ldr	r3, [r7, #4]
 8003f90:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003f92:	2b00      	cmp	r3, #0
 8003f94:	d005      	beq.n	8003fa2 <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8003f96:	687b      	ldr	r3, [r7, #4]
 8003f98:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003f9a:	6878      	ldr	r0, [r7, #4]
 8003f9c:	4798      	blx	r3
 8003f9e:	e000      	b.n	8003fa2 <HAL_DMA_IRQHandler+0x30e>
        return;
 8003fa0:	bf00      	nop
    }
  }
}
 8003fa2:	3718      	adds	r7, #24
 8003fa4:	46bd      	mov	sp, r7
 8003fa6:	bd80      	pop	{r7, pc}

08003fa8 <HAL_DMA_GetError>:
  * @param  hdma  pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Stream.
  * @retval DMA Error Code
  */
uint32_t HAL_DMA_GetError(DMA_HandleTypeDef *hdma)
{
 8003fa8:	b480      	push	{r7}
 8003faa:	b083      	sub	sp, #12
 8003fac:	af00      	add	r7, sp, #0
 8003fae:	6078      	str	r0, [r7, #4]
  return hdma->ErrorCode;
 8003fb0:	687b      	ldr	r3, [r7, #4]
 8003fb2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
}
 8003fb4:	4618      	mov	r0, r3
 8003fb6:	370c      	adds	r7, #12
 8003fb8:	46bd      	mov	sp, r7
 8003fba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fbe:	4770      	bx	lr

08003fc0 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8003fc0:	b480      	push	{r7}
 8003fc2:	b085      	sub	sp, #20
 8003fc4:	af00      	add	r7, sp, #0
 8003fc6:	60f8      	str	r0, [r7, #12]
 8003fc8:	60b9      	str	r1, [r7, #8]
 8003fca:	607a      	str	r2, [r7, #4]
 8003fcc:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8003fce:	68fb      	ldr	r3, [r7, #12]
 8003fd0:	681b      	ldr	r3, [r3, #0]
 8003fd2:	681a      	ldr	r2, [r3, #0]
 8003fd4:	68fb      	ldr	r3, [r7, #12]
 8003fd6:	681b      	ldr	r3, [r3, #0]
 8003fd8:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8003fdc:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 8003fde:	68fb      	ldr	r3, [r7, #12]
 8003fe0:	681b      	ldr	r3, [r3, #0]
 8003fe2:	683a      	ldr	r2, [r7, #0]
 8003fe4:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8003fe6:	68fb      	ldr	r3, [r7, #12]
 8003fe8:	689b      	ldr	r3, [r3, #8]
 8003fea:	2b40      	cmp	r3, #64	; 0x40
 8003fec:	d108      	bne.n	8004000 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 8003fee:	68fb      	ldr	r3, [r7, #12]
 8003ff0:	681b      	ldr	r3, [r3, #0]
 8003ff2:	687a      	ldr	r2, [r7, #4]
 8003ff4:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 8003ff6:	68fb      	ldr	r3, [r7, #12]
 8003ff8:	681b      	ldr	r3, [r3, #0]
 8003ffa:	68ba      	ldr	r2, [r7, #8]
 8003ffc:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 8003ffe:	e007      	b.n	8004010 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 8004000:	68fb      	ldr	r3, [r7, #12]
 8004002:	681b      	ldr	r3, [r3, #0]
 8004004:	68ba      	ldr	r2, [r7, #8]
 8004006:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 8004008:	68fb      	ldr	r3, [r7, #12]
 800400a:	681b      	ldr	r3, [r3, #0]
 800400c:	687a      	ldr	r2, [r7, #4]
 800400e:	60da      	str	r2, [r3, #12]
}
 8004010:	bf00      	nop
 8004012:	3714      	adds	r7, #20
 8004014:	46bd      	mov	sp, r7
 8004016:	f85d 7b04 	ldr.w	r7, [sp], #4
 800401a:	4770      	bx	lr

0800401c <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 800401c:	b480      	push	{r7}
 800401e:	b085      	sub	sp, #20
 8004020:	af00      	add	r7, sp, #0
 8004022:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8004024:	687b      	ldr	r3, [r7, #4]
 8004026:	681b      	ldr	r3, [r3, #0]
 8004028:	b2db      	uxtb	r3, r3
 800402a:	3b10      	subs	r3, #16
 800402c:	4a14      	ldr	r2, [pc, #80]	; (8004080 <DMA_CalcBaseAndBitshift+0x64>)
 800402e:	fba2 2303 	umull	r2, r3, r2, r3
 8004032:	091b      	lsrs	r3, r3, #4
 8004034:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8004036:	4a13      	ldr	r2, [pc, #76]	; (8004084 <DMA_CalcBaseAndBitshift+0x68>)
 8004038:	68fb      	ldr	r3, [r7, #12]
 800403a:	4413      	add	r3, r2
 800403c:	781b      	ldrb	r3, [r3, #0]
 800403e:	461a      	mov	r2, r3
 8004040:	687b      	ldr	r3, [r7, #4]
 8004042:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 8004044:	68fb      	ldr	r3, [r7, #12]
 8004046:	2b03      	cmp	r3, #3
 8004048:	d909      	bls.n	800405e <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 800404a:	687b      	ldr	r3, [r7, #4]
 800404c:	681b      	ldr	r3, [r3, #0]
 800404e:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8004052:	f023 0303 	bic.w	r3, r3, #3
 8004056:	1d1a      	adds	r2, r3, #4
 8004058:	687b      	ldr	r3, [r7, #4]
 800405a:	659a      	str	r2, [r3, #88]	; 0x58
 800405c:	e007      	b.n	800406e <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 800405e:	687b      	ldr	r3, [r7, #4]
 8004060:	681b      	ldr	r3, [r3, #0]
 8004062:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8004066:	f023 0303 	bic.w	r3, r3, #3
 800406a:	687a      	ldr	r2, [r7, #4]
 800406c:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 800406e:	687b      	ldr	r3, [r7, #4]
 8004070:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 8004072:	4618      	mov	r0, r3
 8004074:	3714      	adds	r7, #20
 8004076:	46bd      	mov	sp, r7
 8004078:	f85d 7b04 	ldr.w	r7, [sp], #4
 800407c:	4770      	bx	lr
 800407e:	bf00      	nop
 8004080:	aaaaaaab 	.word	0xaaaaaaab
 8004084:	08013e94 	.word	0x08013e94

08004088 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8004088:	b480      	push	{r7}
 800408a:	b085      	sub	sp, #20
 800408c:	af00      	add	r7, sp, #0
 800408e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004090:	2300      	movs	r3, #0
 8004092:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8004094:	687b      	ldr	r3, [r7, #4]
 8004096:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004098:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 800409a:	687b      	ldr	r3, [r7, #4]
 800409c:	699b      	ldr	r3, [r3, #24]
 800409e:	2b00      	cmp	r3, #0
 80040a0:	d11f      	bne.n	80040e2 <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 80040a2:	68bb      	ldr	r3, [r7, #8]
 80040a4:	2b03      	cmp	r3, #3
 80040a6:	d856      	bhi.n	8004156 <DMA_CheckFifoParam+0xce>
 80040a8:	a201      	add	r2, pc, #4	; (adr r2, 80040b0 <DMA_CheckFifoParam+0x28>)
 80040aa:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80040ae:	bf00      	nop
 80040b0:	080040c1 	.word	0x080040c1
 80040b4:	080040d3 	.word	0x080040d3
 80040b8:	080040c1 	.word	0x080040c1
 80040bc:	08004157 	.word	0x08004157
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80040c0:	687b      	ldr	r3, [r7, #4]
 80040c2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80040c4:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80040c8:	2b00      	cmp	r3, #0
 80040ca:	d046      	beq.n	800415a <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 80040cc:	2301      	movs	r3, #1
 80040ce:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80040d0:	e043      	b.n	800415a <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 80040d2:	687b      	ldr	r3, [r7, #4]
 80040d4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80040d6:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 80040da:	d140      	bne.n	800415e <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 80040dc:	2301      	movs	r3, #1
 80040de:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80040e0:	e03d      	b.n	800415e <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 80040e2:	687b      	ldr	r3, [r7, #4]
 80040e4:	699b      	ldr	r3, [r3, #24]
 80040e6:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80040ea:	d121      	bne.n	8004130 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 80040ec:	68bb      	ldr	r3, [r7, #8]
 80040ee:	2b03      	cmp	r3, #3
 80040f0:	d837      	bhi.n	8004162 <DMA_CheckFifoParam+0xda>
 80040f2:	a201      	add	r2, pc, #4	; (adr r2, 80040f8 <DMA_CheckFifoParam+0x70>)
 80040f4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80040f8:	08004109 	.word	0x08004109
 80040fc:	0800410f 	.word	0x0800410f
 8004100:	08004109 	.word	0x08004109
 8004104:	08004121 	.word	0x08004121
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8004108:	2301      	movs	r3, #1
 800410a:	73fb      	strb	r3, [r7, #15]
      break;
 800410c:	e030      	b.n	8004170 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800410e:	687b      	ldr	r3, [r7, #4]
 8004110:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004112:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8004116:	2b00      	cmp	r3, #0
 8004118:	d025      	beq.n	8004166 <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 800411a:	2301      	movs	r3, #1
 800411c:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800411e:	e022      	b.n	8004166 <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8004120:	687b      	ldr	r3, [r7, #4]
 8004122:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004124:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8004128:	d11f      	bne.n	800416a <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 800412a:	2301      	movs	r3, #1
 800412c:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 800412e:	e01c      	b.n	800416a <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8004130:	68bb      	ldr	r3, [r7, #8]
 8004132:	2b02      	cmp	r3, #2
 8004134:	d903      	bls.n	800413e <DMA_CheckFifoParam+0xb6>
 8004136:	68bb      	ldr	r3, [r7, #8]
 8004138:	2b03      	cmp	r3, #3
 800413a:	d003      	beq.n	8004144 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 800413c:	e018      	b.n	8004170 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 800413e:	2301      	movs	r3, #1
 8004140:	73fb      	strb	r3, [r7, #15]
      break;
 8004142:	e015      	b.n	8004170 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8004144:	687b      	ldr	r3, [r7, #4]
 8004146:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004148:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800414c:	2b00      	cmp	r3, #0
 800414e:	d00e      	beq.n	800416e <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 8004150:	2301      	movs	r3, #1
 8004152:	73fb      	strb	r3, [r7, #15]
      break;
 8004154:	e00b      	b.n	800416e <DMA_CheckFifoParam+0xe6>
      break;
 8004156:	bf00      	nop
 8004158:	e00a      	b.n	8004170 <DMA_CheckFifoParam+0xe8>
      break;
 800415a:	bf00      	nop
 800415c:	e008      	b.n	8004170 <DMA_CheckFifoParam+0xe8>
      break;
 800415e:	bf00      	nop
 8004160:	e006      	b.n	8004170 <DMA_CheckFifoParam+0xe8>
      break;
 8004162:	bf00      	nop
 8004164:	e004      	b.n	8004170 <DMA_CheckFifoParam+0xe8>
      break;
 8004166:	bf00      	nop
 8004168:	e002      	b.n	8004170 <DMA_CheckFifoParam+0xe8>
      break;   
 800416a:	bf00      	nop
 800416c:	e000      	b.n	8004170 <DMA_CheckFifoParam+0xe8>
      break;
 800416e:	bf00      	nop
    }
  } 
  
  return status; 
 8004170:	7bfb      	ldrb	r3, [r7, #15]
}
 8004172:	4618      	mov	r0, r3
 8004174:	3714      	adds	r7, #20
 8004176:	46bd      	mov	sp, r7
 8004178:	f85d 7b04 	ldr.w	r7, [sp], #4
 800417c:	4770      	bx	lr
 800417e:	bf00      	nop

08004180 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8004180:	b480      	push	{r7}
 8004182:	b089      	sub	sp, #36	; 0x24
 8004184:	af00      	add	r7, sp, #0
 8004186:	6078      	str	r0, [r7, #4]
 8004188:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 800418a:	2300      	movs	r3, #0
 800418c:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 800418e:	2300      	movs	r3, #0
 8004190:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8004192:	2300      	movs	r3, #0
 8004194:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8004196:	2300      	movs	r3, #0
 8004198:	61fb      	str	r3, [r7, #28]
 800419a:	e16b      	b.n	8004474 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 800419c:	2201      	movs	r2, #1
 800419e:	69fb      	ldr	r3, [r7, #28]
 80041a0:	fa02 f303 	lsl.w	r3, r2, r3
 80041a4:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80041a6:	683b      	ldr	r3, [r7, #0]
 80041a8:	681b      	ldr	r3, [r3, #0]
 80041aa:	697a      	ldr	r2, [r7, #20]
 80041ac:	4013      	ands	r3, r2
 80041ae:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 80041b0:	693a      	ldr	r2, [r7, #16]
 80041b2:	697b      	ldr	r3, [r7, #20]
 80041b4:	429a      	cmp	r2, r3
 80041b6:	f040 815a 	bne.w	800446e <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80041ba:	683b      	ldr	r3, [r7, #0]
 80041bc:	685b      	ldr	r3, [r3, #4]
 80041be:	f003 0303 	and.w	r3, r3, #3
 80041c2:	2b01      	cmp	r3, #1
 80041c4:	d005      	beq.n	80041d2 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80041c6:	683b      	ldr	r3, [r7, #0]
 80041c8:	685b      	ldr	r3, [r3, #4]
 80041ca:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80041ce:	2b02      	cmp	r3, #2
 80041d0:	d130      	bne.n	8004234 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 80041d2:	687b      	ldr	r3, [r7, #4]
 80041d4:	689b      	ldr	r3, [r3, #8]
 80041d6:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80041d8:	69fb      	ldr	r3, [r7, #28]
 80041da:	005b      	lsls	r3, r3, #1
 80041dc:	2203      	movs	r2, #3
 80041de:	fa02 f303 	lsl.w	r3, r2, r3
 80041e2:	43db      	mvns	r3, r3
 80041e4:	69ba      	ldr	r2, [r7, #24]
 80041e6:	4013      	ands	r3, r2
 80041e8:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80041ea:	683b      	ldr	r3, [r7, #0]
 80041ec:	68da      	ldr	r2, [r3, #12]
 80041ee:	69fb      	ldr	r3, [r7, #28]
 80041f0:	005b      	lsls	r3, r3, #1
 80041f2:	fa02 f303 	lsl.w	r3, r2, r3
 80041f6:	69ba      	ldr	r2, [r7, #24]
 80041f8:	4313      	orrs	r3, r2
 80041fa:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80041fc:	687b      	ldr	r3, [r7, #4]
 80041fe:	69ba      	ldr	r2, [r7, #24]
 8004200:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8004202:	687b      	ldr	r3, [r7, #4]
 8004204:	685b      	ldr	r3, [r3, #4]
 8004206:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8004208:	2201      	movs	r2, #1
 800420a:	69fb      	ldr	r3, [r7, #28]
 800420c:	fa02 f303 	lsl.w	r3, r2, r3
 8004210:	43db      	mvns	r3, r3
 8004212:	69ba      	ldr	r2, [r7, #24]
 8004214:	4013      	ands	r3, r2
 8004216:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8004218:	683b      	ldr	r3, [r7, #0]
 800421a:	685b      	ldr	r3, [r3, #4]
 800421c:	091b      	lsrs	r3, r3, #4
 800421e:	f003 0201 	and.w	r2, r3, #1
 8004222:	69fb      	ldr	r3, [r7, #28]
 8004224:	fa02 f303 	lsl.w	r3, r2, r3
 8004228:	69ba      	ldr	r2, [r7, #24]
 800422a:	4313      	orrs	r3, r2
 800422c:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800422e:	687b      	ldr	r3, [r7, #4]
 8004230:	69ba      	ldr	r2, [r7, #24]
 8004232:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8004234:	683b      	ldr	r3, [r7, #0]
 8004236:	685b      	ldr	r3, [r3, #4]
 8004238:	f003 0303 	and.w	r3, r3, #3
 800423c:	2b03      	cmp	r3, #3
 800423e:	d017      	beq.n	8004270 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8004240:	687b      	ldr	r3, [r7, #4]
 8004242:	68db      	ldr	r3, [r3, #12]
 8004244:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8004246:	69fb      	ldr	r3, [r7, #28]
 8004248:	005b      	lsls	r3, r3, #1
 800424a:	2203      	movs	r2, #3
 800424c:	fa02 f303 	lsl.w	r3, r2, r3
 8004250:	43db      	mvns	r3, r3
 8004252:	69ba      	ldr	r2, [r7, #24]
 8004254:	4013      	ands	r3, r2
 8004256:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8004258:	683b      	ldr	r3, [r7, #0]
 800425a:	689a      	ldr	r2, [r3, #8]
 800425c:	69fb      	ldr	r3, [r7, #28]
 800425e:	005b      	lsls	r3, r3, #1
 8004260:	fa02 f303 	lsl.w	r3, r2, r3
 8004264:	69ba      	ldr	r2, [r7, #24]
 8004266:	4313      	orrs	r3, r2
 8004268:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 800426a:	687b      	ldr	r3, [r7, #4]
 800426c:	69ba      	ldr	r2, [r7, #24]
 800426e:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8004270:	683b      	ldr	r3, [r7, #0]
 8004272:	685b      	ldr	r3, [r3, #4]
 8004274:	f003 0303 	and.w	r3, r3, #3
 8004278:	2b02      	cmp	r3, #2
 800427a:	d123      	bne.n	80042c4 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 800427c:	69fb      	ldr	r3, [r7, #28]
 800427e:	08da      	lsrs	r2, r3, #3
 8004280:	687b      	ldr	r3, [r7, #4]
 8004282:	3208      	adds	r2, #8
 8004284:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8004288:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 800428a:	69fb      	ldr	r3, [r7, #28]
 800428c:	f003 0307 	and.w	r3, r3, #7
 8004290:	009b      	lsls	r3, r3, #2
 8004292:	220f      	movs	r2, #15
 8004294:	fa02 f303 	lsl.w	r3, r2, r3
 8004298:	43db      	mvns	r3, r3
 800429a:	69ba      	ldr	r2, [r7, #24]
 800429c:	4013      	ands	r3, r2
 800429e:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 80042a0:	683b      	ldr	r3, [r7, #0]
 80042a2:	691a      	ldr	r2, [r3, #16]
 80042a4:	69fb      	ldr	r3, [r7, #28]
 80042a6:	f003 0307 	and.w	r3, r3, #7
 80042aa:	009b      	lsls	r3, r3, #2
 80042ac:	fa02 f303 	lsl.w	r3, r2, r3
 80042b0:	69ba      	ldr	r2, [r7, #24]
 80042b2:	4313      	orrs	r3, r2
 80042b4:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80042b6:	69fb      	ldr	r3, [r7, #28]
 80042b8:	08da      	lsrs	r2, r3, #3
 80042ba:	687b      	ldr	r3, [r7, #4]
 80042bc:	3208      	adds	r2, #8
 80042be:	69b9      	ldr	r1, [r7, #24]
 80042c0:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80042c4:	687b      	ldr	r3, [r7, #4]
 80042c6:	681b      	ldr	r3, [r3, #0]
 80042c8:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80042ca:	69fb      	ldr	r3, [r7, #28]
 80042cc:	005b      	lsls	r3, r3, #1
 80042ce:	2203      	movs	r2, #3
 80042d0:	fa02 f303 	lsl.w	r3, r2, r3
 80042d4:	43db      	mvns	r3, r3
 80042d6:	69ba      	ldr	r2, [r7, #24]
 80042d8:	4013      	ands	r3, r2
 80042da:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80042dc:	683b      	ldr	r3, [r7, #0]
 80042de:	685b      	ldr	r3, [r3, #4]
 80042e0:	f003 0203 	and.w	r2, r3, #3
 80042e4:	69fb      	ldr	r3, [r7, #28]
 80042e6:	005b      	lsls	r3, r3, #1
 80042e8:	fa02 f303 	lsl.w	r3, r2, r3
 80042ec:	69ba      	ldr	r2, [r7, #24]
 80042ee:	4313      	orrs	r3, r2
 80042f0:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80042f2:	687b      	ldr	r3, [r7, #4]
 80042f4:	69ba      	ldr	r2, [r7, #24]
 80042f6:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 80042f8:	683b      	ldr	r3, [r7, #0]
 80042fa:	685b      	ldr	r3, [r3, #4]
 80042fc:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8004300:	2b00      	cmp	r3, #0
 8004302:	f000 80b4 	beq.w	800446e <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8004306:	2300      	movs	r3, #0
 8004308:	60fb      	str	r3, [r7, #12]
 800430a:	4b60      	ldr	r3, [pc, #384]	; (800448c <HAL_GPIO_Init+0x30c>)
 800430c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800430e:	4a5f      	ldr	r2, [pc, #380]	; (800448c <HAL_GPIO_Init+0x30c>)
 8004310:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8004314:	6453      	str	r3, [r2, #68]	; 0x44
 8004316:	4b5d      	ldr	r3, [pc, #372]	; (800448c <HAL_GPIO_Init+0x30c>)
 8004318:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800431a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800431e:	60fb      	str	r3, [r7, #12]
 8004320:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8004322:	4a5b      	ldr	r2, [pc, #364]	; (8004490 <HAL_GPIO_Init+0x310>)
 8004324:	69fb      	ldr	r3, [r7, #28]
 8004326:	089b      	lsrs	r3, r3, #2
 8004328:	3302      	adds	r3, #2
 800432a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800432e:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8004330:	69fb      	ldr	r3, [r7, #28]
 8004332:	f003 0303 	and.w	r3, r3, #3
 8004336:	009b      	lsls	r3, r3, #2
 8004338:	220f      	movs	r2, #15
 800433a:	fa02 f303 	lsl.w	r3, r2, r3
 800433e:	43db      	mvns	r3, r3
 8004340:	69ba      	ldr	r2, [r7, #24]
 8004342:	4013      	ands	r3, r2
 8004344:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8004346:	687b      	ldr	r3, [r7, #4]
 8004348:	4a52      	ldr	r2, [pc, #328]	; (8004494 <HAL_GPIO_Init+0x314>)
 800434a:	4293      	cmp	r3, r2
 800434c:	d02b      	beq.n	80043a6 <HAL_GPIO_Init+0x226>
 800434e:	687b      	ldr	r3, [r7, #4]
 8004350:	4a51      	ldr	r2, [pc, #324]	; (8004498 <HAL_GPIO_Init+0x318>)
 8004352:	4293      	cmp	r3, r2
 8004354:	d025      	beq.n	80043a2 <HAL_GPIO_Init+0x222>
 8004356:	687b      	ldr	r3, [r7, #4]
 8004358:	4a50      	ldr	r2, [pc, #320]	; (800449c <HAL_GPIO_Init+0x31c>)
 800435a:	4293      	cmp	r3, r2
 800435c:	d01f      	beq.n	800439e <HAL_GPIO_Init+0x21e>
 800435e:	687b      	ldr	r3, [r7, #4]
 8004360:	4a4f      	ldr	r2, [pc, #316]	; (80044a0 <HAL_GPIO_Init+0x320>)
 8004362:	4293      	cmp	r3, r2
 8004364:	d019      	beq.n	800439a <HAL_GPIO_Init+0x21a>
 8004366:	687b      	ldr	r3, [r7, #4]
 8004368:	4a4e      	ldr	r2, [pc, #312]	; (80044a4 <HAL_GPIO_Init+0x324>)
 800436a:	4293      	cmp	r3, r2
 800436c:	d013      	beq.n	8004396 <HAL_GPIO_Init+0x216>
 800436e:	687b      	ldr	r3, [r7, #4]
 8004370:	4a4d      	ldr	r2, [pc, #308]	; (80044a8 <HAL_GPIO_Init+0x328>)
 8004372:	4293      	cmp	r3, r2
 8004374:	d00d      	beq.n	8004392 <HAL_GPIO_Init+0x212>
 8004376:	687b      	ldr	r3, [r7, #4]
 8004378:	4a4c      	ldr	r2, [pc, #304]	; (80044ac <HAL_GPIO_Init+0x32c>)
 800437a:	4293      	cmp	r3, r2
 800437c:	d007      	beq.n	800438e <HAL_GPIO_Init+0x20e>
 800437e:	687b      	ldr	r3, [r7, #4]
 8004380:	4a4b      	ldr	r2, [pc, #300]	; (80044b0 <HAL_GPIO_Init+0x330>)
 8004382:	4293      	cmp	r3, r2
 8004384:	d101      	bne.n	800438a <HAL_GPIO_Init+0x20a>
 8004386:	2307      	movs	r3, #7
 8004388:	e00e      	b.n	80043a8 <HAL_GPIO_Init+0x228>
 800438a:	2308      	movs	r3, #8
 800438c:	e00c      	b.n	80043a8 <HAL_GPIO_Init+0x228>
 800438e:	2306      	movs	r3, #6
 8004390:	e00a      	b.n	80043a8 <HAL_GPIO_Init+0x228>
 8004392:	2305      	movs	r3, #5
 8004394:	e008      	b.n	80043a8 <HAL_GPIO_Init+0x228>
 8004396:	2304      	movs	r3, #4
 8004398:	e006      	b.n	80043a8 <HAL_GPIO_Init+0x228>
 800439a:	2303      	movs	r3, #3
 800439c:	e004      	b.n	80043a8 <HAL_GPIO_Init+0x228>
 800439e:	2302      	movs	r3, #2
 80043a0:	e002      	b.n	80043a8 <HAL_GPIO_Init+0x228>
 80043a2:	2301      	movs	r3, #1
 80043a4:	e000      	b.n	80043a8 <HAL_GPIO_Init+0x228>
 80043a6:	2300      	movs	r3, #0
 80043a8:	69fa      	ldr	r2, [r7, #28]
 80043aa:	f002 0203 	and.w	r2, r2, #3
 80043ae:	0092      	lsls	r2, r2, #2
 80043b0:	4093      	lsls	r3, r2
 80043b2:	69ba      	ldr	r2, [r7, #24]
 80043b4:	4313      	orrs	r3, r2
 80043b6:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80043b8:	4935      	ldr	r1, [pc, #212]	; (8004490 <HAL_GPIO_Init+0x310>)
 80043ba:	69fb      	ldr	r3, [r7, #28]
 80043bc:	089b      	lsrs	r3, r3, #2
 80043be:	3302      	adds	r3, #2
 80043c0:	69ba      	ldr	r2, [r7, #24]
 80043c2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80043c6:	4b3b      	ldr	r3, [pc, #236]	; (80044b4 <HAL_GPIO_Init+0x334>)
 80043c8:	689b      	ldr	r3, [r3, #8]
 80043ca:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80043cc:	693b      	ldr	r3, [r7, #16]
 80043ce:	43db      	mvns	r3, r3
 80043d0:	69ba      	ldr	r2, [r7, #24]
 80043d2:	4013      	ands	r3, r2
 80043d4:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80043d6:	683b      	ldr	r3, [r7, #0]
 80043d8:	685b      	ldr	r3, [r3, #4]
 80043da:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80043de:	2b00      	cmp	r3, #0
 80043e0:	d003      	beq.n	80043ea <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 80043e2:	69ba      	ldr	r2, [r7, #24]
 80043e4:	693b      	ldr	r3, [r7, #16]
 80043e6:	4313      	orrs	r3, r2
 80043e8:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80043ea:	4a32      	ldr	r2, [pc, #200]	; (80044b4 <HAL_GPIO_Init+0x334>)
 80043ec:	69bb      	ldr	r3, [r7, #24]
 80043ee:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80043f0:	4b30      	ldr	r3, [pc, #192]	; (80044b4 <HAL_GPIO_Init+0x334>)
 80043f2:	68db      	ldr	r3, [r3, #12]
 80043f4:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80043f6:	693b      	ldr	r3, [r7, #16]
 80043f8:	43db      	mvns	r3, r3
 80043fa:	69ba      	ldr	r2, [r7, #24]
 80043fc:	4013      	ands	r3, r2
 80043fe:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8004400:	683b      	ldr	r3, [r7, #0]
 8004402:	685b      	ldr	r3, [r3, #4]
 8004404:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8004408:	2b00      	cmp	r3, #0
 800440a:	d003      	beq.n	8004414 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 800440c:	69ba      	ldr	r2, [r7, #24]
 800440e:	693b      	ldr	r3, [r7, #16]
 8004410:	4313      	orrs	r3, r2
 8004412:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8004414:	4a27      	ldr	r2, [pc, #156]	; (80044b4 <HAL_GPIO_Init+0x334>)
 8004416:	69bb      	ldr	r3, [r7, #24]
 8004418:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 800441a:	4b26      	ldr	r3, [pc, #152]	; (80044b4 <HAL_GPIO_Init+0x334>)
 800441c:	685b      	ldr	r3, [r3, #4]
 800441e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004420:	693b      	ldr	r3, [r7, #16]
 8004422:	43db      	mvns	r3, r3
 8004424:	69ba      	ldr	r2, [r7, #24]
 8004426:	4013      	ands	r3, r2
 8004428:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 800442a:	683b      	ldr	r3, [r7, #0]
 800442c:	685b      	ldr	r3, [r3, #4]
 800442e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004432:	2b00      	cmp	r3, #0
 8004434:	d003      	beq.n	800443e <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 8004436:	69ba      	ldr	r2, [r7, #24]
 8004438:	693b      	ldr	r3, [r7, #16]
 800443a:	4313      	orrs	r3, r2
 800443c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 800443e:	4a1d      	ldr	r2, [pc, #116]	; (80044b4 <HAL_GPIO_Init+0x334>)
 8004440:	69bb      	ldr	r3, [r7, #24]
 8004442:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8004444:	4b1b      	ldr	r3, [pc, #108]	; (80044b4 <HAL_GPIO_Init+0x334>)
 8004446:	681b      	ldr	r3, [r3, #0]
 8004448:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800444a:	693b      	ldr	r3, [r7, #16]
 800444c:	43db      	mvns	r3, r3
 800444e:	69ba      	ldr	r2, [r7, #24]
 8004450:	4013      	ands	r3, r2
 8004452:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8004454:	683b      	ldr	r3, [r7, #0]
 8004456:	685b      	ldr	r3, [r3, #4]
 8004458:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800445c:	2b00      	cmp	r3, #0
 800445e:	d003      	beq.n	8004468 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 8004460:	69ba      	ldr	r2, [r7, #24]
 8004462:	693b      	ldr	r3, [r7, #16]
 8004464:	4313      	orrs	r3, r2
 8004466:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8004468:	4a12      	ldr	r2, [pc, #72]	; (80044b4 <HAL_GPIO_Init+0x334>)
 800446a:	69bb      	ldr	r3, [r7, #24]
 800446c:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 800446e:	69fb      	ldr	r3, [r7, #28]
 8004470:	3301      	adds	r3, #1
 8004472:	61fb      	str	r3, [r7, #28]
 8004474:	69fb      	ldr	r3, [r7, #28]
 8004476:	2b0f      	cmp	r3, #15
 8004478:	f67f ae90 	bls.w	800419c <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 800447c:	bf00      	nop
 800447e:	bf00      	nop
 8004480:	3724      	adds	r7, #36	; 0x24
 8004482:	46bd      	mov	sp, r7
 8004484:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004488:	4770      	bx	lr
 800448a:	bf00      	nop
 800448c:	40023800 	.word	0x40023800
 8004490:	40013800 	.word	0x40013800
 8004494:	40020000 	.word	0x40020000
 8004498:	40020400 	.word	0x40020400
 800449c:	40020800 	.word	0x40020800
 80044a0:	40020c00 	.word	0x40020c00
 80044a4:	40021000 	.word	0x40021000
 80044a8:	40021400 	.word	0x40021400
 80044ac:	40021800 	.word	0x40021800
 80044b0:	40021c00 	.word	0x40021c00
 80044b4:	40013c00 	.word	0x40013c00

080044b8 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80044b8:	b480      	push	{r7}
 80044ba:	b085      	sub	sp, #20
 80044bc:	af00      	add	r7, sp, #0
 80044be:	6078      	str	r0, [r7, #4]
 80044c0:	460b      	mov	r3, r1
 80044c2:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 80044c4:	687b      	ldr	r3, [r7, #4]
 80044c6:	691a      	ldr	r2, [r3, #16]
 80044c8:	887b      	ldrh	r3, [r7, #2]
 80044ca:	4013      	ands	r3, r2
 80044cc:	2b00      	cmp	r3, #0
 80044ce:	d002      	beq.n	80044d6 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 80044d0:	2301      	movs	r3, #1
 80044d2:	73fb      	strb	r3, [r7, #15]
 80044d4:	e001      	b.n	80044da <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 80044d6:	2300      	movs	r3, #0
 80044d8:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 80044da:	7bfb      	ldrb	r3, [r7, #15]
}
 80044dc:	4618      	mov	r0, r3
 80044de:	3714      	adds	r7, #20
 80044e0:	46bd      	mov	sp, r7
 80044e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044e6:	4770      	bx	lr

080044e8 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80044e8:	b480      	push	{r7}
 80044ea:	b083      	sub	sp, #12
 80044ec:	af00      	add	r7, sp, #0
 80044ee:	6078      	str	r0, [r7, #4]
 80044f0:	460b      	mov	r3, r1
 80044f2:	807b      	strh	r3, [r7, #2]
 80044f4:	4613      	mov	r3, r2
 80044f6:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80044f8:	787b      	ldrb	r3, [r7, #1]
 80044fa:	2b00      	cmp	r3, #0
 80044fc:	d003      	beq.n	8004506 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80044fe:	887a      	ldrh	r2, [r7, #2]
 8004500:	687b      	ldr	r3, [r7, #4]
 8004502:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8004504:	e003      	b.n	800450e <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8004506:	887b      	ldrh	r3, [r7, #2]
 8004508:	041a      	lsls	r2, r3, #16
 800450a:	687b      	ldr	r3, [r7, #4]
 800450c:	619a      	str	r2, [r3, #24]
}
 800450e:	bf00      	nop
 8004510:	370c      	adds	r7, #12
 8004512:	46bd      	mov	sp, r7
 8004514:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004518:	4770      	bx	lr
	...

0800451c <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 800451c:	b580      	push	{r7, lr}
 800451e:	b082      	sub	sp, #8
 8004520:	af00      	add	r7, sp, #0
 8004522:	4603      	mov	r3, r0
 8004524:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 8004526:	4b08      	ldr	r3, [pc, #32]	; (8004548 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8004528:	695a      	ldr	r2, [r3, #20]
 800452a:	88fb      	ldrh	r3, [r7, #6]
 800452c:	4013      	ands	r3, r2
 800452e:	2b00      	cmp	r3, #0
 8004530:	d006      	beq.n	8004540 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8004532:	4a05      	ldr	r2, [pc, #20]	; (8004548 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8004534:	88fb      	ldrh	r3, [r7, #6]
 8004536:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8004538:	88fb      	ldrh	r3, [r7, #6]
 800453a:	4618      	mov	r0, r3
 800453c:	f7fd faba 	bl	8001ab4 <HAL_GPIO_EXTI_Callback>
  }
}
 8004540:	bf00      	nop
 8004542:	3708      	adds	r7, #8
 8004544:	46bd      	mov	sp, r7
 8004546:	bd80      	pop	{r7, pc}
 8004548:	40013c00 	.word	0x40013c00

0800454c <HAL_PWR_EnterSTANDBYMode>:
  *          - RTC_AF2 pin (PI8) if configured for tamper or time-stamp.  
  *          - WKUP pin 1 (PA0) if enabled.       
  * @retval None
  */
void HAL_PWR_EnterSTANDBYMode(void)
{
 800454c:	b480      	push	{r7}
 800454e:	af00      	add	r7, sp, #0
  /* Select Standby mode */
  SET_BIT(PWR->CR, PWR_CR_PDDS);
 8004550:	4b08      	ldr	r3, [pc, #32]	; (8004574 <HAL_PWR_EnterSTANDBYMode+0x28>)
 8004552:	681b      	ldr	r3, [r3, #0]
 8004554:	4a07      	ldr	r2, [pc, #28]	; (8004574 <HAL_PWR_EnterSTANDBYMode+0x28>)
 8004556:	f043 0302 	orr.w	r3, r3, #2
 800455a:	6013      	str	r3, [r2, #0]

  /* Set SLEEPDEEP bit of Cortex System Control Register */
  SET_BIT(SCB->SCR, ((uint32_t)SCB_SCR_SLEEPDEEP_Msk));
 800455c:	4b06      	ldr	r3, [pc, #24]	; (8004578 <HAL_PWR_EnterSTANDBYMode+0x2c>)
 800455e:	691b      	ldr	r3, [r3, #16]
 8004560:	4a05      	ldr	r2, [pc, #20]	; (8004578 <HAL_PWR_EnterSTANDBYMode+0x2c>)
 8004562:	f043 0304 	orr.w	r3, r3, #4
 8004566:	6113      	str	r3, [r2, #16]
  /* This option is used to ensure that store operations are completed */
#if defined ( __CC_ARM)
  __force_stores();
#endif
  /* Request Wait For Interrupt */
  __WFI();
 8004568:	bf30      	wfi
}
 800456a:	bf00      	nop
 800456c:	46bd      	mov	sp, r7
 800456e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004572:	4770      	bx	lr
 8004574:	40007000 	.word	0x40007000
 8004578:	e000ed00 	.word	0xe000ed00

0800457c <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800457c:	b580      	push	{r7, lr}
 800457e:	b086      	sub	sp, #24
 8004580:	af00      	add	r7, sp, #0
 8004582:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8004584:	687b      	ldr	r3, [r7, #4]
 8004586:	2b00      	cmp	r3, #0
 8004588:	d101      	bne.n	800458e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800458a:	2301      	movs	r3, #1
 800458c:	e267      	b.n	8004a5e <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800458e:	687b      	ldr	r3, [r7, #4]
 8004590:	681b      	ldr	r3, [r3, #0]
 8004592:	f003 0301 	and.w	r3, r3, #1
 8004596:	2b00      	cmp	r3, #0
 8004598:	d075      	beq.n	8004686 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 800459a:	4b88      	ldr	r3, [pc, #544]	; (80047bc <HAL_RCC_OscConfig+0x240>)
 800459c:	689b      	ldr	r3, [r3, #8]
 800459e:	f003 030c 	and.w	r3, r3, #12
 80045a2:	2b04      	cmp	r3, #4
 80045a4:	d00c      	beq.n	80045c0 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80045a6:	4b85      	ldr	r3, [pc, #532]	; (80047bc <HAL_RCC_OscConfig+0x240>)
 80045a8:	689b      	ldr	r3, [r3, #8]
 80045aa:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80045ae:	2b08      	cmp	r3, #8
 80045b0:	d112      	bne.n	80045d8 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80045b2:	4b82      	ldr	r3, [pc, #520]	; (80047bc <HAL_RCC_OscConfig+0x240>)
 80045b4:	685b      	ldr	r3, [r3, #4]
 80045b6:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80045ba:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80045be:	d10b      	bne.n	80045d8 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80045c0:	4b7e      	ldr	r3, [pc, #504]	; (80047bc <HAL_RCC_OscConfig+0x240>)
 80045c2:	681b      	ldr	r3, [r3, #0]
 80045c4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80045c8:	2b00      	cmp	r3, #0
 80045ca:	d05b      	beq.n	8004684 <HAL_RCC_OscConfig+0x108>
 80045cc:	687b      	ldr	r3, [r7, #4]
 80045ce:	685b      	ldr	r3, [r3, #4]
 80045d0:	2b00      	cmp	r3, #0
 80045d2:	d157      	bne.n	8004684 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 80045d4:	2301      	movs	r3, #1
 80045d6:	e242      	b.n	8004a5e <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80045d8:	687b      	ldr	r3, [r7, #4]
 80045da:	685b      	ldr	r3, [r3, #4]
 80045dc:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80045e0:	d106      	bne.n	80045f0 <HAL_RCC_OscConfig+0x74>
 80045e2:	4b76      	ldr	r3, [pc, #472]	; (80047bc <HAL_RCC_OscConfig+0x240>)
 80045e4:	681b      	ldr	r3, [r3, #0]
 80045e6:	4a75      	ldr	r2, [pc, #468]	; (80047bc <HAL_RCC_OscConfig+0x240>)
 80045e8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80045ec:	6013      	str	r3, [r2, #0]
 80045ee:	e01d      	b.n	800462c <HAL_RCC_OscConfig+0xb0>
 80045f0:	687b      	ldr	r3, [r7, #4]
 80045f2:	685b      	ldr	r3, [r3, #4]
 80045f4:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80045f8:	d10c      	bne.n	8004614 <HAL_RCC_OscConfig+0x98>
 80045fa:	4b70      	ldr	r3, [pc, #448]	; (80047bc <HAL_RCC_OscConfig+0x240>)
 80045fc:	681b      	ldr	r3, [r3, #0]
 80045fe:	4a6f      	ldr	r2, [pc, #444]	; (80047bc <HAL_RCC_OscConfig+0x240>)
 8004600:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8004604:	6013      	str	r3, [r2, #0]
 8004606:	4b6d      	ldr	r3, [pc, #436]	; (80047bc <HAL_RCC_OscConfig+0x240>)
 8004608:	681b      	ldr	r3, [r3, #0]
 800460a:	4a6c      	ldr	r2, [pc, #432]	; (80047bc <HAL_RCC_OscConfig+0x240>)
 800460c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004610:	6013      	str	r3, [r2, #0]
 8004612:	e00b      	b.n	800462c <HAL_RCC_OscConfig+0xb0>
 8004614:	4b69      	ldr	r3, [pc, #420]	; (80047bc <HAL_RCC_OscConfig+0x240>)
 8004616:	681b      	ldr	r3, [r3, #0]
 8004618:	4a68      	ldr	r2, [pc, #416]	; (80047bc <HAL_RCC_OscConfig+0x240>)
 800461a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800461e:	6013      	str	r3, [r2, #0]
 8004620:	4b66      	ldr	r3, [pc, #408]	; (80047bc <HAL_RCC_OscConfig+0x240>)
 8004622:	681b      	ldr	r3, [r3, #0]
 8004624:	4a65      	ldr	r2, [pc, #404]	; (80047bc <HAL_RCC_OscConfig+0x240>)
 8004626:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800462a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 800462c:	687b      	ldr	r3, [r7, #4]
 800462e:	685b      	ldr	r3, [r3, #4]
 8004630:	2b00      	cmp	r3, #0
 8004632:	d013      	beq.n	800465c <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004634:	f7fe fc88 	bl	8002f48 <HAL_GetTick>
 8004638:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800463a:	e008      	b.n	800464e <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800463c:	f7fe fc84 	bl	8002f48 <HAL_GetTick>
 8004640:	4602      	mov	r2, r0
 8004642:	693b      	ldr	r3, [r7, #16]
 8004644:	1ad3      	subs	r3, r2, r3
 8004646:	2b64      	cmp	r3, #100	; 0x64
 8004648:	d901      	bls.n	800464e <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 800464a:	2303      	movs	r3, #3
 800464c:	e207      	b.n	8004a5e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800464e:	4b5b      	ldr	r3, [pc, #364]	; (80047bc <HAL_RCC_OscConfig+0x240>)
 8004650:	681b      	ldr	r3, [r3, #0]
 8004652:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004656:	2b00      	cmp	r3, #0
 8004658:	d0f0      	beq.n	800463c <HAL_RCC_OscConfig+0xc0>
 800465a:	e014      	b.n	8004686 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800465c:	f7fe fc74 	bl	8002f48 <HAL_GetTick>
 8004660:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004662:	e008      	b.n	8004676 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8004664:	f7fe fc70 	bl	8002f48 <HAL_GetTick>
 8004668:	4602      	mov	r2, r0
 800466a:	693b      	ldr	r3, [r7, #16]
 800466c:	1ad3      	subs	r3, r2, r3
 800466e:	2b64      	cmp	r3, #100	; 0x64
 8004670:	d901      	bls.n	8004676 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8004672:	2303      	movs	r3, #3
 8004674:	e1f3      	b.n	8004a5e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004676:	4b51      	ldr	r3, [pc, #324]	; (80047bc <HAL_RCC_OscConfig+0x240>)
 8004678:	681b      	ldr	r3, [r3, #0]
 800467a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800467e:	2b00      	cmp	r3, #0
 8004680:	d1f0      	bne.n	8004664 <HAL_RCC_OscConfig+0xe8>
 8004682:	e000      	b.n	8004686 <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004684:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8004686:	687b      	ldr	r3, [r7, #4]
 8004688:	681b      	ldr	r3, [r3, #0]
 800468a:	f003 0302 	and.w	r3, r3, #2
 800468e:	2b00      	cmp	r3, #0
 8004690:	d063      	beq.n	800475a <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8004692:	4b4a      	ldr	r3, [pc, #296]	; (80047bc <HAL_RCC_OscConfig+0x240>)
 8004694:	689b      	ldr	r3, [r3, #8]
 8004696:	f003 030c 	and.w	r3, r3, #12
 800469a:	2b00      	cmp	r3, #0
 800469c:	d00b      	beq.n	80046b6 <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800469e:	4b47      	ldr	r3, [pc, #284]	; (80047bc <HAL_RCC_OscConfig+0x240>)
 80046a0:	689b      	ldr	r3, [r3, #8]
 80046a2:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80046a6:	2b08      	cmp	r3, #8
 80046a8:	d11c      	bne.n	80046e4 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80046aa:	4b44      	ldr	r3, [pc, #272]	; (80047bc <HAL_RCC_OscConfig+0x240>)
 80046ac:	685b      	ldr	r3, [r3, #4]
 80046ae:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80046b2:	2b00      	cmp	r3, #0
 80046b4:	d116      	bne.n	80046e4 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80046b6:	4b41      	ldr	r3, [pc, #260]	; (80047bc <HAL_RCC_OscConfig+0x240>)
 80046b8:	681b      	ldr	r3, [r3, #0]
 80046ba:	f003 0302 	and.w	r3, r3, #2
 80046be:	2b00      	cmp	r3, #0
 80046c0:	d005      	beq.n	80046ce <HAL_RCC_OscConfig+0x152>
 80046c2:	687b      	ldr	r3, [r7, #4]
 80046c4:	68db      	ldr	r3, [r3, #12]
 80046c6:	2b01      	cmp	r3, #1
 80046c8:	d001      	beq.n	80046ce <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 80046ca:	2301      	movs	r3, #1
 80046cc:	e1c7      	b.n	8004a5e <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80046ce:	4b3b      	ldr	r3, [pc, #236]	; (80047bc <HAL_RCC_OscConfig+0x240>)
 80046d0:	681b      	ldr	r3, [r3, #0]
 80046d2:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80046d6:	687b      	ldr	r3, [r7, #4]
 80046d8:	691b      	ldr	r3, [r3, #16]
 80046da:	00db      	lsls	r3, r3, #3
 80046dc:	4937      	ldr	r1, [pc, #220]	; (80047bc <HAL_RCC_OscConfig+0x240>)
 80046de:	4313      	orrs	r3, r2
 80046e0:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80046e2:	e03a      	b.n	800475a <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 80046e4:	687b      	ldr	r3, [r7, #4]
 80046e6:	68db      	ldr	r3, [r3, #12]
 80046e8:	2b00      	cmp	r3, #0
 80046ea:	d020      	beq.n	800472e <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80046ec:	4b34      	ldr	r3, [pc, #208]	; (80047c0 <HAL_RCC_OscConfig+0x244>)
 80046ee:	2201      	movs	r2, #1
 80046f0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80046f2:	f7fe fc29 	bl	8002f48 <HAL_GetTick>
 80046f6:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80046f8:	e008      	b.n	800470c <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80046fa:	f7fe fc25 	bl	8002f48 <HAL_GetTick>
 80046fe:	4602      	mov	r2, r0
 8004700:	693b      	ldr	r3, [r7, #16]
 8004702:	1ad3      	subs	r3, r2, r3
 8004704:	2b02      	cmp	r3, #2
 8004706:	d901      	bls.n	800470c <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8004708:	2303      	movs	r3, #3
 800470a:	e1a8      	b.n	8004a5e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800470c:	4b2b      	ldr	r3, [pc, #172]	; (80047bc <HAL_RCC_OscConfig+0x240>)
 800470e:	681b      	ldr	r3, [r3, #0]
 8004710:	f003 0302 	and.w	r3, r3, #2
 8004714:	2b00      	cmp	r3, #0
 8004716:	d0f0      	beq.n	80046fa <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004718:	4b28      	ldr	r3, [pc, #160]	; (80047bc <HAL_RCC_OscConfig+0x240>)
 800471a:	681b      	ldr	r3, [r3, #0]
 800471c:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8004720:	687b      	ldr	r3, [r7, #4]
 8004722:	691b      	ldr	r3, [r3, #16]
 8004724:	00db      	lsls	r3, r3, #3
 8004726:	4925      	ldr	r1, [pc, #148]	; (80047bc <HAL_RCC_OscConfig+0x240>)
 8004728:	4313      	orrs	r3, r2
 800472a:	600b      	str	r3, [r1, #0]
 800472c:	e015      	b.n	800475a <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800472e:	4b24      	ldr	r3, [pc, #144]	; (80047c0 <HAL_RCC_OscConfig+0x244>)
 8004730:	2200      	movs	r2, #0
 8004732:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004734:	f7fe fc08 	bl	8002f48 <HAL_GetTick>
 8004738:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800473a:	e008      	b.n	800474e <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800473c:	f7fe fc04 	bl	8002f48 <HAL_GetTick>
 8004740:	4602      	mov	r2, r0
 8004742:	693b      	ldr	r3, [r7, #16]
 8004744:	1ad3      	subs	r3, r2, r3
 8004746:	2b02      	cmp	r3, #2
 8004748:	d901      	bls.n	800474e <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 800474a:	2303      	movs	r3, #3
 800474c:	e187      	b.n	8004a5e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800474e:	4b1b      	ldr	r3, [pc, #108]	; (80047bc <HAL_RCC_OscConfig+0x240>)
 8004750:	681b      	ldr	r3, [r3, #0]
 8004752:	f003 0302 	and.w	r3, r3, #2
 8004756:	2b00      	cmp	r3, #0
 8004758:	d1f0      	bne.n	800473c <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800475a:	687b      	ldr	r3, [r7, #4]
 800475c:	681b      	ldr	r3, [r3, #0]
 800475e:	f003 0308 	and.w	r3, r3, #8
 8004762:	2b00      	cmp	r3, #0
 8004764:	d036      	beq.n	80047d4 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8004766:	687b      	ldr	r3, [r7, #4]
 8004768:	695b      	ldr	r3, [r3, #20]
 800476a:	2b00      	cmp	r3, #0
 800476c:	d016      	beq.n	800479c <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800476e:	4b15      	ldr	r3, [pc, #84]	; (80047c4 <HAL_RCC_OscConfig+0x248>)
 8004770:	2201      	movs	r2, #1
 8004772:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004774:	f7fe fbe8 	bl	8002f48 <HAL_GetTick>
 8004778:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800477a:	e008      	b.n	800478e <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800477c:	f7fe fbe4 	bl	8002f48 <HAL_GetTick>
 8004780:	4602      	mov	r2, r0
 8004782:	693b      	ldr	r3, [r7, #16]
 8004784:	1ad3      	subs	r3, r2, r3
 8004786:	2b02      	cmp	r3, #2
 8004788:	d901      	bls.n	800478e <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 800478a:	2303      	movs	r3, #3
 800478c:	e167      	b.n	8004a5e <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800478e:	4b0b      	ldr	r3, [pc, #44]	; (80047bc <HAL_RCC_OscConfig+0x240>)
 8004790:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004792:	f003 0302 	and.w	r3, r3, #2
 8004796:	2b00      	cmp	r3, #0
 8004798:	d0f0      	beq.n	800477c <HAL_RCC_OscConfig+0x200>
 800479a:	e01b      	b.n	80047d4 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800479c:	4b09      	ldr	r3, [pc, #36]	; (80047c4 <HAL_RCC_OscConfig+0x248>)
 800479e:	2200      	movs	r2, #0
 80047a0:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80047a2:	f7fe fbd1 	bl	8002f48 <HAL_GetTick>
 80047a6:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80047a8:	e00e      	b.n	80047c8 <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80047aa:	f7fe fbcd 	bl	8002f48 <HAL_GetTick>
 80047ae:	4602      	mov	r2, r0
 80047b0:	693b      	ldr	r3, [r7, #16]
 80047b2:	1ad3      	subs	r3, r2, r3
 80047b4:	2b02      	cmp	r3, #2
 80047b6:	d907      	bls.n	80047c8 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 80047b8:	2303      	movs	r3, #3
 80047ba:	e150      	b.n	8004a5e <HAL_RCC_OscConfig+0x4e2>
 80047bc:	40023800 	.word	0x40023800
 80047c0:	42470000 	.word	0x42470000
 80047c4:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80047c8:	4b88      	ldr	r3, [pc, #544]	; (80049ec <HAL_RCC_OscConfig+0x470>)
 80047ca:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80047cc:	f003 0302 	and.w	r3, r3, #2
 80047d0:	2b00      	cmp	r3, #0
 80047d2:	d1ea      	bne.n	80047aa <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80047d4:	687b      	ldr	r3, [r7, #4]
 80047d6:	681b      	ldr	r3, [r3, #0]
 80047d8:	f003 0304 	and.w	r3, r3, #4
 80047dc:	2b00      	cmp	r3, #0
 80047de:	f000 8097 	beq.w	8004910 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 80047e2:	2300      	movs	r3, #0
 80047e4:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80047e6:	4b81      	ldr	r3, [pc, #516]	; (80049ec <HAL_RCC_OscConfig+0x470>)
 80047e8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80047ea:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80047ee:	2b00      	cmp	r3, #0
 80047f0:	d10f      	bne.n	8004812 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80047f2:	2300      	movs	r3, #0
 80047f4:	60bb      	str	r3, [r7, #8]
 80047f6:	4b7d      	ldr	r3, [pc, #500]	; (80049ec <HAL_RCC_OscConfig+0x470>)
 80047f8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80047fa:	4a7c      	ldr	r2, [pc, #496]	; (80049ec <HAL_RCC_OscConfig+0x470>)
 80047fc:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004800:	6413      	str	r3, [r2, #64]	; 0x40
 8004802:	4b7a      	ldr	r3, [pc, #488]	; (80049ec <HAL_RCC_OscConfig+0x470>)
 8004804:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004806:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800480a:	60bb      	str	r3, [r7, #8]
 800480c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800480e:	2301      	movs	r3, #1
 8004810:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004812:	4b77      	ldr	r3, [pc, #476]	; (80049f0 <HAL_RCC_OscConfig+0x474>)
 8004814:	681b      	ldr	r3, [r3, #0]
 8004816:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800481a:	2b00      	cmp	r3, #0
 800481c:	d118      	bne.n	8004850 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800481e:	4b74      	ldr	r3, [pc, #464]	; (80049f0 <HAL_RCC_OscConfig+0x474>)
 8004820:	681b      	ldr	r3, [r3, #0]
 8004822:	4a73      	ldr	r2, [pc, #460]	; (80049f0 <HAL_RCC_OscConfig+0x474>)
 8004824:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004828:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800482a:	f7fe fb8d 	bl	8002f48 <HAL_GetTick>
 800482e:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004830:	e008      	b.n	8004844 <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004832:	f7fe fb89 	bl	8002f48 <HAL_GetTick>
 8004836:	4602      	mov	r2, r0
 8004838:	693b      	ldr	r3, [r7, #16]
 800483a:	1ad3      	subs	r3, r2, r3
 800483c:	2b02      	cmp	r3, #2
 800483e:	d901      	bls.n	8004844 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8004840:	2303      	movs	r3, #3
 8004842:	e10c      	b.n	8004a5e <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004844:	4b6a      	ldr	r3, [pc, #424]	; (80049f0 <HAL_RCC_OscConfig+0x474>)
 8004846:	681b      	ldr	r3, [r3, #0]
 8004848:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800484c:	2b00      	cmp	r3, #0
 800484e:	d0f0      	beq.n	8004832 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004850:	687b      	ldr	r3, [r7, #4]
 8004852:	689b      	ldr	r3, [r3, #8]
 8004854:	2b01      	cmp	r3, #1
 8004856:	d106      	bne.n	8004866 <HAL_RCC_OscConfig+0x2ea>
 8004858:	4b64      	ldr	r3, [pc, #400]	; (80049ec <HAL_RCC_OscConfig+0x470>)
 800485a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800485c:	4a63      	ldr	r2, [pc, #396]	; (80049ec <HAL_RCC_OscConfig+0x470>)
 800485e:	f043 0301 	orr.w	r3, r3, #1
 8004862:	6713      	str	r3, [r2, #112]	; 0x70
 8004864:	e01c      	b.n	80048a0 <HAL_RCC_OscConfig+0x324>
 8004866:	687b      	ldr	r3, [r7, #4]
 8004868:	689b      	ldr	r3, [r3, #8]
 800486a:	2b05      	cmp	r3, #5
 800486c:	d10c      	bne.n	8004888 <HAL_RCC_OscConfig+0x30c>
 800486e:	4b5f      	ldr	r3, [pc, #380]	; (80049ec <HAL_RCC_OscConfig+0x470>)
 8004870:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004872:	4a5e      	ldr	r2, [pc, #376]	; (80049ec <HAL_RCC_OscConfig+0x470>)
 8004874:	f043 0304 	orr.w	r3, r3, #4
 8004878:	6713      	str	r3, [r2, #112]	; 0x70
 800487a:	4b5c      	ldr	r3, [pc, #368]	; (80049ec <HAL_RCC_OscConfig+0x470>)
 800487c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800487e:	4a5b      	ldr	r2, [pc, #364]	; (80049ec <HAL_RCC_OscConfig+0x470>)
 8004880:	f043 0301 	orr.w	r3, r3, #1
 8004884:	6713      	str	r3, [r2, #112]	; 0x70
 8004886:	e00b      	b.n	80048a0 <HAL_RCC_OscConfig+0x324>
 8004888:	4b58      	ldr	r3, [pc, #352]	; (80049ec <HAL_RCC_OscConfig+0x470>)
 800488a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800488c:	4a57      	ldr	r2, [pc, #348]	; (80049ec <HAL_RCC_OscConfig+0x470>)
 800488e:	f023 0301 	bic.w	r3, r3, #1
 8004892:	6713      	str	r3, [r2, #112]	; 0x70
 8004894:	4b55      	ldr	r3, [pc, #340]	; (80049ec <HAL_RCC_OscConfig+0x470>)
 8004896:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004898:	4a54      	ldr	r2, [pc, #336]	; (80049ec <HAL_RCC_OscConfig+0x470>)
 800489a:	f023 0304 	bic.w	r3, r3, #4
 800489e:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80048a0:	687b      	ldr	r3, [r7, #4]
 80048a2:	689b      	ldr	r3, [r3, #8]
 80048a4:	2b00      	cmp	r3, #0
 80048a6:	d015      	beq.n	80048d4 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80048a8:	f7fe fb4e 	bl	8002f48 <HAL_GetTick>
 80048ac:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80048ae:	e00a      	b.n	80048c6 <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80048b0:	f7fe fb4a 	bl	8002f48 <HAL_GetTick>
 80048b4:	4602      	mov	r2, r0
 80048b6:	693b      	ldr	r3, [r7, #16]
 80048b8:	1ad3      	subs	r3, r2, r3
 80048ba:	f241 3288 	movw	r2, #5000	; 0x1388
 80048be:	4293      	cmp	r3, r2
 80048c0:	d901      	bls.n	80048c6 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 80048c2:	2303      	movs	r3, #3
 80048c4:	e0cb      	b.n	8004a5e <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80048c6:	4b49      	ldr	r3, [pc, #292]	; (80049ec <HAL_RCC_OscConfig+0x470>)
 80048c8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80048ca:	f003 0302 	and.w	r3, r3, #2
 80048ce:	2b00      	cmp	r3, #0
 80048d0:	d0ee      	beq.n	80048b0 <HAL_RCC_OscConfig+0x334>
 80048d2:	e014      	b.n	80048fe <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80048d4:	f7fe fb38 	bl	8002f48 <HAL_GetTick>
 80048d8:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80048da:	e00a      	b.n	80048f2 <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80048dc:	f7fe fb34 	bl	8002f48 <HAL_GetTick>
 80048e0:	4602      	mov	r2, r0
 80048e2:	693b      	ldr	r3, [r7, #16]
 80048e4:	1ad3      	subs	r3, r2, r3
 80048e6:	f241 3288 	movw	r2, #5000	; 0x1388
 80048ea:	4293      	cmp	r3, r2
 80048ec:	d901      	bls.n	80048f2 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 80048ee:	2303      	movs	r3, #3
 80048f0:	e0b5      	b.n	8004a5e <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80048f2:	4b3e      	ldr	r3, [pc, #248]	; (80049ec <HAL_RCC_OscConfig+0x470>)
 80048f4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80048f6:	f003 0302 	and.w	r3, r3, #2
 80048fa:	2b00      	cmp	r3, #0
 80048fc:	d1ee      	bne.n	80048dc <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80048fe:	7dfb      	ldrb	r3, [r7, #23]
 8004900:	2b01      	cmp	r3, #1
 8004902:	d105      	bne.n	8004910 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004904:	4b39      	ldr	r3, [pc, #228]	; (80049ec <HAL_RCC_OscConfig+0x470>)
 8004906:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004908:	4a38      	ldr	r2, [pc, #224]	; (80049ec <HAL_RCC_OscConfig+0x470>)
 800490a:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800490e:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8004910:	687b      	ldr	r3, [r7, #4]
 8004912:	699b      	ldr	r3, [r3, #24]
 8004914:	2b00      	cmp	r3, #0
 8004916:	f000 80a1 	beq.w	8004a5c <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800491a:	4b34      	ldr	r3, [pc, #208]	; (80049ec <HAL_RCC_OscConfig+0x470>)
 800491c:	689b      	ldr	r3, [r3, #8]
 800491e:	f003 030c 	and.w	r3, r3, #12
 8004922:	2b08      	cmp	r3, #8
 8004924:	d05c      	beq.n	80049e0 <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8004926:	687b      	ldr	r3, [r7, #4]
 8004928:	699b      	ldr	r3, [r3, #24]
 800492a:	2b02      	cmp	r3, #2
 800492c:	d141      	bne.n	80049b2 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800492e:	4b31      	ldr	r3, [pc, #196]	; (80049f4 <HAL_RCC_OscConfig+0x478>)
 8004930:	2200      	movs	r2, #0
 8004932:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004934:	f7fe fb08 	bl	8002f48 <HAL_GetTick>
 8004938:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800493a:	e008      	b.n	800494e <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800493c:	f7fe fb04 	bl	8002f48 <HAL_GetTick>
 8004940:	4602      	mov	r2, r0
 8004942:	693b      	ldr	r3, [r7, #16]
 8004944:	1ad3      	subs	r3, r2, r3
 8004946:	2b02      	cmp	r3, #2
 8004948:	d901      	bls.n	800494e <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 800494a:	2303      	movs	r3, #3
 800494c:	e087      	b.n	8004a5e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800494e:	4b27      	ldr	r3, [pc, #156]	; (80049ec <HAL_RCC_OscConfig+0x470>)
 8004950:	681b      	ldr	r3, [r3, #0]
 8004952:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004956:	2b00      	cmp	r3, #0
 8004958:	d1f0      	bne.n	800493c <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 800495a:	687b      	ldr	r3, [r7, #4]
 800495c:	69da      	ldr	r2, [r3, #28]
 800495e:	687b      	ldr	r3, [r7, #4]
 8004960:	6a1b      	ldr	r3, [r3, #32]
 8004962:	431a      	orrs	r2, r3
 8004964:	687b      	ldr	r3, [r7, #4]
 8004966:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004968:	019b      	lsls	r3, r3, #6
 800496a:	431a      	orrs	r2, r3
 800496c:	687b      	ldr	r3, [r7, #4]
 800496e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004970:	085b      	lsrs	r3, r3, #1
 8004972:	3b01      	subs	r3, #1
 8004974:	041b      	lsls	r3, r3, #16
 8004976:	431a      	orrs	r2, r3
 8004978:	687b      	ldr	r3, [r7, #4]
 800497a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800497c:	061b      	lsls	r3, r3, #24
 800497e:	491b      	ldr	r1, [pc, #108]	; (80049ec <HAL_RCC_OscConfig+0x470>)
 8004980:	4313      	orrs	r3, r2
 8004982:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8004984:	4b1b      	ldr	r3, [pc, #108]	; (80049f4 <HAL_RCC_OscConfig+0x478>)
 8004986:	2201      	movs	r2, #1
 8004988:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800498a:	f7fe fadd 	bl	8002f48 <HAL_GetTick>
 800498e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004990:	e008      	b.n	80049a4 <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004992:	f7fe fad9 	bl	8002f48 <HAL_GetTick>
 8004996:	4602      	mov	r2, r0
 8004998:	693b      	ldr	r3, [r7, #16]
 800499a:	1ad3      	subs	r3, r2, r3
 800499c:	2b02      	cmp	r3, #2
 800499e:	d901      	bls.n	80049a4 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 80049a0:	2303      	movs	r3, #3
 80049a2:	e05c      	b.n	8004a5e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80049a4:	4b11      	ldr	r3, [pc, #68]	; (80049ec <HAL_RCC_OscConfig+0x470>)
 80049a6:	681b      	ldr	r3, [r3, #0]
 80049a8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80049ac:	2b00      	cmp	r3, #0
 80049ae:	d0f0      	beq.n	8004992 <HAL_RCC_OscConfig+0x416>
 80049b0:	e054      	b.n	8004a5c <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80049b2:	4b10      	ldr	r3, [pc, #64]	; (80049f4 <HAL_RCC_OscConfig+0x478>)
 80049b4:	2200      	movs	r2, #0
 80049b6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80049b8:	f7fe fac6 	bl	8002f48 <HAL_GetTick>
 80049bc:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80049be:	e008      	b.n	80049d2 <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80049c0:	f7fe fac2 	bl	8002f48 <HAL_GetTick>
 80049c4:	4602      	mov	r2, r0
 80049c6:	693b      	ldr	r3, [r7, #16]
 80049c8:	1ad3      	subs	r3, r2, r3
 80049ca:	2b02      	cmp	r3, #2
 80049cc:	d901      	bls.n	80049d2 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 80049ce:	2303      	movs	r3, #3
 80049d0:	e045      	b.n	8004a5e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80049d2:	4b06      	ldr	r3, [pc, #24]	; (80049ec <HAL_RCC_OscConfig+0x470>)
 80049d4:	681b      	ldr	r3, [r3, #0]
 80049d6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80049da:	2b00      	cmp	r3, #0
 80049dc:	d1f0      	bne.n	80049c0 <HAL_RCC_OscConfig+0x444>
 80049de:	e03d      	b.n	8004a5c <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80049e0:	687b      	ldr	r3, [r7, #4]
 80049e2:	699b      	ldr	r3, [r3, #24]
 80049e4:	2b01      	cmp	r3, #1
 80049e6:	d107      	bne.n	80049f8 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 80049e8:	2301      	movs	r3, #1
 80049ea:	e038      	b.n	8004a5e <HAL_RCC_OscConfig+0x4e2>
 80049ec:	40023800 	.word	0x40023800
 80049f0:	40007000 	.word	0x40007000
 80049f4:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 80049f8:	4b1b      	ldr	r3, [pc, #108]	; (8004a68 <HAL_RCC_OscConfig+0x4ec>)
 80049fa:	685b      	ldr	r3, [r3, #4]
 80049fc:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80049fe:	687b      	ldr	r3, [r7, #4]
 8004a00:	699b      	ldr	r3, [r3, #24]
 8004a02:	2b01      	cmp	r3, #1
 8004a04:	d028      	beq.n	8004a58 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004a06:	68fb      	ldr	r3, [r7, #12]
 8004a08:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8004a0c:	687b      	ldr	r3, [r7, #4]
 8004a0e:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8004a10:	429a      	cmp	r2, r3
 8004a12:	d121      	bne.n	8004a58 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8004a14:	68fb      	ldr	r3, [r7, #12]
 8004a16:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8004a1a:	687b      	ldr	r3, [r7, #4]
 8004a1c:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004a1e:	429a      	cmp	r2, r3
 8004a20:	d11a      	bne.n	8004a58 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8004a22:	68fa      	ldr	r2, [r7, #12]
 8004a24:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8004a28:	4013      	ands	r3, r2
 8004a2a:	687a      	ldr	r2, [r7, #4]
 8004a2c:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8004a2e:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8004a30:	4293      	cmp	r3, r2
 8004a32:	d111      	bne.n	8004a58 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8004a34:	68fb      	ldr	r3, [r7, #12]
 8004a36:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8004a3a:	687b      	ldr	r3, [r7, #4]
 8004a3c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004a3e:	085b      	lsrs	r3, r3, #1
 8004a40:	3b01      	subs	r3, #1
 8004a42:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8004a44:	429a      	cmp	r2, r3
 8004a46:	d107      	bne.n	8004a58 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8004a48:	68fb      	ldr	r3, [r7, #12]
 8004a4a:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8004a4e:	687b      	ldr	r3, [r7, #4]
 8004a50:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004a52:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8004a54:	429a      	cmp	r2, r3
 8004a56:	d001      	beq.n	8004a5c <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 8004a58:	2301      	movs	r3, #1
 8004a5a:	e000      	b.n	8004a5e <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8004a5c:	2300      	movs	r3, #0
}
 8004a5e:	4618      	mov	r0, r3
 8004a60:	3718      	adds	r7, #24
 8004a62:	46bd      	mov	sp, r7
 8004a64:	bd80      	pop	{r7, pc}
 8004a66:	bf00      	nop
 8004a68:	40023800 	.word	0x40023800

08004a6c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004a6c:	b580      	push	{r7, lr}
 8004a6e:	b084      	sub	sp, #16
 8004a70:	af00      	add	r7, sp, #0
 8004a72:	6078      	str	r0, [r7, #4]
 8004a74:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8004a76:	687b      	ldr	r3, [r7, #4]
 8004a78:	2b00      	cmp	r3, #0
 8004a7a:	d101      	bne.n	8004a80 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8004a7c:	2301      	movs	r3, #1
 8004a7e:	e0cc      	b.n	8004c1a <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8004a80:	4b68      	ldr	r3, [pc, #416]	; (8004c24 <HAL_RCC_ClockConfig+0x1b8>)
 8004a82:	681b      	ldr	r3, [r3, #0]
 8004a84:	f003 0307 	and.w	r3, r3, #7
 8004a88:	683a      	ldr	r2, [r7, #0]
 8004a8a:	429a      	cmp	r2, r3
 8004a8c:	d90c      	bls.n	8004aa8 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004a8e:	4b65      	ldr	r3, [pc, #404]	; (8004c24 <HAL_RCC_ClockConfig+0x1b8>)
 8004a90:	683a      	ldr	r2, [r7, #0]
 8004a92:	b2d2      	uxtb	r2, r2
 8004a94:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8004a96:	4b63      	ldr	r3, [pc, #396]	; (8004c24 <HAL_RCC_ClockConfig+0x1b8>)
 8004a98:	681b      	ldr	r3, [r3, #0]
 8004a9a:	f003 0307 	and.w	r3, r3, #7
 8004a9e:	683a      	ldr	r2, [r7, #0]
 8004aa0:	429a      	cmp	r2, r3
 8004aa2:	d001      	beq.n	8004aa8 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8004aa4:	2301      	movs	r3, #1
 8004aa6:	e0b8      	b.n	8004c1a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004aa8:	687b      	ldr	r3, [r7, #4]
 8004aaa:	681b      	ldr	r3, [r3, #0]
 8004aac:	f003 0302 	and.w	r3, r3, #2
 8004ab0:	2b00      	cmp	r3, #0
 8004ab2:	d020      	beq.n	8004af6 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004ab4:	687b      	ldr	r3, [r7, #4]
 8004ab6:	681b      	ldr	r3, [r3, #0]
 8004ab8:	f003 0304 	and.w	r3, r3, #4
 8004abc:	2b00      	cmp	r3, #0
 8004abe:	d005      	beq.n	8004acc <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8004ac0:	4b59      	ldr	r3, [pc, #356]	; (8004c28 <HAL_RCC_ClockConfig+0x1bc>)
 8004ac2:	689b      	ldr	r3, [r3, #8]
 8004ac4:	4a58      	ldr	r2, [pc, #352]	; (8004c28 <HAL_RCC_ClockConfig+0x1bc>)
 8004ac6:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8004aca:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004acc:	687b      	ldr	r3, [r7, #4]
 8004ace:	681b      	ldr	r3, [r3, #0]
 8004ad0:	f003 0308 	and.w	r3, r3, #8
 8004ad4:	2b00      	cmp	r3, #0
 8004ad6:	d005      	beq.n	8004ae4 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8004ad8:	4b53      	ldr	r3, [pc, #332]	; (8004c28 <HAL_RCC_ClockConfig+0x1bc>)
 8004ada:	689b      	ldr	r3, [r3, #8]
 8004adc:	4a52      	ldr	r2, [pc, #328]	; (8004c28 <HAL_RCC_ClockConfig+0x1bc>)
 8004ade:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8004ae2:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004ae4:	4b50      	ldr	r3, [pc, #320]	; (8004c28 <HAL_RCC_ClockConfig+0x1bc>)
 8004ae6:	689b      	ldr	r3, [r3, #8]
 8004ae8:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8004aec:	687b      	ldr	r3, [r7, #4]
 8004aee:	689b      	ldr	r3, [r3, #8]
 8004af0:	494d      	ldr	r1, [pc, #308]	; (8004c28 <HAL_RCC_ClockConfig+0x1bc>)
 8004af2:	4313      	orrs	r3, r2
 8004af4:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8004af6:	687b      	ldr	r3, [r7, #4]
 8004af8:	681b      	ldr	r3, [r3, #0]
 8004afa:	f003 0301 	and.w	r3, r3, #1
 8004afe:	2b00      	cmp	r3, #0
 8004b00:	d044      	beq.n	8004b8c <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004b02:	687b      	ldr	r3, [r7, #4]
 8004b04:	685b      	ldr	r3, [r3, #4]
 8004b06:	2b01      	cmp	r3, #1
 8004b08:	d107      	bne.n	8004b1a <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004b0a:	4b47      	ldr	r3, [pc, #284]	; (8004c28 <HAL_RCC_ClockConfig+0x1bc>)
 8004b0c:	681b      	ldr	r3, [r3, #0]
 8004b0e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004b12:	2b00      	cmp	r3, #0
 8004b14:	d119      	bne.n	8004b4a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004b16:	2301      	movs	r3, #1
 8004b18:	e07f      	b.n	8004c1a <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8004b1a:	687b      	ldr	r3, [r7, #4]
 8004b1c:	685b      	ldr	r3, [r3, #4]
 8004b1e:	2b02      	cmp	r3, #2
 8004b20:	d003      	beq.n	8004b2a <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8004b22:	687b      	ldr	r3, [r7, #4]
 8004b24:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8004b26:	2b03      	cmp	r3, #3
 8004b28:	d107      	bne.n	8004b3a <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004b2a:	4b3f      	ldr	r3, [pc, #252]	; (8004c28 <HAL_RCC_ClockConfig+0x1bc>)
 8004b2c:	681b      	ldr	r3, [r3, #0]
 8004b2e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004b32:	2b00      	cmp	r3, #0
 8004b34:	d109      	bne.n	8004b4a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004b36:	2301      	movs	r3, #1
 8004b38:	e06f      	b.n	8004c1a <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004b3a:	4b3b      	ldr	r3, [pc, #236]	; (8004c28 <HAL_RCC_ClockConfig+0x1bc>)
 8004b3c:	681b      	ldr	r3, [r3, #0]
 8004b3e:	f003 0302 	and.w	r3, r3, #2
 8004b42:	2b00      	cmp	r3, #0
 8004b44:	d101      	bne.n	8004b4a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004b46:	2301      	movs	r3, #1
 8004b48:	e067      	b.n	8004c1a <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8004b4a:	4b37      	ldr	r3, [pc, #220]	; (8004c28 <HAL_RCC_ClockConfig+0x1bc>)
 8004b4c:	689b      	ldr	r3, [r3, #8]
 8004b4e:	f023 0203 	bic.w	r2, r3, #3
 8004b52:	687b      	ldr	r3, [r7, #4]
 8004b54:	685b      	ldr	r3, [r3, #4]
 8004b56:	4934      	ldr	r1, [pc, #208]	; (8004c28 <HAL_RCC_ClockConfig+0x1bc>)
 8004b58:	4313      	orrs	r3, r2
 8004b5a:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8004b5c:	f7fe f9f4 	bl	8002f48 <HAL_GetTick>
 8004b60:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004b62:	e00a      	b.n	8004b7a <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004b64:	f7fe f9f0 	bl	8002f48 <HAL_GetTick>
 8004b68:	4602      	mov	r2, r0
 8004b6a:	68fb      	ldr	r3, [r7, #12]
 8004b6c:	1ad3      	subs	r3, r2, r3
 8004b6e:	f241 3288 	movw	r2, #5000	; 0x1388
 8004b72:	4293      	cmp	r3, r2
 8004b74:	d901      	bls.n	8004b7a <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8004b76:	2303      	movs	r3, #3
 8004b78:	e04f      	b.n	8004c1a <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004b7a:	4b2b      	ldr	r3, [pc, #172]	; (8004c28 <HAL_RCC_ClockConfig+0x1bc>)
 8004b7c:	689b      	ldr	r3, [r3, #8]
 8004b7e:	f003 020c 	and.w	r2, r3, #12
 8004b82:	687b      	ldr	r3, [r7, #4]
 8004b84:	685b      	ldr	r3, [r3, #4]
 8004b86:	009b      	lsls	r3, r3, #2
 8004b88:	429a      	cmp	r2, r3
 8004b8a:	d1eb      	bne.n	8004b64 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8004b8c:	4b25      	ldr	r3, [pc, #148]	; (8004c24 <HAL_RCC_ClockConfig+0x1b8>)
 8004b8e:	681b      	ldr	r3, [r3, #0]
 8004b90:	f003 0307 	and.w	r3, r3, #7
 8004b94:	683a      	ldr	r2, [r7, #0]
 8004b96:	429a      	cmp	r2, r3
 8004b98:	d20c      	bcs.n	8004bb4 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004b9a:	4b22      	ldr	r3, [pc, #136]	; (8004c24 <HAL_RCC_ClockConfig+0x1b8>)
 8004b9c:	683a      	ldr	r2, [r7, #0]
 8004b9e:	b2d2      	uxtb	r2, r2
 8004ba0:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8004ba2:	4b20      	ldr	r3, [pc, #128]	; (8004c24 <HAL_RCC_ClockConfig+0x1b8>)
 8004ba4:	681b      	ldr	r3, [r3, #0]
 8004ba6:	f003 0307 	and.w	r3, r3, #7
 8004baa:	683a      	ldr	r2, [r7, #0]
 8004bac:	429a      	cmp	r2, r3
 8004bae:	d001      	beq.n	8004bb4 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8004bb0:	2301      	movs	r3, #1
 8004bb2:	e032      	b.n	8004c1a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004bb4:	687b      	ldr	r3, [r7, #4]
 8004bb6:	681b      	ldr	r3, [r3, #0]
 8004bb8:	f003 0304 	and.w	r3, r3, #4
 8004bbc:	2b00      	cmp	r3, #0
 8004bbe:	d008      	beq.n	8004bd2 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8004bc0:	4b19      	ldr	r3, [pc, #100]	; (8004c28 <HAL_RCC_ClockConfig+0x1bc>)
 8004bc2:	689b      	ldr	r3, [r3, #8]
 8004bc4:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8004bc8:	687b      	ldr	r3, [r7, #4]
 8004bca:	68db      	ldr	r3, [r3, #12]
 8004bcc:	4916      	ldr	r1, [pc, #88]	; (8004c28 <HAL_RCC_ClockConfig+0x1bc>)
 8004bce:	4313      	orrs	r3, r2
 8004bd0:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004bd2:	687b      	ldr	r3, [r7, #4]
 8004bd4:	681b      	ldr	r3, [r3, #0]
 8004bd6:	f003 0308 	and.w	r3, r3, #8
 8004bda:	2b00      	cmp	r3, #0
 8004bdc:	d009      	beq.n	8004bf2 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8004bde:	4b12      	ldr	r3, [pc, #72]	; (8004c28 <HAL_RCC_ClockConfig+0x1bc>)
 8004be0:	689b      	ldr	r3, [r3, #8]
 8004be2:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8004be6:	687b      	ldr	r3, [r7, #4]
 8004be8:	691b      	ldr	r3, [r3, #16]
 8004bea:	00db      	lsls	r3, r3, #3
 8004bec:	490e      	ldr	r1, [pc, #56]	; (8004c28 <HAL_RCC_ClockConfig+0x1bc>)
 8004bee:	4313      	orrs	r3, r2
 8004bf0:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8004bf2:	f000 f821 	bl	8004c38 <HAL_RCC_GetSysClockFreq>
 8004bf6:	4602      	mov	r2, r0
 8004bf8:	4b0b      	ldr	r3, [pc, #44]	; (8004c28 <HAL_RCC_ClockConfig+0x1bc>)
 8004bfa:	689b      	ldr	r3, [r3, #8]
 8004bfc:	091b      	lsrs	r3, r3, #4
 8004bfe:	f003 030f 	and.w	r3, r3, #15
 8004c02:	490a      	ldr	r1, [pc, #40]	; (8004c2c <HAL_RCC_ClockConfig+0x1c0>)
 8004c04:	5ccb      	ldrb	r3, [r1, r3]
 8004c06:	fa22 f303 	lsr.w	r3, r2, r3
 8004c0a:	4a09      	ldr	r2, [pc, #36]	; (8004c30 <HAL_RCC_ClockConfig+0x1c4>)
 8004c0c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8004c0e:	4b09      	ldr	r3, [pc, #36]	; (8004c34 <HAL_RCC_ClockConfig+0x1c8>)
 8004c10:	681b      	ldr	r3, [r3, #0]
 8004c12:	4618      	mov	r0, r3
 8004c14:	f7fe f954 	bl	8002ec0 <HAL_InitTick>

  return HAL_OK;
 8004c18:	2300      	movs	r3, #0
}
 8004c1a:	4618      	mov	r0, r3
 8004c1c:	3710      	adds	r7, #16
 8004c1e:	46bd      	mov	sp, r7
 8004c20:	bd80      	pop	{r7, pc}
 8004c22:	bf00      	nop
 8004c24:	40023c00 	.word	0x40023c00
 8004c28:	40023800 	.word	0x40023800
 8004c2c:	08013e7c 	.word	0x08013e7c
 8004c30:	20000008 	.word	0x20000008
 8004c34:	2000000c 	.word	0x2000000c

08004c38 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004c38:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8004c3c:	b094      	sub	sp, #80	; 0x50
 8004c3e:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8004c40:	2300      	movs	r3, #0
 8004c42:	647b      	str	r3, [r7, #68]	; 0x44
 8004c44:	2300      	movs	r3, #0
 8004c46:	64fb      	str	r3, [r7, #76]	; 0x4c
 8004c48:	2300      	movs	r3, #0
 8004c4a:	643b      	str	r3, [r7, #64]	; 0x40
  uint32_t sysclockfreq = 0U;
 8004c4c:	2300      	movs	r3, #0
 8004c4e:	64bb      	str	r3, [r7, #72]	; 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8004c50:	4b79      	ldr	r3, [pc, #484]	; (8004e38 <HAL_RCC_GetSysClockFreq+0x200>)
 8004c52:	689b      	ldr	r3, [r3, #8]
 8004c54:	f003 030c 	and.w	r3, r3, #12
 8004c58:	2b08      	cmp	r3, #8
 8004c5a:	d00d      	beq.n	8004c78 <HAL_RCC_GetSysClockFreq+0x40>
 8004c5c:	2b08      	cmp	r3, #8
 8004c5e:	f200 80e1 	bhi.w	8004e24 <HAL_RCC_GetSysClockFreq+0x1ec>
 8004c62:	2b00      	cmp	r3, #0
 8004c64:	d002      	beq.n	8004c6c <HAL_RCC_GetSysClockFreq+0x34>
 8004c66:	2b04      	cmp	r3, #4
 8004c68:	d003      	beq.n	8004c72 <HAL_RCC_GetSysClockFreq+0x3a>
 8004c6a:	e0db      	b.n	8004e24 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8004c6c:	4b73      	ldr	r3, [pc, #460]	; (8004e3c <HAL_RCC_GetSysClockFreq+0x204>)
 8004c6e:	64bb      	str	r3, [r7, #72]	; 0x48
       break;
 8004c70:	e0db      	b.n	8004e2a <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8004c72:	4b73      	ldr	r3, [pc, #460]	; (8004e40 <HAL_RCC_GetSysClockFreq+0x208>)
 8004c74:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8004c76:	e0d8      	b.n	8004e2a <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8004c78:	4b6f      	ldr	r3, [pc, #444]	; (8004e38 <HAL_RCC_GetSysClockFreq+0x200>)
 8004c7a:	685b      	ldr	r3, [r3, #4]
 8004c7c:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8004c80:	647b      	str	r3, [r7, #68]	; 0x44
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8004c82:	4b6d      	ldr	r3, [pc, #436]	; (8004e38 <HAL_RCC_GetSysClockFreq+0x200>)
 8004c84:	685b      	ldr	r3, [r3, #4]
 8004c86:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004c8a:	2b00      	cmp	r3, #0
 8004c8c:	d063      	beq.n	8004d56 <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004c8e:	4b6a      	ldr	r3, [pc, #424]	; (8004e38 <HAL_RCC_GetSysClockFreq+0x200>)
 8004c90:	685b      	ldr	r3, [r3, #4]
 8004c92:	099b      	lsrs	r3, r3, #6
 8004c94:	2200      	movs	r2, #0
 8004c96:	63bb      	str	r3, [r7, #56]	; 0x38
 8004c98:	63fa      	str	r2, [r7, #60]	; 0x3c
 8004c9a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004c9c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004ca0:	633b      	str	r3, [r7, #48]	; 0x30
 8004ca2:	2300      	movs	r3, #0
 8004ca4:	637b      	str	r3, [r7, #52]	; 0x34
 8004ca6:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	; 0x30
 8004caa:	4622      	mov	r2, r4
 8004cac:	462b      	mov	r3, r5
 8004cae:	f04f 0000 	mov.w	r0, #0
 8004cb2:	f04f 0100 	mov.w	r1, #0
 8004cb6:	0159      	lsls	r1, r3, #5
 8004cb8:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8004cbc:	0150      	lsls	r0, r2, #5
 8004cbe:	4602      	mov	r2, r0
 8004cc0:	460b      	mov	r3, r1
 8004cc2:	4621      	mov	r1, r4
 8004cc4:	1a51      	subs	r1, r2, r1
 8004cc6:	6139      	str	r1, [r7, #16]
 8004cc8:	4629      	mov	r1, r5
 8004cca:	eb63 0301 	sbc.w	r3, r3, r1
 8004cce:	617b      	str	r3, [r7, #20]
 8004cd0:	f04f 0200 	mov.w	r2, #0
 8004cd4:	f04f 0300 	mov.w	r3, #0
 8004cd8:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8004cdc:	4659      	mov	r1, fp
 8004cde:	018b      	lsls	r3, r1, #6
 8004ce0:	4651      	mov	r1, sl
 8004ce2:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8004ce6:	4651      	mov	r1, sl
 8004ce8:	018a      	lsls	r2, r1, #6
 8004cea:	4651      	mov	r1, sl
 8004cec:	ebb2 0801 	subs.w	r8, r2, r1
 8004cf0:	4659      	mov	r1, fp
 8004cf2:	eb63 0901 	sbc.w	r9, r3, r1
 8004cf6:	f04f 0200 	mov.w	r2, #0
 8004cfa:	f04f 0300 	mov.w	r3, #0
 8004cfe:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8004d02:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8004d06:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8004d0a:	4690      	mov	r8, r2
 8004d0c:	4699      	mov	r9, r3
 8004d0e:	4623      	mov	r3, r4
 8004d10:	eb18 0303 	adds.w	r3, r8, r3
 8004d14:	60bb      	str	r3, [r7, #8]
 8004d16:	462b      	mov	r3, r5
 8004d18:	eb49 0303 	adc.w	r3, r9, r3
 8004d1c:	60fb      	str	r3, [r7, #12]
 8004d1e:	f04f 0200 	mov.w	r2, #0
 8004d22:	f04f 0300 	mov.w	r3, #0
 8004d26:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8004d2a:	4629      	mov	r1, r5
 8004d2c:	024b      	lsls	r3, r1, #9
 8004d2e:	4621      	mov	r1, r4
 8004d30:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8004d34:	4621      	mov	r1, r4
 8004d36:	024a      	lsls	r2, r1, #9
 8004d38:	4610      	mov	r0, r2
 8004d3a:	4619      	mov	r1, r3
 8004d3c:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8004d3e:	2200      	movs	r2, #0
 8004d40:	62bb      	str	r3, [r7, #40]	; 0x28
 8004d42:	62fa      	str	r2, [r7, #44]	; 0x2c
 8004d44:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8004d48:	f7fb ff9e 	bl	8000c88 <__aeabi_uldivmod>
 8004d4c:	4602      	mov	r2, r0
 8004d4e:	460b      	mov	r3, r1
 8004d50:	4613      	mov	r3, r2
 8004d52:	64fb      	str	r3, [r7, #76]	; 0x4c
 8004d54:	e058      	b.n	8004e08 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004d56:	4b38      	ldr	r3, [pc, #224]	; (8004e38 <HAL_RCC_GetSysClockFreq+0x200>)
 8004d58:	685b      	ldr	r3, [r3, #4]
 8004d5a:	099b      	lsrs	r3, r3, #6
 8004d5c:	2200      	movs	r2, #0
 8004d5e:	4618      	mov	r0, r3
 8004d60:	4611      	mov	r1, r2
 8004d62:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8004d66:	623b      	str	r3, [r7, #32]
 8004d68:	2300      	movs	r3, #0
 8004d6a:	627b      	str	r3, [r7, #36]	; 0x24
 8004d6c:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8004d70:	4642      	mov	r2, r8
 8004d72:	464b      	mov	r3, r9
 8004d74:	f04f 0000 	mov.w	r0, #0
 8004d78:	f04f 0100 	mov.w	r1, #0
 8004d7c:	0159      	lsls	r1, r3, #5
 8004d7e:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8004d82:	0150      	lsls	r0, r2, #5
 8004d84:	4602      	mov	r2, r0
 8004d86:	460b      	mov	r3, r1
 8004d88:	4641      	mov	r1, r8
 8004d8a:	ebb2 0a01 	subs.w	sl, r2, r1
 8004d8e:	4649      	mov	r1, r9
 8004d90:	eb63 0b01 	sbc.w	fp, r3, r1
 8004d94:	f04f 0200 	mov.w	r2, #0
 8004d98:	f04f 0300 	mov.w	r3, #0
 8004d9c:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8004da0:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8004da4:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8004da8:	ebb2 040a 	subs.w	r4, r2, sl
 8004dac:	eb63 050b 	sbc.w	r5, r3, fp
 8004db0:	f04f 0200 	mov.w	r2, #0
 8004db4:	f04f 0300 	mov.w	r3, #0
 8004db8:	00eb      	lsls	r3, r5, #3
 8004dba:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8004dbe:	00e2      	lsls	r2, r4, #3
 8004dc0:	4614      	mov	r4, r2
 8004dc2:	461d      	mov	r5, r3
 8004dc4:	4643      	mov	r3, r8
 8004dc6:	18e3      	adds	r3, r4, r3
 8004dc8:	603b      	str	r3, [r7, #0]
 8004dca:	464b      	mov	r3, r9
 8004dcc:	eb45 0303 	adc.w	r3, r5, r3
 8004dd0:	607b      	str	r3, [r7, #4]
 8004dd2:	f04f 0200 	mov.w	r2, #0
 8004dd6:	f04f 0300 	mov.w	r3, #0
 8004dda:	e9d7 4500 	ldrd	r4, r5, [r7]
 8004dde:	4629      	mov	r1, r5
 8004de0:	028b      	lsls	r3, r1, #10
 8004de2:	4621      	mov	r1, r4
 8004de4:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8004de8:	4621      	mov	r1, r4
 8004dea:	028a      	lsls	r2, r1, #10
 8004dec:	4610      	mov	r0, r2
 8004dee:	4619      	mov	r1, r3
 8004df0:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8004df2:	2200      	movs	r2, #0
 8004df4:	61bb      	str	r3, [r7, #24]
 8004df6:	61fa      	str	r2, [r7, #28]
 8004df8:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8004dfc:	f7fb ff44 	bl	8000c88 <__aeabi_uldivmod>
 8004e00:	4602      	mov	r2, r0
 8004e02:	460b      	mov	r3, r1
 8004e04:	4613      	mov	r3, r2
 8004e06:	64fb      	str	r3, [r7, #76]	; 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8004e08:	4b0b      	ldr	r3, [pc, #44]	; (8004e38 <HAL_RCC_GetSysClockFreq+0x200>)
 8004e0a:	685b      	ldr	r3, [r3, #4]
 8004e0c:	0c1b      	lsrs	r3, r3, #16
 8004e0e:	f003 0303 	and.w	r3, r3, #3
 8004e12:	3301      	adds	r3, #1
 8004e14:	005b      	lsls	r3, r3, #1
 8004e16:	643b      	str	r3, [r7, #64]	; 0x40

      sysclockfreq = pllvco/pllp;
 8004e18:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8004e1a:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8004e1c:	fbb2 f3f3 	udiv	r3, r2, r3
 8004e20:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8004e22:	e002      	b.n	8004e2a <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8004e24:	4b05      	ldr	r3, [pc, #20]	; (8004e3c <HAL_RCC_GetSysClockFreq+0x204>)
 8004e26:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8004e28:	bf00      	nop
    }
  }
  return sysclockfreq;
 8004e2a:	6cbb      	ldr	r3, [r7, #72]	; 0x48
}
 8004e2c:	4618      	mov	r0, r3
 8004e2e:	3750      	adds	r7, #80	; 0x50
 8004e30:	46bd      	mov	sp, r7
 8004e32:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8004e36:	bf00      	nop
 8004e38:	40023800 	.word	0x40023800
 8004e3c:	00f42400 	.word	0x00f42400
 8004e40:	007a1200 	.word	0x007a1200

08004e44 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004e44:	b480      	push	{r7}
 8004e46:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8004e48:	4b03      	ldr	r3, [pc, #12]	; (8004e58 <HAL_RCC_GetHCLKFreq+0x14>)
 8004e4a:	681b      	ldr	r3, [r3, #0]
}
 8004e4c:	4618      	mov	r0, r3
 8004e4e:	46bd      	mov	sp, r7
 8004e50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e54:	4770      	bx	lr
 8004e56:	bf00      	nop
 8004e58:	20000008 	.word	0x20000008

08004e5c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004e5c:	b580      	push	{r7, lr}
 8004e5e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8004e60:	f7ff fff0 	bl	8004e44 <HAL_RCC_GetHCLKFreq>
 8004e64:	4602      	mov	r2, r0
 8004e66:	4b05      	ldr	r3, [pc, #20]	; (8004e7c <HAL_RCC_GetPCLK1Freq+0x20>)
 8004e68:	689b      	ldr	r3, [r3, #8]
 8004e6a:	0a9b      	lsrs	r3, r3, #10
 8004e6c:	f003 0307 	and.w	r3, r3, #7
 8004e70:	4903      	ldr	r1, [pc, #12]	; (8004e80 <HAL_RCC_GetPCLK1Freq+0x24>)
 8004e72:	5ccb      	ldrb	r3, [r1, r3]
 8004e74:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004e78:	4618      	mov	r0, r3
 8004e7a:	bd80      	pop	{r7, pc}
 8004e7c:	40023800 	.word	0x40023800
 8004e80:	08013e8c 	.word	0x08013e8c

08004e84 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8004e84:	b580      	push	{r7, lr}
 8004e86:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8004e88:	f7ff ffdc 	bl	8004e44 <HAL_RCC_GetHCLKFreq>
 8004e8c:	4602      	mov	r2, r0
 8004e8e:	4b05      	ldr	r3, [pc, #20]	; (8004ea4 <HAL_RCC_GetPCLK2Freq+0x20>)
 8004e90:	689b      	ldr	r3, [r3, #8]
 8004e92:	0b5b      	lsrs	r3, r3, #13
 8004e94:	f003 0307 	and.w	r3, r3, #7
 8004e98:	4903      	ldr	r1, [pc, #12]	; (8004ea8 <HAL_RCC_GetPCLK2Freq+0x24>)
 8004e9a:	5ccb      	ldrb	r3, [r1, r3]
 8004e9c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004ea0:	4618      	mov	r0, r3
 8004ea2:	bd80      	pop	{r7, pc}
 8004ea4:	40023800 	.word	0x40023800
 8004ea8:	08013e8c 	.word	0x08013e8c

08004eac <HAL_SD_Init>:
            SD_HandleTypeDef and create the associated handle.
  * @param  hsd: Pointer to the SD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_Init(SD_HandleTypeDef *hsd)
{
 8004eac:	b580      	push	{r7, lr}
 8004eae:	b082      	sub	sp, #8
 8004eb0:	af00      	add	r7, sp, #0
 8004eb2:	6078      	str	r0, [r7, #4]
  /* Check the SD handle allocation */
  if(hsd == NULL)
 8004eb4:	687b      	ldr	r3, [r7, #4]
 8004eb6:	2b00      	cmp	r3, #0
 8004eb8:	d101      	bne.n	8004ebe <HAL_SD_Init+0x12>
  {
    return HAL_ERROR;
 8004eba:	2301      	movs	r3, #1
 8004ebc:	e022      	b.n	8004f04 <HAL_SD_Init+0x58>
  assert_param(IS_SDIO_CLOCK_POWER_SAVE(hsd->Init.ClockPowerSave));
  assert_param(IS_SDIO_BUS_WIDE(hsd->Init.BusWide));
  assert_param(IS_SDIO_HARDWARE_FLOW_CONTROL(hsd->Init.HardwareFlowControl));
  assert_param(IS_SDIO_CLKDIV(hsd->Init.ClockDiv));

  if(hsd->State == HAL_SD_STATE_RESET)
 8004ebe:	687b      	ldr	r3, [r7, #4]
 8004ec0:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8004ec4:	b2db      	uxtb	r3, r3
 8004ec6:	2b00      	cmp	r3, #0
 8004ec8:	d105      	bne.n	8004ed6 <HAL_SD_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    hsd->Lock = HAL_UNLOCKED;
 8004eca:	687b      	ldr	r3, [r7, #4]
 8004ecc:	2200      	movs	r2, #0
 8004ece:	771a      	strb	r2, [r3, #28]

    /* Init the low level hardware */
    hsd->MspInitCallback(hsd);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_SD_MspInit(hsd);
 8004ed0:	6878      	ldr	r0, [r7, #4]
 8004ed2:	f7fc fe2f 	bl	8001b34 <HAL_SD_MspInit>
#endif /* USE_HAL_SD_REGISTER_CALLBACKS */
  }

  hsd->State = HAL_SD_STATE_BUSY;
 8004ed6:	687b      	ldr	r3, [r7, #4]
 8004ed8:	2203      	movs	r2, #3
 8004eda:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  /* Initialize the Card parameters */
  if (HAL_SD_InitCard(hsd) != HAL_OK)
 8004ede:	6878      	ldr	r0, [r7, #4]
 8004ee0:	f000 f814 	bl	8004f0c <HAL_SD_InitCard>
 8004ee4:	4603      	mov	r3, r0
 8004ee6:	2b00      	cmp	r3, #0
 8004ee8:	d001      	beq.n	8004eee <HAL_SD_Init+0x42>
  {
    return HAL_ERROR;
 8004eea:	2301      	movs	r3, #1
 8004eec:	e00a      	b.n	8004f04 <HAL_SD_Init+0x58>
  }

  /* Initialize the error code */
  hsd->ErrorCode = HAL_SD_ERROR_NONE;
 8004eee:	687b      	ldr	r3, [r7, #4]
 8004ef0:	2200      	movs	r2, #0
 8004ef2:	639a      	str	r2, [r3, #56]	; 0x38

  /* Initialize the SD operation */
  hsd->Context = SD_CONTEXT_NONE;
 8004ef4:	687b      	ldr	r3, [r7, #4]
 8004ef6:	2200      	movs	r2, #0
 8004ef8:	631a      	str	r2, [r3, #48]	; 0x30

  /* Initialize the SD state */
  hsd->State = HAL_SD_STATE_READY;
 8004efa:	687b      	ldr	r3, [r7, #4]
 8004efc:	2201      	movs	r2, #1
 8004efe:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  return HAL_OK;
 8004f02:	2300      	movs	r3, #0
}
 8004f04:	4618      	mov	r0, r3
 8004f06:	3708      	adds	r7, #8
 8004f08:	46bd      	mov	sp, r7
 8004f0a:	bd80      	pop	{r7, pc}

08004f0c <HAL_SD_InitCard>:
  * @note   This function initializes the SD card. It could be used when a card
            re-initialization is needed.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_InitCard(SD_HandleTypeDef *hsd)
{
 8004f0c:	b5b0      	push	{r4, r5, r7, lr}
 8004f0e:	b08e      	sub	sp, #56	; 0x38
 8004f10:	af04      	add	r7, sp, #16
 8004f12:	6078      	str	r0, [r7, #4]
  uint32_t errorstate;
  HAL_StatusTypeDef status;
  SD_InitTypeDef Init;
  
  /* Default SDIO peripheral configuration for SD card initialization */
  Init.ClockEdge           = SDIO_CLOCK_EDGE_RISING;
 8004f14:	2300      	movs	r3, #0
 8004f16:	60bb      	str	r3, [r7, #8]
  Init.ClockBypass         = SDIO_CLOCK_BYPASS_DISABLE;
 8004f18:	2300      	movs	r3, #0
 8004f1a:	60fb      	str	r3, [r7, #12]
  Init.ClockPowerSave      = SDIO_CLOCK_POWER_SAVE_DISABLE;
 8004f1c:	2300      	movs	r3, #0
 8004f1e:	613b      	str	r3, [r7, #16]
  Init.BusWide             = SDIO_BUS_WIDE_1B;
 8004f20:	2300      	movs	r3, #0
 8004f22:	617b      	str	r3, [r7, #20]
  Init.HardwareFlowControl = SDIO_HARDWARE_FLOW_CONTROL_DISABLE;
 8004f24:	2300      	movs	r3, #0
 8004f26:	61bb      	str	r3, [r7, #24]
  Init.ClockDiv            = SDIO_INIT_CLK_DIV;
 8004f28:	2376      	movs	r3, #118	; 0x76
 8004f2a:	61fb      	str	r3, [r7, #28]

  /* Initialize SDIO peripheral interface with default configuration */
  status = SDIO_Init(hsd->Instance, Init);
 8004f2c:	687b      	ldr	r3, [r7, #4]
 8004f2e:	681d      	ldr	r5, [r3, #0]
 8004f30:	466c      	mov	r4, sp
 8004f32:	f107 0314 	add.w	r3, r7, #20
 8004f36:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 8004f3a:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 8004f3e:	f107 0308 	add.w	r3, r7, #8
 8004f42:	cb0e      	ldmia	r3, {r1, r2, r3}
 8004f44:	4628      	mov	r0, r5
 8004f46:	f004 f94f 	bl	80091e8 <SDIO_Init>
 8004f4a:	4603      	mov	r3, r0
 8004f4c:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  if(status != HAL_OK)
 8004f50:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8004f54:	2b00      	cmp	r3, #0
 8004f56:	d001      	beq.n	8004f5c <HAL_SD_InitCard+0x50>
  {
    return HAL_ERROR;
 8004f58:	2301      	movs	r3, #1
 8004f5a:	e04f      	b.n	8004ffc <HAL_SD_InitCard+0xf0>
  }

  /* Disable SDIO Clock */
  __HAL_SD_DISABLE(hsd);
 8004f5c:	4b29      	ldr	r3, [pc, #164]	; (8005004 <HAL_SD_InitCard+0xf8>)
 8004f5e:	2200      	movs	r2, #0
 8004f60:	601a      	str	r2, [r3, #0]

  /* Set Power State to ON */
  (void)SDIO_PowerState_ON(hsd->Instance);
 8004f62:	687b      	ldr	r3, [r7, #4]
 8004f64:	681b      	ldr	r3, [r3, #0]
 8004f66:	4618      	mov	r0, r3
 8004f68:	f004 f987 	bl	800927a <SDIO_PowerState_ON>

  /* Enable SDIO Clock */
  __HAL_SD_ENABLE(hsd);
 8004f6c:	4b25      	ldr	r3, [pc, #148]	; (8005004 <HAL_SD_InitCard+0xf8>)
 8004f6e:	2201      	movs	r2, #1
 8004f70:	601a      	str	r2, [r3, #0]

  /* Required power up waiting time before starting the SD initialization  sequence */
  HAL_Delay(2);
 8004f72:	2002      	movs	r0, #2
 8004f74:	f7fd fff4 	bl	8002f60 <HAL_Delay>

  /* Identify card operating voltage */
  errorstate = SD_PowerON(hsd);
 8004f78:	6878      	ldr	r0, [r7, #4]
 8004f7a:	f001 f805 	bl	8005f88 <SD_PowerON>
 8004f7e:	6238      	str	r0, [r7, #32]
  if(errorstate != HAL_SD_ERROR_NONE)
 8004f80:	6a3b      	ldr	r3, [r7, #32]
 8004f82:	2b00      	cmp	r3, #0
 8004f84:	d00b      	beq.n	8004f9e <HAL_SD_InitCard+0x92>
  {
    hsd->State = HAL_SD_STATE_READY;
 8004f86:	687b      	ldr	r3, [r7, #4]
 8004f88:	2201      	movs	r2, #1
 8004f8a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    hsd->ErrorCode |= errorstate;
 8004f8e:	687b      	ldr	r3, [r7, #4]
 8004f90:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8004f92:	6a3b      	ldr	r3, [r7, #32]
 8004f94:	431a      	orrs	r2, r3
 8004f96:	687b      	ldr	r3, [r7, #4]
 8004f98:	639a      	str	r2, [r3, #56]	; 0x38
    return HAL_ERROR;
 8004f9a:	2301      	movs	r3, #1
 8004f9c:	e02e      	b.n	8004ffc <HAL_SD_InitCard+0xf0>
  }

  /* Card initialization */
  errorstate = SD_InitCard(hsd);
 8004f9e:	6878      	ldr	r0, [r7, #4]
 8004fa0:	f000 ff24 	bl	8005dec <SD_InitCard>
 8004fa4:	6238      	str	r0, [r7, #32]
  if(errorstate != HAL_SD_ERROR_NONE)
 8004fa6:	6a3b      	ldr	r3, [r7, #32]
 8004fa8:	2b00      	cmp	r3, #0
 8004faa:	d00b      	beq.n	8004fc4 <HAL_SD_InitCard+0xb8>
  {
    hsd->State = HAL_SD_STATE_READY;
 8004fac:	687b      	ldr	r3, [r7, #4]
 8004fae:	2201      	movs	r2, #1
 8004fb0:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    hsd->ErrorCode |= errorstate;
 8004fb4:	687b      	ldr	r3, [r7, #4]
 8004fb6:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8004fb8:	6a3b      	ldr	r3, [r7, #32]
 8004fba:	431a      	orrs	r2, r3
 8004fbc:	687b      	ldr	r3, [r7, #4]
 8004fbe:	639a      	str	r2, [r3, #56]	; 0x38
    return HAL_ERROR;
 8004fc0:	2301      	movs	r3, #1
 8004fc2:	e01b      	b.n	8004ffc <HAL_SD_InitCard+0xf0>
  }

  /* Set Block Size for Card */
  errorstate = SDMMC_CmdBlockLength(hsd->Instance, BLOCKSIZE);
 8004fc4:	687b      	ldr	r3, [r7, #4]
 8004fc6:	681b      	ldr	r3, [r3, #0]
 8004fc8:	f44f 7100 	mov.w	r1, #512	; 0x200
 8004fcc:	4618      	mov	r0, r3
 8004fce:	f004 f9e6 	bl	800939e <SDMMC_CmdBlockLength>
 8004fd2:	6238      	str	r0, [r7, #32]
  if(errorstate != HAL_SD_ERROR_NONE)
 8004fd4:	6a3b      	ldr	r3, [r7, #32]
 8004fd6:	2b00      	cmp	r3, #0
 8004fd8:	d00f      	beq.n	8004ffa <HAL_SD_InitCard+0xee>
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8004fda:	687b      	ldr	r3, [r7, #4]
 8004fdc:	681b      	ldr	r3, [r3, #0]
 8004fde:	4a0a      	ldr	r2, [pc, #40]	; (8005008 <HAL_SD_InitCard+0xfc>)
 8004fe0:	639a      	str	r2, [r3, #56]	; 0x38
    hsd->ErrorCode |= errorstate;
 8004fe2:	687b      	ldr	r3, [r7, #4]
 8004fe4:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8004fe6:	6a3b      	ldr	r3, [r7, #32]
 8004fe8:	431a      	orrs	r2, r3
 8004fea:	687b      	ldr	r3, [r7, #4]
 8004fec:	639a      	str	r2, [r3, #56]	; 0x38
    hsd->State = HAL_SD_STATE_READY;
 8004fee:	687b      	ldr	r3, [r7, #4]
 8004ff0:	2201      	movs	r2, #1
 8004ff2:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    return HAL_ERROR;
 8004ff6:	2301      	movs	r3, #1
 8004ff8:	e000      	b.n	8004ffc <HAL_SD_InitCard+0xf0>
  }

  return HAL_OK;
 8004ffa:	2300      	movs	r3, #0
}
 8004ffc:	4618      	mov	r0, r3
 8004ffe:	3728      	adds	r7, #40	; 0x28
 8005000:	46bd      	mov	sp, r7
 8005002:	bdb0      	pop	{r4, r5, r7, pc}
 8005004:	422580a0 	.word	0x422580a0
 8005008:	004005ff 	.word	0x004005ff

0800500c <HAL_SD_ReadBlocks_DMA>:
  * @param  BlockAdd: Block Address from where data is to be read
  * @param  NumberOfBlocks: Number of blocks to read.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_ReadBlocks_DMA(SD_HandleTypeDef *hsd, uint8_t *pData, uint32_t BlockAdd, uint32_t NumberOfBlocks)
{
 800500c:	b580      	push	{r7, lr}
 800500e:	b08c      	sub	sp, #48	; 0x30
 8005010:	af00      	add	r7, sp, #0
 8005012:	60f8      	str	r0, [r7, #12]
 8005014:	60b9      	str	r1, [r7, #8]
 8005016:	607a      	str	r2, [r7, #4]
 8005018:	603b      	str	r3, [r7, #0]
  SDIO_DataInitTypeDef config;
  uint32_t errorstate;
  uint32_t add = BlockAdd;
 800501a:	687b      	ldr	r3, [r7, #4]
 800501c:	62bb      	str	r3, [r7, #40]	; 0x28

  if(NULL == pData)
 800501e:	68bb      	ldr	r3, [r7, #8]
 8005020:	2b00      	cmp	r3, #0
 8005022:	d107      	bne.n	8005034 <HAL_SD_ReadBlocks_DMA+0x28>
  {
    hsd->ErrorCode |= HAL_SD_ERROR_PARAM;
 8005024:	68fb      	ldr	r3, [r7, #12]
 8005026:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005028:	f043 6200 	orr.w	r2, r3, #134217728	; 0x8000000
 800502c:	68fb      	ldr	r3, [r7, #12]
 800502e:	639a      	str	r2, [r3, #56]	; 0x38
    return HAL_ERROR;
 8005030:	2301      	movs	r3, #1
 8005032:	e0c0      	b.n	80051b6 <HAL_SD_ReadBlocks_DMA+0x1aa>
  }

  if(hsd->State == HAL_SD_STATE_READY)
 8005034:	68fb      	ldr	r3, [r7, #12]
 8005036:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 800503a:	b2db      	uxtb	r3, r3
 800503c:	2b01      	cmp	r3, #1
 800503e:	f040 80b9 	bne.w	80051b4 <HAL_SD_ReadBlocks_DMA+0x1a8>
  {
    hsd->ErrorCode = HAL_SD_ERROR_NONE;
 8005042:	68fb      	ldr	r3, [r7, #12]
 8005044:	2200      	movs	r2, #0
 8005046:	639a      	str	r2, [r3, #56]	; 0x38

    if((add + NumberOfBlocks) > (hsd->SdCard.LogBlockNbr))
 8005048:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800504a:	683b      	ldr	r3, [r7, #0]
 800504c:	441a      	add	r2, r3
 800504e:	68fb      	ldr	r3, [r7, #12]
 8005050:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005052:	429a      	cmp	r2, r3
 8005054:	d907      	bls.n	8005066 <HAL_SD_ReadBlocks_DMA+0x5a>
    {
      hsd->ErrorCode |= HAL_SD_ERROR_ADDR_OUT_OF_RANGE;
 8005056:	68fb      	ldr	r3, [r7, #12]
 8005058:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800505a:	f043 7200 	orr.w	r2, r3, #33554432	; 0x2000000
 800505e:	68fb      	ldr	r3, [r7, #12]
 8005060:	639a      	str	r2, [r3, #56]	; 0x38
      return HAL_ERROR;
 8005062:	2301      	movs	r3, #1
 8005064:	e0a7      	b.n	80051b6 <HAL_SD_ReadBlocks_DMA+0x1aa>
    }

    hsd->State = HAL_SD_STATE_BUSY;
 8005066:	68fb      	ldr	r3, [r7, #12]
 8005068:	2203      	movs	r2, #3
 800506a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    /* Initialize data control register */
    hsd->Instance->DCTRL = 0U;
 800506e:	68fb      	ldr	r3, [r7, #12]
 8005070:	681b      	ldr	r3, [r3, #0]
 8005072:	2200      	movs	r2, #0
 8005074:	62da      	str	r2, [r3, #44]	; 0x2c

#if defined(SDIO_STA_STBITERR)
    __HAL_SD_ENABLE_IT(hsd, (SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT | SDIO_IT_RXOVERR | SDIO_IT_DATAEND | SDIO_IT_STBITERR));
 8005076:	68fb      	ldr	r3, [r7, #12]
 8005078:	681b      	ldr	r3, [r3, #0]
 800507a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800507c:	68fa      	ldr	r2, [r7, #12]
 800507e:	6812      	ldr	r2, [r2, #0]
 8005080:	f443 734a 	orr.w	r3, r3, #808	; 0x328
 8005084:	f043 0302 	orr.w	r3, r3, #2
 8005088:	63d3      	str	r3, [r2, #60]	; 0x3c
#else /* SDIO_STA_STBITERR not defined */
    __HAL_SD_ENABLE_IT(hsd, (SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT | SDIO_IT_RXOVERR | SDIO_IT_DATAEND));
#endif /* SDIO_STA_STBITERR */

    /* Set the DMA transfer complete callback */
    hsd->hdmarx->XferCpltCallback = SD_DMAReceiveCplt;
 800508a:	68fb      	ldr	r3, [r7, #12]
 800508c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800508e:	4a4c      	ldr	r2, [pc, #304]	; (80051c0 <HAL_SD_ReadBlocks_DMA+0x1b4>)
 8005090:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Set the DMA error callback */
    hsd->hdmarx->XferErrorCallback = SD_DMAError;
 8005092:	68fb      	ldr	r3, [r7, #12]
 8005094:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005096:	4a4b      	ldr	r2, [pc, #300]	; (80051c4 <HAL_SD_ReadBlocks_DMA+0x1b8>)
 8005098:	64da      	str	r2, [r3, #76]	; 0x4c

    /* Set the DMA Abort callback */
    hsd->hdmarx->XferAbortCallback = NULL;
 800509a:	68fb      	ldr	r3, [r7, #12]
 800509c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800509e:	2200      	movs	r2, #0
 80050a0:	651a      	str	r2, [r3, #80]	; 0x50

    /* Force DMA Direction */
    hsd->hdmarx->Init.Direction = DMA_PERIPH_TO_MEMORY;
 80050a2:	68fb      	ldr	r3, [r7, #12]
 80050a4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80050a6:	2200      	movs	r2, #0
 80050a8:	609a      	str	r2, [r3, #8]
    MODIFY_REG(hsd->hdmarx->Instance->CR, DMA_SxCR_DIR, hsd->hdmarx->Init.Direction);
 80050aa:	68fb      	ldr	r3, [r7, #12]
 80050ac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80050ae:	681b      	ldr	r3, [r3, #0]
 80050b0:	681b      	ldr	r3, [r3, #0]
 80050b2:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 80050b6:	68fb      	ldr	r3, [r7, #12]
 80050b8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80050ba:	689a      	ldr	r2, [r3, #8]
 80050bc:	68fb      	ldr	r3, [r7, #12]
 80050be:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80050c0:	681b      	ldr	r3, [r3, #0]
 80050c2:	430a      	orrs	r2, r1
 80050c4:	601a      	str	r2, [r3, #0]

    /* Enable the DMA Channel */
    if(HAL_DMA_Start_IT(hsd->hdmarx, (uint32_t)&hsd->Instance->FIFO, (uint32_t)pData, (uint32_t)(BLOCKSIZE * NumberOfBlocks)/4U) != HAL_OK)
 80050c6:	68fb      	ldr	r3, [r7, #12]
 80050c8:	6c18      	ldr	r0, [r3, #64]	; 0x40
 80050ca:	68fb      	ldr	r3, [r7, #12]
 80050cc:	681b      	ldr	r3, [r3, #0]
 80050ce:	3380      	adds	r3, #128	; 0x80
 80050d0:	4619      	mov	r1, r3
 80050d2:	68ba      	ldr	r2, [r7, #8]
 80050d4:	683b      	ldr	r3, [r7, #0]
 80050d6:	025b      	lsls	r3, r3, #9
 80050d8:	089b      	lsrs	r3, r3, #2
 80050da:	f7fe fcf1 	bl	8003ac0 <HAL_DMA_Start_IT>
 80050de:	4603      	mov	r3, r0
 80050e0:	2b00      	cmp	r3, #0
 80050e2:	d017      	beq.n	8005114 <HAL_SD_ReadBlocks_DMA+0x108>
    {
      __HAL_SD_DISABLE_IT(hsd, (SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT | SDIO_IT_RXOVERR | SDIO_IT_DATAEND));
 80050e4:	68fb      	ldr	r3, [r7, #12]
 80050e6:	681b      	ldr	r3, [r3, #0]
 80050e8:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80050ea:	68fb      	ldr	r3, [r7, #12]
 80050ec:	681b      	ldr	r3, [r3, #0]
 80050ee:	f422 7295 	bic.w	r2, r2, #298	; 0x12a
 80050f2:	63da      	str	r2, [r3, #60]	; 0x3c
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 80050f4:	68fb      	ldr	r3, [r7, #12]
 80050f6:	681b      	ldr	r3, [r3, #0]
 80050f8:	4a33      	ldr	r2, [pc, #204]	; (80051c8 <HAL_SD_ReadBlocks_DMA+0x1bc>)
 80050fa:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_DMA;
 80050fc:	68fb      	ldr	r3, [r7, #12]
 80050fe:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005100:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
 8005104:	68fb      	ldr	r3, [r7, #12]
 8005106:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 8005108:	68fb      	ldr	r3, [r7, #12]
 800510a:	2201      	movs	r2, #1
 800510c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      return HAL_ERROR;
 8005110:	2301      	movs	r3, #1
 8005112:	e050      	b.n	80051b6 <HAL_SD_ReadBlocks_DMA+0x1aa>
    }
    else
    {
      /* Enable SD DMA transfer */
      __HAL_SD_DMA_ENABLE(hsd);
 8005114:	4b2d      	ldr	r3, [pc, #180]	; (80051cc <HAL_SD_ReadBlocks_DMA+0x1c0>)
 8005116:	2201      	movs	r2, #1
 8005118:	601a      	str	r2, [r3, #0]

      if(hsd->SdCard.CardType != CARD_SDHC_SDXC)
 800511a:	68fb      	ldr	r3, [r7, #12]
 800511c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800511e:	2b01      	cmp	r3, #1
 8005120:	d002      	beq.n	8005128 <HAL_SD_ReadBlocks_DMA+0x11c>
      {
        add *= 512U;
 8005122:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005124:	025b      	lsls	r3, r3, #9
 8005126:	62bb      	str	r3, [r7, #40]	; 0x28
      }

      /* Configure the SD DPSM (Data Path State Machine) */
      config.DataTimeOut   = SDMMC_DATATIMEOUT;
 8005128:	f04f 33ff 	mov.w	r3, #4294967295
 800512c:	613b      	str	r3, [r7, #16]
      config.DataLength    = BLOCKSIZE * NumberOfBlocks;
 800512e:	683b      	ldr	r3, [r7, #0]
 8005130:	025b      	lsls	r3, r3, #9
 8005132:	617b      	str	r3, [r7, #20]
      config.DataBlockSize = SDIO_DATABLOCK_SIZE_512B;
 8005134:	2390      	movs	r3, #144	; 0x90
 8005136:	61bb      	str	r3, [r7, #24]
      config.TransferDir   = SDIO_TRANSFER_DIR_TO_SDIO;
 8005138:	2302      	movs	r3, #2
 800513a:	61fb      	str	r3, [r7, #28]
      config.TransferMode  = SDIO_TRANSFER_MODE_BLOCK;
 800513c:	2300      	movs	r3, #0
 800513e:	623b      	str	r3, [r7, #32]
      config.DPSM          = SDIO_DPSM_ENABLE;
 8005140:	2301      	movs	r3, #1
 8005142:	627b      	str	r3, [r7, #36]	; 0x24
      (void)SDIO_ConfigData(hsd->Instance, &config);
 8005144:	68fb      	ldr	r3, [r7, #12]
 8005146:	681b      	ldr	r3, [r3, #0]
 8005148:	f107 0210 	add.w	r2, r7, #16
 800514c:	4611      	mov	r1, r2
 800514e:	4618      	mov	r0, r3
 8005150:	f004 f8f9 	bl	8009346 <SDIO_ConfigData>

      /* Read Blocks in DMA mode */
      if(NumberOfBlocks > 1U)
 8005154:	683b      	ldr	r3, [r7, #0]
 8005156:	2b01      	cmp	r3, #1
 8005158:	d90a      	bls.n	8005170 <HAL_SD_ReadBlocks_DMA+0x164>
      {
        hsd->Context = (SD_CONTEXT_READ_MULTIPLE_BLOCK | SD_CONTEXT_DMA);
 800515a:	68fb      	ldr	r3, [r7, #12]
 800515c:	2282      	movs	r2, #130	; 0x82
 800515e:	631a      	str	r2, [r3, #48]	; 0x30

        /* Read Multi Block command */
        errorstate = SDMMC_CmdReadMultiBlock(hsd->Instance, add);
 8005160:	68fb      	ldr	r3, [r7, #12]
 8005162:	681b      	ldr	r3, [r3, #0]
 8005164:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8005166:	4618      	mov	r0, r3
 8005168:	f004 f95d 	bl	8009426 <SDMMC_CmdReadMultiBlock>
 800516c:	62f8      	str	r0, [r7, #44]	; 0x2c
 800516e:	e009      	b.n	8005184 <HAL_SD_ReadBlocks_DMA+0x178>
      }
      else
      {
        hsd->Context = (SD_CONTEXT_READ_SINGLE_BLOCK | SD_CONTEXT_DMA);
 8005170:	68fb      	ldr	r3, [r7, #12]
 8005172:	2281      	movs	r2, #129	; 0x81
 8005174:	631a      	str	r2, [r3, #48]	; 0x30

        /* Read Single Block command */
        errorstate = SDMMC_CmdReadSingleBlock(hsd->Instance, add);
 8005176:	68fb      	ldr	r3, [r7, #12]
 8005178:	681b      	ldr	r3, [r3, #0]
 800517a:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800517c:	4618      	mov	r0, r3
 800517e:	f004 f930 	bl	80093e2 <SDMMC_CmdReadSingleBlock>
 8005182:	62f8      	str	r0, [r7, #44]	; 0x2c
      }
      if(errorstate != HAL_SD_ERROR_NONE)
 8005184:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005186:	2b00      	cmp	r3, #0
 8005188:	d012      	beq.n	80051b0 <HAL_SD_ReadBlocks_DMA+0x1a4>
      {
        /* Clear all the static flags */
        __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 800518a:	68fb      	ldr	r3, [r7, #12]
 800518c:	681b      	ldr	r3, [r3, #0]
 800518e:	4a0e      	ldr	r2, [pc, #56]	; (80051c8 <HAL_SD_ReadBlocks_DMA+0x1bc>)
 8005190:	639a      	str	r2, [r3, #56]	; 0x38
        hsd->ErrorCode |= errorstate;
 8005192:	68fb      	ldr	r3, [r7, #12]
 8005194:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8005196:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005198:	431a      	orrs	r2, r3
 800519a:	68fb      	ldr	r3, [r7, #12]
 800519c:	639a      	str	r2, [r3, #56]	; 0x38
        hsd->State = HAL_SD_STATE_READY;
 800519e:	68fb      	ldr	r3, [r7, #12]
 80051a0:	2201      	movs	r2, #1
 80051a2:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        hsd->Context = SD_CONTEXT_NONE;
 80051a6:	68fb      	ldr	r3, [r7, #12]
 80051a8:	2200      	movs	r2, #0
 80051aa:	631a      	str	r2, [r3, #48]	; 0x30
        return HAL_ERROR;
 80051ac:	2301      	movs	r3, #1
 80051ae:	e002      	b.n	80051b6 <HAL_SD_ReadBlocks_DMA+0x1aa>
      }

      return HAL_OK;
 80051b0:	2300      	movs	r3, #0
 80051b2:	e000      	b.n	80051b6 <HAL_SD_ReadBlocks_DMA+0x1aa>
    }
  }
  else
  {
    return HAL_BUSY;
 80051b4:	2302      	movs	r3, #2
  }
}
 80051b6:	4618      	mov	r0, r3
 80051b8:	3730      	adds	r7, #48	; 0x30
 80051ba:	46bd      	mov	sp, r7
 80051bc:	bd80      	pop	{r7, pc}
 80051be:	bf00      	nop
 80051c0:	08005bfb 	.word	0x08005bfb
 80051c4:	08005c6d 	.word	0x08005c6d
 80051c8:	004005ff 	.word	0x004005ff
 80051cc:	4225858c 	.word	0x4225858c

080051d0 <HAL_SD_WriteBlocks_DMA>:
  * @param  BlockAdd: Block Address where data will be written
  * @param  NumberOfBlocks: Number of blocks to write
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_WriteBlocks_DMA(SD_HandleTypeDef *hsd, uint8_t *pData, uint32_t BlockAdd, uint32_t NumberOfBlocks)
{
 80051d0:	b580      	push	{r7, lr}
 80051d2:	b08c      	sub	sp, #48	; 0x30
 80051d4:	af00      	add	r7, sp, #0
 80051d6:	60f8      	str	r0, [r7, #12]
 80051d8:	60b9      	str	r1, [r7, #8]
 80051da:	607a      	str	r2, [r7, #4]
 80051dc:	603b      	str	r3, [r7, #0]
  SDIO_DataInitTypeDef config;
  uint32_t errorstate;
  uint32_t add = BlockAdd;
 80051de:	687b      	ldr	r3, [r7, #4]
 80051e0:	62bb      	str	r3, [r7, #40]	; 0x28

  if(NULL == pData)
 80051e2:	68bb      	ldr	r3, [r7, #8]
 80051e4:	2b00      	cmp	r3, #0
 80051e6:	d107      	bne.n	80051f8 <HAL_SD_WriteBlocks_DMA+0x28>
  {
    hsd->ErrorCode |= HAL_SD_ERROR_PARAM;
 80051e8:	68fb      	ldr	r3, [r7, #12]
 80051ea:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80051ec:	f043 6200 	orr.w	r2, r3, #134217728	; 0x8000000
 80051f0:	68fb      	ldr	r3, [r7, #12]
 80051f2:	639a      	str	r2, [r3, #56]	; 0x38
    return HAL_ERROR;
 80051f4:	2301      	movs	r3, #1
 80051f6:	e0c5      	b.n	8005384 <HAL_SD_WriteBlocks_DMA+0x1b4>
  }

  if(hsd->State == HAL_SD_STATE_READY)
 80051f8:	68fb      	ldr	r3, [r7, #12]
 80051fa:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 80051fe:	b2db      	uxtb	r3, r3
 8005200:	2b01      	cmp	r3, #1
 8005202:	f040 80be 	bne.w	8005382 <HAL_SD_WriteBlocks_DMA+0x1b2>
  {
    hsd->ErrorCode = HAL_SD_ERROR_NONE;
 8005206:	68fb      	ldr	r3, [r7, #12]
 8005208:	2200      	movs	r2, #0
 800520a:	639a      	str	r2, [r3, #56]	; 0x38

    if((add + NumberOfBlocks) > (hsd->SdCard.LogBlockNbr))
 800520c:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800520e:	683b      	ldr	r3, [r7, #0]
 8005210:	441a      	add	r2, r3
 8005212:	68fb      	ldr	r3, [r7, #12]
 8005214:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005216:	429a      	cmp	r2, r3
 8005218:	d907      	bls.n	800522a <HAL_SD_WriteBlocks_DMA+0x5a>
    {
      hsd->ErrorCode |= HAL_SD_ERROR_ADDR_OUT_OF_RANGE;
 800521a:	68fb      	ldr	r3, [r7, #12]
 800521c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800521e:	f043 7200 	orr.w	r2, r3, #33554432	; 0x2000000
 8005222:	68fb      	ldr	r3, [r7, #12]
 8005224:	639a      	str	r2, [r3, #56]	; 0x38
      return HAL_ERROR;
 8005226:	2301      	movs	r3, #1
 8005228:	e0ac      	b.n	8005384 <HAL_SD_WriteBlocks_DMA+0x1b4>
    }

    hsd->State = HAL_SD_STATE_BUSY;
 800522a:	68fb      	ldr	r3, [r7, #12]
 800522c:	2203      	movs	r2, #3
 800522e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    /* Initialize data control register */
    hsd->Instance->DCTRL = 0U;
 8005232:	68fb      	ldr	r3, [r7, #12]
 8005234:	681b      	ldr	r3, [r3, #0]
 8005236:	2200      	movs	r2, #0
 8005238:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Enable SD Error interrupts */
#if defined(SDIO_STA_STBITERR)
    __HAL_SD_ENABLE_IT(hsd, (SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT | SDIO_IT_TXUNDERR | SDIO_IT_STBITERR));
 800523a:	68fb      	ldr	r3, [r7, #12]
 800523c:	681b      	ldr	r3, [r3, #0]
 800523e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005240:	68fa      	ldr	r2, [r7, #12]
 8005242:	6812      	ldr	r2, [r2, #0]
 8005244:	f443 7306 	orr.w	r3, r3, #536	; 0x218
 8005248:	f043 0302 	orr.w	r3, r3, #2
 800524c:	63d3      	str	r3, [r2, #60]	; 0x3c
#else /* SDIO_STA_STBITERR not defined */
    __HAL_SD_ENABLE_IT(hsd, (SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT | SDIO_IT_TXUNDERR));   
#endif /* SDIO_STA_STBITERR */

    /* Set the DMA transfer complete callback */
    hsd->hdmatx->XferCpltCallback = SD_DMATransmitCplt;
 800524e:	68fb      	ldr	r3, [r7, #12]
 8005250:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005252:	4a4e      	ldr	r2, [pc, #312]	; (800538c <HAL_SD_WriteBlocks_DMA+0x1bc>)
 8005254:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Set the DMA error callback */
    hsd->hdmatx->XferErrorCallback = SD_DMAError;
 8005256:	68fb      	ldr	r3, [r7, #12]
 8005258:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800525a:	4a4d      	ldr	r2, [pc, #308]	; (8005390 <HAL_SD_WriteBlocks_DMA+0x1c0>)
 800525c:	64da      	str	r2, [r3, #76]	; 0x4c

    /* Set the DMA Abort callback */
    hsd->hdmatx->XferAbortCallback = NULL;
 800525e:	68fb      	ldr	r3, [r7, #12]
 8005260:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005262:	2200      	movs	r2, #0
 8005264:	651a      	str	r2, [r3, #80]	; 0x50

    if(hsd->SdCard.CardType != CARD_SDHC_SDXC)
 8005266:	68fb      	ldr	r3, [r7, #12]
 8005268:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800526a:	2b01      	cmp	r3, #1
 800526c:	d002      	beq.n	8005274 <HAL_SD_WriteBlocks_DMA+0xa4>
    {
      add *= 512U;
 800526e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005270:	025b      	lsls	r3, r3, #9
 8005272:	62bb      	str	r3, [r7, #40]	; 0x28
    }

    /* Write Blocks in Polling mode */
    if(NumberOfBlocks > 1U)
 8005274:	683b      	ldr	r3, [r7, #0]
 8005276:	2b01      	cmp	r3, #1
 8005278:	d90a      	bls.n	8005290 <HAL_SD_WriteBlocks_DMA+0xc0>
    {
      hsd->Context = (SD_CONTEXT_WRITE_MULTIPLE_BLOCK | SD_CONTEXT_DMA);
 800527a:	68fb      	ldr	r3, [r7, #12]
 800527c:	22a0      	movs	r2, #160	; 0xa0
 800527e:	631a      	str	r2, [r3, #48]	; 0x30

      /* Write Multi Block command */
      errorstate = SDMMC_CmdWriteMultiBlock(hsd->Instance, add);
 8005280:	68fb      	ldr	r3, [r7, #12]
 8005282:	681b      	ldr	r3, [r3, #0]
 8005284:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8005286:	4618      	mov	r0, r3
 8005288:	f004 f911 	bl	80094ae <SDMMC_CmdWriteMultiBlock>
 800528c:	62f8      	str	r0, [r7, #44]	; 0x2c
 800528e:	e009      	b.n	80052a4 <HAL_SD_WriteBlocks_DMA+0xd4>
    }
    else
    {
      hsd->Context = (SD_CONTEXT_WRITE_SINGLE_BLOCK | SD_CONTEXT_DMA);
 8005290:	68fb      	ldr	r3, [r7, #12]
 8005292:	2290      	movs	r2, #144	; 0x90
 8005294:	631a      	str	r2, [r3, #48]	; 0x30

      /* Write Single Block command */
      errorstate = SDMMC_CmdWriteSingleBlock(hsd->Instance, add);
 8005296:	68fb      	ldr	r3, [r7, #12]
 8005298:	681b      	ldr	r3, [r3, #0]
 800529a:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800529c:	4618      	mov	r0, r3
 800529e:	f004 f8e4 	bl	800946a <SDMMC_CmdWriteSingleBlock>
 80052a2:	62f8      	str	r0, [r7, #44]	; 0x2c
    }
    if(errorstate != HAL_SD_ERROR_NONE)
 80052a4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80052a6:	2b00      	cmp	r3, #0
 80052a8:	d012      	beq.n	80052d0 <HAL_SD_WriteBlocks_DMA+0x100>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 80052aa:	68fb      	ldr	r3, [r7, #12]
 80052ac:	681b      	ldr	r3, [r3, #0]
 80052ae:	4a39      	ldr	r2, [pc, #228]	; (8005394 <HAL_SD_WriteBlocks_DMA+0x1c4>)
 80052b0:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= errorstate;
 80052b2:	68fb      	ldr	r3, [r7, #12]
 80052b4:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80052b6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80052b8:	431a      	orrs	r2, r3
 80052ba:	68fb      	ldr	r3, [r7, #12]
 80052bc:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 80052be:	68fb      	ldr	r3, [r7, #12]
 80052c0:	2201      	movs	r2, #1
 80052c2:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 80052c6:	68fb      	ldr	r3, [r7, #12]
 80052c8:	2200      	movs	r2, #0
 80052ca:	631a      	str	r2, [r3, #48]	; 0x30
      return HAL_ERROR;
 80052cc:	2301      	movs	r3, #1
 80052ce:	e059      	b.n	8005384 <HAL_SD_WriteBlocks_DMA+0x1b4>
    }

    /* Enable SDIO DMA transfer */
    __HAL_SD_DMA_ENABLE(hsd);
 80052d0:	4b31      	ldr	r3, [pc, #196]	; (8005398 <HAL_SD_WriteBlocks_DMA+0x1c8>)
 80052d2:	2201      	movs	r2, #1
 80052d4:	601a      	str	r2, [r3, #0]

    /* Force DMA Direction */
    hsd->hdmatx->Init.Direction = DMA_MEMORY_TO_PERIPH;
 80052d6:	68fb      	ldr	r3, [r7, #12]
 80052d8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80052da:	2240      	movs	r2, #64	; 0x40
 80052dc:	609a      	str	r2, [r3, #8]
    MODIFY_REG(hsd->hdmatx->Instance->CR, DMA_SxCR_DIR, hsd->hdmatx->Init.Direction);
 80052de:	68fb      	ldr	r3, [r7, #12]
 80052e0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80052e2:	681b      	ldr	r3, [r3, #0]
 80052e4:	681b      	ldr	r3, [r3, #0]
 80052e6:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 80052ea:	68fb      	ldr	r3, [r7, #12]
 80052ec:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80052ee:	689a      	ldr	r2, [r3, #8]
 80052f0:	68fb      	ldr	r3, [r7, #12]
 80052f2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80052f4:	681b      	ldr	r3, [r3, #0]
 80052f6:	430a      	orrs	r2, r1
 80052f8:	601a      	str	r2, [r3, #0]

    /* Enable the DMA Channel */
    if(HAL_DMA_Start_IT(hsd->hdmatx, (uint32_t)pData, (uint32_t)&hsd->Instance->FIFO, (uint32_t)(BLOCKSIZE * NumberOfBlocks)/4U) != HAL_OK)
 80052fa:	68fb      	ldr	r3, [r7, #12]
 80052fc:	6bd8      	ldr	r0, [r3, #60]	; 0x3c
 80052fe:	68b9      	ldr	r1, [r7, #8]
 8005300:	68fb      	ldr	r3, [r7, #12]
 8005302:	681b      	ldr	r3, [r3, #0]
 8005304:	3380      	adds	r3, #128	; 0x80
 8005306:	461a      	mov	r2, r3
 8005308:	683b      	ldr	r3, [r7, #0]
 800530a:	025b      	lsls	r3, r3, #9
 800530c:	089b      	lsrs	r3, r3, #2
 800530e:	f7fe fbd7 	bl	8003ac0 <HAL_DMA_Start_IT>
 8005312:	4603      	mov	r3, r0
 8005314:	2b00      	cmp	r3, #0
 8005316:	d01c      	beq.n	8005352 <HAL_SD_WriteBlocks_DMA+0x182>
    {
#if defined(SDIO_STA_STBITERR)
      __HAL_SD_DISABLE_IT(hsd, (SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT | SDIO_IT_TXUNDERR | SDIO_IT_STBITERR));
 8005318:	68fb      	ldr	r3, [r7, #12]
 800531a:	681b      	ldr	r3, [r3, #0]
 800531c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800531e:	68fa      	ldr	r2, [r7, #12]
 8005320:	6812      	ldr	r2, [r2, #0]
 8005322:	f423 7306 	bic.w	r3, r3, #536	; 0x218
 8005326:	f023 0302 	bic.w	r3, r3, #2
 800532a:	63d3      	str	r3, [r2, #60]	; 0x3c
#else /* SDIO_STA_STBITERR not defined */
      __HAL_SD_DISABLE_IT(hsd, (SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT | SDIO_IT_TXUNDERR));   
#endif /* SDIO_STA_STBITERR */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 800532c:	68fb      	ldr	r3, [r7, #12]
 800532e:	681b      	ldr	r3, [r3, #0]
 8005330:	4a18      	ldr	r2, [pc, #96]	; (8005394 <HAL_SD_WriteBlocks_DMA+0x1c4>)
 8005332:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_DMA;
 8005334:	68fb      	ldr	r3, [r7, #12]
 8005336:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005338:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
 800533c:	68fb      	ldr	r3, [r7, #12]
 800533e:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 8005340:	68fb      	ldr	r3, [r7, #12]
 8005342:	2201      	movs	r2, #1
 8005344:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 8005348:	68fb      	ldr	r3, [r7, #12]
 800534a:	2200      	movs	r2, #0
 800534c:	631a      	str	r2, [r3, #48]	; 0x30
      return HAL_ERROR;
 800534e:	2301      	movs	r3, #1
 8005350:	e018      	b.n	8005384 <HAL_SD_WriteBlocks_DMA+0x1b4>
    }
    else
    {
      /* Configure the SD DPSM (Data Path State Machine) */
      config.DataTimeOut   = SDMMC_DATATIMEOUT;
 8005352:	f04f 33ff 	mov.w	r3, #4294967295
 8005356:	613b      	str	r3, [r7, #16]
      config.DataLength    = BLOCKSIZE * NumberOfBlocks;
 8005358:	683b      	ldr	r3, [r7, #0]
 800535a:	025b      	lsls	r3, r3, #9
 800535c:	617b      	str	r3, [r7, #20]
      config.DataBlockSize = SDIO_DATABLOCK_SIZE_512B;
 800535e:	2390      	movs	r3, #144	; 0x90
 8005360:	61bb      	str	r3, [r7, #24]
      config.TransferDir   = SDIO_TRANSFER_DIR_TO_CARD;
 8005362:	2300      	movs	r3, #0
 8005364:	61fb      	str	r3, [r7, #28]
      config.TransferMode  = SDIO_TRANSFER_MODE_BLOCK;
 8005366:	2300      	movs	r3, #0
 8005368:	623b      	str	r3, [r7, #32]
      config.DPSM          = SDIO_DPSM_ENABLE;
 800536a:	2301      	movs	r3, #1
 800536c:	627b      	str	r3, [r7, #36]	; 0x24
      (void)SDIO_ConfigData(hsd->Instance, &config);
 800536e:	68fb      	ldr	r3, [r7, #12]
 8005370:	681b      	ldr	r3, [r3, #0]
 8005372:	f107 0210 	add.w	r2, r7, #16
 8005376:	4611      	mov	r1, r2
 8005378:	4618      	mov	r0, r3
 800537a:	f003 ffe4 	bl	8009346 <SDIO_ConfigData>

      return HAL_OK;
 800537e:	2300      	movs	r3, #0
 8005380:	e000      	b.n	8005384 <HAL_SD_WriteBlocks_DMA+0x1b4>
    }
  }
  else
  {
    return HAL_BUSY;
 8005382:	2302      	movs	r3, #2
  }
}
 8005384:	4618      	mov	r0, r3
 8005386:	3730      	adds	r7, #48	; 0x30
 8005388:	46bd      	mov	sp, r7
 800538a:	bd80      	pop	{r7, pc}
 800538c:	08005bd1 	.word	0x08005bd1
 8005390:	08005c6d 	.word	0x08005c6d
 8005394:	004005ff 	.word	0x004005ff
 8005398:	4225858c 	.word	0x4225858c

0800539c <HAL_SD_IRQHandler>:
  * @brief  This function handles SD card interrupt request.
  * @param  hsd: Pointer to SD handle
  * @retval None
  */
void HAL_SD_IRQHandler(SD_HandleTypeDef *hsd)
{
 800539c:	b580      	push	{r7, lr}
 800539e:	b084      	sub	sp, #16
 80053a0:	af00      	add	r7, sp, #0
 80053a2:	6078      	str	r0, [r7, #4]
  uint32_t errorstate;
  uint32_t context = hsd->Context;
 80053a4:	687b      	ldr	r3, [r7, #4]
 80053a6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80053a8:	60fb      	str	r3, [r7, #12]

  /* Check for SDIO interrupt flags */
  if((__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXFIFOHF) != RESET) && ((context & SD_CONTEXT_IT) != 0U))
 80053aa:	687b      	ldr	r3, [r7, #4]
 80053ac:	681b      	ldr	r3, [r3, #0]
 80053ae:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80053b0:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80053b4:	2b00      	cmp	r3, #0
 80053b6:	d008      	beq.n	80053ca <HAL_SD_IRQHandler+0x2e>
 80053b8:	68fb      	ldr	r3, [r7, #12]
 80053ba:	f003 0308 	and.w	r3, r3, #8
 80053be:	2b00      	cmp	r3, #0
 80053c0:	d003      	beq.n	80053ca <HAL_SD_IRQHandler+0x2e>
  {
    SD_Read_IT(hsd);
 80053c2:	6878      	ldr	r0, [r7, #4]
 80053c4:	f000 ffff 	bl	80063c6 <SD_Read_IT>
 80053c8:	e165      	b.n	8005696 <HAL_SD_IRQHandler+0x2fa>
  }

  else if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DATAEND) != RESET)
 80053ca:	687b      	ldr	r3, [r7, #4]
 80053cc:	681b      	ldr	r3, [r3, #0]
 80053ce:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80053d0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80053d4:	2b00      	cmp	r3, #0
 80053d6:	f000 808f 	beq.w	80054f8 <HAL_SD_IRQHandler+0x15c>
  {
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_FLAG_DATAEND);
 80053da:	687b      	ldr	r3, [r7, #4]
 80053dc:	681b      	ldr	r3, [r3, #0]
 80053de:	f44f 7280 	mov.w	r2, #256	; 0x100
 80053e2:	639a      	str	r2, [r3, #56]	; 0x38

#if defined(SDIO_STA_STBITERR)
    __HAL_SD_DISABLE_IT(hsd, SDIO_IT_DATAEND  | SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT|\
 80053e4:	687b      	ldr	r3, [r7, #4]
 80053e6:	681b      	ldr	r3, [r3, #0]
 80053e8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80053ea:	687a      	ldr	r2, [r7, #4]
 80053ec:	6812      	ldr	r2, [r2, #0]
 80053ee:	f423 4343 	bic.w	r3, r3, #49920	; 0xc300
 80053f2:	f023 033a 	bic.w	r3, r3, #58	; 0x3a
 80053f6:	63d3      	str	r3, [r2, #60]	; 0x3c
    __HAL_SD_DISABLE_IT(hsd, SDIO_IT_DATAEND  | SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT|\
                             SDIO_IT_TXUNDERR | SDIO_IT_RXOVERR  | SDIO_IT_TXFIFOHE |\
                             SDIO_IT_RXFIFOHF);
#endif /* SDIO_STA_STBITERR */

    hsd->Instance->DCTRL &= ~(SDIO_DCTRL_DTEN);
 80053f8:	687b      	ldr	r3, [r7, #4]
 80053fa:	681b      	ldr	r3, [r3, #0]
 80053fc:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80053fe:	687b      	ldr	r3, [r7, #4]
 8005400:	681b      	ldr	r3, [r3, #0]
 8005402:	f022 0201 	bic.w	r2, r2, #1
 8005406:	62da      	str	r2, [r3, #44]	; 0x2c
    
    if((context & SD_CONTEXT_IT) != 0U)
 8005408:	68fb      	ldr	r3, [r7, #12]
 800540a:	f003 0308 	and.w	r3, r3, #8
 800540e:	2b00      	cmp	r3, #0
 8005410:	d039      	beq.n	8005486 <HAL_SD_IRQHandler+0xea>
    {
      if(((context & SD_CONTEXT_READ_MULTIPLE_BLOCK) != 0U) || ((context & SD_CONTEXT_WRITE_MULTIPLE_BLOCK) != 0U))
 8005412:	68fb      	ldr	r3, [r7, #12]
 8005414:	f003 0302 	and.w	r3, r3, #2
 8005418:	2b00      	cmp	r3, #0
 800541a:	d104      	bne.n	8005426 <HAL_SD_IRQHandler+0x8a>
 800541c:	68fb      	ldr	r3, [r7, #12]
 800541e:	f003 0320 	and.w	r3, r3, #32
 8005422:	2b00      	cmp	r3, #0
 8005424:	d011      	beq.n	800544a <HAL_SD_IRQHandler+0xae>
      {
        errorstate = SDMMC_CmdStopTransfer(hsd->Instance);
 8005426:	687b      	ldr	r3, [r7, #4]
 8005428:	681b      	ldr	r3, [r3, #0]
 800542a:	4618      	mov	r0, r3
 800542c:	f004 f862 	bl	80094f4 <SDMMC_CmdStopTransfer>
 8005430:	60b8      	str	r0, [r7, #8]
        if(errorstate != HAL_SD_ERROR_NONE)
 8005432:	68bb      	ldr	r3, [r7, #8]
 8005434:	2b00      	cmp	r3, #0
 8005436:	d008      	beq.n	800544a <HAL_SD_IRQHandler+0xae>
        {
          hsd->ErrorCode |= errorstate;
 8005438:	687b      	ldr	r3, [r7, #4]
 800543a:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800543c:	68bb      	ldr	r3, [r7, #8]
 800543e:	431a      	orrs	r2, r3
 8005440:	687b      	ldr	r3, [r7, #4]
 8005442:	639a      	str	r2, [r3, #56]	; 0x38
#if defined (USE_HAL_SD_REGISTER_CALLBACKS) && (USE_HAL_SD_REGISTER_CALLBACKS == 1U)
          hsd->ErrorCallback(hsd);
#else
          HAL_SD_ErrorCallback(hsd);
 8005444:	6878      	ldr	r0, [r7, #4]
 8005446:	f000 f92f 	bl	80056a8 <HAL_SD_ErrorCallback>
#endif /* USE_HAL_SD_REGISTER_CALLBACKS */
        }
      }

      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_DATA_FLAGS);
 800544a:	687b      	ldr	r3, [r7, #4]
 800544c:	681b      	ldr	r3, [r3, #0]
 800544e:	f240 523a 	movw	r2, #1338	; 0x53a
 8005452:	639a      	str	r2, [r3, #56]	; 0x38

      hsd->State = HAL_SD_STATE_READY;
 8005454:	687b      	ldr	r3, [r7, #4]
 8005456:	2201      	movs	r2, #1
 8005458:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 800545c:	687b      	ldr	r3, [r7, #4]
 800545e:	2200      	movs	r2, #0
 8005460:	631a      	str	r2, [r3, #48]	; 0x30
      if(((context & SD_CONTEXT_READ_SINGLE_BLOCK) != 0U) || ((context & SD_CONTEXT_READ_MULTIPLE_BLOCK) != 0U))
 8005462:	68fb      	ldr	r3, [r7, #12]
 8005464:	f003 0301 	and.w	r3, r3, #1
 8005468:	2b00      	cmp	r3, #0
 800546a:	d104      	bne.n	8005476 <HAL_SD_IRQHandler+0xda>
 800546c:	68fb      	ldr	r3, [r7, #12]
 800546e:	f003 0302 	and.w	r3, r3, #2
 8005472:	2b00      	cmp	r3, #0
 8005474:	d003      	beq.n	800547e <HAL_SD_IRQHandler+0xe2>
      {
#if defined (USE_HAL_SD_REGISTER_CALLBACKS) && (USE_HAL_SD_REGISTER_CALLBACKS == 1U)
        hsd->RxCpltCallback(hsd);
#else
        HAL_SD_RxCpltCallback(hsd);
 8005476:	6878      	ldr	r0, [r7, #4]
 8005478:	f004 fcd6 	bl	8009e28 <HAL_SD_RxCpltCallback>
 800547c:	e10b      	b.n	8005696 <HAL_SD_IRQHandler+0x2fa>
      else
      {
#if defined (USE_HAL_SD_REGISTER_CALLBACKS) && (USE_HAL_SD_REGISTER_CALLBACKS == 1U)
        hsd->TxCpltCallback(hsd);
#else
        HAL_SD_TxCpltCallback(hsd);
 800547e:	6878      	ldr	r0, [r7, #4]
 8005480:	f004 fcc8 	bl	8009e14 <HAL_SD_TxCpltCallback>
  }
  else
  {
    /* Nothing to do */
  }
}
 8005484:	e107      	b.n	8005696 <HAL_SD_IRQHandler+0x2fa>
    else if((context & SD_CONTEXT_DMA) != 0U)
 8005486:	68fb      	ldr	r3, [r7, #12]
 8005488:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800548c:	2b00      	cmp	r3, #0
 800548e:	f000 8102 	beq.w	8005696 <HAL_SD_IRQHandler+0x2fa>
      if((context & SD_CONTEXT_WRITE_MULTIPLE_BLOCK) != 0U)
 8005492:	68fb      	ldr	r3, [r7, #12]
 8005494:	f003 0320 	and.w	r3, r3, #32
 8005498:	2b00      	cmp	r3, #0
 800549a:	d011      	beq.n	80054c0 <HAL_SD_IRQHandler+0x124>
        errorstate = SDMMC_CmdStopTransfer(hsd->Instance);
 800549c:	687b      	ldr	r3, [r7, #4]
 800549e:	681b      	ldr	r3, [r3, #0]
 80054a0:	4618      	mov	r0, r3
 80054a2:	f004 f827 	bl	80094f4 <SDMMC_CmdStopTransfer>
 80054a6:	60b8      	str	r0, [r7, #8]
        if(errorstate != HAL_SD_ERROR_NONE)
 80054a8:	68bb      	ldr	r3, [r7, #8]
 80054aa:	2b00      	cmp	r3, #0
 80054ac:	d008      	beq.n	80054c0 <HAL_SD_IRQHandler+0x124>
          hsd->ErrorCode |= errorstate;
 80054ae:	687b      	ldr	r3, [r7, #4]
 80054b0:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80054b2:	68bb      	ldr	r3, [r7, #8]
 80054b4:	431a      	orrs	r2, r3
 80054b6:	687b      	ldr	r3, [r7, #4]
 80054b8:	639a      	str	r2, [r3, #56]	; 0x38
          HAL_SD_ErrorCallback(hsd);
 80054ba:	6878      	ldr	r0, [r7, #4]
 80054bc:	f000 f8f4 	bl	80056a8 <HAL_SD_ErrorCallback>
      if(((context & SD_CONTEXT_READ_SINGLE_BLOCK) == 0U) && ((context & SD_CONTEXT_READ_MULTIPLE_BLOCK) == 0U))
 80054c0:	68fb      	ldr	r3, [r7, #12]
 80054c2:	f003 0301 	and.w	r3, r3, #1
 80054c6:	2b00      	cmp	r3, #0
 80054c8:	f040 80e5 	bne.w	8005696 <HAL_SD_IRQHandler+0x2fa>
 80054cc:	68fb      	ldr	r3, [r7, #12]
 80054ce:	f003 0302 	and.w	r3, r3, #2
 80054d2:	2b00      	cmp	r3, #0
 80054d4:	f040 80df 	bne.w	8005696 <HAL_SD_IRQHandler+0x2fa>
        hsd->Instance->DCTRL &= (uint32_t)~((uint32_t)SDIO_DCTRL_DMAEN);
 80054d8:	687b      	ldr	r3, [r7, #4]
 80054da:	681b      	ldr	r3, [r3, #0]
 80054dc:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80054de:	687b      	ldr	r3, [r7, #4]
 80054e0:	681b      	ldr	r3, [r3, #0]
 80054e2:	f022 0208 	bic.w	r2, r2, #8
 80054e6:	62da      	str	r2, [r3, #44]	; 0x2c
        hsd->State = HAL_SD_STATE_READY;
 80054e8:	687b      	ldr	r3, [r7, #4]
 80054ea:	2201      	movs	r2, #1
 80054ec:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        HAL_SD_TxCpltCallback(hsd);
 80054f0:	6878      	ldr	r0, [r7, #4]
 80054f2:	f004 fc8f 	bl	8009e14 <HAL_SD_TxCpltCallback>
}
 80054f6:	e0ce      	b.n	8005696 <HAL_SD_IRQHandler+0x2fa>
  else if((__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_TXFIFOHE) != RESET) && ((context & SD_CONTEXT_IT) != 0U))
 80054f8:	687b      	ldr	r3, [r7, #4]
 80054fa:	681b      	ldr	r3, [r3, #0]
 80054fc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80054fe:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8005502:	2b00      	cmp	r3, #0
 8005504:	d008      	beq.n	8005518 <HAL_SD_IRQHandler+0x17c>
 8005506:	68fb      	ldr	r3, [r7, #12]
 8005508:	f003 0308 	and.w	r3, r3, #8
 800550c:	2b00      	cmp	r3, #0
 800550e:	d003      	beq.n	8005518 <HAL_SD_IRQHandler+0x17c>
    SD_Write_IT(hsd);
 8005510:	6878      	ldr	r0, [r7, #4]
 8005512:	f000 ffa9 	bl	8006468 <SD_Write_IT>
 8005516:	e0be      	b.n	8005696 <HAL_SD_IRQHandler+0x2fa>
  else if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DCRCFAIL | SDIO_FLAG_DTIMEOUT | SDIO_FLAG_RXOVERR | SDIO_FLAG_TXUNDERR | SDIO_FLAG_STBITERR) != RESET)
 8005518:	687b      	ldr	r3, [r7, #4]
 800551a:	681b      	ldr	r3, [r3, #0]
 800551c:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800551e:	f240 233a 	movw	r3, #570	; 0x23a
 8005522:	4013      	ands	r3, r2
 8005524:	2b00      	cmp	r3, #0
 8005526:	f000 80b6 	beq.w	8005696 <HAL_SD_IRQHandler+0x2fa>
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DCRCFAIL) != RESET)
 800552a:	687b      	ldr	r3, [r7, #4]
 800552c:	681b      	ldr	r3, [r3, #0]
 800552e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005530:	f003 0302 	and.w	r3, r3, #2
 8005534:	2b00      	cmp	r3, #0
 8005536:	d005      	beq.n	8005544 <HAL_SD_IRQHandler+0x1a8>
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_CRC_FAIL;
 8005538:	687b      	ldr	r3, [r7, #4]
 800553a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800553c:	f043 0202 	orr.w	r2, r3, #2
 8005540:	687b      	ldr	r3, [r7, #4]
 8005542:	639a      	str	r2, [r3, #56]	; 0x38
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DTIMEOUT) != RESET)
 8005544:	687b      	ldr	r3, [r7, #4]
 8005546:	681b      	ldr	r3, [r3, #0]
 8005548:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800554a:	f003 0308 	and.w	r3, r3, #8
 800554e:	2b00      	cmp	r3, #0
 8005550:	d005      	beq.n	800555e <HAL_SD_IRQHandler+0x1c2>
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_TIMEOUT;
 8005552:	687b      	ldr	r3, [r7, #4]
 8005554:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005556:	f043 0208 	orr.w	r2, r3, #8
 800555a:	687b      	ldr	r3, [r7, #4]
 800555c:	639a      	str	r2, [r3, #56]	; 0x38
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXOVERR) != RESET)
 800555e:	687b      	ldr	r3, [r7, #4]
 8005560:	681b      	ldr	r3, [r3, #0]
 8005562:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005564:	f003 0320 	and.w	r3, r3, #32
 8005568:	2b00      	cmp	r3, #0
 800556a:	d005      	beq.n	8005578 <HAL_SD_IRQHandler+0x1dc>
      hsd->ErrorCode |= HAL_SD_ERROR_RX_OVERRUN;
 800556c:	687b      	ldr	r3, [r7, #4]
 800556e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005570:	f043 0220 	orr.w	r2, r3, #32
 8005574:	687b      	ldr	r3, [r7, #4]
 8005576:	639a      	str	r2, [r3, #56]	; 0x38
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_TXUNDERR) != RESET)
 8005578:	687b      	ldr	r3, [r7, #4]
 800557a:	681b      	ldr	r3, [r3, #0]
 800557c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800557e:	f003 0310 	and.w	r3, r3, #16
 8005582:	2b00      	cmp	r3, #0
 8005584:	d005      	beq.n	8005592 <HAL_SD_IRQHandler+0x1f6>
      hsd->ErrorCode |= HAL_SD_ERROR_TX_UNDERRUN;
 8005586:	687b      	ldr	r3, [r7, #4]
 8005588:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800558a:	f043 0210 	orr.w	r2, r3, #16
 800558e:	687b      	ldr	r3, [r7, #4]
 8005590:	639a      	str	r2, [r3, #56]	; 0x38
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_STBITERR) != RESET)
 8005592:	687b      	ldr	r3, [r7, #4]
 8005594:	681b      	ldr	r3, [r3, #0]
 8005596:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005598:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800559c:	2b00      	cmp	r3, #0
 800559e:	d005      	beq.n	80055ac <HAL_SD_IRQHandler+0x210>
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_TIMEOUT;
 80055a0:	687b      	ldr	r3, [r7, #4]
 80055a2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80055a4:	f043 0208 	orr.w	r2, r3, #8
 80055a8:	687b      	ldr	r3, [r7, #4]
 80055aa:	639a      	str	r2, [r3, #56]	; 0x38
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_DATA_FLAGS | SDIO_FLAG_STBITERR);
 80055ac:	687b      	ldr	r3, [r7, #4]
 80055ae:	681b      	ldr	r3, [r3, #0]
 80055b0:	f240 723a 	movw	r2, #1850	; 0x73a
 80055b4:	639a      	str	r2, [r3, #56]	; 0x38
    __HAL_SD_DISABLE_IT(hsd, SDIO_IT_DATAEND | SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT|\
 80055b6:	687b      	ldr	r3, [r7, #4]
 80055b8:	681b      	ldr	r3, [r3, #0]
 80055ba:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80055bc:	687a      	ldr	r2, [r7, #4]
 80055be:	6812      	ldr	r2, [r2, #0]
 80055c0:	f423 734e 	bic.w	r3, r3, #824	; 0x338
 80055c4:	f023 0302 	bic.w	r3, r3, #2
 80055c8:	63d3      	str	r3, [r2, #60]	; 0x3c
    hsd->ErrorCode |= SDMMC_CmdStopTransfer(hsd->Instance);
 80055ca:	687b      	ldr	r3, [r7, #4]
 80055cc:	681b      	ldr	r3, [r3, #0]
 80055ce:	4618      	mov	r0, r3
 80055d0:	f003 ff90 	bl	80094f4 <SDMMC_CmdStopTransfer>
 80055d4:	4602      	mov	r2, r0
 80055d6:	687b      	ldr	r3, [r7, #4]
 80055d8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80055da:	431a      	orrs	r2, r3
 80055dc:	687b      	ldr	r3, [r7, #4]
 80055de:	639a      	str	r2, [r3, #56]	; 0x38
    if((context & SD_CONTEXT_IT) != 0U)
 80055e0:	68fb      	ldr	r3, [r7, #12]
 80055e2:	f003 0308 	and.w	r3, r3, #8
 80055e6:	2b00      	cmp	r3, #0
 80055e8:	d00a      	beq.n	8005600 <HAL_SD_IRQHandler+0x264>
      hsd->State = HAL_SD_STATE_READY;
 80055ea:	687b      	ldr	r3, [r7, #4]
 80055ec:	2201      	movs	r2, #1
 80055ee:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 80055f2:	687b      	ldr	r3, [r7, #4]
 80055f4:	2200      	movs	r2, #0
 80055f6:	631a      	str	r2, [r3, #48]	; 0x30
      HAL_SD_ErrorCallback(hsd);
 80055f8:	6878      	ldr	r0, [r7, #4]
 80055fa:	f000 f855 	bl	80056a8 <HAL_SD_ErrorCallback>
}
 80055fe:	e04a      	b.n	8005696 <HAL_SD_IRQHandler+0x2fa>
    else if((context & SD_CONTEXT_DMA) != 0U)
 8005600:	68fb      	ldr	r3, [r7, #12]
 8005602:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005606:	2b00      	cmp	r3, #0
 8005608:	d045      	beq.n	8005696 <HAL_SD_IRQHandler+0x2fa>
      if(((context & SD_CONTEXT_WRITE_SINGLE_BLOCK) != 0U) || ((context & SD_CONTEXT_WRITE_MULTIPLE_BLOCK) != 0U))
 800560a:	68fb      	ldr	r3, [r7, #12]
 800560c:	f003 0310 	and.w	r3, r3, #16
 8005610:	2b00      	cmp	r3, #0
 8005612:	d104      	bne.n	800561e <HAL_SD_IRQHandler+0x282>
 8005614:	68fb      	ldr	r3, [r7, #12]
 8005616:	f003 0320 	and.w	r3, r3, #32
 800561a:	2b00      	cmp	r3, #0
 800561c:	d011      	beq.n	8005642 <HAL_SD_IRQHandler+0x2a6>
        hsd->hdmatx->XferAbortCallback = SD_DMATxAbort;
 800561e:	687b      	ldr	r3, [r7, #4]
 8005620:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005622:	4a1f      	ldr	r2, [pc, #124]	; (80056a0 <HAL_SD_IRQHandler+0x304>)
 8005624:	651a      	str	r2, [r3, #80]	; 0x50
        if(HAL_DMA_Abort_IT(hsd->hdmatx) != HAL_OK)
 8005626:	687b      	ldr	r3, [r7, #4]
 8005628:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800562a:	4618      	mov	r0, r3
 800562c:	f7fe fb10 	bl	8003c50 <HAL_DMA_Abort_IT>
 8005630:	4603      	mov	r3, r0
 8005632:	2b00      	cmp	r3, #0
 8005634:	d02f      	beq.n	8005696 <HAL_SD_IRQHandler+0x2fa>
          SD_DMATxAbort(hsd->hdmatx);
 8005636:	687b      	ldr	r3, [r7, #4]
 8005638:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800563a:	4618      	mov	r0, r3
 800563c:	f000 fb68 	bl	8005d10 <SD_DMATxAbort>
        if(HAL_DMA_Abort_IT(hsd->hdmatx) != HAL_OK)
 8005640:	e029      	b.n	8005696 <HAL_SD_IRQHandler+0x2fa>
      else if(((context & SD_CONTEXT_READ_SINGLE_BLOCK) != 0U) || ((context & SD_CONTEXT_READ_MULTIPLE_BLOCK) != 0U))
 8005642:	68fb      	ldr	r3, [r7, #12]
 8005644:	f003 0301 	and.w	r3, r3, #1
 8005648:	2b00      	cmp	r3, #0
 800564a:	d104      	bne.n	8005656 <HAL_SD_IRQHandler+0x2ba>
 800564c:	68fb      	ldr	r3, [r7, #12]
 800564e:	f003 0302 	and.w	r3, r3, #2
 8005652:	2b00      	cmp	r3, #0
 8005654:	d011      	beq.n	800567a <HAL_SD_IRQHandler+0x2de>
        hsd->hdmarx->XferAbortCallback = SD_DMARxAbort;
 8005656:	687b      	ldr	r3, [r7, #4]
 8005658:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800565a:	4a12      	ldr	r2, [pc, #72]	; (80056a4 <HAL_SD_IRQHandler+0x308>)
 800565c:	651a      	str	r2, [r3, #80]	; 0x50
        if(HAL_DMA_Abort_IT(hsd->hdmarx) != HAL_OK)
 800565e:	687b      	ldr	r3, [r7, #4]
 8005660:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005662:	4618      	mov	r0, r3
 8005664:	f7fe faf4 	bl	8003c50 <HAL_DMA_Abort_IT>
 8005668:	4603      	mov	r3, r0
 800566a:	2b00      	cmp	r3, #0
 800566c:	d013      	beq.n	8005696 <HAL_SD_IRQHandler+0x2fa>
          SD_DMARxAbort(hsd->hdmarx);
 800566e:	687b      	ldr	r3, [r7, #4]
 8005670:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005672:	4618      	mov	r0, r3
 8005674:	f000 fb83 	bl	8005d7e <SD_DMARxAbort>
        if(HAL_DMA_Abort_IT(hsd->hdmarx) != HAL_OK)
 8005678:	e00d      	b.n	8005696 <HAL_SD_IRQHandler+0x2fa>
        hsd->ErrorCode = HAL_SD_ERROR_NONE;
 800567a:	687b      	ldr	r3, [r7, #4]
 800567c:	2200      	movs	r2, #0
 800567e:	639a      	str	r2, [r3, #56]	; 0x38
        hsd->State = HAL_SD_STATE_READY;
 8005680:	687b      	ldr	r3, [r7, #4]
 8005682:	2201      	movs	r2, #1
 8005684:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        hsd->Context = SD_CONTEXT_NONE;
 8005688:	687b      	ldr	r3, [r7, #4]
 800568a:	2200      	movs	r2, #0
 800568c:	631a      	str	r2, [r3, #48]	; 0x30
        HAL_SD_AbortCallback(hsd);
 800568e:	6878      	ldr	r0, [r7, #4]
 8005690:	f004 fbb6 	bl	8009e00 <HAL_SD_AbortCallback>
}
 8005694:	e7ff      	b.n	8005696 <HAL_SD_IRQHandler+0x2fa>
 8005696:	bf00      	nop
 8005698:	3710      	adds	r7, #16
 800569a:	46bd      	mov	sp, r7
 800569c:	bd80      	pop	{r7, pc}
 800569e:	bf00      	nop
 80056a0:	08005d11 	.word	0x08005d11
 80056a4:	08005d7f 	.word	0x08005d7f

080056a8 <HAL_SD_ErrorCallback>:
  * @brief SD error callbacks
  * @param hsd: Pointer SD handle
  * @retval None
  */
__weak void HAL_SD_ErrorCallback(SD_HandleTypeDef *hsd)
{
 80056a8:	b480      	push	{r7}
 80056aa:	b083      	sub	sp, #12
 80056ac:	af00      	add	r7, sp, #0
 80056ae:	6078      	str	r0, [r7, #4]
  UNUSED(hsd);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SD_ErrorCallback can be implemented in the user file
   */
}
 80056b0:	bf00      	nop
 80056b2:	370c      	adds	r7, #12
 80056b4:	46bd      	mov	sp, r7
 80056b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056ba:	4770      	bx	lr

080056bc <HAL_SD_GetCardCSD>:
  * @param  pCSD: Pointer to a HAL_SD_CardCSDTypeDef structure that  
  *         contains all CSD register parameters
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_GetCardCSD(SD_HandleTypeDef *hsd, HAL_SD_CardCSDTypeDef *pCSD)
{
 80056bc:	b480      	push	{r7}
 80056be:	b083      	sub	sp, #12
 80056c0:	af00      	add	r7, sp, #0
 80056c2:	6078      	str	r0, [r7, #4]
 80056c4:	6039      	str	r1, [r7, #0]
  pCSD->CSDStruct = (uint8_t)((hsd->CSD[0] & 0xC0000000U) >> 30U);
 80056c6:	687b      	ldr	r3, [r7, #4]
 80056c8:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80056ca:	0f9b      	lsrs	r3, r3, #30
 80056cc:	b2da      	uxtb	r2, r3
 80056ce:	683b      	ldr	r3, [r7, #0]
 80056d0:	701a      	strb	r2, [r3, #0]

  pCSD->SysSpecVersion = (uint8_t)((hsd->CSD[0] & 0x3C000000U) >> 26U);
 80056d2:	687b      	ldr	r3, [r7, #4]
 80056d4:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80056d6:	0e9b      	lsrs	r3, r3, #26
 80056d8:	b2db      	uxtb	r3, r3
 80056da:	f003 030f 	and.w	r3, r3, #15
 80056de:	b2da      	uxtb	r2, r3
 80056e0:	683b      	ldr	r3, [r7, #0]
 80056e2:	705a      	strb	r2, [r3, #1]

  pCSD->Reserved1 = (uint8_t)((hsd->CSD[0] & 0x03000000U) >> 24U);
 80056e4:	687b      	ldr	r3, [r7, #4]
 80056e6:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80056e8:	0e1b      	lsrs	r3, r3, #24
 80056ea:	b2db      	uxtb	r3, r3
 80056ec:	f003 0303 	and.w	r3, r3, #3
 80056f0:	b2da      	uxtb	r2, r3
 80056f2:	683b      	ldr	r3, [r7, #0]
 80056f4:	709a      	strb	r2, [r3, #2]

  pCSD->TAAC = (uint8_t)((hsd->CSD[0] & 0x00FF0000U) >> 16U);
 80056f6:	687b      	ldr	r3, [r7, #4]
 80056f8:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80056fa:	0c1b      	lsrs	r3, r3, #16
 80056fc:	b2da      	uxtb	r2, r3
 80056fe:	683b      	ldr	r3, [r7, #0]
 8005700:	70da      	strb	r2, [r3, #3]

  pCSD->NSAC = (uint8_t)((hsd->CSD[0] & 0x0000FF00U) >> 8U);
 8005702:	687b      	ldr	r3, [r7, #4]
 8005704:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8005706:	0a1b      	lsrs	r3, r3, #8
 8005708:	b2da      	uxtb	r2, r3
 800570a:	683b      	ldr	r3, [r7, #0]
 800570c:	711a      	strb	r2, [r3, #4]

  pCSD->MaxBusClkFrec = (uint8_t)(hsd->CSD[0] & 0x000000FFU);
 800570e:	687b      	ldr	r3, [r7, #4]
 8005710:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8005712:	b2da      	uxtb	r2, r3
 8005714:	683b      	ldr	r3, [r7, #0]
 8005716:	715a      	strb	r2, [r3, #5]

  pCSD->CardComdClasses = (uint16_t)((hsd->CSD[1] & 0xFFF00000U) >> 20U);
 8005718:	687b      	ldr	r3, [r7, #4]
 800571a:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800571c:	0d1b      	lsrs	r3, r3, #20
 800571e:	b29a      	uxth	r2, r3
 8005720:	683b      	ldr	r3, [r7, #0]
 8005722:	80da      	strh	r2, [r3, #6]

  pCSD->RdBlockLen = (uint8_t)((hsd->CSD[1] & 0x000F0000U) >> 16U);
 8005724:	687b      	ldr	r3, [r7, #4]
 8005726:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8005728:	0c1b      	lsrs	r3, r3, #16
 800572a:	b2db      	uxtb	r3, r3
 800572c:	f003 030f 	and.w	r3, r3, #15
 8005730:	b2da      	uxtb	r2, r3
 8005732:	683b      	ldr	r3, [r7, #0]
 8005734:	721a      	strb	r2, [r3, #8]

  pCSD->PartBlockRead   = (uint8_t)((hsd->CSD[1] & 0x00008000U) >> 15U);
 8005736:	687b      	ldr	r3, [r7, #4]
 8005738:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800573a:	0bdb      	lsrs	r3, r3, #15
 800573c:	b2db      	uxtb	r3, r3
 800573e:	f003 0301 	and.w	r3, r3, #1
 8005742:	b2da      	uxtb	r2, r3
 8005744:	683b      	ldr	r3, [r7, #0]
 8005746:	725a      	strb	r2, [r3, #9]

  pCSD->WrBlockMisalign = (uint8_t)((hsd->CSD[1] & 0x00004000U) >> 14U);
 8005748:	687b      	ldr	r3, [r7, #4]
 800574a:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800574c:	0b9b      	lsrs	r3, r3, #14
 800574e:	b2db      	uxtb	r3, r3
 8005750:	f003 0301 	and.w	r3, r3, #1
 8005754:	b2da      	uxtb	r2, r3
 8005756:	683b      	ldr	r3, [r7, #0]
 8005758:	729a      	strb	r2, [r3, #10]

  pCSD->RdBlockMisalign = (uint8_t)((hsd->CSD[1] & 0x00002000U) >> 13U);
 800575a:	687b      	ldr	r3, [r7, #4]
 800575c:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800575e:	0b5b      	lsrs	r3, r3, #13
 8005760:	b2db      	uxtb	r3, r3
 8005762:	f003 0301 	and.w	r3, r3, #1
 8005766:	b2da      	uxtb	r2, r3
 8005768:	683b      	ldr	r3, [r7, #0]
 800576a:	72da      	strb	r2, [r3, #11]

  pCSD->DSRImpl = (uint8_t)((hsd->CSD[1] & 0x00001000U) >> 12U);
 800576c:	687b      	ldr	r3, [r7, #4]
 800576e:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8005770:	0b1b      	lsrs	r3, r3, #12
 8005772:	b2db      	uxtb	r3, r3
 8005774:	f003 0301 	and.w	r3, r3, #1
 8005778:	b2da      	uxtb	r2, r3
 800577a:	683b      	ldr	r3, [r7, #0]
 800577c:	731a      	strb	r2, [r3, #12]

  pCSD->Reserved2 = 0U; /*!< Reserved */
 800577e:	683b      	ldr	r3, [r7, #0]
 8005780:	2200      	movs	r2, #0
 8005782:	735a      	strb	r2, [r3, #13]

  if(hsd->SdCard.CardType == CARD_SDSC)
 8005784:	687b      	ldr	r3, [r7, #4]
 8005786:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005788:	2b00      	cmp	r3, #0
 800578a:	d163      	bne.n	8005854 <HAL_SD_GetCardCSD+0x198>
  {
    pCSD->DeviceSize = (((hsd->CSD[1] & 0x000003FFU) << 2U) | ((hsd->CSD[2] & 0xC0000000U) >> 30U));
 800578c:	687b      	ldr	r3, [r7, #4]
 800578e:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8005790:	009a      	lsls	r2, r3, #2
 8005792:	f640 73fc 	movw	r3, #4092	; 0xffc
 8005796:	4013      	ands	r3, r2
 8005798:	687a      	ldr	r2, [r7, #4]
 800579a:	6ed2      	ldr	r2, [r2, #108]	; 0x6c
 800579c:	0f92      	lsrs	r2, r2, #30
 800579e:	431a      	orrs	r2, r3
 80057a0:	683b      	ldr	r3, [r7, #0]
 80057a2:	611a      	str	r2, [r3, #16]

    pCSD->MaxRdCurrentVDDMin = (uint8_t)((hsd->CSD[2] & 0x38000000U) >> 27U);
 80057a4:	687b      	ldr	r3, [r7, #4]
 80057a6:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80057a8:	0edb      	lsrs	r3, r3, #27
 80057aa:	b2db      	uxtb	r3, r3
 80057ac:	f003 0307 	and.w	r3, r3, #7
 80057b0:	b2da      	uxtb	r2, r3
 80057b2:	683b      	ldr	r3, [r7, #0]
 80057b4:	751a      	strb	r2, [r3, #20]

    pCSD->MaxRdCurrentVDDMax = (uint8_t)((hsd->CSD[2] & 0x07000000U) >> 24U);
 80057b6:	687b      	ldr	r3, [r7, #4]
 80057b8:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80057ba:	0e1b      	lsrs	r3, r3, #24
 80057bc:	b2db      	uxtb	r3, r3
 80057be:	f003 0307 	and.w	r3, r3, #7
 80057c2:	b2da      	uxtb	r2, r3
 80057c4:	683b      	ldr	r3, [r7, #0]
 80057c6:	755a      	strb	r2, [r3, #21]

    pCSD->MaxWrCurrentVDDMin = (uint8_t)((hsd->CSD[2] & 0x00E00000U) >> 21U);
 80057c8:	687b      	ldr	r3, [r7, #4]
 80057ca:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80057cc:	0d5b      	lsrs	r3, r3, #21
 80057ce:	b2db      	uxtb	r3, r3
 80057d0:	f003 0307 	and.w	r3, r3, #7
 80057d4:	b2da      	uxtb	r2, r3
 80057d6:	683b      	ldr	r3, [r7, #0]
 80057d8:	759a      	strb	r2, [r3, #22]

    pCSD->MaxWrCurrentVDDMax = (uint8_t)((hsd->CSD[2] & 0x001C0000U) >> 18U);
 80057da:	687b      	ldr	r3, [r7, #4]
 80057dc:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80057de:	0c9b      	lsrs	r3, r3, #18
 80057e0:	b2db      	uxtb	r3, r3
 80057e2:	f003 0307 	and.w	r3, r3, #7
 80057e6:	b2da      	uxtb	r2, r3
 80057e8:	683b      	ldr	r3, [r7, #0]
 80057ea:	75da      	strb	r2, [r3, #23]

    pCSD->DeviceSizeMul = (uint8_t)((hsd->CSD[2] & 0x00038000U) >> 15U);
 80057ec:	687b      	ldr	r3, [r7, #4]
 80057ee:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80057f0:	0bdb      	lsrs	r3, r3, #15
 80057f2:	b2db      	uxtb	r3, r3
 80057f4:	f003 0307 	and.w	r3, r3, #7
 80057f8:	b2da      	uxtb	r2, r3
 80057fa:	683b      	ldr	r3, [r7, #0]
 80057fc:	761a      	strb	r2, [r3, #24]

    hsd->SdCard.BlockNbr  = (pCSD->DeviceSize + 1U) ;
 80057fe:	683b      	ldr	r3, [r7, #0]
 8005800:	691b      	ldr	r3, [r3, #16]
 8005802:	1c5a      	adds	r2, r3, #1
 8005804:	687b      	ldr	r3, [r7, #4]
 8005806:	655a      	str	r2, [r3, #84]	; 0x54
    hsd->SdCard.BlockNbr *= (1UL << ((pCSD->DeviceSizeMul & 0x07U) + 2U));
 8005808:	683b      	ldr	r3, [r7, #0]
 800580a:	7e1b      	ldrb	r3, [r3, #24]
 800580c:	b2db      	uxtb	r3, r3
 800580e:	f003 0307 	and.w	r3, r3, #7
 8005812:	3302      	adds	r3, #2
 8005814:	2201      	movs	r2, #1
 8005816:	fa02 f303 	lsl.w	r3, r2, r3
 800581a:	687a      	ldr	r2, [r7, #4]
 800581c:	6d52      	ldr	r2, [r2, #84]	; 0x54
 800581e:	fb03 f202 	mul.w	r2, r3, r2
 8005822:	687b      	ldr	r3, [r7, #4]
 8005824:	655a      	str	r2, [r3, #84]	; 0x54
    hsd->SdCard.BlockSize = (1UL << (pCSD->RdBlockLen & 0x0FU));
 8005826:	683b      	ldr	r3, [r7, #0]
 8005828:	7a1b      	ldrb	r3, [r3, #8]
 800582a:	b2db      	uxtb	r3, r3
 800582c:	f003 030f 	and.w	r3, r3, #15
 8005830:	2201      	movs	r2, #1
 8005832:	409a      	lsls	r2, r3
 8005834:	687b      	ldr	r3, [r7, #4]
 8005836:	659a      	str	r2, [r3, #88]	; 0x58

    hsd->SdCard.LogBlockNbr =  (hsd->SdCard.BlockNbr) * ((hsd->SdCard.BlockSize) / 512U);
 8005838:	687b      	ldr	r3, [r7, #4]
 800583a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800583c:	687a      	ldr	r2, [r7, #4]
 800583e:	6d92      	ldr	r2, [r2, #88]	; 0x58
 8005840:	0a52      	lsrs	r2, r2, #9
 8005842:	fb03 f202 	mul.w	r2, r3, r2
 8005846:	687b      	ldr	r3, [r7, #4]
 8005848:	65da      	str	r2, [r3, #92]	; 0x5c
    hsd->SdCard.LogBlockSize = 512U;
 800584a:	687b      	ldr	r3, [r7, #4]
 800584c:	f44f 7200 	mov.w	r2, #512	; 0x200
 8005850:	661a      	str	r2, [r3, #96]	; 0x60
 8005852:	e031      	b.n	80058b8 <HAL_SD_GetCardCSD+0x1fc>
  }
  else if(hsd->SdCard.CardType == CARD_SDHC_SDXC)
 8005854:	687b      	ldr	r3, [r7, #4]
 8005856:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005858:	2b01      	cmp	r3, #1
 800585a:	d11d      	bne.n	8005898 <HAL_SD_GetCardCSD+0x1dc>
  {
    /* Byte 7 */
    pCSD->DeviceSize = (((hsd->CSD[1] & 0x0000003FU) << 16U) | ((hsd->CSD[2] & 0xFFFF0000U) >> 16U));
 800585c:	687b      	ldr	r3, [r7, #4]
 800585e:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8005860:	041b      	lsls	r3, r3, #16
 8005862:	f403 127c 	and.w	r2, r3, #4128768	; 0x3f0000
 8005866:	687b      	ldr	r3, [r7, #4]
 8005868:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800586a:	0c1b      	lsrs	r3, r3, #16
 800586c:	431a      	orrs	r2, r3
 800586e:	683b      	ldr	r3, [r7, #0]
 8005870:	611a      	str	r2, [r3, #16]

    hsd->SdCard.BlockNbr = ((pCSD->DeviceSize + 1U) * 1024U);
 8005872:	683b      	ldr	r3, [r7, #0]
 8005874:	691b      	ldr	r3, [r3, #16]
 8005876:	3301      	adds	r3, #1
 8005878:	029a      	lsls	r2, r3, #10
 800587a:	687b      	ldr	r3, [r7, #4]
 800587c:	655a      	str	r2, [r3, #84]	; 0x54
    hsd->SdCard.LogBlockNbr = hsd->SdCard.BlockNbr;
 800587e:	687b      	ldr	r3, [r7, #4]
 8005880:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8005882:	687b      	ldr	r3, [r7, #4]
 8005884:	65da      	str	r2, [r3, #92]	; 0x5c
    hsd->SdCard.BlockSize = 512U;
 8005886:	687b      	ldr	r3, [r7, #4]
 8005888:	f44f 7200 	mov.w	r2, #512	; 0x200
 800588c:	659a      	str	r2, [r3, #88]	; 0x58
    hsd->SdCard.LogBlockSize = hsd->SdCard.BlockSize;
 800588e:	687b      	ldr	r3, [r7, #4]
 8005890:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8005892:	687b      	ldr	r3, [r7, #4]
 8005894:	661a      	str	r2, [r3, #96]	; 0x60
 8005896:	e00f      	b.n	80058b8 <HAL_SD_GetCardCSD+0x1fc>
  }
  else
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8005898:	687b      	ldr	r3, [r7, #4]
 800589a:	681b      	ldr	r3, [r3, #0]
 800589c:	4a58      	ldr	r2, [pc, #352]	; (8005a00 <HAL_SD_GetCardCSD+0x344>)
 800589e:	639a      	str	r2, [r3, #56]	; 0x38
    hsd->ErrorCode |= HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 80058a0:	687b      	ldr	r3, [r7, #4]
 80058a2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80058a4:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 80058a8:	687b      	ldr	r3, [r7, #4]
 80058aa:	639a      	str	r2, [r3, #56]	; 0x38
    hsd->State = HAL_SD_STATE_READY;
 80058ac:	687b      	ldr	r3, [r7, #4]
 80058ae:	2201      	movs	r2, #1
 80058b0:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    return HAL_ERROR;
 80058b4:	2301      	movs	r3, #1
 80058b6:	e09d      	b.n	80059f4 <HAL_SD_GetCardCSD+0x338>
  }

  pCSD->EraseGrSize = (uint8_t)((hsd->CSD[2] & 0x00004000U) >> 14U);
 80058b8:	687b      	ldr	r3, [r7, #4]
 80058ba:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80058bc:	0b9b      	lsrs	r3, r3, #14
 80058be:	b2db      	uxtb	r3, r3
 80058c0:	f003 0301 	and.w	r3, r3, #1
 80058c4:	b2da      	uxtb	r2, r3
 80058c6:	683b      	ldr	r3, [r7, #0]
 80058c8:	765a      	strb	r2, [r3, #25]

  pCSD->EraseGrMul = (uint8_t)((hsd->CSD[2] & 0x00003F80U) >> 7U);
 80058ca:	687b      	ldr	r3, [r7, #4]
 80058cc:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80058ce:	09db      	lsrs	r3, r3, #7
 80058d0:	b2db      	uxtb	r3, r3
 80058d2:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80058d6:	b2da      	uxtb	r2, r3
 80058d8:	683b      	ldr	r3, [r7, #0]
 80058da:	769a      	strb	r2, [r3, #26]

  pCSD->WrProtectGrSize = (uint8_t)(hsd->CSD[2] & 0x0000007FU);
 80058dc:	687b      	ldr	r3, [r7, #4]
 80058de:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80058e0:	b2db      	uxtb	r3, r3
 80058e2:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80058e6:	b2da      	uxtb	r2, r3
 80058e8:	683b      	ldr	r3, [r7, #0]
 80058ea:	76da      	strb	r2, [r3, #27]

  pCSD->WrProtectGrEnable = (uint8_t)((hsd->CSD[3] & 0x80000000U) >> 31U);
 80058ec:	687b      	ldr	r3, [r7, #4]
 80058ee:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80058f0:	0fdb      	lsrs	r3, r3, #31
 80058f2:	b2da      	uxtb	r2, r3
 80058f4:	683b      	ldr	r3, [r7, #0]
 80058f6:	771a      	strb	r2, [r3, #28]

  pCSD->ManDeflECC = (uint8_t)((hsd->CSD[3] & 0x60000000U) >> 29U);
 80058f8:	687b      	ldr	r3, [r7, #4]
 80058fa:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80058fc:	0f5b      	lsrs	r3, r3, #29
 80058fe:	b2db      	uxtb	r3, r3
 8005900:	f003 0303 	and.w	r3, r3, #3
 8005904:	b2da      	uxtb	r2, r3
 8005906:	683b      	ldr	r3, [r7, #0]
 8005908:	775a      	strb	r2, [r3, #29]

  pCSD->WrSpeedFact = (uint8_t)((hsd->CSD[3] & 0x1C000000U) >> 26U);
 800590a:	687b      	ldr	r3, [r7, #4]
 800590c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800590e:	0e9b      	lsrs	r3, r3, #26
 8005910:	b2db      	uxtb	r3, r3
 8005912:	f003 0307 	and.w	r3, r3, #7
 8005916:	b2da      	uxtb	r2, r3
 8005918:	683b      	ldr	r3, [r7, #0]
 800591a:	779a      	strb	r2, [r3, #30]

  pCSD->MaxWrBlockLen= (uint8_t)((hsd->CSD[3] & 0x03C00000U) >> 22U);
 800591c:	687b      	ldr	r3, [r7, #4]
 800591e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005920:	0d9b      	lsrs	r3, r3, #22
 8005922:	b2db      	uxtb	r3, r3
 8005924:	f003 030f 	and.w	r3, r3, #15
 8005928:	b2da      	uxtb	r2, r3
 800592a:	683b      	ldr	r3, [r7, #0]
 800592c:	77da      	strb	r2, [r3, #31]

  pCSD->WriteBlockPaPartial = (uint8_t)((hsd->CSD[3] & 0x00200000U) >> 21U);
 800592e:	687b      	ldr	r3, [r7, #4]
 8005930:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005932:	0d5b      	lsrs	r3, r3, #21
 8005934:	b2db      	uxtb	r3, r3
 8005936:	f003 0301 	and.w	r3, r3, #1
 800593a:	b2da      	uxtb	r2, r3
 800593c:	683b      	ldr	r3, [r7, #0]
 800593e:	f883 2020 	strb.w	r2, [r3, #32]

  pCSD->Reserved3 = 0;
 8005942:	683b      	ldr	r3, [r7, #0]
 8005944:	2200      	movs	r2, #0
 8005946:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  pCSD->ContentProtectAppli = (uint8_t)((hsd->CSD[3] & 0x00010000U) >> 16U);
 800594a:	687b      	ldr	r3, [r7, #4]
 800594c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800594e:	0c1b      	lsrs	r3, r3, #16
 8005950:	b2db      	uxtb	r3, r3
 8005952:	f003 0301 	and.w	r3, r3, #1
 8005956:	b2da      	uxtb	r2, r3
 8005958:	683b      	ldr	r3, [r7, #0]
 800595a:	f883 2022 	strb.w	r2, [r3, #34]	; 0x22

  pCSD->FileFormatGroup = (uint8_t)((hsd->CSD[3] & 0x00008000U) >> 15U);
 800595e:	687b      	ldr	r3, [r7, #4]
 8005960:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005962:	0bdb      	lsrs	r3, r3, #15
 8005964:	b2db      	uxtb	r3, r3
 8005966:	f003 0301 	and.w	r3, r3, #1
 800596a:	b2da      	uxtb	r2, r3
 800596c:	683b      	ldr	r3, [r7, #0]
 800596e:	f883 2023 	strb.w	r2, [r3, #35]	; 0x23

  pCSD->CopyFlag = (uint8_t)((hsd->CSD[3] & 0x00004000U) >> 14U);
 8005972:	687b      	ldr	r3, [r7, #4]
 8005974:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005976:	0b9b      	lsrs	r3, r3, #14
 8005978:	b2db      	uxtb	r3, r3
 800597a:	f003 0301 	and.w	r3, r3, #1
 800597e:	b2da      	uxtb	r2, r3
 8005980:	683b      	ldr	r3, [r7, #0]
 8005982:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  pCSD->PermWrProtect = (uint8_t)((hsd->CSD[3] & 0x00002000U) >> 13U);
 8005986:	687b      	ldr	r3, [r7, #4]
 8005988:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800598a:	0b5b      	lsrs	r3, r3, #13
 800598c:	b2db      	uxtb	r3, r3
 800598e:	f003 0301 	and.w	r3, r3, #1
 8005992:	b2da      	uxtb	r2, r3
 8005994:	683b      	ldr	r3, [r7, #0]
 8005996:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  pCSD->TempWrProtect = (uint8_t)((hsd->CSD[3] & 0x00001000U) >> 12U);
 800599a:	687b      	ldr	r3, [r7, #4]
 800599c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800599e:	0b1b      	lsrs	r3, r3, #12
 80059a0:	b2db      	uxtb	r3, r3
 80059a2:	f003 0301 	and.w	r3, r3, #1
 80059a6:	b2da      	uxtb	r2, r3
 80059a8:	683b      	ldr	r3, [r7, #0]
 80059aa:	f883 2026 	strb.w	r2, [r3, #38]	; 0x26

  pCSD->FileFormat = (uint8_t)((hsd->CSD[3] & 0x00000C00U) >> 10U);
 80059ae:	687b      	ldr	r3, [r7, #4]
 80059b0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80059b2:	0a9b      	lsrs	r3, r3, #10
 80059b4:	b2db      	uxtb	r3, r3
 80059b6:	f003 0303 	and.w	r3, r3, #3
 80059ba:	b2da      	uxtb	r2, r3
 80059bc:	683b      	ldr	r3, [r7, #0]
 80059be:	f883 2027 	strb.w	r2, [r3, #39]	; 0x27

  pCSD->ECC= (uint8_t)((hsd->CSD[3] & 0x00000300U) >> 8U);
 80059c2:	687b      	ldr	r3, [r7, #4]
 80059c4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80059c6:	0a1b      	lsrs	r3, r3, #8
 80059c8:	b2db      	uxtb	r3, r3
 80059ca:	f003 0303 	and.w	r3, r3, #3
 80059ce:	b2da      	uxtb	r2, r3
 80059d0:	683b      	ldr	r3, [r7, #0]
 80059d2:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28

  pCSD->CSD_CRC = (uint8_t)((hsd->CSD[3] & 0x000000FEU) >> 1U);
 80059d6:	687b      	ldr	r3, [r7, #4]
 80059d8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80059da:	085b      	lsrs	r3, r3, #1
 80059dc:	b2db      	uxtb	r3, r3
 80059de:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80059e2:	b2da      	uxtb	r2, r3
 80059e4:	683b      	ldr	r3, [r7, #0]
 80059e6:	f883 2029 	strb.w	r2, [r3, #41]	; 0x29

  pCSD->Reserved4 = 1;
 80059ea:	683b      	ldr	r3, [r7, #0]
 80059ec:	2201      	movs	r2, #1
 80059ee:	f883 202a 	strb.w	r2, [r3, #42]	; 0x2a

  return HAL_OK;
 80059f2:	2300      	movs	r3, #0
}
 80059f4:	4618      	mov	r0, r3
 80059f6:	370c      	adds	r7, #12
 80059f8:	46bd      	mov	sp, r7
 80059fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059fe:	4770      	bx	lr
 8005a00:	004005ff 	.word	0x004005ff

08005a04 <HAL_SD_GetCardInfo>:
  * @param  pCardInfo: Pointer to the HAL_SD_CardInfoTypeDef structure that
  *         will contain the SD card status information
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_GetCardInfo(SD_HandleTypeDef *hsd, HAL_SD_CardInfoTypeDef *pCardInfo)
{
 8005a04:	b480      	push	{r7}
 8005a06:	b083      	sub	sp, #12
 8005a08:	af00      	add	r7, sp, #0
 8005a0a:	6078      	str	r0, [r7, #4]
 8005a0c:	6039      	str	r1, [r7, #0]
  pCardInfo->CardType     = (uint32_t)(hsd->SdCard.CardType);
 8005a0e:	687b      	ldr	r3, [r7, #4]
 8005a10:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8005a12:	683b      	ldr	r3, [r7, #0]
 8005a14:	601a      	str	r2, [r3, #0]
  pCardInfo->CardVersion  = (uint32_t)(hsd->SdCard.CardVersion);
 8005a16:	687b      	ldr	r3, [r7, #4]
 8005a18:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8005a1a:	683b      	ldr	r3, [r7, #0]
 8005a1c:	605a      	str	r2, [r3, #4]
  pCardInfo->Class        = (uint32_t)(hsd->SdCard.Class);
 8005a1e:	687b      	ldr	r3, [r7, #4]
 8005a20:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8005a22:	683b      	ldr	r3, [r7, #0]
 8005a24:	609a      	str	r2, [r3, #8]
  pCardInfo->RelCardAdd   = (uint32_t)(hsd->SdCard.RelCardAdd);
 8005a26:	687b      	ldr	r3, [r7, #4]
 8005a28:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8005a2a:	683b      	ldr	r3, [r7, #0]
 8005a2c:	60da      	str	r2, [r3, #12]
  pCardInfo->BlockNbr     = (uint32_t)(hsd->SdCard.BlockNbr);
 8005a2e:	687b      	ldr	r3, [r7, #4]
 8005a30:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8005a32:	683b      	ldr	r3, [r7, #0]
 8005a34:	611a      	str	r2, [r3, #16]
  pCardInfo->BlockSize    = (uint32_t)(hsd->SdCard.BlockSize);
 8005a36:	687b      	ldr	r3, [r7, #4]
 8005a38:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8005a3a:	683b      	ldr	r3, [r7, #0]
 8005a3c:	615a      	str	r2, [r3, #20]
  pCardInfo->LogBlockNbr  = (uint32_t)(hsd->SdCard.LogBlockNbr);
 8005a3e:	687b      	ldr	r3, [r7, #4]
 8005a40:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8005a42:	683b      	ldr	r3, [r7, #0]
 8005a44:	619a      	str	r2, [r3, #24]
  pCardInfo->LogBlockSize = (uint32_t)(hsd->SdCard.LogBlockSize);
 8005a46:	687b      	ldr	r3, [r7, #4]
 8005a48:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8005a4a:	683b      	ldr	r3, [r7, #0]
 8005a4c:	61da      	str	r2, [r3, #28]

  return HAL_OK;
 8005a4e:	2300      	movs	r3, #0
}
 8005a50:	4618      	mov	r0, r3
 8005a52:	370c      	adds	r7, #12
 8005a54:	46bd      	mov	sp, r7
 8005a56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a5a:	4770      	bx	lr

08005a5c <HAL_SD_ConfigWideBusOperation>:
  *            @arg SDIO_BUS_WIDE_4B: 4-bit data transfer
  *            @arg SDIO_BUS_WIDE_1B: 1-bit data transfer
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_ConfigWideBusOperation(SD_HandleTypeDef *hsd, uint32_t WideMode)
{
 8005a5c:	b5b0      	push	{r4, r5, r7, lr}
 8005a5e:	b08e      	sub	sp, #56	; 0x38
 8005a60:	af04      	add	r7, sp, #16
 8005a62:	6078      	str	r0, [r7, #4]
 8005a64:	6039      	str	r1, [r7, #0]
  SDIO_InitTypeDef Init;
  uint32_t errorstate;
  HAL_StatusTypeDef status = HAL_OK;
 8005a66:	2300      	movs	r3, #0
 8005a68:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

  /* Check the parameters */
  assert_param(IS_SDIO_BUS_WIDE(WideMode));

  /* Change State */
  hsd->State = HAL_SD_STATE_BUSY;
 8005a6c:	687b      	ldr	r3, [r7, #4]
 8005a6e:	2203      	movs	r2, #3
 8005a70:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  if(hsd->SdCard.CardType != CARD_SECURED)
 8005a74:	687b      	ldr	r3, [r7, #4]
 8005a76:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005a78:	2b03      	cmp	r3, #3
 8005a7a:	d02e      	beq.n	8005ada <HAL_SD_ConfigWideBusOperation+0x7e>
  {
    if(WideMode == SDIO_BUS_WIDE_8B)
 8005a7c:	683b      	ldr	r3, [r7, #0]
 8005a7e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005a82:	d106      	bne.n	8005a92 <HAL_SD_ConfigWideBusOperation+0x36>
    {
      hsd->ErrorCode |= HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 8005a84:	687b      	ldr	r3, [r7, #4]
 8005a86:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005a88:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 8005a8c:	687b      	ldr	r3, [r7, #4]
 8005a8e:	639a      	str	r2, [r3, #56]	; 0x38
 8005a90:	e029      	b.n	8005ae6 <HAL_SD_ConfigWideBusOperation+0x8a>
    }
    else if(WideMode == SDIO_BUS_WIDE_4B)
 8005a92:	683b      	ldr	r3, [r7, #0]
 8005a94:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8005a98:	d10a      	bne.n	8005ab0 <HAL_SD_ConfigWideBusOperation+0x54>
    {
      errorstate = SD_WideBus_Enable(hsd);
 8005a9a:	6878      	ldr	r0, [r7, #4]
 8005a9c:	f000 fb2a 	bl	80060f4 <SD_WideBus_Enable>
 8005aa0:	6238      	str	r0, [r7, #32]

      hsd->ErrorCode |= errorstate;
 8005aa2:	687b      	ldr	r3, [r7, #4]
 8005aa4:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8005aa6:	6a3b      	ldr	r3, [r7, #32]
 8005aa8:	431a      	orrs	r2, r3
 8005aaa:	687b      	ldr	r3, [r7, #4]
 8005aac:	639a      	str	r2, [r3, #56]	; 0x38
 8005aae:	e01a      	b.n	8005ae6 <HAL_SD_ConfigWideBusOperation+0x8a>
    }
    else if(WideMode == SDIO_BUS_WIDE_1B)
 8005ab0:	683b      	ldr	r3, [r7, #0]
 8005ab2:	2b00      	cmp	r3, #0
 8005ab4:	d10a      	bne.n	8005acc <HAL_SD_ConfigWideBusOperation+0x70>
    {
      errorstate = SD_WideBus_Disable(hsd);
 8005ab6:	6878      	ldr	r0, [r7, #4]
 8005ab8:	f000 fb67 	bl	800618a <SD_WideBus_Disable>
 8005abc:	6238      	str	r0, [r7, #32]

      hsd->ErrorCode |= errorstate;
 8005abe:	687b      	ldr	r3, [r7, #4]
 8005ac0:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8005ac2:	6a3b      	ldr	r3, [r7, #32]
 8005ac4:	431a      	orrs	r2, r3
 8005ac6:	687b      	ldr	r3, [r7, #4]
 8005ac8:	639a      	str	r2, [r3, #56]	; 0x38
 8005aca:	e00c      	b.n	8005ae6 <HAL_SD_ConfigWideBusOperation+0x8a>
    }
    else
    {
      /* WideMode is not a valid argument*/
      hsd->ErrorCode |= HAL_SD_ERROR_PARAM;
 8005acc:	687b      	ldr	r3, [r7, #4]
 8005ace:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005ad0:	f043 6200 	orr.w	r2, r3, #134217728	; 0x8000000
 8005ad4:	687b      	ldr	r3, [r7, #4]
 8005ad6:	639a      	str	r2, [r3, #56]	; 0x38
 8005ad8:	e005      	b.n	8005ae6 <HAL_SD_ConfigWideBusOperation+0x8a>
    }
  }
  else
  {
    /* MMC Card does not support this feature */
    hsd->ErrorCode |= HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 8005ada:	687b      	ldr	r3, [r7, #4]
 8005adc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005ade:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 8005ae2:	687b      	ldr	r3, [r7, #4]
 8005ae4:	639a      	str	r2, [r3, #56]	; 0x38
  }

  if(hsd->ErrorCode != HAL_SD_ERROR_NONE)
 8005ae6:	687b      	ldr	r3, [r7, #4]
 8005ae8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005aea:	2b00      	cmp	r3, #0
 8005aec:	d00b      	beq.n	8005b06 <HAL_SD_ConfigWideBusOperation+0xaa>
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8005aee:	687b      	ldr	r3, [r7, #4]
 8005af0:	681b      	ldr	r3, [r3, #0]
 8005af2:	4a26      	ldr	r2, [pc, #152]	; (8005b8c <HAL_SD_ConfigWideBusOperation+0x130>)
 8005af4:	639a      	str	r2, [r3, #56]	; 0x38
    hsd->State = HAL_SD_STATE_READY;
 8005af6:	687b      	ldr	r3, [r7, #4]
 8005af8:	2201      	movs	r2, #1
 8005afa:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    status = HAL_ERROR;
 8005afe:	2301      	movs	r3, #1
 8005b00:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 8005b04:	e01f      	b.n	8005b46 <HAL_SD_ConfigWideBusOperation+0xea>
  }
  else
  {
    /* Configure the SDIO peripheral */
    Init.ClockEdge           = hsd->Init.ClockEdge;
 8005b06:	687b      	ldr	r3, [r7, #4]
 8005b08:	685b      	ldr	r3, [r3, #4]
 8005b0a:	60bb      	str	r3, [r7, #8]
    Init.ClockBypass         = hsd->Init.ClockBypass;
 8005b0c:	687b      	ldr	r3, [r7, #4]
 8005b0e:	689b      	ldr	r3, [r3, #8]
 8005b10:	60fb      	str	r3, [r7, #12]
    Init.ClockPowerSave      = hsd->Init.ClockPowerSave;
 8005b12:	687b      	ldr	r3, [r7, #4]
 8005b14:	68db      	ldr	r3, [r3, #12]
 8005b16:	613b      	str	r3, [r7, #16]
    Init.BusWide             = WideMode;
 8005b18:	683b      	ldr	r3, [r7, #0]
 8005b1a:	617b      	str	r3, [r7, #20]
    Init.HardwareFlowControl = hsd->Init.HardwareFlowControl;
 8005b1c:	687b      	ldr	r3, [r7, #4]
 8005b1e:	695b      	ldr	r3, [r3, #20]
 8005b20:	61bb      	str	r3, [r7, #24]
    Init.ClockDiv            = hsd->Init.ClockDiv;
 8005b22:	687b      	ldr	r3, [r7, #4]
 8005b24:	699b      	ldr	r3, [r3, #24]
 8005b26:	61fb      	str	r3, [r7, #28]
    (void)SDIO_Init(hsd->Instance, Init);
 8005b28:	687b      	ldr	r3, [r7, #4]
 8005b2a:	681d      	ldr	r5, [r3, #0]
 8005b2c:	466c      	mov	r4, sp
 8005b2e:	f107 0314 	add.w	r3, r7, #20
 8005b32:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 8005b36:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 8005b3a:	f107 0308 	add.w	r3, r7, #8
 8005b3e:	cb0e      	ldmia	r3, {r1, r2, r3}
 8005b40:	4628      	mov	r0, r5
 8005b42:	f003 fb51 	bl	80091e8 <SDIO_Init>
  }

  /* Set Block Size for Card */
  errorstate = SDMMC_CmdBlockLength(hsd->Instance, BLOCKSIZE);
 8005b46:	687b      	ldr	r3, [r7, #4]
 8005b48:	681b      	ldr	r3, [r3, #0]
 8005b4a:	f44f 7100 	mov.w	r1, #512	; 0x200
 8005b4e:	4618      	mov	r0, r3
 8005b50:	f003 fc25 	bl	800939e <SDMMC_CmdBlockLength>
 8005b54:	6238      	str	r0, [r7, #32]
  if(errorstate != HAL_SD_ERROR_NONE)
 8005b56:	6a3b      	ldr	r3, [r7, #32]
 8005b58:	2b00      	cmp	r3, #0
 8005b5a:	d00c      	beq.n	8005b76 <HAL_SD_ConfigWideBusOperation+0x11a>
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8005b5c:	687b      	ldr	r3, [r7, #4]
 8005b5e:	681b      	ldr	r3, [r3, #0]
 8005b60:	4a0a      	ldr	r2, [pc, #40]	; (8005b8c <HAL_SD_ConfigWideBusOperation+0x130>)
 8005b62:	639a      	str	r2, [r3, #56]	; 0x38
    hsd->ErrorCode |= errorstate;
 8005b64:	687b      	ldr	r3, [r7, #4]
 8005b66:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8005b68:	6a3b      	ldr	r3, [r7, #32]
 8005b6a:	431a      	orrs	r2, r3
 8005b6c:	687b      	ldr	r3, [r7, #4]
 8005b6e:	639a      	str	r2, [r3, #56]	; 0x38
    status = HAL_ERROR;
 8005b70:	2301      	movs	r3, #1
 8005b72:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  /* Change State */
  hsd->State = HAL_SD_STATE_READY;
 8005b76:	687b      	ldr	r3, [r7, #4]
 8005b78:	2201      	movs	r2, #1
 8005b7a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  return status;
 8005b7e:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
}
 8005b82:	4618      	mov	r0, r3
 8005b84:	3728      	adds	r7, #40	; 0x28
 8005b86:	46bd      	mov	sp, r7
 8005b88:	bdb0      	pop	{r4, r5, r7, pc}
 8005b8a:	bf00      	nop
 8005b8c:	004005ff 	.word	0x004005ff

08005b90 <HAL_SD_GetCardState>:
  * @brief  Gets the current sd card data state.
  * @param  hsd: pointer to SD handle
  * @retval Card state
  */
HAL_SD_CardStateTypeDef HAL_SD_GetCardState(SD_HandleTypeDef *hsd)
{
 8005b90:	b580      	push	{r7, lr}
 8005b92:	b086      	sub	sp, #24
 8005b94:	af00      	add	r7, sp, #0
 8005b96:	6078      	str	r0, [r7, #4]
  uint32_t cardstate;
  uint32_t errorstate;
  uint32_t resp1 = 0;
 8005b98:	2300      	movs	r3, #0
 8005b9a:	60fb      	str	r3, [r7, #12]

  errorstate = SD_SendStatus(hsd, &resp1);
 8005b9c:	f107 030c 	add.w	r3, r7, #12
 8005ba0:	4619      	mov	r1, r3
 8005ba2:	6878      	ldr	r0, [r7, #4]
 8005ba4:	f000 fa7e 	bl	80060a4 <SD_SendStatus>
 8005ba8:	6178      	str	r0, [r7, #20]
  if(errorstate != HAL_SD_ERROR_NONE)
 8005baa:	697b      	ldr	r3, [r7, #20]
 8005bac:	2b00      	cmp	r3, #0
 8005bae:	d005      	beq.n	8005bbc <HAL_SD_GetCardState+0x2c>
  {
    hsd->ErrorCode |= errorstate;
 8005bb0:	687b      	ldr	r3, [r7, #4]
 8005bb2:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8005bb4:	697b      	ldr	r3, [r7, #20]
 8005bb6:	431a      	orrs	r2, r3
 8005bb8:	687b      	ldr	r3, [r7, #4]
 8005bba:	639a      	str	r2, [r3, #56]	; 0x38
  }

  cardstate = ((resp1 >> 9U) & 0x0FU);
 8005bbc:	68fb      	ldr	r3, [r7, #12]
 8005bbe:	0a5b      	lsrs	r3, r3, #9
 8005bc0:	f003 030f 	and.w	r3, r3, #15
 8005bc4:	613b      	str	r3, [r7, #16]

  return (HAL_SD_CardStateTypeDef)cardstate;
 8005bc6:	693b      	ldr	r3, [r7, #16]
}
 8005bc8:	4618      	mov	r0, r3
 8005bca:	3718      	adds	r7, #24
 8005bcc:	46bd      	mov	sp, r7
 8005bce:	bd80      	pop	{r7, pc}

08005bd0 <SD_DMATransmitCplt>:
  * @brief  DMA SD transmit process complete callback
  * @param  hdma: DMA handle
  * @retval None
  */
static void SD_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 8005bd0:	b480      	push	{r7}
 8005bd2:	b085      	sub	sp, #20
 8005bd4:	af00      	add	r7, sp, #0
 8005bd6:	6078      	str	r0, [r7, #4]
  SD_HandleTypeDef* hsd = (SD_HandleTypeDef* )(hdma->Parent);
 8005bd8:	687b      	ldr	r3, [r7, #4]
 8005bda:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005bdc:	60fb      	str	r3, [r7, #12]

  /* Enable DATAEND Interrupt */
  __HAL_SD_ENABLE_IT(hsd, (SDIO_IT_DATAEND));
 8005bde:	68fb      	ldr	r3, [r7, #12]
 8005be0:	681b      	ldr	r3, [r3, #0]
 8005be2:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8005be4:	68fb      	ldr	r3, [r7, #12]
 8005be6:	681b      	ldr	r3, [r3, #0]
 8005be8:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8005bec:	63da      	str	r2, [r3, #60]	; 0x3c
}
 8005bee:	bf00      	nop
 8005bf0:	3714      	adds	r7, #20
 8005bf2:	46bd      	mov	sp, r7
 8005bf4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005bf8:	4770      	bx	lr

08005bfa <SD_DMAReceiveCplt>:
  * @brief  DMA SD receive process complete callback
  * @param  hdma: DMA handle
  * @retval None
  */
static void SD_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8005bfa:	b580      	push	{r7, lr}
 8005bfc:	b084      	sub	sp, #16
 8005bfe:	af00      	add	r7, sp, #0
 8005c00:	6078      	str	r0, [r7, #4]
  SD_HandleTypeDef* hsd = (SD_HandleTypeDef* )(hdma->Parent);
 8005c02:	687b      	ldr	r3, [r7, #4]
 8005c04:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005c06:	60fb      	str	r3, [r7, #12]
  uint32_t errorstate;

  /* Send stop command in multiblock write */
  if(hsd->Context == (SD_CONTEXT_READ_MULTIPLE_BLOCK | SD_CONTEXT_DMA))
 8005c08:	68fb      	ldr	r3, [r7, #12]
 8005c0a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005c0c:	2b82      	cmp	r3, #130	; 0x82
 8005c0e:	d111      	bne.n	8005c34 <SD_DMAReceiveCplt+0x3a>
  {
    errorstate = SDMMC_CmdStopTransfer(hsd->Instance);
 8005c10:	68fb      	ldr	r3, [r7, #12]
 8005c12:	681b      	ldr	r3, [r3, #0]
 8005c14:	4618      	mov	r0, r3
 8005c16:	f003 fc6d 	bl	80094f4 <SDMMC_CmdStopTransfer>
 8005c1a:	60b8      	str	r0, [r7, #8]
    if(errorstate != HAL_SD_ERROR_NONE)
 8005c1c:	68bb      	ldr	r3, [r7, #8]
 8005c1e:	2b00      	cmp	r3, #0
 8005c20:	d008      	beq.n	8005c34 <SD_DMAReceiveCplt+0x3a>
    {
      hsd->ErrorCode |= errorstate;
 8005c22:	68fb      	ldr	r3, [r7, #12]
 8005c24:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8005c26:	68bb      	ldr	r3, [r7, #8]
 8005c28:	431a      	orrs	r2, r3
 8005c2a:	68fb      	ldr	r3, [r7, #12]
 8005c2c:	639a      	str	r2, [r3, #56]	; 0x38
#if (USE_HAL_SD_REGISTER_CALLBACKS == 1)
      hsd->ErrorCallback(hsd);
#else
      HAL_SD_ErrorCallback(hsd);
 8005c2e:	68f8      	ldr	r0, [r7, #12]
 8005c30:	f7ff fd3a 	bl	80056a8 <HAL_SD_ErrorCallback>
    }
  }

  /* Disable the DMA transfer for transmit request by setting the DMAEN bit
  in the SD DCTRL register */
  hsd->Instance->DCTRL &= (uint32_t)~((uint32_t)SDIO_DCTRL_DMAEN);
 8005c34:	68fb      	ldr	r3, [r7, #12]
 8005c36:	681b      	ldr	r3, [r3, #0]
 8005c38:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005c3a:	68fb      	ldr	r3, [r7, #12]
 8005c3c:	681b      	ldr	r3, [r3, #0]
 8005c3e:	f022 0208 	bic.w	r2, r2, #8
 8005c42:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Clear all the static flags */
  __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_DATA_FLAGS);
 8005c44:	68fb      	ldr	r3, [r7, #12]
 8005c46:	681b      	ldr	r3, [r3, #0]
 8005c48:	f240 523a 	movw	r2, #1338	; 0x53a
 8005c4c:	639a      	str	r2, [r3, #56]	; 0x38

  hsd->State = HAL_SD_STATE_READY;
 8005c4e:	68fb      	ldr	r3, [r7, #12]
 8005c50:	2201      	movs	r2, #1
 8005c52:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  hsd->Context = SD_CONTEXT_NONE;
 8005c56:	68fb      	ldr	r3, [r7, #12]
 8005c58:	2200      	movs	r2, #0
 8005c5a:	631a      	str	r2, [r3, #48]	; 0x30

#if (USE_HAL_SD_REGISTER_CALLBACKS == 1)
  hsd->RxCpltCallback(hsd);
#else
  HAL_SD_RxCpltCallback(hsd);
 8005c5c:	68f8      	ldr	r0, [r7, #12]
 8005c5e:	f004 f8e3 	bl	8009e28 <HAL_SD_RxCpltCallback>
#endif
}
 8005c62:	bf00      	nop
 8005c64:	3710      	adds	r7, #16
 8005c66:	46bd      	mov	sp, r7
 8005c68:	bd80      	pop	{r7, pc}
	...

08005c6c <SD_DMAError>:
  * @brief  DMA SD communication error callback
  * @param  hdma: DMA handle
  * @retval None
  */
static void SD_DMAError(DMA_HandleTypeDef *hdma)
{
 8005c6c:	b580      	push	{r7, lr}
 8005c6e:	b086      	sub	sp, #24
 8005c70:	af00      	add	r7, sp, #0
 8005c72:	6078      	str	r0, [r7, #4]
  SD_HandleTypeDef* hsd = (SD_HandleTypeDef* )(hdma->Parent);
 8005c74:	687b      	ldr	r3, [r7, #4]
 8005c76:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005c78:	617b      	str	r3, [r7, #20]
  HAL_SD_CardStateTypeDef CardState;
  uint32_t RxErrorCode, TxErrorCode;

  /* if DMA error is FIFO error ignore it */
  if(HAL_DMA_GetError(hdma) != HAL_DMA_ERROR_FE)
 8005c7a:	6878      	ldr	r0, [r7, #4]
 8005c7c:	f7fe f994 	bl	8003fa8 <HAL_DMA_GetError>
 8005c80:	4603      	mov	r3, r0
 8005c82:	2b02      	cmp	r3, #2
 8005c84:	d03e      	beq.n	8005d04 <SD_DMAError+0x98>
  {
    RxErrorCode = hsd->hdmarx->ErrorCode;
 8005c86:	697b      	ldr	r3, [r7, #20]
 8005c88:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005c8a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005c8c:	613b      	str	r3, [r7, #16]
    TxErrorCode = hsd->hdmatx->ErrorCode;  
 8005c8e:	697b      	ldr	r3, [r7, #20]
 8005c90:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005c92:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005c94:	60fb      	str	r3, [r7, #12]
    if((RxErrorCode == HAL_DMA_ERROR_TE) || (TxErrorCode == HAL_DMA_ERROR_TE))
 8005c96:	693b      	ldr	r3, [r7, #16]
 8005c98:	2b01      	cmp	r3, #1
 8005c9a:	d002      	beq.n	8005ca2 <SD_DMAError+0x36>
 8005c9c:	68fb      	ldr	r3, [r7, #12]
 8005c9e:	2b01      	cmp	r3, #1
 8005ca0:	d12d      	bne.n	8005cfe <SD_DMAError+0x92>
    {
      /* Clear All flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8005ca2:	697b      	ldr	r3, [r7, #20]
 8005ca4:	681b      	ldr	r3, [r3, #0]
 8005ca6:	4a19      	ldr	r2, [pc, #100]	; (8005d0c <SD_DMAError+0xa0>)
 8005ca8:	639a      	str	r2, [r3, #56]	; 0x38

      /* Disable All interrupts */
      __HAL_SD_DISABLE_IT(hsd, SDIO_IT_DATAEND | SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT|\
 8005caa:	697b      	ldr	r3, [r7, #20]
 8005cac:	681b      	ldr	r3, [r3, #0]
 8005cae:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8005cb0:	697b      	ldr	r3, [r7, #20]
 8005cb2:	681b      	ldr	r3, [r3, #0]
 8005cb4:	f422 729d 	bic.w	r2, r2, #314	; 0x13a
 8005cb8:	63da      	str	r2, [r3, #60]	; 0x3c
        SDIO_IT_TXUNDERR| SDIO_IT_RXOVERR);

      hsd->ErrorCode |= HAL_SD_ERROR_DMA;
 8005cba:	697b      	ldr	r3, [r7, #20]
 8005cbc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005cbe:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
 8005cc2:	697b      	ldr	r3, [r7, #20]
 8005cc4:	639a      	str	r2, [r3, #56]	; 0x38
      CardState = HAL_SD_GetCardState(hsd);
 8005cc6:	6978      	ldr	r0, [r7, #20]
 8005cc8:	f7ff ff62 	bl	8005b90 <HAL_SD_GetCardState>
 8005ccc:	60b8      	str	r0, [r7, #8]
      if((CardState == HAL_SD_CARD_RECEIVING) || (CardState == HAL_SD_CARD_SENDING))
 8005cce:	68bb      	ldr	r3, [r7, #8]
 8005cd0:	2b06      	cmp	r3, #6
 8005cd2:	d002      	beq.n	8005cda <SD_DMAError+0x6e>
 8005cd4:	68bb      	ldr	r3, [r7, #8]
 8005cd6:	2b05      	cmp	r3, #5
 8005cd8:	d10a      	bne.n	8005cf0 <SD_DMAError+0x84>
      {
        hsd->ErrorCode |= SDMMC_CmdStopTransfer(hsd->Instance);
 8005cda:	697b      	ldr	r3, [r7, #20]
 8005cdc:	681b      	ldr	r3, [r3, #0]
 8005cde:	4618      	mov	r0, r3
 8005ce0:	f003 fc08 	bl	80094f4 <SDMMC_CmdStopTransfer>
 8005ce4:	4602      	mov	r2, r0
 8005ce6:	697b      	ldr	r3, [r7, #20]
 8005ce8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005cea:	431a      	orrs	r2, r3
 8005cec:	697b      	ldr	r3, [r7, #20]
 8005cee:	639a      	str	r2, [r3, #56]	; 0x38
      }

      hsd->State= HAL_SD_STATE_READY;
 8005cf0:	697b      	ldr	r3, [r7, #20]
 8005cf2:	2201      	movs	r2, #1
 8005cf4:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 8005cf8:	697b      	ldr	r3, [r7, #20]
 8005cfa:	2200      	movs	r2, #0
 8005cfc:	631a      	str	r2, [r3, #48]	; 0x30
    }

#if (USE_HAL_SD_REGISTER_CALLBACKS == 1)
    hsd->ErrorCallback(hsd);
#else
    HAL_SD_ErrorCallback(hsd);
 8005cfe:	6978      	ldr	r0, [r7, #20]
 8005d00:	f7ff fcd2 	bl	80056a8 <HAL_SD_ErrorCallback>
#endif
  }
}
 8005d04:	bf00      	nop
 8005d06:	3718      	adds	r7, #24
 8005d08:	46bd      	mov	sp, r7
 8005d0a:	bd80      	pop	{r7, pc}
 8005d0c:	004005ff 	.word	0x004005ff

08005d10 <SD_DMATxAbort>:
  * @brief  DMA SD Tx Abort callback
  * @param  hdma: DMA handle
  * @retval None
  */
static void SD_DMATxAbort(DMA_HandleTypeDef *hdma)
{
 8005d10:	b580      	push	{r7, lr}
 8005d12:	b084      	sub	sp, #16
 8005d14:	af00      	add	r7, sp, #0
 8005d16:	6078      	str	r0, [r7, #4]
  SD_HandleTypeDef* hsd = (SD_HandleTypeDef* )(hdma->Parent);
 8005d18:	687b      	ldr	r3, [r7, #4]
 8005d1a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005d1c:	60fb      	str	r3, [r7, #12]
  HAL_SD_CardStateTypeDef CardState;

  /* Clear All flags */
  __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_DATA_FLAGS);
 8005d1e:	68fb      	ldr	r3, [r7, #12]
 8005d20:	681b      	ldr	r3, [r3, #0]
 8005d22:	f240 523a 	movw	r2, #1338	; 0x53a
 8005d26:	639a      	str	r2, [r3, #56]	; 0x38

  CardState = HAL_SD_GetCardState(hsd);
 8005d28:	68f8      	ldr	r0, [r7, #12]
 8005d2a:	f7ff ff31 	bl	8005b90 <HAL_SD_GetCardState>
 8005d2e:	60b8      	str	r0, [r7, #8]
  hsd->State = HAL_SD_STATE_READY;
 8005d30:	68fb      	ldr	r3, [r7, #12]
 8005d32:	2201      	movs	r2, #1
 8005d34:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  hsd->Context = SD_CONTEXT_NONE;
 8005d38:	68fb      	ldr	r3, [r7, #12]
 8005d3a:	2200      	movs	r2, #0
 8005d3c:	631a      	str	r2, [r3, #48]	; 0x30
  if((CardState == HAL_SD_CARD_RECEIVING) || (CardState == HAL_SD_CARD_SENDING))
 8005d3e:	68bb      	ldr	r3, [r7, #8]
 8005d40:	2b06      	cmp	r3, #6
 8005d42:	d002      	beq.n	8005d4a <SD_DMATxAbort+0x3a>
 8005d44:	68bb      	ldr	r3, [r7, #8]
 8005d46:	2b05      	cmp	r3, #5
 8005d48:	d10a      	bne.n	8005d60 <SD_DMATxAbort+0x50>
  {
    hsd->ErrorCode |= SDMMC_CmdStopTransfer(hsd->Instance);
 8005d4a:	68fb      	ldr	r3, [r7, #12]
 8005d4c:	681b      	ldr	r3, [r3, #0]
 8005d4e:	4618      	mov	r0, r3
 8005d50:	f003 fbd0 	bl	80094f4 <SDMMC_CmdStopTransfer>
 8005d54:	4602      	mov	r2, r0
 8005d56:	68fb      	ldr	r3, [r7, #12]
 8005d58:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005d5a:	431a      	orrs	r2, r3
 8005d5c:	68fb      	ldr	r3, [r7, #12]
 8005d5e:	639a      	str	r2, [r3, #56]	; 0x38
  }

  if(hsd->ErrorCode == HAL_SD_ERROR_NONE)
 8005d60:	68fb      	ldr	r3, [r7, #12]
 8005d62:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005d64:	2b00      	cmp	r3, #0
 8005d66:	d103      	bne.n	8005d70 <SD_DMATxAbort+0x60>
  {
#if (USE_HAL_SD_REGISTER_CALLBACKS == 1)
    hsd->AbortCpltCallback(hsd);
#else
    HAL_SD_AbortCallback(hsd);
 8005d68:	68f8      	ldr	r0, [r7, #12]
 8005d6a:	f004 f849 	bl	8009e00 <HAL_SD_AbortCallback>
    hsd->ErrorCallback(hsd);
#else
    HAL_SD_ErrorCallback(hsd);
#endif
  }
}
 8005d6e:	e002      	b.n	8005d76 <SD_DMATxAbort+0x66>
    HAL_SD_ErrorCallback(hsd);
 8005d70:	68f8      	ldr	r0, [r7, #12]
 8005d72:	f7ff fc99 	bl	80056a8 <HAL_SD_ErrorCallback>
}
 8005d76:	bf00      	nop
 8005d78:	3710      	adds	r7, #16
 8005d7a:	46bd      	mov	sp, r7
 8005d7c:	bd80      	pop	{r7, pc}

08005d7e <SD_DMARxAbort>:
  * @brief  DMA SD Rx Abort callback
  * @param  hdma: DMA handle
  * @retval None
  */
static void SD_DMARxAbort(DMA_HandleTypeDef *hdma)
{
 8005d7e:	b580      	push	{r7, lr}
 8005d80:	b084      	sub	sp, #16
 8005d82:	af00      	add	r7, sp, #0
 8005d84:	6078      	str	r0, [r7, #4]
  SD_HandleTypeDef* hsd = (SD_HandleTypeDef* )(hdma->Parent);
 8005d86:	687b      	ldr	r3, [r7, #4]
 8005d88:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005d8a:	60fb      	str	r3, [r7, #12]
  HAL_SD_CardStateTypeDef CardState;

  /* Clear All flags */
  __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_DATA_FLAGS);
 8005d8c:	68fb      	ldr	r3, [r7, #12]
 8005d8e:	681b      	ldr	r3, [r3, #0]
 8005d90:	f240 523a 	movw	r2, #1338	; 0x53a
 8005d94:	639a      	str	r2, [r3, #56]	; 0x38

  CardState = HAL_SD_GetCardState(hsd);
 8005d96:	68f8      	ldr	r0, [r7, #12]
 8005d98:	f7ff fefa 	bl	8005b90 <HAL_SD_GetCardState>
 8005d9c:	60b8      	str	r0, [r7, #8]
  hsd->State = HAL_SD_STATE_READY;
 8005d9e:	68fb      	ldr	r3, [r7, #12]
 8005da0:	2201      	movs	r2, #1
 8005da2:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  hsd->Context = SD_CONTEXT_NONE;
 8005da6:	68fb      	ldr	r3, [r7, #12]
 8005da8:	2200      	movs	r2, #0
 8005daa:	631a      	str	r2, [r3, #48]	; 0x30
  if((CardState == HAL_SD_CARD_RECEIVING) || (CardState == HAL_SD_CARD_SENDING))
 8005dac:	68bb      	ldr	r3, [r7, #8]
 8005dae:	2b06      	cmp	r3, #6
 8005db0:	d002      	beq.n	8005db8 <SD_DMARxAbort+0x3a>
 8005db2:	68bb      	ldr	r3, [r7, #8]
 8005db4:	2b05      	cmp	r3, #5
 8005db6:	d10a      	bne.n	8005dce <SD_DMARxAbort+0x50>
  {
    hsd->ErrorCode |= SDMMC_CmdStopTransfer(hsd->Instance);
 8005db8:	68fb      	ldr	r3, [r7, #12]
 8005dba:	681b      	ldr	r3, [r3, #0]
 8005dbc:	4618      	mov	r0, r3
 8005dbe:	f003 fb99 	bl	80094f4 <SDMMC_CmdStopTransfer>
 8005dc2:	4602      	mov	r2, r0
 8005dc4:	68fb      	ldr	r3, [r7, #12]
 8005dc6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005dc8:	431a      	orrs	r2, r3
 8005dca:	68fb      	ldr	r3, [r7, #12]
 8005dcc:	639a      	str	r2, [r3, #56]	; 0x38
  }

  if(hsd->ErrorCode == HAL_SD_ERROR_NONE)
 8005dce:	68fb      	ldr	r3, [r7, #12]
 8005dd0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005dd2:	2b00      	cmp	r3, #0
 8005dd4:	d103      	bne.n	8005dde <SD_DMARxAbort+0x60>
  {
#if (USE_HAL_SD_REGISTER_CALLBACKS == 1)
    hsd->AbortCpltCallback(hsd);
#else
    HAL_SD_AbortCallback(hsd);
 8005dd6:	68f8      	ldr	r0, [r7, #12]
 8005dd8:	f004 f812 	bl	8009e00 <HAL_SD_AbortCallback>
    hsd->ErrorCallback(hsd);
#else
    HAL_SD_ErrorCallback(hsd);
#endif
  }
}
 8005ddc:	e002      	b.n	8005de4 <SD_DMARxAbort+0x66>
    HAL_SD_ErrorCallback(hsd);
 8005dde:	68f8      	ldr	r0, [r7, #12]
 8005de0:	f7ff fc62 	bl	80056a8 <HAL_SD_ErrorCallback>
}
 8005de4:	bf00      	nop
 8005de6:	3710      	adds	r7, #16
 8005de8:	46bd      	mov	sp, r7
 8005dea:	bd80      	pop	{r7, pc}

08005dec <SD_InitCard>:
  * @brief  Initializes the sd card.
  * @param  hsd: Pointer to SD handle
  * @retval SD Card error state
  */
static uint32_t SD_InitCard(SD_HandleTypeDef *hsd)
{
 8005dec:	b5b0      	push	{r4, r5, r7, lr}
 8005dee:	b094      	sub	sp, #80	; 0x50
 8005df0:	af04      	add	r7, sp, #16
 8005df2:	6078      	str	r0, [r7, #4]
  HAL_SD_CardCSDTypeDef CSD;
  uint32_t errorstate;
  uint16_t sd_rca = 1U;
 8005df4:	2301      	movs	r3, #1
 8005df6:	81fb      	strh	r3, [r7, #14]

  /* Check the power State */
  if(SDIO_GetPowerState(hsd->Instance) == 0U)
 8005df8:	687b      	ldr	r3, [r7, #4]
 8005dfa:	681b      	ldr	r3, [r3, #0]
 8005dfc:	4618      	mov	r0, r3
 8005dfe:	f003 fa4a 	bl	8009296 <SDIO_GetPowerState>
 8005e02:	4603      	mov	r3, r0
 8005e04:	2b00      	cmp	r3, #0
 8005e06:	d102      	bne.n	8005e0e <SD_InitCard+0x22>
  {
    /* Power off */
    return HAL_SD_ERROR_REQUEST_NOT_APPLICABLE;
 8005e08:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
 8005e0c:	e0b8      	b.n	8005f80 <SD_InitCard+0x194>
  }

  if(hsd->SdCard.CardType != CARD_SECURED)
 8005e0e:	687b      	ldr	r3, [r7, #4]
 8005e10:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005e12:	2b03      	cmp	r3, #3
 8005e14:	d02f      	beq.n	8005e76 <SD_InitCard+0x8a>
  {
    /* Send CMD2 ALL_SEND_CID */
    errorstate = SDMMC_CmdSendCID(hsd->Instance);
 8005e16:	687b      	ldr	r3, [r7, #4]
 8005e18:	681b      	ldr	r3, [r3, #0]
 8005e1a:	4618      	mov	r0, r3
 8005e1c:	f003 fc74 	bl	8009708 <SDMMC_CmdSendCID>
 8005e20:	63f8      	str	r0, [r7, #60]	; 0x3c
    if(errorstate != HAL_SD_ERROR_NONE)
 8005e22:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005e24:	2b00      	cmp	r3, #0
 8005e26:	d001      	beq.n	8005e2c <SD_InitCard+0x40>
    {
      return errorstate;
 8005e28:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005e2a:	e0a9      	b.n	8005f80 <SD_InitCard+0x194>
    }
    else
    {
      /* Get Card identification number data */
      hsd->CID[0U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP1);
 8005e2c:	687b      	ldr	r3, [r7, #4]
 8005e2e:	681b      	ldr	r3, [r3, #0]
 8005e30:	2100      	movs	r1, #0
 8005e32:	4618      	mov	r0, r3
 8005e34:	f003 fa74 	bl	8009320 <SDIO_GetResponse>
 8005e38:	4602      	mov	r2, r0
 8005e3a:	687b      	ldr	r3, [r7, #4]
 8005e3c:	675a      	str	r2, [r3, #116]	; 0x74
      hsd->CID[1U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP2);
 8005e3e:	687b      	ldr	r3, [r7, #4]
 8005e40:	681b      	ldr	r3, [r3, #0]
 8005e42:	2104      	movs	r1, #4
 8005e44:	4618      	mov	r0, r3
 8005e46:	f003 fa6b 	bl	8009320 <SDIO_GetResponse>
 8005e4a:	4602      	mov	r2, r0
 8005e4c:	687b      	ldr	r3, [r7, #4]
 8005e4e:	679a      	str	r2, [r3, #120]	; 0x78
      hsd->CID[2U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP3);
 8005e50:	687b      	ldr	r3, [r7, #4]
 8005e52:	681b      	ldr	r3, [r3, #0]
 8005e54:	2108      	movs	r1, #8
 8005e56:	4618      	mov	r0, r3
 8005e58:	f003 fa62 	bl	8009320 <SDIO_GetResponse>
 8005e5c:	4602      	mov	r2, r0
 8005e5e:	687b      	ldr	r3, [r7, #4]
 8005e60:	67da      	str	r2, [r3, #124]	; 0x7c
      hsd->CID[3U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP4);
 8005e62:	687b      	ldr	r3, [r7, #4]
 8005e64:	681b      	ldr	r3, [r3, #0]
 8005e66:	210c      	movs	r1, #12
 8005e68:	4618      	mov	r0, r3
 8005e6a:	f003 fa59 	bl	8009320 <SDIO_GetResponse>
 8005e6e:	4602      	mov	r2, r0
 8005e70:	687b      	ldr	r3, [r7, #4]
 8005e72:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    }
  }

  if(hsd->SdCard.CardType != CARD_SECURED)
 8005e76:	687b      	ldr	r3, [r7, #4]
 8005e78:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005e7a:	2b03      	cmp	r3, #3
 8005e7c:	d00d      	beq.n	8005e9a <SD_InitCard+0xae>
  {
    /* Send CMD3 SET_REL_ADDR with argument 0 */
    /* SD Card publishes its RCA. */
    errorstate = SDMMC_CmdSetRelAdd(hsd->Instance, &sd_rca);
 8005e7e:	687b      	ldr	r3, [r7, #4]
 8005e80:	681b      	ldr	r3, [r3, #0]
 8005e82:	f107 020e 	add.w	r2, r7, #14
 8005e86:	4611      	mov	r1, r2
 8005e88:	4618      	mov	r0, r3
 8005e8a:	f003 fc7a 	bl	8009782 <SDMMC_CmdSetRelAdd>
 8005e8e:	63f8      	str	r0, [r7, #60]	; 0x3c
    if(errorstate != HAL_SD_ERROR_NONE)
 8005e90:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005e92:	2b00      	cmp	r3, #0
 8005e94:	d001      	beq.n	8005e9a <SD_InitCard+0xae>
    {
      return errorstate;
 8005e96:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005e98:	e072      	b.n	8005f80 <SD_InitCard+0x194>
    }
  }
  if(hsd->SdCard.CardType != CARD_SECURED)
 8005e9a:	687b      	ldr	r3, [r7, #4]
 8005e9c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005e9e:	2b03      	cmp	r3, #3
 8005ea0:	d036      	beq.n	8005f10 <SD_InitCard+0x124>
  {
    /* Get the SD card RCA */
    hsd->SdCard.RelCardAdd = sd_rca;
 8005ea2:	89fb      	ldrh	r3, [r7, #14]
 8005ea4:	461a      	mov	r2, r3
 8005ea6:	687b      	ldr	r3, [r7, #4]
 8005ea8:	651a      	str	r2, [r3, #80]	; 0x50

    /* Send CMD9 SEND_CSD with argument as card's RCA */
    errorstate = SDMMC_CmdSendCSD(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 8005eaa:	687b      	ldr	r3, [r7, #4]
 8005eac:	681a      	ldr	r2, [r3, #0]
 8005eae:	687b      	ldr	r3, [r7, #4]
 8005eb0:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005eb2:	041b      	lsls	r3, r3, #16
 8005eb4:	4619      	mov	r1, r3
 8005eb6:	4610      	mov	r0, r2
 8005eb8:	f003 fc44 	bl	8009744 <SDMMC_CmdSendCSD>
 8005ebc:	63f8      	str	r0, [r7, #60]	; 0x3c
    if(errorstate != HAL_SD_ERROR_NONE)
 8005ebe:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005ec0:	2b00      	cmp	r3, #0
 8005ec2:	d001      	beq.n	8005ec8 <SD_InitCard+0xdc>
    {
      return errorstate;
 8005ec4:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005ec6:	e05b      	b.n	8005f80 <SD_InitCard+0x194>
    }
    else
    {
      /* Get Card Specific Data */
      hsd->CSD[0U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP1);
 8005ec8:	687b      	ldr	r3, [r7, #4]
 8005eca:	681b      	ldr	r3, [r3, #0]
 8005ecc:	2100      	movs	r1, #0
 8005ece:	4618      	mov	r0, r3
 8005ed0:	f003 fa26 	bl	8009320 <SDIO_GetResponse>
 8005ed4:	4602      	mov	r2, r0
 8005ed6:	687b      	ldr	r3, [r7, #4]
 8005ed8:	665a      	str	r2, [r3, #100]	; 0x64
      hsd->CSD[1U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP2);
 8005eda:	687b      	ldr	r3, [r7, #4]
 8005edc:	681b      	ldr	r3, [r3, #0]
 8005ede:	2104      	movs	r1, #4
 8005ee0:	4618      	mov	r0, r3
 8005ee2:	f003 fa1d 	bl	8009320 <SDIO_GetResponse>
 8005ee6:	4602      	mov	r2, r0
 8005ee8:	687b      	ldr	r3, [r7, #4]
 8005eea:	669a      	str	r2, [r3, #104]	; 0x68
      hsd->CSD[2U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP3);
 8005eec:	687b      	ldr	r3, [r7, #4]
 8005eee:	681b      	ldr	r3, [r3, #0]
 8005ef0:	2108      	movs	r1, #8
 8005ef2:	4618      	mov	r0, r3
 8005ef4:	f003 fa14 	bl	8009320 <SDIO_GetResponse>
 8005ef8:	4602      	mov	r2, r0
 8005efa:	687b      	ldr	r3, [r7, #4]
 8005efc:	66da      	str	r2, [r3, #108]	; 0x6c
      hsd->CSD[3U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP4);
 8005efe:	687b      	ldr	r3, [r7, #4]
 8005f00:	681b      	ldr	r3, [r3, #0]
 8005f02:	210c      	movs	r1, #12
 8005f04:	4618      	mov	r0, r3
 8005f06:	f003 fa0b 	bl	8009320 <SDIO_GetResponse>
 8005f0a:	4602      	mov	r2, r0
 8005f0c:	687b      	ldr	r3, [r7, #4]
 8005f0e:	671a      	str	r2, [r3, #112]	; 0x70
    }
  }

  /* Get the Card Class */
  hsd->SdCard.Class = (SDIO_GetResponse(hsd->Instance, SDIO_RESP2) >> 20U);
 8005f10:	687b      	ldr	r3, [r7, #4]
 8005f12:	681b      	ldr	r3, [r3, #0]
 8005f14:	2104      	movs	r1, #4
 8005f16:	4618      	mov	r0, r3
 8005f18:	f003 fa02 	bl	8009320 <SDIO_GetResponse>
 8005f1c:	4603      	mov	r3, r0
 8005f1e:	0d1a      	lsrs	r2, r3, #20
 8005f20:	687b      	ldr	r3, [r7, #4]
 8005f22:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Get CSD parameters */
  if (HAL_SD_GetCardCSD(hsd, &CSD) != HAL_OK)
 8005f24:	f107 0310 	add.w	r3, r7, #16
 8005f28:	4619      	mov	r1, r3
 8005f2a:	6878      	ldr	r0, [r7, #4]
 8005f2c:	f7ff fbc6 	bl	80056bc <HAL_SD_GetCardCSD>
 8005f30:	4603      	mov	r3, r0
 8005f32:	2b00      	cmp	r3, #0
 8005f34:	d002      	beq.n	8005f3c <SD_InitCard+0x150>
  {
    return HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 8005f36:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 8005f3a:	e021      	b.n	8005f80 <SD_InitCard+0x194>
  }

  /* Select the Card */
  errorstate = SDMMC_CmdSelDesel(hsd->Instance, (uint32_t)(((uint32_t)hsd->SdCard.RelCardAdd) << 16U));
 8005f3c:	687b      	ldr	r3, [r7, #4]
 8005f3e:	6819      	ldr	r1, [r3, #0]
 8005f40:	687b      	ldr	r3, [r7, #4]
 8005f42:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005f44:	041b      	lsls	r3, r3, #16
 8005f46:	2200      	movs	r2, #0
 8005f48:	461c      	mov	r4, r3
 8005f4a:	4615      	mov	r5, r2
 8005f4c:	4622      	mov	r2, r4
 8005f4e:	462b      	mov	r3, r5
 8005f50:	4608      	mov	r0, r1
 8005f52:	f003 faf1 	bl	8009538 <SDMMC_CmdSelDesel>
 8005f56:	63f8      	str	r0, [r7, #60]	; 0x3c
  if(errorstate != HAL_SD_ERROR_NONE)
 8005f58:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005f5a:	2b00      	cmp	r3, #0
 8005f5c:	d001      	beq.n	8005f62 <SD_InitCard+0x176>
  {
    return errorstate;
 8005f5e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005f60:	e00e      	b.n	8005f80 <SD_InitCard+0x194>
  }

  /* Configure SDIO peripheral interface */
  (void)SDIO_Init(hsd->Instance, hsd->Init);
 8005f62:	687b      	ldr	r3, [r7, #4]
 8005f64:	681d      	ldr	r5, [r3, #0]
 8005f66:	687b      	ldr	r3, [r7, #4]
 8005f68:	466c      	mov	r4, sp
 8005f6a:	f103 0210 	add.w	r2, r3, #16
 8005f6e:	ca07      	ldmia	r2, {r0, r1, r2}
 8005f70:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 8005f74:	3304      	adds	r3, #4
 8005f76:	cb0e      	ldmia	r3, {r1, r2, r3}
 8005f78:	4628      	mov	r0, r5
 8005f7a:	f003 f935 	bl	80091e8 <SDIO_Init>

  /* All cards are initialized */
  return HAL_SD_ERROR_NONE;
 8005f7e:	2300      	movs	r3, #0
}
 8005f80:	4618      	mov	r0, r3
 8005f82:	3740      	adds	r7, #64	; 0x40
 8005f84:	46bd      	mov	sp, r7
 8005f86:	bdb0      	pop	{r4, r5, r7, pc}

08005f88 <SD_PowerON>:
  *         in the SD handle.
  * @param  hsd: Pointer to SD handle
  * @retval error state
  */
static uint32_t SD_PowerON(SD_HandleTypeDef *hsd)
{
 8005f88:	b580      	push	{r7, lr}
 8005f8a:	b086      	sub	sp, #24
 8005f8c:	af00      	add	r7, sp, #0
 8005f8e:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8005f90:	2300      	movs	r3, #0
 8005f92:	60bb      	str	r3, [r7, #8]
  uint32_t response = 0U, validvoltage = 0U;
 8005f94:	2300      	movs	r3, #0
 8005f96:	617b      	str	r3, [r7, #20]
 8005f98:	2300      	movs	r3, #0
 8005f9a:	613b      	str	r3, [r7, #16]
  uint32_t errorstate;

  /* CMD0: GO_IDLE_STATE */
  errorstate = SDMMC_CmdGoIdleState(hsd->Instance);
 8005f9c:	687b      	ldr	r3, [r7, #4]
 8005f9e:	681b      	ldr	r3, [r3, #0]
 8005fa0:	4618      	mov	r0, r3
 8005fa2:	f003 faec 	bl	800957e <SDMMC_CmdGoIdleState>
 8005fa6:	60f8      	str	r0, [r7, #12]
  if(errorstate != HAL_SD_ERROR_NONE)
 8005fa8:	68fb      	ldr	r3, [r7, #12]
 8005faa:	2b00      	cmp	r3, #0
 8005fac:	d001      	beq.n	8005fb2 <SD_PowerON+0x2a>
  {
    return errorstate;
 8005fae:	68fb      	ldr	r3, [r7, #12]
 8005fb0:	e072      	b.n	8006098 <SD_PowerON+0x110>
  }

  /* CMD8: SEND_IF_COND: Command available only on V2.0 cards */
  errorstate = SDMMC_CmdOperCond(hsd->Instance);
 8005fb2:	687b      	ldr	r3, [r7, #4]
 8005fb4:	681b      	ldr	r3, [r3, #0]
 8005fb6:	4618      	mov	r0, r3
 8005fb8:	f003 faff 	bl	80095ba <SDMMC_CmdOperCond>
 8005fbc:	60f8      	str	r0, [r7, #12]
  if(errorstate != HAL_SD_ERROR_NONE)
 8005fbe:	68fb      	ldr	r3, [r7, #12]
 8005fc0:	2b00      	cmp	r3, #0
 8005fc2:	d00d      	beq.n	8005fe0 <SD_PowerON+0x58>
  {
    hsd->SdCard.CardVersion = CARD_V1_X;
 8005fc4:	687b      	ldr	r3, [r7, #4]
 8005fc6:	2200      	movs	r2, #0
 8005fc8:	649a      	str	r2, [r3, #72]	; 0x48
    /* CMD0: GO_IDLE_STATE */
    errorstate = SDMMC_CmdGoIdleState(hsd->Instance);
 8005fca:	687b      	ldr	r3, [r7, #4]
 8005fcc:	681b      	ldr	r3, [r3, #0]
 8005fce:	4618      	mov	r0, r3
 8005fd0:	f003 fad5 	bl	800957e <SDMMC_CmdGoIdleState>
 8005fd4:	60f8      	str	r0, [r7, #12]
    if(errorstate != HAL_SD_ERROR_NONE)
 8005fd6:	68fb      	ldr	r3, [r7, #12]
 8005fd8:	2b00      	cmp	r3, #0
 8005fda:	d004      	beq.n	8005fe6 <SD_PowerON+0x5e>
    {
      return errorstate;
 8005fdc:	68fb      	ldr	r3, [r7, #12]
 8005fde:	e05b      	b.n	8006098 <SD_PowerON+0x110>
    }

  }
  else
  {
    hsd->SdCard.CardVersion = CARD_V2_X;
 8005fe0:	687b      	ldr	r3, [r7, #4]
 8005fe2:	2201      	movs	r2, #1
 8005fe4:	649a      	str	r2, [r3, #72]	; 0x48
  }

  if( hsd->SdCard.CardVersion == CARD_V2_X)
 8005fe6:	687b      	ldr	r3, [r7, #4]
 8005fe8:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8005fea:	2b01      	cmp	r3, #1
 8005fec:	d137      	bne.n	800605e <SD_PowerON+0xd6>
  {
    /* SEND CMD55 APP_CMD with RCA as 0 */
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, 0);
 8005fee:	687b      	ldr	r3, [r7, #4]
 8005ff0:	681b      	ldr	r3, [r3, #0]
 8005ff2:	2100      	movs	r1, #0
 8005ff4:	4618      	mov	r0, r3
 8005ff6:	f003 faff 	bl	80095f8 <SDMMC_CmdAppCommand>
 8005ffa:	60f8      	str	r0, [r7, #12]
    if(errorstate != HAL_SD_ERROR_NONE)
 8005ffc:	68fb      	ldr	r3, [r7, #12]
 8005ffe:	2b00      	cmp	r3, #0
 8006000:	d02d      	beq.n	800605e <SD_PowerON+0xd6>
    {
      return HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 8006002:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 8006006:	e047      	b.n	8006098 <SD_PowerON+0x110>
  /* SD CARD */
  /* Send ACMD41 SD_APP_OP_COND with Argument 0x80100000 */
  while((count < SDMMC_MAX_VOLT_TRIAL) && (validvoltage == 0U))
  {
    /* SEND CMD55 APP_CMD with RCA as 0 */
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, 0);
 8006008:	687b      	ldr	r3, [r7, #4]
 800600a:	681b      	ldr	r3, [r3, #0]
 800600c:	2100      	movs	r1, #0
 800600e:	4618      	mov	r0, r3
 8006010:	f003 faf2 	bl	80095f8 <SDMMC_CmdAppCommand>
 8006014:	60f8      	str	r0, [r7, #12]
    if(errorstate != HAL_SD_ERROR_NONE)
 8006016:	68fb      	ldr	r3, [r7, #12]
 8006018:	2b00      	cmp	r3, #0
 800601a:	d001      	beq.n	8006020 <SD_PowerON+0x98>
    {
      return errorstate;
 800601c:	68fb      	ldr	r3, [r7, #12]
 800601e:	e03b      	b.n	8006098 <SD_PowerON+0x110>
    }

    /* Send CMD41 */
    errorstate = SDMMC_CmdAppOperCommand(hsd->Instance, SDMMC_VOLTAGE_WINDOW_SD | SDMMC_HIGH_CAPACITY | SD_SWITCH_1_8V_CAPACITY);
 8006020:	687b      	ldr	r3, [r7, #4]
 8006022:	681b      	ldr	r3, [r3, #0]
 8006024:	491e      	ldr	r1, [pc, #120]	; (80060a0 <SD_PowerON+0x118>)
 8006026:	4618      	mov	r0, r3
 8006028:	f003 fb08 	bl	800963c <SDMMC_CmdAppOperCommand>
 800602c:	60f8      	str	r0, [r7, #12]
    if(errorstate != HAL_SD_ERROR_NONE)
 800602e:	68fb      	ldr	r3, [r7, #12]
 8006030:	2b00      	cmp	r3, #0
 8006032:	d002      	beq.n	800603a <SD_PowerON+0xb2>
    {
      return HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 8006034:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 8006038:	e02e      	b.n	8006098 <SD_PowerON+0x110>
    }

    /* Get command response */
    response = SDIO_GetResponse(hsd->Instance, SDIO_RESP1);
 800603a:	687b      	ldr	r3, [r7, #4]
 800603c:	681b      	ldr	r3, [r3, #0]
 800603e:	2100      	movs	r1, #0
 8006040:	4618      	mov	r0, r3
 8006042:	f003 f96d 	bl	8009320 <SDIO_GetResponse>
 8006046:	6178      	str	r0, [r7, #20]

    /* Get operating voltage*/
    validvoltage = (((response >> 31U) == 1U) ? 1U : 0U);
 8006048:	697b      	ldr	r3, [r7, #20]
 800604a:	0fdb      	lsrs	r3, r3, #31
 800604c:	2b01      	cmp	r3, #1
 800604e:	d101      	bne.n	8006054 <SD_PowerON+0xcc>
 8006050:	2301      	movs	r3, #1
 8006052:	e000      	b.n	8006056 <SD_PowerON+0xce>
 8006054:	2300      	movs	r3, #0
 8006056:	613b      	str	r3, [r7, #16]

    count++;
 8006058:	68bb      	ldr	r3, [r7, #8]
 800605a:	3301      	adds	r3, #1
 800605c:	60bb      	str	r3, [r7, #8]
  while((count < SDMMC_MAX_VOLT_TRIAL) && (validvoltage == 0U))
 800605e:	68bb      	ldr	r3, [r7, #8]
 8006060:	f64f 72fe 	movw	r2, #65534	; 0xfffe
 8006064:	4293      	cmp	r3, r2
 8006066:	d802      	bhi.n	800606e <SD_PowerON+0xe6>
 8006068:	693b      	ldr	r3, [r7, #16]
 800606a:	2b00      	cmp	r3, #0
 800606c:	d0cc      	beq.n	8006008 <SD_PowerON+0x80>
  }

  if(count >= SDMMC_MAX_VOLT_TRIAL)
 800606e:	68bb      	ldr	r3, [r7, #8]
 8006070:	f64f 72fe 	movw	r2, #65534	; 0xfffe
 8006074:	4293      	cmp	r3, r2
 8006076:	d902      	bls.n	800607e <SD_PowerON+0xf6>
  {
    return HAL_SD_ERROR_INVALID_VOLTRANGE;
 8006078:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 800607c:	e00c      	b.n	8006098 <SD_PowerON+0x110>
  }

  if((response & SDMMC_HIGH_CAPACITY) == SDMMC_HIGH_CAPACITY) /* (response &= SD_HIGH_CAPACITY) */
 800607e:	697b      	ldr	r3, [r7, #20]
 8006080:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 8006084:	2b00      	cmp	r3, #0
 8006086:	d003      	beq.n	8006090 <SD_PowerON+0x108>
  {
    hsd->SdCard.CardType = CARD_SDHC_SDXC;
 8006088:	687b      	ldr	r3, [r7, #4]
 800608a:	2201      	movs	r2, #1
 800608c:	645a      	str	r2, [r3, #68]	; 0x44
 800608e:	e002      	b.n	8006096 <SD_PowerON+0x10e>
  }
  else
  {
    hsd->SdCard.CardType = CARD_SDSC;
 8006090:	687b      	ldr	r3, [r7, #4]
 8006092:	2200      	movs	r2, #0
 8006094:	645a      	str	r2, [r3, #68]	; 0x44
  }


  return HAL_SD_ERROR_NONE;
 8006096:	2300      	movs	r3, #0
}
 8006098:	4618      	mov	r0, r3
 800609a:	3718      	adds	r7, #24
 800609c:	46bd      	mov	sp, r7
 800609e:	bd80      	pop	{r7, pc}
 80060a0:	c1100000 	.word	0xc1100000

080060a4 <SD_SendStatus>:
  * @param  pCardStatus: pointer to the buffer that will contain the SD card
  *         status (Card Status register)
  * @retval error state
  */
static uint32_t SD_SendStatus(SD_HandleTypeDef *hsd, uint32_t *pCardStatus)
{
 80060a4:	b580      	push	{r7, lr}
 80060a6:	b084      	sub	sp, #16
 80060a8:	af00      	add	r7, sp, #0
 80060aa:	6078      	str	r0, [r7, #4]
 80060ac:	6039      	str	r1, [r7, #0]
  uint32_t errorstate;

  if(pCardStatus == NULL)
 80060ae:	683b      	ldr	r3, [r7, #0]
 80060b0:	2b00      	cmp	r3, #0
 80060b2:	d102      	bne.n	80060ba <SD_SendStatus+0x16>
  {
    return HAL_SD_ERROR_PARAM;
 80060b4:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 80060b8:	e018      	b.n	80060ec <SD_SendStatus+0x48>
  }

  /* Send Status command */
  errorstate = SDMMC_CmdSendStatus(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 80060ba:	687b      	ldr	r3, [r7, #4]
 80060bc:	681a      	ldr	r2, [r3, #0]
 80060be:	687b      	ldr	r3, [r7, #4]
 80060c0:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80060c2:	041b      	lsls	r3, r3, #16
 80060c4:	4619      	mov	r1, r3
 80060c6:	4610      	mov	r0, r2
 80060c8:	f003 fb7c 	bl	80097c4 <SDMMC_CmdSendStatus>
 80060cc:	60f8      	str	r0, [r7, #12]
  if(errorstate != HAL_SD_ERROR_NONE)
 80060ce:	68fb      	ldr	r3, [r7, #12]
 80060d0:	2b00      	cmp	r3, #0
 80060d2:	d001      	beq.n	80060d8 <SD_SendStatus+0x34>
  {
    return errorstate;
 80060d4:	68fb      	ldr	r3, [r7, #12]
 80060d6:	e009      	b.n	80060ec <SD_SendStatus+0x48>
  }

  /* Get SD card status */
  *pCardStatus = SDIO_GetResponse(hsd->Instance, SDIO_RESP1);
 80060d8:	687b      	ldr	r3, [r7, #4]
 80060da:	681b      	ldr	r3, [r3, #0]
 80060dc:	2100      	movs	r1, #0
 80060de:	4618      	mov	r0, r3
 80060e0:	f003 f91e 	bl	8009320 <SDIO_GetResponse>
 80060e4:	4602      	mov	r2, r0
 80060e6:	683b      	ldr	r3, [r7, #0]
 80060e8:	601a      	str	r2, [r3, #0]

  return HAL_SD_ERROR_NONE;
 80060ea:	2300      	movs	r3, #0
}
 80060ec:	4618      	mov	r0, r3
 80060ee:	3710      	adds	r7, #16
 80060f0:	46bd      	mov	sp, r7
 80060f2:	bd80      	pop	{r7, pc}

080060f4 <SD_WideBus_Enable>:
  * @brief  Enables the SDIO wide bus mode.
  * @param  hsd: pointer to SD handle
  * @retval error state
  */
static uint32_t SD_WideBus_Enable(SD_HandleTypeDef *hsd)
{
 80060f4:	b580      	push	{r7, lr}
 80060f6:	b086      	sub	sp, #24
 80060f8:	af00      	add	r7, sp, #0
 80060fa:	6078      	str	r0, [r7, #4]
  uint32_t scr[2U] = {0U, 0U};
 80060fc:	2300      	movs	r3, #0
 80060fe:	60fb      	str	r3, [r7, #12]
 8006100:	2300      	movs	r3, #0
 8006102:	613b      	str	r3, [r7, #16]
  uint32_t errorstate;

  if((SDIO_GetResponse(hsd->Instance, SDIO_RESP1) & SDMMC_CARD_LOCKED) == SDMMC_CARD_LOCKED)
 8006104:	687b      	ldr	r3, [r7, #4]
 8006106:	681b      	ldr	r3, [r3, #0]
 8006108:	2100      	movs	r1, #0
 800610a:	4618      	mov	r0, r3
 800610c:	f003 f908 	bl	8009320 <SDIO_GetResponse>
 8006110:	4603      	mov	r3, r0
 8006112:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006116:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 800611a:	d102      	bne.n	8006122 <SD_WideBus_Enable+0x2e>
  {
    return HAL_SD_ERROR_LOCK_UNLOCK_FAILED;
 800611c:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8006120:	e02f      	b.n	8006182 <SD_WideBus_Enable+0x8e>
  }

  /* Get SCR Register */
  errorstate = SD_FindSCR(hsd, scr);
 8006122:	f107 030c 	add.w	r3, r7, #12
 8006126:	4619      	mov	r1, r3
 8006128:	6878      	ldr	r0, [r7, #4]
 800612a:	f000 f879 	bl	8006220 <SD_FindSCR>
 800612e:	6178      	str	r0, [r7, #20]
  if(errorstate != HAL_SD_ERROR_NONE)
 8006130:	697b      	ldr	r3, [r7, #20]
 8006132:	2b00      	cmp	r3, #0
 8006134:	d001      	beq.n	800613a <SD_WideBus_Enable+0x46>
  {
    return errorstate;
 8006136:	697b      	ldr	r3, [r7, #20]
 8006138:	e023      	b.n	8006182 <SD_WideBus_Enable+0x8e>
  }

  /* If requested card supports wide bus operation */
  if((scr[1U] & SDMMC_WIDE_BUS_SUPPORT) != SDMMC_ALLZERO)
 800613a:	693b      	ldr	r3, [r7, #16]
 800613c:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8006140:	2b00      	cmp	r3, #0
 8006142:	d01c      	beq.n	800617e <SD_WideBus_Enable+0x8a>
  {
    /* Send CMD55 APP_CMD with argument as card's RCA.*/
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 8006144:	687b      	ldr	r3, [r7, #4]
 8006146:	681a      	ldr	r2, [r3, #0]
 8006148:	687b      	ldr	r3, [r7, #4]
 800614a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800614c:	041b      	lsls	r3, r3, #16
 800614e:	4619      	mov	r1, r3
 8006150:	4610      	mov	r0, r2
 8006152:	f003 fa51 	bl	80095f8 <SDMMC_CmdAppCommand>
 8006156:	6178      	str	r0, [r7, #20]
    if(errorstate != HAL_SD_ERROR_NONE)
 8006158:	697b      	ldr	r3, [r7, #20]
 800615a:	2b00      	cmp	r3, #0
 800615c:	d001      	beq.n	8006162 <SD_WideBus_Enable+0x6e>
    {
      return errorstate;
 800615e:	697b      	ldr	r3, [r7, #20]
 8006160:	e00f      	b.n	8006182 <SD_WideBus_Enable+0x8e>
    }

    /* Send ACMD6 APP_CMD with argument as 2 for wide bus mode */
    errorstate = SDMMC_CmdBusWidth(hsd->Instance, 2U);
 8006162:	687b      	ldr	r3, [r7, #4]
 8006164:	681b      	ldr	r3, [r3, #0]
 8006166:	2102      	movs	r1, #2
 8006168:	4618      	mov	r0, r3
 800616a:	f003 fa8a 	bl	8009682 <SDMMC_CmdBusWidth>
 800616e:	6178      	str	r0, [r7, #20]
    if(errorstate != HAL_SD_ERROR_NONE)
 8006170:	697b      	ldr	r3, [r7, #20]
 8006172:	2b00      	cmp	r3, #0
 8006174:	d001      	beq.n	800617a <SD_WideBus_Enable+0x86>
    {
      return errorstate;
 8006176:	697b      	ldr	r3, [r7, #20]
 8006178:	e003      	b.n	8006182 <SD_WideBus_Enable+0x8e>
    }

    return HAL_SD_ERROR_NONE;
 800617a:	2300      	movs	r3, #0
 800617c:	e001      	b.n	8006182 <SD_WideBus_Enable+0x8e>
  }
  else
  {
    return HAL_SD_ERROR_REQUEST_NOT_APPLICABLE;
 800617e:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
  }
}
 8006182:	4618      	mov	r0, r3
 8006184:	3718      	adds	r7, #24
 8006186:	46bd      	mov	sp, r7
 8006188:	bd80      	pop	{r7, pc}

0800618a <SD_WideBus_Disable>:
  * @brief  Disables the SDIO wide bus mode.
  * @param  hsd: Pointer to SD handle
  * @retval error state
  */
static uint32_t SD_WideBus_Disable(SD_HandleTypeDef *hsd)
{
 800618a:	b580      	push	{r7, lr}
 800618c:	b086      	sub	sp, #24
 800618e:	af00      	add	r7, sp, #0
 8006190:	6078      	str	r0, [r7, #4]
  uint32_t scr[2U] = {0U, 0U};
 8006192:	2300      	movs	r3, #0
 8006194:	60fb      	str	r3, [r7, #12]
 8006196:	2300      	movs	r3, #0
 8006198:	613b      	str	r3, [r7, #16]
  uint32_t errorstate;

  if((SDIO_GetResponse(hsd->Instance, SDIO_RESP1) & SDMMC_CARD_LOCKED) == SDMMC_CARD_LOCKED)
 800619a:	687b      	ldr	r3, [r7, #4]
 800619c:	681b      	ldr	r3, [r3, #0]
 800619e:	2100      	movs	r1, #0
 80061a0:	4618      	mov	r0, r3
 80061a2:	f003 f8bd 	bl	8009320 <SDIO_GetResponse>
 80061a6:	4603      	mov	r3, r0
 80061a8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80061ac:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 80061b0:	d102      	bne.n	80061b8 <SD_WideBus_Disable+0x2e>
  {
    return HAL_SD_ERROR_LOCK_UNLOCK_FAILED;
 80061b2:	f44f 6300 	mov.w	r3, #2048	; 0x800
 80061b6:	e02f      	b.n	8006218 <SD_WideBus_Disable+0x8e>
  }

  /* Get SCR Register */
  errorstate = SD_FindSCR(hsd, scr);
 80061b8:	f107 030c 	add.w	r3, r7, #12
 80061bc:	4619      	mov	r1, r3
 80061be:	6878      	ldr	r0, [r7, #4]
 80061c0:	f000 f82e 	bl	8006220 <SD_FindSCR>
 80061c4:	6178      	str	r0, [r7, #20]
  if(errorstate != HAL_SD_ERROR_NONE)
 80061c6:	697b      	ldr	r3, [r7, #20]
 80061c8:	2b00      	cmp	r3, #0
 80061ca:	d001      	beq.n	80061d0 <SD_WideBus_Disable+0x46>
  {
    return errorstate;
 80061cc:	697b      	ldr	r3, [r7, #20]
 80061ce:	e023      	b.n	8006218 <SD_WideBus_Disable+0x8e>
  }

  /* If requested card supports 1 bit mode operation */
  if((scr[1U] & SDMMC_SINGLE_BUS_SUPPORT) != SDMMC_ALLZERO)
 80061d0:	693b      	ldr	r3, [r7, #16]
 80061d2:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80061d6:	2b00      	cmp	r3, #0
 80061d8:	d01c      	beq.n	8006214 <SD_WideBus_Disable+0x8a>
  {
    /* Send CMD55 APP_CMD with argument as card's RCA */
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 80061da:	687b      	ldr	r3, [r7, #4]
 80061dc:	681a      	ldr	r2, [r3, #0]
 80061de:	687b      	ldr	r3, [r7, #4]
 80061e0:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80061e2:	041b      	lsls	r3, r3, #16
 80061e4:	4619      	mov	r1, r3
 80061e6:	4610      	mov	r0, r2
 80061e8:	f003 fa06 	bl	80095f8 <SDMMC_CmdAppCommand>
 80061ec:	6178      	str	r0, [r7, #20]
    if(errorstate != HAL_SD_ERROR_NONE)
 80061ee:	697b      	ldr	r3, [r7, #20]
 80061f0:	2b00      	cmp	r3, #0
 80061f2:	d001      	beq.n	80061f8 <SD_WideBus_Disable+0x6e>
    {
      return errorstate;
 80061f4:	697b      	ldr	r3, [r7, #20]
 80061f6:	e00f      	b.n	8006218 <SD_WideBus_Disable+0x8e>
    }

    /* Send ACMD6 APP_CMD with argument as 0 for single bus mode */
    errorstate = SDMMC_CmdBusWidth(hsd->Instance, 0U);
 80061f8:	687b      	ldr	r3, [r7, #4]
 80061fa:	681b      	ldr	r3, [r3, #0]
 80061fc:	2100      	movs	r1, #0
 80061fe:	4618      	mov	r0, r3
 8006200:	f003 fa3f 	bl	8009682 <SDMMC_CmdBusWidth>
 8006204:	6178      	str	r0, [r7, #20]
    if(errorstate != HAL_SD_ERROR_NONE)
 8006206:	697b      	ldr	r3, [r7, #20]
 8006208:	2b00      	cmp	r3, #0
 800620a:	d001      	beq.n	8006210 <SD_WideBus_Disable+0x86>
    {
      return errorstate;
 800620c:	697b      	ldr	r3, [r7, #20]
 800620e:	e003      	b.n	8006218 <SD_WideBus_Disable+0x8e>
    }

    return HAL_SD_ERROR_NONE;
 8006210:	2300      	movs	r3, #0
 8006212:	e001      	b.n	8006218 <SD_WideBus_Disable+0x8e>
  }
  else
  {
    return HAL_SD_ERROR_REQUEST_NOT_APPLICABLE;
 8006214:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
  }
}
 8006218:	4618      	mov	r0, r3
 800621a:	3718      	adds	r7, #24
 800621c:	46bd      	mov	sp, r7
 800621e:	bd80      	pop	{r7, pc}

08006220 <SD_FindSCR>:
  * @param  hsd: Pointer to SD handle
  * @param  pSCR: pointer to the buffer that will contain the SCR value
  * @retval error state
  */
static uint32_t SD_FindSCR(SD_HandleTypeDef *hsd, uint32_t *pSCR)
{
 8006220:	b590      	push	{r4, r7, lr}
 8006222:	b08f      	sub	sp, #60	; 0x3c
 8006224:	af00      	add	r7, sp, #0
 8006226:	6078      	str	r0, [r7, #4]
 8006228:	6039      	str	r1, [r7, #0]
  SDIO_DataInitTypeDef config;
  uint32_t errorstate;
  uint32_t tickstart = HAL_GetTick();
 800622a:	f7fc fe8d 	bl	8002f48 <HAL_GetTick>
 800622e:	6338      	str	r0, [r7, #48]	; 0x30
  uint32_t index = 0U;
 8006230:	2300      	movs	r3, #0
 8006232:	637b      	str	r3, [r7, #52]	; 0x34
  uint32_t tempscr[2U] = {0U, 0U};
 8006234:	2300      	movs	r3, #0
 8006236:	60bb      	str	r3, [r7, #8]
 8006238:	2300      	movs	r3, #0
 800623a:	60fb      	str	r3, [r7, #12]
  uint32_t *scr = pSCR;
 800623c:	683b      	ldr	r3, [r7, #0]
 800623e:	62fb      	str	r3, [r7, #44]	; 0x2c

  /* Set Block Size To 8 Bytes */
  errorstate = SDMMC_CmdBlockLength(hsd->Instance, 8U);
 8006240:	687b      	ldr	r3, [r7, #4]
 8006242:	681b      	ldr	r3, [r3, #0]
 8006244:	2108      	movs	r1, #8
 8006246:	4618      	mov	r0, r3
 8006248:	f003 f8a9 	bl	800939e <SDMMC_CmdBlockLength>
 800624c:	62b8      	str	r0, [r7, #40]	; 0x28
  if(errorstate != HAL_SD_ERROR_NONE)
 800624e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006250:	2b00      	cmp	r3, #0
 8006252:	d001      	beq.n	8006258 <SD_FindSCR+0x38>
  {
    return errorstate;
 8006254:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006256:	e0b2      	b.n	80063be <SD_FindSCR+0x19e>
  }

  /* Send CMD55 APP_CMD with argument as card's RCA */
  errorstate = SDMMC_CmdAppCommand(hsd->Instance, (uint32_t)((hsd->SdCard.RelCardAdd) << 16U));
 8006258:	687b      	ldr	r3, [r7, #4]
 800625a:	681a      	ldr	r2, [r3, #0]
 800625c:	687b      	ldr	r3, [r7, #4]
 800625e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8006260:	041b      	lsls	r3, r3, #16
 8006262:	4619      	mov	r1, r3
 8006264:	4610      	mov	r0, r2
 8006266:	f003 f9c7 	bl	80095f8 <SDMMC_CmdAppCommand>
 800626a:	62b8      	str	r0, [r7, #40]	; 0x28
  if(errorstate != HAL_SD_ERROR_NONE)
 800626c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800626e:	2b00      	cmp	r3, #0
 8006270:	d001      	beq.n	8006276 <SD_FindSCR+0x56>
  {
    return errorstate;
 8006272:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006274:	e0a3      	b.n	80063be <SD_FindSCR+0x19e>
  }

  config.DataTimeOut   = SDMMC_DATATIMEOUT;
 8006276:	f04f 33ff 	mov.w	r3, #4294967295
 800627a:	613b      	str	r3, [r7, #16]
  config.DataLength    = 8U;
 800627c:	2308      	movs	r3, #8
 800627e:	617b      	str	r3, [r7, #20]
  config.DataBlockSize = SDIO_DATABLOCK_SIZE_8B;
 8006280:	2330      	movs	r3, #48	; 0x30
 8006282:	61bb      	str	r3, [r7, #24]
  config.TransferDir   = SDIO_TRANSFER_DIR_TO_SDIO;
 8006284:	2302      	movs	r3, #2
 8006286:	61fb      	str	r3, [r7, #28]
  config.TransferMode  = SDIO_TRANSFER_MODE_BLOCK;
 8006288:	2300      	movs	r3, #0
 800628a:	623b      	str	r3, [r7, #32]
  config.DPSM          = SDIO_DPSM_ENABLE;
 800628c:	2301      	movs	r3, #1
 800628e:	627b      	str	r3, [r7, #36]	; 0x24
  (void)SDIO_ConfigData(hsd->Instance, &config);
 8006290:	687b      	ldr	r3, [r7, #4]
 8006292:	681b      	ldr	r3, [r3, #0]
 8006294:	f107 0210 	add.w	r2, r7, #16
 8006298:	4611      	mov	r1, r2
 800629a:	4618      	mov	r0, r3
 800629c:	f003 f853 	bl	8009346 <SDIO_ConfigData>

  /* Send ACMD51 SD_APP_SEND_SCR with argument as 0 */
  errorstate = SDMMC_CmdSendSCR(hsd->Instance);
 80062a0:	687b      	ldr	r3, [r7, #4]
 80062a2:	681b      	ldr	r3, [r3, #0]
 80062a4:	4618      	mov	r0, r3
 80062a6:	f003 fa0e 	bl	80096c6 <SDMMC_CmdSendSCR>
 80062aa:	62b8      	str	r0, [r7, #40]	; 0x28
  if(errorstate != HAL_SD_ERROR_NONE)
 80062ac:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80062ae:	2b00      	cmp	r3, #0
 80062b0:	d02a      	beq.n	8006308 <SD_FindSCR+0xe8>
  {
    return errorstate;
 80062b2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80062b4:	e083      	b.n	80063be <SD_FindSCR+0x19e>
  }

  while(!__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXOVERR | SDIO_FLAG_DCRCFAIL | SDIO_FLAG_DTIMEOUT))
  {
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXDAVL))
 80062b6:	687b      	ldr	r3, [r7, #4]
 80062b8:	681b      	ldr	r3, [r3, #0]
 80062ba:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80062bc:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80062c0:	2b00      	cmp	r3, #0
 80062c2:	d00f      	beq.n	80062e4 <SD_FindSCR+0xc4>
    {
      *(tempscr + index) = SDIO_ReadFIFO(hsd->Instance);
 80062c4:	687b      	ldr	r3, [r7, #4]
 80062c6:	6819      	ldr	r1, [r3, #0]
 80062c8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80062ca:	009b      	lsls	r3, r3, #2
 80062cc:	f107 0208 	add.w	r2, r7, #8
 80062d0:	18d4      	adds	r4, r2, r3
 80062d2:	4608      	mov	r0, r1
 80062d4:	f002 ffb3 	bl	800923e <SDIO_ReadFIFO>
 80062d8:	4603      	mov	r3, r0
 80062da:	6023      	str	r3, [r4, #0]
      index++;
 80062dc:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80062de:	3301      	adds	r3, #1
 80062e0:	637b      	str	r3, [r7, #52]	; 0x34
 80062e2:	e006      	b.n	80062f2 <SD_FindSCR+0xd2>
    }
    else if(!__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXACT))
 80062e4:	687b      	ldr	r3, [r7, #4]
 80062e6:	681b      	ldr	r3, [r3, #0]
 80062e8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80062ea:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80062ee:	2b00      	cmp	r3, #0
 80062f0:	d012      	beq.n	8006318 <SD_FindSCR+0xf8>
    {
      break;
    }

    if((HAL_GetTick() - tickstart) >=  SDMMC_DATATIMEOUT)
 80062f2:	f7fc fe29 	bl	8002f48 <HAL_GetTick>
 80062f6:	4602      	mov	r2, r0
 80062f8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80062fa:	1ad3      	subs	r3, r2, r3
 80062fc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006300:	d102      	bne.n	8006308 <SD_FindSCR+0xe8>
    {
      return HAL_SD_ERROR_TIMEOUT;
 8006302:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 8006306:	e05a      	b.n	80063be <SD_FindSCR+0x19e>
  while(!__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXOVERR | SDIO_FLAG_DCRCFAIL | SDIO_FLAG_DTIMEOUT))
 8006308:	687b      	ldr	r3, [r7, #4]
 800630a:	681b      	ldr	r3, [r3, #0]
 800630c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800630e:	f003 032a 	and.w	r3, r3, #42	; 0x2a
 8006312:	2b00      	cmp	r3, #0
 8006314:	d0cf      	beq.n	80062b6 <SD_FindSCR+0x96>
 8006316:	e000      	b.n	800631a <SD_FindSCR+0xfa>
      break;
 8006318:	bf00      	nop
    }
  }

  if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DTIMEOUT))
 800631a:	687b      	ldr	r3, [r7, #4]
 800631c:	681b      	ldr	r3, [r3, #0]
 800631e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006320:	f003 0308 	and.w	r3, r3, #8
 8006324:	2b00      	cmp	r3, #0
 8006326:	d005      	beq.n	8006334 <SD_FindSCR+0x114>
  {
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_FLAG_DTIMEOUT);
 8006328:	687b      	ldr	r3, [r7, #4]
 800632a:	681b      	ldr	r3, [r3, #0]
 800632c:	2208      	movs	r2, #8
 800632e:	639a      	str	r2, [r3, #56]	; 0x38

    return HAL_SD_ERROR_DATA_TIMEOUT;
 8006330:	2308      	movs	r3, #8
 8006332:	e044      	b.n	80063be <SD_FindSCR+0x19e>
  }
  else if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DCRCFAIL))
 8006334:	687b      	ldr	r3, [r7, #4]
 8006336:	681b      	ldr	r3, [r3, #0]
 8006338:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800633a:	f003 0302 	and.w	r3, r3, #2
 800633e:	2b00      	cmp	r3, #0
 8006340:	d005      	beq.n	800634e <SD_FindSCR+0x12e>
  {
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_FLAG_DCRCFAIL);
 8006342:	687b      	ldr	r3, [r7, #4]
 8006344:	681b      	ldr	r3, [r3, #0]
 8006346:	2202      	movs	r2, #2
 8006348:	639a      	str	r2, [r3, #56]	; 0x38

    return HAL_SD_ERROR_DATA_CRC_FAIL;
 800634a:	2302      	movs	r3, #2
 800634c:	e037      	b.n	80063be <SD_FindSCR+0x19e>
  }
  else if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXOVERR))
 800634e:	687b      	ldr	r3, [r7, #4]
 8006350:	681b      	ldr	r3, [r3, #0]
 8006352:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006354:	f003 0320 	and.w	r3, r3, #32
 8006358:	2b00      	cmp	r3, #0
 800635a:	d005      	beq.n	8006368 <SD_FindSCR+0x148>
  {
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_FLAG_RXOVERR);
 800635c:	687b      	ldr	r3, [r7, #4]
 800635e:	681b      	ldr	r3, [r3, #0]
 8006360:	2220      	movs	r2, #32
 8006362:	639a      	str	r2, [r3, #56]	; 0x38

    return HAL_SD_ERROR_RX_OVERRUN;
 8006364:	2320      	movs	r3, #32
 8006366:	e02a      	b.n	80063be <SD_FindSCR+0x19e>
  }
  else
  {
    /* No error flag set */
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_DATA_FLAGS);
 8006368:	687b      	ldr	r3, [r7, #4]
 800636a:	681b      	ldr	r3, [r3, #0]
 800636c:	f240 523a 	movw	r2, #1338	; 0x53a
 8006370:	639a      	str	r2, [r3, #56]	; 0x38

    *scr = (((tempscr[1] & SDMMC_0TO7BITS) << 24)  | ((tempscr[1] & SDMMC_8TO15BITS) << 8) |\
 8006372:	68fb      	ldr	r3, [r7, #12]
 8006374:	061a      	lsls	r2, r3, #24
 8006376:	68fb      	ldr	r3, [r7, #12]
 8006378:	021b      	lsls	r3, r3, #8
 800637a:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 800637e:	431a      	orrs	r2, r3
            ((tempscr[1] & SDMMC_16TO23BITS) >> 8) | ((tempscr[1] & SDMMC_24TO31BITS) >> 24));
 8006380:	68fb      	ldr	r3, [r7, #12]
 8006382:	0a1b      	lsrs	r3, r3, #8
 8006384:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
    *scr = (((tempscr[1] & SDMMC_0TO7BITS) << 24)  | ((tempscr[1] & SDMMC_8TO15BITS) << 8) |\
 8006388:	431a      	orrs	r2, r3
            ((tempscr[1] & SDMMC_16TO23BITS) >> 8) | ((tempscr[1] & SDMMC_24TO31BITS) >> 24));
 800638a:	68fb      	ldr	r3, [r7, #12]
 800638c:	0e1b      	lsrs	r3, r3, #24
 800638e:	431a      	orrs	r2, r3
    *scr = (((tempscr[1] & SDMMC_0TO7BITS) << 24)  | ((tempscr[1] & SDMMC_8TO15BITS) << 8) |\
 8006390:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006392:	601a      	str	r2, [r3, #0]
    scr++;
 8006394:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006396:	3304      	adds	r3, #4
 8006398:	62fb      	str	r3, [r7, #44]	; 0x2c
    *scr = (((tempscr[0] & SDMMC_0TO7BITS) << 24)  | ((tempscr[0] & SDMMC_8TO15BITS) << 8) |\
 800639a:	68bb      	ldr	r3, [r7, #8]
 800639c:	061a      	lsls	r2, r3, #24
 800639e:	68bb      	ldr	r3, [r7, #8]
 80063a0:	021b      	lsls	r3, r3, #8
 80063a2:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 80063a6:	431a      	orrs	r2, r3
            ((tempscr[0] & SDMMC_16TO23BITS) >> 8) | ((tempscr[0] & SDMMC_24TO31BITS) >> 24));
 80063a8:	68bb      	ldr	r3, [r7, #8]
 80063aa:	0a1b      	lsrs	r3, r3, #8
 80063ac:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
    *scr = (((tempscr[0] & SDMMC_0TO7BITS) << 24)  | ((tempscr[0] & SDMMC_8TO15BITS) << 8) |\
 80063b0:	431a      	orrs	r2, r3
            ((tempscr[0] & SDMMC_16TO23BITS) >> 8) | ((tempscr[0] & SDMMC_24TO31BITS) >> 24));
 80063b2:	68bb      	ldr	r3, [r7, #8]
 80063b4:	0e1b      	lsrs	r3, r3, #24
 80063b6:	431a      	orrs	r2, r3
    *scr = (((tempscr[0] & SDMMC_0TO7BITS) << 24)  | ((tempscr[0] & SDMMC_8TO15BITS) << 8) |\
 80063b8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80063ba:	601a      	str	r2, [r3, #0]

  }

  return HAL_SD_ERROR_NONE;
 80063bc:	2300      	movs	r3, #0
}
 80063be:	4618      	mov	r0, r3
 80063c0:	373c      	adds	r7, #60	; 0x3c
 80063c2:	46bd      	mov	sp, r7
 80063c4:	bd90      	pop	{r4, r7, pc}

080063c6 <SD_Read_IT>:
  * @param  hsd: pointer to a SD_HandleTypeDef structure that contains
  *              the configuration information.
  * @retval None
  */
static void SD_Read_IT(SD_HandleTypeDef *hsd)
{
 80063c6:	b580      	push	{r7, lr}
 80063c8:	b086      	sub	sp, #24
 80063ca:	af00      	add	r7, sp, #0
 80063cc:	6078      	str	r0, [r7, #4]
  uint32_t count, data, dataremaining;
  uint8_t* tmp;

  tmp = hsd->pRxBuffPtr;
 80063ce:	687b      	ldr	r3, [r7, #4]
 80063d0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80063d2:	60fb      	str	r3, [r7, #12]
  dataremaining = hsd->RxXferSize;
 80063d4:	687b      	ldr	r3, [r7, #4]
 80063d6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80063d8:	613b      	str	r3, [r7, #16]

  if (dataremaining > 0U)
 80063da:	693b      	ldr	r3, [r7, #16]
 80063dc:	2b00      	cmp	r3, #0
 80063de:	d03f      	beq.n	8006460 <SD_Read_IT+0x9a>
  {
    /* Read data from SDIO Rx FIFO */
    for(count = 0U; count < 8U; count++)
 80063e0:	2300      	movs	r3, #0
 80063e2:	617b      	str	r3, [r7, #20]
 80063e4:	e033      	b.n	800644e <SD_Read_IT+0x88>
    {
      data = SDIO_ReadFIFO(hsd->Instance);
 80063e6:	687b      	ldr	r3, [r7, #4]
 80063e8:	681b      	ldr	r3, [r3, #0]
 80063ea:	4618      	mov	r0, r3
 80063ec:	f002 ff27 	bl	800923e <SDIO_ReadFIFO>
 80063f0:	60b8      	str	r0, [r7, #8]
      *tmp = (uint8_t)(data & 0xFFU);
 80063f2:	68bb      	ldr	r3, [r7, #8]
 80063f4:	b2da      	uxtb	r2, r3
 80063f6:	68fb      	ldr	r3, [r7, #12]
 80063f8:	701a      	strb	r2, [r3, #0]
      tmp++;
 80063fa:	68fb      	ldr	r3, [r7, #12]
 80063fc:	3301      	adds	r3, #1
 80063fe:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 8006400:	693b      	ldr	r3, [r7, #16]
 8006402:	3b01      	subs	r3, #1
 8006404:	613b      	str	r3, [r7, #16]
      *tmp = (uint8_t)((data >> 8U) & 0xFFU);
 8006406:	68bb      	ldr	r3, [r7, #8]
 8006408:	0a1b      	lsrs	r3, r3, #8
 800640a:	b2da      	uxtb	r2, r3
 800640c:	68fb      	ldr	r3, [r7, #12]
 800640e:	701a      	strb	r2, [r3, #0]
      tmp++;
 8006410:	68fb      	ldr	r3, [r7, #12]
 8006412:	3301      	adds	r3, #1
 8006414:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 8006416:	693b      	ldr	r3, [r7, #16]
 8006418:	3b01      	subs	r3, #1
 800641a:	613b      	str	r3, [r7, #16]
      *tmp = (uint8_t)((data >> 16U) & 0xFFU);
 800641c:	68bb      	ldr	r3, [r7, #8]
 800641e:	0c1b      	lsrs	r3, r3, #16
 8006420:	b2da      	uxtb	r2, r3
 8006422:	68fb      	ldr	r3, [r7, #12]
 8006424:	701a      	strb	r2, [r3, #0]
      tmp++;
 8006426:	68fb      	ldr	r3, [r7, #12]
 8006428:	3301      	adds	r3, #1
 800642a:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 800642c:	693b      	ldr	r3, [r7, #16]
 800642e:	3b01      	subs	r3, #1
 8006430:	613b      	str	r3, [r7, #16]
      *tmp = (uint8_t)((data >> 24U) & 0xFFU);
 8006432:	68bb      	ldr	r3, [r7, #8]
 8006434:	0e1b      	lsrs	r3, r3, #24
 8006436:	b2da      	uxtb	r2, r3
 8006438:	68fb      	ldr	r3, [r7, #12]
 800643a:	701a      	strb	r2, [r3, #0]
      tmp++;
 800643c:	68fb      	ldr	r3, [r7, #12]
 800643e:	3301      	adds	r3, #1
 8006440:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 8006442:	693b      	ldr	r3, [r7, #16]
 8006444:	3b01      	subs	r3, #1
 8006446:	613b      	str	r3, [r7, #16]
    for(count = 0U; count < 8U; count++)
 8006448:	697b      	ldr	r3, [r7, #20]
 800644a:	3301      	adds	r3, #1
 800644c:	617b      	str	r3, [r7, #20]
 800644e:	697b      	ldr	r3, [r7, #20]
 8006450:	2b07      	cmp	r3, #7
 8006452:	d9c8      	bls.n	80063e6 <SD_Read_IT+0x20>
    }

    hsd->pRxBuffPtr = tmp;
 8006454:	687b      	ldr	r3, [r7, #4]
 8006456:	68fa      	ldr	r2, [r7, #12]
 8006458:	629a      	str	r2, [r3, #40]	; 0x28
    hsd->RxXferSize = dataremaining;
 800645a:	687b      	ldr	r3, [r7, #4]
 800645c:	693a      	ldr	r2, [r7, #16]
 800645e:	62da      	str	r2, [r3, #44]	; 0x2c
  }
}
 8006460:	bf00      	nop
 8006462:	3718      	adds	r7, #24
 8006464:	46bd      	mov	sp, r7
 8006466:	bd80      	pop	{r7, pc}

08006468 <SD_Write_IT>:
  * @param  hsd: pointer to a SD_HandleTypeDef structure that contains
  *              the configuration information.
  * @retval None
  */
static void SD_Write_IT(SD_HandleTypeDef *hsd)
{
 8006468:	b580      	push	{r7, lr}
 800646a:	b086      	sub	sp, #24
 800646c:	af00      	add	r7, sp, #0
 800646e:	6078      	str	r0, [r7, #4]
  uint32_t count, data, dataremaining;
  uint8_t* tmp;

  tmp = hsd->pTxBuffPtr;
 8006470:	687b      	ldr	r3, [r7, #4]
 8006472:	6a1b      	ldr	r3, [r3, #32]
 8006474:	60fb      	str	r3, [r7, #12]
  dataremaining = hsd->TxXferSize;
 8006476:	687b      	ldr	r3, [r7, #4]
 8006478:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800647a:	613b      	str	r3, [r7, #16]

  if (dataremaining > 0U)
 800647c:	693b      	ldr	r3, [r7, #16]
 800647e:	2b00      	cmp	r3, #0
 8006480:	d043      	beq.n	800650a <SD_Write_IT+0xa2>
  {
    /* Write data to SDIO Tx FIFO */
    for(count = 0U; count < 8U; count++)
 8006482:	2300      	movs	r3, #0
 8006484:	617b      	str	r3, [r7, #20]
 8006486:	e037      	b.n	80064f8 <SD_Write_IT+0x90>
    {
      data = (uint32_t)(*tmp);
 8006488:	68fb      	ldr	r3, [r7, #12]
 800648a:	781b      	ldrb	r3, [r3, #0]
 800648c:	60bb      	str	r3, [r7, #8]
      tmp++;
 800648e:	68fb      	ldr	r3, [r7, #12]
 8006490:	3301      	adds	r3, #1
 8006492:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 8006494:	693b      	ldr	r3, [r7, #16]
 8006496:	3b01      	subs	r3, #1
 8006498:	613b      	str	r3, [r7, #16]
      data |= ((uint32_t)(*tmp) << 8U);
 800649a:	68fb      	ldr	r3, [r7, #12]
 800649c:	781b      	ldrb	r3, [r3, #0]
 800649e:	021a      	lsls	r2, r3, #8
 80064a0:	68bb      	ldr	r3, [r7, #8]
 80064a2:	4313      	orrs	r3, r2
 80064a4:	60bb      	str	r3, [r7, #8]
      tmp++;
 80064a6:	68fb      	ldr	r3, [r7, #12]
 80064a8:	3301      	adds	r3, #1
 80064aa:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 80064ac:	693b      	ldr	r3, [r7, #16]
 80064ae:	3b01      	subs	r3, #1
 80064b0:	613b      	str	r3, [r7, #16]
      data |= ((uint32_t)(*tmp) << 16U);
 80064b2:	68fb      	ldr	r3, [r7, #12]
 80064b4:	781b      	ldrb	r3, [r3, #0]
 80064b6:	041a      	lsls	r2, r3, #16
 80064b8:	68bb      	ldr	r3, [r7, #8]
 80064ba:	4313      	orrs	r3, r2
 80064bc:	60bb      	str	r3, [r7, #8]
      tmp++;
 80064be:	68fb      	ldr	r3, [r7, #12]
 80064c0:	3301      	adds	r3, #1
 80064c2:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 80064c4:	693b      	ldr	r3, [r7, #16]
 80064c6:	3b01      	subs	r3, #1
 80064c8:	613b      	str	r3, [r7, #16]
      data |= ((uint32_t)(*tmp) << 24U);
 80064ca:	68fb      	ldr	r3, [r7, #12]
 80064cc:	781b      	ldrb	r3, [r3, #0]
 80064ce:	061a      	lsls	r2, r3, #24
 80064d0:	68bb      	ldr	r3, [r7, #8]
 80064d2:	4313      	orrs	r3, r2
 80064d4:	60bb      	str	r3, [r7, #8]
      tmp++;
 80064d6:	68fb      	ldr	r3, [r7, #12]
 80064d8:	3301      	adds	r3, #1
 80064da:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 80064dc:	693b      	ldr	r3, [r7, #16]
 80064de:	3b01      	subs	r3, #1
 80064e0:	613b      	str	r3, [r7, #16]
      (void)SDIO_WriteFIFO(hsd->Instance, &data);
 80064e2:	687b      	ldr	r3, [r7, #4]
 80064e4:	681b      	ldr	r3, [r3, #0]
 80064e6:	f107 0208 	add.w	r2, r7, #8
 80064ea:	4611      	mov	r1, r2
 80064ec:	4618      	mov	r0, r3
 80064ee:	f002 feb3 	bl	8009258 <SDIO_WriteFIFO>
    for(count = 0U; count < 8U; count++)
 80064f2:	697b      	ldr	r3, [r7, #20]
 80064f4:	3301      	adds	r3, #1
 80064f6:	617b      	str	r3, [r7, #20]
 80064f8:	697b      	ldr	r3, [r7, #20]
 80064fa:	2b07      	cmp	r3, #7
 80064fc:	d9c4      	bls.n	8006488 <SD_Write_IT+0x20>
    }

    hsd->pTxBuffPtr = tmp;
 80064fe:	687b      	ldr	r3, [r7, #4]
 8006500:	68fa      	ldr	r2, [r7, #12]
 8006502:	621a      	str	r2, [r3, #32]
    hsd->TxXferSize = dataremaining;
 8006504:	687b      	ldr	r3, [r7, #4]
 8006506:	693a      	ldr	r2, [r7, #16]
 8006508:	625a      	str	r2, [r3, #36]	; 0x24
  }
}
 800650a:	bf00      	nop
 800650c:	3718      	adds	r7, #24
 800650e:	46bd      	mov	sp, r7
 8006510:	bd80      	pop	{r7, pc}

08006512 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8006512:	b580      	push	{r7, lr}
 8006514:	b082      	sub	sp, #8
 8006516:	af00      	add	r7, sp, #0
 8006518:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 800651a:	687b      	ldr	r3, [r7, #4]
 800651c:	2b00      	cmp	r3, #0
 800651e:	d101      	bne.n	8006524 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8006520:	2301      	movs	r3, #1
 8006522:	e07b      	b.n	800661c <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8006524:	687b      	ldr	r3, [r7, #4]
 8006526:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006528:	2b00      	cmp	r3, #0
 800652a:	d108      	bne.n	800653e <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 800652c:	687b      	ldr	r3, [r7, #4]
 800652e:	685b      	ldr	r3, [r3, #4]
 8006530:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8006534:	d009      	beq.n	800654a <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8006536:	687b      	ldr	r3, [r7, #4]
 8006538:	2200      	movs	r2, #0
 800653a:	61da      	str	r2, [r3, #28]
 800653c:	e005      	b.n	800654a <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 800653e:	687b      	ldr	r3, [r7, #4]
 8006540:	2200      	movs	r2, #0
 8006542:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8006544:	687b      	ldr	r3, [r7, #4]
 8006546:	2200      	movs	r2, #0
 8006548:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800654a:	687b      	ldr	r3, [r7, #4]
 800654c:	2200      	movs	r2, #0
 800654e:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8006550:	687b      	ldr	r3, [r7, #4]
 8006552:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8006556:	b2db      	uxtb	r3, r3
 8006558:	2b00      	cmp	r3, #0
 800655a:	d106      	bne.n	800656a <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800655c:	687b      	ldr	r3, [r7, #4]
 800655e:	2200      	movs	r2, #0
 8006560:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8006564:	6878      	ldr	r0, [r7, #4]
 8006566:	f7fb fc41 	bl	8001dec <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 800656a:	687b      	ldr	r3, [r7, #4]
 800656c:	2202      	movs	r2, #2
 800656e:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8006572:	687b      	ldr	r3, [r7, #4]
 8006574:	681b      	ldr	r3, [r3, #0]
 8006576:	681a      	ldr	r2, [r3, #0]
 8006578:	687b      	ldr	r3, [r7, #4]
 800657a:	681b      	ldr	r3, [r3, #0]
 800657c:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8006580:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8006582:	687b      	ldr	r3, [r7, #4]
 8006584:	685b      	ldr	r3, [r3, #4]
 8006586:	f403 7282 	and.w	r2, r3, #260	; 0x104
 800658a:	687b      	ldr	r3, [r7, #4]
 800658c:	689b      	ldr	r3, [r3, #8]
 800658e:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 8006592:	431a      	orrs	r2, r3
 8006594:	687b      	ldr	r3, [r7, #4]
 8006596:	68db      	ldr	r3, [r3, #12]
 8006598:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800659c:	431a      	orrs	r2, r3
 800659e:	687b      	ldr	r3, [r7, #4]
 80065a0:	691b      	ldr	r3, [r3, #16]
 80065a2:	f003 0302 	and.w	r3, r3, #2
 80065a6:	431a      	orrs	r2, r3
 80065a8:	687b      	ldr	r3, [r7, #4]
 80065aa:	695b      	ldr	r3, [r3, #20]
 80065ac:	f003 0301 	and.w	r3, r3, #1
 80065b0:	431a      	orrs	r2, r3
 80065b2:	687b      	ldr	r3, [r7, #4]
 80065b4:	699b      	ldr	r3, [r3, #24]
 80065b6:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80065ba:	431a      	orrs	r2, r3
 80065bc:	687b      	ldr	r3, [r7, #4]
 80065be:	69db      	ldr	r3, [r3, #28]
 80065c0:	f003 0338 	and.w	r3, r3, #56	; 0x38
 80065c4:	431a      	orrs	r2, r3
 80065c6:	687b      	ldr	r3, [r7, #4]
 80065c8:	6a1b      	ldr	r3, [r3, #32]
 80065ca:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80065ce:	ea42 0103 	orr.w	r1, r2, r3
 80065d2:	687b      	ldr	r3, [r7, #4]
 80065d4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80065d6:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 80065da:	687b      	ldr	r3, [r7, #4]
 80065dc:	681b      	ldr	r3, [r3, #0]
 80065de:	430a      	orrs	r2, r1
 80065e0:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 80065e2:	687b      	ldr	r3, [r7, #4]
 80065e4:	699b      	ldr	r3, [r3, #24]
 80065e6:	0c1b      	lsrs	r3, r3, #16
 80065e8:	f003 0104 	and.w	r1, r3, #4
 80065ec:	687b      	ldr	r3, [r7, #4]
 80065ee:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80065f0:	f003 0210 	and.w	r2, r3, #16
 80065f4:	687b      	ldr	r3, [r7, #4]
 80065f6:	681b      	ldr	r3, [r3, #0]
 80065f8:	430a      	orrs	r2, r1
 80065fa:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 80065fc:	687b      	ldr	r3, [r7, #4]
 80065fe:	681b      	ldr	r3, [r3, #0]
 8006600:	69da      	ldr	r2, [r3, #28]
 8006602:	687b      	ldr	r3, [r7, #4]
 8006604:	681b      	ldr	r3, [r3, #0]
 8006606:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800660a:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800660c:	687b      	ldr	r3, [r7, #4]
 800660e:	2200      	movs	r2, #0
 8006610:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8006612:	687b      	ldr	r3, [r7, #4]
 8006614:	2201      	movs	r2, #1
 8006616:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 800661a:	2300      	movs	r3, #0
}
 800661c:	4618      	mov	r0, r3
 800661e:	3708      	adds	r7, #8
 8006620:	46bd      	mov	sp, r7
 8006622:	bd80      	pop	{r7, pc}

08006624 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8006624:	b580      	push	{r7, lr}
 8006626:	b088      	sub	sp, #32
 8006628:	af00      	add	r7, sp, #0
 800662a:	60f8      	str	r0, [r7, #12]
 800662c:	60b9      	str	r1, [r7, #8]
 800662e:	603b      	str	r3, [r7, #0]
 8006630:	4613      	mov	r3, r2
 8006632:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8006634:	2300      	movs	r3, #0
 8006636:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8006638:	68fb      	ldr	r3, [r7, #12]
 800663a:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 800663e:	2b01      	cmp	r3, #1
 8006640:	d101      	bne.n	8006646 <HAL_SPI_Transmit+0x22>
 8006642:	2302      	movs	r3, #2
 8006644:	e126      	b.n	8006894 <HAL_SPI_Transmit+0x270>
 8006646:	68fb      	ldr	r3, [r7, #12]
 8006648:	2201      	movs	r2, #1
 800664a:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800664e:	f7fc fc7b 	bl	8002f48 <HAL_GetTick>
 8006652:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 8006654:	88fb      	ldrh	r3, [r7, #6]
 8006656:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 8006658:	68fb      	ldr	r3, [r7, #12]
 800665a:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800665e:	b2db      	uxtb	r3, r3
 8006660:	2b01      	cmp	r3, #1
 8006662:	d002      	beq.n	800666a <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 8006664:	2302      	movs	r3, #2
 8006666:	77fb      	strb	r3, [r7, #31]
    goto error;
 8006668:	e10b      	b.n	8006882 <HAL_SPI_Transmit+0x25e>
  }

  if ((pData == NULL) || (Size == 0U))
 800666a:	68bb      	ldr	r3, [r7, #8]
 800666c:	2b00      	cmp	r3, #0
 800666e:	d002      	beq.n	8006676 <HAL_SPI_Transmit+0x52>
 8006670:	88fb      	ldrh	r3, [r7, #6]
 8006672:	2b00      	cmp	r3, #0
 8006674:	d102      	bne.n	800667c <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 8006676:	2301      	movs	r3, #1
 8006678:	77fb      	strb	r3, [r7, #31]
    goto error;
 800667a:	e102      	b.n	8006882 <HAL_SPI_Transmit+0x25e>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 800667c:	68fb      	ldr	r3, [r7, #12]
 800667e:	2203      	movs	r2, #3
 8006680:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8006684:	68fb      	ldr	r3, [r7, #12]
 8006686:	2200      	movs	r2, #0
 8006688:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 800668a:	68fb      	ldr	r3, [r7, #12]
 800668c:	68ba      	ldr	r2, [r7, #8]
 800668e:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = Size;
 8006690:	68fb      	ldr	r3, [r7, #12]
 8006692:	88fa      	ldrh	r2, [r7, #6]
 8006694:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = Size;
 8006696:	68fb      	ldr	r3, [r7, #12]
 8006698:	88fa      	ldrh	r2, [r7, #6]
 800669a:	86da      	strh	r2, [r3, #54]	; 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 800669c:	68fb      	ldr	r3, [r7, #12]
 800669e:	2200      	movs	r2, #0
 80066a0:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = 0U;
 80066a2:	68fb      	ldr	r3, [r7, #12]
 80066a4:	2200      	movs	r2, #0
 80066a6:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = 0U;
 80066a8:	68fb      	ldr	r3, [r7, #12]
 80066aa:	2200      	movs	r2, #0
 80066ac:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxISR       = NULL;
 80066ae:	68fb      	ldr	r3, [r7, #12]
 80066b0:	2200      	movs	r2, #0
 80066b2:	645a      	str	r2, [r3, #68]	; 0x44
  hspi->RxISR       = NULL;
 80066b4:	68fb      	ldr	r3, [r7, #12]
 80066b6:	2200      	movs	r2, #0
 80066b8:	641a      	str	r2, [r3, #64]	; 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80066ba:	68fb      	ldr	r3, [r7, #12]
 80066bc:	689b      	ldr	r3, [r3, #8]
 80066be:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80066c2:	d10f      	bne.n	80066e4 <HAL_SPI_Transmit+0xc0>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 80066c4:	68fb      	ldr	r3, [r7, #12]
 80066c6:	681b      	ldr	r3, [r3, #0]
 80066c8:	681a      	ldr	r2, [r3, #0]
 80066ca:	68fb      	ldr	r3, [r7, #12]
 80066cc:	681b      	ldr	r3, [r3, #0]
 80066ce:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80066d2:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 80066d4:	68fb      	ldr	r3, [r7, #12]
 80066d6:	681b      	ldr	r3, [r3, #0]
 80066d8:	681a      	ldr	r2, [r3, #0]
 80066da:	68fb      	ldr	r3, [r7, #12]
 80066dc:	681b      	ldr	r3, [r3, #0]
 80066de:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80066e2:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80066e4:	68fb      	ldr	r3, [r7, #12]
 80066e6:	681b      	ldr	r3, [r3, #0]
 80066e8:	681b      	ldr	r3, [r3, #0]
 80066ea:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80066ee:	2b40      	cmp	r3, #64	; 0x40
 80066f0:	d007      	beq.n	8006702 <HAL_SPI_Transmit+0xde>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80066f2:	68fb      	ldr	r3, [r7, #12]
 80066f4:	681b      	ldr	r3, [r3, #0]
 80066f6:	681a      	ldr	r2, [r3, #0]
 80066f8:	68fb      	ldr	r3, [r7, #12]
 80066fa:	681b      	ldr	r3, [r3, #0]
 80066fc:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8006700:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8006702:	68fb      	ldr	r3, [r7, #12]
 8006704:	68db      	ldr	r3, [r3, #12]
 8006706:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800670a:	d14b      	bne.n	80067a4 <HAL_SPI_Transmit+0x180>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800670c:	68fb      	ldr	r3, [r7, #12]
 800670e:	685b      	ldr	r3, [r3, #4]
 8006710:	2b00      	cmp	r3, #0
 8006712:	d002      	beq.n	800671a <HAL_SPI_Transmit+0xf6>
 8006714:	8afb      	ldrh	r3, [r7, #22]
 8006716:	2b01      	cmp	r3, #1
 8006718:	d13e      	bne.n	8006798 <HAL_SPI_Transmit+0x174>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800671a:	68fb      	ldr	r3, [r7, #12]
 800671c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800671e:	881a      	ldrh	r2, [r3, #0]
 8006720:	68fb      	ldr	r3, [r7, #12]
 8006722:	681b      	ldr	r3, [r3, #0]
 8006724:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8006726:	68fb      	ldr	r3, [r7, #12]
 8006728:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800672a:	1c9a      	adds	r2, r3, #2
 800672c:	68fb      	ldr	r3, [r7, #12]
 800672e:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8006730:	68fb      	ldr	r3, [r7, #12]
 8006732:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8006734:	b29b      	uxth	r3, r3
 8006736:	3b01      	subs	r3, #1
 8006738:	b29a      	uxth	r2, r3
 800673a:	68fb      	ldr	r3, [r7, #12]
 800673c:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 800673e:	e02b      	b.n	8006798 <HAL_SPI_Transmit+0x174>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8006740:	68fb      	ldr	r3, [r7, #12]
 8006742:	681b      	ldr	r3, [r3, #0]
 8006744:	689b      	ldr	r3, [r3, #8]
 8006746:	f003 0302 	and.w	r3, r3, #2
 800674a:	2b02      	cmp	r3, #2
 800674c:	d112      	bne.n	8006774 <HAL_SPI_Transmit+0x150>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800674e:	68fb      	ldr	r3, [r7, #12]
 8006750:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006752:	881a      	ldrh	r2, [r3, #0]
 8006754:	68fb      	ldr	r3, [r7, #12]
 8006756:	681b      	ldr	r3, [r3, #0]
 8006758:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800675a:	68fb      	ldr	r3, [r7, #12]
 800675c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800675e:	1c9a      	adds	r2, r3, #2
 8006760:	68fb      	ldr	r3, [r7, #12]
 8006762:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8006764:	68fb      	ldr	r3, [r7, #12]
 8006766:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8006768:	b29b      	uxth	r3, r3
 800676a:	3b01      	subs	r3, #1
 800676c:	b29a      	uxth	r2, r3
 800676e:	68fb      	ldr	r3, [r7, #12]
 8006770:	86da      	strh	r2, [r3, #54]	; 0x36
 8006772:	e011      	b.n	8006798 <HAL_SPI_Transmit+0x174>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8006774:	f7fc fbe8 	bl	8002f48 <HAL_GetTick>
 8006778:	4602      	mov	r2, r0
 800677a:	69bb      	ldr	r3, [r7, #24]
 800677c:	1ad3      	subs	r3, r2, r3
 800677e:	683a      	ldr	r2, [r7, #0]
 8006780:	429a      	cmp	r2, r3
 8006782:	d803      	bhi.n	800678c <HAL_SPI_Transmit+0x168>
 8006784:	683b      	ldr	r3, [r7, #0]
 8006786:	f1b3 3fff 	cmp.w	r3, #4294967295
 800678a:	d102      	bne.n	8006792 <HAL_SPI_Transmit+0x16e>
 800678c:	683b      	ldr	r3, [r7, #0]
 800678e:	2b00      	cmp	r3, #0
 8006790:	d102      	bne.n	8006798 <HAL_SPI_Transmit+0x174>
        {
          errorcode = HAL_TIMEOUT;
 8006792:	2303      	movs	r3, #3
 8006794:	77fb      	strb	r3, [r7, #31]
          goto error;
 8006796:	e074      	b.n	8006882 <HAL_SPI_Transmit+0x25e>
    while (hspi->TxXferCount > 0U)
 8006798:	68fb      	ldr	r3, [r7, #12]
 800679a:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800679c:	b29b      	uxth	r3, r3
 800679e:	2b00      	cmp	r3, #0
 80067a0:	d1ce      	bne.n	8006740 <HAL_SPI_Transmit+0x11c>
 80067a2:	e04c      	b.n	800683e <HAL_SPI_Transmit+0x21a>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80067a4:	68fb      	ldr	r3, [r7, #12]
 80067a6:	685b      	ldr	r3, [r3, #4]
 80067a8:	2b00      	cmp	r3, #0
 80067aa:	d002      	beq.n	80067b2 <HAL_SPI_Transmit+0x18e>
 80067ac:	8afb      	ldrh	r3, [r7, #22]
 80067ae:	2b01      	cmp	r3, #1
 80067b0:	d140      	bne.n	8006834 <HAL_SPI_Transmit+0x210>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 80067b2:	68fb      	ldr	r3, [r7, #12]
 80067b4:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80067b6:	68fb      	ldr	r3, [r7, #12]
 80067b8:	681b      	ldr	r3, [r3, #0]
 80067ba:	330c      	adds	r3, #12
 80067bc:	7812      	ldrb	r2, [r2, #0]
 80067be:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 80067c0:	68fb      	ldr	r3, [r7, #12]
 80067c2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80067c4:	1c5a      	adds	r2, r3, #1
 80067c6:	68fb      	ldr	r3, [r7, #12]
 80067c8:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 80067ca:	68fb      	ldr	r3, [r7, #12]
 80067cc:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80067ce:	b29b      	uxth	r3, r3
 80067d0:	3b01      	subs	r3, #1
 80067d2:	b29a      	uxth	r2, r3
 80067d4:	68fb      	ldr	r3, [r7, #12]
 80067d6:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while (hspi->TxXferCount > 0U)
 80067d8:	e02c      	b.n	8006834 <HAL_SPI_Transmit+0x210>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 80067da:	68fb      	ldr	r3, [r7, #12]
 80067dc:	681b      	ldr	r3, [r3, #0]
 80067de:	689b      	ldr	r3, [r3, #8]
 80067e0:	f003 0302 	and.w	r3, r3, #2
 80067e4:	2b02      	cmp	r3, #2
 80067e6:	d113      	bne.n	8006810 <HAL_SPI_Transmit+0x1ec>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 80067e8:	68fb      	ldr	r3, [r7, #12]
 80067ea:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80067ec:	68fb      	ldr	r3, [r7, #12]
 80067ee:	681b      	ldr	r3, [r3, #0]
 80067f0:	330c      	adds	r3, #12
 80067f2:	7812      	ldrb	r2, [r2, #0]
 80067f4:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 80067f6:	68fb      	ldr	r3, [r7, #12]
 80067f8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80067fa:	1c5a      	adds	r2, r3, #1
 80067fc:	68fb      	ldr	r3, [r7, #12]
 80067fe:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8006800:	68fb      	ldr	r3, [r7, #12]
 8006802:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8006804:	b29b      	uxth	r3, r3
 8006806:	3b01      	subs	r3, #1
 8006808:	b29a      	uxth	r2, r3
 800680a:	68fb      	ldr	r3, [r7, #12]
 800680c:	86da      	strh	r2, [r3, #54]	; 0x36
 800680e:	e011      	b.n	8006834 <HAL_SPI_Transmit+0x210>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8006810:	f7fc fb9a 	bl	8002f48 <HAL_GetTick>
 8006814:	4602      	mov	r2, r0
 8006816:	69bb      	ldr	r3, [r7, #24]
 8006818:	1ad3      	subs	r3, r2, r3
 800681a:	683a      	ldr	r2, [r7, #0]
 800681c:	429a      	cmp	r2, r3
 800681e:	d803      	bhi.n	8006828 <HAL_SPI_Transmit+0x204>
 8006820:	683b      	ldr	r3, [r7, #0]
 8006822:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006826:	d102      	bne.n	800682e <HAL_SPI_Transmit+0x20a>
 8006828:	683b      	ldr	r3, [r7, #0]
 800682a:	2b00      	cmp	r3, #0
 800682c:	d102      	bne.n	8006834 <HAL_SPI_Transmit+0x210>
        {
          errorcode = HAL_TIMEOUT;
 800682e:	2303      	movs	r3, #3
 8006830:	77fb      	strb	r3, [r7, #31]
          goto error;
 8006832:	e026      	b.n	8006882 <HAL_SPI_Transmit+0x25e>
    while (hspi->TxXferCount > 0U)
 8006834:	68fb      	ldr	r3, [r7, #12]
 8006836:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8006838:	b29b      	uxth	r3, r3
 800683a:	2b00      	cmp	r3, #0
 800683c:	d1cd      	bne.n	80067da <HAL_SPI_Transmit+0x1b6>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800683e:	69ba      	ldr	r2, [r7, #24]
 8006840:	6839      	ldr	r1, [r7, #0]
 8006842:	68f8      	ldr	r0, [r7, #12]
 8006844:	f000 fa08 	bl	8006c58 <SPI_EndRxTxTransaction>
 8006848:	4603      	mov	r3, r0
 800684a:	2b00      	cmp	r3, #0
 800684c:	d002      	beq.n	8006854 <HAL_SPI_Transmit+0x230>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800684e:	68fb      	ldr	r3, [r7, #12]
 8006850:	2220      	movs	r2, #32
 8006852:	655a      	str	r2, [r3, #84]	; 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8006854:	68fb      	ldr	r3, [r7, #12]
 8006856:	689b      	ldr	r3, [r3, #8]
 8006858:	2b00      	cmp	r3, #0
 800685a:	d10a      	bne.n	8006872 <HAL_SPI_Transmit+0x24e>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800685c:	2300      	movs	r3, #0
 800685e:	613b      	str	r3, [r7, #16]
 8006860:	68fb      	ldr	r3, [r7, #12]
 8006862:	681b      	ldr	r3, [r3, #0]
 8006864:	68db      	ldr	r3, [r3, #12]
 8006866:	613b      	str	r3, [r7, #16]
 8006868:	68fb      	ldr	r3, [r7, #12]
 800686a:	681b      	ldr	r3, [r3, #0]
 800686c:	689b      	ldr	r3, [r3, #8]
 800686e:	613b      	str	r3, [r7, #16]
 8006870:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8006872:	68fb      	ldr	r3, [r7, #12]
 8006874:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006876:	2b00      	cmp	r3, #0
 8006878:	d002      	beq.n	8006880 <HAL_SPI_Transmit+0x25c>
  {
    errorcode = HAL_ERROR;
 800687a:	2301      	movs	r3, #1
 800687c:	77fb      	strb	r3, [r7, #31]
 800687e:	e000      	b.n	8006882 <HAL_SPI_Transmit+0x25e>
  }

error:
 8006880:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8006882:	68fb      	ldr	r3, [r7, #12]
 8006884:	2201      	movs	r2, #1
 8006886:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 800688a:	68fb      	ldr	r3, [r7, #12]
 800688c:	2200      	movs	r2, #0
 800688e:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8006892:	7ffb      	ldrb	r3, [r7, #31]
}
 8006894:	4618      	mov	r0, r3
 8006896:	3720      	adds	r7, #32
 8006898:	46bd      	mov	sp, r7
 800689a:	bd80      	pop	{r7, pc}

0800689c <HAL_SPI_Transmit_DMA>:
  * @param  pData pointer to data buffer
  * @param  Size amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit_DMA(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size)
{
 800689c:	b580      	push	{r7, lr}
 800689e:	b086      	sub	sp, #24
 80068a0:	af00      	add	r7, sp, #0
 80068a2:	60f8      	str	r0, [r7, #12]
 80068a4:	60b9      	str	r1, [r7, #8]
 80068a6:	4613      	mov	r3, r2
 80068a8:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef errorcode = HAL_OK;
 80068aa:	2300      	movs	r3, #0
 80068ac:	75fb      	strb	r3, [r7, #23]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 80068ae:	68fb      	ldr	r3, [r7, #12]
 80068b0:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 80068b4:	2b01      	cmp	r3, #1
 80068b6:	d101      	bne.n	80068bc <HAL_SPI_Transmit_DMA+0x20>
 80068b8:	2302      	movs	r3, #2
 80068ba:	e09b      	b.n	80069f4 <HAL_SPI_Transmit_DMA+0x158>
 80068bc:	68fb      	ldr	r3, [r7, #12]
 80068be:	2201      	movs	r2, #1
 80068c0:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  if (hspi->State != HAL_SPI_STATE_READY)
 80068c4:	68fb      	ldr	r3, [r7, #12]
 80068c6:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80068ca:	b2db      	uxtb	r3, r3
 80068cc:	2b01      	cmp	r3, #1
 80068ce:	d002      	beq.n	80068d6 <HAL_SPI_Transmit_DMA+0x3a>
  {
    errorcode = HAL_BUSY;
 80068d0:	2302      	movs	r3, #2
 80068d2:	75fb      	strb	r3, [r7, #23]
    goto error;
 80068d4:	e089      	b.n	80069ea <HAL_SPI_Transmit_DMA+0x14e>
  }

  if ((pData == NULL) || (Size == 0U))
 80068d6:	68bb      	ldr	r3, [r7, #8]
 80068d8:	2b00      	cmp	r3, #0
 80068da:	d002      	beq.n	80068e2 <HAL_SPI_Transmit_DMA+0x46>
 80068dc:	88fb      	ldrh	r3, [r7, #6]
 80068de:	2b00      	cmp	r3, #0
 80068e0:	d102      	bne.n	80068e8 <HAL_SPI_Transmit_DMA+0x4c>
  {
    errorcode = HAL_ERROR;
 80068e2:	2301      	movs	r3, #1
 80068e4:	75fb      	strb	r3, [r7, #23]
    goto error;
 80068e6:	e080      	b.n	80069ea <HAL_SPI_Transmit_DMA+0x14e>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 80068e8:	68fb      	ldr	r3, [r7, #12]
 80068ea:	2203      	movs	r2, #3
 80068ec:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80068f0:	68fb      	ldr	r3, [r7, #12]
 80068f2:	2200      	movs	r2, #0
 80068f4:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 80068f6:	68fb      	ldr	r3, [r7, #12]
 80068f8:	68ba      	ldr	r2, [r7, #8]
 80068fa:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = Size;
 80068fc:	68fb      	ldr	r3, [r7, #12]
 80068fe:	88fa      	ldrh	r2, [r7, #6]
 8006900:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = Size;
 8006902:	68fb      	ldr	r3, [r7, #12]
 8006904:	88fa      	ldrh	r2, [r7, #6]
 8006906:	86da      	strh	r2, [r3, #54]	; 0x36

  /* Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8006908:	68fb      	ldr	r3, [r7, #12]
 800690a:	2200      	movs	r2, #0
 800690c:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxISR       = NULL;
 800690e:	68fb      	ldr	r3, [r7, #12]
 8006910:	2200      	movs	r2, #0
 8006912:	645a      	str	r2, [r3, #68]	; 0x44
  hspi->RxISR       = NULL;
 8006914:	68fb      	ldr	r3, [r7, #12]
 8006916:	2200      	movs	r2, #0
 8006918:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferSize  = 0U;
 800691a:	68fb      	ldr	r3, [r7, #12]
 800691c:	2200      	movs	r2, #0
 800691e:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = 0U;
 8006920:	68fb      	ldr	r3, [r7, #12]
 8006922:	2200      	movs	r2, #0
 8006924:	87da      	strh	r2, [r3, #62]	; 0x3e

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8006926:	68fb      	ldr	r3, [r7, #12]
 8006928:	689b      	ldr	r3, [r3, #8]
 800692a:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800692e:	d10f      	bne.n	8006950 <HAL_SPI_Transmit_DMA+0xb4>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8006930:	68fb      	ldr	r3, [r7, #12]
 8006932:	681b      	ldr	r3, [r3, #0]
 8006934:	681a      	ldr	r2, [r3, #0]
 8006936:	68fb      	ldr	r3, [r7, #12]
 8006938:	681b      	ldr	r3, [r3, #0]
 800693a:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800693e:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8006940:	68fb      	ldr	r3, [r7, #12]
 8006942:	681b      	ldr	r3, [r3, #0]
 8006944:	681a      	ldr	r2, [r3, #0]
 8006946:	68fb      	ldr	r3, [r7, #12]
 8006948:	681b      	ldr	r3, [r3, #0]
 800694a:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800694e:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Set the SPI TxDMA Half transfer complete callback */
  hspi->hdmatx->XferHalfCpltCallback = SPI_DMAHalfTransmitCplt;
 8006950:	68fb      	ldr	r3, [r7, #12]
 8006952:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8006954:	4a29      	ldr	r2, [pc, #164]	; (80069fc <HAL_SPI_Transmit_DMA+0x160>)
 8006956:	641a      	str	r2, [r3, #64]	; 0x40

  /* Set the SPI TxDMA transfer complete callback */
  hspi->hdmatx->XferCpltCallback = SPI_DMATransmitCplt;
 8006958:	68fb      	ldr	r3, [r7, #12]
 800695a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800695c:	4a28      	ldr	r2, [pc, #160]	; (8006a00 <HAL_SPI_Transmit_DMA+0x164>)
 800695e:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Set the DMA error callback */
  hspi->hdmatx->XferErrorCallback = SPI_DMAError;
 8006960:	68fb      	ldr	r3, [r7, #12]
 8006962:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8006964:	4a27      	ldr	r2, [pc, #156]	; (8006a04 <HAL_SPI_Transmit_DMA+0x168>)
 8006966:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Set the DMA AbortCpltCallback */
  hspi->hdmatx->XferAbortCallback = NULL;
 8006968:	68fb      	ldr	r3, [r7, #12]
 800696a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800696c:	2200      	movs	r2, #0
 800696e:	651a      	str	r2, [r3, #80]	; 0x50

  /* Enable the Tx DMA Stream/Channel */
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmatx, (uint32_t)hspi->pTxBuffPtr, (uint32_t)&hspi->Instance->DR,
 8006970:	68fb      	ldr	r3, [r7, #12]
 8006972:	6c98      	ldr	r0, [r3, #72]	; 0x48
 8006974:	68fb      	ldr	r3, [r7, #12]
 8006976:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006978:	4619      	mov	r1, r3
 800697a:	68fb      	ldr	r3, [r7, #12]
 800697c:	681b      	ldr	r3, [r3, #0]
 800697e:	330c      	adds	r3, #12
 8006980:	461a      	mov	r2, r3
                                 hspi->TxXferCount))
 8006982:	68fb      	ldr	r3, [r7, #12]
 8006984:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8006986:	b29b      	uxth	r3, r3
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmatx, (uint32_t)hspi->pTxBuffPtr, (uint32_t)&hspi->Instance->DR,
 8006988:	f7fd f89a 	bl	8003ac0 <HAL_DMA_Start_IT>
 800698c:	4603      	mov	r3, r0
 800698e:	2b00      	cmp	r3, #0
 8006990:	d00c      	beq.n	80069ac <HAL_SPI_Transmit_DMA+0x110>
  {
    /* Update SPI error code */
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 8006992:	68fb      	ldr	r3, [r7, #12]
 8006994:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006996:	f043 0210 	orr.w	r2, r3, #16
 800699a:	68fb      	ldr	r3, [r7, #12]
 800699c:	655a      	str	r2, [r3, #84]	; 0x54
    errorcode = HAL_ERROR;
 800699e:	2301      	movs	r3, #1
 80069a0:	75fb      	strb	r3, [r7, #23]

    hspi->State = HAL_SPI_STATE_READY;
 80069a2:	68fb      	ldr	r3, [r7, #12]
 80069a4:	2201      	movs	r2, #1
 80069a6:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
    goto error;
 80069aa:	e01e      	b.n	80069ea <HAL_SPI_Transmit_DMA+0x14e>
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80069ac:	68fb      	ldr	r3, [r7, #12]
 80069ae:	681b      	ldr	r3, [r3, #0]
 80069b0:	681b      	ldr	r3, [r3, #0]
 80069b2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80069b6:	2b40      	cmp	r3, #64	; 0x40
 80069b8:	d007      	beq.n	80069ca <HAL_SPI_Transmit_DMA+0x12e>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80069ba:	68fb      	ldr	r3, [r7, #12]
 80069bc:	681b      	ldr	r3, [r3, #0]
 80069be:	681a      	ldr	r2, [r3, #0]
 80069c0:	68fb      	ldr	r3, [r7, #12]
 80069c2:	681b      	ldr	r3, [r3, #0]
 80069c4:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80069c8:	601a      	str	r2, [r3, #0]
  }

  /* Enable the SPI Error Interrupt Bit */
  __HAL_SPI_ENABLE_IT(hspi, (SPI_IT_ERR));
 80069ca:	68fb      	ldr	r3, [r7, #12]
 80069cc:	681b      	ldr	r3, [r3, #0]
 80069ce:	685a      	ldr	r2, [r3, #4]
 80069d0:	68fb      	ldr	r3, [r7, #12]
 80069d2:	681b      	ldr	r3, [r3, #0]
 80069d4:	f042 0220 	orr.w	r2, r2, #32
 80069d8:	605a      	str	r2, [r3, #4]

  /* Enable Tx DMA Request */
  SET_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN);
 80069da:	68fb      	ldr	r3, [r7, #12]
 80069dc:	681b      	ldr	r3, [r3, #0]
 80069de:	685a      	ldr	r2, [r3, #4]
 80069e0:	68fb      	ldr	r3, [r7, #12]
 80069e2:	681b      	ldr	r3, [r3, #0]
 80069e4:	f042 0202 	orr.w	r2, r2, #2
 80069e8:	605a      	str	r2, [r3, #4]

error :
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 80069ea:	68fb      	ldr	r3, [r7, #12]
 80069ec:	2200      	movs	r2, #0
 80069ee:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 80069f2:	7dfb      	ldrb	r3, [r7, #23]
}
 80069f4:	4618      	mov	r0, r3
 80069f6:	3718      	adds	r7, #24
 80069f8:	46bd      	mov	sp, r7
 80069fa:	bd80      	pop	{r7, pc}
 80069fc:	08006aed 	.word	0x08006aed
 8006a00:	08006a45 	.word	0x08006a45
 8006a04:	08006b09 	.word	0x08006b09

08006a08 <HAL_SPI_TxCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_TxCpltCallback(SPI_HandleTypeDef *hspi)
{
 8006a08:	b480      	push	{r7}
 8006a0a:	b083      	sub	sp, #12
 8006a0c:	af00      	add	r7, sp, #0
 8006a0e:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_TxCpltCallback should be implemented in the user file
   */
}
 8006a10:	bf00      	nop
 8006a12:	370c      	adds	r7, #12
 8006a14:	46bd      	mov	sp, r7
 8006a16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a1a:	4770      	bx	lr

08006a1c <HAL_SPI_TxHalfCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_TxHalfCpltCallback(SPI_HandleTypeDef *hspi)
{
 8006a1c:	b480      	push	{r7}
 8006a1e:	b083      	sub	sp, #12
 8006a20:	af00      	add	r7, sp, #0
 8006a22:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_TxHalfCpltCallback should be implemented in the user file
   */
}
 8006a24:	bf00      	nop
 8006a26:	370c      	adds	r7, #12
 8006a28:	46bd      	mov	sp, r7
 8006a2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a2e:	4770      	bx	lr

08006a30 <HAL_SPI_ErrorCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_ErrorCallback(SPI_HandleTypeDef *hspi)
{
 8006a30:	b480      	push	{r7}
 8006a32:	b083      	sub	sp, #12
 8006a34:	af00      	add	r7, sp, #0
 8006a36:	6078      	str	r0, [r7, #4]
            the HAL_SPI_ErrorCallback should be implemented in the user file
   */
  /* NOTE : The ErrorCode parameter in the hspi handle is updated by the SPI processes
            and user can use HAL_SPI_GetError() API to check the latest error occurred
   */
}
 8006a38:	bf00      	nop
 8006a3a:	370c      	adds	r7, #12
 8006a3c:	46bd      	mov	sp, r7
 8006a3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a42:	4770      	bx	lr

08006a44 <SPI_DMATransmitCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 8006a44:	b580      	push	{r7, lr}
 8006a46:	b086      	sub	sp, #24
 8006a48:	af00      	add	r7, sp, #0
 8006a4a:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 8006a4c:	687b      	ldr	r3, [r7, #4]
 8006a4e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006a50:	617b      	str	r3, [r7, #20]
  uint32_t tickstart;

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8006a52:	f7fc fa79 	bl	8002f48 <HAL_GetTick>
 8006a56:	6138      	str	r0, [r7, #16]

  /* DMA Normal Mode */
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) != DMA_SxCR_CIRC)
 8006a58:	687b      	ldr	r3, [r7, #4]
 8006a5a:	681b      	ldr	r3, [r3, #0]
 8006a5c:	681b      	ldr	r3, [r3, #0]
 8006a5e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006a62:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8006a66:	d03b      	beq.n	8006ae0 <SPI_DMATransmitCplt+0x9c>
  {
    /* Disable ERR interrupt */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_ERR);
 8006a68:	697b      	ldr	r3, [r7, #20]
 8006a6a:	681b      	ldr	r3, [r3, #0]
 8006a6c:	685a      	ldr	r2, [r3, #4]
 8006a6e:	697b      	ldr	r3, [r7, #20]
 8006a70:	681b      	ldr	r3, [r3, #0]
 8006a72:	f022 0220 	bic.w	r2, r2, #32
 8006a76:	605a      	str	r2, [r3, #4]

    /* Disable Tx DMA Request */
    CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN);
 8006a78:	697b      	ldr	r3, [r7, #20]
 8006a7a:	681b      	ldr	r3, [r3, #0]
 8006a7c:	685a      	ldr	r2, [r3, #4]
 8006a7e:	697b      	ldr	r3, [r7, #20]
 8006a80:	681b      	ldr	r3, [r3, #0]
 8006a82:	f022 0202 	bic.w	r2, r2, #2
 8006a86:	605a      	str	r2, [r3, #4]

    /* Check the end of the transaction */
    if (SPI_EndRxTxTransaction(hspi, SPI_DEFAULT_TIMEOUT, tickstart) != HAL_OK)
 8006a88:	693a      	ldr	r2, [r7, #16]
 8006a8a:	2164      	movs	r1, #100	; 0x64
 8006a8c:	6978      	ldr	r0, [r7, #20]
 8006a8e:	f000 f8e3 	bl	8006c58 <SPI_EndRxTxTransaction>
 8006a92:	4603      	mov	r3, r0
 8006a94:	2b00      	cmp	r3, #0
 8006a96:	d005      	beq.n	8006aa4 <SPI_DMATransmitCplt+0x60>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8006a98:	697b      	ldr	r3, [r7, #20]
 8006a9a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006a9c:	f043 0220 	orr.w	r2, r3, #32
 8006aa0:	697b      	ldr	r3, [r7, #20]
 8006aa2:	655a      	str	r2, [r3, #84]	; 0x54
    }

    /* Clear overrun flag in 2 Lines communication mode because received data is not read */
    if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8006aa4:	697b      	ldr	r3, [r7, #20]
 8006aa6:	689b      	ldr	r3, [r3, #8]
 8006aa8:	2b00      	cmp	r3, #0
 8006aaa:	d10a      	bne.n	8006ac2 <SPI_DMATransmitCplt+0x7e>
    {
      __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8006aac:	2300      	movs	r3, #0
 8006aae:	60fb      	str	r3, [r7, #12]
 8006ab0:	697b      	ldr	r3, [r7, #20]
 8006ab2:	681b      	ldr	r3, [r3, #0]
 8006ab4:	68db      	ldr	r3, [r3, #12]
 8006ab6:	60fb      	str	r3, [r7, #12]
 8006ab8:	697b      	ldr	r3, [r7, #20]
 8006aba:	681b      	ldr	r3, [r3, #0]
 8006abc:	689b      	ldr	r3, [r3, #8]
 8006abe:	60fb      	str	r3, [r7, #12]
 8006ac0:	68fb      	ldr	r3, [r7, #12]
    }

    hspi->TxXferCount = 0U;
 8006ac2:	697b      	ldr	r3, [r7, #20]
 8006ac4:	2200      	movs	r2, #0
 8006ac6:	86da      	strh	r2, [r3, #54]	; 0x36
    hspi->State = HAL_SPI_STATE_READY;
 8006ac8:	697b      	ldr	r3, [r7, #20]
 8006aca:	2201      	movs	r2, #1
 8006acc:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8006ad0:	697b      	ldr	r3, [r7, #20]
 8006ad2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006ad4:	2b00      	cmp	r3, #0
 8006ad6:	d003      	beq.n	8006ae0 <SPI_DMATransmitCplt+0x9c>
    {
      /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
      hspi->ErrorCallback(hspi);
#else
      HAL_SPI_ErrorCallback(hspi);
 8006ad8:	6978      	ldr	r0, [r7, #20]
 8006ada:	f7ff ffa9 	bl	8006a30 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      return;
 8006ade:	e002      	b.n	8006ae6 <SPI_DMATransmitCplt+0xa2>
  }
  /* Call user Tx complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->TxCpltCallback(hspi);
#else
  HAL_SPI_TxCpltCallback(hspi);
 8006ae0:	6978      	ldr	r0, [r7, #20]
 8006ae2:	f7ff ff91 	bl	8006a08 <HAL_SPI_TxCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8006ae6:	3718      	adds	r7, #24
 8006ae8:	46bd      	mov	sp, r7
 8006aea:	bd80      	pop	{r7, pc}

08006aec <SPI_DMAHalfTransmitCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAHalfTransmitCplt(DMA_HandleTypeDef *hdma)
{
 8006aec:	b580      	push	{r7, lr}
 8006aee:	b084      	sub	sp, #16
 8006af0:	af00      	add	r7, sp, #0
 8006af2:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 8006af4:	687b      	ldr	r3, [r7, #4]
 8006af6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006af8:	60fb      	str	r3, [r7, #12]

  /* Call user Tx half complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->TxHalfCpltCallback(hspi);
#else
  HAL_SPI_TxHalfCpltCallback(hspi);
 8006afa:	68f8      	ldr	r0, [r7, #12]
 8006afc:	f7ff ff8e 	bl	8006a1c <HAL_SPI_TxHalfCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8006b00:	bf00      	nop
 8006b02:	3710      	adds	r7, #16
 8006b04:	46bd      	mov	sp, r7
 8006b06:	bd80      	pop	{r7, pc}

08006b08 <SPI_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAError(DMA_HandleTypeDef *hdma)
{
 8006b08:	b580      	push	{r7, lr}
 8006b0a:	b084      	sub	sp, #16
 8006b0c:	af00      	add	r7, sp, #0
 8006b0e:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 8006b10:	687b      	ldr	r3, [r7, #4]
 8006b12:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006b14:	60fb      	str	r3, [r7, #12]

  /* Stop the disable DMA transfer on SPI side */
  CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN);
 8006b16:	68fb      	ldr	r3, [r7, #12]
 8006b18:	681b      	ldr	r3, [r3, #0]
 8006b1a:	685a      	ldr	r2, [r3, #4]
 8006b1c:	68fb      	ldr	r3, [r7, #12]
 8006b1e:	681b      	ldr	r3, [r3, #0]
 8006b20:	f022 0203 	bic.w	r2, r2, #3
 8006b24:	605a      	str	r2, [r3, #4]

  SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 8006b26:	68fb      	ldr	r3, [r7, #12]
 8006b28:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006b2a:	f043 0210 	orr.w	r2, r3, #16
 8006b2e:	68fb      	ldr	r3, [r7, #12]
 8006b30:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State = HAL_SPI_STATE_READY;
 8006b32:	68fb      	ldr	r3, [r7, #12]
 8006b34:	2201      	movs	r2, #1
 8006b36:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 8006b3a:	68f8      	ldr	r0, [r7, #12]
 8006b3c:	f7ff ff78 	bl	8006a30 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8006b40:	bf00      	nop
 8006b42:	3710      	adds	r7, #16
 8006b44:	46bd      	mov	sp, r7
 8006b46:	bd80      	pop	{r7, pc}

08006b48 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8006b48:	b580      	push	{r7, lr}
 8006b4a:	b088      	sub	sp, #32
 8006b4c:	af00      	add	r7, sp, #0
 8006b4e:	60f8      	str	r0, [r7, #12]
 8006b50:	60b9      	str	r1, [r7, #8]
 8006b52:	603b      	str	r3, [r7, #0]
 8006b54:	4613      	mov	r3, r2
 8006b56:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8006b58:	f7fc f9f6 	bl	8002f48 <HAL_GetTick>
 8006b5c:	4602      	mov	r2, r0
 8006b5e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006b60:	1a9b      	subs	r3, r3, r2
 8006b62:	683a      	ldr	r2, [r7, #0]
 8006b64:	4413      	add	r3, r2
 8006b66:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8006b68:	f7fc f9ee 	bl	8002f48 <HAL_GetTick>
 8006b6c:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8006b6e:	4b39      	ldr	r3, [pc, #228]	; (8006c54 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8006b70:	681b      	ldr	r3, [r3, #0]
 8006b72:	015b      	lsls	r3, r3, #5
 8006b74:	0d1b      	lsrs	r3, r3, #20
 8006b76:	69fa      	ldr	r2, [r7, #28]
 8006b78:	fb02 f303 	mul.w	r3, r2, r3
 8006b7c:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8006b7e:	e054      	b.n	8006c2a <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8006b80:	683b      	ldr	r3, [r7, #0]
 8006b82:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006b86:	d050      	beq.n	8006c2a <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8006b88:	f7fc f9de 	bl	8002f48 <HAL_GetTick>
 8006b8c:	4602      	mov	r2, r0
 8006b8e:	69bb      	ldr	r3, [r7, #24]
 8006b90:	1ad3      	subs	r3, r2, r3
 8006b92:	69fa      	ldr	r2, [r7, #28]
 8006b94:	429a      	cmp	r2, r3
 8006b96:	d902      	bls.n	8006b9e <SPI_WaitFlagStateUntilTimeout+0x56>
 8006b98:	69fb      	ldr	r3, [r7, #28]
 8006b9a:	2b00      	cmp	r3, #0
 8006b9c:	d13d      	bne.n	8006c1a <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8006b9e:	68fb      	ldr	r3, [r7, #12]
 8006ba0:	681b      	ldr	r3, [r3, #0]
 8006ba2:	685a      	ldr	r2, [r3, #4]
 8006ba4:	68fb      	ldr	r3, [r7, #12]
 8006ba6:	681b      	ldr	r3, [r3, #0]
 8006ba8:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8006bac:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8006bae:	68fb      	ldr	r3, [r7, #12]
 8006bb0:	685b      	ldr	r3, [r3, #4]
 8006bb2:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8006bb6:	d111      	bne.n	8006bdc <SPI_WaitFlagStateUntilTimeout+0x94>
 8006bb8:	68fb      	ldr	r3, [r7, #12]
 8006bba:	689b      	ldr	r3, [r3, #8]
 8006bbc:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8006bc0:	d004      	beq.n	8006bcc <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8006bc2:	68fb      	ldr	r3, [r7, #12]
 8006bc4:	689b      	ldr	r3, [r3, #8]
 8006bc6:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8006bca:	d107      	bne.n	8006bdc <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8006bcc:	68fb      	ldr	r3, [r7, #12]
 8006bce:	681b      	ldr	r3, [r3, #0]
 8006bd0:	681a      	ldr	r2, [r3, #0]
 8006bd2:	68fb      	ldr	r3, [r7, #12]
 8006bd4:	681b      	ldr	r3, [r3, #0]
 8006bd6:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8006bda:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8006bdc:	68fb      	ldr	r3, [r7, #12]
 8006bde:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006be0:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8006be4:	d10f      	bne.n	8006c06 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8006be6:	68fb      	ldr	r3, [r7, #12]
 8006be8:	681b      	ldr	r3, [r3, #0]
 8006bea:	681a      	ldr	r2, [r3, #0]
 8006bec:	68fb      	ldr	r3, [r7, #12]
 8006bee:	681b      	ldr	r3, [r3, #0]
 8006bf0:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8006bf4:	601a      	str	r2, [r3, #0]
 8006bf6:	68fb      	ldr	r3, [r7, #12]
 8006bf8:	681b      	ldr	r3, [r3, #0]
 8006bfa:	681a      	ldr	r2, [r3, #0]
 8006bfc:	68fb      	ldr	r3, [r7, #12]
 8006bfe:	681b      	ldr	r3, [r3, #0]
 8006c00:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8006c04:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8006c06:	68fb      	ldr	r3, [r7, #12]
 8006c08:	2201      	movs	r2, #1
 8006c0a:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8006c0e:	68fb      	ldr	r3, [r7, #12]
 8006c10:	2200      	movs	r2, #0
 8006c12:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_TIMEOUT;
 8006c16:	2303      	movs	r3, #3
 8006c18:	e017      	b.n	8006c4a <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8006c1a:	697b      	ldr	r3, [r7, #20]
 8006c1c:	2b00      	cmp	r3, #0
 8006c1e:	d101      	bne.n	8006c24 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8006c20:	2300      	movs	r3, #0
 8006c22:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8006c24:	697b      	ldr	r3, [r7, #20]
 8006c26:	3b01      	subs	r3, #1
 8006c28:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8006c2a:	68fb      	ldr	r3, [r7, #12]
 8006c2c:	681b      	ldr	r3, [r3, #0]
 8006c2e:	689a      	ldr	r2, [r3, #8]
 8006c30:	68bb      	ldr	r3, [r7, #8]
 8006c32:	4013      	ands	r3, r2
 8006c34:	68ba      	ldr	r2, [r7, #8]
 8006c36:	429a      	cmp	r2, r3
 8006c38:	bf0c      	ite	eq
 8006c3a:	2301      	moveq	r3, #1
 8006c3c:	2300      	movne	r3, #0
 8006c3e:	b2db      	uxtb	r3, r3
 8006c40:	461a      	mov	r2, r3
 8006c42:	79fb      	ldrb	r3, [r7, #7]
 8006c44:	429a      	cmp	r2, r3
 8006c46:	d19b      	bne.n	8006b80 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8006c48:	2300      	movs	r3, #0
}
 8006c4a:	4618      	mov	r0, r3
 8006c4c:	3720      	adds	r7, #32
 8006c4e:	46bd      	mov	sp, r7
 8006c50:	bd80      	pop	{r7, pc}
 8006c52:	bf00      	nop
 8006c54:	20000008 	.word	0x20000008

08006c58 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8006c58:	b580      	push	{r7, lr}
 8006c5a:	b088      	sub	sp, #32
 8006c5c:	af02      	add	r7, sp, #8
 8006c5e:	60f8      	str	r0, [r7, #12]
 8006c60:	60b9      	str	r1, [r7, #8]
 8006c62:	607a      	str	r2, [r7, #4]
  /* Timeout in s */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 8006c64:	4b1b      	ldr	r3, [pc, #108]	; (8006cd4 <SPI_EndRxTxTransaction+0x7c>)
 8006c66:	681b      	ldr	r3, [r3, #0]
 8006c68:	4a1b      	ldr	r2, [pc, #108]	; (8006cd8 <SPI_EndRxTxTransaction+0x80>)
 8006c6a:	fba2 2303 	umull	r2, r3, r2, r3
 8006c6e:	0d5b      	lsrs	r3, r3, #21
 8006c70:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8006c74:	fb02 f303 	mul.w	r3, r2, r3
 8006c78:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8006c7a:	68fb      	ldr	r3, [r7, #12]
 8006c7c:	685b      	ldr	r3, [r3, #4]
 8006c7e:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8006c82:	d112      	bne.n	8006caa <SPI_EndRxTxTransaction+0x52>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8006c84:	687b      	ldr	r3, [r7, #4]
 8006c86:	9300      	str	r3, [sp, #0]
 8006c88:	68bb      	ldr	r3, [r7, #8]
 8006c8a:	2200      	movs	r2, #0
 8006c8c:	2180      	movs	r1, #128	; 0x80
 8006c8e:	68f8      	ldr	r0, [r7, #12]
 8006c90:	f7ff ff5a 	bl	8006b48 <SPI_WaitFlagStateUntilTimeout>
 8006c94:	4603      	mov	r3, r0
 8006c96:	2b00      	cmp	r3, #0
 8006c98:	d016      	beq.n	8006cc8 <SPI_EndRxTxTransaction+0x70>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8006c9a:	68fb      	ldr	r3, [r7, #12]
 8006c9c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006c9e:	f043 0220 	orr.w	r2, r3, #32
 8006ca2:	68fb      	ldr	r3, [r7, #12]
 8006ca4:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 8006ca6:	2303      	movs	r3, #3
 8006ca8:	e00f      	b.n	8006cca <SPI_EndRxTxTransaction+0x72>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 8006caa:	697b      	ldr	r3, [r7, #20]
 8006cac:	2b00      	cmp	r3, #0
 8006cae:	d00a      	beq.n	8006cc6 <SPI_EndRxTxTransaction+0x6e>
      {
        break;
      }
      count--;
 8006cb0:	697b      	ldr	r3, [r7, #20]
 8006cb2:	3b01      	subs	r3, #1
 8006cb4:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 8006cb6:	68fb      	ldr	r3, [r7, #12]
 8006cb8:	681b      	ldr	r3, [r3, #0]
 8006cba:	689b      	ldr	r3, [r3, #8]
 8006cbc:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006cc0:	2b80      	cmp	r3, #128	; 0x80
 8006cc2:	d0f2      	beq.n	8006caa <SPI_EndRxTxTransaction+0x52>
 8006cc4:	e000      	b.n	8006cc8 <SPI_EndRxTxTransaction+0x70>
        break;
 8006cc6:	bf00      	nop
  }

  return HAL_OK;
 8006cc8:	2300      	movs	r3, #0
}
 8006cca:	4618      	mov	r0, r3
 8006ccc:	3718      	adds	r7, #24
 8006cce:	46bd      	mov	sp, r7
 8006cd0:	bd80      	pop	{r7, pc}
 8006cd2:	bf00      	nop
 8006cd4:	20000008 	.word	0x20000008
 8006cd8:	165e9f81 	.word	0x165e9f81

08006cdc <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8006cdc:	b580      	push	{r7, lr}
 8006cde:	b082      	sub	sp, #8
 8006ce0:	af00      	add	r7, sp, #0
 8006ce2:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8006ce4:	687b      	ldr	r3, [r7, #4]
 8006ce6:	2b00      	cmp	r3, #0
 8006ce8:	d101      	bne.n	8006cee <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8006cea:	2301      	movs	r3, #1
 8006cec:	e041      	b.n	8006d72 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8006cee:	687b      	ldr	r3, [r7, #4]
 8006cf0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006cf4:	b2db      	uxtb	r3, r3
 8006cf6:	2b00      	cmp	r3, #0
 8006cf8:	d106      	bne.n	8006d08 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8006cfa:	687b      	ldr	r3, [r7, #4]
 8006cfc:	2200      	movs	r2, #0
 8006cfe:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8006d02:	6878      	ldr	r0, [r7, #4]
 8006d04:	f7fb fe9e 	bl	8002a44 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006d08:	687b      	ldr	r3, [r7, #4]
 8006d0a:	2202      	movs	r2, #2
 8006d0c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8006d10:	687b      	ldr	r3, [r7, #4]
 8006d12:	681a      	ldr	r2, [r3, #0]
 8006d14:	687b      	ldr	r3, [r7, #4]
 8006d16:	3304      	adds	r3, #4
 8006d18:	4619      	mov	r1, r3
 8006d1a:	4610      	mov	r0, r2
 8006d1c:	f000 fe4c 	bl	80079b8 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8006d20:	687b      	ldr	r3, [r7, #4]
 8006d22:	2201      	movs	r2, #1
 8006d24:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006d28:	687b      	ldr	r3, [r7, #4]
 8006d2a:	2201      	movs	r2, #1
 8006d2c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8006d30:	687b      	ldr	r3, [r7, #4]
 8006d32:	2201      	movs	r2, #1
 8006d34:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8006d38:	687b      	ldr	r3, [r7, #4]
 8006d3a:	2201      	movs	r2, #1
 8006d3c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8006d40:	687b      	ldr	r3, [r7, #4]
 8006d42:	2201      	movs	r2, #1
 8006d44:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006d48:	687b      	ldr	r3, [r7, #4]
 8006d4a:	2201      	movs	r2, #1
 8006d4c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8006d50:	687b      	ldr	r3, [r7, #4]
 8006d52:	2201      	movs	r2, #1
 8006d54:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8006d58:	687b      	ldr	r3, [r7, #4]
 8006d5a:	2201      	movs	r2, #1
 8006d5c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8006d60:	687b      	ldr	r3, [r7, #4]
 8006d62:	2201      	movs	r2, #1
 8006d64:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8006d68:	687b      	ldr	r3, [r7, #4]
 8006d6a:	2201      	movs	r2, #1
 8006d6c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8006d70:	2300      	movs	r3, #0
}
 8006d72:	4618      	mov	r0, r3
 8006d74:	3708      	adds	r7, #8
 8006d76:	46bd      	mov	sp, r7
 8006d78:	bd80      	pop	{r7, pc}
	...

08006d7c <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8006d7c:	b480      	push	{r7}
 8006d7e:	b085      	sub	sp, #20
 8006d80:	af00      	add	r7, sp, #0
 8006d82:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8006d84:	687b      	ldr	r3, [r7, #4]
 8006d86:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006d8a:	b2db      	uxtb	r3, r3
 8006d8c:	2b01      	cmp	r3, #1
 8006d8e:	d001      	beq.n	8006d94 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8006d90:	2301      	movs	r3, #1
 8006d92:	e04e      	b.n	8006e32 <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006d94:	687b      	ldr	r3, [r7, #4]
 8006d96:	2202      	movs	r2, #2
 8006d98:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8006d9c:	687b      	ldr	r3, [r7, #4]
 8006d9e:	681b      	ldr	r3, [r3, #0]
 8006da0:	68da      	ldr	r2, [r3, #12]
 8006da2:	687b      	ldr	r3, [r7, #4]
 8006da4:	681b      	ldr	r3, [r3, #0]
 8006da6:	f042 0201 	orr.w	r2, r2, #1
 8006daa:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006dac:	687b      	ldr	r3, [r7, #4]
 8006dae:	681b      	ldr	r3, [r3, #0]
 8006db0:	4a23      	ldr	r2, [pc, #140]	; (8006e40 <HAL_TIM_Base_Start_IT+0xc4>)
 8006db2:	4293      	cmp	r3, r2
 8006db4:	d022      	beq.n	8006dfc <HAL_TIM_Base_Start_IT+0x80>
 8006db6:	687b      	ldr	r3, [r7, #4]
 8006db8:	681b      	ldr	r3, [r3, #0]
 8006dba:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006dbe:	d01d      	beq.n	8006dfc <HAL_TIM_Base_Start_IT+0x80>
 8006dc0:	687b      	ldr	r3, [r7, #4]
 8006dc2:	681b      	ldr	r3, [r3, #0]
 8006dc4:	4a1f      	ldr	r2, [pc, #124]	; (8006e44 <HAL_TIM_Base_Start_IT+0xc8>)
 8006dc6:	4293      	cmp	r3, r2
 8006dc8:	d018      	beq.n	8006dfc <HAL_TIM_Base_Start_IT+0x80>
 8006dca:	687b      	ldr	r3, [r7, #4]
 8006dcc:	681b      	ldr	r3, [r3, #0]
 8006dce:	4a1e      	ldr	r2, [pc, #120]	; (8006e48 <HAL_TIM_Base_Start_IT+0xcc>)
 8006dd0:	4293      	cmp	r3, r2
 8006dd2:	d013      	beq.n	8006dfc <HAL_TIM_Base_Start_IT+0x80>
 8006dd4:	687b      	ldr	r3, [r7, #4]
 8006dd6:	681b      	ldr	r3, [r3, #0]
 8006dd8:	4a1c      	ldr	r2, [pc, #112]	; (8006e4c <HAL_TIM_Base_Start_IT+0xd0>)
 8006dda:	4293      	cmp	r3, r2
 8006ddc:	d00e      	beq.n	8006dfc <HAL_TIM_Base_Start_IT+0x80>
 8006dde:	687b      	ldr	r3, [r7, #4]
 8006de0:	681b      	ldr	r3, [r3, #0]
 8006de2:	4a1b      	ldr	r2, [pc, #108]	; (8006e50 <HAL_TIM_Base_Start_IT+0xd4>)
 8006de4:	4293      	cmp	r3, r2
 8006de6:	d009      	beq.n	8006dfc <HAL_TIM_Base_Start_IT+0x80>
 8006de8:	687b      	ldr	r3, [r7, #4]
 8006dea:	681b      	ldr	r3, [r3, #0]
 8006dec:	4a19      	ldr	r2, [pc, #100]	; (8006e54 <HAL_TIM_Base_Start_IT+0xd8>)
 8006dee:	4293      	cmp	r3, r2
 8006df0:	d004      	beq.n	8006dfc <HAL_TIM_Base_Start_IT+0x80>
 8006df2:	687b      	ldr	r3, [r7, #4]
 8006df4:	681b      	ldr	r3, [r3, #0]
 8006df6:	4a18      	ldr	r2, [pc, #96]	; (8006e58 <HAL_TIM_Base_Start_IT+0xdc>)
 8006df8:	4293      	cmp	r3, r2
 8006dfa:	d111      	bne.n	8006e20 <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8006dfc:	687b      	ldr	r3, [r7, #4]
 8006dfe:	681b      	ldr	r3, [r3, #0]
 8006e00:	689b      	ldr	r3, [r3, #8]
 8006e02:	f003 0307 	and.w	r3, r3, #7
 8006e06:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006e08:	68fb      	ldr	r3, [r7, #12]
 8006e0a:	2b06      	cmp	r3, #6
 8006e0c:	d010      	beq.n	8006e30 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 8006e0e:	687b      	ldr	r3, [r7, #4]
 8006e10:	681b      	ldr	r3, [r3, #0]
 8006e12:	681a      	ldr	r2, [r3, #0]
 8006e14:	687b      	ldr	r3, [r7, #4]
 8006e16:	681b      	ldr	r3, [r3, #0]
 8006e18:	f042 0201 	orr.w	r2, r2, #1
 8006e1c:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006e1e:	e007      	b.n	8006e30 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8006e20:	687b      	ldr	r3, [r7, #4]
 8006e22:	681b      	ldr	r3, [r3, #0]
 8006e24:	681a      	ldr	r2, [r3, #0]
 8006e26:	687b      	ldr	r3, [r7, #4]
 8006e28:	681b      	ldr	r3, [r3, #0]
 8006e2a:	f042 0201 	orr.w	r2, r2, #1
 8006e2e:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8006e30:	2300      	movs	r3, #0
}
 8006e32:	4618      	mov	r0, r3
 8006e34:	3714      	adds	r7, #20
 8006e36:	46bd      	mov	sp, r7
 8006e38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e3c:	4770      	bx	lr
 8006e3e:	bf00      	nop
 8006e40:	40010000 	.word	0x40010000
 8006e44:	40000400 	.word	0x40000400
 8006e48:	40000800 	.word	0x40000800
 8006e4c:	40000c00 	.word	0x40000c00
 8006e50:	40010400 	.word	0x40010400
 8006e54:	40014000 	.word	0x40014000
 8006e58:	40001800 	.word	0x40001800

08006e5c <HAL_TIM_Base_Stop_IT>:
  * @brief  Stops the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Stop_IT(TIM_HandleTypeDef *htim)
{
 8006e5c:	b480      	push	{r7}
 8006e5e:	b083      	sub	sp, #12
 8006e60:	af00      	add	r7, sp, #0
 8006e62:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Disable the TIM Update interrupt */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_UPDATE);
 8006e64:	687b      	ldr	r3, [r7, #4]
 8006e66:	681b      	ldr	r3, [r3, #0]
 8006e68:	68da      	ldr	r2, [r3, #12]
 8006e6a:	687b      	ldr	r3, [r7, #4]
 8006e6c:	681b      	ldr	r3, [r3, #0]
 8006e6e:	f022 0201 	bic.w	r2, r2, #1
 8006e72:	60da      	str	r2, [r3, #12]

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 8006e74:	687b      	ldr	r3, [r7, #4]
 8006e76:	681b      	ldr	r3, [r3, #0]
 8006e78:	6a1a      	ldr	r2, [r3, #32]
 8006e7a:	f241 1311 	movw	r3, #4369	; 0x1111
 8006e7e:	4013      	ands	r3, r2
 8006e80:	2b00      	cmp	r3, #0
 8006e82:	d10f      	bne.n	8006ea4 <HAL_TIM_Base_Stop_IT+0x48>
 8006e84:	687b      	ldr	r3, [r7, #4]
 8006e86:	681b      	ldr	r3, [r3, #0]
 8006e88:	6a1a      	ldr	r2, [r3, #32]
 8006e8a:	f240 4344 	movw	r3, #1092	; 0x444
 8006e8e:	4013      	ands	r3, r2
 8006e90:	2b00      	cmp	r3, #0
 8006e92:	d107      	bne.n	8006ea4 <HAL_TIM_Base_Stop_IT+0x48>
 8006e94:	687b      	ldr	r3, [r7, #4]
 8006e96:	681b      	ldr	r3, [r3, #0]
 8006e98:	681a      	ldr	r2, [r3, #0]
 8006e9a:	687b      	ldr	r3, [r7, #4]
 8006e9c:	681b      	ldr	r3, [r3, #0]
 8006e9e:	f022 0201 	bic.w	r2, r2, #1
 8006ea2:	601a      	str	r2, [r3, #0]

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_READY;
 8006ea4:	687b      	ldr	r3, [r7, #4]
 8006ea6:	2201      	movs	r2, #1
 8006ea8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Return function status */
  return HAL_OK;
 8006eac:	2300      	movs	r3, #0
}
 8006eae:	4618      	mov	r0, r3
 8006eb0:	370c      	adds	r7, #12
 8006eb2:	46bd      	mov	sp, r7
 8006eb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006eb8:	4770      	bx	lr

08006eba <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8006eba:	b580      	push	{r7, lr}
 8006ebc:	b082      	sub	sp, #8
 8006ebe:	af00      	add	r7, sp, #0
 8006ec0:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8006ec2:	687b      	ldr	r3, [r7, #4]
 8006ec4:	2b00      	cmp	r3, #0
 8006ec6:	d101      	bne.n	8006ecc <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8006ec8:	2301      	movs	r3, #1
 8006eca:	e041      	b.n	8006f50 <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8006ecc:	687b      	ldr	r3, [r7, #4]
 8006ece:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006ed2:	b2db      	uxtb	r3, r3
 8006ed4:	2b00      	cmp	r3, #0
 8006ed6:	d106      	bne.n	8006ee6 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8006ed8:	687b      	ldr	r3, [r7, #4]
 8006eda:	2200      	movs	r2, #0
 8006edc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8006ee0:	6878      	ldr	r0, [r7, #4]
 8006ee2:	f000 f839 	bl	8006f58 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006ee6:	687b      	ldr	r3, [r7, #4]
 8006ee8:	2202      	movs	r2, #2
 8006eea:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8006eee:	687b      	ldr	r3, [r7, #4]
 8006ef0:	681a      	ldr	r2, [r3, #0]
 8006ef2:	687b      	ldr	r3, [r7, #4]
 8006ef4:	3304      	adds	r3, #4
 8006ef6:	4619      	mov	r1, r3
 8006ef8:	4610      	mov	r0, r2
 8006efa:	f000 fd5d 	bl	80079b8 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8006efe:	687b      	ldr	r3, [r7, #4]
 8006f00:	2201      	movs	r2, #1
 8006f02:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006f06:	687b      	ldr	r3, [r7, #4]
 8006f08:	2201      	movs	r2, #1
 8006f0a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8006f0e:	687b      	ldr	r3, [r7, #4]
 8006f10:	2201      	movs	r2, #1
 8006f12:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8006f16:	687b      	ldr	r3, [r7, #4]
 8006f18:	2201      	movs	r2, #1
 8006f1a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8006f1e:	687b      	ldr	r3, [r7, #4]
 8006f20:	2201      	movs	r2, #1
 8006f22:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006f26:	687b      	ldr	r3, [r7, #4]
 8006f28:	2201      	movs	r2, #1
 8006f2a:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8006f2e:	687b      	ldr	r3, [r7, #4]
 8006f30:	2201      	movs	r2, #1
 8006f32:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8006f36:	687b      	ldr	r3, [r7, #4]
 8006f38:	2201      	movs	r2, #1
 8006f3a:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8006f3e:	687b      	ldr	r3, [r7, #4]
 8006f40:	2201      	movs	r2, #1
 8006f42:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8006f46:	687b      	ldr	r3, [r7, #4]
 8006f48:	2201      	movs	r2, #1
 8006f4a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8006f4e:	2300      	movs	r3, #0
}
 8006f50:	4618      	mov	r0, r3
 8006f52:	3708      	adds	r7, #8
 8006f54:	46bd      	mov	sp, r7
 8006f56:	bd80      	pop	{r7, pc}

08006f58 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8006f58:	b480      	push	{r7}
 8006f5a:	b083      	sub	sp, #12
 8006f5c:	af00      	add	r7, sp, #0
 8006f5e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8006f60:	bf00      	nop
 8006f62:	370c      	adds	r7, #12
 8006f64:	46bd      	mov	sp, r7
 8006f66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f6a:	4770      	bx	lr

08006f6c <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8006f6c:	b580      	push	{r7, lr}
 8006f6e:	b084      	sub	sp, #16
 8006f70:	af00      	add	r7, sp, #0
 8006f72:	6078      	str	r0, [r7, #4]
 8006f74:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8006f76:	683b      	ldr	r3, [r7, #0]
 8006f78:	2b00      	cmp	r3, #0
 8006f7a:	d109      	bne.n	8006f90 <HAL_TIM_PWM_Start+0x24>
 8006f7c:	687b      	ldr	r3, [r7, #4]
 8006f7e:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8006f82:	b2db      	uxtb	r3, r3
 8006f84:	2b01      	cmp	r3, #1
 8006f86:	bf14      	ite	ne
 8006f88:	2301      	movne	r3, #1
 8006f8a:	2300      	moveq	r3, #0
 8006f8c:	b2db      	uxtb	r3, r3
 8006f8e:	e022      	b.n	8006fd6 <HAL_TIM_PWM_Start+0x6a>
 8006f90:	683b      	ldr	r3, [r7, #0]
 8006f92:	2b04      	cmp	r3, #4
 8006f94:	d109      	bne.n	8006faa <HAL_TIM_PWM_Start+0x3e>
 8006f96:	687b      	ldr	r3, [r7, #4]
 8006f98:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8006f9c:	b2db      	uxtb	r3, r3
 8006f9e:	2b01      	cmp	r3, #1
 8006fa0:	bf14      	ite	ne
 8006fa2:	2301      	movne	r3, #1
 8006fa4:	2300      	moveq	r3, #0
 8006fa6:	b2db      	uxtb	r3, r3
 8006fa8:	e015      	b.n	8006fd6 <HAL_TIM_PWM_Start+0x6a>
 8006faa:	683b      	ldr	r3, [r7, #0]
 8006fac:	2b08      	cmp	r3, #8
 8006fae:	d109      	bne.n	8006fc4 <HAL_TIM_PWM_Start+0x58>
 8006fb0:	687b      	ldr	r3, [r7, #4]
 8006fb2:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8006fb6:	b2db      	uxtb	r3, r3
 8006fb8:	2b01      	cmp	r3, #1
 8006fba:	bf14      	ite	ne
 8006fbc:	2301      	movne	r3, #1
 8006fbe:	2300      	moveq	r3, #0
 8006fc0:	b2db      	uxtb	r3, r3
 8006fc2:	e008      	b.n	8006fd6 <HAL_TIM_PWM_Start+0x6a>
 8006fc4:	687b      	ldr	r3, [r7, #4]
 8006fc6:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8006fca:	b2db      	uxtb	r3, r3
 8006fcc:	2b01      	cmp	r3, #1
 8006fce:	bf14      	ite	ne
 8006fd0:	2301      	movne	r3, #1
 8006fd2:	2300      	moveq	r3, #0
 8006fd4:	b2db      	uxtb	r3, r3
 8006fd6:	2b00      	cmp	r3, #0
 8006fd8:	d001      	beq.n	8006fde <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 8006fda:	2301      	movs	r3, #1
 8006fdc:	e07c      	b.n	80070d8 <HAL_TIM_PWM_Start+0x16c>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8006fde:	683b      	ldr	r3, [r7, #0]
 8006fe0:	2b00      	cmp	r3, #0
 8006fe2:	d104      	bne.n	8006fee <HAL_TIM_PWM_Start+0x82>
 8006fe4:	687b      	ldr	r3, [r7, #4]
 8006fe6:	2202      	movs	r2, #2
 8006fe8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8006fec:	e013      	b.n	8007016 <HAL_TIM_PWM_Start+0xaa>
 8006fee:	683b      	ldr	r3, [r7, #0]
 8006ff0:	2b04      	cmp	r3, #4
 8006ff2:	d104      	bne.n	8006ffe <HAL_TIM_PWM_Start+0x92>
 8006ff4:	687b      	ldr	r3, [r7, #4]
 8006ff6:	2202      	movs	r2, #2
 8006ff8:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8006ffc:	e00b      	b.n	8007016 <HAL_TIM_PWM_Start+0xaa>
 8006ffe:	683b      	ldr	r3, [r7, #0]
 8007000:	2b08      	cmp	r3, #8
 8007002:	d104      	bne.n	800700e <HAL_TIM_PWM_Start+0xa2>
 8007004:	687b      	ldr	r3, [r7, #4]
 8007006:	2202      	movs	r2, #2
 8007008:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800700c:	e003      	b.n	8007016 <HAL_TIM_PWM_Start+0xaa>
 800700e:	687b      	ldr	r3, [r7, #4]
 8007010:	2202      	movs	r2, #2
 8007012:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8007016:	687b      	ldr	r3, [r7, #4]
 8007018:	681b      	ldr	r3, [r3, #0]
 800701a:	2201      	movs	r2, #1
 800701c:	6839      	ldr	r1, [r7, #0]
 800701e:	4618      	mov	r0, r3
 8007020:	f000 ffb4 	bl	8007f8c <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8007024:	687b      	ldr	r3, [r7, #4]
 8007026:	681b      	ldr	r3, [r3, #0]
 8007028:	4a2d      	ldr	r2, [pc, #180]	; (80070e0 <HAL_TIM_PWM_Start+0x174>)
 800702a:	4293      	cmp	r3, r2
 800702c:	d004      	beq.n	8007038 <HAL_TIM_PWM_Start+0xcc>
 800702e:	687b      	ldr	r3, [r7, #4]
 8007030:	681b      	ldr	r3, [r3, #0]
 8007032:	4a2c      	ldr	r2, [pc, #176]	; (80070e4 <HAL_TIM_PWM_Start+0x178>)
 8007034:	4293      	cmp	r3, r2
 8007036:	d101      	bne.n	800703c <HAL_TIM_PWM_Start+0xd0>
 8007038:	2301      	movs	r3, #1
 800703a:	e000      	b.n	800703e <HAL_TIM_PWM_Start+0xd2>
 800703c:	2300      	movs	r3, #0
 800703e:	2b00      	cmp	r3, #0
 8007040:	d007      	beq.n	8007052 <HAL_TIM_PWM_Start+0xe6>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8007042:	687b      	ldr	r3, [r7, #4]
 8007044:	681b      	ldr	r3, [r3, #0]
 8007046:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8007048:	687b      	ldr	r3, [r7, #4]
 800704a:	681b      	ldr	r3, [r3, #0]
 800704c:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8007050:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8007052:	687b      	ldr	r3, [r7, #4]
 8007054:	681b      	ldr	r3, [r3, #0]
 8007056:	4a22      	ldr	r2, [pc, #136]	; (80070e0 <HAL_TIM_PWM_Start+0x174>)
 8007058:	4293      	cmp	r3, r2
 800705a:	d022      	beq.n	80070a2 <HAL_TIM_PWM_Start+0x136>
 800705c:	687b      	ldr	r3, [r7, #4]
 800705e:	681b      	ldr	r3, [r3, #0]
 8007060:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007064:	d01d      	beq.n	80070a2 <HAL_TIM_PWM_Start+0x136>
 8007066:	687b      	ldr	r3, [r7, #4]
 8007068:	681b      	ldr	r3, [r3, #0]
 800706a:	4a1f      	ldr	r2, [pc, #124]	; (80070e8 <HAL_TIM_PWM_Start+0x17c>)
 800706c:	4293      	cmp	r3, r2
 800706e:	d018      	beq.n	80070a2 <HAL_TIM_PWM_Start+0x136>
 8007070:	687b      	ldr	r3, [r7, #4]
 8007072:	681b      	ldr	r3, [r3, #0]
 8007074:	4a1d      	ldr	r2, [pc, #116]	; (80070ec <HAL_TIM_PWM_Start+0x180>)
 8007076:	4293      	cmp	r3, r2
 8007078:	d013      	beq.n	80070a2 <HAL_TIM_PWM_Start+0x136>
 800707a:	687b      	ldr	r3, [r7, #4]
 800707c:	681b      	ldr	r3, [r3, #0]
 800707e:	4a1c      	ldr	r2, [pc, #112]	; (80070f0 <HAL_TIM_PWM_Start+0x184>)
 8007080:	4293      	cmp	r3, r2
 8007082:	d00e      	beq.n	80070a2 <HAL_TIM_PWM_Start+0x136>
 8007084:	687b      	ldr	r3, [r7, #4]
 8007086:	681b      	ldr	r3, [r3, #0]
 8007088:	4a16      	ldr	r2, [pc, #88]	; (80070e4 <HAL_TIM_PWM_Start+0x178>)
 800708a:	4293      	cmp	r3, r2
 800708c:	d009      	beq.n	80070a2 <HAL_TIM_PWM_Start+0x136>
 800708e:	687b      	ldr	r3, [r7, #4]
 8007090:	681b      	ldr	r3, [r3, #0]
 8007092:	4a18      	ldr	r2, [pc, #96]	; (80070f4 <HAL_TIM_PWM_Start+0x188>)
 8007094:	4293      	cmp	r3, r2
 8007096:	d004      	beq.n	80070a2 <HAL_TIM_PWM_Start+0x136>
 8007098:	687b      	ldr	r3, [r7, #4]
 800709a:	681b      	ldr	r3, [r3, #0]
 800709c:	4a16      	ldr	r2, [pc, #88]	; (80070f8 <HAL_TIM_PWM_Start+0x18c>)
 800709e:	4293      	cmp	r3, r2
 80070a0:	d111      	bne.n	80070c6 <HAL_TIM_PWM_Start+0x15a>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80070a2:	687b      	ldr	r3, [r7, #4]
 80070a4:	681b      	ldr	r3, [r3, #0]
 80070a6:	689b      	ldr	r3, [r3, #8]
 80070a8:	f003 0307 	and.w	r3, r3, #7
 80070ac:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80070ae:	68fb      	ldr	r3, [r7, #12]
 80070b0:	2b06      	cmp	r3, #6
 80070b2:	d010      	beq.n	80070d6 <HAL_TIM_PWM_Start+0x16a>
    {
      __HAL_TIM_ENABLE(htim);
 80070b4:	687b      	ldr	r3, [r7, #4]
 80070b6:	681b      	ldr	r3, [r3, #0]
 80070b8:	681a      	ldr	r2, [r3, #0]
 80070ba:	687b      	ldr	r3, [r7, #4]
 80070bc:	681b      	ldr	r3, [r3, #0]
 80070be:	f042 0201 	orr.w	r2, r2, #1
 80070c2:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80070c4:	e007      	b.n	80070d6 <HAL_TIM_PWM_Start+0x16a>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80070c6:	687b      	ldr	r3, [r7, #4]
 80070c8:	681b      	ldr	r3, [r3, #0]
 80070ca:	681a      	ldr	r2, [r3, #0]
 80070cc:	687b      	ldr	r3, [r7, #4]
 80070ce:	681b      	ldr	r3, [r3, #0]
 80070d0:	f042 0201 	orr.w	r2, r2, #1
 80070d4:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80070d6:	2300      	movs	r3, #0
}
 80070d8:	4618      	mov	r0, r3
 80070da:	3710      	adds	r7, #16
 80070dc:	46bd      	mov	sp, r7
 80070de:	bd80      	pop	{r7, pc}
 80070e0:	40010000 	.word	0x40010000
 80070e4:	40010400 	.word	0x40010400
 80070e8:	40000400 	.word	0x40000400
 80070ec:	40000800 	.word	0x40000800
 80070f0:	40000c00 	.word	0x40000c00
 80070f4:	40014000 	.word	0x40014000
 80070f8:	40001800 	.word	0x40001800

080070fc <HAL_TIM_PWM_Stop>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Stop(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80070fc:	b580      	push	{r7, lr}
 80070fe:	b082      	sub	sp, #8
 8007100:	af00      	add	r7, sp, #0
 8007102:	6078      	str	r0, [r7, #4]
 8007104:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Disable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 8007106:	687b      	ldr	r3, [r7, #4]
 8007108:	681b      	ldr	r3, [r3, #0]
 800710a:	2200      	movs	r2, #0
 800710c:	6839      	ldr	r1, [r7, #0]
 800710e:	4618      	mov	r0, r3
 8007110:	f000 ff3c 	bl	8007f8c <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8007114:	687b      	ldr	r3, [r7, #4]
 8007116:	681b      	ldr	r3, [r3, #0]
 8007118:	4a2e      	ldr	r2, [pc, #184]	; (80071d4 <HAL_TIM_PWM_Stop+0xd8>)
 800711a:	4293      	cmp	r3, r2
 800711c:	d004      	beq.n	8007128 <HAL_TIM_PWM_Stop+0x2c>
 800711e:	687b      	ldr	r3, [r7, #4]
 8007120:	681b      	ldr	r3, [r3, #0]
 8007122:	4a2d      	ldr	r2, [pc, #180]	; (80071d8 <HAL_TIM_PWM_Stop+0xdc>)
 8007124:	4293      	cmp	r3, r2
 8007126:	d101      	bne.n	800712c <HAL_TIM_PWM_Stop+0x30>
 8007128:	2301      	movs	r3, #1
 800712a:	e000      	b.n	800712e <HAL_TIM_PWM_Stop+0x32>
 800712c:	2300      	movs	r3, #0
 800712e:	2b00      	cmp	r3, #0
 8007130:	d017      	beq.n	8007162 <HAL_TIM_PWM_Stop+0x66>
  {
    /* Disable the Main Output */
    __HAL_TIM_MOE_DISABLE(htim);
 8007132:	687b      	ldr	r3, [r7, #4]
 8007134:	681b      	ldr	r3, [r3, #0]
 8007136:	6a1a      	ldr	r2, [r3, #32]
 8007138:	f241 1311 	movw	r3, #4369	; 0x1111
 800713c:	4013      	ands	r3, r2
 800713e:	2b00      	cmp	r3, #0
 8007140:	d10f      	bne.n	8007162 <HAL_TIM_PWM_Stop+0x66>
 8007142:	687b      	ldr	r3, [r7, #4]
 8007144:	681b      	ldr	r3, [r3, #0]
 8007146:	6a1a      	ldr	r2, [r3, #32]
 8007148:	f240 4344 	movw	r3, #1092	; 0x444
 800714c:	4013      	ands	r3, r2
 800714e:	2b00      	cmp	r3, #0
 8007150:	d107      	bne.n	8007162 <HAL_TIM_PWM_Stop+0x66>
 8007152:	687b      	ldr	r3, [r7, #4]
 8007154:	681b      	ldr	r3, [r3, #0]
 8007156:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8007158:	687b      	ldr	r3, [r7, #4]
 800715a:	681b      	ldr	r3, [r3, #0]
 800715c:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8007160:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 8007162:	687b      	ldr	r3, [r7, #4]
 8007164:	681b      	ldr	r3, [r3, #0]
 8007166:	6a1a      	ldr	r2, [r3, #32]
 8007168:	f241 1311 	movw	r3, #4369	; 0x1111
 800716c:	4013      	ands	r3, r2
 800716e:	2b00      	cmp	r3, #0
 8007170:	d10f      	bne.n	8007192 <HAL_TIM_PWM_Stop+0x96>
 8007172:	687b      	ldr	r3, [r7, #4]
 8007174:	681b      	ldr	r3, [r3, #0]
 8007176:	6a1a      	ldr	r2, [r3, #32]
 8007178:	f240 4344 	movw	r3, #1092	; 0x444
 800717c:	4013      	ands	r3, r2
 800717e:	2b00      	cmp	r3, #0
 8007180:	d107      	bne.n	8007192 <HAL_TIM_PWM_Stop+0x96>
 8007182:	687b      	ldr	r3, [r7, #4]
 8007184:	681b      	ldr	r3, [r3, #0]
 8007186:	681a      	ldr	r2, [r3, #0]
 8007188:	687b      	ldr	r3, [r7, #4]
 800718a:	681b      	ldr	r3, [r3, #0]
 800718c:	f022 0201 	bic.w	r2, r2, #1
 8007190:	601a      	str	r2, [r3, #0]

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 8007192:	683b      	ldr	r3, [r7, #0]
 8007194:	2b00      	cmp	r3, #0
 8007196:	d104      	bne.n	80071a2 <HAL_TIM_PWM_Stop+0xa6>
 8007198:	687b      	ldr	r3, [r7, #4]
 800719a:	2201      	movs	r2, #1
 800719c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80071a0:	e013      	b.n	80071ca <HAL_TIM_PWM_Stop+0xce>
 80071a2:	683b      	ldr	r3, [r7, #0]
 80071a4:	2b04      	cmp	r3, #4
 80071a6:	d104      	bne.n	80071b2 <HAL_TIM_PWM_Stop+0xb6>
 80071a8:	687b      	ldr	r3, [r7, #4]
 80071aa:	2201      	movs	r2, #1
 80071ac:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80071b0:	e00b      	b.n	80071ca <HAL_TIM_PWM_Stop+0xce>
 80071b2:	683b      	ldr	r3, [r7, #0]
 80071b4:	2b08      	cmp	r3, #8
 80071b6:	d104      	bne.n	80071c2 <HAL_TIM_PWM_Stop+0xc6>
 80071b8:	687b      	ldr	r3, [r7, #4]
 80071ba:	2201      	movs	r2, #1
 80071bc:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80071c0:	e003      	b.n	80071ca <HAL_TIM_PWM_Stop+0xce>
 80071c2:	687b      	ldr	r3, [r7, #4]
 80071c4:	2201      	movs	r2, #1
 80071c6:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Return function status */
  return HAL_OK;
 80071ca:	2300      	movs	r3, #0
}
 80071cc:	4618      	mov	r0, r3
 80071ce:	3708      	adds	r7, #8
 80071d0:	46bd      	mov	sp, r7
 80071d2:	bd80      	pop	{r7, pc}
 80071d4:	40010000 	.word	0x40010000
 80071d8:	40010400 	.word	0x40010400

080071dc <HAL_TIM_Encoder_Init>:
  * @param  htim TIM Encoder Interface handle
  * @param  sConfig TIM Encoder Interface configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Init(TIM_HandleTypeDef *htim,  TIM_Encoder_InitTypeDef *sConfig)
{
 80071dc:	b580      	push	{r7, lr}
 80071de:	b086      	sub	sp, #24
 80071e0:	af00      	add	r7, sp, #0
 80071e2:	6078      	str	r0, [r7, #4]
 80071e4:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Check the TIM handle allocation */
  if (htim == NULL)
 80071e6:	687b      	ldr	r3, [r7, #4]
 80071e8:	2b00      	cmp	r3, #0
 80071ea:	d101      	bne.n	80071f0 <HAL_TIM_Encoder_Init+0x14>
  {
    return HAL_ERROR;
 80071ec:	2301      	movs	r3, #1
 80071ee:	e097      	b.n	8007320 <HAL_TIM_Encoder_Init+0x144>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC1Prescaler));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC2Prescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC2Filter));

  if (htim->State == HAL_TIM_STATE_RESET)
 80071f0:	687b      	ldr	r3, [r7, #4]
 80071f2:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80071f6:	b2db      	uxtb	r3, r3
 80071f8:	2b00      	cmp	r3, #0
 80071fa:	d106      	bne.n	800720a <HAL_TIM_Encoder_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80071fc:	687b      	ldr	r3, [r7, #4]
 80071fe:	2200      	movs	r2, #0
 8007200:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Encoder_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_Encoder_MspInit(htim);
 8007204:	6878      	ldr	r0, [r7, #4]
 8007206:	f7fb fb21 	bl	800284c <HAL_TIM_Encoder_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800720a:	687b      	ldr	r3, [r7, #4]
 800720c:	2202      	movs	r2, #2
 800720e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Reset the SMS and ECE bits */
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 8007212:	687b      	ldr	r3, [r7, #4]
 8007214:	681b      	ldr	r3, [r3, #0]
 8007216:	689b      	ldr	r3, [r3, #8]
 8007218:	687a      	ldr	r2, [r7, #4]
 800721a:	6812      	ldr	r2, [r2, #0]
 800721c:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8007220:	f023 0307 	bic.w	r3, r3, #7
 8007224:	6093      	str	r3, [r2, #8]

  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8007226:	687b      	ldr	r3, [r7, #4]
 8007228:	681a      	ldr	r2, [r3, #0]
 800722a:	687b      	ldr	r3, [r7, #4]
 800722c:	3304      	adds	r3, #4
 800722e:	4619      	mov	r1, r3
 8007230:	4610      	mov	r0, r2
 8007232:	f000 fbc1 	bl	80079b8 <TIM_Base_SetConfig>

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8007236:	687b      	ldr	r3, [r7, #4]
 8007238:	681b      	ldr	r3, [r3, #0]
 800723a:	689b      	ldr	r3, [r3, #8]
 800723c:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = htim->Instance->CCMR1;
 800723e:	687b      	ldr	r3, [r7, #4]
 8007240:	681b      	ldr	r3, [r3, #0]
 8007242:	699b      	ldr	r3, [r3, #24]
 8007244:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCER register value */
  tmpccer = htim->Instance->CCER;
 8007246:	687b      	ldr	r3, [r7, #4]
 8007248:	681b      	ldr	r3, [r3, #0]
 800724a:	6a1b      	ldr	r3, [r3, #32]
 800724c:	60fb      	str	r3, [r7, #12]

  /* Set the encoder Mode */
  tmpsmcr |= sConfig->EncoderMode;
 800724e:	683b      	ldr	r3, [r7, #0]
 8007250:	681b      	ldr	r3, [r3, #0]
 8007252:	697a      	ldr	r2, [r7, #20]
 8007254:	4313      	orrs	r3, r2
 8007256:	617b      	str	r3, [r7, #20]

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 8007258:	693b      	ldr	r3, [r7, #16]
 800725a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800725e:	f023 0303 	bic.w	r3, r3, #3
 8007262:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 8007264:	683b      	ldr	r3, [r7, #0]
 8007266:	689a      	ldr	r2, [r3, #8]
 8007268:	683b      	ldr	r3, [r7, #0]
 800726a:	699b      	ldr	r3, [r3, #24]
 800726c:	021b      	lsls	r3, r3, #8
 800726e:	4313      	orrs	r3, r2
 8007270:	693a      	ldr	r2, [r7, #16]
 8007272:	4313      	orrs	r3, r2
 8007274:	613b      	str	r3, [r7, #16]

  /* Set the Capture Compare 1 and the Capture Compare 2 prescalers and filters */
  tmpccmr1 &= ~(TIM_CCMR1_IC1PSC | TIM_CCMR1_IC2PSC);
 8007276:	693b      	ldr	r3, [r7, #16]
 8007278:	f423 6340 	bic.w	r3, r3, #3072	; 0xc00
 800727c:	f023 030c 	bic.w	r3, r3, #12
 8007280:	613b      	str	r3, [r7, #16]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 8007282:	693b      	ldr	r3, [r7, #16]
 8007284:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8007288:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800728c:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 800728e:	683b      	ldr	r3, [r7, #0]
 8007290:	68da      	ldr	r2, [r3, #12]
 8007292:	683b      	ldr	r3, [r7, #0]
 8007294:	69db      	ldr	r3, [r3, #28]
 8007296:	021b      	lsls	r3, r3, #8
 8007298:	4313      	orrs	r3, r2
 800729a:	693a      	ldr	r2, [r7, #16]
 800729c:	4313      	orrs	r3, r2
 800729e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 80072a0:	683b      	ldr	r3, [r7, #0]
 80072a2:	691b      	ldr	r3, [r3, #16]
 80072a4:	011a      	lsls	r2, r3, #4
 80072a6:	683b      	ldr	r3, [r7, #0]
 80072a8:	6a1b      	ldr	r3, [r3, #32]
 80072aa:	031b      	lsls	r3, r3, #12
 80072ac:	4313      	orrs	r3, r2
 80072ae:	693a      	ldr	r2, [r7, #16]
 80072b0:	4313      	orrs	r3, r2
 80072b2:	613b      	str	r3, [r7, #16]

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P);
 80072b4:	68fb      	ldr	r3, [r7, #12]
 80072b6:	f023 0322 	bic.w	r3, r3, #34	; 0x22
 80072ba:	60fb      	str	r3, [r7, #12]
  tmpccer &= ~(TIM_CCER_CC1NP | TIM_CCER_CC2NP);
 80072bc:	68fb      	ldr	r3, [r7, #12]
 80072be:	f023 0388 	bic.w	r3, r3, #136	; 0x88
 80072c2:	60fb      	str	r3, [r7, #12]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 80072c4:	683b      	ldr	r3, [r7, #0]
 80072c6:	685a      	ldr	r2, [r3, #4]
 80072c8:	683b      	ldr	r3, [r7, #0]
 80072ca:	695b      	ldr	r3, [r3, #20]
 80072cc:	011b      	lsls	r3, r3, #4
 80072ce:	4313      	orrs	r3, r2
 80072d0:	68fa      	ldr	r2, [r7, #12]
 80072d2:	4313      	orrs	r3, r2
 80072d4:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 80072d6:	687b      	ldr	r3, [r7, #4]
 80072d8:	681b      	ldr	r3, [r3, #0]
 80072da:	697a      	ldr	r2, [r7, #20]
 80072dc:	609a      	str	r2, [r3, #8]

  /* Write to TIMx CCMR1 */
  htim->Instance->CCMR1 = tmpccmr1;
 80072de:	687b      	ldr	r3, [r7, #4]
 80072e0:	681b      	ldr	r3, [r3, #0]
 80072e2:	693a      	ldr	r2, [r7, #16]
 80072e4:	619a      	str	r2, [r3, #24]

  /* Write to TIMx CCER */
  htim->Instance->CCER = tmpccer;
 80072e6:	687b      	ldr	r3, [r7, #4]
 80072e8:	681b      	ldr	r3, [r3, #0]
 80072ea:	68fa      	ldr	r2, [r7, #12]
 80072ec:	621a      	str	r2, [r3, #32]

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80072ee:	687b      	ldr	r3, [r7, #4]
 80072f0:	2201      	movs	r2, #1
 80072f2:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Set the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 80072f6:	687b      	ldr	r3, [r7, #4]
 80072f8:	2201      	movs	r2, #1
 80072fa:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 80072fe:	687b      	ldr	r3, [r7, #4]
 8007300:	2201      	movs	r2, #1
 8007302:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8007306:	687b      	ldr	r3, [r7, #4]
 8007308:	2201      	movs	r2, #1
 800730a:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 800730e:	687b      	ldr	r3, [r7, #4]
 8007310:	2201      	movs	r2, #1
 8007312:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8007316:	687b      	ldr	r3, [r7, #4]
 8007318:	2201      	movs	r2, #1
 800731a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800731e:	2300      	movs	r3, #0
}
 8007320:	4618      	mov	r0, r3
 8007322:	3718      	adds	r7, #24
 8007324:	46bd      	mov	sp, r7
 8007326:	bd80      	pop	{r7, pc}

08007328 <HAL_TIM_Encoder_Start>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_ALL: TIM Channel 1 and TIM Channel 2 are selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8007328:	b580      	push	{r7, lr}
 800732a:	b084      	sub	sp, #16
 800732c:	af00      	add	r7, sp, #0
 800732e:	6078      	str	r0, [r7, #4]
 8007330:	6039      	str	r1, [r7, #0]
  HAL_TIM_ChannelStateTypeDef channel_1_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_1);
 8007332:	687b      	ldr	r3, [r7, #4]
 8007334:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8007338:	73fb      	strb	r3, [r7, #15]
  HAL_TIM_ChannelStateTypeDef channel_2_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_2);
 800733a:	687b      	ldr	r3, [r7, #4]
 800733c:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8007340:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_1_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_1);
 8007342:	687b      	ldr	r3, [r7, #4]
 8007344:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8007348:	737b      	strb	r3, [r7, #13]
  HAL_TIM_ChannelStateTypeDef complementary_channel_2_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_2);
 800734a:	687b      	ldr	r3, [r7, #4]
 800734c:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 8007350:	733b      	strb	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_TIM_ENCODER_INTERFACE_INSTANCE(htim->Instance));

  /* Set the TIM channel(s) state */
  if (Channel == TIM_CHANNEL_1)
 8007352:	683b      	ldr	r3, [r7, #0]
 8007354:	2b00      	cmp	r3, #0
 8007356:	d110      	bne.n	800737a <HAL_TIM_Encoder_Start+0x52>
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8007358:	7bfb      	ldrb	r3, [r7, #15]
 800735a:	2b01      	cmp	r3, #1
 800735c:	d102      	bne.n	8007364 <HAL_TIM_Encoder_Start+0x3c>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY))
 800735e:	7b7b      	ldrb	r3, [r7, #13]
 8007360:	2b01      	cmp	r3, #1
 8007362:	d001      	beq.n	8007368 <HAL_TIM_Encoder_Start+0x40>
    {
      return HAL_ERROR;
 8007364:	2301      	movs	r3, #1
 8007366:	e069      	b.n	800743c <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8007368:	687b      	ldr	r3, [r7, #4]
 800736a:	2202      	movs	r2, #2
 800736c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8007370:	687b      	ldr	r3, [r7, #4]
 8007372:	2202      	movs	r2, #2
 8007374:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8007378:	e031      	b.n	80073de <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else if (Channel == TIM_CHANNEL_2)
 800737a:	683b      	ldr	r3, [r7, #0]
 800737c:	2b04      	cmp	r3, #4
 800737e:	d110      	bne.n	80073a2 <HAL_TIM_Encoder_Start+0x7a>
  {
    if ((channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 8007380:	7bbb      	ldrb	r3, [r7, #14]
 8007382:	2b01      	cmp	r3, #1
 8007384:	d102      	bne.n	800738c <HAL_TIM_Encoder_Start+0x64>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 8007386:	7b3b      	ldrb	r3, [r7, #12]
 8007388:	2b01      	cmp	r3, #1
 800738a:	d001      	beq.n	8007390 <HAL_TIM_Encoder_Start+0x68>
    {
      return HAL_ERROR;
 800738c:	2301      	movs	r3, #1
 800738e:	e055      	b.n	800743c <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8007390:	687b      	ldr	r3, [r7, #4]
 8007392:	2202      	movs	r2, #2
 8007394:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8007398:	687b      	ldr	r3, [r7, #4]
 800739a:	2202      	movs	r2, #2
 800739c:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 80073a0:	e01d      	b.n	80073de <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 80073a2:	7bfb      	ldrb	r3, [r7, #15]
 80073a4:	2b01      	cmp	r3, #1
 80073a6:	d108      	bne.n	80073ba <HAL_TIM_Encoder_Start+0x92>
        || (channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 80073a8:	7bbb      	ldrb	r3, [r7, #14]
 80073aa:	2b01      	cmp	r3, #1
 80073ac:	d105      	bne.n	80073ba <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 80073ae:	7b7b      	ldrb	r3, [r7, #13]
 80073b0:	2b01      	cmp	r3, #1
 80073b2:	d102      	bne.n	80073ba <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 80073b4:	7b3b      	ldrb	r3, [r7, #12]
 80073b6:	2b01      	cmp	r3, #1
 80073b8:	d001      	beq.n	80073be <HAL_TIM_Encoder_Start+0x96>
    {
      return HAL_ERROR;
 80073ba:	2301      	movs	r3, #1
 80073bc:	e03e      	b.n	800743c <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 80073be:	687b      	ldr	r3, [r7, #4]
 80073c0:	2202      	movs	r2, #2
 80073c2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 80073c6:	687b      	ldr	r3, [r7, #4]
 80073c8:	2202      	movs	r2, #2
 80073ca:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 80073ce:	687b      	ldr	r3, [r7, #4]
 80073d0:	2202      	movs	r2, #2
 80073d2:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 80073d6:	687b      	ldr	r3, [r7, #4]
 80073d8:	2202      	movs	r2, #2
 80073da:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
    }
  }

  /* Enable the encoder interface channels */
  switch (Channel)
 80073de:	683b      	ldr	r3, [r7, #0]
 80073e0:	2b00      	cmp	r3, #0
 80073e2:	d003      	beq.n	80073ec <HAL_TIM_Encoder_Start+0xc4>
 80073e4:	683b      	ldr	r3, [r7, #0]
 80073e6:	2b04      	cmp	r3, #4
 80073e8:	d008      	beq.n	80073fc <HAL_TIM_Encoder_Start+0xd4>
 80073ea:	e00f      	b.n	800740c <HAL_TIM_Encoder_Start+0xe4>
  {
    case TIM_CHANNEL_1:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 80073ec:	687b      	ldr	r3, [r7, #4]
 80073ee:	681b      	ldr	r3, [r3, #0]
 80073f0:	2201      	movs	r2, #1
 80073f2:	2100      	movs	r1, #0
 80073f4:	4618      	mov	r0, r3
 80073f6:	f000 fdc9 	bl	8007f8c <TIM_CCxChannelCmd>
      break;
 80073fa:	e016      	b.n	800742a <HAL_TIM_Encoder_Start+0x102>
    }

    case TIM_CHANNEL_2:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 80073fc:	687b      	ldr	r3, [r7, #4]
 80073fe:	681b      	ldr	r3, [r3, #0]
 8007400:	2201      	movs	r2, #1
 8007402:	2104      	movs	r1, #4
 8007404:	4618      	mov	r0, r3
 8007406:	f000 fdc1 	bl	8007f8c <TIM_CCxChannelCmd>
      break;
 800740a:	e00e      	b.n	800742a <HAL_TIM_Encoder_Start+0x102>
    }

    default :
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 800740c:	687b      	ldr	r3, [r7, #4]
 800740e:	681b      	ldr	r3, [r3, #0]
 8007410:	2201      	movs	r2, #1
 8007412:	2100      	movs	r1, #0
 8007414:	4618      	mov	r0, r3
 8007416:	f000 fdb9 	bl	8007f8c <TIM_CCxChannelCmd>
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 800741a:	687b      	ldr	r3, [r7, #4]
 800741c:	681b      	ldr	r3, [r3, #0]
 800741e:	2201      	movs	r2, #1
 8007420:	2104      	movs	r1, #4
 8007422:	4618      	mov	r0, r3
 8007424:	f000 fdb2 	bl	8007f8c <TIM_CCxChannelCmd>
      break;
 8007428:	bf00      	nop
    }
  }
  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 800742a:	687b      	ldr	r3, [r7, #4]
 800742c:	681b      	ldr	r3, [r3, #0]
 800742e:	681a      	ldr	r2, [r3, #0]
 8007430:	687b      	ldr	r3, [r7, #4]
 8007432:	681b      	ldr	r3, [r3, #0]
 8007434:	f042 0201 	orr.w	r2, r2, #1
 8007438:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 800743a:	2300      	movs	r3, #0
}
 800743c:	4618      	mov	r0, r3
 800743e:	3710      	adds	r7, #16
 8007440:	46bd      	mov	sp, r7
 8007442:	bd80      	pop	{r7, pc}

08007444 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8007444:	b580      	push	{r7, lr}
 8007446:	b082      	sub	sp, #8
 8007448:	af00      	add	r7, sp, #0
 800744a:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 800744c:	687b      	ldr	r3, [r7, #4]
 800744e:	681b      	ldr	r3, [r3, #0]
 8007450:	691b      	ldr	r3, [r3, #16]
 8007452:	f003 0302 	and.w	r3, r3, #2
 8007456:	2b02      	cmp	r3, #2
 8007458:	d122      	bne.n	80074a0 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 800745a:	687b      	ldr	r3, [r7, #4]
 800745c:	681b      	ldr	r3, [r3, #0]
 800745e:	68db      	ldr	r3, [r3, #12]
 8007460:	f003 0302 	and.w	r3, r3, #2
 8007464:	2b02      	cmp	r3, #2
 8007466:	d11b      	bne.n	80074a0 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8007468:	687b      	ldr	r3, [r7, #4]
 800746a:	681b      	ldr	r3, [r3, #0]
 800746c:	f06f 0202 	mvn.w	r2, #2
 8007470:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8007472:	687b      	ldr	r3, [r7, #4]
 8007474:	2201      	movs	r2, #1
 8007476:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8007478:	687b      	ldr	r3, [r7, #4]
 800747a:	681b      	ldr	r3, [r3, #0]
 800747c:	699b      	ldr	r3, [r3, #24]
 800747e:	f003 0303 	and.w	r3, r3, #3
 8007482:	2b00      	cmp	r3, #0
 8007484:	d003      	beq.n	800748e <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8007486:	6878      	ldr	r0, [r7, #4]
 8007488:	f000 fa77 	bl	800797a <HAL_TIM_IC_CaptureCallback>
 800748c:	e005      	b.n	800749a <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800748e:	6878      	ldr	r0, [r7, #4]
 8007490:	f000 fa69 	bl	8007966 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007494:	6878      	ldr	r0, [r7, #4]
 8007496:	f000 fa7a 	bl	800798e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800749a:	687b      	ldr	r3, [r7, #4]
 800749c:	2200      	movs	r2, #0
 800749e:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 80074a0:	687b      	ldr	r3, [r7, #4]
 80074a2:	681b      	ldr	r3, [r3, #0]
 80074a4:	691b      	ldr	r3, [r3, #16]
 80074a6:	f003 0304 	and.w	r3, r3, #4
 80074aa:	2b04      	cmp	r3, #4
 80074ac:	d122      	bne.n	80074f4 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 80074ae:	687b      	ldr	r3, [r7, #4]
 80074b0:	681b      	ldr	r3, [r3, #0]
 80074b2:	68db      	ldr	r3, [r3, #12]
 80074b4:	f003 0304 	and.w	r3, r3, #4
 80074b8:	2b04      	cmp	r3, #4
 80074ba:	d11b      	bne.n	80074f4 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 80074bc:	687b      	ldr	r3, [r7, #4]
 80074be:	681b      	ldr	r3, [r3, #0]
 80074c0:	f06f 0204 	mvn.w	r2, #4
 80074c4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80074c6:	687b      	ldr	r3, [r7, #4]
 80074c8:	2202      	movs	r2, #2
 80074ca:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80074cc:	687b      	ldr	r3, [r7, #4]
 80074ce:	681b      	ldr	r3, [r3, #0]
 80074d0:	699b      	ldr	r3, [r3, #24]
 80074d2:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80074d6:	2b00      	cmp	r3, #0
 80074d8:	d003      	beq.n	80074e2 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80074da:	6878      	ldr	r0, [r7, #4]
 80074dc:	f000 fa4d 	bl	800797a <HAL_TIM_IC_CaptureCallback>
 80074e0:	e005      	b.n	80074ee <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80074e2:	6878      	ldr	r0, [r7, #4]
 80074e4:	f000 fa3f 	bl	8007966 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80074e8:	6878      	ldr	r0, [r7, #4]
 80074ea:	f000 fa50 	bl	800798e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80074ee:	687b      	ldr	r3, [r7, #4]
 80074f0:	2200      	movs	r2, #0
 80074f2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 80074f4:	687b      	ldr	r3, [r7, #4]
 80074f6:	681b      	ldr	r3, [r3, #0]
 80074f8:	691b      	ldr	r3, [r3, #16]
 80074fa:	f003 0308 	and.w	r3, r3, #8
 80074fe:	2b08      	cmp	r3, #8
 8007500:	d122      	bne.n	8007548 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8007502:	687b      	ldr	r3, [r7, #4]
 8007504:	681b      	ldr	r3, [r3, #0]
 8007506:	68db      	ldr	r3, [r3, #12]
 8007508:	f003 0308 	and.w	r3, r3, #8
 800750c:	2b08      	cmp	r3, #8
 800750e:	d11b      	bne.n	8007548 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8007510:	687b      	ldr	r3, [r7, #4]
 8007512:	681b      	ldr	r3, [r3, #0]
 8007514:	f06f 0208 	mvn.w	r2, #8
 8007518:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800751a:	687b      	ldr	r3, [r7, #4]
 800751c:	2204      	movs	r2, #4
 800751e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8007520:	687b      	ldr	r3, [r7, #4]
 8007522:	681b      	ldr	r3, [r3, #0]
 8007524:	69db      	ldr	r3, [r3, #28]
 8007526:	f003 0303 	and.w	r3, r3, #3
 800752a:	2b00      	cmp	r3, #0
 800752c:	d003      	beq.n	8007536 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800752e:	6878      	ldr	r0, [r7, #4]
 8007530:	f000 fa23 	bl	800797a <HAL_TIM_IC_CaptureCallback>
 8007534:	e005      	b.n	8007542 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8007536:	6878      	ldr	r0, [r7, #4]
 8007538:	f000 fa15 	bl	8007966 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800753c:	6878      	ldr	r0, [r7, #4]
 800753e:	f000 fa26 	bl	800798e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007542:	687b      	ldr	r3, [r7, #4]
 8007544:	2200      	movs	r2, #0
 8007546:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8007548:	687b      	ldr	r3, [r7, #4]
 800754a:	681b      	ldr	r3, [r3, #0]
 800754c:	691b      	ldr	r3, [r3, #16]
 800754e:	f003 0310 	and.w	r3, r3, #16
 8007552:	2b10      	cmp	r3, #16
 8007554:	d122      	bne.n	800759c <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8007556:	687b      	ldr	r3, [r7, #4]
 8007558:	681b      	ldr	r3, [r3, #0]
 800755a:	68db      	ldr	r3, [r3, #12]
 800755c:	f003 0310 	and.w	r3, r3, #16
 8007560:	2b10      	cmp	r3, #16
 8007562:	d11b      	bne.n	800759c <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8007564:	687b      	ldr	r3, [r7, #4]
 8007566:	681b      	ldr	r3, [r3, #0]
 8007568:	f06f 0210 	mvn.w	r2, #16
 800756c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800756e:	687b      	ldr	r3, [r7, #4]
 8007570:	2208      	movs	r2, #8
 8007572:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8007574:	687b      	ldr	r3, [r7, #4]
 8007576:	681b      	ldr	r3, [r3, #0]
 8007578:	69db      	ldr	r3, [r3, #28]
 800757a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800757e:	2b00      	cmp	r3, #0
 8007580:	d003      	beq.n	800758a <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8007582:	6878      	ldr	r0, [r7, #4]
 8007584:	f000 f9f9 	bl	800797a <HAL_TIM_IC_CaptureCallback>
 8007588:	e005      	b.n	8007596 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800758a:	6878      	ldr	r0, [r7, #4]
 800758c:	f000 f9eb 	bl	8007966 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007590:	6878      	ldr	r0, [r7, #4]
 8007592:	f000 f9fc 	bl	800798e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007596:	687b      	ldr	r3, [r7, #4]
 8007598:	2200      	movs	r2, #0
 800759a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 800759c:	687b      	ldr	r3, [r7, #4]
 800759e:	681b      	ldr	r3, [r3, #0]
 80075a0:	691b      	ldr	r3, [r3, #16]
 80075a2:	f003 0301 	and.w	r3, r3, #1
 80075a6:	2b01      	cmp	r3, #1
 80075a8:	d10e      	bne.n	80075c8 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 80075aa:	687b      	ldr	r3, [r7, #4]
 80075ac:	681b      	ldr	r3, [r3, #0]
 80075ae:	68db      	ldr	r3, [r3, #12]
 80075b0:	f003 0301 	and.w	r3, r3, #1
 80075b4:	2b01      	cmp	r3, #1
 80075b6:	d107      	bne.n	80075c8 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 80075b8:	687b      	ldr	r3, [r7, #4]
 80075ba:	681b      	ldr	r3, [r3, #0]
 80075bc:	f06f 0201 	mvn.w	r2, #1
 80075c0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80075c2:	6878      	ldr	r0, [r7, #4]
 80075c4:	f7fa fa3e 	bl	8001a44 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 80075c8:	687b      	ldr	r3, [r7, #4]
 80075ca:	681b      	ldr	r3, [r3, #0]
 80075cc:	691b      	ldr	r3, [r3, #16]
 80075ce:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80075d2:	2b80      	cmp	r3, #128	; 0x80
 80075d4:	d10e      	bne.n	80075f4 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 80075d6:	687b      	ldr	r3, [r7, #4]
 80075d8:	681b      	ldr	r3, [r3, #0]
 80075da:	68db      	ldr	r3, [r3, #12]
 80075dc:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80075e0:	2b80      	cmp	r3, #128	; 0x80
 80075e2:	d107      	bne.n	80075f4 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 80075e4:	687b      	ldr	r3, [r7, #4]
 80075e6:	681b      	ldr	r3, [r3, #0]
 80075e8:	f06f 0280 	mvn.w	r2, #128	; 0x80
 80075ec:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80075ee:	6878      	ldr	r0, [r7, #4]
 80075f0:	f000 fd78 	bl	80080e4 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 80075f4:	687b      	ldr	r3, [r7, #4]
 80075f6:	681b      	ldr	r3, [r3, #0]
 80075f8:	691b      	ldr	r3, [r3, #16]
 80075fa:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80075fe:	2b40      	cmp	r3, #64	; 0x40
 8007600:	d10e      	bne.n	8007620 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8007602:	687b      	ldr	r3, [r7, #4]
 8007604:	681b      	ldr	r3, [r3, #0]
 8007606:	68db      	ldr	r3, [r3, #12]
 8007608:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800760c:	2b40      	cmp	r3, #64	; 0x40
 800760e:	d107      	bne.n	8007620 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8007610:	687b      	ldr	r3, [r7, #4]
 8007612:	681b      	ldr	r3, [r3, #0]
 8007614:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8007618:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800761a:	6878      	ldr	r0, [r7, #4]
 800761c:	f000 f9c1 	bl	80079a2 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8007620:	687b      	ldr	r3, [r7, #4]
 8007622:	681b      	ldr	r3, [r3, #0]
 8007624:	691b      	ldr	r3, [r3, #16]
 8007626:	f003 0320 	and.w	r3, r3, #32
 800762a:	2b20      	cmp	r3, #32
 800762c:	d10e      	bne.n	800764c <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 800762e:	687b      	ldr	r3, [r7, #4]
 8007630:	681b      	ldr	r3, [r3, #0]
 8007632:	68db      	ldr	r3, [r3, #12]
 8007634:	f003 0320 	and.w	r3, r3, #32
 8007638:	2b20      	cmp	r3, #32
 800763a:	d107      	bne.n	800764c <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 800763c:	687b      	ldr	r3, [r7, #4]
 800763e:	681b      	ldr	r3, [r3, #0]
 8007640:	f06f 0220 	mvn.w	r2, #32
 8007644:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8007646:	6878      	ldr	r0, [r7, #4]
 8007648:	f000 fd42 	bl	80080d0 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800764c:	bf00      	nop
 800764e:	3708      	adds	r7, #8
 8007650:	46bd      	mov	sp, r7
 8007652:	bd80      	pop	{r7, pc}

08007654 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8007654:	b580      	push	{r7, lr}
 8007656:	b086      	sub	sp, #24
 8007658:	af00      	add	r7, sp, #0
 800765a:	60f8      	str	r0, [r7, #12]
 800765c:	60b9      	str	r1, [r7, #8]
 800765e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8007660:	2300      	movs	r3, #0
 8007662:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8007664:	68fb      	ldr	r3, [r7, #12]
 8007666:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800766a:	2b01      	cmp	r3, #1
 800766c:	d101      	bne.n	8007672 <HAL_TIM_PWM_ConfigChannel+0x1e>
 800766e:	2302      	movs	r3, #2
 8007670:	e0ae      	b.n	80077d0 <HAL_TIM_PWM_ConfigChannel+0x17c>
 8007672:	68fb      	ldr	r3, [r7, #12]
 8007674:	2201      	movs	r2, #1
 8007676:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 800767a:	687b      	ldr	r3, [r7, #4]
 800767c:	2b0c      	cmp	r3, #12
 800767e:	f200 809f 	bhi.w	80077c0 <HAL_TIM_PWM_ConfigChannel+0x16c>
 8007682:	a201      	add	r2, pc, #4	; (adr r2, 8007688 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8007684:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007688:	080076bd 	.word	0x080076bd
 800768c:	080077c1 	.word	0x080077c1
 8007690:	080077c1 	.word	0x080077c1
 8007694:	080077c1 	.word	0x080077c1
 8007698:	080076fd 	.word	0x080076fd
 800769c:	080077c1 	.word	0x080077c1
 80076a0:	080077c1 	.word	0x080077c1
 80076a4:	080077c1 	.word	0x080077c1
 80076a8:	0800773f 	.word	0x0800773f
 80076ac:	080077c1 	.word	0x080077c1
 80076b0:	080077c1 	.word	0x080077c1
 80076b4:	080077c1 	.word	0x080077c1
 80076b8:	0800777f 	.word	0x0800777f
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 80076bc:	68fb      	ldr	r3, [r7, #12]
 80076be:	681b      	ldr	r3, [r3, #0]
 80076c0:	68b9      	ldr	r1, [r7, #8]
 80076c2:	4618      	mov	r0, r3
 80076c4:	f000 fa18 	bl	8007af8 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 80076c8:	68fb      	ldr	r3, [r7, #12]
 80076ca:	681b      	ldr	r3, [r3, #0]
 80076cc:	699a      	ldr	r2, [r3, #24]
 80076ce:	68fb      	ldr	r3, [r7, #12]
 80076d0:	681b      	ldr	r3, [r3, #0]
 80076d2:	f042 0208 	orr.w	r2, r2, #8
 80076d6:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 80076d8:	68fb      	ldr	r3, [r7, #12]
 80076da:	681b      	ldr	r3, [r3, #0]
 80076dc:	699a      	ldr	r2, [r3, #24]
 80076de:	68fb      	ldr	r3, [r7, #12]
 80076e0:	681b      	ldr	r3, [r3, #0]
 80076e2:	f022 0204 	bic.w	r2, r2, #4
 80076e6:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 80076e8:	68fb      	ldr	r3, [r7, #12]
 80076ea:	681b      	ldr	r3, [r3, #0]
 80076ec:	6999      	ldr	r1, [r3, #24]
 80076ee:	68bb      	ldr	r3, [r7, #8]
 80076f0:	691a      	ldr	r2, [r3, #16]
 80076f2:	68fb      	ldr	r3, [r7, #12]
 80076f4:	681b      	ldr	r3, [r3, #0]
 80076f6:	430a      	orrs	r2, r1
 80076f8:	619a      	str	r2, [r3, #24]
      break;
 80076fa:	e064      	b.n	80077c6 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 80076fc:	68fb      	ldr	r3, [r7, #12]
 80076fe:	681b      	ldr	r3, [r3, #0]
 8007700:	68b9      	ldr	r1, [r7, #8]
 8007702:	4618      	mov	r0, r3
 8007704:	f000 fa68 	bl	8007bd8 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8007708:	68fb      	ldr	r3, [r7, #12]
 800770a:	681b      	ldr	r3, [r3, #0]
 800770c:	699a      	ldr	r2, [r3, #24]
 800770e:	68fb      	ldr	r3, [r7, #12]
 8007710:	681b      	ldr	r3, [r3, #0]
 8007712:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8007716:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8007718:	68fb      	ldr	r3, [r7, #12]
 800771a:	681b      	ldr	r3, [r3, #0]
 800771c:	699a      	ldr	r2, [r3, #24]
 800771e:	68fb      	ldr	r3, [r7, #12]
 8007720:	681b      	ldr	r3, [r3, #0]
 8007722:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8007726:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8007728:	68fb      	ldr	r3, [r7, #12]
 800772a:	681b      	ldr	r3, [r3, #0]
 800772c:	6999      	ldr	r1, [r3, #24]
 800772e:	68bb      	ldr	r3, [r7, #8]
 8007730:	691b      	ldr	r3, [r3, #16]
 8007732:	021a      	lsls	r2, r3, #8
 8007734:	68fb      	ldr	r3, [r7, #12]
 8007736:	681b      	ldr	r3, [r3, #0]
 8007738:	430a      	orrs	r2, r1
 800773a:	619a      	str	r2, [r3, #24]
      break;
 800773c:	e043      	b.n	80077c6 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800773e:	68fb      	ldr	r3, [r7, #12]
 8007740:	681b      	ldr	r3, [r3, #0]
 8007742:	68b9      	ldr	r1, [r7, #8]
 8007744:	4618      	mov	r0, r3
 8007746:	f000 fabd 	bl	8007cc4 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800774a:	68fb      	ldr	r3, [r7, #12]
 800774c:	681b      	ldr	r3, [r3, #0]
 800774e:	69da      	ldr	r2, [r3, #28]
 8007750:	68fb      	ldr	r3, [r7, #12]
 8007752:	681b      	ldr	r3, [r3, #0]
 8007754:	f042 0208 	orr.w	r2, r2, #8
 8007758:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800775a:	68fb      	ldr	r3, [r7, #12]
 800775c:	681b      	ldr	r3, [r3, #0]
 800775e:	69da      	ldr	r2, [r3, #28]
 8007760:	68fb      	ldr	r3, [r7, #12]
 8007762:	681b      	ldr	r3, [r3, #0]
 8007764:	f022 0204 	bic.w	r2, r2, #4
 8007768:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800776a:	68fb      	ldr	r3, [r7, #12]
 800776c:	681b      	ldr	r3, [r3, #0]
 800776e:	69d9      	ldr	r1, [r3, #28]
 8007770:	68bb      	ldr	r3, [r7, #8]
 8007772:	691a      	ldr	r2, [r3, #16]
 8007774:	68fb      	ldr	r3, [r7, #12]
 8007776:	681b      	ldr	r3, [r3, #0]
 8007778:	430a      	orrs	r2, r1
 800777a:	61da      	str	r2, [r3, #28]
      break;
 800777c:	e023      	b.n	80077c6 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800777e:	68fb      	ldr	r3, [r7, #12]
 8007780:	681b      	ldr	r3, [r3, #0]
 8007782:	68b9      	ldr	r1, [r7, #8]
 8007784:	4618      	mov	r0, r3
 8007786:	f000 fb11 	bl	8007dac <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800778a:	68fb      	ldr	r3, [r7, #12]
 800778c:	681b      	ldr	r3, [r3, #0]
 800778e:	69da      	ldr	r2, [r3, #28]
 8007790:	68fb      	ldr	r3, [r7, #12]
 8007792:	681b      	ldr	r3, [r3, #0]
 8007794:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8007798:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800779a:	68fb      	ldr	r3, [r7, #12]
 800779c:	681b      	ldr	r3, [r3, #0]
 800779e:	69da      	ldr	r2, [r3, #28]
 80077a0:	68fb      	ldr	r3, [r7, #12]
 80077a2:	681b      	ldr	r3, [r3, #0]
 80077a4:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80077a8:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 80077aa:	68fb      	ldr	r3, [r7, #12]
 80077ac:	681b      	ldr	r3, [r3, #0]
 80077ae:	69d9      	ldr	r1, [r3, #28]
 80077b0:	68bb      	ldr	r3, [r7, #8]
 80077b2:	691b      	ldr	r3, [r3, #16]
 80077b4:	021a      	lsls	r2, r3, #8
 80077b6:	68fb      	ldr	r3, [r7, #12]
 80077b8:	681b      	ldr	r3, [r3, #0]
 80077ba:	430a      	orrs	r2, r1
 80077bc:	61da      	str	r2, [r3, #28]
      break;
 80077be:	e002      	b.n	80077c6 <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 80077c0:	2301      	movs	r3, #1
 80077c2:	75fb      	strb	r3, [r7, #23]
      break;
 80077c4:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 80077c6:	68fb      	ldr	r3, [r7, #12]
 80077c8:	2200      	movs	r2, #0
 80077ca:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 80077ce:	7dfb      	ldrb	r3, [r7, #23]
}
 80077d0:	4618      	mov	r0, r3
 80077d2:	3718      	adds	r7, #24
 80077d4:	46bd      	mov	sp, r7
 80077d6:	bd80      	pop	{r7, pc}

080077d8 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80077d8:	b580      	push	{r7, lr}
 80077da:	b084      	sub	sp, #16
 80077dc:	af00      	add	r7, sp, #0
 80077de:	6078      	str	r0, [r7, #4]
 80077e0:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80077e2:	2300      	movs	r3, #0
 80077e4:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80077e6:	687b      	ldr	r3, [r7, #4]
 80077e8:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80077ec:	2b01      	cmp	r3, #1
 80077ee:	d101      	bne.n	80077f4 <HAL_TIM_ConfigClockSource+0x1c>
 80077f0:	2302      	movs	r3, #2
 80077f2:	e0b4      	b.n	800795e <HAL_TIM_ConfigClockSource+0x186>
 80077f4:	687b      	ldr	r3, [r7, #4]
 80077f6:	2201      	movs	r2, #1
 80077f8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80077fc:	687b      	ldr	r3, [r7, #4]
 80077fe:	2202      	movs	r2, #2
 8007800:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8007804:	687b      	ldr	r3, [r7, #4]
 8007806:	681b      	ldr	r3, [r3, #0]
 8007808:	689b      	ldr	r3, [r3, #8]
 800780a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 800780c:	68bb      	ldr	r3, [r7, #8]
 800780e:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8007812:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8007814:	68bb      	ldr	r3, [r7, #8]
 8007816:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800781a:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 800781c:	687b      	ldr	r3, [r7, #4]
 800781e:	681b      	ldr	r3, [r3, #0]
 8007820:	68ba      	ldr	r2, [r7, #8]
 8007822:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8007824:	683b      	ldr	r3, [r7, #0]
 8007826:	681b      	ldr	r3, [r3, #0]
 8007828:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800782c:	d03e      	beq.n	80078ac <HAL_TIM_ConfigClockSource+0xd4>
 800782e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8007832:	f200 8087 	bhi.w	8007944 <HAL_TIM_ConfigClockSource+0x16c>
 8007836:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800783a:	f000 8086 	beq.w	800794a <HAL_TIM_ConfigClockSource+0x172>
 800783e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8007842:	d87f      	bhi.n	8007944 <HAL_TIM_ConfigClockSource+0x16c>
 8007844:	2b70      	cmp	r3, #112	; 0x70
 8007846:	d01a      	beq.n	800787e <HAL_TIM_ConfigClockSource+0xa6>
 8007848:	2b70      	cmp	r3, #112	; 0x70
 800784a:	d87b      	bhi.n	8007944 <HAL_TIM_ConfigClockSource+0x16c>
 800784c:	2b60      	cmp	r3, #96	; 0x60
 800784e:	d050      	beq.n	80078f2 <HAL_TIM_ConfigClockSource+0x11a>
 8007850:	2b60      	cmp	r3, #96	; 0x60
 8007852:	d877      	bhi.n	8007944 <HAL_TIM_ConfigClockSource+0x16c>
 8007854:	2b50      	cmp	r3, #80	; 0x50
 8007856:	d03c      	beq.n	80078d2 <HAL_TIM_ConfigClockSource+0xfa>
 8007858:	2b50      	cmp	r3, #80	; 0x50
 800785a:	d873      	bhi.n	8007944 <HAL_TIM_ConfigClockSource+0x16c>
 800785c:	2b40      	cmp	r3, #64	; 0x40
 800785e:	d058      	beq.n	8007912 <HAL_TIM_ConfigClockSource+0x13a>
 8007860:	2b40      	cmp	r3, #64	; 0x40
 8007862:	d86f      	bhi.n	8007944 <HAL_TIM_ConfigClockSource+0x16c>
 8007864:	2b30      	cmp	r3, #48	; 0x30
 8007866:	d064      	beq.n	8007932 <HAL_TIM_ConfigClockSource+0x15a>
 8007868:	2b30      	cmp	r3, #48	; 0x30
 800786a:	d86b      	bhi.n	8007944 <HAL_TIM_ConfigClockSource+0x16c>
 800786c:	2b20      	cmp	r3, #32
 800786e:	d060      	beq.n	8007932 <HAL_TIM_ConfigClockSource+0x15a>
 8007870:	2b20      	cmp	r3, #32
 8007872:	d867      	bhi.n	8007944 <HAL_TIM_ConfigClockSource+0x16c>
 8007874:	2b00      	cmp	r3, #0
 8007876:	d05c      	beq.n	8007932 <HAL_TIM_ConfigClockSource+0x15a>
 8007878:	2b10      	cmp	r3, #16
 800787a:	d05a      	beq.n	8007932 <HAL_TIM_ConfigClockSource+0x15a>
 800787c:	e062      	b.n	8007944 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800787e:	687b      	ldr	r3, [r7, #4]
 8007880:	6818      	ldr	r0, [r3, #0]
 8007882:	683b      	ldr	r3, [r7, #0]
 8007884:	6899      	ldr	r1, [r3, #8]
 8007886:	683b      	ldr	r3, [r7, #0]
 8007888:	685a      	ldr	r2, [r3, #4]
 800788a:	683b      	ldr	r3, [r7, #0]
 800788c:	68db      	ldr	r3, [r3, #12]
 800788e:	f000 fb5d 	bl	8007f4c <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8007892:	687b      	ldr	r3, [r7, #4]
 8007894:	681b      	ldr	r3, [r3, #0]
 8007896:	689b      	ldr	r3, [r3, #8]
 8007898:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800789a:	68bb      	ldr	r3, [r7, #8]
 800789c:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 80078a0:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 80078a2:	687b      	ldr	r3, [r7, #4]
 80078a4:	681b      	ldr	r3, [r3, #0]
 80078a6:	68ba      	ldr	r2, [r7, #8]
 80078a8:	609a      	str	r2, [r3, #8]
      break;
 80078aa:	e04f      	b.n	800794c <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80078ac:	687b      	ldr	r3, [r7, #4]
 80078ae:	6818      	ldr	r0, [r3, #0]
 80078b0:	683b      	ldr	r3, [r7, #0]
 80078b2:	6899      	ldr	r1, [r3, #8]
 80078b4:	683b      	ldr	r3, [r7, #0]
 80078b6:	685a      	ldr	r2, [r3, #4]
 80078b8:	683b      	ldr	r3, [r7, #0]
 80078ba:	68db      	ldr	r3, [r3, #12]
 80078bc:	f000 fb46 	bl	8007f4c <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80078c0:	687b      	ldr	r3, [r7, #4]
 80078c2:	681b      	ldr	r3, [r3, #0]
 80078c4:	689a      	ldr	r2, [r3, #8]
 80078c6:	687b      	ldr	r3, [r7, #4]
 80078c8:	681b      	ldr	r3, [r3, #0]
 80078ca:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80078ce:	609a      	str	r2, [r3, #8]
      break;
 80078d0:	e03c      	b.n	800794c <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80078d2:	687b      	ldr	r3, [r7, #4]
 80078d4:	6818      	ldr	r0, [r3, #0]
 80078d6:	683b      	ldr	r3, [r7, #0]
 80078d8:	6859      	ldr	r1, [r3, #4]
 80078da:	683b      	ldr	r3, [r7, #0]
 80078dc:	68db      	ldr	r3, [r3, #12]
 80078de:	461a      	mov	r2, r3
 80078e0:	f000 faba 	bl	8007e58 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80078e4:	687b      	ldr	r3, [r7, #4]
 80078e6:	681b      	ldr	r3, [r3, #0]
 80078e8:	2150      	movs	r1, #80	; 0x50
 80078ea:	4618      	mov	r0, r3
 80078ec:	f000 fb13 	bl	8007f16 <TIM_ITRx_SetConfig>
      break;
 80078f0:	e02c      	b.n	800794c <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 80078f2:	687b      	ldr	r3, [r7, #4]
 80078f4:	6818      	ldr	r0, [r3, #0]
 80078f6:	683b      	ldr	r3, [r7, #0]
 80078f8:	6859      	ldr	r1, [r3, #4]
 80078fa:	683b      	ldr	r3, [r7, #0]
 80078fc:	68db      	ldr	r3, [r3, #12]
 80078fe:	461a      	mov	r2, r3
 8007900:	f000 fad9 	bl	8007eb6 <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8007904:	687b      	ldr	r3, [r7, #4]
 8007906:	681b      	ldr	r3, [r3, #0]
 8007908:	2160      	movs	r1, #96	; 0x60
 800790a:	4618      	mov	r0, r3
 800790c:	f000 fb03 	bl	8007f16 <TIM_ITRx_SetConfig>
      break;
 8007910:	e01c      	b.n	800794c <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8007912:	687b      	ldr	r3, [r7, #4]
 8007914:	6818      	ldr	r0, [r3, #0]
 8007916:	683b      	ldr	r3, [r7, #0]
 8007918:	6859      	ldr	r1, [r3, #4]
 800791a:	683b      	ldr	r3, [r7, #0]
 800791c:	68db      	ldr	r3, [r3, #12]
 800791e:	461a      	mov	r2, r3
 8007920:	f000 fa9a 	bl	8007e58 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8007924:	687b      	ldr	r3, [r7, #4]
 8007926:	681b      	ldr	r3, [r3, #0]
 8007928:	2140      	movs	r1, #64	; 0x40
 800792a:	4618      	mov	r0, r3
 800792c:	f000 faf3 	bl	8007f16 <TIM_ITRx_SetConfig>
      break;
 8007930:	e00c      	b.n	800794c <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8007932:	687b      	ldr	r3, [r7, #4]
 8007934:	681a      	ldr	r2, [r3, #0]
 8007936:	683b      	ldr	r3, [r7, #0]
 8007938:	681b      	ldr	r3, [r3, #0]
 800793a:	4619      	mov	r1, r3
 800793c:	4610      	mov	r0, r2
 800793e:	f000 faea 	bl	8007f16 <TIM_ITRx_SetConfig>
      break;
 8007942:	e003      	b.n	800794c <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8007944:	2301      	movs	r3, #1
 8007946:	73fb      	strb	r3, [r7, #15]
      break;
 8007948:	e000      	b.n	800794c <HAL_TIM_ConfigClockSource+0x174>
      break;
 800794a:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 800794c:	687b      	ldr	r3, [r7, #4]
 800794e:	2201      	movs	r2, #1
 8007950:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8007954:	687b      	ldr	r3, [r7, #4]
 8007956:	2200      	movs	r2, #0
 8007958:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 800795c:	7bfb      	ldrb	r3, [r7, #15]
}
 800795e:	4618      	mov	r0, r3
 8007960:	3710      	adds	r7, #16
 8007962:	46bd      	mov	sp, r7
 8007964:	bd80      	pop	{r7, pc}

08007966 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8007966:	b480      	push	{r7}
 8007968:	b083      	sub	sp, #12
 800796a:	af00      	add	r7, sp, #0
 800796c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800796e:	bf00      	nop
 8007970:	370c      	adds	r7, #12
 8007972:	46bd      	mov	sp, r7
 8007974:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007978:	4770      	bx	lr

0800797a <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800797a:	b480      	push	{r7}
 800797c:	b083      	sub	sp, #12
 800797e:	af00      	add	r7, sp, #0
 8007980:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8007982:	bf00      	nop
 8007984:	370c      	adds	r7, #12
 8007986:	46bd      	mov	sp, r7
 8007988:	f85d 7b04 	ldr.w	r7, [sp], #4
 800798c:	4770      	bx	lr

0800798e <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800798e:	b480      	push	{r7}
 8007990:	b083      	sub	sp, #12
 8007992:	af00      	add	r7, sp, #0
 8007994:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8007996:	bf00      	nop
 8007998:	370c      	adds	r7, #12
 800799a:	46bd      	mov	sp, r7
 800799c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80079a0:	4770      	bx	lr

080079a2 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80079a2:	b480      	push	{r7}
 80079a4:	b083      	sub	sp, #12
 80079a6:	af00      	add	r7, sp, #0
 80079a8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80079aa:	bf00      	nop
 80079ac:	370c      	adds	r7, #12
 80079ae:	46bd      	mov	sp, r7
 80079b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80079b4:	4770      	bx	lr
	...

080079b8 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 80079b8:	b480      	push	{r7}
 80079ba:	b085      	sub	sp, #20
 80079bc:	af00      	add	r7, sp, #0
 80079be:	6078      	str	r0, [r7, #4]
 80079c0:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80079c2:	687b      	ldr	r3, [r7, #4]
 80079c4:	681b      	ldr	r3, [r3, #0]
 80079c6:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80079c8:	687b      	ldr	r3, [r7, #4]
 80079ca:	4a40      	ldr	r2, [pc, #256]	; (8007acc <TIM_Base_SetConfig+0x114>)
 80079cc:	4293      	cmp	r3, r2
 80079ce:	d013      	beq.n	80079f8 <TIM_Base_SetConfig+0x40>
 80079d0:	687b      	ldr	r3, [r7, #4]
 80079d2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80079d6:	d00f      	beq.n	80079f8 <TIM_Base_SetConfig+0x40>
 80079d8:	687b      	ldr	r3, [r7, #4]
 80079da:	4a3d      	ldr	r2, [pc, #244]	; (8007ad0 <TIM_Base_SetConfig+0x118>)
 80079dc:	4293      	cmp	r3, r2
 80079de:	d00b      	beq.n	80079f8 <TIM_Base_SetConfig+0x40>
 80079e0:	687b      	ldr	r3, [r7, #4]
 80079e2:	4a3c      	ldr	r2, [pc, #240]	; (8007ad4 <TIM_Base_SetConfig+0x11c>)
 80079e4:	4293      	cmp	r3, r2
 80079e6:	d007      	beq.n	80079f8 <TIM_Base_SetConfig+0x40>
 80079e8:	687b      	ldr	r3, [r7, #4]
 80079ea:	4a3b      	ldr	r2, [pc, #236]	; (8007ad8 <TIM_Base_SetConfig+0x120>)
 80079ec:	4293      	cmp	r3, r2
 80079ee:	d003      	beq.n	80079f8 <TIM_Base_SetConfig+0x40>
 80079f0:	687b      	ldr	r3, [r7, #4]
 80079f2:	4a3a      	ldr	r2, [pc, #232]	; (8007adc <TIM_Base_SetConfig+0x124>)
 80079f4:	4293      	cmp	r3, r2
 80079f6:	d108      	bne.n	8007a0a <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80079f8:	68fb      	ldr	r3, [r7, #12]
 80079fa:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80079fe:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8007a00:	683b      	ldr	r3, [r7, #0]
 8007a02:	685b      	ldr	r3, [r3, #4]
 8007a04:	68fa      	ldr	r2, [r7, #12]
 8007a06:	4313      	orrs	r3, r2
 8007a08:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8007a0a:	687b      	ldr	r3, [r7, #4]
 8007a0c:	4a2f      	ldr	r2, [pc, #188]	; (8007acc <TIM_Base_SetConfig+0x114>)
 8007a0e:	4293      	cmp	r3, r2
 8007a10:	d02b      	beq.n	8007a6a <TIM_Base_SetConfig+0xb2>
 8007a12:	687b      	ldr	r3, [r7, #4]
 8007a14:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007a18:	d027      	beq.n	8007a6a <TIM_Base_SetConfig+0xb2>
 8007a1a:	687b      	ldr	r3, [r7, #4]
 8007a1c:	4a2c      	ldr	r2, [pc, #176]	; (8007ad0 <TIM_Base_SetConfig+0x118>)
 8007a1e:	4293      	cmp	r3, r2
 8007a20:	d023      	beq.n	8007a6a <TIM_Base_SetConfig+0xb2>
 8007a22:	687b      	ldr	r3, [r7, #4]
 8007a24:	4a2b      	ldr	r2, [pc, #172]	; (8007ad4 <TIM_Base_SetConfig+0x11c>)
 8007a26:	4293      	cmp	r3, r2
 8007a28:	d01f      	beq.n	8007a6a <TIM_Base_SetConfig+0xb2>
 8007a2a:	687b      	ldr	r3, [r7, #4]
 8007a2c:	4a2a      	ldr	r2, [pc, #168]	; (8007ad8 <TIM_Base_SetConfig+0x120>)
 8007a2e:	4293      	cmp	r3, r2
 8007a30:	d01b      	beq.n	8007a6a <TIM_Base_SetConfig+0xb2>
 8007a32:	687b      	ldr	r3, [r7, #4]
 8007a34:	4a29      	ldr	r2, [pc, #164]	; (8007adc <TIM_Base_SetConfig+0x124>)
 8007a36:	4293      	cmp	r3, r2
 8007a38:	d017      	beq.n	8007a6a <TIM_Base_SetConfig+0xb2>
 8007a3a:	687b      	ldr	r3, [r7, #4]
 8007a3c:	4a28      	ldr	r2, [pc, #160]	; (8007ae0 <TIM_Base_SetConfig+0x128>)
 8007a3e:	4293      	cmp	r3, r2
 8007a40:	d013      	beq.n	8007a6a <TIM_Base_SetConfig+0xb2>
 8007a42:	687b      	ldr	r3, [r7, #4]
 8007a44:	4a27      	ldr	r2, [pc, #156]	; (8007ae4 <TIM_Base_SetConfig+0x12c>)
 8007a46:	4293      	cmp	r3, r2
 8007a48:	d00f      	beq.n	8007a6a <TIM_Base_SetConfig+0xb2>
 8007a4a:	687b      	ldr	r3, [r7, #4]
 8007a4c:	4a26      	ldr	r2, [pc, #152]	; (8007ae8 <TIM_Base_SetConfig+0x130>)
 8007a4e:	4293      	cmp	r3, r2
 8007a50:	d00b      	beq.n	8007a6a <TIM_Base_SetConfig+0xb2>
 8007a52:	687b      	ldr	r3, [r7, #4]
 8007a54:	4a25      	ldr	r2, [pc, #148]	; (8007aec <TIM_Base_SetConfig+0x134>)
 8007a56:	4293      	cmp	r3, r2
 8007a58:	d007      	beq.n	8007a6a <TIM_Base_SetConfig+0xb2>
 8007a5a:	687b      	ldr	r3, [r7, #4]
 8007a5c:	4a24      	ldr	r2, [pc, #144]	; (8007af0 <TIM_Base_SetConfig+0x138>)
 8007a5e:	4293      	cmp	r3, r2
 8007a60:	d003      	beq.n	8007a6a <TIM_Base_SetConfig+0xb2>
 8007a62:	687b      	ldr	r3, [r7, #4]
 8007a64:	4a23      	ldr	r2, [pc, #140]	; (8007af4 <TIM_Base_SetConfig+0x13c>)
 8007a66:	4293      	cmp	r3, r2
 8007a68:	d108      	bne.n	8007a7c <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8007a6a:	68fb      	ldr	r3, [r7, #12]
 8007a6c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8007a70:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8007a72:	683b      	ldr	r3, [r7, #0]
 8007a74:	68db      	ldr	r3, [r3, #12]
 8007a76:	68fa      	ldr	r2, [r7, #12]
 8007a78:	4313      	orrs	r3, r2
 8007a7a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8007a7c:	68fb      	ldr	r3, [r7, #12]
 8007a7e:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8007a82:	683b      	ldr	r3, [r7, #0]
 8007a84:	695b      	ldr	r3, [r3, #20]
 8007a86:	4313      	orrs	r3, r2
 8007a88:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8007a8a:	687b      	ldr	r3, [r7, #4]
 8007a8c:	68fa      	ldr	r2, [r7, #12]
 8007a8e:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8007a90:	683b      	ldr	r3, [r7, #0]
 8007a92:	689a      	ldr	r2, [r3, #8]
 8007a94:	687b      	ldr	r3, [r7, #4]
 8007a96:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8007a98:	683b      	ldr	r3, [r7, #0]
 8007a9a:	681a      	ldr	r2, [r3, #0]
 8007a9c:	687b      	ldr	r3, [r7, #4]
 8007a9e:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8007aa0:	687b      	ldr	r3, [r7, #4]
 8007aa2:	4a0a      	ldr	r2, [pc, #40]	; (8007acc <TIM_Base_SetConfig+0x114>)
 8007aa4:	4293      	cmp	r3, r2
 8007aa6:	d003      	beq.n	8007ab0 <TIM_Base_SetConfig+0xf8>
 8007aa8:	687b      	ldr	r3, [r7, #4]
 8007aaa:	4a0c      	ldr	r2, [pc, #48]	; (8007adc <TIM_Base_SetConfig+0x124>)
 8007aac:	4293      	cmp	r3, r2
 8007aae:	d103      	bne.n	8007ab8 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8007ab0:	683b      	ldr	r3, [r7, #0]
 8007ab2:	691a      	ldr	r2, [r3, #16]
 8007ab4:	687b      	ldr	r3, [r7, #4]
 8007ab6:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8007ab8:	687b      	ldr	r3, [r7, #4]
 8007aba:	2201      	movs	r2, #1
 8007abc:	615a      	str	r2, [r3, #20]
}
 8007abe:	bf00      	nop
 8007ac0:	3714      	adds	r7, #20
 8007ac2:	46bd      	mov	sp, r7
 8007ac4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ac8:	4770      	bx	lr
 8007aca:	bf00      	nop
 8007acc:	40010000 	.word	0x40010000
 8007ad0:	40000400 	.word	0x40000400
 8007ad4:	40000800 	.word	0x40000800
 8007ad8:	40000c00 	.word	0x40000c00
 8007adc:	40010400 	.word	0x40010400
 8007ae0:	40014000 	.word	0x40014000
 8007ae4:	40014400 	.word	0x40014400
 8007ae8:	40014800 	.word	0x40014800
 8007aec:	40001800 	.word	0x40001800
 8007af0:	40001c00 	.word	0x40001c00
 8007af4:	40002000 	.word	0x40002000

08007af8 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8007af8:	b480      	push	{r7}
 8007afa:	b087      	sub	sp, #28
 8007afc:	af00      	add	r7, sp, #0
 8007afe:	6078      	str	r0, [r7, #4]
 8007b00:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8007b02:	687b      	ldr	r3, [r7, #4]
 8007b04:	6a1b      	ldr	r3, [r3, #32]
 8007b06:	f023 0201 	bic.w	r2, r3, #1
 8007b0a:	687b      	ldr	r3, [r7, #4]
 8007b0c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007b0e:	687b      	ldr	r3, [r7, #4]
 8007b10:	6a1b      	ldr	r3, [r3, #32]
 8007b12:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007b14:	687b      	ldr	r3, [r7, #4]
 8007b16:	685b      	ldr	r3, [r3, #4]
 8007b18:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8007b1a:	687b      	ldr	r3, [r7, #4]
 8007b1c:	699b      	ldr	r3, [r3, #24]
 8007b1e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8007b20:	68fb      	ldr	r3, [r7, #12]
 8007b22:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007b26:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8007b28:	68fb      	ldr	r3, [r7, #12]
 8007b2a:	f023 0303 	bic.w	r3, r3, #3
 8007b2e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8007b30:	683b      	ldr	r3, [r7, #0]
 8007b32:	681b      	ldr	r3, [r3, #0]
 8007b34:	68fa      	ldr	r2, [r7, #12]
 8007b36:	4313      	orrs	r3, r2
 8007b38:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8007b3a:	697b      	ldr	r3, [r7, #20]
 8007b3c:	f023 0302 	bic.w	r3, r3, #2
 8007b40:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8007b42:	683b      	ldr	r3, [r7, #0]
 8007b44:	689b      	ldr	r3, [r3, #8]
 8007b46:	697a      	ldr	r2, [r7, #20]
 8007b48:	4313      	orrs	r3, r2
 8007b4a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8007b4c:	687b      	ldr	r3, [r7, #4]
 8007b4e:	4a20      	ldr	r2, [pc, #128]	; (8007bd0 <TIM_OC1_SetConfig+0xd8>)
 8007b50:	4293      	cmp	r3, r2
 8007b52:	d003      	beq.n	8007b5c <TIM_OC1_SetConfig+0x64>
 8007b54:	687b      	ldr	r3, [r7, #4]
 8007b56:	4a1f      	ldr	r2, [pc, #124]	; (8007bd4 <TIM_OC1_SetConfig+0xdc>)
 8007b58:	4293      	cmp	r3, r2
 8007b5a:	d10c      	bne.n	8007b76 <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8007b5c:	697b      	ldr	r3, [r7, #20]
 8007b5e:	f023 0308 	bic.w	r3, r3, #8
 8007b62:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8007b64:	683b      	ldr	r3, [r7, #0]
 8007b66:	68db      	ldr	r3, [r3, #12]
 8007b68:	697a      	ldr	r2, [r7, #20]
 8007b6a:	4313      	orrs	r3, r2
 8007b6c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8007b6e:	697b      	ldr	r3, [r7, #20]
 8007b70:	f023 0304 	bic.w	r3, r3, #4
 8007b74:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007b76:	687b      	ldr	r3, [r7, #4]
 8007b78:	4a15      	ldr	r2, [pc, #84]	; (8007bd0 <TIM_OC1_SetConfig+0xd8>)
 8007b7a:	4293      	cmp	r3, r2
 8007b7c:	d003      	beq.n	8007b86 <TIM_OC1_SetConfig+0x8e>
 8007b7e:	687b      	ldr	r3, [r7, #4]
 8007b80:	4a14      	ldr	r2, [pc, #80]	; (8007bd4 <TIM_OC1_SetConfig+0xdc>)
 8007b82:	4293      	cmp	r3, r2
 8007b84:	d111      	bne.n	8007baa <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8007b86:	693b      	ldr	r3, [r7, #16]
 8007b88:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8007b8c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8007b8e:	693b      	ldr	r3, [r7, #16]
 8007b90:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8007b94:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8007b96:	683b      	ldr	r3, [r7, #0]
 8007b98:	695b      	ldr	r3, [r3, #20]
 8007b9a:	693a      	ldr	r2, [r7, #16]
 8007b9c:	4313      	orrs	r3, r2
 8007b9e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8007ba0:	683b      	ldr	r3, [r7, #0]
 8007ba2:	699b      	ldr	r3, [r3, #24]
 8007ba4:	693a      	ldr	r2, [r7, #16]
 8007ba6:	4313      	orrs	r3, r2
 8007ba8:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007baa:	687b      	ldr	r3, [r7, #4]
 8007bac:	693a      	ldr	r2, [r7, #16]
 8007bae:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8007bb0:	687b      	ldr	r3, [r7, #4]
 8007bb2:	68fa      	ldr	r2, [r7, #12]
 8007bb4:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8007bb6:	683b      	ldr	r3, [r7, #0]
 8007bb8:	685a      	ldr	r2, [r3, #4]
 8007bba:	687b      	ldr	r3, [r7, #4]
 8007bbc:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007bbe:	687b      	ldr	r3, [r7, #4]
 8007bc0:	697a      	ldr	r2, [r7, #20]
 8007bc2:	621a      	str	r2, [r3, #32]
}
 8007bc4:	bf00      	nop
 8007bc6:	371c      	adds	r7, #28
 8007bc8:	46bd      	mov	sp, r7
 8007bca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007bce:	4770      	bx	lr
 8007bd0:	40010000 	.word	0x40010000
 8007bd4:	40010400 	.word	0x40010400

08007bd8 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8007bd8:	b480      	push	{r7}
 8007bda:	b087      	sub	sp, #28
 8007bdc:	af00      	add	r7, sp, #0
 8007bde:	6078      	str	r0, [r7, #4]
 8007be0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8007be2:	687b      	ldr	r3, [r7, #4]
 8007be4:	6a1b      	ldr	r3, [r3, #32]
 8007be6:	f023 0210 	bic.w	r2, r3, #16
 8007bea:	687b      	ldr	r3, [r7, #4]
 8007bec:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007bee:	687b      	ldr	r3, [r7, #4]
 8007bf0:	6a1b      	ldr	r3, [r3, #32]
 8007bf2:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007bf4:	687b      	ldr	r3, [r7, #4]
 8007bf6:	685b      	ldr	r3, [r3, #4]
 8007bf8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8007bfa:	687b      	ldr	r3, [r7, #4]
 8007bfc:	699b      	ldr	r3, [r3, #24]
 8007bfe:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8007c00:	68fb      	ldr	r3, [r7, #12]
 8007c02:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8007c06:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8007c08:	68fb      	ldr	r3, [r7, #12]
 8007c0a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8007c0e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8007c10:	683b      	ldr	r3, [r7, #0]
 8007c12:	681b      	ldr	r3, [r3, #0]
 8007c14:	021b      	lsls	r3, r3, #8
 8007c16:	68fa      	ldr	r2, [r7, #12]
 8007c18:	4313      	orrs	r3, r2
 8007c1a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8007c1c:	697b      	ldr	r3, [r7, #20]
 8007c1e:	f023 0320 	bic.w	r3, r3, #32
 8007c22:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8007c24:	683b      	ldr	r3, [r7, #0]
 8007c26:	689b      	ldr	r3, [r3, #8]
 8007c28:	011b      	lsls	r3, r3, #4
 8007c2a:	697a      	ldr	r2, [r7, #20]
 8007c2c:	4313      	orrs	r3, r2
 8007c2e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8007c30:	687b      	ldr	r3, [r7, #4]
 8007c32:	4a22      	ldr	r2, [pc, #136]	; (8007cbc <TIM_OC2_SetConfig+0xe4>)
 8007c34:	4293      	cmp	r3, r2
 8007c36:	d003      	beq.n	8007c40 <TIM_OC2_SetConfig+0x68>
 8007c38:	687b      	ldr	r3, [r7, #4]
 8007c3a:	4a21      	ldr	r2, [pc, #132]	; (8007cc0 <TIM_OC2_SetConfig+0xe8>)
 8007c3c:	4293      	cmp	r3, r2
 8007c3e:	d10d      	bne.n	8007c5c <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8007c40:	697b      	ldr	r3, [r7, #20]
 8007c42:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8007c46:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8007c48:	683b      	ldr	r3, [r7, #0]
 8007c4a:	68db      	ldr	r3, [r3, #12]
 8007c4c:	011b      	lsls	r3, r3, #4
 8007c4e:	697a      	ldr	r2, [r7, #20]
 8007c50:	4313      	orrs	r3, r2
 8007c52:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8007c54:	697b      	ldr	r3, [r7, #20]
 8007c56:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8007c5a:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007c5c:	687b      	ldr	r3, [r7, #4]
 8007c5e:	4a17      	ldr	r2, [pc, #92]	; (8007cbc <TIM_OC2_SetConfig+0xe4>)
 8007c60:	4293      	cmp	r3, r2
 8007c62:	d003      	beq.n	8007c6c <TIM_OC2_SetConfig+0x94>
 8007c64:	687b      	ldr	r3, [r7, #4]
 8007c66:	4a16      	ldr	r2, [pc, #88]	; (8007cc0 <TIM_OC2_SetConfig+0xe8>)
 8007c68:	4293      	cmp	r3, r2
 8007c6a:	d113      	bne.n	8007c94 <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8007c6c:	693b      	ldr	r3, [r7, #16]
 8007c6e:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8007c72:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8007c74:	693b      	ldr	r3, [r7, #16]
 8007c76:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8007c7a:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8007c7c:	683b      	ldr	r3, [r7, #0]
 8007c7e:	695b      	ldr	r3, [r3, #20]
 8007c80:	009b      	lsls	r3, r3, #2
 8007c82:	693a      	ldr	r2, [r7, #16]
 8007c84:	4313      	orrs	r3, r2
 8007c86:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8007c88:	683b      	ldr	r3, [r7, #0]
 8007c8a:	699b      	ldr	r3, [r3, #24]
 8007c8c:	009b      	lsls	r3, r3, #2
 8007c8e:	693a      	ldr	r2, [r7, #16]
 8007c90:	4313      	orrs	r3, r2
 8007c92:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007c94:	687b      	ldr	r3, [r7, #4]
 8007c96:	693a      	ldr	r2, [r7, #16]
 8007c98:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8007c9a:	687b      	ldr	r3, [r7, #4]
 8007c9c:	68fa      	ldr	r2, [r7, #12]
 8007c9e:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8007ca0:	683b      	ldr	r3, [r7, #0]
 8007ca2:	685a      	ldr	r2, [r3, #4]
 8007ca4:	687b      	ldr	r3, [r7, #4]
 8007ca6:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007ca8:	687b      	ldr	r3, [r7, #4]
 8007caa:	697a      	ldr	r2, [r7, #20]
 8007cac:	621a      	str	r2, [r3, #32]
}
 8007cae:	bf00      	nop
 8007cb0:	371c      	adds	r7, #28
 8007cb2:	46bd      	mov	sp, r7
 8007cb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007cb8:	4770      	bx	lr
 8007cba:	bf00      	nop
 8007cbc:	40010000 	.word	0x40010000
 8007cc0:	40010400 	.word	0x40010400

08007cc4 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8007cc4:	b480      	push	{r7}
 8007cc6:	b087      	sub	sp, #28
 8007cc8:	af00      	add	r7, sp, #0
 8007cca:	6078      	str	r0, [r7, #4]
 8007ccc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8007cce:	687b      	ldr	r3, [r7, #4]
 8007cd0:	6a1b      	ldr	r3, [r3, #32]
 8007cd2:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8007cd6:	687b      	ldr	r3, [r7, #4]
 8007cd8:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007cda:	687b      	ldr	r3, [r7, #4]
 8007cdc:	6a1b      	ldr	r3, [r3, #32]
 8007cde:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007ce0:	687b      	ldr	r3, [r7, #4]
 8007ce2:	685b      	ldr	r3, [r3, #4]
 8007ce4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8007ce6:	687b      	ldr	r3, [r7, #4]
 8007ce8:	69db      	ldr	r3, [r3, #28]
 8007cea:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8007cec:	68fb      	ldr	r3, [r7, #12]
 8007cee:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007cf2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8007cf4:	68fb      	ldr	r3, [r7, #12]
 8007cf6:	f023 0303 	bic.w	r3, r3, #3
 8007cfa:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8007cfc:	683b      	ldr	r3, [r7, #0]
 8007cfe:	681b      	ldr	r3, [r3, #0]
 8007d00:	68fa      	ldr	r2, [r7, #12]
 8007d02:	4313      	orrs	r3, r2
 8007d04:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8007d06:	697b      	ldr	r3, [r7, #20]
 8007d08:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8007d0c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8007d0e:	683b      	ldr	r3, [r7, #0]
 8007d10:	689b      	ldr	r3, [r3, #8]
 8007d12:	021b      	lsls	r3, r3, #8
 8007d14:	697a      	ldr	r2, [r7, #20]
 8007d16:	4313      	orrs	r3, r2
 8007d18:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8007d1a:	687b      	ldr	r3, [r7, #4]
 8007d1c:	4a21      	ldr	r2, [pc, #132]	; (8007da4 <TIM_OC3_SetConfig+0xe0>)
 8007d1e:	4293      	cmp	r3, r2
 8007d20:	d003      	beq.n	8007d2a <TIM_OC3_SetConfig+0x66>
 8007d22:	687b      	ldr	r3, [r7, #4]
 8007d24:	4a20      	ldr	r2, [pc, #128]	; (8007da8 <TIM_OC3_SetConfig+0xe4>)
 8007d26:	4293      	cmp	r3, r2
 8007d28:	d10d      	bne.n	8007d46 <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8007d2a:	697b      	ldr	r3, [r7, #20]
 8007d2c:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8007d30:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8007d32:	683b      	ldr	r3, [r7, #0]
 8007d34:	68db      	ldr	r3, [r3, #12]
 8007d36:	021b      	lsls	r3, r3, #8
 8007d38:	697a      	ldr	r2, [r7, #20]
 8007d3a:	4313      	orrs	r3, r2
 8007d3c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8007d3e:	697b      	ldr	r3, [r7, #20]
 8007d40:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8007d44:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007d46:	687b      	ldr	r3, [r7, #4]
 8007d48:	4a16      	ldr	r2, [pc, #88]	; (8007da4 <TIM_OC3_SetConfig+0xe0>)
 8007d4a:	4293      	cmp	r3, r2
 8007d4c:	d003      	beq.n	8007d56 <TIM_OC3_SetConfig+0x92>
 8007d4e:	687b      	ldr	r3, [r7, #4]
 8007d50:	4a15      	ldr	r2, [pc, #84]	; (8007da8 <TIM_OC3_SetConfig+0xe4>)
 8007d52:	4293      	cmp	r3, r2
 8007d54:	d113      	bne.n	8007d7e <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8007d56:	693b      	ldr	r3, [r7, #16]
 8007d58:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8007d5c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8007d5e:	693b      	ldr	r3, [r7, #16]
 8007d60:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8007d64:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8007d66:	683b      	ldr	r3, [r7, #0]
 8007d68:	695b      	ldr	r3, [r3, #20]
 8007d6a:	011b      	lsls	r3, r3, #4
 8007d6c:	693a      	ldr	r2, [r7, #16]
 8007d6e:	4313      	orrs	r3, r2
 8007d70:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8007d72:	683b      	ldr	r3, [r7, #0]
 8007d74:	699b      	ldr	r3, [r3, #24]
 8007d76:	011b      	lsls	r3, r3, #4
 8007d78:	693a      	ldr	r2, [r7, #16]
 8007d7a:	4313      	orrs	r3, r2
 8007d7c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007d7e:	687b      	ldr	r3, [r7, #4]
 8007d80:	693a      	ldr	r2, [r7, #16]
 8007d82:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8007d84:	687b      	ldr	r3, [r7, #4]
 8007d86:	68fa      	ldr	r2, [r7, #12]
 8007d88:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8007d8a:	683b      	ldr	r3, [r7, #0]
 8007d8c:	685a      	ldr	r2, [r3, #4]
 8007d8e:	687b      	ldr	r3, [r7, #4]
 8007d90:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007d92:	687b      	ldr	r3, [r7, #4]
 8007d94:	697a      	ldr	r2, [r7, #20]
 8007d96:	621a      	str	r2, [r3, #32]
}
 8007d98:	bf00      	nop
 8007d9a:	371c      	adds	r7, #28
 8007d9c:	46bd      	mov	sp, r7
 8007d9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007da2:	4770      	bx	lr
 8007da4:	40010000 	.word	0x40010000
 8007da8:	40010400 	.word	0x40010400

08007dac <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8007dac:	b480      	push	{r7}
 8007dae:	b087      	sub	sp, #28
 8007db0:	af00      	add	r7, sp, #0
 8007db2:	6078      	str	r0, [r7, #4]
 8007db4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8007db6:	687b      	ldr	r3, [r7, #4]
 8007db8:	6a1b      	ldr	r3, [r3, #32]
 8007dba:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8007dbe:	687b      	ldr	r3, [r7, #4]
 8007dc0:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007dc2:	687b      	ldr	r3, [r7, #4]
 8007dc4:	6a1b      	ldr	r3, [r3, #32]
 8007dc6:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007dc8:	687b      	ldr	r3, [r7, #4]
 8007dca:	685b      	ldr	r3, [r3, #4]
 8007dcc:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8007dce:	687b      	ldr	r3, [r7, #4]
 8007dd0:	69db      	ldr	r3, [r3, #28]
 8007dd2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8007dd4:	68fb      	ldr	r3, [r7, #12]
 8007dd6:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8007dda:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8007ddc:	68fb      	ldr	r3, [r7, #12]
 8007dde:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8007de2:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8007de4:	683b      	ldr	r3, [r7, #0]
 8007de6:	681b      	ldr	r3, [r3, #0]
 8007de8:	021b      	lsls	r3, r3, #8
 8007dea:	68fa      	ldr	r2, [r7, #12]
 8007dec:	4313      	orrs	r3, r2
 8007dee:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8007df0:	693b      	ldr	r3, [r7, #16]
 8007df2:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8007df6:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8007df8:	683b      	ldr	r3, [r7, #0]
 8007dfa:	689b      	ldr	r3, [r3, #8]
 8007dfc:	031b      	lsls	r3, r3, #12
 8007dfe:	693a      	ldr	r2, [r7, #16]
 8007e00:	4313      	orrs	r3, r2
 8007e02:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007e04:	687b      	ldr	r3, [r7, #4]
 8007e06:	4a12      	ldr	r2, [pc, #72]	; (8007e50 <TIM_OC4_SetConfig+0xa4>)
 8007e08:	4293      	cmp	r3, r2
 8007e0a:	d003      	beq.n	8007e14 <TIM_OC4_SetConfig+0x68>
 8007e0c:	687b      	ldr	r3, [r7, #4]
 8007e0e:	4a11      	ldr	r2, [pc, #68]	; (8007e54 <TIM_OC4_SetConfig+0xa8>)
 8007e10:	4293      	cmp	r3, r2
 8007e12:	d109      	bne.n	8007e28 <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8007e14:	697b      	ldr	r3, [r7, #20]
 8007e16:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8007e1a:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8007e1c:	683b      	ldr	r3, [r7, #0]
 8007e1e:	695b      	ldr	r3, [r3, #20]
 8007e20:	019b      	lsls	r3, r3, #6
 8007e22:	697a      	ldr	r2, [r7, #20]
 8007e24:	4313      	orrs	r3, r2
 8007e26:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007e28:	687b      	ldr	r3, [r7, #4]
 8007e2a:	697a      	ldr	r2, [r7, #20]
 8007e2c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8007e2e:	687b      	ldr	r3, [r7, #4]
 8007e30:	68fa      	ldr	r2, [r7, #12]
 8007e32:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8007e34:	683b      	ldr	r3, [r7, #0]
 8007e36:	685a      	ldr	r2, [r3, #4]
 8007e38:	687b      	ldr	r3, [r7, #4]
 8007e3a:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007e3c:	687b      	ldr	r3, [r7, #4]
 8007e3e:	693a      	ldr	r2, [r7, #16]
 8007e40:	621a      	str	r2, [r3, #32]
}
 8007e42:	bf00      	nop
 8007e44:	371c      	adds	r7, #28
 8007e46:	46bd      	mov	sp, r7
 8007e48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e4c:	4770      	bx	lr
 8007e4e:	bf00      	nop
 8007e50:	40010000 	.word	0x40010000
 8007e54:	40010400 	.word	0x40010400

08007e58 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8007e58:	b480      	push	{r7}
 8007e5a:	b087      	sub	sp, #28
 8007e5c:	af00      	add	r7, sp, #0
 8007e5e:	60f8      	str	r0, [r7, #12]
 8007e60:	60b9      	str	r1, [r7, #8]
 8007e62:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8007e64:	68fb      	ldr	r3, [r7, #12]
 8007e66:	6a1b      	ldr	r3, [r3, #32]
 8007e68:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8007e6a:	68fb      	ldr	r3, [r7, #12]
 8007e6c:	6a1b      	ldr	r3, [r3, #32]
 8007e6e:	f023 0201 	bic.w	r2, r3, #1
 8007e72:	68fb      	ldr	r3, [r7, #12]
 8007e74:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8007e76:	68fb      	ldr	r3, [r7, #12]
 8007e78:	699b      	ldr	r3, [r3, #24]
 8007e7a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8007e7c:	693b      	ldr	r3, [r7, #16]
 8007e7e:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8007e82:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8007e84:	687b      	ldr	r3, [r7, #4]
 8007e86:	011b      	lsls	r3, r3, #4
 8007e88:	693a      	ldr	r2, [r7, #16]
 8007e8a:	4313      	orrs	r3, r2
 8007e8c:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8007e8e:	697b      	ldr	r3, [r7, #20]
 8007e90:	f023 030a 	bic.w	r3, r3, #10
 8007e94:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8007e96:	697a      	ldr	r2, [r7, #20]
 8007e98:	68bb      	ldr	r3, [r7, #8]
 8007e9a:	4313      	orrs	r3, r2
 8007e9c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8007e9e:	68fb      	ldr	r3, [r7, #12]
 8007ea0:	693a      	ldr	r2, [r7, #16]
 8007ea2:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8007ea4:	68fb      	ldr	r3, [r7, #12]
 8007ea6:	697a      	ldr	r2, [r7, #20]
 8007ea8:	621a      	str	r2, [r3, #32]
}
 8007eaa:	bf00      	nop
 8007eac:	371c      	adds	r7, #28
 8007eae:	46bd      	mov	sp, r7
 8007eb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007eb4:	4770      	bx	lr

08007eb6 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8007eb6:	b480      	push	{r7}
 8007eb8:	b087      	sub	sp, #28
 8007eba:	af00      	add	r7, sp, #0
 8007ebc:	60f8      	str	r0, [r7, #12]
 8007ebe:	60b9      	str	r1, [r7, #8]
 8007ec0:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8007ec2:	68fb      	ldr	r3, [r7, #12]
 8007ec4:	6a1b      	ldr	r3, [r3, #32]
 8007ec6:	f023 0210 	bic.w	r2, r3, #16
 8007eca:	68fb      	ldr	r3, [r7, #12]
 8007ecc:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8007ece:	68fb      	ldr	r3, [r7, #12]
 8007ed0:	699b      	ldr	r3, [r3, #24]
 8007ed2:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8007ed4:	68fb      	ldr	r3, [r7, #12]
 8007ed6:	6a1b      	ldr	r3, [r3, #32]
 8007ed8:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8007eda:	697b      	ldr	r3, [r7, #20]
 8007edc:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8007ee0:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8007ee2:	687b      	ldr	r3, [r7, #4]
 8007ee4:	031b      	lsls	r3, r3, #12
 8007ee6:	697a      	ldr	r2, [r7, #20]
 8007ee8:	4313      	orrs	r3, r2
 8007eea:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8007eec:	693b      	ldr	r3, [r7, #16]
 8007eee:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8007ef2:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8007ef4:	68bb      	ldr	r3, [r7, #8]
 8007ef6:	011b      	lsls	r3, r3, #4
 8007ef8:	693a      	ldr	r2, [r7, #16]
 8007efa:	4313      	orrs	r3, r2
 8007efc:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8007efe:	68fb      	ldr	r3, [r7, #12]
 8007f00:	697a      	ldr	r2, [r7, #20]
 8007f02:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8007f04:	68fb      	ldr	r3, [r7, #12]
 8007f06:	693a      	ldr	r2, [r7, #16]
 8007f08:	621a      	str	r2, [r3, #32]
}
 8007f0a:	bf00      	nop
 8007f0c:	371c      	adds	r7, #28
 8007f0e:	46bd      	mov	sp, r7
 8007f10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f14:	4770      	bx	lr

08007f16 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8007f16:	b480      	push	{r7}
 8007f18:	b085      	sub	sp, #20
 8007f1a:	af00      	add	r7, sp, #0
 8007f1c:	6078      	str	r0, [r7, #4]
 8007f1e:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8007f20:	687b      	ldr	r3, [r7, #4]
 8007f22:	689b      	ldr	r3, [r3, #8]
 8007f24:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8007f26:	68fb      	ldr	r3, [r7, #12]
 8007f28:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007f2c:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8007f2e:	683a      	ldr	r2, [r7, #0]
 8007f30:	68fb      	ldr	r3, [r7, #12]
 8007f32:	4313      	orrs	r3, r2
 8007f34:	f043 0307 	orr.w	r3, r3, #7
 8007f38:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8007f3a:	687b      	ldr	r3, [r7, #4]
 8007f3c:	68fa      	ldr	r2, [r7, #12]
 8007f3e:	609a      	str	r2, [r3, #8]
}
 8007f40:	bf00      	nop
 8007f42:	3714      	adds	r7, #20
 8007f44:	46bd      	mov	sp, r7
 8007f46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f4a:	4770      	bx	lr

08007f4c <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8007f4c:	b480      	push	{r7}
 8007f4e:	b087      	sub	sp, #28
 8007f50:	af00      	add	r7, sp, #0
 8007f52:	60f8      	str	r0, [r7, #12]
 8007f54:	60b9      	str	r1, [r7, #8]
 8007f56:	607a      	str	r2, [r7, #4]
 8007f58:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8007f5a:	68fb      	ldr	r3, [r7, #12]
 8007f5c:	689b      	ldr	r3, [r3, #8]
 8007f5e:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8007f60:	697b      	ldr	r3, [r7, #20]
 8007f62:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8007f66:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8007f68:	683b      	ldr	r3, [r7, #0]
 8007f6a:	021a      	lsls	r2, r3, #8
 8007f6c:	687b      	ldr	r3, [r7, #4]
 8007f6e:	431a      	orrs	r2, r3
 8007f70:	68bb      	ldr	r3, [r7, #8]
 8007f72:	4313      	orrs	r3, r2
 8007f74:	697a      	ldr	r2, [r7, #20]
 8007f76:	4313      	orrs	r3, r2
 8007f78:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8007f7a:	68fb      	ldr	r3, [r7, #12]
 8007f7c:	697a      	ldr	r2, [r7, #20]
 8007f7e:	609a      	str	r2, [r3, #8]
}
 8007f80:	bf00      	nop
 8007f82:	371c      	adds	r7, #28
 8007f84:	46bd      	mov	sp, r7
 8007f86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f8a:	4770      	bx	lr

08007f8c <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8007f8c:	b480      	push	{r7}
 8007f8e:	b087      	sub	sp, #28
 8007f90:	af00      	add	r7, sp, #0
 8007f92:	60f8      	str	r0, [r7, #12]
 8007f94:	60b9      	str	r1, [r7, #8]
 8007f96:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8007f98:	68bb      	ldr	r3, [r7, #8]
 8007f9a:	f003 031f 	and.w	r3, r3, #31
 8007f9e:	2201      	movs	r2, #1
 8007fa0:	fa02 f303 	lsl.w	r3, r2, r3
 8007fa4:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8007fa6:	68fb      	ldr	r3, [r7, #12]
 8007fa8:	6a1a      	ldr	r2, [r3, #32]
 8007faa:	697b      	ldr	r3, [r7, #20]
 8007fac:	43db      	mvns	r3, r3
 8007fae:	401a      	ands	r2, r3
 8007fb0:	68fb      	ldr	r3, [r7, #12]
 8007fb2:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8007fb4:	68fb      	ldr	r3, [r7, #12]
 8007fb6:	6a1a      	ldr	r2, [r3, #32]
 8007fb8:	68bb      	ldr	r3, [r7, #8]
 8007fba:	f003 031f 	and.w	r3, r3, #31
 8007fbe:	6879      	ldr	r1, [r7, #4]
 8007fc0:	fa01 f303 	lsl.w	r3, r1, r3
 8007fc4:	431a      	orrs	r2, r3
 8007fc6:	68fb      	ldr	r3, [r7, #12]
 8007fc8:	621a      	str	r2, [r3, #32]
}
 8007fca:	bf00      	nop
 8007fcc:	371c      	adds	r7, #28
 8007fce:	46bd      	mov	sp, r7
 8007fd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007fd4:	4770      	bx	lr
	...

08007fd8 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8007fd8:	b480      	push	{r7}
 8007fda:	b085      	sub	sp, #20
 8007fdc:	af00      	add	r7, sp, #0
 8007fde:	6078      	str	r0, [r7, #4]
 8007fe0:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8007fe2:	687b      	ldr	r3, [r7, #4]
 8007fe4:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8007fe8:	2b01      	cmp	r3, #1
 8007fea:	d101      	bne.n	8007ff0 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8007fec:	2302      	movs	r3, #2
 8007fee:	e05a      	b.n	80080a6 <HAL_TIMEx_MasterConfigSynchronization+0xce>
 8007ff0:	687b      	ldr	r3, [r7, #4]
 8007ff2:	2201      	movs	r2, #1
 8007ff4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007ff8:	687b      	ldr	r3, [r7, #4]
 8007ffa:	2202      	movs	r2, #2
 8007ffc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8008000:	687b      	ldr	r3, [r7, #4]
 8008002:	681b      	ldr	r3, [r3, #0]
 8008004:	685b      	ldr	r3, [r3, #4]
 8008006:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8008008:	687b      	ldr	r3, [r7, #4]
 800800a:	681b      	ldr	r3, [r3, #0]
 800800c:	689b      	ldr	r3, [r3, #8]
 800800e:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8008010:	68fb      	ldr	r3, [r7, #12]
 8008012:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8008016:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8008018:	683b      	ldr	r3, [r7, #0]
 800801a:	681b      	ldr	r3, [r3, #0]
 800801c:	68fa      	ldr	r2, [r7, #12]
 800801e:	4313      	orrs	r3, r2
 8008020:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8008022:	687b      	ldr	r3, [r7, #4]
 8008024:	681b      	ldr	r3, [r3, #0]
 8008026:	68fa      	ldr	r2, [r7, #12]
 8008028:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800802a:	687b      	ldr	r3, [r7, #4]
 800802c:	681b      	ldr	r3, [r3, #0]
 800802e:	4a21      	ldr	r2, [pc, #132]	; (80080b4 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 8008030:	4293      	cmp	r3, r2
 8008032:	d022      	beq.n	800807a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8008034:	687b      	ldr	r3, [r7, #4]
 8008036:	681b      	ldr	r3, [r3, #0]
 8008038:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800803c:	d01d      	beq.n	800807a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800803e:	687b      	ldr	r3, [r7, #4]
 8008040:	681b      	ldr	r3, [r3, #0]
 8008042:	4a1d      	ldr	r2, [pc, #116]	; (80080b8 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 8008044:	4293      	cmp	r3, r2
 8008046:	d018      	beq.n	800807a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8008048:	687b      	ldr	r3, [r7, #4]
 800804a:	681b      	ldr	r3, [r3, #0]
 800804c:	4a1b      	ldr	r2, [pc, #108]	; (80080bc <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 800804e:	4293      	cmp	r3, r2
 8008050:	d013      	beq.n	800807a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8008052:	687b      	ldr	r3, [r7, #4]
 8008054:	681b      	ldr	r3, [r3, #0]
 8008056:	4a1a      	ldr	r2, [pc, #104]	; (80080c0 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 8008058:	4293      	cmp	r3, r2
 800805a:	d00e      	beq.n	800807a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800805c:	687b      	ldr	r3, [r7, #4]
 800805e:	681b      	ldr	r3, [r3, #0]
 8008060:	4a18      	ldr	r2, [pc, #96]	; (80080c4 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 8008062:	4293      	cmp	r3, r2
 8008064:	d009      	beq.n	800807a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8008066:	687b      	ldr	r3, [r7, #4]
 8008068:	681b      	ldr	r3, [r3, #0]
 800806a:	4a17      	ldr	r2, [pc, #92]	; (80080c8 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 800806c:	4293      	cmp	r3, r2
 800806e:	d004      	beq.n	800807a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8008070:	687b      	ldr	r3, [r7, #4]
 8008072:	681b      	ldr	r3, [r3, #0]
 8008074:	4a15      	ldr	r2, [pc, #84]	; (80080cc <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 8008076:	4293      	cmp	r3, r2
 8008078:	d10c      	bne.n	8008094 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800807a:	68bb      	ldr	r3, [r7, #8]
 800807c:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8008080:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8008082:	683b      	ldr	r3, [r7, #0]
 8008084:	685b      	ldr	r3, [r3, #4]
 8008086:	68ba      	ldr	r2, [r7, #8]
 8008088:	4313      	orrs	r3, r2
 800808a:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800808c:	687b      	ldr	r3, [r7, #4]
 800808e:	681b      	ldr	r3, [r3, #0]
 8008090:	68ba      	ldr	r2, [r7, #8]
 8008092:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8008094:	687b      	ldr	r3, [r7, #4]
 8008096:	2201      	movs	r2, #1
 8008098:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800809c:	687b      	ldr	r3, [r7, #4]
 800809e:	2200      	movs	r2, #0
 80080a0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80080a4:	2300      	movs	r3, #0
}
 80080a6:	4618      	mov	r0, r3
 80080a8:	3714      	adds	r7, #20
 80080aa:	46bd      	mov	sp, r7
 80080ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80080b0:	4770      	bx	lr
 80080b2:	bf00      	nop
 80080b4:	40010000 	.word	0x40010000
 80080b8:	40000400 	.word	0x40000400
 80080bc:	40000800 	.word	0x40000800
 80080c0:	40000c00 	.word	0x40000c00
 80080c4:	40010400 	.word	0x40010400
 80080c8:	40014000 	.word	0x40014000
 80080cc:	40001800 	.word	0x40001800

080080d0 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80080d0:	b480      	push	{r7}
 80080d2:	b083      	sub	sp, #12
 80080d4:	af00      	add	r7, sp, #0
 80080d6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80080d8:	bf00      	nop
 80080da:	370c      	adds	r7, #12
 80080dc:	46bd      	mov	sp, r7
 80080de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80080e2:	4770      	bx	lr

080080e4 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80080e4:	b480      	push	{r7}
 80080e6:	b083      	sub	sp, #12
 80080e8:	af00      	add	r7, sp, #0
 80080ea:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80080ec:	bf00      	nop
 80080ee:	370c      	adds	r7, #12
 80080f0:	46bd      	mov	sp, r7
 80080f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80080f6:	4770      	bx	lr

080080f8 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80080f8:	b580      	push	{r7, lr}
 80080fa:	b082      	sub	sp, #8
 80080fc:	af00      	add	r7, sp, #0
 80080fe:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8008100:	687b      	ldr	r3, [r7, #4]
 8008102:	2b00      	cmp	r3, #0
 8008104:	d101      	bne.n	800810a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8008106:	2301      	movs	r3, #1
 8008108:	e03f      	b.n	800818a <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 800810a:	687b      	ldr	r3, [r7, #4]
 800810c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8008110:	b2db      	uxtb	r3, r3
 8008112:	2b00      	cmp	r3, #0
 8008114:	d106      	bne.n	8008124 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8008116:	687b      	ldr	r3, [r7, #4]
 8008118:	2200      	movs	r2, #0
 800811a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800811e:	6878      	ldr	r0, [r7, #4]
 8008120:	f7fa fdfe 	bl	8002d20 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8008124:	687b      	ldr	r3, [r7, #4]
 8008126:	2224      	movs	r2, #36	; 0x24
 8008128:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 800812c:	687b      	ldr	r3, [r7, #4]
 800812e:	681b      	ldr	r3, [r3, #0]
 8008130:	68da      	ldr	r2, [r3, #12]
 8008132:	687b      	ldr	r3, [r7, #4]
 8008134:	681b      	ldr	r3, [r3, #0]
 8008136:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800813a:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 800813c:	6878      	ldr	r0, [r7, #4]
 800813e:	f000 fddf 	bl	8008d00 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8008142:	687b      	ldr	r3, [r7, #4]
 8008144:	681b      	ldr	r3, [r3, #0]
 8008146:	691a      	ldr	r2, [r3, #16]
 8008148:	687b      	ldr	r3, [r7, #4]
 800814a:	681b      	ldr	r3, [r3, #0]
 800814c:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8008150:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8008152:	687b      	ldr	r3, [r7, #4]
 8008154:	681b      	ldr	r3, [r3, #0]
 8008156:	695a      	ldr	r2, [r3, #20]
 8008158:	687b      	ldr	r3, [r7, #4]
 800815a:	681b      	ldr	r3, [r3, #0]
 800815c:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8008160:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8008162:	687b      	ldr	r3, [r7, #4]
 8008164:	681b      	ldr	r3, [r3, #0]
 8008166:	68da      	ldr	r2, [r3, #12]
 8008168:	687b      	ldr	r3, [r7, #4]
 800816a:	681b      	ldr	r3, [r3, #0]
 800816c:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8008170:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008172:	687b      	ldr	r3, [r7, #4]
 8008174:	2200      	movs	r2, #0
 8008176:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 8008178:	687b      	ldr	r3, [r7, #4]
 800817a:	2220      	movs	r2, #32
 800817c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 8008180:	687b      	ldr	r3, [r7, #4]
 8008182:	2220      	movs	r2, #32
 8008184:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8008188:	2300      	movs	r3, #0
}
 800818a:	4618      	mov	r0, r3
 800818c:	3708      	adds	r7, #8
 800818e:	46bd      	mov	sp, r7
 8008190:	bd80      	pop	{r7, pc}

08008192 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8008192:	b580      	push	{r7, lr}
 8008194:	b08a      	sub	sp, #40	; 0x28
 8008196:	af02      	add	r7, sp, #8
 8008198:	60f8      	str	r0, [r7, #12]
 800819a:	60b9      	str	r1, [r7, #8]
 800819c:	603b      	str	r3, [r7, #0]
 800819e:	4613      	mov	r3, r2
 80081a0:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 80081a2:	2300      	movs	r3, #0
 80081a4:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80081a6:	68fb      	ldr	r3, [r7, #12]
 80081a8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80081ac:	b2db      	uxtb	r3, r3
 80081ae:	2b20      	cmp	r3, #32
 80081b0:	d17c      	bne.n	80082ac <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 80081b2:	68bb      	ldr	r3, [r7, #8]
 80081b4:	2b00      	cmp	r3, #0
 80081b6:	d002      	beq.n	80081be <HAL_UART_Transmit+0x2c>
 80081b8:	88fb      	ldrh	r3, [r7, #6]
 80081ba:	2b00      	cmp	r3, #0
 80081bc:	d101      	bne.n	80081c2 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 80081be:	2301      	movs	r3, #1
 80081c0:	e075      	b.n	80082ae <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 80081c2:	68fb      	ldr	r3, [r7, #12]
 80081c4:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80081c8:	2b01      	cmp	r3, #1
 80081ca:	d101      	bne.n	80081d0 <HAL_UART_Transmit+0x3e>
 80081cc:	2302      	movs	r3, #2
 80081ce:	e06e      	b.n	80082ae <HAL_UART_Transmit+0x11c>
 80081d0:	68fb      	ldr	r3, [r7, #12]
 80081d2:	2201      	movs	r2, #1
 80081d4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80081d8:	68fb      	ldr	r3, [r7, #12]
 80081da:	2200      	movs	r2, #0
 80081dc:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80081de:	68fb      	ldr	r3, [r7, #12]
 80081e0:	2221      	movs	r2, #33	; 0x21
 80081e2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80081e6:	f7fa feaf 	bl	8002f48 <HAL_GetTick>
 80081ea:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 80081ec:	68fb      	ldr	r3, [r7, #12]
 80081ee:	88fa      	ldrh	r2, [r7, #6]
 80081f0:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 80081f2:	68fb      	ldr	r3, [r7, #12]
 80081f4:	88fa      	ldrh	r2, [r7, #6]
 80081f6:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80081f8:	68fb      	ldr	r3, [r7, #12]
 80081fa:	689b      	ldr	r3, [r3, #8]
 80081fc:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8008200:	d108      	bne.n	8008214 <HAL_UART_Transmit+0x82>
 8008202:	68fb      	ldr	r3, [r7, #12]
 8008204:	691b      	ldr	r3, [r3, #16]
 8008206:	2b00      	cmp	r3, #0
 8008208:	d104      	bne.n	8008214 <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 800820a:	2300      	movs	r3, #0
 800820c:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800820e:	68bb      	ldr	r3, [r7, #8]
 8008210:	61bb      	str	r3, [r7, #24]
 8008212:	e003      	b.n	800821c <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 8008214:	68bb      	ldr	r3, [r7, #8]
 8008216:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8008218:	2300      	movs	r3, #0
 800821a:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 800821c:	68fb      	ldr	r3, [r7, #12]
 800821e:	2200      	movs	r2, #0
 8008220:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    while (huart->TxXferCount > 0U)
 8008224:	e02a      	b.n	800827c <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8008226:	683b      	ldr	r3, [r7, #0]
 8008228:	9300      	str	r3, [sp, #0]
 800822a:	697b      	ldr	r3, [r7, #20]
 800822c:	2200      	movs	r2, #0
 800822e:	2180      	movs	r1, #128	; 0x80
 8008230:	68f8      	ldr	r0, [r7, #12]
 8008232:	f000 fb1f 	bl	8008874 <UART_WaitOnFlagUntilTimeout>
 8008236:	4603      	mov	r3, r0
 8008238:	2b00      	cmp	r3, #0
 800823a:	d001      	beq.n	8008240 <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 800823c:	2303      	movs	r3, #3
 800823e:	e036      	b.n	80082ae <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 8008240:	69fb      	ldr	r3, [r7, #28]
 8008242:	2b00      	cmp	r3, #0
 8008244:	d10b      	bne.n	800825e <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8008246:	69bb      	ldr	r3, [r7, #24]
 8008248:	881b      	ldrh	r3, [r3, #0]
 800824a:	461a      	mov	r2, r3
 800824c:	68fb      	ldr	r3, [r7, #12]
 800824e:	681b      	ldr	r3, [r3, #0]
 8008250:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8008254:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8008256:	69bb      	ldr	r3, [r7, #24]
 8008258:	3302      	adds	r3, #2
 800825a:	61bb      	str	r3, [r7, #24]
 800825c:	e007      	b.n	800826e <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 800825e:	69fb      	ldr	r3, [r7, #28]
 8008260:	781a      	ldrb	r2, [r3, #0]
 8008262:	68fb      	ldr	r3, [r7, #12]
 8008264:	681b      	ldr	r3, [r3, #0]
 8008266:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8008268:	69fb      	ldr	r3, [r7, #28]
 800826a:	3301      	adds	r3, #1
 800826c:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800826e:	68fb      	ldr	r3, [r7, #12]
 8008270:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8008272:	b29b      	uxth	r3, r3
 8008274:	3b01      	subs	r3, #1
 8008276:	b29a      	uxth	r2, r3
 8008278:	68fb      	ldr	r3, [r7, #12]
 800827a:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 800827c:	68fb      	ldr	r3, [r7, #12]
 800827e:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8008280:	b29b      	uxth	r3, r3
 8008282:	2b00      	cmp	r3, #0
 8008284:	d1cf      	bne.n	8008226 <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8008286:	683b      	ldr	r3, [r7, #0]
 8008288:	9300      	str	r3, [sp, #0]
 800828a:	697b      	ldr	r3, [r7, #20]
 800828c:	2200      	movs	r2, #0
 800828e:	2140      	movs	r1, #64	; 0x40
 8008290:	68f8      	ldr	r0, [r7, #12]
 8008292:	f000 faef 	bl	8008874 <UART_WaitOnFlagUntilTimeout>
 8008296:	4603      	mov	r3, r0
 8008298:	2b00      	cmp	r3, #0
 800829a:	d001      	beq.n	80082a0 <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 800829c:	2303      	movs	r3, #3
 800829e:	e006      	b.n	80082ae <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80082a0:	68fb      	ldr	r3, [r7, #12]
 80082a2:	2220      	movs	r2, #32
 80082a4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 80082a8:	2300      	movs	r3, #0
 80082aa:	e000      	b.n	80082ae <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 80082ac:	2302      	movs	r3, #2
  }
}
 80082ae:	4618      	mov	r0, r3
 80082b0:	3720      	adds	r7, #32
 80082b2:	46bd      	mov	sp, r7
 80082b4:	bd80      	pop	{r7, pc}

080082b6 <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80082b6:	b580      	push	{r7, lr}
 80082b8:	b084      	sub	sp, #16
 80082ba:	af00      	add	r7, sp, #0
 80082bc:	60f8      	str	r0, [r7, #12]
 80082be:	60b9      	str	r1, [r7, #8]
 80082c0:	4613      	mov	r3, r2
 80082c2:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 80082c4:	68fb      	ldr	r3, [r7, #12]
 80082c6:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80082ca:	b2db      	uxtb	r3, r3
 80082cc:	2b20      	cmp	r3, #32
 80082ce:	d11d      	bne.n	800830c <HAL_UART_Receive_IT+0x56>
  {
    if ((pData == NULL) || (Size == 0U))
 80082d0:	68bb      	ldr	r3, [r7, #8]
 80082d2:	2b00      	cmp	r3, #0
 80082d4:	d002      	beq.n	80082dc <HAL_UART_Receive_IT+0x26>
 80082d6:	88fb      	ldrh	r3, [r7, #6]
 80082d8:	2b00      	cmp	r3, #0
 80082da:	d101      	bne.n	80082e0 <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 80082dc:	2301      	movs	r3, #1
 80082de:	e016      	b.n	800830e <HAL_UART_Receive_IT+0x58>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 80082e0:	68fb      	ldr	r3, [r7, #12]
 80082e2:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80082e6:	2b01      	cmp	r3, #1
 80082e8:	d101      	bne.n	80082ee <HAL_UART_Receive_IT+0x38>
 80082ea:	2302      	movs	r3, #2
 80082ec:	e00f      	b.n	800830e <HAL_UART_Receive_IT+0x58>
 80082ee:	68fb      	ldr	r3, [r7, #12]
 80082f0:	2201      	movs	r2, #1
 80082f2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80082f6:	68fb      	ldr	r3, [r7, #12]
 80082f8:	2200      	movs	r2, #0
 80082fa:	631a      	str	r2, [r3, #48]	; 0x30

    return (UART_Start_Receive_IT(huart, pData, Size));
 80082fc:	88fb      	ldrh	r3, [r7, #6]
 80082fe:	461a      	mov	r2, r3
 8008300:	68b9      	ldr	r1, [r7, #8]
 8008302:	68f8      	ldr	r0, [r7, #12]
 8008304:	f000 fb24 	bl	8008950 <UART_Start_Receive_IT>
 8008308:	4603      	mov	r3, r0
 800830a:	e000      	b.n	800830e <HAL_UART_Receive_IT+0x58>
  }
  else
  {
    return HAL_BUSY;
 800830c:	2302      	movs	r3, #2
  }
}
 800830e:	4618      	mov	r0, r3
 8008310:	3710      	adds	r7, #16
 8008312:	46bd      	mov	sp, r7
 8008314:	bd80      	pop	{r7, pc}
	...

08008318 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8008318:	b580      	push	{r7, lr}
 800831a:	b0ba      	sub	sp, #232	; 0xe8
 800831c:	af00      	add	r7, sp, #0
 800831e:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8008320:	687b      	ldr	r3, [r7, #4]
 8008322:	681b      	ldr	r3, [r3, #0]
 8008324:	681b      	ldr	r3, [r3, #0]
 8008326:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800832a:	687b      	ldr	r3, [r7, #4]
 800832c:	681b      	ldr	r3, [r3, #0]
 800832e:	68db      	ldr	r3, [r3, #12]
 8008330:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8008334:	687b      	ldr	r3, [r7, #4]
 8008336:	681b      	ldr	r3, [r3, #0]
 8008338:	695b      	ldr	r3, [r3, #20]
 800833a:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
  uint32_t errorflags = 0x00U;
 800833e:	2300      	movs	r3, #0
 8008340:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  uint32_t dmarequest = 0x00U;
 8008344:	2300      	movs	r3, #0
 8008346:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 800834a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800834e:	f003 030f 	and.w	r3, r3, #15
 8008352:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == RESET)
 8008356:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 800835a:	2b00      	cmp	r3, #0
 800835c:	d10f      	bne.n	800837e <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800835e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8008362:	f003 0320 	and.w	r3, r3, #32
 8008366:	2b00      	cmp	r3, #0
 8008368:	d009      	beq.n	800837e <HAL_UART_IRQHandler+0x66>
 800836a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800836e:	f003 0320 	and.w	r3, r3, #32
 8008372:	2b00      	cmp	r3, #0
 8008374:	d003      	beq.n	800837e <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 8008376:	6878      	ldr	r0, [r7, #4]
 8008378:	f000 fc07 	bl	8008b8a <UART_Receive_IT>
      return;
 800837c:	e256      	b.n	800882c <HAL_UART_IRQHandler+0x514>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 800837e:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8008382:	2b00      	cmp	r3, #0
 8008384:	f000 80de 	beq.w	8008544 <HAL_UART_IRQHandler+0x22c>
 8008388:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800838c:	f003 0301 	and.w	r3, r3, #1
 8008390:	2b00      	cmp	r3, #0
 8008392:	d106      	bne.n	80083a2 <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8008394:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8008398:	f403 7390 	and.w	r3, r3, #288	; 0x120
 800839c:	2b00      	cmp	r3, #0
 800839e:	f000 80d1 	beq.w	8008544 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 80083a2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80083a6:	f003 0301 	and.w	r3, r3, #1
 80083aa:	2b00      	cmp	r3, #0
 80083ac:	d00b      	beq.n	80083c6 <HAL_UART_IRQHandler+0xae>
 80083ae:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80083b2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80083b6:	2b00      	cmp	r3, #0
 80083b8:	d005      	beq.n	80083c6 <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 80083ba:	687b      	ldr	r3, [r7, #4]
 80083bc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80083be:	f043 0201 	orr.w	r2, r3, #1
 80083c2:	687b      	ldr	r3, [r7, #4]
 80083c4:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80083c6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80083ca:	f003 0304 	and.w	r3, r3, #4
 80083ce:	2b00      	cmp	r3, #0
 80083d0:	d00b      	beq.n	80083ea <HAL_UART_IRQHandler+0xd2>
 80083d2:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80083d6:	f003 0301 	and.w	r3, r3, #1
 80083da:	2b00      	cmp	r3, #0
 80083dc:	d005      	beq.n	80083ea <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 80083de:	687b      	ldr	r3, [r7, #4]
 80083e0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80083e2:	f043 0202 	orr.w	r2, r3, #2
 80083e6:	687b      	ldr	r3, [r7, #4]
 80083e8:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80083ea:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80083ee:	f003 0302 	and.w	r3, r3, #2
 80083f2:	2b00      	cmp	r3, #0
 80083f4:	d00b      	beq.n	800840e <HAL_UART_IRQHandler+0xf6>
 80083f6:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80083fa:	f003 0301 	and.w	r3, r3, #1
 80083fe:	2b00      	cmp	r3, #0
 8008400:	d005      	beq.n	800840e <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8008402:	687b      	ldr	r3, [r7, #4]
 8008404:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008406:	f043 0204 	orr.w	r2, r3, #4
 800840a:	687b      	ldr	r3, [r7, #4]
 800840c:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 800840e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8008412:	f003 0308 	and.w	r3, r3, #8
 8008416:	2b00      	cmp	r3, #0
 8008418:	d011      	beq.n	800843e <HAL_UART_IRQHandler+0x126>
 800841a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800841e:	f003 0320 	and.w	r3, r3, #32
 8008422:	2b00      	cmp	r3, #0
 8008424:	d105      	bne.n	8008432 <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 8008426:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800842a:	f003 0301 	and.w	r3, r3, #1
 800842e:	2b00      	cmp	r3, #0
 8008430:	d005      	beq.n	800843e <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8008432:	687b      	ldr	r3, [r7, #4]
 8008434:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008436:	f043 0208 	orr.w	r2, r3, #8
 800843a:	687b      	ldr	r3, [r7, #4]
 800843c:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800843e:	687b      	ldr	r3, [r7, #4]
 8008440:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008442:	2b00      	cmp	r3, #0
 8008444:	f000 81ed 	beq.w	8008822 <HAL_UART_IRQHandler+0x50a>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8008448:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800844c:	f003 0320 	and.w	r3, r3, #32
 8008450:	2b00      	cmp	r3, #0
 8008452:	d008      	beq.n	8008466 <HAL_UART_IRQHandler+0x14e>
 8008454:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8008458:	f003 0320 	and.w	r3, r3, #32
 800845c:	2b00      	cmp	r3, #0
 800845e:	d002      	beq.n	8008466 <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 8008460:	6878      	ldr	r0, [r7, #4]
 8008462:	f000 fb92 	bl	8008b8a <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8008466:	687b      	ldr	r3, [r7, #4]
 8008468:	681b      	ldr	r3, [r3, #0]
 800846a:	695b      	ldr	r3, [r3, #20]
 800846c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008470:	2b40      	cmp	r3, #64	; 0x40
 8008472:	bf0c      	ite	eq
 8008474:	2301      	moveq	r3, #1
 8008476:	2300      	movne	r3, #0
 8008478:	b2db      	uxtb	r3, r3
 800847a:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 800847e:	687b      	ldr	r3, [r7, #4]
 8008480:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008482:	f003 0308 	and.w	r3, r3, #8
 8008486:	2b00      	cmp	r3, #0
 8008488:	d103      	bne.n	8008492 <HAL_UART_IRQHandler+0x17a>
 800848a:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 800848e:	2b00      	cmp	r3, #0
 8008490:	d04f      	beq.n	8008532 <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8008492:	6878      	ldr	r0, [r7, #4]
 8008494:	f000 fa9a 	bl	80089cc <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008498:	687b      	ldr	r3, [r7, #4]
 800849a:	681b      	ldr	r3, [r3, #0]
 800849c:	695b      	ldr	r3, [r3, #20]
 800849e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80084a2:	2b40      	cmp	r3, #64	; 0x40
 80084a4:	d141      	bne.n	800852a <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80084a6:	687b      	ldr	r3, [r7, #4]
 80084a8:	681b      	ldr	r3, [r3, #0]
 80084aa:	3314      	adds	r3, #20
 80084ac:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80084b0:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 80084b4:	e853 3f00 	ldrex	r3, [r3]
 80084b8:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 80084bc:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 80084c0:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80084c4:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 80084c8:	687b      	ldr	r3, [r7, #4]
 80084ca:	681b      	ldr	r3, [r3, #0]
 80084cc:	3314      	adds	r3, #20
 80084ce:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 80084d2:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 80084d6:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80084da:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 80084de:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 80084e2:	e841 2300 	strex	r3, r2, [r1]
 80084e6:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 80084ea:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 80084ee:	2b00      	cmp	r3, #0
 80084f0:	d1d9      	bne.n	80084a6 <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 80084f2:	687b      	ldr	r3, [r7, #4]
 80084f4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80084f6:	2b00      	cmp	r3, #0
 80084f8:	d013      	beq.n	8008522 <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 80084fa:	687b      	ldr	r3, [r7, #4]
 80084fc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80084fe:	4a7d      	ldr	r2, [pc, #500]	; (80086f4 <HAL_UART_IRQHandler+0x3dc>)
 8008500:	651a      	str	r2, [r3, #80]	; 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8008502:	687b      	ldr	r3, [r7, #4]
 8008504:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008506:	4618      	mov	r0, r3
 8008508:	f7fb fba2 	bl	8003c50 <HAL_DMA_Abort_IT>
 800850c:	4603      	mov	r3, r0
 800850e:	2b00      	cmp	r3, #0
 8008510:	d016      	beq.n	8008540 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8008512:	687b      	ldr	r3, [r7, #4]
 8008514:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008516:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8008518:	687a      	ldr	r2, [r7, #4]
 800851a:	6b92      	ldr	r2, [r2, #56]	; 0x38
 800851c:	4610      	mov	r0, r2
 800851e:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008520:	e00e      	b.n	8008540 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8008522:	6878      	ldr	r0, [r7, #4]
 8008524:	f000 f990 	bl	8008848 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008528:	e00a      	b.n	8008540 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800852a:	6878      	ldr	r0, [r7, #4]
 800852c:	f000 f98c 	bl	8008848 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008530:	e006      	b.n	8008540 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8008532:	6878      	ldr	r0, [r7, #4]
 8008534:	f000 f988 	bl	8008848 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008538:	687b      	ldr	r3, [r7, #4]
 800853a:	2200      	movs	r2, #0
 800853c:	641a      	str	r2, [r3, #64]	; 0x40
      }
    }
    return;
 800853e:	e170      	b.n	8008822 <HAL_UART_IRQHandler+0x50a>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008540:	bf00      	nop
    return;
 8008542:	e16e      	b.n	8008822 <HAL_UART_IRQHandler+0x50a>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008544:	687b      	ldr	r3, [r7, #4]
 8008546:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008548:	2b01      	cmp	r3, #1
 800854a:	f040 814a 	bne.w	80087e2 <HAL_UART_IRQHandler+0x4ca>
      && ((isrflags & USART_SR_IDLE) != 0U)
 800854e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8008552:	f003 0310 	and.w	r3, r3, #16
 8008556:	2b00      	cmp	r3, #0
 8008558:	f000 8143 	beq.w	80087e2 <HAL_UART_IRQHandler+0x4ca>
      && ((cr1its & USART_SR_IDLE) != 0U))
 800855c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8008560:	f003 0310 	and.w	r3, r3, #16
 8008564:	2b00      	cmp	r3, #0
 8008566:	f000 813c 	beq.w	80087e2 <HAL_UART_IRQHandler+0x4ca>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 800856a:	2300      	movs	r3, #0
 800856c:	60bb      	str	r3, [r7, #8]
 800856e:	687b      	ldr	r3, [r7, #4]
 8008570:	681b      	ldr	r3, [r3, #0]
 8008572:	681b      	ldr	r3, [r3, #0]
 8008574:	60bb      	str	r3, [r7, #8]
 8008576:	687b      	ldr	r3, [r7, #4]
 8008578:	681b      	ldr	r3, [r3, #0]
 800857a:	685b      	ldr	r3, [r3, #4]
 800857c:	60bb      	str	r3, [r7, #8]
 800857e:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008580:	687b      	ldr	r3, [r7, #4]
 8008582:	681b      	ldr	r3, [r3, #0]
 8008584:	695b      	ldr	r3, [r3, #20]
 8008586:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800858a:	2b40      	cmp	r3, #64	; 0x40
 800858c:	f040 80b4 	bne.w	80086f8 <HAL_UART_IRQHandler+0x3e0>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8008590:	687b      	ldr	r3, [r7, #4]
 8008592:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008594:	681b      	ldr	r3, [r3, #0]
 8008596:	685b      	ldr	r3, [r3, #4]
 8008598:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 800859c:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 80085a0:	2b00      	cmp	r3, #0
 80085a2:	f000 8140 	beq.w	8008826 <HAL_UART_IRQHandler+0x50e>
          && (nb_remaining_rx_data < huart->RxXferSize))
 80085a6:	687b      	ldr	r3, [r7, #4]
 80085a8:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 80085aa:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 80085ae:	429a      	cmp	r2, r3
 80085b0:	f080 8139 	bcs.w	8008826 <HAL_UART_IRQHandler+0x50e>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 80085b4:	687b      	ldr	r3, [r7, #4]
 80085b6:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 80085ba:	85da      	strh	r2, [r3, #46]	; 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 80085bc:	687b      	ldr	r3, [r7, #4]
 80085be:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80085c0:	69db      	ldr	r3, [r3, #28]
 80085c2:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80085c6:	f000 8088 	beq.w	80086da <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80085ca:	687b      	ldr	r3, [r7, #4]
 80085cc:	681b      	ldr	r3, [r3, #0]
 80085ce:	330c      	adds	r3, #12
 80085d0:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80085d4:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 80085d8:	e853 3f00 	ldrex	r3, [r3]
 80085dc:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 80085e0:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 80085e4:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80085e8:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 80085ec:	687b      	ldr	r3, [r7, #4]
 80085ee:	681b      	ldr	r3, [r3, #0]
 80085f0:	330c      	adds	r3, #12
 80085f2:	f8d7 20b8 	ldr.w	r2, [r7, #184]	; 0xb8
 80085f6:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 80085fa:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80085fe:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 8008602:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 8008606:	e841 2300 	strex	r3, r2, [r1]
 800860a:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 800860e:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8008612:	2b00      	cmp	r3, #0
 8008614:	d1d9      	bne.n	80085ca <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008616:	687b      	ldr	r3, [r7, #4]
 8008618:	681b      	ldr	r3, [r3, #0]
 800861a:	3314      	adds	r3, #20
 800861c:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800861e:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8008620:	e853 3f00 	ldrex	r3, [r3]
 8008624:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 8008626:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8008628:	f023 0301 	bic.w	r3, r3, #1
 800862c:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8008630:	687b      	ldr	r3, [r7, #4]
 8008632:	681b      	ldr	r3, [r3, #0]
 8008634:	3314      	adds	r3, #20
 8008636:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 800863a:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 800863e:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008640:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 8008642:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 8008646:	e841 2300 	strex	r3, r2, [r1]
 800864a:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 800864c:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800864e:	2b00      	cmp	r3, #0
 8008650:	d1e1      	bne.n	8008616 <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8008652:	687b      	ldr	r3, [r7, #4]
 8008654:	681b      	ldr	r3, [r3, #0]
 8008656:	3314      	adds	r3, #20
 8008658:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800865a:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800865c:	e853 3f00 	ldrex	r3, [r3]
 8008660:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 8008662:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8008664:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8008668:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 800866c:	687b      	ldr	r3, [r7, #4]
 800866e:	681b      	ldr	r3, [r3, #0]
 8008670:	3314      	adds	r3, #20
 8008672:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 8008676:	66fa      	str	r2, [r7, #108]	; 0x6c
 8008678:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800867a:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 800867c:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 800867e:	e841 2300 	strex	r3, r2, [r1]
 8008682:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 8008684:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8008686:	2b00      	cmp	r3, #0
 8008688:	d1e3      	bne.n	8008652 <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 800868a:	687b      	ldr	r3, [r7, #4]
 800868c:	2220      	movs	r2, #32
 800868e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008692:	687b      	ldr	r3, [r7, #4]
 8008694:	2200      	movs	r2, #0
 8008696:	631a      	str	r2, [r3, #48]	; 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008698:	687b      	ldr	r3, [r7, #4]
 800869a:	681b      	ldr	r3, [r3, #0]
 800869c:	330c      	adds	r3, #12
 800869e:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80086a0:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80086a2:	e853 3f00 	ldrex	r3, [r3]
 80086a6:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 80086a8:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80086aa:	f023 0310 	bic.w	r3, r3, #16
 80086ae:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 80086b2:	687b      	ldr	r3, [r7, #4]
 80086b4:	681b      	ldr	r3, [r3, #0]
 80086b6:	330c      	adds	r3, #12
 80086b8:	f8d7 20ac 	ldr.w	r2, [r7, #172]	; 0xac
 80086bc:	65ba      	str	r2, [r7, #88]	; 0x58
 80086be:	657b      	str	r3, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80086c0:	6d79      	ldr	r1, [r7, #84]	; 0x54
 80086c2:	6dba      	ldr	r2, [r7, #88]	; 0x58
 80086c4:	e841 2300 	strex	r3, r2, [r1]
 80086c8:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 80086ca:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80086cc:	2b00      	cmp	r3, #0
 80086ce:	d1e3      	bne.n	8008698 <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 80086d0:	687b      	ldr	r3, [r7, #4]
 80086d2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80086d4:	4618      	mov	r0, r3
 80086d6:	f7fb fa4b 	bl	8003b70 <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 80086da:	687b      	ldr	r3, [r7, #4]
 80086dc:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 80086de:	687b      	ldr	r3, [r7, #4]
 80086e0:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 80086e2:	b29b      	uxth	r3, r3
 80086e4:	1ad3      	subs	r3, r2, r3
 80086e6:	b29b      	uxth	r3, r3
 80086e8:	4619      	mov	r1, r3
 80086ea:	6878      	ldr	r0, [r7, #4]
 80086ec:	f000 f8b6 	bl	800885c <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 80086f0:	e099      	b.n	8008826 <HAL_UART_IRQHandler+0x50e>
 80086f2:	bf00      	nop
 80086f4:	08008a93 	.word	0x08008a93
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 80086f8:	687b      	ldr	r3, [r7, #4]
 80086fa:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 80086fc:	687b      	ldr	r3, [r7, #4]
 80086fe:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8008700:	b29b      	uxth	r3, r3
 8008702:	1ad3      	subs	r3, r2, r3
 8008704:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 8008708:	687b      	ldr	r3, [r7, #4]
 800870a:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800870c:	b29b      	uxth	r3, r3
 800870e:	2b00      	cmp	r3, #0
 8008710:	f000 808b 	beq.w	800882a <HAL_UART_IRQHandler+0x512>
          && (nb_rx_data > 0U))
 8008714:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8008718:	2b00      	cmp	r3, #0
 800871a:	f000 8086 	beq.w	800882a <HAL_UART_IRQHandler+0x512>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800871e:	687b      	ldr	r3, [r7, #4]
 8008720:	681b      	ldr	r3, [r3, #0]
 8008722:	330c      	adds	r3, #12
 8008724:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008726:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008728:	e853 3f00 	ldrex	r3, [r3]
 800872c:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 800872e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008730:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8008734:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8008738:	687b      	ldr	r3, [r7, #4]
 800873a:	681b      	ldr	r3, [r3, #0]
 800873c:	330c      	adds	r3, #12
 800873e:	f8d7 20c8 	ldr.w	r2, [r7, #200]	; 0xc8
 8008742:	647a      	str	r2, [r7, #68]	; 0x44
 8008744:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008746:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8008748:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800874a:	e841 2300 	strex	r3, r2, [r1]
 800874e:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8008750:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8008752:	2b00      	cmp	r3, #0
 8008754:	d1e3      	bne.n	800871e <HAL_UART_IRQHandler+0x406>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008756:	687b      	ldr	r3, [r7, #4]
 8008758:	681b      	ldr	r3, [r3, #0]
 800875a:	3314      	adds	r3, #20
 800875c:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800875e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008760:	e853 3f00 	ldrex	r3, [r3]
 8008764:	623b      	str	r3, [r7, #32]
   return(result);
 8008766:	6a3b      	ldr	r3, [r7, #32]
 8008768:	f023 0301 	bic.w	r3, r3, #1
 800876c:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 8008770:	687b      	ldr	r3, [r7, #4]
 8008772:	681b      	ldr	r3, [r3, #0]
 8008774:	3314      	adds	r3, #20
 8008776:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 800877a:	633a      	str	r2, [r7, #48]	; 0x30
 800877c:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800877e:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8008780:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8008782:	e841 2300 	strex	r3, r2, [r1]
 8008786:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8008788:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800878a:	2b00      	cmp	r3, #0
 800878c:	d1e3      	bne.n	8008756 <HAL_UART_IRQHandler+0x43e>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800878e:	687b      	ldr	r3, [r7, #4]
 8008790:	2220      	movs	r2, #32
 8008792:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008796:	687b      	ldr	r3, [r7, #4]
 8008798:	2200      	movs	r2, #0
 800879a:	631a      	str	r2, [r3, #48]	; 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800879c:	687b      	ldr	r3, [r7, #4]
 800879e:	681b      	ldr	r3, [r3, #0]
 80087a0:	330c      	adds	r3, #12
 80087a2:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80087a4:	693b      	ldr	r3, [r7, #16]
 80087a6:	e853 3f00 	ldrex	r3, [r3]
 80087aa:	60fb      	str	r3, [r7, #12]
   return(result);
 80087ac:	68fb      	ldr	r3, [r7, #12]
 80087ae:	f023 0310 	bic.w	r3, r3, #16
 80087b2:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 80087b6:	687b      	ldr	r3, [r7, #4]
 80087b8:	681b      	ldr	r3, [r3, #0]
 80087ba:	330c      	adds	r3, #12
 80087bc:	f8d7 20c0 	ldr.w	r2, [r7, #192]	; 0xc0
 80087c0:	61fa      	str	r2, [r7, #28]
 80087c2:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80087c4:	69b9      	ldr	r1, [r7, #24]
 80087c6:	69fa      	ldr	r2, [r7, #28]
 80087c8:	e841 2300 	strex	r3, r2, [r1]
 80087cc:	617b      	str	r3, [r7, #20]
   return(result);
 80087ce:	697b      	ldr	r3, [r7, #20]
 80087d0:	2b00      	cmp	r3, #0
 80087d2:	d1e3      	bne.n	800879c <HAL_UART_IRQHandler+0x484>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 80087d4:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 80087d8:	4619      	mov	r1, r3
 80087da:	6878      	ldr	r0, [r7, #4]
 80087dc:	f000 f83e 	bl	800885c <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 80087e0:	e023      	b.n	800882a <HAL_UART_IRQHandler+0x512>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 80087e2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80087e6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80087ea:	2b00      	cmp	r3, #0
 80087ec:	d009      	beq.n	8008802 <HAL_UART_IRQHandler+0x4ea>
 80087ee:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80087f2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80087f6:	2b00      	cmp	r3, #0
 80087f8:	d003      	beq.n	8008802 <HAL_UART_IRQHandler+0x4ea>
  {
    UART_Transmit_IT(huart);
 80087fa:	6878      	ldr	r0, [r7, #4]
 80087fc:	f000 f95d 	bl	8008aba <UART_Transmit_IT>
    return;
 8008800:	e014      	b.n	800882c <HAL_UART_IRQHandler+0x514>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8008802:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8008806:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800880a:	2b00      	cmp	r3, #0
 800880c:	d00e      	beq.n	800882c <HAL_UART_IRQHandler+0x514>
 800880e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8008812:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008816:	2b00      	cmp	r3, #0
 8008818:	d008      	beq.n	800882c <HAL_UART_IRQHandler+0x514>
  {
    UART_EndTransmit_IT(huart);
 800881a:	6878      	ldr	r0, [r7, #4]
 800881c:	f000 f99d 	bl	8008b5a <UART_EndTransmit_IT>
    return;
 8008820:	e004      	b.n	800882c <HAL_UART_IRQHandler+0x514>
    return;
 8008822:	bf00      	nop
 8008824:	e002      	b.n	800882c <HAL_UART_IRQHandler+0x514>
      return;
 8008826:	bf00      	nop
 8008828:	e000      	b.n	800882c <HAL_UART_IRQHandler+0x514>
      return;
 800882a:	bf00      	nop
  }
}
 800882c:	37e8      	adds	r7, #232	; 0xe8
 800882e:	46bd      	mov	sp, r7
 8008830:	bd80      	pop	{r7, pc}
 8008832:	bf00      	nop

08008834 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8008834:	b480      	push	{r7}
 8008836:	b083      	sub	sp, #12
 8008838:	af00      	add	r7, sp, #0
 800883a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 800883c:	bf00      	nop
 800883e:	370c      	adds	r7, #12
 8008840:	46bd      	mov	sp, r7
 8008842:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008846:	4770      	bx	lr

08008848 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8008848:	b480      	push	{r7}
 800884a:	b083      	sub	sp, #12
 800884c:	af00      	add	r7, sp, #0
 800884e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8008850:	bf00      	nop
 8008852:	370c      	adds	r7, #12
 8008854:	46bd      	mov	sp, r7
 8008856:	f85d 7b04 	ldr.w	r7, [sp], #4
 800885a:	4770      	bx	lr

0800885c <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 800885c:	b480      	push	{r7}
 800885e:	b083      	sub	sp, #12
 8008860:	af00      	add	r7, sp, #0
 8008862:	6078      	str	r0, [r7, #4]
 8008864:	460b      	mov	r3, r1
 8008866:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8008868:	bf00      	nop
 800886a:	370c      	adds	r7, #12
 800886c:	46bd      	mov	sp, r7
 800886e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008872:	4770      	bx	lr

08008874 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8008874:	b580      	push	{r7, lr}
 8008876:	b090      	sub	sp, #64	; 0x40
 8008878:	af00      	add	r7, sp, #0
 800887a:	60f8      	str	r0, [r7, #12]
 800887c:	60b9      	str	r1, [r7, #8]
 800887e:	603b      	str	r3, [r7, #0]
 8008880:	4613      	mov	r3, r2
 8008882:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8008884:	e050      	b.n	8008928 <UART_WaitOnFlagUntilTimeout+0xb4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8008886:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8008888:	f1b3 3fff 	cmp.w	r3, #4294967295
 800888c:	d04c      	beq.n	8008928 <UART_WaitOnFlagUntilTimeout+0xb4>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 800888e:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8008890:	2b00      	cmp	r3, #0
 8008892:	d007      	beq.n	80088a4 <UART_WaitOnFlagUntilTimeout+0x30>
 8008894:	f7fa fb58 	bl	8002f48 <HAL_GetTick>
 8008898:	4602      	mov	r2, r0
 800889a:	683b      	ldr	r3, [r7, #0]
 800889c:	1ad3      	subs	r3, r2, r3
 800889e:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80088a0:	429a      	cmp	r2, r3
 80088a2:	d241      	bcs.n	8008928 <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 80088a4:	68fb      	ldr	r3, [r7, #12]
 80088a6:	681b      	ldr	r3, [r3, #0]
 80088a8:	330c      	adds	r3, #12
 80088aa:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80088ac:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80088ae:	e853 3f00 	ldrex	r3, [r3]
 80088b2:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 80088b4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80088b6:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 80088ba:	63fb      	str	r3, [r7, #60]	; 0x3c
 80088bc:	68fb      	ldr	r3, [r7, #12]
 80088be:	681b      	ldr	r3, [r3, #0]
 80088c0:	330c      	adds	r3, #12
 80088c2:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 80088c4:	637a      	str	r2, [r7, #52]	; 0x34
 80088c6:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80088c8:	6b39      	ldr	r1, [r7, #48]	; 0x30
 80088ca:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80088cc:	e841 2300 	strex	r3, r2, [r1]
 80088d0:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 80088d2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80088d4:	2b00      	cmp	r3, #0
 80088d6:	d1e5      	bne.n	80088a4 <UART_WaitOnFlagUntilTimeout+0x30>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80088d8:	68fb      	ldr	r3, [r7, #12]
 80088da:	681b      	ldr	r3, [r3, #0]
 80088dc:	3314      	adds	r3, #20
 80088de:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80088e0:	697b      	ldr	r3, [r7, #20]
 80088e2:	e853 3f00 	ldrex	r3, [r3]
 80088e6:	613b      	str	r3, [r7, #16]
   return(result);
 80088e8:	693b      	ldr	r3, [r7, #16]
 80088ea:	f023 0301 	bic.w	r3, r3, #1
 80088ee:	63bb      	str	r3, [r7, #56]	; 0x38
 80088f0:	68fb      	ldr	r3, [r7, #12]
 80088f2:	681b      	ldr	r3, [r3, #0]
 80088f4:	3314      	adds	r3, #20
 80088f6:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80088f8:	623a      	str	r2, [r7, #32]
 80088fa:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80088fc:	69f9      	ldr	r1, [r7, #28]
 80088fe:	6a3a      	ldr	r2, [r7, #32]
 8008900:	e841 2300 	strex	r3, r2, [r1]
 8008904:	61bb      	str	r3, [r7, #24]
   return(result);
 8008906:	69bb      	ldr	r3, [r7, #24]
 8008908:	2b00      	cmp	r3, #0
 800890a:	d1e5      	bne.n	80088d8 <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState  = HAL_UART_STATE_READY;
 800890c:	68fb      	ldr	r3, [r7, #12]
 800890e:	2220      	movs	r2, #32
 8008910:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        huart->RxState = HAL_UART_STATE_READY;
 8008914:	68fb      	ldr	r3, [r7, #12]
 8008916:	2220      	movs	r2, #32
 8008918:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 800891c:	68fb      	ldr	r3, [r7, #12]
 800891e:	2200      	movs	r2, #0
 8008920:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 8008924:	2303      	movs	r3, #3
 8008926:	e00f      	b.n	8008948 <UART_WaitOnFlagUntilTimeout+0xd4>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8008928:	68fb      	ldr	r3, [r7, #12]
 800892a:	681b      	ldr	r3, [r3, #0]
 800892c:	681a      	ldr	r2, [r3, #0]
 800892e:	68bb      	ldr	r3, [r7, #8]
 8008930:	4013      	ands	r3, r2
 8008932:	68ba      	ldr	r2, [r7, #8]
 8008934:	429a      	cmp	r2, r3
 8008936:	bf0c      	ite	eq
 8008938:	2301      	moveq	r3, #1
 800893a:	2300      	movne	r3, #0
 800893c:	b2db      	uxtb	r3, r3
 800893e:	461a      	mov	r2, r3
 8008940:	79fb      	ldrb	r3, [r7, #7]
 8008942:	429a      	cmp	r2, r3
 8008944:	d09f      	beq.n	8008886 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8008946:	2300      	movs	r3, #0
}
 8008948:	4618      	mov	r0, r3
 800894a:	3740      	adds	r7, #64	; 0x40
 800894c:	46bd      	mov	sp, r7
 800894e:	bd80      	pop	{r7, pc}

08008950 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8008950:	b480      	push	{r7}
 8008952:	b085      	sub	sp, #20
 8008954:	af00      	add	r7, sp, #0
 8008956:	60f8      	str	r0, [r7, #12]
 8008958:	60b9      	str	r1, [r7, #8]
 800895a:	4613      	mov	r3, r2
 800895c:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 800895e:	68fb      	ldr	r3, [r7, #12]
 8008960:	68ba      	ldr	r2, [r7, #8]
 8008962:	629a      	str	r2, [r3, #40]	; 0x28
  huart->RxXferSize = Size;
 8008964:	68fb      	ldr	r3, [r7, #12]
 8008966:	88fa      	ldrh	r2, [r7, #6]
 8008968:	859a      	strh	r2, [r3, #44]	; 0x2c
  huart->RxXferCount = Size;
 800896a:	68fb      	ldr	r3, [r7, #12]
 800896c:	88fa      	ldrh	r2, [r7, #6]
 800896e:	85da      	strh	r2, [r3, #46]	; 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008970:	68fb      	ldr	r3, [r7, #12]
 8008972:	2200      	movs	r2, #0
 8008974:	641a      	str	r2, [r3, #64]	; 0x40
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8008976:	68fb      	ldr	r3, [r7, #12]
 8008978:	2222      	movs	r2, #34	; 0x22
 800897a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800897e:	68fb      	ldr	r3, [r7, #12]
 8008980:	2200      	movs	r2, #0
 8008982:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  if (huart->Init.Parity != UART_PARITY_NONE)
 8008986:	68fb      	ldr	r3, [r7, #12]
 8008988:	691b      	ldr	r3, [r3, #16]
 800898a:	2b00      	cmp	r3, #0
 800898c:	d007      	beq.n	800899e <UART_Start_Receive_IT+0x4e>
  {
    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 800898e:	68fb      	ldr	r3, [r7, #12]
 8008990:	681b      	ldr	r3, [r3, #0]
 8008992:	68da      	ldr	r2, [r3, #12]
 8008994:	68fb      	ldr	r3, [r7, #12]
 8008996:	681b      	ldr	r3, [r3, #0]
 8008998:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800899c:	60da      	str	r2, [r3, #12]
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 800899e:	68fb      	ldr	r3, [r7, #12]
 80089a0:	681b      	ldr	r3, [r3, #0]
 80089a2:	695a      	ldr	r2, [r3, #20]
 80089a4:	68fb      	ldr	r3, [r7, #12]
 80089a6:	681b      	ldr	r3, [r3, #0]
 80089a8:	f042 0201 	orr.w	r2, r2, #1
 80089ac:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 80089ae:	68fb      	ldr	r3, [r7, #12]
 80089b0:	681b      	ldr	r3, [r3, #0]
 80089b2:	68da      	ldr	r2, [r3, #12]
 80089b4:	68fb      	ldr	r3, [r7, #12]
 80089b6:	681b      	ldr	r3, [r3, #0]
 80089b8:	f042 0220 	orr.w	r2, r2, #32
 80089bc:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 80089be:	2300      	movs	r3, #0
}
 80089c0:	4618      	mov	r0, r3
 80089c2:	3714      	adds	r7, #20
 80089c4:	46bd      	mov	sp, r7
 80089c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80089ca:	4770      	bx	lr

080089cc <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80089cc:	b480      	push	{r7}
 80089ce:	b095      	sub	sp, #84	; 0x54
 80089d0:	af00      	add	r7, sp, #0
 80089d2:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80089d4:	687b      	ldr	r3, [r7, #4]
 80089d6:	681b      	ldr	r3, [r3, #0]
 80089d8:	330c      	adds	r3, #12
 80089da:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80089dc:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80089de:	e853 3f00 	ldrex	r3, [r3]
 80089e2:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 80089e4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80089e6:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 80089ea:	64fb      	str	r3, [r7, #76]	; 0x4c
 80089ec:	687b      	ldr	r3, [r7, #4]
 80089ee:	681b      	ldr	r3, [r3, #0]
 80089f0:	330c      	adds	r3, #12
 80089f2:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 80089f4:	643a      	str	r2, [r7, #64]	; 0x40
 80089f6:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80089f8:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 80089fa:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 80089fc:	e841 2300 	strex	r3, r2, [r1]
 8008a00:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8008a02:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008a04:	2b00      	cmp	r3, #0
 8008a06:	d1e5      	bne.n	80089d4 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008a08:	687b      	ldr	r3, [r7, #4]
 8008a0a:	681b      	ldr	r3, [r3, #0]
 8008a0c:	3314      	adds	r3, #20
 8008a0e:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008a10:	6a3b      	ldr	r3, [r7, #32]
 8008a12:	e853 3f00 	ldrex	r3, [r3]
 8008a16:	61fb      	str	r3, [r7, #28]
   return(result);
 8008a18:	69fb      	ldr	r3, [r7, #28]
 8008a1a:	f023 0301 	bic.w	r3, r3, #1
 8008a1e:	64bb      	str	r3, [r7, #72]	; 0x48
 8008a20:	687b      	ldr	r3, [r7, #4]
 8008a22:	681b      	ldr	r3, [r3, #0]
 8008a24:	3314      	adds	r3, #20
 8008a26:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8008a28:	62fa      	str	r2, [r7, #44]	; 0x2c
 8008a2a:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008a2c:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8008a2e:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8008a30:	e841 2300 	strex	r3, r2, [r1]
 8008a34:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8008a36:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008a38:	2b00      	cmp	r3, #0
 8008a3a:	d1e5      	bne.n	8008a08 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008a3c:	687b      	ldr	r3, [r7, #4]
 8008a3e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008a40:	2b01      	cmp	r3, #1
 8008a42:	d119      	bne.n	8008a78 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008a44:	687b      	ldr	r3, [r7, #4]
 8008a46:	681b      	ldr	r3, [r3, #0]
 8008a48:	330c      	adds	r3, #12
 8008a4a:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008a4c:	68fb      	ldr	r3, [r7, #12]
 8008a4e:	e853 3f00 	ldrex	r3, [r3]
 8008a52:	60bb      	str	r3, [r7, #8]
   return(result);
 8008a54:	68bb      	ldr	r3, [r7, #8]
 8008a56:	f023 0310 	bic.w	r3, r3, #16
 8008a5a:	647b      	str	r3, [r7, #68]	; 0x44
 8008a5c:	687b      	ldr	r3, [r7, #4]
 8008a5e:	681b      	ldr	r3, [r3, #0]
 8008a60:	330c      	adds	r3, #12
 8008a62:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8008a64:	61ba      	str	r2, [r7, #24]
 8008a66:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008a68:	6979      	ldr	r1, [r7, #20]
 8008a6a:	69ba      	ldr	r2, [r7, #24]
 8008a6c:	e841 2300 	strex	r3, r2, [r1]
 8008a70:	613b      	str	r3, [r7, #16]
   return(result);
 8008a72:	693b      	ldr	r3, [r7, #16]
 8008a74:	2b00      	cmp	r3, #0
 8008a76:	d1e5      	bne.n	8008a44 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8008a78:	687b      	ldr	r3, [r7, #4]
 8008a7a:	2220      	movs	r2, #32
 8008a7c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008a80:	687b      	ldr	r3, [r7, #4]
 8008a82:	2200      	movs	r2, #0
 8008a84:	631a      	str	r2, [r3, #48]	; 0x30
}
 8008a86:	bf00      	nop
 8008a88:	3754      	adds	r7, #84	; 0x54
 8008a8a:	46bd      	mov	sp, r7
 8008a8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a90:	4770      	bx	lr

08008a92 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8008a92:	b580      	push	{r7, lr}
 8008a94:	b084      	sub	sp, #16
 8008a96:	af00      	add	r7, sp, #0
 8008a98:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8008a9a:	687b      	ldr	r3, [r7, #4]
 8008a9c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008a9e:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8008aa0:	68fb      	ldr	r3, [r7, #12]
 8008aa2:	2200      	movs	r2, #0
 8008aa4:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 8008aa6:	68fb      	ldr	r3, [r7, #12]
 8008aa8:	2200      	movs	r2, #0
 8008aaa:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8008aac:	68f8      	ldr	r0, [r7, #12]
 8008aae:	f7ff fecb 	bl	8008848 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8008ab2:	bf00      	nop
 8008ab4:	3710      	adds	r7, #16
 8008ab6:	46bd      	mov	sp, r7
 8008ab8:	bd80      	pop	{r7, pc}

08008aba <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8008aba:	b480      	push	{r7}
 8008abc:	b085      	sub	sp, #20
 8008abe:	af00      	add	r7, sp, #0
 8008ac0:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8008ac2:	687b      	ldr	r3, [r7, #4]
 8008ac4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8008ac8:	b2db      	uxtb	r3, r3
 8008aca:	2b21      	cmp	r3, #33	; 0x21
 8008acc:	d13e      	bne.n	8008b4c <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8008ace:	687b      	ldr	r3, [r7, #4]
 8008ad0:	689b      	ldr	r3, [r3, #8]
 8008ad2:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8008ad6:	d114      	bne.n	8008b02 <UART_Transmit_IT+0x48>
 8008ad8:	687b      	ldr	r3, [r7, #4]
 8008ada:	691b      	ldr	r3, [r3, #16]
 8008adc:	2b00      	cmp	r3, #0
 8008ade:	d110      	bne.n	8008b02 <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 8008ae0:	687b      	ldr	r3, [r7, #4]
 8008ae2:	6a1b      	ldr	r3, [r3, #32]
 8008ae4:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8008ae6:	68fb      	ldr	r3, [r7, #12]
 8008ae8:	881b      	ldrh	r3, [r3, #0]
 8008aea:	461a      	mov	r2, r3
 8008aec:	687b      	ldr	r3, [r7, #4]
 8008aee:	681b      	ldr	r3, [r3, #0]
 8008af0:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8008af4:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8008af6:	687b      	ldr	r3, [r7, #4]
 8008af8:	6a1b      	ldr	r3, [r3, #32]
 8008afa:	1c9a      	adds	r2, r3, #2
 8008afc:	687b      	ldr	r3, [r7, #4]
 8008afe:	621a      	str	r2, [r3, #32]
 8008b00:	e008      	b.n	8008b14 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8008b02:	687b      	ldr	r3, [r7, #4]
 8008b04:	6a1b      	ldr	r3, [r3, #32]
 8008b06:	1c59      	adds	r1, r3, #1
 8008b08:	687a      	ldr	r2, [r7, #4]
 8008b0a:	6211      	str	r1, [r2, #32]
 8008b0c:	781a      	ldrb	r2, [r3, #0]
 8008b0e:	687b      	ldr	r3, [r7, #4]
 8008b10:	681b      	ldr	r3, [r3, #0]
 8008b12:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8008b14:	687b      	ldr	r3, [r7, #4]
 8008b16:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8008b18:	b29b      	uxth	r3, r3
 8008b1a:	3b01      	subs	r3, #1
 8008b1c:	b29b      	uxth	r3, r3
 8008b1e:	687a      	ldr	r2, [r7, #4]
 8008b20:	4619      	mov	r1, r3
 8008b22:	84d1      	strh	r1, [r2, #38]	; 0x26
 8008b24:	2b00      	cmp	r3, #0
 8008b26:	d10f      	bne.n	8008b48 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8008b28:	687b      	ldr	r3, [r7, #4]
 8008b2a:	681b      	ldr	r3, [r3, #0]
 8008b2c:	68da      	ldr	r2, [r3, #12]
 8008b2e:	687b      	ldr	r3, [r7, #4]
 8008b30:	681b      	ldr	r3, [r3, #0]
 8008b32:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8008b36:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8008b38:	687b      	ldr	r3, [r7, #4]
 8008b3a:	681b      	ldr	r3, [r3, #0]
 8008b3c:	68da      	ldr	r2, [r3, #12]
 8008b3e:	687b      	ldr	r3, [r7, #4]
 8008b40:	681b      	ldr	r3, [r3, #0]
 8008b42:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8008b46:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8008b48:	2300      	movs	r3, #0
 8008b4a:	e000      	b.n	8008b4e <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8008b4c:	2302      	movs	r3, #2
  }
}
 8008b4e:	4618      	mov	r0, r3
 8008b50:	3714      	adds	r7, #20
 8008b52:	46bd      	mov	sp, r7
 8008b54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b58:	4770      	bx	lr

08008b5a <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8008b5a:	b580      	push	{r7, lr}
 8008b5c:	b082      	sub	sp, #8
 8008b5e:	af00      	add	r7, sp, #0
 8008b60:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8008b62:	687b      	ldr	r3, [r7, #4]
 8008b64:	681b      	ldr	r3, [r3, #0]
 8008b66:	68da      	ldr	r2, [r3, #12]
 8008b68:	687b      	ldr	r3, [r7, #4]
 8008b6a:	681b      	ldr	r3, [r3, #0]
 8008b6c:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8008b70:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8008b72:	687b      	ldr	r3, [r7, #4]
 8008b74:	2220      	movs	r2, #32
 8008b76:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8008b7a:	6878      	ldr	r0, [r7, #4]
 8008b7c:	f7ff fe5a 	bl	8008834 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8008b80:	2300      	movs	r3, #0
}
 8008b82:	4618      	mov	r0, r3
 8008b84:	3708      	adds	r7, #8
 8008b86:	46bd      	mov	sp, r7
 8008b88:	bd80      	pop	{r7, pc}

08008b8a <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8008b8a:	b580      	push	{r7, lr}
 8008b8c:	b08c      	sub	sp, #48	; 0x30
 8008b8e:	af00      	add	r7, sp, #0
 8008b90:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8008b92:	687b      	ldr	r3, [r7, #4]
 8008b94:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8008b98:	b2db      	uxtb	r3, r3
 8008b9a:	2b22      	cmp	r3, #34	; 0x22
 8008b9c:	f040 80ab 	bne.w	8008cf6 <UART_Receive_IT+0x16c>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8008ba0:	687b      	ldr	r3, [r7, #4]
 8008ba2:	689b      	ldr	r3, [r3, #8]
 8008ba4:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8008ba8:	d117      	bne.n	8008bda <UART_Receive_IT+0x50>
 8008baa:	687b      	ldr	r3, [r7, #4]
 8008bac:	691b      	ldr	r3, [r3, #16]
 8008bae:	2b00      	cmp	r3, #0
 8008bb0:	d113      	bne.n	8008bda <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 8008bb2:	2300      	movs	r3, #0
 8008bb4:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8008bb6:	687b      	ldr	r3, [r7, #4]
 8008bb8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008bba:	62bb      	str	r3, [r7, #40]	; 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8008bbc:	687b      	ldr	r3, [r7, #4]
 8008bbe:	681b      	ldr	r3, [r3, #0]
 8008bc0:	685b      	ldr	r3, [r3, #4]
 8008bc2:	b29b      	uxth	r3, r3
 8008bc4:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8008bc8:	b29a      	uxth	r2, r3
 8008bca:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008bcc:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8008bce:	687b      	ldr	r3, [r7, #4]
 8008bd0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008bd2:	1c9a      	adds	r2, r3, #2
 8008bd4:	687b      	ldr	r3, [r7, #4]
 8008bd6:	629a      	str	r2, [r3, #40]	; 0x28
 8008bd8:	e026      	b.n	8008c28 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8008bda:	687b      	ldr	r3, [r7, #4]
 8008bdc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008bde:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits  = NULL;
 8008be0:	2300      	movs	r3, #0
 8008be2:	62bb      	str	r3, [r7, #40]	; 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8008be4:	687b      	ldr	r3, [r7, #4]
 8008be6:	689b      	ldr	r3, [r3, #8]
 8008be8:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8008bec:	d007      	beq.n	8008bfe <UART_Receive_IT+0x74>
 8008bee:	687b      	ldr	r3, [r7, #4]
 8008bf0:	689b      	ldr	r3, [r3, #8]
 8008bf2:	2b00      	cmp	r3, #0
 8008bf4:	d10a      	bne.n	8008c0c <UART_Receive_IT+0x82>
 8008bf6:	687b      	ldr	r3, [r7, #4]
 8008bf8:	691b      	ldr	r3, [r3, #16]
 8008bfa:	2b00      	cmp	r3, #0
 8008bfc:	d106      	bne.n	8008c0c <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8008bfe:	687b      	ldr	r3, [r7, #4]
 8008c00:	681b      	ldr	r3, [r3, #0]
 8008c02:	685b      	ldr	r3, [r3, #4]
 8008c04:	b2da      	uxtb	r2, r3
 8008c06:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008c08:	701a      	strb	r2, [r3, #0]
 8008c0a:	e008      	b.n	8008c1e <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8008c0c:	687b      	ldr	r3, [r7, #4]
 8008c0e:	681b      	ldr	r3, [r3, #0]
 8008c10:	685b      	ldr	r3, [r3, #4]
 8008c12:	b2db      	uxtb	r3, r3
 8008c14:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8008c18:	b2da      	uxtb	r2, r3
 8008c1a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008c1c:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8008c1e:	687b      	ldr	r3, [r7, #4]
 8008c20:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008c22:	1c5a      	adds	r2, r3, #1
 8008c24:	687b      	ldr	r3, [r7, #4]
 8008c26:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 8008c28:	687b      	ldr	r3, [r7, #4]
 8008c2a:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8008c2c:	b29b      	uxth	r3, r3
 8008c2e:	3b01      	subs	r3, #1
 8008c30:	b29b      	uxth	r3, r3
 8008c32:	687a      	ldr	r2, [r7, #4]
 8008c34:	4619      	mov	r1, r3
 8008c36:	85d1      	strh	r1, [r2, #46]	; 0x2e
 8008c38:	2b00      	cmp	r3, #0
 8008c3a:	d15a      	bne.n	8008cf2 <UART_Receive_IT+0x168>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8008c3c:	687b      	ldr	r3, [r7, #4]
 8008c3e:	681b      	ldr	r3, [r3, #0]
 8008c40:	68da      	ldr	r2, [r3, #12]
 8008c42:	687b      	ldr	r3, [r7, #4]
 8008c44:	681b      	ldr	r3, [r3, #0]
 8008c46:	f022 0220 	bic.w	r2, r2, #32
 8008c4a:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8008c4c:	687b      	ldr	r3, [r7, #4]
 8008c4e:	681b      	ldr	r3, [r3, #0]
 8008c50:	68da      	ldr	r2, [r3, #12]
 8008c52:	687b      	ldr	r3, [r7, #4]
 8008c54:	681b      	ldr	r3, [r3, #0]
 8008c56:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8008c5a:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8008c5c:	687b      	ldr	r3, [r7, #4]
 8008c5e:	681b      	ldr	r3, [r3, #0]
 8008c60:	695a      	ldr	r2, [r3, #20]
 8008c62:	687b      	ldr	r3, [r7, #4]
 8008c64:	681b      	ldr	r3, [r3, #0]
 8008c66:	f022 0201 	bic.w	r2, r2, #1
 8008c6a:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8008c6c:	687b      	ldr	r3, [r7, #4]
 8008c6e:	2220      	movs	r2, #32
 8008c70:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008c74:	687b      	ldr	r3, [r7, #4]
 8008c76:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008c78:	2b01      	cmp	r3, #1
 8008c7a:	d135      	bne.n	8008ce8 <UART_Receive_IT+0x15e>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008c7c:	687b      	ldr	r3, [r7, #4]
 8008c7e:	2200      	movs	r2, #0
 8008c80:	631a      	str	r2, [r3, #48]	; 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008c82:	687b      	ldr	r3, [r7, #4]
 8008c84:	681b      	ldr	r3, [r3, #0]
 8008c86:	330c      	adds	r3, #12
 8008c88:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008c8a:	697b      	ldr	r3, [r7, #20]
 8008c8c:	e853 3f00 	ldrex	r3, [r3]
 8008c90:	613b      	str	r3, [r7, #16]
   return(result);
 8008c92:	693b      	ldr	r3, [r7, #16]
 8008c94:	f023 0310 	bic.w	r3, r3, #16
 8008c98:	627b      	str	r3, [r7, #36]	; 0x24
 8008c9a:	687b      	ldr	r3, [r7, #4]
 8008c9c:	681b      	ldr	r3, [r3, #0]
 8008c9e:	330c      	adds	r3, #12
 8008ca0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8008ca2:	623a      	str	r2, [r7, #32]
 8008ca4:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008ca6:	69f9      	ldr	r1, [r7, #28]
 8008ca8:	6a3a      	ldr	r2, [r7, #32]
 8008caa:	e841 2300 	strex	r3, r2, [r1]
 8008cae:	61bb      	str	r3, [r7, #24]
   return(result);
 8008cb0:	69bb      	ldr	r3, [r7, #24]
 8008cb2:	2b00      	cmp	r3, #0
 8008cb4:	d1e5      	bne.n	8008c82 <UART_Receive_IT+0xf8>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8008cb6:	687b      	ldr	r3, [r7, #4]
 8008cb8:	681b      	ldr	r3, [r3, #0]
 8008cba:	681b      	ldr	r3, [r3, #0]
 8008cbc:	f003 0310 	and.w	r3, r3, #16
 8008cc0:	2b10      	cmp	r3, #16
 8008cc2:	d10a      	bne.n	8008cda <UART_Receive_IT+0x150>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8008cc4:	2300      	movs	r3, #0
 8008cc6:	60fb      	str	r3, [r7, #12]
 8008cc8:	687b      	ldr	r3, [r7, #4]
 8008cca:	681b      	ldr	r3, [r3, #0]
 8008ccc:	681b      	ldr	r3, [r3, #0]
 8008cce:	60fb      	str	r3, [r7, #12]
 8008cd0:	687b      	ldr	r3, [r7, #4]
 8008cd2:	681b      	ldr	r3, [r3, #0]
 8008cd4:	685b      	ldr	r3, [r3, #4]
 8008cd6:	60fb      	str	r3, [r7, #12]
 8008cd8:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8008cda:	687b      	ldr	r3, [r7, #4]
 8008cdc:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8008cde:	4619      	mov	r1, r3
 8008ce0:	6878      	ldr	r0, [r7, #4]
 8008ce2:	f7ff fdbb 	bl	800885c <HAL_UARTEx_RxEventCallback>
 8008ce6:	e002      	b.n	8008cee <UART_Receive_IT+0x164>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8008ce8:	6878      	ldr	r0, [r7, #4]
 8008cea:	f006 f865 	bl	800edb8 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8008cee:	2300      	movs	r3, #0
 8008cf0:	e002      	b.n	8008cf8 <UART_Receive_IT+0x16e>
    }
    return HAL_OK;
 8008cf2:	2300      	movs	r3, #0
 8008cf4:	e000      	b.n	8008cf8 <UART_Receive_IT+0x16e>
  }
  else
  {
    return HAL_BUSY;
 8008cf6:	2302      	movs	r3, #2
  }
}
 8008cf8:	4618      	mov	r0, r3
 8008cfa:	3730      	adds	r7, #48	; 0x30
 8008cfc:	46bd      	mov	sp, r7
 8008cfe:	bd80      	pop	{r7, pc}

08008d00 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8008d00:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8008d04:	b0c0      	sub	sp, #256	; 0x100
 8008d06:	af00      	add	r7, sp, #0
 8008d08:	f8c7 00f4 	str.w	r0, [r7, #244]	; 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8008d0c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8008d10:	681b      	ldr	r3, [r3, #0]
 8008d12:	691b      	ldr	r3, [r3, #16]
 8008d14:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 8008d18:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8008d1c:	68d9      	ldr	r1, [r3, #12]
 8008d1e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8008d22:	681a      	ldr	r2, [r3, #0]
 8008d24:	ea40 0301 	orr.w	r3, r0, r1
 8008d28:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8008d2a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8008d2e:	689a      	ldr	r2, [r3, #8]
 8008d30:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8008d34:	691b      	ldr	r3, [r3, #16]
 8008d36:	431a      	orrs	r2, r3
 8008d38:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8008d3c:	695b      	ldr	r3, [r3, #20]
 8008d3e:	431a      	orrs	r2, r3
 8008d40:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8008d44:	69db      	ldr	r3, [r3, #28]
 8008d46:	4313      	orrs	r3, r2
 8008d48:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8008d4c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8008d50:	681b      	ldr	r3, [r3, #0]
 8008d52:	68db      	ldr	r3, [r3, #12]
 8008d54:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 8008d58:	f021 010c 	bic.w	r1, r1, #12
 8008d5c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8008d60:	681a      	ldr	r2, [r3, #0]
 8008d62:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 8008d66:	430b      	orrs	r3, r1
 8008d68:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8008d6a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8008d6e:	681b      	ldr	r3, [r3, #0]
 8008d70:	695b      	ldr	r3, [r3, #20]
 8008d72:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 8008d76:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8008d7a:	6999      	ldr	r1, [r3, #24]
 8008d7c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8008d80:	681a      	ldr	r2, [r3, #0]
 8008d82:	ea40 0301 	orr.w	r3, r0, r1
 8008d86:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8008d88:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8008d8c:	681a      	ldr	r2, [r3, #0]
 8008d8e:	4b8f      	ldr	r3, [pc, #572]	; (8008fcc <UART_SetConfig+0x2cc>)
 8008d90:	429a      	cmp	r2, r3
 8008d92:	d005      	beq.n	8008da0 <UART_SetConfig+0xa0>
 8008d94:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8008d98:	681a      	ldr	r2, [r3, #0]
 8008d9a:	4b8d      	ldr	r3, [pc, #564]	; (8008fd0 <UART_SetConfig+0x2d0>)
 8008d9c:	429a      	cmp	r2, r3
 8008d9e:	d104      	bne.n	8008daa <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8008da0:	f7fc f870 	bl	8004e84 <HAL_RCC_GetPCLK2Freq>
 8008da4:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
 8008da8:	e003      	b.n	8008db2 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8008daa:	f7fc f857 	bl	8004e5c <HAL_RCC_GetPCLK1Freq>
 8008dae:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8008db2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8008db6:	69db      	ldr	r3, [r3, #28]
 8008db8:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8008dbc:	f040 810c 	bne.w	8008fd8 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8008dc0:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8008dc4:	2200      	movs	r2, #0
 8008dc6:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 8008dca:	f8c7 20ec 	str.w	r2, [r7, #236]	; 0xec
 8008dce:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	; 0xe8
 8008dd2:	4622      	mov	r2, r4
 8008dd4:	462b      	mov	r3, r5
 8008dd6:	1891      	adds	r1, r2, r2
 8008dd8:	65b9      	str	r1, [r7, #88]	; 0x58
 8008dda:	415b      	adcs	r3, r3
 8008ddc:	65fb      	str	r3, [r7, #92]	; 0x5c
 8008dde:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 8008de2:	4621      	mov	r1, r4
 8008de4:	eb12 0801 	adds.w	r8, r2, r1
 8008de8:	4629      	mov	r1, r5
 8008dea:	eb43 0901 	adc.w	r9, r3, r1
 8008dee:	f04f 0200 	mov.w	r2, #0
 8008df2:	f04f 0300 	mov.w	r3, #0
 8008df6:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8008dfa:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8008dfe:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8008e02:	4690      	mov	r8, r2
 8008e04:	4699      	mov	r9, r3
 8008e06:	4623      	mov	r3, r4
 8008e08:	eb18 0303 	adds.w	r3, r8, r3
 8008e0c:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 8008e10:	462b      	mov	r3, r5
 8008e12:	eb49 0303 	adc.w	r3, r9, r3
 8008e16:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 8008e1a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8008e1e:	685b      	ldr	r3, [r3, #4]
 8008e20:	2200      	movs	r2, #0
 8008e22:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 8008e26:	f8c7 20dc 	str.w	r2, [r7, #220]	; 0xdc
 8008e2a:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	; 0xd8
 8008e2e:	460b      	mov	r3, r1
 8008e30:	18db      	adds	r3, r3, r3
 8008e32:	653b      	str	r3, [r7, #80]	; 0x50
 8008e34:	4613      	mov	r3, r2
 8008e36:	eb42 0303 	adc.w	r3, r2, r3
 8008e3a:	657b      	str	r3, [r7, #84]	; 0x54
 8008e3c:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 8008e40:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	; 0xe0
 8008e44:	f7f7 ff20 	bl	8000c88 <__aeabi_uldivmod>
 8008e48:	4602      	mov	r2, r0
 8008e4a:	460b      	mov	r3, r1
 8008e4c:	4b61      	ldr	r3, [pc, #388]	; (8008fd4 <UART_SetConfig+0x2d4>)
 8008e4e:	fba3 2302 	umull	r2, r3, r3, r2
 8008e52:	095b      	lsrs	r3, r3, #5
 8008e54:	011c      	lsls	r4, r3, #4
 8008e56:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8008e5a:	2200      	movs	r2, #0
 8008e5c:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8008e60:	f8c7 20d4 	str.w	r2, [r7, #212]	; 0xd4
 8008e64:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	; 0xd0
 8008e68:	4642      	mov	r2, r8
 8008e6a:	464b      	mov	r3, r9
 8008e6c:	1891      	adds	r1, r2, r2
 8008e6e:	64b9      	str	r1, [r7, #72]	; 0x48
 8008e70:	415b      	adcs	r3, r3
 8008e72:	64fb      	str	r3, [r7, #76]	; 0x4c
 8008e74:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 8008e78:	4641      	mov	r1, r8
 8008e7a:	eb12 0a01 	adds.w	sl, r2, r1
 8008e7e:	4649      	mov	r1, r9
 8008e80:	eb43 0b01 	adc.w	fp, r3, r1
 8008e84:	f04f 0200 	mov.w	r2, #0
 8008e88:	f04f 0300 	mov.w	r3, #0
 8008e8c:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8008e90:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8008e94:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8008e98:	4692      	mov	sl, r2
 8008e9a:	469b      	mov	fp, r3
 8008e9c:	4643      	mov	r3, r8
 8008e9e:	eb1a 0303 	adds.w	r3, sl, r3
 8008ea2:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8008ea6:	464b      	mov	r3, r9
 8008ea8:	eb4b 0303 	adc.w	r3, fp, r3
 8008eac:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 8008eb0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8008eb4:	685b      	ldr	r3, [r3, #4]
 8008eb6:	2200      	movs	r2, #0
 8008eb8:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8008ebc:	f8c7 20c4 	str.w	r2, [r7, #196]	; 0xc4
 8008ec0:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	; 0xc0
 8008ec4:	460b      	mov	r3, r1
 8008ec6:	18db      	adds	r3, r3, r3
 8008ec8:	643b      	str	r3, [r7, #64]	; 0x40
 8008eca:	4613      	mov	r3, r2
 8008ecc:	eb42 0303 	adc.w	r3, r2, r3
 8008ed0:	647b      	str	r3, [r7, #68]	; 0x44
 8008ed2:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 8008ed6:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	; 0xc8
 8008eda:	f7f7 fed5 	bl	8000c88 <__aeabi_uldivmod>
 8008ede:	4602      	mov	r2, r0
 8008ee0:	460b      	mov	r3, r1
 8008ee2:	4611      	mov	r1, r2
 8008ee4:	4b3b      	ldr	r3, [pc, #236]	; (8008fd4 <UART_SetConfig+0x2d4>)
 8008ee6:	fba3 2301 	umull	r2, r3, r3, r1
 8008eea:	095b      	lsrs	r3, r3, #5
 8008eec:	2264      	movs	r2, #100	; 0x64
 8008eee:	fb02 f303 	mul.w	r3, r2, r3
 8008ef2:	1acb      	subs	r3, r1, r3
 8008ef4:	00db      	lsls	r3, r3, #3
 8008ef6:	f103 0232 	add.w	r2, r3, #50	; 0x32
 8008efa:	4b36      	ldr	r3, [pc, #216]	; (8008fd4 <UART_SetConfig+0x2d4>)
 8008efc:	fba3 2302 	umull	r2, r3, r3, r2
 8008f00:	095b      	lsrs	r3, r3, #5
 8008f02:	005b      	lsls	r3, r3, #1
 8008f04:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8008f08:	441c      	add	r4, r3
 8008f0a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8008f0e:	2200      	movs	r2, #0
 8008f10:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8008f14:	f8c7 20bc 	str.w	r2, [r7, #188]	; 0xbc
 8008f18:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	; 0xb8
 8008f1c:	4642      	mov	r2, r8
 8008f1e:	464b      	mov	r3, r9
 8008f20:	1891      	adds	r1, r2, r2
 8008f22:	63b9      	str	r1, [r7, #56]	; 0x38
 8008f24:	415b      	adcs	r3, r3
 8008f26:	63fb      	str	r3, [r7, #60]	; 0x3c
 8008f28:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8008f2c:	4641      	mov	r1, r8
 8008f2e:	1851      	adds	r1, r2, r1
 8008f30:	6339      	str	r1, [r7, #48]	; 0x30
 8008f32:	4649      	mov	r1, r9
 8008f34:	414b      	adcs	r3, r1
 8008f36:	637b      	str	r3, [r7, #52]	; 0x34
 8008f38:	f04f 0200 	mov.w	r2, #0
 8008f3c:	f04f 0300 	mov.w	r3, #0
 8008f40:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	; 0x30
 8008f44:	4659      	mov	r1, fp
 8008f46:	00cb      	lsls	r3, r1, #3
 8008f48:	4651      	mov	r1, sl
 8008f4a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8008f4e:	4651      	mov	r1, sl
 8008f50:	00ca      	lsls	r2, r1, #3
 8008f52:	4610      	mov	r0, r2
 8008f54:	4619      	mov	r1, r3
 8008f56:	4603      	mov	r3, r0
 8008f58:	4642      	mov	r2, r8
 8008f5a:	189b      	adds	r3, r3, r2
 8008f5c:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8008f60:	464b      	mov	r3, r9
 8008f62:	460a      	mov	r2, r1
 8008f64:	eb42 0303 	adc.w	r3, r2, r3
 8008f68:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8008f6c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8008f70:	685b      	ldr	r3, [r3, #4]
 8008f72:	2200      	movs	r2, #0
 8008f74:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 8008f78:	f8c7 20ac 	str.w	r2, [r7, #172]	; 0xac
 8008f7c:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	; 0xa8
 8008f80:	460b      	mov	r3, r1
 8008f82:	18db      	adds	r3, r3, r3
 8008f84:	62bb      	str	r3, [r7, #40]	; 0x28
 8008f86:	4613      	mov	r3, r2
 8008f88:	eb42 0303 	adc.w	r3, r2, r3
 8008f8c:	62fb      	str	r3, [r7, #44]	; 0x2c
 8008f8e:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8008f92:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	; 0xb0
 8008f96:	f7f7 fe77 	bl	8000c88 <__aeabi_uldivmod>
 8008f9a:	4602      	mov	r2, r0
 8008f9c:	460b      	mov	r3, r1
 8008f9e:	4b0d      	ldr	r3, [pc, #52]	; (8008fd4 <UART_SetConfig+0x2d4>)
 8008fa0:	fba3 1302 	umull	r1, r3, r3, r2
 8008fa4:	095b      	lsrs	r3, r3, #5
 8008fa6:	2164      	movs	r1, #100	; 0x64
 8008fa8:	fb01 f303 	mul.w	r3, r1, r3
 8008fac:	1ad3      	subs	r3, r2, r3
 8008fae:	00db      	lsls	r3, r3, #3
 8008fb0:	3332      	adds	r3, #50	; 0x32
 8008fb2:	4a08      	ldr	r2, [pc, #32]	; (8008fd4 <UART_SetConfig+0x2d4>)
 8008fb4:	fba2 2303 	umull	r2, r3, r2, r3
 8008fb8:	095b      	lsrs	r3, r3, #5
 8008fba:	f003 0207 	and.w	r2, r3, #7
 8008fbe:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8008fc2:	681b      	ldr	r3, [r3, #0]
 8008fc4:	4422      	add	r2, r4
 8008fc6:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8008fc8:	e105      	b.n	80091d6 <UART_SetConfig+0x4d6>
 8008fca:	bf00      	nop
 8008fcc:	40011000 	.word	0x40011000
 8008fd0:	40011400 	.word	0x40011400
 8008fd4:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8008fd8:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8008fdc:	2200      	movs	r2, #0
 8008fde:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 8008fe2:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 8008fe6:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	; 0xa0
 8008fea:	4642      	mov	r2, r8
 8008fec:	464b      	mov	r3, r9
 8008fee:	1891      	adds	r1, r2, r2
 8008ff0:	6239      	str	r1, [r7, #32]
 8008ff2:	415b      	adcs	r3, r3
 8008ff4:	627b      	str	r3, [r7, #36]	; 0x24
 8008ff6:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8008ffa:	4641      	mov	r1, r8
 8008ffc:	1854      	adds	r4, r2, r1
 8008ffe:	4649      	mov	r1, r9
 8009000:	eb43 0501 	adc.w	r5, r3, r1
 8009004:	f04f 0200 	mov.w	r2, #0
 8009008:	f04f 0300 	mov.w	r3, #0
 800900c:	00eb      	lsls	r3, r5, #3
 800900e:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8009012:	00e2      	lsls	r2, r4, #3
 8009014:	4614      	mov	r4, r2
 8009016:	461d      	mov	r5, r3
 8009018:	4643      	mov	r3, r8
 800901a:	18e3      	adds	r3, r4, r3
 800901c:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 8009020:	464b      	mov	r3, r9
 8009022:	eb45 0303 	adc.w	r3, r5, r3
 8009026:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 800902a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800902e:	685b      	ldr	r3, [r3, #4]
 8009030:	2200      	movs	r2, #0
 8009032:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 8009036:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 800903a:	f04f 0200 	mov.w	r2, #0
 800903e:	f04f 0300 	mov.w	r3, #0
 8009042:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 8009046:	4629      	mov	r1, r5
 8009048:	008b      	lsls	r3, r1, #2
 800904a:	4621      	mov	r1, r4
 800904c:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8009050:	4621      	mov	r1, r4
 8009052:	008a      	lsls	r2, r1, #2
 8009054:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
 8009058:	f7f7 fe16 	bl	8000c88 <__aeabi_uldivmod>
 800905c:	4602      	mov	r2, r0
 800905e:	460b      	mov	r3, r1
 8009060:	4b60      	ldr	r3, [pc, #384]	; (80091e4 <UART_SetConfig+0x4e4>)
 8009062:	fba3 2302 	umull	r2, r3, r3, r2
 8009066:	095b      	lsrs	r3, r3, #5
 8009068:	011c      	lsls	r4, r3, #4
 800906a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800906e:	2200      	movs	r2, #0
 8009070:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 8009074:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 8009078:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	; 0x88
 800907c:	4642      	mov	r2, r8
 800907e:	464b      	mov	r3, r9
 8009080:	1891      	adds	r1, r2, r2
 8009082:	61b9      	str	r1, [r7, #24]
 8009084:	415b      	adcs	r3, r3
 8009086:	61fb      	str	r3, [r7, #28]
 8009088:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800908c:	4641      	mov	r1, r8
 800908e:	1851      	adds	r1, r2, r1
 8009090:	6139      	str	r1, [r7, #16]
 8009092:	4649      	mov	r1, r9
 8009094:	414b      	adcs	r3, r1
 8009096:	617b      	str	r3, [r7, #20]
 8009098:	f04f 0200 	mov.w	r2, #0
 800909c:	f04f 0300 	mov.w	r3, #0
 80090a0:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 80090a4:	4659      	mov	r1, fp
 80090a6:	00cb      	lsls	r3, r1, #3
 80090a8:	4651      	mov	r1, sl
 80090aa:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80090ae:	4651      	mov	r1, sl
 80090b0:	00ca      	lsls	r2, r1, #3
 80090b2:	4610      	mov	r0, r2
 80090b4:	4619      	mov	r1, r3
 80090b6:	4603      	mov	r3, r0
 80090b8:	4642      	mov	r2, r8
 80090ba:	189b      	adds	r3, r3, r2
 80090bc:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 80090c0:	464b      	mov	r3, r9
 80090c2:	460a      	mov	r2, r1
 80090c4:	eb42 0303 	adc.w	r3, r2, r3
 80090c8:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 80090cc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80090d0:	685b      	ldr	r3, [r3, #4]
 80090d2:	2200      	movs	r2, #0
 80090d4:	67bb      	str	r3, [r7, #120]	; 0x78
 80090d6:	67fa      	str	r2, [r7, #124]	; 0x7c
 80090d8:	f04f 0200 	mov.w	r2, #0
 80090dc:	f04f 0300 	mov.w	r3, #0
 80090e0:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	; 0x78
 80090e4:	4649      	mov	r1, r9
 80090e6:	008b      	lsls	r3, r1, #2
 80090e8:	4641      	mov	r1, r8
 80090ea:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80090ee:	4641      	mov	r1, r8
 80090f0:	008a      	lsls	r2, r1, #2
 80090f2:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 80090f6:	f7f7 fdc7 	bl	8000c88 <__aeabi_uldivmod>
 80090fa:	4602      	mov	r2, r0
 80090fc:	460b      	mov	r3, r1
 80090fe:	4b39      	ldr	r3, [pc, #228]	; (80091e4 <UART_SetConfig+0x4e4>)
 8009100:	fba3 1302 	umull	r1, r3, r3, r2
 8009104:	095b      	lsrs	r3, r3, #5
 8009106:	2164      	movs	r1, #100	; 0x64
 8009108:	fb01 f303 	mul.w	r3, r1, r3
 800910c:	1ad3      	subs	r3, r2, r3
 800910e:	011b      	lsls	r3, r3, #4
 8009110:	3332      	adds	r3, #50	; 0x32
 8009112:	4a34      	ldr	r2, [pc, #208]	; (80091e4 <UART_SetConfig+0x4e4>)
 8009114:	fba2 2303 	umull	r2, r3, r2, r3
 8009118:	095b      	lsrs	r3, r3, #5
 800911a:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800911e:	441c      	add	r4, r3
 8009120:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8009124:	2200      	movs	r2, #0
 8009126:	673b      	str	r3, [r7, #112]	; 0x70
 8009128:	677a      	str	r2, [r7, #116]	; 0x74
 800912a:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	; 0x70
 800912e:	4642      	mov	r2, r8
 8009130:	464b      	mov	r3, r9
 8009132:	1891      	adds	r1, r2, r2
 8009134:	60b9      	str	r1, [r7, #8]
 8009136:	415b      	adcs	r3, r3
 8009138:	60fb      	str	r3, [r7, #12]
 800913a:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800913e:	4641      	mov	r1, r8
 8009140:	1851      	adds	r1, r2, r1
 8009142:	6039      	str	r1, [r7, #0]
 8009144:	4649      	mov	r1, r9
 8009146:	414b      	adcs	r3, r1
 8009148:	607b      	str	r3, [r7, #4]
 800914a:	f04f 0200 	mov.w	r2, #0
 800914e:	f04f 0300 	mov.w	r3, #0
 8009152:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8009156:	4659      	mov	r1, fp
 8009158:	00cb      	lsls	r3, r1, #3
 800915a:	4651      	mov	r1, sl
 800915c:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8009160:	4651      	mov	r1, sl
 8009162:	00ca      	lsls	r2, r1, #3
 8009164:	4610      	mov	r0, r2
 8009166:	4619      	mov	r1, r3
 8009168:	4603      	mov	r3, r0
 800916a:	4642      	mov	r2, r8
 800916c:	189b      	adds	r3, r3, r2
 800916e:	66bb      	str	r3, [r7, #104]	; 0x68
 8009170:	464b      	mov	r3, r9
 8009172:	460a      	mov	r2, r1
 8009174:	eb42 0303 	adc.w	r3, r2, r3
 8009178:	66fb      	str	r3, [r7, #108]	; 0x6c
 800917a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800917e:	685b      	ldr	r3, [r3, #4]
 8009180:	2200      	movs	r2, #0
 8009182:	663b      	str	r3, [r7, #96]	; 0x60
 8009184:	667a      	str	r2, [r7, #100]	; 0x64
 8009186:	f04f 0200 	mov.w	r2, #0
 800918a:	f04f 0300 	mov.w	r3, #0
 800918e:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	; 0x60
 8009192:	4649      	mov	r1, r9
 8009194:	008b      	lsls	r3, r1, #2
 8009196:	4641      	mov	r1, r8
 8009198:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800919c:	4641      	mov	r1, r8
 800919e:	008a      	lsls	r2, r1, #2
 80091a0:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 80091a4:	f7f7 fd70 	bl	8000c88 <__aeabi_uldivmod>
 80091a8:	4602      	mov	r2, r0
 80091aa:	460b      	mov	r3, r1
 80091ac:	4b0d      	ldr	r3, [pc, #52]	; (80091e4 <UART_SetConfig+0x4e4>)
 80091ae:	fba3 1302 	umull	r1, r3, r3, r2
 80091b2:	095b      	lsrs	r3, r3, #5
 80091b4:	2164      	movs	r1, #100	; 0x64
 80091b6:	fb01 f303 	mul.w	r3, r1, r3
 80091ba:	1ad3      	subs	r3, r2, r3
 80091bc:	011b      	lsls	r3, r3, #4
 80091be:	3332      	adds	r3, #50	; 0x32
 80091c0:	4a08      	ldr	r2, [pc, #32]	; (80091e4 <UART_SetConfig+0x4e4>)
 80091c2:	fba2 2303 	umull	r2, r3, r2, r3
 80091c6:	095b      	lsrs	r3, r3, #5
 80091c8:	f003 020f 	and.w	r2, r3, #15
 80091cc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80091d0:	681b      	ldr	r3, [r3, #0]
 80091d2:	4422      	add	r2, r4
 80091d4:	609a      	str	r2, [r3, #8]
}
 80091d6:	bf00      	nop
 80091d8:	f507 7780 	add.w	r7, r7, #256	; 0x100
 80091dc:	46bd      	mov	sp, r7
 80091de:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80091e2:	bf00      	nop
 80091e4:	51eb851f 	.word	0x51eb851f

080091e8 <SDIO_Init>:
  * @param  SDIOx: Pointer to SDMMC register base
  * @param  Init: SDMMC initialization structure   
  * @retval HAL status
  */
HAL_StatusTypeDef SDIO_Init(SDIO_TypeDef *SDIOx, SDIO_InitTypeDef Init)
{
 80091e8:	b084      	sub	sp, #16
 80091ea:	b480      	push	{r7}
 80091ec:	b085      	sub	sp, #20
 80091ee:	af00      	add	r7, sp, #0
 80091f0:	6078      	str	r0, [r7, #4]
 80091f2:	f107 001c 	add.w	r0, r7, #28
 80091f6:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  uint32_t tmpreg = 0;
 80091fa:	2300      	movs	r3, #0
 80091fc:	60fb      	str	r3, [r7, #12]
  assert_param(IS_SDIO_BUS_WIDE(Init.BusWide));
  assert_param(IS_SDIO_HARDWARE_FLOW_CONTROL(Init.HardwareFlowControl));
  assert_param(IS_SDIO_CLKDIV(Init.ClockDiv));
  
  /* Set SDMMC configuration parameters */
  tmpreg |= (Init.ClockEdge           |\
 80091fe:	69fa      	ldr	r2, [r7, #28]
             Init.ClockBypass         |\
 8009200:	6a3b      	ldr	r3, [r7, #32]
  tmpreg |= (Init.ClockEdge           |\
 8009202:	431a      	orrs	r2, r3
             Init.ClockPowerSave      |\
 8009204:	6a7b      	ldr	r3, [r7, #36]	; 0x24
             Init.ClockBypass         |\
 8009206:	431a      	orrs	r2, r3
             Init.BusWide             |\
 8009208:	6abb      	ldr	r3, [r7, #40]	; 0x28
             Init.ClockPowerSave      |\
 800920a:	431a      	orrs	r2, r3
             Init.HardwareFlowControl |\
 800920c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
             Init.BusWide             |\
 800920e:	431a      	orrs	r2, r3
             Init.ClockDiv
 8009210:	6b3b      	ldr	r3, [r7, #48]	; 0x30
             Init.HardwareFlowControl |\
 8009212:	4313      	orrs	r3, r2
  tmpreg |= (Init.ClockEdge           |\
 8009214:	68fa      	ldr	r2, [r7, #12]
 8009216:	4313      	orrs	r3, r2
 8009218:	60fb      	str	r3, [r7, #12]
             ); 
  
  /* Write to SDMMC CLKCR */
  MODIFY_REG(SDIOx->CLKCR, CLKCR_CLEAR_MASK, tmpreg);  
 800921a:	687b      	ldr	r3, [r7, #4]
 800921c:	685b      	ldr	r3, [r3, #4]
 800921e:	f423 43fd 	bic.w	r3, r3, #32384	; 0x7e80
 8009222:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 8009226:	68fa      	ldr	r2, [r7, #12]
 8009228:	431a      	orrs	r2, r3
 800922a:	687b      	ldr	r3, [r7, #4]
 800922c:	605a      	str	r2, [r3, #4]

  return HAL_OK;
 800922e:	2300      	movs	r3, #0
}
 8009230:	4618      	mov	r0, r3
 8009232:	3714      	adds	r7, #20
 8009234:	46bd      	mov	sp, r7
 8009236:	f85d 7b04 	ldr.w	r7, [sp], #4
 800923a:	b004      	add	sp, #16
 800923c:	4770      	bx	lr

0800923e <SDIO_ReadFIFO>:
  * @brief  Read data (word) from Rx FIFO in blocking mode (polling) 
  * @param  SDIOx: Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDIO_ReadFIFO(SDIO_TypeDef *SDIOx)
{
 800923e:	b480      	push	{r7}
 8009240:	b083      	sub	sp, #12
 8009242:	af00      	add	r7, sp, #0
 8009244:	6078      	str	r0, [r7, #4]
  /* Read data from Rx FIFO */ 
  return (SDIOx->FIFO);
 8009246:	687b      	ldr	r3, [r7, #4]
 8009248:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
}
 800924c:	4618      	mov	r0, r3
 800924e:	370c      	adds	r7, #12
 8009250:	46bd      	mov	sp, r7
 8009252:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009256:	4770      	bx	lr

08009258 <SDIO_WriteFIFO>:
  * @param  SDIOx: Pointer to SDMMC register base
  * @param  pWriteData: pointer to data to write
  * @retval HAL status
  */
HAL_StatusTypeDef SDIO_WriteFIFO(SDIO_TypeDef *SDIOx, uint32_t *pWriteData)
{ 
 8009258:	b480      	push	{r7}
 800925a:	b083      	sub	sp, #12
 800925c:	af00      	add	r7, sp, #0
 800925e:	6078      	str	r0, [r7, #4]
 8009260:	6039      	str	r1, [r7, #0]
  /* Write data to FIFO */ 
  SDIOx->FIFO = *pWriteData;
 8009262:	683b      	ldr	r3, [r7, #0]
 8009264:	681a      	ldr	r2, [r3, #0]
 8009266:	687b      	ldr	r3, [r7, #4]
 8009268:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 800926c:	2300      	movs	r3, #0
}
 800926e:	4618      	mov	r0, r3
 8009270:	370c      	adds	r7, #12
 8009272:	46bd      	mov	sp, r7
 8009274:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009278:	4770      	bx	lr

0800927a <SDIO_PowerState_ON>:
  * @brief  Set SDMMC Power state to ON. 
  * @param  SDIOx: Pointer to SDMMC register base
  * @retval HAL status
  */
HAL_StatusTypeDef SDIO_PowerState_ON(SDIO_TypeDef *SDIOx)
{  
 800927a:	b480      	push	{r7}
 800927c:	b083      	sub	sp, #12
 800927e:	af00      	add	r7, sp, #0
 8009280:	6078      	str	r0, [r7, #4]
  /* Set power state to ON */ 
  SDIOx->POWER = SDIO_POWER_PWRCTRL;
 8009282:	687b      	ldr	r3, [r7, #4]
 8009284:	2203      	movs	r2, #3
 8009286:	601a      	str	r2, [r3, #0]

  return HAL_OK;
 8009288:	2300      	movs	r3, #0
}
 800928a:	4618      	mov	r0, r3
 800928c:	370c      	adds	r7, #12
 800928e:	46bd      	mov	sp, r7
 8009290:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009294:	4770      	bx	lr

08009296 <SDIO_GetPowerState>:
  *            - 0x00: Power OFF
  *            - 0x02: Power UP
  *            - 0x03: Power ON 
  */
uint32_t SDIO_GetPowerState(SDIO_TypeDef *SDIOx)  
{
 8009296:	b480      	push	{r7}
 8009298:	b083      	sub	sp, #12
 800929a:	af00      	add	r7, sp, #0
 800929c:	6078      	str	r0, [r7, #4]
  return (SDIOx->POWER & SDIO_POWER_PWRCTRL);
 800929e:	687b      	ldr	r3, [r7, #4]
 80092a0:	681b      	ldr	r3, [r3, #0]
 80092a2:	f003 0303 	and.w	r3, r3, #3
}
 80092a6:	4618      	mov	r0, r3
 80092a8:	370c      	adds	r7, #12
 80092aa:	46bd      	mov	sp, r7
 80092ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80092b0:	4770      	bx	lr

080092b2 <SDIO_SendCommand>:
  * @param  Command: pointer to a SDIO_CmdInitTypeDef structure that contains 
  *         the configuration information for the SDMMC command
  * @retval HAL status
  */
HAL_StatusTypeDef SDIO_SendCommand(SDIO_TypeDef *SDIOx, SDIO_CmdInitTypeDef *Command)
{
 80092b2:	b480      	push	{r7}
 80092b4:	b085      	sub	sp, #20
 80092b6:	af00      	add	r7, sp, #0
 80092b8:	6078      	str	r0, [r7, #4]
 80092ba:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0;
 80092bc:	2300      	movs	r3, #0
 80092be:	60fb      	str	r3, [r7, #12]
  assert_param(IS_SDIO_RESPONSE(Command->Response));
  assert_param(IS_SDIO_WAIT(Command->WaitForInterrupt));
  assert_param(IS_SDIO_CPSM(Command->CPSM));

  /* Set the SDMMC Argument value */
  SDIOx->ARG = Command->Argument;
 80092c0:	683b      	ldr	r3, [r7, #0]
 80092c2:	681a      	ldr	r2, [r3, #0]
 80092c4:	687b      	ldr	r3, [r7, #4]
 80092c6:	609a      	str	r2, [r3, #8]

  /* Set SDMMC command parameters */
  tmpreg |= (uint32_t)(Command->CmdIndex         |\
 80092c8:	683b      	ldr	r3, [r7, #0]
 80092ca:	685a      	ldr	r2, [r3, #4]
                       Command->Response         |\
 80092cc:	683b      	ldr	r3, [r7, #0]
 80092ce:	689b      	ldr	r3, [r3, #8]
  tmpreg |= (uint32_t)(Command->CmdIndex         |\
 80092d0:	431a      	orrs	r2, r3
                       Command->WaitForInterrupt |\
 80092d2:	683b      	ldr	r3, [r7, #0]
 80092d4:	68db      	ldr	r3, [r3, #12]
                       Command->Response         |\
 80092d6:	431a      	orrs	r2, r3
                       Command->CPSM);
 80092d8:	683b      	ldr	r3, [r7, #0]
 80092da:	691b      	ldr	r3, [r3, #16]
                       Command->WaitForInterrupt |\
 80092dc:	4313      	orrs	r3, r2
  tmpreg |= (uint32_t)(Command->CmdIndex         |\
 80092de:	68fa      	ldr	r2, [r7, #12]
 80092e0:	4313      	orrs	r3, r2
 80092e2:	60fb      	str	r3, [r7, #12]
  
  /* Write to SDMMC CMD register */
  MODIFY_REG(SDIOx->CMD, CMD_CLEAR_MASK, tmpreg); 
 80092e4:	687b      	ldr	r3, [r7, #4]
 80092e6:	68db      	ldr	r3, [r3, #12]
 80092e8:	f423 637f 	bic.w	r3, r3, #4080	; 0xff0
 80092ec:	f023 030f 	bic.w	r3, r3, #15
 80092f0:	68fa      	ldr	r2, [r7, #12]
 80092f2:	431a      	orrs	r2, r3
 80092f4:	687b      	ldr	r3, [r7, #4]
 80092f6:	60da      	str	r2, [r3, #12]
  
  return HAL_OK;  
 80092f8:	2300      	movs	r3, #0
}
 80092fa:	4618      	mov	r0, r3
 80092fc:	3714      	adds	r7, #20
 80092fe:	46bd      	mov	sp, r7
 8009300:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009304:	4770      	bx	lr

08009306 <SDIO_GetCommandResponse>:
  * @brief  Return the command index of last command for which response received
  * @param  SDIOx: Pointer to SDMMC register base
  * @retval Command index of the last command response received
  */
uint8_t SDIO_GetCommandResponse(SDIO_TypeDef *SDIOx)
{
 8009306:	b480      	push	{r7}
 8009308:	b083      	sub	sp, #12
 800930a:	af00      	add	r7, sp, #0
 800930c:	6078      	str	r0, [r7, #4]
  return (uint8_t)(SDIOx->RESPCMD);
 800930e:	687b      	ldr	r3, [r7, #4]
 8009310:	691b      	ldr	r3, [r3, #16]
 8009312:	b2db      	uxtb	r3, r3
}
 8009314:	4618      	mov	r0, r3
 8009316:	370c      	adds	r7, #12
 8009318:	46bd      	mov	sp, r7
 800931a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800931e:	4770      	bx	lr

08009320 <SDIO_GetResponse>:
  *            @arg SDIO_RESP3: Response Register 3
  *            @arg SDIO_RESP4: Response Register 4  
  * @retval The Corresponding response register value
  */
uint32_t SDIO_GetResponse(SDIO_TypeDef *SDIOx, uint32_t Response)
{
 8009320:	b480      	push	{r7}
 8009322:	b085      	sub	sp, #20
 8009324:	af00      	add	r7, sp, #0
 8009326:	6078      	str	r0, [r7, #4]
 8009328:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_SDIO_RESP(Response));
  
  /* Get the response */
  tmp = (uint32_t)(&(SDIOx->RESP1)) + Response;
 800932a:	687b      	ldr	r3, [r7, #4]
 800932c:	3314      	adds	r3, #20
 800932e:	461a      	mov	r2, r3
 8009330:	683b      	ldr	r3, [r7, #0]
 8009332:	4413      	add	r3, r2
 8009334:	60fb      	str	r3, [r7, #12]
  
  return (*(__IO uint32_t *) tmp);
 8009336:	68fb      	ldr	r3, [r7, #12]
 8009338:	681b      	ldr	r3, [r3, #0]
}  
 800933a:	4618      	mov	r0, r3
 800933c:	3714      	adds	r7, #20
 800933e:	46bd      	mov	sp, r7
 8009340:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009344:	4770      	bx	lr

08009346 <SDIO_ConfigData>:
  * @param  Data : pointer to a SDIO_DataInitTypeDef structure 
  *         that contains the configuration information for the SDMMC data.
  * @retval HAL status
  */
HAL_StatusTypeDef SDIO_ConfigData(SDIO_TypeDef *SDIOx, SDIO_DataInitTypeDef* Data)
{
 8009346:	b480      	push	{r7}
 8009348:	b085      	sub	sp, #20
 800934a:	af00      	add	r7, sp, #0
 800934c:	6078      	str	r0, [r7, #4]
 800934e:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0;
 8009350:	2300      	movs	r3, #0
 8009352:	60fb      	str	r3, [r7, #12]
  assert_param(IS_SDIO_TRANSFER_DIR(Data->TransferDir));
  assert_param(IS_SDIO_TRANSFER_MODE(Data->TransferMode));
  assert_param(IS_SDIO_DPSM(Data->DPSM));

  /* Set the SDMMC Data TimeOut value */
  SDIOx->DTIMER = Data->DataTimeOut;
 8009354:	683b      	ldr	r3, [r7, #0]
 8009356:	681a      	ldr	r2, [r3, #0]
 8009358:	687b      	ldr	r3, [r7, #4]
 800935a:	625a      	str	r2, [r3, #36]	; 0x24

  /* Set the SDMMC DataLength value */
  SDIOx->DLEN = Data->DataLength;
 800935c:	683b      	ldr	r3, [r7, #0]
 800935e:	685a      	ldr	r2, [r3, #4]
 8009360:	687b      	ldr	r3, [r7, #4]
 8009362:	629a      	str	r2, [r3, #40]	; 0x28

  /* Set the SDMMC data configuration parameters */
  tmpreg |= (uint32_t)(Data->DataBlockSize |\
 8009364:	683b      	ldr	r3, [r7, #0]
 8009366:	689a      	ldr	r2, [r3, #8]
                       Data->TransferDir   |\
 8009368:	683b      	ldr	r3, [r7, #0]
 800936a:	68db      	ldr	r3, [r3, #12]
  tmpreg |= (uint32_t)(Data->DataBlockSize |\
 800936c:	431a      	orrs	r2, r3
                       Data->TransferMode  |\
 800936e:	683b      	ldr	r3, [r7, #0]
 8009370:	691b      	ldr	r3, [r3, #16]
                       Data->TransferDir   |\
 8009372:	431a      	orrs	r2, r3
                       Data->DPSM);
 8009374:	683b      	ldr	r3, [r7, #0]
 8009376:	695b      	ldr	r3, [r3, #20]
                       Data->TransferMode  |\
 8009378:	4313      	orrs	r3, r2
  tmpreg |= (uint32_t)(Data->DataBlockSize |\
 800937a:	68fa      	ldr	r2, [r7, #12]
 800937c:	4313      	orrs	r3, r2
 800937e:	60fb      	str	r3, [r7, #12]
  
  /* Write to SDMMC DCTRL */
  MODIFY_REG(SDIOx->DCTRL, DCTRL_CLEAR_MASK, tmpreg);
 8009380:	687b      	ldr	r3, [r7, #4]
 8009382:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009384:	f023 02f7 	bic.w	r2, r3, #247	; 0xf7
 8009388:	68fb      	ldr	r3, [r7, #12]
 800938a:	431a      	orrs	r2, r3
 800938c:	687b      	ldr	r3, [r7, #4]
 800938e:	62da      	str	r2, [r3, #44]	; 0x2c

  return HAL_OK;
 8009390:	2300      	movs	r3, #0

}
 8009392:	4618      	mov	r0, r3
 8009394:	3714      	adds	r7, #20
 8009396:	46bd      	mov	sp, r7
 8009398:	f85d 7b04 	ldr.w	r7, [sp], #4
 800939c:	4770      	bx	lr

0800939e <SDMMC_CmdBlockLength>:
  * @brief  Send the Data Block Length command and check the response
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdBlockLength(SDIO_TypeDef *SDIOx, uint32_t BlockSize)
{
 800939e:	b580      	push	{r7, lr}
 80093a0:	b088      	sub	sp, #32
 80093a2:	af00      	add	r7, sp, #0
 80093a4:	6078      	str	r0, [r7, #4]
 80093a6:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)BlockSize;
 80093a8:	683b      	ldr	r3, [r7, #0]
 80093aa:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SET_BLOCKLEN;
 80093ac:	2310      	movs	r3, #16
 80093ae:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 80093b0:	2340      	movs	r3, #64	; 0x40
 80093b2:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 80093b4:	2300      	movs	r3, #0
 80093b6:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 80093b8:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80093bc:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 80093be:	f107 0308 	add.w	r3, r7, #8
 80093c2:	4619      	mov	r1, r3
 80093c4:	6878      	ldr	r0, [r7, #4]
 80093c6:	f7ff ff74 	bl	80092b2 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_SET_BLOCKLEN, SDIO_CMDTIMEOUT);
 80093ca:	f241 3288 	movw	r2, #5000	; 0x1388
 80093ce:	2110      	movs	r1, #16
 80093d0:	6878      	ldr	r0, [r7, #4]
 80093d2:	f000 fa19 	bl	8009808 <SDMMC_GetCmdResp1>
 80093d6:	61f8      	str	r0, [r7, #28]

  return errorstate;
 80093d8:	69fb      	ldr	r3, [r7, #28]
}
 80093da:	4618      	mov	r0, r3
 80093dc:	3720      	adds	r7, #32
 80093de:	46bd      	mov	sp, r7
 80093e0:	bd80      	pop	{r7, pc}

080093e2 <SDMMC_CmdReadSingleBlock>:
  * @brief  Send the Read Single Block command and check the response
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdReadSingleBlock(SDIO_TypeDef *SDIOx, uint32_t ReadAdd)
{
 80093e2:	b580      	push	{r7, lr}
 80093e4:	b088      	sub	sp, #32
 80093e6:	af00      	add	r7, sp, #0
 80093e8:	6078      	str	r0, [r7, #4]
 80093ea:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)ReadAdd;
 80093ec:	683b      	ldr	r3, [r7, #0]
 80093ee:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_READ_SINGLE_BLOCK;
 80093f0:	2311      	movs	r3, #17
 80093f2:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 80093f4:	2340      	movs	r3, #64	; 0x40
 80093f6:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 80093f8:	2300      	movs	r3, #0
 80093fa:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 80093fc:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8009400:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8009402:	f107 0308 	add.w	r3, r7, #8
 8009406:	4619      	mov	r1, r3
 8009408:	6878      	ldr	r0, [r7, #4]
 800940a:	f7ff ff52 	bl	80092b2 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_READ_SINGLE_BLOCK, SDIO_CMDTIMEOUT);
 800940e:	f241 3288 	movw	r2, #5000	; 0x1388
 8009412:	2111      	movs	r1, #17
 8009414:	6878      	ldr	r0, [r7, #4]
 8009416:	f000 f9f7 	bl	8009808 <SDMMC_GetCmdResp1>
 800941a:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800941c:	69fb      	ldr	r3, [r7, #28]
}
 800941e:	4618      	mov	r0, r3
 8009420:	3720      	adds	r7, #32
 8009422:	46bd      	mov	sp, r7
 8009424:	bd80      	pop	{r7, pc}

08009426 <SDMMC_CmdReadMultiBlock>:
  * @brief  Send the Read Multi Block command and check the response
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdReadMultiBlock(SDIO_TypeDef *SDIOx, uint32_t ReadAdd)
{
 8009426:	b580      	push	{r7, lr}
 8009428:	b088      	sub	sp, #32
 800942a:	af00      	add	r7, sp, #0
 800942c:	6078      	str	r0, [r7, #4]
 800942e:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)ReadAdd;
 8009430:	683b      	ldr	r3, [r7, #0]
 8009432:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_READ_MULT_BLOCK;
 8009434:	2312      	movs	r3, #18
 8009436:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8009438:	2340      	movs	r3, #64	; 0x40
 800943a:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800943c:	2300      	movs	r3, #0
 800943e:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8009440:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8009444:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8009446:	f107 0308 	add.w	r3, r7, #8
 800944a:	4619      	mov	r1, r3
 800944c:	6878      	ldr	r0, [r7, #4]
 800944e:	f7ff ff30 	bl	80092b2 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_READ_MULT_BLOCK, SDIO_CMDTIMEOUT);
 8009452:	f241 3288 	movw	r2, #5000	; 0x1388
 8009456:	2112      	movs	r1, #18
 8009458:	6878      	ldr	r0, [r7, #4]
 800945a:	f000 f9d5 	bl	8009808 <SDMMC_GetCmdResp1>
 800945e:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8009460:	69fb      	ldr	r3, [r7, #28]
}
 8009462:	4618      	mov	r0, r3
 8009464:	3720      	adds	r7, #32
 8009466:	46bd      	mov	sp, r7
 8009468:	bd80      	pop	{r7, pc}

0800946a <SDMMC_CmdWriteSingleBlock>:
  * @brief  Send the Write Single Block command and check the response
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdWriteSingleBlock(SDIO_TypeDef *SDIOx, uint32_t WriteAdd)
{
 800946a:	b580      	push	{r7, lr}
 800946c:	b088      	sub	sp, #32
 800946e:	af00      	add	r7, sp, #0
 8009470:	6078      	str	r0, [r7, #4]
 8009472:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)WriteAdd;
 8009474:	683b      	ldr	r3, [r7, #0]
 8009476:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_WRITE_SINGLE_BLOCK;
 8009478:	2318      	movs	r3, #24
 800947a:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800947c:	2340      	movs	r3, #64	; 0x40
 800947e:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8009480:	2300      	movs	r3, #0
 8009482:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8009484:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8009488:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800948a:	f107 0308 	add.w	r3, r7, #8
 800948e:	4619      	mov	r1, r3
 8009490:	6878      	ldr	r0, [r7, #4]
 8009492:	f7ff ff0e 	bl	80092b2 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_WRITE_SINGLE_BLOCK, SDIO_CMDTIMEOUT);
 8009496:	f241 3288 	movw	r2, #5000	; 0x1388
 800949a:	2118      	movs	r1, #24
 800949c:	6878      	ldr	r0, [r7, #4]
 800949e:	f000 f9b3 	bl	8009808 <SDMMC_GetCmdResp1>
 80094a2:	61f8      	str	r0, [r7, #28]

  return errorstate;
 80094a4:	69fb      	ldr	r3, [r7, #28]
}
 80094a6:	4618      	mov	r0, r3
 80094a8:	3720      	adds	r7, #32
 80094aa:	46bd      	mov	sp, r7
 80094ac:	bd80      	pop	{r7, pc}

080094ae <SDMMC_CmdWriteMultiBlock>:
  * @brief  Send the Write Multi Block command and check the response
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdWriteMultiBlock(SDIO_TypeDef *SDIOx, uint32_t WriteAdd)
{
 80094ae:	b580      	push	{r7, lr}
 80094b0:	b088      	sub	sp, #32
 80094b2:	af00      	add	r7, sp, #0
 80094b4:	6078      	str	r0, [r7, #4]
 80094b6:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)WriteAdd;
 80094b8:	683b      	ldr	r3, [r7, #0]
 80094ba:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_WRITE_MULT_BLOCK;
 80094bc:	2319      	movs	r3, #25
 80094be:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 80094c0:	2340      	movs	r3, #64	; 0x40
 80094c2:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 80094c4:	2300      	movs	r3, #0
 80094c6:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 80094c8:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80094cc:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 80094ce:	f107 0308 	add.w	r3, r7, #8
 80094d2:	4619      	mov	r1, r3
 80094d4:	6878      	ldr	r0, [r7, #4]
 80094d6:	f7ff feec 	bl	80092b2 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_WRITE_MULT_BLOCK, SDIO_CMDTIMEOUT);
 80094da:	f241 3288 	movw	r2, #5000	; 0x1388
 80094de:	2119      	movs	r1, #25
 80094e0:	6878      	ldr	r0, [r7, #4]
 80094e2:	f000 f991 	bl	8009808 <SDMMC_GetCmdResp1>
 80094e6:	61f8      	str	r0, [r7, #28]

  return errorstate;
 80094e8:	69fb      	ldr	r3, [r7, #28]
}
 80094ea:	4618      	mov	r0, r3
 80094ec:	3720      	adds	r7, #32
 80094ee:	46bd      	mov	sp, r7
 80094f0:	bd80      	pop	{r7, pc}
	...

080094f4 <SDMMC_CmdStopTransfer>:
  * @brief  Send the Stop Transfer command and check the response.
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdStopTransfer(SDIO_TypeDef *SDIOx)
{
 80094f4:	b580      	push	{r7, lr}
 80094f6:	b088      	sub	sp, #32
 80094f8:	af00      	add	r7, sp, #0
 80094fa:	6078      	str	r0, [r7, #4]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD12 STOP_TRANSMISSION  */
  sdmmc_cmdinit.Argument         = 0U;
 80094fc:	2300      	movs	r3, #0
 80094fe:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_STOP_TRANSMISSION;
 8009500:	230c      	movs	r3, #12
 8009502:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8009504:	2340      	movs	r3, #64	; 0x40
 8009506:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8009508:	2300      	movs	r3, #0
 800950a:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800950c:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8009510:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8009512:	f107 0308 	add.w	r3, r7, #8
 8009516:	4619      	mov	r1, r3
 8009518:	6878      	ldr	r0, [r7, #4]
 800951a:	f7ff feca 	bl	80092b2 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_STOP_TRANSMISSION, SDIO_STOPTRANSFERTIMEOUT);
 800951e:	4a05      	ldr	r2, [pc, #20]	; (8009534 <SDMMC_CmdStopTransfer+0x40>)
 8009520:	210c      	movs	r1, #12
 8009522:	6878      	ldr	r0, [r7, #4]
 8009524:	f000 f970 	bl	8009808 <SDMMC_GetCmdResp1>
 8009528:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800952a:	69fb      	ldr	r3, [r7, #28]
}
 800952c:	4618      	mov	r0, r3
 800952e:	3720      	adds	r7, #32
 8009530:	46bd      	mov	sp, r7
 8009532:	bd80      	pop	{r7, pc}
 8009534:	05f5e100 	.word	0x05f5e100

08009538 <SDMMC_CmdSelDesel>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  addr: Address of the card to be selected  
  * @retval HAL status
  */
uint32_t SDMMC_CmdSelDesel(SDIO_TypeDef *SDIOx, uint64_t Addr)
{
 8009538:	b580      	push	{r7, lr}
 800953a:	b08a      	sub	sp, #40	; 0x28
 800953c:	af00      	add	r7, sp, #0
 800953e:	60f8      	str	r0, [r7, #12]
 8009540:	e9c7 2300 	strd	r2, r3, [r7]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD7 SDMMC_SEL_DESEL_CARD */
  sdmmc_cmdinit.Argument         = (uint32_t)Addr;
 8009544:	683b      	ldr	r3, [r7, #0]
 8009546:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEL_DESEL_CARD;
 8009548:	2307      	movs	r3, #7
 800954a:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800954c:	2340      	movs	r3, #64	; 0x40
 800954e:	61bb      	str	r3, [r7, #24]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8009550:	2300      	movs	r3, #0
 8009552:	61fb      	str	r3, [r7, #28]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8009554:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8009558:	623b      	str	r3, [r7, #32]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800955a:	f107 0310 	add.w	r3, r7, #16
 800955e:	4619      	mov	r1, r3
 8009560:	68f8      	ldr	r0, [r7, #12]
 8009562:	f7ff fea6 	bl	80092b2 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_SEL_DESEL_CARD, SDIO_CMDTIMEOUT);
 8009566:	f241 3288 	movw	r2, #5000	; 0x1388
 800956a:	2107      	movs	r1, #7
 800956c:	68f8      	ldr	r0, [r7, #12]
 800956e:	f000 f94b 	bl	8009808 <SDMMC_GetCmdResp1>
 8009572:	6278      	str	r0, [r7, #36]	; 0x24

  return errorstate;
 8009574:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 8009576:	4618      	mov	r0, r3
 8009578:	3728      	adds	r7, #40	; 0x28
 800957a:	46bd      	mov	sp, r7
 800957c:	bd80      	pop	{r7, pc}

0800957e <SDMMC_CmdGoIdleState>:
  * @brief  Send the Go Idle State command and check the response.
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdGoIdleState(SDIO_TypeDef *SDIOx)
{
 800957e:	b580      	push	{r7, lr}
 8009580:	b088      	sub	sp, #32
 8009582:	af00      	add	r7, sp, #0
 8009584:	6078      	str	r0, [r7, #4]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = 0U;
 8009586:	2300      	movs	r3, #0
 8009588:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_GO_IDLE_STATE;
 800958a:	2300      	movs	r3, #0
 800958c:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_NO;
 800958e:	2300      	movs	r3, #0
 8009590:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8009592:	2300      	movs	r3, #0
 8009594:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8009596:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800959a:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800959c:	f107 0308 	add.w	r3, r7, #8
 80095a0:	4619      	mov	r1, r3
 80095a2:	6878      	ldr	r0, [r7, #4]
 80095a4:	f7ff fe85 	bl	80092b2 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdError(SDIOx);
 80095a8:	6878      	ldr	r0, [r7, #4]
 80095aa:	f000 fb65 	bl	8009c78 <SDMMC_GetCmdError>
 80095ae:	61f8      	str	r0, [r7, #28]

  return errorstate;
 80095b0:	69fb      	ldr	r3, [r7, #28]
}
 80095b2:	4618      	mov	r0, r3
 80095b4:	3720      	adds	r7, #32
 80095b6:	46bd      	mov	sp, r7
 80095b8:	bd80      	pop	{r7, pc}

080095ba <SDMMC_CmdOperCond>:
  * @brief  Send the Operating Condition command and check the response.
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdOperCond(SDIO_TypeDef *SDIOx)
{
 80095ba:	b580      	push	{r7, lr}
 80095bc:	b088      	sub	sp, #32
 80095be:	af00      	add	r7, sp, #0
 80095c0:	6078      	str	r0, [r7, #4]
  /* Send CMD8 to verify SD card interface operating condition */
  /* Argument: - [31:12]: Reserved (shall be set to '0')
  - [11:8]: Supply Voltage (VHS) 0x1 (Range: 2.7-3.6 V)
  - [7:0]: Check Pattern (recommended 0xAA) */
  /* CMD Response: R7 */
  sdmmc_cmdinit.Argument         = SDMMC_CHECK_PATTERN;
 80095c2:	f44f 73d5 	mov.w	r3, #426	; 0x1aa
 80095c6:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_HS_SEND_EXT_CSD;
 80095c8:	2308      	movs	r3, #8
 80095ca:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 80095cc:	2340      	movs	r3, #64	; 0x40
 80095ce:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 80095d0:	2300      	movs	r3, #0
 80095d2:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 80095d4:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80095d8:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 80095da:	f107 0308 	add.w	r3, r7, #8
 80095de:	4619      	mov	r1, r3
 80095e0:	6878      	ldr	r0, [r7, #4]
 80095e2:	f7ff fe66 	bl	80092b2 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp7(SDIOx);
 80095e6:	6878      	ldr	r0, [r7, #4]
 80095e8:	f000 faf8 	bl	8009bdc <SDMMC_GetCmdResp7>
 80095ec:	61f8      	str	r0, [r7, #28]

  return errorstate;
 80095ee:	69fb      	ldr	r3, [r7, #28]
}
 80095f0:	4618      	mov	r0, r3
 80095f2:	3720      	adds	r7, #32
 80095f4:	46bd      	mov	sp, r7
 80095f6:	bd80      	pop	{r7, pc}

080095f8 <SDMMC_CmdAppCommand>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  Argument: Command Argument 
  * @retval HAL status
  */
uint32_t SDMMC_CmdAppCommand(SDIO_TypeDef *SDIOx, uint32_t Argument)
{
 80095f8:	b580      	push	{r7, lr}
 80095fa:	b088      	sub	sp, #32
 80095fc:	af00      	add	r7, sp, #0
 80095fe:	6078      	str	r0, [r7, #4]
 8009600:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = (uint32_t)Argument;
 8009602:	683b      	ldr	r3, [r7, #0]
 8009604:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_APP_CMD;
 8009606:	2337      	movs	r3, #55	; 0x37
 8009608:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800960a:	2340      	movs	r3, #64	; 0x40
 800960c:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800960e:	2300      	movs	r3, #0
 8009610:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8009612:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8009616:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8009618:	f107 0308 	add.w	r3, r7, #8
 800961c:	4619      	mov	r1, r3
 800961e:	6878      	ldr	r0, [r7, #4]
 8009620:	f7ff fe47 	bl	80092b2 <SDIO_SendCommand>
  
  /* Check for error conditions */
  /* If there is a HAL_ERROR, it is a MMC card, else
  it is a SD card: SD card 2.0 (voltage range mismatch)
     or SD card 1.x */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_APP_CMD, SDIO_CMDTIMEOUT);
 8009624:	f241 3288 	movw	r2, #5000	; 0x1388
 8009628:	2137      	movs	r1, #55	; 0x37
 800962a:	6878      	ldr	r0, [r7, #4]
 800962c:	f000 f8ec 	bl	8009808 <SDMMC_GetCmdResp1>
 8009630:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8009632:	69fb      	ldr	r3, [r7, #28]
}
 8009634:	4618      	mov	r0, r3
 8009636:	3720      	adds	r7, #32
 8009638:	46bd      	mov	sp, r7
 800963a:	bd80      	pop	{r7, pc}

0800963c <SDMMC_CmdAppOperCommand>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  Argument: Command Argument
  * @retval HAL status
  */
uint32_t SDMMC_CmdAppOperCommand(SDIO_TypeDef *SDIOx, uint32_t Argument)
{
 800963c:	b580      	push	{r7, lr}
 800963e:	b088      	sub	sp, #32
 8009640:	af00      	add	r7, sp, #0
 8009642:	6078      	str	r0, [r7, #4]
 8009644:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = SDMMC_VOLTAGE_WINDOW_SD | Argument;
 8009646:	683b      	ldr	r3, [r7, #0]
 8009648:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800964c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8009650:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SD_APP_OP_COND;
 8009652:	2329      	movs	r3, #41	; 0x29
 8009654:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8009656:	2340      	movs	r3, #64	; 0x40
 8009658:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800965a:	2300      	movs	r3, #0
 800965c:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800965e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8009662:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8009664:	f107 0308 	add.w	r3, r7, #8
 8009668:	4619      	mov	r1, r3
 800966a:	6878      	ldr	r0, [r7, #4]
 800966c:	f7ff fe21 	bl	80092b2 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp3(SDIOx);
 8009670:	6878      	ldr	r0, [r7, #4]
 8009672:	f000 f9ff 	bl	8009a74 <SDMMC_GetCmdResp3>
 8009676:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8009678:	69fb      	ldr	r3, [r7, #28]
}
 800967a:	4618      	mov	r0, r3
 800967c:	3720      	adds	r7, #32
 800967e:	46bd      	mov	sp, r7
 8009680:	bd80      	pop	{r7, pc}

08009682 <SDMMC_CmdBusWidth>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  BusWidth: BusWidth
  * @retval HAL status
  */
uint32_t SDMMC_CmdBusWidth(SDIO_TypeDef *SDIOx, uint32_t BusWidth)
{
 8009682:	b580      	push	{r7, lr}
 8009684:	b088      	sub	sp, #32
 8009686:	af00      	add	r7, sp, #0
 8009688:	6078      	str	r0, [r7, #4]
 800968a:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = (uint32_t)BusWidth;
 800968c:	683b      	ldr	r3, [r7, #0]
 800968e:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_APP_SD_SET_BUSWIDTH;
 8009690:	2306      	movs	r3, #6
 8009692:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8009694:	2340      	movs	r3, #64	; 0x40
 8009696:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8009698:	2300      	movs	r3, #0
 800969a:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800969c:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80096a0:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 80096a2:	f107 0308 	add.w	r3, r7, #8
 80096a6:	4619      	mov	r1, r3
 80096a8:	6878      	ldr	r0, [r7, #4]
 80096aa:	f7ff fe02 	bl	80092b2 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_APP_SD_SET_BUSWIDTH, SDIO_CMDTIMEOUT);
 80096ae:	f241 3288 	movw	r2, #5000	; 0x1388
 80096b2:	2106      	movs	r1, #6
 80096b4:	6878      	ldr	r0, [r7, #4]
 80096b6:	f000 f8a7 	bl	8009808 <SDMMC_GetCmdResp1>
 80096ba:	61f8      	str	r0, [r7, #28]

  return errorstate;
 80096bc:	69fb      	ldr	r3, [r7, #28]
}
 80096be:	4618      	mov	r0, r3
 80096c0:	3720      	adds	r7, #32
 80096c2:	46bd      	mov	sp, r7
 80096c4:	bd80      	pop	{r7, pc}

080096c6 <SDMMC_CmdSendSCR>:
  * @brief  Send the Send SCR command and check the response.
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendSCR(SDIO_TypeDef *SDIOx)
{
 80096c6:	b580      	push	{r7, lr}
 80096c8:	b088      	sub	sp, #32
 80096ca:	af00      	add	r7, sp, #0
 80096cc:	6078      	str	r0, [r7, #4]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD51 SD_APP_SEND_SCR */
  sdmmc_cmdinit.Argument         = 0U;
 80096ce:	2300      	movs	r3, #0
 80096d0:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SD_APP_SEND_SCR;
 80096d2:	2333      	movs	r3, #51	; 0x33
 80096d4:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 80096d6:	2340      	movs	r3, #64	; 0x40
 80096d8:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 80096da:	2300      	movs	r3, #0
 80096dc:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 80096de:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80096e2:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 80096e4:	f107 0308 	add.w	r3, r7, #8
 80096e8:	4619      	mov	r1, r3
 80096ea:	6878      	ldr	r0, [r7, #4]
 80096ec:	f7ff fde1 	bl	80092b2 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_SD_APP_SEND_SCR, SDIO_CMDTIMEOUT);
 80096f0:	f241 3288 	movw	r2, #5000	; 0x1388
 80096f4:	2133      	movs	r1, #51	; 0x33
 80096f6:	6878      	ldr	r0, [r7, #4]
 80096f8:	f000 f886 	bl	8009808 <SDMMC_GetCmdResp1>
 80096fc:	61f8      	str	r0, [r7, #28]

  return errorstate;
 80096fe:	69fb      	ldr	r3, [r7, #28]
}
 8009700:	4618      	mov	r0, r3
 8009702:	3720      	adds	r7, #32
 8009704:	46bd      	mov	sp, r7
 8009706:	bd80      	pop	{r7, pc}

08009708 <SDMMC_CmdSendCID>:
  * @brief  Send the Send CID command and check the response.
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendCID(SDIO_TypeDef *SDIOx)
{
 8009708:	b580      	push	{r7, lr}
 800970a:	b088      	sub	sp, #32
 800970c:	af00      	add	r7, sp, #0
 800970e:	6078      	str	r0, [r7, #4]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD2 ALL_SEND_CID */
  sdmmc_cmdinit.Argument         = 0U;
 8009710:	2300      	movs	r3, #0
 8009712:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_ALL_SEND_CID;
 8009714:	2302      	movs	r3, #2
 8009716:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_LONG;
 8009718:	23c0      	movs	r3, #192	; 0xc0
 800971a:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800971c:	2300      	movs	r3, #0
 800971e:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8009720:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8009724:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8009726:	f107 0308 	add.w	r3, r7, #8
 800972a:	4619      	mov	r1, r3
 800972c:	6878      	ldr	r0, [r7, #4]
 800972e:	f7ff fdc0 	bl	80092b2 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp2(SDIOx);
 8009732:	6878      	ldr	r0, [r7, #4]
 8009734:	f000 f956 	bl	80099e4 <SDMMC_GetCmdResp2>
 8009738:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800973a:	69fb      	ldr	r3, [r7, #28]
}
 800973c:	4618      	mov	r0, r3
 800973e:	3720      	adds	r7, #32
 8009740:	46bd      	mov	sp, r7
 8009742:	bd80      	pop	{r7, pc}

08009744 <SDMMC_CmdSendCSD>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  Argument: Command Argument
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendCSD(SDIO_TypeDef *SDIOx, uint32_t Argument)
{
 8009744:	b580      	push	{r7, lr}
 8009746:	b088      	sub	sp, #32
 8009748:	af00      	add	r7, sp, #0
 800974a:	6078      	str	r0, [r7, #4]
 800974c:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD9 SEND_CSD */
  sdmmc_cmdinit.Argument         = Argument;
 800974e:	683b      	ldr	r3, [r7, #0]
 8009750:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEND_CSD;
 8009752:	2309      	movs	r3, #9
 8009754:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_LONG;
 8009756:	23c0      	movs	r3, #192	; 0xc0
 8009758:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800975a:	2300      	movs	r3, #0
 800975c:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800975e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8009762:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8009764:	f107 0308 	add.w	r3, r7, #8
 8009768:	4619      	mov	r1, r3
 800976a:	6878      	ldr	r0, [r7, #4]
 800976c:	f7ff fda1 	bl	80092b2 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp2(SDIOx);
 8009770:	6878      	ldr	r0, [r7, #4]
 8009772:	f000 f937 	bl	80099e4 <SDMMC_GetCmdResp2>
 8009776:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8009778:	69fb      	ldr	r3, [r7, #28]
}
 800977a:	4618      	mov	r0, r3
 800977c:	3720      	adds	r7, #32
 800977e:	46bd      	mov	sp, r7
 8009780:	bd80      	pop	{r7, pc}

08009782 <SDMMC_CmdSetRelAdd>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  pRCA: Card RCA  
  * @retval HAL status
  */
uint32_t SDMMC_CmdSetRelAdd(SDIO_TypeDef *SDIOx, uint16_t *pRCA)
{
 8009782:	b580      	push	{r7, lr}
 8009784:	b088      	sub	sp, #32
 8009786:	af00      	add	r7, sp, #0
 8009788:	6078      	str	r0, [r7, #4]
 800978a:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD3 SD_CMD_SET_REL_ADDR */
  sdmmc_cmdinit.Argument         = 0U;
 800978c:	2300      	movs	r3, #0
 800978e:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SET_REL_ADDR;
 8009790:	2303      	movs	r3, #3
 8009792:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8009794:	2340      	movs	r3, #64	; 0x40
 8009796:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8009798:	2300      	movs	r3, #0
 800979a:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800979c:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80097a0:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 80097a2:	f107 0308 	add.w	r3, r7, #8
 80097a6:	4619      	mov	r1, r3
 80097a8:	6878      	ldr	r0, [r7, #4]
 80097aa:	f7ff fd82 	bl	80092b2 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp6(SDIOx, SDMMC_CMD_SET_REL_ADDR, pRCA);
 80097ae:	683a      	ldr	r2, [r7, #0]
 80097b0:	2103      	movs	r1, #3
 80097b2:	6878      	ldr	r0, [r7, #4]
 80097b4:	f000 f99c 	bl	8009af0 <SDMMC_GetCmdResp6>
 80097b8:	61f8      	str	r0, [r7, #28]

  return errorstate;
 80097ba:	69fb      	ldr	r3, [r7, #28]
}
 80097bc:	4618      	mov	r0, r3
 80097be:	3720      	adds	r7, #32
 80097c0:	46bd      	mov	sp, r7
 80097c2:	bd80      	pop	{r7, pc}

080097c4 <SDMMC_CmdSendStatus>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  Argument: Command Argument
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendStatus(SDIO_TypeDef *SDIOx, uint32_t Argument)
{
 80097c4:	b580      	push	{r7, lr}
 80097c6:	b088      	sub	sp, #32
 80097c8:	af00      	add	r7, sp, #0
 80097ca:	6078      	str	r0, [r7, #4]
 80097cc:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = Argument;
 80097ce:	683b      	ldr	r3, [r7, #0]
 80097d0:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEND_STATUS;
 80097d2:	230d      	movs	r3, #13
 80097d4:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 80097d6:	2340      	movs	r3, #64	; 0x40
 80097d8:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 80097da:	2300      	movs	r3, #0
 80097dc:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 80097de:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80097e2:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 80097e4:	f107 0308 	add.w	r3, r7, #8
 80097e8:	4619      	mov	r1, r3
 80097ea:	6878      	ldr	r0, [r7, #4]
 80097ec:	f7ff fd61 	bl	80092b2 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_SEND_STATUS, SDIO_CMDTIMEOUT);
 80097f0:	f241 3288 	movw	r2, #5000	; 0x1388
 80097f4:	210d      	movs	r1, #13
 80097f6:	6878      	ldr	r0, [r7, #4]
 80097f8:	f000 f806 	bl	8009808 <SDMMC_GetCmdResp1>
 80097fc:	61f8      	str	r0, [r7, #28]

  return errorstate;
 80097fe:	69fb      	ldr	r3, [r7, #28]
}
 8009800:	4618      	mov	r0, r3
 8009802:	3720      	adds	r7, #32
 8009804:	46bd      	mov	sp, r7
 8009806:	bd80      	pop	{r7, pc}

08009808 <SDMMC_GetCmdResp1>:
  * @param  SDIOx Pointer to SDMMC register base
  * @param  SD_CMD: The sent command index  
  * @retval SD Card error state
  */
uint32_t SDMMC_GetCmdResp1(SDIO_TypeDef *SDIOx, uint8_t SD_CMD, uint32_t Timeout)
{
 8009808:	b580      	push	{r7, lr}
 800980a:	b088      	sub	sp, #32
 800980c:	af00      	add	r7, sp, #0
 800980e:	60f8      	str	r0, [r7, #12]
 8009810:	460b      	mov	r3, r1
 8009812:	607a      	str	r2, [r7, #4]
 8009814:	72fb      	strb	r3, [r7, #11]
  uint32_t response_r1;
  uint32_t sta_reg;
  
  /* 8 is the number of required instructions cycles for the below loop statement.
  The Timeout is expressed in ms */
  uint32_t count = Timeout * (SystemCoreClock / 8U /1000U);
 8009816:	4b70      	ldr	r3, [pc, #448]	; (80099d8 <SDMMC_GetCmdResp1+0x1d0>)
 8009818:	681b      	ldr	r3, [r3, #0]
 800981a:	4a70      	ldr	r2, [pc, #448]	; (80099dc <SDMMC_GetCmdResp1+0x1d4>)
 800981c:	fba2 2303 	umull	r2, r3, r2, r3
 8009820:	0a5a      	lsrs	r2, r3, #9
 8009822:	687b      	ldr	r3, [r7, #4]
 8009824:	fb02 f303 	mul.w	r3, r2, r3
 8009828:	61fb      	str	r3, [r7, #28]
  
  do
  {
    if (count-- == 0U)
 800982a:	69fb      	ldr	r3, [r7, #28]
 800982c:	1e5a      	subs	r2, r3, #1
 800982e:	61fa      	str	r2, [r7, #28]
 8009830:	2b00      	cmp	r3, #0
 8009832:	d102      	bne.n	800983a <SDMMC_GetCmdResp1+0x32>
    {
      return SDMMC_ERROR_TIMEOUT;
 8009834:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 8009838:	e0c9      	b.n	80099ce <SDMMC_GetCmdResp1+0x1c6>
    }
    sta_reg = SDIOx->STA;
 800983a:	68fb      	ldr	r3, [r7, #12]
 800983c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800983e:	61bb      	str	r3, [r7, #24]
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 8009840:	69bb      	ldr	r3, [r7, #24]
 8009842:	f003 0345 	and.w	r3, r3, #69	; 0x45
         ((sta_reg & SDIO_FLAG_CMDACT) != 0U ));
 8009846:	2b00      	cmp	r3, #0
 8009848:	d0ef      	beq.n	800982a <SDMMC_GetCmdResp1+0x22>
 800984a:	69bb      	ldr	r3, [r7, #24]
 800984c:	f403 6300 	and.w	r3, r3, #2048	; 0x800
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 8009850:	2b00      	cmp	r3, #0
 8009852:	d1ea      	bne.n	800982a <SDMMC_GetCmdResp1+0x22>
    
  if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT))
 8009854:	68fb      	ldr	r3, [r7, #12]
 8009856:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8009858:	f003 0304 	and.w	r3, r3, #4
 800985c:	2b00      	cmp	r3, #0
 800985e:	d004      	beq.n	800986a <SDMMC_GetCmdResp1+0x62>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT);
 8009860:	68fb      	ldr	r3, [r7, #12]
 8009862:	2204      	movs	r2, #4
 8009864:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 8009866:	2304      	movs	r3, #4
 8009868:	e0b1      	b.n	80099ce <SDMMC_GetCmdResp1+0x1c6>
  }
  else if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL))
 800986a:	68fb      	ldr	r3, [r7, #12]
 800986c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800986e:	f003 0301 	and.w	r3, r3, #1
 8009872:	2b00      	cmp	r3, #0
 8009874:	d004      	beq.n	8009880 <SDMMC_GetCmdResp1+0x78>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL);
 8009876:	68fb      	ldr	r3, [r7, #12]
 8009878:	2201      	movs	r2, #1
 800987a:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_CRC_FAIL;
 800987c:	2301      	movs	r3, #1
 800987e:	e0a6      	b.n	80099ce <SDMMC_GetCmdResp1+0x1c6>
  {
    /* Nothing to do */
  }
  
  /* Clear all the static flags */
  __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_CMD_FLAGS);
 8009880:	68fb      	ldr	r3, [r7, #12]
 8009882:	22c5      	movs	r2, #197	; 0xc5
 8009884:	639a      	str	r2, [r3, #56]	; 0x38
  
  /* Check response received is of desired command */
  if(SDIO_GetCommandResponse(SDIOx) != SD_CMD)
 8009886:	68f8      	ldr	r0, [r7, #12]
 8009888:	f7ff fd3d 	bl	8009306 <SDIO_GetCommandResponse>
 800988c:	4603      	mov	r3, r0
 800988e:	461a      	mov	r2, r3
 8009890:	7afb      	ldrb	r3, [r7, #11]
 8009892:	4293      	cmp	r3, r2
 8009894:	d001      	beq.n	800989a <SDMMC_GetCmdResp1+0x92>
  {
    return SDMMC_ERROR_CMD_CRC_FAIL;
 8009896:	2301      	movs	r3, #1
 8009898:	e099      	b.n	80099ce <SDMMC_GetCmdResp1+0x1c6>
  }
  
  /* We have received response, retrieve it for analysis  */
  response_r1 = SDIO_GetResponse(SDIOx, SDIO_RESP1);
 800989a:	2100      	movs	r1, #0
 800989c:	68f8      	ldr	r0, [r7, #12]
 800989e:	f7ff fd3f 	bl	8009320 <SDIO_GetResponse>
 80098a2:	6178      	str	r0, [r7, #20]
  
  if((response_r1 & SDMMC_OCR_ERRORBITS) == SDMMC_ALLZERO)
 80098a4:	697a      	ldr	r2, [r7, #20]
 80098a6:	4b4e      	ldr	r3, [pc, #312]	; (80099e0 <SDMMC_GetCmdResp1+0x1d8>)
 80098a8:	4013      	ands	r3, r2
 80098aa:	2b00      	cmp	r3, #0
 80098ac:	d101      	bne.n	80098b2 <SDMMC_GetCmdResp1+0xaa>
  {
    return SDMMC_ERROR_NONE;
 80098ae:	2300      	movs	r3, #0
 80098b0:	e08d      	b.n	80099ce <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_ADDR_OUT_OF_RANGE) == SDMMC_OCR_ADDR_OUT_OF_RANGE)
 80098b2:	697b      	ldr	r3, [r7, #20]
 80098b4:	2b00      	cmp	r3, #0
 80098b6:	da02      	bge.n	80098be <SDMMC_GetCmdResp1+0xb6>
  {
    return SDMMC_ERROR_ADDR_OUT_OF_RANGE;
 80098b8:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80098bc:	e087      	b.n	80099ce <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_ADDR_MISALIGNED) == SDMMC_OCR_ADDR_MISALIGNED)
 80098be:	697b      	ldr	r3, [r7, #20]
 80098c0:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 80098c4:	2b00      	cmp	r3, #0
 80098c6:	d001      	beq.n	80098cc <SDMMC_GetCmdResp1+0xc4>
  {
    return SDMMC_ERROR_ADDR_MISALIGNED;
 80098c8:	2340      	movs	r3, #64	; 0x40
 80098ca:	e080      	b.n	80099ce <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_BLOCK_LEN_ERR) == SDMMC_OCR_BLOCK_LEN_ERR)
 80098cc:	697b      	ldr	r3, [r7, #20]
 80098ce:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 80098d2:	2b00      	cmp	r3, #0
 80098d4:	d001      	beq.n	80098da <SDMMC_GetCmdResp1+0xd2>
  {
    return SDMMC_ERROR_BLOCK_LEN_ERR;
 80098d6:	2380      	movs	r3, #128	; 0x80
 80098d8:	e079      	b.n	80099ce <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_ERASE_SEQ_ERR) == SDMMC_OCR_ERASE_SEQ_ERR)
 80098da:	697b      	ldr	r3, [r7, #20]
 80098dc:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80098e0:	2b00      	cmp	r3, #0
 80098e2:	d002      	beq.n	80098ea <SDMMC_GetCmdResp1+0xe2>
  {
    return SDMMC_ERROR_ERASE_SEQ_ERR;
 80098e4:	f44f 7380 	mov.w	r3, #256	; 0x100
 80098e8:	e071      	b.n	80099ce <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_BAD_ERASE_PARAM) == SDMMC_OCR_BAD_ERASE_PARAM)
 80098ea:	697b      	ldr	r3, [r7, #20]
 80098ec:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80098f0:	2b00      	cmp	r3, #0
 80098f2:	d002      	beq.n	80098fa <SDMMC_GetCmdResp1+0xf2>
  {
    return SDMMC_ERROR_BAD_ERASE_PARAM;
 80098f4:	f44f 7300 	mov.w	r3, #512	; 0x200
 80098f8:	e069      	b.n	80099ce <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_WRITE_PROT_VIOLATION) == SDMMC_OCR_WRITE_PROT_VIOLATION)
 80098fa:	697b      	ldr	r3, [r7, #20]
 80098fc:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8009900:	2b00      	cmp	r3, #0
 8009902:	d002      	beq.n	800990a <SDMMC_GetCmdResp1+0x102>
  {
    return SDMMC_ERROR_WRITE_PROT_VIOLATION;
 8009904:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8009908:	e061      	b.n	80099ce <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_LOCK_UNLOCK_FAILED) == SDMMC_OCR_LOCK_UNLOCK_FAILED)
 800990a:	697b      	ldr	r3, [r7, #20]
 800990c:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8009910:	2b00      	cmp	r3, #0
 8009912:	d002      	beq.n	800991a <SDMMC_GetCmdResp1+0x112>
  {
    return SDMMC_ERROR_LOCK_UNLOCK_FAILED;
 8009914:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8009918:	e059      	b.n	80099ce <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_COM_CRC_FAILED) == SDMMC_OCR_COM_CRC_FAILED)
 800991a:	697b      	ldr	r3, [r7, #20]
 800991c:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8009920:	2b00      	cmp	r3, #0
 8009922:	d002      	beq.n	800992a <SDMMC_GetCmdResp1+0x122>
  {
    return SDMMC_ERROR_COM_CRC_FAILED;
 8009924:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8009928:	e051      	b.n	80099ce <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_ILLEGAL_CMD) == SDMMC_OCR_ILLEGAL_CMD)
 800992a:	697b      	ldr	r3, [r7, #20]
 800992c:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8009930:	2b00      	cmp	r3, #0
 8009932:	d002      	beq.n	800993a <SDMMC_GetCmdResp1+0x132>
  {
    return SDMMC_ERROR_ILLEGAL_CMD;
 8009934:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8009938:	e049      	b.n	80099ce <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_CARD_ECC_FAILED) == SDMMC_OCR_CARD_ECC_FAILED)
 800993a:	697b      	ldr	r3, [r7, #20]
 800993c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8009940:	2b00      	cmp	r3, #0
 8009942:	d002      	beq.n	800994a <SDMMC_GetCmdResp1+0x142>
  {
    return SDMMC_ERROR_CARD_ECC_FAILED;
 8009944:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8009948:	e041      	b.n	80099ce <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_CC_ERROR) == SDMMC_OCR_CC_ERROR)
 800994a:	697b      	ldr	r3, [r7, #20]
 800994c:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8009950:	2b00      	cmp	r3, #0
 8009952:	d002      	beq.n	800995a <SDMMC_GetCmdResp1+0x152>
  {
    return SDMMC_ERROR_CC_ERR;
 8009954:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8009958:	e039      	b.n	80099ce <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_STREAM_READ_UNDERRUN) == SDMMC_OCR_STREAM_READ_UNDERRUN)
 800995a:	697b      	ldr	r3, [r7, #20]
 800995c:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8009960:	2b00      	cmp	r3, #0
 8009962:	d002      	beq.n	800996a <SDMMC_GetCmdResp1+0x162>
  {
    return SDMMC_ERROR_STREAM_READ_UNDERRUN;
 8009964:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8009968:	e031      	b.n	80099ce <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_STREAM_WRITE_OVERRUN) == SDMMC_OCR_STREAM_WRITE_OVERRUN)
 800996a:	697b      	ldr	r3, [r7, #20]
 800996c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8009970:	2b00      	cmp	r3, #0
 8009972:	d002      	beq.n	800997a <SDMMC_GetCmdResp1+0x172>
  {
    return SDMMC_ERROR_STREAM_WRITE_OVERRUN;
 8009974:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8009978:	e029      	b.n	80099ce <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_CID_CSD_OVERWRITE) == SDMMC_OCR_CID_CSD_OVERWRITE)
 800997a:	697b      	ldr	r3, [r7, #20]
 800997c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8009980:	2b00      	cmp	r3, #0
 8009982:	d002      	beq.n	800998a <SDMMC_GetCmdResp1+0x182>
  {
    return SDMMC_ERROR_CID_CSD_OVERWRITE;
 8009984:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 8009988:	e021      	b.n	80099ce <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_WP_ERASE_SKIP) == SDMMC_OCR_WP_ERASE_SKIP)
 800998a:	697b      	ldr	r3, [r7, #20]
 800998c:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8009990:	2b00      	cmp	r3, #0
 8009992:	d002      	beq.n	800999a <SDMMC_GetCmdResp1+0x192>
  {
    return SDMMC_ERROR_WP_ERASE_SKIP;
 8009994:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8009998:	e019      	b.n	80099ce <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_CARD_ECC_DISABLED) == SDMMC_OCR_CARD_ECC_DISABLED)
 800999a:	697b      	ldr	r3, [r7, #20]
 800999c:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80099a0:	2b00      	cmp	r3, #0
 80099a2:	d002      	beq.n	80099aa <SDMMC_GetCmdResp1+0x1a2>
  {
    return SDMMC_ERROR_CARD_ECC_DISABLED;
 80099a4:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 80099a8:	e011      	b.n	80099ce <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_ERASE_RESET) == SDMMC_OCR_ERASE_RESET)
 80099aa:	697b      	ldr	r3, [r7, #20]
 80099ac:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80099b0:	2b00      	cmp	r3, #0
 80099b2:	d002      	beq.n	80099ba <SDMMC_GetCmdResp1+0x1b2>
  {
    return SDMMC_ERROR_ERASE_RESET;
 80099b4:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 80099b8:	e009      	b.n	80099ce <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_AKE_SEQ_ERROR) == SDMMC_OCR_AKE_SEQ_ERROR)
 80099ba:	697b      	ldr	r3, [r7, #20]
 80099bc:	f003 0308 	and.w	r3, r3, #8
 80099c0:	2b00      	cmp	r3, #0
 80099c2:	d002      	beq.n	80099ca <SDMMC_GetCmdResp1+0x1c2>
  {
    return SDMMC_ERROR_AKE_SEQ_ERR;
 80099c4:	f44f 0300 	mov.w	r3, #8388608	; 0x800000
 80099c8:	e001      	b.n	80099ce <SDMMC_GetCmdResp1+0x1c6>
  }
  else
  {
    return SDMMC_ERROR_GENERAL_UNKNOWN_ERR;
 80099ca:	f44f 3380 	mov.w	r3, #65536	; 0x10000
  }
}
 80099ce:	4618      	mov	r0, r3
 80099d0:	3720      	adds	r7, #32
 80099d2:	46bd      	mov	sp, r7
 80099d4:	bd80      	pop	{r7, pc}
 80099d6:	bf00      	nop
 80099d8:	20000008 	.word	0x20000008
 80099dc:	10624dd3 	.word	0x10624dd3
 80099e0:	fdffe008 	.word	0xfdffe008

080099e4 <SDMMC_GetCmdResp2>:
  * @brief  Checks for error conditions for R2 (CID or CSD) response.
  * @param  SDIOx Pointer to SDMMC register base
  * @retval SD Card error state
  */
uint32_t SDMMC_GetCmdResp2(SDIO_TypeDef *SDIOx)
{
 80099e4:	b480      	push	{r7}
 80099e6:	b085      	sub	sp, #20
 80099e8:	af00      	add	r7, sp, #0
 80099ea:	6078      	str	r0, [r7, #4]
  uint32_t sta_reg;
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDIO_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 80099ec:	4b1f      	ldr	r3, [pc, #124]	; (8009a6c <SDMMC_GetCmdResp2+0x88>)
 80099ee:	681b      	ldr	r3, [r3, #0]
 80099f0:	4a1f      	ldr	r2, [pc, #124]	; (8009a70 <SDMMC_GetCmdResp2+0x8c>)
 80099f2:	fba2 2303 	umull	r2, r3, r2, r3
 80099f6:	0a5b      	lsrs	r3, r3, #9
 80099f8:	f241 3288 	movw	r2, #5000	; 0x1388
 80099fc:	fb02 f303 	mul.w	r3, r2, r3
 8009a00:	60fb      	str	r3, [r7, #12]
  
  do
  {
    if (count-- == 0U)
 8009a02:	68fb      	ldr	r3, [r7, #12]
 8009a04:	1e5a      	subs	r2, r3, #1
 8009a06:	60fa      	str	r2, [r7, #12]
 8009a08:	2b00      	cmp	r3, #0
 8009a0a:	d102      	bne.n	8009a12 <SDMMC_GetCmdResp2+0x2e>
    {
      return SDMMC_ERROR_TIMEOUT;
 8009a0c:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 8009a10:	e026      	b.n	8009a60 <SDMMC_GetCmdResp2+0x7c>
    }
    sta_reg = SDIOx->STA;
 8009a12:	687b      	ldr	r3, [r7, #4]
 8009a14:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8009a16:	60bb      	str	r3, [r7, #8]
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 8009a18:	68bb      	ldr	r3, [r7, #8]
 8009a1a:	f003 0345 	and.w	r3, r3, #69	; 0x45
         ((sta_reg & SDIO_FLAG_CMDACT) != 0U ));
 8009a1e:	2b00      	cmp	r3, #0
 8009a20:	d0ef      	beq.n	8009a02 <SDMMC_GetCmdResp2+0x1e>
 8009a22:	68bb      	ldr	r3, [r7, #8]
 8009a24:	f403 6300 	and.w	r3, r3, #2048	; 0x800
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 8009a28:	2b00      	cmp	r3, #0
 8009a2a:	d1ea      	bne.n	8009a02 <SDMMC_GetCmdResp2+0x1e>
    
  if (__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT))
 8009a2c:	687b      	ldr	r3, [r7, #4]
 8009a2e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8009a30:	f003 0304 	and.w	r3, r3, #4
 8009a34:	2b00      	cmp	r3, #0
 8009a36:	d004      	beq.n	8009a42 <SDMMC_GetCmdResp2+0x5e>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT);
 8009a38:	687b      	ldr	r3, [r7, #4]
 8009a3a:	2204      	movs	r2, #4
 8009a3c:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 8009a3e:	2304      	movs	r3, #4
 8009a40:	e00e      	b.n	8009a60 <SDMMC_GetCmdResp2+0x7c>
  }
  else if (__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL))
 8009a42:	687b      	ldr	r3, [r7, #4]
 8009a44:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8009a46:	f003 0301 	and.w	r3, r3, #1
 8009a4a:	2b00      	cmp	r3, #0
 8009a4c:	d004      	beq.n	8009a58 <SDMMC_GetCmdResp2+0x74>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL);
 8009a4e:	687b      	ldr	r3, [r7, #4]
 8009a50:	2201      	movs	r2, #1
 8009a52:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_CRC_FAIL;
 8009a54:	2301      	movs	r3, #1
 8009a56:	e003      	b.n	8009a60 <SDMMC_GetCmdResp2+0x7c>
  }
  else
  {
    /* No error flag set */
    /* Clear all the static flags */
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_CMD_FLAGS);
 8009a58:	687b      	ldr	r3, [r7, #4]
 8009a5a:	22c5      	movs	r2, #197	; 0xc5
 8009a5c:	639a      	str	r2, [r3, #56]	; 0x38
  }

  return SDMMC_ERROR_NONE;
 8009a5e:	2300      	movs	r3, #0
}
 8009a60:	4618      	mov	r0, r3
 8009a62:	3714      	adds	r7, #20
 8009a64:	46bd      	mov	sp, r7
 8009a66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009a6a:	4770      	bx	lr
 8009a6c:	20000008 	.word	0x20000008
 8009a70:	10624dd3 	.word	0x10624dd3

08009a74 <SDMMC_GetCmdResp3>:
  * @brief  Checks for error conditions for R3 (OCR) response.
  * @param  SDIOx Pointer to SDMMC register base
  * @retval SD Card error state
  */
uint32_t SDMMC_GetCmdResp3(SDIO_TypeDef *SDIOx)
{
 8009a74:	b480      	push	{r7}
 8009a76:	b085      	sub	sp, #20
 8009a78:	af00      	add	r7, sp, #0
 8009a7a:	6078      	str	r0, [r7, #4]
  uint32_t sta_reg;
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDIO_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 8009a7c:	4b1a      	ldr	r3, [pc, #104]	; (8009ae8 <SDMMC_GetCmdResp3+0x74>)
 8009a7e:	681b      	ldr	r3, [r3, #0]
 8009a80:	4a1a      	ldr	r2, [pc, #104]	; (8009aec <SDMMC_GetCmdResp3+0x78>)
 8009a82:	fba2 2303 	umull	r2, r3, r2, r3
 8009a86:	0a5b      	lsrs	r3, r3, #9
 8009a88:	f241 3288 	movw	r2, #5000	; 0x1388
 8009a8c:	fb02 f303 	mul.w	r3, r2, r3
 8009a90:	60fb      	str	r3, [r7, #12]
  
  do
  {
    if (count-- == 0U)
 8009a92:	68fb      	ldr	r3, [r7, #12]
 8009a94:	1e5a      	subs	r2, r3, #1
 8009a96:	60fa      	str	r2, [r7, #12]
 8009a98:	2b00      	cmp	r3, #0
 8009a9a:	d102      	bne.n	8009aa2 <SDMMC_GetCmdResp3+0x2e>
    {
      return SDMMC_ERROR_TIMEOUT;
 8009a9c:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 8009aa0:	e01b      	b.n	8009ada <SDMMC_GetCmdResp3+0x66>
    }
    sta_reg = SDIOx->STA;
 8009aa2:	687b      	ldr	r3, [r7, #4]
 8009aa4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8009aa6:	60bb      	str	r3, [r7, #8]
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 8009aa8:	68bb      	ldr	r3, [r7, #8]
 8009aaa:	f003 0345 	and.w	r3, r3, #69	; 0x45
         ((sta_reg & SDIO_FLAG_CMDACT) != 0U ));
 8009aae:	2b00      	cmp	r3, #0
 8009ab0:	d0ef      	beq.n	8009a92 <SDMMC_GetCmdResp3+0x1e>
 8009ab2:	68bb      	ldr	r3, [r7, #8]
 8009ab4:	f403 6300 	and.w	r3, r3, #2048	; 0x800
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 8009ab8:	2b00      	cmp	r3, #0
 8009aba:	d1ea      	bne.n	8009a92 <SDMMC_GetCmdResp3+0x1e>
    
  if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT))
 8009abc:	687b      	ldr	r3, [r7, #4]
 8009abe:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8009ac0:	f003 0304 	and.w	r3, r3, #4
 8009ac4:	2b00      	cmp	r3, #0
 8009ac6:	d004      	beq.n	8009ad2 <SDMMC_GetCmdResp3+0x5e>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT);
 8009ac8:	687b      	ldr	r3, [r7, #4]
 8009aca:	2204      	movs	r2, #4
 8009acc:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 8009ace:	2304      	movs	r3, #4
 8009ad0:	e003      	b.n	8009ada <SDMMC_GetCmdResp3+0x66>
  }
  else
  {  
    /* Clear all the static flags */
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_CMD_FLAGS);
 8009ad2:	687b      	ldr	r3, [r7, #4]
 8009ad4:	22c5      	movs	r2, #197	; 0xc5
 8009ad6:	639a      	str	r2, [r3, #56]	; 0x38
  }
  
  return SDMMC_ERROR_NONE;
 8009ad8:	2300      	movs	r3, #0
}
 8009ada:	4618      	mov	r0, r3
 8009adc:	3714      	adds	r7, #20
 8009ade:	46bd      	mov	sp, r7
 8009ae0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009ae4:	4770      	bx	lr
 8009ae6:	bf00      	nop
 8009ae8:	20000008 	.word	0x20000008
 8009aec:	10624dd3 	.word	0x10624dd3

08009af0 <SDMMC_GetCmdResp6>:
  * @param  pRCA: Pointer to the variable that will contain the SD card relative 
  *         address RCA   
  * @retval SD Card error state
  */
uint32_t SDMMC_GetCmdResp6(SDIO_TypeDef *SDIOx, uint8_t SD_CMD, uint16_t *pRCA)
{
 8009af0:	b580      	push	{r7, lr}
 8009af2:	b088      	sub	sp, #32
 8009af4:	af00      	add	r7, sp, #0
 8009af6:	60f8      	str	r0, [r7, #12]
 8009af8:	460b      	mov	r3, r1
 8009afa:	607a      	str	r2, [r7, #4]
 8009afc:	72fb      	strb	r3, [r7, #11]
  uint32_t response_r1;
  uint32_t sta_reg;

  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDIO_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 8009afe:	4b35      	ldr	r3, [pc, #212]	; (8009bd4 <SDMMC_GetCmdResp6+0xe4>)
 8009b00:	681b      	ldr	r3, [r3, #0]
 8009b02:	4a35      	ldr	r2, [pc, #212]	; (8009bd8 <SDMMC_GetCmdResp6+0xe8>)
 8009b04:	fba2 2303 	umull	r2, r3, r2, r3
 8009b08:	0a5b      	lsrs	r3, r3, #9
 8009b0a:	f241 3288 	movw	r2, #5000	; 0x1388
 8009b0e:	fb02 f303 	mul.w	r3, r2, r3
 8009b12:	61fb      	str	r3, [r7, #28]
  
  do
  {
    if (count-- == 0U)
 8009b14:	69fb      	ldr	r3, [r7, #28]
 8009b16:	1e5a      	subs	r2, r3, #1
 8009b18:	61fa      	str	r2, [r7, #28]
 8009b1a:	2b00      	cmp	r3, #0
 8009b1c:	d102      	bne.n	8009b24 <SDMMC_GetCmdResp6+0x34>
    {
      return SDMMC_ERROR_TIMEOUT;
 8009b1e:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 8009b22:	e052      	b.n	8009bca <SDMMC_GetCmdResp6+0xda>
    }
    sta_reg = SDIOx->STA;
 8009b24:	68fb      	ldr	r3, [r7, #12]
 8009b26:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8009b28:	61bb      	str	r3, [r7, #24]
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 8009b2a:	69bb      	ldr	r3, [r7, #24]
 8009b2c:	f003 0345 	and.w	r3, r3, #69	; 0x45
         ((sta_reg & SDIO_FLAG_CMDACT) != 0U ));
 8009b30:	2b00      	cmp	r3, #0
 8009b32:	d0ef      	beq.n	8009b14 <SDMMC_GetCmdResp6+0x24>
 8009b34:	69bb      	ldr	r3, [r7, #24]
 8009b36:	f403 6300 	and.w	r3, r3, #2048	; 0x800
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 8009b3a:	2b00      	cmp	r3, #0
 8009b3c:	d1ea      	bne.n	8009b14 <SDMMC_GetCmdResp6+0x24>
    
  if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT))
 8009b3e:	68fb      	ldr	r3, [r7, #12]
 8009b40:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8009b42:	f003 0304 	and.w	r3, r3, #4
 8009b46:	2b00      	cmp	r3, #0
 8009b48:	d004      	beq.n	8009b54 <SDMMC_GetCmdResp6+0x64>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT);
 8009b4a:	68fb      	ldr	r3, [r7, #12]
 8009b4c:	2204      	movs	r2, #4
 8009b4e:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 8009b50:	2304      	movs	r3, #4
 8009b52:	e03a      	b.n	8009bca <SDMMC_GetCmdResp6+0xda>
  }
  else if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL))
 8009b54:	68fb      	ldr	r3, [r7, #12]
 8009b56:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8009b58:	f003 0301 	and.w	r3, r3, #1
 8009b5c:	2b00      	cmp	r3, #0
 8009b5e:	d004      	beq.n	8009b6a <SDMMC_GetCmdResp6+0x7a>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL);
 8009b60:	68fb      	ldr	r3, [r7, #12]
 8009b62:	2201      	movs	r2, #1
 8009b64:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_CRC_FAIL;
 8009b66:	2301      	movs	r3, #1
 8009b68:	e02f      	b.n	8009bca <SDMMC_GetCmdResp6+0xda>
  {
    /* Nothing to do */
  }
  
  /* Check response received is of desired command */
  if(SDIO_GetCommandResponse(SDIOx) != SD_CMD)
 8009b6a:	68f8      	ldr	r0, [r7, #12]
 8009b6c:	f7ff fbcb 	bl	8009306 <SDIO_GetCommandResponse>
 8009b70:	4603      	mov	r3, r0
 8009b72:	461a      	mov	r2, r3
 8009b74:	7afb      	ldrb	r3, [r7, #11]
 8009b76:	4293      	cmp	r3, r2
 8009b78:	d001      	beq.n	8009b7e <SDMMC_GetCmdResp6+0x8e>
  {
    return SDMMC_ERROR_CMD_CRC_FAIL;
 8009b7a:	2301      	movs	r3, #1
 8009b7c:	e025      	b.n	8009bca <SDMMC_GetCmdResp6+0xda>
  }
  
  /* Clear all the static flags */
  __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_CMD_FLAGS);
 8009b7e:	68fb      	ldr	r3, [r7, #12]
 8009b80:	22c5      	movs	r2, #197	; 0xc5
 8009b82:	639a      	str	r2, [r3, #56]	; 0x38
  
  /* We have received response, retrieve it.  */
  response_r1 = SDIO_GetResponse(SDIOx, SDIO_RESP1);
 8009b84:	2100      	movs	r1, #0
 8009b86:	68f8      	ldr	r0, [r7, #12]
 8009b88:	f7ff fbca 	bl	8009320 <SDIO_GetResponse>
 8009b8c:	6178      	str	r0, [r7, #20]
  
  if((response_r1 & (SDMMC_R6_GENERAL_UNKNOWN_ERROR | SDMMC_R6_ILLEGAL_CMD | SDMMC_R6_COM_CRC_FAILED)) == SDMMC_ALLZERO)
 8009b8e:	697b      	ldr	r3, [r7, #20]
 8009b90:	f403 4360 	and.w	r3, r3, #57344	; 0xe000
 8009b94:	2b00      	cmp	r3, #0
 8009b96:	d106      	bne.n	8009ba6 <SDMMC_GetCmdResp6+0xb6>
  {
    *pRCA = (uint16_t) (response_r1 >> 16);
 8009b98:	697b      	ldr	r3, [r7, #20]
 8009b9a:	0c1b      	lsrs	r3, r3, #16
 8009b9c:	b29a      	uxth	r2, r3
 8009b9e:	687b      	ldr	r3, [r7, #4]
 8009ba0:	801a      	strh	r2, [r3, #0]
    
    return SDMMC_ERROR_NONE;
 8009ba2:	2300      	movs	r3, #0
 8009ba4:	e011      	b.n	8009bca <SDMMC_GetCmdResp6+0xda>
  }
  else if((response_r1 & SDMMC_R6_ILLEGAL_CMD) == SDMMC_R6_ILLEGAL_CMD)
 8009ba6:	697b      	ldr	r3, [r7, #20]
 8009ba8:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8009bac:	2b00      	cmp	r3, #0
 8009bae:	d002      	beq.n	8009bb6 <SDMMC_GetCmdResp6+0xc6>
  {
    return SDMMC_ERROR_ILLEGAL_CMD;
 8009bb0:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8009bb4:	e009      	b.n	8009bca <SDMMC_GetCmdResp6+0xda>
  }
  else if((response_r1 & SDMMC_R6_COM_CRC_FAILED) == SDMMC_R6_COM_CRC_FAILED)
 8009bb6:	697b      	ldr	r3, [r7, #20]
 8009bb8:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8009bbc:	2b00      	cmp	r3, #0
 8009bbe:	d002      	beq.n	8009bc6 <SDMMC_GetCmdResp6+0xd6>
  {
    return SDMMC_ERROR_COM_CRC_FAILED;
 8009bc0:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8009bc4:	e001      	b.n	8009bca <SDMMC_GetCmdResp6+0xda>
  }
  else
  {
    return SDMMC_ERROR_GENERAL_UNKNOWN_ERR;
 8009bc6:	f44f 3380 	mov.w	r3, #65536	; 0x10000
  }
}
 8009bca:	4618      	mov	r0, r3
 8009bcc:	3720      	adds	r7, #32
 8009bce:	46bd      	mov	sp, r7
 8009bd0:	bd80      	pop	{r7, pc}
 8009bd2:	bf00      	nop
 8009bd4:	20000008 	.word	0x20000008
 8009bd8:	10624dd3 	.word	0x10624dd3

08009bdc <SDMMC_GetCmdResp7>:
  * @brief  Checks for error conditions for R7 response.
  * @param  SDIOx Pointer to SDMMC register base
  * @retval SD Card error state
  */
uint32_t SDMMC_GetCmdResp7(SDIO_TypeDef *SDIOx)
{
 8009bdc:	b480      	push	{r7}
 8009bde:	b085      	sub	sp, #20
 8009be0:	af00      	add	r7, sp, #0
 8009be2:	6078      	str	r0, [r7, #4]
  uint32_t sta_reg;
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDIO_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 8009be4:	4b22      	ldr	r3, [pc, #136]	; (8009c70 <SDMMC_GetCmdResp7+0x94>)
 8009be6:	681b      	ldr	r3, [r3, #0]
 8009be8:	4a22      	ldr	r2, [pc, #136]	; (8009c74 <SDMMC_GetCmdResp7+0x98>)
 8009bea:	fba2 2303 	umull	r2, r3, r2, r3
 8009bee:	0a5b      	lsrs	r3, r3, #9
 8009bf0:	f241 3288 	movw	r2, #5000	; 0x1388
 8009bf4:	fb02 f303 	mul.w	r3, r2, r3
 8009bf8:	60fb      	str	r3, [r7, #12]
  
  do
  {
    if (count-- == 0U)
 8009bfa:	68fb      	ldr	r3, [r7, #12]
 8009bfc:	1e5a      	subs	r2, r3, #1
 8009bfe:	60fa      	str	r2, [r7, #12]
 8009c00:	2b00      	cmp	r3, #0
 8009c02:	d102      	bne.n	8009c0a <SDMMC_GetCmdResp7+0x2e>
    {
      return SDMMC_ERROR_TIMEOUT;
 8009c04:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 8009c08:	e02c      	b.n	8009c64 <SDMMC_GetCmdResp7+0x88>
    }
    sta_reg = SDIOx->STA;
 8009c0a:	687b      	ldr	r3, [r7, #4]
 8009c0c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8009c0e:	60bb      	str	r3, [r7, #8]
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 8009c10:	68bb      	ldr	r3, [r7, #8]
 8009c12:	f003 0345 	and.w	r3, r3, #69	; 0x45
         ((sta_reg & SDIO_FLAG_CMDACT) != 0U ));
 8009c16:	2b00      	cmp	r3, #0
 8009c18:	d0ef      	beq.n	8009bfa <SDMMC_GetCmdResp7+0x1e>
 8009c1a:	68bb      	ldr	r3, [r7, #8]
 8009c1c:	f403 6300 	and.w	r3, r3, #2048	; 0x800
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 8009c20:	2b00      	cmp	r3, #0
 8009c22:	d1ea      	bne.n	8009bfa <SDMMC_GetCmdResp7+0x1e>
    
  if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT))
 8009c24:	687b      	ldr	r3, [r7, #4]
 8009c26:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8009c28:	f003 0304 	and.w	r3, r3, #4
 8009c2c:	2b00      	cmp	r3, #0
 8009c2e:	d004      	beq.n	8009c3a <SDMMC_GetCmdResp7+0x5e>
  {
    /* Card is SD V2.0 compliant */
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT);
 8009c30:	687b      	ldr	r3, [r7, #4]
 8009c32:	2204      	movs	r2, #4
 8009c34:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 8009c36:	2304      	movs	r3, #4
 8009c38:	e014      	b.n	8009c64 <SDMMC_GetCmdResp7+0x88>
  }
  else if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL))
 8009c3a:	687b      	ldr	r3, [r7, #4]
 8009c3c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8009c3e:	f003 0301 	and.w	r3, r3, #1
 8009c42:	2b00      	cmp	r3, #0
 8009c44:	d004      	beq.n	8009c50 <SDMMC_GetCmdResp7+0x74>
  {
    /* Card is SD V2.0 compliant */
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL);
 8009c46:	687b      	ldr	r3, [r7, #4]
 8009c48:	2201      	movs	r2, #1
 8009c4a:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_CRC_FAIL;
 8009c4c:	2301      	movs	r3, #1
 8009c4e:	e009      	b.n	8009c64 <SDMMC_GetCmdResp7+0x88>
  else
  {
    /* Nothing to do */
  }
  
  if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CMDREND))
 8009c50:	687b      	ldr	r3, [r7, #4]
 8009c52:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8009c54:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009c58:	2b00      	cmp	r3, #0
 8009c5a:	d002      	beq.n	8009c62 <SDMMC_GetCmdResp7+0x86>
  {
    /* Card is SD V2.0 compliant */
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CMDREND);
 8009c5c:	687b      	ldr	r3, [r7, #4]
 8009c5e:	2240      	movs	r2, #64	; 0x40
 8009c60:	639a      	str	r2, [r3, #56]	; 0x38
  }
  
  return SDMMC_ERROR_NONE;
 8009c62:	2300      	movs	r3, #0
  
}
 8009c64:	4618      	mov	r0, r3
 8009c66:	3714      	adds	r7, #20
 8009c68:	46bd      	mov	sp, r7
 8009c6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009c6e:	4770      	bx	lr
 8009c70:	20000008 	.word	0x20000008
 8009c74:	10624dd3 	.word	0x10624dd3

08009c78 <SDMMC_GetCmdError>:
  * @brief  Checks for error conditions for CMD0.
  * @param  SDIOx Pointer to SDMMC register base
  * @retval SD Card error state
  */
static uint32_t SDMMC_GetCmdError(SDIO_TypeDef *SDIOx)
{
 8009c78:	b480      	push	{r7}
 8009c7a:	b085      	sub	sp, #20
 8009c7c:	af00      	add	r7, sp, #0
 8009c7e:	6078      	str	r0, [r7, #4]
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDIO_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 8009c80:	4b11      	ldr	r3, [pc, #68]	; (8009cc8 <SDMMC_GetCmdError+0x50>)
 8009c82:	681b      	ldr	r3, [r3, #0]
 8009c84:	4a11      	ldr	r2, [pc, #68]	; (8009ccc <SDMMC_GetCmdError+0x54>)
 8009c86:	fba2 2303 	umull	r2, r3, r2, r3
 8009c8a:	0a5b      	lsrs	r3, r3, #9
 8009c8c:	f241 3288 	movw	r2, #5000	; 0x1388
 8009c90:	fb02 f303 	mul.w	r3, r2, r3
 8009c94:	60fb      	str	r3, [r7, #12]
  
  do
  {
    if (count-- == 0U)
 8009c96:	68fb      	ldr	r3, [r7, #12]
 8009c98:	1e5a      	subs	r2, r3, #1
 8009c9a:	60fa      	str	r2, [r7, #12]
 8009c9c:	2b00      	cmp	r3, #0
 8009c9e:	d102      	bne.n	8009ca6 <SDMMC_GetCmdError+0x2e>
    {
      return SDMMC_ERROR_TIMEOUT;
 8009ca0:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 8009ca4:	e009      	b.n	8009cba <SDMMC_GetCmdError+0x42>
    }
    
  }while(!__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CMDSENT));
 8009ca6:	687b      	ldr	r3, [r7, #4]
 8009ca8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8009caa:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8009cae:	2b00      	cmp	r3, #0
 8009cb0:	d0f1      	beq.n	8009c96 <SDMMC_GetCmdError+0x1e>
  
  /* Clear all the static flags */
  __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_CMD_FLAGS);
 8009cb2:	687b      	ldr	r3, [r7, #4]
 8009cb4:	22c5      	movs	r2, #197	; 0xc5
 8009cb6:	639a      	str	r2, [r3, #56]	; 0x38
  
  return SDMMC_ERROR_NONE;
 8009cb8:	2300      	movs	r3, #0
}
 8009cba:	4618      	mov	r0, r3
 8009cbc:	3714      	adds	r7, #20
 8009cbe:	46bd      	mov	sp, r7
 8009cc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009cc4:	4770      	bx	lr
 8009cc6:	bf00      	nop
 8009cc8:	20000008 	.word	0x20000008
 8009ccc:	10624dd3 	.word	0x10624dd3

08009cd0 <MX_FATFS_Init>:
/* USER CODE BEGIN Variables */

/* USER CODE END Variables */

void MX_FATFS_Init(void)
{
 8009cd0:	b580      	push	{r7, lr}
 8009cd2:	af00      	add	r7, sp, #0
    /*## FatFS: Link the SD driver ###########################*/
    retSD = FATFS_LinkDriver(&SD_Driver, SDPath);
 8009cd4:	4908      	ldr	r1, [pc, #32]	; (8009cf8 <MX_FATFS_Init+0x28>)
 8009cd6:	4809      	ldr	r0, [pc, #36]	; (8009cfc <MX_FATFS_Init+0x2c>)
 8009cd8:	f001 ffe0 	bl	800bc9c <FATFS_LinkDriver>
 8009cdc:	4603      	mov	r3, r0
 8009cde:	461a      	mov	r2, r3
 8009ce0:	4b07      	ldr	r3, [pc, #28]	; (8009d00 <MX_FATFS_Init+0x30>)
 8009ce2:	701a      	strb	r2, [r3, #0]
    /*## FatFS: Link the USER driver ###########################*/
    retUSER = FATFS_LinkDriver(&USER_Driver, USERPath);
 8009ce4:	4907      	ldr	r1, [pc, #28]	; (8009d04 <MX_FATFS_Init+0x34>)
 8009ce6:	4808      	ldr	r0, [pc, #32]	; (8009d08 <MX_FATFS_Init+0x38>)
 8009ce8:	f001 ffd8 	bl	800bc9c <FATFS_LinkDriver>
 8009cec:	4603      	mov	r3, r0
 8009cee:	461a      	mov	r2, r3
 8009cf0:	4b06      	ldr	r3, [pc, #24]	; (8009d0c <MX_FATFS_Init+0x3c>)
 8009cf2:	701a      	strb	r2, [r3, #0]

    /* USER CODE BEGIN Init */
    /* additional user code for init */
    /* USER CODE END Init */
}
 8009cf4:	bf00      	nop
 8009cf6:	bd80      	pop	{r7, pc}
 8009cf8:	200011cc 	.word	0x200011cc
 8009cfc:	08013e9c 	.word	0x08013e9c
 8009d00:	200011c8 	.word	0x200011c8
 8009d04:	200011d4 	.word	0x200011d4
 8009d08:	20000014 	.word	0x20000014
 8009d0c:	200011d0 	.word	0x200011d0

08009d10 <BSP_SD_Init>:
/**
  * @brief  Initializes the SD card device.
  * @retval SD status
  */
__weak uint8_t BSP_SD_Init(void)
{
 8009d10:	b580      	push	{r7, lr}
 8009d12:	b082      	sub	sp, #8
 8009d14:	af00      	add	r7, sp, #0
  uint8_t sd_state = MSD_OK;
 8009d16:	2300      	movs	r3, #0
 8009d18:	71fb      	strb	r3, [r7, #7]
  /* Check if the SD card is plugged in the slot */
  if (BSP_SD_IsDetected() != SD_PRESENT)
 8009d1a:	f000 f896 	bl	8009e4a <BSP_SD_IsDetected>
 8009d1e:	4603      	mov	r3, r0
 8009d20:	2b01      	cmp	r3, #1
 8009d22:	d001      	beq.n	8009d28 <BSP_SD_Init+0x18>
  {
    return MSD_ERROR;
 8009d24:	2301      	movs	r3, #1
 8009d26:	e012      	b.n	8009d4e <BSP_SD_Init+0x3e>
  }
  /* HAL SD initialization */
  sd_state = HAL_SD_Init(&hsd);
 8009d28:	480b      	ldr	r0, [pc, #44]	; (8009d58 <BSP_SD_Init+0x48>)
 8009d2a:	f7fb f8bf 	bl	8004eac <HAL_SD_Init>
 8009d2e:	4603      	mov	r3, r0
 8009d30:	71fb      	strb	r3, [r7, #7]
  /* Configure SD Bus width (4 bits mode selected) */
  if (sd_state == MSD_OK)
 8009d32:	79fb      	ldrb	r3, [r7, #7]
 8009d34:	2b00      	cmp	r3, #0
 8009d36:	d109      	bne.n	8009d4c <BSP_SD_Init+0x3c>
  {
    /* Enable wide operation */
    if (HAL_SD_ConfigWideBusOperation(&hsd, SDIO_BUS_WIDE_4B) != HAL_OK)
 8009d38:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8009d3c:	4806      	ldr	r0, [pc, #24]	; (8009d58 <BSP_SD_Init+0x48>)
 8009d3e:	f7fb fe8d 	bl	8005a5c <HAL_SD_ConfigWideBusOperation>
 8009d42:	4603      	mov	r3, r0
 8009d44:	2b00      	cmp	r3, #0
 8009d46:	d001      	beq.n	8009d4c <BSP_SD_Init+0x3c>
    {
      sd_state = MSD_ERROR;
 8009d48:	2301      	movs	r3, #1
 8009d4a:	71fb      	strb	r3, [r7, #7]
    }
  }

  return sd_state;
 8009d4c:	79fb      	ldrb	r3, [r7, #7]
}
 8009d4e:	4618      	mov	r0, r3
 8009d50:	3708      	adds	r7, #8
 8009d52:	46bd      	mov	sp, r7
 8009d54:	bd80      	pop	{r7, pc}
 8009d56:	bf00      	nop
 8009d58:	20000c5c 	.word	0x20000c5c

08009d5c <BSP_SD_ReadBlocks_DMA>:
  * @param  ReadAddr: Address from where data is to be read
  * @param  NumOfBlocks: Number of SD blocks to read
  * @retval SD status
  */
__weak uint8_t BSP_SD_ReadBlocks_DMA(uint32_t *pData, uint32_t ReadAddr, uint32_t NumOfBlocks)
{
 8009d5c:	b580      	push	{r7, lr}
 8009d5e:	b086      	sub	sp, #24
 8009d60:	af00      	add	r7, sp, #0
 8009d62:	60f8      	str	r0, [r7, #12]
 8009d64:	60b9      	str	r1, [r7, #8]
 8009d66:	607a      	str	r2, [r7, #4]
  uint8_t sd_state = MSD_OK;
 8009d68:	2300      	movs	r3, #0
 8009d6a:	75fb      	strb	r3, [r7, #23]

  /* Read block(s) in DMA transfer mode */
  if (HAL_SD_ReadBlocks_DMA(&hsd, (uint8_t *)pData, ReadAddr, NumOfBlocks) != HAL_OK)
 8009d6c:	687b      	ldr	r3, [r7, #4]
 8009d6e:	68ba      	ldr	r2, [r7, #8]
 8009d70:	68f9      	ldr	r1, [r7, #12]
 8009d72:	4806      	ldr	r0, [pc, #24]	; (8009d8c <BSP_SD_ReadBlocks_DMA+0x30>)
 8009d74:	f7fb f94a 	bl	800500c <HAL_SD_ReadBlocks_DMA>
 8009d78:	4603      	mov	r3, r0
 8009d7a:	2b00      	cmp	r3, #0
 8009d7c:	d001      	beq.n	8009d82 <BSP_SD_ReadBlocks_DMA+0x26>
  {
    sd_state = MSD_ERROR;
 8009d7e:	2301      	movs	r3, #1
 8009d80:	75fb      	strb	r3, [r7, #23]
  }

  return sd_state;
 8009d82:	7dfb      	ldrb	r3, [r7, #23]
}
 8009d84:	4618      	mov	r0, r3
 8009d86:	3718      	adds	r7, #24
 8009d88:	46bd      	mov	sp, r7
 8009d8a:	bd80      	pop	{r7, pc}
 8009d8c:	20000c5c 	.word	0x20000c5c

08009d90 <BSP_SD_WriteBlocks_DMA>:
  * @param  WriteAddr: Address from where data is to be written
  * @param  NumOfBlocks: Number of SD blocks to write
  * @retval SD status
  */
__weak uint8_t BSP_SD_WriteBlocks_DMA(uint32_t *pData, uint32_t WriteAddr, uint32_t NumOfBlocks)
{
 8009d90:	b580      	push	{r7, lr}
 8009d92:	b086      	sub	sp, #24
 8009d94:	af00      	add	r7, sp, #0
 8009d96:	60f8      	str	r0, [r7, #12]
 8009d98:	60b9      	str	r1, [r7, #8]
 8009d9a:	607a      	str	r2, [r7, #4]
  uint8_t sd_state = MSD_OK;
 8009d9c:	2300      	movs	r3, #0
 8009d9e:	75fb      	strb	r3, [r7, #23]

  /* Write block(s) in DMA transfer mode */
  if (HAL_SD_WriteBlocks_DMA(&hsd, (uint8_t *)pData, WriteAddr, NumOfBlocks) != HAL_OK)
 8009da0:	687b      	ldr	r3, [r7, #4]
 8009da2:	68ba      	ldr	r2, [r7, #8]
 8009da4:	68f9      	ldr	r1, [r7, #12]
 8009da6:	4806      	ldr	r0, [pc, #24]	; (8009dc0 <BSP_SD_WriteBlocks_DMA+0x30>)
 8009da8:	f7fb fa12 	bl	80051d0 <HAL_SD_WriteBlocks_DMA>
 8009dac:	4603      	mov	r3, r0
 8009dae:	2b00      	cmp	r3, #0
 8009db0:	d001      	beq.n	8009db6 <BSP_SD_WriteBlocks_DMA+0x26>
  {
    sd_state = MSD_ERROR;
 8009db2:	2301      	movs	r3, #1
 8009db4:	75fb      	strb	r3, [r7, #23]
  }

  return sd_state;
 8009db6:	7dfb      	ldrb	r3, [r7, #23]
}
 8009db8:	4618      	mov	r0, r3
 8009dba:	3718      	adds	r7, #24
 8009dbc:	46bd      	mov	sp, r7
 8009dbe:	bd80      	pop	{r7, pc}
 8009dc0:	20000c5c 	.word	0x20000c5c

08009dc4 <BSP_SD_GetCardState>:
  *          This value can be one of the following values:
  *            @arg  SD_TRANSFER_OK: No data transfer is acting
  *            @arg  SD_TRANSFER_BUSY: Data transfer is acting
  */
__weak uint8_t BSP_SD_GetCardState(void)
{
 8009dc4:	b580      	push	{r7, lr}
 8009dc6:	af00      	add	r7, sp, #0
  return ((HAL_SD_GetCardState(&hsd) == HAL_SD_CARD_TRANSFER ) ? SD_TRANSFER_OK : SD_TRANSFER_BUSY);
 8009dc8:	4805      	ldr	r0, [pc, #20]	; (8009de0 <BSP_SD_GetCardState+0x1c>)
 8009dca:	f7fb fee1 	bl	8005b90 <HAL_SD_GetCardState>
 8009dce:	4603      	mov	r3, r0
 8009dd0:	2b04      	cmp	r3, #4
 8009dd2:	bf14      	ite	ne
 8009dd4:	2301      	movne	r3, #1
 8009dd6:	2300      	moveq	r3, #0
 8009dd8:	b2db      	uxtb	r3, r3
}
 8009dda:	4618      	mov	r0, r3
 8009ddc:	bd80      	pop	{r7, pc}
 8009dde:	bf00      	nop
 8009de0:	20000c5c 	.word	0x20000c5c

08009de4 <BSP_SD_GetCardInfo>:
  * @brief  Get SD information about specific SD card.
  * @param  CardInfo: Pointer to HAL_SD_CardInfoTypedef structure
  * @retval None
  */
__weak void BSP_SD_GetCardInfo(HAL_SD_CardInfoTypeDef *CardInfo)
{
 8009de4:	b580      	push	{r7, lr}
 8009de6:	b082      	sub	sp, #8
 8009de8:	af00      	add	r7, sp, #0
 8009dea:	6078      	str	r0, [r7, #4]
  /* Get SD card Information */
  HAL_SD_GetCardInfo(&hsd, CardInfo);
 8009dec:	6879      	ldr	r1, [r7, #4]
 8009dee:	4803      	ldr	r0, [pc, #12]	; (8009dfc <BSP_SD_GetCardInfo+0x18>)
 8009df0:	f7fb fe08 	bl	8005a04 <HAL_SD_GetCardInfo>
}
 8009df4:	bf00      	nop
 8009df6:	3708      	adds	r7, #8
 8009df8:	46bd      	mov	sp, r7
 8009dfa:	bd80      	pop	{r7, pc}
 8009dfc:	20000c5c 	.word	0x20000c5c

08009e00 <HAL_SD_AbortCallback>:
  * @brief SD Abort callbacks
  * @param hsd: SD handle
  * @retval None
  */
void HAL_SD_AbortCallback(SD_HandleTypeDef *hsd)
{
 8009e00:	b580      	push	{r7, lr}
 8009e02:	b082      	sub	sp, #8
 8009e04:	af00      	add	r7, sp, #0
 8009e06:	6078      	str	r0, [r7, #4]
  BSP_SD_AbortCallback();
 8009e08:	f000 f818 	bl	8009e3c <BSP_SD_AbortCallback>
}
 8009e0c:	bf00      	nop
 8009e0e:	3708      	adds	r7, #8
 8009e10:	46bd      	mov	sp, r7
 8009e12:	bd80      	pop	{r7, pc}

08009e14 <HAL_SD_TxCpltCallback>:
  * @brief Tx Transfer completed callback
  * @param hsd: SD handle
  * @retval None
  */
void HAL_SD_TxCpltCallback(SD_HandleTypeDef *hsd)
{
 8009e14:	b580      	push	{r7, lr}
 8009e16:	b082      	sub	sp, #8
 8009e18:	af00      	add	r7, sp, #0
 8009e1a:	6078      	str	r0, [r7, #4]
  BSP_SD_WriteCpltCallback();
 8009e1c:	f000 f9a8 	bl	800a170 <BSP_SD_WriteCpltCallback>
}
 8009e20:	bf00      	nop
 8009e22:	3708      	adds	r7, #8
 8009e24:	46bd      	mov	sp, r7
 8009e26:	bd80      	pop	{r7, pc}

08009e28 <HAL_SD_RxCpltCallback>:
  * @brief Rx Transfer completed callback
  * @param hsd: SD handle
  * @retval None
  */
void HAL_SD_RxCpltCallback(SD_HandleTypeDef *hsd)
{
 8009e28:	b580      	push	{r7, lr}
 8009e2a:	b082      	sub	sp, #8
 8009e2c:	af00      	add	r7, sp, #0
 8009e2e:	6078      	str	r0, [r7, #4]
  BSP_SD_ReadCpltCallback();
 8009e30:	f000 f9aa 	bl	800a188 <BSP_SD_ReadCpltCallback>
}
 8009e34:	bf00      	nop
 8009e36:	3708      	adds	r7, #8
 8009e38:	46bd      	mov	sp, r7
 8009e3a:	bd80      	pop	{r7, pc}

08009e3c <BSP_SD_AbortCallback>:
  * @brief BSP SD Abort callback
  * @retval None
  * @note empty (up to the user to fill it in or to remove it if useless)
  */
__weak void BSP_SD_AbortCallback(void)
{
 8009e3c:	b480      	push	{r7}
 8009e3e:	af00      	add	r7, sp, #0

}
 8009e40:	bf00      	nop
 8009e42:	46bd      	mov	sp, r7
 8009e44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009e48:	4770      	bx	lr

08009e4a <BSP_SD_IsDetected>:
 * @brief  Detects if SD card is correctly plugged in the memory slot or not.
 * @param  None
 * @retval Returns if SD is detected or not
 */
__weak uint8_t BSP_SD_IsDetected(void)
{
 8009e4a:	b580      	push	{r7, lr}
 8009e4c:	b082      	sub	sp, #8
 8009e4e:	af00      	add	r7, sp, #0
  __IO uint8_t status = SD_PRESENT;
 8009e50:	2301      	movs	r3, #1
 8009e52:	71fb      	strb	r3, [r7, #7]

  if (BSP_PlatformIsDetected() == 0x0)
 8009e54:	f000 f80c 	bl	8009e70 <BSP_PlatformIsDetected>
 8009e58:	4603      	mov	r3, r0
 8009e5a:	2b00      	cmp	r3, #0
 8009e5c:	d101      	bne.n	8009e62 <BSP_SD_IsDetected+0x18>
  {
    status = SD_NOT_PRESENT;
 8009e5e:	2300      	movs	r3, #0
 8009e60:	71fb      	strb	r3, [r7, #7]
  }

  return status;
 8009e62:	79fb      	ldrb	r3, [r7, #7]
 8009e64:	b2db      	uxtb	r3, r3
}
 8009e66:	4618      	mov	r0, r3
 8009e68:	3708      	adds	r7, #8
 8009e6a:	46bd      	mov	sp, r7
 8009e6c:	bd80      	pop	{r7, pc}
	...

08009e70 <BSP_PlatformIsDetected>:
  ******************************************************************************
*/
/* USER CODE END Header */
#include "fatfs_platform.h"

uint8_t	BSP_PlatformIsDetected(void) {
 8009e70:	b580      	push	{r7, lr}
 8009e72:	b082      	sub	sp, #8
 8009e74:	af00      	add	r7, sp, #0
    uint8_t status = SD_PRESENT;
 8009e76:	2301      	movs	r3, #1
 8009e78:	71fb      	strb	r3, [r7, #7]
    /* Check SD card detect pin */
    if(HAL_GPIO_ReadPin(SD_DETECT_GPIO_PORT, SD_DETECT_PIN) != GPIO_PIN_RESET)
 8009e7a:	f44f 7180 	mov.w	r1, #256	; 0x100
 8009e7e:	4806      	ldr	r0, [pc, #24]	; (8009e98 <BSP_PlatformIsDetected+0x28>)
 8009e80:	f7fa fb1a 	bl	80044b8 <HAL_GPIO_ReadPin>
 8009e84:	4603      	mov	r3, r0
 8009e86:	2b00      	cmp	r3, #0
 8009e88:	d001      	beq.n	8009e8e <BSP_PlatformIsDetected+0x1e>
    {
        status = SD_NOT_PRESENT;
 8009e8a:	2300      	movs	r3, #0
 8009e8c:	71fb      	strb	r3, [r7, #7]
    }
    /* USER CODE BEGIN 1 */
    /* user code can be inserted here */
    /* USER CODE END 1 */
    return status;
 8009e8e:	79fb      	ldrb	r3, [r7, #7]
}
 8009e90:	4618      	mov	r0, r3
 8009e92:	3708      	adds	r7, #8
 8009e94:	46bd      	mov	sp, r7
 8009e96:	bd80      	pop	{r7, pc}
 8009e98:	40021400 	.word	0x40021400

08009e9c <SD_CheckStatusWithTimeout>:
/* USER CODE END beforeFunctionSection */

/* Private functions ---------------------------------------------------------*/

static int SD_CheckStatusWithTimeout(uint32_t timeout)
{
 8009e9c:	b580      	push	{r7, lr}
 8009e9e:	b084      	sub	sp, #16
 8009ea0:	af00      	add	r7, sp, #0
 8009ea2:	6078      	str	r0, [r7, #4]
  uint32_t timer = HAL_GetTick();
 8009ea4:	f7f9 f850 	bl	8002f48 <HAL_GetTick>
 8009ea8:	60f8      	str	r0, [r7, #12]
  /* block until SDIO IP is ready again or a timeout occur */
  while(HAL_GetTick() - timer < timeout)
 8009eaa:	e006      	b.n	8009eba <SD_CheckStatusWithTimeout+0x1e>
  {
    if (BSP_SD_GetCardState() == SD_TRANSFER_OK)
 8009eac:	f7ff ff8a 	bl	8009dc4 <BSP_SD_GetCardState>
 8009eb0:	4603      	mov	r3, r0
 8009eb2:	2b00      	cmp	r3, #0
 8009eb4:	d101      	bne.n	8009eba <SD_CheckStatusWithTimeout+0x1e>
    {
      return 0;
 8009eb6:	2300      	movs	r3, #0
 8009eb8:	e009      	b.n	8009ece <SD_CheckStatusWithTimeout+0x32>
  while(HAL_GetTick() - timer < timeout)
 8009eba:	f7f9 f845 	bl	8002f48 <HAL_GetTick>
 8009ebe:	4602      	mov	r2, r0
 8009ec0:	68fb      	ldr	r3, [r7, #12]
 8009ec2:	1ad3      	subs	r3, r2, r3
 8009ec4:	687a      	ldr	r2, [r7, #4]
 8009ec6:	429a      	cmp	r2, r3
 8009ec8:	d8f0      	bhi.n	8009eac <SD_CheckStatusWithTimeout+0x10>
    }
  }

  return -1;
 8009eca:	f04f 33ff 	mov.w	r3, #4294967295
}
 8009ece:	4618      	mov	r0, r3
 8009ed0:	3710      	adds	r7, #16
 8009ed2:	46bd      	mov	sp, r7
 8009ed4:	bd80      	pop	{r7, pc}
	...

08009ed8 <SD_CheckStatus>:

static DSTATUS SD_CheckStatus(BYTE lun)
{
 8009ed8:	b580      	push	{r7, lr}
 8009eda:	b082      	sub	sp, #8
 8009edc:	af00      	add	r7, sp, #0
 8009ede:	4603      	mov	r3, r0
 8009ee0:	71fb      	strb	r3, [r7, #7]
  Stat = STA_NOINIT;
 8009ee2:	4b0b      	ldr	r3, [pc, #44]	; (8009f10 <SD_CheckStatus+0x38>)
 8009ee4:	2201      	movs	r2, #1
 8009ee6:	701a      	strb	r2, [r3, #0]

  if(BSP_SD_GetCardState() == MSD_OK)
 8009ee8:	f7ff ff6c 	bl	8009dc4 <BSP_SD_GetCardState>
 8009eec:	4603      	mov	r3, r0
 8009eee:	2b00      	cmp	r3, #0
 8009ef0:	d107      	bne.n	8009f02 <SD_CheckStatus+0x2a>
  {
    Stat &= ~STA_NOINIT;
 8009ef2:	4b07      	ldr	r3, [pc, #28]	; (8009f10 <SD_CheckStatus+0x38>)
 8009ef4:	781b      	ldrb	r3, [r3, #0]
 8009ef6:	b2db      	uxtb	r3, r3
 8009ef8:	f023 0301 	bic.w	r3, r3, #1
 8009efc:	b2da      	uxtb	r2, r3
 8009efe:	4b04      	ldr	r3, [pc, #16]	; (8009f10 <SD_CheckStatus+0x38>)
 8009f00:	701a      	strb	r2, [r3, #0]
  }

  return Stat;
 8009f02:	4b03      	ldr	r3, [pc, #12]	; (8009f10 <SD_CheckStatus+0x38>)
 8009f04:	781b      	ldrb	r3, [r3, #0]
 8009f06:	b2db      	uxtb	r3, r3
}
 8009f08:	4618      	mov	r0, r3
 8009f0a:	3708      	adds	r7, #8
 8009f0c:	46bd      	mov	sp, r7
 8009f0e:	bd80      	pop	{r7, pc}
 8009f10:	20000011 	.word	0x20000011

08009f14 <SD_initialize>:
  * @brief  Initializes a Drive
  * @param  lun : not used
  * @retval DSTATUS: Operation status
  */
DSTATUS SD_initialize(BYTE lun)
{
 8009f14:	b580      	push	{r7, lr}
 8009f16:	b082      	sub	sp, #8
 8009f18:	af00      	add	r7, sp, #0
 8009f1a:	4603      	mov	r3, r0
 8009f1c:	71fb      	strb	r3, [r7, #7]

#if !defined(DISABLE_SD_INIT)

  if(BSP_SD_Init() == MSD_OK)
 8009f1e:	f7ff fef7 	bl	8009d10 <BSP_SD_Init>
 8009f22:	4603      	mov	r3, r0
 8009f24:	2b00      	cmp	r3, #0
 8009f26:	d107      	bne.n	8009f38 <SD_initialize+0x24>
  {
    Stat = SD_CheckStatus(lun);
 8009f28:	79fb      	ldrb	r3, [r7, #7]
 8009f2a:	4618      	mov	r0, r3
 8009f2c:	f7ff ffd4 	bl	8009ed8 <SD_CheckStatus>
 8009f30:	4603      	mov	r3, r0
 8009f32:	461a      	mov	r2, r3
 8009f34:	4b04      	ldr	r3, [pc, #16]	; (8009f48 <SD_initialize+0x34>)
 8009f36:	701a      	strb	r2, [r3, #0]

#else
  Stat = SD_CheckStatus(lun);
#endif

  return Stat;
 8009f38:	4b03      	ldr	r3, [pc, #12]	; (8009f48 <SD_initialize+0x34>)
 8009f3a:	781b      	ldrb	r3, [r3, #0]
 8009f3c:	b2db      	uxtb	r3, r3
}
 8009f3e:	4618      	mov	r0, r3
 8009f40:	3708      	adds	r7, #8
 8009f42:	46bd      	mov	sp, r7
 8009f44:	bd80      	pop	{r7, pc}
 8009f46:	bf00      	nop
 8009f48:	20000011 	.word	0x20000011

08009f4c <SD_status>:
  * @brief  Gets Disk Status
  * @param  lun : not used
  * @retval DSTATUS: Operation status
  */
DSTATUS SD_status(BYTE lun)
{
 8009f4c:	b580      	push	{r7, lr}
 8009f4e:	b082      	sub	sp, #8
 8009f50:	af00      	add	r7, sp, #0
 8009f52:	4603      	mov	r3, r0
 8009f54:	71fb      	strb	r3, [r7, #7]
  return SD_CheckStatus(lun);
 8009f56:	79fb      	ldrb	r3, [r7, #7]
 8009f58:	4618      	mov	r0, r3
 8009f5a:	f7ff ffbd 	bl	8009ed8 <SD_CheckStatus>
 8009f5e:	4603      	mov	r3, r0
}
 8009f60:	4618      	mov	r0, r3
 8009f62:	3708      	adds	r7, #8
 8009f64:	46bd      	mov	sp, r7
 8009f66:	bd80      	pop	{r7, pc}

08009f68 <SD_read>:
  * @param  count: Number of sectors to read (1..128)
  * @retval DRESULT: Operation result
  */

DRESULT SD_read(BYTE lun, BYTE *buff, DWORD sector, UINT count)
{
 8009f68:	b580      	push	{r7, lr}
 8009f6a:	b086      	sub	sp, #24
 8009f6c:	af00      	add	r7, sp, #0
 8009f6e:	60b9      	str	r1, [r7, #8]
 8009f70:	607a      	str	r2, [r7, #4]
 8009f72:	603b      	str	r3, [r7, #0]
 8009f74:	4603      	mov	r3, r0
 8009f76:	73fb      	strb	r3, [r7, #15]
  DRESULT res = RES_ERROR;
 8009f78:	2301      	movs	r3, #1
 8009f7a:	75fb      	strb	r3, [r7, #23]

  /*
  * ensure the SDCard is ready for a new operation
  */

  if (SD_CheckStatusWithTimeout(SD_TIMEOUT) < 0)
 8009f7c:	f247 5030 	movw	r0, #30000	; 0x7530
 8009f80:	f7ff ff8c 	bl	8009e9c <SD_CheckStatusWithTimeout>
 8009f84:	4603      	mov	r3, r0
 8009f86:	2b00      	cmp	r3, #0
 8009f88:	da01      	bge.n	8009f8e <SD_read+0x26>
  {
    return res;
 8009f8a:	7dfb      	ldrb	r3, [r7, #23]
 8009f8c:	e03b      	b.n	800a006 <SD_read+0x9e>

#if defined(ENABLE_SCRATCH_BUFFER)
  if (!((uint32_t)buff & 0x3))
  {
#endif
    if(BSP_SD_ReadBlocks_DMA((uint32_t*)buff,
 8009f8e:	683a      	ldr	r2, [r7, #0]
 8009f90:	6879      	ldr	r1, [r7, #4]
 8009f92:	68b8      	ldr	r0, [r7, #8]
 8009f94:	f7ff fee2 	bl	8009d5c <BSP_SD_ReadBlocks_DMA>
 8009f98:	4603      	mov	r3, r0
 8009f9a:	2b00      	cmp	r3, #0
 8009f9c:	d132      	bne.n	800a004 <SD_read+0x9c>
                             (uint32_t) (sector),
                             count) == MSD_OK)
    {
      ReadStatus = 0;
 8009f9e:	4b1c      	ldr	r3, [pc, #112]	; (800a010 <SD_read+0xa8>)
 8009fa0:	2200      	movs	r2, #0
 8009fa2:	601a      	str	r2, [r3, #0]
      /* Wait that the reading process is completed or a timeout occurs */
      timeout = HAL_GetTick();
 8009fa4:	f7f8 ffd0 	bl	8002f48 <HAL_GetTick>
 8009fa8:	6138      	str	r0, [r7, #16]
      while((ReadStatus == 0) && ((HAL_GetTick() - timeout) < SD_TIMEOUT))
 8009faa:	bf00      	nop
 8009fac:	4b18      	ldr	r3, [pc, #96]	; (800a010 <SD_read+0xa8>)
 8009fae:	681b      	ldr	r3, [r3, #0]
 8009fb0:	2b00      	cmp	r3, #0
 8009fb2:	d108      	bne.n	8009fc6 <SD_read+0x5e>
 8009fb4:	f7f8 ffc8 	bl	8002f48 <HAL_GetTick>
 8009fb8:	4602      	mov	r2, r0
 8009fba:	693b      	ldr	r3, [r7, #16]
 8009fbc:	1ad3      	subs	r3, r2, r3
 8009fbe:	f247 522f 	movw	r2, #29999	; 0x752f
 8009fc2:	4293      	cmp	r3, r2
 8009fc4:	d9f2      	bls.n	8009fac <SD_read+0x44>
      {
      }
      /* in case of a timeout return error */
      if (ReadStatus == 0)
 8009fc6:	4b12      	ldr	r3, [pc, #72]	; (800a010 <SD_read+0xa8>)
 8009fc8:	681b      	ldr	r3, [r3, #0]
 8009fca:	2b00      	cmp	r3, #0
 8009fcc:	d102      	bne.n	8009fd4 <SD_read+0x6c>
      {
        res = RES_ERROR;
 8009fce:	2301      	movs	r3, #1
 8009fd0:	75fb      	strb	r3, [r7, #23]
 8009fd2:	e017      	b.n	800a004 <SD_read+0x9c>
      }
      else
      {
        ReadStatus = 0;
 8009fd4:	4b0e      	ldr	r3, [pc, #56]	; (800a010 <SD_read+0xa8>)
 8009fd6:	2200      	movs	r2, #0
 8009fd8:	601a      	str	r2, [r3, #0]
        timeout = HAL_GetTick();
 8009fda:	f7f8 ffb5 	bl	8002f48 <HAL_GetTick>
 8009fde:	6138      	str	r0, [r7, #16]

        while((HAL_GetTick() - timeout) < SD_TIMEOUT)
 8009fe0:	e007      	b.n	8009ff2 <SD_read+0x8a>
        {
          if (BSP_SD_GetCardState() == SD_TRANSFER_OK)
 8009fe2:	f7ff feef 	bl	8009dc4 <BSP_SD_GetCardState>
 8009fe6:	4603      	mov	r3, r0
 8009fe8:	2b00      	cmp	r3, #0
 8009fea:	d102      	bne.n	8009ff2 <SD_read+0x8a>
          {
            res = RES_OK;
 8009fec:	2300      	movs	r3, #0
 8009fee:	75fb      	strb	r3, [r7, #23]
            adjust the address and the D-Cache size to invalidate accordingly.
            */
            alignedAddr = (uint32_t)buff & ~0x1F;
            SCB_InvalidateDCache_by_Addr((uint32_t*)alignedAddr, count*BLOCKSIZE + ((uint32_t)buff - alignedAddr));
#endif
            break;
 8009ff0:	e008      	b.n	800a004 <SD_read+0x9c>
        while((HAL_GetTick() - timeout) < SD_TIMEOUT)
 8009ff2:	f7f8 ffa9 	bl	8002f48 <HAL_GetTick>
 8009ff6:	4602      	mov	r2, r0
 8009ff8:	693b      	ldr	r3, [r7, #16]
 8009ffa:	1ad3      	subs	r3, r2, r3
 8009ffc:	f247 522f 	movw	r2, #29999	; 0x752f
 800a000:	4293      	cmp	r3, r2
 800a002:	d9ee      	bls.n	8009fe2 <SD_read+0x7a>
      if ((i == count) && (ret == MSD_OK))
        res = RES_OK;
    }
#endif

  return res;
 800a004:	7dfb      	ldrb	r3, [r7, #23]
}
 800a006:	4618      	mov	r0, r3
 800a008:	3718      	adds	r7, #24
 800a00a:	46bd      	mov	sp, r7
 800a00c:	bd80      	pop	{r7, pc}
 800a00e:	bf00      	nop
 800a010:	200011dc 	.word	0x200011dc

0800a014 <SD_write>:
  * @retval DRESULT: Operation result
  */
#if _USE_WRITE == 1

DRESULT SD_write(BYTE lun, const BYTE *buff, DWORD sector, UINT count)
{
 800a014:	b580      	push	{r7, lr}
 800a016:	b086      	sub	sp, #24
 800a018:	af00      	add	r7, sp, #0
 800a01a:	60b9      	str	r1, [r7, #8]
 800a01c:	607a      	str	r2, [r7, #4]
 800a01e:	603b      	str	r3, [r7, #0]
 800a020:	4603      	mov	r3, r0
 800a022:	73fb      	strb	r3, [r7, #15]
  DRESULT res = RES_ERROR;
 800a024:	2301      	movs	r3, #1
 800a026:	75fb      	strb	r3, [r7, #23]
#if defined(ENABLE_SCRATCH_BUFFER)
  uint8_t ret;
  int i;
#endif

   WriteStatus = 0;
 800a028:	4b24      	ldr	r3, [pc, #144]	; (800a0bc <SD_write+0xa8>)
 800a02a:	2200      	movs	r2, #0
 800a02c:	601a      	str	r2, [r3, #0]
#if (ENABLE_SD_DMA_CACHE_MAINTENANCE == 1)
  uint32_t alignedAddr;
#endif

  if (SD_CheckStatusWithTimeout(SD_TIMEOUT) < 0)
 800a02e:	f247 5030 	movw	r0, #30000	; 0x7530
 800a032:	f7ff ff33 	bl	8009e9c <SD_CheckStatusWithTimeout>
 800a036:	4603      	mov	r3, r0
 800a038:	2b00      	cmp	r3, #0
 800a03a:	da01      	bge.n	800a040 <SD_write+0x2c>
  {
    return res;
 800a03c:	7dfb      	ldrb	r3, [r7, #23]
 800a03e:	e038      	b.n	800a0b2 <SD_write+0x9e>
    */
    alignedAddr = (uint32_t)buff &  ~0x1F;
    SCB_CleanDCache_by_Addr((uint32_t*)alignedAddr, count*BLOCKSIZE + ((uint32_t)buff - alignedAddr));
#endif

    if(BSP_SD_WriteBlocks_DMA((uint32_t*)buff,
 800a040:	683a      	ldr	r2, [r7, #0]
 800a042:	6879      	ldr	r1, [r7, #4]
 800a044:	68b8      	ldr	r0, [r7, #8]
 800a046:	f7ff fea3 	bl	8009d90 <BSP_SD_WriteBlocks_DMA>
 800a04a:	4603      	mov	r3, r0
 800a04c:	2b00      	cmp	r3, #0
 800a04e:	d12f      	bne.n	800a0b0 <SD_write+0x9c>
                              (uint32_t)(sector),
                              count) == MSD_OK)
    {
      /* Wait that writing process is completed or a timeout occurs */

      timeout = HAL_GetTick();
 800a050:	f7f8 ff7a 	bl	8002f48 <HAL_GetTick>
 800a054:	6138      	str	r0, [r7, #16]
      while((WriteStatus == 0) && ((HAL_GetTick() - timeout) < SD_TIMEOUT))
 800a056:	bf00      	nop
 800a058:	4b18      	ldr	r3, [pc, #96]	; (800a0bc <SD_write+0xa8>)
 800a05a:	681b      	ldr	r3, [r3, #0]
 800a05c:	2b00      	cmp	r3, #0
 800a05e:	d108      	bne.n	800a072 <SD_write+0x5e>
 800a060:	f7f8 ff72 	bl	8002f48 <HAL_GetTick>
 800a064:	4602      	mov	r2, r0
 800a066:	693b      	ldr	r3, [r7, #16]
 800a068:	1ad3      	subs	r3, r2, r3
 800a06a:	f247 522f 	movw	r2, #29999	; 0x752f
 800a06e:	4293      	cmp	r3, r2
 800a070:	d9f2      	bls.n	800a058 <SD_write+0x44>
      {
      }
      /* in case of a timeout return error */
      if (WriteStatus == 0)
 800a072:	4b12      	ldr	r3, [pc, #72]	; (800a0bc <SD_write+0xa8>)
 800a074:	681b      	ldr	r3, [r3, #0]
 800a076:	2b00      	cmp	r3, #0
 800a078:	d102      	bne.n	800a080 <SD_write+0x6c>
      {
        res = RES_ERROR;
 800a07a:	2301      	movs	r3, #1
 800a07c:	75fb      	strb	r3, [r7, #23]
 800a07e:	e017      	b.n	800a0b0 <SD_write+0x9c>
      }
      else
      {
        WriteStatus = 0;
 800a080:	4b0e      	ldr	r3, [pc, #56]	; (800a0bc <SD_write+0xa8>)
 800a082:	2200      	movs	r2, #0
 800a084:	601a      	str	r2, [r3, #0]
        timeout = HAL_GetTick();
 800a086:	f7f8 ff5f 	bl	8002f48 <HAL_GetTick>
 800a08a:	6138      	str	r0, [r7, #16]

        while((HAL_GetTick() - timeout) < SD_TIMEOUT)
 800a08c:	e007      	b.n	800a09e <SD_write+0x8a>
        {
          if (BSP_SD_GetCardState() == SD_TRANSFER_OK)
 800a08e:	f7ff fe99 	bl	8009dc4 <BSP_SD_GetCardState>
 800a092:	4603      	mov	r3, r0
 800a094:	2b00      	cmp	r3, #0
 800a096:	d102      	bne.n	800a09e <SD_write+0x8a>
          {
            res = RES_OK;
 800a098:	2300      	movs	r3, #0
 800a09a:	75fb      	strb	r3, [r7, #23]
            break;
 800a09c:	e008      	b.n	800a0b0 <SD_write+0x9c>
        while((HAL_GetTick() - timeout) < SD_TIMEOUT)
 800a09e:	f7f8 ff53 	bl	8002f48 <HAL_GetTick>
 800a0a2:	4602      	mov	r2, r0
 800a0a4:	693b      	ldr	r3, [r7, #16]
 800a0a6:	1ad3      	subs	r3, r2, r3
 800a0a8:	f247 522f 	movw	r2, #29999	; 0x752f
 800a0ac:	4293      	cmp	r3, r2
 800a0ae:	d9ee      	bls.n	800a08e <SD_write+0x7a>
      }
      if ((i == count) && (ret == MSD_OK))
        res = RES_OK;
    }
#endif
  return res;
 800a0b0:	7dfb      	ldrb	r3, [r7, #23]
}
 800a0b2:	4618      	mov	r0, r3
 800a0b4:	3718      	adds	r7, #24
 800a0b6:	46bd      	mov	sp, r7
 800a0b8:	bd80      	pop	{r7, pc}
 800a0ba:	bf00      	nop
 800a0bc:	200011d8 	.word	0x200011d8

0800a0c0 <SD_ioctl>:
  * @param  *buff: Buffer to send/receive control data
  * @retval DRESULT: Operation result
  */
#if _USE_IOCTL == 1
DRESULT SD_ioctl(BYTE lun, BYTE cmd, void *buff)
{
 800a0c0:	b580      	push	{r7, lr}
 800a0c2:	b08c      	sub	sp, #48	; 0x30
 800a0c4:	af00      	add	r7, sp, #0
 800a0c6:	4603      	mov	r3, r0
 800a0c8:	603a      	str	r2, [r7, #0]
 800a0ca:	71fb      	strb	r3, [r7, #7]
 800a0cc:	460b      	mov	r3, r1
 800a0ce:	71bb      	strb	r3, [r7, #6]
  DRESULT res = RES_ERROR;
 800a0d0:	2301      	movs	r3, #1
 800a0d2:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
  BSP_SD_CardInfo CardInfo;

  if (Stat & STA_NOINIT) return RES_NOTRDY;
 800a0d6:	4b25      	ldr	r3, [pc, #148]	; (800a16c <SD_ioctl+0xac>)
 800a0d8:	781b      	ldrb	r3, [r3, #0]
 800a0da:	b2db      	uxtb	r3, r3
 800a0dc:	f003 0301 	and.w	r3, r3, #1
 800a0e0:	2b00      	cmp	r3, #0
 800a0e2:	d001      	beq.n	800a0e8 <SD_ioctl+0x28>
 800a0e4:	2303      	movs	r3, #3
 800a0e6:	e03c      	b.n	800a162 <SD_ioctl+0xa2>

  switch (cmd)
 800a0e8:	79bb      	ldrb	r3, [r7, #6]
 800a0ea:	2b03      	cmp	r3, #3
 800a0ec:	d834      	bhi.n	800a158 <SD_ioctl+0x98>
 800a0ee:	a201      	add	r2, pc, #4	; (adr r2, 800a0f4 <SD_ioctl+0x34>)
 800a0f0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a0f4:	0800a105 	.word	0x0800a105
 800a0f8:	0800a10d 	.word	0x0800a10d
 800a0fc:	0800a125 	.word	0x0800a125
 800a100:	0800a13f 	.word	0x0800a13f
  {
  /* Make sure that no pending write process */
  case CTRL_SYNC :
    res = RES_OK;
 800a104:	2300      	movs	r3, #0
 800a106:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    break;
 800a10a:	e028      	b.n	800a15e <SD_ioctl+0x9e>

  /* Get number of sectors on the disk (DWORD) */
  case GET_SECTOR_COUNT :
    BSP_SD_GetCardInfo(&CardInfo);
 800a10c:	f107 030c 	add.w	r3, r7, #12
 800a110:	4618      	mov	r0, r3
 800a112:	f7ff fe67 	bl	8009de4 <BSP_SD_GetCardInfo>
    *(DWORD*)buff = CardInfo.LogBlockNbr;
 800a116:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800a118:	683b      	ldr	r3, [r7, #0]
 800a11a:	601a      	str	r2, [r3, #0]
    res = RES_OK;
 800a11c:	2300      	movs	r3, #0
 800a11e:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    break;
 800a122:	e01c      	b.n	800a15e <SD_ioctl+0x9e>

  /* Get R/W sector size (WORD) */
  case GET_SECTOR_SIZE :
    BSP_SD_GetCardInfo(&CardInfo);
 800a124:	f107 030c 	add.w	r3, r7, #12
 800a128:	4618      	mov	r0, r3
 800a12a:	f7ff fe5b 	bl	8009de4 <BSP_SD_GetCardInfo>
    *(WORD*)buff = CardInfo.LogBlockSize;
 800a12e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a130:	b29a      	uxth	r2, r3
 800a132:	683b      	ldr	r3, [r7, #0]
 800a134:	801a      	strh	r2, [r3, #0]
    res = RES_OK;
 800a136:	2300      	movs	r3, #0
 800a138:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    break;
 800a13c:	e00f      	b.n	800a15e <SD_ioctl+0x9e>

  /* Get erase block size in unit of sector (DWORD) */
  case GET_BLOCK_SIZE :
    BSP_SD_GetCardInfo(&CardInfo);
 800a13e:	f107 030c 	add.w	r3, r7, #12
 800a142:	4618      	mov	r0, r3
 800a144:	f7ff fe4e 	bl	8009de4 <BSP_SD_GetCardInfo>
    *(DWORD*)buff = CardInfo.LogBlockSize / SD_DEFAULT_BLOCK_SIZE;
 800a148:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a14a:	0a5a      	lsrs	r2, r3, #9
 800a14c:	683b      	ldr	r3, [r7, #0]
 800a14e:	601a      	str	r2, [r3, #0]
    res = RES_OK;
 800a150:	2300      	movs	r3, #0
 800a152:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    break;
 800a156:	e002      	b.n	800a15e <SD_ioctl+0x9e>

  default:
    res = RES_PARERR;
 800a158:	2304      	movs	r3, #4
 800a15a:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
  }

  return res;
 800a15e:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
}
 800a162:	4618      	mov	r0, r3
 800a164:	3730      	adds	r7, #48	; 0x30
 800a166:	46bd      	mov	sp, r7
 800a168:	bd80      	pop	{r7, pc}
 800a16a:	bf00      	nop
 800a16c:	20000011 	.word	0x20000011

0800a170 <BSP_SD_WriteCpltCallback>:
  * @brief Tx Transfer completed callbacks
  * @param hsd: SD handle
  * @retval None
  */
void BSP_SD_WriteCpltCallback(void)
{
 800a170:	b480      	push	{r7}
 800a172:	af00      	add	r7, sp, #0

  WriteStatus = 1;
 800a174:	4b03      	ldr	r3, [pc, #12]	; (800a184 <BSP_SD_WriteCpltCallback+0x14>)
 800a176:	2201      	movs	r2, #1
 800a178:	601a      	str	r2, [r3, #0]
}
 800a17a:	bf00      	nop
 800a17c:	46bd      	mov	sp, r7
 800a17e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a182:	4770      	bx	lr
 800a184:	200011d8 	.word	0x200011d8

0800a188 <BSP_SD_ReadCpltCallback>:
  * @brief Rx Transfer completed callbacks
  * @param hsd: SD handle
  * @retval None
  */
void BSP_SD_ReadCpltCallback(void)
{
 800a188:	b480      	push	{r7}
 800a18a:	af00      	add	r7, sp, #0
  ReadStatus = 1;
 800a18c:	4b03      	ldr	r3, [pc, #12]	; (800a19c <BSP_SD_ReadCpltCallback+0x14>)
 800a18e:	2201      	movs	r2, #1
 800a190:	601a      	str	r2, [r3, #0]
}
 800a192:	bf00      	nop
 800a194:	46bd      	mov	sp, r7
 800a196:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a19a:	4770      	bx	lr
 800a19c:	200011dc 	.word	0x200011dc

0800a1a0 <USER_initialize>:
  * @retval DSTATUS: Operation status
  */
DSTATUS USER_initialize (
	BYTE pdrv           /* Physical drive nmuber to identify the drive */
)
{
 800a1a0:	b480      	push	{r7}
 800a1a2:	b083      	sub	sp, #12
 800a1a4:	af00      	add	r7, sp, #0
 800a1a6:	4603      	mov	r3, r0
 800a1a8:	71fb      	strb	r3, [r7, #7]
  /* USER CODE BEGIN INIT */
    Stat = STA_NOINIT;
 800a1aa:	4b06      	ldr	r3, [pc, #24]	; (800a1c4 <USER_initialize+0x24>)
 800a1ac:	2201      	movs	r2, #1
 800a1ae:	701a      	strb	r2, [r3, #0]
    return Stat;
 800a1b0:	4b04      	ldr	r3, [pc, #16]	; (800a1c4 <USER_initialize+0x24>)
 800a1b2:	781b      	ldrb	r3, [r3, #0]
 800a1b4:	b2db      	uxtb	r3, r3
  /* USER CODE END INIT */
}
 800a1b6:	4618      	mov	r0, r3
 800a1b8:	370c      	adds	r7, #12
 800a1ba:	46bd      	mov	sp, r7
 800a1bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a1c0:	4770      	bx	lr
 800a1c2:	bf00      	nop
 800a1c4:	20000012 	.word	0x20000012

0800a1c8 <USER_status>:
  * @retval DSTATUS: Operation status
  */
DSTATUS USER_status (
	BYTE pdrv       /* Physical drive number to identify the drive */
)
{
 800a1c8:	b480      	push	{r7}
 800a1ca:	b083      	sub	sp, #12
 800a1cc:	af00      	add	r7, sp, #0
 800a1ce:	4603      	mov	r3, r0
 800a1d0:	71fb      	strb	r3, [r7, #7]
  /* USER CODE BEGIN STATUS */
    Stat = STA_NOINIT;
 800a1d2:	4b06      	ldr	r3, [pc, #24]	; (800a1ec <USER_status+0x24>)
 800a1d4:	2201      	movs	r2, #1
 800a1d6:	701a      	strb	r2, [r3, #0]
    return Stat;
 800a1d8:	4b04      	ldr	r3, [pc, #16]	; (800a1ec <USER_status+0x24>)
 800a1da:	781b      	ldrb	r3, [r3, #0]
 800a1dc:	b2db      	uxtb	r3, r3
  /* USER CODE END STATUS */
}
 800a1de:	4618      	mov	r0, r3
 800a1e0:	370c      	adds	r7, #12
 800a1e2:	46bd      	mov	sp, r7
 800a1e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a1e8:	4770      	bx	lr
 800a1ea:	bf00      	nop
 800a1ec:	20000012 	.word	0x20000012

0800a1f0 <USER_read>:
	BYTE pdrv,      /* Physical drive nmuber to identify the drive */
	BYTE *buff,     /* Data buffer to store read data */
	DWORD sector,   /* Sector address in LBA */
	UINT count      /* Number of sectors to read */
)
{
 800a1f0:	b480      	push	{r7}
 800a1f2:	b085      	sub	sp, #20
 800a1f4:	af00      	add	r7, sp, #0
 800a1f6:	60b9      	str	r1, [r7, #8]
 800a1f8:	607a      	str	r2, [r7, #4]
 800a1fa:	603b      	str	r3, [r7, #0]
 800a1fc:	4603      	mov	r3, r0
 800a1fe:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN READ */
    return RES_OK;
 800a200:	2300      	movs	r3, #0
  /* USER CODE END READ */
}
 800a202:	4618      	mov	r0, r3
 800a204:	3714      	adds	r7, #20
 800a206:	46bd      	mov	sp, r7
 800a208:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a20c:	4770      	bx	lr

0800a20e <USER_write>:
	BYTE pdrv,          /* Physical drive nmuber to identify the drive */
	const BYTE *buff,   /* Data to be written */
	DWORD sector,       /* Sector address in LBA */
	UINT count          /* Number of sectors to write */
)
{
 800a20e:	b480      	push	{r7}
 800a210:	b085      	sub	sp, #20
 800a212:	af00      	add	r7, sp, #0
 800a214:	60b9      	str	r1, [r7, #8]
 800a216:	607a      	str	r2, [r7, #4]
 800a218:	603b      	str	r3, [r7, #0]
 800a21a:	4603      	mov	r3, r0
 800a21c:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN WRITE */
  /* USER CODE HERE */
    return RES_OK;
 800a21e:	2300      	movs	r3, #0
  /* USER CODE END WRITE */
}
 800a220:	4618      	mov	r0, r3
 800a222:	3714      	adds	r7, #20
 800a224:	46bd      	mov	sp, r7
 800a226:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a22a:	4770      	bx	lr

0800a22c <USER_ioctl>:
DRESULT USER_ioctl (
	BYTE pdrv,      /* Physical drive nmuber (0..) */
	BYTE cmd,       /* Control code */
	void *buff      /* Buffer to send/receive control data */
)
{
 800a22c:	b480      	push	{r7}
 800a22e:	b085      	sub	sp, #20
 800a230:	af00      	add	r7, sp, #0
 800a232:	4603      	mov	r3, r0
 800a234:	603a      	str	r2, [r7, #0]
 800a236:	71fb      	strb	r3, [r7, #7]
 800a238:	460b      	mov	r3, r1
 800a23a:	71bb      	strb	r3, [r7, #6]
  /* USER CODE BEGIN IOCTL */
    DRESULT res = RES_ERROR;
 800a23c:	2301      	movs	r3, #1
 800a23e:	73fb      	strb	r3, [r7, #15]
    return res;
 800a240:	7bfb      	ldrb	r3, [r7, #15]
  /* USER CODE END IOCTL */
}
 800a242:	4618      	mov	r0, r3
 800a244:	3714      	adds	r7, #20
 800a246:	46bd      	mov	sp, r7
 800a248:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a24c:	4770      	bx	lr
	...

0800a250 <disk_status>:
  * @retval DSTATUS: Operation status
  */
DSTATUS disk_status (
	BYTE pdrv		/* Physical drive number to identify the drive */
)
{
 800a250:	b580      	push	{r7, lr}
 800a252:	b084      	sub	sp, #16
 800a254:	af00      	add	r7, sp, #0
 800a256:	4603      	mov	r3, r0
 800a258:	71fb      	strb	r3, [r7, #7]
  DSTATUS stat;

  stat = disk.drv[pdrv]->disk_status(disk.lun[pdrv]);
 800a25a:	79fb      	ldrb	r3, [r7, #7]
 800a25c:	4a08      	ldr	r2, [pc, #32]	; (800a280 <disk_status+0x30>)
 800a25e:	009b      	lsls	r3, r3, #2
 800a260:	4413      	add	r3, r2
 800a262:	685b      	ldr	r3, [r3, #4]
 800a264:	685b      	ldr	r3, [r3, #4]
 800a266:	79fa      	ldrb	r2, [r7, #7]
 800a268:	4905      	ldr	r1, [pc, #20]	; (800a280 <disk_status+0x30>)
 800a26a:	440a      	add	r2, r1
 800a26c:	7b12      	ldrb	r2, [r2, #12]
 800a26e:	4610      	mov	r0, r2
 800a270:	4798      	blx	r3
 800a272:	4603      	mov	r3, r0
 800a274:	73fb      	strb	r3, [r7, #15]
  return stat;
 800a276:	7bfb      	ldrb	r3, [r7, #15]
}
 800a278:	4618      	mov	r0, r3
 800a27a:	3710      	adds	r7, #16
 800a27c:	46bd      	mov	sp, r7
 800a27e:	bd80      	pop	{r7, pc}
 800a280:	200011ec 	.word	0x200011ec

0800a284 <disk_initialize>:
  * @retval DSTATUS: Operation status
  */
DSTATUS disk_initialize (
	BYTE pdrv				/* Physical drive nmuber to identify the drive */
)
{
 800a284:	b580      	push	{r7, lr}
 800a286:	b084      	sub	sp, #16
 800a288:	af00      	add	r7, sp, #0
 800a28a:	4603      	mov	r3, r0
 800a28c:	71fb      	strb	r3, [r7, #7]
  DSTATUS stat = RES_OK;
 800a28e:	2300      	movs	r3, #0
 800a290:	73fb      	strb	r3, [r7, #15]

  if(disk.is_initialized[pdrv] == 0)
 800a292:	79fb      	ldrb	r3, [r7, #7]
 800a294:	4a0d      	ldr	r2, [pc, #52]	; (800a2cc <disk_initialize+0x48>)
 800a296:	5cd3      	ldrb	r3, [r2, r3]
 800a298:	2b00      	cmp	r3, #0
 800a29a:	d111      	bne.n	800a2c0 <disk_initialize+0x3c>
  {
    disk.is_initialized[pdrv] = 1;
 800a29c:	79fb      	ldrb	r3, [r7, #7]
 800a29e:	4a0b      	ldr	r2, [pc, #44]	; (800a2cc <disk_initialize+0x48>)
 800a2a0:	2101      	movs	r1, #1
 800a2a2:	54d1      	strb	r1, [r2, r3]
    stat = disk.drv[pdrv]->disk_initialize(disk.lun[pdrv]);
 800a2a4:	79fb      	ldrb	r3, [r7, #7]
 800a2a6:	4a09      	ldr	r2, [pc, #36]	; (800a2cc <disk_initialize+0x48>)
 800a2a8:	009b      	lsls	r3, r3, #2
 800a2aa:	4413      	add	r3, r2
 800a2ac:	685b      	ldr	r3, [r3, #4]
 800a2ae:	681b      	ldr	r3, [r3, #0]
 800a2b0:	79fa      	ldrb	r2, [r7, #7]
 800a2b2:	4906      	ldr	r1, [pc, #24]	; (800a2cc <disk_initialize+0x48>)
 800a2b4:	440a      	add	r2, r1
 800a2b6:	7b12      	ldrb	r2, [r2, #12]
 800a2b8:	4610      	mov	r0, r2
 800a2ba:	4798      	blx	r3
 800a2bc:	4603      	mov	r3, r0
 800a2be:	73fb      	strb	r3, [r7, #15]
  }
  return stat;
 800a2c0:	7bfb      	ldrb	r3, [r7, #15]
}
 800a2c2:	4618      	mov	r0, r3
 800a2c4:	3710      	adds	r7, #16
 800a2c6:	46bd      	mov	sp, r7
 800a2c8:	bd80      	pop	{r7, pc}
 800a2ca:	bf00      	nop
 800a2cc:	200011ec 	.word	0x200011ec

0800a2d0 <disk_read>:
	BYTE pdrv,		/* Physical drive nmuber to identify the drive */
	BYTE *buff,		/* Data buffer to store read data */
	DWORD sector,	        /* Sector address in LBA */
	UINT count		/* Number of sectors to read */
)
{
 800a2d0:	b590      	push	{r4, r7, lr}
 800a2d2:	b087      	sub	sp, #28
 800a2d4:	af00      	add	r7, sp, #0
 800a2d6:	60b9      	str	r1, [r7, #8]
 800a2d8:	607a      	str	r2, [r7, #4]
 800a2da:	603b      	str	r3, [r7, #0]
 800a2dc:	4603      	mov	r3, r0
 800a2de:	73fb      	strb	r3, [r7, #15]
  DRESULT res;

  res = disk.drv[pdrv]->disk_read(disk.lun[pdrv], buff, sector, count);
 800a2e0:	7bfb      	ldrb	r3, [r7, #15]
 800a2e2:	4a0a      	ldr	r2, [pc, #40]	; (800a30c <disk_read+0x3c>)
 800a2e4:	009b      	lsls	r3, r3, #2
 800a2e6:	4413      	add	r3, r2
 800a2e8:	685b      	ldr	r3, [r3, #4]
 800a2ea:	689c      	ldr	r4, [r3, #8]
 800a2ec:	7bfb      	ldrb	r3, [r7, #15]
 800a2ee:	4a07      	ldr	r2, [pc, #28]	; (800a30c <disk_read+0x3c>)
 800a2f0:	4413      	add	r3, r2
 800a2f2:	7b18      	ldrb	r0, [r3, #12]
 800a2f4:	683b      	ldr	r3, [r7, #0]
 800a2f6:	687a      	ldr	r2, [r7, #4]
 800a2f8:	68b9      	ldr	r1, [r7, #8]
 800a2fa:	47a0      	blx	r4
 800a2fc:	4603      	mov	r3, r0
 800a2fe:	75fb      	strb	r3, [r7, #23]
  return res;
 800a300:	7dfb      	ldrb	r3, [r7, #23]
}
 800a302:	4618      	mov	r0, r3
 800a304:	371c      	adds	r7, #28
 800a306:	46bd      	mov	sp, r7
 800a308:	bd90      	pop	{r4, r7, pc}
 800a30a:	bf00      	nop
 800a30c:	200011ec 	.word	0x200011ec

0800a310 <ld_word>:
/* Load/Store multi-byte word in the FAT structure                       */
/*-----------------------------------------------------------------------*/

static
WORD ld_word (const BYTE* ptr)	/*	 Load a 2-byte little-endian word */
{
 800a310:	b480      	push	{r7}
 800a312:	b085      	sub	sp, #20
 800a314:	af00      	add	r7, sp, #0
 800a316:	6078      	str	r0, [r7, #4]
	WORD rv;

	rv = ptr[1];
 800a318:	687b      	ldr	r3, [r7, #4]
 800a31a:	3301      	adds	r3, #1
 800a31c:	781b      	ldrb	r3, [r3, #0]
 800a31e:	81fb      	strh	r3, [r7, #14]
	rv = rv << 8 | ptr[0];
 800a320:	89fb      	ldrh	r3, [r7, #14]
 800a322:	021b      	lsls	r3, r3, #8
 800a324:	b21a      	sxth	r2, r3
 800a326:	687b      	ldr	r3, [r7, #4]
 800a328:	781b      	ldrb	r3, [r3, #0]
 800a32a:	b21b      	sxth	r3, r3
 800a32c:	4313      	orrs	r3, r2
 800a32e:	b21b      	sxth	r3, r3
 800a330:	81fb      	strh	r3, [r7, #14]
	return rv;
 800a332:	89fb      	ldrh	r3, [r7, #14]
}
 800a334:	4618      	mov	r0, r3
 800a336:	3714      	adds	r7, #20
 800a338:	46bd      	mov	sp, r7
 800a33a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a33e:	4770      	bx	lr

0800a340 <ld_dword>:

static
DWORD ld_dword (const BYTE* ptr)	/* Load a 4-byte little-endian word */
{
 800a340:	b480      	push	{r7}
 800a342:	b085      	sub	sp, #20
 800a344:	af00      	add	r7, sp, #0
 800a346:	6078      	str	r0, [r7, #4]
	DWORD rv;

	rv = ptr[3];
 800a348:	687b      	ldr	r3, [r7, #4]
 800a34a:	3303      	adds	r3, #3
 800a34c:	781b      	ldrb	r3, [r3, #0]
 800a34e:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[2];
 800a350:	68fb      	ldr	r3, [r7, #12]
 800a352:	021b      	lsls	r3, r3, #8
 800a354:	687a      	ldr	r2, [r7, #4]
 800a356:	3202      	adds	r2, #2
 800a358:	7812      	ldrb	r2, [r2, #0]
 800a35a:	4313      	orrs	r3, r2
 800a35c:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[1];
 800a35e:	68fb      	ldr	r3, [r7, #12]
 800a360:	021b      	lsls	r3, r3, #8
 800a362:	687a      	ldr	r2, [r7, #4]
 800a364:	3201      	adds	r2, #1
 800a366:	7812      	ldrb	r2, [r2, #0]
 800a368:	4313      	orrs	r3, r2
 800a36a:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[0];
 800a36c:	68fb      	ldr	r3, [r7, #12]
 800a36e:	021b      	lsls	r3, r3, #8
 800a370:	687a      	ldr	r2, [r7, #4]
 800a372:	7812      	ldrb	r2, [r2, #0]
 800a374:	4313      	orrs	r3, r2
 800a376:	60fb      	str	r3, [r7, #12]
	return rv;
 800a378:	68fb      	ldr	r3, [r7, #12]
}
 800a37a:	4618      	mov	r0, r3
 800a37c:	3714      	adds	r7, #20
 800a37e:	46bd      	mov	sp, r7
 800a380:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a384:	4770      	bx	lr

0800a386 <mem_cpy>:
/* String functions                                                      */
/*-----------------------------------------------------------------------*/

/* Copy memory to memory */
static
void mem_cpy (void* dst, const void* src, UINT cnt) {
 800a386:	b480      	push	{r7}
 800a388:	b087      	sub	sp, #28
 800a38a:	af00      	add	r7, sp, #0
 800a38c:	60f8      	str	r0, [r7, #12]
 800a38e:	60b9      	str	r1, [r7, #8]
 800a390:	607a      	str	r2, [r7, #4]
	BYTE *d = (BYTE*)dst;
 800a392:	68fb      	ldr	r3, [r7, #12]
 800a394:	617b      	str	r3, [r7, #20]
	const BYTE *s = (const BYTE*)src;
 800a396:	68bb      	ldr	r3, [r7, #8]
 800a398:	613b      	str	r3, [r7, #16]

	if (cnt) {
 800a39a:	687b      	ldr	r3, [r7, #4]
 800a39c:	2b00      	cmp	r3, #0
 800a39e:	d00d      	beq.n	800a3bc <mem_cpy+0x36>
		do {
			*d++ = *s++;
 800a3a0:	693a      	ldr	r2, [r7, #16]
 800a3a2:	1c53      	adds	r3, r2, #1
 800a3a4:	613b      	str	r3, [r7, #16]
 800a3a6:	697b      	ldr	r3, [r7, #20]
 800a3a8:	1c59      	adds	r1, r3, #1
 800a3aa:	6179      	str	r1, [r7, #20]
 800a3ac:	7812      	ldrb	r2, [r2, #0]
 800a3ae:	701a      	strb	r2, [r3, #0]
		} while (--cnt);
 800a3b0:	687b      	ldr	r3, [r7, #4]
 800a3b2:	3b01      	subs	r3, #1
 800a3b4:	607b      	str	r3, [r7, #4]
 800a3b6:	687b      	ldr	r3, [r7, #4]
 800a3b8:	2b00      	cmp	r3, #0
 800a3ba:	d1f1      	bne.n	800a3a0 <mem_cpy+0x1a>
	}
}
 800a3bc:	bf00      	nop
 800a3be:	371c      	adds	r7, #28
 800a3c0:	46bd      	mov	sp, r7
 800a3c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a3c6:	4770      	bx	lr

0800a3c8 <mem_set>:

/* Fill memory block */
static
void mem_set (void* dst, int val, UINT cnt) {
 800a3c8:	b480      	push	{r7}
 800a3ca:	b087      	sub	sp, #28
 800a3cc:	af00      	add	r7, sp, #0
 800a3ce:	60f8      	str	r0, [r7, #12]
 800a3d0:	60b9      	str	r1, [r7, #8]
 800a3d2:	607a      	str	r2, [r7, #4]
	BYTE *d = (BYTE*)dst;
 800a3d4:	68fb      	ldr	r3, [r7, #12]
 800a3d6:	617b      	str	r3, [r7, #20]

	do {
		*d++ = (BYTE)val;
 800a3d8:	697b      	ldr	r3, [r7, #20]
 800a3da:	1c5a      	adds	r2, r3, #1
 800a3dc:	617a      	str	r2, [r7, #20]
 800a3de:	68ba      	ldr	r2, [r7, #8]
 800a3e0:	b2d2      	uxtb	r2, r2
 800a3e2:	701a      	strb	r2, [r3, #0]
	} while (--cnt);
 800a3e4:	687b      	ldr	r3, [r7, #4]
 800a3e6:	3b01      	subs	r3, #1
 800a3e8:	607b      	str	r3, [r7, #4]
 800a3ea:	687b      	ldr	r3, [r7, #4]
 800a3ec:	2b00      	cmp	r3, #0
 800a3ee:	d1f3      	bne.n	800a3d8 <mem_set+0x10>
}
 800a3f0:	bf00      	nop
 800a3f2:	bf00      	nop
 800a3f4:	371c      	adds	r7, #28
 800a3f6:	46bd      	mov	sp, r7
 800a3f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a3fc:	4770      	bx	lr

0800a3fe <mem_cmp>:

/* Compare memory block */
static
int mem_cmp (const void* dst, const void* src, UINT cnt) {	/* ZR:same, NZ:different */
 800a3fe:	b480      	push	{r7}
 800a400:	b089      	sub	sp, #36	; 0x24
 800a402:	af00      	add	r7, sp, #0
 800a404:	60f8      	str	r0, [r7, #12]
 800a406:	60b9      	str	r1, [r7, #8]
 800a408:	607a      	str	r2, [r7, #4]
	const BYTE *d = (const BYTE *)dst, *s = (const BYTE *)src;
 800a40a:	68fb      	ldr	r3, [r7, #12]
 800a40c:	61fb      	str	r3, [r7, #28]
 800a40e:	68bb      	ldr	r3, [r7, #8]
 800a410:	61bb      	str	r3, [r7, #24]
	int r = 0;
 800a412:	2300      	movs	r3, #0
 800a414:	617b      	str	r3, [r7, #20]

	do {
		r = *d++ - *s++;
 800a416:	69fb      	ldr	r3, [r7, #28]
 800a418:	1c5a      	adds	r2, r3, #1
 800a41a:	61fa      	str	r2, [r7, #28]
 800a41c:	781b      	ldrb	r3, [r3, #0]
 800a41e:	4619      	mov	r1, r3
 800a420:	69bb      	ldr	r3, [r7, #24]
 800a422:	1c5a      	adds	r2, r3, #1
 800a424:	61ba      	str	r2, [r7, #24]
 800a426:	781b      	ldrb	r3, [r3, #0]
 800a428:	1acb      	subs	r3, r1, r3
 800a42a:	617b      	str	r3, [r7, #20]
	} while (--cnt && r == 0);
 800a42c:	687b      	ldr	r3, [r7, #4]
 800a42e:	3b01      	subs	r3, #1
 800a430:	607b      	str	r3, [r7, #4]
 800a432:	687b      	ldr	r3, [r7, #4]
 800a434:	2b00      	cmp	r3, #0
 800a436:	d002      	beq.n	800a43e <mem_cmp+0x40>
 800a438:	697b      	ldr	r3, [r7, #20]
 800a43a:	2b00      	cmp	r3, #0
 800a43c:	d0eb      	beq.n	800a416 <mem_cmp+0x18>

	return r;
 800a43e:	697b      	ldr	r3, [r7, #20]
}
 800a440:	4618      	mov	r0, r3
 800a442:	3724      	adds	r7, #36	; 0x24
 800a444:	46bd      	mov	sp, r7
 800a446:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a44a:	4770      	bx	lr

0800a44c <chk_chr>:

/* Check if chr is contained in the string */
static
int chk_chr (const char* str, int chr) {	/* NZ:contained, ZR:not contained */
 800a44c:	b480      	push	{r7}
 800a44e:	b083      	sub	sp, #12
 800a450:	af00      	add	r7, sp, #0
 800a452:	6078      	str	r0, [r7, #4]
 800a454:	6039      	str	r1, [r7, #0]
	while (*str && *str != chr) str++;
 800a456:	e002      	b.n	800a45e <chk_chr+0x12>
 800a458:	687b      	ldr	r3, [r7, #4]
 800a45a:	3301      	adds	r3, #1
 800a45c:	607b      	str	r3, [r7, #4]
 800a45e:	687b      	ldr	r3, [r7, #4]
 800a460:	781b      	ldrb	r3, [r3, #0]
 800a462:	2b00      	cmp	r3, #0
 800a464:	d005      	beq.n	800a472 <chk_chr+0x26>
 800a466:	687b      	ldr	r3, [r7, #4]
 800a468:	781b      	ldrb	r3, [r3, #0]
 800a46a:	461a      	mov	r2, r3
 800a46c:	683b      	ldr	r3, [r7, #0]
 800a46e:	4293      	cmp	r3, r2
 800a470:	d1f2      	bne.n	800a458 <chk_chr+0xc>
	return *str;
 800a472:	687b      	ldr	r3, [r7, #4]
 800a474:	781b      	ldrb	r3, [r3, #0]
}
 800a476:	4618      	mov	r0, r3
 800a478:	370c      	adds	r7, #12
 800a47a:	46bd      	mov	sp, r7
 800a47c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a480:	4770      	bx	lr

0800a482 <move_window>:
static
FRESULT move_window (	/* Returns FR_OK or FR_DISK_ERROR */
	FATFS* fs,			/* File system object */
	DWORD sector		/* Sector number to make appearance in the fs->win[] */
)
{
 800a482:	b580      	push	{r7, lr}
 800a484:	b084      	sub	sp, #16
 800a486:	af00      	add	r7, sp, #0
 800a488:	6078      	str	r0, [r7, #4]
 800a48a:	6039      	str	r1, [r7, #0]
	FRESULT res = FR_OK;
 800a48c:	2300      	movs	r3, #0
 800a48e:	73fb      	strb	r3, [r7, #15]


	if (sector != fs->winsect) {	/* Window offset changed? */
 800a490:	687b      	ldr	r3, [r7, #4]
 800a492:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a494:	683a      	ldr	r2, [r7, #0]
 800a496:	429a      	cmp	r2, r3
 800a498:	d016      	beq.n	800a4c8 <move_window+0x46>
#if !_FS_READONLY
		res = sync_window(fs);		/* Write-back changes */
#endif
		if (res == FR_OK) {			/* Fill sector window with new data */
 800a49a:	7bfb      	ldrb	r3, [r7, #15]
 800a49c:	2b00      	cmp	r3, #0
 800a49e:	d113      	bne.n	800a4c8 <move_window+0x46>
			if (disk_read(fs->drv, fs->win, sector, 1) != RES_OK) {
 800a4a0:	687b      	ldr	r3, [r7, #4]
 800a4a2:	7858      	ldrb	r0, [r3, #1]
 800a4a4:	687b      	ldr	r3, [r7, #4]
 800a4a6:	f103 012c 	add.w	r1, r3, #44	; 0x2c
 800a4aa:	2301      	movs	r3, #1
 800a4ac:	683a      	ldr	r2, [r7, #0]
 800a4ae:	f7ff ff0f 	bl	800a2d0 <disk_read>
 800a4b2:	4603      	mov	r3, r0
 800a4b4:	2b00      	cmp	r3, #0
 800a4b6:	d004      	beq.n	800a4c2 <move_window+0x40>
				sector = 0xFFFFFFFF;	/* Invalidate window if data is not reliable */
 800a4b8:	f04f 33ff 	mov.w	r3, #4294967295
 800a4bc:	603b      	str	r3, [r7, #0]
				res = FR_DISK_ERR;
 800a4be:	2301      	movs	r3, #1
 800a4c0:	73fb      	strb	r3, [r7, #15]
			}
			fs->winsect = sector;
 800a4c2:	687b      	ldr	r3, [r7, #4]
 800a4c4:	683a      	ldr	r2, [r7, #0]
 800a4c6:	629a      	str	r2, [r3, #40]	; 0x28
		}
	}
	return res;
 800a4c8:	7bfb      	ldrb	r3, [r7, #15]
}
 800a4ca:	4618      	mov	r0, r3
 800a4cc:	3710      	adds	r7, #16
 800a4ce:	46bd      	mov	sp, r7
 800a4d0:	bd80      	pop	{r7, pc}

0800a4d2 <clust2sect>:
static
DWORD clust2sect (	/* !=0:Sector number, 0:Failed (invalid cluster#) */
	FATFS* fs,		/* File system object */
	DWORD clst		/* Cluster# to be converted */
)
{
 800a4d2:	b480      	push	{r7}
 800a4d4:	b083      	sub	sp, #12
 800a4d6:	af00      	add	r7, sp, #0
 800a4d8:	6078      	str	r0, [r7, #4]
 800a4da:	6039      	str	r1, [r7, #0]
	clst -= 2;
 800a4dc:	683b      	ldr	r3, [r7, #0]
 800a4de:	3b02      	subs	r3, #2
 800a4e0:	603b      	str	r3, [r7, #0]
	if (clst >= fs->n_fatent - 2) return 0;		/* Invalid cluster# */
 800a4e2:	687b      	ldr	r3, [r7, #4]
 800a4e4:	691b      	ldr	r3, [r3, #16]
 800a4e6:	3b02      	subs	r3, #2
 800a4e8:	683a      	ldr	r2, [r7, #0]
 800a4ea:	429a      	cmp	r2, r3
 800a4ec:	d301      	bcc.n	800a4f2 <clust2sect+0x20>
 800a4ee:	2300      	movs	r3, #0
 800a4f0:	e008      	b.n	800a504 <clust2sect+0x32>
	return clst * fs->csize + fs->database;
 800a4f2:	687b      	ldr	r3, [r7, #4]
 800a4f4:	895b      	ldrh	r3, [r3, #10]
 800a4f6:	461a      	mov	r2, r3
 800a4f8:	683b      	ldr	r3, [r7, #0]
 800a4fa:	fb03 f202 	mul.w	r2, r3, r2
 800a4fe:	687b      	ldr	r3, [r7, #4]
 800a500:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a502:	4413      	add	r3, r2
}
 800a504:	4618      	mov	r0, r3
 800a506:	370c      	adds	r7, #12
 800a508:	46bd      	mov	sp, r7
 800a50a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a50e:	4770      	bx	lr

0800a510 <get_fat>:
static
DWORD get_fat (	/* 0xFFFFFFFF:Disk error, 1:Internal error, 2..0x7FFFFFFF:Cluster status */
	_FDID* obj,	/* Corresponding object */
	DWORD clst	/* Cluster number to get the value */
)
{
 800a510:	b580      	push	{r7, lr}
 800a512:	b086      	sub	sp, #24
 800a514:	af00      	add	r7, sp, #0
 800a516:	6078      	str	r0, [r7, #4]
 800a518:	6039      	str	r1, [r7, #0]
	UINT wc, bc;
	DWORD val;
	FATFS *fs = obj->fs;
 800a51a:	687b      	ldr	r3, [r7, #4]
 800a51c:	681b      	ldr	r3, [r3, #0]
 800a51e:	613b      	str	r3, [r7, #16]


	if (clst < 2 || clst >= fs->n_fatent) {	/* Check if in valid range */
 800a520:	683b      	ldr	r3, [r7, #0]
 800a522:	2b01      	cmp	r3, #1
 800a524:	d904      	bls.n	800a530 <get_fat+0x20>
 800a526:	693b      	ldr	r3, [r7, #16]
 800a528:	691b      	ldr	r3, [r3, #16]
 800a52a:	683a      	ldr	r2, [r7, #0]
 800a52c:	429a      	cmp	r2, r3
 800a52e:	d302      	bcc.n	800a536 <get_fat+0x26>
		val = 1;	/* Internal error */
 800a530:	2301      	movs	r3, #1
 800a532:	617b      	str	r3, [r7, #20]
 800a534:	e08f      	b.n	800a656 <get_fat+0x146>

	} else {
		val = 0xFFFFFFFF;	/* Default value falls on disk error */
 800a536:	f04f 33ff 	mov.w	r3, #4294967295
 800a53a:	617b      	str	r3, [r7, #20]

		switch (fs->fs_type) {
 800a53c:	693b      	ldr	r3, [r7, #16]
 800a53e:	781b      	ldrb	r3, [r3, #0]
 800a540:	2b03      	cmp	r3, #3
 800a542:	d062      	beq.n	800a60a <get_fat+0xfa>
 800a544:	2b03      	cmp	r3, #3
 800a546:	dc7c      	bgt.n	800a642 <get_fat+0x132>
 800a548:	2b01      	cmp	r3, #1
 800a54a:	d002      	beq.n	800a552 <get_fat+0x42>
 800a54c:	2b02      	cmp	r3, #2
 800a54e:	d042      	beq.n	800a5d6 <get_fat+0xc6>
 800a550:	e077      	b.n	800a642 <get_fat+0x132>
		case FS_FAT12 :
			bc = (UINT)clst; bc += bc / 2;
 800a552:	683b      	ldr	r3, [r7, #0]
 800a554:	60fb      	str	r3, [r7, #12]
 800a556:	68fb      	ldr	r3, [r7, #12]
 800a558:	085b      	lsrs	r3, r3, #1
 800a55a:	68fa      	ldr	r2, [r7, #12]
 800a55c:	4413      	add	r3, r2
 800a55e:	60fb      	str	r3, [r7, #12]
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 800a560:	693b      	ldr	r3, [r7, #16]
 800a562:	69da      	ldr	r2, [r3, #28]
 800a564:	68fb      	ldr	r3, [r7, #12]
 800a566:	0a5b      	lsrs	r3, r3, #9
 800a568:	4413      	add	r3, r2
 800a56a:	4619      	mov	r1, r3
 800a56c:	6938      	ldr	r0, [r7, #16]
 800a56e:	f7ff ff88 	bl	800a482 <move_window>
 800a572:	4603      	mov	r3, r0
 800a574:	2b00      	cmp	r3, #0
 800a576:	d167      	bne.n	800a648 <get_fat+0x138>
			wc = fs->win[bc++ % SS(fs)];
 800a578:	68fb      	ldr	r3, [r7, #12]
 800a57a:	1c5a      	adds	r2, r3, #1
 800a57c:	60fa      	str	r2, [r7, #12]
 800a57e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800a582:	693a      	ldr	r2, [r7, #16]
 800a584:	4413      	add	r3, r2
 800a586:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
 800a58a:	60bb      	str	r3, [r7, #8]
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 800a58c:	693b      	ldr	r3, [r7, #16]
 800a58e:	69da      	ldr	r2, [r3, #28]
 800a590:	68fb      	ldr	r3, [r7, #12]
 800a592:	0a5b      	lsrs	r3, r3, #9
 800a594:	4413      	add	r3, r2
 800a596:	4619      	mov	r1, r3
 800a598:	6938      	ldr	r0, [r7, #16]
 800a59a:	f7ff ff72 	bl	800a482 <move_window>
 800a59e:	4603      	mov	r3, r0
 800a5a0:	2b00      	cmp	r3, #0
 800a5a2:	d153      	bne.n	800a64c <get_fat+0x13c>
			wc |= fs->win[bc % SS(fs)] << 8;
 800a5a4:	68fb      	ldr	r3, [r7, #12]
 800a5a6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800a5aa:	693a      	ldr	r2, [r7, #16]
 800a5ac:	4413      	add	r3, r2
 800a5ae:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
 800a5b2:	021b      	lsls	r3, r3, #8
 800a5b4:	461a      	mov	r2, r3
 800a5b6:	68bb      	ldr	r3, [r7, #8]
 800a5b8:	4313      	orrs	r3, r2
 800a5ba:	60bb      	str	r3, [r7, #8]
			val = (clst & 1) ? (wc >> 4) : (wc & 0xFFF);
 800a5bc:	683b      	ldr	r3, [r7, #0]
 800a5be:	f003 0301 	and.w	r3, r3, #1
 800a5c2:	2b00      	cmp	r3, #0
 800a5c4:	d002      	beq.n	800a5cc <get_fat+0xbc>
 800a5c6:	68bb      	ldr	r3, [r7, #8]
 800a5c8:	091b      	lsrs	r3, r3, #4
 800a5ca:	e002      	b.n	800a5d2 <get_fat+0xc2>
 800a5cc:	68bb      	ldr	r3, [r7, #8]
 800a5ce:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800a5d2:	617b      	str	r3, [r7, #20]
			break;
 800a5d4:	e03f      	b.n	800a656 <get_fat+0x146>

		case FS_FAT16 :
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 2))) != FR_OK) break;
 800a5d6:	693b      	ldr	r3, [r7, #16]
 800a5d8:	69da      	ldr	r2, [r3, #28]
 800a5da:	683b      	ldr	r3, [r7, #0]
 800a5dc:	0a1b      	lsrs	r3, r3, #8
 800a5de:	4413      	add	r3, r2
 800a5e0:	4619      	mov	r1, r3
 800a5e2:	6938      	ldr	r0, [r7, #16]
 800a5e4:	f7ff ff4d 	bl	800a482 <move_window>
 800a5e8:	4603      	mov	r3, r0
 800a5ea:	2b00      	cmp	r3, #0
 800a5ec:	d130      	bne.n	800a650 <get_fat+0x140>
			val = ld_word(fs->win + clst * 2 % SS(fs));
 800a5ee:	693b      	ldr	r3, [r7, #16]
 800a5f0:	f103 022c 	add.w	r2, r3, #44	; 0x2c
 800a5f4:	683b      	ldr	r3, [r7, #0]
 800a5f6:	005b      	lsls	r3, r3, #1
 800a5f8:	f403 73ff 	and.w	r3, r3, #510	; 0x1fe
 800a5fc:	4413      	add	r3, r2
 800a5fe:	4618      	mov	r0, r3
 800a600:	f7ff fe86 	bl	800a310 <ld_word>
 800a604:	4603      	mov	r3, r0
 800a606:	617b      	str	r3, [r7, #20]
			break;
 800a608:	e025      	b.n	800a656 <get_fat+0x146>

		case FS_FAT32 :
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4))) != FR_OK) break;
 800a60a:	693b      	ldr	r3, [r7, #16]
 800a60c:	69da      	ldr	r2, [r3, #28]
 800a60e:	683b      	ldr	r3, [r7, #0]
 800a610:	09db      	lsrs	r3, r3, #7
 800a612:	4413      	add	r3, r2
 800a614:	4619      	mov	r1, r3
 800a616:	6938      	ldr	r0, [r7, #16]
 800a618:	f7ff ff33 	bl	800a482 <move_window>
 800a61c:	4603      	mov	r3, r0
 800a61e:	2b00      	cmp	r3, #0
 800a620:	d118      	bne.n	800a654 <get_fat+0x144>
			val = ld_dword(fs->win + clst * 4 % SS(fs)) & 0x0FFFFFFF;
 800a622:	693b      	ldr	r3, [r7, #16]
 800a624:	f103 022c 	add.w	r2, r3, #44	; 0x2c
 800a628:	683b      	ldr	r3, [r7, #0]
 800a62a:	009b      	lsls	r3, r3, #2
 800a62c:	f403 73fe 	and.w	r3, r3, #508	; 0x1fc
 800a630:	4413      	add	r3, r2
 800a632:	4618      	mov	r0, r3
 800a634:	f7ff fe84 	bl	800a340 <ld_dword>
 800a638:	4603      	mov	r3, r0
 800a63a:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
 800a63e:	617b      	str	r3, [r7, #20]
			break;
 800a640:	e009      	b.n	800a656 <get_fat+0x146>
				}
			}
			/* go to default */
#endif
		default:
			val = 1;	/* Internal error */
 800a642:	2301      	movs	r3, #1
 800a644:	617b      	str	r3, [r7, #20]
 800a646:	e006      	b.n	800a656 <get_fat+0x146>
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 800a648:	bf00      	nop
 800a64a:	e004      	b.n	800a656 <get_fat+0x146>
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 800a64c:	bf00      	nop
 800a64e:	e002      	b.n	800a656 <get_fat+0x146>
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 2))) != FR_OK) break;
 800a650:	bf00      	nop
 800a652:	e000      	b.n	800a656 <get_fat+0x146>
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4))) != FR_OK) break;
 800a654:	bf00      	nop
		}
	}

	return val;
 800a656:	697b      	ldr	r3, [r7, #20]
}
 800a658:	4618      	mov	r0, r3
 800a65a:	3718      	adds	r7, #24
 800a65c:	46bd      	mov	sp, r7
 800a65e:	bd80      	pop	{r7, pc}

0800a660 <clmt_clust>:
static
DWORD clmt_clust (	/* <2:Error, >=2:Cluster number */
	FIL* fp,		/* Pointer to the file object */
	FSIZE_t ofs		/* File offset to be converted to cluster# */
)
{
 800a660:	b480      	push	{r7}
 800a662:	b087      	sub	sp, #28
 800a664:	af00      	add	r7, sp, #0
 800a666:	6078      	str	r0, [r7, #4]
 800a668:	6039      	str	r1, [r7, #0]
	DWORD cl, ncl, *tbl;
	FATFS *fs = fp->obj.fs;
 800a66a:	687b      	ldr	r3, [r7, #4]
 800a66c:	681b      	ldr	r3, [r3, #0]
 800a66e:	60fb      	str	r3, [r7, #12]


	tbl = fp->cltbl + 1;	/* Top of CLMT */
 800a670:	687b      	ldr	r3, [r7, #4]
 800a672:	6a1b      	ldr	r3, [r3, #32]
 800a674:	3304      	adds	r3, #4
 800a676:	613b      	str	r3, [r7, #16]
	cl = (DWORD)(ofs / SS(fs) / fs->csize);	/* Cluster order from top of the file */
 800a678:	683b      	ldr	r3, [r7, #0]
 800a67a:	0a5b      	lsrs	r3, r3, #9
 800a67c:	68fa      	ldr	r2, [r7, #12]
 800a67e:	8952      	ldrh	r2, [r2, #10]
 800a680:	fbb3 f3f2 	udiv	r3, r3, r2
 800a684:	617b      	str	r3, [r7, #20]
	for (;;) {
		ncl = *tbl++;			/* Number of cluters in the fragment */
 800a686:	693b      	ldr	r3, [r7, #16]
 800a688:	1d1a      	adds	r2, r3, #4
 800a68a:	613a      	str	r2, [r7, #16]
 800a68c:	681b      	ldr	r3, [r3, #0]
 800a68e:	60bb      	str	r3, [r7, #8]
		if (ncl == 0) return 0;	/* End of table? (error) */
 800a690:	68bb      	ldr	r3, [r7, #8]
 800a692:	2b00      	cmp	r3, #0
 800a694:	d101      	bne.n	800a69a <clmt_clust+0x3a>
 800a696:	2300      	movs	r3, #0
 800a698:	e010      	b.n	800a6bc <clmt_clust+0x5c>
		if (cl < ncl) break;	/* In this fragment? */
 800a69a:	697a      	ldr	r2, [r7, #20]
 800a69c:	68bb      	ldr	r3, [r7, #8]
 800a69e:	429a      	cmp	r2, r3
 800a6a0:	d307      	bcc.n	800a6b2 <clmt_clust+0x52>
		cl -= ncl; tbl++;		/* Next fragment */
 800a6a2:	697a      	ldr	r2, [r7, #20]
 800a6a4:	68bb      	ldr	r3, [r7, #8]
 800a6a6:	1ad3      	subs	r3, r2, r3
 800a6a8:	617b      	str	r3, [r7, #20]
 800a6aa:	693b      	ldr	r3, [r7, #16]
 800a6ac:	3304      	adds	r3, #4
 800a6ae:	613b      	str	r3, [r7, #16]
		ncl = *tbl++;			/* Number of cluters in the fragment */
 800a6b0:	e7e9      	b.n	800a686 <clmt_clust+0x26>
		if (cl < ncl) break;	/* In this fragment? */
 800a6b2:	bf00      	nop
	}
	return cl + *tbl;	/* Return the cluster number */
 800a6b4:	693b      	ldr	r3, [r7, #16]
 800a6b6:	681a      	ldr	r2, [r3, #0]
 800a6b8:	697b      	ldr	r3, [r7, #20]
 800a6ba:	4413      	add	r3, r2
}
 800a6bc:	4618      	mov	r0, r3
 800a6be:	371c      	adds	r7, #28
 800a6c0:	46bd      	mov	sp, r7
 800a6c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a6c6:	4770      	bx	lr

0800a6c8 <dir_sdi>:
static
FRESULT dir_sdi (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp,		/* Pointer to directory object */
	DWORD ofs		/* Offset of directory table */
)
{
 800a6c8:	b580      	push	{r7, lr}
 800a6ca:	b086      	sub	sp, #24
 800a6cc:	af00      	add	r7, sp, #0
 800a6ce:	6078      	str	r0, [r7, #4]
 800a6d0:	6039      	str	r1, [r7, #0]
	DWORD csz, clst;
	FATFS *fs = dp->obj.fs;
 800a6d2:	687b      	ldr	r3, [r7, #4]
 800a6d4:	681b      	ldr	r3, [r3, #0]
 800a6d6:	613b      	str	r3, [r7, #16]


	if (ofs >= (DWORD)((_FS_EXFAT && fs->fs_type == FS_EXFAT) ? MAX_DIR_EX : MAX_DIR) || ofs % SZDIRE) {	/* Check range of offset and alignment */
 800a6d8:	683b      	ldr	r3, [r7, #0]
 800a6da:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 800a6de:	d204      	bcs.n	800a6ea <dir_sdi+0x22>
 800a6e0:	683b      	ldr	r3, [r7, #0]
 800a6e2:	f003 031f 	and.w	r3, r3, #31
 800a6e6:	2b00      	cmp	r3, #0
 800a6e8:	d001      	beq.n	800a6ee <dir_sdi+0x26>
		return FR_INT_ERR;
 800a6ea:	2302      	movs	r3, #2
 800a6ec:	e063      	b.n	800a7b6 <dir_sdi+0xee>
	}
	dp->dptr = ofs;				/* Set current offset */
 800a6ee:	687b      	ldr	r3, [r7, #4]
 800a6f0:	683a      	ldr	r2, [r7, #0]
 800a6f2:	611a      	str	r2, [r3, #16]
	clst = dp->obj.sclust;		/* Table start cluster (0:root) */
 800a6f4:	687b      	ldr	r3, [r7, #4]
 800a6f6:	689b      	ldr	r3, [r3, #8]
 800a6f8:	617b      	str	r3, [r7, #20]
	if (clst == 0 && fs->fs_type >= FS_FAT32) {	/* Replace cluster# 0 with root cluster# */
 800a6fa:	697b      	ldr	r3, [r7, #20]
 800a6fc:	2b00      	cmp	r3, #0
 800a6fe:	d106      	bne.n	800a70e <dir_sdi+0x46>
 800a700:	693b      	ldr	r3, [r7, #16]
 800a702:	781b      	ldrb	r3, [r3, #0]
 800a704:	2b02      	cmp	r3, #2
 800a706:	d902      	bls.n	800a70e <dir_sdi+0x46>
		clst = fs->dirbase;
 800a708:	693b      	ldr	r3, [r7, #16]
 800a70a:	6a1b      	ldr	r3, [r3, #32]
 800a70c:	617b      	str	r3, [r7, #20]
		if (_FS_EXFAT) dp->obj.stat = 0;	/* exFAT: Root dir has an FAT chain */
	}

	if (clst == 0) {	/* Static table (root-directory in FAT12/16) */
 800a70e:	697b      	ldr	r3, [r7, #20]
 800a710:	2b00      	cmp	r3, #0
 800a712:	d10c      	bne.n	800a72e <dir_sdi+0x66>
		if (ofs / SZDIRE >= fs->n_rootdir)	return FR_INT_ERR;	/* Is index out of range? */
 800a714:	683b      	ldr	r3, [r7, #0]
 800a716:	095b      	lsrs	r3, r3, #5
 800a718:	693a      	ldr	r2, [r7, #16]
 800a71a:	8912      	ldrh	r2, [r2, #8]
 800a71c:	4293      	cmp	r3, r2
 800a71e:	d301      	bcc.n	800a724 <dir_sdi+0x5c>
 800a720:	2302      	movs	r3, #2
 800a722:	e048      	b.n	800a7b6 <dir_sdi+0xee>
		dp->sect = fs->dirbase;
 800a724:	693b      	ldr	r3, [r7, #16]
 800a726:	6a1a      	ldr	r2, [r3, #32]
 800a728:	687b      	ldr	r3, [r7, #4]
 800a72a:	619a      	str	r2, [r3, #24]
 800a72c:	e029      	b.n	800a782 <dir_sdi+0xba>

	} else {			/* Dynamic table (sub-directory or root-directory in FAT32+) */
		csz = (DWORD)fs->csize * SS(fs);	/* Bytes per cluster */
 800a72e:	693b      	ldr	r3, [r7, #16]
 800a730:	895b      	ldrh	r3, [r3, #10]
 800a732:	025b      	lsls	r3, r3, #9
 800a734:	60fb      	str	r3, [r7, #12]
		while (ofs >= csz) {				/* Follow cluster chain */
 800a736:	e019      	b.n	800a76c <dir_sdi+0xa4>
			clst = get_fat(&dp->obj, clst);				/* Get next cluster */
 800a738:	687b      	ldr	r3, [r7, #4]
 800a73a:	6979      	ldr	r1, [r7, #20]
 800a73c:	4618      	mov	r0, r3
 800a73e:	f7ff fee7 	bl	800a510 <get_fat>
 800a742:	6178      	str	r0, [r7, #20]
			if (clst == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error */
 800a744:	697b      	ldr	r3, [r7, #20]
 800a746:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a74a:	d101      	bne.n	800a750 <dir_sdi+0x88>
 800a74c:	2301      	movs	r3, #1
 800a74e:	e032      	b.n	800a7b6 <dir_sdi+0xee>
			if (clst < 2 || clst >= fs->n_fatent) return FR_INT_ERR;	/* Reached to end of table or internal error */
 800a750:	697b      	ldr	r3, [r7, #20]
 800a752:	2b01      	cmp	r3, #1
 800a754:	d904      	bls.n	800a760 <dir_sdi+0x98>
 800a756:	693b      	ldr	r3, [r7, #16]
 800a758:	691b      	ldr	r3, [r3, #16]
 800a75a:	697a      	ldr	r2, [r7, #20]
 800a75c:	429a      	cmp	r2, r3
 800a75e:	d301      	bcc.n	800a764 <dir_sdi+0x9c>
 800a760:	2302      	movs	r3, #2
 800a762:	e028      	b.n	800a7b6 <dir_sdi+0xee>
			ofs -= csz;
 800a764:	683a      	ldr	r2, [r7, #0]
 800a766:	68fb      	ldr	r3, [r7, #12]
 800a768:	1ad3      	subs	r3, r2, r3
 800a76a:	603b      	str	r3, [r7, #0]
		while (ofs >= csz) {				/* Follow cluster chain */
 800a76c:	683a      	ldr	r2, [r7, #0]
 800a76e:	68fb      	ldr	r3, [r7, #12]
 800a770:	429a      	cmp	r2, r3
 800a772:	d2e1      	bcs.n	800a738 <dir_sdi+0x70>
		}
		dp->sect = clust2sect(fs, clst);
 800a774:	6979      	ldr	r1, [r7, #20]
 800a776:	6938      	ldr	r0, [r7, #16]
 800a778:	f7ff feab 	bl	800a4d2 <clust2sect>
 800a77c:	4602      	mov	r2, r0
 800a77e:	687b      	ldr	r3, [r7, #4]
 800a780:	619a      	str	r2, [r3, #24]
	}
	dp->clust = clst;					/* Current cluster# */
 800a782:	687b      	ldr	r3, [r7, #4]
 800a784:	697a      	ldr	r2, [r7, #20]
 800a786:	615a      	str	r2, [r3, #20]
	if (!dp->sect) return FR_INT_ERR;
 800a788:	687b      	ldr	r3, [r7, #4]
 800a78a:	699b      	ldr	r3, [r3, #24]
 800a78c:	2b00      	cmp	r3, #0
 800a78e:	d101      	bne.n	800a794 <dir_sdi+0xcc>
 800a790:	2302      	movs	r3, #2
 800a792:	e010      	b.n	800a7b6 <dir_sdi+0xee>
	dp->sect += ofs / SS(fs);			/* Sector# of the directory entry */
 800a794:	687b      	ldr	r3, [r7, #4]
 800a796:	699a      	ldr	r2, [r3, #24]
 800a798:	683b      	ldr	r3, [r7, #0]
 800a79a:	0a5b      	lsrs	r3, r3, #9
 800a79c:	441a      	add	r2, r3
 800a79e:	687b      	ldr	r3, [r7, #4]
 800a7a0:	619a      	str	r2, [r3, #24]
	dp->dir = fs->win + (ofs % SS(fs));	/* Pointer to the entry in the win[] */
 800a7a2:	693b      	ldr	r3, [r7, #16]
 800a7a4:	f103 022c 	add.w	r2, r3, #44	; 0x2c
 800a7a8:	683b      	ldr	r3, [r7, #0]
 800a7aa:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800a7ae:	441a      	add	r2, r3
 800a7b0:	687b      	ldr	r3, [r7, #4]
 800a7b2:	61da      	str	r2, [r3, #28]

	return FR_OK;
 800a7b4:	2300      	movs	r3, #0
}
 800a7b6:	4618      	mov	r0, r3
 800a7b8:	3718      	adds	r7, #24
 800a7ba:	46bd      	mov	sp, r7
 800a7bc:	bd80      	pop	{r7, pc}

0800a7be <dir_next>:
static
FRESULT dir_next (	/* FR_OK(0):succeeded, FR_NO_FILE:End of table, FR_DENIED:Could not stretch */
	DIR* dp,		/* Pointer to the directory object */
	int stretch		/* 0: Do not stretch table, 1: Stretch table if needed */
)
{
 800a7be:	b580      	push	{r7, lr}
 800a7c0:	b086      	sub	sp, #24
 800a7c2:	af00      	add	r7, sp, #0
 800a7c4:	6078      	str	r0, [r7, #4]
 800a7c6:	6039      	str	r1, [r7, #0]
	DWORD ofs, clst;
	FATFS *fs = dp->obj.fs;
 800a7c8:	687b      	ldr	r3, [r7, #4]
 800a7ca:	681b      	ldr	r3, [r3, #0]
 800a7cc:	617b      	str	r3, [r7, #20]
#if !_FS_READONLY
	UINT n;
#endif

	ofs = dp->dptr + SZDIRE;	/* Next entry */
 800a7ce:	687b      	ldr	r3, [r7, #4]
 800a7d0:	691b      	ldr	r3, [r3, #16]
 800a7d2:	3320      	adds	r3, #32
 800a7d4:	613b      	str	r3, [r7, #16]
	if (!dp->sect || ofs >= (DWORD)((_FS_EXFAT && fs->fs_type == FS_EXFAT) ? MAX_DIR_EX : MAX_DIR)) return FR_NO_FILE;	/* Report EOT when offset has reached max value */
 800a7d6:	687b      	ldr	r3, [r7, #4]
 800a7d8:	699b      	ldr	r3, [r3, #24]
 800a7da:	2b00      	cmp	r3, #0
 800a7dc:	d003      	beq.n	800a7e6 <dir_next+0x28>
 800a7de:	693b      	ldr	r3, [r7, #16]
 800a7e0:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 800a7e4:	d301      	bcc.n	800a7ea <dir_next+0x2c>
 800a7e6:	2304      	movs	r3, #4
 800a7e8:	e05a      	b.n	800a8a0 <dir_next+0xe2>

	if (ofs % SS(fs) == 0) {	/* Sector changed? */
 800a7ea:	693b      	ldr	r3, [r7, #16]
 800a7ec:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800a7f0:	2b00      	cmp	r3, #0
 800a7f2:	d148      	bne.n	800a886 <dir_next+0xc8>
		dp->sect++;				/* Next sector */
 800a7f4:	687b      	ldr	r3, [r7, #4]
 800a7f6:	699b      	ldr	r3, [r3, #24]
 800a7f8:	1c5a      	adds	r2, r3, #1
 800a7fa:	687b      	ldr	r3, [r7, #4]
 800a7fc:	619a      	str	r2, [r3, #24]

		if (!dp->clust) {		/* Static table */
 800a7fe:	687b      	ldr	r3, [r7, #4]
 800a800:	695b      	ldr	r3, [r3, #20]
 800a802:	2b00      	cmp	r3, #0
 800a804:	d10a      	bne.n	800a81c <dir_next+0x5e>
			if (ofs / SZDIRE >= fs->n_rootdir) {	/* Report EOT if it reached end of static table */
 800a806:	693b      	ldr	r3, [r7, #16]
 800a808:	095b      	lsrs	r3, r3, #5
 800a80a:	697a      	ldr	r2, [r7, #20]
 800a80c:	8912      	ldrh	r2, [r2, #8]
 800a80e:	4293      	cmp	r3, r2
 800a810:	d339      	bcc.n	800a886 <dir_next+0xc8>
				dp->sect = 0; return FR_NO_FILE;
 800a812:	687b      	ldr	r3, [r7, #4]
 800a814:	2200      	movs	r2, #0
 800a816:	619a      	str	r2, [r3, #24]
 800a818:	2304      	movs	r3, #4
 800a81a:	e041      	b.n	800a8a0 <dir_next+0xe2>
			}
		}
		else {					/* Dynamic table */
			if ((ofs / SS(fs) & (fs->csize - 1)) == 0) {		/* Cluster changed? */
 800a81c:	693b      	ldr	r3, [r7, #16]
 800a81e:	0a5b      	lsrs	r3, r3, #9
 800a820:	697a      	ldr	r2, [r7, #20]
 800a822:	8952      	ldrh	r2, [r2, #10]
 800a824:	3a01      	subs	r2, #1
 800a826:	4013      	ands	r3, r2
 800a828:	2b00      	cmp	r3, #0
 800a82a:	d12c      	bne.n	800a886 <dir_next+0xc8>
				clst = get_fat(&dp->obj, dp->clust);			/* Get next cluster */
 800a82c:	687a      	ldr	r2, [r7, #4]
 800a82e:	687b      	ldr	r3, [r7, #4]
 800a830:	695b      	ldr	r3, [r3, #20]
 800a832:	4619      	mov	r1, r3
 800a834:	4610      	mov	r0, r2
 800a836:	f7ff fe6b 	bl	800a510 <get_fat>
 800a83a:	60f8      	str	r0, [r7, #12]
				if (clst <= 1) return FR_INT_ERR;				/* Internal error */
 800a83c:	68fb      	ldr	r3, [r7, #12]
 800a83e:	2b01      	cmp	r3, #1
 800a840:	d801      	bhi.n	800a846 <dir_next+0x88>
 800a842:	2302      	movs	r3, #2
 800a844:	e02c      	b.n	800a8a0 <dir_next+0xe2>
				if (clst == 0xFFFFFFFF) return FR_DISK_ERR;		/* Disk error */
 800a846:	68fb      	ldr	r3, [r7, #12]
 800a848:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a84c:	d101      	bne.n	800a852 <dir_next+0x94>
 800a84e:	2301      	movs	r3, #1
 800a850:	e026      	b.n	800a8a0 <dir_next+0xe2>
				if (clst >= fs->n_fatent) {						/* Reached end of dynamic table */
 800a852:	697b      	ldr	r3, [r7, #20]
 800a854:	691b      	ldr	r3, [r3, #16]
 800a856:	68fa      	ldr	r2, [r7, #12]
 800a858:	429a      	cmp	r2, r3
 800a85a:	d30a      	bcc.n	800a872 <dir_next+0xb4>
						fs->wflag = 1;
						if (sync_window(fs) != FR_OK) return FR_DISK_ERR;
					}
					fs->winsect -= n;							/* Restore window offset */
#else
					if (!stretch) dp->sect = 0;					/* (this line is to suppress compiler warning) */
 800a85c:	683b      	ldr	r3, [r7, #0]
 800a85e:	2b00      	cmp	r3, #0
 800a860:	d102      	bne.n	800a868 <dir_next+0xaa>
 800a862:	687b      	ldr	r3, [r7, #4]
 800a864:	2200      	movs	r2, #0
 800a866:	619a      	str	r2, [r3, #24]
					dp->sect = 0; return FR_NO_FILE;			/* Report EOT */
 800a868:	687b      	ldr	r3, [r7, #4]
 800a86a:	2200      	movs	r2, #0
 800a86c:	619a      	str	r2, [r3, #24]
 800a86e:	2304      	movs	r3, #4
 800a870:	e016      	b.n	800a8a0 <dir_next+0xe2>
#endif
				}
				dp->clust = clst;		/* Initialize data for new cluster */
 800a872:	687b      	ldr	r3, [r7, #4]
 800a874:	68fa      	ldr	r2, [r7, #12]
 800a876:	615a      	str	r2, [r3, #20]
				dp->sect = clust2sect(fs, clst);
 800a878:	68f9      	ldr	r1, [r7, #12]
 800a87a:	6978      	ldr	r0, [r7, #20]
 800a87c:	f7ff fe29 	bl	800a4d2 <clust2sect>
 800a880:	4602      	mov	r2, r0
 800a882:	687b      	ldr	r3, [r7, #4]
 800a884:	619a      	str	r2, [r3, #24]
			}
		}
	}
	dp->dptr = ofs;						/* Current entry */
 800a886:	687b      	ldr	r3, [r7, #4]
 800a888:	693a      	ldr	r2, [r7, #16]
 800a88a:	611a      	str	r2, [r3, #16]
	dp->dir = fs->win + ofs % SS(fs);	/* Pointer to the entry in the win[] */
 800a88c:	697b      	ldr	r3, [r7, #20]
 800a88e:	f103 022c 	add.w	r2, r3, #44	; 0x2c
 800a892:	693b      	ldr	r3, [r7, #16]
 800a894:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800a898:	441a      	add	r2, r3
 800a89a:	687b      	ldr	r3, [r7, #4]
 800a89c:	61da      	str	r2, [r3, #28]

	return FR_OK;
 800a89e:	2300      	movs	r3, #0
}
 800a8a0:	4618      	mov	r0, r3
 800a8a2:	3718      	adds	r7, #24
 800a8a4:	46bd      	mov	sp, r7
 800a8a6:	bd80      	pop	{r7, pc}

0800a8a8 <ld_clust>:
static
DWORD ld_clust (	/* Returns the top cluster value of the SFN entry */
	FATFS* fs,		/* Pointer to the fs object */
	const BYTE* dir	/* Pointer to the key entry */
)
{
 800a8a8:	b580      	push	{r7, lr}
 800a8aa:	b084      	sub	sp, #16
 800a8ac:	af00      	add	r7, sp, #0
 800a8ae:	6078      	str	r0, [r7, #4]
 800a8b0:	6039      	str	r1, [r7, #0]
	DWORD cl;

	cl = ld_word(dir + DIR_FstClusLO);
 800a8b2:	683b      	ldr	r3, [r7, #0]
 800a8b4:	331a      	adds	r3, #26
 800a8b6:	4618      	mov	r0, r3
 800a8b8:	f7ff fd2a 	bl	800a310 <ld_word>
 800a8bc:	4603      	mov	r3, r0
 800a8be:	60fb      	str	r3, [r7, #12]
	if (fs->fs_type == FS_FAT32) {
 800a8c0:	687b      	ldr	r3, [r7, #4]
 800a8c2:	781b      	ldrb	r3, [r3, #0]
 800a8c4:	2b03      	cmp	r3, #3
 800a8c6:	d109      	bne.n	800a8dc <ld_clust+0x34>
		cl |= (DWORD)ld_word(dir + DIR_FstClusHI) << 16;
 800a8c8:	683b      	ldr	r3, [r7, #0]
 800a8ca:	3314      	adds	r3, #20
 800a8cc:	4618      	mov	r0, r3
 800a8ce:	f7ff fd1f 	bl	800a310 <ld_word>
 800a8d2:	4603      	mov	r3, r0
 800a8d4:	041b      	lsls	r3, r3, #16
 800a8d6:	68fa      	ldr	r2, [r7, #12]
 800a8d8:	4313      	orrs	r3, r2
 800a8da:	60fb      	str	r3, [r7, #12]
	}

	return cl;
 800a8dc:	68fb      	ldr	r3, [r7, #12]
}
 800a8de:	4618      	mov	r0, r3
 800a8e0:	3710      	adds	r7, #16
 800a8e2:	46bd      	mov	sp, r7
 800a8e4:	bd80      	pop	{r7, pc}
	...

0800a8e8 <cmp_lfn>:
static
int cmp_lfn (				/* 1:matched, 0:not matched */
	const WCHAR* lfnbuf,	/* Pointer to the LFN working buffer to be compared */
	BYTE* dir				/* Pointer to the directory entry containing the part of LFN */
)
{
 800a8e8:	b590      	push	{r4, r7, lr}
 800a8ea:	b087      	sub	sp, #28
 800a8ec:	af00      	add	r7, sp, #0
 800a8ee:	6078      	str	r0, [r7, #4]
 800a8f0:	6039      	str	r1, [r7, #0]
	UINT i, s;
	WCHAR wc, uc;


	if (ld_word(dir + LDIR_FstClusLO) != 0) return 0;	/* Check LDIR_FstClusLO */
 800a8f2:	683b      	ldr	r3, [r7, #0]
 800a8f4:	331a      	adds	r3, #26
 800a8f6:	4618      	mov	r0, r3
 800a8f8:	f7ff fd0a 	bl	800a310 <ld_word>
 800a8fc:	4603      	mov	r3, r0
 800a8fe:	2b00      	cmp	r3, #0
 800a900:	d001      	beq.n	800a906 <cmp_lfn+0x1e>
 800a902:	2300      	movs	r3, #0
 800a904:	e059      	b.n	800a9ba <cmp_lfn+0xd2>

	i = ((dir[LDIR_Ord] & 0x3F) - 1) * 13;	/* Offset in the LFN buffer */
 800a906:	683b      	ldr	r3, [r7, #0]
 800a908:	781b      	ldrb	r3, [r3, #0]
 800a90a:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800a90e:	1e5a      	subs	r2, r3, #1
 800a910:	4613      	mov	r3, r2
 800a912:	005b      	lsls	r3, r3, #1
 800a914:	4413      	add	r3, r2
 800a916:	009b      	lsls	r3, r3, #2
 800a918:	4413      	add	r3, r2
 800a91a:	617b      	str	r3, [r7, #20]

	for (wc = 1, s = 0; s < 13; s++) {		/* Process all characters in the entry */
 800a91c:	2301      	movs	r3, #1
 800a91e:	81fb      	strh	r3, [r7, #14]
 800a920:	2300      	movs	r3, #0
 800a922:	613b      	str	r3, [r7, #16]
 800a924:	e033      	b.n	800a98e <cmp_lfn+0xa6>
		uc = ld_word(dir + LfnOfs[s]);		/* Pick an LFN character */
 800a926:	4a27      	ldr	r2, [pc, #156]	; (800a9c4 <cmp_lfn+0xdc>)
 800a928:	693b      	ldr	r3, [r7, #16]
 800a92a:	4413      	add	r3, r2
 800a92c:	781b      	ldrb	r3, [r3, #0]
 800a92e:	461a      	mov	r2, r3
 800a930:	683b      	ldr	r3, [r7, #0]
 800a932:	4413      	add	r3, r2
 800a934:	4618      	mov	r0, r3
 800a936:	f7ff fceb 	bl	800a310 <ld_word>
 800a93a:	4603      	mov	r3, r0
 800a93c:	81bb      	strh	r3, [r7, #12]
		if (wc) {
 800a93e:	89fb      	ldrh	r3, [r7, #14]
 800a940:	2b00      	cmp	r3, #0
 800a942:	d01a      	beq.n	800a97a <cmp_lfn+0x92>
			if (i >= _MAX_LFN || ff_wtoupper(uc) != ff_wtoupper(lfnbuf[i++])) {	/* Compare it */
 800a944:	697b      	ldr	r3, [r7, #20]
 800a946:	2b3f      	cmp	r3, #63	; 0x3f
 800a948:	d812      	bhi.n	800a970 <cmp_lfn+0x88>
 800a94a:	89bb      	ldrh	r3, [r7, #12]
 800a94c:	4618      	mov	r0, r3
 800a94e:	f001 f9f1 	bl	800bd34 <ff_wtoupper>
 800a952:	4603      	mov	r3, r0
 800a954:	461c      	mov	r4, r3
 800a956:	697b      	ldr	r3, [r7, #20]
 800a958:	1c5a      	adds	r2, r3, #1
 800a95a:	617a      	str	r2, [r7, #20]
 800a95c:	005b      	lsls	r3, r3, #1
 800a95e:	687a      	ldr	r2, [r7, #4]
 800a960:	4413      	add	r3, r2
 800a962:	881b      	ldrh	r3, [r3, #0]
 800a964:	4618      	mov	r0, r3
 800a966:	f001 f9e5 	bl	800bd34 <ff_wtoupper>
 800a96a:	4603      	mov	r3, r0
 800a96c:	429c      	cmp	r4, r3
 800a96e:	d001      	beq.n	800a974 <cmp_lfn+0x8c>
				return 0;					/* Not matched */
 800a970:	2300      	movs	r3, #0
 800a972:	e022      	b.n	800a9ba <cmp_lfn+0xd2>
			}
			wc = uc;
 800a974:	89bb      	ldrh	r3, [r7, #12]
 800a976:	81fb      	strh	r3, [r7, #14]
 800a978:	e006      	b.n	800a988 <cmp_lfn+0xa0>
		} else {
			if (uc != 0xFFFF) return 0;		/* Check filler */
 800a97a:	89bb      	ldrh	r3, [r7, #12]
 800a97c:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800a980:	4293      	cmp	r3, r2
 800a982:	d001      	beq.n	800a988 <cmp_lfn+0xa0>
 800a984:	2300      	movs	r3, #0
 800a986:	e018      	b.n	800a9ba <cmp_lfn+0xd2>
	for (wc = 1, s = 0; s < 13; s++) {		/* Process all characters in the entry */
 800a988:	693b      	ldr	r3, [r7, #16]
 800a98a:	3301      	adds	r3, #1
 800a98c:	613b      	str	r3, [r7, #16]
 800a98e:	693b      	ldr	r3, [r7, #16]
 800a990:	2b0c      	cmp	r3, #12
 800a992:	d9c8      	bls.n	800a926 <cmp_lfn+0x3e>
		}
	}

	if ((dir[LDIR_Ord] & LLEF) && wc && lfnbuf[i]) return 0;	/* Last segment matched but different length */
 800a994:	683b      	ldr	r3, [r7, #0]
 800a996:	781b      	ldrb	r3, [r3, #0]
 800a998:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800a99c:	2b00      	cmp	r3, #0
 800a99e:	d00b      	beq.n	800a9b8 <cmp_lfn+0xd0>
 800a9a0:	89fb      	ldrh	r3, [r7, #14]
 800a9a2:	2b00      	cmp	r3, #0
 800a9a4:	d008      	beq.n	800a9b8 <cmp_lfn+0xd0>
 800a9a6:	697b      	ldr	r3, [r7, #20]
 800a9a8:	005b      	lsls	r3, r3, #1
 800a9aa:	687a      	ldr	r2, [r7, #4]
 800a9ac:	4413      	add	r3, r2
 800a9ae:	881b      	ldrh	r3, [r3, #0]
 800a9b0:	2b00      	cmp	r3, #0
 800a9b2:	d001      	beq.n	800a9b8 <cmp_lfn+0xd0>
 800a9b4:	2300      	movs	r3, #0
 800a9b6:	e000      	b.n	800a9ba <cmp_lfn+0xd2>

	return 1;		/* The part of LFN matched */
 800a9b8:	2301      	movs	r3, #1
}
 800a9ba:	4618      	mov	r0, r3
 800a9bc:	371c      	adds	r7, #28
 800a9be:	46bd      	mov	sp, r7
 800a9c0:	bd90      	pop	{r4, r7, pc}
 800a9c2:	bf00      	nop
 800a9c4:	08013f30 	.word	0x08013f30

0800a9c8 <sum_sfn>:

static
BYTE sum_sfn (
	const BYTE* dir		/* Pointer to the SFN entry */
)
{
 800a9c8:	b480      	push	{r7}
 800a9ca:	b085      	sub	sp, #20
 800a9cc:	af00      	add	r7, sp, #0
 800a9ce:	6078      	str	r0, [r7, #4]
	BYTE sum = 0;
 800a9d0:	2300      	movs	r3, #0
 800a9d2:	73fb      	strb	r3, [r7, #15]
	UINT n = 11;
 800a9d4:	230b      	movs	r3, #11
 800a9d6:	60bb      	str	r3, [r7, #8]

	do {
		sum = (sum >> 1) + (sum << 7) + *dir++;
 800a9d8:	7bfb      	ldrb	r3, [r7, #15]
 800a9da:	b2da      	uxtb	r2, r3
 800a9dc:	0852      	lsrs	r2, r2, #1
 800a9de:	01db      	lsls	r3, r3, #7
 800a9e0:	4313      	orrs	r3, r2
 800a9e2:	b2da      	uxtb	r2, r3
 800a9e4:	687b      	ldr	r3, [r7, #4]
 800a9e6:	1c59      	adds	r1, r3, #1
 800a9e8:	6079      	str	r1, [r7, #4]
 800a9ea:	781b      	ldrb	r3, [r3, #0]
 800a9ec:	4413      	add	r3, r2
 800a9ee:	73fb      	strb	r3, [r7, #15]
	} while (--n);
 800a9f0:	68bb      	ldr	r3, [r7, #8]
 800a9f2:	3b01      	subs	r3, #1
 800a9f4:	60bb      	str	r3, [r7, #8]
 800a9f6:	68bb      	ldr	r3, [r7, #8]
 800a9f8:	2b00      	cmp	r3, #0
 800a9fa:	d1ed      	bne.n	800a9d8 <sum_sfn+0x10>
	return sum;
 800a9fc:	7bfb      	ldrb	r3, [r7, #15]
}
 800a9fe:	4618      	mov	r0, r3
 800aa00:	3714      	adds	r7, #20
 800aa02:	46bd      	mov	sp, r7
 800aa04:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aa08:	4770      	bx	lr

0800aa0a <dir_find>:

static
FRESULT dir_find (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp			/* Pointer to the directory object with the file name */
)
{
 800aa0a:	b580      	push	{r7, lr}
 800aa0c:	b086      	sub	sp, #24
 800aa0e:	af00      	add	r7, sp, #0
 800aa10:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs = dp->obj.fs;
 800aa12:	687b      	ldr	r3, [r7, #4]
 800aa14:	681b      	ldr	r3, [r3, #0]
 800aa16:	613b      	str	r3, [r7, #16]
	BYTE c;
#if _USE_LFN != 0
	BYTE a, ord, sum;
#endif

	res = dir_sdi(dp, 0);			/* Rewind directory object */
 800aa18:	2100      	movs	r1, #0
 800aa1a:	6878      	ldr	r0, [r7, #4]
 800aa1c:	f7ff fe54 	bl	800a6c8 <dir_sdi>
 800aa20:	4603      	mov	r3, r0
 800aa22:	75fb      	strb	r3, [r7, #23]
	if (res != FR_OK) return res;
 800aa24:	7dfb      	ldrb	r3, [r7, #23]
 800aa26:	2b00      	cmp	r3, #0
 800aa28:	d001      	beq.n	800aa2e <dir_find+0x24>
 800aa2a:	7dfb      	ldrb	r3, [r7, #23]
 800aa2c:	e0a9      	b.n	800ab82 <dir_find+0x178>
		return res;
	}
#endif
	/* On the FAT12/16/32 volume */
#if _USE_LFN != 0
	ord = sum = 0xFF; dp->blk_ofs = 0xFFFFFFFF;	/* Reset LFN sequence */
 800aa2e:	23ff      	movs	r3, #255	; 0xff
 800aa30:	753b      	strb	r3, [r7, #20]
 800aa32:	7d3b      	ldrb	r3, [r7, #20]
 800aa34:	757b      	strb	r3, [r7, #21]
 800aa36:	687b      	ldr	r3, [r7, #4]
 800aa38:	f04f 32ff 	mov.w	r2, #4294967295
 800aa3c:	62da      	str	r2, [r3, #44]	; 0x2c
#endif
	do {
		res = move_window(fs, dp->sect);
 800aa3e:	687b      	ldr	r3, [r7, #4]
 800aa40:	699b      	ldr	r3, [r3, #24]
 800aa42:	4619      	mov	r1, r3
 800aa44:	6938      	ldr	r0, [r7, #16]
 800aa46:	f7ff fd1c 	bl	800a482 <move_window>
 800aa4a:	4603      	mov	r3, r0
 800aa4c:	75fb      	strb	r3, [r7, #23]
		if (res != FR_OK) break;
 800aa4e:	7dfb      	ldrb	r3, [r7, #23]
 800aa50:	2b00      	cmp	r3, #0
 800aa52:	f040 8090 	bne.w	800ab76 <dir_find+0x16c>
		c = dp->dir[DIR_Name];
 800aa56:	687b      	ldr	r3, [r7, #4]
 800aa58:	69db      	ldr	r3, [r3, #28]
 800aa5a:	781b      	ldrb	r3, [r3, #0]
 800aa5c:	75bb      	strb	r3, [r7, #22]
		if (c == 0) { res = FR_NO_FILE; break; }	/* Reached to end of table */
 800aa5e:	7dbb      	ldrb	r3, [r7, #22]
 800aa60:	2b00      	cmp	r3, #0
 800aa62:	d102      	bne.n	800aa6a <dir_find+0x60>
 800aa64:	2304      	movs	r3, #4
 800aa66:	75fb      	strb	r3, [r7, #23]
 800aa68:	e08a      	b.n	800ab80 <dir_find+0x176>
#if _USE_LFN != 0	/* LFN configuration */
		dp->obj.attr = a = dp->dir[DIR_Attr] & AM_MASK;
 800aa6a:	687b      	ldr	r3, [r7, #4]
 800aa6c:	69db      	ldr	r3, [r3, #28]
 800aa6e:	330b      	adds	r3, #11
 800aa70:	781b      	ldrb	r3, [r3, #0]
 800aa72:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800aa76:	73fb      	strb	r3, [r7, #15]
 800aa78:	687b      	ldr	r3, [r7, #4]
 800aa7a:	7bfa      	ldrb	r2, [r7, #15]
 800aa7c:	719a      	strb	r2, [r3, #6]
		if (c == DDEM || ((a & AM_VOL) && a != AM_LFN)) {	/* An entry without valid data */
 800aa7e:	7dbb      	ldrb	r3, [r7, #22]
 800aa80:	2be5      	cmp	r3, #229	; 0xe5
 800aa82:	d007      	beq.n	800aa94 <dir_find+0x8a>
 800aa84:	7bfb      	ldrb	r3, [r7, #15]
 800aa86:	f003 0308 	and.w	r3, r3, #8
 800aa8a:	2b00      	cmp	r3, #0
 800aa8c:	d009      	beq.n	800aaa2 <dir_find+0x98>
 800aa8e:	7bfb      	ldrb	r3, [r7, #15]
 800aa90:	2b0f      	cmp	r3, #15
 800aa92:	d006      	beq.n	800aaa2 <dir_find+0x98>
			ord = 0xFF; dp->blk_ofs = 0xFFFFFFFF;	/* Reset LFN sequence */
 800aa94:	23ff      	movs	r3, #255	; 0xff
 800aa96:	757b      	strb	r3, [r7, #21]
 800aa98:	687b      	ldr	r3, [r7, #4]
 800aa9a:	f04f 32ff 	mov.w	r2, #4294967295
 800aa9e:	62da      	str	r2, [r3, #44]	; 0x2c
 800aaa0:	e05e      	b.n	800ab60 <dir_find+0x156>
		} else {
			if (a == AM_LFN) {			/* An LFN entry is found */
 800aaa2:	7bfb      	ldrb	r3, [r7, #15]
 800aaa4:	2b0f      	cmp	r3, #15
 800aaa6:	d136      	bne.n	800ab16 <dir_find+0x10c>
				if (!(dp->fn[NSFLAG] & NS_NOLFN)) {
 800aaa8:	687b      	ldr	r3, [r7, #4]
 800aaaa:	f893 302b 	ldrb.w	r3, [r3, #43]	; 0x2b
 800aaae:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800aab2:	2b00      	cmp	r3, #0
 800aab4:	d154      	bne.n	800ab60 <dir_find+0x156>
					if (c & LLEF) {		/* Is it start of LFN sequence? */
 800aab6:	7dbb      	ldrb	r3, [r7, #22]
 800aab8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800aabc:	2b00      	cmp	r3, #0
 800aabe:	d00d      	beq.n	800aadc <dir_find+0xd2>
						sum = dp->dir[LDIR_Chksum];
 800aac0:	687b      	ldr	r3, [r7, #4]
 800aac2:	69db      	ldr	r3, [r3, #28]
 800aac4:	7b5b      	ldrb	r3, [r3, #13]
 800aac6:	753b      	strb	r3, [r7, #20]
						c &= (BYTE)~LLEF; ord = c;	/* LFN start order */
 800aac8:	7dbb      	ldrb	r3, [r7, #22]
 800aaca:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800aace:	75bb      	strb	r3, [r7, #22]
 800aad0:	7dbb      	ldrb	r3, [r7, #22]
 800aad2:	757b      	strb	r3, [r7, #21]
						dp->blk_ofs = dp->dptr;	/* Start offset of LFN */
 800aad4:	687b      	ldr	r3, [r7, #4]
 800aad6:	691a      	ldr	r2, [r3, #16]
 800aad8:	687b      	ldr	r3, [r7, #4]
 800aada:	62da      	str	r2, [r3, #44]	; 0x2c
					}
					/* Check validity of the LFN entry and compare it with given name */
					ord = (c == ord && sum == dp->dir[LDIR_Chksum] && cmp_lfn(fs->lfnbuf, dp->dir)) ? ord - 1 : 0xFF;
 800aadc:	7dba      	ldrb	r2, [r7, #22]
 800aade:	7d7b      	ldrb	r3, [r7, #21]
 800aae0:	429a      	cmp	r2, r3
 800aae2:	d115      	bne.n	800ab10 <dir_find+0x106>
 800aae4:	687b      	ldr	r3, [r7, #4]
 800aae6:	69db      	ldr	r3, [r3, #28]
 800aae8:	330d      	adds	r3, #13
 800aaea:	781b      	ldrb	r3, [r3, #0]
 800aaec:	7d3a      	ldrb	r2, [r7, #20]
 800aaee:	429a      	cmp	r2, r3
 800aaf0:	d10e      	bne.n	800ab10 <dir_find+0x106>
 800aaf2:	693b      	ldr	r3, [r7, #16]
 800aaf4:	68da      	ldr	r2, [r3, #12]
 800aaf6:	687b      	ldr	r3, [r7, #4]
 800aaf8:	69db      	ldr	r3, [r3, #28]
 800aafa:	4619      	mov	r1, r3
 800aafc:	4610      	mov	r0, r2
 800aafe:	f7ff fef3 	bl	800a8e8 <cmp_lfn>
 800ab02:	4603      	mov	r3, r0
 800ab04:	2b00      	cmp	r3, #0
 800ab06:	d003      	beq.n	800ab10 <dir_find+0x106>
 800ab08:	7d7b      	ldrb	r3, [r7, #21]
 800ab0a:	3b01      	subs	r3, #1
 800ab0c:	b2db      	uxtb	r3, r3
 800ab0e:	e000      	b.n	800ab12 <dir_find+0x108>
 800ab10:	23ff      	movs	r3, #255	; 0xff
 800ab12:	757b      	strb	r3, [r7, #21]
 800ab14:	e024      	b.n	800ab60 <dir_find+0x156>
				}
			} else {					/* An SFN entry is found */
				if (!ord && sum == sum_sfn(dp->dir)) break;	/* LFN matched? */
 800ab16:	7d7b      	ldrb	r3, [r7, #21]
 800ab18:	2b00      	cmp	r3, #0
 800ab1a:	d109      	bne.n	800ab30 <dir_find+0x126>
 800ab1c:	687b      	ldr	r3, [r7, #4]
 800ab1e:	69db      	ldr	r3, [r3, #28]
 800ab20:	4618      	mov	r0, r3
 800ab22:	f7ff ff51 	bl	800a9c8 <sum_sfn>
 800ab26:	4603      	mov	r3, r0
 800ab28:	461a      	mov	r2, r3
 800ab2a:	7d3b      	ldrb	r3, [r7, #20]
 800ab2c:	4293      	cmp	r3, r2
 800ab2e:	d024      	beq.n	800ab7a <dir_find+0x170>
				if (!(dp->fn[NSFLAG] & NS_LOSS) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* SFN matched? */
 800ab30:	687b      	ldr	r3, [r7, #4]
 800ab32:	f893 302b 	ldrb.w	r3, [r3, #43]	; 0x2b
 800ab36:	f003 0301 	and.w	r3, r3, #1
 800ab3a:	2b00      	cmp	r3, #0
 800ab3c:	d10a      	bne.n	800ab54 <dir_find+0x14a>
 800ab3e:	687b      	ldr	r3, [r7, #4]
 800ab40:	69d8      	ldr	r0, [r3, #28]
 800ab42:	687b      	ldr	r3, [r7, #4]
 800ab44:	3320      	adds	r3, #32
 800ab46:	220b      	movs	r2, #11
 800ab48:	4619      	mov	r1, r3
 800ab4a:	f7ff fc58 	bl	800a3fe <mem_cmp>
 800ab4e:	4603      	mov	r3, r0
 800ab50:	2b00      	cmp	r3, #0
 800ab52:	d014      	beq.n	800ab7e <dir_find+0x174>
				ord = 0xFF; dp->blk_ofs = 0xFFFFFFFF;	/* Reset LFN sequence */
 800ab54:	23ff      	movs	r3, #255	; 0xff
 800ab56:	757b      	strb	r3, [r7, #21]
 800ab58:	687b      	ldr	r3, [r7, #4]
 800ab5a:	f04f 32ff 	mov.w	r2, #4294967295
 800ab5e:	62da      	str	r2, [r3, #44]	; 0x2c
		}
#else		/* Non LFN configuration */
		dp->obj.attr = dp->dir[DIR_Attr] & AM_MASK;
		if (!(dp->dir[DIR_Attr] & AM_VOL) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* Is it a valid entry? */
#endif
		res = dir_next(dp, 0);	/* Next entry */
 800ab60:	2100      	movs	r1, #0
 800ab62:	6878      	ldr	r0, [r7, #4]
 800ab64:	f7ff fe2b 	bl	800a7be <dir_next>
 800ab68:	4603      	mov	r3, r0
 800ab6a:	75fb      	strb	r3, [r7, #23]
	} while (res == FR_OK);
 800ab6c:	7dfb      	ldrb	r3, [r7, #23]
 800ab6e:	2b00      	cmp	r3, #0
 800ab70:	f43f af65 	beq.w	800aa3e <dir_find+0x34>
 800ab74:	e004      	b.n	800ab80 <dir_find+0x176>
		if (res != FR_OK) break;
 800ab76:	bf00      	nop
 800ab78:	e002      	b.n	800ab80 <dir_find+0x176>
				if (!ord && sum == sum_sfn(dp->dir)) break;	/* LFN matched? */
 800ab7a:	bf00      	nop
 800ab7c:	e000      	b.n	800ab80 <dir_find+0x176>
				if (!(dp->fn[NSFLAG] & NS_LOSS) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* SFN matched? */
 800ab7e:	bf00      	nop

	return res;
 800ab80:	7dfb      	ldrb	r3, [r7, #23]
}
 800ab82:	4618      	mov	r0, r3
 800ab84:	3718      	adds	r7, #24
 800ab86:	46bd      	mov	sp, r7
 800ab88:	bd80      	pop	{r7, pc}
	...

0800ab8c <create_name>:
static
FRESULT create_name (	/* FR_OK: successful, FR_INVALID_NAME: could not create */
	DIR* dp,			/* Pointer to the directory object */
	const TCHAR** path	/* Pointer to pointer to the segment in the path string */
)
{
 800ab8c:	b580      	push	{r7, lr}
 800ab8e:	b08a      	sub	sp, #40	; 0x28
 800ab90:	af00      	add	r7, sp, #0
 800ab92:	6078      	str	r0, [r7, #4]
 800ab94:	6039      	str	r1, [r7, #0]
	WCHAR w, *lfn;
	UINT i, ni, si, di;
	const TCHAR *p;

	/* Create LFN in Unicode */
	p = *path; lfn = dp->obj.fs->lfnbuf; si = di = 0;
 800ab96:	683b      	ldr	r3, [r7, #0]
 800ab98:	681b      	ldr	r3, [r3, #0]
 800ab9a:	613b      	str	r3, [r7, #16]
 800ab9c:	687b      	ldr	r3, [r7, #4]
 800ab9e:	681b      	ldr	r3, [r3, #0]
 800aba0:	68db      	ldr	r3, [r3, #12]
 800aba2:	60fb      	str	r3, [r7, #12]
 800aba4:	2300      	movs	r3, #0
 800aba6:	617b      	str	r3, [r7, #20]
 800aba8:	697b      	ldr	r3, [r7, #20]
 800abaa:	61bb      	str	r3, [r7, #24]
	for (;;) {
		w = p[si++];					/* Get a character */
 800abac:	69bb      	ldr	r3, [r7, #24]
 800abae:	1c5a      	adds	r2, r3, #1
 800abb0:	61ba      	str	r2, [r7, #24]
 800abb2:	693a      	ldr	r2, [r7, #16]
 800abb4:	4413      	add	r3, r2
 800abb6:	781b      	ldrb	r3, [r3, #0]
 800abb8:	84bb      	strh	r3, [r7, #36]	; 0x24
		if (w < ' ') break;				/* Break if end of the path name */
 800abba:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800abbc:	2b1f      	cmp	r3, #31
 800abbe:	d940      	bls.n	800ac42 <create_name+0xb6>
		if (w == '/' || w == '\\') {	/* Break if a separator is found */
 800abc0:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800abc2:	2b2f      	cmp	r3, #47	; 0x2f
 800abc4:	d006      	beq.n	800abd4 <create_name+0x48>
 800abc6:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800abc8:	2b5c      	cmp	r3, #92	; 0x5c
 800abca:	d110      	bne.n	800abee <create_name+0x62>
			while (p[si] == '/' || p[si] == '\\') si++;	/* Skip duplicated separator if exist */
 800abcc:	e002      	b.n	800abd4 <create_name+0x48>
 800abce:	69bb      	ldr	r3, [r7, #24]
 800abd0:	3301      	adds	r3, #1
 800abd2:	61bb      	str	r3, [r7, #24]
 800abd4:	693a      	ldr	r2, [r7, #16]
 800abd6:	69bb      	ldr	r3, [r7, #24]
 800abd8:	4413      	add	r3, r2
 800abda:	781b      	ldrb	r3, [r3, #0]
 800abdc:	2b2f      	cmp	r3, #47	; 0x2f
 800abde:	d0f6      	beq.n	800abce <create_name+0x42>
 800abe0:	693a      	ldr	r2, [r7, #16]
 800abe2:	69bb      	ldr	r3, [r7, #24]
 800abe4:	4413      	add	r3, r2
 800abe6:	781b      	ldrb	r3, [r3, #0]
 800abe8:	2b5c      	cmp	r3, #92	; 0x5c
 800abea:	d0f0      	beq.n	800abce <create_name+0x42>
			break;
 800abec:	e02a      	b.n	800ac44 <create_name+0xb8>
		}
		if (di >= _MAX_LFN) return FR_INVALID_NAME;	/* Reject too long name */
 800abee:	697b      	ldr	r3, [r7, #20]
 800abf0:	2b3f      	cmp	r3, #63	; 0x3f
 800abf2:	d901      	bls.n	800abf8 <create_name+0x6c>
 800abf4:	2306      	movs	r3, #6
 800abf6:	e17d      	b.n	800aef4 <create_name+0x368>
#if !_LFN_UNICODE
		w &= 0xFF;
 800abf8:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800abfa:	b2db      	uxtb	r3, r3
 800abfc:	84bb      	strh	r3, [r7, #36]	; 0x24
		if (IsDBCS1(w)) {				/* Check if it is a DBC 1st byte (always false on SBCS cfg) */
			b = (BYTE)p[si++];			/* Get 2nd byte */
			w = (w << 8) + b;			/* Create a DBC */
			if (!IsDBCS2(b)) return FR_INVALID_NAME;	/* Reject invalid sequence */
		}
		w = ff_convert(w, 1);			/* Convert ANSI/OEM to Unicode */
 800abfe:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800ac00:	2101      	movs	r1, #1
 800ac02:	4618      	mov	r0, r3
 800ac04:	f001 f85a 	bl	800bcbc <ff_convert>
 800ac08:	4603      	mov	r3, r0
 800ac0a:	84bb      	strh	r3, [r7, #36]	; 0x24
		if (!w) return FR_INVALID_NAME;	/* Reject invalid code */
 800ac0c:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800ac0e:	2b00      	cmp	r3, #0
 800ac10:	d101      	bne.n	800ac16 <create_name+0x8a>
 800ac12:	2306      	movs	r3, #6
 800ac14:	e16e      	b.n	800aef4 <create_name+0x368>
#endif
		if (w < 0x80 && chk_chr("\"*:<>\?|\x7F", w)) return FR_INVALID_NAME;	/* Reject illegal characters for LFN */
 800ac16:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800ac18:	2b7f      	cmp	r3, #127	; 0x7f
 800ac1a:	d809      	bhi.n	800ac30 <create_name+0xa4>
 800ac1c:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800ac1e:	4619      	mov	r1, r3
 800ac20:	488d      	ldr	r0, [pc, #564]	; (800ae58 <create_name+0x2cc>)
 800ac22:	f7ff fc13 	bl	800a44c <chk_chr>
 800ac26:	4603      	mov	r3, r0
 800ac28:	2b00      	cmp	r3, #0
 800ac2a:	d001      	beq.n	800ac30 <create_name+0xa4>
 800ac2c:	2306      	movs	r3, #6
 800ac2e:	e161      	b.n	800aef4 <create_name+0x368>
		lfn[di++] = w;					/* Store the Unicode character */
 800ac30:	697b      	ldr	r3, [r7, #20]
 800ac32:	1c5a      	adds	r2, r3, #1
 800ac34:	617a      	str	r2, [r7, #20]
 800ac36:	005b      	lsls	r3, r3, #1
 800ac38:	68fa      	ldr	r2, [r7, #12]
 800ac3a:	4413      	add	r3, r2
 800ac3c:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 800ac3e:	801a      	strh	r2, [r3, #0]
		w = p[si++];					/* Get a character */
 800ac40:	e7b4      	b.n	800abac <create_name+0x20>
		if (w < ' ') break;				/* Break if end of the path name */
 800ac42:	bf00      	nop
	}
	*path = &p[si];						/* Return pointer to the next segment */
 800ac44:	693a      	ldr	r2, [r7, #16]
 800ac46:	69bb      	ldr	r3, [r7, #24]
 800ac48:	441a      	add	r2, r3
 800ac4a:	683b      	ldr	r3, [r7, #0]
 800ac4c:	601a      	str	r2, [r3, #0]
	cf = (w < ' ') ? NS_LAST : 0;		/* Set last segment flag if end of the path */
 800ac4e:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800ac50:	2b1f      	cmp	r3, #31
 800ac52:	d801      	bhi.n	800ac58 <create_name+0xcc>
 800ac54:	2304      	movs	r3, #4
 800ac56:	e000      	b.n	800ac5a <create_name+0xce>
 800ac58:	2300      	movs	r3, #0
 800ac5a:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			dp->fn[i] = (i < di) ? '.' : ' ';
		dp->fn[i] = cf | NS_DOT;		/* This is a dot entry */
		return FR_OK;
	}
#endif
	while (di) {						/* Snip off trailing spaces and dots if exist */
 800ac5e:	e011      	b.n	800ac84 <create_name+0xf8>
		w = lfn[di - 1];
 800ac60:	697b      	ldr	r3, [r7, #20]
 800ac62:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 800ac66:	3b01      	subs	r3, #1
 800ac68:	005b      	lsls	r3, r3, #1
 800ac6a:	68fa      	ldr	r2, [r7, #12]
 800ac6c:	4413      	add	r3, r2
 800ac6e:	881b      	ldrh	r3, [r3, #0]
 800ac70:	84bb      	strh	r3, [r7, #36]	; 0x24
		if (w != ' ' && w != '.') break;
 800ac72:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800ac74:	2b20      	cmp	r3, #32
 800ac76:	d002      	beq.n	800ac7e <create_name+0xf2>
 800ac78:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800ac7a:	2b2e      	cmp	r3, #46	; 0x2e
 800ac7c:	d106      	bne.n	800ac8c <create_name+0x100>
		di--;
 800ac7e:	697b      	ldr	r3, [r7, #20]
 800ac80:	3b01      	subs	r3, #1
 800ac82:	617b      	str	r3, [r7, #20]
	while (di) {						/* Snip off trailing spaces and dots if exist */
 800ac84:	697b      	ldr	r3, [r7, #20]
 800ac86:	2b00      	cmp	r3, #0
 800ac88:	d1ea      	bne.n	800ac60 <create_name+0xd4>
 800ac8a:	e000      	b.n	800ac8e <create_name+0x102>
		if (w != ' ' && w != '.') break;
 800ac8c:	bf00      	nop
	}
	lfn[di] = 0;						/* LFN is created */
 800ac8e:	697b      	ldr	r3, [r7, #20]
 800ac90:	005b      	lsls	r3, r3, #1
 800ac92:	68fa      	ldr	r2, [r7, #12]
 800ac94:	4413      	add	r3, r2
 800ac96:	2200      	movs	r2, #0
 800ac98:	801a      	strh	r2, [r3, #0]
	if (di == 0) return FR_INVALID_NAME;	/* Reject nul name */
 800ac9a:	697b      	ldr	r3, [r7, #20]
 800ac9c:	2b00      	cmp	r3, #0
 800ac9e:	d101      	bne.n	800aca4 <create_name+0x118>
 800aca0:	2306      	movs	r3, #6
 800aca2:	e127      	b.n	800aef4 <create_name+0x368>

	/* Create SFN in directory form */
	mem_set(dp->fn, ' ', 11);
 800aca4:	687b      	ldr	r3, [r7, #4]
 800aca6:	3320      	adds	r3, #32
 800aca8:	220b      	movs	r2, #11
 800acaa:	2120      	movs	r1, #32
 800acac:	4618      	mov	r0, r3
 800acae:	f7ff fb8b 	bl	800a3c8 <mem_set>
	for (si = 0; lfn[si] == ' ' || lfn[si] == '.'; si++) ;	/* Strip leading spaces and dots */
 800acb2:	2300      	movs	r3, #0
 800acb4:	61bb      	str	r3, [r7, #24]
 800acb6:	e002      	b.n	800acbe <create_name+0x132>
 800acb8:	69bb      	ldr	r3, [r7, #24]
 800acba:	3301      	adds	r3, #1
 800acbc:	61bb      	str	r3, [r7, #24]
 800acbe:	69bb      	ldr	r3, [r7, #24]
 800acc0:	005b      	lsls	r3, r3, #1
 800acc2:	68fa      	ldr	r2, [r7, #12]
 800acc4:	4413      	add	r3, r2
 800acc6:	881b      	ldrh	r3, [r3, #0]
 800acc8:	2b20      	cmp	r3, #32
 800acca:	d0f5      	beq.n	800acb8 <create_name+0x12c>
 800accc:	69bb      	ldr	r3, [r7, #24]
 800acce:	005b      	lsls	r3, r3, #1
 800acd0:	68fa      	ldr	r2, [r7, #12]
 800acd2:	4413      	add	r3, r2
 800acd4:	881b      	ldrh	r3, [r3, #0]
 800acd6:	2b2e      	cmp	r3, #46	; 0x2e
 800acd8:	d0ee      	beq.n	800acb8 <create_name+0x12c>
	if (si) cf |= NS_LOSS | NS_LFN;
 800acda:	69bb      	ldr	r3, [r7, #24]
 800acdc:	2b00      	cmp	r3, #0
 800acde:	d009      	beq.n	800acf4 <create_name+0x168>
 800ace0:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800ace4:	f043 0303 	orr.w	r3, r3, #3
 800ace8:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
	while (di && lfn[di - 1] != '.') di--;	/* Find extension (di<=si: no extension) */
 800acec:	e002      	b.n	800acf4 <create_name+0x168>
 800acee:	697b      	ldr	r3, [r7, #20]
 800acf0:	3b01      	subs	r3, #1
 800acf2:	617b      	str	r3, [r7, #20]
 800acf4:	697b      	ldr	r3, [r7, #20]
 800acf6:	2b00      	cmp	r3, #0
 800acf8:	d009      	beq.n	800ad0e <create_name+0x182>
 800acfa:	697b      	ldr	r3, [r7, #20]
 800acfc:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 800ad00:	3b01      	subs	r3, #1
 800ad02:	005b      	lsls	r3, r3, #1
 800ad04:	68fa      	ldr	r2, [r7, #12]
 800ad06:	4413      	add	r3, r2
 800ad08:	881b      	ldrh	r3, [r3, #0]
 800ad0a:	2b2e      	cmp	r3, #46	; 0x2e
 800ad0c:	d1ef      	bne.n	800acee <create_name+0x162>

	i = b = 0; ni = 8;
 800ad0e:	2300      	movs	r3, #0
 800ad10:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
 800ad14:	2300      	movs	r3, #0
 800ad16:	623b      	str	r3, [r7, #32]
 800ad18:	2308      	movs	r3, #8
 800ad1a:	61fb      	str	r3, [r7, #28]
	for (;;) {
		w = lfn[si++];					/* Get an LFN character */
 800ad1c:	69bb      	ldr	r3, [r7, #24]
 800ad1e:	1c5a      	adds	r2, r3, #1
 800ad20:	61ba      	str	r2, [r7, #24]
 800ad22:	005b      	lsls	r3, r3, #1
 800ad24:	68fa      	ldr	r2, [r7, #12]
 800ad26:	4413      	add	r3, r2
 800ad28:	881b      	ldrh	r3, [r3, #0]
 800ad2a:	84bb      	strh	r3, [r7, #36]	; 0x24
		if (!w) break;					/* Break on end of the LFN */
 800ad2c:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800ad2e:	2b00      	cmp	r3, #0
 800ad30:	f000 8090 	beq.w	800ae54 <create_name+0x2c8>
		if (w == ' ' || (w == '.' && si != di)) {	/* Remove spaces and dots */
 800ad34:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800ad36:	2b20      	cmp	r3, #32
 800ad38:	d006      	beq.n	800ad48 <create_name+0x1bc>
 800ad3a:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800ad3c:	2b2e      	cmp	r3, #46	; 0x2e
 800ad3e:	d10a      	bne.n	800ad56 <create_name+0x1ca>
 800ad40:	69ba      	ldr	r2, [r7, #24]
 800ad42:	697b      	ldr	r3, [r7, #20]
 800ad44:	429a      	cmp	r2, r3
 800ad46:	d006      	beq.n	800ad56 <create_name+0x1ca>
			cf |= NS_LOSS | NS_LFN; continue;
 800ad48:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800ad4c:	f043 0303 	orr.w	r3, r3, #3
 800ad50:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 800ad54:	e07d      	b.n	800ae52 <create_name+0x2c6>
		}

		if (i >= ni || si == di) {		/* Extension or end of SFN */
 800ad56:	6a3a      	ldr	r2, [r7, #32]
 800ad58:	69fb      	ldr	r3, [r7, #28]
 800ad5a:	429a      	cmp	r2, r3
 800ad5c:	d203      	bcs.n	800ad66 <create_name+0x1da>
 800ad5e:	69ba      	ldr	r2, [r7, #24]
 800ad60:	697b      	ldr	r3, [r7, #20]
 800ad62:	429a      	cmp	r2, r3
 800ad64:	d123      	bne.n	800adae <create_name+0x222>
			if (ni == 11) {				/* Long extension */
 800ad66:	69fb      	ldr	r3, [r7, #28]
 800ad68:	2b0b      	cmp	r3, #11
 800ad6a:	d106      	bne.n	800ad7a <create_name+0x1ee>
				cf |= NS_LOSS | NS_LFN; break;
 800ad6c:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800ad70:	f043 0303 	orr.w	r3, r3, #3
 800ad74:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 800ad78:	e075      	b.n	800ae66 <create_name+0x2da>
			}
			if (si != di) cf |= NS_LOSS | NS_LFN;	/* Out of 8.3 format */
 800ad7a:	69ba      	ldr	r2, [r7, #24]
 800ad7c:	697b      	ldr	r3, [r7, #20]
 800ad7e:	429a      	cmp	r2, r3
 800ad80:	d005      	beq.n	800ad8e <create_name+0x202>
 800ad82:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800ad86:	f043 0303 	orr.w	r3, r3, #3
 800ad8a:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			if (si > di) break;			/* No extension */
 800ad8e:	69ba      	ldr	r2, [r7, #24]
 800ad90:	697b      	ldr	r3, [r7, #20]
 800ad92:	429a      	cmp	r2, r3
 800ad94:	d866      	bhi.n	800ae64 <create_name+0x2d8>
			si = di; i = 8; ni = 11;	/* Enter extension section */
 800ad96:	697b      	ldr	r3, [r7, #20]
 800ad98:	61bb      	str	r3, [r7, #24]
 800ad9a:	2308      	movs	r3, #8
 800ad9c:	623b      	str	r3, [r7, #32]
 800ad9e:	230b      	movs	r3, #11
 800ada0:	61fb      	str	r3, [r7, #28]
			b <<= 2; continue;
 800ada2:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 800ada6:	009b      	lsls	r3, r3, #2
 800ada8:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
 800adac:	e051      	b.n	800ae52 <create_name+0x2c6>
		}

		if (w >= 0x80) {				/* Non ASCII character */
 800adae:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800adb0:	2b7f      	cmp	r3, #127	; 0x7f
 800adb2:	d914      	bls.n	800adde <create_name+0x252>
#ifdef _EXCVT
			w = ff_convert(w, 0);		/* Unicode -> OEM code */
 800adb4:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800adb6:	2100      	movs	r1, #0
 800adb8:	4618      	mov	r0, r3
 800adba:	f000 ff7f 	bl	800bcbc <ff_convert>
 800adbe:	4603      	mov	r3, r0
 800adc0:	84bb      	strh	r3, [r7, #36]	; 0x24
			if (w) w = ExCvt[w - 0x80];	/* Convert extended character to upper (SBCS) */
 800adc2:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800adc4:	2b00      	cmp	r3, #0
 800adc6:	d004      	beq.n	800add2 <create_name+0x246>
 800adc8:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800adca:	3b80      	subs	r3, #128	; 0x80
 800adcc:	4a23      	ldr	r2, [pc, #140]	; (800ae5c <create_name+0x2d0>)
 800adce:	5cd3      	ldrb	r3, [r2, r3]
 800add0:	84bb      	strh	r3, [r7, #36]	; 0x24
#else
			w = ff_convert(ff_wtoupper(w), 0);	/* Upper converted Unicode -> OEM code */
#endif
			cf |= NS_LFN;				/* Force create LFN entry */
 800add2:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800add6:	f043 0302 	orr.w	r3, r3, #2
 800adda:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			if (i >= ni - 1) {
				cf |= NS_LOSS | NS_LFN; i = ni; continue;
			}
			dp->fn[i++] = (BYTE)(w >> 8);
		} else {						/* SBC */
			if (!w || chk_chr("+,;=[]", w)) {	/* Replace illegal characters for SFN */
 800adde:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800ade0:	2b00      	cmp	r3, #0
 800ade2:	d007      	beq.n	800adf4 <create_name+0x268>
 800ade4:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800ade6:	4619      	mov	r1, r3
 800ade8:	481d      	ldr	r0, [pc, #116]	; (800ae60 <create_name+0x2d4>)
 800adea:	f7ff fb2f 	bl	800a44c <chk_chr>
 800adee:	4603      	mov	r3, r0
 800adf0:	2b00      	cmp	r3, #0
 800adf2:	d008      	beq.n	800ae06 <create_name+0x27a>
				w = '_'; cf |= NS_LOSS | NS_LFN;/* Lossy conversion */
 800adf4:	235f      	movs	r3, #95	; 0x5f
 800adf6:	84bb      	strh	r3, [r7, #36]	; 0x24
 800adf8:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800adfc:	f043 0303 	orr.w	r3, r3, #3
 800ae00:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 800ae04:	e01b      	b.n	800ae3e <create_name+0x2b2>
			} else {
				if (IsUpper(w)) {		/* ASCII large capital */
 800ae06:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800ae08:	2b40      	cmp	r3, #64	; 0x40
 800ae0a:	d909      	bls.n	800ae20 <create_name+0x294>
 800ae0c:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800ae0e:	2b5a      	cmp	r3, #90	; 0x5a
 800ae10:	d806      	bhi.n	800ae20 <create_name+0x294>
					b |= 2;
 800ae12:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 800ae16:	f043 0302 	orr.w	r3, r3, #2
 800ae1a:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
 800ae1e:	e00e      	b.n	800ae3e <create_name+0x2b2>
				} else {
					if (IsLower(w)) {	/* ASCII small capital */
 800ae20:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800ae22:	2b60      	cmp	r3, #96	; 0x60
 800ae24:	d90b      	bls.n	800ae3e <create_name+0x2b2>
 800ae26:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800ae28:	2b7a      	cmp	r3, #122	; 0x7a
 800ae2a:	d808      	bhi.n	800ae3e <create_name+0x2b2>
						b |= 1; w -= 0x20;
 800ae2c:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 800ae30:	f043 0301 	orr.w	r3, r3, #1
 800ae34:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
 800ae38:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800ae3a:	3b20      	subs	r3, #32
 800ae3c:	84bb      	strh	r3, [r7, #36]	; 0x24
					}
				}
			}
		}
		dp->fn[i++] = (BYTE)w;
 800ae3e:	6a3b      	ldr	r3, [r7, #32]
 800ae40:	1c5a      	adds	r2, r3, #1
 800ae42:	623a      	str	r2, [r7, #32]
 800ae44:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 800ae46:	b2d1      	uxtb	r1, r2
 800ae48:	687a      	ldr	r2, [r7, #4]
 800ae4a:	4413      	add	r3, r2
 800ae4c:	460a      	mov	r2, r1
 800ae4e:	f883 2020 	strb.w	r2, [r3, #32]
		w = lfn[si++];					/* Get an LFN character */
 800ae52:	e763      	b.n	800ad1c <create_name+0x190>
		if (!w) break;					/* Break on end of the LFN */
 800ae54:	bf00      	nop
 800ae56:	e006      	b.n	800ae66 <create_name+0x2da>
 800ae58:	08013a88 	.word	0x08013a88
 800ae5c:	08013eb0 	.word	0x08013eb0
 800ae60:	08013a94 	.word	0x08013a94
			if (si > di) break;			/* No extension */
 800ae64:	bf00      	nop
	}

	if (dp->fn[0] == DDEM) dp->fn[0] = RDDEM;	/* If the first character collides with DDEM, replace it with RDDEM */
 800ae66:	687b      	ldr	r3, [r7, #4]
 800ae68:	f893 3020 	ldrb.w	r3, [r3, #32]
 800ae6c:	2be5      	cmp	r3, #229	; 0xe5
 800ae6e:	d103      	bne.n	800ae78 <create_name+0x2ec>
 800ae70:	687b      	ldr	r3, [r7, #4]
 800ae72:	2205      	movs	r2, #5
 800ae74:	f883 2020 	strb.w	r2, [r3, #32]

	if (ni == 8) b <<= 2;
 800ae78:	69fb      	ldr	r3, [r7, #28]
 800ae7a:	2b08      	cmp	r3, #8
 800ae7c:	d104      	bne.n	800ae88 <create_name+0x2fc>
 800ae7e:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 800ae82:	009b      	lsls	r3, r3, #2
 800ae84:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
	if ((b & 0x0C) == 0x0C || (b & 0x03) == 0x03) cf |= NS_LFN;	/* Create LFN entry when there are composite capitals */
 800ae88:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 800ae8c:	f003 030c 	and.w	r3, r3, #12
 800ae90:	2b0c      	cmp	r3, #12
 800ae92:	d005      	beq.n	800aea0 <create_name+0x314>
 800ae94:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 800ae98:	f003 0303 	and.w	r3, r3, #3
 800ae9c:	2b03      	cmp	r3, #3
 800ae9e:	d105      	bne.n	800aeac <create_name+0x320>
 800aea0:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800aea4:	f043 0302 	orr.w	r3, r3, #2
 800aea8:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
	if (!(cf & NS_LFN)) {						/* When LFN is in 8.3 format without extended character, NT flags are created */
 800aeac:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800aeb0:	f003 0302 	and.w	r3, r3, #2
 800aeb4:	2b00      	cmp	r3, #0
 800aeb6:	d117      	bne.n	800aee8 <create_name+0x35c>
		if ((b & 0x03) == 0x01) cf |= NS_EXT;	/* NT flag (Extension has only small capital) */
 800aeb8:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 800aebc:	f003 0303 	and.w	r3, r3, #3
 800aec0:	2b01      	cmp	r3, #1
 800aec2:	d105      	bne.n	800aed0 <create_name+0x344>
 800aec4:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800aec8:	f043 0310 	orr.w	r3, r3, #16
 800aecc:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
		if ((b & 0x0C) == 0x04) cf |= NS_BODY;	/* NT flag (Filename has only small capital) */
 800aed0:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 800aed4:	f003 030c 	and.w	r3, r3, #12
 800aed8:	2b04      	cmp	r3, #4
 800aeda:	d105      	bne.n	800aee8 <create_name+0x35c>
 800aedc:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800aee0:	f043 0308 	orr.w	r3, r3, #8
 800aee4:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
	}

	dp->fn[NSFLAG] = cf;	/* SFN is created */
 800aee8:	687b      	ldr	r3, [r7, #4]
 800aeea:	f897 2027 	ldrb.w	r2, [r7, #39]	; 0x27
 800aeee:	f883 202b 	strb.w	r2, [r3, #43]	; 0x2b

	return FR_OK;
 800aef2:	2300      	movs	r3, #0
	if (sfn[0] == DDEM) sfn[0] = RDDEM;	/* If the first character collides with DDEM, replace it with RDDEM */
	sfn[NSFLAG] = (c <= ' ') ? NS_LAST : 0;		/* Set last segment flag if end of the path */

	return FR_OK;
#endif /* _USE_LFN != 0 */
}
 800aef4:	4618      	mov	r0, r3
 800aef6:	3728      	adds	r7, #40	; 0x28
 800aef8:	46bd      	mov	sp, r7
 800aefa:	bd80      	pop	{r7, pc}

0800aefc <follow_path>:
static
FRESULT follow_path (	/* FR_OK(0): successful, !=0: error code */
	DIR* dp,			/* Directory object to return last directory and found object */
	const TCHAR* path	/* Full-path string to find a file or directory */
)
{
 800aefc:	b580      	push	{r7, lr}
 800aefe:	b086      	sub	sp, #24
 800af00:	af00      	add	r7, sp, #0
 800af02:	6078      	str	r0, [r7, #4]
 800af04:	6039      	str	r1, [r7, #0]
	FRESULT res;
	BYTE ns;
	_FDID *obj = &dp->obj;
 800af06:	687b      	ldr	r3, [r7, #4]
 800af08:	613b      	str	r3, [r7, #16]
	FATFS *fs = obj->fs;
 800af0a:	693b      	ldr	r3, [r7, #16]
 800af0c:	681b      	ldr	r3, [r3, #0]
 800af0e:	60fb      	str	r3, [r7, #12]
	if (*path != '/' && *path != '\\') {	/* Without heading separator */
		obj->sclust = fs->cdir;				/* Start from current directory */
	} else
#endif
	{										/* With heading separator */
		while (*path == '/' || *path == '\\') path++;	/* Strip heading separator */
 800af10:	e002      	b.n	800af18 <follow_path+0x1c>
 800af12:	683b      	ldr	r3, [r7, #0]
 800af14:	3301      	adds	r3, #1
 800af16:	603b      	str	r3, [r7, #0]
 800af18:	683b      	ldr	r3, [r7, #0]
 800af1a:	781b      	ldrb	r3, [r3, #0]
 800af1c:	2b2f      	cmp	r3, #47	; 0x2f
 800af1e:	d0f8      	beq.n	800af12 <follow_path+0x16>
 800af20:	683b      	ldr	r3, [r7, #0]
 800af22:	781b      	ldrb	r3, [r3, #0]
 800af24:	2b5c      	cmp	r3, #92	; 0x5c
 800af26:	d0f4      	beq.n	800af12 <follow_path+0x16>
		obj->sclust = 0;					/* Start from root directory */
 800af28:	693b      	ldr	r3, [r7, #16]
 800af2a:	2200      	movs	r2, #0
 800af2c:	609a      	str	r2, [r3, #8]
		obj->stat = fs->dirbuf[XDIR_GenFlags] & 2;
	}
#endif
#endif

	if ((UINT)*path < ' ') {				/* Null path name is the origin directory itself */
 800af2e:	683b      	ldr	r3, [r7, #0]
 800af30:	781b      	ldrb	r3, [r3, #0]
 800af32:	2b1f      	cmp	r3, #31
 800af34:	d80a      	bhi.n	800af4c <follow_path+0x50>
		dp->fn[NSFLAG] = NS_NONAME;
 800af36:	687b      	ldr	r3, [r7, #4]
 800af38:	2280      	movs	r2, #128	; 0x80
 800af3a:	f883 202b 	strb.w	r2, [r3, #43]	; 0x2b
		res = dir_sdi(dp, 0);
 800af3e:	2100      	movs	r1, #0
 800af40:	6878      	ldr	r0, [r7, #4]
 800af42:	f7ff fbc1 	bl	800a6c8 <dir_sdi>
 800af46:	4603      	mov	r3, r0
 800af48:	75fb      	strb	r3, [r7, #23]
 800af4a:	e043      	b.n	800afd4 <follow_path+0xd8>

	} else {								/* Follow path */
		for (;;) {
			res = create_name(dp, &path);	/* Get a segment name of the path */
 800af4c:	463b      	mov	r3, r7
 800af4e:	4619      	mov	r1, r3
 800af50:	6878      	ldr	r0, [r7, #4]
 800af52:	f7ff fe1b 	bl	800ab8c <create_name>
 800af56:	4603      	mov	r3, r0
 800af58:	75fb      	strb	r3, [r7, #23]
			if (res != FR_OK) break;
 800af5a:	7dfb      	ldrb	r3, [r7, #23]
 800af5c:	2b00      	cmp	r3, #0
 800af5e:	d134      	bne.n	800afca <follow_path+0xce>
			res = dir_find(dp);				/* Find an object with the segment name */
 800af60:	6878      	ldr	r0, [r7, #4]
 800af62:	f7ff fd52 	bl	800aa0a <dir_find>
 800af66:	4603      	mov	r3, r0
 800af68:	75fb      	strb	r3, [r7, #23]
			ns = dp->fn[NSFLAG];
 800af6a:	687b      	ldr	r3, [r7, #4]
 800af6c:	f893 302b 	ldrb.w	r3, [r3, #43]	; 0x2b
 800af70:	72fb      	strb	r3, [r7, #11]
			if (res != FR_OK) {				/* Failed to find the object */
 800af72:	7dfb      	ldrb	r3, [r7, #23]
 800af74:	2b00      	cmp	r3, #0
 800af76:	d00a      	beq.n	800af8e <follow_path+0x92>
				if (res == FR_NO_FILE) {	/* Object is not found */
 800af78:	7dfb      	ldrb	r3, [r7, #23]
 800af7a:	2b04      	cmp	r3, #4
 800af7c:	d127      	bne.n	800afce <follow_path+0xd2>
					if (_FS_RPATH && (ns & NS_DOT)) {	/* If dot entry is not exist, stay there */
						if (!(ns & NS_LAST)) continue;	/* Continue to follow if not last segment */
						dp->fn[NSFLAG] = NS_NONAME;
						res = FR_OK;
					} else {							/* Could not find the object */
						if (!(ns & NS_LAST)) res = FR_NO_PATH;	/* Adjust error code if not last segment */
 800af7e:	7afb      	ldrb	r3, [r7, #11]
 800af80:	f003 0304 	and.w	r3, r3, #4
 800af84:	2b00      	cmp	r3, #0
 800af86:	d122      	bne.n	800afce <follow_path+0xd2>
 800af88:	2305      	movs	r3, #5
 800af8a:	75fb      	strb	r3, [r7, #23]
					}
				}
				break;
 800af8c:	e01f      	b.n	800afce <follow_path+0xd2>
			}
			if (ns & NS_LAST) break;			/* Last segment matched. Function completed. */
 800af8e:	7afb      	ldrb	r3, [r7, #11]
 800af90:	f003 0304 	and.w	r3, r3, #4
 800af94:	2b00      	cmp	r3, #0
 800af96:	d11c      	bne.n	800afd2 <follow_path+0xd6>
			/* Get into the sub-directory */
			if (!(obj->attr & AM_DIR)) {		/* It is not a sub-directory and cannot follow */
 800af98:	693b      	ldr	r3, [r7, #16]
 800af9a:	799b      	ldrb	r3, [r3, #6]
 800af9c:	f003 0310 	and.w	r3, r3, #16
 800afa0:	2b00      	cmp	r3, #0
 800afa2:	d102      	bne.n	800afaa <follow_path+0xae>
				res = FR_NO_PATH; break;
 800afa4:	2305      	movs	r3, #5
 800afa6:	75fb      	strb	r3, [r7, #23]
 800afa8:	e014      	b.n	800afd4 <follow_path+0xd8>
				obj->stat = fs->dirbuf[XDIR_GenFlags] & 2;
				obj->objsize = ld_qword(fs->dirbuf + XDIR_FileSize);
			} else
#endif
			{
				obj->sclust = ld_clust(fs, fs->win + dp->dptr % SS(fs));	/* Open next directory */
 800afaa:	68fb      	ldr	r3, [r7, #12]
 800afac:	f103 022c 	add.w	r2, r3, #44	; 0x2c
 800afb0:	687b      	ldr	r3, [r7, #4]
 800afb2:	691b      	ldr	r3, [r3, #16]
 800afb4:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800afb8:	4413      	add	r3, r2
 800afba:	4619      	mov	r1, r3
 800afbc:	68f8      	ldr	r0, [r7, #12]
 800afbe:	f7ff fc73 	bl	800a8a8 <ld_clust>
 800afc2:	4602      	mov	r2, r0
 800afc4:	693b      	ldr	r3, [r7, #16]
 800afc6:	609a      	str	r2, [r3, #8]
			res = create_name(dp, &path);	/* Get a segment name of the path */
 800afc8:	e7c0      	b.n	800af4c <follow_path+0x50>
			if (res != FR_OK) break;
 800afca:	bf00      	nop
 800afcc:	e002      	b.n	800afd4 <follow_path+0xd8>
				break;
 800afce:	bf00      	nop
 800afd0:	e000      	b.n	800afd4 <follow_path+0xd8>
			if (ns & NS_LAST) break;			/* Last segment matched. Function completed. */
 800afd2:	bf00      	nop
			}
		}
	}

	return res;
 800afd4:	7dfb      	ldrb	r3, [r7, #23]
}
 800afd6:	4618      	mov	r0, r3
 800afd8:	3718      	adds	r7, #24
 800afda:	46bd      	mov	sp, r7
 800afdc:	bd80      	pop	{r7, pc}

0800afde <get_ldnumber>:

static
int get_ldnumber (		/* Returns logical drive number (-1:invalid drive) */
	const TCHAR** path	/* Pointer to pointer to the path name */
)
{
 800afde:	b480      	push	{r7}
 800afe0:	b087      	sub	sp, #28
 800afe2:	af00      	add	r7, sp, #0
 800afe4:	6078      	str	r0, [r7, #4]
	const TCHAR *tp, *tt;
	UINT i;
	int vol = -1;
 800afe6:	f04f 33ff 	mov.w	r3, #4294967295
 800afea:	613b      	str	r3, [r7, #16]
	char c;
	TCHAR tc;
#endif


	if (*path) {	/* If the pointer is not a null */
 800afec:	687b      	ldr	r3, [r7, #4]
 800afee:	681b      	ldr	r3, [r3, #0]
 800aff0:	2b00      	cmp	r3, #0
 800aff2:	d031      	beq.n	800b058 <get_ldnumber+0x7a>
		for (tt = *path; (UINT)*tt >= (_USE_LFN ? ' ' : '!') && *tt != ':'; tt++) ;	/* Find ':' in the path */
 800aff4:	687b      	ldr	r3, [r7, #4]
 800aff6:	681b      	ldr	r3, [r3, #0]
 800aff8:	617b      	str	r3, [r7, #20]
 800affa:	e002      	b.n	800b002 <get_ldnumber+0x24>
 800affc:	697b      	ldr	r3, [r7, #20]
 800affe:	3301      	adds	r3, #1
 800b000:	617b      	str	r3, [r7, #20]
 800b002:	697b      	ldr	r3, [r7, #20]
 800b004:	781b      	ldrb	r3, [r3, #0]
 800b006:	2b1f      	cmp	r3, #31
 800b008:	d903      	bls.n	800b012 <get_ldnumber+0x34>
 800b00a:	697b      	ldr	r3, [r7, #20]
 800b00c:	781b      	ldrb	r3, [r3, #0]
 800b00e:	2b3a      	cmp	r3, #58	; 0x3a
 800b010:	d1f4      	bne.n	800affc <get_ldnumber+0x1e>
		if (*tt == ':') {	/* If a ':' is exist in the path name */
 800b012:	697b      	ldr	r3, [r7, #20]
 800b014:	781b      	ldrb	r3, [r3, #0]
 800b016:	2b3a      	cmp	r3, #58	; 0x3a
 800b018:	d11c      	bne.n	800b054 <get_ldnumber+0x76>
			tp = *path;
 800b01a:	687b      	ldr	r3, [r7, #4]
 800b01c:	681b      	ldr	r3, [r3, #0]
 800b01e:	60fb      	str	r3, [r7, #12]
			i = *tp++ - '0';
 800b020:	68fb      	ldr	r3, [r7, #12]
 800b022:	1c5a      	adds	r2, r3, #1
 800b024:	60fa      	str	r2, [r7, #12]
 800b026:	781b      	ldrb	r3, [r3, #0]
 800b028:	3b30      	subs	r3, #48	; 0x30
 800b02a:	60bb      	str	r3, [r7, #8]
			if (i < 10 && tp == tt) {	/* Is there a numeric drive id? */
 800b02c:	68bb      	ldr	r3, [r7, #8]
 800b02e:	2b09      	cmp	r3, #9
 800b030:	d80e      	bhi.n	800b050 <get_ldnumber+0x72>
 800b032:	68fa      	ldr	r2, [r7, #12]
 800b034:	697b      	ldr	r3, [r7, #20]
 800b036:	429a      	cmp	r2, r3
 800b038:	d10a      	bne.n	800b050 <get_ldnumber+0x72>
				if (i < _VOLUMES) {	/* If a drive id is found, get the value and strip it */
 800b03a:	68bb      	ldr	r3, [r7, #8]
 800b03c:	2b01      	cmp	r3, #1
 800b03e:	d807      	bhi.n	800b050 <get_ldnumber+0x72>
					vol = (int)i;
 800b040:	68bb      	ldr	r3, [r7, #8]
 800b042:	613b      	str	r3, [r7, #16]
					*path = ++tt;
 800b044:	697b      	ldr	r3, [r7, #20]
 800b046:	3301      	adds	r3, #1
 800b048:	617b      	str	r3, [r7, #20]
 800b04a:	687b      	ldr	r3, [r7, #4]
 800b04c:	697a      	ldr	r2, [r7, #20]
 800b04e:	601a      	str	r2, [r3, #0]
					vol = (int)i;
					*path = tt;
				}
			}
#endif
			return vol;
 800b050:	693b      	ldr	r3, [r7, #16]
 800b052:	e002      	b.n	800b05a <get_ldnumber+0x7c>
		}
#if _FS_RPATH != 0 && _VOLUMES >= 2
		vol = CurrVol;	/* Current drive */
#else
		vol = 0;		/* Drive 0 */
 800b054:	2300      	movs	r3, #0
 800b056:	613b      	str	r3, [r7, #16]
#endif
	}
	return vol;
 800b058:	693b      	ldr	r3, [r7, #16]
}
 800b05a:	4618      	mov	r0, r3
 800b05c:	371c      	adds	r7, #28
 800b05e:	46bd      	mov	sp, r7
 800b060:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b064:	4770      	bx	lr
	...

0800b068 <check_fs>:
static
BYTE check_fs (	/* 0:FAT, 1:exFAT, 2:Valid BS but not FAT, 3:Not a BS, 4:Disk error */
	FATFS* fs,	/* File system object */
	DWORD sect	/* Sector# (lba) to load and check if it is an FAT-VBR or not */
)
{
 800b068:	b580      	push	{r7, lr}
 800b06a:	b082      	sub	sp, #8
 800b06c:	af00      	add	r7, sp, #0
 800b06e:	6078      	str	r0, [r7, #4]
 800b070:	6039      	str	r1, [r7, #0]
	fs->wflag = 0; fs->winsect = 0xFFFFFFFF;		/* Invaidate window */
 800b072:	687b      	ldr	r3, [r7, #4]
 800b074:	2200      	movs	r2, #0
 800b076:	70da      	strb	r2, [r3, #3]
 800b078:	687b      	ldr	r3, [r7, #4]
 800b07a:	f04f 32ff 	mov.w	r2, #4294967295
 800b07e:	629a      	str	r2, [r3, #40]	; 0x28
	if (move_window(fs, sect) != FR_OK) return 4;	/* Load boot record */
 800b080:	6839      	ldr	r1, [r7, #0]
 800b082:	6878      	ldr	r0, [r7, #4]
 800b084:	f7ff f9fd 	bl	800a482 <move_window>
 800b088:	4603      	mov	r3, r0
 800b08a:	2b00      	cmp	r3, #0
 800b08c:	d001      	beq.n	800b092 <check_fs+0x2a>
 800b08e:	2304      	movs	r3, #4
 800b090:	e038      	b.n	800b104 <check_fs+0x9c>

	if (ld_word(fs->win + BS_55AA) != 0xAA55) return 3;	/* Check boot record signature (always placed here even if the sector size is >512) */
 800b092:	687b      	ldr	r3, [r7, #4]
 800b094:	332c      	adds	r3, #44	; 0x2c
 800b096:	f503 73ff 	add.w	r3, r3, #510	; 0x1fe
 800b09a:	4618      	mov	r0, r3
 800b09c:	f7ff f938 	bl	800a310 <ld_word>
 800b0a0:	4603      	mov	r3, r0
 800b0a2:	461a      	mov	r2, r3
 800b0a4:	f64a 2355 	movw	r3, #43605	; 0xaa55
 800b0a8:	429a      	cmp	r2, r3
 800b0aa:	d001      	beq.n	800b0b0 <check_fs+0x48>
 800b0ac:	2303      	movs	r3, #3
 800b0ae:	e029      	b.n	800b104 <check_fs+0x9c>

	if (fs->win[BS_JmpBoot] == 0xE9 || (fs->win[BS_JmpBoot] == 0xEB && fs->win[BS_JmpBoot + 2] == 0x90)) {
 800b0b0:	687b      	ldr	r3, [r7, #4]
 800b0b2:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
 800b0b6:	2be9      	cmp	r3, #233	; 0xe9
 800b0b8:	d009      	beq.n	800b0ce <check_fs+0x66>
 800b0ba:	687b      	ldr	r3, [r7, #4]
 800b0bc:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
 800b0c0:	2beb      	cmp	r3, #235	; 0xeb
 800b0c2:	d11e      	bne.n	800b102 <check_fs+0x9a>
 800b0c4:	687b      	ldr	r3, [r7, #4]
 800b0c6:	f893 302e 	ldrb.w	r3, [r3, #46]	; 0x2e
 800b0ca:	2b90      	cmp	r3, #144	; 0x90
 800b0cc:	d119      	bne.n	800b102 <check_fs+0x9a>
		if ((ld_dword(fs->win + BS_FilSysType) & 0xFFFFFF) == 0x544146) return 0;	/* Check "FAT" string */
 800b0ce:	687b      	ldr	r3, [r7, #4]
 800b0d0:	332c      	adds	r3, #44	; 0x2c
 800b0d2:	3336      	adds	r3, #54	; 0x36
 800b0d4:	4618      	mov	r0, r3
 800b0d6:	f7ff f933 	bl	800a340 <ld_dword>
 800b0da:	4603      	mov	r3, r0
 800b0dc:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 800b0e0:	4a0a      	ldr	r2, [pc, #40]	; (800b10c <check_fs+0xa4>)
 800b0e2:	4293      	cmp	r3, r2
 800b0e4:	d101      	bne.n	800b0ea <check_fs+0x82>
 800b0e6:	2300      	movs	r3, #0
 800b0e8:	e00c      	b.n	800b104 <check_fs+0x9c>
		if (ld_dword(fs->win + BS_FilSysType32) == 0x33544146) return 0;			/* Check "FAT3" string */
 800b0ea:	687b      	ldr	r3, [r7, #4]
 800b0ec:	332c      	adds	r3, #44	; 0x2c
 800b0ee:	3352      	adds	r3, #82	; 0x52
 800b0f0:	4618      	mov	r0, r3
 800b0f2:	f7ff f925 	bl	800a340 <ld_dword>
 800b0f6:	4603      	mov	r3, r0
 800b0f8:	4a05      	ldr	r2, [pc, #20]	; (800b110 <check_fs+0xa8>)
 800b0fa:	4293      	cmp	r3, r2
 800b0fc:	d101      	bne.n	800b102 <check_fs+0x9a>
 800b0fe:	2300      	movs	r3, #0
 800b100:	e000      	b.n	800b104 <check_fs+0x9c>
	}
#if _FS_EXFAT
	if (!mem_cmp(fs->win + BS_JmpBoot, "\xEB\x76\x90" "EXFAT   ", 11)) return 1;
#endif
	return 2;
 800b102:	2302      	movs	r3, #2
}
 800b104:	4618      	mov	r0, r3
 800b106:	3708      	adds	r7, #8
 800b108:	46bd      	mov	sp, r7
 800b10a:	bd80      	pop	{r7, pc}
 800b10c:	00544146 	.word	0x00544146
 800b110:	33544146 	.word	0x33544146

0800b114 <find_volume>:
FRESULT find_volume (	/* FR_OK(0): successful, !=0: any error occurred */
	const TCHAR** path,	/* Pointer to pointer to the path name (drive number) */
	FATFS** rfs,		/* Pointer to pointer to the found file system object */
	BYTE mode			/* !=0: Check write protection for write access */
)
{
 800b114:	b580      	push	{r7, lr}
 800b116:	b096      	sub	sp, #88	; 0x58
 800b118:	af00      	add	r7, sp, #0
 800b11a:	60f8      	str	r0, [r7, #12]
 800b11c:	60b9      	str	r1, [r7, #8]
 800b11e:	4613      	mov	r3, r2
 800b120:	71fb      	strb	r3, [r7, #7]
	FATFS *fs;
	UINT i;


	/* Get logical drive number */
	*rfs = 0;
 800b122:	68bb      	ldr	r3, [r7, #8]
 800b124:	2200      	movs	r2, #0
 800b126:	601a      	str	r2, [r3, #0]
	vol = get_ldnumber(path);
 800b128:	68f8      	ldr	r0, [r7, #12]
 800b12a:	f7ff ff58 	bl	800afde <get_ldnumber>
 800b12e:	63f8      	str	r0, [r7, #60]	; 0x3c
	if (vol < 0) return FR_INVALID_DRIVE;
 800b130:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800b132:	2b00      	cmp	r3, #0
 800b134:	da01      	bge.n	800b13a <find_volume+0x26>
 800b136:	230b      	movs	r3, #11
 800b138:	e1ba      	b.n	800b4b0 <find_volume+0x39c>

	/* Check if the file system object is valid or not */
	fs = FatFs[vol];					/* Get pointer to the file system object */
 800b13a:	4a9c      	ldr	r2, [pc, #624]	; (800b3ac <find_volume+0x298>)
 800b13c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800b13e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800b142:	63bb      	str	r3, [r7, #56]	; 0x38
	if (!fs) return FR_NOT_ENABLED;		/* Is the file system object available? */
 800b144:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b146:	2b00      	cmp	r3, #0
 800b148:	d101      	bne.n	800b14e <find_volume+0x3a>
 800b14a:	230c      	movs	r3, #12
 800b14c:	e1b0      	b.n	800b4b0 <find_volume+0x39c>

	ENTER_FF(fs);						/* Lock the volume */
	*rfs = fs;							/* Return pointer to the file system object */
 800b14e:	68bb      	ldr	r3, [r7, #8]
 800b150:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800b152:	601a      	str	r2, [r3, #0]

	mode &= (BYTE)~FA_READ;				/* Desired access mode, write access or not */
 800b154:	79fb      	ldrb	r3, [r7, #7]
 800b156:	f023 0301 	bic.w	r3, r3, #1
 800b15a:	71fb      	strb	r3, [r7, #7]
	if (fs->fs_type) {					/* If the volume has been mounted */
 800b15c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b15e:	781b      	ldrb	r3, [r3, #0]
 800b160:	2b00      	cmp	r3, #0
 800b162:	d00f      	beq.n	800b184 <find_volume+0x70>
		stat = disk_status(fs->drv);
 800b164:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b166:	785b      	ldrb	r3, [r3, #1]
 800b168:	4618      	mov	r0, r3
 800b16a:	f7ff f871 	bl	800a250 <disk_status>
 800b16e:	4603      	mov	r3, r0
 800b170:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
		if (!(stat & STA_NOINIT)) {		/* and the physical drive is kept initialized */
 800b174:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 800b178:	f003 0301 	and.w	r3, r3, #1
 800b17c:	2b00      	cmp	r3, #0
 800b17e:	d101      	bne.n	800b184 <find_volume+0x70>
			if (!_FS_READONLY && mode && (stat & STA_PROTECT)) {	/* Check write protection if needed */
				return FR_WRITE_PROTECTED;
			}
			return FR_OK;				/* The file system object is valid */
 800b180:	2300      	movs	r3, #0
 800b182:	e195      	b.n	800b4b0 <find_volume+0x39c>
	}

	/* The file system object is not valid. */
	/* Following code attempts to mount the volume. (analyze BPB and initialize the fs object) */

	fs->fs_type = 0;					/* Clear the file system object */
 800b184:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b186:	2200      	movs	r2, #0
 800b188:	701a      	strb	r2, [r3, #0]
	fs->drv = LD2PD(vol);				/* Bind the logical drive and a physical drive */
 800b18a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800b18c:	b2da      	uxtb	r2, r3
 800b18e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b190:	705a      	strb	r2, [r3, #1]
	stat = disk_initialize(fs->drv);	/* Initialize the physical drive */
 800b192:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b194:	785b      	ldrb	r3, [r3, #1]
 800b196:	4618      	mov	r0, r3
 800b198:	f7ff f874 	bl	800a284 <disk_initialize>
 800b19c:	4603      	mov	r3, r0
 800b19e:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
	if (stat & STA_NOINIT) { 			/* Check if the initialization succeeded */
 800b1a2:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 800b1a6:	f003 0301 	and.w	r3, r3, #1
 800b1aa:	2b00      	cmp	r3, #0
 800b1ac:	d001      	beq.n	800b1b2 <find_volume+0x9e>
		return FR_NOT_READY;			/* Failed to initialize due to no medium or hard error */
 800b1ae:	2303      	movs	r3, #3
 800b1b0:	e17e      	b.n	800b4b0 <find_volume+0x39c>
	if (disk_ioctl(fs->drv, GET_SECTOR_SIZE, &SS(fs)) != RES_OK) return FR_DISK_ERR;
	if (SS(fs) > _MAX_SS || SS(fs) < _MIN_SS || (SS(fs) & (SS(fs) - 1))) return FR_DISK_ERR;
#endif

	/* Find an FAT partition on the drive. Supports only generic partitioning rules, FDISK and SFD. */
	bsect = 0;
 800b1b2:	2300      	movs	r3, #0
 800b1b4:	653b      	str	r3, [r7, #80]	; 0x50
	fmt = check_fs(fs, bsect);			/* Load sector 0 and check if it is an FAT-VBR as SFD */
 800b1b6:	6d39      	ldr	r1, [r7, #80]	; 0x50
 800b1b8:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 800b1ba:	f7ff ff55 	bl	800b068 <check_fs>
 800b1be:	4603      	mov	r3, r0
 800b1c0:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
	if (fmt == 2 || (fmt < 2 && LD2PT(vol) != 0)) {	/* Not an FAT-VBR or forced partition number */
 800b1c4:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 800b1c8:	2b02      	cmp	r3, #2
 800b1ca:	d149      	bne.n	800b260 <find_volume+0x14c>
		for (i = 0; i < 4; i++) {		/* Get partition offset */
 800b1cc:	2300      	movs	r3, #0
 800b1ce:	643b      	str	r3, [r7, #64]	; 0x40
 800b1d0:	e01e      	b.n	800b210 <find_volume+0xfc>
			pt = fs->win + (MBR_Table + i * SZ_PTE);
 800b1d2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b1d4:	f103 022c 	add.w	r2, r3, #44	; 0x2c
 800b1d8:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800b1da:	011b      	lsls	r3, r3, #4
 800b1dc:	f503 73df 	add.w	r3, r3, #446	; 0x1be
 800b1e0:	4413      	add	r3, r2
 800b1e2:	633b      	str	r3, [r7, #48]	; 0x30
			br[i] = pt[PTE_System] ? ld_dword(pt + PTE_StLba) : 0;
 800b1e4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b1e6:	3304      	adds	r3, #4
 800b1e8:	781b      	ldrb	r3, [r3, #0]
 800b1ea:	2b00      	cmp	r3, #0
 800b1ec:	d006      	beq.n	800b1fc <find_volume+0xe8>
 800b1ee:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b1f0:	3308      	adds	r3, #8
 800b1f2:	4618      	mov	r0, r3
 800b1f4:	f7ff f8a4 	bl	800a340 <ld_dword>
 800b1f8:	4602      	mov	r2, r0
 800b1fa:	e000      	b.n	800b1fe <find_volume+0xea>
 800b1fc:	2200      	movs	r2, #0
 800b1fe:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800b200:	009b      	lsls	r3, r3, #2
 800b202:	3358      	adds	r3, #88	; 0x58
 800b204:	443b      	add	r3, r7
 800b206:	f843 2c44 	str.w	r2, [r3, #-68]
		for (i = 0; i < 4; i++) {		/* Get partition offset */
 800b20a:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800b20c:	3301      	adds	r3, #1
 800b20e:	643b      	str	r3, [r7, #64]	; 0x40
 800b210:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800b212:	2b03      	cmp	r3, #3
 800b214:	d9dd      	bls.n	800b1d2 <find_volume+0xbe>
		}
		i = LD2PT(vol);					/* Partition number: 0:auto, 1-4:forced */
 800b216:	2300      	movs	r3, #0
 800b218:	643b      	str	r3, [r7, #64]	; 0x40
		if (i) i--;
 800b21a:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800b21c:	2b00      	cmp	r3, #0
 800b21e:	d002      	beq.n	800b226 <find_volume+0x112>
 800b220:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800b222:	3b01      	subs	r3, #1
 800b224:	643b      	str	r3, [r7, #64]	; 0x40
		do {							/* Find an FAT volume */
			bsect = br[i];
 800b226:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800b228:	009b      	lsls	r3, r3, #2
 800b22a:	3358      	adds	r3, #88	; 0x58
 800b22c:	443b      	add	r3, r7
 800b22e:	f853 3c44 	ldr.w	r3, [r3, #-68]
 800b232:	653b      	str	r3, [r7, #80]	; 0x50
			fmt = bsect ? check_fs(fs, bsect) : 3;	/* Check the partition */
 800b234:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800b236:	2b00      	cmp	r3, #0
 800b238:	d005      	beq.n	800b246 <find_volume+0x132>
 800b23a:	6d39      	ldr	r1, [r7, #80]	; 0x50
 800b23c:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 800b23e:	f7ff ff13 	bl	800b068 <check_fs>
 800b242:	4603      	mov	r3, r0
 800b244:	e000      	b.n	800b248 <find_volume+0x134>
 800b246:	2303      	movs	r3, #3
 800b248:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
		} while (LD2PT(vol) == 0 && fmt >= 2 && ++i < 4);
 800b24c:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 800b250:	2b01      	cmp	r3, #1
 800b252:	d905      	bls.n	800b260 <find_volume+0x14c>
 800b254:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800b256:	3301      	adds	r3, #1
 800b258:	643b      	str	r3, [r7, #64]	; 0x40
 800b25a:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800b25c:	2b03      	cmp	r3, #3
 800b25e:	d9e2      	bls.n	800b226 <find_volume+0x112>
	}
	if (fmt == 4) return FR_DISK_ERR;		/* An error occured in the disk I/O layer */
 800b260:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 800b264:	2b04      	cmp	r3, #4
 800b266:	d101      	bne.n	800b26c <find_volume+0x158>
 800b268:	2301      	movs	r3, #1
 800b26a:	e121      	b.n	800b4b0 <find_volume+0x39c>
	if (fmt >= 2) return FR_NO_FILESYSTEM;	/* No FAT volume is found */
 800b26c:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 800b270:	2b01      	cmp	r3, #1
 800b272:	d901      	bls.n	800b278 <find_volume+0x164>
 800b274:	230d      	movs	r3, #13
 800b276:	e11b      	b.n	800b4b0 <find_volume+0x39c>
#endif
		fmt = FS_EXFAT;			/* FAT sub-type */
	} else
#endif	/* _FS_EXFAT */
	{
		if (ld_word(fs->win + BPB_BytsPerSec) != SS(fs)) return FR_NO_FILESYSTEM;	/* (BPB_BytsPerSec must be equal to the physical sector size) */
 800b278:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b27a:	332c      	adds	r3, #44	; 0x2c
 800b27c:	330b      	adds	r3, #11
 800b27e:	4618      	mov	r0, r3
 800b280:	f7ff f846 	bl	800a310 <ld_word>
 800b284:	4603      	mov	r3, r0
 800b286:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800b28a:	d001      	beq.n	800b290 <find_volume+0x17c>
 800b28c:	230d      	movs	r3, #13
 800b28e:	e10f      	b.n	800b4b0 <find_volume+0x39c>

		fasize = ld_word(fs->win + BPB_FATSz16);		/* Number of sectors per FAT */
 800b290:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b292:	332c      	adds	r3, #44	; 0x2c
 800b294:	3316      	adds	r3, #22
 800b296:	4618      	mov	r0, r3
 800b298:	f7ff f83a 	bl	800a310 <ld_word>
 800b29c:	4603      	mov	r3, r0
 800b29e:	64fb      	str	r3, [r7, #76]	; 0x4c
		if (fasize == 0) fasize = ld_dword(fs->win + BPB_FATSz32);
 800b2a0:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800b2a2:	2b00      	cmp	r3, #0
 800b2a4:	d106      	bne.n	800b2b4 <find_volume+0x1a0>
 800b2a6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b2a8:	332c      	adds	r3, #44	; 0x2c
 800b2aa:	3324      	adds	r3, #36	; 0x24
 800b2ac:	4618      	mov	r0, r3
 800b2ae:	f7ff f847 	bl	800a340 <ld_dword>
 800b2b2:	64f8      	str	r0, [r7, #76]	; 0x4c
		fs->fsize = fasize;
 800b2b4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b2b6:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 800b2b8:	615a      	str	r2, [r3, #20]

		fs->n_fats = fs->win[BPB_NumFATs];				/* Number of FATs */
 800b2ba:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b2bc:	f893 203c 	ldrb.w	r2, [r3, #60]	; 0x3c
 800b2c0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b2c2:	709a      	strb	r2, [r3, #2]
		if (fs->n_fats != 1 && fs->n_fats != 2) return FR_NO_FILESYSTEM;	/* (Must be 1 or 2) */
 800b2c4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b2c6:	789b      	ldrb	r3, [r3, #2]
 800b2c8:	2b01      	cmp	r3, #1
 800b2ca:	d005      	beq.n	800b2d8 <find_volume+0x1c4>
 800b2cc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b2ce:	789b      	ldrb	r3, [r3, #2]
 800b2d0:	2b02      	cmp	r3, #2
 800b2d2:	d001      	beq.n	800b2d8 <find_volume+0x1c4>
 800b2d4:	230d      	movs	r3, #13
 800b2d6:	e0eb      	b.n	800b4b0 <find_volume+0x39c>
		fasize *= fs->n_fats;							/* Number of sectors for FAT area */
 800b2d8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b2da:	789b      	ldrb	r3, [r3, #2]
 800b2dc:	461a      	mov	r2, r3
 800b2de:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800b2e0:	fb02 f303 	mul.w	r3, r2, r3
 800b2e4:	64fb      	str	r3, [r7, #76]	; 0x4c

		fs->csize = fs->win[BPB_SecPerClus];			/* Cluster size */
 800b2e6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b2e8:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 800b2ec:	b29a      	uxth	r2, r3
 800b2ee:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b2f0:	815a      	strh	r2, [r3, #10]
		if (fs->csize == 0 || (fs->csize & (fs->csize - 1))) return FR_NO_FILESYSTEM;	/* (Must be power of 2) */
 800b2f2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b2f4:	895b      	ldrh	r3, [r3, #10]
 800b2f6:	2b00      	cmp	r3, #0
 800b2f8:	d008      	beq.n	800b30c <find_volume+0x1f8>
 800b2fa:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b2fc:	895b      	ldrh	r3, [r3, #10]
 800b2fe:	461a      	mov	r2, r3
 800b300:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b302:	895b      	ldrh	r3, [r3, #10]
 800b304:	3b01      	subs	r3, #1
 800b306:	4013      	ands	r3, r2
 800b308:	2b00      	cmp	r3, #0
 800b30a:	d001      	beq.n	800b310 <find_volume+0x1fc>
 800b30c:	230d      	movs	r3, #13
 800b30e:	e0cf      	b.n	800b4b0 <find_volume+0x39c>

		fs->n_rootdir = ld_word(fs->win + BPB_RootEntCnt);	/* Number of root directory entries */
 800b310:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b312:	332c      	adds	r3, #44	; 0x2c
 800b314:	3311      	adds	r3, #17
 800b316:	4618      	mov	r0, r3
 800b318:	f7fe fffa 	bl	800a310 <ld_word>
 800b31c:	4603      	mov	r3, r0
 800b31e:	461a      	mov	r2, r3
 800b320:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b322:	811a      	strh	r2, [r3, #8]
		if (fs->n_rootdir % (SS(fs) / SZDIRE)) return FR_NO_FILESYSTEM;	/* (Must be sector aligned) */
 800b324:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b326:	891b      	ldrh	r3, [r3, #8]
 800b328:	f003 030f 	and.w	r3, r3, #15
 800b32c:	b29b      	uxth	r3, r3
 800b32e:	2b00      	cmp	r3, #0
 800b330:	d001      	beq.n	800b336 <find_volume+0x222>
 800b332:	230d      	movs	r3, #13
 800b334:	e0bc      	b.n	800b4b0 <find_volume+0x39c>

		tsect = ld_word(fs->win + BPB_TotSec16);		/* Number of sectors on the volume */
 800b336:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b338:	332c      	adds	r3, #44	; 0x2c
 800b33a:	3313      	adds	r3, #19
 800b33c:	4618      	mov	r0, r3
 800b33e:	f7fe ffe7 	bl	800a310 <ld_word>
 800b342:	4603      	mov	r3, r0
 800b344:	64bb      	str	r3, [r7, #72]	; 0x48
		if (tsect == 0) tsect = ld_dword(fs->win + BPB_TotSec32);
 800b346:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800b348:	2b00      	cmp	r3, #0
 800b34a:	d106      	bne.n	800b35a <find_volume+0x246>
 800b34c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b34e:	332c      	adds	r3, #44	; 0x2c
 800b350:	3320      	adds	r3, #32
 800b352:	4618      	mov	r0, r3
 800b354:	f7fe fff4 	bl	800a340 <ld_dword>
 800b358:	64b8      	str	r0, [r7, #72]	; 0x48

		nrsv = ld_word(fs->win + BPB_RsvdSecCnt);		/* Number of reserved sectors */
 800b35a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b35c:	332c      	adds	r3, #44	; 0x2c
 800b35e:	330e      	adds	r3, #14
 800b360:	4618      	mov	r0, r3
 800b362:	f7fe ffd5 	bl	800a310 <ld_word>
 800b366:	4603      	mov	r3, r0
 800b368:	85fb      	strh	r3, [r7, #46]	; 0x2e
		if (nrsv == 0) return FR_NO_FILESYSTEM;			/* (Must not be 0) */
 800b36a:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 800b36c:	2b00      	cmp	r3, #0
 800b36e:	d101      	bne.n	800b374 <find_volume+0x260>
 800b370:	230d      	movs	r3, #13
 800b372:	e09d      	b.n	800b4b0 <find_volume+0x39c>

		/* Determine the FAT sub type */
		sysect = nrsv + fasize + fs->n_rootdir / (SS(fs) / SZDIRE);	/* RSV + FAT + DIR */
 800b374:	8dfa      	ldrh	r2, [r7, #46]	; 0x2e
 800b376:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800b378:	4413      	add	r3, r2
 800b37a:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800b37c:	8912      	ldrh	r2, [r2, #8]
 800b37e:	0912      	lsrs	r2, r2, #4
 800b380:	b292      	uxth	r2, r2
 800b382:	4413      	add	r3, r2
 800b384:	62bb      	str	r3, [r7, #40]	; 0x28
		if (tsect < sysect) return FR_NO_FILESYSTEM;	/* (Invalid volume size) */
 800b386:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800b388:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b38a:	429a      	cmp	r2, r3
 800b38c:	d201      	bcs.n	800b392 <find_volume+0x27e>
 800b38e:	230d      	movs	r3, #13
 800b390:	e08e      	b.n	800b4b0 <find_volume+0x39c>
		nclst = (tsect - sysect) / fs->csize;			/* Number of clusters */
 800b392:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800b394:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b396:	1ad3      	subs	r3, r2, r3
 800b398:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800b39a:	8952      	ldrh	r2, [r2, #10]
 800b39c:	fbb3 f3f2 	udiv	r3, r3, r2
 800b3a0:	627b      	str	r3, [r7, #36]	; 0x24
		if (nclst == 0) return FR_NO_FILESYSTEM;		/* (Invalid volume size) */
 800b3a2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b3a4:	2b00      	cmp	r3, #0
 800b3a6:	d103      	bne.n	800b3b0 <find_volume+0x29c>
 800b3a8:	230d      	movs	r3, #13
 800b3aa:	e081      	b.n	800b4b0 <find_volume+0x39c>
 800b3ac:	200011e0 	.word	0x200011e0
		fmt = FS_FAT32;
 800b3b0:	2303      	movs	r3, #3
 800b3b2:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
		if (nclst <= MAX_FAT16) fmt = FS_FAT16;
 800b3b6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b3b8:	f64f 72f5 	movw	r2, #65525	; 0xfff5
 800b3bc:	4293      	cmp	r3, r2
 800b3be:	d802      	bhi.n	800b3c6 <find_volume+0x2b2>
 800b3c0:	2302      	movs	r3, #2
 800b3c2:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
		if (nclst <= MAX_FAT12) fmt = FS_FAT12;
 800b3c6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b3c8:	f640 72f5 	movw	r2, #4085	; 0xff5
 800b3cc:	4293      	cmp	r3, r2
 800b3ce:	d802      	bhi.n	800b3d6 <find_volume+0x2c2>
 800b3d0:	2301      	movs	r3, #1
 800b3d2:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57

		/* Boundaries and Limits */
		fs->n_fatent = nclst + 2;						/* Number of FAT entries */
 800b3d6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b3d8:	1c9a      	adds	r2, r3, #2
 800b3da:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b3dc:	611a      	str	r2, [r3, #16]
		fs->volbase = bsect;							/* Volume start sector */
 800b3de:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b3e0:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 800b3e2:	619a      	str	r2, [r3, #24]
		fs->fatbase = bsect + nrsv; 					/* FAT start sector */
 800b3e4:	8dfa      	ldrh	r2, [r7, #46]	; 0x2e
 800b3e6:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800b3e8:	441a      	add	r2, r3
 800b3ea:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b3ec:	61da      	str	r2, [r3, #28]
		fs->database = bsect + sysect;					/* Data start sector */
 800b3ee:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 800b3f0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b3f2:	441a      	add	r2, r3
 800b3f4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b3f6:	625a      	str	r2, [r3, #36]	; 0x24
		if (fmt == FS_FAT32) {
 800b3f8:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 800b3fc:	2b03      	cmp	r3, #3
 800b3fe:	d11e      	bne.n	800b43e <find_volume+0x32a>
			if (ld_word(fs->win + BPB_FSVer32) != 0) return FR_NO_FILESYSTEM;	/* (Must be FAT32 revision 0.0) */
 800b400:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b402:	332c      	adds	r3, #44	; 0x2c
 800b404:	332a      	adds	r3, #42	; 0x2a
 800b406:	4618      	mov	r0, r3
 800b408:	f7fe ff82 	bl	800a310 <ld_word>
 800b40c:	4603      	mov	r3, r0
 800b40e:	2b00      	cmp	r3, #0
 800b410:	d001      	beq.n	800b416 <find_volume+0x302>
 800b412:	230d      	movs	r3, #13
 800b414:	e04c      	b.n	800b4b0 <find_volume+0x39c>
			if (fs->n_rootdir) return FR_NO_FILESYSTEM;	/* (BPB_RootEntCnt must be 0) */
 800b416:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b418:	891b      	ldrh	r3, [r3, #8]
 800b41a:	2b00      	cmp	r3, #0
 800b41c:	d001      	beq.n	800b422 <find_volume+0x30e>
 800b41e:	230d      	movs	r3, #13
 800b420:	e046      	b.n	800b4b0 <find_volume+0x39c>
			fs->dirbase = ld_dword(fs->win + BPB_RootClus32);	/* Root directory start cluster */
 800b422:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b424:	332c      	adds	r3, #44	; 0x2c
 800b426:	332c      	adds	r3, #44	; 0x2c
 800b428:	4618      	mov	r0, r3
 800b42a:	f7fe ff89 	bl	800a340 <ld_dword>
 800b42e:	4602      	mov	r2, r0
 800b430:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b432:	621a      	str	r2, [r3, #32]
			szbfat = fs->n_fatent * 4;					/* (Needed FAT size) */
 800b434:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b436:	691b      	ldr	r3, [r3, #16]
 800b438:	009b      	lsls	r3, r3, #2
 800b43a:	647b      	str	r3, [r7, #68]	; 0x44
 800b43c:	e01f      	b.n	800b47e <find_volume+0x36a>
		} else {
			if (fs->n_rootdir == 0)	return FR_NO_FILESYSTEM;/* (BPB_RootEntCnt must not be 0) */
 800b43e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b440:	891b      	ldrh	r3, [r3, #8]
 800b442:	2b00      	cmp	r3, #0
 800b444:	d101      	bne.n	800b44a <find_volume+0x336>
 800b446:	230d      	movs	r3, #13
 800b448:	e032      	b.n	800b4b0 <find_volume+0x39c>
			fs->dirbase = fs->fatbase + fasize;			/* Root directory start sector */
 800b44a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b44c:	69da      	ldr	r2, [r3, #28]
 800b44e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800b450:	441a      	add	r2, r3
 800b452:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b454:	621a      	str	r2, [r3, #32]
			szbfat = (fmt == FS_FAT16) ?				/* (Needed FAT size) */
				fs->n_fatent * 2 : fs->n_fatent * 3 / 2 + (fs->n_fatent & 1);
 800b456:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 800b45a:	2b02      	cmp	r3, #2
 800b45c:	d103      	bne.n	800b466 <find_volume+0x352>
 800b45e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b460:	691b      	ldr	r3, [r3, #16]
 800b462:	005b      	lsls	r3, r3, #1
 800b464:	e00a      	b.n	800b47c <find_volume+0x368>
 800b466:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b468:	691a      	ldr	r2, [r3, #16]
 800b46a:	4613      	mov	r3, r2
 800b46c:	005b      	lsls	r3, r3, #1
 800b46e:	4413      	add	r3, r2
 800b470:	085a      	lsrs	r2, r3, #1
 800b472:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b474:	691b      	ldr	r3, [r3, #16]
 800b476:	f003 0301 	and.w	r3, r3, #1
 800b47a:	4413      	add	r3, r2
			szbfat = (fmt == FS_FAT16) ?				/* (Needed FAT size) */
 800b47c:	647b      	str	r3, [r7, #68]	; 0x44
		}
		if (fs->fsize < (szbfat + (SS(fs) - 1)) / SS(fs)) return FR_NO_FILESYSTEM;	/* (BPB_FATSz must not be less than the size needed) */
 800b47e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b480:	695a      	ldr	r2, [r3, #20]
 800b482:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800b484:	f203 13ff 	addw	r3, r3, #511	; 0x1ff
 800b488:	0a5b      	lsrs	r3, r3, #9
 800b48a:	429a      	cmp	r2, r3
 800b48c:	d201      	bcs.n	800b492 <find_volume+0x37e>
 800b48e:	230d      	movs	r3, #13
 800b490:	e00e      	b.n	800b4b0 <find_volume+0x39c>
		}
#endif	/* (_FS_NOFSINFO & 3) != 3 */
#endif	/* !_FS_READONLY */
	}

	fs->fs_type = fmt;		/* FAT sub-type */
 800b492:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b494:	f897 2057 	ldrb.w	r2, [r7, #87]	; 0x57
 800b498:	701a      	strb	r2, [r3, #0]
	fs->id = ++Fsid;		/* File system mount ID */
 800b49a:	4b07      	ldr	r3, [pc, #28]	; (800b4b8 <find_volume+0x3a4>)
 800b49c:	881b      	ldrh	r3, [r3, #0]
 800b49e:	3301      	adds	r3, #1
 800b4a0:	b29a      	uxth	r2, r3
 800b4a2:	4b05      	ldr	r3, [pc, #20]	; (800b4b8 <find_volume+0x3a4>)
 800b4a4:	801a      	strh	r2, [r3, #0]
 800b4a6:	4b04      	ldr	r3, [pc, #16]	; (800b4b8 <find_volume+0x3a4>)
 800b4a8:	881a      	ldrh	r2, [r3, #0]
 800b4aa:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b4ac:	80da      	strh	r2, [r3, #6]
	fs->cdir = 0;			/* Initialize current directory */
#endif
#if _FS_LOCK != 0			/* Clear file lock semaphores */
	clear_lock(fs);
#endif
	return FR_OK;
 800b4ae:	2300      	movs	r3, #0
}
 800b4b0:	4618      	mov	r0, r3
 800b4b2:	3758      	adds	r7, #88	; 0x58
 800b4b4:	46bd      	mov	sp, r7
 800b4b6:	bd80      	pop	{r7, pc}
 800b4b8:	200011e8 	.word	0x200011e8

0800b4bc <validate>:
static
FRESULT validate (	/* Returns FR_OK or FR_INVALID_OBJECT */
	_FDID* obj,		/* Pointer to the _OBJ, the 1st member in the FIL/DIR object, to check validity */
	FATFS** fs		/* Pointer to pointer to the owner file system object to return */
)
{
 800b4bc:	b580      	push	{r7, lr}
 800b4be:	b084      	sub	sp, #16
 800b4c0:	af00      	add	r7, sp, #0
 800b4c2:	6078      	str	r0, [r7, #4]
 800b4c4:	6039      	str	r1, [r7, #0]
	FRESULT res = FR_INVALID_OBJECT;
 800b4c6:	2309      	movs	r3, #9
 800b4c8:	73fb      	strb	r3, [r7, #15]


	if (obj && obj->fs && obj->fs->fs_type && obj->id == obj->fs->id) {	/* Test if the object is valid */
 800b4ca:	687b      	ldr	r3, [r7, #4]
 800b4cc:	2b00      	cmp	r3, #0
 800b4ce:	d01c      	beq.n	800b50a <validate+0x4e>
 800b4d0:	687b      	ldr	r3, [r7, #4]
 800b4d2:	681b      	ldr	r3, [r3, #0]
 800b4d4:	2b00      	cmp	r3, #0
 800b4d6:	d018      	beq.n	800b50a <validate+0x4e>
 800b4d8:	687b      	ldr	r3, [r7, #4]
 800b4da:	681b      	ldr	r3, [r3, #0]
 800b4dc:	781b      	ldrb	r3, [r3, #0]
 800b4de:	2b00      	cmp	r3, #0
 800b4e0:	d013      	beq.n	800b50a <validate+0x4e>
 800b4e2:	687b      	ldr	r3, [r7, #4]
 800b4e4:	889a      	ldrh	r2, [r3, #4]
 800b4e6:	687b      	ldr	r3, [r7, #4]
 800b4e8:	681b      	ldr	r3, [r3, #0]
 800b4ea:	88db      	ldrh	r3, [r3, #6]
 800b4ec:	429a      	cmp	r2, r3
 800b4ee:	d10c      	bne.n	800b50a <validate+0x4e>
			}
		} else {
			res = FR_TIMEOUT;
		}
#else
		if (!(disk_status(obj->fs->drv) & STA_NOINIT)) { /* Test if the phsical drive is kept initialized */
 800b4f0:	687b      	ldr	r3, [r7, #4]
 800b4f2:	681b      	ldr	r3, [r3, #0]
 800b4f4:	785b      	ldrb	r3, [r3, #1]
 800b4f6:	4618      	mov	r0, r3
 800b4f8:	f7fe feaa 	bl	800a250 <disk_status>
 800b4fc:	4603      	mov	r3, r0
 800b4fe:	f003 0301 	and.w	r3, r3, #1
 800b502:	2b00      	cmp	r3, #0
 800b504:	d101      	bne.n	800b50a <validate+0x4e>
			res = FR_OK;
 800b506:	2300      	movs	r3, #0
 800b508:	73fb      	strb	r3, [r7, #15]
		}
#endif
	}
	*fs = (res == FR_OK) ? obj->fs : 0;	/* Corresponding filesystem object */
 800b50a:	7bfb      	ldrb	r3, [r7, #15]
 800b50c:	2b00      	cmp	r3, #0
 800b50e:	d102      	bne.n	800b516 <validate+0x5a>
 800b510:	687b      	ldr	r3, [r7, #4]
 800b512:	681b      	ldr	r3, [r3, #0]
 800b514:	e000      	b.n	800b518 <validate+0x5c>
 800b516:	2300      	movs	r3, #0
 800b518:	683a      	ldr	r2, [r7, #0]
 800b51a:	6013      	str	r3, [r2, #0]
	return res;
 800b51c:	7bfb      	ldrb	r3, [r7, #15]
}
 800b51e:	4618      	mov	r0, r3
 800b520:	3710      	adds	r7, #16
 800b522:	46bd      	mov	sp, r7
 800b524:	bd80      	pop	{r7, pc}
	...

0800b528 <f_mount>:
FRESULT f_mount (
	FATFS* fs,			/* Pointer to the file system object (NULL:unmount)*/
	const TCHAR* path,	/* Logical drive number to be mounted/unmounted */
	BYTE opt			/* Mode option 0:Do not mount (delayed mount), 1:Mount immediately */
)
{
 800b528:	b580      	push	{r7, lr}
 800b52a:	b088      	sub	sp, #32
 800b52c:	af00      	add	r7, sp, #0
 800b52e:	60f8      	str	r0, [r7, #12]
 800b530:	60b9      	str	r1, [r7, #8]
 800b532:	4613      	mov	r3, r2
 800b534:	71fb      	strb	r3, [r7, #7]
	FATFS *cfs;
	int vol;
	FRESULT res;
	const TCHAR *rp = path;
 800b536:	68bb      	ldr	r3, [r7, #8]
 800b538:	613b      	str	r3, [r7, #16]


	/* Get logical drive number */
	vol = get_ldnumber(&rp);
 800b53a:	f107 0310 	add.w	r3, r7, #16
 800b53e:	4618      	mov	r0, r3
 800b540:	f7ff fd4d 	bl	800afde <get_ldnumber>
 800b544:	61f8      	str	r0, [r7, #28]
	if (vol < 0) return FR_INVALID_DRIVE;
 800b546:	69fb      	ldr	r3, [r7, #28]
 800b548:	2b00      	cmp	r3, #0
 800b54a:	da01      	bge.n	800b550 <f_mount+0x28>
 800b54c:	230b      	movs	r3, #11
 800b54e:	e028      	b.n	800b5a2 <f_mount+0x7a>
	cfs = FatFs[vol];					/* Pointer to fs object */
 800b550:	4a16      	ldr	r2, [pc, #88]	; (800b5ac <f_mount+0x84>)
 800b552:	69fb      	ldr	r3, [r7, #28]
 800b554:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800b558:	61bb      	str	r3, [r7, #24]

	if (cfs) {
 800b55a:	69bb      	ldr	r3, [r7, #24]
 800b55c:	2b00      	cmp	r3, #0
 800b55e:	d002      	beq.n	800b566 <f_mount+0x3e>
		clear_lock(cfs);
#endif
#if _FS_REENTRANT						/* Discard sync object of the current volume */
		if (!ff_del_syncobj(cfs->sobj)) return FR_INT_ERR;
#endif
		cfs->fs_type = 0;				/* Clear old fs object */
 800b560:	69bb      	ldr	r3, [r7, #24]
 800b562:	2200      	movs	r2, #0
 800b564:	701a      	strb	r2, [r3, #0]
	}

	if (fs) {
 800b566:	68fb      	ldr	r3, [r7, #12]
 800b568:	2b00      	cmp	r3, #0
 800b56a:	d002      	beq.n	800b572 <f_mount+0x4a>
		fs->fs_type = 0;				/* Clear new fs object */
 800b56c:	68fb      	ldr	r3, [r7, #12]
 800b56e:	2200      	movs	r2, #0
 800b570:	701a      	strb	r2, [r3, #0]
#if _FS_REENTRANT						/* Create sync object for the new volume */
		if (!ff_cre_syncobj((BYTE)vol, &fs->sobj)) return FR_INT_ERR;
#endif
	}
	FatFs[vol] = fs;					/* Register new fs object */
 800b572:	68fa      	ldr	r2, [r7, #12]
 800b574:	490d      	ldr	r1, [pc, #52]	; (800b5ac <f_mount+0x84>)
 800b576:	69fb      	ldr	r3, [r7, #28]
 800b578:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

	if (!fs || opt != 1) return FR_OK;	/* Do not mount now, it will be mounted later */
 800b57c:	68fb      	ldr	r3, [r7, #12]
 800b57e:	2b00      	cmp	r3, #0
 800b580:	d002      	beq.n	800b588 <f_mount+0x60>
 800b582:	79fb      	ldrb	r3, [r7, #7]
 800b584:	2b01      	cmp	r3, #1
 800b586:	d001      	beq.n	800b58c <f_mount+0x64>
 800b588:	2300      	movs	r3, #0
 800b58a:	e00a      	b.n	800b5a2 <f_mount+0x7a>

	res = find_volume(&path, &fs, 0);	/* Force mounted the volume */
 800b58c:	f107 010c 	add.w	r1, r7, #12
 800b590:	f107 0308 	add.w	r3, r7, #8
 800b594:	2200      	movs	r2, #0
 800b596:	4618      	mov	r0, r3
 800b598:	f7ff fdbc 	bl	800b114 <find_volume>
 800b59c:	4603      	mov	r3, r0
 800b59e:	75fb      	strb	r3, [r7, #23]
	LEAVE_FF(fs, res);
 800b5a0:	7dfb      	ldrb	r3, [r7, #23]
}
 800b5a2:	4618      	mov	r0, r3
 800b5a4:	3720      	adds	r7, #32
 800b5a6:	46bd      	mov	sp, r7
 800b5a8:	bd80      	pop	{r7, pc}
 800b5aa:	bf00      	nop
 800b5ac:	200011e0 	.word	0x200011e0

0800b5b0 <f_open>:
FRESULT f_open (
	FIL* fp,			/* Pointer to the blank file object */
	const TCHAR* path,	/* Pointer to the file name */
	BYTE mode			/* Access mode and file open mode flags */
)
{
 800b5b0:	b580      	push	{r7, lr}
 800b5b2:	b0b4      	sub	sp, #208	; 0xd0
 800b5b4:	af00      	add	r7, sp, #0
 800b5b6:	60f8      	str	r0, [r7, #12]
 800b5b8:	60b9      	str	r1, [r7, #8]
 800b5ba:	4613      	mov	r3, r2
 800b5bc:	71fb      	strb	r3, [r7, #7]
	FSIZE_t ofs;
#endif
	DEF_NAMBUF


	if (!fp) return FR_INVALID_OBJECT;
 800b5be:	68fb      	ldr	r3, [r7, #12]
 800b5c0:	2b00      	cmp	r3, #0
 800b5c2:	d101      	bne.n	800b5c8 <f_open+0x18>
 800b5c4:	2309      	movs	r3, #9
 800b5c6:	e074      	b.n	800b6b2 <f_open+0x102>

	/* Get logical drive */
	mode &= _FS_READONLY ? FA_READ : FA_READ | FA_WRITE | FA_CREATE_ALWAYS | FA_CREATE_NEW | FA_OPEN_ALWAYS | FA_OPEN_APPEND | FA_SEEKEND;
 800b5c8:	79fb      	ldrb	r3, [r7, #7]
 800b5ca:	f003 0301 	and.w	r3, r3, #1
 800b5ce:	71fb      	strb	r3, [r7, #7]
	res = find_volume(&path, &fs, mode);
 800b5d0:	79fa      	ldrb	r2, [r7, #7]
 800b5d2:	f107 0198 	add.w	r1, r7, #152	; 0x98
 800b5d6:	f107 0308 	add.w	r3, r7, #8
 800b5da:	4618      	mov	r0, r3
 800b5dc:	f7ff fd9a 	bl	800b114 <find_volume>
 800b5e0:	4603      	mov	r3, r0
 800b5e2:	f887 30cf 	strb.w	r3, [r7, #207]	; 0xcf
	if (res == FR_OK) {
 800b5e6:	f897 30cf 	ldrb.w	r3, [r7, #207]	; 0xcf
 800b5ea:	2b00      	cmp	r3, #0
 800b5ec:	d158      	bne.n	800b6a0 <f_open+0xf0>
		dj.obj.fs = fs;
 800b5ee:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 800b5f2:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
		INIT_NAMBUF(fs);
 800b5f6:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 800b5fa:	f107 0214 	add.w	r2, r7, #20
 800b5fe:	60da      	str	r2, [r3, #12]
		res = follow_path(&dj, path);	/* Follow the file path */
 800b600:	68ba      	ldr	r2, [r7, #8]
 800b602:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 800b606:	4611      	mov	r1, r2
 800b608:	4618      	mov	r0, r3
 800b60a:	f7ff fc77 	bl	800aefc <follow_path>
 800b60e:	4603      	mov	r3, r0
 800b610:	f887 30cf 	strb.w	r3, [r7, #207]	; 0xcf
			fp->obj.lockid = inc_lock(&dj, (mode & ~FA_READ) ? 1 : 0);
			if (!fp->obj.lockid) res = FR_INT_ERR;
#endif
		}
#else		/* R/O configuration */
		if (res == FR_OK) {
 800b614:	f897 30cf 	ldrb.w	r3, [r7, #207]	; 0xcf
 800b618:	2b00      	cmp	r3, #0
 800b61a:	d111      	bne.n	800b640 <f_open+0x90>
			if (dj.fn[NSFLAG] & NS_NONAME) {	/* Origin directory itself? */
 800b61c:	f897 30c7 	ldrb.w	r3, [r7, #199]	; 0xc7
 800b620:	b25b      	sxtb	r3, r3
 800b622:	2b00      	cmp	r3, #0
 800b624:	da03      	bge.n	800b62e <f_open+0x7e>
				res = FR_INVALID_NAME;
 800b626:	2306      	movs	r3, #6
 800b628:	f887 30cf 	strb.w	r3, [r7, #207]	; 0xcf
 800b62c:	e008      	b.n	800b640 <f_open+0x90>
			} else {
				if (dj.obj.attr & AM_DIR) {		/* It is a directory */
 800b62e:	f897 30a2 	ldrb.w	r3, [r7, #162]	; 0xa2
 800b632:	f003 0310 	and.w	r3, r3, #16
 800b636:	2b00      	cmp	r3, #0
 800b638:	d002      	beq.n	800b640 <f_open+0x90>
					res = FR_NO_FILE;
 800b63a:	2304      	movs	r3, #4
 800b63c:	f887 30cf 	strb.w	r3, [r7, #207]	; 0xcf
				}
			}
		}
#endif

		if (res == FR_OK) {
 800b640:	f897 30cf 	ldrb.w	r3, [r7, #207]	; 0xcf
 800b644:	2b00      	cmp	r3, #0
 800b646:	d12b      	bne.n	800b6a0 <f_open+0xf0>
				fp->obj.objsize = ld_qword(fs->dirbuf + XDIR_FileSize);
				fp->obj.stat = fs->dirbuf[XDIR_GenFlags] & 2;
			} else
#endif
			{
				fp->obj.sclust = ld_clust(fs, dj.dir);					/* Get object allocation info */
 800b648:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 800b64c:	f8d7 20b8 	ldr.w	r2, [r7, #184]	; 0xb8
 800b650:	4611      	mov	r1, r2
 800b652:	4618      	mov	r0, r3
 800b654:	f7ff f928 	bl	800a8a8 <ld_clust>
 800b658:	4602      	mov	r2, r0
 800b65a:	68fb      	ldr	r3, [r7, #12]
 800b65c:	609a      	str	r2, [r3, #8]
				fp->obj.objsize = ld_dword(dj.dir + DIR_FileSize);
 800b65e:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 800b662:	331c      	adds	r3, #28
 800b664:	4618      	mov	r0, r3
 800b666:	f7fe fe6b 	bl	800a340 <ld_dword>
 800b66a:	4602      	mov	r2, r0
 800b66c:	68fb      	ldr	r3, [r7, #12]
 800b66e:	60da      	str	r2, [r3, #12]
			}
#if _USE_FASTSEEK
			fp->cltbl = 0;			/* Disable fast seek mode */
 800b670:	68fb      	ldr	r3, [r7, #12]
 800b672:	2200      	movs	r2, #0
 800b674:	621a      	str	r2, [r3, #32]
#endif
			fp->obj.fs = fs;	 	/* Validate the file object */
 800b676:	f8d7 2098 	ldr.w	r2, [r7, #152]	; 0x98
 800b67a:	68fb      	ldr	r3, [r7, #12]
 800b67c:	601a      	str	r2, [r3, #0]
			fp->obj.id = fs->id;
 800b67e:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 800b682:	88da      	ldrh	r2, [r3, #6]
 800b684:	68fb      	ldr	r3, [r7, #12]
 800b686:	809a      	strh	r2, [r3, #4]
			fp->flag = mode;		/* Set file access mode */
 800b688:	68fb      	ldr	r3, [r7, #12]
 800b68a:	79fa      	ldrb	r2, [r7, #7]
 800b68c:	741a      	strb	r2, [r3, #16]
			fp->err = 0;			/* Clear error flag */
 800b68e:	68fb      	ldr	r3, [r7, #12]
 800b690:	2200      	movs	r2, #0
 800b692:	745a      	strb	r2, [r3, #17]
			fp->sect = 0;			/* Invalidate current data sector */
 800b694:	68fb      	ldr	r3, [r7, #12]
 800b696:	2200      	movs	r2, #0
 800b698:	61da      	str	r2, [r3, #28]
			fp->fptr = 0;			/* Set file pointer top of the file */
 800b69a:	68fb      	ldr	r3, [r7, #12]
 800b69c:	2200      	movs	r2, #0
 800b69e:	615a      	str	r2, [r3, #20]
		}

		FREE_NAMBUF();
	}

	if (res != FR_OK) fp->obj.fs = 0;	/* Invalidate file object on error */
 800b6a0:	f897 30cf 	ldrb.w	r3, [r7, #207]	; 0xcf
 800b6a4:	2b00      	cmp	r3, #0
 800b6a6:	d002      	beq.n	800b6ae <f_open+0xfe>
 800b6a8:	68fb      	ldr	r3, [r7, #12]
 800b6aa:	2200      	movs	r2, #0
 800b6ac:	601a      	str	r2, [r3, #0]

	LEAVE_FF(fs, res);
 800b6ae:	f897 30cf 	ldrb.w	r3, [r7, #207]	; 0xcf
}
 800b6b2:	4618      	mov	r0, r3
 800b6b4:	37d0      	adds	r7, #208	; 0xd0
 800b6b6:	46bd      	mov	sp, r7
 800b6b8:	bd80      	pop	{r7, pc}

0800b6ba <f_read>:
	FIL* fp, 	/* Pointer to the file object */
	void* buff,	/* Pointer to data buffer */
	UINT btr,	/* Number of bytes to read */
	UINT* br	/* Pointer to number of bytes read */
)
{
 800b6ba:	b580      	push	{r7, lr}
 800b6bc:	b08e      	sub	sp, #56	; 0x38
 800b6be:	af00      	add	r7, sp, #0
 800b6c0:	60f8      	str	r0, [r7, #12]
 800b6c2:	60b9      	str	r1, [r7, #8]
 800b6c4:	607a      	str	r2, [r7, #4]
 800b6c6:	603b      	str	r3, [r7, #0]
	FRESULT res;
	FATFS *fs;
	DWORD clst, sect;
	FSIZE_t remain;
	UINT rcnt, cc, csect;
	BYTE *rbuff = (BYTE*)buff;
 800b6c8:	68bb      	ldr	r3, [r7, #8]
 800b6ca:	627b      	str	r3, [r7, #36]	; 0x24


	*br = 0;	/* Clear read byte counter */
 800b6cc:	683b      	ldr	r3, [r7, #0]
 800b6ce:	2200      	movs	r2, #0
 800b6d0:	601a      	str	r2, [r3, #0]
	res = validate(&fp->obj, &fs);				/* Check validity of the file object */
 800b6d2:	68fb      	ldr	r3, [r7, #12]
 800b6d4:	f107 0214 	add.w	r2, r7, #20
 800b6d8:	4611      	mov	r1, r2
 800b6da:	4618      	mov	r0, r3
 800b6dc:	f7ff feee 	bl	800b4bc <validate>
 800b6e0:	4603      	mov	r3, r0
 800b6e2:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
	if (res != FR_OK || (res = (FRESULT)fp->err) != FR_OK) LEAVE_FF(fs, res);	/* Check validity */
 800b6e6:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 800b6ea:	2b00      	cmp	r3, #0
 800b6ec:	d107      	bne.n	800b6fe <f_read+0x44>
 800b6ee:	68fb      	ldr	r3, [r7, #12]
 800b6f0:	7c5b      	ldrb	r3, [r3, #17]
 800b6f2:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
 800b6f6:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 800b6fa:	2b00      	cmp	r3, #0
 800b6fc:	d002      	beq.n	800b704 <f_read+0x4a>
 800b6fe:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 800b702:	e0dd      	b.n	800b8c0 <f_read+0x206>
	if (!(fp->flag & FA_READ)) LEAVE_FF(fs, FR_DENIED); /* Check access mode */
 800b704:	68fb      	ldr	r3, [r7, #12]
 800b706:	7c1b      	ldrb	r3, [r3, #16]
 800b708:	f003 0301 	and.w	r3, r3, #1
 800b70c:	2b00      	cmp	r3, #0
 800b70e:	d101      	bne.n	800b714 <f_read+0x5a>
 800b710:	2307      	movs	r3, #7
 800b712:	e0d5      	b.n	800b8c0 <f_read+0x206>
	remain = fp->obj.objsize - fp->fptr;
 800b714:	68fb      	ldr	r3, [r7, #12]
 800b716:	68da      	ldr	r2, [r3, #12]
 800b718:	68fb      	ldr	r3, [r7, #12]
 800b71a:	695b      	ldr	r3, [r3, #20]
 800b71c:	1ad3      	subs	r3, r2, r3
 800b71e:	623b      	str	r3, [r7, #32]
	if (btr > remain) btr = (UINT)remain;		/* Truncate btr by remaining bytes */
 800b720:	687a      	ldr	r2, [r7, #4]
 800b722:	6a3b      	ldr	r3, [r7, #32]
 800b724:	429a      	cmp	r2, r3
 800b726:	f240 80c6 	bls.w	800b8b6 <f_read+0x1fc>
 800b72a:	6a3b      	ldr	r3, [r7, #32]
 800b72c:	607b      	str	r3, [r7, #4]

	for ( ;  btr;								/* Repeat until all data read */
 800b72e:	e0c2      	b.n	800b8b6 <f_read+0x1fc>
		rbuff += rcnt, fp->fptr += rcnt, *br += rcnt, btr -= rcnt) {
		if (fp->fptr % SS(fs) == 0) {			/* On the sector boundary? */
 800b730:	68fb      	ldr	r3, [r7, #12]
 800b732:	695b      	ldr	r3, [r3, #20]
 800b734:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800b738:	2b00      	cmp	r3, #0
 800b73a:	f040 808e 	bne.w	800b85a <f_read+0x1a0>
			csect = (UINT)(fp->fptr / SS(fs) & (fs->csize - 1));	/* Sector offset in the cluster */
 800b73e:	68fb      	ldr	r3, [r7, #12]
 800b740:	695b      	ldr	r3, [r3, #20]
 800b742:	0a5b      	lsrs	r3, r3, #9
 800b744:	697a      	ldr	r2, [r7, #20]
 800b746:	8952      	ldrh	r2, [r2, #10]
 800b748:	3a01      	subs	r2, #1
 800b74a:	4013      	ands	r3, r2
 800b74c:	61fb      	str	r3, [r7, #28]
			if (csect == 0) {					/* On the cluster boundary? */
 800b74e:	69fb      	ldr	r3, [r7, #28]
 800b750:	2b00      	cmp	r3, #0
 800b752:	d12f      	bne.n	800b7b4 <f_read+0xfa>
				if (fp->fptr == 0) {			/* On the top of the file? */
 800b754:	68fb      	ldr	r3, [r7, #12]
 800b756:	695b      	ldr	r3, [r3, #20]
 800b758:	2b00      	cmp	r3, #0
 800b75a:	d103      	bne.n	800b764 <f_read+0xaa>
					clst = fp->obj.sclust;		/* Follow cluster chain from the origin */
 800b75c:	68fb      	ldr	r3, [r7, #12]
 800b75e:	689b      	ldr	r3, [r3, #8]
 800b760:	633b      	str	r3, [r7, #48]	; 0x30
 800b762:	e013      	b.n	800b78c <f_read+0xd2>
				} else {						/* Middle or end of the file */
#if _USE_FASTSEEK
					if (fp->cltbl) {
 800b764:	68fb      	ldr	r3, [r7, #12]
 800b766:	6a1b      	ldr	r3, [r3, #32]
 800b768:	2b00      	cmp	r3, #0
 800b76a:	d007      	beq.n	800b77c <f_read+0xc2>
						clst = clmt_clust(fp, fp->fptr);	/* Get cluster# from the CLMT */
 800b76c:	68fb      	ldr	r3, [r7, #12]
 800b76e:	695b      	ldr	r3, [r3, #20]
 800b770:	4619      	mov	r1, r3
 800b772:	68f8      	ldr	r0, [r7, #12]
 800b774:	f7fe ff74 	bl	800a660 <clmt_clust>
 800b778:	6338      	str	r0, [r7, #48]	; 0x30
 800b77a:	e007      	b.n	800b78c <f_read+0xd2>
					} else
#endif
					{
						clst = get_fat(&fp->obj, fp->clust);	/* Follow cluster chain on the FAT */
 800b77c:	68fa      	ldr	r2, [r7, #12]
 800b77e:	68fb      	ldr	r3, [r7, #12]
 800b780:	699b      	ldr	r3, [r3, #24]
 800b782:	4619      	mov	r1, r3
 800b784:	4610      	mov	r0, r2
 800b786:	f7fe fec3 	bl	800a510 <get_fat>
 800b78a:	6338      	str	r0, [r7, #48]	; 0x30
					}
				}
				if (clst < 2) ABORT(fs, FR_INT_ERR);
 800b78c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b78e:	2b01      	cmp	r3, #1
 800b790:	d804      	bhi.n	800b79c <f_read+0xe2>
 800b792:	68fb      	ldr	r3, [r7, #12]
 800b794:	2202      	movs	r2, #2
 800b796:	745a      	strb	r2, [r3, #17]
 800b798:	2302      	movs	r3, #2
 800b79a:	e091      	b.n	800b8c0 <f_read+0x206>
				if (clst == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 800b79c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b79e:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b7a2:	d104      	bne.n	800b7ae <f_read+0xf4>
 800b7a4:	68fb      	ldr	r3, [r7, #12]
 800b7a6:	2201      	movs	r2, #1
 800b7a8:	745a      	strb	r2, [r3, #17]
 800b7aa:	2301      	movs	r3, #1
 800b7ac:	e088      	b.n	800b8c0 <f_read+0x206>
				fp->clust = clst;				/* Update current cluster */
 800b7ae:	68fb      	ldr	r3, [r7, #12]
 800b7b0:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800b7b2:	619a      	str	r2, [r3, #24]
			}
			sect = clust2sect(fs, fp->clust);	/* Get current sector */
 800b7b4:	697a      	ldr	r2, [r7, #20]
 800b7b6:	68fb      	ldr	r3, [r7, #12]
 800b7b8:	699b      	ldr	r3, [r3, #24]
 800b7ba:	4619      	mov	r1, r3
 800b7bc:	4610      	mov	r0, r2
 800b7be:	f7fe fe88 	bl	800a4d2 <clust2sect>
 800b7c2:	61b8      	str	r0, [r7, #24]
			if (!sect) ABORT(fs, FR_INT_ERR);
 800b7c4:	69bb      	ldr	r3, [r7, #24]
 800b7c6:	2b00      	cmp	r3, #0
 800b7c8:	d104      	bne.n	800b7d4 <f_read+0x11a>
 800b7ca:	68fb      	ldr	r3, [r7, #12]
 800b7cc:	2202      	movs	r2, #2
 800b7ce:	745a      	strb	r2, [r3, #17]
 800b7d0:	2302      	movs	r3, #2
 800b7d2:	e075      	b.n	800b8c0 <f_read+0x206>
			sect += csect;
 800b7d4:	69ba      	ldr	r2, [r7, #24]
 800b7d6:	69fb      	ldr	r3, [r7, #28]
 800b7d8:	4413      	add	r3, r2
 800b7da:	61bb      	str	r3, [r7, #24]
			cc = btr / SS(fs);					/* When remaining bytes >= sector size, */
 800b7dc:	687b      	ldr	r3, [r7, #4]
 800b7de:	0a5b      	lsrs	r3, r3, #9
 800b7e0:	62bb      	str	r3, [r7, #40]	; 0x28
			if (cc) {							/* Read maximum contiguous sectors directly */
 800b7e2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b7e4:	2b00      	cmp	r3, #0
 800b7e6:	d01f      	beq.n	800b828 <f_read+0x16e>
				if (csect + cc > fs->csize) {	/* Clip at cluster boundary */
 800b7e8:	69fa      	ldr	r2, [r7, #28]
 800b7ea:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b7ec:	4413      	add	r3, r2
 800b7ee:	697a      	ldr	r2, [r7, #20]
 800b7f0:	8952      	ldrh	r2, [r2, #10]
 800b7f2:	4293      	cmp	r3, r2
 800b7f4:	d905      	bls.n	800b802 <f_read+0x148>
					cc = fs->csize - csect;
 800b7f6:	697b      	ldr	r3, [r7, #20]
 800b7f8:	895b      	ldrh	r3, [r3, #10]
 800b7fa:	461a      	mov	r2, r3
 800b7fc:	69fb      	ldr	r3, [r7, #28]
 800b7fe:	1ad3      	subs	r3, r2, r3
 800b800:	62bb      	str	r3, [r7, #40]	; 0x28
				}
				if (disk_read(fs->drv, rbuff, sect, cc) != RES_OK) ABORT(fs, FR_DISK_ERR);
 800b802:	697b      	ldr	r3, [r7, #20]
 800b804:	7858      	ldrb	r0, [r3, #1]
 800b806:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b808:	69ba      	ldr	r2, [r7, #24]
 800b80a:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800b80c:	f7fe fd60 	bl	800a2d0 <disk_read>
 800b810:	4603      	mov	r3, r0
 800b812:	2b00      	cmp	r3, #0
 800b814:	d004      	beq.n	800b820 <f_read+0x166>
 800b816:	68fb      	ldr	r3, [r7, #12]
 800b818:	2201      	movs	r2, #1
 800b81a:	745a      	strb	r2, [r3, #17]
 800b81c:	2301      	movs	r3, #1
 800b81e:	e04f      	b.n	800b8c0 <f_read+0x206>
				if ((fp->flag & FA_DIRTY) && fp->sect - sect < cc) {
					mem_cpy(rbuff + ((fp->sect - sect) * SS(fs)), fp->buf, SS(fs));
				}
#endif
#endif
				rcnt = SS(fs) * cc;				/* Number of bytes transferred */
 800b820:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b822:	025b      	lsls	r3, r3, #9
 800b824:	62fb      	str	r3, [r7, #44]	; 0x2c
				continue;
 800b826:	e032      	b.n	800b88e <f_read+0x1d4>
			}
#if !_FS_TINY
			if (fp->sect != sect) {			/* Load data sector if not in cache */
 800b828:	68fb      	ldr	r3, [r7, #12]
 800b82a:	69db      	ldr	r3, [r3, #28]
 800b82c:	69ba      	ldr	r2, [r7, #24]
 800b82e:	429a      	cmp	r2, r3
 800b830:	d010      	beq.n	800b854 <f_read+0x19a>
				if (fp->flag & FA_DIRTY) {		/* Write-back dirty sector cache */
					if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);
					fp->flag &= (BYTE)~FA_DIRTY;
				}
#endif
				if (disk_read(fs->drv, fp->buf, sect, 1) != RES_OK)	ABORT(fs, FR_DISK_ERR);	/* Fill sector cache */
 800b832:	697b      	ldr	r3, [r7, #20]
 800b834:	7858      	ldrb	r0, [r3, #1]
 800b836:	68fb      	ldr	r3, [r7, #12]
 800b838:	f103 0124 	add.w	r1, r3, #36	; 0x24
 800b83c:	2301      	movs	r3, #1
 800b83e:	69ba      	ldr	r2, [r7, #24]
 800b840:	f7fe fd46 	bl	800a2d0 <disk_read>
 800b844:	4603      	mov	r3, r0
 800b846:	2b00      	cmp	r3, #0
 800b848:	d004      	beq.n	800b854 <f_read+0x19a>
 800b84a:	68fb      	ldr	r3, [r7, #12]
 800b84c:	2201      	movs	r2, #1
 800b84e:	745a      	strb	r2, [r3, #17]
 800b850:	2301      	movs	r3, #1
 800b852:	e035      	b.n	800b8c0 <f_read+0x206>
			}
#endif
			fp->sect = sect;
 800b854:	68fb      	ldr	r3, [r7, #12]
 800b856:	69ba      	ldr	r2, [r7, #24]
 800b858:	61da      	str	r2, [r3, #28]
		}
		rcnt = SS(fs) - (UINT)fp->fptr % SS(fs);	/* Number of bytes left in the sector */
 800b85a:	68fb      	ldr	r3, [r7, #12]
 800b85c:	695b      	ldr	r3, [r3, #20]
 800b85e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800b862:	f5c3 7300 	rsb	r3, r3, #512	; 0x200
 800b866:	62fb      	str	r3, [r7, #44]	; 0x2c
		if (rcnt > btr) rcnt = btr;					/* Clip it by btr if needed */
 800b868:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800b86a:	687b      	ldr	r3, [r7, #4]
 800b86c:	429a      	cmp	r2, r3
 800b86e:	d901      	bls.n	800b874 <f_read+0x1ba>
 800b870:	687b      	ldr	r3, [r7, #4]
 800b872:	62fb      	str	r3, [r7, #44]	; 0x2c
#if _FS_TINY
		if (move_window(fs, fp->sect) != FR_OK) ABORT(fs, FR_DISK_ERR);	/* Move sector window */
		mem_cpy(rbuff, fs->win + fp->fptr % SS(fs), rcnt);	/* Extract partial sector */
#else
		mem_cpy(rbuff, fp->buf + fp->fptr % SS(fs), rcnt);	/* Extract partial sector */
 800b874:	68fb      	ldr	r3, [r7, #12]
 800b876:	f103 0224 	add.w	r2, r3, #36	; 0x24
 800b87a:	68fb      	ldr	r3, [r7, #12]
 800b87c:	695b      	ldr	r3, [r3, #20]
 800b87e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800b882:	4413      	add	r3, r2
 800b884:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800b886:	4619      	mov	r1, r3
 800b888:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800b88a:	f7fe fd7c 	bl	800a386 <mem_cpy>
		rbuff += rcnt, fp->fptr += rcnt, *br += rcnt, btr -= rcnt) {
 800b88e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800b890:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b892:	4413      	add	r3, r2
 800b894:	627b      	str	r3, [r7, #36]	; 0x24
 800b896:	68fb      	ldr	r3, [r7, #12]
 800b898:	695a      	ldr	r2, [r3, #20]
 800b89a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b89c:	441a      	add	r2, r3
 800b89e:	68fb      	ldr	r3, [r7, #12]
 800b8a0:	615a      	str	r2, [r3, #20]
 800b8a2:	683b      	ldr	r3, [r7, #0]
 800b8a4:	681a      	ldr	r2, [r3, #0]
 800b8a6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b8a8:	441a      	add	r2, r3
 800b8aa:	683b      	ldr	r3, [r7, #0]
 800b8ac:	601a      	str	r2, [r3, #0]
 800b8ae:	687a      	ldr	r2, [r7, #4]
 800b8b0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b8b2:	1ad3      	subs	r3, r2, r3
 800b8b4:	607b      	str	r3, [r7, #4]
	for ( ;  btr;								/* Repeat until all data read */
 800b8b6:	687b      	ldr	r3, [r7, #4]
 800b8b8:	2b00      	cmp	r3, #0
 800b8ba:	f47f af39 	bne.w	800b730 <f_read+0x76>
#endif
	}

	LEAVE_FF(fs, FR_OK);
 800b8be:	2300      	movs	r3, #0
}
 800b8c0:	4618      	mov	r0, r3
 800b8c2:	3738      	adds	r7, #56	; 0x38
 800b8c4:	46bd      	mov	sp, r7
 800b8c6:	bd80      	pop	{r7, pc}

0800b8c8 <f_close>:
/*-----------------------------------------------------------------------*/

FRESULT f_close (
	FIL* fp		/* Pointer to the file object to be closed */
)
{
 800b8c8:	b580      	push	{r7, lr}
 800b8ca:	b084      	sub	sp, #16
 800b8cc:	af00      	add	r7, sp, #0
 800b8ce:	6078      	str	r0, [r7, #4]
#if !_FS_READONLY
	res = f_sync(fp);					/* Flush cached data */
	if (res == FR_OK)
#endif
	{
		res = validate(&fp->obj, &fs);	/* Lock volume */
 800b8d0:	687b      	ldr	r3, [r7, #4]
 800b8d2:	f107 0208 	add.w	r2, r7, #8
 800b8d6:	4611      	mov	r1, r2
 800b8d8:	4618      	mov	r0, r3
 800b8da:	f7ff fdef 	bl	800b4bc <validate>
 800b8de:	4603      	mov	r3, r0
 800b8e0:	73fb      	strb	r3, [r7, #15]
		if (res == FR_OK) {
 800b8e2:	7bfb      	ldrb	r3, [r7, #15]
 800b8e4:	2b00      	cmp	r3, #0
 800b8e6:	d102      	bne.n	800b8ee <f_close+0x26>
#if _FS_LOCK != 0
			res = dec_lock(fp->obj.lockid);	/* Decrement file open counter */
			if (res == FR_OK)
#endif
			{
				fp->obj.fs = 0;			/* Invalidate file object */
 800b8e8:	687b      	ldr	r3, [r7, #4]
 800b8ea:	2200      	movs	r2, #0
 800b8ec:	601a      	str	r2, [r3, #0]
#if _FS_REENTRANT
			unlock_fs(fs, FR_OK);		/* Unlock volume */
#endif
		}
	}
	return res;
 800b8ee:	7bfb      	ldrb	r3, [r7, #15]
}
 800b8f0:	4618      	mov	r0, r3
 800b8f2:	3710      	adds	r7, #16
 800b8f4:	46bd      	mov	sp, r7
 800b8f6:	bd80      	pop	{r7, pc}

0800b8f8 <f_lseek>:

FRESULT f_lseek (
	FIL* fp,		/* Pointer to the file object */
	FSIZE_t ofs		/* File pointer from top of file */
)
{
 800b8f8:	b580      	push	{r7, lr}
 800b8fa:	b090      	sub	sp, #64	; 0x40
 800b8fc:	af00      	add	r7, sp, #0
 800b8fe:	6078      	str	r0, [r7, #4]
 800b900:	6039      	str	r1, [r7, #0]
	FSIZE_t ifptr;
#if _USE_FASTSEEK
	DWORD cl, pcl, ncl, tcl, dsc, tlen, ulen, *tbl;
#endif

	res = validate(&fp->obj, &fs);		/* Check validity of the file object */
 800b902:	687b      	ldr	r3, [r7, #4]
 800b904:	f107 0208 	add.w	r2, r7, #8
 800b908:	4611      	mov	r1, r2
 800b90a:	4618      	mov	r0, r3
 800b90c:	f7ff fdd6 	bl	800b4bc <validate>
 800b910:	4603      	mov	r3, r0
 800b912:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
	if (res == FR_OK) res = (FRESULT)fp->err;
 800b916:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 800b91a:	2b00      	cmp	r3, #0
 800b91c:	d103      	bne.n	800b926 <f_lseek+0x2e>
 800b91e:	687b      	ldr	r3, [r7, #4]
 800b920:	7c5b      	ldrb	r3, [r3, #17]
 800b922:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
#if _FS_EXFAT && !_FS_READONLY
	if (res == FR_OK && fs->fs_type == FS_EXFAT) {
		res = fill_last_frag(&fp->obj, fp->clust, 0xFFFFFFFF);	/* Fill last fragment on the FAT if needed */
	}
#endif
	if (res != FR_OK) LEAVE_FF(fs, res);
 800b926:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 800b92a:	2b00      	cmp	r3, #0
 800b92c:	d002      	beq.n	800b934 <f_lseek+0x3c>
 800b92e:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 800b932:	e163      	b.n	800bbfc <f_lseek+0x304>

#if _USE_FASTSEEK
	if (fp->cltbl) {	/* Fast seek */
 800b934:	687b      	ldr	r3, [r7, #4]
 800b936:	6a1b      	ldr	r3, [r3, #32]
 800b938:	2b00      	cmp	r3, #0
 800b93a:	f000 80b3 	beq.w	800baa4 <f_lseek+0x1ac>
		if (ofs == CREATE_LINKMAP) {	/* Create CLMT */
 800b93e:	683b      	ldr	r3, [r7, #0]
 800b940:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b944:	d15a      	bne.n	800b9fc <f_lseek+0x104>
			tbl = fp->cltbl;
 800b946:	687b      	ldr	r3, [r7, #4]
 800b948:	6a1b      	ldr	r3, [r3, #32]
 800b94a:	627b      	str	r3, [r7, #36]	; 0x24
			tlen = *tbl++; ulen = 2;	/* Given table size and required table size */
 800b94c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b94e:	1d1a      	adds	r2, r3, #4
 800b950:	627a      	str	r2, [r7, #36]	; 0x24
 800b952:	681b      	ldr	r3, [r3, #0]
 800b954:	617b      	str	r3, [r7, #20]
 800b956:	2302      	movs	r3, #2
 800b958:	62bb      	str	r3, [r7, #40]	; 0x28
			cl = fp->obj.sclust;		/* Origin of the chain */
 800b95a:	687b      	ldr	r3, [r7, #4]
 800b95c:	689b      	ldr	r3, [r3, #8]
 800b95e:	633b      	str	r3, [r7, #48]	; 0x30
			if (cl) {
 800b960:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b962:	2b00      	cmp	r3, #0
 800b964:	d03a      	beq.n	800b9dc <f_lseek+0xe4>
				do {
					/* Get a fragment */
					tcl = cl; ncl = 0; ulen += 2;	/* Top, length and used items */
 800b966:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b968:	613b      	str	r3, [r7, #16]
 800b96a:	2300      	movs	r3, #0
 800b96c:	62fb      	str	r3, [r7, #44]	; 0x2c
 800b96e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b970:	3302      	adds	r3, #2
 800b972:	62bb      	str	r3, [r7, #40]	; 0x28
					do {
						pcl = cl; ncl++;
 800b974:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b976:	60fb      	str	r3, [r7, #12]
 800b978:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b97a:	3301      	adds	r3, #1
 800b97c:	62fb      	str	r3, [r7, #44]	; 0x2c
						cl = get_fat(&fp->obj, cl);
 800b97e:	687b      	ldr	r3, [r7, #4]
 800b980:	6b39      	ldr	r1, [r7, #48]	; 0x30
 800b982:	4618      	mov	r0, r3
 800b984:	f7fe fdc4 	bl	800a510 <get_fat>
 800b988:	6338      	str	r0, [r7, #48]	; 0x30
						if (cl <= 1) ABORT(fs, FR_INT_ERR);
 800b98a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b98c:	2b01      	cmp	r3, #1
 800b98e:	d804      	bhi.n	800b99a <f_lseek+0xa2>
 800b990:	687b      	ldr	r3, [r7, #4]
 800b992:	2202      	movs	r2, #2
 800b994:	745a      	strb	r2, [r3, #17]
 800b996:	2302      	movs	r3, #2
 800b998:	e130      	b.n	800bbfc <f_lseek+0x304>
						if (cl == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 800b99a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b99c:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b9a0:	d104      	bne.n	800b9ac <f_lseek+0xb4>
 800b9a2:	687b      	ldr	r3, [r7, #4]
 800b9a4:	2201      	movs	r2, #1
 800b9a6:	745a      	strb	r2, [r3, #17]
 800b9a8:	2301      	movs	r3, #1
 800b9aa:	e127      	b.n	800bbfc <f_lseek+0x304>
					} while (cl == pcl + 1);
 800b9ac:	68fb      	ldr	r3, [r7, #12]
 800b9ae:	3301      	adds	r3, #1
 800b9b0:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800b9b2:	429a      	cmp	r2, r3
 800b9b4:	d0de      	beq.n	800b974 <f_lseek+0x7c>
					if (ulen <= tlen) {		/* Store the length and top of the fragment */
 800b9b6:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800b9b8:	697b      	ldr	r3, [r7, #20]
 800b9ba:	429a      	cmp	r2, r3
 800b9bc:	d809      	bhi.n	800b9d2 <f_lseek+0xda>
						*tbl++ = ncl; *tbl++ = tcl;
 800b9be:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b9c0:	1d1a      	adds	r2, r3, #4
 800b9c2:	627a      	str	r2, [r7, #36]	; 0x24
 800b9c4:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800b9c6:	601a      	str	r2, [r3, #0]
 800b9c8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b9ca:	1d1a      	adds	r2, r3, #4
 800b9cc:	627a      	str	r2, [r7, #36]	; 0x24
 800b9ce:	693a      	ldr	r2, [r7, #16]
 800b9d0:	601a      	str	r2, [r3, #0]
					}
				} while (cl < fs->n_fatent);	/* Repeat until end of chain */
 800b9d2:	68bb      	ldr	r3, [r7, #8]
 800b9d4:	691b      	ldr	r3, [r3, #16]
 800b9d6:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800b9d8:	429a      	cmp	r2, r3
 800b9da:	d3c4      	bcc.n	800b966 <f_lseek+0x6e>
			}
			*fp->cltbl = ulen;	/* Number of items used */
 800b9dc:	687b      	ldr	r3, [r7, #4]
 800b9de:	6a1b      	ldr	r3, [r3, #32]
 800b9e0:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800b9e2:	601a      	str	r2, [r3, #0]
			if (ulen <= tlen) {
 800b9e4:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800b9e6:	697b      	ldr	r3, [r7, #20]
 800b9e8:	429a      	cmp	r2, r3
 800b9ea:	d803      	bhi.n	800b9f4 <f_lseek+0xfc>
				*tbl = 0;		/* Terminate table */
 800b9ec:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b9ee:	2200      	movs	r2, #0
 800b9f0:	601a      	str	r2, [r3, #0]
 800b9f2:	e101      	b.n	800bbf8 <f_lseek+0x300>
			} else {
				res = FR_NOT_ENOUGH_CORE;	/* Given table size is smaller than required */
 800b9f4:	2311      	movs	r3, #17
 800b9f6:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
 800b9fa:	e0fd      	b.n	800bbf8 <f_lseek+0x300>
			}
		} else {						/* Fast seek */
			if (ofs > fp->obj.objsize) ofs = fp->obj.objsize;	/* Clip offset at the file size */
 800b9fc:	687b      	ldr	r3, [r7, #4]
 800b9fe:	68db      	ldr	r3, [r3, #12]
 800ba00:	683a      	ldr	r2, [r7, #0]
 800ba02:	429a      	cmp	r2, r3
 800ba04:	d902      	bls.n	800ba0c <f_lseek+0x114>
 800ba06:	687b      	ldr	r3, [r7, #4]
 800ba08:	68db      	ldr	r3, [r3, #12]
 800ba0a:	603b      	str	r3, [r7, #0]
			fp->fptr = ofs;				/* Set file pointer */
 800ba0c:	687b      	ldr	r3, [r7, #4]
 800ba0e:	683a      	ldr	r2, [r7, #0]
 800ba10:	615a      	str	r2, [r3, #20]
			if (ofs) {
 800ba12:	683b      	ldr	r3, [r7, #0]
 800ba14:	2b00      	cmp	r3, #0
 800ba16:	f000 80ef 	beq.w	800bbf8 <f_lseek+0x300>
				fp->clust = clmt_clust(fp, ofs - 1);
 800ba1a:	683b      	ldr	r3, [r7, #0]
 800ba1c:	3b01      	subs	r3, #1
 800ba1e:	4619      	mov	r1, r3
 800ba20:	6878      	ldr	r0, [r7, #4]
 800ba22:	f7fe fe1d 	bl	800a660 <clmt_clust>
 800ba26:	4602      	mov	r2, r0
 800ba28:	687b      	ldr	r3, [r7, #4]
 800ba2a:	619a      	str	r2, [r3, #24]
				dsc = clust2sect(fs, fp->clust);
 800ba2c:	68ba      	ldr	r2, [r7, #8]
 800ba2e:	687b      	ldr	r3, [r7, #4]
 800ba30:	699b      	ldr	r3, [r3, #24]
 800ba32:	4619      	mov	r1, r3
 800ba34:	4610      	mov	r0, r2
 800ba36:	f7fe fd4c 	bl	800a4d2 <clust2sect>
 800ba3a:	61b8      	str	r0, [r7, #24]
				if (!dsc) ABORT(fs, FR_INT_ERR);
 800ba3c:	69bb      	ldr	r3, [r7, #24]
 800ba3e:	2b00      	cmp	r3, #0
 800ba40:	d104      	bne.n	800ba4c <f_lseek+0x154>
 800ba42:	687b      	ldr	r3, [r7, #4]
 800ba44:	2202      	movs	r2, #2
 800ba46:	745a      	strb	r2, [r3, #17]
 800ba48:	2302      	movs	r3, #2
 800ba4a:	e0d7      	b.n	800bbfc <f_lseek+0x304>
				dsc += (DWORD)((ofs - 1) / SS(fs)) & (fs->csize - 1);
 800ba4c:	683b      	ldr	r3, [r7, #0]
 800ba4e:	3b01      	subs	r3, #1
 800ba50:	0a5b      	lsrs	r3, r3, #9
 800ba52:	68ba      	ldr	r2, [r7, #8]
 800ba54:	8952      	ldrh	r2, [r2, #10]
 800ba56:	3a01      	subs	r2, #1
 800ba58:	4013      	ands	r3, r2
 800ba5a:	69ba      	ldr	r2, [r7, #24]
 800ba5c:	4413      	add	r3, r2
 800ba5e:	61bb      	str	r3, [r7, #24]
				if (fp->fptr % SS(fs) && dsc != fp->sect) {	/* Refill sector cache if needed */
 800ba60:	687b      	ldr	r3, [r7, #4]
 800ba62:	695b      	ldr	r3, [r3, #20]
 800ba64:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800ba68:	2b00      	cmp	r3, #0
 800ba6a:	f000 80c5 	beq.w	800bbf8 <f_lseek+0x300>
 800ba6e:	687b      	ldr	r3, [r7, #4]
 800ba70:	69db      	ldr	r3, [r3, #28]
 800ba72:	69ba      	ldr	r2, [r7, #24]
 800ba74:	429a      	cmp	r2, r3
 800ba76:	f000 80bf 	beq.w	800bbf8 <f_lseek+0x300>
					if (fp->flag & FA_DIRTY) {		/* Write-back dirty sector cache */
						if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);
						fp->flag &= (BYTE)~FA_DIRTY;
					}
#endif
					if (disk_read(fs->drv, fp->buf, dsc, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);	/* Load current sector */
 800ba7a:	68bb      	ldr	r3, [r7, #8]
 800ba7c:	7858      	ldrb	r0, [r3, #1]
 800ba7e:	687b      	ldr	r3, [r7, #4]
 800ba80:	f103 0124 	add.w	r1, r3, #36	; 0x24
 800ba84:	2301      	movs	r3, #1
 800ba86:	69ba      	ldr	r2, [r7, #24]
 800ba88:	f7fe fc22 	bl	800a2d0 <disk_read>
 800ba8c:	4603      	mov	r3, r0
 800ba8e:	2b00      	cmp	r3, #0
 800ba90:	d004      	beq.n	800ba9c <f_lseek+0x1a4>
 800ba92:	687b      	ldr	r3, [r7, #4]
 800ba94:	2201      	movs	r2, #1
 800ba96:	745a      	strb	r2, [r3, #17]
 800ba98:	2301      	movs	r3, #1
 800ba9a:	e0af      	b.n	800bbfc <f_lseek+0x304>
#endif
					fp->sect = dsc;
 800ba9c:	687b      	ldr	r3, [r7, #4]
 800ba9e:	69ba      	ldr	r2, [r7, #24]
 800baa0:	61da      	str	r2, [r3, #28]
 800baa2:	e0a9      	b.n	800bbf8 <f_lseek+0x300>
	/* Normal Seek */
	{
#if _FS_EXFAT
		if (fs->fs_type != FS_EXFAT && ofs >= 0x100000000) ofs = 0xFFFFFFFF;	/* Clip at 4GiB-1 if at FATxx */
#endif
		if (ofs > fp->obj.objsize && (_FS_READONLY || !(fp->flag & FA_WRITE))) {	/* In read-only mode, clip offset with the file size */
 800baa4:	687b      	ldr	r3, [r7, #4]
 800baa6:	68db      	ldr	r3, [r3, #12]
 800baa8:	683a      	ldr	r2, [r7, #0]
 800baaa:	429a      	cmp	r2, r3
 800baac:	d902      	bls.n	800bab4 <f_lseek+0x1bc>
			ofs = fp->obj.objsize;
 800baae:	687b      	ldr	r3, [r7, #4]
 800bab0:	68db      	ldr	r3, [r3, #12]
 800bab2:	603b      	str	r3, [r7, #0]
		}
		ifptr = fp->fptr;
 800bab4:	687b      	ldr	r3, [r7, #4]
 800bab6:	695b      	ldr	r3, [r3, #20]
 800bab8:	623b      	str	r3, [r7, #32]
		fp->fptr = nsect = 0;
 800baba:	2300      	movs	r3, #0
 800babc:	637b      	str	r3, [r7, #52]	; 0x34
 800babe:	687b      	ldr	r3, [r7, #4]
 800bac0:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800bac2:	615a      	str	r2, [r3, #20]
		if (ofs) {
 800bac4:	683b      	ldr	r3, [r7, #0]
 800bac6:	2b00      	cmp	r3, #0
 800bac8:	d077      	beq.n	800bbba <f_lseek+0x2c2>
			bcs = (DWORD)fs->csize * SS(fs);	/* Cluster size (byte) */
 800baca:	68bb      	ldr	r3, [r7, #8]
 800bacc:	895b      	ldrh	r3, [r3, #10]
 800bace:	025b      	lsls	r3, r3, #9
 800bad0:	61fb      	str	r3, [r7, #28]
			if (ifptr > 0 &&
 800bad2:	6a3b      	ldr	r3, [r7, #32]
 800bad4:	2b00      	cmp	r3, #0
 800bad6:	d01b      	beq.n	800bb10 <f_lseek+0x218>
				(ofs - 1) / bcs >= (ifptr - 1) / bcs) {	/* When seek to same or following cluster, */
 800bad8:	683b      	ldr	r3, [r7, #0]
 800bada:	1e5a      	subs	r2, r3, #1
 800badc:	69fb      	ldr	r3, [r7, #28]
 800bade:	fbb2 f2f3 	udiv	r2, r2, r3
 800bae2:	6a3b      	ldr	r3, [r7, #32]
 800bae4:	1e59      	subs	r1, r3, #1
 800bae6:	69fb      	ldr	r3, [r7, #28]
 800bae8:	fbb1 f3f3 	udiv	r3, r1, r3
			if (ifptr > 0 &&
 800baec:	429a      	cmp	r2, r3
 800baee:	d30f      	bcc.n	800bb10 <f_lseek+0x218>
				fp->fptr = (ifptr - 1) & ~(FSIZE_t)(bcs - 1);	/* start from the current cluster */
 800baf0:	6a3b      	ldr	r3, [r7, #32]
 800baf2:	1e5a      	subs	r2, r3, #1
 800baf4:	69fb      	ldr	r3, [r7, #28]
 800baf6:	425b      	negs	r3, r3
 800baf8:	401a      	ands	r2, r3
 800bafa:	687b      	ldr	r3, [r7, #4]
 800bafc:	615a      	str	r2, [r3, #20]
				ofs -= fp->fptr;
 800bafe:	687b      	ldr	r3, [r7, #4]
 800bb00:	695b      	ldr	r3, [r3, #20]
 800bb02:	683a      	ldr	r2, [r7, #0]
 800bb04:	1ad3      	subs	r3, r2, r3
 800bb06:	603b      	str	r3, [r7, #0]
				clst = fp->clust;
 800bb08:	687b      	ldr	r3, [r7, #4]
 800bb0a:	699b      	ldr	r3, [r3, #24]
 800bb0c:	63bb      	str	r3, [r7, #56]	; 0x38
 800bb0e:	e005      	b.n	800bb1c <f_lseek+0x224>
			} else {									/* When seek to back cluster, */
				clst = fp->obj.sclust;					/* start from the first cluster */
 800bb10:	687b      	ldr	r3, [r7, #4]
 800bb12:	689b      	ldr	r3, [r3, #8]
 800bb14:	63bb      	str	r3, [r7, #56]	; 0x38
					if (clst == 1) ABORT(fs, FR_INT_ERR);
					if (clst == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
					fp->obj.sclust = clst;
				}
#endif
				fp->clust = clst;
 800bb16:	687b      	ldr	r3, [r7, #4]
 800bb18:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800bb1a:	619a      	str	r2, [r3, #24]
			}
			if (clst != 0) {
 800bb1c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800bb1e:	2b00      	cmp	r3, #0
 800bb20:	d04b      	beq.n	800bbba <f_lseek+0x2c2>
				while (ofs > bcs) {						/* Cluster following loop */
 800bb22:	e028      	b.n	800bb76 <f_lseek+0x27e>
					ofs -= bcs; fp->fptr += bcs;
 800bb24:	683a      	ldr	r2, [r7, #0]
 800bb26:	69fb      	ldr	r3, [r7, #28]
 800bb28:	1ad3      	subs	r3, r2, r3
 800bb2a:	603b      	str	r3, [r7, #0]
 800bb2c:	687b      	ldr	r3, [r7, #4]
 800bb2e:	695a      	ldr	r2, [r3, #20]
 800bb30:	69fb      	ldr	r3, [r7, #28]
 800bb32:	441a      	add	r2, r3
 800bb34:	687b      	ldr	r3, [r7, #4]
 800bb36:	615a      	str	r2, [r3, #20]
							ofs = 0; break;
						}
					} else
#endif
					{
						clst = get_fat(&fp->obj, clst);	/* Follow cluster chain if not in write mode */
 800bb38:	687b      	ldr	r3, [r7, #4]
 800bb3a:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 800bb3c:	4618      	mov	r0, r3
 800bb3e:	f7fe fce7 	bl	800a510 <get_fat>
 800bb42:	63b8      	str	r0, [r7, #56]	; 0x38
					}
					if (clst == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 800bb44:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800bb46:	f1b3 3fff 	cmp.w	r3, #4294967295
 800bb4a:	d104      	bne.n	800bb56 <f_lseek+0x25e>
 800bb4c:	687b      	ldr	r3, [r7, #4]
 800bb4e:	2201      	movs	r2, #1
 800bb50:	745a      	strb	r2, [r3, #17]
 800bb52:	2301      	movs	r3, #1
 800bb54:	e052      	b.n	800bbfc <f_lseek+0x304>
					if (clst <= 1 || clst >= fs->n_fatent) ABORT(fs, FR_INT_ERR);
 800bb56:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800bb58:	2b01      	cmp	r3, #1
 800bb5a:	d904      	bls.n	800bb66 <f_lseek+0x26e>
 800bb5c:	68bb      	ldr	r3, [r7, #8]
 800bb5e:	691b      	ldr	r3, [r3, #16]
 800bb60:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800bb62:	429a      	cmp	r2, r3
 800bb64:	d304      	bcc.n	800bb70 <f_lseek+0x278>
 800bb66:	687b      	ldr	r3, [r7, #4]
 800bb68:	2202      	movs	r2, #2
 800bb6a:	745a      	strb	r2, [r3, #17]
 800bb6c:	2302      	movs	r3, #2
 800bb6e:	e045      	b.n	800bbfc <f_lseek+0x304>
					fp->clust = clst;
 800bb70:	687b      	ldr	r3, [r7, #4]
 800bb72:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800bb74:	619a      	str	r2, [r3, #24]
				while (ofs > bcs) {						/* Cluster following loop */
 800bb76:	683a      	ldr	r2, [r7, #0]
 800bb78:	69fb      	ldr	r3, [r7, #28]
 800bb7a:	429a      	cmp	r2, r3
 800bb7c:	d8d2      	bhi.n	800bb24 <f_lseek+0x22c>
				}
				fp->fptr += ofs;
 800bb7e:	687b      	ldr	r3, [r7, #4]
 800bb80:	695a      	ldr	r2, [r3, #20]
 800bb82:	683b      	ldr	r3, [r7, #0]
 800bb84:	441a      	add	r2, r3
 800bb86:	687b      	ldr	r3, [r7, #4]
 800bb88:	615a      	str	r2, [r3, #20]
				if (ofs % SS(fs)) {
 800bb8a:	683b      	ldr	r3, [r7, #0]
 800bb8c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800bb90:	2b00      	cmp	r3, #0
 800bb92:	d012      	beq.n	800bbba <f_lseek+0x2c2>
					nsect = clust2sect(fs, clst);	/* Current sector */
 800bb94:	68bb      	ldr	r3, [r7, #8]
 800bb96:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 800bb98:	4618      	mov	r0, r3
 800bb9a:	f7fe fc9a 	bl	800a4d2 <clust2sect>
 800bb9e:	6378      	str	r0, [r7, #52]	; 0x34
					if (!nsect) ABORT(fs, FR_INT_ERR);
 800bba0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800bba2:	2b00      	cmp	r3, #0
 800bba4:	d104      	bne.n	800bbb0 <f_lseek+0x2b8>
 800bba6:	687b      	ldr	r3, [r7, #4]
 800bba8:	2202      	movs	r2, #2
 800bbaa:	745a      	strb	r2, [r3, #17]
 800bbac:	2302      	movs	r3, #2
 800bbae:	e025      	b.n	800bbfc <f_lseek+0x304>
					nsect += (DWORD)(ofs / SS(fs));
 800bbb0:	683b      	ldr	r3, [r7, #0]
 800bbb2:	0a5b      	lsrs	r3, r3, #9
 800bbb4:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800bbb6:	4413      	add	r3, r2
 800bbb8:	637b      	str	r3, [r7, #52]	; 0x34
		}
		if (!_FS_READONLY && fp->fptr > fp->obj.objsize) {		/* Set file change flag if the file size is extended */
			fp->obj.objsize = fp->fptr;
			fp->flag |= FA_MODIFIED;
		}
		if (fp->fptr % SS(fs) && nsect != fp->sect) {	/* Fill sector cache if needed */
 800bbba:	687b      	ldr	r3, [r7, #4]
 800bbbc:	695b      	ldr	r3, [r3, #20]
 800bbbe:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800bbc2:	2b00      	cmp	r3, #0
 800bbc4:	d018      	beq.n	800bbf8 <f_lseek+0x300>
 800bbc6:	687b      	ldr	r3, [r7, #4]
 800bbc8:	69db      	ldr	r3, [r3, #28]
 800bbca:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800bbcc:	429a      	cmp	r2, r3
 800bbce:	d013      	beq.n	800bbf8 <f_lseek+0x300>
			if (fp->flag & FA_DIRTY) {			/* Write-back dirty sector cache */
				if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);
				fp->flag &= (BYTE)~FA_DIRTY;
			}
#endif
			if (disk_read(fs->drv, fp->buf, nsect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);	/* Fill sector cache */
 800bbd0:	68bb      	ldr	r3, [r7, #8]
 800bbd2:	7858      	ldrb	r0, [r3, #1]
 800bbd4:	687b      	ldr	r3, [r7, #4]
 800bbd6:	f103 0124 	add.w	r1, r3, #36	; 0x24
 800bbda:	2301      	movs	r3, #1
 800bbdc:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800bbde:	f7fe fb77 	bl	800a2d0 <disk_read>
 800bbe2:	4603      	mov	r3, r0
 800bbe4:	2b00      	cmp	r3, #0
 800bbe6:	d004      	beq.n	800bbf2 <f_lseek+0x2fa>
 800bbe8:	687b      	ldr	r3, [r7, #4]
 800bbea:	2201      	movs	r2, #1
 800bbec:	745a      	strb	r2, [r3, #17]
 800bbee:	2301      	movs	r3, #1
 800bbf0:	e004      	b.n	800bbfc <f_lseek+0x304>
#endif
			fp->sect = nsect;
 800bbf2:	687b      	ldr	r3, [r7, #4]
 800bbf4:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800bbf6:	61da      	str	r2, [r3, #28]
		}
	}

	LEAVE_FF(fs, res);
 800bbf8:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
}
 800bbfc:	4618      	mov	r0, r3
 800bbfe:	3740      	adds	r7, #64	; 0x40
 800bc00:	46bd      	mov	sp, r7
 800bc02:	bd80      	pop	{r7, pc}

0800bc04 <FATFS_LinkDriverEx>:
  * @param  lun : only used for USB Key Disk to add multi-lun management
            else the parameter must be equal to 0
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriverEx(const Diskio_drvTypeDef *drv, char *path, uint8_t lun)
{
 800bc04:	b480      	push	{r7}
 800bc06:	b087      	sub	sp, #28
 800bc08:	af00      	add	r7, sp, #0
 800bc0a:	60f8      	str	r0, [r7, #12]
 800bc0c:	60b9      	str	r1, [r7, #8]
 800bc0e:	4613      	mov	r3, r2
 800bc10:	71fb      	strb	r3, [r7, #7]
  uint8_t ret = 1;
 800bc12:	2301      	movs	r3, #1
 800bc14:	75fb      	strb	r3, [r7, #23]
  uint8_t DiskNum = 0;
 800bc16:	2300      	movs	r3, #0
 800bc18:	75bb      	strb	r3, [r7, #22]

  if(disk.nbr < _VOLUMES)
 800bc1a:	4b1f      	ldr	r3, [pc, #124]	; (800bc98 <FATFS_LinkDriverEx+0x94>)
 800bc1c:	7b9b      	ldrb	r3, [r3, #14]
 800bc1e:	b2db      	uxtb	r3, r3
 800bc20:	2b01      	cmp	r3, #1
 800bc22:	d831      	bhi.n	800bc88 <FATFS_LinkDriverEx+0x84>
  {
    disk.is_initialized[disk.nbr] = 0;
 800bc24:	4b1c      	ldr	r3, [pc, #112]	; (800bc98 <FATFS_LinkDriverEx+0x94>)
 800bc26:	7b9b      	ldrb	r3, [r3, #14]
 800bc28:	b2db      	uxtb	r3, r3
 800bc2a:	461a      	mov	r2, r3
 800bc2c:	4b1a      	ldr	r3, [pc, #104]	; (800bc98 <FATFS_LinkDriverEx+0x94>)
 800bc2e:	2100      	movs	r1, #0
 800bc30:	5499      	strb	r1, [r3, r2]
    disk.drv[disk.nbr] = drv;
 800bc32:	4b19      	ldr	r3, [pc, #100]	; (800bc98 <FATFS_LinkDriverEx+0x94>)
 800bc34:	7b9b      	ldrb	r3, [r3, #14]
 800bc36:	b2db      	uxtb	r3, r3
 800bc38:	4a17      	ldr	r2, [pc, #92]	; (800bc98 <FATFS_LinkDriverEx+0x94>)
 800bc3a:	009b      	lsls	r3, r3, #2
 800bc3c:	4413      	add	r3, r2
 800bc3e:	68fa      	ldr	r2, [r7, #12]
 800bc40:	605a      	str	r2, [r3, #4]
    disk.lun[disk.nbr] = lun;
 800bc42:	4b15      	ldr	r3, [pc, #84]	; (800bc98 <FATFS_LinkDriverEx+0x94>)
 800bc44:	7b9b      	ldrb	r3, [r3, #14]
 800bc46:	b2db      	uxtb	r3, r3
 800bc48:	461a      	mov	r2, r3
 800bc4a:	4b13      	ldr	r3, [pc, #76]	; (800bc98 <FATFS_LinkDriverEx+0x94>)
 800bc4c:	4413      	add	r3, r2
 800bc4e:	79fa      	ldrb	r2, [r7, #7]
 800bc50:	731a      	strb	r2, [r3, #12]
    DiskNum = disk.nbr++;
 800bc52:	4b11      	ldr	r3, [pc, #68]	; (800bc98 <FATFS_LinkDriverEx+0x94>)
 800bc54:	7b9b      	ldrb	r3, [r3, #14]
 800bc56:	b2db      	uxtb	r3, r3
 800bc58:	1c5a      	adds	r2, r3, #1
 800bc5a:	b2d1      	uxtb	r1, r2
 800bc5c:	4a0e      	ldr	r2, [pc, #56]	; (800bc98 <FATFS_LinkDriverEx+0x94>)
 800bc5e:	7391      	strb	r1, [r2, #14]
 800bc60:	75bb      	strb	r3, [r7, #22]
    path[0] = DiskNum + '0';
 800bc62:	7dbb      	ldrb	r3, [r7, #22]
 800bc64:	3330      	adds	r3, #48	; 0x30
 800bc66:	b2da      	uxtb	r2, r3
 800bc68:	68bb      	ldr	r3, [r7, #8]
 800bc6a:	701a      	strb	r2, [r3, #0]
    path[1] = ':';
 800bc6c:	68bb      	ldr	r3, [r7, #8]
 800bc6e:	3301      	adds	r3, #1
 800bc70:	223a      	movs	r2, #58	; 0x3a
 800bc72:	701a      	strb	r2, [r3, #0]
    path[2] = '/';
 800bc74:	68bb      	ldr	r3, [r7, #8]
 800bc76:	3302      	adds	r3, #2
 800bc78:	222f      	movs	r2, #47	; 0x2f
 800bc7a:	701a      	strb	r2, [r3, #0]
    path[3] = 0;
 800bc7c:	68bb      	ldr	r3, [r7, #8]
 800bc7e:	3303      	adds	r3, #3
 800bc80:	2200      	movs	r2, #0
 800bc82:	701a      	strb	r2, [r3, #0]
    ret = 0;
 800bc84:	2300      	movs	r3, #0
 800bc86:	75fb      	strb	r3, [r7, #23]
  }

  return ret;
 800bc88:	7dfb      	ldrb	r3, [r7, #23]
}
 800bc8a:	4618      	mov	r0, r3
 800bc8c:	371c      	adds	r7, #28
 800bc8e:	46bd      	mov	sp, r7
 800bc90:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bc94:	4770      	bx	lr
 800bc96:	bf00      	nop
 800bc98:	200011ec 	.word	0x200011ec

0800bc9c <FATFS_LinkDriver>:
  * @param  drv: pointer to the disk IO Driver structure
  * @param  path: pointer to the logical drive path
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriver(const Diskio_drvTypeDef *drv, char *path)
{
 800bc9c:	b580      	push	{r7, lr}
 800bc9e:	b082      	sub	sp, #8
 800bca0:	af00      	add	r7, sp, #0
 800bca2:	6078      	str	r0, [r7, #4]
 800bca4:	6039      	str	r1, [r7, #0]
  return FATFS_LinkDriverEx(drv, path, 0);
 800bca6:	2200      	movs	r2, #0
 800bca8:	6839      	ldr	r1, [r7, #0]
 800bcaa:	6878      	ldr	r0, [r7, #4]
 800bcac:	f7ff ffaa 	bl	800bc04 <FATFS_LinkDriverEx>
 800bcb0:	4603      	mov	r3, r0
}
 800bcb2:	4618      	mov	r0, r3
 800bcb4:	3708      	adds	r7, #8
 800bcb6:	46bd      	mov	sp, r7
 800bcb8:	bd80      	pop	{r7, pc}
	...

0800bcbc <ff_convert>:

WCHAR ff_convert (	/* Converted character, Returns zero on error */
	WCHAR	chr,	/* Character code to be converted */
	UINT	dir		/* 0: Unicode to OEM code, 1: OEM code to Unicode */
)
{
 800bcbc:	b480      	push	{r7}
 800bcbe:	b085      	sub	sp, #20
 800bcc0:	af00      	add	r7, sp, #0
 800bcc2:	4603      	mov	r3, r0
 800bcc4:	6039      	str	r1, [r7, #0]
 800bcc6:	80fb      	strh	r3, [r7, #6]
	WCHAR c;


	if (chr < 0x80) {	/* ASCII */
 800bcc8:	88fb      	ldrh	r3, [r7, #6]
 800bcca:	2b7f      	cmp	r3, #127	; 0x7f
 800bccc:	d802      	bhi.n	800bcd4 <ff_convert+0x18>
		c = chr;
 800bcce:	88fb      	ldrh	r3, [r7, #6]
 800bcd0:	81fb      	strh	r3, [r7, #14]
 800bcd2:	e025      	b.n	800bd20 <ff_convert+0x64>

	} else {
		if (dir) {		/* OEM code to Unicode */
 800bcd4:	683b      	ldr	r3, [r7, #0]
 800bcd6:	2b00      	cmp	r3, #0
 800bcd8:	d00b      	beq.n	800bcf2 <ff_convert+0x36>
			c = (chr >= 0x100) ? 0 : Tbl[chr - 0x80];
 800bcda:	88fb      	ldrh	r3, [r7, #6]
 800bcdc:	2bff      	cmp	r3, #255	; 0xff
 800bcde:	d805      	bhi.n	800bcec <ff_convert+0x30>
 800bce0:	88fb      	ldrh	r3, [r7, #6]
 800bce2:	3b80      	subs	r3, #128	; 0x80
 800bce4:	4a12      	ldr	r2, [pc, #72]	; (800bd30 <ff_convert+0x74>)
 800bce6:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800bcea:	e000      	b.n	800bcee <ff_convert+0x32>
 800bcec:	2300      	movs	r3, #0
 800bcee:	81fb      	strh	r3, [r7, #14]
 800bcf0:	e016      	b.n	800bd20 <ff_convert+0x64>

		} else {		/* Unicode to OEM code */
			for (c = 0; c < 0x80; c++) {
 800bcf2:	2300      	movs	r3, #0
 800bcf4:	81fb      	strh	r3, [r7, #14]
 800bcf6:	e009      	b.n	800bd0c <ff_convert+0x50>
				if (chr == Tbl[c]) break;
 800bcf8:	89fb      	ldrh	r3, [r7, #14]
 800bcfa:	4a0d      	ldr	r2, [pc, #52]	; (800bd30 <ff_convert+0x74>)
 800bcfc:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800bd00:	88fa      	ldrh	r2, [r7, #6]
 800bd02:	429a      	cmp	r2, r3
 800bd04:	d006      	beq.n	800bd14 <ff_convert+0x58>
			for (c = 0; c < 0x80; c++) {
 800bd06:	89fb      	ldrh	r3, [r7, #14]
 800bd08:	3301      	adds	r3, #1
 800bd0a:	81fb      	strh	r3, [r7, #14]
 800bd0c:	89fb      	ldrh	r3, [r7, #14]
 800bd0e:	2b7f      	cmp	r3, #127	; 0x7f
 800bd10:	d9f2      	bls.n	800bcf8 <ff_convert+0x3c>
 800bd12:	e000      	b.n	800bd16 <ff_convert+0x5a>
				if (chr == Tbl[c]) break;
 800bd14:	bf00      	nop
			}
			c = (c + 0x80) & 0xFF;
 800bd16:	89fb      	ldrh	r3, [r7, #14]
 800bd18:	3380      	adds	r3, #128	; 0x80
 800bd1a:	b29b      	uxth	r3, r3
 800bd1c:	b2db      	uxtb	r3, r3
 800bd1e:	81fb      	strh	r3, [r7, #14]
		}
	}

	return c;
 800bd20:	89fb      	ldrh	r3, [r7, #14]
}
 800bd22:	4618      	mov	r0, r3
 800bd24:	3714      	adds	r7, #20
 800bd26:	46bd      	mov	sp, r7
 800bd28:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bd2c:	4770      	bx	lr
 800bd2e:	bf00      	nop
 800bd30:	08013f40 	.word	0x08013f40

0800bd34 <ff_wtoupper>:


WCHAR ff_wtoupper (	/* Returns upper converted character */
	WCHAR chr		/* Unicode character to be upper converted (BMP only) */
)
{
 800bd34:	b480      	push	{r7}
 800bd36:	b087      	sub	sp, #28
 800bd38:	af00      	add	r7, sp, #0
 800bd3a:	4603      	mov	r3, r0
 800bd3c:	80fb      	strh	r3, [r7, #6]
	};
	const WCHAR *p;
	WCHAR bc, nc, cmd;


	p = chr < 0x1000 ? cvt1 : cvt2;
 800bd3e:	88fb      	ldrh	r3, [r7, #6]
 800bd40:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800bd44:	d201      	bcs.n	800bd4a <ff_wtoupper+0x16>
 800bd46:	4b3e      	ldr	r3, [pc, #248]	; (800be40 <ff_wtoupper+0x10c>)
 800bd48:	e000      	b.n	800bd4c <ff_wtoupper+0x18>
 800bd4a:	4b3e      	ldr	r3, [pc, #248]	; (800be44 <ff_wtoupper+0x110>)
 800bd4c:	617b      	str	r3, [r7, #20]
	for (;;) {
		bc = *p++;								/* Get block base */
 800bd4e:	697b      	ldr	r3, [r7, #20]
 800bd50:	1c9a      	adds	r2, r3, #2
 800bd52:	617a      	str	r2, [r7, #20]
 800bd54:	881b      	ldrh	r3, [r3, #0]
 800bd56:	827b      	strh	r3, [r7, #18]
		if (!bc || chr < bc) break;
 800bd58:	8a7b      	ldrh	r3, [r7, #18]
 800bd5a:	2b00      	cmp	r3, #0
 800bd5c:	d068      	beq.n	800be30 <ff_wtoupper+0xfc>
 800bd5e:	88fa      	ldrh	r2, [r7, #6]
 800bd60:	8a7b      	ldrh	r3, [r7, #18]
 800bd62:	429a      	cmp	r2, r3
 800bd64:	d364      	bcc.n	800be30 <ff_wtoupper+0xfc>
		nc = *p++; cmd = nc >> 8; nc &= 0xFF;	/* Get processing command and block size */
 800bd66:	697b      	ldr	r3, [r7, #20]
 800bd68:	1c9a      	adds	r2, r3, #2
 800bd6a:	617a      	str	r2, [r7, #20]
 800bd6c:	881b      	ldrh	r3, [r3, #0]
 800bd6e:	823b      	strh	r3, [r7, #16]
 800bd70:	8a3b      	ldrh	r3, [r7, #16]
 800bd72:	0a1b      	lsrs	r3, r3, #8
 800bd74:	81fb      	strh	r3, [r7, #14]
 800bd76:	8a3b      	ldrh	r3, [r7, #16]
 800bd78:	b2db      	uxtb	r3, r3
 800bd7a:	823b      	strh	r3, [r7, #16]
		if (chr < bc + nc) {	/* In the block? */
 800bd7c:	88fa      	ldrh	r2, [r7, #6]
 800bd7e:	8a79      	ldrh	r1, [r7, #18]
 800bd80:	8a3b      	ldrh	r3, [r7, #16]
 800bd82:	440b      	add	r3, r1
 800bd84:	429a      	cmp	r2, r3
 800bd86:	da49      	bge.n	800be1c <ff_wtoupper+0xe8>
			switch (cmd) {
 800bd88:	89fb      	ldrh	r3, [r7, #14]
 800bd8a:	2b08      	cmp	r3, #8
 800bd8c:	d84f      	bhi.n	800be2e <ff_wtoupper+0xfa>
 800bd8e:	a201      	add	r2, pc, #4	; (adr r2, 800bd94 <ff_wtoupper+0x60>)
 800bd90:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800bd94:	0800bdb9 	.word	0x0800bdb9
 800bd98:	0800bdcb 	.word	0x0800bdcb
 800bd9c:	0800bde1 	.word	0x0800bde1
 800bda0:	0800bde9 	.word	0x0800bde9
 800bda4:	0800bdf1 	.word	0x0800bdf1
 800bda8:	0800bdf9 	.word	0x0800bdf9
 800bdac:	0800be01 	.word	0x0800be01
 800bdb0:	0800be09 	.word	0x0800be09
 800bdb4:	0800be11 	.word	0x0800be11
			case 0:	chr = p[chr - bc]; break;		/* Table conversion */
 800bdb8:	88fa      	ldrh	r2, [r7, #6]
 800bdba:	8a7b      	ldrh	r3, [r7, #18]
 800bdbc:	1ad3      	subs	r3, r2, r3
 800bdbe:	005b      	lsls	r3, r3, #1
 800bdc0:	697a      	ldr	r2, [r7, #20]
 800bdc2:	4413      	add	r3, r2
 800bdc4:	881b      	ldrh	r3, [r3, #0]
 800bdc6:	80fb      	strh	r3, [r7, #6]
 800bdc8:	e027      	b.n	800be1a <ff_wtoupper+0xe6>
			case 1:	chr -= (chr - bc) & 1; break;	/* Case pairs */
 800bdca:	88fa      	ldrh	r2, [r7, #6]
 800bdcc:	8a7b      	ldrh	r3, [r7, #18]
 800bdce:	1ad3      	subs	r3, r2, r3
 800bdd0:	b29b      	uxth	r3, r3
 800bdd2:	f003 0301 	and.w	r3, r3, #1
 800bdd6:	b29b      	uxth	r3, r3
 800bdd8:	88fa      	ldrh	r2, [r7, #6]
 800bdda:	1ad3      	subs	r3, r2, r3
 800bddc:	80fb      	strh	r3, [r7, #6]
 800bdde:	e01c      	b.n	800be1a <ff_wtoupper+0xe6>
			case 2: chr -= 16; break;				/* Shift -16 */
 800bde0:	88fb      	ldrh	r3, [r7, #6]
 800bde2:	3b10      	subs	r3, #16
 800bde4:	80fb      	strh	r3, [r7, #6]
 800bde6:	e018      	b.n	800be1a <ff_wtoupper+0xe6>
			case 3:	chr -= 32; break;				/* Shift -32 */
 800bde8:	88fb      	ldrh	r3, [r7, #6]
 800bdea:	3b20      	subs	r3, #32
 800bdec:	80fb      	strh	r3, [r7, #6]
 800bdee:	e014      	b.n	800be1a <ff_wtoupper+0xe6>
			case 4:	chr -= 48; break;				/* Shift -48 */
 800bdf0:	88fb      	ldrh	r3, [r7, #6]
 800bdf2:	3b30      	subs	r3, #48	; 0x30
 800bdf4:	80fb      	strh	r3, [r7, #6]
 800bdf6:	e010      	b.n	800be1a <ff_wtoupper+0xe6>
			case 5:	chr -= 26; break;				/* Shift -26 */
 800bdf8:	88fb      	ldrh	r3, [r7, #6]
 800bdfa:	3b1a      	subs	r3, #26
 800bdfc:	80fb      	strh	r3, [r7, #6]
 800bdfe:	e00c      	b.n	800be1a <ff_wtoupper+0xe6>
			case 6:	chr += 8; break;				/* Shift +8 */
 800be00:	88fb      	ldrh	r3, [r7, #6]
 800be02:	3308      	adds	r3, #8
 800be04:	80fb      	strh	r3, [r7, #6]
 800be06:	e008      	b.n	800be1a <ff_wtoupper+0xe6>
			case 7: chr -= 80; break;				/* Shift -80 */
 800be08:	88fb      	ldrh	r3, [r7, #6]
 800be0a:	3b50      	subs	r3, #80	; 0x50
 800be0c:	80fb      	strh	r3, [r7, #6]
 800be0e:	e004      	b.n	800be1a <ff_wtoupper+0xe6>
			case 8:	chr -= 0x1C60; break;			/* Shift -0x1C60 */
 800be10:	88fb      	ldrh	r3, [r7, #6]
 800be12:	f5a3 53e3 	sub.w	r3, r3, #7264	; 0x1c60
 800be16:	80fb      	strh	r3, [r7, #6]
 800be18:	bf00      	nop
			}
			break;
 800be1a:	e008      	b.n	800be2e <ff_wtoupper+0xfa>
		}
		if (!cmd) p += nc;
 800be1c:	89fb      	ldrh	r3, [r7, #14]
 800be1e:	2b00      	cmp	r3, #0
 800be20:	d195      	bne.n	800bd4e <ff_wtoupper+0x1a>
 800be22:	8a3b      	ldrh	r3, [r7, #16]
 800be24:	005b      	lsls	r3, r3, #1
 800be26:	697a      	ldr	r2, [r7, #20]
 800be28:	4413      	add	r3, r2
 800be2a:	617b      	str	r3, [r7, #20]
		bc = *p++;								/* Get block base */
 800be2c:	e78f      	b.n	800bd4e <ff_wtoupper+0x1a>
			break;
 800be2e:	bf00      	nop
	}

	return chr;
 800be30:	88fb      	ldrh	r3, [r7, #6]
}
 800be32:	4618      	mov	r0, r3
 800be34:	371c      	adds	r7, #28
 800be36:	46bd      	mov	sp, r7
 800be38:	f85d 7b04 	ldr.w	r7, [sp], #4
 800be3c:	4770      	bx	lr
 800be3e:	bf00      	nop
 800be40:	08014040 	.word	0x08014040
 800be44:	08014234 	.word	0x08014234

0800be48 <Get_ADCChannelValue>:
 */

#include "InternalADC.h"

uint16_t Get_ADCChannelValue(ADC_HandleTypeDef *hadc, uint32_t channel)
{
 800be48:	b580      	push	{r7, lr}
 800be4a:	b086      	sub	sp, #24
 800be4c:	af00      	add	r7, sp, #0
 800be4e:	6078      	str	r0, [r7, #4]
 800be50:	6039      	str	r1, [r7, #0]
	ADC_ChannelConfTypeDef ADC_ChanConf;

	ADC_ChanConf.Channel = channel;
 800be52:	683b      	ldr	r3, [r7, #0]
 800be54:	60bb      	str	r3, [r7, #8]
	ADC_ChanConf.Rank = 1;
 800be56:	2301      	movs	r3, #1
 800be58:	60fb      	str	r3, [r7, #12]
	ADC_ChanConf.SamplingTime = ADC_SAMPLETIME_15CYCLES;
 800be5a:	2301      	movs	r3, #1
 800be5c:	613b      	str	r3, [r7, #16]

	HAL_ADC_ConfigChannel(hadc, &ADC_ChanConf);
 800be5e:	f107 0308 	add.w	r3, r7, #8
 800be62:	4619      	mov	r1, r3
 800be64:	6878      	ldr	r0, [r7, #4]
 800be66:	f7f7 fa4d 	bl	8003304 <HAL_ADC_ConfigChannel>

	HAL_ADC_Start(hadc);
 800be6a:	6878      	ldr	r0, [r7, #4]
 800be6c:	f7f7 f8e0 	bl	8003030 <HAL_ADC_Start>
	HAL_ADC_PollForConversion(hadc, 10);   //50ms
 800be70:	210a      	movs	r1, #10
 800be72:	6878      	ldr	r0, [r7, #4]
 800be74:	f7f7 f9ae 	bl	80031d4 <HAL_ADC_PollForConversion>
	return (uint16_t) HAL_ADC_GetValue(hadc);
 800be78:	6878      	ldr	r0, [r7, #4]
 800be7a:	f7f7 fa36 	bl	80032ea <HAL_ADC_GetValue>
 800be7e:	4603      	mov	r3, r0
 800be80:	b29b      	uxth	r3, r3
}
 800be82:	4618      	mov	r0, r3
 800be84:	3718      	adds	r7, #24
 800be86:	46bd      	mov	sp, r7
 800be88:	bd80      	pop	{r7, pc}
	...

0800be8c <delay_us>:
 */

#include "delay.h"

void delay_us(uint32_t us)
{
 800be8c:	b580      	push	{r7, lr}
 800be8e:	b084      	sub	sp, #16
 800be90:	af00      	add	r7, sp, #0
 800be92:	6078      	str	r0, [r7, #4]
	uint32_t delay = (HAL_RCC_GetHCLKFreq() / 1000000 * us);
 800be94:	f7f8 ffd6 	bl	8004e44 <HAL_RCC_GetHCLKFreq>
 800be98:	4603      	mov	r3, r0
 800be9a:	4a0a      	ldr	r2, [pc, #40]	; (800bec4 <delay_us+0x38>)
 800be9c:	fba2 2303 	umull	r2, r3, r2, r3
 800bea0:	0c9a      	lsrs	r2, r3, #18
 800bea2:	687b      	ldr	r3, [r7, #4]
 800bea4:	fb02 f303 	mul.w	r3, r2, r3
 800bea8:	60fb      	str	r3, [r7, #12]
	while (delay--)
 800beaa:	e000      	b.n	800beae <delay_us+0x22>
		__NOP();
 800beac:	bf00      	nop
	while (delay--)
 800beae:	68fb      	ldr	r3, [r7, #12]
 800beb0:	1e5a      	subs	r2, r3, #1
 800beb2:	60fa      	str	r2, [r7, #12]
 800beb4:	2b00      	cmp	r3, #0
 800beb6:	d1f9      	bne.n	800beac <delay_us+0x20>
}
 800beb8:	bf00      	nop
 800beba:	bf00      	nop
 800bebc:	3710      	adds	r7, #16
 800bebe:	46bd      	mov	sp, r7
 800bec0:	bd80      	pop	{r7, pc}
 800bec2:	bf00      	nop
 800bec4:	431bde83 	.word	0x431bde83

0800bec8 <Clean_Dormancy_Count>:

// -1 
int16_t Dormancy_Count = -1;

void Clean_Dormancy_Count()
{
 800bec8:	b580      	push	{r7, lr}
 800beca:	af00      	add	r7, sp, #0
	if (Dormancy_Count == -1)
 800becc:	4b06      	ldr	r3, [pc, #24]	; (800bee8 <Clean_Dormancy_Count+0x20>)
 800bece:	f9b3 3000 	ldrsh.w	r3, [r3]
 800bed2:	f1b3 3fff 	cmp.w	r3, #4294967295
 800bed6:	d102      	bne.n	800bede <Clean_Dormancy_Count+0x16>
	{
		// 
		HAL_TIM_Base_Start_IT(&htim7);
 800bed8:	4804      	ldr	r0, [pc, #16]	; (800beec <Clean_Dormancy_Count+0x24>)
 800beda:	f7fa ff4f 	bl	8006d7c <HAL_TIM_Base_Start_IT>
	}
	Dormancy_Count = 0;
 800bede:	4b02      	ldr	r3, [pc, #8]	; (800bee8 <Clean_Dormancy_Count+0x20>)
 800bee0:	2200      	movs	r2, #0
 800bee2:	801a      	strh	r2, [r3, #0]
}
 800bee4:	bf00      	nop
 800bee6:	bd80      	pop	{r7, pc}
 800bee8:	20000028 	.word	0x20000028
 800beec:	2000101c 	.word	0x2000101c

0800bef0 <PreHibernate>:

void PreHibernate()
{
 800bef0:	b580      	push	{r7, lr}
 800bef2:	b082      	sub	sp, #8
 800bef4:	af00      	add	r7, sp, #0
	Screen_Clear();
 800bef6:	f002 fdf9 	bl	800eaec <Screen_Clear>
	for (int var = 1; var < Dormancy_PreHibernate_Max; ++var)
 800befa:	2301      	movs	r3, #1
 800befc:	607b      	str	r3, [r7, #4]
 800befe:	e021      	b.n	800bf44 <PreHibernate+0x54>
	{
		Screen_ShowPicture_Num(1, (var % 70) + 1);
 800bf00:	687b      	ldr	r3, [r7, #4]
 800bf02:	4a14      	ldr	r2, [pc, #80]	; (800bf54 <PreHibernate+0x64>)
 800bf04:	fb82 1203 	smull	r1, r2, r2, r3
 800bf08:	441a      	add	r2, r3
 800bf0a:	1191      	asrs	r1, r2, #6
 800bf0c:	17da      	asrs	r2, r3, #31
 800bf0e:	1a8a      	subs	r2, r1, r2
 800bf10:	2146      	movs	r1, #70	; 0x46
 800bf12:	fb01 f202 	mul.w	r2, r1, r2
 800bf16:	1a9a      	subs	r2, r3, r2
 800bf18:	b2d3      	uxtb	r3, r2
 800bf1a:	3301      	adds	r3, #1
 800bf1c:	b2db      	uxtb	r3, r3
 800bf1e:	4619      	mov	r1, r3
 800bf20:	2001      	movs	r0, #1
 800bf22:	f002 fdeb 	bl	800eafc <Screen_ShowPicture_Num>
		HAL_Delay(40);
 800bf26:	2028      	movs	r0, #40	; 0x28
 800bf28:	f7f7 f81a 	bl	8002f60 <HAL_Delay>
		//HAL_Delay(1000);
		//
		if (Dormancy_Count != -1)
 800bf2c:	4b0a      	ldr	r3, [pc, #40]	; (800bf58 <PreHibernate+0x68>)
 800bf2e:	f9b3 3000 	ldrsh.w	r3, [r3]
 800bf32:	f1b3 3fff 	cmp.w	r3, #4294967295
 800bf36:	d002      	beq.n	800bf3e <PreHibernate+0x4e>
		{
			Screen_Clear();
 800bf38:	f002 fdd8 	bl	800eaec <Screen_Clear>
			return;
 800bf3c:	e006      	b.n	800bf4c <PreHibernate+0x5c>
	for (int var = 1; var < Dormancy_PreHibernate_Max; ++var)
 800bf3e:	687b      	ldr	r3, [r7, #4]
 800bf40:	3301      	adds	r3, #1
 800bf42:	607b      	str	r3, [r7, #4]
 800bf44:	687b      	ldr	r3, [r7, #4]
 800bf46:	f5b3 7f0e 	cmp.w	r3, #568	; 0x238
 800bf4a:	dbd9      	blt.n	800bf00 <PreHibernate+0x10>
		}

	}
	//Screen_Clear();
}
 800bf4c:	3708      	adds	r7, #8
 800bf4e:	46bd      	mov	sp, r7
 800bf50:	bd80      	pop	{r7, pc}
 800bf52:	bf00      	nop
 800bf54:	ea0ea0eb 	.word	0xea0ea0eb
 800bf58:	20000028 	.word	0x20000028

0800bf5c <Hibernate>:

void Hibernate()
{
 800bf5c:	b580      	push	{r7, lr}
 800bf5e:	af00      	add	r7, sp, #0
	Screen_Close();
 800bf60:	f002 fdf2 	bl	800eb48 <Screen_Close>
	HAL_PWR_EnterSTANDBYMode();
 800bf64:	f7f8 faf2 	bl	800454c <HAL_PWR_EnterSTANDBYMode>
}
 800bf68:	bf00      	nop
 800bf6a:	bd80      	pop	{r7, pc}

0800bf6c <Periodic_Dormancy_Counter>:

void Periodic_Dormancy_Counter()
{
 800bf6c:	b580      	push	{r7, lr}
 800bf6e:	af00      	add	r7, sp, #0
	Dormancy_Count++;
 800bf70:	4b10      	ldr	r3, [pc, #64]	; (800bfb4 <Periodic_Dormancy_Counter+0x48>)
 800bf72:	f9b3 3000 	ldrsh.w	r3, [r3]
 800bf76:	b29b      	uxth	r3, r3
 800bf78:	3301      	adds	r3, #1
 800bf7a:	b29b      	uxth	r3, r3
 800bf7c:	b21a      	sxth	r2, r3
 800bf7e:	4b0d      	ldr	r3, [pc, #52]	; (800bfb4 <Periodic_Dormancy_Counter+0x48>)
 800bf80:	801a      	strh	r2, [r3, #0]

	if (Dormancy_Count > Dormancy_Count_Max)
 800bf82:	4b0c      	ldr	r3, [pc, #48]	; (800bfb4 <Periodic_Dormancy_Counter+0x48>)
 800bf84:	f9b3 3000 	ldrsh.w	r3, [r3]
 800bf88:	2b3c      	cmp	r3, #60	; 0x3c
 800bf8a:	dd12      	ble.n	800bfb2 <Periodic_Dormancy_Counter+0x46>
	{
		//
		HAL_TIM_Base_Stop_IT(&htim7);
 800bf8c:	480a      	ldr	r0, [pc, #40]	; (800bfb8 <Periodic_Dormancy_Counter+0x4c>)
 800bf8e:	f7fa ff65 	bl	8006e5c <HAL_TIM_Base_Stop_IT>
		Dormancy_Count = -1;
 800bf92:	4b08      	ldr	r3, [pc, #32]	; (800bfb4 <Periodic_Dormancy_Counter+0x48>)
 800bf94:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800bf98:	801a      	strh	r2, [r3, #0]
		//
		PreHibernate();
 800bf9a:	f7ff ffa9 	bl	800bef0 <PreHibernate>
		if (Dormancy_Count != -1)
 800bf9e:	4b05      	ldr	r3, [pc, #20]	; (800bfb4 <Periodic_Dormancy_Counter+0x48>)
 800bfa0:	f9b3 3000 	ldrsh.w	r3, [r3]
 800bfa4:	f1b3 3fff 	cmp.w	r3, #4294967295
 800bfa8:	d102      	bne.n	800bfb0 <Periodic_Dormancy_Counter+0x44>
		{
			return;
		}
		// 
		Hibernate();
 800bfaa:	f7ff ffd7 	bl	800bf5c <Hibernate>
 800bfae:	e000      	b.n	800bfb2 <Periodic_Dormancy_Counter+0x46>
			return;
 800bfb0:	bf00      	nop
	}
}
 800bfb2:	bd80      	pop	{r7, pc}
 800bfb4:	20000028 	.word	0x20000028
 800bfb8:	2000101c 	.word	0x2000101c

0800bfbc <CalculateDistance>:
//
uint8_t StartPoint;

//
uint16_t CalculateDistance(MapNodePosition *A, MapNodePosition *B)
{
 800bfbc:	b580      	push	{r7, lr}
 800bfbe:	b084      	sub	sp, #16
 800bfc0:	af00      	add	r7, sp, #0
 800bfc2:	6078      	str	r0, [r7, #4]
 800bfc4:	6039      	str	r1, [r7, #0]
	uint16_t x = abs(A->X - B->X);
 800bfc6:	687b      	ldr	r3, [r7, #4]
 800bfc8:	881b      	ldrh	r3, [r3, #0]
 800bfca:	461a      	mov	r2, r3
 800bfcc:	683b      	ldr	r3, [r7, #0]
 800bfce:	881b      	ldrh	r3, [r3, #0]
 800bfd0:	1ad3      	subs	r3, r2, r3
 800bfd2:	2b00      	cmp	r3, #0
 800bfd4:	bfb8      	it	lt
 800bfd6:	425b      	neglt	r3, r3
 800bfd8:	81fb      	strh	r3, [r7, #14]
	uint16_t y = abs(A->X - B->X);
 800bfda:	687b      	ldr	r3, [r7, #4]
 800bfdc:	881b      	ldrh	r3, [r3, #0]
 800bfde:	461a      	mov	r2, r3
 800bfe0:	683b      	ldr	r3, [r7, #0]
 800bfe2:	881b      	ldrh	r3, [r3, #0]
 800bfe4:	1ad3      	subs	r3, r2, r3
 800bfe6:	2b00      	cmp	r3, #0
 800bfe8:	bfb8      	it	lt
 800bfea:	425b      	neglt	r3, r3
 800bfec:	81bb      	strh	r3, [r7, #12]

	return sqrt(x * x + y * y);
 800bfee:	89fb      	ldrh	r3, [r7, #14]
 800bff0:	89fa      	ldrh	r2, [r7, #14]
 800bff2:	fb03 f202 	mul.w	r2, r3, r2
 800bff6:	89bb      	ldrh	r3, [r7, #12]
 800bff8:	89b9      	ldrh	r1, [r7, #12]
 800bffa:	fb01 f303 	mul.w	r3, r1, r3
 800bffe:	4413      	add	r3, r2
 800c000:	4618      	mov	r0, r3
 800c002:	f7f4 fa8f 	bl	8000524 <__aeabi_i2d>
 800c006:	4602      	mov	r2, r0
 800c008:	460b      	mov	r3, r1
 800c00a:	ec43 2b10 	vmov	d0, r2, r3
 800c00e:	f007 fc23 	bl	8013858 <sqrt>
 800c012:	ec53 2b10 	vmov	r2, r3, d0
 800c016:	4610      	mov	r0, r2
 800c018:	4619      	mov	r1, r3
 800c01a:	f7f4 fdc5 	bl	8000ba8 <__aeabi_d2uiz>
 800c01e:	4603      	mov	r3, r0
 800c020:	b29b      	uxth	r3, r3
}
 800c022:	4618      	mov	r0, r3
 800c024:	3710      	adds	r7, #16
 800c026:	46bd      	mov	sp, r7
 800c028:	bd80      	pop	{r7, pc}
	...

0800c02c <CalculateFGH>:

// F G H
void CalculateFGH(MapNode *node, Direction direction, MapNode *EndPoint)
{
 800c02c:	b590      	push	{r4, r7, lr}
 800c02e:	b085      	sub	sp, #20
 800c030:	af00      	add	r7, sp, #0
 800c032:	60f8      	str	r0, [r7, #12]
 800c034:	460b      	mov	r3, r1
 800c036:	607a      	str	r2, [r7, #4]
 800c038:	72fb      	strb	r3, [r7, #11]

	if (node->ParentNode == 0)
 800c03a:	68fb      	ldr	r3, [r7, #12]
 800c03c:	7c9b      	ldrb	r3, [r3, #18]
 800c03e:	2b00      	cmp	r3, #0
 800c040:	d111      	bne.n	800c066 <CalculateFGH+0x3a>
	{
		node->H = CalculateDistance(&node->Position, &EndPoint->Position);
 800c042:	68fb      	ldr	r3, [r7, #12]
 800c044:	f103 020e 	add.w	r2, r3, #14
 800c048:	687b      	ldr	r3, [r7, #4]
 800c04a:	330e      	adds	r3, #14
 800c04c:	4619      	mov	r1, r3
 800c04e:	4610      	mov	r0, r2
 800c050:	f7ff ffb4 	bl	800bfbc <CalculateDistance>
 800c054:	4603      	mov	r3, r0
 800c056:	461a      	mov	r2, r3
 800c058:	68fb      	ldr	r3, [r7, #12]
 800c05a:	831a      	strh	r2, [r3, #24]
		node->F = node->H;
 800c05c:	68fb      	ldr	r3, [r7, #12]
 800c05e:	8b1a      	ldrh	r2, [r3, #24]
 800c060:	68fb      	ldr	r3, [r7, #12]
 800c062:	829a      	strh	r2, [r3, #20]
		return;
 800c064:	e030      	b.n	800c0c8 <CalculateFGH+0x9c>
	}

	node->H = CalculateDistance(&node->Position, &EndPoint->Position);
 800c066:	68fb      	ldr	r3, [r7, #12]
 800c068:	f103 020e 	add.w	r2, r3, #14
 800c06c:	687b      	ldr	r3, [r7, #4]
 800c06e:	330e      	adds	r3, #14
 800c070:	4619      	mov	r1, r3
 800c072:	4610      	mov	r0, r2
 800c074:	f7ff ffa2 	bl	800bfbc <CalculateDistance>
 800c078:	4603      	mov	r3, r0
 800c07a:	461a      	mov	r2, r3
 800c07c:	68fb      	ldr	r3, [r7, #12]
 800c07e:	831a      	strh	r2, [r3, #24]
	node->G = MapList[node->ParentNode].G + MapList[node->ParentNode].ChildNodeDistances[direction];
 800c080:	68fb      	ldr	r3, [r7, #12]
 800c082:	7c9b      	ldrb	r3, [r3, #18]
 800c084:	4619      	mov	r1, r3
 800c086:	4a12      	ldr	r2, [pc, #72]	; (800c0d0 <CalculateFGH+0xa4>)
 800c088:	231a      	movs	r3, #26
 800c08a:	fb01 f303 	mul.w	r3, r1, r3
 800c08e:	4413      	add	r3, r2
 800c090:	3316      	adds	r3, #22
 800c092:	8819      	ldrh	r1, [r3, #0]
 800c094:	68fb      	ldr	r3, [r7, #12]
 800c096:	7c9b      	ldrb	r3, [r3, #18]
 800c098:	461a      	mov	r2, r3
 800c09a:	7af8      	ldrb	r0, [r7, #11]
 800c09c:	4c0c      	ldr	r4, [pc, #48]	; (800c0d0 <CalculateFGH+0xa4>)
 800c09e:	4613      	mov	r3, r2
 800c0a0:	005b      	lsls	r3, r3, #1
 800c0a2:	4413      	add	r3, r2
 800c0a4:	009b      	lsls	r3, r3, #2
 800c0a6:	4413      	add	r3, r2
 800c0a8:	4403      	add	r3, r0
 800c0aa:	005b      	lsls	r3, r3, #1
 800c0ac:	4423      	add	r3, r4
 800c0ae:	88db      	ldrh	r3, [r3, #6]
 800c0b0:	440b      	add	r3, r1
 800c0b2:	b29a      	uxth	r2, r3
 800c0b4:	68fb      	ldr	r3, [r7, #12]
 800c0b6:	82da      	strh	r2, [r3, #22]
	node->F = node->H + node->G;
 800c0b8:	68fb      	ldr	r3, [r7, #12]
 800c0ba:	8b1a      	ldrh	r2, [r3, #24]
 800c0bc:	68fb      	ldr	r3, [r7, #12]
 800c0be:	8adb      	ldrh	r3, [r3, #22]
 800c0c0:	4413      	add	r3, r2
 800c0c2:	b29a      	uxth	r2, r3
 800c0c4:	68fb      	ldr	r3, [r7, #12]
 800c0c6:	829a      	strh	r2, [r3, #20]

	//
}
 800c0c8:	3714      	adds	r7, #20
 800c0ca:	46bd      	mov	sp, r7
 800c0cc:	bd90      	pop	{r4, r7, pc}
 800c0ce:	bf00      	nop
 800c0d0:	200019cc 	.word	0x200019cc

0800c0d4 <WayFinding>:

// 
MapNode* WayFinding(uint8_t end)
{
 800c0d4:	b580      	push	{r7, lr}
 800c0d6:	b08e      	sub	sp, #56	; 0x38
 800c0d8:	af00      	add	r7, sp, #0
 800c0da:	4603      	mov	r3, r0
 800c0dc:	71fb      	strb	r3, [r7, #7]
	MapNode *StartingNode = &MapList[StartPoint];
 800c0de:	4b7a      	ldr	r3, [pc, #488]	; (800c2c8 <WayFinding+0x1f4>)
 800c0e0:	781b      	ldrb	r3, [r3, #0]
 800c0e2:	461a      	mov	r2, r3
 800c0e4:	231a      	movs	r3, #26
 800c0e6:	fb02 f303 	mul.w	r3, r2, r3
 800c0ea:	4a78      	ldr	r2, [pc, #480]	; (800c2cc <WayFinding+0x1f8>)
 800c0ec:	4413      	add	r3, r2
 800c0ee:	617b      	str	r3, [r7, #20]
	MapNode *EndNode = &MapList[end];
 800c0f0:	79fb      	ldrb	r3, [r7, #7]
 800c0f2:	221a      	movs	r2, #26
 800c0f4:	fb02 f303 	mul.w	r3, r2, r3
 800c0f8:	4a74      	ldr	r2, [pc, #464]	; (800c2cc <WayFinding+0x1f8>)
 800c0fa:	4413      	add	r3, r2
 800c0fc:	613b      	str	r3, [r7, #16]

	for (int i = 0; i < NodeNumber; i++)
 800c0fe:	2300      	movs	r3, #0
 800c100:	637b      	str	r3, [r7, #52]	; 0x34
 800c102:	e00f      	b.n	800c124 <WayFinding+0x50>
	{
		CloseList[i] = OpenList[i] = NULL;
 800c104:	4a72      	ldr	r2, [pc, #456]	; (800c2d0 <WayFinding+0x1fc>)
 800c106:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800c108:	2100      	movs	r1, #0
 800c10a:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
 800c10e:	4a70      	ldr	r2, [pc, #448]	; (800c2d0 <WayFinding+0x1fc>)
 800c110:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800c112:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 800c116:	496f      	ldr	r1, [pc, #444]	; (800c2d4 <WayFinding+0x200>)
 800c118:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800c11a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
	for (int i = 0; i < NodeNumber; i++)
 800c11e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800c120:	3301      	adds	r3, #1
 800c122:	637b      	str	r3, [r7, #52]	; 0x34
 800c124:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800c126:	2b09      	cmp	r3, #9
 800c128:	ddec      	ble.n	800c104 <WayFinding+0x30>
	}

	//  open list
	OpenList[StartingNode->Index] = StartingNode;
 800c12a:	697b      	ldr	r3, [r7, #20]
 800c12c:	781b      	ldrb	r3, [r3, #0]
 800c12e:	4619      	mov	r1, r3
 800c130:	4a67      	ldr	r2, [pc, #412]	; (800c2d0 <WayFinding+0x1fc>)
 800c132:	697b      	ldr	r3, [r7, #20]
 800c134:	f842 3021 	str.w	r3, [r2, r1, lsl #2]
	CalculateFGH(StartingNode, Direction_None, EndNode);
 800c138:	693a      	ldr	r2, [r7, #16]
 800c13a:	2104      	movs	r1, #4
 800c13c:	6978      	ldr	r0, [r7, #20]
 800c13e:	f7ff ff75 	bl	800c02c <CalculateFGH>

	for (int k = 1; k < NodeNumber; k++)
 800c142:	2301      	movs	r3, #1
 800c144:	633b      	str	r3, [r7, #48]	; 0x30
 800c146:	e0b4      	b.n	800c2b2 <WayFinding+0x1de>
	{
		int f_min = 99999;
 800c148:	4b63      	ldr	r3, [pc, #396]	; (800c2d8 <WayFinding+0x204>)
 800c14a:	62fb      	str	r3, [r7, #44]	; 0x2c
		MapNode *currentNode = NULL;
 800c14c:	2300      	movs	r3, #0
 800c14e:	62bb      	str	r3, [r7, #40]	; 0x28

		//  open list  F 
		for (int i = 1; i < NodeNumber; i++)
 800c150:	2301      	movs	r3, #1
 800c152:	627b      	str	r3, [r7, #36]	; 0x24
 800c154:	e01e      	b.n	800c194 <WayFinding+0xc0>
		{
			if (OpenList[i] == NULL)
 800c156:	4a5e      	ldr	r2, [pc, #376]	; (800c2d0 <WayFinding+0x1fc>)
 800c158:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c15a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800c15e:	2b00      	cmp	r3, #0
 800c160:	d014      	beq.n	800c18c <WayFinding+0xb8>
			{
				continue;
			}
			if (OpenList[i]->F < f_min)
 800c162:	4a5b      	ldr	r2, [pc, #364]	; (800c2d0 <WayFinding+0x1fc>)
 800c164:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c166:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800c16a:	8a9b      	ldrh	r3, [r3, #20]
 800c16c:	461a      	mov	r2, r3
 800c16e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c170:	4293      	cmp	r3, r2
 800c172:	dd0c      	ble.n	800c18e <WayFinding+0xba>
			{
				f_min = OpenList[i]->F;
 800c174:	4a56      	ldr	r2, [pc, #344]	; (800c2d0 <WayFinding+0x1fc>)
 800c176:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c178:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800c17c:	8a9b      	ldrh	r3, [r3, #20]
 800c17e:	62fb      	str	r3, [r7, #44]	; 0x2c
				currentNode = OpenList[i];
 800c180:	4a53      	ldr	r2, [pc, #332]	; (800c2d0 <WayFinding+0x1fc>)
 800c182:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c184:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800c188:	62bb      	str	r3, [r7, #40]	; 0x28
 800c18a:	e000      	b.n	800c18e <WayFinding+0xba>
				continue;
 800c18c:	bf00      	nop
		for (int i = 1; i < NodeNumber; i++)
 800c18e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c190:	3301      	adds	r3, #1
 800c192:	627b      	str	r3, [r7, #36]	; 0x24
 800c194:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c196:	2b09      	cmp	r3, #9
 800c198:	dddd      	ble.n	800c156 <WayFinding+0x82>
			}
		}

		// close list 
		OpenList[currentNode->Index] = NULL;
 800c19a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c19c:	781b      	ldrb	r3, [r3, #0]
 800c19e:	4619      	mov	r1, r3
 800c1a0:	4b4b      	ldr	r3, [pc, #300]	; (800c2d0 <WayFinding+0x1fc>)
 800c1a2:	2200      	movs	r2, #0
 800c1a4:	f843 2021 	str.w	r2, [r3, r1, lsl #2]
		CloseList[currentNode->Index] = currentNode;
 800c1a8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c1aa:	781b      	ldrb	r3, [r3, #0]
 800c1ac:	4619      	mov	r1, r3
 800c1ae:	4a49      	ldr	r2, [pc, #292]	; (800c2d4 <WayFinding+0x200>)
 800c1b0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c1b2:	f842 3021 	str.w	r3, [r2, r1, lsl #2]

		// 8 
		for (int i = 0; i < DirectionNumber; i++)
 800c1b6:	2300      	movs	r3, #0
 800c1b8:	623b      	str	r3, [r7, #32]
 800c1ba:	e06c      	b.n	800c296 <WayFinding+0x1c2>
		{
			MapNode *childNode = &MapList[currentNode->ChildNodes[i]];
 800c1bc:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800c1be:	6a3b      	ldr	r3, [r7, #32]
 800c1c0:	4413      	add	r3, r2
 800c1c2:	3301      	adds	r3, #1
 800c1c4:	781b      	ldrb	r3, [r3, #0]
 800c1c6:	461a      	mov	r2, r3
 800c1c8:	231a      	movs	r3, #26
 800c1ca:	fb02 f303 	mul.w	r3, r2, r3
 800c1ce:	4a3f      	ldr	r2, [pc, #252]	; (800c2cc <WayFinding+0x1f8>)
 800c1d0:	4413      	add	r3, r2
 800c1d2:	60fb      	str	r3, [r7, #12]

			if (childNode == NULL)
 800c1d4:	68fb      	ldr	r3, [r7, #12]
 800c1d6:	2b00      	cmp	r3, #0
 800c1d8:	d057      	beq.n	800c28a <WayFinding+0x1b6>
			{
				continue;
			}

			// close list 
			if (CloseList[childNode->Index] != NULL)
 800c1da:	68fb      	ldr	r3, [r7, #12]
 800c1dc:	781b      	ldrb	r3, [r3, #0]
 800c1de:	461a      	mov	r2, r3
 800c1e0:	4b3c      	ldr	r3, [pc, #240]	; (800c2d4 <WayFinding+0x200>)
 800c1e2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800c1e6:	2b00      	cmp	r3, #0
 800c1e8:	d151      	bne.n	800c28e <WayFinding+0x1ba>
			{
				continue;
			}

			if (OpenList[childNode->Index] == NULL)
 800c1ea:	68fb      	ldr	r3, [r7, #12]
 800c1ec:	781b      	ldrb	r3, [r3, #0]
 800c1ee:	461a      	mov	r2, r3
 800c1f0:	4b37      	ldr	r3, [pc, #220]	; (800c2d0 <WayFinding+0x1fc>)
 800c1f2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800c1f6:	2b00      	cmp	r3, #0
 800c1f8:	d116      	bne.n	800c228 <WayFinding+0x154>
			{
				// open list  open list  F  G  H 

				OpenList[childNode->Index] = childNode;
 800c1fa:	68fb      	ldr	r3, [r7, #12]
 800c1fc:	781b      	ldrb	r3, [r3, #0]
 800c1fe:	4619      	mov	r1, r3
 800c200:	4a33      	ldr	r2, [pc, #204]	; (800c2d0 <WayFinding+0x1fc>)
 800c202:	68fb      	ldr	r3, [r7, #12]
 800c204:	f842 3021 	str.w	r3, [r2, r1, lsl #2]
				childNode->ParentNode = currentNode->Index;
 800c208:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c20a:	781a      	ldrb	r2, [r3, #0]
 800c20c:	68fb      	ldr	r3, [r7, #12]
 800c20e:	749a      	strb	r2, [r3, #18]
				childNode->Direction = (Direction) i;
 800c210:	6a3b      	ldr	r3, [r7, #32]
 800c212:	b2da      	uxtb	r2, r3
 800c214:	68fb      	ldr	r3, [r7, #12]
 800c216:	74da      	strb	r2, [r3, #19]
				CalculateFGH(childNode, (Direction) i, EndNode);
 800c218:	6a3b      	ldr	r3, [r7, #32]
 800c21a:	b2db      	uxtb	r3, r3
 800c21c:	693a      	ldr	r2, [r7, #16]
 800c21e:	4619      	mov	r1, r3
 800c220:	68f8      	ldr	r0, [r7, #12]
 800c222:	f7ff ff03 	bl	800c02c <CalculateFGH>
 800c226:	e033      	b.n	800c290 <WayFinding+0x1bc>
			}
			else
			{
				// open list  (  )  G 

				uint8_t flag = 1;
 800c228:	2301      	movs	r3, #1
 800c22a:	77fb      	strb	r3, [r7, #31]
				for (int m = 1; m < NodeNumber; m++)
 800c22c:	2301      	movs	r3, #1
 800c22e:	61bb      	str	r3, [r7, #24]
 800c230:	e015      	b.n	800c25e <WayFinding+0x18a>
				{
					if (OpenList[m] == NULL)
 800c232:	4a27      	ldr	r2, [pc, #156]	; (800c2d0 <WayFinding+0x1fc>)
 800c234:	69bb      	ldr	r3, [r7, #24]
 800c236:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800c23a:	2b00      	cmp	r3, #0
 800c23c:	d00b      	beq.n	800c256 <WayFinding+0x182>
					{
						continue;
					}
					if (OpenList[m]->G < childNode->G)
 800c23e:	4a24      	ldr	r2, [pc, #144]	; (800c2d0 <WayFinding+0x1fc>)
 800c240:	69bb      	ldr	r3, [r7, #24]
 800c242:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800c246:	8ada      	ldrh	r2, [r3, #22]
 800c248:	68fb      	ldr	r3, [r7, #12]
 800c24a:	8adb      	ldrh	r3, [r3, #22]
 800c24c:	429a      	cmp	r2, r3
 800c24e:	d203      	bcs.n	800c258 <WayFinding+0x184>
					{
						flag = 0;
 800c250:	2300      	movs	r3, #0
 800c252:	77fb      	strb	r3, [r7, #31]
						break;
 800c254:	e006      	b.n	800c264 <WayFinding+0x190>
						continue;
 800c256:	bf00      	nop
				for (int m = 1; m < NodeNumber; m++)
 800c258:	69bb      	ldr	r3, [r7, #24]
 800c25a:	3301      	adds	r3, #1
 800c25c:	61bb      	str	r3, [r7, #24]
 800c25e:	69bb      	ldr	r3, [r7, #24]
 800c260:	2b09      	cmp	r3, #9
 800c262:	dde6      	ble.n	800c232 <WayFinding+0x15e>
					}
				}

				if (flag == 1)
 800c264:	7ffb      	ldrb	r3, [r7, #31]
 800c266:	2b01      	cmp	r3, #1
 800c268:	d112      	bne.n	800c290 <WayFinding+0x1bc>
				{
					childNode->ParentNode = currentNode->Index;
 800c26a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c26c:	781a      	ldrb	r2, [r3, #0]
 800c26e:	68fb      	ldr	r3, [r7, #12]
 800c270:	749a      	strb	r2, [r3, #18]
					childNode->Direction = (Direction) i;
 800c272:	6a3b      	ldr	r3, [r7, #32]
 800c274:	b2da      	uxtb	r2, r3
 800c276:	68fb      	ldr	r3, [r7, #12]
 800c278:	74da      	strb	r2, [r3, #19]
					CalculateFGH(childNode, (Direction) i, EndNode);
 800c27a:	6a3b      	ldr	r3, [r7, #32]
 800c27c:	b2db      	uxtb	r3, r3
 800c27e:	693a      	ldr	r2, [r7, #16]
 800c280:	4619      	mov	r1, r3
 800c282:	68f8      	ldr	r0, [r7, #12]
 800c284:	f7ff fed2 	bl	800c02c <CalculateFGH>
 800c288:	e002      	b.n	800c290 <WayFinding+0x1bc>
				continue;
 800c28a:	bf00      	nop
 800c28c:	e000      	b.n	800c290 <WayFinding+0x1bc>
				continue;
 800c28e:	bf00      	nop
		for (int i = 0; i < DirectionNumber; i++)
 800c290:	6a3b      	ldr	r3, [r7, #32]
 800c292:	3301      	adds	r3, #1
 800c294:	623b      	str	r3, [r7, #32]
 800c296:	6a3b      	ldr	r3, [r7, #32]
 800c298:	2b03      	cmp	r3, #3
 800c29a:	dd8f      	ble.n	800c1bc <WayFinding+0xe8>
				}
			}
		}

		//
		if (OpenList[EndNode->Index] != NULL)
 800c29c:	693b      	ldr	r3, [r7, #16]
 800c29e:	781b      	ldrb	r3, [r3, #0]
 800c2a0:	461a      	mov	r2, r3
 800c2a2:	4b0b      	ldr	r3, [pc, #44]	; (800c2d0 <WayFinding+0x1fc>)
 800c2a4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800c2a8:	2b00      	cmp	r3, #0
 800c2aa:	d107      	bne.n	800c2bc <WayFinding+0x1e8>
	for (int k = 1; k < NodeNumber; k++)
 800c2ac:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c2ae:	3301      	adds	r3, #1
 800c2b0:	633b      	str	r3, [r7, #48]	; 0x30
 800c2b2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c2b4:	2b09      	cmp	r3, #9
 800c2b6:	f77f af47 	ble.w	800c148 <WayFinding+0x74>
 800c2ba:	e000      	b.n	800c2be <WayFinding+0x1ea>
		{
			//  open list 
			break;
 800c2bc:	bf00      	nop

		//     open list 
		//  
	}

	return EndNode;
 800c2be:	693b      	ldr	r3, [r7, #16]

}
 800c2c0:	4618      	mov	r0, r3
 800c2c2:	3738      	adds	r7, #56	; 0x38
 800c2c4:	46bd      	mov	sp, r7
 800c2c6:	bd80      	pop	{r7, pc}
 800c2c8:	20001b21 	.word	0x20001b21
 800c2cc:	200019cc 	.word	0x200019cc
 800c2d0:	20001ad0 	.word	0x20001ad0
 800c2d4:	20001af8 	.word	0x20001af8
 800c2d8:	0001869f 	.word	0x0001869f

0800c2dc <GetDirectionDeviation>:

//  
Direction GetDirectionDeviation(Direction current, Direction object)
{
 800c2dc:	b480      	push	{r7}
 800c2de:	b085      	sub	sp, #20
 800c2e0:	af00      	add	r7, sp, #0
 800c2e2:	4603      	mov	r3, r0
 800c2e4:	460a      	mov	r2, r1
 800c2e6:	71fb      	strb	r3, [r7, #7]
 800c2e8:	4613      	mov	r3, r2
 800c2ea:	71bb      	strb	r3, [r7, #6]
	uint8_t dev_c = current == Direction_Top ? 0 : DirectionNumber - current;
 800c2ec:	79fb      	ldrb	r3, [r7, #7]
 800c2ee:	2b00      	cmp	r3, #0
 800c2f0:	d004      	beq.n	800c2fc <GetDirectionDeviation+0x20>
 800c2f2:	79fb      	ldrb	r3, [r7, #7]
 800c2f4:	f1c3 0304 	rsb	r3, r3, #4
 800c2f8:	b2db      	uxtb	r3, r3
 800c2fa:	e000      	b.n	800c2fe <GetDirectionDeviation+0x22>
 800c2fc:	2300      	movs	r3, #0
 800c2fe:	73fb      	strb	r3, [r7, #15]
	uint8_t dev_o = object == Direction_Top ? 0 : DirectionNumber - object;
 800c300:	79bb      	ldrb	r3, [r7, #6]
 800c302:	2b00      	cmp	r3, #0
 800c304:	d004      	beq.n	800c310 <GetDirectionDeviation+0x34>
 800c306:	79bb      	ldrb	r3, [r7, #6]
 800c308:	f1c3 0304 	rsb	r3, r3, #4
 800c30c:	b2db      	uxtb	r3, r3
 800c30e:	e000      	b.n	800c312 <GetDirectionDeviation+0x36>
 800c310:	2300      	movs	r3, #0
 800c312:	73bb      	strb	r3, [r7, #14]

	return (dev_c + dev_o) % DirectionNumber;
 800c314:	7bfa      	ldrb	r2, [r7, #15]
 800c316:	7bbb      	ldrb	r3, [r7, #14]
 800c318:	4413      	add	r3, r2
 800c31a:	b2db      	uxtb	r3, r3
 800c31c:	f003 0303 	and.w	r3, r3, #3
 800c320:	b2db      	uxtb	r3, r3

}
 800c322:	4618      	mov	r0, r3
 800c324:	3714      	adds	r7, #20
 800c326:	46bd      	mov	sp, r7
 800c328:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c32c:	4770      	bx	lr
	...

0800c330 <RoadToCommand>:

//
//layer 0
//node
uint8_t RoadToCommand(MapNode *node, uint8_t layer)
{
 800c330:	b580      	push	{r7, lr}
 800c332:	b084      	sub	sp, #16
 800c334:	af00      	add	r7, sp, #0
 800c336:	6078      	str	r0, [r7, #4]
 800c338:	460b      	mov	r3, r1
 800c33a:	70fb      	strb	r3, [r7, #3]
	if (node->ParentNode == 0)
 800c33c:	687b      	ldr	r3, [r7, #4]
 800c33e:	7c9b      	ldrb	r3, [r3, #18]
 800c340:	2b00      	cmp	r3, #0
 800c342:	d10b      	bne.n	800c35c <RoadToCommand+0x2c>
	{
		//
		printfX("%d", node->Index);
 800c344:	687b      	ldr	r3, [r7, #4]
 800c346:	781b      	ldrb	r3, [r3, #0]
 800c348:	461a      	mov	r2, r3
 800c34a:	4980      	ldr	r1, [pc, #512]	; (800c54c <RoadToCommand+0x21c>)
 800c34c:	4880      	ldr	r0, [pc, #512]	; (800c550 <RoadToCommand+0x220>)
 800c34e:	f003 fc91 	bl	800fc74 <siprintf>
 800c352:	487f      	ldr	r0, [pc, #508]	; (800c550 <RoadToCommand+0x220>)
 800c354:	f002 fdc4 	bl	800eee0 <printf_Base>
		return 0;
 800c358:	2300      	movs	r3, #0
 800c35a:	e0f3      	b.n	800c544 <RoadToCommand+0x214>
	}
	else
	{
		uint8_t reLayer = RoadToCommand(&MapList[node->ParentNode], layer + 1);
 800c35c:	687b      	ldr	r3, [r7, #4]
 800c35e:	7c9b      	ldrb	r3, [r3, #18]
 800c360:	461a      	mov	r2, r3
 800c362:	231a      	movs	r3, #26
 800c364:	fb02 f303 	mul.w	r3, r2, r3
 800c368:	4a7a      	ldr	r2, [pc, #488]	; (800c554 <RoadToCommand+0x224>)
 800c36a:	441a      	add	r2, r3
 800c36c:	78fb      	ldrb	r3, [r7, #3]
 800c36e:	3301      	adds	r3, #1
 800c370:	b2db      	uxtb	r3, r3
 800c372:	4619      	mov	r1, r3
 800c374:	4610      	mov	r0, r2
 800c376:	f7ff ffdb 	bl	800c330 <RoadToCommand>
 800c37a:	4603      	mov	r3, r0
 800c37c:	73bb      	strb	r3, [r7, #14]
		Direction dir = node->ParentNode;
 800c37e:	687b      	ldr	r3, [r7, #4]
 800c380:	7c9b      	ldrb	r3, [r3, #18]
 800c382:	73fb      	strb	r3, [r7, #15]
		if (reLayer == 0)
 800c384:	7bbb      	ldrb	r3, [r7, #14]
 800c386:	2b00      	cmp	r3, #0
 800c388:	d109      	bne.n	800c39e <RoadToCommand+0x6e>
		{
			//
			dir = GetDirectionDeviation(CurrentDirection, node->ParentNode);
 800c38a:	4b73      	ldr	r3, [pc, #460]	; (800c558 <RoadToCommand+0x228>)
 800c38c:	781a      	ldrb	r2, [r3, #0]
 800c38e:	687b      	ldr	r3, [r7, #4]
 800c390:	7c9b      	ldrb	r3, [r3, #18]
 800c392:	4619      	mov	r1, r3
 800c394:	4610      	mov	r0, r2
 800c396:	f7ff ffa1 	bl	800c2dc <GetDirectionDeviation>
 800c39a:	4603      	mov	r3, r0
 800c39c:	73fb      	strb	r3, [r7, #15]
		}
		printfX(" -- ");
 800c39e:	496f      	ldr	r1, [pc, #444]	; (800c55c <RoadToCommand+0x22c>)
 800c3a0:	486b      	ldr	r0, [pc, #428]	; (800c550 <RoadToCommand+0x220>)
 800c3a2:	f003 fc67 	bl	800fc74 <siprintf>
 800c3a6:	486a      	ldr	r0, [pc, #424]	; (800c550 <RoadToCommand+0x220>)
 800c3a8:	f002 fd9a 	bl	800eee0 <printf_Base>
		switch (dir)
 800c3ac:	7bfb      	ldrb	r3, [r7, #15]
 800c3ae:	2b03      	cmp	r3, #3
 800c3b0:	f200 80a4 	bhi.w	800c4fc <RoadToCommand+0x1cc>
 800c3b4:	a201      	add	r2, pc, #4	; (adr r2, 800c3bc <RoadToCommand+0x8c>)
 800c3b6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c3ba:	bf00      	nop
 800c3bc:	0800c465 	.word	0x0800c465
 800c3c0:	0800c419 	.word	0x0800c419
 800c3c4:	0800c4b1 	.word	0x0800c4b1
 800c3c8:	0800c3cd 	.word	0x0800c3cd
		{
			case Direction_Left:
				printfX("");
 800c3cc:	4964      	ldr	r1, [pc, #400]	; (800c560 <RoadToCommand+0x230>)
 800c3ce:	4860      	ldr	r0, [pc, #384]	; (800c550 <RoadToCommand+0x220>)
 800c3d0:	f003 fc50 	bl	800fc74 <siprintf>
 800c3d4:	485e      	ldr	r0, [pc, #376]	; (800c550 <RoadToCommand+0x220>)
 800c3d6:	f002 fd83 	bl	800eee0 <printf_Base>
				Commands[reLayer].Duration = Command_Turn_Duration;
 800c3da:	7bba      	ldrb	r2, [r7, #14]
 800c3dc:	4961      	ldr	r1, [pc, #388]	; (800c564 <RoadToCommand+0x234>)
 800c3de:	4613      	mov	r3, r2
 800c3e0:	005b      	lsls	r3, r3, #1
 800c3e2:	4413      	add	r3, r2
 800c3e4:	009b      	lsls	r3, r3, #2
 800c3e6:	440b      	add	r3, r1
 800c3e8:	3304      	adds	r3, #4
 800c3ea:	f44f 72fa 	mov.w	r2, #500	; 0x1f4
 800c3ee:	601a      	str	r2, [r3, #0]
				Commands[reLayer].RunCommand_Time = 0;
 800c3f0:	7bba      	ldrb	r2, [r7, #14]
 800c3f2:	495c      	ldr	r1, [pc, #368]	; (800c564 <RoadToCommand+0x234>)
 800c3f4:	4613      	mov	r3, r2
 800c3f6:	005b      	lsls	r3, r3, #1
 800c3f8:	4413      	add	r3, r2
 800c3fa:	009b      	lsls	r3, r3, #2
 800c3fc:	440b      	add	r3, r1
 800c3fe:	3308      	adds	r3, #8
 800c400:	2200      	movs	r2, #0
 800c402:	601a      	str	r2, [r3, #0]
				Commands[reLayer].Type = Command_Left;
 800c404:	7bba      	ldrb	r2, [r7, #14]
 800c406:	4957      	ldr	r1, [pc, #348]	; (800c564 <RoadToCommand+0x234>)
 800c408:	4613      	mov	r3, r2
 800c40a:	005b      	lsls	r3, r3, #1
 800c40c:	4413      	add	r3, r2
 800c40e:	009b      	lsls	r3, r3, #2
 800c410:	440b      	add	r3, r1
 800c412:	2201      	movs	r2, #1
 800c414:	701a      	strb	r2, [r3, #0]
				break;
 800c416:	e072      	b.n	800c4fe <RoadToCommand+0x1ce>
			case Direction_Right:
				printfX("");
 800c418:	4953      	ldr	r1, [pc, #332]	; (800c568 <RoadToCommand+0x238>)
 800c41a:	484d      	ldr	r0, [pc, #308]	; (800c550 <RoadToCommand+0x220>)
 800c41c:	f003 fc2a 	bl	800fc74 <siprintf>
 800c420:	484b      	ldr	r0, [pc, #300]	; (800c550 <RoadToCommand+0x220>)
 800c422:	f002 fd5d 	bl	800eee0 <printf_Base>
				Commands[reLayer].Duration = Command_Turn_Duration;
 800c426:	7bba      	ldrb	r2, [r7, #14]
 800c428:	494e      	ldr	r1, [pc, #312]	; (800c564 <RoadToCommand+0x234>)
 800c42a:	4613      	mov	r3, r2
 800c42c:	005b      	lsls	r3, r3, #1
 800c42e:	4413      	add	r3, r2
 800c430:	009b      	lsls	r3, r3, #2
 800c432:	440b      	add	r3, r1
 800c434:	3304      	adds	r3, #4
 800c436:	f44f 72fa 	mov.w	r2, #500	; 0x1f4
 800c43a:	601a      	str	r2, [r3, #0]
				Commands[reLayer].RunCommand_Time = 0;
 800c43c:	7bba      	ldrb	r2, [r7, #14]
 800c43e:	4949      	ldr	r1, [pc, #292]	; (800c564 <RoadToCommand+0x234>)
 800c440:	4613      	mov	r3, r2
 800c442:	005b      	lsls	r3, r3, #1
 800c444:	4413      	add	r3, r2
 800c446:	009b      	lsls	r3, r3, #2
 800c448:	440b      	add	r3, r1
 800c44a:	3308      	adds	r3, #8
 800c44c:	2200      	movs	r2, #0
 800c44e:	601a      	str	r2, [r3, #0]
				Commands[reLayer].Type = Command_Right;
 800c450:	7bba      	ldrb	r2, [r7, #14]
 800c452:	4944      	ldr	r1, [pc, #272]	; (800c564 <RoadToCommand+0x234>)
 800c454:	4613      	mov	r3, r2
 800c456:	005b      	lsls	r3, r3, #1
 800c458:	4413      	add	r3, r2
 800c45a:	009b      	lsls	r3, r3, #2
 800c45c:	440b      	add	r3, r1
 800c45e:	2202      	movs	r2, #2
 800c460:	701a      	strb	r2, [r3, #0]
				break;
 800c462:	e04c      	b.n	800c4fe <RoadToCommand+0x1ce>
			case Direction_Top:
				printfX("");
 800c464:	4941      	ldr	r1, [pc, #260]	; (800c56c <RoadToCommand+0x23c>)
 800c466:	483a      	ldr	r0, [pc, #232]	; (800c550 <RoadToCommand+0x220>)
 800c468:	f003 fc04 	bl	800fc74 <siprintf>
 800c46c:	4838      	ldr	r0, [pc, #224]	; (800c550 <RoadToCommand+0x220>)
 800c46e:	f002 fd37 	bl	800eee0 <printf_Base>
				Commands[reLayer].Duration = Command_Turn_Duration;
 800c472:	7bba      	ldrb	r2, [r7, #14]
 800c474:	493b      	ldr	r1, [pc, #236]	; (800c564 <RoadToCommand+0x234>)
 800c476:	4613      	mov	r3, r2
 800c478:	005b      	lsls	r3, r3, #1
 800c47a:	4413      	add	r3, r2
 800c47c:	009b      	lsls	r3, r3, #2
 800c47e:	440b      	add	r3, r1
 800c480:	3304      	adds	r3, #4
 800c482:	f44f 72fa 	mov.w	r2, #500	; 0x1f4
 800c486:	601a      	str	r2, [r3, #0]
				Commands[reLayer].RunCommand_Time = 0;
 800c488:	7bba      	ldrb	r2, [r7, #14]
 800c48a:	4936      	ldr	r1, [pc, #216]	; (800c564 <RoadToCommand+0x234>)
 800c48c:	4613      	mov	r3, r2
 800c48e:	005b      	lsls	r3, r3, #1
 800c490:	4413      	add	r3, r2
 800c492:	009b      	lsls	r3, r3, #2
 800c494:	440b      	add	r3, r1
 800c496:	3308      	adds	r3, #8
 800c498:	2200      	movs	r2, #0
 800c49a:	601a      	str	r2, [r3, #0]
				Commands[reLayer].Type = Command_Forward;
 800c49c:	7bba      	ldrb	r2, [r7, #14]
 800c49e:	4931      	ldr	r1, [pc, #196]	; (800c564 <RoadToCommand+0x234>)
 800c4a0:	4613      	mov	r3, r2
 800c4a2:	005b      	lsls	r3, r3, #1
 800c4a4:	4413      	add	r3, r2
 800c4a6:	009b      	lsls	r3, r3, #2
 800c4a8:	440b      	add	r3, r1
 800c4aa:	2200      	movs	r2, #0
 800c4ac:	701a      	strb	r2, [r3, #0]
				break;
 800c4ae:	e026      	b.n	800c4fe <RoadToCommand+0x1ce>
			case Direction_Bottom:
				printfX("");
 800c4b0:	492f      	ldr	r1, [pc, #188]	; (800c570 <RoadToCommand+0x240>)
 800c4b2:	4827      	ldr	r0, [pc, #156]	; (800c550 <RoadToCommand+0x220>)
 800c4b4:	f003 fbde 	bl	800fc74 <siprintf>
 800c4b8:	4825      	ldr	r0, [pc, #148]	; (800c550 <RoadToCommand+0x220>)
 800c4ba:	f002 fd11 	bl	800eee0 <printf_Base>
				Commands[reLayer].Duration = Command_Rotation_Duration;
 800c4be:	7bba      	ldrb	r2, [r7, #14]
 800c4c0:	4928      	ldr	r1, [pc, #160]	; (800c564 <RoadToCommand+0x234>)
 800c4c2:	4613      	mov	r3, r2
 800c4c4:	005b      	lsls	r3, r3, #1
 800c4c6:	4413      	add	r3, r2
 800c4c8:	009b      	lsls	r3, r3, #2
 800c4ca:	440b      	add	r3, r1
 800c4cc:	3304      	adds	r3, #4
 800c4ce:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 800c4d2:	601a      	str	r2, [r3, #0]
				Commands[reLayer].RunCommand_Time = 0;
 800c4d4:	7bba      	ldrb	r2, [r7, #14]
 800c4d6:	4923      	ldr	r1, [pc, #140]	; (800c564 <RoadToCommand+0x234>)
 800c4d8:	4613      	mov	r3, r2
 800c4da:	005b      	lsls	r3, r3, #1
 800c4dc:	4413      	add	r3, r2
 800c4de:	009b      	lsls	r3, r3, #2
 800c4e0:	440b      	add	r3, r1
 800c4e2:	3308      	adds	r3, #8
 800c4e4:	2200      	movs	r2, #0
 800c4e6:	601a      	str	r2, [r3, #0]
				Commands[reLayer].Type = Command_Rotation;
 800c4e8:	7bba      	ldrb	r2, [r7, #14]
 800c4ea:	491e      	ldr	r1, [pc, #120]	; (800c564 <RoadToCommand+0x234>)
 800c4ec:	4613      	mov	r3, r2
 800c4ee:	005b      	lsls	r3, r3, #1
 800c4f0:	4413      	add	r3, r2
 800c4f2:	009b      	lsls	r3, r3, #2
 800c4f4:	440b      	add	r3, r1
 800c4f6:	2204      	movs	r2, #4
 800c4f8:	701a      	strb	r2, [r3, #0]
				break;
 800c4fa:	e000      	b.n	800c4fe <RoadToCommand+0x1ce>
			default:
				break;
 800c4fc:	bf00      	nop
		}
		printfX(" --> ");
 800c4fe:	491d      	ldr	r1, [pc, #116]	; (800c574 <RoadToCommand+0x244>)
 800c500:	4813      	ldr	r0, [pc, #76]	; (800c550 <RoadToCommand+0x220>)
 800c502:	f003 fbb7 	bl	800fc74 <siprintf>
 800c506:	4812      	ldr	r0, [pc, #72]	; (800c550 <RoadToCommand+0x220>)
 800c508:	f002 fcea 	bl	800eee0 <printf_Base>
		printfX("%d", node->Index);
 800c50c:	687b      	ldr	r3, [r7, #4]
 800c50e:	781b      	ldrb	r3, [r3, #0]
 800c510:	461a      	mov	r2, r3
 800c512:	490e      	ldr	r1, [pc, #56]	; (800c54c <RoadToCommand+0x21c>)
 800c514:	480e      	ldr	r0, [pc, #56]	; (800c550 <RoadToCommand+0x220>)
 800c516:	f003 fbad 	bl	800fc74 <siprintf>
 800c51a:	480d      	ldr	r0, [pc, #52]	; (800c550 <RoadToCommand+0x220>)
 800c51c:	f002 fce0 	bl	800eee0 <printf_Base>

		//
		if (layer == 0)
 800c520:	78fb      	ldrb	r3, [r7, #3]
 800c522:	2b00      	cmp	r3, #0
 800c524:	d10b      	bne.n	800c53e <RoadToCommand+0x20e>
		{
			Command_Number = reLayer + 1;
 800c526:	7bbb      	ldrb	r3, [r7, #14]
 800c528:	3301      	adds	r3, #1
 800c52a:	b2da      	uxtb	r2, r3
 800c52c:	4b12      	ldr	r3, [pc, #72]	; (800c578 <RoadToCommand+0x248>)
 800c52e:	701a      	strb	r2, [r3, #0]
			printfX("\n\r");
 800c530:	4912      	ldr	r1, [pc, #72]	; (800c57c <RoadToCommand+0x24c>)
 800c532:	4807      	ldr	r0, [pc, #28]	; (800c550 <RoadToCommand+0x220>)
 800c534:	f003 fb9e 	bl	800fc74 <siprintf>
 800c538:	4805      	ldr	r0, [pc, #20]	; (800c550 <RoadToCommand+0x220>)
 800c53a:	f002 fcd1 	bl	800eee0 <printf_Base>
		}
		return reLayer + 1;
 800c53e:	7bbb      	ldrb	r3, [r7, #14]
 800c540:	3301      	adds	r3, #1
 800c542:	b2db      	uxtb	r3, r3
	}

}
 800c544:	4618      	mov	r0, r3
 800c546:	3710      	adds	r7, #16
 800c548:	46bd      	mov	sp, r7
 800c54a:	bd80      	pop	{r7, pc}
 800c54c:	08013a9c 	.word	0x08013a9c
 800c550:	200011fc 	.word	0x200011fc
 800c554:	200019cc 	.word	0x200019cc
 800c558:	20001b20 	.word	0x20001b20
 800c55c:	08013aa0 	.word	0x08013aa0
 800c560:	08013aa8 	.word	0x08013aa8
 800c564:	20000078 	.word	0x20000078
 800c568:	08013aac 	.word	0x08013aac
 800c56c:	08013ab0 	.word	0x08013ab0
 800c570:	08013ab4 	.word	0x08013ab4
 800c574:	08013ab8 	.word	0x08013ab8
 800c578:	20000074 	.word	0x20000074
 800c57c:	08013ac0 	.word	0x08013ac0

0800c580 <GenerateMap>:

//
void GenerateMap()
{
 800c580:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c584:	b09b      	sub	sp, #108	; 0x6c
 800c586:	af00      	add	r7, sp, #0
 800c588:	466b      	mov	r3, sp
 800c58a:	461e      	mov	r6, r3
	const int length = 30;
 800c58c:	231e      	movs	r3, #30
 800c58e:	63bb      	str	r3, [r7, #56]	; 0x38
	//0  -1  1 2 3 ....
	int map[length][length];
 800c590:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c592:	3b01      	subs	r3, #1
 800c594:	637b      	str	r3, [r7, #52]	; 0x34
 800c596:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c598:	2200      	movs	r2, #0
 800c59a:	461c      	mov	r4, r3
 800c59c:	4615      	mov	r5, r2
 800c59e:	f04f 0200 	mov.w	r2, #0
 800c5a2:	f04f 0300 	mov.w	r3, #0
 800c5a6:	016b      	lsls	r3, r5, #5
 800c5a8:	ea43 63d4 	orr.w	r3, r3, r4, lsr #27
 800c5ac:	0162      	lsls	r2, r4, #5
 800c5ae:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c5b0:	009c      	lsls	r4, r3, #2
 800c5b2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c5b4:	3b01      	subs	r3, #1
 800c5b6:	633b      	str	r3, [r7, #48]	; 0x30
 800c5b8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c5ba:	2200      	movs	r2, #0
 800c5bc:	469a      	mov	sl, r3
 800c5be:	4693      	mov	fp, r2
 800c5c0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c5c2:	2200      	movs	r2, #0
 800c5c4:	613b      	str	r3, [r7, #16]
 800c5c6:	617a      	str	r2, [r7, #20]
 800c5c8:	693b      	ldr	r3, [r7, #16]
 800c5ca:	fb03 f20b 	mul.w	r2, r3, fp
 800c5ce:	697b      	ldr	r3, [r7, #20]
 800c5d0:	fb0a f303 	mul.w	r3, sl, r3
 800c5d4:	4413      	add	r3, r2
 800c5d6:	693a      	ldr	r2, [r7, #16]
 800c5d8:	fbaa 8902 	umull	r8, r9, sl, r2
 800c5dc:	444b      	add	r3, r9
 800c5de:	4699      	mov	r9, r3
 800c5e0:	f04f 0200 	mov.w	r2, #0
 800c5e4:	f04f 0300 	mov.w	r3, #0
 800c5e8:	ea4f 1349 	mov.w	r3, r9, lsl #5
 800c5ec:	ea43 63d8 	orr.w	r3, r3, r8, lsr #27
 800c5f0:	ea4f 1248 	mov.w	r2, r8, lsl #5
 800c5f4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c5f6:	2200      	movs	r2, #0
 800c5f8:	60bb      	str	r3, [r7, #8]
 800c5fa:	60fa      	str	r2, [r7, #12]
 800c5fc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c5fe:	2200      	movs	r2, #0
 800c600:	603b      	str	r3, [r7, #0]
 800c602:	607a      	str	r2, [r7, #4]
 800c604:	e9d7 8902 	ldrd	r8, r9, [r7, #8]
 800c608:	464b      	mov	r3, r9
 800c60a:	e9d7 ab00 	ldrd	sl, fp, [r7]
 800c60e:	4652      	mov	r2, sl
 800c610:	fb02 f203 	mul.w	r2, r2, r3
 800c614:	465b      	mov	r3, fp
 800c616:	4645      	mov	r5, r8
 800c618:	fb05 f303 	mul.w	r3, r5, r3
 800c61c:	4413      	add	r3, r2
 800c61e:	4642      	mov	r2, r8
 800c620:	4655      	mov	r5, sl
 800c622:	fba2 0105 	umull	r0, r1, r2, r5
 800c626:	440b      	add	r3, r1
 800c628:	4619      	mov	r1, r3
 800c62a:	f04f 0200 	mov.w	r2, #0
 800c62e:	f04f 0300 	mov.w	r3, #0
 800c632:	014b      	lsls	r3, r1, #5
 800c634:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 800c638:	0142      	lsls	r2, r0, #5
 800c63a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c63c:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800c63e:	fb02 f303 	mul.w	r3, r2, r3
 800c642:	009b      	lsls	r3, r3, #2
 800c644:	3307      	adds	r3, #7
 800c646:	08db      	lsrs	r3, r3, #3
 800c648:	00db      	lsls	r3, r3, #3
 800c64a:	ebad 0d03 	sub.w	sp, sp, r3
 800c64e:	466b      	mov	r3, sp
 800c650:	3303      	adds	r3, #3
 800c652:	089b      	lsrs	r3, r3, #2
 800c654:	009b      	lsls	r3, r3, #2
 800c656:	62fb      	str	r3, [r7, #44]	; 0x2c
	for (int i = 0; i < length; i++)
 800c658:	2300      	movs	r3, #0
 800c65a:	653b      	str	r3, [r7, #80]	; 0x50
 800c65c:	e016      	b.n	800c68c <GenerateMap+0x10c>
	{
		for (int j = 0; j < length; j++)
 800c65e:	2300      	movs	r3, #0
 800c660:	657b      	str	r3, [r7, #84]	; 0x54
 800c662:	e00c      	b.n	800c67e <GenerateMap+0xfe>
		{
			map[i][j] = 0;
 800c664:	08a2      	lsrs	r2, r4, #2
 800c666:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c668:	6d39      	ldr	r1, [r7, #80]	; 0x50
 800c66a:	fb02 f101 	mul.w	r1, r2, r1
 800c66e:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 800c670:	440a      	add	r2, r1
 800c672:	2100      	movs	r1, #0
 800c674:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
		for (int j = 0; j < length; j++)
 800c678:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800c67a:	3301      	adds	r3, #1
 800c67c:	657b      	str	r3, [r7, #84]	; 0x54
 800c67e:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 800c680:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c682:	429a      	cmp	r2, r3
 800c684:	dbee      	blt.n	800c664 <GenerateMap+0xe4>
	for (int i = 0; i < length; i++)
 800c686:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800c688:	3301      	adds	r3, #1
 800c68a:	653b      	str	r3, [r7, #80]	; 0x50
 800c68c:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 800c68e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c690:	429a      	cmp	r2, r3
 800c692:	dbe4      	blt.n	800c65e <GenerateMap+0xde>
		}
	}
	int x = length / 2;
 800c694:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c696:	0fda      	lsrs	r2, r3, #31
 800c698:	4413      	add	r3, r2
 800c69a:	105b      	asrs	r3, r3, #1
 800c69c:	65bb      	str	r3, [r7, #88]	; 0x58
	int y = length / 2;
 800c69e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c6a0:	0fda      	lsrs	r2, r3, #31
 800c6a2:	4413      	add	r3, r2
 800c6a4:	105b      	asrs	r3, r3, #1
 800c6a6:	65fb      	str	r3, [r7, #92]	; 0x5c

	for (int i = 0; i < NodeRelationshipNumber; i++)
 800c6a8:	2300      	movs	r3, #0
 800c6aa:	663b      	str	r3, [r7, #96]	; 0x60
 800c6ac:	e34f      	b.n	800cd4e <GenerateMap+0x7ce>
	{
		//
		if (MapList[NodeList[i].NodeA].Index == 0)
 800c6ae:	4991      	ldr	r1, [pc, #580]	; (800c8f4 <GenerateMap+0x374>)
 800c6b0:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 800c6b2:	4613      	mov	r3, r2
 800c6b4:	005b      	lsls	r3, r3, #1
 800c6b6:	4413      	add	r3, r2
 800c6b8:	005b      	lsls	r3, r3, #1
 800c6ba:	440b      	add	r3, r1
 800c6bc:	781b      	ldrb	r3, [r3, #0]
 800c6be:	4619      	mov	r1, r3
 800c6c0:	4a8d      	ldr	r2, [pc, #564]	; (800c8f8 <GenerateMap+0x378>)
 800c6c2:	231a      	movs	r3, #26
 800c6c4:	fb01 f303 	mul.w	r3, r1, r3
 800c6c8:	4413      	add	r3, r2
 800c6ca:	781b      	ldrb	r3, [r3, #0]
 800c6cc:	2b00      	cmp	r3, #0
 800c6ce:	d15b      	bne.n	800c788 <GenerateMap+0x208>
		{
			if (i == 0)
 800c6d0:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800c6d2:	2b00      	cmp	r3, #0
 800c6d4:	d150      	bne.n	800c778 <GenerateMap+0x1f8>
			{
				MapList[NodeList[i].NodeA].Index = NodeList[i].NodeA;
 800c6d6:	4987      	ldr	r1, [pc, #540]	; (800c8f4 <GenerateMap+0x374>)
 800c6d8:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 800c6da:	4613      	mov	r3, r2
 800c6dc:	005b      	lsls	r3, r3, #1
 800c6de:	4413      	add	r3, r2
 800c6e0:	005b      	lsls	r3, r3, #1
 800c6e2:	440b      	add	r3, r1
 800c6e4:	781b      	ldrb	r3, [r3, #0]
 800c6e6:	4618      	mov	r0, r3
 800c6e8:	4982      	ldr	r1, [pc, #520]	; (800c8f4 <GenerateMap+0x374>)
 800c6ea:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 800c6ec:	4613      	mov	r3, r2
 800c6ee:	005b      	lsls	r3, r3, #1
 800c6f0:	4413      	add	r3, r2
 800c6f2:	005b      	lsls	r3, r3, #1
 800c6f4:	440b      	add	r3, r1
 800c6f6:	7819      	ldrb	r1, [r3, #0]
 800c6f8:	4a7f      	ldr	r2, [pc, #508]	; (800c8f8 <GenerateMap+0x378>)
 800c6fa:	231a      	movs	r3, #26
 800c6fc:	fb00 f303 	mul.w	r3, r0, r3
 800c700:	4413      	add	r3, r2
 800c702:	460a      	mov	r2, r1
 800c704:	701a      	strb	r2, [r3, #0]
				MapList[NodeList[i].NodeA].Position.X = x;
 800c706:	497b      	ldr	r1, [pc, #492]	; (800c8f4 <GenerateMap+0x374>)
 800c708:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 800c70a:	4613      	mov	r3, r2
 800c70c:	005b      	lsls	r3, r3, #1
 800c70e:	4413      	add	r3, r2
 800c710:	005b      	lsls	r3, r3, #1
 800c712:	440b      	add	r3, r1
 800c714:	781b      	ldrb	r3, [r3, #0]
 800c716:	4618      	mov	r0, r3
 800c718:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800c71a:	b299      	uxth	r1, r3
 800c71c:	4a76      	ldr	r2, [pc, #472]	; (800c8f8 <GenerateMap+0x378>)
 800c71e:	231a      	movs	r3, #26
 800c720:	fb00 f303 	mul.w	r3, r0, r3
 800c724:	4413      	add	r3, r2
 800c726:	330e      	adds	r3, #14
 800c728:	460a      	mov	r2, r1
 800c72a:	801a      	strh	r2, [r3, #0]
				MapList[NodeList[i].NodeA].Position.Y = y;
 800c72c:	4971      	ldr	r1, [pc, #452]	; (800c8f4 <GenerateMap+0x374>)
 800c72e:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 800c730:	4613      	mov	r3, r2
 800c732:	005b      	lsls	r3, r3, #1
 800c734:	4413      	add	r3, r2
 800c736:	005b      	lsls	r3, r3, #1
 800c738:	440b      	add	r3, r1
 800c73a:	781b      	ldrb	r3, [r3, #0]
 800c73c:	4618      	mov	r0, r3
 800c73e:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800c740:	b299      	uxth	r1, r3
 800c742:	4a6d      	ldr	r2, [pc, #436]	; (800c8f8 <GenerateMap+0x378>)
 800c744:	231a      	movs	r3, #26
 800c746:	fb00 f303 	mul.w	r3, r0, r3
 800c74a:	4413      	add	r3, r2
 800c74c:	3310      	adds	r3, #16
 800c74e:	460a      	mov	r2, r1
 800c750:	801a      	strh	r2, [r3, #0]
				//
				map[x][y] = NodeList[i].NodeA;
 800c752:	4968      	ldr	r1, [pc, #416]	; (800c8f4 <GenerateMap+0x374>)
 800c754:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 800c756:	4613      	mov	r3, r2
 800c758:	005b      	lsls	r3, r3, #1
 800c75a:	4413      	add	r3, r2
 800c75c:	005b      	lsls	r3, r3, #1
 800c75e:	440b      	add	r3, r1
 800c760:	781b      	ldrb	r3, [r3, #0]
 800c762:	08a2      	lsrs	r2, r4, #2
 800c764:	4618      	mov	r0, r3
 800c766:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c768:	6db9      	ldr	r1, [r7, #88]	; 0x58
 800c76a:	fb02 f101 	mul.w	r1, r2, r1
 800c76e:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 800c770:	440a      	add	r2, r1
 800c772:	f843 0022 	str.w	r0, [r3, r2, lsl #2]
 800c776:	e029      	b.n	800c7cc <GenerateMap+0x24c>
			}
			else
			{
				// 
				printfX("\n\r");
 800c778:	4960      	ldr	r1, [pc, #384]	; (800c8fc <GenerateMap+0x37c>)
 800c77a:	4861      	ldr	r0, [pc, #388]	; (800c900 <GenerateMap+0x380>)
 800c77c:	f003 fa7a 	bl	800fc74 <siprintf>
 800c780:	485f      	ldr	r0, [pc, #380]	; (800c900 <GenerateMap+0x380>)
 800c782:	f002 fbad 	bl	800eee0 <printf_Base>
 800c786:	e021      	b.n	800c7cc <GenerateMap+0x24c>
			}
		}
		else
		{
			//
			x = MapList[NodeList[i].NodeA].Position.X;
 800c788:	495a      	ldr	r1, [pc, #360]	; (800c8f4 <GenerateMap+0x374>)
 800c78a:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 800c78c:	4613      	mov	r3, r2
 800c78e:	005b      	lsls	r3, r3, #1
 800c790:	4413      	add	r3, r2
 800c792:	005b      	lsls	r3, r3, #1
 800c794:	440b      	add	r3, r1
 800c796:	781b      	ldrb	r3, [r3, #0]
 800c798:	4619      	mov	r1, r3
 800c79a:	4a57      	ldr	r2, [pc, #348]	; (800c8f8 <GenerateMap+0x378>)
 800c79c:	231a      	movs	r3, #26
 800c79e:	fb01 f303 	mul.w	r3, r1, r3
 800c7a2:	4413      	add	r3, r2
 800c7a4:	330e      	adds	r3, #14
 800c7a6:	881b      	ldrh	r3, [r3, #0]
 800c7a8:	65bb      	str	r3, [r7, #88]	; 0x58
			y = MapList[NodeList[i].NodeA].Position.Y;
 800c7aa:	4952      	ldr	r1, [pc, #328]	; (800c8f4 <GenerateMap+0x374>)
 800c7ac:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 800c7ae:	4613      	mov	r3, r2
 800c7b0:	005b      	lsls	r3, r3, #1
 800c7b2:	4413      	add	r3, r2
 800c7b4:	005b      	lsls	r3, r3, #1
 800c7b6:	440b      	add	r3, r1
 800c7b8:	781b      	ldrb	r3, [r3, #0]
 800c7ba:	4619      	mov	r1, r3
 800c7bc:	4a4e      	ldr	r2, [pc, #312]	; (800c8f8 <GenerateMap+0x378>)
 800c7be:	231a      	movs	r3, #26
 800c7c0:	fb01 f303 	mul.w	r3, r1, r3
 800c7c4:	4413      	add	r3, r2
 800c7c6:	3310      	adds	r3, #16
 800c7c8:	881b      	ldrh	r3, [r3, #0]
 800c7ca:	65fb      	str	r3, [r7, #92]	; 0x5c
		}

		//
		int x_s = x;
 800c7cc:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800c7ce:	667b      	str	r3, [r7, #100]	; 0x64
		int y_s = y;
 800c7d0:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800c7d2:	64fb      	str	r3, [r7, #76]	; 0x4c
		switch (NodeList[i].Direction)
 800c7d4:	4947      	ldr	r1, [pc, #284]	; (800c8f4 <GenerateMap+0x374>)
 800c7d6:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 800c7d8:	4613      	mov	r3, r2
 800c7da:	005b      	lsls	r3, r3, #1
 800c7dc:	4413      	add	r3, r2
 800c7de:	005b      	lsls	r3, r3, #1
 800c7e0:	440b      	add	r3, r1
 800c7e2:	3302      	adds	r3, #2
 800c7e4:	781b      	ldrb	r3, [r3, #0]
 800c7e6:	2b03      	cmp	r3, #3
 800c7e8:	f200 81f6 	bhi.w	800cbd8 <GenerateMap+0x658>
 800c7ec:	a201      	add	r2, pc, #4	; (adr r2, 800c7f4 <GenerateMap+0x274>)
 800c7ee:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c7f2:	bf00      	nop
 800c7f4:	0800c9f3 	.word	0x0800c9f3
 800c7f8:	0800c905 	.word	0x0800c905
 800c7fc:	0800cae1 	.word	0x0800cae1
 800c800:	0800c805 	.word	0x0800c805
		{
			case Direction_Left:
				x_s -= NodeList[i].Distance + 1;
 800c804:	493b      	ldr	r1, [pc, #236]	; (800c8f4 <GenerateMap+0x374>)
 800c806:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 800c808:	4613      	mov	r3, r2
 800c80a:	005b      	lsls	r3, r3, #1
 800c80c:	4413      	add	r3, r2
 800c80e:	005b      	lsls	r3, r3, #1
 800c810:	440b      	add	r3, r1
 800c812:	3304      	adds	r3, #4
 800c814:	881b      	ldrh	r3, [r3, #0]
 800c816:	3301      	adds	r3, #1
 800c818:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 800c81a:	1ad3      	subs	r3, r2, r3
 800c81c:	667b      	str	r3, [r7, #100]	; 0x64
				MapList[NodeList[i].NodeA].ChildNodes[Direction_Left] = NodeList[i].NodeB;  //
 800c81e:	4935      	ldr	r1, [pc, #212]	; (800c8f4 <GenerateMap+0x374>)
 800c820:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 800c822:	4613      	mov	r3, r2
 800c824:	005b      	lsls	r3, r3, #1
 800c826:	4413      	add	r3, r2
 800c828:	005b      	lsls	r3, r3, #1
 800c82a:	440b      	add	r3, r1
 800c82c:	781b      	ldrb	r3, [r3, #0]
 800c82e:	4618      	mov	r0, r3
 800c830:	4930      	ldr	r1, [pc, #192]	; (800c8f4 <GenerateMap+0x374>)
 800c832:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 800c834:	4613      	mov	r3, r2
 800c836:	005b      	lsls	r3, r3, #1
 800c838:	4413      	add	r3, r2
 800c83a:	005b      	lsls	r3, r3, #1
 800c83c:	440b      	add	r3, r1
 800c83e:	3301      	adds	r3, #1
 800c840:	7819      	ldrb	r1, [r3, #0]
 800c842:	4a2d      	ldr	r2, [pc, #180]	; (800c8f8 <GenerateMap+0x378>)
 800c844:	231a      	movs	r3, #26
 800c846:	fb00 f303 	mul.w	r3, r0, r3
 800c84a:	4413      	add	r3, r2
 800c84c:	3304      	adds	r3, #4
 800c84e:	460a      	mov	r2, r1
 800c850:	701a      	strb	r2, [r3, #0]
				MapList[NodeList[i].NodeA].ChildNodeDistances[Direction_Left] = NodeList[i].Distance;
 800c852:	4928      	ldr	r1, [pc, #160]	; (800c8f4 <GenerateMap+0x374>)
 800c854:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 800c856:	4613      	mov	r3, r2
 800c858:	005b      	lsls	r3, r3, #1
 800c85a:	4413      	add	r3, r2
 800c85c:	005b      	lsls	r3, r3, #1
 800c85e:	440b      	add	r3, r1
 800c860:	781b      	ldrb	r3, [r3, #0]
 800c862:	4618      	mov	r0, r3
 800c864:	4923      	ldr	r1, [pc, #140]	; (800c8f4 <GenerateMap+0x374>)
 800c866:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 800c868:	4613      	mov	r3, r2
 800c86a:	005b      	lsls	r3, r3, #1
 800c86c:	4413      	add	r3, r2
 800c86e:	005b      	lsls	r3, r3, #1
 800c870:	440b      	add	r3, r1
 800c872:	3304      	adds	r3, #4
 800c874:	8819      	ldrh	r1, [r3, #0]
 800c876:	4a20      	ldr	r2, [pc, #128]	; (800c8f8 <GenerateMap+0x378>)
 800c878:	231a      	movs	r3, #26
 800c87a:	fb00 f303 	mul.w	r3, r0, r3
 800c87e:	4413      	add	r3, r2
 800c880:	330c      	adds	r3, #12
 800c882:	460a      	mov	r2, r1
 800c884:	801a      	strh	r2, [r3, #0]
				MapList[NodeList[i].NodeB].ChildNodes[Direction_Right] = NodeList[i].NodeA;  //
 800c886:	491b      	ldr	r1, [pc, #108]	; (800c8f4 <GenerateMap+0x374>)
 800c888:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 800c88a:	4613      	mov	r3, r2
 800c88c:	005b      	lsls	r3, r3, #1
 800c88e:	4413      	add	r3, r2
 800c890:	005b      	lsls	r3, r3, #1
 800c892:	440b      	add	r3, r1
 800c894:	3301      	adds	r3, #1
 800c896:	781b      	ldrb	r3, [r3, #0]
 800c898:	4618      	mov	r0, r3
 800c89a:	4916      	ldr	r1, [pc, #88]	; (800c8f4 <GenerateMap+0x374>)
 800c89c:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 800c89e:	4613      	mov	r3, r2
 800c8a0:	005b      	lsls	r3, r3, #1
 800c8a2:	4413      	add	r3, r2
 800c8a4:	005b      	lsls	r3, r3, #1
 800c8a6:	440b      	add	r3, r1
 800c8a8:	7819      	ldrb	r1, [r3, #0]
 800c8aa:	4a13      	ldr	r2, [pc, #76]	; (800c8f8 <GenerateMap+0x378>)
 800c8ac:	231a      	movs	r3, #26
 800c8ae:	fb00 f303 	mul.w	r3, r0, r3
 800c8b2:	4413      	add	r3, r2
 800c8b4:	3302      	adds	r3, #2
 800c8b6:	460a      	mov	r2, r1
 800c8b8:	701a      	strb	r2, [r3, #0]
				MapList[NodeList[i].NodeB].ChildNodeDistances[Direction_Right] = NodeList[i].Distance;
 800c8ba:	490e      	ldr	r1, [pc, #56]	; (800c8f4 <GenerateMap+0x374>)
 800c8bc:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 800c8be:	4613      	mov	r3, r2
 800c8c0:	005b      	lsls	r3, r3, #1
 800c8c2:	4413      	add	r3, r2
 800c8c4:	005b      	lsls	r3, r3, #1
 800c8c6:	440b      	add	r3, r1
 800c8c8:	3301      	adds	r3, #1
 800c8ca:	781b      	ldrb	r3, [r3, #0]
 800c8cc:	4618      	mov	r0, r3
 800c8ce:	4909      	ldr	r1, [pc, #36]	; (800c8f4 <GenerateMap+0x374>)
 800c8d0:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 800c8d2:	4613      	mov	r3, r2
 800c8d4:	005b      	lsls	r3, r3, #1
 800c8d6:	4413      	add	r3, r2
 800c8d8:	005b      	lsls	r3, r3, #1
 800c8da:	440b      	add	r3, r1
 800c8dc:	3304      	adds	r3, #4
 800c8de:	8819      	ldrh	r1, [r3, #0]
 800c8e0:	4a05      	ldr	r2, [pc, #20]	; (800c8f8 <GenerateMap+0x378>)
 800c8e2:	231a      	movs	r3, #26
 800c8e4:	fb00 f303 	mul.w	r3, r0, r3
 800c8e8:	4413      	add	r3, r2
 800c8ea:	3308      	adds	r3, #8
 800c8ec:	460a      	mov	r2, r1
 800c8ee:	801a      	strh	r2, [r3, #0]
				break;
 800c8f0:	e173      	b.n	800cbda <GenerateMap+0x65a>
 800c8f2:	bf00      	nop
 800c8f4:	2000002c 	.word	0x2000002c
 800c8f8:	200019cc 	.word	0x200019cc
 800c8fc:	08013ac4 	.word	0x08013ac4
 800c900:	200011fc 	.word	0x200011fc
			case Direction_Right:
				x_s += NodeList[i].Distance + 1;
 800c904:	49b2      	ldr	r1, [pc, #712]	; (800cbd0 <GenerateMap+0x650>)
 800c906:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 800c908:	4613      	mov	r3, r2
 800c90a:	005b      	lsls	r3, r3, #1
 800c90c:	4413      	add	r3, r2
 800c90e:	005b      	lsls	r3, r3, #1
 800c910:	440b      	add	r3, r1
 800c912:	3304      	adds	r3, #4
 800c914:	881b      	ldrh	r3, [r3, #0]
 800c916:	3301      	adds	r3, #1
 800c918:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 800c91a:	4413      	add	r3, r2
 800c91c:	667b      	str	r3, [r7, #100]	; 0x64
				MapList[NodeList[i].NodeA].ChildNodes[Direction_Right] = NodeList[i].NodeB;
 800c91e:	49ac      	ldr	r1, [pc, #688]	; (800cbd0 <GenerateMap+0x650>)
 800c920:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 800c922:	4613      	mov	r3, r2
 800c924:	005b      	lsls	r3, r3, #1
 800c926:	4413      	add	r3, r2
 800c928:	005b      	lsls	r3, r3, #1
 800c92a:	440b      	add	r3, r1
 800c92c:	781b      	ldrb	r3, [r3, #0]
 800c92e:	4618      	mov	r0, r3
 800c930:	49a7      	ldr	r1, [pc, #668]	; (800cbd0 <GenerateMap+0x650>)
 800c932:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 800c934:	4613      	mov	r3, r2
 800c936:	005b      	lsls	r3, r3, #1
 800c938:	4413      	add	r3, r2
 800c93a:	005b      	lsls	r3, r3, #1
 800c93c:	440b      	add	r3, r1
 800c93e:	3301      	adds	r3, #1
 800c940:	7819      	ldrb	r1, [r3, #0]
 800c942:	4aa4      	ldr	r2, [pc, #656]	; (800cbd4 <GenerateMap+0x654>)
 800c944:	231a      	movs	r3, #26
 800c946:	fb00 f303 	mul.w	r3, r0, r3
 800c94a:	4413      	add	r3, r2
 800c94c:	3302      	adds	r3, #2
 800c94e:	460a      	mov	r2, r1
 800c950:	701a      	strb	r2, [r3, #0]
				MapList[NodeList[i].NodeA].ChildNodeDistances[Direction_Right] = NodeList[i].Distance;
 800c952:	499f      	ldr	r1, [pc, #636]	; (800cbd0 <GenerateMap+0x650>)
 800c954:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 800c956:	4613      	mov	r3, r2
 800c958:	005b      	lsls	r3, r3, #1
 800c95a:	4413      	add	r3, r2
 800c95c:	005b      	lsls	r3, r3, #1
 800c95e:	440b      	add	r3, r1
 800c960:	781b      	ldrb	r3, [r3, #0]
 800c962:	4618      	mov	r0, r3
 800c964:	499a      	ldr	r1, [pc, #616]	; (800cbd0 <GenerateMap+0x650>)
 800c966:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 800c968:	4613      	mov	r3, r2
 800c96a:	005b      	lsls	r3, r3, #1
 800c96c:	4413      	add	r3, r2
 800c96e:	005b      	lsls	r3, r3, #1
 800c970:	440b      	add	r3, r1
 800c972:	3304      	adds	r3, #4
 800c974:	8819      	ldrh	r1, [r3, #0]
 800c976:	4a97      	ldr	r2, [pc, #604]	; (800cbd4 <GenerateMap+0x654>)
 800c978:	231a      	movs	r3, #26
 800c97a:	fb00 f303 	mul.w	r3, r0, r3
 800c97e:	4413      	add	r3, r2
 800c980:	3308      	adds	r3, #8
 800c982:	460a      	mov	r2, r1
 800c984:	801a      	strh	r2, [r3, #0]
				MapList[NodeList[i].NodeB].ChildNodes[Direction_Left] = NodeList[i].NodeA;  //
 800c986:	4992      	ldr	r1, [pc, #584]	; (800cbd0 <GenerateMap+0x650>)
 800c988:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 800c98a:	4613      	mov	r3, r2
 800c98c:	005b      	lsls	r3, r3, #1
 800c98e:	4413      	add	r3, r2
 800c990:	005b      	lsls	r3, r3, #1
 800c992:	440b      	add	r3, r1
 800c994:	3301      	adds	r3, #1
 800c996:	781b      	ldrb	r3, [r3, #0]
 800c998:	4618      	mov	r0, r3
 800c99a:	498d      	ldr	r1, [pc, #564]	; (800cbd0 <GenerateMap+0x650>)
 800c99c:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 800c99e:	4613      	mov	r3, r2
 800c9a0:	005b      	lsls	r3, r3, #1
 800c9a2:	4413      	add	r3, r2
 800c9a4:	005b      	lsls	r3, r3, #1
 800c9a6:	440b      	add	r3, r1
 800c9a8:	7819      	ldrb	r1, [r3, #0]
 800c9aa:	4a8a      	ldr	r2, [pc, #552]	; (800cbd4 <GenerateMap+0x654>)
 800c9ac:	231a      	movs	r3, #26
 800c9ae:	fb00 f303 	mul.w	r3, r0, r3
 800c9b2:	4413      	add	r3, r2
 800c9b4:	3304      	adds	r3, #4
 800c9b6:	460a      	mov	r2, r1
 800c9b8:	701a      	strb	r2, [r3, #0]
				MapList[NodeList[i].NodeB].ChildNodeDistances[Direction_Left] = NodeList[i].Distance;
 800c9ba:	4985      	ldr	r1, [pc, #532]	; (800cbd0 <GenerateMap+0x650>)
 800c9bc:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 800c9be:	4613      	mov	r3, r2
 800c9c0:	005b      	lsls	r3, r3, #1
 800c9c2:	4413      	add	r3, r2
 800c9c4:	005b      	lsls	r3, r3, #1
 800c9c6:	440b      	add	r3, r1
 800c9c8:	3301      	adds	r3, #1
 800c9ca:	781b      	ldrb	r3, [r3, #0]
 800c9cc:	4618      	mov	r0, r3
 800c9ce:	4980      	ldr	r1, [pc, #512]	; (800cbd0 <GenerateMap+0x650>)
 800c9d0:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 800c9d2:	4613      	mov	r3, r2
 800c9d4:	005b      	lsls	r3, r3, #1
 800c9d6:	4413      	add	r3, r2
 800c9d8:	005b      	lsls	r3, r3, #1
 800c9da:	440b      	add	r3, r1
 800c9dc:	3304      	adds	r3, #4
 800c9de:	8819      	ldrh	r1, [r3, #0]
 800c9e0:	4a7c      	ldr	r2, [pc, #496]	; (800cbd4 <GenerateMap+0x654>)
 800c9e2:	231a      	movs	r3, #26
 800c9e4:	fb00 f303 	mul.w	r3, r0, r3
 800c9e8:	4413      	add	r3, r2
 800c9ea:	330c      	adds	r3, #12
 800c9ec:	460a      	mov	r2, r1
 800c9ee:	801a      	strh	r2, [r3, #0]
				break;
 800c9f0:	e0f3      	b.n	800cbda <GenerateMap+0x65a>
			case Direction_Top:
				y_s -= NodeList[i].Distance + 1;
 800c9f2:	4977      	ldr	r1, [pc, #476]	; (800cbd0 <GenerateMap+0x650>)
 800c9f4:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 800c9f6:	4613      	mov	r3, r2
 800c9f8:	005b      	lsls	r3, r3, #1
 800c9fa:	4413      	add	r3, r2
 800c9fc:	005b      	lsls	r3, r3, #1
 800c9fe:	440b      	add	r3, r1
 800ca00:	3304      	adds	r3, #4
 800ca02:	881b      	ldrh	r3, [r3, #0]
 800ca04:	3301      	adds	r3, #1
 800ca06:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 800ca08:	1ad3      	subs	r3, r2, r3
 800ca0a:	64fb      	str	r3, [r7, #76]	; 0x4c
				MapList[NodeList[i].NodeA].ChildNodes[Direction_Top] = NodeList[i].NodeB;
 800ca0c:	4970      	ldr	r1, [pc, #448]	; (800cbd0 <GenerateMap+0x650>)
 800ca0e:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 800ca10:	4613      	mov	r3, r2
 800ca12:	005b      	lsls	r3, r3, #1
 800ca14:	4413      	add	r3, r2
 800ca16:	005b      	lsls	r3, r3, #1
 800ca18:	440b      	add	r3, r1
 800ca1a:	781b      	ldrb	r3, [r3, #0]
 800ca1c:	4618      	mov	r0, r3
 800ca1e:	496c      	ldr	r1, [pc, #432]	; (800cbd0 <GenerateMap+0x650>)
 800ca20:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 800ca22:	4613      	mov	r3, r2
 800ca24:	005b      	lsls	r3, r3, #1
 800ca26:	4413      	add	r3, r2
 800ca28:	005b      	lsls	r3, r3, #1
 800ca2a:	440b      	add	r3, r1
 800ca2c:	3301      	adds	r3, #1
 800ca2e:	7819      	ldrb	r1, [r3, #0]
 800ca30:	4a68      	ldr	r2, [pc, #416]	; (800cbd4 <GenerateMap+0x654>)
 800ca32:	231a      	movs	r3, #26
 800ca34:	fb00 f303 	mul.w	r3, r0, r3
 800ca38:	4413      	add	r3, r2
 800ca3a:	3301      	adds	r3, #1
 800ca3c:	460a      	mov	r2, r1
 800ca3e:	701a      	strb	r2, [r3, #0]
				MapList[NodeList[i].NodeA].ChildNodeDistances[Direction_Top] = NodeList[i].Distance;
 800ca40:	4963      	ldr	r1, [pc, #396]	; (800cbd0 <GenerateMap+0x650>)
 800ca42:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 800ca44:	4613      	mov	r3, r2
 800ca46:	005b      	lsls	r3, r3, #1
 800ca48:	4413      	add	r3, r2
 800ca4a:	005b      	lsls	r3, r3, #1
 800ca4c:	440b      	add	r3, r1
 800ca4e:	781b      	ldrb	r3, [r3, #0]
 800ca50:	4618      	mov	r0, r3
 800ca52:	495f      	ldr	r1, [pc, #380]	; (800cbd0 <GenerateMap+0x650>)
 800ca54:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 800ca56:	4613      	mov	r3, r2
 800ca58:	005b      	lsls	r3, r3, #1
 800ca5a:	4413      	add	r3, r2
 800ca5c:	005b      	lsls	r3, r3, #1
 800ca5e:	440b      	add	r3, r1
 800ca60:	3304      	adds	r3, #4
 800ca62:	8819      	ldrh	r1, [r3, #0]
 800ca64:	4a5b      	ldr	r2, [pc, #364]	; (800cbd4 <GenerateMap+0x654>)
 800ca66:	231a      	movs	r3, #26
 800ca68:	fb00 f303 	mul.w	r3, r0, r3
 800ca6c:	4413      	add	r3, r2
 800ca6e:	3306      	adds	r3, #6
 800ca70:	460a      	mov	r2, r1
 800ca72:	801a      	strh	r2, [r3, #0]
				MapList[NodeList[i].NodeB].ChildNodes[Direction_Bottom] = NodeList[i].NodeA;  //
 800ca74:	4956      	ldr	r1, [pc, #344]	; (800cbd0 <GenerateMap+0x650>)
 800ca76:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 800ca78:	4613      	mov	r3, r2
 800ca7a:	005b      	lsls	r3, r3, #1
 800ca7c:	4413      	add	r3, r2
 800ca7e:	005b      	lsls	r3, r3, #1
 800ca80:	440b      	add	r3, r1
 800ca82:	3301      	adds	r3, #1
 800ca84:	781b      	ldrb	r3, [r3, #0]
 800ca86:	4618      	mov	r0, r3
 800ca88:	4951      	ldr	r1, [pc, #324]	; (800cbd0 <GenerateMap+0x650>)
 800ca8a:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 800ca8c:	4613      	mov	r3, r2
 800ca8e:	005b      	lsls	r3, r3, #1
 800ca90:	4413      	add	r3, r2
 800ca92:	005b      	lsls	r3, r3, #1
 800ca94:	440b      	add	r3, r1
 800ca96:	7819      	ldrb	r1, [r3, #0]
 800ca98:	4a4e      	ldr	r2, [pc, #312]	; (800cbd4 <GenerateMap+0x654>)
 800ca9a:	231a      	movs	r3, #26
 800ca9c:	fb00 f303 	mul.w	r3, r0, r3
 800caa0:	4413      	add	r3, r2
 800caa2:	3303      	adds	r3, #3
 800caa4:	460a      	mov	r2, r1
 800caa6:	701a      	strb	r2, [r3, #0]
				MapList[NodeList[i].NodeB].ChildNodeDistances[Direction_Bottom] = NodeList[i].Distance;
 800caa8:	4949      	ldr	r1, [pc, #292]	; (800cbd0 <GenerateMap+0x650>)
 800caaa:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 800caac:	4613      	mov	r3, r2
 800caae:	005b      	lsls	r3, r3, #1
 800cab0:	4413      	add	r3, r2
 800cab2:	005b      	lsls	r3, r3, #1
 800cab4:	440b      	add	r3, r1
 800cab6:	3301      	adds	r3, #1
 800cab8:	781b      	ldrb	r3, [r3, #0]
 800caba:	4618      	mov	r0, r3
 800cabc:	4944      	ldr	r1, [pc, #272]	; (800cbd0 <GenerateMap+0x650>)
 800cabe:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 800cac0:	4613      	mov	r3, r2
 800cac2:	005b      	lsls	r3, r3, #1
 800cac4:	4413      	add	r3, r2
 800cac6:	005b      	lsls	r3, r3, #1
 800cac8:	440b      	add	r3, r1
 800caca:	3304      	adds	r3, #4
 800cacc:	8819      	ldrh	r1, [r3, #0]
 800cace:	4a41      	ldr	r2, [pc, #260]	; (800cbd4 <GenerateMap+0x654>)
 800cad0:	231a      	movs	r3, #26
 800cad2:	fb00 f303 	mul.w	r3, r0, r3
 800cad6:	4413      	add	r3, r2
 800cad8:	330a      	adds	r3, #10
 800cada:	460a      	mov	r2, r1
 800cadc:	801a      	strh	r2, [r3, #0]
				break;
 800cade:	e07c      	b.n	800cbda <GenerateMap+0x65a>
			case Direction_Bottom:
				y_s += NodeList[i].Distance + 1;
 800cae0:	493b      	ldr	r1, [pc, #236]	; (800cbd0 <GenerateMap+0x650>)
 800cae2:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 800cae4:	4613      	mov	r3, r2
 800cae6:	005b      	lsls	r3, r3, #1
 800cae8:	4413      	add	r3, r2
 800caea:	005b      	lsls	r3, r3, #1
 800caec:	440b      	add	r3, r1
 800caee:	3304      	adds	r3, #4
 800caf0:	881b      	ldrh	r3, [r3, #0]
 800caf2:	3301      	adds	r3, #1
 800caf4:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 800caf6:	4413      	add	r3, r2
 800caf8:	64fb      	str	r3, [r7, #76]	; 0x4c
				MapList[NodeList[i].NodeA].ChildNodes[Direction_Bottom] = NodeList[i].NodeB;
 800cafa:	4935      	ldr	r1, [pc, #212]	; (800cbd0 <GenerateMap+0x650>)
 800cafc:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 800cafe:	4613      	mov	r3, r2
 800cb00:	005b      	lsls	r3, r3, #1
 800cb02:	4413      	add	r3, r2
 800cb04:	005b      	lsls	r3, r3, #1
 800cb06:	440b      	add	r3, r1
 800cb08:	781b      	ldrb	r3, [r3, #0]
 800cb0a:	4618      	mov	r0, r3
 800cb0c:	4930      	ldr	r1, [pc, #192]	; (800cbd0 <GenerateMap+0x650>)
 800cb0e:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 800cb10:	4613      	mov	r3, r2
 800cb12:	005b      	lsls	r3, r3, #1
 800cb14:	4413      	add	r3, r2
 800cb16:	005b      	lsls	r3, r3, #1
 800cb18:	440b      	add	r3, r1
 800cb1a:	3301      	adds	r3, #1
 800cb1c:	7819      	ldrb	r1, [r3, #0]
 800cb1e:	4a2d      	ldr	r2, [pc, #180]	; (800cbd4 <GenerateMap+0x654>)
 800cb20:	231a      	movs	r3, #26
 800cb22:	fb00 f303 	mul.w	r3, r0, r3
 800cb26:	4413      	add	r3, r2
 800cb28:	3303      	adds	r3, #3
 800cb2a:	460a      	mov	r2, r1
 800cb2c:	701a      	strb	r2, [r3, #0]
				MapList[NodeList[i].NodeA].ChildNodeDistances[Direction_Bottom] = NodeList[i].Distance;
 800cb2e:	4928      	ldr	r1, [pc, #160]	; (800cbd0 <GenerateMap+0x650>)
 800cb30:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 800cb32:	4613      	mov	r3, r2
 800cb34:	005b      	lsls	r3, r3, #1
 800cb36:	4413      	add	r3, r2
 800cb38:	005b      	lsls	r3, r3, #1
 800cb3a:	440b      	add	r3, r1
 800cb3c:	781b      	ldrb	r3, [r3, #0]
 800cb3e:	4618      	mov	r0, r3
 800cb40:	4923      	ldr	r1, [pc, #140]	; (800cbd0 <GenerateMap+0x650>)
 800cb42:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 800cb44:	4613      	mov	r3, r2
 800cb46:	005b      	lsls	r3, r3, #1
 800cb48:	4413      	add	r3, r2
 800cb4a:	005b      	lsls	r3, r3, #1
 800cb4c:	440b      	add	r3, r1
 800cb4e:	3304      	adds	r3, #4
 800cb50:	8819      	ldrh	r1, [r3, #0]
 800cb52:	4a20      	ldr	r2, [pc, #128]	; (800cbd4 <GenerateMap+0x654>)
 800cb54:	231a      	movs	r3, #26
 800cb56:	fb00 f303 	mul.w	r3, r0, r3
 800cb5a:	4413      	add	r3, r2
 800cb5c:	330a      	adds	r3, #10
 800cb5e:	460a      	mov	r2, r1
 800cb60:	801a      	strh	r2, [r3, #0]
				MapList[NodeList[i].NodeB].ChildNodes[Direction_Top] = NodeList[i].NodeA;  //
 800cb62:	491b      	ldr	r1, [pc, #108]	; (800cbd0 <GenerateMap+0x650>)
 800cb64:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 800cb66:	4613      	mov	r3, r2
 800cb68:	005b      	lsls	r3, r3, #1
 800cb6a:	4413      	add	r3, r2
 800cb6c:	005b      	lsls	r3, r3, #1
 800cb6e:	440b      	add	r3, r1
 800cb70:	3301      	adds	r3, #1
 800cb72:	781b      	ldrb	r3, [r3, #0]
 800cb74:	4618      	mov	r0, r3
 800cb76:	4916      	ldr	r1, [pc, #88]	; (800cbd0 <GenerateMap+0x650>)
 800cb78:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 800cb7a:	4613      	mov	r3, r2
 800cb7c:	005b      	lsls	r3, r3, #1
 800cb7e:	4413      	add	r3, r2
 800cb80:	005b      	lsls	r3, r3, #1
 800cb82:	440b      	add	r3, r1
 800cb84:	7819      	ldrb	r1, [r3, #0]
 800cb86:	4a13      	ldr	r2, [pc, #76]	; (800cbd4 <GenerateMap+0x654>)
 800cb88:	231a      	movs	r3, #26
 800cb8a:	fb00 f303 	mul.w	r3, r0, r3
 800cb8e:	4413      	add	r3, r2
 800cb90:	3301      	adds	r3, #1
 800cb92:	460a      	mov	r2, r1
 800cb94:	701a      	strb	r2, [r3, #0]
				MapList[NodeList[i].NodeB].ChildNodeDistances[Direction_Top] = NodeList[i].Distance;
 800cb96:	490e      	ldr	r1, [pc, #56]	; (800cbd0 <GenerateMap+0x650>)
 800cb98:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 800cb9a:	4613      	mov	r3, r2
 800cb9c:	005b      	lsls	r3, r3, #1
 800cb9e:	4413      	add	r3, r2
 800cba0:	005b      	lsls	r3, r3, #1
 800cba2:	440b      	add	r3, r1
 800cba4:	3301      	adds	r3, #1
 800cba6:	781b      	ldrb	r3, [r3, #0]
 800cba8:	4618      	mov	r0, r3
 800cbaa:	4909      	ldr	r1, [pc, #36]	; (800cbd0 <GenerateMap+0x650>)
 800cbac:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 800cbae:	4613      	mov	r3, r2
 800cbb0:	005b      	lsls	r3, r3, #1
 800cbb2:	4413      	add	r3, r2
 800cbb4:	005b      	lsls	r3, r3, #1
 800cbb6:	440b      	add	r3, r1
 800cbb8:	3304      	adds	r3, #4
 800cbba:	8819      	ldrh	r1, [r3, #0]
 800cbbc:	4a05      	ldr	r2, [pc, #20]	; (800cbd4 <GenerateMap+0x654>)
 800cbbe:	231a      	movs	r3, #26
 800cbc0:	fb00 f303 	mul.w	r3, r0, r3
 800cbc4:	4413      	add	r3, r2
 800cbc6:	3306      	adds	r3, #6
 800cbc8:	460a      	mov	r2, r1
 800cbca:	801a      	strh	r2, [r3, #0]
				break;
 800cbcc:	e005      	b.n	800cbda <GenerateMap+0x65a>
 800cbce:	bf00      	nop
 800cbd0:	2000002c 	.word	0x2000002c
 800cbd4:	200019cc 	.word	0x200019cc
			default:
				break;
 800cbd8:	bf00      	nop

		}

		//
		int x_max = x_s > x ? x_s : x;
 800cbda:	6dba      	ldr	r2, [r7, #88]	; 0x58
 800cbdc:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800cbde:	4293      	cmp	r3, r2
 800cbe0:	bfb8      	it	lt
 800cbe2:	4613      	movlt	r3, r2
 800cbe4:	62bb      	str	r3, [r7, #40]	; 0x28
		int x_min = x_s < x ? x_s : x;
 800cbe6:	6dba      	ldr	r2, [r7, #88]	; 0x58
 800cbe8:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800cbea:	4293      	cmp	r3, r2
 800cbec:	bfa8      	it	ge
 800cbee:	4613      	movge	r3, r2
 800cbf0:	627b      	str	r3, [r7, #36]	; 0x24
		int y_max = y_s > y ? y_s : y;
 800cbf2:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 800cbf4:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800cbf6:	4293      	cmp	r3, r2
 800cbf8:	bfb8      	it	lt
 800cbfa:	4613      	movlt	r3, r2
 800cbfc:	623b      	str	r3, [r7, #32]
		int y_min = y_s < y ? y_s : y;
 800cbfe:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 800cc00:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800cc02:	4293      	cmp	r3, r2
 800cc04:	bfa8      	it	ge
 800cc06:	4613      	movge	r3, r2
 800cc08:	61fb      	str	r3, [r7, #28]
		//
		if (x == x_s)
 800cc0a:	6dba      	ldr	r2, [r7, #88]	; 0x58
 800cc0c:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800cc0e:	429a      	cmp	r2, r3
 800cc10:	d115      	bne.n	800cc3e <GenerateMap+0x6be>
		{
			for (int y_k = y_min + 1; y_k < y_max; y_k++)
 800cc12:	69fb      	ldr	r3, [r7, #28]
 800cc14:	3301      	adds	r3, #1
 800cc16:	64bb      	str	r3, [r7, #72]	; 0x48
 800cc18:	e00d      	b.n	800cc36 <GenerateMap+0x6b6>
			{
				map[x_s][y_k] = -1;
 800cc1a:	08a2      	lsrs	r2, r4, #2
 800cc1c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800cc1e:	6e79      	ldr	r1, [r7, #100]	; 0x64
 800cc20:	fb02 f101 	mul.w	r1, r2, r1
 800cc24:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800cc26:	440a      	add	r2, r1
 800cc28:	f04f 31ff 	mov.w	r1, #4294967295
 800cc2c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
			for (int y_k = y_min + 1; y_k < y_max; y_k++)
 800cc30:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800cc32:	3301      	adds	r3, #1
 800cc34:	64bb      	str	r3, [r7, #72]	; 0x48
 800cc36:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800cc38:	6a3b      	ldr	r3, [r7, #32]
 800cc3a:	429a      	cmp	r2, r3
 800cc3c:	dbed      	blt.n	800cc1a <GenerateMap+0x69a>
			}
		}
		if (y == y_s)
 800cc3e:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 800cc40:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800cc42:	429a      	cmp	r2, r3
 800cc44:	d115      	bne.n	800cc72 <GenerateMap+0x6f2>
		{
			for (int x_k = x_min + 1; x_k < x_max; x_k++)
 800cc46:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800cc48:	3301      	adds	r3, #1
 800cc4a:	647b      	str	r3, [r7, #68]	; 0x44
 800cc4c:	e00d      	b.n	800cc6a <GenerateMap+0x6ea>
			{
				map[x_k][y_s] = -1;
 800cc4e:	08a2      	lsrs	r2, r4, #2
 800cc50:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800cc52:	6c79      	ldr	r1, [r7, #68]	; 0x44
 800cc54:	fb02 f101 	mul.w	r1, r2, r1
 800cc58:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 800cc5a:	440a      	add	r2, r1
 800cc5c:	f04f 31ff 	mov.w	r1, #4294967295
 800cc60:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
			for (int x_k = x_min + 1; x_k < x_max; x_k++)
 800cc64:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800cc66:	3301      	adds	r3, #1
 800cc68:	647b      	str	r3, [r7, #68]	; 0x44
 800cc6a:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800cc6c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800cc6e:	429a      	cmp	r2, r3
 800cc70:	dbed      	blt.n	800cc4e <GenerateMap+0x6ce>
			}
		}

		//B
		x = x_s;
 800cc72:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800cc74:	65bb      	str	r3, [r7, #88]	; 0x58
		y = y_s;
 800cc76:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800cc78:	65fb      	str	r3, [r7, #92]	; 0x5c
		map[x][y] = NodeList[i].NodeB;
 800cc7a:	4977      	ldr	r1, [pc, #476]	; (800ce58 <GenerateMap+0x8d8>)
 800cc7c:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 800cc7e:	4613      	mov	r3, r2
 800cc80:	005b      	lsls	r3, r3, #1
 800cc82:	4413      	add	r3, r2
 800cc84:	005b      	lsls	r3, r3, #1
 800cc86:	440b      	add	r3, r1
 800cc88:	3301      	adds	r3, #1
 800cc8a:	781b      	ldrb	r3, [r3, #0]
 800cc8c:	08a2      	lsrs	r2, r4, #2
 800cc8e:	4618      	mov	r0, r3
 800cc90:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800cc92:	6db9      	ldr	r1, [r7, #88]	; 0x58
 800cc94:	fb02 f101 	mul.w	r1, r2, r1
 800cc98:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 800cc9a:	440a      	add	r2, r1
 800cc9c:	f843 0022 	str.w	r0, [r3, r2, lsl #2]

		//
		if (MapList[NodeList[i].NodeB].Index == 0)
 800cca0:	496d      	ldr	r1, [pc, #436]	; (800ce58 <GenerateMap+0x8d8>)
 800cca2:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 800cca4:	4613      	mov	r3, r2
 800cca6:	005b      	lsls	r3, r3, #1
 800cca8:	4413      	add	r3, r2
 800ccaa:	005b      	lsls	r3, r3, #1
 800ccac:	440b      	add	r3, r1
 800ccae:	3301      	adds	r3, #1
 800ccb0:	781b      	ldrb	r3, [r3, #0]
 800ccb2:	4619      	mov	r1, r3
 800ccb4:	4a69      	ldr	r2, [pc, #420]	; (800ce5c <GenerateMap+0x8dc>)
 800ccb6:	231a      	movs	r3, #26
 800ccb8:	fb01 f303 	mul.w	r3, r1, r3
 800ccbc:	4413      	add	r3, r2
 800ccbe:	781b      	ldrb	r3, [r3, #0]
 800ccc0:	2b00      	cmp	r3, #0
 800ccc2:	d141      	bne.n	800cd48 <GenerateMap+0x7c8>
		{
			MapList[NodeList[i].NodeB].Index = NodeList[i].NodeB;
 800ccc4:	4964      	ldr	r1, [pc, #400]	; (800ce58 <GenerateMap+0x8d8>)
 800ccc6:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 800ccc8:	4613      	mov	r3, r2
 800ccca:	005b      	lsls	r3, r3, #1
 800cccc:	4413      	add	r3, r2
 800ccce:	005b      	lsls	r3, r3, #1
 800ccd0:	440b      	add	r3, r1
 800ccd2:	3301      	adds	r3, #1
 800ccd4:	781b      	ldrb	r3, [r3, #0]
 800ccd6:	4618      	mov	r0, r3
 800ccd8:	495f      	ldr	r1, [pc, #380]	; (800ce58 <GenerateMap+0x8d8>)
 800ccda:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 800ccdc:	4613      	mov	r3, r2
 800ccde:	005b      	lsls	r3, r3, #1
 800cce0:	4413      	add	r3, r2
 800cce2:	005b      	lsls	r3, r3, #1
 800cce4:	440b      	add	r3, r1
 800cce6:	3301      	adds	r3, #1
 800cce8:	7819      	ldrb	r1, [r3, #0]
 800ccea:	4a5c      	ldr	r2, [pc, #368]	; (800ce5c <GenerateMap+0x8dc>)
 800ccec:	231a      	movs	r3, #26
 800ccee:	fb00 f303 	mul.w	r3, r0, r3
 800ccf2:	4413      	add	r3, r2
 800ccf4:	460a      	mov	r2, r1
 800ccf6:	701a      	strb	r2, [r3, #0]
			MapList[NodeList[i].NodeB].Position.X = x;
 800ccf8:	4957      	ldr	r1, [pc, #348]	; (800ce58 <GenerateMap+0x8d8>)
 800ccfa:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 800ccfc:	4613      	mov	r3, r2
 800ccfe:	005b      	lsls	r3, r3, #1
 800cd00:	4413      	add	r3, r2
 800cd02:	005b      	lsls	r3, r3, #1
 800cd04:	440b      	add	r3, r1
 800cd06:	3301      	adds	r3, #1
 800cd08:	781b      	ldrb	r3, [r3, #0]
 800cd0a:	4618      	mov	r0, r3
 800cd0c:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800cd0e:	b299      	uxth	r1, r3
 800cd10:	4a52      	ldr	r2, [pc, #328]	; (800ce5c <GenerateMap+0x8dc>)
 800cd12:	231a      	movs	r3, #26
 800cd14:	fb00 f303 	mul.w	r3, r0, r3
 800cd18:	4413      	add	r3, r2
 800cd1a:	330e      	adds	r3, #14
 800cd1c:	460a      	mov	r2, r1
 800cd1e:	801a      	strh	r2, [r3, #0]
			MapList[NodeList[i].NodeB].Position.Y = y;
 800cd20:	494d      	ldr	r1, [pc, #308]	; (800ce58 <GenerateMap+0x8d8>)
 800cd22:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 800cd24:	4613      	mov	r3, r2
 800cd26:	005b      	lsls	r3, r3, #1
 800cd28:	4413      	add	r3, r2
 800cd2a:	005b      	lsls	r3, r3, #1
 800cd2c:	440b      	add	r3, r1
 800cd2e:	3301      	adds	r3, #1
 800cd30:	781b      	ldrb	r3, [r3, #0]
 800cd32:	4618      	mov	r0, r3
 800cd34:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800cd36:	b299      	uxth	r1, r3
 800cd38:	4a48      	ldr	r2, [pc, #288]	; (800ce5c <GenerateMap+0x8dc>)
 800cd3a:	231a      	movs	r3, #26
 800cd3c:	fb00 f303 	mul.w	r3, r0, r3
 800cd40:	4413      	add	r3, r2
 800cd42:	3310      	adds	r3, #16
 800cd44:	460a      	mov	r2, r1
 800cd46:	801a      	strh	r2, [r3, #0]
	for (int i = 0; i < NodeRelationshipNumber; i++)
 800cd48:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800cd4a:	3301      	adds	r3, #1
 800cd4c:	663b      	str	r3, [r7, #96]	; 0x60
 800cd4e:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800cd50:	2b0b      	cmp	r3, #11
 800cd52:	f77f acac 	ble.w	800c6ae <GenerateMap+0x12e>
		}
	}

	//
	for (int j = 0; j < length; j++)
 800cd56:	2300      	movs	r3, #0
 800cd58:	643b      	str	r3, [r7, #64]	; 0x40
 800cd5a:	e073      	b.n	800ce44 <GenerateMap+0x8c4>
	{
		for (int i = 0; i < length; i++)
 800cd5c:	2300      	movs	r3, #0
 800cd5e:	63fb      	str	r3, [r7, #60]	; 0x3c
 800cd60:	e062      	b.n	800ce28 <GenerateMap+0x8a8>
		{
			if (map[i][j] == -1)
 800cd62:	08a2      	lsrs	r2, r4, #2
 800cd64:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800cd66:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 800cd68:	fb02 f101 	mul.w	r1, r2, r1
 800cd6c:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 800cd6e:	440a      	add	r2, r1
 800cd70:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800cd74:	f1b3 3fff 	cmp.w	r3, #4294967295
 800cd78:	d12f      	bne.n	800cdda <GenerateMap+0x85a>
			{
				if ((i - 1 < 0 || map[i - 1][j] == 0) && (i + 1 > length - 1 || map[i + 1][j] == 0))
 800cd7a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800cd7c:	2b00      	cmp	r3, #0
 800cd7e:	dd0b      	ble.n	800cd98 <GenerateMap+0x818>
 800cd80:	08a2      	lsrs	r2, r4, #2
 800cd82:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800cd84:	1e59      	subs	r1, r3, #1
 800cd86:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800cd88:	fb02 f101 	mul.w	r1, r2, r1
 800cd8c:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 800cd8e:	440a      	add	r2, r1
 800cd90:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800cd94:	2b00      	cmp	r3, #0
 800cd96:	d118      	bne.n	800cdca <GenerateMap+0x84a>
 800cd98:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800cd9a:	3b01      	subs	r3, #1
 800cd9c:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 800cd9e:	429a      	cmp	r2, r3
 800cda0:	da0b      	bge.n	800cdba <GenerateMap+0x83a>
 800cda2:	08a2      	lsrs	r2, r4, #2
 800cda4:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800cda6:	1c59      	adds	r1, r3, #1
 800cda8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800cdaa:	fb02 f101 	mul.w	r1, r2, r1
 800cdae:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 800cdb0:	440a      	add	r2, r1
 800cdb2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800cdb6:	2b00      	cmp	r3, #0
 800cdb8:	d107      	bne.n	800cdca <GenerateMap+0x84a>
				{
					printfX("| ");
 800cdba:	4929      	ldr	r1, [pc, #164]	; (800ce60 <GenerateMap+0x8e0>)
 800cdbc:	4829      	ldr	r0, [pc, #164]	; (800ce64 <GenerateMap+0x8e4>)
 800cdbe:	f002 ff59 	bl	800fc74 <siprintf>
 800cdc2:	4828      	ldr	r0, [pc, #160]	; (800ce64 <GenerateMap+0x8e4>)
 800cdc4:	f002 f88c 	bl	800eee0 <printf_Base>
 800cdc8:	e02b      	b.n	800ce22 <GenerateMap+0x8a2>
				}
				else
				{
					printfX("--");
 800cdca:	4927      	ldr	r1, [pc, #156]	; (800ce68 <GenerateMap+0x8e8>)
 800cdcc:	4825      	ldr	r0, [pc, #148]	; (800ce64 <GenerateMap+0x8e4>)
 800cdce:	f002 ff51 	bl	800fc74 <siprintf>
 800cdd2:	4824      	ldr	r0, [pc, #144]	; (800ce64 <GenerateMap+0x8e4>)
 800cdd4:	f002 f884 	bl	800eee0 <printf_Base>
 800cdd8:	e023      	b.n	800ce22 <GenerateMap+0x8a2>
				}

			}
			else if (map[i][j] > 0)
 800cdda:	08a2      	lsrs	r2, r4, #2
 800cddc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800cdde:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 800cde0:	fb02 f101 	mul.w	r1, r2, r1
 800cde4:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 800cde6:	440a      	add	r2, r1
 800cde8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800cdec:	2b00      	cmp	r3, #0
 800cdee:	dd11      	ble.n	800ce14 <GenerateMap+0x894>
			{
				printfX("%d ", map[i][j]);
 800cdf0:	08a2      	lsrs	r2, r4, #2
 800cdf2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800cdf4:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 800cdf6:	fb02 f101 	mul.w	r1, r2, r1
 800cdfa:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 800cdfc:	440a      	add	r2, r1
 800cdfe:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800ce02:	461a      	mov	r2, r3
 800ce04:	4919      	ldr	r1, [pc, #100]	; (800ce6c <GenerateMap+0x8ec>)
 800ce06:	4817      	ldr	r0, [pc, #92]	; (800ce64 <GenerateMap+0x8e4>)
 800ce08:	f002 ff34 	bl	800fc74 <siprintf>
 800ce0c:	4815      	ldr	r0, [pc, #84]	; (800ce64 <GenerateMap+0x8e4>)
 800ce0e:	f002 f867 	bl	800eee0 <printf_Base>
 800ce12:	e006      	b.n	800ce22 <GenerateMap+0x8a2>
			}
			else
			{
				printfX("  ");
 800ce14:	4916      	ldr	r1, [pc, #88]	; (800ce70 <GenerateMap+0x8f0>)
 800ce16:	4813      	ldr	r0, [pc, #76]	; (800ce64 <GenerateMap+0x8e4>)
 800ce18:	f002 ff2c 	bl	800fc74 <siprintf>
 800ce1c:	4811      	ldr	r0, [pc, #68]	; (800ce64 <GenerateMap+0x8e4>)
 800ce1e:	f002 f85f 	bl	800eee0 <printf_Base>
		for (int i = 0; i < length; i++)
 800ce22:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800ce24:	3301      	adds	r3, #1
 800ce26:	63fb      	str	r3, [r7, #60]	; 0x3c
 800ce28:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 800ce2a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ce2c:	429a      	cmp	r2, r3
 800ce2e:	db98      	blt.n	800cd62 <GenerateMap+0x7e2>
			}

		}
		printfX("\n\r");
 800ce30:	4910      	ldr	r1, [pc, #64]	; (800ce74 <GenerateMap+0x8f4>)
 800ce32:	480c      	ldr	r0, [pc, #48]	; (800ce64 <GenerateMap+0x8e4>)
 800ce34:	f002 ff1e 	bl	800fc74 <siprintf>
 800ce38:	480a      	ldr	r0, [pc, #40]	; (800ce64 <GenerateMap+0x8e4>)
 800ce3a:	f002 f851 	bl	800eee0 <printf_Base>
	for (int j = 0; j < length; j++)
 800ce3e:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800ce40:	3301      	adds	r3, #1
 800ce42:	643b      	str	r3, [r7, #64]	; 0x40
 800ce44:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 800ce46:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ce48:	429a      	cmp	r2, r3
 800ce4a:	db87      	blt.n	800cd5c <GenerateMap+0x7dc>
 800ce4c:	46b5      	mov	sp, r6
	}
}
 800ce4e:	bf00      	nop
 800ce50:	376c      	adds	r7, #108	; 0x6c
 800ce52:	46bd      	mov	sp, r7
 800ce54:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ce58:	2000002c 	.word	0x2000002c
 800ce5c:	200019cc 	.word	0x200019cc
 800ce60:	08013af4 	.word	0x08013af4
 800ce64:	200011fc 	.word	0x200011fc
 800ce68:	08013af8 	.word	0x08013af8
 800ce6c:	08013afc 	.word	0x08013afc
 800ce70:	08013b00 	.word	0x08013b00
 800ce74:	08013ac0 	.word	0x08013ac0

0800ce78 <InitMap>:

//
void InitMap()
{
 800ce78:	b580      	push	{r7, lr}
 800ce7a:	af00      	add	r7, sp, #0
	printfX("\n\r");
 800ce7c:	4905      	ldr	r1, [pc, #20]	; (800ce94 <InitMap+0x1c>)
 800ce7e:	4806      	ldr	r0, [pc, #24]	; (800ce98 <InitMap+0x20>)
 800ce80:	f002 fef8 	bl	800fc74 <siprintf>
 800ce84:	4804      	ldr	r0, [pc, #16]	; (800ce98 <InitMap+0x20>)
 800ce86:	f002 f82b 	bl	800eee0 <printf_Base>
	GenerateMap();
 800ce8a:	f7ff fb79 	bl	800c580 <GenerateMap>
}
 800ce8e:	bf00      	nop
 800ce90:	bd80      	pop	{r7, pc}
 800ce92:	bf00      	nop
 800ce94:	08013b04 	.word	0x08013b04
 800ce98:	200011fc 	.word	0x200011fc

0800ce9c <SetDefaultValue>:

//
void SetDefaultValue(Direction currentDirection, uint8_t stratPoint)
{
 800ce9c:	b480      	push	{r7}
 800ce9e:	b083      	sub	sp, #12
 800cea0:	af00      	add	r7, sp, #0
 800cea2:	4603      	mov	r3, r0
 800cea4:	460a      	mov	r2, r1
 800cea6:	71fb      	strb	r3, [r7, #7]
 800cea8:	4613      	mov	r3, r2
 800ceaa:	71bb      	strb	r3, [r7, #6]
	CurrentDirection = currentDirection;
 800ceac:	4a05      	ldr	r2, [pc, #20]	; (800cec4 <SetDefaultValue+0x28>)
 800ceae:	79fb      	ldrb	r3, [r7, #7]
 800ceb0:	7013      	strb	r3, [r2, #0]
	StartPoint = stratPoint;
 800ceb2:	4a05      	ldr	r2, [pc, #20]	; (800cec8 <SetDefaultValue+0x2c>)
 800ceb4:	79bb      	ldrb	r3, [r7, #6]
 800ceb6:	7013      	strb	r3, [r2, #0]
}
 800ceb8:	bf00      	nop
 800ceba:	370c      	adds	r7, #12
 800cebc:	46bd      	mov	sp, r7
 800cebe:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cec2:	4770      	bx	lr
 800cec4:	20001b20 	.word	0x20001b20
 800cec8:	20001b21 	.word	0x20001b21

0800cecc <StartWayFindingAndRuning>:

//
void StartWayFindingAndRuning(uint8_t end)
{
 800cecc:	b580      	push	{r7, lr}
 800cece:	b084      	sub	sp, #16
 800ced0:	af00      	add	r7, sp, #0
 800ced2:	4603      	mov	r3, r0
 800ced4:	71fb      	strb	r3, [r7, #7]
	//
	MapNode *EndNode = WayFinding(end);
 800ced6:	79fb      	ldrb	r3, [r7, #7]
 800ced8:	4618      	mov	r0, r3
 800ceda:	f7ff f8fb 	bl	800c0d4 <WayFinding>
 800cede:	60f8      	str	r0, [r7, #12]
	uint8_t layer = RoadToCommand(EndNode, 0);
 800cee0:	2100      	movs	r1, #0
 800cee2:	68f8      	ldr	r0, [r7, #12]
 800cee4:	f7ff fa24 	bl	800c330 <RoadToCommand>
 800cee8:	4603      	mov	r3, r0
 800ceea:	72fb      	strb	r3, [r7, #11]

	if (layer == 0)
 800ceec:	7afb      	ldrb	r3, [r7, #11]
 800ceee:	2b00      	cmp	r3, #0
 800cef0:	d106      	bne.n	800cf00 <StartWayFindingAndRuning+0x34>
	{
		printfX("\n\r");
 800cef2:	4908      	ldr	r1, [pc, #32]	; (800cf14 <StartWayFindingAndRuning+0x48>)
 800cef4:	4808      	ldr	r0, [pc, #32]	; (800cf18 <StartWayFindingAndRuning+0x4c>)
 800cef6:	f002 febd 	bl	800fc74 <siprintf>
 800cefa:	4807      	ldr	r0, [pc, #28]	; (800cf18 <StartWayFindingAndRuning+0x4c>)
 800cefc:	f001 fff0 	bl	800eee0 <printf_Base>
	}

	//
	Status_Control_Start(Command_Mode_OneTime, RuningSpeed);
 800cf00:	eeb2 0a0e 	vmov.f32	s0, #46	; 0x41700000  15.0
 800cf04:	2001      	movs	r0, #1
 800cf06:	f000 f831 	bl	800cf6c <Status_Control_Start>
}
 800cf0a:	bf00      	nop
 800cf0c:	3710      	adds	r7, #16
 800cf0e:	46bd      	mov	sp, r7
 800cf10:	bd80      	pop	{r7, pc}
 800cf12:	bf00      	nop
 800cf14:	08013b18 	.word	0x08013b18
 800cf18:	200011fc 	.word	0x200011fc

0800cf1c <Status_Control_Clear>:

//
#define StepLength 0.25

void Status_Control_Clear()
{
 800cf1c:	b580      	push	{r7, lr}
 800cf1e:	af00      	add	r7, sp, #0
	SetCarSpeed(0, 0, 0);
 800cf20:	ed9f 1a0c 	vldr	s2, [pc, #48]	; 800cf54 <Status_Control_Clear+0x38>
 800cf24:	eddf 0a0b 	vldr	s1, [pc, #44]	; 800cf54 <Status_Control_Clear+0x38>
 800cf28:	ed9f 0a0a 	vldr	s0, [pc, #40]	; 800cf54 <Status_Control_Clear+0x38>
 800cf2c:	f000 ffa4 	bl	800de78 <SetCarSpeed>
	StatusControl_RuningFlag = 0;
 800cf30:	4b09      	ldr	r3, [pc, #36]	; (800cf58 <Status_Control_Clear+0x3c>)
 800cf32:	2200      	movs	r2, #0
 800cf34:	701a      	strb	r2, [r3, #0]
	Command_Duration_Flag = 0;
 800cf36:	4b09      	ldr	r3, [pc, #36]	; (800cf5c <Status_Control_Clear+0x40>)
 800cf38:	2200      	movs	r2, #0
 800cf3a:	701a      	strb	r2, [r3, #0]
	Command_Index = -1;
 800cf3c:	4b08      	ldr	r3, [pc, #32]	; (800cf60 <Status_Control_Clear+0x44>)
 800cf3e:	f04f 32ff 	mov.w	r2, #4294967295
 800cf42:	601a      	str	r2, [r3, #0]
	Last_RunCommand_Time = 0;
 800cf44:	4b07      	ldr	r3, [pc, #28]	; (800cf64 <Status_Control_Clear+0x48>)
 800cf46:	2200      	movs	r2, #0
 800cf48:	601a      	str	r2, [r3, #0]
	AbnormaldState = DriveState_Normal;
 800cf4a:	4b07      	ldr	r3, [pc, #28]	; (800cf68 <Status_Control_Clear+0x4c>)
 800cf4c:	2203      	movs	r2, #3
 800cf4e:	701a      	strb	r2, [r3, #0]
}
 800cf50:	bf00      	nop
 800cf52:	bd80      	pop	{r7, pc}
 800cf54:	00000000 	.word	0x00000000
 800cf58:	20001b28 	.word	0x20001b28
 800cf5c:	20001b29 	.word	0x20001b29
 800cf60:	20000168 	.word	0x20000168
 800cf64:	20001b24 	.word	0x20001b24
 800cf68:	20001b31 	.word	0x20001b31

0800cf6c <Status_Control_Start>:

void Status_Control_Start(Command_Mode mode, float default_Speed)
{
 800cf6c:	b480      	push	{r7}
 800cf6e:	b083      	sub	sp, #12
 800cf70:	af00      	add	r7, sp, #0
 800cf72:	4603      	mov	r3, r0
 800cf74:	ed87 0a00 	vstr	s0, [r7]
 800cf78:	71fb      	strb	r3, [r7, #7]
	StatusControl_RuningFlag = 1;
 800cf7a:	4b0c      	ldr	r3, [pc, #48]	; (800cfac <Status_Control_Start+0x40>)
 800cf7c:	2201      	movs	r2, #1
 800cf7e:	701a      	strb	r2, [r3, #0]
	Default_Speed = default_Speed == 0 ? Motor_Expected_Axis_Speeds[Axis_X] : default_Speed;
 800cf80:	edd7 7a00 	vldr	s15, [r7]
 800cf84:	eef5 7a40 	vcmp.f32	s15, #0.0
 800cf88:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800cf8c:	d102      	bne.n	800cf94 <Status_Control_Start+0x28>
 800cf8e:	4b08      	ldr	r3, [pc, #32]	; (800cfb0 <Status_Control_Start+0x44>)
 800cf90:	681b      	ldr	r3, [r3, #0]
 800cf92:	e000      	b.n	800cf96 <Status_Control_Start+0x2a>
 800cf94:	683b      	ldr	r3, [r7, #0]
 800cf96:	4a07      	ldr	r2, [pc, #28]	; (800cfb4 <Status_Control_Start+0x48>)
 800cf98:	6013      	str	r3, [r2, #0]
	Mode = mode;
 800cf9a:	4a07      	ldr	r2, [pc, #28]	; (800cfb8 <Status_Control_Start+0x4c>)
 800cf9c:	79fb      	ldrb	r3, [r7, #7]
 800cf9e:	7013      	strb	r3, [r2, #0]
}
 800cfa0:	bf00      	nop
 800cfa2:	370c      	adds	r7, #12
 800cfa4:	46bd      	mov	sp, r7
 800cfa6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cfaa:	4770      	bx	lr
 800cfac:	20001b28 	.word	0x20001b28
 800cfb0:	20001bd4 	.word	0x20001bd4
 800cfb4:	20001b2c 	.word	0x20001b2c
 800cfb8:	20001b32 	.word	0x20001b32
 800cfbc:	00000000 	.word	0x00000000

0800cfc0 <CorrectCarDirection>:

//
void CorrectCarDirection(DriveState state)
{
 800cfc0:	b580      	push	{r7, lr}
 800cfc2:	b086      	sub	sp, #24
 800cfc4:	af00      	add	r7, sp, #0
 800cfc6:	4603      	mov	r3, r0
 800cfc8:	71fb      	strb	r3, [r7, #7]
	//
	if (Motor_Expected_Axis_Speeds[Axis_X] == 0 && Motor_Expected_Axis_Speeds[Axis_Z] == 0)
 800cfca:	4b4b      	ldr	r3, [pc, #300]	; (800d0f8 <CorrectCarDirection+0x138>)
 800cfcc:	edd3 7a00 	vldr	s15, [r3]
 800cfd0:	eef5 7a40 	vcmp.f32	s15, #0.0
 800cfd4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800cfd8:	d107      	bne.n	800cfea <CorrectCarDirection+0x2a>
 800cfda:	4b47      	ldr	r3, [pc, #284]	; (800d0f8 <CorrectCarDirection+0x138>)
 800cfdc:	edd3 7a02 	vldr	s15, [r3, #8]
 800cfe0:	eef5 7a40 	vcmp.f32	s15, #0.0
 800cfe4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800cfe8:	d07e      	beq.n	800d0e8 <CorrectCarDirection+0x128>
	{
		return;
	}

	//return;
	float k = StepLength + 0.005 * fabs(Motor_Expected_Axis_Speeds[Axis_X]);
 800cfea:	4b43      	ldr	r3, [pc, #268]	; (800d0f8 <CorrectCarDirection+0x138>)
 800cfec:	edd3 7a00 	vldr	s15, [r3]
 800cff0:	eef0 7ae7 	vabs.f32	s15, s15
 800cff4:	ee17 0a90 	vmov	r0, s15
 800cff8:	f7f3 faa6 	bl	8000548 <__aeabi_f2d>
 800cffc:	a33c      	add	r3, pc, #240	; (adr r3, 800d0f0 <CorrectCarDirection+0x130>)
 800cffe:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d002:	f7f3 faf9 	bl	80005f8 <__aeabi_dmul>
 800d006:	4602      	mov	r2, r0
 800d008:	460b      	mov	r3, r1
 800d00a:	4610      	mov	r0, r2
 800d00c:	4619      	mov	r1, r3
 800d00e:	f04f 0200 	mov.w	r2, #0
 800d012:	4b3a      	ldr	r3, [pc, #232]	; (800d0fc <CorrectCarDirection+0x13c>)
 800d014:	f7f3 f93a 	bl	800028c <__adddf3>
 800d018:	4602      	mov	r2, r0
 800d01a:	460b      	mov	r3, r1
 800d01c:	4610      	mov	r0, r2
 800d01e:	4619      	mov	r1, r3
 800d020:	f7f3 fde2 	bl	8000be8 <__aeabi_d2f>
 800d024:	4603      	mov	r3, r0
 800d026:	613b      	str	r3, [r7, #16]

	//
	float x = 0.0;
 800d028:	f04f 0300 	mov.w	r3, #0
 800d02c:	60fb      	str	r3, [r7, #12]
	float y = 0.0;
 800d02e:	f04f 0300 	mov.w	r3, #0
 800d032:	60bb      	str	r3, [r7, #8]
	float z = 0.0;
 800d034:	f04f 0300 	mov.w	r3, #0
 800d038:	617b      	str	r3, [r7, #20]

	switch (state)
 800d03a:	79fb      	ldrb	r3, [r7, #7]
 800d03c:	3b01      	subs	r3, #1
 800d03e:	2b04      	cmp	r3, #4
 800d040:	d82a      	bhi.n	800d098 <CorrectCarDirection+0xd8>
 800d042:	a201      	add	r2, pc, #4	; (adr r2, 800d048 <CorrectCarDirection+0x88>)
 800d044:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800d048:	0800d05d 	.word	0x0800d05d
 800d04c:	0800d06b 	.word	0x0800d06b
 800d050:	0800d091 	.word	0x0800d091
 800d054:	0800d071 	.word	0x0800d071
 800d058:	0800d083 	.word	0x0800d083
	{
		case DriveState_Left:
			z = -k;
 800d05c:	edd7 7a04 	vldr	s15, [r7, #16]
 800d060:	eef1 7a67 	vneg.f32	s15, s15
 800d064:	edc7 7a05 	vstr	s15, [r7, #20]
			break;
 800d068:	e017      	b.n	800d09a <CorrectCarDirection+0xda>
		case DriveState_Right:
			z = k;
 800d06a:	693b      	ldr	r3, [r7, #16]
 800d06c:	617b      	str	r3, [r7, #20]
			break;
 800d06e:	e014      	b.n	800d09a <CorrectCarDirection+0xda>
		case DriveState_Sharp_Left:
			z = -k * 2;
 800d070:	edd7 7a04 	vldr	s15, [r7, #16]
 800d074:	eef1 7a67 	vneg.f32	s15, s15
 800d078:	ee77 7aa7 	vadd.f32	s15, s15, s15
 800d07c:	edc7 7a05 	vstr	s15, [r7, #20]
			break;
 800d080:	e00b      	b.n	800d09a <CorrectCarDirection+0xda>
		case DriveState_Sharp_Right:
			z = k * 2;
 800d082:	edd7 7a04 	vldr	s15, [r7, #16]
 800d086:	ee77 7aa7 	vadd.f32	s15, s15, s15
 800d08a:	edc7 7a05 	vstr	s15, [r7, #20]
			break;
 800d08e:	e004      	b.n	800d09a <CorrectCarDirection+0xda>
		case DriveState_Normal:
			Motor_Expected_Axis_Speeds[Axis_Z] = 0;
 800d090:	4b19      	ldr	r3, [pc, #100]	; (800d0f8 <CorrectCarDirection+0x138>)
 800d092:	f04f 0200 	mov.w	r2, #0
 800d096:	609a      	str	r2, [r3, #8]
		default:
			break;
 800d098:	bf00      	nop
	}

	if (Motor_Expected_Axis_Speeds[Axis_X] < 0)
 800d09a:	4b17      	ldr	r3, [pc, #92]	; (800d0f8 <CorrectCarDirection+0x138>)
 800d09c:	edd3 7a00 	vldr	s15, [r3]
 800d0a0:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800d0a4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d0a8:	d505      	bpl.n	800d0b6 <CorrectCarDirection+0xf6>
	{
		z = -z;
 800d0aa:	edd7 7a05 	vldr	s15, [r7, #20]
 800d0ae:	eef1 7a67 	vneg.f32	s15, s15
 800d0b2:	edc7 7a05 	vstr	s15, [r7, #20]
	}

	if (Motor_Expected_Axis_Speeds[Axis_Z] * z < 0)
 800d0b6:	4b10      	ldr	r3, [pc, #64]	; (800d0f8 <CorrectCarDirection+0x138>)
 800d0b8:	ed93 7a02 	vldr	s14, [r3, #8]
 800d0bc:	edd7 7a05 	vldr	s15, [r7, #20]
 800d0c0:	ee67 7a27 	vmul.f32	s15, s14, s15
 800d0c4:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800d0c8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d0cc:	d503      	bpl.n	800d0d6 <CorrectCarDirection+0x116>
	{
		Motor_Expected_Axis_Speeds[Axis_Z] = 0;
 800d0ce:	4b0a      	ldr	r3, [pc, #40]	; (800d0f8 <CorrectCarDirection+0x138>)
 800d0d0:	f04f 0200 	mov.w	r2, #0
 800d0d4:	609a      	str	r2, [r3, #8]
	}

	AddCarSpeed(x, y, z);
 800d0d6:	ed97 1a05 	vldr	s2, [r7, #20]
 800d0da:	edd7 0a02 	vldr	s1, [r7, #8]
 800d0de:	ed97 0a03 	vldr	s0, [r7, #12]
 800d0e2:	f000 fe99 	bl	800de18 <AddCarSpeed>
 800d0e6:	e000      	b.n	800d0ea <CorrectCarDirection+0x12a>
		return;
 800d0e8:	bf00      	nop
}
 800d0ea:	3718      	adds	r7, #24
 800d0ec:	46bd      	mov	sp, r7
 800d0ee:	bd80      	pop	{r7, pc}
 800d0f0:	47ae147b 	.word	0x47ae147b
 800d0f4:	3f747ae1 	.word	0x3f747ae1
 800d0f8:	20001bd4 	.word	0x20001bd4
 800d0fc:	3fd00000 	.word	0x3fd00000

0800d100 <UpdateCommand>:

void UpdateCommand()
{
 800d100:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 800d104:	b082      	sub	sp, #8
 800d106:	af00      	add	r7, sp, #0
	//
	if (StatusControl_RuningFlag == 0)
 800d108:	4b9b      	ldr	r3, [pc, #620]	; (800d378 <UpdateCommand+0x278>)
 800d10a:	781b      	ldrb	r3, [r3, #0]
 800d10c:	2b00      	cmp	r3, #0
 800d10e:	f000 8129 	beq.w	800d364 <UpdateCommand+0x264>
	{
		return;
	}

	//
	if (Command_Index >= 0 && Commands[Command_Index].RunCommand_Time > 0 && uwTick - Last_RunCommand_Time < Commands[Command_Index].Duration)
 800d112:	4b9a      	ldr	r3, [pc, #616]	; (800d37c <UpdateCommand+0x27c>)
 800d114:	681b      	ldr	r3, [r3, #0]
 800d116:	2b00      	cmp	r3, #0
 800d118:	db20      	blt.n	800d15c <UpdateCommand+0x5c>
 800d11a:	4b98      	ldr	r3, [pc, #608]	; (800d37c <UpdateCommand+0x27c>)
 800d11c:	681a      	ldr	r2, [r3, #0]
 800d11e:	4998      	ldr	r1, [pc, #608]	; (800d380 <UpdateCommand+0x280>)
 800d120:	4613      	mov	r3, r2
 800d122:	005b      	lsls	r3, r3, #1
 800d124:	4413      	add	r3, r2
 800d126:	009b      	lsls	r3, r3, #2
 800d128:	440b      	add	r3, r1
 800d12a:	3308      	adds	r3, #8
 800d12c:	681b      	ldr	r3, [r3, #0]
 800d12e:	2b00      	cmp	r3, #0
 800d130:	d014      	beq.n	800d15c <UpdateCommand+0x5c>
 800d132:	4b94      	ldr	r3, [pc, #592]	; (800d384 <UpdateCommand+0x284>)
 800d134:	681a      	ldr	r2, [r3, #0]
 800d136:	4b94      	ldr	r3, [pc, #592]	; (800d388 <UpdateCommand+0x288>)
 800d138:	681b      	ldr	r3, [r3, #0]
 800d13a:	1ad1      	subs	r1, r2, r3
 800d13c:	4b8f      	ldr	r3, [pc, #572]	; (800d37c <UpdateCommand+0x27c>)
 800d13e:	681a      	ldr	r2, [r3, #0]
 800d140:	488f      	ldr	r0, [pc, #572]	; (800d380 <UpdateCommand+0x280>)
 800d142:	4613      	mov	r3, r2
 800d144:	005b      	lsls	r3, r3, #1
 800d146:	4413      	add	r3, r2
 800d148:	009b      	lsls	r3, r3, #2
 800d14a:	4403      	add	r3, r0
 800d14c:	3304      	adds	r3, #4
 800d14e:	681b      	ldr	r3, [r3, #0]
 800d150:	4299      	cmp	r1, r3
 800d152:	d203      	bcs.n	800d15c <UpdateCommand+0x5c>
	{
		Command_Duration_Flag = 1;
 800d154:	4b8d      	ldr	r3, [pc, #564]	; (800d38c <UpdateCommand+0x28c>)
 800d156:	2201      	movs	r2, #1
 800d158:	701a      	strb	r2, [r3, #0]
		return;
 800d15a:	e108      	b.n	800d36e <UpdateCommand+0x26e>
	}

	//
	if (Command_Duration_Flag == 1)
 800d15c:	4b8b      	ldr	r3, [pc, #556]	; (800d38c <UpdateCommand+0x28c>)
 800d15e:	781b      	ldrb	r3, [r3, #0]
 800d160:	2b01      	cmp	r3, #1
 800d162:	d11a      	bne.n	800d19a <UpdateCommand+0x9a>
	{

		switch (Commands[Command_Index].Type)
		{
			default:
				if (RealState == DriveState_Normal)
 800d164:	4b8a      	ldr	r3, [pc, #552]	; (800d390 <UpdateCommand+0x290>)
 800d166:	781b      	ldrb	r3, [r3, #0]
 800d168:	2b03      	cmp	r3, #3
 800d16a:	d112      	bne.n	800d192 <UpdateCommand+0x92>
				{
					SetCarSpeed(Default_Speed, 0, 0);
 800d16c:	4b89      	ldr	r3, [pc, #548]	; (800d394 <UpdateCommand+0x294>)
 800d16e:	edd3 7a00 	vldr	s15, [r3]
 800d172:	ed9f 1a89 	vldr	s2, [pc, #548]	; 800d398 <UpdateCommand+0x298>
 800d176:	eddf 0a88 	vldr	s1, [pc, #544]	; 800d398 <UpdateCommand+0x298>
 800d17a:	eeb0 0a67 	vmov.f32	s0, s15
 800d17e:	f000 fe7b 	bl	800de78 <SetCarSpeed>
					Command_Duration_Flag = 1;
					//
					return;

				}
				break;
 800d182:	bf00      	nop
		}

		Command_Duration_Flag = 0;
 800d184:	4b81      	ldr	r3, [pc, #516]	; (800d38c <UpdateCommand+0x28c>)
 800d186:	2200      	movs	r2, #0
 800d188:	701a      	strb	r2, [r3, #0]

		AbnormaldState = DriveState_Normal;
 800d18a:	4b84      	ldr	r3, [pc, #528]	; (800d39c <UpdateCommand+0x29c>)
 800d18c:	2203      	movs	r2, #3
 800d18e:	701a      	strb	r2, [r3, #0]
 800d190:	e003      	b.n	800d19a <UpdateCommand+0x9a>
					Command_Duration_Flag = 1;
 800d192:	4b7e      	ldr	r3, [pc, #504]	; (800d38c <UpdateCommand+0x28c>)
 800d194:	2201      	movs	r2, #1
 800d196:	701a      	strb	r2, [r3, #0]
					return;
 800d198:	e0e9      	b.n	800d36e <UpdateCommand+0x26e>

	}

	//
	if (uwTick - Last_RunCommand_Time < Command_CooldownTime * (100.0 - Motor_Expected_Axis_Speeds[Axis_X]) + (Command_Index >= 0 ? Commands[Command_Index].Duration : 0))
 800d19a:	4b7a      	ldr	r3, [pc, #488]	; (800d384 <UpdateCommand+0x284>)
 800d19c:	681a      	ldr	r2, [r3, #0]
 800d19e:	4b7a      	ldr	r3, [pc, #488]	; (800d388 <UpdateCommand+0x288>)
 800d1a0:	681b      	ldr	r3, [r3, #0]
 800d1a2:	1ad3      	subs	r3, r2, r3
 800d1a4:	4618      	mov	r0, r3
 800d1a6:	f7f3 f9ad 	bl	8000504 <__aeabi_ui2d>
 800d1aa:	4604      	mov	r4, r0
 800d1ac:	460d      	mov	r5, r1
 800d1ae:	4b7c      	ldr	r3, [pc, #496]	; (800d3a0 <UpdateCommand+0x2a0>)
 800d1b0:	681b      	ldr	r3, [r3, #0]
 800d1b2:	4618      	mov	r0, r3
 800d1b4:	f7f3 f9c8 	bl	8000548 <__aeabi_f2d>
 800d1b8:	4602      	mov	r2, r0
 800d1ba:	460b      	mov	r3, r1
 800d1bc:	f04f 0000 	mov.w	r0, #0
 800d1c0:	4978      	ldr	r1, [pc, #480]	; (800d3a4 <UpdateCommand+0x2a4>)
 800d1c2:	f7f3 f861 	bl	8000288 <__aeabi_dsub>
 800d1c6:	4602      	mov	r2, r0
 800d1c8:	460b      	mov	r3, r1
 800d1ca:	4610      	mov	r0, r2
 800d1cc:	4619      	mov	r1, r3
 800d1ce:	f04f 0200 	mov.w	r2, #0
 800d1d2:	4b75      	ldr	r3, [pc, #468]	; (800d3a8 <UpdateCommand+0x2a8>)
 800d1d4:	f7f3 fa10 	bl	80005f8 <__aeabi_dmul>
 800d1d8:	4602      	mov	r2, r0
 800d1da:	460b      	mov	r3, r1
 800d1dc:	4690      	mov	r8, r2
 800d1de:	4699      	mov	r9, r3
 800d1e0:	4b66      	ldr	r3, [pc, #408]	; (800d37c <UpdateCommand+0x27c>)
 800d1e2:	681b      	ldr	r3, [r3, #0]
 800d1e4:	2b00      	cmp	r3, #0
 800d1e6:	db0d      	blt.n	800d204 <UpdateCommand+0x104>
 800d1e8:	4b64      	ldr	r3, [pc, #400]	; (800d37c <UpdateCommand+0x27c>)
 800d1ea:	681a      	ldr	r2, [r3, #0]
 800d1ec:	4964      	ldr	r1, [pc, #400]	; (800d380 <UpdateCommand+0x280>)
 800d1ee:	4613      	mov	r3, r2
 800d1f0:	005b      	lsls	r3, r3, #1
 800d1f2:	4413      	add	r3, r2
 800d1f4:	009b      	lsls	r3, r3, #2
 800d1f6:	440b      	add	r3, r1
 800d1f8:	3304      	adds	r3, #4
 800d1fa:	681b      	ldr	r3, [r3, #0]
 800d1fc:	4618      	mov	r0, r3
 800d1fe:	f7f3 f981 	bl	8000504 <__aeabi_ui2d>
 800d202:	e003      	b.n	800d20c <UpdateCommand+0x10c>
 800d204:	f04f 0000 	mov.w	r0, #0
 800d208:	f04f 0100 	mov.w	r1, #0
 800d20c:	4642      	mov	r2, r8
 800d20e:	464b      	mov	r3, r9
 800d210:	f7f3 f83c 	bl	800028c <__adddf3>
 800d214:	4602      	mov	r2, r0
 800d216:	460b      	mov	r3, r1
 800d218:	4620      	mov	r0, r4
 800d21a:	4629      	mov	r1, r5
 800d21c:	f7f3 fc5e 	bl	8000adc <__aeabi_dcmplt>
 800d220:	4603      	mov	r3, r0
 800d222:	2b00      	cmp	r3, #0
 800d224:	f040 80a0 	bne.w	800d368 <UpdateCommand+0x268>
	{
		return;
	}

	//
	if (DriveState_Intersection != RealState && DriveState_Turn_Left != RealState && DriveState_Turn_Right != RealState)
 800d228:	4b59      	ldr	r3, [pc, #356]	; (800d390 <UpdateCommand+0x290>)
 800d22a:	781b      	ldrb	r3, [r3, #0]
 800d22c:	2b00      	cmp	r3, #0
 800d22e:	d01d      	beq.n	800d26c <UpdateCommand+0x16c>
 800d230:	4b57      	ldr	r3, [pc, #348]	; (800d390 <UpdateCommand+0x290>)
 800d232:	781b      	ldrb	r3, [r3, #0]
 800d234:	2b07      	cmp	r3, #7
 800d236:	d019      	beq.n	800d26c <UpdateCommand+0x16c>
 800d238:	4b55      	ldr	r3, [pc, #340]	; (800d390 <UpdateCommand+0x290>)
 800d23a:	781b      	ldrb	r3, [r3, #0]
 800d23c:	2b08      	cmp	r3, #8
 800d23e:	d015      	beq.n	800d26c <UpdateCommand+0x16c>
	{
		if (Motor_Expected_Axis_Speeds[Axis_X] == 0 && Motor_Expected_Axis_Speeds[Axis_Z] == 0 && DriveState_Derailment == RealState)
 800d240:	4b57      	ldr	r3, [pc, #348]	; (800d3a0 <UpdateCommand+0x2a0>)
 800d242:	edd3 7a00 	vldr	s15, [r3]
 800d246:	eef5 7a40 	vcmp.f32	s15, #0.0
 800d24a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d24e:	f040 808d 	bne.w	800d36c <UpdateCommand+0x26c>
 800d252:	4b53      	ldr	r3, [pc, #332]	; (800d3a0 <UpdateCommand+0x2a0>)
 800d254:	edd3 7a02 	vldr	s15, [r3, #8]
 800d258:	eef5 7a40 	vcmp.f32	s15, #0.0
 800d25c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d260:	f040 8084 	bne.w	800d36c <UpdateCommand+0x26c>
 800d264:	4b4a      	ldr	r3, [pc, #296]	; (800d390 <UpdateCommand+0x290>)
 800d266:	781b      	ldrb	r3, [r3, #0]
 800d268:	2b06      	cmp	r3, #6
 800d26a:	d17f      	bne.n	800d36c <UpdateCommand+0x26c>
			return;
		}

	}

	int index = Command_Index + 1;
 800d26c:	4b43      	ldr	r3, [pc, #268]	; (800d37c <UpdateCommand+0x27c>)
 800d26e:	681b      	ldr	r3, [r3, #0]
 800d270:	3301      	adds	r3, #1
 800d272:	607b      	str	r3, [r7, #4]
	if (index > Command_Number - 1)
 800d274:	4b4d      	ldr	r3, [pc, #308]	; (800d3ac <UpdateCommand+0x2ac>)
 800d276:	781b      	ldrb	r3, [r3, #0]
 800d278:	461a      	mov	r2, r3
 800d27a:	687b      	ldr	r3, [r7, #4]
 800d27c:	4293      	cmp	r3, r2
 800d27e:	db08      	blt.n	800d292 <UpdateCommand+0x192>
	{
		//
		if (Mode == Command_Mode_OneTime)
 800d280:	4b4b      	ldr	r3, [pc, #300]	; (800d3b0 <UpdateCommand+0x2b0>)
 800d282:	781b      	ldrb	r3, [r3, #0]
 800d284:	2b01      	cmp	r3, #1
 800d286:	d102      	bne.n	800d28e <UpdateCommand+0x18e>
		{
			Status_Control_Clear();
 800d288:	f7ff fe48 	bl	800cf1c <Status_Control_Clear>
 800d28c:	e001      	b.n	800d292 <UpdateCommand+0x192>
		}
		else
		{
			index = 0;
 800d28e:	2300      	movs	r3, #0
 800d290:	607b      	str	r3, [r7, #4]
		}
	}

	Command_Index = index;
 800d292:	4a3a      	ldr	r2, [pc, #232]	; (800d37c <UpdateCommand+0x27c>)
 800d294:	687b      	ldr	r3, [r7, #4]
 800d296:	6013      	str	r3, [r2, #0]

	//
	switch (Commands[Command_Index].Type)
 800d298:	4b38      	ldr	r3, [pc, #224]	; (800d37c <UpdateCommand+0x27c>)
 800d29a:	681a      	ldr	r2, [r3, #0]
 800d29c:	4938      	ldr	r1, [pc, #224]	; (800d380 <UpdateCommand+0x280>)
 800d29e:	4613      	mov	r3, r2
 800d2a0:	005b      	lsls	r3, r3, #1
 800d2a2:	4413      	add	r3, r2
 800d2a4:	009b      	lsls	r3, r3, #2
 800d2a6:	440b      	add	r3, r1
 800d2a8:	781b      	ldrb	r3, [r3, #0]
 800d2aa:	2b04      	cmp	r3, #4
 800d2ac:	d849      	bhi.n	800d342 <UpdateCommand+0x242>
 800d2ae:	a201      	add	r2, pc, #4	; (adr r2, 800d2b4 <UpdateCommand+0x1b4>)
 800d2b0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800d2b4:	0800d343 	.word	0x0800d343
 800d2b8:	0800d2c9 	.word	0x0800d2c9
 800d2bc:	0800d2f5 	.word	0x0800d2f5
 800d2c0:	0800d343 	.word	0x0800d343
 800d2c4:	0800d325 	.word	0x0800d325
	{
		case Command_Forward:
			break;
		case Command_Left:
			SetCarSpeed(Default_Speed * 0.5, 0, Default_Speed);
 800d2c8:	4b32      	ldr	r3, [pc, #200]	; (800d394 <UpdateCommand+0x294>)
 800d2ca:	edd3 7a00 	vldr	s15, [r3]
 800d2ce:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 800d2d2:	ee67 7a87 	vmul.f32	s15, s15, s14
 800d2d6:	4b2f      	ldr	r3, [pc, #188]	; (800d394 <UpdateCommand+0x294>)
 800d2d8:	ed93 7a00 	vldr	s14, [r3]
 800d2dc:	eeb0 1a47 	vmov.f32	s2, s14
 800d2e0:	eddf 0a2d 	vldr	s1, [pc, #180]	; 800d398 <UpdateCommand+0x298>
 800d2e4:	eeb0 0a67 	vmov.f32	s0, s15
 800d2e8:	f000 fdc6 	bl	800de78 <SetCarSpeed>
			AbnormaldState = DriveState_Sharp_Right;
 800d2ec:	4b2b      	ldr	r3, [pc, #172]	; (800d39c <UpdateCommand+0x29c>)
 800d2ee:	2205      	movs	r2, #5
 800d2f0:	701a      	strb	r2, [r3, #0]
			break;
 800d2f2:	e026      	b.n	800d342 <UpdateCommand+0x242>
		case Command_Right:
			SetCarSpeed(Default_Speed * 0.5, 0, -Default_Speed);
 800d2f4:	4b27      	ldr	r3, [pc, #156]	; (800d394 <UpdateCommand+0x294>)
 800d2f6:	edd3 7a00 	vldr	s15, [r3]
 800d2fa:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 800d2fe:	ee27 7a87 	vmul.f32	s14, s15, s14
 800d302:	4b24      	ldr	r3, [pc, #144]	; (800d394 <UpdateCommand+0x294>)
 800d304:	edd3 7a00 	vldr	s15, [r3]
 800d308:	eef1 7a67 	vneg.f32	s15, s15
 800d30c:	eeb0 1a67 	vmov.f32	s2, s15
 800d310:	eddf 0a21 	vldr	s1, [pc, #132]	; 800d398 <UpdateCommand+0x298>
 800d314:	eeb0 0a47 	vmov.f32	s0, s14
 800d318:	f000 fdae 	bl	800de78 <SetCarSpeed>
			AbnormaldState = DriveState_Sharp_Left;
 800d31c:	4b1f      	ldr	r3, [pc, #124]	; (800d39c <UpdateCommand+0x29c>)
 800d31e:	2204      	movs	r2, #4
 800d320:	701a      	strb	r2, [r3, #0]
			break;
 800d322:	e00e      	b.n	800d342 <UpdateCommand+0x242>
		case Command_Rotation:
			SetCarSpeed(0, 0, Default_Speed);
 800d324:	4b1b      	ldr	r3, [pc, #108]	; (800d394 <UpdateCommand+0x294>)
 800d326:	edd3 7a00 	vldr	s15, [r3]
 800d32a:	eeb0 1a67 	vmov.f32	s2, s15
 800d32e:	eddf 0a1a 	vldr	s1, [pc, #104]	; 800d398 <UpdateCommand+0x298>
 800d332:	ed9f 0a19 	vldr	s0, [pc, #100]	; 800d398 <UpdateCommand+0x298>
 800d336:	f000 fd9f 	bl	800de78 <SetCarSpeed>
			AbnormaldState = DriveState_Sharp_Right;
 800d33a:	4b18      	ldr	r3, [pc, #96]	; (800d39c <UpdateCommand+0x29c>)
 800d33c:	2205      	movs	r2, #5
 800d33e:	701a      	strb	r2, [r3, #0]
			break;
 800d340:	bf00      	nop

			break;
	}

	//
	Commands[Command_Index].RunCommand_Time = Last_RunCommand_Time = uwTick;
 800d342:	4b10      	ldr	r3, [pc, #64]	; (800d384 <UpdateCommand+0x284>)
 800d344:	681b      	ldr	r3, [r3, #0]
 800d346:	4a10      	ldr	r2, [pc, #64]	; (800d388 <UpdateCommand+0x288>)
 800d348:	6013      	str	r3, [r2, #0]
 800d34a:	4b0c      	ldr	r3, [pc, #48]	; (800d37c <UpdateCommand+0x27c>)
 800d34c:	681a      	ldr	r2, [r3, #0]
 800d34e:	4b0e      	ldr	r3, [pc, #56]	; (800d388 <UpdateCommand+0x288>)
 800d350:	6819      	ldr	r1, [r3, #0]
 800d352:	480b      	ldr	r0, [pc, #44]	; (800d380 <UpdateCommand+0x280>)
 800d354:	4613      	mov	r3, r2
 800d356:	005b      	lsls	r3, r3, #1
 800d358:	4413      	add	r3, r2
 800d35a:	009b      	lsls	r3, r3, #2
 800d35c:	4403      	add	r3, r0
 800d35e:	3308      	adds	r3, #8
 800d360:	6019      	str	r1, [r3, #0]
 800d362:	e004      	b.n	800d36e <UpdateCommand+0x26e>
		return;
 800d364:	bf00      	nop
 800d366:	e002      	b.n	800d36e <UpdateCommand+0x26e>
		return;
 800d368:	bf00      	nop
 800d36a:	e000      	b.n	800d36e <UpdateCommand+0x26e>
			return;
 800d36c:	bf00      	nop
}
 800d36e:	3708      	adds	r7, #8
 800d370:	46bd      	mov	sp, r7
 800d372:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 800d376:	bf00      	nop
 800d378:	20001b28 	.word	0x20001b28
 800d37c:	20000168 	.word	0x20000168
 800d380:	20000078 	.word	0x20000078
 800d384:	200011c4 	.word	0x200011c4
 800d388:	20001b24 	.word	0x20001b24
 800d38c:	20001b29 	.word	0x20001b29
 800d390:	20001b30 	.word	0x20001b30
 800d394:	20001b2c 	.word	0x20001b2c
 800d398:	00000000 	.word	0x00000000
 800d39c:	20001b31 	.word	0x20001b31
 800d3a0:	20001bd4 	.word	0x20001bd4
 800d3a4:	40590000 	.word	0x40590000
 800d3a8:	40260000 	.word	0x40260000
 800d3ac:	20000074 	.word	0x20000074
 800d3b0:	20001b32 	.word	0x20001b32

0800d3b4 <ApplyCommand>:

void ApplyCommand()
{
 800d3b4:	b580      	push	{r7, lr}
 800d3b6:	b082      	sub	sp, #8
 800d3b8:	af00      	add	r7, sp, #0
	DriveState state = RealState;
 800d3ba:	4b09      	ldr	r3, [pc, #36]	; (800d3e0 <ApplyCommand+0x2c>)
 800d3bc:	781b      	ldrb	r3, [r3, #0]
 800d3be:	71fb      	strb	r3, [r7, #7]
	//if (RealState != DriveState_Left && RealState != DriveState_Right && RealState != DriveState_Sharp_Left && RealState != DriveState_Sharp_Right && RealState != DriveState_Normal)
	if (AbnormaldState != DriveState_Normal)
 800d3c0:	4b08      	ldr	r3, [pc, #32]	; (800d3e4 <ApplyCommand+0x30>)
 800d3c2:	781b      	ldrb	r3, [r3, #0]
 800d3c4:	2b03      	cmp	r3, #3
 800d3c6:	d001      	beq.n	800d3cc <ApplyCommand+0x18>
	{
		state = DriveState_Derailment;
 800d3c8:	2306      	movs	r3, #6
 800d3ca:	71fb      	strb	r3, [r7, #7]
	}

	//
	CorrectCarDirection(state);
 800d3cc:	79fb      	ldrb	r3, [r7, #7]
 800d3ce:	4618      	mov	r0, r3
 800d3d0:	f7ff fdf6 	bl	800cfc0 <CorrectCarDirection>
	//
	Periodic_UpdateAndSet_Car_ExpectedSpeed();
 800d3d4:	f000 fbca 	bl	800db6c <Periodic_UpdateAndSet_Car_ExpectedSpeed>
}
 800d3d8:	bf00      	nop
 800d3da:	3708      	adds	r7, #8
 800d3dc:	46bd      	mov	sp, r7
 800d3de:	bd80      	pop	{r7, pc}
 800d3e0:	20001b30 	.word	0x20001b30
 800d3e4:	20001b31 	.word	0x20001b31

0800d3e8 <Periodic_Status_Control>:

// 
void Periodic_Status_Control()
{
 800d3e8:	b580      	push	{r7, lr}
 800d3ea:	af00      	add	r7, sp, #0
	//
	RealState = GetDriveState();
 800d3ec:	f000 fd8e 	bl	800df0c <GetDriveState>
 800d3f0:	4603      	mov	r3, r0
 800d3f2:	461a      	mov	r2, r3
 800d3f4:	4b03      	ldr	r3, [pc, #12]	; (800d404 <Periodic_Status_Control+0x1c>)
 800d3f6:	701a      	strb	r2, [r3, #0]
	//
	UpdateCommand();
 800d3f8:	f7ff fe82 	bl	800d100 <UpdateCommand>
	//
	ApplyCommand();
 800d3fc:	f7ff ffda 	bl	800d3b4 <ApplyCommand>
}
 800d400:	bf00      	nop
 800d402:	bd80      	pop	{r7, pc}
 800d404:	20001b30 	.word	0x20001b30

0800d408 <GetBatteryLevel>:
uint8_t ID[4];          //ID
uint32_t i;

//
float GetBatteryLevel()
{
 800d408:	b580      	push	{r7, lr}
 800d40a:	af00      	add	r7, sp, #0
	return Get_ADCChannelValue(&hadc1, ADC_CHANNEL_4) * 3.3 * 11 / 4096;
 800d40c:	2104      	movs	r1, #4
 800d40e:	4818      	ldr	r0, [pc, #96]	; (800d470 <GetBatteryLevel+0x68>)
 800d410:	f7fe fd1a 	bl	800be48 <Get_ADCChannelValue>
 800d414:	4603      	mov	r3, r0
 800d416:	4618      	mov	r0, r3
 800d418:	f7f3 f884 	bl	8000524 <__aeabi_i2d>
 800d41c:	a312      	add	r3, pc, #72	; (adr r3, 800d468 <GetBatteryLevel+0x60>)
 800d41e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d422:	f7f3 f8e9 	bl	80005f8 <__aeabi_dmul>
 800d426:	4602      	mov	r2, r0
 800d428:	460b      	mov	r3, r1
 800d42a:	4610      	mov	r0, r2
 800d42c:	4619      	mov	r1, r3
 800d42e:	f04f 0200 	mov.w	r2, #0
 800d432:	4b10      	ldr	r3, [pc, #64]	; (800d474 <GetBatteryLevel+0x6c>)
 800d434:	f7f3 f8e0 	bl	80005f8 <__aeabi_dmul>
 800d438:	4602      	mov	r2, r0
 800d43a:	460b      	mov	r3, r1
 800d43c:	4610      	mov	r0, r2
 800d43e:	4619      	mov	r1, r3
 800d440:	f04f 0200 	mov.w	r2, #0
 800d444:	4b0c      	ldr	r3, [pc, #48]	; (800d478 <GetBatteryLevel+0x70>)
 800d446:	f7f3 fa01 	bl	800084c <__aeabi_ddiv>
 800d44a:	4602      	mov	r2, r0
 800d44c:	460b      	mov	r3, r1
 800d44e:	4610      	mov	r0, r2
 800d450:	4619      	mov	r1, r3
 800d452:	f7f3 fbc9 	bl	8000be8 <__aeabi_d2f>
 800d456:	4603      	mov	r3, r0
 800d458:	ee07 3a90 	vmov	s15, r3
}
 800d45c:	eeb0 0a67 	vmov.f32	s0, s15
 800d460:	bd80      	pop	{r7, pc}
 800d462:	bf00      	nop
 800d464:	f3af 8000 	nop.w
 800d468:	66666666 	.word	0x66666666
 800d46c:	400a6666 	.word	0x400a6666
 800d470:	200003ec 	.word	0x200003ec
 800d474:	40260000 	.word	0x40260000
 800d478:	40b00000 	.word	0x40b00000
 800d47c:	00000000 	.word	0x00000000

0800d480 <GetInternalTemperature>:

//
float GetInternalTemperature()
{
 800d480:	b580      	push	{r7, lr}
 800d482:	af00      	add	r7, sp, #0
	return ((Get_ADCChannelValue(&hadc1, ADC_CHANNEL_TEMPSENSOR) * 3.3 / 4096) - 0.76) / 0.0025 + 25;
 800d484:	2110      	movs	r1, #16
 800d486:	4824      	ldr	r0, [pc, #144]	; (800d518 <GetInternalTemperature+0x98>)
 800d488:	f7fe fcde 	bl	800be48 <Get_ADCChannelValue>
 800d48c:	4603      	mov	r3, r0
 800d48e:	4618      	mov	r0, r3
 800d490:	f7f3 f848 	bl	8000524 <__aeabi_i2d>
 800d494:	a31a      	add	r3, pc, #104	; (adr r3, 800d500 <GetInternalTemperature+0x80>)
 800d496:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d49a:	f7f3 f8ad 	bl	80005f8 <__aeabi_dmul>
 800d49e:	4602      	mov	r2, r0
 800d4a0:	460b      	mov	r3, r1
 800d4a2:	4610      	mov	r0, r2
 800d4a4:	4619      	mov	r1, r3
 800d4a6:	f04f 0200 	mov.w	r2, #0
 800d4aa:	4b1c      	ldr	r3, [pc, #112]	; (800d51c <GetInternalTemperature+0x9c>)
 800d4ac:	f7f3 f9ce 	bl	800084c <__aeabi_ddiv>
 800d4b0:	4602      	mov	r2, r0
 800d4b2:	460b      	mov	r3, r1
 800d4b4:	4610      	mov	r0, r2
 800d4b6:	4619      	mov	r1, r3
 800d4b8:	a313      	add	r3, pc, #76	; (adr r3, 800d508 <GetInternalTemperature+0x88>)
 800d4ba:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d4be:	f7f2 fee3 	bl	8000288 <__aeabi_dsub>
 800d4c2:	4602      	mov	r2, r0
 800d4c4:	460b      	mov	r3, r1
 800d4c6:	4610      	mov	r0, r2
 800d4c8:	4619      	mov	r1, r3
 800d4ca:	a311      	add	r3, pc, #68	; (adr r3, 800d510 <GetInternalTemperature+0x90>)
 800d4cc:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d4d0:	f7f3 f9bc 	bl	800084c <__aeabi_ddiv>
 800d4d4:	4602      	mov	r2, r0
 800d4d6:	460b      	mov	r3, r1
 800d4d8:	4610      	mov	r0, r2
 800d4da:	4619      	mov	r1, r3
 800d4dc:	f04f 0200 	mov.w	r2, #0
 800d4e0:	4b0f      	ldr	r3, [pc, #60]	; (800d520 <GetInternalTemperature+0xa0>)
 800d4e2:	f7f2 fed3 	bl	800028c <__adddf3>
 800d4e6:	4602      	mov	r2, r0
 800d4e8:	460b      	mov	r3, r1
 800d4ea:	4610      	mov	r0, r2
 800d4ec:	4619      	mov	r1, r3
 800d4ee:	f7f3 fb7b 	bl	8000be8 <__aeabi_d2f>
 800d4f2:	4603      	mov	r3, r0
 800d4f4:	ee07 3a90 	vmov	s15, r3
}
 800d4f8:	eeb0 0a67 	vmov.f32	s0, s15
 800d4fc:	bd80      	pop	{r7, pc}
 800d4fe:	bf00      	nop
 800d500:	66666666 	.word	0x66666666
 800d504:	400a6666 	.word	0x400a6666
 800d508:	851eb852 	.word	0x851eb852
 800d50c:	3fe851eb 	.word	0x3fe851eb
 800d510:	47ae147b 	.word	0x47ae147b
 800d514:	3f647ae1 	.word	0x3f647ae1
 800d518:	200003ec 	.word	0x200003ec
 800d51c:	40b00000 	.word	0x40b00000
 800d520:	40390000 	.word	0x40390000

0800d524 <EnableAllMotorEncoders>:

TIM_HandleTypeDef *Motor_Encoders[4] = { &htim1, &htim8, &htim5, &htim4 };

//
void EnableAllMotorEncoders()
{
 800d524:	b580      	push	{r7, lr}
 800d526:	b082      	sub	sp, #8
 800d528:	af00      	add	r7, sp, #0
	for (int var = 0; var < Motor_Number; ++var)
 800d52a:	2300      	movs	r3, #0
 800d52c:	607b      	str	r3, [r7, #4]
 800d52e:	e00a      	b.n	800d546 <EnableAllMotorEncoders+0x22>
	{
		HAL_TIM_Encoder_Start(Motor_Encoders[var], TIM_CHANNEL_ALL);
 800d530:	4a09      	ldr	r2, [pc, #36]	; (800d558 <EnableAllMotorEncoders+0x34>)
 800d532:	687b      	ldr	r3, [r7, #4]
 800d534:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800d538:	213c      	movs	r1, #60	; 0x3c
 800d53a:	4618      	mov	r0, r3
 800d53c:	f7f9 fef4 	bl	8007328 <HAL_TIM_Encoder_Start>
	for (int var = 0; var < Motor_Number; ++var)
 800d540:	687b      	ldr	r3, [r7, #4]
 800d542:	3301      	adds	r3, #1
 800d544:	607b      	str	r3, [r7, #4]
 800d546:	687b      	ldr	r3, [r7, #4]
 800d548:	2b03      	cmp	r3, #3
 800d54a:	ddf1      	ble.n	800d530 <EnableAllMotorEncoders+0xc>
	}
}
 800d54c:	bf00      	nop
 800d54e:	bf00      	nop
 800d550:	3708      	adds	r7, #8
 800d552:	46bd      	mov	sp, r7
 800d554:	bd80      	pop	{r7, pc}
 800d556:	bf00      	nop
 800d558:	2000017c 	.word	0x2000017c

0800d55c <UpdateAllMotorSpeed>:

//

void UpdateAllMotorSpeed()
{
 800d55c:	b5b0      	push	{r4, r5, r7, lr}
 800d55e:	b084      	sub	sp, #16
 800d560:	af00      	add	r7, sp, #0
	short speed_count;
	float speed_duty;

	for (int var = 0; var < Motor_Number; ++var)
 800d562:	2300      	movs	r3, #0
 800d564:	60fb      	str	r3, [r7, #12]
 800d566:	e03a      	b.n	800d5de <UpdateAllMotorSpeed+0x82>
	{
		speed_count = (short) __HAL_TIM_GET_COUNTER(Motor_Encoders[var]);
 800d568:	4a21      	ldr	r2, [pc, #132]	; (800d5f0 <UpdateAllMotorSpeed+0x94>)
 800d56a:	68fb      	ldr	r3, [r7, #12]
 800d56c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800d570:	681b      	ldr	r3, [r3, #0]
 800d572:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800d574:	817b      	strh	r3, [r7, #10]
		__HAL_TIM_SET_COUNTER(Motor_Encoders[var], 0);
 800d576:	4a1e      	ldr	r2, [pc, #120]	; (800d5f0 <UpdateAllMotorSpeed+0x94>)
 800d578:	68fb      	ldr	r3, [r7, #12]
 800d57a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800d57e:	681b      	ldr	r3, [r3, #0]
 800d580:	2200      	movs	r2, #0
 800d582:	625a      	str	r2, [r3, #36]	; 0x24

		//
		speed_duty = speed_count * 100.0 / Motor_Encoder_Max_Counts[var];
 800d584:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 800d588:	4618      	mov	r0, r3
 800d58a:	f7f2 ffcb 	bl	8000524 <__aeabi_i2d>
 800d58e:	f04f 0200 	mov.w	r2, #0
 800d592:	4b18      	ldr	r3, [pc, #96]	; (800d5f4 <UpdateAllMotorSpeed+0x98>)
 800d594:	f7f3 f830 	bl	80005f8 <__aeabi_dmul>
 800d598:	4602      	mov	r2, r0
 800d59a:	460b      	mov	r3, r1
 800d59c:	4614      	mov	r4, r2
 800d59e:	461d      	mov	r5, r3
 800d5a0:	4a15      	ldr	r2, [pc, #84]	; (800d5f8 <UpdateAllMotorSpeed+0x9c>)
 800d5a2:	68fb      	ldr	r3, [r7, #12]
 800d5a4:	009b      	lsls	r3, r3, #2
 800d5a6:	4413      	add	r3, r2
 800d5a8:	681b      	ldr	r3, [r3, #0]
 800d5aa:	4618      	mov	r0, r3
 800d5ac:	f7f2 ffcc 	bl	8000548 <__aeabi_f2d>
 800d5b0:	4602      	mov	r2, r0
 800d5b2:	460b      	mov	r3, r1
 800d5b4:	4620      	mov	r0, r4
 800d5b6:	4629      	mov	r1, r5
 800d5b8:	f7f3 f948 	bl	800084c <__aeabi_ddiv>
 800d5bc:	4602      	mov	r2, r0
 800d5be:	460b      	mov	r3, r1
 800d5c0:	4610      	mov	r0, r2
 800d5c2:	4619      	mov	r1, r3
 800d5c4:	f7f3 fb10 	bl	8000be8 <__aeabi_d2f>
 800d5c8:	4603      	mov	r3, r0
 800d5ca:	607b      	str	r3, [r7, #4]
		Motor_Actual_Speeds[var] = speed_duty;
 800d5cc:	4a0b      	ldr	r2, [pc, #44]	; (800d5fc <UpdateAllMotorSpeed+0xa0>)
 800d5ce:	68fb      	ldr	r3, [r7, #12]
 800d5d0:	009b      	lsls	r3, r3, #2
 800d5d2:	4413      	add	r3, r2
 800d5d4:	687a      	ldr	r2, [r7, #4]
 800d5d6:	601a      	str	r2, [r3, #0]
	for (int var = 0; var < Motor_Number; ++var)
 800d5d8:	68fb      	ldr	r3, [r7, #12]
 800d5da:	3301      	adds	r3, #1
 800d5dc:	60fb      	str	r3, [r7, #12]
 800d5de:	68fb      	ldr	r3, [r7, #12]
 800d5e0:	2b03      	cmp	r3, #3
 800d5e2:	ddc1      	ble.n	800d568 <UpdateAllMotorSpeed+0xc>
	}

}
 800d5e4:	bf00      	nop
 800d5e6:	bf00      	nop
 800d5e8:	3710      	adds	r7, #16
 800d5ea:	46bd      	mov	sp, r7
 800d5ec:	bdb0      	pop	{r4, r5, r7, pc}
 800d5ee:	bf00      	nop
 800d5f0:	2000017c 	.word	0x2000017c
 800d5f4:	40590000 	.word	0x40590000
 800d5f8:	2000016c 	.word	0x2000016c
 800d5fc:	20001b34 	.word	0x20001b34

0800d600 <InitMotorPID>:

struct _pid Motor_PID[4];

//PID
void InitMotorPID()
{
 800d600:	b480      	push	{r7}
 800d602:	b083      	sub	sp, #12
 800d604:	af00      	add	r7, sp, #0
	for (uint8_t i = 0; i < Motor_Number; i++)
 800d606:	2300      	movs	r3, #0
 800d608:	71fb      	strb	r3, [r7, #7]
 800d60a:	e041      	b.n	800d690 <InitMotorPID+0x90>
	{
		Motor_PID[i].SetSpeed = 0.0;
 800d60c:	79fb      	ldrb	r3, [r7, #7]
 800d60e:	4a25      	ldr	r2, [pc, #148]	; (800d6a4 <InitMotorPID+0xa4>)
 800d610:	015b      	lsls	r3, r3, #5
 800d612:	4413      	add	r3, r2
 800d614:	f04f 0200 	mov.w	r2, #0
 800d618:	601a      	str	r2, [r3, #0]
		Motor_PID[i].ActualSpeed = 0.0;
 800d61a:	79fb      	ldrb	r3, [r7, #7]
 800d61c:	4a21      	ldr	r2, [pc, #132]	; (800d6a4 <InitMotorPID+0xa4>)
 800d61e:	015b      	lsls	r3, r3, #5
 800d620:	4413      	add	r3, r2
 800d622:	3304      	adds	r3, #4
 800d624:	f04f 0200 	mov.w	r2, #0
 800d628:	601a      	str	r2, [r3, #0]
		Motor_PID[i].err = 0.0;
 800d62a:	79fb      	ldrb	r3, [r7, #7]
 800d62c:	4a1d      	ldr	r2, [pc, #116]	; (800d6a4 <InitMotorPID+0xa4>)
 800d62e:	015b      	lsls	r3, r3, #5
 800d630:	4413      	add	r3, r2
 800d632:	3308      	adds	r3, #8
 800d634:	f04f 0200 	mov.w	r2, #0
 800d638:	601a      	str	r2, [r3, #0]
		Motor_PID[i].err_next = 0.0;
 800d63a:	79fb      	ldrb	r3, [r7, #7]
 800d63c:	4a19      	ldr	r2, [pc, #100]	; (800d6a4 <InitMotorPID+0xa4>)
 800d63e:	015b      	lsls	r3, r3, #5
 800d640:	4413      	add	r3, r2
 800d642:	330c      	adds	r3, #12
 800d644:	f04f 0200 	mov.w	r2, #0
 800d648:	601a      	str	r2, [r3, #0]
		Motor_PID[i].err_last = 0.0;
 800d64a:	79fb      	ldrb	r3, [r7, #7]
 800d64c:	4a15      	ldr	r2, [pc, #84]	; (800d6a4 <InitMotorPID+0xa4>)
 800d64e:	015b      	lsls	r3, r3, #5
 800d650:	4413      	add	r3, r2
 800d652:	3310      	adds	r3, #16
 800d654:	f04f 0200 	mov.w	r2, #0
 800d658:	601a      	str	r2, [r3, #0]
		Motor_PID[i].Kp = 2;
 800d65a:	79fb      	ldrb	r3, [r7, #7]
 800d65c:	4a11      	ldr	r2, [pc, #68]	; (800d6a4 <InitMotorPID+0xa4>)
 800d65e:	015b      	lsls	r3, r3, #5
 800d660:	4413      	add	r3, r2
 800d662:	3314      	adds	r3, #20
 800d664:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 800d668:	601a      	str	r2, [r3, #0]
		Motor_PID[i].Ki = 4;
 800d66a:	79fb      	ldrb	r3, [r7, #7]
 800d66c:	4a0d      	ldr	r2, [pc, #52]	; (800d6a4 <InitMotorPID+0xa4>)
 800d66e:	015b      	lsls	r3, r3, #5
 800d670:	4413      	add	r3, r2
 800d672:	3318      	adds	r3, #24
 800d674:	f04f 4281 	mov.w	r2, #1082130432	; 0x40800000
 800d678:	601a      	str	r2, [r3, #0]
		Motor_PID[i].Kd = 2;
 800d67a:	79fb      	ldrb	r3, [r7, #7]
 800d67c:	4a09      	ldr	r2, [pc, #36]	; (800d6a4 <InitMotorPID+0xa4>)
 800d67e:	015b      	lsls	r3, r3, #5
 800d680:	4413      	add	r3, r2
 800d682:	331c      	adds	r3, #28
 800d684:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 800d688:	601a      	str	r2, [r3, #0]
	for (uint8_t i = 0; i < Motor_Number; i++)
 800d68a:	79fb      	ldrb	r3, [r7, #7]
 800d68c:	3301      	adds	r3, #1
 800d68e:	71fb      	strb	r3, [r7, #7]
 800d690:	79fb      	ldrb	r3, [r7, #7]
 800d692:	2b03      	cmp	r3, #3
 800d694:	d9ba      	bls.n	800d60c <InitMotorPID+0xc>
	}
}
 800d696:	bf00      	nop
 800d698:	bf00      	nop
 800d69a:	370c      	adds	r7, #12
 800d69c:	46bd      	mov	sp, r7
 800d69e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d6a2:	4770      	bx	lr
 800d6a4:	20001b44 	.word	0x20001b44

0800d6a8 <PID_realize>:

float PID_realize(struct _pid *pid, float speed, float actualSpeed)
{
 800d6a8:	b480      	push	{r7}
 800d6aa:	b087      	sub	sp, #28
 800d6ac:	af00      	add	r7, sp, #0
 800d6ae:	60f8      	str	r0, [r7, #12]
 800d6b0:	ed87 0a02 	vstr	s0, [r7, #8]
 800d6b4:	edc7 0a01 	vstr	s1, [r7, #4]
	float incrementSpeed;
	//
	pid->SetSpeed = speed;
 800d6b8:	68fb      	ldr	r3, [r7, #12]
 800d6ba:	68ba      	ldr	r2, [r7, #8]
 800d6bc:	601a      	str	r2, [r3, #0]
	pid->ActualSpeed = actualSpeed;
 800d6be:	68fb      	ldr	r3, [r7, #12]
 800d6c0:	687a      	ldr	r2, [r7, #4]
 800d6c2:	605a      	str	r2, [r3, #4]
	// 0 
	if (speed == 0)
 800d6c4:	edd7 7a02 	vldr	s15, [r7, #8]
 800d6c8:	eef5 7a40 	vcmp.f32	s15, #0.0
 800d6cc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d6d0:	d102      	bne.n	800d6d8 <PID_realize+0x30>
	{
		return 0;
 800d6d2:	f04f 0300 	mov.w	r3, #0
 800d6d6:	e04d      	b.n	800d774 <PID_realize+0xcc>
	}

	pid->err = pid->SetSpeed - pid->ActualSpeed;
 800d6d8:	68fb      	ldr	r3, [r7, #12]
 800d6da:	ed93 7a00 	vldr	s14, [r3]
 800d6de:	68fb      	ldr	r3, [r7, #12]
 800d6e0:	edd3 7a01 	vldr	s15, [r3, #4]
 800d6e4:	ee77 7a67 	vsub.f32	s15, s14, s15
 800d6e8:	68fb      	ldr	r3, [r7, #12]
 800d6ea:	edc3 7a02 	vstr	s15, [r3, #8]
	incrementSpeed = pid->Kp * (pid->err - pid->err_next) + pid->Ki * pid->err + pid->Kd * (pid->err - 2 * pid->err_next + pid->err_last); //
 800d6ee:	68fb      	ldr	r3, [r7, #12]
 800d6f0:	ed93 7a05 	vldr	s14, [r3, #20]
 800d6f4:	68fb      	ldr	r3, [r7, #12]
 800d6f6:	edd3 6a02 	vldr	s13, [r3, #8]
 800d6fa:	68fb      	ldr	r3, [r7, #12]
 800d6fc:	edd3 7a03 	vldr	s15, [r3, #12]
 800d700:	ee76 7ae7 	vsub.f32	s15, s13, s15
 800d704:	ee27 7a27 	vmul.f32	s14, s14, s15
 800d708:	68fb      	ldr	r3, [r7, #12]
 800d70a:	edd3 6a06 	vldr	s13, [r3, #24]
 800d70e:	68fb      	ldr	r3, [r7, #12]
 800d710:	edd3 7a02 	vldr	s15, [r3, #8]
 800d714:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800d718:	ee37 7a27 	vadd.f32	s14, s14, s15
 800d71c:	68fb      	ldr	r3, [r7, #12]
 800d71e:	edd3 6a07 	vldr	s13, [r3, #28]
 800d722:	68fb      	ldr	r3, [r7, #12]
 800d724:	ed93 6a02 	vldr	s12, [r3, #8]
 800d728:	68fb      	ldr	r3, [r7, #12]
 800d72a:	edd3 7a03 	vldr	s15, [r3, #12]
 800d72e:	ee77 7aa7 	vadd.f32	s15, s15, s15
 800d732:	ee36 6a67 	vsub.f32	s12, s12, s15
 800d736:	68fb      	ldr	r3, [r7, #12]
 800d738:	edd3 7a04 	vldr	s15, [r3, #16]
 800d73c:	ee76 7a27 	vadd.f32	s15, s12, s15
 800d740:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800d744:	ee77 7a27 	vadd.f32	s15, s14, s15
 800d748:	edc7 7a05 	vstr	s15, [r7, #20]

	pid->ActualSpeed += incrementSpeed;
 800d74c:	68fb      	ldr	r3, [r7, #12]
 800d74e:	ed93 7a01 	vldr	s14, [r3, #4]
 800d752:	edd7 7a05 	vldr	s15, [r7, #20]
 800d756:	ee77 7a27 	vadd.f32	s15, s14, s15
 800d75a:	68fb      	ldr	r3, [r7, #12]
 800d75c:	edc3 7a01 	vstr	s15, [r3, #4]
	pid->err_last = pid->err_next;
 800d760:	68fb      	ldr	r3, [r7, #12]
 800d762:	68da      	ldr	r2, [r3, #12]
 800d764:	68fb      	ldr	r3, [r7, #12]
 800d766:	611a      	str	r2, [r3, #16]
	pid->err_next = pid->err;
 800d768:	68fb      	ldr	r3, [r7, #12]
 800d76a:	689a      	ldr	r2, [r3, #8]
 800d76c:	68fb      	ldr	r3, [r7, #12]
 800d76e:	60da      	str	r2, [r3, #12]
	return pid->ActualSpeed;
 800d770:	68fb      	ldr	r3, [r7, #12]
 800d772:	685b      	ldr	r3, [r3, #4]
}
 800d774:	ee07 3a90 	vmov	s15, r3
 800d778:	eeb0 0a67 	vmov.f32	s0, s15
 800d77c:	371c      	adds	r7, #28
 800d77e:	46bd      	mov	sp, r7
 800d780:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d784:	4770      	bx	lr
	...

0800d788 <UpdateMotorSpeedPID>:
	return current;
}

//PID
float UpdateMotorSpeedPID(Motor_Name motor, float speed, float actualSpeed)
{
 800d788:	b580      	push	{r7, lr}
 800d78a:	b086      	sub	sp, #24
 800d78c:	af00      	add	r7, sp, #0
 800d78e:	4603      	mov	r3, r0
 800d790:	ed87 0a02 	vstr	s0, [r7, #8]
 800d794:	edc7 0a01 	vstr	s1, [r7, #4]
 800d798:	73fb      	strb	r3, [r7, #15]
	//
	float ac = 0;
 800d79a:	f04f 0300 	mov.w	r3, #0
 800d79e:	617b      	str	r3, [r7, #20]
	ac = PID_realize(&Motor_PID[motor], speed, actualSpeed);
 800d7a0:	7bfb      	ldrb	r3, [r7, #15]
 800d7a2:	015b      	lsls	r3, r3, #5
 800d7a4:	4a09      	ldr	r2, [pc, #36]	; (800d7cc <UpdateMotorSpeedPID+0x44>)
 800d7a6:	4413      	add	r3, r2
 800d7a8:	edd7 0a01 	vldr	s1, [r7, #4]
 800d7ac:	ed97 0a02 	vldr	s0, [r7, #8]
 800d7b0:	4618      	mov	r0, r3
 800d7b2:	f7ff ff79 	bl	800d6a8 <PID_realize>
 800d7b6:	ed87 0a05 	vstr	s0, [r7, #20]
	//
	//ac = LimitSpeed(ac, speed);

	return ac;
 800d7ba:	697b      	ldr	r3, [r7, #20]
 800d7bc:	ee07 3a90 	vmov	s15, r3
}
 800d7c0:	eeb0 0a67 	vmov.f32	s0, s15
 800d7c4:	3718      	adds	r7, #24
 800d7c6:	46bd      	mov	sp, r7
 800d7c8:	bd80      	pop	{r7, pc}
 800d7ca:	bf00      	nop
 800d7cc:	20001b44 	.word	0x20001b44

0800d7d0 <Set_TB6612_State>:
//
Motor_State Motor_States[] = { Motor_Stop, Motor_Stop, Motor_Stop, Motor_Stop };

//
void Set_TB6612_State()
{
 800d7d0:	b580      	push	{r7, lr}
 800d7d2:	af00      	add	r7, sp, #0
	if (Motor_States[0] != Motor_Stop || Motor_States[1] != Motor_Stop)
 800d7d4:	4b14      	ldr	r3, [pc, #80]	; (800d828 <Set_TB6612_State+0x58>)
 800d7d6:	781b      	ldrb	r3, [r3, #0]
 800d7d8:	2b02      	cmp	r3, #2
 800d7da:	d103      	bne.n	800d7e4 <Set_TB6612_State+0x14>
 800d7dc:	4b12      	ldr	r3, [pc, #72]	; (800d828 <Set_TB6612_State+0x58>)
 800d7de:	785b      	ldrb	r3, [r3, #1]
 800d7e0:	2b02      	cmp	r3, #2
 800d7e2:	d005      	beq.n	800d7f0 <Set_TB6612_State+0x20>
	{
		HAL_GPIO_WritePin(Motor_F_STBY_GPIO_Port, Motor_F_STBY_Pin, GPIO_PIN_SET);
 800d7e4:	2201      	movs	r2, #1
 800d7e6:	2104      	movs	r1, #4
 800d7e8:	4810      	ldr	r0, [pc, #64]	; (800d82c <Set_TB6612_State+0x5c>)
 800d7ea:	f7f6 fe7d 	bl	80044e8 <HAL_GPIO_WritePin>
 800d7ee:	e004      	b.n	800d7fa <Set_TB6612_State+0x2a>
	}
	else
	{
		HAL_GPIO_WritePin(Motor_F_STBY_GPIO_Port, Motor_F_STBY_Pin, GPIO_PIN_RESET);
 800d7f0:	2200      	movs	r2, #0
 800d7f2:	2104      	movs	r1, #4
 800d7f4:	480d      	ldr	r0, [pc, #52]	; (800d82c <Set_TB6612_State+0x5c>)
 800d7f6:	f7f6 fe77 	bl	80044e8 <HAL_GPIO_WritePin>
	}

	if (Motor_States[2] != Motor_Stop || Motor_States[3] != Motor_Stop)
 800d7fa:	4b0b      	ldr	r3, [pc, #44]	; (800d828 <Set_TB6612_State+0x58>)
 800d7fc:	789b      	ldrb	r3, [r3, #2]
 800d7fe:	2b02      	cmp	r3, #2
 800d800:	d103      	bne.n	800d80a <Set_TB6612_State+0x3a>
 800d802:	4b09      	ldr	r3, [pc, #36]	; (800d828 <Set_TB6612_State+0x58>)
 800d804:	78db      	ldrb	r3, [r3, #3]
 800d806:	2b02      	cmp	r3, #2
 800d808:	d005      	beq.n	800d816 <Set_TB6612_State+0x46>
	{
		HAL_GPIO_WritePin(Motor_B_STBY_GPIO_Port, Motor_B_STBY_Pin, GPIO_PIN_SET);
 800d80a:	2201      	movs	r2, #1
 800d80c:	2108      	movs	r1, #8
 800d80e:	4807      	ldr	r0, [pc, #28]	; (800d82c <Set_TB6612_State+0x5c>)
 800d810:	f7f6 fe6a 	bl	80044e8 <HAL_GPIO_WritePin>
 800d814:	e005      	b.n	800d822 <Set_TB6612_State+0x52>
	}
	else
	{
		HAL_GPIO_WritePin(Motor_B_STBY_GPIO_Port, Motor_B_STBY_Pin, GPIO_PIN_RESET);
 800d816:	2200      	movs	r2, #0
 800d818:	2108      	movs	r1, #8
 800d81a:	4804      	ldr	r0, [pc, #16]	; (800d82c <Set_TB6612_State+0x5c>)
 800d81c:	f7f6 fe64 	bl	80044e8 <HAL_GPIO_WritePin>
	}
}
 800d820:	bf00      	nop
 800d822:	bf00      	nop
 800d824:	bd80      	pop	{r7, pc}
 800d826:	bf00      	nop
 800d828:	200001cc 	.word	0x200001cc
 800d82c:	40021800 	.word	0x40021800

0800d830 <SetMotorState>:

//
void SetMotorState(Motor_Name motor, Motor_State state)
{
 800d830:	b580      	push	{r7, lr}
 800d832:	b082      	sub	sp, #8
 800d834:	af00      	add	r7, sp, #0
 800d836:	4603      	mov	r3, r0
 800d838:	460a      	mov	r2, r1
 800d83a:	71fb      	strb	r3, [r7, #7]
 800d83c:	4613      	mov	r3, r2
 800d83e:	71bb      	strb	r3, [r7, #6]
	//
	Motor_States[motor] = state;
 800d840:	79fb      	ldrb	r3, [r7, #7]
 800d842:	493e      	ldr	r1, [pc, #248]	; (800d93c <SetMotorState+0x10c>)
 800d844:	79ba      	ldrb	r2, [r7, #6]
 800d846:	54ca      	strb	r2, [r1, r3]

	switch (state)
 800d848:	79bb      	ldrb	r3, [r7, #6]
 800d84a:	2b02      	cmp	r3, #2
 800d84c:	d04c      	beq.n	800d8e8 <SetMotorState+0xb8>
 800d84e:	2b02      	cmp	r3, #2
 800d850:	dc6d      	bgt.n	800d92e <SetMotorState+0xfe>
 800d852:	2b00      	cmp	r3, #0
 800d854:	d002      	beq.n	800d85c <SetMotorState+0x2c>
 800d856:	2b01      	cmp	r3, #1
 800d858:	d023      	beq.n	800d8a2 <SetMotorState+0x72>
 800d85a:	e068      	b.n	800d92e <SetMotorState+0xfe>
	{
		case Motor_Forward:
			HAL_TIM_PWM_Start(&Motor_PWM_TIM, Motor_PWM_Channels[motor]);
 800d85c:	79fb      	ldrb	r3, [r7, #7]
 800d85e:	4a38      	ldr	r2, [pc, #224]	; (800d940 <SetMotorState+0x110>)
 800d860:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800d864:	4619      	mov	r1, r3
 800d866:	4837      	ldr	r0, [pc, #220]	; (800d944 <SetMotorState+0x114>)
 800d868:	f7f9 fb80 	bl	8006f6c <HAL_TIM_PWM_Start>
			HAL_GPIO_WritePin(Motor_IN_GPIO_Ports[motor][0], Motor_IN_Pins[motor][0], GPIO_PIN_SET);
 800d86c:	79fb      	ldrb	r3, [r7, #7]
 800d86e:	4a36      	ldr	r2, [pc, #216]	; (800d948 <SetMotorState+0x118>)
 800d870:	f852 0033 	ldr.w	r0, [r2, r3, lsl #3]
 800d874:	79fb      	ldrb	r3, [r7, #7]
 800d876:	4a35      	ldr	r2, [pc, #212]	; (800d94c <SetMotorState+0x11c>)
 800d878:	f832 3023 	ldrh.w	r3, [r2, r3, lsl #2]
 800d87c:	2201      	movs	r2, #1
 800d87e:	4619      	mov	r1, r3
 800d880:	f7f6 fe32 	bl	80044e8 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(Motor_IN_GPIO_Ports[motor][1], Motor_IN_Pins[motor][1], GPIO_PIN_RESET);
 800d884:	79fb      	ldrb	r3, [r7, #7]
 800d886:	4a30      	ldr	r2, [pc, #192]	; (800d948 <SetMotorState+0x118>)
 800d888:	00db      	lsls	r3, r3, #3
 800d88a:	4413      	add	r3, r2
 800d88c:	6858      	ldr	r0, [r3, #4]
 800d88e:	79fb      	ldrb	r3, [r7, #7]
 800d890:	4a2e      	ldr	r2, [pc, #184]	; (800d94c <SetMotorState+0x11c>)
 800d892:	009b      	lsls	r3, r3, #2
 800d894:	4413      	add	r3, r2
 800d896:	885b      	ldrh	r3, [r3, #2]
 800d898:	2200      	movs	r2, #0
 800d89a:	4619      	mov	r1, r3
 800d89c:	f7f6 fe24 	bl	80044e8 <HAL_GPIO_WritePin>
			break;
 800d8a0:	e045      	b.n	800d92e <SetMotorState+0xfe>
		case Motor_Backward:
			HAL_TIM_PWM_Start(&Motor_PWM_TIM, Motor_PWM_Channels[motor]);
 800d8a2:	79fb      	ldrb	r3, [r7, #7]
 800d8a4:	4a26      	ldr	r2, [pc, #152]	; (800d940 <SetMotorState+0x110>)
 800d8a6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800d8aa:	4619      	mov	r1, r3
 800d8ac:	4825      	ldr	r0, [pc, #148]	; (800d944 <SetMotorState+0x114>)
 800d8ae:	f7f9 fb5d 	bl	8006f6c <HAL_TIM_PWM_Start>
			HAL_GPIO_WritePin(Motor_IN_GPIO_Ports[motor][0], Motor_IN_Pins[motor][0], GPIO_PIN_RESET);
 800d8b2:	79fb      	ldrb	r3, [r7, #7]
 800d8b4:	4a24      	ldr	r2, [pc, #144]	; (800d948 <SetMotorState+0x118>)
 800d8b6:	f852 0033 	ldr.w	r0, [r2, r3, lsl #3]
 800d8ba:	79fb      	ldrb	r3, [r7, #7]
 800d8bc:	4a23      	ldr	r2, [pc, #140]	; (800d94c <SetMotorState+0x11c>)
 800d8be:	f832 3023 	ldrh.w	r3, [r2, r3, lsl #2]
 800d8c2:	2200      	movs	r2, #0
 800d8c4:	4619      	mov	r1, r3
 800d8c6:	f7f6 fe0f 	bl	80044e8 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(Motor_IN_GPIO_Ports[motor][1], Motor_IN_Pins[motor][1], GPIO_PIN_SET);
 800d8ca:	79fb      	ldrb	r3, [r7, #7]
 800d8cc:	4a1e      	ldr	r2, [pc, #120]	; (800d948 <SetMotorState+0x118>)
 800d8ce:	00db      	lsls	r3, r3, #3
 800d8d0:	4413      	add	r3, r2
 800d8d2:	6858      	ldr	r0, [r3, #4]
 800d8d4:	79fb      	ldrb	r3, [r7, #7]
 800d8d6:	4a1d      	ldr	r2, [pc, #116]	; (800d94c <SetMotorState+0x11c>)
 800d8d8:	009b      	lsls	r3, r3, #2
 800d8da:	4413      	add	r3, r2
 800d8dc:	885b      	ldrh	r3, [r3, #2]
 800d8de:	2201      	movs	r2, #1
 800d8e0:	4619      	mov	r1, r3
 800d8e2:	f7f6 fe01 	bl	80044e8 <HAL_GPIO_WritePin>
			break;
 800d8e6:	e022      	b.n	800d92e <SetMotorState+0xfe>
		case Motor_Stop:
			HAL_TIM_PWM_Stop(&Motor_PWM_TIM, Motor_PWM_Channels[motor]);
 800d8e8:	79fb      	ldrb	r3, [r7, #7]
 800d8ea:	4a15      	ldr	r2, [pc, #84]	; (800d940 <SetMotorState+0x110>)
 800d8ec:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800d8f0:	4619      	mov	r1, r3
 800d8f2:	4814      	ldr	r0, [pc, #80]	; (800d944 <SetMotorState+0x114>)
 800d8f4:	f7f9 fc02 	bl	80070fc <HAL_TIM_PWM_Stop>
			HAL_GPIO_WritePin(Motor_IN_GPIO_Ports[motor][0], Motor_IN_Pins[motor][0], GPIO_PIN_RESET);
 800d8f8:	79fb      	ldrb	r3, [r7, #7]
 800d8fa:	4a13      	ldr	r2, [pc, #76]	; (800d948 <SetMotorState+0x118>)
 800d8fc:	f852 0033 	ldr.w	r0, [r2, r3, lsl #3]
 800d900:	79fb      	ldrb	r3, [r7, #7]
 800d902:	4a12      	ldr	r2, [pc, #72]	; (800d94c <SetMotorState+0x11c>)
 800d904:	f832 3023 	ldrh.w	r3, [r2, r3, lsl #2]
 800d908:	2200      	movs	r2, #0
 800d90a:	4619      	mov	r1, r3
 800d90c:	f7f6 fdec 	bl	80044e8 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(Motor_IN_GPIO_Ports[motor][1], Motor_IN_Pins[motor][1], GPIO_PIN_RESET);
 800d910:	79fb      	ldrb	r3, [r7, #7]
 800d912:	4a0d      	ldr	r2, [pc, #52]	; (800d948 <SetMotorState+0x118>)
 800d914:	00db      	lsls	r3, r3, #3
 800d916:	4413      	add	r3, r2
 800d918:	6858      	ldr	r0, [r3, #4]
 800d91a:	79fb      	ldrb	r3, [r7, #7]
 800d91c:	4a0b      	ldr	r2, [pc, #44]	; (800d94c <SetMotorState+0x11c>)
 800d91e:	009b      	lsls	r3, r3, #2
 800d920:	4413      	add	r3, r2
 800d922:	885b      	ldrh	r3, [r3, #2]
 800d924:	2200      	movs	r2, #0
 800d926:	4619      	mov	r1, r3
 800d928:	f7f6 fdde 	bl	80044e8 <HAL_GPIO_WritePin>
			break;
 800d92c:	bf00      	nop
	}

	//
	Set_TB6612_State();
 800d92e:	f7ff ff4f 	bl	800d7d0 <Set_TB6612_State>
}
 800d932:	bf00      	nop
 800d934:	3708      	adds	r7, #8
 800d936:	46bd      	mov	sp, r7
 800d938:	bd80      	pop	{r7, pc}
 800d93a:	bf00      	nop
 800d93c:	200001cc 	.word	0x200001cc
 800d940:	200001bc 	.word	0x200001bc
 800d944:	20000efc 	.word	0x20000efc
 800d948:	2000018c 	.word	0x2000018c
 800d94c:	200001ac 	.word	0x200001ac

0800d950 <SetMotorSpeed>:

//
// -100 ~ 100  0% - 100%
void SetMotorSpeed(Motor_Name motor, float speed)
{
 800d950:	b590      	push	{r4, r7, lr}
 800d952:	b085      	sub	sp, #20
 800d954:	af00      	add	r7, sp, #0
 800d956:	4603      	mov	r3, r0
 800d958:	ed87 0a00 	vstr	s0, [r7]
 800d95c:	71fb      	strb	r3, [r7, #7]
	uint8_t state = 0;
 800d95e:	2300      	movs	r3, #0
 800d960:	73fb      	strb	r3, [r7, #15]
	//
	if (speed == 0)
 800d962:	edd7 7a00 	vldr	s15, [r7]
 800d966:	eef5 7a40 	vcmp.f32	s15, #0.0
 800d96a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d96e:	d102      	bne.n	800d976 <SetMotorSpeed+0x26>
	{
		state = Motor_Stop;
 800d970:	2302      	movs	r3, #2
 800d972:	73fb      	strb	r3, [r7, #15]
 800d974:	e00b      	b.n	800d98e <SetMotorSpeed+0x3e>
	}
	else if (speed > 0)
 800d976:	edd7 7a00 	vldr	s15, [r7]
 800d97a:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800d97e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d982:	dd02      	ble.n	800d98a <SetMotorSpeed+0x3a>
	{
		state = Motor_Forward;
 800d984:	2300      	movs	r3, #0
 800d986:	73fb      	strb	r3, [r7, #15]
 800d988:	e001      	b.n	800d98e <SetMotorSpeed+0x3e>
	}
	else
	{
		state = Motor_Backward;
 800d98a:	2301      	movs	r3, #1
 800d98c:	73fb      	strb	r3, [r7, #15]
	}

	//
	if (Motor_States[motor] != state)
 800d98e:	79fb      	ldrb	r3, [r7, #7]
 800d990:	4a6d      	ldr	r2, [pc, #436]	; (800db48 <SetMotorSpeed+0x1f8>)
 800d992:	5cd3      	ldrb	r3, [r2, r3]
 800d994:	7bfa      	ldrb	r2, [r7, #15]
 800d996:	429a      	cmp	r2, r3
 800d998:	d005      	beq.n	800d9a6 <SetMotorSpeed+0x56>
	{
		SetMotorState(motor, state);
 800d99a:	7bfa      	ldrb	r2, [r7, #15]
 800d99c:	79fb      	ldrb	r3, [r7, #7]
 800d99e:	4611      	mov	r1, r2
 800d9a0:	4618      	mov	r0, r3
 800d9a2:	f7ff ff45 	bl	800d830 <SetMotorState>
	}

	//
	if (speed < 0)
 800d9a6:	edd7 7a00 	vldr	s15, [r7]
 800d9aa:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800d9ae:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d9b2:	d505      	bpl.n	800d9c0 <SetMotorSpeed+0x70>
	{
		speed = -speed;
 800d9b4:	edd7 7a00 	vldr	s15, [r7]
 800d9b8:	eef1 7a67 	vneg.f32	s15, s15
 800d9bc:	edc7 7a00 	vstr	s15, [r7]
	}

	//PWM
	__HAL_TIM_SetCompare(&Motor_PWM_TIM, Motor_PWM_Channels[motor], (speed>100?100:speed)*0.01*PWM_Count_Max);
 800d9c0:	79fb      	ldrb	r3, [r7, #7]
 800d9c2:	4a62      	ldr	r2, [pc, #392]	; (800db4c <SetMotorSpeed+0x1fc>)
 800d9c4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800d9c8:	2b00      	cmp	r3, #0
 800d9ca:	d128      	bne.n	800da1e <SetMotorSpeed+0xce>
 800d9cc:	edd7 7a00 	vldr	s15, [r7]
 800d9d0:	ed9f 7a5f 	vldr	s14, [pc, #380]	; 800db50 <SetMotorSpeed+0x200>
 800d9d4:	eef4 7ac7 	vcmpe.f32	s15, s14
 800d9d8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d9dc:	dd03      	ble.n	800d9e6 <SetMotorSpeed+0x96>
 800d9de:	f04f 0000 	mov.w	r0, #0
 800d9e2:	495c      	ldr	r1, [pc, #368]	; (800db54 <SetMotorSpeed+0x204>)
 800d9e4:	e002      	b.n	800d9ec <SetMotorSpeed+0x9c>
 800d9e6:	6838      	ldr	r0, [r7, #0]
 800d9e8:	f7f2 fdae 	bl	8000548 <__aeabi_f2d>
 800d9ec:	a352      	add	r3, pc, #328	; (adr r3, 800db38 <SetMotorSpeed+0x1e8>)
 800d9ee:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d9f2:	f7f2 fe01 	bl	80005f8 <__aeabi_dmul>
 800d9f6:	4602      	mov	r2, r0
 800d9f8:	460b      	mov	r3, r1
 800d9fa:	4610      	mov	r0, r2
 800d9fc:	4619      	mov	r1, r3
 800d9fe:	a350      	add	r3, pc, #320	; (adr r3, 800db40 <SetMotorSpeed+0x1f0>)
 800da00:	e9d3 2300 	ldrd	r2, r3, [r3]
 800da04:	f7f2 fdf8 	bl	80005f8 <__aeabi_dmul>
 800da08:	4602      	mov	r2, r0
 800da0a:	460b      	mov	r3, r1
 800da0c:	4952      	ldr	r1, [pc, #328]	; (800db58 <SetMotorSpeed+0x208>)
 800da0e:	680c      	ldr	r4, [r1, #0]
 800da10:	4610      	mov	r0, r2
 800da12:	4619      	mov	r1, r3
 800da14:	f7f3 f8c8 	bl	8000ba8 <__aeabi_d2uiz>
 800da18:	4603      	mov	r3, r0
 800da1a:	6363      	str	r3, [r4, #52]	; 0x34
}
 800da1c:	e085      	b.n	800db2a <SetMotorSpeed+0x1da>
	__HAL_TIM_SetCompare(&Motor_PWM_TIM, Motor_PWM_Channels[motor], (speed>100?100:speed)*0.01*PWM_Count_Max);
 800da1e:	79fb      	ldrb	r3, [r7, #7]
 800da20:	4a4a      	ldr	r2, [pc, #296]	; (800db4c <SetMotorSpeed+0x1fc>)
 800da22:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800da26:	2b04      	cmp	r3, #4
 800da28:	d128      	bne.n	800da7c <SetMotorSpeed+0x12c>
 800da2a:	edd7 7a00 	vldr	s15, [r7]
 800da2e:	ed9f 7a48 	vldr	s14, [pc, #288]	; 800db50 <SetMotorSpeed+0x200>
 800da32:	eef4 7ac7 	vcmpe.f32	s15, s14
 800da36:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800da3a:	dd03      	ble.n	800da44 <SetMotorSpeed+0xf4>
 800da3c:	f04f 0000 	mov.w	r0, #0
 800da40:	4944      	ldr	r1, [pc, #272]	; (800db54 <SetMotorSpeed+0x204>)
 800da42:	e002      	b.n	800da4a <SetMotorSpeed+0xfa>
 800da44:	6838      	ldr	r0, [r7, #0]
 800da46:	f7f2 fd7f 	bl	8000548 <__aeabi_f2d>
 800da4a:	a33b      	add	r3, pc, #236	; (adr r3, 800db38 <SetMotorSpeed+0x1e8>)
 800da4c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800da50:	f7f2 fdd2 	bl	80005f8 <__aeabi_dmul>
 800da54:	4602      	mov	r2, r0
 800da56:	460b      	mov	r3, r1
 800da58:	4610      	mov	r0, r2
 800da5a:	4619      	mov	r1, r3
 800da5c:	a338      	add	r3, pc, #224	; (adr r3, 800db40 <SetMotorSpeed+0x1f0>)
 800da5e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800da62:	f7f2 fdc9 	bl	80005f8 <__aeabi_dmul>
 800da66:	4602      	mov	r2, r0
 800da68:	460b      	mov	r3, r1
 800da6a:	493b      	ldr	r1, [pc, #236]	; (800db58 <SetMotorSpeed+0x208>)
 800da6c:	680c      	ldr	r4, [r1, #0]
 800da6e:	4610      	mov	r0, r2
 800da70:	4619      	mov	r1, r3
 800da72:	f7f3 f899 	bl	8000ba8 <__aeabi_d2uiz>
 800da76:	4603      	mov	r3, r0
 800da78:	63a3      	str	r3, [r4, #56]	; 0x38
}
 800da7a:	e056      	b.n	800db2a <SetMotorSpeed+0x1da>
	__HAL_TIM_SetCompare(&Motor_PWM_TIM, Motor_PWM_Channels[motor], (speed>100?100:speed)*0.01*PWM_Count_Max);
 800da7c:	79fb      	ldrb	r3, [r7, #7]
 800da7e:	4a33      	ldr	r2, [pc, #204]	; (800db4c <SetMotorSpeed+0x1fc>)
 800da80:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800da84:	2b08      	cmp	r3, #8
 800da86:	d128      	bne.n	800dada <SetMotorSpeed+0x18a>
 800da88:	edd7 7a00 	vldr	s15, [r7]
 800da8c:	ed9f 7a30 	vldr	s14, [pc, #192]	; 800db50 <SetMotorSpeed+0x200>
 800da90:	eef4 7ac7 	vcmpe.f32	s15, s14
 800da94:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800da98:	dd03      	ble.n	800daa2 <SetMotorSpeed+0x152>
 800da9a:	f04f 0000 	mov.w	r0, #0
 800da9e:	492d      	ldr	r1, [pc, #180]	; (800db54 <SetMotorSpeed+0x204>)
 800daa0:	e002      	b.n	800daa8 <SetMotorSpeed+0x158>
 800daa2:	6838      	ldr	r0, [r7, #0]
 800daa4:	f7f2 fd50 	bl	8000548 <__aeabi_f2d>
 800daa8:	a323      	add	r3, pc, #140	; (adr r3, 800db38 <SetMotorSpeed+0x1e8>)
 800daaa:	e9d3 2300 	ldrd	r2, r3, [r3]
 800daae:	f7f2 fda3 	bl	80005f8 <__aeabi_dmul>
 800dab2:	4602      	mov	r2, r0
 800dab4:	460b      	mov	r3, r1
 800dab6:	4610      	mov	r0, r2
 800dab8:	4619      	mov	r1, r3
 800daba:	a321      	add	r3, pc, #132	; (adr r3, 800db40 <SetMotorSpeed+0x1f0>)
 800dabc:	e9d3 2300 	ldrd	r2, r3, [r3]
 800dac0:	f7f2 fd9a 	bl	80005f8 <__aeabi_dmul>
 800dac4:	4602      	mov	r2, r0
 800dac6:	460b      	mov	r3, r1
 800dac8:	4923      	ldr	r1, [pc, #140]	; (800db58 <SetMotorSpeed+0x208>)
 800daca:	680c      	ldr	r4, [r1, #0]
 800dacc:	4610      	mov	r0, r2
 800dace:	4619      	mov	r1, r3
 800dad0:	f7f3 f86a 	bl	8000ba8 <__aeabi_d2uiz>
 800dad4:	4603      	mov	r3, r0
 800dad6:	63e3      	str	r3, [r4, #60]	; 0x3c
}
 800dad8:	e027      	b.n	800db2a <SetMotorSpeed+0x1da>
	__HAL_TIM_SetCompare(&Motor_PWM_TIM, Motor_PWM_Channels[motor], (speed>100?100:speed)*0.01*PWM_Count_Max);
 800dada:	edd7 7a00 	vldr	s15, [r7]
 800dade:	ed9f 7a1c 	vldr	s14, [pc, #112]	; 800db50 <SetMotorSpeed+0x200>
 800dae2:	eef4 7ac7 	vcmpe.f32	s15, s14
 800dae6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800daea:	dd03      	ble.n	800daf4 <SetMotorSpeed+0x1a4>
 800daec:	f04f 0000 	mov.w	r0, #0
 800daf0:	4918      	ldr	r1, [pc, #96]	; (800db54 <SetMotorSpeed+0x204>)
 800daf2:	e002      	b.n	800dafa <SetMotorSpeed+0x1aa>
 800daf4:	6838      	ldr	r0, [r7, #0]
 800daf6:	f7f2 fd27 	bl	8000548 <__aeabi_f2d>
 800dafa:	a30f      	add	r3, pc, #60	; (adr r3, 800db38 <SetMotorSpeed+0x1e8>)
 800dafc:	e9d3 2300 	ldrd	r2, r3, [r3]
 800db00:	f7f2 fd7a 	bl	80005f8 <__aeabi_dmul>
 800db04:	4602      	mov	r2, r0
 800db06:	460b      	mov	r3, r1
 800db08:	4610      	mov	r0, r2
 800db0a:	4619      	mov	r1, r3
 800db0c:	a30c      	add	r3, pc, #48	; (adr r3, 800db40 <SetMotorSpeed+0x1f0>)
 800db0e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800db12:	f7f2 fd71 	bl	80005f8 <__aeabi_dmul>
 800db16:	4602      	mov	r2, r0
 800db18:	460b      	mov	r3, r1
 800db1a:	490f      	ldr	r1, [pc, #60]	; (800db58 <SetMotorSpeed+0x208>)
 800db1c:	680c      	ldr	r4, [r1, #0]
 800db1e:	4610      	mov	r0, r2
 800db20:	4619      	mov	r1, r3
 800db22:	f7f3 f841 	bl	8000ba8 <__aeabi_d2uiz>
 800db26:	4603      	mov	r3, r0
 800db28:	6423      	str	r3, [r4, #64]	; 0x40
}
 800db2a:	bf00      	nop
 800db2c:	3714      	adds	r7, #20
 800db2e:	46bd      	mov	sp, r7
 800db30:	bd90      	pop	{r4, r7, pc}
 800db32:	bf00      	nop
 800db34:	f3af 8000 	nop.w
 800db38:	47ae147b 	.word	0x47ae147b
 800db3c:	3f847ae1 	.word	0x3f847ae1
 800db40:	00000000 	.word	0x00000000
 800db44:	40d067c0 	.word	0x40d067c0
 800db48:	200001cc 	.word	0x200001cc
 800db4c:	200001bc 	.word	0x200001bc
 800db50:	42c80000 	.word	0x42c80000
 800db54:	40590000 	.word	0x40590000
 800db58:	20000efc 	.word	0x20000efc

0800db5c <InitCar>:
float Abnormal_Axis_Speed[3];

Abnormal_Mode StateAbnormal_Mode;

void InitCar()
{
 800db5c:	b580      	push	{r7, lr}
 800db5e:	af00      	add	r7, sp, #0
	//PID
	InitMotorPID();
 800db60:	f7ff fd4e 	bl	800d600 <InitMotorPID>
	//
	EnableAllMotorEncoders();
 800db64:	f7ff fcde 	bl	800d524 <EnableAllMotorEncoders>
}
 800db68:	bf00      	nop
 800db6a:	bd80      	pop	{r7, pc}

0800db6c <Periodic_UpdateAndSet_Car_ExpectedSpeed>:
	Abnormal_Axis_Speed[2] = z;
}

//
void Periodic_UpdateAndSet_Car_ExpectedSpeed()
{
 800db6c:	b590      	push	{r4, r7, lr}
 800db6e:	b083      	sub	sp, #12
 800db70:	af00      	add	r7, sp, #0
	//CorrectCarDirection();
	//
	Periodic_Update_Car_ActualSpeed();
 800db72:	f000 f857 	bl	800dc24 <Periodic_Update_Car_ActualSpeed>
	//PID
	for (int motor = 0; motor < Motor_Number; ++motor)
 800db76:	2300      	movs	r3, #0
 800db78:	607b      	str	r3, [r7, #4]
 800db7a:	e020      	b.n	800dbbe <Periodic_UpdateAndSet_Car_ExpectedSpeed+0x52>
	{
		SetMotorSpeed(motor, UpdateMotorSpeedPID(motor, Motor_Expected_Speeds[motor], Motor_Actual_Speeds[motor]));
 800db7c:	687b      	ldr	r3, [r7, #4]
 800db7e:	b2dc      	uxtb	r4, r3
 800db80:	687b      	ldr	r3, [r7, #4]
 800db82:	b2da      	uxtb	r2, r3
 800db84:	4912      	ldr	r1, [pc, #72]	; (800dbd0 <Periodic_UpdateAndSet_Car_ExpectedSpeed+0x64>)
 800db86:	687b      	ldr	r3, [r7, #4]
 800db88:	009b      	lsls	r3, r3, #2
 800db8a:	440b      	add	r3, r1
 800db8c:	edd3 7a00 	vldr	s15, [r3]
 800db90:	4910      	ldr	r1, [pc, #64]	; (800dbd4 <Periodic_UpdateAndSet_Car_ExpectedSpeed+0x68>)
 800db92:	687b      	ldr	r3, [r7, #4]
 800db94:	009b      	lsls	r3, r3, #2
 800db96:	440b      	add	r3, r1
 800db98:	ed93 7a00 	vldr	s14, [r3]
 800db9c:	eef0 0a47 	vmov.f32	s1, s14
 800dba0:	eeb0 0a67 	vmov.f32	s0, s15
 800dba4:	4610      	mov	r0, r2
 800dba6:	f7ff fdef 	bl	800d788 <UpdateMotorSpeedPID>
 800dbaa:	eef0 7a40 	vmov.f32	s15, s0
 800dbae:	eeb0 0a67 	vmov.f32	s0, s15
 800dbb2:	4620      	mov	r0, r4
 800dbb4:	f7ff fecc 	bl	800d950 <SetMotorSpeed>
	for (int motor = 0; motor < Motor_Number; ++motor)
 800dbb8:	687b      	ldr	r3, [r7, #4]
 800dbba:	3301      	adds	r3, #1
 800dbbc:	607b      	str	r3, [r7, #4]
 800dbbe:	687b      	ldr	r3, [r7, #4]
 800dbc0:	2b03      	cmp	r3, #3
 800dbc2:	dddb      	ble.n	800db7c <Periodic_UpdateAndSet_Car_ExpectedSpeed+0x10>
	}
}
 800dbc4:	bf00      	nop
 800dbc6:	bf00      	nop
 800dbc8:	370c      	adds	r7, #12
 800dbca:	46bd      	mov	sp, r7
 800dbcc:	bd90      	pop	{r4, r7, pc}
 800dbce:	bf00      	nop
 800dbd0:	20001bc4 	.word	0x20001bc4
 800dbd4:	20001b34 	.word	0x20001b34

0800dbd8 <Is_Car_Runing>:

//
uint8_t Is_Car_Runing()
{
 800dbd8:	b480      	push	{r7}
 800dbda:	b083      	sub	sp, #12
 800dbdc:	af00      	add	r7, sp, #0
	uint8_t flag = 0;
 800dbde:	2300      	movs	r3, #0
 800dbe0:	71fb      	strb	r3, [r7, #7]
	for (int var = 0; var < Motor_Number; ++var)
 800dbe2:	2300      	movs	r3, #0
 800dbe4:	603b      	str	r3, [r7, #0]
 800dbe6:	e010      	b.n	800dc0a <Is_Car_Runing+0x32>
	{
		if (Motor_Expected_Speeds[var] != 0)
 800dbe8:	4a0d      	ldr	r2, [pc, #52]	; (800dc20 <Is_Car_Runing+0x48>)
 800dbea:	683b      	ldr	r3, [r7, #0]
 800dbec:	009b      	lsls	r3, r3, #2
 800dbee:	4413      	add	r3, r2
 800dbf0:	edd3 7a00 	vldr	s15, [r3]
 800dbf4:	eef5 7a40 	vcmp.f32	s15, #0.0
 800dbf8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800dbfc:	d002      	beq.n	800dc04 <Is_Car_Runing+0x2c>
		{
			flag = 1;
 800dbfe:	2301      	movs	r3, #1
 800dc00:	71fb      	strb	r3, [r7, #7]
			break;
 800dc02:	e005      	b.n	800dc10 <Is_Car_Runing+0x38>
	for (int var = 0; var < Motor_Number; ++var)
 800dc04:	683b      	ldr	r3, [r7, #0]
 800dc06:	3301      	adds	r3, #1
 800dc08:	603b      	str	r3, [r7, #0]
 800dc0a:	683b      	ldr	r3, [r7, #0]
 800dc0c:	2b03      	cmp	r3, #3
 800dc0e:	ddeb      	ble.n	800dbe8 <Is_Car_Runing+0x10>
		}
	}
	return flag;
 800dc10:	79fb      	ldrb	r3, [r7, #7]
}
 800dc12:	4618      	mov	r0, r3
 800dc14:	370c      	adds	r7, #12
 800dc16:	46bd      	mov	sp, r7
 800dc18:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dc1c:	4770      	bx	lr
 800dc1e:	bf00      	nop
 800dc20:	20001bc4 	.word	0x20001bc4

0800dc24 <Periodic_Update_Car_ActualSpeed>:

//
void Periodic_Update_Car_ActualSpeed()
{
 800dc24:	b580      	push	{r7, lr}
 800dc26:	b082      	sub	sp, #8
 800dc28:	af00      	add	r7, sp, #0
	UpdateAllMotorSpeed();
 800dc2a:	f7ff fc97 	bl	800d55c <UpdateAllMotorSpeed>

	// 
	for (int motor = 0; motor < Motor_Number; ++motor)
 800dc2e:	2300      	movs	r3, #0
 800dc30:	607b      	str	r3, [r7, #4]
 800dc32:	e01a      	b.n	800dc6a <Periodic_Update_Car_ActualSpeed+0x46>
	{
		if (Motor_States[motor] == Motor_Stop && Motor_Actual_Speeds[motor] != 0)
 800dc34:	4a11      	ldr	r2, [pc, #68]	; (800dc7c <Periodic_Update_Car_ActualSpeed+0x58>)
 800dc36:	687b      	ldr	r3, [r7, #4]
 800dc38:	4413      	add	r3, r2
 800dc3a:	781b      	ldrb	r3, [r3, #0]
 800dc3c:	2b02      	cmp	r3, #2
 800dc3e:	d111      	bne.n	800dc64 <Periodic_Update_Car_ActualSpeed+0x40>
 800dc40:	4a0f      	ldr	r2, [pc, #60]	; (800dc80 <Periodic_Update_Car_ActualSpeed+0x5c>)
 800dc42:	687b      	ldr	r3, [r7, #4]
 800dc44:	009b      	lsls	r3, r3, #2
 800dc46:	4413      	add	r3, r2
 800dc48:	edd3 7a00 	vldr	s15, [r3]
 800dc4c:	eef5 7a40 	vcmp.f32	s15, #0.0
 800dc50:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800dc54:	d006      	beq.n	800dc64 <Periodic_Update_Car_ActualSpeed+0x40>
		{
			Motor_Actual_Speeds[motor] = 0;
 800dc56:	4a0a      	ldr	r2, [pc, #40]	; (800dc80 <Periodic_Update_Car_ActualSpeed+0x5c>)
 800dc58:	687b      	ldr	r3, [r7, #4]
 800dc5a:	009b      	lsls	r3, r3, #2
 800dc5c:	4413      	add	r3, r2
 800dc5e:	f04f 0200 	mov.w	r2, #0
 800dc62:	601a      	str	r2, [r3, #0]
	for (int motor = 0; motor < Motor_Number; ++motor)
 800dc64:	687b      	ldr	r3, [r7, #4]
 800dc66:	3301      	adds	r3, #1
 800dc68:	607b      	str	r3, [r7, #4]
 800dc6a:	687b      	ldr	r3, [r7, #4]
 800dc6c:	2b03      	cmp	r3, #3
 800dc6e:	dde1      	ble.n	800dc34 <Periodic_Update_Car_ActualSpeed+0x10>
		}
	}
}
 800dc70:	bf00      	nop
 800dc72:	bf00      	nop
 800dc74:	3708      	adds	r7, #8
 800dc76:	46bd      	mov	sp, r7
 800dc78:	bd80      	pop	{r7, pc}
 800dc7a:	bf00      	nop
 800dc7c:	200001cc 	.word	0x200001cc
 800dc80:	20001b34 	.word	0x20001b34

0800dc84 <Set_Motor_ExpectedSpeed>:

// 
//
void Set_Motor_ExpectedSpeed(Motor_Name motor, float speed)
{
 800dc84:	b480      	push	{r7}
 800dc86:	b083      	sub	sp, #12
 800dc88:	af00      	add	r7, sp, #0
 800dc8a:	4603      	mov	r3, r0
 800dc8c:	ed87 0a00 	vstr	s0, [r7]
 800dc90:	71fb      	strb	r3, [r7, #7]
	Motor_Expected_Speeds[motor] = speed;
 800dc92:	79fb      	ldrb	r3, [r7, #7]
 800dc94:	4a05      	ldr	r2, [pc, #20]	; (800dcac <Set_Motor_ExpectedSpeed+0x28>)
 800dc96:	009b      	lsls	r3, r3, #2
 800dc98:	4413      	add	r3, r2
 800dc9a:	683a      	ldr	r2, [r7, #0]
 800dc9c:	601a      	str	r2, [r3, #0]
}
 800dc9e:	bf00      	nop
 800dca0:	370c      	adds	r7, #12
 800dca2:	46bd      	mov	sp, r7
 800dca4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dca8:	4770      	bx	lr
 800dcaa:	bf00      	nop
 800dcac:	20001bc4 	.word	0x20001bc4

0800dcb0 <Transform_AxisSpeed>:

//
void Transform_AxisSpeed()
{
 800dcb0:	b480      	push	{r7}
 800dcb2:	b083      	sub	sp, #12
 800dcb4:	af00      	add	r7, sp, #0
	Motor_Expected_Speeds[2] = (Motor_Expected_Axis_Speeds[Axis_X] - Motor_Expected_Axis_Speeds[Axis_Z]);
 800dcb6:	4b50      	ldr	r3, [pc, #320]	; (800ddf8 <Transform_AxisSpeed+0x148>)
 800dcb8:	ed93 7a00 	vldr	s14, [r3]
 800dcbc:	4b4e      	ldr	r3, [pc, #312]	; (800ddf8 <Transform_AxisSpeed+0x148>)
 800dcbe:	edd3 7a02 	vldr	s15, [r3, #8]
 800dcc2:	ee77 7a67 	vsub.f32	s15, s14, s15
 800dcc6:	4b4d      	ldr	r3, [pc, #308]	; (800ddfc <Transform_AxisSpeed+0x14c>)
 800dcc8:	edc3 7a02 	vstr	s15, [r3, #8]
	Motor_Expected_Speeds[0] = (Motor_Expected_Axis_Speeds[Axis_X] - Motor_Expected_Axis_Speeds[Axis_Z]);
 800dccc:	4b4a      	ldr	r3, [pc, #296]	; (800ddf8 <Transform_AxisSpeed+0x148>)
 800dcce:	ed93 7a00 	vldr	s14, [r3]
 800dcd2:	4b49      	ldr	r3, [pc, #292]	; (800ddf8 <Transform_AxisSpeed+0x148>)
 800dcd4:	edd3 7a02 	vldr	s15, [r3, #8]
 800dcd8:	ee77 7a67 	vsub.f32	s15, s14, s15
 800dcdc:	4b47      	ldr	r3, [pc, #284]	; (800ddfc <Transform_AxisSpeed+0x14c>)
 800dcde:	edc3 7a00 	vstr	s15, [r3]
	Motor_Expected_Speeds[1] = (Motor_Expected_Axis_Speeds[Axis_X] + Motor_Expected_Axis_Speeds[Axis_Z]);
 800dce2:	4b45      	ldr	r3, [pc, #276]	; (800ddf8 <Transform_AxisSpeed+0x148>)
 800dce4:	ed93 7a00 	vldr	s14, [r3]
 800dce8:	4b43      	ldr	r3, [pc, #268]	; (800ddf8 <Transform_AxisSpeed+0x148>)
 800dcea:	edd3 7a02 	vldr	s15, [r3, #8]
 800dcee:	ee77 7a27 	vadd.f32	s15, s14, s15
 800dcf2:	4b42      	ldr	r3, [pc, #264]	; (800ddfc <Transform_AxisSpeed+0x14c>)
 800dcf4:	edc3 7a01 	vstr	s15, [r3, #4]
	Motor_Expected_Speeds[3] = (Motor_Expected_Axis_Speeds[Axis_X] + Motor_Expected_Axis_Speeds[Axis_Z]);
 800dcf8:	4b3f      	ldr	r3, [pc, #252]	; (800ddf8 <Transform_AxisSpeed+0x148>)
 800dcfa:	ed93 7a00 	vldr	s14, [r3]
 800dcfe:	4b3e      	ldr	r3, [pc, #248]	; (800ddf8 <Transform_AxisSpeed+0x148>)
 800dd00:	edd3 7a02 	vldr	s15, [r3, #8]
 800dd04:	ee77 7a27 	vadd.f32	s15, s14, s15
 800dd08:	4b3c      	ldr	r3, [pc, #240]	; (800ddfc <Transform_AxisSpeed+0x14c>)
 800dd0a:	edc3 7a03 	vstr	s15, [r3, #12]

	//
	for (int var = 0; var < Motor_Number; ++var)
 800dd0e:	2300      	movs	r3, #0
 800dd10:	607b      	str	r3, [r7, #4]
 800dd12:	e067      	b.n	800dde4 <Transform_AxisSpeed+0x134>
	{
		if (Motor_Expected_Speeds[var] < 0)
 800dd14:	4a39      	ldr	r2, [pc, #228]	; (800ddfc <Transform_AxisSpeed+0x14c>)
 800dd16:	687b      	ldr	r3, [r7, #4]
 800dd18:	009b      	lsls	r3, r3, #2
 800dd1a:	4413      	add	r3, r2
 800dd1c:	edd3 7a00 	vldr	s15, [r3]
 800dd20:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800dd24:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800dd28:	d527      	bpl.n	800dd7a <Transform_AxisSpeed+0xca>
		{
			if (Motor_Expected_Speeds[var] < -Motor_Expected_Speed_Max)
 800dd2a:	4a34      	ldr	r2, [pc, #208]	; (800ddfc <Transform_AxisSpeed+0x14c>)
 800dd2c:	687b      	ldr	r3, [r7, #4]
 800dd2e:	009b      	lsls	r3, r3, #2
 800dd30:	4413      	add	r3, r2
 800dd32:	edd3 7a00 	vldr	s15, [r3]
 800dd36:	ed9f 7a32 	vldr	s14, [pc, #200]	; 800de00 <Transform_AxisSpeed+0x150>
 800dd3a:	eef4 7ac7 	vcmpe.f32	s15, s14
 800dd3e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800dd42:	d506      	bpl.n	800dd52 <Transform_AxisSpeed+0xa2>
			{
				Motor_Expected_Speeds[var] = -Motor_Expected_Speed_Max;
 800dd44:	4a2d      	ldr	r2, [pc, #180]	; (800ddfc <Transform_AxisSpeed+0x14c>)
 800dd46:	687b      	ldr	r3, [r7, #4]
 800dd48:	009b      	lsls	r3, r3, #2
 800dd4a:	4413      	add	r3, r2
 800dd4c:	4a2d      	ldr	r2, [pc, #180]	; (800de04 <Transform_AxisSpeed+0x154>)
 800dd4e:	601a      	str	r2, [r3, #0]
 800dd50:	e045      	b.n	800ddde <Transform_AxisSpeed+0x12e>
			}
			else if (Motor_Expected_Speeds[var] > -Motor_Expected_Speed_Min)
 800dd52:	4a2a      	ldr	r2, [pc, #168]	; (800ddfc <Transform_AxisSpeed+0x14c>)
 800dd54:	687b      	ldr	r3, [r7, #4]
 800dd56:	009b      	lsls	r3, r3, #2
 800dd58:	4413      	add	r3, r2
 800dd5a:	edd3 7a00 	vldr	s15, [r3]
 800dd5e:	eeb9 7a04 	vmov.f32	s14, #148	; 0xc0a00000 -5.0
 800dd62:	eef4 7ac7 	vcmpe.f32	s15, s14
 800dd66:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800dd6a:	dd38      	ble.n	800ddde <Transform_AxisSpeed+0x12e>
			{
				Motor_Expected_Speeds[var] = -Motor_Expected_Speed_Min;
 800dd6c:	4a23      	ldr	r2, [pc, #140]	; (800ddfc <Transform_AxisSpeed+0x14c>)
 800dd6e:	687b      	ldr	r3, [r7, #4]
 800dd70:	009b      	lsls	r3, r3, #2
 800dd72:	4413      	add	r3, r2
 800dd74:	4a24      	ldr	r2, [pc, #144]	; (800de08 <Transform_AxisSpeed+0x158>)
 800dd76:	601a      	str	r2, [r3, #0]
 800dd78:	e031      	b.n	800ddde <Transform_AxisSpeed+0x12e>
			}
		}
		else if (Motor_Expected_Speeds[var] > 0)
 800dd7a:	4a20      	ldr	r2, [pc, #128]	; (800ddfc <Transform_AxisSpeed+0x14c>)
 800dd7c:	687b      	ldr	r3, [r7, #4]
 800dd7e:	009b      	lsls	r3, r3, #2
 800dd80:	4413      	add	r3, r2
 800dd82:	edd3 7a00 	vldr	s15, [r3]
 800dd86:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800dd8a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800dd8e:	dd26      	ble.n	800ddde <Transform_AxisSpeed+0x12e>
		{
			if (Motor_Expected_Speeds[var] > Motor_Expected_Speed_Max)
 800dd90:	4a1a      	ldr	r2, [pc, #104]	; (800ddfc <Transform_AxisSpeed+0x14c>)
 800dd92:	687b      	ldr	r3, [r7, #4]
 800dd94:	009b      	lsls	r3, r3, #2
 800dd96:	4413      	add	r3, r2
 800dd98:	edd3 7a00 	vldr	s15, [r3]
 800dd9c:	ed9f 7a1b 	vldr	s14, [pc, #108]	; 800de0c <Transform_AxisSpeed+0x15c>
 800dda0:	eef4 7ac7 	vcmpe.f32	s15, s14
 800dda4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800dda8:	dd06      	ble.n	800ddb8 <Transform_AxisSpeed+0x108>
			{
				Motor_Expected_Speeds[var] = Motor_Expected_Speed_Max;
 800ddaa:	4a14      	ldr	r2, [pc, #80]	; (800ddfc <Transform_AxisSpeed+0x14c>)
 800ddac:	687b      	ldr	r3, [r7, #4]
 800ddae:	009b      	lsls	r3, r3, #2
 800ddb0:	4413      	add	r3, r2
 800ddb2:	4a17      	ldr	r2, [pc, #92]	; (800de10 <Transform_AxisSpeed+0x160>)
 800ddb4:	601a      	str	r2, [r3, #0]
 800ddb6:	e012      	b.n	800ddde <Transform_AxisSpeed+0x12e>
			}
			else if (Motor_Expected_Speeds[var] < Motor_Expected_Speed_Min)
 800ddb8:	4a10      	ldr	r2, [pc, #64]	; (800ddfc <Transform_AxisSpeed+0x14c>)
 800ddba:	687b      	ldr	r3, [r7, #4]
 800ddbc:	009b      	lsls	r3, r3, #2
 800ddbe:	4413      	add	r3, r2
 800ddc0:	edd3 7a00 	vldr	s15, [r3]
 800ddc4:	eeb1 7a04 	vmov.f32	s14, #20	; 0x40a00000  5.0
 800ddc8:	eef4 7ac7 	vcmpe.f32	s15, s14
 800ddcc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800ddd0:	d505      	bpl.n	800ddde <Transform_AxisSpeed+0x12e>
			{
				Motor_Expected_Speeds[var] = Motor_Expected_Speed_Min;
 800ddd2:	4a0a      	ldr	r2, [pc, #40]	; (800ddfc <Transform_AxisSpeed+0x14c>)
 800ddd4:	687b      	ldr	r3, [r7, #4]
 800ddd6:	009b      	lsls	r3, r3, #2
 800ddd8:	4413      	add	r3, r2
 800ddda:	4a0e      	ldr	r2, [pc, #56]	; (800de14 <Transform_AxisSpeed+0x164>)
 800dddc:	601a      	str	r2, [r3, #0]
	for (int var = 0; var < Motor_Number; ++var)
 800ddde:	687b      	ldr	r3, [r7, #4]
 800dde0:	3301      	adds	r3, #1
 800dde2:	607b      	str	r3, [r7, #4]
 800dde4:	687b      	ldr	r3, [r7, #4]
 800dde6:	2b03      	cmp	r3, #3
 800dde8:	dd94      	ble.n	800dd14 <Transform_AxisSpeed+0x64>
			}
		}
	}
}
 800ddea:	bf00      	nop
 800ddec:	bf00      	nop
 800ddee:	370c      	adds	r7, #12
 800ddf0:	46bd      	mov	sp, r7
 800ddf2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ddf6:	4770      	bx	lr
 800ddf8:	20001bd4 	.word	0x20001bd4
 800ddfc:	20001bc4 	.word	0x20001bc4
 800de00:	c2a00000 	.word	0xc2a00000
 800de04:	c2a00000 	.word	0xc2a00000
 800de08:	c0a00000 	.word	0xc0a00000
 800de0c:	42a00000 	.word	0x42a00000
 800de10:	42a00000 	.word	0x42a00000
 800de14:	40a00000 	.word	0x40a00000

0800de18 <AddCarSpeed>:

// 
void AddCarSpeed(float vx, float vy, float vz)
{
 800de18:	b580      	push	{r7, lr}
 800de1a:	b084      	sub	sp, #16
 800de1c:	af00      	add	r7, sp, #0
 800de1e:	ed87 0a03 	vstr	s0, [r7, #12]
 800de22:	edc7 0a02 	vstr	s1, [r7, #8]
 800de26:	ed87 1a01 	vstr	s2, [r7, #4]
	Motor_Expected_Axis_Speeds[Axis_X] += vx;
 800de2a:	4b12      	ldr	r3, [pc, #72]	; (800de74 <AddCarSpeed+0x5c>)
 800de2c:	ed93 7a00 	vldr	s14, [r3]
 800de30:	edd7 7a03 	vldr	s15, [r7, #12]
 800de34:	ee77 7a27 	vadd.f32	s15, s14, s15
 800de38:	4b0e      	ldr	r3, [pc, #56]	; (800de74 <AddCarSpeed+0x5c>)
 800de3a:	edc3 7a00 	vstr	s15, [r3]
	Motor_Expected_Axis_Speeds[Axis_Y] += vy;
 800de3e:	4b0d      	ldr	r3, [pc, #52]	; (800de74 <AddCarSpeed+0x5c>)
 800de40:	ed93 7a01 	vldr	s14, [r3, #4]
 800de44:	edd7 7a02 	vldr	s15, [r7, #8]
 800de48:	ee77 7a27 	vadd.f32	s15, s14, s15
 800de4c:	4b09      	ldr	r3, [pc, #36]	; (800de74 <AddCarSpeed+0x5c>)
 800de4e:	edc3 7a01 	vstr	s15, [r3, #4]
	Motor_Expected_Axis_Speeds[Axis_Z] += vz;
 800de52:	4b08      	ldr	r3, [pc, #32]	; (800de74 <AddCarSpeed+0x5c>)
 800de54:	ed93 7a02 	vldr	s14, [r3, #8]
 800de58:	edd7 7a01 	vldr	s15, [r7, #4]
 800de5c:	ee77 7a27 	vadd.f32	s15, s14, s15
 800de60:	4b04      	ldr	r3, [pc, #16]	; (800de74 <AddCarSpeed+0x5c>)
 800de62:	edc3 7a02 	vstr	s15, [r3, #8]

	Transform_AxisSpeed();
 800de66:	f7ff ff23 	bl	800dcb0 <Transform_AxisSpeed>
}
 800de6a:	bf00      	nop
 800de6c:	3710      	adds	r7, #16
 800de6e:	46bd      	mov	sp, r7
 800de70:	bd80      	pop	{r7, pc}
 800de72:	bf00      	nop
 800de74:	20001bd4 	.word	0x20001bd4

0800de78 <SetCarSpeed>:

//
void SetCarSpeed(float vx, float vy, float vz)
{
 800de78:	b580      	push	{r7, lr}
 800de7a:	b084      	sub	sp, #16
 800de7c:	af00      	add	r7, sp, #0
 800de7e:	ed87 0a03 	vstr	s0, [r7, #12]
 800de82:	edc7 0a02 	vstr	s1, [r7, #8]
 800de86:	ed87 1a01 	vstr	s2, [r7, #4]
	Motor_Expected_Axis_Speeds[0] = vx;
 800de8a:	4a07      	ldr	r2, [pc, #28]	; (800dea8 <SetCarSpeed+0x30>)
 800de8c:	68fb      	ldr	r3, [r7, #12]
 800de8e:	6013      	str	r3, [r2, #0]
	Motor_Expected_Axis_Speeds[1] = vy;
 800de90:	4a05      	ldr	r2, [pc, #20]	; (800dea8 <SetCarSpeed+0x30>)
 800de92:	68bb      	ldr	r3, [r7, #8]
 800de94:	6053      	str	r3, [r2, #4]
	Motor_Expected_Axis_Speeds[2] = vz;
 800de96:	4a04      	ldr	r2, [pc, #16]	; (800dea8 <SetCarSpeed+0x30>)
 800de98:	687b      	ldr	r3, [r7, #4]
 800de9a:	6093      	str	r3, [r2, #8]

	Transform_AxisSpeed();
 800de9c:	f7ff ff08 	bl	800dcb0 <Transform_AxisSpeed>
}
 800dea0:	bf00      	nop
 800dea2:	3710      	adds	r7, #16
 800dea4:	46bd      	mov	sp, r7
 800dea6:	bd80      	pop	{r7, pc}
 800dea8:	20001bd4 	.word	0x20001bd4

0800deac <UpdateInfraredData>:
GPIO_TypeDef *Infrared_GPIO_Ports[Infrared_Number] = { Infrared1_GPIO_Port, Infrared2_GPIO_Port, Infrared3_GPIO_Port, Infrared4_GPIO_Port };
uint16_t Infrared_Pins[Infrared_Number] = { Infrared1_Pin, Infrared2_Pin, Infrared3_Pin, Infrared4_Pin };

//
void UpdateInfraredData()
{
 800deac:	b580      	push	{r7, lr}
 800deae:	b082      	sub	sp, #8
 800deb0:	af00      	add	r7, sp, #0
	for (int var = 0; var < Infrared_Number; ++var)
 800deb2:	2300      	movs	r3, #0
 800deb4:	607b      	str	r3, [r7, #4]
 800deb6:	e01a      	b.n	800deee <UpdateInfraredData+0x42>
	{
		Infrared_Datas[var] = HAL_GPIO_ReadPin(Infrared_GPIO_Ports[var], Infrared_Pins[var]) == GPIO_PIN_RESET;
 800deb8:	4a11      	ldr	r2, [pc, #68]	; (800df00 <UpdateInfraredData+0x54>)
 800deba:	687b      	ldr	r3, [r7, #4]
 800debc:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 800dec0:	4910      	ldr	r1, [pc, #64]	; (800df04 <UpdateInfraredData+0x58>)
 800dec2:	687b      	ldr	r3, [r7, #4]
 800dec4:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 800dec8:	4619      	mov	r1, r3
 800deca:	4610      	mov	r0, r2
 800decc:	f7f6 faf4 	bl	80044b8 <HAL_GPIO_ReadPin>
 800ded0:	4603      	mov	r3, r0
 800ded2:	2b00      	cmp	r3, #0
 800ded4:	bf0c      	ite	eq
 800ded6:	2301      	moveq	r3, #1
 800ded8:	2300      	movne	r3, #0
 800deda:	b2db      	uxtb	r3, r3
 800dedc:	4619      	mov	r1, r3
 800dede:	4a0a      	ldr	r2, [pc, #40]	; (800df08 <UpdateInfraredData+0x5c>)
 800dee0:	687b      	ldr	r3, [r7, #4]
 800dee2:	4413      	add	r3, r2
 800dee4:	460a      	mov	r2, r1
 800dee6:	701a      	strb	r2, [r3, #0]
	for (int var = 0; var < Infrared_Number; ++var)
 800dee8:	687b      	ldr	r3, [r7, #4]
 800deea:	3301      	adds	r3, #1
 800deec:	607b      	str	r3, [r7, #4]
 800deee:	687b      	ldr	r3, [r7, #4]
 800def0:	2b03      	cmp	r3, #3
 800def2:	dde1      	ble.n	800deb8 <UpdateInfraredData+0xc>
	}
}
 800def4:	bf00      	nop
 800def6:	bf00      	nop
 800def8:	3708      	adds	r7, #8
 800defa:	46bd      	mov	sp, r7
 800defc:	bd80      	pop	{r7, pc}
 800defe:	bf00      	nop
 800df00:	200001d0 	.word	0x200001d0
 800df04:	200001e0 	.word	0x200001e0
 800df08:	20001be0 	.word	0x20001be0

0800df0c <GetDriveState>:

//
DriveState GetDriveState()
{
 800df0c:	b580      	push	{r7, lr}
 800df0e:	af00      	add	r7, sp, #0
	UpdateInfraredData();
 800df10:	f7ff ffcc 	bl	800deac <UpdateInfraredData>

	//
	if (Infrared_Datas[Infrared_Left] && Infrared_Datas[Infrared_Right] && Infrared_Datas[Infrared_Center_Left] && Infrared_Datas[Infrared_Center_Right])
 800df14:	4b32      	ldr	r3, [pc, #200]	; (800dfe0 <GetDriveState+0xd4>)
 800df16:	785b      	ldrb	r3, [r3, #1]
 800df18:	2b00      	cmp	r3, #0
 800df1a:	d00d      	beq.n	800df38 <GetDriveState+0x2c>
 800df1c:	4b30      	ldr	r3, [pc, #192]	; (800dfe0 <GetDriveState+0xd4>)
 800df1e:	78db      	ldrb	r3, [r3, #3]
 800df20:	2b00      	cmp	r3, #0
 800df22:	d009      	beq.n	800df38 <GetDriveState+0x2c>
 800df24:	4b2e      	ldr	r3, [pc, #184]	; (800dfe0 <GetDriveState+0xd4>)
 800df26:	781b      	ldrb	r3, [r3, #0]
 800df28:	2b00      	cmp	r3, #0
 800df2a:	d005      	beq.n	800df38 <GetDriveState+0x2c>
 800df2c:	4b2c      	ldr	r3, [pc, #176]	; (800dfe0 <GetDriveState+0xd4>)
 800df2e:	789b      	ldrb	r3, [r3, #2]
 800df30:	2b00      	cmp	r3, #0
 800df32:	d001      	beq.n	800df38 <GetDriveState+0x2c>
	{
		return DriveState_Intersection;
 800df34:	2300      	movs	r3, #0
 800df36:	e050      	b.n	800dfda <GetDriveState+0xce>
	}
	else if (Infrared_Datas[Infrared_Center_Left] && Infrared_Datas[Infrared_Center_Right] && Infrared_Datas[Infrared_Right])
 800df38:	4b29      	ldr	r3, [pc, #164]	; (800dfe0 <GetDriveState+0xd4>)
 800df3a:	781b      	ldrb	r3, [r3, #0]
 800df3c:	2b00      	cmp	r3, #0
 800df3e:	d009      	beq.n	800df54 <GetDriveState+0x48>
 800df40:	4b27      	ldr	r3, [pc, #156]	; (800dfe0 <GetDriveState+0xd4>)
 800df42:	789b      	ldrb	r3, [r3, #2]
 800df44:	2b00      	cmp	r3, #0
 800df46:	d005      	beq.n	800df54 <GetDriveState+0x48>
 800df48:	4b25      	ldr	r3, [pc, #148]	; (800dfe0 <GetDriveState+0xd4>)
 800df4a:	78db      	ldrb	r3, [r3, #3]
 800df4c:	2b00      	cmp	r3, #0
 800df4e:	d001      	beq.n	800df54 <GetDriveState+0x48>
	{
		return DriveState_Turn_Right;
 800df50:	2308      	movs	r3, #8
 800df52:	e042      	b.n	800dfda <GetDriveState+0xce>
	}
	else if (Infrared_Datas[Infrared_Center_Right] && Infrared_Datas[Infrared_Center_Left] && Infrared_Datas[Infrared_Left])
 800df54:	4b22      	ldr	r3, [pc, #136]	; (800dfe0 <GetDriveState+0xd4>)
 800df56:	789b      	ldrb	r3, [r3, #2]
 800df58:	2b00      	cmp	r3, #0
 800df5a:	d009      	beq.n	800df70 <GetDriveState+0x64>
 800df5c:	4b20      	ldr	r3, [pc, #128]	; (800dfe0 <GetDriveState+0xd4>)
 800df5e:	781b      	ldrb	r3, [r3, #0]
 800df60:	2b00      	cmp	r3, #0
 800df62:	d005      	beq.n	800df70 <GetDriveState+0x64>
 800df64:	4b1e      	ldr	r3, [pc, #120]	; (800dfe0 <GetDriveState+0xd4>)
 800df66:	785b      	ldrb	r3, [r3, #1]
 800df68:	2b00      	cmp	r3, #0
 800df6a:	d001      	beq.n	800df70 <GetDriveState+0x64>
	{
		return DriveState_Turn_Left;
 800df6c:	2307      	movs	r3, #7
 800df6e:	e034      	b.n	800dfda <GetDriveState+0xce>
	}
	else if (Infrared_Datas[Infrared_Right])
 800df70:	4b1b      	ldr	r3, [pc, #108]	; (800dfe0 <GetDriveState+0xd4>)
 800df72:	78db      	ldrb	r3, [r3, #3]
 800df74:	2b00      	cmp	r3, #0
 800df76:	d001      	beq.n	800df7c <GetDriveState+0x70>
	{
		return DriveState_Sharp_Left;
 800df78:	2304      	movs	r3, #4
 800df7a:	e02e      	b.n	800dfda <GetDriveState+0xce>
	}
	else if (Infrared_Datas[Infrared_Left])
 800df7c:	4b18      	ldr	r3, [pc, #96]	; (800dfe0 <GetDriveState+0xd4>)
 800df7e:	785b      	ldrb	r3, [r3, #1]
 800df80:	2b00      	cmp	r3, #0
 800df82:	d001      	beq.n	800df88 <GetDriveState+0x7c>
	{
		return DriveState_Sharp_Right;
 800df84:	2305      	movs	r3, #5
 800df86:	e028      	b.n	800dfda <GetDriveState+0xce>
	}
	else if (Infrared_Datas[Infrared_Center_Left] == 0 && Infrared_Datas[Infrared_Center_Right] == 0 && Infrared_Datas[Infrared_Left] == 0 && Infrared_Datas[Infrared_Right] == 0)
 800df88:	4b15      	ldr	r3, [pc, #84]	; (800dfe0 <GetDriveState+0xd4>)
 800df8a:	781b      	ldrb	r3, [r3, #0]
 800df8c:	2b00      	cmp	r3, #0
 800df8e:	d10d      	bne.n	800dfac <GetDriveState+0xa0>
 800df90:	4b13      	ldr	r3, [pc, #76]	; (800dfe0 <GetDriveState+0xd4>)
 800df92:	789b      	ldrb	r3, [r3, #2]
 800df94:	2b00      	cmp	r3, #0
 800df96:	d109      	bne.n	800dfac <GetDriveState+0xa0>
 800df98:	4b11      	ldr	r3, [pc, #68]	; (800dfe0 <GetDriveState+0xd4>)
 800df9a:	785b      	ldrb	r3, [r3, #1]
 800df9c:	2b00      	cmp	r3, #0
 800df9e:	d105      	bne.n	800dfac <GetDriveState+0xa0>
 800dfa0:	4b0f      	ldr	r3, [pc, #60]	; (800dfe0 <GetDriveState+0xd4>)
 800dfa2:	78db      	ldrb	r3, [r3, #3]
 800dfa4:	2b00      	cmp	r3, #0
 800dfa6:	d101      	bne.n	800dfac <GetDriveState+0xa0>
	{
		return DriveState_Derailment;
 800dfa8:	2306      	movs	r3, #6
 800dfaa:	e016      	b.n	800dfda <GetDriveState+0xce>
	}
	else if (Infrared_Datas[Infrared_Center_Left] == 0)
 800dfac:	4b0c      	ldr	r3, [pc, #48]	; (800dfe0 <GetDriveState+0xd4>)
 800dfae:	781b      	ldrb	r3, [r3, #0]
 800dfb0:	2b00      	cmp	r3, #0
 800dfb2:	d101      	bne.n	800dfb8 <GetDriveState+0xac>
	{
		return DriveState_Left;
 800dfb4:	2301      	movs	r3, #1
 800dfb6:	e010      	b.n	800dfda <GetDriveState+0xce>
	}
	else if (Infrared_Datas[Infrared_Center_Right] == 0)
 800dfb8:	4b09      	ldr	r3, [pc, #36]	; (800dfe0 <GetDriveState+0xd4>)
 800dfba:	789b      	ldrb	r3, [r3, #2]
 800dfbc:	2b00      	cmp	r3, #0
 800dfbe:	d101      	bne.n	800dfc4 <GetDriveState+0xb8>
	{
		return DriveState_Right;
 800dfc0:	2302      	movs	r3, #2
 800dfc2:	e00a      	b.n	800dfda <GetDriveState+0xce>
	}
	else if (Infrared_Datas[Infrared_Center_Right] && Infrared_Datas[Infrared_Center_Left])
 800dfc4:	4b06      	ldr	r3, [pc, #24]	; (800dfe0 <GetDriveState+0xd4>)
 800dfc6:	789b      	ldrb	r3, [r3, #2]
 800dfc8:	2b00      	cmp	r3, #0
 800dfca:	d005      	beq.n	800dfd8 <GetDriveState+0xcc>
 800dfcc:	4b04      	ldr	r3, [pc, #16]	; (800dfe0 <GetDriveState+0xd4>)
 800dfce:	781b      	ldrb	r3, [r3, #0]
 800dfd0:	2b00      	cmp	r3, #0
 800dfd2:	d001      	beq.n	800dfd8 <GetDriveState+0xcc>
	{
		return DriveState_Normal;
 800dfd4:	2303      	movs	r3, #3
 800dfd6:	e000      	b.n	800dfda <GetDriveState+0xce>
	}
	else
	{
		return DriveState_Undefined;
 800dfd8:	2309      	movs	r3, #9
	}
}
 800dfda:	4618      	mov	r0, r3
 800dfdc:	bd80      	pop	{r7, pc}
 800dfde:	bf00      	nop
 800dfe0:	20001be0 	.word	0x20001be0

0800dfe4 <Init_FATFS>:
FATFS fs; /* FatFs */
FIL file; /*  */
FRESULT f_res; /*  */

void Init_FATFS()
{
 800dfe4:	b580      	push	{r7, lr}
 800dfe6:	af00      	add	r7, sp, #0
	FATFS_LinkDriver(&SD_Driver, SDPath);
 800dfe8:	4909      	ldr	r1, [pc, #36]	; (800e010 <Init_FATFS+0x2c>)
 800dfea:	480a      	ldr	r0, [pc, #40]	; (800e014 <Init_FATFS+0x30>)
 800dfec:	f7fd fe56 	bl	800bc9c <FATFS_LinkDriver>

	//SDSD
	f_res = f_mount(&fs, (TCHAR const*) SDPath, 1);
 800dff0:	2201      	movs	r2, #1
 800dff2:	4907      	ldr	r1, [pc, #28]	; (800e010 <Init_FATFS+0x2c>)
 800dff4:	4808      	ldr	r0, [pc, #32]	; (800e018 <Init_FATFS+0x34>)
 800dff6:	f7fd fa97 	bl	800b528 <f_mount>
 800dffa:	4603      	mov	r3, r0
 800dffc:	461a      	mov	r2, r3
 800dffe:	4b07      	ldr	r3, [pc, #28]	; (800e01c <Init_FATFS+0x38>)
 800e000:	701a      	strb	r2, [r3, #0]
	printf_fatfs_error(f_res);
 800e002:	4b06      	ldr	r3, [pc, #24]	; (800e01c <Init_FATFS+0x38>)
 800e004:	781b      	ldrb	r3, [r3, #0]
 800e006:	4618      	mov	r0, r3
 800e008:	f000 f80a 	bl	800e020 <printf_fatfs_error>
}
 800e00c:	bf00      	nop
 800e00e:	bd80      	pop	{r7, pc}
 800e010:	200011cc 	.word	0x200011cc
 800e014:	08013e9c 	.word	0x08013e9c
 800e018:	20001be4 	.word	0x20001be4
 800e01c:	20002034 	.word	0x20002034

0800e020 <printf_fatfs_error>:
 * @brief  
 * @param  
 * @retval 
 */
void printf_fatfs_error(FRESULT fresult)
{
 800e020:	b580      	push	{r7, lr}
 800e022:	b082      	sub	sp, #8
 800e024:	af00      	add	r7, sp, #0
 800e026:	4603      	mov	r3, r0
 800e028:	71fb      	strb	r3, [r7, #7]
	switch (fresult)
 800e02a:	79fb      	ldrb	r3, [r7, #7]
 800e02c:	2b13      	cmp	r3, #19
 800e02e:	f200 80c3 	bhi.w	800e1b8 <printf_fatfs_error+0x198>
 800e032:	a201      	add	r2, pc, #4	; (adr r2, 800e038 <printf_fatfs_error+0x18>)
 800e034:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800e038:	0800e089 	.word	0x0800e089
 800e03c:	0800e099 	.word	0x0800e099
 800e040:	0800e0a9 	.word	0x0800e0a9
 800e044:	0800e0b9 	.word	0x0800e0b9
 800e048:	0800e0c9 	.word	0x0800e0c9
 800e04c:	0800e0d9 	.word	0x0800e0d9
 800e050:	0800e0e9 	.word	0x0800e0e9
 800e054:	0800e0f9 	.word	0x0800e0f9
 800e058:	0800e0f9 	.word	0x0800e0f9
 800e05c:	0800e109 	.word	0x0800e109
 800e060:	0800e119 	.word	0x0800e119
 800e064:	0800e129 	.word	0x0800e129
 800e068:	0800e139 	.word	0x0800e139
 800e06c:	0800e149 	.word	0x0800e149
 800e070:	0800e159 	.word	0x0800e159
 800e074:	0800e169 	.word	0x0800e169
 800e078:	0800e179 	.word	0x0800e179
 800e07c:	0800e189 	.word	0x0800e189
 800e080:	0800e199 	.word	0x0800e199
 800e084:	0800e1a9 	.word	0x0800e1a9
	{
		case FR_OK:
			printfX("\r\n");
 800e088:	494d      	ldr	r1, [pc, #308]	; (800e1c0 <printf_fatfs_error+0x1a0>)
 800e08a:	484e      	ldr	r0, [pc, #312]	; (800e1c4 <printf_fatfs_error+0x1a4>)
 800e08c:	f001 fdf2 	bl	800fc74 <siprintf>
 800e090:	484c      	ldr	r0, [pc, #304]	; (800e1c4 <printf_fatfs_error+0x1a4>)
 800e092:	f000 ff25 	bl	800eee0 <printf_Base>
			break;
 800e096:	e08f      	b.n	800e1b8 <printf_fatfs_error+0x198>
		case FR_DISK_ERR:
			printfX("\r\n");
 800e098:	494b      	ldr	r1, [pc, #300]	; (800e1c8 <printf_fatfs_error+0x1a8>)
 800e09a:	484a      	ldr	r0, [pc, #296]	; (800e1c4 <printf_fatfs_error+0x1a4>)
 800e09c:	f001 fdea 	bl	800fc74 <siprintf>
 800e0a0:	4848      	ldr	r0, [pc, #288]	; (800e1c4 <printf_fatfs_error+0x1a4>)
 800e0a2:	f000 ff1d 	bl	800eee0 <printf_Base>
			break;
 800e0a6:	e087      	b.n	800e1b8 <printf_fatfs_error+0x198>
		case FR_INT_ERR:
			printfX("\r\n");
 800e0a8:	4948      	ldr	r1, [pc, #288]	; (800e1cc <printf_fatfs_error+0x1ac>)
 800e0aa:	4846      	ldr	r0, [pc, #280]	; (800e1c4 <printf_fatfs_error+0x1a4>)
 800e0ac:	f001 fde2 	bl	800fc74 <siprintf>
 800e0b0:	4844      	ldr	r0, [pc, #272]	; (800e1c4 <printf_fatfs_error+0x1a4>)
 800e0b2:	f000 ff15 	bl	800eee0 <printf_Base>
			break;
 800e0b6:	e07f      	b.n	800e1b8 <printf_fatfs_error+0x198>
		case FR_NOT_READY:
			printfX("\r\n");
 800e0b8:	4945      	ldr	r1, [pc, #276]	; (800e1d0 <printf_fatfs_error+0x1b0>)
 800e0ba:	4842      	ldr	r0, [pc, #264]	; (800e1c4 <printf_fatfs_error+0x1a4>)
 800e0bc:	f001 fdda 	bl	800fc74 <siprintf>
 800e0c0:	4840      	ldr	r0, [pc, #256]	; (800e1c4 <printf_fatfs_error+0x1a4>)
 800e0c2:	f000 ff0d 	bl	800eee0 <printf_Base>
			break;
 800e0c6:	e077      	b.n	800e1b8 <printf_fatfs_error+0x198>
		case FR_NO_FILE:
			printfX("\r\n");
 800e0c8:	4942      	ldr	r1, [pc, #264]	; (800e1d4 <printf_fatfs_error+0x1b4>)
 800e0ca:	483e      	ldr	r0, [pc, #248]	; (800e1c4 <printf_fatfs_error+0x1a4>)
 800e0cc:	f001 fdd2 	bl	800fc74 <siprintf>
 800e0d0:	483c      	ldr	r0, [pc, #240]	; (800e1c4 <printf_fatfs_error+0x1a4>)
 800e0d2:	f000 ff05 	bl	800eee0 <printf_Base>
			break;
 800e0d6:	e06f      	b.n	800e1b8 <printf_fatfs_error+0x198>
		case FR_NO_PATH:
			printfX("\r\n");
 800e0d8:	493f      	ldr	r1, [pc, #252]	; (800e1d8 <printf_fatfs_error+0x1b8>)
 800e0da:	483a      	ldr	r0, [pc, #232]	; (800e1c4 <printf_fatfs_error+0x1a4>)
 800e0dc:	f001 fdca 	bl	800fc74 <siprintf>
 800e0e0:	4838      	ldr	r0, [pc, #224]	; (800e1c4 <printf_fatfs_error+0x1a4>)
 800e0e2:	f000 fefd 	bl	800eee0 <printf_Base>
			break;
 800e0e6:	e067      	b.n	800e1b8 <printf_fatfs_error+0x198>
		case FR_INVALID_NAME:
			printfX("\r\n");
 800e0e8:	493c      	ldr	r1, [pc, #240]	; (800e1dc <printf_fatfs_error+0x1bc>)
 800e0ea:	4836      	ldr	r0, [pc, #216]	; (800e1c4 <printf_fatfs_error+0x1a4>)
 800e0ec:	f001 fdc2 	bl	800fc74 <siprintf>
 800e0f0:	4834      	ldr	r0, [pc, #208]	; (800e1c4 <printf_fatfs_error+0x1a4>)
 800e0f2:	f000 fef5 	bl	800eee0 <printf_Base>
			break;
 800e0f6:	e05f      	b.n	800e1b8 <printf_fatfs_error+0x198>
		case FR_DENIED:
		case FR_EXIST:
			printfX("\r\n");
 800e0f8:	4939      	ldr	r1, [pc, #228]	; (800e1e0 <printf_fatfs_error+0x1c0>)
 800e0fa:	4832      	ldr	r0, [pc, #200]	; (800e1c4 <printf_fatfs_error+0x1a4>)
 800e0fc:	f001 fdba 	bl	800fc74 <siprintf>
 800e100:	4830      	ldr	r0, [pc, #192]	; (800e1c4 <printf_fatfs_error+0x1a4>)
 800e102:	f000 feed 	bl	800eee0 <printf_Base>
			break;
 800e106:	e057      	b.n	800e1b8 <printf_fatfs_error+0x198>
		case FR_INVALID_OBJECT:
			printfX("\r\n");
 800e108:	4936      	ldr	r1, [pc, #216]	; (800e1e4 <printf_fatfs_error+0x1c4>)
 800e10a:	482e      	ldr	r0, [pc, #184]	; (800e1c4 <printf_fatfs_error+0x1a4>)
 800e10c:	f001 fdb2 	bl	800fc74 <siprintf>
 800e110:	482c      	ldr	r0, [pc, #176]	; (800e1c4 <printf_fatfs_error+0x1a4>)
 800e112:	f000 fee5 	bl	800eee0 <printf_Base>
			break;
 800e116:	e04f      	b.n	800e1b8 <printf_fatfs_error+0x198>
		case FR_WRITE_PROTECTED:
			printfX("\r\n");
 800e118:	4933      	ldr	r1, [pc, #204]	; (800e1e8 <printf_fatfs_error+0x1c8>)
 800e11a:	482a      	ldr	r0, [pc, #168]	; (800e1c4 <printf_fatfs_error+0x1a4>)
 800e11c:	f001 fdaa 	bl	800fc74 <siprintf>
 800e120:	4828      	ldr	r0, [pc, #160]	; (800e1c4 <printf_fatfs_error+0x1a4>)
 800e122:	f000 fedd 	bl	800eee0 <printf_Base>
			break;
 800e126:	e047      	b.n	800e1b8 <printf_fatfs_error+0x198>
		case FR_INVALID_DRIVE:
			printfX("\r\n");
 800e128:	4930      	ldr	r1, [pc, #192]	; (800e1ec <printf_fatfs_error+0x1cc>)
 800e12a:	4826      	ldr	r0, [pc, #152]	; (800e1c4 <printf_fatfs_error+0x1a4>)
 800e12c:	f001 fda2 	bl	800fc74 <siprintf>
 800e130:	4824      	ldr	r0, [pc, #144]	; (800e1c4 <printf_fatfs_error+0x1a4>)
 800e132:	f000 fed5 	bl	800eee0 <printf_Base>
			break;
 800e136:	e03f      	b.n	800e1b8 <printf_fatfs_error+0x198>
		case FR_NOT_ENABLED:
			printfX("\r\n");
 800e138:	492d      	ldr	r1, [pc, #180]	; (800e1f0 <printf_fatfs_error+0x1d0>)
 800e13a:	4822      	ldr	r0, [pc, #136]	; (800e1c4 <printf_fatfs_error+0x1a4>)
 800e13c:	f001 fd9a 	bl	800fc74 <siprintf>
 800e140:	4820      	ldr	r0, [pc, #128]	; (800e1c4 <printf_fatfs_error+0x1a4>)
 800e142:	f000 fecd 	bl	800eee0 <printf_Base>
			break;
 800e146:	e037      	b.n	800e1b8 <printf_fatfs_error+0x198>
		case FR_NO_FILESYSTEM:
			printfX("\r\n");
 800e148:	492a      	ldr	r1, [pc, #168]	; (800e1f4 <printf_fatfs_error+0x1d4>)
 800e14a:	481e      	ldr	r0, [pc, #120]	; (800e1c4 <printf_fatfs_error+0x1a4>)
 800e14c:	f001 fd92 	bl	800fc74 <siprintf>
 800e150:	481c      	ldr	r0, [pc, #112]	; (800e1c4 <printf_fatfs_error+0x1a4>)
 800e152:	f000 fec5 	bl	800eee0 <printf_Base>
			break;
 800e156:	e02f      	b.n	800e1b8 <printf_fatfs_error+0x198>
		case FR_MKFS_ABORTED:
			printfX("f_mkfs\r\n");
 800e158:	4927      	ldr	r1, [pc, #156]	; (800e1f8 <printf_fatfs_error+0x1d8>)
 800e15a:	481a      	ldr	r0, [pc, #104]	; (800e1c4 <printf_fatfs_error+0x1a4>)
 800e15c:	f001 fd8a 	bl	800fc74 <siprintf>
 800e160:	4818      	ldr	r0, [pc, #96]	; (800e1c4 <printf_fatfs_error+0x1a4>)
 800e162:	f000 febd 	bl	800eee0 <printf_Base>
			break;
 800e166:	e027      	b.n	800e1b8 <printf_fatfs_error+0x198>
		case FR_TIMEOUT:
			printfX("\r\n");
 800e168:	4924      	ldr	r1, [pc, #144]	; (800e1fc <printf_fatfs_error+0x1dc>)
 800e16a:	4816      	ldr	r0, [pc, #88]	; (800e1c4 <printf_fatfs_error+0x1a4>)
 800e16c:	f001 fd82 	bl	800fc74 <siprintf>
 800e170:	4814      	ldr	r0, [pc, #80]	; (800e1c4 <printf_fatfs_error+0x1a4>)
 800e172:	f000 feb5 	bl	800eee0 <printf_Base>
			break;
 800e176:	e01f      	b.n	800e1b8 <printf_fatfs_error+0x198>
		case FR_LOCKED:
			printfX("\r\n");
 800e178:	4921      	ldr	r1, [pc, #132]	; (800e200 <printf_fatfs_error+0x1e0>)
 800e17a:	4812      	ldr	r0, [pc, #72]	; (800e1c4 <printf_fatfs_error+0x1a4>)
 800e17c:	f001 fd7a 	bl	800fc74 <siprintf>
 800e180:	4810      	ldr	r0, [pc, #64]	; (800e1c4 <printf_fatfs_error+0x1a4>)
 800e182:	f000 fead 	bl	800eee0 <printf_Base>
			break;
 800e186:	e017      	b.n	800e1b8 <printf_fatfs_error+0x198>
		case FR_NOT_ENOUGH_CORE:
			printfX("\r\n");
 800e188:	491e      	ldr	r1, [pc, #120]	; (800e204 <printf_fatfs_error+0x1e4>)
 800e18a:	480e      	ldr	r0, [pc, #56]	; (800e1c4 <printf_fatfs_error+0x1a4>)
 800e18c:	f001 fd72 	bl	800fc74 <siprintf>
 800e190:	480c      	ldr	r0, [pc, #48]	; (800e1c4 <printf_fatfs_error+0x1a4>)
 800e192:	f000 fea5 	bl	800eee0 <printf_Base>
			break;
 800e196:	e00f      	b.n	800e1b8 <printf_fatfs_error+0x198>
		case FR_TOO_MANY_OPEN_FILES:
			printfX("\r\n");
 800e198:	491b      	ldr	r1, [pc, #108]	; (800e208 <printf_fatfs_error+0x1e8>)
 800e19a:	480a      	ldr	r0, [pc, #40]	; (800e1c4 <printf_fatfs_error+0x1a4>)
 800e19c:	f001 fd6a 	bl	800fc74 <siprintf>
 800e1a0:	4808      	ldr	r0, [pc, #32]	; (800e1c4 <printf_fatfs_error+0x1a4>)
 800e1a2:	f000 fe9d 	bl	800eee0 <printf_Base>
			break;
 800e1a6:	e007      	b.n	800e1b8 <printf_fatfs_error+0x198>
		case FR_INVALID_PARAMETER:
			printfX("\r\n");
 800e1a8:	4918      	ldr	r1, [pc, #96]	; (800e20c <printf_fatfs_error+0x1ec>)
 800e1aa:	4806      	ldr	r0, [pc, #24]	; (800e1c4 <printf_fatfs_error+0x1a4>)
 800e1ac:	f001 fd62 	bl	800fc74 <siprintf>
 800e1b0:	4804      	ldr	r0, [pc, #16]	; (800e1c4 <printf_fatfs_error+0x1a4>)
 800e1b2:	f000 fe95 	bl	800eee0 <printf_Base>
			break;
 800e1b6:	bf00      	nop
	}
}
 800e1b8:	bf00      	nop
 800e1ba:	3708      	adds	r7, #8
 800e1bc:	46bd      	mov	sp, r7
 800e1be:	bd80      	pop	{r7, pc}
 800e1c0:	08013b30 	.word	0x08013b30
 800e1c4:	200011fc 	.word	0x200011fc
 800e1c8:	08013b48 	.word	0x08013b48
 800e1cc:	08013b74 	.word	0x08013b74
 800e1d0:	08013b8c 	.word	0x08013b8c
 800e1d4:	08013bb0 	.word	0x08013bb0
 800e1d8:	08013bd0 	.word	0x08013bd0
 800e1dc:	08013bf0 	.word	0x08013bf0
 800e1e0:	08013c10 	.word	0x08013c10
 800e1e4:	08013c28 	.word	0x08013c28
 800e1e8:	08013c4c 	.word	0x08013c4c
 800e1ec:	08013c70 	.word	0x08013c70
 800e1f0:	08013c94 	.word	0x08013c94
 800e1f4:	08013cb4 	.word	0x08013cb4
 800e1f8:	08013cd8 	.word	0x08013cd8
 800e1fc:	08013d18 	.word	0x08013d18
 800e200:	08013d30 	.word	0x08013d30
 800e204:	08013d4c 	.word	0x08013d4c
 800e208:	08013d80 	.word	0x08013d80
 800e20c:	08013da0 	.word	0x08013da0

0800e210 <Periodic_Update_BreathingLights>:
uint8_t LED1_DirInc;
uint16_t LED1_Pulsewidth;

// 
void Periodic_Update_BreathingLights()
{
 800e210:	b480      	push	{r7}
 800e212:	af00      	add	r7, sp, #0
	if (LED1_DirInc == 0) //
 800e214:	4b15      	ldr	r3, [pc, #84]	; (800e26c <Periodic_Update_BreathingLights+0x5c>)
 800e216:	781b      	ldrb	r3, [r3, #0]
 800e218:	2b00      	cmp	r3, #0
 800e21a:	d10f      	bne.n	800e23c <Periodic_Update_BreathingLights+0x2c>
	{
		LED1_Pulsewidth++;
 800e21c:	4b14      	ldr	r3, [pc, #80]	; (800e270 <Periodic_Update_BreathingLights+0x60>)
 800e21e:	881b      	ldrh	r3, [r3, #0]
 800e220:	3301      	adds	r3, #1
 800e222:	b29a      	uxth	r2, r3
 800e224:	4b12      	ldr	r3, [pc, #72]	; (800e270 <Periodic_Update_BreathingLights+0x60>)
 800e226:	801a      	strh	r2, [r3, #0]
		if (LED1_Pulsewidth >= 999)
 800e228:	4b11      	ldr	r3, [pc, #68]	; (800e270 <Periodic_Update_BreathingLights+0x60>)
 800e22a:	881b      	ldrh	r3, [r3, #0]
 800e22c:	f240 32e6 	movw	r2, #998	; 0x3e6
 800e230:	4293      	cmp	r3, r2
 800e232:	d910      	bls.n	800e256 <Periodic_Update_BreathingLights+0x46>
		{
			LED1_DirInc = 1; //
 800e234:	4b0d      	ldr	r3, [pc, #52]	; (800e26c <Periodic_Update_BreathingLights+0x5c>)
 800e236:	2201      	movs	r2, #1
 800e238:	701a      	strb	r2, [r3, #0]
 800e23a:	e00c      	b.n	800e256 <Periodic_Update_BreathingLights+0x46>
		}
	}
	else
	{
		LED1_Pulsewidth--;
 800e23c:	4b0c      	ldr	r3, [pc, #48]	; (800e270 <Periodic_Update_BreathingLights+0x60>)
 800e23e:	881b      	ldrh	r3, [r3, #0]
 800e240:	3b01      	subs	r3, #1
 800e242:	b29a      	uxth	r2, r3
 800e244:	4b0a      	ldr	r3, [pc, #40]	; (800e270 <Periodic_Update_BreathingLights+0x60>)
 800e246:	801a      	strh	r2, [r3, #0]
		if (LED1_Pulsewidth <= 1)
 800e248:	4b09      	ldr	r3, [pc, #36]	; (800e270 <Periodic_Update_BreathingLights+0x60>)
 800e24a:	881b      	ldrh	r3, [r3, #0]
 800e24c:	2b01      	cmp	r3, #1
 800e24e:	d802      	bhi.n	800e256 <Periodic_Update_BreathingLights+0x46>
		{
			LED1_DirInc = 0; //
 800e250:	4b06      	ldr	r3, [pc, #24]	; (800e26c <Periodic_Update_BreathingLights+0x5c>)
 800e252:	2200      	movs	r2, #0
 800e254:	701a      	strb	r2, [r3, #0]
		}
	}

	__HAL_TIM_SET_COMPARE(&htim14, TIM_CHANNEL_1, LED1_Pulsewidth); //CCR
 800e256:	4b06      	ldr	r3, [pc, #24]	; (800e270 <Periodic_Update_BreathingLights+0x60>)
 800e258:	881a      	ldrh	r2, [r3, #0]
 800e25a:	4b06      	ldr	r3, [pc, #24]	; (800e274 <Periodic_Update_BreathingLights+0x64>)
 800e25c:	681b      	ldr	r3, [r3, #0]
 800e25e:	635a      	str	r2, [r3, #52]	; 0x34
}
 800e260:	bf00      	nop
 800e262:	46bd      	mov	sp, r7
 800e264:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e268:	4770      	bx	lr
 800e26a:	bf00      	nop
 800e26c:	20002035 	.word	0x20002035
 800e270:	20002036 	.word	0x20002036
 800e274:	200010f4 	.word	0x200010f4

0800e278 <SPI_WriteByte>:
 * @param    TxData 
 * @param    size   
 * @return  0:,:
 */
uint8_t SPI_WriteByte(uint8_t *TxData, uint16_t size)
{
 800e278:	b580      	push	{r7, lr}
 800e27a:	b082      	sub	sp, #8
 800e27c:	af00      	add	r7, sp, #0
 800e27e:	6078      	str	r0, [r7, #4]
 800e280:	460b      	mov	r3, r1
 800e282:	807b      	strh	r3, [r7, #2]
	return HAL_SPI_Transmit(LCD_SPI, TxData, size, 1000);
 800e284:	887a      	ldrh	r2, [r7, #2]
 800e286:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800e28a:	6879      	ldr	r1, [r7, #4]
 800e28c:	4803      	ldr	r0, [pc, #12]	; (800e29c <SPI_WriteByte+0x24>)
 800e28e:	f7f8 f9c9 	bl	8006624 <HAL_SPI_Transmit>
 800e292:	4603      	mov	r3, r0
	//return HAL_SPI_Transmit_DMA(LCD_SPI, TxData, size);

}
 800e294:	4618      	mov	r0, r3
 800e296:	3708      	adds	r7, #8
 800e298:	46bd      	mov	sp, r7
 800e29a:	bd80      	pop	{r7, pc}
 800e29c:	20000df8 	.word	0x20000df8

0800e2a0 <SPI_WriteByte_DMA>:
void SPI_WriteByte_DMA(uint8_t *TxData, uint16_t size)
{
 800e2a0:	b580      	push	{r7, lr}
 800e2a2:	b082      	sub	sp, #8
 800e2a4:	af00      	add	r7, sp, #0
 800e2a6:	6078      	str	r0, [r7, #4]
 800e2a8:	460b      	mov	r3, r1
 800e2aa:	807b      	strh	r3, [r7, #2]
	//return HAL_SPI_Transmit(LCD_SPI, TxData, size, 1000);
	HAL_SPI_Transmit_DMA(LCD_SPI, TxData, size);
 800e2ac:	887b      	ldrh	r3, [r7, #2]
 800e2ae:	461a      	mov	r2, r3
 800e2b0:	6879      	ldr	r1, [r7, #4]
 800e2b2:	4803      	ldr	r0, [pc, #12]	; (800e2c0 <SPI_WriteByte_DMA+0x20>)
 800e2b4:	f7f8 faf2 	bl	800689c <HAL_SPI_Transmit_DMA>

}
 800e2b8:	bf00      	nop
 800e2ba:	3708      	adds	r7, #8
 800e2bc:	46bd      	mov	sp, r7
 800e2be:	bd80      	pop	{r7, pc}
 800e2c0:	20000df8 	.word	0x20000df8

0800e2c4 <LCD_Write_Cmd>:
 * @brief   LCD
 * @param   cmd  
 * @return  none
 */
static void LCD_Write_Cmd(uint8_t cmd)
{
 800e2c4:	b580      	push	{r7, lr}
 800e2c6:	b082      	sub	sp, #8
 800e2c8:	af00      	add	r7, sp, #0
 800e2ca:	4603      	mov	r3, r0
 800e2cc:	71fb      	strb	r3, [r7, #7]
	LCD_WR_RS(0);
 800e2ce:	2200      	movs	r2, #0
 800e2d0:	2140      	movs	r1, #64	; 0x40
 800e2d2:	4806      	ldr	r0, [pc, #24]	; (800e2ec <LCD_Write_Cmd+0x28>)
 800e2d4:	f7f6 f908 	bl	80044e8 <HAL_GPIO_WritePin>
	SPI_WriteByte(&cmd, 1);
 800e2d8:	1dfb      	adds	r3, r7, #7
 800e2da:	2101      	movs	r1, #1
 800e2dc:	4618      	mov	r0, r3
 800e2de:	f7ff ffcb 	bl	800e278 <SPI_WriteByte>
}
 800e2e2:	bf00      	nop
 800e2e4:	3708      	adds	r7, #8
 800e2e6:	46bd      	mov	sp, r7
 800e2e8:	bd80      	pop	{r7, pc}
 800e2ea:	bf00      	nop
 800e2ec:	40021800 	.word	0x40021800

0800e2f0 <LCD_Write_Data>:
 * @brief   LCD
 * @param   dat  
 * @return  none
 */
static void LCD_Write_Data(uint8_t dat)
{
 800e2f0:	b580      	push	{r7, lr}
 800e2f2:	b082      	sub	sp, #8
 800e2f4:	af00      	add	r7, sp, #0
 800e2f6:	4603      	mov	r3, r0
 800e2f8:	71fb      	strb	r3, [r7, #7]
	LCD_WR_RS(1);
 800e2fa:	2201      	movs	r2, #1
 800e2fc:	2140      	movs	r1, #64	; 0x40
 800e2fe:	4806      	ldr	r0, [pc, #24]	; (800e318 <LCD_Write_Data+0x28>)
 800e300:	f7f6 f8f2 	bl	80044e8 <HAL_GPIO_WritePin>
	SPI_WriteByte(&dat, 1);
 800e304:	1dfb      	adds	r3, r7, #7
 800e306:	2101      	movs	r1, #1
 800e308:	4618      	mov	r0, r3
 800e30a:	f7ff ffb5 	bl	800e278 <SPI_WriteByte>
}
 800e30e:	bf00      	nop
 800e310:	3708      	adds	r7, #8
 800e312:	46bd      	mov	sp, r7
 800e314:	bd80      	pop	{r7, pc}
 800e316:	bf00      	nop
 800e318:	40021800 	.word	0x40021800

0800e31c <LCD_Write_2Bytes>:
 * @brief  16LCD
 * @param   dat  16bit
 * @return  none
 */
void LCD_Write_2Bytes(const uint16_t dat)
{
 800e31c:	b580      	push	{r7, lr}
 800e31e:	b084      	sub	sp, #16
 800e320:	af00      	add	r7, sp, #0
 800e322:	4603      	mov	r3, r0
 800e324:	80fb      	strh	r3, [r7, #6]
	uint8_t data[2] = { 0 };
 800e326:	2300      	movs	r3, #0
 800e328:	81bb      	strh	r3, [r7, #12]

	data[0] = dat >> 8;
 800e32a:	88fb      	ldrh	r3, [r7, #6]
 800e32c:	0a1b      	lsrs	r3, r3, #8
 800e32e:	b29b      	uxth	r3, r3
 800e330:	b2db      	uxtb	r3, r3
 800e332:	733b      	strb	r3, [r7, #12]
	LCD_Write_Data(data[0]);
 800e334:	7b3b      	ldrb	r3, [r7, #12]
 800e336:	4618      	mov	r0, r3
 800e338:	f7ff ffda 	bl	800e2f0 <LCD_Write_Data>
	data[1] = dat;
 800e33c:	88fb      	ldrh	r3, [r7, #6]
 800e33e:	b2db      	uxtb	r3, r3
 800e340:	737b      	strb	r3, [r7, #13]
	LCD_Write_Data(data[1]);
 800e342:	7b7b      	ldrb	r3, [r7, #13]
 800e344:	4618      	mov	r0, r3
 800e346:	f7ff ffd3 	bl	800e2f0 <LCD_Write_Data>

	//SPI_WriteByte((uint8_t*) data, 2);
}
 800e34a:	bf00      	nop
 800e34c:	3710      	adds	r7, #16
 800e34e:	46bd      	mov	sp, r7
 800e350:	bd80      	pop	{r7, pc}

0800e352 <LCD_Address_Set>:
 * @param   x1,y1    
 * @param   x2,y2    
 * @return  none
 */
void LCD_Address_Set(uint16_t x1, uint16_t y1, uint16_t x2, uint16_t y2)
{
 800e352:	b590      	push	{r4, r7, lr}
 800e354:	b083      	sub	sp, #12
 800e356:	af00      	add	r7, sp, #0
 800e358:	4604      	mov	r4, r0
 800e35a:	4608      	mov	r0, r1
 800e35c:	4611      	mov	r1, r2
 800e35e:	461a      	mov	r2, r3
 800e360:	4623      	mov	r3, r4
 800e362:	80fb      	strh	r3, [r7, #6]
 800e364:	4603      	mov	r3, r0
 800e366:	80bb      	strh	r3, [r7, #4]
 800e368:	460b      	mov	r3, r1
 800e36a:	807b      	strh	r3, [r7, #2]
 800e36c:	4613      	mov	r3, r2
 800e36e:	803b      	strh	r3, [r7, #0]
	/* X */
	LCD_Write_Cmd(0x2a);
 800e370:	202a      	movs	r0, #42	; 0x2a
 800e372:	f7ff ffa7 	bl	800e2c4 <LCD_Write_Cmd>
	LCD_Write_Data(x1 >> 8);
 800e376:	88fb      	ldrh	r3, [r7, #6]
 800e378:	0a1b      	lsrs	r3, r3, #8
 800e37a:	b29b      	uxth	r3, r3
 800e37c:	b2db      	uxtb	r3, r3
 800e37e:	4618      	mov	r0, r3
 800e380:	f7ff ffb6 	bl	800e2f0 <LCD_Write_Data>
	LCD_Write_Data(x1);
 800e384:	88fb      	ldrh	r3, [r7, #6]
 800e386:	b2db      	uxtb	r3, r3
 800e388:	4618      	mov	r0, r3
 800e38a:	f7ff ffb1 	bl	800e2f0 <LCD_Write_Data>
	LCD_Write_Data(x2 >> 8);
 800e38e:	887b      	ldrh	r3, [r7, #2]
 800e390:	0a1b      	lsrs	r3, r3, #8
 800e392:	b29b      	uxth	r3, r3
 800e394:	b2db      	uxtb	r3, r3
 800e396:	4618      	mov	r0, r3
 800e398:	f7ff ffaa 	bl	800e2f0 <LCD_Write_Data>
	LCD_Write_Data(x2);
 800e39c:	887b      	ldrh	r3, [r7, #2]
 800e39e:	b2db      	uxtb	r3, r3
 800e3a0:	4618      	mov	r0, r3
 800e3a2:	f7ff ffa5 	bl	800e2f0 <LCD_Write_Data>

	/* Y */
	LCD_Write_Cmd(0x2b);
 800e3a6:	202b      	movs	r0, #43	; 0x2b
 800e3a8:	f7ff ff8c 	bl	800e2c4 <LCD_Write_Cmd>
	LCD_Write_Data(y1 >> 8);
 800e3ac:	88bb      	ldrh	r3, [r7, #4]
 800e3ae:	0a1b      	lsrs	r3, r3, #8
 800e3b0:	b29b      	uxth	r3, r3
 800e3b2:	b2db      	uxtb	r3, r3
 800e3b4:	4618      	mov	r0, r3
 800e3b6:	f7ff ff9b 	bl	800e2f0 <LCD_Write_Data>
	LCD_Write_Data(y1);
 800e3ba:	88bb      	ldrh	r3, [r7, #4]
 800e3bc:	b2db      	uxtb	r3, r3
 800e3be:	4618      	mov	r0, r3
 800e3c0:	f7ff ff96 	bl	800e2f0 <LCD_Write_Data>
	LCD_Write_Data(y2 >> 8);
 800e3c4:	883b      	ldrh	r3, [r7, #0]
 800e3c6:	0a1b      	lsrs	r3, r3, #8
 800e3c8:	b29b      	uxth	r3, r3
 800e3ca:	b2db      	uxtb	r3, r3
 800e3cc:	4618      	mov	r0, r3
 800e3ce:	f7ff ff8f 	bl	800e2f0 <LCD_Write_Data>
	LCD_Write_Data(y2);
 800e3d2:	883b      	ldrh	r3, [r7, #0]
 800e3d4:	b2db      	uxtb	r3, r3
 800e3d6:	4618      	mov	r0, r3
 800e3d8:	f7ff ff8a 	bl	800e2f0 <LCD_Write_Data>

	/* LCD */
	LCD_Write_Cmd(0x2C);
 800e3dc:	202c      	movs	r0, #44	; 0x2c
 800e3de:	f7ff ff71 	bl	800e2c4 <LCD_Write_Cmd>
}
 800e3e2:	bf00      	nop
 800e3e4:	370c      	adds	r7, #12
 800e3e6:	46bd      	mov	sp, r7
 800e3e8:	bd90      	pop	{r4, r7, pc}
	...

0800e3ec <LCD_Clear>:
 * @brief   LCD
 * @param   color  (16bit)
 * @return  none
 */
void LCD_Clear(uint16_t color)
{
 800e3ec:	b580      	push	{r7, lr}
 800e3ee:	b084      	sub	sp, #16
 800e3f0:	af00      	add	r7, sp, #0
 800e3f2:	4603      	mov	r3, r0
 800e3f4:	80fb      	strh	r3, [r7, #6]
	uint16_t i, j;
	uint8_t data[2] = { 0 };  //color16bit
 800e3f6:	2300      	movs	r3, #0
 800e3f8:	813b      	strh	r3, [r7, #8]

	/* 16bitcolor */
	data[0] = color >> 8;
 800e3fa:	88fb      	ldrh	r3, [r7, #6]
 800e3fc:	0a1b      	lsrs	r3, r3, #8
 800e3fe:	b29b      	uxth	r3, r3
 800e400:	b2db      	uxtb	r3, r3
 800e402:	723b      	strb	r3, [r7, #8]
	data[1] = color;
 800e404:	88fb      	ldrh	r3, [r7, #6]
 800e406:	b2db      	uxtb	r3, r3
 800e408:	727b      	strb	r3, [r7, #9]

	/*  */
	for (j = 0; j < LCD_Buf_Size / 2; j++)
 800e40a:	2300      	movs	r3, #0
 800e40c:	81bb      	strh	r3, [r7, #12]
 800e40e:	e00d      	b.n	800e42c <LCD_Clear+0x40>
	{
		lcd_buf[j * 2] = data[0];
 800e410:	89bb      	ldrh	r3, [r7, #12]
 800e412:	005b      	lsls	r3, r3, #1
 800e414:	7a39      	ldrb	r1, [r7, #8]
 800e416:	4a16      	ldr	r2, [pc, #88]	; (800e470 <LCD_Clear+0x84>)
 800e418:	54d1      	strb	r1, [r2, r3]
		lcd_buf[j * 2 + 1] = data[1];
 800e41a:	89bb      	ldrh	r3, [r7, #12]
 800e41c:	005b      	lsls	r3, r3, #1
 800e41e:	3301      	adds	r3, #1
 800e420:	7a79      	ldrb	r1, [r7, #9]
 800e422:	4a13      	ldr	r2, [pc, #76]	; (800e470 <LCD_Clear+0x84>)
 800e424:	54d1      	strb	r1, [r2, r3]
	for (j = 0; j < LCD_Buf_Size / 2; j++)
 800e426:	89bb      	ldrh	r3, [r7, #12]
 800e428:	3301      	adds	r3, #1
 800e42a:	81bb      	strh	r3, [r7, #12]
 800e42c:	89bb      	ldrh	r3, [r7, #12]
 800e42e:	f5b3 7f10 	cmp.w	r3, #576	; 0x240
 800e432:	d3ed      	bcc.n	800e410 <LCD_Clear+0x24>
	}
	/*  */
	LCD_Address_Set(0, 0, LCD_Width - 1, LCD_Height - 1);
 800e434:	23ef      	movs	r3, #239	; 0xef
 800e436:	22ef      	movs	r2, #239	; 0xef
 800e438:	2100      	movs	r1, #0
 800e43a:	2000      	movs	r0, #0
 800e43c:	f7ff ff89 	bl	800e352 <LCD_Address_Set>
	/*  */
	LCD_WR_RS(1);
 800e440:	2201      	movs	r2, #1
 800e442:	2140      	movs	r1, #64	; 0x40
 800e444:	480b      	ldr	r0, [pc, #44]	; (800e474 <LCD_Clear+0x88>)
 800e446:	f7f6 f84f 	bl	80044e8 <HAL_GPIO_WritePin>
	/*  */
	for (i = 0; i < (LCD_TOTAL_BUF_SIZE / LCD_Buf_Size); i++)
 800e44a:	2300      	movs	r3, #0
 800e44c:	81fb      	strh	r3, [r7, #14]
 800e44e:	e007      	b.n	800e460 <LCD_Clear+0x74>
	{
		SPI_WriteByte(lcd_buf, (uint16_t) LCD_Buf_Size);
 800e450:	f44f 6190 	mov.w	r1, #1152	; 0x480
 800e454:	4806      	ldr	r0, [pc, #24]	; (800e470 <LCD_Clear+0x84>)
 800e456:	f7ff ff0f 	bl	800e278 <SPI_WriteByte>
	for (i = 0; i < (LCD_TOTAL_BUF_SIZE / LCD_Buf_Size); i++)
 800e45a:	89fb      	ldrh	r3, [r7, #14]
 800e45c:	3301      	adds	r3, #1
 800e45e:	81fb      	strh	r3, [r7, #14]
 800e460:	89fb      	ldrh	r3, [r7, #14]
 800e462:	2b63      	cmp	r3, #99	; 0x63
 800e464:	d9f4      	bls.n	800e450 <LCD_Clear+0x64>
	}
}
 800e466:	bf00      	nop
 800e468:	bf00      	nop
 800e46a:	3710      	adds	r7, #16
 800e46c:	46bd      	mov	sp, r7
 800e46e:	bd80      	pop	{r7, pc}
 800e470:	20002038 	.word	0x20002038
 800e474:	40021800 	.word	0x40021800

0800e478 <LCD_Init>:
 * @brief   LCD
 * @param   none
 * @return  none
 */
void LCD_Init(void)
{
 800e478:	b580      	push	{r7, lr}
 800e47a:	af00      	add	r7, sp, #0
	/* LCD */
	/* LCD */
	LCD_PWR(0);
 800e47c:	2200      	movs	r2, #0
 800e47e:	2110      	movs	r1, #16
 800e480:	486a      	ldr	r0, [pc, #424]	; (800e62c <LCD_Init+0x1b4>)
 800e482:	f7f6 f831 	bl	80044e8 <HAL_GPIO_WritePin>
	LCD_RST(0);
 800e486:	2200      	movs	r2, #0
 800e488:	2120      	movs	r1, #32
 800e48a:	4868      	ldr	r0, [pc, #416]	; (800e62c <LCD_Init+0x1b4>)
 800e48c:	f7f6 f82c 	bl	80044e8 <HAL_GPIO_WritePin>
	HAL_Delay(100);
 800e490:	2064      	movs	r0, #100	; 0x64
 800e492:	f7f4 fd65 	bl	8002f60 <HAL_Delay>
	LCD_RST(1);
 800e496:	2201      	movs	r2, #1
 800e498:	2120      	movs	r1, #32
 800e49a:	4864      	ldr	r0, [pc, #400]	; (800e62c <LCD_Init+0x1b4>)
 800e49c:	f7f6 f824 	bl	80044e8 <HAL_GPIO_WritePin>

	HAL_Delay(120);
 800e4a0:	2078      	movs	r0, #120	; 0x78
 800e4a2:	f7f4 fd5d 	bl	8002f60 <HAL_Delay>

	/*  */
	LCD_Write_Cmd(0x11);
 800e4a6:	2011      	movs	r0, #17
 800e4a8:	f7ff ff0c 	bl	800e2c4 <LCD_Write_Cmd>
	HAL_Delay(120);
 800e4ac:	2078      	movs	r0, #120	; 0x78
 800e4ae:	f7f4 fd57 	bl	8002f60 <HAL_Delay>

	/*  */
	LCD_Write_Cmd(0x36);
 800e4b2:	2036      	movs	r0, #54	; 0x36
 800e4b4:	f7ff ff06 	bl	800e2c4 <LCD_Write_Cmd>
	LCD_Write_Data(0x00);
 800e4b8:	2000      	movs	r0, #0
 800e4ba:	f7ff ff19 	bl	800e2f0 <LCD_Write_Data>
	/* RGB 5-6-5-bit  */
	LCD_Write_Cmd(0x3A);
 800e4be:	203a      	movs	r0, #58	; 0x3a
 800e4c0:	f7ff ff00 	bl	800e2c4 <LCD_Write_Cmd>
	LCD_Write_Data(0x65);
 800e4c4:	2065      	movs	r0, #101	; 0x65
 800e4c6:	f7ff ff13 	bl	800e2f0 <LCD_Write_Data>
	/* porch  */
	LCD_Write_Cmd(0xB2);
 800e4ca:	20b2      	movs	r0, #178	; 0xb2
 800e4cc:	f7ff fefa 	bl	800e2c4 <LCD_Write_Cmd>
	LCD_Write_Data(0x0C);
 800e4d0:	200c      	movs	r0, #12
 800e4d2:	f7ff ff0d 	bl	800e2f0 <LCD_Write_Data>
	LCD_Write_Data(0x0C);
 800e4d6:	200c      	movs	r0, #12
 800e4d8:	f7ff ff0a 	bl	800e2f0 <LCD_Write_Data>
	LCD_Write_Data(0x00);
 800e4dc:	2000      	movs	r0, #0
 800e4de:	f7ff ff07 	bl	800e2f0 <LCD_Write_Data>
	LCD_Write_Data(0x33);
 800e4e2:	2033      	movs	r0, #51	; 0x33
 800e4e4:	f7ff ff04 	bl	800e2f0 <LCD_Write_Data>
	LCD_Write_Data(0x33);
 800e4e8:	2033      	movs	r0, #51	; 0x33
 800e4ea:	f7ff ff01 	bl	800e2f0 <LCD_Write_Data>
	/* VGH */
	LCD_Write_Cmd(0xB7);
 800e4ee:	20b7      	movs	r0, #183	; 0xb7
 800e4f0:	f7ff fee8 	bl	800e2c4 <LCD_Write_Cmd>
	LCD_Write_Data(0x72);
 800e4f4:	2072      	movs	r0, #114	; 0x72
 800e4f6:	f7ff fefb 	bl	800e2f0 <LCD_Write_Data>
	/* VCOM  */
	LCD_Write_Cmd(0xBB);
 800e4fa:	20bb      	movs	r0, #187	; 0xbb
 800e4fc:	f7ff fee2 	bl	800e2c4 <LCD_Write_Cmd>
	LCD_Write_Data(0x3D);
 800e500:	203d      	movs	r0, #61	; 0x3d
 800e502:	f7ff fef5 	bl	800e2f0 <LCD_Write_Data>
	/* LCM  */
	LCD_Write_Cmd(0xC0);
 800e506:	20c0      	movs	r0, #192	; 0xc0
 800e508:	f7ff fedc 	bl	800e2c4 <LCD_Write_Cmd>
	LCD_Write_Data(0x2C);
 800e50c:	202c      	movs	r0, #44	; 0x2c
 800e50e:	f7ff feef 	bl	800e2f0 <LCD_Write_Data>
	/* VDV and VRH  */
	LCD_Write_Cmd(0xC2);
 800e512:	20c2      	movs	r0, #194	; 0xc2
 800e514:	f7ff fed6 	bl	800e2c4 <LCD_Write_Cmd>
	LCD_Write_Data(0x01);
 800e518:	2001      	movs	r0, #1
 800e51a:	f7ff fee9 	bl	800e2f0 <LCD_Write_Data>
	/* VRH  */
	LCD_Write_Cmd(0xC3);
 800e51e:	20c3      	movs	r0, #195	; 0xc3
 800e520:	f7ff fed0 	bl	800e2c4 <LCD_Write_Cmd>
	LCD_Write_Data(0x19);
 800e524:	2019      	movs	r0, #25
 800e526:	f7ff fee3 	bl	800e2f0 <LCD_Write_Data>
	/* VDV  */
	LCD_Write_Cmd(0xC4);
 800e52a:	20c4      	movs	r0, #196	; 0xc4
 800e52c:	f7ff feca 	bl	800e2c4 <LCD_Write_Cmd>
	LCD_Write_Data(0x20);
 800e530:	2020      	movs	r0, #32
 800e532:	f7ff fedd 	bl	800e2f0 <LCD_Write_Data>
	/*  60Mhz */
	LCD_Write_Cmd(0xC6);
 800e536:	20c6      	movs	r0, #198	; 0xc6
 800e538:	f7ff fec4 	bl	800e2c4 <LCD_Write_Cmd>
	LCD_Write_Data(0x0F);
 800e53c:	200f      	movs	r0, #15
 800e53e:	f7ff fed7 	bl	800e2f0 <LCD_Write_Data>
	/*  */
	LCD_Write_Cmd(0xD0);
 800e542:	20d0      	movs	r0, #208	; 0xd0
 800e544:	f7ff febe 	bl	800e2c4 <LCD_Write_Cmd>
	LCD_Write_Data(0xA4);
 800e548:	20a4      	movs	r0, #164	; 0xa4
 800e54a:	f7ff fed1 	bl	800e2f0 <LCD_Write_Data>
	LCD_Write_Data(0xA1);
 800e54e:	20a1      	movs	r0, #161	; 0xa1
 800e550:	f7ff fece 	bl	800e2f0 <LCD_Write_Data>
	/*  */
	LCD_Write_Cmd(0xE0);
 800e554:	20e0      	movs	r0, #224	; 0xe0
 800e556:	f7ff feb5 	bl	800e2c4 <LCD_Write_Cmd>
	LCD_Write_Data(0xD0);
 800e55a:	20d0      	movs	r0, #208	; 0xd0
 800e55c:	f7ff fec8 	bl	800e2f0 <LCD_Write_Data>
	LCD_Write_Data(0x04);
 800e560:	2004      	movs	r0, #4
 800e562:	f7ff fec5 	bl	800e2f0 <LCD_Write_Data>
	LCD_Write_Data(0x0D);
 800e566:	200d      	movs	r0, #13
 800e568:	f7ff fec2 	bl	800e2f0 <LCD_Write_Data>
	LCD_Write_Data(0x11);
 800e56c:	2011      	movs	r0, #17
 800e56e:	f7ff febf 	bl	800e2f0 <LCD_Write_Data>
	LCD_Write_Data(0x13);
 800e572:	2013      	movs	r0, #19
 800e574:	f7ff febc 	bl	800e2f0 <LCD_Write_Data>
	LCD_Write_Data(0x2B);
 800e578:	202b      	movs	r0, #43	; 0x2b
 800e57a:	f7ff feb9 	bl	800e2f0 <LCD_Write_Data>
	LCD_Write_Data(0x3F);
 800e57e:	203f      	movs	r0, #63	; 0x3f
 800e580:	f7ff feb6 	bl	800e2f0 <LCD_Write_Data>
	LCD_Write_Data(0x54);
 800e584:	2054      	movs	r0, #84	; 0x54
 800e586:	f7ff feb3 	bl	800e2f0 <LCD_Write_Data>
	LCD_Write_Data(0x4C);
 800e58a:	204c      	movs	r0, #76	; 0x4c
 800e58c:	f7ff feb0 	bl	800e2f0 <LCD_Write_Data>
	LCD_Write_Data(0x18);
 800e590:	2018      	movs	r0, #24
 800e592:	f7ff fead 	bl	800e2f0 <LCD_Write_Data>
	LCD_Write_Data(0x0D);
 800e596:	200d      	movs	r0, #13
 800e598:	f7ff feaa 	bl	800e2f0 <LCD_Write_Data>
	LCD_Write_Data(0x0B);
 800e59c:	200b      	movs	r0, #11
 800e59e:	f7ff fea7 	bl	800e2f0 <LCD_Write_Data>
	LCD_Write_Data(0x1F);
 800e5a2:	201f      	movs	r0, #31
 800e5a4:	f7ff fea4 	bl	800e2f0 <LCD_Write_Data>
	LCD_Write_Data(0x23);
 800e5a8:	2023      	movs	r0, #35	; 0x23
 800e5aa:	f7ff fea1 	bl	800e2f0 <LCD_Write_Data>
	/*  */
	LCD_Write_Cmd(0xE1);
 800e5ae:	20e1      	movs	r0, #225	; 0xe1
 800e5b0:	f7ff fe88 	bl	800e2c4 <LCD_Write_Cmd>
	LCD_Write_Data(0xD0);
 800e5b4:	20d0      	movs	r0, #208	; 0xd0
 800e5b6:	f7ff fe9b 	bl	800e2f0 <LCD_Write_Data>
	LCD_Write_Data(0x04);
 800e5ba:	2004      	movs	r0, #4
 800e5bc:	f7ff fe98 	bl	800e2f0 <LCD_Write_Data>
	LCD_Write_Data(0x0C);
 800e5c0:	200c      	movs	r0, #12
 800e5c2:	f7ff fe95 	bl	800e2f0 <LCD_Write_Data>
	LCD_Write_Data(0x11);
 800e5c6:	2011      	movs	r0, #17
 800e5c8:	f7ff fe92 	bl	800e2f0 <LCD_Write_Data>
	LCD_Write_Data(0x13);
 800e5cc:	2013      	movs	r0, #19
 800e5ce:	f7ff fe8f 	bl	800e2f0 <LCD_Write_Data>
	LCD_Write_Data(0x2C);
 800e5d2:	202c      	movs	r0, #44	; 0x2c
 800e5d4:	f7ff fe8c 	bl	800e2f0 <LCD_Write_Data>
	LCD_Write_Data(0x3F);
 800e5d8:	203f      	movs	r0, #63	; 0x3f
 800e5da:	f7ff fe89 	bl	800e2f0 <LCD_Write_Data>
	LCD_Write_Data(0x44);
 800e5de:	2044      	movs	r0, #68	; 0x44
 800e5e0:	f7ff fe86 	bl	800e2f0 <LCD_Write_Data>
	LCD_Write_Data(0x51);
 800e5e4:	2051      	movs	r0, #81	; 0x51
 800e5e6:	f7ff fe83 	bl	800e2f0 <LCD_Write_Data>
	LCD_Write_Data(0x2F);
 800e5ea:	202f      	movs	r0, #47	; 0x2f
 800e5ec:	f7ff fe80 	bl	800e2f0 <LCD_Write_Data>
	LCD_Write_Data(0x1F);
 800e5f0:	201f      	movs	r0, #31
 800e5f2:	f7ff fe7d 	bl	800e2f0 <LCD_Write_Data>
	LCD_Write_Data(0x1F);
 800e5f6:	201f      	movs	r0, #31
 800e5f8:	f7ff fe7a 	bl	800e2f0 <LCD_Write_Data>
	LCD_Write_Data(0x20);
 800e5fc:	2020      	movs	r0, #32
 800e5fe:	f7ff fe77 	bl	800e2f0 <LCD_Write_Data>
	LCD_Write_Data(0x23);
 800e602:	2023      	movs	r0, #35	; 0x23
 800e604:	f7ff fe74 	bl	800e2f0 <LCD_Write_Data>
	/*  */
	LCD_Write_Cmd(0x21);
 800e608:	2021      	movs	r0, #33	; 0x21
 800e60a:	f7ff fe5b 	bl	800e2c4 <LCD_Write_Cmd>
	LCD_Write_Cmd(0x29);
 800e60e:	2029      	movs	r0, #41	; 0x29
 800e610:	f7ff fe58 	bl	800e2c4 <LCD_Write_Cmd>

	/*  */
	LCD_Clear(WHITE);
 800e614:	f64f 70ff 	movw	r0, #65535	; 0xffff
 800e618:	f7ff fee8 	bl	800e3ec <LCD_Clear>

	/**/
	LCD_PWR(1);
 800e61c:	2201      	movs	r2, #1
 800e61e:	2110      	movs	r1, #16
 800e620:	4802      	ldr	r0, [pc, #8]	; (800e62c <LCD_Init+0x1b4>)
 800e622:	f7f5 ff61 	bl	80044e8 <HAL_GPIO_WritePin>
}
 800e626:	bf00      	nop
 800e628:	bd80      	pop	{r7, pc}
 800e62a:	bf00      	nop
 800e62c:	40021800 	.word	0x40021800

0800e630 <LCD_ShowChar>:
 * @param   size	(16/24/32)
 * @return  none
 * @note		font.h
 */
void LCD_ShowChar(uint16_t x, uint16_t y, char ch, uint16_t back_color, uint16_t font_color, uint8_t font_size)
{
 800e630:	b590      	push	{r4, r7, lr}
 800e632:	b087      	sub	sp, #28
 800e634:	af00      	add	r7, sp, #0
 800e636:	4604      	mov	r4, r0
 800e638:	4608      	mov	r0, r1
 800e63a:	4611      	mov	r1, r2
 800e63c:	461a      	mov	r2, r3
 800e63e:	4623      	mov	r3, r4
 800e640:	80fb      	strh	r3, [r7, #6]
 800e642:	4603      	mov	r3, r0
 800e644:	80bb      	strh	r3, [r7, #4]
 800e646:	460b      	mov	r3, r1
 800e648:	70fb      	strb	r3, [r7, #3]
 800e64a:	4613      	mov	r3, r2
 800e64c:	803b      	strh	r3, [r7, #0]
	uint32_t i = 0, j = 0;
 800e64e:	2300      	movs	r3, #0
 800e650:	617b      	str	r3, [r7, #20]
 800e652:	2300      	movs	r3, #0
 800e654:	613b      	str	r3, [r7, #16]
	uint8_t temp = 0;
 800e656:	2300      	movs	r3, #0
 800e658:	73fb      	strb	r3, [r7, #15]
	uint8_t size = 0;
 800e65a:	2300      	movs	r3, #0
 800e65c:	737b      	strb	r3, [r7, #13]
	uint8_t t = 0;
 800e65e:	2300      	movs	r3, #0
 800e660:	73bb      	strb	r3, [r7, #14]

	/*  */
	if ((x > (LCD_Width - font_size / 2)) || (y > (LCD_Height - font_size)))
 800e662:	88fa      	ldrh	r2, [r7, #6]
 800e664:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 800e668:	085b      	lsrs	r3, r3, #1
 800e66a:	b2db      	uxtb	r3, r3
 800e66c:	f1c3 03f0 	rsb	r3, r3, #240	; 0xf0
 800e670:	429a      	cmp	r2, r3
 800e672:	f300 8110 	bgt.w	800e896 <LCD_ShowChar+0x266>
 800e676:	88ba      	ldrh	r2, [r7, #4]
 800e678:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 800e67c:	f1c3 03f0 	rsb	r3, r3, #240	; 0xf0
 800e680:	429a      	cmp	r2, r3
 800e682:	f300 8108 	bgt.w	800e896 <LCD_ShowChar+0x266>
		return;

	/*  */
	LCD_Address_Set(x, y, x + font_size / 2 - 1, y + font_size - 1);
 800e686:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 800e68a:	085b      	lsrs	r3, r3, #1
 800e68c:	b2db      	uxtb	r3, r3
 800e68e:	b29a      	uxth	r2, r3
 800e690:	88fb      	ldrh	r3, [r7, #6]
 800e692:	4413      	add	r3, r2
 800e694:	b29b      	uxth	r3, r3
 800e696:	3b01      	subs	r3, #1
 800e698:	b29c      	uxth	r4, r3
 800e69a:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 800e69e:	b29a      	uxth	r2, r3
 800e6a0:	88bb      	ldrh	r3, [r7, #4]
 800e6a2:	4413      	add	r3, r2
 800e6a4:	b29b      	uxth	r3, r3
 800e6a6:	3b01      	subs	r3, #1
 800e6a8:	b29b      	uxth	r3, r3
 800e6aa:	88b9      	ldrh	r1, [r7, #4]
 800e6ac:	88f8      	ldrh	r0, [r7, #6]
 800e6ae:	4622      	mov	r2, r4
 800e6b0:	f7ff fe4f 	bl	800e352 <LCD_Address_Set>

	/* */
	uint8_t charIndex = ch - ' ';
 800e6b4:	78fb      	ldrb	r3, [r7, #3]
 800e6b6:	3b20      	subs	r3, #32
 800e6b8:	733b      	strb	r3, [r7, #12]

	/* 16/32 */
	if ((font_size == 16) || (font_size == 32))
 800e6ba:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 800e6be:	2b10      	cmp	r3, #16
 800e6c0:	d003      	beq.n	800e6ca <LCD_ShowChar+0x9a>
 800e6c2:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 800e6c6:	2b20      	cmp	r3, #32
 800e6c8:	d158      	bne.n	800e77c <LCD_ShowChar+0x14c>
	{
		/*  */
		size = (font_size / 8 + ((font_size % 8) ? 1 : 0)) * (font_size / 2);
 800e6ca:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 800e6ce:	08db      	lsrs	r3, r3, #3
 800e6d0:	b2db      	uxtb	r3, r3
 800e6d2:	461a      	mov	r2, r3
 800e6d4:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 800e6d8:	f003 0307 	and.w	r3, r3, #7
 800e6dc:	b2db      	uxtb	r3, r3
 800e6de:	2b00      	cmp	r3, #0
 800e6e0:	bf14      	ite	ne
 800e6e2:	2301      	movne	r3, #1
 800e6e4:	2300      	moveq	r3, #0
 800e6e6:	b2db      	uxtb	r3, r3
 800e6e8:	4413      	add	r3, r2
 800e6ea:	b2da      	uxtb	r2, r3
 800e6ec:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 800e6f0:	085b      	lsrs	r3, r3, #1
 800e6f2:	b2db      	uxtb	r3, r3
 800e6f4:	fb12 f303 	smulbb	r3, r2, r3
 800e6f8:	737b      	strb	r3, [r7, #13]

		for (i = 0; i < size; i++)
 800e6fa:	2300      	movs	r3, #0
 800e6fc:	617b      	str	r3, [r7, #20]
 800e6fe:	e038      	b.n	800e772 <LCD_ShowChar+0x142>
		{
			if (font_size == 16)
 800e700:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 800e704:	2b10      	cmp	r3, #16
 800e706:	d108      	bne.n	800e71a <LCD_ShowChar+0xea>
				temp = F16X8[charIndex][i];	//1608
 800e708:	7b3b      	ldrb	r3, [r7, #12]
 800e70a:	4a67      	ldr	r2, [pc, #412]	; (800e8a8 <LCD_ShowChar+0x278>)
 800e70c:	011b      	lsls	r3, r3, #4
 800e70e:	441a      	add	r2, r3
 800e710:	697b      	ldr	r3, [r7, #20]
 800e712:	4413      	add	r3, r2
 800e714:	781b      	ldrb	r3, [r3, #0]
 800e716:	73fb      	strb	r3, [r7, #15]
 800e718:	e00f      	b.n	800e73a <LCD_ShowChar+0x10a>
			else if (font_size == 32)
 800e71a:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 800e71e:	2b20      	cmp	r3, #32
 800e720:	f040 80bb 	bne.w	800e89a <LCD_ShowChar+0x26a>
				temp = F32X16[charIndex][i];	//3216
 800e724:	7b3a      	ldrb	r2, [r7, #12]
 800e726:	4961      	ldr	r1, [pc, #388]	; (800e8ac <LCD_ShowChar+0x27c>)
 800e728:	4613      	mov	r3, r2
 800e72a:	011b      	lsls	r3, r3, #4
 800e72c:	1a9b      	subs	r3, r3, r2
 800e72e:	009b      	lsls	r3, r3, #2
 800e730:	18ca      	adds	r2, r1, r3
 800e732:	697b      	ldr	r3, [r7, #20]
 800e734:	4413      	add	r3, r2
 800e736:	781b      	ldrb	r3, [r3, #0]
 800e738:	73fb      	strb	r3, [r7, #15]
			else
				return;			//

			for (j = 0; j < 8; j++)
 800e73a:	2300      	movs	r3, #0
 800e73c:	613b      	str	r3, [r7, #16]
 800e73e:	e012      	b.n	800e766 <LCD_ShowChar+0x136>
			{
				if (temp & 0x80)
 800e740:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800e744:	2b00      	cmp	r3, #0
 800e746:	da04      	bge.n	800e752 <LCD_ShowChar+0x122>
					LCD_Write_2Bytes(font_color);
 800e748:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 800e74a:	4618      	mov	r0, r3
 800e74c:	f7ff fde6 	bl	800e31c <LCD_Write_2Bytes>
 800e750:	e003      	b.n	800e75a <LCD_ShowChar+0x12a>
				else
					LCD_Write_2Bytes(back_color);
 800e752:	883b      	ldrh	r3, [r7, #0]
 800e754:	4618      	mov	r0, r3
 800e756:	f7ff fde1 	bl	800e31c <LCD_Write_2Bytes>

				temp <<= 1;
 800e75a:	7bfb      	ldrb	r3, [r7, #15]
 800e75c:	005b      	lsls	r3, r3, #1
 800e75e:	73fb      	strb	r3, [r7, #15]
			for (j = 0; j < 8; j++)
 800e760:	693b      	ldr	r3, [r7, #16]
 800e762:	3301      	adds	r3, #1
 800e764:	613b      	str	r3, [r7, #16]
 800e766:	693b      	ldr	r3, [r7, #16]
 800e768:	2b07      	cmp	r3, #7
 800e76a:	d9e9      	bls.n	800e740 <LCD_ShowChar+0x110>
		for (i = 0; i < size; i++)
 800e76c:	697b      	ldr	r3, [r7, #20]
 800e76e:	3301      	adds	r3, #1
 800e770:	617b      	str	r3, [r7, #20]
 800e772:	7b7b      	ldrb	r3, [r7, #13]
 800e774:	697a      	ldr	r2, [r7, #20]
 800e776:	429a      	cmp	r2, r3
 800e778:	d3c2      	bcc.n	800e700 <LCD_ShowChar+0xd0>
	if ((font_size == 16) || (font_size == 32))
 800e77a:	e091      	b.n	800e8a0 <LCD_ShowChar+0x270>
			}
		}
	}
	/* 12 */
	else if (font_size == 12)
 800e77c:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 800e780:	2b0c      	cmp	r3, #12
 800e782:	d146      	bne.n	800e812 <LCD_ShowChar+0x1e2>
	{
		/*  */
		size = (font_size / 8 + ((font_size % 8) ? 1 : 0)) * (font_size / 2);
 800e784:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 800e788:	08db      	lsrs	r3, r3, #3
 800e78a:	b2db      	uxtb	r3, r3
 800e78c:	461a      	mov	r2, r3
 800e78e:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 800e792:	f003 0307 	and.w	r3, r3, #7
 800e796:	b2db      	uxtb	r3, r3
 800e798:	2b00      	cmp	r3, #0
 800e79a:	bf14      	ite	ne
 800e79c:	2301      	movne	r3, #1
 800e79e:	2300      	moveq	r3, #0
 800e7a0:	b2db      	uxtb	r3, r3
 800e7a2:	4413      	add	r3, r2
 800e7a4:	b2da      	uxtb	r2, r3
 800e7a6:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 800e7aa:	085b      	lsrs	r3, r3, #1
 800e7ac:	b2db      	uxtb	r3, r3
 800e7ae:	fb12 f303 	smulbb	r3, r2, r3
 800e7b2:	737b      	strb	r3, [r7, #13]

		for (i = 0; i < size; i++)
 800e7b4:	2300      	movs	r3, #0
 800e7b6:	617b      	str	r3, [r7, #20]
 800e7b8:	e026      	b.n	800e808 <LCD_ShowChar+0x1d8>
		{
			temp = F12X6[charIndex][i];
 800e7ba:	7b3a      	ldrb	r2, [r7, #12]
 800e7bc:	493c      	ldr	r1, [pc, #240]	; (800e8b0 <LCD_ShowChar+0x280>)
 800e7be:	4613      	mov	r3, r2
 800e7c0:	005b      	lsls	r3, r3, #1
 800e7c2:	4413      	add	r3, r2
 800e7c4:	009b      	lsls	r3, r3, #2
 800e7c6:	18ca      	adds	r2, r1, r3
 800e7c8:	697b      	ldr	r3, [r7, #20]
 800e7ca:	4413      	add	r3, r2
 800e7cc:	781b      	ldrb	r3, [r3, #0]
 800e7ce:	73fb      	strb	r3, [r7, #15]

			for (j = 0; j < 6; j++)
 800e7d0:	2300      	movs	r3, #0
 800e7d2:	613b      	str	r3, [r7, #16]
 800e7d4:	e012      	b.n	800e7fc <LCD_ShowChar+0x1cc>
			{
				if (temp & 0x80)
 800e7d6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800e7da:	2b00      	cmp	r3, #0
 800e7dc:	da04      	bge.n	800e7e8 <LCD_ShowChar+0x1b8>
					LCD_Write_2Bytes(font_color);
 800e7de:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 800e7e0:	4618      	mov	r0, r3
 800e7e2:	f7ff fd9b 	bl	800e31c <LCD_Write_2Bytes>
 800e7e6:	e003      	b.n	800e7f0 <LCD_ShowChar+0x1c0>
				else
					LCD_Write_2Bytes(back_color);
 800e7e8:	883b      	ldrh	r3, [r7, #0]
 800e7ea:	4618      	mov	r0, r3
 800e7ec:	f7ff fd96 	bl	800e31c <LCD_Write_2Bytes>

				temp <<= 1;
 800e7f0:	7bfb      	ldrb	r3, [r7, #15]
 800e7f2:	005b      	lsls	r3, r3, #1
 800e7f4:	73fb      	strb	r3, [r7, #15]
			for (j = 0; j < 6; j++)
 800e7f6:	693b      	ldr	r3, [r7, #16]
 800e7f8:	3301      	adds	r3, #1
 800e7fa:	613b      	str	r3, [r7, #16]
 800e7fc:	693b      	ldr	r3, [r7, #16]
 800e7fe:	2b05      	cmp	r3, #5
 800e800:	d9e9      	bls.n	800e7d6 <LCD_ShowChar+0x1a6>
		for (i = 0; i < size; i++)
 800e802:	697b      	ldr	r3, [r7, #20]
 800e804:	3301      	adds	r3, #1
 800e806:	617b      	str	r3, [r7, #20]
 800e808:	7b7b      	ldrb	r3, [r7, #13]
 800e80a:	697a      	ldr	r2, [r7, #20]
 800e80c:	429a      	cmp	r2, r3
 800e80e:	d3d4      	bcc.n	800e7ba <LCD_ShowChar+0x18a>
 800e810:	e046      	b.n	800e8a0 <LCD_ShowChar+0x270>
			}
		}
	}
	/* 24 */
	else if (font_size == 24)
 800e812:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 800e816:	2b18      	cmp	r3, #24
 800e818:	d141      	bne.n	800e89e <LCD_ShowChar+0x26e>
	{
		/*  */
		size = (font_size * 16) / 8;
 800e81a:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 800e81e:	005b      	lsls	r3, r3, #1
 800e820:	737b      	strb	r3, [r7, #13]

		for (i = 0; i < size; i++)
 800e822:	2300      	movs	r3, #0
 800e824:	617b      	str	r3, [r7, #20]
 800e826:	e031      	b.n	800e88c <LCD_ShowChar+0x25c>
		{
			temp = F24X12[charIndex][i];
 800e828:	7b3a      	ldrb	r2, [r7, #12]
 800e82a:	4922      	ldr	r1, [pc, #136]	; (800e8b4 <LCD_ShowChar+0x284>)
 800e82c:	4613      	mov	r3, r2
 800e82e:	005b      	lsls	r3, r3, #1
 800e830:	4413      	add	r3, r2
 800e832:	011b      	lsls	r3, r3, #4
 800e834:	18ca      	adds	r2, r1, r3
 800e836:	697b      	ldr	r3, [r7, #20]
 800e838:	4413      	add	r3, r2
 800e83a:	781b      	ldrb	r3, [r3, #0]
 800e83c:	73fb      	strb	r3, [r7, #15]
			if (i % 2 == 0)
 800e83e:	697b      	ldr	r3, [r7, #20]
 800e840:	f003 0301 	and.w	r3, r3, #1
 800e844:	2b00      	cmp	r3, #0
 800e846:	d102      	bne.n	800e84e <LCD_ShowChar+0x21e>
				t = 8;
 800e848:	2308      	movs	r3, #8
 800e84a:	73bb      	strb	r3, [r7, #14]
 800e84c:	e001      	b.n	800e852 <LCD_ShowChar+0x222>
			else
				t = 4;
 800e84e:	2304      	movs	r3, #4
 800e850:	73bb      	strb	r3, [r7, #14]
			for (j = 0; j < t; j++)
 800e852:	2300      	movs	r3, #0
 800e854:	613b      	str	r3, [r7, #16]
 800e856:	e012      	b.n	800e87e <LCD_ShowChar+0x24e>
			{
				if (temp & 0x80)
 800e858:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800e85c:	2b00      	cmp	r3, #0
 800e85e:	da04      	bge.n	800e86a <LCD_ShowChar+0x23a>
					LCD_Write_2Bytes(font_color);
 800e860:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 800e862:	4618      	mov	r0, r3
 800e864:	f7ff fd5a 	bl	800e31c <LCD_Write_2Bytes>
 800e868:	e003      	b.n	800e872 <LCD_ShowChar+0x242>
				else
					LCD_Write_2Bytes(back_color);
 800e86a:	883b      	ldrh	r3, [r7, #0]
 800e86c:	4618      	mov	r0, r3
 800e86e:	f7ff fd55 	bl	800e31c <LCD_Write_2Bytes>

				temp <<= 1;
 800e872:	7bfb      	ldrb	r3, [r7, #15]
 800e874:	005b      	lsls	r3, r3, #1
 800e876:	73fb      	strb	r3, [r7, #15]
			for (j = 0; j < t; j++)
 800e878:	693b      	ldr	r3, [r7, #16]
 800e87a:	3301      	adds	r3, #1
 800e87c:	613b      	str	r3, [r7, #16]
 800e87e:	7bbb      	ldrb	r3, [r7, #14]
 800e880:	693a      	ldr	r2, [r7, #16]
 800e882:	429a      	cmp	r2, r3
 800e884:	d3e8      	bcc.n	800e858 <LCD_ShowChar+0x228>
		for (i = 0; i < size; i++)
 800e886:	697b      	ldr	r3, [r7, #20]
 800e888:	3301      	adds	r3, #1
 800e88a:	617b      	str	r3, [r7, #20]
 800e88c:	7b7b      	ldrb	r3, [r7, #13]
 800e88e:	697a      	ldr	r2, [r7, #20]
 800e890:	429a      	cmp	r2, r3
 800e892:	d3c9      	bcc.n	800e828 <LCD_ShowChar+0x1f8>
 800e894:	e004      	b.n	800e8a0 <LCD_ShowChar+0x270>
		return;
 800e896:	bf00      	nop
 800e898:	e002      	b.n	800e8a0 <LCD_ShowChar+0x270>
				return;			//
 800e89a:	bf00      	nop
 800e89c:	e000      	b.n	800e8a0 <LCD_ShowChar+0x270>
			}
		}
	}
	/*  */
	else
		return;
 800e89e:	bf00      	nop
}
 800e8a0:	371c      	adds	r7, #28
 800e8a2:	46bd      	mov	sp, r7
 800e8a4:	bd90      	pop	{r4, r7, pc}
 800e8a6:	bf00      	nop
 800e8a8:	08014764 	.word	0x08014764
 800e8ac:	08015f24 	.word	0x08015f24
 800e8b0:	080142f0 	.word	0x080142f0
 800e8b4:	08014d54 	.word	0x08014d54

0800e8b8 <LCD_ShowCharStr>:
 * @return  none
 * @note		1. font.h
 * 					2. width
 */
void LCD_ShowCharStr(uint16_t x, uint16_t y, uint8_t max_width, char *str, uint16_t back_color, uint16_t font_color, uint8_t font_size)
{
 800e8b8:	b590      	push	{r4, r7, lr}
 800e8ba:	b087      	sub	sp, #28
 800e8bc:	af02      	add	r7, sp, #8
 800e8be:	607b      	str	r3, [r7, #4]
 800e8c0:	4603      	mov	r3, r0
 800e8c2:	81fb      	strh	r3, [r7, #14]
 800e8c4:	460b      	mov	r3, r1
 800e8c6:	81bb      	strh	r3, [r7, #12]
 800e8c8:	4613      	mov	r3, r2
 800e8ca:	72fb      	strb	r3, [r7, #11]

	max_width += x;
 800e8cc:	89fb      	ldrh	r3, [r7, #14]
 800e8ce:	b2da      	uxtb	r2, r3
 800e8d0:	7afb      	ldrb	r3, [r7, #11]
 800e8d2:	4413      	add	r3, r2
 800e8d4:	72fb      	strb	r3, [r7, #11]

	while ((*str <= '~') && (*str >= ' '))	//
 800e8d6:	e01c      	b.n	800e912 <LCD_ShowCharStr+0x5a>
	{
		if (x >= max_width)
 800e8d8:	7afb      	ldrb	r3, [r7, #11]
 800e8da:	b29b      	uxth	r3, r3
 800e8dc:	89fa      	ldrh	r2, [r7, #14]
 800e8de:	429a      	cmp	r2, r3
 800e8e0:	d220      	bcs.n	800e924 <LCD_ShowCharStr+0x6c>
		{
			//x
			break;
		}

		LCD_ShowChar(x, y, *str, back_color, font_color, font_size);
 800e8e2:	687b      	ldr	r3, [r7, #4]
 800e8e4:	781a      	ldrb	r2, [r3, #0]
 800e8e6:	8c3c      	ldrh	r4, [r7, #32]
 800e8e8:	89b9      	ldrh	r1, [r7, #12]
 800e8ea:	89f8      	ldrh	r0, [r7, #14]
 800e8ec:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 800e8f0:	9301      	str	r3, [sp, #4]
 800e8f2:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800e8f4:	9300      	str	r3, [sp, #0]
 800e8f6:	4623      	mov	r3, r4
 800e8f8:	f7ff fe9a 	bl	800e630 <LCD_ShowChar>
		x += font_size / 2;
 800e8fc:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 800e900:	085b      	lsrs	r3, r3, #1
 800e902:	b2db      	uxtb	r3, r3
 800e904:	b29a      	uxth	r2, r3
 800e906:	89fb      	ldrh	r3, [r7, #14]
 800e908:	4413      	add	r3, r2
 800e90a:	81fb      	strh	r3, [r7, #14]
		str++;
 800e90c:	687b      	ldr	r3, [r7, #4]
 800e90e:	3301      	adds	r3, #1
 800e910:	607b      	str	r3, [r7, #4]
	while ((*str <= '~') && (*str >= ' '))	//
 800e912:	687b      	ldr	r3, [r7, #4]
 800e914:	781b      	ldrb	r3, [r3, #0]
 800e916:	2b7e      	cmp	r3, #126	; 0x7e
 800e918:	d805      	bhi.n	800e926 <LCD_ShowCharStr+0x6e>
 800e91a:	687b      	ldr	r3, [r7, #4]
 800e91c:	781b      	ldrb	r3, [r3, #0]
 800e91e:	2b1f      	cmp	r3, #31
 800e920:	d8da      	bhi.n	800e8d8 <LCD_ShowCharStr+0x20>
	}
}
 800e922:	e000      	b.n	800e926 <LCD_ShowCharStr+0x6e>
			break;
 800e924:	bf00      	nop
}
 800e926:	bf00      	nop
 800e928:	3714      	adds	r7, #20
 800e92a:	46bd      	mov	sp, r7
 800e92c:	bd90      	pop	{r4, r7, pc}
	...

0800e930 <LCD_Show_Image>:
 * @param   p  
 * @note		Image2LcdC//16(RGB565)/		
 * @return  none
 */
void LCD_Show_Image(uint16_t x, uint16_t y, uint16_t width, uint16_t height, const uint8_t *p)
{
 800e930:	b590      	push	{r4, r7, lr}
 800e932:	b087      	sub	sp, #28
 800e934:	af00      	add	r7, sp, #0
 800e936:	4604      	mov	r4, r0
 800e938:	4608      	mov	r0, r1
 800e93a:	4611      	mov	r1, r2
 800e93c:	461a      	mov	r2, r3
 800e93e:	4623      	mov	r3, r4
 800e940:	80fb      	strh	r3, [r7, #6]
 800e942:	4603      	mov	r3, r0
 800e944:	80bb      	strh	r3, [r7, #4]
 800e946:	460b      	mov	r3, r1
 800e948:	807b      	strh	r3, [r7, #2]
 800e94a:	4613      	mov	r3, r2
 800e94c:	803b      	strh	r3, [r7, #0]
	uint32_t img_size = width * height * 2;		//
 800e94e:	887b      	ldrh	r3, [r7, #2]
 800e950:	883a      	ldrh	r2, [r7, #0]
 800e952:	fb02 f303 	mul.w	r3, r2, r3
 800e956:	005b      	lsls	r3, r3, #1
 800e958:	60fb      	str	r3, [r7, #12]
	uint32_t remain_size = img_size;									//
 800e95a:	68fb      	ldr	r3, [r7, #12]
 800e95c:	617b      	str	r3, [r7, #20]
	uint8_t i = 0;
 800e95e:	2300      	movs	r3, #0
 800e960:	74fb      	strb	r3, [r7, #19]
	uint8_t flag = 0;
 800e962:	2300      	movs	r3, #0
 800e964:	74bb      	strb	r3, [r7, #18]

	/*  */
	if (x + width > LCD_Width || y + height > LCD_Height)
 800e966:	88fa      	ldrh	r2, [r7, #6]
 800e968:	887b      	ldrh	r3, [r7, #2]
 800e96a:	4413      	add	r3, r2
 800e96c:	2bf0      	cmp	r3, #240	; 0xf0
 800e96e:	dc53      	bgt.n	800ea18 <LCD_Show_Image+0xe8>
 800e970:	88ba      	ldrh	r2, [r7, #4]
 800e972:	883b      	ldrh	r3, [r7, #0]
 800e974:	4413      	add	r3, r2
 800e976:	2bf0      	cmp	r3, #240	; 0xf0
 800e978:	dc4e      	bgt.n	800ea18 <LCD_Show_Image+0xe8>
	{
		return;
	}

	LCD_Address_Set(x, y, x + width - 1, y + height - 1);
 800e97a:	88fa      	ldrh	r2, [r7, #6]
 800e97c:	887b      	ldrh	r3, [r7, #2]
 800e97e:	4413      	add	r3, r2
 800e980:	b29b      	uxth	r3, r3
 800e982:	3b01      	subs	r3, #1
 800e984:	b29c      	uxth	r4, r3
 800e986:	88ba      	ldrh	r2, [r7, #4]
 800e988:	883b      	ldrh	r3, [r7, #0]
 800e98a:	4413      	add	r3, r2
 800e98c:	b29b      	uxth	r3, r3
 800e98e:	3b01      	subs	r3, #1
 800e990:	b29b      	uxth	r3, r3
 800e992:	88b9      	ldrh	r1, [r7, #4]
 800e994:	88f8      	ldrh	r0, [r7, #6]
 800e996:	4622      	mov	r2, r4
 800e998:	f7ff fcdb 	bl	800e352 <LCD_Address_Set>

	LCD_WR_RS(1);
 800e99c:	2201      	movs	r2, #1
 800e99e:	2140      	movs	r1, #64	; 0x40
 800e9a0:	481f      	ldr	r0, [pc, #124]	; (800ea20 <LCD_Show_Image+0xf0>)
 800e9a2:	f7f5 fda1 	bl	80044e8 <HAL_GPIO_WritePin>

	/* SPI2^16 = 65536,240*240*2 = 115200 */
	for (i = 0; i <= img_size / SPI_DMA_Max_Length; i++)
 800e9a6:	2300      	movs	r3, #0
 800e9a8:	74fb      	strb	r3, [r7, #19]
 800e9aa:	e02f      	b.n	800ea0c <LCD_Show_Image+0xdc>
	{
		if (flag != 0)
 800e9ac:	7cbb      	ldrb	r3, [r7, #18]
 800e9ae:	2b00      	cmp	r3, #0
 800e9b0:	d002      	beq.n	800e9b8 <LCD_Show_Image+0x88>
		{
			// 
			delay_us(SPI_DMA_Delay_us);
 800e9b2:	20b4      	movs	r0, #180	; 0xb4
 800e9b4:	f7fd fa6a 	bl	800be8c <delay_us>
		}
		if (remain_size / SPI_DMA_Max_Length >= 1)
 800e9b8:	697b      	ldr	r3, [r7, #20]
 800e9ba:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800e9be:	d30f      	bcc.n	800e9e0 <LCD_Show_Image+0xb0>
		{
			SPI_WriteByte_DMA((uint8_t*) p, SPI_DMA_Max_Length - 1);
 800e9c0:	f647 71ff 	movw	r1, #32767	; 0x7fff
 800e9c4:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800e9c6:	f7ff fc6b 	bl	800e2a0 <SPI_WriteByte_DMA>
			p += SPI_DMA_Max_Length - 1;
 800e9ca:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e9cc:	f503 43ff 	add.w	r3, r3, #32640	; 0x7f80
 800e9d0:	337f      	adds	r3, #127	; 0x7f
 800e9d2:	62bb      	str	r3, [r7, #40]	; 0x28
			remain_size -= SPI_DMA_Max_Length - 1;
 800e9d4:	697b      	ldr	r3, [r7, #20]
 800e9d6:	f5a3 43ff 	sub.w	r3, r3, #32640	; 0x7f80
 800e9da:	3b7f      	subs	r3, #127	; 0x7f
 800e9dc:	617b      	str	r3, [r7, #20]
 800e9de:	e010      	b.n	800ea02 <LCD_Show_Image+0xd2>

		}
		else
		{
			SPI_WriteByte_DMA((uint8_t*) p, remain_size % (SPI_DMA_Max_Length - 1));
 800e9e0:	697a      	ldr	r2, [r7, #20]
 800e9e2:	4b10      	ldr	r3, [pc, #64]	; (800ea24 <LCD_Show_Image+0xf4>)
 800e9e4:	fba3 1302 	umull	r1, r3, r3, r2
 800e9e8:	1ad1      	subs	r1, r2, r3
 800e9ea:	0849      	lsrs	r1, r1, #1
 800e9ec:	440b      	add	r3, r1
 800e9ee:	0b99      	lsrs	r1, r3, #14
 800e9f0:	460b      	mov	r3, r1
 800e9f2:	03db      	lsls	r3, r3, #15
 800e9f4:	1a5b      	subs	r3, r3, r1
 800e9f6:	1ad1      	subs	r1, r2, r3
 800e9f8:	b28b      	uxth	r3, r1
 800e9fa:	4619      	mov	r1, r3
 800e9fc:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800e9fe:	f7ff fc4f 	bl	800e2a0 <SPI_WriteByte_DMA>
		}

		flag = 1;
 800ea02:	2301      	movs	r3, #1
 800ea04:	74bb      	strb	r3, [r7, #18]
	for (i = 0; i <= img_size / SPI_DMA_Max_Length; i++)
 800ea06:	7cfb      	ldrb	r3, [r7, #19]
 800ea08:	3301      	adds	r3, #1
 800ea0a:	74fb      	strb	r3, [r7, #19]
 800ea0c:	7cfa      	ldrb	r2, [r7, #19]
 800ea0e:	68fb      	ldr	r3, [r7, #12]
 800ea10:	0bdb      	lsrs	r3, r3, #15
 800ea12:	429a      	cmp	r2, r3
 800ea14:	d9ca      	bls.n	800e9ac <LCD_Show_Image+0x7c>
 800ea16:	e000      	b.n	800ea1a <LCD_Show_Image+0xea>
		return;
 800ea18:	bf00      	nop
	}
}
 800ea1a:	371c      	adds	r7, #28
 800ea1c:	46bd      	mov	sp, r7
 800ea1e:	bd90      	pop	{r4, r7, pc}
 800ea20:	40021800 	.word	0x40021800
 800ea24:	00020005 	.word	0x00020005

0800ea28 <LCD_ShowStringLineX>:
uint16_t LCD_FontColor = WHITE;
uint16_t LCD_BackgroundColor = BLACK;

//
void LCD_ShowStringLineX(uint8_t line, char *chr, uint8_t size)
{
 800ea28:	b580      	push	{r7, lr}
 800ea2a:	b086      	sub	sp, #24
 800ea2c:	af04      	add	r7, sp, #16
 800ea2e:	4603      	mov	r3, r0
 800ea30:	6039      	str	r1, [r7, #0]
 800ea32:	71fb      	strb	r3, [r7, #7]
 800ea34:	4613      	mov	r3, r2
 800ea36:	71bb      	strb	r3, [r7, #6]
	LCD_ShowCharStr(0, line * size, LCD_Width, chr, LCD_BackgroundColor, LCD_FontColor, size);
 800ea38:	79fb      	ldrb	r3, [r7, #7]
 800ea3a:	b29a      	uxth	r2, r3
 800ea3c:	79bb      	ldrb	r3, [r7, #6]
 800ea3e:	b29b      	uxth	r3, r3
 800ea40:	fb12 f303 	smulbb	r3, r2, r3
 800ea44:	b298      	uxth	r0, r3
 800ea46:	4b09      	ldr	r3, [pc, #36]	; (800ea6c <LCD_ShowStringLineX+0x44>)
 800ea48:	881b      	ldrh	r3, [r3, #0]
 800ea4a:	4a09      	ldr	r2, [pc, #36]	; (800ea70 <LCD_ShowStringLineX+0x48>)
 800ea4c:	8812      	ldrh	r2, [r2, #0]
 800ea4e:	79b9      	ldrb	r1, [r7, #6]
 800ea50:	9102      	str	r1, [sp, #8]
 800ea52:	9201      	str	r2, [sp, #4]
 800ea54:	9300      	str	r3, [sp, #0]
 800ea56:	683b      	ldr	r3, [r7, #0]
 800ea58:	22f0      	movs	r2, #240	; 0xf0
 800ea5a:	4601      	mov	r1, r0
 800ea5c:	2000      	movs	r0, #0
 800ea5e:	f7ff ff2b 	bl	800e8b8 <LCD_ShowCharStr>
}
 800ea62:	bf00      	nop
 800ea64:	3708      	adds	r7, #8
 800ea66:	46bd      	mov	sp, r7
 800ea68:	bd80      	pop	{r7, pc}
 800ea6a:	bf00      	nop
 800ea6c:	200024b8 	.word	0x200024b8
 800ea70:	200001e8 	.word	0x200001e8

0800ea74 <LCD_Close>:
//	HAL_Delay(2000);
//	LCD_Clear(BLACK);
}

void LCD_Close()
{
 800ea74:	b580      	push	{r7, lr}
 800ea76:	af00      	add	r7, sp, #0

	LCD_Write_Cmd(0x53);
 800ea78:	2053      	movs	r0, #83	; 0x53
 800ea7a:	f7ff fc23 	bl	800e2c4 <LCD_Write_Cmd>
	LCD_Write_Cmd(0x28);
 800ea7e:	2028      	movs	r0, #40	; 0x28
 800ea80:	f7ff fc20 	bl	800e2c4 <LCD_Write_Cmd>
	LCD_Write_Cmd(0x10);
 800ea84:	2010      	movs	r0, #16
 800ea86:	f7ff fc1d 	bl	800e2c4 <LCD_Write_Cmd>
	LCD_PWR(0);
 800ea8a:	2200      	movs	r2, #0
 800ea8c:	2110      	movs	r1, #16
 800ea8e:	4805      	ldr	r0, [pc, #20]	; (800eaa4 <LCD_Close+0x30>)
 800ea90:	f7f5 fd2a 	bl	80044e8 <HAL_GPIO_WritePin>
	LCD_RST(0);
 800ea94:	2200      	movs	r2, #0
 800ea96:	2120      	movs	r1, #32
 800ea98:	4802      	ldr	r0, [pc, #8]	; (800eaa4 <LCD_Close+0x30>)
 800ea9a:	f7f5 fd25 	bl	80044e8 <HAL_GPIO_WritePin>
}
 800ea9e:	bf00      	nop
 800eaa0:	bd80      	pop	{r7, pc}
 800eaa2:	bf00      	nop
 800eaa4:	40021800 	.word	0x40021800

0800eaa8 <Screen_Init>:
#define ImageBufferLength 115208
uint8_t ImageBuffer[ImageBufferLength];
char ImageNameString[40];

void Screen_Init()
{
 800eaa8:	b580      	push	{r7, lr}
 800eaaa:	af00      	add	r7, sp, #0
#if defined USE_OLED
	OLED_InitX(PuppySauce);
#else
	LCD_Init();
 800eaac:	f7ff fce4 	bl	800e478 <LCD_Init>
#if defined SCREEN_USE_FATFS

	Screen_ShowPicture_Num(0, 0);
 800eab0:	2100      	movs	r1, #0
 800eab2:	2000      	movs	r0, #0
 800eab4:	f000 f822 	bl	800eafc <Screen_ShowPicture_Num>
	HAL_Delay(2000);
 800eab8:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 800eabc:	f7f4 fa50 	bl	8002f60 <HAL_Delay>
#endif
	Screen_Clear();
 800eac0:	f000 f814 	bl	800eaec <Screen_Clear>
#endif
}
 800eac4:	bf00      	nop
 800eac6:	bd80      	pop	{r7, pc}

0800eac8 <Screen_ShowStringLine>:
	LCD_Show_Image(x0, y0, length, width, BMP);
#endif
}

void Screen_ShowStringLine(uint8_t line, char *chr, uint8_t size)
{
 800eac8:	b580      	push	{r7, lr}
 800eaca:	b082      	sub	sp, #8
 800eacc:	af00      	add	r7, sp, #0
 800eace:	4603      	mov	r3, r0
 800ead0:	6039      	str	r1, [r7, #0]
 800ead2:	71fb      	strb	r3, [r7, #7]
 800ead4:	4613      	mov	r3, r2
 800ead6:	71bb      	strb	r3, [r7, #6]
#if defined USE_OLED
	OLED_ShowStringLine(line, chr);
#else
	LCD_ShowStringLineX(line, chr, size);
 800ead8:	79ba      	ldrb	r2, [r7, #6]
 800eada:	79fb      	ldrb	r3, [r7, #7]
 800eadc:	6839      	ldr	r1, [r7, #0]
 800eade:	4618      	mov	r0, r3
 800eae0:	f7ff ffa2 	bl	800ea28 <LCD_ShowStringLineX>
#endif
}
 800eae4:	bf00      	nop
 800eae6:	3708      	adds	r7, #8
 800eae8:	46bd      	mov	sp, r7
 800eaea:	bd80      	pop	{r7, pc}

0800eaec <Screen_Clear>:

void Screen_Clear()
{
 800eaec:	b580      	push	{r7, lr}
 800eaee:	af00      	add	r7, sp, #0
#if defined USE_OLED
	OLED_Clear();
#else
	LCD_Clear(BLACK);
 800eaf0:	2000      	movs	r0, #0
 800eaf2:	f7ff fc7b 	bl	800e3ec <LCD_Clear>
#endif
}
 800eaf6:	bf00      	nop
 800eaf8:	bd80      	pop	{r7, pc}
	...

0800eafc <Screen_ShowPicture_Num>:

void Screen_ShowPicture_Num(uint8_t a, uint8_t b)
{
 800eafc:	b580      	push	{r7, lr}
 800eafe:	b082      	sub	sp, #8
 800eb00:	af00      	add	r7, sp, #0
 800eb02:	4603      	mov	r3, r0
 800eb04:	460a      	mov	r2, r1
 800eb06:	71fb      	strb	r3, [r7, #7]
 800eb08:	4613      	mov	r3, r2
 800eb0a:	71bb      	strb	r3, [r7, #6]
			break;
		default:
			break;
	}
#else
	switch (a)
 800eb0c:	79fb      	ldrb	r3, [r7, #7]
 800eb0e:	2b00      	cmp	r3, #0
 800eb10:	d002      	beq.n	800eb18 <Screen_ShowPicture_Num+0x1c>
 800eb12:	2b01      	cmp	r3, #1
 800eb14:	d004      	beq.n	800eb20 <Screen_ShowPicture_Num+0x24>
		case 1:
			sprintf(ImageNameString, "Images/miku/image%03d.bmp", b);
			Screen_ShowFileImage(ImageNameString);
			break;
		default:
			break;
 800eb16:	e00d      	b.n	800eb34 <Screen_ShowPicture_Num+0x38>
			Screen_ShowFileImage("Images/PuppySauce.bmp");
 800eb18:	4808      	ldr	r0, [pc, #32]	; (800eb3c <Screen_ShowPicture_Num+0x40>)
 800eb1a:	f000 f81b 	bl	800eb54 <Screen_ShowFileImage>
			break;
 800eb1e:	e009      	b.n	800eb34 <Screen_ShowPicture_Num+0x38>
			sprintf(ImageNameString, "Images/miku/image%03d.bmp", b);
 800eb20:	79bb      	ldrb	r3, [r7, #6]
 800eb22:	461a      	mov	r2, r3
 800eb24:	4906      	ldr	r1, [pc, #24]	; (800eb40 <Screen_ShowPicture_Num+0x44>)
 800eb26:	4807      	ldr	r0, [pc, #28]	; (800eb44 <Screen_ShowPicture_Num+0x48>)
 800eb28:	f001 f8a4 	bl	800fc74 <siprintf>
			Screen_ShowFileImage(ImageNameString);
 800eb2c:	4805      	ldr	r0, [pc, #20]	; (800eb44 <Screen_ShowPicture_Num+0x48>)
 800eb2e:	f000 f811 	bl	800eb54 <Screen_ShowFileImage>
			break;
 800eb32:	bf00      	nop
	}
#endif
}
 800eb34:	bf00      	nop
 800eb36:	3708      	adds	r7, #8
 800eb38:	46bd      	mov	sp, r7
 800eb3a:	bd80      	pop	{r7, pc}
 800eb3c:	08013db8 	.word	0x08013db8
 800eb40:	08013dd0 	.word	0x08013dd0
 800eb44:	200024bc 	.word	0x200024bc

0800eb48 <Screen_Close>:

void Screen_Close()
{
 800eb48:	b580      	push	{r7, lr}
 800eb4a:	af00      	add	r7, sp, #0
#if defined USE_OLED

#else
	LCD_Close();
 800eb4c:	f7ff ff92 	bl	800ea74 <LCD_Close>
#endif
}
 800eb50:	bf00      	nop
 800eb52:	bd80      	pop	{r7, pc}

0800eb54 <Screen_ShowFileImage>:
#define  readRowNum 15
BYTE pColorData[960 * readRowNum]; /*  240 * 2 = 480 */
uint8_t ImageTransform_Buffer[480 * readRowNum];

void Screen_ShowFileImage(const char *fileName)
{
 800eb54:	b580      	push	{r7, lr}
 800eb56:	b09c      	sub	sp, #112	; 0x70
 800eb58:	af02      	add	r7, sp, #8
 800eb5a:	6078      	str	r0, [r7, #4]

	BITMAPFILEHEADER bitHead;
	BITMAPINFOHEADER bitInfoHead;
	WORD fileType;
	unsigned int read_num;
	f_res = f_open(&file, fileName, FA_OPEN_EXISTING | FA_READ);
 800eb5c:	2201      	movs	r2, #1
 800eb5e:	6879      	ldr	r1, [r7, #4]
 800eb60:	487c      	ldr	r0, [pc, #496]	; (800ed54 <Screen_ShowFileImage+0x200>)
 800eb62:	f7fc fd25 	bl	800b5b0 <f_open>
 800eb66:	4603      	mov	r3, r0
 800eb68:	461a      	mov	r2, r3
 800eb6a:	4b7b      	ldr	r3, [pc, #492]	; (800ed58 <Screen_ShowFileImage+0x204>)
 800eb6c:	701a      	strb	r2, [r3, #0]
	/*-------------------------------------------------------------------------------------------------------*/
	if (f_res == FR_OK)
 800eb6e:	4b7a      	ldr	r3, [pc, #488]	; (800ed58 <Screen_ShowFileImage+0x204>)
 800eb70:	781b      	ldrb	r3, [r3, #0]
 800eb72:	2b00      	cmp	r3, #0
 800eb74:	d124      	bne.n	800ebc0 <Screen_ShowFileImage+0x6c>
	{
		//printfX("\r\n");

		/*   */
		f_read(&file, &fileType, sizeof(WORD), &read_num);
 800eb76:	f107 0308 	add.w	r3, r7, #8
 800eb7a:	f107 010e 	add.w	r1, r7, #14
 800eb7e:	2202      	movs	r2, #2
 800eb80:	4874      	ldr	r0, [pc, #464]	; (800ed54 <Screen_ShowFileImage+0x200>)
 800eb82:	f7fc fd9a 	bl	800b6ba <f_read>

		/* bmp "BM"*/
		if (fileType != 0x4d42)
 800eb86:	89fb      	ldrh	r3, [r7, #14]
 800eb88:	f644 5242 	movw	r2, #19778	; 0x4d42
 800eb8c:	4293      	cmp	r3, r2
 800eb8e:	d006      	beq.n	800eb9e <Screen_ShowFileImage+0x4a>
		{
			printfX(" .bmp !\r\n");
 800eb90:	4972      	ldr	r1, [pc, #456]	; (800ed5c <Screen_ShowFileImage+0x208>)
 800eb92:	4873      	ldr	r0, [pc, #460]	; (800ed60 <Screen_ShowFileImage+0x20c>)
 800eb94:	f001 f86e 	bl	800fc74 <siprintf>
 800eb98:	4871      	ldr	r0, [pc, #452]	; (800ed60 <Screen_ShowFileImage+0x20c>)
 800eb9a:	f000 f9a1 	bl	800eee0 <printf_Base>
		{
			//printfX(" .bmp \r\n");
		}

		/* BMP*/
		f_read(&file, &bitHead, sizeof(tagBITMAPFILEHEADER), &read_num);
 800eb9e:	f107 0308 	add.w	r3, r7, #8
 800eba2:	f107 0138 	add.w	r1, r7, #56	; 0x38
 800eba6:	220c      	movs	r2, #12
 800eba8:	486a      	ldr	r0, [pc, #424]	; (800ed54 <Screen_ShowFileImage+0x200>)
 800ebaa:	f7fc fd86 	bl	800b6ba <f_read>
		//showBmpHead(&bitHead);

		/*  */
		f_read(&file, &bitInfoHead, sizeof(BITMAPINFOHEADER), &read_num);
 800ebae:	f107 0308 	add.w	r3, r7, #8
 800ebb2:	f107 0110 	add.w	r1, r7, #16
 800ebb6:	2228      	movs	r2, #40	; 0x28
 800ebb8:	4866      	ldr	r0, [pc, #408]	; (800ed54 <Screen_ShowFileImage+0x200>)
 800ebba:	f7fc fd7e 	bl	800b6ba <f_read>
 800ebbe:	e009      	b.n	800ebd4 <Screen_ShowFileImage+0x80>
		//showBmpInforHead(&bitInfoHead);
	}
	else
	{
		printfX("!f_res = %d \r\n", f_res);
 800ebc0:	4b65      	ldr	r3, [pc, #404]	; (800ed58 <Screen_ShowFileImage+0x204>)
 800ebc2:	781b      	ldrb	r3, [r3, #0]
 800ebc4:	461a      	mov	r2, r3
 800ebc6:	4967      	ldr	r1, [pc, #412]	; (800ed64 <Screen_ShowFileImage+0x210>)
 800ebc8:	4865      	ldr	r0, [pc, #404]	; (800ed60 <Screen_ShowFileImage+0x20c>)
 800ebca:	f001 f853 	bl	800fc74 <siprintf>
 800ebce:	4864      	ldr	r0, [pc, #400]	; (800ed60 <Screen_ShowFileImage+0x20c>)
 800ebd0:	f000 f986 	bl	800eee0 <printf_Base>
	}
	/*-------------------------------------------------------------------------------------------------------*/
	width = 240;
 800ebd4:	23f0      	movs	r3, #240	; 0xf0
 800ebd6:	65bb      	str	r3, [r7, #88]	; 0x58
	height = 240;
 800ebd8:	23f0      	movs	r3, #240	; 0xf0
 800ebda:	657b      	str	r3, [r7, #84]	; 0x54
	uint16_t temp = 0;
 800ebdc:	2300      	movs	r3, #0
 800ebde:	f8a7 3052 	strh.w	r3, [r7, #82]	; 0x52
	int row, m;
	/* 32	*/
	l_width = WIDTHBYTES(width * bitInfoHead.biBitCount);
 800ebe2:	8bfb      	ldrh	r3, [r7, #30]
 800ebe4:	461a      	mov	r2, r3
 800ebe6:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800ebe8:	fb02 f303 	mul.w	r3, r2, r3
 800ebec:	331f      	adds	r3, #31
 800ebee:	2b00      	cmp	r3, #0
 800ebf0:	da00      	bge.n	800ebf4 <Screen_ShowFileImage+0xa0>
 800ebf2:	331f      	adds	r3, #31
 800ebf4:	115b      	asrs	r3, r3, #5
 800ebf6:	009b      	lsls	r3, r3, #2
 800ebf8:	64fb      	str	r3, [r7, #76]	; 0x4c

	if (l_width > 720)
 800ebfa:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800ebfc:	f5b3 7f34 	cmp.w	r3, #720	; 0x2d0
 800ec00:	dd07      	ble.n	800ec12 <Screen_ShowFileImage+0xbe>
	{
		printfX("\n (%d) (<=240)\n", l_width);
 800ec02:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 800ec04:	4958      	ldr	r1, [pc, #352]	; (800ed68 <Screen_ShowFileImage+0x214>)
 800ec06:	4856      	ldr	r0, [pc, #344]	; (800ed60 <Screen_ShowFileImage+0x20c>)
 800ec08:	f001 f834 	bl	800fc74 <siprintf>
 800ec0c:	4854      	ldr	r0, [pc, #336]	; (800ed60 <Screen_ShowFileImage+0x20c>)
 800ec0e:	f000 f967 	bl	800eee0 <printf_Base>
	}

	for (i = 0; i < height / readRowNum; i++)
 800ec12:	2300      	movs	r3, #0
 800ec14:	667b      	str	r3, [r7, #100]	; 0x64
 800ec16:	e08a      	b.n	800ed2e <Screen_ShowFileImage+0x1da>
	{
		/*BMP*/
		f_lseek(&file, bitHead.bfOffBits + (height - (i + 1) * readRowNum) * l_width);
 800ec18:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 800ec1a:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800ec1c:	3301      	adds	r3, #1
 800ec1e:	4619      	mov	r1, r3
 800ec20:	011b      	lsls	r3, r3, #4
 800ec22:	1ac9      	subs	r1, r1, r3
 800ec24:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800ec26:	440b      	add	r3, r1
 800ec28:	6cf9      	ldr	r1, [r7, #76]	; 0x4c
 800ec2a:	fb01 f303 	mul.w	r3, r1, r3
 800ec2e:	4413      	add	r3, r2
 800ec30:	4619      	mov	r1, r3
 800ec32:	4848      	ldr	r0, [pc, #288]	; (800ed54 <Screen_ShowFileImage+0x200>)
 800ec34:	f7fc fe60 	bl	800b8f8 <f_lseek>
		/* bmppColorData */
		f_read(&file, pColorData, l_width * readRowNum, &read_num);
 800ec38:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 800ec3a:	4613      	mov	r3, r2
 800ec3c:	011b      	lsls	r3, r3, #4
 800ec3e:	1a9b      	subs	r3, r3, r2
 800ec40:	461a      	mov	r2, r3
 800ec42:	f107 0308 	add.w	r3, r7, #8
 800ec46:	4949      	ldr	r1, [pc, #292]	; (800ed6c <Screen_ShowFileImage+0x218>)
 800ec48:	4842      	ldr	r0, [pc, #264]	; (800ed54 <Screen_ShowFileImage+0x200>)
 800ec4a:	f7fc fd36 	bl	800b6ba <f_read>

		for (m = 0; m < readRowNum; m++)
 800ec4e:	2300      	movs	r3, #0
 800ec50:	65fb      	str	r3, [r7, #92]	; 0x5c
 800ec52:	e056      	b.n	800ed02 <Screen_ShowFileImage+0x1ae>
		{
			for (j = 0; j < width; j++) 											   //
 800ec54:	2300      	movs	r3, #0
 800ec56:	663b      	str	r3, [r7, #96]	; 0x60
 800ec58:	e04c      	b.n	800ecf4 <Screen_ShowFileImage+0x1a0>
			{
				k = j * 3 + m * width * 3;																	 //K
 800ec5a:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800ec5c:	6dba      	ldr	r2, [r7, #88]	; 0x58
 800ec5e:	fb03 f202 	mul.w	r2, r3, r2
 800ec62:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800ec64:	441a      	add	r2, r3
 800ec66:	4613      	mov	r3, r2
 800ec68:	005b      	lsls	r3, r3, #1
 800ec6a:	4413      	add	r3, r2
 800ec6c:	64bb      	str	r3, [r7, #72]	; 0x48
				row = readRowNum - m - 1;
 800ec6e:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800ec70:	f1c3 030e 	rsb	r3, r3, #14
 800ec74:	647b      	str	r3, [r7, #68]	; 0x44
				temp = RGB24TORGB16(pColorData[k + 2], pColorData[k + 1], pColorData[k]);
 800ec76:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800ec78:	3302      	adds	r3, #2
 800ec7a:	4a3c      	ldr	r2, [pc, #240]	; (800ed6c <Screen_ShowFileImage+0x218>)
 800ec7c:	5cd3      	ldrb	r3, [r2, r3]
 800ec7e:	08db      	lsrs	r3, r3, #3
 800ec80:	b2db      	uxtb	r3, r3
 800ec82:	02db      	lsls	r3, r3, #11
 800ec84:	b21a      	sxth	r2, r3
 800ec86:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800ec88:	3301      	adds	r3, #1
 800ec8a:	4938      	ldr	r1, [pc, #224]	; (800ed6c <Screen_ShowFileImage+0x218>)
 800ec8c:	5ccb      	ldrb	r3, [r1, r3]
 800ec8e:	089b      	lsrs	r3, r3, #2
 800ec90:	b2db      	uxtb	r3, r3
 800ec92:	015b      	lsls	r3, r3, #5
 800ec94:	b21b      	sxth	r3, r3
 800ec96:	4313      	orrs	r3, r2
 800ec98:	b21a      	sxth	r2, r3
 800ec9a:	4934      	ldr	r1, [pc, #208]	; (800ed6c <Screen_ShowFileImage+0x218>)
 800ec9c:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800ec9e:	440b      	add	r3, r1
 800eca0:	781b      	ldrb	r3, [r3, #0]
 800eca2:	08db      	lsrs	r3, r3, #3
 800eca4:	b2db      	uxtb	r3, r3
 800eca6:	b21b      	sxth	r3, r3
 800eca8:	4313      	orrs	r3, r2
 800ecaa:	b21b      	sxth	r3, r3
 800ecac:	f8a7 3052 	strh.w	r3, [r7, #82]	; 0x52
				ImageTransform_Buffer[row * 480 + j * 2] = temp >> 8;
 800ecb0:	f8b7 3052 	ldrh.w	r3, [r7, #82]	; 0x52
 800ecb4:	0a1b      	lsrs	r3, r3, #8
 800ecb6:	b299      	uxth	r1, r3
 800ecb8:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800ecba:	4613      	mov	r3, r2
 800ecbc:	011b      	lsls	r3, r3, #4
 800ecbe:	1a9b      	subs	r3, r3, r2
 800ecc0:	011b      	lsls	r3, r3, #4
 800ecc2:	461a      	mov	r2, r3
 800ecc4:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800ecc6:	4413      	add	r3, r2
 800ecc8:	005b      	lsls	r3, r3, #1
 800ecca:	b2c9      	uxtb	r1, r1
 800eccc:	4a28      	ldr	r2, [pc, #160]	; (800ed70 <Screen_ShowFileImage+0x21c>)
 800ecce:	54d1      	strb	r1, [r2, r3]
				ImageTransform_Buffer[row * 480 + j * 2 + 1] = temp;
 800ecd0:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800ecd2:	4613      	mov	r3, r2
 800ecd4:	011b      	lsls	r3, r3, #4
 800ecd6:	1a9b      	subs	r3, r3, r2
 800ecd8:	011b      	lsls	r3, r3, #4
 800ecda:	461a      	mov	r2, r3
 800ecdc:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800ecde:	4413      	add	r3, r2
 800ece0:	005b      	lsls	r3, r3, #1
 800ece2:	3301      	adds	r3, #1
 800ece4:	f8b7 2052 	ldrh.w	r2, [r7, #82]	; 0x52
 800ece8:	b2d1      	uxtb	r1, r2
 800ecea:	4a21      	ldr	r2, [pc, #132]	; (800ed70 <Screen_ShowFileImage+0x21c>)
 800ecec:	54d1      	strb	r1, [r2, r3]
			for (j = 0; j < width; j++) 											   //
 800ecee:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800ecf0:	3301      	adds	r3, #1
 800ecf2:	663b      	str	r3, [r7, #96]	; 0x60
 800ecf4:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 800ecf6:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800ecf8:	429a      	cmp	r2, r3
 800ecfa:	dbae      	blt.n	800ec5a <Screen_ShowFileImage+0x106>
		for (m = 0; m < readRowNum; m++)
 800ecfc:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800ecfe:	3301      	adds	r3, #1
 800ed00:	65fb      	str	r3, [r7, #92]	; 0x5c
 800ed02:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800ed04:	2b0e      	cmp	r3, #14
 800ed06:	dda5      	ble.n	800ec54 <Screen_ShowFileImage+0x100>
//				ImageTransform_Buffer[row * 480 + j * 2] = ((pColorData[k + 1] << 1) | pColorData[k] >> 7);
//				ImageTransform_Buffer[row * 480 + j * 2 + 1] = (pColorData[k] & 0x1F) | ((pColorData[k] & 0xE0) << 1);
			}
		}

		LCD_Show_Image(0, i * readRowNum, 240, readRowNum, ImageTransform_Buffer);
 800ed08:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800ed0a:	b29b      	uxth	r3, r3
 800ed0c:	461a      	mov	r2, r3
 800ed0e:	0112      	lsls	r2, r2, #4
 800ed10:	1ad3      	subs	r3, r2, r3
 800ed12:	b299      	uxth	r1, r3
 800ed14:	4b16      	ldr	r3, [pc, #88]	; (800ed70 <Screen_ShowFileImage+0x21c>)
 800ed16:	9300      	str	r3, [sp, #0]
 800ed18:	230f      	movs	r3, #15
 800ed1a:	22f0      	movs	r2, #240	; 0xf0
 800ed1c:	2000      	movs	r0, #0
 800ed1e:	f7ff fe07 	bl	800e930 <LCD_Show_Image>
		delay_us(LCD_File_Disp_Delay_us);
 800ed22:	2028      	movs	r0, #40	; 0x28
 800ed24:	f7fd f8b2 	bl	800be8c <delay_us>
	for (i = 0; i < height / readRowNum; i++)
 800ed28:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800ed2a:	3301      	adds	r3, #1
 800ed2c:	667b      	str	r3, [r7, #100]	; 0x64
 800ed2e:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800ed30:	4a10      	ldr	r2, [pc, #64]	; (800ed74 <Screen_ShowFileImage+0x220>)
 800ed32:	fb82 1203 	smull	r1, r2, r2, r3
 800ed36:	441a      	add	r2, r3
 800ed38:	10d2      	asrs	r2, r2, #3
 800ed3a:	17db      	asrs	r3, r3, #31
 800ed3c:	1ad3      	subs	r3, r2, r3
 800ed3e:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 800ed40:	429a      	cmp	r2, r3
 800ed42:	f6ff af69 	blt.w	800ec18 <Screen_ShowFileImage+0xc4>
	}
	//  //
	f_close(&file);
 800ed46:	4803      	ldr	r0, [pc, #12]	; (800ed54 <Screen_ShowFileImage+0x200>)
 800ed48:	f7fc fdbe 	bl	800b8c8 <f_close>

	// FatFSSD //
	//FATFS_UnLinkDriver(SDPath);

	//printfX("%.d ms\n\n", (int )(uwTick - time));
}
 800ed4c:	bf00      	nop
 800ed4e:	3768      	adds	r7, #104	; 0x68
 800ed50:	46bd      	mov	sp, r7
 800ed52:	bd80      	pop	{r7, pc}
 800ed54:	20001e10 	.word	0x20001e10
 800ed58:	20002034 	.word	0x20002034
 800ed5c:	08013dec 	.word	0x08013dec
 800ed60:	200011fc 	.word	0x200011fc
 800ed64:	08013e0c 	.word	0x08013e0c
 800ed68:	08013e3c 	.word	0x08013e3c
 800ed6c:	200024e4 	.word	0x200024e4
 800ed70:	20005d24 	.word	0x20005d24
 800ed74:	88888889 	.word	0x88888889

0800ed78 <Init_USART>:
uint8_t RxData_Index[UART_Number];
//1  0 
uint8_t RxData_Flag[UART_Number];

void Init_USART()
{
 800ed78:	b580      	push	{r7, lr}
 800ed7a:	b082      	sub	sp, #8
 800ed7c:	af00      	add	r7, sp, #0
	//
	for (int var = 0; var < UART_Number; ++var)
 800ed7e:	2300      	movs	r3, #0
 800ed80:	607b      	str	r3, [r7, #4]
 800ed82:	e00d      	b.n	800eda0 <Init_USART+0x28>
	{
		HAL_UART_Receive_IT(UART_Handles[var], &RxData_Buffer[var], 1);
 800ed84:	4a0a      	ldr	r2, [pc, #40]	; (800edb0 <Init_USART+0x38>)
 800ed86:	687b      	ldr	r3, [r7, #4]
 800ed88:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 800ed8c:	687b      	ldr	r3, [r7, #4]
 800ed8e:	4a09      	ldr	r2, [pc, #36]	; (800edb4 <Init_USART+0x3c>)
 800ed90:	4413      	add	r3, r2
 800ed92:	2201      	movs	r2, #1
 800ed94:	4619      	mov	r1, r3
 800ed96:	f7f9 fa8e 	bl	80082b6 <HAL_UART_Receive_IT>
	for (int var = 0; var < UART_Number; ++var)
 800ed9a:	687b      	ldr	r3, [r7, #4]
 800ed9c:	3301      	adds	r3, #1
 800ed9e:	607b      	str	r3, [r7, #4]
 800eda0:	687b      	ldr	r3, [r7, #4]
 800eda2:	2b01      	cmp	r3, #1
 800eda4:	ddee      	ble.n	800ed84 <Init_USART+0xc>
	}
}
 800eda6:	bf00      	nop
 800eda8:	bf00      	nop
 800edaa:	3708      	adds	r7, #8
 800edac:	46bd      	mov	sp, r7
 800edae:	bd80      	pop	{r7, pc}
 800edb0:	200001ec 	.word	0x200001ec
 800edb4:	20007994 	.word	0x20007994

0800edb8 <HAL_UART_RxCpltCallback>:

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 800edb8:	b5b0      	push	{r4, r5, r7, lr}
 800edba:	b084      	sub	sp, #16
 800edbc:	af00      	add	r7, sp, #0
 800edbe:	6078      	str	r0, [r7, #4]
	uint8_t index = 0;
 800edc0:	2300      	movs	r3, #0
 800edc2:	73fb      	strb	r3, [r7, #15]
	//
	for (int var = 0; var < UART_Number; ++var)
 800edc4:	2300      	movs	r3, #0
 800edc6:	60bb      	str	r3, [r7, #8]
 800edc8:	e00c      	b.n	800ede4 <HAL_UART_RxCpltCallback+0x2c>
	{
		if (huart->Instance == UART_Types[var])
 800edca:	687b      	ldr	r3, [r7, #4]
 800edcc:	681a      	ldr	r2, [r3, #0]
 800edce:	4932      	ldr	r1, [pc, #200]	; (800ee98 <HAL_UART_RxCpltCallback+0xe0>)
 800edd0:	68bb      	ldr	r3, [r7, #8]
 800edd2:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 800edd6:	429a      	cmp	r2, r3
 800edd8:	d101      	bne.n	800edde <HAL_UART_RxCpltCallback+0x26>
		{
			index = var;
 800edda:	68bb      	ldr	r3, [r7, #8]
 800eddc:	73fb      	strb	r3, [r7, #15]
	for (int var = 0; var < UART_Number; ++var)
 800edde:	68bb      	ldr	r3, [r7, #8]
 800ede0:	3301      	adds	r3, #1
 800ede2:	60bb      	str	r3, [r7, #8]
 800ede4:	68bb      	ldr	r3, [r7, #8]
 800ede6:	2b01      	cmp	r3, #1
 800ede8:	ddef      	ble.n	800edca <HAL_UART_RxCpltCallback+0x12>
		}
	}

	//
	if (RxData_Buffer[index] == '\0' || RxData_Buffer[index] == '#' || RxData_Buffer[index] == '\n')
 800edea:	7bfb      	ldrb	r3, [r7, #15]
 800edec:	4a2b      	ldr	r2, [pc, #172]	; (800ee9c <HAL_UART_RxCpltCallback+0xe4>)
 800edee:	5cd3      	ldrb	r3, [r2, r3]
 800edf0:	2b00      	cmp	r3, #0
 800edf2:	d009      	beq.n	800ee08 <HAL_UART_RxCpltCallback+0x50>
 800edf4:	7bfb      	ldrb	r3, [r7, #15]
 800edf6:	4a29      	ldr	r2, [pc, #164]	; (800ee9c <HAL_UART_RxCpltCallback+0xe4>)
 800edf8:	5cd3      	ldrb	r3, [r2, r3]
 800edfa:	2b23      	cmp	r3, #35	; 0x23
 800edfc:	d004      	beq.n	800ee08 <HAL_UART_RxCpltCallback+0x50>
 800edfe:	7bfb      	ldrb	r3, [r7, #15]
 800ee00:	4a26      	ldr	r2, [pc, #152]	; (800ee9c <HAL_UART_RxCpltCallback+0xe4>)
 800ee02:	5cd3      	ldrb	r3, [r2, r3]
 800ee04:	2b0a      	cmp	r3, #10
 800ee06:	d116      	bne.n	800ee36 <HAL_UART_RxCpltCallback+0x7e>
	{
		RxData[index][RxData_Index[index]++] = '\0';
 800ee08:	7bfa      	ldrb	r2, [r7, #15]
 800ee0a:	7bfb      	ldrb	r3, [r7, #15]
 800ee0c:	4924      	ldr	r1, [pc, #144]	; (800eea0 <HAL_UART_RxCpltCallback+0xe8>)
 800ee0e:	5cc9      	ldrb	r1, [r1, r3]
 800ee10:	1c48      	adds	r0, r1, #1
 800ee12:	b2c4      	uxtb	r4, r0
 800ee14:	4822      	ldr	r0, [pc, #136]	; (800eea0 <HAL_UART_RxCpltCallback+0xe8>)
 800ee16:	54c4      	strb	r4, [r0, r3]
 800ee18:	4608      	mov	r0, r1
 800ee1a:	4922      	ldr	r1, [pc, #136]	; (800eea4 <HAL_UART_RxCpltCallback+0xec>)
 800ee1c:	4613      	mov	r3, r2
 800ee1e:	009b      	lsls	r3, r3, #2
 800ee20:	4413      	add	r3, r2
 800ee22:	00db      	lsls	r3, r3, #3
 800ee24:	440b      	add	r3, r1
 800ee26:	4403      	add	r3, r0
 800ee28:	2200      	movs	r2, #0
 800ee2a:	701a      	strb	r2, [r3, #0]
		RxData_Flag[index] = RX_UnRead;
 800ee2c:	7bfb      	ldrb	r3, [r7, #15]
 800ee2e:	4a1e      	ldr	r2, [pc, #120]	; (800eea8 <HAL_UART_RxCpltCallback+0xf0>)
 800ee30:	2101      	movs	r1, #1
 800ee32:	54d1      	strb	r1, [r2, r3]
 800ee34:	e021      	b.n	800ee7a <HAL_UART_RxCpltCallback+0xc2>
	}
	else
	{
		// 
		if (RxData_Flag[index] == RX_UnRead)
 800ee36:	7bfb      	ldrb	r3, [r7, #15]
 800ee38:	4a1b      	ldr	r2, [pc, #108]	; (800eea8 <HAL_UART_RxCpltCallback+0xf0>)
 800ee3a:	5cd3      	ldrb	r3, [r2, r3]
 800ee3c:	2b01      	cmp	r3, #1
 800ee3e:	d107      	bne.n	800ee50 <HAL_UART_RxCpltCallback+0x98>
		{
			RxData_Flag[index] = RX_NoData;
 800ee40:	7bfb      	ldrb	r3, [r7, #15]
 800ee42:	4a19      	ldr	r2, [pc, #100]	; (800eea8 <HAL_UART_RxCpltCallback+0xf0>)
 800ee44:	2100      	movs	r1, #0
 800ee46:	54d1      	strb	r1, [r2, r3]
			RxData_Index[index] = RX_NoData;
 800ee48:	7bfb      	ldrb	r3, [r7, #15]
 800ee4a:	4a15      	ldr	r2, [pc, #84]	; (800eea0 <HAL_UART_RxCpltCallback+0xe8>)
 800ee4c:	2100      	movs	r1, #0
 800ee4e:	54d1      	strb	r1, [r2, r3]
		}

		//
		RxData[index][RxData_Index[index]++] = RxData_Buffer[index];
 800ee50:	7bf8      	ldrb	r0, [r7, #15]
 800ee52:	7bfa      	ldrb	r2, [r7, #15]
 800ee54:	7bfb      	ldrb	r3, [r7, #15]
 800ee56:	4912      	ldr	r1, [pc, #72]	; (800eea0 <HAL_UART_RxCpltCallback+0xe8>)
 800ee58:	5cc9      	ldrb	r1, [r1, r3]
 800ee5a:	1c4c      	adds	r4, r1, #1
 800ee5c:	b2e5      	uxtb	r5, r4
 800ee5e:	4c10      	ldr	r4, [pc, #64]	; (800eea0 <HAL_UART_RxCpltCallback+0xe8>)
 800ee60:	54e5      	strb	r5, [r4, r3]
 800ee62:	460c      	mov	r4, r1
 800ee64:	4b0d      	ldr	r3, [pc, #52]	; (800ee9c <HAL_UART_RxCpltCallback+0xe4>)
 800ee66:	5c18      	ldrb	r0, [r3, r0]
 800ee68:	490e      	ldr	r1, [pc, #56]	; (800eea4 <HAL_UART_RxCpltCallback+0xec>)
 800ee6a:	4613      	mov	r3, r2
 800ee6c:	009b      	lsls	r3, r3, #2
 800ee6e:	4413      	add	r3, r2
 800ee70:	00db      	lsls	r3, r3, #3
 800ee72:	440b      	add	r3, r1
 800ee74:	4423      	add	r3, r4
 800ee76:	4602      	mov	r2, r0
 800ee78:	701a      	strb	r2, [r3, #0]
	}

	//
	HAL_UART_Receive_IT(UART_Handles[index], &RxData_Buffer[index], 1);
 800ee7a:	7bfb      	ldrb	r3, [r7, #15]
 800ee7c:	4a0b      	ldr	r2, [pc, #44]	; (800eeac <HAL_UART_RxCpltCallback+0xf4>)
 800ee7e:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 800ee82:	7bfb      	ldrb	r3, [r7, #15]
 800ee84:	4a05      	ldr	r2, [pc, #20]	; (800ee9c <HAL_UART_RxCpltCallback+0xe4>)
 800ee86:	4413      	add	r3, r2
 800ee88:	2201      	movs	r2, #1
 800ee8a:	4619      	mov	r1, r3
 800ee8c:	f7f9 fa13 	bl	80082b6 <HAL_UART_Receive_IT>
}
 800ee90:	bf00      	nop
 800ee92:	3710      	adds	r7, #16
 800ee94:	46bd      	mov	sp, r7
 800ee96:	bdb0      	pop	{r4, r5, r7, pc}
 800ee98:	200001f4 	.word	0x200001f4
 800ee9c:	20007994 	.word	0x20007994
 800eea0:	20007998 	.word	0x20007998
 800eea4:	20007944 	.word	0x20007944
 800eea8:	2000799c 	.word	0x2000799c
 800eeac:	200001ec 	.word	0x200001ec

0800eeb0 <CleanRxData>:

//
void CleanRxData(uint8_t index)
{
 800eeb0:	b480      	push	{r7}
 800eeb2:	b083      	sub	sp, #12
 800eeb4:	af00      	add	r7, sp, #0
 800eeb6:	4603      	mov	r3, r0
 800eeb8:	71fb      	strb	r3, [r7, #7]

	RxData_Flag[index] = 0;
 800eeba:	79fb      	ldrb	r3, [r7, #7]
 800eebc:	4a06      	ldr	r2, [pc, #24]	; (800eed8 <CleanRxData+0x28>)
 800eebe:	2100      	movs	r1, #0
 800eec0:	54d1      	strb	r1, [r2, r3]
	RxData_Index[index] = 0;
 800eec2:	79fb      	ldrb	r3, [r7, #7]
 800eec4:	4a05      	ldr	r2, [pc, #20]	; (800eedc <CleanRxData+0x2c>)
 800eec6:	2100      	movs	r1, #0
 800eec8:	54d1      	strb	r1, [r2, r3]
}
 800eeca:	bf00      	nop
 800eecc:	370c      	adds	r7, #12
 800eece:	46bd      	mov	sp, r7
 800eed0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800eed4:	4770      	bx	lr
 800eed6:	bf00      	nop
 800eed8:	2000799c 	.word	0x2000799c
 800eedc:	20007998 	.word	0x20007998

0800eee0 <printf_Base>:

void printf_Base(const char *TX_String)
{
 800eee0:	b590      	push	{r4, r7, lr}
 800eee2:	b083      	sub	sp, #12
 800eee4:	af00      	add	r7, sp, #0
 800eee6:	6078      	str	r0, [r7, #4]
	HAL_UART_Transmit(UART_Handles[Printf_UART], (uint8_t*) TX_String, strlen(TX_String), 0xFFFF);
 800eee8:	4b08      	ldr	r3, [pc, #32]	; (800ef0c <printf_Base+0x2c>)
 800eeea:	685c      	ldr	r4, [r3, #4]
 800eeec:	6878      	ldr	r0, [r7, #4]
 800eeee:	f7f1 f96f 	bl	80001d0 <strlen>
 800eef2:	4603      	mov	r3, r0
 800eef4:	b29a      	uxth	r2, r3
 800eef6:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800eefa:	6879      	ldr	r1, [r7, #4]
 800eefc:	4620      	mov	r0, r4
 800eefe:	f7f9 f948 	bl	8008192 <HAL_UART_Transmit>
}
 800ef02:	bf00      	nop
 800ef04:	370c      	adds	r7, #12
 800ef06:	46bd      	mov	sp, r7
 800ef08:	bd90      	pop	{r4, r7, pc}
 800ef0a:	bf00      	nop
 800ef0c:	200001ec 	.word	0x200001ec

0800ef10 <__errno>:
 800ef10:	4b01      	ldr	r3, [pc, #4]	; (800ef18 <__errno+0x8>)
 800ef12:	6818      	ldr	r0, [r3, #0]
 800ef14:	4770      	bx	lr
 800ef16:	bf00      	nop
 800ef18:	200001fc 	.word	0x200001fc

0800ef1c <__libc_init_array>:
 800ef1c:	b570      	push	{r4, r5, r6, lr}
 800ef1e:	4d0d      	ldr	r5, [pc, #52]	; (800ef54 <__libc_init_array+0x38>)
 800ef20:	4c0d      	ldr	r4, [pc, #52]	; (800ef58 <__libc_init_array+0x3c>)
 800ef22:	1b64      	subs	r4, r4, r5
 800ef24:	10a4      	asrs	r4, r4, #2
 800ef26:	2600      	movs	r6, #0
 800ef28:	42a6      	cmp	r6, r4
 800ef2a:	d109      	bne.n	800ef40 <__libc_init_array+0x24>
 800ef2c:	4d0b      	ldr	r5, [pc, #44]	; (800ef5c <__libc_init_array+0x40>)
 800ef2e:	4c0c      	ldr	r4, [pc, #48]	; (800ef60 <__libc_init_array+0x44>)
 800ef30:	f004 fd70 	bl	8013a14 <_init>
 800ef34:	1b64      	subs	r4, r4, r5
 800ef36:	10a4      	asrs	r4, r4, #2
 800ef38:	2600      	movs	r6, #0
 800ef3a:	42a6      	cmp	r6, r4
 800ef3c:	d105      	bne.n	800ef4a <__libc_init_array+0x2e>
 800ef3e:	bd70      	pop	{r4, r5, r6, pc}
 800ef40:	f855 3b04 	ldr.w	r3, [r5], #4
 800ef44:	4798      	blx	r3
 800ef46:	3601      	adds	r6, #1
 800ef48:	e7ee      	b.n	800ef28 <__libc_init_array+0xc>
 800ef4a:	f855 3b04 	ldr.w	r3, [r5], #4
 800ef4e:	4798      	blx	r3
 800ef50:	3601      	adds	r6, #1
 800ef52:	e7f2      	b.n	800ef3a <__libc_init_array+0x1e>
 800ef54:	08017a14 	.word	0x08017a14
 800ef58:	08017a14 	.word	0x08017a14
 800ef5c:	08017a14 	.word	0x08017a14
 800ef60:	08017a18 	.word	0x08017a18

0800ef64 <memset>:
 800ef64:	4402      	add	r2, r0
 800ef66:	4603      	mov	r3, r0
 800ef68:	4293      	cmp	r3, r2
 800ef6a:	d100      	bne.n	800ef6e <memset+0xa>
 800ef6c:	4770      	bx	lr
 800ef6e:	f803 1b01 	strb.w	r1, [r3], #1
 800ef72:	e7f9      	b.n	800ef68 <memset+0x4>

0800ef74 <__cvt>:
 800ef74:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800ef78:	ec55 4b10 	vmov	r4, r5, d0
 800ef7c:	2d00      	cmp	r5, #0
 800ef7e:	460e      	mov	r6, r1
 800ef80:	4619      	mov	r1, r3
 800ef82:	462b      	mov	r3, r5
 800ef84:	bfbb      	ittet	lt
 800ef86:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 800ef8a:	461d      	movlt	r5, r3
 800ef8c:	2300      	movge	r3, #0
 800ef8e:	232d      	movlt	r3, #45	; 0x2d
 800ef90:	700b      	strb	r3, [r1, #0]
 800ef92:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800ef94:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 800ef98:	4691      	mov	r9, r2
 800ef9a:	f023 0820 	bic.w	r8, r3, #32
 800ef9e:	bfbc      	itt	lt
 800efa0:	4622      	movlt	r2, r4
 800efa2:	4614      	movlt	r4, r2
 800efa4:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 800efa8:	d005      	beq.n	800efb6 <__cvt+0x42>
 800efaa:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 800efae:	d100      	bne.n	800efb2 <__cvt+0x3e>
 800efb0:	3601      	adds	r6, #1
 800efb2:	2102      	movs	r1, #2
 800efb4:	e000      	b.n	800efb8 <__cvt+0x44>
 800efb6:	2103      	movs	r1, #3
 800efb8:	ab03      	add	r3, sp, #12
 800efba:	9301      	str	r3, [sp, #4]
 800efbc:	ab02      	add	r3, sp, #8
 800efbe:	9300      	str	r3, [sp, #0]
 800efc0:	ec45 4b10 	vmov	d0, r4, r5
 800efc4:	4653      	mov	r3, sl
 800efc6:	4632      	mov	r2, r6
 800efc8:	f001 fdae 	bl	8010b28 <_dtoa_r>
 800efcc:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 800efd0:	4607      	mov	r7, r0
 800efd2:	d102      	bne.n	800efda <__cvt+0x66>
 800efd4:	f019 0f01 	tst.w	r9, #1
 800efd8:	d022      	beq.n	800f020 <__cvt+0xac>
 800efda:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 800efde:	eb07 0906 	add.w	r9, r7, r6
 800efe2:	d110      	bne.n	800f006 <__cvt+0x92>
 800efe4:	783b      	ldrb	r3, [r7, #0]
 800efe6:	2b30      	cmp	r3, #48	; 0x30
 800efe8:	d10a      	bne.n	800f000 <__cvt+0x8c>
 800efea:	2200      	movs	r2, #0
 800efec:	2300      	movs	r3, #0
 800efee:	4620      	mov	r0, r4
 800eff0:	4629      	mov	r1, r5
 800eff2:	f7f1 fd69 	bl	8000ac8 <__aeabi_dcmpeq>
 800eff6:	b918      	cbnz	r0, 800f000 <__cvt+0x8c>
 800eff8:	f1c6 0601 	rsb	r6, r6, #1
 800effc:	f8ca 6000 	str.w	r6, [sl]
 800f000:	f8da 3000 	ldr.w	r3, [sl]
 800f004:	4499      	add	r9, r3
 800f006:	2200      	movs	r2, #0
 800f008:	2300      	movs	r3, #0
 800f00a:	4620      	mov	r0, r4
 800f00c:	4629      	mov	r1, r5
 800f00e:	f7f1 fd5b 	bl	8000ac8 <__aeabi_dcmpeq>
 800f012:	b108      	cbz	r0, 800f018 <__cvt+0xa4>
 800f014:	f8cd 900c 	str.w	r9, [sp, #12]
 800f018:	2230      	movs	r2, #48	; 0x30
 800f01a:	9b03      	ldr	r3, [sp, #12]
 800f01c:	454b      	cmp	r3, r9
 800f01e:	d307      	bcc.n	800f030 <__cvt+0xbc>
 800f020:	9b03      	ldr	r3, [sp, #12]
 800f022:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800f024:	1bdb      	subs	r3, r3, r7
 800f026:	4638      	mov	r0, r7
 800f028:	6013      	str	r3, [r2, #0]
 800f02a:	b004      	add	sp, #16
 800f02c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800f030:	1c59      	adds	r1, r3, #1
 800f032:	9103      	str	r1, [sp, #12]
 800f034:	701a      	strb	r2, [r3, #0]
 800f036:	e7f0      	b.n	800f01a <__cvt+0xa6>

0800f038 <__exponent>:
 800f038:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800f03a:	4603      	mov	r3, r0
 800f03c:	2900      	cmp	r1, #0
 800f03e:	bfb8      	it	lt
 800f040:	4249      	neglt	r1, r1
 800f042:	f803 2b02 	strb.w	r2, [r3], #2
 800f046:	bfb4      	ite	lt
 800f048:	222d      	movlt	r2, #45	; 0x2d
 800f04a:	222b      	movge	r2, #43	; 0x2b
 800f04c:	2909      	cmp	r1, #9
 800f04e:	7042      	strb	r2, [r0, #1]
 800f050:	dd2a      	ble.n	800f0a8 <__exponent+0x70>
 800f052:	f10d 0407 	add.w	r4, sp, #7
 800f056:	46a4      	mov	ip, r4
 800f058:	270a      	movs	r7, #10
 800f05a:	46a6      	mov	lr, r4
 800f05c:	460a      	mov	r2, r1
 800f05e:	fb91 f6f7 	sdiv	r6, r1, r7
 800f062:	fb07 1516 	mls	r5, r7, r6, r1
 800f066:	3530      	adds	r5, #48	; 0x30
 800f068:	2a63      	cmp	r2, #99	; 0x63
 800f06a:	f104 34ff 	add.w	r4, r4, #4294967295
 800f06e:	f80e 5c01 	strb.w	r5, [lr, #-1]
 800f072:	4631      	mov	r1, r6
 800f074:	dcf1      	bgt.n	800f05a <__exponent+0x22>
 800f076:	3130      	adds	r1, #48	; 0x30
 800f078:	f1ae 0502 	sub.w	r5, lr, #2
 800f07c:	f804 1c01 	strb.w	r1, [r4, #-1]
 800f080:	1c44      	adds	r4, r0, #1
 800f082:	4629      	mov	r1, r5
 800f084:	4561      	cmp	r1, ip
 800f086:	d30a      	bcc.n	800f09e <__exponent+0x66>
 800f088:	f10d 0209 	add.w	r2, sp, #9
 800f08c:	eba2 020e 	sub.w	r2, r2, lr
 800f090:	4565      	cmp	r5, ip
 800f092:	bf88      	it	hi
 800f094:	2200      	movhi	r2, #0
 800f096:	4413      	add	r3, r2
 800f098:	1a18      	subs	r0, r3, r0
 800f09a:	b003      	add	sp, #12
 800f09c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800f09e:	f811 2b01 	ldrb.w	r2, [r1], #1
 800f0a2:	f804 2f01 	strb.w	r2, [r4, #1]!
 800f0a6:	e7ed      	b.n	800f084 <__exponent+0x4c>
 800f0a8:	2330      	movs	r3, #48	; 0x30
 800f0aa:	3130      	adds	r1, #48	; 0x30
 800f0ac:	7083      	strb	r3, [r0, #2]
 800f0ae:	70c1      	strb	r1, [r0, #3]
 800f0b0:	1d03      	adds	r3, r0, #4
 800f0b2:	e7f1      	b.n	800f098 <__exponent+0x60>

0800f0b4 <_printf_float>:
 800f0b4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f0b8:	ed2d 8b02 	vpush	{d8}
 800f0bc:	b08d      	sub	sp, #52	; 0x34
 800f0be:	460c      	mov	r4, r1
 800f0c0:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 800f0c4:	4616      	mov	r6, r2
 800f0c6:	461f      	mov	r7, r3
 800f0c8:	4605      	mov	r5, r0
 800f0ca:	f002 fe8b 	bl	8011de4 <_localeconv_r>
 800f0ce:	f8d0 a000 	ldr.w	sl, [r0]
 800f0d2:	4650      	mov	r0, sl
 800f0d4:	f7f1 f87c 	bl	80001d0 <strlen>
 800f0d8:	2300      	movs	r3, #0
 800f0da:	930a      	str	r3, [sp, #40]	; 0x28
 800f0dc:	6823      	ldr	r3, [r4, #0]
 800f0de:	9305      	str	r3, [sp, #20]
 800f0e0:	f8d8 3000 	ldr.w	r3, [r8]
 800f0e4:	f894 b018 	ldrb.w	fp, [r4, #24]
 800f0e8:	3307      	adds	r3, #7
 800f0ea:	f023 0307 	bic.w	r3, r3, #7
 800f0ee:	f103 0208 	add.w	r2, r3, #8
 800f0f2:	f8c8 2000 	str.w	r2, [r8]
 800f0f6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f0fa:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 800f0fe:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 800f102:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 800f106:	9307      	str	r3, [sp, #28]
 800f108:	f8cd 8018 	str.w	r8, [sp, #24]
 800f10c:	ee08 0a10 	vmov	s16, r0
 800f110:	4b9f      	ldr	r3, [pc, #636]	; (800f390 <_printf_float+0x2dc>)
 800f112:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800f116:	f04f 32ff 	mov.w	r2, #4294967295
 800f11a:	f7f1 fd07 	bl	8000b2c <__aeabi_dcmpun>
 800f11e:	bb88      	cbnz	r0, 800f184 <_printf_float+0xd0>
 800f120:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800f124:	4b9a      	ldr	r3, [pc, #616]	; (800f390 <_printf_float+0x2dc>)
 800f126:	f04f 32ff 	mov.w	r2, #4294967295
 800f12a:	f7f1 fce1 	bl	8000af0 <__aeabi_dcmple>
 800f12e:	bb48      	cbnz	r0, 800f184 <_printf_float+0xd0>
 800f130:	2200      	movs	r2, #0
 800f132:	2300      	movs	r3, #0
 800f134:	4640      	mov	r0, r8
 800f136:	4649      	mov	r1, r9
 800f138:	f7f1 fcd0 	bl	8000adc <__aeabi_dcmplt>
 800f13c:	b110      	cbz	r0, 800f144 <_printf_float+0x90>
 800f13e:	232d      	movs	r3, #45	; 0x2d
 800f140:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800f144:	4b93      	ldr	r3, [pc, #588]	; (800f394 <_printf_float+0x2e0>)
 800f146:	4894      	ldr	r0, [pc, #592]	; (800f398 <_printf_float+0x2e4>)
 800f148:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 800f14c:	bf94      	ite	ls
 800f14e:	4698      	movls	r8, r3
 800f150:	4680      	movhi	r8, r0
 800f152:	2303      	movs	r3, #3
 800f154:	6123      	str	r3, [r4, #16]
 800f156:	9b05      	ldr	r3, [sp, #20]
 800f158:	f023 0204 	bic.w	r2, r3, #4
 800f15c:	6022      	str	r2, [r4, #0]
 800f15e:	f04f 0900 	mov.w	r9, #0
 800f162:	9700      	str	r7, [sp, #0]
 800f164:	4633      	mov	r3, r6
 800f166:	aa0b      	add	r2, sp, #44	; 0x2c
 800f168:	4621      	mov	r1, r4
 800f16a:	4628      	mov	r0, r5
 800f16c:	f000 f9d8 	bl	800f520 <_printf_common>
 800f170:	3001      	adds	r0, #1
 800f172:	f040 8090 	bne.w	800f296 <_printf_float+0x1e2>
 800f176:	f04f 30ff 	mov.w	r0, #4294967295
 800f17a:	b00d      	add	sp, #52	; 0x34
 800f17c:	ecbd 8b02 	vpop	{d8}
 800f180:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800f184:	4642      	mov	r2, r8
 800f186:	464b      	mov	r3, r9
 800f188:	4640      	mov	r0, r8
 800f18a:	4649      	mov	r1, r9
 800f18c:	f7f1 fcce 	bl	8000b2c <__aeabi_dcmpun>
 800f190:	b140      	cbz	r0, 800f1a4 <_printf_float+0xf0>
 800f192:	464b      	mov	r3, r9
 800f194:	2b00      	cmp	r3, #0
 800f196:	bfbc      	itt	lt
 800f198:	232d      	movlt	r3, #45	; 0x2d
 800f19a:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 800f19e:	487f      	ldr	r0, [pc, #508]	; (800f39c <_printf_float+0x2e8>)
 800f1a0:	4b7f      	ldr	r3, [pc, #508]	; (800f3a0 <_printf_float+0x2ec>)
 800f1a2:	e7d1      	b.n	800f148 <_printf_float+0x94>
 800f1a4:	6863      	ldr	r3, [r4, #4]
 800f1a6:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 800f1aa:	9206      	str	r2, [sp, #24]
 800f1ac:	1c5a      	adds	r2, r3, #1
 800f1ae:	d13f      	bne.n	800f230 <_printf_float+0x17c>
 800f1b0:	2306      	movs	r3, #6
 800f1b2:	6063      	str	r3, [r4, #4]
 800f1b4:	9b05      	ldr	r3, [sp, #20]
 800f1b6:	6861      	ldr	r1, [r4, #4]
 800f1b8:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 800f1bc:	2300      	movs	r3, #0
 800f1be:	9303      	str	r3, [sp, #12]
 800f1c0:	ab0a      	add	r3, sp, #40	; 0x28
 800f1c2:	e9cd b301 	strd	fp, r3, [sp, #4]
 800f1c6:	ab09      	add	r3, sp, #36	; 0x24
 800f1c8:	ec49 8b10 	vmov	d0, r8, r9
 800f1cc:	9300      	str	r3, [sp, #0]
 800f1ce:	6022      	str	r2, [r4, #0]
 800f1d0:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 800f1d4:	4628      	mov	r0, r5
 800f1d6:	f7ff fecd 	bl	800ef74 <__cvt>
 800f1da:	9b06      	ldr	r3, [sp, #24]
 800f1dc:	9909      	ldr	r1, [sp, #36]	; 0x24
 800f1de:	2b47      	cmp	r3, #71	; 0x47
 800f1e0:	4680      	mov	r8, r0
 800f1e2:	d108      	bne.n	800f1f6 <_printf_float+0x142>
 800f1e4:	1cc8      	adds	r0, r1, #3
 800f1e6:	db02      	blt.n	800f1ee <_printf_float+0x13a>
 800f1e8:	6863      	ldr	r3, [r4, #4]
 800f1ea:	4299      	cmp	r1, r3
 800f1ec:	dd41      	ble.n	800f272 <_printf_float+0x1be>
 800f1ee:	f1ab 0b02 	sub.w	fp, fp, #2
 800f1f2:	fa5f fb8b 	uxtb.w	fp, fp
 800f1f6:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 800f1fa:	d820      	bhi.n	800f23e <_printf_float+0x18a>
 800f1fc:	3901      	subs	r1, #1
 800f1fe:	465a      	mov	r2, fp
 800f200:	f104 0050 	add.w	r0, r4, #80	; 0x50
 800f204:	9109      	str	r1, [sp, #36]	; 0x24
 800f206:	f7ff ff17 	bl	800f038 <__exponent>
 800f20a:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800f20c:	1813      	adds	r3, r2, r0
 800f20e:	2a01      	cmp	r2, #1
 800f210:	4681      	mov	r9, r0
 800f212:	6123      	str	r3, [r4, #16]
 800f214:	dc02      	bgt.n	800f21c <_printf_float+0x168>
 800f216:	6822      	ldr	r2, [r4, #0]
 800f218:	07d2      	lsls	r2, r2, #31
 800f21a:	d501      	bpl.n	800f220 <_printf_float+0x16c>
 800f21c:	3301      	adds	r3, #1
 800f21e:	6123      	str	r3, [r4, #16]
 800f220:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 800f224:	2b00      	cmp	r3, #0
 800f226:	d09c      	beq.n	800f162 <_printf_float+0xae>
 800f228:	232d      	movs	r3, #45	; 0x2d
 800f22a:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800f22e:	e798      	b.n	800f162 <_printf_float+0xae>
 800f230:	9a06      	ldr	r2, [sp, #24]
 800f232:	2a47      	cmp	r2, #71	; 0x47
 800f234:	d1be      	bne.n	800f1b4 <_printf_float+0x100>
 800f236:	2b00      	cmp	r3, #0
 800f238:	d1bc      	bne.n	800f1b4 <_printf_float+0x100>
 800f23a:	2301      	movs	r3, #1
 800f23c:	e7b9      	b.n	800f1b2 <_printf_float+0xfe>
 800f23e:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 800f242:	d118      	bne.n	800f276 <_printf_float+0x1c2>
 800f244:	2900      	cmp	r1, #0
 800f246:	6863      	ldr	r3, [r4, #4]
 800f248:	dd0b      	ble.n	800f262 <_printf_float+0x1ae>
 800f24a:	6121      	str	r1, [r4, #16]
 800f24c:	b913      	cbnz	r3, 800f254 <_printf_float+0x1a0>
 800f24e:	6822      	ldr	r2, [r4, #0]
 800f250:	07d0      	lsls	r0, r2, #31
 800f252:	d502      	bpl.n	800f25a <_printf_float+0x1a6>
 800f254:	3301      	adds	r3, #1
 800f256:	440b      	add	r3, r1
 800f258:	6123      	str	r3, [r4, #16]
 800f25a:	65a1      	str	r1, [r4, #88]	; 0x58
 800f25c:	f04f 0900 	mov.w	r9, #0
 800f260:	e7de      	b.n	800f220 <_printf_float+0x16c>
 800f262:	b913      	cbnz	r3, 800f26a <_printf_float+0x1b6>
 800f264:	6822      	ldr	r2, [r4, #0]
 800f266:	07d2      	lsls	r2, r2, #31
 800f268:	d501      	bpl.n	800f26e <_printf_float+0x1ba>
 800f26a:	3302      	adds	r3, #2
 800f26c:	e7f4      	b.n	800f258 <_printf_float+0x1a4>
 800f26e:	2301      	movs	r3, #1
 800f270:	e7f2      	b.n	800f258 <_printf_float+0x1a4>
 800f272:	f04f 0b67 	mov.w	fp, #103	; 0x67
 800f276:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800f278:	4299      	cmp	r1, r3
 800f27a:	db05      	blt.n	800f288 <_printf_float+0x1d4>
 800f27c:	6823      	ldr	r3, [r4, #0]
 800f27e:	6121      	str	r1, [r4, #16]
 800f280:	07d8      	lsls	r0, r3, #31
 800f282:	d5ea      	bpl.n	800f25a <_printf_float+0x1a6>
 800f284:	1c4b      	adds	r3, r1, #1
 800f286:	e7e7      	b.n	800f258 <_printf_float+0x1a4>
 800f288:	2900      	cmp	r1, #0
 800f28a:	bfd4      	ite	le
 800f28c:	f1c1 0202 	rsble	r2, r1, #2
 800f290:	2201      	movgt	r2, #1
 800f292:	4413      	add	r3, r2
 800f294:	e7e0      	b.n	800f258 <_printf_float+0x1a4>
 800f296:	6823      	ldr	r3, [r4, #0]
 800f298:	055a      	lsls	r2, r3, #21
 800f29a:	d407      	bmi.n	800f2ac <_printf_float+0x1f8>
 800f29c:	6923      	ldr	r3, [r4, #16]
 800f29e:	4642      	mov	r2, r8
 800f2a0:	4631      	mov	r1, r6
 800f2a2:	4628      	mov	r0, r5
 800f2a4:	47b8      	blx	r7
 800f2a6:	3001      	adds	r0, #1
 800f2a8:	d12c      	bne.n	800f304 <_printf_float+0x250>
 800f2aa:	e764      	b.n	800f176 <_printf_float+0xc2>
 800f2ac:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 800f2b0:	f240 80e0 	bls.w	800f474 <_printf_float+0x3c0>
 800f2b4:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800f2b8:	2200      	movs	r2, #0
 800f2ba:	2300      	movs	r3, #0
 800f2bc:	f7f1 fc04 	bl	8000ac8 <__aeabi_dcmpeq>
 800f2c0:	2800      	cmp	r0, #0
 800f2c2:	d034      	beq.n	800f32e <_printf_float+0x27a>
 800f2c4:	4a37      	ldr	r2, [pc, #220]	; (800f3a4 <_printf_float+0x2f0>)
 800f2c6:	2301      	movs	r3, #1
 800f2c8:	4631      	mov	r1, r6
 800f2ca:	4628      	mov	r0, r5
 800f2cc:	47b8      	blx	r7
 800f2ce:	3001      	adds	r0, #1
 800f2d0:	f43f af51 	beq.w	800f176 <_printf_float+0xc2>
 800f2d4:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800f2d8:	429a      	cmp	r2, r3
 800f2da:	db02      	blt.n	800f2e2 <_printf_float+0x22e>
 800f2dc:	6823      	ldr	r3, [r4, #0]
 800f2de:	07d8      	lsls	r0, r3, #31
 800f2e0:	d510      	bpl.n	800f304 <_printf_float+0x250>
 800f2e2:	ee18 3a10 	vmov	r3, s16
 800f2e6:	4652      	mov	r2, sl
 800f2e8:	4631      	mov	r1, r6
 800f2ea:	4628      	mov	r0, r5
 800f2ec:	47b8      	blx	r7
 800f2ee:	3001      	adds	r0, #1
 800f2f0:	f43f af41 	beq.w	800f176 <_printf_float+0xc2>
 800f2f4:	f04f 0800 	mov.w	r8, #0
 800f2f8:	f104 091a 	add.w	r9, r4, #26
 800f2fc:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800f2fe:	3b01      	subs	r3, #1
 800f300:	4543      	cmp	r3, r8
 800f302:	dc09      	bgt.n	800f318 <_printf_float+0x264>
 800f304:	6823      	ldr	r3, [r4, #0]
 800f306:	079b      	lsls	r3, r3, #30
 800f308:	f100 8105 	bmi.w	800f516 <_printf_float+0x462>
 800f30c:	68e0      	ldr	r0, [r4, #12]
 800f30e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800f310:	4298      	cmp	r0, r3
 800f312:	bfb8      	it	lt
 800f314:	4618      	movlt	r0, r3
 800f316:	e730      	b.n	800f17a <_printf_float+0xc6>
 800f318:	2301      	movs	r3, #1
 800f31a:	464a      	mov	r2, r9
 800f31c:	4631      	mov	r1, r6
 800f31e:	4628      	mov	r0, r5
 800f320:	47b8      	blx	r7
 800f322:	3001      	adds	r0, #1
 800f324:	f43f af27 	beq.w	800f176 <_printf_float+0xc2>
 800f328:	f108 0801 	add.w	r8, r8, #1
 800f32c:	e7e6      	b.n	800f2fc <_printf_float+0x248>
 800f32e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800f330:	2b00      	cmp	r3, #0
 800f332:	dc39      	bgt.n	800f3a8 <_printf_float+0x2f4>
 800f334:	4a1b      	ldr	r2, [pc, #108]	; (800f3a4 <_printf_float+0x2f0>)
 800f336:	2301      	movs	r3, #1
 800f338:	4631      	mov	r1, r6
 800f33a:	4628      	mov	r0, r5
 800f33c:	47b8      	blx	r7
 800f33e:	3001      	adds	r0, #1
 800f340:	f43f af19 	beq.w	800f176 <_printf_float+0xc2>
 800f344:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800f348:	4313      	orrs	r3, r2
 800f34a:	d102      	bne.n	800f352 <_printf_float+0x29e>
 800f34c:	6823      	ldr	r3, [r4, #0]
 800f34e:	07d9      	lsls	r1, r3, #31
 800f350:	d5d8      	bpl.n	800f304 <_printf_float+0x250>
 800f352:	ee18 3a10 	vmov	r3, s16
 800f356:	4652      	mov	r2, sl
 800f358:	4631      	mov	r1, r6
 800f35a:	4628      	mov	r0, r5
 800f35c:	47b8      	blx	r7
 800f35e:	3001      	adds	r0, #1
 800f360:	f43f af09 	beq.w	800f176 <_printf_float+0xc2>
 800f364:	f04f 0900 	mov.w	r9, #0
 800f368:	f104 0a1a 	add.w	sl, r4, #26
 800f36c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800f36e:	425b      	negs	r3, r3
 800f370:	454b      	cmp	r3, r9
 800f372:	dc01      	bgt.n	800f378 <_printf_float+0x2c4>
 800f374:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800f376:	e792      	b.n	800f29e <_printf_float+0x1ea>
 800f378:	2301      	movs	r3, #1
 800f37a:	4652      	mov	r2, sl
 800f37c:	4631      	mov	r1, r6
 800f37e:	4628      	mov	r0, r5
 800f380:	47b8      	blx	r7
 800f382:	3001      	adds	r0, #1
 800f384:	f43f aef7 	beq.w	800f176 <_printf_float+0xc2>
 800f388:	f109 0901 	add.w	r9, r9, #1
 800f38c:	e7ee      	b.n	800f36c <_printf_float+0x2b8>
 800f38e:	bf00      	nop
 800f390:	7fefffff 	.word	0x7fefffff
 800f394:	0801756c 	.word	0x0801756c
 800f398:	08017570 	.word	0x08017570
 800f39c:	08017578 	.word	0x08017578
 800f3a0:	08017574 	.word	0x08017574
 800f3a4:	0801757c 	.word	0x0801757c
 800f3a8:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800f3aa:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800f3ac:	429a      	cmp	r2, r3
 800f3ae:	bfa8      	it	ge
 800f3b0:	461a      	movge	r2, r3
 800f3b2:	2a00      	cmp	r2, #0
 800f3b4:	4691      	mov	r9, r2
 800f3b6:	dc37      	bgt.n	800f428 <_printf_float+0x374>
 800f3b8:	f04f 0b00 	mov.w	fp, #0
 800f3bc:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800f3c0:	f104 021a 	add.w	r2, r4, #26
 800f3c4:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800f3c6:	9305      	str	r3, [sp, #20]
 800f3c8:	eba3 0309 	sub.w	r3, r3, r9
 800f3cc:	455b      	cmp	r3, fp
 800f3ce:	dc33      	bgt.n	800f438 <_printf_float+0x384>
 800f3d0:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800f3d4:	429a      	cmp	r2, r3
 800f3d6:	db3b      	blt.n	800f450 <_printf_float+0x39c>
 800f3d8:	6823      	ldr	r3, [r4, #0]
 800f3da:	07da      	lsls	r2, r3, #31
 800f3dc:	d438      	bmi.n	800f450 <_printf_float+0x39c>
 800f3de:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800f3e0:	9a05      	ldr	r2, [sp, #20]
 800f3e2:	9909      	ldr	r1, [sp, #36]	; 0x24
 800f3e4:	1a9a      	subs	r2, r3, r2
 800f3e6:	eba3 0901 	sub.w	r9, r3, r1
 800f3ea:	4591      	cmp	r9, r2
 800f3ec:	bfa8      	it	ge
 800f3ee:	4691      	movge	r9, r2
 800f3f0:	f1b9 0f00 	cmp.w	r9, #0
 800f3f4:	dc35      	bgt.n	800f462 <_printf_float+0x3ae>
 800f3f6:	f04f 0800 	mov.w	r8, #0
 800f3fa:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800f3fe:	f104 0a1a 	add.w	sl, r4, #26
 800f402:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800f406:	1a9b      	subs	r3, r3, r2
 800f408:	eba3 0309 	sub.w	r3, r3, r9
 800f40c:	4543      	cmp	r3, r8
 800f40e:	f77f af79 	ble.w	800f304 <_printf_float+0x250>
 800f412:	2301      	movs	r3, #1
 800f414:	4652      	mov	r2, sl
 800f416:	4631      	mov	r1, r6
 800f418:	4628      	mov	r0, r5
 800f41a:	47b8      	blx	r7
 800f41c:	3001      	adds	r0, #1
 800f41e:	f43f aeaa 	beq.w	800f176 <_printf_float+0xc2>
 800f422:	f108 0801 	add.w	r8, r8, #1
 800f426:	e7ec      	b.n	800f402 <_printf_float+0x34e>
 800f428:	4613      	mov	r3, r2
 800f42a:	4631      	mov	r1, r6
 800f42c:	4642      	mov	r2, r8
 800f42e:	4628      	mov	r0, r5
 800f430:	47b8      	blx	r7
 800f432:	3001      	adds	r0, #1
 800f434:	d1c0      	bne.n	800f3b8 <_printf_float+0x304>
 800f436:	e69e      	b.n	800f176 <_printf_float+0xc2>
 800f438:	2301      	movs	r3, #1
 800f43a:	4631      	mov	r1, r6
 800f43c:	4628      	mov	r0, r5
 800f43e:	9205      	str	r2, [sp, #20]
 800f440:	47b8      	blx	r7
 800f442:	3001      	adds	r0, #1
 800f444:	f43f ae97 	beq.w	800f176 <_printf_float+0xc2>
 800f448:	9a05      	ldr	r2, [sp, #20]
 800f44a:	f10b 0b01 	add.w	fp, fp, #1
 800f44e:	e7b9      	b.n	800f3c4 <_printf_float+0x310>
 800f450:	ee18 3a10 	vmov	r3, s16
 800f454:	4652      	mov	r2, sl
 800f456:	4631      	mov	r1, r6
 800f458:	4628      	mov	r0, r5
 800f45a:	47b8      	blx	r7
 800f45c:	3001      	adds	r0, #1
 800f45e:	d1be      	bne.n	800f3de <_printf_float+0x32a>
 800f460:	e689      	b.n	800f176 <_printf_float+0xc2>
 800f462:	9a05      	ldr	r2, [sp, #20]
 800f464:	464b      	mov	r3, r9
 800f466:	4442      	add	r2, r8
 800f468:	4631      	mov	r1, r6
 800f46a:	4628      	mov	r0, r5
 800f46c:	47b8      	blx	r7
 800f46e:	3001      	adds	r0, #1
 800f470:	d1c1      	bne.n	800f3f6 <_printf_float+0x342>
 800f472:	e680      	b.n	800f176 <_printf_float+0xc2>
 800f474:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800f476:	2a01      	cmp	r2, #1
 800f478:	dc01      	bgt.n	800f47e <_printf_float+0x3ca>
 800f47a:	07db      	lsls	r3, r3, #31
 800f47c:	d538      	bpl.n	800f4f0 <_printf_float+0x43c>
 800f47e:	2301      	movs	r3, #1
 800f480:	4642      	mov	r2, r8
 800f482:	4631      	mov	r1, r6
 800f484:	4628      	mov	r0, r5
 800f486:	47b8      	blx	r7
 800f488:	3001      	adds	r0, #1
 800f48a:	f43f ae74 	beq.w	800f176 <_printf_float+0xc2>
 800f48e:	ee18 3a10 	vmov	r3, s16
 800f492:	4652      	mov	r2, sl
 800f494:	4631      	mov	r1, r6
 800f496:	4628      	mov	r0, r5
 800f498:	47b8      	blx	r7
 800f49a:	3001      	adds	r0, #1
 800f49c:	f43f ae6b 	beq.w	800f176 <_printf_float+0xc2>
 800f4a0:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800f4a4:	2200      	movs	r2, #0
 800f4a6:	2300      	movs	r3, #0
 800f4a8:	f7f1 fb0e 	bl	8000ac8 <__aeabi_dcmpeq>
 800f4ac:	b9d8      	cbnz	r0, 800f4e6 <_printf_float+0x432>
 800f4ae:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800f4b0:	f108 0201 	add.w	r2, r8, #1
 800f4b4:	3b01      	subs	r3, #1
 800f4b6:	4631      	mov	r1, r6
 800f4b8:	4628      	mov	r0, r5
 800f4ba:	47b8      	blx	r7
 800f4bc:	3001      	adds	r0, #1
 800f4be:	d10e      	bne.n	800f4de <_printf_float+0x42a>
 800f4c0:	e659      	b.n	800f176 <_printf_float+0xc2>
 800f4c2:	2301      	movs	r3, #1
 800f4c4:	4652      	mov	r2, sl
 800f4c6:	4631      	mov	r1, r6
 800f4c8:	4628      	mov	r0, r5
 800f4ca:	47b8      	blx	r7
 800f4cc:	3001      	adds	r0, #1
 800f4ce:	f43f ae52 	beq.w	800f176 <_printf_float+0xc2>
 800f4d2:	f108 0801 	add.w	r8, r8, #1
 800f4d6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800f4d8:	3b01      	subs	r3, #1
 800f4da:	4543      	cmp	r3, r8
 800f4dc:	dcf1      	bgt.n	800f4c2 <_printf_float+0x40e>
 800f4de:	464b      	mov	r3, r9
 800f4e0:	f104 0250 	add.w	r2, r4, #80	; 0x50
 800f4e4:	e6dc      	b.n	800f2a0 <_printf_float+0x1ec>
 800f4e6:	f04f 0800 	mov.w	r8, #0
 800f4ea:	f104 0a1a 	add.w	sl, r4, #26
 800f4ee:	e7f2      	b.n	800f4d6 <_printf_float+0x422>
 800f4f0:	2301      	movs	r3, #1
 800f4f2:	4642      	mov	r2, r8
 800f4f4:	e7df      	b.n	800f4b6 <_printf_float+0x402>
 800f4f6:	2301      	movs	r3, #1
 800f4f8:	464a      	mov	r2, r9
 800f4fa:	4631      	mov	r1, r6
 800f4fc:	4628      	mov	r0, r5
 800f4fe:	47b8      	blx	r7
 800f500:	3001      	adds	r0, #1
 800f502:	f43f ae38 	beq.w	800f176 <_printf_float+0xc2>
 800f506:	f108 0801 	add.w	r8, r8, #1
 800f50a:	68e3      	ldr	r3, [r4, #12]
 800f50c:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800f50e:	1a5b      	subs	r3, r3, r1
 800f510:	4543      	cmp	r3, r8
 800f512:	dcf0      	bgt.n	800f4f6 <_printf_float+0x442>
 800f514:	e6fa      	b.n	800f30c <_printf_float+0x258>
 800f516:	f04f 0800 	mov.w	r8, #0
 800f51a:	f104 0919 	add.w	r9, r4, #25
 800f51e:	e7f4      	b.n	800f50a <_printf_float+0x456>

0800f520 <_printf_common>:
 800f520:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800f524:	4616      	mov	r6, r2
 800f526:	4699      	mov	r9, r3
 800f528:	688a      	ldr	r2, [r1, #8]
 800f52a:	690b      	ldr	r3, [r1, #16]
 800f52c:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800f530:	4293      	cmp	r3, r2
 800f532:	bfb8      	it	lt
 800f534:	4613      	movlt	r3, r2
 800f536:	6033      	str	r3, [r6, #0]
 800f538:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800f53c:	4607      	mov	r7, r0
 800f53e:	460c      	mov	r4, r1
 800f540:	b10a      	cbz	r2, 800f546 <_printf_common+0x26>
 800f542:	3301      	adds	r3, #1
 800f544:	6033      	str	r3, [r6, #0]
 800f546:	6823      	ldr	r3, [r4, #0]
 800f548:	0699      	lsls	r1, r3, #26
 800f54a:	bf42      	ittt	mi
 800f54c:	6833      	ldrmi	r3, [r6, #0]
 800f54e:	3302      	addmi	r3, #2
 800f550:	6033      	strmi	r3, [r6, #0]
 800f552:	6825      	ldr	r5, [r4, #0]
 800f554:	f015 0506 	ands.w	r5, r5, #6
 800f558:	d106      	bne.n	800f568 <_printf_common+0x48>
 800f55a:	f104 0a19 	add.w	sl, r4, #25
 800f55e:	68e3      	ldr	r3, [r4, #12]
 800f560:	6832      	ldr	r2, [r6, #0]
 800f562:	1a9b      	subs	r3, r3, r2
 800f564:	42ab      	cmp	r3, r5
 800f566:	dc26      	bgt.n	800f5b6 <_printf_common+0x96>
 800f568:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 800f56c:	1e13      	subs	r3, r2, #0
 800f56e:	6822      	ldr	r2, [r4, #0]
 800f570:	bf18      	it	ne
 800f572:	2301      	movne	r3, #1
 800f574:	0692      	lsls	r2, r2, #26
 800f576:	d42b      	bmi.n	800f5d0 <_printf_common+0xb0>
 800f578:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800f57c:	4649      	mov	r1, r9
 800f57e:	4638      	mov	r0, r7
 800f580:	47c0      	blx	r8
 800f582:	3001      	adds	r0, #1
 800f584:	d01e      	beq.n	800f5c4 <_printf_common+0xa4>
 800f586:	6823      	ldr	r3, [r4, #0]
 800f588:	68e5      	ldr	r5, [r4, #12]
 800f58a:	6832      	ldr	r2, [r6, #0]
 800f58c:	f003 0306 	and.w	r3, r3, #6
 800f590:	2b04      	cmp	r3, #4
 800f592:	bf08      	it	eq
 800f594:	1aad      	subeq	r5, r5, r2
 800f596:	68a3      	ldr	r3, [r4, #8]
 800f598:	6922      	ldr	r2, [r4, #16]
 800f59a:	bf0c      	ite	eq
 800f59c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800f5a0:	2500      	movne	r5, #0
 800f5a2:	4293      	cmp	r3, r2
 800f5a4:	bfc4      	itt	gt
 800f5a6:	1a9b      	subgt	r3, r3, r2
 800f5a8:	18ed      	addgt	r5, r5, r3
 800f5aa:	2600      	movs	r6, #0
 800f5ac:	341a      	adds	r4, #26
 800f5ae:	42b5      	cmp	r5, r6
 800f5b0:	d11a      	bne.n	800f5e8 <_printf_common+0xc8>
 800f5b2:	2000      	movs	r0, #0
 800f5b4:	e008      	b.n	800f5c8 <_printf_common+0xa8>
 800f5b6:	2301      	movs	r3, #1
 800f5b8:	4652      	mov	r2, sl
 800f5ba:	4649      	mov	r1, r9
 800f5bc:	4638      	mov	r0, r7
 800f5be:	47c0      	blx	r8
 800f5c0:	3001      	adds	r0, #1
 800f5c2:	d103      	bne.n	800f5cc <_printf_common+0xac>
 800f5c4:	f04f 30ff 	mov.w	r0, #4294967295
 800f5c8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800f5cc:	3501      	adds	r5, #1
 800f5ce:	e7c6      	b.n	800f55e <_printf_common+0x3e>
 800f5d0:	18e1      	adds	r1, r4, r3
 800f5d2:	1c5a      	adds	r2, r3, #1
 800f5d4:	2030      	movs	r0, #48	; 0x30
 800f5d6:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800f5da:	4422      	add	r2, r4
 800f5dc:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800f5e0:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800f5e4:	3302      	adds	r3, #2
 800f5e6:	e7c7      	b.n	800f578 <_printf_common+0x58>
 800f5e8:	2301      	movs	r3, #1
 800f5ea:	4622      	mov	r2, r4
 800f5ec:	4649      	mov	r1, r9
 800f5ee:	4638      	mov	r0, r7
 800f5f0:	47c0      	blx	r8
 800f5f2:	3001      	adds	r0, #1
 800f5f4:	d0e6      	beq.n	800f5c4 <_printf_common+0xa4>
 800f5f6:	3601      	adds	r6, #1
 800f5f8:	e7d9      	b.n	800f5ae <_printf_common+0x8e>
	...

0800f5fc <_printf_i>:
 800f5fc:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800f600:	7e0f      	ldrb	r7, [r1, #24]
 800f602:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 800f604:	2f78      	cmp	r7, #120	; 0x78
 800f606:	4691      	mov	r9, r2
 800f608:	4680      	mov	r8, r0
 800f60a:	460c      	mov	r4, r1
 800f60c:	469a      	mov	sl, r3
 800f60e:	f101 0243 	add.w	r2, r1, #67	; 0x43
 800f612:	d807      	bhi.n	800f624 <_printf_i+0x28>
 800f614:	2f62      	cmp	r7, #98	; 0x62
 800f616:	d80a      	bhi.n	800f62e <_printf_i+0x32>
 800f618:	2f00      	cmp	r7, #0
 800f61a:	f000 80d8 	beq.w	800f7ce <_printf_i+0x1d2>
 800f61e:	2f58      	cmp	r7, #88	; 0x58
 800f620:	f000 80a3 	beq.w	800f76a <_printf_i+0x16e>
 800f624:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800f628:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 800f62c:	e03a      	b.n	800f6a4 <_printf_i+0xa8>
 800f62e:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800f632:	2b15      	cmp	r3, #21
 800f634:	d8f6      	bhi.n	800f624 <_printf_i+0x28>
 800f636:	a101      	add	r1, pc, #4	; (adr r1, 800f63c <_printf_i+0x40>)
 800f638:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800f63c:	0800f695 	.word	0x0800f695
 800f640:	0800f6a9 	.word	0x0800f6a9
 800f644:	0800f625 	.word	0x0800f625
 800f648:	0800f625 	.word	0x0800f625
 800f64c:	0800f625 	.word	0x0800f625
 800f650:	0800f625 	.word	0x0800f625
 800f654:	0800f6a9 	.word	0x0800f6a9
 800f658:	0800f625 	.word	0x0800f625
 800f65c:	0800f625 	.word	0x0800f625
 800f660:	0800f625 	.word	0x0800f625
 800f664:	0800f625 	.word	0x0800f625
 800f668:	0800f7b5 	.word	0x0800f7b5
 800f66c:	0800f6d9 	.word	0x0800f6d9
 800f670:	0800f797 	.word	0x0800f797
 800f674:	0800f625 	.word	0x0800f625
 800f678:	0800f625 	.word	0x0800f625
 800f67c:	0800f7d7 	.word	0x0800f7d7
 800f680:	0800f625 	.word	0x0800f625
 800f684:	0800f6d9 	.word	0x0800f6d9
 800f688:	0800f625 	.word	0x0800f625
 800f68c:	0800f625 	.word	0x0800f625
 800f690:	0800f79f 	.word	0x0800f79f
 800f694:	682b      	ldr	r3, [r5, #0]
 800f696:	1d1a      	adds	r2, r3, #4
 800f698:	681b      	ldr	r3, [r3, #0]
 800f69a:	602a      	str	r2, [r5, #0]
 800f69c:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800f6a0:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800f6a4:	2301      	movs	r3, #1
 800f6a6:	e0a3      	b.n	800f7f0 <_printf_i+0x1f4>
 800f6a8:	6820      	ldr	r0, [r4, #0]
 800f6aa:	6829      	ldr	r1, [r5, #0]
 800f6ac:	0606      	lsls	r6, r0, #24
 800f6ae:	f101 0304 	add.w	r3, r1, #4
 800f6b2:	d50a      	bpl.n	800f6ca <_printf_i+0xce>
 800f6b4:	680e      	ldr	r6, [r1, #0]
 800f6b6:	602b      	str	r3, [r5, #0]
 800f6b8:	2e00      	cmp	r6, #0
 800f6ba:	da03      	bge.n	800f6c4 <_printf_i+0xc8>
 800f6bc:	232d      	movs	r3, #45	; 0x2d
 800f6be:	4276      	negs	r6, r6
 800f6c0:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800f6c4:	485e      	ldr	r0, [pc, #376]	; (800f840 <_printf_i+0x244>)
 800f6c6:	230a      	movs	r3, #10
 800f6c8:	e019      	b.n	800f6fe <_printf_i+0x102>
 800f6ca:	680e      	ldr	r6, [r1, #0]
 800f6cc:	602b      	str	r3, [r5, #0]
 800f6ce:	f010 0f40 	tst.w	r0, #64	; 0x40
 800f6d2:	bf18      	it	ne
 800f6d4:	b236      	sxthne	r6, r6
 800f6d6:	e7ef      	b.n	800f6b8 <_printf_i+0xbc>
 800f6d8:	682b      	ldr	r3, [r5, #0]
 800f6da:	6820      	ldr	r0, [r4, #0]
 800f6dc:	1d19      	adds	r1, r3, #4
 800f6de:	6029      	str	r1, [r5, #0]
 800f6e0:	0601      	lsls	r1, r0, #24
 800f6e2:	d501      	bpl.n	800f6e8 <_printf_i+0xec>
 800f6e4:	681e      	ldr	r6, [r3, #0]
 800f6e6:	e002      	b.n	800f6ee <_printf_i+0xf2>
 800f6e8:	0646      	lsls	r6, r0, #25
 800f6ea:	d5fb      	bpl.n	800f6e4 <_printf_i+0xe8>
 800f6ec:	881e      	ldrh	r6, [r3, #0]
 800f6ee:	4854      	ldr	r0, [pc, #336]	; (800f840 <_printf_i+0x244>)
 800f6f0:	2f6f      	cmp	r7, #111	; 0x6f
 800f6f2:	bf0c      	ite	eq
 800f6f4:	2308      	moveq	r3, #8
 800f6f6:	230a      	movne	r3, #10
 800f6f8:	2100      	movs	r1, #0
 800f6fa:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800f6fe:	6865      	ldr	r5, [r4, #4]
 800f700:	60a5      	str	r5, [r4, #8]
 800f702:	2d00      	cmp	r5, #0
 800f704:	bfa2      	ittt	ge
 800f706:	6821      	ldrge	r1, [r4, #0]
 800f708:	f021 0104 	bicge.w	r1, r1, #4
 800f70c:	6021      	strge	r1, [r4, #0]
 800f70e:	b90e      	cbnz	r6, 800f714 <_printf_i+0x118>
 800f710:	2d00      	cmp	r5, #0
 800f712:	d04d      	beq.n	800f7b0 <_printf_i+0x1b4>
 800f714:	4615      	mov	r5, r2
 800f716:	fbb6 f1f3 	udiv	r1, r6, r3
 800f71a:	fb03 6711 	mls	r7, r3, r1, r6
 800f71e:	5dc7      	ldrb	r7, [r0, r7]
 800f720:	f805 7d01 	strb.w	r7, [r5, #-1]!
 800f724:	4637      	mov	r7, r6
 800f726:	42bb      	cmp	r3, r7
 800f728:	460e      	mov	r6, r1
 800f72a:	d9f4      	bls.n	800f716 <_printf_i+0x11a>
 800f72c:	2b08      	cmp	r3, #8
 800f72e:	d10b      	bne.n	800f748 <_printf_i+0x14c>
 800f730:	6823      	ldr	r3, [r4, #0]
 800f732:	07de      	lsls	r6, r3, #31
 800f734:	d508      	bpl.n	800f748 <_printf_i+0x14c>
 800f736:	6923      	ldr	r3, [r4, #16]
 800f738:	6861      	ldr	r1, [r4, #4]
 800f73a:	4299      	cmp	r1, r3
 800f73c:	bfde      	ittt	le
 800f73e:	2330      	movle	r3, #48	; 0x30
 800f740:	f805 3c01 	strble.w	r3, [r5, #-1]
 800f744:	f105 35ff 	addle.w	r5, r5, #4294967295
 800f748:	1b52      	subs	r2, r2, r5
 800f74a:	6122      	str	r2, [r4, #16]
 800f74c:	f8cd a000 	str.w	sl, [sp]
 800f750:	464b      	mov	r3, r9
 800f752:	aa03      	add	r2, sp, #12
 800f754:	4621      	mov	r1, r4
 800f756:	4640      	mov	r0, r8
 800f758:	f7ff fee2 	bl	800f520 <_printf_common>
 800f75c:	3001      	adds	r0, #1
 800f75e:	d14c      	bne.n	800f7fa <_printf_i+0x1fe>
 800f760:	f04f 30ff 	mov.w	r0, #4294967295
 800f764:	b004      	add	sp, #16
 800f766:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800f76a:	4835      	ldr	r0, [pc, #212]	; (800f840 <_printf_i+0x244>)
 800f76c:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 800f770:	6829      	ldr	r1, [r5, #0]
 800f772:	6823      	ldr	r3, [r4, #0]
 800f774:	f851 6b04 	ldr.w	r6, [r1], #4
 800f778:	6029      	str	r1, [r5, #0]
 800f77a:	061d      	lsls	r5, r3, #24
 800f77c:	d514      	bpl.n	800f7a8 <_printf_i+0x1ac>
 800f77e:	07df      	lsls	r7, r3, #31
 800f780:	bf44      	itt	mi
 800f782:	f043 0320 	orrmi.w	r3, r3, #32
 800f786:	6023      	strmi	r3, [r4, #0]
 800f788:	b91e      	cbnz	r6, 800f792 <_printf_i+0x196>
 800f78a:	6823      	ldr	r3, [r4, #0]
 800f78c:	f023 0320 	bic.w	r3, r3, #32
 800f790:	6023      	str	r3, [r4, #0]
 800f792:	2310      	movs	r3, #16
 800f794:	e7b0      	b.n	800f6f8 <_printf_i+0xfc>
 800f796:	6823      	ldr	r3, [r4, #0]
 800f798:	f043 0320 	orr.w	r3, r3, #32
 800f79c:	6023      	str	r3, [r4, #0]
 800f79e:	2378      	movs	r3, #120	; 0x78
 800f7a0:	4828      	ldr	r0, [pc, #160]	; (800f844 <_printf_i+0x248>)
 800f7a2:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 800f7a6:	e7e3      	b.n	800f770 <_printf_i+0x174>
 800f7a8:	0659      	lsls	r1, r3, #25
 800f7aa:	bf48      	it	mi
 800f7ac:	b2b6      	uxthmi	r6, r6
 800f7ae:	e7e6      	b.n	800f77e <_printf_i+0x182>
 800f7b0:	4615      	mov	r5, r2
 800f7b2:	e7bb      	b.n	800f72c <_printf_i+0x130>
 800f7b4:	682b      	ldr	r3, [r5, #0]
 800f7b6:	6826      	ldr	r6, [r4, #0]
 800f7b8:	6961      	ldr	r1, [r4, #20]
 800f7ba:	1d18      	adds	r0, r3, #4
 800f7bc:	6028      	str	r0, [r5, #0]
 800f7be:	0635      	lsls	r5, r6, #24
 800f7c0:	681b      	ldr	r3, [r3, #0]
 800f7c2:	d501      	bpl.n	800f7c8 <_printf_i+0x1cc>
 800f7c4:	6019      	str	r1, [r3, #0]
 800f7c6:	e002      	b.n	800f7ce <_printf_i+0x1d2>
 800f7c8:	0670      	lsls	r0, r6, #25
 800f7ca:	d5fb      	bpl.n	800f7c4 <_printf_i+0x1c8>
 800f7cc:	8019      	strh	r1, [r3, #0]
 800f7ce:	2300      	movs	r3, #0
 800f7d0:	6123      	str	r3, [r4, #16]
 800f7d2:	4615      	mov	r5, r2
 800f7d4:	e7ba      	b.n	800f74c <_printf_i+0x150>
 800f7d6:	682b      	ldr	r3, [r5, #0]
 800f7d8:	1d1a      	adds	r2, r3, #4
 800f7da:	602a      	str	r2, [r5, #0]
 800f7dc:	681d      	ldr	r5, [r3, #0]
 800f7de:	6862      	ldr	r2, [r4, #4]
 800f7e0:	2100      	movs	r1, #0
 800f7e2:	4628      	mov	r0, r5
 800f7e4:	f7f0 fcfc 	bl	80001e0 <memchr>
 800f7e8:	b108      	cbz	r0, 800f7ee <_printf_i+0x1f2>
 800f7ea:	1b40      	subs	r0, r0, r5
 800f7ec:	6060      	str	r0, [r4, #4]
 800f7ee:	6863      	ldr	r3, [r4, #4]
 800f7f0:	6123      	str	r3, [r4, #16]
 800f7f2:	2300      	movs	r3, #0
 800f7f4:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800f7f8:	e7a8      	b.n	800f74c <_printf_i+0x150>
 800f7fa:	6923      	ldr	r3, [r4, #16]
 800f7fc:	462a      	mov	r2, r5
 800f7fe:	4649      	mov	r1, r9
 800f800:	4640      	mov	r0, r8
 800f802:	47d0      	blx	sl
 800f804:	3001      	adds	r0, #1
 800f806:	d0ab      	beq.n	800f760 <_printf_i+0x164>
 800f808:	6823      	ldr	r3, [r4, #0]
 800f80a:	079b      	lsls	r3, r3, #30
 800f80c:	d413      	bmi.n	800f836 <_printf_i+0x23a>
 800f80e:	68e0      	ldr	r0, [r4, #12]
 800f810:	9b03      	ldr	r3, [sp, #12]
 800f812:	4298      	cmp	r0, r3
 800f814:	bfb8      	it	lt
 800f816:	4618      	movlt	r0, r3
 800f818:	e7a4      	b.n	800f764 <_printf_i+0x168>
 800f81a:	2301      	movs	r3, #1
 800f81c:	4632      	mov	r2, r6
 800f81e:	4649      	mov	r1, r9
 800f820:	4640      	mov	r0, r8
 800f822:	47d0      	blx	sl
 800f824:	3001      	adds	r0, #1
 800f826:	d09b      	beq.n	800f760 <_printf_i+0x164>
 800f828:	3501      	adds	r5, #1
 800f82a:	68e3      	ldr	r3, [r4, #12]
 800f82c:	9903      	ldr	r1, [sp, #12]
 800f82e:	1a5b      	subs	r3, r3, r1
 800f830:	42ab      	cmp	r3, r5
 800f832:	dcf2      	bgt.n	800f81a <_printf_i+0x21e>
 800f834:	e7eb      	b.n	800f80e <_printf_i+0x212>
 800f836:	2500      	movs	r5, #0
 800f838:	f104 0619 	add.w	r6, r4, #25
 800f83c:	e7f5      	b.n	800f82a <_printf_i+0x22e>
 800f83e:	bf00      	nop
 800f840:	0801757e 	.word	0x0801757e
 800f844:	0801758f 	.word	0x0801758f

0800f848 <_scanf_float>:
 800f848:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f84c:	b087      	sub	sp, #28
 800f84e:	4617      	mov	r7, r2
 800f850:	9303      	str	r3, [sp, #12]
 800f852:	688b      	ldr	r3, [r1, #8]
 800f854:	1e5a      	subs	r2, r3, #1
 800f856:	f5b2 7fae 	cmp.w	r2, #348	; 0x15c
 800f85a:	bf83      	ittte	hi
 800f85c:	f46f 75ae 	mvnhi.w	r5, #348	; 0x15c
 800f860:	195b      	addhi	r3, r3, r5
 800f862:	9302      	strhi	r3, [sp, #8]
 800f864:	2300      	movls	r3, #0
 800f866:	bf86      	itte	hi
 800f868:	f240 135d 	movwhi	r3, #349	; 0x15d
 800f86c:	608b      	strhi	r3, [r1, #8]
 800f86e:	9302      	strls	r3, [sp, #8]
 800f870:	680b      	ldr	r3, [r1, #0]
 800f872:	468b      	mov	fp, r1
 800f874:	2500      	movs	r5, #0
 800f876:	f443 63f0 	orr.w	r3, r3, #1920	; 0x780
 800f87a:	f84b 3b1c 	str.w	r3, [fp], #28
 800f87e:	e9cd 5504 	strd	r5, r5, [sp, #16]
 800f882:	4680      	mov	r8, r0
 800f884:	460c      	mov	r4, r1
 800f886:	465e      	mov	r6, fp
 800f888:	46aa      	mov	sl, r5
 800f88a:	46a9      	mov	r9, r5
 800f88c:	9501      	str	r5, [sp, #4]
 800f88e:	68a2      	ldr	r2, [r4, #8]
 800f890:	b152      	cbz	r2, 800f8a8 <_scanf_float+0x60>
 800f892:	683b      	ldr	r3, [r7, #0]
 800f894:	781b      	ldrb	r3, [r3, #0]
 800f896:	2b4e      	cmp	r3, #78	; 0x4e
 800f898:	d864      	bhi.n	800f964 <_scanf_float+0x11c>
 800f89a:	2b40      	cmp	r3, #64	; 0x40
 800f89c:	d83c      	bhi.n	800f918 <_scanf_float+0xd0>
 800f89e:	f1a3 012b 	sub.w	r1, r3, #43	; 0x2b
 800f8a2:	b2c8      	uxtb	r0, r1
 800f8a4:	280e      	cmp	r0, #14
 800f8a6:	d93a      	bls.n	800f91e <_scanf_float+0xd6>
 800f8a8:	f1b9 0f00 	cmp.w	r9, #0
 800f8ac:	d003      	beq.n	800f8b6 <_scanf_float+0x6e>
 800f8ae:	6823      	ldr	r3, [r4, #0]
 800f8b0:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800f8b4:	6023      	str	r3, [r4, #0]
 800f8b6:	f10a 3aff 	add.w	sl, sl, #4294967295
 800f8ba:	f1ba 0f01 	cmp.w	sl, #1
 800f8be:	f200 8113 	bhi.w	800fae8 <_scanf_float+0x2a0>
 800f8c2:	455e      	cmp	r6, fp
 800f8c4:	f200 8105 	bhi.w	800fad2 <_scanf_float+0x28a>
 800f8c8:	2501      	movs	r5, #1
 800f8ca:	4628      	mov	r0, r5
 800f8cc:	b007      	add	sp, #28
 800f8ce:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800f8d2:	f1a3 0261 	sub.w	r2, r3, #97	; 0x61
 800f8d6:	2a0d      	cmp	r2, #13
 800f8d8:	d8e6      	bhi.n	800f8a8 <_scanf_float+0x60>
 800f8da:	a101      	add	r1, pc, #4	; (adr r1, 800f8e0 <_scanf_float+0x98>)
 800f8dc:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 800f8e0:	0800fa1f 	.word	0x0800fa1f
 800f8e4:	0800f8a9 	.word	0x0800f8a9
 800f8e8:	0800f8a9 	.word	0x0800f8a9
 800f8ec:	0800f8a9 	.word	0x0800f8a9
 800f8f0:	0800fa7f 	.word	0x0800fa7f
 800f8f4:	0800fa57 	.word	0x0800fa57
 800f8f8:	0800f8a9 	.word	0x0800f8a9
 800f8fc:	0800f8a9 	.word	0x0800f8a9
 800f900:	0800fa2d 	.word	0x0800fa2d
 800f904:	0800f8a9 	.word	0x0800f8a9
 800f908:	0800f8a9 	.word	0x0800f8a9
 800f90c:	0800f8a9 	.word	0x0800f8a9
 800f910:	0800f8a9 	.word	0x0800f8a9
 800f914:	0800f9e5 	.word	0x0800f9e5
 800f918:	f1a3 0241 	sub.w	r2, r3, #65	; 0x41
 800f91c:	e7db      	b.n	800f8d6 <_scanf_float+0x8e>
 800f91e:	290e      	cmp	r1, #14
 800f920:	d8c2      	bhi.n	800f8a8 <_scanf_float+0x60>
 800f922:	a001      	add	r0, pc, #4	; (adr r0, 800f928 <_scanf_float+0xe0>)
 800f924:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 800f928:	0800f9d7 	.word	0x0800f9d7
 800f92c:	0800f8a9 	.word	0x0800f8a9
 800f930:	0800f9d7 	.word	0x0800f9d7
 800f934:	0800fa6b 	.word	0x0800fa6b
 800f938:	0800f8a9 	.word	0x0800f8a9
 800f93c:	0800f985 	.word	0x0800f985
 800f940:	0800f9c1 	.word	0x0800f9c1
 800f944:	0800f9c1 	.word	0x0800f9c1
 800f948:	0800f9c1 	.word	0x0800f9c1
 800f94c:	0800f9c1 	.word	0x0800f9c1
 800f950:	0800f9c1 	.word	0x0800f9c1
 800f954:	0800f9c1 	.word	0x0800f9c1
 800f958:	0800f9c1 	.word	0x0800f9c1
 800f95c:	0800f9c1 	.word	0x0800f9c1
 800f960:	0800f9c1 	.word	0x0800f9c1
 800f964:	2b6e      	cmp	r3, #110	; 0x6e
 800f966:	d809      	bhi.n	800f97c <_scanf_float+0x134>
 800f968:	2b60      	cmp	r3, #96	; 0x60
 800f96a:	d8b2      	bhi.n	800f8d2 <_scanf_float+0x8a>
 800f96c:	2b54      	cmp	r3, #84	; 0x54
 800f96e:	d077      	beq.n	800fa60 <_scanf_float+0x218>
 800f970:	2b59      	cmp	r3, #89	; 0x59
 800f972:	d199      	bne.n	800f8a8 <_scanf_float+0x60>
 800f974:	2d07      	cmp	r5, #7
 800f976:	d197      	bne.n	800f8a8 <_scanf_float+0x60>
 800f978:	2508      	movs	r5, #8
 800f97a:	e029      	b.n	800f9d0 <_scanf_float+0x188>
 800f97c:	2b74      	cmp	r3, #116	; 0x74
 800f97e:	d06f      	beq.n	800fa60 <_scanf_float+0x218>
 800f980:	2b79      	cmp	r3, #121	; 0x79
 800f982:	e7f6      	b.n	800f972 <_scanf_float+0x12a>
 800f984:	6821      	ldr	r1, [r4, #0]
 800f986:	05c8      	lsls	r0, r1, #23
 800f988:	d51a      	bpl.n	800f9c0 <_scanf_float+0x178>
 800f98a:	9b02      	ldr	r3, [sp, #8]
 800f98c:	f021 0180 	bic.w	r1, r1, #128	; 0x80
 800f990:	6021      	str	r1, [r4, #0]
 800f992:	f109 0901 	add.w	r9, r9, #1
 800f996:	b11b      	cbz	r3, 800f9a0 <_scanf_float+0x158>
 800f998:	3b01      	subs	r3, #1
 800f99a:	3201      	adds	r2, #1
 800f99c:	9302      	str	r3, [sp, #8]
 800f99e:	60a2      	str	r2, [r4, #8]
 800f9a0:	68a3      	ldr	r3, [r4, #8]
 800f9a2:	3b01      	subs	r3, #1
 800f9a4:	60a3      	str	r3, [r4, #8]
 800f9a6:	6923      	ldr	r3, [r4, #16]
 800f9a8:	3301      	adds	r3, #1
 800f9aa:	6123      	str	r3, [r4, #16]
 800f9ac:	687b      	ldr	r3, [r7, #4]
 800f9ae:	3b01      	subs	r3, #1
 800f9b0:	2b00      	cmp	r3, #0
 800f9b2:	607b      	str	r3, [r7, #4]
 800f9b4:	f340 8084 	ble.w	800fac0 <_scanf_float+0x278>
 800f9b8:	683b      	ldr	r3, [r7, #0]
 800f9ba:	3301      	adds	r3, #1
 800f9bc:	603b      	str	r3, [r7, #0]
 800f9be:	e766      	b.n	800f88e <_scanf_float+0x46>
 800f9c0:	eb1a 0f05 	cmn.w	sl, r5
 800f9c4:	f47f af70 	bne.w	800f8a8 <_scanf_float+0x60>
 800f9c8:	6822      	ldr	r2, [r4, #0]
 800f9ca:	f422 72c0 	bic.w	r2, r2, #384	; 0x180
 800f9ce:	6022      	str	r2, [r4, #0]
 800f9d0:	f806 3b01 	strb.w	r3, [r6], #1
 800f9d4:	e7e4      	b.n	800f9a0 <_scanf_float+0x158>
 800f9d6:	6822      	ldr	r2, [r4, #0]
 800f9d8:	0610      	lsls	r0, r2, #24
 800f9da:	f57f af65 	bpl.w	800f8a8 <_scanf_float+0x60>
 800f9de:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800f9e2:	e7f4      	b.n	800f9ce <_scanf_float+0x186>
 800f9e4:	f1ba 0f00 	cmp.w	sl, #0
 800f9e8:	d10e      	bne.n	800fa08 <_scanf_float+0x1c0>
 800f9ea:	f1b9 0f00 	cmp.w	r9, #0
 800f9ee:	d10e      	bne.n	800fa0e <_scanf_float+0x1c6>
 800f9f0:	6822      	ldr	r2, [r4, #0]
 800f9f2:	f402 61e0 	and.w	r1, r2, #1792	; 0x700
 800f9f6:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
 800f9fa:	d108      	bne.n	800fa0e <_scanf_float+0x1c6>
 800f9fc:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 800fa00:	6022      	str	r2, [r4, #0]
 800fa02:	f04f 0a01 	mov.w	sl, #1
 800fa06:	e7e3      	b.n	800f9d0 <_scanf_float+0x188>
 800fa08:	f1ba 0f02 	cmp.w	sl, #2
 800fa0c:	d055      	beq.n	800faba <_scanf_float+0x272>
 800fa0e:	2d01      	cmp	r5, #1
 800fa10:	d002      	beq.n	800fa18 <_scanf_float+0x1d0>
 800fa12:	2d04      	cmp	r5, #4
 800fa14:	f47f af48 	bne.w	800f8a8 <_scanf_float+0x60>
 800fa18:	3501      	adds	r5, #1
 800fa1a:	b2ed      	uxtb	r5, r5
 800fa1c:	e7d8      	b.n	800f9d0 <_scanf_float+0x188>
 800fa1e:	f1ba 0f01 	cmp.w	sl, #1
 800fa22:	f47f af41 	bne.w	800f8a8 <_scanf_float+0x60>
 800fa26:	f04f 0a02 	mov.w	sl, #2
 800fa2a:	e7d1      	b.n	800f9d0 <_scanf_float+0x188>
 800fa2c:	b97d      	cbnz	r5, 800fa4e <_scanf_float+0x206>
 800fa2e:	f1b9 0f00 	cmp.w	r9, #0
 800fa32:	f47f af3c 	bne.w	800f8ae <_scanf_float+0x66>
 800fa36:	6822      	ldr	r2, [r4, #0]
 800fa38:	f402 61e0 	and.w	r1, r2, #1792	; 0x700
 800fa3c:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
 800fa40:	f47f af39 	bne.w	800f8b6 <_scanf_float+0x6e>
 800fa44:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 800fa48:	6022      	str	r2, [r4, #0]
 800fa4a:	2501      	movs	r5, #1
 800fa4c:	e7c0      	b.n	800f9d0 <_scanf_float+0x188>
 800fa4e:	2d03      	cmp	r5, #3
 800fa50:	d0e2      	beq.n	800fa18 <_scanf_float+0x1d0>
 800fa52:	2d05      	cmp	r5, #5
 800fa54:	e7de      	b.n	800fa14 <_scanf_float+0x1cc>
 800fa56:	2d02      	cmp	r5, #2
 800fa58:	f47f af26 	bne.w	800f8a8 <_scanf_float+0x60>
 800fa5c:	2503      	movs	r5, #3
 800fa5e:	e7b7      	b.n	800f9d0 <_scanf_float+0x188>
 800fa60:	2d06      	cmp	r5, #6
 800fa62:	f47f af21 	bne.w	800f8a8 <_scanf_float+0x60>
 800fa66:	2507      	movs	r5, #7
 800fa68:	e7b2      	b.n	800f9d0 <_scanf_float+0x188>
 800fa6a:	6822      	ldr	r2, [r4, #0]
 800fa6c:	0591      	lsls	r1, r2, #22
 800fa6e:	f57f af1b 	bpl.w	800f8a8 <_scanf_float+0x60>
 800fa72:	f422 7220 	bic.w	r2, r2, #640	; 0x280
 800fa76:	6022      	str	r2, [r4, #0]
 800fa78:	f8cd 9004 	str.w	r9, [sp, #4]
 800fa7c:	e7a8      	b.n	800f9d0 <_scanf_float+0x188>
 800fa7e:	6822      	ldr	r2, [r4, #0]
 800fa80:	f402 61a0 	and.w	r1, r2, #1280	; 0x500
 800fa84:	f5b1 6f80 	cmp.w	r1, #1024	; 0x400
 800fa88:	d006      	beq.n	800fa98 <_scanf_float+0x250>
 800fa8a:	0550      	lsls	r0, r2, #21
 800fa8c:	f57f af0c 	bpl.w	800f8a8 <_scanf_float+0x60>
 800fa90:	f1b9 0f00 	cmp.w	r9, #0
 800fa94:	f43f af0f 	beq.w	800f8b6 <_scanf_float+0x6e>
 800fa98:	0591      	lsls	r1, r2, #22
 800fa9a:	bf58      	it	pl
 800fa9c:	9901      	ldrpl	r1, [sp, #4]
 800fa9e:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 800faa2:	bf58      	it	pl
 800faa4:	eba9 0101 	subpl.w	r1, r9, r1
 800faa8:	f442 72c0 	orr.w	r2, r2, #384	; 0x180
 800faac:	bf58      	it	pl
 800faae:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 800fab2:	6022      	str	r2, [r4, #0]
 800fab4:	f04f 0900 	mov.w	r9, #0
 800fab8:	e78a      	b.n	800f9d0 <_scanf_float+0x188>
 800faba:	f04f 0a03 	mov.w	sl, #3
 800fabe:	e787      	b.n	800f9d0 <_scanf_float+0x188>
 800fac0:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 800fac4:	4639      	mov	r1, r7
 800fac6:	4640      	mov	r0, r8
 800fac8:	4798      	blx	r3
 800faca:	2800      	cmp	r0, #0
 800facc:	f43f aedf 	beq.w	800f88e <_scanf_float+0x46>
 800fad0:	e6ea      	b.n	800f8a8 <_scanf_float+0x60>
 800fad2:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800fad6:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800fada:	463a      	mov	r2, r7
 800fadc:	4640      	mov	r0, r8
 800fade:	4798      	blx	r3
 800fae0:	6923      	ldr	r3, [r4, #16]
 800fae2:	3b01      	subs	r3, #1
 800fae4:	6123      	str	r3, [r4, #16]
 800fae6:	e6ec      	b.n	800f8c2 <_scanf_float+0x7a>
 800fae8:	1e6b      	subs	r3, r5, #1
 800faea:	2b06      	cmp	r3, #6
 800faec:	d825      	bhi.n	800fb3a <_scanf_float+0x2f2>
 800faee:	2d02      	cmp	r5, #2
 800faf0:	d836      	bhi.n	800fb60 <_scanf_float+0x318>
 800faf2:	455e      	cmp	r6, fp
 800faf4:	f67f aee8 	bls.w	800f8c8 <_scanf_float+0x80>
 800faf8:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800fafc:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800fb00:	463a      	mov	r2, r7
 800fb02:	4640      	mov	r0, r8
 800fb04:	4798      	blx	r3
 800fb06:	6923      	ldr	r3, [r4, #16]
 800fb08:	3b01      	subs	r3, #1
 800fb0a:	6123      	str	r3, [r4, #16]
 800fb0c:	e7f1      	b.n	800faf2 <_scanf_float+0x2aa>
 800fb0e:	9802      	ldr	r0, [sp, #8]
 800fb10:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800fb14:	f810 1d01 	ldrb.w	r1, [r0, #-1]!
 800fb18:	9002      	str	r0, [sp, #8]
 800fb1a:	463a      	mov	r2, r7
 800fb1c:	4640      	mov	r0, r8
 800fb1e:	4798      	blx	r3
 800fb20:	6923      	ldr	r3, [r4, #16]
 800fb22:	3b01      	subs	r3, #1
 800fb24:	6123      	str	r3, [r4, #16]
 800fb26:	f10a 3aff 	add.w	sl, sl, #4294967295
 800fb2a:	fa5f fa8a 	uxtb.w	sl, sl
 800fb2e:	f1ba 0f02 	cmp.w	sl, #2
 800fb32:	d1ec      	bne.n	800fb0e <_scanf_float+0x2c6>
 800fb34:	3d03      	subs	r5, #3
 800fb36:	b2ed      	uxtb	r5, r5
 800fb38:	1b76      	subs	r6, r6, r5
 800fb3a:	6823      	ldr	r3, [r4, #0]
 800fb3c:	05da      	lsls	r2, r3, #23
 800fb3e:	d52f      	bpl.n	800fba0 <_scanf_float+0x358>
 800fb40:	055b      	lsls	r3, r3, #21
 800fb42:	d510      	bpl.n	800fb66 <_scanf_float+0x31e>
 800fb44:	455e      	cmp	r6, fp
 800fb46:	f67f aebf 	bls.w	800f8c8 <_scanf_float+0x80>
 800fb4a:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800fb4e:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800fb52:	463a      	mov	r2, r7
 800fb54:	4640      	mov	r0, r8
 800fb56:	4798      	blx	r3
 800fb58:	6923      	ldr	r3, [r4, #16]
 800fb5a:	3b01      	subs	r3, #1
 800fb5c:	6123      	str	r3, [r4, #16]
 800fb5e:	e7f1      	b.n	800fb44 <_scanf_float+0x2fc>
 800fb60:	46aa      	mov	sl, r5
 800fb62:	9602      	str	r6, [sp, #8]
 800fb64:	e7df      	b.n	800fb26 <_scanf_float+0x2de>
 800fb66:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 800fb6a:	6923      	ldr	r3, [r4, #16]
 800fb6c:	2965      	cmp	r1, #101	; 0x65
 800fb6e:	f103 33ff 	add.w	r3, r3, #4294967295
 800fb72:	f106 35ff 	add.w	r5, r6, #4294967295
 800fb76:	6123      	str	r3, [r4, #16]
 800fb78:	d00c      	beq.n	800fb94 <_scanf_float+0x34c>
 800fb7a:	2945      	cmp	r1, #69	; 0x45
 800fb7c:	d00a      	beq.n	800fb94 <_scanf_float+0x34c>
 800fb7e:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800fb82:	463a      	mov	r2, r7
 800fb84:	4640      	mov	r0, r8
 800fb86:	4798      	blx	r3
 800fb88:	6923      	ldr	r3, [r4, #16]
 800fb8a:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 800fb8e:	3b01      	subs	r3, #1
 800fb90:	1eb5      	subs	r5, r6, #2
 800fb92:	6123      	str	r3, [r4, #16]
 800fb94:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800fb98:	463a      	mov	r2, r7
 800fb9a:	4640      	mov	r0, r8
 800fb9c:	4798      	blx	r3
 800fb9e:	462e      	mov	r6, r5
 800fba0:	6825      	ldr	r5, [r4, #0]
 800fba2:	f015 0510 	ands.w	r5, r5, #16
 800fba6:	d159      	bne.n	800fc5c <_scanf_float+0x414>
 800fba8:	7035      	strb	r5, [r6, #0]
 800fbaa:	6823      	ldr	r3, [r4, #0]
 800fbac:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 800fbb0:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800fbb4:	d11b      	bne.n	800fbee <_scanf_float+0x3a6>
 800fbb6:	9b01      	ldr	r3, [sp, #4]
 800fbb8:	454b      	cmp	r3, r9
 800fbba:	eba3 0209 	sub.w	r2, r3, r9
 800fbbe:	d123      	bne.n	800fc08 <_scanf_float+0x3c0>
 800fbc0:	2200      	movs	r2, #0
 800fbc2:	4659      	mov	r1, fp
 800fbc4:	4640      	mov	r0, r8
 800fbc6:	f000 fe99 	bl	80108fc <_strtod_r>
 800fbca:	6822      	ldr	r2, [r4, #0]
 800fbcc:	9b03      	ldr	r3, [sp, #12]
 800fbce:	f012 0f02 	tst.w	r2, #2
 800fbd2:	ec57 6b10 	vmov	r6, r7, d0
 800fbd6:	681b      	ldr	r3, [r3, #0]
 800fbd8:	d021      	beq.n	800fc1e <_scanf_float+0x3d6>
 800fbda:	9903      	ldr	r1, [sp, #12]
 800fbdc:	1d1a      	adds	r2, r3, #4
 800fbde:	600a      	str	r2, [r1, #0]
 800fbe0:	681b      	ldr	r3, [r3, #0]
 800fbe2:	e9c3 6700 	strd	r6, r7, [r3]
 800fbe6:	68e3      	ldr	r3, [r4, #12]
 800fbe8:	3301      	adds	r3, #1
 800fbea:	60e3      	str	r3, [r4, #12]
 800fbec:	e66d      	b.n	800f8ca <_scanf_float+0x82>
 800fbee:	9b04      	ldr	r3, [sp, #16]
 800fbf0:	2b00      	cmp	r3, #0
 800fbf2:	d0e5      	beq.n	800fbc0 <_scanf_float+0x378>
 800fbf4:	9905      	ldr	r1, [sp, #20]
 800fbf6:	230a      	movs	r3, #10
 800fbf8:	462a      	mov	r2, r5
 800fbfa:	3101      	adds	r1, #1
 800fbfc:	4640      	mov	r0, r8
 800fbfe:	f000 ff05 	bl	8010a0c <_strtol_r>
 800fc02:	9b04      	ldr	r3, [sp, #16]
 800fc04:	9e05      	ldr	r6, [sp, #20]
 800fc06:	1ac2      	subs	r2, r0, r3
 800fc08:	f204 136f 	addw	r3, r4, #367	; 0x16f
 800fc0c:	429e      	cmp	r6, r3
 800fc0e:	bf28      	it	cs
 800fc10:	f504 76b7 	addcs.w	r6, r4, #366	; 0x16e
 800fc14:	4912      	ldr	r1, [pc, #72]	; (800fc60 <_scanf_float+0x418>)
 800fc16:	4630      	mov	r0, r6
 800fc18:	f000 f82c 	bl	800fc74 <siprintf>
 800fc1c:	e7d0      	b.n	800fbc0 <_scanf_float+0x378>
 800fc1e:	9903      	ldr	r1, [sp, #12]
 800fc20:	f012 0f04 	tst.w	r2, #4
 800fc24:	f103 0204 	add.w	r2, r3, #4
 800fc28:	600a      	str	r2, [r1, #0]
 800fc2a:	d1d9      	bne.n	800fbe0 <_scanf_float+0x398>
 800fc2c:	f8d3 8000 	ldr.w	r8, [r3]
 800fc30:	ee10 2a10 	vmov	r2, s0
 800fc34:	ee10 0a10 	vmov	r0, s0
 800fc38:	463b      	mov	r3, r7
 800fc3a:	4639      	mov	r1, r7
 800fc3c:	f7f0 ff76 	bl	8000b2c <__aeabi_dcmpun>
 800fc40:	b128      	cbz	r0, 800fc4e <_scanf_float+0x406>
 800fc42:	4808      	ldr	r0, [pc, #32]	; (800fc64 <_scanf_float+0x41c>)
 800fc44:	f000 f810 	bl	800fc68 <nanf>
 800fc48:	ed88 0a00 	vstr	s0, [r8]
 800fc4c:	e7cb      	b.n	800fbe6 <_scanf_float+0x39e>
 800fc4e:	4630      	mov	r0, r6
 800fc50:	4639      	mov	r1, r7
 800fc52:	f7f0 ffc9 	bl	8000be8 <__aeabi_d2f>
 800fc56:	f8c8 0000 	str.w	r0, [r8]
 800fc5a:	e7c4      	b.n	800fbe6 <_scanf_float+0x39e>
 800fc5c:	2500      	movs	r5, #0
 800fc5e:	e634      	b.n	800f8ca <_scanf_float+0x82>
 800fc60:	080175a0 	.word	0x080175a0
 800fc64:	080179a8 	.word	0x080179a8

0800fc68 <nanf>:
 800fc68:	ed9f 0a01 	vldr	s0, [pc, #4]	; 800fc70 <nanf+0x8>
 800fc6c:	4770      	bx	lr
 800fc6e:	bf00      	nop
 800fc70:	7fc00000 	.word	0x7fc00000

0800fc74 <siprintf>:
 800fc74:	b40e      	push	{r1, r2, r3}
 800fc76:	b500      	push	{lr}
 800fc78:	b09c      	sub	sp, #112	; 0x70
 800fc7a:	ab1d      	add	r3, sp, #116	; 0x74
 800fc7c:	9002      	str	r0, [sp, #8]
 800fc7e:	9006      	str	r0, [sp, #24]
 800fc80:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 800fc84:	4809      	ldr	r0, [pc, #36]	; (800fcac <siprintf+0x38>)
 800fc86:	9107      	str	r1, [sp, #28]
 800fc88:	9104      	str	r1, [sp, #16]
 800fc8a:	4909      	ldr	r1, [pc, #36]	; (800fcb0 <siprintf+0x3c>)
 800fc8c:	f853 2b04 	ldr.w	r2, [r3], #4
 800fc90:	9105      	str	r1, [sp, #20]
 800fc92:	6800      	ldr	r0, [r0, #0]
 800fc94:	9301      	str	r3, [sp, #4]
 800fc96:	a902      	add	r1, sp, #8
 800fc98:	f002 fee4 	bl	8012a64 <_svfiprintf_r>
 800fc9c:	9b02      	ldr	r3, [sp, #8]
 800fc9e:	2200      	movs	r2, #0
 800fca0:	701a      	strb	r2, [r3, #0]
 800fca2:	b01c      	add	sp, #112	; 0x70
 800fca4:	f85d eb04 	ldr.w	lr, [sp], #4
 800fca8:	b003      	add	sp, #12
 800fcaa:	4770      	bx	lr
 800fcac:	200001fc 	.word	0x200001fc
 800fcb0:	ffff0208 	.word	0xffff0208

0800fcb4 <sulp>:
 800fcb4:	b570      	push	{r4, r5, r6, lr}
 800fcb6:	4604      	mov	r4, r0
 800fcb8:	460d      	mov	r5, r1
 800fcba:	ec45 4b10 	vmov	d0, r4, r5
 800fcbe:	4616      	mov	r6, r2
 800fcc0:	f002 fc2e 	bl	8012520 <__ulp>
 800fcc4:	ec51 0b10 	vmov	r0, r1, d0
 800fcc8:	b17e      	cbz	r6, 800fcea <sulp+0x36>
 800fcca:	f3c5 530a 	ubfx	r3, r5, #20, #11
 800fcce:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 800fcd2:	2b00      	cmp	r3, #0
 800fcd4:	dd09      	ble.n	800fcea <sulp+0x36>
 800fcd6:	051b      	lsls	r3, r3, #20
 800fcd8:	f103 557f 	add.w	r5, r3, #1069547520	; 0x3fc00000
 800fcdc:	2400      	movs	r4, #0
 800fcde:	f505 1540 	add.w	r5, r5, #3145728	; 0x300000
 800fce2:	4622      	mov	r2, r4
 800fce4:	462b      	mov	r3, r5
 800fce6:	f7f0 fc87 	bl	80005f8 <__aeabi_dmul>
 800fcea:	bd70      	pop	{r4, r5, r6, pc}
 800fcec:	0000      	movs	r0, r0
	...

0800fcf0 <_strtod_l>:
 800fcf0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800fcf4:	ed2d 8b02 	vpush	{d8}
 800fcf8:	b09d      	sub	sp, #116	; 0x74
 800fcfa:	461f      	mov	r7, r3
 800fcfc:	2300      	movs	r3, #0
 800fcfe:	9318      	str	r3, [sp, #96]	; 0x60
 800fd00:	4ba2      	ldr	r3, [pc, #648]	; (800ff8c <_strtod_l+0x29c>)
 800fd02:	9213      	str	r2, [sp, #76]	; 0x4c
 800fd04:	681b      	ldr	r3, [r3, #0]
 800fd06:	9305      	str	r3, [sp, #20]
 800fd08:	4604      	mov	r4, r0
 800fd0a:	4618      	mov	r0, r3
 800fd0c:	4688      	mov	r8, r1
 800fd0e:	f7f0 fa5f 	bl	80001d0 <strlen>
 800fd12:	f04f 0a00 	mov.w	sl, #0
 800fd16:	4605      	mov	r5, r0
 800fd18:	f04f 0b00 	mov.w	fp, #0
 800fd1c:	f8cd 805c 	str.w	r8, [sp, #92]	; 0x5c
 800fd20:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800fd22:	781a      	ldrb	r2, [r3, #0]
 800fd24:	2a2b      	cmp	r2, #43	; 0x2b
 800fd26:	d04e      	beq.n	800fdc6 <_strtod_l+0xd6>
 800fd28:	d83b      	bhi.n	800fda2 <_strtod_l+0xb2>
 800fd2a:	2a0d      	cmp	r2, #13
 800fd2c:	d834      	bhi.n	800fd98 <_strtod_l+0xa8>
 800fd2e:	2a08      	cmp	r2, #8
 800fd30:	d834      	bhi.n	800fd9c <_strtod_l+0xac>
 800fd32:	2a00      	cmp	r2, #0
 800fd34:	d03e      	beq.n	800fdb4 <_strtod_l+0xc4>
 800fd36:	2300      	movs	r3, #0
 800fd38:	930a      	str	r3, [sp, #40]	; 0x28
 800fd3a:	9e17      	ldr	r6, [sp, #92]	; 0x5c
 800fd3c:	7833      	ldrb	r3, [r6, #0]
 800fd3e:	2b30      	cmp	r3, #48	; 0x30
 800fd40:	f040 80b0 	bne.w	800fea4 <_strtod_l+0x1b4>
 800fd44:	7873      	ldrb	r3, [r6, #1]
 800fd46:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 800fd4a:	2b58      	cmp	r3, #88	; 0x58
 800fd4c:	d168      	bne.n	800fe20 <_strtod_l+0x130>
 800fd4e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800fd50:	9301      	str	r3, [sp, #4]
 800fd52:	ab18      	add	r3, sp, #96	; 0x60
 800fd54:	9702      	str	r7, [sp, #8]
 800fd56:	9300      	str	r3, [sp, #0]
 800fd58:	4a8d      	ldr	r2, [pc, #564]	; (800ff90 <_strtod_l+0x2a0>)
 800fd5a:	ab19      	add	r3, sp, #100	; 0x64
 800fd5c:	a917      	add	r1, sp, #92	; 0x5c
 800fd5e:	4620      	mov	r0, r4
 800fd60:	f001 fd38 	bl	80117d4 <__gethex>
 800fd64:	f010 0707 	ands.w	r7, r0, #7
 800fd68:	4605      	mov	r5, r0
 800fd6a:	d005      	beq.n	800fd78 <_strtod_l+0x88>
 800fd6c:	2f06      	cmp	r7, #6
 800fd6e:	d12c      	bne.n	800fdca <_strtod_l+0xda>
 800fd70:	3601      	adds	r6, #1
 800fd72:	2300      	movs	r3, #0
 800fd74:	9617      	str	r6, [sp, #92]	; 0x5c
 800fd76:	930a      	str	r3, [sp, #40]	; 0x28
 800fd78:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800fd7a:	2b00      	cmp	r3, #0
 800fd7c:	f040 8590 	bne.w	80108a0 <_strtod_l+0xbb0>
 800fd80:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800fd82:	b1eb      	cbz	r3, 800fdc0 <_strtod_l+0xd0>
 800fd84:	4652      	mov	r2, sl
 800fd86:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 800fd8a:	ec43 2b10 	vmov	d0, r2, r3
 800fd8e:	b01d      	add	sp, #116	; 0x74
 800fd90:	ecbd 8b02 	vpop	{d8}
 800fd94:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800fd98:	2a20      	cmp	r2, #32
 800fd9a:	d1cc      	bne.n	800fd36 <_strtod_l+0x46>
 800fd9c:	3301      	adds	r3, #1
 800fd9e:	9317      	str	r3, [sp, #92]	; 0x5c
 800fda0:	e7be      	b.n	800fd20 <_strtod_l+0x30>
 800fda2:	2a2d      	cmp	r2, #45	; 0x2d
 800fda4:	d1c7      	bne.n	800fd36 <_strtod_l+0x46>
 800fda6:	2201      	movs	r2, #1
 800fda8:	920a      	str	r2, [sp, #40]	; 0x28
 800fdaa:	1c5a      	adds	r2, r3, #1
 800fdac:	9217      	str	r2, [sp, #92]	; 0x5c
 800fdae:	785b      	ldrb	r3, [r3, #1]
 800fdb0:	2b00      	cmp	r3, #0
 800fdb2:	d1c2      	bne.n	800fd3a <_strtod_l+0x4a>
 800fdb4:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800fdb6:	f8cd 805c 	str.w	r8, [sp, #92]	; 0x5c
 800fdba:	2b00      	cmp	r3, #0
 800fdbc:	f040 856e 	bne.w	801089c <_strtod_l+0xbac>
 800fdc0:	4652      	mov	r2, sl
 800fdc2:	465b      	mov	r3, fp
 800fdc4:	e7e1      	b.n	800fd8a <_strtod_l+0x9a>
 800fdc6:	2200      	movs	r2, #0
 800fdc8:	e7ee      	b.n	800fda8 <_strtod_l+0xb8>
 800fdca:	9a18      	ldr	r2, [sp, #96]	; 0x60
 800fdcc:	b13a      	cbz	r2, 800fdde <_strtod_l+0xee>
 800fdce:	2135      	movs	r1, #53	; 0x35
 800fdd0:	a81a      	add	r0, sp, #104	; 0x68
 800fdd2:	f002 fcb0 	bl	8012736 <__copybits>
 800fdd6:	9918      	ldr	r1, [sp, #96]	; 0x60
 800fdd8:	4620      	mov	r0, r4
 800fdda:	f002 f86f 	bl	8011ebc <_Bfree>
 800fdde:	3f01      	subs	r7, #1
 800fde0:	2f04      	cmp	r7, #4
 800fde2:	d806      	bhi.n	800fdf2 <_strtod_l+0x102>
 800fde4:	e8df f007 	tbb	[pc, r7]
 800fde8:	1714030a 	.word	0x1714030a
 800fdec:	0a          	.byte	0x0a
 800fded:	00          	.byte	0x00
 800fdee:	e9dd ab1a 	ldrd	sl, fp, [sp, #104]	; 0x68
 800fdf2:	0728      	lsls	r0, r5, #28
 800fdf4:	d5c0      	bpl.n	800fd78 <_strtod_l+0x88>
 800fdf6:	f04b 4b00 	orr.w	fp, fp, #2147483648	; 0x80000000
 800fdfa:	e7bd      	b.n	800fd78 <_strtod_l+0x88>
 800fdfc:	e9dd a31a 	ldrd	sl, r3, [sp, #104]	; 0x68
 800fe00:	9a19      	ldr	r2, [sp, #100]	; 0x64
 800fe02:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 800fe06:	f202 4233 	addw	r2, r2, #1075	; 0x433
 800fe0a:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 800fe0e:	e7f0      	b.n	800fdf2 <_strtod_l+0x102>
 800fe10:	f8df b180 	ldr.w	fp, [pc, #384]	; 800ff94 <_strtod_l+0x2a4>
 800fe14:	e7ed      	b.n	800fdf2 <_strtod_l+0x102>
 800fe16:	f06f 4b00 	mvn.w	fp, #2147483648	; 0x80000000
 800fe1a:	f04f 3aff 	mov.w	sl, #4294967295
 800fe1e:	e7e8      	b.n	800fdf2 <_strtod_l+0x102>
 800fe20:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800fe22:	1c5a      	adds	r2, r3, #1
 800fe24:	9217      	str	r2, [sp, #92]	; 0x5c
 800fe26:	785b      	ldrb	r3, [r3, #1]
 800fe28:	2b30      	cmp	r3, #48	; 0x30
 800fe2a:	d0f9      	beq.n	800fe20 <_strtod_l+0x130>
 800fe2c:	2b00      	cmp	r3, #0
 800fe2e:	d0a3      	beq.n	800fd78 <_strtod_l+0x88>
 800fe30:	2301      	movs	r3, #1
 800fe32:	f04f 0900 	mov.w	r9, #0
 800fe36:	9304      	str	r3, [sp, #16]
 800fe38:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800fe3a:	9308      	str	r3, [sp, #32]
 800fe3c:	f8cd 901c 	str.w	r9, [sp, #28]
 800fe40:	464f      	mov	r7, r9
 800fe42:	220a      	movs	r2, #10
 800fe44:	9817      	ldr	r0, [sp, #92]	; 0x5c
 800fe46:	7806      	ldrb	r6, [r0, #0]
 800fe48:	f1a6 0330 	sub.w	r3, r6, #48	; 0x30
 800fe4c:	b2d9      	uxtb	r1, r3
 800fe4e:	2909      	cmp	r1, #9
 800fe50:	d92a      	bls.n	800fea8 <_strtod_l+0x1b8>
 800fe52:	9905      	ldr	r1, [sp, #20]
 800fe54:	462a      	mov	r2, r5
 800fe56:	f002 ff1f 	bl	8012c98 <strncmp>
 800fe5a:	b398      	cbz	r0, 800fec4 <_strtod_l+0x1d4>
 800fe5c:	2000      	movs	r0, #0
 800fe5e:	4632      	mov	r2, r6
 800fe60:	463d      	mov	r5, r7
 800fe62:	9005      	str	r0, [sp, #20]
 800fe64:	4603      	mov	r3, r0
 800fe66:	2a65      	cmp	r2, #101	; 0x65
 800fe68:	d001      	beq.n	800fe6e <_strtod_l+0x17e>
 800fe6a:	2a45      	cmp	r2, #69	; 0x45
 800fe6c:	d118      	bne.n	800fea0 <_strtod_l+0x1b0>
 800fe6e:	b91d      	cbnz	r5, 800fe78 <_strtod_l+0x188>
 800fe70:	9a04      	ldr	r2, [sp, #16]
 800fe72:	4302      	orrs	r2, r0
 800fe74:	d09e      	beq.n	800fdb4 <_strtod_l+0xc4>
 800fe76:	2500      	movs	r5, #0
 800fe78:	f8dd 805c 	ldr.w	r8, [sp, #92]	; 0x5c
 800fe7c:	f108 0201 	add.w	r2, r8, #1
 800fe80:	9217      	str	r2, [sp, #92]	; 0x5c
 800fe82:	f898 2001 	ldrb.w	r2, [r8, #1]
 800fe86:	2a2b      	cmp	r2, #43	; 0x2b
 800fe88:	d075      	beq.n	800ff76 <_strtod_l+0x286>
 800fe8a:	2a2d      	cmp	r2, #45	; 0x2d
 800fe8c:	d07b      	beq.n	800ff86 <_strtod_l+0x296>
 800fe8e:	f04f 0c00 	mov.w	ip, #0
 800fe92:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
 800fe96:	2909      	cmp	r1, #9
 800fe98:	f240 8082 	bls.w	800ffa0 <_strtod_l+0x2b0>
 800fe9c:	f8cd 805c 	str.w	r8, [sp, #92]	; 0x5c
 800fea0:	2600      	movs	r6, #0
 800fea2:	e09d      	b.n	800ffe0 <_strtod_l+0x2f0>
 800fea4:	2300      	movs	r3, #0
 800fea6:	e7c4      	b.n	800fe32 <_strtod_l+0x142>
 800fea8:	2f08      	cmp	r7, #8
 800feaa:	bfd8      	it	le
 800feac:	9907      	ldrle	r1, [sp, #28]
 800feae:	f100 0001 	add.w	r0, r0, #1
 800feb2:	bfda      	itte	le
 800feb4:	fb02 3301 	mlale	r3, r2, r1, r3
 800feb8:	9307      	strle	r3, [sp, #28]
 800feba:	fb02 3909 	mlagt	r9, r2, r9, r3
 800febe:	3701      	adds	r7, #1
 800fec0:	9017      	str	r0, [sp, #92]	; 0x5c
 800fec2:	e7bf      	b.n	800fe44 <_strtod_l+0x154>
 800fec4:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800fec6:	195a      	adds	r2, r3, r5
 800fec8:	9217      	str	r2, [sp, #92]	; 0x5c
 800feca:	5d5a      	ldrb	r2, [r3, r5]
 800fecc:	2f00      	cmp	r7, #0
 800fece:	d037      	beq.n	800ff40 <_strtod_l+0x250>
 800fed0:	9005      	str	r0, [sp, #20]
 800fed2:	463d      	mov	r5, r7
 800fed4:	f1a2 0330 	sub.w	r3, r2, #48	; 0x30
 800fed8:	2b09      	cmp	r3, #9
 800feda:	d912      	bls.n	800ff02 <_strtod_l+0x212>
 800fedc:	2301      	movs	r3, #1
 800fede:	e7c2      	b.n	800fe66 <_strtod_l+0x176>
 800fee0:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800fee2:	1c5a      	adds	r2, r3, #1
 800fee4:	9217      	str	r2, [sp, #92]	; 0x5c
 800fee6:	785a      	ldrb	r2, [r3, #1]
 800fee8:	3001      	adds	r0, #1
 800feea:	2a30      	cmp	r2, #48	; 0x30
 800feec:	d0f8      	beq.n	800fee0 <_strtod_l+0x1f0>
 800feee:	f1a2 0331 	sub.w	r3, r2, #49	; 0x31
 800fef2:	2b08      	cmp	r3, #8
 800fef4:	f200 84d9 	bhi.w	80108aa <_strtod_l+0xbba>
 800fef8:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800fefa:	9005      	str	r0, [sp, #20]
 800fefc:	2000      	movs	r0, #0
 800fefe:	9308      	str	r3, [sp, #32]
 800ff00:	4605      	mov	r5, r0
 800ff02:	3a30      	subs	r2, #48	; 0x30
 800ff04:	f100 0301 	add.w	r3, r0, #1
 800ff08:	d014      	beq.n	800ff34 <_strtod_l+0x244>
 800ff0a:	9905      	ldr	r1, [sp, #20]
 800ff0c:	4419      	add	r1, r3
 800ff0e:	9105      	str	r1, [sp, #20]
 800ff10:	462b      	mov	r3, r5
 800ff12:	eb00 0e05 	add.w	lr, r0, r5
 800ff16:	210a      	movs	r1, #10
 800ff18:	4573      	cmp	r3, lr
 800ff1a:	d113      	bne.n	800ff44 <_strtod_l+0x254>
 800ff1c:	182b      	adds	r3, r5, r0
 800ff1e:	2b08      	cmp	r3, #8
 800ff20:	f105 0501 	add.w	r5, r5, #1
 800ff24:	4405      	add	r5, r0
 800ff26:	dc1c      	bgt.n	800ff62 <_strtod_l+0x272>
 800ff28:	9907      	ldr	r1, [sp, #28]
 800ff2a:	230a      	movs	r3, #10
 800ff2c:	fb03 2301 	mla	r3, r3, r1, r2
 800ff30:	9307      	str	r3, [sp, #28]
 800ff32:	2300      	movs	r3, #0
 800ff34:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 800ff36:	1c51      	adds	r1, r2, #1
 800ff38:	9117      	str	r1, [sp, #92]	; 0x5c
 800ff3a:	7852      	ldrb	r2, [r2, #1]
 800ff3c:	4618      	mov	r0, r3
 800ff3e:	e7c9      	b.n	800fed4 <_strtod_l+0x1e4>
 800ff40:	4638      	mov	r0, r7
 800ff42:	e7d2      	b.n	800feea <_strtod_l+0x1fa>
 800ff44:	2b08      	cmp	r3, #8
 800ff46:	dc04      	bgt.n	800ff52 <_strtod_l+0x262>
 800ff48:	9e07      	ldr	r6, [sp, #28]
 800ff4a:	434e      	muls	r6, r1
 800ff4c:	9607      	str	r6, [sp, #28]
 800ff4e:	3301      	adds	r3, #1
 800ff50:	e7e2      	b.n	800ff18 <_strtod_l+0x228>
 800ff52:	f103 0c01 	add.w	ip, r3, #1
 800ff56:	f1bc 0f10 	cmp.w	ip, #16
 800ff5a:	bfd8      	it	le
 800ff5c:	fb01 f909 	mulle.w	r9, r1, r9
 800ff60:	e7f5      	b.n	800ff4e <_strtod_l+0x25e>
 800ff62:	2d10      	cmp	r5, #16
 800ff64:	bfdc      	itt	le
 800ff66:	230a      	movle	r3, #10
 800ff68:	fb03 2909 	mlale	r9, r3, r9, r2
 800ff6c:	e7e1      	b.n	800ff32 <_strtod_l+0x242>
 800ff6e:	2300      	movs	r3, #0
 800ff70:	9305      	str	r3, [sp, #20]
 800ff72:	2301      	movs	r3, #1
 800ff74:	e77c      	b.n	800fe70 <_strtod_l+0x180>
 800ff76:	f04f 0c00 	mov.w	ip, #0
 800ff7a:	f108 0202 	add.w	r2, r8, #2
 800ff7e:	9217      	str	r2, [sp, #92]	; 0x5c
 800ff80:	f898 2002 	ldrb.w	r2, [r8, #2]
 800ff84:	e785      	b.n	800fe92 <_strtod_l+0x1a2>
 800ff86:	f04f 0c01 	mov.w	ip, #1
 800ff8a:	e7f6      	b.n	800ff7a <_strtod_l+0x28a>
 800ff8c:	080177f0 	.word	0x080177f0
 800ff90:	080175a8 	.word	0x080175a8
 800ff94:	7ff00000 	.word	0x7ff00000
 800ff98:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 800ff9a:	1c51      	adds	r1, r2, #1
 800ff9c:	9117      	str	r1, [sp, #92]	; 0x5c
 800ff9e:	7852      	ldrb	r2, [r2, #1]
 800ffa0:	2a30      	cmp	r2, #48	; 0x30
 800ffa2:	d0f9      	beq.n	800ff98 <_strtod_l+0x2a8>
 800ffa4:	f1a2 0131 	sub.w	r1, r2, #49	; 0x31
 800ffa8:	2908      	cmp	r1, #8
 800ffaa:	f63f af79 	bhi.w	800fea0 <_strtod_l+0x1b0>
 800ffae:	f1a2 0e30 	sub.w	lr, r2, #48	; 0x30
 800ffb2:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 800ffb4:	9206      	str	r2, [sp, #24]
 800ffb6:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 800ffb8:	1c51      	adds	r1, r2, #1
 800ffba:	9117      	str	r1, [sp, #92]	; 0x5c
 800ffbc:	7852      	ldrb	r2, [r2, #1]
 800ffbe:	f1a2 0630 	sub.w	r6, r2, #48	; 0x30
 800ffc2:	2e09      	cmp	r6, #9
 800ffc4:	d937      	bls.n	8010036 <_strtod_l+0x346>
 800ffc6:	9e06      	ldr	r6, [sp, #24]
 800ffc8:	1b89      	subs	r1, r1, r6
 800ffca:	2908      	cmp	r1, #8
 800ffcc:	f644 661f 	movw	r6, #19999	; 0x4e1f
 800ffd0:	dc02      	bgt.n	800ffd8 <_strtod_l+0x2e8>
 800ffd2:	4576      	cmp	r6, lr
 800ffd4:	bfa8      	it	ge
 800ffd6:	4676      	movge	r6, lr
 800ffd8:	f1bc 0f00 	cmp.w	ip, #0
 800ffdc:	d000      	beq.n	800ffe0 <_strtod_l+0x2f0>
 800ffde:	4276      	negs	r6, r6
 800ffe0:	2d00      	cmp	r5, #0
 800ffe2:	d14d      	bne.n	8010080 <_strtod_l+0x390>
 800ffe4:	9904      	ldr	r1, [sp, #16]
 800ffe6:	4301      	orrs	r1, r0
 800ffe8:	f47f aec6 	bne.w	800fd78 <_strtod_l+0x88>
 800ffec:	2b00      	cmp	r3, #0
 800ffee:	f47f aee1 	bne.w	800fdb4 <_strtod_l+0xc4>
 800fff2:	2a69      	cmp	r2, #105	; 0x69
 800fff4:	d027      	beq.n	8010046 <_strtod_l+0x356>
 800fff6:	dc24      	bgt.n	8010042 <_strtod_l+0x352>
 800fff8:	2a49      	cmp	r2, #73	; 0x49
 800fffa:	d024      	beq.n	8010046 <_strtod_l+0x356>
 800fffc:	2a4e      	cmp	r2, #78	; 0x4e
 800fffe:	f47f aed9 	bne.w	800fdb4 <_strtod_l+0xc4>
 8010002:	499f      	ldr	r1, [pc, #636]	; (8010280 <_strtod_l+0x590>)
 8010004:	a817      	add	r0, sp, #92	; 0x5c
 8010006:	f001 fe3d 	bl	8011c84 <__match>
 801000a:	2800      	cmp	r0, #0
 801000c:	f43f aed2 	beq.w	800fdb4 <_strtod_l+0xc4>
 8010010:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8010012:	781b      	ldrb	r3, [r3, #0]
 8010014:	2b28      	cmp	r3, #40	; 0x28
 8010016:	d12d      	bne.n	8010074 <_strtod_l+0x384>
 8010018:	499a      	ldr	r1, [pc, #616]	; (8010284 <_strtod_l+0x594>)
 801001a:	aa1a      	add	r2, sp, #104	; 0x68
 801001c:	a817      	add	r0, sp, #92	; 0x5c
 801001e:	f001 fe45 	bl	8011cac <__hexnan>
 8010022:	2805      	cmp	r0, #5
 8010024:	d126      	bne.n	8010074 <_strtod_l+0x384>
 8010026:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8010028:	f8dd a068 	ldr.w	sl, [sp, #104]	; 0x68
 801002c:	f043 4bff 	orr.w	fp, r3, #2139095040	; 0x7f800000
 8010030:	f44b 0be0 	orr.w	fp, fp, #7340032	; 0x700000
 8010034:	e6a0      	b.n	800fd78 <_strtod_l+0x88>
 8010036:	210a      	movs	r1, #10
 8010038:	fb01 2e0e 	mla	lr, r1, lr, r2
 801003c:	f1ae 0e30 	sub.w	lr, lr, #48	; 0x30
 8010040:	e7b9      	b.n	800ffb6 <_strtod_l+0x2c6>
 8010042:	2a6e      	cmp	r2, #110	; 0x6e
 8010044:	e7db      	b.n	800fffe <_strtod_l+0x30e>
 8010046:	4990      	ldr	r1, [pc, #576]	; (8010288 <_strtod_l+0x598>)
 8010048:	a817      	add	r0, sp, #92	; 0x5c
 801004a:	f001 fe1b 	bl	8011c84 <__match>
 801004e:	2800      	cmp	r0, #0
 8010050:	f43f aeb0 	beq.w	800fdb4 <_strtod_l+0xc4>
 8010054:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8010056:	498d      	ldr	r1, [pc, #564]	; (801028c <_strtod_l+0x59c>)
 8010058:	3b01      	subs	r3, #1
 801005a:	a817      	add	r0, sp, #92	; 0x5c
 801005c:	9317      	str	r3, [sp, #92]	; 0x5c
 801005e:	f001 fe11 	bl	8011c84 <__match>
 8010062:	b910      	cbnz	r0, 801006a <_strtod_l+0x37a>
 8010064:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8010066:	3301      	adds	r3, #1
 8010068:	9317      	str	r3, [sp, #92]	; 0x5c
 801006a:	f8df b230 	ldr.w	fp, [pc, #560]	; 801029c <_strtod_l+0x5ac>
 801006e:	f04f 0a00 	mov.w	sl, #0
 8010072:	e681      	b.n	800fd78 <_strtod_l+0x88>
 8010074:	4886      	ldr	r0, [pc, #536]	; (8010290 <_strtod_l+0x5a0>)
 8010076:	f002 fdf7 	bl	8012c68 <nan>
 801007a:	ec5b ab10 	vmov	sl, fp, d0
 801007e:	e67b      	b.n	800fd78 <_strtod_l+0x88>
 8010080:	9b05      	ldr	r3, [sp, #20]
 8010082:	9807      	ldr	r0, [sp, #28]
 8010084:	1af3      	subs	r3, r6, r3
 8010086:	2f00      	cmp	r7, #0
 8010088:	bf08      	it	eq
 801008a:	462f      	moveq	r7, r5
 801008c:	2d10      	cmp	r5, #16
 801008e:	9306      	str	r3, [sp, #24]
 8010090:	46a8      	mov	r8, r5
 8010092:	bfa8      	it	ge
 8010094:	f04f 0810 	movge.w	r8, #16
 8010098:	f7f0 fa34 	bl	8000504 <__aeabi_ui2d>
 801009c:	2d09      	cmp	r5, #9
 801009e:	4682      	mov	sl, r0
 80100a0:	468b      	mov	fp, r1
 80100a2:	dd13      	ble.n	80100cc <_strtod_l+0x3dc>
 80100a4:	4b7b      	ldr	r3, [pc, #492]	; (8010294 <_strtod_l+0x5a4>)
 80100a6:	eb03 03c8 	add.w	r3, r3, r8, lsl #3
 80100aa:	e953 2312 	ldrd	r2, r3, [r3, #-72]	; 0x48
 80100ae:	f7f0 faa3 	bl	80005f8 <__aeabi_dmul>
 80100b2:	4682      	mov	sl, r0
 80100b4:	4648      	mov	r0, r9
 80100b6:	468b      	mov	fp, r1
 80100b8:	f7f0 fa24 	bl	8000504 <__aeabi_ui2d>
 80100bc:	4602      	mov	r2, r0
 80100be:	460b      	mov	r3, r1
 80100c0:	4650      	mov	r0, sl
 80100c2:	4659      	mov	r1, fp
 80100c4:	f7f0 f8e2 	bl	800028c <__adddf3>
 80100c8:	4682      	mov	sl, r0
 80100ca:	468b      	mov	fp, r1
 80100cc:	2d0f      	cmp	r5, #15
 80100ce:	dc38      	bgt.n	8010142 <_strtod_l+0x452>
 80100d0:	9b06      	ldr	r3, [sp, #24]
 80100d2:	2b00      	cmp	r3, #0
 80100d4:	f43f ae50 	beq.w	800fd78 <_strtod_l+0x88>
 80100d8:	dd24      	ble.n	8010124 <_strtod_l+0x434>
 80100da:	2b16      	cmp	r3, #22
 80100dc:	dc0b      	bgt.n	80100f6 <_strtod_l+0x406>
 80100de:	496d      	ldr	r1, [pc, #436]	; (8010294 <_strtod_l+0x5a4>)
 80100e0:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 80100e4:	e9d1 0100 	ldrd	r0, r1, [r1]
 80100e8:	4652      	mov	r2, sl
 80100ea:	465b      	mov	r3, fp
 80100ec:	f7f0 fa84 	bl	80005f8 <__aeabi_dmul>
 80100f0:	4682      	mov	sl, r0
 80100f2:	468b      	mov	fp, r1
 80100f4:	e640      	b.n	800fd78 <_strtod_l+0x88>
 80100f6:	9a06      	ldr	r2, [sp, #24]
 80100f8:	f1c5 0325 	rsb	r3, r5, #37	; 0x25
 80100fc:	4293      	cmp	r3, r2
 80100fe:	db20      	blt.n	8010142 <_strtod_l+0x452>
 8010100:	4c64      	ldr	r4, [pc, #400]	; (8010294 <_strtod_l+0x5a4>)
 8010102:	f1c5 050f 	rsb	r5, r5, #15
 8010106:	eb04 01c5 	add.w	r1, r4, r5, lsl #3
 801010a:	4652      	mov	r2, sl
 801010c:	465b      	mov	r3, fp
 801010e:	e9d1 0100 	ldrd	r0, r1, [r1]
 8010112:	f7f0 fa71 	bl	80005f8 <__aeabi_dmul>
 8010116:	9b06      	ldr	r3, [sp, #24]
 8010118:	1b5d      	subs	r5, r3, r5
 801011a:	eb04 04c5 	add.w	r4, r4, r5, lsl #3
 801011e:	e9d4 2300 	ldrd	r2, r3, [r4]
 8010122:	e7e3      	b.n	80100ec <_strtod_l+0x3fc>
 8010124:	9b06      	ldr	r3, [sp, #24]
 8010126:	3316      	adds	r3, #22
 8010128:	db0b      	blt.n	8010142 <_strtod_l+0x452>
 801012a:	9b05      	ldr	r3, [sp, #20]
 801012c:	1b9e      	subs	r6, r3, r6
 801012e:	4b59      	ldr	r3, [pc, #356]	; (8010294 <_strtod_l+0x5a4>)
 8010130:	eb03 06c6 	add.w	r6, r3, r6, lsl #3
 8010134:	e9d6 2300 	ldrd	r2, r3, [r6]
 8010138:	4650      	mov	r0, sl
 801013a:	4659      	mov	r1, fp
 801013c:	f7f0 fb86 	bl	800084c <__aeabi_ddiv>
 8010140:	e7d6      	b.n	80100f0 <_strtod_l+0x400>
 8010142:	9b06      	ldr	r3, [sp, #24]
 8010144:	eba5 0808 	sub.w	r8, r5, r8
 8010148:	4498      	add	r8, r3
 801014a:	f1b8 0f00 	cmp.w	r8, #0
 801014e:	dd74      	ble.n	801023a <_strtod_l+0x54a>
 8010150:	f018 030f 	ands.w	r3, r8, #15
 8010154:	d00a      	beq.n	801016c <_strtod_l+0x47c>
 8010156:	494f      	ldr	r1, [pc, #316]	; (8010294 <_strtod_l+0x5a4>)
 8010158:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 801015c:	4652      	mov	r2, sl
 801015e:	465b      	mov	r3, fp
 8010160:	e9d1 0100 	ldrd	r0, r1, [r1]
 8010164:	f7f0 fa48 	bl	80005f8 <__aeabi_dmul>
 8010168:	4682      	mov	sl, r0
 801016a:	468b      	mov	fp, r1
 801016c:	f038 080f 	bics.w	r8, r8, #15
 8010170:	d04f      	beq.n	8010212 <_strtod_l+0x522>
 8010172:	f5b8 7f9a 	cmp.w	r8, #308	; 0x134
 8010176:	dd22      	ble.n	80101be <_strtod_l+0x4ce>
 8010178:	2500      	movs	r5, #0
 801017a:	462e      	mov	r6, r5
 801017c:	9507      	str	r5, [sp, #28]
 801017e:	9505      	str	r5, [sp, #20]
 8010180:	2322      	movs	r3, #34	; 0x22
 8010182:	f8df b118 	ldr.w	fp, [pc, #280]	; 801029c <_strtod_l+0x5ac>
 8010186:	6023      	str	r3, [r4, #0]
 8010188:	f04f 0a00 	mov.w	sl, #0
 801018c:	9b07      	ldr	r3, [sp, #28]
 801018e:	2b00      	cmp	r3, #0
 8010190:	f43f adf2 	beq.w	800fd78 <_strtod_l+0x88>
 8010194:	9918      	ldr	r1, [sp, #96]	; 0x60
 8010196:	4620      	mov	r0, r4
 8010198:	f001 fe90 	bl	8011ebc <_Bfree>
 801019c:	9905      	ldr	r1, [sp, #20]
 801019e:	4620      	mov	r0, r4
 80101a0:	f001 fe8c 	bl	8011ebc <_Bfree>
 80101a4:	4631      	mov	r1, r6
 80101a6:	4620      	mov	r0, r4
 80101a8:	f001 fe88 	bl	8011ebc <_Bfree>
 80101ac:	9907      	ldr	r1, [sp, #28]
 80101ae:	4620      	mov	r0, r4
 80101b0:	f001 fe84 	bl	8011ebc <_Bfree>
 80101b4:	4629      	mov	r1, r5
 80101b6:	4620      	mov	r0, r4
 80101b8:	f001 fe80 	bl	8011ebc <_Bfree>
 80101bc:	e5dc      	b.n	800fd78 <_strtod_l+0x88>
 80101be:	4b36      	ldr	r3, [pc, #216]	; (8010298 <_strtod_l+0x5a8>)
 80101c0:	9304      	str	r3, [sp, #16]
 80101c2:	2300      	movs	r3, #0
 80101c4:	ea4f 1828 	mov.w	r8, r8, asr #4
 80101c8:	4650      	mov	r0, sl
 80101ca:	4659      	mov	r1, fp
 80101cc:	4699      	mov	r9, r3
 80101ce:	f1b8 0f01 	cmp.w	r8, #1
 80101d2:	dc21      	bgt.n	8010218 <_strtod_l+0x528>
 80101d4:	b10b      	cbz	r3, 80101da <_strtod_l+0x4ea>
 80101d6:	4682      	mov	sl, r0
 80101d8:	468b      	mov	fp, r1
 80101da:	4b2f      	ldr	r3, [pc, #188]	; (8010298 <_strtod_l+0x5a8>)
 80101dc:	f1ab 7b54 	sub.w	fp, fp, #55574528	; 0x3500000
 80101e0:	eb03 09c9 	add.w	r9, r3, r9, lsl #3
 80101e4:	4652      	mov	r2, sl
 80101e6:	465b      	mov	r3, fp
 80101e8:	e9d9 0100 	ldrd	r0, r1, [r9]
 80101ec:	f7f0 fa04 	bl	80005f8 <__aeabi_dmul>
 80101f0:	4b2a      	ldr	r3, [pc, #168]	; (801029c <_strtod_l+0x5ac>)
 80101f2:	460a      	mov	r2, r1
 80101f4:	400b      	ands	r3, r1
 80101f6:	492a      	ldr	r1, [pc, #168]	; (80102a0 <_strtod_l+0x5b0>)
 80101f8:	428b      	cmp	r3, r1
 80101fa:	4682      	mov	sl, r0
 80101fc:	d8bc      	bhi.n	8010178 <_strtod_l+0x488>
 80101fe:	f5a1 1180 	sub.w	r1, r1, #1048576	; 0x100000
 8010202:	428b      	cmp	r3, r1
 8010204:	bf86      	itte	hi
 8010206:	f8df b09c 	ldrhi.w	fp, [pc, #156]	; 80102a4 <_strtod_l+0x5b4>
 801020a:	f04f 3aff 	movhi.w	sl, #4294967295
 801020e:	f102 7b54 	addls.w	fp, r2, #55574528	; 0x3500000
 8010212:	2300      	movs	r3, #0
 8010214:	9304      	str	r3, [sp, #16]
 8010216:	e084      	b.n	8010322 <_strtod_l+0x632>
 8010218:	f018 0f01 	tst.w	r8, #1
 801021c:	d005      	beq.n	801022a <_strtod_l+0x53a>
 801021e:	9b04      	ldr	r3, [sp, #16]
 8010220:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010224:	f7f0 f9e8 	bl	80005f8 <__aeabi_dmul>
 8010228:	2301      	movs	r3, #1
 801022a:	9a04      	ldr	r2, [sp, #16]
 801022c:	3208      	adds	r2, #8
 801022e:	f109 0901 	add.w	r9, r9, #1
 8010232:	ea4f 0868 	mov.w	r8, r8, asr #1
 8010236:	9204      	str	r2, [sp, #16]
 8010238:	e7c9      	b.n	80101ce <_strtod_l+0x4de>
 801023a:	d0ea      	beq.n	8010212 <_strtod_l+0x522>
 801023c:	f1c8 0800 	rsb	r8, r8, #0
 8010240:	f018 020f 	ands.w	r2, r8, #15
 8010244:	d00a      	beq.n	801025c <_strtod_l+0x56c>
 8010246:	4b13      	ldr	r3, [pc, #76]	; (8010294 <_strtod_l+0x5a4>)
 8010248:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 801024c:	4650      	mov	r0, sl
 801024e:	4659      	mov	r1, fp
 8010250:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010254:	f7f0 fafa 	bl	800084c <__aeabi_ddiv>
 8010258:	4682      	mov	sl, r0
 801025a:	468b      	mov	fp, r1
 801025c:	ea5f 1828 	movs.w	r8, r8, asr #4
 8010260:	d0d7      	beq.n	8010212 <_strtod_l+0x522>
 8010262:	f1b8 0f1f 	cmp.w	r8, #31
 8010266:	dd1f      	ble.n	80102a8 <_strtod_l+0x5b8>
 8010268:	2500      	movs	r5, #0
 801026a:	462e      	mov	r6, r5
 801026c:	9507      	str	r5, [sp, #28]
 801026e:	9505      	str	r5, [sp, #20]
 8010270:	2322      	movs	r3, #34	; 0x22
 8010272:	f04f 0a00 	mov.w	sl, #0
 8010276:	f04f 0b00 	mov.w	fp, #0
 801027a:	6023      	str	r3, [r4, #0]
 801027c:	e786      	b.n	801018c <_strtod_l+0x49c>
 801027e:	bf00      	nop
 8010280:	08017579 	.word	0x08017579
 8010284:	080175bc 	.word	0x080175bc
 8010288:	08017571 	.word	0x08017571
 801028c:	080176fc 	.word	0x080176fc
 8010290:	080179a8 	.word	0x080179a8
 8010294:	08017888 	.word	0x08017888
 8010298:	08017860 	.word	0x08017860
 801029c:	7ff00000 	.word	0x7ff00000
 80102a0:	7ca00000 	.word	0x7ca00000
 80102a4:	7fefffff 	.word	0x7fefffff
 80102a8:	f018 0310 	ands.w	r3, r8, #16
 80102ac:	bf18      	it	ne
 80102ae:	236a      	movne	r3, #106	; 0x6a
 80102b0:	f8df 93ac 	ldr.w	r9, [pc, #940]	; 8010660 <_strtod_l+0x970>
 80102b4:	9304      	str	r3, [sp, #16]
 80102b6:	4650      	mov	r0, sl
 80102b8:	4659      	mov	r1, fp
 80102ba:	2300      	movs	r3, #0
 80102bc:	f018 0f01 	tst.w	r8, #1
 80102c0:	d004      	beq.n	80102cc <_strtod_l+0x5dc>
 80102c2:	e9d9 2300 	ldrd	r2, r3, [r9]
 80102c6:	f7f0 f997 	bl	80005f8 <__aeabi_dmul>
 80102ca:	2301      	movs	r3, #1
 80102cc:	ea5f 0868 	movs.w	r8, r8, asr #1
 80102d0:	f109 0908 	add.w	r9, r9, #8
 80102d4:	d1f2      	bne.n	80102bc <_strtod_l+0x5cc>
 80102d6:	b10b      	cbz	r3, 80102dc <_strtod_l+0x5ec>
 80102d8:	4682      	mov	sl, r0
 80102da:	468b      	mov	fp, r1
 80102dc:	9b04      	ldr	r3, [sp, #16]
 80102de:	b1c3      	cbz	r3, 8010312 <_strtod_l+0x622>
 80102e0:	f3cb 520a 	ubfx	r2, fp, #20, #11
 80102e4:	f1c2 036b 	rsb	r3, r2, #107	; 0x6b
 80102e8:	2b00      	cmp	r3, #0
 80102ea:	4659      	mov	r1, fp
 80102ec:	dd11      	ble.n	8010312 <_strtod_l+0x622>
 80102ee:	2b1f      	cmp	r3, #31
 80102f0:	f340 8124 	ble.w	801053c <_strtod_l+0x84c>
 80102f4:	2b34      	cmp	r3, #52	; 0x34
 80102f6:	bfde      	ittt	le
 80102f8:	f1c2 024b 	rsble	r2, r2, #75	; 0x4b
 80102fc:	f04f 33ff 	movle.w	r3, #4294967295
 8010300:	fa03 f202 	lslle.w	r2, r3, r2
 8010304:	f04f 0a00 	mov.w	sl, #0
 8010308:	bfcc      	ite	gt
 801030a:	f04f 7b5c 	movgt.w	fp, #57671680	; 0x3700000
 801030e:	ea02 0b01 	andle.w	fp, r2, r1
 8010312:	2200      	movs	r2, #0
 8010314:	2300      	movs	r3, #0
 8010316:	4650      	mov	r0, sl
 8010318:	4659      	mov	r1, fp
 801031a:	f7f0 fbd5 	bl	8000ac8 <__aeabi_dcmpeq>
 801031e:	2800      	cmp	r0, #0
 8010320:	d1a2      	bne.n	8010268 <_strtod_l+0x578>
 8010322:	9b07      	ldr	r3, [sp, #28]
 8010324:	9300      	str	r3, [sp, #0]
 8010326:	9908      	ldr	r1, [sp, #32]
 8010328:	462b      	mov	r3, r5
 801032a:	463a      	mov	r2, r7
 801032c:	4620      	mov	r0, r4
 801032e:	f001 fe2d 	bl	8011f8c <__s2b>
 8010332:	9007      	str	r0, [sp, #28]
 8010334:	2800      	cmp	r0, #0
 8010336:	f43f af1f 	beq.w	8010178 <_strtod_l+0x488>
 801033a:	9b05      	ldr	r3, [sp, #20]
 801033c:	1b9e      	subs	r6, r3, r6
 801033e:	9b06      	ldr	r3, [sp, #24]
 8010340:	2b00      	cmp	r3, #0
 8010342:	bfb4      	ite	lt
 8010344:	4633      	movlt	r3, r6
 8010346:	2300      	movge	r3, #0
 8010348:	930c      	str	r3, [sp, #48]	; 0x30
 801034a:	9b06      	ldr	r3, [sp, #24]
 801034c:	2500      	movs	r5, #0
 801034e:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 8010352:	9312      	str	r3, [sp, #72]	; 0x48
 8010354:	462e      	mov	r6, r5
 8010356:	9b07      	ldr	r3, [sp, #28]
 8010358:	4620      	mov	r0, r4
 801035a:	6859      	ldr	r1, [r3, #4]
 801035c:	f001 fd6e 	bl	8011e3c <_Balloc>
 8010360:	9005      	str	r0, [sp, #20]
 8010362:	2800      	cmp	r0, #0
 8010364:	f43f af0c 	beq.w	8010180 <_strtod_l+0x490>
 8010368:	9b07      	ldr	r3, [sp, #28]
 801036a:	691a      	ldr	r2, [r3, #16]
 801036c:	3202      	adds	r2, #2
 801036e:	f103 010c 	add.w	r1, r3, #12
 8010372:	0092      	lsls	r2, r2, #2
 8010374:	300c      	adds	r0, #12
 8010376:	f001 fd53 	bl	8011e20 <memcpy>
 801037a:	ec4b ab10 	vmov	d0, sl, fp
 801037e:	aa1a      	add	r2, sp, #104	; 0x68
 8010380:	a919      	add	r1, sp, #100	; 0x64
 8010382:	4620      	mov	r0, r4
 8010384:	f002 f948 	bl	8012618 <__d2b>
 8010388:	ec4b ab18 	vmov	d8, sl, fp
 801038c:	9018      	str	r0, [sp, #96]	; 0x60
 801038e:	2800      	cmp	r0, #0
 8010390:	f43f aef6 	beq.w	8010180 <_strtod_l+0x490>
 8010394:	2101      	movs	r1, #1
 8010396:	4620      	mov	r0, r4
 8010398:	f001 fe92 	bl	80120c0 <__i2b>
 801039c:	4606      	mov	r6, r0
 801039e:	2800      	cmp	r0, #0
 80103a0:	f43f aeee 	beq.w	8010180 <_strtod_l+0x490>
 80103a4:	9b19      	ldr	r3, [sp, #100]	; 0x64
 80103a6:	9904      	ldr	r1, [sp, #16]
 80103a8:	2b00      	cmp	r3, #0
 80103aa:	bfab      	itete	ge
 80103ac:	9a0c      	ldrge	r2, [sp, #48]	; 0x30
 80103ae:	9a12      	ldrlt	r2, [sp, #72]	; 0x48
 80103b0:	9f12      	ldrge	r7, [sp, #72]	; 0x48
 80103b2:	f8dd 9030 	ldrlt.w	r9, [sp, #48]	; 0x30
 80103b6:	bfac      	ite	ge
 80103b8:	eb03 0902 	addge.w	r9, r3, r2
 80103bc:	1ad7      	sublt	r7, r2, r3
 80103be:	9a1a      	ldr	r2, [sp, #104]	; 0x68
 80103c0:	eba3 0801 	sub.w	r8, r3, r1
 80103c4:	4490      	add	r8, r2
 80103c6:	4ba1      	ldr	r3, [pc, #644]	; (801064c <_strtod_l+0x95c>)
 80103c8:	f108 38ff 	add.w	r8, r8, #4294967295
 80103cc:	4598      	cmp	r8, r3
 80103ce:	f1c2 0236 	rsb	r2, r2, #54	; 0x36
 80103d2:	f280 80c7 	bge.w	8010564 <_strtod_l+0x874>
 80103d6:	eba3 0308 	sub.w	r3, r3, r8
 80103da:	2b1f      	cmp	r3, #31
 80103dc:	eba2 0203 	sub.w	r2, r2, r3
 80103e0:	f04f 0101 	mov.w	r1, #1
 80103e4:	f300 80b1 	bgt.w	801054a <_strtod_l+0x85a>
 80103e8:	fa01 f303 	lsl.w	r3, r1, r3
 80103ec:	930d      	str	r3, [sp, #52]	; 0x34
 80103ee:	2300      	movs	r3, #0
 80103f0:	9308      	str	r3, [sp, #32]
 80103f2:	eb09 0802 	add.w	r8, r9, r2
 80103f6:	9b04      	ldr	r3, [sp, #16]
 80103f8:	45c1      	cmp	r9, r8
 80103fa:	4417      	add	r7, r2
 80103fc:	441f      	add	r7, r3
 80103fe:	464b      	mov	r3, r9
 8010400:	bfa8      	it	ge
 8010402:	4643      	movge	r3, r8
 8010404:	42bb      	cmp	r3, r7
 8010406:	bfa8      	it	ge
 8010408:	463b      	movge	r3, r7
 801040a:	2b00      	cmp	r3, #0
 801040c:	bfc2      	ittt	gt
 801040e:	eba8 0803 	subgt.w	r8, r8, r3
 8010412:	1aff      	subgt	r7, r7, r3
 8010414:	eba9 0903 	subgt.w	r9, r9, r3
 8010418:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 801041a:	2b00      	cmp	r3, #0
 801041c:	dd17      	ble.n	801044e <_strtod_l+0x75e>
 801041e:	4631      	mov	r1, r6
 8010420:	461a      	mov	r2, r3
 8010422:	4620      	mov	r0, r4
 8010424:	f001 ff0c 	bl	8012240 <__pow5mult>
 8010428:	4606      	mov	r6, r0
 801042a:	2800      	cmp	r0, #0
 801042c:	f43f aea8 	beq.w	8010180 <_strtod_l+0x490>
 8010430:	4601      	mov	r1, r0
 8010432:	9a18      	ldr	r2, [sp, #96]	; 0x60
 8010434:	4620      	mov	r0, r4
 8010436:	f001 fe59 	bl	80120ec <__multiply>
 801043a:	900b      	str	r0, [sp, #44]	; 0x2c
 801043c:	2800      	cmp	r0, #0
 801043e:	f43f ae9f 	beq.w	8010180 <_strtod_l+0x490>
 8010442:	9918      	ldr	r1, [sp, #96]	; 0x60
 8010444:	4620      	mov	r0, r4
 8010446:	f001 fd39 	bl	8011ebc <_Bfree>
 801044a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 801044c:	9318      	str	r3, [sp, #96]	; 0x60
 801044e:	f1b8 0f00 	cmp.w	r8, #0
 8010452:	f300 808c 	bgt.w	801056e <_strtod_l+0x87e>
 8010456:	9b06      	ldr	r3, [sp, #24]
 8010458:	2b00      	cmp	r3, #0
 801045a:	dd08      	ble.n	801046e <_strtod_l+0x77e>
 801045c:	9a12      	ldr	r2, [sp, #72]	; 0x48
 801045e:	9905      	ldr	r1, [sp, #20]
 8010460:	4620      	mov	r0, r4
 8010462:	f001 feed 	bl	8012240 <__pow5mult>
 8010466:	9005      	str	r0, [sp, #20]
 8010468:	2800      	cmp	r0, #0
 801046a:	f43f ae89 	beq.w	8010180 <_strtod_l+0x490>
 801046e:	2f00      	cmp	r7, #0
 8010470:	dd08      	ble.n	8010484 <_strtod_l+0x794>
 8010472:	9905      	ldr	r1, [sp, #20]
 8010474:	463a      	mov	r2, r7
 8010476:	4620      	mov	r0, r4
 8010478:	f001 ff3c 	bl	80122f4 <__lshift>
 801047c:	9005      	str	r0, [sp, #20]
 801047e:	2800      	cmp	r0, #0
 8010480:	f43f ae7e 	beq.w	8010180 <_strtod_l+0x490>
 8010484:	f1b9 0f00 	cmp.w	r9, #0
 8010488:	dd08      	ble.n	801049c <_strtod_l+0x7ac>
 801048a:	4631      	mov	r1, r6
 801048c:	464a      	mov	r2, r9
 801048e:	4620      	mov	r0, r4
 8010490:	f001 ff30 	bl	80122f4 <__lshift>
 8010494:	4606      	mov	r6, r0
 8010496:	2800      	cmp	r0, #0
 8010498:	f43f ae72 	beq.w	8010180 <_strtod_l+0x490>
 801049c:	9a05      	ldr	r2, [sp, #20]
 801049e:	9918      	ldr	r1, [sp, #96]	; 0x60
 80104a0:	4620      	mov	r0, r4
 80104a2:	f001 ffb3 	bl	801240c <__mdiff>
 80104a6:	4605      	mov	r5, r0
 80104a8:	2800      	cmp	r0, #0
 80104aa:	f43f ae69 	beq.w	8010180 <_strtod_l+0x490>
 80104ae:	68c3      	ldr	r3, [r0, #12]
 80104b0:	930b      	str	r3, [sp, #44]	; 0x2c
 80104b2:	2300      	movs	r3, #0
 80104b4:	60c3      	str	r3, [r0, #12]
 80104b6:	4631      	mov	r1, r6
 80104b8:	f001 ff8c 	bl	80123d4 <__mcmp>
 80104bc:	2800      	cmp	r0, #0
 80104be:	da60      	bge.n	8010582 <_strtod_l+0x892>
 80104c0:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80104c2:	ea53 030a 	orrs.w	r3, r3, sl
 80104c6:	f040 8082 	bne.w	80105ce <_strtod_l+0x8de>
 80104ca:	f3cb 0313 	ubfx	r3, fp, #0, #20
 80104ce:	2b00      	cmp	r3, #0
 80104d0:	d17d      	bne.n	80105ce <_strtod_l+0x8de>
 80104d2:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 80104d6:	0d1b      	lsrs	r3, r3, #20
 80104d8:	051b      	lsls	r3, r3, #20
 80104da:	f1b3 6fd6 	cmp.w	r3, #112197632	; 0x6b00000
 80104de:	d976      	bls.n	80105ce <_strtod_l+0x8de>
 80104e0:	696b      	ldr	r3, [r5, #20]
 80104e2:	b913      	cbnz	r3, 80104ea <_strtod_l+0x7fa>
 80104e4:	692b      	ldr	r3, [r5, #16]
 80104e6:	2b01      	cmp	r3, #1
 80104e8:	dd71      	ble.n	80105ce <_strtod_l+0x8de>
 80104ea:	4629      	mov	r1, r5
 80104ec:	2201      	movs	r2, #1
 80104ee:	4620      	mov	r0, r4
 80104f0:	f001 ff00 	bl	80122f4 <__lshift>
 80104f4:	4631      	mov	r1, r6
 80104f6:	4605      	mov	r5, r0
 80104f8:	f001 ff6c 	bl	80123d4 <__mcmp>
 80104fc:	2800      	cmp	r0, #0
 80104fe:	dd66      	ble.n	80105ce <_strtod_l+0x8de>
 8010500:	9904      	ldr	r1, [sp, #16]
 8010502:	4a53      	ldr	r2, [pc, #332]	; (8010650 <_strtod_l+0x960>)
 8010504:	465b      	mov	r3, fp
 8010506:	2900      	cmp	r1, #0
 8010508:	f000 8081 	beq.w	801060e <_strtod_l+0x91e>
 801050c:	ea02 010b 	and.w	r1, r2, fp
 8010510:	f1b1 6fd6 	cmp.w	r1, #112197632	; 0x6b00000
 8010514:	dc7b      	bgt.n	801060e <_strtod_l+0x91e>
 8010516:	f1b1 7f5c 	cmp.w	r1, #57671680	; 0x3700000
 801051a:	f77f aea9 	ble.w	8010270 <_strtod_l+0x580>
 801051e:	4b4d      	ldr	r3, [pc, #308]	; (8010654 <_strtod_l+0x964>)
 8010520:	4650      	mov	r0, sl
 8010522:	4659      	mov	r1, fp
 8010524:	2200      	movs	r2, #0
 8010526:	f7f0 f867 	bl	80005f8 <__aeabi_dmul>
 801052a:	460b      	mov	r3, r1
 801052c:	4303      	orrs	r3, r0
 801052e:	bf08      	it	eq
 8010530:	2322      	moveq	r3, #34	; 0x22
 8010532:	4682      	mov	sl, r0
 8010534:	468b      	mov	fp, r1
 8010536:	bf08      	it	eq
 8010538:	6023      	streq	r3, [r4, #0]
 801053a:	e62b      	b.n	8010194 <_strtod_l+0x4a4>
 801053c:	f04f 32ff 	mov.w	r2, #4294967295
 8010540:	fa02 f303 	lsl.w	r3, r2, r3
 8010544:	ea03 0a0a 	and.w	sl, r3, sl
 8010548:	e6e3      	b.n	8010312 <_strtod_l+0x622>
 801054a:	f1c8 487f 	rsb	r8, r8, #4278190080	; 0xff000000
 801054e:	f508 087f 	add.w	r8, r8, #16711680	; 0xff0000
 8010552:	f508 487b 	add.w	r8, r8, #64256	; 0xfb00
 8010556:	f108 08e2 	add.w	r8, r8, #226	; 0xe2
 801055a:	fa01 f308 	lsl.w	r3, r1, r8
 801055e:	9308      	str	r3, [sp, #32]
 8010560:	910d      	str	r1, [sp, #52]	; 0x34
 8010562:	e746      	b.n	80103f2 <_strtod_l+0x702>
 8010564:	2300      	movs	r3, #0
 8010566:	9308      	str	r3, [sp, #32]
 8010568:	2301      	movs	r3, #1
 801056a:	930d      	str	r3, [sp, #52]	; 0x34
 801056c:	e741      	b.n	80103f2 <_strtod_l+0x702>
 801056e:	9918      	ldr	r1, [sp, #96]	; 0x60
 8010570:	4642      	mov	r2, r8
 8010572:	4620      	mov	r0, r4
 8010574:	f001 febe 	bl	80122f4 <__lshift>
 8010578:	9018      	str	r0, [sp, #96]	; 0x60
 801057a:	2800      	cmp	r0, #0
 801057c:	f47f af6b 	bne.w	8010456 <_strtod_l+0x766>
 8010580:	e5fe      	b.n	8010180 <_strtod_l+0x490>
 8010582:	465f      	mov	r7, fp
 8010584:	d16e      	bne.n	8010664 <_strtod_l+0x974>
 8010586:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8010588:	f3cb 0313 	ubfx	r3, fp, #0, #20
 801058c:	b342      	cbz	r2, 80105e0 <_strtod_l+0x8f0>
 801058e:	4a32      	ldr	r2, [pc, #200]	; (8010658 <_strtod_l+0x968>)
 8010590:	4293      	cmp	r3, r2
 8010592:	d128      	bne.n	80105e6 <_strtod_l+0x8f6>
 8010594:	9b04      	ldr	r3, [sp, #16]
 8010596:	4651      	mov	r1, sl
 8010598:	b1eb      	cbz	r3, 80105d6 <_strtod_l+0x8e6>
 801059a:	4b2d      	ldr	r3, [pc, #180]	; (8010650 <_strtod_l+0x960>)
 801059c:	403b      	ands	r3, r7
 801059e:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 80105a2:	f04f 32ff 	mov.w	r2, #4294967295
 80105a6:	d819      	bhi.n	80105dc <_strtod_l+0x8ec>
 80105a8:	0d1b      	lsrs	r3, r3, #20
 80105aa:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 80105ae:	fa02 f303 	lsl.w	r3, r2, r3
 80105b2:	4299      	cmp	r1, r3
 80105b4:	d117      	bne.n	80105e6 <_strtod_l+0x8f6>
 80105b6:	4b29      	ldr	r3, [pc, #164]	; (801065c <_strtod_l+0x96c>)
 80105b8:	429f      	cmp	r7, r3
 80105ba:	d102      	bne.n	80105c2 <_strtod_l+0x8d2>
 80105bc:	3101      	adds	r1, #1
 80105be:	f43f addf 	beq.w	8010180 <_strtod_l+0x490>
 80105c2:	4b23      	ldr	r3, [pc, #140]	; (8010650 <_strtod_l+0x960>)
 80105c4:	403b      	ands	r3, r7
 80105c6:	f503 1b80 	add.w	fp, r3, #1048576	; 0x100000
 80105ca:	f04f 0a00 	mov.w	sl, #0
 80105ce:	9b04      	ldr	r3, [sp, #16]
 80105d0:	2b00      	cmp	r3, #0
 80105d2:	d1a4      	bne.n	801051e <_strtod_l+0x82e>
 80105d4:	e5de      	b.n	8010194 <_strtod_l+0x4a4>
 80105d6:	f04f 33ff 	mov.w	r3, #4294967295
 80105da:	e7ea      	b.n	80105b2 <_strtod_l+0x8c2>
 80105dc:	4613      	mov	r3, r2
 80105de:	e7e8      	b.n	80105b2 <_strtod_l+0x8c2>
 80105e0:	ea53 030a 	orrs.w	r3, r3, sl
 80105e4:	d08c      	beq.n	8010500 <_strtod_l+0x810>
 80105e6:	9b08      	ldr	r3, [sp, #32]
 80105e8:	b1db      	cbz	r3, 8010622 <_strtod_l+0x932>
 80105ea:	423b      	tst	r3, r7
 80105ec:	d0ef      	beq.n	80105ce <_strtod_l+0x8de>
 80105ee:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80105f0:	9a04      	ldr	r2, [sp, #16]
 80105f2:	4650      	mov	r0, sl
 80105f4:	4659      	mov	r1, fp
 80105f6:	b1c3      	cbz	r3, 801062a <_strtod_l+0x93a>
 80105f8:	f7ff fb5c 	bl	800fcb4 <sulp>
 80105fc:	4602      	mov	r2, r0
 80105fe:	460b      	mov	r3, r1
 8010600:	ec51 0b18 	vmov	r0, r1, d8
 8010604:	f7ef fe42 	bl	800028c <__adddf3>
 8010608:	4682      	mov	sl, r0
 801060a:	468b      	mov	fp, r1
 801060c:	e7df      	b.n	80105ce <_strtod_l+0x8de>
 801060e:	4013      	ands	r3, r2
 8010610:	f5a3 1380 	sub.w	r3, r3, #1048576	; 0x100000
 8010614:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 8010618:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 801061c:	f04f 3aff 	mov.w	sl, #4294967295
 8010620:	e7d5      	b.n	80105ce <_strtod_l+0x8de>
 8010622:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8010624:	ea13 0f0a 	tst.w	r3, sl
 8010628:	e7e0      	b.n	80105ec <_strtod_l+0x8fc>
 801062a:	f7ff fb43 	bl	800fcb4 <sulp>
 801062e:	4602      	mov	r2, r0
 8010630:	460b      	mov	r3, r1
 8010632:	ec51 0b18 	vmov	r0, r1, d8
 8010636:	f7ef fe27 	bl	8000288 <__aeabi_dsub>
 801063a:	2200      	movs	r2, #0
 801063c:	2300      	movs	r3, #0
 801063e:	4682      	mov	sl, r0
 8010640:	468b      	mov	fp, r1
 8010642:	f7f0 fa41 	bl	8000ac8 <__aeabi_dcmpeq>
 8010646:	2800      	cmp	r0, #0
 8010648:	d0c1      	beq.n	80105ce <_strtod_l+0x8de>
 801064a:	e611      	b.n	8010270 <_strtod_l+0x580>
 801064c:	fffffc02 	.word	0xfffffc02
 8010650:	7ff00000 	.word	0x7ff00000
 8010654:	39500000 	.word	0x39500000
 8010658:	000fffff 	.word	0x000fffff
 801065c:	7fefffff 	.word	0x7fefffff
 8010660:	080175d0 	.word	0x080175d0
 8010664:	4631      	mov	r1, r6
 8010666:	4628      	mov	r0, r5
 8010668:	f002 f832 	bl	80126d0 <__ratio>
 801066c:	ec59 8b10 	vmov	r8, r9, d0
 8010670:	ee10 0a10 	vmov	r0, s0
 8010674:	2200      	movs	r2, #0
 8010676:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 801067a:	4649      	mov	r1, r9
 801067c:	f7f0 fa38 	bl	8000af0 <__aeabi_dcmple>
 8010680:	2800      	cmp	r0, #0
 8010682:	d07a      	beq.n	801077a <_strtod_l+0xa8a>
 8010684:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8010686:	2b00      	cmp	r3, #0
 8010688:	d04a      	beq.n	8010720 <_strtod_l+0xa30>
 801068a:	4b95      	ldr	r3, [pc, #596]	; (80108e0 <_strtod_l+0xbf0>)
 801068c:	2200      	movs	r2, #0
 801068e:	e9cd 2308 	strd	r2, r3, [sp, #32]
 8010692:	f8df 924c 	ldr.w	r9, [pc, #588]	; 80108e0 <_strtod_l+0xbf0>
 8010696:	f04f 0800 	mov.w	r8, #0
 801069a:	4b92      	ldr	r3, [pc, #584]	; (80108e4 <_strtod_l+0xbf4>)
 801069c:	403b      	ands	r3, r7
 801069e:	930d      	str	r3, [sp, #52]	; 0x34
 80106a0:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 80106a2:	4b91      	ldr	r3, [pc, #580]	; (80108e8 <_strtod_l+0xbf8>)
 80106a4:	429a      	cmp	r2, r3
 80106a6:	f040 80b0 	bne.w	801080a <_strtod_l+0xb1a>
 80106aa:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 80106ae:	f1a7 7b54 	sub.w	fp, r7, #55574528	; 0x3500000
 80106b2:	ec4b ab10 	vmov	d0, sl, fp
 80106b6:	e9cd 0108 	strd	r0, r1, [sp, #32]
 80106ba:	f001 ff31 	bl	8012520 <__ulp>
 80106be:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 80106c2:	ec53 2b10 	vmov	r2, r3, d0
 80106c6:	f7ef ff97 	bl	80005f8 <__aeabi_dmul>
 80106ca:	4652      	mov	r2, sl
 80106cc:	465b      	mov	r3, fp
 80106ce:	f7ef fddd 	bl	800028c <__adddf3>
 80106d2:	460b      	mov	r3, r1
 80106d4:	4983      	ldr	r1, [pc, #524]	; (80108e4 <_strtod_l+0xbf4>)
 80106d6:	4a85      	ldr	r2, [pc, #532]	; (80108ec <_strtod_l+0xbfc>)
 80106d8:	4019      	ands	r1, r3
 80106da:	4291      	cmp	r1, r2
 80106dc:	4682      	mov	sl, r0
 80106de:	d960      	bls.n	80107a2 <_strtod_l+0xab2>
 80106e0:	ee18 3a90 	vmov	r3, s17
 80106e4:	f102 7254 	add.w	r2, r2, #55574528	; 0x3500000
 80106e8:	4293      	cmp	r3, r2
 80106ea:	d104      	bne.n	80106f6 <_strtod_l+0xa06>
 80106ec:	ee18 3a10 	vmov	r3, s16
 80106f0:	3301      	adds	r3, #1
 80106f2:	f43f ad45 	beq.w	8010180 <_strtod_l+0x490>
 80106f6:	f8df b200 	ldr.w	fp, [pc, #512]	; 80108f8 <_strtod_l+0xc08>
 80106fa:	f04f 3aff 	mov.w	sl, #4294967295
 80106fe:	9918      	ldr	r1, [sp, #96]	; 0x60
 8010700:	4620      	mov	r0, r4
 8010702:	f001 fbdb 	bl	8011ebc <_Bfree>
 8010706:	9905      	ldr	r1, [sp, #20]
 8010708:	4620      	mov	r0, r4
 801070a:	f001 fbd7 	bl	8011ebc <_Bfree>
 801070e:	4631      	mov	r1, r6
 8010710:	4620      	mov	r0, r4
 8010712:	f001 fbd3 	bl	8011ebc <_Bfree>
 8010716:	4629      	mov	r1, r5
 8010718:	4620      	mov	r0, r4
 801071a:	f001 fbcf 	bl	8011ebc <_Bfree>
 801071e:	e61a      	b.n	8010356 <_strtod_l+0x666>
 8010720:	f1ba 0f00 	cmp.w	sl, #0
 8010724:	d11b      	bne.n	801075e <_strtod_l+0xa6e>
 8010726:	f3cb 0313 	ubfx	r3, fp, #0, #20
 801072a:	b9f3      	cbnz	r3, 801076a <_strtod_l+0xa7a>
 801072c:	4b6c      	ldr	r3, [pc, #432]	; (80108e0 <_strtod_l+0xbf0>)
 801072e:	2200      	movs	r2, #0
 8010730:	4640      	mov	r0, r8
 8010732:	4649      	mov	r1, r9
 8010734:	f7f0 f9d2 	bl	8000adc <__aeabi_dcmplt>
 8010738:	b9d0      	cbnz	r0, 8010770 <_strtod_l+0xa80>
 801073a:	4640      	mov	r0, r8
 801073c:	4649      	mov	r1, r9
 801073e:	4b6c      	ldr	r3, [pc, #432]	; (80108f0 <_strtod_l+0xc00>)
 8010740:	2200      	movs	r2, #0
 8010742:	f7ef ff59 	bl	80005f8 <__aeabi_dmul>
 8010746:	4680      	mov	r8, r0
 8010748:	4689      	mov	r9, r1
 801074a:	f109 4300 	add.w	r3, r9, #2147483648	; 0x80000000
 801074e:	f8cd 8050 	str.w	r8, [sp, #80]	; 0x50
 8010752:	9315      	str	r3, [sp, #84]	; 0x54
 8010754:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	; 0x50
 8010758:	e9cd 2308 	strd	r2, r3, [sp, #32]
 801075c:	e79d      	b.n	801069a <_strtod_l+0x9aa>
 801075e:	f1ba 0f01 	cmp.w	sl, #1
 8010762:	d102      	bne.n	801076a <_strtod_l+0xa7a>
 8010764:	2f00      	cmp	r7, #0
 8010766:	f43f ad83 	beq.w	8010270 <_strtod_l+0x580>
 801076a:	4b62      	ldr	r3, [pc, #392]	; (80108f4 <_strtod_l+0xc04>)
 801076c:	2200      	movs	r2, #0
 801076e:	e78e      	b.n	801068e <_strtod_l+0x99e>
 8010770:	f8df 917c 	ldr.w	r9, [pc, #380]	; 80108f0 <_strtod_l+0xc00>
 8010774:	f04f 0800 	mov.w	r8, #0
 8010778:	e7e7      	b.n	801074a <_strtod_l+0xa5a>
 801077a:	4b5d      	ldr	r3, [pc, #372]	; (80108f0 <_strtod_l+0xc00>)
 801077c:	4640      	mov	r0, r8
 801077e:	4649      	mov	r1, r9
 8010780:	2200      	movs	r2, #0
 8010782:	f7ef ff39 	bl	80005f8 <__aeabi_dmul>
 8010786:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8010788:	4680      	mov	r8, r0
 801078a:	4689      	mov	r9, r1
 801078c:	b933      	cbnz	r3, 801079c <_strtod_l+0xaac>
 801078e:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8010792:	900e      	str	r0, [sp, #56]	; 0x38
 8010794:	930f      	str	r3, [sp, #60]	; 0x3c
 8010796:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	; 0x38
 801079a:	e7dd      	b.n	8010758 <_strtod_l+0xa68>
 801079c:	e9cd 890e 	strd	r8, r9, [sp, #56]	; 0x38
 80107a0:	e7f9      	b.n	8010796 <_strtod_l+0xaa6>
 80107a2:	f103 7b54 	add.w	fp, r3, #55574528	; 0x3500000
 80107a6:	9b04      	ldr	r3, [sp, #16]
 80107a8:	2b00      	cmp	r3, #0
 80107aa:	d1a8      	bne.n	80106fe <_strtod_l+0xa0e>
 80107ac:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 80107b0:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 80107b2:	0d1b      	lsrs	r3, r3, #20
 80107b4:	051b      	lsls	r3, r3, #20
 80107b6:	429a      	cmp	r2, r3
 80107b8:	d1a1      	bne.n	80106fe <_strtod_l+0xa0e>
 80107ba:	4640      	mov	r0, r8
 80107bc:	4649      	mov	r1, r9
 80107be:	f7f0 fa7b 	bl	8000cb8 <__aeabi_d2lz>
 80107c2:	f7ef feeb 	bl	800059c <__aeabi_l2d>
 80107c6:	4602      	mov	r2, r0
 80107c8:	460b      	mov	r3, r1
 80107ca:	4640      	mov	r0, r8
 80107cc:	4649      	mov	r1, r9
 80107ce:	f7ef fd5b 	bl	8000288 <__aeabi_dsub>
 80107d2:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 80107d4:	f3cb 0313 	ubfx	r3, fp, #0, #20
 80107d8:	ea43 030a 	orr.w	r3, r3, sl
 80107dc:	4313      	orrs	r3, r2
 80107de:	4680      	mov	r8, r0
 80107e0:	4689      	mov	r9, r1
 80107e2:	d055      	beq.n	8010890 <_strtod_l+0xba0>
 80107e4:	a336      	add	r3, pc, #216	; (adr r3, 80108c0 <_strtod_l+0xbd0>)
 80107e6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80107ea:	f7f0 f977 	bl	8000adc <__aeabi_dcmplt>
 80107ee:	2800      	cmp	r0, #0
 80107f0:	f47f acd0 	bne.w	8010194 <_strtod_l+0x4a4>
 80107f4:	a334      	add	r3, pc, #208	; (adr r3, 80108c8 <_strtod_l+0xbd8>)
 80107f6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80107fa:	4640      	mov	r0, r8
 80107fc:	4649      	mov	r1, r9
 80107fe:	f7f0 f98b 	bl	8000b18 <__aeabi_dcmpgt>
 8010802:	2800      	cmp	r0, #0
 8010804:	f43f af7b 	beq.w	80106fe <_strtod_l+0xa0e>
 8010808:	e4c4      	b.n	8010194 <_strtod_l+0x4a4>
 801080a:	9b04      	ldr	r3, [sp, #16]
 801080c:	b333      	cbz	r3, 801085c <_strtod_l+0xb6c>
 801080e:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8010810:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 8010814:	d822      	bhi.n	801085c <_strtod_l+0xb6c>
 8010816:	a32e      	add	r3, pc, #184	; (adr r3, 80108d0 <_strtod_l+0xbe0>)
 8010818:	e9d3 2300 	ldrd	r2, r3, [r3]
 801081c:	4640      	mov	r0, r8
 801081e:	4649      	mov	r1, r9
 8010820:	f7f0 f966 	bl	8000af0 <__aeabi_dcmple>
 8010824:	b1a0      	cbz	r0, 8010850 <_strtod_l+0xb60>
 8010826:	4649      	mov	r1, r9
 8010828:	4640      	mov	r0, r8
 801082a:	f7f0 f9bd 	bl	8000ba8 <__aeabi_d2uiz>
 801082e:	2801      	cmp	r0, #1
 8010830:	bf38      	it	cc
 8010832:	2001      	movcc	r0, #1
 8010834:	f7ef fe66 	bl	8000504 <__aeabi_ui2d>
 8010838:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 801083a:	4680      	mov	r8, r0
 801083c:	4689      	mov	r9, r1
 801083e:	bb23      	cbnz	r3, 801088a <_strtod_l+0xb9a>
 8010840:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8010844:	9010      	str	r0, [sp, #64]	; 0x40
 8010846:	9311      	str	r3, [sp, #68]	; 0x44
 8010848:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 801084c:	e9cd 2308 	strd	r2, r3, [sp, #32]
 8010850:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8010852:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8010854:	f103 63d6 	add.w	r3, r3, #112197632	; 0x6b00000
 8010858:	1a9b      	subs	r3, r3, r2
 801085a:	9309      	str	r3, [sp, #36]	; 0x24
 801085c:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8010860:	eeb0 0a48 	vmov.f32	s0, s16
 8010864:	eef0 0a68 	vmov.f32	s1, s17
 8010868:	e9cd 0108 	strd	r0, r1, [sp, #32]
 801086c:	f001 fe58 	bl	8012520 <__ulp>
 8010870:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8010874:	ec53 2b10 	vmov	r2, r3, d0
 8010878:	f7ef febe 	bl	80005f8 <__aeabi_dmul>
 801087c:	ec53 2b18 	vmov	r2, r3, d8
 8010880:	f7ef fd04 	bl	800028c <__adddf3>
 8010884:	4682      	mov	sl, r0
 8010886:	468b      	mov	fp, r1
 8010888:	e78d      	b.n	80107a6 <_strtod_l+0xab6>
 801088a:	e9cd 8910 	strd	r8, r9, [sp, #64]	; 0x40
 801088e:	e7db      	b.n	8010848 <_strtod_l+0xb58>
 8010890:	a311      	add	r3, pc, #68	; (adr r3, 80108d8 <_strtod_l+0xbe8>)
 8010892:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010896:	f7f0 f921 	bl	8000adc <__aeabi_dcmplt>
 801089a:	e7b2      	b.n	8010802 <_strtod_l+0xb12>
 801089c:	2300      	movs	r3, #0
 801089e:	930a      	str	r3, [sp, #40]	; 0x28
 80108a0:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 80108a2:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 80108a4:	6013      	str	r3, [r2, #0]
 80108a6:	f7ff ba6b 	b.w	800fd80 <_strtod_l+0x90>
 80108aa:	2a65      	cmp	r2, #101	; 0x65
 80108ac:	f43f ab5f 	beq.w	800ff6e <_strtod_l+0x27e>
 80108b0:	2a45      	cmp	r2, #69	; 0x45
 80108b2:	f43f ab5c 	beq.w	800ff6e <_strtod_l+0x27e>
 80108b6:	2301      	movs	r3, #1
 80108b8:	f7ff bb94 	b.w	800ffe4 <_strtod_l+0x2f4>
 80108bc:	f3af 8000 	nop.w
 80108c0:	94a03595 	.word	0x94a03595
 80108c4:	3fdfffff 	.word	0x3fdfffff
 80108c8:	35afe535 	.word	0x35afe535
 80108cc:	3fe00000 	.word	0x3fe00000
 80108d0:	ffc00000 	.word	0xffc00000
 80108d4:	41dfffff 	.word	0x41dfffff
 80108d8:	94a03595 	.word	0x94a03595
 80108dc:	3fcfffff 	.word	0x3fcfffff
 80108e0:	3ff00000 	.word	0x3ff00000
 80108e4:	7ff00000 	.word	0x7ff00000
 80108e8:	7fe00000 	.word	0x7fe00000
 80108ec:	7c9fffff 	.word	0x7c9fffff
 80108f0:	3fe00000 	.word	0x3fe00000
 80108f4:	bff00000 	.word	0xbff00000
 80108f8:	7fefffff 	.word	0x7fefffff

080108fc <_strtod_r>:
 80108fc:	4b01      	ldr	r3, [pc, #4]	; (8010904 <_strtod_r+0x8>)
 80108fe:	f7ff b9f7 	b.w	800fcf0 <_strtod_l>
 8010902:	bf00      	nop
 8010904:	20000264 	.word	0x20000264

08010908 <_strtol_l.constprop.0>:
 8010908:	2b01      	cmp	r3, #1
 801090a:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 801090e:	d001      	beq.n	8010914 <_strtol_l.constprop.0+0xc>
 8010910:	2b24      	cmp	r3, #36	; 0x24
 8010912:	d906      	bls.n	8010922 <_strtol_l.constprop.0+0x1a>
 8010914:	f7fe fafc 	bl	800ef10 <__errno>
 8010918:	2316      	movs	r3, #22
 801091a:	6003      	str	r3, [r0, #0]
 801091c:	2000      	movs	r0, #0
 801091e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8010922:	f8df c0e4 	ldr.w	ip, [pc, #228]	; 8010a08 <_strtol_l.constprop.0+0x100>
 8010926:	460d      	mov	r5, r1
 8010928:	462e      	mov	r6, r5
 801092a:	f815 4b01 	ldrb.w	r4, [r5], #1
 801092e:	f814 700c 	ldrb.w	r7, [r4, ip]
 8010932:	f017 0708 	ands.w	r7, r7, #8
 8010936:	d1f7      	bne.n	8010928 <_strtol_l.constprop.0+0x20>
 8010938:	2c2d      	cmp	r4, #45	; 0x2d
 801093a:	d132      	bne.n	80109a2 <_strtol_l.constprop.0+0x9a>
 801093c:	782c      	ldrb	r4, [r5, #0]
 801093e:	2701      	movs	r7, #1
 8010940:	1cb5      	adds	r5, r6, #2
 8010942:	2b00      	cmp	r3, #0
 8010944:	d05b      	beq.n	80109fe <_strtol_l.constprop.0+0xf6>
 8010946:	2b10      	cmp	r3, #16
 8010948:	d109      	bne.n	801095e <_strtol_l.constprop.0+0x56>
 801094a:	2c30      	cmp	r4, #48	; 0x30
 801094c:	d107      	bne.n	801095e <_strtol_l.constprop.0+0x56>
 801094e:	782c      	ldrb	r4, [r5, #0]
 8010950:	f004 04df 	and.w	r4, r4, #223	; 0xdf
 8010954:	2c58      	cmp	r4, #88	; 0x58
 8010956:	d14d      	bne.n	80109f4 <_strtol_l.constprop.0+0xec>
 8010958:	786c      	ldrb	r4, [r5, #1]
 801095a:	2310      	movs	r3, #16
 801095c:	3502      	adds	r5, #2
 801095e:	f107 4800 	add.w	r8, r7, #2147483648	; 0x80000000
 8010962:	f108 38ff 	add.w	r8, r8, #4294967295
 8010966:	f04f 0c00 	mov.w	ip, #0
 801096a:	fbb8 f9f3 	udiv	r9, r8, r3
 801096e:	4666      	mov	r6, ip
 8010970:	fb03 8a19 	mls	sl, r3, r9, r8
 8010974:	f1a4 0e30 	sub.w	lr, r4, #48	; 0x30
 8010978:	f1be 0f09 	cmp.w	lr, #9
 801097c:	d816      	bhi.n	80109ac <_strtol_l.constprop.0+0xa4>
 801097e:	4674      	mov	r4, lr
 8010980:	42a3      	cmp	r3, r4
 8010982:	dd24      	ble.n	80109ce <_strtol_l.constprop.0+0xc6>
 8010984:	f1bc 0f00 	cmp.w	ip, #0
 8010988:	db1e      	blt.n	80109c8 <_strtol_l.constprop.0+0xc0>
 801098a:	45b1      	cmp	r9, r6
 801098c:	d31c      	bcc.n	80109c8 <_strtol_l.constprop.0+0xc0>
 801098e:	d101      	bne.n	8010994 <_strtol_l.constprop.0+0x8c>
 8010990:	45a2      	cmp	sl, r4
 8010992:	db19      	blt.n	80109c8 <_strtol_l.constprop.0+0xc0>
 8010994:	fb06 4603 	mla	r6, r6, r3, r4
 8010998:	f04f 0c01 	mov.w	ip, #1
 801099c:	f815 4b01 	ldrb.w	r4, [r5], #1
 80109a0:	e7e8      	b.n	8010974 <_strtol_l.constprop.0+0x6c>
 80109a2:	2c2b      	cmp	r4, #43	; 0x2b
 80109a4:	bf04      	itt	eq
 80109a6:	782c      	ldrbeq	r4, [r5, #0]
 80109a8:	1cb5      	addeq	r5, r6, #2
 80109aa:	e7ca      	b.n	8010942 <_strtol_l.constprop.0+0x3a>
 80109ac:	f1a4 0e41 	sub.w	lr, r4, #65	; 0x41
 80109b0:	f1be 0f19 	cmp.w	lr, #25
 80109b4:	d801      	bhi.n	80109ba <_strtol_l.constprop.0+0xb2>
 80109b6:	3c37      	subs	r4, #55	; 0x37
 80109b8:	e7e2      	b.n	8010980 <_strtol_l.constprop.0+0x78>
 80109ba:	f1a4 0e61 	sub.w	lr, r4, #97	; 0x61
 80109be:	f1be 0f19 	cmp.w	lr, #25
 80109c2:	d804      	bhi.n	80109ce <_strtol_l.constprop.0+0xc6>
 80109c4:	3c57      	subs	r4, #87	; 0x57
 80109c6:	e7db      	b.n	8010980 <_strtol_l.constprop.0+0x78>
 80109c8:	f04f 3cff 	mov.w	ip, #4294967295
 80109cc:	e7e6      	b.n	801099c <_strtol_l.constprop.0+0x94>
 80109ce:	f1bc 0f00 	cmp.w	ip, #0
 80109d2:	da05      	bge.n	80109e0 <_strtol_l.constprop.0+0xd8>
 80109d4:	2322      	movs	r3, #34	; 0x22
 80109d6:	6003      	str	r3, [r0, #0]
 80109d8:	4646      	mov	r6, r8
 80109da:	b942      	cbnz	r2, 80109ee <_strtol_l.constprop.0+0xe6>
 80109dc:	4630      	mov	r0, r6
 80109de:	e79e      	b.n	801091e <_strtol_l.constprop.0+0x16>
 80109e0:	b107      	cbz	r7, 80109e4 <_strtol_l.constprop.0+0xdc>
 80109e2:	4276      	negs	r6, r6
 80109e4:	2a00      	cmp	r2, #0
 80109e6:	d0f9      	beq.n	80109dc <_strtol_l.constprop.0+0xd4>
 80109e8:	f1bc 0f00 	cmp.w	ip, #0
 80109ec:	d000      	beq.n	80109f0 <_strtol_l.constprop.0+0xe8>
 80109ee:	1e69      	subs	r1, r5, #1
 80109f0:	6011      	str	r1, [r2, #0]
 80109f2:	e7f3      	b.n	80109dc <_strtol_l.constprop.0+0xd4>
 80109f4:	2430      	movs	r4, #48	; 0x30
 80109f6:	2b00      	cmp	r3, #0
 80109f8:	d1b1      	bne.n	801095e <_strtol_l.constprop.0+0x56>
 80109fa:	2308      	movs	r3, #8
 80109fc:	e7af      	b.n	801095e <_strtol_l.constprop.0+0x56>
 80109fe:	2c30      	cmp	r4, #48	; 0x30
 8010a00:	d0a5      	beq.n	801094e <_strtol_l.constprop.0+0x46>
 8010a02:	230a      	movs	r3, #10
 8010a04:	e7ab      	b.n	801095e <_strtol_l.constprop.0+0x56>
 8010a06:	bf00      	nop
 8010a08:	080175f9 	.word	0x080175f9

08010a0c <_strtol_r>:
 8010a0c:	f7ff bf7c 	b.w	8010908 <_strtol_l.constprop.0>

08010a10 <quorem>:
 8010a10:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8010a14:	6903      	ldr	r3, [r0, #16]
 8010a16:	690c      	ldr	r4, [r1, #16]
 8010a18:	42a3      	cmp	r3, r4
 8010a1a:	4607      	mov	r7, r0
 8010a1c:	f2c0 8081 	blt.w	8010b22 <quorem+0x112>
 8010a20:	3c01      	subs	r4, #1
 8010a22:	f101 0814 	add.w	r8, r1, #20
 8010a26:	f100 0514 	add.w	r5, r0, #20
 8010a2a:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8010a2e:	9301      	str	r3, [sp, #4]
 8010a30:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8010a34:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8010a38:	3301      	adds	r3, #1
 8010a3a:	429a      	cmp	r2, r3
 8010a3c:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 8010a40:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8010a44:	fbb2 f6f3 	udiv	r6, r2, r3
 8010a48:	d331      	bcc.n	8010aae <quorem+0x9e>
 8010a4a:	f04f 0e00 	mov.w	lr, #0
 8010a4e:	4640      	mov	r0, r8
 8010a50:	46ac      	mov	ip, r5
 8010a52:	46f2      	mov	sl, lr
 8010a54:	f850 2b04 	ldr.w	r2, [r0], #4
 8010a58:	b293      	uxth	r3, r2
 8010a5a:	fb06 e303 	mla	r3, r6, r3, lr
 8010a5e:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 8010a62:	b29b      	uxth	r3, r3
 8010a64:	ebaa 0303 	sub.w	r3, sl, r3
 8010a68:	f8dc a000 	ldr.w	sl, [ip]
 8010a6c:	0c12      	lsrs	r2, r2, #16
 8010a6e:	fa13 f38a 	uxtah	r3, r3, sl
 8010a72:	fb06 e202 	mla	r2, r6, r2, lr
 8010a76:	9300      	str	r3, [sp, #0]
 8010a78:	9b00      	ldr	r3, [sp, #0]
 8010a7a:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8010a7e:	b292      	uxth	r2, r2
 8010a80:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 8010a84:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8010a88:	f8bd 3000 	ldrh.w	r3, [sp]
 8010a8c:	4581      	cmp	r9, r0
 8010a8e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8010a92:	f84c 3b04 	str.w	r3, [ip], #4
 8010a96:	ea4f 4a22 	mov.w	sl, r2, asr #16
 8010a9a:	d2db      	bcs.n	8010a54 <quorem+0x44>
 8010a9c:	f855 300b 	ldr.w	r3, [r5, fp]
 8010aa0:	b92b      	cbnz	r3, 8010aae <quorem+0x9e>
 8010aa2:	9b01      	ldr	r3, [sp, #4]
 8010aa4:	3b04      	subs	r3, #4
 8010aa6:	429d      	cmp	r5, r3
 8010aa8:	461a      	mov	r2, r3
 8010aaa:	d32e      	bcc.n	8010b0a <quorem+0xfa>
 8010aac:	613c      	str	r4, [r7, #16]
 8010aae:	4638      	mov	r0, r7
 8010ab0:	f001 fc90 	bl	80123d4 <__mcmp>
 8010ab4:	2800      	cmp	r0, #0
 8010ab6:	db24      	blt.n	8010b02 <quorem+0xf2>
 8010ab8:	3601      	adds	r6, #1
 8010aba:	4628      	mov	r0, r5
 8010abc:	f04f 0c00 	mov.w	ip, #0
 8010ac0:	f858 2b04 	ldr.w	r2, [r8], #4
 8010ac4:	f8d0 e000 	ldr.w	lr, [r0]
 8010ac8:	b293      	uxth	r3, r2
 8010aca:	ebac 0303 	sub.w	r3, ip, r3
 8010ace:	0c12      	lsrs	r2, r2, #16
 8010ad0:	fa13 f38e 	uxtah	r3, r3, lr
 8010ad4:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 8010ad8:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8010adc:	b29b      	uxth	r3, r3
 8010ade:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8010ae2:	45c1      	cmp	r9, r8
 8010ae4:	f840 3b04 	str.w	r3, [r0], #4
 8010ae8:	ea4f 4c22 	mov.w	ip, r2, asr #16
 8010aec:	d2e8      	bcs.n	8010ac0 <quorem+0xb0>
 8010aee:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8010af2:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8010af6:	b922      	cbnz	r2, 8010b02 <quorem+0xf2>
 8010af8:	3b04      	subs	r3, #4
 8010afa:	429d      	cmp	r5, r3
 8010afc:	461a      	mov	r2, r3
 8010afe:	d30a      	bcc.n	8010b16 <quorem+0x106>
 8010b00:	613c      	str	r4, [r7, #16]
 8010b02:	4630      	mov	r0, r6
 8010b04:	b003      	add	sp, #12
 8010b06:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8010b0a:	6812      	ldr	r2, [r2, #0]
 8010b0c:	3b04      	subs	r3, #4
 8010b0e:	2a00      	cmp	r2, #0
 8010b10:	d1cc      	bne.n	8010aac <quorem+0x9c>
 8010b12:	3c01      	subs	r4, #1
 8010b14:	e7c7      	b.n	8010aa6 <quorem+0x96>
 8010b16:	6812      	ldr	r2, [r2, #0]
 8010b18:	3b04      	subs	r3, #4
 8010b1a:	2a00      	cmp	r2, #0
 8010b1c:	d1f0      	bne.n	8010b00 <quorem+0xf0>
 8010b1e:	3c01      	subs	r4, #1
 8010b20:	e7eb      	b.n	8010afa <quorem+0xea>
 8010b22:	2000      	movs	r0, #0
 8010b24:	e7ee      	b.n	8010b04 <quorem+0xf4>
	...

08010b28 <_dtoa_r>:
 8010b28:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8010b2c:	ed2d 8b04 	vpush	{d8-d9}
 8010b30:	ec57 6b10 	vmov	r6, r7, d0
 8010b34:	b093      	sub	sp, #76	; 0x4c
 8010b36:	6a45      	ldr	r5, [r0, #36]	; 0x24
 8010b38:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 8010b3c:	9106      	str	r1, [sp, #24]
 8010b3e:	ee10 aa10 	vmov	sl, s0
 8010b42:	4604      	mov	r4, r0
 8010b44:	9209      	str	r2, [sp, #36]	; 0x24
 8010b46:	930c      	str	r3, [sp, #48]	; 0x30
 8010b48:	46bb      	mov	fp, r7
 8010b4a:	b975      	cbnz	r5, 8010b6a <_dtoa_r+0x42>
 8010b4c:	2010      	movs	r0, #16
 8010b4e:	f001 f94d 	bl	8011dec <malloc>
 8010b52:	4602      	mov	r2, r0
 8010b54:	6260      	str	r0, [r4, #36]	; 0x24
 8010b56:	b920      	cbnz	r0, 8010b62 <_dtoa_r+0x3a>
 8010b58:	4ba7      	ldr	r3, [pc, #668]	; (8010df8 <_dtoa_r+0x2d0>)
 8010b5a:	21ea      	movs	r1, #234	; 0xea
 8010b5c:	48a7      	ldr	r0, [pc, #668]	; (8010dfc <_dtoa_r+0x2d4>)
 8010b5e:	f002 f8bd 	bl	8012cdc <__assert_func>
 8010b62:	e9c0 5501 	strd	r5, r5, [r0, #4]
 8010b66:	6005      	str	r5, [r0, #0]
 8010b68:	60c5      	str	r5, [r0, #12]
 8010b6a:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8010b6c:	6819      	ldr	r1, [r3, #0]
 8010b6e:	b151      	cbz	r1, 8010b86 <_dtoa_r+0x5e>
 8010b70:	685a      	ldr	r2, [r3, #4]
 8010b72:	604a      	str	r2, [r1, #4]
 8010b74:	2301      	movs	r3, #1
 8010b76:	4093      	lsls	r3, r2
 8010b78:	608b      	str	r3, [r1, #8]
 8010b7a:	4620      	mov	r0, r4
 8010b7c:	f001 f99e 	bl	8011ebc <_Bfree>
 8010b80:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8010b82:	2200      	movs	r2, #0
 8010b84:	601a      	str	r2, [r3, #0]
 8010b86:	1e3b      	subs	r3, r7, #0
 8010b88:	bfaa      	itet	ge
 8010b8a:	2300      	movge	r3, #0
 8010b8c:	f023 4b00 	biclt.w	fp, r3, #2147483648	; 0x80000000
 8010b90:	f8c8 3000 	strge.w	r3, [r8]
 8010b94:	4b9a      	ldr	r3, [pc, #616]	; (8010e00 <_dtoa_r+0x2d8>)
 8010b96:	bfbc      	itt	lt
 8010b98:	2201      	movlt	r2, #1
 8010b9a:	f8c8 2000 	strlt.w	r2, [r8]
 8010b9e:	ea33 030b 	bics.w	r3, r3, fp
 8010ba2:	d11b      	bne.n	8010bdc <_dtoa_r+0xb4>
 8010ba4:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8010ba6:	f242 730f 	movw	r3, #9999	; 0x270f
 8010baa:	6013      	str	r3, [r2, #0]
 8010bac:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8010bb0:	4333      	orrs	r3, r6
 8010bb2:	f000 8592 	beq.w	80116da <_dtoa_r+0xbb2>
 8010bb6:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8010bb8:	b963      	cbnz	r3, 8010bd4 <_dtoa_r+0xac>
 8010bba:	4b92      	ldr	r3, [pc, #584]	; (8010e04 <_dtoa_r+0x2dc>)
 8010bbc:	e022      	b.n	8010c04 <_dtoa_r+0xdc>
 8010bbe:	4b92      	ldr	r3, [pc, #584]	; (8010e08 <_dtoa_r+0x2e0>)
 8010bc0:	9301      	str	r3, [sp, #4]
 8010bc2:	3308      	adds	r3, #8
 8010bc4:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8010bc6:	6013      	str	r3, [r2, #0]
 8010bc8:	9801      	ldr	r0, [sp, #4]
 8010bca:	b013      	add	sp, #76	; 0x4c
 8010bcc:	ecbd 8b04 	vpop	{d8-d9}
 8010bd0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8010bd4:	4b8b      	ldr	r3, [pc, #556]	; (8010e04 <_dtoa_r+0x2dc>)
 8010bd6:	9301      	str	r3, [sp, #4]
 8010bd8:	3303      	adds	r3, #3
 8010bda:	e7f3      	b.n	8010bc4 <_dtoa_r+0x9c>
 8010bdc:	2200      	movs	r2, #0
 8010bde:	2300      	movs	r3, #0
 8010be0:	4650      	mov	r0, sl
 8010be2:	4659      	mov	r1, fp
 8010be4:	f7ef ff70 	bl	8000ac8 <__aeabi_dcmpeq>
 8010be8:	ec4b ab19 	vmov	d9, sl, fp
 8010bec:	4680      	mov	r8, r0
 8010bee:	b158      	cbz	r0, 8010c08 <_dtoa_r+0xe0>
 8010bf0:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8010bf2:	2301      	movs	r3, #1
 8010bf4:	6013      	str	r3, [r2, #0]
 8010bf6:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8010bf8:	2b00      	cmp	r3, #0
 8010bfa:	f000 856b 	beq.w	80116d4 <_dtoa_r+0xbac>
 8010bfe:	4883      	ldr	r0, [pc, #524]	; (8010e0c <_dtoa_r+0x2e4>)
 8010c00:	6018      	str	r0, [r3, #0]
 8010c02:	1e43      	subs	r3, r0, #1
 8010c04:	9301      	str	r3, [sp, #4]
 8010c06:	e7df      	b.n	8010bc8 <_dtoa_r+0xa0>
 8010c08:	ec4b ab10 	vmov	d0, sl, fp
 8010c0c:	aa10      	add	r2, sp, #64	; 0x40
 8010c0e:	a911      	add	r1, sp, #68	; 0x44
 8010c10:	4620      	mov	r0, r4
 8010c12:	f001 fd01 	bl	8012618 <__d2b>
 8010c16:	f3cb 550a 	ubfx	r5, fp, #20, #11
 8010c1a:	ee08 0a10 	vmov	s16, r0
 8010c1e:	2d00      	cmp	r5, #0
 8010c20:	f000 8084 	beq.w	8010d2c <_dtoa_r+0x204>
 8010c24:	ee19 3a90 	vmov	r3, s19
 8010c28:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8010c2c:	f043 577f 	orr.w	r7, r3, #1069547520	; 0x3fc00000
 8010c30:	4656      	mov	r6, sl
 8010c32:	f447 1740 	orr.w	r7, r7, #3145728	; 0x300000
 8010c36:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 8010c3a:	f8cd 8038 	str.w	r8, [sp, #56]	; 0x38
 8010c3e:	4b74      	ldr	r3, [pc, #464]	; (8010e10 <_dtoa_r+0x2e8>)
 8010c40:	2200      	movs	r2, #0
 8010c42:	4630      	mov	r0, r6
 8010c44:	4639      	mov	r1, r7
 8010c46:	f7ef fb1f 	bl	8000288 <__aeabi_dsub>
 8010c4a:	a365      	add	r3, pc, #404	; (adr r3, 8010de0 <_dtoa_r+0x2b8>)
 8010c4c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010c50:	f7ef fcd2 	bl	80005f8 <__aeabi_dmul>
 8010c54:	a364      	add	r3, pc, #400	; (adr r3, 8010de8 <_dtoa_r+0x2c0>)
 8010c56:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010c5a:	f7ef fb17 	bl	800028c <__adddf3>
 8010c5e:	4606      	mov	r6, r0
 8010c60:	4628      	mov	r0, r5
 8010c62:	460f      	mov	r7, r1
 8010c64:	f7ef fc5e 	bl	8000524 <__aeabi_i2d>
 8010c68:	a361      	add	r3, pc, #388	; (adr r3, 8010df0 <_dtoa_r+0x2c8>)
 8010c6a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010c6e:	f7ef fcc3 	bl	80005f8 <__aeabi_dmul>
 8010c72:	4602      	mov	r2, r0
 8010c74:	460b      	mov	r3, r1
 8010c76:	4630      	mov	r0, r6
 8010c78:	4639      	mov	r1, r7
 8010c7a:	f7ef fb07 	bl	800028c <__adddf3>
 8010c7e:	4606      	mov	r6, r0
 8010c80:	460f      	mov	r7, r1
 8010c82:	f7ef ff69 	bl	8000b58 <__aeabi_d2iz>
 8010c86:	2200      	movs	r2, #0
 8010c88:	9000      	str	r0, [sp, #0]
 8010c8a:	2300      	movs	r3, #0
 8010c8c:	4630      	mov	r0, r6
 8010c8e:	4639      	mov	r1, r7
 8010c90:	f7ef ff24 	bl	8000adc <__aeabi_dcmplt>
 8010c94:	b150      	cbz	r0, 8010cac <_dtoa_r+0x184>
 8010c96:	9800      	ldr	r0, [sp, #0]
 8010c98:	f7ef fc44 	bl	8000524 <__aeabi_i2d>
 8010c9c:	4632      	mov	r2, r6
 8010c9e:	463b      	mov	r3, r7
 8010ca0:	f7ef ff12 	bl	8000ac8 <__aeabi_dcmpeq>
 8010ca4:	b910      	cbnz	r0, 8010cac <_dtoa_r+0x184>
 8010ca6:	9b00      	ldr	r3, [sp, #0]
 8010ca8:	3b01      	subs	r3, #1
 8010caa:	9300      	str	r3, [sp, #0]
 8010cac:	9b00      	ldr	r3, [sp, #0]
 8010cae:	2b16      	cmp	r3, #22
 8010cb0:	d85a      	bhi.n	8010d68 <_dtoa_r+0x240>
 8010cb2:	9a00      	ldr	r2, [sp, #0]
 8010cb4:	4b57      	ldr	r3, [pc, #348]	; (8010e14 <_dtoa_r+0x2ec>)
 8010cb6:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8010cba:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010cbe:	ec51 0b19 	vmov	r0, r1, d9
 8010cc2:	f7ef ff0b 	bl	8000adc <__aeabi_dcmplt>
 8010cc6:	2800      	cmp	r0, #0
 8010cc8:	d050      	beq.n	8010d6c <_dtoa_r+0x244>
 8010cca:	9b00      	ldr	r3, [sp, #0]
 8010ccc:	3b01      	subs	r3, #1
 8010cce:	9300      	str	r3, [sp, #0]
 8010cd0:	2300      	movs	r3, #0
 8010cd2:	930b      	str	r3, [sp, #44]	; 0x2c
 8010cd4:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8010cd6:	1b5d      	subs	r5, r3, r5
 8010cd8:	1e6b      	subs	r3, r5, #1
 8010cda:	9305      	str	r3, [sp, #20]
 8010cdc:	bf45      	ittet	mi
 8010cde:	f1c5 0301 	rsbmi	r3, r5, #1
 8010ce2:	9304      	strmi	r3, [sp, #16]
 8010ce4:	2300      	movpl	r3, #0
 8010ce6:	2300      	movmi	r3, #0
 8010ce8:	bf4c      	ite	mi
 8010cea:	9305      	strmi	r3, [sp, #20]
 8010cec:	9304      	strpl	r3, [sp, #16]
 8010cee:	9b00      	ldr	r3, [sp, #0]
 8010cf0:	2b00      	cmp	r3, #0
 8010cf2:	db3d      	blt.n	8010d70 <_dtoa_r+0x248>
 8010cf4:	9b05      	ldr	r3, [sp, #20]
 8010cf6:	9a00      	ldr	r2, [sp, #0]
 8010cf8:	920a      	str	r2, [sp, #40]	; 0x28
 8010cfa:	4413      	add	r3, r2
 8010cfc:	9305      	str	r3, [sp, #20]
 8010cfe:	2300      	movs	r3, #0
 8010d00:	9307      	str	r3, [sp, #28]
 8010d02:	9b06      	ldr	r3, [sp, #24]
 8010d04:	2b09      	cmp	r3, #9
 8010d06:	f200 8089 	bhi.w	8010e1c <_dtoa_r+0x2f4>
 8010d0a:	2b05      	cmp	r3, #5
 8010d0c:	bfc4      	itt	gt
 8010d0e:	3b04      	subgt	r3, #4
 8010d10:	9306      	strgt	r3, [sp, #24]
 8010d12:	9b06      	ldr	r3, [sp, #24]
 8010d14:	f1a3 0302 	sub.w	r3, r3, #2
 8010d18:	bfcc      	ite	gt
 8010d1a:	2500      	movgt	r5, #0
 8010d1c:	2501      	movle	r5, #1
 8010d1e:	2b03      	cmp	r3, #3
 8010d20:	f200 8087 	bhi.w	8010e32 <_dtoa_r+0x30a>
 8010d24:	e8df f003 	tbb	[pc, r3]
 8010d28:	59383a2d 	.word	0x59383a2d
 8010d2c:	e9dd 5310 	ldrd	r5, r3, [sp, #64]	; 0x40
 8010d30:	441d      	add	r5, r3
 8010d32:	f205 4332 	addw	r3, r5, #1074	; 0x432
 8010d36:	2b20      	cmp	r3, #32
 8010d38:	bfc1      	itttt	gt
 8010d3a:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 8010d3e:	f205 4012 	addwgt	r0, r5, #1042	; 0x412
 8010d42:	fa0b f303 	lslgt.w	r3, fp, r3
 8010d46:	fa26 f000 	lsrgt.w	r0, r6, r0
 8010d4a:	bfda      	itte	le
 8010d4c:	f1c3 0320 	rsble	r3, r3, #32
 8010d50:	fa06 f003 	lslle.w	r0, r6, r3
 8010d54:	4318      	orrgt	r0, r3
 8010d56:	f7ef fbd5 	bl	8000504 <__aeabi_ui2d>
 8010d5a:	2301      	movs	r3, #1
 8010d5c:	4606      	mov	r6, r0
 8010d5e:	f1a1 77f8 	sub.w	r7, r1, #32505856	; 0x1f00000
 8010d62:	3d01      	subs	r5, #1
 8010d64:	930e      	str	r3, [sp, #56]	; 0x38
 8010d66:	e76a      	b.n	8010c3e <_dtoa_r+0x116>
 8010d68:	2301      	movs	r3, #1
 8010d6a:	e7b2      	b.n	8010cd2 <_dtoa_r+0x1aa>
 8010d6c:	900b      	str	r0, [sp, #44]	; 0x2c
 8010d6e:	e7b1      	b.n	8010cd4 <_dtoa_r+0x1ac>
 8010d70:	9b04      	ldr	r3, [sp, #16]
 8010d72:	9a00      	ldr	r2, [sp, #0]
 8010d74:	1a9b      	subs	r3, r3, r2
 8010d76:	9304      	str	r3, [sp, #16]
 8010d78:	4253      	negs	r3, r2
 8010d7a:	9307      	str	r3, [sp, #28]
 8010d7c:	2300      	movs	r3, #0
 8010d7e:	930a      	str	r3, [sp, #40]	; 0x28
 8010d80:	e7bf      	b.n	8010d02 <_dtoa_r+0x1da>
 8010d82:	2300      	movs	r3, #0
 8010d84:	9308      	str	r3, [sp, #32]
 8010d86:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8010d88:	2b00      	cmp	r3, #0
 8010d8a:	dc55      	bgt.n	8010e38 <_dtoa_r+0x310>
 8010d8c:	2301      	movs	r3, #1
 8010d8e:	e9cd 3302 	strd	r3, r3, [sp, #8]
 8010d92:	461a      	mov	r2, r3
 8010d94:	9209      	str	r2, [sp, #36]	; 0x24
 8010d96:	e00c      	b.n	8010db2 <_dtoa_r+0x28a>
 8010d98:	2301      	movs	r3, #1
 8010d9a:	e7f3      	b.n	8010d84 <_dtoa_r+0x25c>
 8010d9c:	2300      	movs	r3, #0
 8010d9e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8010da0:	9308      	str	r3, [sp, #32]
 8010da2:	9b00      	ldr	r3, [sp, #0]
 8010da4:	4413      	add	r3, r2
 8010da6:	9302      	str	r3, [sp, #8]
 8010da8:	3301      	adds	r3, #1
 8010daa:	2b01      	cmp	r3, #1
 8010dac:	9303      	str	r3, [sp, #12]
 8010dae:	bfb8      	it	lt
 8010db0:	2301      	movlt	r3, #1
 8010db2:	6a60      	ldr	r0, [r4, #36]	; 0x24
 8010db4:	2200      	movs	r2, #0
 8010db6:	6042      	str	r2, [r0, #4]
 8010db8:	2204      	movs	r2, #4
 8010dba:	f102 0614 	add.w	r6, r2, #20
 8010dbe:	429e      	cmp	r6, r3
 8010dc0:	6841      	ldr	r1, [r0, #4]
 8010dc2:	d93d      	bls.n	8010e40 <_dtoa_r+0x318>
 8010dc4:	4620      	mov	r0, r4
 8010dc6:	f001 f839 	bl	8011e3c <_Balloc>
 8010dca:	9001      	str	r0, [sp, #4]
 8010dcc:	2800      	cmp	r0, #0
 8010dce:	d13b      	bne.n	8010e48 <_dtoa_r+0x320>
 8010dd0:	4b11      	ldr	r3, [pc, #68]	; (8010e18 <_dtoa_r+0x2f0>)
 8010dd2:	4602      	mov	r2, r0
 8010dd4:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 8010dd8:	e6c0      	b.n	8010b5c <_dtoa_r+0x34>
 8010dda:	2301      	movs	r3, #1
 8010ddc:	e7df      	b.n	8010d9e <_dtoa_r+0x276>
 8010dde:	bf00      	nop
 8010de0:	636f4361 	.word	0x636f4361
 8010de4:	3fd287a7 	.word	0x3fd287a7
 8010de8:	8b60c8b3 	.word	0x8b60c8b3
 8010dec:	3fc68a28 	.word	0x3fc68a28
 8010df0:	509f79fb 	.word	0x509f79fb
 8010df4:	3fd34413 	.word	0x3fd34413
 8010df8:	08017706 	.word	0x08017706
 8010dfc:	0801771d 	.word	0x0801771d
 8010e00:	7ff00000 	.word	0x7ff00000
 8010e04:	08017702 	.word	0x08017702
 8010e08:	080176f9 	.word	0x080176f9
 8010e0c:	0801757d 	.word	0x0801757d
 8010e10:	3ff80000 	.word	0x3ff80000
 8010e14:	08017888 	.word	0x08017888
 8010e18:	08017778 	.word	0x08017778
 8010e1c:	2501      	movs	r5, #1
 8010e1e:	2300      	movs	r3, #0
 8010e20:	9306      	str	r3, [sp, #24]
 8010e22:	9508      	str	r5, [sp, #32]
 8010e24:	f04f 33ff 	mov.w	r3, #4294967295
 8010e28:	e9cd 3302 	strd	r3, r3, [sp, #8]
 8010e2c:	2200      	movs	r2, #0
 8010e2e:	2312      	movs	r3, #18
 8010e30:	e7b0      	b.n	8010d94 <_dtoa_r+0x26c>
 8010e32:	2301      	movs	r3, #1
 8010e34:	9308      	str	r3, [sp, #32]
 8010e36:	e7f5      	b.n	8010e24 <_dtoa_r+0x2fc>
 8010e38:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8010e3a:	e9cd 3302 	strd	r3, r3, [sp, #8]
 8010e3e:	e7b8      	b.n	8010db2 <_dtoa_r+0x28a>
 8010e40:	3101      	adds	r1, #1
 8010e42:	6041      	str	r1, [r0, #4]
 8010e44:	0052      	lsls	r2, r2, #1
 8010e46:	e7b8      	b.n	8010dba <_dtoa_r+0x292>
 8010e48:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8010e4a:	9a01      	ldr	r2, [sp, #4]
 8010e4c:	601a      	str	r2, [r3, #0]
 8010e4e:	9b03      	ldr	r3, [sp, #12]
 8010e50:	2b0e      	cmp	r3, #14
 8010e52:	f200 809d 	bhi.w	8010f90 <_dtoa_r+0x468>
 8010e56:	2d00      	cmp	r5, #0
 8010e58:	f000 809a 	beq.w	8010f90 <_dtoa_r+0x468>
 8010e5c:	9b00      	ldr	r3, [sp, #0]
 8010e5e:	2b00      	cmp	r3, #0
 8010e60:	dd32      	ble.n	8010ec8 <_dtoa_r+0x3a0>
 8010e62:	4ab7      	ldr	r2, [pc, #732]	; (8011140 <_dtoa_r+0x618>)
 8010e64:	f003 030f 	and.w	r3, r3, #15
 8010e68:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 8010e6c:	e9d3 8900 	ldrd	r8, r9, [r3]
 8010e70:	9b00      	ldr	r3, [sp, #0]
 8010e72:	05d8      	lsls	r0, r3, #23
 8010e74:	ea4f 1723 	mov.w	r7, r3, asr #4
 8010e78:	d516      	bpl.n	8010ea8 <_dtoa_r+0x380>
 8010e7a:	4bb2      	ldr	r3, [pc, #712]	; (8011144 <_dtoa_r+0x61c>)
 8010e7c:	ec51 0b19 	vmov	r0, r1, d9
 8010e80:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8010e84:	f7ef fce2 	bl	800084c <__aeabi_ddiv>
 8010e88:	f007 070f 	and.w	r7, r7, #15
 8010e8c:	4682      	mov	sl, r0
 8010e8e:	468b      	mov	fp, r1
 8010e90:	2503      	movs	r5, #3
 8010e92:	4eac      	ldr	r6, [pc, #688]	; (8011144 <_dtoa_r+0x61c>)
 8010e94:	b957      	cbnz	r7, 8010eac <_dtoa_r+0x384>
 8010e96:	4642      	mov	r2, r8
 8010e98:	464b      	mov	r3, r9
 8010e9a:	4650      	mov	r0, sl
 8010e9c:	4659      	mov	r1, fp
 8010e9e:	f7ef fcd5 	bl	800084c <__aeabi_ddiv>
 8010ea2:	4682      	mov	sl, r0
 8010ea4:	468b      	mov	fp, r1
 8010ea6:	e028      	b.n	8010efa <_dtoa_r+0x3d2>
 8010ea8:	2502      	movs	r5, #2
 8010eaa:	e7f2      	b.n	8010e92 <_dtoa_r+0x36a>
 8010eac:	07f9      	lsls	r1, r7, #31
 8010eae:	d508      	bpl.n	8010ec2 <_dtoa_r+0x39a>
 8010eb0:	4640      	mov	r0, r8
 8010eb2:	4649      	mov	r1, r9
 8010eb4:	e9d6 2300 	ldrd	r2, r3, [r6]
 8010eb8:	f7ef fb9e 	bl	80005f8 <__aeabi_dmul>
 8010ebc:	3501      	adds	r5, #1
 8010ebe:	4680      	mov	r8, r0
 8010ec0:	4689      	mov	r9, r1
 8010ec2:	107f      	asrs	r7, r7, #1
 8010ec4:	3608      	adds	r6, #8
 8010ec6:	e7e5      	b.n	8010e94 <_dtoa_r+0x36c>
 8010ec8:	f000 809b 	beq.w	8011002 <_dtoa_r+0x4da>
 8010ecc:	9b00      	ldr	r3, [sp, #0]
 8010ece:	4f9d      	ldr	r7, [pc, #628]	; (8011144 <_dtoa_r+0x61c>)
 8010ed0:	425e      	negs	r6, r3
 8010ed2:	4b9b      	ldr	r3, [pc, #620]	; (8011140 <_dtoa_r+0x618>)
 8010ed4:	f006 020f 	and.w	r2, r6, #15
 8010ed8:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8010edc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010ee0:	ec51 0b19 	vmov	r0, r1, d9
 8010ee4:	f7ef fb88 	bl	80005f8 <__aeabi_dmul>
 8010ee8:	1136      	asrs	r6, r6, #4
 8010eea:	4682      	mov	sl, r0
 8010eec:	468b      	mov	fp, r1
 8010eee:	2300      	movs	r3, #0
 8010ef0:	2502      	movs	r5, #2
 8010ef2:	2e00      	cmp	r6, #0
 8010ef4:	d17a      	bne.n	8010fec <_dtoa_r+0x4c4>
 8010ef6:	2b00      	cmp	r3, #0
 8010ef8:	d1d3      	bne.n	8010ea2 <_dtoa_r+0x37a>
 8010efa:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8010efc:	2b00      	cmp	r3, #0
 8010efe:	f000 8082 	beq.w	8011006 <_dtoa_r+0x4de>
 8010f02:	4b91      	ldr	r3, [pc, #580]	; (8011148 <_dtoa_r+0x620>)
 8010f04:	2200      	movs	r2, #0
 8010f06:	4650      	mov	r0, sl
 8010f08:	4659      	mov	r1, fp
 8010f0a:	f7ef fde7 	bl	8000adc <__aeabi_dcmplt>
 8010f0e:	2800      	cmp	r0, #0
 8010f10:	d079      	beq.n	8011006 <_dtoa_r+0x4de>
 8010f12:	9b03      	ldr	r3, [sp, #12]
 8010f14:	2b00      	cmp	r3, #0
 8010f16:	d076      	beq.n	8011006 <_dtoa_r+0x4de>
 8010f18:	9b02      	ldr	r3, [sp, #8]
 8010f1a:	2b00      	cmp	r3, #0
 8010f1c:	dd36      	ble.n	8010f8c <_dtoa_r+0x464>
 8010f1e:	9b00      	ldr	r3, [sp, #0]
 8010f20:	4650      	mov	r0, sl
 8010f22:	4659      	mov	r1, fp
 8010f24:	1e5f      	subs	r7, r3, #1
 8010f26:	2200      	movs	r2, #0
 8010f28:	4b88      	ldr	r3, [pc, #544]	; (801114c <_dtoa_r+0x624>)
 8010f2a:	f7ef fb65 	bl	80005f8 <__aeabi_dmul>
 8010f2e:	9e02      	ldr	r6, [sp, #8]
 8010f30:	4682      	mov	sl, r0
 8010f32:	468b      	mov	fp, r1
 8010f34:	3501      	adds	r5, #1
 8010f36:	4628      	mov	r0, r5
 8010f38:	f7ef faf4 	bl	8000524 <__aeabi_i2d>
 8010f3c:	4652      	mov	r2, sl
 8010f3e:	465b      	mov	r3, fp
 8010f40:	f7ef fb5a 	bl	80005f8 <__aeabi_dmul>
 8010f44:	4b82      	ldr	r3, [pc, #520]	; (8011150 <_dtoa_r+0x628>)
 8010f46:	2200      	movs	r2, #0
 8010f48:	f7ef f9a0 	bl	800028c <__adddf3>
 8010f4c:	46d0      	mov	r8, sl
 8010f4e:	46d9      	mov	r9, fp
 8010f50:	4682      	mov	sl, r0
 8010f52:	f1a1 7b50 	sub.w	fp, r1, #54525952	; 0x3400000
 8010f56:	2e00      	cmp	r6, #0
 8010f58:	d158      	bne.n	801100c <_dtoa_r+0x4e4>
 8010f5a:	4b7e      	ldr	r3, [pc, #504]	; (8011154 <_dtoa_r+0x62c>)
 8010f5c:	2200      	movs	r2, #0
 8010f5e:	4640      	mov	r0, r8
 8010f60:	4649      	mov	r1, r9
 8010f62:	f7ef f991 	bl	8000288 <__aeabi_dsub>
 8010f66:	4652      	mov	r2, sl
 8010f68:	465b      	mov	r3, fp
 8010f6a:	4680      	mov	r8, r0
 8010f6c:	4689      	mov	r9, r1
 8010f6e:	f7ef fdd3 	bl	8000b18 <__aeabi_dcmpgt>
 8010f72:	2800      	cmp	r0, #0
 8010f74:	f040 8295 	bne.w	80114a2 <_dtoa_r+0x97a>
 8010f78:	4652      	mov	r2, sl
 8010f7a:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 8010f7e:	4640      	mov	r0, r8
 8010f80:	4649      	mov	r1, r9
 8010f82:	f7ef fdab 	bl	8000adc <__aeabi_dcmplt>
 8010f86:	2800      	cmp	r0, #0
 8010f88:	f040 8289 	bne.w	801149e <_dtoa_r+0x976>
 8010f8c:	ec5b ab19 	vmov	sl, fp, d9
 8010f90:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8010f92:	2b00      	cmp	r3, #0
 8010f94:	f2c0 8148 	blt.w	8011228 <_dtoa_r+0x700>
 8010f98:	9a00      	ldr	r2, [sp, #0]
 8010f9a:	2a0e      	cmp	r2, #14
 8010f9c:	f300 8144 	bgt.w	8011228 <_dtoa_r+0x700>
 8010fa0:	4b67      	ldr	r3, [pc, #412]	; (8011140 <_dtoa_r+0x618>)
 8010fa2:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8010fa6:	e9d3 8900 	ldrd	r8, r9, [r3]
 8010faa:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8010fac:	2b00      	cmp	r3, #0
 8010fae:	f280 80d5 	bge.w	801115c <_dtoa_r+0x634>
 8010fb2:	9b03      	ldr	r3, [sp, #12]
 8010fb4:	2b00      	cmp	r3, #0
 8010fb6:	f300 80d1 	bgt.w	801115c <_dtoa_r+0x634>
 8010fba:	f040 826f 	bne.w	801149c <_dtoa_r+0x974>
 8010fbe:	4b65      	ldr	r3, [pc, #404]	; (8011154 <_dtoa_r+0x62c>)
 8010fc0:	2200      	movs	r2, #0
 8010fc2:	4640      	mov	r0, r8
 8010fc4:	4649      	mov	r1, r9
 8010fc6:	f7ef fb17 	bl	80005f8 <__aeabi_dmul>
 8010fca:	4652      	mov	r2, sl
 8010fcc:	465b      	mov	r3, fp
 8010fce:	f7ef fd99 	bl	8000b04 <__aeabi_dcmpge>
 8010fd2:	9e03      	ldr	r6, [sp, #12]
 8010fd4:	4637      	mov	r7, r6
 8010fd6:	2800      	cmp	r0, #0
 8010fd8:	f040 8245 	bne.w	8011466 <_dtoa_r+0x93e>
 8010fdc:	9d01      	ldr	r5, [sp, #4]
 8010fde:	2331      	movs	r3, #49	; 0x31
 8010fe0:	f805 3b01 	strb.w	r3, [r5], #1
 8010fe4:	9b00      	ldr	r3, [sp, #0]
 8010fe6:	3301      	adds	r3, #1
 8010fe8:	9300      	str	r3, [sp, #0]
 8010fea:	e240      	b.n	801146e <_dtoa_r+0x946>
 8010fec:	07f2      	lsls	r2, r6, #31
 8010fee:	d505      	bpl.n	8010ffc <_dtoa_r+0x4d4>
 8010ff0:	e9d7 2300 	ldrd	r2, r3, [r7]
 8010ff4:	f7ef fb00 	bl	80005f8 <__aeabi_dmul>
 8010ff8:	3501      	adds	r5, #1
 8010ffa:	2301      	movs	r3, #1
 8010ffc:	1076      	asrs	r6, r6, #1
 8010ffe:	3708      	adds	r7, #8
 8011000:	e777      	b.n	8010ef2 <_dtoa_r+0x3ca>
 8011002:	2502      	movs	r5, #2
 8011004:	e779      	b.n	8010efa <_dtoa_r+0x3d2>
 8011006:	9f00      	ldr	r7, [sp, #0]
 8011008:	9e03      	ldr	r6, [sp, #12]
 801100a:	e794      	b.n	8010f36 <_dtoa_r+0x40e>
 801100c:	9901      	ldr	r1, [sp, #4]
 801100e:	4b4c      	ldr	r3, [pc, #304]	; (8011140 <_dtoa_r+0x618>)
 8011010:	4431      	add	r1, r6
 8011012:	910d      	str	r1, [sp, #52]	; 0x34
 8011014:	9908      	ldr	r1, [sp, #32]
 8011016:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 801101a:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 801101e:	2900      	cmp	r1, #0
 8011020:	d043      	beq.n	80110aa <_dtoa_r+0x582>
 8011022:	494d      	ldr	r1, [pc, #308]	; (8011158 <_dtoa_r+0x630>)
 8011024:	2000      	movs	r0, #0
 8011026:	f7ef fc11 	bl	800084c <__aeabi_ddiv>
 801102a:	4652      	mov	r2, sl
 801102c:	465b      	mov	r3, fp
 801102e:	f7ef f92b 	bl	8000288 <__aeabi_dsub>
 8011032:	9d01      	ldr	r5, [sp, #4]
 8011034:	4682      	mov	sl, r0
 8011036:	468b      	mov	fp, r1
 8011038:	4649      	mov	r1, r9
 801103a:	4640      	mov	r0, r8
 801103c:	f7ef fd8c 	bl	8000b58 <__aeabi_d2iz>
 8011040:	4606      	mov	r6, r0
 8011042:	f7ef fa6f 	bl	8000524 <__aeabi_i2d>
 8011046:	4602      	mov	r2, r0
 8011048:	460b      	mov	r3, r1
 801104a:	4640      	mov	r0, r8
 801104c:	4649      	mov	r1, r9
 801104e:	f7ef f91b 	bl	8000288 <__aeabi_dsub>
 8011052:	3630      	adds	r6, #48	; 0x30
 8011054:	f805 6b01 	strb.w	r6, [r5], #1
 8011058:	4652      	mov	r2, sl
 801105a:	465b      	mov	r3, fp
 801105c:	4680      	mov	r8, r0
 801105e:	4689      	mov	r9, r1
 8011060:	f7ef fd3c 	bl	8000adc <__aeabi_dcmplt>
 8011064:	2800      	cmp	r0, #0
 8011066:	d163      	bne.n	8011130 <_dtoa_r+0x608>
 8011068:	4642      	mov	r2, r8
 801106a:	464b      	mov	r3, r9
 801106c:	4936      	ldr	r1, [pc, #216]	; (8011148 <_dtoa_r+0x620>)
 801106e:	2000      	movs	r0, #0
 8011070:	f7ef f90a 	bl	8000288 <__aeabi_dsub>
 8011074:	4652      	mov	r2, sl
 8011076:	465b      	mov	r3, fp
 8011078:	f7ef fd30 	bl	8000adc <__aeabi_dcmplt>
 801107c:	2800      	cmp	r0, #0
 801107e:	f040 80b5 	bne.w	80111ec <_dtoa_r+0x6c4>
 8011082:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8011084:	429d      	cmp	r5, r3
 8011086:	d081      	beq.n	8010f8c <_dtoa_r+0x464>
 8011088:	4b30      	ldr	r3, [pc, #192]	; (801114c <_dtoa_r+0x624>)
 801108a:	2200      	movs	r2, #0
 801108c:	4650      	mov	r0, sl
 801108e:	4659      	mov	r1, fp
 8011090:	f7ef fab2 	bl	80005f8 <__aeabi_dmul>
 8011094:	4b2d      	ldr	r3, [pc, #180]	; (801114c <_dtoa_r+0x624>)
 8011096:	4682      	mov	sl, r0
 8011098:	468b      	mov	fp, r1
 801109a:	4640      	mov	r0, r8
 801109c:	4649      	mov	r1, r9
 801109e:	2200      	movs	r2, #0
 80110a0:	f7ef faaa 	bl	80005f8 <__aeabi_dmul>
 80110a4:	4680      	mov	r8, r0
 80110a6:	4689      	mov	r9, r1
 80110a8:	e7c6      	b.n	8011038 <_dtoa_r+0x510>
 80110aa:	4650      	mov	r0, sl
 80110ac:	4659      	mov	r1, fp
 80110ae:	f7ef faa3 	bl	80005f8 <__aeabi_dmul>
 80110b2:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80110b4:	9d01      	ldr	r5, [sp, #4]
 80110b6:	930f      	str	r3, [sp, #60]	; 0x3c
 80110b8:	4682      	mov	sl, r0
 80110ba:	468b      	mov	fp, r1
 80110bc:	4649      	mov	r1, r9
 80110be:	4640      	mov	r0, r8
 80110c0:	f7ef fd4a 	bl	8000b58 <__aeabi_d2iz>
 80110c4:	4606      	mov	r6, r0
 80110c6:	f7ef fa2d 	bl	8000524 <__aeabi_i2d>
 80110ca:	3630      	adds	r6, #48	; 0x30
 80110cc:	4602      	mov	r2, r0
 80110ce:	460b      	mov	r3, r1
 80110d0:	4640      	mov	r0, r8
 80110d2:	4649      	mov	r1, r9
 80110d4:	f7ef f8d8 	bl	8000288 <__aeabi_dsub>
 80110d8:	f805 6b01 	strb.w	r6, [r5], #1
 80110dc:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80110de:	429d      	cmp	r5, r3
 80110e0:	4680      	mov	r8, r0
 80110e2:	4689      	mov	r9, r1
 80110e4:	f04f 0200 	mov.w	r2, #0
 80110e8:	d124      	bne.n	8011134 <_dtoa_r+0x60c>
 80110ea:	4b1b      	ldr	r3, [pc, #108]	; (8011158 <_dtoa_r+0x630>)
 80110ec:	4650      	mov	r0, sl
 80110ee:	4659      	mov	r1, fp
 80110f0:	f7ef f8cc 	bl	800028c <__adddf3>
 80110f4:	4602      	mov	r2, r0
 80110f6:	460b      	mov	r3, r1
 80110f8:	4640      	mov	r0, r8
 80110fa:	4649      	mov	r1, r9
 80110fc:	f7ef fd0c 	bl	8000b18 <__aeabi_dcmpgt>
 8011100:	2800      	cmp	r0, #0
 8011102:	d173      	bne.n	80111ec <_dtoa_r+0x6c4>
 8011104:	4652      	mov	r2, sl
 8011106:	465b      	mov	r3, fp
 8011108:	4913      	ldr	r1, [pc, #76]	; (8011158 <_dtoa_r+0x630>)
 801110a:	2000      	movs	r0, #0
 801110c:	f7ef f8bc 	bl	8000288 <__aeabi_dsub>
 8011110:	4602      	mov	r2, r0
 8011112:	460b      	mov	r3, r1
 8011114:	4640      	mov	r0, r8
 8011116:	4649      	mov	r1, r9
 8011118:	f7ef fce0 	bl	8000adc <__aeabi_dcmplt>
 801111c:	2800      	cmp	r0, #0
 801111e:	f43f af35 	beq.w	8010f8c <_dtoa_r+0x464>
 8011122:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 8011124:	1e6b      	subs	r3, r5, #1
 8011126:	930f      	str	r3, [sp, #60]	; 0x3c
 8011128:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 801112c:	2b30      	cmp	r3, #48	; 0x30
 801112e:	d0f8      	beq.n	8011122 <_dtoa_r+0x5fa>
 8011130:	9700      	str	r7, [sp, #0]
 8011132:	e049      	b.n	80111c8 <_dtoa_r+0x6a0>
 8011134:	4b05      	ldr	r3, [pc, #20]	; (801114c <_dtoa_r+0x624>)
 8011136:	f7ef fa5f 	bl	80005f8 <__aeabi_dmul>
 801113a:	4680      	mov	r8, r0
 801113c:	4689      	mov	r9, r1
 801113e:	e7bd      	b.n	80110bc <_dtoa_r+0x594>
 8011140:	08017888 	.word	0x08017888
 8011144:	08017860 	.word	0x08017860
 8011148:	3ff00000 	.word	0x3ff00000
 801114c:	40240000 	.word	0x40240000
 8011150:	401c0000 	.word	0x401c0000
 8011154:	40140000 	.word	0x40140000
 8011158:	3fe00000 	.word	0x3fe00000
 801115c:	9d01      	ldr	r5, [sp, #4]
 801115e:	4656      	mov	r6, sl
 8011160:	465f      	mov	r7, fp
 8011162:	4642      	mov	r2, r8
 8011164:	464b      	mov	r3, r9
 8011166:	4630      	mov	r0, r6
 8011168:	4639      	mov	r1, r7
 801116a:	f7ef fb6f 	bl	800084c <__aeabi_ddiv>
 801116e:	f7ef fcf3 	bl	8000b58 <__aeabi_d2iz>
 8011172:	4682      	mov	sl, r0
 8011174:	f7ef f9d6 	bl	8000524 <__aeabi_i2d>
 8011178:	4642      	mov	r2, r8
 801117a:	464b      	mov	r3, r9
 801117c:	f7ef fa3c 	bl	80005f8 <__aeabi_dmul>
 8011180:	4602      	mov	r2, r0
 8011182:	460b      	mov	r3, r1
 8011184:	4630      	mov	r0, r6
 8011186:	4639      	mov	r1, r7
 8011188:	f10a 0630 	add.w	r6, sl, #48	; 0x30
 801118c:	f7ef f87c 	bl	8000288 <__aeabi_dsub>
 8011190:	f805 6b01 	strb.w	r6, [r5], #1
 8011194:	9e01      	ldr	r6, [sp, #4]
 8011196:	9f03      	ldr	r7, [sp, #12]
 8011198:	1bae      	subs	r6, r5, r6
 801119a:	42b7      	cmp	r7, r6
 801119c:	4602      	mov	r2, r0
 801119e:	460b      	mov	r3, r1
 80111a0:	d135      	bne.n	801120e <_dtoa_r+0x6e6>
 80111a2:	f7ef f873 	bl	800028c <__adddf3>
 80111a6:	4642      	mov	r2, r8
 80111a8:	464b      	mov	r3, r9
 80111aa:	4606      	mov	r6, r0
 80111ac:	460f      	mov	r7, r1
 80111ae:	f7ef fcb3 	bl	8000b18 <__aeabi_dcmpgt>
 80111b2:	b9d0      	cbnz	r0, 80111ea <_dtoa_r+0x6c2>
 80111b4:	4642      	mov	r2, r8
 80111b6:	464b      	mov	r3, r9
 80111b8:	4630      	mov	r0, r6
 80111ba:	4639      	mov	r1, r7
 80111bc:	f7ef fc84 	bl	8000ac8 <__aeabi_dcmpeq>
 80111c0:	b110      	cbz	r0, 80111c8 <_dtoa_r+0x6a0>
 80111c2:	f01a 0f01 	tst.w	sl, #1
 80111c6:	d110      	bne.n	80111ea <_dtoa_r+0x6c2>
 80111c8:	4620      	mov	r0, r4
 80111ca:	ee18 1a10 	vmov	r1, s16
 80111ce:	f000 fe75 	bl	8011ebc <_Bfree>
 80111d2:	2300      	movs	r3, #0
 80111d4:	9800      	ldr	r0, [sp, #0]
 80111d6:	702b      	strb	r3, [r5, #0]
 80111d8:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80111da:	3001      	adds	r0, #1
 80111dc:	6018      	str	r0, [r3, #0]
 80111de:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80111e0:	2b00      	cmp	r3, #0
 80111e2:	f43f acf1 	beq.w	8010bc8 <_dtoa_r+0xa0>
 80111e6:	601d      	str	r5, [r3, #0]
 80111e8:	e4ee      	b.n	8010bc8 <_dtoa_r+0xa0>
 80111ea:	9f00      	ldr	r7, [sp, #0]
 80111ec:	462b      	mov	r3, r5
 80111ee:	461d      	mov	r5, r3
 80111f0:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 80111f4:	2a39      	cmp	r2, #57	; 0x39
 80111f6:	d106      	bne.n	8011206 <_dtoa_r+0x6de>
 80111f8:	9a01      	ldr	r2, [sp, #4]
 80111fa:	429a      	cmp	r2, r3
 80111fc:	d1f7      	bne.n	80111ee <_dtoa_r+0x6c6>
 80111fe:	9901      	ldr	r1, [sp, #4]
 8011200:	2230      	movs	r2, #48	; 0x30
 8011202:	3701      	adds	r7, #1
 8011204:	700a      	strb	r2, [r1, #0]
 8011206:	781a      	ldrb	r2, [r3, #0]
 8011208:	3201      	adds	r2, #1
 801120a:	701a      	strb	r2, [r3, #0]
 801120c:	e790      	b.n	8011130 <_dtoa_r+0x608>
 801120e:	4ba6      	ldr	r3, [pc, #664]	; (80114a8 <_dtoa_r+0x980>)
 8011210:	2200      	movs	r2, #0
 8011212:	f7ef f9f1 	bl	80005f8 <__aeabi_dmul>
 8011216:	2200      	movs	r2, #0
 8011218:	2300      	movs	r3, #0
 801121a:	4606      	mov	r6, r0
 801121c:	460f      	mov	r7, r1
 801121e:	f7ef fc53 	bl	8000ac8 <__aeabi_dcmpeq>
 8011222:	2800      	cmp	r0, #0
 8011224:	d09d      	beq.n	8011162 <_dtoa_r+0x63a>
 8011226:	e7cf      	b.n	80111c8 <_dtoa_r+0x6a0>
 8011228:	9a08      	ldr	r2, [sp, #32]
 801122a:	2a00      	cmp	r2, #0
 801122c:	f000 80d7 	beq.w	80113de <_dtoa_r+0x8b6>
 8011230:	9a06      	ldr	r2, [sp, #24]
 8011232:	2a01      	cmp	r2, #1
 8011234:	f300 80ba 	bgt.w	80113ac <_dtoa_r+0x884>
 8011238:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 801123a:	2a00      	cmp	r2, #0
 801123c:	f000 80b2 	beq.w	80113a4 <_dtoa_r+0x87c>
 8011240:	f203 4333 	addw	r3, r3, #1075	; 0x433
 8011244:	9e07      	ldr	r6, [sp, #28]
 8011246:	9d04      	ldr	r5, [sp, #16]
 8011248:	9a04      	ldr	r2, [sp, #16]
 801124a:	441a      	add	r2, r3
 801124c:	9204      	str	r2, [sp, #16]
 801124e:	9a05      	ldr	r2, [sp, #20]
 8011250:	2101      	movs	r1, #1
 8011252:	441a      	add	r2, r3
 8011254:	4620      	mov	r0, r4
 8011256:	9205      	str	r2, [sp, #20]
 8011258:	f000 ff32 	bl	80120c0 <__i2b>
 801125c:	4607      	mov	r7, r0
 801125e:	2d00      	cmp	r5, #0
 8011260:	dd0c      	ble.n	801127c <_dtoa_r+0x754>
 8011262:	9b05      	ldr	r3, [sp, #20]
 8011264:	2b00      	cmp	r3, #0
 8011266:	dd09      	ble.n	801127c <_dtoa_r+0x754>
 8011268:	42ab      	cmp	r3, r5
 801126a:	9a04      	ldr	r2, [sp, #16]
 801126c:	bfa8      	it	ge
 801126e:	462b      	movge	r3, r5
 8011270:	1ad2      	subs	r2, r2, r3
 8011272:	9204      	str	r2, [sp, #16]
 8011274:	9a05      	ldr	r2, [sp, #20]
 8011276:	1aed      	subs	r5, r5, r3
 8011278:	1ad3      	subs	r3, r2, r3
 801127a:	9305      	str	r3, [sp, #20]
 801127c:	9b07      	ldr	r3, [sp, #28]
 801127e:	b31b      	cbz	r3, 80112c8 <_dtoa_r+0x7a0>
 8011280:	9b08      	ldr	r3, [sp, #32]
 8011282:	2b00      	cmp	r3, #0
 8011284:	f000 80af 	beq.w	80113e6 <_dtoa_r+0x8be>
 8011288:	2e00      	cmp	r6, #0
 801128a:	dd13      	ble.n	80112b4 <_dtoa_r+0x78c>
 801128c:	4639      	mov	r1, r7
 801128e:	4632      	mov	r2, r6
 8011290:	4620      	mov	r0, r4
 8011292:	f000 ffd5 	bl	8012240 <__pow5mult>
 8011296:	ee18 2a10 	vmov	r2, s16
 801129a:	4601      	mov	r1, r0
 801129c:	4607      	mov	r7, r0
 801129e:	4620      	mov	r0, r4
 80112a0:	f000 ff24 	bl	80120ec <__multiply>
 80112a4:	ee18 1a10 	vmov	r1, s16
 80112a8:	4680      	mov	r8, r0
 80112aa:	4620      	mov	r0, r4
 80112ac:	f000 fe06 	bl	8011ebc <_Bfree>
 80112b0:	ee08 8a10 	vmov	s16, r8
 80112b4:	9b07      	ldr	r3, [sp, #28]
 80112b6:	1b9a      	subs	r2, r3, r6
 80112b8:	d006      	beq.n	80112c8 <_dtoa_r+0x7a0>
 80112ba:	ee18 1a10 	vmov	r1, s16
 80112be:	4620      	mov	r0, r4
 80112c0:	f000 ffbe 	bl	8012240 <__pow5mult>
 80112c4:	ee08 0a10 	vmov	s16, r0
 80112c8:	2101      	movs	r1, #1
 80112ca:	4620      	mov	r0, r4
 80112cc:	f000 fef8 	bl	80120c0 <__i2b>
 80112d0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80112d2:	2b00      	cmp	r3, #0
 80112d4:	4606      	mov	r6, r0
 80112d6:	f340 8088 	ble.w	80113ea <_dtoa_r+0x8c2>
 80112da:	461a      	mov	r2, r3
 80112dc:	4601      	mov	r1, r0
 80112de:	4620      	mov	r0, r4
 80112e0:	f000 ffae 	bl	8012240 <__pow5mult>
 80112e4:	9b06      	ldr	r3, [sp, #24]
 80112e6:	2b01      	cmp	r3, #1
 80112e8:	4606      	mov	r6, r0
 80112ea:	f340 8081 	ble.w	80113f0 <_dtoa_r+0x8c8>
 80112ee:	f04f 0800 	mov.w	r8, #0
 80112f2:	6933      	ldr	r3, [r6, #16]
 80112f4:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 80112f8:	6918      	ldr	r0, [r3, #16]
 80112fa:	f000 fe91 	bl	8012020 <__hi0bits>
 80112fe:	f1c0 0020 	rsb	r0, r0, #32
 8011302:	9b05      	ldr	r3, [sp, #20]
 8011304:	4418      	add	r0, r3
 8011306:	f010 001f 	ands.w	r0, r0, #31
 801130a:	f000 8092 	beq.w	8011432 <_dtoa_r+0x90a>
 801130e:	f1c0 0320 	rsb	r3, r0, #32
 8011312:	2b04      	cmp	r3, #4
 8011314:	f340 808a 	ble.w	801142c <_dtoa_r+0x904>
 8011318:	f1c0 001c 	rsb	r0, r0, #28
 801131c:	9b04      	ldr	r3, [sp, #16]
 801131e:	4403      	add	r3, r0
 8011320:	9304      	str	r3, [sp, #16]
 8011322:	9b05      	ldr	r3, [sp, #20]
 8011324:	4403      	add	r3, r0
 8011326:	4405      	add	r5, r0
 8011328:	9305      	str	r3, [sp, #20]
 801132a:	9b04      	ldr	r3, [sp, #16]
 801132c:	2b00      	cmp	r3, #0
 801132e:	dd07      	ble.n	8011340 <_dtoa_r+0x818>
 8011330:	ee18 1a10 	vmov	r1, s16
 8011334:	461a      	mov	r2, r3
 8011336:	4620      	mov	r0, r4
 8011338:	f000 ffdc 	bl	80122f4 <__lshift>
 801133c:	ee08 0a10 	vmov	s16, r0
 8011340:	9b05      	ldr	r3, [sp, #20]
 8011342:	2b00      	cmp	r3, #0
 8011344:	dd05      	ble.n	8011352 <_dtoa_r+0x82a>
 8011346:	4631      	mov	r1, r6
 8011348:	461a      	mov	r2, r3
 801134a:	4620      	mov	r0, r4
 801134c:	f000 ffd2 	bl	80122f4 <__lshift>
 8011350:	4606      	mov	r6, r0
 8011352:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8011354:	2b00      	cmp	r3, #0
 8011356:	d06e      	beq.n	8011436 <_dtoa_r+0x90e>
 8011358:	ee18 0a10 	vmov	r0, s16
 801135c:	4631      	mov	r1, r6
 801135e:	f001 f839 	bl	80123d4 <__mcmp>
 8011362:	2800      	cmp	r0, #0
 8011364:	da67      	bge.n	8011436 <_dtoa_r+0x90e>
 8011366:	9b00      	ldr	r3, [sp, #0]
 8011368:	3b01      	subs	r3, #1
 801136a:	ee18 1a10 	vmov	r1, s16
 801136e:	9300      	str	r3, [sp, #0]
 8011370:	220a      	movs	r2, #10
 8011372:	2300      	movs	r3, #0
 8011374:	4620      	mov	r0, r4
 8011376:	f000 fdc3 	bl	8011f00 <__multadd>
 801137a:	9b08      	ldr	r3, [sp, #32]
 801137c:	ee08 0a10 	vmov	s16, r0
 8011380:	2b00      	cmp	r3, #0
 8011382:	f000 81b1 	beq.w	80116e8 <_dtoa_r+0xbc0>
 8011386:	2300      	movs	r3, #0
 8011388:	4639      	mov	r1, r7
 801138a:	220a      	movs	r2, #10
 801138c:	4620      	mov	r0, r4
 801138e:	f000 fdb7 	bl	8011f00 <__multadd>
 8011392:	9b02      	ldr	r3, [sp, #8]
 8011394:	2b00      	cmp	r3, #0
 8011396:	4607      	mov	r7, r0
 8011398:	f300 808e 	bgt.w	80114b8 <_dtoa_r+0x990>
 801139c:	9b06      	ldr	r3, [sp, #24]
 801139e:	2b02      	cmp	r3, #2
 80113a0:	dc51      	bgt.n	8011446 <_dtoa_r+0x91e>
 80113a2:	e089      	b.n	80114b8 <_dtoa_r+0x990>
 80113a4:	9b10      	ldr	r3, [sp, #64]	; 0x40
 80113a6:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 80113aa:	e74b      	b.n	8011244 <_dtoa_r+0x71c>
 80113ac:	9b03      	ldr	r3, [sp, #12]
 80113ae:	1e5e      	subs	r6, r3, #1
 80113b0:	9b07      	ldr	r3, [sp, #28]
 80113b2:	42b3      	cmp	r3, r6
 80113b4:	bfbf      	itttt	lt
 80113b6:	9b07      	ldrlt	r3, [sp, #28]
 80113b8:	9607      	strlt	r6, [sp, #28]
 80113ba:	1af2      	sublt	r2, r6, r3
 80113bc:	9b0a      	ldrlt	r3, [sp, #40]	; 0x28
 80113be:	bfb6      	itet	lt
 80113c0:	189b      	addlt	r3, r3, r2
 80113c2:	1b9e      	subge	r6, r3, r6
 80113c4:	930a      	strlt	r3, [sp, #40]	; 0x28
 80113c6:	9b03      	ldr	r3, [sp, #12]
 80113c8:	bfb8      	it	lt
 80113ca:	2600      	movlt	r6, #0
 80113cc:	2b00      	cmp	r3, #0
 80113ce:	bfb7      	itett	lt
 80113d0:	e9dd 2303 	ldrdlt	r2, r3, [sp, #12]
 80113d4:	e9dd 3503 	ldrdge	r3, r5, [sp, #12]
 80113d8:	1a9d      	sublt	r5, r3, r2
 80113da:	2300      	movlt	r3, #0
 80113dc:	e734      	b.n	8011248 <_dtoa_r+0x720>
 80113de:	9e07      	ldr	r6, [sp, #28]
 80113e0:	9d04      	ldr	r5, [sp, #16]
 80113e2:	9f08      	ldr	r7, [sp, #32]
 80113e4:	e73b      	b.n	801125e <_dtoa_r+0x736>
 80113e6:	9a07      	ldr	r2, [sp, #28]
 80113e8:	e767      	b.n	80112ba <_dtoa_r+0x792>
 80113ea:	9b06      	ldr	r3, [sp, #24]
 80113ec:	2b01      	cmp	r3, #1
 80113ee:	dc18      	bgt.n	8011422 <_dtoa_r+0x8fa>
 80113f0:	f1ba 0f00 	cmp.w	sl, #0
 80113f4:	d115      	bne.n	8011422 <_dtoa_r+0x8fa>
 80113f6:	f3cb 0313 	ubfx	r3, fp, #0, #20
 80113fa:	b993      	cbnz	r3, 8011422 <_dtoa_r+0x8fa>
 80113fc:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 8011400:	0d1b      	lsrs	r3, r3, #20
 8011402:	051b      	lsls	r3, r3, #20
 8011404:	b183      	cbz	r3, 8011428 <_dtoa_r+0x900>
 8011406:	9b04      	ldr	r3, [sp, #16]
 8011408:	3301      	adds	r3, #1
 801140a:	9304      	str	r3, [sp, #16]
 801140c:	9b05      	ldr	r3, [sp, #20]
 801140e:	3301      	adds	r3, #1
 8011410:	9305      	str	r3, [sp, #20]
 8011412:	f04f 0801 	mov.w	r8, #1
 8011416:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8011418:	2b00      	cmp	r3, #0
 801141a:	f47f af6a 	bne.w	80112f2 <_dtoa_r+0x7ca>
 801141e:	2001      	movs	r0, #1
 8011420:	e76f      	b.n	8011302 <_dtoa_r+0x7da>
 8011422:	f04f 0800 	mov.w	r8, #0
 8011426:	e7f6      	b.n	8011416 <_dtoa_r+0x8ee>
 8011428:	4698      	mov	r8, r3
 801142a:	e7f4      	b.n	8011416 <_dtoa_r+0x8ee>
 801142c:	f43f af7d 	beq.w	801132a <_dtoa_r+0x802>
 8011430:	4618      	mov	r0, r3
 8011432:	301c      	adds	r0, #28
 8011434:	e772      	b.n	801131c <_dtoa_r+0x7f4>
 8011436:	9b03      	ldr	r3, [sp, #12]
 8011438:	2b00      	cmp	r3, #0
 801143a:	dc37      	bgt.n	80114ac <_dtoa_r+0x984>
 801143c:	9b06      	ldr	r3, [sp, #24]
 801143e:	2b02      	cmp	r3, #2
 8011440:	dd34      	ble.n	80114ac <_dtoa_r+0x984>
 8011442:	9b03      	ldr	r3, [sp, #12]
 8011444:	9302      	str	r3, [sp, #8]
 8011446:	9b02      	ldr	r3, [sp, #8]
 8011448:	b96b      	cbnz	r3, 8011466 <_dtoa_r+0x93e>
 801144a:	4631      	mov	r1, r6
 801144c:	2205      	movs	r2, #5
 801144e:	4620      	mov	r0, r4
 8011450:	f000 fd56 	bl	8011f00 <__multadd>
 8011454:	4601      	mov	r1, r0
 8011456:	4606      	mov	r6, r0
 8011458:	ee18 0a10 	vmov	r0, s16
 801145c:	f000 ffba 	bl	80123d4 <__mcmp>
 8011460:	2800      	cmp	r0, #0
 8011462:	f73f adbb 	bgt.w	8010fdc <_dtoa_r+0x4b4>
 8011466:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8011468:	9d01      	ldr	r5, [sp, #4]
 801146a:	43db      	mvns	r3, r3
 801146c:	9300      	str	r3, [sp, #0]
 801146e:	f04f 0800 	mov.w	r8, #0
 8011472:	4631      	mov	r1, r6
 8011474:	4620      	mov	r0, r4
 8011476:	f000 fd21 	bl	8011ebc <_Bfree>
 801147a:	2f00      	cmp	r7, #0
 801147c:	f43f aea4 	beq.w	80111c8 <_dtoa_r+0x6a0>
 8011480:	f1b8 0f00 	cmp.w	r8, #0
 8011484:	d005      	beq.n	8011492 <_dtoa_r+0x96a>
 8011486:	45b8      	cmp	r8, r7
 8011488:	d003      	beq.n	8011492 <_dtoa_r+0x96a>
 801148a:	4641      	mov	r1, r8
 801148c:	4620      	mov	r0, r4
 801148e:	f000 fd15 	bl	8011ebc <_Bfree>
 8011492:	4639      	mov	r1, r7
 8011494:	4620      	mov	r0, r4
 8011496:	f000 fd11 	bl	8011ebc <_Bfree>
 801149a:	e695      	b.n	80111c8 <_dtoa_r+0x6a0>
 801149c:	2600      	movs	r6, #0
 801149e:	4637      	mov	r7, r6
 80114a0:	e7e1      	b.n	8011466 <_dtoa_r+0x93e>
 80114a2:	9700      	str	r7, [sp, #0]
 80114a4:	4637      	mov	r7, r6
 80114a6:	e599      	b.n	8010fdc <_dtoa_r+0x4b4>
 80114a8:	40240000 	.word	0x40240000
 80114ac:	9b08      	ldr	r3, [sp, #32]
 80114ae:	2b00      	cmp	r3, #0
 80114b0:	f000 80ca 	beq.w	8011648 <_dtoa_r+0xb20>
 80114b4:	9b03      	ldr	r3, [sp, #12]
 80114b6:	9302      	str	r3, [sp, #8]
 80114b8:	2d00      	cmp	r5, #0
 80114ba:	dd05      	ble.n	80114c8 <_dtoa_r+0x9a0>
 80114bc:	4639      	mov	r1, r7
 80114be:	462a      	mov	r2, r5
 80114c0:	4620      	mov	r0, r4
 80114c2:	f000 ff17 	bl	80122f4 <__lshift>
 80114c6:	4607      	mov	r7, r0
 80114c8:	f1b8 0f00 	cmp.w	r8, #0
 80114cc:	d05b      	beq.n	8011586 <_dtoa_r+0xa5e>
 80114ce:	6879      	ldr	r1, [r7, #4]
 80114d0:	4620      	mov	r0, r4
 80114d2:	f000 fcb3 	bl	8011e3c <_Balloc>
 80114d6:	4605      	mov	r5, r0
 80114d8:	b928      	cbnz	r0, 80114e6 <_dtoa_r+0x9be>
 80114da:	4b87      	ldr	r3, [pc, #540]	; (80116f8 <_dtoa_r+0xbd0>)
 80114dc:	4602      	mov	r2, r0
 80114de:	f240 21ea 	movw	r1, #746	; 0x2ea
 80114e2:	f7ff bb3b 	b.w	8010b5c <_dtoa_r+0x34>
 80114e6:	693a      	ldr	r2, [r7, #16]
 80114e8:	3202      	adds	r2, #2
 80114ea:	0092      	lsls	r2, r2, #2
 80114ec:	f107 010c 	add.w	r1, r7, #12
 80114f0:	300c      	adds	r0, #12
 80114f2:	f000 fc95 	bl	8011e20 <memcpy>
 80114f6:	2201      	movs	r2, #1
 80114f8:	4629      	mov	r1, r5
 80114fa:	4620      	mov	r0, r4
 80114fc:	f000 fefa 	bl	80122f4 <__lshift>
 8011500:	9b01      	ldr	r3, [sp, #4]
 8011502:	f103 0901 	add.w	r9, r3, #1
 8011506:	e9dd 2301 	ldrd	r2, r3, [sp, #4]
 801150a:	4413      	add	r3, r2
 801150c:	9305      	str	r3, [sp, #20]
 801150e:	f00a 0301 	and.w	r3, sl, #1
 8011512:	46b8      	mov	r8, r7
 8011514:	9304      	str	r3, [sp, #16]
 8011516:	4607      	mov	r7, r0
 8011518:	4631      	mov	r1, r6
 801151a:	ee18 0a10 	vmov	r0, s16
 801151e:	f7ff fa77 	bl	8010a10 <quorem>
 8011522:	4641      	mov	r1, r8
 8011524:	9002      	str	r0, [sp, #8]
 8011526:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 801152a:	ee18 0a10 	vmov	r0, s16
 801152e:	f000 ff51 	bl	80123d4 <__mcmp>
 8011532:	463a      	mov	r2, r7
 8011534:	9003      	str	r0, [sp, #12]
 8011536:	4631      	mov	r1, r6
 8011538:	4620      	mov	r0, r4
 801153a:	f000 ff67 	bl	801240c <__mdiff>
 801153e:	68c2      	ldr	r2, [r0, #12]
 8011540:	f109 3bff 	add.w	fp, r9, #4294967295
 8011544:	4605      	mov	r5, r0
 8011546:	bb02      	cbnz	r2, 801158a <_dtoa_r+0xa62>
 8011548:	4601      	mov	r1, r0
 801154a:	ee18 0a10 	vmov	r0, s16
 801154e:	f000 ff41 	bl	80123d4 <__mcmp>
 8011552:	4602      	mov	r2, r0
 8011554:	4629      	mov	r1, r5
 8011556:	4620      	mov	r0, r4
 8011558:	9207      	str	r2, [sp, #28]
 801155a:	f000 fcaf 	bl	8011ebc <_Bfree>
 801155e:	e9dd 3206 	ldrd	r3, r2, [sp, #24]
 8011562:	ea43 0102 	orr.w	r1, r3, r2
 8011566:	9b04      	ldr	r3, [sp, #16]
 8011568:	430b      	orrs	r3, r1
 801156a:	464d      	mov	r5, r9
 801156c:	d10f      	bne.n	801158e <_dtoa_r+0xa66>
 801156e:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 8011572:	d02a      	beq.n	80115ca <_dtoa_r+0xaa2>
 8011574:	9b03      	ldr	r3, [sp, #12]
 8011576:	2b00      	cmp	r3, #0
 8011578:	dd02      	ble.n	8011580 <_dtoa_r+0xa58>
 801157a:	9b02      	ldr	r3, [sp, #8]
 801157c:	f103 0a31 	add.w	sl, r3, #49	; 0x31
 8011580:	f88b a000 	strb.w	sl, [fp]
 8011584:	e775      	b.n	8011472 <_dtoa_r+0x94a>
 8011586:	4638      	mov	r0, r7
 8011588:	e7ba      	b.n	8011500 <_dtoa_r+0x9d8>
 801158a:	2201      	movs	r2, #1
 801158c:	e7e2      	b.n	8011554 <_dtoa_r+0xa2c>
 801158e:	9b03      	ldr	r3, [sp, #12]
 8011590:	2b00      	cmp	r3, #0
 8011592:	db04      	blt.n	801159e <_dtoa_r+0xa76>
 8011594:	9906      	ldr	r1, [sp, #24]
 8011596:	430b      	orrs	r3, r1
 8011598:	9904      	ldr	r1, [sp, #16]
 801159a:	430b      	orrs	r3, r1
 801159c:	d122      	bne.n	80115e4 <_dtoa_r+0xabc>
 801159e:	2a00      	cmp	r2, #0
 80115a0:	ddee      	ble.n	8011580 <_dtoa_r+0xa58>
 80115a2:	ee18 1a10 	vmov	r1, s16
 80115a6:	2201      	movs	r2, #1
 80115a8:	4620      	mov	r0, r4
 80115aa:	f000 fea3 	bl	80122f4 <__lshift>
 80115ae:	4631      	mov	r1, r6
 80115b0:	ee08 0a10 	vmov	s16, r0
 80115b4:	f000 ff0e 	bl	80123d4 <__mcmp>
 80115b8:	2800      	cmp	r0, #0
 80115ba:	dc03      	bgt.n	80115c4 <_dtoa_r+0xa9c>
 80115bc:	d1e0      	bne.n	8011580 <_dtoa_r+0xa58>
 80115be:	f01a 0f01 	tst.w	sl, #1
 80115c2:	d0dd      	beq.n	8011580 <_dtoa_r+0xa58>
 80115c4:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 80115c8:	d1d7      	bne.n	801157a <_dtoa_r+0xa52>
 80115ca:	2339      	movs	r3, #57	; 0x39
 80115cc:	f88b 3000 	strb.w	r3, [fp]
 80115d0:	462b      	mov	r3, r5
 80115d2:	461d      	mov	r5, r3
 80115d4:	3b01      	subs	r3, #1
 80115d6:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 80115da:	2a39      	cmp	r2, #57	; 0x39
 80115dc:	d071      	beq.n	80116c2 <_dtoa_r+0xb9a>
 80115de:	3201      	adds	r2, #1
 80115e0:	701a      	strb	r2, [r3, #0]
 80115e2:	e746      	b.n	8011472 <_dtoa_r+0x94a>
 80115e4:	2a00      	cmp	r2, #0
 80115e6:	dd07      	ble.n	80115f8 <_dtoa_r+0xad0>
 80115e8:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 80115ec:	d0ed      	beq.n	80115ca <_dtoa_r+0xaa2>
 80115ee:	f10a 0301 	add.w	r3, sl, #1
 80115f2:	f88b 3000 	strb.w	r3, [fp]
 80115f6:	e73c      	b.n	8011472 <_dtoa_r+0x94a>
 80115f8:	9b05      	ldr	r3, [sp, #20]
 80115fa:	f809 ac01 	strb.w	sl, [r9, #-1]
 80115fe:	4599      	cmp	r9, r3
 8011600:	d047      	beq.n	8011692 <_dtoa_r+0xb6a>
 8011602:	ee18 1a10 	vmov	r1, s16
 8011606:	2300      	movs	r3, #0
 8011608:	220a      	movs	r2, #10
 801160a:	4620      	mov	r0, r4
 801160c:	f000 fc78 	bl	8011f00 <__multadd>
 8011610:	45b8      	cmp	r8, r7
 8011612:	ee08 0a10 	vmov	s16, r0
 8011616:	f04f 0300 	mov.w	r3, #0
 801161a:	f04f 020a 	mov.w	r2, #10
 801161e:	4641      	mov	r1, r8
 8011620:	4620      	mov	r0, r4
 8011622:	d106      	bne.n	8011632 <_dtoa_r+0xb0a>
 8011624:	f000 fc6c 	bl	8011f00 <__multadd>
 8011628:	4680      	mov	r8, r0
 801162a:	4607      	mov	r7, r0
 801162c:	f109 0901 	add.w	r9, r9, #1
 8011630:	e772      	b.n	8011518 <_dtoa_r+0x9f0>
 8011632:	f000 fc65 	bl	8011f00 <__multadd>
 8011636:	4639      	mov	r1, r7
 8011638:	4680      	mov	r8, r0
 801163a:	2300      	movs	r3, #0
 801163c:	220a      	movs	r2, #10
 801163e:	4620      	mov	r0, r4
 8011640:	f000 fc5e 	bl	8011f00 <__multadd>
 8011644:	4607      	mov	r7, r0
 8011646:	e7f1      	b.n	801162c <_dtoa_r+0xb04>
 8011648:	9b03      	ldr	r3, [sp, #12]
 801164a:	9302      	str	r3, [sp, #8]
 801164c:	9d01      	ldr	r5, [sp, #4]
 801164e:	ee18 0a10 	vmov	r0, s16
 8011652:	4631      	mov	r1, r6
 8011654:	f7ff f9dc 	bl	8010a10 <quorem>
 8011658:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 801165c:	9b01      	ldr	r3, [sp, #4]
 801165e:	f805 ab01 	strb.w	sl, [r5], #1
 8011662:	1aea      	subs	r2, r5, r3
 8011664:	9b02      	ldr	r3, [sp, #8]
 8011666:	4293      	cmp	r3, r2
 8011668:	dd09      	ble.n	801167e <_dtoa_r+0xb56>
 801166a:	ee18 1a10 	vmov	r1, s16
 801166e:	2300      	movs	r3, #0
 8011670:	220a      	movs	r2, #10
 8011672:	4620      	mov	r0, r4
 8011674:	f000 fc44 	bl	8011f00 <__multadd>
 8011678:	ee08 0a10 	vmov	s16, r0
 801167c:	e7e7      	b.n	801164e <_dtoa_r+0xb26>
 801167e:	9b02      	ldr	r3, [sp, #8]
 8011680:	2b00      	cmp	r3, #0
 8011682:	bfc8      	it	gt
 8011684:	461d      	movgt	r5, r3
 8011686:	9b01      	ldr	r3, [sp, #4]
 8011688:	bfd8      	it	le
 801168a:	2501      	movle	r5, #1
 801168c:	441d      	add	r5, r3
 801168e:	f04f 0800 	mov.w	r8, #0
 8011692:	ee18 1a10 	vmov	r1, s16
 8011696:	2201      	movs	r2, #1
 8011698:	4620      	mov	r0, r4
 801169a:	f000 fe2b 	bl	80122f4 <__lshift>
 801169e:	4631      	mov	r1, r6
 80116a0:	ee08 0a10 	vmov	s16, r0
 80116a4:	f000 fe96 	bl	80123d4 <__mcmp>
 80116a8:	2800      	cmp	r0, #0
 80116aa:	dc91      	bgt.n	80115d0 <_dtoa_r+0xaa8>
 80116ac:	d102      	bne.n	80116b4 <_dtoa_r+0xb8c>
 80116ae:	f01a 0f01 	tst.w	sl, #1
 80116b2:	d18d      	bne.n	80115d0 <_dtoa_r+0xaa8>
 80116b4:	462b      	mov	r3, r5
 80116b6:	461d      	mov	r5, r3
 80116b8:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 80116bc:	2a30      	cmp	r2, #48	; 0x30
 80116be:	d0fa      	beq.n	80116b6 <_dtoa_r+0xb8e>
 80116c0:	e6d7      	b.n	8011472 <_dtoa_r+0x94a>
 80116c2:	9a01      	ldr	r2, [sp, #4]
 80116c4:	429a      	cmp	r2, r3
 80116c6:	d184      	bne.n	80115d2 <_dtoa_r+0xaaa>
 80116c8:	9b00      	ldr	r3, [sp, #0]
 80116ca:	3301      	adds	r3, #1
 80116cc:	9300      	str	r3, [sp, #0]
 80116ce:	2331      	movs	r3, #49	; 0x31
 80116d0:	7013      	strb	r3, [r2, #0]
 80116d2:	e6ce      	b.n	8011472 <_dtoa_r+0x94a>
 80116d4:	4b09      	ldr	r3, [pc, #36]	; (80116fc <_dtoa_r+0xbd4>)
 80116d6:	f7ff ba95 	b.w	8010c04 <_dtoa_r+0xdc>
 80116da:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80116dc:	2b00      	cmp	r3, #0
 80116de:	f47f aa6e 	bne.w	8010bbe <_dtoa_r+0x96>
 80116e2:	4b07      	ldr	r3, [pc, #28]	; (8011700 <_dtoa_r+0xbd8>)
 80116e4:	f7ff ba8e 	b.w	8010c04 <_dtoa_r+0xdc>
 80116e8:	9b02      	ldr	r3, [sp, #8]
 80116ea:	2b00      	cmp	r3, #0
 80116ec:	dcae      	bgt.n	801164c <_dtoa_r+0xb24>
 80116ee:	9b06      	ldr	r3, [sp, #24]
 80116f0:	2b02      	cmp	r3, #2
 80116f2:	f73f aea8 	bgt.w	8011446 <_dtoa_r+0x91e>
 80116f6:	e7a9      	b.n	801164c <_dtoa_r+0xb24>
 80116f8:	08017778 	.word	0x08017778
 80116fc:	0801757c 	.word	0x0801757c
 8011700:	080176f9 	.word	0x080176f9

08011704 <rshift>:
 8011704:	6903      	ldr	r3, [r0, #16]
 8011706:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 801170a:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 801170e:	ea4f 1261 	mov.w	r2, r1, asr #5
 8011712:	f100 0414 	add.w	r4, r0, #20
 8011716:	dd45      	ble.n	80117a4 <rshift+0xa0>
 8011718:	f011 011f 	ands.w	r1, r1, #31
 801171c:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 8011720:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 8011724:	d10c      	bne.n	8011740 <rshift+0x3c>
 8011726:	f100 0710 	add.w	r7, r0, #16
 801172a:	4629      	mov	r1, r5
 801172c:	42b1      	cmp	r1, r6
 801172e:	d334      	bcc.n	801179a <rshift+0x96>
 8011730:	1a9b      	subs	r3, r3, r2
 8011732:	009b      	lsls	r3, r3, #2
 8011734:	1eea      	subs	r2, r5, #3
 8011736:	4296      	cmp	r6, r2
 8011738:	bf38      	it	cc
 801173a:	2300      	movcc	r3, #0
 801173c:	4423      	add	r3, r4
 801173e:	e015      	b.n	801176c <rshift+0x68>
 8011740:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 8011744:	f1c1 0820 	rsb	r8, r1, #32
 8011748:	40cf      	lsrs	r7, r1
 801174a:	f105 0e04 	add.w	lr, r5, #4
 801174e:	46a1      	mov	r9, r4
 8011750:	4576      	cmp	r6, lr
 8011752:	46f4      	mov	ip, lr
 8011754:	d815      	bhi.n	8011782 <rshift+0x7e>
 8011756:	1a9a      	subs	r2, r3, r2
 8011758:	0092      	lsls	r2, r2, #2
 801175a:	3a04      	subs	r2, #4
 801175c:	3501      	adds	r5, #1
 801175e:	42ae      	cmp	r6, r5
 8011760:	bf38      	it	cc
 8011762:	2200      	movcc	r2, #0
 8011764:	18a3      	adds	r3, r4, r2
 8011766:	50a7      	str	r7, [r4, r2]
 8011768:	b107      	cbz	r7, 801176c <rshift+0x68>
 801176a:	3304      	adds	r3, #4
 801176c:	1b1a      	subs	r2, r3, r4
 801176e:	42a3      	cmp	r3, r4
 8011770:	ea4f 02a2 	mov.w	r2, r2, asr #2
 8011774:	bf08      	it	eq
 8011776:	2300      	moveq	r3, #0
 8011778:	6102      	str	r2, [r0, #16]
 801177a:	bf08      	it	eq
 801177c:	6143      	streq	r3, [r0, #20]
 801177e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8011782:	f8dc c000 	ldr.w	ip, [ip]
 8011786:	fa0c fc08 	lsl.w	ip, ip, r8
 801178a:	ea4c 0707 	orr.w	r7, ip, r7
 801178e:	f849 7b04 	str.w	r7, [r9], #4
 8011792:	f85e 7b04 	ldr.w	r7, [lr], #4
 8011796:	40cf      	lsrs	r7, r1
 8011798:	e7da      	b.n	8011750 <rshift+0x4c>
 801179a:	f851 cb04 	ldr.w	ip, [r1], #4
 801179e:	f847 cf04 	str.w	ip, [r7, #4]!
 80117a2:	e7c3      	b.n	801172c <rshift+0x28>
 80117a4:	4623      	mov	r3, r4
 80117a6:	e7e1      	b.n	801176c <rshift+0x68>

080117a8 <__hexdig_fun>:
 80117a8:	f1a0 0330 	sub.w	r3, r0, #48	; 0x30
 80117ac:	2b09      	cmp	r3, #9
 80117ae:	d802      	bhi.n	80117b6 <__hexdig_fun+0xe>
 80117b0:	3820      	subs	r0, #32
 80117b2:	b2c0      	uxtb	r0, r0
 80117b4:	4770      	bx	lr
 80117b6:	f1a0 0361 	sub.w	r3, r0, #97	; 0x61
 80117ba:	2b05      	cmp	r3, #5
 80117bc:	d801      	bhi.n	80117c2 <__hexdig_fun+0x1a>
 80117be:	3847      	subs	r0, #71	; 0x47
 80117c0:	e7f7      	b.n	80117b2 <__hexdig_fun+0xa>
 80117c2:	f1a0 0341 	sub.w	r3, r0, #65	; 0x41
 80117c6:	2b05      	cmp	r3, #5
 80117c8:	d801      	bhi.n	80117ce <__hexdig_fun+0x26>
 80117ca:	3827      	subs	r0, #39	; 0x27
 80117cc:	e7f1      	b.n	80117b2 <__hexdig_fun+0xa>
 80117ce:	2000      	movs	r0, #0
 80117d0:	4770      	bx	lr
	...

080117d4 <__gethex>:
 80117d4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80117d8:	ed2d 8b02 	vpush	{d8}
 80117dc:	b089      	sub	sp, #36	; 0x24
 80117de:	ee08 0a10 	vmov	s16, r0
 80117e2:	9304      	str	r3, [sp, #16]
 80117e4:	4bb4      	ldr	r3, [pc, #720]	; (8011ab8 <__gethex+0x2e4>)
 80117e6:	681b      	ldr	r3, [r3, #0]
 80117e8:	9301      	str	r3, [sp, #4]
 80117ea:	4618      	mov	r0, r3
 80117ec:	468b      	mov	fp, r1
 80117ee:	4690      	mov	r8, r2
 80117f0:	f7ee fcee 	bl	80001d0 <strlen>
 80117f4:	9b01      	ldr	r3, [sp, #4]
 80117f6:	f8db 2000 	ldr.w	r2, [fp]
 80117fa:	4403      	add	r3, r0
 80117fc:	4682      	mov	sl, r0
 80117fe:	f813 3c01 	ldrb.w	r3, [r3, #-1]
 8011802:	9305      	str	r3, [sp, #20]
 8011804:	1c93      	adds	r3, r2, #2
 8011806:	f1c2 22ff 	rsb	r2, r2, #4278255360	; 0xff00ff00
 801180a:	f502 027f 	add.w	r2, r2, #16711680	; 0xff0000
 801180e:	32fe      	adds	r2, #254	; 0xfe
 8011810:	18d1      	adds	r1, r2, r3
 8011812:	461f      	mov	r7, r3
 8011814:	f813 0b01 	ldrb.w	r0, [r3], #1
 8011818:	9100      	str	r1, [sp, #0]
 801181a:	2830      	cmp	r0, #48	; 0x30
 801181c:	d0f8      	beq.n	8011810 <__gethex+0x3c>
 801181e:	f7ff ffc3 	bl	80117a8 <__hexdig_fun>
 8011822:	4604      	mov	r4, r0
 8011824:	2800      	cmp	r0, #0
 8011826:	d13a      	bne.n	801189e <__gethex+0xca>
 8011828:	9901      	ldr	r1, [sp, #4]
 801182a:	4652      	mov	r2, sl
 801182c:	4638      	mov	r0, r7
 801182e:	f001 fa33 	bl	8012c98 <strncmp>
 8011832:	4605      	mov	r5, r0
 8011834:	2800      	cmp	r0, #0
 8011836:	d168      	bne.n	801190a <__gethex+0x136>
 8011838:	f817 000a 	ldrb.w	r0, [r7, sl]
 801183c:	eb07 060a 	add.w	r6, r7, sl
 8011840:	f7ff ffb2 	bl	80117a8 <__hexdig_fun>
 8011844:	2800      	cmp	r0, #0
 8011846:	d062      	beq.n	801190e <__gethex+0x13a>
 8011848:	4633      	mov	r3, r6
 801184a:	7818      	ldrb	r0, [r3, #0]
 801184c:	2830      	cmp	r0, #48	; 0x30
 801184e:	461f      	mov	r7, r3
 8011850:	f103 0301 	add.w	r3, r3, #1
 8011854:	d0f9      	beq.n	801184a <__gethex+0x76>
 8011856:	f7ff ffa7 	bl	80117a8 <__hexdig_fun>
 801185a:	2301      	movs	r3, #1
 801185c:	fab0 f480 	clz	r4, r0
 8011860:	0964      	lsrs	r4, r4, #5
 8011862:	4635      	mov	r5, r6
 8011864:	9300      	str	r3, [sp, #0]
 8011866:	463a      	mov	r2, r7
 8011868:	4616      	mov	r6, r2
 801186a:	3201      	adds	r2, #1
 801186c:	7830      	ldrb	r0, [r6, #0]
 801186e:	f7ff ff9b 	bl	80117a8 <__hexdig_fun>
 8011872:	2800      	cmp	r0, #0
 8011874:	d1f8      	bne.n	8011868 <__gethex+0x94>
 8011876:	9901      	ldr	r1, [sp, #4]
 8011878:	4652      	mov	r2, sl
 801187a:	4630      	mov	r0, r6
 801187c:	f001 fa0c 	bl	8012c98 <strncmp>
 8011880:	b980      	cbnz	r0, 80118a4 <__gethex+0xd0>
 8011882:	b94d      	cbnz	r5, 8011898 <__gethex+0xc4>
 8011884:	eb06 050a 	add.w	r5, r6, sl
 8011888:	462a      	mov	r2, r5
 801188a:	4616      	mov	r6, r2
 801188c:	3201      	adds	r2, #1
 801188e:	7830      	ldrb	r0, [r6, #0]
 8011890:	f7ff ff8a 	bl	80117a8 <__hexdig_fun>
 8011894:	2800      	cmp	r0, #0
 8011896:	d1f8      	bne.n	801188a <__gethex+0xb6>
 8011898:	1bad      	subs	r5, r5, r6
 801189a:	00ad      	lsls	r5, r5, #2
 801189c:	e004      	b.n	80118a8 <__gethex+0xd4>
 801189e:	2400      	movs	r4, #0
 80118a0:	4625      	mov	r5, r4
 80118a2:	e7e0      	b.n	8011866 <__gethex+0x92>
 80118a4:	2d00      	cmp	r5, #0
 80118a6:	d1f7      	bne.n	8011898 <__gethex+0xc4>
 80118a8:	7833      	ldrb	r3, [r6, #0]
 80118aa:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 80118ae:	2b50      	cmp	r3, #80	; 0x50
 80118b0:	d13b      	bne.n	801192a <__gethex+0x156>
 80118b2:	7873      	ldrb	r3, [r6, #1]
 80118b4:	2b2b      	cmp	r3, #43	; 0x2b
 80118b6:	d02c      	beq.n	8011912 <__gethex+0x13e>
 80118b8:	2b2d      	cmp	r3, #45	; 0x2d
 80118ba:	d02e      	beq.n	801191a <__gethex+0x146>
 80118bc:	1c71      	adds	r1, r6, #1
 80118be:	f04f 0900 	mov.w	r9, #0
 80118c2:	7808      	ldrb	r0, [r1, #0]
 80118c4:	f7ff ff70 	bl	80117a8 <__hexdig_fun>
 80118c8:	1e43      	subs	r3, r0, #1
 80118ca:	b2db      	uxtb	r3, r3
 80118cc:	2b18      	cmp	r3, #24
 80118ce:	d82c      	bhi.n	801192a <__gethex+0x156>
 80118d0:	f1a0 0210 	sub.w	r2, r0, #16
 80118d4:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 80118d8:	f7ff ff66 	bl	80117a8 <__hexdig_fun>
 80118dc:	1e43      	subs	r3, r0, #1
 80118de:	b2db      	uxtb	r3, r3
 80118e0:	2b18      	cmp	r3, #24
 80118e2:	d91d      	bls.n	8011920 <__gethex+0x14c>
 80118e4:	f1b9 0f00 	cmp.w	r9, #0
 80118e8:	d000      	beq.n	80118ec <__gethex+0x118>
 80118ea:	4252      	negs	r2, r2
 80118ec:	4415      	add	r5, r2
 80118ee:	f8cb 1000 	str.w	r1, [fp]
 80118f2:	b1e4      	cbz	r4, 801192e <__gethex+0x15a>
 80118f4:	9b00      	ldr	r3, [sp, #0]
 80118f6:	2b00      	cmp	r3, #0
 80118f8:	bf14      	ite	ne
 80118fa:	2700      	movne	r7, #0
 80118fc:	2706      	moveq	r7, #6
 80118fe:	4638      	mov	r0, r7
 8011900:	b009      	add	sp, #36	; 0x24
 8011902:	ecbd 8b02 	vpop	{d8}
 8011906:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801190a:	463e      	mov	r6, r7
 801190c:	4625      	mov	r5, r4
 801190e:	2401      	movs	r4, #1
 8011910:	e7ca      	b.n	80118a8 <__gethex+0xd4>
 8011912:	f04f 0900 	mov.w	r9, #0
 8011916:	1cb1      	adds	r1, r6, #2
 8011918:	e7d3      	b.n	80118c2 <__gethex+0xee>
 801191a:	f04f 0901 	mov.w	r9, #1
 801191e:	e7fa      	b.n	8011916 <__gethex+0x142>
 8011920:	230a      	movs	r3, #10
 8011922:	fb03 0202 	mla	r2, r3, r2, r0
 8011926:	3a10      	subs	r2, #16
 8011928:	e7d4      	b.n	80118d4 <__gethex+0x100>
 801192a:	4631      	mov	r1, r6
 801192c:	e7df      	b.n	80118ee <__gethex+0x11a>
 801192e:	1bf3      	subs	r3, r6, r7
 8011930:	3b01      	subs	r3, #1
 8011932:	4621      	mov	r1, r4
 8011934:	2b07      	cmp	r3, #7
 8011936:	dc0b      	bgt.n	8011950 <__gethex+0x17c>
 8011938:	ee18 0a10 	vmov	r0, s16
 801193c:	f000 fa7e 	bl	8011e3c <_Balloc>
 8011940:	4604      	mov	r4, r0
 8011942:	b940      	cbnz	r0, 8011956 <__gethex+0x182>
 8011944:	4b5d      	ldr	r3, [pc, #372]	; (8011abc <__gethex+0x2e8>)
 8011946:	4602      	mov	r2, r0
 8011948:	21de      	movs	r1, #222	; 0xde
 801194a:	485d      	ldr	r0, [pc, #372]	; (8011ac0 <__gethex+0x2ec>)
 801194c:	f001 f9c6 	bl	8012cdc <__assert_func>
 8011950:	3101      	adds	r1, #1
 8011952:	105b      	asrs	r3, r3, #1
 8011954:	e7ee      	b.n	8011934 <__gethex+0x160>
 8011956:	f100 0914 	add.w	r9, r0, #20
 801195a:	f04f 0b00 	mov.w	fp, #0
 801195e:	f1ca 0301 	rsb	r3, sl, #1
 8011962:	f8cd 9008 	str.w	r9, [sp, #8]
 8011966:	f8cd b000 	str.w	fp, [sp]
 801196a:	9306      	str	r3, [sp, #24]
 801196c:	42b7      	cmp	r7, r6
 801196e:	d340      	bcc.n	80119f2 <__gethex+0x21e>
 8011970:	9802      	ldr	r0, [sp, #8]
 8011972:	9b00      	ldr	r3, [sp, #0]
 8011974:	f840 3b04 	str.w	r3, [r0], #4
 8011978:	eba0 0009 	sub.w	r0, r0, r9
 801197c:	1080      	asrs	r0, r0, #2
 801197e:	0146      	lsls	r6, r0, #5
 8011980:	6120      	str	r0, [r4, #16]
 8011982:	4618      	mov	r0, r3
 8011984:	f000 fb4c 	bl	8012020 <__hi0bits>
 8011988:	1a30      	subs	r0, r6, r0
 801198a:	f8d8 6000 	ldr.w	r6, [r8]
 801198e:	42b0      	cmp	r0, r6
 8011990:	dd63      	ble.n	8011a5a <__gethex+0x286>
 8011992:	1b87      	subs	r7, r0, r6
 8011994:	4639      	mov	r1, r7
 8011996:	4620      	mov	r0, r4
 8011998:	f000 fef0 	bl	801277c <__any_on>
 801199c:	4682      	mov	sl, r0
 801199e:	b1a8      	cbz	r0, 80119cc <__gethex+0x1f8>
 80119a0:	1e7b      	subs	r3, r7, #1
 80119a2:	1159      	asrs	r1, r3, #5
 80119a4:	f003 021f 	and.w	r2, r3, #31
 80119a8:	f859 1021 	ldr.w	r1, [r9, r1, lsl #2]
 80119ac:	f04f 0a01 	mov.w	sl, #1
 80119b0:	fa0a f202 	lsl.w	r2, sl, r2
 80119b4:	420a      	tst	r2, r1
 80119b6:	d009      	beq.n	80119cc <__gethex+0x1f8>
 80119b8:	4553      	cmp	r3, sl
 80119ba:	dd05      	ble.n	80119c8 <__gethex+0x1f4>
 80119bc:	1eb9      	subs	r1, r7, #2
 80119be:	4620      	mov	r0, r4
 80119c0:	f000 fedc 	bl	801277c <__any_on>
 80119c4:	2800      	cmp	r0, #0
 80119c6:	d145      	bne.n	8011a54 <__gethex+0x280>
 80119c8:	f04f 0a02 	mov.w	sl, #2
 80119cc:	4639      	mov	r1, r7
 80119ce:	4620      	mov	r0, r4
 80119d0:	f7ff fe98 	bl	8011704 <rshift>
 80119d4:	443d      	add	r5, r7
 80119d6:	f8d8 3008 	ldr.w	r3, [r8, #8]
 80119da:	42ab      	cmp	r3, r5
 80119dc:	da4c      	bge.n	8011a78 <__gethex+0x2a4>
 80119de:	ee18 0a10 	vmov	r0, s16
 80119e2:	4621      	mov	r1, r4
 80119e4:	f000 fa6a 	bl	8011ebc <_Bfree>
 80119e8:	9a14      	ldr	r2, [sp, #80]	; 0x50
 80119ea:	2300      	movs	r3, #0
 80119ec:	6013      	str	r3, [r2, #0]
 80119ee:	27a3      	movs	r7, #163	; 0xa3
 80119f0:	e785      	b.n	80118fe <__gethex+0x12a>
 80119f2:	1e73      	subs	r3, r6, #1
 80119f4:	9a05      	ldr	r2, [sp, #20]
 80119f6:	9303      	str	r3, [sp, #12]
 80119f8:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 80119fc:	4293      	cmp	r3, r2
 80119fe:	d019      	beq.n	8011a34 <__gethex+0x260>
 8011a00:	f1bb 0f20 	cmp.w	fp, #32
 8011a04:	d107      	bne.n	8011a16 <__gethex+0x242>
 8011a06:	9b02      	ldr	r3, [sp, #8]
 8011a08:	9a00      	ldr	r2, [sp, #0]
 8011a0a:	f843 2b04 	str.w	r2, [r3], #4
 8011a0e:	9302      	str	r3, [sp, #8]
 8011a10:	2300      	movs	r3, #0
 8011a12:	9300      	str	r3, [sp, #0]
 8011a14:	469b      	mov	fp, r3
 8011a16:	f816 0c01 	ldrb.w	r0, [r6, #-1]
 8011a1a:	f7ff fec5 	bl	80117a8 <__hexdig_fun>
 8011a1e:	9b00      	ldr	r3, [sp, #0]
 8011a20:	f000 000f 	and.w	r0, r0, #15
 8011a24:	fa00 f00b 	lsl.w	r0, r0, fp
 8011a28:	4303      	orrs	r3, r0
 8011a2a:	9300      	str	r3, [sp, #0]
 8011a2c:	f10b 0b04 	add.w	fp, fp, #4
 8011a30:	9b03      	ldr	r3, [sp, #12]
 8011a32:	e00d      	b.n	8011a50 <__gethex+0x27c>
 8011a34:	9b03      	ldr	r3, [sp, #12]
 8011a36:	9a06      	ldr	r2, [sp, #24]
 8011a38:	4413      	add	r3, r2
 8011a3a:	42bb      	cmp	r3, r7
 8011a3c:	d3e0      	bcc.n	8011a00 <__gethex+0x22c>
 8011a3e:	4618      	mov	r0, r3
 8011a40:	9901      	ldr	r1, [sp, #4]
 8011a42:	9307      	str	r3, [sp, #28]
 8011a44:	4652      	mov	r2, sl
 8011a46:	f001 f927 	bl	8012c98 <strncmp>
 8011a4a:	9b07      	ldr	r3, [sp, #28]
 8011a4c:	2800      	cmp	r0, #0
 8011a4e:	d1d7      	bne.n	8011a00 <__gethex+0x22c>
 8011a50:	461e      	mov	r6, r3
 8011a52:	e78b      	b.n	801196c <__gethex+0x198>
 8011a54:	f04f 0a03 	mov.w	sl, #3
 8011a58:	e7b8      	b.n	80119cc <__gethex+0x1f8>
 8011a5a:	da0a      	bge.n	8011a72 <__gethex+0x29e>
 8011a5c:	1a37      	subs	r7, r6, r0
 8011a5e:	4621      	mov	r1, r4
 8011a60:	ee18 0a10 	vmov	r0, s16
 8011a64:	463a      	mov	r2, r7
 8011a66:	f000 fc45 	bl	80122f4 <__lshift>
 8011a6a:	1bed      	subs	r5, r5, r7
 8011a6c:	4604      	mov	r4, r0
 8011a6e:	f100 0914 	add.w	r9, r0, #20
 8011a72:	f04f 0a00 	mov.w	sl, #0
 8011a76:	e7ae      	b.n	80119d6 <__gethex+0x202>
 8011a78:	f8d8 0004 	ldr.w	r0, [r8, #4]
 8011a7c:	42a8      	cmp	r0, r5
 8011a7e:	dd72      	ble.n	8011b66 <__gethex+0x392>
 8011a80:	1b45      	subs	r5, r0, r5
 8011a82:	42ae      	cmp	r6, r5
 8011a84:	dc36      	bgt.n	8011af4 <__gethex+0x320>
 8011a86:	f8d8 300c 	ldr.w	r3, [r8, #12]
 8011a8a:	2b02      	cmp	r3, #2
 8011a8c:	d02a      	beq.n	8011ae4 <__gethex+0x310>
 8011a8e:	2b03      	cmp	r3, #3
 8011a90:	d02c      	beq.n	8011aec <__gethex+0x318>
 8011a92:	2b01      	cmp	r3, #1
 8011a94:	d11c      	bne.n	8011ad0 <__gethex+0x2fc>
 8011a96:	42ae      	cmp	r6, r5
 8011a98:	d11a      	bne.n	8011ad0 <__gethex+0x2fc>
 8011a9a:	2e01      	cmp	r6, #1
 8011a9c:	d112      	bne.n	8011ac4 <__gethex+0x2f0>
 8011a9e:	9a04      	ldr	r2, [sp, #16]
 8011aa0:	f8d8 3004 	ldr.w	r3, [r8, #4]
 8011aa4:	6013      	str	r3, [r2, #0]
 8011aa6:	2301      	movs	r3, #1
 8011aa8:	6123      	str	r3, [r4, #16]
 8011aaa:	f8c9 3000 	str.w	r3, [r9]
 8011aae:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8011ab0:	2762      	movs	r7, #98	; 0x62
 8011ab2:	601c      	str	r4, [r3, #0]
 8011ab4:	e723      	b.n	80118fe <__gethex+0x12a>
 8011ab6:	bf00      	nop
 8011ab8:	080177f0 	.word	0x080177f0
 8011abc:	08017778 	.word	0x08017778
 8011ac0:	08017789 	.word	0x08017789
 8011ac4:	1e71      	subs	r1, r6, #1
 8011ac6:	4620      	mov	r0, r4
 8011ac8:	f000 fe58 	bl	801277c <__any_on>
 8011acc:	2800      	cmp	r0, #0
 8011ace:	d1e6      	bne.n	8011a9e <__gethex+0x2ca>
 8011ad0:	ee18 0a10 	vmov	r0, s16
 8011ad4:	4621      	mov	r1, r4
 8011ad6:	f000 f9f1 	bl	8011ebc <_Bfree>
 8011ada:	9a14      	ldr	r2, [sp, #80]	; 0x50
 8011adc:	2300      	movs	r3, #0
 8011ade:	6013      	str	r3, [r2, #0]
 8011ae0:	2750      	movs	r7, #80	; 0x50
 8011ae2:	e70c      	b.n	80118fe <__gethex+0x12a>
 8011ae4:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8011ae6:	2b00      	cmp	r3, #0
 8011ae8:	d1f2      	bne.n	8011ad0 <__gethex+0x2fc>
 8011aea:	e7d8      	b.n	8011a9e <__gethex+0x2ca>
 8011aec:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8011aee:	2b00      	cmp	r3, #0
 8011af0:	d1d5      	bne.n	8011a9e <__gethex+0x2ca>
 8011af2:	e7ed      	b.n	8011ad0 <__gethex+0x2fc>
 8011af4:	1e6f      	subs	r7, r5, #1
 8011af6:	f1ba 0f00 	cmp.w	sl, #0
 8011afa:	d131      	bne.n	8011b60 <__gethex+0x38c>
 8011afc:	b127      	cbz	r7, 8011b08 <__gethex+0x334>
 8011afe:	4639      	mov	r1, r7
 8011b00:	4620      	mov	r0, r4
 8011b02:	f000 fe3b 	bl	801277c <__any_on>
 8011b06:	4682      	mov	sl, r0
 8011b08:	117b      	asrs	r3, r7, #5
 8011b0a:	2101      	movs	r1, #1
 8011b0c:	f859 3023 	ldr.w	r3, [r9, r3, lsl #2]
 8011b10:	f007 071f 	and.w	r7, r7, #31
 8011b14:	fa01 f707 	lsl.w	r7, r1, r7
 8011b18:	421f      	tst	r7, r3
 8011b1a:	4629      	mov	r1, r5
 8011b1c:	4620      	mov	r0, r4
 8011b1e:	bf18      	it	ne
 8011b20:	f04a 0a02 	orrne.w	sl, sl, #2
 8011b24:	1b76      	subs	r6, r6, r5
 8011b26:	f7ff fded 	bl	8011704 <rshift>
 8011b2a:	f8d8 5004 	ldr.w	r5, [r8, #4]
 8011b2e:	2702      	movs	r7, #2
 8011b30:	f1ba 0f00 	cmp.w	sl, #0
 8011b34:	d048      	beq.n	8011bc8 <__gethex+0x3f4>
 8011b36:	f8d8 300c 	ldr.w	r3, [r8, #12]
 8011b3a:	2b02      	cmp	r3, #2
 8011b3c:	d015      	beq.n	8011b6a <__gethex+0x396>
 8011b3e:	2b03      	cmp	r3, #3
 8011b40:	d017      	beq.n	8011b72 <__gethex+0x39e>
 8011b42:	2b01      	cmp	r3, #1
 8011b44:	d109      	bne.n	8011b5a <__gethex+0x386>
 8011b46:	f01a 0f02 	tst.w	sl, #2
 8011b4a:	d006      	beq.n	8011b5a <__gethex+0x386>
 8011b4c:	f8d9 0000 	ldr.w	r0, [r9]
 8011b50:	ea4a 0a00 	orr.w	sl, sl, r0
 8011b54:	f01a 0f01 	tst.w	sl, #1
 8011b58:	d10e      	bne.n	8011b78 <__gethex+0x3a4>
 8011b5a:	f047 0710 	orr.w	r7, r7, #16
 8011b5e:	e033      	b.n	8011bc8 <__gethex+0x3f4>
 8011b60:	f04f 0a01 	mov.w	sl, #1
 8011b64:	e7d0      	b.n	8011b08 <__gethex+0x334>
 8011b66:	2701      	movs	r7, #1
 8011b68:	e7e2      	b.n	8011b30 <__gethex+0x35c>
 8011b6a:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8011b6c:	f1c3 0301 	rsb	r3, r3, #1
 8011b70:	9315      	str	r3, [sp, #84]	; 0x54
 8011b72:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8011b74:	2b00      	cmp	r3, #0
 8011b76:	d0f0      	beq.n	8011b5a <__gethex+0x386>
 8011b78:	f8d4 b010 	ldr.w	fp, [r4, #16]
 8011b7c:	f104 0314 	add.w	r3, r4, #20
 8011b80:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 8011b84:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 8011b88:	f04f 0c00 	mov.w	ip, #0
 8011b8c:	4618      	mov	r0, r3
 8011b8e:	f853 2b04 	ldr.w	r2, [r3], #4
 8011b92:	f1b2 3fff 	cmp.w	r2, #4294967295
 8011b96:	d01c      	beq.n	8011bd2 <__gethex+0x3fe>
 8011b98:	3201      	adds	r2, #1
 8011b9a:	6002      	str	r2, [r0, #0]
 8011b9c:	2f02      	cmp	r7, #2
 8011b9e:	f104 0314 	add.w	r3, r4, #20
 8011ba2:	d13f      	bne.n	8011c24 <__gethex+0x450>
 8011ba4:	f8d8 2000 	ldr.w	r2, [r8]
 8011ba8:	3a01      	subs	r2, #1
 8011baa:	42b2      	cmp	r2, r6
 8011bac:	d10a      	bne.n	8011bc4 <__gethex+0x3f0>
 8011bae:	1171      	asrs	r1, r6, #5
 8011bb0:	2201      	movs	r2, #1
 8011bb2:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8011bb6:	f006 061f 	and.w	r6, r6, #31
 8011bba:	fa02 f606 	lsl.w	r6, r2, r6
 8011bbe:	421e      	tst	r6, r3
 8011bc0:	bf18      	it	ne
 8011bc2:	4617      	movne	r7, r2
 8011bc4:	f047 0720 	orr.w	r7, r7, #32
 8011bc8:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8011bca:	601c      	str	r4, [r3, #0]
 8011bcc:	9b04      	ldr	r3, [sp, #16]
 8011bce:	601d      	str	r5, [r3, #0]
 8011bd0:	e695      	b.n	80118fe <__gethex+0x12a>
 8011bd2:	4299      	cmp	r1, r3
 8011bd4:	f843 cc04 	str.w	ip, [r3, #-4]
 8011bd8:	d8d8      	bhi.n	8011b8c <__gethex+0x3b8>
 8011bda:	68a3      	ldr	r3, [r4, #8]
 8011bdc:	459b      	cmp	fp, r3
 8011bde:	db19      	blt.n	8011c14 <__gethex+0x440>
 8011be0:	6861      	ldr	r1, [r4, #4]
 8011be2:	ee18 0a10 	vmov	r0, s16
 8011be6:	3101      	adds	r1, #1
 8011be8:	f000 f928 	bl	8011e3c <_Balloc>
 8011bec:	4681      	mov	r9, r0
 8011bee:	b918      	cbnz	r0, 8011bf8 <__gethex+0x424>
 8011bf0:	4b1a      	ldr	r3, [pc, #104]	; (8011c5c <__gethex+0x488>)
 8011bf2:	4602      	mov	r2, r0
 8011bf4:	2184      	movs	r1, #132	; 0x84
 8011bf6:	e6a8      	b.n	801194a <__gethex+0x176>
 8011bf8:	6922      	ldr	r2, [r4, #16]
 8011bfa:	3202      	adds	r2, #2
 8011bfc:	f104 010c 	add.w	r1, r4, #12
 8011c00:	0092      	lsls	r2, r2, #2
 8011c02:	300c      	adds	r0, #12
 8011c04:	f000 f90c 	bl	8011e20 <memcpy>
 8011c08:	4621      	mov	r1, r4
 8011c0a:	ee18 0a10 	vmov	r0, s16
 8011c0e:	f000 f955 	bl	8011ebc <_Bfree>
 8011c12:	464c      	mov	r4, r9
 8011c14:	6923      	ldr	r3, [r4, #16]
 8011c16:	1c5a      	adds	r2, r3, #1
 8011c18:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8011c1c:	6122      	str	r2, [r4, #16]
 8011c1e:	2201      	movs	r2, #1
 8011c20:	615a      	str	r2, [r3, #20]
 8011c22:	e7bb      	b.n	8011b9c <__gethex+0x3c8>
 8011c24:	6922      	ldr	r2, [r4, #16]
 8011c26:	455a      	cmp	r2, fp
 8011c28:	dd0b      	ble.n	8011c42 <__gethex+0x46e>
 8011c2a:	2101      	movs	r1, #1
 8011c2c:	4620      	mov	r0, r4
 8011c2e:	f7ff fd69 	bl	8011704 <rshift>
 8011c32:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8011c36:	3501      	adds	r5, #1
 8011c38:	42ab      	cmp	r3, r5
 8011c3a:	f6ff aed0 	blt.w	80119de <__gethex+0x20a>
 8011c3e:	2701      	movs	r7, #1
 8011c40:	e7c0      	b.n	8011bc4 <__gethex+0x3f0>
 8011c42:	f016 061f 	ands.w	r6, r6, #31
 8011c46:	d0fa      	beq.n	8011c3e <__gethex+0x46a>
 8011c48:	4453      	add	r3, sl
 8011c4a:	f1c6 0620 	rsb	r6, r6, #32
 8011c4e:	f853 0c04 	ldr.w	r0, [r3, #-4]
 8011c52:	f000 f9e5 	bl	8012020 <__hi0bits>
 8011c56:	42b0      	cmp	r0, r6
 8011c58:	dbe7      	blt.n	8011c2a <__gethex+0x456>
 8011c5a:	e7f0      	b.n	8011c3e <__gethex+0x46a>
 8011c5c:	08017778 	.word	0x08017778

08011c60 <L_shift>:
 8011c60:	f1c2 0208 	rsb	r2, r2, #8
 8011c64:	0092      	lsls	r2, r2, #2
 8011c66:	b570      	push	{r4, r5, r6, lr}
 8011c68:	f1c2 0620 	rsb	r6, r2, #32
 8011c6c:	6843      	ldr	r3, [r0, #4]
 8011c6e:	6804      	ldr	r4, [r0, #0]
 8011c70:	fa03 f506 	lsl.w	r5, r3, r6
 8011c74:	432c      	orrs	r4, r5
 8011c76:	40d3      	lsrs	r3, r2
 8011c78:	6004      	str	r4, [r0, #0]
 8011c7a:	f840 3f04 	str.w	r3, [r0, #4]!
 8011c7e:	4288      	cmp	r0, r1
 8011c80:	d3f4      	bcc.n	8011c6c <L_shift+0xc>
 8011c82:	bd70      	pop	{r4, r5, r6, pc}

08011c84 <__match>:
 8011c84:	b530      	push	{r4, r5, lr}
 8011c86:	6803      	ldr	r3, [r0, #0]
 8011c88:	3301      	adds	r3, #1
 8011c8a:	f811 4b01 	ldrb.w	r4, [r1], #1
 8011c8e:	b914      	cbnz	r4, 8011c96 <__match+0x12>
 8011c90:	6003      	str	r3, [r0, #0]
 8011c92:	2001      	movs	r0, #1
 8011c94:	bd30      	pop	{r4, r5, pc}
 8011c96:	f813 2b01 	ldrb.w	r2, [r3], #1
 8011c9a:	f1a2 0541 	sub.w	r5, r2, #65	; 0x41
 8011c9e:	2d19      	cmp	r5, #25
 8011ca0:	bf98      	it	ls
 8011ca2:	3220      	addls	r2, #32
 8011ca4:	42a2      	cmp	r2, r4
 8011ca6:	d0f0      	beq.n	8011c8a <__match+0x6>
 8011ca8:	2000      	movs	r0, #0
 8011caa:	e7f3      	b.n	8011c94 <__match+0x10>

08011cac <__hexnan>:
 8011cac:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8011cb0:	680b      	ldr	r3, [r1, #0]
 8011cb2:	115e      	asrs	r6, r3, #5
 8011cb4:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 8011cb8:	f013 031f 	ands.w	r3, r3, #31
 8011cbc:	b087      	sub	sp, #28
 8011cbe:	bf18      	it	ne
 8011cc0:	3604      	addne	r6, #4
 8011cc2:	2500      	movs	r5, #0
 8011cc4:	1f37      	subs	r7, r6, #4
 8011cc6:	4690      	mov	r8, r2
 8011cc8:	6802      	ldr	r2, [r0, #0]
 8011cca:	9301      	str	r3, [sp, #4]
 8011ccc:	4682      	mov	sl, r0
 8011cce:	f846 5c04 	str.w	r5, [r6, #-4]
 8011cd2:	46b9      	mov	r9, r7
 8011cd4:	463c      	mov	r4, r7
 8011cd6:	9502      	str	r5, [sp, #8]
 8011cd8:	46ab      	mov	fp, r5
 8011cda:	7851      	ldrb	r1, [r2, #1]
 8011cdc:	1c53      	adds	r3, r2, #1
 8011cde:	9303      	str	r3, [sp, #12]
 8011ce0:	b341      	cbz	r1, 8011d34 <__hexnan+0x88>
 8011ce2:	4608      	mov	r0, r1
 8011ce4:	9205      	str	r2, [sp, #20]
 8011ce6:	9104      	str	r1, [sp, #16]
 8011ce8:	f7ff fd5e 	bl	80117a8 <__hexdig_fun>
 8011cec:	2800      	cmp	r0, #0
 8011cee:	d14f      	bne.n	8011d90 <__hexnan+0xe4>
 8011cf0:	9904      	ldr	r1, [sp, #16]
 8011cf2:	9a05      	ldr	r2, [sp, #20]
 8011cf4:	2920      	cmp	r1, #32
 8011cf6:	d818      	bhi.n	8011d2a <__hexnan+0x7e>
 8011cf8:	9b02      	ldr	r3, [sp, #8]
 8011cfa:	459b      	cmp	fp, r3
 8011cfc:	dd13      	ble.n	8011d26 <__hexnan+0x7a>
 8011cfe:	454c      	cmp	r4, r9
 8011d00:	d206      	bcs.n	8011d10 <__hexnan+0x64>
 8011d02:	2d07      	cmp	r5, #7
 8011d04:	dc04      	bgt.n	8011d10 <__hexnan+0x64>
 8011d06:	462a      	mov	r2, r5
 8011d08:	4649      	mov	r1, r9
 8011d0a:	4620      	mov	r0, r4
 8011d0c:	f7ff ffa8 	bl	8011c60 <L_shift>
 8011d10:	4544      	cmp	r4, r8
 8011d12:	d950      	bls.n	8011db6 <__hexnan+0x10a>
 8011d14:	2300      	movs	r3, #0
 8011d16:	f1a4 0904 	sub.w	r9, r4, #4
 8011d1a:	f844 3c04 	str.w	r3, [r4, #-4]
 8011d1e:	f8cd b008 	str.w	fp, [sp, #8]
 8011d22:	464c      	mov	r4, r9
 8011d24:	461d      	mov	r5, r3
 8011d26:	9a03      	ldr	r2, [sp, #12]
 8011d28:	e7d7      	b.n	8011cda <__hexnan+0x2e>
 8011d2a:	2929      	cmp	r1, #41	; 0x29
 8011d2c:	d156      	bne.n	8011ddc <__hexnan+0x130>
 8011d2e:	3202      	adds	r2, #2
 8011d30:	f8ca 2000 	str.w	r2, [sl]
 8011d34:	f1bb 0f00 	cmp.w	fp, #0
 8011d38:	d050      	beq.n	8011ddc <__hexnan+0x130>
 8011d3a:	454c      	cmp	r4, r9
 8011d3c:	d206      	bcs.n	8011d4c <__hexnan+0xa0>
 8011d3e:	2d07      	cmp	r5, #7
 8011d40:	dc04      	bgt.n	8011d4c <__hexnan+0xa0>
 8011d42:	462a      	mov	r2, r5
 8011d44:	4649      	mov	r1, r9
 8011d46:	4620      	mov	r0, r4
 8011d48:	f7ff ff8a 	bl	8011c60 <L_shift>
 8011d4c:	4544      	cmp	r4, r8
 8011d4e:	d934      	bls.n	8011dba <__hexnan+0x10e>
 8011d50:	f1a8 0204 	sub.w	r2, r8, #4
 8011d54:	4623      	mov	r3, r4
 8011d56:	f853 1b04 	ldr.w	r1, [r3], #4
 8011d5a:	f842 1f04 	str.w	r1, [r2, #4]!
 8011d5e:	429f      	cmp	r7, r3
 8011d60:	d2f9      	bcs.n	8011d56 <__hexnan+0xaa>
 8011d62:	1b3b      	subs	r3, r7, r4
 8011d64:	f023 0303 	bic.w	r3, r3, #3
 8011d68:	3304      	adds	r3, #4
 8011d6a:	3401      	adds	r4, #1
 8011d6c:	3e03      	subs	r6, #3
 8011d6e:	42b4      	cmp	r4, r6
 8011d70:	bf88      	it	hi
 8011d72:	2304      	movhi	r3, #4
 8011d74:	4443      	add	r3, r8
 8011d76:	2200      	movs	r2, #0
 8011d78:	f843 2b04 	str.w	r2, [r3], #4
 8011d7c:	429f      	cmp	r7, r3
 8011d7e:	d2fb      	bcs.n	8011d78 <__hexnan+0xcc>
 8011d80:	683b      	ldr	r3, [r7, #0]
 8011d82:	b91b      	cbnz	r3, 8011d8c <__hexnan+0xe0>
 8011d84:	4547      	cmp	r7, r8
 8011d86:	d127      	bne.n	8011dd8 <__hexnan+0x12c>
 8011d88:	2301      	movs	r3, #1
 8011d8a:	603b      	str	r3, [r7, #0]
 8011d8c:	2005      	movs	r0, #5
 8011d8e:	e026      	b.n	8011dde <__hexnan+0x132>
 8011d90:	3501      	adds	r5, #1
 8011d92:	2d08      	cmp	r5, #8
 8011d94:	f10b 0b01 	add.w	fp, fp, #1
 8011d98:	dd06      	ble.n	8011da8 <__hexnan+0xfc>
 8011d9a:	4544      	cmp	r4, r8
 8011d9c:	d9c3      	bls.n	8011d26 <__hexnan+0x7a>
 8011d9e:	2300      	movs	r3, #0
 8011da0:	f844 3c04 	str.w	r3, [r4, #-4]
 8011da4:	2501      	movs	r5, #1
 8011da6:	3c04      	subs	r4, #4
 8011da8:	6822      	ldr	r2, [r4, #0]
 8011daa:	f000 000f 	and.w	r0, r0, #15
 8011dae:	ea40 1202 	orr.w	r2, r0, r2, lsl #4
 8011db2:	6022      	str	r2, [r4, #0]
 8011db4:	e7b7      	b.n	8011d26 <__hexnan+0x7a>
 8011db6:	2508      	movs	r5, #8
 8011db8:	e7b5      	b.n	8011d26 <__hexnan+0x7a>
 8011dba:	9b01      	ldr	r3, [sp, #4]
 8011dbc:	2b00      	cmp	r3, #0
 8011dbe:	d0df      	beq.n	8011d80 <__hexnan+0xd4>
 8011dc0:	f04f 32ff 	mov.w	r2, #4294967295
 8011dc4:	f1c3 0320 	rsb	r3, r3, #32
 8011dc8:	fa22 f303 	lsr.w	r3, r2, r3
 8011dcc:	f856 2c04 	ldr.w	r2, [r6, #-4]
 8011dd0:	401a      	ands	r2, r3
 8011dd2:	f846 2c04 	str.w	r2, [r6, #-4]
 8011dd6:	e7d3      	b.n	8011d80 <__hexnan+0xd4>
 8011dd8:	3f04      	subs	r7, #4
 8011dda:	e7d1      	b.n	8011d80 <__hexnan+0xd4>
 8011ddc:	2004      	movs	r0, #4
 8011dde:	b007      	add	sp, #28
 8011de0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08011de4 <_localeconv_r>:
 8011de4:	4800      	ldr	r0, [pc, #0]	; (8011de8 <_localeconv_r+0x4>)
 8011de6:	4770      	bx	lr
 8011de8:	20000354 	.word	0x20000354

08011dec <malloc>:
 8011dec:	4b02      	ldr	r3, [pc, #8]	; (8011df8 <malloc+0xc>)
 8011dee:	4601      	mov	r1, r0
 8011df0:	6818      	ldr	r0, [r3, #0]
 8011df2:	f000 bd67 	b.w	80128c4 <_malloc_r>
 8011df6:	bf00      	nop
 8011df8:	200001fc 	.word	0x200001fc

08011dfc <__ascii_mbtowc>:
 8011dfc:	b082      	sub	sp, #8
 8011dfe:	b901      	cbnz	r1, 8011e02 <__ascii_mbtowc+0x6>
 8011e00:	a901      	add	r1, sp, #4
 8011e02:	b142      	cbz	r2, 8011e16 <__ascii_mbtowc+0x1a>
 8011e04:	b14b      	cbz	r3, 8011e1a <__ascii_mbtowc+0x1e>
 8011e06:	7813      	ldrb	r3, [r2, #0]
 8011e08:	600b      	str	r3, [r1, #0]
 8011e0a:	7812      	ldrb	r2, [r2, #0]
 8011e0c:	1e10      	subs	r0, r2, #0
 8011e0e:	bf18      	it	ne
 8011e10:	2001      	movne	r0, #1
 8011e12:	b002      	add	sp, #8
 8011e14:	4770      	bx	lr
 8011e16:	4610      	mov	r0, r2
 8011e18:	e7fb      	b.n	8011e12 <__ascii_mbtowc+0x16>
 8011e1a:	f06f 0001 	mvn.w	r0, #1
 8011e1e:	e7f8      	b.n	8011e12 <__ascii_mbtowc+0x16>

08011e20 <memcpy>:
 8011e20:	440a      	add	r2, r1
 8011e22:	4291      	cmp	r1, r2
 8011e24:	f100 33ff 	add.w	r3, r0, #4294967295
 8011e28:	d100      	bne.n	8011e2c <memcpy+0xc>
 8011e2a:	4770      	bx	lr
 8011e2c:	b510      	push	{r4, lr}
 8011e2e:	f811 4b01 	ldrb.w	r4, [r1], #1
 8011e32:	f803 4f01 	strb.w	r4, [r3, #1]!
 8011e36:	4291      	cmp	r1, r2
 8011e38:	d1f9      	bne.n	8011e2e <memcpy+0xe>
 8011e3a:	bd10      	pop	{r4, pc}

08011e3c <_Balloc>:
 8011e3c:	b570      	push	{r4, r5, r6, lr}
 8011e3e:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8011e40:	4604      	mov	r4, r0
 8011e42:	460d      	mov	r5, r1
 8011e44:	b976      	cbnz	r6, 8011e64 <_Balloc+0x28>
 8011e46:	2010      	movs	r0, #16
 8011e48:	f7ff ffd0 	bl	8011dec <malloc>
 8011e4c:	4602      	mov	r2, r0
 8011e4e:	6260      	str	r0, [r4, #36]	; 0x24
 8011e50:	b920      	cbnz	r0, 8011e5c <_Balloc+0x20>
 8011e52:	4b18      	ldr	r3, [pc, #96]	; (8011eb4 <_Balloc+0x78>)
 8011e54:	4818      	ldr	r0, [pc, #96]	; (8011eb8 <_Balloc+0x7c>)
 8011e56:	2166      	movs	r1, #102	; 0x66
 8011e58:	f000 ff40 	bl	8012cdc <__assert_func>
 8011e5c:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8011e60:	6006      	str	r6, [r0, #0]
 8011e62:	60c6      	str	r6, [r0, #12]
 8011e64:	6a66      	ldr	r6, [r4, #36]	; 0x24
 8011e66:	68f3      	ldr	r3, [r6, #12]
 8011e68:	b183      	cbz	r3, 8011e8c <_Balloc+0x50>
 8011e6a:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8011e6c:	68db      	ldr	r3, [r3, #12]
 8011e6e:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8011e72:	b9b8      	cbnz	r0, 8011ea4 <_Balloc+0x68>
 8011e74:	2101      	movs	r1, #1
 8011e76:	fa01 f605 	lsl.w	r6, r1, r5
 8011e7a:	1d72      	adds	r2, r6, #5
 8011e7c:	0092      	lsls	r2, r2, #2
 8011e7e:	4620      	mov	r0, r4
 8011e80:	f000 fc9d 	bl	80127be <_calloc_r>
 8011e84:	b160      	cbz	r0, 8011ea0 <_Balloc+0x64>
 8011e86:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8011e8a:	e00e      	b.n	8011eaa <_Balloc+0x6e>
 8011e8c:	2221      	movs	r2, #33	; 0x21
 8011e8e:	2104      	movs	r1, #4
 8011e90:	4620      	mov	r0, r4
 8011e92:	f000 fc94 	bl	80127be <_calloc_r>
 8011e96:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8011e98:	60f0      	str	r0, [r6, #12]
 8011e9a:	68db      	ldr	r3, [r3, #12]
 8011e9c:	2b00      	cmp	r3, #0
 8011e9e:	d1e4      	bne.n	8011e6a <_Balloc+0x2e>
 8011ea0:	2000      	movs	r0, #0
 8011ea2:	bd70      	pop	{r4, r5, r6, pc}
 8011ea4:	6802      	ldr	r2, [r0, #0]
 8011ea6:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8011eaa:	2300      	movs	r3, #0
 8011eac:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8011eb0:	e7f7      	b.n	8011ea2 <_Balloc+0x66>
 8011eb2:	bf00      	nop
 8011eb4:	08017706 	.word	0x08017706
 8011eb8:	08017804 	.word	0x08017804

08011ebc <_Bfree>:
 8011ebc:	b570      	push	{r4, r5, r6, lr}
 8011ebe:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8011ec0:	4605      	mov	r5, r0
 8011ec2:	460c      	mov	r4, r1
 8011ec4:	b976      	cbnz	r6, 8011ee4 <_Bfree+0x28>
 8011ec6:	2010      	movs	r0, #16
 8011ec8:	f7ff ff90 	bl	8011dec <malloc>
 8011ecc:	4602      	mov	r2, r0
 8011ece:	6268      	str	r0, [r5, #36]	; 0x24
 8011ed0:	b920      	cbnz	r0, 8011edc <_Bfree+0x20>
 8011ed2:	4b09      	ldr	r3, [pc, #36]	; (8011ef8 <_Bfree+0x3c>)
 8011ed4:	4809      	ldr	r0, [pc, #36]	; (8011efc <_Bfree+0x40>)
 8011ed6:	218a      	movs	r1, #138	; 0x8a
 8011ed8:	f000 ff00 	bl	8012cdc <__assert_func>
 8011edc:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8011ee0:	6006      	str	r6, [r0, #0]
 8011ee2:	60c6      	str	r6, [r0, #12]
 8011ee4:	b13c      	cbz	r4, 8011ef6 <_Bfree+0x3a>
 8011ee6:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8011ee8:	6862      	ldr	r2, [r4, #4]
 8011eea:	68db      	ldr	r3, [r3, #12]
 8011eec:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8011ef0:	6021      	str	r1, [r4, #0]
 8011ef2:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8011ef6:	bd70      	pop	{r4, r5, r6, pc}
 8011ef8:	08017706 	.word	0x08017706
 8011efc:	08017804 	.word	0x08017804

08011f00 <__multadd>:
 8011f00:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8011f04:	690d      	ldr	r5, [r1, #16]
 8011f06:	4607      	mov	r7, r0
 8011f08:	460c      	mov	r4, r1
 8011f0a:	461e      	mov	r6, r3
 8011f0c:	f101 0c14 	add.w	ip, r1, #20
 8011f10:	2000      	movs	r0, #0
 8011f12:	f8dc 3000 	ldr.w	r3, [ip]
 8011f16:	b299      	uxth	r1, r3
 8011f18:	fb02 6101 	mla	r1, r2, r1, r6
 8011f1c:	0c1e      	lsrs	r6, r3, #16
 8011f1e:	0c0b      	lsrs	r3, r1, #16
 8011f20:	fb02 3306 	mla	r3, r2, r6, r3
 8011f24:	b289      	uxth	r1, r1
 8011f26:	3001      	adds	r0, #1
 8011f28:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8011f2c:	4285      	cmp	r5, r0
 8011f2e:	f84c 1b04 	str.w	r1, [ip], #4
 8011f32:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8011f36:	dcec      	bgt.n	8011f12 <__multadd+0x12>
 8011f38:	b30e      	cbz	r6, 8011f7e <__multadd+0x7e>
 8011f3a:	68a3      	ldr	r3, [r4, #8]
 8011f3c:	42ab      	cmp	r3, r5
 8011f3e:	dc19      	bgt.n	8011f74 <__multadd+0x74>
 8011f40:	6861      	ldr	r1, [r4, #4]
 8011f42:	4638      	mov	r0, r7
 8011f44:	3101      	adds	r1, #1
 8011f46:	f7ff ff79 	bl	8011e3c <_Balloc>
 8011f4a:	4680      	mov	r8, r0
 8011f4c:	b928      	cbnz	r0, 8011f5a <__multadd+0x5a>
 8011f4e:	4602      	mov	r2, r0
 8011f50:	4b0c      	ldr	r3, [pc, #48]	; (8011f84 <__multadd+0x84>)
 8011f52:	480d      	ldr	r0, [pc, #52]	; (8011f88 <__multadd+0x88>)
 8011f54:	21b5      	movs	r1, #181	; 0xb5
 8011f56:	f000 fec1 	bl	8012cdc <__assert_func>
 8011f5a:	6922      	ldr	r2, [r4, #16]
 8011f5c:	3202      	adds	r2, #2
 8011f5e:	f104 010c 	add.w	r1, r4, #12
 8011f62:	0092      	lsls	r2, r2, #2
 8011f64:	300c      	adds	r0, #12
 8011f66:	f7ff ff5b 	bl	8011e20 <memcpy>
 8011f6a:	4621      	mov	r1, r4
 8011f6c:	4638      	mov	r0, r7
 8011f6e:	f7ff ffa5 	bl	8011ebc <_Bfree>
 8011f72:	4644      	mov	r4, r8
 8011f74:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8011f78:	3501      	adds	r5, #1
 8011f7a:	615e      	str	r6, [r3, #20]
 8011f7c:	6125      	str	r5, [r4, #16]
 8011f7e:	4620      	mov	r0, r4
 8011f80:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8011f84:	08017778 	.word	0x08017778
 8011f88:	08017804 	.word	0x08017804

08011f8c <__s2b>:
 8011f8c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8011f90:	460c      	mov	r4, r1
 8011f92:	4615      	mov	r5, r2
 8011f94:	461f      	mov	r7, r3
 8011f96:	2209      	movs	r2, #9
 8011f98:	3308      	adds	r3, #8
 8011f9a:	4606      	mov	r6, r0
 8011f9c:	fb93 f3f2 	sdiv	r3, r3, r2
 8011fa0:	2100      	movs	r1, #0
 8011fa2:	2201      	movs	r2, #1
 8011fa4:	429a      	cmp	r2, r3
 8011fa6:	db09      	blt.n	8011fbc <__s2b+0x30>
 8011fa8:	4630      	mov	r0, r6
 8011faa:	f7ff ff47 	bl	8011e3c <_Balloc>
 8011fae:	b940      	cbnz	r0, 8011fc2 <__s2b+0x36>
 8011fb0:	4602      	mov	r2, r0
 8011fb2:	4b19      	ldr	r3, [pc, #100]	; (8012018 <__s2b+0x8c>)
 8011fb4:	4819      	ldr	r0, [pc, #100]	; (801201c <__s2b+0x90>)
 8011fb6:	21ce      	movs	r1, #206	; 0xce
 8011fb8:	f000 fe90 	bl	8012cdc <__assert_func>
 8011fbc:	0052      	lsls	r2, r2, #1
 8011fbe:	3101      	adds	r1, #1
 8011fc0:	e7f0      	b.n	8011fa4 <__s2b+0x18>
 8011fc2:	9b08      	ldr	r3, [sp, #32]
 8011fc4:	6143      	str	r3, [r0, #20]
 8011fc6:	2d09      	cmp	r5, #9
 8011fc8:	f04f 0301 	mov.w	r3, #1
 8011fcc:	6103      	str	r3, [r0, #16]
 8011fce:	dd16      	ble.n	8011ffe <__s2b+0x72>
 8011fd0:	f104 0909 	add.w	r9, r4, #9
 8011fd4:	46c8      	mov	r8, r9
 8011fd6:	442c      	add	r4, r5
 8011fd8:	f818 3b01 	ldrb.w	r3, [r8], #1
 8011fdc:	4601      	mov	r1, r0
 8011fde:	3b30      	subs	r3, #48	; 0x30
 8011fe0:	220a      	movs	r2, #10
 8011fe2:	4630      	mov	r0, r6
 8011fe4:	f7ff ff8c 	bl	8011f00 <__multadd>
 8011fe8:	45a0      	cmp	r8, r4
 8011fea:	d1f5      	bne.n	8011fd8 <__s2b+0x4c>
 8011fec:	f1a5 0408 	sub.w	r4, r5, #8
 8011ff0:	444c      	add	r4, r9
 8011ff2:	1b2d      	subs	r5, r5, r4
 8011ff4:	1963      	adds	r3, r4, r5
 8011ff6:	42bb      	cmp	r3, r7
 8011ff8:	db04      	blt.n	8012004 <__s2b+0x78>
 8011ffa:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8011ffe:	340a      	adds	r4, #10
 8012000:	2509      	movs	r5, #9
 8012002:	e7f6      	b.n	8011ff2 <__s2b+0x66>
 8012004:	f814 3b01 	ldrb.w	r3, [r4], #1
 8012008:	4601      	mov	r1, r0
 801200a:	3b30      	subs	r3, #48	; 0x30
 801200c:	220a      	movs	r2, #10
 801200e:	4630      	mov	r0, r6
 8012010:	f7ff ff76 	bl	8011f00 <__multadd>
 8012014:	e7ee      	b.n	8011ff4 <__s2b+0x68>
 8012016:	bf00      	nop
 8012018:	08017778 	.word	0x08017778
 801201c:	08017804 	.word	0x08017804

08012020 <__hi0bits>:
 8012020:	0c03      	lsrs	r3, r0, #16
 8012022:	041b      	lsls	r3, r3, #16
 8012024:	b9d3      	cbnz	r3, 801205c <__hi0bits+0x3c>
 8012026:	0400      	lsls	r0, r0, #16
 8012028:	2310      	movs	r3, #16
 801202a:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 801202e:	bf04      	itt	eq
 8012030:	0200      	lsleq	r0, r0, #8
 8012032:	3308      	addeq	r3, #8
 8012034:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 8012038:	bf04      	itt	eq
 801203a:	0100      	lsleq	r0, r0, #4
 801203c:	3304      	addeq	r3, #4
 801203e:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 8012042:	bf04      	itt	eq
 8012044:	0080      	lsleq	r0, r0, #2
 8012046:	3302      	addeq	r3, #2
 8012048:	2800      	cmp	r0, #0
 801204a:	db05      	blt.n	8012058 <__hi0bits+0x38>
 801204c:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 8012050:	f103 0301 	add.w	r3, r3, #1
 8012054:	bf08      	it	eq
 8012056:	2320      	moveq	r3, #32
 8012058:	4618      	mov	r0, r3
 801205a:	4770      	bx	lr
 801205c:	2300      	movs	r3, #0
 801205e:	e7e4      	b.n	801202a <__hi0bits+0xa>

08012060 <__lo0bits>:
 8012060:	6803      	ldr	r3, [r0, #0]
 8012062:	f013 0207 	ands.w	r2, r3, #7
 8012066:	4601      	mov	r1, r0
 8012068:	d00b      	beq.n	8012082 <__lo0bits+0x22>
 801206a:	07da      	lsls	r2, r3, #31
 801206c:	d423      	bmi.n	80120b6 <__lo0bits+0x56>
 801206e:	0798      	lsls	r0, r3, #30
 8012070:	bf49      	itett	mi
 8012072:	085b      	lsrmi	r3, r3, #1
 8012074:	089b      	lsrpl	r3, r3, #2
 8012076:	2001      	movmi	r0, #1
 8012078:	600b      	strmi	r3, [r1, #0]
 801207a:	bf5c      	itt	pl
 801207c:	600b      	strpl	r3, [r1, #0]
 801207e:	2002      	movpl	r0, #2
 8012080:	4770      	bx	lr
 8012082:	b298      	uxth	r0, r3
 8012084:	b9a8      	cbnz	r0, 80120b2 <__lo0bits+0x52>
 8012086:	0c1b      	lsrs	r3, r3, #16
 8012088:	2010      	movs	r0, #16
 801208a:	b2da      	uxtb	r2, r3
 801208c:	b90a      	cbnz	r2, 8012092 <__lo0bits+0x32>
 801208e:	3008      	adds	r0, #8
 8012090:	0a1b      	lsrs	r3, r3, #8
 8012092:	071a      	lsls	r2, r3, #28
 8012094:	bf04      	itt	eq
 8012096:	091b      	lsreq	r3, r3, #4
 8012098:	3004      	addeq	r0, #4
 801209a:	079a      	lsls	r2, r3, #30
 801209c:	bf04      	itt	eq
 801209e:	089b      	lsreq	r3, r3, #2
 80120a0:	3002      	addeq	r0, #2
 80120a2:	07da      	lsls	r2, r3, #31
 80120a4:	d403      	bmi.n	80120ae <__lo0bits+0x4e>
 80120a6:	085b      	lsrs	r3, r3, #1
 80120a8:	f100 0001 	add.w	r0, r0, #1
 80120ac:	d005      	beq.n	80120ba <__lo0bits+0x5a>
 80120ae:	600b      	str	r3, [r1, #0]
 80120b0:	4770      	bx	lr
 80120b2:	4610      	mov	r0, r2
 80120b4:	e7e9      	b.n	801208a <__lo0bits+0x2a>
 80120b6:	2000      	movs	r0, #0
 80120b8:	4770      	bx	lr
 80120ba:	2020      	movs	r0, #32
 80120bc:	4770      	bx	lr
	...

080120c0 <__i2b>:
 80120c0:	b510      	push	{r4, lr}
 80120c2:	460c      	mov	r4, r1
 80120c4:	2101      	movs	r1, #1
 80120c6:	f7ff feb9 	bl	8011e3c <_Balloc>
 80120ca:	4602      	mov	r2, r0
 80120cc:	b928      	cbnz	r0, 80120da <__i2b+0x1a>
 80120ce:	4b05      	ldr	r3, [pc, #20]	; (80120e4 <__i2b+0x24>)
 80120d0:	4805      	ldr	r0, [pc, #20]	; (80120e8 <__i2b+0x28>)
 80120d2:	f44f 71a0 	mov.w	r1, #320	; 0x140
 80120d6:	f000 fe01 	bl	8012cdc <__assert_func>
 80120da:	2301      	movs	r3, #1
 80120dc:	6144      	str	r4, [r0, #20]
 80120de:	6103      	str	r3, [r0, #16]
 80120e0:	bd10      	pop	{r4, pc}
 80120e2:	bf00      	nop
 80120e4:	08017778 	.word	0x08017778
 80120e8:	08017804 	.word	0x08017804

080120ec <__multiply>:
 80120ec:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80120f0:	4691      	mov	r9, r2
 80120f2:	690a      	ldr	r2, [r1, #16]
 80120f4:	f8d9 3010 	ldr.w	r3, [r9, #16]
 80120f8:	429a      	cmp	r2, r3
 80120fa:	bfb8      	it	lt
 80120fc:	460b      	movlt	r3, r1
 80120fe:	460c      	mov	r4, r1
 8012100:	bfbc      	itt	lt
 8012102:	464c      	movlt	r4, r9
 8012104:	4699      	movlt	r9, r3
 8012106:	6927      	ldr	r7, [r4, #16]
 8012108:	f8d9 a010 	ldr.w	sl, [r9, #16]
 801210c:	68a3      	ldr	r3, [r4, #8]
 801210e:	6861      	ldr	r1, [r4, #4]
 8012110:	eb07 060a 	add.w	r6, r7, sl
 8012114:	42b3      	cmp	r3, r6
 8012116:	b085      	sub	sp, #20
 8012118:	bfb8      	it	lt
 801211a:	3101      	addlt	r1, #1
 801211c:	f7ff fe8e 	bl	8011e3c <_Balloc>
 8012120:	b930      	cbnz	r0, 8012130 <__multiply+0x44>
 8012122:	4602      	mov	r2, r0
 8012124:	4b44      	ldr	r3, [pc, #272]	; (8012238 <__multiply+0x14c>)
 8012126:	4845      	ldr	r0, [pc, #276]	; (801223c <__multiply+0x150>)
 8012128:	f240 115d 	movw	r1, #349	; 0x15d
 801212c:	f000 fdd6 	bl	8012cdc <__assert_func>
 8012130:	f100 0514 	add.w	r5, r0, #20
 8012134:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 8012138:	462b      	mov	r3, r5
 801213a:	2200      	movs	r2, #0
 801213c:	4543      	cmp	r3, r8
 801213e:	d321      	bcc.n	8012184 <__multiply+0x98>
 8012140:	f104 0314 	add.w	r3, r4, #20
 8012144:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 8012148:	f109 0314 	add.w	r3, r9, #20
 801214c:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 8012150:	9202      	str	r2, [sp, #8]
 8012152:	1b3a      	subs	r2, r7, r4
 8012154:	3a15      	subs	r2, #21
 8012156:	f022 0203 	bic.w	r2, r2, #3
 801215a:	3204      	adds	r2, #4
 801215c:	f104 0115 	add.w	r1, r4, #21
 8012160:	428f      	cmp	r7, r1
 8012162:	bf38      	it	cc
 8012164:	2204      	movcc	r2, #4
 8012166:	9201      	str	r2, [sp, #4]
 8012168:	9a02      	ldr	r2, [sp, #8]
 801216a:	9303      	str	r3, [sp, #12]
 801216c:	429a      	cmp	r2, r3
 801216e:	d80c      	bhi.n	801218a <__multiply+0x9e>
 8012170:	2e00      	cmp	r6, #0
 8012172:	dd03      	ble.n	801217c <__multiply+0x90>
 8012174:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8012178:	2b00      	cmp	r3, #0
 801217a:	d05a      	beq.n	8012232 <__multiply+0x146>
 801217c:	6106      	str	r6, [r0, #16]
 801217e:	b005      	add	sp, #20
 8012180:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8012184:	f843 2b04 	str.w	r2, [r3], #4
 8012188:	e7d8      	b.n	801213c <__multiply+0x50>
 801218a:	f8b3 a000 	ldrh.w	sl, [r3]
 801218e:	f1ba 0f00 	cmp.w	sl, #0
 8012192:	d024      	beq.n	80121de <__multiply+0xf2>
 8012194:	f104 0e14 	add.w	lr, r4, #20
 8012198:	46a9      	mov	r9, r5
 801219a:	f04f 0c00 	mov.w	ip, #0
 801219e:	f85e 2b04 	ldr.w	r2, [lr], #4
 80121a2:	f8d9 1000 	ldr.w	r1, [r9]
 80121a6:	fa1f fb82 	uxth.w	fp, r2
 80121aa:	b289      	uxth	r1, r1
 80121ac:	fb0a 110b 	mla	r1, sl, fp, r1
 80121b0:	ea4f 4b12 	mov.w	fp, r2, lsr #16
 80121b4:	f8d9 2000 	ldr.w	r2, [r9]
 80121b8:	4461      	add	r1, ip
 80121ba:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 80121be:	fb0a c20b 	mla	r2, sl, fp, ip
 80121c2:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 80121c6:	b289      	uxth	r1, r1
 80121c8:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 80121cc:	4577      	cmp	r7, lr
 80121ce:	f849 1b04 	str.w	r1, [r9], #4
 80121d2:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 80121d6:	d8e2      	bhi.n	801219e <__multiply+0xb2>
 80121d8:	9a01      	ldr	r2, [sp, #4]
 80121da:	f845 c002 	str.w	ip, [r5, r2]
 80121de:	9a03      	ldr	r2, [sp, #12]
 80121e0:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 80121e4:	3304      	adds	r3, #4
 80121e6:	f1b9 0f00 	cmp.w	r9, #0
 80121ea:	d020      	beq.n	801222e <__multiply+0x142>
 80121ec:	6829      	ldr	r1, [r5, #0]
 80121ee:	f104 0c14 	add.w	ip, r4, #20
 80121f2:	46ae      	mov	lr, r5
 80121f4:	f04f 0a00 	mov.w	sl, #0
 80121f8:	f8bc b000 	ldrh.w	fp, [ip]
 80121fc:	f8be 2002 	ldrh.w	r2, [lr, #2]
 8012200:	fb09 220b 	mla	r2, r9, fp, r2
 8012204:	4492      	add	sl, r2
 8012206:	b289      	uxth	r1, r1
 8012208:	ea41 410a 	orr.w	r1, r1, sl, lsl #16
 801220c:	f84e 1b04 	str.w	r1, [lr], #4
 8012210:	f85c 2b04 	ldr.w	r2, [ip], #4
 8012214:	f8be 1000 	ldrh.w	r1, [lr]
 8012218:	0c12      	lsrs	r2, r2, #16
 801221a:	fb09 1102 	mla	r1, r9, r2, r1
 801221e:	eb01 411a 	add.w	r1, r1, sl, lsr #16
 8012222:	4567      	cmp	r7, ip
 8012224:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 8012228:	d8e6      	bhi.n	80121f8 <__multiply+0x10c>
 801222a:	9a01      	ldr	r2, [sp, #4]
 801222c:	50a9      	str	r1, [r5, r2]
 801222e:	3504      	adds	r5, #4
 8012230:	e79a      	b.n	8012168 <__multiply+0x7c>
 8012232:	3e01      	subs	r6, #1
 8012234:	e79c      	b.n	8012170 <__multiply+0x84>
 8012236:	bf00      	nop
 8012238:	08017778 	.word	0x08017778
 801223c:	08017804 	.word	0x08017804

08012240 <__pow5mult>:
 8012240:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8012244:	4615      	mov	r5, r2
 8012246:	f012 0203 	ands.w	r2, r2, #3
 801224a:	4606      	mov	r6, r0
 801224c:	460f      	mov	r7, r1
 801224e:	d007      	beq.n	8012260 <__pow5mult+0x20>
 8012250:	4c25      	ldr	r4, [pc, #148]	; (80122e8 <__pow5mult+0xa8>)
 8012252:	3a01      	subs	r2, #1
 8012254:	2300      	movs	r3, #0
 8012256:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 801225a:	f7ff fe51 	bl	8011f00 <__multadd>
 801225e:	4607      	mov	r7, r0
 8012260:	10ad      	asrs	r5, r5, #2
 8012262:	d03d      	beq.n	80122e0 <__pow5mult+0xa0>
 8012264:	6a74      	ldr	r4, [r6, #36]	; 0x24
 8012266:	b97c      	cbnz	r4, 8012288 <__pow5mult+0x48>
 8012268:	2010      	movs	r0, #16
 801226a:	f7ff fdbf 	bl	8011dec <malloc>
 801226e:	4602      	mov	r2, r0
 8012270:	6270      	str	r0, [r6, #36]	; 0x24
 8012272:	b928      	cbnz	r0, 8012280 <__pow5mult+0x40>
 8012274:	4b1d      	ldr	r3, [pc, #116]	; (80122ec <__pow5mult+0xac>)
 8012276:	481e      	ldr	r0, [pc, #120]	; (80122f0 <__pow5mult+0xb0>)
 8012278:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 801227c:	f000 fd2e 	bl	8012cdc <__assert_func>
 8012280:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8012284:	6004      	str	r4, [r0, #0]
 8012286:	60c4      	str	r4, [r0, #12]
 8012288:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 801228c:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8012290:	b94c      	cbnz	r4, 80122a6 <__pow5mult+0x66>
 8012292:	f240 2171 	movw	r1, #625	; 0x271
 8012296:	4630      	mov	r0, r6
 8012298:	f7ff ff12 	bl	80120c0 <__i2b>
 801229c:	2300      	movs	r3, #0
 801229e:	f8c8 0008 	str.w	r0, [r8, #8]
 80122a2:	4604      	mov	r4, r0
 80122a4:	6003      	str	r3, [r0, #0]
 80122a6:	f04f 0900 	mov.w	r9, #0
 80122aa:	07eb      	lsls	r3, r5, #31
 80122ac:	d50a      	bpl.n	80122c4 <__pow5mult+0x84>
 80122ae:	4639      	mov	r1, r7
 80122b0:	4622      	mov	r2, r4
 80122b2:	4630      	mov	r0, r6
 80122b4:	f7ff ff1a 	bl	80120ec <__multiply>
 80122b8:	4639      	mov	r1, r7
 80122ba:	4680      	mov	r8, r0
 80122bc:	4630      	mov	r0, r6
 80122be:	f7ff fdfd 	bl	8011ebc <_Bfree>
 80122c2:	4647      	mov	r7, r8
 80122c4:	106d      	asrs	r5, r5, #1
 80122c6:	d00b      	beq.n	80122e0 <__pow5mult+0xa0>
 80122c8:	6820      	ldr	r0, [r4, #0]
 80122ca:	b938      	cbnz	r0, 80122dc <__pow5mult+0x9c>
 80122cc:	4622      	mov	r2, r4
 80122ce:	4621      	mov	r1, r4
 80122d0:	4630      	mov	r0, r6
 80122d2:	f7ff ff0b 	bl	80120ec <__multiply>
 80122d6:	6020      	str	r0, [r4, #0]
 80122d8:	f8c0 9000 	str.w	r9, [r0]
 80122dc:	4604      	mov	r4, r0
 80122de:	e7e4      	b.n	80122aa <__pow5mult+0x6a>
 80122e0:	4638      	mov	r0, r7
 80122e2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80122e6:	bf00      	nop
 80122e8:	08017950 	.word	0x08017950
 80122ec:	08017706 	.word	0x08017706
 80122f0:	08017804 	.word	0x08017804

080122f4 <__lshift>:
 80122f4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80122f8:	460c      	mov	r4, r1
 80122fa:	6849      	ldr	r1, [r1, #4]
 80122fc:	6923      	ldr	r3, [r4, #16]
 80122fe:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8012302:	68a3      	ldr	r3, [r4, #8]
 8012304:	4607      	mov	r7, r0
 8012306:	4691      	mov	r9, r2
 8012308:	ea4f 1a62 	mov.w	sl, r2, asr #5
 801230c:	f108 0601 	add.w	r6, r8, #1
 8012310:	42b3      	cmp	r3, r6
 8012312:	db0b      	blt.n	801232c <__lshift+0x38>
 8012314:	4638      	mov	r0, r7
 8012316:	f7ff fd91 	bl	8011e3c <_Balloc>
 801231a:	4605      	mov	r5, r0
 801231c:	b948      	cbnz	r0, 8012332 <__lshift+0x3e>
 801231e:	4602      	mov	r2, r0
 8012320:	4b2a      	ldr	r3, [pc, #168]	; (80123cc <__lshift+0xd8>)
 8012322:	482b      	ldr	r0, [pc, #172]	; (80123d0 <__lshift+0xdc>)
 8012324:	f240 11d9 	movw	r1, #473	; 0x1d9
 8012328:	f000 fcd8 	bl	8012cdc <__assert_func>
 801232c:	3101      	adds	r1, #1
 801232e:	005b      	lsls	r3, r3, #1
 8012330:	e7ee      	b.n	8012310 <__lshift+0x1c>
 8012332:	2300      	movs	r3, #0
 8012334:	f100 0114 	add.w	r1, r0, #20
 8012338:	f100 0210 	add.w	r2, r0, #16
 801233c:	4618      	mov	r0, r3
 801233e:	4553      	cmp	r3, sl
 8012340:	db37      	blt.n	80123b2 <__lshift+0xbe>
 8012342:	6920      	ldr	r0, [r4, #16]
 8012344:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8012348:	f104 0314 	add.w	r3, r4, #20
 801234c:	f019 091f 	ands.w	r9, r9, #31
 8012350:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8012354:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 8012358:	d02f      	beq.n	80123ba <__lshift+0xc6>
 801235a:	f1c9 0e20 	rsb	lr, r9, #32
 801235e:	468a      	mov	sl, r1
 8012360:	f04f 0c00 	mov.w	ip, #0
 8012364:	681a      	ldr	r2, [r3, #0]
 8012366:	fa02 f209 	lsl.w	r2, r2, r9
 801236a:	ea42 020c 	orr.w	r2, r2, ip
 801236e:	f84a 2b04 	str.w	r2, [sl], #4
 8012372:	f853 2b04 	ldr.w	r2, [r3], #4
 8012376:	4298      	cmp	r0, r3
 8012378:	fa22 fc0e 	lsr.w	ip, r2, lr
 801237c:	d8f2      	bhi.n	8012364 <__lshift+0x70>
 801237e:	1b03      	subs	r3, r0, r4
 8012380:	3b15      	subs	r3, #21
 8012382:	f023 0303 	bic.w	r3, r3, #3
 8012386:	3304      	adds	r3, #4
 8012388:	f104 0215 	add.w	r2, r4, #21
 801238c:	4290      	cmp	r0, r2
 801238e:	bf38      	it	cc
 8012390:	2304      	movcc	r3, #4
 8012392:	f841 c003 	str.w	ip, [r1, r3]
 8012396:	f1bc 0f00 	cmp.w	ip, #0
 801239a:	d001      	beq.n	80123a0 <__lshift+0xac>
 801239c:	f108 0602 	add.w	r6, r8, #2
 80123a0:	3e01      	subs	r6, #1
 80123a2:	4638      	mov	r0, r7
 80123a4:	612e      	str	r6, [r5, #16]
 80123a6:	4621      	mov	r1, r4
 80123a8:	f7ff fd88 	bl	8011ebc <_Bfree>
 80123ac:	4628      	mov	r0, r5
 80123ae:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80123b2:	f842 0f04 	str.w	r0, [r2, #4]!
 80123b6:	3301      	adds	r3, #1
 80123b8:	e7c1      	b.n	801233e <__lshift+0x4a>
 80123ba:	3904      	subs	r1, #4
 80123bc:	f853 2b04 	ldr.w	r2, [r3], #4
 80123c0:	f841 2f04 	str.w	r2, [r1, #4]!
 80123c4:	4298      	cmp	r0, r3
 80123c6:	d8f9      	bhi.n	80123bc <__lshift+0xc8>
 80123c8:	e7ea      	b.n	80123a0 <__lshift+0xac>
 80123ca:	bf00      	nop
 80123cc:	08017778 	.word	0x08017778
 80123d0:	08017804 	.word	0x08017804

080123d4 <__mcmp>:
 80123d4:	b530      	push	{r4, r5, lr}
 80123d6:	6902      	ldr	r2, [r0, #16]
 80123d8:	690c      	ldr	r4, [r1, #16]
 80123da:	1b12      	subs	r2, r2, r4
 80123dc:	d10e      	bne.n	80123fc <__mcmp+0x28>
 80123de:	f100 0314 	add.w	r3, r0, #20
 80123e2:	3114      	adds	r1, #20
 80123e4:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 80123e8:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 80123ec:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 80123f0:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 80123f4:	42a5      	cmp	r5, r4
 80123f6:	d003      	beq.n	8012400 <__mcmp+0x2c>
 80123f8:	d305      	bcc.n	8012406 <__mcmp+0x32>
 80123fa:	2201      	movs	r2, #1
 80123fc:	4610      	mov	r0, r2
 80123fe:	bd30      	pop	{r4, r5, pc}
 8012400:	4283      	cmp	r3, r0
 8012402:	d3f3      	bcc.n	80123ec <__mcmp+0x18>
 8012404:	e7fa      	b.n	80123fc <__mcmp+0x28>
 8012406:	f04f 32ff 	mov.w	r2, #4294967295
 801240a:	e7f7      	b.n	80123fc <__mcmp+0x28>

0801240c <__mdiff>:
 801240c:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8012410:	460c      	mov	r4, r1
 8012412:	4606      	mov	r6, r0
 8012414:	4611      	mov	r1, r2
 8012416:	4620      	mov	r0, r4
 8012418:	4690      	mov	r8, r2
 801241a:	f7ff ffdb 	bl	80123d4 <__mcmp>
 801241e:	1e05      	subs	r5, r0, #0
 8012420:	d110      	bne.n	8012444 <__mdiff+0x38>
 8012422:	4629      	mov	r1, r5
 8012424:	4630      	mov	r0, r6
 8012426:	f7ff fd09 	bl	8011e3c <_Balloc>
 801242a:	b930      	cbnz	r0, 801243a <__mdiff+0x2e>
 801242c:	4b3a      	ldr	r3, [pc, #232]	; (8012518 <__mdiff+0x10c>)
 801242e:	4602      	mov	r2, r0
 8012430:	f240 2132 	movw	r1, #562	; 0x232
 8012434:	4839      	ldr	r0, [pc, #228]	; (801251c <__mdiff+0x110>)
 8012436:	f000 fc51 	bl	8012cdc <__assert_func>
 801243a:	2301      	movs	r3, #1
 801243c:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8012440:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8012444:	bfa4      	itt	ge
 8012446:	4643      	movge	r3, r8
 8012448:	46a0      	movge	r8, r4
 801244a:	4630      	mov	r0, r6
 801244c:	f8d8 1004 	ldr.w	r1, [r8, #4]
 8012450:	bfa6      	itte	ge
 8012452:	461c      	movge	r4, r3
 8012454:	2500      	movge	r5, #0
 8012456:	2501      	movlt	r5, #1
 8012458:	f7ff fcf0 	bl	8011e3c <_Balloc>
 801245c:	b920      	cbnz	r0, 8012468 <__mdiff+0x5c>
 801245e:	4b2e      	ldr	r3, [pc, #184]	; (8012518 <__mdiff+0x10c>)
 8012460:	4602      	mov	r2, r0
 8012462:	f44f 7110 	mov.w	r1, #576	; 0x240
 8012466:	e7e5      	b.n	8012434 <__mdiff+0x28>
 8012468:	f8d8 7010 	ldr.w	r7, [r8, #16]
 801246c:	6926      	ldr	r6, [r4, #16]
 801246e:	60c5      	str	r5, [r0, #12]
 8012470:	f104 0914 	add.w	r9, r4, #20
 8012474:	f108 0514 	add.w	r5, r8, #20
 8012478:	f100 0e14 	add.w	lr, r0, #20
 801247c:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
 8012480:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 8012484:	f108 0210 	add.w	r2, r8, #16
 8012488:	46f2      	mov	sl, lr
 801248a:	2100      	movs	r1, #0
 801248c:	f859 3b04 	ldr.w	r3, [r9], #4
 8012490:	f852 bf04 	ldr.w	fp, [r2, #4]!
 8012494:	fa1f f883 	uxth.w	r8, r3
 8012498:	fa11 f18b 	uxtah	r1, r1, fp
 801249c:	0c1b      	lsrs	r3, r3, #16
 801249e:	eba1 0808 	sub.w	r8, r1, r8
 80124a2:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 80124a6:	eb03 4328 	add.w	r3, r3, r8, asr #16
 80124aa:	fa1f f888 	uxth.w	r8, r8
 80124ae:	1419      	asrs	r1, r3, #16
 80124b0:	454e      	cmp	r6, r9
 80124b2:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 80124b6:	f84a 3b04 	str.w	r3, [sl], #4
 80124ba:	d8e7      	bhi.n	801248c <__mdiff+0x80>
 80124bc:	1b33      	subs	r3, r6, r4
 80124be:	3b15      	subs	r3, #21
 80124c0:	f023 0303 	bic.w	r3, r3, #3
 80124c4:	3304      	adds	r3, #4
 80124c6:	3415      	adds	r4, #21
 80124c8:	42a6      	cmp	r6, r4
 80124ca:	bf38      	it	cc
 80124cc:	2304      	movcc	r3, #4
 80124ce:	441d      	add	r5, r3
 80124d0:	4473      	add	r3, lr
 80124d2:	469e      	mov	lr, r3
 80124d4:	462e      	mov	r6, r5
 80124d6:	4566      	cmp	r6, ip
 80124d8:	d30e      	bcc.n	80124f8 <__mdiff+0xec>
 80124da:	f10c 0203 	add.w	r2, ip, #3
 80124de:	1b52      	subs	r2, r2, r5
 80124e0:	f022 0203 	bic.w	r2, r2, #3
 80124e4:	3d03      	subs	r5, #3
 80124e6:	45ac      	cmp	ip, r5
 80124e8:	bf38      	it	cc
 80124ea:	2200      	movcc	r2, #0
 80124ec:	441a      	add	r2, r3
 80124ee:	f852 3d04 	ldr.w	r3, [r2, #-4]!
 80124f2:	b17b      	cbz	r3, 8012514 <__mdiff+0x108>
 80124f4:	6107      	str	r7, [r0, #16]
 80124f6:	e7a3      	b.n	8012440 <__mdiff+0x34>
 80124f8:	f856 8b04 	ldr.w	r8, [r6], #4
 80124fc:	fa11 f288 	uxtah	r2, r1, r8
 8012500:	1414      	asrs	r4, r2, #16
 8012502:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 8012506:	b292      	uxth	r2, r2
 8012508:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
 801250c:	f84e 2b04 	str.w	r2, [lr], #4
 8012510:	1421      	asrs	r1, r4, #16
 8012512:	e7e0      	b.n	80124d6 <__mdiff+0xca>
 8012514:	3f01      	subs	r7, #1
 8012516:	e7ea      	b.n	80124ee <__mdiff+0xe2>
 8012518:	08017778 	.word	0x08017778
 801251c:	08017804 	.word	0x08017804

08012520 <__ulp>:
 8012520:	b082      	sub	sp, #8
 8012522:	ed8d 0b00 	vstr	d0, [sp]
 8012526:	9b01      	ldr	r3, [sp, #4]
 8012528:	4912      	ldr	r1, [pc, #72]	; (8012574 <__ulp+0x54>)
 801252a:	4019      	ands	r1, r3
 801252c:	f1a1 7150 	sub.w	r1, r1, #54525952	; 0x3400000
 8012530:	2900      	cmp	r1, #0
 8012532:	dd05      	ble.n	8012540 <__ulp+0x20>
 8012534:	2200      	movs	r2, #0
 8012536:	460b      	mov	r3, r1
 8012538:	ec43 2b10 	vmov	d0, r2, r3
 801253c:	b002      	add	sp, #8
 801253e:	4770      	bx	lr
 8012540:	4249      	negs	r1, r1
 8012542:	f1b1 7fa0 	cmp.w	r1, #20971520	; 0x1400000
 8012546:	ea4f 5021 	mov.w	r0, r1, asr #20
 801254a:	f04f 0200 	mov.w	r2, #0
 801254e:	f04f 0300 	mov.w	r3, #0
 8012552:	da04      	bge.n	801255e <__ulp+0x3e>
 8012554:	f44f 2100 	mov.w	r1, #524288	; 0x80000
 8012558:	fa41 f300 	asr.w	r3, r1, r0
 801255c:	e7ec      	b.n	8012538 <__ulp+0x18>
 801255e:	f1a0 0114 	sub.w	r1, r0, #20
 8012562:	291e      	cmp	r1, #30
 8012564:	bfda      	itte	le
 8012566:	f04f 4000 	movle.w	r0, #2147483648	; 0x80000000
 801256a:	fa20 f101 	lsrle.w	r1, r0, r1
 801256e:	2101      	movgt	r1, #1
 8012570:	460a      	mov	r2, r1
 8012572:	e7e1      	b.n	8012538 <__ulp+0x18>
 8012574:	7ff00000 	.word	0x7ff00000

08012578 <__b2d>:
 8012578:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801257a:	6905      	ldr	r5, [r0, #16]
 801257c:	f100 0714 	add.w	r7, r0, #20
 8012580:	eb07 0585 	add.w	r5, r7, r5, lsl #2
 8012584:	1f2e      	subs	r6, r5, #4
 8012586:	f855 4c04 	ldr.w	r4, [r5, #-4]
 801258a:	4620      	mov	r0, r4
 801258c:	f7ff fd48 	bl	8012020 <__hi0bits>
 8012590:	f1c0 0320 	rsb	r3, r0, #32
 8012594:	280a      	cmp	r0, #10
 8012596:	f8df c07c 	ldr.w	ip, [pc, #124]	; 8012614 <__b2d+0x9c>
 801259a:	600b      	str	r3, [r1, #0]
 801259c:	dc14      	bgt.n	80125c8 <__b2d+0x50>
 801259e:	f1c0 0e0b 	rsb	lr, r0, #11
 80125a2:	fa24 f10e 	lsr.w	r1, r4, lr
 80125a6:	42b7      	cmp	r7, r6
 80125a8:	ea41 030c 	orr.w	r3, r1, ip
 80125ac:	bf34      	ite	cc
 80125ae:	f855 1c08 	ldrcc.w	r1, [r5, #-8]
 80125b2:	2100      	movcs	r1, #0
 80125b4:	3015      	adds	r0, #21
 80125b6:	fa04 f000 	lsl.w	r0, r4, r0
 80125ba:	fa21 f10e 	lsr.w	r1, r1, lr
 80125be:	ea40 0201 	orr.w	r2, r0, r1
 80125c2:	ec43 2b10 	vmov	d0, r2, r3
 80125c6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80125c8:	42b7      	cmp	r7, r6
 80125ca:	bf3a      	itte	cc
 80125cc:	f855 1c08 	ldrcc.w	r1, [r5, #-8]
 80125d0:	f1a5 0608 	subcc.w	r6, r5, #8
 80125d4:	2100      	movcs	r1, #0
 80125d6:	380b      	subs	r0, #11
 80125d8:	d017      	beq.n	801260a <__b2d+0x92>
 80125da:	f1c0 0c20 	rsb	ip, r0, #32
 80125de:	fa04 f500 	lsl.w	r5, r4, r0
 80125e2:	42be      	cmp	r6, r7
 80125e4:	fa21 f40c 	lsr.w	r4, r1, ip
 80125e8:	ea45 0504 	orr.w	r5, r5, r4
 80125ec:	bf8c      	ite	hi
 80125ee:	f856 4c04 	ldrhi.w	r4, [r6, #-4]
 80125f2:	2400      	movls	r4, #0
 80125f4:	f045 537f 	orr.w	r3, r5, #1069547520	; 0x3fc00000
 80125f8:	fa01 f000 	lsl.w	r0, r1, r0
 80125fc:	fa24 f40c 	lsr.w	r4, r4, ip
 8012600:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 8012604:	ea40 0204 	orr.w	r2, r0, r4
 8012608:	e7db      	b.n	80125c2 <__b2d+0x4a>
 801260a:	ea44 030c 	orr.w	r3, r4, ip
 801260e:	460a      	mov	r2, r1
 8012610:	e7d7      	b.n	80125c2 <__b2d+0x4a>
 8012612:	bf00      	nop
 8012614:	3ff00000 	.word	0x3ff00000

08012618 <__d2b>:
 8012618:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 801261c:	4689      	mov	r9, r1
 801261e:	2101      	movs	r1, #1
 8012620:	ec57 6b10 	vmov	r6, r7, d0
 8012624:	4690      	mov	r8, r2
 8012626:	f7ff fc09 	bl	8011e3c <_Balloc>
 801262a:	4604      	mov	r4, r0
 801262c:	b930      	cbnz	r0, 801263c <__d2b+0x24>
 801262e:	4602      	mov	r2, r0
 8012630:	4b25      	ldr	r3, [pc, #148]	; (80126c8 <__d2b+0xb0>)
 8012632:	4826      	ldr	r0, [pc, #152]	; (80126cc <__d2b+0xb4>)
 8012634:	f240 310a 	movw	r1, #778	; 0x30a
 8012638:	f000 fb50 	bl	8012cdc <__assert_func>
 801263c:	f3c7 550a 	ubfx	r5, r7, #20, #11
 8012640:	f3c7 0313 	ubfx	r3, r7, #0, #20
 8012644:	bb35      	cbnz	r5, 8012694 <__d2b+0x7c>
 8012646:	2e00      	cmp	r6, #0
 8012648:	9301      	str	r3, [sp, #4]
 801264a:	d028      	beq.n	801269e <__d2b+0x86>
 801264c:	4668      	mov	r0, sp
 801264e:	9600      	str	r6, [sp, #0]
 8012650:	f7ff fd06 	bl	8012060 <__lo0bits>
 8012654:	9900      	ldr	r1, [sp, #0]
 8012656:	b300      	cbz	r0, 801269a <__d2b+0x82>
 8012658:	9a01      	ldr	r2, [sp, #4]
 801265a:	f1c0 0320 	rsb	r3, r0, #32
 801265e:	fa02 f303 	lsl.w	r3, r2, r3
 8012662:	430b      	orrs	r3, r1
 8012664:	40c2      	lsrs	r2, r0
 8012666:	6163      	str	r3, [r4, #20]
 8012668:	9201      	str	r2, [sp, #4]
 801266a:	9b01      	ldr	r3, [sp, #4]
 801266c:	61a3      	str	r3, [r4, #24]
 801266e:	2b00      	cmp	r3, #0
 8012670:	bf14      	ite	ne
 8012672:	2202      	movne	r2, #2
 8012674:	2201      	moveq	r2, #1
 8012676:	6122      	str	r2, [r4, #16]
 8012678:	b1d5      	cbz	r5, 80126b0 <__d2b+0x98>
 801267a:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 801267e:	4405      	add	r5, r0
 8012680:	f8c9 5000 	str.w	r5, [r9]
 8012684:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 8012688:	f8c8 0000 	str.w	r0, [r8]
 801268c:	4620      	mov	r0, r4
 801268e:	b003      	add	sp, #12
 8012690:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8012694:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8012698:	e7d5      	b.n	8012646 <__d2b+0x2e>
 801269a:	6161      	str	r1, [r4, #20]
 801269c:	e7e5      	b.n	801266a <__d2b+0x52>
 801269e:	a801      	add	r0, sp, #4
 80126a0:	f7ff fcde 	bl	8012060 <__lo0bits>
 80126a4:	9b01      	ldr	r3, [sp, #4]
 80126a6:	6163      	str	r3, [r4, #20]
 80126a8:	2201      	movs	r2, #1
 80126aa:	6122      	str	r2, [r4, #16]
 80126ac:	3020      	adds	r0, #32
 80126ae:	e7e3      	b.n	8012678 <__d2b+0x60>
 80126b0:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 80126b4:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 80126b8:	f8c9 0000 	str.w	r0, [r9]
 80126bc:	6918      	ldr	r0, [r3, #16]
 80126be:	f7ff fcaf 	bl	8012020 <__hi0bits>
 80126c2:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 80126c6:	e7df      	b.n	8012688 <__d2b+0x70>
 80126c8:	08017778 	.word	0x08017778
 80126cc:	08017804 	.word	0x08017804

080126d0 <__ratio>:
 80126d0:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80126d4:	4688      	mov	r8, r1
 80126d6:	4669      	mov	r1, sp
 80126d8:	4681      	mov	r9, r0
 80126da:	f7ff ff4d 	bl	8012578 <__b2d>
 80126de:	a901      	add	r1, sp, #4
 80126e0:	4640      	mov	r0, r8
 80126e2:	ec55 4b10 	vmov	r4, r5, d0
 80126e6:	f7ff ff47 	bl	8012578 <__b2d>
 80126ea:	f8d9 3010 	ldr.w	r3, [r9, #16]
 80126ee:	f8d8 2010 	ldr.w	r2, [r8, #16]
 80126f2:	eba3 0c02 	sub.w	ip, r3, r2
 80126f6:	e9dd 3200 	ldrd	r3, r2, [sp]
 80126fa:	1a9b      	subs	r3, r3, r2
 80126fc:	eb03 134c 	add.w	r3, r3, ip, lsl #5
 8012700:	ec51 0b10 	vmov	r0, r1, d0
 8012704:	2b00      	cmp	r3, #0
 8012706:	bfd6      	itet	le
 8012708:	460a      	movle	r2, r1
 801270a:	462a      	movgt	r2, r5
 801270c:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 8012710:	468b      	mov	fp, r1
 8012712:	462f      	mov	r7, r5
 8012714:	bfd4      	ite	le
 8012716:	eb02 5b03 	addle.w	fp, r2, r3, lsl #20
 801271a:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 801271e:	4620      	mov	r0, r4
 8012720:	ee10 2a10 	vmov	r2, s0
 8012724:	465b      	mov	r3, fp
 8012726:	4639      	mov	r1, r7
 8012728:	f7ee f890 	bl	800084c <__aeabi_ddiv>
 801272c:	ec41 0b10 	vmov	d0, r0, r1
 8012730:	b003      	add	sp, #12
 8012732:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08012736 <__copybits>:
 8012736:	3901      	subs	r1, #1
 8012738:	b570      	push	{r4, r5, r6, lr}
 801273a:	1149      	asrs	r1, r1, #5
 801273c:	6914      	ldr	r4, [r2, #16]
 801273e:	3101      	adds	r1, #1
 8012740:	f102 0314 	add.w	r3, r2, #20
 8012744:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 8012748:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 801274c:	1f05      	subs	r5, r0, #4
 801274e:	42a3      	cmp	r3, r4
 8012750:	d30c      	bcc.n	801276c <__copybits+0x36>
 8012752:	1aa3      	subs	r3, r4, r2
 8012754:	3b11      	subs	r3, #17
 8012756:	f023 0303 	bic.w	r3, r3, #3
 801275a:	3211      	adds	r2, #17
 801275c:	42a2      	cmp	r2, r4
 801275e:	bf88      	it	hi
 8012760:	2300      	movhi	r3, #0
 8012762:	4418      	add	r0, r3
 8012764:	2300      	movs	r3, #0
 8012766:	4288      	cmp	r0, r1
 8012768:	d305      	bcc.n	8012776 <__copybits+0x40>
 801276a:	bd70      	pop	{r4, r5, r6, pc}
 801276c:	f853 6b04 	ldr.w	r6, [r3], #4
 8012770:	f845 6f04 	str.w	r6, [r5, #4]!
 8012774:	e7eb      	b.n	801274e <__copybits+0x18>
 8012776:	f840 3b04 	str.w	r3, [r0], #4
 801277a:	e7f4      	b.n	8012766 <__copybits+0x30>

0801277c <__any_on>:
 801277c:	f100 0214 	add.w	r2, r0, #20
 8012780:	6900      	ldr	r0, [r0, #16]
 8012782:	114b      	asrs	r3, r1, #5
 8012784:	4298      	cmp	r0, r3
 8012786:	b510      	push	{r4, lr}
 8012788:	db11      	blt.n	80127ae <__any_on+0x32>
 801278a:	dd0a      	ble.n	80127a2 <__any_on+0x26>
 801278c:	f011 011f 	ands.w	r1, r1, #31
 8012790:	d007      	beq.n	80127a2 <__any_on+0x26>
 8012792:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 8012796:	fa24 f001 	lsr.w	r0, r4, r1
 801279a:	fa00 f101 	lsl.w	r1, r0, r1
 801279e:	428c      	cmp	r4, r1
 80127a0:	d10b      	bne.n	80127ba <__any_on+0x3e>
 80127a2:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 80127a6:	4293      	cmp	r3, r2
 80127a8:	d803      	bhi.n	80127b2 <__any_on+0x36>
 80127aa:	2000      	movs	r0, #0
 80127ac:	bd10      	pop	{r4, pc}
 80127ae:	4603      	mov	r3, r0
 80127b0:	e7f7      	b.n	80127a2 <__any_on+0x26>
 80127b2:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 80127b6:	2900      	cmp	r1, #0
 80127b8:	d0f5      	beq.n	80127a6 <__any_on+0x2a>
 80127ba:	2001      	movs	r0, #1
 80127bc:	e7f6      	b.n	80127ac <__any_on+0x30>

080127be <_calloc_r>:
 80127be:	b537      	push	{r0, r1, r2, r4, r5, lr}
 80127c0:	fba1 2402 	umull	r2, r4, r1, r2
 80127c4:	b94c      	cbnz	r4, 80127da <_calloc_r+0x1c>
 80127c6:	4611      	mov	r1, r2
 80127c8:	9201      	str	r2, [sp, #4]
 80127ca:	f000 f87b 	bl	80128c4 <_malloc_r>
 80127ce:	9a01      	ldr	r2, [sp, #4]
 80127d0:	4605      	mov	r5, r0
 80127d2:	b930      	cbnz	r0, 80127e2 <_calloc_r+0x24>
 80127d4:	4628      	mov	r0, r5
 80127d6:	b003      	add	sp, #12
 80127d8:	bd30      	pop	{r4, r5, pc}
 80127da:	220c      	movs	r2, #12
 80127dc:	6002      	str	r2, [r0, #0]
 80127de:	2500      	movs	r5, #0
 80127e0:	e7f8      	b.n	80127d4 <_calloc_r+0x16>
 80127e2:	4621      	mov	r1, r4
 80127e4:	f7fc fbbe 	bl	800ef64 <memset>
 80127e8:	e7f4      	b.n	80127d4 <_calloc_r+0x16>
	...

080127ec <_free_r>:
 80127ec:	b537      	push	{r0, r1, r2, r4, r5, lr}
 80127ee:	2900      	cmp	r1, #0
 80127f0:	d044      	beq.n	801287c <_free_r+0x90>
 80127f2:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80127f6:	9001      	str	r0, [sp, #4]
 80127f8:	2b00      	cmp	r3, #0
 80127fa:	f1a1 0404 	sub.w	r4, r1, #4
 80127fe:	bfb8      	it	lt
 8012800:	18e4      	addlt	r4, r4, r3
 8012802:	f000 fab5 	bl	8012d70 <__malloc_lock>
 8012806:	4a1e      	ldr	r2, [pc, #120]	; (8012880 <_free_r+0x94>)
 8012808:	9801      	ldr	r0, [sp, #4]
 801280a:	6813      	ldr	r3, [r2, #0]
 801280c:	b933      	cbnz	r3, 801281c <_free_r+0x30>
 801280e:	6063      	str	r3, [r4, #4]
 8012810:	6014      	str	r4, [r2, #0]
 8012812:	b003      	add	sp, #12
 8012814:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8012818:	f000 bab0 	b.w	8012d7c <__malloc_unlock>
 801281c:	42a3      	cmp	r3, r4
 801281e:	d908      	bls.n	8012832 <_free_r+0x46>
 8012820:	6825      	ldr	r5, [r4, #0]
 8012822:	1961      	adds	r1, r4, r5
 8012824:	428b      	cmp	r3, r1
 8012826:	bf01      	itttt	eq
 8012828:	6819      	ldreq	r1, [r3, #0]
 801282a:	685b      	ldreq	r3, [r3, #4]
 801282c:	1949      	addeq	r1, r1, r5
 801282e:	6021      	streq	r1, [r4, #0]
 8012830:	e7ed      	b.n	801280e <_free_r+0x22>
 8012832:	461a      	mov	r2, r3
 8012834:	685b      	ldr	r3, [r3, #4]
 8012836:	b10b      	cbz	r3, 801283c <_free_r+0x50>
 8012838:	42a3      	cmp	r3, r4
 801283a:	d9fa      	bls.n	8012832 <_free_r+0x46>
 801283c:	6811      	ldr	r1, [r2, #0]
 801283e:	1855      	adds	r5, r2, r1
 8012840:	42a5      	cmp	r5, r4
 8012842:	d10b      	bne.n	801285c <_free_r+0x70>
 8012844:	6824      	ldr	r4, [r4, #0]
 8012846:	4421      	add	r1, r4
 8012848:	1854      	adds	r4, r2, r1
 801284a:	42a3      	cmp	r3, r4
 801284c:	6011      	str	r1, [r2, #0]
 801284e:	d1e0      	bne.n	8012812 <_free_r+0x26>
 8012850:	681c      	ldr	r4, [r3, #0]
 8012852:	685b      	ldr	r3, [r3, #4]
 8012854:	6053      	str	r3, [r2, #4]
 8012856:	4421      	add	r1, r4
 8012858:	6011      	str	r1, [r2, #0]
 801285a:	e7da      	b.n	8012812 <_free_r+0x26>
 801285c:	d902      	bls.n	8012864 <_free_r+0x78>
 801285e:	230c      	movs	r3, #12
 8012860:	6003      	str	r3, [r0, #0]
 8012862:	e7d6      	b.n	8012812 <_free_r+0x26>
 8012864:	6825      	ldr	r5, [r4, #0]
 8012866:	1961      	adds	r1, r4, r5
 8012868:	428b      	cmp	r3, r1
 801286a:	bf04      	itt	eq
 801286c:	6819      	ldreq	r1, [r3, #0]
 801286e:	685b      	ldreq	r3, [r3, #4]
 8012870:	6063      	str	r3, [r4, #4]
 8012872:	bf04      	itt	eq
 8012874:	1949      	addeq	r1, r1, r5
 8012876:	6021      	streq	r1, [r4, #0]
 8012878:	6054      	str	r4, [r2, #4]
 801287a:	e7ca      	b.n	8012812 <_free_r+0x26>
 801287c:	b003      	add	sp, #12
 801287e:	bd30      	pop	{r4, r5, pc}
 8012880:	200079a0 	.word	0x200079a0

08012884 <sbrk_aligned>:
 8012884:	b570      	push	{r4, r5, r6, lr}
 8012886:	4e0e      	ldr	r6, [pc, #56]	; (80128c0 <sbrk_aligned+0x3c>)
 8012888:	460c      	mov	r4, r1
 801288a:	6831      	ldr	r1, [r6, #0]
 801288c:	4605      	mov	r5, r0
 801288e:	b911      	cbnz	r1, 8012896 <sbrk_aligned+0x12>
 8012890:	f000 f9f2 	bl	8012c78 <_sbrk_r>
 8012894:	6030      	str	r0, [r6, #0]
 8012896:	4621      	mov	r1, r4
 8012898:	4628      	mov	r0, r5
 801289a:	f000 f9ed 	bl	8012c78 <_sbrk_r>
 801289e:	1c43      	adds	r3, r0, #1
 80128a0:	d00a      	beq.n	80128b8 <sbrk_aligned+0x34>
 80128a2:	1cc4      	adds	r4, r0, #3
 80128a4:	f024 0403 	bic.w	r4, r4, #3
 80128a8:	42a0      	cmp	r0, r4
 80128aa:	d007      	beq.n	80128bc <sbrk_aligned+0x38>
 80128ac:	1a21      	subs	r1, r4, r0
 80128ae:	4628      	mov	r0, r5
 80128b0:	f000 f9e2 	bl	8012c78 <_sbrk_r>
 80128b4:	3001      	adds	r0, #1
 80128b6:	d101      	bne.n	80128bc <sbrk_aligned+0x38>
 80128b8:	f04f 34ff 	mov.w	r4, #4294967295
 80128bc:	4620      	mov	r0, r4
 80128be:	bd70      	pop	{r4, r5, r6, pc}
 80128c0:	200079a4 	.word	0x200079a4

080128c4 <_malloc_r>:
 80128c4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80128c8:	1ccd      	adds	r5, r1, #3
 80128ca:	f025 0503 	bic.w	r5, r5, #3
 80128ce:	3508      	adds	r5, #8
 80128d0:	2d0c      	cmp	r5, #12
 80128d2:	bf38      	it	cc
 80128d4:	250c      	movcc	r5, #12
 80128d6:	2d00      	cmp	r5, #0
 80128d8:	4607      	mov	r7, r0
 80128da:	db01      	blt.n	80128e0 <_malloc_r+0x1c>
 80128dc:	42a9      	cmp	r1, r5
 80128de:	d905      	bls.n	80128ec <_malloc_r+0x28>
 80128e0:	230c      	movs	r3, #12
 80128e2:	603b      	str	r3, [r7, #0]
 80128e4:	2600      	movs	r6, #0
 80128e6:	4630      	mov	r0, r6
 80128e8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80128ec:	4e2e      	ldr	r6, [pc, #184]	; (80129a8 <_malloc_r+0xe4>)
 80128ee:	f000 fa3f 	bl	8012d70 <__malloc_lock>
 80128f2:	6833      	ldr	r3, [r6, #0]
 80128f4:	461c      	mov	r4, r3
 80128f6:	bb34      	cbnz	r4, 8012946 <_malloc_r+0x82>
 80128f8:	4629      	mov	r1, r5
 80128fa:	4638      	mov	r0, r7
 80128fc:	f7ff ffc2 	bl	8012884 <sbrk_aligned>
 8012900:	1c43      	adds	r3, r0, #1
 8012902:	4604      	mov	r4, r0
 8012904:	d14d      	bne.n	80129a2 <_malloc_r+0xde>
 8012906:	6834      	ldr	r4, [r6, #0]
 8012908:	4626      	mov	r6, r4
 801290a:	2e00      	cmp	r6, #0
 801290c:	d140      	bne.n	8012990 <_malloc_r+0xcc>
 801290e:	6823      	ldr	r3, [r4, #0]
 8012910:	4631      	mov	r1, r6
 8012912:	4638      	mov	r0, r7
 8012914:	eb04 0803 	add.w	r8, r4, r3
 8012918:	f000 f9ae 	bl	8012c78 <_sbrk_r>
 801291c:	4580      	cmp	r8, r0
 801291e:	d13a      	bne.n	8012996 <_malloc_r+0xd2>
 8012920:	6821      	ldr	r1, [r4, #0]
 8012922:	3503      	adds	r5, #3
 8012924:	1a6d      	subs	r5, r5, r1
 8012926:	f025 0503 	bic.w	r5, r5, #3
 801292a:	3508      	adds	r5, #8
 801292c:	2d0c      	cmp	r5, #12
 801292e:	bf38      	it	cc
 8012930:	250c      	movcc	r5, #12
 8012932:	4629      	mov	r1, r5
 8012934:	4638      	mov	r0, r7
 8012936:	f7ff ffa5 	bl	8012884 <sbrk_aligned>
 801293a:	3001      	adds	r0, #1
 801293c:	d02b      	beq.n	8012996 <_malloc_r+0xd2>
 801293e:	6823      	ldr	r3, [r4, #0]
 8012940:	442b      	add	r3, r5
 8012942:	6023      	str	r3, [r4, #0]
 8012944:	e00e      	b.n	8012964 <_malloc_r+0xa0>
 8012946:	6822      	ldr	r2, [r4, #0]
 8012948:	1b52      	subs	r2, r2, r5
 801294a:	d41e      	bmi.n	801298a <_malloc_r+0xc6>
 801294c:	2a0b      	cmp	r2, #11
 801294e:	d916      	bls.n	801297e <_malloc_r+0xba>
 8012950:	1961      	adds	r1, r4, r5
 8012952:	42a3      	cmp	r3, r4
 8012954:	6025      	str	r5, [r4, #0]
 8012956:	bf18      	it	ne
 8012958:	6059      	strne	r1, [r3, #4]
 801295a:	6863      	ldr	r3, [r4, #4]
 801295c:	bf08      	it	eq
 801295e:	6031      	streq	r1, [r6, #0]
 8012960:	5162      	str	r2, [r4, r5]
 8012962:	604b      	str	r3, [r1, #4]
 8012964:	4638      	mov	r0, r7
 8012966:	f104 060b 	add.w	r6, r4, #11
 801296a:	f000 fa07 	bl	8012d7c <__malloc_unlock>
 801296e:	f026 0607 	bic.w	r6, r6, #7
 8012972:	1d23      	adds	r3, r4, #4
 8012974:	1af2      	subs	r2, r6, r3
 8012976:	d0b6      	beq.n	80128e6 <_malloc_r+0x22>
 8012978:	1b9b      	subs	r3, r3, r6
 801297a:	50a3      	str	r3, [r4, r2]
 801297c:	e7b3      	b.n	80128e6 <_malloc_r+0x22>
 801297e:	6862      	ldr	r2, [r4, #4]
 8012980:	42a3      	cmp	r3, r4
 8012982:	bf0c      	ite	eq
 8012984:	6032      	streq	r2, [r6, #0]
 8012986:	605a      	strne	r2, [r3, #4]
 8012988:	e7ec      	b.n	8012964 <_malloc_r+0xa0>
 801298a:	4623      	mov	r3, r4
 801298c:	6864      	ldr	r4, [r4, #4]
 801298e:	e7b2      	b.n	80128f6 <_malloc_r+0x32>
 8012990:	4634      	mov	r4, r6
 8012992:	6876      	ldr	r6, [r6, #4]
 8012994:	e7b9      	b.n	801290a <_malloc_r+0x46>
 8012996:	230c      	movs	r3, #12
 8012998:	603b      	str	r3, [r7, #0]
 801299a:	4638      	mov	r0, r7
 801299c:	f000 f9ee 	bl	8012d7c <__malloc_unlock>
 80129a0:	e7a1      	b.n	80128e6 <_malloc_r+0x22>
 80129a2:	6025      	str	r5, [r4, #0]
 80129a4:	e7de      	b.n	8012964 <_malloc_r+0xa0>
 80129a6:	bf00      	nop
 80129a8:	200079a0 	.word	0x200079a0

080129ac <__ssputs_r>:
 80129ac:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80129b0:	688e      	ldr	r6, [r1, #8]
 80129b2:	429e      	cmp	r6, r3
 80129b4:	4682      	mov	sl, r0
 80129b6:	460c      	mov	r4, r1
 80129b8:	4690      	mov	r8, r2
 80129ba:	461f      	mov	r7, r3
 80129bc:	d838      	bhi.n	8012a30 <__ssputs_r+0x84>
 80129be:	898a      	ldrh	r2, [r1, #12]
 80129c0:	f412 6f90 	tst.w	r2, #1152	; 0x480
 80129c4:	d032      	beq.n	8012a2c <__ssputs_r+0x80>
 80129c6:	6825      	ldr	r5, [r4, #0]
 80129c8:	6909      	ldr	r1, [r1, #16]
 80129ca:	eba5 0901 	sub.w	r9, r5, r1
 80129ce:	6965      	ldr	r5, [r4, #20]
 80129d0:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 80129d4:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 80129d8:	3301      	adds	r3, #1
 80129da:	444b      	add	r3, r9
 80129dc:	106d      	asrs	r5, r5, #1
 80129de:	429d      	cmp	r5, r3
 80129e0:	bf38      	it	cc
 80129e2:	461d      	movcc	r5, r3
 80129e4:	0553      	lsls	r3, r2, #21
 80129e6:	d531      	bpl.n	8012a4c <__ssputs_r+0xa0>
 80129e8:	4629      	mov	r1, r5
 80129ea:	f7ff ff6b 	bl	80128c4 <_malloc_r>
 80129ee:	4606      	mov	r6, r0
 80129f0:	b950      	cbnz	r0, 8012a08 <__ssputs_r+0x5c>
 80129f2:	230c      	movs	r3, #12
 80129f4:	f8ca 3000 	str.w	r3, [sl]
 80129f8:	89a3      	ldrh	r3, [r4, #12]
 80129fa:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80129fe:	81a3      	strh	r3, [r4, #12]
 8012a00:	f04f 30ff 	mov.w	r0, #4294967295
 8012a04:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8012a08:	6921      	ldr	r1, [r4, #16]
 8012a0a:	464a      	mov	r2, r9
 8012a0c:	f7ff fa08 	bl	8011e20 <memcpy>
 8012a10:	89a3      	ldrh	r3, [r4, #12]
 8012a12:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8012a16:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8012a1a:	81a3      	strh	r3, [r4, #12]
 8012a1c:	6126      	str	r6, [r4, #16]
 8012a1e:	6165      	str	r5, [r4, #20]
 8012a20:	444e      	add	r6, r9
 8012a22:	eba5 0509 	sub.w	r5, r5, r9
 8012a26:	6026      	str	r6, [r4, #0]
 8012a28:	60a5      	str	r5, [r4, #8]
 8012a2a:	463e      	mov	r6, r7
 8012a2c:	42be      	cmp	r6, r7
 8012a2e:	d900      	bls.n	8012a32 <__ssputs_r+0x86>
 8012a30:	463e      	mov	r6, r7
 8012a32:	6820      	ldr	r0, [r4, #0]
 8012a34:	4632      	mov	r2, r6
 8012a36:	4641      	mov	r1, r8
 8012a38:	f000 f980 	bl	8012d3c <memmove>
 8012a3c:	68a3      	ldr	r3, [r4, #8]
 8012a3e:	1b9b      	subs	r3, r3, r6
 8012a40:	60a3      	str	r3, [r4, #8]
 8012a42:	6823      	ldr	r3, [r4, #0]
 8012a44:	4433      	add	r3, r6
 8012a46:	6023      	str	r3, [r4, #0]
 8012a48:	2000      	movs	r0, #0
 8012a4a:	e7db      	b.n	8012a04 <__ssputs_r+0x58>
 8012a4c:	462a      	mov	r2, r5
 8012a4e:	f000 f99b 	bl	8012d88 <_realloc_r>
 8012a52:	4606      	mov	r6, r0
 8012a54:	2800      	cmp	r0, #0
 8012a56:	d1e1      	bne.n	8012a1c <__ssputs_r+0x70>
 8012a58:	6921      	ldr	r1, [r4, #16]
 8012a5a:	4650      	mov	r0, sl
 8012a5c:	f7ff fec6 	bl	80127ec <_free_r>
 8012a60:	e7c7      	b.n	80129f2 <__ssputs_r+0x46>
	...

08012a64 <_svfiprintf_r>:
 8012a64:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8012a68:	4698      	mov	r8, r3
 8012a6a:	898b      	ldrh	r3, [r1, #12]
 8012a6c:	061b      	lsls	r3, r3, #24
 8012a6e:	b09d      	sub	sp, #116	; 0x74
 8012a70:	4607      	mov	r7, r0
 8012a72:	460d      	mov	r5, r1
 8012a74:	4614      	mov	r4, r2
 8012a76:	d50e      	bpl.n	8012a96 <_svfiprintf_r+0x32>
 8012a78:	690b      	ldr	r3, [r1, #16]
 8012a7a:	b963      	cbnz	r3, 8012a96 <_svfiprintf_r+0x32>
 8012a7c:	2140      	movs	r1, #64	; 0x40
 8012a7e:	f7ff ff21 	bl	80128c4 <_malloc_r>
 8012a82:	6028      	str	r0, [r5, #0]
 8012a84:	6128      	str	r0, [r5, #16]
 8012a86:	b920      	cbnz	r0, 8012a92 <_svfiprintf_r+0x2e>
 8012a88:	230c      	movs	r3, #12
 8012a8a:	603b      	str	r3, [r7, #0]
 8012a8c:	f04f 30ff 	mov.w	r0, #4294967295
 8012a90:	e0d1      	b.n	8012c36 <_svfiprintf_r+0x1d2>
 8012a92:	2340      	movs	r3, #64	; 0x40
 8012a94:	616b      	str	r3, [r5, #20]
 8012a96:	2300      	movs	r3, #0
 8012a98:	9309      	str	r3, [sp, #36]	; 0x24
 8012a9a:	2320      	movs	r3, #32
 8012a9c:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8012aa0:	f8cd 800c 	str.w	r8, [sp, #12]
 8012aa4:	2330      	movs	r3, #48	; 0x30
 8012aa6:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 8012c50 <_svfiprintf_r+0x1ec>
 8012aaa:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8012aae:	f04f 0901 	mov.w	r9, #1
 8012ab2:	4623      	mov	r3, r4
 8012ab4:	469a      	mov	sl, r3
 8012ab6:	f813 2b01 	ldrb.w	r2, [r3], #1
 8012aba:	b10a      	cbz	r2, 8012ac0 <_svfiprintf_r+0x5c>
 8012abc:	2a25      	cmp	r2, #37	; 0x25
 8012abe:	d1f9      	bne.n	8012ab4 <_svfiprintf_r+0x50>
 8012ac0:	ebba 0b04 	subs.w	fp, sl, r4
 8012ac4:	d00b      	beq.n	8012ade <_svfiprintf_r+0x7a>
 8012ac6:	465b      	mov	r3, fp
 8012ac8:	4622      	mov	r2, r4
 8012aca:	4629      	mov	r1, r5
 8012acc:	4638      	mov	r0, r7
 8012ace:	f7ff ff6d 	bl	80129ac <__ssputs_r>
 8012ad2:	3001      	adds	r0, #1
 8012ad4:	f000 80aa 	beq.w	8012c2c <_svfiprintf_r+0x1c8>
 8012ad8:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8012ada:	445a      	add	r2, fp
 8012adc:	9209      	str	r2, [sp, #36]	; 0x24
 8012ade:	f89a 3000 	ldrb.w	r3, [sl]
 8012ae2:	2b00      	cmp	r3, #0
 8012ae4:	f000 80a2 	beq.w	8012c2c <_svfiprintf_r+0x1c8>
 8012ae8:	2300      	movs	r3, #0
 8012aea:	f04f 32ff 	mov.w	r2, #4294967295
 8012aee:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8012af2:	f10a 0a01 	add.w	sl, sl, #1
 8012af6:	9304      	str	r3, [sp, #16]
 8012af8:	9307      	str	r3, [sp, #28]
 8012afa:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8012afe:	931a      	str	r3, [sp, #104]	; 0x68
 8012b00:	4654      	mov	r4, sl
 8012b02:	2205      	movs	r2, #5
 8012b04:	f814 1b01 	ldrb.w	r1, [r4], #1
 8012b08:	4851      	ldr	r0, [pc, #324]	; (8012c50 <_svfiprintf_r+0x1ec>)
 8012b0a:	f7ed fb69 	bl	80001e0 <memchr>
 8012b0e:	9a04      	ldr	r2, [sp, #16]
 8012b10:	b9d8      	cbnz	r0, 8012b4a <_svfiprintf_r+0xe6>
 8012b12:	06d0      	lsls	r0, r2, #27
 8012b14:	bf44      	itt	mi
 8012b16:	2320      	movmi	r3, #32
 8012b18:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8012b1c:	0711      	lsls	r1, r2, #28
 8012b1e:	bf44      	itt	mi
 8012b20:	232b      	movmi	r3, #43	; 0x2b
 8012b22:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8012b26:	f89a 3000 	ldrb.w	r3, [sl]
 8012b2a:	2b2a      	cmp	r3, #42	; 0x2a
 8012b2c:	d015      	beq.n	8012b5a <_svfiprintf_r+0xf6>
 8012b2e:	9a07      	ldr	r2, [sp, #28]
 8012b30:	4654      	mov	r4, sl
 8012b32:	2000      	movs	r0, #0
 8012b34:	f04f 0c0a 	mov.w	ip, #10
 8012b38:	4621      	mov	r1, r4
 8012b3a:	f811 3b01 	ldrb.w	r3, [r1], #1
 8012b3e:	3b30      	subs	r3, #48	; 0x30
 8012b40:	2b09      	cmp	r3, #9
 8012b42:	d94e      	bls.n	8012be2 <_svfiprintf_r+0x17e>
 8012b44:	b1b0      	cbz	r0, 8012b74 <_svfiprintf_r+0x110>
 8012b46:	9207      	str	r2, [sp, #28]
 8012b48:	e014      	b.n	8012b74 <_svfiprintf_r+0x110>
 8012b4a:	eba0 0308 	sub.w	r3, r0, r8
 8012b4e:	fa09 f303 	lsl.w	r3, r9, r3
 8012b52:	4313      	orrs	r3, r2
 8012b54:	9304      	str	r3, [sp, #16]
 8012b56:	46a2      	mov	sl, r4
 8012b58:	e7d2      	b.n	8012b00 <_svfiprintf_r+0x9c>
 8012b5a:	9b03      	ldr	r3, [sp, #12]
 8012b5c:	1d19      	adds	r1, r3, #4
 8012b5e:	681b      	ldr	r3, [r3, #0]
 8012b60:	9103      	str	r1, [sp, #12]
 8012b62:	2b00      	cmp	r3, #0
 8012b64:	bfbb      	ittet	lt
 8012b66:	425b      	neglt	r3, r3
 8012b68:	f042 0202 	orrlt.w	r2, r2, #2
 8012b6c:	9307      	strge	r3, [sp, #28]
 8012b6e:	9307      	strlt	r3, [sp, #28]
 8012b70:	bfb8      	it	lt
 8012b72:	9204      	strlt	r2, [sp, #16]
 8012b74:	7823      	ldrb	r3, [r4, #0]
 8012b76:	2b2e      	cmp	r3, #46	; 0x2e
 8012b78:	d10c      	bne.n	8012b94 <_svfiprintf_r+0x130>
 8012b7a:	7863      	ldrb	r3, [r4, #1]
 8012b7c:	2b2a      	cmp	r3, #42	; 0x2a
 8012b7e:	d135      	bne.n	8012bec <_svfiprintf_r+0x188>
 8012b80:	9b03      	ldr	r3, [sp, #12]
 8012b82:	1d1a      	adds	r2, r3, #4
 8012b84:	681b      	ldr	r3, [r3, #0]
 8012b86:	9203      	str	r2, [sp, #12]
 8012b88:	2b00      	cmp	r3, #0
 8012b8a:	bfb8      	it	lt
 8012b8c:	f04f 33ff 	movlt.w	r3, #4294967295
 8012b90:	3402      	adds	r4, #2
 8012b92:	9305      	str	r3, [sp, #20]
 8012b94:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 8012c60 <_svfiprintf_r+0x1fc>
 8012b98:	7821      	ldrb	r1, [r4, #0]
 8012b9a:	2203      	movs	r2, #3
 8012b9c:	4650      	mov	r0, sl
 8012b9e:	f7ed fb1f 	bl	80001e0 <memchr>
 8012ba2:	b140      	cbz	r0, 8012bb6 <_svfiprintf_r+0x152>
 8012ba4:	2340      	movs	r3, #64	; 0x40
 8012ba6:	eba0 000a 	sub.w	r0, r0, sl
 8012baa:	fa03 f000 	lsl.w	r0, r3, r0
 8012bae:	9b04      	ldr	r3, [sp, #16]
 8012bb0:	4303      	orrs	r3, r0
 8012bb2:	3401      	adds	r4, #1
 8012bb4:	9304      	str	r3, [sp, #16]
 8012bb6:	f814 1b01 	ldrb.w	r1, [r4], #1
 8012bba:	4826      	ldr	r0, [pc, #152]	; (8012c54 <_svfiprintf_r+0x1f0>)
 8012bbc:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8012bc0:	2206      	movs	r2, #6
 8012bc2:	f7ed fb0d 	bl	80001e0 <memchr>
 8012bc6:	2800      	cmp	r0, #0
 8012bc8:	d038      	beq.n	8012c3c <_svfiprintf_r+0x1d8>
 8012bca:	4b23      	ldr	r3, [pc, #140]	; (8012c58 <_svfiprintf_r+0x1f4>)
 8012bcc:	bb1b      	cbnz	r3, 8012c16 <_svfiprintf_r+0x1b2>
 8012bce:	9b03      	ldr	r3, [sp, #12]
 8012bd0:	3307      	adds	r3, #7
 8012bd2:	f023 0307 	bic.w	r3, r3, #7
 8012bd6:	3308      	adds	r3, #8
 8012bd8:	9303      	str	r3, [sp, #12]
 8012bda:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8012bdc:	4433      	add	r3, r6
 8012bde:	9309      	str	r3, [sp, #36]	; 0x24
 8012be0:	e767      	b.n	8012ab2 <_svfiprintf_r+0x4e>
 8012be2:	fb0c 3202 	mla	r2, ip, r2, r3
 8012be6:	460c      	mov	r4, r1
 8012be8:	2001      	movs	r0, #1
 8012bea:	e7a5      	b.n	8012b38 <_svfiprintf_r+0xd4>
 8012bec:	2300      	movs	r3, #0
 8012bee:	3401      	adds	r4, #1
 8012bf0:	9305      	str	r3, [sp, #20]
 8012bf2:	4619      	mov	r1, r3
 8012bf4:	f04f 0c0a 	mov.w	ip, #10
 8012bf8:	4620      	mov	r0, r4
 8012bfa:	f810 2b01 	ldrb.w	r2, [r0], #1
 8012bfe:	3a30      	subs	r2, #48	; 0x30
 8012c00:	2a09      	cmp	r2, #9
 8012c02:	d903      	bls.n	8012c0c <_svfiprintf_r+0x1a8>
 8012c04:	2b00      	cmp	r3, #0
 8012c06:	d0c5      	beq.n	8012b94 <_svfiprintf_r+0x130>
 8012c08:	9105      	str	r1, [sp, #20]
 8012c0a:	e7c3      	b.n	8012b94 <_svfiprintf_r+0x130>
 8012c0c:	fb0c 2101 	mla	r1, ip, r1, r2
 8012c10:	4604      	mov	r4, r0
 8012c12:	2301      	movs	r3, #1
 8012c14:	e7f0      	b.n	8012bf8 <_svfiprintf_r+0x194>
 8012c16:	ab03      	add	r3, sp, #12
 8012c18:	9300      	str	r3, [sp, #0]
 8012c1a:	462a      	mov	r2, r5
 8012c1c:	4b0f      	ldr	r3, [pc, #60]	; (8012c5c <_svfiprintf_r+0x1f8>)
 8012c1e:	a904      	add	r1, sp, #16
 8012c20:	4638      	mov	r0, r7
 8012c22:	f7fc fa47 	bl	800f0b4 <_printf_float>
 8012c26:	1c42      	adds	r2, r0, #1
 8012c28:	4606      	mov	r6, r0
 8012c2a:	d1d6      	bne.n	8012bda <_svfiprintf_r+0x176>
 8012c2c:	89ab      	ldrh	r3, [r5, #12]
 8012c2e:	065b      	lsls	r3, r3, #25
 8012c30:	f53f af2c 	bmi.w	8012a8c <_svfiprintf_r+0x28>
 8012c34:	9809      	ldr	r0, [sp, #36]	; 0x24
 8012c36:	b01d      	add	sp, #116	; 0x74
 8012c38:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8012c3c:	ab03      	add	r3, sp, #12
 8012c3e:	9300      	str	r3, [sp, #0]
 8012c40:	462a      	mov	r2, r5
 8012c42:	4b06      	ldr	r3, [pc, #24]	; (8012c5c <_svfiprintf_r+0x1f8>)
 8012c44:	a904      	add	r1, sp, #16
 8012c46:	4638      	mov	r0, r7
 8012c48:	f7fc fcd8 	bl	800f5fc <_printf_i>
 8012c4c:	e7eb      	b.n	8012c26 <_svfiprintf_r+0x1c2>
 8012c4e:	bf00      	nop
 8012c50:	0801795c 	.word	0x0801795c
 8012c54:	08017966 	.word	0x08017966
 8012c58:	0800f0b5 	.word	0x0800f0b5
 8012c5c:	080129ad 	.word	0x080129ad
 8012c60:	08017962 	.word	0x08017962
 8012c64:	00000000 	.word	0x00000000

08012c68 <nan>:
 8012c68:	ed9f 0b01 	vldr	d0, [pc, #4]	; 8012c70 <nan+0x8>
 8012c6c:	4770      	bx	lr
 8012c6e:	bf00      	nop
 8012c70:	00000000 	.word	0x00000000
 8012c74:	7ff80000 	.word	0x7ff80000

08012c78 <_sbrk_r>:
 8012c78:	b538      	push	{r3, r4, r5, lr}
 8012c7a:	4d06      	ldr	r5, [pc, #24]	; (8012c94 <_sbrk_r+0x1c>)
 8012c7c:	2300      	movs	r3, #0
 8012c7e:	4604      	mov	r4, r0
 8012c80:	4608      	mov	r0, r1
 8012c82:	602b      	str	r3, [r5, #0]
 8012c84:	f7ef facc 	bl	8002220 <_sbrk>
 8012c88:	1c43      	adds	r3, r0, #1
 8012c8a:	d102      	bne.n	8012c92 <_sbrk_r+0x1a>
 8012c8c:	682b      	ldr	r3, [r5, #0]
 8012c8e:	b103      	cbz	r3, 8012c92 <_sbrk_r+0x1a>
 8012c90:	6023      	str	r3, [r4, #0]
 8012c92:	bd38      	pop	{r3, r4, r5, pc}
 8012c94:	200079a8 	.word	0x200079a8

08012c98 <strncmp>:
 8012c98:	b510      	push	{r4, lr}
 8012c9a:	b17a      	cbz	r2, 8012cbc <strncmp+0x24>
 8012c9c:	4603      	mov	r3, r0
 8012c9e:	3901      	subs	r1, #1
 8012ca0:	1884      	adds	r4, r0, r2
 8012ca2:	f813 0b01 	ldrb.w	r0, [r3], #1
 8012ca6:	f811 2f01 	ldrb.w	r2, [r1, #1]!
 8012caa:	4290      	cmp	r0, r2
 8012cac:	d101      	bne.n	8012cb2 <strncmp+0x1a>
 8012cae:	42a3      	cmp	r3, r4
 8012cb0:	d101      	bne.n	8012cb6 <strncmp+0x1e>
 8012cb2:	1a80      	subs	r0, r0, r2
 8012cb4:	bd10      	pop	{r4, pc}
 8012cb6:	2800      	cmp	r0, #0
 8012cb8:	d1f3      	bne.n	8012ca2 <strncmp+0xa>
 8012cba:	e7fa      	b.n	8012cb2 <strncmp+0x1a>
 8012cbc:	4610      	mov	r0, r2
 8012cbe:	e7f9      	b.n	8012cb4 <strncmp+0x1c>

08012cc0 <__ascii_wctomb>:
 8012cc0:	b149      	cbz	r1, 8012cd6 <__ascii_wctomb+0x16>
 8012cc2:	2aff      	cmp	r2, #255	; 0xff
 8012cc4:	bf85      	ittet	hi
 8012cc6:	238a      	movhi	r3, #138	; 0x8a
 8012cc8:	6003      	strhi	r3, [r0, #0]
 8012cca:	700a      	strbls	r2, [r1, #0]
 8012ccc:	f04f 30ff 	movhi.w	r0, #4294967295
 8012cd0:	bf98      	it	ls
 8012cd2:	2001      	movls	r0, #1
 8012cd4:	4770      	bx	lr
 8012cd6:	4608      	mov	r0, r1
 8012cd8:	4770      	bx	lr
	...

08012cdc <__assert_func>:
 8012cdc:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8012cde:	4614      	mov	r4, r2
 8012ce0:	461a      	mov	r2, r3
 8012ce2:	4b09      	ldr	r3, [pc, #36]	; (8012d08 <__assert_func+0x2c>)
 8012ce4:	681b      	ldr	r3, [r3, #0]
 8012ce6:	4605      	mov	r5, r0
 8012ce8:	68d8      	ldr	r0, [r3, #12]
 8012cea:	b14c      	cbz	r4, 8012d00 <__assert_func+0x24>
 8012cec:	4b07      	ldr	r3, [pc, #28]	; (8012d0c <__assert_func+0x30>)
 8012cee:	9100      	str	r1, [sp, #0]
 8012cf0:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8012cf4:	4906      	ldr	r1, [pc, #24]	; (8012d10 <__assert_func+0x34>)
 8012cf6:	462b      	mov	r3, r5
 8012cf8:	f000 f80e 	bl	8012d18 <fiprintf>
 8012cfc:	f000 fa8c 	bl	8013218 <abort>
 8012d00:	4b04      	ldr	r3, [pc, #16]	; (8012d14 <__assert_func+0x38>)
 8012d02:	461c      	mov	r4, r3
 8012d04:	e7f3      	b.n	8012cee <__assert_func+0x12>
 8012d06:	bf00      	nop
 8012d08:	200001fc 	.word	0x200001fc
 8012d0c:	0801796d 	.word	0x0801796d
 8012d10:	0801797a 	.word	0x0801797a
 8012d14:	080179a8 	.word	0x080179a8

08012d18 <fiprintf>:
 8012d18:	b40e      	push	{r1, r2, r3}
 8012d1a:	b503      	push	{r0, r1, lr}
 8012d1c:	4601      	mov	r1, r0
 8012d1e:	ab03      	add	r3, sp, #12
 8012d20:	4805      	ldr	r0, [pc, #20]	; (8012d38 <fiprintf+0x20>)
 8012d22:	f853 2b04 	ldr.w	r2, [r3], #4
 8012d26:	6800      	ldr	r0, [r0, #0]
 8012d28:	9301      	str	r3, [sp, #4]
 8012d2a:	f000 f885 	bl	8012e38 <_vfiprintf_r>
 8012d2e:	b002      	add	sp, #8
 8012d30:	f85d eb04 	ldr.w	lr, [sp], #4
 8012d34:	b003      	add	sp, #12
 8012d36:	4770      	bx	lr
 8012d38:	200001fc 	.word	0x200001fc

08012d3c <memmove>:
 8012d3c:	4288      	cmp	r0, r1
 8012d3e:	b510      	push	{r4, lr}
 8012d40:	eb01 0402 	add.w	r4, r1, r2
 8012d44:	d902      	bls.n	8012d4c <memmove+0x10>
 8012d46:	4284      	cmp	r4, r0
 8012d48:	4623      	mov	r3, r4
 8012d4a:	d807      	bhi.n	8012d5c <memmove+0x20>
 8012d4c:	1e43      	subs	r3, r0, #1
 8012d4e:	42a1      	cmp	r1, r4
 8012d50:	d008      	beq.n	8012d64 <memmove+0x28>
 8012d52:	f811 2b01 	ldrb.w	r2, [r1], #1
 8012d56:	f803 2f01 	strb.w	r2, [r3, #1]!
 8012d5a:	e7f8      	b.n	8012d4e <memmove+0x12>
 8012d5c:	4402      	add	r2, r0
 8012d5e:	4601      	mov	r1, r0
 8012d60:	428a      	cmp	r2, r1
 8012d62:	d100      	bne.n	8012d66 <memmove+0x2a>
 8012d64:	bd10      	pop	{r4, pc}
 8012d66:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8012d6a:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8012d6e:	e7f7      	b.n	8012d60 <memmove+0x24>

08012d70 <__malloc_lock>:
 8012d70:	4801      	ldr	r0, [pc, #4]	; (8012d78 <__malloc_lock+0x8>)
 8012d72:	f000 bc11 	b.w	8013598 <__retarget_lock_acquire_recursive>
 8012d76:	bf00      	nop
 8012d78:	200079ac 	.word	0x200079ac

08012d7c <__malloc_unlock>:
 8012d7c:	4801      	ldr	r0, [pc, #4]	; (8012d84 <__malloc_unlock+0x8>)
 8012d7e:	f000 bc0c 	b.w	801359a <__retarget_lock_release_recursive>
 8012d82:	bf00      	nop
 8012d84:	200079ac 	.word	0x200079ac

08012d88 <_realloc_r>:
 8012d88:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8012d8c:	4680      	mov	r8, r0
 8012d8e:	4614      	mov	r4, r2
 8012d90:	460e      	mov	r6, r1
 8012d92:	b921      	cbnz	r1, 8012d9e <_realloc_r+0x16>
 8012d94:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8012d98:	4611      	mov	r1, r2
 8012d9a:	f7ff bd93 	b.w	80128c4 <_malloc_r>
 8012d9e:	b92a      	cbnz	r2, 8012dac <_realloc_r+0x24>
 8012da0:	f7ff fd24 	bl	80127ec <_free_r>
 8012da4:	4625      	mov	r5, r4
 8012da6:	4628      	mov	r0, r5
 8012da8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8012dac:	f000 fc5c 	bl	8013668 <_malloc_usable_size_r>
 8012db0:	4284      	cmp	r4, r0
 8012db2:	4607      	mov	r7, r0
 8012db4:	d802      	bhi.n	8012dbc <_realloc_r+0x34>
 8012db6:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8012dba:	d812      	bhi.n	8012de2 <_realloc_r+0x5a>
 8012dbc:	4621      	mov	r1, r4
 8012dbe:	4640      	mov	r0, r8
 8012dc0:	f7ff fd80 	bl	80128c4 <_malloc_r>
 8012dc4:	4605      	mov	r5, r0
 8012dc6:	2800      	cmp	r0, #0
 8012dc8:	d0ed      	beq.n	8012da6 <_realloc_r+0x1e>
 8012dca:	42bc      	cmp	r4, r7
 8012dcc:	4622      	mov	r2, r4
 8012dce:	4631      	mov	r1, r6
 8012dd0:	bf28      	it	cs
 8012dd2:	463a      	movcs	r2, r7
 8012dd4:	f7ff f824 	bl	8011e20 <memcpy>
 8012dd8:	4631      	mov	r1, r6
 8012dda:	4640      	mov	r0, r8
 8012ddc:	f7ff fd06 	bl	80127ec <_free_r>
 8012de0:	e7e1      	b.n	8012da6 <_realloc_r+0x1e>
 8012de2:	4635      	mov	r5, r6
 8012de4:	e7df      	b.n	8012da6 <_realloc_r+0x1e>

08012de6 <__sfputc_r>:
 8012de6:	6893      	ldr	r3, [r2, #8]
 8012de8:	3b01      	subs	r3, #1
 8012dea:	2b00      	cmp	r3, #0
 8012dec:	b410      	push	{r4}
 8012dee:	6093      	str	r3, [r2, #8]
 8012df0:	da08      	bge.n	8012e04 <__sfputc_r+0x1e>
 8012df2:	6994      	ldr	r4, [r2, #24]
 8012df4:	42a3      	cmp	r3, r4
 8012df6:	db01      	blt.n	8012dfc <__sfputc_r+0x16>
 8012df8:	290a      	cmp	r1, #10
 8012dfa:	d103      	bne.n	8012e04 <__sfputc_r+0x1e>
 8012dfc:	f85d 4b04 	ldr.w	r4, [sp], #4
 8012e00:	f000 b94a 	b.w	8013098 <__swbuf_r>
 8012e04:	6813      	ldr	r3, [r2, #0]
 8012e06:	1c58      	adds	r0, r3, #1
 8012e08:	6010      	str	r0, [r2, #0]
 8012e0a:	7019      	strb	r1, [r3, #0]
 8012e0c:	4608      	mov	r0, r1
 8012e0e:	f85d 4b04 	ldr.w	r4, [sp], #4
 8012e12:	4770      	bx	lr

08012e14 <__sfputs_r>:
 8012e14:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8012e16:	4606      	mov	r6, r0
 8012e18:	460f      	mov	r7, r1
 8012e1a:	4614      	mov	r4, r2
 8012e1c:	18d5      	adds	r5, r2, r3
 8012e1e:	42ac      	cmp	r4, r5
 8012e20:	d101      	bne.n	8012e26 <__sfputs_r+0x12>
 8012e22:	2000      	movs	r0, #0
 8012e24:	e007      	b.n	8012e36 <__sfputs_r+0x22>
 8012e26:	f814 1b01 	ldrb.w	r1, [r4], #1
 8012e2a:	463a      	mov	r2, r7
 8012e2c:	4630      	mov	r0, r6
 8012e2e:	f7ff ffda 	bl	8012de6 <__sfputc_r>
 8012e32:	1c43      	adds	r3, r0, #1
 8012e34:	d1f3      	bne.n	8012e1e <__sfputs_r+0xa>
 8012e36:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08012e38 <_vfiprintf_r>:
 8012e38:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8012e3c:	460d      	mov	r5, r1
 8012e3e:	b09d      	sub	sp, #116	; 0x74
 8012e40:	4614      	mov	r4, r2
 8012e42:	4698      	mov	r8, r3
 8012e44:	4606      	mov	r6, r0
 8012e46:	b118      	cbz	r0, 8012e50 <_vfiprintf_r+0x18>
 8012e48:	6983      	ldr	r3, [r0, #24]
 8012e4a:	b90b      	cbnz	r3, 8012e50 <_vfiprintf_r+0x18>
 8012e4c:	f000 fb06 	bl	801345c <__sinit>
 8012e50:	4b89      	ldr	r3, [pc, #548]	; (8013078 <_vfiprintf_r+0x240>)
 8012e52:	429d      	cmp	r5, r3
 8012e54:	d11b      	bne.n	8012e8e <_vfiprintf_r+0x56>
 8012e56:	6875      	ldr	r5, [r6, #4]
 8012e58:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8012e5a:	07d9      	lsls	r1, r3, #31
 8012e5c:	d405      	bmi.n	8012e6a <_vfiprintf_r+0x32>
 8012e5e:	89ab      	ldrh	r3, [r5, #12]
 8012e60:	059a      	lsls	r2, r3, #22
 8012e62:	d402      	bmi.n	8012e6a <_vfiprintf_r+0x32>
 8012e64:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8012e66:	f000 fb97 	bl	8013598 <__retarget_lock_acquire_recursive>
 8012e6a:	89ab      	ldrh	r3, [r5, #12]
 8012e6c:	071b      	lsls	r3, r3, #28
 8012e6e:	d501      	bpl.n	8012e74 <_vfiprintf_r+0x3c>
 8012e70:	692b      	ldr	r3, [r5, #16]
 8012e72:	b9eb      	cbnz	r3, 8012eb0 <_vfiprintf_r+0x78>
 8012e74:	4629      	mov	r1, r5
 8012e76:	4630      	mov	r0, r6
 8012e78:	f000 f960 	bl	801313c <__swsetup_r>
 8012e7c:	b1c0      	cbz	r0, 8012eb0 <_vfiprintf_r+0x78>
 8012e7e:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8012e80:	07dc      	lsls	r4, r3, #31
 8012e82:	d50e      	bpl.n	8012ea2 <_vfiprintf_r+0x6a>
 8012e84:	f04f 30ff 	mov.w	r0, #4294967295
 8012e88:	b01d      	add	sp, #116	; 0x74
 8012e8a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8012e8e:	4b7b      	ldr	r3, [pc, #492]	; (801307c <_vfiprintf_r+0x244>)
 8012e90:	429d      	cmp	r5, r3
 8012e92:	d101      	bne.n	8012e98 <_vfiprintf_r+0x60>
 8012e94:	68b5      	ldr	r5, [r6, #8]
 8012e96:	e7df      	b.n	8012e58 <_vfiprintf_r+0x20>
 8012e98:	4b79      	ldr	r3, [pc, #484]	; (8013080 <_vfiprintf_r+0x248>)
 8012e9a:	429d      	cmp	r5, r3
 8012e9c:	bf08      	it	eq
 8012e9e:	68f5      	ldreq	r5, [r6, #12]
 8012ea0:	e7da      	b.n	8012e58 <_vfiprintf_r+0x20>
 8012ea2:	89ab      	ldrh	r3, [r5, #12]
 8012ea4:	0598      	lsls	r0, r3, #22
 8012ea6:	d4ed      	bmi.n	8012e84 <_vfiprintf_r+0x4c>
 8012ea8:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8012eaa:	f000 fb76 	bl	801359a <__retarget_lock_release_recursive>
 8012eae:	e7e9      	b.n	8012e84 <_vfiprintf_r+0x4c>
 8012eb0:	2300      	movs	r3, #0
 8012eb2:	9309      	str	r3, [sp, #36]	; 0x24
 8012eb4:	2320      	movs	r3, #32
 8012eb6:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8012eba:	f8cd 800c 	str.w	r8, [sp, #12]
 8012ebe:	2330      	movs	r3, #48	; 0x30
 8012ec0:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 8013084 <_vfiprintf_r+0x24c>
 8012ec4:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8012ec8:	f04f 0901 	mov.w	r9, #1
 8012ecc:	4623      	mov	r3, r4
 8012ece:	469a      	mov	sl, r3
 8012ed0:	f813 2b01 	ldrb.w	r2, [r3], #1
 8012ed4:	b10a      	cbz	r2, 8012eda <_vfiprintf_r+0xa2>
 8012ed6:	2a25      	cmp	r2, #37	; 0x25
 8012ed8:	d1f9      	bne.n	8012ece <_vfiprintf_r+0x96>
 8012eda:	ebba 0b04 	subs.w	fp, sl, r4
 8012ede:	d00b      	beq.n	8012ef8 <_vfiprintf_r+0xc0>
 8012ee0:	465b      	mov	r3, fp
 8012ee2:	4622      	mov	r2, r4
 8012ee4:	4629      	mov	r1, r5
 8012ee6:	4630      	mov	r0, r6
 8012ee8:	f7ff ff94 	bl	8012e14 <__sfputs_r>
 8012eec:	3001      	adds	r0, #1
 8012eee:	f000 80aa 	beq.w	8013046 <_vfiprintf_r+0x20e>
 8012ef2:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8012ef4:	445a      	add	r2, fp
 8012ef6:	9209      	str	r2, [sp, #36]	; 0x24
 8012ef8:	f89a 3000 	ldrb.w	r3, [sl]
 8012efc:	2b00      	cmp	r3, #0
 8012efe:	f000 80a2 	beq.w	8013046 <_vfiprintf_r+0x20e>
 8012f02:	2300      	movs	r3, #0
 8012f04:	f04f 32ff 	mov.w	r2, #4294967295
 8012f08:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8012f0c:	f10a 0a01 	add.w	sl, sl, #1
 8012f10:	9304      	str	r3, [sp, #16]
 8012f12:	9307      	str	r3, [sp, #28]
 8012f14:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8012f18:	931a      	str	r3, [sp, #104]	; 0x68
 8012f1a:	4654      	mov	r4, sl
 8012f1c:	2205      	movs	r2, #5
 8012f1e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8012f22:	4858      	ldr	r0, [pc, #352]	; (8013084 <_vfiprintf_r+0x24c>)
 8012f24:	f7ed f95c 	bl	80001e0 <memchr>
 8012f28:	9a04      	ldr	r2, [sp, #16]
 8012f2a:	b9d8      	cbnz	r0, 8012f64 <_vfiprintf_r+0x12c>
 8012f2c:	06d1      	lsls	r1, r2, #27
 8012f2e:	bf44      	itt	mi
 8012f30:	2320      	movmi	r3, #32
 8012f32:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8012f36:	0713      	lsls	r3, r2, #28
 8012f38:	bf44      	itt	mi
 8012f3a:	232b      	movmi	r3, #43	; 0x2b
 8012f3c:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8012f40:	f89a 3000 	ldrb.w	r3, [sl]
 8012f44:	2b2a      	cmp	r3, #42	; 0x2a
 8012f46:	d015      	beq.n	8012f74 <_vfiprintf_r+0x13c>
 8012f48:	9a07      	ldr	r2, [sp, #28]
 8012f4a:	4654      	mov	r4, sl
 8012f4c:	2000      	movs	r0, #0
 8012f4e:	f04f 0c0a 	mov.w	ip, #10
 8012f52:	4621      	mov	r1, r4
 8012f54:	f811 3b01 	ldrb.w	r3, [r1], #1
 8012f58:	3b30      	subs	r3, #48	; 0x30
 8012f5a:	2b09      	cmp	r3, #9
 8012f5c:	d94e      	bls.n	8012ffc <_vfiprintf_r+0x1c4>
 8012f5e:	b1b0      	cbz	r0, 8012f8e <_vfiprintf_r+0x156>
 8012f60:	9207      	str	r2, [sp, #28]
 8012f62:	e014      	b.n	8012f8e <_vfiprintf_r+0x156>
 8012f64:	eba0 0308 	sub.w	r3, r0, r8
 8012f68:	fa09 f303 	lsl.w	r3, r9, r3
 8012f6c:	4313      	orrs	r3, r2
 8012f6e:	9304      	str	r3, [sp, #16]
 8012f70:	46a2      	mov	sl, r4
 8012f72:	e7d2      	b.n	8012f1a <_vfiprintf_r+0xe2>
 8012f74:	9b03      	ldr	r3, [sp, #12]
 8012f76:	1d19      	adds	r1, r3, #4
 8012f78:	681b      	ldr	r3, [r3, #0]
 8012f7a:	9103      	str	r1, [sp, #12]
 8012f7c:	2b00      	cmp	r3, #0
 8012f7e:	bfbb      	ittet	lt
 8012f80:	425b      	neglt	r3, r3
 8012f82:	f042 0202 	orrlt.w	r2, r2, #2
 8012f86:	9307      	strge	r3, [sp, #28]
 8012f88:	9307      	strlt	r3, [sp, #28]
 8012f8a:	bfb8      	it	lt
 8012f8c:	9204      	strlt	r2, [sp, #16]
 8012f8e:	7823      	ldrb	r3, [r4, #0]
 8012f90:	2b2e      	cmp	r3, #46	; 0x2e
 8012f92:	d10c      	bne.n	8012fae <_vfiprintf_r+0x176>
 8012f94:	7863      	ldrb	r3, [r4, #1]
 8012f96:	2b2a      	cmp	r3, #42	; 0x2a
 8012f98:	d135      	bne.n	8013006 <_vfiprintf_r+0x1ce>
 8012f9a:	9b03      	ldr	r3, [sp, #12]
 8012f9c:	1d1a      	adds	r2, r3, #4
 8012f9e:	681b      	ldr	r3, [r3, #0]
 8012fa0:	9203      	str	r2, [sp, #12]
 8012fa2:	2b00      	cmp	r3, #0
 8012fa4:	bfb8      	it	lt
 8012fa6:	f04f 33ff 	movlt.w	r3, #4294967295
 8012faa:	3402      	adds	r4, #2
 8012fac:	9305      	str	r3, [sp, #20]
 8012fae:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 8013094 <_vfiprintf_r+0x25c>
 8012fb2:	7821      	ldrb	r1, [r4, #0]
 8012fb4:	2203      	movs	r2, #3
 8012fb6:	4650      	mov	r0, sl
 8012fb8:	f7ed f912 	bl	80001e0 <memchr>
 8012fbc:	b140      	cbz	r0, 8012fd0 <_vfiprintf_r+0x198>
 8012fbe:	2340      	movs	r3, #64	; 0x40
 8012fc0:	eba0 000a 	sub.w	r0, r0, sl
 8012fc4:	fa03 f000 	lsl.w	r0, r3, r0
 8012fc8:	9b04      	ldr	r3, [sp, #16]
 8012fca:	4303      	orrs	r3, r0
 8012fcc:	3401      	adds	r4, #1
 8012fce:	9304      	str	r3, [sp, #16]
 8012fd0:	f814 1b01 	ldrb.w	r1, [r4], #1
 8012fd4:	482c      	ldr	r0, [pc, #176]	; (8013088 <_vfiprintf_r+0x250>)
 8012fd6:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8012fda:	2206      	movs	r2, #6
 8012fdc:	f7ed f900 	bl	80001e0 <memchr>
 8012fe0:	2800      	cmp	r0, #0
 8012fe2:	d03f      	beq.n	8013064 <_vfiprintf_r+0x22c>
 8012fe4:	4b29      	ldr	r3, [pc, #164]	; (801308c <_vfiprintf_r+0x254>)
 8012fe6:	bb1b      	cbnz	r3, 8013030 <_vfiprintf_r+0x1f8>
 8012fe8:	9b03      	ldr	r3, [sp, #12]
 8012fea:	3307      	adds	r3, #7
 8012fec:	f023 0307 	bic.w	r3, r3, #7
 8012ff0:	3308      	adds	r3, #8
 8012ff2:	9303      	str	r3, [sp, #12]
 8012ff4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8012ff6:	443b      	add	r3, r7
 8012ff8:	9309      	str	r3, [sp, #36]	; 0x24
 8012ffa:	e767      	b.n	8012ecc <_vfiprintf_r+0x94>
 8012ffc:	fb0c 3202 	mla	r2, ip, r2, r3
 8013000:	460c      	mov	r4, r1
 8013002:	2001      	movs	r0, #1
 8013004:	e7a5      	b.n	8012f52 <_vfiprintf_r+0x11a>
 8013006:	2300      	movs	r3, #0
 8013008:	3401      	adds	r4, #1
 801300a:	9305      	str	r3, [sp, #20]
 801300c:	4619      	mov	r1, r3
 801300e:	f04f 0c0a 	mov.w	ip, #10
 8013012:	4620      	mov	r0, r4
 8013014:	f810 2b01 	ldrb.w	r2, [r0], #1
 8013018:	3a30      	subs	r2, #48	; 0x30
 801301a:	2a09      	cmp	r2, #9
 801301c:	d903      	bls.n	8013026 <_vfiprintf_r+0x1ee>
 801301e:	2b00      	cmp	r3, #0
 8013020:	d0c5      	beq.n	8012fae <_vfiprintf_r+0x176>
 8013022:	9105      	str	r1, [sp, #20]
 8013024:	e7c3      	b.n	8012fae <_vfiprintf_r+0x176>
 8013026:	fb0c 2101 	mla	r1, ip, r1, r2
 801302a:	4604      	mov	r4, r0
 801302c:	2301      	movs	r3, #1
 801302e:	e7f0      	b.n	8013012 <_vfiprintf_r+0x1da>
 8013030:	ab03      	add	r3, sp, #12
 8013032:	9300      	str	r3, [sp, #0]
 8013034:	462a      	mov	r2, r5
 8013036:	4b16      	ldr	r3, [pc, #88]	; (8013090 <_vfiprintf_r+0x258>)
 8013038:	a904      	add	r1, sp, #16
 801303a:	4630      	mov	r0, r6
 801303c:	f7fc f83a 	bl	800f0b4 <_printf_float>
 8013040:	4607      	mov	r7, r0
 8013042:	1c78      	adds	r0, r7, #1
 8013044:	d1d6      	bne.n	8012ff4 <_vfiprintf_r+0x1bc>
 8013046:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8013048:	07d9      	lsls	r1, r3, #31
 801304a:	d405      	bmi.n	8013058 <_vfiprintf_r+0x220>
 801304c:	89ab      	ldrh	r3, [r5, #12]
 801304e:	059a      	lsls	r2, r3, #22
 8013050:	d402      	bmi.n	8013058 <_vfiprintf_r+0x220>
 8013052:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8013054:	f000 faa1 	bl	801359a <__retarget_lock_release_recursive>
 8013058:	89ab      	ldrh	r3, [r5, #12]
 801305a:	065b      	lsls	r3, r3, #25
 801305c:	f53f af12 	bmi.w	8012e84 <_vfiprintf_r+0x4c>
 8013060:	9809      	ldr	r0, [sp, #36]	; 0x24
 8013062:	e711      	b.n	8012e88 <_vfiprintf_r+0x50>
 8013064:	ab03      	add	r3, sp, #12
 8013066:	9300      	str	r3, [sp, #0]
 8013068:	462a      	mov	r2, r5
 801306a:	4b09      	ldr	r3, [pc, #36]	; (8013090 <_vfiprintf_r+0x258>)
 801306c:	a904      	add	r1, sp, #16
 801306e:	4630      	mov	r0, r6
 8013070:	f7fc fac4 	bl	800f5fc <_printf_i>
 8013074:	e7e4      	b.n	8013040 <_vfiprintf_r+0x208>
 8013076:	bf00      	nop
 8013078:	080179cc 	.word	0x080179cc
 801307c:	080179ec 	.word	0x080179ec
 8013080:	080179ac 	.word	0x080179ac
 8013084:	0801795c 	.word	0x0801795c
 8013088:	08017966 	.word	0x08017966
 801308c:	0800f0b5 	.word	0x0800f0b5
 8013090:	08012e15 	.word	0x08012e15
 8013094:	08017962 	.word	0x08017962

08013098 <__swbuf_r>:
 8013098:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801309a:	460e      	mov	r6, r1
 801309c:	4614      	mov	r4, r2
 801309e:	4605      	mov	r5, r0
 80130a0:	b118      	cbz	r0, 80130aa <__swbuf_r+0x12>
 80130a2:	6983      	ldr	r3, [r0, #24]
 80130a4:	b90b      	cbnz	r3, 80130aa <__swbuf_r+0x12>
 80130a6:	f000 f9d9 	bl	801345c <__sinit>
 80130aa:	4b21      	ldr	r3, [pc, #132]	; (8013130 <__swbuf_r+0x98>)
 80130ac:	429c      	cmp	r4, r3
 80130ae:	d12b      	bne.n	8013108 <__swbuf_r+0x70>
 80130b0:	686c      	ldr	r4, [r5, #4]
 80130b2:	69a3      	ldr	r3, [r4, #24]
 80130b4:	60a3      	str	r3, [r4, #8]
 80130b6:	89a3      	ldrh	r3, [r4, #12]
 80130b8:	071a      	lsls	r2, r3, #28
 80130ba:	d52f      	bpl.n	801311c <__swbuf_r+0x84>
 80130bc:	6923      	ldr	r3, [r4, #16]
 80130be:	b36b      	cbz	r3, 801311c <__swbuf_r+0x84>
 80130c0:	6923      	ldr	r3, [r4, #16]
 80130c2:	6820      	ldr	r0, [r4, #0]
 80130c4:	1ac0      	subs	r0, r0, r3
 80130c6:	6963      	ldr	r3, [r4, #20]
 80130c8:	b2f6      	uxtb	r6, r6
 80130ca:	4283      	cmp	r3, r0
 80130cc:	4637      	mov	r7, r6
 80130ce:	dc04      	bgt.n	80130da <__swbuf_r+0x42>
 80130d0:	4621      	mov	r1, r4
 80130d2:	4628      	mov	r0, r5
 80130d4:	f000 f92e 	bl	8013334 <_fflush_r>
 80130d8:	bb30      	cbnz	r0, 8013128 <__swbuf_r+0x90>
 80130da:	68a3      	ldr	r3, [r4, #8]
 80130dc:	3b01      	subs	r3, #1
 80130de:	60a3      	str	r3, [r4, #8]
 80130e0:	6823      	ldr	r3, [r4, #0]
 80130e2:	1c5a      	adds	r2, r3, #1
 80130e4:	6022      	str	r2, [r4, #0]
 80130e6:	701e      	strb	r6, [r3, #0]
 80130e8:	6963      	ldr	r3, [r4, #20]
 80130ea:	3001      	adds	r0, #1
 80130ec:	4283      	cmp	r3, r0
 80130ee:	d004      	beq.n	80130fa <__swbuf_r+0x62>
 80130f0:	89a3      	ldrh	r3, [r4, #12]
 80130f2:	07db      	lsls	r3, r3, #31
 80130f4:	d506      	bpl.n	8013104 <__swbuf_r+0x6c>
 80130f6:	2e0a      	cmp	r6, #10
 80130f8:	d104      	bne.n	8013104 <__swbuf_r+0x6c>
 80130fa:	4621      	mov	r1, r4
 80130fc:	4628      	mov	r0, r5
 80130fe:	f000 f919 	bl	8013334 <_fflush_r>
 8013102:	b988      	cbnz	r0, 8013128 <__swbuf_r+0x90>
 8013104:	4638      	mov	r0, r7
 8013106:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8013108:	4b0a      	ldr	r3, [pc, #40]	; (8013134 <__swbuf_r+0x9c>)
 801310a:	429c      	cmp	r4, r3
 801310c:	d101      	bne.n	8013112 <__swbuf_r+0x7a>
 801310e:	68ac      	ldr	r4, [r5, #8]
 8013110:	e7cf      	b.n	80130b2 <__swbuf_r+0x1a>
 8013112:	4b09      	ldr	r3, [pc, #36]	; (8013138 <__swbuf_r+0xa0>)
 8013114:	429c      	cmp	r4, r3
 8013116:	bf08      	it	eq
 8013118:	68ec      	ldreq	r4, [r5, #12]
 801311a:	e7ca      	b.n	80130b2 <__swbuf_r+0x1a>
 801311c:	4621      	mov	r1, r4
 801311e:	4628      	mov	r0, r5
 8013120:	f000 f80c 	bl	801313c <__swsetup_r>
 8013124:	2800      	cmp	r0, #0
 8013126:	d0cb      	beq.n	80130c0 <__swbuf_r+0x28>
 8013128:	f04f 37ff 	mov.w	r7, #4294967295
 801312c:	e7ea      	b.n	8013104 <__swbuf_r+0x6c>
 801312e:	bf00      	nop
 8013130:	080179cc 	.word	0x080179cc
 8013134:	080179ec 	.word	0x080179ec
 8013138:	080179ac 	.word	0x080179ac

0801313c <__swsetup_r>:
 801313c:	4b32      	ldr	r3, [pc, #200]	; (8013208 <__swsetup_r+0xcc>)
 801313e:	b570      	push	{r4, r5, r6, lr}
 8013140:	681d      	ldr	r5, [r3, #0]
 8013142:	4606      	mov	r6, r0
 8013144:	460c      	mov	r4, r1
 8013146:	b125      	cbz	r5, 8013152 <__swsetup_r+0x16>
 8013148:	69ab      	ldr	r3, [r5, #24]
 801314a:	b913      	cbnz	r3, 8013152 <__swsetup_r+0x16>
 801314c:	4628      	mov	r0, r5
 801314e:	f000 f985 	bl	801345c <__sinit>
 8013152:	4b2e      	ldr	r3, [pc, #184]	; (801320c <__swsetup_r+0xd0>)
 8013154:	429c      	cmp	r4, r3
 8013156:	d10f      	bne.n	8013178 <__swsetup_r+0x3c>
 8013158:	686c      	ldr	r4, [r5, #4]
 801315a:	89a3      	ldrh	r3, [r4, #12]
 801315c:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8013160:	0719      	lsls	r1, r3, #28
 8013162:	d42c      	bmi.n	80131be <__swsetup_r+0x82>
 8013164:	06dd      	lsls	r5, r3, #27
 8013166:	d411      	bmi.n	801318c <__swsetup_r+0x50>
 8013168:	2309      	movs	r3, #9
 801316a:	6033      	str	r3, [r6, #0]
 801316c:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8013170:	81a3      	strh	r3, [r4, #12]
 8013172:	f04f 30ff 	mov.w	r0, #4294967295
 8013176:	e03e      	b.n	80131f6 <__swsetup_r+0xba>
 8013178:	4b25      	ldr	r3, [pc, #148]	; (8013210 <__swsetup_r+0xd4>)
 801317a:	429c      	cmp	r4, r3
 801317c:	d101      	bne.n	8013182 <__swsetup_r+0x46>
 801317e:	68ac      	ldr	r4, [r5, #8]
 8013180:	e7eb      	b.n	801315a <__swsetup_r+0x1e>
 8013182:	4b24      	ldr	r3, [pc, #144]	; (8013214 <__swsetup_r+0xd8>)
 8013184:	429c      	cmp	r4, r3
 8013186:	bf08      	it	eq
 8013188:	68ec      	ldreq	r4, [r5, #12]
 801318a:	e7e6      	b.n	801315a <__swsetup_r+0x1e>
 801318c:	0758      	lsls	r0, r3, #29
 801318e:	d512      	bpl.n	80131b6 <__swsetup_r+0x7a>
 8013190:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8013192:	b141      	cbz	r1, 80131a6 <__swsetup_r+0x6a>
 8013194:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8013198:	4299      	cmp	r1, r3
 801319a:	d002      	beq.n	80131a2 <__swsetup_r+0x66>
 801319c:	4630      	mov	r0, r6
 801319e:	f7ff fb25 	bl	80127ec <_free_r>
 80131a2:	2300      	movs	r3, #0
 80131a4:	6363      	str	r3, [r4, #52]	; 0x34
 80131a6:	89a3      	ldrh	r3, [r4, #12]
 80131a8:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 80131ac:	81a3      	strh	r3, [r4, #12]
 80131ae:	2300      	movs	r3, #0
 80131b0:	6063      	str	r3, [r4, #4]
 80131b2:	6923      	ldr	r3, [r4, #16]
 80131b4:	6023      	str	r3, [r4, #0]
 80131b6:	89a3      	ldrh	r3, [r4, #12]
 80131b8:	f043 0308 	orr.w	r3, r3, #8
 80131bc:	81a3      	strh	r3, [r4, #12]
 80131be:	6923      	ldr	r3, [r4, #16]
 80131c0:	b94b      	cbnz	r3, 80131d6 <__swsetup_r+0x9a>
 80131c2:	89a3      	ldrh	r3, [r4, #12]
 80131c4:	f403 7320 	and.w	r3, r3, #640	; 0x280
 80131c8:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80131cc:	d003      	beq.n	80131d6 <__swsetup_r+0x9a>
 80131ce:	4621      	mov	r1, r4
 80131d0:	4630      	mov	r0, r6
 80131d2:	f000 fa09 	bl	80135e8 <__smakebuf_r>
 80131d6:	89a0      	ldrh	r0, [r4, #12]
 80131d8:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 80131dc:	f010 0301 	ands.w	r3, r0, #1
 80131e0:	d00a      	beq.n	80131f8 <__swsetup_r+0xbc>
 80131e2:	2300      	movs	r3, #0
 80131e4:	60a3      	str	r3, [r4, #8]
 80131e6:	6963      	ldr	r3, [r4, #20]
 80131e8:	425b      	negs	r3, r3
 80131ea:	61a3      	str	r3, [r4, #24]
 80131ec:	6923      	ldr	r3, [r4, #16]
 80131ee:	b943      	cbnz	r3, 8013202 <__swsetup_r+0xc6>
 80131f0:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 80131f4:	d1ba      	bne.n	801316c <__swsetup_r+0x30>
 80131f6:	bd70      	pop	{r4, r5, r6, pc}
 80131f8:	0781      	lsls	r1, r0, #30
 80131fa:	bf58      	it	pl
 80131fc:	6963      	ldrpl	r3, [r4, #20]
 80131fe:	60a3      	str	r3, [r4, #8]
 8013200:	e7f4      	b.n	80131ec <__swsetup_r+0xb0>
 8013202:	2000      	movs	r0, #0
 8013204:	e7f7      	b.n	80131f6 <__swsetup_r+0xba>
 8013206:	bf00      	nop
 8013208:	200001fc 	.word	0x200001fc
 801320c:	080179cc 	.word	0x080179cc
 8013210:	080179ec 	.word	0x080179ec
 8013214:	080179ac 	.word	0x080179ac

08013218 <abort>:
 8013218:	b508      	push	{r3, lr}
 801321a:	2006      	movs	r0, #6
 801321c:	f000 fa54 	bl	80136c8 <raise>
 8013220:	2001      	movs	r0, #1
 8013222:	f7ee ff85 	bl	8002130 <_exit>
	...

08013228 <__sflush_r>:
 8013228:	898a      	ldrh	r2, [r1, #12]
 801322a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801322e:	4605      	mov	r5, r0
 8013230:	0710      	lsls	r0, r2, #28
 8013232:	460c      	mov	r4, r1
 8013234:	d458      	bmi.n	80132e8 <__sflush_r+0xc0>
 8013236:	684b      	ldr	r3, [r1, #4]
 8013238:	2b00      	cmp	r3, #0
 801323a:	dc05      	bgt.n	8013248 <__sflush_r+0x20>
 801323c:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 801323e:	2b00      	cmp	r3, #0
 8013240:	dc02      	bgt.n	8013248 <__sflush_r+0x20>
 8013242:	2000      	movs	r0, #0
 8013244:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8013248:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 801324a:	2e00      	cmp	r6, #0
 801324c:	d0f9      	beq.n	8013242 <__sflush_r+0x1a>
 801324e:	2300      	movs	r3, #0
 8013250:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8013254:	682f      	ldr	r7, [r5, #0]
 8013256:	602b      	str	r3, [r5, #0]
 8013258:	d032      	beq.n	80132c0 <__sflush_r+0x98>
 801325a:	6d60      	ldr	r0, [r4, #84]	; 0x54
 801325c:	89a3      	ldrh	r3, [r4, #12]
 801325e:	075a      	lsls	r2, r3, #29
 8013260:	d505      	bpl.n	801326e <__sflush_r+0x46>
 8013262:	6863      	ldr	r3, [r4, #4]
 8013264:	1ac0      	subs	r0, r0, r3
 8013266:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8013268:	b10b      	cbz	r3, 801326e <__sflush_r+0x46>
 801326a:	6c23      	ldr	r3, [r4, #64]	; 0x40
 801326c:	1ac0      	subs	r0, r0, r3
 801326e:	2300      	movs	r3, #0
 8013270:	4602      	mov	r2, r0
 8013272:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8013274:	6a21      	ldr	r1, [r4, #32]
 8013276:	4628      	mov	r0, r5
 8013278:	47b0      	blx	r6
 801327a:	1c43      	adds	r3, r0, #1
 801327c:	89a3      	ldrh	r3, [r4, #12]
 801327e:	d106      	bne.n	801328e <__sflush_r+0x66>
 8013280:	6829      	ldr	r1, [r5, #0]
 8013282:	291d      	cmp	r1, #29
 8013284:	d82c      	bhi.n	80132e0 <__sflush_r+0xb8>
 8013286:	4a2a      	ldr	r2, [pc, #168]	; (8013330 <__sflush_r+0x108>)
 8013288:	40ca      	lsrs	r2, r1
 801328a:	07d6      	lsls	r6, r2, #31
 801328c:	d528      	bpl.n	80132e0 <__sflush_r+0xb8>
 801328e:	2200      	movs	r2, #0
 8013290:	6062      	str	r2, [r4, #4]
 8013292:	04d9      	lsls	r1, r3, #19
 8013294:	6922      	ldr	r2, [r4, #16]
 8013296:	6022      	str	r2, [r4, #0]
 8013298:	d504      	bpl.n	80132a4 <__sflush_r+0x7c>
 801329a:	1c42      	adds	r2, r0, #1
 801329c:	d101      	bne.n	80132a2 <__sflush_r+0x7a>
 801329e:	682b      	ldr	r3, [r5, #0]
 80132a0:	b903      	cbnz	r3, 80132a4 <__sflush_r+0x7c>
 80132a2:	6560      	str	r0, [r4, #84]	; 0x54
 80132a4:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80132a6:	602f      	str	r7, [r5, #0]
 80132a8:	2900      	cmp	r1, #0
 80132aa:	d0ca      	beq.n	8013242 <__sflush_r+0x1a>
 80132ac:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80132b0:	4299      	cmp	r1, r3
 80132b2:	d002      	beq.n	80132ba <__sflush_r+0x92>
 80132b4:	4628      	mov	r0, r5
 80132b6:	f7ff fa99 	bl	80127ec <_free_r>
 80132ba:	2000      	movs	r0, #0
 80132bc:	6360      	str	r0, [r4, #52]	; 0x34
 80132be:	e7c1      	b.n	8013244 <__sflush_r+0x1c>
 80132c0:	6a21      	ldr	r1, [r4, #32]
 80132c2:	2301      	movs	r3, #1
 80132c4:	4628      	mov	r0, r5
 80132c6:	47b0      	blx	r6
 80132c8:	1c41      	adds	r1, r0, #1
 80132ca:	d1c7      	bne.n	801325c <__sflush_r+0x34>
 80132cc:	682b      	ldr	r3, [r5, #0]
 80132ce:	2b00      	cmp	r3, #0
 80132d0:	d0c4      	beq.n	801325c <__sflush_r+0x34>
 80132d2:	2b1d      	cmp	r3, #29
 80132d4:	d001      	beq.n	80132da <__sflush_r+0xb2>
 80132d6:	2b16      	cmp	r3, #22
 80132d8:	d101      	bne.n	80132de <__sflush_r+0xb6>
 80132da:	602f      	str	r7, [r5, #0]
 80132dc:	e7b1      	b.n	8013242 <__sflush_r+0x1a>
 80132de:	89a3      	ldrh	r3, [r4, #12]
 80132e0:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80132e4:	81a3      	strh	r3, [r4, #12]
 80132e6:	e7ad      	b.n	8013244 <__sflush_r+0x1c>
 80132e8:	690f      	ldr	r7, [r1, #16]
 80132ea:	2f00      	cmp	r7, #0
 80132ec:	d0a9      	beq.n	8013242 <__sflush_r+0x1a>
 80132ee:	0793      	lsls	r3, r2, #30
 80132f0:	680e      	ldr	r6, [r1, #0]
 80132f2:	bf08      	it	eq
 80132f4:	694b      	ldreq	r3, [r1, #20]
 80132f6:	600f      	str	r7, [r1, #0]
 80132f8:	bf18      	it	ne
 80132fa:	2300      	movne	r3, #0
 80132fc:	eba6 0807 	sub.w	r8, r6, r7
 8013300:	608b      	str	r3, [r1, #8]
 8013302:	f1b8 0f00 	cmp.w	r8, #0
 8013306:	dd9c      	ble.n	8013242 <__sflush_r+0x1a>
 8013308:	6a21      	ldr	r1, [r4, #32]
 801330a:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 801330c:	4643      	mov	r3, r8
 801330e:	463a      	mov	r2, r7
 8013310:	4628      	mov	r0, r5
 8013312:	47b0      	blx	r6
 8013314:	2800      	cmp	r0, #0
 8013316:	dc06      	bgt.n	8013326 <__sflush_r+0xfe>
 8013318:	89a3      	ldrh	r3, [r4, #12]
 801331a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 801331e:	81a3      	strh	r3, [r4, #12]
 8013320:	f04f 30ff 	mov.w	r0, #4294967295
 8013324:	e78e      	b.n	8013244 <__sflush_r+0x1c>
 8013326:	4407      	add	r7, r0
 8013328:	eba8 0800 	sub.w	r8, r8, r0
 801332c:	e7e9      	b.n	8013302 <__sflush_r+0xda>
 801332e:	bf00      	nop
 8013330:	20400001 	.word	0x20400001

08013334 <_fflush_r>:
 8013334:	b538      	push	{r3, r4, r5, lr}
 8013336:	690b      	ldr	r3, [r1, #16]
 8013338:	4605      	mov	r5, r0
 801333a:	460c      	mov	r4, r1
 801333c:	b913      	cbnz	r3, 8013344 <_fflush_r+0x10>
 801333e:	2500      	movs	r5, #0
 8013340:	4628      	mov	r0, r5
 8013342:	bd38      	pop	{r3, r4, r5, pc}
 8013344:	b118      	cbz	r0, 801334e <_fflush_r+0x1a>
 8013346:	6983      	ldr	r3, [r0, #24]
 8013348:	b90b      	cbnz	r3, 801334e <_fflush_r+0x1a>
 801334a:	f000 f887 	bl	801345c <__sinit>
 801334e:	4b14      	ldr	r3, [pc, #80]	; (80133a0 <_fflush_r+0x6c>)
 8013350:	429c      	cmp	r4, r3
 8013352:	d11b      	bne.n	801338c <_fflush_r+0x58>
 8013354:	686c      	ldr	r4, [r5, #4]
 8013356:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801335a:	2b00      	cmp	r3, #0
 801335c:	d0ef      	beq.n	801333e <_fflush_r+0xa>
 801335e:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8013360:	07d0      	lsls	r0, r2, #31
 8013362:	d404      	bmi.n	801336e <_fflush_r+0x3a>
 8013364:	0599      	lsls	r1, r3, #22
 8013366:	d402      	bmi.n	801336e <_fflush_r+0x3a>
 8013368:	6da0      	ldr	r0, [r4, #88]	; 0x58
 801336a:	f000 f915 	bl	8013598 <__retarget_lock_acquire_recursive>
 801336e:	4628      	mov	r0, r5
 8013370:	4621      	mov	r1, r4
 8013372:	f7ff ff59 	bl	8013228 <__sflush_r>
 8013376:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8013378:	07da      	lsls	r2, r3, #31
 801337a:	4605      	mov	r5, r0
 801337c:	d4e0      	bmi.n	8013340 <_fflush_r+0xc>
 801337e:	89a3      	ldrh	r3, [r4, #12]
 8013380:	059b      	lsls	r3, r3, #22
 8013382:	d4dd      	bmi.n	8013340 <_fflush_r+0xc>
 8013384:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8013386:	f000 f908 	bl	801359a <__retarget_lock_release_recursive>
 801338a:	e7d9      	b.n	8013340 <_fflush_r+0xc>
 801338c:	4b05      	ldr	r3, [pc, #20]	; (80133a4 <_fflush_r+0x70>)
 801338e:	429c      	cmp	r4, r3
 8013390:	d101      	bne.n	8013396 <_fflush_r+0x62>
 8013392:	68ac      	ldr	r4, [r5, #8]
 8013394:	e7df      	b.n	8013356 <_fflush_r+0x22>
 8013396:	4b04      	ldr	r3, [pc, #16]	; (80133a8 <_fflush_r+0x74>)
 8013398:	429c      	cmp	r4, r3
 801339a:	bf08      	it	eq
 801339c:	68ec      	ldreq	r4, [r5, #12]
 801339e:	e7da      	b.n	8013356 <_fflush_r+0x22>
 80133a0:	080179cc 	.word	0x080179cc
 80133a4:	080179ec 	.word	0x080179ec
 80133a8:	080179ac 	.word	0x080179ac

080133ac <std>:
 80133ac:	2300      	movs	r3, #0
 80133ae:	b510      	push	{r4, lr}
 80133b0:	4604      	mov	r4, r0
 80133b2:	e9c0 3300 	strd	r3, r3, [r0]
 80133b6:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80133ba:	6083      	str	r3, [r0, #8]
 80133bc:	8181      	strh	r1, [r0, #12]
 80133be:	6643      	str	r3, [r0, #100]	; 0x64
 80133c0:	81c2      	strh	r2, [r0, #14]
 80133c2:	6183      	str	r3, [r0, #24]
 80133c4:	4619      	mov	r1, r3
 80133c6:	2208      	movs	r2, #8
 80133c8:	305c      	adds	r0, #92	; 0x5c
 80133ca:	f7fb fdcb 	bl	800ef64 <memset>
 80133ce:	4b05      	ldr	r3, [pc, #20]	; (80133e4 <std+0x38>)
 80133d0:	6263      	str	r3, [r4, #36]	; 0x24
 80133d2:	4b05      	ldr	r3, [pc, #20]	; (80133e8 <std+0x3c>)
 80133d4:	62a3      	str	r3, [r4, #40]	; 0x28
 80133d6:	4b05      	ldr	r3, [pc, #20]	; (80133ec <std+0x40>)
 80133d8:	62e3      	str	r3, [r4, #44]	; 0x2c
 80133da:	4b05      	ldr	r3, [pc, #20]	; (80133f0 <std+0x44>)
 80133dc:	6224      	str	r4, [r4, #32]
 80133de:	6323      	str	r3, [r4, #48]	; 0x30
 80133e0:	bd10      	pop	{r4, pc}
 80133e2:	bf00      	nop
 80133e4:	08013701 	.word	0x08013701
 80133e8:	08013723 	.word	0x08013723
 80133ec:	0801375b 	.word	0x0801375b
 80133f0:	0801377f 	.word	0x0801377f

080133f4 <_cleanup_r>:
 80133f4:	4901      	ldr	r1, [pc, #4]	; (80133fc <_cleanup_r+0x8>)
 80133f6:	f000 b8af 	b.w	8013558 <_fwalk_reent>
 80133fa:	bf00      	nop
 80133fc:	08013335 	.word	0x08013335

08013400 <__sfmoreglue>:
 8013400:	b570      	push	{r4, r5, r6, lr}
 8013402:	2268      	movs	r2, #104	; 0x68
 8013404:	1e4d      	subs	r5, r1, #1
 8013406:	4355      	muls	r5, r2
 8013408:	460e      	mov	r6, r1
 801340a:	f105 0174 	add.w	r1, r5, #116	; 0x74
 801340e:	f7ff fa59 	bl	80128c4 <_malloc_r>
 8013412:	4604      	mov	r4, r0
 8013414:	b140      	cbz	r0, 8013428 <__sfmoreglue+0x28>
 8013416:	2100      	movs	r1, #0
 8013418:	e9c0 1600 	strd	r1, r6, [r0]
 801341c:	300c      	adds	r0, #12
 801341e:	60a0      	str	r0, [r4, #8]
 8013420:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8013424:	f7fb fd9e 	bl	800ef64 <memset>
 8013428:	4620      	mov	r0, r4
 801342a:	bd70      	pop	{r4, r5, r6, pc}

0801342c <__sfp_lock_acquire>:
 801342c:	4801      	ldr	r0, [pc, #4]	; (8013434 <__sfp_lock_acquire+0x8>)
 801342e:	f000 b8b3 	b.w	8013598 <__retarget_lock_acquire_recursive>
 8013432:	bf00      	nop
 8013434:	200079ad 	.word	0x200079ad

08013438 <__sfp_lock_release>:
 8013438:	4801      	ldr	r0, [pc, #4]	; (8013440 <__sfp_lock_release+0x8>)
 801343a:	f000 b8ae 	b.w	801359a <__retarget_lock_release_recursive>
 801343e:	bf00      	nop
 8013440:	200079ad 	.word	0x200079ad

08013444 <__sinit_lock_acquire>:
 8013444:	4801      	ldr	r0, [pc, #4]	; (801344c <__sinit_lock_acquire+0x8>)
 8013446:	f000 b8a7 	b.w	8013598 <__retarget_lock_acquire_recursive>
 801344a:	bf00      	nop
 801344c:	200079ae 	.word	0x200079ae

08013450 <__sinit_lock_release>:
 8013450:	4801      	ldr	r0, [pc, #4]	; (8013458 <__sinit_lock_release+0x8>)
 8013452:	f000 b8a2 	b.w	801359a <__retarget_lock_release_recursive>
 8013456:	bf00      	nop
 8013458:	200079ae 	.word	0x200079ae

0801345c <__sinit>:
 801345c:	b510      	push	{r4, lr}
 801345e:	4604      	mov	r4, r0
 8013460:	f7ff fff0 	bl	8013444 <__sinit_lock_acquire>
 8013464:	69a3      	ldr	r3, [r4, #24]
 8013466:	b11b      	cbz	r3, 8013470 <__sinit+0x14>
 8013468:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 801346c:	f7ff bff0 	b.w	8013450 <__sinit_lock_release>
 8013470:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 8013474:	6523      	str	r3, [r4, #80]	; 0x50
 8013476:	4b13      	ldr	r3, [pc, #76]	; (80134c4 <__sinit+0x68>)
 8013478:	4a13      	ldr	r2, [pc, #76]	; (80134c8 <__sinit+0x6c>)
 801347a:	681b      	ldr	r3, [r3, #0]
 801347c:	62a2      	str	r2, [r4, #40]	; 0x28
 801347e:	42a3      	cmp	r3, r4
 8013480:	bf04      	itt	eq
 8013482:	2301      	moveq	r3, #1
 8013484:	61a3      	streq	r3, [r4, #24]
 8013486:	4620      	mov	r0, r4
 8013488:	f000 f820 	bl	80134cc <__sfp>
 801348c:	6060      	str	r0, [r4, #4]
 801348e:	4620      	mov	r0, r4
 8013490:	f000 f81c 	bl	80134cc <__sfp>
 8013494:	60a0      	str	r0, [r4, #8]
 8013496:	4620      	mov	r0, r4
 8013498:	f000 f818 	bl	80134cc <__sfp>
 801349c:	2200      	movs	r2, #0
 801349e:	60e0      	str	r0, [r4, #12]
 80134a0:	2104      	movs	r1, #4
 80134a2:	6860      	ldr	r0, [r4, #4]
 80134a4:	f7ff ff82 	bl	80133ac <std>
 80134a8:	68a0      	ldr	r0, [r4, #8]
 80134aa:	2201      	movs	r2, #1
 80134ac:	2109      	movs	r1, #9
 80134ae:	f7ff ff7d 	bl	80133ac <std>
 80134b2:	68e0      	ldr	r0, [r4, #12]
 80134b4:	2202      	movs	r2, #2
 80134b6:	2112      	movs	r1, #18
 80134b8:	f7ff ff78 	bl	80133ac <std>
 80134bc:	2301      	movs	r3, #1
 80134be:	61a3      	str	r3, [r4, #24]
 80134c0:	e7d2      	b.n	8013468 <__sinit+0xc>
 80134c2:	bf00      	nop
 80134c4:	08017568 	.word	0x08017568
 80134c8:	080133f5 	.word	0x080133f5

080134cc <__sfp>:
 80134cc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80134ce:	4607      	mov	r7, r0
 80134d0:	f7ff ffac 	bl	801342c <__sfp_lock_acquire>
 80134d4:	4b1e      	ldr	r3, [pc, #120]	; (8013550 <__sfp+0x84>)
 80134d6:	681e      	ldr	r6, [r3, #0]
 80134d8:	69b3      	ldr	r3, [r6, #24]
 80134da:	b913      	cbnz	r3, 80134e2 <__sfp+0x16>
 80134dc:	4630      	mov	r0, r6
 80134de:	f7ff ffbd 	bl	801345c <__sinit>
 80134e2:	3648      	adds	r6, #72	; 0x48
 80134e4:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 80134e8:	3b01      	subs	r3, #1
 80134ea:	d503      	bpl.n	80134f4 <__sfp+0x28>
 80134ec:	6833      	ldr	r3, [r6, #0]
 80134ee:	b30b      	cbz	r3, 8013534 <__sfp+0x68>
 80134f0:	6836      	ldr	r6, [r6, #0]
 80134f2:	e7f7      	b.n	80134e4 <__sfp+0x18>
 80134f4:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 80134f8:	b9d5      	cbnz	r5, 8013530 <__sfp+0x64>
 80134fa:	4b16      	ldr	r3, [pc, #88]	; (8013554 <__sfp+0x88>)
 80134fc:	60e3      	str	r3, [r4, #12]
 80134fe:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8013502:	6665      	str	r5, [r4, #100]	; 0x64
 8013504:	f000 f847 	bl	8013596 <__retarget_lock_init_recursive>
 8013508:	f7ff ff96 	bl	8013438 <__sfp_lock_release>
 801350c:	e9c4 5501 	strd	r5, r5, [r4, #4]
 8013510:	e9c4 5504 	strd	r5, r5, [r4, #16]
 8013514:	6025      	str	r5, [r4, #0]
 8013516:	61a5      	str	r5, [r4, #24]
 8013518:	2208      	movs	r2, #8
 801351a:	4629      	mov	r1, r5
 801351c:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8013520:	f7fb fd20 	bl	800ef64 <memset>
 8013524:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8013528:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 801352c:	4620      	mov	r0, r4
 801352e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8013530:	3468      	adds	r4, #104	; 0x68
 8013532:	e7d9      	b.n	80134e8 <__sfp+0x1c>
 8013534:	2104      	movs	r1, #4
 8013536:	4638      	mov	r0, r7
 8013538:	f7ff ff62 	bl	8013400 <__sfmoreglue>
 801353c:	4604      	mov	r4, r0
 801353e:	6030      	str	r0, [r6, #0]
 8013540:	2800      	cmp	r0, #0
 8013542:	d1d5      	bne.n	80134f0 <__sfp+0x24>
 8013544:	f7ff ff78 	bl	8013438 <__sfp_lock_release>
 8013548:	230c      	movs	r3, #12
 801354a:	603b      	str	r3, [r7, #0]
 801354c:	e7ee      	b.n	801352c <__sfp+0x60>
 801354e:	bf00      	nop
 8013550:	08017568 	.word	0x08017568
 8013554:	ffff0001 	.word	0xffff0001

08013558 <_fwalk_reent>:
 8013558:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 801355c:	4606      	mov	r6, r0
 801355e:	4688      	mov	r8, r1
 8013560:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8013564:	2700      	movs	r7, #0
 8013566:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 801356a:	f1b9 0901 	subs.w	r9, r9, #1
 801356e:	d505      	bpl.n	801357c <_fwalk_reent+0x24>
 8013570:	6824      	ldr	r4, [r4, #0]
 8013572:	2c00      	cmp	r4, #0
 8013574:	d1f7      	bne.n	8013566 <_fwalk_reent+0xe>
 8013576:	4638      	mov	r0, r7
 8013578:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 801357c:	89ab      	ldrh	r3, [r5, #12]
 801357e:	2b01      	cmp	r3, #1
 8013580:	d907      	bls.n	8013592 <_fwalk_reent+0x3a>
 8013582:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8013586:	3301      	adds	r3, #1
 8013588:	d003      	beq.n	8013592 <_fwalk_reent+0x3a>
 801358a:	4629      	mov	r1, r5
 801358c:	4630      	mov	r0, r6
 801358e:	47c0      	blx	r8
 8013590:	4307      	orrs	r7, r0
 8013592:	3568      	adds	r5, #104	; 0x68
 8013594:	e7e9      	b.n	801356a <_fwalk_reent+0x12>

08013596 <__retarget_lock_init_recursive>:
 8013596:	4770      	bx	lr

08013598 <__retarget_lock_acquire_recursive>:
 8013598:	4770      	bx	lr

0801359a <__retarget_lock_release_recursive>:
 801359a:	4770      	bx	lr

0801359c <__swhatbuf_r>:
 801359c:	b570      	push	{r4, r5, r6, lr}
 801359e:	460e      	mov	r6, r1
 80135a0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80135a4:	2900      	cmp	r1, #0
 80135a6:	b096      	sub	sp, #88	; 0x58
 80135a8:	4614      	mov	r4, r2
 80135aa:	461d      	mov	r5, r3
 80135ac:	da08      	bge.n	80135c0 <__swhatbuf_r+0x24>
 80135ae:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 80135b2:	2200      	movs	r2, #0
 80135b4:	602a      	str	r2, [r5, #0]
 80135b6:	061a      	lsls	r2, r3, #24
 80135b8:	d410      	bmi.n	80135dc <__swhatbuf_r+0x40>
 80135ba:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80135be:	e00e      	b.n	80135de <__swhatbuf_r+0x42>
 80135c0:	466a      	mov	r2, sp
 80135c2:	f000 f903 	bl	80137cc <_fstat_r>
 80135c6:	2800      	cmp	r0, #0
 80135c8:	dbf1      	blt.n	80135ae <__swhatbuf_r+0x12>
 80135ca:	9a01      	ldr	r2, [sp, #4]
 80135cc:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 80135d0:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 80135d4:	425a      	negs	r2, r3
 80135d6:	415a      	adcs	r2, r3
 80135d8:	602a      	str	r2, [r5, #0]
 80135da:	e7ee      	b.n	80135ba <__swhatbuf_r+0x1e>
 80135dc:	2340      	movs	r3, #64	; 0x40
 80135de:	2000      	movs	r0, #0
 80135e0:	6023      	str	r3, [r4, #0]
 80135e2:	b016      	add	sp, #88	; 0x58
 80135e4:	bd70      	pop	{r4, r5, r6, pc}
	...

080135e8 <__smakebuf_r>:
 80135e8:	898b      	ldrh	r3, [r1, #12]
 80135ea:	b573      	push	{r0, r1, r4, r5, r6, lr}
 80135ec:	079d      	lsls	r5, r3, #30
 80135ee:	4606      	mov	r6, r0
 80135f0:	460c      	mov	r4, r1
 80135f2:	d507      	bpl.n	8013604 <__smakebuf_r+0x1c>
 80135f4:	f104 0347 	add.w	r3, r4, #71	; 0x47
 80135f8:	6023      	str	r3, [r4, #0]
 80135fa:	6123      	str	r3, [r4, #16]
 80135fc:	2301      	movs	r3, #1
 80135fe:	6163      	str	r3, [r4, #20]
 8013600:	b002      	add	sp, #8
 8013602:	bd70      	pop	{r4, r5, r6, pc}
 8013604:	ab01      	add	r3, sp, #4
 8013606:	466a      	mov	r2, sp
 8013608:	f7ff ffc8 	bl	801359c <__swhatbuf_r>
 801360c:	9900      	ldr	r1, [sp, #0]
 801360e:	4605      	mov	r5, r0
 8013610:	4630      	mov	r0, r6
 8013612:	f7ff f957 	bl	80128c4 <_malloc_r>
 8013616:	b948      	cbnz	r0, 801362c <__smakebuf_r+0x44>
 8013618:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801361c:	059a      	lsls	r2, r3, #22
 801361e:	d4ef      	bmi.n	8013600 <__smakebuf_r+0x18>
 8013620:	f023 0303 	bic.w	r3, r3, #3
 8013624:	f043 0302 	orr.w	r3, r3, #2
 8013628:	81a3      	strh	r3, [r4, #12]
 801362a:	e7e3      	b.n	80135f4 <__smakebuf_r+0xc>
 801362c:	4b0d      	ldr	r3, [pc, #52]	; (8013664 <__smakebuf_r+0x7c>)
 801362e:	62b3      	str	r3, [r6, #40]	; 0x28
 8013630:	89a3      	ldrh	r3, [r4, #12]
 8013632:	6020      	str	r0, [r4, #0]
 8013634:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8013638:	81a3      	strh	r3, [r4, #12]
 801363a:	9b00      	ldr	r3, [sp, #0]
 801363c:	6163      	str	r3, [r4, #20]
 801363e:	9b01      	ldr	r3, [sp, #4]
 8013640:	6120      	str	r0, [r4, #16]
 8013642:	b15b      	cbz	r3, 801365c <__smakebuf_r+0x74>
 8013644:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8013648:	4630      	mov	r0, r6
 801364a:	f000 f8d1 	bl	80137f0 <_isatty_r>
 801364e:	b128      	cbz	r0, 801365c <__smakebuf_r+0x74>
 8013650:	89a3      	ldrh	r3, [r4, #12]
 8013652:	f023 0303 	bic.w	r3, r3, #3
 8013656:	f043 0301 	orr.w	r3, r3, #1
 801365a:	81a3      	strh	r3, [r4, #12]
 801365c:	89a0      	ldrh	r0, [r4, #12]
 801365e:	4305      	orrs	r5, r0
 8013660:	81a5      	strh	r5, [r4, #12]
 8013662:	e7cd      	b.n	8013600 <__smakebuf_r+0x18>
 8013664:	080133f5 	.word	0x080133f5

08013668 <_malloc_usable_size_r>:
 8013668:	f851 3c04 	ldr.w	r3, [r1, #-4]
 801366c:	1f18      	subs	r0, r3, #4
 801366e:	2b00      	cmp	r3, #0
 8013670:	bfbc      	itt	lt
 8013672:	580b      	ldrlt	r3, [r1, r0]
 8013674:	18c0      	addlt	r0, r0, r3
 8013676:	4770      	bx	lr

08013678 <_raise_r>:
 8013678:	291f      	cmp	r1, #31
 801367a:	b538      	push	{r3, r4, r5, lr}
 801367c:	4604      	mov	r4, r0
 801367e:	460d      	mov	r5, r1
 8013680:	d904      	bls.n	801368c <_raise_r+0x14>
 8013682:	2316      	movs	r3, #22
 8013684:	6003      	str	r3, [r0, #0]
 8013686:	f04f 30ff 	mov.w	r0, #4294967295
 801368a:	bd38      	pop	{r3, r4, r5, pc}
 801368c:	6c42      	ldr	r2, [r0, #68]	; 0x44
 801368e:	b112      	cbz	r2, 8013696 <_raise_r+0x1e>
 8013690:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8013694:	b94b      	cbnz	r3, 80136aa <_raise_r+0x32>
 8013696:	4620      	mov	r0, r4
 8013698:	f000 f830 	bl	80136fc <_getpid_r>
 801369c:	462a      	mov	r2, r5
 801369e:	4601      	mov	r1, r0
 80136a0:	4620      	mov	r0, r4
 80136a2:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80136a6:	f000 b817 	b.w	80136d8 <_kill_r>
 80136aa:	2b01      	cmp	r3, #1
 80136ac:	d00a      	beq.n	80136c4 <_raise_r+0x4c>
 80136ae:	1c59      	adds	r1, r3, #1
 80136b0:	d103      	bne.n	80136ba <_raise_r+0x42>
 80136b2:	2316      	movs	r3, #22
 80136b4:	6003      	str	r3, [r0, #0]
 80136b6:	2001      	movs	r0, #1
 80136b8:	e7e7      	b.n	801368a <_raise_r+0x12>
 80136ba:	2400      	movs	r4, #0
 80136bc:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 80136c0:	4628      	mov	r0, r5
 80136c2:	4798      	blx	r3
 80136c4:	2000      	movs	r0, #0
 80136c6:	e7e0      	b.n	801368a <_raise_r+0x12>

080136c8 <raise>:
 80136c8:	4b02      	ldr	r3, [pc, #8]	; (80136d4 <raise+0xc>)
 80136ca:	4601      	mov	r1, r0
 80136cc:	6818      	ldr	r0, [r3, #0]
 80136ce:	f7ff bfd3 	b.w	8013678 <_raise_r>
 80136d2:	bf00      	nop
 80136d4:	200001fc 	.word	0x200001fc

080136d8 <_kill_r>:
 80136d8:	b538      	push	{r3, r4, r5, lr}
 80136da:	4d07      	ldr	r5, [pc, #28]	; (80136f8 <_kill_r+0x20>)
 80136dc:	2300      	movs	r3, #0
 80136de:	4604      	mov	r4, r0
 80136e0:	4608      	mov	r0, r1
 80136e2:	4611      	mov	r1, r2
 80136e4:	602b      	str	r3, [r5, #0]
 80136e6:	f7ee fd13 	bl	8002110 <_kill>
 80136ea:	1c43      	adds	r3, r0, #1
 80136ec:	d102      	bne.n	80136f4 <_kill_r+0x1c>
 80136ee:	682b      	ldr	r3, [r5, #0]
 80136f0:	b103      	cbz	r3, 80136f4 <_kill_r+0x1c>
 80136f2:	6023      	str	r3, [r4, #0]
 80136f4:	bd38      	pop	{r3, r4, r5, pc}
 80136f6:	bf00      	nop
 80136f8:	200079a8 	.word	0x200079a8

080136fc <_getpid_r>:
 80136fc:	f7ee bd00 	b.w	8002100 <_getpid>

08013700 <__sread>:
 8013700:	b510      	push	{r4, lr}
 8013702:	460c      	mov	r4, r1
 8013704:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8013708:	f000 f894 	bl	8013834 <_read_r>
 801370c:	2800      	cmp	r0, #0
 801370e:	bfab      	itete	ge
 8013710:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8013712:	89a3      	ldrhlt	r3, [r4, #12]
 8013714:	181b      	addge	r3, r3, r0
 8013716:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 801371a:	bfac      	ite	ge
 801371c:	6563      	strge	r3, [r4, #84]	; 0x54
 801371e:	81a3      	strhlt	r3, [r4, #12]
 8013720:	bd10      	pop	{r4, pc}

08013722 <__swrite>:
 8013722:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8013726:	461f      	mov	r7, r3
 8013728:	898b      	ldrh	r3, [r1, #12]
 801372a:	05db      	lsls	r3, r3, #23
 801372c:	4605      	mov	r5, r0
 801372e:	460c      	mov	r4, r1
 8013730:	4616      	mov	r6, r2
 8013732:	d505      	bpl.n	8013740 <__swrite+0x1e>
 8013734:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8013738:	2302      	movs	r3, #2
 801373a:	2200      	movs	r2, #0
 801373c:	f000 f868 	bl	8013810 <_lseek_r>
 8013740:	89a3      	ldrh	r3, [r4, #12]
 8013742:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8013746:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 801374a:	81a3      	strh	r3, [r4, #12]
 801374c:	4632      	mov	r2, r6
 801374e:	463b      	mov	r3, r7
 8013750:	4628      	mov	r0, r5
 8013752:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8013756:	f000 b817 	b.w	8013788 <_write_r>

0801375a <__sseek>:
 801375a:	b510      	push	{r4, lr}
 801375c:	460c      	mov	r4, r1
 801375e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8013762:	f000 f855 	bl	8013810 <_lseek_r>
 8013766:	1c43      	adds	r3, r0, #1
 8013768:	89a3      	ldrh	r3, [r4, #12]
 801376a:	bf15      	itete	ne
 801376c:	6560      	strne	r0, [r4, #84]	; 0x54
 801376e:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8013772:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8013776:	81a3      	strheq	r3, [r4, #12]
 8013778:	bf18      	it	ne
 801377a:	81a3      	strhne	r3, [r4, #12]
 801377c:	bd10      	pop	{r4, pc}

0801377e <__sclose>:
 801377e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8013782:	f000 b813 	b.w	80137ac <_close_r>
	...

08013788 <_write_r>:
 8013788:	b538      	push	{r3, r4, r5, lr}
 801378a:	4d07      	ldr	r5, [pc, #28]	; (80137a8 <_write_r+0x20>)
 801378c:	4604      	mov	r4, r0
 801378e:	4608      	mov	r0, r1
 8013790:	4611      	mov	r1, r2
 8013792:	2200      	movs	r2, #0
 8013794:	602a      	str	r2, [r5, #0]
 8013796:	461a      	mov	r2, r3
 8013798:	f7ee fcf1 	bl	800217e <_write>
 801379c:	1c43      	adds	r3, r0, #1
 801379e:	d102      	bne.n	80137a6 <_write_r+0x1e>
 80137a0:	682b      	ldr	r3, [r5, #0]
 80137a2:	b103      	cbz	r3, 80137a6 <_write_r+0x1e>
 80137a4:	6023      	str	r3, [r4, #0]
 80137a6:	bd38      	pop	{r3, r4, r5, pc}
 80137a8:	200079a8 	.word	0x200079a8

080137ac <_close_r>:
 80137ac:	b538      	push	{r3, r4, r5, lr}
 80137ae:	4d06      	ldr	r5, [pc, #24]	; (80137c8 <_close_r+0x1c>)
 80137b0:	2300      	movs	r3, #0
 80137b2:	4604      	mov	r4, r0
 80137b4:	4608      	mov	r0, r1
 80137b6:	602b      	str	r3, [r5, #0]
 80137b8:	f7ee fcfd 	bl	80021b6 <_close>
 80137bc:	1c43      	adds	r3, r0, #1
 80137be:	d102      	bne.n	80137c6 <_close_r+0x1a>
 80137c0:	682b      	ldr	r3, [r5, #0]
 80137c2:	b103      	cbz	r3, 80137c6 <_close_r+0x1a>
 80137c4:	6023      	str	r3, [r4, #0]
 80137c6:	bd38      	pop	{r3, r4, r5, pc}
 80137c8:	200079a8 	.word	0x200079a8

080137cc <_fstat_r>:
 80137cc:	b538      	push	{r3, r4, r5, lr}
 80137ce:	4d07      	ldr	r5, [pc, #28]	; (80137ec <_fstat_r+0x20>)
 80137d0:	2300      	movs	r3, #0
 80137d2:	4604      	mov	r4, r0
 80137d4:	4608      	mov	r0, r1
 80137d6:	4611      	mov	r1, r2
 80137d8:	602b      	str	r3, [r5, #0]
 80137da:	f7ee fcf8 	bl	80021ce <_fstat>
 80137de:	1c43      	adds	r3, r0, #1
 80137e0:	d102      	bne.n	80137e8 <_fstat_r+0x1c>
 80137e2:	682b      	ldr	r3, [r5, #0]
 80137e4:	b103      	cbz	r3, 80137e8 <_fstat_r+0x1c>
 80137e6:	6023      	str	r3, [r4, #0]
 80137e8:	bd38      	pop	{r3, r4, r5, pc}
 80137ea:	bf00      	nop
 80137ec:	200079a8 	.word	0x200079a8

080137f0 <_isatty_r>:
 80137f0:	b538      	push	{r3, r4, r5, lr}
 80137f2:	4d06      	ldr	r5, [pc, #24]	; (801380c <_isatty_r+0x1c>)
 80137f4:	2300      	movs	r3, #0
 80137f6:	4604      	mov	r4, r0
 80137f8:	4608      	mov	r0, r1
 80137fa:	602b      	str	r3, [r5, #0]
 80137fc:	f7ee fcf7 	bl	80021ee <_isatty>
 8013800:	1c43      	adds	r3, r0, #1
 8013802:	d102      	bne.n	801380a <_isatty_r+0x1a>
 8013804:	682b      	ldr	r3, [r5, #0]
 8013806:	b103      	cbz	r3, 801380a <_isatty_r+0x1a>
 8013808:	6023      	str	r3, [r4, #0]
 801380a:	bd38      	pop	{r3, r4, r5, pc}
 801380c:	200079a8 	.word	0x200079a8

08013810 <_lseek_r>:
 8013810:	b538      	push	{r3, r4, r5, lr}
 8013812:	4d07      	ldr	r5, [pc, #28]	; (8013830 <_lseek_r+0x20>)
 8013814:	4604      	mov	r4, r0
 8013816:	4608      	mov	r0, r1
 8013818:	4611      	mov	r1, r2
 801381a:	2200      	movs	r2, #0
 801381c:	602a      	str	r2, [r5, #0]
 801381e:	461a      	mov	r2, r3
 8013820:	f7ee fcf0 	bl	8002204 <_lseek>
 8013824:	1c43      	adds	r3, r0, #1
 8013826:	d102      	bne.n	801382e <_lseek_r+0x1e>
 8013828:	682b      	ldr	r3, [r5, #0]
 801382a:	b103      	cbz	r3, 801382e <_lseek_r+0x1e>
 801382c:	6023      	str	r3, [r4, #0]
 801382e:	bd38      	pop	{r3, r4, r5, pc}
 8013830:	200079a8 	.word	0x200079a8

08013834 <_read_r>:
 8013834:	b538      	push	{r3, r4, r5, lr}
 8013836:	4d07      	ldr	r5, [pc, #28]	; (8013854 <_read_r+0x20>)
 8013838:	4604      	mov	r4, r0
 801383a:	4608      	mov	r0, r1
 801383c:	4611      	mov	r1, r2
 801383e:	2200      	movs	r2, #0
 8013840:	602a      	str	r2, [r5, #0]
 8013842:	461a      	mov	r2, r3
 8013844:	f7ee fc7e 	bl	8002144 <_read>
 8013848:	1c43      	adds	r3, r0, #1
 801384a:	d102      	bne.n	8013852 <_read_r+0x1e>
 801384c:	682b      	ldr	r3, [r5, #0]
 801384e:	b103      	cbz	r3, 8013852 <_read_r+0x1e>
 8013850:	6023      	str	r3, [r4, #0]
 8013852:	bd38      	pop	{r3, r4, r5, pc}
 8013854:	200079a8 	.word	0x200079a8

08013858 <sqrt>:
 8013858:	b538      	push	{r3, r4, r5, lr}
 801385a:	ed2d 8b02 	vpush	{d8}
 801385e:	ec55 4b10 	vmov	r4, r5, d0
 8013862:	f000 f825 	bl	80138b0 <__ieee754_sqrt>
 8013866:	4622      	mov	r2, r4
 8013868:	462b      	mov	r3, r5
 801386a:	4620      	mov	r0, r4
 801386c:	4629      	mov	r1, r5
 801386e:	eeb0 8a40 	vmov.f32	s16, s0
 8013872:	eef0 8a60 	vmov.f32	s17, s1
 8013876:	f7ed f959 	bl	8000b2c <__aeabi_dcmpun>
 801387a:	b990      	cbnz	r0, 80138a2 <sqrt+0x4a>
 801387c:	2200      	movs	r2, #0
 801387e:	2300      	movs	r3, #0
 8013880:	4620      	mov	r0, r4
 8013882:	4629      	mov	r1, r5
 8013884:	f7ed f92a 	bl	8000adc <__aeabi_dcmplt>
 8013888:	b158      	cbz	r0, 80138a2 <sqrt+0x4a>
 801388a:	f7fb fb41 	bl	800ef10 <__errno>
 801388e:	2321      	movs	r3, #33	; 0x21
 8013890:	6003      	str	r3, [r0, #0]
 8013892:	2200      	movs	r2, #0
 8013894:	2300      	movs	r3, #0
 8013896:	4610      	mov	r0, r2
 8013898:	4619      	mov	r1, r3
 801389a:	f7ec ffd7 	bl	800084c <__aeabi_ddiv>
 801389e:	ec41 0b18 	vmov	d8, r0, r1
 80138a2:	eeb0 0a48 	vmov.f32	s0, s16
 80138a6:	eef0 0a68 	vmov.f32	s1, s17
 80138aa:	ecbd 8b02 	vpop	{d8}
 80138ae:	bd38      	pop	{r3, r4, r5, pc}

080138b0 <__ieee754_sqrt>:
 80138b0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80138b4:	ec55 4b10 	vmov	r4, r5, d0
 80138b8:	4e55      	ldr	r6, [pc, #340]	; (8013a10 <__ieee754_sqrt+0x160>)
 80138ba:	43ae      	bics	r6, r5
 80138bc:	ee10 0a10 	vmov	r0, s0
 80138c0:	ee10 3a10 	vmov	r3, s0
 80138c4:	462a      	mov	r2, r5
 80138c6:	4629      	mov	r1, r5
 80138c8:	d110      	bne.n	80138ec <__ieee754_sqrt+0x3c>
 80138ca:	ee10 2a10 	vmov	r2, s0
 80138ce:	462b      	mov	r3, r5
 80138d0:	f7ec fe92 	bl	80005f8 <__aeabi_dmul>
 80138d4:	4602      	mov	r2, r0
 80138d6:	460b      	mov	r3, r1
 80138d8:	4620      	mov	r0, r4
 80138da:	4629      	mov	r1, r5
 80138dc:	f7ec fcd6 	bl	800028c <__adddf3>
 80138e0:	4604      	mov	r4, r0
 80138e2:	460d      	mov	r5, r1
 80138e4:	ec45 4b10 	vmov	d0, r4, r5
 80138e8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80138ec:	2d00      	cmp	r5, #0
 80138ee:	dc10      	bgt.n	8013912 <__ieee754_sqrt+0x62>
 80138f0:	f025 4600 	bic.w	r6, r5, #2147483648	; 0x80000000
 80138f4:	4330      	orrs	r0, r6
 80138f6:	d0f5      	beq.n	80138e4 <__ieee754_sqrt+0x34>
 80138f8:	b15d      	cbz	r5, 8013912 <__ieee754_sqrt+0x62>
 80138fa:	ee10 2a10 	vmov	r2, s0
 80138fe:	462b      	mov	r3, r5
 8013900:	ee10 0a10 	vmov	r0, s0
 8013904:	f7ec fcc0 	bl	8000288 <__aeabi_dsub>
 8013908:	4602      	mov	r2, r0
 801390a:	460b      	mov	r3, r1
 801390c:	f7ec ff9e 	bl	800084c <__aeabi_ddiv>
 8013910:	e7e6      	b.n	80138e0 <__ieee754_sqrt+0x30>
 8013912:	1512      	asrs	r2, r2, #20
 8013914:	d074      	beq.n	8013a00 <__ieee754_sqrt+0x150>
 8013916:	07d4      	lsls	r4, r2, #31
 8013918:	f3c1 0113 	ubfx	r1, r1, #0, #20
 801391c:	f2a2 37ff 	subw	r7, r2, #1023	; 0x3ff
 8013920:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8013924:	bf5e      	ittt	pl
 8013926:	0fda      	lsrpl	r2, r3, #31
 8013928:	005b      	lslpl	r3, r3, #1
 801392a:	eb02 0141 	addpl.w	r1, r2, r1, lsl #1
 801392e:	2400      	movs	r4, #0
 8013930:	0fda      	lsrs	r2, r3, #31
 8013932:	eb02 0141 	add.w	r1, r2, r1, lsl #1
 8013936:	107f      	asrs	r7, r7, #1
 8013938:	005b      	lsls	r3, r3, #1
 801393a:	2516      	movs	r5, #22
 801393c:	4620      	mov	r0, r4
 801393e:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
 8013942:	1886      	adds	r6, r0, r2
 8013944:	428e      	cmp	r6, r1
 8013946:	bfde      	ittt	le
 8013948:	1b89      	suble	r1, r1, r6
 801394a:	18b0      	addle	r0, r6, r2
 801394c:	18a4      	addle	r4, r4, r2
 801394e:	0049      	lsls	r1, r1, #1
 8013950:	3d01      	subs	r5, #1
 8013952:	eb01 71d3 	add.w	r1, r1, r3, lsr #31
 8013956:	ea4f 0252 	mov.w	r2, r2, lsr #1
 801395a:	ea4f 0343 	mov.w	r3, r3, lsl #1
 801395e:	d1f0      	bne.n	8013942 <__ieee754_sqrt+0x92>
 8013960:	462a      	mov	r2, r5
 8013962:	f04f 0e20 	mov.w	lr, #32
 8013966:	f04f 4600 	mov.w	r6, #2147483648	; 0x80000000
 801396a:	4281      	cmp	r1, r0
 801396c:	eb06 0c05 	add.w	ip, r6, r5
 8013970:	dc02      	bgt.n	8013978 <__ieee754_sqrt+0xc8>
 8013972:	d113      	bne.n	801399c <__ieee754_sqrt+0xec>
 8013974:	459c      	cmp	ip, r3
 8013976:	d811      	bhi.n	801399c <__ieee754_sqrt+0xec>
 8013978:	f1bc 0f00 	cmp.w	ip, #0
 801397c:	eb0c 0506 	add.w	r5, ip, r6
 8013980:	da43      	bge.n	8013a0a <__ieee754_sqrt+0x15a>
 8013982:	2d00      	cmp	r5, #0
 8013984:	db41      	blt.n	8013a0a <__ieee754_sqrt+0x15a>
 8013986:	f100 0801 	add.w	r8, r0, #1
 801398a:	1a09      	subs	r1, r1, r0
 801398c:	459c      	cmp	ip, r3
 801398e:	bf88      	it	hi
 8013990:	f101 31ff 	addhi.w	r1, r1, #4294967295
 8013994:	eba3 030c 	sub.w	r3, r3, ip
 8013998:	4432      	add	r2, r6
 801399a:	4640      	mov	r0, r8
 801399c:	ea4f 7cd3 	mov.w	ip, r3, lsr #31
 80139a0:	f1be 0e01 	subs.w	lr, lr, #1
 80139a4:	eb0c 0141 	add.w	r1, ip, r1, lsl #1
 80139a8:	ea4f 0343 	mov.w	r3, r3, lsl #1
 80139ac:	ea4f 0656 	mov.w	r6, r6, lsr #1
 80139b0:	d1db      	bne.n	801396a <__ieee754_sqrt+0xba>
 80139b2:	430b      	orrs	r3, r1
 80139b4:	d006      	beq.n	80139c4 <__ieee754_sqrt+0x114>
 80139b6:	1c50      	adds	r0, r2, #1
 80139b8:	bf13      	iteet	ne
 80139ba:	3201      	addne	r2, #1
 80139bc:	3401      	addeq	r4, #1
 80139be:	4672      	moveq	r2, lr
 80139c0:	f022 0201 	bicne.w	r2, r2, #1
 80139c4:	1063      	asrs	r3, r4, #1
 80139c6:	0852      	lsrs	r2, r2, #1
 80139c8:	07e1      	lsls	r1, r4, #31
 80139ca:	f103 537f 	add.w	r3, r3, #1069547520	; 0x3fc00000
 80139ce:	f503 1300 	add.w	r3, r3, #2097152	; 0x200000
 80139d2:	bf48      	it	mi
 80139d4:	f042 4200 	orrmi.w	r2, r2, #2147483648	; 0x80000000
 80139d8:	eb03 5507 	add.w	r5, r3, r7, lsl #20
 80139dc:	4614      	mov	r4, r2
 80139de:	e781      	b.n	80138e4 <__ieee754_sqrt+0x34>
 80139e0:	0ad9      	lsrs	r1, r3, #11
 80139e2:	3815      	subs	r0, #21
 80139e4:	055b      	lsls	r3, r3, #21
 80139e6:	2900      	cmp	r1, #0
 80139e8:	d0fa      	beq.n	80139e0 <__ieee754_sqrt+0x130>
 80139ea:	02cd      	lsls	r5, r1, #11
 80139ec:	d50a      	bpl.n	8013a04 <__ieee754_sqrt+0x154>
 80139ee:	f1c2 0420 	rsb	r4, r2, #32
 80139f2:	fa23 f404 	lsr.w	r4, r3, r4
 80139f6:	1e55      	subs	r5, r2, #1
 80139f8:	4093      	lsls	r3, r2
 80139fa:	4321      	orrs	r1, r4
 80139fc:	1b42      	subs	r2, r0, r5
 80139fe:	e78a      	b.n	8013916 <__ieee754_sqrt+0x66>
 8013a00:	4610      	mov	r0, r2
 8013a02:	e7f0      	b.n	80139e6 <__ieee754_sqrt+0x136>
 8013a04:	0049      	lsls	r1, r1, #1
 8013a06:	3201      	adds	r2, #1
 8013a08:	e7ef      	b.n	80139ea <__ieee754_sqrt+0x13a>
 8013a0a:	4680      	mov	r8, r0
 8013a0c:	e7bd      	b.n	801398a <__ieee754_sqrt+0xda>
 8013a0e:	bf00      	nop
 8013a10:	7ff00000 	.word	0x7ff00000

08013a14 <_init>:
 8013a14:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8013a16:	bf00      	nop
 8013a18:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8013a1a:	bc08      	pop	{r3}
 8013a1c:	469e      	mov	lr, r3
 8013a1e:	4770      	bx	lr

08013a20 <_fini>:
 8013a20:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8013a22:	bf00      	nop
 8013a24:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8013a26:	bc08      	pop	{r3}
 8013a28:	469e      	mov	lr, r3
 8013a2a:	4770      	bx	lr
