<!DOCTYPE html>
<html><head><title>joekychen/linux » arch › mips › kernel › branch.c

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../index.html"></a><h1>branch.c</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/*</span>
<span class="cm"> * This file is subject to the terms and conditions of the GNU General Public</span>
<span class="cm"> * License.  See the file &quot;COPYING&quot; in the main directory of this archive</span>
<span class="cm"> * for more details.</span>
<span class="cm"> *</span>
<span class="cm"> * Copyright (C) 1996, 97, 2000, 2001 by Ralf Baechle</span>
<span class="cm"> * Copyright (C) 2001 MIPS Technologies, Inc.</span>
<span class="cm"> */</span>
<span class="cp">#include &lt;linux/kernel.h&gt;</span>
<span class="cp">#include &lt;linux/sched.h&gt;</span>
<span class="cp">#include &lt;linux/signal.h&gt;</span>
<span class="cp">#include &lt;linux/module.h&gt;</span>
<span class="cp">#include &lt;asm/branch.h&gt;</span>
<span class="cp">#include &lt;asm/cpu.h&gt;</span>
<span class="cp">#include &lt;asm/cpu-features.h&gt;</span>
<span class="cp">#include &lt;asm/fpu.h&gt;</span>
<span class="cp">#include &lt;asm/inst.h&gt;</span>
<span class="cp">#include &lt;asm/ptrace.h&gt;</span>
<span class="cp">#include &lt;asm/uaccess.h&gt;</span>

<span class="cm">/**</span>
<span class="cm"> * __compute_return_epc_for_insn - Computes the return address and do emulate</span>
<span class="cm"> *				    branch simulation, if required.</span>
<span class="cm"> *</span>
<span class="cm"> * @regs:	Pointer to pt_regs</span>
<span class="cm"> * @insn:	branch instruction to decode</span>
<span class="cm"> * @returns:	-EFAULT on error and forces SIGBUS, and on success</span>
<span class="cm"> *		returns 0 or BRANCH_LIKELY_TAKEN as appropriate after</span>
<span class="cm"> *		evaluating the branch.</span>
<span class="cm"> */</span>
<span class="kt">int</span> <span class="nf">__compute_return_epc_for_insn</span><span class="p">(</span><span class="k">struct</span> <span class="n">pt_regs</span> <span class="o">*</span><span class="n">regs</span><span class="p">,</span>
				   <span class="k">union</span> <span class="n">mips_instruction</span> <span class="n">insn</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">bit</span><span class="p">,</span> <span class="n">fcr31</span><span class="p">,</span> <span class="n">dspcontrol</span><span class="p">;</span>
	<span class="kt">long</span> <span class="n">epc</span> <span class="o">=</span> <span class="n">regs</span><span class="o">-&gt;</span><span class="n">cp0_epc</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">ret</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>

	<span class="k">switch</span> <span class="p">(</span><span class="n">insn</span><span class="p">.</span><span class="n">i_format</span><span class="p">.</span><span class="n">opcode</span><span class="p">)</span> <span class="p">{</span>
	<span class="cm">/*</span>
<span class="cm">	 * jr and jalr are in r_format format.</span>
<span class="cm">	 */</span>
	<span class="k">case</span> <span class="n">spec_op</span>:
		<span class="k">switch</span> <span class="p">(</span><span class="n">insn</span><span class="p">.</span><span class="n">r_format</span><span class="p">.</span><span class="n">func</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">case</span> <span class="n">jalr_op</span>:
			<span class="n">regs</span><span class="o">-&gt;</span><span class="n">regs</span><span class="p">[</span><span class="n">insn</span><span class="p">.</span><span class="n">r_format</span><span class="p">.</span><span class="n">rd</span><span class="p">]</span> <span class="o">=</span> <span class="n">epc</span> <span class="o">+</span> <span class="mi">8</span><span class="p">;</span>
			<span class="cm">/* Fall through */</span>
		<span class="k">case</span> <span class="n">jr_op</span>:
			<span class="n">regs</span><span class="o">-&gt;</span><span class="n">cp0_epc</span> <span class="o">=</span> <span class="n">regs</span><span class="o">-&gt;</span><span class="n">regs</span><span class="p">[</span><span class="n">insn</span><span class="p">.</span><span class="n">r_format</span><span class="p">.</span><span class="n">rs</span><span class="p">];</span>
			<span class="k">break</span><span class="p">;</span>
		<span class="p">}</span>
		<span class="k">break</span><span class="p">;</span>

	<span class="cm">/*</span>
<span class="cm">	 * This group contains:</span>
<span class="cm">	 * bltz_op, bgez_op, bltzl_op, bgezl_op,</span>
<span class="cm">	 * bltzal_op, bgezal_op, bltzall_op, bgezall_op.</span>
<span class="cm">	 */</span>
	<span class="k">case</span> <span class="n">bcond_op</span>:
		<span class="k">switch</span> <span class="p">(</span><span class="n">insn</span><span class="p">.</span><span class="n">i_format</span><span class="p">.</span><span class="n">rt</span><span class="p">)</span> <span class="p">{</span>
	 	<span class="k">case</span> <span class="n">bltz_op</span>:
		<span class="k">case</span> <span class="n">bltzl_op</span>:
			<span class="k">if</span> <span class="p">((</span><span class="kt">long</span><span class="p">)</span><span class="n">regs</span><span class="o">-&gt;</span><span class="n">regs</span><span class="p">[</span><span class="n">insn</span><span class="p">.</span><span class="n">i_format</span><span class="p">.</span><span class="n">rs</span><span class="p">]</span> <span class="o">&lt;</span> <span class="mi">0</span><span class="p">)</span> <span class="p">{</span>
				<span class="n">epc</span> <span class="o">=</span> <span class="n">epc</span> <span class="o">+</span> <span class="mi">4</span> <span class="o">+</span> <span class="p">(</span><span class="n">insn</span><span class="p">.</span><span class="n">i_format</span><span class="p">.</span><span class="n">simmediate</span> <span class="o">&lt;&lt;</span> <span class="mi">2</span><span class="p">);</span>
				<span class="k">if</span> <span class="p">(</span><span class="n">insn</span><span class="p">.</span><span class="n">i_format</span><span class="p">.</span><span class="n">rt</span> <span class="o">==</span> <span class="n">bltzl_op</span><span class="p">)</span>
					<span class="n">ret</span> <span class="o">=</span> <span class="n">BRANCH_LIKELY_TAKEN</span><span class="p">;</span>
			<span class="p">}</span> <span class="k">else</span>
				<span class="n">epc</span> <span class="o">+=</span> <span class="mi">8</span><span class="p">;</span>
			<span class="n">regs</span><span class="o">-&gt;</span><span class="n">cp0_epc</span> <span class="o">=</span> <span class="n">epc</span><span class="p">;</span>
			<span class="k">break</span><span class="p">;</span>

		<span class="k">case</span> <span class="n">bgez_op</span>:
		<span class="k">case</span> <span class="n">bgezl_op</span>:
			<span class="k">if</span> <span class="p">((</span><span class="kt">long</span><span class="p">)</span><span class="n">regs</span><span class="o">-&gt;</span><span class="n">regs</span><span class="p">[</span><span class="n">insn</span><span class="p">.</span><span class="n">i_format</span><span class="p">.</span><span class="n">rs</span><span class="p">]</span> <span class="o">&gt;=</span> <span class="mi">0</span><span class="p">)</span> <span class="p">{</span>
				<span class="n">epc</span> <span class="o">=</span> <span class="n">epc</span> <span class="o">+</span> <span class="mi">4</span> <span class="o">+</span> <span class="p">(</span><span class="n">insn</span><span class="p">.</span><span class="n">i_format</span><span class="p">.</span><span class="n">simmediate</span> <span class="o">&lt;&lt;</span> <span class="mi">2</span><span class="p">);</span>
				<span class="k">if</span> <span class="p">(</span><span class="n">insn</span><span class="p">.</span><span class="n">i_format</span><span class="p">.</span><span class="n">rt</span> <span class="o">==</span> <span class="n">bgezl_op</span><span class="p">)</span>
					<span class="n">ret</span> <span class="o">=</span> <span class="n">BRANCH_LIKELY_TAKEN</span><span class="p">;</span>
			<span class="p">}</span> <span class="k">else</span>
				<span class="n">epc</span> <span class="o">+=</span> <span class="mi">8</span><span class="p">;</span>
			<span class="n">regs</span><span class="o">-&gt;</span><span class="n">cp0_epc</span> <span class="o">=</span> <span class="n">epc</span><span class="p">;</span>
			<span class="k">break</span><span class="p">;</span>

		<span class="k">case</span> <span class="n">bltzal_op</span>:
		<span class="k">case</span> <span class="n">bltzall_op</span>:
			<span class="n">regs</span><span class="o">-&gt;</span><span class="n">regs</span><span class="p">[</span><span class="mi">31</span><span class="p">]</span> <span class="o">=</span> <span class="n">epc</span> <span class="o">+</span> <span class="mi">8</span><span class="p">;</span>
			<span class="k">if</span> <span class="p">((</span><span class="kt">long</span><span class="p">)</span><span class="n">regs</span><span class="o">-&gt;</span><span class="n">regs</span><span class="p">[</span><span class="n">insn</span><span class="p">.</span><span class="n">i_format</span><span class="p">.</span><span class="n">rs</span><span class="p">]</span> <span class="o">&lt;</span> <span class="mi">0</span><span class="p">)</span> <span class="p">{</span>
				<span class="n">epc</span> <span class="o">=</span> <span class="n">epc</span> <span class="o">+</span> <span class="mi">4</span> <span class="o">+</span> <span class="p">(</span><span class="n">insn</span><span class="p">.</span><span class="n">i_format</span><span class="p">.</span><span class="n">simmediate</span> <span class="o">&lt;&lt;</span> <span class="mi">2</span><span class="p">);</span>
				<span class="k">if</span> <span class="p">(</span><span class="n">insn</span><span class="p">.</span><span class="n">i_format</span><span class="p">.</span><span class="n">rt</span> <span class="o">==</span> <span class="n">bltzall_op</span><span class="p">)</span>
					<span class="n">ret</span> <span class="o">=</span> <span class="n">BRANCH_LIKELY_TAKEN</span><span class="p">;</span>
			<span class="p">}</span> <span class="k">else</span>
				<span class="n">epc</span> <span class="o">+=</span> <span class="mi">8</span><span class="p">;</span>
			<span class="n">regs</span><span class="o">-&gt;</span><span class="n">cp0_epc</span> <span class="o">=</span> <span class="n">epc</span><span class="p">;</span>
			<span class="k">break</span><span class="p">;</span>

		<span class="k">case</span> <span class="n">bgezal_op</span>:
		<span class="k">case</span> <span class="n">bgezall_op</span>:
			<span class="n">regs</span><span class="o">-&gt;</span><span class="n">regs</span><span class="p">[</span><span class="mi">31</span><span class="p">]</span> <span class="o">=</span> <span class="n">epc</span> <span class="o">+</span> <span class="mi">8</span><span class="p">;</span>
			<span class="k">if</span> <span class="p">((</span><span class="kt">long</span><span class="p">)</span><span class="n">regs</span><span class="o">-&gt;</span><span class="n">regs</span><span class="p">[</span><span class="n">insn</span><span class="p">.</span><span class="n">i_format</span><span class="p">.</span><span class="n">rs</span><span class="p">]</span> <span class="o">&gt;=</span> <span class="mi">0</span><span class="p">)</span> <span class="p">{</span>
				<span class="n">epc</span> <span class="o">=</span> <span class="n">epc</span> <span class="o">+</span> <span class="mi">4</span> <span class="o">+</span> <span class="p">(</span><span class="n">insn</span><span class="p">.</span><span class="n">i_format</span><span class="p">.</span><span class="n">simmediate</span> <span class="o">&lt;&lt;</span> <span class="mi">2</span><span class="p">);</span>
				<span class="k">if</span> <span class="p">(</span><span class="n">insn</span><span class="p">.</span><span class="n">i_format</span><span class="p">.</span><span class="n">rt</span> <span class="o">==</span> <span class="n">bgezall_op</span><span class="p">)</span>
					<span class="n">ret</span> <span class="o">=</span> <span class="n">BRANCH_LIKELY_TAKEN</span><span class="p">;</span>
			<span class="p">}</span> <span class="k">else</span>
				<span class="n">epc</span> <span class="o">+=</span> <span class="mi">8</span><span class="p">;</span>
			<span class="n">regs</span><span class="o">-&gt;</span><span class="n">cp0_epc</span> <span class="o">=</span> <span class="n">epc</span><span class="p">;</span>
			<span class="k">break</span><span class="p">;</span>

		<span class="k">case</span> <span class="n">bposge32_op</span>:
			<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">cpu_has_dsp</span><span class="p">)</span>
				<span class="k">goto</span> <span class="n">sigill</span><span class="p">;</span>

			<span class="n">dspcontrol</span> <span class="o">=</span> <span class="n">rddsp</span><span class="p">(</span><span class="mh">0x01</span><span class="p">);</span>

			<span class="k">if</span> <span class="p">(</span><span class="n">dspcontrol</span> <span class="o">&gt;=</span> <span class="mi">32</span><span class="p">)</span> <span class="p">{</span>
				<span class="n">epc</span> <span class="o">=</span> <span class="n">epc</span> <span class="o">+</span> <span class="mi">4</span> <span class="o">+</span> <span class="p">(</span><span class="n">insn</span><span class="p">.</span><span class="n">i_format</span><span class="p">.</span><span class="n">simmediate</span> <span class="o">&lt;&lt;</span> <span class="mi">2</span><span class="p">);</span>
			<span class="p">}</span> <span class="k">else</span>
				<span class="n">epc</span> <span class="o">+=</span> <span class="mi">8</span><span class="p">;</span>
			<span class="n">regs</span><span class="o">-&gt;</span><span class="n">cp0_epc</span> <span class="o">=</span> <span class="n">epc</span><span class="p">;</span>
			<span class="k">break</span><span class="p">;</span>
		<span class="p">}</span>
		<span class="k">break</span><span class="p">;</span>

	<span class="cm">/*</span>
<span class="cm">	 * These are unconditional and in j_format.</span>
<span class="cm">	 */</span>
	<span class="k">case</span> <span class="n">jal_op</span>:
		<span class="n">regs</span><span class="o">-&gt;</span><span class="n">regs</span><span class="p">[</span><span class="mi">31</span><span class="p">]</span> <span class="o">=</span> <span class="n">regs</span><span class="o">-&gt;</span><span class="n">cp0_epc</span> <span class="o">+</span> <span class="mi">8</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">j_op</span>:
		<span class="n">epc</span> <span class="o">+=</span> <span class="mi">4</span><span class="p">;</span>
		<span class="n">epc</span> <span class="o">&gt;&gt;=</span> <span class="mi">28</span><span class="p">;</span>
		<span class="n">epc</span> <span class="o">&lt;&lt;=</span> <span class="mi">28</span><span class="p">;</span>
		<span class="n">epc</span> <span class="o">|=</span> <span class="p">(</span><span class="n">insn</span><span class="p">.</span><span class="n">j_format</span><span class="p">.</span><span class="n">target</span> <span class="o">&lt;&lt;</span> <span class="mi">2</span><span class="p">);</span>
		<span class="n">regs</span><span class="o">-&gt;</span><span class="n">cp0_epc</span> <span class="o">=</span> <span class="n">epc</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>

	<span class="cm">/*</span>
<span class="cm">	 * These are conditional and in i_format.</span>
<span class="cm">	 */</span>
	<span class="k">case</span> <span class="n">beq_op</span>:
	<span class="k">case</span> <span class="n">beql_op</span>:
		<span class="k">if</span> <span class="p">(</span><span class="n">regs</span><span class="o">-&gt;</span><span class="n">regs</span><span class="p">[</span><span class="n">insn</span><span class="p">.</span><span class="n">i_format</span><span class="p">.</span><span class="n">rs</span><span class="p">]</span> <span class="o">==</span>
		    <span class="n">regs</span><span class="o">-&gt;</span><span class="n">regs</span><span class="p">[</span><span class="n">insn</span><span class="p">.</span><span class="n">i_format</span><span class="p">.</span><span class="n">rt</span><span class="p">])</span> <span class="p">{</span>
			<span class="n">epc</span> <span class="o">=</span> <span class="n">epc</span> <span class="o">+</span> <span class="mi">4</span> <span class="o">+</span> <span class="p">(</span><span class="n">insn</span><span class="p">.</span><span class="n">i_format</span><span class="p">.</span><span class="n">simmediate</span> <span class="o">&lt;&lt;</span> <span class="mi">2</span><span class="p">);</span>
			<span class="k">if</span> <span class="p">(</span><span class="n">insn</span><span class="p">.</span><span class="n">i_format</span><span class="p">.</span><span class="n">rt</span> <span class="o">==</span> <span class="n">beql_op</span><span class="p">)</span>
				<span class="n">ret</span> <span class="o">=</span> <span class="n">BRANCH_LIKELY_TAKEN</span><span class="p">;</span>
		<span class="p">}</span> <span class="k">else</span>
			<span class="n">epc</span> <span class="o">+=</span> <span class="mi">8</span><span class="p">;</span>
		<span class="n">regs</span><span class="o">-&gt;</span><span class="n">cp0_epc</span> <span class="o">=</span> <span class="n">epc</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>

	<span class="k">case</span> <span class="n">bne_op</span>:
	<span class="k">case</span> <span class="n">bnel_op</span>:
		<span class="k">if</span> <span class="p">(</span><span class="n">regs</span><span class="o">-&gt;</span><span class="n">regs</span><span class="p">[</span><span class="n">insn</span><span class="p">.</span><span class="n">i_format</span><span class="p">.</span><span class="n">rs</span><span class="p">]</span> <span class="o">!=</span>
		    <span class="n">regs</span><span class="o">-&gt;</span><span class="n">regs</span><span class="p">[</span><span class="n">insn</span><span class="p">.</span><span class="n">i_format</span><span class="p">.</span><span class="n">rt</span><span class="p">])</span> <span class="p">{</span>
			<span class="n">epc</span> <span class="o">=</span> <span class="n">epc</span> <span class="o">+</span> <span class="mi">4</span> <span class="o">+</span> <span class="p">(</span><span class="n">insn</span><span class="p">.</span><span class="n">i_format</span><span class="p">.</span><span class="n">simmediate</span> <span class="o">&lt;&lt;</span> <span class="mi">2</span><span class="p">);</span>
			<span class="k">if</span> <span class="p">(</span><span class="n">insn</span><span class="p">.</span><span class="n">i_format</span><span class="p">.</span><span class="n">rt</span> <span class="o">==</span> <span class="n">bnel_op</span><span class="p">)</span>
				<span class="n">ret</span> <span class="o">=</span> <span class="n">BRANCH_LIKELY_TAKEN</span><span class="p">;</span>
		<span class="p">}</span> <span class="k">else</span>
			<span class="n">epc</span> <span class="o">+=</span> <span class="mi">8</span><span class="p">;</span>
		<span class="n">regs</span><span class="o">-&gt;</span><span class="n">cp0_epc</span> <span class="o">=</span> <span class="n">epc</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>

	<span class="k">case</span> <span class="n">blez_op</span>: <span class="cm">/* not really i_format */</span>
	<span class="k">case</span> <span class="n">blezl_op</span>:
		<span class="cm">/* rt field assumed to be zero */</span>
		<span class="k">if</span> <span class="p">((</span><span class="kt">long</span><span class="p">)</span><span class="n">regs</span><span class="o">-&gt;</span><span class="n">regs</span><span class="p">[</span><span class="n">insn</span><span class="p">.</span><span class="n">i_format</span><span class="p">.</span><span class="n">rs</span><span class="p">]</span> <span class="o">&lt;=</span> <span class="mi">0</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">epc</span> <span class="o">=</span> <span class="n">epc</span> <span class="o">+</span> <span class="mi">4</span> <span class="o">+</span> <span class="p">(</span><span class="n">insn</span><span class="p">.</span><span class="n">i_format</span><span class="p">.</span><span class="n">simmediate</span> <span class="o">&lt;&lt;</span> <span class="mi">2</span><span class="p">);</span>
			<span class="k">if</span> <span class="p">(</span><span class="n">insn</span><span class="p">.</span><span class="n">i_format</span><span class="p">.</span><span class="n">rt</span> <span class="o">==</span> <span class="n">bnel_op</span><span class="p">)</span>
				<span class="n">ret</span> <span class="o">=</span> <span class="n">BRANCH_LIKELY_TAKEN</span><span class="p">;</span>
		<span class="p">}</span> <span class="k">else</span>
			<span class="n">epc</span> <span class="o">+=</span> <span class="mi">8</span><span class="p">;</span>
		<span class="n">regs</span><span class="o">-&gt;</span><span class="n">cp0_epc</span> <span class="o">=</span> <span class="n">epc</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>

	<span class="k">case</span> <span class="n">bgtz_op</span>:
	<span class="k">case</span> <span class="n">bgtzl_op</span>:
		<span class="cm">/* rt field assumed to be zero */</span>
		<span class="k">if</span> <span class="p">((</span><span class="kt">long</span><span class="p">)</span><span class="n">regs</span><span class="o">-&gt;</span><span class="n">regs</span><span class="p">[</span><span class="n">insn</span><span class="p">.</span><span class="n">i_format</span><span class="p">.</span><span class="n">rs</span><span class="p">]</span> <span class="o">&gt;</span> <span class="mi">0</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">epc</span> <span class="o">=</span> <span class="n">epc</span> <span class="o">+</span> <span class="mi">4</span> <span class="o">+</span> <span class="p">(</span><span class="n">insn</span><span class="p">.</span><span class="n">i_format</span><span class="p">.</span><span class="n">simmediate</span> <span class="o">&lt;&lt;</span> <span class="mi">2</span><span class="p">);</span>
			<span class="k">if</span> <span class="p">(</span><span class="n">insn</span><span class="p">.</span><span class="n">i_format</span><span class="p">.</span><span class="n">rt</span> <span class="o">==</span> <span class="n">bnel_op</span><span class="p">)</span>
				<span class="n">ret</span> <span class="o">=</span> <span class="n">BRANCH_LIKELY_TAKEN</span><span class="p">;</span>
		<span class="p">}</span> <span class="k">else</span>
			<span class="n">epc</span> <span class="o">+=</span> <span class="mi">8</span><span class="p">;</span>
		<span class="n">regs</span><span class="o">-&gt;</span><span class="n">cp0_epc</span> <span class="o">=</span> <span class="n">epc</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>

	<span class="cm">/*</span>
<span class="cm">	 * And now the FPA/cp1 branch instructions.</span>
<span class="cm">	 */</span>
	<span class="k">case</span> <span class="n">cop1_op</span>:
		<span class="n">preempt_disable</span><span class="p">();</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">is_fpu_owner</span><span class="p">())</span>
			<span class="n">asm</span> <span class="k">volatile</span><span class="p">(</span><span class="s">&quot;cfc1</span><span class="se">\t</span><span class="s">%0,$31&quot;</span> <span class="o">:</span> <span class="s">&quot;=r&quot;</span> <span class="p">(</span><span class="n">fcr31</span><span class="p">));</span>
		<span class="k">else</span>
			<span class="n">fcr31</span> <span class="o">=</span> <span class="n">current</span><span class="o">-&gt;</span><span class="kr">thread</span><span class="p">.</span><span class="n">fpu</span><span class="p">.</span><span class="n">fcr31</span><span class="p">;</span>
		<span class="n">preempt_enable</span><span class="p">();</span>

		<span class="n">bit</span> <span class="o">=</span> <span class="p">(</span><span class="n">insn</span><span class="p">.</span><span class="n">i_format</span><span class="p">.</span><span class="n">rt</span> <span class="o">&gt;&gt;</span> <span class="mi">2</span><span class="p">);</span>
		<span class="n">bit</span> <span class="o">+=</span> <span class="p">(</span><span class="n">bit</span> <span class="o">!=</span> <span class="mi">0</span><span class="p">);</span>
		<span class="n">bit</span> <span class="o">+=</span> <span class="mi">23</span><span class="p">;</span>
		<span class="k">switch</span> <span class="p">(</span><span class="n">insn</span><span class="p">.</span><span class="n">i_format</span><span class="p">.</span><span class="n">rt</span> <span class="o">&amp;</span> <span class="mi">3</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">case</span> <span class="mi">0</span>:	<span class="cm">/* bc1f */</span>
		<span class="k">case</span> <span class="mi">2</span>:	<span class="cm">/* bc1fl */</span>
			<span class="k">if</span> <span class="p">(</span><span class="o">~</span><span class="n">fcr31</span> <span class="o">&amp;</span> <span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="n">bit</span><span class="p">))</span> <span class="p">{</span>
				<span class="n">epc</span> <span class="o">=</span> <span class="n">epc</span> <span class="o">+</span> <span class="mi">4</span> <span class="o">+</span> <span class="p">(</span><span class="n">insn</span><span class="p">.</span><span class="n">i_format</span><span class="p">.</span><span class="n">simmediate</span> <span class="o">&lt;&lt;</span> <span class="mi">2</span><span class="p">);</span>
				<span class="k">if</span> <span class="p">(</span><span class="n">insn</span><span class="p">.</span><span class="n">i_format</span><span class="p">.</span><span class="n">rt</span> <span class="o">==</span> <span class="mi">2</span><span class="p">)</span>
					<span class="n">ret</span> <span class="o">=</span> <span class="n">BRANCH_LIKELY_TAKEN</span><span class="p">;</span>
			<span class="p">}</span> <span class="k">else</span>
				<span class="n">epc</span> <span class="o">+=</span> <span class="mi">8</span><span class="p">;</span>
			<span class="n">regs</span><span class="o">-&gt;</span><span class="n">cp0_epc</span> <span class="o">=</span> <span class="n">epc</span><span class="p">;</span>
			<span class="k">break</span><span class="p">;</span>

		<span class="k">case</span> <span class="mi">1</span>:	<span class="cm">/* bc1t */</span>
		<span class="k">case</span> <span class="mi">3</span>:	<span class="cm">/* bc1tl */</span>
			<span class="k">if</span> <span class="p">(</span><span class="n">fcr31</span> <span class="o">&amp;</span> <span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="n">bit</span><span class="p">))</span> <span class="p">{</span>
				<span class="n">epc</span> <span class="o">=</span> <span class="n">epc</span> <span class="o">+</span> <span class="mi">4</span> <span class="o">+</span> <span class="p">(</span><span class="n">insn</span><span class="p">.</span><span class="n">i_format</span><span class="p">.</span><span class="n">simmediate</span> <span class="o">&lt;&lt;</span> <span class="mi">2</span><span class="p">);</span>
				<span class="k">if</span> <span class="p">(</span><span class="n">insn</span><span class="p">.</span><span class="n">i_format</span><span class="p">.</span><span class="n">rt</span> <span class="o">==</span> <span class="mi">3</span><span class="p">)</span>
					<span class="n">ret</span> <span class="o">=</span> <span class="n">BRANCH_LIKELY_TAKEN</span><span class="p">;</span>
			<span class="p">}</span> <span class="k">else</span>
				<span class="n">epc</span> <span class="o">+=</span> <span class="mi">8</span><span class="p">;</span>
			<span class="n">regs</span><span class="o">-&gt;</span><span class="n">cp0_epc</span> <span class="o">=</span> <span class="n">epc</span><span class="p">;</span>
			<span class="k">break</span><span class="p">;</span>
		<span class="p">}</span>
		<span class="k">break</span><span class="p">;</span>
<span class="cp">#ifdef CONFIG_CPU_CAVIUM_OCTEON</span>
	<span class="k">case</span> <span class="n">lwc2_op</span>: <span class="cm">/* This is bbit0 on Octeon */</span>
		<span class="k">if</span> <span class="p">((</span><span class="n">regs</span><span class="o">-&gt;</span><span class="n">regs</span><span class="p">[</span><span class="n">insn</span><span class="p">.</span><span class="n">i_format</span><span class="p">.</span><span class="n">rs</span><span class="p">]</span> <span class="o">&amp;</span> <span class="p">(</span><span class="mi">1ull</span><span class="o">&lt;&lt;</span><span class="n">insn</span><span class="p">.</span><span class="n">i_format</span><span class="p">.</span><span class="n">rt</span><span class="p">))</span>
		     <span class="o">==</span> <span class="mi">0</span><span class="p">)</span>
			<span class="n">epc</span> <span class="o">=</span> <span class="n">epc</span> <span class="o">+</span> <span class="mi">4</span> <span class="o">+</span> <span class="p">(</span><span class="n">insn</span><span class="p">.</span><span class="n">i_format</span><span class="p">.</span><span class="n">simmediate</span> <span class="o">&lt;&lt;</span> <span class="mi">2</span><span class="p">);</span>
		<span class="k">else</span>
			<span class="n">epc</span> <span class="o">+=</span> <span class="mi">8</span><span class="p">;</span>
		<span class="n">regs</span><span class="o">-&gt;</span><span class="n">cp0_epc</span> <span class="o">=</span> <span class="n">epc</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">ldc2_op</span>: <span class="cm">/* This is bbit032 on Octeon */</span>
		<span class="k">if</span> <span class="p">((</span><span class="n">regs</span><span class="o">-&gt;</span><span class="n">regs</span><span class="p">[</span><span class="n">insn</span><span class="p">.</span><span class="n">i_format</span><span class="p">.</span><span class="n">rs</span><span class="p">]</span> <span class="o">&amp;</span>
		    <span class="p">(</span><span class="mi">1ull</span><span class="o">&lt;&lt;</span><span class="p">(</span><span class="n">insn</span><span class="p">.</span><span class="n">i_format</span><span class="p">.</span><span class="n">rt</span><span class="o">+</span><span class="mi">32</span><span class="p">)))</span> <span class="o">==</span> <span class="mi">0</span><span class="p">)</span>
			<span class="n">epc</span> <span class="o">=</span> <span class="n">epc</span> <span class="o">+</span> <span class="mi">4</span> <span class="o">+</span> <span class="p">(</span><span class="n">insn</span><span class="p">.</span><span class="n">i_format</span><span class="p">.</span><span class="n">simmediate</span> <span class="o">&lt;&lt;</span> <span class="mi">2</span><span class="p">);</span>
		<span class="k">else</span>
			<span class="n">epc</span> <span class="o">+=</span> <span class="mi">8</span><span class="p">;</span>
		<span class="n">regs</span><span class="o">-&gt;</span><span class="n">cp0_epc</span> <span class="o">=</span> <span class="n">epc</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">swc2_op</span>: <span class="cm">/* This is bbit1 on Octeon */</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">regs</span><span class="o">-&gt;</span><span class="n">regs</span><span class="p">[</span><span class="n">insn</span><span class="p">.</span><span class="n">i_format</span><span class="p">.</span><span class="n">rs</span><span class="p">]</span> <span class="o">&amp;</span> <span class="p">(</span><span class="mi">1ull</span><span class="o">&lt;&lt;</span><span class="n">insn</span><span class="p">.</span><span class="n">i_format</span><span class="p">.</span><span class="n">rt</span><span class="p">))</span>
			<span class="n">epc</span> <span class="o">=</span> <span class="n">epc</span> <span class="o">+</span> <span class="mi">4</span> <span class="o">+</span> <span class="p">(</span><span class="n">insn</span><span class="p">.</span><span class="n">i_format</span><span class="p">.</span><span class="n">simmediate</span> <span class="o">&lt;&lt;</span> <span class="mi">2</span><span class="p">);</span>
		<span class="k">else</span>
			<span class="n">epc</span> <span class="o">+=</span> <span class="mi">8</span><span class="p">;</span>
		<span class="n">regs</span><span class="o">-&gt;</span><span class="n">cp0_epc</span> <span class="o">=</span> <span class="n">epc</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">sdc2_op</span>: <span class="cm">/* This is bbit132 on Octeon */</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">regs</span><span class="o">-&gt;</span><span class="n">regs</span><span class="p">[</span><span class="n">insn</span><span class="p">.</span><span class="n">i_format</span><span class="p">.</span><span class="n">rs</span><span class="p">]</span> <span class="o">&amp;</span>
		    <span class="p">(</span><span class="mi">1ull</span><span class="o">&lt;&lt;</span><span class="p">(</span><span class="n">insn</span><span class="p">.</span><span class="n">i_format</span><span class="p">.</span><span class="n">rt</span><span class="o">+</span><span class="mi">32</span><span class="p">)))</span>
			<span class="n">epc</span> <span class="o">=</span> <span class="n">epc</span> <span class="o">+</span> <span class="mi">4</span> <span class="o">+</span> <span class="p">(</span><span class="n">insn</span><span class="p">.</span><span class="n">i_format</span><span class="p">.</span><span class="n">simmediate</span> <span class="o">&lt;&lt;</span> <span class="mi">2</span><span class="p">);</span>
		<span class="k">else</span>
			<span class="n">epc</span> <span class="o">+=</span> <span class="mi">8</span><span class="p">;</span>
		<span class="n">regs</span><span class="o">-&gt;</span><span class="n">cp0_epc</span> <span class="o">=</span> <span class="n">epc</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
<span class="cp">#endif</span>
	<span class="p">}</span>

	<span class="k">return</span> <span class="n">ret</span><span class="p">;</span>

<span class="nl">sigill:</span>
	<span class="n">printk</span><span class="p">(</span><span class="s">&quot;%s: DSP branch but not DSP ASE - sending SIGBUS.</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">current</span><span class="o">-&gt;</span><span class="n">comm</span><span class="p">);</span>
	<span class="n">force_sig</span><span class="p">(</span><span class="n">SIGBUS</span><span class="p">,</span> <span class="n">current</span><span class="p">);</span>
	<span class="k">return</span> <span class="o">-</span><span class="n">EFAULT</span><span class="p">;</span>
<span class="p">}</span>
<span class="n">EXPORT_SYMBOL_GPL</span><span class="p">(</span><span class="n">__compute_return_epc_for_insn</span><span class="p">);</span>

<span class="kt">int</span> <span class="nf">__compute_return_epc</span><span class="p">(</span><span class="k">struct</span> <span class="n">pt_regs</span> <span class="o">*</span><span class="n">regs</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">__user</span> <span class="o">*</span><span class="n">addr</span><span class="p">;</span>
	<span class="kt">long</span> <span class="n">epc</span><span class="p">;</span>
	<span class="k">union</span> <span class="n">mips_instruction</span> <span class="n">insn</span><span class="p">;</span>

	<span class="n">epc</span> <span class="o">=</span> <span class="n">regs</span><span class="o">-&gt;</span><span class="n">cp0_epc</span><span class="p">;</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">epc</span> <span class="o">&amp;</span> <span class="mi">3</span><span class="p">)</span>
		<span class="k">goto</span> <span class="n">unaligned</span><span class="p">;</span>

	<span class="cm">/*</span>
<span class="cm">	 * Read the instruction</span>
<span class="cm">	 */</span>
	<span class="n">addr</span> <span class="o">=</span> <span class="p">(</span><span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">__user</span> <span class="o">*</span><span class="p">)</span> <span class="n">epc</span><span class="p">;</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">__get_user</span><span class="p">(</span><span class="n">insn</span><span class="p">.</span><span class="n">word</span><span class="p">,</span> <span class="n">addr</span><span class="p">))</span> <span class="p">{</span>
		<span class="n">force_sig</span><span class="p">(</span><span class="n">SIGSEGV</span><span class="p">,</span> <span class="n">current</span><span class="p">);</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">EFAULT</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="k">return</span> <span class="n">__compute_return_epc_for_insn</span><span class="p">(</span><span class="n">regs</span><span class="p">,</span> <span class="n">insn</span><span class="p">);</span>

<span class="nl">unaligned:</span>
	<span class="n">printk</span><span class="p">(</span><span class="s">&quot;%s: unaligned epc - sending SIGBUS.</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">current</span><span class="o">-&gt;</span><span class="n">comm</span><span class="p">);</span>
	<span class="n">force_sig</span><span class="p">(</span><span class="n">SIGBUS</span><span class="p">,</span> <span class="n">current</span><span class="p">);</span>
	<span class="k">return</span> <span class="o">-</span><span class="n">EFAULT</span><span class="p">;</span>

<span class="p">}</span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:3}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../javascript/docco.min.js"></script>
</html>
