{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1679662316917 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition " "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1679662316918 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Mar 24 10:21:56 2023 " "Processing started: Fri Mar 24 10:21:56 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1679662316918 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679662316918 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off FPGA7SegmentDecoder -c FPGA7SegmentDecoder " "Command: quartus_map --read_settings_files=on --write_settings_files=off FPGA7SegmentDecoder -c FPGA7SegmentDecoder" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679662316918 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1679662317475 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1679662317475 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/colem/documents/vhdl-projects/fpgalightcontroller/segmentdecoder7/segmentdecoder7.vhd 4 2 " "Found 4 design units, including 2 entities, in source file /users/colem/documents/vhdl-projects/fpgalightcontroller/segmentdecoder7/segmentdecoder7.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SegmentDecoder7-rtl " "Found design unit 1: SegmentDecoder7-rtl" {  } { { "../SegmentDecoder7/SegmentDecoder7.vhd" "" { Text "C:/Users/colem/Documents/VHDL-Projects/FPGALightController/SegmentDecoder7/SegmentDecoder7.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679662328548 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 TestBench-Test " "Found design unit 2: TestBench-Test" {  } { { "../SegmentDecoder7/SegmentDecoder7.vhd" "" { Text "C:/Users/colem/Documents/VHDL-Projects/FPGALightController/SegmentDecoder7/SegmentDecoder7.vhd" 36 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679662328548 ""} { "Info" "ISGN_ENTITY_NAME" "1 SegmentDecoder7 " "Found entity 1: SegmentDecoder7" {  } { { "../SegmentDecoder7/SegmentDecoder7.vhd" "" { Text "C:/Users/colem/Documents/VHDL-Projects/FPGALightController/SegmentDecoder7/SegmentDecoder7.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679662328548 ""} { "Info" "ISGN_ENTITY_NAME" "2 TestBench " "Found entity 2: TestBench" {  } { { "../SegmentDecoder7/SegmentDecoder7.vhd" "" { Text "C:/Users/colem/Documents/VHDL-Projects/FPGALightController/SegmentDecoder7/SegmentDecoder7.vhd" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679662328548 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679662328548 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpga7segmentdecoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fpga7segmentdecoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FPGA7SegmentDecoder-toplevel " "Found design unit 1: FPGA7SegmentDecoder-toplevel" {  } { { "FPGA7SegmentDecoder.vhd" "" { Text "C:/Users/colem/Documents/VHDL-Projects/FPGALightController/FPGA7SegmentDecoder/FPGA7SegmentDecoder.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679662328550 ""} { "Info" "ISGN_ENTITY_NAME" "1 FPGA7SegmentDecoder " "Found entity 1: FPGA7SegmentDecoder" {  } { { "FPGA7SegmentDecoder.vhd" "" { Text "C:/Users/colem/Documents/VHDL-Projects/FPGALightController/FPGA7SegmentDecoder/FPGA7SegmentDecoder.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679662328550 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679662328550 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "FPGA7SegmentDecoder " "Elaborating entity \"FPGA7SegmentDecoder\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1679662328614 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SegmentDecoder7 SegmentDecoder7:Segment1 " "Elaborating entity \"SegmentDecoder7\" for hierarchy \"SegmentDecoder7:Segment1\"" {  } { { "FPGA7SegmentDecoder.vhd" "Segment1" { Text "C:/Users/colem/Documents/VHDL-Projects/FPGALightController/FPGA7SegmentDecoder/FPGA7SegmentDecoder.vhd" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679662328663 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1679662329459 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1679662329934 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679662329934 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "FPGA7SegmentDecoder.vhd" "" { Text "C:/Users/colem/Documents/VHDL-Projects/FPGALightController/FPGA7SegmentDecoder/FPGA7SegmentDecoder.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1679662329987 "|FPGA7SegmentDecoder|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "FPGA7SegmentDecoder.vhd" "" { Text "C:/Users/colem/Documents/VHDL-Projects/FPGALightController/FPGA7SegmentDecoder/FPGA7SegmentDecoder.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1679662329987 "|FPGA7SegmentDecoder|SW[9]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1679662329987 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "38 " "Implemented 38 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "10 " "Implemented 10 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1679662329988 ""} { "Info" "ICUT_CUT_TM_OPINS" "14 " "Implemented 14 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1679662329988 ""} { "Info" "ICUT_CUT_TM_LCELLS" "14 " "Implemented 14 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1679662329988 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1679662329988 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 4 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4874 " "Peak virtual memory: 4874 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1679662330016 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Mar 24 10:22:10 2023 " "Processing ended: Fri Mar 24 10:22:10 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1679662330016 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1679662330016 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:31 " "Total CPU time (on all processors): 00:00:31" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1679662330016 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1679662330016 ""}
