Model {
  Name			  "black_box_intro"
  Version		  7.6
  MdlSubVersion		  0
  GraphicalInterface {
    NumRootInports	    0
    NumRootOutports	    0
    ParameterArgumentNames  ""
    ComputedModelVersion    "1.57"
    NumModelReferences	    0
    NumTestPointedSignals   0
  }
  SavedCharacterEncoding  "windows-1252"
  SaveDefaultBlockParams  on
  ScopeRefreshTime	  0.035000
  OverrideScopeRefreshTime on
  DisableAllScopes	  off
  DataTypeOverride	  "UseLocalSettings"
  DataTypeOverrideAppliesTo "AllNumericTypes"
  MinMaxOverflowLogging	  "UseLocalSettings"
  MinMaxOverflowArchiveMode "Overwrite"
  MaxMDLFileLineLength	  120
  Created		  "Wed Feb 19 20:01:24 2003"
  Creator		  "douangp"
  UpdateHistory		  "UpdateHistoryNever"
  ModifiedByFormat	  "%<Auto>"
  LastModifiedBy	  "douangp"
  ModifiedDateFormat	  "%<Auto>"
  LastModifiedDate	  "Mon May 02 14:54:21 2011"
  RTWModifiedTimeStamp	  226245963
  ModelVersionFormat	  "1.%<AutoIncrement:57>"
  ConfigurationManager	  "None"
  SampleTimeColors	  off
  SampleTimeAnnotations	  off
  LibraryLinkDisplay	  "none"
  WideLines		  off
  ShowLineDimensions	  off
  ShowPortDataTypes	  on
  ShowLoopsOnError	  on
  IgnoreBidirectionalLines off
  ShowStorageClass	  off
  ShowTestPointIcons	  on
  ShowSignalResolutionIcons on
  ShowViewerIcons	  on
  SortedOrder		  off
  ExecutionContextIcon	  off
  ShowLinearizationAnnotations on
  BlockNameDataTip	  off
  BlockParametersDataTip  off
  BlockDescriptionStringDataTip	off
  ToolBar		  on
  StatusBar		  on
  BrowserShowLibraryLinks off
  BrowserLookUnderMasks	  off
  SimulationMode	  "normal"
  LinearizationMsg	  "none"
  Profile		  off
  ParamWorkspaceSource	  "MATLABWorkspace"
  AccelSystemTargetFile	  "accel.tlc"
  AccelTemplateMakefile	  "accel_default_tmf"
  AccelMakeCommand	  "make_rtw"
  TryForcingSFcnDF	  off
  RecordCoverage	  off
  CovPath		  "/"
  CovSaveName		  "covdata"
  CovMetricSettings	  "dw"
  CovNameIncrementing	  off
  CovHtmlReporting	  on
  CovForceBlockReductionOff on
  covSaveCumulativeToWorkspaceVar on
  CovSaveSingleToWorkspaceVar on
  CovCumulativeVarName	  "covCumulativeData"
  CovCumulativeReport	  off
  CovReportOnPause	  on
  CovModelRefEnable	  "Off"
  CovExternalEMLEnable	  off
  ExtModeBatchMode	  off
  ExtModeEnableFloating	  on
  ExtModeTrigType	  "manual"
  ExtModeTrigMode	  "normal"
  ExtModeTrigPort	  "1"
  ExtModeTrigElement	  "any"
  ExtModeTrigDuration	  1000
  ExtModeTrigDurationFloating "auto"
  ExtModeTrigHoldOff	  0
  ExtModeTrigDelay	  0
  ExtModeTrigDirection	  "rising"
  ExtModeTrigLevel	  0
  ExtModeArchiveMode	  "off"
  ExtModeAutoIncOneShot	  off
  ExtModeIncDirWhenArm	  off
  ExtModeAddSuffixToVar	  off
  ExtModeWriteAllDataToWs off
  ExtModeArmWhenConnect	  on
  ExtModeSkipDownloadWhenConnect off
  ExtModeLogAll		  on
  ExtModeAutoUpdateStatusClock on
  BufferReuse		  on
  ShowModelReferenceBlockVersion off
  ShowModelReferenceBlockIO off
  Array {
    Type		    "Handle"
    Dimension		    1
    Simulink.ConfigSet {
      $ObjectID		      1
      Version		      "1.10.0"
      Array {
	Type			"Handle"
	Dimension		8
	Simulink.SolverCC {
	  $ObjectID		  2
	  Version		  "1.10.0"
	  StartTime		  "0.0"
	  StopTime		  "500"
	  AbsTol		  "auto"
	  FixedStep		  "auto"
	  InitialStep		  "auto"
	  MaxNumMinSteps	  "-1"
	  MaxOrder		  5
	  ZcThreshold		  "auto"
	  ConsecutiveZCsStepRelTol "10*128*eps"
	  MaxConsecutiveZCs	  "1000"
	  ExtrapolationOrder	  4
	  NumberNewtonIterations  1
	  MaxStep		  "auto"
	  MinStep		  "auto"
	  MaxConsecutiveMinStep	  "1"
	  RelTol		  "1e-3"
	  SolverMode		  "SingleTasking"
	  ConcurrentTasks	  off
	  Solver		  "FixedStepDiscrete"
	  SolverName		  "FixedStepDiscrete"
	  SolverJacobianMethodControl "auto"
	  ShapePreserveControl	  "DisableAll"
	  ZeroCrossControl	  "UseLocalSettings"
	  ZeroCrossAlgorithm	  "Nonadaptive"
	  AlgebraicLoopSolver	  "TrustRegion"
	  SolverResetMethod	  "Fast"
	  PositivePriorityOrder	  off
	  AutoInsertRateTranBlk	  off
	  SampleTimeConstraint	  "Unconstrained"
	  InsertRTBMode		  "Whenever possible"
	}
	Simulink.DataIOCC {
	  $ObjectID		  3
	  Version		  "1.10.0"
	  Decimation		  "1"
	  ExternalInput		  "[t, u]"
	  FinalStateName	  "xFinal"
	  InitialState		  "xInitial"
	  LimitDataPoints	  on
	  MaxDataPoints		  "1000"
	  LoadExternalInput	  off
	  LoadInitialState	  off
	  SaveFinalState	  off
	  SaveCompleteFinalSimState off
	  SaveFormat		  "Array"
	  SaveOutput		  on
	  SaveState		  off
	  SignalLogging		  on
	  DSMLogging		  on
	  InspectSignalLogs	  off
	  SaveTime		  on
	  ReturnWorkspaceOutputs  off
	  StateSaveName		  "xout"
	  TimeSaveName		  "tout"
	  OutputSaveName	  "yout"
	  SignalLoggingName	  "sigsOut"
	  DSMLoggingName	  "dsmout"
	  OutputOption		  "RefineOutputTimes"
	  OutputTimes		  "[]"
	  ReturnWorkspaceOutputsName "out"
	  Refine		  "1"
	}
	Simulink.OptimizationCC {
	  $ObjectID		  4
	  Version		  "1.10.0"
	  Array {
	    Type		    "Cell"
	    Dimension		    4
	    Cell		    "ZeroExternalMemoryAtStartup"
	    Cell		    "ZeroInternalMemoryAtStartup"
	    Cell		    "NoFixptDivByZeroProtection"
	    Cell		    "OptimizeModelRefInitCode"
	    PropName		    "DisabledProps"
	  }
	  BlockReduction	  on
	  BooleanDataType	  on
	  ConditionallyExecuteInputs on
	  InlineParams		  off
	  UseIntDivNetSlope	  off
	  UseSpecifiedMinMax	  off
	  InlineInvariantSignals  on
	  OptimizeBlockIOStorage  on
	  BufferReuse		  on
	  EnhancedBackFolding	  off
	  StrengthReduction	  off
	  ExpressionFolding	  on
	  BooleansAsBitfields	  off
	  BitfieldContainerType	  "uint_T"
	  EnableMemcpy		  on
	  MemcpyThreshold	  64
	  PassReuseOutputArgsAs	  "Structure reference"
	  ExpressionDepthLimit	  2147483647
	  FoldNonRolledExpr	  on
	  LocalBlockOutputs	  on
	  RollThreshold		  5
	  SystemCodeInlineAuto	  off
	  StateBitsets		  off
	  DataBitsets		  off
	  UseTempVars		  off
	  ZeroExternalMemoryAtStartup on
	  ZeroInternalMemoryAtStartup on
	  InitFltsAndDblsToZero	  on
	  NoFixptDivByZeroProtection off
	  EfficientFloat2IntCast  off
	  EfficientMapNaN2IntZero on
	  OptimizeModelRefInitCode off
	  LifeSpan		  "inf"
	  MaxStackSize		  "Inherit from target"
	  BufferReusableBoundary  on
	  SimCompilerOptimization "Off"
	  AccelVerboseBuild	  off
	}
	Simulink.DebuggingCC {
	  $ObjectID		  5
	  Version		  "1.10.0"
	  RTPrefix		  "error"
	  ConsistencyChecking	  "none"
	  ArrayBoundsChecking	  "none"
	  SignalInfNanChecking	  "none"
	  SignalRangeChecking	  "none"
	  ReadBeforeWriteMsg	  "UseLocalSettings"
	  WriteAfterWriteMsg	  "UseLocalSettings"
	  WriteAfterReadMsg	  "UseLocalSettings"
	  AlgebraicLoopMsg	  "warning"
	  ArtificialAlgebraicLoopMsg "warning"
	  SaveWithDisabledLinksMsg "warning"
	  SaveWithParameterizedLinksMsg	"none"
	  CheckSSInitialOutputMsg on
	  UnderspecifiedInitializationDetection	"Classic"
	  MergeDetectMultiDrivingBlocksExec "none"
	  CheckExecutionContextPreStartOutputMsg off
	  CheckExecutionContextRuntimeOutputMsg	off
	  SignalResolutionControl "TryResolveAllWithWarning"
	  BlockPriorityViolationMsg "warning"
	  MinStepSizeMsg	  "warning"
	  TimeAdjustmentMsg	  "none"
	  MaxConsecutiveZCsMsg	  "error"
	  MaskedZcDiagnostic	  "warning"
	  IgnoredZcDiagnostic	  "warning"
	  SolverPrmCheckMsg	  "none"
	  InheritedTsInSrcMsg	  "warning"
	  DiscreteInheritContinuousMsg "warning"
	  MultiTaskDSMMsg	  "warning"
	  MultiTaskCondExecSysMsg "none"
	  MultiTaskRateTransMsg	  "error"
	  SingleTaskRateTransMsg  "none"
	  TasksWithSamePriorityMsg "warning"
	  SigSpecEnsureSampleTimeMsg "warning"
	  CheckMatrixSingularityMsg "none"
	  IntegerOverflowMsg	  "warning"
	  Int32ToFloatConvMsg	  "warning"
	  ParameterDowncastMsg	  "error"
	  ParameterOverflowMsg	  "error"
	  ParameterUnderflowMsg	  "none"
	  ParameterPrecisionLossMsg "warning"
	  ParameterTunabilityLossMsg "warning"
	  FixptConstUnderflowMsg  "none"
	  FixptConstOverflowMsg	  "none"
	  FixptConstPrecisionLossMsg "none"
	  UnderSpecifiedDataTypeMsg "none"
	  UnnecessaryDatatypeConvMsg "none"
	  VectorMatrixConversionMsg "none"
	  InvalidFcnCallConnMsg	  "error"
	  FcnCallInpInsideContextMsg "Use local settings"
	  SignalLabelMismatchMsg  "none"
	  UnconnectedInputMsg	  "warning"
	  UnconnectedOutputMsg	  "warning"
	  UnconnectedLineMsg	  "warning"
	  SFcnCompatibilityMsg	  "none"
	  UniqueDataStoreMsg	  "none"
	  BusObjectLabelMismatch  "warning"
	  RootOutportRequireBusObject "warning"
	  AssertControl		  "UseLocalSettings"
	  EnableOverflowDetection off
	  ModelReferenceIOMsg	  "none"
	  ModelReferenceMultiInstanceNormalModeStructChecksumCheck "error"
	  ModelReferenceVersionMismatchMessage "none"
	  ModelReferenceIOMismatchMessage "none"
	  ModelReferenceCSMismatchMessage "none"
	  UnknownTsInhSupMsg	  "warning"
	  ModelReferenceDataLoggingMessage "warning"
	  ModelReferenceSymbolNameMessage "warning"
	  ModelReferenceExtraNoncontSigs "error"
	  StateNameClashWarn	  "warning"
	  SimStateInterfaceChecksumMismatchMsg "warning"
	  InitInArrayFormatMsg	  "warning"
	  StrictBusMsg		  "None"
	  BusNameAdapt		  "WarnAndRepair"
	  NonBusSignalsTreatedAsBus "none"
	  LoggingUnavailableSignals "error"
	  BlockIODiagnostic	  "none"
	  SFUnusedDataAndEventsDiag "warning"
	  SFUnexpectedBacktrackingDiag "warning"
	  SFInvalidInputDataAccessInChartInitDiag "warning"
	  SFNoUnconditionalDefaultTransitionDiag "warning"
	  SFTransitionOutsideNaturalParentDiag "warning"
	}
	Simulink.HardwareCC {
	  $ObjectID		  6
	  Version		  "1.10.0"
	  ProdBitPerChar	  8
	  ProdBitPerShort	  16
	  ProdBitPerInt		  32
	  ProdBitPerLong	  32
	  ProdBitPerFloat	  32
	  ProdBitPerDouble	  64
	  ProdBitPerPointer	  32
	  ProdLargestAtomicInteger "Char"
	  ProdLargestAtomicFloat  "None"
	  ProdIntDivRoundTo	  "Undefined"
	  ProdEndianess		  "Unspecified"
	  ProdWordSize		  32
	  ProdShiftRightIntArith  on
	  ProdHWDeviceType	  "32-bit Generic"
	  TargetBitPerChar	  8
	  TargetBitPerShort	  16
	  TargetBitPerInt	  32
	  TargetBitPerLong	  32
	  TargetBitPerFloat	  32
	  TargetBitPerDouble	  64
	  TargetBitPerPointer	  32
	  TargetLargestAtomicInteger "Char"
	  TargetLargestAtomicFloat "None"
	  TargetShiftRightIntArith on
	  TargetIntDivRoundTo	  "Undefined"
	  TargetEndianess	  "Unspecified"
	  TargetWordSize	  32
	  TargetTypeEmulationWarnSuppressLevel 0
	  TargetPreprocMaxBitsSint 32
	  TargetPreprocMaxBitsUint 32
	  TargetHWDeviceType	  "Specified"
	  TargetUnknown		  on
	  ProdEqTarget		  on
	}
	Simulink.ModelReferenceCC {
	  $ObjectID		  7
	  Version		  "1.10.0"
	  UpdateModelReferenceTargets "IfOutOfDateOrStructuralChange"
	  CheckModelReferenceTargetMessage "error"
	  EnableParallelModelReferenceBuilds off
	  ParallelModelReferenceErrorOnInvalidPool on
	  ParallelModelReferenceMATLABWorkerInit "None"
	  ModelReferenceNumInstancesAllowed "Multi"
	  PropagateVarSize	  "Infer from blocks in model"
	  ModelReferencePassRootInputsByReference on
	  ModelReferenceMinAlgLoopOccurrences off
	  PropagateSignalLabelsOutOfModel off
	  SupportModelReferenceSimTargetCustomCode off
	}
	Simulink.SFSimCC {
	  $ObjectID		  8
	  Version		  "1.10.0"
	  SFSimEnableDebug	  on
	  SFSimOverflowDetection  on
	  SFSimEcho		  on
	  SimBlas		  on
	  SimCtrlC		  on
	  SimExtrinsic		  on
	  SimIntegrity		  on
	  SimUseLocalCustomCode	  off
	  SimParseCustomCode	  on
	  SimBuildMode		  "sf_incremental_build"
	}
	Simulink.RTWCC {
	  $BackupClass		  "Simulink.RTWCC"
	  $ObjectID		  9
	  Version		  "1.10.0"
	  Array {
	    Type		    "Cell"
	    Dimension		    1
	    Cell		    "IncludeHyperlinkInReport"
	    PropName		    "DisabledProps"
	  }
	  SystemTargetFile	  "grt.tlc"
	  GenCodeOnly		  off
	  MakeCommand		  "make_rtw"
	  GenerateMakefile	  on
	  TemplateMakefile	  "grt_default_tmf"
	  Description		  "Generic Real-Time Target"
	  GenerateReport	  off
	  SaveLog		  off
	  RTWVerbose		  on
	  RetainRTWFile		  off
	  ProfileTLC		  off
	  TLCDebug		  off
	  TLCCoverage		  off
	  TLCAssert		  off
	  ProcessScriptMode	  "Default"
	  ConfigurationMode	  "Optimized"
	  ConfigAtBuild		  off
	  RTWUseLocalCustomCode	  off
	  RTWUseSimCustomCode	  off
	  IncludeHyperlinkInReport off
	  LaunchReport		  off
	  TargetLang		  "C"
	  IncludeBusHierarchyInRTWFileBlockHierarchyMap	off
	  IncludeERTFirstTime	  on
	  GenerateTraceInfo	  off
	  GenerateTraceReport	  off
	  GenerateTraceReportSl	  off
	  GenerateTraceReportSf	  off
	  GenerateTraceReportEml  off
	  GenerateCodeInfo	  off
	  GenerateSLWebview	  off
	  RTWCompilerOptimization "Off"
	  CheckMdlBeforeBuild	  "Off"
	  CustomRebuildMode	  "OnUpdate"
	  Array {
	    Type		    "Handle"
	    Dimension		    2
	    Simulink.CodeAppCC {
	      $ObjectID		      10
	      Version		      "1.10.0"
	      Array {
		Type			"Cell"
		Dimension		9
		Cell			"IgnoreCustomStorageClasses"
		Cell			"InsertBlockDesc"
		Cell			"SFDataObjDesc"
		Cell			"SimulinkDataObjDesc"
		Cell			"DefineNamingRule"
		Cell			"SignalNamingRule"
		Cell			"ParamNamingRule"
		Cell			"InlinedPrmAccess"
		Cell			"CustomSymbolStr"
		PropName		"DisabledProps"
	      }
	      ForceParamTrailComments off
	      GenerateComments	      on
	      IgnoreCustomStorageClasses on
	      IgnoreTestpoints	      off
	      IncHierarchyInIds	      off
	      MaxIdLength	      31
	      PreserveName	      off
	      PreserveNameWithParent  off
	      ShowEliminatedStatement off
	      IncAutoGenComments      off
	      SimulinkDataObjDesc     off
	      SFDataObjDesc	      off
	      MATLABFcnDesc	      off
	      IncDataTypeInIds	      off
	      MangleLength	      1
	      CustomSymbolStrGlobalVar "$R$N$M"
	      CustomSymbolStrType     "$N$R$M"
	      CustomSymbolStrField    "$N$M"
	      CustomSymbolStrFcn      "$R$N$M$F"
	      CustomSymbolStrFcnArg   "rt$I$N$M"
	      CustomSymbolStrBlkIO    "rtb_$N$M"
	      CustomSymbolStrTmpVar   "$N$M"
	      CustomSymbolStrMacro    "$R$N$M"
	      DefineNamingRule	      "None"
	      ParamNamingRule	      "None"
	      SignalNamingRule	      "None"
	      InsertBlockDesc	      off
	      InsertPolySpaceComments off
	      SimulinkBlockComments   on
	      MATLABSourceComments    off
	      EnableCustomComments    off
	      InlinedPrmAccess	      "Literals"
	      ReqsInCode	      off
	      UseSimReservedNames     off
	    }
	    Simulink.GRTTargetCC {
	      $BackupClass	      "Simulink.TargetCC"
	      $ObjectID		      11
	      Version		      "1.10.0"
	      Array {
		Type			"Cell"
		Dimension		11
		Cell			"IncludeMdlTerminateFcn"
		Cell			"CombineOutputUpdateFcns"
		Cell			"SuppressErrorStatus"
		Cell			"ERTCustomFileBanners"
		Cell			"GenerateSampleERTMain"
		Cell			"MultiInstanceERTCode"
		Cell			"PurelyIntegerCode"
		Cell			"SupportNonInlinedSFcns"
		Cell			"SupportComplex"
		Cell			"SupportAbsoluteTime"
		Cell			"SupportContinuousTime"
		PropName		"DisabledProps"
	      }
	      TargetFcnLib	      "ansi_tfl_tmw.mat"
	      TargetLibSuffix	      ""
	      TargetPreCompLibLocation ""
	      TargetFunctionLibrary   "ANSI_C"
	      UtilityFuncGeneration   "Auto"
	      ERTMultiwordTypeDef     "System defined"
	      ERTCodeCoverageTool     "None"
	      ERTMultiwordLength      256
	      MultiwordLength	      2048
	      GenerateFullHeader      on
	      GenerateSampleERTMain   off
	      GenerateTestInterfaces  off
	      IsPILTarget	      off
	      ModelReferenceCompliant on
	      ParMdlRefBuildCompliant on
	      CompOptLevelCompliant   on
	      IncludeMdlTerminateFcn  on
	      GeneratePreprocessorConditionals "Disable all"
	      CombineOutputUpdateFcns off
	      CombineSignalStateStructs	off
	      SuppressErrorStatus     off
	      ERTFirstTimeCompliant   off
	      IncludeFileDelimiter    "Auto"
	      ERTCustomFileBanners    off
	      SupportAbsoluteTime     on
	      LogVarNameModifier      "rt_"
	      MatFileLogging	      on
	      MultiInstanceERTCode    off
	      SupportNonFinite	      on
	      SupportComplex	      on
	      PurelyIntegerCode	      off
	      SupportContinuousTime   on
	      SupportNonInlinedSFcns  on
	      SupportVariableSizeSignals off
	      EnableShiftOperators    on
	      ParenthesesLevel	      "Nominal"
	      PortableWordSizes	      off
	      ModelStepFunctionPrototypeControlCompliant off
	      CPPClassGenCompliant    off
	      AutosarCompliant	      off
	      UseMalloc		      off
	      ExtMode		      off
	      ExtModeStaticAlloc      off
	      ExtModeTesting	      off
	      ExtModeStaticAllocSize  1000000
	      ExtModeTransport	      0
	      ExtModeMexFile	      "ext_comm"
	      ExtModeIntrfLevel	      "Level1"
	      RTWCAPISignals	      off
	      RTWCAPIParams	      off
	      RTWCAPIStates	      off
	      GenerateASAP2	      off
	    }
	    PropName		    "Components"
	  }
	}
	PropName		"Components"
      }
      Name		      "Configuration"
      CurrentDlgPage	      "Solver"
      ConfigPrmDlgPosition    " [ 400, 210, 1280, 840 ] "
    }
    PropName		    "ConfigurationSets"
  }
  Simulink.ConfigSet {
    $PropName		    "ActiveConfigurationSet"
    $ObjectID		    1
  }
  BlockDefaults {
    ForegroundColor	    "black"
    BackgroundColor	    "white"
    DropShadow		    off
    NamePlacement	    "normal"
    FontName		    "Helvetica"
    FontSize		    10
    FontWeight		    "normal"
    FontAngle		    "normal"
    ShowName		    on
    BlockRotation	    0
    BlockMirror		    off
  }
  AnnotationDefaults {
    HorizontalAlignment	    "center"
    VerticalAlignment	    "middle"
    ForegroundColor	    "black"
    BackgroundColor	    "white"
    DropShadow		    off
    FontName		    "Helvetica"
    FontSize		    10
    FontWeight		    "normal"
    FontAngle		    "normal"
    UseDisplayTextAsClickCallback off
  }
  LineDefaults {
    FontName		    "Helvetica"
    FontSize		    9
    FontWeight		    "normal"
    FontAngle		    "normal"
  }
  BlockParameterDefaults {
    Block {
      BlockType		      Inport
      Port		      "1"
      OutMin		      "[]"
      OutMax		      "[]"
      OutDataTypeStr	      "Inherit: auto"
      LockScale		      off
      BusOutputAsStruct	      off
      PortDimensions	      "-1"
      VarSizeSig	      "Inherit"
      SampleTime	      "-1"
      SignalType	      "auto"
      SamplingMode	      "auto"
      LatchByDelayingOutsideSignal off
      LatchInputForFeedbackSignals off
      Interpolate	      on
    }
    Block {
      BlockType		      Outport
      Port		      "1"
      OutMin		      "[]"
      OutMax		      "[]"
      OutDataTypeStr	      "Inherit: auto"
      LockScale		      off
      BusOutputAsStruct	      off
      PortDimensions	      "-1"
      VarSizeSig	      "Inherit"
      SampleTime	      "-1"
      SignalType	      "auto"
      SamplingMode	      "auto"
      SourceOfInitialOutputValue "Dialog"
      OutputWhenDisabled      "held"
      InitialOutput	      "[]"
    }
    Block {
      BlockType		      Scope
      ModelBased	      off
      TickLabels	      "OneTimeTick"
      ZoomMode		      "on"
      Grid		      "on"
      TimeRange		      "auto"
      YMin		      "-5"
      YMax		      "5"
      SaveToWorkspace	      off
      SaveName		      "ScopeData"
      LimitDataPoints	      on
      MaxDataPoints	      "5000"
      Decimation	      "1"
      SampleInput	      off
      SampleTime	      "-1"
    }
    Block {
      BlockType		      Sin
      SineType		      "Time based"
      TimeSource	      "Use simulation time"
      Amplitude		      "1"
      Bias		      "0"
      Frequency		      "1"
      Phase		      "0"
      Samples		      "10"
      Offset		      "0"
      SampleTime	      "-1"
      VectorParams1D	      on
    }
    Block {
      BlockType		      Step
      Time		      "1"
      Before		      "0"
      After		      "1"
      SampleTime	      "-1"
      VectorParams1D	      on
      ZeroCross		      on
    }
    Block {
      BlockType		      SubSystem
      ShowPortLabels	      "FromPortIcon"
      Permissions	      "ReadWrite"
      PermitHierarchicalResolution "All"
      TreatAsAtomicUnit	      off
      CheckFcnCallInpInsideContextMsg off
      SystemSampleTime	      "-1"
      RTWFcnNameOpts	      "Auto"
      RTWFileNameOpts	      "Auto"
      RTWMemSecFuncInitTerm   "Inherit from model"
      RTWMemSecFuncExecute    "Inherit from model"
      RTWMemSecDataConstants  "Inherit from model"
      RTWMemSecDataInternal   "Inherit from model"
      RTWMemSecDataParameters "Inherit from model"
      SimViewingDevice	      off
      DataTypeOverride	      "UseLocalSettings"
      DataTypeOverrideAppliesTo	"AllNumericTypes"
      MinMaxOverflowLogging   "UseLocalSettings"
      Variant		      off
      GeneratePreprocessorConditionals off
    }
    Block {
      BlockType		      Sum
      IconShape		      "rectangular"
      Inputs		      "++"
      CollapseMode	      "All dimensions"
      CollapseDim	      "1"
      InputSameDT	      on
      AccumDataTypeStr	      "Inherit: Inherit via internal rule"
      OutMin		      "[]"
      OutMax		      "[]"
      OutDataTypeStr	      "Inherit: Same as first input"
      LockScale		      off
      RndMeth		      "Floor"
      SaturateOnIntegerOverflow	on
      SampleTime	      "-1"
    }
    Block {
      BlockType		      Terminator
    }
  }
  System {
    Name		    "black_box_intro"
    Location		    [95, 287, 775, 718]
    Open		    on
    ModelBrowserVisibility  off
    ModelBrowserWidth	    256
    ScreenColor		    "white"
    PaperOrientation	    "landscape"
    PaperPositionMode	    "auto"
    PaperType		    "usletter"
    PaperUnits		    "inches"
    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
    TiledPageScale	    1
    ShowPageBoundaries	    off
    ZoomFactor		    "100"
    ReportName		    "simulink-default.rpt"
    SIDHighWatermark	    "34"
    Block {
      BlockType		      Reference
      Name		      " System Generator"
      SID		      "1"
      Tag		      "genX"
      Ports		      []
      Position		      [95, 43, 146, 93]
      ShowName		      off
      AttributesFormatString  "System\\nGenerator"
      LibraryVersion	      "1.2"
      UserDataPersistent      on
      UserData		      "DataTag0"
      SourceBlock	      "xbsIndex_r4/ System Generator"
      SourceType	      "Xilinx System Generator Block"
      ShowPortLabels	      "FromPortIcon"
      SystemSampleTime	      "-1"
      FunctionWithSeparateData off
      RTWMemSecFuncInitTerm   "Inherit from model"
      RTWMemSecFuncExecute    "Inherit from model"
      RTWMemSecDataConstants  "Inherit from model"
      RTWMemSecDataInternal   "Inherit from model"
      RTWMemSecDataParameters "Inherit from model"
      GeneratePreprocessorConditionals off
      infoedit		      " System Generator"
      xilinxfamily	      "virtex6"
      part		      "xc6vlx240t"
      speed		      "-1"
      package		      "ff1156"
      synthesis_tool	      "XST"
      clock_wrapper	      "Clock Enables"
      directory		      "./netlist"
      proj_type		      "Project Navigator"
      testbench		      on
      simulink_period	      "1"
      sysclk_period	      "5"
      dcm_input_clock_period  "100"
      incr_netlist	      off
      trim_vbits	      "Everywhere in SubSystem"
      dbl_ovrd		      "According to Block Masks"
      core_generation	      "According to Block Masks"
      run_coregen	      off
      deprecated_control      off
      eval_field	      "0"
      has_advanced_control    "0"
      sggui_pos		      "326,241,464,470"
      block_type	      "sysgen"
      block_version	      "10.1.3"
      sg_icon_stat	      "51,50,0,0,token,white,0,58c5b5770fe5f7c311f53dbc6e73f0f6,right,,[ ],[ ]"
      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 51 51 0 0 ],[0 0 50 50 0 ],[1 1 1 ]"
      ");\npatch([1.6375 16.81 27.31 37.81 48.31 27.31 12.1375 1.6375 ],[36.655 36.655 47.155 36.655 47.155 47.155 47.1"
      "55 36.655 ],[0.933333 0.203922 0.141176 ]);\npatch([12.1375 27.31 16.81 1.6375 12.1375 ],[26.155 26.155 36.655 3"
      "6.655 26.155 ],[0.698039 0.0313725 0.219608 ]);\npatch([1.6375 16.81 27.31 12.1375 1.6375 ],[15.655 15.655 26.15"
      "5 26.155 15.655 ],[0.933333 0.203922 0.141176 ]);\npatch([12.1375 48.31 37.81 27.31 16.81 1.6375 12.1375 ],[5.15"
      "5 5.155 15.655 5.155 15.655 15.655 5.155 ],[0.698039 0.0313725 0.219608 ]);\nfprintf('','COMMENT: end icon graph"
      "ics');\nfprintf('','COMMENT: begin icon text');\n\nfprintf('','COMMENT: end icon text');"
    }
    Block {
      BlockType		      Reference
      Name		      "Copyright"
      SID		      "2"
      Ports		      []
      Position		      [87, 302, 286, 400]
      DropShadow	      on
      ShowName		      off
      LibraryVersion	      "1.2"
      SourceBlock	      "xbsCopyrightNotice_r4/Copyright"
      SourceType	      "Xilinx Copyright Notice Block"
      copyrighttext	      "Copyright (c) 2011  by  Xilinx, Inc. All rights reserved.<br><br>This file contains proprie"
      "tary, confidential information of Xilinx, Inc., is distributed under license from Xilinx, Inc., and may be used,"
      " copied and/or disclosed only pursuant to the terms of a valid license agreement with Xilinx, Inc. Xilinx hereby"
      " grants you a license to use this file solely for design, simulation, implementation and creation of design file"
      "s limited to Xilinx devices or technologies. Use with non-Xilinx devices or technologies is expressly prohibited"
      " and immediately terminates your license unless covered by a separate agreement.<br><br>Xilinx is providing this"
      " design, code, or information \"as-is\" solely for use in developing programs and solutions for Xilinx devices, "
      "with no obligation on the part of Xilinx to provide support. By providing this design, code, or information as o"
      "ne possible implementation of this feature, application or standard, Xilinx is making no representation that thi"
      "s implementation is free from any claims of infringement. You are responsible for obtaining any rights you may r"
      "equire for your implementation. Xilinx expressly disclaims any warranty whatsoever with respect to the adequacy "
      "of the implementation, including but not limited to any warranties or representations that this implementation i"
      "s free from claims of infringement, implied warranties of merchantability or fitness for a particular purpose.<b"
      "r><br>Xilinx products are not intended for use in life support appliances, devices, or systems. Use in such appl"
      "ications is expressly prohibited.<br><br>Any modifications that are made to the Source Code are done at the user"
      "'s sole risk and will be unsupported.<br><br>This copyright and support notice must be retained as part of this "
      "text at all times. (c) Copyright 1995-2011 Xilinx, Inc. All rights reserved."
      infoedit		      "	\nCopyright(C) 2008 by  Xilinx, Inc. All rights reserved.<br>	\n<br>	\nThis file contains prop"
      "rietary, confidential information of Xilinx, Inc., is distributed under license	\nfrom Xilinx, Inc., and may be "
      "used, copied and/or disclosed only pursuant to the terms of a valid license	\nagreement with Xilinx, Inc. Xilinx"
      " hereby grants you a license to use this file solely for design,	\nsimulation, implementation and creation of de"
      "sign files limited to Xilinx devices or technologies. Use 	\nwith non-Xilinx devices or technologies is expressl"
      "y prohibited and immediately terminates your license 	\nunless covered by a separate agreement.<br>	\n<br>	\nXil"
      "inx is providing this design, code, or information \"as-is\" solely for use in developing programs and 	\nsoluti"
      "ons for Xilinx devices, with no obligation on the part of Xilinx to provide support. By providing	\nthis design,"
      " code, or information as one possible implementation of this feature, application or standard,	\nXilinx is makin"
      "g no representation that this implementation is free from any claims of infringement. You	\nare responsible for "
      "obtaining any rights you may require for your implementation. Xilinx expressly disclaims	\nany warranty whatsoev"
      "er with respect to the adequacy of the implementation, including but not limited to any	\nwarranties or represen"
      "tations that this implementation is free from claims of infringement, implied warranties	\nof merchantability or"
      " fitness for a particular purpose.<br>	\n<br>	\nXilinx products are not intended for use in life support applian"
      "ces, devices, or systems. Use in such 	\napplications is expressly prohibited.<br>	\n<br>	\nAny modifications th"
      "at are made to the Source Code are done at the user's sole risk and will be unsupported.<br>	\n<br>	\nThis copyr"
      "ight and support notice must be retained as part of this text at all times. 	\n(c) Copyright 1995-2008 Xilinx, I"
      "nc. All rights reserved.	\n      "
      has_advanced_control    "0"
      sggui_pos		      "-1,-1,-1,-1"
      block_type	      "copyright"
      block_version	      "10.1.00"
      sg_icon_stat	      "199,98,-1,-1,beige,white,0,0,right,"
      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 200 200 0 0 ],[0 0 100 100 0 ],[1 1"
      " 1 ]);\nplot([0 200 200 0 0 ],[0 0 100 100 0 ]);\npatch([68.85 89.08 103.08 117.08 131.08 103.08 82.85 68.85 ],["
      "65.54 65.54 79.54 65.54 79.54 79.54 79.54 65.54 ],[0.951 0.944 0.902 ]);\npatch([82.85 103.08 89.08 68.85 82.85 "
      "],[51.54 51.54 65.54 65.54 51.54 ],[0.93 0.92 0.86 ]);\npatch([68.85 89.08 103.08 82.85 68.85 ],[37.54 37.54 51."
      "54 51.54 37.54 ],[0.951 0.944 0.902 ]);\npatch([82.85 131.08 117.08 103.08 89.08 68.85 82.85 ],[23.54 23.54 37.5"
      "4 23.54 37.54 37.54 23.54 ],[0.93 0.92 0.86 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT:"
      " begin icon text');\nfprintf('','COMMENT: end icon text');disp(['{\\fontsize{12pt}(c) Copyright 1995-' datestr(n"
      "ow, 'yyyy') ' Xilinx, Inc.}\\newline \\newline '],'texmode','on');\ndisp('{\\fontsize{12pt}#-- All rights reserv"
      "ed.}','texmode','on');\ndisp('\\newline \\newline \\newline \\newline{\\fontsize{12pt}Double Click for Copyright"
      " Notice}','texmode','on');\n"
    }
    Block {
      BlockType		      Reference
      Name		      "Din"
      SID		      "3"
      Ports		      [1, 1]
      Position		      [235, 139, 290, 161]
      LibraryVersion	      "1.2"
      SourceBlock	      "xbsIndex_r4/Gateway In"
      SourceType	      "Xilinx Gateway In Block"
      infoedit		      "Gateway in block.  Converts inputs of type Simulink integer, double and fixed point to  Xilinx "
      "fixed point type.<P><P>Hardware notes:  In hardware these blocks become top level input ports."
      arith_type	      "Signed  (2's comp)"
      n_bits		      "10"
      bin_pt		      "8"
      quantization	      "Round  (unbiased: +/- Inf)"
      overflow		      "Saturate"
      period		      "1"
      dbl_ovrd		      off
      timing_constraint	      "None"
      locs_specified	      off
      LOCs		      "{}"
      xl_use_area	      off
      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
      hdl_port		      "on"
      has_advanced_control    "0"
      sggui_pos		      "-1,-1,-1,-1"
      block_type	      "gatewayin"
      block_version	      "VER_STRING_GOES_HERE"
      sg_icon_stat	      "55,22,1,1,white,yellow,0,00d3666e,right,,[ ],[ ]"
      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 55 55 0 0 ],[0 0 22 22 0 ],[0.95 0."
      "93 0.65 ]);\nplot([0 55 55 0 0 ],[0 0 22 22 0 ]);\npatch([20.325 24.66 27.66 30.66 33.66 27.66 23.325 20.325 ],["
      "14.33 14.33 17.33 14.33 17.33 17.33 17.33 14.33 ],[1 1 1 ]);\npatch([23.325 27.66 24.66 20.325 23.325 ],[11.33 1"
      "1.33 14.33 14.33 11.33 ],[0.985 0.979 0.895 ]);\npatch([20.325 24.66 27.66 23.325 20.325 ],[8.33 8.33 11.33 11.3"
      "3 8.33 ],[1 1 1 ]);\npatch([23.325 33.66 30.66 27.66 24.66 20.325 23.325 ],[5.33 5.33 8.33 5.33 8.33 8.33 5.33 ]"
      ",[0.985 0.979 0.895 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncol"
      "or('black');port_label('input',1,'\\fontsize{11pt}\\bf In ','texmode','on');\ncolor('black');port_label('output'"
      ",1,' ');\nfprintf('','COMMENT: end icon text');\n"
    }
    Block {
      BlockType		      Reference
      Name		      "Dout"
      SID		      "4"
      Ports		      [1, 1]
      Position		      [455, 154, 510, 176]
      LibraryVersion	      "1.2"
      SourceBlock	      "xbsIndex_r4/Gateway Out"
      SourceType	      "Xilinx Gateway Out Block"
      infoedit		      "Gateway out block.  Converts Xilinx fixed point inputs into ouputs of type Simulink integer, do"
      "uble, or fixed point.<P><P>Hardware notes:  In hardware these blocks become top level output ports or are discar"
      "ded, depending on how they are configured."
      hdl_port		      on
      timing_constraint	      "None"
      locs_specified	      off
      LOCs		      "{}"
      xl_use_area	      off
      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
      has_advanced_control    "0"
      sggui_pos		      "-1,-1,-1,-1"
      block_type	      "gatewayout"
      block_version	      "VER_STRING_GOES_HERE"
      sg_icon_stat	      "55,22,1,1,white,yellow,0,cc31b7ac,right,,[ ],[ ]"
      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 55 55 0 0 ],[0 0 22 22 0 ],[0.95 0."
      "93 0.65 ]);\nplot([0 55 55 0 0 ],[0 0 22 22 0 ]);\npatch([20.325 24.66 27.66 30.66 33.66 27.66 23.325 20.325 ],["
      "14.33 14.33 17.33 14.33 17.33 17.33 17.33 14.33 ],[1 1 1 ]);\npatch([23.325 27.66 24.66 20.325 23.325 ],[11.33 1"
      "1.33 14.33 14.33 11.33 ],[0.985 0.979 0.895 ]);\npatch([20.325 24.66 27.66 23.325 20.325 ],[8.33 8.33 11.33 11.3"
      "3 8.33 ],[1 1 1 ]);\npatch([23.325 33.66 30.66 27.66 24.66 20.325 23.325 ],[5.33 5.33 8.33 5.33 8.33 8.33 5.33 ]"
      ",[0.985 0.979 0.895 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncol"
      "or('black');port_label('input',1,' ');\ncolor('black');port_label('output',1,'\\fontsize{11pt}\\bf Out ','texmod"
      "e','on');\nfprintf('','COMMENT: end icon text');\n"
    }
    Block {
      BlockType		      SubSystem
      Name		      "Down Converter"
      SID		      "5"
      Ports		      [2, 1]
      Position		      [340, 133, 405, 197]
      MinAlgLoopOccurrences   off
      PropExecContextOutsideSubsystem off
      RTWSystemCode	      "Auto"
      FunctionWithSeparateData off
      Opaque		      off
      RequestExecContextInheritance off
      MaskHideContents	      off
      System {
	Name			"Down Converter"
	Location		[574, 161, 1477, 479]
	Open			off
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
	TiledPageScale		1
	ShowPageBoundaries	off
	ZoomFactor		"117"
	Block {
	  BlockType		  Inport
	  Name			  "din"
	  SID			  "6"
	  Position		  [270, 63, 300, 77]
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Inport
	  Name			  "rst"
	  SID			  "7"
	  Position		  [250, 208, 280, 222]
	  Port			  "2"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Constant"
	  SID			  "33"
	  Ports			  [0, 1]
	  Position		  [15, 110, 50, 130]
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Constant"
	  SourceType		  "Xilinx Constant Block Block"
	  arith_type		  "Boolean"
	  const			  "1"
	  n_bits		  "16"
	  bin_pt		  "14"
	  explicit_period	  off
	  period		  "1"
	  dsp48_infoedit	  "The use of this block for DSP48 instructions is deprecated.  Please use the Opmode block."
	  equ			  "P=C"
	  opselect		  "C"
	  inp2			  "PCIN>>17"
	  opr			  "+"
	  inp1			  "P"
	  carry			  "CIN"
	  dbl_ovrd		  off
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "constant"
	  sg_icon_stat		  "35,20,0,1,white,blue,0,1c72b5be,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 35 35 0 0 ],[0 0 20 20 0 ],[0.77 0.82 0.91"
	  " ]);\nplot([0 35 35 0 0 ],[0 0 20 20 0 ]);\npatch([12.55 15.44 17.44 19.44 21.44 17.44 14.55 12.55 ],[12.22 12.22 1"
	  "4.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([14.55 17.44 15.44 12.55 14.55 ],[10.22 10.22 12.22 12.22 10"
	  ".22 ],[0.931 0.946 0.973 ]);\npatch([12.55 15.44 17.44 14.55 12.55 ],[8.22 8.22 10.22 10.22 8.22 ],[1 1 1 ]);\npatc"
	  "h([14.55 21.44 19.44 17.44 15.44 12.55 14.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.931 0.946 0.973 ]);\nfprint"
	  "f('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('output',1,"
	  "'1');\nfprintf('','COMMENT: end icon text');"
	}
	Block {
	  BlockType		  Reference
	  Name			  "DDS Compiler 5.0 "
	  SID			  "32"
	  Ports			  [1, 2]
	  Position		  [90, 70, 200, 165]
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/DDS Compiler 5.0 "
	  SourceType		  "Xilinx DDS Compiler 5.0 Block"
	  partspresent		  "Phase_Generator_and_SIN_COS_LUT"
	  dds_clock_rate	  "100"
	  channels		  "1"
	  parameter_entry	  "System_Parameters"
	  spurious_free_dynamic_range "50"
	  frequency_resolution	  "0.4"
	  noise_shaping		  "None"
	  phase_width		  "28"
	  output_width		  "9"
	  output_selection	  "Sine"
	  negative_sine		  off
	  negative_cosine	  off
	  amplitude_mode	  "Full_Range"
	  memory_type		  "Auto"
	  optimization_goal	  "Auto"
	  dsp48_use		  "Minimal"
	  latency_configuration	  "Auto"
	  latency		  "4"
	  has_phase_out		  off
	  has_aclken		  off
	  has_aresetn		  off
	  explicit_period	  on
	  period		  "1"
	  data_has_tlast	  "Not_Required"
	  has_tready		  on
	  s_phase_has_tuser	  "Not_Required"
	  m_data_has_tuser	  "Not_Required"
	  m_phase_has_tuser	  "Not_Required"
	  s_phase_tuser_width	  "1"
	  s_config_sync_mode	  "On_Vector"
	  phase_increment	  "Fixed"
	  output_frequency1	  "30"
	  output_frequency2	  "0"
	  output_frequency3	  "0"
	  output_frequency4	  "0"
	  output_frequency5	  "0"
	  output_frequency6	  "0"
	  output_frequency7	  "0"
	  output_frequency8	  "0"
	  output_frequency9	  "0"
	  output_frequency10	  "0"
	  output_frequency11	  "0"
	  output_frequency12	  "0"
	  output_frequency13	  "0"
	  output_frequency14	  "0"
	  output_frequency15	  "0"
	  output_frequency16	  "0"
	  pinc1			  "'100110011001100110011001100'"
	  pinc2			  "'0'"
	  pinc3			  "'0'"
	  pinc4			  "'0'"
	  pinc5			  "'0'"
	  pinc6			  "'0'"
	  pinc7			  "'0'"
	  pinc8			  "'0'"
	  pinc9			  "'0'"
	  pinc10		  "'0'"
	  pinc11		  "'0'"
	  pinc12		  "'0'"
	  pinc13		  "'0'"
	  pinc14		  "'0'"
	  pinc15		  "'0'"
	  pinc16		  "'0'"
	  phase_offset		  "None"
	  phase_offset_angles1	  "0"
	  phase_offset_angles2	  "0"
	  phase_offset_angles3	  "0"
	  phase_offset_angles4	  "0"
	  phase_offset_angles5	  "0"
	  phase_offset_angles6	  "0"
	  phase_offset_angles7	  "0"
	  phase_offset_angles8	  "0"
	  phase_offset_angles9	  "0"
	  phase_offset_angles10	  "0"
	  phase_offset_angles11	  "0"
	  phase_offset_angles12	  "0"
	  phase_offset_angles13	  "0"
	  phase_offset_angles14	  "0"
	  phase_offset_angles15	  "0"
	  phase_offset_angles16	  "0"
	  poff1			  "'0'"
	  poff2			  "'0'"
	  poff3			  "'0'"
	  poff4			  "'0'"
	  poff5			  "'0'"
	  poff6			  "'0'"
	  poff7			  "'0'"
	  poff8			  "'0'"
	  poff9			  "'0'"
	  poff10		  "'0'"
	  poff11		  "'0'"
	  poff12		  "'0'"
	  poff13		  "'0'"
	  poff14		  "'0'"
	  poff15		  "'0'"
	  poff16		  "'0'"
	  trim_axipin_name	  on
	  por_mode		  "false"
	  gui_behaviour		  "Sysgen"
	  ip_name		  "DDS Compiler"
	  ip_version		  "5.0"
	  dsptool_ready		  "true"
	  wrapper_available	  "true"
	  port_translation_map	  "{ 'aclken' => 'en', 'aresetn' => 'rst' }"
	  ipcore_xco_need_fpga_part "true"
	  ipcore_fpga_part	  "xlipgetpartsetting(gcb, {'virtex6', 'xc6vlx75t', '-3', 'ff784'})"
	  ipcore_usecache	  "true"
	  ipcore_useipmodelcache  "true"
	  ipcore_verbose	  "false"
	  has_advanced_control	  "0"
	  sggui_pos		  "941,240,603,579"
	  block_type		  "dds_compiler_v5_0"
	  sg_icon_stat		  "110,95,1,2,white,blue,0,02f3a4ca,right,,[2 ],[2 2 ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 0 3 3 ],[77 13 13 77 ],[4.350000e-001 4.60"
	  "0000e-001 5.050000e-001 ]);\npatch([107 107 110 110 ],[86 9 9 86 ],[4.350000e-001 4.600000e-001 5.050000e-001 ]);\n"
	  "patch([3 106 106 3 3 ],[0 0 95 95 0 ],[7.700000e-001 8.200000e-001 9.100000e-001 ]);\nplot([3 106 106 3 3 ],[0 0 95"
	  " 95 0 ]);\n\n\npatch([26.075 44.86 57.86 70.86 83.86 57.86 39.075 26.075 ],[61.43 61.43 74.43 61.43 74.43 74.43 74."
	  "43 61.43 ],[1 1 1 ]);\npatch([39.075 57.86 44.86 26.075 39.075 ],[48.43 48.43 61.43 61.43 48.43 ],[0.931 0.946 0.97"
	  "3 ]);\npatch([26.075 44.86 57.86 39.075 26.075 ],[35.43 35.43 48.43 48.43 35.43 ],[1 1 1 ]);\npatch([39.075 83.86 7"
	  "0.86 57.86 44.86 26.075 39.075 ],[22.43 22.43 35.43 22.43 35.43 35.43 22.43 ],[0.931 0.946 0.973 ]);\nfprintf('','C"
	  "OMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,'  data_"
	  "tready  ');\ncolor('black');port_label('output',1,'  data_tvalid  ');\ncolor('black');port_label('output',2,'  data"
	  "_tdata_sine  ');\nfprintf('','COMMENT: end icon text');"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Down Sample"
	  SID			  "9"
	  Ports			  [1, 1]
	  Position		  [615, 76, 660, 124]
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Down Sample"
	  SourceType		  "Xilinx Down Sampler Block"
	  infoedit		  "Hardware notes: Sample and Latency controls determine the hardware implementation.  The cost in hardwa"
	  "re of different implementations varies considerably; press Help for details."
	  sample_ratio		  "4"
	  sample_phase		  "Last Value of Frame  (most efficient)"
	  en			  off
	  latency		  "1"
	  dbl_ovrd		  off
	  xl_use_area		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "dsamp"
	  block_version		  "VER_STRING_GOES_HERE"
	  sg_icon_stat		  "45,48,1,1,white,blue,0,475c248c,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 45 45 0 0 ],[0 0 48 48 0 ],[0.77 0.82 0.91"
	  " ]);\nplot([0 45 45 0 0 ],[0 0 48 48 0 ]);\npatch([8.65 17.32 23.32 29.32 35.32 23.32 14.65 8.65 ],[30.66 30.66 36."
	  "66 30.66 36.66 36.66 36.66 30.66 ],[1 1 1 ]);\npatch([14.65 23.32 17.32 8.65 14.65 ],[24.66 24.66 30.66 30.66 24.66"
	  " ],[0.931 0.946 0.973 ]);\npatch([8.65 17.32 23.32 14.65 8.65 ],[18.66 18.66 24.66 24.66 18.66 ],[1 1 1 ]);\npatch("
	  "[14.65 35.32 29.32 23.32 17.32 8.65 14.65 ],[12.66 12.66 18.66 12.66 18.66 18.66 12.66 ],[0.931 0.946 0.973 ]);\nfp"
	  "rintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('black');disp('z^{-1}\\"
	  "newline ','texmode','on');\ncolor('black');disp(' \\newline{\\fontsize{14pt}\\bf\\downarrow}4','texmode','on');\nfp"
	  "rintf('','COMMENT: end icon text');"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Mult"
	  SID			  "10"
	  Ports			  [2, 1]
	  Position		  [385, 57, 435, 108]
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Mult"
	  SourceType		  "Xilinx Multiplier Block"
	  infoedit		  "Hardware notes: To use the internal pipeline stage of the dedicated multiplier you must select 'Pipeli"
	  "ne to Greatest Extent Possible'."
	  precision		  "User Defined"
	  arith_type		  "Signed  (2's comp)"
	  n_bits		  "12"
	  bin_pt		  "9"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  en			  off
	  latency		  "2"
	  dbl_ovrd		  off
	  use_behavioral_HDL	  off
	  opt			  "Speed"
	  use_embedded		  on
	  optimum_pipeline	  off
	  xl_use_area		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  pipeline		  "on"
	  use_rpm		  "off"
	  placement_style	  "Rectangular shape"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "mult"
	  block_version		  "VER_STRING_GOES_HERE"
	  sg_icon_stat		  "50,51,2,1,white,blue,0,2fbe4d8a,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 51 51 0 ],[0.77 0.82 0.91"
	  " ]);\nplot([0 50 50 0 0 ],[0 0 51 51 0 ]);\npatch([9.425 19.54 26.54 33.54 40.54 26.54 16.425 9.425 ],[32.77 32.77 "
	  "39.77 32.77 39.77 39.77 39.77 32.77 ],[1 1 1 ]);\npatch([16.425 26.54 19.54 9.425 16.425 ],[25.77 25.77 32.77 32.77"
	  " 25.77 ],[0.931 0.946 0.973 ]);\npatch([9.425 19.54 26.54 16.425 9.425 ],[18.77 18.77 25.77 25.77 18.77 ],[1 1 1 ])"
	  ";\npatch([16.425 40.54 33.54 26.54 19.54 9.425 16.425 ],[11.77 11.77 18.77 11.77 18.77 18.77 11.77 ],[0.931 0.946 0"
	  ".973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_l"
	  "abel('input',1,'a');\ncolor('black');port_label('input',2,'b');\ncolor('black');port_label('output',1,'\\bfa \\time"
	  "s b','texmode','on');\ncolor('black');disp('z^{-2}\\newline ','texmode','on');\ncolor('black');disp(' \\n ');\nfpri"
	  "ntf('','COMMENT: end icon text');"
	}
	Block {
	  BlockType		  Terminator
	  Name			  "Terminator"
	  SID			  "34"
	  Position		  [245, 85, 265, 105]
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "Transpose FIR Filter Black Box"
	  SID			  "11"
	  Ports			  [2, 1]
	  Position		  [505, 69, 560, 131]
	  MinAlgLoopOccurrences	  off
	  PropExecContextOutsideSubsystem off
	  RTWSystemCode		  "Auto"
	  FunctionWithSeparateData off
	  Opaque		  off
	  RequestExecContextInheritance	off
	  MaskHideContents	  off
	  System {
	    Name		    "Transpose FIR Filter Black Box"
	    Location		    [317, 113, 988, 339]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    256
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
	    TiledPageScale	    1
	    ShowPageBoundaries	    off
	    ZoomFactor		    "130"
	    Block {
	      BlockType		      Inport
	      Name		      "In"
	      SID		      "12"
	      Position		      [60, 58, 90, 72]
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "rst"
	      SID		      "13"
	      Position		      [60, 113, 90, 127]
	      Port		      "2"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "Out"
	      SID		      "14"
	      Position		      [475, 83, 505, 97]
	      IconDisplay	      "Port number"
	    }
	  }
	}
	Block {
	  BlockType		  Outport
	  Name			  "dout"
	  SID			  "15"
	  Position		  [730, 93, 760, 107]
	  IconDisplay		  "Port number"
	}
	Line {
	  SrcBlock		  "din"
	  SrcPort		  1
	  DstBlock		  "Mult"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Mult"
	  SrcPort		  1
	  DstBlock		  "Transpose FIR Filter Black Box"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Transpose FIR Filter Black Box"
	  SrcPort		  1
	  DstBlock		  "Down Sample"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Down Sample"
	  SrcPort		  1
	  DstBlock		  "dout"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "rst"
	  SrcPort		  1
	  Points		  [170, 0; 0, -100]
	  DstBlock		  "Transpose FIR Filter Black Box"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "DDS Compiler 5.0 "
	  SrcPort		  2
	  Points		  [85, 0; 0, -45]
	  DstBlock		  "Mult"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Constant"
	  SrcPort		  1
	  DstBlock		  "DDS Compiler 5.0 "
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "DDS Compiler 5.0 "
	  SrcPort		  1
	  DstBlock		  "Terminator"
	  DstPort		  1
	}
      }
    }
    Block {
      BlockType		      SubSystem
      Name		      "More Info"
      SID		      "16"
      Ports		      []
      Position		      [311, 296, 478, 370]
      DropShadow	      on
      ShowName		      off
      OpenFcn		      "xlDoc('-book','sysgen', '-topic', 'Importing HDL Modules/Black Box Examples/Importing a VHDL Mod"
      "ule');"
      FontSize		      12
      MinAlgLoopOccurrences   off
      PropExecContextOutsideSubsystem off
      RTWSystemCode	      "Auto"
      FunctionWithSeparateData off
      Opaque		      off
      RequestExecContextInheritance off
      MaskHideContents	      off
      MaskDisplay	      "disp('Double click\\n for System Generator\\n documentation on this\\n tutorial example.')"
      MaskIconFrame	      on
      MaskIconOpaque	      on
      MaskIconRotate	      "none"
      MaskPortRotate	      "default"
      MaskIconUnits	      "autoscale"
      System {
	Name			"More Info"
	Location		[345, 318, 880, 451]
	Open			off
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
	TiledPageScale		1
	ShowPageBoundaries	off
	ZoomFactor		"100"
      }
    }
    Block {
      BlockType		      Scope
      Name		      "Scope"
      SID		      "17"
      Ports		      [2]
      Position		      [560, 121, 605, 179]
      Floating		      off
      Location		      [620, 528, 1171, 941]
      Open		      on
      NumInputPorts	      "2"
      ZoomMode		      "xonly"
      List {
	ListType		AxesTitles
	axes1			"Input Signal"
	axes2			"Output Signal"
      }
      YMin		      "-2~-7000"
      YMax		      "2~7000"
      DataFormat	      "StructureWithTime"
      SampleTime	      "0"
    }
    Block {
      BlockType		      Sin
      Name		      "Sine Wave"
      SID		      "18"
      Ports		      [0, 1]
      Position		      [95, 135, 125, 165]
      Frequency		      "2*pi*0.31"
      SampleTime	      "1"
    }
    Block {
      BlockType		      Sin
      Name		      "Sine Wave1"
      SID		      "19"
      Ports		      [0, 1]
      Position		      [95, 190, 125, 220]
      Frequency		      "2*pi*0.45"
      SampleTime	      "1"
    }
    Block {
      BlockType		      Step
      Name		      "Step"
      SID		      "20"
      Position		      [95, 250, 125, 280]
      SampleTime	      "1"
    }
    Block {
      BlockType		      Sum
      Name		      "Sum"
      SID		      "21"
      Ports		      [2, 1]
      Position		      [170, 140, 190, 160]
      ShowName		      off
      IconShape		      "round"
      Inputs		      "|++"
      InputSameDT	      off
      OutDataTypeStr	      "Inherit: Inherit via internal rule"
    }
    Block {
      BlockType		      Reference
      Name		      "rst (active low)"
      SID		      "22"
      Ports		      [1, 1]
      Position		      [235, 194, 290, 216]
      LibraryVersion	      "1.2"
      SourceBlock	      "xbsIndex_r4/Gateway In"
      SourceType	      "Xilinx Gateway In Block"
      infoedit		      "Gateway in block.  Converts inputs of type Simulink integer, double and fixed point to  Xilinx "
      "fixed point type.<P><P>Hardware notes:  In hardware these blocks become top level input ports."
      arith_type	      "Boolean"
      n_bits		      "10"
      bin_pt		      "8"
      quantization	      "Round  (unbiased: +/- Inf)"
      overflow		      "Saturate"
      period		      "1"
      dbl_ovrd		      off
      timing_constraint	      "None"
      locs_specified	      off
      LOCs		      "{}"
      xl_use_area	      off
      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
      hdl_port		      "on"
      has_advanced_control    "0"
      sggui_pos		      "-1,-1,-1,-1"
      block_type	      "gatewayin"
      block_version	      "VER_STRING_GOES_HERE"
      sg_icon_stat	      "55,22,1,1,white,yellow,0,00d3666e,right,,[ ],[ ]"
      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 55 55 0 0 ],[0 0 22 22 0 ],[0.95 0."
      "93 0.65 ]);\nplot([0 55 55 0 0 ],[0 0 22 22 0 ]);\npatch([20.325 24.66 27.66 30.66 33.66 27.66 23.325 20.325 ],["
      "14.33 14.33 17.33 14.33 17.33 17.33 17.33 14.33 ],[1 1 1 ]);\npatch([23.325 27.66 24.66 20.325 23.325 ],[11.33 1"
      "1.33 14.33 14.33 11.33 ],[0.985 0.979 0.895 ]);\npatch([20.325 24.66 27.66 23.325 20.325 ],[8.33 8.33 11.33 11.3"
      "3 8.33 ],[1 1 1 ]);\npatch([23.325 33.66 30.66 27.66 24.66 20.325 23.325 ],[5.33 5.33 8.33 5.33 8.33 8.33 5.33 ]"
      ",[0.985 0.979 0.895 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncol"
      "or('black');port_label('input',1,'\\fontsize{11pt}\\bf In ','texmode','on');\ncolor('black');port_label('output'"
      ",1,' ');\nfprintf('','COMMENT: end icon text');\n"
    }
    Line {
      SrcBlock		      "Down Converter"
      SrcPort		      1
      DstBlock		      "Dout"
      DstPort		      1
    }
    Line {
      SrcBlock		      "Din"
      SrcPort		      1
      DstBlock		      "Down Converter"
      DstPort		      1
    }
    Line {
      SrcBlock		      "Dout"
      SrcPort		      1
      DstBlock		      "Scope"
      DstPort		      2
    }
    Line {
      SrcBlock		      "Sine Wave"
      SrcPort		      1
      DstBlock		      "Sum"
      DstPort		      1
    }
    Line {
      SrcBlock		      "Sine Wave1"
      SrcPort		      1
      Points		      [50, 0]
      DstBlock		      "Sum"
      DstPort		      2
    }
    Line {
      SrcBlock		      "Sum"
      SrcPort		      1
      Points		      [0, 0; 15, 0]
      Branch {
	DstBlock		"Din"
	DstPort			1
      }
      Branch {
	Points			[0, -60; 335, 0]
	DstBlock		"Scope"
	DstPort			1
      }
    }
    Line {
      SrcBlock		      "rst (active low)"
      SrcPort		      1
      Points		      [10, 0; 0, -25]
      DstBlock		      "Down Converter"
      DstPort		      2
    }
    Line {
      SrcBlock		      "Step"
      SrcPort		      1
      Points		      [90, 0]
      DstBlock		      "rst (active low)"
      DstPort		      1
    }
    Annotation {
      Name		      "Black Box Tutorial, Step By Step Example\nA VHDL Transpose Form FIR Filter "
      Position		      [382, 40]
      FontName		      "Arial"
      FontSize		      18
    }
  }
}
MatData {
  NumRecords		  1
  DataRecord {
    Tag			    DataTag0
    Data		    "  %)30     .    Z!8   8    (     @         %    \"     $    !     0         %  0 !@    $    ,    <V%V96"
    "0 =V]R:P        X   !(\"P  !@    @    \"          4    (     0    $    !          4 !  ,     0   !@   !S:&%R960   "
    "    !C;VUP:6QA=&EO;@ .    T ,   8    (     @         %    \"     $    !     0         %  0 $P    $   \"8    8V]M<&"
    "EL871I;VX          &-O;7!I;&%T:6]N7VQU=     !S:6UU;&EN:U]P97)I;V0     :6YC<E]N971L:7-T         '1R:6U?=F)I=',     "
    "      !D8FQ?;W9R9               9&5P<F5C871E9%]C;VYT<F]L &)L;V-K7VEC;VY?9&ES<&QA>0 .    .     8    (    !         "
    " %    \"     $    '     0         0    !P   '1A<F=E=#$ #@   # !   &    \"     (         !0    @    !     0    $   "
    "      !0 $  <    !    #@   &ME>7,   !V86QU97,    .    <     8    (     0         %    \"     $    !     0         "
    ".    0     8    (    !          %    \"     $    +     0         0    \"P   $A$3\"!.971L:7-T       .    :     8   "
    " (     0         %    \"     $    !     0         .    .     8    (    !          %    \"     $    '     0        "
    " 0    !P   '1A<F=E=#$ #@   #     &    \"     0         !0    @    !     0    $         $  ! #$    .    ,     8    "
    "(    !          %    \"     $    #     0         0  , ;V9F  X   !(    !@    @    $          4    (     0   !<    !"
    "         !     7    179E<GEW:&5R92!I;B!3=6)3>7-T96T #@   $@    &    \"     0         !0    @    !    &     $      "
    "   $    !@   !!8V-O<F1I;F<@=&\\@0FQO8VL@36%S:W,.    ,     8    (    !          %    \"     $    #     0         0 "
    " , ;V9F  X    X    !@    @    $          4    (     0    <    !         !     '    1&5F875L=  .    & <   8    (   "
    "  @         %    \"     $    !     0         %  0 \"     $    (    =&%R9V5T,0 .    T 8   8    (     @         %   "
    " \"     $    !     0         %  0 &@    $   #N 0  >&EL:6YX9F%M:6QY                  !P87)T                        "
    "     '-P965D                            <&%C:V%G90                        !S>6YT:&5S:7-?=&]O;                &1I<F"
    "5C=&]R>0                      =&5S=&)E;F-H                      !S>7-C;&M?<&5R:6]D                 &-O<F5?9V5N97)A"
    "=&EO;@              <G5N7V-O<F5G96X                   !E=F%L7V9I96QD                     &-L;V-K7VQO8P            "
    "          <WEN=&AE<VES7VQA;F=U86=E          !C;&]C:U]W<F%P<&5R                 &1C;5]I;G!U=%]C;&]C:U]P97)I;V0     "
    "8V5?8VQR                          !P<F5S97)V95]H:65R87)C:'D          &-R96%T95]I;G1E<F9A8V5?9&]C=6UE;G0 <')O:E]T>7"
    "!E                          X    X    !@    @    $          4    (     0    <    !         !     '    =FER=&5X-@ ."
    "    0     8    (    !          %    \"     $    *     0         0    \"@   'AC-G9L>#(T,'0        .    ,     8    ("
    "    !          %    \"     $    \"     0         0  ( +3$   X    X    !@    @    $          4    (     0    8    !"
    "         !     &    9F8Q,34V   .    ,     8    (    !          %    \"     $    #     0         0  , 6%-4  X   !  "
    "   !@    @    $          4    (     0    D    !         !     )    +B]N971L:7-T          X    P    !@    @    $   "
    "       4    (     0    (    !         !   @!O;@  #@   #     &    \"     0         !0    @    !     0    $         "
    "$  ! #4    .    2     8    (    !          %    \"     $    8     0         0    &    $%C8V]R9&EN9R!T;R!\";&]C:R!-"
    "87-K<PX    P    !@    @    $          4    (     0    ,    !         !   P!O9F8 #@   #     &    \"     0         !"
    "0    @    !     0    $         $  ! #     .    ,     8    (    !          %    \"                0         0      "
    "    X    P    !@    @    $          4    (     0    0    !         !  ! !62$1,#@   $     &    \"     0         !0 "
    "   @    !    #0    $         $     T   !#;&]C:R!%;F%B;&5S    #@   #     &    \"     0         !0    @    !     P  "
    "  $         $  # #$P,  .    .     8    (    !@         %    \"     $    !     0         )    \"               #@  "
    " #@    &    \"     8         !0    @    !     0    $         \"0    @               X    P    !@    @    $        "
    "  4    (     0    ,    !         !   P!O9F8 #@   $@    &    \"     0         !0    @    !    $0    $         $    "
    "!$   !0<F]J96-T($YA=FEG871O<@         .    2 L   8    (     @         %    \"     $    !     0         %  0 #     "
    "$    8    <VAA<F5D        8V]M<&EL871I;VX #@   - #   &    \"     (         !0    @    !     0    $         !0 $ !,"
    "    !    F    &-O;7!I;&%T:6]N          !C;VUP:6QA=&EO;E]L=70     <VEM=6QI;FM?<&5R:6]D     &EN8W)?;F5T;&ES=        "
    " !T<FEM7W9B:71S            9&)L7V]V<F0              &1E<')E8V%T961?8V]N=')O; !B;&]C:U]I8V]N7V1I<W!L87D #@   #@    "
    "&    \"     0         !0    @    !    !P    $         $     <   !T87)G970Q  X    P 0  !@    @    \"          4    "
    "(     0    $    !          4 !  '     0    X   !K97ES    =F%L=65S    #@   '     &    \"     $         !0    @    !"
    "     0    $         #@   $     &    \"     0         !0    @    !    \"P    $         $     L   !(1$P@3F5T;&ES=   "
    "    #@   &@    &    \"     $         !0    @    !     0    $         #@   #@    &    \"     0         !0    @    !"
    "    !P    $         $     <   !T87)G970Q  X    P    !@    @    $          4    (     0    $    !         !   0 Q  "
    "  #@   #     &    \"     0         !0    @    !     P    $         $  # &]F9@ .    2     8    (    !          %   "
    " \"     $    7     0         0    %P   $5V97)Y=VAE<F4@:6X@4W5B4WES=&5M  X   !(    !@    @    $          4    (    "
    " 0   !@    !         !     8    06-C;W)D:6YG('1O($)L;V-K($UA<VMS#@   #     &    \"     0         !0    @    !     "
    "P    $         $  # &]F9@ .    .     8    (    !          %    \"     $    '     0         0    !P   $1E9F%U;'0 #@"
    "   !@'   &    \"     (         !0    @    !     0    $         !0 $  @    !    \"    '1A<F=E=#$ #@   - &   &    \""
    "     (         !0    @    !     0    $         !0 $ !H    !    [@$  'AI;&EN>&9A;6EL>0                  <&%R=      "
    "                       !S<&5E9                            '!A8VMA9V4                         <WEN=&AE<VES7W1O;VP  "
    "             !D:7)E8W1O<GD                      '1E<W1B96YC:                       <WES8VQK7W!E<FEO9              "
    "   !C;W)E7V=E;F5R871I;VX              ')U;E]C;W)E9V5N                    979A;%]F:65L9                     !C;&]C:"
    "U]L;V,                      '-Y;G1H97-I<U]L86YG=6%G90          8VQO8VM?=W)A<'!E<@                !D8VU?:6YP=71?8VQ"
    "O8VM?<&5R:6]D     &-E7V-L<@                          <')E<V5R=F5?:&EE<F%R8VAY          !C<F5A=&5?:6YT97)F86-E7V1O8"
    "W5M96YT '!R;VI?='EP90                         .    .     8    (    !          %    \"     $    '     0         0  "
    "  !P   '9I<G1E>#8 #@   $     &    \"     0         !0    @    !    \"@    $         $     H   !X8S9V;'@R-#!T      "
    "  #@   #     &    \"     0         !0    @    !     @    $         $  \" \"TQ   .    .     8    (    !          % "
    "   \"     $    &     0         0    !@   &9F,3$U-@  #@   #     &    \"     0         !0    @    !     P    $      "
    "   $  # %A35  .    0     8    (    !          %    \"     $    )     0         0    \"0   \"XO;F5T;&ES=          ."
    "    ,     8    (    !          %    \"     $    \"     0         0  ( ;VX   X    P    !@    @    $          4    ("
    "     0    $    !         !   0 U    #@   $@    &    \"     0         !0    @    !    &     $         $    !@   !!8"
    "V-O<F1I;F<@=&\\@0FQO8VL@36%S:W,.    ,     8    (    !          %    \"     $    #     0         0  , ;V9F  X    P "
    "   !@    @    $          4    (     0    $    !         !   0 P    #@   #     &    \"     0         !0    @       "
    "        $         $          .    ,     8    (    !          %    \"     $    $     0         0  0 5DA$3 X   !    "
    " !@    @    $          4    (     0    T    !         !     -    0VQO8VL@16YA8FQE<P    X    P    !@    @    $     "
    "     4    (     0    ,    !         !   P Q,#  #@   #@    &    \"     8         !0    @    !     0    $         \""
    "0    @               X    X    !@    @    &          4    (     0    $    !          D    (               .    ,  "
    "   8    (    !          %    \"     $    #     0         0  , ;V9F  X   !(    !@    @    $          4    (     0  "
    " !$    !         !     1    4')O:F5C=\"!.879I9V%T;W(         "
  }
}
