{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1508199914066 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Standard Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1508199914066 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Oct 16 17:25:13 2017 " "Processing started: Mon Oct 16 17:25:13 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1508199914066 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508199914066 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off toplevel -c toplevel " "Command: quartus_map --read_settings_files=on --write_settings_files=off toplevel -c toplevel" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508199914066 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1508199914566 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1508199914566 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "toplevel.vhd 2 1 " "Found 2 design units, including 1 entities, in source file toplevel.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 toplevel-rtl " "Found design unit 1: toplevel-rtl" {  } { { "toplevel.vhd" "" { Text "N:/Digital Systems/Lab4/toplevel.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508199923363 ""} { "Info" "ISGN_ENTITY_NAME" "1 toplevel " "Found entity 1: toplevel" {  } { { "toplevel.vhd" "" { Text "N:/Digital Systems/Lab4/toplevel.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508199923363 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508199923363 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file counter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 counter-rtl " "Found design unit 1: counter-rtl" {  } { { "counter.vhd" "" { Text "N:/Digital Systems/Lab4/counter.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508199923379 ""} { "Info" "ISGN_ENTITY_NAME" "1 counter " "Found entity 1: counter" {  } { { "counter.vhd" "" { Text "N:/Digital Systems/Lab4/counter.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508199923379 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508199923379 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "button_counter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file button_counter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 button_counter-rtl " "Found design unit 1: button_counter-rtl" {  } { { "button_counter.vhd" "" { Text "N:/Digital Systems/Lab4/button_counter.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508199923379 ""} { "Info" "ISGN_ENTITY_NAME" "1 button_counter " "Found entity 1: button_counter" {  } { { "button_counter.vhd" "" { Text "N:/Digital Systems/Lab4/button_counter.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508199923379 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508199923379 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "toplevel " "Elaborating entity \"toplevel\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1508199923442 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter counter:counter_inst " "Elaborating entity \"counter\" for hierarchy \"counter:counter_inst\"" {  } { { "toplevel.vhd" "counter_inst" { Text "N:/Digital Systems/Lab4/toplevel.vhd" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1508199923442 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "button_counter button_counter:button_counter_inst " "Elaborating entity \"button_counter\" for hierarchy \"button_counter:button_counter_inst\"" {  } { { "toplevel.vhd" "button_counter_inst" { Text "N:/Digital Systems/Lab4/toplevel.vhd" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1508199923457 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "next_LCD_EN button_counter.vhd(18) " "Verilog HDL or VHDL warning at button_counter.vhd(18): object \"next_LCD_EN\" assigned a value but never read" {  } { { "button_counter.vhd" "" { Text "N:/Digital Systems/Lab4/button_counter.vhd" 18 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1508199923457 "|toplevel|button_counter:button_counter_inst"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "next_RS button_counter.vhd(25) " "VHDL Process Statement warning at button_counter.vhd(25): inferring latch(es) for signal or variable \"next_RS\", which holds its previous value in one or more paths through the process" {  } { { "button_counter.vhd" "" { Text "N:/Digital Systems/Lab4/button_counter.vhd" 25 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1508199923457 "|toplevel|button_counter:button_counter_inst"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "next_RW button_counter.vhd(25) " "VHDL Process Statement warning at button_counter.vhd(25): inferring latch(es) for signal or variable \"next_RW\", which holds its previous value in one or more paths through the process" {  } { { "button_counter.vhd" "" { Text "N:/Digital Systems/Lab4/button_counter.vhd" 25 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1508199923457 "|toplevel|button_counter:button_counter_inst"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "next_DB7 button_counter.vhd(25) " "VHDL Process Statement warning at button_counter.vhd(25): inferring latch(es) for signal or variable \"next_DB7\", which holds its previous value in one or more paths through the process" {  } { { "button_counter.vhd" "" { Text "N:/Digital Systems/Lab4/button_counter.vhd" 25 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1508199923457 "|toplevel|button_counter:button_counter_inst"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "next_DB6 button_counter.vhd(25) " "VHDL Process Statement warning at button_counter.vhd(25): inferring latch(es) for signal or variable \"next_DB6\", which holds its previous value in one or more paths through the process" {  } { { "button_counter.vhd" "" { Text "N:/Digital Systems/Lab4/button_counter.vhd" 25 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1508199923457 "|toplevel|button_counter:button_counter_inst"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "next_DB5 button_counter.vhd(25) " "VHDL Process Statement warning at button_counter.vhd(25): inferring latch(es) for signal or variable \"next_DB5\", which holds its previous value in one or more paths through the process" {  } { { "button_counter.vhd" "" { Text "N:/Digital Systems/Lab4/button_counter.vhd" 25 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1508199923457 "|toplevel|button_counter:button_counter_inst"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "next_DB4 button_counter.vhd(25) " "VHDL Process Statement warning at button_counter.vhd(25): inferring latch(es) for signal or variable \"next_DB4\", which holds its previous value in one or more paths through the process" {  } { { "button_counter.vhd" "" { Text "N:/Digital Systems/Lab4/button_counter.vhd" 25 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1508199923457 "|toplevel|button_counter:button_counter_inst"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "next_DB3 button_counter.vhd(25) " "VHDL Process Statement warning at button_counter.vhd(25): inferring latch(es) for signal or variable \"next_DB3\", which holds its previous value in one or more paths through the process" {  } { { "button_counter.vhd" "" { Text "N:/Digital Systems/Lab4/button_counter.vhd" 25 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1508199923457 "|toplevel|button_counter:button_counter_inst"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "next_DB2 button_counter.vhd(25) " "VHDL Process Statement warning at button_counter.vhd(25): inferring latch(es) for signal or variable \"next_DB2\", which holds its previous value in one or more paths through the process" {  } { { "button_counter.vhd" "" { Text "N:/Digital Systems/Lab4/button_counter.vhd" 25 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1508199923457 "|toplevel|button_counter:button_counter_inst"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "next_DB1 button_counter.vhd(25) " "VHDL Process Statement warning at button_counter.vhd(25): inferring latch(es) for signal or variable \"next_DB1\", which holds its previous value in one or more paths through the process" {  } { { "button_counter.vhd" "" { Text "N:/Digital Systems/Lab4/button_counter.vhd" 25 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1508199923457 "|toplevel|button_counter:button_counter_inst"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "next_DB0 button_counter.vhd(25) " "VHDL Process Statement warning at button_counter.vhd(25): inferring latch(es) for signal or variable \"next_DB0\", which holds its previous value in one or more paths through the process" {  } { { "button_counter.vhd" "" { Text "N:/Digital Systems/Lab4/button_counter.vhd" 25 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1508199923457 "|toplevel|button_counter:button_counter_inst"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "wait_time button_counter.vhd(25) " "VHDL Process Statement warning at button_counter.vhd(25): inferring latch(es) for signal or variable \"wait_time\", which holds its previous value in one or more paths through the process" {  } { { "button_counter.vhd" "" { Text "N:/Digital Systems/Lab4/button_counter.vhd" 25 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1508199923457 "|toplevel|button_counter:button_counter_inst"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "ms_cntr button_counter.vhd(25) " "VHDL Process Statement warning at button_counter.vhd(25): inferring latch(es) for signal or variable \"ms_cntr\", which holds its previous value in one or more paths through the process" {  } { { "button_counter.vhd" "" { Text "N:/Digital Systems/Lab4/button_counter.vhd" 25 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1508199923457 "|toplevel|button_counter:button_counter_inst"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "us_cntr button_counter.vhd(25) " "VHDL Process Statement warning at button_counter.vhd(25): inferring latch(es) for signal or variable \"us_cntr\", which holds its previous value in one or more paths through the process" {  } { { "button_counter.vhd" "" { Text "N:/Digital Systems/Lab4/button_counter.vhd" 25 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1508199923457 "|toplevel|button_counter:button_counter_inst"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "functionFlag button_counter.vhd(25) " "VHDL Process Statement warning at button_counter.vhd(25): inferring latch(es) for signal or variable \"functionFlag\", which holds its previous value in one or more paths through the process" {  } { { "button_counter.vhd" "" { Text "N:/Digital Systems/Lab4/button_counter.vhd" 25 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1508199923457 "|toplevel|button_counter:button_counter_inst"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "next_LCD_ON button_counter.vhd(25) " "VHDL Process Statement warning at button_counter.vhd(25): inferring latch(es) for signal or variable \"next_LCD_ON\", which holds its previous value in one or more paths through the process" {  } { { "button_counter.vhd" "" { Text "N:/Digital Systems/Lab4/button_counter.vhd" 25 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1508199923457 "|toplevel|button_counter:button_counter_inst"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "next_debug_LED button_counter.vhd(25) " "VHDL Process Statement warning at button_counter.vhd(25): inferring latch(es) for signal or variable \"next_debug_LED\", which holds its previous value in one or more paths through the process" {  } { { "button_counter.vhd" "" { Text "N:/Digital Systems/Lab4/button_counter.vhd" 25 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1508199923457 "|toplevel|button_counter:button_counter_inst"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "addr button_counter.vhd(25) " "VHDL Process Statement warning at button_counter.vhd(25): inferring latch(es) for signal or variable \"addr\", which holds its previous value in one or more paths through the process" {  } { { "button_counter.vhd" "" { Text "N:/Digital Systems/Lab4/button_counter.vhd" 25 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1508199923457 "|toplevel|button_counter:button_counter_inst"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "char button_counter.vhd(25) " "VHDL Process Statement warning at button_counter.vhd(25): inferring latch(es) for signal or variable \"char\", which holds its previous value in one or more paths through the process" {  } { { "button_counter.vhd" "" { Text "N:/Digital Systems/Lab4/button_counter.vhd" 25 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1508199923457 "|toplevel|button_counter:button_counter_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "button_sm:char\[0\] button_counter.vhd(25) " "Inferred latch for \"button_sm:char\[0\]\" at button_counter.vhd(25)" {  } { { "button_counter.vhd" "" { Text "N:/Digital Systems/Lab4/button_counter.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1508199923457 "|toplevel|button_counter:button_counter_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "button_sm:char\[1\] button_counter.vhd(25) " "Inferred latch for \"button_sm:char\[1\]\" at button_counter.vhd(25)" {  } { { "button_counter.vhd" "" { Text "N:/Digital Systems/Lab4/button_counter.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1508199923457 "|toplevel|button_counter:button_counter_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "button_sm:char\[2\] button_counter.vhd(25) " "Inferred latch for \"button_sm:char\[2\]\" at button_counter.vhd(25)" {  } { { "button_counter.vhd" "" { Text "N:/Digital Systems/Lab4/button_counter.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1508199923457 "|toplevel|button_counter:button_counter_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "button_sm:char\[3\] button_counter.vhd(25) " "Inferred latch for \"button_sm:char\[3\]\" at button_counter.vhd(25)" {  } { { "button_counter.vhd" "" { Text "N:/Digital Systems/Lab4/button_counter.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1508199923457 "|toplevel|button_counter:button_counter_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "button_sm:char\[4\] button_counter.vhd(25) " "Inferred latch for \"button_sm:char\[4\]\" at button_counter.vhd(25)" {  } { { "button_counter.vhd" "" { Text "N:/Digital Systems/Lab4/button_counter.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1508199923457 "|toplevel|button_counter:button_counter_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "button_sm:char\[5\] button_counter.vhd(25) " "Inferred latch for \"button_sm:char\[5\]\" at button_counter.vhd(25)" {  } { { "button_counter.vhd" "" { Text "N:/Digital Systems/Lab4/button_counter.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1508199923457 "|toplevel|button_counter:button_counter_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "button_sm:char\[6\] button_counter.vhd(25) " "Inferred latch for \"button_sm:char\[6\]\" at button_counter.vhd(25)" {  } { { "button_counter.vhd" "" { Text "N:/Digital Systems/Lab4/button_counter.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1508199923457 "|toplevel|button_counter:button_counter_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "button_sm:char\[7\] button_counter.vhd(25) " "Inferred latch for \"button_sm:char\[7\]\" at button_counter.vhd(25)" {  } { { "button_counter.vhd" "" { Text "N:/Digital Systems/Lab4/button_counter.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1508199923457 "|toplevel|button_counter:button_counter_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "button_sm:addr\[0\] button_counter.vhd(25) " "Inferred latch for \"button_sm:addr\[0\]\" at button_counter.vhd(25)" {  } { { "button_counter.vhd" "" { Text "N:/Digital Systems/Lab4/button_counter.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1508199923457 "|toplevel|button_counter:button_counter_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "button_sm:addr\[1\] button_counter.vhd(25) " "Inferred latch for \"button_sm:addr\[1\]\" at button_counter.vhd(25)" {  } { { "button_counter.vhd" "" { Text "N:/Digital Systems/Lab4/button_counter.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1508199923457 "|toplevel|button_counter:button_counter_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "button_sm:addr\[2\] button_counter.vhd(25) " "Inferred latch for \"button_sm:addr\[2\]\" at button_counter.vhd(25)" {  } { { "button_counter.vhd" "" { Text "N:/Digital Systems/Lab4/button_counter.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1508199923457 "|toplevel|button_counter:button_counter_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "button_sm:addr\[3\] button_counter.vhd(25) " "Inferred latch for \"button_sm:addr\[3\]\" at button_counter.vhd(25)" {  } { { "button_counter.vhd" "" { Text "N:/Digital Systems/Lab4/button_counter.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1508199923457 "|toplevel|button_counter:button_counter_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "button_sm:addr\[4\] button_counter.vhd(25) " "Inferred latch for \"button_sm:addr\[4\]\" at button_counter.vhd(25)" {  } { { "button_counter.vhd" "" { Text "N:/Digital Systems/Lab4/button_counter.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1508199923457 "|toplevel|button_counter:button_counter_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "button_sm:addr\[5\] button_counter.vhd(25) " "Inferred latch for \"button_sm:addr\[5\]\" at button_counter.vhd(25)" {  } { { "button_counter.vhd" "" { Text "N:/Digital Systems/Lab4/button_counter.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1508199923457 "|toplevel|button_counter:button_counter_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "button_sm:addr\[6\] button_counter.vhd(25) " "Inferred latch for \"button_sm:addr\[6\]\" at button_counter.vhd(25)" {  } { { "button_counter.vhd" "" { Text "N:/Digital Systems/Lab4/button_counter.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1508199923457 "|toplevel|button_counter:button_counter_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "button_sm:addr\[7\] button_counter.vhd(25) " "Inferred latch for \"button_sm:addr\[7\]\" at button_counter.vhd(25)" {  } { { "button_counter.vhd" "" { Text "N:/Digital Systems/Lab4/button_counter.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1508199923457 "|toplevel|button_counter:button_counter_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_debug_LED button_counter.vhd(25) " "Inferred latch for \"next_debug_LED\" at button_counter.vhd(25)" {  } { { "button_counter.vhd" "" { Text "N:/Digital Systems/Lab4/button_counter.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1508199923457 "|toplevel|button_counter:button_counter_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_LCD_ON button_counter.vhd(25) " "Inferred latch for \"next_LCD_ON\" at button_counter.vhd(25)" {  } { { "button_counter.vhd" "" { Text "N:/Digital Systems/Lab4/button_counter.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1508199923457 "|toplevel|button_counter:button_counter_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "button_sm:functionFlag\[0\] button_counter.vhd(25) " "Inferred latch for \"button_sm:functionFlag\[0\]\" at button_counter.vhd(25)" {  } { { "button_counter.vhd" "" { Text "N:/Digital Systems/Lab4/button_counter.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1508199923457 "|toplevel|button_counter:button_counter_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "button_sm:functionFlag\[1\] button_counter.vhd(25) " "Inferred latch for \"button_sm:functionFlag\[1\]\" at button_counter.vhd(25)" {  } { { "button_counter.vhd" "" { Text "N:/Digital Systems/Lab4/button_counter.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1508199923457 "|toplevel|button_counter:button_counter_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "button_sm:functionFlag\[2\] button_counter.vhd(25) " "Inferred latch for \"button_sm:functionFlag\[2\]\" at button_counter.vhd(25)" {  } { { "button_counter.vhd" "" { Text "N:/Digital Systems/Lab4/button_counter.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1508199923457 "|toplevel|button_counter:button_counter_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "us_cntr\[0\] button_counter.vhd(25) " "Inferred latch for \"us_cntr\[0\]\" at button_counter.vhd(25)" {  } { { "button_counter.vhd" "" { Text "N:/Digital Systems/Lab4/button_counter.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1508199923457 "|toplevel|button_counter:button_counter_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "us_cntr\[1\] button_counter.vhd(25) " "Inferred latch for \"us_cntr\[1\]\" at button_counter.vhd(25)" {  } { { "button_counter.vhd" "" { Text "N:/Digital Systems/Lab4/button_counter.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1508199923457 "|toplevel|button_counter:button_counter_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "us_cntr\[2\] button_counter.vhd(25) " "Inferred latch for \"us_cntr\[2\]\" at button_counter.vhd(25)" {  } { { "button_counter.vhd" "" { Text "N:/Digital Systems/Lab4/button_counter.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1508199923457 "|toplevel|button_counter:button_counter_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "us_cntr\[3\] button_counter.vhd(25) " "Inferred latch for \"us_cntr\[3\]\" at button_counter.vhd(25)" {  } { { "button_counter.vhd" "" { Text "N:/Digital Systems/Lab4/button_counter.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1508199923457 "|toplevel|button_counter:button_counter_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "us_cntr\[4\] button_counter.vhd(25) " "Inferred latch for \"us_cntr\[4\]\" at button_counter.vhd(25)" {  } { { "button_counter.vhd" "" { Text "N:/Digital Systems/Lab4/button_counter.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1508199923457 "|toplevel|button_counter:button_counter_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "us_cntr\[5\] button_counter.vhd(25) " "Inferred latch for \"us_cntr\[5\]\" at button_counter.vhd(25)" {  } { { "button_counter.vhd" "" { Text "N:/Digital Systems/Lab4/button_counter.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1508199923457 "|toplevel|button_counter:button_counter_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "us_cntr\[6\] button_counter.vhd(25) " "Inferred latch for \"us_cntr\[6\]\" at button_counter.vhd(25)" {  } { { "button_counter.vhd" "" { Text "N:/Digital Systems/Lab4/button_counter.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1508199923457 "|toplevel|button_counter:button_counter_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ms_cntr\[0\] button_counter.vhd(25) " "Inferred latch for \"ms_cntr\[0\]\" at button_counter.vhd(25)" {  } { { "button_counter.vhd" "" { Text "N:/Digital Systems/Lab4/button_counter.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1508199923457 "|toplevel|button_counter:button_counter_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ms_cntr\[1\] button_counter.vhd(25) " "Inferred latch for \"ms_cntr\[1\]\" at button_counter.vhd(25)" {  } { { "button_counter.vhd" "" { Text "N:/Digital Systems/Lab4/button_counter.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1508199923457 "|toplevel|button_counter:button_counter_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "button_sm:wait_time\[0\] button_counter.vhd(25) " "Inferred latch for \"button_sm:wait_time\[0\]\" at button_counter.vhd(25)" {  } { { "button_counter.vhd" "" { Text "N:/Digital Systems/Lab4/button_counter.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1508199923457 "|toplevel|button_counter:button_counter_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "button_sm:wait_time\[1\] button_counter.vhd(25) " "Inferred latch for \"button_sm:wait_time\[1\]\" at button_counter.vhd(25)" {  } { { "button_counter.vhd" "" { Text "N:/Digital Systems/Lab4/button_counter.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1508199923457 "|toplevel|button_counter:button_counter_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "button_sm:wait_time\[2\] button_counter.vhd(25) " "Inferred latch for \"button_sm:wait_time\[2\]\" at button_counter.vhd(25)" {  } { { "button_counter.vhd" "" { Text "N:/Digital Systems/Lab4/button_counter.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1508199923457 "|toplevel|button_counter:button_counter_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "button_sm:wait_time\[3\] button_counter.vhd(25) " "Inferred latch for \"button_sm:wait_time\[3\]\" at button_counter.vhd(25)" {  } { { "button_counter.vhd" "" { Text "N:/Digital Systems/Lab4/button_counter.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1508199923457 "|toplevel|button_counter:button_counter_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "button_sm:wait_time\[4\] button_counter.vhd(25) " "Inferred latch for \"button_sm:wait_time\[4\]\" at button_counter.vhd(25)" {  } { { "button_counter.vhd" "" { Text "N:/Digital Systems/Lab4/button_counter.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1508199923457 "|toplevel|button_counter:button_counter_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "button_sm:wait_time\[5\] button_counter.vhd(25) " "Inferred latch for \"button_sm:wait_time\[5\]\" at button_counter.vhd(25)" {  } { { "button_counter.vhd" "" { Text "N:/Digital Systems/Lab4/button_counter.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1508199923457 "|toplevel|button_counter:button_counter_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "button_sm:wait_time\[6\] button_counter.vhd(25) " "Inferred latch for \"button_sm:wait_time\[6\]\" at button_counter.vhd(25)" {  } { { "button_counter.vhd" "" { Text "N:/Digital Systems/Lab4/button_counter.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1508199923457 "|toplevel|button_counter:button_counter_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_DB0 button_counter.vhd(25) " "Inferred latch for \"next_DB0\" at button_counter.vhd(25)" {  } { { "button_counter.vhd" "" { Text "N:/Digital Systems/Lab4/button_counter.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1508199923457 "|toplevel|button_counter:button_counter_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_DB1 button_counter.vhd(25) " "Inferred latch for \"next_DB1\" at button_counter.vhd(25)" {  } { { "button_counter.vhd" "" { Text "N:/Digital Systems/Lab4/button_counter.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1508199923457 "|toplevel|button_counter:button_counter_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_DB2 button_counter.vhd(25) " "Inferred latch for \"next_DB2\" at button_counter.vhd(25)" {  } { { "button_counter.vhd" "" { Text "N:/Digital Systems/Lab4/button_counter.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1508199923473 "|toplevel|button_counter:button_counter_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_DB3 button_counter.vhd(25) " "Inferred latch for \"next_DB3\" at button_counter.vhd(25)" {  } { { "button_counter.vhd" "" { Text "N:/Digital Systems/Lab4/button_counter.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1508199923473 "|toplevel|button_counter:button_counter_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_DB4 button_counter.vhd(25) " "Inferred latch for \"next_DB4\" at button_counter.vhd(25)" {  } { { "button_counter.vhd" "" { Text "N:/Digital Systems/Lab4/button_counter.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1508199923473 "|toplevel|button_counter:button_counter_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_DB5 button_counter.vhd(25) " "Inferred latch for \"next_DB5\" at button_counter.vhd(25)" {  } { { "button_counter.vhd" "" { Text "N:/Digital Systems/Lab4/button_counter.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1508199923473 "|toplevel|button_counter:button_counter_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_DB6 button_counter.vhd(25) " "Inferred latch for \"next_DB6\" at button_counter.vhd(25)" {  } { { "button_counter.vhd" "" { Text "N:/Digital Systems/Lab4/button_counter.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1508199923473 "|toplevel|button_counter:button_counter_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_DB7 button_counter.vhd(25) " "Inferred latch for \"next_DB7\" at button_counter.vhd(25)" {  } { { "button_counter.vhd" "" { Text "N:/Digital Systems/Lab4/button_counter.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1508199923473 "|toplevel|button_counter:button_counter_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_RW button_counter.vhd(25) " "Inferred latch for \"next_RW\" at button_counter.vhd(25)" {  } { { "button_counter.vhd" "" { Text "N:/Digital Systems/Lab4/button_counter.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1508199923473 "|toplevel|button_counter:button_counter_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_RS button_counter.vhd(25) " "Inferred latch for \"next_RS\" at button_counter.vhd(25)" {  } { { "button_counter.vhd" "" { Text "N:/Digital Systems/Lab4/button_counter.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1508199923473 "|toplevel|button_counter:button_counter_inst"}
{ "Info" "IMLS_MLS_DUP_LATCH_INFO_HDR" "" "Duplicate LATCH primitives merged into single LATCH primitive" { { "Info" "IMLS_MLS_DUP_LATCH_INFO" "button_counter:button_counter_inst\|\\button_sm:char\[1\] button_counter:button_counter_inst\|next_debug_LED " "Duplicate LATCH primitive \"button_counter:button_counter_inst\|\\button_sm:char\[1\]\" merged with LATCH primitive \"button_counter:button_counter_inst\|next_debug_LED\"" {  } {  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1508199924129 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "button_counter:button_counter_inst\|\\button_sm:char\[2\] button_counter:button_counter_inst\|next_debug_LED " "Duplicate LATCH primitive \"button_counter:button_counter_inst\|\\button_sm:char\[2\]\" merged with LATCH primitive \"button_counter:button_counter_inst\|next_debug_LED\"" {  } {  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1508199924129 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "button_counter:button_counter_inst\|\\button_sm:char\[4\] button_counter:button_counter_inst\|next_debug_LED " "Duplicate LATCH primitive \"button_counter:button_counter_inst\|\\button_sm:char\[4\]\" merged with LATCH primitive \"button_counter:button_counter_inst\|next_debug_LED\"" {  } {  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1508199924129 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "button_counter:button_counter_inst\|\\button_sm:char\[6\] button_counter:button_counter_inst\|next_debug_LED " "Duplicate LATCH primitive \"button_counter:button_counter_inst\|\\button_sm:char\[6\]\" merged with LATCH primitive \"button_counter:button_counter_inst\|next_debug_LED\"" {  } {  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1508199924129 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "button_counter:button_counter_inst\|\\button_sm:addr\[0\] button_counter:button_counter_inst\|next_debug_LED " "Duplicate LATCH primitive \"button_counter:button_counter_inst\|\\button_sm:addr\[0\]\" merged with LATCH primitive \"button_counter:button_counter_inst\|next_debug_LED\"" {  } {  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1508199924129 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "button_counter:button_counter_inst\|\\button_sm:addr\[1\] button_counter:button_counter_inst\|next_debug_LED " "Duplicate LATCH primitive \"button_counter:button_counter_inst\|\\button_sm:addr\[1\]\" merged with LATCH primitive \"button_counter:button_counter_inst\|next_debug_LED\"" {  } {  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1508199924129 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "button_counter:button_counter_inst\|\\button_sm:addr\[2\] button_counter:button_counter_inst\|next_debug_LED " "Duplicate LATCH primitive \"button_counter:button_counter_inst\|\\button_sm:addr\[2\]\" merged with LATCH primitive \"button_counter:button_counter_inst\|next_debug_LED\"" {  } {  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1508199924129 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "button_counter:button_counter_inst\|\\button_sm:addr\[3\] button_counter:button_counter_inst\|next_debug_LED " "Duplicate LATCH primitive \"button_counter:button_counter_inst\|\\button_sm:addr\[3\]\" merged with LATCH primitive \"button_counter:button_counter_inst\|next_debug_LED\"" {  } {  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1508199924129 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "button_counter:button_counter_inst\|\\button_sm:addr\[5\] button_counter:button_counter_inst\|next_debug_LED " "Duplicate LATCH primitive \"button_counter:button_counter_inst\|\\button_sm:addr\[5\]\" merged with LATCH primitive \"button_counter:button_counter_inst\|next_debug_LED\"" {  } {  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1508199924129 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "button_counter:button_counter_inst\|\\button_sm:wait_time\[0\] button_counter:button_counter_inst\|\\button_sm:wait_time\[2\] " "Duplicate LATCH primitive \"button_counter:button_counter_inst\|\\button_sm:wait_time\[0\]\" merged with LATCH primitive \"button_counter:button_counter_inst\|\\button_sm:wait_time\[2\]\"" {  } {  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1508199924129 ""}  } {  } 0 13025 "Duplicate LATCH primitives merged into single LATCH primitive" 0 0 "Analysis & Synthesis" 0 -1 1508199924129 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "button_counter:button_counter_inst\|next_RS " "Latch button_counter:button_counter_inst\|next_RS has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA button_counter:button_counter_inst\|state\[2\] " "Ports D and ENA on the latch are fed by the same signal button_counter:button_counter_inst\|state\[2\]" {  } { { "button_counter.vhd" "" { Text "N:/Digital Systems/Lab4/button_counter.vhd" 184 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1508199924129 ""}  } { { "button_counter.vhd" "" { Text "N:/Digital Systems/Lab4/button_counter.vhd" 18 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1508199924129 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "button_counter:button_counter_inst\|next_DB6 " "Latch button_counter:button_counter_inst\|next_DB6 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA button_counter:button_counter_inst\|state\[3\] " "Ports D and ENA on the latch are fed by the same signal button_counter:button_counter_inst\|state\[3\]" {  } { { "button_counter.vhd" "" { Text "N:/Digital Systems/Lab4/button_counter.vhd" 184 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1508199924129 ""}  } { { "button_counter.vhd" "" { Text "N:/Digital Systems/Lab4/button_counter.vhd" 18 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1508199924129 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "button_counter:button_counter_inst\|next_DB5 " "Latch button_counter:button_counter_inst\|next_DB5 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA button_counter:button_counter_inst\|state\[3\] " "Ports D and ENA on the latch are fed by the same signal button_counter:button_counter_inst\|state\[3\]" {  } { { "button_counter.vhd" "" { Text "N:/Digital Systems/Lab4/button_counter.vhd" 184 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1508199924129 ""}  } { { "button_counter.vhd" "" { Text "N:/Digital Systems/Lab4/button_counter.vhd" 18 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1508199924129 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "button_counter:button_counter_inst\|next_DB4 " "Latch button_counter:button_counter_inst\|next_DB4 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA button_counter:button_counter_inst\|state\[3\] " "Ports D and ENA on the latch are fed by the same signal button_counter:button_counter_inst\|state\[3\]" {  } { { "button_counter.vhd" "" { Text "N:/Digital Systems/Lab4/button_counter.vhd" 184 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1508199924129 ""}  } { { "button_counter.vhd" "" { Text "N:/Digital Systems/Lab4/button_counter.vhd" 18 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1508199924129 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "button_counter:button_counter_inst\|next_DB3 " "Latch button_counter:button_counter_inst\|next_DB3 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA button_counter:button_counter_inst\|state\[3\] " "Ports D and ENA on the latch are fed by the same signal button_counter:button_counter_inst\|state\[3\]" {  } { { "button_counter.vhd" "" { Text "N:/Digital Systems/Lab4/button_counter.vhd" 184 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1508199924129 ""}  } { { "button_counter.vhd" "" { Text "N:/Digital Systems/Lab4/button_counter.vhd" 18 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1508199924129 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "button_counter:button_counter_inst\|next_DB2 " "Latch button_counter:button_counter_inst\|next_DB2 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA button_counter:button_counter_inst\|state\[3\] " "Ports D and ENA on the latch are fed by the same signal button_counter:button_counter_inst\|state\[3\]" {  } { { "button_counter.vhd" "" { Text "N:/Digital Systems/Lab4/button_counter.vhd" 184 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1508199924129 ""}  } { { "button_counter.vhd" "" { Text "N:/Digital Systems/Lab4/button_counter.vhd" 18 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1508199924129 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "button_counter:button_counter_inst\|next_DB1 " "Latch button_counter:button_counter_inst\|next_DB1 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA button_counter:button_counter_inst\|state\[3\] " "Ports D and ENA on the latch are fed by the same signal button_counter:button_counter_inst\|state\[3\]" {  } { { "button_counter.vhd" "" { Text "N:/Digital Systems/Lab4/button_counter.vhd" 184 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1508199924129 ""}  } { { "button_counter.vhd" "" { Text "N:/Digital Systems/Lab4/button_counter.vhd" 18 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1508199924129 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "button_counter:button_counter_inst\|next_DB0 " "Latch button_counter:button_counter_inst\|next_DB0 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA button_counter:button_counter_inst\|state\[2\] " "Ports D and ENA on the latch are fed by the same signal button_counter:button_counter_inst\|state\[2\]" {  } { { "button_counter.vhd" "" { Text "N:/Digital Systems/Lab4/button_counter.vhd" 184 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1508199924129 ""}  } { { "button_counter.vhd" "" { Text "N:/Digital Systems/Lab4/button_counter.vhd" 18 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1508199924129 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "button_counter:button_counter_inst\|next_LCD_ON " "Latch button_counter:button_counter_inst\|next_LCD_ON has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA button_counter:button_counter_inst\|state\[0\] " "Ports D and ENA on the latch are fed by the same signal button_counter:button_counter_inst\|state\[0\]" {  } { { "button_counter.vhd" "" { Text "N:/Digital Systems/Lab4/button_counter.vhd" 184 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1508199924129 ""}  } { { "button_counter.vhd" "" { Text "N:/Digital Systems/Lab4/button_counter.vhd" 18 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1508199924129 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "button_counter:button_counter_inst\|next_debug_LED " "Latch button_counter:button_counter_inst\|next_debug_LED has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA button_counter:button_counter_inst\|state\[0\] " "Ports D and ENA on the latch are fed by the same signal button_counter:button_counter_inst\|state\[0\]" {  } { { "button_counter.vhd" "" { Text "N:/Digital Systems/Lab4/button_counter.vhd" 184 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1508199924129 ""}  } { { "button_counter.vhd" "" { Text "N:/Digital Systems/Lab4/button_counter.vhd" 18 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1508199924129 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "button_counter:button_counter_inst\|\\button_sm:wait_time\[2\] " "Latch button_counter:button_counter_inst\|\\button_sm:wait_time\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA button_counter:button_counter_inst\|state\[2\] " "Ports D and ENA on the latch are fed by the same signal button_counter:button_counter_inst\|state\[2\]" {  } { { "button_counter.vhd" "" { Text "N:/Digital Systems/Lab4/button_counter.vhd" 184 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1508199924129 ""}  } {  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1508199924129 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "button_counter:button_counter_inst\|\\button_sm:wait_time\[1\] " "Latch button_counter:button_counter_inst\|\\button_sm:wait_time\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA button_counter:button_counter_inst\|state\[2\] " "Ports D and ENA on the latch are fed by the same signal button_counter:button_counter_inst\|state\[2\]" {  } { { "button_counter.vhd" "" { Text "N:/Digital Systems/Lab4/button_counter.vhd" 184 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1508199924129 ""}  } {  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1508199924129 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "RW GND " "Pin \"RW\" is stuck at GND" {  } { { "toplevel.vhd" "" { Text "N:/Digital Systems/Lab4/toplevel.vhd" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1508199924160 "|toplevel|RW"} { "Warning" "WMLS_MLS_STUCK_PIN" "DB7 GND " "Pin \"DB7\" is stuck at GND" {  } { { "toplevel.vhd" "" { Text "N:/Digital Systems/Lab4/toplevel.vhd" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1508199924160 "|toplevel|DB7"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1508199924160 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1508199924239 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1508199925082 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1508199925082 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "4 " "Design contains 4 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Clk_in " "No output dependent on input pin \"Clk_in\"" {  } { { "toplevel.vhd" "" { Text "N:/Digital Systems/Lab4/toplevel.vhd" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1508199925270 "|toplevel|Clk_in"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ms_in " "No output dependent on input pin \"ms_in\"" {  } { { "toplevel.vhd" "" { Text "N:/Digital Systems/Lab4/toplevel.vhd" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1508199925270 "|toplevel|ms_in"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "us_in " "No output dependent on input pin \"us_in\"" {  } { { "toplevel.vhd" "" { Text "N:/Digital Systems/Lab4/toplevel.vhd" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1508199925270 "|toplevel|us_in"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Button " "No output dependent on input pin \"Button\"" {  } { { "toplevel.vhd" "" { Text "N:/Digital Systems/Lab4/toplevel.vhd" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1508199925270 "|toplevel|Button"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1508199925270 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "162 " "Implemented 162 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "6 " "Implemented 6 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1508199925270 ""} { "Info" "ICUT_CUT_TM_OPINS" "13 " "Implemented 13 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1508199925270 ""} { "Info" "ICUT_CUT_TM_LCELLS" "143 " "Implemented 143 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1508199925270 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1508199925270 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 52 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 52 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "685 " "Peak virtual memory: 685 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1508199925332 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Oct 16 17:25:25 2017 " "Processing ended: Mon Oct 16 17:25:25 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1508199925332 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1508199925332 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:22 " "Total CPU time (on all processors): 00:00:22" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1508199925332 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1508199925332 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1508199926770 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Standard Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1508199926770 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Oct 16 17:25:26 2017 " "Processing started: Mon Oct 16 17:25:26 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1508199926770 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1508199926770 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off toplevel -c toplevel " "Command: quartus_fit --read_settings_files=off --write_settings_files=off toplevel -c toplevel" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1508199926770 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1508199926864 ""}
{ "Info" "0" "" "Project  = toplevel" {  } {  } 0 0 "Project  = toplevel" 0 0 "Fitter" 0 0 1508199926864 ""}
{ "Info" "0" "" "Revision = toplevel" {  } {  } 0 0 "Revision = toplevel" 0 0 "Fitter" 0 0 1508199926864 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1508199927004 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1508199927004 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "toplevel EP4CE115F29C7 " "Selected device EP4CE115F29C7 for design \"toplevel\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1508199927051 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1508199927098 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1508199927114 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1508199927411 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29C7 " "Device EP4CE40F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1508199927520 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29I7 " "Device EP4CE40F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1508199927520 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29C7 " "Device EP4CE30F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1508199927520 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29I7 " "Device EP4CE30F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1508199927520 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29C7 " "Device EP4CE55F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1508199927520 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29I7 " "Device EP4CE55F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1508199927520 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29C7 " "Device EP4CE75F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1508199927520 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29I7 " "Device EP4CE75F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1508199927520 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F29I7 " "Device EP4CE115F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1508199927520 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1508199927520 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ F4 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location F4" {  } { { "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "N:/Digital Systems/Lab4/" { { 0 { 0 ""} 0 292 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1508199927536 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "N:/Digital Systems/Lab4/" { { 0 { 0 ""} 0 294 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1508199927536 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ P3 " "Pin ~ALTERA_DCLK~ is reserved at location P3" {  } { { "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "N:/Digital Systems/Lab4/" { { 0 { 0 ""} 0 296 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1508199927536 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ N7 " "Pin ~ALTERA_DATA0~ is reserved at location N7" {  } { { "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "N:/Digital Systems/Lab4/" { { 0 { 0 ""} 0 298 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1508199927536 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ P28 " "Pin ~ALTERA_nCEO~ is reserved at location P28" {  } { { "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "N:/Digital Systems/Lab4/" { { 0 { 0 ""} 0 300 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1508199927536 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1508199927536 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1508199927536 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "4 19 " "No exact pin location assignment(s) for 4 pins of 19 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1508199928216 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "22 " "TimeQuest Timing Analyzer is analyzing 22 combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1508199928403 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "toplevel.sdc " "Synopsys Design Constraints File file not found: 'toplevel.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1508199928403 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1508199928403 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "button_counter_inst\|\\button_sm:functionFlag\[0\]~0\|combout " "Node \"button_counter_inst\|\\button_sm:functionFlag\[0\]~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1508199928403 ""} { "Warning" "WSTA_SCC_NODE" "button_counter_inst\|\\button_sm:functionFlag\[0\]~0\|dataa " "Node \"button_counter_inst\|\\button_sm:functionFlag\[0\]~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1508199928403 ""}  } {  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1508199928403 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "button_counter_inst\|ms_cntr\[0\]~0\|combout " "Node \"button_counter_inst\|ms_cntr\[0\]~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1508199928403 ""} { "Warning" "WSTA_SCC_NODE" "button_counter_inst\|ms_cntr\[0\]~0\|datac " "Node \"button_counter_inst\|ms_cntr\[0\]~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1508199928403 ""}  } { { "button_counter.vhd" "" { Text "N:/Digital Systems/Lab4/button_counter.vhd" 25 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1508199928403 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: button_counter_inst\|Mux25~0  from: dataa  to: combout " "Cell: button_counter_inst\|Mux25~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1508199928403 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: button_counter_inst\|Mux8~0  from: datac  to: combout " "Cell: button_counter_inst\|Mux8~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1508199928403 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: button_counter_inst\|\\button_sm:functionFlag\[0\]~0  from: datac  to: combout " "Cell: button_counter_inst\|\\button_sm:functionFlag\[0\]~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1508199928403 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1508199928403 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1508199928403 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1508199928403 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1508199928403 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Clk~input (placed in PIN Y2 (CLK2, DIFFCLK_1p)) " "Automatically promoted node Clk~input (placed in PIN Y2 (CLK2, DIFFCLK_1p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1508199928419 ""}  } { { "toplevel.vhd" "" { Text "N:/Digital Systems/Lab4/toplevel.vhd" 6 0 0 } } { "temporary_test_loc" "" { Generic "N:/Digital Systems/Lab4/" { { 0 { 0 ""} 0 287 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1508199928419 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "counter:counter_inst\|clk_cntr\[15\]  " "Automatically promoted node counter:counter_inst\|clk_cntr\[15\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1508199928419 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "counter:counter_inst\|Add0~30 " "Destination node counter:counter_inst\|Add0~30" {  } { { "ieee/1993/numeric_std_vhdl1993.vhd" "" { Text "c:/intelfpga/17.0/quartus/libraries/vhdl/ieee/1993/numeric_std_vhdl1993.vhd" 1244 -1 0 } } { "temporary_test_loc" "" { Generic "N:/Digital Systems/Lab4/" { { 0 { 0 ""} 0 160 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1508199928419 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "button_counter:button_counter_inst\|state\[1\] " "Destination node button_counter:button_counter_inst\|state\[1\]" {  } { { "button_counter.vhd" "" { Text "N:/Digital Systems/Lab4/button_counter.vhd" 184 -1 0 } } { "temporary_test_loc" "" { Generic "N:/Digital Systems/Lab4/" { { 0 { 0 ""} 0 31 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1508199928419 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "button_counter:button_counter_inst\|state\[2\] " "Destination node button_counter:button_counter_inst\|state\[2\]" {  } { { "button_counter.vhd" "" { Text "N:/Digital Systems/Lab4/button_counter.vhd" 184 -1 0 } } { "temporary_test_loc" "" { Generic "N:/Digital Systems/Lab4/" { { 0 { 0 ""} 0 30 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1508199928419 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "button_counter:button_counter_inst\|state\[3\] " "Destination node button_counter:button_counter_inst\|state\[3\]" {  } { { "button_counter.vhd" "" { Text "N:/Digital Systems/Lab4/button_counter.vhd" 184 -1 0 } } { "temporary_test_loc" "" { Generic "N:/Digital Systems/Lab4/" { { 0 { 0 ""} 0 29 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1508199928419 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "counter:counter_inst\|Equal0~2 " "Destination node counter:counter_inst\|Equal0~2" {  } { { "counter.vhd" "" { Text "N:/Digital Systems/Lab4/counter.vhd" 23 -1 0 } } { "temporary_test_loc" "" { Generic "N:/Digital Systems/Lab4/" { { 0 { 0 ""} 0 164 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1508199928419 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1508199928419 ""}  } { { "counter.vhd" "" { Text "N:/Digital Systems/Lab4/counter.vhd" 19 -1 0 } } { "temporary_test_loc" "" { Generic "N:/Digital Systems/Lab4/" { { 0 { 0 ""} 0 108 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1508199928419 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "button_counter:button_counter_inst\|Mux29~5  " "Automatically promoted node button_counter:button_counter_inst\|Mux29~5 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1508199928419 ""}  } { { "button_counter.vhd" "" { Text "N:/Digital Systems/Lab4/button_counter.vhd" 31 -1 0 } } { "temporary_test_loc" "" { Generic "N:/Digital Systems/Lab4/" { { 0 { 0 ""} 0 263 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1508199928419 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "button_counter:button_counter_inst\|Mux17~0  " "Automatically promoted node button_counter:button_counter_inst\|Mux17~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1508199928419 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "button_counter:button_counter_inst\|Mux2~4 " "Destination node button_counter:button_counter_inst\|Mux2~4" {  } { { "button_counter.vhd" "" { Text "N:/Digital Systems/Lab4/button_counter.vhd" 31 -1 0 } } { "temporary_test_loc" "" { Generic "N:/Digital Systems/Lab4/" { { 0 { 0 ""} 0 194 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1508199928419 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1508199928419 ""}  } { { "button_counter.vhd" "" { Text "N:/Digital Systems/Lab4/button_counter.vhd" 31 -1 0 } } { "temporary_test_loc" "" { Generic "N:/Digital Systems/Lab4/" { { 0 { 0 ""} 0 190 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1508199928419 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "button_counter:button_counter_inst\|Mux28~3  " "Automatically promoted node button_counter:button_counter_inst\|Mux28~3 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1508199928419 ""}  } { { "button_counter.vhd" "" { Text "N:/Digital Systems/Lab4/button_counter.vhd" 31 -1 0 } } { "temporary_test_loc" "" { Generic "N:/Digital Systems/Lab4/" { { 0 { 0 ""} 0 245 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1508199928419 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1508199928731 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1508199928731 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1508199928731 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1508199928731 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1508199928731 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1508199928731 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1508199928731 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1508199928731 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1508199928746 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1508199928746 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1508199928746 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "4 unused 2.5V 4 0 0 " "Number of I/O pins in group: 4 (unused VREF, 2.5V VCCIO, 4 input, 0 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1508199928746 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1508199928746 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1508199928746 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use 2.5V 16 40 " "I/O bank number 1 does not use VREF pins and has 2.5V VCCIO pins. 16 total pin(s) used --  40 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1508199928746 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 1 62 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  62 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1508199928746 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 73 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  73 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1508199928746 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 71 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  71 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1508199928746 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 1 64 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  64 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1508199928746 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 57 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  57 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1508199928746 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use 2.5V 1 71 " "I/O bank number 7 does not use VREF pins and has 2.5V VCCIO pins. 1 total pin(s) used --  71 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1508199928746 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 71 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  71 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1508199928746 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1508199928746 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1508199928746 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1508199928777 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1508199928793 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1508199930699 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1508199930809 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1508199930840 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1508199934309 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:03 " "Fitter placement operations ending: elapsed time is 00:00:03" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1508199934309 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1508199934653 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "2 X0_Y37 X10_Y48 " "Router estimated peak interconnect usage is 2% of the available device resources in the region that extends from location X0_Y37 to location X10_Y48" {  } { { "loc" "" { Generic "N:/Digital Systems/Lab4/" { { 1 { 0 "Router estimated peak interconnect usage is 2% of the available device resources in the region that extends from location X0_Y37 to location X10_Y48"} { { 12 { 0 ""} 0 37 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1508199937263 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1508199937263 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1508199938403 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1508199938403 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1508199938403 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.23 " "Total time spent on timing analysis during the Fitter is 0.23 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1508199938575 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1508199938591 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1508199938813 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1508199938813 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1508199939003 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1508199939324 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "N:/Digital Systems/Lab4/output_files/toplevel.fit.smsg " "Generated suppressed messages file N:/Digital Systems/Lab4/output_files/toplevel.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1508199939718 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 11 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 11 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1631 " "Peak virtual memory: 1631 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1508199940749 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Oct 16 17:25:40 2017 " "Processing ended: Mon Oct 16 17:25:40 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1508199940749 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1508199940749 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:19 " "Total CPU time (on all processors): 00:00:19" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1508199940749 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1508199940749 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1508199942734 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Standard Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1508199942734 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Oct 16 17:25:42 2017 " "Processing started: Mon Oct 16 17:25:42 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1508199942734 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1508199942734 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off toplevel -c toplevel " "Command: quartus_asm --read_settings_files=off --write_settings_files=off toplevel -c toplevel" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1508199942734 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1508199943109 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1508199945350 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1508199945460 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "574 " "Peak virtual memory: 574 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1508199946116 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Oct 16 17:25:46 2017 " "Processing ended: Mon Oct 16 17:25:46 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1508199946116 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1508199946116 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1508199946116 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1508199946116 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1508199946882 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1508199947538 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus Prime " "Running Quartus Prime TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Standard Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1508199947554 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Oct 16 17:25:47 2017 " "Processing started: Mon Oct 16 17:25:47 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1508199947554 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1508199947554 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta toplevel -c toplevel " "Command: quartus_sta toplevel -c toplevel" {  } {  } 0 0 "Command: %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1508199947554 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "TimeQuest Timing Analyzer" 0 0 1508199947679 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "TimeQuest Timing Analyzer" 0 -1 1508199947882 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "TimeQuest Timing Analyzer" 0 -1 1508199947882 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1508199947944 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1508199947944 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "22 " "TimeQuest Timing Analyzer is analyzing 22 combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "TimeQuest Timing Analyzer" 0 -1 1508199948319 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "toplevel.sdc " "Synopsys Design Constraints File file not found: 'toplevel.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "TimeQuest Timing Analyzer" 0 -1 1508199948413 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1508199948413 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name Clk Clk " "create_clock -period 1.000 -name Clk Clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1508199948413 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name button_counter:button_counter_inst\|state\[0\] button_counter:button_counter_inst\|state\[0\] " "create_clock -period 1.000 -name button_counter:button_counter_inst\|state\[0\] button_counter:button_counter_inst\|state\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1508199948413 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name counter:counter_inst\|clk_cntr\[15\] counter:counter_inst\|clk_cntr\[15\] " "create_clock -period 1.000 -name counter:counter_inst\|clk_cntr\[15\] counter:counter_inst\|clk_cntr\[15\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1508199948413 ""}  } {  } 0 332105 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1508199948413 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "button_counter_inst\|ms_cntr\[0\]~0\|combout " "Node \"button_counter_inst\|ms_cntr\[0\]~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1508199948413 ""} { "Warning" "WSTA_SCC_NODE" "button_counter_inst\|ms_cntr\[0\]~0\|datac " "Node \"button_counter_inst\|ms_cntr\[0\]~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1508199948413 ""}  } { { "button_counter.vhd" "" { Text "N:/Digital Systems/Lab4/button_counter.vhd" 25 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "TimeQuest Timing Analyzer" 0 -1 1508199948413 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "button_counter_inst\|\\button_sm:functionFlag\[0\]~0\|combout " "Node \"button_counter_inst\|\\button_sm:functionFlag\[0\]~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1508199948413 ""} { "Warning" "WSTA_SCC_NODE" "button_counter_inst\|\\button_sm:functionFlag\[0\]~0\|datab " "Node \"button_counter_inst\|\\button_sm:functionFlag\[0\]~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1508199948413 ""}  } {  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "TimeQuest Timing Analyzer" 0 -1 1508199948413 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: button_counter_inst\|Mux25~0  from: datad  to: combout " "Cell: button_counter_inst\|Mux25~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1508199948413 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: button_counter_inst\|Mux8~0  from: datab  to: combout " "Cell: button_counter_inst\|Mux8~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1508199948413 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: button_counter_inst\|\\button_sm:functionFlag\[0\]~0  from: dataa  to: combout " "Cell: button_counter_inst\|\\button_sm:functionFlag\[0\]~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1508199948413 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "TimeQuest Timing Analyzer" 0 -1 1508199948413 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1508199948413 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1508199948413 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "TimeQuest Timing Analyzer" 0 0 1508199948413 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1508199948476 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1508199948538 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1508199948538 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -6.084 " "Worst-case setup slack is -6.084" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1508199948554 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1508199948554 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.084             -38.497 counter:counter_inst\|clk_cntr\[15\]  " "   -6.084             -38.497 counter:counter_inst\|clk_cntr\[15\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1508199948554 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.502             -63.508 button_counter:button_counter_inst\|state\[0\]  " "   -5.502             -63.508 button_counter:button_counter_inst\|state\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1508199948554 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.927             -66.598 Clk  " "   -3.927             -66.598 Clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1508199948554 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1508199948554 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.286 " "Worst-case hold slack is -0.286" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1508199948569 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1508199948569 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.286              -0.717 button_counter:button_counter_inst\|state\[0\]  " "   -0.286              -0.717 button_counter:button_counter_inst\|state\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1508199948569 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.024               0.000 counter:counter_inst\|clk_cntr\[15\]  " "    0.024               0.000 counter:counter_inst\|clk_cntr\[15\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1508199948569 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.654               0.000 Clk  " "    0.654               0.000 Clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1508199948569 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1508199948569 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1508199948601 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1508199948616 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1508199948632 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1508199948632 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -36.410 Clk  " "   -3.000             -36.410 Clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1508199948632 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285             -21.845 counter:counter_inst\|clk_cntr\[15\]  " "   -1.285             -21.845 counter:counter_inst\|clk_cntr\[15\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1508199948632 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.813             -44.461 button_counter:button_counter_inst\|state\[0\]  " "   -0.813             -44.461 button_counter:button_counter_inst\|state\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1508199948632 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1508199948632 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1508199948819 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1508199948835 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1508199949101 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: button_counter_inst\|Mux25~0  from: datad  to: combout " "Cell: button_counter_inst\|Mux25~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1508199949163 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: button_counter_inst\|Mux8~0  from: datab  to: combout " "Cell: button_counter_inst\|Mux8~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1508199949163 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: button_counter_inst\|\\button_sm:functionFlag\[0\]~0  from: dataa  to: combout " "Cell: button_counter_inst\|\\button_sm:functionFlag\[0\]~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1508199949163 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "TimeQuest Timing Analyzer" 0 -1 1508199949163 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1508199949163 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1508199949194 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1508199949194 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -5.391 " "Worst-case setup slack is -5.391" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1508199949210 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1508199949210 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.391             -33.048 counter:counter_inst\|clk_cntr\[15\]  " "   -5.391             -33.048 counter:counter_inst\|clk_cntr\[15\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1508199949210 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.308             -59.355 button_counter:button_counter_inst\|state\[0\]  " "   -5.308             -59.355 button_counter:button_counter_inst\|state\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1508199949210 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.544             -58.663 Clk  " "   -3.544             -58.663 Clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1508199949210 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1508199949210 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.239 " "Worst-case hold slack is -0.239" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1508199949241 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1508199949241 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.239              -0.634 button_counter:button_counter_inst\|state\[0\]  " "   -0.239              -0.634 button_counter:button_counter_inst\|state\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1508199949241 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.008              -0.008 counter:counter_inst\|clk_cntr\[15\]  " "   -0.008              -0.008 counter:counter_inst\|clk_cntr\[15\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1508199949241 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.599               0.000 Clk  " "    0.599               0.000 Clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1508199949241 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1508199949241 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1508199949257 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1508199949273 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1508199949304 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1508199949304 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -36.410 Clk  " "   -3.000             -36.410 Clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1508199949304 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285             -21.845 counter:counter_inst\|clk_cntr\[15\]  " "   -1.285             -21.845 counter:counter_inst\|clk_cntr\[15\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1508199949304 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.747             -36.894 button_counter:button_counter_inst\|state\[0\]  " "   -0.747             -36.894 button_counter:button_counter_inst\|state\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1508199949304 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1508199949304 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1508199949570 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: button_counter_inst\|Mux25~0  from: datad  to: combout " "Cell: button_counter_inst\|Mux25~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1508199949695 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: button_counter_inst\|Mux8~0  from: datab  to: combout " "Cell: button_counter_inst\|Mux8~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1508199949695 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: button_counter_inst\|\\button_sm:functionFlag\[0\]~0  from: dataa  to: combout " "Cell: button_counter_inst\|\\button_sm:functionFlag\[0\]~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1508199949695 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "TimeQuest Timing Analyzer" 0 -1 1508199949695 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1508199949695 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1508199949695 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1508199949695 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.987 " "Worst-case setup slack is -2.987" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1508199949726 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1508199949726 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.987             -16.078 counter:counter_inst\|clk_cntr\[15\]  " "   -2.987             -16.078 counter:counter_inst\|clk_cntr\[15\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1508199949726 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.566             -22.027 button_counter:button_counter_inst\|state\[0\]  " "   -2.566             -22.027 button_counter:button_counter_inst\|state\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1508199949726 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.453             -21.643 Clk  " "   -1.453             -21.643 Clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1508199949726 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1508199949726 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.258 " "Worst-case hold slack is -0.258" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1508199949741 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1508199949741 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.258              -1.247 button_counter:button_counter_inst\|state\[0\]  " "   -0.258              -1.247 button_counter:button_counter_inst\|state\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1508199949741 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.165               0.000 counter:counter_inst\|clk_cntr\[15\]  " "    0.165               0.000 counter:counter_inst\|clk_cntr\[15\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1508199949741 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.231               0.000 Clk  " "    0.231               0.000 Clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1508199949741 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1508199949741 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1508199949773 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1508199949804 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1508199949820 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1508199949820 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -30.593 Clk  " "   -3.000             -30.593 Clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1508199949820 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -17.000 counter:counter_inst\|clk_cntr\[15\]  " "   -1.000             -17.000 counter:counter_inst\|clk_cntr\[15\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1508199949820 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.264              -7.237 button_counter:button_counter_inst\|state\[0\]  " "   -0.264              -7.237 button_counter:button_counter_inst\|state\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1508199949820 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1508199949820 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1508199950601 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1508199950601 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 12 s Quartus Prime " "Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 12 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "737 " "Peak virtual memory: 737 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1508199950882 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Oct 16 17:25:50 2017 " "Processing ended: Mon Oct 16 17:25:50 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1508199950882 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1508199950882 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1508199950882 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1508199950882 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 76 s " "Quartus Prime Full Compilation was successful. 0 errors, 76 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1508199952914 ""}
