

================================================================
== Vitis HLS Report for 'A_IO_L2_in_intra_trans'
================================================================
* Date:           Thu Sep 12 16:26:58 2024

* Version:        2023.1.1 (Build 3869133 on Jun 15 2023)
* Project:        hls_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu200-fsgd2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.193 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        1|      515|  5.000 ns|  2.575 us|    1|  515|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +--------------------------------------------------------------+----------------------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |                                                              |                                                    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |                           Instance                           |                       Module                       |   min   |   max   |    min   |    max   | min | max |   Type  |
        +--------------------------------------------------------------+----------------------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_A_IO_L2_in_intra_trans_Pipeline_VITIS_LOOP_62_1_VI_fu_38  |A_IO_L2_in_intra_trans_Pipeline_VITIS_LOOP_62_1_VI  |      514|      514|  2.570 us|  2.570 us|  514|  514|       no|
        +--------------------------------------------------------------+----------------------------------------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|        2|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|       32|      279|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|       23|    -|
|Register             |        -|     -|        3|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     0|       35|      304|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1440|  2280|   788160|   394080|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4320|  6840|  2364480|  1182240|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +--------------------------------------------------------------+----------------------------------------------------+---------+----+----+-----+-----+
    |                           Instance                           |                       Module                       | BRAM_18K| DSP| FF | LUT | URAM|
    +--------------------------------------------------------------+----------------------------------------------------+---------+----+----+-----+-----+
    |grp_A_IO_L2_in_intra_trans_Pipeline_VITIS_LOOP_62_1_VI_fu_38  |A_IO_L2_in_intra_trans_Pipeline_VITIS_LOOP_62_1_VI  |        0|   0|  32|  279|    0|
    +--------------------------------------------------------------+----------------------------------------------------+---------+----+----+-----+-----+
    |Total                                                         |                                                    |        0|   0|  32|  279|    0|
    +--------------------------------------------------------------+----------------------------------------------------+---------+----+----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------------+----------+----+---+----+------------+------------+
    |          Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------------+----------+----+---+----+------------+------------+
    |ap_block_state2_on_subcall_done  |       and|   0|  0|   2|           1|           1|
    +---------------------------------+----------+----+---+----+------------+------------+
    |Total                            |          |   0|  0|   2|           1|           1|
    +---------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +---------------------+----+-----------+-----+-----------+
    |         Name        | LUT| Input Size| Bits| Total Bits|
    +---------------------+----+-----------+-----+-----------+
    |ap_NS_fsm            |  14|          3|    1|          3|
    |fifo_A_PE_1_0_write  |   9|          2|    1|          2|
    +---------------------+----+-----------+-----+-----------+
    |Total                |  23|          5|    2|          5|
    +---------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------------------------------------------------+---+----+-----+-----------+
    |                                    Name                                   | FF| LUT| Bits| Const Bits|
    +---------------------------------------------------------------------------+---+----+-----+-----------+
    |ap_CS_fsm                                                                  |  2|   0|    2|          0|
    |grp_A_IO_L2_in_intra_trans_Pipeline_VITIS_LOOP_62_1_VI_fu_38_ap_start_reg  |  1|   0|    1|          0|
    +---------------------------------------------------------------------------+---+----+-----+-----------+
    |Total                                                                      |  3|   0|    3|          0|
    +---------------------------------------------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------------+-----+-----+------------+------------------------+--------------+
|           RTL Ports          | Dir | Bits|  Protocol  |      Source Object     |    C Type    |
+------------------------------+-----+-----+------------+------------------------+--------------+
|ap_clk                        |   in|    1|  ap_ctrl_hs|  A_IO_L2_in_intra_trans|  return value|
|ap_rst                        |   in|    1|  ap_ctrl_hs|  A_IO_L2_in_intra_trans|  return value|
|ap_start                      |   in|    1|  ap_ctrl_hs|  A_IO_L2_in_intra_trans|  return value|
|ap_done                       |  out|    1|  ap_ctrl_hs|  A_IO_L2_in_intra_trans|  return value|
|ap_idle                       |  out|    1|  ap_ctrl_hs|  A_IO_L2_in_intra_trans|  return value|
|ap_ready                      |  out|    1|  ap_ctrl_hs|  A_IO_L2_in_intra_trans|  return value|
|local_A_address0              |  out|    3|   ap_memory|                 local_A|         array|
|local_A_ce0                   |  out|    1|   ap_memory|                 local_A|         array|
|local_A_q0                    |   in|  512|   ap_memory|                 local_A|         array|
|fifo_A_PE_1_0_din             |  out|   64|     ap_fifo|           fifo_A_PE_1_0|       pointer|
|fifo_A_PE_1_0_num_data_valid  |   in|    2|     ap_fifo|           fifo_A_PE_1_0|       pointer|
|fifo_A_PE_1_0_fifo_cap        |   in|    2|     ap_fifo|           fifo_A_PE_1_0|       pointer|
|fifo_A_PE_1_0_full_n          |   in|    1|     ap_fifo|           fifo_A_PE_1_0|       pointer|
|fifo_A_PE_1_0_write           |  out|    1|     ap_fifo|           fifo_A_PE_1_0|       pointer|
|intra_trans_en                |   in|    1|     ap_none|          intra_trans_en|        scalar|
+------------------------------+-----+-----+------------+------------------------+--------------+

