/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire [32:0] _00_;
  wire [22:0] _01_;
  reg [6:0] _02_;
  reg [4:0] _03_;
  reg [17:0] _04_;
  reg [24:0] celloutsig_0_0z;
  wire [5:0] celloutsig_0_10z;
  wire [7:0] celloutsig_0_11z;
  wire [2:0] celloutsig_0_12z;
  wire [24:0] celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire [4:0] celloutsig_0_17z;
  wire [4:0] celloutsig_0_18z;
  wire [8:0] celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire [5:0] celloutsig_0_20z;
  wire celloutsig_0_21z;
  reg [4:0] celloutsig_0_22z;
  wire [4:0] celloutsig_0_24z;
  wire celloutsig_0_25z;
  wire [3:0] celloutsig_0_26z;
  wire celloutsig_0_27z;
  wire celloutsig_0_28z;
  wire celloutsig_0_29z;
  wire celloutsig_0_2z;
  wire celloutsig_0_30z;
  wire [13:0] celloutsig_0_31z;
  wire [4:0] celloutsig_0_32z;
  wire celloutsig_0_33z;
  wire celloutsig_0_34z;
  wire celloutsig_0_37z;
  wire [11:0] celloutsig_0_3z;
  wire [14:0] celloutsig_0_40z;
  wire [2:0] celloutsig_0_41z;
  wire celloutsig_0_42z;
  wire celloutsig_0_43z;
  wire [2:0] celloutsig_0_44z;
  wire [5:0] celloutsig_0_45z;
  wire celloutsig_0_47z;
  wire [2:0] celloutsig_0_49z;
  wire celloutsig_0_4z;
  wire [3:0] celloutsig_0_50z;
  wire celloutsig_0_51z;
  wire celloutsig_0_53z;
  wire celloutsig_0_58z;
  wire celloutsig_0_59z;
  wire celloutsig_0_5z;
  reg [21:0] celloutsig_0_60z;
  wire [14:0] celloutsig_0_65z;
  wire celloutsig_0_66z;
  wire [3:0] celloutsig_0_67z;
  wire celloutsig_0_6z;
  wire celloutsig_0_72z;
  wire celloutsig_0_77z;
  wire celloutsig_0_7z;
  wire [4:0] celloutsig_0_82z;
  wire celloutsig_0_84z;
  wire [22:0] celloutsig_0_8z;
  wire [24:0] celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire [2:0] celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire celloutsig_1_14z;
  wire celloutsig_1_15z;
  wire [15:0] celloutsig_1_16z;
  wire celloutsig_1_18z;
  wire [13:0] celloutsig_1_19z;
  wire [2:0] celloutsig_1_1z;
  wire [9:0] celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire [11:0] celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire [4:0] celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_53z = ~(celloutsig_0_18z[3] & celloutsig_0_4z);
  assign celloutsig_1_3z = ~(in_data[140] & celloutsig_1_0z);
  assign celloutsig_0_66z = !(celloutsig_0_3z[7] ? celloutsig_0_59z : celloutsig_0_16z);
  assign celloutsig_0_29z = !(celloutsig_0_11z[5] ? celloutsig_0_21z : celloutsig_0_3z[2]);
  assign celloutsig_1_5z = ~(celloutsig_1_0z | in_data[168]);
  assign celloutsig_0_37z = celloutsig_0_16z | celloutsig_0_17z[2];
  assign celloutsig_1_14z = celloutsig_1_0z | celloutsig_1_1z[0];
  assign celloutsig_0_9z = { in_data[21:11], celloutsig_0_3z, celloutsig_0_6z, celloutsig_0_6z } + { in_data[72:71], celloutsig_0_8z };
  reg [22:0] _13_;
  always_ff @(negedge clkin_data[96], posedge clkin_data[64])
    if (clkin_data[64]) _13_ <= 23'h000000;
    else _13_ <= { celloutsig_0_8z[22:1], celloutsig_0_29z };
  assign { _01_[22:14], _00_[32:31], _01_[11:0] } = _13_;
  always_ff @(posedge celloutsig_1_19z[0], negedge clkin_data[64])
    if (!clkin_data[64]) _02_ <= 7'h00;
    else _02_ <= { _01_[17], celloutsig_0_15z, celloutsig_0_67z, celloutsig_0_1z };
  always_ff @(posedge clkin_data[96], posedge clkin_data[64])
    if (clkin_data[64]) _03_ <= 5'h00;
    else _03_ <= { celloutsig_0_45z[3:0], celloutsig_0_16z };
  reg [21:0] _16_;
  always_ff @(posedge clkin_data[96], posedge clkin_data[64])
    if (clkin_data[64]) _16_ <= 22'h000000;
    else _16_ <= { celloutsig_0_45z[2:0], celloutsig_0_4z, celloutsig_0_10z, celloutsig_0_25z, celloutsig_0_6z, celloutsig_0_82z, _03_ };
  assign out_data[21:0] = _16_;
  always_ff @(posedge celloutsig_1_19z[0], posedge clkin_data[64])
    if (clkin_data[64]) _04_ <= 18'h00000;
    else _04_ <= { celloutsig_0_18z[4:2], celloutsig_0_18z, celloutsig_0_15z, celloutsig_0_15z, celloutsig_0_4z, celloutsig_0_10z, celloutsig_0_2z };
  assign celloutsig_0_40z = { celloutsig_0_3z[8:5], celloutsig_0_18z, celloutsig_0_18z, celloutsig_0_34z } & { celloutsig_0_31z, celloutsig_0_5z };
  assign celloutsig_0_49z = { celloutsig_0_44z[1:0], celloutsig_0_5z } & { celloutsig_0_29z, celloutsig_0_28z, celloutsig_0_42z };
  assign celloutsig_0_4z = celloutsig_0_3z[6:2] == in_data[48:44];
  assign celloutsig_1_12z = celloutsig_1_2z[6:4] == celloutsig_1_10z;
  assign celloutsig_0_25z = celloutsig_0_24z[4:1] == celloutsig_0_3z[8:5];
  assign celloutsig_0_33z = { celloutsig_0_20z[2:0], celloutsig_0_30z, celloutsig_0_5z, celloutsig_0_7z, celloutsig_0_5z, celloutsig_0_15z, celloutsig_0_4z, celloutsig_0_2z } === celloutsig_0_13z[20:11];
  assign celloutsig_1_8z = celloutsig_1_7z[3:0] === celloutsig_1_4z[9:6];
  assign celloutsig_0_51z = { celloutsig_0_50z[3:1], celloutsig_0_42z, celloutsig_0_25z, celloutsig_0_1z } >= { celloutsig_0_9z[2:0], celloutsig_0_47z, celloutsig_0_29z, celloutsig_0_14z };
  assign celloutsig_0_72z = celloutsig_0_3z[7:2] >= celloutsig_0_65z[12:7];
  assign celloutsig_1_11z = celloutsig_1_4z[9:0] >= { celloutsig_1_7z[2:0], celloutsig_1_1z, celloutsig_1_10z, celloutsig_1_6z };
  assign celloutsig_0_15z = { celloutsig_0_8z[3], celloutsig_0_4z, celloutsig_0_6z } >= celloutsig_0_0z[22:20];
  assign celloutsig_0_1z = in_data[66:61] >= in_data[6:1];
  assign celloutsig_0_77z = { celloutsig_0_60z[21:2], celloutsig_0_3z } > { celloutsig_0_32z[3:2], celloutsig_0_40z, celloutsig_0_31z, celloutsig_0_72z };
  assign celloutsig_1_6z = { celloutsig_1_1z[1:0], celloutsig_1_3z } > in_data[177:175];
  assign celloutsig_1_9z = celloutsig_1_4z[3:0] > { celloutsig_1_5z, celloutsig_1_0z, celloutsig_1_5z, celloutsig_1_5z };
  assign celloutsig_1_18z = { celloutsig_1_11z, celloutsig_1_10z, celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_15z, celloutsig_1_10z, celloutsig_1_4z, celloutsig_1_11z } > { celloutsig_1_16z[15:1], celloutsig_1_9z, celloutsig_1_15z, celloutsig_1_2z };
  assign celloutsig_0_21z = { celloutsig_0_13z[9:8], celloutsig_0_14z, celloutsig_0_17z, celloutsig_0_12z } > celloutsig_0_3z[10:0];
  assign celloutsig_0_43z = { _01_[20:14], _00_[32] } && celloutsig_0_31z[11:4];
  assign celloutsig_0_5z = celloutsig_0_0z[23:4] && { in_data[21:3], celloutsig_0_1z };
  assign celloutsig_0_7z = { celloutsig_0_0z[18:9], celloutsig_0_6z, celloutsig_0_1z } && { in_data[26:17], celloutsig_0_6z, celloutsig_0_4z };
  assign celloutsig_1_13z = { celloutsig_1_4z[4:0], celloutsig_1_3z, celloutsig_1_10z, celloutsig_1_12z } && { celloutsig_1_4z[10:9], celloutsig_1_9z, celloutsig_1_12z, celloutsig_1_8z, celloutsig_1_3z, celloutsig_1_0z, celloutsig_1_10z };
  assign celloutsig_0_84z = ! { _02_[2], celloutsig_0_77z, celloutsig_0_32z, celloutsig_0_58z, celloutsig_0_66z };
  assign celloutsig_1_0z = ! in_data[106:102];
  assign celloutsig_0_28z = ! in_data[34:21];
  assign celloutsig_0_44z = { celloutsig_0_42z, celloutsig_0_15z, celloutsig_0_16z } % { 1'h1, celloutsig_0_29z, celloutsig_0_29z };
  assign celloutsig_0_67z = { celloutsig_0_40z[2:0], celloutsig_0_16z } % { 1'h1, celloutsig_0_60z[12:10] };
  assign celloutsig_1_10z = celloutsig_1_1z % { 1'h1, in_data[107:106] };
  assign celloutsig_1_19z = { celloutsig_1_13z, celloutsig_1_4z, celloutsig_1_15z } % { 1'h1, celloutsig_1_16z[12:1], celloutsig_1_9z };
  assign celloutsig_0_31z = { celloutsig_0_17z[3:0], celloutsig_0_27z, celloutsig_0_18z, celloutsig_0_12z, celloutsig_0_25z } % { 1'h1, celloutsig_0_18z[2:1], celloutsig_0_4z, celloutsig_0_19z, in_data[0] };
  assign celloutsig_0_32z = celloutsig_0_13z[19:15] % { 1'h1, celloutsig_0_13z[16:13] };
  assign celloutsig_0_41z = { _04_[2:1], celloutsig_0_25z } % { 1'h1, celloutsig_0_11z[6], celloutsig_0_14z };
  assign celloutsig_1_1z = { in_data[185:184], celloutsig_1_0z } % { 1'h1, celloutsig_1_0z, in_data[96] };
  assign celloutsig_1_4z = { celloutsig_1_2z[3:0], celloutsig_1_1z, celloutsig_1_3z, celloutsig_1_1z, celloutsig_1_0z } % { 1'h1, celloutsig_1_3z, celloutsig_1_2z };
  assign celloutsig_0_12z = { celloutsig_0_10z[1:0], celloutsig_0_6z } % { 1'h1, celloutsig_0_1z, in_data[0] };
  assign celloutsig_0_18z = celloutsig_0_17z % { 1'h1, in_data[35:32] };
  assign celloutsig_0_24z = celloutsig_0_17z % { 1'h1, celloutsig_0_10z[3:0] };
  assign celloutsig_0_42z = { celloutsig_0_13z[12:2], celloutsig_0_5z } != { celloutsig_0_24z[1], celloutsig_0_41z, celloutsig_0_22z, celloutsig_0_30z, celloutsig_0_25z, celloutsig_0_34z };
  assign celloutsig_0_6z = celloutsig_0_0z[22:15] != { celloutsig_0_0z[17:12], celloutsig_0_1z, celloutsig_0_1z };
  assign celloutsig_0_14z = celloutsig_0_0z[20] & celloutsig_0_12z[1];
  assign celloutsig_0_2z = in_data[26] & celloutsig_0_1z;
  assign celloutsig_0_47z = | { celloutsig_0_43z, celloutsig_0_42z, celloutsig_0_37z, celloutsig_0_26z, celloutsig_0_24z, celloutsig_0_7z };
  assign celloutsig_0_59z = | celloutsig_0_31z[13:9];
  assign celloutsig_1_15z = | { celloutsig_1_14z, celloutsig_1_12z, celloutsig_1_10z, celloutsig_1_9z, celloutsig_1_7z, celloutsig_1_1z, celloutsig_1_0z };
  assign celloutsig_0_16z = | celloutsig_0_8z[5:3];
  assign celloutsig_0_20z = celloutsig_0_10z >> { celloutsig_0_3z[4], celloutsig_0_5z, celloutsig_0_12z, celloutsig_0_5z };
  assign celloutsig_0_82z = { celloutsig_0_65z[4:1], celloutsig_0_42z } >> _04_[6:2];
  assign celloutsig_0_26z = { celloutsig_0_18z[2:0], celloutsig_0_15z } >> celloutsig_0_3z[6:3];
  assign celloutsig_0_45z = in_data[53:48] <<< { celloutsig_0_40z[2], celloutsig_0_24z };
  assign celloutsig_1_7z = { celloutsig_1_5z, celloutsig_1_5z, celloutsig_1_6z, celloutsig_1_0z, celloutsig_1_6z } <<< { celloutsig_1_2z[5:2], celloutsig_1_6z };
  assign celloutsig_0_11z = { in_data[11:5], celloutsig_0_4z } <<< celloutsig_0_8z[18:11];
  assign celloutsig_0_19z = { celloutsig_0_3z[11:4], celloutsig_0_1z } <<< { celloutsig_0_18z[1], celloutsig_0_14z, celloutsig_0_18z, celloutsig_0_14z, celloutsig_0_2z };
  assign celloutsig_0_3z = celloutsig_0_0z[22:11] - { celloutsig_0_0z[20:13], celloutsig_0_1z, celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_2z };
  assign celloutsig_0_50z = { celloutsig_0_16z, celloutsig_0_37z, celloutsig_0_4z, celloutsig_0_1z } ~^ celloutsig_0_40z[14:11];
  assign celloutsig_0_65z = { celloutsig_0_60z[17:16], celloutsig_0_6z, celloutsig_0_22z, celloutsig_0_45z, celloutsig_0_33z } ~^ celloutsig_0_0z[15:1];
  assign celloutsig_0_8z = celloutsig_0_0z[24:2] ~^ { celloutsig_0_3z[10:4], celloutsig_0_7z, celloutsig_0_6z, celloutsig_0_6z, celloutsig_0_4z, celloutsig_0_3z };
  assign celloutsig_1_2z = { celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_1z } ~^ in_data[191:182];
  assign celloutsig_0_10z = in_data[20:15] ~^ celloutsig_0_8z[17:12];
  assign celloutsig_1_16z = { celloutsig_1_4z[6:1], celloutsig_1_11z, celloutsig_1_1z, celloutsig_1_9z, celloutsig_1_7z } ~^ { celloutsig_1_14z, celloutsig_1_10z, celloutsig_1_2z, celloutsig_1_6z, celloutsig_1_6z };
  assign celloutsig_0_13z = { celloutsig_0_9z[11:2], celloutsig_0_5z, celloutsig_0_7z, celloutsig_0_3z, celloutsig_0_5z } ~^ { in_data[82:67], celloutsig_0_11z, celloutsig_0_2z };
  assign celloutsig_0_17z = celloutsig_0_0z[19:15] ~^ celloutsig_0_3z[9:5];
  always_latch
    if (!clkin_data[64]) celloutsig_0_0z = 25'h0000000;
    else if (!clkin_data[32]) celloutsig_0_0z = in_data[77:53];
  always_latch
    if (!clkin_data[64]) celloutsig_0_60z = 22'h000000;
    else if (!clkin_data[0]) celloutsig_0_60z = { celloutsig_0_12z, celloutsig_0_1z, celloutsig_0_53z, celloutsig_0_29z, celloutsig_0_49z, celloutsig_0_11z, celloutsig_0_49z, celloutsig_0_34z, celloutsig_0_42z };
  always_latch
    if (!clkin_data[64]) celloutsig_0_22z = 5'h00;
    else if (!clkin_data[0]) celloutsig_0_22z = celloutsig_0_8z[19:15];
  assign celloutsig_0_34z = ~((celloutsig_0_28z & celloutsig_0_28z) | (celloutsig_0_3z[3] & celloutsig_0_22z[1]));
  assign celloutsig_0_58z = ~((celloutsig_0_3z[3] & celloutsig_0_51z) | (celloutsig_0_19z[2] & celloutsig_0_10z[4]));
  assign celloutsig_0_27z = ~((celloutsig_0_10z[0] & celloutsig_0_6z) | (celloutsig_0_17z[0] & celloutsig_0_19z[4]));
  assign celloutsig_0_30z = ~((in_data[20] & celloutsig_0_15z) | (celloutsig_0_16z & celloutsig_0_18z[0]));
  assign { _00_[30:16], _00_[1:0] } = { celloutsig_0_24z, celloutsig_0_41z, celloutsig_0_47z, celloutsig_0_49z, celloutsig_0_12z, celloutsig_0_5z, celloutsig_0_2z };
  assign _01_[13:12] = _00_[32:31];
  assign { out_data[128], out_data[109:96], out_data[32] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_84z };
endmodule
