#Build: Fabric Compiler 2020.3, Build 62942, Sep 29 13:34 2020
#Install: D:\pango\PDS_2020.3\bin
#Application name: pds_shell.exe
#OS: Windows 10 10.0.18363
#Hostname: DESKTOP-FPVEJ74
Generated by Fabric Compiler (version 2020.3 build 62942) at Mon May 30 10:15:48 2022
Compiling verification operator library.
Compiling common defs.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Building architecture model.
Loading device packaging model 'MBG324'.
Reading design from pnr DB.
Start Report Post-PnR timing.
Constructing timing graph ...
Timing graph has been constructed successfully
C: STA-3009: The clock u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/DQS_CLK_REGIONAL[0]_Inferred is not connected to any clock endpoints,it will be treated as a normal port or pin.
C: STA-3009: The clock u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/DQS_CLK_REGIONAL[1]_Inferred is not connected to any clock endpoints,it will be treated as a normal port or pin.
C: STA-3009: The clock u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/DQS_CLK_REGIONAL[2]_Inferred is not connected to any clock endpoints,it will be treated as a normal port or pin.
C: STA-3009: The clock u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/DQS_CLK_REGIONAL[3]_Inferred is not connected to any clock endpoints,it will be treated as a normal port or pin.
C: STA-3009: The clock u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/DQS_CLK_REGIONAL[4]_Inferred is not connected to any clock endpoints,it will be treated as a normal port or pin.
C: STA-3009: The clock u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[3]_Inferred is not connected to any clock endpoints,it will be treated as a normal port or pin.
C: STA-3009: The clock u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[4]_Inferred is not connected to any clock endpoints,it will be treated as a normal port or pin.
C: STA-3009: The clock u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[5]_Inferred is not connected to any clock endpoints,it will be treated as a normal port or pin.
C: STA-3009: The clock u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[6]_Inferred is not connected to any clock endpoints,it will be treated as a normal port or pin.
C: STA-3009: The clock u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[7]_Inferred is not connected to any clock endpoints,it will be treated as a normal port or pin.
C: STA-3009: The clock u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[10]_Inferred is not connected to any clock endpoints,it will be treated as a normal port or pin.
C: STA-3009: The clock u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[11]_Inferred is not connected to any clock endpoints,it will be treated as a normal port or pin.
C: STA-3009: The clock u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[12]_Inferred is not connected to any clock endpoints,it will be treated as a normal port or pin.
C: STA-3009: The clock u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[27]_Inferred is not connected to any clock endpoints,it will be treated as a normal port or pin.
C: STA-3009: The clock u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[28]_Inferred is not connected to any clock endpoints,it will be treated as a normal port or pin.
C: STA-3009: The clock u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[29]_Inferred is not connected to any clock endpoints,it will be treated as a normal port or pin.
C: STA-3009: The clock u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[32]_Inferred is not connected to any clock endpoints,it will be treated as a normal port or pin.
C: STA-3009: The clock u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[33]_Inferred is not connected to any clock endpoints,it will be treated as a normal port or pin.
C: STA-3009: The clock u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[34]_Inferred is not connected to any clock endpoints,it will be treated as a normal port or pin.
C: STA-3009: The clock u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[35]_Inferred is not connected to any clock endpoints,it will be treated as a normal port or pin.
C: STA-3009: The clock u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[36]_Inferred is not connected to any clock endpoints,it will be treated as a normal port or pin.
C: STA-3009: The clock u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[2]_Inferred is not connected to any clock endpoints,it will be treated as a normal port or pin.
C: STA-3009: The clock u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[9]_Inferred is not connected to any clock endpoints,it will be treated as a normal port or pin.
C: STA-3009: The clock u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[17]_Inferred is not connected to any clock endpoints,it will be treated as a normal port or pin.
C: STA-3009: The clock u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[18]_Inferred is not connected to any clock endpoints,it will be treated as a normal port or pin.
C: STA-3009: The clock u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[19]_Inferred is not connected to any clock endpoints,it will be treated as a normal port or pin.
C: STA-3009: The clock u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[20]_Inferred is not connected to any clock endpoints,it will be treated as a normal port or pin.
C: STA-3009: The clock u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[21]_Inferred is not connected to any clock endpoints,it will be treated as a normal port or pin.
C: STA-3009: The clock u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[22]_Inferred is not connected to any clock endpoints,it will be treated as a normal port or pin.
C: STA-3009: The clock u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[23]_Inferred is not connected to any clock endpoints,it will be treated as a normal port or pin.
C: STA-3009: The clock u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[24]_Inferred is not connected to any clock endpoints,it will be treated as a normal port or pin.
C: STA-3009: The clock u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[25]_Inferred is not connected to any clock endpoints,it will be treated as a normal port or pin.
C: STA-3009: The clock u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[31]_Inferred is not connected to any clock endpoints,it will be treated as a normal port or pin.
C: STA-3009: The clock u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[37]_Inferred is not connected to any clock endpoints,it will be treated as a normal port or pin.
C: STA-3009: The clock u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[40]_Inferred is not connected to any clock endpoints,it will be treated as a normal port or pin.
C: STA-3009: The clock u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[41]_Inferred is not connected to any clock endpoints,it will be treated as a normal port or pin.
C: STA-3009: The clock u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[42]_Inferred is not connected to any clock endpoints,it will be treated as a normal port or pin.
C: STA-3009: The clock u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[43]_Inferred is not connected to any clock endpoints,it will be treated as a normal port or pin.
C: STA-3009: The clock u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[44]_Inferred is not connected to any clock endpoints,it will be treated as a normal port or pin.
C: STA-3009: The clock u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[45]_Inferred is not connected to any clock endpoints,it will be treated as a normal port or pin.
C: STA-3009: The clock u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[46]_Inferred is not connected to any clock endpoints,it will be treated as a normal port or pin.
C: STA-3009: The clock u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[47]_Inferred is not connected to any clock endpoints,it will be treated as a normal port or pin.
C: STA-3009: The clock u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[48]_Inferred is not connected to any clock endpoints,it will be treated as a normal port or pin.
C: STA-3009: The clock u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[49]_Inferred is not connected to any clock endpoints,it will be treated as a normal port or pin.
C: STA-3009: The clock u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[51]_Inferred is not connected to any clock endpoints,it will be treated as a normal port or pin.
C: STA-3009: The clock u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[52]_Inferred is not connected to any clock endpoints,it will be treated as a normal port or pin.
C: STA-3009: The clock u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[55]_Inferred is not connected to any clock endpoints,it will be treated as a normal port or pin.
C: STA-3009: The clock u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[56]_Inferred is not connected to any clock endpoints,it will be treated as a normal port or pin.
C: STA-3009: The clock u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[57]_Inferred is not connected to any clock endpoints,it will be treated as a normal port or pin.
C: STA-3009: The clock u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[58]_Inferred is not connected to any clock endpoints,it will be treated as a normal port or pin.
C: STA-3009: The clock u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[59]_Inferred is not connected to any clock endpoints,it will be treated as a normal port or pin.
Check timing ...
C: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/opit_0/CLK_REGIONAL' (gopDQS_DDC.CLK_REGIONAL) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs1_dut/opit_0/CLK_REGIONAL' (gopDQS_DDC.CLK_REGIONAL) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs2_dut/opit_0/CLK_REGIONAL' (gopDQS_DDC.CLK_REGIONAL) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs3_dut/opit_0/CLK_REGIONAL' (gopDQS_DDC.CLK_REGIONAL) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs4_dut/opit_0/CLK_REGIONAL' (gopDQS_DDC.CLK_REGIONAL) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/genblk2.iob_08_09_dut/opit_2_O/SYSCLK' (gopIOMDDR.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/genblk3.iob_30_31_dut/opit_2_O/SYSCLK' (gopIOMDDR.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iob_02_dut/opit_1_IOL/SYSCLK' (gopOMDDR.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iob_16_17_dut/opit_3_IOL/SYSCLK' (gopOMDDR.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iob_18_dut/opit_1_IOL/SYSCLK' (gopOMDDR.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iob_19_dut/opit_1_IOL/SYSCLK' (gopOMDDR.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iob_20_dut/opit_1_IOL/SYSCLK' (gopOMDDR.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iob_21_dut/opit_1_IOL/SYSCLK' (gopOMDDR.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iob_22_dut/opit_1_IOL/SYSCLK' (gopOMDDR.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iob_23_dut/opit_1_IOL/SYSCLK' (gopOMDDR.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iob_24_dut/opit_1_IOL/SYSCLK' (gopOMDDR.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iob_25_dut/opit_1_IOL/SYSCLK' (gopOMDDR.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iob_37_dut/opit_1_IOL/SYSCLK' (gopOMDDR.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iob_40_dut/opit_1_IOL/SYSCLK' (gopOMDDR.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iob_41_dut/opit_1_IOL/SYSCLK' (gopOMDDR.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iob_42_dut/opit_1_IOL/SYSCLK' (gopOMDDR.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iob_43_dut/opit_1_IOL/SYSCLK' (gopOMDDR.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iob_44_dut/opit_1_IOL/SYSCLK' (gopOMDDR.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iob_45_dut/opit_1_IOL/SYSCLK' (gopOMDDR.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iob_46_dut/opit_1_IOL/SYSCLK' (gopOMDDR.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iob_47_dut/opit_1_IOL/SYSCLK' (gopOMDDR.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iob_48_dut/opit_1_IOL/SYSCLK' (gopOMDDR.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iob_49_dut/opit_1_IOL/SYSCLK' (gopOMDDR.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iob_51_dut/opit_1_IOL/SYSCLK' (gopOMDDR.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iob_52_dut/opit_1_IOL/SYSCLK' (gopOMDDR.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iob_55_dut/opit_1_IOL/SYSCLK' (gopOMDDR.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iob_56_dut/opit_1_IOL/SYSCLK' (gopOMDDR.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iob_57_dut/opit_1_IOL/SYSCLK' (gopOMDDR.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iob_58_dut/opit_1_IOL/SYSCLK' (gopOMDDR.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iob_59_dut/opit_1_IOL/SYSCLK' (gopOMDDR.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/gateop_inv_IO/SYSCLK' (gopIOMDDRDEL.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr4_dut/gateop_inv_IO/SYSCLK' (gopIOMDDRDEL.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr5_dut/gateop_inv_IO/SYSCLK' (gopIOMDDRDEL.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr6_dut/gateop_inv_IO/SYSCLK' (gopIOMDDRDEL.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr7_dut/gateop_inv_IO/SYSCLK' (gopIOMDDRDEL.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr10_dut/gateop_inv_IO/SYSCLK' (gopIOMDDRDEL.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr11_dut/gateop_inv_IO/SYSCLK' (gopIOMDDRDEL.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr12_dut/gateop_inv_IO/SYSCLK' (gopIOMDDRDEL.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr27_dut/gateop_inv_IO/SYSCLK' (gopIOMDDRDEL.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr28_dut/gateop_inv_IO/SYSCLK' (gopIOMDDRDEL.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr29_dut/gateop_inv_IO/SYSCLK' (gopIOMDDRDEL.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr32_dut/gateop_inv_IO/SYSCLK' (gopIOMDDRDEL.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr33_dut/gateop_inv_IO/SYSCLK' (gopIOMDDRDEL.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr34_dut/gateop_inv_IO/SYSCLK' (gopIOMDDRDEL.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr35_dut/gateop_inv_IO/SYSCLK' (gopIOMDDRDEL.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr36_dut/gateop_inv_IO/SYSCLK' (gopIOMDDRDEL.SYSCLK) has no clock, timing propagation is disabled at the pin.
W: Timing-4086: Port 'cmos_scl' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'cmos_scl' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'cmos_sda' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'cmos_sda' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'pad_dq_ch0[0]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'pad_dq_ch0[0]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'pad_dq_ch0[1]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'pad_dq_ch0[1]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'pad_dq_ch0[2]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'pad_dq_ch0[2]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'pad_dq_ch0[3]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'pad_dq_ch0[3]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'pad_dq_ch0[4]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'pad_dq_ch0[4]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'pad_dq_ch0[5]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'pad_dq_ch0[5]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'pad_dq_ch0[6]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'pad_dq_ch0[6]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'pad_dq_ch0[7]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'pad_dq_ch0[7]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'pad_dq_ch0[8]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'pad_dq_ch0[8]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'pad_dq_ch0[9]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'pad_dq_ch0[9]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'pad_dq_ch0[10]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'pad_dq_ch0[10]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'pad_dq_ch0[11]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'pad_dq_ch0[11]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'pad_dq_ch0[12]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'pad_dq_ch0[12]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'pad_dq_ch0[13]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'pad_dq_ch0[13]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'pad_dq_ch0[14]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'pad_dq_ch0[14]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'pad_dq_ch0[15]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'pad_dq_ch0[15]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'pad_dqs_ch0[0]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'pad_dqs_ch0[0]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'pad_dqs_ch0[1]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'pad_dqs_ch0[1]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'pad_dqsn_ch0[0]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'pad_dqsn_ch0[0]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'pad_dqsn_ch0[1]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'pad_dqsn_ch0[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'cmos_xclk' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'led_out[0]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'led_out[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'led_out[2]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'led_t' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_addr_ch0[0]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_addr_ch0[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_addr_ch0[2]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_addr_ch0[3]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_addr_ch0[4]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_addr_ch0[5]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_addr_ch0[6]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_addr_ch0[7]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_addr_ch0[8]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_addr_ch0[9]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_addr_ch0[10]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_addr_ch0[11]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_addr_ch0[12]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_addr_ch0[13]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_addr_ch0[14]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_addr_ch0[15]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_ba_ch0[0]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_ba_ch0[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_ba_ch0[2]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_casn_ch0' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_cke_ch0' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_csn_ch0' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_ddr_clk_w' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_ddr_clkn_w' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_dm_rdqs_ch0[0]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_dm_rdqs_ch0[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_loop_out' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_loop_out_h' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_odt_ch0' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_rasn_ch0' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_rstn_ch0' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_wen_ch0' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'sd_dclk' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'sd_mosi' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'sd_ncs' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'tmds_clk_n' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'tmds_clk_p' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'tmds_data_n[0]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'tmds_data_n[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'tmds_data_n[2]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'tmds_data_p[0]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'tmds_data_p[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'tmds_data_p[2]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'uart_tx' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'cmos_db[0]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'cmos_db[1]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'cmos_db[2]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'cmos_db[3]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'cmos_db[4]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'cmos_db[5]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'cmos_db[6]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'cmos_db[7]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'cmos_href' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'cmos_vsync' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'key_button[0]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'key_button[1]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'pad_loop_in' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'pad_loop_in_h' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'rst_n' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'sd_miso' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'uart_rx' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'weight_ctrl_button' is not constrained, it is treated as combinational input.
Begin dump timing report
Detailed Timing Report:

----------------------------------------------------------------------------------------------------
| Tool Version : Fabric Compiler (version 2020.3 <build 62942>)
| Date         : Mon May 30 10:15:54 2022
| Design       : top
| Device       : PGL22G
| Speed Grade  : -6
| Package      : MBG324
----------------------------------------------------------------------------------------------------
----------------------------------------------------------------------------------------------------
| Timing Models: Pre-silicon
| Tcl Command  : report_timing 
----------------------------------------------------------------------------------------------------

Timing analysis mode : multi corner

 Clock Summary:                                                                                     
****************************************************************************************************
                                                                           Clock   Non-clock        
 Clock                    Period       Waveform       Type                 Loads       Loads  Sources
----------------------------------------------------------------------------------------------------
 sys_clk                  20.000       {0 10}         Declared               507           2  {sys_clk}
 coms_pclk                10.000       {0 5}          Declared                69           0  {cmos_pclk}
 sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
                          15.384       {0 7.692}      Generated (sys_clk)    185           0  {video_pll_m0/u_pll_e1/goppll/CLKOUT0}
 sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred
                          3.076        {0 1.538}      Generated (sys_clk)     49           0  {video_pll_m0/u_pll_e1/goppll/CLKOUT1}
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/DQS_CLK_REGIONAL[0]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/DQS_CLK_REGIONAL[1]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/DQS_CLK_REGIONAL[2]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/DQS_CLK_REGIONAL[3]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                          10.000       {0 5}          Generated (sys_clk)    356           0  {u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3}
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
                          20.000       {0 10}         Generated (sys_clk)    159           0  {u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1}
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred
                          2.500        {0 1.25}       Generated (sys_clk)     21           1  {u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT0}
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred
                          5.000        {0 2.5}        Generated (sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred)
                                                                               1           0  {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/gopclkdiv/CLKDIV}
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/DQS_CLK_REGIONAL[4]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[3]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/DQSI_DELAY_Inferred
                          1000.000     {0 500}        Declared                 8           0  {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/opit_0/DQSI_DEL}
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[4]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[5]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[6]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[7]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[10]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[11]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[12]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[27]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs2_dut/DQSI_DELAY_Inferred
                          1000.000     {0 500}        Declared                 8           0  {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs2_dut/opit_0/DQSI_DEL}
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[28]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[29]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[32]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[33]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[34]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[35]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[36]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/RCLK_Inferred
                          1000.000     {0 500}        Declared                10           0  {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/opit_0/CLK_R}
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[2]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/WCLK_DELAY_Inferred
                          1000.000     {0 500}        Declared                 9           0  {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/opit_0/WCLK_DEL}
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[9]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/WCLK_Inferred
                          1000.000     {0 500}        Declared                 1           0  {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/opit_0/WCLK}
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs1_dut/RCLK_Inferred
                          1000.000     {0 500}        Declared                 9           0  {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs1_dut/opit_0/CLK_R}
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[17]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs1_dut/WCLK_Inferred
                          1000.000     {0 500}        Declared                 9           0  {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs1_dut/opit_0/WCLK}
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[18]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[19]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[20]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[21]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[22]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[23]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[24]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[25]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs2_dut/RCLK_Inferred
                          1000.000     {0 500}        Declared                10           0  {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs2_dut/opit_0/CLK_R}
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs2_dut/WCLK_DELAY_Inferred
                          1000.000     {0 500}        Declared                 9           0  {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs2_dut/opit_0/WCLK_DEL}
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[31]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs2_dut/WCLK_Inferred
                          1000.000     {0 500}        Declared                 1           0  {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs2_dut/opit_0/WCLK}
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[37]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs3_dut/RCLK_Inferred
                          1000.000     {0 500}        Declared                12           0  {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs3_dut/opit_0/CLK_R}
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[40]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs3_dut/WCLK_Inferred
                          1000.000     {0 500}        Declared                12           0  {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs3_dut/opit_0/WCLK}
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[41]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[42]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[43]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[44]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[45]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[46]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[47]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[48]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[49]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[51]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[52]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs4_dut/RCLK_Inferred
                          1000.000     {0 500}        Declared                 5           0  {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs4_dut/opit_0/CLK_R}
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[55]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs4_dut/WCLK_Inferred
                          1000.000     {0 500}        Declared                 5           0  {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs4_dut/opit_0/WCLK}
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[56]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[57]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[58]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[59]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
====================================================================================================

 Clock Groups:                                                                                    
**************************************************************************************************
 Clock Group                   Group Type                 clocks                                  
--------------------------------------------------------------------------------------------------
 Inferred_clock_group          asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/DQS_CLK_REGIONAL[0]_Inferred
 Inferred_clock_group_0        asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/DQS_CLK_REGIONAL[1]_Inferred
 Inferred_clock_group_1        asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/DQS_CLK_REGIONAL[2]_Inferred
 Inferred_clock_group_2        asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/DQS_CLK_REGIONAL[3]_Inferred
 Inferred_clock_group_3        asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/DQS_CLK_REGIONAL[4]_Inferred
 Inferred_clock_group_4        asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[3]_Inferred
 Inferred_clock_group_5        asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/DQSI_DELAY_Inferred
 Inferred_clock_group_6        asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[4]_Inferred
 Inferred_clock_group_7        asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[5]_Inferred
 Inferred_clock_group_8        asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[6]_Inferred
 Inferred_clock_group_9        asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[7]_Inferred
 Inferred_clock_group_10       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[10]_Inferred
 Inferred_clock_group_11       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[11]_Inferred
 Inferred_clock_group_12       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[12]_Inferred
 Inferred_clock_group_13       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[27]_Inferred
 Inferred_clock_group_14       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs2_dut/DQSI_DELAY_Inferred
 Inferred_clock_group_15       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[28]_Inferred
 Inferred_clock_group_16       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[29]_Inferred
 Inferred_clock_group_17       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[32]_Inferred
 Inferred_clock_group_18       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[33]_Inferred
 Inferred_clock_group_19       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[34]_Inferred
 Inferred_clock_group_20       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[35]_Inferred
 Inferred_clock_group_21       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[36]_Inferred
 Inferred_clock_group_22       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/RCLK_Inferred
 Inferred_clock_group_23       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[2]_Inferred
 Inferred_clock_group_24       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/WCLK_DELAY_Inferred
 Inferred_clock_group_25       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[9]_Inferred
 Inferred_clock_group_26       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/WCLK_Inferred
 Inferred_clock_group_27       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs1_dut/RCLK_Inferred
 Inferred_clock_group_28       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[17]_Inferred
 Inferred_clock_group_29       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs1_dut/WCLK_Inferred
 Inferred_clock_group_30       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[18]_Inferred
 Inferred_clock_group_31       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[19]_Inferred
 Inferred_clock_group_32       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[20]_Inferred
 Inferred_clock_group_33       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[21]_Inferred
 Inferred_clock_group_34       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[22]_Inferred
 Inferred_clock_group_35       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[23]_Inferred
 Inferred_clock_group_36       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[24]_Inferred
 Inferred_clock_group_37       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[25]_Inferred
 Inferred_clock_group_38       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs2_dut/RCLK_Inferred
 Inferred_clock_group_39       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs2_dut/WCLK_DELAY_Inferred
 Inferred_clock_group_40       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[31]_Inferred
 Inferred_clock_group_41       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs2_dut/WCLK_Inferred
 Inferred_clock_group_42       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[37]_Inferred
 Inferred_clock_group_43       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs3_dut/RCLK_Inferred
 Inferred_clock_group_44       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[40]_Inferred
 Inferred_clock_group_45       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs3_dut/WCLK_Inferred
 Inferred_clock_group_46       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[41]_Inferred
 Inferred_clock_group_47       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[42]_Inferred
 Inferred_clock_group_48       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[43]_Inferred
 Inferred_clock_group_49       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[44]_Inferred
 Inferred_clock_group_50       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[45]_Inferred
 Inferred_clock_group_51       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[46]_Inferred
 Inferred_clock_group_52       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[47]_Inferred
 Inferred_clock_group_53       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[48]_Inferred
 Inferred_clock_group_54       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[49]_Inferred
 Inferred_clock_group_55       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[51]_Inferred
 Inferred_clock_group_56       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[52]_Inferred
 Inferred_clock_group_57       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs4_dut/RCLK_Inferred
 Inferred_clock_group_58       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[55]_Inferred
 Inferred_clock_group_59       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs4_dut/WCLK_Inferred
 Inferred_clock_group_60       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[56]_Inferred
 Inferred_clock_group_61       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[57]_Inferred
 Inferred_clock_group_62       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[58]_Inferred
 Inferred_clock_group_63       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[59]_Inferred
==================================================================================================

 Performance Summary:                                                                               
****************************************************************************************************
                              Requested       Estimated      Requested      Estimated               
 Clock                        Frequency       Frequency      Period         Period             Slack
----------------------------------------------------------------------------------------------------
 sys_clk                     50.000 MHz     129.400 MHz         20.000          7.728         12.272
 coms_pclk                  100.000 MHz     264.131 MHz         10.000          3.786          6.214
 sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
                             65.003 MHz     167.532 MHz         15.384          5.969          9.415
 sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred
                            325.098 MHz     454.133 MHz          3.076          2.202          0.874
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                            100.000 MHz     153.421 MHz         10.000          6.518          3.482
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
                             50.000 MHz     137.931 MHz         20.000          7.250         12.750
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred
                            400.000 MHz    1360.544 MHz          2.500          0.735          1.765
====================================================================================================

Design Summary : Some Constraints Violated.

Setup Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk                sys_clk                     12.272       0.000              0           2057
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
                        sys_clk                     13.640       0.000              0              1
 coms_pclk              coms_pclk                    6.214       0.000              0            161
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                        coms_pclk                    4.665       0.000              0             10
 sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
                        sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
                                                     9.415       0.000              0            599
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                        sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
                                                    -3.465    -115.792             42             42
 sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred
                        sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred
                                                     0.874       0.000              0             93
 sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
                        sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred
                                                    -1.232     -34.414             28             28
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                        sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                                                     3.482       0.000              0           1706
 coms_pclk              sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                                                    10.714       0.000              0             14
 sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
                        sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                                                    -1.163     -11.618             10             10
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
                        sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
                                                    12.750       0.000              0            458
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred
                        sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
                                                     3.306       0.000              0             10
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred
                        sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred
                                                     1.765       0.000              0             48
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
                        sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred
                                                     1.695       0.000              0              9
====================================================================================================

Hold Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk                sys_clk                      0.196       0.000              0           2057
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
                        sys_clk                      4.366       0.000              0              1
 coms_pclk              coms_pclk                    0.235       0.000              0            161
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                        coms_pclk                    2.643       0.000              0             10
 sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
                        sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
                                                     0.199       0.000              0            599
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                        sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
                                                    -0.291      -2.777             10             42
 sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred
                        sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred
                                                     0.440       0.000              0             93
 sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
                        sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred
                                                    -0.136      -3.775             28             28
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                        sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                                                     0.290       0.000              0           1706
 coms_pclk              sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                                                    -3.707     -48.633             14             14
 sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
                        sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                                                    -0.301      -3.002             10             10
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
                        sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
                                                     0.209       0.000              0            458
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred
                        sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
                                                    -0.349      -1.776              6             10
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred
                        sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred
                                                     0.415       0.000              0             48
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
                        sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred
                                                     0.807       0.000              0              9
====================================================================================================

Recovery Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
                        sys_clk                     13.023       0.000              0            106
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                        coms_pclk                    4.569       0.000              0             36
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                        sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
                                                    -2.210     -69.043             36             36
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                        sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                                                     8.032       0.000              0             76
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
                        sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
                                                    17.368       0.000              0            128
====================================================================================================

Removal Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
                        sys_clk                      4.059       0.000              0            106
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                        coms_pclk                    2.856       0.000              0             36
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                        sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
                                                     0.138       0.000              0             36
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                        sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                                                     0.358       0.000              0             76
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
                        sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
                                                     0.548       0.000              0            128
====================================================================================================

Minimum Pulse Width Summary(Slow Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk                                             9.291       0.000              0            507
 coms_pclk                                           4.011       0.000              0             69
 sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
                                                     6.778       0.000              0            185
 sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred
                                                    -0.004      -0.032              8             49
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                                                     1.734       0.000              0            356
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
                                                     5.734       0.000              0            159
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred
                                                     0.392       0.000              0             21
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred
                                                     0.820       0.000              0              1
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/DQSI_DELAY_Inferred
                                                   499.146       0.000              0              8
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs2_dut/DQSI_DELAY_Inferred
                                                   499.146       0.000              0              8
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/RCLK_Inferred
                                                   499.272       0.000              0             10
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/WCLK_DELAY_Inferred
                                                   499.146       0.000              0              9
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/WCLK_Inferred
                                                   499.146       0.000              0              1
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs1_dut/RCLK_Inferred
                                                   499.272       0.000              0              9
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs1_dut/WCLK_Inferred
                                                   499.146       0.000              0              9
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs2_dut/RCLK_Inferred
                                                   499.272       0.000              0             10
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs2_dut/WCLK_DELAY_Inferred
                                                   499.146       0.000              0              9
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs2_dut/WCLK_Inferred
                                                   499.146       0.000              0              1
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs3_dut/RCLK_Inferred
                                                   499.272       0.000              0             12
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs3_dut/WCLK_Inferred
                                                   499.146       0.000              0             12
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs4_dut/RCLK_Inferred
                                                   499.272       0.000              0              5
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs4_dut/WCLK_Inferred
                                                   499.146       0.000              0              5
====================================================================================================

Setup Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk                sys_clk                     13.741       0.000              0           2057
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
                        sys_clk                     15.005       0.000              0              1
 coms_pclk              coms_pclk                    6.944       0.000              0            161
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                        coms_pclk                    5.809       0.000              0             10
 sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
                        sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
                                                    10.242       0.000              0            599
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                        sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
                                                    -2.993     -99.325             42             42
 sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred
                        sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred
                                                     1.341       0.000              0             93
 sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
                        sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred
                                                    -0.967     -27.014             28             28
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                        sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                                                     3.301       0.000              0           1706
 coms_pclk              sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                                                    10.715       0.000              0             14
 sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
                        sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                                                    -0.914      -9.124             10             10
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
                        sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
                                                    14.221       0.000              0            458
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred
                        sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
                                                     3.409       0.000              0             10
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred
                        sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred
                                                     1.850       0.000              0             48
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
                        sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred
                                                     2.248       0.000              0              9
====================================================================================================

Hold Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk                sys_clk                      0.227       0.000              0           2057
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
                        sys_clk                      3.752       0.000              0              1
 coms_pclk              coms_pclk                    0.275       0.000              0            161
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                        coms_pclk                    2.259       0.000              0             10
 sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
                        sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
                                                     0.225       0.000              0            599
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                        sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
                                                    -0.171      -1.628             10             42
 sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred
                        sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred
                                                     0.369       0.000              0             93
 sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
                        sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred
                                                    -0.061      -1.659             28             28
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                        sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                                                     0.316       0.000              0           1706
 coms_pclk              sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                                                    -2.877     -37.269             14             14
 sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
                        sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                                                    -0.178      -1.768             10             10
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
                        sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
                                                     0.246       0.000              0            458
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred
                        sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
                                                    -0.055      -0.097              4             10
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred
                        sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred
                                                     0.374       0.000              0             48
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
                        sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred
                                                     0.735       0.000              0              9
====================================================================================================

Recovery Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
                        sys_clk                     14.305       0.000              0            106
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                        coms_pclk                    5.707       0.000              0             36
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                        sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
                                                    -1.801     -54.813             36             36
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                        sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                                                     8.359       0.000              0             76
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
                        sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
                                                    17.886       0.000              0            128
====================================================================================================

Removal Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
                        sys_clk                      3.429       0.000              0            106
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                        coms_pclk                    2.441       0.000              0             36
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                        sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
                                                     0.228       0.000              0             36
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                        sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                                                     0.388       0.000              0             76
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
                        sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
                                                     0.569       0.000              0            128
====================================================================================================

Minimum Pulse Width Summary(Fast Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk                                             9.654       0.000              0            507
 coms_pclk                                           4.403       0.000              0             69
 sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
                                                     7.111       0.000              0            185
 sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred
                                                    -0.025      -0.200              8             49
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                                                     1.811       0.000              0            356
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
                                                     5.971       0.000              0            159
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred
                                                     0.386       0.000              0             21
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred
                                                     0.844       0.000              0              1
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/DQSI_DELAY_Inferred
                                                   499.146       0.000              0              8
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs2_dut/DQSI_DELAY_Inferred
                                                   499.146       0.000              0              8
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/RCLK_Inferred
                                                   499.272       0.000              0             10
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/WCLK_DELAY_Inferred
                                                   499.146       0.000              0              9
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/WCLK_Inferred
                                                   499.146       0.000              0              1
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs1_dut/RCLK_Inferred
                                                   499.272       0.000              0              9
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs1_dut/WCLK_Inferred
                                                   499.146       0.000              0              9
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs2_dut/RCLK_Inferred
                                                   499.272       0.000              0             10
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs2_dut/WCLK_DELAY_Inferred
                                                   499.146       0.000              0              9
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs2_dut/WCLK_Inferred
                                                   499.146       0.000              0              1
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs3_dut/RCLK_Inferred
                                                   499.272       0.000              0             12
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs3_dut/WCLK_Inferred
                                                   499.146       0.000              0             12
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs4_dut/RCLK_Inferred
                                                   499.272       0.000              0              5
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs4_dut/WCLK_Inferred
                                                   499.146       0.000              0              5
====================================================================================================

Slow Corner: 1100mV 85C
****************************************************************************************************
====================================================================================================

Startpoint  : sd_card_weight_inst/sd_card_top_m0/sd_card_cmd_m0/byte_cnt[10]/opit_0_inv_MUX4TO1Q/CLK
Endpoint    : sd_card_weight_inst/sd_card_top_m0/sd_card_cmd_m0/state_16/opit_0_inv_L5Q/CE
Path Group  : sys_clk
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.068  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.816
  Launch Clock Delay      :  4.495
  Clock Pessimism Removal :  0.611

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (falling edge)                           10.000      10.000 f                        
 B5                                                      0.000      10.000 f       sys_clk (port)   
                                   net (fanout=1)        0.093      10.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.200      11.293 f       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.293         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.066      11.359 f       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.310      12.669         _N23             
 USCM_74_104/CLK_USCM              td                    0.000      12.669 f       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=509)      1.826      14.495         sys_clk_g        
 CLMA_98_233/CLK                                                           f       sd_card_weight_inst/sd_card_top_m0/sd_card_cmd_m0/byte_cnt[10]/opit_0_inv_MUX4TO1Q/CLK

 CLMA_98_233/Q0                    tco                   0.241      14.736 r       sd_card_weight_inst/sd_card_top_m0/sd_card_cmd_m0/byte_cnt[10]/opit_0_inv_MUX4TO1Q/Q
                                   net (fanout=4)        0.662      15.398         sd_card_weight_inst/sd_card_top_m0/sd_card_cmd_m0/byte_cnt [10]
 CLMA_114_228/Y1                   td                    0.276      15.674 r       sd_card_weight_inst/sd_card_top_m0/sd_card_cmd_m0/N344_23/gateop_perm/Z
                                   net (fanout=1)        0.881      16.555         sd_card_weight_inst/sd_card_top_m0/sd_card_cmd_m0/_N5912
 CLMA_114_224/Y3                   td                    0.169      16.724 r       sd_card_weight_inst/sd_card_top_m0/sd_card_cmd_m0/N344_26/gateop_perm/Z
                                   net (fanout=1)        0.425      17.149         sd_card_weight_inst/sd_card_top_m0/sd_card_cmd_m0/_N5915
 CLMA_114_216/Y1                   td                    0.169      17.318 r       sd_card_weight_inst/sd_card_top_m0/sd_card_cmd_m0/N344_28/gateop_perm/Z
                                   net (fanout=4)        0.427      17.745         sd_card_weight_inst/sd_card_top_m0/sd_card_cmd_m0/N344
 CLMA_114_212/Y3                   td                    0.169      17.914 r       sd_card_weight_inst/sd_card_top_m0/sd_card_cmd_m0/N71_1/gateop_perm/Z
                                   net (fanout=1)        0.421      18.335         sd_card_weight_inst/sd_card_top_m0/sd_card_cmd_m0/N71
 CLMA_114_208/Y0                   td                    0.164      18.499 r       sd_card_weight_inst/sd_card_top_m0/sd_card_cmd_m0/N423_3/gateop_perm/Z
                                   net (fanout=1)        0.787      19.286         sd_card_weight_inst/sd_card_top_m0/sd_card_cmd_m0/_N5959
 CLMA_106_213/Y3                   td                    0.381      19.667 r       sd_card_weight_inst/sd_card_top_m0/sd_card_cmd_m0/N423_8/gateop_perm/Z
                                   net (fanout=2)        0.784      20.451         sd_card_weight_inst/sd_card_top_m0/sd_card_cmd_m0/N470
 CLMA_98_181/Y1                    td                    0.377      20.828 r       sd_card_weight_inst/sd_card_top_m0/sd_card_cmd_m0/N454_2_11/gateop_perm/Z
                                   net (fanout=13)       1.000      21.828         sd_card_weight_inst/sd_card_top_m0/sd_card_cmd_m0/N454
 CLMA_114_212/CE                                                           r       sd_card_weight_inst/sd_card_top_m0/sd_card_cmd_m0/state_16/opit_0_inv_L5Q/CE

 Data arrival time                                                  21.828         Logic Levels: 7  
                                                                                   Logic: 1.946ns(26.538%), Route: 5.387ns(73.462%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (falling edge)                           30.000      30.000 f                        
 B5                                                      0.000      30.000 f       sys_clk (port)   
                                   net (fanout=1)        0.093      30.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.020      31.113 f       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      31.113         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056      31.169 f       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.113      32.282         _N23             
 USCM_74_104/CLK_USCM              td                    0.000      32.282 f       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=509)      1.534      33.816         sys_clk_g        
 CLMA_114_212/CLK                                                          f       sd_card_weight_inst/sd_card_top_m0/sd_card_cmd_m0/state_16/opit_0_inv_L5Q/CLK
 clock pessimism                                         0.611      34.427                          
 clock uncertainty                                      -0.050      34.377                          

 Setup time                                             -0.277      34.100                          

 Data required time                                                 34.100                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 34.100                          
 Data arrival time                                                 -21.828                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        12.272                          
====================================================================================================

====================================================================================================

Startpoint  : sd_card_weight_inst/sd_card_top_m0/sd_card_cmd_m0/byte_cnt[10]/opit_0_inv_MUX4TO1Q/CLK
Endpoint    : sd_card_weight_inst/sd_card_top_m0/sd_card_cmd_m0/state_5/opit_0_inv_L5Q_perm/CE
Path Group  : sys_clk
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.068  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.816
  Launch Clock Delay      :  4.495
  Clock Pessimism Removal :  0.611

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (falling edge)                           10.000      10.000 f                        
 B5                                                      0.000      10.000 f       sys_clk (port)   
                                   net (fanout=1)        0.093      10.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.200      11.293 f       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.293         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.066      11.359 f       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.310      12.669         _N23             
 USCM_74_104/CLK_USCM              td                    0.000      12.669 f       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=509)      1.826      14.495         sys_clk_g        
 CLMA_98_233/CLK                                                           f       sd_card_weight_inst/sd_card_top_m0/sd_card_cmd_m0/byte_cnt[10]/opit_0_inv_MUX4TO1Q/CLK

 CLMA_98_233/Q0                    tco                   0.241      14.736 r       sd_card_weight_inst/sd_card_top_m0/sd_card_cmd_m0/byte_cnt[10]/opit_0_inv_MUX4TO1Q/Q
                                   net (fanout=4)        0.662      15.398         sd_card_weight_inst/sd_card_top_m0/sd_card_cmd_m0/byte_cnt [10]
 CLMA_114_228/Y1                   td                    0.276      15.674 r       sd_card_weight_inst/sd_card_top_m0/sd_card_cmd_m0/N344_23/gateop_perm/Z
                                   net (fanout=1)        0.881      16.555         sd_card_weight_inst/sd_card_top_m0/sd_card_cmd_m0/_N5912
 CLMA_114_224/Y3                   td                    0.169      16.724 r       sd_card_weight_inst/sd_card_top_m0/sd_card_cmd_m0/N344_26/gateop_perm/Z
                                   net (fanout=1)        0.425      17.149         sd_card_weight_inst/sd_card_top_m0/sd_card_cmd_m0/_N5915
 CLMA_114_216/Y1                   td                    0.169      17.318 r       sd_card_weight_inst/sd_card_top_m0/sd_card_cmd_m0/N344_28/gateop_perm/Z
                                   net (fanout=4)        0.427      17.745         sd_card_weight_inst/sd_card_top_m0/sd_card_cmd_m0/N344
 CLMA_114_212/Y3                   td                    0.169      17.914 r       sd_card_weight_inst/sd_card_top_m0/sd_card_cmd_m0/N71_1/gateop_perm/Z
                                   net (fanout=1)        0.421      18.335         sd_card_weight_inst/sd_card_top_m0/sd_card_cmd_m0/N71
 CLMA_114_208/Y0                   td                    0.164      18.499 r       sd_card_weight_inst/sd_card_top_m0/sd_card_cmd_m0/N423_3/gateop_perm/Z
                                   net (fanout=1)        0.787      19.286         sd_card_weight_inst/sd_card_top_m0/sd_card_cmd_m0/_N5959
 CLMA_106_213/Y3                   td                    0.381      19.667 r       sd_card_weight_inst/sd_card_top_m0/sd_card_cmd_m0/N423_8/gateop_perm/Z
                                   net (fanout=2)        0.784      20.451         sd_card_weight_inst/sd_card_top_m0/sd_card_cmd_m0/N470
 CLMA_98_181/Y1                    td                    0.377      20.828 r       sd_card_weight_inst/sd_card_top_m0/sd_card_cmd_m0/N454_2_11/gateop_perm/Z
                                   net (fanout=13)       1.000      21.828         sd_card_weight_inst/sd_card_top_m0/sd_card_cmd_m0/N454
 CLMA_114_212/CE                                                           r       sd_card_weight_inst/sd_card_top_m0/sd_card_cmd_m0/state_5/opit_0_inv_L5Q_perm/CE

 Data arrival time                                                  21.828         Logic Levels: 7  
                                                                                   Logic: 1.946ns(26.538%), Route: 5.387ns(73.462%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (falling edge)                           30.000      30.000 f                        
 B5                                                      0.000      30.000 f       sys_clk (port)   
                                   net (fanout=1)        0.093      30.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.020      31.113 f       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      31.113         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056      31.169 f       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.113      32.282         _N23             
 USCM_74_104/CLK_USCM              td                    0.000      32.282 f       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=509)      1.534      33.816         sys_clk_g        
 CLMA_114_212/CLK                                                          f       sd_card_weight_inst/sd_card_top_m0/sd_card_cmd_m0/state_5/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.611      34.427                          
 clock uncertainty                                      -0.050      34.377                          

 Setup time                                             -0.277      34.100                          

 Data required time                                                 34.100                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 34.100                          
 Data arrival time                                                 -21.828                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        12.272                          
====================================================================================================

====================================================================================================

Startpoint  : u_uart_decode/uart_rx_inst/cycle_cnt[13]/opit_0_inv_A2Q21/CLK
Endpoint    : u_uart_decode/uart_rx_inst/cycle_cnt[15]/opit_0_inv_A2Q21/Cin
Path Group  : sys_clk
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.773
  Launch Clock Delay      :  4.423
  Clock Pessimism Removal :  0.650

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N23             
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=509)      1.859       4.423         sys_clk_g        
 CLMA_86_136/CLK                                                           r       u_uart_decode/uart_rx_inst/cycle_cnt[13]/opit_0_inv_A2Q21/CLK

 CLMA_86_136/Q0                    tco                   0.261       4.684 r       u_uart_decode/uart_rx_inst/cycle_cnt[13]/opit_0_inv_A2Q21/Q0
                                   net (fanout=2)        0.416       5.100         u_uart_decode/uart_rx_inst/cycle_cnt [12]
 CLMS_86_133/Y1                    td                    0.382       5.482 r       u_uart_decode/uart_rx_inst/N146_14/gateop_perm/Z
                                   net (fanout=1)        0.876       6.358         u_uart_decode/uart_rx_inst/_N6268
 CLMS_86_129/Y0                    td                    0.214       6.572 r       u_uart_decode/uart_rx_inst/N146_17/gateop/Z
                                   net (fanout=6)        0.264       6.836         u_uart_decode/uart_rx_inst/_N4984
 CLMS_86_129/Y1                    td                    0.209       7.045 r       u_uart_decode/uart_rx_inst/N146_22/gateop_perm/Z
                                   net (fanout=9)        0.761       7.806         u_uart_decode/uart_rx_inst/N146
 CLMA_98_128/Y3                    td                    0.209       8.015 r       u_uart_decode/uart_rx_inst/N28_8/gateop_perm/Z
                                   net (fanout=5)        0.431       8.446         u_uart_decode/uart_rx_inst/N28
 CLMA_90_128/Y1                    td                    0.169       8.615 r       u_uart_decode/uart_rx_inst/N52_4[0]/gateop_perm/Z
                                   net (fanout=1)        0.260       8.875         u_uart_decode/uart_rx_inst/_N2779
 CLMA_90_128/Y3                    td                    0.207       9.082 r       u_uart_decode/uart_rx_inst/N52_6[0]/gateop/F
                                   net (fanout=1)        0.261       9.343         u_uart_decode/uart_rx_inst/next_state [0]
 CLMA_90_129/Y1                    td                    0.459       9.802 r       u_uart_decode/uart_rx_inst/N58.eq_0/gateop_A2/Y1
                                   net (fanout=3)        0.417      10.219         u_uart_decode/uart_rx_inst/N58
 CLMA_90_133/Y0                    td                    0.164      10.383 r       u_uart_decode/uart_rx_inst/N109/gateop_perm/Z
                                   net (fanout=16)       0.885      11.268         u_uart_decode/uart_rx_inst/N109
 CLMA_86_128/COUT                  td                    0.429      11.697 r       u_uart_decode/uart_rx_inst/cycle_cnt[7]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      11.697         u_uart_decode/uart_rx_inst/_N1571
                                                         0.060      11.757 r       u_uart_decode/uart_rx_inst/cycle_cnt[9]/opit_0_inv_A2Q21/Cout
                                                         0.000      11.757         u_uart_decode/uart_rx_inst/_N1573
 CLMA_86_132/COUT                  td                    0.097      11.854 r       u_uart_decode/uart_rx_inst/cycle_cnt[11]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      11.854         u_uart_decode/uart_rx_inst/_N1575
                                                         0.059      11.913 f       u_uart_decode/uart_rx_inst/cycle_cnt[13]/opit_0_inv_A2Q21/Cout
                                                         0.000      11.913         u_uart_decode/uart_rx_inst/_N1577
                                                                           f       u_uart_decode/uart_rx_inst/cycle_cnt[15]/opit_0_inv_A2Q21/Cin

 Data arrival time                                                  11.913         Logic Levels: 10 
                                                                                   Logic: 2.919ns(38.972%), Route: 4.571ns(61.028%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 B5                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      20.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935      21.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056      21.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108      22.192         _N23             
 USCM_74_104/CLK_USCM              td                    0.000      22.192 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=509)      1.581      23.773         sys_clk_g        
 CLMA_86_136/CLK                                                           r       u_uart_decode/uart_rx_inst/cycle_cnt[15]/opit_0_inv_A2Q21/CLK
 clock pessimism                                         0.650      24.423                          
 clock uncertainty                                      -0.050      24.373                          

 Setup time                                             -0.171      24.202                          

 Data required time                                                 24.202                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 24.202                          
 Data arrival time                                                 -11.913                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        12.289                          
====================================================================================================

====================================================================================================

Startpoint  : u_uart_decode/uart_rx_inst/rx_bits[4]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_uart_decode/uart_rx_inst/rx_data[4]/opit_0_inv/D
Path Group  : sys_clk
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.278  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.423
  Launch Clock Delay      :  3.773
  Clock Pessimism Removal :  -0.372

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935       1.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056       1.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108       2.192         _N23             
 USCM_74_104/CLK_USCM              td                    0.000       2.192 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=509)      1.581       3.773         sys_clk_g        
 CLMA_106_124/CLK                                                          r       u_uart_decode/uart_rx_inst/rx_bits[4]/opit_0_inv_L5Q_perm/CLK

 CLMA_106_124/Q0                   tco                   0.223       3.996 f       u_uart_decode/uart_rx_inst/rx_bits[4]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.235       4.231         u_uart_decode/uart_rx_inst/rx_bits [4]
 CLMA_106_121/M0                                                           f       u_uart_decode/uart_rx_inst/rx_data[4]/opit_0_inv/D

 Data arrival time                                                   4.231         Logic Levels: 0  
                                                                                   Logic: 0.223ns(48.690%), Route: 0.235ns(51.310%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N23             
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=509)      1.859       4.423         sys_clk_g        
 CLMA_106_121/CLK                                                          r       u_uart_decode/uart_rx_inst/rx_data[4]/opit_0_inv/CLK
 clock pessimism                                        -0.372       4.051                          
 clock uncertainty                                       0.000       4.051                          

 Hold time                                              -0.016       4.035                          

 Data required time                                                  4.035                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.035                          
 Data arrival time                                                  -4.231                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.196                          
====================================================================================================

====================================================================================================

Startpoint  : u_uart_decode/uart_current_state_1/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_uart_decode/tx_data[6]/opit_0_inv_MUX4TO1Q/S1
Path Group  : sys_clk
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.278  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.426
  Launch Clock Delay      :  3.776
  Clock Pessimism Removal :  -0.372

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935       1.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056       1.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108       2.192         _N23             
 USCM_74_104/CLK_USCM              td                    0.000       2.192 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=509)      1.584       3.776         sys_clk_g        
 CLMS_102_121/CLK                                                          r       u_uart_decode/uart_current_state_1/opit_0_inv_L5Q_perm/CLK

 CLMS_102_121/Q0                   tco                   0.223       3.999 f       u_uart_decode/uart_current_state_1/opit_0_inv_L5Q_perm/Q
                                   net (fanout=14)       0.175       4.174         u_uart_decode/uart_current_state_1
 CLMS_102_125/A4                                                           f       u_uart_decode/tx_data[6]/opit_0_inv_MUX4TO1Q/S1

 Data arrival time                                                   4.174         Logic Levels: 0  
                                                                                   Logic: 0.223ns(56.030%), Route: 0.175ns(43.970%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N23             
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=509)      1.862       4.426         sys_clk_g        
 CLMS_102_125/CLK                                                          r       u_uart_decode/tx_data[6]/opit_0_inv_MUX4TO1Q/CLK
 clock pessimism                                        -0.372       4.054                          
 clock uncertainty                                       0.000       4.054                          

 Hold time                                              -0.081       3.973                          

 Data required time                                                  3.973                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.973                          
 Data arrival time                                                  -4.174                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.201                          
====================================================================================================

====================================================================================================

Startpoint  : u_uart_decode/uart_rx_inst/rx_bits[3]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_uart_decode/uart_rx_inst/rx_data[3]/opit_0_inv/D
Path Group  : sys_clk
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.283  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.423
  Launch Clock Delay      :  3.768
  Clock Pessimism Removal :  -0.372

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935       1.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056       1.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108       2.192         _N23             
 USCM_74_104/CLK_USCM              td                    0.000       2.192 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=509)      1.576       3.768         sys_clk_g        
 CLMA_106_129/CLK                                                          r       u_uart_decode/uart_rx_inst/rx_bits[3]/opit_0_inv_L5Q_perm/CLK

 CLMA_106_129/Q1                   tco                   0.223       3.991 f       u_uart_decode/uart_rx_inst/rx_bits[3]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.253       4.244         u_uart_decode/uart_rx_inst/rx_bits [3]
 CLMA_106_121/M1                                                           f       u_uart_decode/uart_rx_inst/rx_data[3]/opit_0_inv/D

 Data arrival time                                                   4.244         Logic Levels: 0  
                                                                                   Logic: 0.223ns(46.849%), Route: 0.253ns(53.151%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N23             
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=509)      1.859       4.423         sys_clk_g        
 CLMA_106_121/CLK                                                          r       u_uart_decode/uart_rx_inst/rx_data[3]/opit_0_inv/CLK
 clock pessimism                                        -0.372       4.051                          
 clock uncertainty                                       0.000       4.051                          

 Hold time                                              -0.016       4.035                          

 Data required time                                                  4.035                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.035                          
 Data arrival time                                                  -4.244                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.209                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/opit_0_inv/CLK
Endpoint    : i2c_config_m0/i2c_write_req/opit_0_L5Q_perm/L3
Path Group  : sys_clk
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -3.259  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.756
  Launch Clock Delay      :  7.387
  Clock Pessimism Removal :  0.372

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N23             
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=509)      2.006       4.570         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.523       5.093 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.477       5.570         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_106/CLK_USCM              td                    0.000       5.570 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.817       7.387         ntclkbufg_0      
 CLMA_26_84/CLK                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/opit_0_inv/CLK

 CLMA_26_84/Q0                     tco                   0.261       7.648 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/opit_0_inv/Q
                                   net (fanout=66)       2.441      10.089         ddr_init_done    
 CLMA_58_229/A3                                                            r       i2c_config_m0/i2c_write_req/opit_0_L5Q_perm/L3

 Data arrival time                                                  10.089         Logic Levels: 0  
                                                                                   Logic: 0.261ns(9.660%), Route: 2.441ns(90.340%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 B5                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      20.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935      21.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056      21.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108      22.192         _N23             
 USCM_74_104/CLK_USCM              td                    0.000      22.192 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=509)      1.564      23.756         sys_clk_g        
 CLMA_58_229/CLK                                                           r       i2c_config_m0/i2c_write_req/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.372      24.128                          
 clock uncertainty                                      -0.050      24.078                          

 Setup time                                             -0.349      23.729                          

 Data required time                                                 23.729                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.729                          
 Data arrival time                                                 -10.089                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        13.640                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/opit_0_inv/CLK
Endpoint    : i2c_config_m0/i2c_write_req/opit_0_L5Q_perm/L3
Path Group  : sys_clk
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    -2.236  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.406
  Launch Clock Delay      :  6.270
  Clock Pessimism Removal :  -0.372

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935       1.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056       1.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108       2.192         _N23             
 USCM_74_104/CLK_USCM              td                    0.000       2.192 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=509)      1.690       3.882         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.444       4.326 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.405       4.731         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_106/CLK_USCM              td                    0.000       4.731 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.539       6.270         ntclkbufg_0      
 CLMA_26_84/CLK                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/opit_0_inv/CLK

 CLMA_26_84/Q0                     tco                   0.223       6.493 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/opit_0_inv/Q
                                   net (fanout=66)       1.721       8.214         ddr_init_done    
 CLMA_58_229/A3                                                            f       i2c_config_m0/i2c_write_req/opit_0_L5Q_perm/L3

 Data arrival time                                                   8.214         Logic Levels: 0  
                                                                                   Logic: 0.223ns(11.471%), Route: 1.721ns(88.529%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N23             
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=509)      1.842       4.406         sys_clk_g        
 CLMA_58_229/CLK                                                           r       i2c_config_m0/i2c_write_req/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.372       4.034                          
 clock uncertainty                                       0.050       4.084                          

 Hold time                                              -0.236       3.848                          

 Data required time                                                  3.848                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.848                          
 Data arrival time                                                  -8.214                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.366                          
====================================================================================================

====================================================================================================

Startpoint  : cmos_8_16bit_m0/de_o/opit_0_inv_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/asyn_wfull/opit_0_L5Q_perm/L4
Path Group  : coms_pclk
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.041  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.349
  Launch Clock Delay      :  3.928
  Clock Pessimism Removal :  0.538

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock coms_pclk (rising edge)                           0.000       0.000 r                        
 J17                                                     0.000       0.000 r       cmos_pclk (port) 
                                   net (fanout=1)        0.063       0.063         cmos_pclk        
 IOBS_152_173/DIN                  td                    1.100       1.163 r       cmos_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.163         cmos_pclk_ibuf/ntD
 IOL_151_173/INCK                  td                    0.067       1.230 r       cmos_pclk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.906       2.136         _N22             
 USCM_74_107/CLK_USCM              td                    0.000       2.136 r       cmos_pclkbufg/gopclkbufg/CLKOUT
                                   net (fanout=69)       1.792       3.928         cmos_pclk_g      
 CLMA_58_65/CLK                                                            r       cmos_8_16bit_m0/de_o/opit_0_inv_L5Q_perm/CLK

 CLMA_58_65/Q2                     tco                   0.261       4.189 r       cmos_8_16bit_m0/de_o/opit_0_inv_L5Q_perm/Q
                                   net (fanout=5)        0.616       4.805         cmos_write_en    
                                                         0.276       5.081 f       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wbin[1]/opit_0_inv_A2Q21/Cout
                                                         0.000       5.081         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/_N1107
 CLMA_58_45/COUT                   td                    0.097       5.178 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wbin[3]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       5.178         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/_N1109
 CLMA_58_49/Y1                     td                    0.381       5.559 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wbin[5]/opit_0_inv_A2Q21/Y1
                                   net (fanout=3)        0.263       5.822         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N2 [5]
 CLMA_58_48/Y0                     td                    0.164       5.986 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N3[5]/gateop_perm/Z
                                   net (fanout=1)        0.654       6.640         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wwptr [5]
 CLMS_66_45/COUT                   td                    0.434       7.074 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N148.eq_2/gateop_A2/Cout
                                   net (fanout=1)        0.000       7.074         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N148.co [6]
 CLMS_66_49/Y0                     td                    0.130       7.204 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N148.eq_4/gateop_perm/Y
                                   net (fanout=1)        0.289       7.493         _N21             
 CLMA_66_52/A4                                                             r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/asyn_wfull/opit_0_L5Q_perm/L4

 Data arrival time                                                   7.493         Logic Levels: 5  
                                                                                   Logic: 1.743ns(48.892%), Route: 1.822ns(51.108%)
----------------------------------------------------------------------------------------------------

 Clock coms_pclk (rising edge)                          10.000      10.000 r                        
 J17                                                     0.000      10.000 r       cmos_pclk (port) 
                                   net (fanout=1)        0.063      10.063         cmos_pclk        
 IOBS_152_173/DIN                  td                    0.935      10.998 r       cmos_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.998         cmos_pclk_ibuf/ntD
 IOL_151_173/INCK                  td                    0.056      11.054 r       cmos_pclk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.770      11.824         _N22             
 USCM_74_107/CLK_USCM              td                    0.000      11.824 r       cmos_pclkbufg/gopclkbufg/CLKOUT
                                   net (fanout=69)       1.525      13.349         cmos_pclk_g      
 CLMA_66_52/CLK                                                            r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/asyn_wfull/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.538      13.887                          
 clock uncertainty                                      -0.050      13.837                          

 Setup time                                             -0.130      13.707                          

 Data required time                                                 13.707                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 13.707                          
 Data arrival time                                                  -7.493                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         6.214                          
====================================================================================================

====================================================================================================

Startpoint  : cmos_8_16bit_m0/de_o/opit_0_inv_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wptr[9]/opit_0_L5Q_perm/L3
Path Group  : coms_pclk
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.046  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.344
  Launch Clock Delay      :  3.928
  Clock Pessimism Removal :  0.538

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock coms_pclk (rising edge)                           0.000       0.000 r                        
 J17                                                     0.000       0.000 r       cmos_pclk (port) 
                                   net (fanout=1)        0.063       0.063         cmos_pclk        
 IOBS_152_173/DIN                  td                    1.100       1.163 r       cmos_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.163         cmos_pclk_ibuf/ntD
 IOL_151_173/INCK                  td                    0.067       1.230 r       cmos_pclk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.906       2.136         _N22             
 USCM_74_107/CLK_USCM              td                    0.000       2.136 r       cmos_pclkbufg/gopclkbufg/CLKOUT
                                   net (fanout=69)       1.792       3.928         cmos_pclk_g      
 CLMA_58_65/CLK                                                            r       cmos_8_16bit_m0/de_o/opit_0_inv_L5Q_perm/CLK

 CLMA_58_65/Q2                     tco                   0.261       4.189 r       cmos_8_16bit_m0/de_o/opit_0_inv_L5Q_perm/Q
                                   net (fanout=5)        0.616       4.805         cmos_write_en    
                                                         0.276       5.081 f       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wbin[1]/opit_0_inv_A2Q21/Cout
                                                         0.000       5.081         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/_N1107
 CLMA_58_45/COUT                   td                    0.097       5.178 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wbin[3]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       5.178         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/_N1109
                                                         0.060       5.238 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wbin[5]/opit_0_inv_A2Q21/Cout
                                                         0.000       5.238         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/_N1111
 CLMA_58_49/COUT                   td                    0.097       5.335 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wbin[7]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       5.335         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/_N1113
                                                         0.060       5.395 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wbin[9]/opit_0_inv_A2Q21/Cout
                                                         0.000       5.395         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/_N1115
 CLMA_58_53/Y2                     td                    0.198       5.593 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wbin[10]/opit_0_inv_AQ/Y
                                   net (fanout=3)        0.623       6.216         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N2 [10]
 CLMA_66_56/D3                                                             r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wptr[9]/opit_0_L5Q_perm/L3

 Data arrival time                                                   6.216         Logic Levels: 3  
                                                                                   Logic: 1.049ns(45.848%), Route: 1.239ns(54.152%)
----------------------------------------------------------------------------------------------------

 Clock coms_pclk (rising edge)                          10.000      10.000 r                        
 J17                                                     0.000      10.000 r       cmos_pclk (port) 
                                   net (fanout=1)        0.063      10.063         cmos_pclk        
 IOBS_152_173/DIN                  td                    0.935      10.998 r       cmos_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.998         cmos_pclk_ibuf/ntD
 IOL_151_173/INCK                  td                    0.056      11.054 r       cmos_pclk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.770      11.824         _N22             
 USCM_74_107/CLK_USCM              td                    0.000      11.824 r       cmos_pclkbufg/gopclkbufg/CLKOUT
                                   net (fanout=69)       1.520      13.344         cmos_pclk_g      
 CLMA_66_56/CLK                                                            r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wptr[9]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.538      13.882                          
 clock uncertainty                                      -0.050      13.832                          

 Setup time                                             -0.340      13.492                          

 Data required time                                                 13.492                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 13.492                          
 Data arrival time                                                  -6.216                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         7.276                          
====================================================================================================

====================================================================================================

Startpoint  : cmos_8_16bit_m0/de_o/opit_0_inv_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wptr[9]/opit_0_L5Q_perm/L4
Path Group  : coms_pclk
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.046  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.344
  Launch Clock Delay      :  3.928
  Clock Pessimism Removal :  0.538

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock coms_pclk (rising edge)                           0.000       0.000 r                        
 J17                                                     0.000       0.000 r       cmos_pclk (port) 
                                   net (fanout=1)        0.063       0.063         cmos_pclk        
 IOBS_152_173/DIN                  td                    1.100       1.163 r       cmos_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.163         cmos_pclk_ibuf/ntD
 IOL_151_173/INCK                  td                    0.067       1.230 r       cmos_pclk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.906       2.136         _N22             
 USCM_74_107/CLK_USCM              td                    0.000       2.136 r       cmos_pclkbufg/gopclkbufg/CLKOUT
                                   net (fanout=69)       1.792       3.928         cmos_pclk_g      
 CLMA_58_65/CLK                                                            r       cmos_8_16bit_m0/de_o/opit_0_inv_L5Q_perm/CLK

 CLMA_58_65/Q2                     tco                   0.261       4.189 r       cmos_8_16bit_m0/de_o/opit_0_inv_L5Q_perm/Q
                                   net (fanout=5)        0.616       4.805         cmos_write_en    
                                                         0.276       5.081 f       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wbin[1]/opit_0_inv_A2Q21/Cout
                                                         0.000       5.081         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/_N1107
 CLMA_58_45/COUT                   td                    0.097       5.178 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wbin[3]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       5.178         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/_N1109
                                                         0.060       5.238 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wbin[5]/opit_0_inv_A2Q21/Cout
                                                         0.000       5.238         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/_N1111
 CLMA_58_49/COUT                   td                    0.097       5.335 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wbin[7]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       5.335         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/_N1113
 CLMA_58_53/Y1                     td                    0.381       5.716 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wbin[9]/opit_0_inv_A2Q21/Y1
                                   net (fanout=3)        0.623       6.339         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N2 [9]
 CLMA_66_56/D4                                                             r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wptr[9]/opit_0_L5Q_perm/L4

 Data arrival time                                                   6.339         Logic Levels: 3  
                                                                                   Logic: 1.172ns(48.611%), Route: 1.239ns(51.389%)
----------------------------------------------------------------------------------------------------

 Clock coms_pclk (rising edge)                          10.000      10.000 r                        
 J17                                                     0.000      10.000 r       cmos_pclk (port) 
                                   net (fanout=1)        0.063      10.063         cmos_pclk        
 IOBS_152_173/DIN                  td                    0.935      10.998 r       cmos_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.998         cmos_pclk_ibuf/ntD
 IOL_151_173/INCK                  td                    0.056      11.054 r       cmos_pclk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.770      11.824         _N22             
 USCM_74_107/CLK_USCM              td                    0.000      11.824 r       cmos_pclkbufg/gopclkbufg/CLKOUT
                                   net (fanout=69)       1.520      13.344         cmos_pclk_g      
 CLMA_66_56/CLK                                                            r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wptr[9]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.538      13.882                          
 clock uncertainty                                      -0.050      13.832                          

 Setup time                                             -0.132      13.700                          

 Data required time                                                 13.700                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 13.700                          
 Data arrival time                                                  -6.339                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         7.361                          
====================================================================================================

====================================================================================================

Startpoint  : cmos_8_16bit_m0/pdata_o[11]/opit_0_inv_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/DA0[0]
Path Group  : coms_pclk
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.040  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.936
  Launch Clock Delay      :  3.358
  Clock Pessimism Removal :  -0.538

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock coms_pclk (rising edge)                           0.000       0.000 r                        
 J17                                                     0.000       0.000 r       cmos_pclk (port) 
                                   net (fanout=1)        0.063       0.063         cmos_pclk        
 IOBS_152_173/DIN                  td                    0.935       0.998 r       cmos_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.998         cmos_pclk_ibuf/ntD
 IOL_151_173/INCK                  td                    0.056       1.054 r       cmos_pclk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.770       1.824         _N22             
 USCM_74_107/CLK_USCM              td                    0.000       1.824 r       cmos_pclkbufg/gopclkbufg/CLKOUT
                                   net (fanout=69)       1.534       3.358         cmos_pclk_g      
 CLMA_58_40/CLK                                                            r       cmos_8_16bit_m0/pdata_o[11]/opit_0_inv_L5Q_perm/CLK

 CLMA_58_40/Q0                     tco                   0.223       3.581 f       cmos_8_16bit_m0/pdata_o[11]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        0.189       3.770         cmos_16bit_data[11]
 DRM_62_40/DA0[0]                                                          f       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/DA0[0]

 Data arrival time                                                   3.770         Logic Levels: 0  
                                                                                   Logic: 0.223ns(54.126%), Route: 0.189ns(45.874%)
----------------------------------------------------------------------------------------------------

 Clock coms_pclk (rising edge)                           0.000       0.000 r                        
 J17                                                     0.000       0.000 r       cmos_pclk (port) 
                                   net (fanout=1)        0.063       0.063         cmos_pclk        
 IOBS_152_173/DIN                  td                    1.100       1.163 r       cmos_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.163         cmos_pclk_ibuf/ntD
 IOL_151_173/INCK                  td                    0.067       1.230 r       cmos_pclk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.906       2.136         _N22             
 USCM_74_107/CLK_USCM              td                    0.000       2.136 r       cmos_pclkbufg/gopclkbufg/CLKOUT
                                   net (fanout=69)       1.800       3.936         cmos_pclk_g      
 DRM_62_40/CLKA[0]                                                         r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/CLKA[0]
 clock pessimism                                        -0.538       3.398                          
 clock uncertainty                                       0.000       3.398                          

 Hold time                                               0.137       3.535                          

 Data required time                                                  3.535                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.535                          
 Data arrival time                                                  -3.770                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.235                          
====================================================================================================

====================================================================================================

Startpoint  : cmos_8_16bit_m0/pdata_o[8]/opit_0_inv_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/DA0[0]
Path Group  : coms_pclk
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.070  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.946
  Launch Clock Delay      :  3.338
  Clock Pessimism Removal :  -0.538

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock coms_pclk (rising edge)                           0.000       0.000 r                        
 J17                                                     0.000       0.000 r       cmos_pclk (port) 
                                   net (fanout=1)        0.063       0.063         cmos_pclk        
 IOBS_152_173/DIN                  td                    0.935       0.998 r       cmos_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.998         cmos_pclk_ibuf/ntD
 IOL_151_173/INCK                  td                    0.056       1.054 r       cmos_pclk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.770       1.824         _N22             
 USCM_74_107/CLK_USCM              td                    0.000       1.824 r       cmos_pclkbufg/gopclkbufg/CLKOUT
                                   net (fanout=69)       1.514       3.338         cmos_pclk_g      
 CLMA_58_65/CLK                                                            r       cmos_8_16bit_m0/pdata_o[8]/opit_0_inv_L5Q_perm/CLK

 CLMA_58_65/Q1                     tco                   0.223       3.561 f       cmos_8_16bit_m0/pdata_o[8]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        0.245       3.806         cmos_16bit_data[8]
 DRM_62_64/DA0[0]                                                          f       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/DA0[0]

 Data arrival time                                                   3.806         Logic Levels: 0  
                                                                                   Logic: 0.223ns(47.650%), Route: 0.245ns(52.350%)
----------------------------------------------------------------------------------------------------

 Clock coms_pclk (rising edge)                           0.000       0.000 r                        
 J17                                                     0.000       0.000 r       cmos_pclk (port) 
                                   net (fanout=1)        0.063       0.063         cmos_pclk        
 IOBS_152_173/DIN                  td                    1.100       1.163 r       cmos_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.163         cmos_pclk_ibuf/ntD
 IOL_151_173/INCK                  td                    0.067       1.230 r       cmos_pclk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.906       2.136         _N22             
 USCM_74_107/CLK_USCM              td                    0.000       2.136 r       cmos_pclkbufg/gopclkbufg/CLKOUT
                                   net (fanout=69)       1.810       3.946         cmos_pclk_g      
 DRM_62_64/CLKA[0]                                                         r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/CLKA[0]
 clock pessimism                                        -0.538       3.408                          
 clock uncertainty                                       0.000       3.408                          

 Hold time                                               0.137       3.545                          

 Data required time                                                  3.545                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.545                          
 Data arrival time                                                  -3.806                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.261                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wbin[7]/opit_0_inv_A2Q21/CLK
Endpoint    : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/ADA0[10]
Path Group  : coms_pclk
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.050  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.936
  Launch Clock Delay      :  3.348
  Clock Pessimism Removal :  -0.538

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock coms_pclk (rising edge)                           0.000       0.000 r                        
 J17                                                     0.000       0.000 r       cmos_pclk (port) 
                                   net (fanout=1)        0.063       0.063         cmos_pclk        
 IOBS_152_173/DIN                  td                    0.935       0.998 r       cmos_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.998         cmos_pclk_ibuf/ntD
 IOL_151_173/INCK                  td                    0.056       1.054 r       cmos_pclk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.770       1.824         _N22             
 USCM_74_107/CLK_USCM              td                    0.000       1.824 r       cmos_pclkbufg/gopclkbufg/CLKOUT
                                   net (fanout=69)       1.524       3.348         cmos_pclk_g      
 CLMA_58_49/CLK                                                            r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wbin[7]/opit_0_inv_A2Q21/CLK

 CLMA_58_49/Q3                     tco                   0.223       3.571 f       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wbin[7]/opit_0_inv_A2Q21/Q1
                                   net (fanout=6)        0.245       3.816         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/wr_addr [7]
 DRM_62_40/ADA0[10]                                                        f       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/ADA0[10]

 Data arrival time                                                   3.816         Logic Levels: 0  
                                                                                   Logic: 0.223ns(47.650%), Route: 0.245ns(52.350%)
----------------------------------------------------------------------------------------------------

 Clock coms_pclk (rising edge)                           0.000       0.000 r                        
 J17                                                     0.000       0.000 r       cmos_pclk (port) 
                                   net (fanout=1)        0.063       0.063         cmos_pclk        
 IOBS_152_173/DIN                  td                    1.100       1.163 r       cmos_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.163         cmos_pclk_ibuf/ntD
 IOL_151_173/INCK                  td                    0.067       1.230 r       cmos_pclk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.906       2.136         _N22             
 USCM_74_107/CLK_USCM              td                    0.000       2.136 r       cmos_pclkbufg/gopclkbufg/CLKOUT
                                   net (fanout=69)       1.800       3.936         cmos_pclk_g      
 DRM_62_40/CLKA[0]                                                         r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/CLKA[0]
 clock pessimism                                        -0.538       3.398                          
 clock uncertainty                                       0.000       3.398                          

 Hold time                                               0.142       3.540                          

 Data required time                                                  3.540                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.540                          
 Data arrival time                                                  -3.816                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.276                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rptr[6]/opit_0_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr1[6]/opit_0/D
Path Group  : coms_pclk
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -4.027  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.349
  Launch Clock Delay      :  7.376
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N23             
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=509)      2.006       4.570         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.526       5.096 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.477       5.573         axi_clk          
 USCM_74_105/CLK_USCM              td                    0.000       5.573 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.803       7.376         ntclkbufg_1      
 CLMS_66_53/CLK                                                            r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rptr[6]/opit_0_L5Q_perm/CLK

 CLMS_66_53/Q3                     tco                   0.261       7.637 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rptr[6]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.930       8.567         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rptr [6]
 CLMA_66_52/M2                                                             r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr1[6]/opit_0/D

 Data arrival time                                                   8.567         Logic Levels: 0  
                                                                                   Logic: 0.261ns(21.914%), Route: 0.930ns(78.086%)
----------------------------------------------------------------------------------------------------

 Clock coms_pclk (rising edge)                          10.000      10.000 r                        
 J17                                                     0.000      10.000 r       cmos_pclk (port) 
                                   net (fanout=1)        0.063      10.063         cmos_pclk        
 IOBS_152_173/DIN                  td                    0.935      10.998 r       cmos_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.998         cmos_pclk_ibuf/ntD
 IOL_151_173/INCK                  td                    0.056      11.054 r       cmos_pclk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.770      11.824         _N22             
 USCM_74_107/CLK_USCM              td                    0.000      11.824 r       cmos_pclkbufg/gopclkbufg/CLKOUT
                                   net (fanout=69)       1.525      13.349         cmos_pclk_g      
 CLMA_66_52/CLK                                                            r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr1[6]/opit_0/CLK
 clock pessimism                                         0.000      13.349                          
 clock uncertainty                                      -0.050      13.299                          

 Setup time                                             -0.067      13.232                          

 Data required time                                                 13.232                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 13.232                          
 Data arrival time                                                  -8.567                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.665                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rptr[7]/opit_0_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr1[7]/opit_0/D
Path Group  : coms_pclk
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -4.025  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.349
  Launch Clock Delay      :  7.374
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N23             
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=509)      2.006       4.570         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.526       5.096 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.477       5.573         axi_clk          
 USCM_74_105/CLK_USCM              td                    0.000       5.573 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.801       7.374         ntclkbufg_1      
 CLMA_70_65/CLK                                                            r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rptr[7]/opit_0_L5Q_perm/CLK

 CLMA_70_65/Q2                     tco                   0.261       7.635 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rptr[7]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.663       8.298         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rptr [7]
 CLMA_66_52/M1                                                             r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr1[7]/opit_0/D

 Data arrival time                                                   8.298         Logic Levels: 0  
                                                                                   Logic: 0.261ns(28.247%), Route: 0.663ns(71.753%)
----------------------------------------------------------------------------------------------------

 Clock coms_pclk (rising edge)                          10.000      10.000 r                        
 J17                                                     0.000      10.000 r       cmos_pclk (port) 
                                   net (fanout=1)        0.063      10.063         cmos_pclk        
 IOBS_152_173/DIN                  td                    0.935      10.998 r       cmos_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.998         cmos_pclk_ibuf/ntD
 IOL_151_173/INCK                  td                    0.056      11.054 r       cmos_pclk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.770      11.824         _N22             
 USCM_74_107/CLK_USCM              td                    0.000      11.824 r       cmos_pclkbufg/gopclkbufg/CLKOUT
                                   net (fanout=69)       1.525      13.349         cmos_pclk_g      
 CLMA_66_52/CLK                                                            r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr1[7]/opit_0/CLK
 clock pessimism                                         0.000      13.349                          
 clock uncertainty                                      -0.050      13.299                          

 Setup time                                             -0.067      13.232                          

 Data required time                                                 13.232                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 13.232                          
 Data arrival time                                                  -8.298                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.934                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/frame_fifo_write_m0/write_req_ack/opit_0_inv_L5Q_perm/CLK
Endpoint    : cmos_write_req_gen_m0/write_req/opit_0_inv_L5Q_perm/L4
Path Group  : coms_pclk
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -3.997  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.384
  Launch Clock Delay      :  7.381
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N23             
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=509)      2.006       4.570         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.526       5.096 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.477       5.573         axi_clk          
 USCM_74_105/CLK_USCM              td                    0.000       5.573 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.808       7.381         ntclkbufg_1      
 CLMA_66_72/CLK                                                            r       frame_read_write_m0/frame_fifo_write_m0/write_req_ack/opit_0_inv_L5Q_perm/CLK

 CLMA_66_72/Q0                     tco                   0.261       7.642 r       frame_read_write_m0/frame_fifo_write_m0/write_req_ack/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.599       8.241         cmos_write_req_ack
 CLMA_66_96/C4                                                             r       cmos_write_req_gen_m0/write_req/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   8.241         Logic Levels: 0  
                                                                                   Logic: 0.261ns(30.349%), Route: 0.599ns(69.651%)
----------------------------------------------------------------------------------------------------

 Clock coms_pclk (rising edge)                          10.000      10.000 r                        
 J17                                                     0.000      10.000 r       cmos_pclk (port) 
                                   net (fanout=1)        0.063      10.063         cmos_pclk        
 IOBS_152_173/DIN                  td                    0.935      10.998 r       cmos_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.998         cmos_pclk_ibuf/ntD
 IOL_151_173/INCK                  td                    0.056      11.054 r       cmos_pclk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.770      11.824         _N22             
 USCM_74_107/CLK_USCM              td                    0.000      11.824 r       cmos_pclkbufg/gopclkbufg/CLKOUT
                                   net (fanout=69)       1.560      13.384         cmos_pclk_g      
 CLMA_66_96/CLK                                                            r       cmos_write_req_gen_m0/write_req/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.000      13.384                          
 clock uncertainty                                      -0.050      13.334                          

 Setup time                                             -0.133      13.201                          

 Data required time                                                 13.201                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 13.201                          
 Data arrival time                                                  -8.241                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.960                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rptr[0]/opit_0_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr1[0]/opit_0/D
Path Group  : coms_pclk
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    -2.320  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.952
  Launch Clock Delay      :  6.272
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935       1.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056       1.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108       2.192         _N23             
 USCM_74_104/CLK_USCM              td                    0.000       2.192 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=509)      1.690       3.882         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.447       4.329 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.405       4.734         axi_clk          
 USCM_74_105/CLK_USCM              td                    0.000       4.734 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.538       6.272         ntclkbufg_1      
 CLMA_70_45/CLK                                                            r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rptr[0]/opit_0_L5Q_perm/CLK

 CLMA_70_45/Q0                     tco                   0.224       6.496 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rptr[0]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.137       6.633         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rptr [0]
 CLMA_70_44/M1                                                             r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr1[0]/opit_0/D

 Data arrival time                                                   6.633         Logic Levels: 0  
                                                                                   Logic: 0.224ns(62.050%), Route: 0.137ns(37.950%)
----------------------------------------------------------------------------------------------------

 Clock coms_pclk (rising edge)                           0.000       0.000 r                        
 J17                                                     0.000       0.000 r       cmos_pclk (port) 
                                   net (fanout=1)        0.063       0.063         cmos_pclk        
 IOBS_152_173/DIN                  td                    1.100       1.163 r       cmos_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.163         cmos_pclk_ibuf/ntD
 IOL_151_173/INCK                  td                    0.067       1.230 r       cmos_pclk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.906       2.136         _N22             
 USCM_74_107/CLK_USCM              td                    0.000       2.136 r       cmos_pclkbufg/gopclkbufg/CLKOUT
                                   net (fanout=69)       1.816       3.952         cmos_pclk_g      
 CLMA_70_44/CLK                                                            r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr1[0]/opit_0/CLK
 clock pessimism                                         0.000       3.952                          
 clock uncertainty                                       0.050       4.002                          

 Hold time                                              -0.012       3.990                          

 Data required time                                                  3.990                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.990                          
 Data arrival time                                                  -6.633                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.643                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rptr[3]/opit_0_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr1[3]/opit_0/D
Path Group  : coms_pclk
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    -2.315  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.949
  Launch Clock Delay      :  6.264
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935       1.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056       1.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108       2.192         _N23             
 USCM_74_104/CLK_USCM              td                    0.000       2.192 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=509)      1.690       3.882         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.447       4.329 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.405       4.734         axi_clk          
 USCM_74_105/CLK_USCM              td                    0.000       4.734 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.530       6.264         ntclkbufg_1      
 CLMA_66_48/CLK                                                            r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rptr[3]/opit_0_L5Q_perm/CLK

 CLMA_66_48/Q1                     tco                   0.223       6.487 f       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rptr[3]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.236       6.723         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rptr [3]
 CLMS_66_45/M1                                                             f       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr1[3]/opit_0/D

 Data arrival time                                                   6.723         Logic Levels: 0  
                                                                                   Logic: 0.223ns(48.584%), Route: 0.236ns(51.416%)
----------------------------------------------------------------------------------------------------

 Clock coms_pclk (rising edge)                           0.000       0.000 r                        
 J17                                                     0.000       0.000 r       cmos_pclk (port) 
                                   net (fanout=1)        0.063       0.063         cmos_pclk        
 IOBS_152_173/DIN                  td                    1.100       1.163 r       cmos_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.163         cmos_pclk_ibuf/ntD
 IOL_151_173/INCK                  td                    0.067       1.230 r       cmos_pclk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.906       2.136         _N22             
 USCM_74_107/CLK_USCM              td                    0.000       2.136 r       cmos_pclkbufg/gopclkbufg/CLKOUT
                                   net (fanout=69)       1.813       3.949         cmos_pclk_g      
 CLMS_66_45/CLK                                                            r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr1[3]/opit_0/CLK
 clock pessimism                                         0.000       3.949                          
 clock uncertainty                                       0.050       3.999                          

 Hold time                                              -0.016       3.983                          

 Data required time                                                  3.983                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.983                          
 Data arrival time                                                  -6.723                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.740                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rptr[4]/opit_0_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr1[4]/opit_0/D
Path Group  : coms_pclk
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    -2.310  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.949
  Launch Clock Delay      :  6.259
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935       1.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056       1.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108       2.192         _N23             
 USCM_74_104/CLK_USCM              td                    0.000       2.192 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=509)      1.690       3.882         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.447       4.329 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.405       4.734         axi_clk          
 USCM_74_105/CLK_USCM              td                    0.000       4.734 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.525       6.259         ntclkbufg_1      
 CLMS_66_53/CLK                                                            r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rptr[4]/opit_0_L5Q_perm/CLK

 CLMS_66_53/Q2                     tco                   0.223       6.482 f       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rptr[4]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.253       6.735         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rptr [4]
 CLMA_66_44/M0                                                             f       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr1[4]/opit_0/D

 Data arrival time                                                   6.735         Logic Levels: 0  
                                                                                   Logic: 0.223ns(46.849%), Route: 0.253ns(53.151%)
----------------------------------------------------------------------------------------------------

 Clock coms_pclk (rising edge)                           0.000       0.000 r                        
 J17                                                     0.000       0.000 r       cmos_pclk (port) 
                                   net (fanout=1)        0.063       0.063         cmos_pclk        
 IOBS_152_173/DIN                  td                    1.100       1.163 r       cmos_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.163         cmos_pclk_ibuf/ntD
 IOL_151_173/INCK                  td                    0.067       1.230 r       cmos_pclk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.906       2.136         _N22             
 USCM_74_107/CLK_USCM              td                    0.000       2.136 r       cmos_pclkbufg/gopclkbufg/CLKOUT
                                   net (fanout=69)       1.813       3.949         cmos_pclk_g      
 CLMA_66_44/CLK                                                            r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr1[4]/opit_0/CLK
 clock pessimism                                         0.000       3.949                          
 clock uncertainty                                       0.050       3.999                          

 Hold time                                              -0.016       3.983                          

 Data required time                                                  3.983                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.983                          
 Data arrival time                                                  -6.735                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.752                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/CLKB[0]
Endpoint    : video_timing_data_m0/vout_data_r[13]/opit_0_inv_L5Q_perm/L4
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.262  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.297
  Launch Clock Delay      :  7.398
  Clock Pessimism Removal :  0.839

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N23             
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=509)      2.006       4.570         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.521       5.091 r       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.477       5.568         video_clk_w      
 USCM_74_109/CLK_USCM              td                    0.000       5.568 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=185)      1.830       7.398         video_clk        
 DRM_62_84/CLKB[0]                                                         r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/CLKB[0]

 DRM_62_84/QB0[5]                  tco                   2.006       9.404 r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/QB0[5]
                                   net (fanout=1)        3.418      12.822         read_data[13]    
 CLMA_98_277/C4                                                            r       video_timing_data_m0/vout_data_r[13]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                  12.822         Logic Levels: 0  
                                                                                   Logic: 2.006ns(36.984%), Route: 3.418ns(63.016%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                        15.384      15.384 r                        
 B5                                                      0.000      15.384 r       sys_clk (port)   
                                   net (fanout=1)        0.093      15.477         sys_clk          
 IOBD_0_298/DIN                    td                    0.935      16.412 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      16.412         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056      16.468 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108      17.576         _N23             
 USCM_74_104/CLK_USCM              td                    0.000      17.576 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=509)      1.690      19.266         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.442      19.708 r       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.405      20.113         video_clk_w      
 USCM_74_109/CLK_USCM              td                    0.000      20.113 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=185)      1.568      21.681         video_clk        
 CLMA_98_277/CLK                                                           r       video_timing_data_m0/vout_data_r[13]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.839      22.520                          
 clock uncertainty                                      -0.150      22.370                          

 Setup time                                             -0.133      22.237                          

 Data required time                                                 22.237                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 22.237                          
 Data arrival time                                                 -12.822                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         9.415                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/CLKB[0]
Endpoint    : video_timing_data_m0/vout_data_r[11]/opit_0_inv_L5Q_perm/L4
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.262  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.297
  Launch Clock Delay      :  7.398
  Clock Pessimism Removal :  0.839

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N23             
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=509)      2.006       4.570         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.521       5.091 r       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.477       5.568         video_clk_w      
 USCM_74_109/CLK_USCM              td                    0.000       5.568 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=185)      1.830       7.398         video_clk        
 DRM_62_84/CLKB[0]                                                         r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/CLKB[0]

 DRM_62_84/QB0[3]                  tco                   2.006       9.404 r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/QB0[3]
                                   net (fanout=1)        3.334      12.738         read_data[11]    
 CLMA_98_277/A4                                                            r       video_timing_data_m0/vout_data_r[11]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                  12.738         Logic Levels: 0  
                                                                                   Logic: 2.006ns(37.566%), Route: 3.334ns(62.434%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                        15.384      15.384 r                        
 B5                                                      0.000      15.384 r       sys_clk (port)   
                                   net (fanout=1)        0.093      15.477         sys_clk          
 IOBD_0_298/DIN                    td                    0.935      16.412 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      16.412         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056      16.468 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108      17.576         _N23             
 USCM_74_104/CLK_USCM              td                    0.000      17.576 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=509)      1.690      19.266         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.442      19.708 r       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.405      20.113         video_clk_w      
 USCM_74_109/CLK_USCM              td                    0.000      20.113 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=185)      1.568      21.681         video_clk        
 CLMA_98_277/CLK                                                           r       video_timing_data_m0/vout_data_r[11]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.839      22.520                          
 clock uncertainty                                      -0.150      22.370                          

 Setup time                                             -0.130      22.240                          

 Data required time                                                 22.240                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 22.240                          
 Data arrival time                                                 -12.738                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         9.502                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/CLKB[0]
Endpoint    : video_timing_data_m0/vout_data_r[15]/opit_0_inv_L5Q_perm/L3
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.262  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.297
  Launch Clock Delay      :  7.398
  Clock Pessimism Removal :  0.839

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N23             
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=509)      2.006       4.570         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.521       5.091 r       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.477       5.568         video_clk_w      
 USCM_74_109/CLK_USCM              td                    0.000       5.568 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=185)      1.830       7.398         video_clk        
 DRM_62_84/CLKB[0]                                                         r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/CLKB[0]

 DRM_62_84/QB0[7]                  tco                   2.006       9.404 r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/QB0[7]
                                   net (fanout=1)        3.061      12.465         read_data[15]    
 CLMA_98_276/A3                                                            r       video_timing_data_m0/vout_data_r[15]/opit_0_inv_L5Q_perm/L3

 Data arrival time                                                  12.465         Logic Levels: 0  
                                                                                   Logic: 2.006ns(39.590%), Route: 3.061ns(60.410%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                        15.384      15.384 r                        
 B5                                                      0.000      15.384 r       sys_clk (port)   
                                   net (fanout=1)        0.093      15.477         sys_clk          
 IOBD_0_298/DIN                    td                    0.935      16.412 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      16.412         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056      16.468 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108      17.576         _N23             
 USCM_74_104/CLK_USCM              td                    0.000      17.576 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=509)      1.690      19.266         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.442      19.708 r       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.405      20.113         video_clk_w      
 USCM_74_109/CLK_USCM              td                    0.000      20.113 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=185)      1.568      21.681         video_clk        
 CLMA_98_276/CLK                                                           r       video_timing_data_m0/vout_data_r[15]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.839      22.520                          
 clock uncertainty                                      -0.150      22.370                          

 Setup time                                             -0.349      22.021                          

 Data required time                                                 22.021                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 22.021                          
 Data arrival time                                                 -12.465                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         9.556                          
====================================================================================================

====================================================================================================

Startpoint  : dvi_encoder_m0/encb/c0_q/opit_0/CLK
Endpoint    : dvi_encoder_m0/encb/c0_reg/opit_0/D
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.292  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.432
  Launch Clock Delay      :  6.301
  Clock Pessimism Removal :  -0.839

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935       1.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056       1.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108       2.192         _N23             
 USCM_74_104/CLK_USCM              td                    0.000       2.192 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=509)      1.690       3.882         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.442       4.324 r       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.405       4.729         video_clk_w      
 USCM_74_109/CLK_USCM              td                    0.000       4.729 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=185)      1.572       6.301         video_clk        
 CLMA_118_245/CLK                                                          r       dvi_encoder_m0/encb/c0_q/opit_0/CLK

 CLMA_118_245/Q0                   tco                   0.223       6.524 f       dvi_encoder_m0/encb/c0_q/opit_0/Q
                                   net (fanout=1)        0.252       6.776         dvi_encoder_m0/encb/c0_q
 CLMA_118_253/M0                                                           f       dvi_encoder_m0/encb/c0_reg/opit_0/D

 Data arrival time                                                   6.776         Logic Levels: 0  
                                                                                   Logic: 0.223ns(46.947%), Route: 0.252ns(53.053%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N23             
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=509)      2.006       4.570         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.521       5.091 r       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.477       5.568         video_clk_w      
 USCM_74_109/CLK_USCM              td                    0.000       5.568 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=185)      1.864       7.432         video_clk        
 CLMA_118_253/CLK                                                          r       dvi_encoder_m0/encb/c0_reg/opit_0/CLK
 clock pessimism                                        -0.839       6.593                          
 clock uncertainty                                       0.000       6.593                          

 Hold time                                              -0.016       6.577                          

 Data required time                                                  6.577                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.577                          
 Data arrival time                                                  -6.776                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.199                          
====================================================================================================

====================================================================================================

Startpoint  : video_timing_data_m0/vout_data_r[7]/opit_0_inv_L5Q_perm/CLK
Endpoint    : dvi_encoder_m0/encr/n1d[2]/opit_0_L5Q_perm/L0
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.287  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.436
  Launch Clock Delay      :  6.310
  Clock Pessimism Removal :  -0.839

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935       1.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056       1.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108       2.192         _N23             
 USCM_74_104/CLK_USCM              td                    0.000       2.192 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=509)      1.690       3.882         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.442       4.324 r       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.405       4.729         video_clk_w      
 USCM_74_109/CLK_USCM              td                    0.000       4.729 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=185)      1.581       6.310         video_clk        
 CLMA_106_244/CLK                                                          r       video_timing_data_m0/vout_data_r[7]/opit_0_inv_L5Q_perm/CLK

 CLMA_106_244/Q1                   tco                   0.223       6.533 f       video_timing_data_m0/vout_data_r[7]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        0.219       6.752         vout_data[7]     
 CLMA_106_256/A0                                                           f       dvi_encoder_m0/encr/n1d[2]/opit_0_L5Q_perm/L0

 Data arrival time                                                   6.752         Logic Levels: 0  
                                                                                   Logic: 0.223ns(50.452%), Route: 0.219ns(49.548%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N23             
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=509)      2.006       4.570         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.521       5.091 r       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.477       5.568         video_clk_w      
 USCM_74_109/CLK_USCM              td                    0.000       5.568 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=185)      1.868       7.436         video_clk        
 CLMA_106_256/CLK                                                          r       dvi_encoder_m0/encr/n1d[2]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.839       6.597                          
 clock uncertainty                                       0.000       6.597                          

 Hold time                                              -0.125       6.472                          

 Data required time                                                  6.472                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.472                          
 Data arrival time                                                  -6.752                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.280                          
====================================================================================================

====================================================================================================

Startpoint  : video_timing_data_m0/video_vs_d0/opit_0_inv/CLK
Endpoint    : video_timing_data_m0/video_vs_d1/opit_0/D
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.268  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.426
  Launch Clock Delay      :  6.319
  Clock Pessimism Removal :  -0.839

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935       1.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056       1.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108       2.192         _N23             
 USCM_74_104/CLK_USCM              td                    0.000       2.192 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=509)      1.690       3.882         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.442       4.324 r       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.405       4.729         video_clk_w      
 USCM_74_109/CLK_USCM              td                    0.000       4.729 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=185)      1.590       6.319         video_clk        
 CLMA_94_120/CLK                                                           r       video_timing_data_m0/video_vs_d0/opit_0_inv/CLK

 CLMA_94_120/Q0                    tco                   0.223       6.542 f       video_timing_data_m0/video_vs_d0/opit_0_inv/Q
                                   net (fanout=2)        0.357       6.899         video_timing_data_m0/video_vs_d0
 CLMA_94_132/M0                                                            f       video_timing_data_m0/video_vs_d1/opit_0/D

 Data arrival time                                                   6.899         Logic Levels: 0  
                                                                                   Logic: 0.223ns(38.448%), Route: 0.357ns(61.552%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N23             
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=509)      2.006       4.570         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.521       5.091 r       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.477       5.568         video_clk_w      
 USCM_74_109/CLK_USCM              td                    0.000       5.568 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=185)      1.858       7.426         video_clk        
 CLMA_94_132/CLK                                                           r       video_timing_data_m0/video_vs_d1/opit_0/CLK
 clock pessimism                                        -0.839       6.587                          
 clock uncertainty                                       0.000       6.587                          

 Hold time                                              -0.016       6.571                          

 Data required time                                                  6.571                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.571                          
 Data arrival time                                                  -6.899                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.328                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/ACLK_1
Endpoint    : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/DB0[0]
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.554  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.281
  Launch Clock Delay      :  7.433
  Clock Pessimism Removal :  0.598

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                     19030.000   19030.000 r                        
 B5                                                      0.000   19030.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093   19030.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100   19031.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000   19031.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067   19031.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304   19032.564         _N23             
 USCM_74_104/CLK_USCM              td                    0.000   19032.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=509)      2.006   19034.570         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.526   19035.096 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.477   19035.573         axi_clk          
 USCM_74_105/CLK_USCM              td                    0.000   19035.573 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.860   19037.433         ntclkbufg_1      
 HMEMC_16_1/SRB_IOL40_CLK_SYS                                              r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/ACLK_1

 HMEMC_16_1/SRB_P5[14]             tco                   1.443   19038.876 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/RDATA_1[40]
                                   net (fanout=1)        1.361   19040.237         rd_burst_data[40]
 DRM_62_84/DB0[0]                                                          r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/DB0[0]

 Data arrival time                                               19040.237         Logic Levels: 0  
                                                                                   Logic: 1.443ns(51.462%), Route: 1.361ns(48.538%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                     19030.008   19030.008 r                        
 B5                                                      0.000   19030.008 r       sys_clk (port)   
                                   net (fanout=1)        0.093   19030.101         sys_clk          
 IOBD_0_298/DIN                    td                    0.935   19031.036 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000   19031.036         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056   19031.092 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108   19032.200         _N23             
 USCM_74_104/CLK_USCM              td                    0.000   19032.200 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=509)      1.690   19033.890         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.442   19034.332 r       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.405   19034.737         video_clk_w      
 USCM_74_109/CLK_USCM              td                    0.000   19034.737 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=185)      1.552   19036.289         video_clk        
 DRM_62_84/CLKB[0]                                                         r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/CLKB[0]
 clock pessimism                                         0.598   19036.887                          
 clock uncertainty                                      -0.150   19036.737                          

 Setup time                                              0.035   19036.772                          

 Data required time                                              19036.772                          
----------------------------------------------------------------------------------------------------
 Data required time                                              19036.772                          
 Data arrival time                                              -19040.237                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -3.465                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/ACLK_1
Endpoint    : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/DB0[2]
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.554  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.281
  Launch Clock Delay      :  7.433
  Clock Pessimism Removal :  0.598

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                     19030.000   19030.000 r                        
 B5                                                      0.000   19030.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093   19030.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100   19031.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000   19031.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067   19031.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304   19032.564         _N23             
 USCM_74_104/CLK_USCM              td                    0.000   19032.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=509)      2.006   19034.570         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.526   19035.096 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.477   19035.573         axi_clk          
 USCM_74_105/CLK_USCM              td                    0.000   19035.573 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.860   19037.433         ntclkbufg_1      
 HMEMC_16_1/SRB_IOL40_CLK_SYS                                              r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/ACLK_1

 HMEMC_16_1/SRB_P5[16]             tco                   1.434   19038.867 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/RDATA_1[42]
                                   net (fanout=1)        1.360   19040.227         rd_burst_data[42]
 DRM_62_84/DB0[2]                                                          r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/DB0[2]

 Data arrival time                                               19040.227         Logic Levels: 0  
                                                                                   Logic: 1.434ns(51.324%), Route: 1.360ns(48.676%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                     19030.008   19030.008 r                        
 B5                                                      0.000   19030.008 r       sys_clk (port)   
                                   net (fanout=1)        0.093   19030.101         sys_clk          
 IOBD_0_298/DIN                    td                    0.935   19031.036 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000   19031.036         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056   19031.092 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108   19032.200         _N23             
 USCM_74_104/CLK_USCM              td                    0.000   19032.200 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=509)      1.690   19033.890         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.442   19034.332 r       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.405   19034.737         video_clk_w      
 USCM_74_109/CLK_USCM              td                    0.000   19034.737 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=185)      1.552   19036.289         video_clk        
 DRM_62_84/CLKB[0]                                                         r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/CLKB[0]
 clock pessimism                                         0.598   19036.887                          
 clock uncertainty                                      -0.150   19036.737                          

 Setup time                                              0.035   19036.772                          

 Data required time                                              19036.772                          
----------------------------------------------------------------------------------------------------
 Data required time                                              19036.772                          
 Data arrival time                                              -19040.227                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -3.455                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/ACLK_1
Endpoint    : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/DB0[5]
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.554  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.281
  Launch Clock Delay      :  7.433
  Clock Pessimism Removal :  0.598

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                     19030.000   19030.000 r                        
 B5                                                      0.000   19030.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093   19030.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100   19031.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000   19031.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067   19031.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304   19032.564         _N23             
 USCM_74_104/CLK_USCM              td                    0.000   19032.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=509)      2.006   19034.570         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.526   19035.096 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.477   19035.573         axi_clk          
 USCM_74_105/CLK_USCM              td                    0.000   19035.573 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.860   19037.433         ntclkbufg_1      
 HMEMC_16_1/SRB_IOL40_CLK_SYS                                              r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/ACLK_1

 HMEMC_16_1/SRB_P5[19]             tco                   1.439   19038.872 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/RDATA_1[45]
                                   net (fanout=1)        1.349   19040.221         rd_burst_data[45]
 DRM_62_84/DB0[5]                                                          r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/DB0[5]

 Data arrival time                                               19040.221         Logic Levels: 0  
                                                                                   Logic: 1.439ns(51.614%), Route: 1.349ns(48.386%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                     19030.008   19030.008 r                        
 B5                                                      0.000   19030.008 r       sys_clk (port)   
                                   net (fanout=1)        0.093   19030.101         sys_clk          
 IOBD_0_298/DIN                    td                    0.935   19031.036 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000   19031.036         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056   19031.092 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108   19032.200         _N23             
 USCM_74_104/CLK_USCM              td                    0.000   19032.200 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=509)      1.690   19033.890         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.442   19034.332 r       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.405   19034.737         video_clk_w      
 USCM_74_109/CLK_USCM              td                    0.000   19034.737 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=185)      1.552   19036.289         video_clk        
 DRM_62_84/CLKB[0]                                                         r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/CLKB[0]
 clock pessimism                                         0.598   19036.887                          
 clock uncertainty                                      -0.150   19036.737                          

 Setup time                                              0.035   19036.772                          

 Data required time                                              19036.772                          
----------------------------------------------------------------------------------------------------
 Data required time                                              19036.772                          
 Data arrival time                                              -19040.221                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -3.449                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wptr[8]/opit_0_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rwptr1[8]/opit_0/D
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.514  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.425
  Launch Clock Delay      :  6.313
  Clock Pessimism Removal :  -0.598

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                     19230.000   19230.000 r                        
 B5                                                      0.000   19230.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093   19230.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935   19231.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000   19231.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056   19231.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108   19232.192         _N23             
 USCM_74_104/CLK_USCM              td                    0.000   19232.192 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=509)      1.690   19233.882         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.447   19234.329 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.405   19234.734         axi_clk          
 USCM_74_105/CLK_USCM              td                    0.000   19234.734 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.579   19236.313         ntclkbufg_1      
 CLMA_82_104/CLK                                                           r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wptr[8]/opit_0_L5Q_perm/CLK

 CLMA_82_104/Q1                    tco                   0.224   19236.537 r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wptr[8]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.137   19236.674         frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wptr [8]
 CLMA_82_105/M0                                                            r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rwptr1[8]/opit_0/D

 Data arrival time                                               19236.674         Logic Levels: 0  
                                                                                   Logic: 0.224ns(62.050%), Route: 0.137ns(37.950%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                     19230.000   19230.000 r                        
 B5                                                      0.000   19230.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093   19230.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100   19231.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000   19231.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067   19231.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304   19232.564         _N23             
 USCM_74_104/CLK_USCM              td                    0.000   19232.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=509)      2.006   19234.570         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.521   19235.091 r       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.477   19235.568         video_clk_w      
 USCM_74_109/CLK_USCM              td                    0.000   19235.568 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=185)      1.857   19237.425         video_clk        
 CLMA_82_105/CLK                                                           r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rwptr1[8]/opit_0/CLK
 clock pessimism                                        -0.598   19236.827                          
 clock uncertainty                                       0.150   19236.977                          

 Hold time                                              -0.012   19236.965                          

 Data required time                                              19236.965                          
----------------------------------------------------------------------------------------------------
 Data required time                                              19236.965                          
 Data arrival time                                              -19236.674                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.291                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wptr[1]/opit_0_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rwptr1[1]/opit_0/D
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.514  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.415
  Launch Clock Delay      :  6.303
  Clock Pessimism Removal :  -0.598

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                     19230.000   19230.000 r                        
 B5                                                      0.000   19230.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093   19230.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935   19231.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000   19231.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056   19231.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108   19232.192         _N23             
 USCM_74_104/CLK_USCM              td                    0.000   19232.192 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=509)      1.690   19233.882         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.447   19234.329 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.405   19234.734         axi_clk          
 USCM_74_105/CLK_USCM              td                    0.000   19234.734 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.569   19236.303         ntclkbufg_1      
 CLMA_82_97/CLK                                                            r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wptr[1]/opit_0_L5Q_perm/CLK

 CLMA_82_97/Q2                     tco                   0.224   19236.527 r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wptr[1]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.137   19236.664         frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wptr [1]
 CLMA_82_96/M0                                                             r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rwptr1[1]/opit_0/D

 Data arrival time                                               19236.664         Logic Levels: 0  
                                                                                   Logic: 0.224ns(62.050%), Route: 0.137ns(37.950%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                     19230.000   19230.000 r                        
 B5                                                      0.000   19230.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093   19230.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100   19231.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000   19231.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067   19231.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304   19232.564         _N23             
 USCM_74_104/CLK_USCM              td                    0.000   19232.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=509)      2.006   19234.570         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.521   19235.091 r       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.477   19235.568         video_clk_w      
 USCM_74_109/CLK_USCM              td                    0.000   19235.568 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=185)      1.847   19237.415         video_clk        
 CLMA_82_96/CLK                                                            r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rwptr1[1]/opit_0/CLK
 clock pessimism                                        -0.598   19236.817                          
 clock uncertainty                                       0.150   19236.967                          

 Hold time                                              -0.012   19236.955                          

 Data required time                                              19236.955                          
----------------------------------------------------------------------------------------------------
 Data required time                                              19236.955                          
 Data arrival time                                              -19236.664                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.291                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wptr[6]/opit_0_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rwptr1[6]/opit_0/D
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.514  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.433
  Launch Clock Delay      :  6.321
  Clock Pessimism Removal :  -0.598

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                     19230.000   19230.000 r                        
 B5                                                      0.000   19230.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093   19230.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935   19231.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000   19231.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056   19231.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108   19232.192         _N23             
 USCM_74_104/CLK_USCM              td                    0.000   19232.192 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=509)      1.690   19233.882         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.447   19234.329 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.405   19234.734         axi_clk          
 USCM_74_105/CLK_USCM              td                    0.000   19234.734 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.587   19236.321         ntclkbufg_1      
 CLMA_78_108/CLK                                                           r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wptr[6]/opit_0_L5Q_perm/CLK

 CLMA_78_108/Q0                    tco                   0.224   19236.545 r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wptr[6]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.137   19236.682         frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wptr [6]
 CLMS_78_109/M2                                                            r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rwptr1[6]/opit_0/D

 Data arrival time                                               19236.682         Logic Levels: 0  
                                                                                   Logic: 0.224ns(62.050%), Route: 0.137ns(37.950%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                     19230.000   19230.000 r                        
 B5                                                      0.000   19230.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093   19230.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100   19231.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000   19231.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067   19231.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304   19232.564         _N23             
 USCM_74_104/CLK_USCM              td                    0.000   19232.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=509)      2.006   19234.570         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.521   19235.091 r       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.477   19235.568         video_clk_w      
 USCM_74_109/CLK_USCM              td                    0.000   19235.568 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=185)      1.865   19237.433         video_clk        
 CLMS_78_109/CLK                                                           r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rwptr1[6]/opit_0/CLK
 clock pessimism                                        -0.598   19236.835                          
 clock uncertainty                                       0.150   19236.985                          

 Hold time                                              -0.012   19236.973                          

 Data required time                                              19236.973                          
----------------------------------------------------------------------------------------------------
 Data required time                                              19236.973                          
 Data arrival time                                              -19236.682                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.291                          
====================================================================================================

====================================================================================================

Startpoint  : dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_1h[0]/opit_0_L5Q_perm/CLK
Endpoint    : dvi_encoder_m0/serdes_4b_10to1_m0/gtp_outbuft6/opit_1_IOL/D[0]
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.003  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.303
  Launch Clock Delay      :  7.374
  Clock Pessimism Removal :  1.068

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N23             
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=509)      2.006       4.570         sys_clk_g        
 PLL_82_51/CLK_OUT1                td                    0.523       5.093 r       video_pll_m0/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.477       5.570         video_clk5x_w    
 USCM_74_110/CLK_USCM              td                    0.000       5.570 r       video_clk5xbufg/gopclkbufg/CLKOUT
                                   net (fanout=49)       1.804       7.374         video_clk5x      
 CLMA_118_301/CLK                                                          r       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_1h[0]/opit_0_L5Q_perm/CLK

 CLMA_118_301/Q1                   tco                   0.261       7.635 r       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_1h[0]/opit_0_L5Q_perm/Q
                                   net (fanout=2)        0.262       7.897         dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_1h [0]
 CLMA_118_301/Y2                   td                    0.165       8.062 r       dvi_encoder_m0/serdes_4b_10to1_m0/N78/gateop_perm/Z
                                   net (fanout=1)        1.205       9.267         dvi_encoder_m0/serdes_4b_10to1_m0/N78
 IOL_151_337/TX_DATA[0]                                                    r       dvi_encoder_m0/serdes_4b_10to1_m0/gtp_outbuft6/opit_1_IOL/D[0]

 Data arrival time                                                   9.267         Logic Levels: 1  
                                                                                   Logic: 0.426ns(22.504%), Route: 1.467ns(77.496%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         3.076       3.076 r                        
 B5                                                      0.000       3.076 r       sys_clk (port)   
                                   net (fanout=1)        0.093       3.169         sys_clk          
 IOBD_0_298/DIN                    td                    0.935       4.104 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       4.104         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056       4.160 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108       5.268         _N23             
 USCM_74_104/CLK_USCM              td                    0.000       5.268 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=509)      1.690       6.958         sys_clk_g        
 PLL_82_51/CLK_OUT1                td                    0.444       7.402 r       video_pll_m0/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.405       7.807         video_clk5x_w    
 USCM_74_110/CLK_USCM              td                    0.000       7.807 r       video_clk5xbufg/gopclkbufg/CLKOUT
                                   net (fanout=49)       1.572       9.379         video_clk5x      
 IOL_151_337/CLK_SYS                                                       r       dvi_encoder_m0/serdes_4b_10to1_m0/gtp_outbuft6/opit_1_IOL/SYSCLK
 clock pessimism                                         1.068      10.447                          
 clock uncertainty                                      -0.150      10.297                          

 Setup time                                             -0.156      10.141                          

 Data required time                                                 10.141                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 10.141                          
 Data arrival time                                                  -9.267                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.874                          
====================================================================================================

====================================================================================================

Startpoint  : dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_0h[0]/opit_0_L5Q/CLK
Endpoint    : dvi_encoder_m0/serdes_4b_10to1_m0/gtp_outbuft7/opit_1_IOL/D[0]
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.045  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.283
  Launch Clock Delay      :  7.396
  Clock Pessimism Removal :  1.068

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N23             
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=509)      2.006       4.570         sys_clk_g        
 PLL_82_51/CLK_OUT1                td                    0.523       5.093 r       video_pll_m0/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.477       5.570         video_clk5x_w    
 USCM_74_110/CLK_USCM              td                    0.000       5.570 r       video_clk5xbufg/gopclkbufg/CLKOUT
                                   net (fanout=49)       1.826       7.396         video_clk5x      
 CLMS_134_293/CLK                                                          r       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_0h[0]/opit_0_L5Q/CLK

 CLMS_134_293/Q1                   tco                   0.261       7.657 r       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_0h[0]/opit_0_L5Q/Q
                                   net (fanout=2)        0.263       7.920         dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_0h [0]
 CLMS_134_293/Y2                   td                    0.216       8.136 r       dvi_encoder_m0/serdes_4b_10to1_m0/N87/gateop/Z
                                   net (fanout=1)        0.792       8.928         dvi_encoder_m0/serdes_4b_10to1_m0/N87
 IOL_151_321/TX_DATA[0]                                                    r       dvi_encoder_m0/serdes_4b_10to1_m0/gtp_outbuft7/opit_1_IOL/D[0]

 Data arrival time                                                   8.928         Logic Levels: 1  
                                                                                   Logic: 0.477ns(31.136%), Route: 1.055ns(68.864%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         3.076       3.076 r                        
 B5                                                      0.000       3.076 r       sys_clk (port)   
                                   net (fanout=1)        0.093       3.169         sys_clk          
 IOBD_0_298/DIN                    td                    0.935       4.104 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       4.104         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056       4.160 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108       5.268         _N23             
 USCM_74_104/CLK_USCM              td                    0.000       5.268 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=509)      1.690       6.958         sys_clk_g        
 PLL_82_51/CLK_OUT1                td                    0.444       7.402 r       video_pll_m0/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.405       7.807         video_clk5x_w    
 USCM_74_110/CLK_USCM              td                    0.000       7.807 r       video_clk5xbufg/gopclkbufg/CLKOUT
                                   net (fanout=49)       1.552       9.359         video_clk5x      
 IOL_151_321/CLK_SYS                                                       r       dvi_encoder_m0/serdes_4b_10to1_m0/gtp_outbuft7/opit_1_IOL/SYSCLK
 clock pessimism                                         1.068      10.427                          
 clock uncertainty                                      -0.150      10.277                          

 Setup time                                             -0.156      10.121                          

 Data required time                                                 10.121                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 10.121                          
 Data arrival time                                                  -8.928                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.193                          
====================================================================================================

====================================================================================================

Startpoint  : dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_1l[1]/opit_0_L5Q/CLK
Endpoint    : dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_1l[0]/opit_0_L5Q/L0
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.090  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.261
  Launch Clock Delay      :  7.419
  Clock Pessimism Removal :  1.068

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N23             
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=509)      2.006       4.570         sys_clk_g        
 PLL_82_51/CLK_OUT1                td                    0.523       5.093 r       video_pll_m0/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.477       5.570         video_clk5x_w    
 USCM_74_110/CLK_USCM              td                    0.000       5.570 r       video_clk5xbufg/gopclkbufg/CLKOUT
                                   net (fanout=49)       1.849       7.419         video_clk5x      
 CLMA_118_265/CLK                                                          r       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_1l[1]/opit_0_L5Q/CLK

 CLMA_118_265/Q2                   tco                   0.261       7.680 r       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_1l[1]/opit_0_L5Q/Q
                                   net (fanout=1)        1.192       8.872         dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_1l [1]
 CLMA_134_312/A0                                                           r       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_1l[0]/opit_0_L5Q/L0

 Data arrival time                                                   8.872         Logic Levels: 0  
                                                                                   Logic: 0.261ns(17.963%), Route: 1.192ns(82.037%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         3.076       3.076 r                        
 B5                                                      0.000       3.076 r       sys_clk (port)   
                                   net (fanout=1)        0.093       3.169         sys_clk          
 IOBD_0_298/DIN                    td                    0.935       4.104 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       4.104         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056       4.160 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108       5.268         _N23             
 USCM_74_104/CLK_USCM              td                    0.000       5.268 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=509)      1.690       6.958         sys_clk_g        
 PLL_82_51/CLK_OUT1                td                    0.444       7.402 r       video_pll_m0/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.405       7.807         video_clk5x_w    
 USCM_74_110/CLK_USCM              td                    0.000       7.807 r       video_clk5xbufg/gopclkbufg/CLKOUT
                                   net (fanout=49)       1.530       9.337         video_clk5x      
 CLMA_134_312/CLK                                                          r       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_1l[0]/opit_0_L5Q/CLK
 clock pessimism                                         1.068      10.405                          
 clock uncertainty                                      -0.150      10.255                          

 Setup time                                             -0.180      10.075                          

 Data required time                                                 10.075                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 10.075                          
 Data arrival time                                                  -8.872                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.203                          
====================================================================================================

====================================================================================================

Startpoint  : dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_mod5[1]/opit_0_L5Q_perm/CLK
Endpoint    : dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_mod5[2]/opit_0_L5Q_perm/L0
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.023  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.414
  Launch Clock Delay      :  6.304
  Clock Pessimism Removal :  -1.087

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935       1.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056       1.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108       2.192         _N23             
 USCM_74_104/CLK_USCM              td                    0.000       2.192 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=509)      1.690       3.882         sys_clk_g        
 PLL_82_51/CLK_OUT1                td                    0.444       4.326 r       video_pll_m0/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.405       4.731         video_clk5x_w    
 USCM_74_110/CLK_USCM              td                    0.000       4.731 r       video_clk5xbufg/gopclkbufg/CLKOUT
                                   net (fanout=49)       1.573       6.304         video_clk5x      
 CLMA_118_260/CLK                                                          r       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_mod5[1]/opit_0_L5Q_perm/CLK

 CLMA_118_260/Q2                   tco                   0.223       6.527 f       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_mod5[1]/opit_0_L5Q_perm/Q
                                   net (fanout=2)        0.114       6.641         dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_mod5 [1]
 CLMA_118_268/C0                                                           f       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_mod5[2]/opit_0_L5Q_perm/L0

 Data arrival time                                                   6.641         Logic Levels: 0  
                                                                                   Logic: 0.223ns(66.172%), Route: 0.114ns(33.828%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N23             
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=509)      2.006       4.570         sys_clk_g        
 PLL_82_51/CLK_OUT1                td                    0.523       5.093 r       video_pll_m0/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.477       5.570         video_clk5x_w    
 USCM_74_110/CLK_USCM              td                    0.000       5.570 r       video_clk5xbufg/gopclkbufg/CLKOUT
                                   net (fanout=49)       1.844       7.414         video_clk5x      
 CLMA_118_268/CLK                                                          r       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_mod5[2]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -1.087       6.327                          
 clock uncertainty                                       0.000       6.327                          

 Hold time                                              -0.126       6.201                          

 Data required time                                                  6.201                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.201                          
 Data arrival time                                                  -6.641                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.440                          
====================================================================================================

====================================================================================================

Startpoint  : dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_mod5[0]/opit_0_L5Q_perm/CLK
Endpoint    : dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_mod5[0]/opit_0_L5Q_perm/L4
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.424
  Launch Clock Delay      :  6.304
  Clock Pessimism Removal :  -1.120

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935       1.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056       1.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108       2.192         _N23             
 USCM_74_104/CLK_USCM              td                    0.000       2.192 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=509)      1.690       3.882         sys_clk_g        
 PLL_82_51/CLK_OUT1                td                    0.444       4.326 r       video_pll_m0/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.405       4.731         video_clk5x_w    
 USCM_74_110/CLK_USCM              td                    0.000       4.731 r       video_clk5xbufg/gopclkbufg/CLKOUT
                                   net (fanout=49)       1.573       6.304         video_clk5x      
 CLMA_118_260/CLK                                                          r       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_mod5[0]/opit_0_L5Q_perm/CLK

 CLMA_118_260/Q0                   tco                   0.223       6.527 f       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_mod5[0]/opit_0_L5Q_perm/Q
                                   net (fanout=3)        0.144       6.671         dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_mod5 [0]
 CLMA_118_260/A4                                                           f       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_mod5[0]/opit_0_L5Q_perm/L4

 Data arrival time                                                   6.671         Logic Levels: 0  
                                                                                   Logic: 0.223ns(60.763%), Route: 0.144ns(39.237%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N23             
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=509)      2.006       4.570         sys_clk_g        
 PLL_82_51/CLK_OUT1                td                    0.523       5.093 r       video_pll_m0/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.477       5.570         video_clk5x_w    
 USCM_74_110/CLK_USCM              td                    0.000       5.570 r       video_clk5xbufg/gopclkbufg/CLKOUT
                                   net (fanout=49)       1.854       7.424         video_clk5x      
 CLMA_118_260/CLK                                                          r       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_mod5[0]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -1.120       6.304                          
 clock uncertainty                                       0.000       6.304                          

 Hold time                                              -0.081       6.223                          

 Data required time                                                  6.223                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.223                          
 Data arrival time                                                  -6.671                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.448                          
====================================================================================================

====================================================================================================

Startpoint  : dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_mod5[0]/opit_0_L5Q_perm/CLK
Endpoint    : dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_mod5[1]/opit_0_L5Q_perm/L4
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.424
  Launch Clock Delay      :  6.304
  Clock Pessimism Removal :  -1.120

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935       1.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056       1.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108       2.192         _N23             
 USCM_74_104/CLK_USCM              td                    0.000       2.192 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=509)      1.690       3.882         sys_clk_g        
 PLL_82_51/CLK_OUT1                td                    0.444       4.326 r       video_pll_m0/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.405       4.731         video_clk5x_w    
 USCM_74_110/CLK_USCM              td                    0.000       4.731 r       video_clk5xbufg/gopclkbufg/CLKOUT
                                   net (fanout=49)       1.573       6.304         video_clk5x      
 CLMA_118_260/CLK                                                          r       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_mod5[0]/opit_0_L5Q_perm/CLK

 CLMA_118_260/Q0                   tco                   0.223       6.527 f       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_mod5[0]/opit_0_L5Q_perm/Q
                                   net (fanout=3)        0.144       6.671         dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_mod5 [0]
 CLMA_118_260/C4                                                           f       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_mod5[1]/opit_0_L5Q_perm/L4

 Data arrival time                                                   6.671         Logic Levels: 0  
                                                                                   Logic: 0.223ns(60.763%), Route: 0.144ns(39.237%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N23             
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=509)      2.006       4.570         sys_clk_g        
 PLL_82_51/CLK_OUT1                td                    0.523       5.093 r       video_pll_m0/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.477       5.570         video_clk5x_w    
 USCM_74_110/CLK_USCM              td                    0.000       5.570 r       video_clk5xbufg/gopclkbufg/CLKOUT
                                   net (fanout=49)       1.854       7.424         video_clk5x      
 CLMA_118_260/CLK                                                          r       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_mod5[1]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -1.120       6.304                          
 clock uncertainty                                       0.000       6.304                          

 Hold time                                              -0.082       6.222                          

 Data required time                                                  6.222                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.222                          
 Data arrival time                                                  -6.671                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.449                          
====================================================================================================

====================================================================================================

Startpoint  : dvi_encoder_m0/encb/dout[7]/opit_0_inv_MUX4TO1Q/CLK
Endpoint    : dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_0l[3]/opit_0_L5Q_perm/L4
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.430  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.300
  Launch Clock Delay      :  7.418
  Clock Pessimism Removal :  0.688

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                     11814.912   11814.912 r                        
 B5                                                      0.000   11814.912 r       sys_clk (port)   
                                   net (fanout=1)        0.093   11815.005         sys_clk          
 IOBD_0_298/DIN                    td                    1.100   11816.105 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000   11816.105         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067   11816.172 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304   11817.476         _N23             
 USCM_74_104/CLK_USCM              td                    0.000   11817.476 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=509)      2.006   11819.482         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.521   11820.003 r       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.477   11820.480         video_clk_w      
 USCM_74_109/CLK_USCM              td                    0.000   11820.480 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=185)      1.850   11822.330         video_clk        
 CLMS_126_269/CLK                                                          r       dvi_encoder_m0/encb/dout[7]/opit_0_inv_MUX4TO1Q/CLK

 CLMS_126_269/Q2                   tco                   0.261   11822.591 r       dvi_encoder_m0/encb/dout[7]/opit_0_inv_MUX4TO1Q/Q
                                   net (fanout=1)        0.262   11822.853         dvi_encoder_m0/blue [7]
 CLMA_126_268/B4                                                           r       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_0l[3]/opit_0_L5Q_perm/L4

 Data arrival time                                               11822.853         Logic Levels: 0  
                                                                                   Logic: 0.261ns(49.904%), Route: 0.262ns(50.096%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                     11814.916   11814.916 r                        
 B5                                                      0.000   11814.916 r       sys_clk (port)   
                                   net (fanout=1)        0.093   11815.009         sys_clk          
 IOBD_0_298/DIN                    td                    0.935   11815.944 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000   11815.944         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056   11816.000 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108   11817.108         _N23             
 USCM_74_104/CLK_USCM              td                    0.000   11817.108 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=509)      1.690   11818.798         sys_clk_g        
 PLL_82_51/CLK_OUT1                td                    0.444   11819.242 r       video_pll_m0/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.405   11819.647         video_clk5x_w    
 USCM_74_110/CLK_USCM              td                    0.000   11819.647 r       video_clk5xbufg/gopclkbufg/CLKOUT
                                   net (fanout=49)       1.569   11821.216         video_clk5x      
 CLMA_126_268/CLK                                                          r       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_0l[3]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.688   11821.904                          
 clock uncertainty                                      -0.150   11821.754                          

 Setup time                                             -0.133   11821.621                          

 Data required time                                              11821.621                          
----------------------------------------------------------------------------------------------------
 Data required time                                              11821.621                          
 Data arrival time                                              -11822.853                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -1.232                          
====================================================================================================

====================================================================================================

Startpoint  : dvi_encoder_m0/encb/dout[6]/opit_0_inv_MUX4TO1Q/CLK
Endpoint    : dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_0h[3]/opit_0_L5Q/L4
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.430  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.300
  Launch Clock Delay      :  7.418
  Clock Pessimism Removal :  0.688

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                     11814.912   11814.912 r                        
 B5                                                      0.000   11814.912 r       sys_clk (port)   
                                   net (fanout=1)        0.093   11815.005         sys_clk          
 IOBD_0_298/DIN                    td                    1.100   11816.105 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000   11816.105         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067   11816.172 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304   11817.476         _N23             
 USCM_74_104/CLK_USCM              td                    0.000   11817.476 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=509)      2.006   11819.482         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.521   11820.003 r       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.477   11820.480         video_clk_w      
 USCM_74_109/CLK_USCM              td                    0.000   11820.480 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=185)      1.850   11822.330         video_clk        
 CLMS_126_269/CLK                                                          r       dvi_encoder_m0/encb/dout[6]/opit_0_inv_MUX4TO1Q/CLK

 CLMS_126_269/Q0                   tco                   0.261   11822.591 r       dvi_encoder_m0/encb/dout[6]/opit_0_inv_MUX4TO1Q/Q
                                   net (fanout=1)        0.262   11822.853         dvi_encoder_m0/blue [6]
 CLMA_126_268/C4                                                           r       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_0h[3]/opit_0_L5Q/L4

 Data arrival time                                               11822.853         Logic Levels: 0  
                                                                                   Logic: 0.261ns(49.904%), Route: 0.262ns(50.096%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                     11814.916   11814.916 r                        
 B5                                                      0.000   11814.916 r       sys_clk (port)   
                                   net (fanout=1)        0.093   11815.009         sys_clk          
 IOBD_0_298/DIN                    td                    0.935   11815.944 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000   11815.944         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056   11816.000 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108   11817.108         _N23             
 USCM_74_104/CLK_USCM              td                    0.000   11817.108 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=509)      1.690   11818.798         sys_clk_g        
 PLL_82_51/CLK_OUT1                td                    0.444   11819.242 r       video_pll_m0/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.405   11819.647         video_clk5x_w    
 USCM_74_110/CLK_USCM              td                    0.000   11819.647 r       video_clk5xbufg/gopclkbufg/CLKOUT
                                   net (fanout=49)       1.569   11821.216         video_clk5x      
 CLMA_126_268/CLK                                                          r       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_0h[3]/opit_0_L5Q/CLK
 clock pessimism                                         0.688   11821.904                          
 clock uncertainty                                      -0.150   11821.754                          

 Setup time                                             -0.133   11821.621                          

 Data required time                                              11821.621                          
----------------------------------------------------------------------------------------------------
 Data required time                                              11821.621                          
 Data arrival time                                              -11822.853                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -1.232                          
====================================================================================================

====================================================================================================

Startpoint  : dvi_encoder_m0/encg/dout[7]/opit_0_inv_L5Q_perm/CLK
Endpoint    : dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_2l[3]/opit_0_L5Q/L4
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.430  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.259
  Launch Clock Delay      :  7.377
  Clock Pessimism Removal :  0.688

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                     11814.912   11814.912 r                        
 B5                                                      0.000   11814.912 r       sys_clk (port)   
                                   net (fanout=1)        0.093   11815.005         sys_clk          
 IOBD_0_298/DIN                    td                    1.100   11816.105 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000   11816.105         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067   11816.172 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304   11817.476         _N23             
 USCM_74_104/CLK_USCM              td                    0.000   11817.476 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=509)      2.006   11819.482         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.521   11820.003 r       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.477   11820.480         video_clk_w      
 USCM_74_109/CLK_USCM              td                    0.000   11820.480 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=185)      1.809   11822.289         video_clk        
 CLMA_118_297/CLK                                                          r       dvi_encoder_m0/encg/dout[7]/opit_0_inv_L5Q_perm/CLK

 CLMA_118_297/Q2                   tco                   0.261   11822.550 r       dvi_encoder_m0/encg/dout[7]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        0.261   11822.811         dvi_encoder_m0/red [7]
 CLMA_118_296/B4                                                           r       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_2l[3]/opit_0_L5Q/L4

 Data arrival time                                               11822.811         Logic Levels: 0  
                                                                                   Logic: 0.261ns(50.000%), Route: 0.261ns(50.000%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                     11814.916   11814.916 r                        
 B5                                                      0.000   11814.916 r       sys_clk (port)   
                                   net (fanout=1)        0.093   11815.009         sys_clk          
 IOBD_0_298/DIN                    td                    0.935   11815.944 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000   11815.944         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056   11816.000 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108   11817.108         _N23             
 USCM_74_104/CLK_USCM              td                    0.000   11817.108 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=509)      1.690   11818.798         sys_clk_g        
 PLL_82_51/CLK_OUT1                td                    0.444   11819.242 r       video_pll_m0/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.405   11819.647         video_clk5x_w    
 USCM_74_110/CLK_USCM              td                    0.000   11819.647 r       video_clk5xbufg/gopclkbufg/CLKOUT
                                   net (fanout=49)       1.528   11821.175         video_clk5x      
 CLMA_118_296/CLK                                                          r       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_2l[3]/opit_0_L5Q/CLK
 clock pessimism                                         0.688   11821.863                          
 clock uncertainty                                      -0.150   11821.713                          

 Setup time                                             -0.133   11821.580                          

 Data required time                                              11821.580                          
----------------------------------------------------------------------------------------------------
 Data required time                                              11821.580                          
 Data arrival time                                              -11822.811                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -1.231                          
====================================================================================================

====================================================================================================

Startpoint  : dvi_encoder_m0/encr/dout[8]/opit_0_inv_L5Q/CLK
Endpoint    : dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_1h[4]/opit_0_L5Q_perm/L4
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.434  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.422
  Launch Clock Delay      :  6.300
  Clock Pessimism Removal :  -0.688

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935       1.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056       1.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108       2.192         _N23             
 USCM_74_104/CLK_USCM              td                    0.000       2.192 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=509)      1.690       3.882         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.442       4.324 r       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.405       4.729         video_clk_w      
 USCM_74_109/CLK_USCM              td                    0.000       4.729 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=185)      1.571       6.300         video_clk        
 CLMS_114_265/CLK                                                          r       dvi_encoder_m0/encr/dout[8]/opit_0_inv_L5Q/CLK

 CLMS_114_265/Q1                   tco                   0.223       6.523 f       dvi_encoder_m0/encr/dout[8]/opit_0_inv_L5Q/Q
                                   net (fanout=1)        0.144       6.667         dvi_encoder_m0/green [8]
 CLMA_114_264/A4                                                           f       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_1h[4]/opit_0_L5Q_perm/L4

 Data arrival time                                                   6.667         Logic Levels: 0  
                                                                                   Logic: 0.223ns(60.763%), Route: 0.144ns(39.237%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N23             
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=509)      2.006       4.570         sys_clk_g        
 PLL_82_51/CLK_OUT1                td                    0.523       5.093 r       video_pll_m0/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.477       5.570         video_clk5x_w    
 USCM_74_110/CLK_USCM              td                    0.000       5.570 r       video_clk5xbufg/gopclkbufg/CLKOUT
                                   net (fanout=49)       1.852       7.422         video_clk5x      
 CLMA_114_264/CLK                                                          r       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_1h[4]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.688       6.734                          
 clock uncertainty                                       0.150       6.884                          

 Hold time                                              -0.081       6.803                          

 Data required time                                                  6.803                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.803                          
 Data arrival time                                                  -6.667                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.136                          
====================================================================================================

====================================================================================================

Startpoint  : dvi_encoder_m0/encb/dout[2]/opit_0_inv_L5Q_perm/CLK
Endpoint    : dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_0h[1]/opit_0_L5Q/L4
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.434  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.421
  Launch Clock Delay      :  6.299
  Clock Pessimism Removal :  -0.688

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935       1.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056       1.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108       2.192         _N23             
 USCM_74_104/CLK_USCM              td                    0.000       2.192 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=509)      1.690       3.882         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.442       4.324 r       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.405       4.729         video_clk_w      
 USCM_74_109/CLK_USCM              td                    0.000       4.729 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=185)      1.570       6.299         video_clk        
 CLMA_134_272/CLK                                                          r       dvi_encoder_m0/encb/dout[2]/opit_0_inv_L5Q_perm/CLK

 CLMA_134_272/Q2                   tco                   0.223       6.522 f       dvi_encoder_m0/encb/dout[2]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        0.144       6.666         dvi_encoder_m0/blue [2]
 CLMS_134_273/A4                                                           f       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_0h[1]/opit_0_L5Q/L4

 Data arrival time                                                   6.666         Logic Levels: 0  
                                                                                   Logic: 0.223ns(60.763%), Route: 0.144ns(39.237%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N23             
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=509)      2.006       4.570         sys_clk_g        
 PLL_82_51/CLK_OUT1                td                    0.523       5.093 r       video_pll_m0/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.477       5.570         video_clk5x_w    
 USCM_74_110/CLK_USCM              td                    0.000       5.570 r       video_clk5xbufg/gopclkbufg/CLKOUT
                                   net (fanout=49)       1.851       7.421         video_clk5x      
 CLMS_134_273/CLK                                                          r       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_0h[1]/opit_0_L5Q/CLK
 clock pessimism                                        -0.688       6.733                          
 clock uncertainty                                       0.150       6.883                          

 Hold time                                              -0.081       6.802                          

 Data required time                                                  6.802                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.802                          
 Data arrival time                                                  -6.666                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.136                          
====================================================================================================

====================================================================================================

Startpoint  : dvi_encoder_m0/encb/dout[4]/opit_0_inv_MUX4TO1Q/CLK
Endpoint    : dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_0h[2]/opit_0_L5Q_perm/L4
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.434  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.425
  Launch Clock Delay      :  6.303
  Clock Pessimism Removal :  -0.688

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935       1.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056       1.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108       2.192         _N23             
 USCM_74_104/CLK_USCM              td                    0.000       2.192 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=509)      1.690       3.882         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.442       4.324 r       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.405       4.729         video_clk_w      
 USCM_74_109/CLK_USCM              td                    0.000       4.729 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=185)      1.574       6.303         video_clk        
 CLMA_126_264/CLK                                                          r       dvi_encoder_m0/encb/dout[4]/opit_0_inv_MUX4TO1Q/CLK

 CLMA_126_264/Q0                   tco                   0.223       6.526 f       dvi_encoder_m0/encb/dout[4]/opit_0_inv_MUX4TO1Q/Q
                                   net (fanout=1)        0.144       6.670         dvi_encoder_m0/blue [4]
 CLMS_126_265/A4                                                           f       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_0h[2]/opit_0_L5Q_perm/L4

 Data arrival time                                                   6.670         Logic Levels: 0  
                                                                                   Logic: 0.223ns(60.763%), Route: 0.144ns(39.237%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N23             
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=509)      2.006       4.570         sys_clk_g        
 PLL_82_51/CLK_OUT1                td                    0.523       5.093 r       video_pll_m0/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.477       5.570         video_clk5x_w    
 USCM_74_110/CLK_USCM              td                    0.000       5.570 r       video_clk5xbufg/gopclkbufg/CLKOUT
                                   net (fanout=49)       1.855       7.425         video_clk5x      
 CLMS_126_265/CLK                                                          r       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_0h[2]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.688       6.737                          
 clock uncertainty                                       0.150       6.887                          

 Hold time                                              -0.081       6.806                          

 Data required time                                                  6.806                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.806                          
 Data arrival time                                                  -6.670                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.136                          
====================================================================================================

====================================================================================================

Startpoint  : u_aq_axi_master/reg_arvalid/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/ARVALID_1
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.239  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.316
  Launch Clock Delay      :  7.394
  Clock Pessimism Removal :  0.839

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N23             
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=509)      2.006       4.570         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.526       5.096 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.477       5.573         axi_clk          
 USCM_74_105/CLK_USCM              td                    0.000       5.573 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.821       7.394         ntclkbufg_1      
 CLMA_70_81/CLK                                                            r       u_aq_axi_master/reg_arvalid/opit_0_inv_L5Q_perm/CLK

 CLMA_70_81/Q0                     tco                   0.261       7.655 r       u_aq_axi_master/reg_arvalid/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        1.300       8.955         s00_axi_arvalid  
 HMEMC_16_1/SRB_IOL34_TX_DATA[4]                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/ARVALID_1

 Data arrival time                                                   8.955         Logic Levels: 0  
                                                                                   Logic: 0.261ns(16.720%), Route: 1.300ns(83.280%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                        10.000      10.000 r                        
 B5                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      10.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935      11.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056      11.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108      12.192         _N23             
 USCM_74_104/CLK_USCM              td                    0.000      12.192 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=509)      1.690      13.882         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.447      14.329 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.405      14.734         axi_clk          
 USCM_74_105/CLK_USCM              td                    0.000      14.734 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.582      16.316         ntclkbufg_1      
 HMEMC_16_1/SRB_IOL40_CLK_SYS                                              r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/ACLK_1
 clock pessimism                                         0.839      17.155                          
 clock uncertainty                                      -0.150      17.005                          

 Setup time                                             -4.568      12.437                          

 Data required time                                                 12.437                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 12.437                          
 Data arrival time                                                  -8.955                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.482                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/ACLK_1
Endpoint    : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rd_water_level[8]/opit_0_A2Q21/Cin
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.328  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.266
  Launch Clock Delay      :  7.433
  Clock Pessimism Removal :  0.839

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N23             
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=509)      2.006       4.570         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.526       5.096 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.477       5.573         axi_clk          
 USCM_74_105/CLK_USCM              td                    0.000       5.573 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.860       7.433         ntclkbufg_1      
 HMEMC_16_1/SRB_IOL40_CLK_SYS                                              r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/ACLK_1

 HMEMC_16_1/SRB_IOL44_RX_DATA[2]   tco                   0.968       8.401 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/WREADY_1
                                   net (fanout=5)        1.457       9.858         s00_axi_wready   
 CLMS_46_85/Y1                     td                    0.169      10.027 r       u_aq_axi_master/N5_5/gateop_perm/Z
                                   net (fanout=2)        0.985      11.012         u_aq_axi_master/N5
                                                         0.276      11.288 f       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rbin[0]/opit_0_inv_A2Q20/Cout
                                                         0.000      11.288         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/_N1119
 CLMA_70_52/Y3                     td                    0.380      11.668 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rbin[3]/opit_0_inv_A2Q21/Y1
                                   net (fanout=3)        0.468      12.136         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N69 [3]
 CLMA_78_48/Y2                     td                    0.165      12.301 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N70[3]/gateop_perm/Z
                                   net (fanout=2)        0.432      12.733         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rrptr [3]
                                                         0.442      13.175 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N283_7.fsub_4/gateop_A2/Cout
                                                         0.000      13.175         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N283_7.co [5]
 CLMS_78_57/COUT                   td                    0.095      13.270 f       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rd_water_level[6]/opit_0_A2Q1/Cout
                                   net (fanout=1)        0.000      13.270         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N283_7.co [7]
 CLMS_78_65/CIN                                                            f       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rd_water_level[8]/opit_0_A2Q21/Cin

 Data arrival time                                                  13.270         Logic Levels: 4  
                                                                                   Logic: 2.495ns(42.745%), Route: 3.342ns(57.255%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                        10.000      10.000 r                        
 B5                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      10.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935      11.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056      11.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108      12.192         _N23             
 USCM_74_104/CLK_USCM              td                    0.000      12.192 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=509)      1.690      13.882         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.447      14.329 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.405      14.734         axi_clk          
 USCM_74_105/CLK_USCM              td                    0.000      14.734 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.532      16.266         ntclkbufg_1      
 CLMS_78_65/CLK                                                            r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rd_water_level[8]/opit_0_A2Q21/CLK
 clock pessimism                                         0.839      17.105                          
 clock uncertainty                                      -0.150      16.955                          

 Setup time                                             -0.171      16.784                          

 Data required time                                                 16.784                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 16.784                          
 Data arrival time                                                 -13.270                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.514                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/ACLK_1
Endpoint    : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/asyn_wfull/opit_0_L5Q_perm/L4
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.284  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.310
  Launch Clock Delay      :  7.433
  Clock Pessimism Removal :  0.839

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N23             
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=509)      2.006       4.570         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.526       5.096 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.477       5.573         axi_clk          
 USCM_74_105/CLK_USCM              td                    0.000       5.573 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.860       7.433         ntclkbufg_1      
 HMEMC_16_1/SRB_IOL40_CLK_SYS                                              r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/ACLK_1

 HMEMC_16_1/SRB_IOL39_RX_DATA[1]   tco                   0.784       8.217 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/RVALID_1
                                   net (fanout=12)       1.816      10.033         rd_burst_data_valid
                                                         0.276      10.309 f       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wbin[1]/opit_0_inv_A2Q21/Cout
                                                         0.000      10.309         frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/_N1083
 CLMA_78_92/COUT                   td                    0.097      10.406 r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wbin[3]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      10.406         frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/_N1085
 CLMA_78_96/Y1                     td                    0.381      10.787 r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wbin[5]/opit_0_inv_A2Q21/Y1
                                   net (fanout=3)        0.608      11.395         frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/N2 [5]
 CLMA_82_92/Y0                     td                    0.164      11.559 r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/N3[5]/gateop_perm/Z
                                   net (fanout=3)        0.655      12.214         frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/nb2 [5]
 CLMA_86_88/Y3                     td                    0.512      12.726 r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/N148.eq_2/gateop_A2/Y1
                                   net (fanout=1)        0.586      13.312         _N20             
 CLMA_86_104/A4                                                            r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/asyn_wfull/opit_0_L5Q_perm/L4

 Data arrival time                                                  13.312         Logic Levels: 4  
                                                                                   Logic: 2.214ns(37.659%), Route: 3.665ns(62.341%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                        10.000      10.000 r                        
 B5                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      10.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935      11.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056      11.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108      12.192         _N23             
 USCM_74_104/CLK_USCM              td                    0.000      12.192 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=509)      1.690      13.882         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.447      14.329 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.405      14.734         axi_clk          
 USCM_74_105/CLK_USCM              td                    0.000      14.734 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.576      16.310         ntclkbufg_1      
 CLMA_86_104/CLK                                                           r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/asyn_wfull/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.839      17.149                          
 clock uncertainty                                      -0.150      16.999                          

 Setup time                                             -0.130      16.869                          

 Data required time                                                 16.869                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 16.869                          
 Data arrival time                                                 -13.312                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.557                          
====================================================================================================

====================================================================================================

Startpoint  : u_aq_axi_master/reg_rd_adrs[7]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/ARADDR_1[7]
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.316  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.433
  Launch Clock Delay      :  6.278
  Clock Pessimism Removal :  -0.839

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935       1.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056       1.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108       2.192         _N23             
 USCM_74_104/CLK_USCM              td                    0.000       2.192 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=509)      1.690       3.882         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.447       4.329 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.405       4.734         axi_clk          
 USCM_74_105/CLK_USCM              td                    0.000       4.734 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.544       6.278         ntclkbufg_1      
 CLMS_26_89/CLK                                                            r       u_aq_axi_master/reg_rd_adrs[7]/opit_0_inv_L5Q_perm/CLK

 CLMS_26_89/Q2                     tco                   0.223       6.501 f       u_aq_axi_master/reg_rd_adrs[7]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.498       6.999         s00_axi_araddr[7]
 HMEMC_16_1/SRB_IOL36_TX_DATA[6]                                           f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/ARADDR_1[7]

 Data arrival time                                                   6.999         Logic Levels: 0  
                                                                                   Logic: 0.223ns(30.929%), Route: 0.498ns(69.071%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N23             
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=509)      2.006       4.570         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.526       5.096 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.477       5.573         axi_clk          
 USCM_74_105/CLK_USCM              td                    0.000       5.573 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.860       7.433         ntclkbufg_1      
 HMEMC_16_1/SRB_IOL40_CLK_SYS                                              r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/ACLK_1
 clock pessimism                                        -0.839       6.594                          
 clock uncertainty                                       0.000       6.594                          

 Hold time                                               0.115       6.709                          

 Data required time                                                  6.709                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.709                          
 Data arrival time                                                  -6.999                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.290                          
====================================================================================================

====================================================================================================

Startpoint  : u_aq_axi_master/reg_rd_adrs[27]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/ARADDR_1[27]
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.307  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.433
  Launch Clock Delay      :  6.287
  Clock Pessimism Removal :  -0.839

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935       1.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056       1.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108       2.192         _N23             
 USCM_74_104/CLK_USCM              td                    0.000       2.192 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=509)      1.690       3.882         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.447       4.329 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.405       4.734         axi_clk          
 USCM_74_105/CLK_USCM              td                    0.000       4.734 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.553       6.287         ntclkbufg_1      
 CLMA_50_101/CLK                                                           r       u_aq_axi_master/reg_rd_adrs[27]/opit_0_inv_L5Q_perm/CLK

 CLMA_50_101/Q3                    tco                   0.223       6.510 f       u_aq_axi_master/reg_rd_adrs[27]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.527       7.037         s00_axi_araddr[27]
 HMEMC_16_1/SRB_IOL35_TX_DATA[4]                                           f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/ARADDR_1[27]

 Data arrival time                                                   7.037         Logic Levels: 0  
                                                                                   Logic: 0.223ns(29.733%), Route: 0.527ns(70.267%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N23             
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=509)      2.006       4.570         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.526       5.096 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.477       5.573         axi_clk          
 USCM_74_105/CLK_USCM              td                    0.000       5.573 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.860       7.433         ntclkbufg_1      
 HMEMC_16_1/SRB_IOL40_CLK_SYS                                              r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/ACLK_1
 clock pessimism                                        -0.839       6.594                          
 clock uncertainty                                       0.000       6.594                          

 Hold time                                               0.113       6.707                          

 Data required time                                                  6.707                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.707                          
 Data arrival time                                                  -7.037                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.330                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/frame_fifo_write_m0/state_5/opit_0_inv_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/frame_fifo_write_m0/state_0/opit_0_inv/D
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.033  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.376
  Launch Clock Delay      :  6.259
  Clock Pessimism Removal :  -1.084

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935       1.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056       1.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108       2.192         _N23             
 USCM_74_104/CLK_USCM              td                    0.000       2.192 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=509)      1.690       3.882         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.447       4.329 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.405       4.734         axi_clk          
 USCM_74_105/CLK_USCM              td                    0.000       4.734 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.525       6.259         ntclkbufg_1      
 CLMS_66_69/CLK                                                            r       frame_read_write_m0/frame_fifo_write_m0/state_5/opit_0_inv_L5Q_perm/CLK

 CLMS_66_69/Q2                     tco                   0.224       6.483 r       frame_read_write_m0/frame_fifo_write_m0/state_5/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.139       6.622         frame_read_write_m0/write_finish
 CLMA_66_68/M0                                                             r       frame_read_write_m0/frame_fifo_write_m0/state_0/opit_0_inv/D

 Data arrival time                                                   6.622         Logic Levels: 0  
                                                                                   Logic: 0.224ns(61.708%), Route: 0.139ns(38.292%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N23             
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=509)      2.006       4.570         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.526       5.096 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.477       5.573         axi_clk          
 USCM_74_105/CLK_USCM              td                    0.000       5.573 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.803       7.376         ntclkbufg_1      
 CLMA_66_68/CLK                                                            r       frame_read_write_m0/frame_fifo_write_m0/state_0/opit_0_inv/CLK
 clock pessimism                                        -1.084       6.292                          
 clock uncertainty                                       0.000       6.292                          

 Hold time                                              -0.012       6.280                          

 Data required time                                                  6.280                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.280                          
 Data arrival time                                                  -6.622                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.342                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wptr[5]/opit_0_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rwptr1[5]/opit_0/D
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    2.326  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.259
  Launch Clock Delay      :  3.933
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock coms_pclk (rising edge)                           0.000       0.000 r                        
 J17                                                     0.000       0.000 r       cmos_pclk (port) 
                                   net (fanout=1)        0.063       0.063         cmos_pclk        
 IOBS_152_173/DIN                  td                    1.100       1.163 r       cmos_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.163         cmos_pclk_ibuf/ntD
 IOL_151_173/INCK                  td                    0.067       1.230 r       cmos_pclk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.906       2.136         _N22             
 USCM_74_107/CLK_USCM              td                    0.000       2.136 r       cmos_pclkbufg/gopclkbufg/CLKOUT
                                   net (fanout=69)       1.797       3.933         cmos_pclk_g      
 CLMA_58_52/CLK                                                            r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wptr[5]/opit_0_L5Q_perm/CLK

 CLMA_58_52/Q1                     tco                   0.261       4.194 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wptr[5]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        1.134       5.328         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wptr [5]
 CLMS_66_53/M2                                                             r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rwptr1[5]/opit_0/D

 Data arrival time                                                   5.328         Logic Levels: 0  
                                                                                   Logic: 0.261ns(18.710%), Route: 1.134ns(81.290%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                        10.000      10.000 r                        
 B5                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      10.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935      11.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056      11.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108      12.192         _N23             
 USCM_74_104/CLK_USCM              td                    0.000      12.192 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=509)      1.690      13.882         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.447      14.329 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.405      14.734         axi_clk          
 USCM_74_105/CLK_USCM              td                    0.000      14.734 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.525      16.259         ntclkbufg_1      
 CLMS_66_53/CLK                                                            r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rwptr1[5]/opit_0/CLK
 clock pessimism                                         0.000      16.259                          
 clock uncertainty                                      -0.150      16.109                          

 Setup time                                             -0.067      16.042                          

 Data required time                                                 16.042                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 16.042                          
 Data arrival time                                                  -5.328                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        10.714                          
====================================================================================================

====================================================================================================

Startpoint  : cmos_write_req_gen_m0/read_addr_index[0]/opit_0_inv/CLK
Endpoint    : frame_read_write_m0/frame_fifo_read_m0/read_addr_index_d0[0]/opit_0_inv/D
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    2.320  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.283
  Launch Clock Delay      :  3.963
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock coms_pclk (rising edge)                           0.000       0.000 r                        
 J17                                                     0.000       0.000 r       cmos_pclk (port) 
                                   net (fanout=1)        0.063       0.063         cmos_pclk        
 IOBS_152_173/DIN                  td                    1.100       1.163 r       cmos_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.163         cmos_pclk_ibuf/ntD
 IOL_151_173/INCK                  td                    0.067       1.230 r       cmos_pclk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.906       2.136         _N22             
 USCM_74_107/CLK_USCM              td                    0.000       2.136 r       cmos_pclkbufg/gopclkbufg/CLKOUT
                                   net (fanout=69)       1.827       3.963         cmos_pclk_g      
 CLMA_58_93/CLK                                                            r       cmos_write_req_gen_m0/read_addr_index[0]/opit_0_inv/CLK

 CLMA_58_93/Q3                     tco                   0.261       4.224 r       cmos_write_req_gen_m0/read_addr_index[0]/opit_0_inv/Q
                                   net (fanout=1)        0.768       4.992         cmos_read_addr_index[0]
 CLMA_58_92/M3                                                             r       frame_read_write_m0/frame_fifo_read_m0/read_addr_index_d0[0]/opit_0_inv/D

 Data arrival time                                                   4.992         Logic Levels: 0  
                                                                                   Logic: 0.261ns(25.364%), Route: 0.768ns(74.636%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                        10.000      10.000 r                        
 B5                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      10.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935      11.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056      11.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108      12.192         _N23             
 USCM_74_104/CLK_USCM              td                    0.000      12.192 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=509)      1.690      13.882         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.447      14.329 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.405      14.734         axi_clk          
 USCM_74_105/CLK_USCM              td                    0.000      14.734 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.549      16.283         ntclkbufg_1      
 CLMA_58_92/CLK                                                            r       frame_read_write_m0/frame_fifo_read_m0/read_addr_index_d0[0]/opit_0_inv/CLK
 clock pessimism                                         0.000      16.283                          
 clock uncertainty                                      -0.150      16.133                          

 Setup time                                             -0.067      16.066                          

 Data required time                                                 16.066                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 16.066                          
 Data arrival time                                                  -4.992                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        11.074                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wptr[3]/opit_0_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rwptr1[3]/opit_0/D
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    2.338  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.271
  Launch Clock Delay      :  3.933
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock coms_pclk (rising edge)                           0.000       0.000 r                        
 J17                                                     0.000       0.000 r       cmos_pclk (port) 
                                   net (fanout=1)        0.063       0.063         cmos_pclk        
 IOBS_152_173/DIN                  td                    1.100       1.163 r       cmos_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.163         cmos_pclk_ibuf/ntD
 IOL_151_173/INCK                  td                    0.067       1.230 r       cmos_pclk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.906       2.136         _N22             
 USCM_74_107/CLK_USCM              td                    0.000       2.136 r       cmos_pclkbufg/gopclkbufg/CLKOUT
                                   net (fanout=69)       1.797       3.933         cmos_pclk_g      
 CLMA_58_52/CLK                                                            r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wptr[3]/opit_0_L5Q_perm/CLK

 CLMA_58_52/Q3                     tco                   0.261       4.194 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wptr[3]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.784       4.978         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wptr [3]
 CLMA_78_52/M0                                                             r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rwptr1[3]/opit_0/D

 Data arrival time                                                   4.978         Logic Levels: 0  
                                                                                   Logic: 0.261ns(24.976%), Route: 0.784ns(75.024%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                        10.000      10.000 r                        
 B5                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      10.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935      11.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056      11.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108      12.192         _N23             
 USCM_74_104/CLK_USCM              td                    0.000      12.192 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=509)      1.690      13.882         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.447      14.329 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.405      14.734         axi_clk          
 USCM_74_105/CLK_USCM              td                    0.000      14.734 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.537      16.271         ntclkbufg_1      
 CLMA_78_52/CLK                                                            r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rwptr1[3]/opit_0/CLK
 clock pessimism                                         0.000      16.271                          
 clock uncertainty                                      -0.150      16.121                          

 Setup time                                             -0.067      16.054                          

 Data required time                                                 16.054                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 16.054                          
 Data arrival time                                                  -4.978                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        11.076                          
====================================================================================================

====================================================================================================

Startpoint  : cmos_write_req_gen_m0/write_req/opit_0_inv_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/frame_fifo_write_m0/write_req_d0/opit_0_inv/D
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    4.032  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.416
  Launch Clock Delay      :  3.384
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock coms_pclk (rising edge)                           0.000       0.000 r                        
 J17                                                     0.000       0.000 r       cmos_pclk (port) 
                                   net (fanout=1)        0.063       0.063         cmos_pclk        
 IOBS_152_173/DIN                  td                    0.935       0.998 r       cmos_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.998         cmos_pclk_ibuf/ntD
 IOL_151_173/INCK                  td                    0.056       1.054 r       cmos_pclk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.770       1.824         _N22             
 USCM_74_107/CLK_USCM              td                    0.000       1.824 r       cmos_pclkbufg/gopclkbufg/CLKOUT
                                   net (fanout=69)       1.560       3.384         cmos_pclk_g      
 CLMA_66_96/CLK                                                            r       cmos_write_req_gen_m0/write_req/opit_0_inv_L5Q_perm/CLK

 CLMA_66_96/Q2                     tco                   0.223       3.607 f       cmos_write_req_gen_m0/write_req/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.236       3.843         cmos_write_req   
 CLMA_66_100/M0                                                            f       frame_read_write_m0/frame_fifo_write_m0/write_req_d0/opit_0_inv/D

 Data arrival time                                                   3.843         Logic Levels: 0  
                                                                                   Logic: 0.223ns(48.584%), Route: 0.236ns(51.416%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N23             
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=509)      2.006       4.570         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.526       5.096 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.477       5.573         axi_clk          
 USCM_74_105/CLK_USCM              td                    0.000       5.573 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.843       7.416         ntclkbufg_1      
 CLMA_66_100/CLK                                                           r       frame_read_write_m0/frame_fifo_write_m0/write_req_d0/opit_0_inv/CLK
 clock pessimism                                         0.000       7.416                          
 clock uncertainty                                       0.150       7.566                          

 Hold time                                              -0.016       7.550                          

 Data required time                                                  7.550                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.550                          
 Data arrival time                                                  -3.843                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -3.707                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wptr[9]/opit_0_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rwptr1[9]/opit_0/D
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    4.030  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.374
  Launch Clock Delay      :  3.344
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock coms_pclk (rising edge)                           0.000       0.000 r                        
 J17                                                     0.000       0.000 r       cmos_pclk (port) 
                                   net (fanout=1)        0.063       0.063         cmos_pclk        
 IOBS_152_173/DIN                  td                    0.935       0.998 r       cmos_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.998         cmos_pclk_ibuf/ntD
 IOL_151_173/INCK                  td                    0.056       1.054 r       cmos_pclk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.770       1.824         _N22             
 USCM_74_107/CLK_USCM              td                    0.000       1.824 r       cmos_pclkbufg/gopclkbufg/CLKOUT
                                   net (fanout=69)       1.520       3.344         cmos_pclk_g      
 CLMA_66_56/CLK                                                            r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wptr[9]/opit_0_L5Q_perm/CLK

 CLMA_66_56/Q3                     tco                   0.223       3.567 f       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wptr[9]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.269       3.836         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wptr [9]
 CLMA_70_65/M3                                                             f       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rwptr1[9]/opit_0/D

 Data arrival time                                                   3.836         Logic Levels: 0  
                                                                                   Logic: 0.223ns(45.325%), Route: 0.269ns(54.675%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N23             
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=509)      2.006       4.570         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.526       5.096 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.477       5.573         axi_clk          
 USCM_74_105/CLK_USCM              td                    0.000       5.573 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.801       7.374         ntclkbufg_1      
 CLMA_70_65/CLK                                                            r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rwptr1[9]/opit_0/CLK
 clock pessimism                                         0.000       7.374                          
 clock uncertainty                                       0.150       7.524                          

 Hold time                                              -0.016       7.508                          

 Data required time                                                  7.508                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.508                          
 Data arrival time                                                  -3.836                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -3.672                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wptr[10]/opit_0_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rwptr1[10]/opit_0/D
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    4.030  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.374
  Launch Clock Delay      :  3.344
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock coms_pclk (rising edge)                           0.000       0.000 r                        
 J17                                                     0.000       0.000 r       cmos_pclk (port) 
                                   net (fanout=1)        0.063       0.063         cmos_pclk        
 IOBS_152_173/DIN                  td                    0.935       0.998 r       cmos_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.998         cmos_pclk_ibuf/ntD
 IOL_151_173/INCK                  td                    0.056       1.054 r       cmos_pclk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.770       1.824         _N22             
 USCM_74_107/CLK_USCM              td                    0.000       1.824 r       cmos_pclkbufg/gopclkbufg/CLKOUT
                                   net (fanout=69)       1.520       3.344         cmos_pclk_g      
 CLMA_66_56/CLK                                                            r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wptr[10]/opit_0_L5Q_perm/CLK

 CLMA_66_56/Q2                     tco                   0.223       3.567 f       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wptr[10]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.269       3.836         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wptr [10]
 CLMA_70_65/M0                                                             f       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rwptr1[10]/opit_0/D

 Data arrival time                                                   3.836         Logic Levels: 0  
                                                                                   Logic: 0.223ns(45.325%), Route: 0.269ns(54.675%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N23             
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=509)      2.006       4.570         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.526       5.096 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.477       5.573         axi_clk          
 USCM_74_105/CLK_USCM              td                    0.000       5.573 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.801       7.374         ntclkbufg_1      
 CLMA_70_65/CLK                                                            r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rwptr1[10]/opit_0/CLK
 clock pessimism                                         0.000       7.374                          
 clock uncertainty                                       0.150       7.524                          

 Hold time                                              -0.016       7.508                          

 Data required time                                                  7.508                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.508                          
 Data arrival time                                                  -3.836                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -3.672                          
====================================================================================================

====================================================================================================

Startpoint  : video_timing_data_m0/read_req/opit_0_inv_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/frame_fifo_read_m0/read_req_d0/opit_0_inv/D
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.514  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.307
  Launch Clock Delay      :  7.419
  Clock Pessimism Removal :  0.598

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                       199.992     199.992 r                        
 B5                                                      0.000     199.992 r       sys_clk (port)   
                                   net (fanout=1)        0.093     200.085         sys_clk          
 IOBD_0_298/DIN                    td                    1.100     201.185 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     201.185         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067     201.252 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304     202.556         _N23             
 USCM_74_104/CLK_USCM              td                    0.000     202.556 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=509)      2.006     204.562         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.521     205.083 r       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.477     205.560         video_clk_w      
 USCM_74_109/CLK_USCM              td                    0.000     205.560 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=185)      1.851     207.411         video_clk        
 CLMA_90_105/CLK                                                           r       video_timing_data_m0/read_req/opit_0_inv_L5Q_perm/CLK

 CLMA_90_105/Q0                    tco                   0.261     207.672 r       video_timing_data_m0/read_req/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.179     207.851         read_req         
 CLMA_90_104/M0                                                            r       frame_read_write_m0/frame_fifo_read_m0/read_req_d0/opit_0_inv/D

 Data arrival time                                                 207.851         Logic Levels: 0  
                                                                                   Logic: 0.261ns(59.318%), Route: 0.179ns(40.682%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                       200.000     200.000 r                        
 B5                                                      0.000     200.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093     200.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935     201.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     201.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056     201.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108     202.192         _N23             
 USCM_74_104/CLK_USCM              td                    0.000     202.192 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=509)      1.690     203.882         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.447     204.329 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.405     204.734         axi_clk          
 USCM_74_105/CLK_USCM              td                    0.000     204.734 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.573     206.307         ntclkbufg_1      
 CLMA_90_104/CLK                                                           r       frame_read_write_m0/frame_fifo_read_m0/read_req_d0/opit_0_inv/CLK
 clock pessimism                                         0.598     206.905                          
 clock uncertainty                                      -0.150     206.755                          

 Setup time                                             -0.067     206.688                          

 Data required time                                                206.688                          
----------------------------------------------------------------------------------------------------
 Data required time                                                206.688                          
 Data arrival time                                                -207.851                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -1.163                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rptr[8]/opit_0_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wrptr1[8]/opit_0/D
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.514  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.289
  Launch Clock Delay      :  7.401
  Clock Pessimism Removal :  0.598

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                       199.992     199.992 r                        
 B5                                                      0.000     199.992 r       sys_clk (port)   
                                   net (fanout=1)        0.093     200.085         sys_clk          
 IOBD_0_298/DIN                    td                    1.100     201.185 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     201.185         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067     201.252 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304     202.556         _N23             
 USCM_74_104/CLK_USCM              td                    0.000     202.556 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=509)      2.006     204.562         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.521     205.083 r       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.477     205.560         video_clk_w      
 USCM_74_109/CLK_USCM              td                    0.000     205.560 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=185)      1.833     207.393         video_clk        
 CLMA_66_92/CLK                                                            r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rptr[8]/opit_0_L5Q_perm/CLK

 CLMA_66_92/Q2                     tco                   0.261     207.654 r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rptr[8]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.179     207.833         frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rptr [8]
 CLMS_66_93/M2                                                             r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wrptr1[8]/opit_0/D

 Data arrival time                                                 207.833         Logic Levels: 0  
                                                                                   Logic: 0.261ns(59.318%), Route: 0.179ns(40.682%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                       200.000     200.000 r                        
 B5                                                      0.000     200.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093     200.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935     201.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     201.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056     201.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108     202.192         _N23             
 USCM_74_104/CLK_USCM              td                    0.000     202.192 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=509)      1.690     203.882         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.447     204.329 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.405     204.734         axi_clk          
 USCM_74_105/CLK_USCM              td                    0.000     204.734 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.555     206.289         ntclkbufg_1      
 CLMS_66_93/CLK                                                            r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wrptr1[8]/opit_0/CLK
 clock pessimism                                         0.598     206.887                          
 clock uncertainty                                      -0.150     206.737                          

 Setup time                                             -0.067     206.670                          

 Data required time                                                206.670                          
----------------------------------------------------------------------------------------------------
 Data required time                                                206.670                          
 Data arrival time                                                -207.833                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -1.163                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rptr[2]/opit_0_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wrptr1[2]/opit_0/D
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.514  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.274
  Launch Clock Delay      :  7.386
  Clock Pessimism Removal :  0.598

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                       199.992     199.992 r                        
 B5                                                      0.000     199.992 r       sys_clk (port)   
                                   net (fanout=1)        0.093     200.085         sys_clk          
 IOBD_0_298/DIN                    td                    1.100     201.185 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     201.185         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067     201.252 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304     202.556         _N23             
 USCM_74_104/CLK_USCM              td                    0.000     202.556 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=509)      2.006     204.562         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.521     205.083 r       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.477     205.560         video_clk_w      
 USCM_74_109/CLK_USCM              td                    0.000     205.560 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=185)      1.818     207.378         video_clk        
 CLMS_66_81/CLK                                                            r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rptr[2]/opit_0_L5Q_perm/CLK

 CLMS_66_81/Q0                     tco                   0.261     207.639 r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rptr[2]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.178     207.817         frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rptr [2]
 CLMA_66_80/M0                                                             r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wrptr1[2]/opit_0/D

 Data arrival time                                                 207.817         Logic Levels: 0  
                                                                                   Logic: 0.261ns(59.453%), Route: 0.178ns(40.547%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                       200.000     200.000 r                        
 B5                                                      0.000     200.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093     200.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935     201.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     201.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056     201.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108     202.192         _N23             
 USCM_74_104/CLK_USCM              td                    0.000     202.192 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=509)      1.690     203.882         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.447     204.329 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.405     204.734         axi_clk          
 USCM_74_105/CLK_USCM              td                    0.000     204.734 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.540     206.274         ntclkbufg_1      
 CLMA_66_80/CLK                                                            r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wrptr1[2]/opit_0/CLK
 clock pessimism                                         0.598     206.872                          
 clock uncertainty                                      -0.150     206.722                          

 Setup time                                             -0.067     206.655                          

 Data required time                                                206.655                          
----------------------------------------------------------------------------------------------------
 Data required time                                                206.655                          
 Data arrival time                                                -207.817                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -1.162                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rptr[6]/opit_0_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wrptr1[6]/opit_0/D
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.524  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.401
  Launch Clock Delay      :  6.279
  Clock Pessimism Removal :  -0.598

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935       1.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056       1.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108       2.192         _N23             
 USCM_74_104/CLK_USCM              td                    0.000       2.192 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=509)      1.690       3.882         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.442       4.324 r       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.405       4.729         video_clk_w      
 USCM_74_109/CLK_USCM              td                    0.000       4.729 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=185)      1.550       6.279         video_clk        
 CLMA_66_88/CLK                                                            r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rptr[6]/opit_0_L5Q_perm/CLK

 CLMA_66_88/Q1                     tco                   0.224       6.503 r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rptr[6]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.137       6.640         frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rptr [6]
 CLMS_66_89/M3                                                             r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wrptr1[6]/opit_0/D

 Data arrival time                                                   6.640         Logic Levels: 0  
                                                                                   Logic: 0.224ns(62.050%), Route: 0.137ns(37.950%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N23             
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=509)      2.006       4.570         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.526       5.096 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.477       5.573         axi_clk          
 USCM_74_105/CLK_USCM              td                    0.000       5.573 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.828       7.401         ntclkbufg_1      
 CLMS_66_89/CLK                                                            r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wrptr1[6]/opit_0/CLK
 clock pessimism                                        -0.598       6.803                          
 clock uncertainty                                       0.150       6.953                          

 Hold time                                              -0.012       6.941                          

 Data required time                                                  6.941                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.941                          
 Data arrival time                                                  -6.640                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.301                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rptr[7]/opit_0_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wrptr1[7]/opit_0/D
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.524  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.401
  Launch Clock Delay      :  6.279
  Clock Pessimism Removal :  -0.598

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935       1.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056       1.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108       2.192         _N23             
 USCM_74_104/CLK_USCM              td                    0.000       2.192 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=509)      1.690       3.882         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.442       4.324 r       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.405       4.729         video_clk_w      
 USCM_74_109/CLK_USCM              td                    0.000       4.729 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=185)      1.550       6.279         video_clk        
 CLMA_66_88/CLK                                                            r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rptr[7]/opit_0_L5Q_perm/CLK

 CLMA_66_88/Q2                     tco                   0.224       6.503 r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rptr[7]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.137       6.640         frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rptr [7]
 CLMS_66_89/M0                                                             r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wrptr1[7]/opit_0/D

 Data arrival time                                                   6.640         Logic Levels: 0  
                                                                                   Logic: 0.224ns(62.050%), Route: 0.137ns(37.950%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N23             
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=509)      2.006       4.570         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.526       5.096 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.477       5.573         axi_clk          
 USCM_74_105/CLK_USCM              td                    0.000       5.573 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.828       7.401         ntclkbufg_1      
 CLMS_66_89/CLK                                                            r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wrptr1[7]/opit_0/CLK
 clock pessimism                                        -0.598       6.803                          
 clock uncertainty                                       0.150       6.953                          

 Hold time                                              -0.012       6.941                          

 Data required time                                                  6.941                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.941                          
 Data arrival time                                                  -6.640                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.301                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rptr[3]/opit_0_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wrptr1[3]/opit_0/D
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.524  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.401
  Launch Clock Delay      :  6.279
  Clock Pessimism Removal :  -0.598

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935       1.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056       1.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108       2.192         _N23             
 USCM_74_104/CLK_USCM              td                    0.000       2.192 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=509)      1.690       3.882         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.442       4.324 r       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.405       4.729         video_clk_w      
 USCM_74_109/CLK_USCM              td                    0.000       4.729 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=185)      1.550       6.279         video_clk        
 CLMA_66_88/CLK                                                            r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rptr[3]/opit_0_L5Q_perm/CLK

 CLMA_66_88/Q0                     tco                   0.224       6.503 r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rptr[3]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.137       6.640         frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rptr [3]
 CLMS_66_89/M2                                                             r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wrptr1[3]/opit_0/D

 Data arrival time                                                   6.640         Logic Levels: 0  
                                                                                   Logic: 0.224ns(62.050%), Route: 0.137ns(37.950%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N23             
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=509)      2.006       4.570         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.526       5.096 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.477       5.573         axi_clk          
 USCM_74_105/CLK_USCM              td                    0.000       5.573 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.828       7.401         ntclkbufg_1      
 CLMS_66_89/CLK                                                            r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wrptr1[3]/opit_0/CLK
 clock pessimism                                        -0.598       6.803                          
 clock uncertainty                                       0.150       6.953                          

 Hold time                                              -0.012       6.941                          

 Data required time                                                  6.941                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.941                          
 Data arrival time                                                  -6.640                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.301                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/cnt[1]/opit_0_inv_A2Q21/CLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/PADDR[7]
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.009  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.303
  Launch Clock Delay      :  7.359
  Clock Pessimism Removal :  1.065

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N23             
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=509)      2.006       4.570         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.523       5.093 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.477       5.570         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_106/CLK_USCM              td                    0.000       5.570 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.789       7.359         ntclkbufg_0      
 CLMA_30_57/CLK                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/cnt[1]/opit_0_inv_A2Q21/CLK

 CLMA_30_57/Q0                     tco                   0.261       7.620 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/cnt[1]/opit_0_inv_A2Q21/Q0
                                   net (fanout=168)      0.488       8.108         u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/cnt [0]
 CLMA_30_73/Y0                     td                    0.383       8.491 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/N287_6/gateop_perm/Z
                                   net (fanout=4)        0.265       8.756         u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/_N6007
 CLMA_30_73/Y1                     td                    0.169       8.925 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/N287_7/gateop_perm/Z
                                   net (fanout=6)        0.421       9.346         u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/N287
 CLMA_26_76/Y0                     td                    0.164       9.510 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/N81_7[3]_3/gateop_perm/Z
                                   net (fanout=40)       0.629      10.139         u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/_N4865
 CLMA_30_101/Y0                    td                    0.387      10.526 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/N81_7[7]/gateop_perm/Z
                                   net (fanout=1)        1.909      12.435         u_ipsl_hmic_h_top/ddrc_paddr [7]
 HMEMC_16_1/SRB_IOL4_TX_DATA[1]                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/PADDR[7]

 Data arrival time                                                  12.435         Logic Levels: 4  
                                                                                   Logic: 1.364ns(26.872%), Route: 3.712ns(73.128%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                        20.000      20.000 r                        
 B5                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      20.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935      21.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056      21.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108      22.192         _N23             
 USCM_74_104/CLK_USCM              td                    0.000      22.192 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=509)      1.690      23.882         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.444      24.326 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.405      24.731         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_106/CLK_USCM              td                    0.000      24.731 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.572      26.303         ntclkbufg_0      
 HMEMC_16_1/SRB_IOL4_CLK_SYS                                               r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/PCLK
 clock pessimism                                         1.065      27.368                          
 clock uncertainty                                      -0.150      27.218                          

 Setup time                                             -2.033      25.185                          

 Data required time                                                 25.185                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 25.185                          
 Data arrival time                                                 -12.435                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        12.750                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/cnt[1]/opit_0_inv_A2Q21/CLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/PADDR[9]
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.009  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.303
  Launch Clock Delay      :  7.359
  Clock Pessimism Removal :  1.065

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N23             
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=509)      2.006       4.570         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.523       5.093 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.477       5.570         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_106/CLK_USCM              td                    0.000       5.570 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.789       7.359         ntclkbufg_0      
 CLMA_30_57/CLK                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/cnt[1]/opit_0_inv_A2Q21/CLK

 CLMA_30_57/Q0                     tco                   0.261       7.620 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/cnt[1]/opit_0_inv_A2Q21/Q0
                                   net (fanout=168)      0.488       8.108         u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/cnt [0]
 CLMA_30_73/Y0                     td                    0.383       8.491 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/N287_6/gateop_perm/Z
                                   net (fanout=4)        0.265       8.756         u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/_N6007
 CLMA_30_73/Y1                     td                    0.169       8.925 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/N287_7/gateop_perm/Z
                                   net (fanout=6)        0.421       9.346         u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/N287
 CLMA_26_76/Y0                     td                    0.164       9.510 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/N81_7[3]_3/gateop_perm/Z
                                   net (fanout=40)       0.929      10.439         u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/_N4865
 CLMA_26_104/Y1                    td                    0.169      10.608 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/N81_7[9]/gateop_perm/Z
                                   net (fanout=1)        1.823      12.431         u_ipsl_hmic_h_top/ddrc_paddr [9]
 HMEMC_16_1/SRB_IOL4_MIPI_SW_DYN_I                                         r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/PADDR[9]

 Data arrival time                                                  12.431         Logic Levels: 4  
                                                                                   Logic: 1.146ns(22.595%), Route: 3.926ns(77.405%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                        20.000      20.000 r                        
 B5                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      20.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935      21.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056      21.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108      22.192         _N23             
 USCM_74_104/CLK_USCM              td                    0.000      22.192 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=509)      1.690      23.882         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.444      24.326 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.405      24.731         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_106/CLK_USCM              td                    0.000      24.731 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.572      26.303         ntclkbufg_0      
 HMEMC_16_1/SRB_IOL4_CLK_SYS                                               r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/PCLK
 clock pessimism                                         1.065      27.368                          
 clock uncertainty                                      -0.150      27.218                          

 Setup time                                             -1.805      25.413                          

 Data required time                                                 25.413                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 25.413                          
 Data arrival time                                                 -12.431                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        12.982                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/cnt[1]/opit_0_inv_A2Q21/CLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/PADDR[8]
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.009  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.303
  Launch Clock Delay      :  7.359
  Clock Pessimism Removal :  1.065

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N23             
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=509)      2.006       4.570         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.523       5.093 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.477       5.570         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_106/CLK_USCM              td                    0.000       5.570 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.789       7.359         ntclkbufg_0      
 CLMA_30_57/CLK                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/cnt[1]/opit_0_inv_A2Q21/CLK

 CLMA_30_57/Q0                     tco                   0.261       7.620 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/cnt[1]/opit_0_inv_A2Q21/Q0
                                   net (fanout=168)      0.488       8.108         u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/cnt [0]
 CLMA_30_73/Y0                     td                    0.383       8.491 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/N287_6/gateop_perm/Z
                                   net (fanout=4)        0.265       8.756         u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/_N6007
 CLMA_30_73/Y1                     td                    0.169       8.925 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/N287_7/gateop_perm/Z
                                   net (fanout=6)        0.421       9.346         u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/N287
 CLMA_26_76/Y0                     td                    0.164       9.510 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/N81_7[3]_3/gateop_perm/Z
                                   net (fanout=40)       0.913      10.423         u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/_N4865
 CLMA_30_105/Y2                    td                    0.284      10.707 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/N81_7[8]/gateop_perm/Z
                                   net (fanout=1)        1.524      12.231         u_ipsl_hmic_h_top/ddrc_paddr [8]
 HMEMC_16_1/SRB_IOL4_TX_DATA[0]                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/PADDR[8]

 Data arrival time                                                  12.231         Logic Levels: 4  
                                                                                   Logic: 1.261ns(25.883%), Route: 3.611ns(74.117%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                        20.000      20.000 r                        
 B5                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      20.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935      21.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056      21.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108      22.192         _N23             
 USCM_74_104/CLK_USCM              td                    0.000      22.192 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=509)      1.690      23.882         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.444      24.326 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.405      24.731         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_106/CLK_USCM              td                    0.000      24.731 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.572      26.303         ntclkbufg_0      
 HMEMC_16_1/SRB_IOL4_CLK_SYS                                               r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/PCLK
 clock pessimism                                         1.065      27.368                          
 clock uncertainty                                      -0.150      27.218                          

 Setup time                                             -1.843      25.375                          

 Data required time                                                 25.375                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 25.375                          
 Data arrival time                                                 -12.231                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        13.144                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/dll_lock_d[0]/opit_0_inv/CLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/dll_lock_d[1]/opit_0_inv/D
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.283  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.423
  Launch Clock Delay      :  6.301
  Clock Pessimism Removal :  -0.839

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935       1.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056       1.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108       2.192         _N23             
 USCM_74_104/CLK_USCM              td                    0.000       2.192 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=509)      1.690       3.882         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.444       4.326 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.405       4.731         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_106/CLK_USCM              td                    0.000       4.731 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.570       6.301         ntclkbufg_0      
 CLMA_38_116/CLK                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/dll_lock_d[0]/opit_0_inv/CLK

 CLMA_38_116/Q0                    tco                   0.223       6.524 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/dll_lock_d[0]/opit_0_inv/Q
                                   net (fanout=1)        0.253       6.777         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/dll_lock_d [0]
 CLMA_38_124/M1                                                            f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/dll_lock_d[1]/opit_0_inv/D

 Data arrival time                                                   6.777         Logic Levels: 0  
                                                                                   Logic: 0.223ns(46.849%), Route: 0.253ns(53.151%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N23             
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=509)      2.006       4.570         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.523       5.093 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.477       5.570         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_106/CLK_USCM              td                    0.000       5.570 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.853       7.423         ntclkbufg_0      
 CLMA_38_124/CLK                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/dll_lock_d[1]/opit_0_inv/CLK
 clock pessimism                                        -0.839       6.584                          
 clock uncertainty                                       0.000       6.584                          

 Hold time                                              -0.016       6.568                          

 Data required time                                                  6.568                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.568                          
 Data arrival time                                                  -6.777                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.209                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/pll_lock_d[0]/opit_0_inv/CLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/pll_lock_d[1]/opit_0_inv/D
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.270  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.415
  Launch Clock Delay      :  6.306
  Clock Pessimism Removal :  -0.839

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935       1.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056       1.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108       2.192         _N23             
 USCM_74_104/CLK_USCM              td                    0.000       2.192 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=509)      1.690       3.882         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.444       4.326 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.405       4.731         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_106/CLK_USCM              td                    0.000       4.731 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.575       6.306         ntclkbufg_0      
 CLMS_46_121/CLK                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/pll_lock_d[0]/opit_0_inv/CLK

 CLMS_46_121/Q0                    tco                   0.223       6.529 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/pll_lock_d[0]/opit_0_inv/Q
                                   net (fanout=1)        0.357       6.886         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/pll_lock_d [0]
 CLMA_42_128/M0                                                            f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/pll_lock_d[1]/opit_0_inv/D

 Data arrival time                                                   6.886         Logic Levels: 0  
                                                                                   Logic: 0.223ns(38.448%), Route: 0.357ns(61.552%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N23             
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=509)      2.006       4.570         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.523       5.093 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.477       5.570         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_106/CLK_USCM              td                    0.000       5.570 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.845       7.415         ntclkbufg_0      
 CLMA_42_128/CLK                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/pll_lock_d[1]/opit_0_inv/CLK
 clock pessimism                                        -0.839       6.576                          
 clock uncertainty                                       0.000       6.576                          

 Hold time                                              -0.016       6.560                          

 Data required time                                                  6.560                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.560                          
 Data arrival time                                                  -6.886                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.326                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/state_7/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/srb_iol_rst/opit_0_inv/D
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.033  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.413
  Launch Clock Delay      :  6.296
  Clock Pessimism Removal :  -1.084

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935       1.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056       1.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108       2.192         _N23             
 USCM_74_104/CLK_USCM              td                    0.000       2.192 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=509)      1.690       3.882         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.444       4.326 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.405       4.731         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_106/CLK_USCM              td                    0.000       4.731 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.565       6.296         ntclkbufg_0      
 CLMS_38_133/CLK                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/state_7/opit_0_inv_L5Q_perm/CLK

 CLMS_38_133/Q0                    tco                   0.224       6.520 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/state_7/opit_0_inv_L5Q_perm/Q
                                   net (fanout=6)        0.141       6.661         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/state_7
 CLMA_38_132/M2                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/srb_iol_rst/opit_0_inv/D

 Data arrival time                                                   6.661         Logic Levels: 0  
                                                                                   Logic: 0.224ns(61.370%), Route: 0.141ns(38.630%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N23             
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=509)      2.006       4.570         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.523       5.093 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.477       5.570         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_106/CLK_USCM              td                    0.000       5.570 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.843       7.413         ntclkbufg_0      
 CLMA_38_132/CLK                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/srb_iol_rst/opit_0_inv/CLK
 clock pessimism                                        -1.084       6.329                          
 clock uncertainty                                       0.000       6.329                          

 Hold time                                              -0.012       6.317                          

 Data required time                                                  6.317                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.317                          
 Data arrival time                                                  -6.661                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.344                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/state_1/opit_0_inv_L5Q_perm/CE
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    1.064  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.280
  Launch Clock Delay      :  5.904
  Clock Pessimism Removal :  0.688

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                        15.000      15.000 r                        
 B5                                                      0.000      15.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      15.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100      16.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      16.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067      16.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304      17.564         _N23             
 USCM_74_104/CLK_USCM              td                    0.000      17.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=509)      2.006      19.570         sys_clk_g        
 PLL_82_71/CLK_OUT0_WL             td                    0.541      20.111 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.487      20.598         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.306      20.904 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.000      20.904         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
 IOCKDIV_6_64/CLK_IODIV            td                    0.000      20.904 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.000      20.904         u_ipsl_hmic_h_top/ddrc_core_clk
 HMEMC_16_1/CLK_PLL                                                        r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN

 HMEMC_16_1/SRB_IOL29_RX_DATA[5]   tco                   1.404      22.308 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DLL_UPDATE_REQ
                                   net (fanout=4)        0.414      22.722         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/dll_update_req
 CLMA_26_88/Y2                     td                    0.165      22.887 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/N77_8/gateop_perm/Z
                                   net (fanout=3)        0.216      23.103         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/N77
 CLMA_26_88/CECO                   td                    0.118      23.221 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/state_3/opit_0_inv_L5Q_perm/CEOUT
                                   net (fanout=1)        0.000      23.221         _N339            
 CLMA_26_92/CECI                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/state_1/opit_0_inv_L5Q_perm/CE

 Data arrival time                                                  23.221         Logic Levels: 2  
                                                                                   Logic: 1.687ns(72.810%), Route: 0.630ns(27.190%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                        20.000      20.000 r                        
 B5                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      20.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935      21.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056      21.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108      22.192         _N23             
 USCM_74_104/CLK_USCM              td                    0.000      22.192 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=509)      1.690      23.882         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.444      24.326 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.405      24.731         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_106/CLK_USCM              td                    0.000      24.731 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.549      26.280         ntclkbufg_0      
 CLMA_26_92/CLK                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/state_1/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.688      26.968                          
 clock uncertainty                                      -0.150      26.818                          

 Setup time                                             -0.291      26.527                          

 Data required time                                                 26.527                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 26.527                          
 Data arrival time                                                 -23.221                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.306                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/state_0/opit_0_inv_L5Q_perm/CE
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    1.059  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.275
  Launch Clock Delay      :  5.904
  Clock Pessimism Removal :  0.688

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                        15.000      15.000 r                        
 B5                                                      0.000      15.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      15.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100      16.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      16.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067      16.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304      17.564         _N23             
 USCM_74_104/CLK_USCM              td                    0.000      17.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=509)      2.006      19.570         sys_clk_g        
 PLL_82_71/CLK_OUT0_WL             td                    0.541      20.111 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.487      20.598         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.306      20.904 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.000      20.904         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
 IOCKDIV_6_64/CLK_IODIV            td                    0.000      20.904 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.000      20.904         u_ipsl_hmic_h_top/ddrc_core_clk
 HMEMC_16_1/CLK_PLL                                                        r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN

 HMEMC_16_1/SRB_IOL29_RX_DATA[5]   tco                   1.404      22.308 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DLL_UPDATE_REQ
                                   net (fanout=4)        0.414      22.722         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/dll_update_req
 CLMA_26_88/Y2                     td                    0.165      22.887 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/N77_8/gateop_perm/Z
                                   net (fanout=3)        0.216      23.103         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/N77
 CLMA_26_88/CE                                                             r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/state_0/opit_0_inv_L5Q_perm/CE

 Data arrival time                                                  23.103         Logic Levels: 1  
                                                                                   Logic: 1.569ns(71.351%), Route: 0.630ns(28.649%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                        20.000      20.000 r                        
 B5                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      20.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935      21.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056      21.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108      22.192         _N23             
 USCM_74_104/CLK_USCM              td                    0.000      22.192 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=509)      1.690      23.882         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.444      24.326 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.405      24.731         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_106/CLK_USCM              td                    0.000      24.731 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.544      26.275         ntclkbufg_0      
 CLMA_26_88/CLK                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/state_0/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.688      26.963                          
 clock uncertainty                                      -0.150      26.813                          

 Setup time                                             -0.277      26.536                          

 Data required time                                                 26.536                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 26.536                          
 Data arrival time                                                 -23.103                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.433                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/state_3/opit_0_inv_L5Q_perm/CE
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    1.059  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.275
  Launch Clock Delay      :  5.904
  Clock Pessimism Removal :  0.688

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                        15.000      15.000 r                        
 B5                                                      0.000      15.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      15.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100      16.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      16.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067      16.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304      17.564         _N23             
 USCM_74_104/CLK_USCM              td                    0.000      17.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=509)      2.006      19.570         sys_clk_g        
 PLL_82_71/CLK_OUT0_WL             td                    0.541      20.111 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.487      20.598         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.306      20.904 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.000      20.904         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
 IOCKDIV_6_64/CLK_IODIV            td                    0.000      20.904 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.000      20.904         u_ipsl_hmic_h_top/ddrc_core_clk
 HMEMC_16_1/CLK_PLL                                                        r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN

 HMEMC_16_1/SRB_IOL29_RX_DATA[5]   tco                   1.404      22.308 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DLL_UPDATE_REQ
                                   net (fanout=4)        0.414      22.722         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/dll_update_req
 CLMA_26_88/Y2                     td                    0.165      22.887 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/N77_8/gateop_perm/Z
                                   net (fanout=3)        0.216      23.103         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/N77
 CLMA_26_88/CE                                                             r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/state_3/opit_0_inv_L5Q_perm/CE

 Data arrival time                                                  23.103         Logic Levels: 1  
                                                                                   Logic: 1.569ns(71.351%), Route: 0.630ns(28.649%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                        20.000      20.000 r                        
 B5                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      20.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935      21.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056      21.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108      22.192         _N23             
 USCM_74_104/CLK_USCM              td                    0.000      22.192 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=509)      1.690      23.882         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.444      24.326 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.405      24.731         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_106/CLK_USCM              td                    0.000      24.731 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.544      26.275         ntclkbufg_0      
 CLMA_26_88/CLK                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/state_3/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.688      26.963                          
 clock uncertainty                                      -0.150      26.813                          

 Setup time                                             -0.277      26.536                          

 Data required time                                                 26.536                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 26.536                          
 Data arrival time                                                 -23.103                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.433                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/update_start/opit_0_inv_L5Q_perm/L4
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    1.684  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.387
  Launch Clock Delay      :  5.015
  Clock Pessimism Removal :  -0.688

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                        20.000      20.000 r                        
 B5                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      20.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935      21.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056      21.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108      22.192         _N23             
 USCM_74_104/CLK_USCM              td                    0.000      22.192 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=509)      1.690      23.882         sys_clk_g        
 PLL_82_71/CLK_OUT0_WL             td                    0.459      24.341 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.414      24.755         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.260      25.015 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.000      25.015         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
 IOCKDIV_6_64/CLK_IODIV            td                    0.000      25.015 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.000      25.015         u_ipsl_hmic_h_top/ddrc_core_clk
 HMEMC_16_1/CLK_PLL                                                        r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN

 HMEMC_16_1/SRB_IOL29_RX_DATA[6]   tco                   1.030      26.045 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_UPDATE_DONE
                                   net (fanout=2)        0.374      26.419         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/ddrphy_update_done
 CLMS_26_85/A4                                                             f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/update_start/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                  26.419         Logic Levels: 0  
                                                                                   Logic: 1.030ns(73.362%), Route: 0.374ns(26.638%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                        20.000      20.000 r                        
 B5                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      20.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100      21.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067      21.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304      22.564         _N23             
 USCM_74_104/CLK_USCM              td                    0.000      22.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=509)      2.006      24.570         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.523      25.093 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.477      25.570         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_106/CLK_USCM              td                    0.000      25.570 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.817      27.387         ntclkbufg_0      
 CLMS_26_85/CLK                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/update_start/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.688      26.699                          
 clock uncertainty                                       0.150      26.849                          

 Hold time                                              -0.081      26.768                          

 Data required time                                                 26.768                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 26.768                          
 Data arrival time                                                 -26.419                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.349                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/state_1/opit_0_inv_L5Q_perm/L4
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    1.694  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.397
  Launch Clock Delay      :  5.015
  Clock Pessimism Removal :  -0.688

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                        20.000      20.000 r                        
 B5                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      20.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935      21.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056      21.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108      22.192         _N23             
 USCM_74_104/CLK_USCM              td                    0.000      22.192 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=509)      1.690      23.882         sys_clk_g        
 PLL_82_71/CLK_OUT0_WL             td                    0.459      24.341 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.414      24.755         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.260      25.015 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.000      25.015         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
 IOCKDIV_6_64/CLK_IODIV            td                    0.000      25.015 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.000      25.015         u_ipsl_hmic_h_top/ddrc_core_clk
 HMEMC_16_1/CLK_PLL                                                        r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN

 HMEMC_16_1/SRB_IOL29_RX_DATA[5]   tco                   1.075      26.090 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DLL_UPDATE_REQ
                                   net (fanout=4)        0.375      26.465         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/dll_update_req
 CLMA_26_92/A4                                                             f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/state_1/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                  26.465         Logic Levels: 0  
                                                                                   Logic: 1.075ns(74.138%), Route: 0.375ns(25.862%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                        20.000      20.000 r                        
 B5                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      20.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100      21.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067      21.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304      22.564         _N23             
 USCM_74_104/CLK_USCM              td                    0.000      22.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=509)      2.006      24.570         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.523      25.093 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.477      25.570         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_106/CLK_USCM              td                    0.000      25.570 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.827      27.397         ntclkbufg_0      
 CLMA_26_92/CLK                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/state_1/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.688      26.709                          
 clock uncertainty                                       0.150      26.859                          

 Hold time                                              -0.081      26.778                          

 Data required time                                                 26.778                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 26.778                          
 Data arrival time                                                 -26.465                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.313                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/state_0/opit_0_inv_L5Q_perm/L4
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    1.689  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.392
  Launch Clock Delay      :  5.015
  Clock Pessimism Removal :  -0.688

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                        20.000      20.000 r                        
 B5                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      20.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935      21.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056      21.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108      22.192         _N23             
 USCM_74_104/CLK_USCM              td                    0.000      22.192 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=509)      1.690      23.882         sys_clk_g        
 PLL_82_71/CLK_OUT0_WL             td                    0.459      24.341 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.414      24.755         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.260      25.015 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.000      25.015         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
 IOCKDIV_6_64/CLK_IODIV            td                    0.000      25.015 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.000      25.015         u_ipsl_hmic_h_top/ddrc_core_clk
 HMEMC_16_1/CLK_PLL                                                        r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN

 HMEMC_16_1/SRB_IOL29_RX_DATA[5]   tco                   1.075      26.090 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DLL_UPDATE_REQ
                                   net (fanout=4)        0.375      26.465         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/dll_update_req
 CLMA_26_88/D4                                                             f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/state_0/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                  26.465         Logic Levels: 0  
                                                                                   Logic: 1.075ns(74.138%), Route: 0.375ns(25.862%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                        20.000      20.000 r                        
 B5                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      20.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100      21.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067      21.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304      22.564         _N23             
 USCM_74_104/CLK_USCM              td                    0.000      22.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=509)      2.006      24.570         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.523      25.093 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.477      25.570         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_106/CLK_USCM              td                    0.000      25.570 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.822      27.392         ntclkbufg_0      
 CLMA_26_88/CLK                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/state_0/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.688      26.704                          
 clock uncertainty                                       0.150      26.854                          

 Hold time                                              -0.083      26.771                          

 Data required time                                                 26.771                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 26.771                          
 Data arrival time                                                 -26.465                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.306                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/opit_0/IOCLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/gateop_inv_IO/IFIFO_RADDR[0]
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.079
  Launch Clock Delay      :  5.969
  Clock Pessimism Removal :  0.889

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N23             
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=509)      2.006       4.570         sys_clk_g        
 PLL_82_71/CLK_OUT0_WL             td                    0.541       5.111 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.487       5.598         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.306       5.904 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.065       5.969         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
 DQSL_6_24/CLK_IO                                                          r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/opit_0/IOCLK

 DQSL_6_24/IFIFO_RADDR[0]          tco                   0.464       6.433 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/opit_0/IFIFO_RADDR[0]
                                   net (fanout=8)        0.000       6.433         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs_ififo_rpoint_0 [0]
 IOL_7_10/IFIFO_RADDR[0]                                                   f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/gateop_inv_IO/IFIFO_RADDR[0]

 Data arrival time                                                   6.433         Logic Levels: 0  
                                                                                   Logic: 0.464ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         2.500       2.500 r                        
 B5                                                      0.000       2.500 r       sys_clk (port)   
                                   net (fanout=1)        0.093       2.593         sys_clk          
 IOBD_0_298/DIN                    td                    0.935       3.528 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.528         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056       3.584 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108       4.692         _N23             
 USCM_74_104/CLK_USCM              td                    0.000       4.692 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=509)      1.690       6.382         sys_clk_g        
 PLL_82_71/CLK_OUT0_WL             td                    0.459       6.841 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.414       7.255         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.260       7.515 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.064       7.579         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
 IOL_7_10/CLK_IO                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/gateop_inv_IO/DESCLK
 clock pessimism                                         0.889       8.468                          
 clock uncertainty                                      -0.150       8.318                          

 Setup time                                             -0.120       8.198                          

 Data required time                                                  8.198                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  8.198                          
 Data arrival time                                                  -6.433                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.765                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/opit_0/IOCLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/gateop_inv_IO/IFIFO_RADDR[1]
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.079
  Launch Clock Delay      :  5.969
  Clock Pessimism Removal :  0.889

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N23             
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=509)      2.006       4.570         sys_clk_g        
 PLL_82_71/CLK_OUT0_WL             td                    0.541       5.111 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.487       5.598         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.306       5.904 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.065       5.969         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
 DQSL_6_24/CLK_IO                                                          r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/opit_0/IOCLK

 DQSL_6_24/IFIFO_RADDR[1]          tco                   0.464       6.433 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/opit_0/IFIFO_RADDR[1]
                                   net (fanout=8)        0.000       6.433         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs_ififo_rpoint_0 [1]
 IOL_7_10/IFIFO_RADDR[1]                                                   f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/gateop_inv_IO/IFIFO_RADDR[1]

 Data arrival time                                                   6.433         Logic Levels: 0  
                                                                                   Logic: 0.464ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         2.500       2.500 r                        
 B5                                                      0.000       2.500 r       sys_clk (port)   
                                   net (fanout=1)        0.093       2.593         sys_clk          
 IOBD_0_298/DIN                    td                    0.935       3.528 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.528         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056       3.584 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108       4.692         _N23             
 USCM_74_104/CLK_USCM              td                    0.000       4.692 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=509)      1.690       6.382         sys_clk_g        
 PLL_82_71/CLK_OUT0_WL             td                    0.459       6.841 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.414       7.255         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.260       7.515 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.064       7.579         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
 IOL_7_10/CLK_IO                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/gateop_inv_IO/DESCLK
 clock pessimism                                         0.889       8.468                          
 clock uncertainty                                      -0.150       8.318                          

 Setup time                                             -0.120       8.198                          

 Data required time                                                  8.198                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  8.198                          
 Data arrival time                                                  -6.433                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.765                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/opit_0/IOCLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/gateop_inv_IO/IFIFO_RADDR[2]
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.079
  Launch Clock Delay      :  5.969
  Clock Pessimism Removal :  0.889

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N23             
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=509)      2.006       4.570         sys_clk_g        
 PLL_82_71/CLK_OUT0_WL             td                    0.541       5.111 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.487       5.598         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.306       5.904 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.065       5.969         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
 DQSL_6_24/CLK_IO                                                          r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/opit_0/IOCLK

 DQSL_6_24/IFIFO_RADDR[2]          tco                   0.464       6.433 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/opit_0/IFIFO_RADDR[2]
                                   net (fanout=8)        0.000       6.433         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs_ififo_rpoint_0 [2]
 IOL_7_10/IFIFO_RADDR[2]                                                   f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/gateop_inv_IO/IFIFO_RADDR[2]

 Data arrival time                                                   6.433         Logic Levels: 0  
                                                                                   Logic: 0.464ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         2.500       2.500 r                        
 B5                                                      0.000       2.500 r       sys_clk (port)   
                                   net (fanout=1)        0.093       2.593         sys_clk          
 IOBD_0_298/DIN                    td                    0.935       3.528 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.528         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056       3.584 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108       4.692         _N23             
 USCM_74_104/CLK_USCM              td                    0.000       4.692 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=509)      1.690       6.382         sys_clk_g        
 PLL_82_71/CLK_OUT0_WL             td                    0.459       6.841 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.414       7.255         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.260       7.515 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.064       7.579         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
 IOL_7_10/CLK_IO                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/gateop_inv_IO/DESCLK
 clock pessimism                                         0.889       8.468                          
 clock uncertainty                                      -0.150       8.318                          

 Setup time                                             -0.120       8.198                          

 Data required time                                                  8.198                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  8.198                          
 Data arrival time                                                  -6.433                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.765                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/opit_0/IOCLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/gateop_inv_IO/IFIFO_RADDR[0]
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.035  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.992
  Launch Clock Delay      :  5.068
  Clock Pessimism Removal :  -0.889

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935       1.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056       1.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108       2.192         _N23             
 USCM_74_104/CLK_USCM              td                    0.000       2.192 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=509)      1.690       3.882         sys_clk_g        
 PLL_82_71/CLK_OUT0_WL             td                    0.459       4.341 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.414       4.755         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.260       5.015 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.053       5.068         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
 DQSL_6_24/CLK_IO                                                          r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/opit_0/IOCLK

 DQSL_6_24/IFIFO_RADDR[0]          tco                   0.376       5.444 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/opit_0/IFIFO_RADDR[0]
                                   net (fanout=8)        0.000       5.444         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs_ififo_rpoint_0 [0]
 IOL_7_10/IFIFO_RADDR[0]                                                   r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/gateop_inv_IO/IFIFO_RADDR[0]

 Data arrival time                                                   5.444         Logic Levels: 0  
                                                                                   Logic: 0.376ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N23             
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=509)      2.006       4.570         sys_clk_g        
 PLL_82_71/CLK_OUT0_WL             td                    0.541       5.111 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.487       5.598         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.306       5.904 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.088       5.992         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
 IOL_7_10/CLK_IO                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/gateop_inv_IO/DESCLK
 clock pessimism                                        -0.889       5.103                          
 clock uncertainty                                       0.000       5.103                          

 Hold time                                              -0.074       5.029                          

 Data required time                                                  5.029                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.029                          
 Data arrival time                                                  -5.444                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.415                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/opit_0/IOCLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/gateop_inv_IO/IFIFO_RADDR[1]
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.035  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.992
  Launch Clock Delay      :  5.068
  Clock Pessimism Removal :  -0.889

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935       1.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056       1.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108       2.192         _N23             
 USCM_74_104/CLK_USCM              td                    0.000       2.192 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=509)      1.690       3.882         sys_clk_g        
 PLL_82_71/CLK_OUT0_WL             td                    0.459       4.341 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.414       4.755         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.260       5.015 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.053       5.068         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
 DQSL_6_24/CLK_IO                                                          r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/opit_0/IOCLK

 DQSL_6_24/IFIFO_RADDR[1]          tco                   0.376       5.444 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/opit_0/IFIFO_RADDR[1]
                                   net (fanout=8)        0.000       5.444         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs_ififo_rpoint_0 [1]
 IOL_7_10/IFIFO_RADDR[1]                                                   r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/gateop_inv_IO/IFIFO_RADDR[1]

 Data arrival time                                                   5.444         Logic Levels: 0  
                                                                                   Logic: 0.376ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N23             
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=509)      2.006       4.570         sys_clk_g        
 PLL_82_71/CLK_OUT0_WL             td                    0.541       5.111 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.487       5.598         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.306       5.904 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.088       5.992         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
 IOL_7_10/CLK_IO                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/gateop_inv_IO/DESCLK
 clock pessimism                                        -0.889       5.103                          
 clock uncertainty                                       0.000       5.103                          

 Hold time                                              -0.074       5.029                          

 Data required time                                                  5.029                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.029                          
 Data arrival time                                                  -5.444                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.415                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/opit_0/IOCLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/gateop_inv_IO/IFIFO_RADDR[2]
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.035  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.992
  Launch Clock Delay      :  5.068
  Clock Pessimism Removal :  -0.889

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935       1.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056       1.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108       2.192         _N23             
 USCM_74_104/CLK_USCM              td                    0.000       2.192 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=509)      1.690       3.882         sys_clk_g        
 PLL_82_71/CLK_OUT0_WL             td                    0.459       4.341 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.414       4.755         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.260       5.015 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.053       5.068         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
 DQSL_6_24/CLK_IO                                                          r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/opit_0/IOCLK

 DQSL_6_24/IFIFO_RADDR[2]          tco                   0.376       5.444 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/opit_0/IFIFO_RADDR[2]
                                   net (fanout=8)        0.000       5.444         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs_ififo_rpoint_0 [2]
 IOL_7_10/IFIFO_RADDR[2]                                                   r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/gateop_inv_IO/IFIFO_RADDR[2]

 Data arrival time                                                   5.444         Logic Levels: 0  
                                                                                   Logic: 0.376ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N23             
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=509)      2.006       4.570         sys_clk_g        
 PLL_82_71/CLK_OUT0_WL             td                    0.541       5.111 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.487       5.598         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.306       5.904 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.088       5.992         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
 IOL_7_10/CLK_IO                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/gateop_inv_IO/DESCLK
 clock pessimism                                        -0.889       5.103                          
 clock uncertainty                                       0.000       5.103                          

 Hold time                                              -0.074       5.029                          

 Data required time                                                  5.029                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.029                          
 Data arrival time                                                  -5.444                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.415                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/ddrphy_update_type[0]/opit_0_inv/CLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_UPDATE_TYPE[0]
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -1.709  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.015
  Launch Clock Delay      :  7.412
  Clock Pessimism Removal :  0.688

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N23             
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=509)      2.006       4.570         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.523       5.093 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.477       5.570         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_106/CLK_USCM              td                    0.000       5.570 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.842       7.412         ntclkbufg_0      
 CLMS_26_105/CLK                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/ddrphy_update_type[0]/opit_0_inv/CLK

 CLMS_26_105/Q1                    tco                   0.261       7.673 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/ddrphy_update_type[0]/opit_0_inv/Q
                                   net (fanout=1)        0.617       8.290         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/ddrphy_update_type [0]
 HMEMC_16_1/SRB_IOL22_TX_DATA[7]                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_UPDATE_TYPE[0]

 Data arrival time                                                   8.290         Logic Levels: 0  
                                                                                   Logic: 0.261ns(29.727%), Route: 0.617ns(70.273%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                         5.000       5.000 r                        
 B5                                                      0.000       5.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       5.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935       6.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       6.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056       6.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108       7.192         _N23             
 USCM_74_104/CLK_USCM              td                    0.000       7.192 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=509)      1.690       8.882         sys_clk_g        
 PLL_82_71/CLK_OUT0_WL             td                    0.459       9.341 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.414       9.755         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.260      10.015 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.000      10.015         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
 IOCKDIV_6_64/CLK_IODIV            td                    0.000      10.015 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.000      10.015         u_ipsl_hmic_h_top/ddrc_core_clk
 HMEMC_16_1/CLK_PLL                                                        r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN
 clock pessimism                                         0.688      10.703                          
 clock uncertainty                                      -0.150      10.553                          

 Setup time                                             -0.568       9.985                          

 Data required time                                                  9.985                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  9.985                          
 Data arrival time                                                  -8.290                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.695                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_training_ctrl/srb_dqs_rst_training/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_RST_ACK
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -1.709  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.015
  Launch Clock Delay      :  7.412
  Clock Pessimism Removal :  0.688

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N23             
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=509)      2.006       4.570         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.523       5.093 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.477       5.570         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_106/CLK_USCM              td                    0.000       5.570 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.842       7.412         ntclkbufg_0      
 CLMA_26_104/CLK                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_training_ctrl/srb_dqs_rst_training/opit_0_inv_L5Q_perm/CLK

 CLMA_26_104/Q0                    tco                   0.261       7.673 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_training_ctrl/srb_dqs_rst_training/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        0.460       8.133         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/srb_dqs_rst_training
 CLMA_26_92/Y1                     td                    0.169       8.302 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_training_ctrl/N20/gateop_perm/Z
                                   net (fanout=1)        0.587       8.889         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/ddrphy_rst_ack
 HMEMC_16_1/SRB_IOL22_TX_DATA[0]                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_RST_ACK

 Data arrival time                                                   8.889         Logic Levels: 1  
                                                                                   Logic: 0.430ns(29.113%), Route: 1.047ns(70.887%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                         5.000       5.000 r                        
 B5                                                      0.000       5.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       5.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935       6.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       6.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056       6.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108       7.192         _N23             
 USCM_74_104/CLK_USCM              td                    0.000       7.192 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=509)      1.690       8.882         sys_clk_g        
 PLL_82_71/CLK_OUT0_WL             td                    0.459       9.341 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.414       9.755         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.260      10.015 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.000      10.015         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
 IOCKDIV_6_64/CLK_IODIV            td                    0.000      10.015 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.000      10.015         u_ipsl_hmic_h_top/ddrc_core_clk
 HMEMC_16_1/CLK_PLL                                                        r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN
 clock pessimism                                         0.688      10.703                          
 clock uncertainty                                      -0.150      10.553                          

 Setup time                                              0.031      10.584                          

 Data required time                                                 10.584                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 10.584                          
 Data arrival time                                                  -8.889                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.695                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/ddrphy_update_type[1]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_UPDATE_TYPE[1]
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -1.709  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.015
  Launch Clock Delay      :  7.412
  Clock Pessimism Removal :  0.688

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N23             
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=509)      2.006       4.570         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.523       5.093 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.477       5.570         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_106/CLK_USCM              td                    0.000       5.570 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.842       7.412         ntclkbufg_0      
 CLMS_26_105/CLK                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/ddrphy_update_type[1]/opit_0_inv_L5Q_perm/CLK

 CLMS_26_105/Q0                    tco                   0.261       7.673 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/ddrphy_update_type[1]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        0.615       8.288         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/ddrphy_update_type [1]
 HMEMC_16_1/SRB_IOL22_TX_DATA[6]                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_UPDATE_TYPE[1]

 Data arrival time                                                   8.288         Logic Levels: 0  
                                                                                   Logic: 0.261ns(29.795%), Route: 0.615ns(70.205%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                         5.000       5.000 r                        
 B5                                                      0.000       5.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       5.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935       6.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       6.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056       6.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108       7.192         _N23             
 USCM_74_104/CLK_USCM              td                    0.000       7.192 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=509)      1.690       8.882         sys_clk_g        
 PLL_82_71/CLK_OUT0_WL             td                    0.459       9.341 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.414       9.755         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.260      10.015 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.000      10.015         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
 IOCKDIV_6_64/CLK_IODIV            td                    0.000      10.015 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.000      10.015         u_ipsl_hmic_h_top/ddrc_core_clk
 HMEMC_16_1/CLK_PLL                                                        r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN
 clock pessimism                                         0.688      10.703                          
 clock uncertainty                                      -0.150      10.553                          

 Setup time                                             -0.564       9.989                          

 Data required time                                                  9.989                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  9.989                          
 Data arrival time                                                  -8.288                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.701                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/update_start/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_UPDATE
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    -1.054  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.904
  Launch Clock Delay      :  6.270
  Clock Pessimism Removal :  -0.688

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935       1.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056       1.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108       2.192         _N23             
 USCM_74_104/CLK_USCM              td                    0.000       2.192 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=509)      1.690       3.882         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.444       4.326 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.405       4.731         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_106/CLK_USCM              td                    0.000       4.731 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.539       6.270         ntclkbufg_0      
 CLMS_26_85/CLK                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/update_start/opit_0_inv_L5Q_perm/CLK

 CLMS_26_85/Q0                     tco                   0.223       6.493 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/update_start/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        0.361       6.854         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/ddrphy_update_start
 HMEMC_16_1/SRB_IOL22_MIPI_SW_DYN_I
                                                                           f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_UPDATE

 Data arrival time                                                   6.854         Logic Levels: 0  
                                                                                   Logic: 0.223ns(38.185%), Route: 0.361ns(61.815%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N23             
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=509)      2.006       4.570         sys_clk_g        
 PLL_82_71/CLK_OUT0_WL             td                    0.541       5.111 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.487       5.598         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.306       5.904 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.000       5.904         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
 IOCKDIV_6_64/CLK_IODIV            td                    0.000       5.904 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.000       5.904         u_ipsl_hmic_h_top/ddrc_core_clk
 HMEMC_16_1/CLK_PLL                                                        r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN
 clock pessimism                                        -0.688       5.216                          
 clock uncertainty                                       0.150       5.366                          

 Hold time                                               0.681       6.047                          

 Data required time                                                  6.047                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.047                          
 Data arrival time                                                  -6.854                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.807                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/ddrphy_update_comp_dir_h/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_UPDATE_COMP_DIR_H
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    -1.064  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.904
  Launch Clock Delay      :  6.280
  Clock Pessimism Removal :  -0.688

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935       1.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056       1.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108       2.192         _N23             
 USCM_74_104/CLK_USCM              td                    0.000       2.192 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=509)      1.690       3.882         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.444       4.326 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.405       4.731         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_106/CLK_USCM              td                    0.000       4.731 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.549       6.280         ntclkbufg_0      
 CLMS_26_93/CLK                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/ddrphy_update_comp_dir_h/opit_0_inv_L5Q_perm/CLK

 CLMS_26_93/Q2                     tco                   0.223       6.503 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/ddrphy_update_comp_dir_h/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        0.403       6.906         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/ddrphy_update_comp_dir_h
 HMEMC_16_1/SRB_IOL23_LRS                                                  f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_UPDATE_COMP_DIR_H

 Data arrival time                                                   6.906         Logic Levels: 0  
                                                                                   Logic: 0.223ns(35.623%), Route: 0.403ns(64.377%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N23             
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=509)      2.006       4.570         sys_clk_g        
 PLL_82_71/CLK_OUT0_WL             td                    0.541       5.111 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.487       5.598         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.306       5.904 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.000       5.904         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
 IOCKDIV_6_64/CLK_IODIV            td                    0.000       5.904 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.000       5.904         u_ipsl_hmic_h_top/ddrc_core_clk
 HMEMC_16_1/CLK_PLL                                                        r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN
 clock pessimism                                        -0.688       5.216                          
 clock uncertainty                                       0.150       5.366                          

 Hold time                                               0.681       6.047                          

 Data required time                                                  6.047                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.047                          
 Data arrival time                                                  -6.906                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.859                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/ddrphy_update_comp_dir_l/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_UPDATE_COMP_DIR_L
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    -1.064  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.904
  Launch Clock Delay      :  6.280
  Clock Pessimism Removal :  -0.688

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935       1.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056       1.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108       2.192         _N23             
 USCM_74_104/CLK_USCM              td                    0.000       2.192 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=509)      1.690       3.882         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.444       4.326 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.405       4.731         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_106/CLK_USCM              td                    0.000       4.731 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.549       6.280         ntclkbufg_0      
 CLMS_26_93/CLK                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/ddrphy_update_comp_dir_l/opit_0_inv_L5Q_perm/CLK

 CLMS_26_93/Q0                     tco                   0.223       6.503 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/ddrphy_update_comp_dir_l/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        0.389       6.892         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/ddrphy_update_comp_dir_l
 HMEMC_16_1/SRB_IOL23_TS_CTRL[2]                                           f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_UPDATE_COMP_DIR_L

 Data arrival time                                                   6.892         Logic Levels: 0  
                                                                                   Logic: 0.223ns(36.438%), Route: 0.389ns(63.562%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N23             
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=509)      2.006       4.570         sys_clk_g        
 PLL_82_71/CLK_OUT0_WL             td                    0.541       5.111 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.487       5.598         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.306       5.904 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.000       5.904         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
 IOCKDIV_6_64/CLK_IODIV            td                    0.000       5.904 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.000       5.904         u_ipsl_hmic_h_top/ddrc_core_clk
 HMEMC_16_1/CLK_PLL                                                        r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN
 clock pessimism                                        -0.688       5.216                          
 clock uncertainty                                       0.150       5.366                          

 Hold time                                               0.651       6.017                          

 Data required time                                                  6.017                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.017                          
 Data arrival time                                                  -6.892                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.875                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/opit_0_inv/CLK
Endpoint    : i2c_config_m0/i2c_master_top_m0/byte_controller/core_cmd[2]/opit_0_inv_MUX4TO1Q/RS
Path Group  : sys_clk
Path Type   : max
Path Class  : async timing path
Clock Skew :    -3.247  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.768
  Launch Clock Delay      :  7.387
  Clock Pessimism Removal :  0.372

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N23             
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=509)      2.006       4.570         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.523       5.093 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.477       5.570         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_106/CLK_USCM              td                    0.000       5.570 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.817       7.387         ntclkbufg_0      
 CLMA_26_84/CLK                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/opit_0_inv/CLK

 CLMA_26_84/Q0                     tco                   0.261       7.648 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/opit_0_inv/Q
                                   net (fanout=66)       3.142      10.790         ddr_init_done    
 CLMA_86_228/RS                                                            r       i2c_config_m0/i2c_master_top_m0/byte_controller/core_cmd[2]/opit_0_inv_MUX4TO1Q/RS

 Data arrival time                                                  10.790         Logic Levels: 0  
                                                                                   Logic: 0.261ns(7.670%), Route: 3.142ns(92.330%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 B5                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      20.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935      21.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056      21.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108      22.192         _N23             
 USCM_74_104/CLK_USCM              td                    0.000      22.192 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=509)      1.576      23.768         sys_clk_g        
 CLMA_86_228/CLK                                                           r       i2c_config_m0/i2c_master_top_m0/byte_controller/core_cmd[2]/opit_0_inv_MUX4TO1Q/CLK
 clock pessimism                                         0.372      24.140                          
 clock uncertainty                                      -0.050      24.090                          

 Recovery time                                          -0.277      23.813                          

 Data required time                                                 23.813                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.813                          
 Data arrival time                                                 -10.790                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        13.023                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/opit_0_inv/CLK
Endpoint    : i2c_config_m0/i2c_master_top_m0/byte_controller/core_cmd[1]/opit_0_inv_MUX4TO1Q/RS
Path Group  : sys_clk
Path Type   : max
Path Class  : async timing path
Clock Skew :    -3.247  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.768
  Launch Clock Delay      :  7.387
  Clock Pessimism Removal :  0.372

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N23             
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=509)      2.006       4.570         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.523       5.093 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.477       5.570         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_106/CLK_USCM              td                    0.000       5.570 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.817       7.387         ntclkbufg_0      
 CLMA_26_84/CLK                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/opit_0_inv/CLK

 CLMA_26_84/Q0                     tco                   0.261       7.648 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/opit_0_inv/Q
                                   net (fanout=66)       3.142      10.790         ddr_init_done    
 CLMA_86_228/RS                                                            r       i2c_config_m0/i2c_master_top_m0/byte_controller/core_cmd[1]/opit_0_inv_MUX4TO1Q/RS

 Data arrival time                                                  10.790         Logic Levels: 0  
                                                                                   Logic: 0.261ns(7.670%), Route: 3.142ns(92.330%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 B5                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      20.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935      21.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056      21.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108      22.192         _N23             
 USCM_74_104/CLK_USCM              td                    0.000      22.192 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=509)      1.576      23.768         sys_clk_g        
 CLMA_86_228/CLK                                                           r       i2c_config_m0/i2c_master_top_m0/byte_controller/core_cmd[1]/opit_0_inv_MUX4TO1Q/CLK
 clock pessimism                                         0.372      24.140                          
 clock uncertainty                                      -0.050      24.090                          

 Recovery time                                          -0.277      23.813                          

 Data required time                                                 23.813                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.813                          
 Data arrival time                                                 -10.790                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        13.023                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/opit_0_inv/CLK
Endpoint    : i2c_config_m0/i2c_master_top_m0/byte_controller/c_state_1/opit_0_inv_L5Q_perm/RS
Path Group  : sys_clk
Path Type   : max
Path Class  : async timing path
Clock Skew :    -3.247  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.768
  Launch Clock Delay      :  7.387
  Clock Pessimism Removal :  0.372

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N23             
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=509)      2.006       4.570         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.523       5.093 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.477       5.570         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_106/CLK_USCM              td                    0.000       5.570 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.817       7.387         ntclkbufg_0      
 CLMA_26_84/CLK                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/opit_0_inv/CLK

 CLMA_26_84/Q0                     tco                   0.261       7.648 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/opit_0_inv/Q
                                   net (fanout=66)       3.142      10.790         ddr_init_done    
 CLMS_86_229/RS                                                            r       i2c_config_m0/i2c_master_top_m0/byte_controller/c_state_1/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                  10.790         Logic Levels: 0  
                                                                                   Logic: 0.261ns(7.670%), Route: 3.142ns(92.330%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 B5                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      20.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935      21.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056      21.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108      22.192         _N23             
 USCM_74_104/CLK_USCM              td                    0.000      22.192 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=509)      1.576      23.768         sys_clk_g        
 CLMS_86_229/CLK                                                           r       i2c_config_m0/i2c_master_top_m0/byte_controller/c_state_1/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.372      24.140                          
 clock uncertainty                                      -0.050      24.090                          

 Recovery time                                          -0.277      23.813                          

 Data required time                                                 23.813                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.813                          
 Data arrival time                                                 -10.790                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        13.023                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/opit_0_inv/CLK
Endpoint    : i2c_config_m0/i2c_master_top_m0/txr[5]/opit_0_inv_MUX4TO1Q/RS
Path Group  : sys_clk
Path Type   : min
Path Class  : async timing path
Clock Skew :    -2.234  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.408
  Launch Clock Delay      :  6.270
  Clock Pessimism Removal :  -0.372

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935       1.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056       1.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108       2.192         _N23             
 USCM_74_104/CLK_USCM              td                    0.000       2.192 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=509)      1.690       3.882         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.444       4.326 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.405       4.731         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_106/CLK_USCM              td                    0.000       4.731 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.539       6.270         ntclkbufg_0      
 CLMA_26_84/CLK                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/opit_0_inv/CLK

 CLMA_26_84/Q0                     tco                   0.223       6.493 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/opit_0_inv/Q
                                   net (fanout=66)       1.441       7.934         ddr_init_done    
 CLMA_30_233/RS                                                            f       i2c_config_m0/i2c_master_top_m0/txr[5]/opit_0_inv_MUX4TO1Q/RS

 Data arrival time                                                   7.934         Logic Levels: 0  
                                                                                   Logic: 0.223ns(13.401%), Route: 1.441ns(86.599%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N23             
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=509)      1.844       4.408         sys_clk_g        
 CLMA_30_233/CLK                                                           r       i2c_config_m0/i2c_master_top_m0/txr[5]/opit_0_inv_MUX4TO1Q/CLK
 clock pessimism                                        -0.372       4.036                          
 clock uncertainty                                       0.050       4.086                          

 Removal time                                           -0.211       3.875                          

 Data required time                                                  3.875                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.875                          
 Data arrival time                                                  -7.934                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.059                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/opit_0_inv/CLK
Endpoint    : i2c_config_m0/i2c_master_top_m0/txr[4]/opit_0_inv_MUX4TO1Q/RS
Path Group  : sys_clk
Path Type   : min
Path Class  : async timing path
Clock Skew :    -2.234  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.408
  Launch Clock Delay      :  6.270
  Clock Pessimism Removal :  -0.372

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935       1.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056       1.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108       2.192         _N23             
 USCM_74_104/CLK_USCM              td                    0.000       2.192 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=509)      1.690       3.882         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.444       4.326 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.405       4.731         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_106/CLK_USCM              td                    0.000       4.731 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.539       6.270         ntclkbufg_0      
 CLMA_26_84/CLK                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/opit_0_inv/CLK

 CLMA_26_84/Q0                     tco                   0.223       6.493 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/opit_0_inv/Q
                                   net (fanout=66)       1.441       7.934         ddr_init_done    
 CLMA_30_233/RS                                                            f       i2c_config_m0/i2c_master_top_m0/txr[4]/opit_0_inv_MUX4TO1Q/RS

 Data arrival time                                                   7.934         Logic Levels: 0  
                                                                                   Logic: 0.223ns(13.401%), Route: 1.441ns(86.599%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N23             
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=509)      1.844       4.408         sys_clk_g        
 CLMA_30_233/CLK                                                           r       i2c_config_m0/i2c_master_top_m0/txr[4]/opit_0_inv_MUX4TO1Q/CLK
 clock pessimism                                        -0.372       4.036                          
 clock uncertainty                                       0.050       4.086                          

 Removal time                                           -0.211       3.875                          

 Data required time                                                  3.875                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.875                          
 Data arrival time                                                  -7.934                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.059                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/opit_0_inv/CLK
Endpoint    : i2c_config_m0/state_3/opit_0_inv_MUX4TO1Q/RS
Path Group  : sys_clk
Path Type   : min
Path Class  : async timing path
Clock Skew :    -2.241  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.401
  Launch Clock Delay      :  6.270
  Clock Pessimism Removal :  -0.372

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935       1.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056       1.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108       2.192         _N23             
 USCM_74_104/CLK_USCM              td                    0.000       2.192 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=509)      1.690       3.882         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.444       4.326 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.405       4.731         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_106/CLK_USCM              td                    0.000       4.731 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.539       6.270         ntclkbufg_0      
 CLMA_26_84/CLK                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/opit_0_inv/CLK

 CLMA_26_84/Q0                     tco                   0.223       6.493 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/opit_0_inv/Q
                                   net (fanout=66)       1.627       8.120         ddr_init_done    
 CLMA_58_220/RSCO                  td                    0.104       8.224 r       i2c_config_m0/state_0/opit_0_inv/RSOUT
                                   net (fanout=3)        0.000       8.224         _N43             
 CLMA_58_224/RSCI                                                          r       i2c_config_m0/state_3/opit_0_inv_MUX4TO1Q/RS

 Data arrival time                                                   8.224         Logic Levels: 1  
                                                                                   Logic: 0.327ns(16.735%), Route: 1.627ns(83.265%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N23             
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=509)      1.837       4.401         sys_clk_g        
 CLMA_58_224/CLK                                                           r       i2c_config_m0/state_3/opit_0_inv_MUX4TO1Q/CLK
 clock pessimism                                        -0.372       4.029                          
 clock uncertainty                                       0.050       4.079                          

 Removal time                                            0.000       4.079                          

 Data required time                                                  4.079                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.079                          
 Data arrival time                                                  -8.224                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.145                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wptr[4]/opit_0_L5Q_perm/RS
Path Group  : coms_pclk
Path Type   : max
Path Class  : async timing path
Clock Skew :    -4.038  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.343
  Launch Clock Delay      :  7.381
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N23             
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=509)      2.006       4.570         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.526       5.096 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.477       5.573         axi_clk          
 USCM_74_105/CLK_USCM              td                    0.000       5.573 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.808       7.381         ntclkbufg_1      
 CLMA_66_72/CLK                                                            r       frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK

 CLMA_66_72/Q1                     tco                   0.261       7.642 r       frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/opit_0_inv_L5Q_perm/Q
                                   net (fanout=52)       0.805       8.447         frame_read_write_m0/write_fifo_aclr
 CLMA_58_52/RS                                                             r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wptr[4]/opit_0_L5Q_perm/RS

 Data arrival time                                                   8.447         Logic Levels: 0  
                                                                                   Logic: 0.261ns(24.484%), Route: 0.805ns(75.516%)
----------------------------------------------------------------------------------------------------

 Clock coms_pclk (rising edge)                          10.000      10.000 r                        
 J17                                                     0.000      10.000 r       cmos_pclk (port) 
                                   net (fanout=1)        0.063      10.063         cmos_pclk        
 IOBS_152_173/DIN                  td                    0.935      10.998 r       cmos_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.998         cmos_pclk_ibuf/ntD
 IOL_151_173/INCK                  td                    0.056      11.054 r       cmos_pclk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.770      11.824         _N22             
 USCM_74_107/CLK_USCM              td                    0.000      11.824 r       cmos_pclkbufg/gopclkbufg/CLKOUT
                                   net (fanout=69)       1.519      13.343         cmos_pclk_g      
 CLMA_58_52/CLK                                                            r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wptr[4]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.000      13.343                          
 clock uncertainty                                      -0.050      13.293                          

 Recovery time                                          -0.277      13.016                          

 Data required time                                                 13.016                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 13.016                          
 Data arrival time                                                  -8.447                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.569                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wptr[2]/opit_0_L5Q_perm/RS
Path Group  : coms_pclk
Path Type   : max
Path Class  : async timing path
Clock Skew :    -4.038  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.343
  Launch Clock Delay      :  7.381
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N23             
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=509)      2.006       4.570         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.526       5.096 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.477       5.573         axi_clk          
 USCM_74_105/CLK_USCM              td                    0.000       5.573 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.808       7.381         ntclkbufg_1      
 CLMA_66_72/CLK                                                            r       frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK

 CLMA_66_72/Q1                     tco                   0.261       7.642 r       frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/opit_0_inv_L5Q_perm/Q
                                   net (fanout=52)       0.805       8.447         frame_read_write_m0/write_fifo_aclr
 CLMA_58_52/RS                                                             r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wptr[2]/opit_0_L5Q_perm/RS

 Data arrival time                                                   8.447         Logic Levels: 0  
                                                                                   Logic: 0.261ns(24.484%), Route: 0.805ns(75.516%)
----------------------------------------------------------------------------------------------------

 Clock coms_pclk (rising edge)                          10.000      10.000 r                        
 J17                                                     0.000      10.000 r       cmos_pclk (port) 
                                   net (fanout=1)        0.063      10.063         cmos_pclk        
 IOBS_152_173/DIN                  td                    0.935      10.998 r       cmos_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.998         cmos_pclk_ibuf/ntD
 IOL_151_173/INCK                  td                    0.056      11.054 r       cmos_pclk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.770      11.824         _N22             
 USCM_74_107/CLK_USCM              td                    0.000      11.824 r       cmos_pclkbufg/gopclkbufg/CLKOUT
                                   net (fanout=69)       1.519      13.343         cmos_pclk_g      
 CLMA_58_52/CLK                                                            r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wptr[2]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.000      13.343                          
 clock uncertainty                                      -0.050      13.293                          

 Recovery time                                          -0.277      13.016                          

 Data required time                                                 13.016                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 13.016                          
 Data arrival time                                                  -8.447                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.569                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wptr[5]/opit_0_L5Q_perm/RS
Path Group  : coms_pclk
Path Type   : max
Path Class  : async timing path
Clock Skew :    -4.038  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.343
  Launch Clock Delay      :  7.381
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N23             
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=509)      2.006       4.570         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.526       5.096 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.477       5.573         axi_clk          
 USCM_74_105/CLK_USCM              td                    0.000       5.573 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.808       7.381         ntclkbufg_1      
 CLMA_66_72/CLK                                                            r       frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK

 CLMA_66_72/Q1                     tco                   0.261       7.642 r       frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/opit_0_inv_L5Q_perm/Q
                                   net (fanout=52)       0.805       8.447         frame_read_write_m0/write_fifo_aclr
 CLMA_58_52/RS                                                             r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wptr[5]/opit_0_L5Q_perm/RS

 Data arrival time                                                   8.447         Logic Levels: 0  
                                                                                   Logic: 0.261ns(24.484%), Route: 0.805ns(75.516%)
----------------------------------------------------------------------------------------------------

 Clock coms_pclk (rising edge)                          10.000      10.000 r                        
 J17                                                     0.000      10.000 r       cmos_pclk (port) 
                                   net (fanout=1)        0.063      10.063         cmos_pclk        
 IOBS_152_173/DIN                  td                    0.935      10.998 r       cmos_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.998         cmos_pclk_ibuf/ntD
 IOL_151_173/INCK                  td                    0.056      11.054 r       cmos_pclk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.770      11.824         _N22             
 USCM_74_107/CLK_USCM              td                    0.000      11.824 r       cmos_pclkbufg/gopclkbufg/CLKOUT
                                   net (fanout=69)       1.519      13.343         cmos_pclk_g      
 CLMA_58_52/CLK                                                            r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wptr[5]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.000      13.343                          
 clock uncertainty                                      -0.050      13.293                          

 Recovery time                                          -0.277      13.016                          

 Data required time                                                 13.016                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 13.016                          
 Data arrival time                                                  -8.447                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.569                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/RSTA[0]
Path Group  : coms_pclk
Path Type   : min
Path Class  : async timing path
Clock Skew :    -2.318  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.946
  Launch Clock Delay      :  6.264
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935       1.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056       1.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108       2.192         _N23             
 USCM_74_104/CLK_USCM              td                    0.000       2.192 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=509)      1.690       3.882         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.447       4.329 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.405       4.734         axi_clk          
 USCM_74_105/CLK_USCM              td                    0.000       4.734 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.530       6.264         ntclkbufg_1      
 CLMA_66_72/CLK                                                            r       frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK

 CLMA_66_72/Q1                     tco                   0.223       6.487 f       frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/opit_0_inv_L5Q_perm/Q
                                   net (fanout=52)       0.312       6.799         frame_read_write_m0/write_fifo_aclr
 DRM_62_64/RSTA[0]                                                         f       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/RSTA[0]

 Data arrival time                                                   6.799         Logic Levels: 0  
                                                                                   Logic: 0.223ns(41.682%), Route: 0.312ns(58.318%)
----------------------------------------------------------------------------------------------------

 Clock coms_pclk (rising edge)                           0.000       0.000 r                        
 J17                                                     0.000       0.000 r       cmos_pclk (port) 
                                   net (fanout=1)        0.063       0.063         cmos_pclk        
 IOBS_152_173/DIN                  td                    1.100       1.163 r       cmos_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.163         cmos_pclk_ibuf/ntD
 IOL_151_173/INCK                  td                    0.067       1.230 r       cmos_pclk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.906       2.136         _N22             
 USCM_74_107/CLK_USCM              td                    0.000       2.136 r       cmos_pclkbufg/gopclkbufg/CLKOUT
                                   net (fanout=69)       1.810       3.946         cmos_pclk_g      
 DRM_62_64/CLKA[0]                                                         r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/CLKA[0]
 clock pessimism                                         0.000       3.946                          
 clock uncertainty                                       0.050       3.996                          

 Removal time                                           -0.053       3.943                          

 Data required time                                                  3.943                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.943                          
 Data arrival time                                                  -6.799                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.856                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr1[8]/opit_0/RS
Path Group  : coms_pclk
Path Type   : min
Path Class  : async timing path
Clock Skew :    -2.330  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.934
  Launch Clock Delay      :  6.264
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935       1.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056       1.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108       2.192         _N23             
 USCM_74_104/CLK_USCM              td                    0.000       2.192 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=509)      1.690       3.882         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.447       4.329 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.405       4.734         axi_clk          
 USCM_74_105/CLK_USCM              td                    0.000       4.734 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.530       6.264         ntclkbufg_1      
 CLMA_66_72/CLK                                                            r       frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK

 CLMA_66_72/Q1                     tco                   0.223       6.487 f       frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/opit_0_inv_L5Q_perm/Q
                                   net (fanout=52)       0.392       6.879         frame_read_write_m0/write_fifo_aclr
 CLMS_66_53/RSCO                   td                    0.113       6.992 f       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rwptr1[7]/opit_0/RSOUT
                                   net (fanout=1)        0.000       6.992         _N74             
 CLMS_66_57/RSCI                                                           f       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr1[8]/opit_0/RS

 Data arrival time                                                   6.992         Logic Levels: 1  
                                                                                   Logic: 0.336ns(46.154%), Route: 0.392ns(53.846%)
----------------------------------------------------------------------------------------------------

 Clock coms_pclk (rising edge)                           0.000       0.000 r                        
 J17                                                     0.000       0.000 r       cmos_pclk (port) 
                                   net (fanout=1)        0.063       0.063         cmos_pclk        
 IOBS_152_173/DIN                  td                    1.100       1.163 r       cmos_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.163         cmos_pclk_ibuf/ntD
 IOL_151_173/INCK                  td                    0.067       1.230 r       cmos_pclk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.906       2.136         _N22             
 USCM_74_107/CLK_USCM              td                    0.000       2.136 r       cmos_pclkbufg/gopclkbufg/CLKOUT
                                   net (fanout=69)       1.798       3.934         cmos_pclk_g      
 CLMS_66_57/CLK                                                            r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr1[8]/opit_0/CLK
 clock pessimism                                         0.000       3.934                          
 clock uncertainty                                       0.050       3.984                          

 Removal time                                            0.000       3.984                          

 Data required time                                                  3.984                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.984                          
 Data arrival time                                                  -6.992                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.008                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/RSTA[0]
Path Group  : coms_pclk
Path Type   : min
Path Class  : async timing path
Clock Skew :    -2.328  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.936
  Launch Clock Delay      :  6.264
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935       1.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056       1.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108       2.192         _N23             
 USCM_74_104/CLK_USCM              td                    0.000       2.192 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=509)      1.690       3.882         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.447       4.329 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.405       4.734         axi_clk          
 USCM_74_105/CLK_USCM              td                    0.000       4.734 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.530       6.264         ntclkbufg_1      
 CLMA_66_72/CLK                                                            r       frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK

 CLMA_66_72/Q1                     tco                   0.223       6.487 f       frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/opit_0_inv_L5Q_perm/Q
                                   net (fanout=52)       0.545       7.032         frame_read_write_m0/write_fifo_aclr
 DRM_62_40/RSTA[0]                                                         f       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/RSTA[0]

 Data arrival time                                                   7.032         Logic Levels: 0  
                                                                                   Logic: 0.223ns(29.036%), Route: 0.545ns(70.964%)
----------------------------------------------------------------------------------------------------

 Clock coms_pclk (rising edge)                           0.000       0.000 r                        
 J17                                                     0.000       0.000 r       cmos_pclk (port) 
                                   net (fanout=1)        0.063       0.063         cmos_pclk        
 IOBS_152_173/DIN                  td                    1.100       1.163 r       cmos_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.163         cmos_pclk_ibuf/ntD
 IOL_151_173/INCK                  td                    0.067       1.230 r       cmos_pclk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.906       2.136         _N22             
 USCM_74_107/CLK_USCM              td                    0.000       2.136 r       cmos_pclkbufg/gopclkbufg/CLKOUT
                                   net (fanout=69)       1.800       3.936         cmos_pclk_g      
 DRM_62_40/CLKA[0]                                                         r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/CLKA[0]
 clock pessimism                                         0.000       3.936                          
 clock uncertainty                                       0.050       3.986                          

 Removal time                                           -0.053       3.933                          

 Data required time                                                  3.933                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.933                          
 Data arrival time                                                  -7.032                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.099                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/RSTB[0]
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.498  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.306
  Launch Clock Delay      :  7.402
  Clock Pessimism Removal :  0.598

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                     19030.000   19030.000 r                        
 B5                                                      0.000   19030.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093   19030.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100   19031.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000   19031.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067   19031.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304   19032.564         _N23             
 USCM_74_104/CLK_USCM              td                    0.000   19032.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=509)      2.006   19034.570         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.526   19035.096 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.477   19035.573         axi_clk          
 USCM_74_105/CLK_USCM              td                    0.000   19035.573 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.829   19037.402         ntclkbufg_1      
 CLMA_86_84/CLK                                                            r       frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK

 CLMA_86_84/Q0                     tco                   0.261   19037.663 r       frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/Q
                                   net (fanout=39)       1.187   19038.850         frame_read_write_m0/read_fifo_aclr
 DRM_62_104/RSTB[0]                                                        r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/RSTB[0]

 Data arrival time                                               19038.850         Logic Levels: 0  
                                                                                   Logic: 0.261ns(18.025%), Route: 1.187ns(81.975%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                     19030.008   19030.008 r                        
 B5                                                      0.000   19030.008 r       sys_clk (port)   
                                   net (fanout=1)        0.093   19030.101         sys_clk          
 IOBD_0_298/DIN                    td                    0.935   19031.036 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000   19031.036         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056   19031.092 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108   19032.200         _N23             
 USCM_74_104/CLK_USCM              td                    0.000   19032.200 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=509)      1.690   19033.890         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.442   19034.332 r       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.405   19034.737         video_clk_w      
 USCM_74_109/CLK_USCM              td                    0.000   19034.737 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=185)      1.577   19036.314         video_clk        
 DRM_62_104/CLKB[0]                                                        r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/CLKB[0]
 clock pessimism                                         0.598   19036.912                          
 clock uncertainty                                      -0.150   19036.762                          

 Recovery time                                          -0.122   19036.640                          

 Data required time                                              19036.640                          
----------------------------------------------------------------------------------------------------
 Data required time                                              19036.640                          
 Data arrival time                                              -19038.850                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -2.210                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/asyn_rempty/opit_0_A2Q1/RS
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.500  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.304
  Launch Clock Delay      :  7.402
  Clock Pessimism Removal :  0.598

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                     19030.000   19030.000 r                        
 B5                                                      0.000   19030.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093   19030.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100   19031.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000   19031.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067   19031.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304   19032.564         _N23             
 USCM_74_104/CLK_USCM              td                    0.000   19032.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=509)      2.006   19034.570         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.526   19035.096 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.477   19035.573         axi_clk          
 USCM_74_105/CLK_USCM              td                    0.000   19035.573 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.829   19037.402         ntclkbufg_1      
 CLMA_86_84/CLK                                                            r       frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK

 CLMA_86_84/Q0                     tco                   0.261   19037.663 r       frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/Q
                                   net (fanout=39)       0.952   19038.615         frame_read_write_m0/read_fifo_aclr
 CLMS_66_109/RS                                                            r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/asyn_rempty/opit_0_A2Q1/RS

 Data arrival time                                               19038.615         Logic Levels: 0  
                                                                                   Logic: 0.261ns(21.517%), Route: 0.952ns(78.483%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                     19030.008   19030.008 r                        
 B5                                                      0.000   19030.008 r       sys_clk (port)   
                                   net (fanout=1)        0.093   19030.101         sys_clk          
 IOBD_0_298/DIN                    td                    0.935   19031.036 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000   19031.036         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056   19031.092 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108   19032.200         _N23             
 USCM_74_104/CLK_USCM              td                    0.000   19032.200 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=509)      1.690   19033.890         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.442   19034.332 r       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.405   19034.737         video_clk_w      
 USCM_74_109/CLK_USCM              td                    0.000   19034.737 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=185)      1.575   19036.312         video_clk        
 CLMS_66_109/CLK                                                           r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/asyn_rempty/opit_0_A2Q1/CLK
 clock pessimism                                         0.598   19036.910                          
 clock uncertainty                                      -0.150   19036.760                          

 Recovery time                                          -0.277   19036.483                          

 Data required time                                              19036.483                          
----------------------------------------------------------------------------------------------------
 Data required time                                              19036.483                          
 Data arrival time                                              -19038.615                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -2.132                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rptr[7]/opit_0_L5Q_perm/RS
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.525  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.279
  Launch Clock Delay      :  7.402
  Clock Pessimism Removal :  0.598

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                     19030.000   19030.000 r                        
 B5                                                      0.000   19030.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093   19030.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100   19031.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000   19031.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067   19031.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304   19032.564         _N23             
 USCM_74_104/CLK_USCM              td                    0.000   19032.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=509)      2.006   19034.570         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.526   19035.096 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.477   19035.573         axi_clk          
 USCM_74_105/CLK_USCM              td                    0.000   19035.573 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.829   19037.402         ntclkbufg_1      
 CLMA_86_84/CLK                                                            r       frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK

 CLMA_86_84/Q0                     tco                   0.261   19037.663 r       frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/Q
                                   net (fanout=39)       0.823   19038.486         frame_read_write_m0/read_fifo_aclr
 CLMA_66_88/RS                                                             r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rptr[7]/opit_0_L5Q_perm/RS

 Data arrival time                                               19038.486         Logic Levels: 0  
                                                                                   Logic: 0.261ns(24.077%), Route: 0.823ns(75.923%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                     19030.008   19030.008 r                        
 B5                                                      0.000   19030.008 r       sys_clk (port)   
                                   net (fanout=1)        0.093   19030.101         sys_clk          
 IOBD_0_298/DIN                    td                    0.935   19031.036 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000   19031.036         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056   19031.092 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108   19032.200         _N23             
 USCM_74_104/CLK_USCM              td                    0.000   19032.200 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=509)      1.690   19033.890         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.442   19034.332 r       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.405   19034.737         video_clk_w      
 USCM_74_109/CLK_USCM              td                    0.000   19034.737 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=185)      1.550   19036.287         video_clk        
 CLMA_66_88/CLK                                                            r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rptr[7]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.598   19036.885                          
 clock uncertainty                                      -0.150   19036.735                          

 Recovery time                                          -0.277   19036.458                          

 Data required time                                              19036.458                          
----------------------------------------------------------------------------------------------------
 Data required time                                              19036.458                          
 Data arrival time                                              -19038.486                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -2.028                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rwptr1[2]/opit_0/RS
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.535  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.418
  Launch Clock Delay      :  6.285
  Clock Pessimism Removal :  -0.598

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                     19230.000   19230.000 r                        
 B5                                                      0.000   19230.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093   19230.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935   19231.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000   19231.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056   19231.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108   19232.192         _N23             
 USCM_74_104/CLK_USCM              td                    0.000   19232.192 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=509)      1.690   19233.882         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.447   19234.329 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.405   19234.734         axi_clk          
 USCM_74_105/CLK_USCM              td                    0.000   19234.734 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.551   19236.285         ntclkbufg_1      
 CLMA_86_84/CLK                                                            r       frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK

 CLMA_86_84/Q0                     tco                   0.223   19236.508 f       frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/Q
                                   net (fanout=39)       0.409   19236.917         frame_read_write_m0/read_fifo_aclr
 CLMS_78_89/RSCO                   td                    0.113   19237.030 f       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wrptr2[6]/opit_0/RSOUT
                                   net (fanout=5)        0.000   19237.030         _N54             
 CLMS_78_93/RSCO                   td                    0.078   19237.108 f       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wrptr2[7]/opit_0/RSOUT
                                   net (fanout=3)        0.000   19237.108         _N53             
 CLMS_78_97/RSCI                                                           f       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rwptr1[2]/opit_0/RS

 Data arrival time                                               19237.108         Logic Levels: 2  
                                                                                   Logic: 0.414ns(50.304%), Route: 0.409ns(49.696%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                     19230.000   19230.000 r                        
 B5                                                      0.000   19230.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093   19230.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100   19231.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000   19231.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067   19231.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304   19232.564         _N23             
 USCM_74_104/CLK_USCM              td                    0.000   19232.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=509)      2.006   19234.570         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.521   19235.091 r       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.477   19235.568         video_clk_w      
 USCM_74_109/CLK_USCM              td                    0.000   19235.568 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=185)      1.850   19237.418         video_clk        
 CLMS_78_97/CLK                                                            r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rwptr1[2]/opit_0/CLK
 clock pessimism                                        -0.598   19236.820                          
 clock uncertainty                                       0.150   19236.970                          

 Removal time                                            0.000   19236.970                          

 Data required time                                              19236.970                          
----------------------------------------------------------------------------------------------------
 Data required time                                              19236.970                          
 Data arrival time                                              -19237.108                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.138                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rwptr1[0]/opit_0/RS
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.535  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.418
  Launch Clock Delay      :  6.285
  Clock Pessimism Removal :  -0.598

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                     19230.000   19230.000 r                        
 B5                                                      0.000   19230.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093   19230.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935   19231.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000   19231.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056   19231.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108   19232.192         _N23             
 USCM_74_104/CLK_USCM              td                    0.000   19232.192 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=509)      1.690   19233.882         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.447   19234.329 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.405   19234.734         axi_clk          
 USCM_74_105/CLK_USCM              td                    0.000   19234.734 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.551   19236.285         ntclkbufg_1      
 CLMA_86_84/CLK                                                            r       frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK

 CLMA_86_84/Q0                     tco                   0.223   19236.508 f       frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/Q
                                   net (fanout=39)       0.409   19236.917         frame_read_write_m0/read_fifo_aclr
 CLMS_78_89/RSCO                   td                    0.113   19237.030 f       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wrptr2[6]/opit_0/RSOUT
                                   net (fanout=5)        0.000   19237.030         _N54             
 CLMS_78_93/RSCO                   td                    0.078   19237.108 f       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wrptr2[7]/opit_0/RSOUT
                                   net (fanout=3)        0.000   19237.108         _N53             
 CLMS_78_97/RSCI                                                           f       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rwptr1[0]/opit_0/RS

 Data arrival time                                               19237.108         Logic Levels: 2  
                                                                                   Logic: 0.414ns(50.304%), Route: 0.409ns(49.696%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                     19230.000   19230.000 r                        
 B5                                                      0.000   19230.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093   19230.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100   19231.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000   19231.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067   19231.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304   19232.564         _N23             
 USCM_74_104/CLK_USCM              td                    0.000   19232.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=509)      2.006   19234.570         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.521   19235.091 r       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.477   19235.568         video_clk_w      
 USCM_74_109/CLK_USCM              td                    0.000   19235.568 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=185)      1.850   19237.418         video_clk        
 CLMS_78_97/CLK                                                            r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rwptr1[0]/opit_0/CLK
 clock pessimism                                        -0.598   19236.820                          
 clock uncertainty                                       0.150   19236.970                          

 Removal time                                            0.000   19236.970                          

 Data required time                                              19236.970                          
----------------------------------------------------------------------------------------------------
 Data required time                                              19236.970                          
 Data arrival time                                              -19237.108                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.138                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rwptr2[0]/opit_0/RS
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.535  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.418
  Launch Clock Delay      :  6.285
  Clock Pessimism Removal :  -0.598

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                     19230.000   19230.000 r                        
 B5                                                      0.000   19230.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093   19230.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935   19231.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000   19231.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056   19231.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108   19232.192         _N23             
 USCM_74_104/CLK_USCM              td                    0.000   19232.192 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=509)      1.690   19233.882         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.447   19234.329 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.405   19234.734         axi_clk          
 USCM_74_105/CLK_USCM              td                    0.000   19234.734 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.551   19236.285         ntclkbufg_1      
 CLMA_86_84/CLK                                                            r       frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK

 CLMA_86_84/Q0                     tco                   0.223   19236.508 f       frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/Q
                                   net (fanout=39)       0.409   19236.917         frame_read_write_m0/read_fifo_aclr
 CLMS_78_89/RSCO                   td                    0.113   19237.030 f       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wrptr2[6]/opit_0/RSOUT
                                   net (fanout=5)        0.000   19237.030         _N54             
 CLMS_78_93/RSCO                   td                    0.078   19237.108 f       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wrptr2[7]/opit_0/RSOUT
                                   net (fanout=3)        0.000   19237.108         _N53             
 CLMS_78_97/RSCI                                                           f       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rwptr2[0]/opit_0/RS

 Data arrival time                                               19237.108         Logic Levels: 2  
                                                                                   Logic: 0.414ns(50.304%), Route: 0.409ns(49.696%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                     19230.000   19230.000 r                        
 B5                                                      0.000   19230.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093   19230.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100   19231.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000   19231.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067   19231.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304   19232.564         _N23             
 USCM_74_104/CLK_USCM              td                    0.000   19232.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=509)      2.006   19234.570         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.521   19235.091 r       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.477   19235.568         video_clk_w      
 USCM_74_109/CLK_USCM              td                    0.000   19235.568 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=185)      1.850   19237.418         video_clk        
 CLMS_78_97/CLK                                                            r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rwptr2[0]/opit_0/CLK
 clock pessimism                                        -0.598   19236.820                          
 clock uncertainty                                       0.150   19236.970                          

 Removal time                                            0.000   19236.970                          

 Data required time                                              19236.970                          
----------------------------------------------------------------------------------------------------
 Data required time                                              19236.970                          
 Data arrival time                                              -19237.108                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.138                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/RSTA[0]
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.247  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.316
  Launch Clock Delay      :  7.402
  Clock Pessimism Removal :  0.839

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N23             
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=509)      2.006       4.570         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.526       5.096 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.477       5.573         axi_clk          
 USCM_74_105/CLK_USCM              td                    0.000       5.573 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.829       7.402         ntclkbufg_1      
 CLMA_86_84/CLK                                                            r       frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK

 CLMA_86_84/Q0                     tco                   0.261       7.663 r       frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/Q
                                   net (fanout=39)       1.192       8.855         frame_read_write_m0/read_fifo_aclr
 DRM_62_104/RSTA[0]                                                        r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/RSTA[0]

 Data arrival time                                                   8.855         Logic Levels: 0  
                                                                                   Logic: 0.261ns(17.963%), Route: 1.192ns(82.037%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                        10.000      10.000 r                        
 B5                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      10.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935      11.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056      11.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108      12.192         _N23             
 USCM_74_104/CLK_USCM              td                    0.000      12.192 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=509)      1.690      13.882         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.447      14.329 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.405      14.734         axi_clk          
 USCM_74_105/CLK_USCM              td                    0.000      14.734 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.582      16.316         ntclkbufg_1      
 DRM_62_104/CLKA[0]                                                        r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/CLKA[0]
 clock pessimism                                         0.839      17.155                          
 clock uncertainty                                      -0.150      17.005                          

 Recovery time                                          -0.118      16.887                          

 Data required time                                                 16.887                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 16.887                          
 Data arrival time                                                  -8.855                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         8.032                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wrptr1[7]/opit_0/RS
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.279  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.284
  Launch Clock Delay      :  7.402
  Clock Pessimism Removal :  0.839

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N23             
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=509)      2.006       4.570         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.526       5.096 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.477       5.573         axi_clk          
 USCM_74_105/CLK_USCM              td                    0.000       5.573 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.829       7.402         ntclkbufg_1      
 CLMA_86_84/CLK                                                            r       frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK

 CLMA_86_84/Q0                     tco                   0.261       7.663 r       frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/Q
                                   net (fanout=39)       0.823       8.486         frame_read_write_m0/read_fifo_aclr
 CLMS_66_89/RS                                                             r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wrptr1[7]/opit_0/RS

 Data arrival time                                                   8.486         Logic Levels: 0  
                                                                                   Logic: 0.261ns(24.077%), Route: 0.823ns(75.923%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                        10.000      10.000 r                        
 B5                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      10.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935      11.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056      11.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108      12.192         _N23             
 USCM_74_104/CLK_USCM              td                    0.000      12.192 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=509)      1.690      13.882         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.447      14.329 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.405      14.734         axi_clk          
 USCM_74_105/CLK_USCM              td                    0.000      14.734 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.550      16.284         ntclkbufg_1      
 CLMS_66_89/CLK                                                            r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wrptr1[7]/opit_0/CLK
 clock pessimism                                         0.839      17.123                          
 clock uncertainty                                      -0.150      16.973                          

 Recovery time                                          -0.277      16.696                          

 Data required time                                                 16.696                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 16.696                          
 Data arrival time                                                  -8.486                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         8.210                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wrptr1[6]/opit_0/RS
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.279  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.284
  Launch Clock Delay      :  7.402
  Clock Pessimism Removal :  0.839

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N23             
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=509)      2.006       4.570         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.526       5.096 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.477       5.573         axi_clk          
 USCM_74_105/CLK_USCM              td                    0.000       5.573 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.829       7.402         ntclkbufg_1      
 CLMA_86_84/CLK                                                            r       frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK

 CLMA_86_84/Q0                     tco                   0.261       7.663 r       frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/Q
                                   net (fanout=39)       0.823       8.486         frame_read_write_m0/read_fifo_aclr
 CLMS_66_89/RS                                                             r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wrptr1[6]/opit_0/RS

 Data arrival time                                                   8.486         Logic Levels: 0  
                                                                                   Logic: 0.261ns(24.077%), Route: 0.823ns(75.923%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                        10.000      10.000 r                        
 B5                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      10.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935      11.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056      11.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108      12.192         _N23             
 USCM_74_104/CLK_USCM              td                    0.000      12.192 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=509)      1.690      13.882         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.447      14.329 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.405      14.734         axi_clk          
 USCM_74_105/CLK_USCM              td                    0.000      14.734 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.550      16.284         ntclkbufg_1      
 CLMS_66_89/CLK                                                            r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wrptr1[6]/opit_0/CLK
 clock pessimism                                         0.839      17.123                          
 clock uncertainty                                      -0.150      16.973                          

 Recovery time                                          -0.277      16.696                          

 Data required time                                                 16.696                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 16.696                          
 Data arrival time                                                  -8.486                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         8.210                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wr_water_level[4]/opit_0_A2Q21/RS
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.291  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.415
  Launch Clock Delay      :  6.285
  Clock Pessimism Removal :  -0.839

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935       1.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056       1.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108       2.192         _N23             
 USCM_74_104/CLK_USCM              td                    0.000       2.192 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=509)      1.690       3.882         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.447       4.329 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.405       4.734         axi_clk          
 USCM_74_105/CLK_USCM              td                    0.000       4.734 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.551       6.285         ntclkbufg_1      
 CLMA_86_84/CLK                                                            r       frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK

 CLMA_86_84/Q0                     tco                   0.223       6.508 f       frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/Q
                                   net (fanout=39)       0.313       6.821         frame_read_write_m0/read_fifo_aclr
 CLMA_82_89/RSCO                   td                    0.113       6.934 f       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wr_water_level[2]/opit_0_A2Q21/RSOUT
                                   net (fanout=2)        0.000       6.934         _N59             
 CLMA_82_93/RSCI                                                           f       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wr_water_level[4]/opit_0_A2Q21/RS

 Data arrival time                                                   6.934         Logic Levels: 1  
                                                                                   Logic: 0.336ns(51.772%), Route: 0.313ns(48.228%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N23             
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=509)      2.006       4.570         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.526       5.096 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.477       5.573         axi_clk          
 USCM_74_105/CLK_USCM              td                    0.000       5.573 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.842       7.415         ntclkbufg_1      
 CLMA_82_93/CLK                                                            r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wr_water_level[4]/opit_0_A2Q21/CLK
 clock pessimism                                        -0.839       6.576                          
 clock uncertainty                                       0.000       6.576                          

 Removal time                                            0.000       6.576                          

 Data required time                                                  6.576                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.576                          
 Data arrival time                                                  -6.934                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.358                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wr_water_level[6]/opit_0_A2Q21/RS
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.291  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.415
  Launch Clock Delay      :  6.285
  Clock Pessimism Removal :  -0.839

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935       1.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056       1.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108       2.192         _N23             
 USCM_74_104/CLK_USCM              td                    0.000       2.192 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=509)      1.690       3.882         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.447       4.329 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.405       4.734         axi_clk          
 USCM_74_105/CLK_USCM              td                    0.000       4.734 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.551       6.285         ntclkbufg_1      
 CLMA_86_84/CLK                                                            r       frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK

 CLMA_86_84/Q0                     tco                   0.223       6.508 f       frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/Q
                                   net (fanout=39)       0.313       6.821         frame_read_write_m0/read_fifo_aclr
 CLMA_82_89/RSCO                   td                    0.113       6.934 f       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wr_water_level[2]/opit_0_A2Q21/RSOUT
                                   net (fanout=2)        0.000       6.934         _N59             
 CLMA_82_93/RSCI                                                           f       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wr_water_level[6]/opit_0_A2Q21/RS

 Data arrival time                                                   6.934         Logic Levels: 1  
                                                                                   Logic: 0.336ns(51.772%), Route: 0.313ns(48.228%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N23             
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=509)      2.006       4.570         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.526       5.096 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.477       5.573         axi_clk          
 USCM_74_105/CLK_USCM              td                    0.000       5.573 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.842       7.415         ntclkbufg_1      
 CLMA_82_93/CLK                                                            r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wr_water_level[6]/opit_0_A2Q21/CLK
 clock pessimism                                        -0.839       6.576                          
 clock uncertainty                                       0.000       6.576                          

 Removal time                                            0.000       6.576                          

 Data required time                                                  6.576                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.576                          
 Data arrival time                                                  -6.934                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.358                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wptr[1]/opit_0_L5Q_perm/RS
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.296  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.420
  Launch Clock Delay      :  6.285
  Clock Pessimism Removal :  -0.839

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935       1.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056       1.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108       2.192         _N23             
 USCM_74_104/CLK_USCM              td                    0.000       2.192 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=509)      1.690       3.882         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.447       4.329 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.405       4.734         axi_clk          
 USCM_74_105/CLK_USCM              td                    0.000       4.734 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.551       6.285         ntclkbufg_1      
 CLMA_86_84/CLK                                                            r       frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK

 CLMA_86_84/Q0                     tco                   0.223       6.508 f       frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/Q
                                   net (fanout=39)       0.313       6.821         frame_read_write_m0/read_fifo_aclr
 CLMA_82_89/RSCO                   td                    0.113       6.934 f       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wr_water_level[2]/opit_0_A2Q21/RSOUT
                                   net (fanout=2)        0.000       6.934         _N59             
 CLMA_82_93/RSCO                   td                    0.078       7.012 f       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wr_water_level[6]/opit_0_A2Q21/RSOUT
                                   net (fanout=2)        0.000       7.012         _N58             
 CLMA_82_97/RSCI                                                           f       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wptr[1]/opit_0_L5Q_perm/RS

 Data arrival time                                                   7.012         Logic Levels: 2  
                                                                                   Logic: 0.414ns(56.946%), Route: 0.313ns(43.054%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N23             
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=509)      2.006       4.570         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.526       5.096 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.477       5.573         axi_clk          
 USCM_74_105/CLK_USCM              td                    0.000       5.573 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.847       7.420         ntclkbufg_1      
 CLMA_82_97/CLK                                                            r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wptr[1]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.839       6.581                          
 clock uncertainty                                       0.000       6.581                          

 Removal time                                            0.000       6.581                          

 Data required time                                                  6.581                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.581                          
 Data arrival time                                                  -7.012                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.431                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/global_reset_n/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/dqs_drift_l_cnt[3]/opit_0_inv_A2Q21/RS
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.302  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.282
  Launch Clock Delay      :  7.423
  Clock Pessimism Removal :  0.839

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N23             
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=509)      2.006       4.570         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.523       5.093 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.477       5.570         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_106/CLK_USCM              td                    0.000       5.570 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.853       7.423         ntclkbufg_0      
 CLMA_38_124/CLK                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/global_reset_n/opit_0_inv_L5Q_perm/CLK

 CLMA_38_124/Q0                    tco                   0.261       7.684 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/global_reset_n/opit_0_inv_L5Q_perm/Q
                                   net (fanout=53)       1.642       9.326         u_ipsl_hmic_h_top/global_reset_n
 CLMA_30_24/RS                                                             r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/dqs_drift_l_cnt[3]/opit_0_inv_A2Q21/RS

 Data arrival time                                                   9.326         Logic Levels: 0  
                                                                                   Logic: 0.261ns(13.715%), Route: 1.642ns(86.285%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                        20.000      20.000 r                        
 B5                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      20.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935      21.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056      21.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108      22.192         _N23             
 USCM_74_104/CLK_USCM              td                    0.000      22.192 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=509)      1.690      23.882         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.444      24.326 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.405      24.731         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_106/CLK_USCM              td                    0.000      24.731 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.551      26.282         ntclkbufg_0      
 CLMA_30_24/CLK                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/dqs_drift_l_cnt[3]/opit_0_inv_A2Q21/CLK
 clock pessimism                                         0.839      27.121                          
 clock uncertainty                                      -0.150      26.971                          

 Recovery time                                          -0.277      26.694                          

 Data required time                                                 26.694                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 26.694                          
 Data arrival time                                                  -9.326                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        17.368                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/global_reset_n/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/dqs_drift_l_cnt[1]/opit_0_inv_A2Q21/RS
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.302  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.282
  Launch Clock Delay      :  7.423
  Clock Pessimism Removal :  0.839

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N23             
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=509)      2.006       4.570         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.523       5.093 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.477       5.570         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_106/CLK_USCM              td                    0.000       5.570 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.853       7.423         ntclkbufg_0      
 CLMA_38_124/CLK                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/global_reset_n/opit_0_inv_L5Q_perm/CLK

 CLMA_38_124/Q0                    tco                   0.261       7.684 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/global_reset_n/opit_0_inv_L5Q_perm/Q
                                   net (fanout=53)       1.642       9.326         u_ipsl_hmic_h_top/global_reset_n
 CLMA_30_24/RS                                                             r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/dqs_drift_l_cnt[1]/opit_0_inv_A2Q21/RS

 Data arrival time                                                   9.326         Logic Levels: 0  
                                                                                   Logic: 0.261ns(13.715%), Route: 1.642ns(86.285%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                        20.000      20.000 r                        
 B5                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      20.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935      21.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056      21.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108      22.192         _N23             
 USCM_74_104/CLK_USCM              td                    0.000      22.192 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=509)      1.690      23.882         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.444      24.326 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.405      24.731         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_106/CLK_USCM              td                    0.000      24.731 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.551      26.282         ntclkbufg_0      
 CLMA_30_24/CLK                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/dqs_drift_l_cnt[1]/opit_0_inv_A2Q21/CLK
 clock pessimism                                         0.839      27.121                          
 clock uncertainty                                      -0.150      26.971                          

 Recovery time                                          -0.277      26.694                          

 Data required time                                                 26.694                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 26.694                          
 Data arrival time                                                  -9.326                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        17.368                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/global_reset_n/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/init_axi_reset0/opit_0_inv_L5Q_perm/RS
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.329  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.255
  Launch Clock Delay      :  7.423
  Clock Pessimism Removal :  0.839

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N23             
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=509)      2.006       4.570         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.523       5.093 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.477       5.570         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_106/CLK_USCM              td                    0.000       5.570 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.853       7.423         ntclkbufg_0      
 CLMA_38_124/CLK                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/global_reset_n/opit_0_inv_L5Q_perm/CLK

 CLMA_38_124/Q0                    tco                   0.261       7.684 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/global_reset_n/opit_0_inv_L5Q_perm/Q
                                   net (fanout=53)       1.575       9.259         u_ipsl_hmic_h_top/global_reset_n
 CLMS_26_73/RS                                                             r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/init_axi_reset0/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   9.259         Logic Levels: 0  
                                                                                   Logic: 0.261ns(14.216%), Route: 1.575ns(85.784%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                        20.000      20.000 r                        
 B5                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      20.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935      21.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056      21.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108      22.192         _N23             
 USCM_74_104/CLK_USCM              td                    0.000      22.192 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=509)      1.690      23.882         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.444      24.326 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.405      24.731         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_106/CLK_USCM              td                    0.000      24.731 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.524      26.255         ntclkbufg_0      
 CLMS_26_73/CLK                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/init_axi_reset0/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.839      27.094                          
 clock uncertainty                                      -0.150      26.944                          

 Recovery time                                          -0.277      26.667                          

 Data required time                                                 26.667                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 26.667                          
 Data arrival time                                                  -9.259                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        17.408                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/global_reset_n/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/rst_cnt[2]/opit_0_inv_L5Q_perm/RS
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.279  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.424
  Launch Clock Delay      :  6.306
  Clock Pessimism Removal :  -0.839

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935       1.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056       1.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108       2.192         _N23             
 USCM_74_104/CLK_USCM              td                    0.000       2.192 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=509)      1.690       3.882         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.444       4.326 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.405       4.731         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_106/CLK_USCM              td                    0.000       4.731 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.575       6.306         ntclkbufg_0      
 CLMA_38_124/CLK                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/global_reset_n/opit_0_inv_L5Q_perm/CLK

 CLMA_38_124/Q0                    tco                   0.223       6.529 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/global_reset_n/opit_0_inv_L5Q_perm/Q
                                   net (fanout=53)       0.500       7.029         u_ipsl_hmic_h_top/global_reset_n
 CLMA_30_112/RSCO                  td                    0.104       7.133 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/rst_cnt[4]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=1)        0.000       7.133         _N229            
 CLMA_30_116/RSCI                                                          r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/rst_cnt[2]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   7.133         Logic Levels: 1  
                                                                                   Logic: 0.327ns(39.541%), Route: 0.500ns(60.459%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N23             
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=509)      2.006       4.570         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.523       5.093 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.477       5.570         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_106/CLK_USCM              td                    0.000       5.570 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.854       7.424         ntclkbufg_0      
 CLMA_30_116/CLK                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/rst_cnt[2]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.839       6.585                          
 clock uncertainty                                       0.000       6.585                          

 Removal time                                            0.000       6.585                          

 Data required time                                                  6.585                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.585                          
 Data arrival time                                                  -7.133                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.548                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/global_reset_n/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/dll_req/opit_0_inv_L5Q_perm/RS
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.284  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.429
  Launch Clock Delay      :  6.306
  Clock Pessimism Removal :  -0.839

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935       1.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056       1.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108       2.192         _N23             
 USCM_74_104/CLK_USCM              td                    0.000       2.192 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=509)      1.690       3.882         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.444       4.326 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.405       4.731         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_106/CLK_USCM              td                    0.000       4.731 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.575       6.306         ntclkbufg_0      
 CLMA_38_124/CLK                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/global_reset_n/opit_0_inv_L5Q_perm/CLK

 CLMA_38_124/Q0                    tco                   0.223       6.529 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/global_reset_n/opit_0_inv_L5Q_perm/Q
                                   net (fanout=53)       0.500       7.029         u_ipsl_hmic_h_top/global_reset_n
 CLMA_30_112/RSCO                  td                    0.104       7.133 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/rst_cnt[4]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=1)        0.000       7.133         _N229            
 CLMA_30_116/RSCO                  td                    0.080       7.213 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/rst_cnt[2]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=1)        0.000       7.213         _N228            
 CLMA_30_120/RSCI                                                          r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/dll_req/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   7.213         Logic Levels: 2  
                                                                                   Logic: 0.407ns(44.873%), Route: 0.500ns(55.127%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N23             
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=509)      2.006       4.570         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.523       5.093 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.477       5.570         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_106/CLK_USCM              td                    0.000       5.570 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.859       7.429         ntclkbufg_0      
 CLMA_30_120/CLK                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/dll_req/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.839       6.590                          
 clock uncertainty                                       0.000       6.590                          

 Removal time                                            0.000       6.590                          

 Data required time                                                  6.590                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.590                          
 Data arrival time                                                  -7.213                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.623                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/global_reset_n/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/rst_cnt[4]/opit_0_inv_L5Q_perm/RS
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.274  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.419
  Launch Clock Delay      :  6.306
  Clock Pessimism Removal :  -0.839

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935       1.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056       1.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108       2.192         _N23             
 USCM_74_104/CLK_USCM              td                    0.000       2.192 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=509)      1.690       3.882         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.444       4.326 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.405       4.731         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_106/CLK_USCM              td                    0.000       4.731 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.575       6.306         ntclkbufg_0      
 CLMA_38_124/CLK                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/global_reset_n/opit_0_inv_L5Q_perm/CLK

 CLMA_38_124/Q0                    tco                   0.223       6.529 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/global_reset_n/opit_0_inv_L5Q_perm/Q
                                   net (fanout=53)       0.500       7.029         u_ipsl_hmic_h_top/global_reset_n
 CLMA_30_112/RS                                                            f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/rst_cnt[4]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   7.029         Logic Levels: 0  
                                                                                   Logic: 0.223ns(30.844%), Route: 0.500ns(69.156%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N23             
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=509)      2.006       4.570         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.523       5.093 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.477       5.570         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_106/CLK_USCM              td                    0.000       5.570 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.849       7.419         ntclkbufg_0      
 CLMA_30_112/CLK                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/rst_cnt[4]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.839       6.580                          
 clock uncertainty                                       0.000       6.580                          

 Removal time                                           -0.211       6.369                          

 Data required time                                                  6.369                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.369                          
 Data arrival time                                                  -7.029                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.660                          
====================================================================================================

====================================================================================================

Startpoint  : u_uart_decode/uart_tx_inst/tx_reg/opit_0_inv_L5Q_perm/CLK
Endpoint    : uart_tx (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N23             
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=509)      1.844       4.408         sys_clk_g        
 CLMA_106_137/CLK                                                          r       u_uart_decode/uart_tx_inst/tx_reg/opit_0_inv_L5Q_perm/CLK

 CLMA_106_137/Q2                   tco                   0.258       4.666 f       u_uart_decode/uart_tx_inst/tx_reg/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        3.054       7.720         nt_uart_tx       
 IOL_151_361/DO                    td                    0.122       7.842 f       uart_tx_obuf/opit_1/O
                                   net (fanout=1)        0.000       7.842         uart_tx_obuf/ntO 
 IOBS_152_361/PAD                  td                    2.788      10.630 f       uart_tx_obuf/opit_0/O
                                   net (fanout=1)        0.084      10.714         uart_tx          
 C10                                                                       f       uart_tx (port)   

 Data arrival time                                                  10.714         Logic Levels: 2  
                                                                                   Logic: 3.168ns(50.238%), Route: 3.138ns(49.762%)
====================================================================================================

====================================================================================================

Startpoint  : dvi_encoder_m0/serdes_4b_10to1_m0/gtp_outbuft5/opit_1_IOL/SYSCLK
Endpoint    : tmds_data_n[2] (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred (falling edge)
                                                         0.000       0.000 f                        
 B5                                                      0.000       0.000 f       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.200       1.293 f       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.293         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.066       1.359 f       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.310       2.669         _N23             
 USCM_74_104/CLK_USCM              td                    0.000       2.669 f       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=509)      2.021       4.690         sys_clk_g        
 PLL_82_51/CLK_OUT1                td                    0.523       5.213 f       video_pll_m0/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.485       5.698         video_clk5x_w    
 USCM_74_110/CLK_USCM              td                    0.000       5.698 f       video_clk5xbufg/gopclkbufg/CLKOUT
                                   net (fanout=49)       1.835       7.533         video_clk5x      
 IOL_151_349/CLK_SYS                                                       f       dvi_encoder_m0/serdes_4b_10to1_m0/gtp_outbuft5/opit_1_IOL/SYSCLK

 IOL_151_349/DO                    tco                   0.480       8.013 f       dvi_encoder_m0/serdes_4b_10to1_m0/gtp_outbuft5/opit_1_IOL/PADO
                                   net (fanout=1)        0.000       8.013         dvi_encoder_m0/serdes_4b_10to1_m0/gtp_outbuft5/ntO
 IOBS_152_349/PAD                  td                    2.020      10.033 f       dvi_encoder_m0/serdes_4b_10to1_m0/gtp_outbuft5/opit_0/O
                                   net (fanout=1)        0.096      10.129         nt_tmds_data_n[2]
 A10                                                                       f       tmds_data_n[2] (port)

 Data arrival time                                                  10.129         Logic Levels: 1  
                                                                                   Logic: 2.500ns(96.302%), Route: 0.096ns(3.698%)
====================================================================================================

====================================================================================================

Startpoint  : dvi_encoder_m0/serdes_4b_10to1_m0/gtp_outbuft1/opit_1_IOL/SYSCLK
Endpoint    : tmds_data_p[2] (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred (falling edge)
                                                         0.000       0.000 f                        
 B5                                                      0.000       0.000 f       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.200       1.293 f       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.293         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.066       1.359 f       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.310       2.669         _N23             
 USCM_74_104/CLK_USCM              td                    0.000       2.669 f       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=509)      2.021       4.690         sys_clk_g        
 PLL_82_51/CLK_OUT1                td                    0.523       5.213 f       video_pll_m0/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.485       5.698         video_clk5x_w    
 USCM_74_110/CLK_USCM              td                    0.000       5.698 f       video_clk5xbufg/gopclkbufg/CLKOUT
                                   net (fanout=49)       1.835       7.533         video_clk5x      
 IOL_151_350/CLK_SYS                                                       f       dvi_encoder_m0/serdes_4b_10to1_m0/gtp_outbuft1/opit_1_IOL/SYSCLK

 IOL_151_350/DO                    tco                   0.480       8.013 f       dvi_encoder_m0/serdes_4b_10to1_m0/gtp_outbuft1/opit_1_IOL/PADO
                                   net (fanout=1)        0.000       8.013         dvi_encoder_m0/serdes_4b_10to1_m0/gtp_outbuft1/ntO
 IOBD_152_350/PAD                  td                    2.020      10.033 f       dvi_encoder_m0/serdes_4b_10to1_m0/gtp_outbuft1/opit_0/O
                                   net (fanout=1)        0.092      10.125         nt_tmds_data_p[2]
 B10                                                                       f       tmds_data_p[2] (port)

 Data arrival time                                                  10.125         Logic Levels: 1  
                                                                                   Logic: 2.500ns(96.451%), Route: 0.092ns(3.549%)
====================================================================================================

====================================================================================================

Startpoint  : pad_dq_ch0[2] (port)
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr5_dut/gateop_inv_IO/PADI
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 R6                                                      0.000       0.000 f       pad_dq_ch0[2] (port)
                                   net (fanout=1)        0.034       0.034         nt_pad_dq_ch0[2] 
 IOBD_0_14/DIN                     td                    0.493       0.527 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iob_05_dut/opit_0/O
                                   net (fanout=1)        0.000       0.527         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iob_05_dut/ntI
 IOL_7_14/DI                                                               f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr5_dut/gateop_inv_IO/PADI

 Data arrival time                                                   0.527         Logic Levels: 1  
                                                                                   Logic: 0.493ns(93.548%), Route: 0.034ns(6.452%)
====================================================================================================

====================================================================================================

Startpoint  : pad_dq_ch0[1] (port)
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr4_dut/gateop_inv_IO/PADI
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 T6                                                      0.000       0.000 f       pad_dq_ch0[1] (port)
                                   net (fanout=1)        0.035       0.035         nt_pad_dq_ch0[1] 
 IOBS_0_13/DIN                     td                    0.493       0.528 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iob_04_dut/opit_0/O
                                   net (fanout=1)        0.000       0.528         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iob_04_dut/ntI
 IOL_7_13/DI                                                               f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr4_dut/gateop_inv_IO/PADI

 Data arrival time                                                   0.528         Logic Levels: 1  
                                                                                   Logic: 0.493ns(93.371%), Route: 0.035ns(6.629%)
====================================================================================================

====================================================================================================

Startpoint  : pad_dq_ch0[7] (port)
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr12_dut/gateop_inv_IO/PADI
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 P6                                                      0.000       0.000 f       pad_dq_ch0[7] (port)
                                   net (fanout=1)        0.036       0.036         nt_pad_dq_ch0[7] 
 IOBS_0_37/DIN                     td                    0.493       0.529 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iob_12_dut/opit_0/O
                                   net (fanout=1)        0.000       0.529         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iob_12_dut/ntI
 IOL_7_37/DI                                                               f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr12_dut/gateop_inv_IO/PADI

 Data arrival time                                                   0.529         Logic Levels: 1  
                                                                                   Logic: 0.493ns(93.195%), Route: 0.036ns(6.805%)
====================================================================================================

====================================================================================================
Fast Corner: 1200mV 0C
****************************************************************************************************
====================================================================================================

Startpoint  : u_uart_decode/uart_rx_inst/cycle_cnt[13]/opit_0_inv_A2Q21/CLK
Endpoint    : u_uart_decode/uart_rx_inst/cycle_cnt[15]/opit_0_inv_A2Q21/Cin
Path Group  : sys_clk
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.128
  Launch Clock Delay      :  3.582
  Clock Pessimism Removal :  0.454

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N23             
 USCM_74_104/CLK_USCM              td                    0.000       2.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=509)      1.515       3.582         sys_clk_g        
 CLMA_86_136/CLK                                                           r       u_uart_decode/uart_rx_inst/cycle_cnt[13]/opit_0_inv_A2Q21/CLK

 CLMA_86_136/Q0                    tco                   0.209       3.791 r       u_uart_decode/uart_rx_inst/cycle_cnt[13]/opit_0_inv_A2Q21/Q0
                                   net (fanout=2)        0.354       4.145         u_uart_decode/uart_rx_inst/cycle_cnt [12]
 CLMS_86_133/Y1                    td                    0.307       4.452 r       u_uart_decode/uart_rx_inst/N146_14/gateop_perm/Z
                                   net (fanout=1)        0.663       5.115         u_uart_decode/uart_rx_inst/_N6268
 CLMS_86_129/Y0                    td                    0.171       5.286 r       u_uart_decode/uart_rx_inst/N146_17/gateop/Z
                                   net (fanout=6)        0.243       5.529         u_uart_decode/uart_rx_inst/_N4984
 CLMS_86_129/Y1                    td                    0.167       5.696 r       u_uart_decode/uart_rx_inst/N146_22/gateop_perm/Z
                                   net (fanout=9)        0.578       6.274         u_uart_decode/uart_rx_inst/N146
 CLMA_98_128/Y3                    td                    0.167       6.441 r       u_uart_decode/uart_rx_inst/N28_8/gateop_perm/Z
                                   net (fanout=5)        0.368       6.809         u_uart_decode/uart_rx_inst/N28
 CLMA_90_128/Y1                    td                    0.135       6.944 r       u_uart_decode/uart_rx_inst/N52_4[0]/gateop_perm/Z
                                   net (fanout=1)        0.239       7.183         u_uart_decode/uart_rx_inst/_N2779
 CLMA_90_128/Y3                    td                    0.165       7.348 r       u_uart_decode/uart_rx_inst/N52_6[0]/gateop/F
                                   net (fanout=1)        0.240       7.588         u_uart_decode/uart_rx_inst/next_state [0]
 CLMA_90_129/Y1                    td                    0.369       7.957 r       u_uart_decode/uart_rx_inst/N58.eq_0/gateop_A2/Y1
                                   net (fanout=3)        0.356       8.313         u_uart_decode/uart_rx_inst/N58
 CLMA_90_133/Y0                    td                    0.131       8.444 r       u_uart_decode/uart_rx_inst/N109/gateop_perm/Z
                                   net (fanout=16)       0.699       9.143         u_uart_decode/uart_rx_inst/N109
 CLMA_86_128/COUT                  td                    0.345       9.488 r       u_uart_decode/uart_rx_inst/cycle_cnt[7]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       9.488         u_uart_decode/uart_rx_inst/_N1571
                                                         0.055       9.543 f       u_uart_decode/uart_rx_inst/cycle_cnt[9]/opit_0_inv_A2Q21/Cout
                                                         0.000       9.543         u_uart_decode/uart_rx_inst/_N1573
 CLMA_86_132/COUT                  td                    0.083       9.626 r       u_uart_decode/uart_rx_inst/cycle_cnt[11]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       9.626         u_uart_decode/uart_rx_inst/_N1575
                                                         0.055       9.681 f       u_uart_decode/uart_rx_inst/cycle_cnt[13]/opit_0_inv_A2Q21/Cout
                                                         0.000       9.681         u_uart_decode/uart_rx_inst/_N1577
                                                                           f       u_uart_decode/uart_rx_inst/cycle_cnt[15]/opit_0_inv_A2Q21/Cin

 Data arrival time                                                   9.681         Logic Levels: 10 
                                                                                   Logic: 2.359ns(38.678%), Route: 3.740ns(61.322%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 B5                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      20.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781      20.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041      20.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894      21.809         _N23             
 USCM_74_104/CLK_USCM              td                    0.000      21.809 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=509)      1.319      23.128         sys_clk_g        
 CLMA_86_136/CLK                                                           r       u_uart_decode/uart_rx_inst/cycle_cnt[15]/opit_0_inv_A2Q21/CLK
 clock pessimism                                         0.454      23.582                          
 clock uncertainty                                      -0.050      23.532                          

 Setup time                                             -0.110      23.422                          

 Data required time                                                 23.422                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.422                          
 Data arrival time                                                  -9.681                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        13.741                          
====================================================================================================

====================================================================================================

Startpoint  : u_uart_decode/uart_rx_inst/cycle_cnt[13]/opit_0_inv_A2Q21/CLK
Endpoint    : u_uart_decode/uart_rx_inst/cycle_cnt[13]/opit_0_inv_A2Q21/Cin
Path Group  : sys_clk
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.128
  Launch Clock Delay      :  3.582
  Clock Pessimism Removal :  0.454

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N23             
 USCM_74_104/CLK_USCM              td                    0.000       2.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=509)      1.515       3.582         sys_clk_g        
 CLMA_86_136/CLK                                                           r       u_uart_decode/uart_rx_inst/cycle_cnt[13]/opit_0_inv_A2Q21/CLK

 CLMA_86_136/Q0                    tco                   0.209       3.791 r       u_uart_decode/uart_rx_inst/cycle_cnt[13]/opit_0_inv_A2Q21/Q0
                                   net (fanout=2)        0.354       4.145         u_uart_decode/uart_rx_inst/cycle_cnt [12]
 CLMS_86_133/Y1                    td                    0.307       4.452 r       u_uart_decode/uart_rx_inst/N146_14/gateop_perm/Z
                                   net (fanout=1)        0.663       5.115         u_uart_decode/uart_rx_inst/_N6268
 CLMS_86_129/Y0                    td                    0.171       5.286 r       u_uart_decode/uart_rx_inst/N146_17/gateop/Z
                                   net (fanout=6)        0.243       5.529         u_uart_decode/uart_rx_inst/_N4984
 CLMS_86_129/Y1                    td                    0.167       5.696 r       u_uart_decode/uart_rx_inst/N146_22/gateop_perm/Z
                                   net (fanout=9)        0.578       6.274         u_uart_decode/uart_rx_inst/N146
 CLMA_98_128/Y3                    td                    0.167       6.441 r       u_uart_decode/uart_rx_inst/N28_8/gateop_perm/Z
                                   net (fanout=5)        0.368       6.809         u_uart_decode/uart_rx_inst/N28
 CLMA_90_128/Y1                    td                    0.135       6.944 r       u_uart_decode/uart_rx_inst/N52_4[0]/gateop_perm/Z
                                   net (fanout=1)        0.239       7.183         u_uart_decode/uart_rx_inst/_N2779
 CLMA_90_128/Y3                    td                    0.165       7.348 r       u_uart_decode/uart_rx_inst/N52_6[0]/gateop/F
                                   net (fanout=1)        0.240       7.588         u_uart_decode/uart_rx_inst/next_state [0]
 CLMA_90_129/Y1                    td                    0.369       7.957 r       u_uart_decode/uart_rx_inst/N58.eq_0/gateop_A2/Y1
                                   net (fanout=3)        0.356       8.313         u_uart_decode/uart_rx_inst/N58
 CLMA_90_133/Y0                    td                    0.131       8.444 r       u_uart_decode/uart_rx_inst/N109/gateop_perm/Z
                                   net (fanout=16)       0.699       9.143         u_uart_decode/uart_rx_inst/N109
 CLMA_86_128/COUT                  td                    0.345       9.488 r       u_uart_decode/uart_rx_inst/cycle_cnt[7]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       9.488         u_uart_decode/uart_rx_inst/_N1571
                                                         0.055       9.543 f       u_uart_decode/uart_rx_inst/cycle_cnt[9]/opit_0_inv_A2Q21/Cout
                                                         0.000       9.543         u_uart_decode/uart_rx_inst/_N1573
 CLMA_86_132/COUT                  td                    0.082       9.625 f       u_uart_decode/uart_rx_inst/cycle_cnt[11]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       9.625         u_uart_decode/uart_rx_inst/_N1575
 CLMA_86_136/CIN                                                           f       u_uart_decode/uart_rx_inst/cycle_cnt[13]/opit_0_inv_A2Q21/Cin

 Data arrival time                                                   9.625         Logic Levels: 10 
                                                                                   Logic: 2.303ns(38.110%), Route: 3.740ns(61.890%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 B5                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      20.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781      20.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041      20.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894      21.809         _N23             
 USCM_74_104/CLK_USCM              td                    0.000      21.809 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=509)      1.319      23.128         sys_clk_g        
 CLMA_86_136/CLK                                                           r       u_uart_decode/uart_rx_inst/cycle_cnt[13]/opit_0_inv_A2Q21/CLK
 clock pessimism                                         0.454      23.582                          
 clock uncertainty                                      -0.050      23.532                          

 Setup time                                             -0.110      23.422                          

 Data required time                                                 23.422                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.422                          
 Data arrival time                                                  -9.625                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        13.797                          
====================================================================================================

====================================================================================================

Startpoint  : u_uart_decode/uart_rx_inst/cycle_cnt[13]/opit_0_inv_A2Q21/CLK
Endpoint    : u_uart_decode/uart_rx_inst/cycle_cnt[11]/opit_0_inv_A2Q21/Cin
Path Group  : sys_clk
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.022  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.132
  Launch Clock Delay      :  3.582
  Clock Pessimism Removal :  0.428

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N23             
 USCM_74_104/CLK_USCM              td                    0.000       2.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=509)      1.515       3.582         sys_clk_g        
 CLMA_86_136/CLK                                                           r       u_uart_decode/uart_rx_inst/cycle_cnt[13]/opit_0_inv_A2Q21/CLK

 CLMA_86_136/Q0                    tco                   0.209       3.791 r       u_uart_decode/uart_rx_inst/cycle_cnt[13]/opit_0_inv_A2Q21/Q0
                                   net (fanout=2)        0.354       4.145         u_uart_decode/uart_rx_inst/cycle_cnt [12]
 CLMS_86_133/Y1                    td                    0.307       4.452 r       u_uart_decode/uart_rx_inst/N146_14/gateop_perm/Z
                                   net (fanout=1)        0.663       5.115         u_uart_decode/uart_rx_inst/_N6268
 CLMS_86_129/Y0                    td                    0.171       5.286 r       u_uart_decode/uart_rx_inst/N146_17/gateop/Z
                                   net (fanout=6)        0.243       5.529         u_uart_decode/uart_rx_inst/_N4984
 CLMS_86_129/Y1                    td                    0.167       5.696 r       u_uart_decode/uart_rx_inst/N146_22/gateop_perm/Z
                                   net (fanout=9)        0.578       6.274         u_uart_decode/uart_rx_inst/N146
 CLMA_98_128/Y3                    td                    0.167       6.441 r       u_uart_decode/uart_rx_inst/N28_8/gateop_perm/Z
                                   net (fanout=5)        0.368       6.809         u_uart_decode/uart_rx_inst/N28
 CLMA_90_128/Y1                    td                    0.135       6.944 r       u_uart_decode/uart_rx_inst/N52_4[0]/gateop_perm/Z
                                   net (fanout=1)        0.239       7.183         u_uart_decode/uart_rx_inst/_N2779
 CLMA_90_128/Y3                    td                    0.165       7.348 r       u_uart_decode/uart_rx_inst/N52_6[0]/gateop/F
                                   net (fanout=1)        0.240       7.588         u_uart_decode/uart_rx_inst/next_state [0]
 CLMA_90_129/Y1                    td                    0.369       7.957 r       u_uart_decode/uart_rx_inst/N58.eq_0/gateop_A2/Y1
                                   net (fanout=3)        0.356       8.313         u_uart_decode/uart_rx_inst/N58
 CLMA_90_133/Y0                    td                    0.131       8.444 r       u_uart_decode/uart_rx_inst/N109/gateop_perm/Z
                                   net (fanout=16)       0.699       9.143         u_uart_decode/uart_rx_inst/N109
 CLMA_86_128/COUT                  td                    0.345       9.488 r       u_uart_decode/uart_rx_inst/cycle_cnt[7]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       9.488         u_uart_decode/uart_rx_inst/_N1571
                                                         0.055       9.543 f       u_uart_decode/uart_rx_inst/cycle_cnt[9]/opit_0_inv_A2Q21/Cout
                                                         0.000       9.543         u_uart_decode/uart_rx_inst/_N1573
                                                                           f       u_uart_decode/uart_rx_inst/cycle_cnt[11]/opit_0_inv_A2Q21/Cin

 Data arrival time                                                   9.543         Logic Levels: 9  
                                                                                   Logic: 2.221ns(37.259%), Route: 3.740ns(62.741%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 B5                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      20.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781      20.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041      20.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894      21.809         _N23             
 USCM_74_104/CLK_USCM              td                    0.000      21.809 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=509)      1.323      23.132         sys_clk_g        
 CLMA_86_132/CLK                                                           r       u_uart_decode/uart_rx_inst/cycle_cnt[11]/opit_0_inv_A2Q21/CLK
 clock pessimism                                         0.428      23.560                          
 clock uncertainty                                      -0.050      23.510                          

 Setup time                                             -0.110      23.400                          

 Data required time                                                 23.400                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.400                          
 Data arrival time                                                  -9.543                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        13.857                          
====================================================================================================

====================================================================================================

Startpoint  : u_uart_decode/uart_current_state_1/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_uart_decode/tx_data[6]/opit_0_inv_MUX4TO1Q/S1
Path Group  : sys_clk
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.196  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.582
  Launch Clock Delay      :  3.128
  Clock Pessimism Removal :  -0.258

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781       0.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041       0.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894       1.809         _N23             
 USCM_74_104/CLK_USCM              td                    0.000       1.809 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=509)      1.319       3.128         sys_clk_g        
 CLMS_102_121/CLK                                                          r       u_uart_decode/uart_current_state_1/opit_0_inv_L5Q_perm/CLK

 CLMS_102_121/Q0                   tco                   0.197       3.325 f       u_uart_decode/uart_current_state_1/opit_0_inv_L5Q_perm/Q
                                   net (fanout=14)       0.171       3.496         u_uart_decode/uart_current_state_1
 CLMS_102_125/A4                                                           f       u_uart_decode/tx_data[6]/opit_0_inv_MUX4TO1Q/S1

 Data arrival time                                                   3.496         Logic Levels: 0  
                                                                                   Logic: 0.197ns(53.533%), Route: 0.171ns(46.467%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N23             
 USCM_74_104/CLK_USCM              td                    0.000       2.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=509)      1.515       3.582         sys_clk_g        
 CLMS_102_125/CLK                                                          r       u_uart_decode/tx_data[6]/opit_0_inv_MUX4TO1Q/CLK
 clock pessimism                                        -0.258       3.324                          
 clock uncertainty                                       0.000       3.324                          

 Hold time                                              -0.055       3.269                          

 Data required time                                                  3.269                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.269                          
 Data arrival time                                                  -3.496                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.227                          
====================================================================================================

====================================================================================================

Startpoint  : u_uart_decode/uart_rx_inst/rx_bits[4]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_uart_decode/uart_rx_inst/rx_data[4]/opit_0_inv/D
Path Group  : sys_clk
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.197  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.579
  Launch Clock Delay      :  3.124
  Clock Pessimism Removal :  -0.258

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781       0.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041       0.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894       1.809         _N23             
 USCM_74_104/CLK_USCM              td                    0.000       1.809 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=509)      1.315       3.124         sys_clk_g        
 CLMA_106_124/CLK                                                          r       u_uart_decode/uart_rx_inst/rx_bits[4]/opit_0_inv_L5Q_perm/CLK

 CLMA_106_124/Q0                   tco                   0.198       3.322 r       u_uart_decode/uart_rx_inst/rx_bits[4]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.239       3.561         u_uart_decode/uart_rx_inst/rx_bits [4]
 CLMA_106_121/M0                                                           r       u_uart_decode/uart_rx_inst/rx_data[4]/opit_0_inv/D

 Data arrival time                                                   3.561         Logic Levels: 0  
                                                                                   Logic: 0.198ns(45.309%), Route: 0.239ns(54.691%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N23             
 USCM_74_104/CLK_USCM              td                    0.000       2.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=509)      1.512       3.579         sys_clk_g        
 CLMA_106_121/CLK                                                          r       u_uart_decode/uart_rx_inst/rx_data[4]/opit_0_inv/CLK
 clock pessimism                                        -0.258       3.321                          
 clock uncertainty                                       0.000       3.321                          

 Hold time                                              -0.003       3.318                          

 Data required time                                                  3.318                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.318                          
 Data arrival time                                                  -3.561                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.243                          
====================================================================================================

====================================================================================================

Startpoint  : u_uart_decode/uart_rx_inst/rx_bits[3]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_uart_decode/uart_rx_inst/rx_data[3]/opit_0_inv/D
Path Group  : sys_clk
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.202  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.579
  Launch Clock Delay      :  3.119
  Clock Pessimism Removal :  -0.258

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781       0.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041       0.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894       1.809         _N23             
 USCM_74_104/CLK_USCM              td                    0.000       1.809 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=509)      1.310       3.119         sys_clk_g        
 CLMA_106_129/CLK                                                          r       u_uart_decode/uart_rx_inst/rx_bits[3]/opit_0_inv_L5Q_perm/CLK

 CLMA_106_129/Q1                   tco                   0.198       3.317 r       u_uart_decode/uart_rx_inst/rx_bits[3]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.246       3.563         u_uart_decode/uart_rx_inst/rx_bits [3]
 CLMA_106_121/M1                                                           r       u_uart_decode/uart_rx_inst/rx_data[3]/opit_0_inv/D

 Data arrival time                                                   3.563         Logic Levels: 0  
                                                                                   Logic: 0.198ns(44.595%), Route: 0.246ns(55.405%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N23             
 USCM_74_104/CLK_USCM              td                    0.000       2.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=509)      1.512       3.579         sys_clk_g        
 CLMA_106_121/CLK                                                          r       u_uart_decode/uart_rx_inst/rx_data[3]/opit_0_inv/CLK
 clock pessimism                                        -0.258       3.321                          
 clock uncertainty                                       0.000       3.321                          

 Hold time                                              -0.003       3.318                          

 Data required time                                                  3.318                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.318                          
 Data arrival time                                                  -3.563                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.245                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/opit_0_inv/CLK
Endpoint    : i2c_config_m0/i2c_write_req/opit_0_L5Q_perm/L3
Path Group  : sys_clk
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -2.583  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.109
  Launch Clock Delay      :  5.950
  Clock Pessimism Removal :  0.258

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N23             
 USCM_74_104/CLK_USCM              td                    0.000       2.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=509)      1.651       3.718         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.390       4.108 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.368       4.476         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_106/CLK_USCM              td                    0.000       4.476 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.474       5.950         ntclkbufg_0      
 CLMA_26_84/CLK                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/opit_0_inv/CLK

 CLMA_26_84/Q0                     tco                   0.206       6.156 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/opit_0_inv/Q
                                   net (fanout=66)       1.945       8.101         ddr_init_done    
 CLMA_58_229/A3                                                            f       i2c_config_m0/i2c_write_req/opit_0_L5Q_perm/L3

 Data arrival time                                                   8.101         Logic Levels: 0  
                                                                                   Logic: 0.206ns(9.577%), Route: 1.945ns(90.423%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 B5                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      20.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781      20.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041      20.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894      21.809         _N23             
 USCM_74_104/CLK_USCM              td                    0.000      21.809 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=509)      1.300      23.109         sys_clk_g        
 CLMA_58_229/CLK                                                           r       i2c_config_m0/i2c_write_req/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.258      23.367                          
 clock uncertainty                                      -0.050      23.317                          

 Setup time                                             -0.211      23.106                          

 Data required time                                                 23.106                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.106                          
 Data arrival time                                                  -8.101                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        15.005                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/opit_0_inv/CLK
Endpoint    : i2c_config_m0/i2c_write_req/opit_0_L5Q_perm/L3
Path Group  : sys_clk
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    -1.864  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.564
  Launch Clock Delay      :  5.170
  Clock Pessimism Removal :  -0.258

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781       0.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041       0.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894       1.809         _N23             
 USCM_74_104/CLK_USCM              td                    0.000       1.809 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=509)      1.425       3.234         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.340       3.574 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.319       3.893         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_106/CLK_USCM              td                    0.000       3.893 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.277       5.170         ntclkbufg_0      
 CLMA_26_84/CLK                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/opit_0_inv/CLK

 CLMA_26_84/Q0                     tco                   0.198       5.368 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/opit_0_inv/Q
                                   net (fanout=66)       1.559       6.927         ddr_init_done    
 CLMA_58_229/A3                                                            r       i2c_config_m0/i2c_write_req/opit_0_L5Q_perm/L3

 Data arrival time                                                   6.927         Logic Levels: 0  
                                                                                   Logic: 0.198ns(11.269%), Route: 1.559ns(88.731%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N23             
 USCM_74_104/CLK_USCM              td                    0.000       2.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=509)      1.497       3.564         sys_clk_g        
 CLMA_58_229/CLK                                                           r       i2c_config_m0/i2c_write_req/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.258       3.306                          
 clock uncertainty                                       0.050       3.356                          

 Hold time                                              -0.181       3.175                          

 Data required time                                                  3.175                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.175                          
 Data arrival time                                                  -6.927                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.752                          
====================================================================================================

====================================================================================================

Startpoint  : cmos_8_16bit_m0/de_o/opit_0_inv_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/asyn_wfull/opit_0_L5Q_perm/L4
Path Group  : coms_pclk
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.027  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.777
  Launch Clock Delay      :  3.180
  Clock Pessimism Removal :  0.376

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock coms_pclk (rising edge)                           0.000       0.000 r                        
 J17                                                     0.000       0.000 r       cmos_pclk (port) 
                                   net (fanout=1)        0.063       0.063         cmos_pclk        
 IOBS_152_173/DIN                  td                    0.898       0.961 r       cmos_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.961         cmos_pclk_ibuf/ntD
 IOL_151_173/INCK                  td                    0.047       1.008 r       cmos_pclk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.721       1.729         _N22             
 USCM_74_107/CLK_USCM              td                    0.000       1.729 r       cmos_pclkbufg/gopclkbufg/CLKOUT
                                   net (fanout=69)       1.451       3.180         cmos_pclk_g      
 CLMA_58_65/CLK                                                            r       cmos_8_16bit_m0/de_o/opit_0_inv_L5Q_perm/CLK

 CLMA_58_65/Q2                     tco                   0.209       3.389 r       cmos_8_16bit_m0/de_o/opit_0_inv_L5Q_perm/Q
                                   net (fanout=5)        0.505       3.894         cmos_write_en    
                                                         0.221       4.115 f       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wbin[1]/opit_0_inv_A2Q21/Cout
                                                         0.000       4.115         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/_N1107
 CLMA_58_45/COUT                   td                    0.083       4.198 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wbin[3]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       4.198         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/_N1109
 CLMA_58_49/Y1                     td                    0.305       4.503 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wbin[5]/opit_0_inv_A2Q21/Y1
                                   net (fanout=3)        0.242       4.745         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N2 [5]
 CLMA_58_48/Y0                     td                    0.131       4.876 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N3[5]/gateop_perm/Z
                                   net (fanout=1)        0.527       5.403         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wwptr [5]
 CLMS_66_45/COUT                   td                    0.348       5.751 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N148.eq_2/gateop_A2/Cout
                                   net (fanout=1)        0.000       5.751         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N148.co [6]
 CLMS_66_49/Y0                     td                    0.104       5.855 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N148.eq_4/gateop_perm/Y
                                   net (fanout=1)        0.233       6.088         _N21             
 CLMA_66_52/A4                                                             r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/asyn_wfull/opit_0_L5Q_perm/L4

 Data arrival time                                                   6.088         Logic Levels: 5  
                                                                                   Logic: 1.401ns(48.177%), Route: 1.507ns(51.823%)
----------------------------------------------------------------------------------------------------

 Clock coms_pclk (rising edge)                          10.000      10.000 r                        
 J17                                                     0.000      10.000 r       cmos_pclk (port) 
                                   net (fanout=1)        0.063      10.063         cmos_pclk        
 IOBS_152_173/DIN                  td                    0.781      10.844 r       cmos_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.844         cmos_pclk_ibuf/ntD
 IOL_151_173/INCK                  td                    0.041      10.885 r       cmos_pclk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.626      11.511         _N22             
 USCM_74_107/CLK_USCM              td                    0.000      11.511 r       cmos_pclkbufg/gopclkbufg/CLKOUT
                                   net (fanout=69)       1.266      12.777         cmos_pclk_g      
 CLMA_66_52/CLK                                                            r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/asyn_wfull/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.376      13.153                          
 clock uncertainty                                      -0.050      13.103                          

 Setup time                                             -0.071      13.032                          

 Data required time                                                 13.032                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 13.032                          
 Data arrival time                                                  -6.088                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         6.944                          
====================================================================================================

====================================================================================================

Startpoint  : cmos_8_16bit_m0/de_o/opit_0_inv_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wptr[9]/opit_0_L5Q_perm/L3
Path Group  : coms_pclk
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.032  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.772
  Launch Clock Delay      :  3.180
  Clock Pessimism Removal :  0.376

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock coms_pclk (rising edge)                           0.000       0.000 r                        
 J17                                                     0.000       0.000 r       cmos_pclk (port) 
                                   net (fanout=1)        0.063       0.063         cmos_pclk        
 IOBS_152_173/DIN                  td                    0.898       0.961 r       cmos_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.961         cmos_pclk_ibuf/ntD
 IOL_151_173/INCK                  td                    0.047       1.008 r       cmos_pclk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.721       1.729         _N22             
 USCM_74_107/CLK_USCM              td                    0.000       1.729 r       cmos_pclkbufg/gopclkbufg/CLKOUT
                                   net (fanout=69)       1.451       3.180         cmos_pclk_g      
 CLMA_58_65/CLK                                                            r       cmos_8_16bit_m0/de_o/opit_0_inv_L5Q_perm/CLK

 CLMA_58_65/Q2                     tco                   0.209       3.389 r       cmos_8_16bit_m0/de_o/opit_0_inv_L5Q_perm/Q
                                   net (fanout=5)        0.505       3.894         cmos_write_en    
                                                         0.221       4.115 f       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wbin[1]/opit_0_inv_A2Q21/Cout
                                                         0.000       4.115         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/_N1107
 CLMA_58_45/COUT                   td                    0.083       4.198 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wbin[3]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       4.198         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/_N1109
                                                         0.055       4.253 f       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wbin[5]/opit_0_inv_A2Q21/Cout
                                                         0.000       4.253         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/_N1111
 CLMA_58_49/COUT                   td                    0.083       4.336 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wbin[7]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       4.336         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/_N1113
                                                         0.055       4.391 f       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wbin[9]/opit_0_inv_A2Q21/Cout
                                                         0.000       4.391         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/_N1115
 CLMA_58_53/Y2                     td                    0.158       4.549 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wbin[10]/opit_0_inv_AQ/Y
                                   net (fanout=3)        0.508       5.057         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N2 [10]
 CLMA_66_56/D3                                                             r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wptr[9]/opit_0_L5Q_perm/L3

 Data arrival time                                                   5.057         Logic Levels: 3  
                                                                                   Logic: 0.864ns(46.031%), Route: 1.013ns(53.969%)
----------------------------------------------------------------------------------------------------

 Clock coms_pclk (rising edge)                          10.000      10.000 r                        
 J17                                                     0.000      10.000 r       cmos_pclk (port) 
                                   net (fanout=1)        0.063      10.063         cmos_pclk        
 IOBS_152_173/DIN                  td                    0.781      10.844 r       cmos_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.844         cmos_pclk_ibuf/ntD
 IOL_151_173/INCK                  td                    0.041      10.885 r       cmos_pclk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.626      11.511         _N22             
 USCM_74_107/CLK_USCM              td                    0.000      11.511 r       cmos_pclkbufg/gopclkbufg/CLKOUT
                                   net (fanout=69)       1.261      12.772         cmos_pclk_g      
 CLMA_66_56/CLK                                                            r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wptr[9]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.376      13.148                          
 clock uncertainty                                      -0.050      13.098                          

 Setup time                                             -0.215      12.883                          

 Data required time                                                 12.883                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 12.883                          
 Data arrival time                                                  -5.057                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         7.826                          
====================================================================================================

====================================================================================================

Startpoint  : cmos_8_16bit_m0/de_o/opit_0_inv_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wptr[9]/opit_0_L5Q_perm/L4
Path Group  : coms_pclk
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.032  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.772
  Launch Clock Delay      :  3.180
  Clock Pessimism Removal :  0.376

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock coms_pclk (rising edge)                           0.000       0.000 r                        
 J17                                                     0.000       0.000 r       cmos_pclk (port) 
                                   net (fanout=1)        0.063       0.063         cmos_pclk        
 IOBS_152_173/DIN                  td                    0.898       0.961 r       cmos_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.961         cmos_pclk_ibuf/ntD
 IOL_151_173/INCK                  td                    0.047       1.008 r       cmos_pclk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.721       1.729         _N22             
 USCM_74_107/CLK_USCM              td                    0.000       1.729 r       cmos_pclkbufg/gopclkbufg/CLKOUT
                                   net (fanout=69)       1.451       3.180         cmos_pclk_g      
 CLMA_58_65/CLK                                                            r       cmos_8_16bit_m0/de_o/opit_0_inv_L5Q_perm/CLK

 CLMA_58_65/Q2                     tco                   0.209       3.389 r       cmos_8_16bit_m0/de_o/opit_0_inv_L5Q_perm/Q
                                   net (fanout=5)        0.505       3.894         cmos_write_en    
                                                         0.221       4.115 f       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wbin[1]/opit_0_inv_A2Q21/Cout
                                                         0.000       4.115         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/_N1107
 CLMA_58_45/COUT                   td                    0.083       4.198 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wbin[3]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       4.198         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/_N1109
                                                         0.055       4.253 f       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wbin[5]/opit_0_inv_A2Q21/Cout
                                                         0.000       4.253         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/_N1111
 CLMA_58_49/COUT                   td                    0.083       4.336 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wbin[7]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       4.336         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/_N1113
 CLMA_58_53/Y1                     td                    0.305       4.641 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wbin[9]/opit_0_inv_A2Q21/Y1
                                   net (fanout=3)        0.508       5.149         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N2 [9]
 CLMA_66_56/D4                                                             r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wptr[9]/opit_0_L5Q_perm/L4

 Data arrival time                                                   5.149         Logic Levels: 3  
                                                                                   Logic: 0.956ns(48.553%), Route: 1.013ns(51.447%)
----------------------------------------------------------------------------------------------------

 Clock coms_pclk (rising edge)                          10.000      10.000 r                        
 J17                                                     0.000      10.000 r       cmos_pclk (port) 
                                   net (fanout=1)        0.063      10.063         cmos_pclk        
 IOBS_152_173/DIN                  td                    0.781      10.844 r       cmos_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.844         cmos_pclk_ibuf/ntD
 IOL_151_173/INCK                  td                    0.041      10.885 r       cmos_pclk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.626      11.511         _N22             
 USCM_74_107/CLK_USCM              td                    0.000      11.511 r       cmos_pclkbufg/gopclkbufg/CLKOUT
                                   net (fanout=69)       1.261      12.772         cmos_pclk_g      
 CLMA_66_56/CLK                                                            r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wptr[9]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.376      13.148                          
 clock uncertainty                                      -0.050      13.098                          

 Setup time                                             -0.073      13.025                          

 Data required time                                                 13.025                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 13.025                          
 Data arrival time                                                  -5.149                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         7.876                          
====================================================================================================

====================================================================================================

Startpoint  : cmos_8_16bit_m0/pdata_o[11]/opit_0_inv_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/DA0[0]
Path Group  : coms_pclk
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.028  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.188
  Launch Clock Delay      :  2.784
  Clock Pessimism Removal :  -0.376

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock coms_pclk (rising edge)                           0.000       0.000 r                        
 J17                                                     0.000       0.000 r       cmos_pclk (port) 
                                   net (fanout=1)        0.063       0.063         cmos_pclk        
 IOBS_152_173/DIN                  td                    0.781       0.844 r       cmos_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.844         cmos_pclk_ibuf/ntD
 IOL_151_173/INCK                  td                    0.041       0.885 r       cmos_pclk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.626       1.511         _N22             
 USCM_74_107/CLK_USCM              td                    0.000       1.511 r       cmos_pclkbufg/gopclkbufg/CLKOUT
                                   net (fanout=69)       1.273       2.784         cmos_pclk_g      
 CLMA_58_40/CLK                                                            r       cmos_8_16bit_m0/pdata_o[11]/opit_0_inv_L5Q_perm/CLK

 CLMA_58_40/Q0                     tco                   0.197       2.981 f       cmos_8_16bit_m0/pdata_o[11]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        0.181       3.162         cmos_16bit_data[11]
 DRM_62_40/DA0[0]                                                          f       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/DA0[0]

 Data arrival time                                                   3.162         Logic Levels: 0  
                                                                                   Logic: 0.197ns(52.116%), Route: 0.181ns(47.884%)
----------------------------------------------------------------------------------------------------

 Clock coms_pclk (rising edge)                           0.000       0.000 r                        
 J17                                                     0.000       0.000 r       cmos_pclk (port) 
                                   net (fanout=1)        0.063       0.063         cmos_pclk        
 IOBS_152_173/DIN                  td                    0.898       0.961 r       cmos_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.961         cmos_pclk_ibuf/ntD
 IOL_151_173/INCK                  td                    0.047       1.008 r       cmos_pclk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.721       1.729         _N22             
 USCM_74_107/CLK_USCM              td                    0.000       1.729 r       cmos_pclkbufg/gopclkbufg/CLKOUT
                                   net (fanout=69)       1.459       3.188         cmos_pclk_g      
 DRM_62_40/CLKA[0]                                                         r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/CLKA[0]
 clock pessimism                                        -0.376       2.812                          
 clock uncertainty                                       0.000       2.812                          

 Hold time                                               0.075       2.887                          

 Data required time                                                  2.887                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.887                          
 Data arrival time                                                  -3.162                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.275                          
====================================================================================================

====================================================================================================

Startpoint  : cmos_8_16bit_m0/pdata_o[8]/opit_0_inv_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/DA0[0]
Path Group  : coms_pclk
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.056  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.197
  Launch Clock Delay      :  2.765
  Clock Pessimism Removal :  -0.376

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock coms_pclk (rising edge)                           0.000       0.000 r                        
 J17                                                     0.000       0.000 r       cmos_pclk (port) 
                                   net (fanout=1)        0.063       0.063         cmos_pclk        
 IOBS_152_173/DIN                  td                    0.781       0.844 r       cmos_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.844         cmos_pclk_ibuf/ntD
 IOL_151_173/INCK                  td                    0.041       0.885 r       cmos_pclk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.626       1.511         _N22             
 USCM_74_107/CLK_USCM              td                    0.000       1.511 r       cmos_pclkbufg/gopclkbufg/CLKOUT
                                   net (fanout=69)       1.254       2.765         cmos_pclk_g      
 CLMA_58_65/CLK                                                            r       cmos_8_16bit_m0/pdata_o[8]/opit_0_inv_L5Q_perm/CLK

 CLMA_58_65/Q1                     tco                   0.197       2.962 f       cmos_8_16bit_m0/pdata_o[8]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        0.234       3.196         cmos_16bit_data[8]
 DRM_62_64/DA0[0]                                                          f       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/DA0[0]

 Data arrival time                                                   3.196         Logic Levels: 0  
                                                                                   Logic: 0.197ns(45.708%), Route: 0.234ns(54.292%)
----------------------------------------------------------------------------------------------------

 Clock coms_pclk (rising edge)                           0.000       0.000 r                        
 J17                                                     0.000       0.000 r       cmos_pclk (port) 
                                   net (fanout=1)        0.063       0.063         cmos_pclk        
 IOBS_152_173/DIN                  td                    0.898       0.961 r       cmos_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.961         cmos_pclk_ibuf/ntD
 IOL_151_173/INCK                  td                    0.047       1.008 r       cmos_pclk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.721       1.729         _N22             
 USCM_74_107/CLK_USCM              td                    0.000       1.729 r       cmos_pclkbufg/gopclkbufg/CLKOUT
                                   net (fanout=69)       1.468       3.197         cmos_pclk_g      
 DRM_62_64/CLKA[0]                                                         r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/CLKA[0]
 clock pessimism                                        -0.376       2.821                          
 clock uncertainty                                       0.000       2.821                          

 Hold time                                               0.075       2.896                          

 Data required time                                                  2.896                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.896                          
 Data arrival time                                                  -3.196                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.300                          
====================================================================================================

====================================================================================================

Startpoint  : cmos_8_16bit_m0/pdata_o[10]/opit_0_inv_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/DA0[2]
Path Group  : coms_pclk
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.056  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.197
  Launch Clock Delay      :  2.765
  Clock Pessimism Removal :  -0.376

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock coms_pclk (rising edge)                           0.000       0.000 r                        
 J17                                                     0.000       0.000 r       cmos_pclk (port) 
                                   net (fanout=1)        0.063       0.063         cmos_pclk        
 IOBS_152_173/DIN                  td                    0.781       0.844 r       cmos_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.844         cmos_pclk_ibuf/ntD
 IOL_151_173/INCK                  td                    0.041       0.885 r       cmos_pclk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.626       1.511         _N22             
 USCM_74_107/CLK_USCM              td                    0.000       1.511 r       cmos_pclkbufg/gopclkbufg/CLKOUT
                                   net (fanout=69)       1.254       2.765         cmos_pclk_g      
 CLMA_58_65/CLK                                                            r       cmos_8_16bit_m0/pdata_o[10]/opit_0_inv_L5Q_perm/CLK

 CLMA_58_65/Q0                     tco                   0.197       2.962 f       cmos_8_16bit_m0/pdata_o[10]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        0.251       3.213         cmos_16bit_data[10]
 DRM_62_64/DA0[2]                                                          f       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/DA0[2]

 Data arrival time                                                   3.213         Logic Levels: 0  
                                                                                   Logic: 0.197ns(43.973%), Route: 0.251ns(56.027%)
----------------------------------------------------------------------------------------------------

 Clock coms_pclk (rising edge)                           0.000       0.000 r                        
 J17                                                     0.000       0.000 r       cmos_pclk (port) 
                                   net (fanout=1)        0.063       0.063         cmos_pclk        
 IOBS_152_173/DIN                  td                    0.898       0.961 r       cmos_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.961         cmos_pclk_ibuf/ntD
 IOL_151_173/INCK                  td                    0.047       1.008 r       cmos_pclk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.721       1.729         _N22             
 USCM_74_107/CLK_USCM              td                    0.000       1.729 r       cmos_pclkbufg/gopclkbufg/CLKOUT
                                   net (fanout=69)       1.468       3.197         cmos_pclk_g      
 DRM_62_64/CLKA[0]                                                         r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/CLKA[0]
 clock pessimism                                        -0.376       2.821                          
 clock uncertainty                                       0.000       2.821                          

 Hold time                                               0.075       2.896                          

 Data required time                                                  2.896                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.896                          
 Data arrival time                                                  -3.213                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.317                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rptr[6]/opit_0_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr1[6]/opit_0/D
Path Group  : coms_pclk
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -3.164  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.777
  Launch Clock Delay      :  5.941
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N23             
 USCM_74_104/CLK_USCM              td                    0.000       2.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=509)      1.651       3.718         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.393       4.111 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.368       4.479         axi_clk          
 USCM_74_105/CLK_USCM              td                    0.000       4.479 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.462       5.941         ntclkbufg_1      
 CLMS_66_53/CLK                                                            r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rptr[6]/opit_0_L5Q_perm/CLK

 CLMS_66_53/Q3                     tco                   0.206       6.147 f       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rptr[6]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.736       6.883         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rptr [6]
 CLMA_66_52/M2                                                             f       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr1[6]/opit_0/D

 Data arrival time                                                   6.883         Logic Levels: 0  
                                                                                   Logic: 0.206ns(21.868%), Route: 0.736ns(78.132%)
----------------------------------------------------------------------------------------------------

 Clock coms_pclk (rising edge)                          10.000      10.000 r                        
 J17                                                     0.000      10.000 r       cmos_pclk (port) 
                                   net (fanout=1)        0.063      10.063         cmos_pclk        
 IOBS_152_173/DIN                  td                    0.781      10.844 r       cmos_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.844         cmos_pclk_ibuf/ntD
 IOL_151_173/INCK                  td                    0.041      10.885 r       cmos_pclk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.626      11.511         _N22             
 USCM_74_107/CLK_USCM              td                    0.000      11.511 r       cmos_pclkbufg/gopclkbufg/CLKOUT
                                   net (fanout=69)       1.266      12.777         cmos_pclk_g      
 CLMA_66_52/CLK                                                            r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr1[6]/opit_0/CLK
 clock pessimism                                         0.000      12.777                          
 clock uncertainty                                      -0.050      12.727                          

 Setup time                                             -0.035      12.692                          

 Data required time                                                 12.692                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 12.692                          
 Data arrival time                                                  -6.883                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         5.809                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rptr[7]/opit_0_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr1[7]/opit_0/D
Path Group  : coms_pclk
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -3.163  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.777
  Launch Clock Delay      :  5.940
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N23             
 USCM_74_104/CLK_USCM              td                    0.000       2.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=509)      1.651       3.718         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.393       4.111 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.368       4.479         axi_clk          
 USCM_74_105/CLK_USCM              td                    0.000       4.479 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.461       5.940         ntclkbufg_1      
 CLMA_70_65/CLK                                                            r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rptr[7]/opit_0_L5Q_perm/CLK

 CLMA_70_65/Q2                     tco                   0.209       6.149 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rptr[7]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.529       6.678         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rptr [7]
 CLMA_66_52/M1                                                             r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr1[7]/opit_0/D

 Data arrival time                                                   6.678         Logic Levels: 0  
                                                                                   Logic: 0.209ns(28.320%), Route: 0.529ns(71.680%)
----------------------------------------------------------------------------------------------------

 Clock coms_pclk (rising edge)                          10.000      10.000 r                        
 J17                                                     0.000      10.000 r       cmos_pclk (port) 
                                   net (fanout=1)        0.063      10.063         cmos_pclk        
 IOBS_152_173/DIN                  td                    0.781      10.844 r       cmos_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.844         cmos_pclk_ibuf/ntD
 IOL_151_173/INCK                  td                    0.041      10.885 r       cmos_pclk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.626      11.511         _N22             
 USCM_74_107/CLK_USCM              td                    0.000      11.511 r       cmos_pclkbufg/gopclkbufg/CLKOUT
                                   net (fanout=69)       1.266      12.777         cmos_pclk_g      
 CLMA_66_52/CLK                                                            r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr1[7]/opit_0/CLK
 clock pessimism                                         0.000      12.777                          
 clock uncertainty                                      -0.050      12.727                          

 Setup time                                             -0.027      12.700                          

 Data required time                                                 12.700                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 12.700                          
 Data arrival time                                                  -6.678                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         6.022                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/frame_fifo_write_m0/write_req_ack/opit_0_inv_L5Q_perm/CLK
Endpoint    : cmos_write_req_gen_m0/write_req/opit_0_inv_L5Q_perm/L4
Path Group  : coms_pclk
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -3.137  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.809
  Launch Clock Delay      :  5.946
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N23             
 USCM_74_104/CLK_USCM              td                    0.000       2.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=509)      1.651       3.718         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.393       4.111 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.368       4.479         axi_clk          
 USCM_74_105/CLK_USCM              td                    0.000       4.479 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.467       5.946         ntclkbufg_1      
 CLMA_66_72/CLK                                                            r       frame_read_write_m0/frame_fifo_write_m0/write_req_ack/opit_0_inv_L5Q_perm/CLK

 CLMA_66_72/Q0                     tco                   0.209       6.155 r       frame_read_write_m0/frame_fifo_write_m0/write_req_ack/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.492       6.647         cmos_write_req_ack
 CLMA_66_96/C4                                                             r       cmos_write_req_gen_m0/write_req/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   6.647         Logic Levels: 0  
                                                                                   Logic: 0.209ns(29.815%), Route: 0.492ns(70.185%)
----------------------------------------------------------------------------------------------------

 Clock coms_pclk (rising edge)                          10.000      10.000 r                        
 J17                                                     0.000      10.000 r       cmos_pclk (port) 
                                   net (fanout=1)        0.063      10.063         cmos_pclk        
 IOBS_152_173/DIN                  td                    0.781      10.844 r       cmos_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.844         cmos_pclk_ibuf/ntD
 IOL_151_173/INCK                  td                    0.041      10.885 r       cmos_pclk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.626      11.511         _N22             
 USCM_74_107/CLK_USCM              td                    0.000      11.511 r       cmos_pclkbufg/gopclkbufg/CLKOUT
                                   net (fanout=69)       1.298      12.809         cmos_pclk_g      
 CLMA_66_96/CLK                                                            r       cmos_write_req_gen_m0/write_req/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.000      12.809                          
 clock uncertainty                                      -0.050      12.759                          

 Setup time                                             -0.073      12.686                          

 Data required time                                                 12.686                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 12.686                          
 Data arrival time                                                  -6.647                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         6.039                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rptr[0]/opit_0_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr1[0]/opit_0/D
Path Group  : coms_pclk
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    -1.969  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.204
  Launch Clock Delay      :  5.173
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781       0.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041       0.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894       1.809         _N23             
 USCM_74_104/CLK_USCM              td                    0.000       1.809 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=509)      1.425       3.234         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.342       3.576 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.319       3.895         axi_clk          
 USCM_74_105/CLK_USCM              td                    0.000       3.895 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.278       5.173         ntclkbufg_1      
 CLMA_70_45/CLK                                                            r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rptr[0]/opit_0_L5Q_perm/CLK

 CLMA_70_45/Q0                     tco                   0.198       5.371 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rptr[0]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.139       5.510         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rptr [0]
 CLMA_70_44/M1                                                             r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr1[0]/opit_0/D

 Data arrival time                                                   5.510         Logic Levels: 0  
                                                                                   Logic: 0.198ns(58.754%), Route: 0.139ns(41.246%)
----------------------------------------------------------------------------------------------------

 Clock coms_pclk (rising edge)                           0.000       0.000 r                        
 J17                                                     0.000       0.000 r       cmos_pclk (port) 
                                   net (fanout=1)        0.063       0.063         cmos_pclk        
 IOBS_152_173/DIN                  td                    0.898       0.961 r       cmos_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.961         cmos_pclk_ibuf/ntD
 IOL_151_173/INCK                  td                    0.047       1.008 r       cmos_pclk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.721       1.729         _N22             
 USCM_74_107/CLK_USCM              td                    0.000       1.729 r       cmos_pclkbufg/gopclkbufg/CLKOUT
                                   net (fanout=69)       1.475       3.204         cmos_pclk_g      
 CLMA_70_44/CLK                                                            r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr1[0]/opit_0/CLK
 clock pessimism                                         0.000       3.204                          
 clock uncertainty                                       0.050       3.254                          

 Hold time                                              -0.003       3.251                          

 Data required time                                                  3.251                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.251                          
 Data arrival time                                                  -5.510                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.259                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rptr[3]/opit_0_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr1[3]/opit_0/D
Path Group  : coms_pclk
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    -1.965  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.200
  Launch Clock Delay      :  5.165
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781       0.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041       0.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894       1.809         _N23             
 USCM_74_104/CLK_USCM              td                    0.000       1.809 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=509)      1.425       3.234         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.342       3.576 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.319       3.895         axi_clk          
 USCM_74_105/CLK_USCM              td                    0.000       3.895 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.270       5.165         ntclkbufg_1      
 CLMA_66_48/CLK                                                            r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rptr[3]/opit_0_L5Q_perm/CLK

 CLMA_66_48/Q1                     tco                   0.198       5.363 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rptr[3]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.238       5.601         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rptr [3]
 CLMS_66_45/M1                                                             r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr1[3]/opit_0/D

 Data arrival time                                                   5.601         Logic Levels: 0  
                                                                                   Logic: 0.198ns(45.413%), Route: 0.238ns(54.587%)
----------------------------------------------------------------------------------------------------

 Clock coms_pclk (rising edge)                           0.000       0.000 r                        
 J17                                                     0.000       0.000 r       cmos_pclk (port) 
                                   net (fanout=1)        0.063       0.063         cmos_pclk        
 IOBS_152_173/DIN                  td                    0.898       0.961 r       cmos_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.961         cmos_pclk_ibuf/ntD
 IOL_151_173/INCK                  td                    0.047       1.008 r       cmos_pclk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.721       1.729         _N22             
 USCM_74_107/CLK_USCM              td                    0.000       1.729 r       cmos_pclkbufg/gopclkbufg/CLKOUT
                                   net (fanout=69)       1.471       3.200         cmos_pclk_g      
 CLMS_66_45/CLK                                                            r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr1[3]/opit_0/CLK
 clock pessimism                                         0.000       3.200                          
 clock uncertainty                                       0.050       3.250                          

 Hold time                                              -0.003       3.247                          

 Data required time                                                  3.247                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.247                          
 Data arrival time                                                  -5.601                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.354                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rptr[4]/opit_0_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr1[4]/opit_0/D
Path Group  : coms_pclk
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    -1.961  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.200
  Launch Clock Delay      :  5.161
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781       0.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041       0.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894       1.809         _N23             
 USCM_74_104/CLK_USCM              td                    0.000       1.809 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=509)      1.425       3.234         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.342       3.576 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.319       3.895         axi_clk          
 USCM_74_105/CLK_USCM              td                    0.000       3.895 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.266       5.161         ntclkbufg_1      
 CLMS_66_53/CLK                                                            r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rptr[4]/opit_0_L5Q_perm/CLK

 CLMS_66_53/Q2                     tco                   0.198       5.359 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rptr[4]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.246       5.605         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rptr [4]
 CLMA_66_44/M0                                                             r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr1[4]/opit_0/D

 Data arrival time                                                   5.605         Logic Levels: 0  
                                                                                   Logic: 0.198ns(44.595%), Route: 0.246ns(55.405%)
----------------------------------------------------------------------------------------------------

 Clock coms_pclk (rising edge)                           0.000       0.000 r                        
 J17                                                     0.000       0.000 r       cmos_pclk (port) 
                                   net (fanout=1)        0.063       0.063         cmos_pclk        
 IOBS_152_173/DIN                  td                    0.898       0.961 r       cmos_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.961         cmos_pclk_ibuf/ntD
 IOL_151_173/INCK                  td                    0.047       1.008 r       cmos_pclk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.721       1.729         _N22             
 USCM_74_107/CLK_USCM              td                    0.000       1.729 r       cmos_pclkbufg/gopclkbufg/CLKOUT
                                   net (fanout=69)       1.471       3.200         cmos_pclk_g      
 CLMA_66_44/CLK                                                            r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr1[4]/opit_0/CLK
 clock pessimism                                         0.000       3.200                          
 clock uncertainty                                       0.050       3.250                          

 Hold time                                              -0.003       3.247                          

 Data required time                                                  3.247                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.247                          
 Data arrival time                                                  -5.605                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.358                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/CLKB[0]
Endpoint    : video_timing_data_m0/vout_data_r[13]/opit_0_inv_L5Q_perm/L4
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.174  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.204
  Launch Clock Delay      :  5.961
  Clock Pessimism Removal :  0.583

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N23             
 USCM_74_104/CLK_USCM              td                    0.000       2.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=509)      1.651       3.718         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.389       4.107 r       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.368       4.475         video_clk_w      
 USCM_74_109/CLK_USCM              td                    0.000       4.475 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=185)      1.486       5.961         video_clk        
 DRM_62_84/CLKB[0]                                                         r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/CLKB[0]

 DRM_62_84/QB0[5]                  tco                   1.861       7.822 f       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/QB0[5]
                                   net (fanout=1)        2.876      10.698         read_data[13]    
 CLMA_98_277/C4                                                            f       video_timing_data_m0/vout_data_r[13]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                  10.698         Logic Levels: 0  
                                                                                   Logic: 1.861ns(39.286%), Route: 2.876ns(60.714%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                        15.384      15.384 r                        
 B5                                                      0.000      15.384 r       sys_clk (port)   
                                   net (fanout=1)        0.093      15.477         sys_clk          
 IOBD_0_298/DIN                    td                    0.781      16.258 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      16.258         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041      16.299 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894      17.193         _N23             
 USCM_74_104/CLK_USCM              td                    0.000      17.193 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=509)      1.425      18.618         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.339      18.957 r       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.319      19.276         video_clk_w      
 USCM_74_109/CLK_USCM              td                    0.000      19.276 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=185)      1.312      20.588         video_clk        
 CLMA_98_277/CLK                                                           r       video_timing_data_m0/vout_data_r[13]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.583      21.171                          
 clock uncertainty                                      -0.150      21.021                          

 Setup time                                             -0.081      20.940                          

 Data required time                                                 20.940                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 20.940                          
 Data arrival time                                                 -10.698                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        10.242                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/CLKB[0]
Endpoint    : video_timing_data_m0/vout_data_r[11]/opit_0_inv_L5Q_perm/L4
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.174  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.204
  Launch Clock Delay      :  5.961
  Clock Pessimism Removal :  0.583

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N23             
 USCM_74_104/CLK_USCM              td                    0.000       2.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=509)      1.651       3.718         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.389       4.107 r       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.368       4.475         video_clk_w      
 USCM_74_109/CLK_USCM              td                    0.000       4.475 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=185)      1.486       5.961         video_clk        
 DRM_62_84/CLKB[0]                                                         r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/CLKB[0]

 DRM_62_84/QB0[3]                  tco                   1.861       7.822 f       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/QB0[3]
                                   net (fanout=1)        2.774      10.596         read_data[11]    
 CLMA_98_277/A4                                                            f       video_timing_data_m0/vout_data_r[11]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                  10.596         Logic Levels: 0  
                                                                                   Logic: 1.861ns(40.151%), Route: 2.774ns(59.849%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                        15.384      15.384 r                        
 B5                                                      0.000      15.384 r       sys_clk (port)   
                                   net (fanout=1)        0.093      15.477         sys_clk          
 IOBD_0_298/DIN                    td                    0.781      16.258 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      16.258         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041      16.299 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894      17.193         _N23             
 USCM_74_104/CLK_USCM              td                    0.000      17.193 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=509)      1.425      18.618         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.339      18.957 r       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.319      19.276         video_clk_w      
 USCM_74_109/CLK_USCM              td                    0.000      19.276 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=185)      1.312      20.588         video_clk        
 CLMA_98_277/CLK                                                           r       video_timing_data_m0/vout_data_r[11]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.583      21.171                          
 clock uncertainty                                      -0.150      21.021                          

 Setup time                                             -0.081      20.940                          

 Data required time                                                 20.940                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 20.940                          
 Data arrival time                                                 -10.596                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        10.344                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/CLKB[0]
Endpoint    : video_timing_data_m0/vout_data_r[14]/opit_0_inv_L5Q_perm/L4
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.174  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.204
  Launch Clock Delay      :  5.961
  Clock Pessimism Removal :  0.583

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N23             
 USCM_74_104/CLK_USCM              td                    0.000       2.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=509)      1.651       3.718         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.389       4.107 r       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.368       4.475         video_clk_w      
 USCM_74_109/CLK_USCM              td                    0.000       4.475 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=185)      1.486       5.961         video_clk        
 DRM_62_84/CLKB[0]                                                         r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/CLKB[0]

 DRM_62_84/QB0[6]                  tco                   1.861       7.822 f       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/QB0[6]
                                   net (fanout=1)        2.713      10.535         read_data[14]    
 CLMA_98_277/B4                                                            f       video_timing_data_m0/vout_data_r[14]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                  10.535         Logic Levels: 0  
                                                                                   Logic: 1.861ns(40.686%), Route: 2.713ns(59.314%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                        15.384      15.384 r                        
 B5                                                      0.000      15.384 r       sys_clk (port)   
                                   net (fanout=1)        0.093      15.477         sys_clk          
 IOBD_0_298/DIN                    td                    0.781      16.258 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      16.258         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041      16.299 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894      17.193         _N23             
 USCM_74_104/CLK_USCM              td                    0.000      17.193 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=509)      1.425      18.618         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.339      18.957 r       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.319      19.276         video_clk_w      
 USCM_74_109/CLK_USCM              td                    0.000      19.276 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=185)      1.312      20.588         video_clk        
 CLMA_98_277/CLK                                                           r       video_timing_data_m0/vout_data_r[14]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.583      21.171                          
 clock uncertainty                                      -0.150      21.021                          

 Setup time                                             -0.083      20.938                          

 Data required time                                                 20.938                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 20.938                          
 Data arrival time                                                 -10.535                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        10.403                          
====================================================================================================

====================================================================================================

Startpoint  : dvi_encoder_m0/encb/c0_q/opit_0/CLK
Endpoint    : dvi_encoder_m0/encb/c0_reg/opit_0/D
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.217  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.997
  Launch Clock Delay      :  5.197
  Clock Pessimism Removal :  -0.583

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781       0.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041       0.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894       1.809         _N23             
 USCM_74_104/CLK_USCM              td                    0.000       1.809 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=509)      1.425       3.234         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.339       3.573 r       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.319       3.892         video_clk_w      
 USCM_74_109/CLK_USCM              td                    0.000       3.892 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=185)      1.305       5.197         video_clk        
 CLMA_118_245/CLK                                                          r       dvi_encoder_m0/encb/c0_q/opit_0/CLK

 CLMA_118_245/Q0                   tco                   0.198       5.395 r       dvi_encoder_m0/encb/c0_q/opit_0/Q
                                   net (fanout=1)        0.241       5.636         dvi_encoder_m0/encb/c0_q
 CLMA_118_253/M0                                                           r       dvi_encoder_m0/encb/c0_reg/opit_0/D

 Data arrival time                                                   5.636         Logic Levels: 0  
                                                                                   Logic: 0.198ns(45.103%), Route: 0.241ns(54.897%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N23             
 USCM_74_104/CLK_USCM              td                    0.000       2.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=509)      1.651       3.718         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.389       4.107 r       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.368       4.475         video_clk_w      
 USCM_74_109/CLK_USCM              td                    0.000       4.475 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=185)      1.522       5.997         video_clk        
 CLMA_118_253/CLK                                                          r       dvi_encoder_m0/encb/c0_reg/opit_0/CLK
 clock pessimism                                        -0.583       5.414                          
 clock uncertainty                                       0.000       5.414                          

 Hold time                                              -0.003       5.411                          

 Data required time                                                  5.411                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.411                          
 Data arrival time                                                  -5.636                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.225                          
====================================================================================================

====================================================================================================

Startpoint  : video_timing_data_m0/vout_data_r[7]/opit_0_inv_L5Q_perm/CLK
Endpoint    : dvi_encoder_m0/encr/n1d[2]/opit_0_L5Q_perm/L0
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.213  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.003
  Launch Clock Delay      :  5.207
  Clock Pessimism Removal :  -0.583

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781       0.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041       0.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894       1.809         _N23             
 USCM_74_104/CLK_USCM              td                    0.000       1.809 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=509)      1.425       3.234         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.339       3.573 r       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.319       3.892         video_clk_w      
 USCM_74_109/CLK_USCM              td                    0.000       3.892 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=185)      1.315       5.207         video_clk        
 CLMA_106_244/CLK                                                          r       video_timing_data_m0/vout_data_r[7]/opit_0_inv_L5Q_perm/CLK

 CLMA_106_244/Q1                   tco                   0.197       5.404 f       video_timing_data_m0/vout_data_r[7]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        0.209       5.613         vout_data[7]     
 CLMA_106_256/A0                                                           f       dvi_encoder_m0/encr/n1d[2]/opit_0_L5Q_perm/L0

 Data arrival time                                                   5.613         Logic Levels: 0  
                                                                                   Logic: 0.197ns(48.522%), Route: 0.209ns(51.478%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N23             
 USCM_74_104/CLK_USCM              td                    0.000       2.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=509)      1.651       3.718         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.389       4.107 r       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.368       4.475         video_clk_w      
 USCM_74_109/CLK_USCM              td                    0.000       4.475 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=185)      1.528       6.003         video_clk        
 CLMA_106_256/CLK                                                          r       dvi_encoder_m0/encr/n1d[2]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.583       5.420                          
 clock uncertainty                                       0.000       5.420                          

 Hold time                                              -0.082       5.338                          

 Data required time                                                  5.338                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.338                          
 Data arrival time                                                  -5.613                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.275                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rwptr1[4]/opit_0/CLK
Endpoint    : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rwptr2[4]/opit_0/D
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.997
  Launch Clock Delay      :  5.217
  Clock Pessimism Removal :  -0.779

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781       0.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041       0.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894       1.809         _N23             
 USCM_74_104/CLK_USCM              td                    0.000       1.809 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=509)      1.425       3.234         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.339       3.573 r       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.319       3.892         video_clk_w      
 USCM_74_109/CLK_USCM              td                    0.000       3.892 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=185)      1.325       5.217         video_clk        
 CLMS_78_109/CLK                                                           r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rwptr1[4]/opit_0/CLK

 CLMS_78_109/Q0                    tco                   0.197       5.414 f       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rwptr1[4]/opit_0/Q
                                   net (fanout=1)        0.138       5.552         frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rwptr1 [4]
 CLMS_78_109/AD                                                            f       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rwptr2[4]/opit_0/D

 Data arrival time                                                   5.552         Logic Levels: 0  
                                                                                   Logic: 0.197ns(58.806%), Route: 0.138ns(41.194%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N23             
 USCM_74_104/CLK_USCM              td                    0.000       2.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=509)      1.651       3.718         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.389       4.107 r       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.368       4.475         video_clk_w      
 USCM_74_109/CLK_USCM              td                    0.000       4.475 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=185)      1.522       5.997         video_clk        
 CLMS_78_109/CLK                                                           r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rwptr2[4]/opit_0/CLK
 clock pessimism                                        -0.779       5.218                          
 clock uncertainty                                       0.000       5.218                          

 Hold time                                               0.028       5.246                          

 Data required time                                                  5.246                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.246                          
 Data arrival time                                                  -5.552                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.306                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/ACLK_1
Endpoint    : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/DB0[5]
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.395  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.182
  Launch Clock Delay      :  5.993
  Clock Pessimism Removal :  0.416

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                     19030.000   19030.000 r                        
 B5                                                      0.000   19030.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093   19030.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898   19030.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000   19030.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047   19031.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029   19032.067         _N23             
 USCM_74_104/CLK_USCM              td                    0.000   19032.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=509)      1.651   19033.718         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.393   19034.111 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.368   19034.479         axi_clk          
 USCM_74_105/CLK_USCM              td                    0.000   19034.479 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.514   19035.993         ntclkbufg_1      
 HMEMC_16_1/SRB_IOL40_CLK_SYS                                              r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/ACLK_1

 HMEMC_16_1/SRB_P5[19]             tco                   1.323   19037.316 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/RDATA_1[45]
                                   net (fanout=1)        1.079   19038.395         rd_burst_data[45]
 DRM_62_84/DB0[5]                                                          f       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/DB0[5]

 Data arrival time                                               19038.395         Logic Levels: 0  
                                                                                   Logic: 1.323ns(55.079%), Route: 1.079ns(44.921%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                     19030.008   19030.008 r                        
 B5                                                      0.000   19030.008 r       sys_clk (port)   
                                   net (fanout=1)        0.093   19030.101         sys_clk          
 IOBD_0_298/DIN                    td                    0.781   19030.882 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000   19030.882         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041   19030.923 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894   19031.817         _N23             
 USCM_74_104/CLK_USCM              td                    0.000   19031.817 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=509)      1.425   19033.242         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.339   19033.581 r       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.319   19033.900         video_clk_w      
 USCM_74_109/CLK_USCM              td                    0.000   19033.900 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=185)      1.290   19035.190         video_clk        
 DRM_62_84/CLKB[0]                                                         r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/CLKB[0]
 clock pessimism                                         0.416   19035.606                          
 clock uncertainty                                      -0.150   19035.456                          

 Setup time                                             -0.054   19035.402                          

 Data required time                                              19035.402                          
----------------------------------------------------------------------------------------------------
 Data required time                                              19035.402                          
 Data arrival time                                              -19038.395                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -2.993                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/ACLK_1
Endpoint    : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/DB0[7]
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.395  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.182
  Launch Clock Delay      :  5.993
  Clock Pessimism Removal :  0.416

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                     19030.000   19030.000 r                        
 B5                                                      0.000   19030.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093   19030.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898   19030.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000   19030.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047   19031.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029   19032.067         _N23             
 USCM_74_104/CLK_USCM              td                    0.000   19032.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=509)      1.651   19033.718         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.393   19034.111 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.368   19034.479         axi_clk          
 USCM_74_105/CLK_USCM              td                    0.000   19034.479 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.514   19035.993         ntclkbufg_1      
 HMEMC_16_1/SRB_IOL40_CLK_SYS                                              r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/ACLK_1

 HMEMC_16_1/SRB_P4[1]              tco                   1.320   19037.313 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/RDATA_1[47]
                                   net (fanout=1)        1.074   19038.387         rd_burst_data[47]
 DRM_62_84/DB0[7]                                                          f       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/DB0[7]

 Data arrival time                                               19038.387         Logic Levels: 0  
                                                                                   Logic: 1.320ns(55.138%), Route: 1.074ns(44.862%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                     19030.008   19030.008 r                        
 B5                                                      0.000   19030.008 r       sys_clk (port)   
                                   net (fanout=1)        0.093   19030.101         sys_clk          
 IOBD_0_298/DIN                    td                    0.781   19030.882 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000   19030.882         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041   19030.923 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894   19031.817         _N23             
 USCM_74_104/CLK_USCM              td                    0.000   19031.817 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=509)      1.425   19033.242         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.339   19033.581 r       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.319   19033.900         video_clk_w      
 USCM_74_109/CLK_USCM              td                    0.000   19033.900 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=185)      1.290   19035.190         video_clk        
 DRM_62_84/CLKB[0]                                                         r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/CLKB[0]
 clock pessimism                                         0.416   19035.606                          
 clock uncertainty                                      -0.150   19035.456                          

 Setup time                                             -0.054   19035.402                          

 Data required time                                              19035.402                          
----------------------------------------------------------------------------------------------------
 Data required time                                              19035.402                          
 Data arrival time                                              -19038.387                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -2.985                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/ACLK_1
Endpoint    : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/DB0[4]
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.395  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.182
  Launch Clock Delay      :  5.993
  Clock Pessimism Removal :  0.416

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                     19030.000   19030.000 r                        
 B5                                                      0.000   19030.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093   19030.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898   19030.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000   19030.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047   19031.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029   19032.067         _N23             
 USCM_74_104/CLK_USCM              td                    0.000   19032.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=509)      1.651   19033.718         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.393   19034.111 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.368   19034.479         axi_clk          
 USCM_74_105/CLK_USCM              td                    0.000   19034.479 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.514   19035.993         ntclkbufg_1      
 HMEMC_16_1/SRB_IOL40_CLK_SYS                                              r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/ACLK_1

 HMEMC_16_1/SRB_P5[18]             tco                   1.308   19037.301 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/RDATA_1[44]
                                   net (fanout=1)        1.078   19038.379         rd_burst_data[44]
 DRM_62_84/DB0[4]                                                          f       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/DB0[4]

 Data arrival time                                               19038.379         Logic Levels: 0  
                                                                                   Logic: 1.308ns(54.820%), Route: 1.078ns(45.180%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                     19030.008   19030.008 r                        
 B5                                                      0.000   19030.008 r       sys_clk (port)   
                                   net (fanout=1)        0.093   19030.101         sys_clk          
 IOBD_0_298/DIN                    td                    0.781   19030.882 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000   19030.882         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041   19030.923 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894   19031.817         _N23             
 USCM_74_104/CLK_USCM              td                    0.000   19031.817 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=509)      1.425   19033.242         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.339   19033.581 r       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.319   19033.900         video_clk_w      
 USCM_74_109/CLK_USCM              td                    0.000   19033.900 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=185)      1.290   19035.190         video_clk        
 DRM_62_84/CLKB[0]                                                         r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/CLKB[0]
 clock pessimism                                         0.416   19035.606                          
 clock uncertainty                                      -0.150   19035.456                          

 Setup time                                             -0.054   19035.402                          

 Data required time                                              19035.402                          
----------------------------------------------------------------------------------------------------
 Data required time                                              19035.402                          
 Data arrival time                                              -19038.379                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -2.977                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wptr[8]/opit_0_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rwptr1[8]/opit_0/D
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.361  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.989
  Launch Clock Delay      :  5.212
  Clock Pessimism Removal :  -0.416

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                     19230.000   19230.000 r                        
 B5                                                      0.000   19230.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093   19230.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781   19230.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000   19230.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041   19230.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894   19231.809         _N23             
 USCM_74_104/CLK_USCM              td                    0.000   19231.809 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=509)      1.425   19233.234         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.342   19233.576 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.319   19233.895         axi_clk          
 USCM_74_105/CLK_USCM              td                    0.000   19233.895 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.317   19235.212         ntclkbufg_1      
 CLMA_82_104/CLK                                                           r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wptr[8]/opit_0_L5Q_perm/CLK

 CLMA_82_104/Q1                    tco                   0.198   19235.410 r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wptr[8]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.139   19235.549         frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wptr [8]
 CLMA_82_105/M0                                                            r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rwptr1[8]/opit_0/D

 Data arrival time                                               19235.549         Logic Levels: 0  
                                                                                   Logic: 0.198ns(58.754%), Route: 0.139ns(41.246%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                     19230.000   19230.000 r                        
 B5                                                      0.000   19230.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093   19230.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898   19230.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000   19230.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047   19231.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029   19232.067         _N23             
 USCM_74_104/CLK_USCM              td                    0.000   19232.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=509)      1.651   19233.718         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.389   19234.107 r       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.368   19234.475         video_clk_w      
 USCM_74_109/CLK_USCM              td                    0.000   19234.475 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=185)      1.514   19235.989         video_clk        
 CLMA_82_105/CLK                                                           r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rwptr1[8]/opit_0/CLK
 clock pessimism                                        -0.416   19235.573                          
 clock uncertainty                                       0.150   19235.723                          

 Hold time                                              -0.003   19235.720                          

 Data required time                                              19235.720                          
----------------------------------------------------------------------------------------------------
 Data required time                                              19235.720                          
 Data arrival time                                              -19235.549                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.171                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wptr[1]/opit_0_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rwptr1[1]/opit_0/D
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.361  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.980
  Launch Clock Delay      :  5.203
  Clock Pessimism Removal :  -0.416

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                     19230.000   19230.000 r                        
 B5                                                      0.000   19230.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093   19230.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781   19230.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000   19230.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041   19230.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894   19231.809         _N23             
 USCM_74_104/CLK_USCM              td                    0.000   19231.809 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=509)      1.425   19233.234         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.342   19233.576 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.319   19233.895         axi_clk          
 USCM_74_105/CLK_USCM              td                    0.000   19233.895 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.308   19235.203         ntclkbufg_1      
 CLMA_82_97/CLK                                                            r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wptr[1]/opit_0_L5Q_perm/CLK

 CLMA_82_97/Q2                     tco                   0.198   19235.401 r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wptr[1]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.139   19235.540         frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wptr [1]
 CLMA_82_96/M0                                                             r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rwptr1[1]/opit_0/D

 Data arrival time                                               19235.540         Logic Levels: 0  
                                                                                   Logic: 0.198ns(58.754%), Route: 0.139ns(41.246%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                     19230.000   19230.000 r                        
 B5                                                      0.000   19230.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093   19230.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898   19230.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000   19230.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047   19231.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029   19232.067         _N23             
 USCM_74_104/CLK_USCM              td                    0.000   19232.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=509)      1.651   19233.718         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.389   19234.107 r       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.368   19234.475         video_clk_w      
 USCM_74_109/CLK_USCM              td                    0.000   19234.475 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=185)      1.505   19235.980         video_clk        
 CLMA_82_96/CLK                                                            r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rwptr1[1]/opit_0/CLK
 clock pessimism                                        -0.416   19235.564                          
 clock uncertainty                                       0.150   19235.714                          

 Hold time                                              -0.003   19235.711                          

 Data required time                                              19235.711                          
----------------------------------------------------------------------------------------------------
 Data required time                                              19235.711                          
 Data arrival time                                              -19235.540                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.171                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wptr[6]/opit_0_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rwptr1[6]/opit_0/D
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.361  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.997
  Launch Clock Delay      :  5.220
  Clock Pessimism Removal :  -0.416

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                     19230.000   19230.000 r                        
 B5                                                      0.000   19230.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093   19230.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781   19230.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000   19230.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041   19230.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894   19231.809         _N23             
 USCM_74_104/CLK_USCM              td                    0.000   19231.809 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=509)      1.425   19233.234         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.342   19233.576 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.319   19233.895         axi_clk          
 USCM_74_105/CLK_USCM              td                    0.000   19233.895 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.325   19235.220         ntclkbufg_1      
 CLMA_78_108/CLK                                                           r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wptr[6]/opit_0_L5Q_perm/CLK

 CLMA_78_108/Q0                    tco                   0.198   19235.418 r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wptr[6]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.139   19235.557         frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wptr [6]
 CLMS_78_109/M2                                                            r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rwptr1[6]/opit_0/D

 Data arrival time                                               19235.557         Logic Levels: 0  
                                                                                   Logic: 0.198ns(58.754%), Route: 0.139ns(41.246%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                     19230.000   19230.000 r                        
 B5                                                      0.000   19230.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093   19230.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898   19230.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000   19230.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047   19231.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029   19232.067         _N23             
 USCM_74_104/CLK_USCM              td                    0.000   19232.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=509)      1.651   19233.718         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.389   19234.107 r       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.368   19234.475         video_clk_w      
 USCM_74_109/CLK_USCM              td                    0.000   19234.475 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=185)      1.522   19235.997         video_clk        
 CLMS_78_109/CLK                                                           r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rwptr1[6]/opit_0/CLK
 clock pessimism                                        -0.416   19235.581                          
 clock uncertainty                                       0.150   19235.731                          

 Hold time                                              -0.003   19235.728                          

 Data required time                                              19235.728                          
----------------------------------------------------------------------------------------------------
 Data required time                                              19235.728                          
 Data arrival time                                              -19235.557                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.171                          
====================================================================================================

====================================================================================================

Startpoint  : dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_1h[0]/opit_0_L5Q_perm/CLK
Endpoint    : dvi_encoder_m0/serdes_4b_10to1_m0/gtp_outbuft6/opit_1_IOL/D[0]
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.012  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.210
  Launch Clock Delay      :  5.943
  Clock Pessimism Removal :  0.745

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N23             
 USCM_74_104/CLK_USCM              td                    0.000       2.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=509)      1.651       3.718         sys_clk_g        
 PLL_82_51/CLK_OUT1                td                    0.390       4.108 r       video_pll_m0/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.368       4.476         video_clk5x_w    
 USCM_74_110/CLK_USCM              td                    0.000       4.476 r       video_clk5xbufg/gopclkbufg/CLKOUT
                                   net (fanout=49)       1.467       5.943         video_clk5x      
 CLMA_118_301/CLK                                                          r       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_1h[0]/opit_0_L5Q_perm/CLK

 CLMA_118_301/Q1                   tco                   0.209       6.152 r       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_1h[0]/opit_0_L5Q_perm/Q
                                   net (fanout=2)        0.241       6.393         dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_1h [0]
 CLMA_118_301/Y2                   td                    0.132       6.525 r       dvi_encoder_m0/serdes_4b_10to1_m0/N78/gateop_perm/Z
                                   net (fanout=1)        0.933       7.458         dvi_encoder_m0/serdes_4b_10to1_m0/N78
 IOL_151_337/TX_DATA[0]                                                    r       dvi_encoder_m0/serdes_4b_10to1_m0/gtp_outbuft6/opit_1_IOL/D[0]

 Data arrival time                                                   7.458         Logic Levels: 1  
                                                                                   Logic: 0.341ns(22.508%), Route: 1.174ns(77.492%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         3.076       3.076 r                        
 B5                                                      0.000       3.076 r       sys_clk (port)   
                                   net (fanout=1)        0.093       3.169         sys_clk          
 IOBD_0_298/DIN                    td                    0.781       3.950 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.950         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041       3.991 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894       4.885         _N23             
 USCM_74_104/CLK_USCM              td                    0.000       4.885 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=509)      1.425       6.310         sys_clk_g        
 PLL_82_51/CLK_OUT1                td                    0.340       6.650 r       video_pll_m0/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.319       6.969         video_clk5x_w    
 USCM_74_110/CLK_USCM              td                    0.000       6.969 r       video_clk5xbufg/gopclkbufg/CLKOUT
                                   net (fanout=49)       1.317       8.286         video_clk5x      
 IOL_151_337/CLK_SYS                                                       r       dvi_encoder_m0/serdes_4b_10to1_m0/gtp_outbuft6/opit_1_IOL/SYSCLK
 clock pessimism                                         0.745       9.031                          
 clock uncertainty                                      -0.150       8.881                          

 Setup time                                             -0.082       8.799                          

 Data required time                                                  8.799                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  8.799                          
 Data arrival time                                                  -7.458                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.341                          
====================================================================================================

====================================================================================================

Startpoint  : dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_0h[0]/opit_0_L5Q/CLK
Endpoint    : dvi_encoder_m0/serdes_4b_10to1_m0/gtp_outbuft7/opit_1_IOL/D[0]
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.192
  Launch Clock Delay      :  5.966
  Clock Pessimism Removal :  0.745

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N23             
 USCM_74_104/CLK_USCM              td                    0.000       2.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=509)      1.651       3.718         sys_clk_g        
 PLL_82_51/CLK_OUT1                td                    0.390       4.108 r       video_pll_m0/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.368       4.476         video_clk5x_w    
 USCM_74_110/CLK_USCM              td                    0.000       4.476 r       video_clk5xbufg/gopclkbufg/CLKOUT
                                   net (fanout=49)       1.490       5.966         video_clk5x      
 CLMS_134_293/CLK                                                          r       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_0h[0]/opit_0_L5Q/CLK

 CLMS_134_293/Q1                   tco                   0.209       6.175 r       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_0h[0]/opit_0_L5Q/Q
                                   net (fanout=2)        0.242       6.417         dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_0h [0]
 CLMS_134_293/Y2                   td                    0.173       6.590 r       dvi_encoder_m0/serdes_4b_10to1_m0/N87/gateop/Z
                                   net (fanout=1)        0.630       7.220         dvi_encoder_m0/serdes_4b_10to1_m0/N87
 IOL_151_321/TX_DATA[0]                                                    r       dvi_encoder_m0/serdes_4b_10to1_m0/gtp_outbuft7/opit_1_IOL/D[0]

 Data arrival time                                                   7.220         Logic Levels: 1  
                                                                                   Logic: 0.382ns(30.463%), Route: 0.872ns(69.537%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         3.076       3.076 r                        
 B5                                                      0.000       3.076 r       sys_clk (port)   
                                   net (fanout=1)        0.093       3.169         sys_clk          
 IOBD_0_298/DIN                    td                    0.781       3.950 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.950         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041       3.991 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894       4.885         _N23             
 USCM_74_104/CLK_USCM              td                    0.000       4.885 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=509)      1.425       6.310         sys_clk_g        
 PLL_82_51/CLK_OUT1                td                    0.340       6.650 r       video_pll_m0/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.319       6.969         video_clk5x_w    
 USCM_74_110/CLK_USCM              td                    0.000       6.969 r       video_clk5xbufg/gopclkbufg/CLKOUT
                                   net (fanout=49)       1.299       8.268         video_clk5x      
 IOL_151_321/CLK_SYS                                                       r       dvi_encoder_m0/serdes_4b_10to1_m0/gtp_outbuft7/opit_1_IOL/SYSCLK
 clock pessimism                                         0.745       9.013                          
 clock uncertainty                                      -0.150       8.863                          

 Setup time                                             -0.082       8.781                          

 Data required time                                                  8.781                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  8.781                          
 Data arrival time                                                  -7.220                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.561                          
====================================================================================================

====================================================================================================

Startpoint  : dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_0l[0]/opit_0_L5Q_perm/CLK
Endpoint    : dvi_encoder_m0/serdes_4b_10to1_m0/gtp_outbuft7/opit_1_IOL/D[1]
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.192
  Launch Clock Delay      :  5.966
  Clock Pessimism Removal :  0.745

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N23             
 USCM_74_104/CLK_USCM              td                    0.000       2.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=509)      1.651       3.718         sys_clk_g        
 PLL_82_51/CLK_OUT1                td                    0.390       4.108 r       video_pll_m0/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.368       4.476         video_clk5x_w    
 USCM_74_110/CLK_USCM              td                    0.000       4.476 r       video_clk5xbufg/gopclkbufg/CLKOUT
                                   net (fanout=49)       1.490       5.966         video_clk5x      
 CLMS_134_293/CLK                                                          r       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_0l[0]/opit_0_L5Q_perm/CLK

 CLMS_134_293/Q0                   tco                   0.209       6.175 r       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_0l[0]/opit_0_L5Q_perm/Q
                                   net (fanout=2)        0.481       6.656         dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_0l [0]
 CLMA_142_300/Y0                   td                    0.131       6.787 r       dvi_encoder_m0/serdes_4b_10to1_m0/N86/gateop_perm/Z
                                   net (fanout=1)        0.387       7.174         dvi_encoder_m0/serdes_4b_10to1_m0/N86
 IOL_151_321/TX_DATA[1]                                                    r       dvi_encoder_m0/serdes_4b_10to1_m0/gtp_outbuft7/opit_1_IOL/D[1]

 Data arrival time                                                   7.174         Logic Levels: 1  
                                                                                   Logic: 0.340ns(28.146%), Route: 0.868ns(71.854%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         3.076       3.076 r                        
 B5                                                      0.000       3.076 r       sys_clk (port)   
                                   net (fanout=1)        0.093       3.169         sys_clk          
 IOBD_0_298/DIN                    td                    0.781       3.950 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.950         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041       3.991 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894       4.885         _N23             
 USCM_74_104/CLK_USCM              td                    0.000       4.885 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=509)      1.425       6.310         sys_clk_g        
 PLL_82_51/CLK_OUT1                td                    0.340       6.650 r       video_pll_m0/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.319       6.969         video_clk5x_w    
 USCM_74_110/CLK_USCM              td                    0.000       6.969 r       video_clk5xbufg/gopclkbufg/CLKOUT
                                   net (fanout=49)       1.299       8.268         video_clk5x      
 IOL_151_321/CLK_SYS                                                       r       dvi_encoder_m0/serdes_4b_10to1_m0/gtp_outbuft7/opit_1_IOL/SYSCLK
 clock pessimism                                         0.745       9.013                          
 clock uncertainty                                      -0.150       8.863                          

 Setup time                                             -0.082       8.781                          

 Data required time                                                  8.781                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  8.781                          
 Data arrival time                                                  -7.174                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.607                          
====================================================================================================

====================================================================================================

Startpoint  : dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_mod5[1]/opit_0_L5Q_perm/CLK
Endpoint    : dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_mod5[2]/opit_0_L5Q_perm/L0
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.018  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.980
  Launch Clock Delay      :  5.206
  Clock Pessimism Removal :  -0.756

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781       0.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041       0.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894       1.809         _N23             
 USCM_74_104/CLK_USCM              td                    0.000       1.809 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=509)      1.425       3.234         sys_clk_g        
 PLL_82_51/CLK_OUT1                td                    0.340       3.574 r       video_pll_m0/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.319       3.893         video_clk5x_w    
 USCM_74_110/CLK_USCM              td                    0.000       3.893 r       video_clk5xbufg/gopclkbufg/CLKOUT
                                   net (fanout=49)       1.313       5.206         video_clk5x      
 CLMA_118_260/CLK                                                          r       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_mod5[1]/opit_0_L5Q_perm/CLK

 CLMA_118_260/Q2                   tco                   0.197       5.403 f       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_mod5[1]/opit_0_L5Q_perm/Q
                                   net (fanout=2)        0.108       5.511         dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_mod5 [1]
 CLMA_118_268/C0                                                           f       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_mod5[2]/opit_0_L5Q_perm/L0

 Data arrival time                                                   5.511         Logic Levels: 0  
                                                                                   Logic: 0.197ns(64.590%), Route: 0.108ns(35.410%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N23             
 USCM_74_104/CLK_USCM              td                    0.000       2.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=509)      1.651       3.718         sys_clk_g        
 PLL_82_51/CLK_OUT1                td                    0.390       4.108 r       video_pll_m0/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.368       4.476         video_clk5x_w    
 USCM_74_110/CLK_USCM              td                    0.000       4.476 r       video_clk5xbufg/gopclkbufg/CLKOUT
                                   net (fanout=49)       1.504       5.980         video_clk5x      
 CLMA_118_268/CLK                                                          r       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_mod5[2]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.756       5.224                          
 clock uncertainty                                       0.000       5.224                          

 Hold time                                              -0.082       5.142                          

 Data required time                                                  5.142                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.142                          
 Data arrival time                                                  -5.511                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.369                          
====================================================================================================

====================================================================================================

Startpoint  : dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_mod5[0]/opit_0_L5Q_perm/CLK
Endpoint    : dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_mod5[0]/opit_0_L5Q_perm/L4
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.989
  Launch Clock Delay      :  5.206
  Clock Pessimism Removal :  -0.783

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781       0.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041       0.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894       1.809         _N23             
 USCM_74_104/CLK_USCM              td                    0.000       1.809 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=509)      1.425       3.234         sys_clk_g        
 PLL_82_51/CLK_OUT1                td                    0.340       3.574 r       video_pll_m0/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.319       3.893         video_clk5x_w    
 USCM_74_110/CLK_USCM              td                    0.000       3.893 r       video_clk5xbufg/gopclkbufg/CLKOUT
                                   net (fanout=49)       1.313       5.206         video_clk5x      
 CLMA_118_260/CLK                                                          r       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_mod5[0]/opit_0_L5Q_perm/CLK

 CLMA_118_260/Q0                   tco                   0.197       5.403 f       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_mod5[0]/opit_0_L5Q_perm/Q
                                   net (fanout=3)        0.138       5.541         dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_mod5 [0]
 CLMA_118_260/A4                                                           f       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_mod5[0]/opit_0_L5Q_perm/L4

 Data arrival time                                                   5.541         Logic Levels: 0  
                                                                                   Logic: 0.197ns(58.806%), Route: 0.138ns(41.194%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N23             
 USCM_74_104/CLK_USCM              td                    0.000       2.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=509)      1.651       3.718         sys_clk_g        
 PLL_82_51/CLK_OUT1                td                    0.390       4.108 r       video_pll_m0/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.368       4.476         video_clk5x_w    
 USCM_74_110/CLK_USCM              td                    0.000       4.476 r       video_clk5xbufg/gopclkbufg/CLKOUT
                                   net (fanout=49)       1.513       5.989         video_clk5x      
 CLMA_118_260/CLK                                                          r       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_mod5[0]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.783       5.206                          
 clock uncertainty                                       0.000       5.206                          

 Hold time                                              -0.055       5.151                          

 Data required time                                                  5.151                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.151                          
 Data arrival time                                                  -5.541                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.390                          
====================================================================================================

====================================================================================================

Startpoint  : dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_mod5[0]/opit_0_L5Q_perm/CLK
Endpoint    : dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_mod5[1]/opit_0_L5Q_perm/L4
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.989
  Launch Clock Delay      :  5.206
  Clock Pessimism Removal :  -0.783

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781       0.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041       0.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894       1.809         _N23             
 USCM_74_104/CLK_USCM              td                    0.000       1.809 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=509)      1.425       3.234         sys_clk_g        
 PLL_82_51/CLK_OUT1                td                    0.340       3.574 r       video_pll_m0/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.319       3.893         video_clk5x_w    
 USCM_74_110/CLK_USCM              td                    0.000       3.893 r       video_clk5xbufg/gopclkbufg/CLKOUT
                                   net (fanout=49)       1.313       5.206         video_clk5x      
 CLMA_118_260/CLK                                                          r       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_mod5[0]/opit_0_L5Q_perm/CLK

 CLMA_118_260/Q0                   tco                   0.197       5.403 f       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_mod5[0]/opit_0_L5Q_perm/Q
                                   net (fanout=3)        0.138       5.541         dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_mod5 [0]
 CLMA_118_260/C4                                                           f       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_mod5[1]/opit_0_L5Q_perm/L4

 Data arrival time                                                   5.541         Logic Levels: 0  
                                                                                   Logic: 0.197ns(58.806%), Route: 0.138ns(41.194%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N23             
 USCM_74_104/CLK_USCM              td                    0.000       2.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=509)      1.651       3.718         sys_clk_g        
 PLL_82_51/CLK_OUT1                td                    0.390       4.108 r       video_pll_m0/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.368       4.476         video_clk5x_w    
 USCM_74_110/CLK_USCM              td                    0.000       4.476 r       video_clk5xbufg/gopclkbufg/CLKOUT
                                   net (fanout=49)       1.513       5.989         video_clk5x      
 CLMA_118_260/CLK                                                          r       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_mod5[1]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.783       5.206                          
 clock uncertainty                                       0.000       5.206                          

 Hold time                                              -0.056       5.150                          

 Data required time                                                  5.150                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.150                          
 Data arrival time                                                  -5.541                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.391                          
====================================================================================================

====================================================================================================

Startpoint  : dvi_encoder_m0/encb/dout[7]/opit_0_inv_MUX4TO1Q/CLK
Endpoint    : dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_0l[3]/opit_0_L5Q_perm/L4
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.298  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.204
  Launch Clock Delay      :  5.986
  Clock Pessimism Removal :  0.484

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                     11814.912   11814.912 r                        
 B5                                                      0.000   11814.912 r       sys_clk (port)   
                                   net (fanout=1)        0.093   11815.005         sys_clk          
 IOBD_0_298/DIN                    td                    0.898   11815.903 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000   11815.903         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047   11815.950 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029   11816.979         _N23             
 USCM_74_104/CLK_USCM              td                    0.000   11816.979 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=509)      1.651   11818.630         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.389   11819.019 r       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.368   11819.387         video_clk_w      
 USCM_74_109/CLK_USCM              td                    0.000   11819.387 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=185)      1.511   11820.898         video_clk        
 CLMS_126_269/CLK                                                          r       dvi_encoder_m0/encb/dout[7]/opit_0_inv_MUX4TO1Q/CLK

 CLMS_126_269/Q2                   tco                   0.209   11821.107 r       dvi_encoder_m0/encb/dout[7]/opit_0_inv_MUX4TO1Q/Q
                                   net (fanout=1)        0.241   11821.348         dvi_encoder_m0/blue [7]
 CLMA_126_268/B4                                                           r       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_0l[3]/opit_0_L5Q_perm/L4

 Data arrival time                                               11821.348         Logic Levels: 0  
                                                                                   Logic: 0.209ns(46.444%), Route: 0.241ns(53.556%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                     11814.916   11814.916 r                        
 B5                                                      0.000   11814.916 r       sys_clk (port)   
                                   net (fanout=1)        0.093   11815.009         sys_clk          
 IOBD_0_298/DIN                    td                    0.781   11815.790 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000   11815.790         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041   11815.831 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894   11816.725         _N23             
 USCM_74_104/CLK_USCM              td                    0.000   11816.725 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=509)      1.425   11818.150         sys_clk_g        
 PLL_82_51/CLK_OUT1                td                    0.340   11818.490 r       video_pll_m0/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.319   11818.809         video_clk5x_w    
 USCM_74_110/CLK_USCM              td                    0.000   11818.809 r       video_clk5xbufg/gopclkbufg/CLKOUT
                                   net (fanout=49)       1.311   11820.120         video_clk5x      
 CLMA_126_268/CLK                                                          r       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_0l[3]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.484   11820.604                          
 clock uncertainty                                      -0.150   11820.454                          

 Setup time                                             -0.073   11820.381                          

 Data required time                                              11820.381                          
----------------------------------------------------------------------------------------------------
 Data required time                                              11820.381                          
 Data arrival time                                              -11821.348                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.967                          
====================================================================================================

====================================================================================================

Startpoint  : dvi_encoder_m0/encg/dout[7]/opit_0_inv_L5Q_perm/CLK
Endpoint    : dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_2l[3]/opit_0_L5Q/L4
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.299  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.164
  Launch Clock Delay      :  5.947
  Clock Pessimism Removal :  0.484

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                     11814.912   11814.912 r                        
 B5                                                      0.000   11814.912 r       sys_clk (port)   
                                   net (fanout=1)        0.093   11815.005         sys_clk          
 IOBD_0_298/DIN                    td                    0.898   11815.903 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000   11815.903         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047   11815.950 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029   11816.979         _N23             
 USCM_74_104/CLK_USCM              td                    0.000   11816.979 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=509)      1.651   11818.630         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.389   11819.019 r       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.368   11819.387         video_clk_w      
 USCM_74_109/CLK_USCM              td                    0.000   11819.387 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=185)      1.472   11820.859         video_clk        
 CLMA_118_297/CLK                                                          r       dvi_encoder_m0/encg/dout[7]/opit_0_inv_L5Q_perm/CLK

 CLMA_118_297/Q2                   tco                   0.209   11821.068 r       dvi_encoder_m0/encg/dout[7]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        0.240   11821.308         dvi_encoder_m0/red [7]
 CLMA_118_296/B4                                                           r       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_2l[3]/opit_0_L5Q/L4

 Data arrival time                                               11821.308         Logic Levels: 0  
                                                                                   Logic: 0.209ns(46.548%), Route: 0.240ns(53.452%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                     11814.916   11814.916 r                        
 B5                                                      0.000   11814.916 r       sys_clk (port)   
                                   net (fanout=1)        0.093   11815.009         sys_clk          
 IOBD_0_298/DIN                    td                    0.781   11815.790 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000   11815.790         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041   11815.831 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894   11816.725         _N23             
 USCM_74_104/CLK_USCM              td                    0.000   11816.725 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=509)      1.425   11818.150         sys_clk_g        
 PLL_82_51/CLK_OUT1                td                    0.340   11818.490 r       video_pll_m0/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.319   11818.809         video_clk5x_w    
 USCM_74_110/CLK_USCM              td                    0.000   11818.809 r       video_clk5xbufg/gopclkbufg/CLKOUT
                                   net (fanout=49)       1.271   11820.080         video_clk5x      
 CLMA_118_296/CLK                                                          r       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_2l[3]/opit_0_L5Q/CLK
 clock pessimism                                         0.484   11820.564                          
 clock uncertainty                                      -0.150   11820.414                          

 Setup time                                             -0.073   11820.341                          

 Data required time                                              11820.341                          
----------------------------------------------------------------------------------------------------
 Data required time                                              11820.341                          
 Data arrival time                                              -11821.308                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.967                          
====================================================================================================

====================================================================================================

Startpoint  : dvi_encoder_m0/encb/dout[6]/opit_0_inv_MUX4TO1Q/CLK
Endpoint    : dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_0h[3]/opit_0_L5Q/L4
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.298  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.204
  Launch Clock Delay      :  5.986
  Clock Pessimism Removal :  0.484

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                     11814.912   11814.912 r                        
 B5                                                      0.000   11814.912 r       sys_clk (port)   
                                   net (fanout=1)        0.093   11815.005         sys_clk          
 IOBD_0_298/DIN                    td                    0.898   11815.903 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000   11815.903         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047   11815.950 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029   11816.979         _N23             
 USCM_74_104/CLK_USCM              td                    0.000   11816.979 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=509)      1.651   11818.630         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.389   11819.019 r       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.368   11819.387         video_clk_w      
 USCM_74_109/CLK_USCM              td                    0.000   11819.387 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=185)      1.511   11820.898         video_clk        
 CLMS_126_269/CLK                                                          r       dvi_encoder_m0/encb/dout[6]/opit_0_inv_MUX4TO1Q/CLK

 CLMS_126_269/Q0                   tco                   0.209   11821.107 r       dvi_encoder_m0/encb/dout[6]/opit_0_inv_MUX4TO1Q/Q
                                   net (fanout=1)        0.241   11821.348         dvi_encoder_m0/blue [6]
 CLMA_126_268/C4                                                           r       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_0h[3]/opit_0_L5Q/L4

 Data arrival time                                               11821.348         Logic Levels: 0  
                                                                                   Logic: 0.209ns(46.444%), Route: 0.241ns(53.556%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                     11814.916   11814.916 r                        
 B5                                                      0.000   11814.916 r       sys_clk (port)   
                                   net (fanout=1)        0.093   11815.009         sys_clk          
 IOBD_0_298/DIN                    td                    0.781   11815.790 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000   11815.790         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041   11815.831 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894   11816.725         _N23             
 USCM_74_104/CLK_USCM              td                    0.000   11816.725 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=509)      1.425   11818.150         sys_clk_g        
 PLL_82_51/CLK_OUT1                td                    0.340   11818.490 r       video_pll_m0/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.319   11818.809         video_clk5x_w    
 USCM_74_110/CLK_USCM              td                    0.000   11818.809 r       video_clk5xbufg/gopclkbufg/CLKOUT
                                   net (fanout=49)       1.311   11820.120         video_clk5x      
 CLMA_126_268/CLK                                                          r       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_0h[3]/opit_0_L5Q/CLK
 clock pessimism                                         0.484   11820.604                          
 clock uncertainty                                      -0.150   11820.454                          

 Setup time                                             -0.073   11820.381                          

 Data required time                                              11820.381                          
----------------------------------------------------------------------------------------------------
 Data required time                                              11820.381                          
 Data arrival time                                              -11821.348                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.967                          
====================================================================================================

====================================================================================================

Startpoint  : dvi_encoder_m0/encr/dout[9]/opit_0_inv_MUX4TO1Q/CLK
Endpoint    : dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_1l[4]/opit_0_L5Q/L4
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.301  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.979
  Launch Clock Delay      :  5.194
  Clock Pessimism Removal :  -0.484

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781       0.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041       0.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894       1.809         _N23             
 USCM_74_104/CLK_USCM              td                    0.000       1.809 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=509)      1.425       3.234         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.339       3.573 r       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.319       3.892         video_clk_w      
 USCM_74_109/CLK_USCM              td                    0.000       3.892 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=185)      1.302       5.194         video_clk        
 CLMA_114_272/CLK                                                          r       dvi_encoder_m0/encr/dout[9]/opit_0_inv_MUX4TO1Q/CLK

 CLMA_114_272/Q2                   tco                   0.197       5.391 f       dvi_encoder_m0/encr/dout[9]/opit_0_inv_MUX4TO1Q/Q
                                   net (fanout=1)        0.138       5.529         dvi_encoder_m0/green [9]
 CLMS_114_273/A4                                                           f       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_1l[4]/opit_0_L5Q/L4

 Data arrival time                                                   5.529         Logic Levels: 0  
                                                                                   Logic: 0.197ns(58.806%), Route: 0.138ns(41.194%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N23             
 USCM_74_104/CLK_USCM              td                    0.000       2.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=509)      1.651       3.718         sys_clk_g        
 PLL_82_51/CLK_OUT1                td                    0.390       4.108 r       video_pll_m0/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.368       4.476         video_clk5x_w    
 USCM_74_110/CLK_USCM              td                    0.000       4.476 r       video_clk5xbufg/gopclkbufg/CLKOUT
                                   net (fanout=49)       1.503       5.979         video_clk5x      
 CLMS_114_273/CLK                                                          r       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_1l[4]/opit_0_L5Q/CLK
 clock pessimism                                        -0.484       5.495                          
 clock uncertainty                                       0.150       5.645                          

 Hold time                                              -0.055       5.590                          

 Data required time                                                  5.590                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.590                          
 Data arrival time                                                  -5.529                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.061                          
====================================================================================================

====================================================================================================

Startpoint  : dvi_encoder_m0/encb/dout[5]/opit_0_inv_MUX4TO1Q/CLK
Endpoint    : dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_0l[2]/opit_0_L5Q/L4
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.301  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.994
  Launch Clock Delay      :  5.209
  Clock Pessimism Removal :  -0.484

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781       0.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041       0.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894       1.809         _N23             
 USCM_74_104/CLK_USCM              td                    0.000       1.809 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=509)      1.425       3.234         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.339       3.573 r       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.319       3.892         video_clk_w      
 USCM_74_109/CLK_USCM              td                    0.000       3.892 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=185)      1.317       5.209         video_clk        
 CLMS_134_269/CLK                                                          r       dvi_encoder_m0/encb/dout[5]/opit_0_inv_MUX4TO1Q/CLK

 CLMS_134_269/Q0                   tco                   0.197       5.406 f       dvi_encoder_m0/encb/dout[5]/opit_0_inv_MUX4TO1Q/Q
                                   net (fanout=1)        0.138       5.544         dvi_encoder_m0/blue [5]
 CLMA_134_268/A4                                                           f       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_0l[2]/opit_0_L5Q/L4

 Data arrival time                                                   5.544         Logic Levels: 0  
                                                                                   Logic: 0.197ns(58.806%), Route: 0.138ns(41.194%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N23             
 USCM_74_104/CLK_USCM              td                    0.000       2.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=509)      1.651       3.718         sys_clk_g        
 PLL_82_51/CLK_OUT1                td                    0.390       4.108 r       video_pll_m0/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.368       4.476         video_clk5x_w    
 USCM_74_110/CLK_USCM              td                    0.000       4.476 r       video_clk5xbufg/gopclkbufg/CLKOUT
                                   net (fanout=49)       1.518       5.994         video_clk5x      
 CLMA_134_268/CLK                                                          r       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_0l[2]/opit_0_L5Q/CLK
 clock pessimism                                        -0.484       5.510                          
 clock uncertainty                                       0.150       5.660                          

 Hold time                                              -0.055       5.605                          

 Data required time                                                  5.605                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.605                          
 Data arrival time                                                  -5.544                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.061                          
====================================================================================================

====================================================================================================

Startpoint  : dvi_encoder_m0/encb/dout[2]/opit_0_inv_L5Q_perm/CLK
Endpoint    : dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_0h[1]/opit_0_L5Q/L4
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.300  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.989
  Launch Clock Delay      :  5.205
  Clock Pessimism Removal :  -0.484

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781       0.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041       0.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894       1.809         _N23             
 USCM_74_104/CLK_USCM              td                    0.000       1.809 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=509)      1.425       3.234         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.339       3.573 r       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.319       3.892         video_clk_w      
 USCM_74_109/CLK_USCM              td                    0.000       3.892 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=185)      1.313       5.205         video_clk        
 CLMA_134_272/CLK                                                          r       dvi_encoder_m0/encb/dout[2]/opit_0_inv_L5Q_perm/CLK

 CLMA_134_272/Q2                   tco                   0.197       5.402 f       dvi_encoder_m0/encb/dout[2]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        0.138       5.540         dvi_encoder_m0/blue [2]
 CLMS_134_273/A4                                                           f       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_0h[1]/opit_0_L5Q/L4

 Data arrival time                                                   5.540         Logic Levels: 0  
                                                                                   Logic: 0.197ns(58.806%), Route: 0.138ns(41.194%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N23             
 USCM_74_104/CLK_USCM              td                    0.000       2.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=509)      1.651       3.718         sys_clk_g        
 PLL_82_51/CLK_OUT1                td                    0.390       4.108 r       video_pll_m0/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.368       4.476         video_clk5x_w    
 USCM_74_110/CLK_USCM              td                    0.000       4.476 r       video_clk5xbufg/gopclkbufg/CLKOUT
                                   net (fanout=49)       1.513       5.989         video_clk5x      
 CLMS_134_273/CLK                                                          r       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_0h[1]/opit_0_L5Q/CLK
 clock pessimism                                        -0.484       5.505                          
 clock uncertainty                                       0.150       5.655                          

 Hold time                                              -0.055       5.600                          

 Data required time                                                  5.600                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.600                          
 Data arrival time                                                  -5.540                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.060                          
====================================================================================================

====================================================================================================

Startpoint  : u_aq_axi_master/reg_arvalid/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/ARVALID_1
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.163  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.212
  Launch Clock Delay      :  5.959
  Clock Pessimism Removal :  0.584

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N23             
 USCM_74_104/CLK_USCM              td                    0.000       2.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=509)      1.651       3.718         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.393       4.111 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.368       4.479         axi_clk          
 USCM_74_105/CLK_USCM              td                    0.000       4.479 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.480       5.959         ntclkbufg_1      
 CLMA_70_81/CLK                                                            r       u_aq_axi_master/reg_arvalid/opit_0_inv_L5Q_perm/CLK

 CLMA_70_81/Q0                     tco                   0.206       6.165 f       u_aq_axi_master/reg_arvalid/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        1.045       7.210         s00_axi_arvalid  
 HMEMC_16_1/SRB_IOL34_TX_DATA[4]                                           f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/ARVALID_1

 Data arrival time                                                   7.210         Logic Levels: 0  
                                                                                   Logic: 0.206ns(16.467%), Route: 1.045ns(83.533%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                        10.000      10.000 r                        
 B5                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      10.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781      10.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041      10.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894      11.809         _N23             
 USCM_74_104/CLK_USCM              td                    0.000      11.809 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=509)      1.425      13.234         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.342      13.576 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.319      13.895         axi_clk          
 USCM_74_105/CLK_USCM              td                    0.000      13.895 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.317      15.212         ntclkbufg_1      
 HMEMC_16_1/SRB_IOL40_CLK_SYS                                              r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/ACLK_1
 clock pessimism                                         0.584      15.796                          
 clock uncertainty                                      -0.150      15.646                          

 Setup time                                             -5.135      10.511                          

 Data required time                                                 10.511                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 10.511                          
 Data arrival time                                                  -7.210                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.301                          
====================================================================================================

====================================================================================================

Startpoint  : u_aq_axi_master/reg_awvalid/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/AWVALID_1
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.137  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.212
  Launch Clock Delay      :  5.933
  Clock Pessimism Removal :  0.584

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N23             
 USCM_74_104/CLK_USCM              td                    0.000       2.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=509)      1.651       3.718         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.393       4.111 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.368       4.479         axi_clk          
 USCM_74_105/CLK_USCM              td                    0.000       4.479 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.454       5.933         ntclkbufg_1      
 CLMS_38_77/CLK                                                            r       u_aq_axi_master/reg_awvalid/opit_0_inv_L5Q_perm/CLK

 CLMS_38_77/Q0                     tco                   0.206       6.139 f       u_aq_axi_master/reg_awvalid/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.989       7.128         s00_axi_awvalid  
 HMEMC_16_1/SRB_IOL42_LRS                                                  f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/AWVALID_1

 Data arrival time                                                   7.128         Logic Levels: 0  
                                                                                   Logic: 0.206ns(17.238%), Route: 0.989ns(82.762%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                        10.000      10.000 r                        
 B5                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      10.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781      10.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041      10.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894      11.809         _N23             
 USCM_74_104/CLK_USCM              td                    0.000      11.809 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=509)      1.425      13.234         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.342      13.576 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.319      13.895         axi_clk          
 USCM_74_105/CLK_USCM              td                    0.000      13.895 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.317      15.212         ntclkbufg_1      
 HMEMC_16_1/SRB_IOL40_CLK_SYS                                              r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/ACLK_1
 clock pessimism                                         0.584      15.796                          
 clock uncertainty                                      -0.150      15.646                          

 Setup time                                             -5.134      10.512                          

 Data required time                                                 10.512                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 10.512                          
 Data arrival time                                                  -7.128                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.384                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/ACLK_1
Endpoint    : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rd_water_level[8]/opit_0_A2Q21/Cin
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.239  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.170
  Launch Clock Delay      :  5.993
  Clock Pessimism Removal :  0.584

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N23             
 USCM_74_104/CLK_USCM              td                    0.000       2.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=509)      1.651       3.718         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.393       4.111 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.368       4.479         axi_clk          
 USCM_74_105/CLK_USCM              td                    0.000       4.479 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.514       5.993         ntclkbufg_1      
 HMEMC_16_1/SRB_IOL40_CLK_SYS                                              r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/ACLK_1

 HMEMC_16_1/SRB_IOL44_RX_DATA[2]   tco                   0.890       6.883 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/WREADY_1
                                   net (fanout=5)        1.164       8.047         s00_axi_wready   
 CLMS_46_85/Y1                     td                    0.143       8.190 f       u_aq_axi_master/N5_5/gateop_perm/Z
                                   net (fanout=2)        0.770       8.960         u_aq_axi_master/N5
                                                         0.221       9.181 f       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rbin[0]/opit_0_inv_A2Q20/Cout
                                                         0.000       9.181         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/_N1119
 CLMA_70_52/Y3                     td                    0.305       9.486 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rbin[3]/opit_0_inv_A2Q21/Y1
                                   net (fanout=3)        0.395       9.881         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N69 [3]
 CLMA_78_48/Y2                     td                    0.132      10.013 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N70[3]/gateop_perm/Z
                                   net (fanout=2)        0.368      10.381         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rrptr [3]
                                                         0.355      10.736 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N283_7.fsub_4/gateop_A2/Cout
                                                         0.000      10.736         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N283_7.co [5]
 CLMS_78_57/COUT                   td                    0.083      10.819 f       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rd_water_level[6]/opit_0_A2Q1/Cout
                                   net (fanout=1)        0.000      10.819         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N283_7.co [7]
 CLMS_78_65/CIN                                                            f       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rd_water_level[8]/opit_0_A2Q21/Cin

 Data arrival time                                                  10.819         Logic Levels: 4  
                                                                                   Logic: 2.129ns(44.115%), Route: 2.697ns(55.885%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                        10.000      10.000 r                        
 B5                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      10.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781      10.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041      10.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894      11.809         _N23             
 USCM_74_104/CLK_USCM              td                    0.000      11.809 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=509)      1.425      13.234         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.342      13.576 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.319      13.895         axi_clk          
 USCM_74_105/CLK_USCM              td                    0.000      13.895 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.275      15.170         ntclkbufg_1      
 CLMS_78_65/CLK                                                            r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rd_water_level[8]/opit_0_A2Q21/CLK
 clock pessimism                                         0.584      15.754                          
 clock uncertainty                                      -0.150      15.604                          

 Setup time                                             -0.110      15.494                          

 Data required time                                                 15.494                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 15.494                          
 Data arrival time                                                 -10.819                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.675                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/frame_fifo_write_m0/state_5/opit_0_inv_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/frame_fifo_write_m0/state_0/opit_0_inv/D
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.026  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.941
  Launch Clock Delay      :  5.161
  Clock Pessimism Removal :  -0.754

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781       0.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041       0.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894       1.809         _N23             
 USCM_74_104/CLK_USCM              td                    0.000       1.809 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=509)      1.425       3.234         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.342       3.576 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.319       3.895         axi_clk          
 USCM_74_105/CLK_USCM              td                    0.000       3.895 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.266       5.161         ntclkbufg_1      
 CLMS_66_69/CLK                                                            r       frame_read_write_m0/frame_fifo_write_m0/state_5/opit_0_inv_L5Q_perm/CLK

 CLMS_66_69/Q2                     tco                   0.198       5.359 r       frame_read_write_m0/frame_fifo_write_m0/state_5/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.141       5.500         frame_read_write_m0/write_finish
 CLMA_66_68/M0                                                             r       frame_read_write_m0/frame_fifo_write_m0/state_0/opit_0_inv/D

 Data arrival time                                                   5.500         Logic Levels: 0  
                                                                                   Logic: 0.198ns(58.407%), Route: 0.141ns(41.593%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N23             
 USCM_74_104/CLK_USCM              td                    0.000       2.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=509)      1.651       3.718         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.393       4.111 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.368       4.479         axi_clk          
 USCM_74_105/CLK_USCM              td                    0.000       4.479 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.462       5.941         ntclkbufg_1      
 CLMA_66_68/CLK                                                            r       frame_read_write_m0/frame_fifo_write_m0/state_0/opit_0_inv/CLK
 clock pessimism                                        -0.754       5.187                          
 clock uncertainty                                       0.000       5.187                          

 Hold time                                              -0.003       5.184                          

 Data required time                                                  5.184                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.184                          
 Data arrival time                                                  -5.500                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.316                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/frame_fifo_read_m0/read_len_d1[16]/opit_0_inv/CLK
Endpoint    : frame_read_write_m0/frame_fifo_read_m0/read_len_latch[16]/opit_0_inv_L5Q_perm/L2
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.189  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.972
  Launch Clock Delay      :  5.199
  Clock Pessimism Removal :  -0.584

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781       0.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041       0.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894       1.809         _N23             
 USCM_74_104/CLK_USCM              td                    0.000       1.809 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=509)      1.425       3.234         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.342       3.576 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.319       3.895         axi_clk          
 USCM_74_105/CLK_USCM              td                    0.000       3.895 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.304       5.199         ntclkbufg_1      
 CLMA_82_92/CLK                                                            r       frame_read_write_m0/frame_fifo_read_m0/read_len_d1[16]/opit_0_inv/CLK

 CLMA_82_92/Q0                     tco                   0.197       5.396 f       frame_read_write_m0/frame_fifo_read_m0/read_len_d1[16]/opit_0_inv/Q
                                   net (fanout=2)        0.139       5.535         frame_read_write_m0/frame_fifo_write_m0/write_len_d1 [17]
 CLMA_90_93/A2                                                             f       frame_read_write_m0/frame_fifo_read_m0/read_len_latch[16]/opit_0_inv_L5Q_perm/L2

 Data arrival time                                                   5.535         Logic Levels: 0  
                                                                                   Logic: 0.197ns(58.631%), Route: 0.139ns(41.369%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N23             
 USCM_74_104/CLK_USCM              td                    0.000       2.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=509)      1.651       3.718         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.393       4.111 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.368       4.479         axi_clk          
 USCM_74_105/CLK_USCM              td                    0.000       4.479 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.493       5.972         ntclkbufg_1      
 CLMA_90_93/CLK                                                            r       frame_read_write_m0/frame_fifo_read_m0/read_len_latch[16]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.584       5.388                          
 clock uncertainty                                       0.000       5.388                          

 Hold time                                              -0.184       5.204                          

 Data required time                                                  5.204                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.204                          
 Data arrival time                                                  -5.535                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.331                          
====================================================================================================

====================================================================================================

Startpoint  : u_aq_axi_master/reg_rd_adrs[7]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/ARADDR_1[7]
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.232  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.993
  Launch Clock Delay      :  5.177
  Clock Pessimism Removal :  -0.584

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781       0.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041       0.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894       1.809         _N23             
 USCM_74_104/CLK_USCM              td                    0.000       1.809 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=509)      1.425       3.234         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.342       3.576 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.319       3.895         axi_clk          
 USCM_74_105/CLK_USCM              td                    0.000       3.895 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.282       5.177         ntclkbufg_1      
 CLMS_26_89/CLK                                                            r       u_aq_axi_master/reg_rd_adrs[7]/opit_0_inv_L5Q_perm/CLK

 CLMS_26_89/Q2                     tco                   0.197       5.374 f       u_aq_axi_master/reg_rd_adrs[7]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.478       5.852         s00_axi_araddr[7]
 HMEMC_16_1/SRB_IOL36_TX_DATA[6]                                           f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/ARADDR_1[7]

 Data arrival time                                                   5.852         Logic Levels: 0  
                                                                                   Logic: 0.197ns(29.185%), Route: 0.478ns(70.815%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N23             
 USCM_74_104/CLK_USCM              td                    0.000       2.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=509)      1.651       3.718         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.393       4.111 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.368       4.479         axi_clk          
 USCM_74_105/CLK_USCM              td                    0.000       4.479 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.514       5.993         ntclkbufg_1      
 HMEMC_16_1/SRB_IOL40_CLK_SYS                                              r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/ACLK_1
 clock pessimism                                        -0.584       5.409                          
 clock uncertainty                                       0.000       5.409                          

 Hold time                                               0.110       5.519                          

 Data required time                                                  5.519                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.519                          
 Data arrival time                                                  -5.852                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.333                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wptr[5]/opit_0_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rwptr1[5]/opit_0/D
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    1.977  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.161
  Launch Clock Delay      :  3.184
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock coms_pclk (rising edge)                           0.000       0.000 r                        
 J17                                                     0.000       0.000 r       cmos_pclk (port) 
                                   net (fanout=1)        0.063       0.063         cmos_pclk        
 IOBS_152_173/DIN                  td                    0.898       0.961 r       cmos_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.961         cmos_pclk_ibuf/ntD
 IOL_151_173/INCK                  td                    0.047       1.008 r       cmos_pclk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.721       1.729         _N22             
 USCM_74_107/CLK_USCM              td                    0.000       1.729 r       cmos_pclkbufg/gopclkbufg/CLKOUT
                                   net (fanout=69)       1.455       3.184         cmos_pclk_g      
 CLMA_58_52/CLK                                                            r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wptr[5]/opit_0_L5Q_perm/CLK

 CLMA_58_52/Q1                     tco                   0.209       3.393 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wptr[5]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.876       4.269         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wptr [5]
 CLMS_66_53/M2                                                             r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rwptr1[5]/opit_0/D

 Data arrival time                                                   4.269         Logic Levels: 0  
                                                                                   Logic: 0.209ns(19.263%), Route: 0.876ns(80.737%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                        10.000      10.000 r                        
 B5                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      10.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781      10.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041      10.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894      11.809         _N23             
 USCM_74_104/CLK_USCM              td                    0.000      11.809 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=509)      1.425      13.234         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.342      13.576 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.319      13.895         axi_clk          
 USCM_74_105/CLK_USCM              td                    0.000      13.895 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.266      15.161         ntclkbufg_1      
 CLMS_66_53/CLK                                                            r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rwptr1[5]/opit_0/CLK
 clock pessimism                                         0.000      15.161                          
 clock uncertainty                                      -0.150      15.011                          

 Setup time                                             -0.027      14.984                          

 Data required time                                                 14.984                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 14.984                          
 Data arrival time                                                  -4.269                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        10.715                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wptr[2]/opit_0_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rwptr1[2]/opit_0/D
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    1.990  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.174
  Launch Clock Delay      :  3.184
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock coms_pclk (rising edge)                           0.000       0.000 r                        
 J17                                                     0.000       0.000 r       cmos_pclk (port) 
                                   net (fanout=1)        0.063       0.063         cmos_pclk        
 IOBS_152_173/DIN                  td                    0.898       0.961 r       cmos_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.961         cmos_pclk_ibuf/ntD
 IOL_151_173/INCK                  td                    0.047       1.008 r       cmos_pclk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.721       1.729         _N22             
 USCM_74_107/CLK_USCM              td                    0.000       1.729 r       cmos_pclkbufg/gopclkbufg/CLKOUT
                                   net (fanout=69)       1.455       3.184         cmos_pclk_g      
 CLMA_58_52/CLK                                                            r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wptr[2]/opit_0_L5Q_perm/CLK

 CLMA_58_52/Q2                     tco                   0.209       3.393 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wptr[2]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.696       4.089         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wptr [2]
 CLMA_78_52/CD                                                             r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rwptr1[2]/opit_0/D

 Data arrival time                                                   4.089         Logic Levels: 0  
                                                                                   Logic: 0.209ns(23.094%), Route: 0.696ns(76.906%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                        10.000      10.000 r                        
 B5                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      10.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781      10.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041      10.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894      11.809         _N23             
 USCM_74_104/CLK_USCM              td                    0.000      11.809 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=509)      1.425      13.234         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.342      13.576 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.319      13.895         axi_clk          
 USCM_74_105/CLK_USCM              td                    0.000      13.895 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.279      15.174         ntclkbufg_1      
 CLMA_78_52/CLK                                                            r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rwptr1[2]/opit_0/CLK
 clock pessimism                                         0.000      15.174                          
 clock uncertainty                                      -0.150      15.024                          

 Setup time                                             -0.001      15.023                          

 Data required time                                                 15.023                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 15.023                          
 Data arrival time                                                  -4.089                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        10.934                          
====================================================================================================

====================================================================================================

Startpoint  : cmos_write_req_gen_m0/read_addr_index[0]/opit_0_inv/CLK
Endpoint    : frame_read_write_m0/frame_fifo_read_m0/read_addr_index_d0[0]/opit_0_inv/D
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    1.969  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.181
  Launch Clock Delay      :  3.212
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock coms_pclk (rising edge)                           0.000       0.000 r                        
 J17                                                     0.000       0.000 r       cmos_pclk (port) 
                                   net (fanout=1)        0.063       0.063         cmos_pclk        
 IOBS_152_173/DIN                  td                    0.898       0.961 r       cmos_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.961         cmos_pclk_ibuf/ntD
 IOL_151_173/INCK                  td                    0.047       1.008 r       cmos_pclk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.721       1.729         _N22             
 USCM_74_107/CLK_USCM              td                    0.000       1.729 r       cmos_pclkbufg/gopclkbufg/CLKOUT
                                   net (fanout=69)       1.483       3.212         cmos_pclk_g      
 CLMA_58_93/CLK                                                            r       cmos_write_req_gen_m0/read_addr_index[0]/opit_0_inv/CLK

 CLMA_58_93/Q3                     tco                   0.206       3.418 f       cmos_write_req_gen_m0/read_addr_index[0]/opit_0_inv/Q
                                   net (fanout=1)        0.612       4.030         cmos_read_addr_index[0]
 CLMA_58_92/M3                                                             f       frame_read_write_m0/frame_fifo_read_m0/read_addr_index_d0[0]/opit_0_inv/D

 Data arrival time                                                   4.030         Logic Levels: 0  
                                                                                   Logic: 0.206ns(25.183%), Route: 0.612ns(74.817%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                        10.000      10.000 r                        
 B5                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      10.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781      10.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041      10.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894      11.809         _N23             
 USCM_74_104/CLK_USCM              td                    0.000      11.809 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=509)      1.425      13.234         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.342      13.576 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.319      13.895         axi_clk          
 USCM_74_105/CLK_USCM              td                    0.000      13.895 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.286      15.181         ntclkbufg_1      
 CLMA_58_92/CLK                                                            r       frame_read_write_m0/frame_fifo_read_m0/read_addr_index_d0[0]/opit_0_inv/CLK
 clock pessimism                                         0.000      15.181                          
 clock uncertainty                                      -0.150      15.031                          

 Setup time                                             -0.035      14.996                          

 Data required time                                                 14.996                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 14.996                          
 Data arrival time                                                  -4.030                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        10.966                          
====================================================================================================

====================================================================================================

Startpoint  : cmos_write_req_gen_m0/write_req/opit_0_inv_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/frame_fifo_write_m0/write_req_d0/opit_0_inv/D
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    3.169  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.978
  Launch Clock Delay      :  2.809
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock coms_pclk (rising edge)                           0.000       0.000 r                        
 J17                                                     0.000       0.000 r       cmos_pclk (port) 
                                   net (fanout=1)        0.063       0.063         cmos_pclk        
 IOBS_152_173/DIN                  td                    0.781       0.844 r       cmos_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.844         cmos_pclk_ibuf/ntD
 IOL_151_173/INCK                  td                    0.041       0.885 r       cmos_pclk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.626       1.511         _N22             
 USCM_74_107/CLK_USCM              td                    0.000       1.511 r       cmos_pclkbufg/gopclkbufg/CLKOUT
                                   net (fanout=69)       1.298       2.809         cmos_pclk_g      
 CLMA_66_96/CLK                                                            r       cmos_write_req_gen_m0/write_req/opit_0_inv_L5Q_perm/CLK

 CLMA_66_96/Q2                     tco                   0.198       3.007 r       cmos_write_req_gen_m0/write_req/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.241       3.248         cmos_write_req   
 CLMA_66_100/M0                                                            r       frame_read_write_m0/frame_fifo_write_m0/write_req_d0/opit_0_inv/D

 Data arrival time                                                   3.248         Logic Levels: 0  
                                                                                   Logic: 0.198ns(45.103%), Route: 0.241ns(54.897%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N23             
 USCM_74_104/CLK_USCM              td                    0.000       2.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=509)      1.651       3.718         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.393       4.111 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.368       4.479         axi_clk          
 USCM_74_105/CLK_USCM              td                    0.000       4.479 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.499       5.978         ntclkbufg_1      
 CLMA_66_100/CLK                                                           r       frame_read_write_m0/frame_fifo_write_m0/write_req_d0/opit_0_inv/CLK
 clock pessimism                                         0.000       5.978                          
 clock uncertainty                                       0.150       6.128                          

 Hold time                                              -0.003       6.125                          

 Data required time                                                  6.125                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.125                          
 Data arrival time                                                  -3.248                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -2.877                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wptr[10]/opit_0_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rwptr1[10]/opit_0/D
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    3.168  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.940
  Launch Clock Delay      :  2.772
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock coms_pclk (rising edge)                           0.000       0.000 r                        
 J17                                                     0.000       0.000 r       cmos_pclk (port) 
                                   net (fanout=1)        0.063       0.063         cmos_pclk        
 IOBS_152_173/DIN                  td                    0.781       0.844 r       cmos_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.844         cmos_pclk_ibuf/ntD
 IOL_151_173/INCK                  td                    0.041       0.885 r       cmos_pclk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.626       1.511         _N22             
 USCM_74_107/CLK_USCM              td                    0.000       1.511 r       cmos_pclkbufg/gopclkbufg/CLKOUT
                                   net (fanout=69)       1.261       2.772         cmos_pclk_g      
 CLMA_66_56/CLK                                                            r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wptr[10]/opit_0_L5Q_perm/CLK

 CLMA_66_56/Q2                     tco                   0.198       2.970 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wptr[10]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.256       3.226         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wptr [10]
 CLMA_70_65/M0                                                             r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rwptr1[10]/opit_0/D

 Data arrival time                                                   3.226         Logic Levels: 0  
                                                                                   Logic: 0.198ns(43.612%), Route: 0.256ns(56.388%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N23             
 USCM_74_104/CLK_USCM              td                    0.000       2.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=509)      1.651       3.718         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.393       4.111 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.368       4.479         axi_clk          
 USCM_74_105/CLK_USCM              td                    0.000       4.479 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.461       5.940         ntclkbufg_1      
 CLMA_70_65/CLK                                                            r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rwptr1[10]/opit_0/CLK
 clock pessimism                                         0.000       5.940                          
 clock uncertainty                                       0.150       6.090                          

 Hold time                                              -0.003       6.087                          

 Data required time                                                  6.087                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.087                          
 Data arrival time                                                  -3.226                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -2.861                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wptr[9]/opit_0_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rwptr1[9]/opit_0/D
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    3.168  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.940
  Launch Clock Delay      :  2.772
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock coms_pclk (rising edge)                           0.000       0.000 r                        
 J17                                                     0.000       0.000 r       cmos_pclk (port) 
                                   net (fanout=1)        0.063       0.063         cmos_pclk        
 IOBS_152_173/DIN                  td                    0.781       0.844 r       cmos_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.844         cmos_pclk_ibuf/ntD
 IOL_151_173/INCK                  td                    0.041       0.885 r       cmos_pclk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.626       1.511         _N22             
 USCM_74_107/CLK_USCM              td                    0.000       1.511 r       cmos_pclkbufg/gopclkbufg/CLKOUT
                                   net (fanout=69)       1.261       2.772         cmos_pclk_g      
 CLMA_66_56/CLK                                                            r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wptr[9]/opit_0_L5Q_perm/CLK

 CLMA_66_56/Q3                     tco                   0.198       2.970 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wptr[9]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.257       3.227         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wptr [9]
 CLMA_70_65/M3                                                             r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rwptr1[9]/opit_0/D

 Data arrival time                                                   3.227         Logic Levels: 0  
                                                                                   Logic: 0.198ns(43.516%), Route: 0.257ns(56.484%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N23             
 USCM_74_104/CLK_USCM              td                    0.000       2.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=509)      1.651       3.718         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.393       4.111 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.368       4.479         axi_clk          
 USCM_74_105/CLK_USCM              td                    0.000       4.479 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.461       5.940         ntclkbufg_1      
 CLMA_70_65/CLK                                                            r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rwptr1[9]/opit_0/CLK
 clock pessimism                                         0.000       5.940                          
 clock uncertainty                                       0.150       6.090                          

 Hold time                                              -0.003       6.087                          

 Data required time                                                  6.087                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.087                          
 Data arrival time                                                  -3.227                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -2.860                          
====================================================================================================

====================================================================================================

Startpoint  : video_timing_data_m0/read_req/opit_0_inv_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/frame_fifo_read_m0/read_req_d0/opit_0_inv/D
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.361  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.205
  Launch Clock Delay      :  5.982
  Clock Pessimism Removal :  0.416

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                       199.992     199.992 r                        
 B5                                                      0.000     199.992 r       sys_clk (port)   
                                   net (fanout=1)        0.093     200.085         sys_clk          
 IOBD_0_298/DIN                    td                    0.898     200.983 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     200.983         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047     201.030 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029     202.059         _N23             
 USCM_74_104/CLK_USCM              td                    0.000     202.059 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=509)      1.651     203.710         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.389     204.099 r       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.368     204.467         video_clk_w      
 USCM_74_109/CLK_USCM              td                    0.000     204.467 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=185)      1.507     205.974         video_clk        
 CLMA_90_105/CLK                                                           r       video_timing_data_m0/read_req/opit_0_inv_L5Q_perm/CLK

 CLMA_90_105/Q0                    tco                   0.209     206.183 r       video_timing_data_m0/read_req/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.175     206.358         read_req         
 CLMA_90_104/M0                                                            r       frame_read_write_m0/frame_fifo_read_m0/read_req_d0/opit_0_inv/D

 Data arrival time                                                 206.358         Logic Levels: 0  
                                                                                   Logic: 0.209ns(54.427%), Route: 0.175ns(45.573%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                       200.000     200.000 r                        
 B5                                                      0.000     200.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093     200.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781     200.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     200.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041     200.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894     201.809         _N23             
 USCM_74_104/CLK_USCM              td                    0.000     201.809 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=509)      1.425     203.234         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.342     203.576 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.319     203.895         axi_clk          
 USCM_74_105/CLK_USCM              td                    0.000     203.895 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.310     205.205         ntclkbufg_1      
 CLMA_90_104/CLK                                                           r       frame_read_write_m0/frame_fifo_read_m0/read_req_d0/opit_0_inv/CLK
 clock pessimism                                         0.416     205.621                          
 clock uncertainty                                      -0.150     205.471                          

 Setup time                                             -0.027     205.444                          

 Data required time                                                205.444                          
----------------------------------------------------------------------------------------------------
 Data required time                                                205.444                          
 Data arrival time                                                -206.358                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.914                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rptr[8]/opit_0_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wrptr1[8]/opit_0/D
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.361  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.188
  Launch Clock Delay      :  5.965
  Clock Pessimism Removal :  0.416

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                       199.992     199.992 r                        
 B5                                                      0.000     199.992 r       sys_clk (port)   
                                   net (fanout=1)        0.093     200.085         sys_clk          
 IOBD_0_298/DIN                    td                    0.898     200.983 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     200.983         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047     201.030 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029     202.059         _N23             
 USCM_74_104/CLK_USCM              td                    0.000     202.059 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=509)      1.651     203.710         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.389     204.099 r       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.368     204.467         video_clk_w      
 USCM_74_109/CLK_USCM              td                    0.000     204.467 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=185)      1.490     205.957         video_clk        
 CLMA_66_92/CLK                                                            r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rptr[8]/opit_0_L5Q_perm/CLK

 CLMA_66_92/Q2                     tco                   0.209     206.166 r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rptr[8]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.175     206.341         frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rptr [8]
 CLMS_66_93/M2                                                             r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wrptr1[8]/opit_0/D

 Data arrival time                                                 206.341         Logic Levels: 0  
                                                                                   Logic: 0.209ns(54.427%), Route: 0.175ns(45.573%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                       200.000     200.000 r                        
 B5                                                      0.000     200.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093     200.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781     200.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     200.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041     200.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894     201.809         _N23             
 USCM_74_104/CLK_USCM              td                    0.000     201.809 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=509)      1.425     203.234         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.342     203.576 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.319     203.895         axi_clk          
 USCM_74_105/CLK_USCM              td                    0.000     203.895 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.293     205.188         ntclkbufg_1      
 CLMS_66_93/CLK                                                            r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wrptr1[8]/opit_0/CLK
 clock pessimism                                         0.416     205.604                          
 clock uncertainty                                      -0.150     205.454                          

 Setup time                                             -0.027     205.427                          

 Data required time                                                205.427                          
----------------------------------------------------------------------------------------------------
 Data required time                                                205.427                          
 Data arrival time                                                -206.341                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.914                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rptr[2]/opit_0_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wrptr1[2]/opit_0/D
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.361  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.174
  Launch Clock Delay      :  5.951
  Clock Pessimism Removal :  0.416

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                       199.992     199.992 r                        
 B5                                                      0.000     199.992 r       sys_clk (port)   
                                   net (fanout=1)        0.093     200.085         sys_clk          
 IOBD_0_298/DIN                    td                    0.898     200.983 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     200.983         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047     201.030 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029     202.059         _N23             
 USCM_74_104/CLK_USCM              td                    0.000     202.059 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=509)      1.651     203.710         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.389     204.099 r       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.368     204.467         video_clk_w      
 USCM_74_109/CLK_USCM              td                    0.000     204.467 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=185)      1.476     205.943         video_clk        
 CLMS_66_81/CLK                                                            r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rptr[2]/opit_0_L5Q_perm/CLK

 CLMS_66_81/Q0                     tco                   0.209     206.152 r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rptr[2]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.174     206.326         frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rptr [2]
 CLMA_66_80/M0                                                             r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wrptr1[2]/opit_0/D

 Data arrival time                                                 206.326         Logic Levels: 0  
                                                                                   Logic: 0.209ns(54.569%), Route: 0.174ns(45.431%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                       200.000     200.000 r                        
 B5                                                      0.000     200.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093     200.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781     200.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     200.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041     200.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894     201.809         _N23             
 USCM_74_104/CLK_USCM              td                    0.000     201.809 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=509)      1.425     203.234         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.342     203.576 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.319     203.895         axi_clk          
 USCM_74_105/CLK_USCM              td                    0.000     203.895 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.279     205.174         ntclkbufg_1      
 CLMA_66_80/CLK                                                            r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wrptr1[2]/opit_0/CLK
 clock pessimism                                         0.416     205.590                          
 clock uncertainty                                      -0.150     205.440                          

 Setup time                                             -0.027     205.413                          

 Data required time                                                205.413                          
----------------------------------------------------------------------------------------------------
 Data required time                                                205.413                          
 Data arrival time                                                -206.326                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.913                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rptr[9]/opit_0_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wrptr1[9]/opit_0/D
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.368  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.991
  Launch Clock Delay      :  5.207
  Clock Pessimism Removal :  -0.416

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781       0.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041       0.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894       1.809         _N23             
 USCM_74_104/CLK_USCM              td                    0.000       1.809 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=509)      1.425       3.234         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.339       3.573 r       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.319       3.892         video_clk_w      
 USCM_74_109/CLK_USCM              td                    0.000       3.892 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=185)      1.315       5.207         video_clk        
 CLMA_70_109/CLK                                                           r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rptr[9]/opit_0_L5Q_perm/CLK

 CLMA_70_109/Q0                    tco                   0.198       5.405 r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rptr[9]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.139       5.544         frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rptr [9]
 CLMA_70_108/M2                                                            r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wrptr1[9]/opit_0/D

 Data arrival time                                                   5.544         Logic Levels: 0  
                                                                                   Logic: 0.198ns(58.754%), Route: 0.139ns(41.246%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N23             
 USCM_74_104/CLK_USCM              td                    0.000       2.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=509)      1.651       3.718         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.393       4.111 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.368       4.479         axi_clk          
 USCM_74_105/CLK_USCM              td                    0.000       4.479 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.512       5.991         ntclkbufg_1      
 CLMA_70_108/CLK                                                           r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wrptr1[9]/opit_0/CLK
 clock pessimism                                        -0.416       5.575                          
 clock uncertainty                                       0.150       5.725                          

 Hold time                                              -0.003       5.722                          

 Data required time                                                  5.722                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.722                          
 Data arrival time                                                  -5.544                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.178                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rptr[6]/opit_0_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wrptr1[6]/opit_0/D
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.367  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.964
  Launch Clock Delay      :  5.181
  Clock Pessimism Removal :  -0.416

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781       0.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041       0.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894       1.809         _N23             
 USCM_74_104/CLK_USCM              td                    0.000       1.809 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=509)      1.425       3.234         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.339       3.573 r       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.319       3.892         video_clk_w      
 USCM_74_109/CLK_USCM              td                    0.000       3.892 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=185)      1.289       5.181         video_clk        
 CLMA_66_88/CLK                                                            r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rptr[6]/opit_0_L5Q_perm/CLK

 CLMA_66_88/Q1                     tco                   0.198       5.379 r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rptr[6]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.139       5.518         frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rptr [6]
 CLMS_66_89/M3                                                             r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wrptr1[6]/opit_0/D

 Data arrival time                                                   5.518         Logic Levels: 0  
                                                                                   Logic: 0.198ns(58.754%), Route: 0.139ns(41.246%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N23             
 USCM_74_104/CLK_USCM              td                    0.000       2.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=509)      1.651       3.718         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.393       4.111 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.368       4.479         axi_clk          
 USCM_74_105/CLK_USCM              td                    0.000       4.479 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.485       5.964         ntclkbufg_1      
 CLMS_66_89/CLK                                                            r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wrptr1[6]/opit_0/CLK
 clock pessimism                                        -0.416       5.548                          
 clock uncertainty                                       0.150       5.698                          

 Hold time                                              -0.003       5.695                          

 Data required time                                                  5.695                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.695                          
 Data arrival time                                                  -5.518                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.177                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rptr[2]/opit_0_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wrptr1[2]/opit_0/D
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.368  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.955
  Launch Clock Delay      :  5.171
  Clock Pessimism Removal :  -0.416

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781       0.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041       0.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894       1.809         _N23             
 USCM_74_104/CLK_USCM              td                    0.000       1.809 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=509)      1.425       3.234         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.339       3.573 r       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.319       3.892         video_clk_w      
 USCM_74_109/CLK_USCM              td                    0.000       3.892 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=185)      1.279       5.171         video_clk        
 CLMS_66_81/CLK                                                            r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rptr[2]/opit_0_L5Q_perm/CLK

 CLMS_66_81/Q0                     tco                   0.198       5.369 r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rptr[2]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.140       5.509         frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rptr [2]
 CLMA_66_80/M0                                                             r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wrptr1[2]/opit_0/D

 Data arrival time                                                   5.509         Logic Levels: 0  
                                                                                   Logic: 0.198ns(58.580%), Route: 0.140ns(41.420%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N23             
 USCM_74_104/CLK_USCM              td                    0.000       2.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=509)      1.651       3.718         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.393       4.111 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.368       4.479         axi_clk          
 USCM_74_105/CLK_USCM              td                    0.000       4.479 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.476       5.955         ntclkbufg_1      
 CLMA_66_80/CLK                                                            r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wrptr1[2]/opit_0/CLK
 clock pessimism                                        -0.416       5.539                          
 clock uncertainty                                       0.150       5.689                          

 Hold time                                              -0.003       5.686                          

 Data required time                                                  5.686                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.686                          
 Data arrival time                                                  -5.509                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.177                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/cnt[1]/opit_0_inv_A2Q21/CLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/PADDR[7]
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.201
  Launch Clock Delay      :  5.923
  Clock Pessimism Removal :  0.741

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N23             
 USCM_74_104/CLK_USCM              td                    0.000       2.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=509)      1.651       3.718         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.390       4.108 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.368       4.476         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_106/CLK_USCM              td                    0.000       4.476 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.447       5.923         ntclkbufg_0      
 CLMA_30_57/CLK                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/cnt[1]/opit_0_inv_A2Q21/CLK

 CLMA_30_57/Q0                     tco                   0.209       6.132 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/cnt[1]/opit_0_inv_A2Q21/Q0
                                   net (fanout=168)      0.392       6.524         u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/cnt [0]
 CLMA_30_73/Y0                     td                    0.308       6.832 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/N287_6/gateop_perm/Z
                                   net (fanout=4)        0.244       7.076         u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/_N6007
 CLMA_30_73/Y1                     td                    0.135       7.211 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/N287_7/gateop_perm/Z
                                   net (fanout=6)        0.359       7.570         u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/N287
 CLMA_26_76/Y0                     td                    0.131       7.701 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/N81_7[3]_3/gateop_perm/Z
                                   net (fanout=40)       0.493       8.194         u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/_N4865
 CLMA_30_101/Y0                    td                    0.297       8.491 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/N81_7[7]/gateop_perm/Z
                                   net (fanout=1)        1.687      10.178         u_ipsl_hmic_h_top/ddrc_paddr [7]
 HMEMC_16_1/SRB_IOL4_TX_DATA[1]                                            f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/PADDR[7]

 Data arrival time                                                  10.178         Logic Levels: 4  
                                                                                   Logic: 1.080ns(25.382%), Route: 3.175ns(74.618%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                        20.000      20.000 r                        
 B5                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      20.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781      20.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041      20.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894      21.809         _N23             
 USCM_74_104/CLK_USCM              td                    0.000      21.809 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=509)      1.425      23.234         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.340      23.574 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.319      23.893         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_106/CLK_USCM              td                    0.000      23.893 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.308      25.201         ntclkbufg_0      
 HMEMC_16_1/SRB_IOL4_CLK_SYS                                               r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/PCLK
 clock pessimism                                         0.741      25.942                          
 clock uncertainty                                      -0.150      25.792                          

 Setup time                                             -1.393      24.399                          

 Data required time                                                 24.399                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 24.399                          
 Data arrival time                                                 -10.178                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        14.221                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/cnt[1]/opit_0_inv_A2Q21/CLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/PADDR[9]
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.201
  Launch Clock Delay      :  5.923
  Clock Pessimism Removal :  0.741

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N23             
 USCM_74_104/CLK_USCM              td                    0.000       2.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=509)      1.651       3.718         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.390       4.108 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.368       4.476         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_106/CLK_USCM              td                    0.000       4.476 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.447       5.923         ntclkbufg_0      
 CLMA_30_57/CLK                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/cnt[1]/opit_0_inv_A2Q21/CLK

 CLMA_30_57/Q0                     tco                   0.209       6.132 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/cnt[1]/opit_0_inv_A2Q21/Q0
                                   net (fanout=168)      0.392       6.524         u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/cnt [0]
 CLMA_30_73/Y0                     td                    0.308       6.832 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/N287_6/gateop_perm/Z
                                   net (fanout=4)        0.244       7.076         u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/_N6007
 CLMA_30_73/Y1                     td                    0.135       7.211 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/N287_7/gateop_perm/Z
                                   net (fanout=6)        0.359       7.570         u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/N287
 CLMA_26_76/Y0                     td                    0.131       7.701 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/N81_7[3]_3/gateop_perm/Z
                                   net (fanout=40)       0.736       8.437         u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/_N4865
 CLMA_26_104/Y1                    td                    0.143       8.580 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/N81_7[9]/gateop_perm/Z
                                   net (fanout=1)        1.595      10.175         u_ipsl_hmic_h_top/ddrc_paddr [9]
 HMEMC_16_1/SRB_IOL4_MIPI_SW_DYN_I                                         f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/PADDR[9]

 Data arrival time                                                  10.175         Logic Levels: 4  
                                                                                   Logic: 0.926ns(21.778%), Route: 3.326ns(78.222%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                        20.000      20.000 r                        
 B5                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      20.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781      20.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041      20.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894      21.809         _N23             
 USCM_74_104/CLK_USCM              td                    0.000      21.809 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=509)      1.425      23.234         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.340      23.574 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.319      23.893         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_106/CLK_USCM              td                    0.000      23.893 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.308      25.201         ntclkbufg_0      
 HMEMC_16_1/SRB_IOL4_CLK_SYS                                               r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/PCLK
 clock pessimism                                         0.741      25.942                          
 clock uncertainty                                      -0.150      25.792                          

 Setup time                                             -1.248      24.544                          

 Data required time                                                 24.544                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 24.544                          
 Data arrival time                                                 -10.175                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        14.369                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/cnt[1]/opit_0_inv_A2Q21/CLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/PADDR[8]
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.201
  Launch Clock Delay      :  5.923
  Clock Pessimism Removal :  0.741

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N23             
 USCM_74_104/CLK_USCM              td                    0.000       2.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=509)      1.651       3.718         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.390       4.108 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.368       4.476         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_106/CLK_USCM              td                    0.000       4.476 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.447       5.923         ntclkbufg_0      
 CLMA_30_57/CLK                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/cnt[1]/opit_0_inv_A2Q21/CLK

 CLMA_30_57/Q0                     tco                   0.209       6.132 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/cnt[1]/opit_0_inv_A2Q21/Q0
                                   net (fanout=168)      0.392       6.524         u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/cnt [0]
 CLMA_30_73/Y0                     td                    0.308       6.832 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/N287_6/gateop_perm/Z
                                   net (fanout=4)        0.244       7.076         u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/_N6007
 CLMA_30_73/Y1                     td                    0.135       7.211 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/N287_7/gateop_perm/Z
                                   net (fanout=6)        0.359       7.570         u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/N287
 CLMA_26_76/Y0                     td                    0.131       7.701 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/N81_7[3]_3/gateop_perm/Z
                                   net (fanout=40)       0.729       8.430         u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/_N4865
 CLMA_30_105/Y2                    td                    0.227       8.657 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/N81_7[8]/gateop_perm/Z
                                   net (fanout=1)        1.383      10.040         u_ipsl_hmic_h_top/ddrc_paddr [8]
 HMEMC_16_1/SRB_IOL4_TX_DATA[0]                                            f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/PADDR[8]

 Data arrival time                                                  10.040         Logic Levels: 4  
                                                                                   Logic: 1.010ns(24.532%), Route: 3.107ns(75.468%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                        20.000      20.000 r                        
 B5                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      20.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781      20.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041      20.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894      21.809         _N23             
 USCM_74_104/CLK_USCM              td                    0.000      21.809 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=509)      1.425      23.234         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.340      23.574 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.319      23.893         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_106/CLK_USCM              td                    0.000      23.893 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.308      25.201         ntclkbufg_0      
 HMEMC_16_1/SRB_IOL4_CLK_SYS                                               r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/PCLK
 clock pessimism                                         0.741      25.942                          
 clock uncertainty                                      -0.150      25.792                          

 Setup time                                             -1.263      24.529                          

 Data required time                                                 24.529                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 24.529                          
 Data arrival time                                                 -10.040                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        14.489                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/dll_lock_d[0]/opit_0_inv/CLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/dll_lock_d[1]/opit_0_inv/D
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.201  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.981
  Launch Clock Delay      :  5.197
  Clock Pessimism Removal :  -0.583

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781       0.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041       0.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894       1.809         _N23             
 USCM_74_104/CLK_USCM              td                    0.000       1.809 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=509)      1.425       3.234         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.340       3.574 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.319       3.893         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_106/CLK_USCM              td                    0.000       3.893 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.304       5.197         ntclkbufg_0      
 CLMA_38_116/CLK                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/dll_lock_d[0]/opit_0_inv/CLK

 CLMA_38_116/Q0                    tco                   0.198       5.395 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/dll_lock_d[0]/opit_0_inv/Q
                                   net (fanout=1)        0.246       5.641         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/dll_lock_d [0]
 CLMA_38_124/M1                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/dll_lock_d[1]/opit_0_inv/D

 Data arrival time                                                   5.641         Logic Levels: 0  
                                                                                   Logic: 0.198ns(44.595%), Route: 0.246ns(55.405%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N23             
 USCM_74_104/CLK_USCM              td                    0.000       2.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=509)      1.651       3.718         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.390       4.108 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.368       4.476         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_106/CLK_USCM              td                    0.000       4.476 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.505       5.981         ntclkbufg_0      
 CLMA_38_124/CLK                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/dll_lock_d[1]/opit_0_inv/CLK
 clock pessimism                                        -0.583       5.398                          
 clock uncertainty                                       0.000       5.398                          

 Hold time                                              -0.003       5.395                          

 Data required time                                                  5.395                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.395                          
 Data arrival time                                                  -5.641                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.246                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/state_7/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/srb_iol_rst/opit_0_inv/D
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.027  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.972
  Launch Clock Delay      :  5.192
  Clock Pessimism Removal :  -0.753

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781       0.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041       0.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894       1.809         _N23             
 USCM_74_104/CLK_USCM              td                    0.000       1.809 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=509)      1.425       3.234         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.340       3.574 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.319       3.893         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_106/CLK_USCM              td                    0.000       3.893 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.299       5.192         ntclkbufg_0      
 CLMS_38_133/CLK                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/state_7/opit_0_inv_L5Q_perm/CLK

 CLMS_38_133/Q0                    tco                   0.198       5.390 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/state_7/opit_0_inv_L5Q_perm/Q
                                   net (fanout=6)        0.143       5.533         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/state_7
 CLMA_38_132/M2                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/srb_iol_rst/opit_0_inv/D

 Data arrival time                                                   5.533         Logic Levels: 0  
                                                                                   Logic: 0.198ns(58.065%), Route: 0.143ns(41.935%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N23             
 USCM_74_104/CLK_USCM              td                    0.000       2.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=509)      1.651       3.718         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.390       4.108 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.368       4.476         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_106/CLK_USCM              td                    0.000       4.476 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.496       5.972         ntclkbufg_0      
 CLMA_38_132/CLK                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/srb_iol_rst/opit_0_inv/CLK
 clock pessimism                                        -0.753       5.219                          
 clock uncertainty                                       0.000       5.219                          

 Hold time                                              -0.003       5.216                          

 Data required time                                                  5.216                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.216                          
 Data arrival time                                                  -5.533                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.317                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/dll_update_d[0]/opit_0_inv/CLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/dll_update_d[1]/opit_0_inv/D
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.959
  Launch Clock Delay      :  5.179
  Clock Pessimism Removal :  -0.779

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781       0.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041       0.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894       1.809         _N23             
 USCM_74_104/CLK_USCM              td                    0.000       1.809 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=509)      1.425       3.234         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.340       3.574 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.319       3.893         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_106/CLK_USCM              td                    0.000       3.893 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.286       5.179         ntclkbufg_0      
 CLMS_26_153/CLK                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/dll_update_d[0]/opit_0_inv/CLK

 CLMS_26_153/Q0                    tco                   0.198       5.377 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/dll_update_d[0]/opit_0_inv/Q
                                   net (fanout=1)        0.139       5.516         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/dll_update_d [0]
 CLMS_26_153/M2                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/dll_update_d[1]/opit_0_inv/D

 Data arrival time                                                   5.516         Logic Levels: 0  
                                                                                   Logic: 0.198ns(58.754%), Route: 0.139ns(41.246%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N23             
 USCM_74_104/CLK_USCM              td                    0.000       2.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=509)      1.651       3.718         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.390       4.108 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.368       4.476         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_106/CLK_USCM              td                    0.000       4.476 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.483       5.959         ntclkbufg_0      
 CLMS_26_153/CLK                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/dll_update_d[1]/opit_0_inv/CLK
 clock pessimism                                        -0.779       5.180                          
 clock uncertainty                                       0.000       5.180                          

 Hold time                                              -0.003       5.177                          

 Data required time                                                  5.177                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.177                          
 Data arrival time                                                  -5.516                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.339                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/state_1/opit_0_inv_L5Q_perm/CE
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.879  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.179
  Launch Clock Delay      :  4.784
  Clock Pessimism Removal :  0.484

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                        15.000      15.000 r                        
 B5                                                      0.000      15.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      15.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898      15.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      15.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047      16.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029      17.067         _N23             
 USCM_74_104/CLK_USCM              td                    0.000      17.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=509)      1.651      18.718         sys_clk_g        
 PLL_82_71/CLK_OUT0_WL             td                    0.403      19.121 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.419      19.540         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.244      19.784 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.000      19.784         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
 IOCKDIV_6_64/CLK_IODIV            td                    0.000      19.784 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.000      19.784         u_ipsl_hmic_h_top/ddrc_core_clk
 HMEMC_16_1/CLK_PLL                                                        r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN

 HMEMC_16_1/SRB_IOL29_RX_DATA[5]   tco                   1.291      21.075 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DLL_UPDATE_REQ
                                   net (fanout=4)        0.372      21.447         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/dll_update_req
 CLMA_26_88/Y2                     td                    0.132      21.579 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/N77_8/gateop_perm/Z
                                   net (fanout=3)        0.198      21.777         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/N77
 CLMA_26_88/CECO                   td                    0.094      21.871 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/state_3/opit_0_inv_L5Q_perm/CEOUT
                                   net (fanout=1)        0.000      21.871         _N339            
 CLMA_26_92/CECI                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/state_1/opit_0_inv_L5Q_perm/CE

 Data arrival time                                                  21.871         Logic Levels: 2  
                                                                                   Logic: 1.517ns(72.688%), Route: 0.570ns(27.312%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                        20.000      20.000 r                        
 B5                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      20.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781      20.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041      20.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894      21.809         _N23             
 USCM_74_104/CLK_USCM              td                    0.000      21.809 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=509)      1.425      23.234         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.340      23.574 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.319      23.893         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_106/CLK_USCM              td                    0.000      23.893 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.286      25.179         ntclkbufg_0      
 CLMA_26_92/CLK                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/state_1/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.484      25.663                          
 clock uncertainty                                      -0.150      25.513                          

 Setup time                                             -0.233      25.280                          

 Data required time                                                 25.280                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 25.280                          
 Data arrival time                                                 -21.871                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.409                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/state_0/opit_0_inv_L5Q_perm/CE
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.875  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.175
  Launch Clock Delay      :  4.784
  Clock Pessimism Removal :  0.484

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                        15.000      15.000 r                        
 B5                                                      0.000      15.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      15.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898      15.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      15.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047      16.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029      17.067         _N23             
 USCM_74_104/CLK_USCM              td                    0.000      17.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=509)      1.651      18.718         sys_clk_g        
 PLL_82_71/CLK_OUT0_WL             td                    0.403      19.121 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.419      19.540         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.244      19.784 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.000      19.784         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
 IOCKDIV_6_64/CLK_IODIV            td                    0.000      19.784 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.000      19.784         u_ipsl_hmic_h_top/ddrc_core_clk
 HMEMC_16_1/CLK_PLL                                                        r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN

 HMEMC_16_1/SRB_IOL29_RX_DATA[5]   tco                   1.291      21.075 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DLL_UPDATE_REQ
                                   net (fanout=4)        0.372      21.447         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/dll_update_req
 CLMA_26_88/Y2                     td                    0.132      21.579 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/N77_8/gateop_perm/Z
                                   net (fanout=3)        0.198      21.777         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/N77
 CLMA_26_88/CE                                                             r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/state_0/opit_0_inv_L5Q_perm/CE

 Data arrival time                                                  21.777         Logic Levels: 1  
                                                                                   Logic: 1.423ns(71.400%), Route: 0.570ns(28.600%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                        20.000      20.000 r                        
 B5                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      20.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781      20.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041      20.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894      21.809         _N23             
 USCM_74_104/CLK_USCM              td                    0.000      21.809 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=509)      1.425      23.234         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.340      23.574 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.319      23.893         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_106/CLK_USCM              td                    0.000      23.893 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.282      25.175         ntclkbufg_0      
 CLMA_26_88/CLK                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/state_0/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.484      25.659                          
 clock uncertainty                                      -0.150      25.509                          

 Setup time                                             -0.223      25.286                          

 Data required time                                                 25.286                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 25.286                          
 Data arrival time                                                 -21.777                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.509                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/state_3/opit_0_inv_L5Q_perm/CE
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.875  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.175
  Launch Clock Delay      :  4.784
  Clock Pessimism Removal :  0.484

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                        15.000      15.000 r                        
 B5                                                      0.000      15.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      15.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898      15.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      15.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047      16.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029      17.067         _N23             
 USCM_74_104/CLK_USCM              td                    0.000      17.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=509)      1.651      18.718         sys_clk_g        
 PLL_82_71/CLK_OUT0_WL             td                    0.403      19.121 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.419      19.540         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.244      19.784 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.000      19.784         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
 IOCKDIV_6_64/CLK_IODIV            td                    0.000      19.784 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.000      19.784         u_ipsl_hmic_h_top/ddrc_core_clk
 HMEMC_16_1/CLK_PLL                                                        r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN

 HMEMC_16_1/SRB_IOL29_RX_DATA[5]   tco                   1.291      21.075 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DLL_UPDATE_REQ
                                   net (fanout=4)        0.372      21.447         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/dll_update_req
 CLMA_26_88/Y2                     td                    0.132      21.579 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/N77_8/gateop_perm/Z
                                   net (fanout=3)        0.198      21.777         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/N77
 CLMA_26_88/CE                                                             r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/state_3/opit_0_inv_L5Q_perm/CE

 Data arrival time                                                  21.777         Logic Levels: 1  
                                                                                   Logic: 1.423ns(71.400%), Route: 0.570ns(28.600%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                        20.000      20.000 r                        
 B5                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      20.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781      20.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041      20.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894      21.809         _N23             
 USCM_74_104/CLK_USCM              td                    0.000      21.809 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=509)      1.425      23.234         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.340      23.574 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.319      23.893         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_106/CLK_USCM              td                    0.000      23.893 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.282      25.175         ntclkbufg_0      
 CLMA_26_88/CLK                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/state_3/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.484      25.659                          
 clock uncertainty                                      -0.150      25.509                          

 Setup time                                             -0.223      25.286                          

 Data required time                                                 25.286                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 25.286                          
 Data arrival time                                                 -21.777                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.509                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/update_start/opit_0_inv_L5Q_perm/L4
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    1.305  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.950
  Launch Clock Delay      :  4.161
  Clock Pessimism Removal :  -0.484

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                        20.000      20.000 r                        
 B5                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      20.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781      20.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041      20.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894      21.809         _N23             
 USCM_74_104/CLK_USCM              td                    0.000      21.809 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=509)      1.425      23.234         sys_clk_g        
 PLL_82_71/CLK_OUT0_WL             td                    0.350      23.584 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.364      23.948         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.213      24.161 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.000      24.161         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
 IOCKDIV_6_64/CLK_IODIV            td                    0.000      24.161 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.000      24.161         u_ipsl_hmic_h_top/ddrc_core_clk
 HMEMC_16_1/CLK_PLL                                                        r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN

 HMEMC_16_1/SRB_IOL29_RX_DATA[6]   tco                   0.987      25.148 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_UPDATE_DONE
                                   net (fanout=2)        0.358      25.506         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/ddrphy_update_done
 CLMS_26_85/A4                                                             f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/update_start/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                  25.506         Logic Levels: 0  
                                                                                   Logic: 0.987ns(73.383%), Route: 0.358ns(26.617%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                        20.000      20.000 r                        
 B5                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      20.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898      20.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047      21.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029      22.067         _N23             
 USCM_74_104/CLK_USCM              td                    0.000      22.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=509)      1.651      23.718         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.390      24.108 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.368      24.476         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_106/CLK_USCM              td                    0.000      24.476 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.474      25.950         ntclkbufg_0      
 CLMS_26_85/CLK                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/update_start/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.484      25.466                          
 clock uncertainty                                       0.150      25.616                          

 Hold time                                              -0.055      25.561                          

 Data required time                                                 25.561                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 25.561                          
 Data arrival time                                                 -25.506                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.055                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/state_1/opit_0_inv_L5Q_perm/L4
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    1.314  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.959
  Launch Clock Delay      :  4.161
  Clock Pessimism Removal :  -0.484

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                        20.000      20.000 r                        
 B5                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      20.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781      20.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041      20.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894      21.809         _N23             
 USCM_74_104/CLK_USCM              td                    0.000      21.809 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=509)      1.425      23.234         sys_clk_g        
 PLL_82_71/CLK_OUT0_WL             td                    0.350      23.584 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.364      23.948         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.213      24.161 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.000      24.161         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
 IOCKDIV_6_64/CLK_IODIV            td                    0.000      24.161 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.000      24.161         u_ipsl_hmic_h_top/ddrc_core_clk
 HMEMC_16_1/CLK_PLL                                                        r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN

 HMEMC_16_1/SRB_IOL29_RX_DATA[5]   tco                   1.030      25.191 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DLL_UPDATE_REQ
                                   net (fanout=4)        0.361      25.552         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/dll_update_req
 CLMA_26_92/A4                                                             f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/state_1/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                  25.552         Logic Levels: 0  
                                                                                   Logic: 1.030ns(74.047%), Route: 0.361ns(25.953%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                        20.000      20.000 r                        
 B5                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      20.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898      20.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047      21.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029      22.067         _N23             
 USCM_74_104/CLK_USCM              td                    0.000      22.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=509)      1.651      23.718         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.390      24.108 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.368      24.476         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_106/CLK_USCM              td                    0.000      24.476 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.483      25.959         ntclkbufg_0      
 CLMA_26_92/CLK                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/state_1/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.484      25.475                          
 clock uncertainty                                       0.150      25.625                          

 Hold time                                              -0.055      25.570                          

 Data required time                                                 25.570                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 25.570                          
 Data arrival time                                                 -25.552                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.018                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/state_0/opit_0_inv_L5Q_perm/L4
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    1.309  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.954
  Launch Clock Delay      :  4.161
  Clock Pessimism Removal :  -0.484

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                        20.000      20.000 r                        
 B5                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      20.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781      20.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041      20.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894      21.809         _N23             
 USCM_74_104/CLK_USCM              td                    0.000      21.809 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=509)      1.425      23.234         sys_clk_g        
 PLL_82_71/CLK_OUT0_WL             td                    0.350      23.584 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.364      23.948         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.213      24.161 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.000      24.161         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
 IOCKDIV_6_64/CLK_IODIV            td                    0.000      24.161 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.000      24.161         u_ipsl_hmic_h_top/ddrc_core_clk
 HMEMC_16_1/CLK_PLL                                                        r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN

 HMEMC_16_1/SRB_IOL29_RX_DATA[5]   tco                   1.030      25.191 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DLL_UPDATE_REQ
                                   net (fanout=4)        0.361      25.552         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/dll_update_req
 CLMA_26_88/D4                                                             f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/state_0/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                  25.552         Logic Levels: 0  
                                                                                   Logic: 1.030ns(74.047%), Route: 0.361ns(25.953%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                        20.000      20.000 r                        
 B5                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      20.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898      20.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047      21.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029      22.067         _N23             
 USCM_74_104/CLK_USCM              td                    0.000      22.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=509)      1.651      23.718         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.390      24.108 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.368      24.476         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_106/CLK_USCM              td                    0.000      24.476 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.478      25.954         ntclkbufg_0      
 CLMA_26_88/CLK                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/state_0/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.484      25.470                          
 clock uncertainty                                       0.150      25.620                          

 Hold time                                              -0.056      25.564                          

 Data required time                                                 25.564                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 25.564                          
 Data arrival time                                                 -25.552                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.012                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/opit_0/IOCLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/gateop_inv_IO/IFIFO_RADDR[0]
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.221
  Launch Clock Delay      :  4.843
  Clock Pessimism Removal :  0.623

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N23             
 USCM_74_104/CLK_USCM              td                    0.000       2.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=509)      1.651       3.718         sys_clk_g        
 PLL_82_71/CLK_OUT0_WL             td                    0.403       4.121 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.419       4.540         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.244       4.784 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.059       4.843         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
 DQSL_6_24/CLK_IO                                                          r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/opit_0/IOCLK

 DQSL_6_24/IFIFO_RADDR[0]          tco                   0.436       5.279 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/opit_0/IFIFO_RADDR[0]
                                   net (fanout=8)        0.000       5.279         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs_ififo_rpoint_0 [0]
 IOL_7_10/IFIFO_RADDR[0]                                                   r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/gateop_inv_IO/IFIFO_RADDR[0]

 Data arrival time                                                   5.279         Logic Levels: 0  
                                                                                   Logic: 0.436ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         2.500       2.500 r                        
 B5                                                      0.000       2.500 r       sys_clk (port)   
                                   net (fanout=1)        0.093       2.593         sys_clk          
 IOBD_0_298/DIN                    td                    0.781       3.374 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.374         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041       3.415 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894       4.309         _N23             
 USCM_74_104/CLK_USCM              td                    0.000       4.309 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=509)      1.425       5.734         sys_clk_g        
 PLL_82_71/CLK_OUT0_WL             td                    0.350       6.084 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.364       6.448         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.213       6.661 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.060       6.721         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
 IOL_7_10/CLK_IO                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/gateop_inv_IO/DESCLK
 clock pessimism                                         0.623       7.344                          
 clock uncertainty                                      -0.150       7.194                          

 Setup time                                             -0.065       7.129                          

 Data required time                                                  7.129                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.129                          
 Data arrival time                                                  -5.279                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.850                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/opit_0/IOCLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/gateop_inv_IO/IFIFO_RADDR[1]
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.221
  Launch Clock Delay      :  4.843
  Clock Pessimism Removal :  0.623

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N23             
 USCM_74_104/CLK_USCM              td                    0.000       2.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=509)      1.651       3.718         sys_clk_g        
 PLL_82_71/CLK_OUT0_WL             td                    0.403       4.121 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.419       4.540         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.244       4.784 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.059       4.843         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
 DQSL_6_24/CLK_IO                                                          r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/opit_0/IOCLK

 DQSL_6_24/IFIFO_RADDR[1]          tco                   0.436       5.279 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/opit_0/IFIFO_RADDR[1]
                                   net (fanout=8)        0.000       5.279         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs_ififo_rpoint_0 [1]
 IOL_7_10/IFIFO_RADDR[1]                                                   r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/gateop_inv_IO/IFIFO_RADDR[1]

 Data arrival time                                                   5.279         Logic Levels: 0  
                                                                                   Logic: 0.436ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         2.500       2.500 r                        
 B5                                                      0.000       2.500 r       sys_clk (port)   
                                   net (fanout=1)        0.093       2.593         sys_clk          
 IOBD_0_298/DIN                    td                    0.781       3.374 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.374         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041       3.415 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894       4.309         _N23             
 USCM_74_104/CLK_USCM              td                    0.000       4.309 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=509)      1.425       5.734         sys_clk_g        
 PLL_82_71/CLK_OUT0_WL             td                    0.350       6.084 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.364       6.448         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.213       6.661 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.060       6.721         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
 IOL_7_10/CLK_IO                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/gateop_inv_IO/DESCLK
 clock pessimism                                         0.623       7.344                          
 clock uncertainty                                      -0.150       7.194                          

 Setup time                                             -0.065       7.129                          

 Data required time                                                  7.129                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.129                          
 Data arrival time                                                  -5.279                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.850                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/opit_0/IOCLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/gateop_inv_IO/IFIFO_RADDR[2]
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.221
  Launch Clock Delay      :  4.843
  Clock Pessimism Removal :  0.623

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N23             
 USCM_74_104/CLK_USCM              td                    0.000       2.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=509)      1.651       3.718         sys_clk_g        
 PLL_82_71/CLK_OUT0_WL             td                    0.403       4.121 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.419       4.540         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.244       4.784 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.059       4.843         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
 DQSL_6_24/CLK_IO                                                          r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/opit_0/IOCLK

 DQSL_6_24/IFIFO_RADDR[2]          tco                   0.436       5.279 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/opit_0/IFIFO_RADDR[2]
                                   net (fanout=8)        0.000       5.279         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs_ififo_rpoint_0 [2]
 IOL_7_10/IFIFO_RADDR[2]                                                   r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/gateop_inv_IO/IFIFO_RADDR[2]

 Data arrival time                                                   5.279         Logic Levels: 0  
                                                                                   Logic: 0.436ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         2.500       2.500 r                        
 B5                                                      0.000       2.500 r       sys_clk (port)   
                                   net (fanout=1)        0.093       2.593         sys_clk          
 IOBD_0_298/DIN                    td                    0.781       3.374 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.374         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041       3.415 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894       4.309         _N23             
 USCM_74_104/CLK_USCM              td                    0.000       4.309 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=509)      1.425       5.734         sys_clk_g        
 PLL_82_71/CLK_OUT0_WL             td                    0.350       6.084 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.364       6.448         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.213       6.661 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.060       6.721         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
 IOL_7_10/CLK_IO                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/gateop_inv_IO/DESCLK
 clock pessimism                                         0.623       7.344                          
 clock uncertainty                                      -0.150       7.194                          

 Setup time                                             -0.065       7.129                          

 Data required time                                                  7.129                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.129                          
 Data arrival time                                                  -5.279                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.850                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/opit_0/IOCLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/gateop_inv_IO/IFIFO_RADDR[0]
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.030  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.864
  Launch Clock Delay      :  4.211
  Clock Pessimism Removal :  -0.623

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781       0.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041       0.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894       1.809         _N23             
 USCM_74_104/CLK_USCM              td                    0.000       1.809 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=509)      1.425       3.234         sys_clk_g        
 PLL_82_71/CLK_OUT0_WL             td                    0.350       3.584 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.364       3.948         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.213       4.161 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.050       4.211         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
 DQSL_6_24/CLK_IO                                                          r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/opit_0/IOCLK

 DQSL_6_24/IFIFO_RADDR[0]          tco                   0.361       4.572 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/opit_0/IFIFO_RADDR[0]
                                   net (fanout=8)        0.000       4.572         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs_ififo_rpoint_0 [0]
 IOL_7_10/IFIFO_RADDR[0]                                                   r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/gateop_inv_IO/IFIFO_RADDR[0]

 Data arrival time                                                   4.572         Logic Levels: 0  
                                                                                   Logic: 0.361ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N23             
 USCM_74_104/CLK_USCM              td                    0.000       2.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=509)      1.651       3.718         sys_clk_g        
 PLL_82_71/CLK_OUT0_WL             td                    0.403       4.121 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.419       4.540         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.244       4.784 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.080       4.864         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
 IOL_7_10/CLK_IO                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/gateop_inv_IO/DESCLK
 clock pessimism                                        -0.623       4.241                          
 clock uncertainty                                       0.000       4.241                          

 Hold time                                              -0.043       4.198                          

 Data required time                                                  4.198                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.198                          
 Data arrival time                                                  -4.572                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.374                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/opit_0/IOCLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/gateop_inv_IO/IFIFO_RADDR[1]
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.030  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.864
  Launch Clock Delay      :  4.211
  Clock Pessimism Removal :  -0.623

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781       0.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041       0.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894       1.809         _N23             
 USCM_74_104/CLK_USCM              td                    0.000       1.809 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=509)      1.425       3.234         sys_clk_g        
 PLL_82_71/CLK_OUT0_WL             td                    0.350       3.584 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.364       3.948         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.213       4.161 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.050       4.211         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
 DQSL_6_24/CLK_IO                                                          r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/opit_0/IOCLK

 DQSL_6_24/IFIFO_RADDR[1]          tco                   0.361       4.572 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/opit_0/IFIFO_RADDR[1]
                                   net (fanout=8)        0.000       4.572         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs_ififo_rpoint_0 [1]
 IOL_7_10/IFIFO_RADDR[1]                                                   r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/gateop_inv_IO/IFIFO_RADDR[1]

 Data arrival time                                                   4.572         Logic Levels: 0  
                                                                                   Logic: 0.361ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N23             
 USCM_74_104/CLK_USCM              td                    0.000       2.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=509)      1.651       3.718         sys_clk_g        
 PLL_82_71/CLK_OUT0_WL             td                    0.403       4.121 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.419       4.540         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.244       4.784 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.080       4.864         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
 IOL_7_10/CLK_IO                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/gateop_inv_IO/DESCLK
 clock pessimism                                        -0.623       4.241                          
 clock uncertainty                                       0.000       4.241                          

 Hold time                                              -0.043       4.198                          

 Data required time                                                  4.198                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.198                          
 Data arrival time                                                  -4.572                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.374                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/opit_0/IOCLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/gateop_inv_IO/IFIFO_RADDR[2]
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.030  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.864
  Launch Clock Delay      :  4.211
  Clock Pessimism Removal :  -0.623

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781       0.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041       0.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894       1.809         _N23             
 USCM_74_104/CLK_USCM              td                    0.000       1.809 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=509)      1.425       3.234         sys_clk_g        
 PLL_82_71/CLK_OUT0_WL             td                    0.350       3.584 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.364       3.948         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.213       4.161 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.050       4.211         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
 DQSL_6_24/CLK_IO                                                          r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/opit_0/IOCLK

 DQSL_6_24/IFIFO_RADDR[2]          tco                   0.361       4.572 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/opit_0/IFIFO_RADDR[2]
                                   net (fanout=8)        0.000       4.572         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs_ififo_rpoint_0 [2]
 IOL_7_10/IFIFO_RADDR[2]                                                   r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/gateop_inv_IO/IFIFO_RADDR[2]

 Data arrival time                                                   4.572         Logic Levels: 0  
                                                                                   Logic: 0.361ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N23             
 USCM_74_104/CLK_USCM              td                    0.000       2.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=509)      1.651       3.718         sys_clk_g        
 PLL_82_71/CLK_OUT0_WL             td                    0.403       4.121 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.419       4.540         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.244       4.784 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.080       4.864         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
 IOL_7_10/CLK_IO                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/gateop_inv_IO/DESCLK
 clock pessimism                                        -0.623       4.241                          
 clock uncertainty                                       0.000       4.241                          

 Hold time                                              -0.043       4.198                          

 Data required time                                                  4.198                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.198                          
 Data arrival time                                                  -4.572                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.374                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/ddrphy_update_type[0]/opit_0_inv/CLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_UPDATE_TYPE[0]
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -1.328  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.161
  Launch Clock Delay      :  5.973
  Clock Pessimism Removal :  0.484

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N23             
 USCM_74_104/CLK_USCM              td                    0.000       2.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=509)      1.651       3.718         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.390       4.108 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.368       4.476         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_106/CLK_USCM              td                    0.000       4.476 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.497       5.973         ntclkbufg_0      
 CLMS_26_105/CLK                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/ddrphy_update_type[0]/opit_0_inv/CLK

 CLMS_26_105/Q1                    tco                   0.209       6.182 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/ddrphy_update_type[0]/opit_0_inv/Q
                                   net (fanout=1)        0.477       6.659         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/ddrphy_update_type [0]
 HMEMC_16_1/SRB_IOL22_TX_DATA[7]                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_UPDATE_TYPE[0]

 Data arrival time                                                   6.659         Logic Levels: 0  
                                                                                   Logic: 0.209ns(30.466%), Route: 0.477ns(69.534%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                         5.000       5.000 r                        
 B5                                                      0.000       5.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       5.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781       5.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       5.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041       5.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894       6.809         _N23             
 USCM_74_104/CLK_USCM              td                    0.000       6.809 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=509)      1.425       8.234         sys_clk_g        
 PLL_82_71/CLK_OUT0_WL             td                    0.350       8.584 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.364       8.948         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.213       9.161 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.000       9.161         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
 IOCKDIV_6_64/CLK_IODIV            td                    0.000       9.161 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.000       9.161         u_ipsl_hmic_h_top/ddrc_core_clk
 HMEMC_16_1/CLK_PLL                                                        r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN
 clock pessimism                                         0.484       9.645                          
 clock uncertainty                                      -0.150       9.495                          

 Setup time                                             -0.588       8.907                          

 Data required time                                                  8.907                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  8.907                          
 Data arrival time                                                  -6.659                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.248                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_training_ctrl/srb_dqs_rst_training_d/opit_0_inv/CLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_RST_ACK
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -1.315  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.161
  Launch Clock Delay      :  5.960
  Clock Pessimism Removal :  0.484

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N23             
 USCM_74_104/CLK_USCM              td                    0.000       2.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=509)      1.651       3.718         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.390       4.108 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.368       4.476         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_106/CLK_USCM              td                    0.000       4.476 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.484       5.960         ntclkbufg_0      
 CLMA_30_96/CLK                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_training_ctrl/srb_dqs_rst_training_d/opit_0_inv/CLK

 CLMA_30_96/Q2                     tco                   0.209       6.169 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_training_ctrl/srb_dqs_rst_training_d/opit_0_inv/Q
                                   net (fanout=1)        0.355       6.524         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_training_ctrl/srb_dqs_rst_training_d
 CLMA_26_92/Y1                     td                    0.167       6.691 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_training_ctrl/N20/gateop_perm/Z
                                   net (fanout=1)        0.481       7.172         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/ddrphy_rst_ack
 HMEMC_16_1/SRB_IOL22_TX_DATA[0]                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_RST_ACK

 Data arrival time                                                   7.172         Logic Levels: 1  
                                                                                   Logic: 0.376ns(31.023%), Route: 0.836ns(68.977%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                         5.000       5.000 r                        
 B5                                                      0.000       5.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       5.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781       5.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       5.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041       5.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894       6.809         _N23             
 USCM_74_104/CLK_USCM              td                    0.000       6.809 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=509)      1.425       8.234         sys_clk_g        
 PLL_82_71/CLK_OUT0_WL             td                    0.350       8.584 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.364       8.948         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.213       9.161 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.000       9.161         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
 IOCKDIV_6_64/CLK_IODIV            td                    0.000       9.161 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.000       9.161         u_ipsl_hmic_h_top/ddrc_core_clk
 HMEMC_16_1/CLK_PLL                                                        r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN
 clock pessimism                                         0.484       9.645                          
 clock uncertainty                                      -0.150       9.495                          

 Setup time                                             -0.051       9.444                          

 Data required time                                                  9.444                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  9.444                          
 Data arrival time                                                  -7.172                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.272                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/ddrphy_update_type[1]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_UPDATE_TYPE[1]
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -1.328  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.161
  Launch Clock Delay      :  5.973
  Clock Pessimism Removal :  0.484

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N23             
 USCM_74_104/CLK_USCM              td                    0.000       2.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=509)      1.651       3.718         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.390       4.108 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.368       4.476         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_106/CLK_USCM              td                    0.000       4.476 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.497       5.973         ntclkbufg_0      
 CLMS_26_105/CLK                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/ddrphy_update_type[1]/opit_0_inv_L5Q_perm/CLK

 CLMS_26_105/Q0                    tco                   0.209       6.182 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/ddrphy_update_type[1]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        0.474       6.656         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/ddrphy_update_type [1]
 HMEMC_16_1/SRB_IOL22_TX_DATA[6]                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_UPDATE_TYPE[1]

 Data arrival time                                                   6.656         Logic Levels: 0  
                                                                                   Logic: 0.209ns(30.600%), Route: 0.474ns(69.400%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                         5.000       5.000 r                        
 B5                                                      0.000       5.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       5.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781       5.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       5.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041       5.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894       6.809         _N23             
 USCM_74_104/CLK_USCM              td                    0.000       6.809 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=509)      1.425       8.234         sys_clk_g        
 PLL_82_71/CLK_OUT0_WL             td                    0.350       8.584 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.364       8.948         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.213       9.161 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.000       9.161         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
 IOCKDIV_6_64/CLK_IODIV            td                    0.000       9.161 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.000       9.161         u_ipsl_hmic_h_top/ddrc_core_clk
 HMEMC_16_1/CLK_PLL                                                        r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN
 clock pessimism                                         0.484       9.645                          
 clock uncertainty                                      -0.150       9.495                          

 Setup time                                             -0.541       8.954                          

 Data required time                                                  8.954                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  8.954                          
 Data arrival time                                                  -6.656                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.298                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/update_start/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_UPDATE
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    -0.870  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.784
  Launch Clock Delay      :  5.170
  Clock Pessimism Removal :  -0.484

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781       0.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041       0.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894       1.809         _N23             
 USCM_74_104/CLK_USCM              td                    0.000       1.809 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=509)      1.425       3.234         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.340       3.574 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.319       3.893         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_106/CLK_USCM              td                    0.000       3.893 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.277       5.170         ntclkbufg_0      
 CLMS_26_85/CLK                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/update_start/opit_0_inv_L5Q_perm/CLK

 CLMS_26_85/Q0                     tco                   0.197       5.367 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/update_start/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        0.347       5.714         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/ddrphy_update_start
 HMEMC_16_1/SRB_IOL22_MIPI_SW_DYN_I
                                                                           f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_UPDATE

 Data arrival time                                                   5.714         Logic Levels: 0  
                                                                                   Logic: 0.197ns(36.213%), Route: 0.347ns(63.787%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N23             
 USCM_74_104/CLK_USCM              td                    0.000       2.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=509)      1.651       3.718         sys_clk_g        
 PLL_82_71/CLK_OUT0_WL             td                    0.403       4.121 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.419       4.540         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.244       4.784 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.000       4.784         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
 IOCKDIV_6_64/CLK_IODIV            td                    0.000       4.784 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.000       4.784         u_ipsl_hmic_h_top/ddrc_core_clk
 HMEMC_16_1/CLK_PLL                                                        r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN
 clock pessimism                                        -0.484       4.300                          
 clock uncertainty                                       0.150       4.450                          

 Hold time                                               0.529       4.979                          

 Data required time                                                  4.979                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.979                          
 Data arrival time                                                  -5.714                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.735                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/ddrphy_update_comp_dir_h/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_UPDATE_COMP_DIR_H
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    -0.879  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.784
  Launch Clock Delay      :  5.179
  Clock Pessimism Removal :  -0.484

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781       0.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041       0.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894       1.809         _N23             
 USCM_74_104/CLK_USCM              td                    0.000       1.809 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=509)      1.425       3.234         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.340       3.574 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.319       3.893         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_106/CLK_USCM              td                    0.000       3.893 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.286       5.179         ntclkbufg_0      
 CLMS_26_93/CLK                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/ddrphy_update_comp_dir_h/opit_0_inv_L5Q_perm/CLK

 CLMS_26_93/Q2                     tco                   0.198       5.377 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/ddrphy_update_comp_dir_h/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        0.353       5.730         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/ddrphy_update_comp_dir_h
 HMEMC_16_1/SRB_IOL23_LRS                                                  r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_UPDATE_COMP_DIR_H

 Data arrival time                                                   5.730         Logic Levels: 0  
                                                                                   Logic: 0.198ns(35.935%), Route: 0.353ns(64.065%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N23             
 USCM_74_104/CLK_USCM              td                    0.000       2.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=509)      1.651       3.718         sys_clk_g        
 PLL_82_71/CLK_OUT0_WL             td                    0.403       4.121 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.419       4.540         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.244       4.784 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.000       4.784         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
 IOCKDIV_6_64/CLK_IODIV            td                    0.000       4.784 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.000       4.784         u_ipsl_hmic_h_top/ddrc_core_clk
 HMEMC_16_1/CLK_PLL                                                        r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN
 clock pessimism                                        -0.484       4.300                          
 clock uncertainty                                       0.150       4.450                          

 Hold time                                               0.529       4.979                          

 Data required time                                                  4.979                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.979                          
 Data arrival time                                                  -5.730                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.751                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/ddrphy_update_comp_dir_l/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_UPDATE_COMP_DIR_L
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    -0.879  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.784
  Launch Clock Delay      :  5.179
  Clock Pessimism Removal :  -0.484

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781       0.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041       0.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894       1.809         _N23             
 USCM_74_104/CLK_USCM              td                    0.000       1.809 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=509)      1.425       3.234         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.340       3.574 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.319       3.893         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_106/CLK_USCM              td                    0.000       3.893 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.286       5.179         ntclkbufg_0      
 CLMS_26_93/CLK                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/ddrphy_update_comp_dir_l/opit_0_inv_L5Q_perm/CLK

 CLMS_26_93/Q0                     tco                   0.197       5.376 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/ddrphy_update_comp_dir_l/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        0.373       5.749         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/ddrphy_update_comp_dir_l
 HMEMC_16_1/SRB_IOL23_TS_CTRL[2]                                           f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_UPDATE_COMP_DIR_L

 Data arrival time                                                   5.749         Logic Levels: 0  
                                                                                   Logic: 0.197ns(34.561%), Route: 0.373ns(65.439%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N23             
 USCM_74_104/CLK_USCM              td                    0.000       2.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=509)      1.651       3.718         sys_clk_g        
 PLL_82_71/CLK_OUT0_WL             td                    0.403       4.121 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.419       4.540         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.244       4.784 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.000       4.784         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
 IOCKDIV_6_64/CLK_IODIV            td                    0.000       4.784 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.000       4.784         u_ipsl_hmic_h_top/ddrc_core_clk
 HMEMC_16_1/CLK_PLL                                                        r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN
 clock pessimism                                        -0.484       4.300                          
 clock uncertainty                                       0.150       4.450                          

 Hold time                                               0.509       4.959                          

 Data required time                                                  4.959                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.959                          
 Data arrival time                                                  -5.749                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.790                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/opit_0_inv/CLK
Endpoint    : i2c_config_m0/i2c_master_top_m0/byte_controller/core_cmd[1]/opit_0_inv_MUX4TO1Q/RS
Path Group  : sys_clk
Path Type   : max
Path Class  : async timing path
Clock Skew :    -2.569  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.123
  Launch Clock Delay      :  5.950
  Clock Pessimism Removal :  0.258

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N23             
 USCM_74_104/CLK_USCM              td                    0.000       2.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=509)      1.651       3.718         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.390       4.108 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.368       4.476         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_106/CLK_USCM              td                    0.000       4.476 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.474       5.950         ntclkbufg_0      
 CLMA_26_84/CLK                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/opit_0_inv/CLK

 CLMA_26_84/Q0                     tco                   0.206       6.156 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/opit_0_inv/Q
                                   net (fanout=66)       2.658       8.814         ddr_init_done    
 CLMA_86_228/RS                                                            f       i2c_config_m0/i2c_master_top_m0/byte_controller/core_cmd[1]/opit_0_inv_MUX4TO1Q/RS

 Data arrival time                                                   8.814         Logic Levels: 0  
                                                                                   Logic: 0.206ns(7.193%), Route: 2.658ns(92.807%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 B5                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      20.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781      20.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041      20.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894      21.809         _N23             
 USCM_74_104/CLK_USCM              td                    0.000      21.809 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=509)      1.314      23.123         sys_clk_g        
 CLMA_86_228/CLK                                                           r       i2c_config_m0/i2c_master_top_m0/byte_controller/core_cmd[1]/opit_0_inv_MUX4TO1Q/CLK
 clock pessimism                                         0.258      23.381                          
 clock uncertainty                                      -0.050      23.331                          

 Recovery time                                          -0.212      23.119                          

 Data required time                                                 23.119                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.119                          
 Data arrival time                                                  -8.814                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        14.305                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/opit_0_inv/CLK
Endpoint    : i2c_config_m0/i2c_master_top_m0/byte_controller/core_cmd[2]/opit_0_inv_MUX4TO1Q/RS
Path Group  : sys_clk
Path Type   : max
Path Class  : async timing path
Clock Skew :    -2.569  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.123
  Launch Clock Delay      :  5.950
  Clock Pessimism Removal :  0.258

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N23             
 USCM_74_104/CLK_USCM              td                    0.000       2.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=509)      1.651       3.718         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.390       4.108 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.368       4.476         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_106/CLK_USCM              td                    0.000       4.476 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.474       5.950         ntclkbufg_0      
 CLMA_26_84/CLK                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/opit_0_inv/CLK

 CLMA_26_84/Q0                     tco                   0.206       6.156 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/opit_0_inv/Q
                                   net (fanout=66)       2.658       8.814         ddr_init_done    
 CLMA_86_228/RS                                                            f       i2c_config_m0/i2c_master_top_m0/byte_controller/core_cmd[2]/opit_0_inv_MUX4TO1Q/RS

 Data arrival time                                                   8.814         Logic Levels: 0  
                                                                                   Logic: 0.206ns(7.193%), Route: 2.658ns(92.807%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 B5                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      20.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781      20.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041      20.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894      21.809         _N23             
 USCM_74_104/CLK_USCM              td                    0.000      21.809 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=509)      1.314      23.123         sys_clk_g        
 CLMA_86_228/CLK                                                           r       i2c_config_m0/i2c_master_top_m0/byte_controller/core_cmd[2]/opit_0_inv_MUX4TO1Q/CLK
 clock pessimism                                         0.258      23.381                          
 clock uncertainty                                      -0.050      23.331                          

 Recovery time                                          -0.212      23.119                          

 Data required time                                                 23.119                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.119                          
 Data arrival time                                                  -8.814                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        14.305                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/opit_0_inv/CLK
Endpoint    : i2c_config_m0/i2c_master_top_m0/byte_controller/c_state_1/opit_0_inv_L5Q_perm/RS
Path Group  : sys_clk
Path Type   : max
Path Class  : async timing path
Clock Skew :    -2.569  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.123
  Launch Clock Delay      :  5.950
  Clock Pessimism Removal :  0.258

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N23             
 USCM_74_104/CLK_USCM              td                    0.000       2.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=509)      1.651       3.718         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.390       4.108 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.368       4.476         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_106/CLK_USCM              td                    0.000       4.476 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.474       5.950         ntclkbufg_0      
 CLMA_26_84/CLK                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/opit_0_inv/CLK

 CLMA_26_84/Q0                     tco                   0.206       6.156 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/opit_0_inv/Q
                                   net (fanout=66)       2.658       8.814         ddr_init_done    
 CLMS_86_229/RS                                                            f       i2c_config_m0/i2c_master_top_m0/byte_controller/c_state_1/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   8.814         Logic Levels: 0  
                                                                                   Logic: 0.206ns(7.193%), Route: 2.658ns(92.807%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 B5                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      20.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781      20.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041      20.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894      21.809         _N23             
 USCM_74_104/CLK_USCM              td                    0.000      21.809 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=509)      1.314      23.123         sys_clk_g        
 CLMS_86_229/CLK                                                           r       i2c_config_m0/i2c_master_top_m0/byte_controller/c_state_1/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.258      23.381                          
 clock uncertainty                                      -0.050      23.331                          

 Recovery time                                          -0.212      23.119                          

 Data required time                                                 23.119                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.119                          
 Data arrival time                                                  -8.814                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        14.305                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/opit_0_inv/CLK
Endpoint    : i2c_config_m0/i2c_master_top_m0/txr[5]/opit_0_inv_MUX4TO1Q/RS
Path Group  : sys_clk
Path Type   : min
Path Class  : async timing path
Clock Skew :    -1.863  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.565
  Launch Clock Delay      :  5.170
  Clock Pessimism Removal :  -0.258

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781       0.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041       0.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894       1.809         _N23             
 USCM_74_104/CLK_USCM              td                    0.000       1.809 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=509)      1.425       3.234         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.340       3.574 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.319       3.893         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_106/CLK_USCM              td                    0.000       3.893 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.277       5.170         ntclkbufg_0      
 CLMA_26_84/CLK                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/opit_0_inv/CLK

 CLMA_26_84/Q0                     tco                   0.198       5.368 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/opit_0_inv/Q
                                   net (fanout=66)       1.223       6.591         ddr_init_done    
 CLMA_30_233/RS                                                            r       i2c_config_m0/i2c_master_top_m0/txr[5]/opit_0_inv_MUX4TO1Q/RS

 Data arrival time                                                   6.591         Logic Levels: 0  
                                                                                   Logic: 0.198ns(13.934%), Route: 1.223ns(86.066%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N23             
 USCM_74_104/CLK_USCM              td                    0.000       2.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=509)      1.498       3.565         sys_clk_g        
 CLMA_30_233/CLK                                                           r       i2c_config_m0/i2c_master_top_m0/txr[5]/opit_0_inv_MUX4TO1Q/CLK
 clock pessimism                                        -0.258       3.307                          
 clock uncertainty                                       0.050       3.357                          

 Removal time                                           -0.195       3.162                          

 Data required time                                                  3.162                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.162                          
 Data arrival time                                                  -6.591                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.429                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/opit_0_inv/CLK
Endpoint    : i2c_config_m0/i2c_master_top_m0/txr[4]/opit_0_inv_MUX4TO1Q/RS
Path Group  : sys_clk
Path Type   : min
Path Class  : async timing path
Clock Skew :    -1.863  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.565
  Launch Clock Delay      :  5.170
  Clock Pessimism Removal :  -0.258

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781       0.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041       0.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894       1.809         _N23             
 USCM_74_104/CLK_USCM              td                    0.000       1.809 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=509)      1.425       3.234         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.340       3.574 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.319       3.893         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_106/CLK_USCM              td                    0.000       3.893 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.277       5.170         ntclkbufg_0      
 CLMA_26_84/CLK                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/opit_0_inv/CLK

 CLMA_26_84/Q0                     tco                   0.198       5.368 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/opit_0_inv/Q
                                   net (fanout=66)       1.223       6.591         ddr_init_done    
 CLMA_30_233/RS                                                            r       i2c_config_m0/i2c_master_top_m0/txr[4]/opit_0_inv_MUX4TO1Q/RS

 Data arrival time                                                   6.591         Logic Levels: 0  
                                                                                   Logic: 0.198ns(13.934%), Route: 1.223ns(86.066%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N23             
 USCM_74_104/CLK_USCM              td                    0.000       2.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=509)      1.498       3.565         sys_clk_g        
 CLMA_30_233/CLK                                                           r       i2c_config_m0/i2c_master_top_m0/txr[4]/opit_0_inv_MUX4TO1Q/CLK
 clock pessimism                                        -0.258       3.307                          
 clock uncertainty                                       0.050       3.357                          

 Removal time                                           -0.195       3.162                          

 Data required time                                                  3.162                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.162                          
 Data arrival time                                                  -6.591                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.429                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/opit_0_inv/CLK
Endpoint    : i2c_config_m0/lut_index[7]/opit_0_inv_A2Q21/RS
Path Group  : sys_clk
Path Type   : min
Path Class  : async timing path
Clock Skew :    -1.873  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.555
  Launch Clock Delay      :  5.170
  Clock Pessimism Removal :  -0.258

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781       0.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041       0.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894       1.809         _N23             
 USCM_74_104/CLK_USCM              td                    0.000       1.809 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=509)      1.425       3.234         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.340       3.574 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.319       3.893         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_106/CLK_USCM              td                    0.000       3.893 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.277       5.170         ntclkbufg_0      
 CLMA_26_84/CLK                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/opit_0_inv/CLK

 CLMA_26_84/Q0                     tco                   0.198       5.368 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/opit_0_inv/Q
                                   net (fanout=66)       1.420       6.788         ddr_init_done    
 CLMA_58_217/RSCO                  td                    0.100       6.888 f       i2c_config_m0/lut_index[3]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000       6.888         _N42             
 CLMA_58_221/RSCI                                                          f       i2c_config_m0/lut_index[7]/opit_0_inv_A2Q21/RS

 Data arrival time                                                   6.888         Logic Levels: 1  
                                                                                   Logic: 0.298ns(17.346%), Route: 1.420ns(82.654%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N23             
 USCM_74_104/CLK_USCM              td                    0.000       2.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=509)      1.488       3.555         sys_clk_g        
 CLMA_58_221/CLK                                                           r       i2c_config_m0/lut_index[7]/opit_0_inv_A2Q21/CLK
 clock pessimism                                        -0.258       3.297                          
 clock uncertainty                                       0.050       3.347                          

 Removal time                                            0.000       3.347                          

 Data required time                                                  3.347                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.347                          
 Data arrival time                                                  -6.888                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.541                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wptr[5]/opit_0_L5Q_perm/RS
Path Group  : coms_pclk
Path Type   : max
Path Class  : async timing path
Clock Skew :    -3.176  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.770
  Launch Clock Delay      :  5.946
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N23             
 USCM_74_104/CLK_USCM              td                    0.000       2.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=509)      1.651       3.718         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.393       4.111 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.368       4.479         axi_clk          
 USCM_74_105/CLK_USCM              td                    0.000       4.479 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.467       5.946         ntclkbufg_1      
 CLMA_66_72/CLK                                                            r       frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK

 CLMA_66_72/Q1                     tco                   0.209       6.155 r       frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/opit_0_inv_L5Q_perm/Q
                                   net (fanout=52)       0.635       6.790         frame_read_write_m0/write_fifo_aclr
 CLMA_58_52/RS                                                             r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wptr[5]/opit_0_L5Q_perm/RS

 Data arrival time                                                   6.790         Logic Levels: 0  
                                                                                   Logic: 0.209ns(24.763%), Route: 0.635ns(75.237%)
----------------------------------------------------------------------------------------------------

 Clock coms_pclk (rising edge)                          10.000      10.000 r                        
 J17                                                     0.000      10.000 r       cmos_pclk (port) 
                                   net (fanout=1)        0.063      10.063         cmos_pclk        
 IOBS_152_173/DIN                  td                    0.781      10.844 r       cmos_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.844         cmos_pclk_ibuf/ntD
 IOL_151_173/INCK                  td                    0.041      10.885 r       cmos_pclk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.626      11.511         _N22             
 USCM_74_107/CLK_USCM              td                    0.000      11.511 r       cmos_pclkbufg/gopclkbufg/CLKOUT
                                   net (fanout=69)       1.259      12.770         cmos_pclk_g      
 CLMA_58_52/CLK                                                            r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wptr[5]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.000      12.770                          
 clock uncertainty                                      -0.050      12.720                          

 Recovery time                                          -0.223      12.497                          

 Data required time                                                 12.497                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 12.497                          
 Data arrival time                                                  -6.790                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         5.707                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wptr[4]/opit_0_L5Q_perm/RS
Path Group  : coms_pclk
Path Type   : max
Path Class  : async timing path
Clock Skew :    -3.176  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.770
  Launch Clock Delay      :  5.946
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N23             
 USCM_74_104/CLK_USCM              td                    0.000       2.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=509)      1.651       3.718         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.393       4.111 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.368       4.479         axi_clk          
 USCM_74_105/CLK_USCM              td                    0.000       4.479 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.467       5.946         ntclkbufg_1      
 CLMA_66_72/CLK                                                            r       frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK

 CLMA_66_72/Q1                     tco                   0.209       6.155 r       frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/opit_0_inv_L5Q_perm/Q
                                   net (fanout=52)       0.635       6.790         frame_read_write_m0/write_fifo_aclr
 CLMA_58_52/RS                                                             r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wptr[4]/opit_0_L5Q_perm/RS

 Data arrival time                                                   6.790         Logic Levels: 0  
                                                                                   Logic: 0.209ns(24.763%), Route: 0.635ns(75.237%)
----------------------------------------------------------------------------------------------------

 Clock coms_pclk (rising edge)                          10.000      10.000 r                        
 J17                                                     0.000      10.000 r       cmos_pclk (port) 
                                   net (fanout=1)        0.063      10.063         cmos_pclk        
 IOBS_152_173/DIN                  td                    0.781      10.844 r       cmos_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.844         cmos_pclk_ibuf/ntD
 IOL_151_173/INCK                  td                    0.041      10.885 r       cmos_pclk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.626      11.511         _N22             
 USCM_74_107/CLK_USCM              td                    0.000      11.511 r       cmos_pclkbufg/gopclkbufg/CLKOUT
                                   net (fanout=69)       1.259      12.770         cmos_pclk_g      
 CLMA_58_52/CLK                                                            r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wptr[4]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.000      12.770                          
 clock uncertainty                                      -0.050      12.720                          

 Recovery time                                          -0.223      12.497                          

 Data required time                                                 12.497                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 12.497                          
 Data arrival time                                                  -6.790                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         5.707                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wptr[3]/opit_0_L5Q_perm/RS
Path Group  : coms_pclk
Path Type   : max
Path Class  : async timing path
Clock Skew :    -3.176  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.770
  Launch Clock Delay      :  5.946
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N23             
 USCM_74_104/CLK_USCM              td                    0.000       2.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=509)      1.651       3.718         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.393       4.111 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.368       4.479         axi_clk          
 USCM_74_105/CLK_USCM              td                    0.000       4.479 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.467       5.946         ntclkbufg_1      
 CLMA_66_72/CLK                                                            r       frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK

 CLMA_66_72/Q1                     tco                   0.209       6.155 r       frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/opit_0_inv_L5Q_perm/Q
                                   net (fanout=52)       0.635       6.790         frame_read_write_m0/write_fifo_aclr
 CLMA_58_52/RS                                                             r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wptr[3]/opit_0_L5Q_perm/RS

 Data arrival time                                                   6.790         Logic Levels: 0  
                                                                                   Logic: 0.209ns(24.763%), Route: 0.635ns(75.237%)
----------------------------------------------------------------------------------------------------

 Clock coms_pclk (rising edge)                          10.000      10.000 r                        
 J17                                                     0.000      10.000 r       cmos_pclk (port) 
                                   net (fanout=1)        0.063      10.063         cmos_pclk        
 IOBS_152_173/DIN                  td                    0.781      10.844 r       cmos_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.844         cmos_pclk_ibuf/ntD
 IOL_151_173/INCK                  td                    0.041      10.885 r       cmos_pclk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.626      11.511         _N22             
 USCM_74_107/CLK_USCM              td                    0.000      11.511 r       cmos_pclkbufg/gopclkbufg/CLKOUT
                                   net (fanout=69)       1.259      12.770         cmos_pclk_g      
 CLMA_58_52/CLK                                                            r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wptr[3]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.000      12.770                          
 clock uncertainty                                      -0.050      12.720                          

 Recovery time                                          -0.223      12.497                          

 Data required time                                                 12.497                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 12.497                          
 Data arrival time                                                  -6.790                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         5.707                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/RSTA[0]
Path Group  : coms_pclk
Path Type   : min
Path Class  : async timing path
Clock Skew :    -1.968  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.197
  Launch Clock Delay      :  5.165
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781       0.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041       0.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894       1.809         _N23             
 USCM_74_104/CLK_USCM              td                    0.000       1.809 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=509)      1.425       3.234         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.342       3.576 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.319       3.895         axi_clk          
 USCM_74_105/CLK_USCM              td                    0.000       3.895 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.270       5.165         ntclkbufg_1      
 CLMA_66_72/CLK                                                            r       frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK

 CLMA_66_72/Q1                     tco                   0.197       5.362 f       frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/opit_0_inv_L5Q_perm/Q
                                   net (fanout=52)       0.300       5.662         frame_read_write_m0/write_fifo_aclr
 DRM_62_64/RSTA[0]                                                         f       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/RSTA[0]

 Data arrival time                                                   5.662         Logic Levels: 0  
                                                                                   Logic: 0.197ns(39.638%), Route: 0.300ns(60.362%)
----------------------------------------------------------------------------------------------------

 Clock coms_pclk (rising edge)                           0.000       0.000 r                        
 J17                                                     0.000       0.000 r       cmos_pclk (port) 
                                   net (fanout=1)        0.063       0.063         cmos_pclk        
 IOBS_152_173/DIN                  td                    0.898       0.961 r       cmos_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.961         cmos_pclk_ibuf/ntD
 IOL_151_173/INCK                  td                    0.047       1.008 r       cmos_pclk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.721       1.729         _N22             
 USCM_74_107/CLK_USCM              td                    0.000       1.729 r       cmos_pclkbufg/gopclkbufg/CLKOUT
                                   net (fanout=69)       1.468       3.197         cmos_pclk_g      
 DRM_62_64/CLKA[0]                                                         r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/CLKA[0]
 clock pessimism                                         0.000       3.197                          
 clock uncertainty                                       0.050       3.247                          

 Removal time                                           -0.026       3.221                          

 Data required time                                                  3.221                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.221                          
 Data arrival time                                                  -5.662                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.441                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr1[8]/opit_0/RS
Path Group  : coms_pclk
Path Type   : min
Path Class  : async timing path
Clock Skew :    -1.978  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.187
  Launch Clock Delay      :  5.165
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781       0.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041       0.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894       1.809         _N23             
 USCM_74_104/CLK_USCM              td                    0.000       1.809 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=509)      1.425       3.234         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.342       3.576 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.319       3.895         axi_clk          
 USCM_74_105/CLK_USCM              td                    0.000       3.895 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.270       5.165         ntclkbufg_1      
 CLMA_66_72/CLK                                                            r       frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK

 CLMA_66_72/Q1                     tco                   0.197       5.362 f       frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/opit_0_inv_L5Q_perm/Q
                                   net (fanout=52)       0.376       5.738         frame_read_write_m0/write_fifo_aclr
 CLMS_66_53/RSCO                   td                    0.100       5.838 f       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rwptr1[7]/opit_0/RSOUT
                                   net (fanout=1)        0.000       5.838         _N74             
 CLMS_66_57/RSCI                                                           f       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr1[8]/opit_0/RS

 Data arrival time                                                   5.838         Logic Levels: 1  
                                                                                   Logic: 0.297ns(44.131%), Route: 0.376ns(55.869%)
----------------------------------------------------------------------------------------------------

 Clock coms_pclk (rising edge)                           0.000       0.000 r                        
 J17                                                     0.000       0.000 r       cmos_pclk (port) 
                                   net (fanout=1)        0.063       0.063         cmos_pclk        
 IOBS_152_173/DIN                  td                    0.898       0.961 r       cmos_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.961         cmos_pclk_ibuf/ntD
 IOL_151_173/INCK                  td                    0.047       1.008 r       cmos_pclk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.721       1.729         _N22             
 USCM_74_107/CLK_USCM              td                    0.000       1.729 r       cmos_pclkbufg/gopclkbufg/CLKOUT
                                   net (fanout=69)       1.458       3.187         cmos_pclk_g      
 CLMS_66_57/CLK                                                            r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr1[8]/opit_0/CLK
 clock pessimism                                         0.000       3.187                          
 clock uncertainty                                       0.050       3.237                          

 Removal time                                            0.000       3.237                          

 Data required time                                                  3.237                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.237                          
 Data arrival time                                                  -5.838                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.601                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/RSTA[0]
Path Group  : coms_pclk
Path Type   : min
Path Class  : async timing path
Clock Skew :    -1.977  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.188
  Launch Clock Delay      :  5.165
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781       0.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041       0.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894       1.809         _N23             
 USCM_74_104/CLK_USCM              td                    0.000       1.809 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=509)      1.425       3.234         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.342       3.576 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.319       3.895         axi_clk          
 USCM_74_105/CLK_USCM              td                    0.000       3.895 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.270       5.165         ntclkbufg_1      
 CLMA_66_72/CLK                                                            r       frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK

 CLMA_66_72/Q1                     tco                   0.197       5.362 f       frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/opit_0_inv_L5Q_perm/Q
                                   net (fanout=52)       0.523       5.885         frame_read_write_m0/write_fifo_aclr
 DRM_62_40/RSTA[0]                                                         f       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/RSTA[0]

 Data arrival time                                                   5.885         Logic Levels: 0  
                                                                                   Logic: 0.197ns(27.361%), Route: 0.523ns(72.639%)
----------------------------------------------------------------------------------------------------

 Clock coms_pclk (rising edge)                           0.000       0.000 r                        
 J17                                                     0.000       0.000 r       cmos_pclk (port) 
                                   net (fanout=1)        0.063       0.063         cmos_pclk        
 IOBS_152_173/DIN                  td                    0.898       0.961 r       cmos_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.961         cmos_pclk_ibuf/ntD
 IOL_151_173/INCK                  td                    0.047       1.008 r       cmos_pclk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.721       1.729         _N22             
 USCM_74_107/CLK_USCM              td                    0.000       1.729 r       cmos_pclkbufg/gopclkbufg/CLKOUT
                                   net (fanout=69)       1.459       3.188         cmos_pclk_g      
 DRM_62_40/CLKA[0]                                                         r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/CLKA[0]
 clock pessimism                                         0.000       3.188                          
 clock uncertainty                                       0.050       3.238                          

 Removal time                                           -0.026       3.212                          

 Data required time                                                  3.212                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.212                          
 Data arrival time                                                  -5.885                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.673                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/RSTB[0]
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.346  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.205
  Launch Clock Delay      :  5.967
  Clock Pessimism Removal :  0.416

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                     19030.000   19030.000 r                        
 B5                                                      0.000   19030.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093   19030.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898   19030.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000   19030.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047   19031.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029   19032.067         _N23             
 USCM_74_104/CLK_USCM              td                    0.000   19032.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=509)      1.651   19033.718         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.393   19034.111 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.368   19034.479         axi_clk          
 USCM_74_105/CLK_USCM              td                    0.000   19034.479 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.488   19035.967         ntclkbufg_1      
 CLMA_86_84/CLK                                                            r       frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK

 CLMA_86_84/Q0                     tco                   0.209   19036.176 r       frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/Q
                                   net (fanout=39)       1.029   19037.205         frame_read_write_m0/read_fifo_aclr
 DRM_62_104/RSTB[0]                                                        r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/RSTB[0]

 Data arrival time                                               19037.205         Logic Levels: 0  
                                                                                   Logic: 0.209ns(16.882%), Route: 1.029ns(83.118%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                     19030.008   19030.008 r                        
 B5                                                      0.000   19030.008 r       sys_clk (port)   
                                   net (fanout=1)        0.093   19030.101         sys_clk          
 IOBD_0_298/DIN                    td                    0.781   19030.882 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000   19030.882         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041   19030.923 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894   19031.817         _N23             
 USCM_74_104/CLK_USCM              td                    0.000   19031.817 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=509)      1.425   19033.242         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.339   19033.581 r       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.319   19033.900         video_clk_w      
 USCM_74_109/CLK_USCM              td                    0.000   19033.900 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=185)      1.313   19035.213         video_clk        
 DRM_62_104/CLKB[0]                                                        r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/CLKB[0]
 clock pessimism                                         0.416   19035.629                          
 clock uncertainty                                      -0.150   19035.479                          

 Recovery time                                          -0.075   19035.404                          

 Data required time                                              19035.404                          
----------------------------------------------------------------------------------------------------
 Data required time                                              19035.404                          
 Data arrival time                                              -19037.205                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -1.801                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/asyn_rempty/opit_0_A2Q1/RS
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.347  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.204
  Launch Clock Delay      :  5.967
  Clock Pessimism Removal :  0.416

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                     19030.000   19030.000 r                        
 B5                                                      0.000   19030.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093   19030.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898   19030.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000   19030.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047   19031.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029   19032.067         _N23             
 USCM_74_104/CLK_USCM              td                    0.000   19032.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=509)      1.651   19033.718         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.393   19034.111 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.368   19034.479         axi_clk          
 USCM_74_105/CLK_USCM              td                    0.000   19034.479 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.488   19035.967         ntclkbufg_1      
 CLMA_86_84/CLK                                                            r       frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK

 CLMA_86_84/Q0                     tco                   0.209   19036.176 r       frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/Q
                                   net (fanout=39)       0.814   19036.990         frame_read_write_m0/read_fifo_aclr
 CLMS_66_109/RS                                                            r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/asyn_rempty/opit_0_A2Q1/RS

 Data arrival time                                               19036.990         Logic Levels: 0  
                                                                                   Logic: 0.209ns(20.430%), Route: 0.814ns(79.570%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                     19030.008   19030.008 r                        
 B5                                                      0.000   19030.008 r       sys_clk (port)   
                                   net (fanout=1)        0.093   19030.101         sys_clk          
 IOBD_0_298/DIN                    td                    0.781   19030.882 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000   19030.882         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041   19030.923 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894   19031.817         _N23             
 USCM_74_104/CLK_USCM              td                    0.000   19031.817 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=509)      1.425   19033.242         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.339   19033.581 r       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.319   19033.900         video_clk_w      
 USCM_74_109/CLK_USCM              td                    0.000   19033.900 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=185)      1.312   19035.212         video_clk        
 CLMS_66_109/CLK                                                           r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/asyn_rempty/opit_0_A2Q1/CLK
 clock pessimism                                         0.416   19035.628                          
 clock uncertainty                                      -0.150   19035.478                          

 Recovery time                                          -0.223   19035.255                          

 Data required time                                              19035.255                          
----------------------------------------------------------------------------------------------------
 Data required time                                              19035.255                          
 Data arrival time                                              -19036.990                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -1.735                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rptr[7]/opit_0_L5Q_perm/RS
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.370  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.181
  Launch Clock Delay      :  5.967
  Clock Pessimism Removal :  0.416

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                     19030.000   19030.000 r                        
 B5                                                      0.000   19030.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093   19030.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898   19030.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000   19030.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047   19031.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029   19032.067         _N23             
 USCM_74_104/CLK_USCM              td                    0.000   19032.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=509)      1.651   19033.718         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.393   19034.111 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.368   19034.479         axi_clk          
 USCM_74_105/CLK_USCM              td                    0.000   19034.479 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.488   19035.967         ntclkbufg_1      
 CLMA_86_84/CLK                                                            r       frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK

 CLMA_86_84/Q0                     tco                   0.209   19036.176 r       frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/Q
                                   net (fanout=39)       0.720   19036.896         frame_read_write_m0/read_fifo_aclr
 CLMA_66_88/RS                                                             r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rptr[7]/opit_0_L5Q_perm/RS

 Data arrival time                                               19036.896         Logic Levels: 0  
                                                                                   Logic: 0.209ns(22.497%), Route: 0.720ns(77.503%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                     19030.008   19030.008 r                        
 B5                                                      0.000   19030.008 r       sys_clk (port)   
                                   net (fanout=1)        0.093   19030.101         sys_clk          
 IOBD_0_298/DIN                    td                    0.781   19030.882 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000   19030.882         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041   19030.923 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894   19031.817         _N23             
 USCM_74_104/CLK_USCM              td                    0.000   19031.817 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=509)      1.425   19033.242         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.339   19033.581 r       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.319   19033.900         video_clk_w      
 USCM_74_109/CLK_USCM              td                    0.000   19033.900 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=185)      1.289   19035.189         video_clk        
 CLMA_66_88/CLK                                                            r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rptr[7]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.416   19035.605                          
 clock uncertainty                                      -0.150   19035.455                          

 Recovery time                                          -0.223   19035.232                          

 Data required time                                              19035.232                          
----------------------------------------------------------------------------------------------------
 Data required time                                              19035.232                          
 Data arrival time                                              -19036.896                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -1.664                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rwptr1[2]/opit_0/RS
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.381  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.983
  Launch Clock Delay      :  5.186
  Clock Pessimism Removal :  -0.416

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                     19230.000   19230.000 r                        
 B5                                                      0.000   19230.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093   19230.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781   19230.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000   19230.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041   19230.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894   19231.809         _N23             
 USCM_74_104/CLK_USCM              td                    0.000   19231.809 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=509)      1.425   19233.234         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.342   19233.576 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.319   19233.895         axi_clk          
 USCM_74_105/CLK_USCM              td                    0.000   19233.895 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.291   19235.186         ntclkbufg_1      
 CLMA_86_84/CLK                                                            r       frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK

 CLMA_86_84/Q0                     tco                   0.198   19235.384 r       frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/Q
                                   net (fanout=39)       0.398   19235.782         frame_read_write_m0/read_fifo_aclr
 CLMS_78_89/RSCO                   td                    0.092   19235.874 r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wrptr2[6]/opit_0/RSOUT
                                   net (fanout=5)        0.000   19235.874         _N54             
 CLMS_78_93/RSCO                   td                    0.071   19235.945 r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wrptr2[7]/opit_0/RSOUT
                                   net (fanout=3)        0.000   19235.945         _N53             
 CLMS_78_97/RSCI                                                           r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rwptr1[2]/opit_0/RS

 Data arrival time                                               19235.945         Logic Levels: 2  
                                                                                   Logic: 0.361ns(47.563%), Route: 0.398ns(52.437%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                     19230.000   19230.000 r                        
 B5                                                      0.000   19230.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093   19230.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898   19230.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000   19230.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047   19231.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029   19232.067         _N23             
 USCM_74_104/CLK_USCM              td                    0.000   19232.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=509)      1.651   19233.718         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.389   19234.107 r       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.368   19234.475         video_clk_w      
 USCM_74_109/CLK_USCM              td                    0.000   19234.475 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=185)      1.508   19235.983         video_clk        
 CLMS_78_97/CLK                                                            r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rwptr1[2]/opit_0/CLK
 clock pessimism                                        -0.416   19235.567                          
 clock uncertainty                                       0.150   19235.717                          

 Removal time                                            0.000   19235.717                          

 Data required time                                              19235.717                          
----------------------------------------------------------------------------------------------------
 Data required time                                              19235.717                          
 Data arrival time                                              -19235.945                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.228                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rwptr2[0]/opit_0/RS
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.381  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.983
  Launch Clock Delay      :  5.186
  Clock Pessimism Removal :  -0.416

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                     19230.000   19230.000 r                        
 B5                                                      0.000   19230.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093   19230.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781   19230.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000   19230.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041   19230.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894   19231.809         _N23             
 USCM_74_104/CLK_USCM              td                    0.000   19231.809 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=509)      1.425   19233.234         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.342   19233.576 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.319   19233.895         axi_clk          
 USCM_74_105/CLK_USCM              td                    0.000   19233.895 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.291   19235.186         ntclkbufg_1      
 CLMA_86_84/CLK                                                            r       frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK

 CLMA_86_84/Q0                     tco                   0.198   19235.384 r       frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/Q
                                   net (fanout=39)       0.398   19235.782         frame_read_write_m0/read_fifo_aclr
 CLMS_78_89/RSCO                   td                    0.092   19235.874 r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wrptr2[6]/opit_0/RSOUT
                                   net (fanout=5)        0.000   19235.874         _N54             
 CLMS_78_93/RSCO                   td                    0.071   19235.945 r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wrptr2[7]/opit_0/RSOUT
                                   net (fanout=3)        0.000   19235.945         _N53             
 CLMS_78_97/RSCI                                                           r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rwptr2[0]/opit_0/RS

 Data arrival time                                               19235.945         Logic Levels: 2  
                                                                                   Logic: 0.361ns(47.563%), Route: 0.398ns(52.437%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                     19230.000   19230.000 r                        
 B5                                                      0.000   19230.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093   19230.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898   19230.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000   19230.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047   19231.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029   19232.067         _N23             
 USCM_74_104/CLK_USCM              td                    0.000   19232.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=509)      1.651   19233.718         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.389   19234.107 r       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.368   19234.475         video_clk_w      
 USCM_74_109/CLK_USCM              td                    0.000   19234.475 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=185)      1.508   19235.983         video_clk        
 CLMS_78_97/CLK                                                            r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rwptr2[0]/opit_0/CLK
 clock pessimism                                        -0.416   19235.567                          
 clock uncertainty                                       0.150   19235.717                          

 Removal time                                            0.000   19235.717                          

 Data required time                                              19235.717                          
----------------------------------------------------------------------------------------------------
 Data required time                                              19235.717                          
 Data arrival time                                              -19235.945                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.228                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rwptr1[0]/opit_0/RS
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.381  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.983
  Launch Clock Delay      :  5.186
  Clock Pessimism Removal :  -0.416

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                     19230.000   19230.000 r                        
 B5                                                      0.000   19230.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093   19230.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781   19230.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000   19230.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041   19230.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894   19231.809         _N23             
 USCM_74_104/CLK_USCM              td                    0.000   19231.809 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=509)      1.425   19233.234         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.342   19233.576 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.319   19233.895         axi_clk          
 USCM_74_105/CLK_USCM              td                    0.000   19233.895 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.291   19235.186         ntclkbufg_1      
 CLMA_86_84/CLK                                                            r       frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK

 CLMA_86_84/Q0                     tco                   0.198   19235.384 r       frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/Q
                                   net (fanout=39)       0.398   19235.782         frame_read_write_m0/read_fifo_aclr
 CLMS_78_89/RSCO                   td                    0.092   19235.874 r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wrptr2[6]/opit_0/RSOUT
                                   net (fanout=5)        0.000   19235.874         _N54             
 CLMS_78_93/RSCO                   td                    0.071   19235.945 r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wrptr2[7]/opit_0/RSOUT
                                   net (fanout=3)        0.000   19235.945         _N53             
 CLMS_78_97/RSCI                                                           r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rwptr1[0]/opit_0/RS

 Data arrival time                                               19235.945         Logic Levels: 2  
                                                                                   Logic: 0.361ns(47.563%), Route: 0.398ns(52.437%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                     19230.000   19230.000 r                        
 B5                                                      0.000   19230.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093   19230.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898   19230.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000   19230.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047   19231.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029   19232.067         _N23             
 USCM_74_104/CLK_USCM              td                    0.000   19232.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=509)      1.651   19233.718         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.389   19234.107 r       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.368   19234.475         video_clk_w      
 USCM_74_109/CLK_USCM              td                    0.000   19234.475 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=185)      1.508   19235.983         video_clk        
 CLMS_78_97/CLK                                                            r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rwptr1[0]/opit_0/CLK
 clock pessimism                                        -0.416   19235.567                          
 clock uncertainty                                       0.150   19235.717                          

 Removal time                                            0.000   19235.717                          

 Data required time                                              19235.717                          
----------------------------------------------------------------------------------------------------
 Data required time                                              19235.717                          
 Data arrival time                                              -19235.945                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.228                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/RSTA[0]
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.171  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.212
  Launch Clock Delay      :  5.967
  Clock Pessimism Removal :  0.584

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N23             
 USCM_74_104/CLK_USCM              td                    0.000       2.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=509)      1.651       3.718         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.393       4.111 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.368       4.479         axi_clk          
 USCM_74_105/CLK_USCM              td                    0.000       4.479 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.488       5.967         ntclkbufg_1      
 CLMA_86_84/CLK                                                            r       frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK

 CLMA_86_84/Q0                     tco                   0.209       6.176 r       frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/Q
                                   net (fanout=39)       1.030       7.206         frame_read_write_m0/read_fifo_aclr
 DRM_62_104/RSTA[0]                                                        r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/RSTA[0]

 Data arrival time                                                   7.206         Logic Levels: 0  
                                                                                   Logic: 0.209ns(16.868%), Route: 1.030ns(83.132%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                        10.000      10.000 r                        
 B5                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      10.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781      10.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041      10.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894      11.809         _N23             
 USCM_74_104/CLK_USCM              td                    0.000      11.809 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=509)      1.425      13.234         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.342      13.576 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.319      13.895         axi_clk          
 USCM_74_105/CLK_USCM              td                    0.000      13.895 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.317      15.212         ntclkbufg_1      
 DRM_62_104/CLKA[0]                                                        r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/CLKA[0]
 clock pessimism                                         0.584      15.796                          
 clock uncertainty                                      -0.150      15.646                          

 Recovery time                                          -0.081      15.565                          

 Data required time                                                 15.565                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 15.565                          
 Data arrival time                                                  -7.206                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         8.359                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wrptr1[6]/opit_0/RS
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.199  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.184
  Launch Clock Delay      :  5.967
  Clock Pessimism Removal :  0.584

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N23             
 USCM_74_104/CLK_USCM              td                    0.000       2.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=509)      1.651       3.718         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.393       4.111 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.368       4.479         axi_clk          
 USCM_74_105/CLK_USCM              td                    0.000       4.479 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.488       5.967         ntclkbufg_1      
 CLMA_86_84/CLK                                                            r       frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK

 CLMA_86_84/Q0                     tco                   0.209       6.176 r       frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/Q
                                   net (fanout=39)       0.720       6.896         frame_read_write_m0/read_fifo_aclr
 CLMS_66_89/RS                                                             r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wrptr1[6]/opit_0/RS

 Data arrival time                                                   6.896         Logic Levels: 0  
                                                                                   Logic: 0.209ns(22.497%), Route: 0.720ns(77.503%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                        10.000      10.000 r                        
 B5                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      10.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781      10.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041      10.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894      11.809         _N23             
 USCM_74_104/CLK_USCM              td                    0.000      11.809 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=509)      1.425      13.234         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.342      13.576 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.319      13.895         axi_clk          
 USCM_74_105/CLK_USCM              td                    0.000      13.895 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.289      15.184         ntclkbufg_1      
 CLMS_66_89/CLK                                                            r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wrptr1[6]/opit_0/CLK
 clock pessimism                                         0.584      15.768                          
 clock uncertainty                                      -0.150      15.618                          

 Recovery time                                          -0.223      15.395                          

 Data required time                                                 15.395                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 15.395                          
 Data arrival time                                                  -6.896                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         8.499                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wrptr1[3]/opit_0/RS
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.199  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.184
  Launch Clock Delay      :  5.967
  Clock Pessimism Removal :  0.584

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N23             
 USCM_74_104/CLK_USCM              td                    0.000       2.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=509)      1.651       3.718         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.393       4.111 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.368       4.479         axi_clk          
 USCM_74_105/CLK_USCM              td                    0.000       4.479 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.488       5.967         ntclkbufg_1      
 CLMA_86_84/CLK                                                            r       frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK

 CLMA_86_84/Q0                     tco                   0.209       6.176 r       frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/Q
                                   net (fanout=39)       0.720       6.896         frame_read_write_m0/read_fifo_aclr
 CLMS_66_89/RS                                                             r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wrptr1[3]/opit_0/RS

 Data arrival time                                                   6.896         Logic Levels: 0  
                                                                                   Logic: 0.209ns(22.497%), Route: 0.720ns(77.503%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                        10.000      10.000 r                        
 B5                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      10.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781      10.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041      10.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894      11.809         _N23             
 USCM_74_104/CLK_USCM              td                    0.000      11.809 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=509)      1.425      13.234         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.342      13.576 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.319      13.895         axi_clk          
 USCM_74_105/CLK_USCM              td                    0.000      13.895 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.289      15.184         ntclkbufg_1      
 CLMS_66_89/CLK                                                            r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wrptr1[3]/opit_0/CLK
 clock pessimism                                         0.584      15.768                          
 clock uncertainty                                      -0.150      15.618                          

 Recovery time                                          -0.223      15.395                          

 Data required time                                                 15.395                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 15.395                          
 Data arrival time                                                  -6.896                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         8.499                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wr_water_level[4]/opit_0_A2Q21/RS
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.209  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.979
  Launch Clock Delay      :  5.186
  Clock Pessimism Removal :  -0.584

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781       0.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041       0.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894       1.809         _N23             
 USCM_74_104/CLK_USCM              td                    0.000       1.809 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=509)      1.425       3.234         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.342       3.576 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.319       3.895         axi_clk          
 USCM_74_105/CLK_USCM              td                    0.000       3.895 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.291       5.186         ntclkbufg_1      
 CLMA_86_84/CLK                                                            r       frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK

 CLMA_86_84/Q0                     tco                   0.197       5.383 f       frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/Q
                                   net (fanout=39)       0.300       5.683         frame_read_write_m0/read_fifo_aclr
 CLMA_82_89/RSCO                   td                    0.100       5.783 f       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wr_water_level[2]/opit_0_A2Q21/RSOUT
                                   net (fanout=2)        0.000       5.783         _N59             
 CLMA_82_93/RSCI                                                           f       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wr_water_level[4]/opit_0_A2Q21/RS

 Data arrival time                                                   5.783         Logic Levels: 1  
                                                                                   Logic: 0.297ns(49.749%), Route: 0.300ns(50.251%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N23             
 USCM_74_104/CLK_USCM              td                    0.000       2.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=509)      1.651       3.718         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.393       4.111 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.368       4.479         axi_clk          
 USCM_74_105/CLK_USCM              td                    0.000       4.479 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.500       5.979         ntclkbufg_1      
 CLMA_82_93/CLK                                                            r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wr_water_level[4]/opit_0_A2Q21/CLK
 clock pessimism                                        -0.584       5.395                          
 clock uncertainty                                       0.000       5.395                          

 Removal time                                            0.000       5.395                          

 Data required time                                                  5.395                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.395                          
 Data arrival time                                                  -5.783                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.388                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wr_water_level[6]/opit_0_A2Q21/RS
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.209  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.979
  Launch Clock Delay      :  5.186
  Clock Pessimism Removal :  -0.584

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781       0.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041       0.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894       1.809         _N23             
 USCM_74_104/CLK_USCM              td                    0.000       1.809 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=509)      1.425       3.234         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.342       3.576 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.319       3.895         axi_clk          
 USCM_74_105/CLK_USCM              td                    0.000       3.895 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.291       5.186         ntclkbufg_1      
 CLMA_86_84/CLK                                                            r       frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK

 CLMA_86_84/Q0                     tco                   0.197       5.383 f       frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/Q
                                   net (fanout=39)       0.300       5.683         frame_read_write_m0/read_fifo_aclr
 CLMA_82_89/RSCO                   td                    0.100       5.783 f       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wr_water_level[2]/opit_0_A2Q21/RSOUT
                                   net (fanout=2)        0.000       5.783         _N59             
 CLMA_82_93/RSCI                                                           f       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wr_water_level[6]/opit_0_A2Q21/RS

 Data arrival time                                                   5.783         Logic Levels: 1  
                                                                                   Logic: 0.297ns(49.749%), Route: 0.300ns(50.251%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N23             
 USCM_74_104/CLK_USCM              td                    0.000       2.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=509)      1.651       3.718         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.393       4.111 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.368       4.479         axi_clk          
 USCM_74_105/CLK_USCM              td                    0.000       4.479 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.500       5.979         ntclkbufg_1      
 CLMA_82_93/CLK                                                            r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wr_water_level[6]/opit_0_A2Q21/CLK
 clock pessimism                                        -0.584       5.395                          
 clock uncertainty                                       0.000       5.395                          

 Removal time                                            0.000       5.395                          

 Data required time                                                  5.395                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.395                          
 Data arrival time                                                  -5.783                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.388                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wr_water_level[8]/opit_0_A2Q21/RS
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.214  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.984
  Launch Clock Delay      :  5.186
  Clock Pessimism Removal :  -0.584

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781       0.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041       0.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894       1.809         _N23             
 USCM_74_104/CLK_USCM              td                    0.000       1.809 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=509)      1.425       3.234         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.342       3.576 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.319       3.895         axi_clk          
 USCM_74_105/CLK_USCM              td                    0.000       3.895 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.291       5.186         ntclkbufg_1      
 CLMA_86_84/CLK                                                            r       frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK

 CLMA_86_84/Q0                     tco                   0.197       5.383 f       frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/Q
                                   net (fanout=39)       0.300       5.683         frame_read_write_m0/read_fifo_aclr
 CLMA_82_89/RSCO                   td                    0.100       5.783 f       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wr_water_level[2]/opit_0_A2Q21/RSOUT
                                   net (fanout=2)        0.000       5.783         _N59             
 CLMA_82_93/RSCO                   td                    0.069       5.852 f       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wr_water_level[6]/opit_0_A2Q21/RSOUT
                                   net (fanout=2)        0.000       5.852         _N58             
 CLMA_82_97/RSCI                                                           f       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wr_water_level[8]/opit_0_A2Q21/RS

 Data arrival time                                                   5.852         Logic Levels: 2  
                                                                                   Logic: 0.366ns(54.955%), Route: 0.300ns(45.045%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N23             
 USCM_74_104/CLK_USCM              td                    0.000       2.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=509)      1.651       3.718         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.393       4.111 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.368       4.479         axi_clk          
 USCM_74_105/CLK_USCM              td                    0.000       4.479 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.505       5.984         ntclkbufg_1      
 CLMA_82_97/CLK                                                            r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wr_water_level[8]/opit_0_A2Q21/CLK
 clock pessimism                                        -0.584       5.400                          
 clock uncertainty                                       0.000       5.400                          

 Removal time                                            0.000       5.400                          

 Data required time                                                  5.400                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.400                          
 Data arrival time                                                  -5.852                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.452                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/global_reset_n/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/dqs_drift_l_cnt[1]/opit_0_inv_A2Q21/RS
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.218  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.180
  Launch Clock Delay      :  5.981
  Clock Pessimism Removal :  0.583

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N23             
 USCM_74_104/CLK_USCM              td                    0.000       2.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=509)      1.651       3.718         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.390       4.108 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.368       4.476         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_106/CLK_USCM              td                    0.000       4.476 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.505       5.981         ntclkbufg_0      
 CLMA_38_124/CLK                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/global_reset_n/opit_0_inv_L5Q_perm/CLK

 CLMA_38_124/Q0                    tco                   0.206       6.187 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/global_reset_n/opit_0_inv_L5Q_perm/Q
                                   net (fanout=53)       1.328       7.515         u_ipsl_hmic_h_top/global_reset_n
 CLMA_30_24/RS                                                             f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/dqs_drift_l_cnt[1]/opit_0_inv_A2Q21/RS

 Data arrival time                                                   7.515         Logic Levels: 0  
                                                                                   Logic: 0.206ns(13.429%), Route: 1.328ns(86.571%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                        20.000      20.000 r                        
 B5                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      20.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781      20.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041      20.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894      21.809         _N23             
 USCM_74_104/CLK_USCM              td                    0.000      21.809 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=509)      1.425      23.234         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.340      23.574 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.319      23.893         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_106/CLK_USCM              td                    0.000      23.893 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.287      25.180         ntclkbufg_0      
 CLMA_30_24/CLK                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/dqs_drift_l_cnt[1]/opit_0_inv_A2Q21/CLK
 clock pessimism                                         0.583      25.763                          
 clock uncertainty                                      -0.150      25.613                          

 Recovery time                                          -0.212      25.401                          

 Data required time                                                 25.401                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 25.401                          
 Data arrival time                                                  -7.515                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        17.886                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/global_reset_n/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/dqs_drift_l_cnt[3]/opit_0_inv_A2Q21/RS
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.218  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.180
  Launch Clock Delay      :  5.981
  Clock Pessimism Removal :  0.583

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N23             
 USCM_74_104/CLK_USCM              td                    0.000       2.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=509)      1.651       3.718         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.390       4.108 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.368       4.476         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_106/CLK_USCM              td                    0.000       4.476 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.505       5.981         ntclkbufg_0      
 CLMA_38_124/CLK                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/global_reset_n/opit_0_inv_L5Q_perm/CLK

 CLMA_38_124/Q0                    tco                   0.206       6.187 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/global_reset_n/opit_0_inv_L5Q_perm/Q
                                   net (fanout=53)       1.328       7.515         u_ipsl_hmic_h_top/global_reset_n
 CLMA_30_24/RS                                                             f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/dqs_drift_l_cnt[3]/opit_0_inv_A2Q21/RS

 Data arrival time                                                   7.515         Logic Levels: 0  
                                                                                   Logic: 0.206ns(13.429%), Route: 1.328ns(86.571%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                        20.000      20.000 r                        
 B5                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      20.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781      20.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041      20.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894      21.809         _N23             
 USCM_74_104/CLK_USCM              td                    0.000      21.809 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=509)      1.425      23.234         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.340      23.574 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.319      23.893         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_106/CLK_USCM              td                    0.000      23.893 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.287      25.180         ntclkbufg_0      
 CLMA_30_24/CLK                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/dqs_drift_l_cnt[3]/opit_0_inv_A2Q21/CLK
 clock pessimism                                         0.583      25.763                          
 clock uncertainty                                      -0.150      25.613                          

 Recovery time                                          -0.212      25.401                          

 Data required time                                                 25.401                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 25.401                          
 Data arrival time                                                  -7.515                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        17.886                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/global_reset_n/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/dqs_drift_l_now[1]/opit_0_inv/RS
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.227  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.171
  Launch Clock Delay      :  5.981
  Clock Pessimism Removal :  0.583

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N23             
 USCM_74_104/CLK_USCM              td                    0.000       2.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=509)      1.651       3.718         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.390       4.108 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.368       4.476         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_106/CLK_USCM              td                    0.000       4.476 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.505       5.981         ntclkbufg_0      
 CLMA_38_124/CLK                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/global_reset_n/opit_0_inv_L5Q_perm/CLK

 CLMA_38_124/Q0                    tco                   0.206       6.187 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/global_reset_n/opit_0_inv_L5Q_perm/Q
                                   net (fanout=53)       1.328       7.515         u_ipsl_hmic_h_top/global_reset_n
 CLMA_30_24/RSCO                   td                    0.094       7.609 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/dqs_drift_l_cnt[3]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000       7.609         _N252            
 CLMA_30_28/RSCO                   td                    0.078       7.687 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/dqs_drift_l_cnt[7]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000       7.687         _N251            
 CLMA_30_32/RSCI                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/dqs_drift_l_now[1]/opit_0_inv/RS

 Data arrival time                                                   7.687         Logic Levels: 2  
                                                                                   Logic: 0.378ns(22.157%), Route: 1.328ns(77.843%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                        20.000      20.000 r                        
 B5                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      20.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781      20.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041      20.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894      21.809         _N23             
 USCM_74_104/CLK_USCM              td                    0.000      21.809 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=509)      1.425      23.234         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.340      23.574 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.319      23.893         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_106/CLK_USCM              td                    0.000      23.893 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.278      25.171         ntclkbufg_0      
 CLMA_30_32/CLK                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/dqs_drift_l_now[1]/opit_0_inv/CLK
 clock pessimism                                         0.583      25.754                          
 clock uncertainty                                      -0.150      25.604                          

 Recovery time                                           0.000      25.604                          

 Data required time                                                 25.604                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 25.604                          
 Data arrival time                                                  -7.687                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        17.917                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/global_reset_n/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/rst_cnt[2]/opit_0_inv_L5Q_perm/RS
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.199  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.983
  Launch Clock Delay      :  5.201
  Clock Pessimism Removal :  -0.583

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781       0.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041       0.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894       1.809         _N23             
 USCM_74_104/CLK_USCM              td                    0.000       1.809 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=509)      1.425       3.234         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.340       3.574 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.319       3.893         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_106/CLK_USCM              td                    0.000       3.893 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.308       5.201         ntclkbufg_0      
 CLMA_38_124/CLK                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/global_reset_n/opit_0_inv_L5Q_perm/CLK

 CLMA_38_124/Q0                    tco                   0.197       5.398 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/global_reset_n/opit_0_inv_L5Q_perm/Q
                                   net (fanout=53)       0.479       5.877         u_ipsl_hmic_h_top/global_reset_n
 CLMA_30_112/RSCO                  td                    0.092       5.969 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/rst_cnt[4]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=1)        0.000       5.969         _N229            
 CLMA_30_116/RSCI                                                          r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/rst_cnt[2]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   5.969         Logic Levels: 1  
                                                                                   Logic: 0.289ns(37.630%), Route: 0.479ns(62.370%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N23             
 USCM_74_104/CLK_USCM              td                    0.000       2.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=509)      1.651       3.718         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.390       4.108 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.368       4.476         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_106/CLK_USCM              td                    0.000       4.476 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.507       5.983         ntclkbufg_0      
 CLMA_30_116/CLK                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/rst_cnt[2]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.583       5.400                          
 clock uncertainty                                       0.000       5.400                          

 Removal time                                            0.000       5.400                          

 Data required time                                                  5.400                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.400                          
 Data arrival time                                                  -5.969                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.569                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/global_reset_n/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/srb_dqs_rstn/opit_0_inv_L5Q_perm/RS
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.018  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.972
  Launch Clock Delay      :  5.201
  Clock Pessimism Removal :  -0.753

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781       0.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041       0.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894       1.809         _N23             
 USCM_74_104/CLK_USCM              td                    0.000       1.809 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=509)      1.425       3.234         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.340       3.574 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.319       3.893         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_106/CLK_USCM              td                    0.000       3.893 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.308       5.201         ntclkbufg_0      
 CLMA_38_124/CLK                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/global_reset_n/opit_0_inv_L5Q_perm/CLK

 CLMA_38_124/Q0                    tco                   0.197       5.398 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/global_reset_n/opit_0_inv_L5Q_perm/Q
                                   net (fanout=53)       0.261       5.659         u_ipsl_hmic_h_top/global_reset_n
 CLMA_38_132/RS                                                            f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/srb_dqs_rstn/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   5.659         Logic Levels: 0  
                                                                                   Logic: 0.197ns(43.013%), Route: 0.261ns(56.987%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N23             
 USCM_74_104/CLK_USCM              td                    0.000       2.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=509)      1.651       3.718         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.390       4.108 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.368       4.476         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_106/CLK_USCM              td                    0.000       4.476 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.496       5.972         ntclkbufg_0      
 CLMA_38_132/CLK                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/srb_dqs_rstn/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.753       5.219                          
 clock uncertainty                                       0.000       5.219                          

 Removal time                                           -0.186       5.033                          

 Data required time                                                  5.033                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.033                          
 Data arrival time                                                  -5.659                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.626                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/global_reset_n/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/srb_iol_rst/opit_0_inv/RS
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.018  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.972
  Launch Clock Delay      :  5.201
  Clock Pessimism Removal :  -0.753

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781       0.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041       0.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894       1.809         _N23             
 USCM_74_104/CLK_USCM              td                    0.000       1.809 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=509)      1.425       3.234         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.340       3.574 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.319       3.893         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_106/CLK_USCM              td                    0.000       3.893 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.308       5.201         ntclkbufg_0      
 CLMA_38_124/CLK                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/global_reset_n/opit_0_inv_L5Q_perm/CLK

 CLMA_38_124/Q0                    tco                   0.197       5.398 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/global_reset_n/opit_0_inv_L5Q_perm/Q
                                   net (fanout=53)       0.261       5.659         u_ipsl_hmic_h_top/global_reset_n
 CLMA_38_132/RS                                                            f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/srb_iol_rst/opit_0_inv/RS

 Data arrival time                                                   5.659         Logic Levels: 0  
                                                                                   Logic: 0.197ns(43.013%), Route: 0.261ns(56.987%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N23             
 USCM_74_104/CLK_USCM              td                    0.000       2.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=509)      1.651       3.718         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.390       4.108 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.368       4.476         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_106/CLK_USCM              td                    0.000       4.476 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.496       5.972         ntclkbufg_0      
 CLMA_38_132/CLK                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/srb_iol_rst/opit_0_inv/CLK
 clock pessimism                                        -0.753       5.219                          
 clock uncertainty                                       0.000       5.219                          

 Removal time                                           -0.186       5.033                          

 Data required time                                                  5.033                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.033                          
 Data arrival time                                                  -5.659                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.626                          
====================================================================================================

====================================================================================================

Startpoint  : u_uart_decode/uart_tx_inst/tx_reg/opit_0_inv_L5Q_perm/CLK
Endpoint    : uart_tx (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N23             
 USCM_74_104/CLK_USCM              td                    0.000       2.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=509)      1.498       3.565         sys_clk_g        
 CLMA_106_137/CLK                                                          r       u_uart_decode/uart_tx_inst/tx_reg/opit_0_inv_L5Q_perm/CLK

 CLMA_106_137/Q2                   tco                   0.206       3.771 f       u_uart_decode/uart_tx_inst/tx_reg/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        2.809       6.580         nt_uart_tx       
 IOL_151_361/DO                    td                    0.081       6.661 f       uart_tx_obuf/opit_1/O
                                   net (fanout=1)        0.000       6.661         uart_tx_obuf/ntO 
 IOBS_152_361/PAD                  td                    2.049       8.710 f       uart_tx_obuf/opit_0/O
                                   net (fanout=1)        0.084       8.794         uart_tx          
 C10                                                                       f       uart_tx (port)   

 Data arrival time                                                   8.794         Logic Levels: 2  
                                                                                   Logic: 2.336ns(44.674%), Route: 2.893ns(55.326%)
====================================================================================================

====================================================================================================

Startpoint  : dvi_encoder_m0/serdes_4b_10to1_m0/gtp_outbuft5/opit_1_IOL/SYSCLK
Endpoint    : tmds_data_n[2] (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred (falling edge)
                                                         0.000       0.000 f                        
 B5                                                      0.000       0.000 f       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.959       1.052 f       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.052         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.099 f       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.023       2.122         _N23             
 USCM_74_104/CLK_USCM              td                    0.000       2.122 f       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=509)      1.653       3.775         sys_clk_g        
 PLL_82_51/CLK_OUT1                td                    0.390       4.165 f       video_pll_m0/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.368       4.533         video_clk5x_w    
 USCM_74_110/CLK_USCM              td                    0.000       4.533 f       video_clk5xbufg/gopclkbufg/CLKOUT
                                   net (fanout=49)       1.485       6.018         video_clk5x      
 IOL_151_349/CLK_SYS                                                       f       dvi_encoder_m0/serdes_4b_10to1_m0/gtp_outbuft5/opit_1_IOL/SYSCLK

 IOL_151_349/DO                    tco                   0.336       6.354 f       dvi_encoder_m0/serdes_4b_10to1_m0/gtp_outbuft5/opit_1_IOL/PADO
                                   net (fanout=1)        0.000       6.354         dvi_encoder_m0/serdes_4b_10to1_m0/gtp_outbuft5/ntO
 IOBS_152_349/PAD                  td                    1.876       8.230 f       dvi_encoder_m0/serdes_4b_10to1_m0/gtp_outbuft5/opit_0/O
                                   net (fanout=1)        0.096       8.326         nt_tmds_data_n[2]
 A10                                                                       f       tmds_data_n[2] (port)

 Data arrival time                                                   8.326         Logic Levels: 1  
                                                                                   Logic: 2.212ns(95.841%), Route: 0.096ns(4.159%)
====================================================================================================

====================================================================================================

Startpoint  : dvi_encoder_m0/serdes_4b_10to1_m0/gtp_outbuft1/opit_1_IOL/SYSCLK
Endpoint    : tmds_data_p[2] (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred (falling edge)
                                                         0.000       0.000 f                        
 B5                                                      0.000       0.000 f       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.959       1.052 f       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.052         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.099 f       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.023       2.122         _N23             
 USCM_74_104/CLK_USCM              td                    0.000       2.122 f       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=509)      1.653       3.775         sys_clk_g        
 PLL_82_51/CLK_OUT1                td                    0.390       4.165 f       video_pll_m0/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.368       4.533         video_clk5x_w    
 USCM_74_110/CLK_USCM              td                    0.000       4.533 f       video_clk5xbufg/gopclkbufg/CLKOUT
                                   net (fanout=49)       1.485       6.018         video_clk5x      
 IOL_151_350/CLK_SYS                                                       f       dvi_encoder_m0/serdes_4b_10to1_m0/gtp_outbuft1/opit_1_IOL/SYSCLK

 IOL_151_350/DO                    tco                   0.336       6.354 f       dvi_encoder_m0/serdes_4b_10to1_m0/gtp_outbuft1/opit_1_IOL/PADO
                                   net (fanout=1)        0.000       6.354         dvi_encoder_m0/serdes_4b_10to1_m0/gtp_outbuft1/ntO
 IOBD_152_350/PAD                  td                    1.876       8.230 f       dvi_encoder_m0/serdes_4b_10to1_m0/gtp_outbuft1/opit_0/O
                                   net (fanout=1)        0.092       8.322         nt_tmds_data_p[2]
 B10                                                                       f       tmds_data_p[2] (port)

 Data arrival time                                                   8.322         Logic Levels: 1  
                                                                                   Logic: 2.212ns(96.007%), Route: 0.092ns(3.993%)
====================================================================================================

====================================================================================================

Startpoint  : pad_dq_ch0[2] (port)
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr5_dut/gateop_inv_IO/PADI
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 R6                                                      0.000       0.000 f       pad_dq_ch0[2] (port)
                                   net (fanout=1)        0.034       0.034         nt_pad_dq_ch0[2] 
 IOBD_0_14/DIN                     td                    0.395       0.429 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iob_05_dut/opit_0/O
                                   net (fanout=1)        0.000       0.429         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iob_05_dut/ntI
 IOL_7_14/DI                                                               f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr5_dut/gateop_inv_IO/PADI

 Data arrival time                                                   0.429         Logic Levels: 1  
                                                                                   Logic: 0.395ns(92.075%), Route: 0.034ns(7.925%)
====================================================================================================

====================================================================================================

Startpoint  : pad_dq_ch0[1] (port)
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr4_dut/gateop_inv_IO/PADI
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 T6                                                      0.000       0.000 f       pad_dq_ch0[1] (port)
                                   net (fanout=1)        0.035       0.035         nt_pad_dq_ch0[1] 
 IOBS_0_13/DIN                     td                    0.395       0.430 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iob_04_dut/opit_0/O
                                   net (fanout=1)        0.000       0.430         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iob_04_dut/ntI
 IOL_7_13/DI                                                               f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr4_dut/gateop_inv_IO/PADI

 Data arrival time                                                   0.430         Logic Levels: 1  
                                                                                   Logic: 0.395ns(91.860%), Route: 0.035ns(8.140%)
====================================================================================================

====================================================================================================

Startpoint  : pad_dq_ch0[7] (port)
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr12_dut/gateop_inv_IO/PADI
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 P6                                                      0.000       0.000 f       pad_dq_ch0[7] (port)
                                   net (fanout=1)        0.036       0.036         nt_pad_dq_ch0[7] 
 IOBS_0_37/DIN                     td                    0.395       0.431 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iob_12_dut/opit_0/O
                                   net (fanout=1)        0.000       0.431         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iob_12_dut/ntI
 IOL_7_37/DI                                                               f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr12_dut/gateop_inv_IO/PADI

 Data arrival time                                                   0.431         Logic Levels: 1  
                                                                                   Logic: 0.395ns(91.647%), Route: 0.036ns(8.353%)
====================================================================================================

====================================================================================================
End dump timing report

0. checking no_clock
--------------------

1. checking virtual_clock
--------------------

2. checking unexpandable_clocks
--------------------

3. checking no_input_delay
--------------------

4. checking no_output_delay
--------------------

5. checking partial_input_delay
--------------------

6. checking partial_output_delay
--------------------

7. checking io_min_max_delay_consistency
--------------------

8. checking input_delay_assigned_to_clock
--------------------

9. checking loops
--------------------

10. checking latches
--------------------
Action report_timing: Real time elapsed is 8.000 sec
Action report_timing: CPU time elapsed is 6.063 sec
Current time: Mon May 30 10:15:54 2022
Action report_timing: Peak memory pool usage is 371,929,088 bytes
Report timing is finished successfully.
