<?xml version="1.0" encoding="UTF-8"?>
<wave_config>
   <wave_state>
   </wave_state>
   <db_ref_list>
      <db_ref path="C:/Users/User/Desktop/projects/logikh/logikhERG/FASH2/DECSTAGE_testBench_isim_beh.wdb" id="1" type="auto">
         <top_modules>
            <top_module name="decstage_testbench" />
            <top_module name="numeric_std" />
            <top_module name="std_logic_1164" />
            <top_module name="std_logic_arith" />
            <top_module name="std_logic_unsigned" />
         </top_modules>
      </db_ref>
   </db_ref_list>
   <WVObjectSize size="13" />
   <wvobject fp_name="/decstage_testbench/rf_wren" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">rf_wren</obj_property>
      <obj_property name="ObjectShortName">rf_wren</obj_property>
   </wvobject>
   <wvobject fp_name="/decstage_testbench/rf_wrdata_sel" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">rf_wrdata_sel</obj_property>
      <obj_property name="ObjectShortName">rf_wrdata_sel</obj_property>
   </wvobject>
   <wvobject fp_name="/decstage_testbench/rf_b_sel" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">rf_b_sel</obj_property>
      <obj_property name="ObjectShortName">rf_b_sel</obj_property>
   </wvobject>
   <wvobject fp_name="/decstage_testbench/clk" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">clk</obj_property>
      <obj_property name="ObjectShortName">clk</obj_property>
   </wvobject>
   <wvobject fp_name="/decstage_testbench/reset" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">reset</obj_property>
      <obj_property name="ObjectShortName">reset</obj_property>
   </wvobject>
   <wvobject fp_name="/decstage_testbench/instr" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">instr[31:0]</obj_property>
      <obj_property name="ObjectShortName">instr[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/decstage_testbench/alu_out" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">alu_out[31:0]</obj_property>
      <obj_property name="ObjectShortName">alu_out[31:0]</obj_property>
      <obj_property name="Radix">HEXRADIX</obj_property>
   </wvobject>
   <wvobject fp_name="/decstage_testbench/mem_out" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">mem_out[31:0]</obj_property>
      <obj_property name="ObjectShortName">mem_out[31:0]</obj_property>
      <obj_property name="Radix">HEXRADIX</obj_property>
   </wvobject>
   <wvobject fp_name="/decstage_testbench/immext" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">immext[1:0]</obj_property>
      <obj_property name="ObjectShortName">immext[1:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/decstage_testbench/immed" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">immed[31:0]</obj_property>
      <obj_property name="ObjectShortName">immed[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/decstage_testbench/rf_a" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">rf_a[31:0]</obj_property>
      <obj_property name="ObjectShortName">rf_a[31:0]</obj_property>
      <obj_property name="Radix">HEXRADIX</obj_property>
   </wvobject>
   <wvobject fp_name="/decstage_testbench/rf_b" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">rf_b[31:0]</obj_property>
      <obj_property name="ObjectShortName">rf_b[31:0]</obj_property>
      <obj_property name="Radix">HEXRADIX</obj_property>
   </wvobject>
   <wvobject fp_name="/decstage_testbench/clk_period" type="other" db_ref_id="1">
      <obj_property name="ElementShortName">clk_period</obj_property>
      <obj_property name="ObjectShortName">clk_period</obj_property>
   </wvobject>
</wave_config>
