// Generated by CIRCT unknown git version
module sirv_pwmgpioport(	// file.cleaned.mlir:2:3
  input  clock,	// file.cleaned.mlir:2:34
         reset,	// file.cleaned.mlir:2:50
         io_pwm_port_0,	// file.cleaned.mlir:2:66
         io_pwm_port_1,	// file.cleaned.mlir:2:90
         io_pwm_port_2,	// file.cleaned.mlir:2:114
         io_pwm_port_3,	// file.cleaned.mlir:2:138
         io_pins_pwm_0_i_ival,	// file.cleaned.mlir:2:162
         io_pins_pwm_1_i_ival,	// file.cleaned.mlir:2:193
         io_pins_pwm_2_i_ival,	// file.cleaned.mlir:2:224
         io_pins_pwm_3_i_ival,	// file.cleaned.mlir:2:255
  output io_pins_pwm_0_o_oval,	// file.cleaned.mlir:2:287
         io_pins_pwm_0_o_oe,	// file.cleaned.mlir:2:318
         io_pins_pwm_0_o_ie,	// file.cleaned.mlir:2:347
         io_pins_pwm_0_o_pue,	// file.cleaned.mlir:2:376
         io_pins_pwm_0_o_ds,	// file.cleaned.mlir:2:406
         io_pins_pwm_1_o_oval,	// file.cleaned.mlir:2:435
         io_pins_pwm_1_o_oe,	// file.cleaned.mlir:2:466
         io_pins_pwm_1_o_ie,	// file.cleaned.mlir:2:495
         io_pins_pwm_1_o_pue,	// file.cleaned.mlir:2:524
         io_pins_pwm_1_o_ds,	// file.cleaned.mlir:2:554
         io_pins_pwm_2_o_oval,	// file.cleaned.mlir:2:583
         io_pins_pwm_2_o_oe,	// file.cleaned.mlir:2:614
         io_pins_pwm_2_o_ie,	// file.cleaned.mlir:2:643
         io_pins_pwm_2_o_pue,	// file.cleaned.mlir:2:672
         io_pins_pwm_2_o_ds,	// file.cleaned.mlir:2:702
         io_pins_pwm_3_o_oval,	// file.cleaned.mlir:2:731
         io_pins_pwm_3_o_oe,	// file.cleaned.mlir:2:762
         io_pins_pwm_3_o_ie,	// file.cleaned.mlir:2:791
         io_pins_pwm_3_o_pue,	// file.cleaned.mlir:2:820
         io_pins_pwm_3_o_ds	// file.cleaned.mlir:2:850
);

  assign io_pins_pwm_0_o_oval = io_pwm_port_0;	// file.cleaned.mlir:5:5
  assign io_pins_pwm_0_o_oe = 1'h1;	// file.cleaned.mlir:4:13, :5:5
  assign io_pins_pwm_0_o_ie = 1'h0;	// file.cleaned.mlir:3:14, :5:5
  assign io_pins_pwm_0_o_pue = 1'h0;	// file.cleaned.mlir:3:14, :5:5
  assign io_pins_pwm_0_o_ds = 1'h0;	// file.cleaned.mlir:3:14, :5:5
  assign io_pins_pwm_1_o_oval = io_pwm_port_1;	// file.cleaned.mlir:5:5
  assign io_pins_pwm_1_o_oe = 1'h1;	// file.cleaned.mlir:4:13, :5:5
  assign io_pins_pwm_1_o_ie = 1'h0;	// file.cleaned.mlir:3:14, :5:5
  assign io_pins_pwm_1_o_pue = 1'h0;	// file.cleaned.mlir:3:14, :5:5
  assign io_pins_pwm_1_o_ds = 1'h0;	// file.cleaned.mlir:3:14, :5:5
  assign io_pins_pwm_2_o_oval = io_pwm_port_2;	// file.cleaned.mlir:5:5
  assign io_pins_pwm_2_o_oe = 1'h1;	// file.cleaned.mlir:4:13, :5:5
  assign io_pins_pwm_2_o_ie = 1'h0;	// file.cleaned.mlir:3:14, :5:5
  assign io_pins_pwm_2_o_pue = 1'h0;	// file.cleaned.mlir:3:14, :5:5
  assign io_pins_pwm_2_o_ds = 1'h0;	// file.cleaned.mlir:3:14, :5:5
  assign io_pins_pwm_3_o_oval = io_pwm_port_3;	// file.cleaned.mlir:5:5
  assign io_pins_pwm_3_o_oe = 1'h1;	// file.cleaned.mlir:4:13, :5:5
  assign io_pins_pwm_3_o_ie = 1'h0;	// file.cleaned.mlir:3:14, :5:5
  assign io_pins_pwm_3_o_pue = 1'h0;	// file.cleaned.mlir:3:14, :5:5
  assign io_pins_pwm_3_o_ds = 1'h0;	// file.cleaned.mlir:3:14, :5:5
endmodule

