#include "hls_design_meta.h"
const Port_Property HLS_Design_Meta::port_props[]={
	Port_Property("ap_clk", 1, hls_in, -1, "", "", 1),
	Port_Property("ap_rst", 1, hls_in, -1, "", "", 1),
	Port_Property("ap_start", 1, hls_in, -1, "", "", 1),
	Port_Property("ap_done", 1, hls_out, -1, "", "", 1),
	Port_Property("ap_idle", 1, hls_out, -1, "", "", 1),
	Port_Property("ap_ready", 1, hls_out, -1, "", "", 1),
	Port_Property("ap_core", 8, hls_in, 0, "ap_none", "in_data", 1),
	Port_Property("ap_part", 8, hls_in, 1, "ap_none", "in_data", 1),
	Port_Property("ap_parent", 8, hls_in, 2, "ap_none", "in_data", 1),
	Port_Property("s4_pooling_layer_map_w", 32, hls_in, 3, "ap_none", "in_data", 1),
	Port_Property("s4_pooling_layer_map_h", 32, hls_in, 4, "ap_none", "in_data", 1),
	Port_Property("s4_pooling_layer_map_count", 32, hls_in, 5, "ap_none", "in_data", 1),
	Port_Property("s4_pooling_layer_map_data_address0", 17, hls_out, 6, "ap_memory", "mem_address", 1),
	Port_Property("s4_pooling_layer_map_data_ce0", 1, hls_out, 6, "ap_memory", "mem_ce", 1),
	Port_Property("s4_pooling_layer_map_data_q0", 64, hls_in, 6, "ap_memory", "mem_dout", 1),
	Port_Property("s4_pooling_layer_map_error_address0", 17, hls_out, 7, "ap_memory", "mem_address", 1),
	Port_Property("s4_pooling_layer_map_error_ce0", 1, hls_out, 7, "ap_memory", "mem_ce", 1),
	Port_Property("s4_pooling_layer_map_error_we0", 1, hls_out, 7, "ap_memory", "mem_we", 1),
	Port_Property("s4_pooling_layer_map_error_d0", 64, hls_out, 7, "ap_memory", "mem_din", 1),
	Port_Property("s4_pooling_layer_map_error_q0", 64, hls_in, 7, "ap_memory", "mem_dout", 1),
	Port_Property("s4_pooling_layer_map_error_address1", 17, hls_out, 7, "ap_memory", "MemPortADDR2", 1),
	Port_Property("s4_pooling_layer_map_error_ce1", 1, hls_out, 7, "ap_memory", "MemPortCE2", 1),
	Port_Property("s4_pooling_layer_map_error_we1", 1, hls_out, 7, "ap_memory", "MemPortWE2", 1),
	Port_Property("s4_pooling_layer_map_error_d1", 64, hls_out, 7, "ap_memory", "MemPortDIN2", 1),
	Port_Property("s4_pooling_layer_map_error_q1", 64, hls_in, 7, "ap_memory", "MemPortDOUT2", 1),
	Port_Property("s4_pooling_layer_map_b_address0", 7, hls_out, 8, "ap_memory", "mem_address", 1),
	Port_Property("s4_pooling_layer_map_b_ce0", 1, hls_out, 8, "ap_memory", "mem_ce", 1),
	Port_Property("s4_pooling_layer_map_b_we0", 1, hls_out, 8, "ap_memory", "mem_we", 1),
	Port_Property("s4_pooling_layer_map_b_d0", 64, hls_out, 8, "ap_memory", "mem_din", 1),
	Port_Property("s4_pooling_layer_map_b_q0", 64, hls_in, 8, "ap_memory", "mem_dout", 1),
	Port_Property("s4_pooling_layer_map_b_address1", 7, hls_out, 8, "ap_memory", "MemPortADDR2", 1),
	Port_Property("s4_pooling_layer_map_b_ce1", 1, hls_out, 8, "ap_memory", "MemPortCE2", 1),
	Port_Property("s4_pooling_layer_map_b_we1", 1, hls_out, 8, "ap_memory", "MemPortWE2", 1),
	Port_Property("s4_pooling_layer_map_b_d1", 64, hls_out, 8, "ap_memory", "MemPortDIN2", 1),
	Port_Property("s4_pooling_layer_map_b_q1", 64, hls_in, 8, "ap_memory", "MemPortDOUT2", 1),
	Port_Property("s4_pooling_layer_map_db_address0", 7, hls_out, 9, "ap_memory", "mem_address", 1),
	Port_Property("s4_pooling_layer_map_db_ce0", 1, hls_out, 9, "ap_memory", "mem_ce", 1),
	Port_Property("s4_pooling_layer_map_db_we0", 1, hls_out, 9, "ap_memory", "mem_we", 1),
	Port_Property("s4_pooling_layer_map_db_d0", 64, hls_out, 9, "ap_memory", "mem_din", 1),
	Port_Property("s4_pooling_layer_map_db_q0", 64, hls_in, 9, "ap_memory", "mem_dout", 1),
	Port_Property("s4_pooling_layer_map_db_address1", 7, hls_out, 9, "ap_memory", "MemPortADDR2", 1),
	Port_Property("s4_pooling_layer_map_db_ce1", 1, hls_out, 9, "ap_memory", "MemPortCE2", 1),
	Port_Property("s4_pooling_layer_map_db_we1", 1, hls_out, 9, "ap_memory", "MemPortWE2", 1),
	Port_Property("s4_pooling_layer_map_db_d1", 64, hls_out, 9, "ap_memory", "MemPortDIN2", 1),
	Port_Property("s4_pooling_layer_map_db_q1", 64, hls_in, 9, "ap_memory", "MemPortDOUT2", 1),
	Port_Property("s4_pooling_layer_kernel_w", 32, hls_in, 10, "ap_none", "in_data", 1),
	Port_Property("s4_pooling_layer_kernel_h", 32, hls_in, 11, "ap_none", "in_data", 1),
	Port_Property("s4_pooling_layer_kernel_count", 32, hls_in, 12, "ap_none", "in_data", 1),
	Port_Property("s4_pooling_layer_kernel_address0", 11, hls_out, 13, "ap_memory", "mem_address", 1),
	Port_Property("s4_pooling_layer_kernel_ce0", 1, hls_out, 13, "ap_memory", "mem_ce", 1),
	Port_Property("s4_pooling_layer_kernel_we0", 1, hls_out, 13, "ap_memory", "mem_we", 1),
	Port_Property("s4_pooling_layer_kernel_d0", 3200, hls_out, 13, "ap_memory", "mem_din", 1),
	Port_Property("s4_pooling_layer_kernel_q0", 3200, hls_in, 13, "ap_memory", "mem_dout", 1),
	Port_Property("s4_pooling_layer_kernel_address1", 11, hls_out, 13, "ap_memory", "MemPortADDR2", 1),
	Port_Property("s4_pooling_layer_kernel_ce1", 1, hls_out, 13, "ap_memory", "MemPortCE2", 1),
	Port_Property("s4_pooling_layer_kernel_we1", 1, hls_out, 13, "ap_memory", "MemPortWE2", 1),
	Port_Property("s4_pooling_layer_kernel_d1", 3200, hls_out, 13, "ap_memory", "MemPortDIN2", 1),
	Port_Property("s4_pooling_layer_kernel_q1", 3200, hls_in, 13, "ap_memory", "MemPortDOUT2", 1),
	Port_Property("s4_pooling_layer_map_common_address0", 10, hls_out, 14, "ap_memory", "mem_address", 1),
	Port_Property("s4_pooling_layer_map_common_ce0", 1, hls_out, 14, "ap_memory", "mem_ce", 1),
	Port_Property("s4_pooling_layer_map_common_we0", 1, hls_out, 14, "ap_memory", "mem_we", 1),
	Port_Property("s4_pooling_layer_map_common_d0", 64, hls_out, 14, "ap_memory", "mem_din", 1),
	Port_Property("s4_pooling_layer_map_common_q0", 64, hls_in, 14, "ap_memory", "mem_dout", 1),
	Port_Property("s4_pooling_layer_map_common_address1", 10, hls_out, 14, "ap_memory", "MemPortADDR2", 1),
	Port_Property("s4_pooling_layer_map_common_ce1", 1, hls_out, 14, "ap_memory", "MemPortCE2", 1),
	Port_Property("s4_pooling_layer_map_common_we1", 1, hls_out, 14, "ap_memory", "MemPortWE2", 1),
	Port_Property("s4_pooling_layer_map_common_d1", 64, hls_out, 14, "ap_memory", "MemPortDIN2", 1),
	Port_Property("s4_pooling_layer_map_common_q1", 64, hls_in, 14, "ap_memory", "MemPortDOUT2", 1),
	Port_Property("c5_conv_layer_map_w", 32, hls_in, 15, "ap_none", "in_data", 1),
	Port_Property("c5_conv_layer_map_h", 32, hls_in, 16, "ap_none", "in_data", 1),
	Port_Property("c5_conv_layer_map_count", 32, hls_in, 17, "ap_none", "in_data", 1),
	Port_Property("c5_conv_layer_map_data_address0", 17, hls_out, 18, "ap_memory", "mem_address", 1),
	Port_Property("c5_conv_layer_map_data_ce0", 1, hls_out, 18, "ap_memory", "mem_ce", 1),
	Port_Property("c5_conv_layer_map_data_we0", 1, hls_out, 18, "ap_memory", "mem_we", 1),
	Port_Property("c5_conv_layer_map_data_d0", 64, hls_out, 18, "ap_memory", "mem_din", 1),
	Port_Property("c5_conv_layer_map_error_address0", 17, hls_out, 19, "ap_memory", "mem_address", 1),
	Port_Property("c5_conv_layer_map_error_ce0", 1, hls_out, 19, "ap_memory", "mem_ce", 1),
	Port_Property("c5_conv_layer_map_error_we0", 1, hls_out, 19, "ap_memory", "mem_we", 1),
	Port_Property("c5_conv_layer_map_error_d0", 64, hls_out, 19, "ap_memory", "mem_din", 1),
	Port_Property("c5_conv_layer_map_error_q0", 64, hls_in, 19, "ap_memory", "mem_dout", 1),
	Port_Property("c5_conv_layer_map_error_address1", 17, hls_out, 19, "ap_memory", "MemPortADDR2", 1),
	Port_Property("c5_conv_layer_map_error_ce1", 1, hls_out, 19, "ap_memory", "MemPortCE2", 1),
	Port_Property("c5_conv_layer_map_error_we1", 1, hls_out, 19, "ap_memory", "MemPortWE2", 1),
	Port_Property("c5_conv_layer_map_error_d1", 64, hls_out, 19, "ap_memory", "MemPortDIN2", 1),
	Port_Property("c5_conv_layer_map_error_q1", 64, hls_in, 19, "ap_memory", "MemPortDOUT2", 1),
	Port_Property("c5_conv_layer_map_b_address0", 7, hls_out, 20, "ap_memory", "mem_address", 1),
	Port_Property("c5_conv_layer_map_b_ce0", 1, hls_out, 20, "ap_memory", "mem_ce", 1),
	Port_Property("c5_conv_layer_map_b_q0", 64, hls_in, 20, "ap_memory", "mem_dout", 1),
	Port_Property("c5_conv_layer_map_db_address0", 7, hls_out, 21, "ap_memory", "mem_address", 1),
	Port_Property("c5_conv_layer_map_db_ce0", 1, hls_out, 21, "ap_memory", "mem_ce", 1),
	Port_Property("c5_conv_layer_map_db_we0", 1, hls_out, 21, "ap_memory", "mem_we", 1),
	Port_Property("c5_conv_layer_map_db_d0", 64, hls_out, 21, "ap_memory", "mem_din", 1),
	Port_Property("c5_conv_layer_map_db_q0", 64, hls_in, 21, "ap_memory", "mem_dout", 1),
	Port_Property("c5_conv_layer_map_db_address1", 7, hls_out, 21, "ap_memory", "MemPortADDR2", 1),
	Port_Property("c5_conv_layer_map_db_ce1", 1, hls_out, 21, "ap_memory", "MemPortCE2", 1),
	Port_Property("c5_conv_layer_map_db_we1", 1, hls_out, 21, "ap_memory", "MemPortWE2", 1),
	Port_Property("c5_conv_layer_map_db_d1", 64, hls_out, 21, "ap_memory", "MemPortDIN2", 1),
	Port_Property("c5_conv_layer_map_db_q1", 64, hls_in, 21, "ap_memory", "MemPortDOUT2", 1),
	Port_Property("c5_conv_layer_kernel_w", 32, hls_in, 22, "ap_none", "in_data", 1),
	Port_Property("c5_conv_layer_kernel_h", 32, hls_in, 23, "ap_none", "in_data", 1),
	Port_Property("c5_conv_layer_kernel_count", 32, hls_in, 24, "ap_none", "in_data", 1),
	Port_Property("c5_conv_layer_kernel_address0", 11, hls_out, 25, "ap_memory", "mem_address", 1),
	Port_Property("c5_conv_layer_kernel_ce0", 1, hls_out, 25, "ap_memory", "mem_ce", 1),
	Port_Property("c5_conv_layer_kernel_q0", 3200, hls_in, 25, "ap_memory", "mem_dout", 1),
	Port_Property("c5_conv_layer_map_common_address0", 10, hls_out, 26, "ap_memory", "mem_address", 1),
	Port_Property("c5_conv_layer_map_common_ce0", 1, hls_out, 26, "ap_memory", "mem_ce", 1),
	Port_Property("c5_conv_layer_map_common_we0", 1, hls_out, 26, "ap_memory", "mem_we", 1),
	Port_Property("c5_conv_layer_map_common_d0", 64, hls_out, 26, "ap_memory", "mem_din", 1),
	Port_Property("c5_conv_layer_map_common_q0", 64, hls_in, 26, "ap_memory", "mem_dout", 1),
	Port_Property("pconnection_address0", 7, hls_out, 27, "ap_memory", "mem_address", 1),
	Port_Property("pconnection_ce0", 1, hls_out, 27, "ap_memory", "mem_ce", 1),
	Port_Property("pconnection_q0", 1, hls_in, 27, "ap_memory", "mem_dout", 1),
	Port_Property("ap_ce", 1, hls_in, -1, "", "", 1),
};
const char* HLS_Design_Meta::dut_name = "conv_fprop3";
