# Info: [9566]: Logging project transcript to file P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/project_1_impl_1/precision.log
# Info: [9566]: Logging suppressed messages transcript to file P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/project_1_impl_1/precision.log.suppressed
# Info: [9550]: Activated implementation project_1_impl_1 in project P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/project_1.psp.
new_project -name project_1 -folder "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL" -createimpl_name project_1_impl_1
# COMMAND: add_input_file {altera_8to16_dc_ram.vhd altera_16to8_dc_ram.vhd altera_mf.vhd altera_mf_components.vhd BMP_io_package.vhd checksum_calc.vhd clk_blk_top.vhd clk_reset_model.vhd dc_fifo.vhd debouncer.vhd disp_ctrl_top.vhd file_log.vhd gen_reg.vhd general_fifo.vhd global_nets_top.vhd Hexss.vhd intercon.vhd intercon_mux.vhd intercon_pkg.vhd led.vhd manager.vhd mds_top.vhd mem_ctrl_rd.vhd mem_ctrl_rd_wbm.vhd mem_ctrl_rd_wbs.vhd mem_ctrl_wr.vhd mem_ctrl_wr_wbm.vhd mem_ctrl_wr_wbs.vhd mem_mng_arbiter.vhd mem_mng_top.vhd mp_dec.vhd mp_enc.vhd mux2.vhd navigator.vhd opcode_parser.vhd opcode_store.vhd opcode_unite.vhd pixel_mng.vhd pll.vhd RAM_300.vhd ram_simple.vhd reset_blk_top.vhd reset_debouncer.vhd rx_path.vhd sdram_controller.vhd sdram_symbol_model.vhd SG_WBM_IF.vhd Symbol_Generator_Top.vhd sync_rst_gen.vhd synthetic_frame_generator.vhd top_synthesis.vhd tx_path.vhd tx_path_wbm.vhd txt_util.vhd uart_rx.vhd uart_tx.vhd update_upon_vsync.vhd vesa_gen_ctrl.vhd vesa_pic_col.vhd wbs_reg.vhd x_y_location.vhd x_y_location_top.vhd}
add_input_file {altera_8to16_dc_ram.vhd altera_16to8_dc_ram.vhd altera_mf.vhd altera_mf_components.vhd BMP_io_package.vhd checksum_calc.vhd clk_blk_top.vhd clk_reset_model.vhd dc_fifo.vhd debouncer.vhd disp_ctrl_top.vhd file_log.vhd gen_reg.vhd general_fifo.vhd global_nets_top.vhd Hexss.vhd intercon.vhd intercon_mux.vhd intercon_pkg.vhd led.vhd manager.vhd mds_top.vhd mem_ctrl_rd.vhd mem_ctrl_rd_wbm.vhd mem_ctrl_rd_wbs.vhd mem_ctrl_wr.vhd mem_ctrl_wr_wbm.vhd mem_ctrl_wr_wbs.vhd mem_mng_arbiter.vhd mem_mng_top.vhd mp_dec.vhd mp_enc.vhd mux2.vhd navigator.vhd opcode_parser.vhd opcode_store.vhd opcode_unite.vhd pixel_mng.vhd pll.vhd RAM_300.vhd ram_simple.vhd reset_blk_top.vhd reset_debouncer.vhd rx_path.vhd sdram_controller.vhd sdram_symbol_model.vhd SG_WBM_IF.vhd Symbol_Generator_Top.vhd sync_rst_gen.vhd synthetic_frame_generator.vhd top_synthesis.vhd tx_path.vhd tx_path_wbm.vhd txt_util.vhd uart_rx.vhd uart_tx.vhd update_upon_vsync.vhd vesa_gen_ctrl.vhd vesa_pic_col.vhd wbs_reg.vhd x_y_location.vhd x_y_location_top.vhd}
# COMMAND: move_input_file -from {1} -to 0
move_input_file -from {1} -to 0
# COMMAND: setup_design -manufacturer Altera -family "Cyclone II" -part EP2C35F672C -speed 6
# Info: [15297]: Setting up the design to use synthesis library "cycloneii.syn"
# Info: [573]: The global max fanout is currently set to 1000 for Altera - Cyclone II.
# Info: [15323]: Setting Part to: "EP2C35F672C".
# Info: [15324]: Setting Process to: "6".
setup_design -manufacturer Altera -family "Cyclone II" -part EP2C35F672C -speed 6
# COMMAND: setup_design -max_fanout=1000
# Info: [573]: The global max fanout is currently set to 1000 for Altera - Cyclone II.
setup_design -max_fanout=1000
# COMMAND: compile
# Info: [3022]: Reading file: C:/MentorGraphics/PRECIS~1.1_6/Mgc_home/pkgs/psr/techlibs/cycloneii.syn.
# Info: [631]: Loading library initialization file C:/MentorGraphics/PRECIS~1.1_6/Mgc_home/pkgs/psr/userware/yeager_rename.tcl
# Info: [40000]: vhdlorder, Release 2014a.1
# Warning: [40000]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/altera_mf.vhd", line 2121: No such Package MF_m_cntr is visible
# Warning: [40000]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/altera_mf.vhd", line 2122: No such Package MF_n_cntr is visible
# Warning: [40000]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/altera_mf.vhd", line 2123: No such Package stx_scale_cntr is visible
# Warning: [40000]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/altera_mf.vhd", line 2124: No such Package dffp is visible
# Warning: [40000]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/altera_mf.vhd", line 2125: No such Package MF_pll_reg is visible
# Warning: [40000]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/altera_mf.vhd", line 5528: No such Package arm_m_cntr is visible
# Warning: [40000]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/altera_mf.vhd", line 5529: No such Package arm_n_cntr is visible
# Warning: [40000]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/altera_mf.vhd", line 5530: No such Package arm_scale_cntr is visible
# Warning: [40000]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/altera_mf.vhd", line 5531: No such Package dffp is visible
# Warning: [40000]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/altera_mf.vhd", line 5532: No such Package MF_pll_reg is visible
# Warning: [40000]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/altera_mf.vhd", line 8398: No such Package MF_ttn_mn_cntr is visible
# Warning: [40000]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/altera_mf.vhd", line 8399: No such Package MF_ttn_scale_cntr is visible
# Warning: [40000]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/altera_mf.vhd", line 8400: No such Package dffp is visible
# Warning: [40000]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/altera_mf.vhd", line 8401: No such Package MF_pll_reg is visible
# Warning: [40000]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/altera_mf.vhd", line 11478: No such Package MF_cda_mn_cntr is visible
# Warning: [40000]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/altera_mf.vhd", line 11479: No such Package MF_cda_scale_cntr is visible
# Warning: [40000]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/altera_mf.vhd", line 11480: No such Package dffp is visible
# Warning: [40000]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/altera_mf.vhd", line 11481: No such Package MF_pll_reg is visible
# Warning: [40000]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/altera_mf.vhd", line 14069: No such Package MF_stratix_pll is visible
# Warning: [40000]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/altera_mf.vhd", line 14070: No such Package MF_stratixii_pll is visible
# Warning: [40000]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/altera_mf.vhd", line 14071: No such Package MF_stratixiii_pll is visible
# Warning: [40000]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/altera_mf.vhd", line 14072: No such Package MF_cycloneiii_pll is visible
# Warning: [40000]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/altera_mf.vhd", line 14073: No such Package pll_iobuf is visible
# Warning: [40000]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/altera_mf.vhd", line 28579: No such Package altddio_in is visible
# Warning: [40000]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/altera_mf.vhd", line 28580: No such Package altddio_out is visible
# Warning: [40000]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/altera_mf.vhd", line 29739: No such Package stratixiii_lvds_rx_dpa is visible
# Warning: [40000]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/altera_mf.vhd", line 30148: No such Package stratixiii_lvds_rx_channel is visible
# Warning: [40000]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/altera_mf.vhd", line 30317: No such Package MF_stratix_pll is visible
# Warning: [40000]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/altera_mf.vhd", line 30318: No such Package MF_stratixii_pll is visible
# Warning: [40000]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/altera_mf.vhd", line 30319: No such Package MF_stratixiii_pll is visible
# Warning: [40000]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/altera_mf.vhd", line 30320: No such Package altclklock is visible
# Warning: [40000]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/altera_mf.vhd", line 30321: No such Package stratixii_lvds_rx is visible
# Warning: [40000]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/altera_mf.vhd", line 30322: No such Package flexible_lvds_rx is visible
# Warning: [40000]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/altera_mf.vhd", line 30323: No such Package stratixiii_lvds_rx is visible
# Warning: [40000]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/altera_mf.vhd", line 33082: No such Package altclklock is visible
# Warning: [40000]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/altera_mf.vhd", line 33083: No such Package MF_stratix_pll is visible
# Warning: [40000]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/altera_mf.vhd", line 33084: No such Package MF_stratixii_pll is visible
# Warning: [40000]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/altera_mf.vhd", line 33085: No such Package MF_stratixiii_pll is visible
# Warning: [40000]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/altera_mf.vhd", line 33086: No such Package stratix_tx_outclk is visible
# Warning: [40000]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/altera_mf.vhd", line 33087: No such Package stratixii_tx_outclk is visible
# Warning: [40000]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/altera_mf.vhd", line 33088: No such Package flexible_lvds_tx is visible
# Warning: [40000]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/altera_mf.vhd", line 41816: No such Package altsyncram is visible
# Warning: [40000]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/altera_mf.vhd", line 46646: No such Package DCFIFO_FEFIFO is visible
# Warning: [40000]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/altera_mf.vhd", line 46647: No such Package DCFIFO_DFFPIPE is visible
# Warning: [40000]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/altera_mf.vhd", line 47238: No such Package DCFIFO_DFFPIPE is visible
# Warning: [40000]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/altera_mf.vhd", line 47636: No such Package DCFIFO_DFFPIPE is visible
# Warning: [40000]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/altera_mf.vhd", line 48326: No such Package DCFIFO_ASYNC is visible
# Warning: [40000]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/altera_mf.vhd", line 48327: No such Package DCFIFO_SYNC is visible
# Warning: [40000]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/altera_mf.vhd", line 48328: No such Package DCFIFO_LOW_LATENCY is visible
# Warning: [40000]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/altera_mf.vhd", line 48709: No such Package DCFIFO_MIXED_WIDTHS is visible
# Warning: [40000]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/altera_mf.vhd", line 53521: No such Package signal_gen is visible
# Warning: [40000]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/altera_mf.vhd", line 53522: No such Package jtag_tap_controller is visible
# Warning: [40000]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/altera_mf.vhd", line 53523: No such Package dummy_hub is visible
# Info: [40000]: Files sorted successfully.
# Info: [40000]: hdl-analyze, Release RTLC-Precision 2014a.1
# Info: [42502]: Analyzing input file "C:\altera\13.0sp1\quartus/eda/sim_lib/altera_mf_components.vhd" ...
# Info: [42502]: Analyzing input file "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/altera_8to16_dc_ram.vhd" ...
# Info: [42502]: Analyzing input file "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/altera_16to8_dc_ram.vhd" ...
# Info: [42502]: Analyzing input file "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/altera_mf_components.vhd" ...
# Info: [42502]: Analyzing input file "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/altera_mf.vhd" ...
# Warning: [43508]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/altera_mf.vhd", line 52498: WAIT statement inside a subprogram body is not permitted
# Warning: [43508]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/altera_mf.vhd", line 52502: WAIT statement inside a subprogram body is not permitted
# Warning: [43508]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/altera_mf.vhd", line 52506: WAIT statement inside a subprogram body is not permitted
# Warning: [43508]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/altera_mf.vhd", line 52517: WAIT statement inside a subprogram body is not permitted
# Warning: [43508]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/altera_mf.vhd", line 52521: WAIT statement inside a subprogram body is not permitted
# Warning: [43508]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/altera_mf.vhd", line 52533: WAIT statement inside a subprogram body is not permitted
# Warning: [43508]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/altera_mf.vhd", line 52537: WAIT statement inside a subprogram body is not permitted
# Warning: [43508]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/altera_mf.vhd", line 52541: WAIT statement inside a subprogram body is not permitted
# Warning: [43508]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/altera_mf.vhd", line 52545: WAIT statement inside a subprogram body is not permitted
# Warning: [43508]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/altera_mf.vhd", line 52551: WAIT statement inside a subprogram body is not permitted
# Warning: [43508]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/altera_mf.vhd", line 52555: WAIT statement inside a subprogram body is not permitted
# Warning: [43508]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/altera_mf.vhd", line 52559: WAIT statement inside a subprogram body is not permitted
# Warning: [43508]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/altera_mf.vhd", line 52563: WAIT statement inside a subprogram body is not permitted
# Warning: [43508]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/altera_mf.vhd", line 52568: WAIT statement inside a subprogram body is not permitted
# Warning: [43508]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/altera_mf.vhd", line 52572: WAIT statement inside a subprogram body is not permitted
# Warning: [43508]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/altera_mf.vhd", line 52576: WAIT statement inside a subprogram body is not permitted
# Warning: [43508]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/altera_mf.vhd", line 52580: WAIT statement inside a subprogram body is not permitted
# Warning: [43508]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/altera_mf.vhd", line 52585: WAIT statement inside a subprogram body is not permitted
# Warning: [43508]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/altera_mf.vhd", line 52589: WAIT statement inside a subprogram body is not permitted
# Warning: [43508]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/altera_mf.vhd", line 52595: WAIT statement inside a subprogram body is not permitted
# Warning: [43508]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/altera_mf.vhd", line 52607: WAIT statement inside a subprogram body is not permitted
# Warning: [43508]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/altera_mf.vhd", line 52611: WAIT statement inside a subprogram body is not permitted
# Warning: [43508]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/altera_mf.vhd", line 52615: WAIT statement inside a subprogram body is not permitted
# Warning: [43508]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/altera_mf.vhd", line 52619: WAIT statement inside a subprogram body is not permitted
# Warning: [43508]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/altera_mf.vhd", line 52625: WAIT statement inside a subprogram body is not permitted
# Warning: [43508]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/altera_mf.vhd", line 52629: WAIT statement inside a subprogram body is not permitted
# Warning: [43508]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/altera_mf.vhd", line 52633: WAIT statement inside a subprogram body is not permitted
# Warning: [43508]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/altera_mf.vhd", line 52637: WAIT statement inside a subprogram body is not permitted
# Warning: [43508]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/altera_mf.vhd", line 52642: WAIT statement inside a subprogram body is not permitted
# Warning: [43508]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/altera_mf.vhd", line 52646: WAIT statement inside a subprogram body is not permitted
# Warning: [43508]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/altera_mf.vhd", line 52650: WAIT statement inside a subprogram body is not permitted
# Warning: [43508]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/altera_mf.vhd", line 52654: WAIT statement inside a subprogram body is not permitted
# Warning: [43508]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/altera_mf.vhd", line 52659: WAIT statement inside a subprogram body is not permitted
# Warning: [43508]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/altera_mf.vhd", line 52663: WAIT statement inside a subprogram body is not permitted
# Warning: [43508]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/altera_mf.vhd", line 52668: WAIT statement inside a subprogram body is not permitted
# Warning: [43508]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/altera_mf.vhd", line 52672: WAIT statement inside a subprogram body is not permitted
# Warning: [43508]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/altera_mf.vhd", line 52687: WAIT statement inside a subprogram body is not permitted
# Warning: [43508]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/altera_mf.vhd", line 52691: WAIT statement inside a subprogram body is not permitted
# Warning: [43508]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/altera_mf.vhd", line 52695: WAIT statement inside a subprogram body is not permitted
# Warning: [43508]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/altera_mf.vhd", line 52702: WAIT statement inside a subprogram body is not permitted
# Warning: [43512]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/altera_mf.vhd", line 52698: WAIT statement is not permitted inside a FOR-loop statement
# Warning: [43508]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/altera_mf.vhd", line 52708: WAIT statement inside a subprogram body is not permitted
# Warning: [43508]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/altera_mf.vhd", line 52727: WAIT statement inside a subprogram body is not permitted
# Warning: [43512]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/altera_mf.vhd", line 52723: WAIT statement is not permitted inside a FOR-loop statement
# Warning: [43508]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/altera_mf.vhd", line 52735: WAIT statement inside a subprogram body is not permitted
# Warning: [43508]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/altera_mf.vhd", line 52741: WAIT statement inside a subprogram body is not permitted
# Warning: [43512]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/altera_mf.vhd", line 52737: WAIT statement is not permitted inside a FOR-loop statement
# Warning: [43508]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/altera_mf.vhd", line 52794: WAIT statement inside a subprogram body is not permitted
# Warning: [43512]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/altera_mf.vhd", line 52790: WAIT statement is not permitted inside a FOR-loop statement
# Warning: [43508]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/altera_mf.vhd", line 52801: WAIT statement inside a subprogram body is not permitted
# Warning: [43512]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/altera_mf.vhd", line 52797: WAIT statement is not permitted inside a FOR-loop statement
# Warning: [43508]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/altera_mf.vhd", line 52993: WAIT statement inside a subprogram body is not permitted
# Warning: [43512]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/altera_mf.vhd", line 52990: WAIT statement is not permitted inside a FOR-loop statement
# Warning: [43508]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/altera_mf.vhd", line 52998: WAIT statement inside a subprogram body is not permitted
# Warning: [43535]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/altera_mf.vhd", line 53019: Timeout expression in wait statement is not supported
# Warning: [43535]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/altera_mf.vhd", line 53026: Timeout expression in wait statement is not supported
# Warning: [43512]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/altera_mf.vhd", line 53025: WAIT statement is not permitted inside a FOR-loop statement
# Warning: [43535]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/altera_mf.vhd", line 53048: Timeout expression in wait statement is not supported
# Warning: [43512]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/altera_mf.vhd", line 53045: WAIT statement is not permitted inside a FOR-loop statement
# Info: [42502]: Analyzing input file "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/BMP_io_package.vhd" ...
# Warning: [43508]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/BMP_io_package.vhd", line 169: WAIT statement inside a subprogram body is not permitted
# Warning: [43508]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/BMP_io_package.vhd", line 285: WAIT statement inside a subprogram body is not permitted
# Info: [42502]: Analyzing input file "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/checksum_calc.vhd" ...
# Info: [42502]: Analyzing input file "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/clk_blk_top.vhd" ...
# Info: [42502]: Analyzing input file "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/clk_reset_model.vhd" ...
# Info: [42502]: Analyzing input file "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/dc_fifo.vhd" ...
# Info: [42502]: Analyzing input file "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/debouncer.vhd" ...
# Info: [42502]: Analyzing input file "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/disp_ctrl_top.vhd" ...
# Info: [42502]: Analyzing input file "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/gen_reg.vhd" ...
# Info: [42502]: Analyzing input file "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/general_fifo.vhd" ...
# Info: [42502]: Analyzing input file "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/global_nets_top.vhd" ...
# Info: [42502]: Analyzing input file "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/Hexss.vhd" ...
# Info: [42502]: Analyzing input file "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/intercon_mux.vhd" ...
# Info: [42502]: Analyzing input file "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/intercon_pkg.vhd" ...
# Info: [42502]: Analyzing input file "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/intercon.vhd" ...
# Info: [42502]: Analyzing input file "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/led.vhd" ...
# Info: [42502]: Analyzing input file "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/manager.vhd" ...
# Info: [42502]: Analyzing input file "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/mds_top.vhd" ...
# Info: [42502]: Analyzing input file "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/mem_ctrl_rd.vhd" ...
# Info: [42502]: Analyzing input file "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/mem_ctrl_rd_wbm.vhd" ...
# Info: [42502]: Analyzing input file "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/mem_ctrl_rd_wbs.vhd" ...
# Info: [42502]: Analyzing input file "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/mem_ctrl_wr.vhd" ...
# Info: [42502]: Analyzing input file "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/mem_ctrl_wr_wbm.vhd" ...
# Info: [42502]: Analyzing input file "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/mem_ctrl_wr_wbs.vhd" ...
# Info: [42502]: Analyzing input file "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/mem_mng_arbiter.vhd" ...
# Info: [42502]: Analyzing input file "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/mem_mng_top.vhd" ...
# Info: [42502]: Analyzing input file "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/mp_dec.vhd" ...
# Info: [42502]: Analyzing input file "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/mp_enc.vhd" ...
# Info: [42502]: Analyzing input file "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/mux2.vhd" ...
# Info: [42502]: Analyzing input file "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/navigator.vhd" ...
# Info: [42502]: Analyzing input file "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/opcode_store.vhd" ...
# Info: [42502]: Analyzing input file "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/opcode_unite.vhd" ...
# Info: [42502]: Analyzing input file "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/pixel_mng.vhd" ...
# Info: [42502]: Analyzing input file "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/pll.vhd" ...
# Info: [42502]: Analyzing input file "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/RAM_300.vhd" ...
# Info: [42502]: Analyzing input file "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/ram_simple.vhd" ...
# Info: [42502]: Analyzing input file "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/reset_blk_top.vhd" ...
# Info: [42502]: Analyzing input file "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/reset_debouncer.vhd" ...
# Info: [42502]: Analyzing input file "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/rx_path.vhd" ...
# Info: [42502]: Analyzing input file "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/sdram_controller.vhd" ...
# Info: [42502]: Analyzing input file "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/SG_WBM_IF.vhd" ...
# Info: [42502]: Analyzing input file "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/Symbol_Generator_Top.vhd" ...
# Info: [42502]: Analyzing input file "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/sync_rst_gen.vhd" ...
# Info: [42502]: Analyzing input file "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/synthetic_frame_generator.vhd" ...
# Info: [42502]: Analyzing input file "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/top_synthesis.vhd" ...
# Info: [42502]: Analyzing input file "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/tx_path.vhd" ...
# Info: [42502]: Analyzing input file "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/tx_path_wbm.vhd" ...
# Info: [42502]: Analyzing input file "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/txt_util.vhd" ...
# Info: [42502]: Analyzing input file "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/sdram_symbol_model.vhd" ...
# Warning: [43535]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/sdram_symbol_model.vhd", line 114: Timeout expression in wait statement is not supported
# Warning: [43512]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/sdram_symbol_model.vhd", line 113: WAIT statement is not permitted inside a FOR-loop statement
# Warning: [43535]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/sdram_symbol_model.vhd", line 133: Timeout expression in wait statement is not supported
# Warning: [43512]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/sdram_symbol_model.vhd", line 128: WAIT statement is not permitted inside a FOR-loop statement
# Info: [42502]: Analyzing input file "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/opcode_parser.vhd" ...
# Warning: [43535]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/opcode_parser.vhd", line 136: Timeout expression in wait statement is not supported
# Info: [42502]: Analyzing input file "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/file_log.vhd" ...
# Info: [42502]: Analyzing input file "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/uart_rx.vhd" ...
# Info: [42502]: Analyzing input file "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/uart_tx.vhd" ...
# Info: [42502]: Analyzing input file "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/update_upon_vsync.vhd" ...
# Info: [42502]: Analyzing input file "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/vesa_gen_ctrl.vhd" ...
# Info: [42502]: Analyzing input file "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/vesa_pic_col.vhd" ...
# Warning: [43156]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/vesa_pic_col.vhd", line 81: Shared variables must be of a protected type.
# Warning: [43156]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/vesa_pic_col.vhd", line 82: Shared variables must be of a protected type.
# Info: [42502]: Analyzing input file "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/wbs_reg.vhd" ...
# Info: [42502]: Analyzing input file "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/x_y_location.vhd" ...
# Info: [42502]: Analyzing input file "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/x_y_location_top.vhd" ...
# Warning: [15258]: Multiple tops found: LCELL
# Info:      MF_pll_reg
# Info:      altaccumulate
# Info:      altmult_accum
# Info:      altmult_add
# Info:      altfp_mult
# Info:      altsqrt
# Info:      altddio_bidir
# Info:      altlvds_rx
# Info:      altlvds_tx
# Info:      altcam
# Info:      altdpram
# Info:      alt3pram
# Info:      altqpram
# Info:      parallel_add
# Info:      SCFIFO
# Info:      altshift_taps
# Info:      A_GRAYCOUNTER
# Info:      altsquare
# Info:      altdq_dqs
# Warning: [15259]: Too many tops found to print them all.
# Info: [656]: Top module of the design is set to: vesa_pic_col.
# Info: [654]: Current working directory: P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/project_1_impl_1.
# Info: [40000]: RTLC-Driver, Release RTLC-Precision 2014a.1
# Info: [40000]: Last compiled on Feb 11 2014 11:52:17
# Info: [44512]: Initializing...
# Info: [44504]: Partitioning design ....
# Info: [40000]: RTLCompiler, Release RTLC-Precision 2014a.1
# Info: [40000]: Last compiled on Feb 21 2014 19:34:20
# Info: [44512]: Initializing...
# Info: [44522]: Root Module work.vesa_pic_col(sim_vesa_pic_col){generic map (reset_polarity_g => 0 hsync_polarity_g => 1 vsync_polarity_g => 1 blank_polarity_g => 0 red_width_g => 8 green_width_g => 8 blue_width_g => 8 ...)}: Pre-processing...
# Error: [46844]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/BMP_io_package.vhd", line 280: Could not open subprogram. May be missing subprogram body !! Please check analysis messages and make sure analysis was correct and complete. Continuing ...
# Info: [44859]: Compilation failed...
# Info: [44856]: Total lines of RTL compiled: 128.
# Info: [44835]: Total CPU time for compilation: 0.9 secs.
# Error: [47002]: RTLCompiler error... aborting compilation.
# Info: [44859]: Compilation failed...
# Info: [44513]: Overall running time for compilation: 2.0 secs.
# Error: [671]: Unable to elaborate design work.vesa_pic_col in vhdl.
compile
# COMMAND: remove_input_file {{P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/BMP_io_package.vhd}}
remove_input_file {{P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/BMP_io_package.vhd}}
# COMMAND: remove_input_file {{P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/vesa_pic_col.vhd}}
remove_input_file {{P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/vesa_pic_col.vhd}}
# COMMAND: compile
# Info: [631]: Loading library initialization file C:/MentorGraphics/PRECIS~1.1_6/Mgc_home/pkgs/psr/userware/yeager_rename.tcl
# Info: [40000]: vhdlorder, Release 2014a.1
# Warning: [40000]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/altera_mf.vhd", line 2121: No such Package MF_m_cntr is visible
# Warning: [40000]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/altera_mf.vhd", line 2122: No such Package MF_n_cntr is visible
# Warning: [40000]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/altera_mf.vhd", line 2123: No such Package stx_scale_cntr is visible
# Warning: [40000]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/altera_mf.vhd", line 2124: No such Package dffp is visible
# Warning: [40000]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/altera_mf.vhd", line 2125: No such Package MF_pll_reg is visible
# Warning: [40000]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/altera_mf.vhd", line 5528: No such Package arm_m_cntr is visible
# Warning: [40000]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/altera_mf.vhd", line 5529: No such Package arm_n_cntr is visible
# Warning: [40000]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/altera_mf.vhd", line 5530: No such Package arm_scale_cntr is visible
# Warning: [40000]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/altera_mf.vhd", line 5531: No such Package dffp is visible
# Warning: [40000]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/altera_mf.vhd", line 5532: No such Package MF_pll_reg is visible
# Warning: [40000]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/altera_mf.vhd", line 8398: No such Package MF_ttn_mn_cntr is visible
# Warning: [40000]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/altera_mf.vhd", line 8399: No such Package MF_ttn_scale_cntr is visible
# Warning: [40000]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/altera_mf.vhd", line 8400: No such Package dffp is visible
# Warning: [40000]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/altera_mf.vhd", line 8401: No such Package MF_pll_reg is visible
# Warning: [40000]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/altera_mf.vhd", line 11478: No such Package MF_cda_mn_cntr is visible
# Warning: [40000]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/altera_mf.vhd", line 11479: No such Package MF_cda_scale_cntr is visible
# Warning: [40000]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/altera_mf.vhd", line 11480: No such Package dffp is visible
# Warning: [40000]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/altera_mf.vhd", line 11481: No such Package MF_pll_reg is visible
# Warning: [40000]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/altera_mf.vhd", line 14069: No such Package MF_stratix_pll is visible
# Warning: [40000]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/altera_mf.vhd", line 14070: No such Package MF_stratixii_pll is visible
# Warning: [40000]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/altera_mf.vhd", line 14071: No such Package MF_stratixiii_pll is visible
# Warning: [40000]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/altera_mf.vhd", line 14072: No such Package MF_cycloneiii_pll is visible
# Warning: [40000]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/altera_mf.vhd", line 14073: No such Package pll_iobuf is visible
# Warning: [40000]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/altera_mf.vhd", line 28579: No such Package altddio_in is visible
# Warning: [40000]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/altera_mf.vhd", line 28580: No such Package altddio_out is visible
# Warning: [40000]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/altera_mf.vhd", line 29739: No such Package stratixiii_lvds_rx_dpa is visible
# Warning: [40000]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/altera_mf.vhd", line 30148: No such Package stratixiii_lvds_rx_channel is visible
# Warning: [40000]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/altera_mf.vhd", line 30317: No such Package MF_stratix_pll is visible
# Warning: [40000]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/altera_mf.vhd", line 30318: No such Package MF_stratixii_pll is visible
# Warning: [40000]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/altera_mf.vhd", line 30319: No such Package MF_stratixiii_pll is visible
# Warning: [40000]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/altera_mf.vhd", line 30320: No such Package altclklock is visible
# Warning: [40000]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/altera_mf.vhd", line 30321: No such Package stratixii_lvds_rx is visible
# Warning: [40000]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/altera_mf.vhd", line 30322: No such Package flexible_lvds_rx is visible
# Warning: [40000]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/altera_mf.vhd", line 30323: No such Package stratixiii_lvds_rx is visible
# Warning: [40000]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/altera_mf.vhd", line 33082: No such Package altclklock is visible
# Warning: [40000]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/altera_mf.vhd", line 33083: No such Package MF_stratix_pll is visible
# Warning: [40000]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/altera_mf.vhd", line 33084: No such Package MF_stratixii_pll is visible
# Warning: [40000]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/altera_mf.vhd", line 33085: No such Package MF_stratixiii_pll is visible
# Warning: [40000]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/altera_mf.vhd", line 33086: No such Package stratix_tx_outclk is visible
# Warning: [40000]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/altera_mf.vhd", line 33087: No such Package stratixii_tx_outclk is visible
# Warning: [40000]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/altera_mf.vhd", line 33088: No such Package flexible_lvds_tx is visible
# Warning: [40000]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/altera_mf.vhd", line 41816: No such Package altsyncram is visible
# Warning: [40000]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/altera_mf.vhd", line 46646: No such Package DCFIFO_FEFIFO is visible
# Warning: [40000]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/altera_mf.vhd", line 46647: No such Package DCFIFO_DFFPIPE is visible
# Warning: [40000]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/altera_mf.vhd", line 47238: No such Package DCFIFO_DFFPIPE is visible
# Warning: [40000]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/altera_mf.vhd", line 47636: No such Package DCFIFO_DFFPIPE is visible
# Warning: [40000]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/altera_mf.vhd", line 48326: No such Package DCFIFO_ASYNC is visible
# Warning: [40000]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/altera_mf.vhd", line 48327: No such Package DCFIFO_SYNC is visible
# Warning: [40000]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/altera_mf.vhd", line 48328: No such Package DCFIFO_LOW_LATENCY is visible
# Warning: [40000]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/altera_mf.vhd", line 48709: No such Package DCFIFO_MIXED_WIDTHS is visible
# Warning: [40000]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/altera_mf.vhd", line 53521: No such Package signal_gen is visible
# Warning: [40000]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/altera_mf.vhd", line 53522: No such Package jtag_tap_controller is visible
# Warning: [40000]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/altera_mf.vhd", line 53523: No such Package dummy_hub is visible
# Info: [40000]: Files sorted successfully.
# Info: [40000]: hdl-analyze, Release RTLC-Precision 2014a.1
# Info: [42502]: Analyzing input file "C:\altera\13.0sp1\quartus/eda/sim_lib/altera_mf_components.vhd" ...
# Info: [42502]: Analyzing input file "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/altera_8to16_dc_ram.vhd" ...
# Info: [42502]: Analyzing input file "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/altera_16to8_dc_ram.vhd" ...
# Info: [42502]: Analyzing input file "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/altera_mf_components.vhd" ...
# Info: [42502]: Analyzing input file "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/altera_mf.vhd" ...
# Warning: [43508]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/altera_mf.vhd", line 52498: WAIT statement inside a subprogram body is not permitted
# Warning: [43508]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/altera_mf.vhd", line 52502: WAIT statement inside a subprogram body is not permitted
# Warning: [43508]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/altera_mf.vhd", line 52506: WAIT statement inside a subprogram body is not permitted
# Warning: [43508]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/altera_mf.vhd", line 52517: WAIT statement inside a subprogram body is not permitted
# Warning: [43508]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/altera_mf.vhd", line 52521: WAIT statement inside a subprogram body is not permitted
# Warning: [43508]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/altera_mf.vhd", line 52533: WAIT statement inside a subprogram body is not permitted
# Warning: [43508]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/altera_mf.vhd", line 52537: WAIT statement inside a subprogram body is not permitted
# Warning: [43508]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/altera_mf.vhd", line 52541: WAIT statement inside a subprogram body is not permitted
# Warning: [43508]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/altera_mf.vhd", line 52545: WAIT statement inside a subprogram body is not permitted
# Warning: [43508]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/altera_mf.vhd", line 52551: WAIT statement inside a subprogram body is not permitted
# Warning: [43508]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/altera_mf.vhd", line 52555: WAIT statement inside a subprogram body is not permitted
# Warning: [43508]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/altera_mf.vhd", line 52559: WAIT statement inside a subprogram body is not permitted
# Warning: [43508]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/altera_mf.vhd", line 52563: WAIT statement inside a subprogram body is not permitted
# Warning: [43508]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/altera_mf.vhd", line 52568: WAIT statement inside a subprogram body is not permitted
# Warning: [43508]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/altera_mf.vhd", line 52572: WAIT statement inside a subprogram body is not permitted
# Warning: [43508]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/altera_mf.vhd", line 52576: WAIT statement inside a subprogram body is not permitted
# Warning: [43508]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/altera_mf.vhd", line 52580: WAIT statement inside a subprogram body is not permitted
# Warning: [43508]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/altera_mf.vhd", line 52585: WAIT statement inside a subprogram body is not permitted
# Warning: [43508]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/altera_mf.vhd", line 52589: WAIT statement inside a subprogram body is not permitted
# Warning: [43508]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/altera_mf.vhd", line 52595: WAIT statement inside a subprogram body is not permitted
# Warning: [43508]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/altera_mf.vhd", line 52607: WAIT statement inside a subprogram body is not permitted
# Warning: [43508]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/altera_mf.vhd", line 52611: WAIT statement inside a subprogram body is not permitted
# Warning: [43508]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/altera_mf.vhd", line 52615: WAIT statement inside a subprogram body is not permitted
# Warning: [43508]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/altera_mf.vhd", line 52619: WAIT statement inside a subprogram body is not permitted
# Warning: [43508]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/altera_mf.vhd", line 52625: WAIT statement inside a subprogram body is not permitted
# Warning: [43508]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/altera_mf.vhd", line 52629: WAIT statement inside a subprogram body is not permitted
# Warning: [43508]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/altera_mf.vhd", line 52633: WAIT statement inside a subprogram body is not permitted
# Warning: [43508]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/altera_mf.vhd", line 52637: WAIT statement inside a subprogram body is not permitted
# Warning: [43508]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/altera_mf.vhd", line 52642: WAIT statement inside a subprogram body is not permitted
# Warning: [43508]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/altera_mf.vhd", line 52646: WAIT statement inside a subprogram body is not permitted
# Warning: [43508]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/altera_mf.vhd", line 52650: WAIT statement inside a subprogram body is not permitted
# Warning: [43508]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/altera_mf.vhd", line 52654: WAIT statement inside a subprogram body is not permitted
# Warning: [43508]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/altera_mf.vhd", line 52659: WAIT statement inside a subprogram body is not permitted
# Warning: [43508]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/altera_mf.vhd", line 52663: WAIT statement inside a subprogram body is not permitted
# Warning: [43508]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/altera_mf.vhd", line 52668: WAIT statement inside a subprogram body is not permitted
# Warning: [43508]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/altera_mf.vhd", line 52672: WAIT statement inside a subprogram body is not permitted
# Warning: [43508]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/altera_mf.vhd", line 52687: WAIT statement inside a subprogram body is not permitted
# Warning: [43508]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/altera_mf.vhd", line 52691: WAIT statement inside a subprogram body is not permitted
# Warning: [43508]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/altera_mf.vhd", line 52695: WAIT statement inside a subprogram body is not permitted
# Warning: [43508]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/altera_mf.vhd", line 52702: WAIT statement inside a subprogram body is not permitted
# Warning: [43512]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/altera_mf.vhd", line 52698: WAIT statement is not permitted inside a FOR-loop statement
# Warning: [43508]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/altera_mf.vhd", line 52708: WAIT statement inside a subprogram body is not permitted
# Warning: [43508]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/altera_mf.vhd", line 52727: WAIT statement inside a subprogram body is not permitted
# Warning: [43512]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/altera_mf.vhd", line 52723: WAIT statement is not permitted inside a FOR-loop statement
# Warning: [43508]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/altera_mf.vhd", line 52735: WAIT statement inside a subprogram body is not permitted
# Warning: [43508]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/altera_mf.vhd", line 52741: WAIT statement inside a subprogram body is not permitted
# Warning: [43512]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/altera_mf.vhd", line 52737: WAIT statement is not permitted inside a FOR-loop statement
# Warning: [43508]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/altera_mf.vhd", line 52794: WAIT statement inside a subprogram body is not permitted
# Warning: [43512]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/altera_mf.vhd", line 52790: WAIT statement is not permitted inside a FOR-loop statement
# Warning: [43508]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/altera_mf.vhd", line 52801: WAIT statement inside a subprogram body is not permitted
# Warning: [43512]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/altera_mf.vhd", line 52797: WAIT statement is not permitted inside a FOR-loop statement
# Warning: [43508]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/altera_mf.vhd", line 52993: WAIT statement inside a subprogram body is not permitted
# Warning: [43512]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/altera_mf.vhd", line 52990: WAIT statement is not permitted inside a FOR-loop statement
# Warning: [43508]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/altera_mf.vhd", line 52998: WAIT statement inside a subprogram body is not permitted
# Warning: [43535]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/altera_mf.vhd", line 53019: Timeout expression in wait statement is not supported
# Warning: [43535]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/altera_mf.vhd", line 53026: Timeout expression in wait statement is not supported
# Warning: [43512]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/altera_mf.vhd", line 53025: WAIT statement is not permitted inside a FOR-loop statement
# Warning: [43535]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/altera_mf.vhd", line 53048: Timeout expression in wait statement is not supported
# Warning: [43512]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/altera_mf.vhd", line 53045: WAIT statement is not permitted inside a FOR-loop statement
# Info: [42502]: Analyzing input file "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/checksum_calc.vhd" ...
# Info: [42502]: Analyzing input file "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/clk_blk_top.vhd" ...
# Info: [42502]: Analyzing input file "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/clk_reset_model.vhd" ...
# Info: [42502]: Analyzing input file "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/dc_fifo.vhd" ...
# Info: [42502]: Analyzing input file "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/debouncer.vhd" ...
# Info: [42502]: Analyzing input file "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/disp_ctrl_top.vhd" ...
# Info: [42502]: Analyzing input file "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/gen_reg.vhd" ...
# Info: [42502]: Analyzing input file "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/general_fifo.vhd" ...
# Info: [42502]: Analyzing input file "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/global_nets_top.vhd" ...
# Info: [42502]: Analyzing input file "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/Hexss.vhd" ...
# Info: [42502]: Analyzing input file "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/intercon_mux.vhd" ...
# Info: [42502]: Analyzing input file "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/intercon_pkg.vhd" ...
# Info: [42502]: Analyzing input file "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/intercon.vhd" ...
# Info: [42502]: Analyzing input file "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/led.vhd" ...
# Info: [42502]: Analyzing input file "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/manager.vhd" ...
# Info: [42502]: Analyzing input file "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/mds_top.vhd" ...
# Info: [42502]: Analyzing input file "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/mem_ctrl_rd.vhd" ...
# Info: [42502]: Analyzing input file "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/mem_ctrl_rd_wbm.vhd" ...
# Info: [42502]: Analyzing input file "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/mem_ctrl_rd_wbs.vhd" ...
# Info: [42502]: Analyzing input file "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/mem_ctrl_wr.vhd" ...
# Info: [42502]: Analyzing input file "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/mem_ctrl_wr_wbm.vhd" ...
# Info: [42502]: Analyzing input file "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/mem_ctrl_wr_wbs.vhd" ...
# Info: [42502]: Analyzing input file "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/mem_mng_arbiter.vhd" ...
# Info: [42502]: Analyzing input file "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/mem_mng_top.vhd" ...
# Info: [42502]: Analyzing input file "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/mp_dec.vhd" ...
# Info: [42502]: Analyzing input file "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/mp_enc.vhd" ...
# Info: [42502]: Analyzing input file "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/mux2.vhd" ...
# Info: [42502]: Analyzing input file "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/navigator.vhd" ...
# Info: [42502]: Analyzing input file "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/opcode_store.vhd" ...
# Info: [42502]: Analyzing input file "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/opcode_unite.vhd" ...
# Info: [42502]: Analyzing input file "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/pixel_mng.vhd" ...
# Info: [42502]: Analyzing input file "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/pll.vhd" ...
# Info: [42502]: Analyzing input file "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/RAM_300.vhd" ...
# Info: [42502]: Analyzing input file "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/ram_simple.vhd" ...
# Info: [42502]: Analyzing input file "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/reset_blk_top.vhd" ...
# Info: [42502]: Analyzing input file "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/reset_debouncer.vhd" ...
# Info: [42502]: Analyzing input file "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/rx_path.vhd" ...
# Info: [42502]: Analyzing input file "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/sdram_controller.vhd" ...
# Info: [42502]: Analyzing input file "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/SG_WBM_IF.vhd" ...
# Info: [42502]: Analyzing input file "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/Symbol_Generator_Top.vhd" ...
# Info: [42502]: Analyzing input file "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/sync_rst_gen.vhd" ...
# Info: [42502]: Analyzing input file "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/synthetic_frame_generator.vhd" ...
# Info: [42502]: Analyzing input file "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/top_synthesis.vhd" ...
# Info: [42502]: Analyzing input file "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/tx_path.vhd" ...
# Info: [42502]: Analyzing input file "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/tx_path_wbm.vhd" ...
# Info: [42502]: Analyzing input file "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/txt_util.vhd" ...
# Info: [42502]: Analyzing input file "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/sdram_symbol_model.vhd" ...
# Warning: [43535]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/sdram_symbol_model.vhd", line 114: Timeout expression in wait statement is not supported
# Warning: [43512]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/sdram_symbol_model.vhd", line 113: WAIT statement is not permitted inside a FOR-loop statement
# Warning: [43535]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/sdram_symbol_model.vhd", line 133: Timeout expression in wait statement is not supported
# Warning: [43512]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/sdram_symbol_model.vhd", line 128: WAIT statement is not permitted inside a FOR-loop statement
# Info: [42502]: Analyzing input file "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/opcode_parser.vhd" ...
# Warning: [43535]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/opcode_parser.vhd", line 136: Timeout expression in wait statement is not supported
# Info: [42502]: Analyzing input file "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/file_log.vhd" ...
# Info: [42502]: Analyzing input file "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/uart_rx.vhd" ...
# Info: [42502]: Analyzing input file "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/uart_tx.vhd" ...
# Info: [42502]: Analyzing input file "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/update_upon_vsync.vhd" ...
# Info: [42502]: Analyzing input file "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/vesa_gen_ctrl.vhd" ...
# Info: [42502]: Analyzing input file "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/wbs_reg.vhd" ...
# Info: [42502]: Analyzing input file "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/x_y_location.vhd" ...
# Info: [42502]: Analyzing input file "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/x_y_location_top.vhd" ...
# Warning: [15258]: Multiple tops found: LCELL
# Info:      MF_pll_reg
# Info:      altaccumulate
# Info:      altmult_accum
# Info:      altmult_add
# Info:      altfp_mult
# Info:      altsqrt
# Info:      altddio_bidir
# Info:      altlvds_rx
# Info:      altlvds_tx
# Info:      altcam
# Info:      altdpram
# Info:      alt3pram
# Info:      altqpram
# Info:      parallel_add
# Info:      SCFIFO
# Info:      altshift_taps
# Info:      A_GRAYCOUNTER
# Info:      altsquare
# Info:      altdq_dqs
# Warning: [15259]: Too many tops found to print them all.
# Info: [656]: Top module of the design is set to: top_synthesis.
# Info: [654]: Current working directory: P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/project_1_impl_1.
# Info: [40000]: RTLC-Driver, Release RTLC-Precision 2014a.1
# Info: [40000]: Last compiled on Feb 11 2014 11:52:17
# Info: [44512]: Initializing...
# Info: [44504]: Partitioning design ....
# Info: [40000]: RTLCompiler, Release RTLC-Precision 2014a.1
# Info: [40000]: Last compiled on Feb 21 2014 19:34:20
# Info: [44512]: Initializing...
# Info: [44522]: Root Module work.top_synthesis(top_synthesis_rtl){generic map (sys_clk_g => 100000000 baudrate_g => 115200 reset_polarity_g => 0)}: Pre-processing...
# Info: [44506]: Module work.global_nets_top(rtl_global_nets_top){generic map (reset_polarity_g => 0)}: Pre-processing...
# Info: [44506]: Module work.clk_blk_top(rtl_clk_blk_top): Pre-processing...
# Info: [44506]: Module work.pll(SYN): Pre-processing...
# Info: [44506]: Module work.altpll(behavior){generic map (intended_device_family((1 to 10)) => "Cyclone II" operation_mode((1 to 6)) => "NORMAL" pll_type((1 to 4)) => "AUTO" qualify_conf_done((1 to 3)) => "OFF" ...)}: Pre-processing...
# Info: [44506]: Module work.MF_stratixii_pll(vital_pll){generic map (operation_mode((1 to 6)) => 'n', 'o', 'r', 'm', 'a', 'l' pll_type((1 to 4)) => 'a', 'u', 't', 'o' compensate_clock((1 to 4)) => 'c', 'l', 'k', '0' ...)}: Pre-processing...
# Info: [44506]: Module work.arm_m_cntr(behave): Pre-processing...
# Warning: [45807]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/altera_mf.vhd", line 5370: Module work.arm_m_cntr(behave): AFTER clause is ignored. This may lead to simulation mismatch.
# Warning: [45807]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/altera_mf.vhd", line 5370: Module work.arm_m_cntr(behave): AFTER clause is ignored. This may lead to simulation mismatch.
# Info: [44506]: Module work.arm_n_cntr(behave): Pre-processing...
# Warning: [45431]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/altera_mf.vhd", line 5410: All equality comparisons with 'X', 'W', 'U' or 'Z' are treated as FALSE. This can potentially lead to simulation mismatch.
# Warning: [45432]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/altera_mf.vhd", line 5424: All inequality comparisons with 'X', 'W', 'U' or 'Z' are treated as TRUE. This can potentially lead to simulation mismatch.
# Warning: [45807]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/altera_mf.vhd", line 5427: Module work.arm_n_cntr(behave): AFTER clause is ignored. This may lead to simulation mismatch.
# Warning: [45807]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/altera_mf.vhd", line 5427: Module work.arm_n_cntr(behave): AFTER clause is ignored. This may lead to simulation mismatch.
# Info: [44506]: Module work.arm_scale_cntr(behave){ UCP (mode(1 to 6))}: Pre-processing...
# Warning: [45540]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/altera_mf.vhd", line 6038: Index value might be out of prefix index constraints
# Warning: [45540]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/altera_mf.vhd", line 6039: Index value might be out of prefix index constraints
# Warning: [45540]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/altera_mf.vhd", line 6040: Index value might be out of prefix index constraints
# Warning: [45540]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/altera_mf.vhd", line 6041: Index value might be out of prefix index constraints
# Warning: [45540]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/altera_mf.vhd", line 6042: Index value might be out of prefix index constraints
# Warning: [45540]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/altera_mf.vhd", line 8206: Index value might be out of prefix index constraints
# Warning: [45540]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/altera_mf.vhd", line 8210: Index value might be out of prefix index constraints
# Warning: [45540]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/altera_mf.vhd", line 8214: Index value might be out of prefix index constraints
# Warning: [45540]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/altera_mf.vhd", line 8218: Index value might be out of prefix index constraints
# Warning: [45540]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/altera_mf.vhd", line 8222: Index value might be out of prefix index constraints
# Warning: [45540]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/altera_mf.vhd", line 8226: Index value might be out of prefix index constraints
# Error: [46806]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/altera_mf.vhd", line 6084: Invalid clock expression. Continuing ...
# Error: [46292]: Module work.MF_stratixii_pll_RTLC_LONGENT1(vital_pll) cannot be compiled because it contains non-rtl constructs. Please check the log for warnings or errors about non-synthesizable constructs in this module.
# Info: [44506]: Module work.reset_blk_top(rtl_reset_blk_top){generic map (reset_polarity_g => 0)}: Pre-processing...
# Info: [44506]: Module work.reset_debouncer(rtl_reset_debouncer){generic map (reset_polarity_g => 0)}: Pre-processing...
# Info: [44506]: Module work.sync_rst_gen(rtl_sync_rst_gen){generic map (reset_polarity_g => 0)}: Pre-processing...
# Info: [44506]: Module work.mds_top(rtl_mds_top){generic map (sys_clk_g => 100000000 baudrate_g => 115200)}: Pre-processing...
# Info: [44506]: Module work.intercon(intercon_rtl){generic map (reset_polarity_g => 0 num_of_wbm_g => 2 num_of_wbs_g => 3 id((1 to 3)) => "icz" adr_width_g => 10 blen_width_g => 10 data_width_g => 8)}: Pre-processing...
# Info: [44506]: Module work.intercon(intercon_rtl){generic map (reset_polarity_g => 0 num_of_wbm_g => 2 num_of_wbs_g => 1 id((1 to 3)) => "icy" adr_width_g => 10 blen_width_g => 10 data_width_g => 8)}: Pre-processing...
# Info: [44506]: Module work.intercon_mux(intercon_mux_rtl){generic map (adr_width_g => 10 blen_width_g => 10 data_width_g => 8)}: Pre-processing...
# Info: [44506]: Module work.mem_mng_top(rtl_mem_mng_top){generic map (reset_polarity_g => 0 mode_g => 0 message_g => 1 img_hor_pixels_g => 640 img_ver_lines_g => 480)}: Pre-processing...
# Info: [44506]: Module work.mem_ctrl_wr(rtl_mem_ctrl_wr){generic map (reset_polarity_g => 0 mode_g => 0 message_g => 1 img_hor_pixels_g => 640 img_ver_lines_g => 480)}: Pre-processing...
# Info: [44506]: Module work.altera_8to16_dc_ram(SYN): Pre-processing...
# Info: [44506]: Module work.altsyncram(translated){generic map (width_a => 8 widthad_a => 10 numwords_a => 1024 outdata_reg_a((1 to 12)) => "UNREGISTERED" address_aclr_a((1 to 4)) => "NONE" outdata_aclr_a((1 to 4)) => "NONE" ...)}: Pre-processing...
# Error: [46806]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/altera_mf.vhd", line 41340: Invalid clock expression. Continuing ...
# Error: [46292]: Module work.altsyncram_RTLC_LONGENT2(translated) cannot be compiled because it contains non-rtl constructs. Please check the log for warnings or errors about non-synthesizable constructs in this module.
# Info: [44506]: Module work.mem_ctrl_wr_wbs(rtl_mem_ctrl_wr_wbs){generic map (reset_polarity_g => 0)}: Pre-processing...
# Info: [45143]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/mem_ctrl_wr_wbs.vhd", line 67: Enumerated type wbs_states with 5 elements encoded as onehot.
# Info: [45144]: Encodings for wbs_states values.
# Info: [40000]: value                              	                    wbs_states[4-0]
# Info: [40000]: wbs_idle_st                        	                         00001
# Info: [40000]: wbs_neg_stall_st                   	                         00010
# Info: [40000]: wbs_rx_st                          	                         00100
# Info: [40000]: wbs_wait_end_cyc_st                	                         01000
# Info: [40000]: wbs_done_st                        	                         10000
# Info: [45144]: Extracted FSM in module work.mem_ctrl_wr_wbs(rtl_mem_ctrl_wr_wbs){generic map (reset_polarity_g => 0)}, with state variable = wbs_cur_st[4:0], async set/reset state(s) = 00001 , number of states = 5.
# Info: [45144]: Re-encoding 5 state FSM as "onehot".
# Info: [45144]: FSM: State encoding table.
# Info: [40000]: FSM:	Index	              State Name	                            Literal	                      Encoding
# Info: [40000]: FSM:	    0	             wbs_idle_st	                              00001	                         00001
# Info: [40000]: FSM:	    1	        wbs_neg_stall_st	                              00010	                         00010
# Info: [40000]: FSM:	    2	               wbs_rx_st	                              00100	                         00100
# Info: [40000]: FSM:	    3	     wbs_wait_end_cyc_st	                              01000	                         01000
# Info: [40000]: FSM:	    4	             wbs_done_st	                              10000	                         10000
# Info: [44506]: Module work.mem_ctrl_wr_wbm(rtl_mem_ctrl_wr_wbm){generic map (reset_polarity_g => 0 mode_g => 0 message_g => 1 img_hor_pixels_g => 640 img_ver_lines_g => 480)}: Pre-processing...
# Info: [45143]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/mem_ctrl_wr_wbm.vhd", line 93: Enumerated type wbm_states with 10 elements encoded as onehot.
# Info: [45144]: Encodings for wbm_states values.
# Info: [40000]: value                              	                    wbm_states[9-0]
# Info: [40000]: wbm_idle_st                        	                    0000000001
# Info: [40000]: wbm_req_arb_st                     	                    0000000010
# Info: [40000]: wbm_tx_st                          	                    0000000100
# Info: [40000]: wbm_wait_burst_st                  	                    0000001000
# Info: [40000]: wbm_wait_switch_st                 	                    0000010000
# Info: [40000]: wbm_wait2_switch_st                	                    0000100000
# Info: [40000]: wbm_bank_switch_st                 	                    0001000000
# Info: [40000]: wbm_bank_st                        	                    0010000000
# Info: [40000]: wbm_wait_sum_st                    	                    0100000000
# Info: [40000]: wbm_sum_st                         	                    1000000000
# Info: [45144]: Extracted FSM in module work.mem_ctrl_wr_wbm(rtl_mem_ctrl_wr_wbm){generic map (reset_polarity_g => 0 mode_g => 0 message_g => 1 img_hor_pixels_g => 640 img_ver_lines_g => 480)}, with state variable = wbm_cur_st[9:0], async set/reset state(s) = 0000000001 , number of states = 10.
# Info: [45144]: Re-encoding 10 state FSM as "onehot".
# Info: [45144]: FSM: State encoding table.
# Info: [40000]: FSM:	Index	              State Name	                            Literal	                      Encoding
# Info: [40000]: FSM:	    0	             wbm_idle_st	                         0000000001	                    0000000001
# Info: [40000]: FSM:	    1	          wbm_req_arb_st	                         0000000010	                    0000000010
# Info: [40000]: FSM:	    2	               wbm_tx_st	                         0000000100	                    0000000100
# Info: [40000]: FSM:	    3	       wbm_wait_burst_st	                         0000001000	                    0000001000
# Info: [40000]: FSM:	    4	         wbm_wait_sum_st	                         0100000000	                    0000010000
# Info: [40000]: FSM:	    5	              wbm_sum_st	                         1000000000	                    0000100000
# Info: [40000]: FSM:	    6	      wbm_bank_switch_st	                         0001000000	                    0001000000
# Info: [40000]: FSM:	    7	      wbm_wait_switch_st	                         0000010000	                    0010000000
# Info: [40000]: FSM:	    8	     wbm_wait2_switch_st	                         0000100000	                    0100000000
# Info: [40000]: FSM:	    9	             wbm_bank_st	                         0010000000	                    1000000000
# Info: [44506]: Module work.mem_mng_arbiter(rtl_mem_mng_arbiter){generic map (reset_polarity_g => 0)}: Pre-processing...
# Info: [44506]: Module work.mem_ctrl_rd(rtl_mem_ctrl_rd){generic map (reset_polarity_g => 0 mode_g => 0 img_hor_pixels_g => 640 img_ver_lines_g => 480)}: Pre-processing...
# Info: [44506]: Module work.altera_16to8_dc_ram(SYN): Pre-processing...
# Info: [44506]: Module work.altsyncram(translated){generic map (width_a => 16 widthad_a => 9 numwords_a => 512 outdata_reg_a((1 to 12)) => "UNREGISTERED" address_aclr_a((1 to 4)) => "NONE" outdata_aclr_a((1 to 4)) => "NONE" ...)}: Pre-processing...
# Error: [46806]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/altera_mf.vhd", line 41340: Invalid clock expression. Continuing ...
# Error: [46292]: Module work.altsyncram_RTLC_LONGENT3(translated) cannot be compiled because it contains non-rtl constructs. Please check the log for warnings or errors about non-synthesizable constructs in this module.
# Info: [44506]: Module work.mem_ctrl_rd_wbs(rtl_mem_ctrl_rd_wbs){generic map (reset_polarity_g => 0)}: Pre-processing...
# Info: [45143]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/mem_ctrl_rd_wbs.vhd", line 83: Enumerated type wbs_states with 7 elements encoded as onehot.
# Info: [45144]: Encodings for wbs_states values.
# Info: [40000]: value                              	                    wbs_states[6-0]
# Info: [40000]: wbs_idle_st                        	                       0000001
# Info: [40000]: wbs_init_sdram_rx_st               	                       0000010
# Info: [40000]: wbs_wait_ram_rdy_st                	                       0000100
# Info: [40000]: wbs_ram_delay_st                   	                       0001000
# Info: [40000]: wbs_tx_st                          	                       0010000
# Info: [40000]: wbs_wait_end_cyc_st                	                       0100000
# Info: [40000]: wbs_done_st                        	                       1000000
# Info: [45144]: Extracted FSM in module work.mem_ctrl_rd_wbs(rtl_mem_ctrl_rd_wbs){generic map (reset_polarity_g => 0)}, with state variable = wbs_cur_st[6:0], async set/reset state(s) = 0000001 , number of states = 7.
# Info: [45144]: Re-encoding 7 state FSM as "onehot".
# Info: [45144]: FSM: State encoding table.
# Info: [40000]: FSM:	Index	               State Name	                            Literal	                      Encoding
# Info: [40000]: FSM:	    0	              wbs_idle_st	                            0000001	                       0000001
# Info: [40000]: FSM:	    1	     wbs_init_sdram_rx_st	                            0000010	                       0000010
# Info: [40000]: FSM:	    2	      wbs_wait_ram_rdy_st	                            0000100	                       0000100
# Info: [40000]: FSM:	    3	         wbs_ram_delay_st	                            0001000	                       0001000
# Info: [40000]: FSM:	    4	                wbs_tx_st	                            0010000	                       0010000
# Info: [40000]: FSM:	    5	      wbs_wait_end_cyc_st	                            0100000	                       0100000
# Info: [40000]: FSM:	    6	              wbs_done_st	                            1000000	                       1000000
# Info: [44506]: Module work.mem_ctrl_rd_wbm(rtl_mem_ctrl_rd_wbm){generic map (reset_polarity_g => 0 mode_g => 0 img_hor_pixels_g => 640 img_ver_lines_g => 480)}: Pre-processing...
# Info: [45143]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/mem_ctrl_rd_wbm.vhd", line 97: Enumerated type wbm_states with 5 elements encoded as onehot.
# Info: [45144]: Encodings for wbm_states values.
# Info: [40000]: value                              	                    wbm_states[4-0]
# Info: [40000]: wbm_idle_st                        	                         00001
# Info: [40000]: wbm_req_arb_st                     	                         00010
# Info: [40000]: wbm_rx_st                          	                         00100
# Info: [40000]: wbm_wait_burst_st                  	                         01000
# Info: [40000]: wbm_bank_st                        	                         10000
# Info: [45144]: Extracted FSM in module work.mem_ctrl_rd_wbm(rtl_mem_ctrl_rd_wbm){generic map (reset_polarity_g => 0 mode_g => 0 img_hor_pixels_g => 640 img_ver_lines_g => 480)}, with state variable = wbm_cur_st[4:0], async set/reset state(s) = 00001 , number of states = 5.
# Info: [45144]: Re-encoding 5 state FSM as "onehot".
# Info: [45144]: FSM: State encoding table.
# Info: [40000]: FSM:	Index	            State Name	                            Literal	                      Encoding
# Info: [40000]: FSM:	    0	           wbm_idle_st	                              00001	                         00001
# Info: [40000]: FSM:	    1	        wbm_req_arb_st	                              00010	                         00010
# Info: [40000]: FSM:	    2	             wbm_rx_st	                              00100	                         00100
# Info: [40000]: FSM:	    3	     wbm_wait_burst_st	                              01000	                         01000
# Info: [40000]: FSM:	    4	           wbm_bank_st	                              10000	                         10000
# Info: [44506]: Module work.gen_reg(rtl_gen_reg){generic map (reset_polarity_g => 0 width_g => 8 addr_en_g => true addr_val_g => 13 addr_width_g => 4 read_en_g => true write_en_g => true clear_on_read_g => false ...)}: Pre-processing...
# Info: [44506]: Module work.wbs_reg(rtl_wbs_reg){generic map (reset_polarity_g => 0 width_g => 8 addr_width_g => 4)}: Pre-processing...
# Info: [44506]: Module work.gen_reg(rtl_gen_reg){generic map (reset_polarity_g => 0 width_g => 8 addr_en_g => true addr_val_g => 4 addr_width_g => 4 read_en_g => true write_en_g => true clear_on_read_g => false ...)}: Pre-processing...
# Info: [44506]: Module work.gen_reg(rtl_gen_reg){generic map (reset_polarity_g => 0 width_g => 8 addr_en_g => true addr_val_g => 3 addr_width_g => 4 read_en_g => true write_en_g => true clear_on_read_g => false ...)}: Pre-processing...
# Info: [44506]: Module work.gen_reg(rtl_gen_reg){generic map (reset_polarity_g => 0 width_g => 8 addr_en_g => true addr_val_g => 2 addr_width_g => 4 read_en_g => true write_en_g => true clear_on_read_g => false ...)}: Pre-processing...
# Info: [44506]: Module work.disp_ctrl_top(rtl_disp_ctrl_top){generic map (reset_polarity_g => 0 hsync_polarity_g => 1 vsync_polarity_g => 1 blank_polarity_g => 0 red_default_color_g => 0 green_default_color_g => 0 ...)}: Pre-processing...
# Warning: [45483]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/disp_ctrl_top.vhd", line 263: Physical type are not supported for compilation.
# Info: [44506]: Module work.pixel_mng(rtl_pixel_mng){generic map (reset_polarity_g => 0 vsync_polarity_g => 1 screen_hor_pix_g => 800 hor_pixels_g => 640 ver_lines_g => 480 req_lines_g => 1)}: Pre-processing...
# Info: [45143]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/pixel_mng.vhd", line 75: Enumerated type wbm_states with 6 elements encoded as onehot.
# Info: [45144]: Encodings for wbm_states values.
# Info: [40000]: value                              	                    wbm_states[5-0]
# Info: [40000]: wbm_idle_st                        	                        000001
# Info: [40000]: wbm_init_rx_st                     	                        000010
# Info: [40000]: wbm_rx_st                          	                        000100
# Info: [40000]: end_cyc_st                         	                        001000
# Info: [40000]: restart_rd_st                      	                        010000
# Info: [40000]: restart_wack_st                    	                        100000
# Info: [45144]: Extracted FSM in module work.pixel_mng(rtl_pixel_mng){generic map (reset_polarity_g => 0 vsync_polarity_g => 1 screen_hor_pix_g => 800 hor_pixels_g => 640 ver_lines_g => 480 req_lines_g => 1)}, with state variable = cur_st[5:0], async set/reset state(s) = 000001 , number of states = 6.
# Info: [45144]: Re-encoding 6 state FSM as "onehot".
# Info: [45144]: FSM: State encoding table.
# Info: [40000]: FSM:	Index	          State Name	                            Literal	                      Encoding
# Info: [40000]: FSM:	    0	         wbm_idle_st	                             000001	                        000001
# Info: [40000]: FSM:	    1	      wbm_init_rx_st	                             000010	                        000010
# Info: [40000]: FSM:	    2	           wbm_rx_st	                             000100	                        000100
# Info: [40000]: FSM:	    3	          end_cyc_st	                             001000	                        001000
# Info: [40000]: FSM:	    4	       restart_rd_st	                             010000	                        010000
# Info: [40000]: FSM:	    5	     restart_wack_st	                             100000	                        100000
# Info: [44506]: Module work.SG_WBM_IF(rtl_SG_WBM_IF){generic map (read_length_g => 32)}: Pre-processing...
# Info: [45143]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/SG_WBM_IF.vhd", line 74: Enumerated type wbm_states with 11 elements encoded as onehot.
# Info: [45144]: Encodings for wbm_states values.
# Info: [40000]: value                              	                    wbm_states[10-0]
# Info: [40000]: wbm_idle_st                        	                   00000000001
# Info: [40000]: wbm_dbg_adr_st                     	                   00000000010
# Info: [40000]: wbm_dbg_adr_end_cyc_st             	                   00000000100
# Info: [40000]: wbm_dbg_type_st                    	                   00000001000
# Info: [40000]: wbm_dbg_type_end_cyc_st            	                   00000010000
# Info: [40000]: wbm_init_rx_st                     	                   00000100000
# Info: [40000]: wbm_rx_st                          	                   00001000000
# Info: [40000]: end_cyc_st                         	                   00010000000
# Info: [40000]: wbm_undbg_type_st                  	                   00100000000
# Info: [40000]: wbm_undbg_type_end_cyc_st          	                   01000000000
# Info: [40000]: restart_st                         	                   10000000000
# Info: [45144]: Extracted FSM in module work.SG_WBM_IF(rtl_SG_WBM_IF){generic map (read_length_g => 32)}, with state variable = cur_st[10:0], async set/reset state(s) = 00000000001 , number of states = 10.
# Info: [45144]: Re-encoding 10 state FSM as "onehot".
# Info: [45144]: FSM: State encoding table.
# Info: [40000]: FSM:	Index	                    State Name	                            Literal	                      Encoding
# Info: [40000]: FSM:	    0	                   wbm_idle_st	                        00000000001	                    0000000001
# Info: [40000]: FSM:	    1	                wbm_dbg_adr_st	                        00000000010	                    0000000010
# Info: [40000]: FSM:	    2	        wbm_dbg_adr_end_cyc_st	                        00000000100	                    0000000100
# Info: [40000]: FSM:	    3	               wbm_dbg_type_st	                        00000001000	                    0000001000
# Info: [40000]: FSM:	    4	       wbm_dbg_type_end_cyc_st	                        00000010000	                    0000010000
# Info: [40000]: FSM:	    5	                wbm_init_rx_st	                        00000100000	                    0000100000
# Info: [40000]: FSM:	    6	                     wbm_rx_st	                        00001000000	                    0001000000
# Info: [40000]: FSM:	    7	                    end_cyc_st	                        00010000000	                    0010000000
# Info: [40000]: FSM:	    8	             wbm_undbg_type_st	                        00100000000	                    0100000000
# Info: [40000]: FSM:	    9	     wbm_undbg_type_end_cyc_st	                        01000000000	                    1000000000
# Info: [40000]: The default branch of this FSM is being ignored to allow a more optimal implementation. To preserve it, please specify the attribute safe_fsm_type on the state variable
# Info: [44506]: Module work.dc_fifo(SYN): Pre-processing...
# Info: [44506]: Module work.DCFIFO(behavior){generic map (lpm_width => 8 lpm_widthu => 13 lpm_numwords => 8192 delay_rdusedw => 1 delay_wrusedw => 1 rdsync_delaypipe => 5 wrsync_delaypipe => 5 ...)}: Pre-processing...
# Info: [44506]: Module work.DCFIFO_MIXED_WIDTHS(behavior){generic map (lpm_width => 8 lpm_widthu => 13 lpm_width_r => 8 lpm_widthu_r => 13 lpm_numwords => 8192 delay_rdusedw => 1 delay_wrusedw => 1 rdsync_delaypipe => 5 ...)}: Pre-processing...
# Info: [44506]: Module work.DCFIFO_ASYNC(behavior){generic map (lpm_width => 8 lpm_widthu => 13 lpm_numwords => 8192 delay_rdusedw => 1 delay_wrusedw => 1 rdsync_delaypipe => 5 wrsync_delaypipe => 5 ...)}: Pre-processing...
# Warning: [45597]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/altera_mf.vhd", line 46910: Module: DCFIFO_ASYNC_RTLC_LONGMOD7, Net: 'mem_data' is a potential RAM of size 65536 bits. If you think that a RAM should have been inferred here, please set the attribute 'ram_block' on the signal to force a RAM. Syntax: "attribute ram_block: boolean; attribute ram_block of mem_data: variable is true;". If a RAM is still not inferred, please check warnings for why it was not inferred.
# Info: [44506]: Module work.DCFIFO_DFFPIPE(behavior){generic map (lpm_delay => 0 lpm_width => 13)}: Pre-processing...
# Warning: [45729]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/altera_mf.vhd", line 46399: variable intpipe has never been used.
# Info: [44506]: Module work.DCFIFO_DFFPIPE(behavior){generic map (lpm_delay => 1 lpm_width => 13)}: Pre-processing...
# Error: [46806]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/altera_mf.vhd", line 46422: Invalid clock expression. Continuing ...
# Error: [46292]: Module work.DCFIFO_DFFPIPE-1_13(behavior) cannot be compiled because it contains non-rtl constructs. Please check the log for warnings or errors about non-synthesizable constructs in this module.
# Info: [44506]: Module work.DCFIFO_DFFPIPE(behavior){generic map (lpm_delay => 5 lpm_width => 13)}: Pre-processing...
# Error: [46806]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/altera_mf.vhd", line 46422: Invalid clock expression. Continuing ...
# Error: [46292]: Module work.DCFIFO_DFFPIPE-5_13(behavior) cannot be compiled because it contains non-rtl constructs. Please check the log for warnings or errors about non-synthesizable constructs in this module.
# Info: [44506]: Module work.DCFIFO_FEFIFO(behavior){generic map (lpm_widthad => 13 lpm_numwords => 8192 underflow_checking((1 to 3)) => "OFF" overflow_checking((1 to 3)) => "OFF" lpm_mode((1 to 5)) => "WRITE")}: Pre-processing...
# Error: [46806]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/altera_mf.vhd", line 46537: Invalid clock expression. Continuing ...
# Error: [46292]: Module work.DCFIFO_FEFIFO-13_8192_l1_r3_79_70_70_l1_r3_79_70_70_l1_r5_87_82_73_84_69(behavior) cannot be compiled because it contains non-rtl constructs. Please check the log for warnings or errors about non-synthesizable constructs in this module.
# Info: [44506]: Module work.DCFIFO_FEFIFO(behavior){generic map (lpm_widthad => 13 lpm_numwords => 8192 underflow_checking((1 to 3)) => "OFF" overflow_checking((1 to 3)) => "OFF" lpm_mode((1 to 4)) => "READ")}: Pre-processing...
# Error: [46806]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/altera_mf.vhd", line 46537: Invalid clock expression. Continuing ...
# Error: [46292]: Module work.DCFIFO_FEFIFO-13_8192_l1_r3_79_70_70_l1_r3_79_70_70_l1_r4_82_69_65_68(behavior) cannot be compiled because it contains non-rtl constructs. Please check the log for warnings or errors about non-synthesizable constructs in this module.
# Error: [46806]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/altera_mf.vhd", line 47065: Invalid clock expression. Continuing ...
# Error: [46292]: Module work.DCFIFO_ASYNC_RTLC_LONGENT7(behavior) cannot be compiled because it contains non-rtl constructs. Please check the log for warnings or errors about non-synthesizable constructs in this module.
# Info: [44506]: Module work.DCFIFO_SYNC(behavior){generic map (lpm_width => 8 lpm_widthu => 13 lpm_numwords => 8192 intended_device_family((1 to 10)) => "Cyclone II" lpm_showahead((1 to 3)) => "OFF" ...)}: Pre-processing...
# Warning: [45597]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/altera_mf.vhd", line 47354: Module: DCFIFO_SYNC_RTLC_LONGMOD11, Net: 'mem_data' is a potential RAM of size 65536 bits. If you think that a RAM should have been inferred here, please set the attribute 'ram_block' on the signal to force a RAM. Syntax: "attribute ram_block: boolean; attribute ram_block of mem_data: variable is true;". If a RAM is still not inferred, please check warnings for why it was not inferred.
# Info: [44506]: Module work.DCFIFO_DFFPIPE(behavior){generic map (lpm_delay => 1 lpm_width => 14)}: Pre-processing...
# Error: [46806]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/altera_mf.vhd", line 46422: Invalid clock expression. Continuing ...
# Error: [46292]: Module work.DCFIFO_DFFPIPE-1_14(behavior) cannot be compiled because it contains non-rtl constructs. Please check the log for warnings or errors about non-synthesizable constructs in this module.
# Error: [46797]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/altera_mf.vhd", line 47509: Unsupported Clocking style: Signal/Variable i_q_tmp is driven by multiple clocks in a process ...
# Error: [46292]: Module work.DCFIFO_SYNC_RTLC_LONGENT8(behavior) cannot be compiled because it contains non-rtl constructs. Please check the log for warnings or errors about non-synthesizable constructs in this module.
# Info: [44506]: Module work.DCFIFO_LOW_LATENCY(behavior){generic map (lpm_width => 8 lpm_widthu => 13 lpm_width_r => 8 lpm_widthu_r => 13 lpm_numwords => 8192 delay_rdusedw => 1 delay_wrusedw => 1 rdsync_delaypipe => 3 ...)}: Pre-processing...
# Info: [44506]: Module work.DCFIFO_DFFPIPE(behavior){generic map (lpm_delay => 3 lpm_width => 15)}: Pre-processing...
# Error: [46806]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/altera_mf.vhd", line 46422: Invalid clock expression. Continuing ...
# Error: [46292]: Module work.DCFIFO_DFFPIPE-3_15(behavior) cannot be compiled because it contains non-rtl constructs. Please check the log for warnings or errors about non-synthesizable constructs in this module.
# Info: [44506]: Module work.DCFIFO_DFFPIPE(behavior){generic map (lpm_delay => 1 lpm_width => 15)}: Pre-processing...
# Error: [46806]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/altera_mf.vhd", line 46422: Invalid clock expression. Continuing ...
# Error: [46292]: Module work.DCFIFO_DFFPIPE-1_15(behavior) cannot be compiled because it contains non-rtl constructs. Please check the log for warnings or errors about non-synthesizable constructs in this module.
# Error: [46806]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/altera_mf.vhd", line 48055: Invalid clock expression. Continuing ...
# Error: [46292]: Module work.DCFIFO_LOW_LATENCY_RTLC_LONGENT9(behavior) cannot be compiled because it contains non-rtl constructs. Please check the log for warnings or errors about non-synthesizable constructs in this module.
# Info: [44506]: Module work.general_fifo(arc_general_fifo){generic map (reset_polarity_g => 0 width_g => 8 depth_g => 4864 log_depth_g => 13 almost_full_g => 8 almost_empty_g => 1)}: Pre-processing...
# Info: [45251]: Built-in hardware memory core inferred for variable ': general_fifo.mem depth = 4864, width = 8'.
# Info: [44506]: Module work.vesa_gen_ctrl(rtl_vesa_gen_ctrl){generic map (reset_polarity_g => 0 hsync_polarity_g => 1 vsync_polarity_g => 1 blank_polarity_g => 0 red_default_color_g => 0 green_default_color_g => 0 ...)}: Pre-processing...
# Info: [44506]: Module work.synthetic_frame_generator(rtl_synthetic_frame_generator){generic map (reset_polarity_g => 0 hsync_polarity_g => 1 vsync_polarity_g => 1 change_frame_clk_g => 120000000 hor_pres_pixels_g => 640 ...)}: Pre-processing...
# Info: [45144]: Extracted FSM in module work.synthetic_frame_generator(rtl_synthetic_frame_generator){generic map (reset_polarity_g => 0 hsync_polarity_g => 1 vsync_polarity_g => 1 change_frame_clk_g => 120000000 hor_pres_pixels_g => 640 ...)}, with state variable = frame_state[2:0], async set/reset state(s) = 000 , number of states = 5.
# Info: [45144]: Re-encoding 5 state FSM as "onehot".
# Info: [45144]: FSM: State encoding table.
# Info: [40000]: FSM:	Index	                            Literal	                      Encoding
# Info: [40000]: FSM:	    0	                                000	                         00001
# Info: [40000]: FSM:	    1	                                001	                         00010
# Info: [40000]: FSM:	    2	                                010	                         00100
# Info: [40000]: FSM:	    3	                                011	                         01000
# Info: [40000]: FSM:	    4	                                100	                         10000
# Info: [44506]: Module work.gen_reg(rtl_gen_reg){generic map (reset_polarity_g => 0 width_g => 8 addr_en_g => true addr_val_g => 14 addr_width_g => 10 read_en_g => true write_en_g => true clear_on_read_g => false ...)}: Pre-processing...
# Info: [44506]: Module work.gen_reg(rtl_gen_reg){generic map (reset_polarity_g => 0 width_g => 8 addr_en_g => true addr_val_g => 7 addr_width_g => 10 read_en_g => true write_en_g => true clear_on_read_g => false ...)}: Pre-processing...
# Info: [44506]: Module work.gen_reg(rtl_gen_reg){generic map (reset_polarity_g => 0 width_g => 8 addr_en_g => true addr_val_g => 8 addr_width_g => 10 read_en_g => true write_en_g => true clear_on_read_g => false ...)}: Pre-processing...
# Info: [44506]: Module work.gen_reg(rtl_gen_reg){generic map (reset_polarity_g => 0 width_g => 8 addr_en_g => true addr_val_g => 16 addr_width_g => 10 read_en_g => true write_en_g => true clear_on_read_g => false ...)}: Pre-processing...
# Info: [44506]: Module work.gen_reg(rtl_gen_reg){generic map (reset_polarity_g => 0 width_g => 8 addr_en_g => true addr_val_g => 1 addr_width_g => 10 read_en_g => true write_en_g => true clear_on_read_g => false ...)}: Pre-processing...
# Info: [44506]: Module work.wbs_reg(rtl_wbs_reg){generic map (reset_polarity_g => 0 width_g => 8 addr_width_g => 10)}: Pre-processing...
# Info: [44506]: Module work.Symbol_Generator_Top(rtl_Symbol_Generator_Top){generic map (hor_active_pixels_g => 640 ver_active_lines_g => 480 hor_left_border_g => 0 hor_right_border_g => 0 hor_back_porch_g => 48 ...)}: Pre-processing...
# Info: [44506]: Module work.opcode_unite(opcode_unite_rtl): Pre-processing...
# Info: [45144]: Extracted FSM in module work.opcode_unite(opcode_unite_rtl), with state variable = current_sm[1:0], async set/reset state(s) = 00 , number of states = 3.
# Info: [45144]: Preserving the original encoding in 3 state FSM
# Info: [45144]: FSM: State encoding table.
# Info: [40000]: FSM:	Index	     State Name	                            Literal	                      Encoding
# Info: [40000]: FSM:	    0	        idle_st	                                 00	                            00
# Info: [40000]: FSM:	    1	         mp1_st	                                 01	                            01
# Info: [40000]: FSM:	    2	         mp2_st	                                 10	                            10
# Info: [44506]: Module work.opcode_store(opcode_store_rtl): Pre-processing...
# Info: [44506]: Module work.general_fifo(arc_general_fifo){generic map (reset_polarity_g => 0 width_g => 24 depth_g => 400 log_depth_g => 9 almost_full_g => 8 almost_empty_g => 1)}: Pre-processing...
# Info: [45251]: Built-in hardware memory core inferred for variable ': general_fifo.mem depth = 400, width = 24'.
# Info: [44506]: Module work.RAM_300(RAM_300_rtl): Pre-processing...
# Info: [45251]: Built-in hardware memory core inferred for variable ': RAM_300.mem depth = 300, width = 13'.
# Info: [44506]: Module work.manager(manager_rtl){generic map (sym_row_g => 15 sym_col_g => 20 inside_row_g => 32 sdram_burst_g => 16 hor_active_pixels_g => 640 ver_active_lines_g => 480 hor_left_border_g => 0 ...)}: Pre-processing...
# Info: [45143]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/manager.vhd", line 98: Enumerated type state_t with 5 elements encoded as onehot.
# Info: [45144]: Encodings for state_t values.
# Info: [40000]: value                              	                       state_t[4-0]
# Info: [40000]: idle_st                            	                         00001
# Info: [40000]: write_a_st                         	                         00010
# Info: [40000]: read_b_st                          	                         00100
# Info: [40000]: write_a_read_b_st                  	                         01000
# Info: [40000]: read_a_write_b_st                  	                         10000
# Info: [45144]: Extracted FSM in module work.manager(manager_rtl){generic map (sym_row_g => 15 sym_col_g => 20 inside_row_g => 32 sdram_burst_g => 16 hor_active_pixels_g => 640 ver_active_lines_g => 480 hor_left_border_g => 0 ...)}, with state variable = current_sm[4:0], async set/reset state(s) = 00001 , number of states = 5.
# Info: [45144]: Re-encoding 5 state FSM as "onehot".
# Info: [45144]: FSM: State encoding table.
# Info: [40000]: FSM:	Index	            State Name	                            Literal	                      Encoding
# Info: [40000]: FSM:	    0	               idle_st	                              00001	                         00001
# Info: [40000]: FSM:	    1	            write_a_st	                              00010	                         00010
# Info: [40000]: FSM:	    2	     read_a_write_b_st	                              10000	                         00100
# Info: [40000]: FSM:	    3	     write_a_read_b_st	                              01000	                         01000
# Info: [40000]: FSM:	    4	             read_b_st	                              00100	                         10000
# Info: [44506]: Module work.general_fifo(arc_general_fifo){generic map (reset_polarity_g => 0 width_g => 8 depth_g => 640 log_depth_g => 10 almost_full_g => 8 almost_empty_g => 1)}: Pre-processing...
# Info: [45251]: Built-in hardware memory core inferred for variable ': general_fifo.mem depth = 640, width = 8'.
# Info: [44506]: Module work.mux2(mux2_rtl){generic map (width_g => 8)}: Pre-processing...
# Info: [44506]: Module work.navigator(navigator_rtl){generic map (hor_width_g => 5 ver_width_g => 4 reset_polarity_g => 0 hor_max_value_g => 19 ver_max_value_g => 14 max_value_g => 50000000)}: Pre-processing...
# Info: [44506]: Module work.x_y_location_top(x_y_location_top_rtl){generic map (hor_width_g => 5 ver_width_g => 4 reset_polarity_g => 0 hor_max_value_g => 19 ver_max_value_g => 14)}: Pre-processing...
# Info: [44506]: Module work.x_y_location(x_y_location_rtl){generic map (hor_width_g => 5 ver_width_g => 4 reset_polarity_g => 0 hor_max_value_g => 19 ver_max_value_g => 14)}: Pre-processing...
# Info: [45143]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/x_y_location.vhd", line 53: Enumerated type state_t with 9 elements encoded as onehot.
# Info: [45144]: Encodings for state_t values.
# Info: [40000]: value                              	                       state_t[8-0]
# Info: [40000]: right_st                           	                     000000001
# Info: [40000]: left_st                            	                     000000010
# Info: [40000]: upper_st                           	                     000000100
# Info: [40000]: lower_st                           	                     000001000
# Info: [40000]: upper_right_st                     	                     000010000
# Info: [40000]: upper_left_st                      	                     000100000
# Info: [40000]: lower_right_st                     	                     001000000
# Info: [40000]: lower_left_st                      	                     010000000
# Info: [40000]: inner_st                           	                     100000000
# Info: [45144]: Extracted FSM in module work.x_y_location(x_y_location_rtl){generic map (hor_width_g => 5 ver_width_g => 4 reset_polarity_g => 0 hor_max_value_g => 19 ver_max_value_g => 14)}, with state variable = curr_sm[8:0], async set/reset state(s) = 000100000 , number of states = 9.
# Info: [45144]: Re-encoding 9 state FSM as "onehot".
# Info: [45144]: FSM: State encoding table.
# Info: [40000]: FSM:	Index	         State Name	                            Literal	                      Encoding
# Info: [40000]: FSM:	    0	      upper_left_st	                          000100000	                     000000001
# Info: [40000]: FSM:	    1	     upper_right_st	                          000010000	                     000000010
# Info: [40000]: FSM:	    2	     lower_right_st	                          001000000	                     000000100
# Info: [40000]: FSM:	    3	      lower_left_st	                          010000000	                     000001000
# Info: [40000]: FSM:	    4	           upper_st	                          000000100	                     000010000
# Info: [40000]: FSM:	    5	           right_st	                          000000001	                     000100000
# Info: [40000]: FSM:	    6	           lower_st	                          000001000	                     001000000
# Info: [40000]: FSM:	    7	            left_st	                          000000010	                     010000000
# Info: [40000]: FSM:	    8	           inner_st	                          100000000	                     100000000
# Info: [44506]: Module work.update_upon_vsync(update_upon_vsync_rtl){generic map (hor_width_g => 5 ver_width_g => 4 reset_polarity_g => 0)}: Pre-processing...
# Info: [44506]: Module work.debouncer(debouncer_rtl){generic map (max_value_g => 50000000 reset_polarity_g => 0)}: Pre-processing...
# Info: [44506]: Module work.sdram_controller(rtl_sdram_controller){generic map (reset_polarity_g => 0)}: Pre-processing...
# Info: [45143]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/sdram_controller.vhd", line 127: Enumerated type main_states with 16 elements encoded as onehot.
# Info: [45144]: Encodings for main_states values.
# Info: [40000]: value                              	                   main_states[15-0]
# Info: [40000]: IDLE_ST                            	              0000000000000001
# Info: [40000]: REFRESH_ST                         	              0000000000000010
# Info: [40000]: REFRESH_WAIT_ST                    	              0000000000000100
# Info: [40000]: ACT_ST                             	              0000000000001000
# Info: [40000]: WAIT_ACT_ST                        	              0000000000010000
# Info: [40000]: WRITE0_ST                          	              0000000000100000
# Info: [40000]: WRITE1_ST                          	              0000000001000000
# Info: [40000]: WRITE_BST_STOP_ST                  	              0000000010000000
# Info: [40000]: READ0_ST                           	              0000000100000000
# Info: [40000]: READ1_ST                           	              0000001000000000
# Info: [40000]: READ2_ST                           	              0000010000000000
# Info: [40000]: READ3_ST                           	              0000100000000000
# Info: [40000]: READ4_ST                           	              0001000000000000
# Info: [40000]: READ5_ST                           	              0010000000000000
# Info: [40000]: READ_BST_STOP_ST                   	              0100000000000000
# Info: [40000]: WAIT_PRE_ST                        	              1000000000000000
# Info: [45143]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/sdram_controller.vhd", line 116: Enumerated type init_states with 8 elements encoded as onehot.
# Info: [45144]: Encodings for init_states values.
# Info: [40000]: value                              	                   init_states[7-0]
# Info: [40000]: INIT_IDLE_ST                       	                      00000001
# Info: [40000]: INIT_WAIT_200us_ST                 	                      00000010
# Info: [40000]: INIT_PRECHARGE_ST                  	                      00000100
# Info: [40000]: INIT_WAIT_PRE_ST                   	                      00001000
# Info: [40000]: INIT_AUTO_REF_ST                   	                      00010000
# Info: [40000]: INIT_AUTO_REF_WAIT_ST              	                      00100000
# Info: [40000]: INIT_MODE_REG_ST                   	                      01000000
# Info: [40000]: INIT_WAIT_MODE_REG_ST              	                      10000000
# Info: [45144]: Extracted FSM in module work.sdram_controller(rtl_sdram_controller){generic map (reset_polarity_g => 0)}, with state variable = current_state[15:0], async set/reset state(s) = 0000000000000001 , number of states = 16.
# Info: [45144]: Re-encoding 16 state FSM as "onehot".
# Info: [45144]: FSM: State encoding table.
# Info: [40000]: FSM:	Index	            State Name	                            Literal	                      Encoding
# Info: [40000]: FSM:	    0	               IDLE_ST	                   0000000000000001	              0000000000000001
# Info: [40000]: FSM:	    1	            REFRESH_ST	                   0000000000000010	              0000000000000010
# Info: [40000]: FSM:	    2	       REFRESH_WAIT_ST	                   0000000000000100	              0000000000000100
# Info: [40000]: FSM:	    3	                ACT_ST	                   0000000000001000	              0000000000001000
# Info: [40000]: FSM:	    4	           WAIT_ACT_ST	                   0000000000010000	              0000000000010000
# Info: [40000]: FSM:	    5	             WRITE0_ST	                   0000000000100000	              0000000000100000
# Info: [40000]: FSM:	    6	             WRITE1_ST	                   0000000001000000	              0000000001000000
# Info: [40000]: FSM:	    7	     WRITE_BST_STOP_ST	                   0000000010000000	              0000000010000000
# Info: [40000]: FSM:	    8	              READ0_ST	                   0000000100000000	              0000000100000000
# Info: [40000]: FSM:	    9	              READ1_ST	                   0000001000000000	              0000001000000000
# Info: [40000]: FSM:	   10	              READ2_ST	                   0000010000000000	              0000010000000000
# Info: [40000]: FSM:	   11	              READ3_ST	                   0000100000000000	              0000100000000000
# Info: [40000]: FSM:	   12	              READ4_ST	                   0001000000000000	              0001000000000000
# Info: [40000]: FSM:	   13	              READ5_ST	                   0010000000000000	              0010000000000000
# Info: [40000]: FSM:	   14	      READ_BST_STOP_ST	                   0100000000000000	              0100000000000000
# Info: [40000]: FSM:	   15	           WAIT_PRE_ST	                   1000000000000000	              1000000000000000
# Info: [45144]: Extracted FSM in module work.sdram_controller(rtl_sdram_controller){generic map (reset_polarity_g => 0)}, with state variable = current_init_state[7:0], async set/reset state(s) = 00000001 , number of states = 8.
# Info: [45144]: Re-encoding 8 state FSM as "onehot".
# Info: [45144]: FSM: State encoding table.
# Info: [40000]: FSM:	Index	                State Name	                            Literal	                      Encoding
# Info: [40000]: FSM:	    0	              INIT_IDLE_ST	                           00000001	                      00000001
# Info: [40000]: FSM:	    1	        INIT_WAIT_200us_ST	                           00000010	                      00000010
# Info: [40000]: FSM:	    2	         INIT_PRECHARGE_ST	                           00000100	                      00000100
# Info: [40000]: FSM:	    3	          INIT_WAIT_PRE_ST	                           00001000	                      00001000
# Info: [40000]: FSM:	    4	          INIT_AUTO_REF_ST	                           00010000	                      00010000
# Info: [40000]: FSM:	    5	     INIT_AUTO_REF_WAIT_ST	                           00100000	                      00100000
# Info: [40000]: FSM:	    6	          INIT_MODE_REG_ST	                           01000000	                      01000000
# Info: [40000]: FSM:	    7	     INIT_WAIT_MODE_REG_ST	                           10000000	                      10000000
# Info: [44506]: Module work.rx_path(rtl_rx_path){generic map (reset_polarity_g => 0 len_dec1_g => true sof_d_g => 1 type_d_g => 1 addr_d_g => 2 len_d_g => 2 crc_d_g => 1 eof_d_g => 1 sof_val_g => 100 eof_val_g => 200 ...)}: Pre-processing...
# Info: [45143]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/rx_path.vhd", line 82: Enumerated type wbm_states with 6 elements encoded as onehot.
# Info: [45144]: Encodings for wbm_states values.
# Info: [40000]: value                              	                    wbm_states[5-0]
# Info: [40000]: wbm_idle_st                        	                        000001
# Info: [40000]: wbm_neg_st                         	                        000010
# Info: [40000]: wbm_tx_st                          	                        000100
# Info: [40000]: wbm_wait_burst_st                  	                        001000
# Info: [40000]: wbm_tx_type_st                     	                        010000
# Info: [40000]: wbm_wait_type_st                   	                        100000
# Info: [44506]: Module work.uart_rx(arc_uart_rx){generic map (parity_en_g => 0 parity_odd_g => false uart_idle_g => 1 baudrate_g => 115200 clkrate_g => 100000000 databits_g => 8 reset_polarity_g => 0)}: Pre-processing...
# Info: [45143]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/uart_rx.vhd", line 74: Enumerated type uart_rx_fsm_states with 5 elements encoded as onehot.
# Info: [45144]: Encodings for uart_rx_fsm_states values.
# Info: [40000]: value                              	            uart_rx_fsm_states[4-0]
# Info: [40000]: IDLE_ST                            	                         00001
# Info: [40000]: STARTBIT_ST                        	                         00010
# Info: [40000]: RX_ST                              	                         00100
# Info: [40000]: PARITY_ST                          	                         01000
# Info: [40000]: STOPBIT_ST                         	                         10000
# Info: [40000]: FSM: Removing state for un-assigned literal      01000
# Info: [45144]: Extracted FSM in module work.uart_rx(arc_uart_rx){generic map (parity_en_g => 0 parity_odd_g => false uart_idle_g => 1 baudrate_g => 115200 clkrate_g => 100000000 databits_g => 8 reset_polarity_g => 0)}, with state variable = cur_st[4:0], async set/reset state(s) = 00001 , number of states = 4.
# Info: [45144]: Re-encoding 4 state FSM as "binary".
# Info: [45144]: FSM: State encoding table.
# Info: [40000]: FSM:	Index	      State Name	                            Literal	                      Encoding
# Info: [40000]: FSM:	    0	         IDLE_ST	                              00001	                            00
# Info: [40000]: FSM:	    1	     STARTBIT_ST	                              00010	                            01
# Info: [40000]: FSM:	    2	           RX_ST	                              00100	                            10
# Info: [40000]: FSM:	    3	      STOPBIT_ST	                              10000	                            11
# Info: [44506]: Module work.mp_dec(rtl_mp_dec){generic map (reset_polarity_g => 0 len_dec1_g => true sof_d_g => 1 type_d_g => 1 addr_d_g => 2 len_d_g => 2 crc_d_g => 1 eof_d_g => 1 sof_val_g => 100 eof_val_g => 200 width_g => 8)}: Pre-processing...
# Info: [45143]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/mp_dec.vhd", line 108: Enumerated type mp_dec_states with 7 elements encoded as onehot.
# Info: [45144]: Encodings for mp_dec_states values.
# Info: [40000]: value                              	                 mp_dec_states[6-0]
# Info: [40000]: sof_st                             	                       0000001
# Info: [40000]: type_st                            	                       0000010
# Info: [40000]: addr_st                            	                       0000100
# Info: [40000]: len_st                             	                       0001000
# Info: [40000]: data_st                            	                       0010000
# Info: [40000]: crc_st                             	                       0100000
# Info: [40000]: eof_st                             	                       1000000
# Info: [45144]: Extracted FSM in module work.mp_dec(rtl_mp_dec){generic map (reset_polarity_g => 0 len_dec1_g => true sof_d_g => 1 type_d_g => 1 addr_d_g => 2 len_d_g => 2 crc_d_g => 1 eof_d_g => 1 sof_val_g => 100 eof_val_g => 200 width_g => 8)}, with state variable = cur_st[6:0], async set/reset state(s) = 0000001 , number of states = 7.
# Info: [45144]: Re-encoding 7 state FSM as "onehot".
# Info: [45144]: FSM: State encoding table.
# Info: [40000]: FSM:	Index	     State Name	                            Literal	                      Encoding
# Info: [40000]: FSM:	    0	         sof_st	                            0000001	                       0000001
# Info: [40000]: FSM:	    1	        type_st	                            0000010	                       0000010
# Info: [40000]: FSM:	    2	        addr_st	                            0000100	                       0000100
# Info: [40000]: FSM:	    3	         len_st	                            0001000	                       0001000
# Info: [40000]: FSM:	    4	        data_st	                            0010000	                       0010000
# Info: [40000]: FSM:	    5	         crc_st	                            0100000	                       0100000
# Info: [40000]: FSM:	    6	         eof_st	                            1000000	                       1000000
# Info: [44506]: Module work.ram_simple(arc_ram_simple){generic map (reset_polarity_g => 0 width_in_g => 8 addr_bits_g => 10)}: Pre-processing...
# Info: [45251]: Built-in hardware memory core inferred for variable ': ram_simple.ram_data depth = 1024, width = 8'.
# Info: [44506]: Module work.checksum_calc(arc_checksum_calc){generic map (reset_polarity_g => 0 signed_checksum_g => false checksum_init_val_g => 0 checksum_out_width_g => 8 data_width_g => 8)}: Pre-processing...
# Info: [45144]: Extracted FSM in module work.rx_path(rtl_rx_path){generic map (reset_polarity_g => 0 len_dec1_g => true sof_d_g => 1 type_d_g => 1 addr_d_g => 2 len_d_g => 2 crc_d_g => 1 eof_d_g => 1 sof_val_g => 100 eof_val_g => 200 ...)}, with state variable = wbm_cur_st[5:0], async set/reset state(s) = 000001 , number of states = 6.
# Info: [45144]: Re-encoding 6 state FSM as "onehot".
# Info: [45144]: FSM: State encoding table.
# Info: [40000]: FSM:	Index	            State Name	                            Literal	                      Encoding
# Info: [40000]: FSM:	    0	           wbm_idle_st	                             000001	                        000001
# Info: [40000]: FSM:	    1	            wbm_neg_st	                             000010	                        000010
# Info: [40000]: FSM:	    2	             wbm_tx_st	                             000100	                        000100
# Info: [40000]: FSM:	    3	     wbm_wait_burst_st	                             001000	                        001000
# Info: [40000]: FSM:	    4	        wbm_tx_type_st	                             010000	                        010000
# Info: [40000]: FSM:	    5	      wbm_wait_type_st	                             100000	                        100000
# Info: [44506]: Module work.tx_path(arc_tx_path){generic map (reset_polarity_g => 0 len_dec1_g => true sof_d_g => 1 type_d_g => 1 addr_d_g => 1 len_d_g => 2 crc_d_g => 1 eof_d_g => 1 sof_val_g => 100 eof_val_g => 200 ...)}: Pre-processing...
# Info: [44506]: Module work.uart_tx(arc_uart_tx){generic map (parity_en_g => 1 parity_odd_g => false uart_idle_g => 1 baudrate_g => 115200 clkrate_g => 100000000 databits_g => 8 reset_polarity_g => 0)}: Pre-processing...
# Info: [45144]: Extracted FSM in module work.uart_tx(arc_uart_tx){generic map (parity_en_g => 1 parity_odd_g => false uart_idle_g => 1 baudrate_g => 115200 clkrate_g => 100000000 databits_g => 8 reset_polarity_g => 0)}, with state variable = cur_st[1:0], async set/reset state(s) = 00 , number of states = 3.
# Info: [45144]: Preserving the original encoding in 3 state FSM
# Info: [45144]: FSM: State encoding table.
# Info: [40000]: FSM:	Index	     State Name	                            Literal	                      Encoding
# Info: [40000]: FSM:	    0	        IDLE_ST	                                 00	                            00
# Info: [40000]: FSM:	    1	     REGDATA_ST	                                 01	                            01
# Info: [40000]: FSM:	    2	          TX_ST	                                 10	                            10
# Info: [44506]: Module work.mp_enc(rtl_mp_enc){generic map (reset_polarity_g => 0 len_dec1_g => true sof_d_g => 1 type_d_g => 1 addr_d_g => 1 len_d_g => 2 crc_d_g => 1 eof_d_g => 1 sof_val_g => 100 eof_val_g => 200 width_g => 8)}: Pre-processing...
# Info: [45143]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/mp_enc.vhd", line 101: Enumerated type mp_encoder_states with 9 elements encoded as onehot.
# Info: [45144]: Encodings for mp_encoder_states values.
# Info: [40000]: value                              	             mp_encoder_states[8-0]
# Info: [40000]: idle_st                            	                     000000001
# Info: [40000]: sof_st                             	                     000000010
# Info: [40000]: type_st                            	                     000000100
# Info: [40000]: addr_st                            	                     000001000
# Info: [40000]: len_st                             	                     000010000
# Info: [40000]: data_st                            	                     000100000
# Info: [40000]: reg_crc_st                         	                     001000000
# Info: [40000]: crc_st                             	                     010000000
# Info: [40000]: eof_st                             	                     100000000
# Info: [45144]: Extracted FSM in module work.mp_enc(rtl_mp_enc){generic map (reset_polarity_g => 0 len_dec1_g => true sof_d_g => 1 type_d_g => 1 addr_d_g => 1 len_d_g => 2 crc_d_g => 1 eof_d_g => 1 sof_val_g => 100 eof_val_g => 200 width_g => 8)}, with state variable = cur_st[8:0], async set/reset state(s) = 000000001 , number of states = 9.
# Info: [45144]: Re-encoding 9 state FSM as "onehot".
# Info: [45144]: FSM: State encoding table.
# Info: [40000]: FSM:	Index	     State Name	                            Literal	                      Encoding
# Info: [40000]: FSM:	    0	        idle_st	                          000000001	                     000000001
# Info: [40000]: FSM:	    1	         sof_st	                          000000010	                     000000010
# Info: [40000]: FSM:	    2	        type_st	                          000000100	                     000000100
# Info: [40000]: FSM:	    3	        addr_st	                          000001000	                     000001000
# Info: [40000]: FSM:	    4	         len_st	                          000010000	                     000010000
# Info: [40000]: FSM:	    5	        data_st	                          000100000	                     000100000
# Info: [40000]: FSM:	    6	     reg_crc_st	                          001000000	                     001000000
# Info: [40000]: FSM:	    7	         crc_st	                          010000000	                     010000000
# Info: [40000]: FSM:	    8	         eof_st	                          100000000	                     100000000
# Info: [44506]: Module work.general_fifo(arc_general_fifo){generic map (reset_polarity_g => 0 width_g => 8 depth_g => 9 log_depth_g => 4 almost_full_g => 8 almost_empty_g => 1)}: Pre-processing...
# Info: [45251]: Built-in hardware memory core inferred for variable ': general_fifo.mem depth = 9, width = 8'.
# Info: [44506]: Module work.gen_reg(rtl_gen_reg){generic map (reset_polarity_g => 0 width_g => 8 addr_en_g => true addr_val_g => 15 addr_width_g => 4 read_en_g => true write_en_g => true clear_on_read_g => false ...)}: Pre-processing...
# Info: [44506]: Module work.gen_reg(rtl_gen_reg){generic map (reset_polarity_g => 0 width_g => 8 addr_en_g => true addr_val_g => 11 addr_width_g => 4 read_en_g => true write_en_g => true clear_on_read_g => false ...)}: Pre-processing...
# Info: [44506]: Module work.gen_reg(rtl_gen_reg){generic map (reset_polarity_g => 0 width_g => 8 addr_en_g => true addr_val_g => 12 addr_width_g => 4 read_en_g => true write_en_g => true clear_on_read_g => true ...)}: Pre-processing...
# Info: [44506]: Module work.tx_path_wbm(rtl_tx_path_wbm){generic map (reset_polarity_g => 0 data_width_g => 8 addr_width_g => 10)}: Pre-processing...
# Info: [45144]: Extracted FSM in module work.tx_path_wbm(rtl_tx_path_wbm){generic map (reset_polarity_g => 0 data_width_g => 8 addr_width_g => 10)}, with state variable = wbm_cur_st[1:0], async set/reset state(s) = 00 , number of states = 3.
# Info: [45144]: Preserving the original encoding in 3 state FSM
# Info: [45144]: FSM: State encoding table.
# Info: [40000]: FSM:	Index	            State Name	                            Literal	                      Encoding
# Info: [40000]: FSM:	    0	           wbm_idle_st	                                 00	                            00
# Info: [40000]: FSM:	    1	             wbm_rx_st	                                 01	                            01
# Info: [40000]: FSM:	    2	     wbm_wait_burst_st	                                 10	                            10
# Info: [44506]: Module work.gen_reg(rtl_gen_reg){generic map (reset_polarity_g => 0 width_g => 8 addr_en_g => true addr_val_g => 1E1 addr_width_g => 4 read_en_g => true write_en_g => true clear_on_read_g => false ...)}: Pre-processing...
# Info: [44506]: Module work.gen_reg(rtl_gen_reg){generic map (reset_polarity_g => 0 width_g => 8 addr_en_g => true addr_val_g => 9 addr_width_g => 4 read_en_g => true write_en_g => true clear_on_read_g => false ...)}: Pre-processing...
# Info: [44506]: Module work.led(led_rtl){generic map (reset_polarity_g => 0 timer_freq_g => 1 clk_freq_g => 100000000)}: Pre-processing...
# Info: [44506]: Module work.hexss(arc_hexss): Pre-processing...
# Warning: [45729]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/altera_mf.vhd", line 5339: Input port initial_value has never been used.
# Warning: [45729]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/altera_mf.vhd", line 5341: Input port time_delay has never been used.
# Warning: [45729]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/altera_mf.vhd", line 5390: Input port initial_value has never been used.
# Warning: [45729]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/altera_mf.vhd", line 5392: Input port time_delay has never been used.
# Warning: [45729]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/altera_mf.vhd", line 5451: Input port ph_tap has never been used.
# Warning: [45729]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/altera_mf.vhd", line 14457: Input port pllena has never been used.
# Warning: [45729]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/altera_mf.vhd", line 14458: Input port clkswitch has never been used.
# Warning: [45729]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/altera_mf.vhd", line 14460: Input port pfdena has never been used.
# Warning: [45729]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/altera_mf.vhd", line 14461: Input port clkena has never been used.
# Warning: [45729]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/altera_mf.vhd", line 14463: Input port scanclk has never been used.
# Warning: [45729]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/altera_mf.vhd", line 14464: Input port scanclkena has never been used.
# Warning: [45729]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/altera_mf.vhd", line 14465: Input port scanaclr has never been used.
# Warning: [45729]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/altera_mf.vhd", line 14466: Input port scanread has never been used.
# Warning: [45729]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/altera_mf.vhd", line 14467: Input port scanwrite has never been used.
# Warning: [45729]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/altera_mf.vhd", line 14468: Input port scandata has never been used.
# Warning: [45729]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/altera_mf.vhd", line 14469: Input port comparator has never been used.
# Warning: [45729]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/altera_mf.vhd", line 14470: Input port phasecounterselect has never been used.
# Warning: [45729]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/altera_mf.vhd", line 14471: Input port phaseupdown has never been used.
# Warning: [45729]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/altera_mf.vhd", line 14472: Input port phasestep has never been used.
# Warning: [45729]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/altera_mf.vhd", line 14473: Input port configupdate has never been used.
# Warning: [45729]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/altera_mf.vhd", line 14474: Inout port fbmimicbidir has never been used.
# Warning: [45731]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/altera_mf.vhd", line 14479: Output port enable0 has never been assigned a value.
# Warning: [45731]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/altera_mf.vhd", line 14480: Output port enable1 has never been assigned a value.
# Warning: [45729]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/altera_mf.vhd", line 15517: signal clk_tmp has never been used.
# Warning: [45729]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/altera_mf.vhd", line 15519: signal fbin_wire has never been used.
# Warning: [45729]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/altera_mf.vhd", line 15524: signal scanclk_wire has never been used.
# Warning: [45729]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/altera_mf.vhd", line 15525: signal scanaclr_wire has never been used.
# Warning: [45729]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/altera_mf.vhd", line 15526: signal scanread_wire has never been used.
# Warning: [45729]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/altera_mf.vhd", line 15527: signal scanwrite_wire has never been used.
# Warning: [45729]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/altera_mf.vhd", line 15528: signal scandata_wire has never been used.
# Warning: [45729]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/altera_mf.vhd", line 15529: signal clkena_wire has never been used.
# Warning: [45729]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/altera_mf.vhd", line 15530: signal extclkena_wire has never been used.
# Warning: [45729]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/altera_mf.vhd", line 15531: signal clk_wire[9:3] has never been used.
# Warning: [45729]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/altera_mf.vhd", line 15532: signal extclk_wire has never been used.
# Warning: [45729]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/altera_mf.vhd", line 15533: signal clkbad_wire has never been used.
# Warning: [45729]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/altera_mf.vhd", line 15534: signal activeclock_wire has never been used.
# Warning: [45729]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/altera_mf.vhd", line 15535: signal clkloss_wire has never been used.
# Warning: [45729]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/altera_mf.vhd", line 15536: signal scandataout_wire has never been used.
# Warning: [45729]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/altera_mf.vhd", line 15537: signal scandone_wire has never been used.
# Warning: [45730]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/altera_mf.vhd", line 15538: signal sclkout0_wire has no drivers, will be treated as don't care.
# Warning: [45730]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/altera_mf.vhd", line 15539: signal sclkout1_wire has no drivers, will be treated as don't care.
# Warning: [45729]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/altera_mf.vhd", line 15541: signal configupdate_wire has never been used.
# Warning: [45729]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/altera_mf.vhd", line 15542: signal phasecounterselect_wire has never been used.
# Warning: [45729]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/altera_mf.vhd", line 15543: signal phasestep_wire has never been used.
# Warning: [45729]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/altera_mf.vhd", line 15544: signal phaseupdown_wire has never been used.
# Warning: [45729]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/altera_mf.vhd", line 15545: signal scanclkena_wire has never been used.
# Warning: [45729]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/altera_mf.vhd", line 15546: signal phasedone_wire has never been used.
# Warning: [45730]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/altera_mf.vhd", line 15547: signal vcooverrange_wire has no drivers, will be treated as don't care.
# Warning: [45730]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/altera_mf.vhd", line 15548: signal vcounderrange_wire has no drivers, will be treated as don't care.
# Warning: [45730]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/altera_mf.vhd", line 15549: signal fbout_wire has no drivers, will be treated as don't care.
# Warning: [45729]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/altera_mf.vhd", line 15550: signal iobuf_o has never been used.
# Warning: [45729]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/altera_mf.vhd", line 15551: signal stratix3_fbin has never been used.
# Warning: [45729]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/altera_mf.vhd", line 15552: signal oe_wire has never been used.
# Warning: [45729]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/altera_mf.vhd", line 15553: signal pll_lock_sync has never been used.
# Warning: [45729]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/pll.vhd", line 56: signal sub_wire0[5:3] has never been used.
# Warning: [45729]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/mem_ctrl_wr_wbs.vhd", line 37: Input port wbs_tga_i[0] has never been used.
# Warning: [45729]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/mem_ctrl_wr_wbm.vhd", line 68: Input port type_reg[7:2] has never been used.
# Warning: [45729]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/mem_ctrl_wr.vhd", line 218: signal ram_rst has never been used.
# Warning: [45729]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/mem_ctrl_wr.vhd", line 234: signal type_reg_wbm_d1[0] has never been used.
# Warning: [45729]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/mem_ctrl_rd_wbs.vhd", line 49: Input port wbs_tga_i[0] has never been used.
# Warning: [45729]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/mem_ctrl_rd_wbm.vhd", line 80: Input port type_reg[7:1] has never been used.
# Warning: [45729]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/mem_ctrl_rd.vhd", line 241: signal type_reg_d2 has never been used.
# Warning: [45729]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/mem_ctrl_rd.vhd", line 242: signal rd_addr_reg_d2 has never been used.
# Warning: [45729]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/mem_ctrl_rd.vhd", line 260: signal ram_rst has never been used.
# Warning: [45729]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/wbs_reg.vhd", line 33: Input port rst has never been used.
# Warning: [45729]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/wbs_reg.vhd", line 36: Input port clk_i has never been used.
# Warning: [45729]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/mem_mng_top.vhd", line 413: signal wbs_adr[9:4] has never been used.
# Warning: [45729]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/pixel_mng.vhd", line 47: Input port wbm_dat_i has never been used.
# Warning: [45729]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/SG_WBM_IF.vhd", line 98: signal dbg_cnt has never been used.
# Warning: [45729]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/altera_mf.vhd", line 46379: Input port clock has never been used.
# Warning: [45729]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/altera_mf.vhd", line 46400: variable delay has never been used.
# Warning: [45729]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/altera_mf.vhd", line 48441: signal i_rdfull_a has never been used.
# Warning: [45729]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/altera_mf.vhd", line 48442: signal i_wrfull_a has never been used.
# Warning: [45729]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/altera_mf.vhd", line 48443: signal i_rdempty_a has never been used.
# Warning: [45729]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/altera_mf.vhd", line 48444: signal i_wrempty_a has never been used.
# Warning: [45729]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/altera_mf.vhd", line 48445: signal i_rdfull_s has never been used.
# Warning: [45729]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/altera_mf.vhd", line 48446: signal i_wrfull_s has never been used.
# Warning: [45729]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/altera_mf.vhd", line 48447: signal i_rdempty_s has never been used.
# Warning: [45729]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/altera_mf.vhd", line 48448: signal i_wrempty_s has never been used.
# Warning: [45729]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/altera_mf.vhd", line 48453: signal i_rdusedw_a has never been used.
# Warning: [45729]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/altera_mf.vhd", line 48454: signal i_wrusedw_a has never been used.
# Warning: [45729]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/altera_mf.vhd", line 48455: signal i_rdusedw_s has never been used.
# Warning: [45729]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/altera_mf.vhd", line 48456: signal i_wrusedw_s has never been used.
# Warning: [45729]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/altera_mf.vhd", line 48459: signal i_q_a has never been used.
# Warning: [45729]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/altera_mf.vhd", line 48460: signal i_q_s has never been used.
# Warning: [45729]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/wbs_reg.vhd", line 33: Input port rst has never been used.
# Warning: [45729]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/wbs_reg.vhd", line 36: Input port clk_i has never been used.
# Warning: [45729]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/opcode_store.vhd", line 80: signal op_cnt_i has never been used.
# Warning: [45729]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/opcode_store.vhd", line 90: signal dout_fifo[23] has never been used.
# Warning: [45729]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/opcode_store.vhd", line 91: signal dout_valid_fifo has never been used.
# Warning: [45729]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/manager.vhd", line 119: signal req_in_trg_dev_active has never been used.
# Warning: [45729]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/Symbol_Generator_Top.vhd", line 251: signal op_str_empty has never been used.
# Warning: [45729]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/Symbol_Generator_Top.vhd", line 252: signal op_str_full has never been used.
# Warning: [45729]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/Symbol_Generator_Top.vhd", line 253: signal op_str_used has never been used.
# Warning: [45729]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/Symbol_Generator_Top.vhd", line 260: signal fifo_a_used has never been used.
# Warning: [45729]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/Symbol_Generator_Top.vhd", line 261: signal fifo_a_full has never been used.
# Warning: [45729]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/Symbol_Generator_Top.vhd", line 263: signal fifo_b_used has never been used.
# Warning: [45729]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/Symbol_Generator_Top.vhd", line 264: signal fifo_b_full has never been used.
# Warning: [45729]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/disp_ctrl_top.vhd", line 165: signal dc_fifo_wr_en_log has never been used.
# Warning: [45729]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/disp_ctrl_top.vhd", line 181: signal wrusedw has never been used.
# Warning: [45729]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/disp_ctrl_top.vhd", line 182: signal sc_fifo_full has never been used.
# Warning: [45729]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/disp_ctrl_top.vhd", line 184: signal sc_fifo_dout has never been used.
# Warning: [45729]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/disp_ctrl_top.vhd", line 185: signal sc_fifo_dout_val has never been used.
# Warning: [45729]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/disp_ctrl_top.vhd", line 186: signal sc_fifo_rd_en has never been used.
# Warning: [45729]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/disp_ctrl_top.vhd", line 188: signal dc_fifo_din has never been used.
# Warning: [45729]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/disp_ctrl_top.vhd", line 189: signal dc_fifo_wr_en has never been used.
# Warning: [45730]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/disp_ctrl_top.vhd", line 229: signal left_frame_reg_din_ack has no drivers, will be treated as don't care.
# Warning: [45729]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/disp_ctrl_top.vhd", line 230: signal left_frame_reg_rd_en has never been used.
# Warning: [45730]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/disp_ctrl_top.vhd", line 231: signal left_frame_reg_dout_valid has no drivers, will be treated as don't care.
# Warning: [45730]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/disp_ctrl_top.vhd", line 232: signal right_frame_reg_din_ack has no drivers, will be treated as don't care.
# Warning: [45729]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/disp_ctrl_top.vhd", line 233: signal right_frame_reg_rd_en has never been used.
# Warning: [45730]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/disp_ctrl_top.vhd", line 234: signal right_frame_reg_dout_valid has no drivers, will be treated as don't care.
# Warning: [45729]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/disp_ctrl_top.vhd", line 261: signal opcode_unite_reg_dout_valid has never been used.
# Warning: [45729]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/disp_ctrl_top.vhd", line 264: signal opu_data_in has never been used.
# Warning: [45729]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/disp_ctrl_top.vhd", line 265: signal opu_data_in_valid has never been used.
# Warning: [45729]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/uart_rx.vhd", line 90: signal parity_bit has never been used.
# Warning: [45729]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/mp_dec.vhd", line 152: signal sof_sr has never been used.
# Warning: [45729]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/mp_dec.vhd", line 153: signal sof_sr_cnt has never been used.
# Warning: [45729]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/checksum_calc.vhd", line 93: signal checksum_i[8] has never been used.
# Warning: [45729]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/rx_path.vhd", line 67: Input port wbm_dat_i has never been used.
# Warning: [45729]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/rx_path.vhd", line 229: signal ram_dout_valid has never been used.
# Warning: [45729]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/rx_path.vhd", line 232: signal ram_full_addr[15:10] has never been used.
# Warning: [45729]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/rx_path.vhd", line 248: signal addr_reg[15:10] has never been used.
# Warning: [45729]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/rx_path.vhd", line 249: signal len_reg[15:10] has never been used.
# Warning: [45729]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/tx_path.vhd", line 90: Input port wbs_adr_i[9:4] has never been used.
# Warning: [45729]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/tx_path.vhd", line 91: Input port wbs_tga_i has never been used.
# Warning: [45729]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/tx_path.vhd", line 381: signal mp_enc_done has never been used.
# Warning: [45729]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/tx_path.vhd", line 410: signal ram_read_addr[15:10] has never been used.
# Warning: [45729]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/tx_path.vhd", line 421: signal wbs_reg_stb has never been used.
# Warning: [45729]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/mds_top.vhd", line 647: signal OPEN_disp_dat_o has never been used.
# Warning: [45729]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/mds_top.vhd", line 648: signal OPEN_disp_we_o has never been used.
# Info: [45144]: Extracted FSM in module work.mem_ctrl_wr_wbm(rtl_mem_ctrl_wr_wbm){generic map (reset_polarity_g => 0 mode_g => 0 message_g => 1 img_hor_pixels_g => 640 img_ver_lines_g => 480)}, with state variable = inc_sum_wr_cnt[1:0], async set/reset state(s) = 00 , number of states = 3.
# Info: [45144]: Preserving the original encoding in 3 state FSM
# Info: [45144]: FSM: State encoding table.
# Info: [40000]: FSM:	Index	                            Literal	                      Encoding
# Info: [40000]: FSM:	    0	                                 01	                            01
# Info: [40000]: FSM:	    1	                                 10	                            10
# Info: [40000]: FSM:	    2	                                 00	                            00
# Info: [44508]: Module work.arm_m_cntr(behave): Compiling...
# Warning: [45702]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/altera_mf.vhd", line 5349: Initial value for count[31:0] is ignored for synthesis. To allow initial value for synthesis, please set the attribute "allow_init_val" in HDL or enable the global support for initial value synthesis through "compile_initial_values" switch.
# Warning: [45702]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/altera_mf.vhd", line 5348: Initial value for first_rising_edge is ignored for synthesis. To allow initial value for synthesis, please set the attribute "allow_init_val" in HDL or enable the global support for initial value synthesis through "compile_initial_values" switch.
# Info: [44508]: Module work.arm_n_cntr(behave): Compiling...
# Warning: [45702]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/altera_mf.vhd", line 5400: Initial value for count[31:0] is ignored for synthesis. To allow initial value for synthesis, please set the attribute "allow_init_val" in HDL or enable the global support for initial value synthesis through "compile_initial_values" switch.
# Warning: [45702]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/altera_mf.vhd", line 5399: Initial value for first_rising_edge is ignored for synthesis. To allow initial value for synthesis, please set the attribute "allow_init_val" in HDL or enable the global support for initial value synthesis through "compile_initial_values" switch.
# Info: [44508]: Module work.arm_scale_cntr(behave){ UCP (mode(1 to 6))}: Compiling...
# Warning: [45702]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/altera_mf.vhd", line 5458: Initial value for tmp_cout is ignored for synthesis. To allow initial value for synthesis, please set the attribute "allow_init_val" in HDL or enable the global support for initial value synthesis through "compile_initial_values" switch.
# Warning: [45702]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/altera_mf.vhd", line 5460: Initial value for count[31:0] is ignored for synthesis. To allow initial value for synthesis, please set the attribute "allow_init_val" in HDL or enable the global support for initial value synthesis through "compile_initial_values" switch.
# Warning: [45702]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/altera_mf.vhd", line 5461: Initial value for output_shift_count[31:0] is ignored for synthesis. To allow initial value for synthesis, please set the attribute "allow_init_val" in HDL or enable the global support for initial value synthesis through "compile_initial_values" switch.
# Warning: [45702]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/altera_mf.vhd", line 5458: Initial value for first_rising_edge is ignored for synthesis. To allow initial value for synthesis, please set the attribute "allow_init_val" in HDL or enable the global support for initial value synthesis through "compile_initial_values" switch.
# Info: [44508]: Module work.altpll(behavior){generic map (intended_device_family((1 to 10)) => "Cyclone II" operation_mode((1 to 6)) => "NORMAL" pll_type((1 to 4)) => "AUTO" qualify_conf_done((1 to 3)) => "OFF" ...)}: Compiling...
# Info: [44508]: Module work.pll(SYN): Compiling...
# Info: [44508]: Module work.clk_blk_top(rtl_clk_blk_top): Compiling...
# Info: [44508]: Module work.reset_debouncer(rtl_reset_debouncer){generic map (reset_polarity_g => 0)}: Compiling...
# Info: [44508]: Module work.sync_rst_gen(rtl_sync_rst_gen){generic map (reset_polarity_g => 0)}: Compiling...
# Info: [44508]: Module work.reset_blk_top(rtl_reset_blk_top){generic map (reset_polarity_g => 0)}: Compiling...
# Info: [44508]: Module work.global_nets_top(rtl_global_nets_top){generic map (reset_polarity_g => 0)}: Compiling...
# Info: [44508]: Module work.intercon(intercon_rtl){generic map (reset_polarity_g => 0 num_of_wbm_g => 2 num_of_wbs_g => 3 id((1 to 3)) => "icz" adr_width_g => 10 blen_width_g => 10 data_width_g => 8)}: Compiling...
# Info: [44508]: Module work.intercon(intercon_rtl){generic map (reset_polarity_g => 0 num_of_wbm_g => 2 num_of_wbs_g => 1 id((1 to 3)) => "icy" adr_width_g => 10 blen_width_g => 10 data_width_g => 8)}: Compiling...
# Info: [44508]: Module work.intercon_mux(intercon_mux_rtl){generic map (adr_width_g => 10 blen_width_g => 10 data_width_g => 8)}: Compiling...
# Info: [44508]: Module work.altera_8to16_dc_ram(SYN): Compiling...
# Info: [44508]: Module work.mem_ctrl_wr_wbs(rtl_mem_ctrl_wr_wbs){generic map (reset_polarity_g => 0)}: Compiling...
# Info: [44838]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/mem_ctrl_wr_wbs.vhd", line 302: Macro Selcounter "selcounter_3_3_3_0_1_flatten" inferred for node "done_cnt".
# Info: [44508]: Module work.mem_ctrl_wr_wbm(rtl_mem_ctrl_wr_wbm){generic map (reset_polarity_g => 0 mode_g => 0 message_g => 1 img_hor_pixels_g => 640 img_ver_lines_g => 480)}: Compiling...
# Info: [44812]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/mem_ctrl_wr_wbm.vhd", line 481: Sharing register bank_switch with wr_cnt_en
# Info: [44838]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/mem_ctrl_wr_wbm.vhd", line 572: Macro Modgen_Counter "counter_dn_sload_aset_clock_cnt_en_0_9" inferred for node "ack_i_cnt".
# Info: [44838]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/mem_ctrl_wr_wbm.vhd", line 595: Macro Modgen_Counter "counter_up_sclear_aclear_clock_cnt_en_0_19" inferred for node "wr_cnt".
# Info: [44508]: Module work.mem_ctrl_wr(rtl_mem_ctrl_wr){generic map (reset_polarity_g => 0 mode_g => 0 message_g => 1 img_hor_pixels_g => 640 img_ver_lines_g => 480)}: Compiling...
# Info: [44508]: Module work.mem_mng_arbiter(rtl_mem_mng_arbiter){generic map (reset_polarity_g => 0)}: Compiling...
# Info: [44508]: Module work.altera_16to8_dc_ram(SYN): Compiling...
# Info: [44508]: Module work.mem_ctrl_rd_wbs(rtl_mem_ctrl_rd_wbs){generic map (reset_polarity_g => 0)}: Compiling...
# Info: [44838]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/mem_ctrl_rd_wbs.vhd", line 307: Macro Modgen_Counter "counter_up_sclear_aclear_clock_clk_en_cnt_en_0_10" inferred for node "ram_expect_adr".
# Info: [44508]: Module work.mem_ctrl_rd_wbm(rtl_mem_ctrl_rd_wbm){generic map (reset_polarity_g => 0 mode_g => 0 img_hor_pixels_g => 640 img_ver_lines_g => 480)}: Compiling...
# Info: [44838]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/mem_ctrl_rd_wbm.vhd", line 417: Macro Modgen_Counter "counter_dn_sload_aclear_clock_cnt_en_0_19" inferred for node "rd_cnt_i".
# Info: [44838]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/mem_ctrl_rd_wbm.vhd", line 528: Macro Modgen_Counter "counter_up_sload_sclear_aclear_clock_0_4" inferred for node "ram_delay_cnt".
# Info: [44838]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/mem_ctrl_rd_wbm.vhd", line 630: Macro Selcounter "selcounter_13_13_13_0_1_flatten" inferred for node "release_arb_cnt".
# Info: [44508]: Module work.mem_ctrl_rd(rtl_mem_ctrl_rd){generic map (reset_polarity_g => 0 mode_g => 0 img_hor_pixels_g => 640 img_ver_lines_g => 480)}: Compiling...
# Info: [44508]: Module work.gen_reg(rtl_gen_reg){generic map (reset_polarity_g => 0 width_g => 8 addr_en_g => true addr_val_g => 13 addr_width_g => 4 read_en_g => true write_en_g => true clear_on_read_g => false ...)}: Compiling...
# Info: [44508]: Module work.wbs_reg(rtl_wbs_reg){generic map (reset_polarity_g => 0 width_g => 8 addr_width_g => 4)}: Compiling...
# Info: [44508]: Module work.gen_reg(rtl_gen_reg){generic map (reset_polarity_g => 0 width_g => 8 addr_en_g => true addr_val_g => 4 addr_width_g => 4 read_en_g => true write_en_g => true clear_on_read_g => false ...)}: Compiling...
# Info: [44508]: Module work.gen_reg(rtl_gen_reg){generic map (reset_polarity_g => 0 width_g => 8 addr_en_g => true addr_val_g => 3 addr_width_g => 4 read_en_g => true write_en_g => true clear_on_read_g => false ...)}: Compiling...
# Info: [44508]: Module work.gen_reg(rtl_gen_reg){generic map (reset_polarity_g => 0 width_g => 8 addr_en_g => true addr_val_g => 2 addr_width_g => 4 read_en_g => true write_en_g => true clear_on_read_g => false ...)}: Compiling...
# Info: [44508]: Module work.mem_mng_top(rtl_mem_mng_top){generic map (reset_polarity_g => 0 mode_g => 0 message_g => 1 img_hor_pixels_g => 640 img_ver_lines_g => 480)}: Compiling...
# Info: [44508]: Module work.pixel_mng(rtl_pixel_mng){generic map (reset_polarity_g => 0 vsync_polarity_g => 1 screen_hor_pix_g => 800 hor_pixels_g => 640 ver_lines_g => 480 req_lines_g => 1)}: Compiling...
# Info: [44838]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/pixel_mng.vhd", line 338: Macro Modgen_Counter "counter_up_sclear_aclear_clock_clk_en_cnt_en_0_11" inferred for node "ack_err_cnt".
# Info: [44838]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/pixel_mng.vhd", line 378: Macro Modgen_Counter "counter_up_sclear_aclear_clock_cnt_en_0_19" inferred for node "pix_cnt".
# Info: [44838]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/pixel_mng.vhd", line 418: Macro Modgen_Counter "counter_up_sclear_aclear_clock_clk_en_cnt_en_0_10" inferred for node "rd_adr".
# Info: [44508]: Module work.SG_WBM_IF(rtl_SG_WBM_IF){generic map (read_length_g => 32)}: Compiling...
# Warning: [45702]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/SG_WBM_IF.vhd", line 161: Initial value for cnt[31:0] is ignored for synthesis. To allow initial value for synthesis, please set the attribute "allow_init_val" in HDL or enable the global support for initial value synthesis through "compile_initial_values" switch.
# Info: [44812]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/SG_WBM_IF.vhd", line 160: Sharing register wbm_tgc_o with wbm_we_o
# Info: [44838]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/SG_WBM_IF.vhd", line 399: Macro Modgen_Counter "counter_up_sclear_aclear_clock_cnt_en_0_11" inferred for node "ack_cnt".
# Info: [44508]: Module work.DCFIFO_DFFPIPE(behavior){generic map (lpm_delay => 0 lpm_width => 13)}: Compiling...
# Info: [44508]: Module work.DCFIFO_MIXED_WIDTHS(behavior){generic map (lpm_width => 8 lpm_widthu => 13 lpm_width_r => 8 lpm_widthu_r => 13 lpm_numwords => 8192 delay_rdusedw => 1 delay_wrusedw => 1 rdsync_delaypipe => 5 ...)}: Compiling...
# Info: [44508]: Module work.DCFIFO(behavior){generic map (lpm_width => 8 lpm_widthu => 13 lpm_numwords => 8192 delay_rdusedw => 1 delay_wrusedw => 1 rdsync_delaypipe => 5 wrsync_delaypipe => 5 ...)}: Compiling...
# Info: [44508]: Module work.dc_fifo(SYN): Compiling...
# Info: [44508]: Module work.general_fifo(arc_general_fifo){generic map (reset_polarity_g => 0 width_g => 8 depth_g => 4864 log_depth_g => 13 almost_full_g => 8 almost_empty_g => 1)}: Compiling...
# Info: [44838]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/general_fifo.vhd", line 149: Macro Selcounter "selcounter_13_13_13_0_1_flatten" inferred for node "read_addr_dup".
# Info: [44838]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/general_fifo.vhd", line 211: Macro Modgen_Counter "counter_up_sclear_aclear_clock_cnt_en_0_13" inferred for node "write_addr".
# Info: [44838]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/general_fifo.vhd", line 220: Macro Modgen_Counter "counter_up_sclear_aclear_clock_cnt_en_0_13" inferred for node "read_addr".
# Info: [44508]: Module work.vesa_gen_ctrl(rtl_vesa_gen_ctrl){generic map (reset_polarity_g => 0 hsync_polarity_g => 1 vsync_polarity_g => 1 blank_polarity_g => 0 red_default_color_g => 0 green_default_color_g => 0 ...)}: Compiling...
# Info: [45308]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/vesa_gen_ctrl.vhd", line 348: The comparison operator has been optimized to constant 1.
# Info: [45308]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/vesa_gen_ctrl.vhd", line 349: The comparison operator has been optimized to constant 1.
# Info: [44838]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/vesa_gen_ctrl.vhd", line 212: Macro Selcounter "selcounter_10_10_10_0_1_flatten" inferred for node "vcnt".
# Info: [44838]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/vesa_gen_ctrl.vhd", line 216: Macro Selcounter "selcounter_11_11_11_0_1_flatten" inferred for node "hcnt".
# Info: [44508]: Module work.synthetic_frame_generator(rtl_synthetic_frame_generator){generic map (reset_polarity_g => 0 hsync_polarity_g => 1 vsync_polarity_g => 1 change_frame_clk_g => 120000000 hor_pres_pixels_g => 640 ...)}: Compiling...
# Info: [44812]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/synthetic_frame_generator.vhd", line 105: Sharing register frame_state_fsm[1] (Encoded FSM State Variable for frame_state) with left_frame[4]
# Info: [44812]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/synthetic_frame_generator.vhd", line 105: Sharing register frame_state_fsm[1] (Encoded FSM State Variable for frame_state) with left_frame[6]
# Info: [44812]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/synthetic_frame_generator.vhd", line 105: Sharing register left_frame[5] with left_frame[7]
# Info: [44812]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/synthetic_frame_generator.vhd", line 105: Sharing register frame_state_fsm[1] (Encoded FSM State Variable for frame_state) with upper_frame[2]
# Info: [44812]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/synthetic_frame_generator.vhd", line 105: Sharing register upper_frame[3] with upper_frame[4]
# Info: [44812]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/synthetic_frame_generator.vhd", line 105: Sharing register upper_frame[3] with upper_frame[5]
# Info: [44812]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/synthetic_frame_generator.vhd", line 105: Sharing register frame_state_fsm[1] (Encoded FSM State Variable for frame_state) with right_frame[4]
# Info: [44812]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/synthetic_frame_generator.vhd", line 105: Sharing register frame_state_fsm[1] (Encoded FSM State Variable for frame_state) with right_frame[6]
# Info: [44812]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/synthetic_frame_generator.vhd", line 105: Sharing register right_frame[5] with right_frame[7]
# Info: [44812]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/synthetic_frame_generator.vhd", line 105: Sharing register frame_state_fsm[1] (Encoded FSM State Variable for frame_state) with lower_frame[2]
# Info: [44812]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/synthetic_frame_generator.vhd", line 105: Sharing register lower_frame[3] with lower_frame[4]
# Info: [44812]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/synthetic_frame_generator.vhd", line 105: Sharing register lower_frame[3] with lower_frame[5]
# Info: [44838]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/synthetic_frame_generator.vhd", line 93: Macro Modgen_Counter "counter_up_sclear_aclear_clock_0_27" inferred for node "frame_cnt".
# Info: [44838]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/synthetic_frame_generator.vhd", line 179: Macro Modgen_Counter "counter_up_sclear_aclear_clock_cnt_en_0_9" inferred for node "vcnt".
# Info: [44838]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/synthetic_frame_generator.vhd", line 189: Macro Modgen_Counter "counter_up_sclear_aclear_clock_cnt_en_0_10" inferred for node "hcnt".
# Info: [44508]: Module work.gen_reg(rtl_gen_reg){generic map (reset_polarity_g => 0 width_g => 8 addr_en_g => true addr_val_g => 14 addr_width_g => 10 read_en_g => true write_en_g => true clear_on_read_g => false ...)}: Compiling...
# Info: [44508]: Module work.gen_reg(rtl_gen_reg){generic map (reset_polarity_g => 0 width_g => 8 addr_en_g => true addr_val_g => 7 addr_width_g => 10 read_en_g => true write_en_g => true clear_on_read_g => false ...)}: Compiling...
# Info: [44508]: Module work.gen_reg(rtl_gen_reg){generic map (reset_polarity_g => 0 width_g => 8 addr_en_g => true addr_val_g => 8 addr_width_g => 10 read_en_g => true write_en_g => true clear_on_read_g => false ...)}: Compiling...
# Info: [44508]: Module work.gen_reg(rtl_gen_reg){generic map (reset_polarity_g => 0 width_g => 8 addr_en_g => true addr_val_g => 16 addr_width_g => 10 read_en_g => true write_en_g => true clear_on_read_g => false ...)}: Compiling...
# Info: [44508]: Module work.gen_reg(rtl_gen_reg){generic map (reset_polarity_g => 0 width_g => 8 addr_en_g => true addr_val_g => 1 addr_width_g => 10 read_en_g => true write_en_g => true clear_on_read_g => false ...)}: Compiling...
# Info: [44508]: Module work.wbs_reg(rtl_wbs_reg){generic map (reset_polarity_g => 0 width_g => 8 addr_width_g => 10)}: Compiling...
# Info: [44508]: Module work.opcode_unite(opcode_unite_rtl): Compiling...
# Info: [44508]: Module work.general_fifo(arc_general_fifo){generic map (reset_polarity_g => 0 width_g => 24 depth_g => 400 log_depth_g => 9 almost_full_g => 8 almost_empty_g => 1)}: Compiling...
# Info: [44838]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/general_fifo.vhd", line 149: Macro Selcounter "selcounter_9_9_9_0_1_flatten" inferred for node "read_addr_dup".
# Info: [44838]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/general_fifo.vhd", line 211: Macro Modgen_Counter "counter_up_sclear_aclear_clock_cnt_en_0_9" inferred for node "write_addr".
# Info: [44838]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/general_fifo.vhd", line 220: Macro Modgen_Counter "counter_up_sclear_aclear_clock_cnt_en_0_9" inferred for node "read_addr".
# Info: [44508]: Module work.opcode_store(opcode_store_rtl): Compiling...
# Info: [44838]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/opcode_store.vhd", line 218: Macro Modgen_Counter "counter_up_sclear_aclear_clock_clk_en_0_10" inferred for node "counter".
# Info: [44508]: Module work.RAM_300(RAM_300_rtl): Compiling...
# Info: [44508]: Module work.manager(manager_rtl){generic map (sym_row_g => 15 sym_col_g => 20 inside_row_g => 32 sdram_burst_g => 16 hor_active_pixels_g => 640 ver_active_lines_g => 480 hor_left_border_g => 0 ...)}: Compiling...
# Warning: [45702]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/manager.vhd", line 118: Initial value for req_in_trg_counter[31:0] is ignored for synthesis. To allow initial value for synthesis, please set the attribute "allow_init_val" in HDL or enable the global support for initial value synthesis through "compile_initial_values" switch.
# Info: [44838]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/manager.vhd", line 196: Macro Modgen_Counter "counter_up_sload_aclear_clock_cnt_en_0_10" inferred for node "req_cnt".
# Info: [44838]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/manager.vhd", line 365: Macro Modgen_Counter "counter_up_sclear_aclear_clock_cnt_en_0_8" inferred for node "sdram_wait_counter_tmp".
# Info: [44838]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/manager.vhd", line 371: Macro Modgen_Counter "counter_up_sclear_aclear_clock_cnt_en_0_8" inferred for node "sdram_wait_counter".
# Info: [44838]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/manager.vhd", line 403: Macro Modgen_Counter "counter_up_sload_sclear_aclear_clock_cnt_en_0_5" inferred for node "sym_col".
# Info: [44838]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/manager.vhd", line 414: Macro Modgen_Counter "counter_up_sload_sclear_aclear_clock_clk_en_0_6" inferred for node "inside_row".
# Info: [44838]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/manager.vhd", line 415: Macro Modgen_Counter "counter_up_sclear_aclear_clock_cnt_en_0_11" inferred for node "row_count".
# Info: [44838]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/manager.vhd", line 418: Macro Modgen_Counter "counter_up_sload_sclear_aclear_clock_clk_en_0_4" inferred for node "sym_row".
# Info: [44508]: Module work.general_fifo(arc_general_fifo){generic map (reset_polarity_g => 0 width_g => 8 depth_g => 640 log_depth_g => 10 almost_full_g => 8 almost_empty_g => 1)}: Compiling...
# Info: [44838]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/general_fifo.vhd", line 149: Macro Selcounter "selcounter_10_10_10_0_1_flatten" inferred for node "read_addr_dup".
# Info: [44838]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/general_fifo.vhd", line 211: Macro Modgen_Counter "counter_up_sclear_aclear_clock_cnt_en_0_10" inferred for node "write_addr".
# Info: [44838]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/general_fifo.vhd", line 220: Macro Modgen_Counter "counter_up_sclear_aclear_clock_cnt_en_0_10" inferred for node "read_addr".
# Info: [44508]: Module work.mux2(mux2_rtl){generic map (width_g => 8)}: Compiling...
# Info: [44508]: Module work.x_y_location(x_y_location_rtl){generic map (hor_width_g => 5 ver_width_g => 4 reset_polarity_g => 0 hor_max_value_g => 19 ver_max_value_g => 14)}: Compiling...
# Info: [44508]: Module work.update_upon_vsync(update_upon_vsync_rtl){generic map (hor_width_g => 5 ver_width_g => 4 reset_polarity_g => 0)}: Compiling...
# Info: [44508]: Module work.x_y_location_top(x_y_location_top_rtl){generic map (hor_width_g => 5 ver_width_g => 4 reset_polarity_g => 0 hor_max_value_g => 19 ver_max_value_g => 14)}: Compiling...
# Info: [44508]: Module work.debouncer(debouncer_rtl){generic map (max_value_g => 50000000 reset_polarity_g => 0)}: Compiling...
# Info: [44838]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/debouncer.vhd", line 59: Macro Modgen_Counter "counter_up_sclear_aclear_clock_0_26" inferred for node "int_count".
# Info: [44508]: Module work.navigator(navigator_rtl){generic map (hor_width_g => 5 ver_width_g => 4 reset_polarity_g => 0 hor_max_value_g => 19 ver_max_value_g => 14 max_value_g => 50000000)}: Compiling...
# Info: [44508]: Module work.Symbol_Generator_Top(rtl_Symbol_Generator_Top){generic map (hor_active_pixels_g => 640 ver_active_lines_g => 480 hor_left_border_g => 0 hor_right_border_g => 0 hor_back_porch_g => 48 ...)}: Compiling...
# Info: [44508]: Module work.disp_ctrl_top(rtl_disp_ctrl_top){generic map (reset_polarity_g => 0 hsync_polarity_g => 1 vsync_polarity_g => 1 blank_polarity_g => 0 red_default_color_g => 0 green_default_color_g => 0 ...)}: Compiling...
# Info: [44812]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/disp_ctrl_top.vhd", line 1319: Sharing register left_frame_rg_d1[4] with left_frame_rg_d1[6]
# Info: [44812]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/disp_ctrl_top.vhd", line 1319: Sharing register left_frame_rg_d1[6] with right_frame_rg_d1[4]
# Info: [44812]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/disp_ctrl_top.vhd", line 1319: Sharing register right_frame_rg_d1[4] with right_frame_rg_d1[6]
# Info: [44812]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/disp_ctrl_top.vhd", line 1319: Sharing register left_frame_rg_d2[4] with left_frame_rg_d2[6]
# Info: [44812]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/disp_ctrl_top.vhd", line 1319: Sharing register left_frame_rg_d2[4] with right_frame_rg_d2[4]
# Info: [44812]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/disp_ctrl_top.vhd", line 1319: Sharing register left_frame_rg_d2[4] with right_frame_rg_d2[6]
# Info: [44838]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/disp_ctrl_top.vhd", line 1356: Macro Add_Sub "M_RTLSIM_ADD_SUB_10" inferred for node "op_cnt".
# Info: [44508]: Module work.sdram_controller(rtl_sdram_controller){generic map (reset_polarity_g => 0)}: Compiling...
# Info: [44812]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/sdram_controller.vhd", line 640: Sharing register dram_ldqm with dram_udqm
# Info: [44838]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/sdram_controller.vhd", line 235: Macro Modgen_Counter "counter_dn_sload_aclear_clock_cnt_en_0_15" inferred for node "wait_200us_cntr".
# Info: [44838]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/sdram_controller.vhd", line 245: Macro Modgen_Counter "counter_dn_sload_aclear_clock_cnt_en_0_12" inferred for node "rfsh_int_cntr".
# Info: [44838]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/sdram_controller.vhd", line 252: Macro Modgen_Counter "counter_dn_sload_aclear_clock_cnt_en_0_4" inferred for node "tRC_cntr".
# Info: [44838]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/sdram_controller.vhd", line 328: Macro Modgen_Counter "counter_up_aclear_clock_cnt_en_0_4" inferred for node "init_pre_cntr".
# Info: [44508]: Module work.uart_rx(arc_uart_rx){generic map (parity_en_g => 0 parity_odd_g => false uart_idle_g => 1 baudrate_g => 115200 clkrate_g => 100000000 databits_g => 8 reset_polarity_g => 0)}: Compiling...
# Info: [45308]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/uart_rx.vhd", line 190: The comparison operator has been optimized to constant 1.
# Info: [44508]: Module work.mp_dec(rtl_mp_dec){generic map (reset_polarity_g => 0 len_dec1_g => true sof_d_g => 1 type_d_g => 1 addr_d_g => 2 len_d_g => 2 crc_d_g => 1 eof_d_g => 1 sof_val_g => 100 eof_val_g => 200 width_g => 8)}: Compiling...
# Info: [44812]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/mp_dec.vhd", line 326: Sharing register eof_blk[7] with eof_blk[6]
# Info: [44812]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/mp_dec.vhd", line 326: Sharing register eof_blk[7] with eof_blk[3]
# Info: [44838]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/mp_dec.vhd", line 367: Macro Modgen_Counter "counter_up_sclear_aclear_clock_cnt_en_0_16" inferred for node "w_addr".
# Info: [44508]: Module work.ram_simple(arc_ram_simple){generic map (reset_polarity_g => 0 width_in_g => 8 addr_bits_g => 10)}: Compiling...
# Info: [44508]: Module work.checksum_calc(arc_checksum_calc){generic map (reset_polarity_g => 0 signed_checksum_g => false checksum_init_val_g => 0 checksum_out_width_g => 8 data_width_g => 8)}: Compiling...
# Info: [44508]: Module work.rx_path(rtl_rx_path){generic map (reset_polarity_g => 0 len_dec1_g => true sof_d_g => 1 type_d_g => 1 addr_d_g => 2 len_d_g => 2 crc_d_g => 1 eof_d_g => 1 sof_val_g => 100 eof_val_g => 200 ...)}: Compiling...
# Info: [44838]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/rx_path.vhd", line 606: Macro Selcounter "selcounter_11_11_11_0_1_flatten" inferred for node "ack_i_cnt".
# Info: [44508]: Module work.uart_tx(arc_uart_tx){generic map (parity_en_g => 1 parity_odd_g => false uart_idle_g => 1 baudrate_g => 115200 clkrate_g => 100000000 databits_g => 8 reset_polarity_g => 0)}: Compiling...
# Info: [44838]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/uart_tx.vhd", line 99: Macro Selcounter "selcounter_10_10_10_0_1_flatten" inferred for node "sample_cnt".
# Info: [44838]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/uart_tx.vhd", line 153: Macro Modgen_Counter "counter_up_sclear_aclear_clock_clk_en_0_4" inferred for node "pos_cnt".
# Info: [44508]: Module work.mp_enc(rtl_mp_enc){generic map (reset_polarity_g => 0 len_dec1_g => true sof_d_g => 1 type_d_g => 1 addr_d_g => 1 len_d_g => 2 crc_d_g => 1 eof_d_g => 1 sof_val_g => 100 eof_val_g => 200 width_g => 8)}: Compiling...
# Info: [44812]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/mp_enc.vhd", line 172: Sharing register sof_blk[2] with eof_blk[3]
# Info: [44812]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/mp_enc.vhd", line 172: Sharing register sof_blk[2] with sof_blk[5]
# Info: [44812]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/mp_enc.vhd", line 172: Sharing register sof_blk[2] with sof_blk[6]
# Info: [44812]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/mp_enc.vhd", line 172: Sharing register sof_blk[2] with eof_blk[6]
# Info: [44812]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/mp_enc.vhd", line 172: Sharing register sof_blk[2] with eof_blk[7]
# Info: [44508]: Module work.general_fifo(arc_general_fifo){generic map (reset_polarity_g => 0 width_g => 8 depth_g => 9 log_depth_g => 4 almost_full_g => 8 almost_empty_g => 1)}: Compiling...
# Info: [44838]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/general_fifo.vhd", line 149: Macro Selcounter "selcounter_4_4_4_0_1_flatten" inferred for node "read_addr_dup".
# Info: [44838]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/general_fifo.vhd", line 211: Macro Modgen_Counter "counter_up_sclear_aclear_clock_cnt_en_0_4" inferred for node "write_addr".
# Info: [44838]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/general_fifo.vhd", line 220: Macro Modgen_Counter "counter_up_sclear_aclear_clock_cnt_en_0_4" inferred for node "read_addr".
# Info: [44508]: Module work.gen_reg(rtl_gen_reg){generic map (reset_polarity_g => 0 width_g => 8 addr_en_g => true addr_val_g => 15 addr_width_g => 4 read_en_g => true write_en_g => true clear_on_read_g => false ...)}: Compiling...
# Info: [45308]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/gen_reg.vhd", line 118: The comparison operator has been optimized to constant 1.
# Info: [44508]: Module work.gen_reg(rtl_gen_reg){generic map (reset_polarity_g => 0 width_g => 8 addr_en_g => true addr_val_g => 11 addr_width_g => 4 read_en_g => true write_en_g => true clear_on_read_g => false ...)}: Compiling...
# Info: [44508]: Module work.gen_reg(rtl_gen_reg){generic map (reset_polarity_g => 0 width_g => 8 addr_en_g => true addr_val_g => 12 addr_width_g => 4 read_en_g => true write_en_g => true clear_on_read_g => true ...)}: Compiling...
# Info: [44508]: Module work.tx_path_wbm(rtl_tx_path_wbm){generic map (reset_polarity_g => 0 data_width_g => 8 addr_width_g => 10)}: Compiling...
# Info: [44838]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/tx_path_wbm.vhd", line 190: Macro Modgen_Counter "counter_up_sload_sclear_aclear_clock_clk_en_cnt_en_0_10" inferred for node "cur_rd_addr".
# Info: [44838]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/tx_path_wbm.vhd", line 191: Macro Modgen_Counter "counter_up_sclear_aclear_clock_clk_en_cnt_en_0_10" inferred for node "ram_in_addr_i".
# Info: [44838]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/tx_path_wbm.vhd", line 244: Macro Add_Sub "M_RTLSIM_ADD_3_11" inferred for node "ack_i_cnt".
# Info: [44508]: Module work.gen_reg(rtl_gen_reg){generic map (reset_polarity_g => 0 width_g => 8 addr_en_g => true addr_val_g => 1E1 addr_width_g => 4 read_en_g => true write_en_g => true clear_on_read_g => false ...)}: Compiling...
# Info: [44508]: Module work.gen_reg(rtl_gen_reg){generic map (reset_polarity_g => 0 width_g => 8 addr_en_g => true addr_val_g => 9 addr_width_g => 4 read_en_g => true write_en_g => true clear_on_read_g => false ...)}: Compiling...
# Info: [44508]: Module work.tx_path(arc_tx_path){generic map (reset_polarity_g => 0 len_dec1_g => true sof_d_g => 1 type_d_g => 1 addr_d_g => 1 len_d_g => 2 crc_d_g => 1 eof_d_g => 1 sof_val_g => 100 eof_val_g => 200 ...)}: Compiling...
# Info: [44508]: Module work.led(led_rtl){generic map (reset_polarity_g => 0 timer_freq_g => 1 clk_freq_g => 100000000)}: Compiling...
# Info: [44838]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/led.vhd", line 72: Macro Modgen_Counter "counter_up_sclear_aclear_clock_0_27" inferred for node "timer_counter".
# Info: [44508]: Module work.mds_top(rtl_mds_top){generic map (sys_clk_g => 100000000 baudrate_g => 115200)}: Compiling...
# Info: [44508]: Module work.hexss(arc_hexss): Compiling...
# Info: [44523]: Root Module work.top_synthesis(top_synthesis_rtl){generic map (sys_clk_g => 100000000 baudrate_g => 115200 reset_polarity_g => 0)}: Compiling...
# Info: [45193]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/altera_mf.vhd", line 14456: Net fbin is unused after optimization
# Info: [45193]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/altera_mf.vhd", line 14459: Net areset is unused after optimization
# Info: [45193]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/altera_mf.vhd", line 14462: Net extclkena[3:0] is unused after optimization
# Warning: [45735]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/altera_mf.vhd", line 14486: Net sclkout0 has no drivers after Optimization. Connecting it to a disabled tristate
# Warning: [45735]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/altera_mf.vhd", line 14487: Net sclkout1 has no drivers after Optimization. Connecting it to a disabled tristate
# Warning: [45735]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/altera_mf.vhd", line 14489: Net vcooverrange has no drivers after Optimization. Connecting it to a disabled tristate
# Warning: [45735]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/altera_mf.vhd", line 14490: Net vcounderrange has no drivers after Optimization. Connecting it to a disabled tristate
# Warning: [45735]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/altera_mf.vhd", line 14491: Net fbout has no drivers after Optimization. Connecting it to a disabled tristate
# Info: [45309]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/intercon.vhd", line 165: Optimizing state bit(s) wbs_gnt to constant 0
# Info: [45309]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/mem_ctrl_wr.vhd", line 353: Optimizing state bit(s) type_reg_wbm_d2[0] to constant 0
# Info: [45309]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/SG_WBM_IF.vhd", line 160: Optimizing state bit(s) wbm_tga_o[9:6] to constant 0
# Info: [45309]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/SG_WBM_IF.vhd", line 160: Optimizing state bit(s) wbm_tga_o[4:2] to constant 0
# Info: [45309]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/SG_WBM_IF.vhd", line 160: Optimizing state bit(s) wbm_tga_o[0] to constant 0
# Info: [45309]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/synthetic_frame_generator.vhd", line 105: Optimizing state bit(s) left_frame[9:8] to constant 0
# Info: [45309]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/synthetic_frame_generator.vhd", line 105: Optimizing state bit(s) left_frame[3:0] to constant 0
# Info: [45309]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/synthetic_frame_generator.vhd", line 105: Optimizing state bit(s) upper_frame[9:7] to constant 0
# Info: [45309]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/synthetic_frame_generator.vhd", line 105: Optimizing state bit(s) upper_frame[1:0] to constant 0
# Info: [45309]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/synthetic_frame_generator.vhd", line 105: Optimizing state bit(s) right_frame[9:8] to constant 0
# Info: [45309]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/synthetic_frame_generator.vhd", line 105: Optimizing state bit(s) right_frame[3:0] to constant 0
# Info: [45309]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/synthetic_frame_generator.vhd", line 105: Optimizing state bit(s) lower_frame[9:7] to constant 0
# Info: [45309]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/synthetic_frame_generator.vhd", line 105: Optimizing state bit(s) lower_frame[1:0] to constant 0
# Info: [45193]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/gen_reg.vhd", line 53: Net addr[1:0] is unused after optimization
# Info: [45193]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/opcode_store.vhd", line 37: Net op_cnt[9:0] is unused after optimization
# Info: [45307]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/manager.vhd", line 452: The driving logic for the net ram_addr_rd[8:0] has been moved across hierarchy due to cross-hierarchy optimization
# Info: [45309]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/manager.vhd", line 452: Optimizing state bit(s) sdram_addr_rd[23:22] to constant 0
# Info: [45309]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/manager.vhd", line 452: Optimizing state bit(s) sdram_addr_rd[3:0] to constant 0
# Info: [45309]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/disp_ctrl_top.vhd", line 1319: Optimizing state bit(s) left_frame_rg_d1[9:7] to constant 0
# Info: [45309]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/disp_ctrl_top.vhd", line 1319: Optimizing state bit(s) left_frame_rg_d1[5] to constant 0
# Info: [45309]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/disp_ctrl_top.vhd", line 1319: Optimizing state bit(s) left_frame_rg_d1[3:0] to constant 0
# Info: [45309]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/disp_ctrl_top.vhd", line 1319: Optimizing state bit(s) right_frame_rg_d2[9:7] to constant 0
# Info: [45309]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/disp_ctrl_top.vhd", line 1319: Optimizing state bit(s) right_frame_rg_d2[5] to constant 0
# Info: [45309]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/disp_ctrl_top.vhd", line 1319: Optimizing state bit(s) right_frame_rg_d2[3:0] to constant 0
# Info: [45309]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/disp_ctrl_top.vhd", line 1319: Optimizing state bit(s) upper_frame_rg_d1[9:8] to constant 0
# Info: [45309]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/disp_ctrl_top.vhd", line 1319: Optimizing state bit(s) right_frame_rg_d1[9:7] to constant 0
# Info: [45309]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/disp_ctrl_top.vhd", line 1319: Optimizing state bit(s) right_frame_rg_d1[5] to constant 0
# Info: [45309]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/disp_ctrl_top.vhd", line 1319: Optimizing state bit(s) right_frame_rg_d1[3:0] to constant 0
# Info: [45309]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/disp_ctrl_top.vhd", line 1319: Optimizing state bit(s) lower_frame_rg_d1[9:8] to constant 0
# Info: [45309]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/disp_ctrl_top.vhd", line 1319: Optimizing state bit(s) left_frame_rg_d2[9:7] to constant 0
# Info: [45309]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/disp_ctrl_top.vhd", line 1319: Optimizing state bit(s) left_frame_rg_d2[5] to constant 0
# Info: [45309]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/disp_ctrl_top.vhd", line 1319: Optimizing state bit(s) left_frame_rg_d2[3:0] to constant 0
# Info: [45309]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/disp_ctrl_top.vhd", line 1319: Optimizing state bit(s) upper_frame_rg_d2[9:8] to constant 0
# Info: [45309]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/disp_ctrl_top.vhd", line 1319: Optimizing state bit(s) lower_frame_rg_d2[9:8] to constant 0
# Info: [45309]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/uart_rx.vhd", line 117: Optimizing state bit(s) parity_err to constant 0
# Info: [45309]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/mp_dec.vhd", line 326: Optimizing state bit(s) eof_blk[5:4] to constant 0
# Info: [45309]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/mp_dec.vhd", line 326: Optimizing state bit(s) eof_blk[2:0] to constant 0
# Info: [45309]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/mp_enc.vhd", line 172: Optimizing state bit(s) eof_blk[5:4] to constant 0
# Info: [45309]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/mp_enc.vhd", line 172: Optimizing state bit(s) eof_blk[2:0] to constant 0
# Info: [45307]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/mp_enc.vhd", line 158: The driving logic for the net read_addr[9:0] has been moved across hierarchy due to cross-hierarchy optimization
# Info: [45309]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/mp_enc.vhd", line 172: Optimizing state bit(s) sof_blk[7] to constant 0
# Info: [45309]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/mp_enc.vhd", line 172: Optimizing state bit(s) sof_blk[4:3] to constant 0
# Info: [45309]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/mp_enc.vhd", line 172: Optimizing state bit(s) sof_blk[1:0] to constant 0
# Info: [45307]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/ram_simple.vhd", line 96: The driving logic for the net data_out[7:0] has been moved across hierarchy due to cross-hierarchy optimization
# Info: [45193]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/gen_reg.vhd", line 62: Net rd_en is unused after optimization
# Info: [44846]: Rebalanced Expression Tree...
# Error: [47002]: RTLCompiler error... aborting compilation.
# Info: [44513]: Overall running time for compilation: 2 min. and 19.0 secs.
# Error: [46259]: Design compilation failed, unsupported or non-rtl constructs detected in the following modules :
# Info: [40000]: work.MF_stratixii_pll(vital_pll){generic map (operation_mode((1 to 6)) => 'n', 'o', 'r', 'm', 'a', 'l' pll_type((1 to 4)) => 'a', 'u', 't', 'o' compensate_clock((1 to 4)) => 'c', 'l', 'k', '0' ...)}
# Info: [40000]: work.altsyncram(translated){generic map (width_a => 8 widthad_a => 10 numwords_a => 1024 outdata_reg_a((1 to 12)) => "UNREGISTERED" address_aclr_a((1 to 4)) => "NONE" outdata_aclr_a((1 to 4)) => "NONE" ...)}
# Info: [40000]: work.altsyncram(translated){generic map (width_a => 16 widthad_a => 9 numwords_a => 512 outdata_reg_a((1 to 12)) => "UNREGISTERED" address_aclr_a((1 to 4)) => "NONE" outdata_aclr_a((1 to 4)) => "NONE" ...)}
# Info: [40000]: work.DCFIFO_DFFPIPE(behavior){generic map (lpm_delay => 1 lpm_width => 13)}
# Info: [40000]: work.DCFIFO_DFFPIPE(behavior){generic map (lpm_delay => 5 lpm_width => 13)}
# Info: [40000]: work.DCFIFO_FEFIFO(behavior){generic map (lpm_widthad => 13 lpm_numwords => 8192 underflow_checking((1 to 3)) => "OFF" overflow_checking((1 to 3)) => "OFF" lpm_mode((1 to 5)) => "WRITE")}
# Info: [40000]: work.DCFIFO_FEFIFO(behavior){generic map (lpm_widthad => 13 lpm_numwords => 8192 underflow_checking((1 to 3)) => "OFF" overflow_checking((1 to 3)) => "OFF" lpm_mode((1 to 4)) => "READ")}
# Info: [40000]: work.DCFIFO_ASYNC(behavior){generic map (lpm_width => 8 lpm_widthu => 13 lpm_numwords => 8192 delay_rdusedw => 1 delay_wrusedw => 1 rdsync_delaypipe => 5 wrsync_delaypipe => 5 ...)}
# Info: [40000]: work.DCFIFO_DFFPIPE(behavior){generic map (lpm_delay => 1 lpm_width => 14)}
# Info: [40000]: work.DCFIFO_SYNC(behavior){generic map (lpm_width => 8 lpm_widthu => 13 lpm_numwords => 8192 intended_device_family((1 to 10)) => "Cyclone II" lpm_showahead((1 to 3)) => "OFF" ...)}
# Info: [40000]: work.DCFIFO_DFFPIPE(behavior){generic map (lpm_delay => 3 lpm_width => 15)}
# Info: [40000]: work.DCFIFO_DFFPIPE(behavior){generic map (lpm_delay => 1 lpm_width => 15)}
# Info: [40000]: work.DCFIFO_LOW_LATENCY(behavior){generic map (lpm_width => 8 lpm_widthu => 13 lpm_width_r => 8 lpm_widthu_r => 13 lpm_numwords => 8192 delay_rdusedw => 1 delay_wrusedw => 1 rdsync_delaypipe => 3 ...)}
# Info: [40000]: Please check the log for details pertaining to unsupported or non-rtl construct(s)
# Error: [671]: Unable to elaborate design work.top_synthesis in vhdl.
compile
# COMMAND: remove_input_file {{P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/altera_mf.vhd}}
remove_input_file {{P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/altera_mf.vhd}}
# COMMAND: compile
# Info: [631]: Loading library initialization file C:/MentorGraphics/PRECIS~1.1_6/Mgc_home/pkgs/psr/userware/yeager_rename.tcl
# Info: [40000]: vhdlorder, Release 2014a.1
# Info: [40000]: Files sorted successfully.
# Info: [40000]: hdl-analyze, Release RTLC-Precision 2014a.1
# Info: [42502]: Analyzing input file "C:\altera\13.0sp1\quartus/eda/sim_lib/altera_mf_components.vhd" ...
# Info: [42502]: Analyzing input file "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/altera_8to16_dc_ram.vhd" ...
# Info: [42502]: Analyzing input file "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/altera_16to8_dc_ram.vhd" ...
# Info: [42502]: Analyzing input file "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/altera_mf_components.vhd" ...
# Info: [42502]: Analyzing input file "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/checksum_calc.vhd" ...
# Info: [42502]: Analyzing input file "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/clk_blk_top.vhd" ...
# Info: [42502]: Analyzing input file "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/clk_reset_model.vhd" ...
# Info: [42502]: Analyzing input file "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/dc_fifo.vhd" ...
# Info: [42502]: Analyzing input file "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/debouncer.vhd" ...
# Info: [42502]: Analyzing input file "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/disp_ctrl_top.vhd" ...
# Info: [42502]: Analyzing input file "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/gen_reg.vhd" ...
# Info: [42502]: Analyzing input file "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/general_fifo.vhd" ...
# Info: [42502]: Analyzing input file "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/global_nets_top.vhd" ...
# Info: [42502]: Analyzing input file "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/Hexss.vhd" ...
# Info: [42502]: Analyzing input file "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/intercon_mux.vhd" ...
# Info: [42502]: Analyzing input file "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/intercon_pkg.vhd" ...
# Info: [42502]: Analyzing input file "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/intercon.vhd" ...
# Info: [42502]: Analyzing input file "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/led.vhd" ...
# Info: [42502]: Analyzing input file "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/manager.vhd" ...
# Info: [42502]: Analyzing input file "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/mds_top.vhd" ...
# Info: [42502]: Analyzing input file "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/mem_ctrl_rd.vhd" ...
# Info: [42502]: Analyzing input file "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/mem_ctrl_rd_wbm.vhd" ...
# Info: [42502]: Analyzing input file "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/mem_ctrl_rd_wbs.vhd" ...
# Info: [42502]: Analyzing input file "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/mem_ctrl_wr.vhd" ...
# Info: [42502]: Analyzing input file "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/mem_ctrl_wr_wbm.vhd" ...
# Info: [42502]: Analyzing input file "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/mem_ctrl_wr_wbs.vhd" ...
# Info: [42502]: Analyzing input file "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/mem_mng_arbiter.vhd" ...
# Info: [42502]: Analyzing input file "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/mem_mng_top.vhd" ...
# Info: [42502]: Analyzing input file "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/mp_dec.vhd" ...
# Info: [42502]: Analyzing input file "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/mp_enc.vhd" ...
# Info: [42502]: Analyzing input file "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/mux2.vhd" ...
# Info: [42502]: Analyzing input file "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/navigator.vhd" ...
# Info: [42502]: Analyzing input file "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/opcode_store.vhd" ...
# Info: [42502]: Analyzing input file "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/opcode_unite.vhd" ...
# Info: [42502]: Analyzing input file "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/pixel_mng.vhd" ...
# Info: [42502]: Analyzing input file "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/pll.vhd" ...
# Info: [42502]: Analyzing input file "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/RAM_300.vhd" ...
# Info: [42502]: Analyzing input file "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/ram_simple.vhd" ...
# Info: [42502]: Analyzing input file "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/reset_blk_top.vhd" ...
# Info: [42502]: Analyzing input file "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/reset_debouncer.vhd" ...
# Info: [42502]: Analyzing input file "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/rx_path.vhd" ...
# Info: [42502]: Analyzing input file "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/sdram_controller.vhd" ...
# Info: [42502]: Analyzing input file "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/SG_WBM_IF.vhd" ...
# Info: [42502]: Analyzing input file "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/Symbol_Generator_Top.vhd" ...
# Info: [42502]: Analyzing input file "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/sync_rst_gen.vhd" ...
# Info: [42502]: Analyzing input file "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/synthetic_frame_generator.vhd" ...
# Info: [42502]: Analyzing input file "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/top_synthesis.vhd" ...
# Info: [42502]: Analyzing input file "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/tx_path.vhd" ...
# Info: [42502]: Analyzing input file "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/tx_path_wbm.vhd" ...
# Info: [42502]: Analyzing input file "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/txt_util.vhd" ...
# Info: [42502]: Analyzing input file "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/sdram_symbol_model.vhd" ...
# Warning: [43535]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/sdram_symbol_model.vhd", line 114: Timeout expression in wait statement is not supported
# Warning: [43512]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/sdram_symbol_model.vhd", line 113: WAIT statement is not permitted inside a FOR-loop statement
# Warning: [43535]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/sdram_symbol_model.vhd", line 133: Timeout expression in wait statement is not supported
# Warning: [43512]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/sdram_symbol_model.vhd", line 128: WAIT statement is not permitted inside a FOR-loop statement
# Info: [42502]: Analyzing input file "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/opcode_parser.vhd" ...
# Warning: [43535]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/opcode_parser.vhd", line 136: Timeout expression in wait statement is not supported
# Info: [42502]: Analyzing input file "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/file_log.vhd" ...
# Info: [42502]: Analyzing input file "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/uart_rx.vhd" ...
# Info: [42502]: Analyzing input file "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/uart_tx.vhd" ...
# Info: [42502]: Analyzing input file "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/update_upon_vsync.vhd" ...
# Info: [42502]: Analyzing input file "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/vesa_gen_ctrl.vhd" ...
# Info: [42502]: Analyzing input file "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/wbs_reg.vhd" ...
# Info: [42502]: Analyzing input file "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/x_y_location.vhd" ...
# Info: [42502]: Analyzing input file "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/x_y_location_top.vhd" ...
# Warning: [15258]: Multiple tops found: clk_reset_model
# Info:      sdram_symbol_model
# Info:      opcode_parser
# Info:      file_log
# Info:      top_synthesis
# Info: [656]: Top module of the design is set to: top_synthesis.
# Info: [654]: Current working directory: P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/project_1_impl_1.
# Info: [40000]: RTLC-Driver, Release RTLC-Precision 2014a.1
# Info: [40000]: Last compiled on Feb 11 2014 11:52:17
# Info: [44512]: Initializing...
# Info: [44504]: Partitioning design ....
# Info: [40000]: RTLCompiler, Release RTLC-Precision 2014a.1
# Info: [40000]: Last compiled on Feb 21 2014 19:34:20
# Info: [44512]: Initializing...
# Info: [44522]: Root Module work.top_synthesis(top_synthesis_rtl){generic map (sys_clk_g => 100000000 baudrate_g => 115200 reset_polarity_g => 0)}: Pre-processing...
# Info: [44506]: Module work.global_nets_top(rtl_global_nets_top){generic map (reset_polarity_g => 0)}: Pre-processing...
# Info: [44506]: Module work.clk_blk_top(rtl_clk_blk_top): Pre-processing...
# Info: [44506]: Module work.pll(SYN): Pre-processing...
# Info: [44506]: Module work.reset_blk_top(rtl_reset_blk_top){generic map (reset_polarity_g => 0)}: Pre-processing...
# Info: [44506]: Module work.reset_debouncer(rtl_reset_debouncer){generic map (reset_polarity_g => 0)}: Pre-processing...
# Info: [44506]: Module work.sync_rst_gen(rtl_sync_rst_gen){generic map (reset_polarity_g => 0)}: Pre-processing...
# Info: [44506]: Module work.mds_top(rtl_mds_top){generic map (sys_clk_g => 100000000 baudrate_g => 115200)}: Pre-processing...
# Info: [44506]: Module work.intercon(intercon_rtl){generic map (reset_polarity_g => 0 num_of_wbm_g => 2 num_of_wbs_g => 3 id((1 to 3)) => "icz" adr_width_g => 10 blen_width_g => 10 data_width_g => 8)}: Pre-processing...
# Info: [44506]: Module work.intercon(intercon_rtl){generic map (reset_polarity_g => 0 num_of_wbm_g => 2 num_of_wbs_g => 1 id((1 to 3)) => "icy" adr_width_g => 10 blen_width_g => 10 data_width_g => 8)}: Pre-processing...
# Info: [44506]: Module work.intercon_mux(intercon_mux_rtl){generic map (adr_width_g => 10 blen_width_g => 10 data_width_g => 8)}: Pre-processing...
# Info: [44506]: Module work.mem_mng_top(rtl_mem_mng_top){generic map (reset_polarity_g => 0 mode_g => 0 message_g => 1 img_hor_pixels_g => 640 img_ver_lines_g => 480)}: Pre-processing...
# Info: [44506]: Module work.mem_ctrl_wr(rtl_mem_ctrl_wr){generic map (reset_polarity_g => 0 mode_g => 0 message_g => 1 img_hor_pixels_g => 640 img_ver_lines_g => 480)}: Pre-processing...
# Info: [44506]: Module work.altera_8to16_dc_ram(SYN): Pre-processing...
# Info: [44506]: Module work.mem_ctrl_wr_wbs(rtl_mem_ctrl_wr_wbs){generic map (reset_polarity_g => 0)}: Pre-processing...
# Info: [45143]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/mem_ctrl_wr_wbs.vhd", line 67: Enumerated type wbs_states with 5 elements encoded as onehot.
# Info: [45144]: Encodings for wbs_states values.
# Info: [40000]: value                              	                    wbs_states[4-0]
# Info: [40000]: wbs_idle_st                        	                         00001
# Info: [40000]: wbs_neg_stall_st                   	                         00010
# Info: [40000]: wbs_rx_st                          	                         00100
# Info: [40000]: wbs_wait_end_cyc_st                	                         01000
# Info: [40000]: wbs_done_st                        	                         10000
# Info: [45144]: Extracted FSM in module work.mem_ctrl_wr_wbs(rtl_mem_ctrl_wr_wbs){generic map (reset_polarity_g => 0)}, with state variable = wbs_cur_st[4:0], async set/reset state(s) = 00001 , number of states = 5.
# Info: [45144]: Re-encoding 5 state FSM as "onehot".
# Info: [45144]: FSM: State encoding table.
# Info: [40000]: FSM:	Index	              State Name	                            Literal	                      Encoding
# Info: [40000]: FSM:	    0	             wbs_idle_st	                              00001	                         00001
# Info: [40000]: FSM:	    1	        wbs_neg_stall_st	                              00010	                         00010
# Info: [40000]: FSM:	    2	               wbs_rx_st	                              00100	                         00100
# Info: [40000]: FSM:	    3	     wbs_wait_end_cyc_st	                              01000	                         01000
# Info: [40000]: FSM:	    4	             wbs_done_st	                              10000	                         10000
# Info: [44506]: Module work.mem_ctrl_wr_wbm(rtl_mem_ctrl_wr_wbm){generic map (reset_polarity_g => 0 mode_g => 0 message_g => 1 img_hor_pixels_g => 640 img_ver_lines_g => 480)}: Pre-processing...
# Info: [45143]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/mem_ctrl_wr_wbm.vhd", line 93: Enumerated type wbm_states with 10 elements encoded as onehot.
# Info: [45144]: Encodings for wbm_states values.
# Info: [40000]: value                              	                    wbm_states[9-0]
# Info: [40000]: wbm_idle_st                        	                    0000000001
# Info: [40000]: wbm_req_arb_st                     	                    0000000010
# Info: [40000]: wbm_tx_st                          	                    0000000100
# Info: [40000]: wbm_wait_burst_st                  	                    0000001000
# Info: [40000]: wbm_wait_switch_st                 	                    0000010000
# Info: [40000]: wbm_wait2_switch_st                	                    0000100000
# Info: [40000]: wbm_bank_switch_st                 	                    0001000000
# Info: [40000]: wbm_bank_st                        	                    0010000000
# Info: [40000]: wbm_wait_sum_st                    	                    0100000000
# Info: [40000]: wbm_sum_st                         	                    1000000000
# Info: [45144]: Extracted FSM in module work.mem_ctrl_wr_wbm(rtl_mem_ctrl_wr_wbm){generic map (reset_polarity_g => 0 mode_g => 0 message_g => 1 img_hor_pixels_g => 640 img_ver_lines_g => 480)}, with state variable = wbm_cur_st[9:0], async set/reset state(s) = 0000000001 , number of states = 10.
# Info: [45144]: Re-encoding 10 state FSM as "onehot".
# Info: [45144]: FSM: State encoding table.
# Info: [40000]: FSM:	Index	              State Name	                            Literal	                      Encoding
# Info: [40000]: FSM:	    0	             wbm_idle_st	                         0000000001	                    0000000001
# Info: [40000]: FSM:	    1	          wbm_req_arb_st	                         0000000010	                    0000000010
# Info: [40000]: FSM:	    2	               wbm_tx_st	                         0000000100	                    0000000100
# Info: [40000]: FSM:	    3	       wbm_wait_burst_st	                         0000001000	                    0000001000
# Info: [40000]: FSM:	    4	         wbm_wait_sum_st	                         0100000000	                    0000010000
# Info: [40000]: FSM:	    5	              wbm_sum_st	                         1000000000	                    0000100000
# Info: [40000]: FSM:	    6	      wbm_bank_switch_st	                         0001000000	                    0001000000
# Info: [40000]: FSM:	    7	      wbm_wait_switch_st	                         0000010000	                    0010000000
# Info: [40000]: FSM:	    8	     wbm_wait2_switch_st	                         0000100000	                    0100000000
# Info: [40000]: FSM:	    9	             wbm_bank_st	                         0010000000	                    1000000000
# Info: [44506]: Module work.mem_mng_arbiter(rtl_mem_mng_arbiter){generic map (reset_polarity_g => 0)}: Pre-processing...
# Info: [44506]: Module work.mem_ctrl_rd(rtl_mem_ctrl_rd){generic map (reset_polarity_g => 0 mode_g => 0 img_hor_pixels_g => 640 img_ver_lines_g => 480)}: Pre-processing...
# Info: [44506]: Module work.altera_16to8_dc_ram(SYN): Pre-processing...
# Info: [44506]: Module work.mem_ctrl_rd_wbs(rtl_mem_ctrl_rd_wbs){generic map (reset_polarity_g => 0)}: Pre-processing...
# Info: [45143]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/mem_ctrl_rd_wbs.vhd", line 83: Enumerated type wbs_states with 7 elements encoded as onehot.
# Info: [45144]: Encodings for wbs_states values.
# Info: [40000]: value                              	                    wbs_states[6-0]
# Info: [40000]: wbs_idle_st                        	                       0000001
# Info: [40000]: wbs_init_sdram_rx_st               	                       0000010
# Info: [40000]: wbs_wait_ram_rdy_st                	                       0000100
# Info: [40000]: wbs_ram_delay_st                   	                       0001000
# Info: [40000]: wbs_tx_st                          	                       0010000
# Info: [40000]: wbs_wait_end_cyc_st                	                       0100000
# Info: [40000]: wbs_done_st                        	                       1000000
# Info: [45144]: Extracted FSM in module work.mem_ctrl_rd_wbs(rtl_mem_ctrl_rd_wbs){generic map (reset_polarity_g => 0)}, with state variable = wbs_cur_st[6:0], async set/reset state(s) = 0000001 , number of states = 7.
# Info: [45144]: Re-encoding 7 state FSM as "onehot".
# Info: [45144]: FSM: State encoding table.
# Info: [40000]: FSM:	Index	               State Name	                            Literal	                      Encoding
# Info: [40000]: FSM:	    0	              wbs_idle_st	                            0000001	                       0000001
# Info: [40000]: FSM:	    1	     wbs_init_sdram_rx_st	                            0000010	                       0000010
# Info: [40000]: FSM:	    2	      wbs_wait_ram_rdy_st	                            0000100	                       0000100
# Info: [40000]: FSM:	    3	         wbs_ram_delay_st	                            0001000	                       0001000
# Info: [40000]: FSM:	    4	                wbs_tx_st	                            0010000	                       0010000
# Info: [40000]: FSM:	    5	      wbs_wait_end_cyc_st	                            0100000	                       0100000
# Info: [40000]: FSM:	    6	              wbs_done_st	                            1000000	                       1000000
# Info: [44506]: Module work.mem_ctrl_rd_wbm(rtl_mem_ctrl_rd_wbm){generic map (reset_polarity_g => 0 mode_g => 0 img_hor_pixels_g => 640 img_ver_lines_g => 480)}: Pre-processing...
# Info: [45143]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/mem_ctrl_rd_wbm.vhd", line 97: Enumerated type wbm_states with 5 elements encoded as onehot.
# Info: [45144]: Encodings for wbm_states values.
# Info: [40000]: value                              	                    wbm_states[4-0]
# Info: [40000]: wbm_idle_st                        	                         00001
# Info: [40000]: wbm_req_arb_st                     	                         00010
# Info: [40000]: wbm_rx_st                          	                         00100
# Info: [40000]: wbm_wait_burst_st                  	                         01000
# Info: [40000]: wbm_bank_st                        	                         10000
# Info: [45144]: Extracted FSM in module work.mem_ctrl_rd_wbm(rtl_mem_ctrl_rd_wbm){generic map (reset_polarity_g => 0 mode_g => 0 img_hor_pixels_g => 640 img_ver_lines_g => 480)}, with state variable = wbm_cur_st[4:0], async set/reset state(s) = 00001 , number of states = 5.
# Info: [45144]: Re-encoding 5 state FSM as "onehot".
# Info: [45144]: FSM: State encoding table.
# Info: [40000]: FSM:	Index	            State Name	                            Literal	                      Encoding
# Info: [40000]: FSM:	    0	           wbm_idle_st	                              00001	                         00001
# Info: [40000]: FSM:	    1	        wbm_req_arb_st	                              00010	                         00010
# Info: [40000]: FSM:	    2	             wbm_rx_st	                              00100	                         00100
# Info: [40000]: FSM:	    3	     wbm_wait_burst_st	                              01000	                         01000
# Info: [40000]: FSM:	    4	           wbm_bank_st	                              10000	                         10000
# Info: [44506]: Module work.gen_reg(rtl_gen_reg){generic map (reset_polarity_g => 0 width_g => 8 addr_en_g => true addr_val_g => 13 addr_width_g => 4 read_en_g => true write_en_g => true clear_on_read_g => false ...)}: Pre-processing...
# Info: [44506]: Module work.wbs_reg(rtl_wbs_reg){generic map (reset_polarity_g => 0 width_g => 8 addr_width_g => 4)}: Pre-processing...
# Info: [44506]: Module work.gen_reg(rtl_gen_reg){generic map (reset_polarity_g => 0 width_g => 8 addr_en_g => true addr_val_g => 4 addr_width_g => 4 read_en_g => true write_en_g => true clear_on_read_g => false ...)}: Pre-processing...
# Info: [44506]: Module work.gen_reg(rtl_gen_reg){generic map (reset_polarity_g => 0 width_g => 8 addr_en_g => true addr_val_g => 3 addr_width_g => 4 read_en_g => true write_en_g => true clear_on_read_g => false ...)}: Pre-processing...
# Info: [44506]: Module work.gen_reg(rtl_gen_reg){generic map (reset_polarity_g => 0 width_g => 8 addr_en_g => true addr_val_g => 2 addr_width_g => 4 read_en_g => true write_en_g => true clear_on_read_g => false ...)}: Pre-processing...
# Info: [44506]: Module work.disp_ctrl_top(rtl_disp_ctrl_top){generic map (reset_polarity_g => 0 hsync_polarity_g => 1 vsync_polarity_g => 1 blank_polarity_g => 0 red_default_color_g => 0 green_default_color_g => 0 ...)}: Pre-processing...
# Warning: [45483]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/disp_ctrl_top.vhd", line 263: Physical type are not supported for compilation.
# Info: [44506]: Module work.pixel_mng(rtl_pixel_mng){generic map (reset_polarity_g => 0 vsync_polarity_g => 1 screen_hor_pix_g => 800 hor_pixels_g => 640 ver_lines_g => 480 req_lines_g => 1)}: Pre-processing...
# Info: [45143]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/pixel_mng.vhd", line 75: Enumerated type wbm_states with 6 elements encoded as onehot.
# Info: [45144]: Encodings for wbm_states values.
# Info: [40000]: value                              	                    wbm_states[5-0]
# Info: [40000]: wbm_idle_st                        	                        000001
# Info: [40000]: wbm_init_rx_st                     	                        000010
# Info: [40000]: wbm_rx_st                          	                        000100
# Info: [40000]: end_cyc_st                         	                        001000
# Info: [40000]: restart_rd_st                      	                        010000
# Info: [40000]: restart_wack_st                    	                        100000
# Info: [45144]: Extracted FSM in module work.pixel_mng(rtl_pixel_mng){generic map (reset_polarity_g => 0 vsync_polarity_g => 1 screen_hor_pix_g => 800 hor_pixels_g => 640 ver_lines_g => 480 req_lines_g => 1)}, with state variable = cur_st[5:0], async set/reset state(s) = 000001 , number of states = 6.
# Info: [45144]: Re-encoding 6 state FSM as "onehot".
# Info: [45144]: FSM: State encoding table.
# Info: [40000]: FSM:	Index	          State Name	                            Literal	                      Encoding
# Info: [40000]: FSM:	    0	         wbm_idle_st	                             000001	                        000001
# Info: [40000]: FSM:	    1	      wbm_init_rx_st	                             000010	                        000010
# Info: [40000]: FSM:	    2	           wbm_rx_st	                             000100	                        000100
# Info: [40000]: FSM:	    3	          end_cyc_st	                             001000	                        001000
# Info: [40000]: FSM:	    4	       restart_rd_st	                             010000	                        010000
# Info: [40000]: FSM:	    5	     restart_wack_st	                             100000	                        100000
# Info: [44506]: Module work.SG_WBM_IF(rtl_SG_WBM_IF){generic map (read_length_g => 32)}: Pre-processing...
# Info: [45143]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/SG_WBM_IF.vhd", line 74: Enumerated type wbm_states with 11 elements encoded as onehot.
# Info: [45144]: Encodings for wbm_states values.
# Info: [40000]: value                              	                    wbm_states[10-0]
# Info: [40000]: wbm_idle_st                        	                   00000000001
# Info: [40000]: wbm_dbg_adr_st                     	                   00000000010
# Info: [40000]: wbm_dbg_adr_end_cyc_st             	                   00000000100
# Info: [40000]: wbm_dbg_type_st                    	                   00000001000
# Info: [40000]: wbm_dbg_type_end_cyc_st            	                   00000010000
# Info: [40000]: wbm_init_rx_st                     	                   00000100000
# Info: [40000]: wbm_rx_st                          	                   00001000000
# Info: [40000]: end_cyc_st                         	                   00010000000
# Info: [40000]: wbm_undbg_type_st                  	                   00100000000
# Info: [40000]: wbm_undbg_type_end_cyc_st          	                   01000000000
# Info: [40000]: restart_st                         	                   10000000000
# Info: [45144]: Extracted FSM in module work.SG_WBM_IF(rtl_SG_WBM_IF){generic map (read_length_g => 32)}, with state variable = cur_st[10:0], async set/reset state(s) = 00000000001 , number of states = 10.
# Info: [45144]: Re-encoding 10 state FSM as "onehot".
# Info: [45144]: FSM: State encoding table.
# Info: [40000]: FSM:	Index	                    State Name	                            Literal	                      Encoding
# Info: [40000]: FSM:	    0	                   wbm_idle_st	                        00000000001	                    0000000001
# Info: [40000]: FSM:	    1	                wbm_dbg_adr_st	                        00000000010	                    0000000010
# Info: [40000]: FSM:	    2	        wbm_dbg_adr_end_cyc_st	                        00000000100	                    0000000100
# Info: [40000]: FSM:	    3	               wbm_dbg_type_st	                        00000001000	                    0000001000
# Info: [40000]: FSM:	    4	       wbm_dbg_type_end_cyc_st	                        00000010000	                    0000010000
# Info: [40000]: FSM:	    5	                wbm_init_rx_st	                        00000100000	                    0000100000
# Info: [40000]: FSM:	    6	                     wbm_rx_st	                        00001000000	                    0001000000
# Info: [40000]: FSM:	    7	                    end_cyc_st	                        00010000000	                    0010000000
# Info: [40000]: FSM:	    8	             wbm_undbg_type_st	                        00100000000	                    0100000000
# Info: [40000]: FSM:	    9	     wbm_undbg_type_end_cyc_st	                        01000000000	                    1000000000
# Info: [40000]: The default branch of this FSM is being ignored to allow a more optimal implementation. To preserve it, please specify the attribute safe_fsm_type on the state variable
# Info: [44506]: Module work.dc_fifo(SYN): Pre-processing...
# Info: [44506]: Module work.general_fifo(arc_general_fifo){generic map (reset_polarity_g => 0 width_g => 8 depth_g => 4864 log_depth_g => 13 almost_full_g => 8 almost_empty_g => 1)}: Pre-processing...
# Info: [45251]: Built-in hardware memory core inferred for variable ': general_fifo.mem depth = 4864, width = 8'.
# Info: [44506]: Module work.vesa_gen_ctrl(rtl_vesa_gen_ctrl){generic map (reset_polarity_g => 0 hsync_polarity_g => 1 vsync_polarity_g => 1 blank_polarity_g => 0 red_default_color_g => 0 green_default_color_g => 0 ...)}: Pre-processing...
# Info: [44506]: Module work.synthetic_frame_generator(rtl_synthetic_frame_generator){generic map (reset_polarity_g => 0 hsync_polarity_g => 1 vsync_polarity_g => 1 change_frame_clk_g => 120000000 hor_pres_pixels_g => 640 ...)}: Pre-processing...
# Info: [45144]: Extracted FSM in module work.synthetic_frame_generator(rtl_synthetic_frame_generator){generic map (reset_polarity_g => 0 hsync_polarity_g => 1 vsync_polarity_g => 1 change_frame_clk_g => 120000000 hor_pres_pixels_g => 640 ...)}, with state variable = frame_state[2:0], async set/reset state(s) = 000 , number of states = 5.
# Info: [45144]: Re-encoding 5 state FSM as "onehot".
# Info: [45144]: FSM: State encoding table.
# Info: [40000]: FSM:	Index	                            Literal	                      Encoding
# Info: [40000]: FSM:	    0	                                000	                         00001
# Info: [40000]: FSM:	    1	                                001	                         00010
# Info: [40000]: FSM:	    2	                                010	                         00100
# Info: [40000]: FSM:	    3	                                011	                         01000
# Info: [40000]: FSM:	    4	                                100	                         10000
# Info: [44506]: Module work.gen_reg(rtl_gen_reg){generic map (reset_polarity_g => 0 width_g => 8 addr_en_g => true addr_val_g => 14 addr_width_g => 10 read_en_g => true write_en_g => true clear_on_read_g => false ...)}: Pre-processing...
# Info: [44506]: Module work.gen_reg(rtl_gen_reg){generic map (reset_polarity_g => 0 width_g => 8 addr_en_g => true addr_val_g => 7 addr_width_g => 10 read_en_g => true write_en_g => true clear_on_read_g => false ...)}: Pre-processing...
# Info: [44506]: Module work.gen_reg(rtl_gen_reg){generic map (reset_polarity_g => 0 width_g => 8 addr_en_g => true addr_val_g => 8 addr_width_g => 10 read_en_g => true write_en_g => true clear_on_read_g => false ...)}: Pre-processing...
# Info: [44506]: Module work.gen_reg(rtl_gen_reg){generic map (reset_polarity_g => 0 width_g => 8 addr_en_g => true addr_val_g => 16 addr_width_g => 10 read_en_g => true write_en_g => true clear_on_read_g => false ...)}: Pre-processing...
# Info: [44506]: Module work.gen_reg(rtl_gen_reg){generic map (reset_polarity_g => 0 width_g => 8 addr_en_g => true addr_val_g => 1 addr_width_g => 10 read_en_g => true write_en_g => true clear_on_read_g => false ...)}: Pre-processing...
# Info: [44506]: Module work.wbs_reg(rtl_wbs_reg){generic map (reset_polarity_g => 0 width_g => 8 addr_width_g => 10)}: Pre-processing...
# Info: [44506]: Module work.Symbol_Generator_Top(rtl_Symbol_Generator_Top){generic map (hor_active_pixels_g => 640 ver_active_lines_g => 480 hor_left_border_g => 0 hor_right_border_g => 0 hor_back_porch_g => 48 ...)}: Pre-processing...
# Info: [44506]: Module work.opcode_unite(opcode_unite_rtl): Pre-processing...
# Info: [45144]: Extracted FSM in module work.opcode_unite(opcode_unite_rtl), with state variable = current_sm[1:0], async set/reset state(s) = 00 , number of states = 3.
# Info: [45144]: Preserving the original encoding in 3 state FSM
# Info: [45144]: FSM: State encoding table.
# Info: [40000]: FSM:	Index	     State Name	                            Literal	                      Encoding
# Info: [40000]: FSM:	    0	        idle_st	                                 00	                            00
# Info: [40000]: FSM:	    1	         mp1_st	                                 01	                            01
# Info: [40000]: FSM:	    2	         mp2_st	                                 10	                            10
# Info: [44506]: Module work.opcode_store(opcode_store_rtl): Pre-processing...
# Info: [44506]: Module work.general_fifo(arc_general_fifo){generic map (reset_polarity_g => 0 width_g => 24 depth_g => 400 log_depth_g => 9 almost_full_g => 8 almost_empty_g => 1)}: Pre-processing...
# Info: [45251]: Built-in hardware memory core inferred for variable ': general_fifo.mem depth = 400, width = 24'.
# Info: [44506]: Module work.RAM_300(RAM_300_rtl): Pre-processing...
# Info: [45251]: Built-in hardware memory core inferred for variable ': RAM_300.mem depth = 300, width = 13'.
# Info: [44506]: Module work.manager(manager_rtl){generic map (sym_row_g => 15 sym_col_g => 20 inside_row_g => 32 sdram_burst_g => 16 hor_active_pixels_g => 640 ver_active_lines_g => 480 hor_left_border_g => 0 ...)}: Pre-processing...
# Info: [45143]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/manager.vhd", line 98: Enumerated type state_t with 5 elements encoded as onehot.
# Info: [45144]: Encodings for state_t values.
# Info: [40000]: value                              	                       state_t[4-0]
# Info: [40000]: idle_st                            	                         00001
# Info: [40000]: write_a_st                         	                         00010
# Info: [40000]: read_b_st                          	                         00100
# Info: [40000]: write_a_read_b_st                  	                         01000
# Info: [40000]: read_a_write_b_st                  	                         10000
# Info: [45144]: Extracted FSM in module work.manager(manager_rtl){generic map (sym_row_g => 15 sym_col_g => 20 inside_row_g => 32 sdram_burst_g => 16 hor_active_pixels_g => 640 ver_active_lines_g => 480 hor_left_border_g => 0 ...)}, with state variable = current_sm[4:0], async set/reset state(s) = 00001 , number of states = 5.
# Info: [45144]: Re-encoding 5 state FSM as "onehot".
# Info: [45144]: FSM: State encoding table.
# Info: [40000]: FSM:	Index	            State Name	                            Literal	                      Encoding
# Info: [40000]: FSM:	    0	               idle_st	                              00001	                         00001
# Info: [40000]: FSM:	    1	            write_a_st	                              00010	                         00010
# Info: [40000]: FSM:	    2	     read_a_write_b_st	                              10000	                         00100
# Info: [40000]: FSM:	    3	     write_a_read_b_st	                              01000	                         01000
# Info: [40000]: FSM:	    4	             read_b_st	                              00100	                         10000
# Info: [44506]: Module work.general_fifo(arc_general_fifo){generic map (reset_polarity_g => 0 width_g => 8 depth_g => 640 log_depth_g => 10 almost_full_g => 8 almost_empty_g => 1)}: Pre-processing...
# Info: [45251]: Built-in hardware memory core inferred for variable ': general_fifo.mem depth = 640, width = 8'.
# Info: [44506]: Module work.mux2(mux2_rtl){generic map (width_g => 8)}: Pre-processing...
# Info: [44506]: Module work.navigator(navigator_rtl){generic map (hor_width_g => 5 ver_width_g => 4 reset_polarity_g => 0 hor_max_value_g => 19 ver_max_value_g => 14 max_value_g => 50000000)}: Pre-processing...
# Info: [44506]: Module work.x_y_location_top(x_y_location_top_rtl){generic map (hor_width_g => 5 ver_width_g => 4 reset_polarity_g => 0 hor_max_value_g => 19 ver_max_value_g => 14)}: Pre-processing...
# Info: [44506]: Module work.x_y_location(x_y_location_rtl){generic map (hor_width_g => 5 ver_width_g => 4 reset_polarity_g => 0 hor_max_value_g => 19 ver_max_value_g => 14)}: Pre-processing...
# Info: [45143]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/x_y_location.vhd", line 53: Enumerated type state_t with 9 elements encoded as onehot.
# Info: [45144]: Encodings for state_t values.
# Info: [40000]: value                              	                       state_t[8-0]
# Info: [40000]: right_st                           	                     000000001
# Info: [40000]: left_st                            	                     000000010
# Info: [40000]: upper_st                           	                     000000100
# Info: [40000]: lower_st                           	                     000001000
# Info: [40000]: upper_right_st                     	                     000010000
# Info: [40000]: upper_left_st                      	                     000100000
# Info: [40000]: lower_right_st                     	                     001000000
# Info: [40000]: lower_left_st                      	                     010000000
# Info: [40000]: inner_st                           	                     100000000
# Info: [45144]: Extracted FSM in module work.x_y_location(x_y_location_rtl){generic map (hor_width_g => 5 ver_width_g => 4 reset_polarity_g => 0 hor_max_value_g => 19 ver_max_value_g => 14)}, with state variable = curr_sm[8:0], async set/reset state(s) = 000100000 , number of states = 9.
# Info: [45144]: Re-encoding 9 state FSM as "onehot".
# Info: [45144]: FSM: State encoding table.
# Info: [40000]: FSM:	Index	         State Name	                            Literal	                      Encoding
# Info: [40000]: FSM:	    0	      upper_left_st	                          000100000	                     000000001
# Info: [40000]: FSM:	    1	     upper_right_st	                          000010000	                     000000010
# Info: [40000]: FSM:	    2	     lower_right_st	                          001000000	                     000000100
# Info: [40000]: FSM:	    3	      lower_left_st	                          010000000	                     000001000
# Info: [40000]: FSM:	    4	           upper_st	                          000000100	                     000010000
# Info: [40000]: FSM:	    5	           right_st	                          000000001	                     000100000
# Info: [40000]: FSM:	    6	           lower_st	                          000001000	                     001000000
# Info: [40000]: FSM:	    7	            left_st	                          000000010	                     010000000
# Info: [40000]: FSM:	    8	           inner_st	                          100000000	                     100000000
# Info: [44506]: Module work.update_upon_vsync(update_upon_vsync_rtl){generic map (hor_width_g => 5 ver_width_g => 4 reset_polarity_g => 0)}: Pre-processing...
# Info: [44506]: Module work.debouncer(debouncer_rtl){generic map (max_value_g => 50000000 reset_polarity_g => 0)}: Pre-processing...
# Info: [44506]: Module work.sdram_controller(rtl_sdram_controller){generic map (reset_polarity_g => 0)}: Pre-processing...
# Info: [45143]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/sdram_controller.vhd", line 127: Enumerated type main_states with 16 elements encoded as onehot.
# Info: [45144]: Encodings for main_states values.
# Info: [40000]: value                              	                   main_states[15-0]
# Info: [40000]: IDLE_ST                            	              0000000000000001
# Info: [40000]: REFRESH_ST                         	              0000000000000010
# Info: [40000]: REFRESH_WAIT_ST                    	              0000000000000100
# Info: [40000]: ACT_ST                             	              0000000000001000
# Info: [40000]: WAIT_ACT_ST                        	              0000000000010000
# Info: [40000]: WRITE0_ST                          	              0000000000100000
# Info: [40000]: WRITE1_ST                          	              0000000001000000
# Info: [40000]: WRITE_BST_STOP_ST                  	              0000000010000000
# Info: [40000]: READ0_ST                           	              0000000100000000
# Info: [40000]: READ1_ST                           	              0000001000000000
# Info: [40000]: READ2_ST                           	              0000010000000000
# Info: [40000]: READ3_ST                           	              0000100000000000
# Info: [40000]: READ4_ST                           	              0001000000000000
# Info: [40000]: READ5_ST                           	              0010000000000000
# Info: [40000]: READ_BST_STOP_ST                   	              0100000000000000
# Info: [40000]: WAIT_PRE_ST                        	              1000000000000000
# Info: [45143]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/sdram_controller.vhd", line 116: Enumerated type init_states with 8 elements encoded as onehot.
# Info: [45144]: Encodings for init_states values.
# Info: [40000]: value                              	                   init_states[7-0]
# Info: [40000]: INIT_IDLE_ST                       	                      00000001
# Info: [40000]: INIT_WAIT_200us_ST                 	                      00000010
# Info: [40000]: INIT_PRECHARGE_ST                  	                      00000100
# Info: [40000]: INIT_WAIT_PRE_ST                   	                      00001000
# Info: [40000]: INIT_AUTO_REF_ST                   	                      00010000
# Info: [40000]: INIT_AUTO_REF_WAIT_ST              	                      00100000
# Info: [40000]: INIT_MODE_REG_ST                   	                      01000000
# Info: [40000]: INIT_WAIT_MODE_REG_ST              	                      10000000
# Info: [45144]: Extracted FSM in module work.sdram_controller(rtl_sdram_controller){generic map (reset_polarity_g => 0)}, with state variable = current_state[15:0], async set/reset state(s) = 0000000000000001 , number of states = 16.
# Info: [45144]: Re-encoding 16 state FSM as "onehot".
# Info: [45144]: FSM: State encoding table.
# Info: [40000]: FSM:	Index	            State Name	                            Literal	                      Encoding
# Info: [40000]: FSM:	    0	               IDLE_ST	                   0000000000000001	              0000000000000001
# Info: [40000]: FSM:	    1	            REFRESH_ST	                   0000000000000010	              0000000000000010
# Info: [40000]: FSM:	    2	       REFRESH_WAIT_ST	                   0000000000000100	              0000000000000100
# Info: [40000]: FSM:	    3	                ACT_ST	                   0000000000001000	              0000000000001000
# Info: [40000]: FSM:	    4	           WAIT_ACT_ST	                   0000000000010000	              0000000000010000
# Info: [40000]: FSM:	    5	             WRITE0_ST	                   0000000000100000	              0000000000100000
# Info: [40000]: FSM:	    6	             WRITE1_ST	                   0000000001000000	              0000000001000000
# Info: [40000]: FSM:	    7	     WRITE_BST_STOP_ST	                   0000000010000000	              0000000010000000
# Info: [40000]: FSM:	    8	              READ0_ST	                   0000000100000000	              0000000100000000
# Info: [40000]: FSM:	    9	              READ1_ST	                   0000001000000000	              0000001000000000
# Info: [40000]: FSM:	   10	              READ2_ST	                   0000010000000000	              0000010000000000
# Info: [40000]: FSM:	   11	              READ3_ST	                   0000100000000000	              0000100000000000
# Info: [40000]: FSM:	   12	              READ4_ST	                   0001000000000000	              0001000000000000
# Info: [40000]: FSM:	   13	              READ5_ST	                   0010000000000000	              0010000000000000
# Info: [40000]: FSM:	   14	      READ_BST_STOP_ST	                   0100000000000000	              0100000000000000
# Info: [40000]: FSM:	   15	           WAIT_PRE_ST	                   1000000000000000	              1000000000000000
# Info: [45144]: Extracted FSM in module work.sdram_controller(rtl_sdram_controller){generic map (reset_polarity_g => 0)}, with state variable = current_init_state[7:0], async set/reset state(s) = 00000001 , number of states = 8.
# Info: [45144]: Re-encoding 8 state FSM as "onehot".
# Info: [45144]: FSM: State encoding table.
# Info: [40000]: FSM:	Index	                State Name	                            Literal	                      Encoding
# Info: [40000]: FSM:	    0	              INIT_IDLE_ST	                           00000001	                      00000001
# Info: [40000]: FSM:	    1	        INIT_WAIT_200us_ST	                           00000010	                      00000010
# Info: [40000]: FSM:	    2	         INIT_PRECHARGE_ST	                           00000100	                      00000100
# Info: [40000]: FSM:	    3	          INIT_WAIT_PRE_ST	                           00001000	                      00001000
# Info: [40000]: FSM:	    4	          INIT_AUTO_REF_ST	                           00010000	                      00010000
# Info: [40000]: FSM:	    5	     INIT_AUTO_REF_WAIT_ST	                           00100000	                      00100000
# Info: [40000]: FSM:	    6	          INIT_MODE_REG_ST	                           01000000	                      01000000
# Info: [40000]: FSM:	    7	     INIT_WAIT_MODE_REG_ST	                           10000000	                      10000000
# Info: [44506]: Module work.rx_path(rtl_rx_path){generic map (reset_polarity_g => 0 len_dec1_g => true sof_d_g => 1 type_d_g => 1 addr_d_g => 2 len_d_g => 2 crc_d_g => 1 eof_d_g => 1 sof_val_g => 100 eof_val_g => 200 ...)}: Pre-processing...
# Info: [45143]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/rx_path.vhd", line 82: Enumerated type wbm_states with 6 elements encoded as onehot.
# Info: [45144]: Encodings for wbm_states values.
# Info: [40000]: value                              	                    wbm_states[5-0]
# Info: [40000]: wbm_idle_st                        	                        000001
# Info: [40000]: wbm_neg_st                         	                        000010
# Info: [40000]: wbm_tx_st                          	                        000100
# Info: [40000]: wbm_wait_burst_st                  	                        001000
# Info: [40000]: wbm_tx_type_st                     	                        010000
# Info: [40000]: wbm_wait_type_st                   	                        100000
# Info: [44506]: Module work.uart_rx(arc_uart_rx){generic map (parity_en_g => 0 parity_odd_g => false uart_idle_g => 1 baudrate_g => 115200 clkrate_g => 100000000 databits_g => 8 reset_polarity_g => 0)}: Pre-processing...
# Info: [45143]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/uart_rx.vhd", line 74: Enumerated type uart_rx_fsm_states with 5 elements encoded as onehot.
# Info: [45144]: Encodings for uart_rx_fsm_states values.
# Info: [40000]: value                              	            uart_rx_fsm_states[4-0]
# Info: [40000]: IDLE_ST                            	                         00001
# Info: [40000]: STARTBIT_ST                        	                         00010
# Info: [40000]: RX_ST                              	                         00100
# Info: [40000]: PARITY_ST                          	                         01000
# Info: [40000]: STOPBIT_ST                         	                         10000
# Info: [40000]: FSM: Removing state for un-assigned literal      01000
# Info: [45144]: Extracted FSM in module work.uart_rx(arc_uart_rx){generic map (parity_en_g => 0 parity_odd_g => false uart_idle_g => 1 baudrate_g => 115200 clkrate_g => 100000000 databits_g => 8 reset_polarity_g => 0)}, with state variable = cur_st[4:0], async set/reset state(s) = 00001 , number of states = 4.
# Info: [45144]: Re-encoding 4 state FSM as "binary".
# Info: [45144]: FSM: State encoding table.
# Info: [40000]: FSM:	Index	      State Name	                            Literal	                      Encoding
# Info: [40000]: FSM:	    0	         IDLE_ST	                              00001	                            00
# Info: [40000]: FSM:	    1	     STARTBIT_ST	                              00010	                            01
# Info: [40000]: FSM:	    2	           RX_ST	                              00100	                            10
# Info: [40000]: FSM:	    3	      STOPBIT_ST	                              10000	                            11
# Info: [44506]: Module work.mp_dec(rtl_mp_dec){generic map (reset_polarity_g => 0 len_dec1_g => true sof_d_g => 1 type_d_g => 1 addr_d_g => 2 len_d_g => 2 crc_d_g => 1 eof_d_g => 1 sof_val_g => 100 eof_val_g => 200 width_g => 8)}: Pre-processing...
# Info: [45143]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/mp_dec.vhd", line 108: Enumerated type mp_dec_states with 7 elements encoded as onehot.
# Info: [45144]: Encodings for mp_dec_states values.
# Info: [40000]: value                              	                 mp_dec_states[6-0]
# Info: [40000]: sof_st                             	                       0000001
# Info: [40000]: type_st                            	                       0000010
# Info: [40000]: addr_st                            	                       0000100
# Info: [40000]: len_st                             	                       0001000
# Info: [40000]: data_st                            	                       0010000
# Info: [40000]: crc_st                             	                       0100000
# Info: [40000]: eof_st                             	                       1000000
# Info: [45144]: Extracted FSM in module work.mp_dec(rtl_mp_dec){generic map (reset_polarity_g => 0 len_dec1_g => true sof_d_g => 1 type_d_g => 1 addr_d_g => 2 len_d_g => 2 crc_d_g => 1 eof_d_g => 1 sof_val_g => 100 eof_val_g => 200 width_g => 8)}, with state variable = cur_st[6:0], async set/reset state(s) = 0000001 , number of states = 7.
# Info: [45144]: Re-encoding 7 state FSM as "onehot".
# Info: [45144]: FSM: State encoding table.
# Info: [40000]: FSM:	Index	     State Name	                            Literal	                      Encoding
# Info: [40000]: FSM:	    0	         sof_st	                            0000001	                       0000001
# Info: [40000]: FSM:	    1	        type_st	                            0000010	                       0000010
# Info: [40000]: FSM:	    2	        addr_st	                            0000100	                       0000100
# Info: [40000]: FSM:	    3	         len_st	                            0001000	                       0001000
# Info: [40000]: FSM:	    4	        data_st	                            0010000	                       0010000
# Info: [40000]: FSM:	    5	         crc_st	                            0100000	                       0100000
# Info: [40000]: FSM:	    6	         eof_st	                            1000000	                       1000000
# Info: [44506]: Module work.ram_simple(arc_ram_simple){generic map (reset_polarity_g => 0 width_in_g => 8 addr_bits_g => 10)}: Pre-processing...
# Info: [45251]: Built-in hardware memory core inferred for variable ': ram_simple.ram_data depth = 1024, width = 8'.
# Info: [44506]: Module work.checksum_calc(arc_checksum_calc){generic map (reset_polarity_g => 0 signed_checksum_g => false checksum_init_val_g => 0 checksum_out_width_g => 8 data_width_g => 8)}: Pre-processing...
# Info: [45144]: Extracted FSM in module work.rx_path(rtl_rx_path){generic map (reset_polarity_g => 0 len_dec1_g => true sof_d_g => 1 type_d_g => 1 addr_d_g => 2 len_d_g => 2 crc_d_g => 1 eof_d_g => 1 sof_val_g => 100 eof_val_g => 200 ...)}, with state variable = wbm_cur_st[5:0], async set/reset state(s) = 000001 , number of states = 6.
# Info: [45144]: Re-encoding 6 state FSM as "onehot".
# Info: [45144]: FSM: State encoding table.
# Info: [40000]: FSM:	Index	            State Name	                            Literal	                      Encoding
# Info: [40000]: FSM:	    0	           wbm_idle_st	                             000001	                        000001
# Info: [40000]: FSM:	    1	            wbm_neg_st	                             000010	                        000010
# Info: [40000]: FSM:	    2	             wbm_tx_st	                             000100	                        000100
# Info: [40000]: FSM:	    3	     wbm_wait_burst_st	                             001000	                        001000
# Info: [40000]: FSM:	    4	        wbm_tx_type_st	                             010000	                        010000
# Info: [40000]: FSM:	    5	      wbm_wait_type_st	                             100000	                        100000
# Info: [44506]: Module work.tx_path(arc_tx_path){generic map (reset_polarity_g => 0 len_dec1_g => true sof_d_g => 1 type_d_g => 1 addr_d_g => 1 len_d_g => 2 crc_d_g => 1 eof_d_g => 1 sof_val_g => 100 eof_val_g => 200 ...)}: Pre-processing...
# Info: [44506]: Module work.uart_tx(arc_uart_tx){generic map (parity_en_g => 1 parity_odd_g => false uart_idle_g => 1 baudrate_g => 115200 clkrate_g => 100000000 databits_g => 8 reset_polarity_g => 0)}: Pre-processing...
# Info: [45144]: Extracted FSM in module work.uart_tx(arc_uart_tx){generic map (parity_en_g => 1 parity_odd_g => false uart_idle_g => 1 baudrate_g => 115200 clkrate_g => 100000000 databits_g => 8 reset_polarity_g => 0)}, with state variable = cur_st[1:0], async set/reset state(s) = 00 , number of states = 3.
# Info: [45144]: Preserving the original encoding in 3 state FSM
# Info: [45144]: FSM: State encoding table.
# Info: [40000]: FSM:	Index	     State Name	                            Literal	                      Encoding
# Info: [40000]: FSM:	    0	        IDLE_ST	                                 00	                            00
# Info: [40000]: FSM:	    1	     REGDATA_ST	                                 01	                            01
# Info: [40000]: FSM:	    2	          TX_ST	                                 10	                            10
# Info: [44506]: Module work.mp_enc(rtl_mp_enc){generic map (reset_polarity_g => 0 len_dec1_g => true sof_d_g => 1 type_d_g => 1 addr_d_g => 1 len_d_g => 2 crc_d_g => 1 eof_d_g => 1 sof_val_g => 100 eof_val_g => 200 width_g => 8)}: Pre-processing...
# Info: [45143]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/mp_enc.vhd", line 101: Enumerated type mp_encoder_states with 9 elements encoded as onehot.
# Info: [45144]: Encodings for mp_encoder_states values.
# Info: [40000]: value                              	             mp_encoder_states[8-0]
# Info: [40000]: idle_st                            	                     000000001
# Info: [40000]: sof_st                             	                     000000010
# Info: [40000]: type_st                            	                     000000100
# Info: [40000]: addr_st                            	                     000001000
# Info: [40000]: len_st                             	                     000010000
# Info: [40000]: data_st                            	                     000100000
# Info: [40000]: reg_crc_st                         	                     001000000
# Info: [40000]: crc_st                             	                     010000000
# Info: [40000]: eof_st                             	                     100000000
# Info: [45144]: Extracted FSM in module work.mp_enc(rtl_mp_enc){generic map (reset_polarity_g => 0 len_dec1_g => true sof_d_g => 1 type_d_g => 1 addr_d_g => 1 len_d_g => 2 crc_d_g => 1 eof_d_g => 1 sof_val_g => 100 eof_val_g => 200 width_g => 8)}, with state variable = cur_st[8:0], async set/reset state(s) = 000000001 , number of states = 9.
# Info: [45144]: Re-encoding 9 state FSM as "onehot".
# Info: [45144]: FSM: State encoding table.
# Info: [40000]: FSM:	Index	     State Name	                            Literal	                      Encoding
# Info: [40000]: FSM:	    0	        idle_st	                          000000001	                     000000001
# Info: [40000]: FSM:	    1	         sof_st	                          000000010	                     000000010
# Info: [40000]: FSM:	    2	        type_st	                          000000100	                     000000100
# Info: [40000]: FSM:	    3	        addr_st	                          000001000	                     000001000
# Info: [40000]: FSM:	    4	         len_st	                          000010000	                     000010000
# Info: [40000]: FSM:	    5	        data_st	                          000100000	                     000100000
# Info: [40000]: FSM:	    6	     reg_crc_st	                          001000000	                     001000000
# Info: [40000]: FSM:	    7	         crc_st	                          010000000	                     010000000
# Info: [40000]: FSM:	    8	         eof_st	                          100000000	                     100000000
# Info: [44506]: Module work.general_fifo(arc_general_fifo){generic map (reset_polarity_g => 0 width_g => 8 depth_g => 9 log_depth_g => 4 almost_full_g => 8 almost_empty_g => 1)}: Pre-processing...
# Info: [45251]: Built-in hardware memory core inferred for variable ': general_fifo.mem depth = 9, width = 8'.
# Info: [44506]: Module work.gen_reg(rtl_gen_reg){generic map (reset_polarity_g => 0 width_g => 8 addr_en_g => true addr_val_g => 15 addr_width_g => 4 read_en_g => true write_en_g => true clear_on_read_g => false ...)}: Pre-processing...
# Info: [44506]: Module work.gen_reg(rtl_gen_reg){generic map (reset_polarity_g => 0 width_g => 8 addr_en_g => true addr_val_g => 11 addr_width_g => 4 read_en_g => true write_en_g => true clear_on_read_g => false ...)}: Pre-processing...
# Info: [44506]: Module work.gen_reg(rtl_gen_reg){generic map (reset_polarity_g => 0 width_g => 8 addr_en_g => true addr_val_g => 12 addr_width_g => 4 read_en_g => true write_en_g => true clear_on_read_g => true ...)}: Pre-processing...
# Info: [44506]: Module work.tx_path_wbm(rtl_tx_path_wbm){generic map (reset_polarity_g => 0 data_width_g => 8 addr_width_g => 10)}: Pre-processing...
# Info: [45144]: Extracted FSM in module work.tx_path_wbm(rtl_tx_path_wbm){generic map (reset_polarity_g => 0 data_width_g => 8 addr_width_g => 10)}, with state variable = wbm_cur_st[1:0], async set/reset state(s) = 00 , number of states = 3.
# Info: [45144]: Preserving the original encoding in 3 state FSM
# Info: [45144]: FSM: State encoding table.
# Info: [40000]: FSM:	Index	            State Name	                            Literal	                      Encoding
# Info: [40000]: FSM:	    0	           wbm_idle_st	                                 00	                            00
# Info: [40000]: FSM:	    1	             wbm_rx_st	                                 01	                            01
# Info: [40000]: FSM:	    2	     wbm_wait_burst_st	                                 10	                            10
# Info: [44506]: Module work.gen_reg(rtl_gen_reg){generic map (reset_polarity_g => 0 width_g => 8 addr_en_g => true addr_val_g => 1E1 addr_width_g => 4 read_en_g => true write_en_g => true clear_on_read_g => false ...)}: Pre-processing...
# Info: [44506]: Module work.gen_reg(rtl_gen_reg){generic map (reset_polarity_g => 0 width_g => 8 addr_en_g => true addr_val_g => 9 addr_width_g => 4 read_en_g => true write_en_g => true clear_on_read_g => false ...)}: Pre-processing...
# Info: [44506]: Module work.led(led_rtl){generic map (reset_polarity_g => 0 timer_freq_g => 1 clk_freq_g => 100000000)}: Pre-processing...
# Info: [44506]: Module work.hexss(arc_hexss): Pre-processing...
# Warning: [45729]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/pll.vhd", line 56: signal sub_wire0[5:3] has never been used.
# Warning: [45729]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/mem_ctrl_wr_wbs.vhd", line 37: Input port wbs_tga_i[0] has never been used.
# Warning: [45729]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/mem_ctrl_wr_wbm.vhd", line 68: Input port type_reg[7:2] has never been used.
# Warning: [45729]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/mem_ctrl_wr.vhd", line 218: signal ram_rst has never been used.
# Warning: [45729]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/mem_ctrl_wr.vhd", line 234: signal type_reg_wbm_d1[0] has never been used.
# Warning: [45729]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/mem_ctrl_rd_wbs.vhd", line 49: Input port wbs_tga_i[0] has never been used.
# Warning: [45729]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/mem_ctrl_rd_wbm.vhd", line 80: Input port type_reg[7:1] has never been used.
# Warning: [45729]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/mem_ctrl_rd.vhd", line 241: signal type_reg_d2 has never been used.
# Warning: [45729]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/mem_ctrl_rd.vhd", line 242: signal rd_addr_reg_d2 has never been used.
# Warning: [45729]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/mem_ctrl_rd.vhd", line 260: signal ram_rst has never been used.
# Warning: [45729]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/wbs_reg.vhd", line 33: Input port rst has never been used.
# Warning: [45729]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/wbs_reg.vhd", line 36: Input port clk_i has never been used.
# Warning: [45729]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/mem_mng_top.vhd", line 413: signal wbs_adr[9:4] has never been used.
# Warning: [45729]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/pixel_mng.vhd", line 47: Input port wbm_dat_i has never been used.
# Warning: [45729]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/SG_WBM_IF.vhd", line 98: signal dbg_cnt has never been used.
# Warning: [45729]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/wbs_reg.vhd", line 33: Input port rst has never been used.
# Warning: [45729]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/wbs_reg.vhd", line 36: Input port clk_i has never been used.
# Warning: [45729]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/opcode_store.vhd", line 80: signal op_cnt_i has never been used.
# Warning: [45729]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/opcode_store.vhd", line 90: signal dout_fifo[23] has never been used.
# Warning: [45729]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/opcode_store.vhd", line 91: signal dout_valid_fifo has never been used.
# Warning: [45729]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/manager.vhd", line 119: signal req_in_trg_dev_active has never been used.
# Warning: [45729]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/Symbol_Generator_Top.vhd", line 251: signal op_str_empty has never been used.
# Warning: [45729]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/Symbol_Generator_Top.vhd", line 252: signal op_str_full has never been used.
# Warning: [45729]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/Symbol_Generator_Top.vhd", line 253: signal op_str_used has never been used.
# Warning: [45729]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/Symbol_Generator_Top.vhd", line 260: signal fifo_a_used has never been used.
# Warning: [45729]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/Symbol_Generator_Top.vhd", line 261: signal fifo_a_full has never been used.
# Warning: [45729]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/Symbol_Generator_Top.vhd", line 263: signal fifo_b_used has never been used.
# Warning: [45729]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/Symbol_Generator_Top.vhd", line 264: signal fifo_b_full has never been used.
# Warning: [45729]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/disp_ctrl_top.vhd", line 165: signal dc_fifo_wr_en_log has never been used.
# Warning: [45729]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/disp_ctrl_top.vhd", line 181: signal wrusedw has never been used.
# Warning: [45729]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/disp_ctrl_top.vhd", line 182: signal sc_fifo_full has never been used.
# Warning: [45729]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/disp_ctrl_top.vhd", line 184: signal sc_fifo_dout has never been used.
# Warning: [45729]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/disp_ctrl_top.vhd", line 185: signal sc_fifo_dout_val has never been used.
# Warning: [45729]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/disp_ctrl_top.vhd", line 186: signal sc_fifo_rd_en has never been used.
# Warning: [45729]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/disp_ctrl_top.vhd", line 188: signal dc_fifo_din has never been used.
# Warning: [45729]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/disp_ctrl_top.vhd", line 189: signal dc_fifo_wr_en has never been used.
# Warning: [45730]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/disp_ctrl_top.vhd", line 229: signal left_frame_reg_din_ack has no drivers, will be treated as don't care.
# Warning: [45729]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/disp_ctrl_top.vhd", line 230: signal left_frame_reg_rd_en has never been used.
# Warning: [45730]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/disp_ctrl_top.vhd", line 231: signal left_frame_reg_dout_valid has no drivers, will be treated as don't care.
# Warning: [45730]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/disp_ctrl_top.vhd", line 232: signal right_frame_reg_din_ack has no drivers, will be treated as don't care.
# Warning: [45729]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/disp_ctrl_top.vhd", line 233: signal right_frame_reg_rd_en has never been used.
# Warning: [45730]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/disp_ctrl_top.vhd", line 234: signal right_frame_reg_dout_valid has no drivers, will be treated as don't care.
# Warning: [45729]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/disp_ctrl_top.vhd", line 261: signal opcode_unite_reg_dout_valid has never been used.
# Warning: [45729]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/disp_ctrl_top.vhd", line 264: signal opu_data_in has never been used.
# Warning: [45729]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/disp_ctrl_top.vhd", line 265: signal opu_data_in_valid has never been used.
# Warning: [45729]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/uart_rx.vhd", line 90: signal parity_bit has never been used.
# Warning: [45729]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/mp_dec.vhd", line 152: signal sof_sr has never been used.
# Warning: [45729]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/mp_dec.vhd", line 153: signal sof_sr_cnt has never been used.
# Warning: [45729]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/checksum_calc.vhd", line 93: signal checksum_i[8] has never been used.
# Warning: [45729]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/rx_path.vhd", line 67: Input port wbm_dat_i has never been used.
# Warning: [45729]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/rx_path.vhd", line 229: signal ram_dout_valid has never been used.
# Warning: [45729]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/rx_path.vhd", line 232: signal ram_full_addr[15:10] has never been used.
# Warning: [45729]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/rx_path.vhd", line 248: signal addr_reg[15:10] has never been used.
# Warning: [45729]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/rx_path.vhd", line 249: signal len_reg[15:10] has never been used.
# Warning: [45729]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/tx_path.vhd", line 90: Input port wbs_adr_i[9:4] has never been used.
# Warning: [45729]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/tx_path.vhd", line 91: Input port wbs_tga_i has never been used.
# Warning: [45729]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/tx_path.vhd", line 381: signal mp_enc_done has never been used.
# Warning: [45729]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/tx_path.vhd", line 410: signal ram_read_addr[15:10] has never been used.
# Warning: [45729]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/tx_path.vhd", line 421: signal wbs_reg_stb has never been used.
# Warning: [45729]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/mds_top.vhd", line 647: signal OPEN_disp_dat_o has never been used.
# Warning: [45729]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/mds_top.vhd", line 648: signal OPEN_disp_we_o has never been used.
# Info: [45144]: Extracted FSM in module work.mem_ctrl_wr_wbm(rtl_mem_ctrl_wr_wbm){generic map (reset_polarity_g => 0 mode_g => 0 message_g => 1 img_hor_pixels_g => 640 img_ver_lines_g => 480)}, with state variable = inc_sum_wr_cnt[1:0], async set/reset state(s) = 00 , number of states = 3.
# Info: [45144]: Preserving the original encoding in 3 state FSM
# Info: [45144]: FSM: State encoding table.
# Info: [40000]: FSM:	Index	                            Literal	                      Encoding
# Info: [40000]: FSM:	    0	                                 01	                            01
# Info: [40000]: FSM:	    1	                                 10	                            10
# Info: [40000]: FSM:	    2	                                 00	                            00
# Info: [44508]: Module work.pll(SYN): Compiling...
# Info: [44508]: Module work.clk_blk_top(rtl_clk_blk_top): Compiling...
# Info: [44508]: Module work.reset_debouncer(rtl_reset_debouncer){generic map (reset_polarity_g => 0)}: Compiling...
# Info: [44508]: Module work.sync_rst_gen(rtl_sync_rst_gen){generic map (reset_polarity_g => 0)}: Compiling...
# Info: [44508]: Module work.reset_blk_top(rtl_reset_blk_top){generic map (reset_polarity_g => 0)}: Compiling...
# Info: [44508]: Module work.global_nets_top(rtl_global_nets_top){generic map (reset_polarity_g => 0)}: Compiling...
# Info: [44508]: Module work.intercon(intercon_rtl){generic map (reset_polarity_g => 0 num_of_wbm_g => 2 num_of_wbs_g => 3 id((1 to 3)) => "icz" adr_width_g => 10 blen_width_g => 10 data_width_g => 8)}: Compiling...
# Info: [44508]: Module work.intercon(intercon_rtl){generic map (reset_polarity_g => 0 num_of_wbm_g => 2 num_of_wbs_g => 1 id((1 to 3)) => "icy" adr_width_g => 10 blen_width_g => 10 data_width_g => 8)}: Compiling...
# Info: [44508]: Module work.intercon_mux(intercon_mux_rtl){generic map (adr_width_g => 10 blen_width_g => 10 data_width_g => 8)}: Compiling...
# Info: [44508]: Module work.altera_8to16_dc_ram(SYN): Compiling...
# Info: [44508]: Module work.mem_ctrl_wr_wbs(rtl_mem_ctrl_wr_wbs){generic map (reset_polarity_g => 0)}: Compiling...
# Info: [44838]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/mem_ctrl_wr_wbs.vhd", line 302: Macro Selcounter "selcounter_3_3_3_0_1_flatten" inferred for node "done_cnt".
# Info: [44508]: Module work.mem_ctrl_wr_wbm(rtl_mem_ctrl_wr_wbm){generic map (reset_polarity_g => 0 mode_g => 0 message_g => 1 img_hor_pixels_g => 640 img_ver_lines_g => 480)}: Compiling...
# Info: [44812]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/mem_ctrl_wr_wbm.vhd", line 481: Sharing register bank_switch with wr_cnt_en
# Info: [44838]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/mem_ctrl_wr_wbm.vhd", line 572: Macro Modgen_Counter "counter_dn_sload_aset_clock_cnt_en_0_9" inferred for node "ack_i_cnt".
# Info: [44838]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/mem_ctrl_wr_wbm.vhd", line 595: Macro Modgen_Counter "counter_up_sclear_aclear_clock_cnt_en_0_19" inferred for node "wr_cnt".
# Info: [44508]: Module work.mem_ctrl_wr(rtl_mem_ctrl_wr){generic map (reset_polarity_g => 0 mode_g => 0 message_g => 1 img_hor_pixels_g => 640 img_ver_lines_g => 480)}: Compiling...
# Info: [44508]: Module work.mem_mng_arbiter(rtl_mem_mng_arbiter){generic map (reset_polarity_g => 0)}: Compiling...
# Info: [44508]: Module work.altera_16to8_dc_ram(SYN): Compiling...
# Info: [44508]: Module work.mem_ctrl_rd_wbs(rtl_mem_ctrl_rd_wbs){generic map (reset_polarity_g => 0)}: Compiling...
# Info: [44838]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/mem_ctrl_rd_wbs.vhd", line 307: Macro Modgen_Counter "counter_up_sclear_aclear_clock_clk_en_cnt_en_0_10" inferred for node "ram_expect_adr".
# Info: [44508]: Module work.mem_ctrl_rd_wbm(rtl_mem_ctrl_rd_wbm){generic map (reset_polarity_g => 0 mode_g => 0 img_hor_pixels_g => 640 img_ver_lines_g => 480)}: Compiling...
# Info: [44838]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/mem_ctrl_rd_wbm.vhd", line 417: Macro Modgen_Counter "counter_dn_sload_aclear_clock_cnt_en_0_19" inferred for node "rd_cnt_i".
# Info: [44838]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/mem_ctrl_rd_wbm.vhd", line 528: Macro Modgen_Counter "counter_up_sload_sclear_aclear_clock_0_4" inferred for node "ram_delay_cnt".
# Info: [44838]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/mem_ctrl_rd_wbm.vhd", line 630: Macro Selcounter "selcounter_13_13_13_0_1_flatten" inferred for node "release_arb_cnt".
# Info: [44508]: Module work.mem_ctrl_rd(rtl_mem_ctrl_rd){generic map (reset_polarity_g => 0 mode_g => 0 img_hor_pixels_g => 640 img_ver_lines_g => 480)}: Compiling...
# Info: [44508]: Module work.gen_reg(rtl_gen_reg){generic map (reset_polarity_g => 0 width_g => 8 addr_en_g => true addr_val_g => 13 addr_width_g => 4 read_en_g => true write_en_g => true clear_on_read_g => false ...)}: Compiling...
# Info: [44508]: Module work.wbs_reg(rtl_wbs_reg){generic map (reset_polarity_g => 0 width_g => 8 addr_width_g => 4)}: Compiling...
# Info: [44508]: Module work.gen_reg(rtl_gen_reg){generic map (reset_polarity_g => 0 width_g => 8 addr_en_g => true addr_val_g => 4 addr_width_g => 4 read_en_g => true write_en_g => true clear_on_read_g => false ...)}: Compiling...
# Info: [44508]: Module work.gen_reg(rtl_gen_reg){generic map (reset_polarity_g => 0 width_g => 8 addr_en_g => true addr_val_g => 3 addr_width_g => 4 read_en_g => true write_en_g => true clear_on_read_g => false ...)}: Compiling...
# Info: [44508]: Module work.gen_reg(rtl_gen_reg){generic map (reset_polarity_g => 0 width_g => 8 addr_en_g => true addr_val_g => 2 addr_width_g => 4 read_en_g => true write_en_g => true clear_on_read_g => false ...)}: Compiling...
# Info: [44508]: Module work.mem_mng_top(rtl_mem_mng_top){generic map (reset_polarity_g => 0 mode_g => 0 message_g => 1 img_hor_pixels_g => 640 img_ver_lines_g => 480)}: Compiling...
# Info: [44508]: Module work.pixel_mng(rtl_pixel_mng){generic map (reset_polarity_g => 0 vsync_polarity_g => 1 screen_hor_pix_g => 800 hor_pixels_g => 640 ver_lines_g => 480 req_lines_g => 1)}: Compiling...
# Info: [44838]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/pixel_mng.vhd", line 338: Macro Modgen_Counter "counter_up_sclear_aclear_clock_clk_en_cnt_en_0_11" inferred for node "ack_err_cnt".
# Info: [44838]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/pixel_mng.vhd", line 378: Macro Modgen_Counter "counter_up_sclear_aclear_clock_cnt_en_0_19" inferred for node "pix_cnt".
# Info: [44838]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/pixel_mng.vhd", line 418: Macro Modgen_Counter "counter_up_sclear_aclear_clock_clk_en_cnt_en_0_10" inferred for node "rd_adr".
# Info: [44508]: Module work.SG_WBM_IF(rtl_SG_WBM_IF){generic map (read_length_g => 32)}: Compiling...
# Warning: [45702]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/SG_WBM_IF.vhd", line 161: Initial value for cnt[31:0] is ignored for synthesis. To allow initial value for synthesis, please set the attribute "allow_init_val" in HDL or enable the global support for initial value synthesis through "compile_initial_values" switch.
# Info: [44812]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/SG_WBM_IF.vhd", line 160: Sharing register wbm_tgc_o with wbm_we_o
# Info: [44838]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/SG_WBM_IF.vhd", line 399: Macro Modgen_Counter "counter_up_sclear_aclear_clock_cnt_en_0_11" inferred for node "ack_cnt".
# Info: [44508]: Module work.dc_fifo(SYN): Compiling...
# Info: [44508]: Module work.general_fifo(arc_general_fifo){generic map (reset_polarity_g => 0 width_g => 8 depth_g => 4864 log_depth_g => 13 almost_full_g => 8 almost_empty_g => 1)}: Compiling...
# Info: [44838]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/general_fifo.vhd", line 149: Macro Selcounter "selcounter_13_13_13_0_1_flatten" inferred for node "read_addr_dup".
# Info: [44838]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/general_fifo.vhd", line 211: Macro Modgen_Counter "counter_up_sclear_aclear_clock_cnt_en_0_13" inferred for node "write_addr".
# Info: [44838]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/general_fifo.vhd", line 220: Macro Modgen_Counter "counter_up_sclear_aclear_clock_cnt_en_0_13" inferred for node "read_addr".
# Info: [44508]: Module work.vesa_gen_ctrl(rtl_vesa_gen_ctrl){generic map (reset_polarity_g => 0 hsync_polarity_g => 1 vsync_polarity_g => 1 blank_polarity_g => 0 red_default_color_g => 0 green_default_color_g => 0 ...)}: Compiling...
# Info: [45308]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/vesa_gen_ctrl.vhd", line 348: The comparison operator has been optimized to constant 1.
# Info: [45308]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/vesa_gen_ctrl.vhd", line 349: The comparison operator has been optimized to constant 1.
# Info: [44838]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/vesa_gen_ctrl.vhd", line 212: Macro Selcounter "selcounter_10_10_10_0_1_flatten" inferred for node "vcnt".
# Info: [44838]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/vesa_gen_ctrl.vhd", line 216: Macro Selcounter "selcounter_11_11_11_0_1_flatten" inferred for node "hcnt".
# Info: [44508]: Module work.synthetic_frame_generator(rtl_synthetic_frame_generator){generic map (reset_polarity_g => 0 hsync_polarity_g => 1 vsync_polarity_g => 1 change_frame_clk_g => 120000000 hor_pres_pixels_g => 640 ...)}: Compiling...
# Info: [44812]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/synthetic_frame_generator.vhd", line 105: Sharing register frame_state_fsm[1] (Encoded FSM State Variable for frame_state) with left_frame[4]
# Info: [44812]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/synthetic_frame_generator.vhd", line 105: Sharing register frame_state_fsm[1] (Encoded FSM State Variable for frame_state) with left_frame[6]
# Info: [44812]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/synthetic_frame_generator.vhd", line 105: Sharing register left_frame[5] with left_frame[7]
# Info: [44812]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/synthetic_frame_generator.vhd", line 105: Sharing register frame_state_fsm[1] (Encoded FSM State Variable for frame_state) with upper_frame[2]
# Info: [44812]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/synthetic_frame_generator.vhd", line 105: Sharing register upper_frame[3] with upper_frame[4]
# Info: [44812]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/synthetic_frame_generator.vhd", line 105: Sharing register upper_frame[3] with upper_frame[5]
# Info: [44812]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/synthetic_frame_generator.vhd", line 105: Sharing register frame_state_fsm[1] (Encoded FSM State Variable for frame_state) with right_frame[4]
# Info: [44812]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/synthetic_frame_generator.vhd", line 105: Sharing register frame_state_fsm[1] (Encoded FSM State Variable for frame_state) with right_frame[6]
# Info: [44812]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/synthetic_frame_generator.vhd", line 105: Sharing register right_frame[5] with right_frame[7]
# Info: [44812]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/synthetic_frame_generator.vhd", line 105: Sharing register frame_state_fsm[1] (Encoded FSM State Variable for frame_state) with lower_frame[2]
# Info: [44812]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/synthetic_frame_generator.vhd", line 105: Sharing register lower_frame[3] with lower_frame[4]
# Info: [44812]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/synthetic_frame_generator.vhd", line 105: Sharing register lower_frame[3] with lower_frame[5]
# Info: [44838]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/synthetic_frame_generator.vhd", line 93: Macro Modgen_Counter "counter_up_sclear_aclear_clock_0_27" inferred for node "frame_cnt".
# Info: [44838]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/synthetic_frame_generator.vhd", line 179: Macro Modgen_Counter "counter_up_sclear_aclear_clock_cnt_en_0_9" inferred for node "vcnt".
# Info: [44838]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/synthetic_frame_generator.vhd", line 189: Macro Modgen_Counter "counter_up_sclear_aclear_clock_cnt_en_0_10" inferred for node "hcnt".
# Info: [44508]: Module work.gen_reg(rtl_gen_reg){generic map (reset_polarity_g => 0 width_g => 8 addr_en_g => true addr_val_g => 14 addr_width_g => 10 read_en_g => true write_en_g => true clear_on_read_g => false ...)}: Compiling...
# Info: [44508]: Module work.gen_reg(rtl_gen_reg){generic map (reset_polarity_g => 0 width_g => 8 addr_en_g => true addr_val_g => 7 addr_width_g => 10 read_en_g => true write_en_g => true clear_on_read_g => false ...)}: Compiling...
# Info: [44508]: Module work.gen_reg(rtl_gen_reg){generic map (reset_polarity_g => 0 width_g => 8 addr_en_g => true addr_val_g => 8 addr_width_g => 10 read_en_g => true write_en_g => true clear_on_read_g => false ...)}: Compiling...
# Info: [44508]: Module work.gen_reg(rtl_gen_reg){generic map (reset_polarity_g => 0 width_g => 8 addr_en_g => true addr_val_g => 16 addr_width_g => 10 read_en_g => true write_en_g => true clear_on_read_g => false ...)}: Compiling...
# Info: [44508]: Module work.gen_reg(rtl_gen_reg){generic map (reset_polarity_g => 0 width_g => 8 addr_en_g => true addr_val_g => 1 addr_width_g => 10 read_en_g => true write_en_g => true clear_on_read_g => false ...)}: Compiling...
# Info: [44508]: Module work.wbs_reg(rtl_wbs_reg){generic map (reset_polarity_g => 0 width_g => 8 addr_width_g => 10)}: Compiling...
# Info: [44508]: Module work.opcode_unite(opcode_unite_rtl): Compiling...
# Info: [44508]: Module work.general_fifo(arc_general_fifo){generic map (reset_polarity_g => 0 width_g => 24 depth_g => 400 log_depth_g => 9 almost_full_g => 8 almost_empty_g => 1)}: Compiling...
# Info: [44838]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/general_fifo.vhd", line 149: Macro Selcounter "selcounter_9_9_9_0_1_flatten" inferred for node "read_addr_dup".
# Info: [44838]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/general_fifo.vhd", line 211: Macro Modgen_Counter "counter_up_sclear_aclear_clock_cnt_en_0_9" inferred for node "write_addr".
# Info: [44838]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/general_fifo.vhd", line 220: Macro Modgen_Counter "counter_up_sclear_aclear_clock_cnt_en_0_9" inferred for node "read_addr".
# Info: [44508]: Module work.opcode_store(opcode_store_rtl): Compiling...
# Info: [44838]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/opcode_store.vhd", line 218: Macro Modgen_Counter "counter_up_sclear_aclear_clock_clk_en_0_10" inferred for node "counter".
# Info: [44508]: Module work.RAM_300(RAM_300_rtl): Compiling...
# Info: [44508]: Module work.manager(manager_rtl){generic map (sym_row_g => 15 sym_col_g => 20 inside_row_g => 32 sdram_burst_g => 16 hor_active_pixels_g => 640 ver_active_lines_g => 480 hor_left_border_g => 0 ...)}: Compiling...
# Warning: [45702]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/manager.vhd", line 118: Initial value for req_in_trg_counter[31:0] is ignored for synthesis. To allow initial value for synthesis, please set the attribute "allow_init_val" in HDL or enable the global support for initial value synthesis through "compile_initial_values" switch.
# Info: [44838]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/manager.vhd", line 196: Macro Modgen_Counter "counter_up_sload_aclear_clock_cnt_en_0_10" inferred for node "req_cnt".
# Info: [44838]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/manager.vhd", line 365: Macro Modgen_Counter "counter_up_sclear_aclear_clock_cnt_en_0_8" inferred for node "sdram_wait_counter_tmp".
# Info: [44838]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/manager.vhd", line 371: Macro Modgen_Counter "counter_up_sclear_aclear_clock_cnt_en_0_8" inferred for node "sdram_wait_counter".
# Info: [44838]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/manager.vhd", line 403: Macro Modgen_Counter "counter_up_sload_sclear_aclear_clock_cnt_en_0_5" inferred for node "sym_col".
# Info: [44838]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/manager.vhd", line 414: Macro Modgen_Counter "counter_up_sload_sclear_aclear_clock_clk_en_0_6" inferred for node "inside_row".
# Info: [44838]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/manager.vhd", line 415: Macro Modgen_Counter "counter_up_sclear_aclear_clock_cnt_en_0_11" inferred for node "row_count".
# Info: [44838]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/manager.vhd", line 418: Macro Modgen_Counter "counter_up_sload_sclear_aclear_clock_clk_en_0_4" inferred for node "sym_row".
# Info: [44508]: Module work.general_fifo(arc_general_fifo){generic map (reset_polarity_g => 0 width_g => 8 depth_g => 640 log_depth_g => 10 almost_full_g => 8 almost_empty_g => 1)}: Compiling...
# Info: [44838]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/general_fifo.vhd", line 149: Macro Selcounter "selcounter_10_10_10_0_1_flatten" inferred for node "read_addr_dup".
# Info: [44838]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/general_fifo.vhd", line 211: Macro Modgen_Counter "counter_up_sclear_aclear_clock_cnt_en_0_10" inferred for node "write_addr".
# Info: [44838]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/general_fifo.vhd", line 220: Macro Modgen_Counter "counter_up_sclear_aclear_clock_cnt_en_0_10" inferred for node "read_addr".
# Info: [44508]: Module work.mux2(mux2_rtl){generic map (width_g => 8)}: Compiling...
# Info: [44508]: Module work.x_y_location(x_y_location_rtl){generic map (hor_width_g => 5 ver_width_g => 4 reset_polarity_g => 0 hor_max_value_g => 19 ver_max_value_g => 14)}: Compiling...
# Info: [44508]: Module work.update_upon_vsync(update_upon_vsync_rtl){generic map (hor_width_g => 5 ver_width_g => 4 reset_polarity_g => 0)}: Compiling...
# Info: [44508]: Module work.x_y_location_top(x_y_location_top_rtl){generic map (hor_width_g => 5 ver_width_g => 4 reset_polarity_g => 0 hor_max_value_g => 19 ver_max_value_g => 14)}: Compiling...
# Info: [44508]: Module work.debouncer(debouncer_rtl){generic map (max_value_g => 50000000 reset_polarity_g => 0)}: Compiling...
# Info: [44838]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/debouncer.vhd", line 59: Macro Modgen_Counter "counter_up_sclear_aclear_clock_0_26" inferred for node "int_count".
# Info: [44508]: Module work.navigator(navigator_rtl){generic map (hor_width_g => 5 ver_width_g => 4 reset_polarity_g => 0 hor_max_value_g => 19 ver_max_value_g => 14 max_value_g => 50000000)}: Compiling...
# Info: [44508]: Module work.Symbol_Generator_Top(rtl_Symbol_Generator_Top){generic map (hor_active_pixels_g => 640 ver_active_lines_g => 480 hor_left_border_g => 0 hor_right_border_g => 0 hor_back_porch_g => 48 ...)}: Compiling...
# Info: [44508]: Module work.disp_ctrl_top(rtl_disp_ctrl_top){generic map (reset_polarity_g => 0 hsync_polarity_g => 1 vsync_polarity_g => 1 blank_polarity_g => 0 red_default_color_g => 0 green_default_color_g => 0 ...)}: Compiling...
# Info: [44812]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/disp_ctrl_top.vhd", line 1319: Sharing register left_frame_rg_d1[4] with left_frame_rg_d1[6]
# Info: [44812]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/disp_ctrl_top.vhd", line 1319: Sharing register left_frame_rg_d1[6] with right_frame_rg_d1[4]
# Info: [44812]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/disp_ctrl_top.vhd", line 1319: Sharing register right_frame_rg_d1[4] with right_frame_rg_d1[6]
# Info: [44812]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/disp_ctrl_top.vhd", line 1319: Sharing register left_frame_rg_d2[4] with left_frame_rg_d2[6]
# Info: [44812]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/disp_ctrl_top.vhd", line 1319: Sharing register left_frame_rg_d2[4] with right_frame_rg_d2[4]
# Info: [44812]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/disp_ctrl_top.vhd", line 1319: Sharing register left_frame_rg_d2[4] with right_frame_rg_d2[6]
# Info: [44838]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/disp_ctrl_top.vhd", line 1356: Macro Add_Sub "M_RTLSIM_ADD_SUB_10" inferred for node "op_cnt".
# Info: [44508]: Module work.sdram_controller(rtl_sdram_controller){generic map (reset_polarity_g => 0)}: Compiling...
# Info: [44812]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/sdram_controller.vhd", line 640: Sharing register dram_ldqm with dram_udqm
# Info: [44838]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/sdram_controller.vhd", line 235: Macro Modgen_Counter "counter_dn_sload_aclear_clock_cnt_en_0_15" inferred for node "wait_200us_cntr".
# Info: [44838]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/sdram_controller.vhd", line 245: Macro Modgen_Counter "counter_dn_sload_aclear_clock_cnt_en_0_12" inferred for node "rfsh_int_cntr".
# Info: [44838]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/sdram_controller.vhd", line 252: Macro Modgen_Counter "counter_dn_sload_aclear_clock_cnt_en_0_4" inferred for node "tRC_cntr".
# Info: [44838]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/sdram_controller.vhd", line 328: Macro Modgen_Counter "counter_up_aclear_clock_cnt_en_0_4" inferred for node "init_pre_cntr".
# Info: [44508]: Module work.uart_rx(arc_uart_rx){generic map (parity_en_g => 0 parity_odd_g => false uart_idle_g => 1 baudrate_g => 115200 clkrate_g => 100000000 databits_g => 8 reset_polarity_g => 0)}: Compiling...
# Info: [45308]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/uart_rx.vhd", line 190: The comparison operator has been optimized to constant 1.
# Info: [44508]: Module work.mp_dec(rtl_mp_dec){generic map (reset_polarity_g => 0 len_dec1_g => true sof_d_g => 1 type_d_g => 1 addr_d_g => 2 len_d_g => 2 crc_d_g => 1 eof_d_g => 1 sof_val_g => 100 eof_val_g => 200 width_g => 8)}: Compiling...
# Info: [44812]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/mp_dec.vhd", line 326: Sharing register eof_blk[7] with eof_blk[6]
# Info: [44812]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/mp_dec.vhd", line 326: Sharing register eof_blk[7] with eof_blk[3]
# Info: [44838]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/mp_dec.vhd", line 367: Macro Modgen_Counter "counter_up_sclear_aclear_clock_cnt_en_0_16" inferred for node "w_addr".
# Info: [44508]: Module work.ram_simple(arc_ram_simple){generic map (reset_polarity_g => 0 width_in_g => 8 addr_bits_g => 10)}: Compiling...
# Info: [44508]: Module work.checksum_calc(arc_checksum_calc){generic map (reset_polarity_g => 0 signed_checksum_g => false checksum_init_val_g => 0 checksum_out_width_g => 8 data_width_g => 8)}: Compiling...
# Info: [44508]: Module work.rx_path(rtl_rx_path){generic map (reset_polarity_g => 0 len_dec1_g => true sof_d_g => 1 type_d_g => 1 addr_d_g => 2 len_d_g => 2 crc_d_g => 1 eof_d_g => 1 sof_val_g => 100 eof_val_g => 200 ...)}: Compiling...
# Info: [44838]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/rx_path.vhd", line 606: Macro Selcounter "selcounter_11_11_11_0_1_flatten" inferred for node "ack_i_cnt".
# Info: [44508]: Module work.uart_tx(arc_uart_tx){generic map (parity_en_g => 1 parity_odd_g => false uart_idle_g => 1 baudrate_g => 115200 clkrate_g => 100000000 databits_g => 8 reset_polarity_g => 0)}: Compiling...
# Info: [44838]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/uart_tx.vhd", line 99: Macro Selcounter "selcounter_10_10_10_0_1_flatten" inferred for node "sample_cnt".
# Info: [44838]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/uart_tx.vhd", line 153: Macro Modgen_Counter "counter_up_sclear_aclear_clock_clk_en_0_4" inferred for node "pos_cnt".
# Info: [44508]: Module work.mp_enc(rtl_mp_enc){generic map (reset_polarity_g => 0 len_dec1_g => true sof_d_g => 1 type_d_g => 1 addr_d_g => 1 len_d_g => 2 crc_d_g => 1 eof_d_g => 1 sof_val_g => 100 eof_val_g => 200 width_g => 8)}: Compiling...
# Info: [44812]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/mp_enc.vhd", line 172: Sharing register sof_blk[2] with eof_blk[3]
# Info: [44812]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/mp_enc.vhd", line 172: Sharing register sof_blk[2] with sof_blk[5]
# Info: [44812]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/mp_enc.vhd", line 172: Sharing register sof_blk[2] with sof_blk[6]
# Info: [44812]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/mp_enc.vhd", line 172: Sharing register sof_blk[2] with eof_blk[6]
# Info: [44812]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/mp_enc.vhd", line 172: Sharing register sof_blk[2] with eof_blk[7]
# Info: [44508]: Module work.general_fifo(arc_general_fifo){generic map (reset_polarity_g => 0 width_g => 8 depth_g => 9 log_depth_g => 4 almost_full_g => 8 almost_empty_g => 1)}: Compiling...
# Info: [44838]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/general_fifo.vhd", line 149: Macro Selcounter "selcounter_4_4_4_0_1_flatten" inferred for node "read_addr_dup".
# Info: [44838]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/general_fifo.vhd", line 211: Macro Modgen_Counter "counter_up_sclear_aclear_clock_cnt_en_0_4" inferred for node "write_addr".
# Info: [44838]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/general_fifo.vhd", line 220: Macro Modgen_Counter "counter_up_sclear_aclear_clock_cnt_en_0_4" inferred for node "read_addr".
# Info: [44508]: Module work.gen_reg(rtl_gen_reg){generic map (reset_polarity_g => 0 width_g => 8 addr_en_g => true addr_val_g => 15 addr_width_g => 4 read_en_g => true write_en_g => true clear_on_read_g => false ...)}: Compiling...
# Info: [45308]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/gen_reg.vhd", line 118: The comparison operator has been optimized to constant 1.
# Info: [44508]: Module work.gen_reg(rtl_gen_reg){generic map (reset_polarity_g => 0 width_g => 8 addr_en_g => true addr_val_g => 11 addr_width_g => 4 read_en_g => true write_en_g => true clear_on_read_g => false ...)}: Compiling...
# Info: [44508]: Module work.gen_reg(rtl_gen_reg){generic map (reset_polarity_g => 0 width_g => 8 addr_en_g => true addr_val_g => 12 addr_width_g => 4 read_en_g => true write_en_g => true clear_on_read_g => true ...)}: Compiling...
# Info: [44508]: Module work.tx_path_wbm(rtl_tx_path_wbm){generic map (reset_polarity_g => 0 data_width_g => 8 addr_width_g => 10)}: Compiling...
# Info: [44838]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/tx_path_wbm.vhd", line 190: Macro Modgen_Counter "counter_up_sload_sclear_aclear_clock_clk_en_cnt_en_0_10" inferred for node "cur_rd_addr".
# Info: [44838]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/tx_path_wbm.vhd", line 191: Macro Modgen_Counter "counter_up_sclear_aclear_clock_clk_en_cnt_en_0_10" inferred for node "ram_in_addr_i".
# Info: [44838]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/tx_path_wbm.vhd", line 244: Macro Add_Sub "M_RTLSIM_ADD_3_11" inferred for node "ack_i_cnt".
# Info: [44508]: Module work.gen_reg(rtl_gen_reg){generic map (reset_polarity_g => 0 width_g => 8 addr_en_g => true addr_val_g => 1E1 addr_width_g => 4 read_en_g => true write_en_g => true clear_on_read_g => false ...)}: Compiling...
# Info: [44508]: Module work.gen_reg(rtl_gen_reg){generic map (reset_polarity_g => 0 width_g => 8 addr_en_g => true addr_val_g => 9 addr_width_g => 4 read_en_g => true write_en_g => true clear_on_read_g => false ...)}: Compiling...
# Info: [44508]: Module work.tx_path(arc_tx_path){generic map (reset_polarity_g => 0 len_dec1_g => true sof_d_g => 1 type_d_g => 1 addr_d_g => 1 len_d_g => 2 crc_d_g => 1 eof_d_g => 1 sof_val_g => 100 eof_val_g => 200 ...)}: Compiling...
# Info: [44508]: Module work.led(led_rtl){generic map (reset_polarity_g => 0 timer_freq_g => 1 clk_freq_g => 100000000)}: Compiling...
# Info: [44838]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/led.vhd", line 72: Macro Modgen_Counter "counter_up_sclear_aclear_clock_0_27" inferred for node "timer_counter".
# Info: [44508]: Module work.mds_top(rtl_mds_top){generic map (sys_clk_g => 100000000 baudrate_g => 115200)}: Compiling...
# Info: [44508]: Module work.hexss(arc_hexss): Compiling...
# Info: [44523]: Root Module work.top_synthesis(top_synthesis_rtl){generic map (sys_clk_g => 100000000 baudrate_g => 115200 reset_polarity_g => 0)}: Compiling...
# Info: [45309]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/intercon.vhd", line 165: Optimizing state bit(s) wbs_gnt to constant 0
# Info: [45309]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/mem_ctrl_wr.vhd", line 353: Optimizing state bit(s) type_reg_wbm_d2[0] to constant 0
# Info: [45309]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/SG_WBM_IF.vhd", line 160: Optimizing state bit(s) wbm_tga_o[9:6] to constant 0
# Info: [45309]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/SG_WBM_IF.vhd", line 160: Optimizing state bit(s) wbm_tga_o[4:2] to constant 0
# Info: [45309]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/SG_WBM_IF.vhd", line 160: Optimizing state bit(s) wbm_tga_o[0] to constant 0
# Info: [45309]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/synthetic_frame_generator.vhd", line 105: Optimizing state bit(s) left_frame[9:8] to constant 0
# Info: [45309]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/synthetic_frame_generator.vhd", line 105: Optimizing state bit(s) left_frame[3:0] to constant 0
# Info: [45309]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/synthetic_frame_generator.vhd", line 105: Optimizing state bit(s) upper_frame[9:7] to constant 0
# Info: [45309]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/synthetic_frame_generator.vhd", line 105: Optimizing state bit(s) upper_frame[1:0] to constant 0
# Info: [45309]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/synthetic_frame_generator.vhd", line 105: Optimizing state bit(s) right_frame[9:8] to constant 0
# Info: [45309]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/synthetic_frame_generator.vhd", line 105: Optimizing state bit(s) right_frame[3:0] to constant 0
# Info: [45309]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/synthetic_frame_generator.vhd", line 105: Optimizing state bit(s) lower_frame[9:7] to constant 0
# Info: [45309]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/synthetic_frame_generator.vhd", line 105: Optimizing state bit(s) lower_frame[1:0] to constant 0
# Info: [45193]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/gen_reg.vhd", line 53: Net addr[1:0] is unused after optimization
# Info: [45193]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/opcode_store.vhd", line 37: Net op_cnt[9:0] is unused after optimization
# Info: [45307]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/manager.vhd", line 452: The driving logic for the net ram_addr_rd[8:0] has been moved across hierarchy due to cross-hierarchy optimization
# Info: [45309]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/manager.vhd", line 452: Optimizing state bit(s) sdram_addr_rd[23:22] to constant 0
# Info: [45309]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/manager.vhd", line 452: Optimizing state bit(s) sdram_addr_rd[3:0] to constant 0
# Info: [45309]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/disp_ctrl_top.vhd", line 1319: Optimizing state bit(s) left_frame_rg_d1[9:7] to constant 0
# Info: [45309]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/disp_ctrl_top.vhd", line 1319: Optimizing state bit(s) left_frame_rg_d1[5] to constant 0
# Info: [45309]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/disp_ctrl_top.vhd", line 1319: Optimizing state bit(s) left_frame_rg_d1[3:0] to constant 0
# Info: [45309]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/disp_ctrl_top.vhd", line 1319: Optimizing state bit(s) right_frame_rg_d2[9:7] to constant 0
# Info: [45309]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/disp_ctrl_top.vhd", line 1319: Optimizing state bit(s) right_frame_rg_d2[5] to constant 0
# Info: [45309]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/disp_ctrl_top.vhd", line 1319: Optimizing state bit(s) right_frame_rg_d2[3:0] to constant 0
# Info: [45309]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/disp_ctrl_top.vhd", line 1319: Optimizing state bit(s) upper_frame_rg_d1[9:8] to constant 0
# Info: [45309]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/disp_ctrl_top.vhd", line 1319: Optimizing state bit(s) right_frame_rg_d1[9:7] to constant 0
# Info: [45309]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/disp_ctrl_top.vhd", line 1319: Optimizing state bit(s) right_frame_rg_d1[5] to constant 0
# Info: [45309]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/disp_ctrl_top.vhd", line 1319: Optimizing state bit(s) right_frame_rg_d1[3:0] to constant 0
# Info: [45309]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/disp_ctrl_top.vhd", line 1319: Optimizing state bit(s) lower_frame_rg_d1[9:8] to constant 0
# Info: [45309]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/disp_ctrl_top.vhd", line 1319: Optimizing state bit(s) left_frame_rg_d2[9:7] to constant 0
# Info: [45309]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/disp_ctrl_top.vhd", line 1319: Optimizing state bit(s) left_frame_rg_d2[5] to constant 0
# Info: [45309]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/disp_ctrl_top.vhd", line 1319: Optimizing state bit(s) left_frame_rg_d2[3:0] to constant 0
# Info: [45309]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/disp_ctrl_top.vhd", line 1319: Optimizing state bit(s) upper_frame_rg_d2[9:8] to constant 0
# Info: [45309]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/disp_ctrl_top.vhd", line 1319: Optimizing state bit(s) lower_frame_rg_d2[9:8] to constant 0
# Info: [45309]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/uart_rx.vhd", line 117: Optimizing state bit(s) parity_err to constant 0
# Info: [45309]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/mp_dec.vhd", line 326: Optimizing state bit(s) eof_blk[5:4] to constant 0
# Info: [45309]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/mp_dec.vhd", line 326: Optimizing state bit(s) eof_blk[2:0] to constant 0
# Info: [45309]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/mp_enc.vhd", line 172: Optimizing state bit(s) eof_blk[5:4] to constant 0
# Info: [45309]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/mp_enc.vhd", line 172: Optimizing state bit(s) eof_blk[2:0] to constant 0
# Info: [45307]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/mp_enc.vhd", line 158: The driving logic for the net read_addr[9:0] has been moved across hierarchy due to cross-hierarchy optimization
# Info: [45309]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/mp_enc.vhd", line 172: Optimizing state bit(s) sof_blk[7] to constant 0
# Info: [45309]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/mp_enc.vhd", line 172: Optimizing state bit(s) sof_blk[4:3] to constant 0
# Info: [45309]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/mp_enc.vhd", line 172: Optimizing state bit(s) sof_blk[1:0] to constant 0
# Info: [45307]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/ram_simple.vhd", line 96: The driving logic for the net data_out[7:0] has been moved across hierarchy due to cross-hierarchy optimization
# Info: [45193]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/gen_reg.vhd", line 62: Net rd_en is unused after optimization
# Info: [44846]: Rebalanced Expression Tree...
# Info: [44842]: Compilation successfully completed.
# Info: [44841]: Counter Inferencing === Detected : 88, Inferred (Modgen/Selcounter/AddSub) : 51 (38 / 10 / 2), AcrossDH (Merged/Not-Merged) : (0 / 1), Not-Inferred (Acrossdh/Attempted) : (0 / 5), Local Vars : 32 ===
# Info: [44856]: Total lines of RTL compiled: 18893.
# Info: [44835]: Total CPU time for compilation: 13.6 secs.
# Info: [44513]: Overall running time for compilation: 15.0 secs.
# Warning: [4559]: Found black-box: work.dcfifo_RTLC_LONGENTBBox2; "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/dc_fifo.vhd", line 68:.
# Warning: [4559]: Found black-box: work.altsyncram_RTLC_LONGENTBBox1; "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/altera_16to8_dc_ram.vhd", line 62:.
# Warning: [4559]: Found black-box: work.altsyncram_RTLC_LONGENTBBox0; "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/altera_8to16_dc_ram.vhd", line 62:.
# Info: [654]: Current working directory: P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/project_1_impl_1.
# Info: [15329]: Doing rtl optimizations.
# Info: [9029]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/mem_ctrl_rd_wbm.vhd", line 630: : Inferred selective counter Instance 'instance:mds_top_inst.mem_mng_inst.mem_ctrl_rd_inst.wbm_inst.ix127' of type 'cell:selcounter_13_13_13_0_0_dn'
# Info: [9028]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/opcode_store.vhd", line 253: : Inferred selective adder Instance 'instance:mds_top_inst.disp_ctrl_inst.Symbol_Generator_Top_inst.opcode_store_inst.ix0' of type 'cell:seladd_7_7_7_0_0'
# Info: [9028]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/manager.vhd", line 463: : Inferred selective adder Instance 'instance:mds_top_inst.disp_ctrl_inst.Symbol_Generator_Top_inst.manager_inst.ix33' of type 'cell:seladd_7_7_7_0_0'
# Info: [657]: Finished compiling design.
compile
# COMMAND: synthesize
# Info: [654]: Current working directory: P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/project_1_impl_1.
# Info: [4557]: instance:global_nets_inst.clk_blk_inst.pll_inst Instance is flattened in hierarchical block view:.work.clk_blk_top.rtl_clk_blk_top.
# Info: [4557]: instance:global_nets_inst.reset_blk_inst.rst_deb_inst Instance is flattened in hierarchical block view:.work.reset_blk_top_0.rtl_reset_blk_top.
# Info: [4557]: instance:global_nets_inst.clk_blk_inst Instance is flattened in hierarchical block view:.work.global_nets_top_0.rtl_global_nets_top.
# Info: [4557]: instance:global_nets_inst.reset_blk_inst Instance is flattened in hierarchical block view:.work.global_nets_top_0.rtl_global_nets_top.
# Info: [4557]: instance:mds_top_inst.mem_mng_inst.mem_ctrl_wr_inst.ram1_inst Instance is flattened in hierarchical block view:.work.mem_ctrl_wr_0_0_1_640_480.rtl_mem_ctrl_wr_unfold_3766.
# Info: [4557]: instance:mds_top_inst.mem_mng_inst.mem_ctrl_wr_inst.wbs_inst Instance is flattened in hierarchical block view:.work.mem_ctrl_wr_0_0_1_640_480.rtl_mem_ctrl_wr_unfold_3766.
# Info: [4557]: instance:mds_top_inst.mem_mng_inst.mem_ctrl_wr_inst.wbm_inst Instance is flattened in hierarchical block view:.work.mem_ctrl_wr_0_0_1_640_480.rtl_mem_ctrl_wr_unfold_3766.
# Info: [4557]: instance:mds_top_inst.mem_mng_inst.mem_ctrl_rd_inst.ram1_inst Instance is flattened in hierarchical block view:.work.mem_ctrl_rd_0_0_640_480.rtl_mem_ctrl_rd_unfold_3728.
# Info: [4557]: instance:mds_top_inst.mem_mng_inst.mem_ctrl_rd_inst.wbs_inst Instance is flattened in hierarchical block view:.work.mem_ctrl_rd_0_0_640_480.rtl_mem_ctrl_rd_unfold_3728.
# Info: [4557]: instance:mds_top_inst.mem_mng_inst.mem_ctrl_rd_inst.wbm_inst Instance is flattened in hierarchical block view:.work.mem_ctrl_rd_0_0_640_480.rtl_mem_ctrl_rd_unfold_3728.
# Info: [4557]: instance:mds_top_inst.mem_mng_inst.wbs_reg_inst Instance is flattened in hierarchical block view:.work.mem_mng_top_0_0_1_640_480.rtl_mem_mng_top_unfold_3052.
# Info: [4557]: instance:mds_top_inst.mem_mng_inst.dbg_reg_generate_1_gen_reg_dbg_inst Instance is flattened in hierarchical block view:.work.mem_mng_top_0_0_1_640_480.rtl_mem_mng_top_unfold_3052.
# Info: [4557]: instance:mds_top_inst.mem_mng_inst.gen_reg_type_inst Instance is flattened in hierarchical block view:.work.mem_mng_top_0_0_1_640_480.rtl_mem_mng_top_unfold_3052.
# Info: [4557]: instance:mds_top_inst.mem_mng_inst.dbg_reg_generate_2_gen_reg_dbg_inst Instance is flattened in hierarchical block view:.work.mem_mng_top_0_0_1_640_480.rtl_mem_mng_top_unfold_3052.
# Info: [4557]: instance:mds_top_inst.mem_mng_inst.dbg_reg_generate_0_gen_reg_dbg_inst Instance is flattened in hierarchical block view:.work.mem_mng_top_0_0_1_640_480.rtl_mem_mng_top_unfold_3052.
# Info: [4557]: instance:mds_top_inst.mem_mng_inst.arbiter_inst Instance is flattened in hierarchical block view:.work.mem_mng_top_0_0_1_640_480.rtl_mem_mng_top_unfold_3052.
# Info: [4557]: instance:mds_top_inst.mem_mng_inst.mem_ctrl_wr_inst Instance is flattened in hierarchical block view:.work.mem_mng_top_0_0_1_640_480.rtl_mem_mng_top_unfold_3052.
# Info: [4557]: instance:mds_top_inst.mem_mng_inst.mem_ctrl_rd_inst Instance is flattened in hierarchical block view:.work.mem_mng_top_0_0_1_640_480.rtl_mem_mng_top_unfold_3052.
# Info: [4557]: instance:mds_top_inst.disp_ctrl_inst.Symbol_Generator_Top_inst.opcode_store_inst.general_fifo_inst Instance is flattened in hierarchical block view:.work.opcode_store.opcode_store_rtl_unfold_5636.
# Info: [4557]: instance:mds_top_inst.disp_ctrl_inst.Symbol_Generator_Top_inst.navigator_inst.x_y_location_top_inst.update_upon_vsync_inst Instance is flattened in hierarchical block view:.work.x_y_location_top_5_4_0_19_14.x_y_location_top_rtl.
# Info: [4557]: instance:mds_top_inst.disp_ctrl_inst.Symbol_Generator_Top_inst.navigator_inst.x_y_location_top_inst.x_y_location_inst Instance is flattened in hierarchical block view:.work.x_y_location_top_5_4_0_19_14.x_y_location_top_rtl.
# Info: [4557]: instance:mds_top_inst.disp_ctrl_inst.Symbol_Generator_Top_inst.navigator_inst.right_debouncer_inst Instance is flattened in hierarchical block view:.work.navigator_5_4_0_19_14_50000000.navigator_rtl.
# Info: [4557]: instance:mds_top_inst.disp_ctrl_inst.Symbol_Generator_Top_inst.navigator_inst.left_debouncer_inst Instance is flattened in hierarchical block view:.work.navigator_5_4_0_19_14_50000000.navigator_rtl.
# Info: [4557]: instance:mds_top_inst.disp_ctrl_inst.Symbol_Generator_Top_inst.navigator_inst.up_debouncer_inst Instance is flattened in hierarchical block view:.work.navigator_5_4_0_19_14_50000000.navigator_rtl.
# Info: [4557]: instance:mds_top_inst.disp_ctrl_inst.Symbol_Generator_Top_inst.navigator_inst.down_debouncer_inst Instance is flattened in hierarchical block view:.work.navigator_5_4_0_19_14_50000000.navigator_rtl.
# Info: [4557]: instance:mds_top_inst.disp_ctrl_inst.Symbol_Generator_Top_inst.navigator_inst.x_y_location_top_inst Instance is flattened in hierarchical block view:.work.navigator_5_4_0_19_14_50000000.navigator_rtl.
# Info: [4557]: instance:mds_top_inst.disp_ctrl_inst.Symbol_Generator_Top_inst.mux2_inst Instance is flattened in hierarchical block view:.work.Symbol_Generator_Top_640_480_0_0_48_16_96_0_0_31_11_2_5_4_0_50000000.rtl_Symbol_Generator_Top_unfold_5276.
# Info: [4557]: instance:mds_top_inst.disp_ctrl_inst.Symbol_Generator_Top_inst.opcode_unite_inst Instance is flattened in hierarchical block view:.work.Symbol_Generator_Top_640_480_0_0_48_16_96_0_0_31_11_2_5_4_0_50000000.rtl_Symbol_Generator_Top_unfold_5276.
# Info: [4557]: instance:mds_top_inst.disp_ctrl_inst.Symbol_Generator_Top_inst.fifo_A Instance is flattened in hierarchical block view:.work.Symbol_Generator_Top_640_480_0_0_48_16_96_0_0_31_11_2_5_4_0_50000000.rtl_Symbol_Generator_Top_unfold_5276.
# Info: [4557]: instance:mds_top_inst.disp_ctrl_inst.Symbol_Generator_Top_inst.fifo_B Instance is flattened in hierarchical block view:.work.Symbol_Generator_Top_640_480_0_0_48_16_96_0_0_31_11_2_5_4_0_50000000.rtl_Symbol_Generator_Top_unfold_5276.
# Info: [4557]: instance:mds_top_inst.disp_ctrl_inst.Symbol_Generator_Top_inst.opcode_store_inst Instance is flattened in hierarchical block view:.work.Symbol_Generator_Top_640_480_0_0_48_16_96_0_0_31_11_2_5_4_0_50000000.rtl_Symbol_Generator_Top_unfold_5276.
# Info: [4557]: instance:mds_top_inst.disp_ctrl_inst.Symbol_Generator_Top_inst.manager_inst Instance is flattened in hierarchical block view:.work.Symbol_Generator_Top_640_480_0_0_48_16_96_0_0_31_11_2_5_4_0_50000000.rtl_Symbol_Generator_Top_unfold_5276.
# Info: [4557]: instance:mds_top_inst.disp_ctrl_inst.Symbol_Generator_Top_inst.navigator_inst Instance is flattened in hierarchical block view:.work.Symbol_Generator_Top_640_480_0_0_48_16_96_0_0_31_11_2_5_4_0_50000000.rtl_Symbol_Generator_Top_unfold_5276.
# Info: [4557]: instance:mds_top_inst.disp_ctrl_inst.pixel_mng_inst Instance is flattened in hierarchical block view:.work.disp_ctrl_top_RTLC_LONGENT4.rtl_disp_ctrl_top_unfold_3380.
# Info: [4557]: instance:mds_top_inst.disp_ctrl_inst.dc_fifo_inst Instance is flattened in hierarchical block view:.work.disp_ctrl_top_RTLC_LONGENT4.rtl_disp_ctrl_top_unfold_3380.
# Info: [4557]: instance:mds_top_inst.disp_ctrl_inst.wbs_reg_inst Instance is flattened in hierarchical block view:.work.disp_ctrl_top_RTLC_LONGENT4.rtl_disp_ctrl_top_unfold_3380.
# Info: [4557]: instance:mds_top_inst.disp_ctrl_inst.gen_reg_type_inst Instance is flattened in hierarchical block view:.work.disp_ctrl_top_RTLC_LONGENT4.rtl_disp_ctrl_top_unfold_3380.
# Info: [4557]: instance:mds_top_inst.disp_ctrl_inst.gen_reg_upper_frame_inst Instance is flattened in hierarchical block view:.work.disp_ctrl_top_RTLC_LONGENT4.rtl_disp_ctrl_top_unfold_3380.
# Info: [4557]: instance:mds_top_inst.disp_ctrl_inst.gen_reg_lower_frame_inst Instance is flattened in hierarchical block view:.work.disp_ctrl_top_RTLC_LONGENT4.rtl_disp_ctrl_top_unfold_3380.
# Info: [4557]: instance:mds_top_inst.disp_ctrl_inst.gen_reg_version_inst Instance is flattened in hierarchical block view:.work.disp_ctrl_top_RTLC_LONGENT4.rtl_disp_ctrl_top_unfold_3380.
# Info: [4557]: instance:mds_top_inst.disp_ctrl_inst.gen_reg_opcode_unite_inst Instance is flattened in hierarchical block view:.work.disp_ctrl_top_RTLC_LONGENT4.rtl_disp_ctrl_top_unfold_3380.
# Info: [4557]: instance:mds_top_inst.disp_ctrl_inst.synth_pic_gen_inst Instance is flattened in hierarchical block view:.work.disp_ctrl_top_RTLC_LONGENT4.rtl_disp_ctrl_top_unfold_3380.
# Info: [4557]: instance:mds_top_inst.disp_ctrl_inst.vesa_gen_ctrl_inst Instance is flattened in hierarchical block view:.work.disp_ctrl_top_RTLC_LONGENT4.rtl_disp_ctrl_top_unfold_3380.
# Info: [4557]: instance:mds_top_inst.disp_ctrl_inst.Symbol_Generator_Top_inst Instance is flattened in hierarchical block view:.work.disp_ctrl_top_RTLC_LONGENT4.rtl_disp_ctrl_top_unfold_3380.
# Info: [4557]: instance:mds_top_inst.disp_ctrl_inst.SG_WBM_IF_inst Instance is flattened in hierarchical block view:.work.disp_ctrl_top_RTLC_LONGENT4.rtl_disp_ctrl_top_unfold_3380.
# Info: [4557]: instance:mds_top_inst.rx_path_inst.checksum_inst_dec Instance is flattened in hierarchical block view:.work.rx_path_0_1_1_1_2_2_1_1_100_200_8_0_0_1_115200_100000000_8_8_10_0_0_8_8.rtl_rx_path_unfold_2790.
# Info: [4557]: instance:mds_top_inst.rx_path_inst.mp_dec1 Instance is flattened in hierarchical block view:.work.rx_path_0_1_1_1_2_2_1_1_100_200_8_0_0_1_115200_100000000_8_8_10_0_0_8_8.rtl_rx_path_unfold_2790.
# Info: [4557]: instance:mds_top_inst.rx_path_inst.uart_rx_c Instance is flattened in hierarchical block view:.work.rx_path_0_1_1_1_2_2_1_1_100_200_8_0_0_1_115200_100000000_8_8_10_0_0_8_8.rtl_rx_path_unfold_2790.
# Info: [4557]: instance:mds_top_inst.tx_path_inst.gen_reg_type_inst Instance is flattened in hierarchical block view:.work.tx_path_RTLC_LONGENT10.arc_tx_path_unfold_2766.
# Info: [4557]: instance:mds_top_inst.tx_path_inst.wbs_reg_inst Instance is flattened in hierarchical block view:.work.tx_path_RTLC_LONGENT10.arc_tx_path_unfold_2766.
# Info: [4557]: instance:mds_top_inst.tx_path_inst.rd_burst_reg_generate_0_gen_rd_burst_reg_inst Instance is flattened in hierarchical block view:.work.tx_path_RTLC_LONGENT10.arc_tx_path_unfold_2766.
# Info: [4557]: instance:mds_top_inst.tx_path_inst.rd_burst_reg_generate_1_gen_rd_burst_reg_inst Instance is flattened in hierarchical block view:.work.tx_path_RTLC_LONGENT10.arc_tx_path_unfold_2766.
# Info: [4557]: instance:mds_top_inst.tx_path_inst.gen_dbg_cmd_reg_inst Instance is flattened in hierarchical block view:.work.tx_path_RTLC_LONGENT10.arc_tx_path_unfold_2766.
# Info: [4557]: instance:mds_top_inst.tx_path_inst.gen_reg_addr_reg_inst Instance is flattened in hierarchical block view:.work.tx_path_RTLC_LONGENT10.arc_tx_path_unfold_2766.
# Info: [4557]: instance:mds_top_inst.tx_path_inst.checksum_inst_enc Instance is flattened in hierarchical block view:.work.tx_path_RTLC_LONGENT10.arc_tx_path_unfold_2766.
# Info: [4557]: instance:mds_top_inst.tx_path_inst.fifo_inst1 Instance is flattened in hierarchical block view:.work.tx_path_RTLC_LONGENT10.arc_tx_path_unfold_2766.
# Info: [4557]: instance:mds_top_inst.tx_path_inst.uart_tx_c Instance is flattened in hierarchical block view:.work.tx_path_RTLC_LONGENT10.arc_tx_path_unfold_2766.
# Info: [4557]: instance:mds_top_inst.tx_path_inst.tx_wbm_inst Instance is flattened in hierarchical block view:.work.tx_path_RTLC_LONGENT10.arc_tx_path_unfold_2766.
# Info: [4557]: instance:mds_top_inst.tx_path_inst.mp_enc1 Instance is flattened in hierarchical block view:.work.tx_path_RTLC_LONGENT10.arc_tx_path_unfold_2766.
# Info: [4557]: instance:mds_top_inst.led_inst Instance is flattened in hierarchical block view:.work.mds_top_100000000_115200_notri.rtl_mds_top_unfold_2900.
# Info: [4557]: instance:mds_top_inst.intercon_x_inst Instance is flattened in hierarchical block view:.work.mds_top_100000000_115200_notri.rtl_mds_top_unfold_2900.
# Info: [4557]: instance:mds_top_inst.intercon_y_inst Instance is flattened in hierarchical block view:.work.mds_top_100000000_115200_notri.rtl_mds_top_unfold_2900.
# Info: [4557]: instance:mds_top_inst.intercon_z_inst Instance is flattened in hierarchical block view:.work.mds_top_100000000_115200_notri.rtl_mds_top_unfold_2900.
# Info: [4557]: instance:mds_top_inst.sdr_ctrl Instance is flattened in hierarchical block view:.work.mds_top_100000000_115200_notri.rtl_mds_top_unfold_2900.
# Info: [4557]: instance:mds_top_inst.rx_path_inst Instance is flattened in hierarchical block view:.work.mds_top_100000000_115200_notri.rtl_mds_top_unfold_2900.
# Info: [4557]: instance:mds_top_inst.tx_path_inst Instance is flattened in hierarchical block view:.work.mds_top_100000000_115200_notri.rtl_mds_top_unfold_2900.
# Info: [4557]: instance:mds_top_inst.mem_mng_inst Instance is flattened in hierarchical block view:.work.mds_top_100000000_115200_notri.rtl_mds_top_unfold_2900.
# Info: [4557]: instance:mds_top_inst.disp_ctrl_inst Instance is flattened in hierarchical block view:.work.mds_top_100000000_115200_notri.rtl_mds_top_unfold_2900.
# Info: [4557]: instance:global_nets_inst Instance is flattened in hierarchical block view:.work.top_synthesis.top_synthesis_rtl.
# Info: [4557]: instance:lsb_mem_hexss_inst Instance is flattened in hierarchical block view:.work.top_synthesis.top_synthesis_rtl.
# Info: [4557]: instance:msb_mem_hexss_inst Instance is flattened in hierarchical block view:.work.top_synthesis.top_synthesis_rtl.
# Info: [4557]: instance:lsb_disp_hexss_inst Instance is flattened in hierarchical block view:.work.top_synthesis.top_synthesis_rtl.
# Info: [4557]: instance:msb_disp_hexss_inst Instance is flattened in hierarchical block view:.work.top_synthesis.top_synthesis_rtl.
# Info: [4557]: instance:lsb_tx_hexss_inst Instance is flattened in hierarchical block view:.work.top_synthesis.top_synthesis_rtl.
# Info: [4557]: instance:msb_tx_hexss_inst Instance is flattened in hierarchical block view:.work.top_synthesis.top_synthesis_rtl.
# Info: [4557]: instance:lsb_version_hexss_inst Instance is flattened in hierarchical block view:.work.top_synthesis.top_synthesis_rtl.
# Info: [4557]: instance:msb_version_hexss_inst Instance is flattened in hierarchical block view:.work.top_synthesis.top_synthesis_rtl.
# Info: [4557]: instance:mds_top_inst Instance is flattened in hierarchical block view:.work.top_synthesis.top_synthesis_rtl.
# Info: [9032]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/top_synthesis.vhd", line 233: : Inferred shift register Instance 'instance:ix1134' of type 'cell:shiftregister_mds_top_inst_mem_mng_inst_mem_ctrl_wr_inst_reg_ram_ready_d3_clk_reset_set_0_1_0_1_0_3_0'
# Info: [9032]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/top_synthesis.vhd", line 233: : Inferred shift register Instance 'instance:ix1135' of type 'cell:shiftregister_mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_reg_init_rd_d3_clk_reset_set_0_1_0_1_0_3_0'
# Info: [9032]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/top_synthesis.vhd", line 233: : Inferred shift register Instance 'instance:ix1136' of type 'cell:shiftregister_mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_reg_ram_ready_d3_clk_reset_set_0_1_0_1_0_3_0'
# Info: [9033]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/top_synthesis.vhd", line 233: : Inferred shift register with taps Instance 'instance:ix1137' of type 'cell:shiftregister_with_taps_1_3_1'
# Info: [9033]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/top_synthesis.vhd", line 233: : Inferred shift register with taps Instance 'instance:ix1138' of type 'cell:shiftregister_with_taps_2_3_1'
# Info: [9033]:  : Inferred shift register with taps Instance 'instance:ix1137.ix6' of type 'cell:shiftregister_with_taps_1_3_1_0'
# Info: [9033]:  : Inferred shift register with taps Instance 'instance:ix1138.ix9' of type 'cell:shiftregister_with_taps_2_3_1_0'
# Info: [15002]: Optimizing design view:.work.top_synthesis.top_synthesis_rtl
# Info: [3027]: Writing file: P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/project_1_impl_1/top_synthesis.vqm.
# Info: Info, Writing xrf file 'P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/project_1_impl_1/top_synthesis.xrf'
# Info: [3027]: Writing file: P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/project_1_impl_1/top_synthesis.xrf.
# Info: -- Writing file P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/project_1_impl_1/top_synthesis.tcl
# Info: exq_pr_compile_project gen_vcf top_synthesis 1
# Info: [657]: Finished synthesizing design.
# Info: [11019]: Total CPU time for synthesis: 1 m 28.1 s secs.
# Info: [11020]: Overall running time for synthesis: 1 m 32.1 s secs.
synthesize
# COMMAND: save_project
# Info: [9562]: Saved implementation project_1_impl_1 in project P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/project_1.psp.
save_project
# COMMAND: close_project -discard
# Info: [9565]: Appending project transcript to file P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/project_1_impl_1/precision.log
# Info: [9565]: Appending suppressed messages transcript to file P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/project_1_impl_1/precision.log.suppressed
# Info: [15297]: Setting up the design to use synthesis library "cycloneii.syn"
# Info: [573]: The global max fanout is currently set to 1000 for Altera - Cyclone II.
# Info: [15323]: Setting Part to: "EP2C35F672C".
# Info: [15324]: Setting Process to: "6".
# Info: [3022]: Reading file: C:/MentorGraphics/PRECIS~1.1_6/Mgc_home/pkgs/psr/techlibs/cycloneii.syn.
# Info: [631]: Loading library initialization file C:/MentorGraphics/PRECIS~1.1_6/Mgc_home/pkgs/psr/userware/yeager_rename.tcl
# Info: [9550]: Activated implementation project_1_impl_1 in project P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/project_1.psp.
open_project "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/project_1.psp"
# COMMAND: dofile "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/project_1_impl_1/de2_pins.tcl"
# Info: n
dofile "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/project_1_impl_1/de2_pins.tcl"
# COMMAND: compile
# Info: [631]: Loading library initialization file C:/MentorGraphics/PRECIS~1.1_6/Mgc_home/pkgs/psr/userware/yeager_rename.tcl
# Info: [40000]: vhdlorder, Release 2014a.1
# Info: [40000]: Files sorted successfully.
# Info: [40000]: hdl-analyze, Release RTLC-Precision 2014a.1
# Info: [42502]: Analyzing input file "C:\altera\14.0\quartus/eda/sim_lib/altera_mf_components.vhd" ...
# Info: [42502]: Analyzing input file "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/altera_8to16_dc_ram.vhd" ...
# Info: [42502]: Analyzing input file "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/altera_16to8_dc_ram.vhd" ...
# Info: [42502]: Analyzing input file "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/altera_mf_components.vhd" ...
# Info: [42502]: Analyzing input file "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/checksum_calc.vhd" ...
# Info: [42502]: Analyzing input file "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/clk_blk_top.vhd" ...
# Info: [42502]: Analyzing input file "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/clk_reset_model.vhd" ...
# Info: [42502]: Analyzing input file "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/dc_fifo.vhd" ...
# Info: [42502]: Analyzing input file "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/debouncer.vhd" ...
# Info: [42502]: Analyzing input file "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/disp_ctrl_top.vhd" ...
# Info: [42502]: Analyzing input file "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/gen_reg.vhd" ...
# Info: [42502]: Analyzing input file "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/general_fifo.vhd" ...
# Info: [42502]: Analyzing input file "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/global_nets_top.vhd" ...
# Info: [42502]: Analyzing input file "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/Hexss.vhd" ...
# Info: [42502]: Analyzing input file "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/intercon_mux.vhd" ...
# Info: [42502]: Analyzing input file "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/intercon_pkg.vhd" ...
# Info: [42502]: Analyzing input file "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/intercon.vhd" ...
# Info: [42502]: Analyzing input file "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/led.vhd" ...
# Info: [42502]: Analyzing input file "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/manager.vhd" ...
# Info: [42502]: Analyzing input file "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/mds_top.vhd" ...
# Info: [42502]: Analyzing input file "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/mem_ctrl_rd.vhd" ...
# Info: [42502]: Analyzing input file "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/mem_ctrl_rd_wbm.vhd" ...
# Info: [42502]: Analyzing input file "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/mem_ctrl_rd_wbs.vhd" ...
# Info: [42502]: Analyzing input file "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/mem_ctrl_wr.vhd" ...
# Info: [42502]: Analyzing input file "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/mem_ctrl_wr_wbm.vhd" ...
# Info: [42502]: Analyzing input file "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/mem_ctrl_wr_wbs.vhd" ...
# Info: [42502]: Analyzing input file "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/mem_mng_arbiter.vhd" ...
# Info: [42502]: Analyzing input file "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/mem_mng_top.vhd" ...
# Info: [42502]: Analyzing input file "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/mp_dec.vhd" ...
# Info: [42502]: Analyzing input file "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/mp_enc.vhd" ...
# Info: [42502]: Analyzing input file "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/mux2.vhd" ...
# Info: [42502]: Analyzing input file "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/navigator.vhd" ...
# Info: [42502]: Analyzing input file "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/opcode_store.vhd" ...
# Info: [42502]: Analyzing input file "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/opcode_unite.vhd" ...
# Info: [42502]: Analyzing input file "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/pixel_mng.vhd" ...
# Info: [42502]: Analyzing input file "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/pll.vhd" ...
# Info: [42502]: Analyzing input file "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/RAM_300.vhd" ...
# Info: [42502]: Analyzing input file "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/ram_simple.vhd" ...
# Info: [42502]: Analyzing input file "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/reset_blk_top.vhd" ...
# Info: [42502]: Analyzing input file "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/reset_debouncer.vhd" ...
# Info: [42502]: Analyzing input file "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/rx_path.vhd" ...
# Info: [42502]: Analyzing input file "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/sdram_controller.vhd" ...
# Info: [42502]: Analyzing input file "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/SG_WBM_IF.vhd" ...
# Info: [42502]: Analyzing input file "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/Symbol_Generator_Top.vhd" ...
# Info: [42502]: Analyzing input file "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/sync_rst_gen.vhd" ...
# Info: [42502]: Analyzing input file "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/synthetic_frame_generator.vhd" ...
# Info: [42502]: Analyzing input file "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/top_synthesis.vhd" ...
# Info: [42502]: Analyzing input file "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/tx_path.vhd" ...
# Info: [42502]: Analyzing input file "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/tx_path_wbm.vhd" ...
# Info: [42502]: Analyzing input file "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/txt_util.vhd" ...
# Info: [42502]: Analyzing input file "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/sdram_symbol_model.vhd" ...
# Warning: [43535]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/sdram_symbol_model.vhd", line 114: Timeout expression in wait statement is not supported
# Warning: [43512]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/sdram_symbol_model.vhd", line 113: WAIT statement is not permitted inside a FOR-loop statement
# Warning: [43535]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/sdram_symbol_model.vhd", line 133: Timeout expression in wait statement is not supported
# Warning: [43512]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/sdram_symbol_model.vhd", line 128: WAIT statement is not permitted inside a FOR-loop statement
# Info: [42502]: Analyzing input file "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/opcode_parser.vhd" ...
# Warning: [43535]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/opcode_parser.vhd", line 136: Timeout expression in wait statement is not supported
# Info: [42502]: Analyzing input file "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/file_log.vhd" ...
# Info: [42502]: Analyzing input file "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/uart_rx.vhd" ...
# Info: [42502]: Analyzing input file "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/uart_tx.vhd" ...
# Info: [42502]: Analyzing input file "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/update_upon_vsync.vhd" ...
# Info: [42502]: Analyzing input file "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/vesa_gen_ctrl.vhd" ...
# Info: [42502]: Analyzing input file "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/wbs_reg.vhd" ...
# Info: [42502]: Analyzing input file "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/x_y_location.vhd" ...
# Info: [42502]: Analyzing input file "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/x_y_location_top.vhd" ...
# Warning: [15258]: Multiple tops found: clk_reset_model
# Info:      sdram_symbol_model
# Info:      opcode_parser
# Info:      file_log
# Info:      top_synthesis
# Info: [656]: Top module of the design is set to: top_synthesis.
# Info: [654]: Current working directory: P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/project_1_impl_1.
# Info: [40000]: RTLC-Driver, Release RTLC-Precision 2014a.1
# Info: [40000]: Last compiled on Feb 11 2014 11:52:17
# Info: [44512]: Initializing...
# Info: [44504]: Partitioning design ....
# Info: [40000]: RTLCompiler, Release RTLC-Precision 2014a.1
# Info: [40000]: Last compiled on Feb 21 2014 19:34:20
# Info: [44512]: Initializing...
# Info: [44522]: Root Module work.top_synthesis(top_synthesis_rtl){generic map (sys_clk_g => 100000000 baudrate_g => 115200 reset_polarity_g => 0)}: Pre-processing...
# Info: [44506]: Module work.global_nets_top(rtl_global_nets_top){generic map (reset_polarity_g => 0)}: Pre-processing...
# Info: [44506]: Module work.clk_blk_top(rtl_clk_blk_top): Pre-processing...
# Info: [44506]: Module work.pll(SYN): Pre-processing...
# Info: [44506]: Module work.reset_blk_top(rtl_reset_blk_top){generic map (reset_polarity_g => 0)}: Pre-processing...
# Info: [44506]: Module work.reset_debouncer(rtl_reset_debouncer){generic map (reset_polarity_g => 0)}: Pre-processing...
# Info: [44506]: Module work.sync_rst_gen(rtl_sync_rst_gen){generic map (reset_polarity_g => 0)}: Pre-processing...
# Info: [44506]: Module work.mds_top(rtl_mds_top){generic map (sys_clk_g => 100000000 baudrate_g => 115200)}: Pre-processing...
# Info: [44506]: Module work.intercon(intercon_rtl){generic map (reset_polarity_g => 0 num_of_wbm_g => 2 num_of_wbs_g => 3 id((1 to 3)) => "icz" adr_width_g => 10 blen_width_g => 10 data_width_g => 8)}: Pre-processing...
# Info: [44506]: Module work.intercon(intercon_rtl){generic map (reset_polarity_g => 0 num_of_wbm_g => 2 num_of_wbs_g => 1 id((1 to 3)) => "icy" adr_width_g => 10 blen_width_g => 10 data_width_g => 8)}: Pre-processing...
# Info: [44506]: Module work.intercon_mux(intercon_mux_rtl){generic map (adr_width_g => 10 blen_width_g => 10 data_width_g => 8)}: Pre-processing...
# Info: [44506]: Module work.mem_mng_top(rtl_mem_mng_top){generic map (reset_polarity_g => 0 mode_g => 0 message_g => 1 img_hor_pixels_g => 640 img_ver_lines_g => 480)}: Pre-processing...
# Info: [44506]: Module work.mem_ctrl_wr(rtl_mem_ctrl_wr){generic map (reset_polarity_g => 0 mode_g => 0 message_g => 1 img_hor_pixels_g => 640 img_ver_lines_g => 480)}: Pre-processing...
# Info: [44506]: Module work.altera_8to16_dc_ram(SYN): Pre-processing...
# Info: [44506]: Module work.mem_ctrl_wr_wbs(rtl_mem_ctrl_wr_wbs){generic map (reset_polarity_g => 0)}: Pre-processing...
# Info: [45143]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/mem_ctrl_wr_wbs.vhd", line 67: Enumerated type wbs_states with 5 elements encoded as onehot.
# Info: [45144]: Encodings for wbs_states values.
# Info: [40000]: value                              	                    wbs_states[4-0]
# Info: [40000]: wbs_idle_st                        	                         00001
# Info: [40000]: wbs_neg_stall_st                   	                         00010
# Info: [40000]: wbs_rx_st                          	                         00100
# Info: [40000]: wbs_wait_end_cyc_st                	                         01000
# Info: [40000]: wbs_done_st                        	                         10000
# Info: [45144]: Extracted FSM in module work.mem_ctrl_wr_wbs(rtl_mem_ctrl_wr_wbs){generic map (reset_polarity_g => 0)}, with state variable = wbs_cur_st[4:0], async set/reset state(s) = 00001 , number of states = 5.
# Info: [45144]: Re-encoding 5 state FSM as "onehot".
# Info: [45144]: FSM: State encoding table.
# Info: [40000]: FSM:	Index	              State Name	                            Literal	                      Encoding
# Info: [40000]: FSM:	    0	             wbs_idle_st	                              00001	                         00001
# Info: [40000]: FSM:	    1	        wbs_neg_stall_st	                              00010	                         00010
# Info: [40000]: FSM:	    2	               wbs_rx_st	                              00100	                         00100
# Info: [40000]: FSM:	    3	     wbs_wait_end_cyc_st	                              01000	                         01000
# Info: [40000]: FSM:	    4	             wbs_done_st	                              10000	                         10000
# Info: [44506]: Module work.mem_ctrl_wr_wbm(rtl_mem_ctrl_wr_wbm){generic map (reset_polarity_g => 0 mode_g => 0 message_g => 1 img_hor_pixels_g => 640 img_ver_lines_g => 480)}: Pre-processing...
# Info: [45143]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/mem_ctrl_wr_wbm.vhd", line 93: Enumerated type wbm_states with 10 elements encoded as onehot.
# Info: [45144]: Encodings for wbm_states values.
# Info: [40000]: value                              	                    wbm_states[9-0]
# Info: [40000]: wbm_idle_st                        	                    0000000001
# Info: [40000]: wbm_req_arb_st                     	                    0000000010
# Info: [40000]: wbm_tx_st                          	                    0000000100
# Info: [40000]: wbm_wait_burst_st                  	                    0000001000
# Info: [40000]: wbm_wait_switch_st                 	                    0000010000
# Info: [40000]: wbm_wait2_switch_st                	                    0000100000
# Info: [40000]: wbm_bank_switch_st                 	                    0001000000
# Info: [40000]: wbm_bank_st                        	                    0010000000
# Info: [40000]: wbm_wait_sum_st                    	                    0100000000
# Info: [40000]: wbm_sum_st                         	                    1000000000
# Info: [45144]: Extracted FSM in module work.mem_ctrl_wr_wbm(rtl_mem_ctrl_wr_wbm){generic map (reset_polarity_g => 0 mode_g => 0 message_g => 1 img_hor_pixels_g => 640 img_ver_lines_g => 480)}, with state variable = wbm_cur_st[9:0], async set/reset state(s) = 0000000001 , number of states = 10.
# Info: [45144]: Re-encoding 10 state FSM as "onehot".
# Info: [45144]: FSM: State encoding table.
# Info: [40000]: FSM:	Index	              State Name	                            Literal	                      Encoding
# Info: [40000]: FSM:	    0	             wbm_idle_st	                         0000000001	                    0000000001
# Info: [40000]: FSM:	    1	          wbm_req_arb_st	                         0000000010	                    0000000010
# Info: [40000]: FSM:	    2	               wbm_tx_st	                         0000000100	                    0000000100
# Info: [40000]: FSM:	    3	       wbm_wait_burst_st	                         0000001000	                    0000001000
# Info: [40000]: FSM:	    4	         wbm_wait_sum_st	                         0100000000	                    0000010000
# Info: [40000]: FSM:	    5	              wbm_sum_st	                         1000000000	                    0000100000
# Info: [40000]: FSM:	    6	      wbm_bank_switch_st	                         0001000000	                    0001000000
# Info: [40000]: FSM:	    7	      wbm_wait_switch_st	                         0000010000	                    0010000000
# Info: [40000]: FSM:	    8	     wbm_wait2_switch_st	                         0000100000	                    0100000000
# Info: [40000]: FSM:	    9	             wbm_bank_st	                         0010000000	                    1000000000
# Info: [44506]: Module work.mem_mng_arbiter(rtl_mem_mng_arbiter){generic map (reset_polarity_g => 0)}: Pre-processing...
# Info: [44506]: Module work.mem_ctrl_rd(rtl_mem_ctrl_rd){generic map (reset_polarity_g => 0 mode_g => 0 img_hor_pixels_g => 640 img_ver_lines_g => 480)}: Pre-processing...
# Info: [44506]: Module work.altera_16to8_dc_ram(SYN): Pre-processing...
# Info: [44506]: Module work.mem_ctrl_rd_wbs(rtl_mem_ctrl_rd_wbs){generic map (reset_polarity_g => 0)}: Pre-processing...
# Info: [45143]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/mem_ctrl_rd_wbs.vhd", line 83: Enumerated type wbs_states with 7 elements encoded as onehot.
# Info: [45144]: Encodings for wbs_states values.
# Info: [40000]: value                              	                    wbs_states[6-0]
# Info: [40000]: wbs_idle_st                        	                       0000001
# Info: [40000]: wbs_init_sdram_rx_st               	                       0000010
# Info: [40000]: wbs_wait_ram_rdy_st                	                       0000100
# Info: [40000]: wbs_ram_delay_st                   	                       0001000
# Info: [40000]: wbs_tx_st                          	                       0010000
# Info: [40000]: wbs_wait_end_cyc_st                	                       0100000
# Info: [40000]: wbs_done_st                        	                       1000000
# Info: [45144]: Extracted FSM in module work.mem_ctrl_rd_wbs(rtl_mem_ctrl_rd_wbs){generic map (reset_polarity_g => 0)}, with state variable = wbs_cur_st[6:0], async set/reset state(s) = 0000001 , number of states = 7.
# Info: [45144]: Re-encoding 7 state FSM as "onehot".
# Info: [45144]: FSM: State encoding table.
# Info: [40000]: FSM:	Index	               State Name	                            Literal	                      Encoding
# Info: [40000]: FSM:	    0	              wbs_idle_st	                            0000001	                       0000001
# Info: [40000]: FSM:	    1	     wbs_init_sdram_rx_st	                            0000010	                       0000010
# Info: [40000]: FSM:	    2	      wbs_wait_ram_rdy_st	                            0000100	                       0000100
# Info: [40000]: FSM:	    3	         wbs_ram_delay_st	                            0001000	                       0001000
# Info: [40000]: FSM:	    4	                wbs_tx_st	                            0010000	                       0010000
# Info: [40000]: FSM:	    5	      wbs_wait_end_cyc_st	                            0100000	                       0100000
# Info: [40000]: FSM:	    6	              wbs_done_st	                            1000000	                       1000000
# Info: [44506]: Module work.mem_ctrl_rd_wbm(rtl_mem_ctrl_rd_wbm){generic map (reset_polarity_g => 0 mode_g => 0 img_hor_pixels_g => 640 img_ver_lines_g => 480)}: Pre-processing...
# Info: [45143]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/mem_ctrl_rd_wbm.vhd", line 97: Enumerated type wbm_states with 5 elements encoded as onehot.
# Info: [45144]: Encodings for wbm_states values.
# Info: [40000]: value                              	                    wbm_states[4-0]
# Info: [40000]: wbm_idle_st                        	                         00001
# Info: [40000]: wbm_req_arb_st                     	                         00010
# Info: [40000]: wbm_rx_st                          	                         00100
# Info: [40000]: wbm_wait_burst_st                  	                         01000
# Info: [40000]: wbm_bank_st                        	                         10000
# Info: [45144]: Extracted FSM in module work.mem_ctrl_rd_wbm(rtl_mem_ctrl_rd_wbm){generic map (reset_polarity_g => 0 mode_g => 0 img_hor_pixels_g => 640 img_ver_lines_g => 480)}, with state variable = wbm_cur_st[4:0], async set/reset state(s) = 00001 , number of states = 5.
# Info: [45144]: Re-encoding 5 state FSM as "onehot".
# Info: [45144]: FSM: State encoding table.
# Info: [40000]: FSM:	Index	            State Name	                            Literal	                      Encoding
# Info: [40000]: FSM:	    0	           wbm_idle_st	                              00001	                         00001
# Info: [40000]: FSM:	    1	        wbm_req_arb_st	                              00010	                         00010
# Info: [40000]: FSM:	    2	             wbm_rx_st	                              00100	                         00100
# Info: [40000]: FSM:	    3	     wbm_wait_burst_st	                              01000	                         01000
# Info: [40000]: FSM:	    4	           wbm_bank_st	                              10000	                         10000
# Info: [44506]: Module work.gen_reg(rtl_gen_reg){generic map (reset_polarity_g => 0 width_g => 8 addr_en_g => true addr_val_g => 13 addr_width_g => 4 read_en_g => true write_en_g => true clear_on_read_g => false ...)}: Pre-processing...
# Info: [44506]: Module work.wbs_reg(rtl_wbs_reg){generic map (reset_polarity_g => 0 width_g => 8 addr_width_g => 4)}: Pre-processing...
# Info: [44506]: Module work.gen_reg(rtl_gen_reg){generic map (reset_polarity_g => 0 width_g => 8 addr_en_g => true addr_val_g => 4 addr_width_g => 4 read_en_g => true write_en_g => true clear_on_read_g => false ...)}: Pre-processing...
# Info: [44506]: Module work.gen_reg(rtl_gen_reg){generic map (reset_polarity_g => 0 width_g => 8 addr_en_g => true addr_val_g => 3 addr_width_g => 4 read_en_g => true write_en_g => true clear_on_read_g => false ...)}: Pre-processing...
# Info: [44506]: Module work.gen_reg(rtl_gen_reg){generic map (reset_polarity_g => 0 width_g => 8 addr_en_g => true addr_val_g => 2 addr_width_g => 4 read_en_g => true write_en_g => true clear_on_read_g => false ...)}: Pre-processing...
# Info: [44506]: Module work.disp_ctrl_top(rtl_disp_ctrl_top){generic map (reset_polarity_g => 0 hsync_polarity_g => 1 vsync_polarity_g => 1 blank_polarity_g => 0 red_default_color_g => 0 green_default_color_g => 0 ...)}: Pre-processing...
# Warning: [45483]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/disp_ctrl_top.vhd", line 263: Physical type are not supported for compilation.
# Info: [44506]: Module work.pixel_mng(rtl_pixel_mng){generic map (reset_polarity_g => 0 vsync_polarity_g => 1 screen_hor_pix_g => 800 hor_pixels_g => 640 ver_lines_g => 480 req_lines_g => 1)}: Pre-processing...
# Info: [45143]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/pixel_mng.vhd", line 75: Enumerated type wbm_states with 6 elements encoded as onehot.
# Info: [45144]: Encodings for wbm_states values.
# Info: [40000]: value                              	                    wbm_states[5-0]
# Info: [40000]: wbm_idle_st                        	                        000001
# Info: [40000]: wbm_init_rx_st                     	                        000010
# Info: [40000]: wbm_rx_st                          	                        000100
# Info: [40000]: end_cyc_st                         	                        001000
# Info: [40000]: restart_rd_st                      	                        010000
# Info: [40000]: restart_wack_st                    	                        100000
# Info: [45144]: Extracted FSM in module work.pixel_mng(rtl_pixel_mng){generic map (reset_polarity_g => 0 vsync_polarity_g => 1 screen_hor_pix_g => 800 hor_pixels_g => 640 ver_lines_g => 480 req_lines_g => 1)}, with state variable = cur_st[5:0], async set/reset state(s) = 000001 , number of states = 6.
# Info: [45144]: Re-encoding 6 state FSM as "onehot".
# Info: [45144]: FSM: State encoding table.
# Info: [40000]: FSM:	Index	          State Name	                            Literal	                      Encoding
# Info: [40000]: FSM:	    0	         wbm_idle_st	                             000001	                        000001
# Info: [40000]: FSM:	    1	      wbm_init_rx_st	                             000010	                        000010
# Info: [40000]: FSM:	    2	           wbm_rx_st	                             000100	                        000100
# Info: [40000]: FSM:	    3	          end_cyc_st	                             001000	                        001000
# Info: [40000]: FSM:	    4	       restart_rd_st	                             010000	                        010000
# Info: [40000]: FSM:	    5	     restart_wack_st	                             100000	                        100000
# Info: [44506]: Module work.SG_WBM_IF(rtl_SG_WBM_IF){generic map (read_length_g => 32)}: Pre-processing...
# Info: [45143]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/SG_WBM_IF.vhd", line 74: Enumerated type wbm_states with 11 elements encoded as onehot.
# Info: [45144]: Encodings for wbm_states values.
# Info: [40000]: value                              	                    wbm_states[10-0]
# Info: [40000]: wbm_idle_st                        	                   00000000001
# Info: [40000]: wbm_dbg_adr_st                     	                   00000000010
# Info: [40000]: wbm_dbg_adr_end_cyc_st             	                   00000000100
# Info: [40000]: wbm_dbg_type_st                    	                   00000001000
# Info: [40000]: wbm_dbg_type_end_cyc_st            	                   00000010000
# Info: [40000]: wbm_init_rx_st                     	                   00000100000
# Info: [40000]: wbm_rx_st                          	                   00001000000
# Info: [40000]: end_cyc_st                         	                   00010000000
# Info: [40000]: wbm_undbg_type_st                  	                   00100000000
# Info: [40000]: wbm_undbg_type_end_cyc_st          	                   01000000000
# Info: [40000]: restart_st                         	                   10000000000
# Info: [45144]: Extracted FSM in module work.SG_WBM_IF(rtl_SG_WBM_IF){generic map (read_length_g => 32)}, with state variable = cur_st[10:0], async set/reset state(s) = 00000000001 , number of states = 10.
# Info: [45144]: Re-encoding 10 state FSM as "onehot".
# Info: [45144]: FSM: State encoding table.
# Info: [40000]: FSM:	Index	                    State Name	                            Literal	                      Encoding
# Info: [40000]: FSM:	    0	                   wbm_idle_st	                        00000000001	                    0000000001
# Info: [40000]: FSM:	    1	                wbm_dbg_adr_st	                        00000000010	                    0000000010
# Info: [40000]: FSM:	    2	        wbm_dbg_adr_end_cyc_st	                        00000000100	                    0000000100
# Info: [40000]: FSM:	    3	               wbm_dbg_type_st	                        00000001000	                    0000001000
# Info: [40000]: FSM:	    4	       wbm_dbg_type_end_cyc_st	                        00000010000	                    0000010000
# Info: [40000]: FSM:	    5	                wbm_init_rx_st	                        00000100000	                    0000100000
# Info: [40000]: FSM:	    6	                     wbm_rx_st	                        00001000000	                    0001000000
# Info: [40000]: FSM:	    7	                    end_cyc_st	                        00010000000	                    0010000000
# Info: [40000]: FSM:	    8	             wbm_undbg_type_st	                        00100000000	                    0100000000
# Info: [40000]: FSM:	    9	     wbm_undbg_type_end_cyc_st	                        01000000000	                    1000000000
# Info: [40000]: The default branch of this FSM is being ignored to allow a more optimal implementation. To preserve it, please specify the attribute safe_fsm_type on the state variable
# Info: [44506]: Module work.dc_fifo(SYN): Pre-processing...
# Info: [44506]: Module work.general_fifo(arc_general_fifo){generic map (reset_polarity_g => 0 width_g => 8 depth_g => 4864 log_depth_g => 13 almost_full_g => 8 almost_empty_g => 1)}: Pre-processing...
# Info: [45251]: Built-in hardware memory core inferred for variable ': general_fifo.mem depth = 4864, width = 8'.
# Info: [44506]: Module work.vesa_gen_ctrl(rtl_vesa_gen_ctrl){generic map (reset_polarity_g => 0 hsync_polarity_g => 1 vsync_polarity_g => 1 blank_polarity_g => 0 red_default_color_g => 0 green_default_color_g => 0 ...)}: Pre-processing...
# Info: [44506]: Module work.synthetic_frame_generator(rtl_synthetic_frame_generator){generic map (reset_polarity_g => 0 hsync_polarity_g => 1 vsync_polarity_g => 1 change_frame_clk_g => 120000000 hor_pres_pixels_g => 640 ...)}: Pre-processing...
# Info: [45144]: Extracted FSM in module work.synthetic_frame_generator(rtl_synthetic_frame_generator){generic map (reset_polarity_g => 0 hsync_polarity_g => 1 vsync_polarity_g => 1 change_frame_clk_g => 120000000 hor_pres_pixels_g => 640 ...)}, with state variable = frame_state[2:0], async set/reset state(s) = 000 , number of states = 5.
# Info: [45144]: Re-encoding 5 state FSM as "onehot".
# Info: [45144]: FSM: State encoding table.
# Info: [40000]: FSM:	Index	                            Literal	                      Encoding
# Info: [40000]: FSM:	    0	                                000	                         00001
# Info: [40000]: FSM:	    1	                                001	                         00010
# Info: [40000]: FSM:	    2	                                010	                         00100
# Info: [40000]: FSM:	    3	                                011	                         01000
# Info: [40000]: FSM:	    4	                                100	                         10000
# Info: [44506]: Module work.gen_reg(rtl_gen_reg){generic map (reset_polarity_g => 0 width_g => 8 addr_en_g => true addr_val_g => 14 addr_width_g => 10 read_en_g => true write_en_g => true clear_on_read_g => false ...)}: Pre-processing...
# Info: [44506]: Module work.gen_reg(rtl_gen_reg){generic map (reset_polarity_g => 0 width_g => 8 addr_en_g => true addr_val_g => 7 addr_width_g => 10 read_en_g => true write_en_g => true clear_on_read_g => false ...)}: Pre-processing...
# Info: [44506]: Module work.gen_reg(rtl_gen_reg){generic map (reset_polarity_g => 0 width_g => 8 addr_en_g => true addr_val_g => 8 addr_width_g => 10 read_en_g => true write_en_g => true clear_on_read_g => false ...)}: Pre-processing...
# Info: [44506]: Module work.gen_reg(rtl_gen_reg){generic map (reset_polarity_g => 0 width_g => 8 addr_en_g => true addr_val_g => 16 addr_width_g => 10 read_en_g => true write_en_g => true clear_on_read_g => false ...)}: Pre-processing...
# Info: [44506]: Module work.gen_reg(rtl_gen_reg){generic map (reset_polarity_g => 0 width_g => 8 addr_en_g => true addr_val_g => 1 addr_width_g => 10 read_en_g => true write_en_g => true clear_on_read_g => false ...)}: Pre-processing...
# Info: [44506]: Module work.wbs_reg(rtl_wbs_reg){generic map (reset_polarity_g => 0 width_g => 8 addr_width_g => 10)}: Pre-processing...
# Info: [44506]: Module work.Symbol_Generator_Top(rtl_Symbol_Generator_Top){generic map (hor_active_pixels_g => 640 ver_active_lines_g => 480 hor_left_border_g => 0 hor_right_border_g => 0 hor_back_porch_g => 48 ...)}: Pre-processing...
# Info: [44506]: Module work.opcode_unite(opcode_unite_rtl): Pre-processing...
# Info: [45144]: Extracted FSM in module work.opcode_unite(opcode_unite_rtl), with state variable = current_sm[1:0], async set/reset state(s) = 00 , number of states = 3.
# Info: [45144]: Preserving the original encoding in 3 state FSM
# Info: [45144]: FSM: State encoding table.
# Info: [40000]: FSM:	Index	     State Name	                            Literal	                      Encoding
# Info: [40000]: FSM:	    0	        idle_st	                                 00	                            00
# Info: [40000]: FSM:	    1	         mp1_st	                                 01	                            01
# Info: [40000]: FSM:	    2	         mp2_st	                                 10	                            10
# Info: [44506]: Module work.opcode_store(opcode_store_rtl): Pre-processing...
# Info: [44506]: Module work.general_fifo(arc_general_fifo){generic map (reset_polarity_g => 0 width_g => 24 depth_g => 400 log_depth_g => 9 almost_full_g => 8 almost_empty_g => 1)}: Pre-processing...
# Info: [45251]: Built-in hardware memory core inferred for variable ': general_fifo.mem depth = 400, width = 24'.
# Info: [44506]: Module work.RAM_300(RAM_300_rtl): Pre-processing...
# Info: [45251]: Built-in hardware memory core inferred for variable ': RAM_300.mem depth = 300, width = 13'.
# Info: [44506]: Module work.manager(manager_rtl){generic map (sym_row_g => 15 sym_col_g => 20 inside_row_g => 32 sdram_burst_g => 16 hor_active_pixels_g => 640 ver_active_lines_g => 480 hor_left_border_g => 0 ...)}: Pre-processing...
# Info: [45143]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/manager.vhd", line 98: Enumerated type state_t with 5 elements encoded as onehot.
# Info: [45144]: Encodings for state_t values.
# Info: [40000]: value                              	                       state_t[4-0]
# Info: [40000]: idle_st                            	                         00001
# Info: [40000]: write_a_st                         	                         00010
# Info: [40000]: read_b_st                          	                         00100
# Info: [40000]: write_a_read_b_st                  	                         01000
# Info: [40000]: read_a_write_b_st                  	                         10000
# Info: [45144]: Extracted FSM in module work.manager(manager_rtl){generic map (sym_row_g => 15 sym_col_g => 20 inside_row_g => 32 sdram_burst_g => 16 hor_active_pixels_g => 640 ver_active_lines_g => 480 hor_left_border_g => 0 ...)}, with state variable = current_sm[4:0], async set/reset state(s) = 00001 , number of states = 5.
# Info: [45144]: Re-encoding 5 state FSM as "onehot".
# Info: [45144]: FSM: State encoding table.
# Info: [40000]: FSM:	Index	            State Name	                            Literal	                      Encoding
# Info: [40000]: FSM:	    0	               idle_st	                              00001	                         00001
# Info: [40000]: FSM:	    1	            write_a_st	                              00010	                         00010
# Info: [40000]: FSM:	    2	     read_a_write_b_st	                              10000	                         00100
# Info: [40000]: FSM:	    3	     write_a_read_b_st	                              01000	                         01000
# Info: [40000]: FSM:	    4	             read_b_st	                              00100	                         10000
# Info: [44506]: Module work.general_fifo(arc_general_fifo){generic map (reset_polarity_g => 0 width_g => 8 depth_g => 640 log_depth_g => 10 almost_full_g => 8 almost_empty_g => 1)}: Pre-processing...
# Info: [45251]: Built-in hardware memory core inferred for variable ': general_fifo.mem depth = 640, width = 8'.
# Info: [44506]: Module work.mux2(mux2_rtl){generic map (width_g => 8)}: Pre-processing...
# Info: [44506]: Module work.navigator(navigator_rtl){generic map (hor_width_g => 5 ver_width_g => 4 reset_polarity_g => 0 hor_max_value_g => 19 ver_max_value_g => 14 max_value_g => 50000000)}: Pre-processing...
# Info: [44506]: Module work.x_y_location_top(x_y_location_top_rtl){generic map (hor_width_g => 5 ver_width_g => 4 reset_polarity_g => 0 hor_max_value_g => 19 ver_max_value_g => 14)}: Pre-processing...
# Info: [44506]: Module work.x_y_location(x_y_location_rtl){generic map (hor_width_g => 5 ver_width_g => 4 reset_polarity_g => 0 hor_max_value_g => 19 ver_max_value_g => 14)}: Pre-processing...
# Info: [45143]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/x_y_location.vhd", line 53: Enumerated type state_t with 9 elements encoded as onehot.
# Info: [45144]: Encodings for state_t values.
# Info: [40000]: value                              	                       state_t[8-0]
# Info: [40000]: right_st                           	                     000000001
# Info: [40000]: left_st                            	                     000000010
# Info: [40000]: upper_st                           	                     000000100
# Info: [40000]: lower_st                           	                     000001000
# Info: [40000]: upper_right_st                     	                     000010000
# Info: [40000]: upper_left_st                      	                     000100000
# Info: [40000]: lower_right_st                     	                     001000000
# Info: [40000]: lower_left_st                      	                     010000000
# Info: [40000]: inner_st                           	                     100000000
# Info: [45144]: Extracted FSM in module work.x_y_location(x_y_location_rtl){generic map (hor_width_g => 5 ver_width_g => 4 reset_polarity_g => 0 hor_max_value_g => 19 ver_max_value_g => 14)}, with state variable = curr_sm[8:0], async set/reset state(s) = 000100000 , number of states = 9.
# Info: [45144]: Re-encoding 9 state FSM as "onehot".
# Info: [45144]: FSM: State encoding table.
# Info: [40000]: FSM:	Index	         State Name	                            Literal	                      Encoding
# Info: [40000]: FSM:	    0	      upper_left_st	                          000100000	                     000000001
# Info: [40000]: FSM:	    1	     upper_right_st	                          000010000	                     000000010
# Info: [40000]: FSM:	    2	     lower_right_st	                          001000000	                     000000100
# Info: [40000]: FSM:	    3	      lower_left_st	                          010000000	                     000001000
# Info: [40000]: FSM:	    4	           upper_st	                          000000100	                     000010000
# Info: [40000]: FSM:	    5	           right_st	                          000000001	                     000100000
# Info: [40000]: FSM:	    6	           lower_st	                          000001000	                     001000000
# Info: [40000]: FSM:	    7	            left_st	                          000000010	                     010000000
# Info: [40000]: FSM:	    8	           inner_st	                          100000000	                     100000000
# Info: [44506]: Module work.update_upon_vsync(update_upon_vsync_rtl){generic map (hor_width_g => 5 ver_width_g => 4 reset_polarity_g => 0)}: Pre-processing...
# Info: [44506]: Module work.debouncer(debouncer_rtl){generic map (max_value_g => 50000000 reset_polarity_g => 0)}: Pre-processing...
# Info: [44506]: Module work.sdram_controller(rtl_sdram_controller){generic map (reset_polarity_g => 0)}: Pre-processing...
# Info: [45143]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/sdram_controller.vhd", line 127: Enumerated type main_states with 16 elements encoded as onehot.
# Info: [45144]: Encodings for main_states values.
# Info: [40000]: value                              	                   main_states[15-0]
# Info: [40000]: IDLE_ST                            	              0000000000000001
# Info: [40000]: REFRESH_ST                         	              0000000000000010
# Info: [40000]: REFRESH_WAIT_ST                    	              0000000000000100
# Info: [40000]: ACT_ST                             	              0000000000001000
# Info: [40000]: WAIT_ACT_ST                        	              0000000000010000
# Info: [40000]: WRITE0_ST                          	              0000000000100000
# Info: [40000]: WRITE1_ST                          	              0000000001000000
# Info: [40000]: WRITE_BST_STOP_ST                  	              0000000010000000
# Info: [40000]: READ0_ST                           	              0000000100000000
# Info: [40000]: READ1_ST                           	              0000001000000000
# Info: [40000]: READ2_ST                           	              0000010000000000
# Info: [40000]: READ3_ST                           	              0000100000000000
# Info: [40000]: READ4_ST                           	              0001000000000000
# Info: [40000]: READ5_ST                           	              0010000000000000
# Info: [40000]: READ_BST_STOP_ST                   	              0100000000000000
# Info: [40000]: WAIT_PRE_ST                        	              1000000000000000
# Info: [45143]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/sdram_controller.vhd", line 116: Enumerated type init_states with 8 elements encoded as onehot.
# Info: [45144]: Encodings for init_states values.
# Info: [40000]: value                              	                   init_states[7-0]
# Info: [40000]: INIT_IDLE_ST                       	                      00000001
# Info: [40000]: INIT_WAIT_200us_ST                 	                      00000010
# Info: [40000]: INIT_PRECHARGE_ST                  	                      00000100
# Info: [40000]: INIT_WAIT_PRE_ST                   	                      00001000
# Info: [40000]: INIT_AUTO_REF_ST                   	                      00010000
# Info: [40000]: INIT_AUTO_REF_WAIT_ST              	                      00100000
# Info: [40000]: INIT_MODE_REG_ST                   	                      01000000
# Info: [40000]: INIT_WAIT_MODE_REG_ST              	                      10000000
# Info: [45144]: Extracted FSM in module work.sdram_controller(rtl_sdram_controller){generic map (reset_polarity_g => 0)}, with state variable = current_state[15:0], async set/reset state(s) = 0000000000000001 , number of states = 16.
# Info: [45144]: Re-encoding 16 state FSM as "onehot".
# Info: [45144]: FSM: State encoding table.
# Info: [40000]: FSM:	Index	            State Name	                            Literal	                      Encoding
# Info: [40000]: FSM:	    0	               IDLE_ST	                   0000000000000001	              0000000000000001
# Info: [40000]: FSM:	    1	            REFRESH_ST	                   0000000000000010	              0000000000000010
# Info: [40000]: FSM:	    2	       REFRESH_WAIT_ST	                   0000000000000100	              0000000000000100
# Info: [40000]: FSM:	    3	                ACT_ST	                   0000000000001000	              0000000000001000
# Info: [40000]: FSM:	    4	           WAIT_ACT_ST	                   0000000000010000	              0000000000010000
# Info: [40000]: FSM:	    5	             WRITE0_ST	                   0000000000100000	              0000000000100000
# Info: [40000]: FSM:	    6	             WRITE1_ST	                   0000000001000000	              0000000001000000
# Info: [40000]: FSM:	    7	     WRITE_BST_STOP_ST	                   0000000010000000	              0000000010000000
# Info: [40000]: FSM:	    8	              READ0_ST	                   0000000100000000	              0000000100000000
# Info: [40000]: FSM:	    9	              READ1_ST	                   0000001000000000	              0000001000000000
# Info: [40000]: FSM:	   10	              READ2_ST	                   0000010000000000	              0000010000000000
# Info: [40000]: FSM:	   11	              READ3_ST	                   0000100000000000	              0000100000000000
# Info: [40000]: FSM:	   12	              READ4_ST	                   0001000000000000	              0001000000000000
# Info: [40000]: FSM:	   13	              READ5_ST	                   0010000000000000	              0010000000000000
# Info: [40000]: FSM:	   14	      READ_BST_STOP_ST	                   0100000000000000	              0100000000000000
# Info: [40000]: FSM:	   15	           WAIT_PRE_ST	                   1000000000000000	              1000000000000000
# Info: [45144]: Extracted FSM in module work.sdram_controller(rtl_sdram_controller){generic map (reset_polarity_g => 0)}, with state variable = current_init_state[7:0], async set/reset state(s) = 00000001 , number of states = 8.
# Info: [45144]: Re-encoding 8 state FSM as "onehot".
# Info: [45144]: FSM: State encoding table.
# Info: [40000]: FSM:	Index	                State Name	                            Literal	                      Encoding
# Info: [40000]: FSM:	    0	              INIT_IDLE_ST	                           00000001	                      00000001
# Info: [40000]: FSM:	    1	        INIT_WAIT_200us_ST	                           00000010	                      00000010
# Info: [40000]: FSM:	    2	         INIT_PRECHARGE_ST	                           00000100	                      00000100
# Info: [40000]: FSM:	    3	          INIT_WAIT_PRE_ST	                           00001000	                      00001000
# Info: [40000]: FSM:	    4	          INIT_AUTO_REF_ST	                           00010000	                      00010000
# Info: [40000]: FSM:	    5	     INIT_AUTO_REF_WAIT_ST	                           00100000	                      00100000
# Info: [40000]: FSM:	    6	          INIT_MODE_REG_ST	                           01000000	                      01000000
# Info: [40000]: FSM:	    7	     INIT_WAIT_MODE_REG_ST	                           10000000	                      10000000
# Info: [44506]: Module work.rx_path(rtl_rx_path){generic map (reset_polarity_g => 0 len_dec1_g => true sof_d_g => 1 type_d_g => 1 addr_d_g => 2 len_d_g => 2 crc_d_g => 1 eof_d_g => 1 sof_val_g => 100 eof_val_g => 200 ...)}: Pre-processing...
# Info: [45143]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/rx_path.vhd", line 82: Enumerated type wbm_states with 6 elements encoded as onehot.
# Info: [45144]: Encodings for wbm_states values.
# Info: [40000]: value                              	                    wbm_states[5-0]
# Info: [40000]: wbm_idle_st                        	                        000001
# Info: [40000]: wbm_neg_st                         	                        000010
# Info: [40000]: wbm_tx_st                          	                        000100
# Info: [40000]: wbm_wait_burst_st                  	                        001000
# Info: [40000]: wbm_tx_type_st                     	                        010000
# Info: [40000]: wbm_wait_type_st                   	                        100000
# Info: [44506]: Module work.uart_rx(arc_uart_rx){generic map (parity_en_g => 0 parity_odd_g => false uart_idle_g => 1 baudrate_g => 115200 clkrate_g => 100000000 databits_g => 8 reset_polarity_g => 0)}: Pre-processing...
# Info: [45143]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/uart_rx.vhd", line 74: Enumerated type uart_rx_fsm_states with 5 elements encoded as onehot.
# Info: [45144]: Encodings for uart_rx_fsm_states values.
# Info: [40000]: value                              	            uart_rx_fsm_states[4-0]
# Info: [40000]: IDLE_ST                            	                         00001
# Info: [40000]: STARTBIT_ST                        	                         00010
# Info: [40000]: RX_ST                              	                         00100
# Info: [40000]: PARITY_ST                          	                         01000
# Info: [40000]: STOPBIT_ST                         	                         10000
# Info: [40000]: FSM: Removing state for un-assigned literal      01000
# Info: [45144]: Extracted FSM in module work.uart_rx(arc_uart_rx){generic map (parity_en_g => 0 parity_odd_g => false uart_idle_g => 1 baudrate_g => 115200 clkrate_g => 100000000 databits_g => 8 reset_polarity_g => 0)}, with state variable = cur_st[4:0], async set/reset state(s) = 00001 , number of states = 4.
# Info: [45144]: Re-encoding 4 state FSM as "binary".
# Info: [45144]: FSM: State encoding table.
# Info: [40000]: FSM:	Index	      State Name	                            Literal	                      Encoding
# Info: [40000]: FSM:	    0	         IDLE_ST	                              00001	                            00
# Info: [40000]: FSM:	    1	     STARTBIT_ST	                              00010	                            01
# Info: [40000]: FSM:	    2	           RX_ST	                              00100	                            10
# Info: [40000]: FSM:	    3	      STOPBIT_ST	                              10000	                            11
# Info: [44506]: Module work.mp_dec(rtl_mp_dec){generic map (reset_polarity_g => 0 len_dec1_g => true sof_d_g => 1 type_d_g => 1 addr_d_g => 2 len_d_g => 2 crc_d_g => 1 eof_d_g => 1 sof_val_g => 100 eof_val_g => 200 width_g => 8)}: Pre-processing...
# Info: [45143]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/mp_dec.vhd", line 108: Enumerated type mp_dec_states with 7 elements encoded as onehot.
# Info: [45144]: Encodings for mp_dec_states values.
# Info: [40000]: value                              	                 mp_dec_states[6-0]
# Info: [40000]: sof_st                             	                       0000001
# Info: [40000]: type_st                            	                       0000010
# Info: [40000]: addr_st                            	                       0000100
# Info: [40000]: len_st                             	                       0001000
# Info: [40000]: data_st                            	                       0010000
# Info: [40000]: crc_st                             	                       0100000
# Info: [40000]: eof_st                             	                       1000000
# Info: [45144]: Extracted FSM in module work.mp_dec(rtl_mp_dec){generic map (reset_polarity_g => 0 len_dec1_g => true sof_d_g => 1 type_d_g => 1 addr_d_g => 2 len_d_g => 2 crc_d_g => 1 eof_d_g => 1 sof_val_g => 100 eof_val_g => 200 width_g => 8)}, with state variable = cur_st[6:0], async set/reset state(s) = 0000001 , number of states = 7.
# Info: [45144]: Re-encoding 7 state FSM as "onehot".
# Info: [45144]: FSM: State encoding table.
# Info: [40000]: FSM:	Index	     State Name	                            Literal	                      Encoding
# Info: [40000]: FSM:	    0	         sof_st	                            0000001	                       0000001
# Info: [40000]: FSM:	    1	        type_st	                            0000010	                       0000010
# Info: [40000]: FSM:	    2	        addr_st	                            0000100	                       0000100
# Info: [40000]: FSM:	    3	         len_st	                            0001000	                       0001000
# Info: [40000]: FSM:	    4	        data_st	                            0010000	                       0010000
# Info: [40000]: FSM:	    5	         crc_st	                            0100000	                       0100000
# Info: [40000]: FSM:	    6	         eof_st	                            1000000	                       1000000
# Info: [44506]: Module work.ram_simple(arc_ram_simple){generic map (reset_polarity_g => 0 width_in_g => 8 addr_bits_g => 10)}: Pre-processing...
# Info: [45251]: Built-in hardware memory core inferred for variable ': ram_simple.ram_data depth = 1024, width = 8'.
# Info: [44506]: Module work.checksum_calc(arc_checksum_calc){generic map (reset_polarity_g => 0 signed_checksum_g => false checksum_init_val_g => 0 checksum_out_width_g => 8 data_width_g => 8)}: Pre-processing...
# Info: [45144]: Extracted FSM in module work.rx_path(rtl_rx_path){generic map (reset_polarity_g => 0 len_dec1_g => true sof_d_g => 1 type_d_g => 1 addr_d_g => 2 len_d_g => 2 crc_d_g => 1 eof_d_g => 1 sof_val_g => 100 eof_val_g => 200 ...)}, with state variable = wbm_cur_st[5:0], async set/reset state(s) = 000001 , number of states = 6.
# Info: [45144]: Re-encoding 6 state FSM as "onehot".
# Info: [45144]: FSM: State encoding table.
# Info: [40000]: FSM:	Index	            State Name	                            Literal	                      Encoding
# Info: [40000]: FSM:	    0	           wbm_idle_st	                             000001	                        000001
# Info: [40000]: FSM:	    1	            wbm_neg_st	                             000010	                        000010
# Info: [40000]: FSM:	    2	             wbm_tx_st	                             000100	                        000100
# Info: [40000]: FSM:	    3	     wbm_wait_burst_st	                             001000	                        001000
# Info: [40000]: FSM:	    4	        wbm_tx_type_st	                             010000	                        010000
# Info: [40000]: FSM:	    5	      wbm_wait_type_st	                             100000	                        100000
# Info: [44506]: Module work.tx_path(arc_tx_path){generic map (reset_polarity_g => 0 len_dec1_g => true sof_d_g => 1 type_d_g => 1 addr_d_g => 1 len_d_g => 2 crc_d_g => 1 eof_d_g => 1 sof_val_g => 100 eof_val_g => 200 ...)}: Pre-processing...
# Info: [44506]: Module work.uart_tx(arc_uart_tx){generic map (parity_en_g => 1 parity_odd_g => false uart_idle_g => 1 baudrate_g => 115200 clkrate_g => 100000000 databits_g => 8 reset_polarity_g => 0)}: Pre-processing...
# Info: [45144]: Extracted FSM in module work.uart_tx(arc_uart_tx){generic map (parity_en_g => 1 parity_odd_g => false uart_idle_g => 1 baudrate_g => 115200 clkrate_g => 100000000 databits_g => 8 reset_polarity_g => 0)}, with state variable = cur_st[1:0], async set/reset state(s) = 00 , number of states = 3.
# Info: [45144]: Preserving the original encoding in 3 state FSM
# Info: [45144]: FSM: State encoding table.
# Info: [40000]: FSM:	Index	     State Name	                            Literal	                      Encoding
# Info: [40000]: FSM:	    0	        IDLE_ST	                                 00	                            00
# Info: [40000]: FSM:	    1	     REGDATA_ST	                                 01	                            01
# Info: [40000]: FSM:	    2	          TX_ST	                                 10	                            10
# Info: [44506]: Module work.mp_enc(rtl_mp_enc){generic map (reset_polarity_g => 0 len_dec1_g => true sof_d_g => 1 type_d_g => 1 addr_d_g => 1 len_d_g => 2 crc_d_g => 1 eof_d_g => 1 sof_val_g => 100 eof_val_g => 200 width_g => 8)}: Pre-processing...
# Info: [45143]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/mp_enc.vhd", line 101: Enumerated type mp_encoder_states with 9 elements encoded as onehot.
# Info: [45144]: Encodings for mp_encoder_states values.
# Info: [40000]: value                              	             mp_encoder_states[8-0]
# Info: [40000]: idle_st                            	                     000000001
# Info: [40000]: sof_st                             	                     000000010
# Info: [40000]: type_st                            	                     000000100
# Info: [40000]: addr_st                            	                     000001000
# Info: [40000]: len_st                             	                     000010000
# Info: [40000]: data_st                            	                     000100000
# Info: [40000]: reg_crc_st                         	                     001000000
# Info: [40000]: crc_st                             	                     010000000
# Info: [40000]: eof_st                             	                     100000000
# Info: [45144]: Extracted FSM in module work.mp_enc(rtl_mp_enc){generic map (reset_polarity_g => 0 len_dec1_g => true sof_d_g => 1 type_d_g => 1 addr_d_g => 1 len_d_g => 2 crc_d_g => 1 eof_d_g => 1 sof_val_g => 100 eof_val_g => 200 width_g => 8)}, with state variable = cur_st[8:0], async set/reset state(s) = 000000001 , number of states = 9.
# Info: [45144]: Re-encoding 9 state FSM as "onehot".
# Info: [45144]: FSM: State encoding table.
# Info: [40000]: FSM:	Index	     State Name	                            Literal	                      Encoding
# Info: [40000]: FSM:	    0	        idle_st	                          000000001	                     000000001
# Info: [40000]: FSM:	    1	         sof_st	                          000000010	                     000000010
# Info: [40000]: FSM:	    2	        type_st	                          000000100	                     000000100
# Info: [40000]: FSM:	    3	        addr_st	                          000001000	                     000001000
# Info: [40000]: FSM:	    4	         len_st	                          000010000	                     000010000
# Info: [40000]: FSM:	    5	        data_st	                          000100000	                     000100000
# Info: [40000]: FSM:	    6	     reg_crc_st	                          001000000	                     001000000
# Info: [40000]: FSM:	    7	         crc_st	                          010000000	                     010000000
# Info: [40000]: FSM:	    8	         eof_st	                          100000000	                     100000000
# Info: [44506]: Module work.general_fifo(arc_general_fifo){generic map (reset_polarity_g => 0 width_g => 8 depth_g => 9 log_depth_g => 4 almost_full_g => 8 almost_empty_g => 1)}: Pre-processing...
# Info: [45251]: Built-in hardware memory core inferred for variable ': general_fifo.mem depth = 9, width = 8'.
# Info: [44506]: Module work.gen_reg(rtl_gen_reg){generic map (reset_polarity_g => 0 width_g => 8 addr_en_g => true addr_val_g => 15 addr_width_g => 4 read_en_g => true write_en_g => true clear_on_read_g => false ...)}: Pre-processing...
# Info: [44506]: Module work.gen_reg(rtl_gen_reg){generic map (reset_polarity_g => 0 width_g => 8 addr_en_g => true addr_val_g => 11 addr_width_g => 4 read_en_g => true write_en_g => true clear_on_read_g => false ...)}: Pre-processing...
# Info: [44506]: Module work.gen_reg(rtl_gen_reg){generic map (reset_polarity_g => 0 width_g => 8 addr_en_g => true addr_val_g => 12 addr_width_g => 4 read_en_g => true write_en_g => true clear_on_read_g => true ...)}: Pre-processing...
# Info: [44506]: Module work.tx_path_wbm(rtl_tx_path_wbm){generic map (reset_polarity_g => 0 data_width_g => 8 addr_width_g => 10)}: Pre-processing...
# Info: [45144]: Extracted FSM in module work.tx_path_wbm(rtl_tx_path_wbm){generic map (reset_polarity_g => 0 data_width_g => 8 addr_width_g => 10)}, with state variable = wbm_cur_st[1:0], async set/reset state(s) = 00 , number of states = 3.
# Info: [45144]: Preserving the original encoding in 3 state FSM
# Info: [45144]: FSM: State encoding table.
# Info: [40000]: FSM:	Index	            State Name	                            Literal	                      Encoding
# Info: [40000]: FSM:	    0	           wbm_idle_st	                                 00	                            00
# Info: [40000]: FSM:	    1	             wbm_rx_st	                                 01	                            01
# Info: [40000]: FSM:	    2	     wbm_wait_burst_st	                                 10	                            10
# Info: [44506]: Module work.gen_reg(rtl_gen_reg){generic map (reset_polarity_g => 0 width_g => 8 addr_en_g => true addr_val_g => 1E1 addr_width_g => 4 read_en_g => true write_en_g => true clear_on_read_g => false ...)}: Pre-processing...
# Info: [44506]: Module work.gen_reg(rtl_gen_reg){generic map (reset_polarity_g => 0 width_g => 8 addr_en_g => true addr_val_g => 9 addr_width_g => 4 read_en_g => true write_en_g => true clear_on_read_g => false ...)}: Pre-processing...
# Info: [44506]: Module work.led(led_rtl){generic map (reset_polarity_g => 0 timer_freq_g => 1 clk_freq_g => 100000000)}: Pre-processing...
# Info: [44506]: Module work.hexss(arc_hexss): Pre-processing...
# Warning: [45729]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/pll.vhd", line 56: signal sub_wire0[5:3] has never been used.
# Warning: [45729]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/mem_ctrl_wr_wbs.vhd", line 37: Input port wbs_tga_i[0] has never been used.
# Warning: [45729]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/mem_ctrl_wr_wbm.vhd", line 68: Input port type_reg[7:2] has never been used.
# Warning: [45729]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/mem_ctrl_wr.vhd", line 218: signal ram_rst has never been used.
# Warning: [45729]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/mem_ctrl_wr.vhd", line 234: signal type_reg_wbm_d1[0] has never been used.
# Warning: [45729]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/mem_ctrl_rd_wbs.vhd", line 49: Input port wbs_tga_i[0] has never been used.
# Warning: [45729]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/mem_ctrl_rd_wbm.vhd", line 80: Input port type_reg[7:1] has never been used.
# Warning: [45729]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/mem_ctrl_rd.vhd", line 241: signal type_reg_d2 has never been used.
# Warning: [45729]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/mem_ctrl_rd.vhd", line 242: signal rd_addr_reg_d2 has never been used.
# Warning: [45729]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/mem_ctrl_rd.vhd", line 260: signal ram_rst has never been used.
# Warning: [45729]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/wbs_reg.vhd", line 33: Input port rst has never been used.
# Warning: [45729]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/wbs_reg.vhd", line 36: Input port clk_i has never been used.
# Warning: [45729]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/mem_mng_top.vhd", line 413: signal wbs_adr[9:4] has never been used.
# Warning: [45729]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/pixel_mng.vhd", line 47: Input port wbm_dat_i has never been used.
# Warning: [45729]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/SG_WBM_IF.vhd", line 98: signal dbg_cnt has never been used.
# Warning: [45729]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/wbs_reg.vhd", line 33: Input port rst has never been used.
# Warning: [45729]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/wbs_reg.vhd", line 36: Input port clk_i has never been used.
# Warning: [45729]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/opcode_store.vhd", line 80: signal op_cnt_i has never been used.
# Warning: [45729]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/opcode_store.vhd", line 90: signal dout_fifo[23] has never been used.
# Warning: [45729]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/opcode_store.vhd", line 91: signal dout_valid_fifo has never been used.
# Warning: [45729]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/manager.vhd", line 119: signal req_in_trg_dev_active has never been used.
# Warning: [45729]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/Symbol_Generator_Top.vhd", line 251: signal op_str_empty has never been used.
# Warning: [45729]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/Symbol_Generator_Top.vhd", line 252: signal op_str_full has never been used.
# Warning: [45729]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/Symbol_Generator_Top.vhd", line 253: signal op_str_used has never been used.
# Warning: [45729]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/Symbol_Generator_Top.vhd", line 260: signal fifo_a_used has never been used.
# Warning: [45729]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/Symbol_Generator_Top.vhd", line 261: signal fifo_a_full has never been used.
# Warning: [45729]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/Symbol_Generator_Top.vhd", line 263: signal fifo_b_used has never been used.
# Warning: [45729]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/Symbol_Generator_Top.vhd", line 264: signal fifo_b_full has never been used.
# Warning: [45729]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/disp_ctrl_top.vhd", line 165: signal dc_fifo_wr_en_log has never been used.
# Warning: [45729]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/disp_ctrl_top.vhd", line 181: signal wrusedw has never been used.
# Warning: [45729]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/disp_ctrl_top.vhd", line 182: signal sc_fifo_full has never been used.
# Warning: [45729]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/disp_ctrl_top.vhd", line 184: signal sc_fifo_dout has never been used.
# Warning: [45729]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/disp_ctrl_top.vhd", line 185: signal sc_fifo_dout_val has never been used.
# Warning: [45729]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/disp_ctrl_top.vhd", line 186: signal sc_fifo_rd_en has never been used.
# Warning: [45729]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/disp_ctrl_top.vhd", line 188: signal dc_fifo_din has never been used.
# Warning: [45729]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/disp_ctrl_top.vhd", line 189: signal dc_fifo_wr_en has never been used.
# Warning: [45730]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/disp_ctrl_top.vhd", line 229: signal left_frame_reg_din_ack has no drivers, will be treated as don't care.
# Warning: [45729]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/disp_ctrl_top.vhd", line 230: signal left_frame_reg_rd_en has never been used.
# Warning: [45730]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/disp_ctrl_top.vhd", line 231: signal left_frame_reg_dout_valid has no drivers, will be treated as don't care.
# Warning: [45730]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/disp_ctrl_top.vhd", line 232: signal right_frame_reg_din_ack has no drivers, will be treated as don't care.
# Warning: [45729]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/disp_ctrl_top.vhd", line 233: signal right_frame_reg_rd_en has never been used.
# Warning: [45730]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/disp_ctrl_top.vhd", line 234: signal right_frame_reg_dout_valid has no drivers, will be treated as don't care.
# Warning: [45729]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/disp_ctrl_top.vhd", line 261: signal opcode_unite_reg_dout_valid has never been used.
# Warning: [45729]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/disp_ctrl_top.vhd", line 264: signal opu_data_in has never been used.
# Warning: [45729]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/disp_ctrl_top.vhd", line 265: signal opu_data_in_valid has never been used.
# Warning: [45729]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/uart_rx.vhd", line 90: signal parity_bit has never been used.
# Warning: [45729]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/mp_dec.vhd", line 152: signal sof_sr has never been used.
# Warning: [45729]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/mp_dec.vhd", line 153: signal sof_sr_cnt has never been used.
# Warning: [45729]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/checksum_calc.vhd", line 93: signal checksum_i[8] has never been used.
# Warning: [45729]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/rx_path.vhd", line 67: Input port wbm_dat_i has never been used.
# Warning: [45729]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/rx_path.vhd", line 229: signal ram_dout_valid has never been used.
# Warning: [45729]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/rx_path.vhd", line 232: signal ram_full_addr[15:10] has never been used.
# Warning: [45729]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/rx_path.vhd", line 248: signal addr_reg[15:10] has never been used.
# Warning: [45729]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/rx_path.vhd", line 249: signal len_reg[15:10] has never been used.
# Warning: [45729]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/tx_path.vhd", line 90: Input port wbs_adr_i[9:4] has never been used.
# Warning: [45729]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/tx_path.vhd", line 91: Input port wbs_tga_i has never been used.
# Warning: [45729]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/tx_path.vhd", line 381: signal mp_enc_done has never been used.
# Warning: [45729]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/tx_path.vhd", line 410: signal ram_read_addr[15:10] has never been used.
# Warning: [45729]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/tx_path.vhd", line 421: signal wbs_reg_stb has never been used.
# Warning: [45729]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/mds_top.vhd", line 647: signal OPEN_disp_dat_o has never been used.
# Warning: [45729]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/mds_top.vhd", line 648: signal OPEN_disp_we_o has never been used.
# Info: [45144]: Extracted FSM in module work.mem_ctrl_wr_wbm(rtl_mem_ctrl_wr_wbm){generic map (reset_polarity_g => 0 mode_g => 0 message_g => 1 img_hor_pixels_g => 640 img_ver_lines_g => 480)}, with state variable = inc_sum_wr_cnt[1:0], async set/reset state(s) = 00 , number of states = 3.
# Info: [45144]: Preserving the original encoding in 3 state FSM
# Info: [45144]: FSM: State encoding table.
# Info: [40000]: FSM:	Index	                            Literal	                      Encoding
# Info: [40000]: FSM:	    0	                                 01	                            01
# Info: [40000]: FSM:	    1	                                 10	                            10
# Info: [40000]: FSM:	    2	                                 00	                            00
# Info: [44508]: Module work.pll(SYN): Compiling...
# Info: [44508]: Module work.clk_blk_top(rtl_clk_blk_top): Compiling...
# Info: [44508]: Module work.reset_debouncer(rtl_reset_debouncer){generic map (reset_polarity_g => 0)}: Compiling...
# Info: [44508]: Module work.sync_rst_gen(rtl_sync_rst_gen){generic map (reset_polarity_g => 0)}: Compiling...
# Info: [44508]: Module work.reset_blk_top(rtl_reset_blk_top){generic map (reset_polarity_g => 0)}: Compiling...
# Info: [44508]: Module work.global_nets_top(rtl_global_nets_top){generic map (reset_polarity_g => 0)}: Compiling...
# Info: [44508]: Module work.intercon(intercon_rtl){generic map (reset_polarity_g => 0 num_of_wbm_g => 2 num_of_wbs_g => 3 id((1 to 3)) => "icz" adr_width_g => 10 blen_width_g => 10 data_width_g => 8)}: Compiling...
# Info: [44508]: Module work.intercon(intercon_rtl){generic map (reset_polarity_g => 0 num_of_wbm_g => 2 num_of_wbs_g => 1 id((1 to 3)) => "icy" adr_width_g => 10 blen_width_g => 10 data_width_g => 8)}: Compiling...
# Info: [44508]: Module work.intercon_mux(intercon_mux_rtl){generic map (adr_width_g => 10 blen_width_g => 10 data_width_g => 8)}: Compiling...
# Info: [44508]: Module work.altera_8to16_dc_ram(SYN): Compiling...
# Info: [44508]: Module work.mem_ctrl_wr_wbs(rtl_mem_ctrl_wr_wbs){generic map (reset_polarity_g => 0)}: Compiling...
# Info: [44838]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/mem_ctrl_wr_wbs.vhd", line 302: Macro Selcounter "selcounter_3_3_3_0_1_flatten" inferred for node "done_cnt".
# Info: [44508]: Module work.mem_ctrl_wr_wbm(rtl_mem_ctrl_wr_wbm){generic map (reset_polarity_g => 0 mode_g => 0 message_g => 1 img_hor_pixels_g => 640 img_ver_lines_g => 480)}: Compiling...
# Info: [44812]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/mem_ctrl_wr_wbm.vhd", line 481: Sharing register bank_switch with wr_cnt_en
# Info: [44838]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/mem_ctrl_wr_wbm.vhd", line 572: Macro Modgen_Counter "counter_dn_sload_aset_clock_cnt_en_0_9" inferred for node "ack_i_cnt".
# Info: [44838]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/mem_ctrl_wr_wbm.vhd", line 595: Macro Modgen_Counter "counter_up_sclear_aclear_clock_cnt_en_0_19" inferred for node "wr_cnt".
# Info: [44508]: Module work.mem_ctrl_wr(rtl_mem_ctrl_wr){generic map (reset_polarity_g => 0 mode_g => 0 message_g => 1 img_hor_pixels_g => 640 img_ver_lines_g => 480)}: Compiling...
# Info: [44508]: Module work.mem_mng_arbiter(rtl_mem_mng_arbiter){generic map (reset_polarity_g => 0)}: Compiling...
# Info: [44508]: Module work.altera_16to8_dc_ram(SYN): Compiling...
# Info: [44508]: Module work.mem_ctrl_rd_wbs(rtl_mem_ctrl_rd_wbs){generic map (reset_polarity_g => 0)}: Compiling...
# Info: [44838]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/mem_ctrl_rd_wbs.vhd", line 307: Macro Modgen_Counter "counter_up_sclear_aclear_clock_clk_en_cnt_en_0_10" inferred for node "ram_expect_adr".
# Info: [44508]: Module work.mem_ctrl_rd_wbm(rtl_mem_ctrl_rd_wbm){generic map (reset_polarity_g => 0 mode_g => 0 img_hor_pixels_g => 640 img_ver_lines_g => 480)}: Compiling...
# Info: [44838]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/mem_ctrl_rd_wbm.vhd", line 417: Macro Modgen_Counter "counter_dn_sload_aclear_clock_cnt_en_0_19" inferred for node "rd_cnt_i".
# Info: [44838]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/mem_ctrl_rd_wbm.vhd", line 528: Macro Modgen_Counter "counter_up_sload_sclear_aclear_clock_0_4" inferred for node "ram_delay_cnt".
# Info: [44838]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/mem_ctrl_rd_wbm.vhd", line 630: Macro Selcounter "selcounter_13_13_13_0_1_flatten" inferred for node "release_arb_cnt".
# Info: [44508]: Module work.mem_ctrl_rd(rtl_mem_ctrl_rd){generic map (reset_polarity_g => 0 mode_g => 0 img_hor_pixels_g => 640 img_ver_lines_g => 480)}: Compiling...
# Info: [44508]: Module work.gen_reg(rtl_gen_reg){generic map (reset_polarity_g => 0 width_g => 8 addr_en_g => true addr_val_g => 13 addr_width_g => 4 read_en_g => true write_en_g => true clear_on_read_g => false ...)}: Compiling...
# Info: [44508]: Module work.wbs_reg(rtl_wbs_reg){generic map (reset_polarity_g => 0 width_g => 8 addr_width_g => 4)}: Compiling...
# Info: [44508]: Module work.gen_reg(rtl_gen_reg){generic map (reset_polarity_g => 0 width_g => 8 addr_en_g => true addr_val_g => 4 addr_width_g => 4 read_en_g => true write_en_g => true clear_on_read_g => false ...)}: Compiling...
# Info: [44508]: Module work.gen_reg(rtl_gen_reg){generic map (reset_polarity_g => 0 width_g => 8 addr_en_g => true addr_val_g => 3 addr_width_g => 4 read_en_g => true write_en_g => true clear_on_read_g => false ...)}: Compiling...
# Info: [44508]: Module work.gen_reg(rtl_gen_reg){generic map (reset_polarity_g => 0 width_g => 8 addr_en_g => true addr_val_g => 2 addr_width_g => 4 read_en_g => true write_en_g => true clear_on_read_g => false ...)}: Compiling...
# Info: [44508]: Module work.mem_mng_top(rtl_mem_mng_top){generic map (reset_polarity_g => 0 mode_g => 0 message_g => 1 img_hor_pixels_g => 640 img_ver_lines_g => 480)}: Compiling...
# Info: [44508]: Module work.pixel_mng(rtl_pixel_mng){generic map (reset_polarity_g => 0 vsync_polarity_g => 1 screen_hor_pix_g => 800 hor_pixels_g => 640 ver_lines_g => 480 req_lines_g => 1)}: Compiling...
# Info: [44838]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/pixel_mng.vhd", line 338: Macro Modgen_Counter "counter_up_sclear_aclear_clock_clk_en_cnt_en_0_11" inferred for node "ack_err_cnt".
# Info: [44838]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/pixel_mng.vhd", line 378: Macro Modgen_Counter "counter_up_sclear_aclear_clock_cnt_en_0_19" inferred for node "pix_cnt".
# Info: [44838]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/pixel_mng.vhd", line 418: Macro Modgen_Counter "counter_up_sclear_aclear_clock_clk_en_cnt_en_0_10" inferred for node "rd_adr".
# Info: [44508]: Module work.SG_WBM_IF(rtl_SG_WBM_IF){generic map (read_length_g => 32)}: Compiling...
# Warning: [45702]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/SG_WBM_IF.vhd", line 161: Initial value for cnt[31:0] is ignored for synthesis. To allow initial value for synthesis, please set the attribute "allow_init_val" in HDL or enable the global support for initial value synthesis through "compile_initial_values" switch.
# Info: [44812]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/SG_WBM_IF.vhd", line 160: Sharing register wbm_tgc_o with wbm_we_o
# Info: [44838]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/SG_WBM_IF.vhd", line 399: Macro Modgen_Counter "counter_up_sclear_aclear_clock_cnt_en_0_11" inferred for node "ack_cnt".
# Info: [44508]: Module work.dc_fifo(SYN): Compiling...
# Info: [44508]: Module work.general_fifo(arc_general_fifo){generic map (reset_polarity_g => 0 width_g => 8 depth_g => 4864 log_depth_g => 13 almost_full_g => 8 almost_empty_g => 1)}: Compiling...
# Info: [44838]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/general_fifo.vhd", line 149: Macro Selcounter "selcounter_13_13_13_0_1_flatten" inferred for node "read_addr_dup".
# Info: [44838]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/general_fifo.vhd", line 211: Macro Modgen_Counter "counter_up_sclear_aclear_clock_cnt_en_0_13" inferred for node "write_addr".
# Info: [44838]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/general_fifo.vhd", line 220: Macro Modgen_Counter "counter_up_sclear_aclear_clock_cnt_en_0_13" inferred for node "read_addr".
# Info: [44508]: Module work.vesa_gen_ctrl(rtl_vesa_gen_ctrl){generic map (reset_polarity_g => 0 hsync_polarity_g => 1 vsync_polarity_g => 1 blank_polarity_g => 0 red_default_color_g => 0 green_default_color_g => 0 ...)}: Compiling...
# Info: [45308]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/vesa_gen_ctrl.vhd", line 348: The comparison operator has been optimized to constant 1.
# Info: [45308]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/vesa_gen_ctrl.vhd", line 349: The comparison operator has been optimized to constant 1.
# Info: [44838]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/vesa_gen_ctrl.vhd", line 212: Macro Selcounter "selcounter_10_10_10_0_1_flatten" inferred for node "vcnt".
# Info: [44838]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/vesa_gen_ctrl.vhd", line 216: Macro Selcounter "selcounter_11_11_11_0_1_flatten" inferred for node "hcnt".
# Info: [44508]: Module work.synthetic_frame_generator(rtl_synthetic_frame_generator){generic map (reset_polarity_g => 0 hsync_polarity_g => 1 vsync_polarity_g => 1 change_frame_clk_g => 120000000 hor_pres_pixels_g => 640 ...)}: Compiling...
# Info: [44812]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/synthetic_frame_generator.vhd", line 105: Sharing register frame_state_fsm[1] (Encoded FSM State Variable for frame_state) with left_frame[4]
# Info: [44812]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/synthetic_frame_generator.vhd", line 105: Sharing register frame_state_fsm[1] (Encoded FSM State Variable for frame_state) with left_frame[6]
# Info: [44812]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/synthetic_frame_generator.vhd", line 105: Sharing register left_frame[5] with left_frame[7]
# Info: [44812]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/synthetic_frame_generator.vhd", line 105: Sharing register frame_state_fsm[1] (Encoded FSM State Variable for frame_state) with upper_frame[2]
# Info: [44812]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/synthetic_frame_generator.vhd", line 105: Sharing register upper_frame[3] with upper_frame[4]
# Info: [44812]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/synthetic_frame_generator.vhd", line 105: Sharing register upper_frame[3] with upper_frame[5]
# Info: [44812]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/synthetic_frame_generator.vhd", line 105: Sharing register frame_state_fsm[1] (Encoded FSM State Variable for frame_state) with right_frame[4]
# Info: [44812]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/synthetic_frame_generator.vhd", line 105: Sharing register frame_state_fsm[1] (Encoded FSM State Variable for frame_state) with right_frame[6]
# Info: [44812]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/synthetic_frame_generator.vhd", line 105: Sharing register right_frame[5] with right_frame[7]
# Info: [44812]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/synthetic_frame_generator.vhd", line 105: Sharing register frame_state_fsm[1] (Encoded FSM State Variable for frame_state) with lower_frame[2]
# Info: [44812]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/synthetic_frame_generator.vhd", line 105: Sharing register lower_frame[3] with lower_frame[4]
# Info: [44812]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/synthetic_frame_generator.vhd", line 105: Sharing register lower_frame[3] with lower_frame[5]
# Info: [44838]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/synthetic_frame_generator.vhd", line 93: Macro Modgen_Counter "counter_up_sclear_aclear_clock_0_27" inferred for node "frame_cnt".
# Info: [44838]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/synthetic_frame_generator.vhd", line 179: Macro Modgen_Counter "counter_up_sclear_aclear_clock_cnt_en_0_9" inferred for node "vcnt".
# Info: [44838]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/synthetic_frame_generator.vhd", line 189: Macro Modgen_Counter "counter_up_sclear_aclear_clock_cnt_en_0_10" inferred for node "hcnt".
# Info: [44508]: Module work.gen_reg(rtl_gen_reg){generic map (reset_polarity_g => 0 width_g => 8 addr_en_g => true addr_val_g => 14 addr_width_g => 10 read_en_g => true write_en_g => true clear_on_read_g => false ...)}: Compiling...
# Info: [44508]: Module work.gen_reg(rtl_gen_reg){generic map (reset_polarity_g => 0 width_g => 8 addr_en_g => true addr_val_g => 7 addr_width_g => 10 read_en_g => true write_en_g => true clear_on_read_g => false ...)}: Compiling...
# Info: [44508]: Module work.gen_reg(rtl_gen_reg){generic map (reset_polarity_g => 0 width_g => 8 addr_en_g => true addr_val_g => 8 addr_width_g => 10 read_en_g => true write_en_g => true clear_on_read_g => false ...)}: Compiling...
# Info: [44508]: Module work.gen_reg(rtl_gen_reg){generic map (reset_polarity_g => 0 width_g => 8 addr_en_g => true addr_val_g => 16 addr_width_g => 10 read_en_g => true write_en_g => true clear_on_read_g => false ...)}: Compiling...
# Info: [44508]: Module work.gen_reg(rtl_gen_reg){generic map (reset_polarity_g => 0 width_g => 8 addr_en_g => true addr_val_g => 1 addr_width_g => 10 read_en_g => true write_en_g => true clear_on_read_g => false ...)}: Compiling...
# Info: [44508]: Module work.wbs_reg(rtl_wbs_reg){generic map (reset_polarity_g => 0 width_g => 8 addr_width_g => 10)}: Compiling...
# Info: [44508]: Module work.opcode_unite(opcode_unite_rtl): Compiling...
# Info: [44508]: Module work.general_fifo(arc_general_fifo){generic map (reset_polarity_g => 0 width_g => 24 depth_g => 400 log_depth_g => 9 almost_full_g => 8 almost_empty_g => 1)}: Compiling...
# Info: [44838]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/general_fifo.vhd", line 149: Macro Selcounter "selcounter_9_9_9_0_1_flatten" inferred for node "read_addr_dup".
# Info: [44838]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/general_fifo.vhd", line 211: Macro Modgen_Counter "counter_up_sclear_aclear_clock_cnt_en_0_9" inferred for node "write_addr".
# Info: [44838]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/general_fifo.vhd", line 220: Macro Modgen_Counter "counter_up_sclear_aclear_clock_cnt_en_0_9" inferred for node "read_addr".
# Info: [44508]: Module work.opcode_store(opcode_store_rtl): Compiling...
# Info: [44838]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/opcode_store.vhd", line 218: Macro Modgen_Counter "counter_up_sclear_aclear_clock_clk_en_0_10" inferred for node "counter".
# Info: [44508]: Module work.RAM_300(RAM_300_rtl): Compiling...
# Info: [44508]: Module work.manager(manager_rtl){generic map (sym_row_g => 15 sym_col_g => 20 inside_row_g => 32 sdram_burst_g => 16 hor_active_pixels_g => 640 ver_active_lines_g => 480 hor_left_border_g => 0 ...)}: Compiling...
# Warning: [45702]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/manager.vhd", line 118: Initial value for req_in_trg_counter[31:0] is ignored for synthesis. To allow initial value for synthesis, please set the attribute "allow_init_val" in HDL or enable the global support for initial value synthesis through "compile_initial_values" switch.
# Info: [44838]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/manager.vhd", line 196: Macro Modgen_Counter "counter_up_sload_aclear_clock_cnt_en_0_10" inferred for node "req_cnt".
# Info: [44838]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/manager.vhd", line 365: Macro Modgen_Counter "counter_up_sclear_aclear_clock_cnt_en_0_8" inferred for node "sdram_wait_counter_tmp".
# Info: [44838]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/manager.vhd", line 371: Macro Modgen_Counter "counter_up_sclear_aclear_clock_cnt_en_0_8" inferred for node "sdram_wait_counter".
# Info: [44838]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/manager.vhd", line 403: Macro Modgen_Counter "counter_up_sload_sclear_aclear_clock_cnt_en_0_5" inferred for node "sym_col".
# Info: [44838]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/manager.vhd", line 414: Macro Modgen_Counter "counter_up_sload_sclear_aclear_clock_clk_en_0_6" inferred for node "inside_row".
# Info: [44838]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/manager.vhd", line 415: Macro Modgen_Counter "counter_up_sclear_aclear_clock_cnt_en_0_11" inferred for node "row_count".
# Info: [44838]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/manager.vhd", line 418: Macro Modgen_Counter "counter_up_sload_sclear_aclear_clock_clk_en_0_4" inferred for node "sym_row".
# Info: [44508]: Module work.general_fifo(arc_general_fifo){generic map (reset_polarity_g => 0 width_g => 8 depth_g => 640 log_depth_g => 10 almost_full_g => 8 almost_empty_g => 1)}: Compiling...
# Info: [44838]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/general_fifo.vhd", line 149: Macro Selcounter "selcounter_10_10_10_0_1_flatten" inferred for node "read_addr_dup".
# Info: [44838]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/general_fifo.vhd", line 211: Macro Modgen_Counter "counter_up_sclear_aclear_clock_cnt_en_0_10" inferred for node "write_addr".
# Info: [44838]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/general_fifo.vhd", line 220: Macro Modgen_Counter "counter_up_sclear_aclear_clock_cnt_en_0_10" inferred for node "read_addr".
# Info: [44508]: Module work.mux2(mux2_rtl){generic map (width_g => 8)}: Compiling...
# Info: [44508]: Module work.x_y_location(x_y_location_rtl){generic map (hor_width_g => 5 ver_width_g => 4 reset_polarity_g => 0 hor_max_value_g => 19 ver_max_value_g => 14)}: Compiling...
# Info: [44508]: Module work.update_upon_vsync(update_upon_vsync_rtl){generic map (hor_width_g => 5 ver_width_g => 4 reset_polarity_g => 0)}: Compiling...
# Info: [44508]: Module work.x_y_location_top(x_y_location_top_rtl){generic map (hor_width_g => 5 ver_width_g => 4 reset_polarity_g => 0 hor_max_value_g => 19 ver_max_value_g => 14)}: Compiling...
# Info: [44508]: Module work.debouncer(debouncer_rtl){generic map (max_value_g => 50000000 reset_polarity_g => 0)}: Compiling...
# Info: [44838]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/debouncer.vhd", line 59: Macro Modgen_Counter "counter_up_sclear_aclear_clock_0_26" inferred for node "int_count".
# Info: [44508]: Module work.navigator(navigator_rtl){generic map (hor_width_g => 5 ver_width_g => 4 reset_polarity_g => 0 hor_max_value_g => 19 ver_max_value_g => 14 max_value_g => 50000000)}: Compiling...
# Info: [44508]: Module work.Symbol_Generator_Top(rtl_Symbol_Generator_Top){generic map (hor_active_pixels_g => 640 ver_active_lines_g => 480 hor_left_border_g => 0 hor_right_border_g => 0 hor_back_porch_g => 48 ...)}: Compiling...
# Info: [44508]: Module work.disp_ctrl_top(rtl_disp_ctrl_top){generic map (reset_polarity_g => 0 hsync_polarity_g => 1 vsync_polarity_g => 1 blank_polarity_g => 0 red_default_color_g => 0 green_default_color_g => 0 ...)}: Compiling...
# Info: [44812]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/disp_ctrl_top.vhd", line 1319: Sharing register left_frame_rg_d1[4] with left_frame_rg_d1[6]
# Info: [44812]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/disp_ctrl_top.vhd", line 1319: Sharing register left_frame_rg_d1[6] with right_frame_rg_d1[4]
# Info: [44812]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/disp_ctrl_top.vhd", line 1319: Sharing register right_frame_rg_d1[4] with right_frame_rg_d1[6]
# Info: [44812]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/disp_ctrl_top.vhd", line 1319: Sharing register left_frame_rg_d2[4] with left_frame_rg_d2[6]
# Info: [44812]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/disp_ctrl_top.vhd", line 1319: Sharing register left_frame_rg_d2[4] with right_frame_rg_d2[4]
# Info: [44812]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/disp_ctrl_top.vhd", line 1319: Sharing register left_frame_rg_d2[4] with right_frame_rg_d2[6]
# Info: [44838]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/disp_ctrl_top.vhd", line 1356: Macro Add_Sub "M_RTLSIM_ADD_SUB_10" inferred for node "op_cnt".
# Info: [44508]: Module work.sdram_controller(rtl_sdram_controller){generic map (reset_polarity_g => 0)}: Compiling...
# Info: [44812]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/sdram_controller.vhd", line 640: Sharing register dram_ldqm with dram_udqm
# Info: [44838]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/sdram_controller.vhd", line 235: Macro Modgen_Counter "counter_dn_sload_aclear_clock_cnt_en_0_15" inferred for node "wait_200us_cntr".
# Info: [44838]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/sdram_controller.vhd", line 245: Macro Modgen_Counter "counter_dn_sload_aclear_clock_cnt_en_0_12" inferred for node "rfsh_int_cntr".
# Info: [44838]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/sdram_controller.vhd", line 252: Macro Modgen_Counter "counter_dn_sload_aclear_clock_cnt_en_0_4" inferred for node "tRC_cntr".
# Info: [44838]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/sdram_controller.vhd", line 328: Macro Modgen_Counter "counter_up_aclear_clock_cnt_en_0_4" inferred for node "init_pre_cntr".
# Info: [44508]: Module work.uart_rx(arc_uart_rx){generic map (parity_en_g => 0 parity_odd_g => false uart_idle_g => 1 baudrate_g => 115200 clkrate_g => 100000000 databits_g => 8 reset_polarity_g => 0)}: Compiling...
# Info: [45308]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/uart_rx.vhd", line 190: The comparison operator has been optimized to constant 1.
# Info: [44508]: Module work.mp_dec(rtl_mp_dec){generic map (reset_polarity_g => 0 len_dec1_g => true sof_d_g => 1 type_d_g => 1 addr_d_g => 2 len_d_g => 2 crc_d_g => 1 eof_d_g => 1 sof_val_g => 100 eof_val_g => 200 width_g => 8)}: Compiling...
# Info: [44812]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/mp_dec.vhd", line 326: Sharing register eof_blk[7] with eof_blk[6]
# Info: [44812]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/mp_dec.vhd", line 326: Sharing register eof_blk[7] with eof_blk[3]
# Info: [44838]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/mp_dec.vhd", line 367: Macro Modgen_Counter "counter_up_sclear_aclear_clock_cnt_en_0_16" inferred for node "w_addr".
# Info: [44508]: Module work.ram_simple(arc_ram_simple){generic map (reset_polarity_g => 0 width_in_g => 8 addr_bits_g => 10)}: Compiling...
# Info: [44508]: Module work.checksum_calc(arc_checksum_calc){generic map (reset_polarity_g => 0 signed_checksum_g => false checksum_init_val_g => 0 checksum_out_width_g => 8 data_width_g => 8)}: Compiling...
# Info: [44508]: Module work.rx_path(rtl_rx_path){generic map (reset_polarity_g => 0 len_dec1_g => true sof_d_g => 1 type_d_g => 1 addr_d_g => 2 len_d_g => 2 crc_d_g => 1 eof_d_g => 1 sof_val_g => 100 eof_val_g => 200 ...)}: Compiling...
# Info: [44838]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/rx_path.vhd", line 606: Macro Selcounter "selcounter_11_11_11_0_1_flatten" inferred for node "ack_i_cnt".
# Info: [44508]: Module work.uart_tx(arc_uart_tx){generic map (parity_en_g => 1 parity_odd_g => false uart_idle_g => 1 baudrate_g => 115200 clkrate_g => 100000000 databits_g => 8 reset_polarity_g => 0)}: Compiling...
# Info: [44838]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/uart_tx.vhd", line 99: Macro Selcounter "selcounter_10_10_10_0_1_flatten" inferred for node "sample_cnt".
# Info: [44838]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/uart_tx.vhd", line 153: Macro Modgen_Counter "counter_up_sclear_aclear_clock_clk_en_0_4" inferred for node "pos_cnt".
# Info: [44508]: Module work.mp_enc(rtl_mp_enc){generic map (reset_polarity_g => 0 len_dec1_g => true sof_d_g => 1 type_d_g => 1 addr_d_g => 1 len_d_g => 2 crc_d_g => 1 eof_d_g => 1 sof_val_g => 100 eof_val_g => 200 width_g => 8)}: Compiling...
# Info: [44812]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/mp_enc.vhd", line 172: Sharing register sof_blk[2] with eof_blk[3]
# Info: [44812]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/mp_enc.vhd", line 172: Sharing register sof_blk[2] with sof_blk[5]
# Info: [44812]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/mp_enc.vhd", line 172: Sharing register sof_blk[2] with sof_blk[6]
# Info: [44812]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/mp_enc.vhd", line 172: Sharing register sof_blk[2] with eof_blk[6]
# Info: [44812]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/mp_enc.vhd", line 172: Sharing register sof_blk[2] with eof_blk[7]
# Info: [44508]: Module work.general_fifo(arc_general_fifo){generic map (reset_polarity_g => 0 width_g => 8 depth_g => 9 log_depth_g => 4 almost_full_g => 8 almost_empty_g => 1)}: Compiling...
# Info: [44838]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/general_fifo.vhd", line 149: Macro Selcounter "selcounter_4_4_4_0_1_flatten" inferred for node "read_addr_dup".
# Info: [44838]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/general_fifo.vhd", line 211: Macro Modgen_Counter "counter_up_sclear_aclear_clock_cnt_en_0_4" inferred for node "write_addr".
# Info: [44838]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/general_fifo.vhd", line 220: Macro Modgen_Counter "counter_up_sclear_aclear_clock_cnt_en_0_4" inferred for node "read_addr".
# Info: [44508]: Module work.gen_reg(rtl_gen_reg){generic map (reset_polarity_g => 0 width_g => 8 addr_en_g => true addr_val_g => 15 addr_width_g => 4 read_en_g => true write_en_g => true clear_on_read_g => false ...)}: Compiling...
# Info: [45308]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/gen_reg.vhd", line 118: The comparison operator has been optimized to constant 1.
# Info: [44508]: Module work.gen_reg(rtl_gen_reg){generic map (reset_polarity_g => 0 width_g => 8 addr_en_g => true addr_val_g => 11 addr_width_g => 4 read_en_g => true write_en_g => true clear_on_read_g => false ...)}: Compiling...
# Info: [44508]: Module work.gen_reg(rtl_gen_reg){generic map (reset_polarity_g => 0 width_g => 8 addr_en_g => true addr_val_g => 12 addr_width_g => 4 read_en_g => true write_en_g => true clear_on_read_g => true ...)}: Compiling...
# Info: [44508]: Module work.tx_path_wbm(rtl_tx_path_wbm){generic map (reset_polarity_g => 0 data_width_g => 8 addr_width_g => 10)}: Compiling...
# Info: [44838]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/tx_path_wbm.vhd", line 190: Macro Modgen_Counter "counter_up_sload_sclear_aclear_clock_clk_en_cnt_en_0_10" inferred for node "cur_rd_addr".
# Info: [44838]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/tx_path_wbm.vhd", line 191: Macro Modgen_Counter "counter_up_sclear_aclear_clock_clk_en_cnt_en_0_10" inferred for node "ram_in_addr_i".
# Info: [44838]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/tx_path_wbm.vhd", line 244: Macro Add_Sub "M_RTLSIM_ADD_3_11" inferred for node "ack_i_cnt".
# Info: [44508]: Module work.gen_reg(rtl_gen_reg){generic map (reset_polarity_g => 0 width_g => 8 addr_en_g => true addr_val_g => 1E1 addr_width_g => 4 read_en_g => true write_en_g => true clear_on_read_g => false ...)}: Compiling...
# Info: [44508]: Module work.gen_reg(rtl_gen_reg){generic map (reset_polarity_g => 0 width_g => 8 addr_en_g => true addr_val_g => 9 addr_width_g => 4 read_en_g => true write_en_g => true clear_on_read_g => false ...)}: Compiling...
# Info: [44508]: Module work.tx_path(arc_tx_path){generic map (reset_polarity_g => 0 len_dec1_g => true sof_d_g => 1 type_d_g => 1 addr_d_g => 1 len_d_g => 2 crc_d_g => 1 eof_d_g => 1 sof_val_g => 100 eof_val_g => 200 ...)}: Compiling...
# Info: [44508]: Module work.led(led_rtl){generic map (reset_polarity_g => 0 timer_freq_g => 1 clk_freq_g => 100000000)}: Compiling...
# Info: [44838]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/led.vhd", line 72: Macro Modgen_Counter "counter_up_sclear_aclear_clock_0_27" inferred for node "timer_counter".
# Info: [44508]: Module work.mds_top(rtl_mds_top){generic map (sys_clk_g => 100000000 baudrate_g => 115200)}: Compiling...
# Info: [44508]: Module work.hexss(arc_hexss): Compiling...
# Info: [44523]: Root Module work.top_synthesis(top_synthesis_rtl){generic map (sys_clk_g => 100000000 baudrate_g => 115200 reset_polarity_g => 0)}: Compiling...
# Info: [45309]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/intercon.vhd", line 165: Optimizing state bit(s) wbs_gnt to constant 0
# Info: [45309]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/mem_ctrl_wr.vhd", line 353: Optimizing state bit(s) type_reg_wbm_d2[0] to constant 0
# Info: [45309]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/SG_WBM_IF.vhd", line 160: Optimizing state bit(s) wbm_tga_o[9:6] to constant 0
# Info: [45309]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/SG_WBM_IF.vhd", line 160: Optimizing state bit(s) wbm_tga_o[4:2] to constant 0
# Info: [45309]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/SG_WBM_IF.vhd", line 160: Optimizing state bit(s) wbm_tga_o[0] to constant 0
# Info: [45309]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/synthetic_frame_generator.vhd", line 105: Optimizing state bit(s) left_frame[9:8] to constant 0
# Info: [45309]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/synthetic_frame_generator.vhd", line 105: Optimizing state bit(s) left_frame[3:0] to constant 0
# Info: [45309]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/synthetic_frame_generator.vhd", line 105: Optimizing state bit(s) upper_frame[9:7] to constant 0
# Info: [45309]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/synthetic_frame_generator.vhd", line 105: Optimizing state bit(s) upper_frame[1:0] to constant 0
# Info: [45309]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/synthetic_frame_generator.vhd", line 105: Optimizing state bit(s) right_frame[9:8] to constant 0
# Info: [45309]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/synthetic_frame_generator.vhd", line 105: Optimizing state bit(s) right_frame[3:0] to constant 0
# Info: [45309]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/synthetic_frame_generator.vhd", line 105: Optimizing state bit(s) lower_frame[9:7] to constant 0
# Info: [45309]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/synthetic_frame_generator.vhd", line 105: Optimizing state bit(s) lower_frame[1:0] to constant 0
# Info: [45193]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/gen_reg.vhd", line 53: Net addr[1:0] is unused after optimization
# Info: [45193]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/opcode_store.vhd", line 37: Net op_cnt[9:0] is unused after optimization
# Info: [45307]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/manager.vhd", line 452: The driving logic for the net ram_addr_rd[8:0] has been moved across hierarchy due to cross-hierarchy optimization
# Info: [45309]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/manager.vhd", line 452: Optimizing state bit(s) sdram_addr_rd[23:22] to constant 0
# Info: [45309]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/manager.vhd", line 452: Optimizing state bit(s) sdram_addr_rd[3:0] to constant 0
# Info: [45309]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/disp_ctrl_top.vhd", line 1319: Optimizing state bit(s) left_frame_rg_d1[9:7] to constant 0
# Info: [45309]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/disp_ctrl_top.vhd", line 1319: Optimizing state bit(s) left_frame_rg_d1[5] to constant 0
# Info: [45309]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/disp_ctrl_top.vhd", line 1319: Optimizing state bit(s) left_frame_rg_d1[3:0] to constant 0
# Info: [45309]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/disp_ctrl_top.vhd", line 1319: Optimizing state bit(s) right_frame_rg_d2[9:7] to constant 0
# Info: [45309]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/disp_ctrl_top.vhd", line 1319: Optimizing state bit(s) right_frame_rg_d2[5] to constant 0
# Info: [45309]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/disp_ctrl_top.vhd", line 1319: Optimizing state bit(s) right_frame_rg_d2[3:0] to constant 0
# Info: [45309]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/disp_ctrl_top.vhd", line 1319: Optimizing state bit(s) upper_frame_rg_d1[9:8] to constant 0
# Info: [45309]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/disp_ctrl_top.vhd", line 1319: Optimizing state bit(s) right_frame_rg_d1[9:7] to constant 0
# Info: [45309]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/disp_ctrl_top.vhd", line 1319: Optimizing state bit(s) right_frame_rg_d1[5] to constant 0
# Info: [45309]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/disp_ctrl_top.vhd", line 1319: Optimizing state bit(s) right_frame_rg_d1[3:0] to constant 0
# Info: [45309]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/disp_ctrl_top.vhd", line 1319: Optimizing state bit(s) lower_frame_rg_d1[9:8] to constant 0
# Info: [45309]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/disp_ctrl_top.vhd", line 1319: Optimizing state bit(s) left_frame_rg_d2[9:7] to constant 0
# Info: [45309]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/disp_ctrl_top.vhd", line 1319: Optimizing state bit(s) left_frame_rg_d2[5] to constant 0
# Info: [45309]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/disp_ctrl_top.vhd", line 1319: Optimizing state bit(s) left_frame_rg_d2[3:0] to constant 0
# Info: [45309]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/disp_ctrl_top.vhd", line 1319: Optimizing state bit(s) upper_frame_rg_d2[9:8] to constant 0
# Info: [45309]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/disp_ctrl_top.vhd", line 1319: Optimizing state bit(s) lower_frame_rg_d2[9:8] to constant 0
# Info: [45309]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/uart_rx.vhd", line 117: Optimizing state bit(s) parity_err to constant 0
# Info: [45309]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/mp_dec.vhd", line 326: Optimizing state bit(s) eof_blk[5:4] to constant 0
# Info: [45309]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/mp_dec.vhd", line 326: Optimizing state bit(s) eof_blk[2:0] to constant 0
# Info: [45309]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/mp_enc.vhd", line 172: Optimizing state bit(s) eof_blk[5:4] to constant 0
# Info: [45309]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/mp_enc.vhd", line 172: Optimizing state bit(s) eof_blk[2:0] to constant 0
# Info: [45307]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/mp_enc.vhd", line 158: The driving logic for the net read_addr[9:0] has been moved across hierarchy due to cross-hierarchy optimization
# Info: [45309]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/mp_enc.vhd", line 172: Optimizing state bit(s) sof_blk[7] to constant 0
# Info: [45309]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/mp_enc.vhd", line 172: Optimizing state bit(s) sof_blk[4:3] to constant 0
# Info: [45309]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/mp_enc.vhd", line 172: Optimizing state bit(s) sof_blk[1:0] to constant 0
# Info: [45307]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/ram_simple.vhd", line 96: The driving logic for the net data_out[7:0] has been moved across hierarchy due to cross-hierarchy optimization
# Info: [45193]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/gen_reg.vhd", line 62: Net rd_en is unused after optimization
# Info: [44846]: Rebalanced Expression Tree...
# Info: [44842]: Compilation successfully completed.
# Info: [44841]: Counter Inferencing === Detected : 88, Inferred (Modgen/Selcounter/AddSub) : 51 (38 / 10 / 2), AcrossDH (Merged/Not-Merged) : (0 / 1), Not-Inferred (Acrossdh/Attempted) : (0 / 5), Local Vars : 32 ===
# Info: [44856]: Total lines of RTL compiled: 18893.
# Info: [44835]: Total CPU time for compilation: 23.2 secs.
# Info: [44513]: Overall running time for compilation: 28.0 secs.
# Warning: [4559]: Found black-box: work.dcfifo_RTLC_LONGENTBBox2; "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/dc_fifo.vhd", line 68:.
# Warning: [4559]: Found black-box: work.altsyncram_RTLC_LONGENTBBox1; "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/altera_16to8_dc_ram.vhd", line 62:.
# Warning: [4559]: Found black-box: work.altsyncram_RTLC_LONGENTBBox0; "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/altera_8to16_dc_ram.vhd", line 62:.
# Info: [654]: Current working directory: P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/project_1_impl_1.
# Info: [15329]: Doing rtl optimizations.
# Info: [9029]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/mem_ctrl_rd_wbm.vhd", line 630: : Inferred selective counter Instance 'instance:mds_top_inst.mem_mng_inst.mem_ctrl_rd_inst.wbm_inst.ix127' of type 'cell:selcounter_13_13_13_0_0_dn'
# Info: [9028]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/opcode_store.vhd", line 253: : Inferred selective adder Instance 'instance:mds_top_inst.disp_ctrl_inst.Symbol_Generator_Top_inst.opcode_store_inst.ix0' of type 'cell:seladd_7_7_7_0_0'
# Info: [9028]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/manager.vhd", line 463: : Inferred selective adder Instance 'instance:mds_top_inst.disp_ctrl_inst.Symbol_Generator_Top_inst.manager_inst.ix33' of type 'cell:seladd_7_7_7_0_0'
# Info: [657]: Finished compiling design.
compile
# COMMAND: synthesize
# Info: [654]: Current working directory: P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/project_1_impl_1.
# Info: [4557]: instance:global_nets_inst.clk_blk_inst.pll_inst Instance is flattened in hierarchical block view:.work.clk_blk_top.rtl_clk_blk_top.
# Info: [4557]: instance:global_nets_inst.reset_blk_inst.rst_deb_inst Instance is flattened in hierarchical block view:.work.reset_blk_top_0.rtl_reset_blk_top.
# Info: [4557]: instance:global_nets_inst.clk_blk_inst Instance is flattened in hierarchical block view:.work.global_nets_top_0.rtl_global_nets_top.
# Info: [4557]: instance:global_nets_inst.reset_blk_inst Instance is flattened in hierarchical block view:.work.global_nets_top_0.rtl_global_nets_top.
# Info: [4557]: instance:mds_top_inst.mem_mng_inst.mem_ctrl_wr_inst.ram1_inst Instance is flattened in hierarchical block view:.work.mem_ctrl_wr_0_0_1_640_480.rtl_mem_ctrl_wr_unfold_3766.
# Info: [4557]: instance:mds_top_inst.mem_mng_inst.mem_ctrl_wr_inst.wbs_inst Instance is flattened in hierarchical block view:.work.mem_ctrl_wr_0_0_1_640_480.rtl_mem_ctrl_wr_unfold_3766.
# Info: [4557]: instance:mds_top_inst.mem_mng_inst.mem_ctrl_wr_inst.wbm_inst Instance is flattened in hierarchical block view:.work.mem_ctrl_wr_0_0_1_640_480.rtl_mem_ctrl_wr_unfold_3766.
# Info: [4557]: instance:mds_top_inst.mem_mng_inst.mem_ctrl_rd_inst.ram1_inst Instance is flattened in hierarchical block view:.work.mem_ctrl_rd_0_0_640_480.rtl_mem_ctrl_rd_unfold_3728.
# Info: [4557]: instance:mds_top_inst.mem_mng_inst.mem_ctrl_rd_inst.wbs_inst Instance is flattened in hierarchical block view:.work.mem_ctrl_rd_0_0_640_480.rtl_mem_ctrl_rd_unfold_3728.
# Info: [4557]: instance:mds_top_inst.mem_mng_inst.mem_ctrl_rd_inst.wbm_inst Instance is flattened in hierarchical block view:.work.mem_ctrl_rd_0_0_640_480.rtl_mem_ctrl_rd_unfold_3728.
# Info: [4557]: instance:mds_top_inst.mem_mng_inst.wbs_reg_inst Instance is flattened in hierarchical block view:.work.mem_mng_top_0_0_1_640_480.rtl_mem_mng_top_unfold_3052.
# Info: [4557]: instance:mds_top_inst.mem_mng_inst.dbg_reg_generate_1_gen_reg_dbg_inst Instance is flattened in hierarchical block view:.work.mem_mng_top_0_0_1_640_480.rtl_mem_mng_top_unfold_3052.
# Info: [4557]: instance:mds_top_inst.mem_mng_inst.gen_reg_type_inst Instance is flattened in hierarchical block view:.work.mem_mng_top_0_0_1_640_480.rtl_mem_mng_top_unfold_3052.
# Info: [4557]: instance:mds_top_inst.mem_mng_inst.dbg_reg_generate_2_gen_reg_dbg_inst Instance is flattened in hierarchical block view:.work.mem_mng_top_0_0_1_640_480.rtl_mem_mng_top_unfold_3052.
# Info: [4557]: instance:mds_top_inst.mem_mng_inst.dbg_reg_generate_0_gen_reg_dbg_inst Instance is flattened in hierarchical block view:.work.mem_mng_top_0_0_1_640_480.rtl_mem_mng_top_unfold_3052.
# Info: [4557]: instance:mds_top_inst.mem_mng_inst.arbiter_inst Instance is flattened in hierarchical block view:.work.mem_mng_top_0_0_1_640_480.rtl_mem_mng_top_unfold_3052.
# Info: [4557]: instance:mds_top_inst.mem_mng_inst.mem_ctrl_wr_inst Instance is flattened in hierarchical block view:.work.mem_mng_top_0_0_1_640_480.rtl_mem_mng_top_unfold_3052.
# Info: [4557]: instance:mds_top_inst.mem_mng_inst.mem_ctrl_rd_inst Instance is flattened in hierarchical block view:.work.mem_mng_top_0_0_1_640_480.rtl_mem_mng_top_unfold_3052.
# Info: [4557]: instance:mds_top_inst.disp_ctrl_inst.Symbol_Generator_Top_inst.opcode_store_inst.general_fifo_inst Instance is flattened in hierarchical block view:.work.opcode_store.opcode_store_rtl_unfold_5636.
# Info: [4557]: instance:mds_top_inst.disp_ctrl_inst.Symbol_Generator_Top_inst.navigator_inst.x_y_location_top_inst.update_upon_vsync_inst Instance is flattened in hierarchical block view:.work.x_y_location_top_5_4_0_19_14.x_y_location_top_rtl.
# Info: [4557]: instance:mds_top_inst.disp_ctrl_inst.Symbol_Generator_Top_inst.navigator_inst.x_y_location_top_inst.x_y_location_inst Instance is flattened in hierarchical block view:.work.x_y_location_top_5_4_0_19_14.x_y_location_top_rtl.
# Info: [4557]: instance:mds_top_inst.disp_ctrl_inst.Symbol_Generator_Top_inst.navigator_inst.right_debouncer_inst Instance is flattened in hierarchical block view:.work.navigator_5_4_0_19_14_50000000.navigator_rtl.
# Info: [4557]: instance:mds_top_inst.disp_ctrl_inst.Symbol_Generator_Top_inst.navigator_inst.left_debouncer_inst Instance is flattened in hierarchical block view:.work.navigator_5_4_0_19_14_50000000.navigator_rtl.
# Info: [4557]: instance:mds_top_inst.disp_ctrl_inst.Symbol_Generator_Top_inst.navigator_inst.up_debouncer_inst Instance is flattened in hierarchical block view:.work.navigator_5_4_0_19_14_50000000.navigator_rtl.
# Info: [4557]: instance:mds_top_inst.disp_ctrl_inst.Symbol_Generator_Top_inst.navigator_inst.down_debouncer_inst Instance is flattened in hierarchical block view:.work.navigator_5_4_0_19_14_50000000.navigator_rtl.
# Info: [4557]: instance:mds_top_inst.disp_ctrl_inst.Symbol_Generator_Top_inst.navigator_inst.x_y_location_top_inst Instance is flattened in hierarchical block view:.work.navigator_5_4_0_19_14_50000000.navigator_rtl.
# Info: [4557]: instance:mds_top_inst.disp_ctrl_inst.Symbol_Generator_Top_inst.mux2_inst Instance is flattened in hierarchical block view:.work.Symbol_Generator_Top_640_480_0_0_48_16_96_0_0_31_11_2_5_4_0_50000000.rtl_Symbol_Generator_Top_unfold_5276.
# Info: [4557]: instance:mds_top_inst.disp_ctrl_inst.Symbol_Generator_Top_inst.opcode_unite_inst Instance is flattened in hierarchical block view:.work.Symbol_Generator_Top_640_480_0_0_48_16_96_0_0_31_11_2_5_4_0_50000000.rtl_Symbol_Generator_Top_unfold_5276.
# Info: [4557]: instance:mds_top_inst.disp_ctrl_inst.Symbol_Generator_Top_inst.fifo_A Instance is flattened in hierarchical block view:.work.Symbol_Generator_Top_640_480_0_0_48_16_96_0_0_31_11_2_5_4_0_50000000.rtl_Symbol_Generator_Top_unfold_5276.
# Info: [4557]: instance:mds_top_inst.disp_ctrl_inst.Symbol_Generator_Top_inst.fifo_B Instance is flattened in hierarchical block view:.work.Symbol_Generator_Top_640_480_0_0_48_16_96_0_0_31_11_2_5_4_0_50000000.rtl_Symbol_Generator_Top_unfold_5276.
# Info: [4557]: instance:mds_top_inst.disp_ctrl_inst.Symbol_Generator_Top_inst.opcode_store_inst Instance is flattened in hierarchical block view:.work.Symbol_Generator_Top_640_480_0_0_48_16_96_0_0_31_11_2_5_4_0_50000000.rtl_Symbol_Generator_Top_unfold_5276.
# Info: [4557]: instance:mds_top_inst.disp_ctrl_inst.Symbol_Generator_Top_inst.manager_inst Instance is flattened in hierarchical block view:.work.Symbol_Generator_Top_640_480_0_0_48_16_96_0_0_31_11_2_5_4_0_50000000.rtl_Symbol_Generator_Top_unfold_5276.
# Info: [4557]: instance:mds_top_inst.disp_ctrl_inst.Symbol_Generator_Top_inst.navigator_inst Instance is flattened in hierarchical block view:.work.Symbol_Generator_Top_640_480_0_0_48_16_96_0_0_31_11_2_5_4_0_50000000.rtl_Symbol_Generator_Top_unfold_5276.
# Info: [4557]: instance:mds_top_inst.disp_ctrl_inst.pixel_mng_inst Instance is flattened in hierarchical block view:.work.disp_ctrl_top_RTLC_LONGENT4.rtl_disp_ctrl_top_unfold_3380.
# Info: [4557]: instance:mds_top_inst.disp_ctrl_inst.dc_fifo_inst Instance is flattened in hierarchical block view:.work.disp_ctrl_top_RTLC_LONGENT4.rtl_disp_ctrl_top_unfold_3380.
# Info: [4557]: instance:mds_top_inst.disp_ctrl_inst.wbs_reg_inst Instance is flattened in hierarchical block view:.work.disp_ctrl_top_RTLC_LONGENT4.rtl_disp_ctrl_top_unfold_3380.
# Info: [4557]: instance:mds_top_inst.disp_ctrl_inst.gen_reg_type_inst Instance is flattened in hierarchical block view:.work.disp_ctrl_top_RTLC_LONGENT4.rtl_disp_ctrl_top_unfold_3380.
# Info: [4557]: instance:mds_top_inst.disp_ctrl_inst.gen_reg_upper_frame_inst Instance is flattened in hierarchical block view:.work.disp_ctrl_top_RTLC_LONGENT4.rtl_disp_ctrl_top_unfold_3380.
# Info: [4557]: instance:mds_top_inst.disp_ctrl_inst.gen_reg_lower_frame_inst Instance is flattened in hierarchical block view:.work.disp_ctrl_top_RTLC_LONGENT4.rtl_disp_ctrl_top_unfold_3380.
# Info: [4557]: instance:mds_top_inst.disp_ctrl_inst.gen_reg_version_inst Instance is flattened in hierarchical block view:.work.disp_ctrl_top_RTLC_LONGENT4.rtl_disp_ctrl_top_unfold_3380.
# Info: [4557]: instance:mds_top_inst.disp_ctrl_inst.gen_reg_opcode_unite_inst Instance is flattened in hierarchical block view:.work.disp_ctrl_top_RTLC_LONGENT4.rtl_disp_ctrl_top_unfold_3380.
# Info: [4557]: instance:mds_top_inst.disp_ctrl_inst.synth_pic_gen_inst Instance is flattened in hierarchical block view:.work.disp_ctrl_top_RTLC_LONGENT4.rtl_disp_ctrl_top_unfold_3380.
# Info: [4557]: instance:mds_top_inst.disp_ctrl_inst.vesa_gen_ctrl_inst Instance is flattened in hierarchical block view:.work.disp_ctrl_top_RTLC_LONGENT4.rtl_disp_ctrl_top_unfold_3380.
# Info: [4557]: instance:mds_top_inst.disp_ctrl_inst.Symbol_Generator_Top_inst Instance is flattened in hierarchical block view:.work.disp_ctrl_top_RTLC_LONGENT4.rtl_disp_ctrl_top_unfold_3380.
# Info: [4557]: instance:mds_top_inst.disp_ctrl_inst.SG_WBM_IF_inst Instance is flattened in hierarchical block view:.work.disp_ctrl_top_RTLC_LONGENT4.rtl_disp_ctrl_top_unfold_3380.
# Info: [4557]: instance:mds_top_inst.rx_path_inst.checksum_inst_dec Instance is flattened in hierarchical block view:.work.rx_path_0_1_1_1_2_2_1_1_100_200_8_0_0_1_115200_100000000_8_8_10_0_0_8_8.rtl_rx_path_unfold_2790.
# Info: [4557]: instance:mds_top_inst.rx_path_inst.mp_dec1 Instance is flattened in hierarchical block view:.work.rx_path_0_1_1_1_2_2_1_1_100_200_8_0_0_1_115200_100000000_8_8_10_0_0_8_8.rtl_rx_path_unfold_2790.
# Info: [4557]: instance:mds_top_inst.rx_path_inst.uart_rx_c Instance is flattened in hierarchical block view:.work.rx_path_0_1_1_1_2_2_1_1_100_200_8_0_0_1_115200_100000000_8_8_10_0_0_8_8.rtl_rx_path_unfold_2790.
# Info: [4557]: instance:mds_top_inst.tx_path_inst.gen_reg_type_inst Instance is flattened in hierarchical block view:.work.tx_path_RTLC_LONGENT10.arc_tx_path_unfold_2766.
# Info: [4557]: instance:mds_top_inst.tx_path_inst.wbs_reg_inst Instance is flattened in hierarchical block view:.work.tx_path_RTLC_LONGENT10.arc_tx_path_unfold_2766.
# Info: [4557]: instance:mds_top_inst.tx_path_inst.rd_burst_reg_generate_0_gen_rd_burst_reg_inst Instance is flattened in hierarchical block view:.work.tx_path_RTLC_LONGENT10.arc_tx_path_unfold_2766.
# Info: [4557]: instance:mds_top_inst.tx_path_inst.rd_burst_reg_generate_1_gen_rd_burst_reg_inst Instance is flattened in hierarchical block view:.work.tx_path_RTLC_LONGENT10.arc_tx_path_unfold_2766.
# Info: [4557]: instance:mds_top_inst.tx_path_inst.gen_dbg_cmd_reg_inst Instance is flattened in hierarchical block view:.work.tx_path_RTLC_LONGENT10.arc_tx_path_unfold_2766.
# Info: [4557]: instance:mds_top_inst.tx_path_inst.gen_reg_addr_reg_inst Instance is flattened in hierarchical block view:.work.tx_path_RTLC_LONGENT10.arc_tx_path_unfold_2766.
# Info: [4557]: instance:mds_top_inst.tx_path_inst.checksum_inst_enc Instance is flattened in hierarchical block view:.work.tx_path_RTLC_LONGENT10.arc_tx_path_unfold_2766.
# Info: [4557]: instance:mds_top_inst.tx_path_inst.fifo_inst1 Instance is flattened in hierarchical block view:.work.tx_path_RTLC_LONGENT10.arc_tx_path_unfold_2766.
# Info: [4557]: instance:mds_top_inst.tx_path_inst.uart_tx_c Instance is flattened in hierarchical block view:.work.tx_path_RTLC_LONGENT10.arc_tx_path_unfold_2766.
# Info: [4557]: instance:mds_top_inst.tx_path_inst.tx_wbm_inst Instance is flattened in hierarchical block view:.work.tx_path_RTLC_LONGENT10.arc_tx_path_unfold_2766.
# Info: [4557]: instance:mds_top_inst.tx_path_inst.mp_enc1 Instance is flattened in hierarchical block view:.work.tx_path_RTLC_LONGENT10.arc_tx_path_unfold_2766.
# Info: [4557]: instance:mds_top_inst.led_inst Instance is flattened in hierarchical block view:.work.mds_top_100000000_115200_notri.rtl_mds_top_unfold_2900.
# Info: [4557]: instance:mds_top_inst.intercon_x_inst Instance is flattened in hierarchical block view:.work.mds_top_100000000_115200_notri.rtl_mds_top_unfold_2900.
# Info: [4557]: instance:mds_top_inst.intercon_y_inst Instance is flattened in hierarchical block view:.work.mds_top_100000000_115200_notri.rtl_mds_top_unfold_2900.
# Info: [4557]: instance:mds_top_inst.intercon_z_inst Instance is flattened in hierarchical block view:.work.mds_top_100000000_115200_notri.rtl_mds_top_unfold_2900.
# Info: [4557]: instance:mds_top_inst.sdr_ctrl Instance is flattened in hierarchical block view:.work.mds_top_100000000_115200_notri.rtl_mds_top_unfold_2900.
# Info: [4557]: instance:mds_top_inst.rx_path_inst Instance is flattened in hierarchical block view:.work.mds_top_100000000_115200_notri.rtl_mds_top_unfold_2900.
# Info: [4557]: instance:mds_top_inst.tx_path_inst Instance is flattened in hierarchical block view:.work.mds_top_100000000_115200_notri.rtl_mds_top_unfold_2900.
# Info: [4557]: instance:mds_top_inst.mem_mng_inst Instance is flattened in hierarchical block view:.work.mds_top_100000000_115200_notri.rtl_mds_top_unfold_2900.
# Info: [4557]: instance:mds_top_inst.disp_ctrl_inst Instance is flattened in hierarchical block view:.work.mds_top_100000000_115200_notri.rtl_mds_top_unfold_2900.
# Info: [4557]: instance:global_nets_inst Instance is flattened in hierarchical block view:.work.top_synthesis.top_synthesis_rtl.
# Info: [4557]: instance:lsb_mem_hexss_inst Instance is flattened in hierarchical block view:.work.top_synthesis.top_synthesis_rtl.
# Info: [4557]: instance:msb_mem_hexss_inst Instance is flattened in hierarchical block view:.work.top_synthesis.top_synthesis_rtl.
# Info: [4557]: instance:lsb_disp_hexss_inst Instance is flattened in hierarchical block view:.work.top_synthesis.top_synthesis_rtl.
# Info: [4557]: instance:msb_disp_hexss_inst Instance is flattened in hierarchical block view:.work.top_synthesis.top_synthesis_rtl.
# Info: [4557]: instance:lsb_tx_hexss_inst Instance is flattened in hierarchical block view:.work.top_synthesis.top_synthesis_rtl.
# Info: [4557]: instance:msb_tx_hexss_inst Instance is flattened in hierarchical block view:.work.top_synthesis.top_synthesis_rtl.
# Info: [4557]: instance:lsb_version_hexss_inst Instance is flattened in hierarchical block view:.work.top_synthesis.top_synthesis_rtl.
# Info: [4557]: instance:msb_version_hexss_inst Instance is flattened in hierarchical block view:.work.top_synthesis.top_synthesis_rtl.
# Info: [4557]: instance:mds_top_inst Instance is flattened in hierarchical block view:.work.top_synthesis.top_synthesis_rtl.
# Info: [9032]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/top_synthesis.vhd", line 233: : Inferred shift register Instance 'instance:ix1134' of type 'cell:shiftregister_mds_top_inst_mem_mng_inst_mem_ctrl_wr_inst_reg_ram_ready_d3_clk_reset_set_0_1_0_1_0_3_0'
# Info: [9032]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/top_synthesis.vhd", line 233: : Inferred shift register Instance 'instance:ix1135' of type 'cell:shiftregister_mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_reg_init_rd_d3_clk_reset_set_0_1_0_1_0_3_0'
# Info: [9032]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/top_synthesis.vhd", line 233: : Inferred shift register Instance 'instance:ix1136' of type 'cell:shiftregister_mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_reg_ram_ready_d3_clk_reset_set_0_1_0_1_0_3_0'
# Info: [9033]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/top_synthesis.vhd", line 233: : Inferred shift register with taps Instance 'instance:ix1137' of type 'cell:shiftregister_with_taps_1_3_1'
# Info: [9033]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/top_synthesis.vhd", line 233: : Inferred shift register with taps Instance 'instance:ix1138' of type 'cell:shiftregister_with_taps_2_3_1'
# Info: [9033]:  : Inferred shift register with taps Instance 'instance:ix1137.ix6' of type 'cell:shiftregister_with_taps_1_3_1_0'
# Info: [9033]:  : Inferred shift register with taps Instance 'instance:ix1138.ix9' of type 'cell:shiftregister_with_taps_2_3_1_0'
# Info: [15002]: Optimizing design view:.work.top_synthesis.top_synthesis_rtl
# Info: [3027]: Writing file: P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/project_1_impl_1/top_synthesis.vqm.
# Info: [3027]: Writing file: P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/project_1_impl_1/top_synthesis.xrf.
# Warning: Moving P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/project_1_impl_1/top_synthesis.qsf to P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/project_1_impl_1/top_synthesis_save.qsf
# Info: -- Writing file P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/project_1_impl_1/top_synthesis.tcl
# Info: exq_pr_compile_project gen_vcf top_synthesis 1
# Info: [657]: Finished synthesizing design.
# Info: [11019]: Total CPU time for synthesis: 2 m 17.0 s secs.
# Info: [11020]: Overall running time for synthesis: 2 m 11.6 s secs.
synthesize
# Info: [9565]: Appending project transcript to file P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/project_1_impl_1/precision.log
# Info: [9565]: Appending suppressed messages transcript to file P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/project_1_impl_1/precision.log.suppressed
# Info: [15297]: Setting up the design to use synthesis library "cycloneii.syn"
# Info: [573]: The global max fanout is currently set to 1000 for Altera - Cyclone II.
# Info: [15323]: Setting Part to: "EP2C35F672C".
# Info: [15324]: Setting Process to: "6".
# Info: [3022]: Reading file: C:/MentorGraphics/PRECIS~1.1_6/Mgc_home/pkgs/psr/techlibs/cycloneii.syn.
# Info: [631]: Loading library initialization file C:/MentorGraphics/PRECIS~1.1_6/Mgc_home/pkgs/psr/userware/yeager_rename.tcl
# Info: [9550]: Activated implementation project_1_impl_1 in project P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/project_1.psp.
open_project "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/project_1.psp"
# COMMAND: exit -force
# Info: [9565]: Appending project transcript to file P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/project_1_impl_1/precision.log
# Info: [9565]: Appending suppressed messages transcript to file P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/project_1_impl_1/precision.log.suppressed
# Info: [15297]: Setting up the design to use synthesis library "cycloneii.syn"
# Info: [573]: The global max fanout is currently set to 1000 for Altera - Cyclone II.
# Info: [15323]: Setting Part to: "EP2C35F672C".
# Info: [15324]: Setting Process to: "6".
# Info: [3022]: Reading file: C:/MentorGraphics/PRECIS~1.1_6/Mgc_home/pkgs/psr/techlibs/cycloneii.syn.
# Info: [631]: Loading library initialization file C:/MentorGraphics/PRECIS~1.1_6/Mgc_home/pkgs/psr/userware/yeager_rename.tcl
# Info: [9550]: Activated implementation project_1_impl_1 in project P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/project_1.psp.
open_project "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/project_1.psp"
# COMMAND: dofile "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/project_1_impl_1/new_tcl/de2_pins.tcl"
dofile "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/project_1_impl_1/new_tcl/de2_pins.tcl"
# COMMAND: compile
# Info: [631]: Loading library initialization file C:/MentorGraphics/PRECIS~1.1_6/Mgc_home/pkgs/psr/userware/yeager_rename.tcl
# Info: [40000]: vhdlorder, Release 2014a.1
# Info: [40000]: Files sorted successfully.
# Info: [40000]: hdl-analyze, Release RTLC-Precision 2014a.1
# Info: [42502]: Analyzing input file "C:\altera\13.0sp1\quartus/eda/sim_lib/altera_mf_components.vhd" ...
# Info: [42502]: Analyzing input file "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/altera_8to16_dc_ram.vhd" ...
# Info: [42502]: Analyzing input file "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/altera_16to8_dc_ram.vhd" ...
# Info: [42502]: Analyzing input file "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/altera_mf_components.vhd" ...
# Info: [42502]: Analyzing input file "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/checksum_calc.vhd" ...
# Info: [42502]: Analyzing input file "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/clk_blk_top.vhd" ...
# Info: [42502]: Analyzing input file "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/clk_reset_model.vhd" ...
# Info: [42502]: Analyzing input file "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/dc_fifo.vhd" ...
# Info: [42502]: Analyzing input file "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/debouncer.vhd" ...
# Info: [42502]: Analyzing input file "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/disp_ctrl_top.vhd" ...
# Info: [42502]: Analyzing input file "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/gen_reg.vhd" ...
# Info: [42502]: Analyzing input file "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/general_fifo.vhd" ...
# Info: [42502]: Analyzing input file "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/global_nets_top.vhd" ...
# Info: [42502]: Analyzing input file "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/Hexss.vhd" ...
# Info: [42502]: Analyzing input file "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/intercon_mux.vhd" ...
# Info: [42502]: Analyzing input file "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/intercon_pkg.vhd" ...
# Info: [42502]: Analyzing input file "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/intercon.vhd" ...
# Info: [42502]: Analyzing input file "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/led.vhd" ...
# Info: [42502]: Analyzing input file "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/manager.vhd" ...
# Info: [42502]: Analyzing input file "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/mds_top.vhd" ...
# Info: [42502]: Analyzing input file "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/mem_ctrl_rd.vhd" ...
# Info: [42502]: Analyzing input file "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/mem_ctrl_rd_wbm.vhd" ...
# Info: [42502]: Analyzing input file "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/mem_ctrl_rd_wbs.vhd" ...
# Info: [42502]: Analyzing input file "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/mem_ctrl_wr.vhd" ...
# Info: [42502]: Analyzing input file "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/mem_ctrl_wr_wbm.vhd" ...
# Info: [42502]: Analyzing input file "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/mem_ctrl_wr_wbs.vhd" ...
# Info: [42502]: Analyzing input file "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/mem_mng_arbiter.vhd" ...
# Info: [42502]: Analyzing input file "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/mem_mng_top.vhd" ...
# Info: [42502]: Analyzing input file "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/mp_dec.vhd" ...
# Info: [42502]: Analyzing input file "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/mp_enc.vhd" ...
# Info: [42502]: Analyzing input file "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/mux2.vhd" ...
# Info: [42502]: Analyzing input file "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/navigator.vhd" ...
# Info: [42502]: Analyzing input file "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/opcode_store.vhd" ...
# Info: [42502]: Analyzing input file "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/opcode_unite.vhd" ...
# Info: [42502]: Analyzing input file "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/pixel_mng.vhd" ...
# Info: [42502]: Analyzing input file "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/pll.vhd" ...
# Info: [42502]: Analyzing input file "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/RAM_300.vhd" ...
# Info: [42502]: Analyzing input file "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/ram_simple.vhd" ...
# Info: [42502]: Analyzing input file "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/reset_blk_top.vhd" ...
# Info: [42502]: Analyzing input file "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/reset_debouncer.vhd" ...
# Info: [42502]: Analyzing input file "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/rx_path.vhd" ...
# Info: [42502]: Analyzing input file "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/sdram_controller.vhd" ...
# Info: [42502]: Analyzing input file "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/SG_WBM_IF.vhd" ...
# Info: [42502]: Analyzing input file "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/Symbol_Generator_Top.vhd" ...
# Info: [42502]: Analyzing input file "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/sync_rst_gen.vhd" ...
# Info: [42502]: Analyzing input file "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/synthetic_frame_generator.vhd" ...
# Info: [42502]: Analyzing input file "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/top_synthesis.vhd" ...
# Info: [42502]: Analyzing input file "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/tx_path.vhd" ...
# Info: [42502]: Analyzing input file "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/tx_path_wbm.vhd" ...
# Info: [42502]: Analyzing input file "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/txt_util.vhd" ...
# Info: [42502]: Analyzing input file "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/sdram_symbol_model.vhd" ...
# Warning: [43535]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/sdram_symbol_model.vhd", line 114: Timeout expression in wait statement is not supported
# Warning: [43512]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/sdram_symbol_model.vhd", line 113: WAIT statement is not permitted inside a FOR-loop statement
# Warning: [43535]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/sdram_symbol_model.vhd", line 133: Timeout expression in wait statement is not supported
# Warning: [43512]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/sdram_symbol_model.vhd", line 128: WAIT statement is not permitted inside a FOR-loop statement
# Info: [42502]: Analyzing input file "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/opcode_parser.vhd" ...
# Warning: [43535]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/opcode_parser.vhd", line 136: Timeout expression in wait statement is not supported
# Info: [42502]: Analyzing input file "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/file_log.vhd" ...
# Info: [42502]: Analyzing input file "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/uart_rx.vhd" ...
# Info: [42502]: Analyzing input file "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/uart_tx.vhd" ...
# Info: [42502]: Analyzing input file "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/update_upon_vsync.vhd" ...
# Info: [42502]: Analyzing input file "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/vesa_gen_ctrl.vhd" ...
# Info: [42502]: Analyzing input file "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/wbs_reg.vhd" ...
# Info: [42502]: Analyzing input file "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/x_y_location.vhd" ...
# Info: [42502]: Analyzing input file "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/x_y_location_top.vhd" ...
# Warning: [15258]: Multiple tops found: clk_reset_model
# Info:      sdram_symbol_model
# Info:      opcode_parser
# Info:      file_log
# Info:      top_synthesis
# Info: [656]: Top module of the design is set to: top_synthesis.
# Info: [654]: Current working directory: P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/project_1_impl_1.
# Info: [40000]: RTLC-Driver, Release RTLC-Precision 2014a.1
# Info: [40000]: Last compiled on Feb 11 2014 11:52:17
# Info: [44512]: Initializing...
# Info: [44504]: Partitioning design ....
# Info: [40000]: RTLCompiler, Release RTLC-Precision 2014a.1
# Info: [40000]: Last compiled on Feb 21 2014 19:34:20
# Info: [44512]: Initializing...
# Info: [44522]: Root Module work.top_synthesis(top_synthesis_rtl){generic map (sys_clk_g => 100000000 baudrate_g => 115200 reset_polarity_g => 0)}: Pre-processing...
# Info: [44506]: Module work.global_nets_top(rtl_global_nets_top){generic map (reset_polarity_g => 0)}: Pre-processing...
# Info: [44506]: Module work.clk_blk_top(rtl_clk_blk_top): Pre-processing...
# Info: [44506]: Module work.pll(SYN): Pre-processing...
# Info: [44506]: Module work.reset_blk_top(rtl_reset_blk_top){generic map (reset_polarity_g => 0)}: Pre-processing...
# Info: [44506]: Module work.reset_debouncer(rtl_reset_debouncer){generic map (reset_polarity_g => 0)}: Pre-processing...
# Info: [44506]: Module work.sync_rst_gen(rtl_sync_rst_gen){generic map (reset_polarity_g => 0)}: Pre-processing...
# Info: [44506]: Module work.mds_top(rtl_mds_top){generic map (sys_clk_g => 100000000 baudrate_g => 115200)}: Pre-processing...
# Info: [44506]: Module work.intercon(intercon_rtl){generic map (reset_polarity_g => 0 num_of_wbm_g => 2 num_of_wbs_g => 3 id((1 to 3)) => "icz" adr_width_g => 10 blen_width_g => 10 data_width_g => 8)}: Pre-processing...
# Info: [44506]: Module work.intercon(intercon_rtl){generic map (reset_polarity_g => 0 num_of_wbm_g => 2 num_of_wbs_g => 1 id((1 to 3)) => "icy" adr_width_g => 10 blen_width_g => 10 data_width_g => 8)}: Pre-processing...
# Info: [44506]: Module work.intercon_mux(intercon_mux_rtl){generic map (adr_width_g => 10 blen_width_g => 10 data_width_g => 8)}: Pre-processing...
# Info: [44506]: Module work.mem_mng_top(rtl_mem_mng_top){generic map (reset_polarity_g => 0 mode_g => 0 message_g => 1 img_hor_pixels_g => 640 img_ver_lines_g => 480)}: Pre-processing...
# Info: [44506]: Module work.mem_ctrl_wr(rtl_mem_ctrl_wr){generic map (reset_polarity_g => 0 mode_g => 0 message_g => 1 img_hor_pixels_g => 640 img_ver_lines_g => 480)}: Pre-processing...
# Info: [44506]: Module work.altera_8to16_dc_ram(SYN): Pre-processing...
# Info: [44506]: Module work.mem_ctrl_wr_wbs(rtl_mem_ctrl_wr_wbs){generic map (reset_polarity_g => 0)}: Pre-processing...
# Info: [45143]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/mem_ctrl_wr_wbs.vhd", line 67: Enumerated type wbs_states with 5 elements encoded as onehot.
# Info: [45144]: Encodings for wbs_states values.
# Info: [40000]: value                              	                    wbs_states[4-0]
# Info: [40000]: wbs_idle_st                        	                         00001
# Info: [40000]: wbs_neg_stall_st                   	                         00010
# Info: [40000]: wbs_rx_st                          	                         00100
# Info: [40000]: wbs_wait_end_cyc_st                	                         01000
# Info: [40000]: wbs_done_st                        	                         10000
# Info: [45144]: Extracted FSM in module work.mem_ctrl_wr_wbs(rtl_mem_ctrl_wr_wbs){generic map (reset_polarity_g => 0)}, with state variable = wbs_cur_st[4:0], async set/reset state(s) = 00001 , number of states = 5.
# Info: [45144]: Re-encoding 5 state FSM as "onehot".
# Info: [45144]: FSM: State encoding table.
# Info: [40000]: FSM:	Index	              State Name	                            Literal	                      Encoding
# Info: [40000]: FSM:	    0	             wbs_idle_st	                              00001	                         00001
# Info: [40000]: FSM:	    1	        wbs_neg_stall_st	                              00010	                         00010
# Info: [40000]: FSM:	    2	               wbs_rx_st	                              00100	                         00100
# Info: [40000]: FSM:	    3	     wbs_wait_end_cyc_st	                              01000	                         01000
# Info: [40000]: FSM:	    4	             wbs_done_st	                              10000	                         10000
# Info: [44506]: Module work.mem_ctrl_wr_wbm(rtl_mem_ctrl_wr_wbm){generic map (reset_polarity_g => 0 mode_g => 0 message_g => 1 img_hor_pixels_g => 640 img_ver_lines_g => 480)}: Pre-processing...
# Info: [45143]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/mem_ctrl_wr_wbm.vhd", line 93: Enumerated type wbm_states with 10 elements encoded as onehot.
# Info: [45144]: Encodings for wbm_states values.
# Info: [40000]: value                              	                    wbm_states[9-0]
# Info: [40000]: wbm_idle_st                        	                    0000000001
# Info: [40000]: wbm_req_arb_st                     	                    0000000010
# Info: [40000]: wbm_tx_st                          	                    0000000100
# Info: [40000]: wbm_wait_burst_st                  	                    0000001000
# Info: [40000]: wbm_wait_switch_st                 	                    0000010000
# Info: [40000]: wbm_wait2_switch_st                	                    0000100000
# Info: [40000]: wbm_bank_switch_st                 	                    0001000000
# Info: [40000]: wbm_bank_st                        	                    0010000000
# Info: [40000]: wbm_wait_sum_st                    	                    0100000000
# Info: [40000]: wbm_sum_st                         	                    1000000000
# Info: [45144]: Extracted FSM in module work.mem_ctrl_wr_wbm(rtl_mem_ctrl_wr_wbm){generic map (reset_polarity_g => 0 mode_g => 0 message_g => 1 img_hor_pixels_g => 640 img_ver_lines_g => 480)}, with state variable = wbm_cur_st[9:0], async set/reset state(s) = 0000000001 , number of states = 10.
# Info: [45144]: Re-encoding 10 state FSM as "onehot".
# Info: [45144]: FSM: State encoding table.
# Info: [40000]: FSM:	Index	              State Name	                            Literal	                      Encoding
# Info: [40000]: FSM:	    0	             wbm_idle_st	                         0000000001	                    0000000001
# Info: [40000]: FSM:	    1	          wbm_req_arb_st	                         0000000010	                    0000000010
# Info: [40000]: FSM:	    2	               wbm_tx_st	                         0000000100	                    0000000100
# Info: [40000]: FSM:	    3	       wbm_wait_burst_st	                         0000001000	                    0000001000
# Info: [40000]: FSM:	    4	         wbm_wait_sum_st	                         0100000000	                    0000010000
# Info: [40000]: FSM:	    5	              wbm_sum_st	                         1000000000	                    0000100000
# Info: [40000]: FSM:	    6	      wbm_bank_switch_st	                         0001000000	                    0001000000
# Info: [40000]: FSM:	    7	      wbm_wait_switch_st	                         0000010000	                    0010000000
# Info: [40000]: FSM:	    8	     wbm_wait2_switch_st	                         0000100000	                    0100000000
# Info: [40000]: FSM:	    9	             wbm_bank_st	                         0010000000	                    1000000000
# Info: [44506]: Module work.mem_mng_arbiter(rtl_mem_mng_arbiter){generic map (reset_polarity_g => 0)}: Pre-processing...
# Info: [44506]: Module work.mem_ctrl_rd(rtl_mem_ctrl_rd){generic map (reset_polarity_g => 0 mode_g => 0 img_hor_pixels_g => 640 img_ver_lines_g => 480)}: Pre-processing...
# Info: [44506]: Module work.altera_16to8_dc_ram(SYN): Pre-processing...
# Info: [44506]: Module work.mem_ctrl_rd_wbs(rtl_mem_ctrl_rd_wbs){generic map (reset_polarity_g => 0)}: Pre-processing...
# Info: [45143]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/mem_ctrl_rd_wbs.vhd", line 83: Enumerated type wbs_states with 7 elements encoded as onehot.
# Info: [45144]: Encodings for wbs_states values.
# Info: [40000]: value                              	                    wbs_states[6-0]
# Info: [40000]: wbs_idle_st                        	                       0000001
# Info: [40000]: wbs_init_sdram_rx_st               	                       0000010
# Info: [40000]: wbs_wait_ram_rdy_st                	                       0000100
# Info: [40000]: wbs_ram_delay_st                   	                       0001000
# Info: [40000]: wbs_tx_st                          	                       0010000
# Info: [40000]: wbs_wait_end_cyc_st                	                       0100000
# Info: [40000]: wbs_done_st                        	                       1000000
# Info: [45144]: Extracted FSM in module work.mem_ctrl_rd_wbs(rtl_mem_ctrl_rd_wbs){generic map (reset_polarity_g => 0)}, with state variable = wbs_cur_st[6:0], async set/reset state(s) = 0000001 , number of states = 7.
# Info: [45144]: Re-encoding 7 state FSM as "onehot".
# Info: [45144]: FSM: State encoding table.
# Info: [40000]: FSM:	Index	               State Name	                            Literal	                      Encoding
# Info: [40000]: FSM:	    0	              wbs_idle_st	                            0000001	                       0000001
# Info: [40000]: FSM:	    1	     wbs_init_sdram_rx_st	                            0000010	                       0000010
# Info: [40000]: FSM:	    2	      wbs_wait_ram_rdy_st	                            0000100	                       0000100
# Info: [40000]: FSM:	    3	         wbs_ram_delay_st	                            0001000	                       0001000
# Info: [40000]: FSM:	    4	                wbs_tx_st	                            0010000	                       0010000
# Info: [40000]: FSM:	    5	      wbs_wait_end_cyc_st	                            0100000	                       0100000
# Info: [40000]: FSM:	    6	              wbs_done_st	                            1000000	                       1000000
# Info: [44506]: Module work.mem_ctrl_rd_wbm(rtl_mem_ctrl_rd_wbm){generic map (reset_polarity_g => 0 mode_g => 0 img_hor_pixels_g => 640 img_ver_lines_g => 480)}: Pre-processing...
# Info: [45143]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/mem_ctrl_rd_wbm.vhd", line 97: Enumerated type wbm_states with 5 elements encoded as onehot.
# Info: [45144]: Encodings for wbm_states values.
# Info: [40000]: value                              	                    wbm_states[4-0]
# Info: [40000]: wbm_idle_st                        	                         00001
# Info: [40000]: wbm_req_arb_st                     	                         00010
# Info: [40000]: wbm_rx_st                          	                         00100
# Info: [40000]: wbm_wait_burst_st                  	                         01000
# Info: [40000]: wbm_bank_st                        	                         10000
# Info: [45144]: Extracted FSM in module work.mem_ctrl_rd_wbm(rtl_mem_ctrl_rd_wbm){generic map (reset_polarity_g => 0 mode_g => 0 img_hor_pixels_g => 640 img_ver_lines_g => 480)}, with state variable = wbm_cur_st[4:0], async set/reset state(s) = 00001 , number of states = 5.
# Info: [45144]: Re-encoding 5 state FSM as "onehot".
# Info: [45144]: FSM: State encoding table.
# Info: [40000]: FSM:	Index	            State Name	                            Literal	                      Encoding
# Info: [40000]: FSM:	    0	           wbm_idle_st	                              00001	                         00001
# Info: [40000]: FSM:	    1	        wbm_req_arb_st	                              00010	                         00010
# Info: [40000]: FSM:	    2	             wbm_rx_st	                              00100	                         00100
# Info: [40000]: FSM:	    3	     wbm_wait_burst_st	                              01000	                         01000
# Info: [40000]: FSM:	    4	           wbm_bank_st	                              10000	                         10000
# Info: [44506]: Module work.gen_reg(rtl_gen_reg){generic map (reset_polarity_g => 0 width_g => 8 addr_en_g => true addr_val_g => 13 addr_width_g => 4 read_en_g => true write_en_g => true clear_on_read_g => false ...)}: Pre-processing...
# Info: [44506]: Module work.wbs_reg(rtl_wbs_reg){generic map (reset_polarity_g => 0 width_g => 8 addr_width_g => 4)}: Pre-processing...
# Info: [44506]: Module work.gen_reg(rtl_gen_reg){generic map (reset_polarity_g => 0 width_g => 8 addr_en_g => true addr_val_g => 4 addr_width_g => 4 read_en_g => true write_en_g => true clear_on_read_g => false ...)}: Pre-processing...
# Info: [44506]: Module work.gen_reg(rtl_gen_reg){generic map (reset_polarity_g => 0 width_g => 8 addr_en_g => true addr_val_g => 3 addr_width_g => 4 read_en_g => true write_en_g => true clear_on_read_g => false ...)}: Pre-processing...
# Info: [44506]: Module work.gen_reg(rtl_gen_reg){generic map (reset_polarity_g => 0 width_g => 8 addr_en_g => true addr_val_g => 2 addr_width_g => 4 read_en_g => true write_en_g => true clear_on_read_g => false ...)}: Pre-processing...
# Info: [44506]: Module work.disp_ctrl_top(rtl_disp_ctrl_top){generic map (reset_polarity_g => 0 hsync_polarity_g => 1 vsync_polarity_g => 1 blank_polarity_g => 0 red_default_color_g => 0 green_default_color_g => 0 ...)}: Pre-processing...
# Warning: [45483]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/disp_ctrl_top.vhd", line 263: Physical type are not supported for compilation.
# Info: [44506]: Module work.pixel_mng(rtl_pixel_mng){generic map (reset_polarity_g => 0 vsync_polarity_g => 1 screen_hor_pix_g => 800 hor_pixels_g => 640 ver_lines_g => 480 req_lines_g => 1)}: Pre-processing...
# Info: [45143]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/pixel_mng.vhd", line 75: Enumerated type wbm_states with 6 elements encoded as onehot.
# Info: [45144]: Encodings for wbm_states values.
# Info: [40000]: value                              	                    wbm_states[5-0]
# Info: [40000]: wbm_idle_st                        	                        000001
# Info: [40000]: wbm_init_rx_st                     	                        000010
# Info: [40000]: wbm_rx_st                          	                        000100
# Info: [40000]: end_cyc_st                         	                        001000
# Info: [40000]: restart_rd_st                      	                        010000
# Info: [40000]: restart_wack_st                    	                        100000
# Info: [45144]: Extracted FSM in module work.pixel_mng(rtl_pixel_mng){generic map (reset_polarity_g => 0 vsync_polarity_g => 1 screen_hor_pix_g => 800 hor_pixels_g => 640 ver_lines_g => 480 req_lines_g => 1)}, with state variable = cur_st[5:0], async set/reset state(s) = 000001 , number of states = 6.
# Info: [45144]: Re-encoding 6 state FSM as "onehot".
# Info: [45144]: FSM: State encoding table.
# Info: [40000]: FSM:	Index	          State Name	                            Literal	                      Encoding
# Info: [40000]: FSM:	    0	         wbm_idle_st	                             000001	                        000001
# Info: [40000]: FSM:	    1	      wbm_init_rx_st	                             000010	                        000010
# Info: [40000]: FSM:	    2	           wbm_rx_st	                             000100	                        000100
# Info: [40000]: FSM:	    3	          end_cyc_st	                             001000	                        001000
# Info: [40000]: FSM:	    4	       restart_rd_st	                             010000	                        010000
# Info: [40000]: FSM:	    5	     restart_wack_st	                             100000	                        100000
# Info: [44506]: Module work.SG_WBM_IF(rtl_SG_WBM_IF){generic map (read_length_g => 32)}: Pre-processing...
# Info: [45143]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/SG_WBM_IF.vhd", line 74: Enumerated type wbm_states with 11 elements encoded as onehot.
# Info: [45144]: Encodings for wbm_states values.
# Info: [40000]: value                              	                    wbm_states[10-0]
# Info: [40000]: wbm_idle_st                        	                   00000000001
# Info: [40000]: wbm_dbg_adr_st                     	                   00000000010
# Info: [40000]: wbm_dbg_adr_end_cyc_st             	                   00000000100
# Info: [40000]: wbm_dbg_type_st                    	                   00000001000
# Info: [40000]: wbm_dbg_type_end_cyc_st            	                   00000010000
# Info: [40000]: wbm_init_rx_st                     	                   00000100000
# Info: [40000]: wbm_rx_st                          	                   00001000000
# Info: [40000]: end_cyc_st                         	                   00010000000
# Info: [40000]: wbm_undbg_type_st                  	                   00100000000
# Info: [40000]: wbm_undbg_type_end_cyc_st          	                   01000000000
# Info: [40000]: restart_st                         	                   10000000000
# Info: [45144]: Extracted FSM in module work.SG_WBM_IF(rtl_SG_WBM_IF){generic map (read_length_g => 32)}, with state variable = cur_st[10:0], async set/reset state(s) = 00000000001 , number of states = 10.
# Info: [45144]: Re-encoding 10 state FSM as "onehot".
# Info: [45144]: FSM: State encoding table.
# Info: [40000]: FSM:	Index	                    State Name	                            Literal	                      Encoding
# Info: [40000]: FSM:	    0	                   wbm_idle_st	                        00000000001	                    0000000001
# Info: [40000]: FSM:	    1	                wbm_dbg_adr_st	                        00000000010	                    0000000010
# Info: [40000]: FSM:	    2	        wbm_dbg_adr_end_cyc_st	                        00000000100	                    0000000100
# Info: [40000]: FSM:	    3	               wbm_dbg_type_st	                        00000001000	                    0000001000
# Info: [40000]: FSM:	    4	       wbm_dbg_type_end_cyc_st	                        00000010000	                    0000010000
# Info: [40000]: FSM:	    5	                wbm_init_rx_st	                        00000100000	                    0000100000
# Info: [40000]: FSM:	    6	                     wbm_rx_st	                        00001000000	                    0001000000
# Info: [40000]: FSM:	    7	                    end_cyc_st	                        00010000000	                    0010000000
# Info: [40000]: FSM:	    8	             wbm_undbg_type_st	                        00100000000	                    0100000000
# Info: [40000]: FSM:	    9	     wbm_undbg_type_end_cyc_st	                        01000000000	                    1000000000
# Info: [40000]: The default branch of this FSM is being ignored to allow a more optimal implementation. To preserve it, please specify the attribute safe_fsm_type on the state variable
# Info: [44506]: Module work.dc_fifo(SYN): Pre-processing...
# Info: [44506]: Module work.general_fifo(arc_general_fifo){generic map (reset_polarity_g => 0 width_g => 8 depth_g => 4864 log_depth_g => 13 almost_full_g => 8 almost_empty_g => 1)}: Pre-processing...
# Info: [45251]: Built-in hardware memory core inferred for variable ': general_fifo.mem depth = 4864, width = 8'.
# Info: [44506]: Module work.vesa_gen_ctrl(rtl_vesa_gen_ctrl){generic map (reset_polarity_g => 0 hsync_polarity_g => 1 vsync_polarity_g => 1 blank_polarity_g => 0 red_default_color_g => 0 green_default_color_g => 0 ...)}: Pre-processing...
# Info: [44506]: Module work.synthetic_frame_generator(rtl_synthetic_frame_generator){generic map (reset_polarity_g => 0 hsync_polarity_g => 1 vsync_polarity_g => 1 change_frame_clk_g => 120000000 hor_pres_pixels_g => 640 ...)}: Pre-processing...
# Info: [45144]: Extracted FSM in module work.synthetic_frame_generator(rtl_synthetic_frame_generator){generic map (reset_polarity_g => 0 hsync_polarity_g => 1 vsync_polarity_g => 1 change_frame_clk_g => 120000000 hor_pres_pixels_g => 640 ...)}, with state variable = frame_state[2:0], async set/reset state(s) = 000 , number of states = 5.
# Info: [45144]: Re-encoding 5 state FSM as "onehot".
# Info: [45144]: FSM: State encoding table.
# Info: [40000]: FSM:	Index	                            Literal	                      Encoding
# Info: [40000]: FSM:	    0	                                000	                         00001
# Info: [40000]: FSM:	    1	                                001	                         00010
# Info: [40000]: FSM:	    2	                                010	                         00100
# Info: [40000]: FSM:	    3	                                011	                         01000
# Info: [40000]: FSM:	    4	                                100	                         10000
# Info: [44506]: Module work.gen_reg(rtl_gen_reg){generic map (reset_polarity_g => 0 width_g => 8 addr_en_g => true addr_val_g => 14 addr_width_g => 10 read_en_g => true write_en_g => true clear_on_read_g => false ...)}: Pre-processing...
# Info: [44506]: Module work.gen_reg(rtl_gen_reg){generic map (reset_polarity_g => 0 width_g => 8 addr_en_g => true addr_val_g => 7 addr_width_g => 10 read_en_g => true write_en_g => true clear_on_read_g => false ...)}: Pre-processing...
# Info: [44506]: Module work.gen_reg(rtl_gen_reg){generic map (reset_polarity_g => 0 width_g => 8 addr_en_g => true addr_val_g => 8 addr_width_g => 10 read_en_g => true write_en_g => true clear_on_read_g => false ...)}: Pre-processing...
# Info: [44506]: Module work.gen_reg(rtl_gen_reg){generic map (reset_polarity_g => 0 width_g => 8 addr_en_g => true addr_val_g => 16 addr_width_g => 10 read_en_g => true write_en_g => true clear_on_read_g => false ...)}: Pre-processing...
# Info: [44506]: Module work.gen_reg(rtl_gen_reg){generic map (reset_polarity_g => 0 width_g => 8 addr_en_g => true addr_val_g => 1 addr_width_g => 10 read_en_g => true write_en_g => true clear_on_read_g => false ...)}: Pre-processing...
# Info: [44506]: Module work.wbs_reg(rtl_wbs_reg){generic map (reset_polarity_g => 0 width_g => 8 addr_width_g => 10)}: Pre-processing...
# Info: [44506]: Module work.Symbol_Generator_Top(rtl_Symbol_Generator_Top){generic map (hor_active_pixels_g => 640 ver_active_lines_g => 480 hor_left_border_g => 0 hor_right_border_g => 0 hor_back_porch_g => 48 ...)}: Pre-processing...
# Info: [44506]: Module work.opcode_unite(opcode_unite_rtl): Pre-processing...
# Info: [45144]: Extracted FSM in module work.opcode_unite(opcode_unite_rtl), with state variable = current_sm[1:0], async set/reset state(s) = 00 , number of states = 3.
# Info: [45144]: Preserving the original encoding in 3 state FSM
# Info: [45144]: FSM: State encoding table.
# Info: [40000]: FSM:	Index	     State Name	                            Literal	                      Encoding
# Info: [40000]: FSM:	    0	        idle_st	                                 00	                            00
# Info: [40000]: FSM:	    1	         mp1_st	                                 01	                            01
# Info: [40000]: FSM:	    2	         mp2_st	                                 10	                            10
# Info: [44506]: Module work.opcode_store(opcode_store_rtl): Pre-processing...
# Info: [44506]: Module work.general_fifo(arc_general_fifo){generic map (reset_polarity_g => 0 width_g => 24 depth_g => 400 log_depth_g => 9 almost_full_g => 8 almost_empty_g => 1)}: Pre-processing...
# Info: [45251]: Built-in hardware memory core inferred for variable ': general_fifo.mem depth = 400, width = 24'.
# Info: [44506]: Module work.RAM_300(RAM_300_rtl): Pre-processing...
# Info: [45251]: Built-in hardware memory core inferred for variable ': RAM_300.mem depth = 300, width = 13'.
# Info: [44506]: Module work.manager(manager_rtl){generic map (sym_row_g => 15 sym_col_g => 20 inside_row_g => 32 sdram_burst_g => 16 hor_active_pixels_g => 640 ver_active_lines_g => 480 hor_left_border_g => 0 ...)}: Pre-processing...
# Info: [45143]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/manager.vhd", line 98: Enumerated type state_t with 5 elements encoded as onehot.
# Info: [45144]: Encodings for state_t values.
# Info: [40000]: value                              	                       state_t[4-0]
# Info: [40000]: idle_st                            	                         00001
# Info: [40000]: write_a_st                         	                         00010
# Info: [40000]: read_b_st                          	                         00100
# Info: [40000]: write_a_read_b_st                  	                         01000
# Info: [40000]: read_a_write_b_st                  	                         10000
# Info: [45144]: Extracted FSM in module work.manager(manager_rtl){generic map (sym_row_g => 15 sym_col_g => 20 inside_row_g => 32 sdram_burst_g => 16 hor_active_pixels_g => 640 ver_active_lines_g => 480 hor_left_border_g => 0 ...)}, with state variable = current_sm[4:0], async set/reset state(s) = 00001 , number of states = 5.
# Info: [45144]: Re-encoding 5 state FSM as "onehot".
# Info: [45144]: FSM: State encoding table.
# Info: [40000]: FSM:	Index	            State Name	                            Literal	                      Encoding
# Info: [40000]: FSM:	    0	               idle_st	                              00001	                         00001
# Info: [40000]: FSM:	    1	            write_a_st	                              00010	                         00010
# Info: [40000]: FSM:	    2	     read_a_write_b_st	                              10000	                         00100
# Info: [40000]: FSM:	    3	     write_a_read_b_st	                              01000	                         01000
# Info: [40000]: FSM:	    4	             read_b_st	                              00100	                         10000
# Info: [44506]: Module work.general_fifo(arc_general_fifo){generic map (reset_polarity_g => 0 width_g => 8 depth_g => 640 log_depth_g => 10 almost_full_g => 8 almost_empty_g => 1)}: Pre-processing...
# Info: [45251]: Built-in hardware memory core inferred for variable ': general_fifo.mem depth = 640, width = 8'.
# Info: [44506]: Module work.mux2(mux2_rtl){generic map (width_g => 8)}: Pre-processing...
# Info: [44506]: Module work.navigator(navigator_rtl){generic map (hor_width_g => 5 ver_width_g => 4 reset_polarity_g => 0 hor_max_value_g => 19 ver_max_value_g => 14 max_value_g => 50000000)}: Pre-processing...
# Info: [44506]: Module work.x_y_location_top(x_y_location_top_rtl){generic map (hor_width_g => 5 ver_width_g => 4 reset_polarity_g => 0 hor_max_value_g => 19 ver_max_value_g => 14)}: Pre-processing...
# Info: [44506]: Module work.x_y_location(x_y_location_rtl){generic map (hor_width_g => 5 ver_width_g => 4 reset_polarity_g => 0 hor_max_value_g => 19 ver_max_value_g => 14)}: Pre-processing...
# Info: [45143]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/x_y_location.vhd", line 53: Enumerated type state_t with 9 elements encoded as onehot.
# Info: [45144]: Encodings for state_t values.
# Info: [40000]: value                              	                       state_t[8-0]
# Info: [40000]: right_st                           	                     000000001
# Info: [40000]: left_st                            	                     000000010
# Info: [40000]: upper_st                           	                     000000100
# Info: [40000]: lower_st                           	                     000001000
# Info: [40000]: upper_right_st                     	                     000010000
# Info: [40000]: upper_left_st                      	                     000100000
# Info: [40000]: lower_right_st                     	                     001000000
# Info: [40000]: lower_left_st                      	                     010000000
# Info: [40000]: inner_st                           	                     100000000
# Info: [45144]: Extracted FSM in module work.x_y_location(x_y_location_rtl){generic map (hor_width_g => 5 ver_width_g => 4 reset_polarity_g => 0 hor_max_value_g => 19 ver_max_value_g => 14)}, with state variable = curr_sm[8:0], async set/reset state(s) = 000100000 , number of states = 9.
# Info: [45144]: Re-encoding 9 state FSM as "onehot".
# Info: [45144]: FSM: State encoding table.
# Info: [40000]: FSM:	Index	         State Name	                            Literal	                      Encoding
# Info: [40000]: FSM:	    0	      upper_left_st	                          000100000	                     000000001
# Info: [40000]: FSM:	    1	     upper_right_st	                          000010000	                     000000010
# Info: [40000]: FSM:	    2	     lower_right_st	                          001000000	                     000000100
# Info: [40000]: FSM:	    3	      lower_left_st	                          010000000	                     000001000
# Info: [40000]: FSM:	    4	           upper_st	                          000000100	                     000010000
# Info: [40000]: FSM:	    5	           right_st	                          000000001	                     000100000
# Info: [40000]: FSM:	    6	           lower_st	                          000001000	                     001000000
# Info: [40000]: FSM:	    7	            left_st	                          000000010	                     010000000
# Info: [40000]: FSM:	    8	           inner_st	                          100000000	                     100000000
# Info: [44506]: Module work.update_upon_vsync(update_upon_vsync_rtl){generic map (hor_width_g => 5 ver_width_g => 4 reset_polarity_g => 0)}: Pre-processing...
# Info: [44506]: Module work.debouncer(debouncer_rtl){generic map (max_value_g => 50000000 reset_polarity_g => 0)}: Pre-processing...
# Info: [44506]: Module work.sdram_controller(rtl_sdram_controller){generic map (reset_polarity_g => 0)}: Pre-processing...
# Info: [45143]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/sdram_controller.vhd", line 127: Enumerated type main_states with 16 elements encoded as onehot.
# Info: [45144]: Encodings for main_states values.
# Info: [40000]: value                              	                   main_states[15-0]
# Info: [40000]: IDLE_ST                            	              0000000000000001
# Info: [40000]: REFRESH_ST                         	              0000000000000010
# Info: [40000]: REFRESH_WAIT_ST                    	              0000000000000100
# Info: [40000]: ACT_ST                             	              0000000000001000
# Info: [40000]: WAIT_ACT_ST                        	              0000000000010000
# Info: [40000]: WRITE0_ST                          	              0000000000100000
# Info: [40000]: WRITE1_ST                          	              0000000001000000
# Info: [40000]: WRITE_BST_STOP_ST                  	              0000000010000000
# Info: [40000]: READ0_ST                           	              0000000100000000
# Info: [40000]: READ1_ST                           	              0000001000000000
# Info: [40000]: READ2_ST                           	              0000010000000000
# Info: [40000]: READ3_ST                           	              0000100000000000
# Info: [40000]: READ4_ST                           	              0001000000000000
# Info: [40000]: READ5_ST                           	              0010000000000000
# Info: [40000]: READ_BST_STOP_ST                   	              0100000000000000
# Info: [40000]: WAIT_PRE_ST                        	              1000000000000000
# Info: [45143]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/sdram_controller.vhd", line 116: Enumerated type init_states with 8 elements encoded as onehot.
# Info: [45144]: Encodings for init_states values.
# Info: [40000]: value                              	                   init_states[7-0]
# Info: [40000]: INIT_IDLE_ST                       	                      00000001
# Info: [40000]: INIT_WAIT_200us_ST                 	                      00000010
# Info: [40000]: INIT_PRECHARGE_ST                  	                      00000100
# Info: [40000]: INIT_WAIT_PRE_ST                   	                      00001000
# Info: [40000]: INIT_AUTO_REF_ST                   	                      00010000
# Info: [40000]: INIT_AUTO_REF_WAIT_ST              	                      00100000
# Info: [40000]: INIT_MODE_REG_ST                   	                      01000000
# Info: [40000]: INIT_WAIT_MODE_REG_ST              	                      10000000
# Info: [45144]: Extracted FSM in module work.sdram_controller(rtl_sdram_controller){generic map (reset_polarity_g => 0)}, with state variable = current_state[15:0], async set/reset state(s) = 0000000000000001 , number of states = 16.
# Info: [45144]: Re-encoding 16 state FSM as "onehot".
# Info: [45144]: FSM: State encoding table.
# Info: [40000]: FSM:	Index	            State Name	                            Literal	                      Encoding
# Info: [40000]: FSM:	    0	               IDLE_ST	                   0000000000000001	              0000000000000001
# Info: [40000]: FSM:	    1	            REFRESH_ST	                   0000000000000010	              0000000000000010
# Info: [40000]: FSM:	    2	       REFRESH_WAIT_ST	                   0000000000000100	              0000000000000100
# Info: [40000]: FSM:	    3	                ACT_ST	                   0000000000001000	              0000000000001000
# Info: [40000]: FSM:	    4	           WAIT_ACT_ST	                   0000000000010000	              0000000000010000
# Info: [40000]: FSM:	    5	             WRITE0_ST	                   0000000000100000	              0000000000100000
# Info: [40000]: FSM:	    6	             WRITE1_ST	                   0000000001000000	              0000000001000000
# Info: [40000]: FSM:	    7	     WRITE_BST_STOP_ST	                   0000000010000000	              0000000010000000
# Info: [40000]: FSM:	    8	              READ0_ST	                   0000000100000000	              0000000100000000
# Info: [40000]: FSM:	    9	              READ1_ST	                   0000001000000000	              0000001000000000
# Info: [40000]: FSM:	   10	              READ2_ST	                   0000010000000000	              0000010000000000
# Info: [40000]: FSM:	   11	              READ3_ST	                   0000100000000000	              0000100000000000
# Info: [40000]: FSM:	   12	              READ4_ST	                   0001000000000000	              0001000000000000
# Info: [40000]: FSM:	   13	              READ5_ST	                   0010000000000000	              0010000000000000
# Info: [40000]: FSM:	   14	      READ_BST_STOP_ST	                   0100000000000000	              0100000000000000
# Info: [40000]: FSM:	   15	           WAIT_PRE_ST	                   1000000000000000	              1000000000000000
# Info: [45144]: Extracted FSM in module work.sdram_controller(rtl_sdram_controller){generic map (reset_polarity_g => 0)}, with state variable = current_init_state[7:0], async set/reset state(s) = 00000001 , number of states = 8.
# Info: [45144]: Re-encoding 8 state FSM as "onehot".
# Info: [45144]: FSM: State encoding table.
# Info: [40000]: FSM:	Index	                State Name	                            Literal	                      Encoding
# Info: [40000]: FSM:	    0	              INIT_IDLE_ST	                           00000001	                      00000001
# Info: [40000]: FSM:	    1	        INIT_WAIT_200us_ST	                           00000010	                      00000010
# Info: [40000]: FSM:	    2	         INIT_PRECHARGE_ST	                           00000100	                      00000100
# Info: [40000]: FSM:	    3	          INIT_WAIT_PRE_ST	                           00001000	                      00001000
# Info: [40000]: FSM:	    4	          INIT_AUTO_REF_ST	                           00010000	                      00010000
# Info: [40000]: FSM:	    5	     INIT_AUTO_REF_WAIT_ST	                           00100000	                      00100000
# Info: [40000]: FSM:	    6	          INIT_MODE_REG_ST	                           01000000	                      01000000
# Info: [40000]: FSM:	    7	     INIT_WAIT_MODE_REG_ST	                           10000000	                      10000000
# Info: [44506]: Module work.rx_path(rtl_rx_path){generic map (reset_polarity_g => 0 len_dec1_g => true sof_d_g => 1 type_d_g => 1 addr_d_g => 2 len_d_g => 2 crc_d_g => 1 eof_d_g => 1 sof_val_g => 100 eof_val_g => 200 ...)}: Pre-processing...
# Info: [45143]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/rx_path.vhd", line 82: Enumerated type wbm_states with 6 elements encoded as onehot.
# Info: [45144]: Encodings for wbm_states values.
# Info: [40000]: value                              	                    wbm_states[5-0]
# Info: [40000]: wbm_idle_st                        	                        000001
# Info: [40000]: wbm_neg_st                         	                        000010
# Info: [40000]: wbm_tx_st                          	                        000100
# Info: [40000]: wbm_wait_burst_st                  	                        001000
# Info: [40000]: wbm_tx_type_st                     	                        010000
# Info: [40000]: wbm_wait_type_st                   	                        100000
# Info: [44506]: Module work.uart_rx(arc_uart_rx){generic map (parity_en_g => 0 parity_odd_g => false uart_idle_g => 1 baudrate_g => 115200 clkrate_g => 100000000 databits_g => 8 reset_polarity_g => 0)}: Pre-processing...
# Info: [45143]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/uart_rx.vhd", line 74: Enumerated type uart_rx_fsm_states with 5 elements encoded as onehot.
# Info: [45144]: Encodings for uart_rx_fsm_states values.
# Info: [40000]: value                              	            uart_rx_fsm_states[4-0]
# Info: [40000]: IDLE_ST                            	                         00001
# Info: [40000]: STARTBIT_ST                        	                         00010
# Info: [40000]: RX_ST                              	                         00100
# Info: [40000]: PARITY_ST                          	                         01000
# Info: [40000]: STOPBIT_ST                         	                         10000
# Info: [40000]: FSM: Removing state for un-assigned literal      01000
# Info: [45144]: Extracted FSM in module work.uart_rx(arc_uart_rx){generic map (parity_en_g => 0 parity_odd_g => false uart_idle_g => 1 baudrate_g => 115200 clkrate_g => 100000000 databits_g => 8 reset_polarity_g => 0)}, with state variable = cur_st[4:0], async set/reset state(s) = 00001 , number of states = 4.
# Info: [45144]: Re-encoding 4 state FSM as "binary".
# Info: [45144]: FSM: State encoding table.
# Info: [40000]: FSM:	Index	      State Name	                            Literal	                      Encoding
# Info: [40000]: FSM:	    0	         IDLE_ST	                              00001	                            00
# Info: [40000]: FSM:	    1	     STARTBIT_ST	                              00010	                            01
# Info: [40000]: FSM:	    2	           RX_ST	                              00100	                            10
# Info: [40000]: FSM:	    3	      STOPBIT_ST	                              10000	                            11
# Info: [44506]: Module work.mp_dec(rtl_mp_dec){generic map (reset_polarity_g => 0 len_dec1_g => true sof_d_g => 1 type_d_g => 1 addr_d_g => 2 len_d_g => 2 crc_d_g => 1 eof_d_g => 1 sof_val_g => 100 eof_val_g => 200 width_g => 8)}: Pre-processing...
# Info: [45143]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/mp_dec.vhd", line 108: Enumerated type mp_dec_states with 7 elements encoded as onehot.
# Info: [45144]: Encodings for mp_dec_states values.
# Info: [40000]: value                              	                 mp_dec_states[6-0]
# Info: [40000]: sof_st                             	                       0000001
# Info: [40000]: type_st                            	                       0000010
# Info: [40000]: addr_st                            	                       0000100
# Info: [40000]: len_st                             	                       0001000
# Info: [40000]: data_st                            	                       0010000
# Info: [40000]: crc_st                             	                       0100000
# Info: [40000]: eof_st                             	                       1000000
# Info: [45144]: Extracted FSM in module work.mp_dec(rtl_mp_dec){generic map (reset_polarity_g => 0 len_dec1_g => true sof_d_g => 1 type_d_g => 1 addr_d_g => 2 len_d_g => 2 crc_d_g => 1 eof_d_g => 1 sof_val_g => 100 eof_val_g => 200 width_g => 8)}, with state variable = cur_st[6:0], async set/reset state(s) = 0000001 , number of states = 7.
# Info: [45144]: Re-encoding 7 state FSM as "onehot".
# Info: [45144]: FSM: State encoding table.
# Info: [40000]: FSM:	Index	     State Name	                            Literal	                      Encoding
# Info: [40000]: FSM:	    0	         sof_st	                            0000001	                       0000001
# Info: [40000]: FSM:	    1	        type_st	                            0000010	                       0000010
# Info: [40000]: FSM:	    2	        addr_st	                            0000100	                       0000100
# Info: [40000]: FSM:	    3	         len_st	                            0001000	                       0001000
# Info: [40000]: FSM:	    4	        data_st	                            0010000	                       0010000
# Info: [40000]: FSM:	    5	         crc_st	                            0100000	                       0100000
# Info: [40000]: FSM:	    6	         eof_st	                            1000000	                       1000000
# Info: [44506]: Module work.ram_simple(arc_ram_simple){generic map (reset_polarity_g => 0 width_in_g => 8 addr_bits_g => 10)}: Pre-processing...
# Info: [45251]: Built-in hardware memory core inferred for variable ': ram_simple.ram_data depth = 1024, width = 8'.
# Info: [44506]: Module work.checksum_calc(arc_checksum_calc){generic map (reset_polarity_g => 0 signed_checksum_g => false checksum_init_val_g => 0 checksum_out_width_g => 8 data_width_g => 8)}: Pre-processing...
# Info: [45144]: Extracted FSM in module work.rx_path(rtl_rx_path){generic map (reset_polarity_g => 0 len_dec1_g => true sof_d_g => 1 type_d_g => 1 addr_d_g => 2 len_d_g => 2 crc_d_g => 1 eof_d_g => 1 sof_val_g => 100 eof_val_g => 200 ...)}, with state variable = wbm_cur_st[5:0], async set/reset state(s) = 000001 , number of states = 6.
# Info: [45144]: Re-encoding 6 state FSM as "onehot".
# Info: [45144]: FSM: State encoding table.
# Info: [40000]: FSM:	Index	            State Name	                            Literal	                      Encoding
# Info: [40000]: FSM:	    0	           wbm_idle_st	                             000001	                        000001
# Info: [40000]: FSM:	    1	            wbm_neg_st	                             000010	                        000010
# Info: [40000]: FSM:	    2	             wbm_tx_st	                             000100	                        000100
# Info: [40000]: FSM:	    3	     wbm_wait_burst_st	                             001000	                        001000
# Info: [40000]: FSM:	    4	        wbm_tx_type_st	                             010000	                        010000
# Info: [40000]: FSM:	    5	      wbm_wait_type_st	                             100000	                        100000
# Info: [44506]: Module work.tx_path(arc_tx_path){generic map (reset_polarity_g => 0 len_dec1_g => true sof_d_g => 1 type_d_g => 1 addr_d_g => 1 len_d_g => 2 crc_d_g => 1 eof_d_g => 1 sof_val_g => 100 eof_val_g => 200 ...)}: Pre-processing...
# Info: [44506]: Module work.uart_tx(arc_uart_tx){generic map (parity_en_g => 1 parity_odd_g => false uart_idle_g => 1 baudrate_g => 115200 clkrate_g => 100000000 databits_g => 8 reset_polarity_g => 0)}: Pre-processing...
# Info: [45144]: Extracted FSM in module work.uart_tx(arc_uart_tx){generic map (parity_en_g => 1 parity_odd_g => false uart_idle_g => 1 baudrate_g => 115200 clkrate_g => 100000000 databits_g => 8 reset_polarity_g => 0)}, with state variable = cur_st[1:0], async set/reset state(s) = 00 , number of states = 3.
# Info: [45144]: Preserving the original encoding in 3 state FSM
# Info: [45144]: FSM: State encoding table.
# Info: [40000]: FSM:	Index	     State Name	                            Literal	                      Encoding
# Info: [40000]: FSM:	    0	        IDLE_ST	                                 00	                            00
# Info: [40000]: FSM:	    1	     REGDATA_ST	                                 01	                            01
# Info: [40000]: FSM:	    2	          TX_ST	                                 10	                            10
# Info: [44506]: Module work.mp_enc(rtl_mp_enc){generic map (reset_polarity_g => 0 len_dec1_g => true sof_d_g => 1 type_d_g => 1 addr_d_g => 1 len_d_g => 2 crc_d_g => 1 eof_d_g => 1 sof_val_g => 100 eof_val_g => 200 width_g => 8)}: Pre-processing...
# Info: [45143]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/mp_enc.vhd", line 101: Enumerated type mp_encoder_states with 9 elements encoded as onehot.
# Info: [45144]: Encodings for mp_encoder_states values.
# Info: [40000]: value                              	             mp_encoder_states[8-0]
# Info: [40000]: idle_st                            	                     000000001
# Info: [40000]: sof_st                             	                     000000010
# Info: [40000]: type_st                            	                     000000100
# Info: [40000]: addr_st                            	                     000001000
# Info: [40000]: len_st                             	                     000010000
# Info: [40000]: data_st                            	                     000100000
# Info: [40000]: reg_crc_st                         	                     001000000
# Info: [40000]: crc_st                             	                     010000000
# Info: [40000]: eof_st                             	                     100000000
# Info: [45144]: Extracted FSM in module work.mp_enc(rtl_mp_enc){generic map (reset_polarity_g => 0 len_dec1_g => true sof_d_g => 1 type_d_g => 1 addr_d_g => 1 len_d_g => 2 crc_d_g => 1 eof_d_g => 1 sof_val_g => 100 eof_val_g => 200 width_g => 8)}, with state variable = cur_st[8:0], async set/reset state(s) = 000000001 , number of states = 9.
# Info: [45144]: Re-encoding 9 state FSM as "onehot".
# Info: [45144]: FSM: State encoding table.
# Info: [40000]: FSM:	Index	     State Name	                            Literal	                      Encoding
# Info: [40000]: FSM:	    0	        idle_st	                          000000001	                     000000001
# Info: [40000]: FSM:	    1	         sof_st	                          000000010	                     000000010
# Info: [40000]: FSM:	    2	        type_st	                          000000100	                     000000100
# Info: [40000]: FSM:	    3	        addr_st	                          000001000	                     000001000
# Info: [40000]: FSM:	    4	         len_st	                          000010000	                     000010000
# Info: [40000]: FSM:	    5	        data_st	                          000100000	                     000100000
# Info: [40000]: FSM:	    6	     reg_crc_st	                          001000000	                     001000000
# Info: [40000]: FSM:	    7	         crc_st	                          010000000	                     010000000
# Info: [40000]: FSM:	    8	         eof_st	                          100000000	                     100000000
# Info: [44506]: Module work.general_fifo(arc_general_fifo){generic map (reset_polarity_g => 0 width_g => 8 depth_g => 9 log_depth_g => 4 almost_full_g => 8 almost_empty_g => 1)}: Pre-processing...
# Info: [45251]: Built-in hardware memory core inferred for variable ': general_fifo.mem depth = 9, width = 8'.
# Info: [44506]: Module work.gen_reg(rtl_gen_reg){generic map (reset_polarity_g => 0 width_g => 8 addr_en_g => true addr_val_g => 15 addr_width_g => 4 read_en_g => true write_en_g => true clear_on_read_g => false ...)}: Pre-processing...
# Info: [44506]: Module work.gen_reg(rtl_gen_reg){generic map (reset_polarity_g => 0 width_g => 8 addr_en_g => true addr_val_g => 11 addr_width_g => 4 read_en_g => true write_en_g => true clear_on_read_g => false ...)}: Pre-processing...
# Info: [44506]: Module work.gen_reg(rtl_gen_reg){generic map (reset_polarity_g => 0 width_g => 8 addr_en_g => true addr_val_g => 12 addr_width_g => 4 read_en_g => true write_en_g => true clear_on_read_g => true ...)}: Pre-processing...
# Info: [44506]: Module work.tx_path_wbm(rtl_tx_path_wbm){generic map (reset_polarity_g => 0 data_width_g => 8 addr_width_g => 10)}: Pre-processing...
# Info: [45144]: Extracted FSM in module work.tx_path_wbm(rtl_tx_path_wbm){generic map (reset_polarity_g => 0 data_width_g => 8 addr_width_g => 10)}, with state variable = wbm_cur_st[1:0], async set/reset state(s) = 00 , number of states = 3.
# Info: [45144]: Preserving the original encoding in 3 state FSM
# Info: [45144]: FSM: State encoding table.
# Info: [40000]: FSM:	Index	            State Name	                            Literal	                      Encoding
# Info: [40000]: FSM:	    0	           wbm_idle_st	                                 00	                            00
# Info: [40000]: FSM:	    1	             wbm_rx_st	                                 01	                            01
# Info: [40000]: FSM:	    2	     wbm_wait_burst_st	                                 10	                            10
# Info: [44506]: Module work.gen_reg(rtl_gen_reg){generic map (reset_polarity_g => 0 width_g => 8 addr_en_g => true addr_val_g => 1E1 addr_width_g => 4 read_en_g => true write_en_g => true clear_on_read_g => false ...)}: Pre-processing...
# Info: [44506]: Module work.gen_reg(rtl_gen_reg){generic map (reset_polarity_g => 0 width_g => 8 addr_en_g => true addr_val_g => 9 addr_width_g => 4 read_en_g => true write_en_g => true clear_on_read_g => false ...)}: Pre-processing...
# Info: [44506]: Module work.led(led_rtl){generic map (reset_polarity_g => 0 timer_freq_g => 1 clk_freq_g => 100000000)}: Pre-processing...
# Info: [44506]: Module work.hexss(arc_hexss): Pre-processing...
# Warning: [45729]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/pll.vhd", line 56: signal sub_wire0[5:3] has never been used.
# Warning: [45729]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/mem_ctrl_wr_wbs.vhd", line 37: Input port wbs_tga_i[0] has never been used.
# Warning: [45729]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/mem_ctrl_wr_wbm.vhd", line 68: Input port type_reg[7:2] has never been used.
# Warning: [45729]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/mem_ctrl_wr.vhd", line 218: signal ram_rst has never been used.
# Warning: [45729]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/mem_ctrl_wr.vhd", line 234: signal type_reg_wbm_d1[0] has never been used.
# Warning: [45729]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/mem_ctrl_rd_wbs.vhd", line 49: Input port wbs_tga_i[0] has never been used.
# Warning: [45729]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/mem_ctrl_rd_wbm.vhd", line 80: Input port type_reg[7:1] has never been used.
# Warning: [45729]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/mem_ctrl_rd.vhd", line 241: signal type_reg_d2 has never been used.
# Warning: [45729]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/mem_ctrl_rd.vhd", line 242: signal rd_addr_reg_d2 has never been used.
# Warning: [45729]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/mem_ctrl_rd.vhd", line 260: signal ram_rst has never been used.
# Warning: [45729]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/wbs_reg.vhd", line 33: Input port rst has never been used.
# Warning: [45729]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/wbs_reg.vhd", line 36: Input port clk_i has never been used.
# Warning: [45729]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/mem_mng_top.vhd", line 413: signal wbs_adr[9:4] has never been used.
# Warning: [45729]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/pixel_mng.vhd", line 47: Input port wbm_dat_i has never been used.
# Warning: [45729]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/SG_WBM_IF.vhd", line 98: signal dbg_cnt has never been used.
# Warning: [45729]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/wbs_reg.vhd", line 33: Input port rst has never been used.
# Warning: [45729]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/wbs_reg.vhd", line 36: Input port clk_i has never been used.
# Warning: [45729]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/opcode_store.vhd", line 80: signal op_cnt_i has never been used.
# Warning: [45729]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/opcode_store.vhd", line 90: signal dout_fifo[23] has never been used.
# Warning: [45729]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/opcode_store.vhd", line 91: signal dout_valid_fifo has never been used.
# Warning: [45729]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/manager.vhd", line 119: signal req_in_trg_dev_active has never been used.
# Warning: [45729]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/Symbol_Generator_Top.vhd", line 251: signal op_str_empty has never been used.
# Warning: [45729]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/Symbol_Generator_Top.vhd", line 252: signal op_str_full has never been used.
# Warning: [45729]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/Symbol_Generator_Top.vhd", line 253: signal op_str_used has never been used.
# Warning: [45729]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/Symbol_Generator_Top.vhd", line 260: signal fifo_a_used has never been used.
# Warning: [45729]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/Symbol_Generator_Top.vhd", line 261: signal fifo_a_full has never been used.
# Warning: [45729]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/Symbol_Generator_Top.vhd", line 263: signal fifo_b_used has never been used.
# Warning: [45729]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/Symbol_Generator_Top.vhd", line 264: signal fifo_b_full has never been used.
# Warning: [45729]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/disp_ctrl_top.vhd", line 165: signal dc_fifo_wr_en_log has never been used.
# Warning: [45729]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/disp_ctrl_top.vhd", line 181: signal wrusedw has never been used.
# Warning: [45729]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/disp_ctrl_top.vhd", line 182: signal sc_fifo_full has never been used.
# Warning: [45729]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/disp_ctrl_top.vhd", line 184: signal sc_fifo_dout has never been used.
# Warning: [45729]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/disp_ctrl_top.vhd", line 185: signal sc_fifo_dout_val has never been used.
# Warning: [45729]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/disp_ctrl_top.vhd", line 186: signal sc_fifo_rd_en has never been used.
# Warning: [45729]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/disp_ctrl_top.vhd", line 188: signal dc_fifo_din has never been used.
# Warning: [45729]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/disp_ctrl_top.vhd", line 189: signal dc_fifo_wr_en has never been used.
# Warning: [45730]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/disp_ctrl_top.vhd", line 229: signal left_frame_reg_din_ack has no drivers, will be treated as don't care.
# Warning: [45729]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/disp_ctrl_top.vhd", line 230: signal left_frame_reg_rd_en has never been used.
# Warning: [45730]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/disp_ctrl_top.vhd", line 231: signal left_frame_reg_dout_valid has no drivers, will be treated as don't care.
# Warning: [45730]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/disp_ctrl_top.vhd", line 232: signal right_frame_reg_din_ack has no drivers, will be treated as don't care.
# Warning: [45729]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/disp_ctrl_top.vhd", line 233: signal right_frame_reg_rd_en has never been used.
# Warning: [45730]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/disp_ctrl_top.vhd", line 234: signal right_frame_reg_dout_valid has no drivers, will be treated as don't care.
# Warning: [45729]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/disp_ctrl_top.vhd", line 261: signal opcode_unite_reg_dout_valid has never been used.
# Warning: [45729]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/disp_ctrl_top.vhd", line 264: signal opu_data_in has never been used.
# Warning: [45729]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/disp_ctrl_top.vhd", line 265: signal opu_data_in_valid has never been used.
# Warning: [45729]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/uart_rx.vhd", line 90: signal parity_bit has never been used.
# Warning: [45729]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/mp_dec.vhd", line 152: signal sof_sr has never been used.
# Warning: [45729]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/mp_dec.vhd", line 153: signal sof_sr_cnt has never been used.
# Warning: [45729]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/checksum_calc.vhd", line 93: signal checksum_i[8] has never been used.
# Warning: [45729]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/rx_path.vhd", line 67: Input port wbm_dat_i has never been used.
# Warning: [45729]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/rx_path.vhd", line 229: signal ram_dout_valid has never been used.
# Warning: [45729]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/rx_path.vhd", line 232: signal ram_full_addr[15:10] has never been used.
# Warning: [45729]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/rx_path.vhd", line 248: signal addr_reg[15:10] has never been used.
# Warning: [45729]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/rx_path.vhd", line 249: signal len_reg[15:10] has never been used.
# Warning: [45729]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/tx_path.vhd", line 90: Input port wbs_adr_i[9:4] has never been used.
# Warning: [45729]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/tx_path.vhd", line 91: Input port wbs_tga_i has never been used.
# Warning: [45729]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/tx_path.vhd", line 381: signal mp_enc_done has never been used.
# Warning: [45729]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/tx_path.vhd", line 410: signal ram_read_addr[15:10] has never been used.
# Warning: [45729]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/tx_path.vhd", line 421: signal wbs_reg_stb has never been used.
# Warning: [45729]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/mds_top.vhd", line 647: signal OPEN_disp_dat_o has never been used.
# Warning: [45729]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/mds_top.vhd", line 648: signal OPEN_disp_we_o has never been used.
# Info: [45144]: Extracted FSM in module work.mem_ctrl_wr_wbm(rtl_mem_ctrl_wr_wbm){generic map (reset_polarity_g => 0 mode_g => 0 message_g => 1 img_hor_pixels_g => 640 img_ver_lines_g => 480)}, with state variable = inc_sum_wr_cnt[1:0], async set/reset state(s) = 00 , number of states = 3.
# Info: [45144]: Preserving the original encoding in 3 state FSM
# Info: [45144]: FSM: State encoding table.
# Info: [40000]: FSM:	Index	                            Literal	                      Encoding
# Info: [40000]: FSM:	    0	                                 01	                            01
# Info: [40000]: FSM:	    1	                                 10	                            10
# Info: [40000]: FSM:	    2	                                 00	                            00
# Info: [44508]: Module work.pll(SYN): Compiling...
# Info: [44508]: Module work.clk_blk_top(rtl_clk_blk_top): Compiling...
# Info: [44508]: Module work.reset_debouncer(rtl_reset_debouncer){generic map (reset_polarity_g => 0)}: Compiling...
# Info: [44508]: Module work.sync_rst_gen(rtl_sync_rst_gen){generic map (reset_polarity_g => 0)}: Compiling...
# Info: [44508]: Module work.reset_blk_top(rtl_reset_blk_top){generic map (reset_polarity_g => 0)}: Compiling...
# Info: [44508]: Module work.global_nets_top(rtl_global_nets_top){generic map (reset_polarity_g => 0)}: Compiling...
# Info: [44508]: Module work.intercon(intercon_rtl){generic map (reset_polarity_g => 0 num_of_wbm_g => 2 num_of_wbs_g => 3 id((1 to 3)) => "icz" adr_width_g => 10 blen_width_g => 10 data_width_g => 8)}: Compiling...
# Info: [44508]: Module work.intercon(intercon_rtl){generic map (reset_polarity_g => 0 num_of_wbm_g => 2 num_of_wbs_g => 1 id((1 to 3)) => "icy" adr_width_g => 10 blen_width_g => 10 data_width_g => 8)}: Compiling...
# Info: [44508]: Module work.intercon_mux(intercon_mux_rtl){generic map (adr_width_g => 10 blen_width_g => 10 data_width_g => 8)}: Compiling...
# Info: [44508]: Module work.altera_8to16_dc_ram(SYN): Compiling...
# Info: [44508]: Module work.mem_ctrl_wr_wbs(rtl_mem_ctrl_wr_wbs){generic map (reset_polarity_g => 0)}: Compiling...
# Info: [44838]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/mem_ctrl_wr_wbs.vhd", line 302: Macro Selcounter "selcounter_3_3_3_0_1_flatten" inferred for node "done_cnt".
# Info: [44508]: Module work.mem_ctrl_wr_wbm(rtl_mem_ctrl_wr_wbm){generic map (reset_polarity_g => 0 mode_g => 0 message_g => 1 img_hor_pixels_g => 640 img_ver_lines_g => 480)}: Compiling...
# Info: [44812]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/mem_ctrl_wr_wbm.vhd", line 481: Sharing register bank_switch with wr_cnt_en
# Info: [44838]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/mem_ctrl_wr_wbm.vhd", line 572: Macro Modgen_Counter "counter_dn_sload_aset_clock_cnt_en_0_9" inferred for node "ack_i_cnt".
# Info: [44838]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/mem_ctrl_wr_wbm.vhd", line 595: Macro Modgen_Counter "counter_up_sclear_aclear_clock_cnt_en_0_19" inferred for node "wr_cnt".
# Info: [44508]: Module work.mem_ctrl_wr(rtl_mem_ctrl_wr){generic map (reset_polarity_g => 0 mode_g => 0 message_g => 1 img_hor_pixels_g => 640 img_ver_lines_g => 480)}: Compiling...
# Info: [44508]: Module work.mem_mng_arbiter(rtl_mem_mng_arbiter){generic map (reset_polarity_g => 0)}: Compiling...
# Info: [44508]: Module work.altera_16to8_dc_ram(SYN): Compiling...
# Info: [44508]: Module work.mem_ctrl_rd_wbs(rtl_mem_ctrl_rd_wbs){generic map (reset_polarity_g => 0)}: Compiling...
# Info: [44838]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/mem_ctrl_rd_wbs.vhd", line 307: Macro Modgen_Counter "counter_up_sclear_aclear_clock_clk_en_cnt_en_0_10" inferred for node "ram_expect_adr".
# Info: [44508]: Module work.mem_ctrl_rd_wbm(rtl_mem_ctrl_rd_wbm){generic map (reset_polarity_g => 0 mode_g => 0 img_hor_pixels_g => 640 img_ver_lines_g => 480)}: Compiling...
# Info: [44838]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/mem_ctrl_rd_wbm.vhd", line 417: Macro Modgen_Counter "counter_dn_sload_aclear_clock_cnt_en_0_19" inferred for node "rd_cnt_i".
# Info: [44838]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/mem_ctrl_rd_wbm.vhd", line 528: Macro Modgen_Counter "counter_up_sload_sclear_aclear_clock_0_4" inferred for node "ram_delay_cnt".
# Info: [44838]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/mem_ctrl_rd_wbm.vhd", line 630: Macro Selcounter "selcounter_13_13_13_0_1_flatten" inferred for node "release_arb_cnt".
# Info: [44508]: Module work.mem_ctrl_rd(rtl_mem_ctrl_rd){generic map (reset_polarity_g => 0 mode_g => 0 img_hor_pixels_g => 640 img_ver_lines_g => 480)}: Compiling...
# Info: [44508]: Module work.gen_reg(rtl_gen_reg){generic map (reset_polarity_g => 0 width_g => 8 addr_en_g => true addr_val_g => 13 addr_width_g => 4 read_en_g => true write_en_g => true clear_on_read_g => false ...)}: Compiling...
# Info: [44508]: Module work.wbs_reg(rtl_wbs_reg){generic map (reset_polarity_g => 0 width_g => 8 addr_width_g => 4)}: Compiling...
# Info: [44508]: Module work.gen_reg(rtl_gen_reg){generic map (reset_polarity_g => 0 width_g => 8 addr_en_g => true addr_val_g => 4 addr_width_g => 4 read_en_g => true write_en_g => true clear_on_read_g => false ...)}: Compiling...
# Info: [44508]: Module work.gen_reg(rtl_gen_reg){generic map (reset_polarity_g => 0 width_g => 8 addr_en_g => true addr_val_g => 3 addr_width_g => 4 read_en_g => true write_en_g => true clear_on_read_g => false ...)}: Compiling...
# Info: [44508]: Module work.gen_reg(rtl_gen_reg){generic map (reset_polarity_g => 0 width_g => 8 addr_en_g => true addr_val_g => 2 addr_width_g => 4 read_en_g => true write_en_g => true clear_on_read_g => false ...)}: Compiling...
# Info: [44508]: Module work.mem_mng_top(rtl_mem_mng_top){generic map (reset_polarity_g => 0 mode_g => 0 message_g => 1 img_hor_pixels_g => 640 img_ver_lines_g => 480)}: Compiling...
# Info: [44508]: Module work.pixel_mng(rtl_pixel_mng){generic map (reset_polarity_g => 0 vsync_polarity_g => 1 screen_hor_pix_g => 800 hor_pixels_g => 640 ver_lines_g => 480 req_lines_g => 1)}: Compiling...
# Info: [44838]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/pixel_mng.vhd", line 338: Macro Modgen_Counter "counter_up_sclear_aclear_clock_clk_en_cnt_en_0_11" inferred for node "ack_err_cnt".
# Info: [44838]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/pixel_mng.vhd", line 378: Macro Modgen_Counter "counter_up_sclear_aclear_clock_cnt_en_0_19" inferred for node "pix_cnt".
# Info: [44838]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/pixel_mng.vhd", line 418: Macro Modgen_Counter "counter_up_sclear_aclear_clock_clk_en_cnt_en_0_10" inferred for node "rd_adr".
# Info: [44508]: Module work.SG_WBM_IF(rtl_SG_WBM_IF){generic map (read_length_g => 32)}: Compiling...
# Warning: [45702]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/SG_WBM_IF.vhd", line 161: Initial value for cnt[31:0] is ignored for synthesis. To allow initial value for synthesis, please set the attribute "allow_init_val" in HDL or enable the global support for initial value synthesis through "compile_initial_values" switch.
# Info: [44812]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/SG_WBM_IF.vhd", line 160: Sharing register wbm_tgc_o with wbm_we_o
# Info: [44838]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/SG_WBM_IF.vhd", line 399: Macro Modgen_Counter "counter_up_sclear_aclear_clock_cnt_en_0_11" inferred for node "ack_cnt".
# Info: [44508]: Module work.dc_fifo(SYN): Compiling...
# Info: [44508]: Module work.general_fifo(arc_general_fifo){generic map (reset_polarity_g => 0 width_g => 8 depth_g => 4864 log_depth_g => 13 almost_full_g => 8 almost_empty_g => 1)}: Compiling...
# Info: [44838]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/general_fifo.vhd", line 149: Macro Selcounter "selcounter_13_13_13_0_1_flatten" inferred for node "read_addr_dup".
# Info: [44838]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/general_fifo.vhd", line 211: Macro Modgen_Counter "counter_up_sclear_aclear_clock_cnt_en_0_13" inferred for node "write_addr".
# Info: [44838]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/general_fifo.vhd", line 220: Macro Modgen_Counter "counter_up_sclear_aclear_clock_cnt_en_0_13" inferred for node "read_addr".
# Info: [44508]: Module work.vesa_gen_ctrl(rtl_vesa_gen_ctrl){generic map (reset_polarity_g => 0 hsync_polarity_g => 1 vsync_polarity_g => 1 blank_polarity_g => 0 red_default_color_g => 0 green_default_color_g => 0 ...)}: Compiling...
# Info: [45308]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/vesa_gen_ctrl.vhd", line 348: The comparison operator has been optimized to constant 1.
# Info: [45308]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/vesa_gen_ctrl.vhd", line 349: The comparison operator has been optimized to constant 1.
# Info: [44838]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/vesa_gen_ctrl.vhd", line 212: Macro Selcounter "selcounter_10_10_10_0_1_flatten" inferred for node "vcnt".
# Info: [44838]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/vesa_gen_ctrl.vhd", line 216: Macro Selcounter "selcounter_11_11_11_0_1_flatten" inferred for node "hcnt".
# Info: [44508]: Module work.synthetic_frame_generator(rtl_synthetic_frame_generator){generic map (reset_polarity_g => 0 hsync_polarity_g => 1 vsync_polarity_g => 1 change_frame_clk_g => 120000000 hor_pres_pixels_g => 640 ...)}: Compiling...
# Info: [44812]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/synthetic_frame_generator.vhd", line 105: Sharing register frame_state_fsm[1] (Encoded FSM State Variable for frame_state) with left_frame[4]
# Info: [44812]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/synthetic_frame_generator.vhd", line 105: Sharing register frame_state_fsm[1] (Encoded FSM State Variable for frame_state) with left_frame[6]
# Info: [44812]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/synthetic_frame_generator.vhd", line 105: Sharing register left_frame[5] with left_frame[7]
# Info: [44812]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/synthetic_frame_generator.vhd", line 105: Sharing register frame_state_fsm[1] (Encoded FSM State Variable for frame_state) with upper_frame[2]
# Info: [44812]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/synthetic_frame_generator.vhd", line 105: Sharing register upper_frame[3] with upper_frame[4]
# Info: [44812]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/synthetic_frame_generator.vhd", line 105: Sharing register upper_frame[3] with upper_frame[5]
# Info: [44812]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/synthetic_frame_generator.vhd", line 105: Sharing register frame_state_fsm[1] (Encoded FSM State Variable for frame_state) with right_frame[4]
# Info: [44812]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/synthetic_frame_generator.vhd", line 105: Sharing register frame_state_fsm[1] (Encoded FSM State Variable for frame_state) with right_frame[6]
# Info: [44812]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/synthetic_frame_generator.vhd", line 105: Sharing register right_frame[5] with right_frame[7]
# Info: [44812]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/synthetic_frame_generator.vhd", line 105: Sharing register frame_state_fsm[1] (Encoded FSM State Variable for frame_state) with lower_frame[2]
# Info: [44812]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/synthetic_frame_generator.vhd", line 105: Sharing register lower_frame[3] with lower_frame[4]
# Info: [44812]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/synthetic_frame_generator.vhd", line 105: Sharing register lower_frame[3] with lower_frame[5]
# Info: [44838]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/synthetic_frame_generator.vhd", line 93: Macro Modgen_Counter "counter_up_sclear_aclear_clock_0_27" inferred for node "frame_cnt".
# Info: [44838]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/synthetic_frame_generator.vhd", line 179: Macro Modgen_Counter "counter_up_sclear_aclear_clock_cnt_en_0_9" inferred for node "vcnt".
# Info: [44838]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/synthetic_frame_generator.vhd", line 189: Macro Modgen_Counter "counter_up_sclear_aclear_clock_cnt_en_0_10" inferred for node "hcnt".
# Info: [44508]: Module work.gen_reg(rtl_gen_reg){generic map (reset_polarity_g => 0 width_g => 8 addr_en_g => true addr_val_g => 14 addr_width_g => 10 read_en_g => true write_en_g => true clear_on_read_g => false ...)}: Compiling...
# Info: [44508]: Module work.gen_reg(rtl_gen_reg){generic map (reset_polarity_g => 0 width_g => 8 addr_en_g => true addr_val_g => 7 addr_width_g => 10 read_en_g => true write_en_g => true clear_on_read_g => false ...)}: Compiling...
# Info: [44508]: Module work.gen_reg(rtl_gen_reg){generic map (reset_polarity_g => 0 width_g => 8 addr_en_g => true addr_val_g => 8 addr_width_g => 10 read_en_g => true write_en_g => true clear_on_read_g => false ...)}: Compiling...
# Info: [44508]: Module work.gen_reg(rtl_gen_reg){generic map (reset_polarity_g => 0 width_g => 8 addr_en_g => true addr_val_g => 16 addr_width_g => 10 read_en_g => true write_en_g => true clear_on_read_g => false ...)}: Compiling...
# Info: [44508]: Module work.gen_reg(rtl_gen_reg){generic map (reset_polarity_g => 0 width_g => 8 addr_en_g => true addr_val_g => 1 addr_width_g => 10 read_en_g => true write_en_g => true clear_on_read_g => false ...)}: Compiling...
# Info: [44508]: Module work.wbs_reg(rtl_wbs_reg){generic map (reset_polarity_g => 0 width_g => 8 addr_width_g => 10)}: Compiling...
# Info: [44508]: Module work.opcode_unite(opcode_unite_rtl): Compiling...
# Info: [44508]: Module work.general_fifo(arc_general_fifo){generic map (reset_polarity_g => 0 width_g => 24 depth_g => 400 log_depth_g => 9 almost_full_g => 8 almost_empty_g => 1)}: Compiling...
# Info: [44838]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/general_fifo.vhd", line 149: Macro Selcounter "selcounter_9_9_9_0_1_flatten" inferred for node "read_addr_dup".
# Info: [44838]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/general_fifo.vhd", line 211: Macro Modgen_Counter "counter_up_sclear_aclear_clock_cnt_en_0_9" inferred for node "write_addr".
# Info: [44838]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/general_fifo.vhd", line 220: Macro Modgen_Counter "counter_up_sclear_aclear_clock_cnt_en_0_9" inferred for node "read_addr".
# Info: [44508]: Module work.opcode_store(opcode_store_rtl): Compiling...
# Info: [44838]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/opcode_store.vhd", line 218: Macro Modgen_Counter "counter_up_sclear_aclear_clock_clk_en_0_10" inferred for node "counter".
# Info: [44508]: Module work.RAM_300(RAM_300_rtl): Compiling...
# Info: [44508]: Module work.manager(manager_rtl){generic map (sym_row_g => 15 sym_col_g => 20 inside_row_g => 32 sdram_burst_g => 16 hor_active_pixels_g => 640 ver_active_lines_g => 480 hor_left_border_g => 0 ...)}: Compiling...
# Warning: [45702]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/manager.vhd", line 118: Initial value for req_in_trg_counter[31:0] is ignored for synthesis. To allow initial value for synthesis, please set the attribute "allow_init_val" in HDL or enable the global support for initial value synthesis through "compile_initial_values" switch.
# Info: [44838]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/manager.vhd", line 196: Macro Modgen_Counter "counter_up_sload_aclear_clock_cnt_en_0_10" inferred for node "req_cnt".
# Info: [44838]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/manager.vhd", line 365: Macro Modgen_Counter "counter_up_sclear_aclear_clock_cnt_en_0_8" inferred for node "sdram_wait_counter_tmp".
# Info: [44838]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/manager.vhd", line 371: Macro Modgen_Counter "counter_up_sclear_aclear_clock_cnt_en_0_8" inferred for node "sdram_wait_counter".
# Info: [44838]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/manager.vhd", line 403: Macro Modgen_Counter "counter_up_sload_sclear_aclear_clock_cnt_en_0_5" inferred for node "sym_col".
# Info: [44838]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/manager.vhd", line 414: Macro Modgen_Counter "counter_up_sload_sclear_aclear_clock_clk_en_0_6" inferred for node "inside_row".
# Info: [44838]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/manager.vhd", line 415: Macro Modgen_Counter "counter_up_sclear_aclear_clock_cnt_en_0_11" inferred for node "row_count".
# Info: [44838]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/manager.vhd", line 418: Macro Modgen_Counter "counter_up_sload_sclear_aclear_clock_clk_en_0_4" inferred for node "sym_row".
# Info: [44508]: Module work.general_fifo(arc_general_fifo){generic map (reset_polarity_g => 0 width_g => 8 depth_g => 640 log_depth_g => 10 almost_full_g => 8 almost_empty_g => 1)}: Compiling...
# Info: [44838]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/general_fifo.vhd", line 149: Macro Selcounter "selcounter_10_10_10_0_1_flatten" inferred for node "read_addr_dup".
# Info: [44838]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/general_fifo.vhd", line 211: Macro Modgen_Counter "counter_up_sclear_aclear_clock_cnt_en_0_10" inferred for node "write_addr".
# Info: [44838]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/general_fifo.vhd", line 220: Macro Modgen_Counter "counter_up_sclear_aclear_clock_cnt_en_0_10" inferred for node "read_addr".
# Info: [44508]: Module work.mux2(mux2_rtl){generic map (width_g => 8)}: Compiling...
# Info: [44508]: Module work.x_y_location(x_y_location_rtl){generic map (hor_width_g => 5 ver_width_g => 4 reset_polarity_g => 0 hor_max_value_g => 19 ver_max_value_g => 14)}: Compiling...
# Info: [44508]: Module work.update_upon_vsync(update_upon_vsync_rtl){generic map (hor_width_g => 5 ver_width_g => 4 reset_polarity_g => 0)}: Compiling...
# Info: [44508]: Module work.x_y_location_top(x_y_location_top_rtl){generic map (hor_width_g => 5 ver_width_g => 4 reset_polarity_g => 0 hor_max_value_g => 19 ver_max_value_g => 14)}: Compiling...
# Info: [44508]: Module work.debouncer(debouncer_rtl){generic map (max_value_g => 50000000 reset_polarity_g => 0)}: Compiling...
# Info: [44838]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/debouncer.vhd", line 59: Macro Modgen_Counter "counter_up_sclear_aclear_clock_0_26" inferred for node "int_count".
# Info: [44508]: Module work.navigator(navigator_rtl){generic map (hor_width_g => 5 ver_width_g => 4 reset_polarity_g => 0 hor_max_value_g => 19 ver_max_value_g => 14 max_value_g => 50000000)}: Compiling...
# Info: [44508]: Module work.Symbol_Generator_Top(rtl_Symbol_Generator_Top){generic map (hor_active_pixels_g => 640 ver_active_lines_g => 480 hor_left_border_g => 0 hor_right_border_g => 0 hor_back_porch_g => 48 ...)}: Compiling...
# Info: [44508]: Module work.disp_ctrl_top(rtl_disp_ctrl_top){generic map (reset_polarity_g => 0 hsync_polarity_g => 1 vsync_polarity_g => 1 blank_polarity_g => 0 red_default_color_g => 0 green_default_color_g => 0 ...)}: Compiling...
# Info: [44812]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/disp_ctrl_top.vhd", line 1319: Sharing register left_frame_rg_d1[4] with left_frame_rg_d1[6]
# Info: [44812]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/disp_ctrl_top.vhd", line 1319: Sharing register left_frame_rg_d1[6] with right_frame_rg_d1[4]
# Info: [44812]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/disp_ctrl_top.vhd", line 1319: Sharing register right_frame_rg_d1[4] with right_frame_rg_d1[6]
# Info: [44812]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/disp_ctrl_top.vhd", line 1319: Sharing register left_frame_rg_d2[4] with left_frame_rg_d2[6]
# Info: [44812]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/disp_ctrl_top.vhd", line 1319: Sharing register left_frame_rg_d2[4] with right_frame_rg_d2[4]
# Info: [44812]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/disp_ctrl_top.vhd", line 1319: Sharing register left_frame_rg_d2[4] with right_frame_rg_d2[6]
# Info: [44838]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/disp_ctrl_top.vhd", line 1356: Macro Add_Sub "M_RTLSIM_ADD_SUB_10" inferred for node "op_cnt".
# Info: [44508]: Module work.sdram_controller(rtl_sdram_controller){generic map (reset_polarity_g => 0)}: Compiling...
# Info: [44812]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/sdram_controller.vhd", line 640: Sharing register dram_ldqm with dram_udqm
# Info: [44838]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/sdram_controller.vhd", line 235: Macro Modgen_Counter "counter_dn_sload_aclear_clock_cnt_en_0_15" inferred for node "wait_200us_cntr".
# Info: [44838]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/sdram_controller.vhd", line 245: Macro Modgen_Counter "counter_dn_sload_aclear_clock_cnt_en_0_12" inferred for node "rfsh_int_cntr".
# Info: [44838]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/sdram_controller.vhd", line 252: Macro Modgen_Counter "counter_dn_sload_aclear_clock_cnt_en_0_4" inferred for node "tRC_cntr".
# Info: [44838]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/sdram_controller.vhd", line 328: Macro Modgen_Counter "counter_up_aclear_clock_cnt_en_0_4" inferred for node "init_pre_cntr".
# Info: [44508]: Module work.uart_rx(arc_uart_rx){generic map (parity_en_g => 0 parity_odd_g => false uart_idle_g => 1 baudrate_g => 115200 clkrate_g => 100000000 databits_g => 8 reset_polarity_g => 0)}: Compiling...
# Info: [45308]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/uart_rx.vhd", line 190: The comparison operator has been optimized to constant 1.
# Info: [44508]: Module work.mp_dec(rtl_mp_dec){generic map (reset_polarity_g => 0 len_dec1_g => true sof_d_g => 1 type_d_g => 1 addr_d_g => 2 len_d_g => 2 crc_d_g => 1 eof_d_g => 1 sof_val_g => 100 eof_val_g => 200 width_g => 8)}: Compiling...
# Info: [44812]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/mp_dec.vhd", line 326: Sharing register eof_blk[7] with eof_blk[6]
# Info: [44812]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/mp_dec.vhd", line 326: Sharing register eof_blk[7] with eof_blk[3]
# Info: [44838]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/mp_dec.vhd", line 367: Macro Modgen_Counter "counter_up_sclear_aclear_clock_cnt_en_0_16" inferred for node "w_addr".
# Info: [44508]: Module work.ram_simple(arc_ram_simple){generic map (reset_polarity_g => 0 width_in_g => 8 addr_bits_g => 10)}: Compiling...
# Info: [44508]: Module work.checksum_calc(arc_checksum_calc){generic map (reset_polarity_g => 0 signed_checksum_g => false checksum_init_val_g => 0 checksum_out_width_g => 8 data_width_g => 8)}: Compiling...
# Info: [44508]: Module work.rx_path(rtl_rx_path){generic map (reset_polarity_g => 0 len_dec1_g => true sof_d_g => 1 type_d_g => 1 addr_d_g => 2 len_d_g => 2 crc_d_g => 1 eof_d_g => 1 sof_val_g => 100 eof_val_g => 200 ...)}: Compiling...
# Info: [44838]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/rx_path.vhd", line 606: Macro Selcounter "selcounter_11_11_11_0_1_flatten" inferred for node "ack_i_cnt".
# Info: [44508]: Module work.uart_tx(arc_uart_tx){generic map (parity_en_g => 1 parity_odd_g => false uart_idle_g => 1 baudrate_g => 115200 clkrate_g => 100000000 databits_g => 8 reset_polarity_g => 0)}: Compiling...
# Info: [44838]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/uart_tx.vhd", line 99: Macro Selcounter "selcounter_10_10_10_0_1_flatten" inferred for node "sample_cnt".
# Info: [44838]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/uart_tx.vhd", line 153: Macro Modgen_Counter "counter_up_sclear_aclear_clock_clk_en_0_4" inferred for node "pos_cnt".
# Info: [44508]: Module work.mp_enc(rtl_mp_enc){generic map (reset_polarity_g => 0 len_dec1_g => true sof_d_g => 1 type_d_g => 1 addr_d_g => 1 len_d_g => 2 crc_d_g => 1 eof_d_g => 1 sof_val_g => 100 eof_val_g => 200 width_g => 8)}: Compiling...
# Info: [44812]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/mp_enc.vhd", line 172: Sharing register sof_blk[2] with eof_blk[3]
# Info: [44812]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/mp_enc.vhd", line 172: Sharing register sof_blk[2] with sof_blk[5]
# Info: [44812]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/mp_enc.vhd", line 172: Sharing register sof_blk[2] with sof_blk[6]
# Info: [44812]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/mp_enc.vhd", line 172: Sharing register sof_blk[2] with eof_blk[6]
# Info: [44812]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/mp_enc.vhd", line 172: Sharing register sof_blk[2] with eof_blk[7]
# Info: [44508]: Module work.general_fifo(arc_general_fifo){generic map (reset_polarity_g => 0 width_g => 8 depth_g => 9 log_depth_g => 4 almost_full_g => 8 almost_empty_g => 1)}: Compiling...
# Info: [44838]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/general_fifo.vhd", line 149: Macro Selcounter "selcounter_4_4_4_0_1_flatten" inferred for node "read_addr_dup".
# Info: [44838]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/general_fifo.vhd", line 211: Macro Modgen_Counter "counter_up_sclear_aclear_clock_cnt_en_0_4" inferred for node "write_addr".
# Info: [44838]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/general_fifo.vhd", line 220: Macro Modgen_Counter "counter_up_sclear_aclear_clock_cnt_en_0_4" inferred for node "read_addr".
# Info: [44508]: Module work.gen_reg(rtl_gen_reg){generic map (reset_polarity_g => 0 width_g => 8 addr_en_g => true addr_val_g => 15 addr_width_g => 4 read_en_g => true write_en_g => true clear_on_read_g => false ...)}: Compiling...
# Info: [45308]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/gen_reg.vhd", line 118: The comparison operator has been optimized to constant 1.
# Info: [44508]: Module work.gen_reg(rtl_gen_reg){generic map (reset_polarity_g => 0 width_g => 8 addr_en_g => true addr_val_g => 11 addr_width_g => 4 read_en_g => true write_en_g => true clear_on_read_g => false ...)}: Compiling...
# Info: [44508]: Module work.gen_reg(rtl_gen_reg){generic map (reset_polarity_g => 0 width_g => 8 addr_en_g => true addr_val_g => 12 addr_width_g => 4 read_en_g => true write_en_g => true clear_on_read_g => true ...)}: Compiling...
# Info: [44508]: Module work.tx_path_wbm(rtl_tx_path_wbm){generic map (reset_polarity_g => 0 data_width_g => 8 addr_width_g => 10)}: Compiling...
# Info: [44838]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/tx_path_wbm.vhd", line 190: Macro Modgen_Counter "counter_up_sload_sclear_aclear_clock_clk_en_cnt_en_0_10" inferred for node "cur_rd_addr".
# Info: [44838]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/tx_path_wbm.vhd", line 191: Macro Modgen_Counter "counter_up_sclear_aclear_clock_clk_en_cnt_en_0_10" inferred for node "ram_in_addr_i".
# Info: [44838]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/tx_path_wbm.vhd", line 244: Macro Add_Sub "M_RTLSIM_ADD_3_11" inferred for node "ack_i_cnt".
# Info: [44508]: Module work.gen_reg(rtl_gen_reg){generic map (reset_polarity_g => 0 width_g => 8 addr_en_g => true addr_val_g => 1E1 addr_width_g => 4 read_en_g => true write_en_g => true clear_on_read_g => false ...)}: Compiling...
# Info: [44508]: Module work.gen_reg(rtl_gen_reg){generic map (reset_polarity_g => 0 width_g => 8 addr_en_g => true addr_val_g => 9 addr_width_g => 4 read_en_g => true write_en_g => true clear_on_read_g => false ...)}: Compiling...
# Info: [44508]: Module work.tx_path(arc_tx_path){generic map (reset_polarity_g => 0 len_dec1_g => true sof_d_g => 1 type_d_g => 1 addr_d_g => 1 len_d_g => 2 crc_d_g => 1 eof_d_g => 1 sof_val_g => 100 eof_val_g => 200 ...)}: Compiling...
# Info: [44508]: Module work.led(led_rtl){generic map (reset_polarity_g => 0 timer_freq_g => 1 clk_freq_g => 100000000)}: Compiling...
# Info: [44838]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/led.vhd", line 72: Macro Modgen_Counter "counter_up_sclear_aclear_clock_0_27" inferred for node "timer_counter".
# Info: [44508]: Module work.mds_top(rtl_mds_top){generic map (sys_clk_g => 100000000 baudrate_g => 115200)}: Compiling...
# Info: [44508]: Module work.hexss(arc_hexss): Compiling...
# Info: [44523]: Root Module work.top_synthesis(top_synthesis_rtl){generic map (sys_clk_g => 100000000 baudrate_g => 115200 reset_polarity_g => 0)}: Compiling...
# Info: [45309]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/intercon.vhd", line 165: Optimizing state bit(s) wbs_gnt to constant 0
# Info: [45309]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/mem_ctrl_wr.vhd", line 353: Optimizing state bit(s) type_reg_wbm_d2[0] to constant 0
# Info: [45309]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/SG_WBM_IF.vhd", line 160: Optimizing state bit(s) wbm_tga_o[9:6] to constant 0
# Info: [45309]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/SG_WBM_IF.vhd", line 160: Optimizing state bit(s) wbm_tga_o[4:2] to constant 0
# Info: [45309]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/SG_WBM_IF.vhd", line 160: Optimizing state bit(s) wbm_tga_o[0] to constant 0
# Info: [45309]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/synthetic_frame_generator.vhd", line 105: Optimizing state bit(s) left_frame[9:8] to constant 0
# Info: [45309]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/synthetic_frame_generator.vhd", line 105: Optimizing state bit(s) left_frame[3:0] to constant 0
# Info: [45309]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/synthetic_frame_generator.vhd", line 105: Optimizing state bit(s) upper_frame[9:7] to constant 0
# Info: [45309]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/synthetic_frame_generator.vhd", line 105: Optimizing state bit(s) upper_frame[1:0] to constant 0
# Info: [45309]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/synthetic_frame_generator.vhd", line 105: Optimizing state bit(s) right_frame[9:8] to constant 0
# Info: [45309]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/synthetic_frame_generator.vhd", line 105: Optimizing state bit(s) right_frame[3:0] to constant 0
# Info: [45309]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/synthetic_frame_generator.vhd", line 105: Optimizing state bit(s) lower_frame[9:7] to constant 0
# Info: [45309]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/synthetic_frame_generator.vhd", line 105: Optimizing state bit(s) lower_frame[1:0] to constant 0
# Info: [45193]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/gen_reg.vhd", line 53: Net addr[1:0] is unused after optimization
# Info: [45193]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/opcode_store.vhd", line 37: Net op_cnt[9:0] is unused after optimization
# Info: [45307]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/manager.vhd", line 452: The driving logic for the net ram_addr_rd[8:0] has been moved across hierarchy due to cross-hierarchy optimization
# Info: [45309]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/manager.vhd", line 452: Optimizing state bit(s) sdram_addr_rd[23:22] to constant 0
# Info: [45309]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/manager.vhd", line 452: Optimizing state bit(s) sdram_addr_rd[3:0] to constant 0
# Info: [45309]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/disp_ctrl_top.vhd", line 1319: Optimizing state bit(s) left_frame_rg_d1[9:7] to constant 0
# Info: [45309]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/disp_ctrl_top.vhd", line 1319: Optimizing state bit(s) left_frame_rg_d1[5] to constant 0
# Info: [45309]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/disp_ctrl_top.vhd", line 1319: Optimizing state bit(s) left_frame_rg_d1[3:0] to constant 0
# Info: [45309]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/disp_ctrl_top.vhd", line 1319: Optimizing state bit(s) right_frame_rg_d2[9:7] to constant 0
# Info: [45309]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/disp_ctrl_top.vhd", line 1319: Optimizing state bit(s) right_frame_rg_d2[5] to constant 0
# Info: [45309]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/disp_ctrl_top.vhd", line 1319: Optimizing state bit(s) right_frame_rg_d2[3:0] to constant 0
# Info: [45309]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/disp_ctrl_top.vhd", line 1319: Optimizing state bit(s) upper_frame_rg_d1[9:8] to constant 0
# Info: [45309]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/disp_ctrl_top.vhd", line 1319: Optimizing state bit(s) right_frame_rg_d1[9:7] to constant 0
# Info: [45309]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/disp_ctrl_top.vhd", line 1319: Optimizing state bit(s) right_frame_rg_d1[5] to constant 0
# Info: [45309]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/disp_ctrl_top.vhd", line 1319: Optimizing state bit(s) right_frame_rg_d1[3:0] to constant 0
# Info: [45309]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/disp_ctrl_top.vhd", line 1319: Optimizing state bit(s) lower_frame_rg_d1[9:8] to constant 0
# Info: [45309]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/disp_ctrl_top.vhd", line 1319: Optimizing state bit(s) left_frame_rg_d2[9:7] to constant 0
# Info: [45309]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/disp_ctrl_top.vhd", line 1319: Optimizing state bit(s) left_frame_rg_d2[5] to constant 0
# Info: [45309]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/disp_ctrl_top.vhd", line 1319: Optimizing state bit(s) left_frame_rg_d2[3:0] to constant 0
# Info: [45309]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/disp_ctrl_top.vhd", line 1319: Optimizing state bit(s) upper_frame_rg_d2[9:8] to constant 0
# Info: [45309]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/disp_ctrl_top.vhd", line 1319: Optimizing state bit(s) lower_frame_rg_d2[9:8] to constant 0
# Info: [45309]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/uart_rx.vhd", line 117: Optimizing state bit(s) parity_err to constant 0
# Info: [45309]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/mp_dec.vhd", line 326: Optimizing state bit(s) eof_blk[5:4] to constant 0
# Info: [45309]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/mp_dec.vhd", line 326: Optimizing state bit(s) eof_blk[2:0] to constant 0
# Info: [45309]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/mp_enc.vhd", line 172: Optimizing state bit(s) eof_blk[5:4] to constant 0
# Info: [45309]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/mp_enc.vhd", line 172: Optimizing state bit(s) eof_blk[2:0] to constant 0
# Info: [45307]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/mp_enc.vhd", line 158: The driving logic for the net read_addr[9:0] has been moved across hierarchy due to cross-hierarchy optimization
# Info: [45309]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/mp_enc.vhd", line 172: Optimizing state bit(s) sof_blk[7] to constant 0
# Info: [45309]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/mp_enc.vhd", line 172: Optimizing state bit(s) sof_blk[4:3] to constant 0
# Info: [45309]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/mp_enc.vhd", line 172: Optimizing state bit(s) sof_blk[1:0] to constant 0
# Info: [45307]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/ram_simple.vhd", line 96: The driving logic for the net data_out[7:0] has been moved across hierarchy due to cross-hierarchy optimization
# Info: [45193]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/gen_reg.vhd", line 62: Net rd_en is unused after optimization
# Info: [44846]: Rebalanced Expression Tree...
# Info: [44842]: Compilation successfully completed.
# Info: [44841]: Counter Inferencing === Detected : 88, Inferred (Modgen/Selcounter/AddSub) : 51 (38 / 10 / 2), AcrossDH (Merged/Not-Merged) : (0 / 1), Not-Inferred (Acrossdh/Attempted) : (0 / 5), Local Vars : 32 ===
# Info: [44856]: Total lines of RTL compiled: 18893.
# Info: [44835]: Total CPU time for compilation: 14.2 secs.
# Info: [44513]: Overall running time for compilation: 17.0 secs.
# Warning: [4559]: Found black-box: work.dcfifo_RTLC_LONGENTBBox2; "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/dc_fifo.vhd", line 68:.
# Warning: [4559]: Found black-box: work.altsyncram_RTLC_LONGENTBBox1; "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/altera_16to8_dc_ram.vhd", line 62:.
# Warning: [4559]: Found black-box: work.altsyncram_RTLC_LONGENTBBox0; "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/altera_8to16_dc_ram.vhd", line 62:.
# Info: [654]: Current working directory: P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/project_1_impl_1.
# Info: [15329]: Doing rtl optimizations.
# Info: [9029]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/mem_ctrl_rd_wbm.vhd", line 630: : Inferred selective counter Instance 'instance:mds_top_inst.mem_mng_inst.mem_ctrl_rd_inst.wbm_inst.ix127' of type 'cell:selcounter_13_13_13_0_0_dn'
# Info: [9028]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/opcode_store.vhd", line 253: : Inferred selective adder Instance 'instance:mds_top_inst.disp_ctrl_inst.Symbol_Generator_Top_inst.opcode_store_inst.ix0' of type 'cell:seladd_7_7_7_0_0'
# Info: [9028]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/manager.vhd", line 463: : Inferred selective adder Instance 'instance:mds_top_inst.disp_ctrl_inst.Symbol_Generator_Top_inst.manager_inst.ix33' of type 'cell:seladd_7_7_7_0_0'
# Info: [657]: Finished compiling design.
compile
# COMMAND: synthesize
# Info: [654]: Current working directory: P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/project_1_impl_1.
# Info: [4557]: instance:global_nets_inst.clk_blk_inst.pll_inst Instance is flattened in hierarchical block view:.work.clk_blk_top.rtl_clk_blk_top.
# Info: [4557]: instance:global_nets_inst.reset_blk_inst.rst_deb_inst Instance is flattened in hierarchical block view:.work.reset_blk_top_0.rtl_reset_blk_top.
# Info: [4557]: instance:global_nets_inst.clk_blk_inst Instance is flattened in hierarchical block view:.work.global_nets_top_0.rtl_global_nets_top.
# Info: [4557]: instance:global_nets_inst.reset_blk_inst Instance is flattened in hierarchical block view:.work.global_nets_top_0.rtl_global_nets_top.
# Info: [4557]: instance:mds_top_inst.mem_mng_inst.mem_ctrl_wr_inst.ram1_inst Instance is flattened in hierarchical block view:.work.mem_ctrl_wr_0_0_1_640_480.rtl_mem_ctrl_wr_unfold_3766.
# Info: [4557]: instance:mds_top_inst.mem_mng_inst.mem_ctrl_wr_inst.wbs_inst Instance is flattened in hierarchical block view:.work.mem_ctrl_wr_0_0_1_640_480.rtl_mem_ctrl_wr_unfold_3766.
# Info: [4557]: instance:mds_top_inst.mem_mng_inst.mem_ctrl_wr_inst.wbm_inst Instance is flattened in hierarchical block view:.work.mem_ctrl_wr_0_0_1_640_480.rtl_mem_ctrl_wr_unfold_3766.
# Info: [4557]: instance:mds_top_inst.mem_mng_inst.mem_ctrl_rd_inst.ram1_inst Instance is flattened in hierarchical block view:.work.mem_ctrl_rd_0_0_640_480.rtl_mem_ctrl_rd_unfold_3728.
# Info: [4557]: instance:mds_top_inst.mem_mng_inst.mem_ctrl_rd_inst.wbs_inst Instance is flattened in hierarchical block view:.work.mem_ctrl_rd_0_0_640_480.rtl_mem_ctrl_rd_unfold_3728.
# Info: [4557]: instance:mds_top_inst.mem_mng_inst.mem_ctrl_rd_inst.wbm_inst Instance is flattened in hierarchical block view:.work.mem_ctrl_rd_0_0_640_480.rtl_mem_ctrl_rd_unfold_3728.
# Info: [4557]: instance:mds_top_inst.mem_mng_inst.wbs_reg_inst Instance is flattened in hierarchical block view:.work.mem_mng_top_0_0_1_640_480.rtl_mem_mng_top_unfold_3052.
# Info: [4557]: instance:mds_top_inst.mem_mng_inst.dbg_reg_generate_1_gen_reg_dbg_inst Instance is flattened in hierarchical block view:.work.mem_mng_top_0_0_1_640_480.rtl_mem_mng_top_unfold_3052.
# Info: [4557]: instance:mds_top_inst.mem_mng_inst.gen_reg_type_inst Instance is flattened in hierarchical block view:.work.mem_mng_top_0_0_1_640_480.rtl_mem_mng_top_unfold_3052.
# Info: [4557]: instance:mds_top_inst.mem_mng_inst.dbg_reg_generate_2_gen_reg_dbg_inst Instance is flattened in hierarchical block view:.work.mem_mng_top_0_0_1_640_480.rtl_mem_mng_top_unfold_3052.
# Info: [4557]: instance:mds_top_inst.mem_mng_inst.dbg_reg_generate_0_gen_reg_dbg_inst Instance is flattened in hierarchical block view:.work.mem_mng_top_0_0_1_640_480.rtl_mem_mng_top_unfold_3052.
# Info: [4557]: instance:mds_top_inst.mem_mng_inst.arbiter_inst Instance is flattened in hierarchical block view:.work.mem_mng_top_0_0_1_640_480.rtl_mem_mng_top_unfold_3052.
# Info: [4557]: instance:mds_top_inst.mem_mng_inst.mem_ctrl_wr_inst Instance is flattened in hierarchical block view:.work.mem_mng_top_0_0_1_640_480.rtl_mem_mng_top_unfold_3052.
# Info: [4557]: instance:mds_top_inst.mem_mng_inst.mem_ctrl_rd_inst Instance is flattened in hierarchical block view:.work.mem_mng_top_0_0_1_640_480.rtl_mem_mng_top_unfold_3052.
# Info: [4557]: instance:mds_top_inst.disp_ctrl_inst.Symbol_Generator_Top_inst.opcode_store_inst.general_fifo_inst Instance is flattened in hierarchical block view:.work.opcode_store.opcode_store_rtl_unfold_5636.
# Info: [4557]: instance:mds_top_inst.disp_ctrl_inst.Symbol_Generator_Top_inst.navigator_inst.x_y_location_top_inst.update_upon_vsync_inst Instance is flattened in hierarchical block view:.work.x_y_location_top_5_4_0_19_14.x_y_location_top_rtl.
# Info: [4557]: instance:mds_top_inst.disp_ctrl_inst.Symbol_Generator_Top_inst.navigator_inst.x_y_location_top_inst.x_y_location_inst Instance is flattened in hierarchical block view:.work.x_y_location_top_5_4_0_19_14.x_y_location_top_rtl.
# Info: [4557]: instance:mds_top_inst.disp_ctrl_inst.Symbol_Generator_Top_inst.navigator_inst.right_debouncer_inst Instance is flattened in hierarchical block view:.work.navigator_5_4_0_19_14_50000000.navigator_rtl.
# Info: [4557]: instance:mds_top_inst.disp_ctrl_inst.Symbol_Generator_Top_inst.navigator_inst.left_debouncer_inst Instance is flattened in hierarchical block view:.work.navigator_5_4_0_19_14_50000000.navigator_rtl.
# Info: [4557]: instance:mds_top_inst.disp_ctrl_inst.Symbol_Generator_Top_inst.navigator_inst.up_debouncer_inst Instance is flattened in hierarchical block view:.work.navigator_5_4_0_19_14_50000000.navigator_rtl.
# Info: [4557]: instance:mds_top_inst.disp_ctrl_inst.Symbol_Generator_Top_inst.navigator_inst.down_debouncer_inst Instance is flattened in hierarchical block view:.work.navigator_5_4_0_19_14_50000000.navigator_rtl.
# Info: [4557]: instance:mds_top_inst.disp_ctrl_inst.Symbol_Generator_Top_inst.navigator_inst.x_y_location_top_inst Instance is flattened in hierarchical block view:.work.navigator_5_4_0_19_14_50000000.navigator_rtl.
# Info: [4557]: instance:mds_top_inst.disp_ctrl_inst.Symbol_Generator_Top_inst.mux2_inst Instance is flattened in hierarchical block view:.work.Symbol_Generator_Top_640_480_0_0_48_16_96_0_0_31_11_2_5_4_0_50000000.rtl_Symbol_Generator_Top_unfold_5276.
# Info: [4557]: instance:mds_top_inst.disp_ctrl_inst.Symbol_Generator_Top_inst.opcode_unite_inst Instance is flattened in hierarchical block view:.work.Symbol_Generator_Top_640_480_0_0_48_16_96_0_0_31_11_2_5_4_0_50000000.rtl_Symbol_Generator_Top_unfold_5276.
# Info: [4557]: instance:mds_top_inst.disp_ctrl_inst.Symbol_Generator_Top_inst.fifo_A Instance is flattened in hierarchical block view:.work.Symbol_Generator_Top_640_480_0_0_48_16_96_0_0_31_11_2_5_4_0_50000000.rtl_Symbol_Generator_Top_unfold_5276.
# Info: [4557]: instance:mds_top_inst.disp_ctrl_inst.Symbol_Generator_Top_inst.fifo_B Instance is flattened in hierarchical block view:.work.Symbol_Generator_Top_640_480_0_0_48_16_96_0_0_31_11_2_5_4_0_50000000.rtl_Symbol_Generator_Top_unfold_5276.
# Info: [4557]: instance:mds_top_inst.disp_ctrl_inst.Symbol_Generator_Top_inst.opcode_store_inst Instance is flattened in hierarchical block view:.work.Symbol_Generator_Top_640_480_0_0_48_16_96_0_0_31_11_2_5_4_0_50000000.rtl_Symbol_Generator_Top_unfold_5276.
# Info: [4557]: instance:mds_top_inst.disp_ctrl_inst.Symbol_Generator_Top_inst.manager_inst Instance is flattened in hierarchical block view:.work.Symbol_Generator_Top_640_480_0_0_48_16_96_0_0_31_11_2_5_4_0_50000000.rtl_Symbol_Generator_Top_unfold_5276.
# Info: [4557]: instance:mds_top_inst.disp_ctrl_inst.Symbol_Generator_Top_inst.navigator_inst Instance is flattened in hierarchical block view:.work.Symbol_Generator_Top_640_480_0_0_48_16_96_0_0_31_11_2_5_4_0_50000000.rtl_Symbol_Generator_Top_unfold_5276.
# Info: [4557]: instance:mds_top_inst.disp_ctrl_inst.pixel_mng_inst Instance is flattened in hierarchical block view:.work.disp_ctrl_top_RTLC_LONGENT4.rtl_disp_ctrl_top_unfold_3380.
# Info: [4557]: instance:mds_top_inst.disp_ctrl_inst.dc_fifo_inst Instance is flattened in hierarchical block view:.work.disp_ctrl_top_RTLC_LONGENT4.rtl_disp_ctrl_top_unfold_3380.
# Info: [4557]: instance:mds_top_inst.disp_ctrl_inst.wbs_reg_inst Instance is flattened in hierarchical block view:.work.disp_ctrl_top_RTLC_LONGENT4.rtl_disp_ctrl_top_unfold_3380.
# Info: [4557]: instance:mds_top_inst.disp_ctrl_inst.gen_reg_type_inst Instance is flattened in hierarchical block view:.work.disp_ctrl_top_RTLC_LONGENT4.rtl_disp_ctrl_top_unfold_3380.
# Info: [4557]: instance:mds_top_inst.disp_ctrl_inst.gen_reg_upper_frame_inst Instance is flattened in hierarchical block view:.work.disp_ctrl_top_RTLC_LONGENT4.rtl_disp_ctrl_top_unfold_3380.
# Info: [4557]: instance:mds_top_inst.disp_ctrl_inst.gen_reg_lower_frame_inst Instance is flattened in hierarchical block view:.work.disp_ctrl_top_RTLC_LONGENT4.rtl_disp_ctrl_top_unfold_3380.
# Info: [4557]: instance:mds_top_inst.disp_ctrl_inst.gen_reg_version_inst Instance is flattened in hierarchical block view:.work.disp_ctrl_top_RTLC_LONGENT4.rtl_disp_ctrl_top_unfold_3380.
# Info: [4557]: instance:mds_top_inst.disp_ctrl_inst.gen_reg_opcode_unite_inst Instance is flattened in hierarchical block view:.work.disp_ctrl_top_RTLC_LONGENT4.rtl_disp_ctrl_top_unfold_3380.
# Info: [4557]: instance:mds_top_inst.disp_ctrl_inst.synth_pic_gen_inst Instance is flattened in hierarchical block view:.work.disp_ctrl_top_RTLC_LONGENT4.rtl_disp_ctrl_top_unfold_3380.
# Info: [4557]: instance:mds_top_inst.disp_ctrl_inst.vesa_gen_ctrl_inst Instance is flattened in hierarchical block view:.work.disp_ctrl_top_RTLC_LONGENT4.rtl_disp_ctrl_top_unfold_3380.
# Info: [4557]: instance:mds_top_inst.disp_ctrl_inst.Symbol_Generator_Top_inst Instance is flattened in hierarchical block view:.work.disp_ctrl_top_RTLC_LONGENT4.rtl_disp_ctrl_top_unfold_3380.
# Info: [4557]: instance:mds_top_inst.disp_ctrl_inst.SG_WBM_IF_inst Instance is flattened in hierarchical block view:.work.disp_ctrl_top_RTLC_LONGENT4.rtl_disp_ctrl_top_unfold_3380.
# Info: [4557]: instance:mds_top_inst.rx_path_inst.checksum_inst_dec Instance is flattened in hierarchical block view:.work.rx_path_0_1_1_1_2_2_1_1_100_200_8_0_0_1_115200_100000000_8_8_10_0_0_8_8.rtl_rx_path_unfold_2790.
# Info: [4557]: instance:mds_top_inst.rx_path_inst.mp_dec1 Instance is flattened in hierarchical block view:.work.rx_path_0_1_1_1_2_2_1_1_100_200_8_0_0_1_115200_100000000_8_8_10_0_0_8_8.rtl_rx_path_unfold_2790.
# Info: [4557]: instance:mds_top_inst.rx_path_inst.uart_rx_c Instance is flattened in hierarchical block view:.work.rx_path_0_1_1_1_2_2_1_1_100_200_8_0_0_1_115200_100000000_8_8_10_0_0_8_8.rtl_rx_path_unfold_2790.
# Info: [4557]: instance:mds_top_inst.tx_path_inst.gen_reg_type_inst Instance is flattened in hierarchical block view:.work.tx_path_RTLC_LONGENT10.arc_tx_path_unfold_2766.
# Info: [4557]: instance:mds_top_inst.tx_path_inst.wbs_reg_inst Instance is flattened in hierarchical block view:.work.tx_path_RTLC_LONGENT10.arc_tx_path_unfold_2766.
# Info: [4557]: instance:mds_top_inst.tx_path_inst.rd_burst_reg_generate_0_gen_rd_burst_reg_inst Instance is flattened in hierarchical block view:.work.tx_path_RTLC_LONGENT10.arc_tx_path_unfold_2766.
# Info: [4557]: instance:mds_top_inst.tx_path_inst.rd_burst_reg_generate_1_gen_rd_burst_reg_inst Instance is flattened in hierarchical block view:.work.tx_path_RTLC_LONGENT10.arc_tx_path_unfold_2766.
# Info: [4557]: instance:mds_top_inst.tx_path_inst.gen_dbg_cmd_reg_inst Instance is flattened in hierarchical block view:.work.tx_path_RTLC_LONGENT10.arc_tx_path_unfold_2766.
# Info: [4557]: instance:mds_top_inst.tx_path_inst.gen_reg_addr_reg_inst Instance is flattened in hierarchical block view:.work.tx_path_RTLC_LONGENT10.arc_tx_path_unfold_2766.
# Info: [4557]: instance:mds_top_inst.tx_path_inst.checksum_inst_enc Instance is flattened in hierarchical block view:.work.tx_path_RTLC_LONGENT10.arc_tx_path_unfold_2766.
# Info: [4557]: instance:mds_top_inst.tx_path_inst.fifo_inst1 Instance is flattened in hierarchical block view:.work.tx_path_RTLC_LONGENT10.arc_tx_path_unfold_2766.
# Info: [4557]: instance:mds_top_inst.tx_path_inst.uart_tx_c Instance is flattened in hierarchical block view:.work.tx_path_RTLC_LONGENT10.arc_tx_path_unfold_2766.
# Info: [4557]: instance:mds_top_inst.tx_path_inst.tx_wbm_inst Instance is flattened in hierarchical block view:.work.tx_path_RTLC_LONGENT10.arc_tx_path_unfold_2766.
# Info: [4557]: instance:mds_top_inst.tx_path_inst.mp_enc1 Instance is flattened in hierarchical block view:.work.tx_path_RTLC_LONGENT10.arc_tx_path_unfold_2766.
# Info: [4557]: instance:mds_top_inst.led_inst Instance is flattened in hierarchical block view:.work.mds_top_100000000_115200_notri.rtl_mds_top_unfold_2900.
# Info: [4557]: instance:mds_top_inst.intercon_x_inst Instance is flattened in hierarchical block view:.work.mds_top_100000000_115200_notri.rtl_mds_top_unfold_2900.
# Info: [4557]: instance:mds_top_inst.intercon_y_inst Instance is flattened in hierarchical block view:.work.mds_top_100000000_115200_notri.rtl_mds_top_unfold_2900.
# Info: [4557]: instance:mds_top_inst.intercon_z_inst Instance is flattened in hierarchical block view:.work.mds_top_100000000_115200_notri.rtl_mds_top_unfold_2900.
# Info: [4557]: instance:mds_top_inst.sdr_ctrl Instance is flattened in hierarchical block view:.work.mds_top_100000000_115200_notri.rtl_mds_top_unfold_2900.
# Info: [4557]: instance:mds_top_inst.rx_path_inst Instance is flattened in hierarchical block view:.work.mds_top_100000000_115200_notri.rtl_mds_top_unfold_2900.
# Info: [4557]: instance:mds_top_inst.tx_path_inst Instance is flattened in hierarchical block view:.work.mds_top_100000000_115200_notri.rtl_mds_top_unfold_2900.
# Info: [4557]: instance:mds_top_inst.mem_mng_inst Instance is flattened in hierarchical block view:.work.mds_top_100000000_115200_notri.rtl_mds_top_unfold_2900.
# Info: [4557]: instance:mds_top_inst.disp_ctrl_inst Instance is flattened in hierarchical block view:.work.mds_top_100000000_115200_notri.rtl_mds_top_unfold_2900.
# Info: [4557]: instance:global_nets_inst Instance is flattened in hierarchical block view:.work.top_synthesis.top_synthesis_rtl.
# Info: [4557]: instance:lsb_mem_hexss_inst Instance is flattened in hierarchical block view:.work.top_synthesis.top_synthesis_rtl.
# Info: [4557]: instance:msb_mem_hexss_inst Instance is flattened in hierarchical block view:.work.top_synthesis.top_synthesis_rtl.
# Info: [4557]: instance:lsb_disp_hexss_inst Instance is flattened in hierarchical block view:.work.top_synthesis.top_synthesis_rtl.
# Info: [4557]: instance:msb_disp_hexss_inst Instance is flattened in hierarchical block view:.work.top_synthesis.top_synthesis_rtl.
# Info: [4557]: instance:lsb_tx_hexss_inst Instance is flattened in hierarchical block view:.work.top_synthesis.top_synthesis_rtl.
# Info: [4557]: instance:msb_tx_hexss_inst Instance is flattened in hierarchical block view:.work.top_synthesis.top_synthesis_rtl.
# Info: [4557]: instance:lsb_version_hexss_inst Instance is flattened in hierarchical block view:.work.top_synthesis.top_synthesis_rtl.
# Info: [4557]: instance:msb_version_hexss_inst Instance is flattened in hierarchical block view:.work.top_synthesis.top_synthesis_rtl.
# Info: [4557]: instance:mds_top_inst Instance is flattened in hierarchical block view:.work.top_synthesis.top_synthesis_rtl.
# Info: [9032]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/top_synthesis.vhd", line 233: : Inferred shift register Instance 'instance:ix1134' of type 'cell:shiftregister_mds_top_inst_mem_mng_inst_mem_ctrl_wr_inst_reg_ram_ready_d3_clk_reset_set_0_1_0_1_0_3_0'
# Info: [9032]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/top_synthesis.vhd", line 233: : Inferred shift register Instance 'instance:ix1135' of type 'cell:shiftregister_mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_reg_init_rd_d3_clk_reset_set_0_1_0_1_0_3_0'
# Info: [9032]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/top_synthesis.vhd", line 233: : Inferred shift register Instance 'instance:ix1136' of type 'cell:shiftregister_mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_reg_ram_ready_d3_clk_reset_set_0_1_0_1_0_3_0'
# Info: [9033]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/top_synthesis.vhd", line 233: : Inferred shift register with taps Instance 'instance:ix1137' of type 'cell:shiftregister_with_taps_1_3_1'
# Info: [9033]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/top_synthesis.vhd", line 233: : Inferred shift register with taps Instance 'instance:ix1138' of type 'cell:shiftregister_with_taps_2_3_1'
# Info: [9033]:  : Inferred shift register with taps Instance 'instance:ix1137.ix6' of type 'cell:shiftregister_with_taps_1_3_1_0'
# Info: [9033]:  : Inferred shift register with taps Instance 'instance:ix1138.ix9' of type 'cell:shiftregister_with_taps_2_3_1_0'
# Info: [15002]: Optimizing design view:.work.top_synthesis.top_synthesis_rtl
# Info: [3027]: Writing file: P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/project_1_impl_1/top_synthesis.vqm.
# Info: [3027]: Writing file: P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/project_1_impl_1/top_synthesis.xrf.
# Warning: Moving P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/project_1_impl_1/top_synthesis.qsf to P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/project_1_impl_1/top_synthesis_save.qsf
# Info: -- Writing file P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/project_1_impl_1/top_synthesis.tcl
# Info: exq_pr_compile_project gen_vcf top_synthesis 1
# Info: [657]: Finished synthesizing design.
# Info: [11019]: Total CPU time for synthesis: 1 m 33.4 s secs.
# Info: [11020]: Overall running time for synthesis: 1 m 36.9 s secs.
synthesize
# COMMAND: dofile "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/project_1_impl_1/de2_pins.tcl"
# Info: n
dofile "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/project_1_impl_1/de2_pins.tcl"
# COMMAND: dofile "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/project_1_impl_1/new_tcl/de2_pins.tcl"
dofile "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/project_1_impl_1/new_tcl/de2_pins.tcl"
# COMMAND: compile
# Info: [631]: Loading library initialization file C:/MentorGraphics/PRECIS~1.1_6/Mgc_home/pkgs/psr/userware/yeager_rename.tcl
# Info: [40000]: vhdlorder, Release 2014a.1
# Info: [40000]: Files sorted successfully.
# Info: [40000]: hdl-analyze, Release RTLC-Precision 2014a.1
# Info: [42502]: Analyzing input file "C:\altera\13.0sp1\quartus/eda/sim_lib/altera_mf_components.vhd" ...
# Info: [42502]: Analyzing input file "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/altera_8to16_dc_ram.vhd" ...
# Info: [42502]: Analyzing input file "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/altera_16to8_dc_ram.vhd" ...
# Info: [42502]: Analyzing input file "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/altera_mf_components.vhd" ...
# Info: [42502]: Analyzing input file "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/checksum_calc.vhd" ...
# Info: [42502]: Analyzing input file "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/clk_blk_top.vhd" ...
# Info: [42502]: Analyzing input file "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/clk_reset_model.vhd" ...
# Info: [42502]: Analyzing input file "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/dc_fifo.vhd" ...
# Info: [42502]: Analyzing input file "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/debouncer.vhd" ...
# Info: [42502]: Analyzing input file "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/disp_ctrl_top.vhd" ...
# Info: [42502]: Analyzing input file "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/gen_reg.vhd" ...
# Info: [42502]: Analyzing input file "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/general_fifo.vhd" ...
# Info: [42502]: Analyzing input file "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/global_nets_top.vhd" ...
# Info: [42502]: Analyzing input file "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/Hexss.vhd" ...
# Info: [42502]: Analyzing input file "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/intercon_mux.vhd" ...
# Info: [42502]: Analyzing input file "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/intercon_pkg.vhd" ...
# Info: [42502]: Analyzing input file "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/intercon.vhd" ...
# Info: [42502]: Analyzing input file "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/led.vhd" ...
# Info: [42502]: Analyzing input file "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/manager.vhd" ...
# Info: [42502]: Analyzing input file "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/mds_top.vhd" ...
# Info: [42502]: Analyzing input file "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/mem_ctrl_rd.vhd" ...
# Info: [42502]: Analyzing input file "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/mem_ctrl_rd_wbm.vhd" ...
# Info: [42502]: Analyzing input file "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/mem_ctrl_rd_wbs.vhd" ...
# Info: [42502]: Analyzing input file "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/mem_ctrl_wr.vhd" ...
# Info: [42502]: Analyzing input file "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/mem_ctrl_wr_wbm.vhd" ...
# Info: [42502]: Analyzing input file "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/mem_ctrl_wr_wbs.vhd" ...
# Info: [42502]: Analyzing input file "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/mem_mng_arbiter.vhd" ...
# Info: [42502]: Analyzing input file "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/mem_mng_top.vhd" ...
# Info: [42502]: Analyzing input file "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/mp_dec.vhd" ...
# Info: [42502]: Analyzing input file "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/mp_enc.vhd" ...
# Info: [42502]: Analyzing input file "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/mux2.vhd" ...
# Info: [42502]: Analyzing input file "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/navigator.vhd" ...
# Info: [42502]: Analyzing input file "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/opcode_store.vhd" ...
# Info: [42502]: Analyzing input file "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/opcode_unite.vhd" ...
# Info: [42502]: Analyzing input file "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/pixel_mng.vhd" ...
# Info: [42502]: Analyzing input file "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/pll.vhd" ...
# Info: [42502]: Analyzing input file "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/RAM_300.vhd" ...
# Info: [42502]: Analyzing input file "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/ram_simple.vhd" ...
# Info: [42502]: Analyzing input file "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/reset_blk_top.vhd" ...
# Info: [42502]: Analyzing input file "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/reset_debouncer.vhd" ...
# Info: [42502]: Analyzing input file "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/rx_path.vhd" ...
# Info: [42502]: Analyzing input file "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/sdram_controller.vhd" ...
# Info: [42502]: Analyzing input file "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/SG_WBM_IF.vhd" ...
# Info: [42502]: Analyzing input file "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/Symbol_Generator_Top.vhd" ...
# Info: [42502]: Analyzing input file "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/sync_rst_gen.vhd" ...
# Info: [42502]: Analyzing input file "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/synthetic_frame_generator.vhd" ...
# Info: [42502]: Analyzing input file "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/top_synthesis.vhd" ...
# Info: [42502]: Analyzing input file "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/tx_path.vhd" ...
# Info: [42502]: Analyzing input file "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/tx_path_wbm.vhd" ...
# Info: [42502]: Analyzing input file "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/txt_util.vhd" ...
# Info: [42502]: Analyzing input file "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/sdram_symbol_model.vhd" ...
# Warning: [43535]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/sdram_symbol_model.vhd", line 114: Timeout expression in wait statement is not supported
# Warning: [43512]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/sdram_symbol_model.vhd", line 113: WAIT statement is not permitted inside a FOR-loop statement
# Warning: [43535]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/sdram_symbol_model.vhd", line 133: Timeout expression in wait statement is not supported
# Warning: [43512]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/sdram_symbol_model.vhd", line 128: WAIT statement is not permitted inside a FOR-loop statement
# Info: [42502]: Analyzing input file "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/opcode_parser.vhd" ...
# Warning: [43535]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/opcode_parser.vhd", line 136: Timeout expression in wait statement is not supported
# Info: [42502]: Analyzing input file "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/file_log.vhd" ...
# Info: [42502]: Analyzing input file "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/uart_rx.vhd" ...
# Info: [42502]: Analyzing input file "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/uart_tx.vhd" ...
# Info: [42502]: Analyzing input file "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/update_upon_vsync.vhd" ...
# Info: [42502]: Analyzing input file "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/vesa_gen_ctrl.vhd" ...
# Info: [42502]: Analyzing input file "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/wbs_reg.vhd" ...
# Info: [42502]: Analyzing input file "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/x_y_location.vhd" ...
# Info: [42502]: Analyzing input file "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/x_y_location_top.vhd" ...
# Warning: [15258]: Multiple tops found: clk_reset_model
# Info:      sdram_symbol_model
# Info:      opcode_parser
# Info:      file_log
# Info:      top_synthesis
# Info: [656]: Top module of the design is set to: top_synthesis.
# Info: [654]: Current working directory: P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/project_1_impl_1.
# Info: [40000]: RTLC-Driver, Release RTLC-Precision 2014a.1
# Info: [40000]: Last compiled on Feb 11 2014 11:52:17
# Info: [44512]: Initializing...
# Info: [44504]: Partitioning design ....
# Info: [40000]: RTLCompiler, Release RTLC-Precision 2014a.1
# Info: [40000]: Last compiled on Feb 21 2014 19:34:20
# Info: [44512]: Initializing...
# Info: [44522]: Root Module work.top_synthesis(top_synthesis_rtl){generic map (sys_clk_g => 100000000 baudrate_g => 115200 reset_polarity_g => 0)}: Pre-processing...
# Info: [44506]: Module work.global_nets_top(rtl_global_nets_top){generic map (reset_polarity_g => 0)}: Pre-processing...
# Info: [44506]: Module work.clk_blk_top(rtl_clk_blk_top): Pre-processing...
# Info: [44506]: Module work.pll(SYN): Pre-processing...
# Info: [44506]: Module work.reset_blk_top(rtl_reset_blk_top){generic map (reset_polarity_g => 0)}: Pre-processing...
# Info: [44506]: Module work.reset_debouncer(rtl_reset_debouncer){generic map (reset_polarity_g => 0)}: Pre-processing...
# Info: [44506]: Module work.sync_rst_gen(rtl_sync_rst_gen){generic map (reset_polarity_g => 0)}: Pre-processing...
# Info: [44506]: Module work.mds_top(rtl_mds_top){generic map (sys_clk_g => 100000000 baudrate_g => 115200)}: Pre-processing...
# Info: [44506]: Module work.intercon(intercon_rtl){generic map (reset_polarity_g => 0 num_of_wbm_g => 2 num_of_wbs_g => 3 id((1 to 3)) => "icz" adr_width_g => 10 blen_width_g => 10 data_width_g => 8)}: Pre-processing...
# Info: [44506]: Module work.intercon(intercon_rtl){generic map (reset_polarity_g => 0 num_of_wbm_g => 2 num_of_wbs_g => 1 id((1 to 3)) => "icy" adr_width_g => 10 blen_width_g => 10 data_width_g => 8)}: Pre-processing...
# Info: [44506]: Module work.intercon_mux(intercon_mux_rtl){generic map (adr_width_g => 10 blen_width_g => 10 data_width_g => 8)}: Pre-processing...
# Info: [44506]: Module work.mem_mng_top(rtl_mem_mng_top){generic map (reset_polarity_g => 0 mode_g => 0 message_g => 1 img_hor_pixels_g => 640 img_ver_lines_g => 480)}: Pre-processing...
# Info: [44506]: Module work.mem_ctrl_wr(rtl_mem_ctrl_wr){generic map (reset_polarity_g => 0 mode_g => 0 message_g => 1 img_hor_pixels_g => 640 img_ver_lines_g => 480)}: Pre-processing...
# Info: [44506]: Module work.altera_8to16_dc_ram(SYN): Pre-processing...
# Info: [44506]: Module work.mem_ctrl_wr_wbs(rtl_mem_ctrl_wr_wbs){generic map (reset_polarity_g => 0)}: Pre-processing...
# Info: [45143]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/mem_ctrl_wr_wbs.vhd", line 67: Enumerated type wbs_states with 5 elements encoded as onehot.
# Info: [45144]: Encodings for wbs_states values.
# Info: [40000]: value                              	                    wbs_states[4-0]
# Info: [40000]: wbs_idle_st                        	                         00001
# Info: [40000]: wbs_neg_stall_st                   	                         00010
# Info: [40000]: wbs_rx_st                          	                         00100
# Info: [40000]: wbs_wait_end_cyc_st                	                         01000
# Info: [40000]: wbs_done_st                        	                         10000
# Info: [45144]: Extracted FSM in module work.mem_ctrl_wr_wbs(rtl_mem_ctrl_wr_wbs){generic map (reset_polarity_g => 0)}, with state variable = wbs_cur_st[4:0], async set/reset state(s) = 00001 , number of states = 5.
# Info: [45144]: Re-encoding 5 state FSM as "onehot".
# Info: [45144]: FSM: State encoding table.
# Info: [40000]: FSM:	Index	              State Name	                            Literal	                      Encoding
# Info: [40000]: FSM:	    0	             wbs_idle_st	                              00001	                         00001
# Info: [40000]: FSM:	    1	        wbs_neg_stall_st	                              00010	                         00010
# Info: [40000]: FSM:	    2	               wbs_rx_st	                              00100	                         00100
# Info: [40000]: FSM:	    3	     wbs_wait_end_cyc_st	                              01000	                         01000
# Info: [40000]: FSM:	    4	             wbs_done_st	                              10000	                         10000
# Info: [44506]: Module work.mem_ctrl_wr_wbm(rtl_mem_ctrl_wr_wbm){generic map (reset_polarity_g => 0 mode_g => 0 message_g => 1 img_hor_pixels_g => 640 img_ver_lines_g => 480)}: Pre-processing...
# Info: [45143]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/mem_ctrl_wr_wbm.vhd", line 93: Enumerated type wbm_states with 10 elements encoded as onehot.
# Info: [45144]: Encodings for wbm_states values.
# Info: [40000]: value                              	                    wbm_states[9-0]
# Info: [40000]: wbm_idle_st                        	                    0000000001
# Info: [40000]: wbm_req_arb_st                     	                    0000000010
# Info: [40000]: wbm_tx_st                          	                    0000000100
# Info: [40000]: wbm_wait_burst_st                  	                    0000001000
# Info: [40000]: wbm_wait_switch_st                 	                    0000010000
# Info: [40000]: wbm_wait2_switch_st                	                    0000100000
# Info: [40000]: wbm_bank_switch_st                 	                    0001000000
# Info: [40000]: wbm_bank_st                        	                    0010000000
# Info: [40000]: wbm_wait_sum_st                    	                    0100000000
# Info: [40000]: wbm_sum_st                         	                    1000000000
# Info: [45144]: Extracted FSM in module work.mem_ctrl_wr_wbm(rtl_mem_ctrl_wr_wbm){generic map (reset_polarity_g => 0 mode_g => 0 message_g => 1 img_hor_pixels_g => 640 img_ver_lines_g => 480)}, with state variable = wbm_cur_st[9:0], async set/reset state(s) = 0000000001 , number of states = 10.
# Info: [45144]: Re-encoding 10 state FSM as "onehot".
# Info: [45144]: FSM: State encoding table.
# Info: [40000]: FSM:	Index	              State Name	                            Literal	                      Encoding
# Info: [40000]: FSM:	    0	             wbm_idle_st	                         0000000001	                    0000000001
# Info: [40000]: FSM:	    1	          wbm_req_arb_st	                         0000000010	                    0000000010
# Info: [40000]: FSM:	    2	               wbm_tx_st	                         0000000100	                    0000000100
# Info: [40000]: FSM:	    3	       wbm_wait_burst_st	                         0000001000	                    0000001000
# Info: [40000]: FSM:	    4	         wbm_wait_sum_st	                         0100000000	                    0000010000
# Info: [40000]: FSM:	    5	              wbm_sum_st	                         1000000000	                    0000100000
# Info: [40000]: FSM:	    6	      wbm_bank_switch_st	                         0001000000	                    0001000000
# Info: [40000]: FSM:	    7	      wbm_wait_switch_st	                         0000010000	                    0010000000
# Info: [40000]: FSM:	    8	     wbm_wait2_switch_st	                         0000100000	                    0100000000
# Info: [40000]: FSM:	    9	             wbm_bank_st	                         0010000000	                    1000000000
# Info: [44506]: Module work.mem_mng_arbiter(rtl_mem_mng_arbiter){generic map (reset_polarity_g => 0)}: Pre-processing...
# Info: [44506]: Module work.mem_ctrl_rd(rtl_mem_ctrl_rd){generic map (reset_polarity_g => 0 mode_g => 0 img_hor_pixels_g => 640 img_ver_lines_g => 480)}: Pre-processing...
# Info: [44506]: Module work.altera_16to8_dc_ram(SYN): Pre-processing...
# Info: [44506]: Module work.mem_ctrl_rd_wbs(rtl_mem_ctrl_rd_wbs){generic map (reset_polarity_g => 0)}: Pre-processing...
# Info: [45143]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/mem_ctrl_rd_wbs.vhd", line 83: Enumerated type wbs_states with 7 elements encoded as onehot.
# Info: [45144]: Encodings for wbs_states values.
# Info: [40000]: value                              	                    wbs_states[6-0]
# Info: [40000]: wbs_idle_st                        	                       0000001
# Info: [40000]: wbs_init_sdram_rx_st               	                       0000010
# Info: [40000]: wbs_wait_ram_rdy_st                	                       0000100
# Info: [40000]: wbs_ram_delay_st                   	                       0001000
# Info: [40000]: wbs_tx_st                          	                       0010000
# Info: [40000]: wbs_wait_end_cyc_st                	                       0100000
# Info: [40000]: wbs_done_st                        	                       1000000
# Info: [45144]: Extracted FSM in module work.mem_ctrl_rd_wbs(rtl_mem_ctrl_rd_wbs){generic map (reset_polarity_g => 0)}, with state variable = wbs_cur_st[6:0], async set/reset state(s) = 0000001 , number of states = 7.
# Info: [45144]: Re-encoding 7 state FSM as "onehot".
# Info: [45144]: FSM: State encoding table.
# Info: [40000]: FSM:	Index	               State Name	                            Literal	                      Encoding
# Info: [40000]: FSM:	    0	              wbs_idle_st	                            0000001	                       0000001
# Info: [40000]: FSM:	    1	     wbs_init_sdram_rx_st	                            0000010	                       0000010
# Info: [40000]: FSM:	    2	      wbs_wait_ram_rdy_st	                            0000100	                       0000100
# Info: [40000]: FSM:	    3	         wbs_ram_delay_st	                            0001000	                       0001000
# Info: [40000]: FSM:	    4	                wbs_tx_st	                            0010000	                       0010000
# Info: [40000]: FSM:	    5	      wbs_wait_end_cyc_st	                            0100000	                       0100000
# Info: [40000]: FSM:	    6	              wbs_done_st	                            1000000	                       1000000
# Info: [44506]: Module work.mem_ctrl_rd_wbm(rtl_mem_ctrl_rd_wbm){generic map (reset_polarity_g => 0 mode_g => 0 img_hor_pixels_g => 640 img_ver_lines_g => 480)}: Pre-processing...
# Info: [45143]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/mem_ctrl_rd_wbm.vhd", line 97: Enumerated type wbm_states with 5 elements encoded as onehot.
# Info: [45144]: Encodings for wbm_states values.
# Info: [40000]: value                              	                    wbm_states[4-0]
# Info: [40000]: wbm_idle_st                        	                         00001
# Info: [40000]: wbm_req_arb_st                     	                         00010
# Info: [40000]: wbm_rx_st                          	                         00100
# Info: [40000]: wbm_wait_burst_st                  	                         01000
# Info: [40000]: wbm_bank_st                        	                         10000
# Info: [45144]: Extracted FSM in module work.mem_ctrl_rd_wbm(rtl_mem_ctrl_rd_wbm){generic map (reset_polarity_g => 0 mode_g => 0 img_hor_pixels_g => 640 img_ver_lines_g => 480)}, with state variable = wbm_cur_st[4:0], async set/reset state(s) = 00001 , number of states = 5.
# Info: [45144]: Re-encoding 5 state FSM as "onehot".
# Info: [45144]: FSM: State encoding table.
# Info: [40000]: FSM:	Index	            State Name	                            Literal	                      Encoding
# Info: [40000]: FSM:	    0	           wbm_idle_st	                              00001	                         00001
# Info: [40000]: FSM:	    1	        wbm_req_arb_st	                              00010	                         00010
# Info: [40000]: FSM:	    2	             wbm_rx_st	                              00100	                         00100
# Info: [40000]: FSM:	    3	     wbm_wait_burst_st	                              01000	                         01000
# Info: [40000]: FSM:	    4	           wbm_bank_st	                              10000	                         10000
# Info: [44506]: Module work.gen_reg(rtl_gen_reg){generic map (reset_polarity_g => 0 width_g => 8 addr_en_g => true addr_val_g => 13 addr_width_g => 4 read_en_g => true write_en_g => true clear_on_read_g => false ...)}: Pre-processing...
# Info: [44506]: Module work.wbs_reg(rtl_wbs_reg){generic map (reset_polarity_g => 0 width_g => 8 addr_width_g => 4)}: Pre-processing...
# Info: [44506]: Module work.gen_reg(rtl_gen_reg){generic map (reset_polarity_g => 0 width_g => 8 addr_en_g => true addr_val_g => 4 addr_width_g => 4 read_en_g => true write_en_g => true clear_on_read_g => false ...)}: Pre-processing...
# Info: [44506]: Module work.gen_reg(rtl_gen_reg){generic map (reset_polarity_g => 0 width_g => 8 addr_en_g => true addr_val_g => 3 addr_width_g => 4 read_en_g => true write_en_g => true clear_on_read_g => false ...)}: Pre-processing...
# Info: [44506]: Module work.gen_reg(rtl_gen_reg){generic map (reset_polarity_g => 0 width_g => 8 addr_en_g => true addr_val_g => 2 addr_width_g => 4 read_en_g => true write_en_g => true clear_on_read_g => false ...)}: Pre-processing...
# Info: [44506]: Module work.disp_ctrl_top(rtl_disp_ctrl_top){generic map (reset_polarity_g => 0 hsync_polarity_g => 1 vsync_polarity_g => 1 blank_polarity_g => 0 red_default_color_g => 0 green_default_color_g => 0 ...)}: Pre-processing...
# Warning: [45483]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/disp_ctrl_top.vhd", line 263: Physical type are not supported for compilation.
# Info: [44506]: Module work.pixel_mng(rtl_pixel_mng){generic map (reset_polarity_g => 0 vsync_polarity_g => 1 screen_hor_pix_g => 800 hor_pixels_g => 640 ver_lines_g => 480 req_lines_g => 1)}: Pre-processing...
# Info: [45143]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/pixel_mng.vhd", line 75: Enumerated type wbm_states with 6 elements encoded as onehot.
# Info: [45144]: Encodings for wbm_states values.
# Info: [40000]: value                              	                    wbm_states[5-0]
# Info: [40000]: wbm_idle_st                        	                        000001
# Info: [40000]: wbm_init_rx_st                     	                        000010
# Info: [40000]: wbm_rx_st                          	                        000100
# Info: [40000]: end_cyc_st                         	                        001000
# Info: [40000]: restart_rd_st                      	                        010000
# Info: [40000]: restart_wack_st                    	                        100000
# Info: [45144]: Extracted FSM in module work.pixel_mng(rtl_pixel_mng){generic map (reset_polarity_g => 0 vsync_polarity_g => 1 screen_hor_pix_g => 800 hor_pixels_g => 640 ver_lines_g => 480 req_lines_g => 1)}, with state variable = cur_st[5:0], async set/reset state(s) = 000001 , number of states = 6.
# Info: [45144]: Re-encoding 6 state FSM as "onehot".
# Info: [45144]: FSM: State encoding table.
# Info: [40000]: FSM:	Index	          State Name	                            Literal	                      Encoding
# Info: [40000]: FSM:	    0	         wbm_idle_st	                             000001	                        000001
# Info: [40000]: FSM:	    1	      wbm_init_rx_st	                             000010	                        000010
# Info: [40000]: FSM:	    2	           wbm_rx_st	                             000100	                        000100
# Info: [40000]: FSM:	    3	          end_cyc_st	                             001000	                        001000
# Info: [40000]: FSM:	    4	       restart_rd_st	                             010000	                        010000
# Info: [40000]: FSM:	    5	     restart_wack_st	                             100000	                        100000
# Info: [44506]: Module work.SG_WBM_IF(rtl_SG_WBM_IF){generic map (read_length_g => 32)}: Pre-processing...
# Info: [45143]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/SG_WBM_IF.vhd", line 74: Enumerated type wbm_states with 11 elements encoded as onehot.
# Info: [45144]: Encodings for wbm_states values.
# Info: [40000]: value                              	                    wbm_states[10-0]
# Info: [40000]: wbm_idle_st                        	                   00000000001
# Info: [40000]: wbm_dbg_adr_st                     	                   00000000010
# Info: [40000]: wbm_dbg_adr_end_cyc_st             	                   00000000100
# Info: [40000]: wbm_dbg_type_st                    	                   00000001000
# Info: [40000]: wbm_dbg_type_end_cyc_st            	                   00000010000
# Info: [40000]: wbm_init_rx_st                     	                   00000100000
# Info: [40000]: wbm_rx_st                          	                   00001000000
# Info: [40000]: end_cyc_st                         	                   00010000000
# Info: [40000]: wbm_undbg_type_st                  	                   00100000000
# Info: [40000]: wbm_undbg_type_end_cyc_st          	                   01000000000
# Info: [40000]: restart_st                         	                   10000000000
# Info: [45144]: Extracted FSM in module work.SG_WBM_IF(rtl_SG_WBM_IF){generic map (read_length_g => 32)}, with state variable = cur_st[10:0], async set/reset state(s) = 00000000001 , number of states = 10.
# Info: [45144]: Re-encoding 10 state FSM as "onehot".
# Info: [45144]: FSM: State encoding table.
# Info: [40000]: FSM:	Index	                    State Name	                            Literal	                      Encoding
# Info: [40000]: FSM:	    0	                   wbm_idle_st	                        00000000001	                    0000000001
# Info: [40000]: FSM:	    1	                wbm_dbg_adr_st	                        00000000010	                    0000000010
# Info: [40000]: FSM:	    2	        wbm_dbg_adr_end_cyc_st	                        00000000100	                    0000000100
# Info: [40000]: FSM:	    3	               wbm_dbg_type_st	                        00000001000	                    0000001000
# Info: [40000]: FSM:	    4	       wbm_dbg_type_end_cyc_st	                        00000010000	                    0000010000
# Info: [40000]: FSM:	    5	                wbm_init_rx_st	                        00000100000	                    0000100000
# Info: [40000]: FSM:	    6	                     wbm_rx_st	                        00001000000	                    0001000000
# Info: [40000]: FSM:	    7	                    end_cyc_st	                        00010000000	                    0010000000
# Info: [40000]: FSM:	    8	             wbm_undbg_type_st	                        00100000000	                    0100000000
# Info: [40000]: FSM:	    9	     wbm_undbg_type_end_cyc_st	                        01000000000	                    1000000000
# Info: [40000]: The default branch of this FSM is being ignored to allow a more optimal implementation. To preserve it, please specify the attribute safe_fsm_type on the state variable
# Info: [44506]: Module work.dc_fifo(SYN): Pre-processing...
# Info: [44506]: Module work.general_fifo(arc_general_fifo){generic map (reset_polarity_g => 0 width_g => 8 depth_g => 4864 log_depth_g => 13 almost_full_g => 8 almost_empty_g => 1)}: Pre-processing...
# Info: [45251]: Built-in hardware memory core inferred for variable ': general_fifo.mem depth = 4864, width = 8'.
# Info: [44506]: Module work.vesa_gen_ctrl(rtl_vesa_gen_ctrl){generic map (reset_polarity_g => 0 hsync_polarity_g => 1 vsync_polarity_g => 1 blank_polarity_g => 0 red_default_color_g => 0 green_default_color_g => 0 ...)}: Pre-processing...
# Info: [44506]: Module work.synthetic_frame_generator(rtl_synthetic_frame_generator){generic map (reset_polarity_g => 0 hsync_polarity_g => 1 vsync_polarity_g => 1 change_frame_clk_g => 120000000 hor_pres_pixels_g => 640 ...)}: Pre-processing...
# Info: [45144]: Extracted FSM in module work.synthetic_frame_generator(rtl_synthetic_frame_generator){generic map (reset_polarity_g => 0 hsync_polarity_g => 1 vsync_polarity_g => 1 change_frame_clk_g => 120000000 hor_pres_pixels_g => 640 ...)}, with state variable = frame_state[2:0], async set/reset state(s) = 000 , number of states = 5.
# Info: [45144]: Re-encoding 5 state FSM as "onehot".
# Info: [45144]: FSM: State encoding table.
# Info: [40000]: FSM:	Index	                            Literal	                      Encoding
# Info: [40000]: FSM:	    0	                                000	                         00001
# Info: [40000]: FSM:	    1	                                001	                         00010
# Info: [40000]: FSM:	    2	                                010	                         00100
# Info: [40000]: FSM:	    3	                                011	                         01000
# Info: [40000]: FSM:	    4	                                100	                         10000
# Info: [44506]: Module work.gen_reg(rtl_gen_reg){generic map (reset_polarity_g => 0 width_g => 8 addr_en_g => true addr_val_g => 14 addr_width_g => 10 read_en_g => true write_en_g => true clear_on_read_g => false ...)}: Pre-processing...
# Info: [44506]: Module work.gen_reg(rtl_gen_reg){generic map (reset_polarity_g => 0 width_g => 8 addr_en_g => true addr_val_g => 7 addr_width_g => 10 read_en_g => true write_en_g => true clear_on_read_g => false ...)}: Pre-processing...
# Info: [44506]: Module work.gen_reg(rtl_gen_reg){generic map (reset_polarity_g => 0 width_g => 8 addr_en_g => true addr_val_g => 8 addr_width_g => 10 read_en_g => true write_en_g => true clear_on_read_g => false ...)}: Pre-processing...
# Info: [44506]: Module work.gen_reg(rtl_gen_reg){generic map (reset_polarity_g => 0 width_g => 8 addr_en_g => true addr_val_g => 16 addr_width_g => 10 read_en_g => true write_en_g => true clear_on_read_g => false ...)}: Pre-processing...
# Info: [44506]: Module work.gen_reg(rtl_gen_reg){generic map (reset_polarity_g => 0 width_g => 8 addr_en_g => true addr_val_g => 1 addr_width_g => 10 read_en_g => true write_en_g => true clear_on_read_g => false ...)}: Pre-processing...
# Info: [44506]: Module work.wbs_reg(rtl_wbs_reg){generic map (reset_polarity_g => 0 width_g => 8 addr_width_g => 10)}: Pre-processing...
# Info: [44506]: Module work.Symbol_Generator_Top(rtl_Symbol_Generator_Top){generic map (hor_active_pixels_g => 640 ver_active_lines_g => 480 hor_left_border_g => 0 hor_right_border_g => 0 hor_back_porch_g => 48 ...)}: Pre-processing...
# Info: [44506]: Module work.opcode_unite(opcode_unite_rtl): Pre-processing...
# Info: [45144]: Extracted FSM in module work.opcode_unite(opcode_unite_rtl), with state variable = current_sm[1:0], async set/reset state(s) = 00 , number of states = 3.
# Info: [45144]: Preserving the original encoding in 3 state FSM
# Info: [45144]: FSM: State encoding table.
# Info: [40000]: FSM:	Index	     State Name	                            Literal	                      Encoding
# Info: [40000]: FSM:	    0	        idle_st	                                 00	                            00
# Info: [40000]: FSM:	    1	         mp1_st	                                 01	                            01
# Info: [40000]: FSM:	    2	         mp2_st	                                 10	                            10
# Info: [44506]: Module work.opcode_store(opcode_store_rtl): Pre-processing...
# Info: [44506]: Module work.general_fifo(arc_general_fifo){generic map (reset_polarity_g => 0 width_g => 24 depth_g => 400 log_depth_g => 9 almost_full_g => 8 almost_empty_g => 1)}: Pre-processing...
# Info: [45251]: Built-in hardware memory core inferred for variable ': general_fifo.mem depth = 400, width = 24'.
# Info: [44506]: Module work.RAM_300(RAM_300_rtl): Pre-processing...
# Info: [45251]: Built-in hardware memory core inferred for variable ': RAM_300.mem depth = 300, width = 13'.
# Info: [44506]: Module work.manager(manager_rtl){generic map (sym_row_g => 15 sym_col_g => 20 inside_row_g => 32 sdram_burst_g => 16 hor_active_pixels_g => 640 ver_active_lines_g => 480 hor_left_border_g => 0 ...)}: Pre-processing...
# Info: [45143]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/manager.vhd", line 98: Enumerated type state_t with 5 elements encoded as onehot.
# Info: [45144]: Encodings for state_t values.
# Info: [40000]: value                              	                       state_t[4-0]
# Info: [40000]: idle_st                            	                         00001
# Info: [40000]: write_a_st                         	                         00010
# Info: [40000]: read_b_st                          	                         00100
# Info: [40000]: write_a_read_b_st                  	                         01000
# Info: [40000]: read_a_write_b_st                  	                         10000
# Info: [45144]: Extracted FSM in module work.manager(manager_rtl){generic map (sym_row_g => 15 sym_col_g => 20 inside_row_g => 32 sdram_burst_g => 16 hor_active_pixels_g => 640 ver_active_lines_g => 480 hor_left_border_g => 0 ...)}, with state variable = current_sm[4:0], async set/reset state(s) = 00001 , number of states = 5.
# Info: [45144]: Re-encoding 5 state FSM as "onehot".
# Info: [45144]: FSM: State encoding table.
# Info: [40000]: FSM:	Index	            State Name	                            Literal	                      Encoding
# Info: [40000]: FSM:	    0	               idle_st	                              00001	                         00001
# Info: [40000]: FSM:	    1	            write_a_st	                              00010	                         00010
# Info: [40000]: FSM:	    2	     read_a_write_b_st	                              10000	                         00100
# Info: [40000]: FSM:	    3	     write_a_read_b_st	                              01000	                         01000
# Info: [40000]: FSM:	    4	             read_b_st	                              00100	                         10000
# Info: [44506]: Module work.general_fifo(arc_general_fifo){generic map (reset_polarity_g => 0 width_g => 8 depth_g => 640 log_depth_g => 10 almost_full_g => 8 almost_empty_g => 1)}: Pre-processing...
# Info: [45251]: Built-in hardware memory core inferred for variable ': general_fifo.mem depth = 640, width = 8'.
# Info: [44506]: Module work.mux2(mux2_rtl){generic map (width_g => 8)}: Pre-processing...
# Info: [44506]: Module work.navigator(navigator_rtl){generic map (hor_width_g => 5 ver_width_g => 4 reset_polarity_g => 0 hor_max_value_g => 19 ver_max_value_g => 14 max_value_g => 50000000)}: Pre-processing...
# Info: [44506]: Module work.x_y_location_top(x_y_location_top_rtl){generic map (hor_width_g => 5 ver_width_g => 4 reset_polarity_g => 0 hor_max_value_g => 19 ver_max_value_g => 14)}: Pre-processing...
# Info: [44506]: Module work.x_y_location(x_y_location_rtl){generic map (hor_width_g => 5 ver_width_g => 4 reset_polarity_g => 0 hor_max_value_g => 19 ver_max_value_g => 14)}: Pre-processing...
# Info: [45143]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/x_y_location.vhd", line 53: Enumerated type state_t with 9 elements encoded as onehot.
# Info: [45144]: Encodings for state_t values.
# Info: [40000]: value                              	                       state_t[8-0]
# Info: [40000]: right_st                           	                     000000001
# Info: [40000]: left_st                            	                     000000010
# Info: [40000]: upper_st                           	                     000000100
# Info: [40000]: lower_st                           	                     000001000
# Info: [40000]: upper_right_st                     	                     000010000
# Info: [40000]: upper_left_st                      	                     000100000
# Info: [40000]: lower_right_st                     	                     001000000
# Info: [40000]: lower_left_st                      	                     010000000
# Info: [40000]: inner_st                           	                     100000000
# Info: [45144]: Extracted FSM in module work.x_y_location(x_y_location_rtl){generic map (hor_width_g => 5 ver_width_g => 4 reset_polarity_g => 0 hor_max_value_g => 19 ver_max_value_g => 14)}, with state variable = curr_sm[8:0], async set/reset state(s) = 000100000 , number of states = 9.
# Info: [45144]: Re-encoding 9 state FSM as "onehot".
# Info: [45144]: FSM: State encoding table.
# Info: [40000]: FSM:	Index	         State Name	                            Literal	                      Encoding
# Info: [40000]: FSM:	    0	      upper_left_st	                          000100000	                     000000001
# Info: [40000]: FSM:	    1	     upper_right_st	                          000010000	                     000000010
# Info: [40000]: FSM:	    2	     lower_right_st	                          001000000	                     000000100
# Info: [40000]: FSM:	    3	      lower_left_st	                          010000000	                     000001000
# Info: [40000]: FSM:	    4	           upper_st	                          000000100	                     000010000
# Info: [40000]: FSM:	    5	           right_st	                          000000001	                     000100000
# Info: [40000]: FSM:	    6	           lower_st	                          000001000	                     001000000
# Info: [40000]: FSM:	    7	            left_st	                          000000010	                     010000000
# Info: [40000]: FSM:	    8	           inner_st	                          100000000	                     100000000
# Info: [44506]: Module work.update_upon_vsync(update_upon_vsync_rtl){generic map (hor_width_g => 5 ver_width_g => 4 reset_polarity_g => 0)}: Pre-processing...
# Info: [44506]: Module work.debouncer(debouncer_rtl){generic map (max_value_g => 50000000 reset_polarity_g => 0)}: Pre-processing...
# Info: [44506]: Module work.sdram_controller(rtl_sdram_controller){generic map (reset_polarity_g => 0)}: Pre-processing...
# Info: [45143]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/sdram_controller.vhd", line 127: Enumerated type main_states with 16 elements encoded as onehot.
# Info: [45144]: Encodings for main_states values.
# Info: [40000]: value                              	                   main_states[15-0]
# Info: [40000]: IDLE_ST                            	              0000000000000001
# Info: [40000]: REFRESH_ST                         	              0000000000000010
# Info: [40000]: REFRESH_WAIT_ST                    	              0000000000000100
# Info: [40000]: ACT_ST                             	              0000000000001000
# Info: [40000]: WAIT_ACT_ST                        	              0000000000010000
# Info: [40000]: WRITE0_ST                          	              0000000000100000
# Info: [40000]: WRITE1_ST                          	              0000000001000000
# Info: [40000]: WRITE_BST_STOP_ST                  	              0000000010000000
# Info: [40000]: READ0_ST                           	              0000000100000000
# Info: [40000]: READ1_ST                           	              0000001000000000
# Info: [40000]: READ2_ST                           	              0000010000000000
# Info: [40000]: READ3_ST                           	              0000100000000000
# Info: [40000]: READ4_ST                           	              0001000000000000
# Info: [40000]: READ5_ST                           	              0010000000000000
# Info: [40000]: READ_BST_STOP_ST                   	              0100000000000000
# Info: [40000]: WAIT_PRE_ST                        	              1000000000000000
# Info: [45143]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/sdram_controller.vhd", line 116: Enumerated type init_states with 8 elements encoded as onehot.
# Info: [45144]: Encodings for init_states values.
# Info: [40000]: value                              	                   init_states[7-0]
# Info: [40000]: INIT_IDLE_ST                       	                      00000001
# Info: [40000]: INIT_WAIT_200us_ST                 	                      00000010
# Info: [40000]: INIT_PRECHARGE_ST                  	                      00000100
# Info: [40000]: INIT_WAIT_PRE_ST                   	                      00001000
# Info: [40000]: INIT_AUTO_REF_ST                   	                      00010000
# Info: [40000]: INIT_AUTO_REF_WAIT_ST              	                      00100000
# Info: [40000]: INIT_MODE_REG_ST                   	                      01000000
# Info: [40000]: INIT_WAIT_MODE_REG_ST              	                      10000000
# Info: [45144]: Extracted FSM in module work.sdram_controller(rtl_sdram_controller){generic map (reset_polarity_g => 0)}, with state variable = current_state[15:0], async set/reset state(s) = 0000000000000001 , number of states = 16.
# Info: [45144]: Re-encoding 16 state FSM as "onehot".
# Info: [45144]: FSM: State encoding table.
# Info: [40000]: FSM:	Index	            State Name	                            Literal	                      Encoding
# Info: [40000]: FSM:	    0	               IDLE_ST	                   0000000000000001	              0000000000000001
# Info: [40000]: FSM:	    1	            REFRESH_ST	                   0000000000000010	              0000000000000010
# Info: [40000]: FSM:	    2	       REFRESH_WAIT_ST	                   0000000000000100	              0000000000000100
# Info: [40000]: FSM:	    3	                ACT_ST	                   0000000000001000	              0000000000001000
# Info: [40000]: FSM:	    4	           WAIT_ACT_ST	                   0000000000010000	              0000000000010000
# Info: [40000]: FSM:	    5	             WRITE0_ST	                   0000000000100000	              0000000000100000
# Info: [40000]: FSM:	    6	             WRITE1_ST	                   0000000001000000	              0000000001000000
# Info: [40000]: FSM:	    7	     WRITE_BST_STOP_ST	                   0000000010000000	              0000000010000000
# Info: [40000]: FSM:	    8	              READ0_ST	                   0000000100000000	              0000000100000000
# Info: [40000]: FSM:	    9	              READ1_ST	                   0000001000000000	              0000001000000000
# Info: [40000]: FSM:	   10	              READ2_ST	                   0000010000000000	              0000010000000000
# Info: [40000]: FSM:	   11	              READ3_ST	                   0000100000000000	              0000100000000000
# Info: [40000]: FSM:	   12	              READ4_ST	                   0001000000000000	              0001000000000000
# Info: [40000]: FSM:	   13	              READ5_ST	                   0010000000000000	              0010000000000000
# Info: [40000]: FSM:	   14	      READ_BST_STOP_ST	                   0100000000000000	              0100000000000000
# Info: [40000]: FSM:	   15	           WAIT_PRE_ST	                   1000000000000000	              1000000000000000
# Info: [45144]: Extracted FSM in module work.sdram_controller(rtl_sdram_controller){generic map (reset_polarity_g => 0)}, with state variable = current_init_state[7:0], async set/reset state(s) = 00000001 , number of states = 8.
# Info: [45144]: Re-encoding 8 state FSM as "onehot".
# Info: [45144]: FSM: State encoding table.
# Info: [40000]: FSM:	Index	                State Name	                            Literal	                      Encoding
# Info: [40000]: FSM:	    0	              INIT_IDLE_ST	                           00000001	                      00000001
# Info: [40000]: FSM:	    1	        INIT_WAIT_200us_ST	                           00000010	                      00000010
# Info: [40000]: FSM:	    2	         INIT_PRECHARGE_ST	                           00000100	                      00000100
# Info: [40000]: FSM:	    3	          INIT_WAIT_PRE_ST	                           00001000	                      00001000
# Info: [40000]: FSM:	    4	          INIT_AUTO_REF_ST	                           00010000	                      00010000
# Info: [40000]: FSM:	    5	     INIT_AUTO_REF_WAIT_ST	                           00100000	                      00100000
# Info: [40000]: FSM:	    6	          INIT_MODE_REG_ST	                           01000000	                      01000000
# Info: [40000]: FSM:	    7	     INIT_WAIT_MODE_REG_ST	                           10000000	                      10000000
# Info: [44506]: Module work.rx_path(rtl_rx_path){generic map (reset_polarity_g => 0 len_dec1_g => true sof_d_g => 1 type_d_g => 1 addr_d_g => 2 len_d_g => 2 crc_d_g => 1 eof_d_g => 1 sof_val_g => 100 eof_val_g => 200 ...)}: Pre-processing...
# Info: [45143]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/rx_path.vhd", line 82: Enumerated type wbm_states with 6 elements encoded as onehot.
# Info: [45144]: Encodings for wbm_states values.
# Info: [40000]: value                              	                    wbm_states[5-0]
# Info: [40000]: wbm_idle_st                        	                        000001
# Info: [40000]: wbm_neg_st                         	                        000010
# Info: [40000]: wbm_tx_st                          	                        000100
# Info: [40000]: wbm_wait_burst_st                  	                        001000
# Info: [40000]: wbm_tx_type_st                     	                        010000
# Info: [40000]: wbm_wait_type_st                   	                        100000
# Info: [44506]: Module work.uart_rx(arc_uart_rx){generic map (parity_en_g => 0 parity_odd_g => false uart_idle_g => 1 baudrate_g => 115200 clkrate_g => 100000000 databits_g => 8 reset_polarity_g => 0)}: Pre-processing...
# Info: [45143]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/uart_rx.vhd", line 74: Enumerated type uart_rx_fsm_states with 5 elements encoded as onehot.
# Info: [45144]: Encodings for uart_rx_fsm_states values.
# Info: [40000]: value                              	            uart_rx_fsm_states[4-0]
# Info: [40000]: IDLE_ST                            	                         00001
# Info: [40000]: STARTBIT_ST                        	                         00010
# Info: [40000]: RX_ST                              	                         00100
# Info: [40000]: PARITY_ST                          	                         01000
# Info: [40000]: STOPBIT_ST                         	                         10000
# Info: [40000]: FSM: Removing state for un-assigned literal      01000
# Info: [45144]: Extracted FSM in module work.uart_rx(arc_uart_rx){generic map (parity_en_g => 0 parity_odd_g => false uart_idle_g => 1 baudrate_g => 115200 clkrate_g => 100000000 databits_g => 8 reset_polarity_g => 0)}, with state variable = cur_st[4:0], async set/reset state(s) = 00001 , number of states = 4.
# Info: [45144]: Re-encoding 4 state FSM as "binary".
# Info: [45144]: FSM: State encoding table.
# Info: [40000]: FSM:	Index	      State Name	                            Literal	                      Encoding
# Info: [40000]: FSM:	    0	         IDLE_ST	                              00001	                            00
# Info: [40000]: FSM:	    1	     STARTBIT_ST	                              00010	                            01
# Info: [40000]: FSM:	    2	           RX_ST	                              00100	                            10
# Info: [40000]: FSM:	    3	      STOPBIT_ST	                              10000	                            11
# Info: [44506]: Module work.mp_dec(rtl_mp_dec){generic map (reset_polarity_g => 0 len_dec1_g => true sof_d_g => 1 type_d_g => 1 addr_d_g => 2 len_d_g => 2 crc_d_g => 1 eof_d_g => 1 sof_val_g => 100 eof_val_g => 200 width_g => 8)}: Pre-processing...
# Info: [45143]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/mp_dec.vhd", line 108: Enumerated type mp_dec_states with 7 elements encoded as onehot.
# Info: [45144]: Encodings for mp_dec_states values.
# Info: [40000]: value                              	                 mp_dec_states[6-0]
# Info: [40000]: sof_st                             	                       0000001
# Info: [40000]: type_st                            	                       0000010
# Info: [40000]: addr_st                            	                       0000100
# Info: [40000]: len_st                             	                       0001000
# Info: [40000]: data_st                            	                       0010000
# Info: [40000]: crc_st                             	                       0100000
# Info: [40000]: eof_st                             	                       1000000
# Info: [45144]: Extracted FSM in module work.mp_dec(rtl_mp_dec){generic map (reset_polarity_g => 0 len_dec1_g => true sof_d_g => 1 type_d_g => 1 addr_d_g => 2 len_d_g => 2 crc_d_g => 1 eof_d_g => 1 sof_val_g => 100 eof_val_g => 200 width_g => 8)}, with state variable = cur_st[6:0], async set/reset state(s) = 0000001 , number of states = 7.
# Info: [45144]: Re-encoding 7 state FSM as "onehot".
# Info: [45144]: FSM: State encoding table.
# Info: [40000]: FSM:	Index	     State Name	                            Literal	                      Encoding
# Info: [40000]: FSM:	    0	         sof_st	                            0000001	                       0000001
# Info: [40000]: FSM:	    1	        type_st	                            0000010	                       0000010
# Info: [40000]: FSM:	    2	        addr_st	                            0000100	                       0000100
# Info: [40000]: FSM:	    3	         len_st	                            0001000	                       0001000
# Info: [40000]: FSM:	    4	        data_st	                            0010000	                       0010000
# Info: [40000]: FSM:	    5	         crc_st	                            0100000	                       0100000
# Info: [40000]: FSM:	    6	         eof_st	                            1000000	                       1000000
# Info: [44506]: Module work.ram_simple(arc_ram_simple){generic map (reset_polarity_g => 0 width_in_g => 8 addr_bits_g => 10)}: Pre-processing...
# Info: [45251]: Built-in hardware memory core inferred for variable ': ram_simple.ram_data depth = 1024, width = 8'.
# Info: [44506]: Module work.checksum_calc(arc_checksum_calc){generic map (reset_polarity_g => 0 signed_checksum_g => false checksum_init_val_g => 0 checksum_out_width_g => 8 data_width_g => 8)}: Pre-processing...
# Info: [45144]: Extracted FSM in module work.rx_path(rtl_rx_path){generic map (reset_polarity_g => 0 len_dec1_g => true sof_d_g => 1 type_d_g => 1 addr_d_g => 2 len_d_g => 2 crc_d_g => 1 eof_d_g => 1 sof_val_g => 100 eof_val_g => 200 ...)}, with state variable = wbm_cur_st[5:0], async set/reset state(s) = 000001 , number of states = 6.
# Info: [45144]: Re-encoding 6 state FSM as "onehot".
# Info: [45144]: FSM: State encoding table.
# Info: [40000]: FSM:	Index	            State Name	                            Literal	                      Encoding
# Info: [40000]: FSM:	    0	           wbm_idle_st	                             000001	                        000001
# Info: [40000]: FSM:	    1	            wbm_neg_st	                             000010	                        000010
# Info: [40000]: FSM:	    2	             wbm_tx_st	                             000100	                        000100
# Info: [40000]: FSM:	    3	     wbm_wait_burst_st	                             001000	                        001000
# Info: [40000]: FSM:	    4	        wbm_tx_type_st	                             010000	                        010000
# Info: [40000]: FSM:	    5	      wbm_wait_type_st	                             100000	                        100000
# Info: [44506]: Module work.tx_path(arc_tx_path){generic map (reset_polarity_g => 0 len_dec1_g => true sof_d_g => 1 type_d_g => 1 addr_d_g => 1 len_d_g => 2 crc_d_g => 1 eof_d_g => 1 sof_val_g => 100 eof_val_g => 200 ...)}: Pre-processing...
# Info: [44506]: Module work.uart_tx(arc_uart_tx){generic map (parity_en_g => 1 parity_odd_g => false uart_idle_g => 1 baudrate_g => 115200 clkrate_g => 100000000 databits_g => 8 reset_polarity_g => 0)}: Pre-processing...
# Info: [45144]: Extracted FSM in module work.uart_tx(arc_uart_tx){generic map (parity_en_g => 1 parity_odd_g => false uart_idle_g => 1 baudrate_g => 115200 clkrate_g => 100000000 databits_g => 8 reset_polarity_g => 0)}, with state variable = cur_st[1:0], async set/reset state(s) = 00 , number of states = 3.
# Info: [45144]: Preserving the original encoding in 3 state FSM
# Info: [45144]: FSM: State encoding table.
# Info: [40000]: FSM:	Index	     State Name	                            Literal	                      Encoding
# Info: [40000]: FSM:	    0	        IDLE_ST	                                 00	                            00
# Info: [40000]: FSM:	    1	     REGDATA_ST	                                 01	                            01
# Info: [40000]: FSM:	    2	          TX_ST	                                 10	                            10
# Info: [44506]: Module work.mp_enc(rtl_mp_enc){generic map (reset_polarity_g => 0 len_dec1_g => true sof_d_g => 1 type_d_g => 1 addr_d_g => 1 len_d_g => 2 crc_d_g => 1 eof_d_g => 1 sof_val_g => 100 eof_val_g => 200 width_g => 8)}: Pre-processing...
# Info: [45143]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/mp_enc.vhd", line 101: Enumerated type mp_encoder_states with 9 elements encoded as onehot.
# Info: [45144]: Encodings for mp_encoder_states values.
# Info: [40000]: value                              	             mp_encoder_states[8-0]
# Info: [40000]: idle_st                            	                     000000001
# Info: [40000]: sof_st                             	                     000000010
# Info: [40000]: type_st                            	                     000000100
# Info: [40000]: addr_st                            	                     000001000
# Info: [40000]: len_st                             	                     000010000
# Info: [40000]: data_st                            	                     000100000
# Info: [40000]: reg_crc_st                         	                     001000000
# Info: [40000]: crc_st                             	                     010000000
# Info: [40000]: eof_st                             	                     100000000
# Info: [45144]: Extracted FSM in module work.mp_enc(rtl_mp_enc){generic map (reset_polarity_g => 0 len_dec1_g => true sof_d_g => 1 type_d_g => 1 addr_d_g => 1 len_d_g => 2 crc_d_g => 1 eof_d_g => 1 sof_val_g => 100 eof_val_g => 200 width_g => 8)}, with state variable = cur_st[8:0], async set/reset state(s) = 000000001 , number of states = 9.
# Info: [45144]: Re-encoding 9 state FSM as "onehot".
# Info: [45144]: FSM: State encoding table.
# Info: [40000]: FSM:	Index	     State Name	                            Literal	                      Encoding
# Info: [40000]: FSM:	    0	        idle_st	                          000000001	                     000000001
# Info: [40000]: FSM:	    1	         sof_st	                          000000010	                     000000010
# Info: [40000]: FSM:	    2	        type_st	                          000000100	                     000000100
# Info: [40000]: FSM:	    3	        addr_st	                          000001000	                     000001000
# Info: [40000]: FSM:	    4	         len_st	                          000010000	                     000010000
# Info: [40000]: FSM:	    5	        data_st	                          000100000	                     000100000
# Info: [40000]: FSM:	    6	     reg_crc_st	                          001000000	                     001000000
# Info: [40000]: FSM:	    7	         crc_st	                          010000000	                     010000000
# Info: [40000]: FSM:	    8	         eof_st	                          100000000	                     100000000
# Info: [44506]: Module work.general_fifo(arc_general_fifo){generic map (reset_polarity_g => 0 width_g => 8 depth_g => 9 log_depth_g => 4 almost_full_g => 8 almost_empty_g => 1)}: Pre-processing...
# Info: [45251]: Built-in hardware memory core inferred for variable ': general_fifo.mem depth = 9, width = 8'.
# Info: [44506]: Module work.gen_reg(rtl_gen_reg){generic map (reset_polarity_g => 0 width_g => 8 addr_en_g => true addr_val_g => 15 addr_width_g => 4 read_en_g => true write_en_g => true clear_on_read_g => false ...)}: Pre-processing...
# Info: [44506]: Module work.gen_reg(rtl_gen_reg){generic map (reset_polarity_g => 0 width_g => 8 addr_en_g => true addr_val_g => 11 addr_width_g => 4 read_en_g => true write_en_g => true clear_on_read_g => false ...)}: Pre-processing...
# Info: [44506]: Module work.gen_reg(rtl_gen_reg){generic map (reset_polarity_g => 0 width_g => 8 addr_en_g => true addr_val_g => 12 addr_width_g => 4 read_en_g => true write_en_g => true clear_on_read_g => true ...)}: Pre-processing...
# Info: [44506]: Module work.tx_path_wbm(rtl_tx_path_wbm){generic map (reset_polarity_g => 0 data_width_g => 8 addr_width_g => 10)}: Pre-processing...
# Info: [45144]: Extracted FSM in module work.tx_path_wbm(rtl_tx_path_wbm){generic map (reset_polarity_g => 0 data_width_g => 8 addr_width_g => 10)}, with state variable = wbm_cur_st[1:0], async set/reset state(s) = 00 , number of states = 3.
# Info: [45144]: Preserving the original encoding in 3 state FSM
# Info: [45144]: FSM: State encoding table.
# Info: [40000]: FSM:	Index	            State Name	                            Literal	                      Encoding
# Info: [40000]: FSM:	    0	           wbm_idle_st	                                 00	                            00
# Info: [40000]: FSM:	    1	             wbm_rx_st	                                 01	                            01
# Info: [40000]: FSM:	    2	     wbm_wait_burst_st	                                 10	                            10
# Info: [44506]: Module work.gen_reg(rtl_gen_reg){generic map (reset_polarity_g => 0 width_g => 8 addr_en_g => true addr_val_g => 1E1 addr_width_g => 4 read_en_g => true write_en_g => true clear_on_read_g => false ...)}: Pre-processing...
# Info: [44506]: Module work.gen_reg(rtl_gen_reg){generic map (reset_polarity_g => 0 width_g => 8 addr_en_g => true addr_val_g => 9 addr_width_g => 4 read_en_g => true write_en_g => true clear_on_read_g => false ...)}: Pre-processing...
# Info: [44506]: Module work.led(led_rtl){generic map (reset_polarity_g => 0 timer_freq_g => 1 clk_freq_g => 100000000)}: Pre-processing...
# Info: [44506]: Module work.hexss(arc_hexss): Pre-processing...
# Warning: [45729]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/pll.vhd", line 56: signal sub_wire0[5:3] has never been used.
# Warning: [45729]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/mem_ctrl_wr_wbs.vhd", line 37: Input port wbs_tga_i[0] has never been used.
# Warning: [45729]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/mem_ctrl_wr_wbm.vhd", line 68: Input port type_reg[7:2] has never been used.
# Warning: [45729]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/mem_ctrl_wr.vhd", line 218: signal ram_rst has never been used.
# Warning: [45729]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/mem_ctrl_wr.vhd", line 234: signal type_reg_wbm_d1[0] has never been used.
# Warning: [45729]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/mem_ctrl_rd_wbs.vhd", line 49: Input port wbs_tga_i[0] has never been used.
# Warning: [45729]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/mem_ctrl_rd_wbm.vhd", line 80: Input port type_reg[7:1] has never been used.
# Warning: [45729]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/mem_ctrl_rd.vhd", line 241: signal type_reg_d2 has never been used.
# Warning: [45729]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/mem_ctrl_rd.vhd", line 242: signal rd_addr_reg_d2 has never been used.
# Warning: [45729]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/mem_ctrl_rd.vhd", line 260: signal ram_rst has never been used.
# Warning: [45729]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/wbs_reg.vhd", line 33: Input port rst has never been used.
# Warning: [45729]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/wbs_reg.vhd", line 36: Input port clk_i has never been used.
# Warning: [45729]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/mem_mng_top.vhd", line 413: signal wbs_adr[9:4] has never been used.
# Warning: [45729]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/pixel_mng.vhd", line 47: Input port wbm_dat_i has never been used.
# Warning: [45729]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/SG_WBM_IF.vhd", line 98: signal dbg_cnt has never been used.
# Warning: [45729]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/wbs_reg.vhd", line 33: Input port rst has never been used.
# Warning: [45729]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/wbs_reg.vhd", line 36: Input port clk_i has never been used.
# Warning: [45729]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/opcode_store.vhd", line 80: signal op_cnt_i has never been used.
# Warning: [45729]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/opcode_store.vhd", line 90: signal dout_fifo[23] has never been used.
# Warning: [45729]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/opcode_store.vhd", line 91: signal dout_valid_fifo has never been used.
# Warning: [45729]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/manager.vhd", line 119: signal req_in_trg_dev_active has never been used.
# Warning: [45729]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/Symbol_Generator_Top.vhd", line 251: signal op_str_empty has never been used.
# Warning: [45729]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/Symbol_Generator_Top.vhd", line 252: signal op_str_full has never been used.
# Warning: [45729]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/Symbol_Generator_Top.vhd", line 253: signal op_str_used has never been used.
# Warning: [45729]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/Symbol_Generator_Top.vhd", line 260: signal fifo_a_used has never been used.
# Warning: [45729]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/Symbol_Generator_Top.vhd", line 261: signal fifo_a_full has never been used.
# Warning: [45729]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/Symbol_Generator_Top.vhd", line 263: signal fifo_b_used has never been used.
# Warning: [45729]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/Symbol_Generator_Top.vhd", line 264: signal fifo_b_full has never been used.
# Warning: [45729]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/disp_ctrl_top.vhd", line 165: signal dc_fifo_wr_en_log has never been used.
# Warning: [45729]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/disp_ctrl_top.vhd", line 181: signal wrusedw has never been used.
# Warning: [45729]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/disp_ctrl_top.vhd", line 182: signal sc_fifo_full has never been used.
# Warning: [45729]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/disp_ctrl_top.vhd", line 184: signal sc_fifo_dout has never been used.
# Warning: [45729]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/disp_ctrl_top.vhd", line 185: signal sc_fifo_dout_val has never been used.
# Warning: [45729]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/disp_ctrl_top.vhd", line 186: signal sc_fifo_rd_en has never been used.
# Warning: [45729]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/disp_ctrl_top.vhd", line 188: signal dc_fifo_din has never been used.
# Warning: [45729]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/disp_ctrl_top.vhd", line 189: signal dc_fifo_wr_en has never been used.
# Warning: [45730]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/disp_ctrl_top.vhd", line 229: signal left_frame_reg_din_ack has no drivers, will be treated as don't care.
# Warning: [45729]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/disp_ctrl_top.vhd", line 230: signal left_frame_reg_rd_en has never been used.
# Warning: [45730]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/disp_ctrl_top.vhd", line 231: signal left_frame_reg_dout_valid has no drivers, will be treated as don't care.
# Warning: [45730]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/disp_ctrl_top.vhd", line 232: signal right_frame_reg_din_ack has no drivers, will be treated as don't care.
# Warning: [45729]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/disp_ctrl_top.vhd", line 233: signal right_frame_reg_rd_en has never been used.
# Warning: [45730]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/disp_ctrl_top.vhd", line 234: signal right_frame_reg_dout_valid has no drivers, will be treated as don't care.
# Warning: [45729]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/disp_ctrl_top.vhd", line 261: signal opcode_unite_reg_dout_valid has never been used.
# Warning: [45729]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/disp_ctrl_top.vhd", line 264: signal opu_data_in has never been used.
# Warning: [45729]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/disp_ctrl_top.vhd", line 265: signal opu_data_in_valid has never been used.
# Warning: [45729]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/uart_rx.vhd", line 90: signal parity_bit has never been used.
# Warning: [45729]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/mp_dec.vhd", line 152: signal sof_sr has never been used.
# Warning: [45729]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/mp_dec.vhd", line 153: signal sof_sr_cnt has never been used.
# Warning: [45729]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/checksum_calc.vhd", line 93: signal checksum_i[8] has never been used.
# Warning: [45729]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/rx_path.vhd", line 67: Input port wbm_dat_i has never been used.
# Warning: [45729]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/rx_path.vhd", line 229: signal ram_dout_valid has never been used.
# Warning: [45729]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/rx_path.vhd", line 232: signal ram_full_addr[15:10] has never been used.
# Warning: [45729]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/rx_path.vhd", line 248: signal addr_reg[15:10] has never been used.
# Warning: [45729]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/rx_path.vhd", line 249: signal len_reg[15:10] has never been used.
# Warning: [45729]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/tx_path.vhd", line 90: Input port wbs_adr_i[9:4] has never been used.
# Warning: [45729]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/tx_path.vhd", line 91: Input port wbs_tga_i has never been used.
# Warning: [45729]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/tx_path.vhd", line 381: signal mp_enc_done has never been used.
# Warning: [45729]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/tx_path.vhd", line 410: signal ram_read_addr[15:10] has never been used.
# Warning: [45729]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/tx_path.vhd", line 421: signal wbs_reg_stb has never been used.
# Warning: [45729]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/mds_top.vhd", line 647: signal OPEN_disp_dat_o has never been used.
# Warning: [45729]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/mds_top.vhd", line 648: signal OPEN_disp_we_o has never been used.
# Info: [45144]: Extracted FSM in module work.mem_ctrl_wr_wbm(rtl_mem_ctrl_wr_wbm){generic map (reset_polarity_g => 0 mode_g => 0 message_g => 1 img_hor_pixels_g => 640 img_ver_lines_g => 480)}, with state variable = inc_sum_wr_cnt[1:0], async set/reset state(s) = 00 , number of states = 3.
# Info: [45144]: Preserving the original encoding in 3 state FSM
# Info: [45144]: FSM: State encoding table.
# Info: [40000]: FSM:	Index	                            Literal	                      Encoding
# Info: [40000]: FSM:	    0	                                 01	                            01
# Info: [40000]: FSM:	    1	                                 10	                            10
# Info: [40000]: FSM:	    2	                                 00	                            00
# Info: [44508]: Module work.pll(SYN): Compiling...
# Info: [44508]: Module work.clk_blk_top(rtl_clk_blk_top): Compiling...
# Info: [44508]: Module work.reset_debouncer(rtl_reset_debouncer){generic map (reset_polarity_g => 0)}: Compiling...
# Info: [44508]: Module work.sync_rst_gen(rtl_sync_rst_gen){generic map (reset_polarity_g => 0)}: Compiling...
# Info: [44508]: Module work.reset_blk_top(rtl_reset_blk_top){generic map (reset_polarity_g => 0)}: Compiling...
# Info: [44508]: Module work.global_nets_top(rtl_global_nets_top){generic map (reset_polarity_g => 0)}: Compiling...
# Info: [44508]: Module work.intercon(intercon_rtl){generic map (reset_polarity_g => 0 num_of_wbm_g => 2 num_of_wbs_g => 3 id((1 to 3)) => "icz" adr_width_g => 10 blen_width_g => 10 data_width_g => 8)}: Compiling...
# Info: [44508]: Module work.intercon(intercon_rtl){generic map (reset_polarity_g => 0 num_of_wbm_g => 2 num_of_wbs_g => 1 id((1 to 3)) => "icy" adr_width_g => 10 blen_width_g => 10 data_width_g => 8)}: Compiling...
# Info: [44508]: Module work.intercon_mux(intercon_mux_rtl){generic map (adr_width_g => 10 blen_width_g => 10 data_width_g => 8)}: Compiling...
# Info: [44508]: Module work.altera_8to16_dc_ram(SYN): Compiling...
# Info: [44508]: Module work.mem_ctrl_wr_wbs(rtl_mem_ctrl_wr_wbs){generic map (reset_polarity_g => 0)}: Compiling...
# Info: [44838]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/mem_ctrl_wr_wbs.vhd", line 302: Macro Selcounter "selcounter_3_3_3_0_1_flatten" inferred for node "done_cnt".
# Info: [44508]: Module work.mem_ctrl_wr_wbm(rtl_mem_ctrl_wr_wbm){generic map (reset_polarity_g => 0 mode_g => 0 message_g => 1 img_hor_pixels_g => 640 img_ver_lines_g => 480)}: Compiling...
# Info: [44812]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/mem_ctrl_wr_wbm.vhd", line 481: Sharing register bank_switch with wr_cnt_en
# Info: [44838]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/mem_ctrl_wr_wbm.vhd", line 572: Macro Modgen_Counter "counter_dn_sload_aset_clock_cnt_en_0_9" inferred for node "ack_i_cnt".
# Info: [44838]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/mem_ctrl_wr_wbm.vhd", line 595: Macro Modgen_Counter "counter_up_sclear_aclear_clock_cnt_en_0_19" inferred for node "wr_cnt".
# Info: [44508]: Module work.mem_ctrl_wr(rtl_mem_ctrl_wr){generic map (reset_polarity_g => 0 mode_g => 0 message_g => 1 img_hor_pixels_g => 640 img_ver_lines_g => 480)}: Compiling...
# Info: [44508]: Module work.mem_mng_arbiter(rtl_mem_mng_arbiter){generic map (reset_polarity_g => 0)}: Compiling...
# Info: [44508]: Module work.altera_16to8_dc_ram(SYN): Compiling...
# Info: [44508]: Module work.mem_ctrl_rd_wbs(rtl_mem_ctrl_rd_wbs){generic map (reset_polarity_g => 0)}: Compiling...
# Info: [44838]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/mem_ctrl_rd_wbs.vhd", line 307: Macro Modgen_Counter "counter_up_sclear_aclear_clock_clk_en_cnt_en_0_10" inferred for node "ram_expect_adr".
# Info: [44508]: Module work.mem_ctrl_rd_wbm(rtl_mem_ctrl_rd_wbm){generic map (reset_polarity_g => 0 mode_g => 0 img_hor_pixels_g => 640 img_ver_lines_g => 480)}: Compiling...
# Info: [44838]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/mem_ctrl_rd_wbm.vhd", line 417: Macro Modgen_Counter "counter_dn_sload_aclear_clock_cnt_en_0_19" inferred for node "rd_cnt_i".
# Info: [44838]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/mem_ctrl_rd_wbm.vhd", line 528: Macro Modgen_Counter "counter_up_sload_sclear_aclear_clock_0_4" inferred for node "ram_delay_cnt".
# Info: [44838]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/mem_ctrl_rd_wbm.vhd", line 630: Macro Selcounter "selcounter_13_13_13_0_1_flatten" inferred for node "release_arb_cnt".
# Info: [44508]: Module work.mem_ctrl_rd(rtl_mem_ctrl_rd){generic map (reset_polarity_g => 0 mode_g => 0 img_hor_pixels_g => 640 img_ver_lines_g => 480)}: Compiling...
# Info: [44508]: Module work.gen_reg(rtl_gen_reg){generic map (reset_polarity_g => 0 width_g => 8 addr_en_g => true addr_val_g => 13 addr_width_g => 4 read_en_g => true write_en_g => true clear_on_read_g => false ...)}: Compiling...
# Info: [44508]: Module work.wbs_reg(rtl_wbs_reg){generic map (reset_polarity_g => 0 width_g => 8 addr_width_g => 4)}: Compiling...
# Info: [44508]: Module work.gen_reg(rtl_gen_reg){generic map (reset_polarity_g => 0 width_g => 8 addr_en_g => true addr_val_g => 4 addr_width_g => 4 read_en_g => true write_en_g => true clear_on_read_g => false ...)}: Compiling...
# Info: [44508]: Module work.gen_reg(rtl_gen_reg){generic map (reset_polarity_g => 0 width_g => 8 addr_en_g => true addr_val_g => 3 addr_width_g => 4 read_en_g => true write_en_g => true clear_on_read_g => false ...)}: Compiling...
# Info: [44508]: Module work.gen_reg(rtl_gen_reg){generic map (reset_polarity_g => 0 width_g => 8 addr_en_g => true addr_val_g => 2 addr_width_g => 4 read_en_g => true write_en_g => true clear_on_read_g => false ...)}: Compiling...
# Info: [44508]: Module work.mem_mng_top(rtl_mem_mng_top){generic map (reset_polarity_g => 0 mode_g => 0 message_g => 1 img_hor_pixels_g => 640 img_ver_lines_g => 480)}: Compiling...
# Info: [44508]: Module work.pixel_mng(rtl_pixel_mng){generic map (reset_polarity_g => 0 vsync_polarity_g => 1 screen_hor_pix_g => 800 hor_pixels_g => 640 ver_lines_g => 480 req_lines_g => 1)}: Compiling...
# Info: [44838]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/pixel_mng.vhd", line 338: Macro Modgen_Counter "counter_up_sclear_aclear_clock_clk_en_cnt_en_0_11" inferred for node "ack_err_cnt".
# Info: [44838]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/pixel_mng.vhd", line 378: Macro Modgen_Counter "counter_up_sclear_aclear_clock_cnt_en_0_19" inferred for node "pix_cnt".
# Info: [44838]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/pixel_mng.vhd", line 418: Macro Modgen_Counter "counter_up_sclear_aclear_clock_clk_en_cnt_en_0_10" inferred for node "rd_adr".
# Info: [44508]: Module work.SG_WBM_IF(rtl_SG_WBM_IF){generic map (read_length_g => 32)}: Compiling...
# Warning: [45702]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/SG_WBM_IF.vhd", line 161: Initial value for cnt[31:0] is ignored for synthesis. To allow initial value for synthesis, please set the attribute "allow_init_val" in HDL or enable the global support for initial value synthesis through "compile_initial_values" switch.
# Info: [44812]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/SG_WBM_IF.vhd", line 160: Sharing register wbm_tgc_o with wbm_we_o
# Info: [44838]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/SG_WBM_IF.vhd", line 399: Macro Modgen_Counter "counter_up_sclear_aclear_clock_cnt_en_0_11" inferred for node "ack_cnt".
# Info: [44508]: Module work.dc_fifo(SYN): Compiling...
# Info: [44508]: Module work.general_fifo(arc_general_fifo){generic map (reset_polarity_g => 0 width_g => 8 depth_g => 4864 log_depth_g => 13 almost_full_g => 8 almost_empty_g => 1)}: Compiling...
# Info: [44838]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/general_fifo.vhd", line 149: Macro Selcounter "selcounter_13_13_13_0_1_flatten" inferred for node "read_addr_dup".
# Info: [44838]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/general_fifo.vhd", line 211: Macro Modgen_Counter "counter_up_sclear_aclear_clock_cnt_en_0_13" inferred for node "write_addr".
# Info: [44838]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/general_fifo.vhd", line 220: Macro Modgen_Counter "counter_up_sclear_aclear_clock_cnt_en_0_13" inferred for node "read_addr".
# Info: [44508]: Module work.vesa_gen_ctrl(rtl_vesa_gen_ctrl){generic map (reset_polarity_g => 0 hsync_polarity_g => 1 vsync_polarity_g => 1 blank_polarity_g => 0 red_default_color_g => 0 green_default_color_g => 0 ...)}: Compiling...
# Info: [45308]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/vesa_gen_ctrl.vhd", line 348: The comparison operator has been optimized to constant 1.
# Info: [45308]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/vesa_gen_ctrl.vhd", line 349: The comparison operator has been optimized to constant 1.
# Info: [44838]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/vesa_gen_ctrl.vhd", line 212: Macro Selcounter "selcounter_10_10_10_0_1_flatten" inferred for node "vcnt".
# Info: [44838]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/vesa_gen_ctrl.vhd", line 216: Macro Selcounter "selcounter_11_11_11_0_1_flatten" inferred for node "hcnt".
# Info: [44508]: Module work.synthetic_frame_generator(rtl_synthetic_frame_generator){generic map (reset_polarity_g => 0 hsync_polarity_g => 1 vsync_polarity_g => 1 change_frame_clk_g => 120000000 hor_pres_pixels_g => 640 ...)}: Compiling...
# Info: [44812]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/synthetic_frame_generator.vhd", line 105: Sharing register frame_state_fsm[1] (Encoded FSM State Variable for frame_state) with left_frame[4]
# Info: [44812]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/synthetic_frame_generator.vhd", line 105: Sharing register frame_state_fsm[1] (Encoded FSM State Variable for frame_state) with left_frame[6]
# Info: [44812]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/synthetic_frame_generator.vhd", line 105: Sharing register left_frame[5] with left_frame[7]
# Info: [44812]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/synthetic_frame_generator.vhd", line 105: Sharing register frame_state_fsm[1] (Encoded FSM State Variable for frame_state) with upper_frame[2]
# Info: [44812]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/synthetic_frame_generator.vhd", line 105: Sharing register upper_frame[3] with upper_frame[4]
# Info: [44812]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/synthetic_frame_generator.vhd", line 105: Sharing register upper_frame[3] with upper_frame[5]
# Info: [44812]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/synthetic_frame_generator.vhd", line 105: Sharing register frame_state_fsm[1] (Encoded FSM State Variable for frame_state) with right_frame[4]
# Info: [44812]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/synthetic_frame_generator.vhd", line 105: Sharing register frame_state_fsm[1] (Encoded FSM State Variable for frame_state) with right_frame[6]
# Info: [44812]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/synthetic_frame_generator.vhd", line 105: Sharing register right_frame[5] with right_frame[7]
# Info: [44812]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/synthetic_frame_generator.vhd", line 105: Sharing register frame_state_fsm[1] (Encoded FSM State Variable for frame_state) with lower_frame[2]
# Info: [44812]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/synthetic_frame_generator.vhd", line 105: Sharing register lower_frame[3] with lower_frame[4]
# Info: [44812]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/synthetic_frame_generator.vhd", line 105: Sharing register lower_frame[3] with lower_frame[5]
# Info: [44838]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/synthetic_frame_generator.vhd", line 93: Macro Modgen_Counter "counter_up_sclear_aclear_clock_0_27" inferred for node "frame_cnt".
# Info: [44838]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/synthetic_frame_generator.vhd", line 179: Macro Modgen_Counter "counter_up_sclear_aclear_clock_cnt_en_0_9" inferred for node "vcnt".
# Info: [44838]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/synthetic_frame_generator.vhd", line 189: Macro Modgen_Counter "counter_up_sclear_aclear_clock_cnt_en_0_10" inferred for node "hcnt".
# Info: [44508]: Module work.gen_reg(rtl_gen_reg){generic map (reset_polarity_g => 0 width_g => 8 addr_en_g => true addr_val_g => 14 addr_width_g => 10 read_en_g => true write_en_g => true clear_on_read_g => false ...)}: Compiling...
# Info: [44508]: Module work.gen_reg(rtl_gen_reg){generic map (reset_polarity_g => 0 width_g => 8 addr_en_g => true addr_val_g => 7 addr_width_g => 10 read_en_g => true write_en_g => true clear_on_read_g => false ...)}: Compiling...
# Info: [44508]: Module work.gen_reg(rtl_gen_reg){generic map (reset_polarity_g => 0 width_g => 8 addr_en_g => true addr_val_g => 8 addr_width_g => 10 read_en_g => true write_en_g => true clear_on_read_g => false ...)}: Compiling...
# Info: [44508]: Module work.gen_reg(rtl_gen_reg){generic map (reset_polarity_g => 0 width_g => 8 addr_en_g => true addr_val_g => 16 addr_width_g => 10 read_en_g => true write_en_g => true clear_on_read_g => false ...)}: Compiling...
# Info: [44508]: Module work.gen_reg(rtl_gen_reg){generic map (reset_polarity_g => 0 width_g => 8 addr_en_g => true addr_val_g => 1 addr_width_g => 10 read_en_g => true write_en_g => true clear_on_read_g => false ...)}: Compiling...
# Info: [44508]: Module work.wbs_reg(rtl_wbs_reg){generic map (reset_polarity_g => 0 width_g => 8 addr_width_g => 10)}: Compiling...
# Info: [44508]: Module work.opcode_unite(opcode_unite_rtl): Compiling...
# Info: [44508]: Module work.general_fifo(arc_general_fifo){generic map (reset_polarity_g => 0 width_g => 24 depth_g => 400 log_depth_g => 9 almost_full_g => 8 almost_empty_g => 1)}: Compiling...
# Info: [44838]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/general_fifo.vhd", line 149: Macro Selcounter "selcounter_9_9_9_0_1_flatten" inferred for node "read_addr_dup".
# Info: [44838]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/general_fifo.vhd", line 211: Macro Modgen_Counter "counter_up_sclear_aclear_clock_cnt_en_0_9" inferred for node "write_addr".
# Info: [44838]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/general_fifo.vhd", line 220: Macro Modgen_Counter "counter_up_sclear_aclear_clock_cnt_en_0_9" inferred for node "read_addr".
# Info: [44508]: Module work.opcode_store(opcode_store_rtl): Compiling...
# Info: [44838]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/opcode_store.vhd", line 218: Macro Modgen_Counter "counter_up_sclear_aclear_clock_clk_en_0_10" inferred for node "counter".
# Info: [44508]: Module work.RAM_300(RAM_300_rtl): Compiling...
# Info: [44508]: Module work.manager(manager_rtl){generic map (sym_row_g => 15 sym_col_g => 20 inside_row_g => 32 sdram_burst_g => 16 hor_active_pixels_g => 640 ver_active_lines_g => 480 hor_left_border_g => 0 ...)}: Compiling...
# Warning: [45702]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/manager.vhd", line 118: Initial value for req_in_trg_counter[31:0] is ignored for synthesis. To allow initial value for synthesis, please set the attribute "allow_init_val" in HDL or enable the global support for initial value synthesis through "compile_initial_values" switch.
# Info: [44838]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/manager.vhd", line 196: Macro Modgen_Counter "counter_up_sload_aclear_clock_cnt_en_0_10" inferred for node "req_cnt".
# Info: [44838]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/manager.vhd", line 365: Macro Modgen_Counter "counter_up_sclear_aclear_clock_cnt_en_0_8" inferred for node "sdram_wait_counter_tmp".
# Info: [44838]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/manager.vhd", line 371: Macro Modgen_Counter "counter_up_sclear_aclear_clock_cnt_en_0_8" inferred for node "sdram_wait_counter".
# Info: [44838]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/manager.vhd", line 403: Macro Modgen_Counter "counter_up_sload_sclear_aclear_clock_cnt_en_0_5" inferred for node "sym_col".
# Info: [44838]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/manager.vhd", line 414: Macro Modgen_Counter "counter_up_sload_sclear_aclear_clock_clk_en_0_6" inferred for node "inside_row".
# Info: [44838]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/manager.vhd", line 415: Macro Modgen_Counter "counter_up_sclear_aclear_clock_cnt_en_0_11" inferred for node "row_count".
# Info: [44838]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/manager.vhd", line 418: Macro Modgen_Counter "counter_up_sload_sclear_aclear_clock_clk_en_0_4" inferred for node "sym_row".
# Info: [44508]: Module work.general_fifo(arc_general_fifo){generic map (reset_polarity_g => 0 width_g => 8 depth_g => 640 log_depth_g => 10 almost_full_g => 8 almost_empty_g => 1)}: Compiling...
# Info: [44838]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/general_fifo.vhd", line 149: Macro Selcounter "selcounter_10_10_10_0_1_flatten" inferred for node "read_addr_dup".
# Info: [44838]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/general_fifo.vhd", line 211: Macro Modgen_Counter "counter_up_sclear_aclear_clock_cnt_en_0_10" inferred for node "write_addr".
# Info: [44838]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/general_fifo.vhd", line 220: Macro Modgen_Counter "counter_up_sclear_aclear_clock_cnt_en_0_10" inferred for node "read_addr".
# Info: [44508]: Module work.mux2(mux2_rtl){generic map (width_g => 8)}: Compiling...
# Info: [44508]: Module work.x_y_location(x_y_location_rtl){generic map (hor_width_g => 5 ver_width_g => 4 reset_polarity_g => 0 hor_max_value_g => 19 ver_max_value_g => 14)}: Compiling...
# Info: [44508]: Module work.update_upon_vsync(update_upon_vsync_rtl){generic map (hor_width_g => 5 ver_width_g => 4 reset_polarity_g => 0)}: Compiling...
# Info: [44508]: Module work.x_y_location_top(x_y_location_top_rtl){generic map (hor_width_g => 5 ver_width_g => 4 reset_polarity_g => 0 hor_max_value_g => 19 ver_max_value_g => 14)}: Compiling...
# Info: [44508]: Module work.debouncer(debouncer_rtl){generic map (max_value_g => 50000000 reset_polarity_g => 0)}: Compiling...
# Info: [44838]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/debouncer.vhd", line 59: Macro Modgen_Counter "counter_up_sclear_aclear_clock_0_26" inferred for node "int_count".
# Info: [44508]: Module work.navigator(navigator_rtl){generic map (hor_width_g => 5 ver_width_g => 4 reset_polarity_g => 0 hor_max_value_g => 19 ver_max_value_g => 14 max_value_g => 50000000)}: Compiling...
# Info: [44508]: Module work.Symbol_Generator_Top(rtl_Symbol_Generator_Top){generic map (hor_active_pixels_g => 640 ver_active_lines_g => 480 hor_left_border_g => 0 hor_right_border_g => 0 hor_back_porch_g => 48 ...)}: Compiling...
# Info: [44508]: Module work.disp_ctrl_top(rtl_disp_ctrl_top){generic map (reset_polarity_g => 0 hsync_polarity_g => 1 vsync_polarity_g => 1 blank_polarity_g => 0 red_default_color_g => 0 green_default_color_g => 0 ...)}: Compiling...
# Info: [44812]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/disp_ctrl_top.vhd", line 1319: Sharing register left_frame_rg_d1[4] with left_frame_rg_d1[6]
# Info: [44812]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/disp_ctrl_top.vhd", line 1319: Sharing register left_frame_rg_d1[6] with right_frame_rg_d1[4]
# Info: [44812]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/disp_ctrl_top.vhd", line 1319: Sharing register right_frame_rg_d1[4] with right_frame_rg_d1[6]
# Info: [44812]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/disp_ctrl_top.vhd", line 1319: Sharing register left_frame_rg_d2[4] with left_frame_rg_d2[6]
# Info: [44812]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/disp_ctrl_top.vhd", line 1319: Sharing register left_frame_rg_d2[4] with right_frame_rg_d2[4]
# Info: [44812]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/disp_ctrl_top.vhd", line 1319: Sharing register left_frame_rg_d2[4] with right_frame_rg_d2[6]
# Info: [44838]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/disp_ctrl_top.vhd", line 1356: Macro Add_Sub "M_RTLSIM_ADD_SUB_10" inferred for node "op_cnt".
# Info: [44508]: Module work.sdram_controller(rtl_sdram_controller){generic map (reset_polarity_g => 0)}: Compiling...
# Info: [44812]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/sdram_controller.vhd", line 640: Sharing register dram_ldqm with dram_udqm
# Info: [44838]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/sdram_controller.vhd", line 235: Macro Modgen_Counter "counter_dn_sload_aclear_clock_cnt_en_0_15" inferred for node "wait_200us_cntr".
# Info: [44838]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/sdram_controller.vhd", line 245: Macro Modgen_Counter "counter_dn_sload_aclear_clock_cnt_en_0_12" inferred for node "rfsh_int_cntr".
# Info: [44838]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/sdram_controller.vhd", line 252: Macro Modgen_Counter "counter_dn_sload_aclear_clock_cnt_en_0_4" inferred for node "tRC_cntr".
# Info: [44838]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/sdram_controller.vhd", line 328: Macro Modgen_Counter "counter_up_aclear_clock_cnt_en_0_4" inferred for node "init_pre_cntr".
# Info: [44508]: Module work.uart_rx(arc_uart_rx){generic map (parity_en_g => 0 parity_odd_g => false uart_idle_g => 1 baudrate_g => 115200 clkrate_g => 100000000 databits_g => 8 reset_polarity_g => 0)}: Compiling...
# Info: [45308]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/uart_rx.vhd", line 190: The comparison operator has been optimized to constant 1.
# Info: [44508]: Module work.mp_dec(rtl_mp_dec){generic map (reset_polarity_g => 0 len_dec1_g => true sof_d_g => 1 type_d_g => 1 addr_d_g => 2 len_d_g => 2 crc_d_g => 1 eof_d_g => 1 sof_val_g => 100 eof_val_g => 200 width_g => 8)}: Compiling...
# Info: [44812]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/mp_dec.vhd", line 326: Sharing register eof_blk[7] with eof_blk[6]
# Info: [44812]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/mp_dec.vhd", line 326: Sharing register eof_blk[7] with eof_blk[3]
# Info: [44838]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/mp_dec.vhd", line 367: Macro Modgen_Counter "counter_up_sclear_aclear_clock_cnt_en_0_16" inferred for node "w_addr".
# Info: [44508]: Module work.ram_simple(arc_ram_simple){generic map (reset_polarity_g => 0 width_in_g => 8 addr_bits_g => 10)}: Compiling...
# Info: [44508]: Module work.checksum_calc(arc_checksum_calc){generic map (reset_polarity_g => 0 signed_checksum_g => false checksum_init_val_g => 0 checksum_out_width_g => 8 data_width_g => 8)}: Compiling...
# Info: [44508]: Module work.rx_path(rtl_rx_path){generic map (reset_polarity_g => 0 len_dec1_g => true sof_d_g => 1 type_d_g => 1 addr_d_g => 2 len_d_g => 2 crc_d_g => 1 eof_d_g => 1 sof_val_g => 100 eof_val_g => 200 ...)}: Compiling...
# Info: [44838]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/rx_path.vhd", line 606: Macro Selcounter "selcounter_11_11_11_0_1_flatten" inferred for node "ack_i_cnt".
# Info: [44508]: Module work.uart_tx(arc_uart_tx){generic map (parity_en_g => 1 parity_odd_g => false uart_idle_g => 1 baudrate_g => 115200 clkrate_g => 100000000 databits_g => 8 reset_polarity_g => 0)}: Compiling...
# Info: [44838]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/uart_tx.vhd", line 99: Macro Selcounter "selcounter_10_10_10_0_1_flatten" inferred for node "sample_cnt".
# Info: [44838]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/uart_tx.vhd", line 153: Macro Modgen_Counter "counter_up_sclear_aclear_clock_clk_en_0_4" inferred for node "pos_cnt".
# Info: [44508]: Module work.mp_enc(rtl_mp_enc){generic map (reset_polarity_g => 0 len_dec1_g => true sof_d_g => 1 type_d_g => 1 addr_d_g => 1 len_d_g => 2 crc_d_g => 1 eof_d_g => 1 sof_val_g => 100 eof_val_g => 200 width_g => 8)}: Compiling...
# Info: [44812]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/mp_enc.vhd", line 172: Sharing register sof_blk[2] with eof_blk[3]
# Info: [44812]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/mp_enc.vhd", line 172: Sharing register sof_blk[2] with sof_blk[5]
# Info: [44812]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/mp_enc.vhd", line 172: Sharing register sof_blk[2] with sof_blk[6]
# Info: [44812]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/mp_enc.vhd", line 172: Sharing register sof_blk[2] with eof_blk[6]
# Info: [44812]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/mp_enc.vhd", line 172: Sharing register sof_blk[2] with eof_blk[7]
# Info: [44508]: Module work.general_fifo(arc_general_fifo){generic map (reset_polarity_g => 0 width_g => 8 depth_g => 9 log_depth_g => 4 almost_full_g => 8 almost_empty_g => 1)}: Compiling...
# Info: [44838]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/general_fifo.vhd", line 149: Macro Selcounter "selcounter_4_4_4_0_1_flatten" inferred for node "read_addr_dup".
# Info: [44838]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/general_fifo.vhd", line 211: Macro Modgen_Counter "counter_up_sclear_aclear_clock_cnt_en_0_4" inferred for node "write_addr".
# Info: [44838]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/general_fifo.vhd", line 220: Macro Modgen_Counter "counter_up_sclear_aclear_clock_cnt_en_0_4" inferred for node "read_addr".
# Info: [44508]: Module work.gen_reg(rtl_gen_reg){generic map (reset_polarity_g => 0 width_g => 8 addr_en_g => true addr_val_g => 15 addr_width_g => 4 read_en_g => true write_en_g => true clear_on_read_g => false ...)}: Compiling...
# Info: [45308]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/gen_reg.vhd", line 118: The comparison operator has been optimized to constant 1.
# Info: [44508]: Module work.gen_reg(rtl_gen_reg){generic map (reset_polarity_g => 0 width_g => 8 addr_en_g => true addr_val_g => 11 addr_width_g => 4 read_en_g => true write_en_g => true clear_on_read_g => false ...)}: Compiling...
# Info: [44508]: Module work.gen_reg(rtl_gen_reg){generic map (reset_polarity_g => 0 width_g => 8 addr_en_g => true addr_val_g => 12 addr_width_g => 4 read_en_g => true write_en_g => true clear_on_read_g => true ...)}: Compiling...
# Info: [44508]: Module work.tx_path_wbm(rtl_tx_path_wbm){generic map (reset_polarity_g => 0 data_width_g => 8 addr_width_g => 10)}: Compiling...
# Info: [44838]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/tx_path_wbm.vhd", line 190: Macro Modgen_Counter "counter_up_sload_sclear_aclear_clock_clk_en_cnt_en_0_10" inferred for node "cur_rd_addr".
# Info: [44838]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/tx_path_wbm.vhd", line 191: Macro Modgen_Counter "counter_up_sclear_aclear_clock_clk_en_cnt_en_0_10" inferred for node "ram_in_addr_i".
# Info: [44838]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/tx_path_wbm.vhd", line 244: Macro Add_Sub "M_RTLSIM_ADD_3_11" inferred for node "ack_i_cnt".
# Info: [44508]: Module work.gen_reg(rtl_gen_reg){generic map (reset_polarity_g => 0 width_g => 8 addr_en_g => true addr_val_g => 1E1 addr_width_g => 4 read_en_g => true write_en_g => true clear_on_read_g => false ...)}: Compiling...
# Info: [44508]: Module work.gen_reg(rtl_gen_reg){generic map (reset_polarity_g => 0 width_g => 8 addr_en_g => true addr_val_g => 9 addr_width_g => 4 read_en_g => true write_en_g => true clear_on_read_g => false ...)}: Compiling...
# Info: [44508]: Module work.tx_path(arc_tx_path){generic map (reset_polarity_g => 0 len_dec1_g => true sof_d_g => 1 type_d_g => 1 addr_d_g => 1 len_d_g => 2 crc_d_g => 1 eof_d_g => 1 sof_val_g => 100 eof_val_g => 200 ...)}: Compiling...
# Info: [44508]: Module work.led(led_rtl){generic map (reset_polarity_g => 0 timer_freq_g => 1 clk_freq_g => 100000000)}: Compiling...
# Info: [44838]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/led.vhd", line 72: Macro Modgen_Counter "counter_up_sclear_aclear_clock_0_27" inferred for node "timer_counter".
# Info: [44508]: Module work.mds_top(rtl_mds_top){generic map (sys_clk_g => 100000000 baudrate_g => 115200)}: Compiling...
# Info: [44508]: Module work.hexss(arc_hexss): Compiling...
# Info: [44523]: Root Module work.top_synthesis(top_synthesis_rtl){generic map (sys_clk_g => 100000000 baudrate_g => 115200 reset_polarity_g => 0)}: Compiling...
# Info: [45309]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/intercon.vhd", line 165: Optimizing state bit(s) wbs_gnt to constant 0
# Info: [45309]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/mem_ctrl_wr.vhd", line 353: Optimizing state bit(s) type_reg_wbm_d2[0] to constant 0
# Info: [45309]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/SG_WBM_IF.vhd", line 160: Optimizing state bit(s) wbm_tga_o[9:6] to constant 0
# Info: [45309]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/SG_WBM_IF.vhd", line 160: Optimizing state bit(s) wbm_tga_o[4:2] to constant 0
# Info: [45309]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/SG_WBM_IF.vhd", line 160: Optimizing state bit(s) wbm_tga_o[0] to constant 0
# Info: [45309]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/synthetic_frame_generator.vhd", line 105: Optimizing state bit(s) left_frame[9:8] to constant 0
# Info: [45309]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/synthetic_frame_generator.vhd", line 105: Optimizing state bit(s) left_frame[3:0] to constant 0
# Info: [45309]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/synthetic_frame_generator.vhd", line 105: Optimizing state bit(s) upper_frame[9:7] to constant 0
# Info: [45309]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/synthetic_frame_generator.vhd", line 105: Optimizing state bit(s) upper_frame[1:0] to constant 0
# Info: [45309]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/synthetic_frame_generator.vhd", line 105: Optimizing state bit(s) right_frame[9:8] to constant 0
# Info: [45309]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/synthetic_frame_generator.vhd", line 105: Optimizing state bit(s) right_frame[3:0] to constant 0
# Info: [45309]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/synthetic_frame_generator.vhd", line 105: Optimizing state bit(s) lower_frame[9:7] to constant 0
# Info: [45309]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/synthetic_frame_generator.vhd", line 105: Optimizing state bit(s) lower_frame[1:0] to constant 0
# Info: [45193]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/gen_reg.vhd", line 53: Net addr[1:0] is unused after optimization
# Info: [45193]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/opcode_store.vhd", line 37: Net op_cnt[9:0] is unused after optimization
# Info: [45307]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/manager.vhd", line 452: The driving logic for the net ram_addr_rd[8:0] has been moved across hierarchy due to cross-hierarchy optimization
# Info: [45309]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/manager.vhd", line 452: Optimizing state bit(s) sdram_addr_rd[23:22] to constant 0
# Info: [45309]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/manager.vhd", line 452: Optimizing state bit(s) sdram_addr_rd[3:0] to constant 0
# Info: [45309]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/disp_ctrl_top.vhd", line 1319: Optimizing state bit(s) left_frame_rg_d1[9:7] to constant 0
# Info: [45309]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/disp_ctrl_top.vhd", line 1319: Optimizing state bit(s) left_frame_rg_d1[5] to constant 0
# Info: [45309]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/disp_ctrl_top.vhd", line 1319: Optimizing state bit(s) left_frame_rg_d1[3:0] to constant 0
# Info: [45309]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/disp_ctrl_top.vhd", line 1319: Optimizing state bit(s) right_frame_rg_d2[9:7] to constant 0
# Info: [45309]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/disp_ctrl_top.vhd", line 1319: Optimizing state bit(s) right_frame_rg_d2[5] to constant 0
# Info: [45309]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/disp_ctrl_top.vhd", line 1319: Optimizing state bit(s) right_frame_rg_d2[3:0] to constant 0
# Info: [45309]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/disp_ctrl_top.vhd", line 1319: Optimizing state bit(s) upper_frame_rg_d1[9:8] to constant 0
# Info: [45309]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/disp_ctrl_top.vhd", line 1319: Optimizing state bit(s) right_frame_rg_d1[9:7] to constant 0
# Info: [45309]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/disp_ctrl_top.vhd", line 1319: Optimizing state bit(s) right_frame_rg_d1[5] to constant 0
# Info: [45309]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/disp_ctrl_top.vhd", line 1319: Optimizing state bit(s) right_frame_rg_d1[3:0] to constant 0
# Info: [45309]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/disp_ctrl_top.vhd", line 1319: Optimizing state bit(s) lower_frame_rg_d1[9:8] to constant 0
# Info: [45309]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/disp_ctrl_top.vhd", line 1319: Optimizing state bit(s) left_frame_rg_d2[9:7] to constant 0
# Info: [45309]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/disp_ctrl_top.vhd", line 1319: Optimizing state bit(s) left_frame_rg_d2[5] to constant 0
# Info: [45309]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/disp_ctrl_top.vhd", line 1319: Optimizing state bit(s) left_frame_rg_d2[3:0] to constant 0
# Info: [45309]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/disp_ctrl_top.vhd", line 1319: Optimizing state bit(s) upper_frame_rg_d2[9:8] to constant 0
# Info: [45309]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/disp_ctrl_top.vhd", line 1319: Optimizing state bit(s) lower_frame_rg_d2[9:8] to constant 0
# Info: [45309]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/uart_rx.vhd", line 117: Optimizing state bit(s) parity_err to constant 0
# Info: [45309]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/mp_dec.vhd", line 326: Optimizing state bit(s) eof_blk[5:4] to constant 0
# Info: [45309]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/mp_dec.vhd", line 326: Optimizing state bit(s) eof_blk[2:0] to constant 0
# Info: [45309]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/mp_enc.vhd", line 172: Optimizing state bit(s) eof_blk[5:4] to constant 0
# Info: [45309]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/mp_enc.vhd", line 172: Optimizing state bit(s) eof_blk[2:0] to constant 0
# Info: [45307]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/mp_enc.vhd", line 158: The driving logic for the net read_addr[9:0] has been moved across hierarchy due to cross-hierarchy optimization
# Info: [45309]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/mp_enc.vhd", line 172: Optimizing state bit(s) sof_blk[7] to constant 0
# Info: [45309]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/mp_enc.vhd", line 172: Optimizing state bit(s) sof_blk[4:3] to constant 0
# Info: [45309]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/mp_enc.vhd", line 172: Optimizing state bit(s) sof_blk[1:0] to constant 0
# Info: [45307]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/ram_simple.vhd", line 96: The driving logic for the net data_out[7:0] has been moved across hierarchy due to cross-hierarchy optimization
# Info: [45193]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/gen_reg.vhd", line 62: Net rd_en is unused after optimization
# Info: [44846]: Rebalanced Expression Tree...
# Info: [44842]: Compilation successfully completed.
# Info: [44841]: Counter Inferencing === Detected : 88, Inferred (Modgen/Selcounter/AddSub) : 51 (38 / 10 / 2), AcrossDH (Merged/Not-Merged) : (0 / 1), Not-Inferred (Acrossdh/Attempted) : (0 / 5), Local Vars : 32 ===
# Info: [44856]: Total lines of RTL compiled: 18893.
# Info: [44835]: Total CPU time for compilation: 14.8 secs.
# Info: [44513]: Overall running time for compilation: 16.0 secs.
# Warning: [4559]: Found black-box: work.dcfifo_RTLC_LONGENTBBox2; "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/dc_fifo.vhd", line 68:.
# Warning: [4559]: Found black-box: work.altsyncram_RTLC_LONGENTBBox1; "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/altera_16to8_dc_ram.vhd", line 62:.
# Warning: [4559]: Found black-box: work.altsyncram_RTLC_LONGENTBBox0; "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/altera_8to16_dc_ram.vhd", line 62:.
# Info: [654]: Current working directory: P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/project_1_impl_1.
# Info: [15329]: Doing rtl optimizations.
# Info: [9029]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/mem_ctrl_rd_wbm.vhd", line 630: : Inferred selective counter Instance 'instance:mds_top_inst.mem_mng_inst.mem_ctrl_rd_inst.wbm_inst.ix127' of type 'cell:selcounter_13_13_13_0_0_dn'
# Info: [9028]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/opcode_store.vhd", line 253: : Inferred selective adder Instance 'instance:mds_top_inst.disp_ctrl_inst.Symbol_Generator_Top_inst.opcode_store_inst.ix0' of type 'cell:seladd_7_7_7_0_0'
# Info: [9028]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/manager.vhd", line 463: : Inferred selective adder Instance 'instance:mds_top_inst.disp_ctrl_inst.Symbol_Generator_Top_inst.manager_inst.ix33' of type 'cell:seladd_7_7_7_0_0'
# Info: [657]: Finished compiling design.
compile
# COMMAND: synthesize
# Info: [654]: Current working directory: P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/project_1_impl_1.
# Info: [4557]: instance:global_nets_inst.clk_blk_inst.pll_inst Instance is flattened in hierarchical block view:.work.clk_blk_top.rtl_clk_blk_top.
# Info: [4557]: instance:global_nets_inst.reset_blk_inst.rst_deb_inst Instance is flattened in hierarchical block view:.work.reset_blk_top_0.rtl_reset_blk_top.
# Info: [4557]: instance:global_nets_inst.clk_blk_inst Instance is flattened in hierarchical block view:.work.global_nets_top_0.rtl_global_nets_top.
# Info: [4557]: instance:global_nets_inst.reset_blk_inst Instance is flattened in hierarchical block view:.work.global_nets_top_0.rtl_global_nets_top.
# Info: [4557]: instance:mds_top_inst.mem_mng_inst.mem_ctrl_wr_inst.ram1_inst Instance is flattened in hierarchical block view:.work.mem_ctrl_wr_0_0_1_640_480.rtl_mem_ctrl_wr_unfold_3766.
# Info: [4557]: instance:mds_top_inst.mem_mng_inst.mem_ctrl_wr_inst.wbs_inst Instance is flattened in hierarchical block view:.work.mem_ctrl_wr_0_0_1_640_480.rtl_mem_ctrl_wr_unfold_3766.
# Info: [4557]: instance:mds_top_inst.mem_mng_inst.mem_ctrl_wr_inst.wbm_inst Instance is flattened in hierarchical block view:.work.mem_ctrl_wr_0_0_1_640_480.rtl_mem_ctrl_wr_unfold_3766.
# Info: [4557]: instance:mds_top_inst.mem_mng_inst.mem_ctrl_rd_inst.ram1_inst Instance is flattened in hierarchical block view:.work.mem_ctrl_rd_0_0_640_480.rtl_mem_ctrl_rd_unfold_3728.
# Info: [4557]: instance:mds_top_inst.mem_mng_inst.mem_ctrl_rd_inst.wbs_inst Instance is flattened in hierarchical block view:.work.mem_ctrl_rd_0_0_640_480.rtl_mem_ctrl_rd_unfold_3728.
# Info: [4557]: instance:mds_top_inst.mem_mng_inst.mem_ctrl_rd_inst.wbm_inst Instance is flattened in hierarchical block view:.work.mem_ctrl_rd_0_0_640_480.rtl_mem_ctrl_rd_unfold_3728.
# Info: [4557]: instance:mds_top_inst.mem_mng_inst.wbs_reg_inst Instance is flattened in hierarchical block view:.work.mem_mng_top_0_0_1_640_480.rtl_mem_mng_top_unfold_3052.
# Info: [4557]: instance:mds_top_inst.mem_mng_inst.dbg_reg_generate_1_gen_reg_dbg_inst Instance is flattened in hierarchical block view:.work.mem_mng_top_0_0_1_640_480.rtl_mem_mng_top_unfold_3052.
# Info: [4557]: instance:mds_top_inst.mem_mng_inst.gen_reg_type_inst Instance is flattened in hierarchical block view:.work.mem_mng_top_0_0_1_640_480.rtl_mem_mng_top_unfold_3052.
# Info: [4557]: instance:mds_top_inst.mem_mng_inst.dbg_reg_generate_2_gen_reg_dbg_inst Instance is flattened in hierarchical block view:.work.mem_mng_top_0_0_1_640_480.rtl_mem_mng_top_unfold_3052.
# Info: [4557]: instance:mds_top_inst.mem_mng_inst.dbg_reg_generate_0_gen_reg_dbg_inst Instance is flattened in hierarchical block view:.work.mem_mng_top_0_0_1_640_480.rtl_mem_mng_top_unfold_3052.
# Info: [4557]: instance:mds_top_inst.mem_mng_inst.arbiter_inst Instance is flattened in hierarchical block view:.work.mem_mng_top_0_0_1_640_480.rtl_mem_mng_top_unfold_3052.
# Info: [4557]: instance:mds_top_inst.mem_mng_inst.mem_ctrl_wr_inst Instance is flattened in hierarchical block view:.work.mem_mng_top_0_0_1_640_480.rtl_mem_mng_top_unfold_3052.
# Info: [4557]: instance:mds_top_inst.mem_mng_inst.mem_ctrl_rd_inst Instance is flattened in hierarchical block view:.work.mem_mng_top_0_0_1_640_480.rtl_mem_mng_top_unfold_3052.
# Info: [4557]: instance:mds_top_inst.disp_ctrl_inst.Symbol_Generator_Top_inst.opcode_store_inst.general_fifo_inst Instance is flattened in hierarchical block view:.work.opcode_store.opcode_store_rtl_unfold_5636.
# Info: [4557]: instance:mds_top_inst.disp_ctrl_inst.Symbol_Generator_Top_inst.navigator_inst.x_y_location_top_inst.update_upon_vsync_inst Instance is flattened in hierarchical block view:.work.x_y_location_top_5_4_0_19_14.x_y_location_top_rtl.
# Info: [4557]: instance:mds_top_inst.disp_ctrl_inst.Symbol_Generator_Top_inst.navigator_inst.x_y_location_top_inst.x_y_location_inst Instance is flattened in hierarchical block view:.work.x_y_location_top_5_4_0_19_14.x_y_location_top_rtl.
# Info: [4557]: instance:mds_top_inst.disp_ctrl_inst.Symbol_Generator_Top_inst.navigator_inst.right_debouncer_inst Instance is flattened in hierarchical block view:.work.navigator_5_4_0_19_14_50000000.navigator_rtl.
# Info: [4557]: instance:mds_top_inst.disp_ctrl_inst.Symbol_Generator_Top_inst.navigator_inst.left_debouncer_inst Instance is flattened in hierarchical block view:.work.navigator_5_4_0_19_14_50000000.navigator_rtl.
# Info: [4557]: instance:mds_top_inst.disp_ctrl_inst.Symbol_Generator_Top_inst.navigator_inst.up_debouncer_inst Instance is flattened in hierarchical block view:.work.navigator_5_4_0_19_14_50000000.navigator_rtl.
# Info: [4557]: instance:mds_top_inst.disp_ctrl_inst.Symbol_Generator_Top_inst.navigator_inst.down_debouncer_inst Instance is flattened in hierarchical block view:.work.navigator_5_4_0_19_14_50000000.navigator_rtl.
# Info: [4557]: instance:mds_top_inst.disp_ctrl_inst.Symbol_Generator_Top_inst.navigator_inst.x_y_location_top_inst Instance is flattened in hierarchical block view:.work.navigator_5_4_0_19_14_50000000.navigator_rtl.
# Info: [4557]: instance:mds_top_inst.disp_ctrl_inst.Symbol_Generator_Top_inst.mux2_inst Instance is flattened in hierarchical block view:.work.Symbol_Generator_Top_640_480_0_0_48_16_96_0_0_31_11_2_5_4_0_50000000.rtl_Symbol_Generator_Top_unfold_5276.
# Info: [4557]: instance:mds_top_inst.disp_ctrl_inst.Symbol_Generator_Top_inst.opcode_unite_inst Instance is flattened in hierarchical block view:.work.Symbol_Generator_Top_640_480_0_0_48_16_96_0_0_31_11_2_5_4_0_50000000.rtl_Symbol_Generator_Top_unfold_5276.
# Info: [4557]: instance:mds_top_inst.disp_ctrl_inst.Symbol_Generator_Top_inst.fifo_A Instance is flattened in hierarchical block view:.work.Symbol_Generator_Top_640_480_0_0_48_16_96_0_0_31_11_2_5_4_0_50000000.rtl_Symbol_Generator_Top_unfold_5276.
# Info: [4557]: instance:mds_top_inst.disp_ctrl_inst.Symbol_Generator_Top_inst.fifo_B Instance is flattened in hierarchical block view:.work.Symbol_Generator_Top_640_480_0_0_48_16_96_0_0_31_11_2_5_4_0_50000000.rtl_Symbol_Generator_Top_unfold_5276.
# Info: [4557]: instance:mds_top_inst.disp_ctrl_inst.Symbol_Generator_Top_inst.opcode_store_inst Instance is flattened in hierarchical block view:.work.Symbol_Generator_Top_640_480_0_0_48_16_96_0_0_31_11_2_5_4_0_50000000.rtl_Symbol_Generator_Top_unfold_5276.
# Info: [4557]: instance:mds_top_inst.disp_ctrl_inst.Symbol_Generator_Top_inst.manager_inst Instance is flattened in hierarchical block view:.work.Symbol_Generator_Top_640_480_0_0_48_16_96_0_0_31_11_2_5_4_0_50000000.rtl_Symbol_Generator_Top_unfold_5276.
# Info: [4557]: instance:mds_top_inst.disp_ctrl_inst.Symbol_Generator_Top_inst.navigator_inst Instance is flattened in hierarchical block view:.work.Symbol_Generator_Top_640_480_0_0_48_16_96_0_0_31_11_2_5_4_0_50000000.rtl_Symbol_Generator_Top_unfold_5276.
# Info: [4557]: instance:mds_top_inst.disp_ctrl_inst.pixel_mng_inst Instance is flattened in hierarchical block view:.work.disp_ctrl_top_RTLC_LONGENT4.rtl_disp_ctrl_top_unfold_3380.
# Info: [4557]: instance:mds_top_inst.disp_ctrl_inst.dc_fifo_inst Instance is flattened in hierarchical block view:.work.disp_ctrl_top_RTLC_LONGENT4.rtl_disp_ctrl_top_unfold_3380.
# Info: [4557]: instance:mds_top_inst.disp_ctrl_inst.wbs_reg_inst Instance is flattened in hierarchical block view:.work.disp_ctrl_top_RTLC_LONGENT4.rtl_disp_ctrl_top_unfold_3380.
# Info: [4557]: instance:mds_top_inst.disp_ctrl_inst.gen_reg_type_inst Instance is flattened in hierarchical block view:.work.disp_ctrl_top_RTLC_LONGENT4.rtl_disp_ctrl_top_unfold_3380.
# Info: [4557]: instance:mds_top_inst.disp_ctrl_inst.gen_reg_upper_frame_inst Instance is flattened in hierarchical block view:.work.disp_ctrl_top_RTLC_LONGENT4.rtl_disp_ctrl_top_unfold_3380.
# Info: [4557]: instance:mds_top_inst.disp_ctrl_inst.gen_reg_lower_frame_inst Instance is flattened in hierarchical block view:.work.disp_ctrl_top_RTLC_LONGENT4.rtl_disp_ctrl_top_unfold_3380.
# Info: [4557]: instance:mds_top_inst.disp_ctrl_inst.gen_reg_version_inst Instance is flattened in hierarchical block view:.work.disp_ctrl_top_RTLC_LONGENT4.rtl_disp_ctrl_top_unfold_3380.
# Info: [4557]: instance:mds_top_inst.disp_ctrl_inst.gen_reg_opcode_unite_inst Instance is flattened in hierarchical block view:.work.disp_ctrl_top_RTLC_LONGENT4.rtl_disp_ctrl_top_unfold_3380.
# Info: [4557]: instance:mds_top_inst.disp_ctrl_inst.synth_pic_gen_inst Instance is flattened in hierarchical block view:.work.disp_ctrl_top_RTLC_LONGENT4.rtl_disp_ctrl_top_unfold_3380.
# Info: [4557]: instance:mds_top_inst.disp_ctrl_inst.vesa_gen_ctrl_inst Instance is flattened in hierarchical block view:.work.disp_ctrl_top_RTLC_LONGENT4.rtl_disp_ctrl_top_unfold_3380.
# Info: [4557]: instance:mds_top_inst.disp_ctrl_inst.Symbol_Generator_Top_inst Instance is flattened in hierarchical block view:.work.disp_ctrl_top_RTLC_LONGENT4.rtl_disp_ctrl_top_unfold_3380.
# Info: [4557]: instance:mds_top_inst.disp_ctrl_inst.SG_WBM_IF_inst Instance is flattened in hierarchical block view:.work.disp_ctrl_top_RTLC_LONGENT4.rtl_disp_ctrl_top_unfold_3380.
# Info: [4557]: instance:mds_top_inst.rx_path_inst.checksum_inst_dec Instance is flattened in hierarchical block view:.work.rx_path_0_1_1_1_2_2_1_1_100_200_8_0_0_1_115200_100000000_8_8_10_0_0_8_8.rtl_rx_path_unfold_2790.
# Info: [4557]: instance:mds_top_inst.rx_path_inst.mp_dec1 Instance is flattened in hierarchical block view:.work.rx_path_0_1_1_1_2_2_1_1_100_200_8_0_0_1_115200_100000000_8_8_10_0_0_8_8.rtl_rx_path_unfold_2790.
# Info: [4557]: instance:mds_top_inst.rx_path_inst.uart_rx_c Instance is flattened in hierarchical block view:.work.rx_path_0_1_1_1_2_2_1_1_100_200_8_0_0_1_115200_100000000_8_8_10_0_0_8_8.rtl_rx_path_unfold_2790.
# Info: [4557]: instance:mds_top_inst.tx_path_inst.gen_reg_type_inst Instance is flattened in hierarchical block view:.work.tx_path_RTLC_LONGENT10.arc_tx_path_unfold_2766.
# Info: [4557]: instance:mds_top_inst.tx_path_inst.wbs_reg_inst Instance is flattened in hierarchical block view:.work.tx_path_RTLC_LONGENT10.arc_tx_path_unfold_2766.
# Info: [4557]: instance:mds_top_inst.tx_path_inst.rd_burst_reg_generate_0_gen_rd_burst_reg_inst Instance is flattened in hierarchical block view:.work.tx_path_RTLC_LONGENT10.arc_tx_path_unfold_2766.
# Info: [4557]: instance:mds_top_inst.tx_path_inst.rd_burst_reg_generate_1_gen_rd_burst_reg_inst Instance is flattened in hierarchical block view:.work.tx_path_RTLC_LONGENT10.arc_tx_path_unfold_2766.
# Info: [4557]: instance:mds_top_inst.tx_path_inst.gen_dbg_cmd_reg_inst Instance is flattened in hierarchical block view:.work.tx_path_RTLC_LONGENT10.arc_tx_path_unfold_2766.
# Info: [4557]: instance:mds_top_inst.tx_path_inst.gen_reg_addr_reg_inst Instance is flattened in hierarchical block view:.work.tx_path_RTLC_LONGENT10.arc_tx_path_unfold_2766.
# Info: [4557]: instance:mds_top_inst.tx_path_inst.checksum_inst_enc Instance is flattened in hierarchical block view:.work.tx_path_RTLC_LONGENT10.arc_tx_path_unfold_2766.
# Info: [4557]: instance:mds_top_inst.tx_path_inst.fifo_inst1 Instance is flattened in hierarchical block view:.work.tx_path_RTLC_LONGENT10.arc_tx_path_unfold_2766.
# Info: [4557]: instance:mds_top_inst.tx_path_inst.uart_tx_c Instance is flattened in hierarchical block view:.work.tx_path_RTLC_LONGENT10.arc_tx_path_unfold_2766.
# Info: [4557]: instance:mds_top_inst.tx_path_inst.tx_wbm_inst Instance is flattened in hierarchical block view:.work.tx_path_RTLC_LONGENT10.arc_tx_path_unfold_2766.
# Info: [4557]: instance:mds_top_inst.tx_path_inst.mp_enc1 Instance is flattened in hierarchical block view:.work.tx_path_RTLC_LONGENT10.arc_tx_path_unfold_2766.
# Info: [4557]: instance:mds_top_inst.led_inst Instance is flattened in hierarchical block view:.work.mds_top_100000000_115200_notri.rtl_mds_top_unfold_2900.
# Info: [4557]: instance:mds_top_inst.intercon_x_inst Instance is flattened in hierarchical block view:.work.mds_top_100000000_115200_notri.rtl_mds_top_unfold_2900.
# Info: [4557]: instance:mds_top_inst.intercon_y_inst Instance is flattened in hierarchical block view:.work.mds_top_100000000_115200_notri.rtl_mds_top_unfold_2900.
# Info: [4557]: instance:mds_top_inst.intercon_z_inst Instance is flattened in hierarchical block view:.work.mds_top_100000000_115200_notri.rtl_mds_top_unfold_2900.
# Info: [4557]: instance:mds_top_inst.sdr_ctrl Instance is flattened in hierarchical block view:.work.mds_top_100000000_115200_notri.rtl_mds_top_unfold_2900.
# Info: [4557]: instance:mds_top_inst.rx_path_inst Instance is flattened in hierarchical block view:.work.mds_top_100000000_115200_notri.rtl_mds_top_unfold_2900.
# Info: [4557]: instance:mds_top_inst.tx_path_inst Instance is flattened in hierarchical block view:.work.mds_top_100000000_115200_notri.rtl_mds_top_unfold_2900.
# Info: [4557]: instance:mds_top_inst.mem_mng_inst Instance is flattened in hierarchical block view:.work.mds_top_100000000_115200_notri.rtl_mds_top_unfold_2900.
# Info: [4557]: instance:mds_top_inst.disp_ctrl_inst Instance is flattened in hierarchical block view:.work.mds_top_100000000_115200_notri.rtl_mds_top_unfold_2900.
# Info: [4557]: instance:global_nets_inst Instance is flattened in hierarchical block view:.work.top_synthesis.top_synthesis_rtl.
# Info: [4557]: instance:lsb_mem_hexss_inst Instance is flattened in hierarchical block view:.work.top_synthesis.top_synthesis_rtl.
# Info: [4557]: instance:msb_mem_hexss_inst Instance is flattened in hierarchical block view:.work.top_synthesis.top_synthesis_rtl.
# Info: [4557]: instance:lsb_disp_hexss_inst Instance is flattened in hierarchical block view:.work.top_synthesis.top_synthesis_rtl.
# Info: [4557]: instance:msb_disp_hexss_inst Instance is flattened in hierarchical block view:.work.top_synthesis.top_synthesis_rtl.
# Info: [4557]: instance:lsb_tx_hexss_inst Instance is flattened in hierarchical block view:.work.top_synthesis.top_synthesis_rtl.
# Info: [4557]: instance:msb_tx_hexss_inst Instance is flattened in hierarchical block view:.work.top_synthesis.top_synthesis_rtl.
# Info: [4557]: instance:lsb_version_hexss_inst Instance is flattened in hierarchical block view:.work.top_synthesis.top_synthesis_rtl.
# Info: [4557]: instance:msb_version_hexss_inst Instance is flattened in hierarchical block view:.work.top_synthesis.top_synthesis_rtl.
# Info: [4557]: instance:mds_top_inst Instance is flattened in hierarchical block view:.work.top_synthesis.top_synthesis_rtl.
# Info: [9032]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/top_synthesis.vhd", line 233: : Inferred shift register Instance 'instance:ix1134' of type 'cell:shiftregister_mds_top_inst_mem_mng_inst_mem_ctrl_wr_inst_reg_ram_ready_d3_clk_reset_set_0_1_0_1_0_3_0'
# Info: [9032]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/top_synthesis.vhd", line 233: : Inferred shift register Instance 'instance:ix1135' of type 'cell:shiftregister_mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_reg_init_rd_d3_clk_reset_set_0_1_0_1_0_3_0'
# Info: [9032]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/top_synthesis.vhd", line 233: : Inferred shift register Instance 'instance:ix1136' of type 'cell:shiftregister_mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_reg_ram_ready_d3_clk_reset_set_0_1_0_1_0_3_0'
# Info: [9033]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/top_synthesis.vhd", line 233: : Inferred shift register with taps Instance 'instance:ix1137' of type 'cell:shiftregister_with_taps_1_3_1'
# Info: [9033]: "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/top_synthesis.vhd", line 233: : Inferred shift register with taps Instance 'instance:ix1138' of type 'cell:shiftregister_with_taps_2_3_1'
# Info: [9033]:  : Inferred shift register with taps Instance 'instance:ix1137.ix6' of type 'cell:shiftregister_with_taps_1_3_1_0'
# Info: [9033]:  : Inferred shift register with taps Instance 'instance:ix1138.ix9' of type 'cell:shiftregister_with_taps_2_3_1_0'
# Info: [15002]: Optimizing design view:.work.top_synthesis.top_synthesis_rtl
# Info: [3027]: Writing file: P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/project_1_impl_1/top_synthesis.vqm.
# Info: [3027]: Writing file: P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/project_1_impl_1/top_synthesis.xrf.
# Warning: Moving P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/project_1_impl_1/top_synthesis.qsf to P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/project_1_impl_1/top_synthesis_save.qsf
# Info: -- Writing file P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/project_1_impl_1/top_synthesis.tcl
# Info: exq_pr_compile_project gen_vcf top_synthesis 1
# Info: [657]: Finished synthesizing design.
# Info: [11019]: Total CPU time for synthesis: 1 m 38.2 s secs.
# Info: [11020]: Overall running time for synthesis: 1 m 41.1 s secs.
synthesize
