// -------------------------------------------------------------
// 
// File Name: D:\ljx\code\GUIDANCE-ljx3\slsf_randgen\slsf\reportsneo\2024-06-06-16-53-16\Verilog_hdlsrc\sampleModel2034\sampleModel2034_1_sub\Mysubsystem_17.v
// Created: 2024-06-10 21:01:48
// 
// Generated by MATLAB 9.14 and HDL Coder 4.1
// 
// -------------------------------------------------------------


// -------------------------------------------------------------
// 
// Module: Mysubsystem_17
// Source Path: sampleModel2034_1_sub/Subsystem/Mysubsystem_17
// Hierarchy Level: 1
// 
// -------------------------------------------------------------

`timescale 1 ns / 1 ns

module Mysubsystem_17
          (In1,
           In2,
           Out1);


  input   [7:0] In1;  // uint8
  input   [7:0] In2;  // uint8
  output  [7:0] Out1;  // uint8


  wire [15:0] cfblk66_out1;  // uint16
  wire [7:0] cfblk175_out1;  // uint8
  wire [7:0] dtc_out;  // ufix8
  wire [7:0] cfblk99_out1;  // uint8


  DotProduct u_cfblk66_inst (.in1(In2),  // uint8
                             .in2(In1),  // uint8
                             .out1(cfblk66_out1)  // uint16
                             );

  assign cfblk175_out1 = cfblk66_out1[7:0];



  assign dtc_out = cfblk175_out1;



  assign cfblk99_out1 = dtc_out;



  assign Out1 = cfblk99_out1;

endmodule  // Mysubsystem_17

