

================================================================
== Vitis HLS Report for 'getShadows'
================================================================
* Date:           Sun Jul 28 01:30:23 2024

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:45 MST 2020)
* Project:        PatchMaker_tanishGit
* Solution:       solutionSC2 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu19p-fsvb3824-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.00 ns|  2.190 ns|     0.81 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      401|      401|  1.203 us|  1.203 us|  401|  401|     none|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                               |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |           Loop Name           |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- getShadows_settingtopArrays  |      372|      372|        93|          -|          -|     4|        no|
        |- getShadows_maxFinding_loop   |       27|       27|         9|          -|          -|     3|        no|
        +-------------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 103
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 95 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 51 
51 --> 52 
52 --> 53 
53 --> 54 
54 --> 55 
55 --> 56 
56 --> 57 
57 --> 58 
58 --> 59 
59 --> 60 
60 --> 61 
61 --> 62 
62 --> 63 
63 --> 64 
64 --> 65 
65 --> 66 
66 --> 67 
67 --> 68 
68 --> 69 
69 --> 70 
70 --> 71 
71 --> 72 
72 --> 73 
73 --> 74 
74 --> 75 
75 --> 76 
76 --> 77 
77 --> 78 
78 --> 79 
79 --> 80 
80 --> 81 
81 --> 82 
82 --> 83 
83 --> 84 
84 --> 85 
85 --> 86 
86 --> 87 
87 --> 88 
88 --> 89 
89 --> 90 
90 --> 91 
91 --> 92 
92 --> 93 
93 --> 94 
94 --> 2 
95 --> 96 
96 --> 97 
97 --> 98 
98 --> 99 
99 --> 100 
100 --> 101 
101 --> 102 
102 --> 103 
103 --> 95 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.08>
ST_1 : Operation 104 [1/1] (0.00ns)   --->   "%topL_jL_V_3_1 = alloca i32 1"   --->   Operation 104 'alloca' 'topL_jL_V_3_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 105 [1/1] (0.00ns)   --->   "%topL_jL_V_3_2 = alloca i32 1"   --->   Operation 105 'alloca' 'topL_jL_V_3_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 106 [1/1] (0.00ns)   --->   "%topL_jL_V_3_4 = alloca i32 1"   --->   Operation 106 'alloca' 'topL_jL_V_3_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 107 [1/1] (0.00ns)   --->   "%topL_jL_V_3_5 = alloca i32 1"   --->   Operation 107 'alloca' 'topL_jL_V_3_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 108 [1/1] (0.00ns)   --->   "%topL_jR_V_3 = alloca i32 1"   --->   Operation 108 'alloca' 'topL_jR_V_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 109 [1/1] (0.00ns)   --->   "%topL_jR_V_3_1 = alloca i32 1"   --->   Operation 109 'alloca' 'topL_jR_V_3_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 110 [1/1] (0.00ns)   --->   "%topL_jR_V_3_2 = alloca i32 1"   --->   Operation 110 'alloca' 'topL_jR_V_3_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 111 [1/1] (0.00ns)   --->   "%topL_jR_V_3_3 = alloca i32 1"   --->   Operation 111 'alloca' 'topL_jR_V_3_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 112 [1/1] (0.00ns)   --->   "%topR_jL_V_3 = alloca i32 1"   --->   Operation 112 'alloca' 'topR_jL_V_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 113 [1/1] (0.00ns)   --->   "%topR_jL_V_3_1 = alloca i32 1"   --->   Operation 113 'alloca' 'topR_jL_V_3_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 114 [1/1] (0.00ns)   --->   "%topR_jL_V_3_2 = alloca i32 1"   --->   Operation 114 'alloca' 'topR_jL_V_3_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 115 [1/1] (0.00ns)   --->   "%topR_jL_V_3_3 = alloca i32 1"   --->   Operation 115 'alloca' 'topR_jL_V_3_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 116 [1/1] (0.00ns)   --->   "%topR_jR_V_3 = alloca i32 1"   --->   Operation 116 'alloca' 'topR_jR_V_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 117 [1/1] (0.00ns)   --->   "%topR_jR_V_3_1 = alloca i32 1"   --->   Operation 117 'alloca' 'topR_jR_V_3_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 118 [1/1] (0.00ns)   --->   "%topR_jR_V_3_2 = alloca i32 1"   --->   Operation 118 'alloca' 'topR_jR_V_3_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 119 [1/1] (0.00ns)   --->   "%topR_jR_V_3_3 = alloca i32 1"   --->   Operation 119 'alloca' 'topR_jR_V_3_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 120 [1/1] (0.00ns)   --->   "%zTopMax_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %zTopMax"   --->   Operation 120 'read' 'zTopMax_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 121 [1/1] (0.00ns)   --->   "%zTopMin_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %zTopMin"   --->   Operation 121 'read' 'zTopMin_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 122 [1/1] (0.00ns)   --->   "%wp_parameters_offset_read = read i5 @_ssdm_op_Read.ap_auto.i5, i5 %wp_parameters_offset"   --->   Operation 122 'read' 'wp_parameters_offset_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 123 [1/1] (0.00ns)   --->   "%wp_superpoints_15_read = read i9 @_ssdm_op_Read.ap_auto.i9, i9 %wp_superpoints_15"   --->   Operation 123 'read' 'wp_superpoints_15_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 124 [1/1] (0.00ns)   --->   "%wp_superpoints_0_read = read i9 @_ssdm_op_Read.ap_auto.i9, i9 %wp_superpoints_0"   --->   Operation 124 'read' 'wp_superpoints_0_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 125 [1/1] (0.00ns)   --->   "%wp_parameters_offset_cast = zext i5 %wp_parameters_offset_read"   --->   Operation 125 'zext' 'wp_parameters_offset_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 126 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %patches_superpoints_0, void @empty_17, i32 0, i32 0, void @empty_16, i32 4294967295, i32 0, void @empty_16, void @empty_16, void @empty_16, i32 0, i32 0, i32 0, i32 0, void @empty_16, void @empty_16"   --->   Operation 126 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 127 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %patches_superpoints_15, void @empty_17, i32 0, i32 0, void @empty_16, i32 4294967295, i32 0, void @empty_16, void @empty_16, void @empty_16, i32 0, i32 0, i32 0, i32 0, void @empty_16, void @empty_16"   --->   Operation 127 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 128 [1/1] (0.85ns)   --->   "%icmp_ln878 = icmp_slt  i32 %zTopMin_read, i32 4244967196"   --->   Operation 128 'icmp' 'icmp_ln878' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 129 [1/1] (0.22ns)   --->   "%select_ln185 = select i1 %icmp_ln878, i32 4244967196, i32 %zTopMin_read" [patchMaker.cpp:185]   --->   Operation 129 'select' 'select_ln185' <Predicate = true> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 130 [1/1] (0.85ns)   --->   "%icmp_ln878_11 = icmp_slt  i32 %zTopMax_read, i32 50000100"   --->   Operation 130 'icmp' 'icmp_ln878_11' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 131 [1/1] (0.22ns)   --->   "%select_ln186 = select i1 %icmp_ln878_11, i32 %zTopMax_read, i32 50000100" [patchMaker.cpp:186]   --->   Operation 131 'select' 'select_ln186' <Predicate = true> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 132 [1/1] (0.00ns)   --->   "%shl_ln196_1 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i9.i5, i9 %wp_superpoints_0_read, i5 0" [patchMaker.cpp:196]   --->   Operation 132 'bitconcatenate' 'shl_ln196_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 133 [1/1] (0.00ns)   --->   "%sext_ln196 = sext i14 %shl_ln196_1" [patchMaker.cpp:196]   --->   Operation 133 'sext' 'sext_ln196' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 134 [1/1] (0.00ns)   --->   "%shl_ln196_2 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i9.i3, i9 %wp_superpoints_0_read, i3 0" [patchMaker.cpp:196]   --->   Operation 134 'bitconcatenate' 'shl_ln196_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 135 [1/1] (0.00ns)   --->   "%sext_ln196_1 = sext i12 %shl_ln196_2" [patchMaker.cpp:196]   --->   Operation 135 'sext' 'sext_ln196_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 136 [1/1] (0.00ns)   --->   "%shl_ln196_3 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i9.i5, i9 %wp_superpoints_15_read, i5 0" [patchMaker.cpp:196]   --->   Operation 136 'bitconcatenate' 'shl_ln196_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 137 [1/1] (0.00ns)   --->   "%sext_ln196_2 = sext i14 %shl_ln196_3" [patchMaker.cpp:196]   --->   Operation 137 'sext' 'sext_ln196_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 138 [1/1] (0.00ns)   --->   "%shl_ln196_4 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i9.i3, i9 %wp_superpoints_15_read, i3 0" [patchMaker.cpp:196]   --->   Operation 138 'bitconcatenate' 'shl_ln196_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 139 [1/1] (0.00ns)   --->   "%sext_ln194 = sext i12 %shl_ln196_4" [patchMaker.cpp:194]   --->   Operation 139 'sext' 'sext_ln194' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 140 [1/1] (0.38ns)   --->   "%br_ln194 = br void %.case.0" [patchMaker.cpp:194]   --->   Operation 140 'br' 'br_ln194' <Predicate = true> <Delay = 0.38>

State 2 <SV = 1> <Delay = 1.51>
ST_2 : Operation 141 [1/1] (0.00ns)   --->   "%i = phi i3 0, void, i3 %add_ln199, void %.case.0.split28497091" [patchMaker.cpp:199]   --->   Operation 141 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 142 [1/1] (0.57ns)   --->   "%add_ln199 = add i3 %i, i3 1" [patchMaker.cpp:199]   --->   Operation 142 'add' 'add_ln199' <Predicate = true> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 143 [1/1] (0.49ns)   --->   "%icmp_ln194 = icmp_eq  i3 %i, i3 4" [patchMaker.cpp:194]   --->   Operation 143 'icmp' 'icmp_ln194' <Predicate = true> <Delay = 0.49> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 144 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 4, i64 4, i64 4"   --->   Operation 144 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 145 [1/1] (0.00ns)   --->   "%br_ln194 = br i1 %icmp_ln194, void %.case.0.split, void" [patchMaker.cpp:194]   --->   Operation 145 'br' 'br_ln194' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 146 [1/1] (0.00ns)   --->   "%trunc_ln196 = trunc i3 %i" [patchMaker.cpp:196]   --->   Operation 146 'trunc' 'trunc_ln196' <Predicate = (!icmp_ln194)> <Delay = 0.00>
ST_2 : Operation 147 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i2.i3, i2 %trunc_ln196, i3 0" [patchMaker.cpp:196]   --->   Operation 147 'bitconcatenate' 'shl_ln' <Predicate = (!icmp_ln194)> <Delay = 0.00>
ST_2 : Operation 148 [1/1] (0.00ns)   --->   "%zext_ln196 = zext i5 %shl_ln" [patchMaker.cpp:196]   --->   Operation 148 'zext' 'zext_ln196' <Predicate = (!icmp_ln194)> <Delay = 0.00>
ST_2 : Operation 149 [1/1] (0.74ns)   --->   "%add_ln196_2 = add i13 %sext_ln196_1, i13 %zext_ln196" [patchMaker.cpp:196]   --->   Operation 149 'add' 'add_ln196_2' <Predicate = (!icmp_ln194)> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 150 [1/1] (0.00ns)   --->   "%sext_ln196_3 = sext i13 %add_ln196_2" [patchMaker.cpp:196]   --->   Operation 150 'sext' 'sext_ln196_3' <Predicate = (!icmp_ln194)> <Delay = 0.00>
ST_2 : Operation 151 [1/1] (0.76ns)   --->   "%add_ln196 = add i15 %sext_ln196_3, i15 %sext_ln196" [patchMaker.cpp:196]   --->   Operation 151 'add' 'add_ln196' <Predicate = (!icmp_ln194)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 152 [1/1] (0.74ns)   --->   "%add_ln196_3 = add i13 %sext_ln194, i13 %zext_ln196" [patchMaker.cpp:196]   --->   Operation 152 'add' 'add_ln196_3' <Predicate = (!icmp_ln194)> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 153 [1/1] (0.00ns)   --->   "%sext_ln196_4 = sext i13 %add_ln196_3" [patchMaker.cpp:196]   --->   Operation 153 'sext' 'sext_ln196_4' <Predicate = (!icmp_ln194)> <Delay = 0.00>
ST_2 : Operation 154 [1/1] (0.76ns)   --->   "%add_ln196_1 = add i15 %sext_ln196_4, i15 %sext_ln196_2" [patchMaker.cpp:196]   --->   Operation 154 'add' 'add_ln196_1' <Predicate = (!icmp_ln194)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 155 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i12 @_ssdm_op_PartSelect.i12.i15.i32.i32, i15 %add_ln196, i32 3, i32 14" [patchMaker.cpp:196]   --->   Operation 155 'partselect' 'trunc_ln' <Predicate = (!icmp_ln194)> <Delay = 0.00>
ST_2 : Operation 156 [1/1] (0.00ns)   --->   "%trunc_ln1 = partselect i12 @_ssdm_op_PartSelect.i12.i15.i32.i32, i15 %add_ln196_1, i32 3, i32 14" [patchMaker.cpp:197]   --->   Operation 156 'partselect' 'trunc_ln1' <Predicate = (!icmp_ln194)> <Delay = 0.00>
ST_2 : Operation 157 [1/1] (0.00ns)   --->   "%topL_jL_V_3_1_load = load i32 %topL_jL_V_3_1" [patchMaker.cpp:205]   --->   Operation 157 'load' 'topL_jL_V_3_1_load' <Predicate = (icmp_ln194)> <Delay = 0.00>
ST_2 : Operation 158 [1/1] (0.00ns)   --->   "%topL_jR_V_3_load = load i32 %topL_jR_V_3" [patchMaker.cpp:206]   --->   Operation 158 'load' 'topL_jR_V_3_load' <Predicate = (icmp_ln194)> <Delay = 0.00>
ST_2 : Operation 159 [1/1] (0.00ns)   --->   "%topR_jL_V_3_load = load i32 %topR_jL_V_3" [patchMaker.cpp:207]   --->   Operation 159 'load' 'topR_jL_V_3_load' <Predicate = (icmp_ln194)> <Delay = 0.00>
ST_2 : Operation 160 [1/1] (0.00ns)   --->   "%topR_jR_V_3_load = load i32 %topR_jR_V_3" [patchMaker.cpp:208]   --->   Operation 160 'load' 'topR_jR_V_3_load' <Predicate = (icmp_ln194)> <Delay = 0.00>
ST_2 : Operation 161 [1/1] (0.00ns)   --->   "%wp_parameters14_addr = getelementptr i32 %wp_parameters14, i64 0, i64 %wp_parameters_offset_cast" [patchMaker.cpp:205]   --->   Operation 161 'getelementptr' 'wp_parameters14_addr' <Predicate = (icmp_ln194)> <Delay = 0.00>
ST_2 : Operation 162 [1/1] (0.69ns)   --->   "%store_ln205 = store i32 %topL_jL_V_3_1_load, i5 %wp_parameters14_addr" [patchMaker.cpp:205]   --->   Operation 162 'store' 'store_ln205' <Predicate = (icmp_ln194)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_2 : Operation 163 [1/1] (0.00ns)   --->   "%wp_parameters15_addr = getelementptr i32 %wp_parameters15, i64 0, i64 %wp_parameters_offset_cast" [patchMaker.cpp:206]   --->   Operation 163 'getelementptr' 'wp_parameters15_addr' <Predicate = (icmp_ln194)> <Delay = 0.00>
ST_2 : Operation 164 [1/1] (0.69ns)   --->   "%store_ln206 = store i32 %topL_jR_V_3_load, i5 %wp_parameters15_addr" [patchMaker.cpp:206]   --->   Operation 164 'store' 'store_ln206' <Predicate = (icmp_ln194)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_2 : Operation 165 [1/1] (0.00ns)   --->   "%wp_parameters1634_addr = getelementptr i32 %wp_parameters1634, i64 0, i64 %wp_parameters_offset_cast" [patchMaker.cpp:207]   --->   Operation 165 'getelementptr' 'wp_parameters1634_addr' <Predicate = (icmp_ln194)> <Delay = 0.00>
ST_2 : Operation 166 [1/1] (0.69ns)   --->   "%store_ln207 = store i32 %topR_jL_V_3_load, i5 %wp_parameters1634_addr" [patchMaker.cpp:207]   --->   Operation 166 'store' 'store_ln207' <Predicate = (icmp_ln194)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_2 : Operation 167 [1/1] (0.00ns)   --->   "%wp_parameters1740_addr = getelementptr i32 %wp_parameters1740, i64 0, i64 %wp_parameters_offset_cast" [patchMaker.cpp:208]   --->   Operation 167 'getelementptr' 'wp_parameters1740_addr' <Predicate = (icmp_ln194)> <Delay = 0.00>
ST_2 : Operation 168 [1/1] (0.69ns)   --->   "%store_ln208 = store i32 %topR_jR_V_3_load, i5 %wp_parameters1740_addr" [patchMaker.cpp:208]   --->   Operation 168 'store' 'store_ln208' <Predicate = (icmp_ln194)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_2 : Operation 169 [1/1] (0.38ns)   --->   "%br_ln212 = br void" [patchMaker.cpp:212]   --->   Operation 169 'br' 'br_ln212' <Predicate = (icmp_ln194)> <Delay = 0.38>

State 3 <SV = 2> <Delay = 2.15>
ST_3 : Operation 170 [1/1] (0.00ns)   --->   "%sext_ln196_5 = sext i15 %add_ln196" [patchMaker.cpp:196]   --->   Operation 170 'sext' 'sext_ln196_5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 171 [1/1] (0.00ns)   --->   "%zext_ln196_1 = zext i64 %sext_ln196_5" [patchMaker.cpp:196]   --->   Operation 171 'zext' 'zext_ln196_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 172 [5/5] (2.15ns)   --->   "%mul_ln196 = mul i129 %zext_ln196_1, i129 29514790517935282586" [patchMaker.cpp:196]   --->   Operation 172 'mul' 'mul_ln196' <Predicate = true> <Delay = 2.15> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 173 [1/1] (0.00ns)   --->   "%sext_ln196_6 = sext i12 %trunc_ln" [patchMaker.cpp:196]   --->   Operation 173 'sext' 'sext_ln196_6' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 174 [65/65] (1.27ns)   --->   "%urem_ln196 = urem i61 %sext_ln196_6, i61 5" [patchMaker.cpp:196]   --->   Operation 174 'urem' 'urem_ln196' <Predicate = true> <Delay = 1.27> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 64> <II = 3> <Delay = 1.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 175 [1/1] (0.00ns)   --->   "%sext_ln197_1 = sext i15 %add_ln196_1" [patchMaker.cpp:197]   --->   Operation 175 'sext' 'sext_ln197_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 176 [1/1] (0.00ns)   --->   "%zext_ln197 = zext i64 %sext_ln197_1" [patchMaker.cpp:197]   --->   Operation 176 'zext' 'zext_ln197' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 177 [5/5] (2.15ns)   --->   "%mul_ln197 = mul i129 %zext_ln197, i129 29514790517935282586" [patchMaker.cpp:197]   --->   Operation 177 'mul' 'mul_ln197' <Predicate = true> <Delay = 2.15> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 178 [1/1] (0.00ns)   --->   "%sext_ln197 = sext i12 %trunc_ln1" [patchMaker.cpp:197]   --->   Operation 178 'sext' 'sext_ln197' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 179 [65/65] (1.27ns)   --->   "%urem_ln197 = urem i61 %sext_ln197, i61 5" [patchMaker.cpp:197]   --->   Operation 179 'urem' 'urem_ln197' <Predicate = true> <Delay = 1.27> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 64> <II = 3> <Delay = 1.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 2.15>
ST_4 : Operation 180 [4/5] (2.15ns)   --->   "%mul_ln196 = mul i129 %zext_ln196_1, i129 29514790517935282586" [patchMaker.cpp:196]   --->   Operation 180 'mul' 'mul_ln196' <Predicate = true> <Delay = 2.15> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 181 [64/65] (1.27ns)   --->   "%urem_ln196 = urem i61 %sext_ln196_6, i61 5" [patchMaker.cpp:196]   --->   Operation 181 'urem' 'urem_ln196' <Predicate = true> <Delay = 1.27> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 64> <II = 3> <Delay = 1.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 182 [4/5] (2.15ns)   --->   "%mul_ln197 = mul i129 %zext_ln197, i129 29514790517935282586" [patchMaker.cpp:197]   --->   Operation 182 'mul' 'mul_ln197' <Predicate = true> <Delay = 2.15> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 183 [64/65] (1.27ns)   --->   "%urem_ln197 = urem i61 %sext_ln197, i61 5" [patchMaker.cpp:197]   --->   Operation 183 'urem' 'urem_ln197' <Predicate = true> <Delay = 1.27> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 64> <II = 3> <Delay = 1.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 2.15>
ST_5 : Operation 184 [3/5] (2.15ns)   --->   "%mul_ln196 = mul i129 %zext_ln196_1, i129 29514790517935282586" [patchMaker.cpp:196]   --->   Operation 184 'mul' 'mul_ln196' <Predicate = true> <Delay = 2.15> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 185 [63/65] (1.27ns)   --->   "%urem_ln196 = urem i61 %sext_ln196_6, i61 5" [patchMaker.cpp:196]   --->   Operation 185 'urem' 'urem_ln196' <Predicate = true> <Delay = 1.27> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 64> <II = 3> <Delay = 1.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 186 [3/5] (2.15ns)   --->   "%mul_ln197 = mul i129 %zext_ln197, i129 29514790517935282586" [patchMaker.cpp:197]   --->   Operation 186 'mul' 'mul_ln197' <Predicate = true> <Delay = 2.15> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 187 [63/65] (1.27ns)   --->   "%urem_ln197 = urem i61 %sext_ln197, i61 5" [patchMaker.cpp:197]   --->   Operation 187 'urem' 'urem_ln197' <Predicate = true> <Delay = 1.27> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 64> <II = 3> <Delay = 1.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 2.15>
ST_6 : Operation 188 [2/5] (2.15ns)   --->   "%mul_ln196 = mul i129 %zext_ln196_1, i129 29514790517935282586" [patchMaker.cpp:196]   --->   Operation 188 'mul' 'mul_ln196' <Predicate = true> <Delay = 2.15> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 189 [62/65] (1.27ns)   --->   "%urem_ln196 = urem i61 %sext_ln196_6, i61 5" [patchMaker.cpp:196]   --->   Operation 189 'urem' 'urem_ln196' <Predicate = true> <Delay = 1.27> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 64> <II = 3> <Delay = 1.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 190 [2/5] (2.15ns)   --->   "%mul_ln197 = mul i129 %zext_ln197, i129 29514790517935282586" [patchMaker.cpp:197]   --->   Operation 190 'mul' 'mul_ln197' <Predicate = true> <Delay = 2.15> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 191 [62/65] (1.27ns)   --->   "%urem_ln197 = urem i61 %sext_ln197, i61 5" [patchMaker.cpp:197]   --->   Operation 191 'urem' 'urem_ln197' <Predicate = true> <Delay = 1.27> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 64> <II = 3> <Delay = 1.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 2.15>
ST_7 : Operation 192 [1/5] (2.15ns)   --->   "%mul_ln196 = mul i129 %zext_ln196_1, i129 29514790517935282586" [patchMaker.cpp:196]   --->   Operation 192 'mul' 'mul_ln196' <Predicate = true> <Delay = 2.15> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 193 [1/1] (0.00ns)   --->   "%udiv_ln_cast = partselect i8 @_ssdm_op_PartSelect.i8.i129.i32.i32, i129 %mul_ln196, i32 70, i32 77" [patchMaker.cpp:196]   --->   Operation 193 'partselect' 'udiv_ln_cast' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 194 [1/1] (0.00ns)   --->   "%tmp = partselect i6 @_ssdm_op_PartSelect.i6.i129.i32.i32, i129 %mul_ln196, i32 70, i32 75" [patchMaker.cpp:196]   --->   Operation 194 'partselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 195 [61/65] (1.27ns)   --->   "%urem_ln196 = urem i61 %sext_ln196_6, i61 5" [patchMaker.cpp:196]   --->   Operation 195 'urem' 'urem_ln196' <Predicate = true> <Delay = 1.27> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 64> <II = 3> <Delay = 1.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 196 [1/5] (2.15ns)   --->   "%mul_ln197 = mul i129 %zext_ln197, i129 29514790517935282586" [patchMaker.cpp:197]   --->   Operation 196 'mul' 'mul_ln197' <Predicate = true> <Delay = 2.15> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 197 [1/1] (0.00ns)   --->   "%udiv_ln2_cast = partselect i8 @_ssdm_op_PartSelect.i8.i129.i32.i32, i129 %mul_ln197, i32 70, i32 77" [patchMaker.cpp:197]   --->   Operation 197 'partselect' 'udiv_ln2_cast' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 198 [1/1] (0.00ns)   --->   "%tmp_33 = partselect i6 @_ssdm_op_PartSelect.i6.i129.i32.i32, i129 %mul_ln197, i32 70, i32 75" [patchMaker.cpp:197]   --->   Operation 198 'partselect' 'tmp_33' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 199 [61/65] (1.27ns)   --->   "%urem_ln197 = urem i61 %sext_ln197, i61 5" [patchMaker.cpp:197]   --->   Operation 199 'urem' 'urem_ln197' <Predicate = true> <Delay = 1.27> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 64> <II = 3> <Delay = 1.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 1.27>
ST_8 : Operation 200 [60/65] (1.27ns)   --->   "%urem_ln196 = urem i61 %sext_ln196_6, i61 5" [patchMaker.cpp:196]   --->   Operation 200 'urem' 'urem_ln196' <Predicate = true> <Delay = 1.27> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 64> <II = 3> <Delay = 1.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 201 [60/65] (1.27ns)   --->   "%urem_ln197 = urem i61 %sext_ln197, i61 5" [patchMaker.cpp:197]   --->   Operation 201 'urem' 'urem_ln197' <Predicate = true> <Delay = 1.27> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 64> <II = 3> <Delay = 1.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 1.27>
ST_9 : Operation 202 [59/65] (1.27ns)   --->   "%urem_ln196 = urem i61 %sext_ln196_6, i61 5" [patchMaker.cpp:196]   --->   Operation 202 'urem' 'urem_ln196' <Predicate = true> <Delay = 1.27> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 64> <II = 3> <Delay = 1.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 203 [59/65] (1.27ns)   --->   "%urem_ln197 = urem i61 %sext_ln197, i61 5" [patchMaker.cpp:197]   --->   Operation 203 'urem' 'urem_ln197' <Predicate = true> <Delay = 1.27> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 64> <II = 3> <Delay = 1.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 1.27>
ST_10 : Operation 204 [58/65] (1.27ns)   --->   "%urem_ln196 = urem i61 %sext_ln196_6, i61 5" [patchMaker.cpp:196]   --->   Operation 204 'urem' 'urem_ln196' <Predicate = true> <Delay = 1.27> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 64> <II = 3> <Delay = 1.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 205 [58/65] (1.27ns)   --->   "%urem_ln197 = urem i61 %sext_ln197, i61 5" [patchMaker.cpp:197]   --->   Operation 205 'urem' 'urem_ln197' <Predicate = true> <Delay = 1.27> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 64> <II = 3> <Delay = 1.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 1.27>
ST_11 : Operation 206 [57/65] (1.27ns)   --->   "%urem_ln196 = urem i61 %sext_ln196_6, i61 5" [patchMaker.cpp:196]   --->   Operation 206 'urem' 'urem_ln196' <Predicate = true> <Delay = 1.27> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 64> <II = 3> <Delay = 1.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 207 [57/65] (1.27ns)   --->   "%urem_ln197 = urem i61 %sext_ln197, i61 5" [patchMaker.cpp:197]   --->   Operation 207 'urem' 'urem_ln197' <Predicate = true> <Delay = 1.27> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 64> <II = 3> <Delay = 1.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 1.27>
ST_12 : Operation 208 [56/65] (1.27ns)   --->   "%urem_ln196 = urem i61 %sext_ln196_6, i61 5" [patchMaker.cpp:196]   --->   Operation 208 'urem' 'urem_ln196' <Predicate = true> <Delay = 1.27> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 64> <II = 3> <Delay = 1.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 209 [56/65] (1.27ns)   --->   "%urem_ln197 = urem i61 %sext_ln197, i61 5" [patchMaker.cpp:197]   --->   Operation 209 'urem' 'urem_ln197' <Predicate = true> <Delay = 1.27> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 64> <II = 3> <Delay = 1.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 1.27>
ST_13 : Operation 210 [55/65] (1.27ns)   --->   "%urem_ln196 = urem i61 %sext_ln196_6, i61 5" [patchMaker.cpp:196]   --->   Operation 210 'urem' 'urem_ln196' <Predicate = true> <Delay = 1.27> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 64> <II = 3> <Delay = 1.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 211 [55/65] (1.27ns)   --->   "%urem_ln197 = urem i61 %sext_ln197, i61 5" [patchMaker.cpp:197]   --->   Operation 211 'urem' 'urem_ln197' <Predicate = true> <Delay = 1.27> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 64> <II = 3> <Delay = 1.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 1.27>
ST_14 : Operation 212 [54/65] (1.27ns)   --->   "%urem_ln196 = urem i61 %sext_ln196_6, i61 5" [patchMaker.cpp:196]   --->   Operation 212 'urem' 'urem_ln196' <Predicate = true> <Delay = 1.27> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 64> <II = 3> <Delay = 1.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 213 [54/65] (1.27ns)   --->   "%urem_ln197 = urem i61 %sext_ln197, i61 5" [patchMaker.cpp:197]   --->   Operation 213 'urem' 'urem_ln197' <Predicate = true> <Delay = 1.27> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 64> <II = 3> <Delay = 1.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 1.27>
ST_15 : Operation 214 [53/65] (1.27ns)   --->   "%urem_ln196 = urem i61 %sext_ln196_6, i61 5" [patchMaker.cpp:196]   --->   Operation 214 'urem' 'urem_ln196' <Predicate = true> <Delay = 1.27> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 64> <II = 3> <Delay = 1.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 215 [53/65] (1.27ns)   --->   "%urem_ln197 = urem i61 %sext_ln197, i61 5" [patchMaker.cpp:197]   --->   Operation 215 'urem' 'urem_ln197' <Predicate = true> <Delay = 1.27> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 64> <II = 3> <Delay = 1.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 1.27>
ST_16 : Operation 216 [52/65] (1.27ns)   --->   "%urem_ln196 = urem i61 %sext_ln196_6, i61 5" [patchMaker.cpp:196]   --->   Operation 216 'urem' 'urem_ln196' <Predicate = true> <Delay = 1.27> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 64> <II = 3> <Delay = 1.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 217 [52/65] (1.27ns)   --->   "%urem_ln197 = urem i61 %sext_ln197, i61 5" [patchMaker.cpp:197]   --->   Operation 217 'urem' 'urem_ln197' <Predicate = true> <Delay = 1.27> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 64> <II = 3> <Delay = 1.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 1.27>
ST_17 : Operation 218 [51/65] (1.27ns)   --->   "%urem_ln196 = urem i61 %sext_ln196_6, i61 5" [patchMaker.cpp:196]   --->   Operation 218 'urem' 'urem_ln196' <Predicate = true> <Delay = 1.27> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 64> <II = 3> <Delay = 1.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 219 [51/65] (1.27ns)   --->   "%urem_ln197 = urem i61 %sext_ln197, i61 5" [patchMaker.cpp:197]   --->   Operation 219 'urem' 'urem_ln197' <Predicate = true> <Delay = 1.27> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 64> <II = 3> <Delay = 1.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 1.27>
ST_18 : Operation 220 [50/65] (1.27ns)   --->   "%urem_ln196 = urem i61 %sext_ln196_6, i61 5" [patchMaker.cpp:196]   --->   Operation 220 'urem' 'urem_ln196' <Predicate = true> <Delay = 1.27> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 64> <II = 3> <Delay = 1.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 221 [50/65] (1.27ns)   --->   "%urem_ln197 = urem i61 %sext_ln197, i61 5" [patchMaker.cpp:197]   --->   Operation 221 'urem' 'urem_ln197' <Predicate = true> <Delay = 1.27> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 64> <II = 3> <Delay = 1.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 1.27>
ST_19 : Operation 222 [49/65] (1.27ns)   --->   "%urem_ln196 = urem i61 %sext_ln196_6, i61 5" [patchMaker.cpp:196]   --->   Operation 222 'urem' 'urem_ln196' <Predicate = true> <Delay = 1.27> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 64> <II = 3> <Delay = 1.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 223 [49/65] (1.27ns)   --->   "%urem_ln197 = urem i61 %sext_ln197, i61 5" [patchMaker.cpp:197]   --->   Operation 223 'urem' 'urem_ln197' <Predicate = true> <Delay = 1.27> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 64> <II = 3> <Delay = 1.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 1.27>
ST_20 : Operation 224 [48/65] (1.27ns)   --->   "%urem_ln196 = urem i61 %sext_ln196_6, i61 5" [patchMaker.cpp:196]   --->   Operation 224 'urem' 'urem_ln196' <Predicate = true> <Delay = 1.27> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 64> <II = 3> <Delay = 1.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 225 [48/65] (1.27ns)   --->   "%urem_ln197 = urem i61 %sext_ln197, i61 5" [patchMaker.cpp:197]   --->   Operation 225 'urem' 'urem_ln197' <Predicate = true> <Delay = 1.27> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 64> <II = 3> <Delay = 1.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 1.27>
ST_21 : Operation 226 [47/65] (1.27ns)   --->   "%urem_ln196 = urem i61 %sext_ln196_6, i61 5" [patchMaker.cpp:196]   --->   Operation 226 'urem' 'urem_ln196' <Predicate = true> <Delay = 1.27> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 64> <II = 3> <Delay = 1.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 227 [47/65] (1.27ns)   --->   "%urem_ln197 = urem i61 %sext_ln197, i61 5" [patchMaker.cpp:197]   --->   Operation 227 'urem' 'urem_ln197' <Predicate = true> <Delay = 1.27> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 64> <II = 3> <Delay = 1.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 1.27>
ST_22 : Operation 228 [46/65] (1.27ns)   --->   "%urem_ln196 = urem i61 %sext_ln196_6, i61 5" [patchMaker.cpp:196]   --->   Operation 228 'urem' 'urem_ln196' <Predicate = true> <Delay = 1.27> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 64> <II = 3> <Delay = 1.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 229 [46/65] (1.27ns)   --->   "%urem_ln197 = urem i61 %sext_ln197, i61 5" [patchMaker.cpp:197]   --->   Operation 229 'urem' 'urem_ln197' <Predicate = true> <Delay = 1.27> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 64> <II = 3> <Delay = 1.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 22> <Delay = 1.27>
ST_23 : Operation 230 [45/65] (1.27ns)   --->   "%urem_ln196 = urem i61 %sext_ln196_6, i61 5" [patchMaker.cpp:196]   --->   Operation 230 'urem' 'urem_ln196' <Predicate = true> <Delay = 1.27> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 64> <II = 3> <Delay = 1.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 231 [45/65] (1.27ns)   --->   "%urem_ln197 = urem i61 %sext_ln197, i61 5" [patchMaker.cpp:197]   --->   Operation 231 'urem' 'urem_ln197' <Predicate = true> <Delay = 1.27> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 64> <II = 3> <Delay = 1.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 23> <Delay = 1.27>
ST_24 : Operation 232 [44/65] (1.27ns)   --->   "%urem_ln196 = urem i61 %sext_ln196_6, i61 5" [patchMaker.cpp:196]   --->   Operation 232 'urem' 'urem_ln196' <Predicate = true> <Delay = 1.27> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 64> <II = 3> <Delay = 1.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 233 [44/65] (1.27ns)   --->   "%urem_ln197 = urem i61 %sext_ln197, i61 5" [patchMaker.cpp:197]   --->   Operation 233 'urem' 'urem_ln197' <Predicate = true> <Delay = 1.27> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 64> <II = 3> <Delay = 1.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 24> <Delay = 1.27>
ST_25 : Operation 234 [43/65] (1.27ns)   --->   "%urem_ln196 = urem i61 %sext_ln196_6, i61 5" [patchMaker.cpp:196]   --->   Operation 234 'urem' 'urem_ln196' <Predicate = true> <Delay = 1.27> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 64> <II = 3> <Delay = 1.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 235 [43/65] (1.27ns)   --->   "%urem_ln197 = urem i61 %sext_ln197, i61 5" [patchMaker.cpp:197]   --->   Operation 235 'urem' 'urem_ln197' <Predicate = true> <Delay = 1.27> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 64> <II = 3> <Delay = 1.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 25> <Delay = 1.27>
ST_26 : Operation 236 [42/65] (1.27ns)   --->   "%urem_ln196 = urem i61 %sext_ln196_6, i61 5" [patchMaker.cpp:196]   --->   Operation 236 'urem' 'urem_ln196' <Predicate = true> <Delay = 1.27> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 64> <II = 3> <Delay = 1.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 237 [42/65] (1.27ns)   --->   "%urem_ln197 = urem i61 %sext_ln197, i61 5" [patchMaker.cpp:197]   --->   Operation 237 'urem' 'urem_ln197' <Predicate = true> <Delay = 1.27> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 64> <II = 3> <Delay = 1.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 26> <Delay = 1.27>
ST_27 : Operation 238 [41/65] (1.27ns)   --->   "%urem_ln196 = urem i61 %sext_ln196_6, i61 5" [patchMaker.cpp:196]   --->   Operation 238 'urem' 'urem_ln196' <Predicate = true> <Delay = 1.27> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 64> <II = 3> <Delay = 1.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 239 [41/65] (1.27ns)   --->   "%urem_ln197 = urem i61 %sext_ln197, i61 5" [patchMaker.cpp:197]   --->   Operation 239 'urem' 'urem_ln197' <Predicate = true> <Delay = 1.27> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 64> <II = 3> <Delay = 1.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 27> <Delay = 1.27>
ST_28 : Operation 240 [40/65] (1.27ns)   --->   "%urem_ln196 = urem i61 %sext_ln196_6, i61 5" [patchMaker.cpp:196]   --->   Operation 240 'urem' 'urem_ln196' <Predicate = true> <Delay = 1.27> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 64> <II = 3> <Delay = 1.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 241 [40/65] (1.27ns)   --->   "%urem_ln197 = urem i61 %sext_ln197, i61 5" [patchMaker.cpp:197]   --->   Operation 241 'urem' 'urem_ln197' <Predicate = true> <Delay = 1.27> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 64> <II = 3> <Delay = 1.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 28> <Delay = 1.27>
ST_29 : Operation 242 [39/65] (1.27ns)   --->   "%urem_ln196 = urem i61 %sext_ln196_6, i61 5" [patchMaker.cpp:196]   --->   Operation 242 'urem' 'urem_ln196' <Predicate = true> <Delay = 1.27> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 64> <II = 3> <Delay = 1.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 243 [39/65] (1.27ns)   --->   "%urem_ln197 = urem i61 %sext_ln197, i61 5" [patchMaker.cpp:197]   --->   Operation 243 'urem' 'urem_ln197' <Predicate = true> <Delay = 1.27> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 64> <II = 3> <Delay = 1.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 29> <Delay = 1.27>
ST_30 : Operation 244 [38/65] (1.27ns)   --->   "%urem_ln196 = urem i61 %sext_ln196_6, i61 5" [patchMaker.cpp:196]   --->   Operation 244 'urem' 'urem_ln196' <Predicate = true> <Delay = 1.27> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 64> <II = 3> <Delay = 1.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 245 [38/65] (1.27ns)   --->   "%urem_ln197 = urem i61 %sext_ln197, i61 5" [patchMaker.cpp:197]   --->   Operation 245 'urem' 'urem_ln197' <Predicate = true> <Delay = 1.27> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 64> <II = 3> <Delay = 1.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 30> <Delay = 1.27>
ST_31 : Operation 246 [37/65] (1.27ns)   --->   "%urem_ln196 = urem i61 %sext_ln196_6, i61 5" [patchMaker.cpp:196]   --->   Operation 246 'urem' 'urem_ln196' <Predicate = true> <Delay = 1.27> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 64> <II = 3> <Delay = 1.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 247 [37/65] (1.27ns)   --->   "%urem_ln197 = urem i61 %sext_ln197, i61 5" [patchMaker.cpp:197]   --->   Operation 247 'urem' 'urem_ln197' <Predicate = true> <Delay = 1.27> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 64> <II = 3> <Delay = 1.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 31> <Delay = 1.27>
ST_32 : Operation 248 [36/65] (1.27ns)   --->   "%urem_ln196 = urem i61 %sext_ln196_6, i61 5" [patchMaker.cpp:196]   --->   Operation 248 'urem' 'urem_ln196' <Predicate = true> <Delay = 1.27> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 64> <II = 3> <Delay = 1.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 249 [36/65] (1.27ns)   --->   "%urem_ln197 = urem i61 %sext_ln197, i61 5" [patchMaker.cpp:197]   --->   Operation 249 'urem' 'urem_ln197' <Predicate = true> <Delay = 1.27> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 64> <II = 3> <Delay = 1.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 33 <SV = 32> <Delay = 1.27>
ST_33 : Operation 250 [35/65] (1.27ns)   --->   "%urem_ln196 = urem i61 %sext_ln196_6, i61 5" [patchMaker.cpp:196]   --->   Operation 250 'urem' 'urem_ln196' <Predicate = true> <Delay = 1.27> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 64> <II = 3> <Delay = 1.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 251 [35/65] (1.27ns)   --->   "%urem_ln197 = urem i61 %sext_ln197, i61 5" [patchMaker.cpp:197]   --->   Operation 251 'urem' 'urem_ln197' <Predicate = true> <Delay = 1.27> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 64> <II = 3> <Delay = 1.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 34 <SV = 33> <Delay = 1.27>
ST_34 : Operation 252 [34/65] (1.27ns)   --->   "%urem_ln196 = urem i61 %sext_ln196_6, i61 5" [patchMaker.cpp:196]   --->   Operation 252 'urem' 'urem_ln196' <Predicate = true> <Delay = 1.27> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 64> <II = 3> <Delay = 1.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 253 [34/65] (1.27ns)   --->   "%urem_ln197 = urem i61 %sext_ln197, i61 5" [patchMaker.cpp:197]   --->   Operation 253 'urem' 'urem_ln197' <Predicate = true> <Delay = 1.27> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 64> <II = 3> <Delay = 1.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 35 <SV = 34> <Delay = 1.27>
ST_35 : Operation 254 [33/65] (1.27ns)   --->   "%urem_ln196 = urem i61 %sext_ln196_6, i61 5" [patchMaker.cpp:196]   --->   Operation 254 'urem' 'urem_ln196' <Predicate = true> <Delay = 1.27> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 64> <II = 3> <Delay = 1.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 255 [33/65] (1.27ns)   --->   "%urem_ln197 = urem i61 %sext_ln197, i61 5" [patchMaker.cpp:197]   --->   Operation 255 'urem' 'urem_ln197' <Predicate = true> <Delay = 1.27> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 64> <II = 3> <Delay = 1.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 36 <SV = 35> <Delay = 1.27>
ST_36 : Operation 256 [32/65] (1.27ns)   --->   "%urem_ln196 = urem i61 %sext_ln196_6, i61 5" [patchMaker.cpp:196]   --->   Operation 256 'urem' 'urem_ln196' <Predicate = true> <Delay = 1.27> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 64> <II = 3> <Delay = 1.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 257 [32/65] (1.27ns)   --->   "%urem_ln197 = urem i61 %sext_ln197, i61 5" [patchMaker.cpp:197]   --->   Operation 257 'urem' 'urem_ln197' <Predicate = true> <Delay = 1.27> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 64> <II = 3> <Delay = 1.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 37 <SV = 36> <Delay = 1.27>
ST_37 : Operation 258 [31/65] (1.27ns)   --->   "%urem_ln196 = urem i61 %sext_ln196_6, i61 5" [patchMaker.cpp:196]   --->   Operation 258 'urem' 'urem_ln196' <Predicate = true> <Delay = 1.27> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 64> <II = 3> <Delay = 1.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 259 [31/65] (1.27ns)   --->   "%urem_ln197 = urem i61 %sext_ln197, i61 5" [patchMaker.cpp:197]   --->   Operation 259 'urem' 'urem_ln197' <Predicate = true> <Delay = 1.27> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 64> <II = 3> <Delay = 1.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 38 <SV = 37> <Delay = 1.27>
ST_38 : Operation 260 [30/65] (1.27ns)   --->   "%urem_ln196 = urem i61 %sext_ln196_6, i61 5" [patchMaker.cpp:196]   --->   Operation 260 'urem' 'urem_ln196' <Predicate = true> <Delay = 1.27> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 64> <II = 3> <Delay = 1.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 261 [30/65] (1.27ns)   --->   "%urem_ln197 = urem i61 %sext_ln197, i61 5" [patchMaker.cpp:197]   --->   Operation 261 'urem' 'urem_ln197' <Predicate = true> <Delay = 1.27> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 64> <II = 3> <Delay = 1.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 39 <SV = 38> <Delay = 1.27>
ST_39 : Operation 262 [29/65] (1.27ns)   --->   "%urem_ln196 = urem i61 %sext_ln196_6, i61 5" [patchMaker.cpp:196]   --->   Operation 262 'urem' 'urem_ln196' <Predicate = true> <Delay = 1.27> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 64> <II = 3> <Delay = 1.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 263 [29/65] (1.27ns)   --->   "%urem_ln197 = urem i61 %sext_ln197, i61 5" [patchMaker.cpp:197]   --->   Operation 263 'urem' 'urem_ln197' <Predicate = true> <Delay = 1.27> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 64> <II = 3> <Delay = 1.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 40 <SV = 39> <Delay = 1.27>
ST_40 : Operation 264 [28/65] (1.27ns)   --->   "%urem_ln196 = urem i61 %sext_ln196_6, i61 5" [patchMaker.cpp:196]   --->   Operation 264 'urem' 'urem_ln196' <Predicate = true> <Delay = 1.27> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 64> <II = 3> <Delay = 1.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 265 [28/65] (1.27ns)   --->   "%urem_ln197 = urem i61 %sext_ln197, i61 5" [patchMaker.cpp:197]   --->   Operation 265 'urem' 'urem_ln197' <Predicate = true> <Delay = 1.27> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 64> <II = 3> <Delay = 1.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 41 <SV = 40> <Delay = 1.27>
ST_41 : Operation 266 [27/65] (1.27ns)   --->   "%urem_ln196 = urem i61 %sext_ln196_6, i61 5" [patchMaker.cpp:196]   --->   Operation 266 'urem' 'urem_ln196' <Predicate = true> <Delay = 1.27> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 64> <II = 3> <Delay = 1.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 267 [27/65] (1.27ns)   --->   "%urem_ln197 = urem i61 %sext_ln197, i61 5" [patchMaker.cpp:197]   --->   Operation 267 'urem' 'urem_ln197' <Predicate = true> <Delay = 1.27> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 64> <II = 3> <Delay = 1.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 42 <SV = 41> <Delay = 1.27>
ST_42 : Operation 268 [26/65] (1.27ns)   --->   "%urem_ln196 = urem i61 %sext_ln196_6, i61 5" [patchMaker.cpp:196]   --->   Operation 268 'urem' 'urem_ln196' <Predicate = true> <Delay = 1.27> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 64> <II = 3> <Delay = 1.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 269 [26/65] (1.27ns)   --->   "%urem_ln197 = urem i61 %sext_ln197, i61 5" [patchMaker.cpp:197]   --->   Operation 269 'urem' 'urem_ln197' <Predicate = true> <Delay = 1.27> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 64> <II = 3> <Delay = 1.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 43 <SV = 42> <Delay = 1.27>
ST_43 : Operation 270 [25/65] (1.27ns)   --->   "%urem_ln196 = urem i61 %sext_ln196_6, i61 5" [patchMaker.cpp:196]   --->   Operation 270 'urem' 'urem_ln196' <Predicate = true> <Delay = 1.27> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 64> <II = 3> <Delay = 1.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 271 [25/65] (1.27ns)   --->   "%urem_ln197 = urem i61 %sext_ln197, i61 5" [patchMaker.cpp:197]   --->   Operation 271 'urem' 'urem_ln197' <Predicate = true> <Delay = 1.27> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 64> <II = 3> <Delay = 1.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 44 <SV = 43> <Delay = 1.27>
ST_44 : Operation 272 [24/65] (1.27ns)   --->   "%urem_ln196 = urem i61 %sext_ln196_6, i61 5" [patchMaker.cpp:196]   --->   Operation 272 'urem' 'urem_ln196' <Predicate = true> <Delay = 1.27> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 64> <II = 3> <Delay = 1.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 273 [24/65] (1.27ns)   --->   "%urem_ln197 = urem i61 %sext_ln197, i61 5" [patchMaker.cpp:197]   --->   Operation 273 'urem' 'urem_ln197' <Predicate = true> <Delay = 1.27> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 64> <II = 3> <Delay = 1.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 45 <SV = 44> <Delay = 1.27>
ST_45 : Operation 274 [23/65] (1.27ns)   --->   "%urem_ln196 = urem i61 %sext_ln196_6, i61 5" [patchMaker.cpp:196]   --->   Operation 274 'urem' 'urem_ln196' <Predicate = true> <Delay = 1.27> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 64> <II = 3> <Delay = 1.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 275 [23/65] (1.27ns)   --->   "%urem_ln197 = urem i61 %sext_ln197, i61 5" [patchMaker.cpp:197]   --->   Operation 275 'urem' 'urem_ln197' <Predicate = true> <Delay = 1.27> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 64> <II = 3> <Delay = 1.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 46 <SV = 45> <Delay = 1.27>
ST_46 : Operation 276 [22/65] (1.27ns)   --->   "%urem_ln196 = urem i61 %sext_ln196_6, i61 5" [patchMaker.cpp:196]   --->   Operation 276 'urem' 'urem_ln196' <Predicate = true> <Delay = 1.27> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 64> <II = 3> <Delay = 1.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 277 [22/65] (1.27ns)   --->   "%urem_ln197 = urem i61 %sext_ln197, i61 5" [patchMaker.cpp:197]   --->   Operation 277 'urem' 'urem_ln197' <Predicate = true> <Delay = 1.27> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 64> <II = 3> <Delay = 1.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 47 <SV = 46> <Delay = 1.27>
ST_47 : Operation 278 [21/65] (1.27ns)   --->   "%urem_ln196 = urem i61 %sext_ln196_6, i61 5" [patchMaker.cpp:196]   --->   Operation 278 'urem' 'urem_ln196' <Predicate = true> <Delay = 1.27> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 64> <II = 3> <Delay = 1.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 279 [21/65] (1.27ns)   --->   "%urem_ln197 = urem i61 %sext_ln197, i61 5" [patchMaker.cpp:197]   --->   Operation 279 'urem' 'urem_ln197' <Predicate = true> <Delay = 1.27> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 64> <II = 3> <Delay = 1.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 48 <SV = 47> <Delay = 1.27>
ST_48 : Operation 280 [20/65] (1.27ns)   --->   "%urem_ln196 = urem i61 %sext_ln196_6, i61 5" [patchMaker.cpp:196]   --->   Operation 280 'urem' 'urem_ln196' <Predicate = true> <Delay = 1.27> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 64> <II = 3> <Delay = 1.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 281 [20/65] (1.27ns)   --->   "%urem_ln197 = urem i61 %sext_ln197, i61 5" [patchMaker.cpp:197]   --->   Operation 281 'urem' 'urem_ln197' <Predicate = true> <Delay = 1.27> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 64> <II = 3> <Delay = 1.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 49 <SV = 48> <Delay = 1.27>
ST_49 : Operation 282 [19/65] (1.27ns)   --->   "%urem_ln196 = urem i61 %sext_ln196_6, i61 5" [patchMaker.cpp:196]   --->   Operation 282 'urem' 'urem_ln196' <Predicate = true> <Delay = 1.27> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 64> <II = 3> <Delay = 1.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 283 [19/65] (1.27ns)   --->   "%urem_ln197 = urem i61 %sext_ln197, i61 5" [patchMaker.cpp:197]   --->   Operation 283 'urem' 'urem_ln197' <Predicate = true> <Delay = 1.27> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 64> <II = 3> <Delay = 1.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 50 <SV = 49> <Delay = 1.27>
ST_50 : Operation 284 [18/65] (1.27ns)   --->   "%urem_ln196 = urem i61 %sext_ln196_6, i61 5" [patchMaker.cpp:196]   --->   Operation 284 'urem' 'urem_ln196' <Predicate = true> <Delay = 1.27> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 64> <II = 3> <Delay = 1.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 285 [18/65] (1.27ns)   --->   "%urem_ln197 = urem i61 %sext_ln197, i61 5" [patchMaker.cpp:197]   --->   Operation 285 'urem' 'urem_ln197' <Predicate = true> <Delay = 1.27> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 64> <II = 3> <Delay = 1.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 51 <SV = 50> <Delay = 1.27>
ST_51 : Operation 286 [17/65] (1.27ns)   --->   "%urem_ln196 = urem i61 %sext_ln196_6, i61 5" [patchMaker.cpp:196]   --->   Operation 286 'urem' 'urem_ln196' <Predicate = true> <Delay = 1.27> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 64> <II = 3> <Delay = 1.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 287 [17/65] (1.27ns)   --->   "%urem_ln197 = urem i61 %sext_ln197, i61 5" [patchMaker.cpp:197]   --->   Operation 287 'urem' 'urem_ln197' <Predicate = true> <Delay = 1.27> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 64> <II = 3> <Delay = 1.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 52 <SV = 51> <Delay = 1.27>
ST_52 : Operation 288 [16/65] (1.27ns)   --->   "%urem_ln196 = urem i61 %sext_ln196_6, i61 5" [patchMaker.cpp:196]   --->   Operation 288 'urem' 'urem_ln196' <Predicate = true> <Delay = 1.27> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 64> <II = 3> <Delay = 1.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 289 [16/65] (1.27ns)   --->   "%urem_ln197 = urem i61 %sext_ln197, i61 5" [patchMaker.cpp:197]   --->   Operation 289 'urem' 'urem_ln197' <Predicate = true> <Delay = 1.27> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 64> <II = 3> <Delay = 1.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 53 <SV = 52> <Delay = 1.27>
ST_53 : Operation 290 [15/65] (1.27ns)   --->   "%urem_ln196 = urem i61 %sext_ln196_6, i61 5" [patchMaker.cpp:196]   --->   Operation 290 'urem' 'urem_ln196' <Predicate = true> <Delay = 1.27> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 64> <II = 3> <Delay = 1.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 291 [15/65] (1.27ns)   --->   "%urem_ln197 = urem i61 %sext_ln197, i61 5" [patchMaker.cpp:197]   --->   Operation 291 'urem' 'urem_ln197' <Predicate = true> <Delay = 1.27> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 64> <II = 3> <Delay = 1.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 54 <SV = 53> <Delay = 1.27>
ST_54 : Operation 292 [14/65] (1.27ns)   --->   "%urem_ln196 = urem i61 %sext_ln196_6, i61 5" [patchMaker.cpp:196]   --->   Operation 292 'urem' 'urem_ln196' <Predicate = true> <Delay = 1.27> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 64> <II = 3> <Delay = 1.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 293 [14/65] (1.27ns)   --->   "%urem_ln197 = urem i61 %sext_ln197, i61 5" [patchMaker.cpp:197]   --->   Operation 293 'urem' 'urem_ln197' <Predicate = true> <Delay = 1.27> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 64> <II = 3> <Delay = 1.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 55 <SV = 54> <Delay = 1.27>
ST_55 : Operation 294 [13/65] (1.27ns)   --->   "%urem_ln196 = urem i61 %sext_ln196_6, i61 5" [patchMaker.cpp:196]   --->   Operation 294 'urem' 'urem_ln196' <Predicate = true> <Delay = 1.27> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 64> <II = 3> <Delay = 1.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 295 [13/65] (1.27ns)   --->   "%urem_ln197 = urem i61 %sext_ln197, i61 5" [patchMaker.cpp:197]   --->   Operation 295 'urem' 'urem_ln197' <Predicate = true> <Delay = 1.27> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 64> <II = 3> <Delay = 1.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 56 <SV = 55> <Delay = 1.27>
ST_56 : Operation 296 [12/65] (1.27ns)   --->   "%urem_ln196 = urem i61 %sext_ln196_6, i61 5" [patchMaker.cpp:196]   --->   Operation 296 'urem' 'urem_ln196' <Predicate = true> <Delay = 1.27> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 64> <II = 3> <Delay = 1.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 297 [12/65] (1.27ns)   --->   "%urem_ln197 = urem i61 %sext_ln197, i61 5" [patchMaker.cpp:197]   --->   Operation 297 'urem' 'urem_ln197' <Predicate = true> <Delay = 1.27> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 64> <II = 3> <Delay = 1.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 57 <SV = 56> <Delay = 1.27>
ST_57 : Operation 298 [11/65] (1.27ns)   --->   "%urem_ln196 = urem i61 %sext_ln196_6, i61 5" [patchMaker.cpp:196]   --->   Operation 298 'urem' 'urem_ln196' <Predicate = true> <Delay = 1.27> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 64> <II = 3> <Delay = 1.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 299 [11/65] (1.27ns)   --->   "%urem_ln197 = urem i61 %sext_ln197, i61 5" [patchMaker.cpp:197]   --->   Operation 299 'urem' 'urem_ln197' <Predicate = true> <Delay = 1.27> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 64> <II = 3> <Delay = 1.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 58 <SV = 57> <Delay = 1.27>
ST_58 : Operation 300 [10/65] (1.27ns)   --->   "%urem_ln196 = urem i61 %sext_ln196_6, i61 5" [patchMaker.cpp:196]   --->   Operation 300 'urem' 'urem_ln196' <Predicate = true> <Delay = 1.27> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 64> <II = 3> <Delay = 1.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 301 [10/65] (1.27ns)   --->   "%urem_ln197 = urem i61 %sext_ln197, i61 5" [patchMaker.cpp:197]   --->   Operation 301 'urem' 'urem_ln197' <Predicate = true> <Delay = 1.27> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 64> <II = 3> <Delay = 1.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 59 <SV = 58> <Delay = 1.27>
ST_59 : Operation 302 [9/65] (1.27ns)   --->   "%urem_ln196 = urem i61 %sext_ln196_6, i61 5" [patchMaker.cpp:196]   --->   Operation 302 'urem' 'urem_ln196' <Predicate = true> <Delay = 1.27> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 64> <II = 3> <Delay = 1.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 303 [9/65] (1.27ns)   --->   "%urem_ln197 = urem i61 %sext_ln197, i61 5" [patchMaker.cpp:197]   --->   Operation 303 'urem' 'urem_ln197' <Predicate = true> <Delay = 1.27> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 64> <II = 3> <Delay = 1.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 60 <SV = 59> <Delay = 1.27>
ST_60 : Operation 304 [8/65] (1.27ns)   --->   "%urem_ln196 = urem i61 %sext_ln196_6, i61 5" [patchMaker.cpp:196]   --->   Operation 304 'urem' 'urem_ln196' <Predicate = true> <Delay = 1.27> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 64> <II = 3> <Delay = 1.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 305 [8/65] (1.27ns)   --->   "%urem_ln197 = urem i61 %sext_ln197, i61 5" [patchMaker.cpp:197]   --->   Operation 305 'urem' 'urem_ln197' <Predicate = true> <Delay = 1.27> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 64> <II = 3> <Delay = 1.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 61 <SV = 60> <Delay = 1.27>
ST_61 : Operation 306 [7/65] (1.27ns)   --->   "%urem_ln196 = urem i61 %sext_ln196_6, i61 5" [patchMaker.cpp:196]   --->   Operation 306 'urem' 'urem_ln196' <Predicate = true> <Delay = 1.27> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 64> <II = 3> <Delay = 1.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 307 [7/65] (1.27ns)   --->   "%urem_ln197 = urem i61 %sext_ln197, i61 5" [patchMaker.cpp:197]   --->   Operation 307 'urem' 'urem_ln197' <Predicate = true> <Delay = 1.27> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 64> <II = 3> <Delay = 1.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 62 <SV = 61> <Delay = 1.27>
ST_62 : Operation 308 [6/65] (1.27ns)   --->   "%urem_ln196 = urem i61 %sext_ln196_6, i61 5" [patchMaker.cpp:196]   --->   Operation 308 'urem' 'urem_ln196' <Predicate = true> <Delay = 1.27> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 64> <II = 3> <Delay = 1.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 309 [6/65] (1.27ns)   --->   "%urem_ln197 = urem i61 %sext_ln197, i61 5" [patchMaker.cpp:197]   --->   Operation 309 'urem' 'urem_ln197' <Predicate = true> <Delay = 1.27> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 64> <II = 3> <Delay = 1.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 63 <SV = 62> <Delay = 1.27>
ST_63 : Operation 310 [5/65] (1.27ns)   --->   "%urem_ln196 = urem i61 %sext_ln196_6, i61 5" [patchMaker.cpp:196]   --->   Operation 310 'urem' 'urem_ln196' <Predicate = true> <Delay = 1.27> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 64> <II = 3> <Delay = 1.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 311 [5/65] (1.27ns)   --->   "%urem_ln197 = urem i61 %sext_ln197, i61 5" [patchMaker.cpp:197]   --->   Operation 311 'urem' 'urem_ln197' <Predicate = true> <Delay = 1.27> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 64> <II = 3> <Delay = 1.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 64 <SV = 63> <Delay = 1.27>
ST_64 : Operation 312 [4/65] (1.27ns)   --->   "%urem_ln196 = urem i61 %sext_ln196_6, i61 5" [patchMaker.cpp:196]   --->   Operation 312 'urem' 'urem_ln196' <Predicate = true> <Delay = 1.27> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 64> <II = 3> <Delay = 1.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 313 [4/65] (1.27ns)   --->   "%urem_ln197 = urem i61 %sext_ln197, i61 5" [patchMaker.cpp:197]   --->   Operation 313 'urem' 'urem_ln197' <Predicate = true> <Delay = 1.27> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 64> <II = 3> <Delay = 1.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 65 <SV = 64> <Delay = 1.27>
ST_65 : Operation 314 [3/65] (1.27ns)   --->   "%urem_ln196 = urem i61 %sext_ln196_6, i61 5" [patchMaker.cpp:196]   --->   Operation 314 'urem' 'urem_ln196' <Predicate = true> <Delay = 1.27> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 64> <II = 3> <Delay = 1.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 315 [3/65] (1.27ns)   --->   "%urem_ln197 = urem i61 %sext_ln197, i61 5" [patchMaker.cpp:197]   --->   Operation 315 'urem' 'urem_ln197' <Predicate = true> <Delay = 1.27> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 64> <II = 3> <Delay = 1.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 66 <SV = 65> <Delay = 1.27>
ST_66 : Operation 316 [2/65] (1.27ns)   --->   "%urem_ln196 = urem i61 %sext_ln196_6, i61 5" [patchMaker.cpp:196]   --->   Operation 316 'urem' 'urem_ln196' <Predicate = true> <Delay = 1.27> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 64> <II = 3> <Delay = 1.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 317 [2/65] (1.27ns)   --->   "%urem_ln197 = urem i61 %sext_ln197, i61 5" [patchMaker.cpp:197]   --->   Operation 317 'urem' 'urem_ln197' <Predicate = true> <Delay = 1.27> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 64> <II = 3> <Delay = 1.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 67 <SV = 66> <Delay = 2.11>
ST_67 : Operation 318 [1/1] (0.00ns)   --->   "%p_shl1_cast = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i6.i2, i6 %tmp, i2 0" [patchMaker.cpp:196]   --->   Operation 318 'bitconcatenate' 'p_shl1_cast' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 319 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln196_4 = add i8 %p_shl1_cast, i8 %udiv_ln_cast" [patchMaker.cpp:196]   --->   Operation 319 'add' 'add_ln196_4' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.41> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_67 : Operation 320 [1/65] (1.27ns)   --->   "%urem_ln196 = urem i61 %sext_ln196_6, i61 5" [patchMaker.cpp:196]   --->   Operation 320 'urem' 'urem_ln196' <Predicate = true> <Delay = 1.27> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 64> <II = 3> <Delay = 1.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 321 [1/1] (0.00ns)   --->   "%trunc_ln196_1 = trunc i3 %urem_ln196" [patchMaker.cpp:196]   --->   Operation 321 'trunc' 'trunc_ln196_1' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 322 [1/1] (0.00ns)   --->   "%zext_ln196_2 = zext i3 %trunc_ln196_1" [patchMaker.cpp:196]   --->   Operation 322 'zext' 'zext_ln196_2' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 323 [1/1] (0.83ns) (root node of TernaryAdder)   --->   "%add_ln196_5 = add i8 %add_ln196_4, i8 %zext_ln196_2" [patchMaker.cpp:196]   --->   Operation 323 'add' 'add_ln196_5' <Predicate = true> <Delay = 0.83> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.41> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_67 : Operation 324 [1/1] (0.00ns)   --->   "%p_shl_cast = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i6.i2, i6 %tmp_33, i2 0" [patchMaker.cpp:197]   --->   Operation 324 'bitconcatenate' 'p_shl_cast' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 325 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln197 = add i8 %p_shl_cast, i8 %udiv_ln2_cast" [patchMaker.cpp:197]   --->   Operation 325 'add' 'add_ln197' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.41> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_67 : Operation 326 [1/65] (1.27ns)   --->   "%urem_ln197 = urem i61 %sext_ln197, i61 5" [patchMaker.cpp:197]   --->   Operation 326 'urem' 'urem_ln197' <Predicate = true> <Delay = 1.27> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 64> <II = 3> <Delay = 1.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 327 [1/1] (0.00ns)   --->   "%trunc_ln197 = trunc i3 %urem_ln197" [patchMaker.cpp:197]   --->   Operation 327 'trunc' 'trunc_ln197' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 328 [1/1] (0.00ns)   --->   "%zext_ln197_1 = zext i3 %trunc_ln197" [patchMaker.cpp:197]   --->   Operation 328 'zext' 'zext_ln197_1' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 329 [1/1] (0.83ns) (root node of TernaryAdder)   --->   "%add_ln197_1 = add i8 %add_ln197, i8 %zext_ln197_1" [patchMaker.cpp:197]   --->   Operation 329 'add' 'add_ln197_1' <Predicate = true> <Delay = 0.83> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.41> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>

State 68 <SV = 67> <Delay = 1.20>
ST_68 : Operation 330 [1/1] (0.00ns)   --->   "%zext_ln196_3 = zext i8 %add_ln196_5" [patchMaker.cpp:196]   --->   Operation 330 'zext' 'zext_ln196_3' <Predicate = true> <Delay = 0.00>
ST_68 : Operation 331 [1/1] (0.00ns)   --->   "%patches_superpoints_0_addr = getelementptr i64 %patches_superpoints_0, i64 0, i64 %zext_ln196_3" [patchMaker.cpp:196]   --->   Operation 331 'getelementptr' 'patches_superpoints_0_addr' <Predicate = true> <Delay = 0.00>
ST_68 : Operation 332 [2/2] (1.20ns)   --->   "%packedCoordinates_V = load i8 %patches_superpoints_0_addr" [patchMaker.cpp:196]   --->   Operation 332 'load' 'packedCoordinates_V' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 160> <RAM>

State 69 <SV = 68> <Delay = 1.20>
ST_69 : Operation 333 [1/2] (1.20ns)   --->   "%packedCoordinates_V = load i8 %patches_superpoints_0_addr" [patchMaker.cpp:196]   --->   Operation 333 'load' 'packedCoordinates_V' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 160> <RAM>
ST_69 : Operation 334 [1/1] (0.00ns)   --->   "%z_j_min_V = trunc i64 %packedCoordinates_V"   --->   Operation 334 'trunc' 'z_j_min_V' <Predicate = true> <Delay = 0.00>
ST_69 : Operation 335 [1/1] (0.00ns)   --->   "%zext_ln199 = zext i2 %trunc_ln196" [patchMaker.cpp:199]   --->   Operation 335 'zext' 'zext_ln199' <Predicate = true> <Delay = 0.00>
ST_69 : Operation 336 [1/1] (0.43ns)   --->   "%add_ln199_1 = add i3 %zext_ln199, i3 1" [patchMaker.cpp:199]   --->   Operation 336 'add' 'add_ln199_1' <Predicate = true> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 70 <SV = 69> <Delay = 2.08>
ST_70 : Operation 337 [7/7] (2.08ns)   --->   "%topL_jL_V_0 = call i32 @straightLineProjectorFromLayerIJtoK, i32 %select_ln185, i32 %z_j_min_V, i3 5, i3 %add_ln199_1, i3 1, i35 %radiiDivisionList" [patchMaker.cpp:199]   --->   Operation 337 'call' 'topL_jL_V_0' <Predicate = true> <Delay = 2.08> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 71 <SV = 70> <Delay = 2.19>
ST_71 : Operation 338 [6/7] (2.19ns)   --->   "%topL_jL_V_0 = call i32 @straightLineProjectorFromLayerIJtoK, i32 %select_ln185, i32 %z_j_min_V, i3 5, i3 %add_ln199_1, i3 1, i35 %radiiDivisionList" [patchMaker.cpp:199]   --->   Operation 338 'call' 'topL_jL_V_0' <Predicate = true> <Delay = 2.19> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 72 <SV = 71> <Delay = 2.19>
ST_72 : Operation 339 [5/7] (2.19ns)   --->   "%topL_jL_V_0 = call i32 @straightLineProjectorFromLayerIJtoK, i32 %select_ln185, i32 %z_j_min_V, i3 5, i3 %add_ln199_1, i3 1, i35 %radiiDivisionList" [patchMaker.cpp:199]   --->   Operation 339 'call' 'topL_jL_V_0' <Predicate = true> <Delay = 2.19> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 73 <SV = 72> <Delay = 2.19>
ST_73 : Operation 340 [4/7] (2.19ns)   --->   "%topL_jL_V_0 = call i32 @straightLineProjectorFromLayerIJtoK, i32 %select_ln185, i32 %z_j_min_V, i3 5, i3 %add_ln199_1, i3 1, i35 %radiiDivisionList" [patchMaker.cpp:199]   --->   Operation 340 'call' 'topL_jL_V_0' <Predicate = true> <Delay = 2.19> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 74 <SV = 73> <Delay = 2.19>
ST_74 : Operation 341 [1/1] (0.00ns)   --->   "%zext_ln197_2 = zext i8 %add_ln197_1" [patchMaker.cpp:197]   --->   Operation 341 'zext' 'zext_ln197_2' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 342 [1/1] (0.00ns)   --->   "%patches_superpoints_15_addr = getelementptr i64 %patches_superpoints_15, i64 0, i64 %zext_ln197_2" [patchMaker.cpp:197]   --->   Operation 342 'getelementptr' 'patches_superpoints_15_addr' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 343 [2/2] (1.20ns)   --->   "%packedCoordinates_V_2 = load i8 %patches_superpoints_15_addr" [patchMaker.cpp:197]   --->   Operation 343 'load' 'packedCoordinates_V_2' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 160> <RAM>
ST_74 : Operation 344 [3/7] (2.19ns)   --->   "%topL_jL_V_0 = call i32 @straightLineProjectorFromLayerIJtoK, i32 %select_ln185, i32 %z_j_min_V, i3 5, i3 %add_ln199_1, i3 1, i35 %radiiDivisionList" [patchMaker.cpp:199]   --->   Operation 344 'call' 'topL_jL_V_0' <Predicate = true> <Delay = 2.19> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 75 <SV = 74> <Delay = 2.19>
ST_75 : Operation 345 [1/2] (1.20ns)   --->   "%packedCoordinates_V_2 = load i8 %patches_superpoints_15_addr" [patchMaker.cpp:197]   --->   Operation 345 'load' 'packedCoordinates_V_2' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 160> <RAM>
ST_75 : Operation 346 [1/1] (0.00ns)   --->   "%z_j_max_V = trunc i64 %packedCoordinates_V_2"   --->   Operation 346 'trunc' 'z_j_max_V' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 347 [2/7] (2.19ns)   --->   "%topL_jL_V_0 = call i32 @straightLineProjectorFromLayerIJtoK, i32 %select_ln185, i32 %z_j_min_V, i3 5, i3 %add_ln199_1, i3 1, i35 %radiiDivisionList" [patchMaker.cpp:199]   --->   Operation 347 'call' 'topL_jL_V_0' <Predicate = true> <Delay = 2.19> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 76 <SV = 75> <Delay = 2.08>
ST_76 : Operation 348 [1/1] (0.00ns)   --->   "%specloopname_ln194 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1" [patchMaker.cpp:194]   --->   Operation 348 'specloopname' 'specloopname_ln194' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 349 [1/7] (1.10ns)   --->   "%topL_jL_V_0 = call i32 @straightLineProjectorFromLayerIJtoK, i32 %select_ln185, i32 %z_j_min_V, i3 5, i3 %add_ln199_1, i3 1, i35 %radiiDivisionList" [patchMaker.cpp:199]   --->   Operation 349 'call' 'topL_jL_V_0' <Predicate = true> <Delay = 1.10> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_76 : Operation 350 [1/1] (0.65ns)   --->   "%switch_ln199 = switch i2 %trunc_ln196, void %branch7, i2 0, void %.case.0.split..case.0.split28_crit_edge, i2 1, void %branch5, i2 2, void %branch6" [patchMaker.cpp:199]   --->   Operation 350 'switch' 'switch_ln199' <Predicate = true> <Delay = 0.65>
ST_76 : Operation 351 [1/1] (0.00ns)   --->   "%store_ln199 = store i32 %topL_jL_V_0, i32 %topL_jL_V_3_4" [patchMaker.cpp:199]   --->   Operation 351 'store' 'store_ln199' <Predicate = (trunc_ln196 == 2)> <Delay = 0.00>
ST_76 : Operation 352 [1/1] (0.00ns)   --->   "%br_ln199 = br void %.case.0.split28" [patchMaker.cpp:199]   --->   Operation 352 'br' 'br_ln199' <Predicate = (trunc_ln196 == 2)> <Delay = 0.00>
ST_76 : Operation 353 [1/1] (0.00ns)   --->   "%store_ln199 = store i32 %topL_jL_V_0, i32 %topL_jL_V_3_2" [patchMaker.cpp:199]   --->   Operation 353 'store' 'store_ln199' <Predicate = (trunc_ln196 == 1)> <Delay = 0.00>
ST_76 : Operation 354 [1/1] (0.00ns)   --->   "%br_ln199 = br void %.case.0.split28" [patchMaker.cpp:199]   --->   Operation 354 'br' 'br_ln199' <Predicate = (trunc_ln196 == 1)> <Delay = 0.00>
ST_76 : Operation 355 [1/1] (0.00ns)   --->   "%store_ln199 = store i32 %topL_jL_V_0, i32 %topL_jL_V_3_1" [patchMaker.cpp:199]   --->   Operation 355 'store' 'store_ln199' <Predicate = (trunc_ln196 == 0)> <Delay = 0.00>
ST_76 : Operation 356 [1/1] (0.00ns)   --->   "%br_ln199 = br void %.case.0.split28" [patchMaker.cpp:199]   --->   Operation 356 'br' 'br_ln199' <Predicate = (trunc_ln196 == 0)> <Delay = 0.00>
ST_76 : Operation 357 [1/1] (0.00ns)   --->   "%store_ln199 = store i32 %topL_jL_V_0, i32 %topL_jL_V_3_5" [patchMaker.cpp:199]   --->   Operation 357 'store' 'store_ln199' <Predicate = (trunc_ln196 == 3)> <Delay = 0.00>
ST_76 : Operation 358 [1/1] (0.00ns)   --->   "%br_ln199 = br void %.case.0.split28" [patchMaker.cpp:199]   --->   Operation 358 'br' 'br_ln199' <Predicate = (trunc_ln196 == 3)> <Delay = 0.00>
ST_76 : Operation 359 [7/7] (2.08ns)   --->   "%topL_jR_V_0 = call i32 @straightLineProjectorFromLayerIJtoK, i32 %select_ln185, i32 %z_j_max_V, i3 5, i3 %add_ln199_1, i3 1, i35 %radiiDivisionList" [patchMaker.cpp:200]   --->   Operation 359 'call' 'topL_jR_V_0' <Predicate = true> <Delay = 2.08> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 77 <SV = 76> <Delay = 2.19>
ST_77 : Operation 360 [6/7] (2.19ns)   --->   "%topL_jR_V_0 = call i32 @straightLineProjectorFromLayerIJtoK, i32 %select_ln185, i32 %z_j_max_V, i3 5, i3 %add_ln199_1, i3 1, i35 %radiiDivisionList" [patchMaker.cpp:200]   --->   Operation 360 'call' 'topL_jR_V_0' <Predicate = true> <Delay = 2.19> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 78 <SV = 77> <Delay = 2.19>
ST_78 : Operation 361 [5/7] (2.19ns)   --->   "%topL_jR_V_0 = call i32 @straightLineProjectorFromLayerIJtoK, i32 %select_ln185, i32 %z_j_max_V, i3 5, i3 %add_ln199_1, i3 1, i35 %radiiDivisionList" [patchMaker.cpp:200]   --->   Operation 361 'call' 'topL_jR_V_0' <Predicate = true> <Delay = 2.19> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 79 <SV = 78> <Delay = 2.19>
ST_79 : Operation 362 [4/7] (2.19ns)   --->   "%topL_jR_V_0 = call i32 @straightLineProjectorFromLayerIJtoK, i32 %select_ln185, i32 %z_j_max_V, i3 5, i3 %add_ln199_1, i3 1, i35 %radiiDivisionList" [patchMaker.cpp:200]   --->   Operation 362 'call' 'topL_jR_V_0' <Predicate = true> <Delay = 2.19> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 80 <SV = 79> <Delay = 2.19>
ST_80 : Operation 363 [3/7] (2.19ns)   --->   "%topL_jR_V_0 = call i32 @straightLineProjectorFromLayerIJtoK, i32 %select_ln185, i32 %z_j_max_V, i3 5, i3 %add_ln199_1, i3 1, i35 %radiiDivisionList" [patchMaker.cpp:200]   --->   Operation 363 'call' 'topL_jR_V_0' <Predicate = true> <Delay = 2.19> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 81 <SV = 80> <Delay = 2.19>
ST_81 : Operation 364 [2/7] (2.19ns)   --->   "%topL_jR_V_0 = call i32 @straightLineProjectorFromLayerIJtoK, i32 %select_ln185, i32 %z_j_max_V, i3 5, i3 %add_ln199_1, i3 1, i35 %radiiDivisionList" [patchMaker.cpp:200]   --->   Operation 364 'call' 'topL_jR_V_0' <Predicate = true> <Delay = 2.19> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 82 <SV = 81> <Delay = 2.08>
ST_82 : Operation 365 [1/7] (1.10ns)   --->   "%topL_jR_V_0 = call i32 @straightLineProjectorFromLayerIJtoK, i32 %select_ln185, i32 %z_j_max_V, i3 5, i3 %add_ln199_1, i3 1, i35 %radiiDivisionList" [patchMaker.cpp:200]   --->   Operation 365 'call' 'topL_jR_V_0' <Predicate = true> <Delay = 1.10> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_82 : Operation 366 [1/1] (0.65ns)   --->   "%switch_ln200 = switch i2 %trunc_ln196, void %branch15, i2 0, void %.case.0.split28..case.0.split2849_crit_edge, i2 1, void %branch13, i2 2, void %branch14" [patchMaker.cpp:200]   --->   Operation 366 'switch' 'switch_ln200' <Predicate = true> <Delay = 0.65>
ST_82 : Operation 367 [1/1] (0.00ns)   --->   "%store_ln200 = store i32 %topL_jR_V_0, i32 %topL_jR_V_3_2" [patchMaker.cpp:200]   --->   Operation 367 'store' 'store_ln200' <Predicate = (trunc_ln196 == 2)> <Delay = 0.00>
ST_82 : Operation 368 [1/1] (0.00ns)   --->   "%br_ln200 = br void %.case.0.split2849" [patchMaker.cpp:200]   --->   Operation 368 'br' 'br_ln200' <Predicate = (trunc_ln196 == 2)> <Delay = 0.00>
ST_82 : Operation 369 [1/1] (0.00ns)   --->   "%store_ln200 = store i32 %topL_jR_V_0, i32 %topL_jR_V_3_1" [patchMaker.cpp:200]   --->   Operation 369 'store' 'store_ln200' <Predicate = (trunc_ln196 == 1)> <Delay = 0.00>
ST_82 : Operation 370 [1/1] (0.00ns)   --->   "%br_ln200 = br void %.case.0.split2849" [patchMaker.cpp:200]   --->   Operation 370 'br' 'br_ln200' <Predicate = (trunc_ln196 == 1)> <Delay = 0.00>
ST_82 : Operation 371 [1/1] (0.00ns)   --->   "%store_ln200 = store i32 %topL_jR_V_0, i32 %topL_jR_V_3" [patchMaker.cpp:200]   --->   Operation 371 'store' 'store_ln200' <Predicate = (trunc_ln196 == 0)> <Delay = 0.00>
ST_82 : Operation 372 [1/1] (0.00ns)   --->   "%br_ln200 = br void %.case.0.split2849" [patchMaker.cpp:200]   --->   Operation 372 'br' 'br_ln200' <Predicate = (trunc_ln196 == 0)> <Delay = 0.00>
ST_82 : Operation 373 [1/1] (0.00ns)   --->   "%store_ln200 = store i32 %topL_jR_V_0, i32 %topL_jR_V_3_3" [patchMaker.cpp:200]   --->   Operation 373 'store' 'store_ln200' <Predicate = (trunc_ln196 == 3)> <Delay = 0.00>
ST_82 : Operation 374 [1/1] (0.00ns)   --->   "%br_ln200 = br void %.case.0.split2849" [patchMaker.cpp:200]   --->   Operation 374 'br' 'br_ln200' <Predicate = (trunc_ln196 == 3)> <Delay = 0.00>
ST_82 : Operation 375 [7/7] (2.08ns)   --->   "%topR_jL_V_0 = call i32 @straightLineProjectorFromLayerIJtoK, i32 %select_ln186, i32 %z_j_min_V, i3 5, i3 %add_ln199_1, i3 1, i35 %radiiDivisionList" [patchMaker.cpp:201]   --->   Operation 375 'call' 'topR_jL_V_0' <Predicate = true> <Delay = 2.08> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 83 <SV = 82> <Delay = 2.19>
ST_83 : Operation 376 [6/7] (2.19ns)   --->   "%topR_jL_V_0 = call i32 @straightLineProjectorFromLayerIJtoK, i32 %select_ln186, i32 %z_j_min_V, i3 5, i3 %add_ln199_1, i3 1, i35 %radiiDivisionList" [patchMaker.cpp:201]   --->   Operation 376 'call' 'topR_jL_V_0' <Predicate = true> <Delay = 2.19> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 84 <SV = 83> <Delay = 2.19>
ST_84 : Operation 377 [5/7] (2.19ns)   --->   "%topR_jL_V_0 = call i32 @straightLineProjectorFromLayerIJtoK, i32 %select_ln186, i32 %z_j_min_V, i3 5, i3 %add_ln199_1, i3 1, i35 %radiiDivisionList" [patchMaker.cpp:201]   --->   Operation 377 'call' 'topR_jL_V_0' <Predicate = true> <Delay = 2.19> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 85 <SV = 84> <Delay = 2.19>
ST_85 : Operation 378 [4/7] (2.19ns)   --->   "%topR_jL_V_0 = call i32 @straightLineProjectorFromLayerIJtoK, i32 %select_ln186, i32 %z_j_min_V, i3 5, i3 %add_ln199_1, i3 1, i35 %radiiDivisionList" [patchMaker.cpp:201]   --->   Operation 378 'call' 'topR_jL_V_0' <Predicate = true> <Delay = 2.19> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 86 <SV = 85> <Delay = 2.19>
ST_86 : Operation 379 [3/7] (2.19ns)   --->   "%topR_jL_V_0 = call i32 @straightLineProjectorFromLayerIJtoK, i32 %select_ln186, i32 %z_j_min_V, i3 5, i3 %add_ln199_1, i3 1, i35 %radiiDivisionList" [patchMaker.cpp:201]   --->   Operation 379 'call' 'topR_jL_V_0' <Predicate = true> <Delay = 2.19> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 87 <SV = 86> <Delay = 2.19>
ST_87 : Operation 380 [2/7] (2.19ns)   --->   "%topR_jL_V_0 = call i32 @straightLineProjectorFromLayerIJtoK, i32 %select_ln186, i32 %z_j_min_V, i3 5, i3 %add_ln199_1, i3 1, i35 %radiiDivisionList" [patchMaker.cpp:201]   --->   Operation 380 'call' 'topR_jL_V_0' <Predicate = true> <Delay = 2.19> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 88 <SV = 87> <Delay = 2.08>
ST_88 : Operation 381 [1/7] (1.10ns)   --->   "%topR_jL_V_0 = call i32 @straightLineProjectorFromLayerIJtoK, i32 %select_ln186, i32 %z_j_min_V, i3 5, i3 %add_ln199_1, i3 1, i35 %radiiDivisionList" [patchMaker.cpp:201]   --->   Operation 381 'call' 'topR_jL_V_0' <Predicate = true> <Delay = 1.10> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_88 : Operation 382 [1/1] (0.65ns)   --->   "%switch_ln201 = switch i2 %trunc_ln196, void %branch23, i2 0, void %.case.0.split2849..case.0.split284970_crit_edge, i2 1, void %branch21, i2 2, void %branch22" [patchMaker.cpp:201]   --->   Operation 382 'switch' 'switch_ln201' <Predicate = true> <Delay = 0.65>
ST_88 : Operation 383 [1/1] (0.00ns)   --->   "%store_ln201 = store i32 %topR_jL_V_0, i32 %topR_jL_V_3_2" [patchMaker.cpp:201]   --->   Operation 383 'store' 'store_ln201' <Predicate = (trunc_ln196 == 2)> <Delay = 0.00>
ST_88 : Operation 384 [1/1] (0.00ns)   --->   "%br_ln201 = br void %.case.0.split284970" [patchMaker.cpp:201]   --->   Operation 384 'br' 'br_ln201' <Predicate = (trunc_ln196 == 2)> <Delay = 0.00>
ST_88 : Operation 385 [1/1] (0.00ns)   --->   "%store_ln201 = store i32 %topR_jL_V_0, i32 %topR_jL_V_3_1" [patchMaker.cpp:201]   --->   Operation 385 'store' 'store_ln201' <Predicate = (trunc_ln196 == 1)> <Delay = 0.00>
ST_88 : Operation 386 [1/1] (0.00ns)   --->   "%br_ln201 = br void %.case.0.split284970" [patchMaker.cpp:201]   --->   Operation 386 'br' 'br_ln201' <Predicate = (trunc_ln196 == 1)> <Delay = 0.00>
ST_88 : Operation 387 [1/1] (0.00ns)   --->   "%store_ln201 = store i32 %topR_jL_V_0, i32 %topR_jL_V_3" [patchMaker.cpp:201]   --->   Operation 387 'store' 'store_ln201' <Predicate = (trunc_ln196 == 0)> <Delay = 0.00>
ST_88 : Operation 388 [1/1] (0.00ns)   --->   "%br_ln201 = br void %.case.0.split284970" [patchMaker.cpp:201]   --->   Operation 388 'br' 'br_ln201' <Predicate = (trunc_ln196 == 0)> <Delay = 0.00>
ST_88 : Operation 389 [1/1] (0.00ns)   --->   "%store_ln201 = store i32 %topR_jL_V_0, i32 %topR_jL_V_3_3" [patchMaker.cpp:201]   --->   Operation 389 'store' 'store_ln201' <Predicate = (trunc_ln196 == 3)> <Delay = 0.00>
ST_88 : Operation 390 [1/1] (0.00ns)   --->   "%br_ln201 = br void %.case.0.split284970" [patchMaker.cpp:201]   --->   Operation 390 'br' 'br_ln201' <Predicate = (trunc_ln196 == 3)> <Delay = 0.00>
ST_88 : Operation 391 [7/7] (2.08ns)   --->   "%topR_jR_V_0 = call i32 @straightLineProjectorFromLayerIJtoK, i32 %select_ln186, i32 %z_j_max_V, i3 5, i3 %add_ln199_1, i3 1, i35 %radiiDivisionList" [patchMaker.cpp:202]   --->   Operation 391 'call' 'topR_jR_V_0' <Predicate = true> <Delay = 2.08> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 89 <SV = 88> <Delay = 2.19>
ST_89 : Operation 392 [6/7] (2.19ns)   --->   "%topR_jR_V_0 = call i32 @straightLineProjectorFromLayerIJtoK, i32 %select_ln186, i32 %z_j_max_V, i3 5, i3 %add_ln199_1, i3 1, i35 %radiiDivisionList" [patchMaker.cpp:202]   --->   Operation 392 'call' 'topR_jR_V_0' <Predicate = true> <Delay = 2.19> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 90 <SV = 89> <Delay = 2.19>
ST_90 : Operation 393 [5/7] (2.19ns)   --->   "%topR_jR_V_0 = call i32 @straightLineProjectorFromLayerIJtoK, i32 %select_ln186, i32 %z_j_max_V, i3 5, i3 %add_ln199_1, i3 1, i35 %radiiDivisionList" [patchMaker.cpp:202]   --->   Operation 393 'call' 'topR_jR_V_0' <Predicate = true> <Delay = 2.19> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 91 <SV = 90> <Delay = 2.19>
ST_91 : Operation 394 [4/7] (2.19ns)   --->   "%topR_jR_V_0 = call i32 @straightLineProjectorFromLayerIJtoK, i32 %select_ln186, i32 %z_j_max_V, i3 5, i3 %add_ln199_1, i3 1, i35 %radiiDivisionList" [patchMaker.cpp:202]   --->   Operation 394 'call' 'topR_jR_V_0' <Predicate = true> <Delay = 2.19> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 92 <SV = 91> <Delay = 2.19>
ST_92 : Operation 395 [3/7] (2.19ns)   --->   "%topR_jR_V_0 = call i32 @straightLineProjectorFromLayerIJtoK, i32 %select_ln186, i32 %z_j_max_V, i3 5, i3 %add_ln199_1, i3 1, i35 %radiiDivisionList" [patchMaker.cpp:202]   --->   Operation 395 'call' 'topR_jR_V_0' <Predicate = true> <Delay = 2.19> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 93 <SV = 92> <Delay = 2.19>
ST_93 : Operation 396 [2/7] (2.19ns)   --->   "%topR_jR_V_0 = call i32 @straightLineProjectorFromLayerIJtoK, i32 %select_ln186, i32 %z_j_max_V, i3 5, i3 %add_ln199_1, i3 1, i35 %radiiDivisionList" [patchMaker.cpp:202]   --->   Operation 396 'call' 'topR_jR_V_0' <Predicate = true> <Delay = 2.19> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 94 <SV = 93> <Delay = 1.10>
ST_94 : Operation 397 [1/7] (1.10ns)   --->   "%topR_jR_V_0 = call i32 @straightLineProjectorFromLayerIJtoK, i32 %select_ln186, i32 %z_j_max_V, i3 5, i3 %add_ln199_1, i3 1, i35 %radiiDivisionList" [patchMaker.cpp:202]   --->   Operation 397 'call' 'topR_jR_V_0' <Predicate = true> <Delay = 1.10> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_94 : Operation 398 [1/1] (0.65ns)   --->   "%switch_ln202 = switch i2 %trunc_ln196, void %branch31, i2 0, void %.case.0.split284970..case.0.split28497091_crit_edge, i2 1, void %branch29, i2 2, void %branch30" [patchMaker.cpp:202]   --->   Operation 398 'switch' 'switch_ln202' <Predicate = true> <Delay = 0.65>
ST_94 : Operation 399 [1/1] (0.00ns)   --->   "%store_ln202 = store i32 %topR_jR_V_0, i32 %topR_jR_V_3_2" [patchMaker.cpp:202]   --->   Operation 399 'store' 'store_ln202' <Predicate = (trunc_ln196 == 2)> <Delay = 0.00>
ST_94 : Operation 400 [1/1] (0.00ns)   --->   "%br_ln202 = br void %.case.0.split28497091" [patchMaker.cpp:202]   --->   Operation 400 'br' 'br_ln202' <Predicate = (trunc_ln196 == 2)> <Delay = 0.00>
ST_94 : Operation 401 [1/1] (0.00ns)   --->   "%store_ln202 = store i32 %topR_jR_V_0, i32 %topR_jR_V_3_1" [patchMaker.cpp:202]   --->   Operation 401 'store' 'store_ln202' <Predicate = (trunc_ln196 == 1)> <Delay = 0.00>
ST_94 : Operation 402 [1/1] (0.00ns)   --->   "%br_ln202 = br void %.case.0.split28497091" [patchMaker.cpp:202]   --->   Operation 402 'br' 'br_ln202' <Predicate = (trunc_ln196 == 1)> <Delay = 0.00>
ST_94 : Operation 403 [1/1] (0.00ns)   --->   "%store_ln202 = store i32 %topR_jR_V_0, i32 %topR_jR_V_3" [patchMaker.cpp:202]   --->   Operation 403 'store' 'store_ln202' <Predicate = (trunc_ln196 == 0)> <Delay = 0.00>
ST_94 : Operation 404 [1/1] (0.00ns)   --->   "%br_ln202 = br void %.case.0.split28497091" [patchMaker.cpp:202]   --->   Operation 404 'br' 'br_ln202' <Predicate = (trunc_ln196 == 0)> <Delay = 0.00>
ST_94 : Operation 405 [1/1] (0.00ns)   --->   "%store_ln202 = store i32 %topR_jR_V_0, i32 %topR_jR_V_3_3" [patchMaker.cpp:202]   --->   Operation 405 'store' 'store_ln202' <Predicate = (trunc_ln196 == 3)> <Delay = 0.00>
ST_94 : Operation 406 [1/1] (0.00ns)   --->   "%br_ln202 = br void %.case.0.split28497091" [patchMaker.cpp:202]   --->   Operation 406 'br' 'br_ln202' <Predicate = (trunc_ln196 == 3)> <Delay = 0.00>
ST_94 : Operation 407 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.case.0"   --->   Operation 407 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 95 <SV = 2> <Delay = 0.69>
ST_95 : Operation 408 [1/1] (0.00ns)   --->   "%i_11 = phi i3 1, void, i3 %add_ln212, void %._crit_edge2" [patchMaker.cpp:212]   --->   Operation 408 'phi' 'i_11' <Predicate = true> <Delay = 0.00>
ST_95 : Operation 409 [1/1] (0.49ns)   --->   "%icmp_ln212 = icmp_eq  i3 %i_11, i3 4" [patchMaker.cpp:212]   --->   Operation 409 'icmp' 'icmp_ln212' <Predicate = true> <Delay = 0.49> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_95 : Operation 410 [1/1] (0.00ns)   --->   "%empty_104 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 3, i64 3, i64 3"   --->   Operation 410 'speclooptripcount' 'empty_104' <Predicate = true> <Delay = 0.00>
ST_95 : Operation 411 [1/1] (0.00ns)   --->   "%br_ln212 = br i1 %icmp_ln212, void %.split_ifconv, void" [patchMaker.cpp:212]   --->   Operation 411 'br' 'br_ln212' <Predicate = true> <Delay = 0.00>
ST_95 : Operation 412 [2/2] (0.69ns)   --->   "%wp_parameters14_load = load i5 %wp_parameters14_addr"   --->   Operation 412 'load' 'wp_parameters14_load' <Predicate = (!icmp_ln212)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_95 : Operation 413 [1/1] (0.00ns)   --->   "%ret_ln231 = ret" [patchMaker.cpp:231]   --->   Operation 413 'ret' 'ret_ln231' <Predicate = (icmp_ln212)> <Delay = 0.00>

State 96 <SV = 3> <Delay = 0.69>
ST_96 : Operation 414 [1/2] (0.69ns)   --->   "%wp_parameters14_load = load i5 %wp_parameters14_addr"   --->   Operation 414 'load' 'wp_parameters14_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>

State 97 <SV = 4> <Delay = 2.12>
ST_97 : Operation 415 [1/1] (0.00ns)   --->   "%topL_jL_V_3_2_load = load i32 %topL_jL_V_3_2"   --->   Operation 415 'load' 'topL_jL_V_3_2_load' <Predicate = true> <Delay = 0.00>
ST_97 : Operation 416 [1/1] (0.00ns)   --->   "%topL_jL_V_3_4_load = load i32 %topL_jL_V_3_4"   --->   Operation 416 'load' 'topL_jL_V_3_4_load' <Predicate = true> <Delay = 0.00>
ST_97 : Operation 417 [1/1] (0.00ns)   --->   "%topL_jL_V_3_5_load = load i32 %topL_jL_V_3_5"   --->   Operation 417 'load' 'topL_jL_V_3_5_load' <Predicate = true> <Delay = 0.00>
ST_97 : Operation 418 [1/1] (0.00ns)   --->   "%specloopname_ln212 = specloopname void @_ssdm_op_SpecLoopName, void @empty_14" [patchMaker.cpp:212]   --->   Operation 418 'specloopname' 'specloopname_ln212' <Predicate = true> <Delay = 0.00>
ST_97 : Operation 419 [1/1] (0.00ns)   --->   "%trunc_ln886 = trunc i3 %i_11"   --->   Operation 419 'trunc' 'trunc_ln886' <Predicate = true> <Delay = 0.00>
ST_97 : Operation 420 [1/1] (0.34ns)   --->   "%icmp_ln886_9 = icmp_eq  i2 %trunc_ln886, i2 2"   --->   Operation 420 'icmp' 'icmp_ln886_9' <Predicate = true> <Delay = 0.34> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_97 : Operation 421 [1/1] (0.00ns) (grouped into LUT with out node topL_jL_V_3_7)   --->   "%topL_jL_V_3 = select i1 %icmp_ln886_9, i32 %topL_jL_V_3_4_load, i32 %topL_jL_V_3_5_load"   --->   Operation 421 'select' 'topL_jL_V_3' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_97 : Operation 422 [1/1] (0.34ns)   --->   "%icmp_ln886_11 = icmp_eq  i2 %trunc_ln886, i2 1"   --->   Operation 422 'icmp' 'icmp_ln886_11' <Predicate = true> <Delay = 0.34> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_97 : Operation 423 [1/1] (0.22ns) (out node of the LUT)   --->   "%topL_jL_V_3_7 = select i1 %icmp_ln886_11, i32 %topL_jL_V_3_2_load, i32 %topL_jL_V_3"   --->   Operation 423 'select' 'topL_jL_V_3_7' <Predicate = true> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_97 : Operation 424 [1/1] (0.85ns)   --->   "%icmp_ln886 = icmp_sgt  i32 %topL_jL_V_3_7, i32 %wp_parameters14_load"   --->   Operation 424 'icmp' 'icmp_ln886' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_97 : Operation 425 [1/1] (0.00ns)   --->   "%br_ln214 = br i1 %icmp_ln886, void %.split._crit_edge, void" [patchMaker.cpp:214]   --->   Operation 425 'br' 'br_ln214' <Predicate = true> <Delay = 0.00>
ST_97 : Operation 426 [1/1] (0.69ns)   --->   "%store_ln216 = store i32 %topL_jL_V_3_7, i5 %wp_parameters14_addr" [patchMaker.cpp:216]   --->   Operation 426 'store' 'store_ln216' <Predicate = (icmp_ln886)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_97 : Operation 427 [1/1] (0.00ns)   --->   "%br_ln217 = br void %.split._crit_edge" [patchMaker.cpp:217]   --->   Operation 427 'br' 'br_ln217' <Predicate = (icmp_ln886)> <Delay = 0.00>
ST_97 : Operation 428 [2/2] (0.69ns)   --->   "%wp_parameters15_load = load i5 %wp_parameters15_addr"   --->   Operation 428 'load' 'wp_parameters15_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>

State 98 <SV = 5> <Delay = 1.55>
ST_98 : Operation 429 [1/1] (0.00ns)   --->   "%topL_jR_V_3_1_load = load i32 %topL_jR_V_3_1"   --->   Operation 429 'load' 'topL_jR_V_3_1_load' <Predicate = true> <Delay = 0.00>
ST_98 : Operation 430 [1/1] (0.00ns)   --->   "%topL_jR_V_3_2_load = load i32 %topL_jR_V_3_2"   --->   Operation 430 'load' 'topL_jR_V_3_2_load' <Predicate = true> <Delay = 0.00>
ST_98 : Operation 431 [1/1] (0.00ns)   --->   "%topL_jR_V_3_3_load = load i32 %topL_jR_V_3_3"   --->   Operation 431 'load' 'topL_jR_V_3_3_load' <Predicate = true> <Delay = 0.00>
ST_98 : Operation 432 [1/1] (0.45ns)   --->   "%phi_ln = mux i32 @_ssdm_op_Mux.ap_auto.4i32.i2, i32 %topL_jR_V_3_3_load, i32 %topL_jR_V_3_1_load, i32 %topL_jR_V_3_2_load, i32 %topL_jR_V_3_3_load, i2 %trunc_ln886"   --->   Operation 432 'mux' 'phi_ln' <Predicate = true> <Delay = 0.45> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_98 : Operation 433 [1/2] (0.69ns)   --->   "%wp_parameters15_load = load i5 %wp_parameters15_addr"   --->   Operation 433 'load' 'wp_parameters15_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_98 : Operation 434 [1/1] (0.85ns)   --->   "%icmp_ln878_12 = icmp_slt  i32 %phi_ln, i32 %wp_parameters15_load"   --->   Operation 434 'icmp' 'icmp_ln878_12' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_98 : Operation 435 [1/1] (0.00ns)   --->   "%br_ln218 = br i1 %icmp_ln878_12, void %._crit_edge, void" [patchMaker.cpp:218]   --->   Operation 435 'br' 'br_ln218' <Predicate = true> <Delay = 0.00>

State 99 <SV = 6> <Delay = 0.69>
ST_99 : Operation 436 [1/1] (0.69ns)   --->   "%store_ln220 = store i32 %phi_ln, i5 %wp_parameters15_addr" [patchMaker.cpp:220]   --->   Operation 436 'store' 'store_ln220' <Predicate = (icmp_ln878_12)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_99 : Operation 437 [1/1] (0.00ns)   --->   "%br_ln221 = br void %._crit_edge" [patchMaker.cpp:221]   --->   Operation 437 'br' 'br_ln221' <Predicate = (icmp_ln878_12)> <Delay = 0.00>
ST_99 : Operation 438 [2/2] (0.69ns)   --->   "%wp_parameters1634_load = load i5 %wp_parameters1634_addr"   --->   Operation 438 'load' 'wp_parameters1634_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>

State 100 <SV = 7> <Delay = 1.55>
ST_100 : Operation 439 [1/1] (0.00ns)   --->   "%topR_jL_V_3_1_load = load i32 %topR_jL_V_3_1"   --->   Operation 439 'load' 'topR_jL_V_3_1_load' <Predicate = true> <Delay = 0.00>
ST_100 : Operation 440 [1/1] (0.00ns)   --->   "%topR_jL_V_3_2_load = load i32 %topR_jL_V_3_2"   --->   Operation 440 'load' 'topR_jL_V_3_2_load' <Predicate = true> <Delay = 0.00>
ST_100 : Operation 441 [1/1] (0.00ns)   --->   "%topR_jL_V_3_3_load = load i32 %topR_jL_V_3_3"   --->   Operation 441 'load' 'topR_jL_V_3_3_load' <Predicate = true> <Delay = 0.00>
ST_100 : Operation 442 [1/1] (0.45ns)   --->   "%phi_ln886_1 = mux i32 @_ssdm_op_Mux.ap_auto.4i32.i2, i32 %topR_jL_V_3_3_load, i32 %topR_jL_V_3_1_load, i32 %topR_jL_V_3_2_load, i32 %topR_jL_V_3_3_load, i2 %trunc_ln886"   --->   Operation 442 'mux' 'phi_ln886_1' <Predicate = true> <Delay = 0.45> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_100 : Operation 443 [1/2] (0.69ns)   --->   "%wp_parameters1634_load = load i5 %wp_parameters1634_addr"   --->   Operation 443 'load' 'wp_parameters1634_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_100 : Operation 444 [1/1] (0.85ns)   --->   "%icmp_ln886_10 = icmp_sgt  i32 %phi_ln886_1, i32 %wp_parameters1634_load"   --->   Operation 444 'icmp' 'icmp_ln886_10' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_100 : Operation 445 [1/1] (0.00ns)   --->   "%br_ln222 = br i1 %icmp_ln886_10, void %._crit_edge1, void" [patchMaker.cpp:222]   --->   Operation 445 'br' 'br_ln222' <Predicate = true> <Delay = 0.00>

State 101 <SV = 8> <Delay = 0.69>
ST_101 : Operation 446 [1/1] (0.69ns)   --->   "%store_ln224 = store i32 %phi_ln886_1, i5 %wp_parameters1634_addr" [patchMaker.cpp:224]   --->   Operation 446 'store' 'store_ln224' <Predicate = (icmp_ln886_10)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_101 : Operation 447 [1/1] (0.00ns)   --->   "%br_ln225 = br void %._crit_edge1" [patchMaker.cpp:225]   --->   Operation 447 'br' 'br_ln225' <Predicate = (icmp_ln886_10)> <Delay = 0.00>
ST_101 : Operation 448 [2/2] (0.69ns)   --->   "%wp_parameters1740_load = load i5 %wp_parameters1740_addr"   --->   Operation 448 'load' 'wp_parameters1740_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>

State 102 <SV = 9> <Delay = 1.55>
ST_102 : Operation 449 [1/1] (0.00ns)   --->   "%topR_jR_V_3_1_load = load i32 %topR_jR_V_3_1"   --->   Operation 449 'load' 'topR_jR_V_3_1_load' <Predicate = true> <Delay = 0.00>
ST_102 : Operation 450 [1/1] (0.00ns)   --->   "%topR_jR_V_3_2_load = load i32 %topR_jR_V_3_2"   --->   Operation 450 'load' 'topR_jR_V_3_2_load' <Predicate = true> <Delay = 0.00>
ST_102 : Operation 451 [1/1] (0.00ns)   --->   "%topR_jR_V_3_3_load = load i32 %topR_jR_V_3_3"   --->   Operation 451 'load' 'topR_jR_V_3_3_load' <Predicate = true> <Delay = 0.00>
ST_102 : Operation 452 [1/1] (0.45ns)   --->   "%phi_ln878_1 = mux i32 @_ssdm_op_Mux.ap_auto.4i32.i2, i32 %topR_jR_V_3_3_load, i32 %topR_jR_V_3_1_load, i32 %topR_jR_V_3_2_load, i32 %topR_jR_V_3_3_load, i2 %trunc_ln886"   --->   Operation 452 'mux' 'phi_ln878_1' <Predicate = true> <Delay = 0.45> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_102 : Operation 453 [1/2] (0.69ns)   --->   "%wp_parameters1740_load = load i5 %wp_parameters1740_addr"   --->   Operation 453 'load' 'wp_parameters1740_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_102 : Operation 454 [1/1] (0.85ns)   --->   "%icmp_ln878_13 = icmp_slt  i32 %phi_ln878_1, i32 %wp_parameters1740_load"   --->   Operation 454 'icmp' 'icmp_ln878_13' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_102 : Operation 455 [1/1] (0.00ns)   --->   "%br_ln226 = br i1 %icmp_ln878_13, void %._crit_edge2, void" [patchMaker.cpp:226]   --->   Operation 455 'br' 'br_ln226' <Predicate = true> <Delay = 0.00>

State 103 <SV = 10> <Delay = 0.69>
ST_103 : Operation 456 [1/1] (0.69ns)   --->   "%store_ln228 = store i32 %phi_ln878_1, i5 %wp_parameters1740_addr" [patchMaker.cpp:228]   --->   Operation 456 'store' 'store_ln228' <Predicate = (icmp_ln878_13)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_103 : Operation 457 [1/1] (0.00ns)   --->   "%br_ln229 = br void %._crit_edge2" [patchMaker.cpp:229]   --->   Operation 457 'br' 'br_ln229' <Predicate = (icmp_ln878_13)> <Delay = 0.00>
ST_103 : Operation 458 [1/1] (0.57ns)   --->   "%add_ln212 = add i3 %i_11, i3 1" [patchMaker.cpp:212]   --->   Operation 458 'add' 'add_ln212' <Predicate = true> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_103 : Operation 459 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 459 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 3ns, clock uncertainty: 0.81ns.

 <State 1>: 1.09ns
The critical path consists of the following:
	wire read on port 'zTopMin' [31]  (0 ns)
	'icmp' operation ('icmp_ln878') [38]  (0.859 ns)
	'select' operation ('select_ln185', patchMaker.cpp:185) [39]  (0.227 ns)

 <State 2>: 1.51ns
The critical path consists of the following:
	'phi' operation ('i', patchMaker.cpp:199) with incoming values : ('add_ln199', patchMaker.cpp:199) [52]  (0 ns)
	'add' operation ('add_ln196_2', patchMaker.cpp:196) [62]  (0.745 ns)
	'add' operation ('add_ln196', patchMaker.cpp:196) [64]  (0.765 ns)

 <State 3>: 2.16ns
The critical path consists of the following:
	'mul' operation ('mul_ln196', patchMaker.cpp:196) [70]  (2.16 ns)

 <State 4>: 2.16ns
The critical path consists of the following:
	'mul' operation ('mul_ln196', patchMaker.cpp:196) [70]  (2.16 ns)

 <State 5>: 2.16ns
The critical path consists of the following:
	'mul' operation ('mul_ln196', patchMaker.cpp:196) [70]  (2.16 ns)

 <State 6>: 2.16ns
The critical path consists of the following:
	'mul' operation ('mul_ln196', patchMaker.cpp:196) [70]  (2.16 ns)

 <State 7>: 2.16ns
The critical path consists of the following:
	'mul' operation ('mul_ln196', patchMaker.cpp:196) [70]  (2.16 ns)

 <State 8>: 1.28ns
The critical path consists of the following:
	'urem' operation ('urem_ln196', patchMaker.cpp:196) [77]  (1.28 ns)

 <State 9>: 1.28ns
The critical path consists of the following:
	'urem' operation ('urem_ln196', patchMaker.cpp:196) [77]  (1.28 ns)

 <State 10>: 1.28ns
The critical path consists of the following:
	'urem' operation ('urem_ln196', patchMaker.cpp:196) [77]  (1.28 ns)

 <State 11>: 1.28ns
The critical path consists of the following:
	'urem' operation ('urem_ln196', patchMaker.cpp:196) [77]  (1.28 ns)

 <State 12>: 1.28ns
The critical path consists of the following:
	'urem' operation ('urem_ln196', patchMaker.cpp:196) [77]  (1.28 ns)

 <State 13>: 1.28ns
The critical path consists of the following:
	'urem' operation ('urem_ln196', patchMaker.cpp:196) [77]  (1.28 ns)

 <State 14>: 1.28ns
The critical path consists of the following:
	'urem' operation ('urem_ln196', patchMaker.cpp:196) [77]  (1.28 ns)

 <State 15>: 1.28ns
The critical path consists of the following:
	'urem' operation ('urem_ln196', patchMaker.cpp:196) [77]  (1.28 ns)

 <State 16>: 1.28ns
The critical path consists of the following:
	'urem' operation ('urem_ln196', patchMaker.cpp:196) [77]  (1.28 ns)

 <State 17>: 1.28ns
The critical path consists of the following:
	'urem' operation ('urem_ln196', patchMaker.cpp:196) [77]  (1.28 ns)

 <State 18>: 1.28ns
The critical path consists of the following:
	'urem' operation ('urem_ln196', patchMaker.cpp:196) [77]  (1.28 ns)

 <State 19>: 1.28ns
The critical path consists of the following:
	'urem' operation ('urem_ln196', patchMaker.cpp:196) [77]  (1.28 ns)

 <State 20>: 1.28ns
The critical path consists of the following:
	'urem' operation ('urem_ln196', patchMaker.cpp:196) [77]  (1.28 ns)

 <State 21>: 1.28ns
The critical path consists of the following:
	'urem' operation ('urem_ln196', patchMaker.cpp:196) [77]  (1.28 ns)

 <State 22>: 1.28ns
The critical path consists of the following:
	'urem' operation ('urem_ln196', patchMaker.cpp:196) [77]  (1.28 ns)

 <State 23>: 1.28ns
The critical path consists of the following:
	'urem' operation ('urem_ln196', patchMaker.cpp:196) [77]  (1.28 ns)

 <State 24>: 1.28ns
The critical path consists of the following:
	'urem' operation ('urem_ln196', patchMaker.cpp:196) [77]  (1.28 ns)

 <State 25>: 1.28ns
The critical path consists of the following:
	'urem' operation ('urem_ln196', patchMaker.cpp:196) [77]  (1.28 ns)

 <State 26>: 1.28ns
The critical path consists of the following:
	'urem' operation ('urem_ln196', patchMaker.cpp:196) [77]  (1.28 ns)

 <State 27>: 1.28ns
The critical path consists of the following:
	'urem' operation ('urem_ln196', patchMaker.cpp:196) [77]  (1.28 ns)

 <State 28>: 1.28ns
The critical path consists of the following:
	'urem' operation ('urem_ln196', patchMaker.cpp:196) [77]  (1.28 ns)

 <State 29>: 1.28ns
The critical path consists of the following:
	'urem' operation ('urem_ln196', patchMaker.cpp:196) [77]  (1.28 ns)

 <State 30>: 1.28ns
The critical path consists of the following:
	'urem' operation ('urem_ln196', patchMaker.cpp:196) [77]  (1.28 ns)

 <State 31>: 1.28ns
The critical path consists of the following:
	'urem' operation ('urem_ln196', patchMaker.cpp:196) [77]  (1.28 ns)

 <State 32>: 1.28ns
The critical path consists of the following:
	'urem' operation ('urem_ln196', patchMaker.cpp:196) [77]  (1.28 ns)

 <State 33>: 1.28ns
The critical path consists of the following:
	'urem' operation ('urem_ln196', patchMaker.cpp:196) [77]  (1.28 ns)

 <State 34>: 1.28ns
The critical path consists of the following:
	'urem' operation ('urem_ln196', patchMaker.cpp:196) [77]  (1.28 ns)

 <State 35>: 1.28ns
The critical path consists of the following:
	'urem' operation ('urem_ln196', patchMaker.cpp:196) [77]  (1.28 ns)

 <State 36>: 1.28ns
The critical path consists of the following:
	'urem' operation ('urem_ln196', patchMaker.cpp:196) [77]  (1.28 ns)

 <State 37>: 1.28ns
The critical path consists of the following:
	'urem' operation ('urem_ln196', patchMaker.cpp:196) [77]  (1.28 ns)

 <State 38>: 1.28ns
The critical path consists of the following:
	'urem' operation ('urem_ln196', patchMaker.cpp:196) [77]  (1.28 ns)

 <State 39>: 1.28ns
The critical path consists of the following:
	'urem' operation ('urem_ln196', patchMaker.cpp:196) [77]  (1.28 ns)

 <State 40>: 1.28ns
The critical path consists of the following:
	'urem' operation ('urem_ln196', patchMaker.cpp:196) [77]  (1.28 ns)

 <State 41>: 1.28ns
The critical path consists of the following:
	'urem' operation ('urem_ln196', patchMaker.cpp:196) [77]  (1.28 ns)

 <State 42>: 1.28ns
The critical path consists of the following:
	'urem' operation ('urem_ln196', patchMaker.cpp:196) [77]  (1.28 ns)

 <State 43>: 1.28ns
The critical path consists of the following:
	'urem' operation ('urem_ln196', patchMaker.cpp:196) [77]  (1.28 ns)

 <State 44>: 1.28ns
The critical path consists of the following:
	'urem' operation ('urem_ln196', patchMaker.cpp:196) [77]  (1.28 ns)

 <State 45>: 1.28ns
The critical path consists of the following:
	'urem' operation ('urem_ln196', patchMaker.cpp:196) [77]  (1.28 ns)

 <State 46>: 1.28ns
The critical path consists of the following:
	'urem' operation ('urem_ln196', patchMaker.cpp:196) [77]  (1.28 ns)

 <State 47>: 1.28ns
The critical path consists of the following:
	'urem' operation ('urem_ln196', patchMaker.cpp:196) [77]  (1.28 ns)

 <State 48>: 1.28ns
The critical path consists of the following:
	'urem' operation ('urem_ln196', patchMaker.cpp:196) [77]  (1.28 ns)

 <State 49>: 1.28ns
The critical path consists of the following:
	'urem' operation ('urem_ln196', patchMaker.cpp:196) [77]  (1.28 ns)

 <State 50>: 1.28ns
The critical path consists of the following:
	'urem' operation ('urem_ln196', patchMaker.cpp:196) [77]  (1.28 ns)

 <State 51>: 1.28ns
The critical path consists of the following:
	'urem' operation ('urem_ln196', patchMaker.cpp:196) [77]  (1.28 ns)

 <State 52>: 1.28ns
The critical path consists of the following:
	'urem' operation ('urem_ln196', patchMaker.cpp:196) [77]  (1.28 ns)

 <State 53>: 1.28ns
The critical path consists of the following:
	'urem' operation ('urem_ln196', patchMaker.cpp:196) [77]  (1.28 ns)

 <State 54>: 1.28ns
The critical path consists of the following:
	'urem' operation ('urem_ln196', patchMaker.cpp:196) [77]  (1.28 ns)

 <State 55>: 1.28ns
The critical path consists of the following:
	'urem' operation ('urem_ln196', patchMaker.cpp:196) [77]  (1.28 ns)

 <State 56>: 1.28ns
The critical path consists of the following:
	'urem' operation ('urem_ln196', patchMaker.cpp:196) [77]  (1.28 ns)

 <State 57>: 1.28ns
The critical path consists of the following:
	'urem' operation ('urem_ln196', patchMaker.cpp:196) [77]  (1.28 ns)

 <State 58>: 1.28ns
The critical path consists of the following:
	'urem' operation ('urem_ln196', patchMaker.cpp:196) [77]  (1.28 ns)

 <State 59>: 1.28ns
The critical path consists of the following:
	'urem' operation ('urem_ln196', patchMaker.cpp:196) [77]  (1.28 ns)

 <State 60>: 1.28ns
The critical path consists of the following:
	'urem' operation ('urem_ln196', patchMaker.cpp:196) [77]  (1.28 ns)

 <State 61>: 1.28ns
The critical path consists of the following:
	'urem' operation ('urem_ln196', patchMaker.cpp:196) [77]  (1.28 ns)

 <State 62>: 1.28ns
The critical path consists of the following:
	'urem' operation ('urem_ln196', patchMaker.cpp:196) [77]  (1.28 ns)

 <State 63>: 1.28ns
The critical path consists of the following:
	'urem' operation ('urem_ln196', patchMaker.cpp:196) [77]  (1.28 ns)

 <State 64>: 1.28ns
The critical path consists of the following:
	'urem' operation ('urem_ln196', patchMaker.cpp:196) [77]  (1.28 ns)

 <State 65>: 1.28ns
The critical path consists of the following:
	'urem' operation ('urem_ln196', patchMaker.cpp:196) [77]  (1.28 ns)

 <State 66>: 1.28ns
The critical path consists of the following:
	'urem' operation ('urem_ln196', patchMaker.cpp:196) [77]  (1.28 ns)

 <State 67>: 2.11ns
The critical path consists of the following:
	'urem' operation ('urem_ln196', patchMaker.cpp:196) [77]  (1.28 ns)
	'add' operation ('add_ln196_5', patchMaker.cpp:196) [80]  (0.838 ns)

 <State 68>: 1.2ns
The critical path consists of the following:
	'getelementptr' operation ('patches_superpoints_0_addr', patchMaker.cpp:196) [82]  (0 ns)
	'load' operation ('packedCoordinates.V', patchMaker.cpp:196) on array 'patches_superpoints_0' [83]  (1.2 ns)

 <State 69>: 1.2ns
The critical path consists of the following:
	'load' operation ('packedCoordinates.V', patchMaker.cpp:196) on array 'patches_superpoints_0' [83]  (1.2 ns)

 <State 70>: 2.08ns
The critical path consists of the following:
	'call' operation ('topL_jL.V[0]', patchMaker.cpp:199) to 'straightLineProjectorFromLayerIJtoK' [104]  (2.08 ns)

 <State 71>: 2.19ns
The critical path consists of the following:
	'call' operation ('topL_jL.V[0]', patchMaker.cpp:199) to 'straightLineProjectorFromLayerIJtoK' [104]  (2.19 ns)

 <State 72>: 2.19ns
The critical path consists of the following:
	'call' operation ('topL_jL.V[0]', patchMaker.cpp:199) to 'straightLineProjectorFromLayerIJtoK' [104]  (2.19 ns)

 <State 73>: 2.19ns
The critical path consists of the following:
	'call' operation ('topL_jL.V[0]', patchMaker.cpp:199) to 'straightLineProjectorFromLayerIJtoK' [104]  (2.19 ns)

 <State 74>: 2.19ns
The critical path consists of the following:
	'call' operation ('topL_jL.V[0]', patchMaker.cpp:199) to 'straightLineProjectorFromLayerIJtoK' [104]  (2.19 ns)

 <State 75>: 2.19ns
The critical path consists of the following:
	'call' operation ('topL_jL.V[0]', patchMaker.cpp:199) to 'straightLineProjectorFromLayerIJtoK' [104]  (2.19 ns)

 <State 76>: 2.08ns
The critical path consists of the following:
	'call' operation ('topL_jR.V[0]', patchMaker.cpp:200) to 'straightLineProjectorFromLayerIJtoK' [119]  (2.08 ns)

 <State 77>: 2.19ns
The critical path consists of the following:
	'call' operation ('topL_jR.V[0]', patchMaker.cpp:200) to 'straightLineProjectorFromLayerIJtoK' [119]  (2.19 ns)

 <State 78>: 2.19ns
The critical path consists of the following:
	'call' operation ('topL_jR.V[0]', patchMaker.cpp:200) to 'straightLineProjectorFromLayerIJtoK' [119]  (2.19 ns)

 <State 79>: 2.19ns
The critical path consists of the following:
	'call' operation ('topL_jR.V[0]', patchMaker.cpp:200) to 'straightLineProjectorFromLayerIJtoK' [119]  (2.19 ns)

 <State 80>: 2.19ns
The critical path consists of the following:
	'call' operation ('topL_jR.V[0]', patchMaker.cpp:200) to 'straightLineProjectorFromLayerIJtoK' [119]  (2.19 ns)

 <State 81>: 2.19ns
The critical path consists of the following:
	'call' operation ('topL_jR.V[0]', patchMaker.cpp:200) to 'straightLineProjectorFromLayerIJtoK' [119]  (2.19 ns)

 <State 82>: 2.08ns
The critical path consists of the following:
	'call' operation ('topR_jL.V[0]', patchMaker.cpp:201) to 'straightLineProjectorFromLayerIJtoK' [134]  (2.08 ns)

 <State 83>: 2.19ns
The critical path consists of the following:
	'call' operation ('topR_jL.V[0]', patchMaker.cpp:201) to 'straightLineProjectorFromLayerIJtoK' [134]  (2.19 ns)

 <State 84>: 2.19ns
The critical path consists of the following:
	'call' operation ('topR_jL.V[0]', patchMaker.cpp:201) to 'straightLineProjectorFromLayerIJtoK' [134]  (2.19 ns)

 <State 85>: 2.19ns
The critical path consists of the following:
	'call' operation ('topR_jL.V[0]', patchMaker.cpp:201) to 'straightLineProjectorFromLayerIJtoK' [134]  (2.19 ns)

 <State 86>: 2.19ns
The critical path consists of the following:
	'call' operation ('topR_jL.V[0]', patchMaker.cpp:201) to 'straightLineProjectorFromLayerIJtoK' [134]  (2.19 ns)

 <State 87>: 2.19ns
The critical path consists of the following:
	'call' operation ('topR_jL.V[0]', patchMaker.cpp:201) to 'straightLineProjectorFromLayerIJtoK' [134]  (2.19 ns)

 <State 88>: 2.08ns
The critical path consists of the following:
	'call' operation ('topR_jR.V[0]', patchMaker.cpp:202) to 'straightLineProjectorFromLayerIJtoK' [149]  (2.08 ns)

 <State 89>: 2.19ns
The critical path consists of the following:
	'call' operation ('topR_jR.V[0]', patchMaker.cpp:202) to 'straightLineProjectorFromLayerIJtoK' [149]  (2.19 ns)

 <State 90>: 2.19ns
The critical path consists of the following:
	'call' operation ('topR_jR.V[0]', patchMaker.cpp:202) to 'straightLineProjectorFromLayerIJtoK' [149]  (2.19 ns)

 <State 91>: 2.19ns
The critical path consists of the following:
	'call' operation ('topR_jR.V[0]', patchMaker.cpp:202) to 'straightLineProjectorFromLayerIJtoK' [149]  (2.19 ns)

 <State 92>: 2.19ns
The critical path consists of the following:
	'call' operation ('topR_jR.V[0]', patchMaker.cpp:202) to 'straightLineProjectorFromLayerIJtoK' [149]  (2.19 ns)

 <State 93>: 2.19ns
The critical path consists of the following:
	'call' operation ('topR_jR.V[0]', patchMaker.cpp:202) to 'straightLineProjectorFromLayerIJtoK' [149]  (2.19 ns)

 <State 94>: 1.11ns
The critical path consists of the following:
	'call' operation ('topR_jR.V[0]', patchMaker.cpp:202) to 'straightLineProjectorFromLayerIJtoK' [149]  (1.11 ns)
	'store' operation ('store_ln202', patchMaker.cpp:202) of variable 'topR_jR.V[0]', patchMaker.cpp:202 on local variable 'topR_jR.V[3]' [152]  (0 ns)

 <State 95>: 0.699ns
The critical path consists of the following:
	'load' operation ('wp_parameters14_load') on array 'wp_parameters14' [194]  (0.699 ns)

 <State 96>: 0.699ns
The critical path consists of the following:
	'load' operation ('wp_parameters14_load') on array 'wp_parameters14' [194]  (0.699 ns)

 <State 97>: 2.13ns
The critical path consists of the following:
	'icmp' operation ('icmp_ln886_9') [190]  (0.343 ns)
	'select' operation ('topL_jL.V[3]') [191]  (0 ns)
	'select' operation ('topL_jL.V[3]') [193]  (0.227 ns)
	'icmp' operation ('icmp_ln886') [195]  (0.859 ns)
	blocking operation 0.699 ns on control path)

 <State 98>: 1.56ns
The critical path consists of the following:
	'load' operation ('wp_parameters15_load') on array 'wp_parameters15' [205]  (0.699 ns)
	'icmp' operation ('icmp_ln878_12') [206]  (0.859 ns)

 <State 99>: 0.699ns
The critical path consists of the following:
	'store' operation ('store_ln220', patchMaker.cpp:220) of variable 'phi_ln' on array 'wp_parameters15' [209]  (0.699 ns)

 <State 100>: 1.56ns
The critical path consists of the following:
	'load' operation ('wp_parameters1634_load') on array 'wp_parameters1634' [216]  (0.699 ns)
	'icmp' operation ('icmp_ln886_10') [217]  (0.859 ns)

 <State 101>: 0.699ns
The critical path consists of the following:
	'store' operation ('store_ln224', patchMaker.cpp:224) of variable 'phi_ln886_1' on array 'wp_parameters1634' [220]  (0.699 ns)

 <State 102>: 1.56ns
The critical path consists of the following:
	'load' operation ('wp_parameters1740_load') on array 'wp_parameters1740' [227]  (0.699 ns)
	'icmp' operation ('icmp_ln878_13') [228]  (0.859 ns)

 <State 103>: 0.699ns
The critical path consists of the following:
	'store' operation ('store_ln228', patchMaker.cpp:228) of variable 'phi_ln878_1' on array 'wp_parameters1740' [231]  (0.699 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67
	State 68
	State 69
	State 70
	State 71
	State 72
	State 73
	State 74
	State 75
	State 76
	State 77
	State 78
	State 79
	State 80
	State 81
	State 82
	State 83
	State 84
	State 85
	State 86
	State 87
	State 88
	State 89
	State 90
	State 91
	State 92
	State 93
	State 94
	State 95
	State 96
	State 97
	State 98
	State 99
	State 100
	State 101
	State 102
	State 103


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
