VPR FPGA Placement and Routing.
Version: 8.1.0-dev+dadca7ecf-dirty
Revision: v8.0.0-rc2-2909-gdadca7ecf-dirty
Compiled: 2025-10-22T23:05:13
Compiler: GNU 11.4.0 on Linux-6.8.0-79-generic x86_64
Build Info: release IPO VTR_ASSERT_LEVEL=2

University of Toronto
verilogtorouting.org
vtr-users@googlegroups.com
This is free open source code under MIT license.

VPR was run with the following command-line:
vpr /home/satyanarayana/symbiflow/quicklogic-arch-defs/share/arch/ql-eos-s3_wlcsp/arch.timing.xml main.eblif --device ql-eos-s3 --max_router_iterations 500 --routing_failure_predictor off --router_high_fanout_threshold -1 --constant_net_method route --route_chan_width 100 --clock_modeling route --place_delay_model delta_override --router_lookahead map --check_route quick --strict_checks off --allow_dangling_combinational_nodes on --disable_errors check_unbuffered_edges:check_route --congested_routing_iteration_threshold 0.8 --incremental_reroute_delay_ripup off --base_cost_type delay_normalized_length_bounded --bb_factor 10 --initial_pres_fac 4.0 --check_rr_graph off --suppress_warnings ,sum_pin_class:check_unbuffered_edges:load_rr_indexed_data_T_values:check_rr_node:trans_per_R:check_route:set_rr_graph_tool_comment:warn_model_missing_timing --read_rr_graph /home/satyanarayana/symbiflow/quicklogic-arch-defs/share/arch/ql-eos-s3_wlcsp/rr_graph_ql-eos-s3_wlcsp.rr_graph.real.bin --read_placement_delay_lookup /home/satyanarayana/symbiflow/quicklogic-arch-defs/share/arch/ql-eos-s3_wlcsp/rr_graph_ql-eos-s3_wlcsp.place_delay.bin --sdc_file /home/satyanarayana/vaman_siddhanth/Clock/codes/build/main_dummy.sdc --route


Architecture file: /home/satyanarayana/symbiflow/quicklogic-arch-defs/share/arch/ql-eos-s3_wlcsp/arch.timing.xml
Circuit name: main

# Loading Architecture Description
# Loading Architecture Description took 0.40 seconds (max_rss 28.7 MiB, delta_rss +23.0 MiB)
# Building complex block graph
# Building complex block graph took 0.09 seconds (max_rss 35.5 MiB, delta_rss +6.7 MiB)
# Load circuit
# Load circuit took 0.03 seconds (max_rss 41.4 MiB, delta_rss +5.9 MiB)
# Clean circuit
Absorbed 2614 LUT buffers
Inferred  106 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred   51 additional primitive pins as constant generators due to constant inputs
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Swept input(s)      : 2
Swept output(s)     : 0 (0 dangling, 0 constant)
Swept net(s)        : 143
Swept block(s)      : 1
Constant Pins Marked: 157
# Clean circuit took 0.04 seconds (max_rss 51.7 MiB, delta_rss +10.3 MiB)
# Compress circuit
# Compress circuit took 0.00 seconds (max_rss 51.9 MiB, delta_rss +0.2 MiB)
# Verify circuit
# Verify circuit took 0.00 seconds (max_rss 51.9 MiB, delta_rss +0.0 MiB)
Circuit Statistics:
  Blocks: 417
    .input    :       2
    .output   :      10
    ASSP      :       1
    BIDIR_CELL:      12
    C_FRAG    :      21
    F_FRAG    :       8
    GND       :       1
    Q_FRAG    :     127
    T_FRAG    :     234
    VCC       :       1
  Nets  : 407
    Avg Fanout:     7.4
    Max Fanout:  1243.0
    Min Fanout:     1.0
  Netlist Clocks: 2
# Build Timing Graph
Warning 1: Inferred implicit clock source aclk_dffe_Q.QZ[0] for netlist clock aclk (possibly data used as clock)
  Timing Graph Nodes: 3438
  Timing Graph Edges: 5624
  Timing Graph Levels: 18
# Build Timing Graph took 0.00 seconds (max_rss 51.9 MiB, delta_rss +0.0 MiB)
Netlist contains 2 clocks
  Netlist Clock 'aclk' Fanout: 49 pins (1.4%), 49 blocks (11.8%)
  Netlist Clock 'clk' Fanout: 79 pins (2.3%), 79 blocks (18.9%)
# Load Timing Constraints

SDC file '/home/satyanarayana/vaman_siddhanth/Clock/codes/build/main_dummy.sdc' contained no SDC commands
Setting default timing constraints:
   * constrain all primay inputs and primary outputs on a virtual external clock 'virtual_io_clock'
   * optimize all netlist and virtual clocks to run as fast as possible
   * ignore cross netlist clock domain timing paths
Timing constraints created 3 clocks
  Constrained Clock 'virtual_io_clock' (Virtual Clock)
  Constrained Clock 'aclk' Source: 'aclk_dffe_Q.QZ[0]'
  Constrained Clock 'clk' Source: 'u_qlal4s3b_cell_macro.Sys_Clk0[0]'

# Load Timing Constraints took 0.00 seconds (max_rss 51.9 MiB, delta_rss +0.0 MiB)
Timing analysis: ON
Circuit netlist file: main.net
Circuit placement file: main.place
Circuit routing file: main.route
Circuit SDC file: /home/satyanarayana/vaman_siddhanth/Clock/codes/build/main_dummy.sdc

Packer: ENABLED
Placer: ENABLED
Router: ENABLED
Analysis: ENABLED

NetlistOpts.abosrb_buffer_luts            : true
NetlistOpts.sweep_dangling_primary_ios    : true
NetlistOpts.sweep_dangling_nets           : true
NetlistOpts.sweep_dangling_blocks         : true
NetlistOpts.sweep_constant_primary_outputs: false
NetlistOpts.netlist_verbosity             : 1
NetlistOpts.const_gen_inference           : COMB_SEQ

PackerOpts.allow_unrelated_clustering: auto
PackerOpts.alpha_clustering: 0.750000
PackerOpts.beta_clustering: 0.900000
PackerOpts.cluster_seed_type: BLEND2
PackerOpts.connection_driven: true
PackerOpts.global_clocks: true
PackerOpts.hill_climbing_flag: false
PackerOpts.inter_cluster_net_delay: 1.000000
PackerOpts.timing_driven: true
PackerOpts.target_external_pin_util: auto

PlacerOpts.place_freq: PLACE_ONCE
PlacerOpts.place_algorithm: CRITICALITY_TIMING_PLACE
PlacerOpts.pad_loc_type: FREE
PlacerOpts.constraints_file: No constraints file given
PlacerOpts.place_cost_exp: 1.000000
PlacerOpts.place_chan_width: 100
PlacerOpts.inner_loop_recompute_divider: 0
PlacerOpts.recompute_crit_iter: 1
PlacerOpts.timing_tradeoff: 0.500000
PlacerOpts.td_place_exp_first: 1.000000
PlacerOpts.td_place_exp_last: 8.000000
PlacerOpts.delay_offset: 0.000000
PlacerOpts.delay_ramp_delta_threshold: -1
PlacerOpts.delay_ramp_slope: 0.000000
PlacerOpts.tsu_rel_margin: 1.000000
PlacerOpts.tsu_abs_margin: 0.000000
PlacerOpts.post_place_timing_report_file: 
PlacerOpts.allowed_tiles_for_delay_model: 
PlacerOpts.delay_model_reducer: MIN
PlacerOpts.delay_model_type: DELTA_OVERRIDE
PlacerOpts.rlim_escape_fraction: 0.000000
PlacerOpts.move_stats_file: 
PlacerOpts.placement_saves_per_temperature: 0
PlacerOpts.effort_scaling: CIRCUIT
PlacerOpts.place_delta_delay_matrix_calculation_method: ASTAR_ROUTE
PlaceOpts.seed: 1
AnnealSched.type: AUTO_SCHED
AnnealSched.inner_num: 1.000000

RouterOpts.route_type: DETAILED
RouterOpts.router_algorithm: TIMING_DRIVEN
RouterOpts.base_cost_type: DELAY_NORMALIZED_LENGTH_BOUNDED
RouterOpts.fixed_channel_width: 100
RouterOpts.check_route: QUICK
RouterOpts.trim_empty_chan: false
RouterOpts.trim_obs_chan: false
RouterOpts.acc_fac: 1.000000
RouterOpts.bb_factor: 10
RouterOpts.bend_cost: 0.000000
RouterOpts.first_iter_pres_fac: 0.000000
RouterOpts.initial_pres_fac: 4.000000
RouterOpts.pres_fac_mult: 1.300000
RouterOpts.max_router_iterations: 500
RouterOpts.min_incremental_reroute_fanout: 16
RouterOpts.do_check_rr_graph: false
RouterOpts.verify_binary_search: false
RouterOpts.min_channel_width_hint: 0
RouterOpts.read_rr_edge_metadata: false
RouterOpts.exit_after_first_routing_iteration: false
RouterOpts.astar_fac: 1.200000
RouterOpts.criticality_exp: 1.000000
RouterOpts.max_criticality: 0.990000
RouterOpts.init_wirelength_abort_threshold: 0.850000
RouterOpts.save_routing_per_iteration: false
RouterOpts.congested_routing_iteration_threshold_frac: 0.800000
RouterOpts.high_fanout_threshold: -1
RouterOpts.router_debug_net: -2
RouterOpts.router_debug_sink_rr: -2
RouterOpts.router_debug_iteration: -2
RouterOpts.max_convergence_count: 1
RouterOpts.reconvergence_cpd_threshold: 0.990000
RouterOpts.update_lower_bound_delays: true
RouterOpts.first_iteration_timing_report_file: 
RouterOpts.incr_reroute_delay_ripup: OFF
RouterOpts.route_bb_update: DYNAMIC
RouterOpts.lookahead_type: MAP
RouterOpts.initial_timing: LOOKAHEAD
RouterOpts.router_heap: BINARY_HEAP
RouterOpts.routing_failure_predictor = OFF
RouterOpts.routing_budgets_algorithm = DISABLE

AnalysisOpts.gen_post_synthesis_netlist: false
AnalysisOpts.timing_report_npaths: 100
AnalysisOpts.timing_report_skew: false
AnalysisOpts.echo_dot_timing_graph_node: -1
AnalysisOpts.timing_report_detail: NETLIST

RoutingArch.directionality: BI_DIRECTIONAL
RoutingArch.switch_block_type: WILTON
RoutingArch.Fs: 3

# Load Packing
Begin loading packed FPGA netlist file.
Netlist generated from file 'main.net'.
Detected 2 constant generators (to see names run with higher pack verbosity)
Finished loading packed FPGA netlist file (took 0.077836 seconds).
# Load Packing took 0.08 seconds (max_rss 54.1 MiB, delta_rss +2.2 MiB)
Warning 2: Netlist contains 0 global net to non-global architecture pin connections
Warning 3: Logic block #152 ($false) has only 1 output pin '$false.GND0_GND[0]'. It may be a constant generator.
Warning 4: Logic block #153 ($true) has only 1 output pin '$true.VCC0_VCC[0]'. It may be a constant generator.

Netlist num_nets: 333
Netlist num_blocks: 154
Netlist EMPTY blocks: 0.
Netlist PB-GMUX blocks: 0.
Netlist PB-LOGIC blocks: 139.
Netlist PB-CLOCK blocks: 0.
Netlist PB-MULT blocks: 0.
Netlist PB-SDIOMUX blocks: 0.
Netlist PB-RAM blocks: 0.
Netlist PB-SYN_VCC blocks: 1.
Netlist PB-BIDIR blocks: 12.
Netlist PB-SYN_GND blocks: 1.
Netlist PB-ASSP blocks: 1.
Netlist inputs pins: 2
Netlist output pins: 34


Pb types usage...
  PB-LOGIC          : 139
   LOGIC            : 139
    FRAGS           : 139
     c_frag_modes   : 138
      SINGLE        : 21
       c_frag       : 21
      SPLIT         : 117
       b_frag       : 117
       t_frag       : 117
     f_frag         : 8
     q_frag_modes   : 127
      INT           : 63
       q_frag       : 63
      EXT           : 64
       q_frag       : 64
  PB-SYN_VCC        : 1
   VCC              : 1
  PB-BIDIR          : 12
   BIDIR            : 12
    INPUT           : 2
     bidir          : 2
     inpad          : 2
    OUTPUT          : 10
     bidir          : 10
     outpad         : 10
  PB-SYN_GND        : 1
   GND              : 1
  PB-ASSP           : 1
   ASSP             : 1

# Create Device
## Build Device Grid
FPGA sized to 39 x 35: 1365 grid tiles (ql-eos-s3)

Resource usage...
	Netlist
		0	blocks of type: PB-GMUX
	Architecture
		5	blocks of type: TL-GMUX
	Netlist
		139	blocks of type: PB-LOGIC
	Architecture
		891	blocks of type: TL-LOGIC
	Netlist
		0	blocks of type: PB-CLOCK
	Architecture
		5	blocks of type: TL-CLOCK
	Netlist
		0	blocks of type: PB-MULT
	Architecture
		2	blocks of type: TL-MULT
	Netlist
		0	blocks of type: PB-SDIOMUX
	Architecture
		14	blocks of type: TL-SDIOMUX
	Netlist
		0	blocks of type: PB-RAM
	Architecture
		4	blocks of type: TL-RAM
	Netlist
		1	blocks of type: PB-SYN_VCC
	Architecture
		1	blocks of type: TL-SYN_VCC
	Netlist
		12	blocks of type: PB-BIDIR
	Architecture
		32	blocks of type: TL-BIDIR
	Netlist
		1	blocks of type: PB-SYN_GND
	Architecture
		1	blocks of type: TL-SYN_GND
	Netlist
		1	blocks of type: PB-ASSP
	Architecture
		1	blocks of type: TL-ASSP

Device Utilization: 0.11 (target 1.00)
	Physical Tile TL-LOGIC:
	Block Utilization: 0.16 Logical Block: PB-LOGIC
	Physical Tile TL-RAM:
	Block Utilization: 0.00 Logical Block: PB-RAM
	Physical Tile TL-MULT:
	Block Utilization: 0.00 Logical Block: PB-MULT
	Physical Tile TL-BIDIR:
	Block Utilization: 0.38 Logical Block: PB-BIDIR
	Physical Tile TL-CLOCK:
	Block Utilization: 0.00 Logical Block: PB-CLOCK
	Physical Tile TL-SDIOMUX:
	Block Utilization: 0.00 Logical Block: PB-SDIOMUX
	Physical Tile TL-GMUX:
	Block Utilization: 0.00 Logical Block: PB-GMUX
	Physical Tile TL-ASSP:
	Block Utilization: 1.00 Logical Block: PB-ASSP
	Physical Tile TL-SYN_VCC:
	Block Utilization: 1.00 Logical Block: PB-SYN_VCC
	Physical Tile TL-SYN_GND:
	Block Utilization: 1.00 Logical Block: PB-SYN_GND

## Build Device Grid took 0.00 seconds (max_rss 54.2 MiB, delta_rss +0.0 MiB)
## Loading routing resource graph



Warning 5: This architecture version is for VPR 8.1.0-dev+dadca7ecf-dirty while your current VPR version is 8.1.0-dev+dadca7ecf compatability issues may arise

## Loading routing resource graph took 0.62 seconds (max_rss 353.6 MiB, delta_rss +299.5 MiB)
  RR Graph Nodes: 1396446
  RR Graph Edges: 2337988
# Create Device took 1.74 seconds (max_rss 397.4 MiB, delta_rss +343.2 MiB)

# Load Placement
Reading main.place.

Successfully read main.place.

# Load Placement took 0.00 seconds (max_rss 397.4 MiB, delta_rss +0.0 MiB)

# Computing router lookahead map
## Computing wire lookahead
Warning 6: Unable to find any sample location for segment CHANX type 'generic' (length 1)
Warning 7: Unable to find any sample location for segment CHANY type 'generic' (length 1)
Warning 8: Unable to find any sample location for segment CHANX type 'pad' (length 1)
Warning 9: Unable to find any sample location for segment CHANY type 'pad' (length 1)
## Computing wire lookahead took 20.39 seconds (max_rss 397.4 MiB, delta_rss +0.0 MiB)
## Computing src/opin lookahead
## Computing src/opin lookahead took 0.00 seconds (max_rss 397.4 MiB, delta_rss +0.0 MiB)
# Computing router lookahead map took 20.39 seconds (max_rss 397.4 MiB, delta_rss +0.0 MiB)
# Routing
  RR Graph Nodes: 1396446
  RR Graph Edges: 2337988
Confirming router algorithm: TIMING_DRIVEN.
## Initializing router criticalities
Initial Net Connection Criticality Histogram:
[        0:      0.1) 1832 ( 64.5%) |**********************************************
[      0.1:      0.2)    0 (  0.0%) |
[      0.2:      0.3)   26 (  0.9%) |*
[      0.3:      0.4)  143 (  5.0%) |****
[      0.4:      0.5)  121 (  4.3%) |***
[      0.5:      0.6)   53 (  1.9%) |*
[      0.6:      0.7)   82 (  2.9%) |**
[      0.7:      0.8)  106 (  3.7%) |***
[      0.8:      0.9)  149 (  5.2%) |****
[      0.9:        1)  327 ( 11.5%) |********
## Initializing router criticalities took 0.01 seconds (max_rss 456.8 MiB, delta_rss +0.0 MiB)
---- ------ ------- ---- ------- ------- ------- ----------------- --------------- -------- ---------- ---------- ---------- ---------- --------
Iter   Time    pres  BBs    Heap  Re-Rtd  Re-Rtd Overused RR Nodes      Wirelength      CPD       sTNS       sWNS       hTNS       hWNS Est Succ
      (sec)     fac Updt    push    Nets   Conns                                       (ns)       (ns)       (ns)       (ns)       (ns)     Iter
---- ------ ------- ---- ------- ------- ------- ----------------- --------------- -------- ---------- ---------- ---------- ---------- --------
   1   22.3     0.0    0 9.0e+07     333    2839    4971 ( 0.356%)   67853 ( 4.8%)   57.398     -4430.    -57.398      0.000      0.000      N/A
   2   23.6     4.0    0 8.1e+07     289    2048    2416 ( 0.173%)   69874 ( 4.9%)   57.437     -4450.    -57.437      0.000      0.000      N/A
   3   19.2     5.2    0 6.8e+07     218    1397    1621 ( 0.116%)   69902 ( 4.9%)   57.435     -4472.    -57.435      0.000      0.000      N/A
   4   16.1     6.8    0 5.5e+07     173    1131    1087 ( 0.078%)   70501 ( 5.0%)   57.435     -4483.    -57.435      0.000      0.000      N/A
   5   14.4     8.8    0 4.4e+07     154    1011     839 ( 0.060%)   71425 ( 5.1%)   57.589     -4506.    -57.589      0.000      0.000      N/A
   6   13.6    11.4    0 4.2e+07     112     740     621 ( 0.044%)   71669 ( 5.1%)   57.664     -4507.    -57.664      0.000      0.000      N/A
   7   12.2    14.9    0 3.6e+07      97     636     424 ( 0.030%)   72086 ( 5.1%)   57.664     -4516.    -57.664      0.000      0.000      N/A
   8    8.0    19.3    0 2.5e+07      67     426     267 ( 0.019%)   72360 ( 5.1%)   57.701     -4528.    -57.701      0.000      0.000      N/A
   9    5.4    25.1    0 1.8e+07      37     256     144 ( 0.010%)   72494 ( 5.1%)   57.701     -4530.    -57.701      0.000      0.000      N/A
  10    3.7    32.6    0 1.2e+07      27     137      72 ( 0.005%)   73020 ( 5.2%)   57.701     -4539.    -57.701      0.000      0.000       21
  11    2.8    42.4    0 8357183      15      79      36 ( 0.003%)   73090 ( 5.2%)   57.701     -4546.    -57.701      0.000      0.000       18
  12    1.3    55.1    0 3995285      11      56      21 ( 0.002%)   73251 ( 5.2%)   57.701     -4543.    -57.701      0.000      0.000       17
  13    0.5    71.7    0 1550258       5      25       6 ( 0.000%)   73273 ( 5.2%)   57.701     -4547.    -57.701      0.000      0.000       17
  14    0.6    93.2    0 1670195       5      15       9 ( 0.001%)   73270 ( 5.2%)   57.701     -4547.    -57.701      0.000      0.000       16
  15    0.2   121.1    0  416607       3       7       0 ( 0.000%)   73352 ( 5.2%)   57.701     -4544.    -57.701      0.000      0.000       17
Restoring best routing
Critical path: 57.7006 ns
Successfully routed after 15 routing iterations.
Final Net Connection Criticality Histogram:
[        0:      0.1) 1832 ( 64.5%) |**********************************************
[      0.1:      0.2)    0 (  0.0%) |
[      0.2:      0.3)    0 (  0.0%) |
[      0.3:      0.4)   35 (  1.2%) |*
[      0.4:      0.5)  193 (  6.8%) |*****
[      0.5:      0.6)   82 (  2.9%) |**
[      0.6:      0.7)   92 (  3.2%) |**
[      0.7:      0.8)  103 (  3.6%) |***
[      0.8:      0.9)  144 (  5.1%) |****
[      0.9:        1)  358 ( 12.6%) |*********
Router Stats: total_nets_routed: 1546 total_connections_routed: 10803 total_heap_pushes: 486587227 total_heap_pops: 410706967
# Routing took 144.93 seconds (max_rss 456.8 MiB, delta_rss +59.4 MiB)

Checking to ensure routing is legal...
Completed routing consistency check successfully.

Serial number (magic cookie) for the routing is: -694260870
Circuit successfully routed with a channel width factor of 100.

Incr Slack updates 16 in 0.00056192 sec
Full Max Req/Worst Slack updates 11 in 0.00024691 sec
Incr Max Req/Worst Slack updates 5 in 0.000112599 sec
Incr Criticality updates 0 in 0 sec
Full Criticality updates 16 in 0.00112915 sec

Average number of bends per net: 193.607  Maximum # of bends: 13998

Number of global nets: 0
Number of routed nets (nonglobal): 333
Wire length results (in units of 1 clb segments)...
	Total wirelength: 70072, average net length: 210.426
	Maximum net length: 16101

Wire length results in terms of physical segments...
	Total wiring segments used: 65576, average wire segments per net: 196.925
	Maximum segments used by a net: 14384
	Total local nets with reserved CLB opins: 0

Routing channel utilization histogram:
[        1:      inf)    0 (  0.0%) |
[      0.9:        1)   66 (  2.6%) |*
[      0.8:      0.9)    0 (  0.0%) |
[      0.7:      0.8)    6 (  0.2%) |
[      0.5:      0.6)    0 (  0.0%) |
[      0.4:      0.5)    0 (  0.0%) |
[      0.3:      0.4)   82 (  3.2%) |**
[      0.2:      0.3)  178 (  6.9%) |****
[      0.1:      0.2)   48 (  1.9%) |*
[        0:      0.1) 2204 ( 85.3%) |**********************************************
Maximum routing channel utilization:         1 at (1,3)

X - Directed channels:   j max occ ave occ capacity
                      ---- ------- ------- --------
                         0       2   1.538        2
                         1     161  10.026      221
                         2       0   0.000        0
                         3      91  27.564      635
                         4      71   4.615      623
                         5      72   4.821      658
                         6      87   4.282      623
                         7      77   3.462      623
                         8      52   8.000      623
                         9     267  47.538      623
                        10     254  50.538      665
                        11     258  52.205      623
                        12     265  63.436      647
                        13     278  75.513      623
                        14     278  67.513      623
                        15     266  64.615      623
                        16     276  90.744      623
                        17     251  84.923      623
                        18     226  78.692      725
                        19     229  49.333      623
                        20     206  32.487      623
                        21     208  33.410      623
                        22     200  28.077      623
                        23     191  20.462      623
                        24       0   0.000      623
                        25       0   0.000      657
                        26       0   0.000      634
                        27       0   0.000      623
                        28       0   0.000      623
                        29       0   0.000      624
                        30       0   0.000      625
                        31       0   0.000      626
                        32       0   0.000      786
                        33       0   0.000      269
Y - Directed channels:   i max occ ave occ capacity
                      ---- ------- ------- --------
                         0       0   0.000        2
                         1      47   4.057      287
                         2       1   0.029        4
                         3     179  56.143      848
                         4      36   3.829      874
                         5      54   3.086      819
                         6      52   7.229      760
                         7      46   6.629      761
                         8      29   2.571      761
                         9      46   7.057      761
                        10      18   4.086      757
                        11     176  13.543      775
                        12     238  38.114      757
                        13     229  36.343      761
                        14     234  45.257      761
                        15     261  65.343      761
                        16     272  73.886      761
                        17     251  63.286      761
                        18     253  64.857      761
                        19     267  69.571      816
                        20     266  79.400      761
                        21     268  82.657      883
                        22     272  92.286      761
                        23     222  46.457      761
                        24     207  38.543      761
                        25     200  38.457      761
                        26     168  21.343      757
                        27     200  25.543      775
                        28      30   2.371      757
                        29      11   0.314      761
                        30      30   1.571      761
                        31       0   0.000      761
                        32      30   1.114      761
                        33       0   0.000      763
                        34       0   0.000      762
                        35       0   0.000      764
                        36       0   0.000     1024
                        37       0   0.000      164

Total tracks in x-direction: 19611, in y-direction: 27046

Logic area (in minimum width transistor areas, excludes I/Os and empty grid tiles)...
	Total logic block area (Warning, need to add pitch of routing to blocks with height > 3): 1.3515e+07
	Total used logic block area: 2.13e+06

Routing area (in minimum width transistor areas)...
	Assuming no buffer sharing (pessimistic). Total: 1.07847e+09, per logic tile: 790090.
	Assuming buffer sharing (slightly optimistic). Total: 8.38760e+08, per logic tile: 614476.


Segment usage by type (index):    name type utilization
                               ------- ---- -----------
                                  sbox    2      0.0424
                                   vcc    3       0.184
                                   gnd    4       0.203
                                  hop1    5      0.0572
                                  hop2    6      0.0695
                                  hop3    7      0.0256
                                  hop4    8      0.0453
                                 clock    9           0
                               special   10      0.0828

Segment usage by length: length utilization
                         ------ -----------
                              1      0.0431
                              2      0.0695
                              3      0.0256
                              4      0.0453


Final hold Worst Negative Slack (hWNS): 0 ns
Final hold Total Negative Slack (hTNS): 0 ns

Final hold slack histogram:
[  4.2e-09:    8e-09) 73 ( 52.5%) |************************************************
[    8e-09:  1.2e-08) 32 ( 23.0%) |*********************
[  1.2e-08:  1.6e-08) 13 (  9.4%) |*********
[  1.6e-08:  1.9e-08)  5 (  3.6%) |***
[  1.9e-08:  2.3e-08)  2 (  1.4%) |*
[  2.3e-08:  2.7e-08)  0 (  0.0%) |
[  2.7e-08:  3.1e-08)  2 (  1.4%) |*
[  3.1e-08:  3.4e-08)  5 (  3.6%) |***
[  3.4e-08:  3.8e-08)  3 (  2.2%) |**
[  3.8e-08:  4.2e-08)  4 (  2.9%) |***

Final intra-domain worst hold slacks per constraint:
  aclk to aclk worst hold slack: 4.31247 ns
  clk to clk worst hold slack: 4.21828 ns

Final inter-domain worst hold slacks per constraint:
  virtual_io_clock to clk worst hold slack: 5.16302 ns
  aclk to virtual_io_clock worst hold slack: 28.1368 ns
  clk to virtual_io_clock worst hold slack: 32.0279 ns

Final critical path delay (least slack): 57.664 ns
Final setup Worst Negative Slack (sWNS): -57.664 ns
Final setup Total Negative Slack (sTNS): -4541.02 ns

Final setup slack histogram:
[ -5.8e-08: -5.3e-08)  4 (  2.9%) |***
[ -5.3e-08: -4.7e-08)  0 (  0.0%) |
[ -4.7e-08: -4.2e-08)  0 (  0.0%) |
[ -4.2e-08: -3.7e-08) 63 ( 45.3%) |************************************************
[ -3.7e-08: -3.2e-08) 27 ( 19.4%) |*********************
[ -3.2e-08: -2.7e-08)  8 (  5.8%) |******
[ -2.7e-08: -2.2e-08) 11 (  7.9%) |********
[ -2.2e-08: -1.7e-08) 13 (  9.4%) |**********
[ -1.7e-08: -1.1e-08)  8 (  5.8%) |******
[ -1.1e-08: -6.3e-09)  5 (  3.6%) |****

Final intra-domain critical path delays (CPDs):
  aclk to aclk CPD: 41.8899 ns (23.8721 MHz)
  clk to clk CPD: 41.1131 ns (24.3232 MHz)

Final inter-domain critical path delays (CPDs):
  virtual_io_clock to clk CPD: 18.3554 ns (54.4799 MHz)
  clk to virtual_io_clock CPD: 57.664 ns (17.3418 MHz)
  aclk to virtual_io_clock CPD: 36.4017 ns (27.4712 MHz)

Final intra-domain worst setup slacks per constraint:
  aclk to aclk worst setup slack: -41.8899 ns
  clk to clk worst setup slack: -41.1131 ns

Final inter-domain worst setup slacks per constraint:
  virtual_io_clock to clk worst setup slack: -18.3554 ns
  clk to virtual_io_clock worst setup slack: -57.664 ns
  aclk to virtual_io_clock worst setup slack: -36.4017 ns

Final geomean non-virtual intra-domain period: 41.4997 ns (24.0966 MHz)
Final fanout-weighted geomean non-virtual intra-domain period: 20.1099 ns (49.7268 MHz)

Incr Slack updates 1 in 4.401e-05 sec
Full Max Req/Worst Slack updates 1 in 2.2402e-05 sec
Incr Max Req/Worst Slack updates 0 in 0 sec
Incr Criticality updates 0 in 0 sec
Full Criticality updates 1 in 7.2691e-05 sec
Flow timing analysis took 0.0329524 seconds (0.0289865 STA, 0.00396592 slack) (17 full updates: 0 setup, 0 hold, 17 combined).
VPR succeeded
The entire flow of VPR took 167.97 seconds (max_rss 456.8 MiB)
