// SPDX-License-Identifier: GPL-2.0-only
/*
 * Copyright (c) 2021 Samsung Electronics Co., Ltd.
 */

#include "../cmucal.h"
#include "cmucal-sfr.h"
#include "cmucal-qch.h"

unsigned int cmucal_qch_size = 1240;
struct cmucal_qch cmucal_qch_list[] = {
	CLK_QCH(AOC_CMU_AOC_QCH, QCH_CON_AOC_CMU_AOC_QCH_ENABLE, QCH_CON_AOC_CMU_AOC_QCH_CLOCK_REQ, QCH_CON_AOC_CMU_AOC_QCH_EXPIRE_VAL, QCH_CON_AOC_CMU_AOC_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(AOC_SYSCTRL_APB_QCH, QCH_CON_AOC_SYSCTRL_APB_QCH_ENABLE, QCH_CON_AOC_SYSCTRL_APB_QCH_CLOCK_REQ, QCH_CON_AOC_SYSCTRL_APB_QCH_EXPIRE_VAL, QCH_CON_AOC_SYSCTRL_APB_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(BAAW_AOC_QCH, QCH_CON_BAAW_AOC_QCH_ENABLE, QCH_CON_BAAW_AOC_QCH_CLOCK_REQ, QCH_CON_BAAW_AOC_QCH_EXPIRE_VAL, QCH_CON_BAAW_AOC_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(D_TZPC_AOC_QCH, QCH_CON_D_TZPC_AOC_QCH_ENABLE, QCH_CON_D_TZPC_AOC_QCH_CLOCK_REQ, QCH_CON_D_TZPC_AOC_QCH_EXPIRE_VAL, QCH_CON_D_TZPC_AOC_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(GPC_AOC_QCH, QCH_CON_GPC_AOC_QCH_ENABLE, QCH_CON_GPC_AOC_QCH_CLOCK_REQ, QCH_CON_GPC_AOC_QCH_EXPIRE_VAL, QCH_CON_GPC_AOC_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_ATB_MI_LT_AOC_CD_QCH, QCH_CON_LH_ATB_MI_LT_AOC_CD_QCH_ENABLE, QCH_CON_LH_ATB_MI_LT_AOC_CD_QCH_CLOCK_REQ, QCH_CON_LH_ATB_MI_LT_AOC_CD_QCH_EXPIRE_VAL, QCH_CON_LH_ATB_MI_LT_AOC_CD_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_ATB_SI_LT_AOC_QCH, QCH_CON_LH_ATB_SI_LT_AOC_QCH_ENABLE, QCH_CON_LH_ATB_SI_LT_AOC_QCH_CLOCK_REQ, QCH_CON_LH_ATB_SI_LT_AOC_QCH_EXPIRE_VAL, QCH_CON_LH_ATB_SI_LT_AOC_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_ATB_SI_LT_AOC_CD_QCH, QCH_CON_LH_ATB_SI_LT_AOC_CD_QCH_ENABLE, QCH_CON_LH_ATB_SI_LT_AOC_CD_QCH_CLOCK_REQ, QCH_CON_LH_ATB_SI_LT_AOC_CD_QCH_EXPIRE_VAL, QCH_CON_LH_ATB_SI_LT_AOC_CD_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_AXI_MI_LD_HSI0_AOC_QCH, QCH_CON_LH_AXI_MI_LD_HSI0_AOC_QCH_ENABLE, QCH_CON_LH_AXI_MI_LD_HSI0_AOC_QCH_CLOCK_REQ, QCH_CON_LH_AXI_MI_LD_HSI0_AOC_QCH_EXPIRE_VAL, QCH_CON_LH_AXI_MI_LD_HSI0_AOC_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_AXI_MI_LP0_AOC_CD_QCH, QCH_CON_LH_AXI_MI_LP0_AOC_CD_QCH_ENABLE, QCH_CON_LH_AXI_MI_LP0_AOC_CD_QCH_CLOCK_REQ, QCH_CON_LH_AXI_MI_LP0_AOC_CD_QCH_EXPIRE_VAL, QCH_CON_LH_AXI_MI_LP0_AOC_CD_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_AXI_MI_LP1_AOC_CD_QCH, QCH_CON_LH_AXI_MI_LP1_AOC_CD_QCH_ENABLE, QCH_CON_LH_AXI_MI_LP1_AOC_CD_QCH_CLOCK_REQ, QCH_CON_LH_AXI_MI_LP1_AOC_CD_QCH_EXPIRE_VAL, QCH_CON_LH_AXI_MI_LP1_AOC_CD_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_AXI_MI_P_AOC_CU_QCH, QCH_CON_LH_AXI_MI_P_AOC_CU_QCH_ENABLE, QCH_CON_LH_AXI_MI_P_AOC_CU_QCH_CLOCK_REQ, QCH_CON_LH_AXI_MI_P_AOC_CU_QCH_EXPIRE_VAL, QCH_CON_LH_AXI_MI_P_AOC_CU_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_AXI_SI_D_AOC_QCH, QCH_CON_LH_AXI_SI_D_AOC_QCH_ENABLE, QCH_CON_LH_AXI_SI_D_AOC_QCH_CLOCK_REQ, QCH_CON_LH_AXI_SI_D_AOC_QCH_EXPIRE_VAL, QCH_CON_LH_AXI_SI_D_AOC_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_AXI_SI_LP0_AOC_CD_QCH, QCH_CON_LH_AXI_SI_LP0_AOC_CD_QCH_ENABLE, QCH_CON_LH_AXI_SI_LP0_AOC_CD_QCH_CLOCK_REQ, QCH_CON_LH_AXI_SI_LP0_AOC_CD_QCH_EXPIRE_VAL, QCH_CON_LH_AXI_SI_LP0_AOC_CD_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_AXI_SI_LP1_AOC_CD_QCH, QCH_CON_LH_AXI_SI_LP1_AOC_CD_QCH_ENABLE, QCH_CON_LH_AXI_SI_LP1_AOC_CD_QCH_CLOCK_REQ, QCH_CON_LH_AXI_SI_LP1_AOC_CD_QCH_EXPIRE_VAL, QCH_CON_LH_AXI_SI_LP1_AOC_CD_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_AXI_SI_P_AOC_CU_QCH, QCH_CON_LH_AXI_SI_P_AOC_CU_QCH_ENABLE, QCH_CON_LH_AXI_SI_P_AOC_CU_QCH_CLOCK_REQ, QCH_CON_LH_AXI_SI_P_AOC_CU_QCH_EXPIRE_VAL, QCH_CON_LH_AXI_SI_P_AOC_CU_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(PPMU_AOC_QCH, QCH_CON_PPMU_AOC_QCH_ENABLE, QCH_CON_PPMU_AOC_QCH_CLOCK_REQ, QCH_CON_PPMU_AOC_QCH_EXPIRE_VAL, QCH_CON_PPMU_AOC_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(PPMU_USB_QCH, QCH_CON_PPMU_USB_QCH_ENABLE, QCH_CON_PPMU_USB_QCH_CLOCK_REQ, QCH_CON_PPMU_USB_QCH_EXPIRE_VAL, QCH_CON_PPMU_USB_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SLH_AXI_MI_LG_AOC_QCH, QCH_CON_SLH_AXI_MI_LG_AOC_QCH_ENABLE, QCH_CON_SLH_AXI_MI_LG_AOC_QCH_CLOCK_REQ, QCH_CON_SLH_AXI_MI_LG_AOC_QCH_EXPIRE_VAL, QCH_CON_SLH_AXI_MI_LG_AOC_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SLH_AXI_MI_P_AOC_QCH, QCH_CON_SLH_AXI_MI_P_AOC_QCH_ENABLE, QCH_CON_SLH_AXI_MI_P_AOC_QCH_CLOCK_REQ, QCH_CON_SLH_AXI_MI_P_AOC_QCH_EXPIRE_VAL, QCH_CON_SLH_AXI_MI_P_AOC_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SLH_AXI_SI_LP0_AOC_QCH, QCH_CON_SLH_AXI_SI_LP0_AOC_QCH_ENABLE, QCH_CON_SLH_AXI_SI_LP0_AOC_QCH_CLOCK_REQ, QCH_CON_SLH_AXI_SI_LP0_AOC_QCH_EXPIRE_VAL, QCH_CON_SLH_AXI_SI_LP0_AOC_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SLH_AXI_SI_LP1_AOC_QCH, QCH_CON_SLH_AXI_SI_LP1_AOC_QCH_ENABLE, QCH_CON_SLH_AXI_SI_LP1_AOC_QCH_CLOCK_REQ, QCH_CON_SLH_AXI_SI_LP1_AOC_QCH_EXPIRE_VAL, QCH_CON_SLH_AXI_SI_LP1_AOC_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SSMT_AOC_QCH, QCH_CON_SSMT_AOC_QCH_ENABLE, QCH_CON_SSMT_AOC_QCH_CLOCK_REQ, QCH_CON_SSMT_AOC_QCH_EXPIRE_VAL, QCH_CON_SSMT_AOC_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SYSMMU_AOC_QCH_S1, QCH_CON_SYSMMU_AOC_QCH_S1_ENABLE, QCH_CON_SYSMMU_AOC_QCH_S1_CLOCK_REQ, QCH_CON_SYSMMU_AOC_QCH_S1_EXPIRE_VAL, QCH_CON_SYSMMU_AOC_QCH_S1_IGNORE_FORCE_PM_EN),
	CLK_QCH(SYSMMU_AOC_QCH_S2, QCH_CON_SYSMMU_AOC_QCH_S2_ENABLE, QCH_CON_SYSMMU_AOC_QCH_S2_CLOCK_REQ, QCH_CON_SYSMMU_AOC_QCH_S2_EXPIRE_VAL, QCH_CON_SYSMMU_AOC_QCH_S2_IGNORE_FORCE_PM_EN),
	CLK_QCH(SYSREG_AOC_QCH, QCH_CON_SYSREG_AOC_QCH_ENABLE, QCH_CON_SYSREG_AOC_QCH_CLOCK_REQ, QCH_CON_SYSREG_AOC_QCH_EXPIRE_VAL, QCH_CON_SYSREG_AOC_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(UASC_AOC_QCH, QCH_CON_UASC_AOC_QCH_ENABLE, QCH_CON_UASC_AOC_QCH_CLOCK_REQ, QCH_CON_UASC_AOC_QCH_EXPIRE_VAL, QCH_CON_UASC_AOC_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(APBIF_GPIO_ALIVE_QCH, QCH_CON_APBIF_GPIO_ALIVE_QCH_ENABLE, QCH_CON_APBIF_GPIO_ALIVE_QCH_CLOCK_REQ, QCH_CON_APBIF_GPIO_ALIVE_QCH_EXPIRE_VAL, QCH_CON_APBIF_GPIO_ALIVE_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(APBIF_GPIO_FAR_ALIVE_QCH, QCH_CON_APBIF_GPIO_FAR_ALIVE_QCH_ENABLE, QCH_CON_APBIF_GPIO_FAR_ALIVE_QCH_CLOCK_REQ, QCH_CON_APBIF_GPIO_FAR_ALIVE_QCH_EXPIRE_VAL, QCH_CON_APBIF_GPIO_FAR_ALIVE_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(APBIF_INTCOMB_VGPIO2AP_QCH, QCH_CON_APBIF_INTCOMB_VGPIO2AP_QCH_ENABLE, QCH_CON_APBIF_INTCOMB_VGPIO2AP_QCH_CLOCK_REQ, QCH_CON_APBIF_INTCOMB_VGPIO2AP_QCH_EXPIRE_VAL, QCH_CON_APBIF_INTCOMB_VGPIO2AP_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(APBIF_INTCOMB_VGPIO2APM_QCH, QCH_CON_APBIF_INTCOMB_VGPIO2APM_QCH_ENABLE, QCH_CON_APBIF_INTCOMB_VGPIO2APM_QCH_CLOCK_REQ, QCH_CON_APBIF_INTCOMB_VGPIO2APM_QCH_EXPIRE_VAL, QCH_CON_APBIF_INTCOMB_VGPIO2APM_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(APBIF_INTCOMB_VGPIO2PMU_QCH, QCH_CON_APBIF_INTCOMB_VGPIO2PMU_QCH_ENABLE, QCH_CON_APBIF_INTCOMB_VGPIO2PMU_QCH_CLOCK_REQ, QCH_CON_APBIF_INTCOMB_VGPIO2PMU_QCH_EXPIRE_VAL, QCH_CON_APBIF_INTCOMB_VGPIO2PMU_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(APBIF_PMU_ALIVE_QCH, QCH_CON_APBIF_PMU_ALIVE_QCH_ENABLE, QCH_CON_APBIF_PMU_ALIVE_QCH_CLOCK_REQ, QCH_CON_APBIF_PMU_ALIVE_QCH_EXPIRE_VAL, QCH_CON_APBIF_PMU_ALIVE_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(APBIF_RTC_QCH, QCH_CON_APBIF_RTC_QCH_ENABLE, QCH_CON_APBIF_RTC_QCH_CLOCK_REQ, QCH_CON_APBIF_RTC_QCH_EXPIRE_VAL, QCH_CON_APBIF_RTC_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(APBIF_TRTC_QCH, QCH_CON_APBIF_TRTC_QCH_ENABLE, QCH_CON_APBIF_TRTC_QCH_CLOCK_REQ, QCH_CON_APBIF_TRTC_QCH_EXPIRE_VAL, QCH_CON_APBIF_TRTC_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(APM_CMU_APM_QCH, QCH_CON_APM_CMU_APM_QCH_ENABLE, QCH_CON_APM_CMU_APM_QCH_CLOCK_REQ, QCH_CON_APM_CMU_APM_QCH_EXPIRE_VAL, QCH_CON_APM_CMU_APM_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(APM_I3C_PMIC_QCH_P, QCH_CON_APM_I3C_PMIC_QCH_P_ENABLE, QCH_CON_APM_I3C_PMIC_QCH_P_CLOCK_REQ, QCH_CON_APM_I3C_PMIC_QCH_P_EXPIRE_VAL, QCH_CON_APM_I3C_PMIC_QCH_P_IGNORE_FORCE_PM_EN),
	CLK_QCH(APM_I3C_PMIC_QCH_S, DMYQCH_CON_APM_I3C_PMIC_QCH_S_ENABLE, DMYQCH_CON_APM_I3C_PMIC_QCH_S_CLOCK_REQ, EMPTY_CAL_ID, DMYQCH_CON_APM_I3C_PMIC_QCH_S_IGNORE_FORCE_PM_EN),
	CLK_QCH(APM_USI0_UART_QCH, QCH_CON_APM_USI0_UART_QCH_ENABLE, QCH_CON_APM_USI0_UART_QCH_CLOCK_REQ, QCH_CON_APM_USI0_UART_QCH_EXPIRE_VAL, QCH_CON_APM_USI0_UART_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(APM_USI0_USI_QCH, QCH_CON_APM_USI0_USI_QCH_ENABLE, QCH_CON_APM_USI0_USI_QCH_CLOCK_REQ, QCH_CON_APM_USI0_USI_QCH_EXPIRE_VAL, QCH_CON_APM_USI0_USI_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(APM_USI1_UART_QCH, QCH_CON_APM_USI1_UART_QCH_ENABLE, QCH_CON_APM_USI1_UART_QCH_CLOCK_REQ, QCH_CON_APM_USI1_UART_QCH_EXPIRE_VAL, QCH_CON_APM_USI1_UART_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(D_TZPC_APM_QCH, QCH_CON_D_TZPC_APM_QCH_ENABLE, QCH_CON_D_TZPC_APM_QCH_CLOCK_REQ, QCH_CON_D_TZPC_APM_QCH_EXPIRE_VAL, QCH_CON_D_TZPC_APM_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(GPC_APM_QCH, QCH_CON_GPC_APM_QCH_ENABLE, QCH_CON_GPC_APM_QCH_CLOCK_REQ, QCH_CON_GPC_APM_QCH_EXPIRE_VAL, QCH_CON_GPC_APM_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(GREBEINTEGRATION_QCH_GREBE, QCH_CON_GREBEINTEGRATION_QCH_GREBE_ENABLE, QCH_CON_GREBEINTEGRATION_QCH_GREBE_CLOCK_REQ, QCH_CON_GREBEINTEGRATION_QCH_GREBE_EXPIRE_VAL, QCH_CON_GREBEINTEGRATION_QCH_GREBE_IGNORE_FORCE_PM_EN),
	CLK_QCH(GREBEINTEGRATION_QCH_DBG, QCH_CON_GREBEINTEGRATION_QCH_DBG_ENABLE, QCH_CON_GREBEINTEGRATION_QCH_DBG_CLOCK_REQ, QCH_CON_GREBEINTEGRATION_QCH_DBG_EXPIRE_VAL, QCH_CON_GREBEINTEGRATION_QCH_DBG_IGNORE_FORCE_PM_EN),
	CLK_QCH(INTMEM_QCH, QCH_CON_INTMEM_QCH_ENABLE, QCH_CON_INTMEM_QCH_CLOCK_REQ, QCH_CON_INTMEM_QCH_EXPIRE_VAL, QCH_CON_INTMEM_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_AXI_MI_IG_SWD_QCH, QCH_CON_LH_AXI_MI_IG_SWD_QCH_ENABLE, QCH_CON_LH_AXI_MI_IG_SWD_QCH_CLOCK_REQ, QCH_CON_LH_AXI_MI_IG_SWD_QCH_EXPIRE_VAL, QCH_CON_LH_AXI_MI_IG_SWD_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_AXI_MI_LG_DBGCORE_CD_QCH, QCH_CON_LH_AXI_MI_LG_DBGCORE_CD_QCH_ENABLE, QCH_CON_LH_AXI_MI_LG_DBGCORE_CD_QCH_CLOCK_REQ, QCH_CON_LH_AXI_MI_LG_DBGCORE_CD_QCH_EXPIRE_VAL, QCH_CON_LH_AXI_MI_LG_DBGCORE_CD_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_AXI_MI_LG_SCAN2DRAM_CD_QCH, QCH_CON_LH_AXI_MI_LG_SCAN2DRAM_CD_QCH_ENABLE, QCH_CON_LH_AXI_MI_LG_SCAN2DRAM_CD_QCH_CLOCK_REQ, QCH_CON_LH_AXI_MI_LG_SCAN2DRAM_CD_QCH_EXPIRE_VAL, QCH_CON_LH_AXI_MI_LG_SCAN2DRAM_CD_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_AXI_MI_LP0_AOC_CU_QCH, QCH_CON_LH_AXI_MI_LP0_AOC_CU_QCH_ENABLE, QCH_CON_LH_AXI_MI_LP0_AOC_CU_QCH_CLOCK_REQ, QCH_CON_LH_AXI_MI_LP0_AOC_CU_QCH_EXPIRE_VAL, QCH_CON_LH_AXI_MI_LP0_AOC_CU_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_AXI_MI_P_ALIVE_CU_QCH, QCH_CON_LH_AXI_MI_P_ALIVE_CU_QCH_ENABLE, QCH_CON_LH_AXI_MI_P_ALIVE_CU_QCH_CLOCK_REQ, QCH_CON_LH_AXI_MI_P_ALIVE_CU_QCH_EXPIRE_VAL, QCH_CON_LH_AXI_MI_P_ALIVE_CU_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_AXI_SI_D_APM_QCH, QCH_CON_LH_AXI_SI_D_APM_QCH_ENABLE, QCH_CON_LH_AXI_SI_D_APM_QCH_CLOCK_REQ, QCH_CON_LH_AXI_SI_D_APM_QCH_EXPIRE_VAL, QCH_CON_LH_AXI_SI_D_APM_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_AXI_SI_LG_DBGCORE_CD_QCH, QCH_CON_LH_AXI_SI_LG_DBGCORE_CD_QCH_ENABLE, QCH_CON_LH_AXI_SI_LG_DBGCORE_CD_QCH_CLOCK_REQ, QCH_CON_LH_AXI_SI_LG_DBGCORE_CD_QCH_EXPIRE_VAL, QCH_CON_LH_AXI_SI_LG_DBGCORE_CD_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_AXI_SI_LG_SCAN2DRAM_CD_QCH, QCH_CON_LH_AXI_SI_LG_SCAN2DRAM_CD_QCH_ENABLE, QCH_CON_LH_AXI_SI_LG_SCAN2DRAM_CD_QCH_CLOCK_REQ, QCH_CON_LH_AXI_SI_LG_SCAN2DRAM_CD_QCH_EXPIRE_VAL, QCH_CON_LH_AXI_SI_LG_SCAN2DRAM_CD_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_AXI_SI_LP0_AOC_CU_QCH, QCH_CON_LH_AXI_SI_LP0_AOC_CU_QCH_ENABLE, QCH_CON_LH_AXI_SI_LP0_AOC_CU_QCH_CLOCK_REQ, QCH_CON_LH_AXI_SI_LP0_AOC_CU_QCH_EXPIRE_VAL, QCH_CON_LH_AXI_SI_LP0_AOC_CU_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_AXI_SI_P_ALIVE_CU_QCH, QCH_CON_LH_AXI_SI_P_ALIVE_CU_QCH_ENABLE, QCH_CON_LH_AXI_SI_P_ALIVE_CU_QCH_CLOCK_REQ, QCH_CON_LH_AXI_SI_P_ALIVE_CU_QCH_EXPIRE_VAL, QCH_CON_LH_AXI_SI_P_ALIVE_CU_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(MAILBOX_APM_AOC_QCH, QCH_CON_MAILBOX_APM_AOC_QCH_ENABLE, QCH_CON_MAILBOX_APM_AOC_QCH_CLOCK_REQ, QCH_CON_MAILBOX_APM_AOC_QCH_EXPIRE_VAL, QCH_CON_MAILBOX_APM_AOC_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(MAILBOX_APM_AP_QCH, QCH_CON_MAILBOX_APM_AP_QCH_ENABLE, QCH_CON_MAILBOX_APM_AP_QCH_CLOCK_REQ, QCH_CON_MAILBOX_APM_AP_QCH_EXPIRE_VAL, QCH_CON_MAILBOX_APM_AP_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(MAILBOX_APM_AUR_QCH, QCH_CON_MAILBOX_APM_AUR_QCH_ENABLE, QCH_CON_MAILBOX_APM_AUR_QCH_CLOCK_REQ, QCH_CON_MAILBOX_APM_AUR_QCH_EXPIRE_VAL, QCH_CON_MAILBOX_APM_AUR_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(MAILBOX_APM_GSA_QCH, QCH_CON_MAILBOX_APM_GSA_QCH_ENABLE, QCH_CON_MAILBOX_APM_GSA_QCH_CLOCK_REQ, QCH_CON_MAILBOX_APM_GSA_QCH_EXPIRE_VAL, QCH_CON_MAILBOX_APM_GSA_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(MAILBOX_APM_SWD_QCH, QCH_CON_MAILBOX_APM_SWD_QCH_ENABLE, QCH_CON_MAILBOX_APM_SWD_QCH_CLOCK_REQ, QCH_CON_MAILBOX_APM_SWD_QCH_EXPIRE_VAL, QCH_CON_MAILBOX_APM_SWD_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(MAILBOX_APM_TPU_QCH, QCH_CON_MAILBOX_APM_TPU_QCH_ENABLE, QCH_CON_MAILBOX_APM_TPU_QCH_CLOCK_REQ, QCH_CON_MAILBOX_APM_TPU_QCH_EXPIRE_VAL, QCH_CON_MAILBOX_APM_TPU_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(MAILBOX_AP_AOCA32_QCH, QCH_CON_MAILBOX_AP_AOCA32_QCH_ENABLE, QCH_CON_MAILBOX_AP_AOCA32_QCH_CLOCK_REQ, QCH_CON_MAILBOX_AP_AOCA32_QCH_EXPIRE_VAL, QCH_CON_MAILBOX_AP_AOCA32_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(MAILBOX_AP_AOCF1_QCH, QCH_CON_MAILBOX_AP_AOCF1_QCH_ENABLE, QCH_CON_MAILBOX_AP_AOCF1_QCH_CLOCK_REQ, QCH_CON_MAILBOX_AP_AOCF1_QCH_EXPIRE_VAL, QCH_CON_MAILBOX_AP_AOCF1_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(MAILBOX_AP_AOCP6_QCH, QCH_CON_MAILBOX_AP_AOCP6_QCH_ENABLE, QCH_CON_MAILBOX_AP_AOCP6_QCH_CLOCK_REQ, QCH_CON_MAILBOX_AP_AOCP6_QCH_EXPIRE_VAL, QCH_CON_MAILBOX_AP_AOCP6_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(MAILBOX_AP_AUR0_QCH, QCH_CON_MAILBOX_AP_AUR0_QCH_ENABLE, QCH_CON_MAILBOX_AP_AUR0_QCH_CLOCK_REQ, QCH_CON_MAILBOX_AP_AUR0_QCH_EXPIRE_VAL, QCH_CON_MAILBOX_AP_AUR0_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(MAILBOX_AP_AUR1_QCH, QCH_CON_MAILBOX_AP_AUR1_QCH_ENABLE, QCH_CON_MAILBOX_AP_AUR1_QCH_CLOCK_REQ, QCH_CON_MAILBOX_AP_AUR1_QCH_EXPIRE_VAL, QCH_CON_MAILBOX_AP_AUR1_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(MAILBOX_AP_AUR2_QCH, QCH_CON_MAILBOX_AP_AUR2_QCH_ENABLE, QCH_CON_MAILBOX_AP_AUR2_QCH_CLOCK_REQ, QCH_CON_MAILBOX_AP_AUR2_QCH_EXPIRE_VAL, QCH_CON_MAILBOX_AP_AUR2_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(MAILBOX_AP_AUR3_QCH, QCH_CON_MAILBOX_AP_AUR3_QCH_ENABLE, QCH_CON_MAILBOX_AP_AUR3_QCH_CLOCK_REQ, QCH_CON_MAILBOX_AP_AUR3_QCH_EXPIRE_VAL, QCH_CON_MAILBOX_AP_AUR3_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(MAILBOX_AP_DBGCORE_QCH, QCH_CON_MAILBOX_AP_DBGCORE_QCH_ENABLE, QCH_CON_MAILBOX_AP_DBGCORE_QCH_CLOCK_REQ, QCH_CON_MAILBOX_AP_DBGCORE_QCH_EXPIRE_VAL, QCH_CON_MAILBOX_AP_DBGCORE_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(PMU_INTR_GEN_QCH, QCH_CON_PMU_INTR_GEN_QCH_ENABLE, QCH_CON_PMU_INTR_GEN_QCH_CLOCK_REQ, QCH_CON_PMU_INTR_GEN_QCH_EXPIRE_VAL, QCH_CON_PMU_INTR_GEN_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(ROM_CRC32_HOST_QCH, QCH_CON_ROM_CRC32_HOST_QCH_ENABLE, QCH_CON_ROM_CRC32_HOST_QCH_CLOCK_REQ, QCH_CON_ROM_CRC32_HOST_QCH_EXPIRE_VAL, QCH_CON_ROM_CRC32_HOST_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(RSTNSYNC_CLK_APM_GREBE_QCH, QCH_CON_RSTNSYNC_CLK_APM_GREBE_QCH_ENABLE, QCH_CON_RSTNSYNC_CLK_APM_GREBE_QCH_CLOCK_REQ, QCH_CON_RSTNSYNC_CLK_APM_GREBE_QCH_EXPIRE_VAL, QCH_CON_RSTNSYNC_CLK_APM_GREBE_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(RSTNSYNC_CLK_APM_GREBE_DBGCORE_QCH, QCH_CON_RSTNSYNC_CLK_APM_GREBE_DBGCORE_QCH_ENABLE, QCH_CON_RSTNSYNC_CLK_APM_GREBE_DBGCORE_QCH_CLOCK_REQ, QCH_CON_RSTNSYNC_CLK_APM_GREBE_DBGCORE_QCH_EXPIRE_VAL, QCH_CON_RSTNSYNC_CLK_APM_GREBE_DBGCORE_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SLH_AXI_MI_LP0_AOC_QCH, QCH_CON_SLH_AXI_MI_LP0_AOC_QCH_ENABLE, QCH_CON_SLH_AXI_MI_LP0_AOC_QCH_CLOCK_REQ, QCH_CON_SLH_AXI_MI_LP0_AOC_QCH_EXPIRE_VAL, QCH_CON_SLH_AXI_MI_LP0_AOC_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SLH_AXI_MI_P_ALIVE_QCH, QCH_CON_SLH_AXI_MI_P_ALIVE_QCH_ENABLE, QCH_CON_SLH_AXI_MI_P_ALIVE_QCH_CLOCK_REQ, QCH_CON_SLH_AXI_MI_P_ALIVE_QCH_EXPIRE_VAL, QCH_CON_SLH_AXI_MI_P_ALIVE_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SLH_AXI_SI_LG_DBGCORE_QCH, QCH_CON_SLH_AXI_SI_LG_DBGCORE_QCH_ENABLE, QCH_CON_SLH_AXI_SI_LG_DBGCORE_QCH_CLOCK_REQ, QCH_CON_SLH_AXI_SI_LG_DBGCORE_QCH_EXPIRE_VAL, QCH_CON_SLH_AXI_SI_LG_DBGCORE_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SLH_AXI_SI_LG_SCAN2DRAM_QCH, QCH_CON_SLH_AXI_SI_LG_SCAN2DRAM_QCH_ENABLE, QCH_CON_SLH_AXI_SI_LG_SCAN2DRAM_QCH_CLOCK_REQ, QCH_CON_SLH_AXI_SI_LG_SCAN2DRAM_QCH_EXPIRE_VAL, QCH_CON_SLH_AXI_SI_LG_SCAN2DRAM_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SSMT_D_APM_QCH, QCH_CON_SSMT_D_APM_QCH_ENABLE, QCH_CON_SSMT_D_APM_QCH_CLOCK_REQ, QCH_CON_SSMT_D_APM_QCH_EXPIRE_VAL, QCH_CON_SSMT_D_APM_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SSMT_LG_DBGCORE_QCH, QCH_CON_SSMT_LG_DBGCORE_QCH_ENABLE, QCH_CON_SSMT_LG_DBGCORE_QCH_CLOCK_REQ, QCH_CON_SSMT_LG_DBGCORE_QCH_EXPIRE_VAL, QCH_CON_SSMT_LG_DBGCORE_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SS_DBGCORE_QCH_GREBE, QCH_CON_SS_DBGCORE_QCH_GREBE_ENABLE, QCH_CON_SS_DBGCORE_QCH_GREBE_CLOCK_REQ, QCH_CON_SS_DBGCORE_QCH_GREBE_EXPIRE_VAL, QCH_CON_SS_DBGCORE_QCH_GREBE_IGNORE_FORCE_PM_EN),
	CLK_QCH(SS_DBGCORE_QCH_DBG, QCH_CON_SS_DBGCORE_QCH_DBG_ENABLE, QCH_CON_SS_DBGCORE_QCH_DBG_CLOCK_REQ, QCH_CON_SS_DBGCORE_QCH_DBG_EXPIRE_VAL, QCH_CON_SS_DBGCORE_QCH_DBG_IGNORE_FORCE_PM_EN),
	CLK_QCH(SYSMMU_D_APM_QCH, QCH_CON_SYSMMU_D_APM_QCH_ENABLE, QCH_CON_SYSMMU_D_APM_QCH_CLOCK_REQ, QCH_CON_SYSMMU_D_APM_QCH_EXPIRE_VAL, QCH_CON_SYSMMU_D_APM_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SYSREG_APM_QCH, QCH_CON_SYSREG_APM_QCH_ENABLE, QCH_CON_SYSREG_APM_QCH_CLOCK_REQ, QCH_CON_SYSREG_APM_QCH_EXPIRE_VAL, QCH_CON_SYSREG_APM_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(UASC_APM_QCH, QCH_CON_UASC_APM_QCH_ENABLE, QCH_CON_UASC_APM_QCH_CLOCK_REQ, QCH_CON_UASC_APM_QCH_EXPIRE_VAL, QCH_CON_UASC_APM_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(UASC_DBGCORE_QCH, QCH_CON_UASC_DBGCORE_QCH_ENABLE, QCH_CON_UASC_DBGCORE_QCH_CLOCK_REQ, QCH_CON_UASC_DBGCORE_QCH_EXPIRE_VAL, QCH_CON_UASC_DBGCORE_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(UASC_IG_SWD_QCH, QCH_CON_UASC_IG_SWD_QCH_ENABLE, QCH_CON_UASC_IG_SWD_QCH_CLOCK_REQ, QCH_CON_UASC_IG_SWD_QCH_EXPIRE_VAL, QCH_CON_UASC_IG_SWD_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(UASC_LP0_AOC_QCH, QCH_CON_UASC_LP0_AOC_QCH_ENABLE, QCH_CON_UASC_LP0_AOC_QCH_CLOCK_REQ, QCH_CON_UASC_LP0_AOC_QCH_EXPIRE_VAL, QCH_CON_UASC_LP0_AOC_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(UASC_P_ALIVE_QCH, QCH_CON_UASC_P_ALIVE_QCH_ENABLE, QCH_CON_UASC_P_ALIVE_QCH_CLOCK_REQ, QCH_CON_UASC_P_ALIVE_QCH_EXPIRE_VAL, QCH_CON_UASC_P_ALIVE_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(WDT_APM_QCH, QCH_CON_WDT_APM_QCH_ENABLE, QCH_CON_WDT_APM_QCH_CLOCK_REQ, QCH_CON_WDT_APM_QCH_EXPIRE_VAL, QCH_CON_WDT_APM_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(ADD_APBIF_AUR_QCH, QCH_CON_ADD_APBIF_AUR_QCH_ENABLE, QCH_CON_ADD_APBIF_AUR_QCH_CLOCK_REQ, QCH_CON_ADD_APBIF_AUR_QCH_EXPIRE_VAL, QCH_CON_ADD_APBIF_AUR_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(ADD_AUR_QCH, DMYQCH_CON_ADD_AUR_QCH_ENABLE, DMYQCH_CON_ADD_AUR_QCH_CLOCK_REQ, EMPTY_CAL_ID, DMYQCH_CON_ADD_AUR_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(AUR_QCH, DMYQCH_CON_AUR_QCH_ENABLE, DMYQCH_CON_AUR_QCH_CLOCK_REQ, EMPTY_CAL_ID, DMYQCH_CON_AUR_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(AUR_CMU_AUR_QCH, QCH_CON_AUR_CMU_AUR_QCH_ENABLE, QCH_CON_AUR_CMU_AUR_QCH_CLOCK_REQ, QCH_CON_AUR_CMU_AUR_QCH_EXPIRE_VAL, QCH_CON_AUR_CMU_AUR_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(BAAW_AUR_QCH, QCH_CON_BAAW_AUR_QCH_ENABLE, QCH_CON_BAAW_AUR_QCH_CLOCK_REQ, QCH_CON_BAAW_AUR_QCH_EXPIRE_VAL, QCH_CON_BAAW_AUR_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(D_TZPC_AUR_QCH, QCH_CON_D_TZPC_AUR_QCH_ENABLE, QCH_CON_D_TZPC_AUR_QCH_CLOCK_REQ, QCH_CON_D_TZPC_AUR_QCH_EXPIRE_VAL, QCH_CON_D_TZPC_AUR_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(GPC_AUR_QCH, QCH_CON_GPC_AUR_QCH_ENABLE, QCH_CON_GPC_AUR_QCH_CLOCK_REQ, QCH_CON_GPC_AUR_QCH_EXPIRE_VAL, QCH_CON_GPC_AUR_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_ATB_MI_LT_AUR_CPUCL0_CD_QCH, QCH_CON_LH_ATB_MI_LT_AUR_CPUCL0_CD_QCH_ENABLE, QCH_CON_LH_ATB_MI_LT_AUR_CPUCL0_CD_QCH_CLOCK_REQ, QCH_CON_LH_ATB_MI_LT_AUR_CPUCL0_CD_QCH_EXPIRE_VAL, QCH_CON_LH_ATB_MI_LT_AUR_CPUCL0_CD_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_ATB_SI_LT_AUR_CPUCL0_QCH, QCH_CON_LH_ATB_SI_LT_AUR_CPUCL0_QCH_ENABLE, QCH_CON_LH_ATB_SI_LT_AUR_CPUCL0_QCH_CLOCK_REQ, QCH_CON_LH_ATB_SI_LT_AUR_CPUCL0_QCH_EXPIRE_VAL, QCH_CON_LH_ATB_SI_LT_AUR_CPUCL0_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_ATB_SI_LT_AUR_CPUCL0_CD_QCH, QCH_CON_LH_ATB_SI_LT_AUR_CPUCL0_CD_QCH_ENABLE, QCH_CON_LH_ATB_SI_LT_AUR_CPUCL0_CD_QCH_CLOCK_REQ, QCH_CON_LH_ATB_SI_LT_AUR_CPUCL0_CD_QCH_EXPIRE_VAL, QCH_CON_LH_ATB_SI_LT_AUR_CPUCL0_CD_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_AXI_MI_P_AUR_CU_QCH, QCH_CON_LH_AXI_MI_P_AUR_CU_QCH_ENABLE, QCH_CON_LH_AXI_MI_P_AUR_CU_QCH_CLOCK_REQ, QCH_CON_LH_AXI_MI_P_AUR_CU_QCH_EXPIRE_VAL, QCH_CON_LH_AXI_MI_P_AUR_CU_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_AXI_SI_D0_AUR_QCH, QCH_CON_LH_AXI_SI_D0_AUR_QCH_ENABLE, QCH_CON_LH_AXI_SI_D0_AUR_QCH_CLOCK_REQ, QCH_CON_LH_AXI_SI_D0_AUR_QCH_EXPIRE_VAL, QCH_CON_LH_AXI_SI_D0_AUR_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_AXI_SI_D1_AUR_QCH, QCH_CON_LH_AXI_SI_D1_AUR_QCH_ENABLE, QCH_CON_LH_AXI_SI_D1_AUR_QCH_CLOCK_REQ, QCH_CON_LH_AXI_SI_D1_AUR_QCH_EXPIRE_VAL, QCH_CON_LH_AXI_SI_D1_AUR_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_AXI_SI_P_AUR_CU_QCH, QCH_CON_LH_AXI_SI_P_AUR_CU_QCH_ENABLE, QCH_CON_LH_AXI_SI_P_AUR_CU_QCH_CLOCK_REQ, QCH_CON_LH_AXI_SI_P_AUR_CU_QCH_EXPIRE_VAL, QCH_CON_LH_AXI_SI_P_AUR_CU_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(PPMU_D0_AUR_QCH, QCH_CON_PPMU_D0_AUR_QCH_ENABLE, QCH_CON_PPMU_D0_AUR_QCH_CLOCK_REQ, QCH_CON_PPMU_D0_AUR_QCH_EXPIRE_VAL, QCH_CON_PPMU_D0_AUR_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(PPMU_D1_AUR_QCH, QCH_CON_PPMU_D1_AUR_QCH_ENABLE, QCH_CON_PPMU_D1_AUR_QCH_CLOCK_REQ, QCH_CON_PPMU_D1_AUR_QCH_EXPIRE_VAL, QCH_CON_PPMU_D1_AUR_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SLH_AXI_MI_P_AUR_QCH, QCH_CON_SLH_AXI_MI_P_AUR_QCH_ENABLE, QCH_CON_SLH_AXI_MI_P_AUR_QCH_CLOCK_REQ, QCH_CON_SLH_AXI_MI_P_AUR_QCH_EXPIRE_VAL, QCH_CON_SLH_AXI_MI_P_AUR_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SSMT_D0_AUR_QCH, QCH_CON_SSMT_D0_AUR_QCH_ENABLE, QCH_CON_SSMT_D0_AUR_QCH_CLOCK_REQ, QCH_CON_SSMT_D0_AUR_QCH_EXPIRE_VAL, QCH_CON_SSMT_D0_AUR_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SSMT_D1_AUR_QCH, QCH_CON_SSMT_D1_AUR_QCH_ENABLE, QCH_CON_SSMT_D1_AUR_QCH_CLOCK_REQ, QCH_CON_SSMT_D1_AUR_QCH_EXPIRE_VAL, QCH_CON_SSMT_D1_AUR_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SYSMMU_D0_AUR_WP_QCH_S1, QCH_CON_SYSMMU_D0_AUR_WP_QCH_S1_ENABLE, QCH_CON_SYSMMU_D0_AUR_WP_QCH_S1_CLOCK_REQ, QCH_CON_SYSMMU_D0_AUR_WP_QCH_S1_EXPIRE_VAL, QCH_CON_SYSMMU_D0_AUR_WP_QCH_S1_IGNORE_FORCE_PM_EN),
	CLK_QCH(SYSMMU_D0_AUR_WP_QCH_S2, QCH_CON_SYSMMU_D0_AUR_WP_QCH_S2_ENABLE, QCH_CON_SYSMMU_D0_AUR_WP_QCH_S2_CLOCK_REQ, QCH_CON_SYSMMU_D0_AUR_WP_QCH_S2_EXPIRE_VAL, QCH_CON_SYSMMU_D0_AUR_WP_QCH_S2_IGNORE_FORCE_PM_EN),
	CLK_QCH(SYSMMU_D1_AUR_WP_QCH_S1, QCH_CON_SYSMMU_D1_AUR_WP_QCH_S1_ENABLE, QCH_CON_SYSMMU_D1_AUR_WP_QCH_S1_CLOCK_REQ, QCH_CON_SYSMMU_D1_AUR_WP_QCH_S1_EXPIRE_VAL, QCH_CON_SYSMMU_D1_AUR_WP_QCH_S1_IGNORE_FORCE_PM_EN),
	CLK_QCH(SYSMMU_D1_AUR_WP_QCH_S2, QCH_CON_SYSMMU_D1_AUR_WP_QCH_S2_ENABLE, QCH_CON_SYSMMU_D1_AUR_WP_QCH_S2_CLOCK_REQ, QCH_CON_SYSMMU_D1_AUR_WP_QCH_S2_EXPIRE_VAL, QCH_CON_SYSMMU_D1_AUR_WP_QCH_S2_IGNORE_FORCE_PM_EN),
	CLK_QCH(SYSREG_AUR_QCH, QCH_CON_SYSREG_AUR_QCH_ENABLE, QCH_CON_SYSREG_AUR_QCH_CLOCK_REQ, QCH_CON_SYSREG_AUR_QCH_EXPIRE_VAL, QCH_CON_SYSREG_AUR_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(UASC_AUR_QCH, QCH_CON_UASC_AUR_QCH_ENABLE, QCH_CON_UASC_AUR_QCH_CLOCK_REQ, QCH_CON_UASC_AUR_QCH_EXPIRE_VAL, QCH_CON_UASC_AUR_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(BO_QCH, DMYQCH_CON_BO_QCH_ENABLE, DMYQCH_CON_BO_QCH_CLOCK_REQ, EMPTY_CAL_ID, DMYQCH_CON_BO_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(BO_CMU_BO_QCH, QCH_CON_BO_CMU_BO_QCH_ENABLE, QCH_CON_BO_CMU_BO_QCH_CLOCK_REQ, QCH_CON_BO_CMU_BO_QCH_EXPIRE_VAL, QCH_CON_BO_CMU_BO_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(D_TZPC_BO_QCH, QCH_CON_D_TZPC_BO_QCH_ENABLE, QCH_CON_D_TZPC_BO_QCH_CLOCK_REQ, QCH_CON_D_TZPC_BO_QCH_EXPIRE_VAL, QCH_CON_D_TZPC_BO_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(GPC_BO_QCH, QCH_CON_GPC_BO_QCH_ENABLE, QCH_CON_GPC_BO_QCH_CLOCK_REQ, QCH_CON_GPC_BO_QCH_EXPIRE_VAL, QCH_CON_GPC_BO_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_AXI_MI_IP_BO_QCH, QCH_CON_LH_AXI_MI_IP_BO_QCH_ENABLE, QCH_CON_LH_AXI_MI_IP_BO_QCH_CLOCK_REQ, QCH_CON_LH_AXI_MI_IP_BO_QCH_EXPIRE_VAL, QCH_CON_LH_AXI_MI_IP_BO_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_AXI_SI_D_BO_QCH, QCH_CON_LH_AXI_SI_D_BO_QCH_ENABLE, QCH_CON_LH_AXI_SI_D_BO_QCH_CLOCK_REQ, QCH_CON_LH_AXI_SI_D_BO_QCH_EXPIRE_VAL, QCH_CON_LH_AXI_SI_D_BO_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_AXI_SI_IP_BO_QCH, QCH_CON_LH_AXI_SI_IP_BO_QCH_ENABLE, QCH_CON_LH_AXI_SI_IP_BO_QCH_CLOCK_REQ, QCH_CON_LH_AXI_SI_IP_BO_QCH_EXPIRE_VAL, QCH_CON_LH_AXI_SI_IP_BO_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(PPMU_BO_QCH, QCH_CON_PPMU_BO_QCH_ENABLE, QCH_CON_PPMU_BO_QCH_CLOCK_REQ, QCH_CON_PPMU_BO_QCH_EXPIRE_VAL, QCH_CON_PPMU_BO_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SLH_AXI_MI_P_BO_QCH, QCH_CON_SLH_AXI_MI_P_BO_QCH_ENABLE, QCH_CON_SLH_AXI_MI_P_BO_QCH_CLOCK_REQ, QCH_CON_SLH_AXI_MI_P_BO_QCH_EXPIRE_VAL, QCH_CON_SLH_AXI_MI_P_BO_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SSMT_BO_QCH, QCH_CON_SSMT_BO_QCH_ENABLE, QCH_CON_SSMT_BO_QCH_CLOCK_REQ, QCH_CON_SSMT_BO_QCH_EXPIRE_VAL, QCH_CON_SSMT_BO_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SYSMMU_BO_QCH_S1, QCH_CON_SYSMMU_BO_QCH_S1_ENABLE, QCH_CON_SYSMMU_BO_QCH_S1_CLOCK_REQ, QCH_CON_SYSMMU_BO_QCH_S1_EXPIRE_VAL, QCH_CON_SYSMMU_BO_QCH_S1_IGNORE_FORCE_PM_EN),
	CLK_QCH(SYSMMU_BO_QCH_S2, QCH_CON_SYSMMU_BO_QCH_S2_ENABLE, QCH_CON_SYSMMU_BO_QCH_S2_CLOCK_REQ, QCH_CON_SYSMMU_BO_QCH_S2_EXPIRE_VAL, QCH_CON_SYSMMU_BO_QCH_S2_IGNORE_FORCE_PM_EN),
	CLK_QCH(SYSREG_BO_QCH, QCH_CON_SYSREG_BO_QCH_ENABLE, QCH_CON_SYSREG_BO_QCH_CLOCK_REQ, QCH_CON_SYSREG_BO_QCH_EXPIRE_VAL, QCH_CON_SYSREG_BO_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(UASC_BO_QCH, QCH_CON_UASC_BO_QCH_ENABLE, QCH_CON_UASC_BO_QCH_CLOCK_REQ, QCH_CON_UASC_BO_QCH_EXPIRE_VAL, QCH_CON_UASC_BO_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(CMU_TOP_CMUREF_QCH, DMYQCH_CON_CMU_TOP_CMUREF_QCH_ENABLE, DMYQCH_CON_CMU_TOP_CMUREF_QCH_CLOCK_REQ, EMPTY_CAL_ID, DMYQCH_CON_CMU_TOP_CMUREF_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(DFTMUX_CMU_QCH_CIS_CLK0, DMYQCH_CON_DFTMUX_CMU_QCH_CIS_CLK0_ENABLE, DMYQCH_CON_DFTMUX_CMU_QCH_CIS_CLK0_CLOCK_REQ, EMPTY_CAL_ID, DMYQCH_CON_DFTMUX_CMU_QCH_CIS_CLK0_IGNORE_FORCE_PM_EN),
	CLK_QCH(DFTMUX_CMU_QCH_CIS_CLK1, DMYQCH_CON_DFTMUX_CMU_QCH_CIS_CLK1_ENABLE, DMYQCH_CON_DFTMUX_CMU_QCH_CIS_CLK1_CLOCK_REQ, EMPTY_CAL_ID, DMYQCH_CON_DFTMUX_CMU_QCH_CIS_CLK1_IGNORE_FORCE_PM_EN),
	CLK_QCH(DFTMUX_CMU_QCH_CIS_CLK2, DMYQCH_CON_DFTMUX_CMU_QCH_CIS_CLK2_ENABLE, DMYQCH_CON_DFTMUX_CMU_QCH_CIS_CLK2_CLOCK_REQ, EMPTY_CAL_ID, DMYQCH_CON_DFTMUX_CMU_QCH_CIS_CLK2_IGNORE_FORCE_PM_EN),
	CLK_QCH(DFTMUX_CMU_QCH_CIS_CLK3, DMYQCH_CON_DFTMUX_CMU_QCH_CIS_CLK3_ENABLE, DMYQCH_CON_DFTMUX_CMU_QCH_CIS_CLK3_CLOCK_REQ, EMPTY_CAL_ID, DMYQCH_CON_DFTMUX_CMU_QCH_CIS_CLK3_IGNORE_FORCE_PM_EN),
	CLK_QCH(DFTMUX_CMU_QCH_CIS_CLK4, DMYQCH_CON_DFTMUX_CMU_QCH_CIS_CLK4_ENABLE, DMYQCH_CON_DFTMUX_CMU_QCH_CIS_CLK4_CLOCK_REQ, EMPTY_CAL_ID, DMYQCH_CON_DFTMUX_CMU_QCH_CIS_CLK4_IGNORE_FORCE_PM_EN),
	CLK_QCH(DFTMUX_CMU_QCH_CIS_CLK5, DMYQCH_CON_DFTMUX_CMU_QCH_CIS_CLK5_ENABLE, DMYQCH_CON_DFTMUX_CMU_QCH_CIS_CLK5_CLOCK_REQ, EMPTY_CAL_ID, DMYQCH_CON_DFTMUX_CMU_QCH_CIS_CLK5_IGNORE_FORCE_PM_EN),
	CLK_QCH(DFTMUX_CMU_QCH_CIS_CLK6, DMYQCH_CON_DFTMUX_CMU_QCH_CIS_CLK6_ENABLE, DMYQCH_CON_DFTMUX_CMU_QCH_CIS_CLK6_CLOCK_REQ, EMPTY_CAL_ID, DMYQCH_CON_DFTMUX_CMU_QCH_CIS_CLK6_IGNORE_FORCE_PM_EN),
	CLK_QCH(DFTMUX_CMU_QCH_CIS_CLK7, DMYQCH_CON_DFTMUX_CMU_QCH_CIS_CLK7_ENABLE, DMYQCH_CON_DFTMUX_CMU_QCH_CIS_CLK7_CLOCK_REQ, EMPTY_CAL_ID, DMYQCH_CON_DFTMUX_CMU_QCH_CIS_CLK7_IGNORE_FORCE_PM_EN),
	CLK_QCH(OTP_QCH, DMYQCH_CON_OTP_QCH_ENABLE, DMYQCH_CON_OTP_QCH_CLOCK_REQ, EMPTY_CAL_ID, DMYQCH_CON_OTP_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(ADM_APB_G_CLUSTER0_QCH, DMYQCH_CON_ADM_APB_G_CLUSTER0_QCH_ENABLE, DMYQCH_CON_ADM_APB_G_CLUSTER0_QCH_CLOCK_REQ, EMPTY_CAL_ID, DMYQCH_CON_ADM_APB_G_CLUSTER0_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(BPS_CPUCL0_QCH, QCH_CON_BPS_CPUCL0_QCH_ENABLE, QCH_CON_BPS_CPUCL0_QCH_CLOCK_REQ, QCH_CON_BPS_CPUCL0_QCH_EXPIRE_VAL, QCH_CON_BPS_CPUCL0_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(CLUSTER0_QCH_SCLK, QCH_CON_CLUSTER0_QCH_SCLK_ENABLE, QCH_CON_CLUSTER0_QCH_SCLK_CLOCK_REQ, QCH_CON_CLUSTER0_QCH_SCLK_EXPIRE_VAL, QCH_CON_CLUSTER0_QCH_SCLK_IGNORE_FORCE_PM_EN),
	CLK_QCH(CLUSTER0_QCH_ATCLK, QCH_CON_CLUSTER0_QCH_ATCLK_ENABLE, QCH_CON_CLUSTER0_QCH_ATCLK_CLOCK_REQ, QCH_CON_CLUSTER0_QCH_ATCLK_EXPIRE_VAL, QCH_CON_CLUSTER0_QCH_ATCLK_IGNORE_FORCE_PM_EN),
	CLK_QCH(CLUSTER0_QCH_GIC, QCH_CON_CLUSTER0_QCH_GIC_ENABLE, QCH_CON_CLUSTER0_QCH_GIC_CLOCK_REQ, QCH_CON_CLUSTER0_QCH_GIC_EXPIRE_VAL, QCH_CON_CLUSTER0_QCH_GIC_IGNORE_FORCE_PM_EN),
	CLK_QCH(CLUSTER0_QCH_PCLK, QCH_CON_CLUSTER0_QCH_PCLK_ENABLE, QCH_CON_CLUSTER0_QCH_PCLK_CLOCK_REQ, QCH_CON_CLUSTER0_QCH_PCLK_EXPIRE_VAL, QCH_CON_CLUSTER0_QCH_PCLK_IGNORE_FORCE_PM_EN),
	CLK_QCH(CLUSTER0_QCH_PERIPHCLK, DMYQCH_CON_CLUSTER0_QCH_PERIPHCLK_ENABLE, DMYQCH_CON_CLUSTER0_QCH_PERIPHCLK_CLOCK_REQ, EMPTY_CAL_ID, DMYQCH_CON_CLUSTER0_QCH_PERIPHCLK_IGNORE_FORCE_PM_EN),
	CLK_QCH(CLUSTER0_QCH_DBG_PD, QCH_CON_CLUSTER0_QCH_DBG_PD_ENABLE, QCH_CON_CLUSTER0_QCH_DBG_PD_CLOCK_REQ, QCH_CON_CLUSTER0_QCH_DBG_PD_EXPIRE_VAL, QCH_CON_CLUSTER0_QCH_DBG_PD_IGNORE_FORCE_PM_EN),
	CLK_QCH(CLUSTER0_QCH_PDBGCLK, QCH_CON_CLUSTER0_QCH_PDBGCLK_ENABLE, QCH_CON_CLUSTER0_QCH_PDBGCLK_CLOCK_REQ, QCH_CON_CLUSTER0_QCH_PDBGCLK_EXPIRE_VAL, QCH_CON_CLUSTER0_QCH_PDBGCLK_IGNORE_FORCE_PM_EN),
	CLK_QCH(CMU_CPUCL0_CMUREF_QCH, DMYQCH_CON_CMU_CPUCL0_CMUREF_QCH_ENABLE, DMYQCH_CON_CMU_CPUCL0_CMUREF_QCH_CLOCK_REQ, EMPTY_CAL_ID, DMYQCH_CON_CMU_CPUCL0_CMUREF_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(CMU_CPUCL0_SHORTSTOP_QCH, QCH_CON_CMU_CPUCL0_SHORTSTOP_QCH_ENABLE, QCH_CON_CMU_CPUCL0_SHORTSTOP_QCH_CLOCK_REQ, QCH_CON_CMU_CPUCL0_SHORTSTOP_QCH_EXPIRE_VAL, QCH_CON_CMU_CPUCL0_SHORTSTOP_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(CPUCL0_CMU_CPUCL0_QCH, QCH_CON_CPUCL0_CMU_CPUCL0_QCH_ENABLE, QCH_CON_CPUCL0_CMU_CPUCL0_QCH_CLOCK_REQ, QCH_CON_CPUCL0_CMU_CPUCL0_QCH_EXPIRE_VAL, QCH_CON_CPUCL0_CMU_CPUCL0_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(CSSYS_QCH, QCH_CON_CSSYS_QCH_ENABLE, QCH_CON_CSSYS_QCH_CLOCK_REQ, QCH_CON_CSSYS_QCH_EXPIRE_VAL, QCH_CON_CSSYS_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(D_TZPC_CPUCL0_QCH, QCH_CON_D_TZPC_CPUCL0_QCH_ENABLE, QCH_CON_D_TZPC_CPUCL0_QCH_CLOCK_REQ, QCH_CON_D_TZPC_CPUCL0_QCH_EXPIRE_VAL, QCH_CON_D_TZPC_CPUCL0_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(GPC_CPUCL0_QCH, QCH_CON_GPC_CPUCL0_QCH_ENABLE, QCH_CON_GPC_CPUCL0_QCH_CLOCK_REQ, QCH_CON_GPC_CPUCL0_QCH_EXPIRE_VAL, QCH_CON_GPC_CPUCL0_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(HPM_APBIF_CPUCL0_QCH, QCH_CON_HPM_APBIF_CPUCL0_QCH_ENABLE, QCH_CON_HPM_APBIF_CPUCL0_QCH_CLOCK_REQ, QCH_CON_HPM_APBIF_CPUCL0_QCH_EXPIRE_VAL, QCH_CON_HPM_APBIF_CPUCL0_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_ACE_SI_D0_CPUCL0_QCH, QCH_CON_LH_ACE_SI_D0_CPUCL0_QCH_ENABLE, QCH_CON_LH_ACE_SI_D0_CPUCL0_QCH_CLOCK_REQ, QCH_CON_LH_ACE_SI_D0_CPUCL0_QCH_EXPIRE_VAL, QCH_CON_LH_ACE_SI_D0_CPUCL0_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_ACE_SI_D1_CPUCL0_QCH, QCH_CON_LH_ACE_SI_D1_CPUCL0_QCH_ENABLE, QCH_CON_LH_ACE_SI_D1_CPUCL0_QCH_CLOCK_REQ, QCH_CON_LH_ACE_SI_D1_CPUCL0_QCH_EXPIRE_VAL, QCH_CON_LH_ACE_SI_D1_CPUCL0_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_AST_MI_L_ICC_CLUSTER0_GIC_CD_QCH, QCH_CON_LH_AST_MI_L_ICC_CLUSTER0_GIC_CD_QCH_ENABLE, QCH_CON_LH_AST_MI_L_ICC_CLUSTER0_GIC_CD_QCH_CLOCK_REQ, QCH_CON_LH_AST_MI_L_ICC_CLUSTER0_GIC_CD_QCH_EXPIRE_VAL, QCH_CON_LH_AST_MI_L_ICC_CLUSTER0_GIC_CD_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_AST_MI_L_IRI_GIC_CLUSTER0_QCH, QCH_CON_LH_AST_MI_L_IRI_GIC_CLUSTER0_QCH_ENABLE, QCH_CON_LH_AST_MI_L_IRI_GIC_CLUSTER0_QCH_CLOCK_REQ, QCH_CON_LH_AST_MI_L_IRI_GIC_CLUSTER0_QCH_EXPIRE_VAL, QCH_CON_LH_AST_MI_L_IRI_GIC_CLUSTER0_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_AST_MI_L_IRI_GIC_CLUSTER0_CU_QCH, QCH_CON_LH_AST_MI_L_IRI_GIC_CLUSTER0_CU_QCH_ENABLE, QCH_CON_LH_AST_MI_L_IRI_GIC_CLUSTER0_CU_QCH_CLOCK_REQ, QCH_CON_LH_AST_MI_L_IRI_GIC_CLUSTER0_CU_QCH_EXPIRE_VAL, QCH_CON_LH_AST_MI_L_IRI_GIC_CLUSTER0_CU_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_AST_SI_L_ICC_CLUSTER0_GIC_QCH, QCH_CON_LH_AST_SI_L_ICC_CLUSTER0_GIC_QCH_ENABLE, QCH_CON_LH_AST_SI_L_ICC_CLUSTER0_GIC_QCH_CLOCK_REQ, QCH_CON_LH_AST_SI_L_ICC_CLUSTER0_GIC_QCH_EXPIRE_VAL, QCH_CON_LH_AST_SI_L_ICC_CLUSTER0_GIC_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_AST_SI_L_ICC_CLUSTER0_GIC_CD_QCH, QCH_CON_LH_AST_SI_L_ICC_CLUSTER0_GIC_CD_QCH_ENABLE, QCH_CON_LH_AST_SI_L_ICC_CLUSTER0_GIC_CD_QCH_CLOCK_REQ, QCH_CON_LH_AST_SI_L_ICC_CLUSTER0_GIC_CD_QCH_EXPIRE_VAL, QCH_CON_LH_AST_SI_L_ICC_CLUSTER0_GIC_CD_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_AST_SI_L_IRI_GIC_CLUSTER0_CU_QCH, QCH_CON_LH_AST_SI_L_IRI_GIC_CLUSTER0_CU_QCH_ENABLE, QCH_CON_LH_AST_SI_L_IRI_GIC_CLUSTER0_CU_QCH_CLOCK_REQ, QCH_CON_LH_AST_SI_L_IRI_GIC_CLUSTER0_CU_QCH_EXPIRE_VAL, QCH_CON_LH_AST_SI_L_IRI_GIC_CLUSTER0_CU_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_ATB_MI_IT0_CLUSTER0_QCH, QCH_CON_LH_ATB_MI_IT0_CLUSTER0_QCH_ENABLE, QCH_CON_LH_ATB_MI_IT0_CLUSTER0_QCH_CLOCK_REQ, QCH_CON_LH_ATB_MI_IT0_CLUSTER0_QCH_EXPIRE_VAL, QCH_CON_LH_ATB_MI_IT0_CLUSTER0_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_ATB_MI_IT1_CLUSTER0_QCH, QCH_CON_LH_ATB_MI_IT1_CLUSTER0_QCH_ENABLE, QCH_CON_LH_ATB_MI_IT1_CLUSTER0_QCH_CLOCK_REQ, QCH_CON_LH_ATB_MI_IT1_CLUSTER0_QCH_EXPIRE_VAL, QCH_CON_LH_ATB_MI_IT1_CLUSTER0_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_ATB_MI_IT2_CLUSTER0_QCH, QCH_CON_LH_ATB_MI_IT2_CLUSTER0_QCH_ENABLE, QCH_CON_LH_ATB_MI_IT2_CLUSTER0_QCH_CLOCK_REQ, QCH_CON_LH_ATB_MI_IT2_CLUSTER0_QCH_EXPIRE_VAL, QCH_CON_LH_ATB_MI_IT2_CLUSTER0_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_ATB_MI_IT3_CLUSTER0_QCH, QCH_CON_LH_ATB_MI_IT3_CLUSTER0_QCH_ENABLE, QCH_CON_LH_ATB_MI_IT3_CLUSTER0_QCH_CLOCK_REQ, QCH_CON_LH_ATB_MI_IT3_CLUSTER0_QCH_EXPIRE_VAL, QCH_CON_LH_ATB_MI_IT3_CLUSTER0_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_ATB_MI_IT4_CLUSTER0_QCH, QCH_CON_LH_ATB_MI_IT4_CLUSTER0_QCH_ENABLE, QCH_CON_LH_ATB_MI_IT4_CLUSTER0_QCH_CLOCK_REQ, QCH_CON_LH_ATB_MI_IT4_CLUSTER0_QCH_EXPIRE_VAL, QCH_CON_LH_ATB_MI_IT4_CLUSTER0_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_ATB_MI_IT5_CLUSTER0_QCH, QCH_CON_LH_ATB_MI_IT5_CLUSTER0_QCH_ENABLE, QCH_CON_LH_ATB_MI_IT5_CLUSTER0_QCH_CLOCK_REQ, QCH_CON_LH_ATB_MI_IT5_CLUSTER0_QCH_EXPIRE_VAL, QCH_CON_LH_ATB_MI_IT5_CLUSTER0_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_ATB_MI_IT6_CLUSTER0_QCH, QCH_CON_LH_ATB_MI_IT6_CLUSTER0_QCH_ENABLE, QCH_CON_LH_ATB_MI_IT6_CLUSTER0_QCH_CLOCK_REQ, QCH_CON_LH_ATB_MI_IT6_CLUSTER0_QCH_EXPIRE_VAL, QCH_CON_LH_ATB_MI_IT6_CLUSTER0_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_ATB_MI_IT7_CLUSTER0_QCH, QCH_CON_LH_ATB_MI_IT7_CLUSTER0_QCH_ENABLE, QCH_CON_LH_ATB_MI_IT7_CLUSTER0_QCH_CLOCK_REQ, QCH_CON_LH_ATB_MI_IT7_CLUSTER0_QCH_EXPIRE_VAL, QCH_CON_LH_ATB_MI_IT7_CLUSTER0_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_ATB_MI_LT0_TPU_CPUCL0_QCH, QCH_CON_LH_ATB_MI_LT0_TPU_CPUCL0_QCH_ENABLE, QCH_CON_LH_ATB_MI_LT0_TPU_CPUCL0_QCH_CLOCK_REQ, QCH_CON_LH_ATB_MI_LT0_TPU_CPUCL0_QCH_EXPIRE_VAL, QCH_CON_LH_ATB_MI_LT0_TPU_CPUCL0_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_ATB_MI_LT0_TPU_CPUCL0_CU_QCH, QCH_CON_LH_ATB_MI_LT0_TPU_CPUCL0_CU_QCH_ENABLE, QCH_CON_LH_ATB_MI_LT0_TPU_CPUCL0_CU_QCH_CLOCK_REQ, QCH_CON_LH_ATB_MI_LT0_TPU_CPUCL0_CU_QCH_EXPIRE_VAL, QCH_CON_LH_ATB_MI_LT0_TPU_CPUCL0_CU_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_ATB_MI_LT1_TPU_CPUCL0_QCH, QCH_CON_LH_ATB_MI_LT1_TPU_CPUCL0_QCH_ENABLE, QCH_CON_LH_ATB_MI_LT1_TPU_CPUCL0_QCH_CLOCK_REQ, QCH_CON_LH_ATB_MI_LT1_TPU_CPUCL0_QCH_EXPIRE_VAL, QCH_CON_LH_ATB_MI_LT1_TPU_CPUCL0_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_ATB_MI_LT1_TPU_CPUCL0_CU_QCH, QCH_CON_LH_ATB_MI_LT1_TPU_CPUCL0_CU_QCH_ENABLE, QCH_CON_LH_ATB_MI_LT1_TPU_CPUCL0_CU_QCH_CLOCK_REQ, QCH_CON_LH_ATB_MI_LT1_TPU_CPUCL0_CU_QCH_EXPIRE_VAL, QCH_CON_LH_ATB_MI_LT1_TPU_CPUCL0_CU_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_ATB_MI_LT_AOC_QCH, QCH_CON_LH_ATB_MI_LT_AOC_QCH_ENABLE, QCH_CON_LH_ATB_MI_LT_AOC_QCH_CLOCK_REQ, QCH_CON_LH_ATB_MI_LT_AOC_QCH_EXPIRE_VAL, QCH_CON_LH_ATB_MI_LT_AOC_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_ATB_MI_LT_AOC_CU_QCH, QCH_CON_LH_ATB_MI_LT_AOC_CU_QCH_ENABLE, QCH_CON_LH_ATB_MI_LT_AOC_CU_QCH_CLOCK_REQ, QCH_CON_LH_ATB_MI_LT_AOC_CU_QCH_EXPIRE_VAL, QCH_CON_LH_ATB_MI_LT_AOC_CU_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_ATB_MI_LT_AUR_CPUCL0_QCH, QCH_CON_LH_ATB_MI_LT_AUR_CPUCL0_QCH_ENABLE, QCH_CON_LH_ATB_MI_LT_AUR_CPUCL0_QCH_CLOCK_REQ, QCH_CON_LH_ATB_MI_LT_AUR_CPUCL0_QCH_EXPIRE_VAL, QCH_CON_LH_ATB_MI_LT_AUR_CPUCL0_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_ATB_MI_LT_AUR_CPUCL0_CU_QCH, QCH_CON_LH_ATB_MI_LT_AUR_CPUCL0_CU_QCH_ENABLE, QCH_CON_LH_ATB_MI_LT_AUR_CPUCL0_CU_QCH_CLOCK_REQ, QCH_CON_LH_ATB_MI_LT_AUR_CPUCL0_CU_QCH_EXPIRE_VAL, QCH_CON_LH_ATB_MI_LT_AUR_CPUCL0_CU_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_ATB_MI_LT_GSA_CPUCL0_QCH, QCH_CON_LH_ATB_MI_LT_GSA_CPUCL0_QCH_ENABLE, QCH_CON_LH_ATB_MI_LT_GSA_CPUCL0_QCH_CLOCK_REQ, QCH_CON_LH_ATB_MI_LT_GSA_CPUCL0_QCH_EXPIRE_VAL, QCH_CON_LH_ATB_MI_LT_GSA_CPUCL0_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_ATB_MI_LT_GSA_CPUCL0_CU_QCH, QCH_CON_LH_ATB_MI_LT_GSA_CPUCL0_CU_QCH_ENABLE, QCH_CON_LH_ATB_MI_LT_GSA_CPUCL0_CU_QCH_CLOCK_REQ, QCH_CON_LH_ATB_MI_LT_GSA_CPUCL0_CU_QCH_EXPIRE_VAL, QCH_CON_LH_ATB_MI_LT_GSA_CPUCL0_CU_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_ATB_MI_T_BDU_QCH, QCH_CON_LH_ATB_MI_T_BDU_QCH_ENABLE, QCH_CON_LH_ATB_MI_T_BDU_QCH_CLOCK_REQ, QCH_CON_LH_ATB_MI_T_BDU_QCH_EXPIRE_VAL, QCH_CON_LH_ATB_MI_T_BDU_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_ATB_MI_T_BDU_CU_QCH, QCH_CON_LH_ATB_MI_T_BDU_CU_QCH_ENABLE, QCH_CON_LH_ATB_MI_T_BDU_CU_QCH_CLOCK_REQ, QCH_CON_LH_ATB_MI_T_BDU_CU_QCH_EXPIRE_VAL, QCH_CON_LH_ATB_MI_T_BDU_CU_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_ATB_MI_T_SLC_QCH, QCH_CON_LH_ATB_MI_T_SLC_QCH_ENABLE, QCH_CON_LH_ATB_MI_T_SLC_QCH_CLOCK_REQ, QCH_CON_LH_ATB_MI_T_SLC_QCH_EXPIRE_VAL, QCH_CON_LH_ATB_MI_T_SLC_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_ATB_MI_T_SLC_CU_QCH, QCH_CON_LH_ATB_MI_T_SLC_CU_QCH_ENABLE, QCH_CON_LH_ATB_MI_T_SLC_CU_QCH_CLOCK_REQ, QCH_CON_LH_ATB_MI_T_SLC_CU_QCH_EXPIRE_VAL, QCH_CON_LH_ATB_MI_T_SLC_CU_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_ATB_SI_IT0_CLUSTER0_QCH, QCH_CON_LH_ATB_SI_IT0_CLUSTER0_QCH_ENABLE, QCH_CON_LH_ATB_SI_IT0_CLUSTER0_QCH_CLOCK_REQ, QCH_CON_LH_ATB_SI_IT0_CLUSTER0_QCH_EXPIRE_VAL, QCH_CON_LH_ATB_SI_IT0_CLUSTER0_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_ATB_SI_IT1_CLUSTER0_QCH, QCH_CON_LH_ATB_SI_IT1_CLUSTER0_QCH_ENABLE, QCH_CON_LH_ATB_SI_IT1_CLUSTER0_QCH_CLOCK_REQ, QCH_CON_LH_ATB_SI_IT1_CLUSTER0_QCH_EXPIRE_VAL, QCH_CON_LH_ATB_SI_IT1_CLUSTER0_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_ATB_SI_IT2_CLUSTER0_QCH, QCH_CON_LH_ATB_SI_IT2_CLUSTER0_QCH_ENABLE, QCH_CON_LH_ATB_SI_IT2_CLUSTER0_QCH_CLOCK_REQ, QCH_CON_LH_ATB_SI_IT2_CLUSTER0_QCH_EXPIRE_VAL, QCH_CON_LH_ATB_SI_IT2_CLUSTER0_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_ATB_SI_IT3_CLUSTER0_QCH, QCH_CON_LH_ATB_SI_IT3_CLUSTER0_QCH_ENABLE, QCH_CON_LH_ATB_SI_IT3_CLUSTER0_QCH_CLOCK_REQ, QCH_CON_LH_ATB_SI_IT3_CLUSTER0_QCH_EXPIRE_VAL, QCH_CON_LH_ATB_SI_IT3_CLUSTER0_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_ATB_SI_IT4_CLUSTER0_QCH, QCH_CON_LH_ATB_SI_IT4_CLUSTER0_QCH_ENABLE, QCH_CON_LH_ATB_SI_IT4_CLUSTER0_QCH_CLOCK_REQ, QCH_CON_LH_ATB_SI_IT4_CLUSTER0_QCH_EXPIRE_VAL, QCH_CON_LH_ATB_SI_IT4_CLUSTER0_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_ATB_SI_IT5_CLUSTER0_QCH, QCH_CON_LH_ATB_SI_IT5_CLUSTER0_QCH_ENABLE, QCH_CON_LH_ATB_SI_IT5_CLUSTER0_QCH_CLOCK_REQ, QCH_CON_LH_ATB_SI_IT5_CLUSTER0_QCH_EXPIRE_VAL, QCH_CON_LH_ATB_SI_IT5_CLUSTER0_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_ATB_SI_IT6_CLUSTER0_QCH, QCH_CON_LH_ATB_SI_IT6_CLUSTER0_QCH_ENABLE, QCH_CON_LH_ATB_SI_IT6_CLUSTER0_QCH_CLOCK_REQ, QCH_CON_LH_ATB_SI_IT6_CLUSTER0_QCH_EXPIRE_VAL, QCH_CON_LH_ATB_SI_IT6_CLUSTER0_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_ATB_SI_IT7_CLUSTER0_QCH, QCH_CON_LH_ATB_SI_IT7_CLUSTER0_QCH_ENABLE, QCH_CON_LH_ATB_SI_IT7_CLUSTER0_QCH_CLOCK_REQ, QCH_CON_LH_ATB_SI_IT7_CLUSTER0_QCH_EXPIRE_VAL, QCH_CON_LH_ATB_SI_IT7_CLUSTER0_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_ATB_SI_LT0_TPU_CPUCL0_CU_QCH, QCH_CON_LH_ATB_SI_LT0_TPU_CPUCL0_CU_QCH_ENABLE, QCH_CON_LH_ATB_SI_LT0_TPU_CPUCL0_CU_QCH_CLOCK_REQ, QCH_CON_LH_ATB_SI_LT0_TPU_CPUCL0_CU_QCH_EXPIRE_VAL, QCH_CON_LH_ATB_SI_LT0_TPU_CPUCL0_CU_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_ATB_SI_LT1_TPU_CPUCL0_CU_QCH, QCH_CON_LH_ATB_SI_LT1_TPU_CPUCL0_CU_QCH_ENABLE, QCH_CON_LH_ATB_SI_LT1_TPU_CPUCL0_CU_QCH_CLOCK_REQ, QCH_CON_LH_ATB_SI_LT1_TPU_CPUCL0_CU_QCH_EXPIRE_VAL, QCH_CON_LH_ATB_SI_LT1_TPU_CPUCL0_CU_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_ATB_SI_LT_AOC_CU_QCH, QCH_CON_LH_ATB_SI_LT_AOC_CU_QCH_ENABLE, QCH_CON_LH_ATB_SI_LT_AOC_CU_QCH_CLOCK_REQ, QCH_CON_LH_ATB_SI_LT_AOC_CU_QCH_EXPIRE_VAL, QCH_CON_LH_ATB_SI_LT_AOC_CU_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_ATB_SI_LT_AUR_CPUCL0_CU_QCH, QCH_CON_LH_ATB_SI_LT_AUR_CPUCL0_CU_QCH_ENABLE, QCH_CON_LH_ATB_SI_LT_AUR_CPUCL0_CU_QCH_CLOCK_REQ, QCH_CON_LH_ATB_SI_LT_AUR_CPUCL0_CU_QCH_EXPIRE_VAL, QCH_CON_LH_ATB_SI_LT_AUR_CPUCL0_CU_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_ATB_SI_LT_GSA_CPUCL0_CU_QCH, QCH_CON_LH_ATB_SI_LT_GSA_CPUCL0_CU_QCH_ENABLE, QCH_CON_LH_ATB_SI_LT_GSA_CPUCL0_CU_QCH_CLOCK_REQ, QCH_CON_LH_ATB_SI_LT_GSA_CPUCL0_CU_QCH_EXPIRE_VAL, QCH_CON_LH_ATB_SI_LT_GSA_CPUCL0_CU_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_ATB_SI_T_BDU_CU_QCH, QCH_CON_LH_ATB_SI_T_BDU_CU_QCH_ENABLE, QCH_CON_LH_ATB_SI_T_BDU_CU_QCH_CLOCK_REQ, QCH_CON_LH_ATB_SI_T_BDU_CU_QCH_EXPIRE_VAL, QCH_CON_LH_ATB_SI_T_BDU_CU_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_ATB_SI_T_SLC_CU_QCH, QCH_CON_LH_ATB_SI_T_SLC_CU_QCH_ENABLE, QCH_CON_LH_ATB_SI_T_SLC_CU_QCH_CLOCK_REQ, QCH_CON_LH_ATB_SI_T_SLC_CU_QCH_EXPIRE_VAL, QCH_CON_LH_ATB_SI_T_SLC_CU_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_AXI_MI_G_CSSYS_CD_QCH, QCH_CON_LH_AXI_MI_G_CSSYS_CD_QCH_ENABLE, QCH_CON_LH_AXI_MI_G_CSSYS_CD_QCH_CLOCK_REQ, QCH_CON_LH_AXI_MI_G_CSSYS_CD_QCH_EXPIRE_VAL, QCH_CON_LH_AXI_MI_G_CSSYS_CD_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_AXI_MI_IG_CSSYS_QCH, QCH_CON_LH_AXI_MI_IG_CSSYS_QCH_ENABLE, QCH_CON_LH_AXI_MI_IG_CSSYS_QCH_CLOCK_REQ, QCH_CON_LH_AXI_MI_IG_CSSYS_QCH_EXPIRE_VAL, QCH_CON_LH_AXI_MI_IG_CSSYS_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_AXI_MI_IG_DBGCORE_QCH, QCH_CON_LH_AXI_MI_IG_DBGCORE_QCH_ENABLE, QCH_CON_LH_AXI_MI_IG_DBGCORE_QCH_CLOCK_REQ, QCH_CON_LH_AXI_MI_IG_DBGCORE_QCH_EXPIRE_VAL, QCH_CON_LH_AXI_MI_IG_DBGCORE_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_AXI_MI_IG_HSI0_QCH, QCH_CON_LH_AXI_MI_IG_HSI0_QCH_ENABLE, QCH_CON_LH_AXI_MI_IG_HSI0_QCH_CLOCK_REQ, QCH_CON_LH_AXI_MI_IG_HSI0_QCH_EXPIRE_VAL, QCH_CON_LH_AXI_MI_IG_HSI0_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_AXI_MI_IG_STM_QCH, QCH_CON_LH_AXI_MI_IG_STM_QCH_ENABLE, QCH_CON_LH_AXI_MI_IG_STM_QCH_CLOCK_REQ, QCH_CON_LH_AXI_MI_IG_STM_QCH_EXPIRE_VAL, QCH_CON_LH_AXI_MI_IG_STM_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_AXI_MI_LG_DBGCORE_CU_QCH, QCH_CON_LH_AXI_MI_LG_DBGCORE_CU_QCH_ENABLE, QCH_CON_LH_AXI_MI_LG_DBGCORE_CU_QCH_CLOCK_REQ, QCH_CON_LH_AXI_MI_LG_DBGCORE_CU_QCH_EXPIRE_VAL, QCH_CON_LH_AXI_MI_LG_DBGCORE_CU_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_AXI_MI_LG_ETR_HSI0_CD_QCH, QCH_CON_LH_AXI_MI_LG_ETR_HSI0_CD_QCH_ENABLE, QCH_CON_LH_AXI_MI_LG_ETR_HSI0_CD_QCH_CLOCK_REQ, QCH_CON_LH_AXI_MI_LG_ETR_HSI0_CD_QCH_EXPIRE_VAL, QCH_CON_LH_AXI_MI_LG_ETR_HSI0_CD_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_AXI_MI_P_CPUCL0_CU_QCH, QCH_CON_LH_AXI_MI_P_CPUCL0_CU_QCH_ENABLE, QCH_CON_LH_AXI_MI_P_CPUCL0_CU_QCH_CLOCK_REQ, QCH_CON_LH_AXI_MI_P_CPUCL0_CU_QCH_EXPIRE_VAL, QCH_CON_LH_AXI_MI_P_CPUCL0_CU_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_AXI_SI_G_CSSYS_CD_QCH, QCH_CON_LH_AXI_SI_G_CSSYS_CD_QCH_ENABLE, QCH_CON_LH_AXI_SI_G_CSSYS_CD_QCH_CLOCK_REQ, QCH_CON_LH_AXI_SI_G_CSSYS_CD_QCH_EXPIRE_VAL, QCH_CON_LH_AXI_SI_G_CSSYS_CD_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_AXI_SI_IG_CSSYS_QCH, QCH_CON_LH_AXI_SI_IG_CSSYS_QCH_ENABLE, QCH_CON_LH_AXI_SI_IG_CSSYS_QCH_CLOCK_REQ, QCH_CON_LH_AXI_SI_IG_CSSYS_QCH_EXPIRE_VAL, QCH_CON_LH_AXI_SI_IG_CSSYS_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_AXI_SI_IG_DBGCORE_QCH, QCH_CON_LH_AXI_SI_IG_DBGCORE_QCH_ENABLE, QCH_CON_LH_AXI_SI_IG_DBGCORE_QCH_CLOCK_REQ, QCH_CON_LH_AXI_SI_IG_DBGCORE_QCH_EXPIRE_VAL, QCH_CON_LH_AXI_SI_IG_DBGCORE_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_AXI_SI_IG_HSI0_QCH, QCH_CON_LH_AXI_SI_IG_HSI0_QCH_ENABLE, QCH_CON_LH_AXI_SI_IG_HSI0_QCH_CLOCK_REQ, QCH_CON_LH_AXI_SI_IG_HSI0_QCH_EXPIRE_VAL, QCH_CON_LH_AXI_SI_IG_HSI0_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_AXI_SI_IG_STM_QCH, QCH_CON_LH_AXI_SI_IG_STM_QCH_ENABLE, QCH_CON_LH_AXI_SI_IG_STM_QCH_CLOCK_REQ, QCH_CON_LH_AXI_SI_IG_STM_QCH_EXPIRE_VAL, QCH_CON_LH_AXI_SI_IG_STM_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_AXI_SI_LG_DBGCORE_CU_QCH, QCH_CON_LH_AXI_SI_LG_DBGCORE_CU_QCH_ENABLE, QCH_CON_LH_AXI_SI_LG_DBGCORE_CU_QCH_CLOCK_REQ, QCH_CON_LH_AXI_SI_LG_DBGCORE_CU_QCH_EXPIRE_VAL, QCH_CON_LH_AXI_SI_LG_DBGCORE_CU_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_AXI_SI_LG_ETR_HSI0_CD_QCH, QCH_CON_LH_AXI_SI_LG_ETR_HSI0_CD_QCH_ENABLE, QCH_CON_LH_AXI_SI_LG_ETR_HSI0_CD_QCH_CLOCK_REQ, QCH_CON_LH_AXI_SI_LG_ETR_HSI0_CD_QCH_EXPIRE_VAL, QCH_CON_LH_AXI_SI_LG_ETR_HSI0_CD_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_AXI_SI_P_CPUCL0_CU_QCH, QCH_CON_LH_AXI_SI_P_CPUCL0_CU_QCH_ENABLE, QCH_CON_LH_AXI_SI_P_CPUCL0_CU_QCH_CLOCK_REQ, QCH_CON_LH_AXI_SI_P_CPUCL0_CU_QCH_EXPIRE_VAL, QCH_CON_LH_AXI_SI_P_CPUCL0_CU_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SLH_AXI_MI_LG_DBGCORE_QCH, QCH_CON_SLH_AXI_MI_LG_DBGCORE_QCH_ENABLE, QCH_CON_SLH_AXI_MI_LG_DBGCORE_QCH_CLOCK_REQ, QCH_CON_SLH_AXI_MI_LG_DBGCORE_QCH_EXPIRE_VAL, QCH_CON_SLH_AXI_MI_LG_DBGCORE_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SLH_AXI_MI_P_CPUCL0_QCH, QCH_CON_SLH_AXI_MI_P_CPUCL0_QCH_ENABLE, QCH_CON_SLH_AXI_MI_P_CPUCL0_QCH_CLOCK_REQ, QCH_CON_SLH_AXI_MI_P_CPUCL0_QCH_EXPIRE_VAL, QCH_CON_SLH_AXI_MI_P_CPUCL0_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SLH_AXI_SI_G_CSSYS_QCH, QCH_CON_SLH_AXI_SI_G_CSSYS_QCH_ENABLE, QCH_CON_SLH_AXI_SI_G_CSSYS_QCH_CLOCK_REQ, QCH_CON_SLH_AXI_SI_G_CSSYS_QCH_EXPIRE_VAL, QCH_CON_SLH_AXI_SI_G_CSSYS_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SLH_AXI_SI_LG_ETR_HSI0_QCH, QCH_CON_SLH_AXI_SI_LG_ETR_HSI0_QCH_ENABLE, QCH_CON_SLH_AXI_SI_LG_ETR_HSI0_QCH_CLOCK_REQ, QCH_CON_SLH_AXI_SI_LG_ETR_HSI0_QCH_EXPIRE_VAL, QCH_CON_SLH_AXI_SI_LG_ETR_HSI0_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SSMT_CPUCL0_QCH, QCH_CON_SSMT_CPUCL0_QCH_ENABLE, QCH_CON_SSMT_CPUCL0_QCH_CLOCK_REQ, QCH_CON_SSMT_CPUCL0_QCH_EXPIRE_VAL, QCH_CON_SSMT_CPUCL0_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SYSMMU_S2_CPUCL0_QCH, QCH_CON_SYSMMU_S2_CPUCL0_QCH_ENABLE, QCH_CON_SYSMMU_S2_CPUCL0_QCH_CLOCK_REQ, QCH_CON_SYSMMU_S2_CPUCL0_QCH_EXPIRE_VAL, QCH_CON_SYSMMU_S2_CPUCL0_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SYSREG_CPUCL0_QCH, QCH_CON_SYSREG_CPUCL0_QCH_ENABLE, QCH_CON_SYSREG_CPUCL0_QCH_CLOCK_REQ, QCH_CON_SYSREG_CPUCL0_QCH_EXPIRE_VAL, QCH_CON_SYSREG_CPUCL0_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(CMU_CPUCL1_CMUREF_QCH, DMYQCH_CON_CMU_CPUCL1_CMUREF_QCH_ENABLE, DMYQCH_CON_CMU_CPUCL1_CMUREF_QCH_CLOCK_REQ, EMPTY_CAL_ID, DMYQCH_CON_CMU_CPUCL1_CMUREF_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(CMU_CPUCL1_SHORTSTOP_QCH, QCH_CON_CMU_CPUCL1_SHORTSTOP_QCH_ENABLE, QCH_CON_CMU_CPUCL1_SHORTSTOP_QCH_CLOCK_REQ, QCH_CON_CMU_CPUCL1_SHORTSTOP_QCH_EXPIRE_VAL, QCH_CON_CMU_CPUCL1_SHORTSTOP_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(CPUCL1_QCH_MID, DMYQCH_CON_CPUCL1_QCH_MID_ENABLE, DMYQCH_CON_CPUCL1_QCH_MID_CLOCK_REQ, EMPTY_CAL_ID, DMYQCH_CON_CPUCL1_QCH_MID_IGNORE_FORCE_PM_EN),
	CLK_QCH(CPUCL1_CMU_CPUCL1_QCH, QCH_CON_CPUCL1_CMU_CPUCL1_QCH_ENABLE, QCH_CON_CPUCL1_CMU_CPUCL1_QCH_CLOCK_REQ, QCH_CON_CPUCL1_CMU_CPUCL1_QCH_EXPIRE_VAL, QCH_CON_CPUCL1_CMU_CPUCL1_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(CMU_CPUCL2_CMUREF_QCH, DMYQCH_CON_CMU_CPUCL2_CMUREF_QCH_ENABLE, DMYQCH_CON_CMU_CPUCL2_CMUREF_QCH_CLOCK_REQ, EMPTY_CAL_ID, DMYQCH_CON_CMU_CPUCL2_CMUREF_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(CMU_CPUCL2_SHORTSTOP_QCH, QCH_CON_CMU_CPUCL2_SHORTSTOP_QCH_ENABLE, QCH_CON_CMU_CPUCL2_SHORTSTOP_QCH_CLOCK_REQ, QCH_CON_CMU_CPUCL2_SHORTSTOP_QCH_EXPIRE_VAL, QCH_CON_CMU_CPUCL2_SHORTSTOP_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(CPUCL2_QCH_BIG, DMYQCH_CON_CPUCL2_QCH_BIG_ENABLE, DMYQCH_CON_CPUCL2_QCH_BIG_CLOCK_REQ, EMPTY_CAL_ID, DMYQCH_CON_CPUCL2_QCH_BIG_IGNORE_FORCE_PM_EN),
	CLK_QCH(CPUCL2_CMU_CPUCL2_QCH, QCH_CON_CPUCL2_CMU_CPUCL2_QCH_ENABLE, QCH_CON_CPUCL2_CMU_CPUCL2_QCH_CLOCK_REQ, QCH_CON_CPUCL2_CMU_CPUCL2_QCH_EXPIRE_VAL, QCH_CON_CPUCL2_CMU_CPUCL2_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(CSISX8_QCH_C2_CSIS, QCH_CON_CSISX8_QCH_C2_CSIS_ENABLE, QCH_CON_CSISX8_QCH_C2_CSIS_CLOCK_REQ, QCH_CON_CSISX8_QCH_C2_CSIS_EXPIRE_VAL, QCH_CON_CSISX8_QCH_C2_CSIS_IGNORE_FORCE_PM_EN),
	CLK_QCH(CSISX8_QCH_CSIS_DMA, QCH_CON_CSISX8_QCH_CSIS_DMA_ENABLE, QCH_CON_CSISX8_QCH_CSIS_DMA_CLOCK_REQ, QCH_CON_CSISX8_QCH_CSIS_DMA_EXPIRE_VAL, QCH_CON_CSISX8_QCH_CSIS_DMA_IGNORE_FORCE_PM_EN),
	CLK_QCH(CSISX8_QCH_EBUF, QCH_CON_CSISX8_QCH_EBUF_ENABLE, QCH_CON_CSISX8_QCH_EBUF_CLOCK_REQ, QCH_CON_CSISX8_QCH_EBUF_EXPIRE_VAL, QCH_CON_CSISX8_QCH_EBUF_IGNORE_FORCE_PM_EN),
	CLK_QCH(CSIS_CMU_CSIS_QCH, QCH_CON_CSIS_CMU_CSIS_QCH_ENABLE, QCH_CON_CSIS_CMU_CSIS_QCH_CLOCK_REQ, QCH_CON_CSIS_CMU_CSIS_QCH_EXPIRE_VAL, QCH_CON_CSIS_CMU_CSIS_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(D_TZPC_CSIS_QCH, QCH_CON_D_TZPC_CSIS_QCH_ENABLE, QCH_CON_D_TZPC_CSIS_QCH_CLOCK_REQ, QCH_CON_D_TZPC_CSIS_QCH_EXPIRE_VAL, QCH_CON_D_TZPC_CSIS_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(GPC_CSIS_QCH, QCH_CON_GPC_CSIS_QCH_ENABLE, QCH_CON_GPC_CSIS_QCH_CLOCK_REQ, QCH_CON_GPC_CSIS_QCH_EXPIRE_VAL, QCH_CON_GPC_CSIS_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_AST_MI_L_OTF0_PDP_CSIS_QCH, QCH_CON_LH_AST_MI_L_OTF0_PDP_CSIS_QCH_ENABLE, QCH_CON_LH_AST_MI_L_OTF0_PDP_CSIS_QCH_CLOCK_REQ, QCH_CON_LH_AST_MI_L_OTF0_PDP_CSIS_QCH_EXPIRE_VAL, QCH_CON_LH_AST_MI_L_OTF0_PDP_CSIS_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_AST_MI_L_OTF1_PDP_CSIS_QCH, QCH_CON_LH_AST_MI_L_OTF1_PDP_CSIS_QCH_ENABLE, QCH_CON_LH_AST_MI_L_OTF1_PDP_CSIS_QCH_CLOCK_REQ, QCH_CON_LH_AST_MI_L_OTF1_PDP_CSIS_QCH_EXPIRE_VAL, QCH_CON_LH_AST_MI_L_OTF1_PDP_CSIS_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_AST_MI_L_OTF2_PDP_CSIS_QCH, QCH_CON_LH_AST_MI_L_OTF2_PDP_CSIS_QCH_ENABLE, QCH_CON_LH_AST_MI_L_OTF2_PDP_CSIS_QCH_CLOCK_REQ, QCH_CON_LH_AST_MI_L_OTF2_PDP_CSIS_QCH_EXPIRE_VAL, QCH_CON_LH_AST_MI_L_OTF2_PDP_CSIS_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_AST_MI_L_SOTF0_IPP_CSIS_QCH, QCH_CON_LH_AST_MI_L_SOTF0_IPP_CSIS_QCH_ENABLE, QCH_CON_LH_AST_MI_L_SOTF0_IPP_CSIS_QCH_CLOCK_REQ, QCH_CON_LH_AST_MI_L_SOTF0_IPP_CSIS_QCH_EXPIRE_VAL, QCH_CON_LH_AST_MI_L_SOTF0_IPP_CSIS_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_AST_MI_L_SOTF1_IPP_CSIS_QCH, QCH_CON_LH_AST_MI_L_SOTF1_IPP_CSIS_QCH_ENABLE, QCH_CON_LH_AST_MI_L_SOTF1_IPP_CSIS_QCH_CLOCK_REQ, QCH_CON_LH_AST_MI_L_SOTF1_IPP_CSIS_QCH_EXPIRE_VAL, QCH_CON_LH_AST_MI_L_SOTF1_IPP_CSIS_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_AST_MI_L_SOTF2_IPP_CSIS_QCH, QCH_CON_LH_AST_MI_L_SOTF2_IPP_CSIS_QCH_ENABLE, QCH_CON_LH_AST_MI_L_SOTF2_IPP_CSIS_QCH_CLOCK_REQ, QCH_CON_LH_AST_MI_L_SOTF2_IPP_CSIS_QCH_EXPIRE_VAL, QCH_CON_LH_AST_MI_L_SOTF2_IPP_CSIS_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_AST_MI_L_VO_MCSC_CSIS_QCH, QCH_CON_LH_AST_MI_L_VO_MCSC_CSIS_QCH_ENABLE, QCH_CON_LH_AST_MI_L_VO_MCSC_CSIS_QCH_CLOCK_REQ, QCH_CON_LH_AST_MI_L_VO_MCSC_CSIS_QCH_EXPIRE_VAL, QCH_CON_LH_AST_MI_L_VO_MCSC_CSIS_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_AST_MI_L_ZOTF0_IPP_CSIS_QCH, QCH_CON_LH_AST_MI_L_ZOTF0_IPP_CSIS_QCH_ENABLE, QCH_CON_LH_AST_MI_L_ZOTF0_IPP_CSIS_QCH_CLOCK_REQ, QCH_CON_LH_AST_MI_L_ZOTF0_IPP_CSIS_QCH_EXPIRE_VAL, QCH_CON_LH_AST_MI_L_ZOTF0_IPP_CSIS_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_AST_MI_L_ZOTF1_IPP_CSIS_QCH, QCH_CON_LH_AST_MI_L_ZOTF1_IPP_CSIS_QCH_ENABLE, QCH_CON_LH_AST_MI_L_ZOTF1_IPP_CSIS_QCH_CLOCK_REQ, QCH_CON_LH_AST_MI_L_ZOTF1_IPP_CSIS_QCH_EXPIRE_VAL, QCH_CON_LH_AST_MI_L_ZOTF1_IPP_CSIS_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_AST_MI_L_ZOTF2_IPP_CSIS_QCH, QCH_CON_LH_AST_MI_L_ZOTF2_IPP_CSIS_QCH_ENABLE, QCH_CON_LH_AST_MI_L_ZOTF2_IPP_CSIS_QCH_CLOCK_REQ, QCH_CON_LH_AST_MI_L_ZOTF2_IPP_CSIS_QCH_EXPIRE_VAL, QCH_CON_LH_AST_MI_L_ZOTF2_IPP_CSIS_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_AST_SI_L_OTF0_CSIS_PDP_QCH, QCH_CON_LH_AST_SI_L_OTF0_CSIS_PDP_QCH_ENABLE, QCH_CON_LH_AST_SI_L_OTF0_CSIS_PDP_QCH_CLOCK_REQ, QCH_CON_LH_AST_SI_L_OTF0_CSIS_PDP_QCH_EXPIRE_VAL, QCH_CON_LH_AST_SI_L_OTF0_CSIS_PDP_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_AST_SI_L_OTF1_CSIS_PDP_QCH, QCH_CON_LH_AST_SI_L_OTF1_CSIS_PDP_QCH_ENABLE, QCH_CON_LH_AST_SI_L_OTF1_CSIS_PDP_QCH_CLOCK_REQ, QCH_CON_LH_AST_SI_L_OTF1_CSIS_PDP_QCH_EXPIRE_VAL, QCH_CON_LH_AST_SI_L_OTF1_CSIS_PDP_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_AST_SI_L_OTF2_CSIS_PDP_QCH, QCH_CON_LH_AST_SI_L_OTF2_CSIS_PDP_QCH_ENABLE, QCH_CON_LH_AST_SI_L_OTF2_CSIS_PDP_QCH_CLOCK_REQ, QCH_CON_LH_AST_SI_L_OTF2_CSIS_PDP_QCH_EXPIRE_VAL, QCH_CON_LH_AST_SI_L_OTF2_CSIS_PDP_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_AST_SI_L_VO_CSIS_PDP_QCH, QCH_CON_LH_AST_SI_L_VO_CSIS_PDP_QCH_ENABLE, QCH_CON_LH_AST_SI_L_VO_CSIS_PDP_QCH_CLOCK_REQ, QCH_CON_LH_AST_SI_L_VO_CSIS_PDP_QCH_EXPIRE_VAL, QCH_CON_LH_AST_SI_L_VO_CSIS_PDP_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_AXI_MI_LD_PDP_CSIS_QCH, QCH_CON_LH_AXI_MI_LD_PDP_CSIS_QCH_ENABLE, QCH_CON_LH_AXI_MI_LD_PDP_CSIS_QCH_CLOCK_REQ, QCH_CON_LH_AXI_MI_LD_PDP_CSIS_QCH_EXPIRE_VAL, QCH_CON_LH_AXI_MI_LD_PDP_CSIS_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_AXI_SI_D0_CSIS_QCH, QCH_CON_LH_AXI_SI_D0_CSIS_QCH_ENABLE, QCH_CON_LH_AXI_SI_D0_CSIS_QCH_CLOCK_REQ, QCH_CON_LH_AXI_SI_D0_CSIS_QCH_EXPIRE_VAL, QCH_CON_LH_AXI_SI_D0_CSIS_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_AXI_SI_D1_CSIS_QCH, QCH_CON_LH_AXI_SI_D1_CSIS_QCH_ENABLE, QCH_CON_LH_AXI_SI_D1_CSIS_QCH_CLOCK_REQ, QCH_CON_LH_AXI_SI_D1_CSIS_QCH_EXPIRE_VAL, QCH_CON_LH_AXI_SI_D1_CSIS_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(MIPI_PHY_LINK_WRAP_QCH_CSIS0, QCH_CON_MIPI_PHY_LINK_WRAP_QCH_CSIS0_ENABLE, QCH_CON_MIPI_PHY_LINK_WRAP_QCH_CSIS0_CLOCK_REQ, QCH_CON_MIPI_PHY_LINK_WRAP_QCH_CSIS0_EXPIRE_VAL, QCH_CON_MIPI_PHY_LINK_WRAP_QCH_CSIS0_IGNORE_FORCE_PM_EN),
	CLK_QCH(MIPI_PHY_LINK_WRAP_QCH_CSIS1, QCH_CON_MIPI_PHY_LINK_WRAP_QCH_CSIS1_ENABLE, QCH_CON_MIPI_PHY_LINK_WRAP_QCH_CSIS1_CLOCK_REQ, QCH_CON_MIPI_PHY_LINK_WRAP_QCH_CSIS1_EXPIRE_VAL, QCH_CON_MIPI_PHY_LINK_WRAP_QCH_CSIS1_IGNORE_FORCE_PM_EN),
	CLK_QCH(MIPI_PHY_LINK_WRAP_QCH_CSIS2, QCH_CON_MIPI_PHY_LINK_WRAP_QCH_CSIS2_ENABLE, QCH_CON_MIPI_PHY_LINK_WRAP_QCH_CSIS2_CLOCK_REQ, QCH_CON_MIPI_PHY_LINK_WRAP_QCH_CSIS2_EXPIRE_VAL, QCH_CON_MIPI_PHY_LINK_WRAP_QCH_CSIS2_IGNORE_FORCE_PM_EN),
	CLK_QCH(MIPI_PHY_LINK_WRAP_QCH_CSIS3, QCH_CON_MIPI_PHY_LINK_WRAP_QCH_CSIS3_ENABLE, QCH_CON_MIPI_PHY_LINK_WRAP_QCH_CSIS3_CLOCK_REQ, QCH_CON_MIPI_PHY_LINK_WRAP_QCH_CSIS3_EXPIRE_VAL, QCH_CON_MIPI_PHY_LINK_WRAP_QCH_CSIS3_IGNORE_FORCE_PM_EN),
	CLK_QCH(MIPI_PHY_LINK_WRAP_QCH_CSIS4, QCH_CON_MIPI_PHY_LINK_WRAP_QCH_CSIS4_ENABLE, QCH_CON_MIPI_PHY_LINK_WRAP_QCH_CSIS4_CLOCK_REQ, QCH_CON_MIPI_PHY_LINK_WRAP_QCH_CSIS4_EXPIRE_VAL, QCH_CON_MIPI_PHY_LINK_WRAP_QCH_CSIS4_IGNORE_FORCE_PM_EN),
	CLK_QCH(MIPI_PHY_LINK_WRAP_QCH_CSIS5, QCH_CON_MIPI_PHY_LINK_WRAP_QCH_CSIS5_ENABLE, QCH_CON_MIPI_PHY_LINK_WRAP_QCH_CSIS5_CLOCK_REQ, QCH_CON_MIPI_PHY_LINK_WRAP_QCH_CSIS5_EXPIRE_VAL, QCH_CON_MIPI_PHY_LINK_WRAP_QCH_CSIS5_IGNORE_FORCE_PM_EN),
	CLK_QCH(MIPI_PHY_LINK_WRAP_QCH_CSIS6, QCH_CON_MIPI_PHY_LINK_WRAP_QCH_CSIS6_ENABLE, QCH_CON_MIPI_PHY_LINK_WRAP_QCH_CSIS6_CLOCK_REQ, QCH_CON_MIPI_PHY_LINK_WRAP_QCH_CSIS6_EXPIRE_VAL, QCH_CON_MIPI_PHY_LINK_WRAP_QCH_CSIS6_IGNORE_FORCE_PM_EN),
	CLK_QCH(MIPI_PHY_LINK_WRAP_QCH_CSIS7, QCH_CON_MIPI_PHY_LINK_WRAP_QCH_CSIS7_ENABLE, QCH_CON_MIPI_PHY_LINK_WRAP_QCH_CSIS7_CLOCK_REQ, QCH_CON_MIPI_PHY_LINK_WRAP_QCH_CSIS7_EXPIRE_VAL, QCH_CON_MIPI_PHY_LINK_WRAP_QCH_CSIS7_IGNORE_FORCE_PM_EN),
	CLK_QCH(PPMU_D0_QCH, QCH_CON_PPMU_D0_QCH_ENABLE, QCH_CON_PPMU_D0_QCH_CLOCK_REQ, QCH_CON_PPMU_D0_QCH_EXPIRE_VAL, QCH_CON_PPMU_D0_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(PPMU_D1_QCH, QCH_CON_PPMU_D1_QCH_ENABLE, QCH_CON_PPMU_D1_QCH_CLOCK_REQ, QCH_CON_PPMU_D1_QCH_EXPIRE_VAL, QCH_CON_PPMU_D1_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(QE_CSIS_DMA0_QCH, QCH_CON_QE_CSIS_DMA0_QCH_ENABLE, QCH_CON_QE_CSIS_DMA0_QCH_CLOCK_REQ, QCH_CON_QE_CSIS_DMA0_QCH_EXPIRE_VAL, QCH_CON_QE_CSIS_DMA0_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(QE_CSIS_DMA1_QCH, QCH_CON_QE_CSIS_DMA1_QCH_ENABLE, QCH_CON_QE_CSIS_DMA1_QCH_CLOCK_REQ, QCH_CON_QE_CSIS_DMA1_QCH_EXPIRE_VAL, QCH_CON_QE_CSIS_DMA1_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(QE_CSIS_DMA2_QCH, QCH_CON_QE_CSIS_DMA2_QCH_ENABLE, QCH_CON_QE_CSIS_DMA2_QCH_CLOCK_REQ, QCH_CON_QE_CSIS_DMA2_QCH_EXPIRE_VAL, QCH_CON_QE_CSIS_DMA2_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(QE_CSIS_DMA3_QCH, QCH_CON_QE_CSIS_DMA3_QCH_ENABLE, QCH_CON_QE_CSIS_DMA3_QCH_CLOCK_REQ, QCH_CON_QE_CSIS_DMA3_QCH_EXPIRE_VAL, QCH_CON_QE_CSIS_DMA3_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(QE_STRP0_QCH, QCH_CON_QE_STRP0_QCH_ENABLE, QCH_CON_QE_STRP0_QCH_CLOCK_REQ, QCH_CON_QE_STRP0_QCH_EXPIRE_VAL, QCH_CON_QE_STRP0_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(QE_STRP1_QCH, QCH_CON_QE_STRP1_QCH_ENABLE, QCH_CON_QE_STRP1_QCH_CLOCK_REQ, QCH_CON_QE_STRP1_QCH_EXPIRE_VAL, QCH_CON_QE_STRP1_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(QE_STRP2_QCH, QCH_CON_QE_STRP2_QCH_ENABLE, QCH_CON_QE_STRP2_QCH_CLOCK_REQ, QCH_CON_QE_STRP2_QCH_EXPIRE_VAL, QCH_CON_QE_STRP2_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(QE_ZSL0_QCH, QCH_CON_QE_ZSL0_QCH_ENABLE, QCH_CON_QE_ZSL0_QCH_CLOCK_REQ, QCH_CON_QE_ZSL0_QCH_EXPIRE_VAL, QCH_CON_QE_ZSL0_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(QE_ZSL1_QCH, QCH_CON_QE_ZSL1_QCH_ENABLE, QCH_CON_QE_ZSL1_QCH_CLOCK_REQ, QCH_CON_QE_ZSL1_QCH_EXPIRE_VAL, QCH_CON_QE_ZSL1_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(QE_ZSL2_QCH, QCH_CON_QE_ZSL2_QCH_ENABLE, QCH_CON_QE_ZSL2_QCH_CLOCK_REQ, QCH_CON_QE_ZSL2_QCH_EXPIRE_VAL, QCH_CON_QE_ZSL2_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SLH_AXI_MI_P_CSIS_QCH, QCH_CON_SLH_AXI_MI_P_CSIS_QCH_ENABLE, QCH_CON_SLH_AXI_MI_P_CSIS_QCH_CLOCK_REQ, QCH_CON_SLH_AXI_MI_P_CSIS_QCH_EXPIRE_VAL, QCH_CON_SLH_AXI_MI_P_CSIS_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SSMT_D0_QCH, QCH_CON_SSMT_D0_QCH_ENABLE, QCH_CON_SSMT_D0_QCH_CLOCK_REQ, QCH_CON_SSMT_D0_QCH_EXPIRE_VAL, QCH_CON_SSMT_D0_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SSMT_D1_QCH, QCH_CON_SSMT_D1_QCH_ENABLE, QCH_CON_SSMT_D1_QCH_CLOCK_REQ, QCH_CON_SSMT_D1_QCH_EXPIRE_VAL, QCH_CON_SSMT_D1_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SYSMMU_D0_CSIS_QCH_S1, QCH_CON_SYSMMU_D0_CSIS_QCH_S1_ENABLE, QCH_CON_SYSMMU_D0_CSIS_QCH_S1_CLOCK_REQ, QCH_CON_SYSMMU_D0_CSIS_QCH_S1_EXPIRE_VAL, QCH_CON_SYSMMU_D0_CSIS_QCH_S1_IGNORE_FORCE_PM_EN),
	CLK_QCH(SYSMMU_D0_CSIS_QCH_S2, QCH_CON_SYSMMU_D0_CSIS_QCH_S2_ENABLE, QCH_CON_SYSMMU_D0_CSIS_QCH_S2_CLOCK_REQ, QCH_CON_SYSMMU_D0_CSIS_QCH_S2_EXPIRE_VAL, QCH_CON_SYSMMU_D0_CSIS_QCH_S2_IGNORE_FORCE_PM_EN),
	CLK_QCH(SYSMMU_D1_CSIS_QCH_S1, QCH_CON_SYSMMU_D1_CSIS_QCH_S1_ENABLE, QCH_CON_SYSMMU_D1_CSIS_QCH_S1_CLOCK_REQ, QCH_CON_SYSMMU_D1_CSIS_QCH_S1_EXPIRE_VAL, QCH_CON_SYSMMU_D1_CSIS_QCH_S1_IGNORE_FORCE_PM_EN),
	CLK_QCH(SYSMMU_D1_CSIS_QCH_S2, QCH_CON_SYSMMU_D1_CSIS_QCH_S2_ENABLE, QCH_CON_SYSMMU_D1_CSIS_QCH_S2_CLOCK_REQ, QCH_CON_SYSMMU_D1_CSIS_QCH_S2_EXPIRE_VAL, QCH_CON_SYSMMU_D1_CSIS_QCH_S2_IGNORE_FORCE_PM_EN),
	CLK_QCH(SYSREG_CSIS_QCH, QCH_CON_SYSREG_CSIS_QCH_ENABLE, QCH_CON_SYSREG_CSIS_QCH_CLOCK_REQ, QCH_CON_SYSREG_CSIS_QCH_EXPIRE_VAL, QCH_CON_SYSREG_CSIS_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(DISP_CMU_DISP_QCH, QCH_CON_DISP_CMU_DISP_QCH_ENABLE, QCH_CON_DISP_CMU_DISP_QCH_CLOCK_REQ, QCH_CON_DISP_CMU_DISP_QCH_EXPIRE_VAL, QCH_CON_DISP_CMU_DISP_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(DPUB_QCH, QCH_CON_DPUB_QCH_ENABLE, QCH_CON_DPUB_QCH_CLOCK_REQ, QCH_CON_DPUB_QCH_EXPIRE_VAL, QCH_CON_DPUB_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(D_TZPC_DISP_QCH, QCH_CON_D_TZPC_DISP_QCH_ENABLE, QCH_CON_D_TZPC_DISP_QCH_CLOCK_REQ, QCH_CON_D_TZPC_DISP_QCH_EXPIRE_VAL, QCH_CON_D_TZPC_DISP_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(GPC_DISP_QCH, QCH_CON_GPC_DISP_QCH_ENABLE, QCH_CON_GPC_DISP_QCH_CLOCK_REQ, QCH_CON_GPC_DISP_QCH_EXPIRE_VAL, QCH_CON_GPC_DISP_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SLH_AXI_MI_P_DISP_QCH, QCH_CON_SLH_AXI_MI_P_DISP_QCH_ENABLE, QCH_CON_SLH_AXI_MI_P_DISP_QCH_CLOCK_REQ, QCH_CON_SLH_AXI_MI_P_DISP_QCH_EXPIRE_VAL, QCH_CON_SLH_AXI_MI_P_DISP_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SYSREG_DISP_QCH, QCH_CON_SYSREG_DISP_QCH_ENABLE, QCH_CON_SYSREG_DISP_QCH_CLOCK_REQ, QCH_CON_SYSREG_DISP_QCH_EXPIRE_VAL, QCH_CON_SYSREG_DISP_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(DNS_QCH_00, QCH_CON_DNS_QCH_00_ENABLE, QCH_CON_DNS_QCH_00_CLOCK_REQ, QCH_CON_DNS_QCH_00_EXPIRE_VAL, QCH_CON_DNS_QCH_00_IGNORE_FORCE_PM_EN),
	CLK_QCH(DNS_QCH_01, QCH_CON_DNS_QCH_01_ENABLE, QCH_CON_DNS_QCH_01_CLOCK_REQ, QCH_CON_DNS_QCH_01_EXPIRE_VAL, QCH_CON_DNS_QCH_01_IGNORE_FORCE_PM_EN),
	CLK_QCH(DNS_CMU_DNS_QCH, QCH_CON_DNS_CMU_DNS_QCH_ENABLE, QCH_CON_DNS_CMU_DNS_QCH_CLOCK_REQ, QCH_CON_DNS_CMU_DNS_QCH_EXPIRE_VAL, QCH_CON_DNS_CMU_DNS_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(D_TZPC_DNS_QCH, QCH_CON_D_TZPC_DNS_QCH_ENABLE, QCH_CON_D_TZPC_DNS_QCH_CLOCK_REQ, QCH_CON_D_TZPC_DNS_QCH_EXPIRE_VAL, QCH_CON_D_TZPC_DNS_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(GPC_DNS_QCH, QCH_CON_GPC_DNS_QCH_ENABLE, QCH_CON_GPC_DNS_QCH_CLOCK_REQ, QCH_CON_GPC_DNS_QCH_EXPIRE_VAL, QCH_CON_GPC_DNS_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_AST_MI_L_OTF_IPP_DNS_QCH, QCH_CON_LH_AST_MI_L_OTF_IPP_DNS_QCH_ENABLE, QCH_CON_LH_AST_MI_L_OTF_IPP_DNS_QCH_CLOCK_REQ, QCH_CON_LH_AST_MI_L_OTF_IPP_DNS_QCH_EXPIRE_VAL, QCH_CON_LH_AST_MI_L_OTF_IPP_DNS_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_AST_MI_L_OTF_ITP_DNS_QCH, QCH_CON_LH_AST_MI_L_OTF_ITP_DNS_QCH_ENABLE, QCH_CON_LH_AST_MI_L_OTF_ITP_DNS_QCH_CLOCK_REQ, QCH_CON_LH_AST_MI_L_OTF_ITP_DNS_QCH_EXPIRE_VAL, QCH_CON_LH_AST_MI_L_OTF_ITP_DNS_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_AST_MI_L_VO_IPP_DNS_QCH, QCH_CON_LH_AST_MI_L_VO_IPP_DNS_QCH_ENABLE, QCH_CON_LH_AST_MI_L_VO_IPP_DNS_QCH_CLOCK_REQ, QCH_CON_LH_AST_MI_L_VO_IPP_DNS_QCH_EXPIRE_VAL, QCH_CON_LH_AST_MI_L_VO_IPP_DNS_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_AST_SI_L_OTF0_DNS_ITP_QCH, QCH_CON_LH_AST_SI_L_OTF0_DNS_ITP_QCH_ENABLE, QCH_CON_LH_AST_SI_L_OTF0_DNS_ITP_QCH_CLOCK_REQ, QCH_CON_LH_AST_SI_L_OTF0_DNS_ITP_QCH_EXPIRE_VAL, QCH_CON_LH_AST_SI_L_OTF0_DNS_ITP_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_AST_SI_L_OTF0_DNS_MCSC_QCH, QCH_CON_LH_AST_SI_L_OTF0_DNS_MCSC_QCH_ENABLE, QCH_CON_LH_AST_SI_L_OTF0_DNS_MCSC_QCH_CLOCK_REQ, QCH_CON_LH_AST_SI_L_OTF0_DNS_MCSC_QCH_EXPIRE_VAL, QCH_CON_LH_AST_SI_L_OTF0_DNS_MCSC_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_AST_SI_L_OTF1_DNS_ITP_QCH, QCH_CON_LH_AST_SI_L_OTF1_DNS_ITP_QCH_ENABLE, QCH_CON_LH_AST_SI_L_OTF1_DNS_ITP_QCH_CLOCK_REQ, QCH_CON_LH_AST_SI_L_OTF1_DNS_ITP_QCH_EXPIRE_VAL, QCH_CON_LH_AST_SI_L_OTF1_DNS_ITP_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_AST_SI_L_OTF1_DNS_MCSC_QCH, QCH_CON_LH_AST_SI_L_OTF1_DNS_MCSC_QCH_ENABLE, QCH_CON_LH_AST_SI_L_OTF1_DNS_MCSC_QCH_CLOCK_REQ, QCH_CON_LH_AST_SI_L_OTF1_DNS_MCSC_QCH_EXPIRE_VAL, QCH_CON_LH_AST_SI_L_OTF1_DNS_MCSC_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_AST_SI_L_OTF2_DNS_MCSC_QCH, QCH_CON_LH_AST_SI_L_OTF2_DNS_MCSC_QCH_ENABLE, QCH_CON_LH_AST_SI_L_OTF2_DNS_MCSC_QCH_CLOCK_REQ, QCH_CON_LH_AST_SI_L_OTF2_DNS_MCSC_QCH_EXPIRE_VAL, QCH_CON_LH_AST_SI_L_OTF2_DNS_MCSC_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_AST_SI_L_OTF_DNS_GDC_QCH, QCH_CON_LH_AST_SI_L_OTF_DNS_GDC_QCH_ENABLE, QCH_CON_LH_AST_SI_L_OTF_DNS_GDC_QCH_CLOCK_REQ, QCH_CON_LH_AST_SI_L_OTF_DNS_GDC_QCH_EXPIRE_VAL, QCH_CON_LH_AST_SI_L_OTF_DNS_GDC_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_AST_SI_L_VO_DNS_TNR_QCH, QCH_CON_LH_AST_SI_L_VO_DNS_TNR_QCH_ENABLE, QCH_CON_LH_AST_SI_L_VO_DNS_TNR_QCH_CLOCK_REQ, QCH_CON_LH_AST_SI_L_VO_DNS_TNR_QCH_EXPIRE_VAL, QCH_CON_LH_AST_SI_L_VO_DNS_TNR_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_AXI_MI_LD_IPP_DNS_QCH, QCH_CON_LH_AXI_MI_LD_IPP_DNS_QCH_ENABLE, QCH_CON_LH_AXI_MI_LD_IPP_DNS_QCH_CLOCK_REQ, QCH_CON_LH_AXI_MI_LD_IPP_DNS_QCH_EXPIRE_VAL, QCH_CON_LH_AXI_MI_LD_IPP_DNS_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_AXI_MI_LD_ITP_DNS_QCH, QCH_CON_LH_AXI_MI_LD_ITP_DNS_QCH_ENABLE, QCH_CON_LH_AXI_MI_LD_ITP_DNS_QCH_CLOCK_REQ, QCH_CON_LH_AXI_MI_LD_ITP_DNS_QCH_EXPIRE_VAL, QCH_CON_LH_AXI_MI_LD_ITP_DNS_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_AXI_MI_LD_MCSC_DNS_QCH, QCH_CON_LH_AXI_MI_LD_MCSC_DNS_QCH_ENABLE, QCH_CON_LH_AXI_MI_LD_MCSC_DNS_QCH_CLOCK_REQ, QCH_CON_LH_AXI_MI_LD_MCSC_DNS_QCH_EXPIRE_VAL, QCH_CON_LH_AXI_MI_LD_MCSC_DNS_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_AXI_MI_LD_PDP_DNS_QCH, QCH_CON_LH_AXI_MI_LD_PDP_DNS_QCH_ENABLE, QCH_CON_LH_AXI_MI_LD_PDP_DNS_QCH_CLOCK_REQ, QCH_CON_LH_AXI_MI_LD_PDP_DNS_QCH_EXPIRE_VAL, QCH_CON_LH_AXI_MI_LD_PDP_DNS_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_AXI_SI_D_DNS_QCH, QCH_CON_LH_AXI_SI_D_DNS_QCH_ENABLE, QCH_CON_LH_AXI_SI_D_DNS_QCH_CLOCK_REQ, QCH_CON_LH_AXI_SI_D_DNS_QCH_EXPIRE_VAL, QCH_CON_LH_AXI_SI_D_DNS_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(PPMU_D0_DNS_QCH, QCH_CON_PPMU_D0_DNS_QCH_ENABLE, QCH_CON_PPMU_D0_DNS_QCH_CLOCK_REQ, QCH_CON_PPMU_D0_DNS_QCH_EXPIRE_VAL, QCH_CON_PPMU_D0_DNS_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(PPMU_D1_DNS_QCH, QCH_CON_PPMU_D1_DNS_QCH_ENABLE, QCH_CON_PPMU_D1_DNS_QCH_CLOCK_REQ, QCH_CON_PPMU_D1_DNS_QCH_EXPIRE_VAL, QCH_CON_PPMU_D1_DNS_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(QE_D0_DNS_QCH, QCH_CON_QE_D0_DNS_QCH_ENABLE, QCH_CON_QE_D0_DNS_QCH_CLOCK_REQ, QCH_CON_QE_D0_DNS_QCH_EXPIRE_VAL, QCH_CON_QE_D0_DNS_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(QE_D1_DNS_QCH, QCH_CON_QE_D1_DNS_QCH_ENABLE, QCH_CON_QE_D1_DNS_QCH_CLOCK_REQ, QCH_CON_QE_D1_DNS_QCH_EXPIRE_VAL, QCH_CON_QE_D1_DNS_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SLH_AXI_MI_P_DNS_QCH, QCH_CON_SLH_AXI_MI_P_DNS_QCH_ENABLE, QCH_CON_SLH_AXI_MI_P_DNS_QCH_CLOCK_REQ, QCH_CON_SLH_AXI_MI_P_DNS_QCH_EXPIRE_VAL, QCH_CON_SLH_AXI_MI_P_DNS_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SSMT_D0_DNS_QCH, QCH_CON_SSMT_D0_DNS_QCH_ENABLE, QCH_CON_SSMT_D0_DNS_QCH_CLOCK_REQ, QCH_CON_SSMT_D0_DNS_QCH_EXPIRE_VAL, QCH_CON_SSMT_D0_DNS_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SSMT_D1_DNS_QCH, QCH_CON_SSMT_D1_DNS_QCH_ENABLE, QCH_CON_SSMT_D1_DNS_QCH_CLOCK_REQ, QCH_CON_SSMT_D1_DNS_QCH_EXPIRE_VAL, QCH_CON_SSMT_D1_DNS_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SYSMMU_DNS_QCH_S1, QCH_CON_SYSMMU_DNS_QCH_S1_ENABLE, QCH_CON_SYSMMU_DNS_QCH_S1_CLOCK_REQ, QCH_CON_SYSMMU_DNS_QCH_S1_EXPIRE_VAL, QCH_CON_SYSMMU_DNS_QCH_S1_IGNORE_FORCE_PM_EN),
	CLK_QCH(SYSMMU_DNS_QCH_S2, QCH_CON_SYSMMU_DNS_QCH_S2_ENABLE, QCH_CON_SYSMMU_DNS_QCH_S2_CLOCK_REQ, QCH_CON_SYSMMU_DNS_QCH_S2_EXPIRE_VAL, QCH_CON_SYSMMU_DNS_QCH_S2_IGNORE_FORCE_PM_EN),
	CLK_QCH(SYSREG_DNS_QCH, QCH_CON_SYSREG_DNS_QCH_ENABLE, QCH_CON_SYSREG_DNS_QCH_CLOCK_REQ, QCH_CON_SYSREG_DNS_QCH_EXPIRE_VAL, QCH_CON_SYSREG_DNS_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(DPUF_QCH_DPU_DMA, QCH_CON_DPUF_QCH_DPU_DMA_ENABLE, QCH_CON_DPUF_QCH_DPU_DMA_CLOCK_REQ, QCH_CON_DPUF_QCH_DPU_DMA_EXPIRE_VAL, QCH_CON_DPUF_QCH_DPU_DMA_IGNORE_FORCE_PM_EN),
	CLK_QCH(DPUF_QCH_DPU_DPP, QCH_CON_DPUF_QCH_DPU_DPP_ENABLE, QCH_CON_DPUF_QCH_DPU_DPP_CLOCK_REQ, QCH_CON_DPUF_QCH_DPU_DPP_EXPIRE_VAL, QCH_CON_DPUF_QCH_DPU_DPP_IGNORE_FORCE_PM_EN),
	CLK_QCH(DPU_CMU_DPU_QCH, QCH_CON_DPU_CMU_DPU_QCH_ENABLE, QCH_CON_DPU_CMU_DPU_QCH_CLOCK_REQ, QCH_CON_DPU_CMU_DPU_QCH_EXPIRE_VAL, QCH_CON_DPU_CMU_DPU_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(D_TZPC_DPU_QCH, QCH_CON_D_TZPC_DPU_QCH_ENABLE, QCH_CON_D_TZPC_DPU_QCH_CLOCK_REQ, QCH_CON_D_TZPC_DPU_QCH_EXPIRE_VAL, QCH_CON_D_TZPC_DPU_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(GPC_DPU_QCH, QCH_CON_GPC_DPU_QCH_ENABLE, QCH_CON_GPC_DPU_QCH_CLOCK_REQ, QCH_CON_GPC_DPU_QCH_EXPIRE_VAL, QCH_CON_GPC_DPU_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_AXI_SI_D0_DPU_QCH, QCH_CON_LH_AXI_SI_D0_DPU_QCH_ENABLE, QCH_CON_LH_AXI_SI_D0_DPU_QCH_CLOCK_REQ, QCH_CON_LH_AXI_SI_D0_DPU_QCH_EXPIRE_VAL, QCH_CON_LH_AXI_SI_D0_DPU_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_AXI_SI_D1_DPU_QCH, QCH_CON_LH_AXI_SI_D1_DPU_QCH_ENABLE, QCH_CON_LH_AXI_SI_D1_DPU_QCH_CLOCK_REQ, QCH_CON_LH_AXI_SI_D1_DPU_QCH_EXPIRE_VAL, QCH_CON_LH_AXI_SI_D1_DPU_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_AXI_SI_D2_DPU_QCH, QCH_CON_LH_AXI_SI_D2_DPU_QCH_ENABLE, QCH_CON_LH_AXI_SI_D2_DPU_QCH_CLOCK_REQ, QCH_CON_LH_AXI_SI_D2_DPU_QCH_EXPIRE_VAL, QCH_CON_LH_AXI_SI_D2_DPU_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(PPMU_DPUD0_QCH, QCH_CON_PPMU_DPUD0_QCH_ENABLE, QCH_CON_PPMU_DPUD0_QCH_CLOCK_REQ, QCH_CON_PPMU_DPUD0_QCH_EXPIRE_VAL, QCH_CON_PPMU_DPUD0_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(PPMU_DPUD1_QCH, QCH_CON_PPMU_DPUD1_QCH_ENABLE, QCH_CON_PPMU_DPUD1_QCH_CLOCK_REQ, QCH_CON_PPMU_DPUD1_QCH_EXPIRE_VAL, QCH_CON_PPMU_DPUD1_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(PPMU_DPUD2_QCH, QCH_CON_PPMU_DPUD2_QCH_ENABLE, QCH_CON_PPMU_DPUD2_QCH_CLOCK_REQ, QCH_CON_PPMU_DPUD2_QCH_EXPIRE_VAL, QCH_CON_PPMU_DPUD2_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SLH_AXI_MI_P_DPU_QCH, QCH_CON_SLH_AXI_MI_P_DPU_QCH_ENABLE, QCH_CON_SLH_AXI_MI_P_DPU_QCH_CLOCK_REQ, QCH_CON_SLH_AXI_MI_P_DPU_QCH_EXPIRE_VAL, QCH_CON_SLH_AXI_MI_P_DPU_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SSMT_DPU0_QCH, QCH_CON_SSMT_DPU0_QCH_ENABLE, QCH_CON_SSMT_DPU0_QCH_CLOCK_REQ, QCH_CON_SSMT_DPU0_QCH_EXPIRE_VAL, QCH_CON_SSMT_DPU0_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SSMT_DPU1_QCH, QCH_CON_SSMT_DPU1_QCH_ENABLE, QCH_CON_SSMT_DPU1_QCH_CLOCK_REQ, QCH_CON_SSMT_DPU1_QCH_EXPIRE_VAL, QCH_CON_SSMT_DPU1_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SSMT_DPU2_QCH, QCH_CON_SSMT_DPU2_QCH_ENABLE, QCH_CON_SSMT_DPU2_QCH_CLOCK_REQ, QCH_CON_SSMT_DPU2_QCH_EXPIRE_VAL, QCH_CON_SSMT_DPU2_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SYSMMU_DPUD0_QCH_S1, QCH_CON_SYSMMU_DPUD0_QCH_S1_ENABLE, QCH_CON_SYSMMU_DPUD0_QCH_S1_CLOCK_REQ, QCH_CON_SYSMMU_DPUD0_QCH_S1_EXPIRE_VAL, QCH_CON_SYSMMU_DPUD0_QCH_S1_IGNORE_FORCE_PM_EN),
	CLK_QCH(SYSMMU_DPUD0_QCH_S2, QCH_CON_SYSMMU_DPUD0_QCH_S2_ENABLE, QCH_CON_SYSMMU_DPUD0_QCH_S2_CLOCK_REQ, QCH_CON_SYSMMU_DPUD0_QCH_S2_EXPIRE_VAL, QCH_CON_SYSMMU_DPUD0_QCH_S2_IGNORE_FORCE_PM_EN),
	CLK_QCH(SYSMMU_DPUD1_QCH_S1, QCH_CON_SYSMMU_DPUD1_QCH_S1_ENABLE, QCH_CON_SYSMMU_DPUD1_QCH_S1_CLOCK_REQ, QCH_CON_SYSMMU_DPUD1_QCH_S1_EXPIRE_VAL, QCH_CON_SYSMMU_DPUD1_QCH_S1_IGNORE_FORCE_PM_EN),
	CLK_QCH(SYSMMU_DPUD1_QCH_S2, QCH_CON_SYSMMU_DPUD1_QCH_S2_ENABLE, QCH_CON_SYSMMU_DPUD1_QCH_S2_CLOCK_REQ, QCH_CON_SYSMMU_DPUD1_QCH_S2_EXPIRE_VAL, QCH_CON_SYSMMU_DPUD1_QCH_S2_IGNORE_FORCE_PM_EN),
	CLK_QCH(SYSMMU_DPUD2_QCH_S1, QCH_CON_SYSMMU_DPUD2_QCH_S1_ENABLE, QCH_CON_SYSMMU_DPUD2_QCH_S1_CLOCK_REQ, QCH_CON_SYSMMU_DPUD2_QCH_S1_EXPIRE_VAL, QCH_CON_SYSMMU_DPUD2_QCH_S1_IGNORE_FORCE_PM_EN),
	CLK_QCH(SYSMMU_DPUD2_QCH_S2, QCH_CON_SYSMMU_DPUD2_QCH_S2_ENABLE, QCH_CON_SYSMMU_DPUD2_QCH_S2_CLOCK_REQ, QCH_CON_SYSMMU_DPUD2_QCH_S2_EXPIRE_VAL, QCH_CON_SYSMMU_DPUD2_QCH_S2_IGNORE_FORCE_PM_EN),
	CLK_QCH(SYSREG_DPU_QCH, QCH_CON_SYSREG_DPU_QCH_ENABLE, QCH_CON_SYSREG_DPU_QCH_CLOCK_REQ, QCH_CON_SYSREG_DPU_QCH_EXPIRE_VAL, QCH_CON_SYSREG_DPU_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(D_TZPC_EH_QCH, QCH_CON_D_TZPC_EH_QCH_ENABLE, QCH_CON_D_TZPC_EH_QCH_CLOCK_REQ, QCH_CON_D_TZPC_EH_QCH_EXPIRE_VAL, QCH_CON_D_TZPC_EH_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(EH_QCH, QCH_CON_EH_QCH_ENABLE, QCH_CON_EH_QCH_CLOCK_REQ, QCH_CON_EH_QCH_EXPIRE_VAL, QCH_CON_EH_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(EH_CMU_EH_QCH, QCH_CON_EH_CMU_EH_QCH_ENABLE, QCH_CON_EH_CMU_EH_QCH_CLOCK_REQ, QCH_CON_EH_CMU_EH_QCH_EXPIRE_VAL, QCH_CON_EH_CMU_EH_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(GPC_EH_QCH, QCH_CON_GPC_EH_QCH_ENABLE, QCH_CON_GPC_EH_QCH_CLOCK_REQ, QCH_CON_GPC_EH_QCH_EXPIRE_VAL, QCH_CON_GPC_EH_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_ACEL_SI_D_EH_QCH, QCH_CON_LH_ACEL_SI_D_EH_QCH_ENABLE, QCH_CON_LH_ACEL_SI_D_EH_QCH_CLOCK_REQ, QCH_CON_LH_ACEL_SI_D_EH_QCH_EXPIRE_VAL, QCH_CON_LH_ACEL_SI_D_EH_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_AXI_MI_IP_EH_QCH, QCH_CON_LH_AXI_MI_IP_EH_QCH_ENABLE, QCH_CON_LH_AXI_MI_IP_EH_QCH_CLOCK_REQ, QCH_CON_LH_AXI_MI_IP_EH_QCH_EXPIRE_VAL, QCH_CON_LH_AXI_MI_IP_EH_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_AXI_MI_P_EH_CU_QCH, QCH_CON_LH_AXI_MI_P_EH_CU_QCH_ENABLE, QCH_CON_LH_AXI_MI_P_EH_CU_QCH_CLOCK_REQ, QCH_CON_LH_AXI_MI_P_EH_CU_QCH_EXPIRE_VAL, QCH_CON_LH_AXI_MI_P_EH_CU_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_AXI_SI_IP_EH_QCH, QCH_CON_LH_AXI_SI_IP_EH_QCH_ENABLE, QCH_CON_LH_AXI_SI_IP_EH_QCH_CLOCK_REQ, QCH_CON_LH_AXI_SI_IP_EH_QCH_EXPIRE_VAL, QCH_CON_LH_AXI_SI_IP_EH_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_AXI_SI_P_EH_CU_QCH, QCH_CON_LH_AXI_SI_P_EH_CU_QCH_ENABLE, QCH_CON_LH_AXI_SI_P_EH_CU_QCH_CLOCK_REQ, QCH_CON_LH_AXI_SI_P_EH_CU_QCH_EXPIRE_VAL, QCH_CON_LH_AXI_SI_P_EH_CU_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(PPMU_EH_QCH, QCH_CON_PPMU_EH_QCH_ENABLE, QCH_CON_PPMU_EH_QCH_CLOCK_REQ, QCH_CON_PPMU_EH_QCH_EXPIRE_VAL, QCH_CON_PPMU_EH_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(QE_EH_QCH, QCH_CON_QE_EH_QCH_ENABLE, QCH_CON_QE_EH_QCH_CLOCK_REQ, QCH_CON_QE_EH_QCH_EXPIRE_VAL, QCH_CON_QE_EH_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SLH_AXI_MI_P_EH_QCH, QCH_CON_SLH_AXI_MI_P_EH_QCH_ENABLE, QCH_CON_SLH_AXI_MI_P_EH_QCH_CLOCK_REQ, QCH_CON_SLH_AXI_MI_P_EH_QCH_EXPIRE_VAL, QCH_CON_SLH_AXI_MI_P_EH_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SSMT_EH_QCH, QCH_CON_SSMT_EH_QCH_ENABLE, QCH_CON_SSMT_EH_QCH_CLOCK_REQ, QCH_CON_SSMT_EH_QCH_EXPIRE_VAL, QCH_CON_SSMT_EH_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SYSMMU_EH_QCH, QCH_CON_SYSMMU_EH_QCH_ENABLE, QCH_CON_SYSMMU_EH_QCH_CLOCK_REQ, QCH_CON_SYSMMU_EH_QCH_EXPIRE_VAL, QCH_CON_SYSMMU_EH_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SYSREG_EH_QCH, QCH_CON_SYSREG_EH_QCH_ENABLE, QCH_CON_SYSREG_EH_QCH_CLOCK_REQ, QCH_CON_SYSREG_EH_QCH_EXPIRE_VAL, QCH_CON_SYSREG_EH_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(UASC_EH_QCH, QCH_CON_UASC_EH_QCH_ENABLE, QCH_CON_UASC_EH_QCH_CLOCK_REQ, QCH_CON_UASC_EH_QCH_EXPIRE_VAL, QCH_CON_UASC_EH_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(D_TZPC_G2D_QCH, QCH_CON_D_TZPC_G2D_QCH_ENABLE, QCH_CON_D_TZPC_G2D_QCH_CLOCK_REQ, QCH_CON_D_TZPC_G2D_QCH_EXPIRE_VAL, QCH_CON_D_TZPC_G2D_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(G2D_QCH, QCH_CON_G2D_QCH_ENABLE, QCH_CON_G2D_QCH_CLOCK_REQ, QCH_CON_G2D_QCH_EXPIRE_VAL, QCH_CON_G2D_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(G2D_CMU_G2D_QCH, QCH_CON_G2D_CMU_G2D_QCH_ENABLE, QCH_CON_G2D_CMU_G2D_QCH_CLOCK_REQ, QCH_CON_G2D_CMU_G2D_QCH_EXPIRE_VAL, QCH_CON_G2D_CMU_G2D_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(GPC_G2D_QCH, QCH_CON_GPC_G2D_QCH_ENABLE, QCH_CON_GPC_G2D_QCH_CLOCK_REQ, QCH_CON_GPC_G2D_QCH_EXPIRE_VAL, QCH_CON_GPC_G2D_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(JPEG_QCH, QCH_CON_JPEG_QCH_ENABLE, QCH_CON_JPEG_QCH_CLOCK_REQ, QCH_CON_JPEG_QCH_EXPIRE_VAL, QCH_CON_JPEG_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_ACEL_SI_D2_G2D_QCH, QCH_CON_LH_ACEL_SI_D2_G2D_QCH_ENABLE, QCH_CON_LH_ACEL_SI_D2_G2D_QCH_CLOCK_REQ, QCH_CON_LH_ACEL_SI_D2_G2D_QCH_EXPIRE_VAL, QCH_CON_LH_ACEL_SI_D2_G2D_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_AXI_SI_D0_G2D_QCH, QCH_CON_LH_AXI_SI_D0_G2D_QCH_ENABLE, QCH_CON_LH_AXI_SI_D0_G2D_QCH_CLOCK_REQ, QCH_CON_LH_AXI_SI_D0_G2D_QCH_EXPIRE_VAL, QCH_CON_LH_AXI_SI_D0_G2D_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_AXI_SI_D1_G2D_QCH, QCH_CON_LH_AXI_SI_D1_G2D_QCH_ENABLE, QCH_CON_LH_AXI_SI_D1_G2D_QCH_CLOCK_REQ, QCH_CON_LH_AXI_SI_D1_G2D_QCH_EXPIRE_VAL, QCH_CON_LH_AXI_SI_D1_G2D_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(PPMU_D0_G2D_QCH, QCH_CON_PPMU_D0_G2D_QCH_ENABLE, QCH_CON_PPMU_D0_G2D_QCH_CLOCK_REQ, QCH_CON_PPMU_D0_G2D_QCH_EXPIRE_VAL, QCH_CON_PPMU_D0_G2D_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(PPMU_D1_G2D_QCH, QCH_CON_PPMU_D1_G2D_QCH_ENABLE, QCH_CON_PPMU_D1_G2D_QCH_CLOCK_REQ, QCH_CON_PPMU_D1_G2D_QCH_EXPIRE_VAL, QCH_CON_PPMU_D1_G2D_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(PPMU_D2_G2D_QCH, QCH_CON_PPMU_D2_G2D_QCH_ENABLE, QCH_CON_PPMU_D2_G2D_QCH_CLOCK_REQ, QCH_CON_PPMU_D2_G2D_QCH_EXPIRE_VAL, QCH_CON_PPMU_D2_G2D_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SLH_AXI_MI_P_G2D_QCH, QCH_CON_SLH_AXI_MI_P_G2D_QCH_ENABLE, QCH_CON_SLH_AXI_MI_P_G2D_QCH_CLOCK_REQ, QCH_CON_SLH_AXI_MI_P_G2D_QCH_EXPIRE_VAL, QCH_CON_SLH_AXI_MI_P_G2D_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SSMT_D0_G2D_QCH, QCH_CON_SSMT_D0_G2D_QCH_ENABLE, QCH_CON_SSMT_D0_G2D_QCH_CLOCK_REQ, QCH_CON_SSMT_D0_G2D_QCH_EXPIRE_VAL, QCH_CON_SSMT_D0_G2D_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SSMT_D1_G2D_QCH, QCH_CON_SSMT_D1_G2D_QCH_ENABLE, QCH_CON_SSMT_D1_G2D_QCH_CLOCK_REQ, QCH_CON_SSMT_D1_G2D_QCH_EXPIRE_VAL, QCH_CON_SSMT_D1_G2D_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SSMT_D2_G2D_QCH, QCH_CON_SSMT_D2_G2D_QCH_ENABLE, QCH_CON_SSMT_D2_G2D_QCH_CLOCK_REQ, QCH_CON_SSMT_D2_G2D_QCH_EXPIRE_VAL, QCH_CON_SSMT_D2_G2D_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SYSMMU_D0_G2D_QCH_0, QCH_CON_SYSMMU_D0_G2D_QCH_0_ENABLE, QCH_CON_SYSMMU_D0_G2D_QCH_0_CLOCK_REQ, QCH_CON_SYSMMU_D0_G2D_QCH_0_EXPIRE_VAL, QCH_CON_SYSMMU_D0_G2D_QCH_0_IGNORE_FORCE_PM_EN),
	CLK_QCH(SYSMMU_D0_G2D_QCH_1, QCH_CON_SYSMMU_D0_G2D_QCH_1_ENABLE, QCH_CON_SYSMMU_D0_G2D_QCH_1_CLOCK_REQ, QCH_CON_SYSMMU_D0_G2D_QCH_1_EXPIRE_VAL, QCH_CON_SYSMMU_D0_G2D_QCH_1_IGNORE_FORCE_PM_EN),
	CLK_QCH(SYSMMU_D1_G2D_QCH_0, QCH_CON_SYSMMU_D1_G2D_QCH_0_ENABLE, QCH_CON_SYSMMU_D1_G2D_QCH_0_CLOCK_REQ, QCH_CON_SYSMMU_D1_G2D_QCH_0_EXPIRE_VAL, QCH_CON_SYSMMU_D1_G2D_QCH_0_IGNORE_FORCE_PM_EN),
	CLK_QCH(SYSMMU_D1_G2D_QCH_1, QCH_CON_SYSMMU_D1_G2D_QCH_1_ENABLE, QCH_CON_SYSMMU_D1_G2D_QCH_1_CLOCK_REQ, QCH_CON_SYSMMU_D1_G2D_QCH_1_EXPIRE_VAL, QCH_CON_SYSMMU_D1_G2D_QCH_1_IGNORE_FORCE_PM_EN),
	CLK_QCH(SYSMMU_D2_G2D_QCH_0, QCH_CON_SYSMMU_D2_G2D_QCH_0_ENABLE, QCH_CON_SYSMMU_D2_G2D_QCH_0_CLOCK_REQ, QCH_CON_SYSMMU_D2_G2D_QCH_0_EXPIRE_VAL, QCH_CON_SYSMMU_D2_G2D_QCH_0_IGNORE_FORCE_PM_EN),
	CLK_QCH(SYSMMU_D2_G2D_QCH_1, QCH_CON_SYSMMU_D2_G2D_QCH_1_ENABLE, QCH_CON_SYSMMU_D2_G2D_QCH_1_CLOCK_REQ, QCH_CON_SYSMMU_D2_G2D_QCH_1_EXPIRE_VAL, QCH_CON_SYSMMU_D2_G2D_QCH_1_IGNORE_FORCE_PM_EN),
	CLK_QCH(SYSREG_G2D_QCH, QCH_CON_SYSREG_G2D_QCH_ENABLE, QCH_CON_SYSREG_G2D_QCH_CLOCK_REQ, QCH_CON_SYSREG_G2D_QCH_EXPIRE_VAL, QCH_CON_SYSREG_G2D_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(D_TZPC_G3AA_QCH, QCH_CON_D_TZPC_G3AA_QCH_ENABLE, QCH_CON_D_TZPC_G3AA_QCH_CLOCK_REQ, QCH_CON_D_TZPC_G3AA_QCH_EXPIRE_VAL, QCH_CON_D_TZPC_G3AA_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(G3AA_QCH, DMYQCH_CON_G3AA_QCH_ENABLE, DMYQCH_CON_G3AA_QCH_CLOCK_REQ, EMPTY_CAL_ID, DMYQCH_CON_G3AA_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(G3AA_CMU_G3AA_QCH, QCH_CON_G3AA_CMU_G3AA_QCH_ENABLE, QCH_CON_G3AA_CMU_G3AA_QCH_CLOCK_REQ, QCH_CON_G3AA_CMU_G3AA_QCH_EXPIRE_VAL, QCH_CON_G3AA_CMU_G3AA_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(GPC_G3AA_QCH, QCH_CON_GPC_G3AA_QCH_ENABLE, QCH_CON_GPC_G3AA_QCH_CLOCK_REQ, QCH_CON_GPC_G3AA_QCH_EXPIRE_VAL, QCH_CON_GPC_G3AA_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_AST_MI_L_OTF0_PDP_G3AA_QCH, QCH_CON_LH_AST_MI_L_OTF0_PDP_G3AA_QCH_ENABLE, QCH_CON_LH_AST_MI_L_OTF0_PDP_G3AA_QCH_CLOCK_REQ, QCH_CON_LH_AST_MI_L_OTF0_PDP_G3AA_QCH_EXPIRE_VAL, QCH_CON_LH_AST_MI_L_OTF0_PDP_G3AA_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_AST_MI_L_OTF1_PDP_G3AA_QCH, QCH_CON_LH_AST_MI_L_OTF1_PDP_G3AA_QCH_ENABLE, QCH_CON_LH_AST_MI_L_OTF1_PDP_G3AA_QCH_CLOCK_REQ, QCH_CON_LH_AST_MI_L_OTF1_PDP_G3AA_QCH_EXPIRE_VAL, QCH_CON_LH_AST_MI_L_OTF1_PDP_G3AA_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_AST_MI_L_OTF2_PDP_G3AA_QCH, QCH_CON_LH_AST_MI_L_OTF2_PDP_G3AA_QCH_ENABLE, QCH_CON_LH_AST_MI_L_OTF2_PDP_G3AA_QCH_CLOCK_REQ, QCH_CON_LH_AST_MI_L_OTF2_PDP_G3AA_QCH_EXPIRE_VAL, QCH_CON_LH_AST_MI_L_OTF2_PDP_G3AA_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_AST_MI_L_YOTF0_PDP_G3AA_QCH, QCH_CON_LH_AST_MI_L_YOTF0_PDP_G3AA_QCH_ENABLE, QCH_CON_LH_AST_MI_L_YOTF0_PDP_G3AA_QCH_CLOCK_REQ, QCH_CON_LH_AST_MI_L_YOTF0_PDP_G3AA_QCH_EXPIRE_VAL, QCH_CON_LH_AST_MI_L_YOTF0_PDP_G3AA_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_AST_MI_L_YOTF1_PDP_G3AA_QCH, QCH_CON_LH_AST_MI_L_YOTF1_PDP_G3AA_QCH_ENABLE, QCH_CON_LH_AST_MI_L_YOTF1_PDP_G3AA_QCH_CLOCK_REQ, QCH_CON_LH_AST_MI_L_YOTF1_PDP_G3AA_QCH_EXPIRE_VAL, QCH_CON_LH_AST_MI_L_YOTF1_PDP_G3AA_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_AXI_SI_D_G3AA_QCH, QCH_CON_LH_AXI_SI_D_G3AA_QCH_ENABLE, QCH_CON_LH_AXI_SI_D_G3AA_QCH_CLOCK_REQ, QCH_CON_LH_AXI_SI_D_G3AA_QCH_EXPIRE_VAL, QCH_CON_LH_AXI_SI_D_G3AA_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(PPMU_G3AA_QCH, QCH_CON_PPMU_G3AA_QCH_ENABLE, QCH_CON_PPMU_G3AA_QCH_CLOCK_REQ, QCH_CON_PPMU_G3AA_QCH_EXPIRE_VAL, QCH_CON_PPMU_G3AA_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SLH_AXI_MI_P_G3AA_QCH, QCH_CON_SLH_AXI_MI_P_G3AA_QCH_ENABLE, QCH_CON_SLH_AXI_MI_P_G3AA_QCH_CLOCK_REQ, QCH_CON_SLH_AXI_MI_P_G3AA_QCH_EXPIRE_VAL, QCH_CON_SLH_AXI_MI_P_G3AA_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SSMT_G3AA_QCH, QCH_CON_SSMT_G3AA_QCH_ENABLE, QCH_CON_SSMT_G3AA_QCH_CLOCK_REQ, QCH_CON_SSMT_G3AA_QCH_EXPIRE_VAL, QCH_CON_SSMT_G3AA_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SYSMMU_G3AA_QCH_S1, QCH_CON_SYSMMU_G3AA_QCH_S1_ENABLE, QCH_CON_SYSMMU_G3AA_QCH_S1_CLOCK_REQ, QCH_CON_SYSMMU_G3AA_QCH_S1_EXPIRE_VAL, QCH_CON_SYSMMU_G3AA_QCH_S1_IGNORE_FORCE_PM_EN),
	CLK_QCH(SYSMMU_G3AA_QCH_S2, QCH_CON_SYSMMU_G3AA_QCH_S2_ENABLE, QCH_CON_SYSMMU_G3AA_QCH_S2_CLOCK_REQ, QCH_CON_SYSMMU_G3AA_QCH_S2_EXPIRE_VAL, QCH_CON_SYSMMU_G3AA_QCH_S2_IGNORE_FORCE_PM_EN),
	CLK_QCH(SYSREG_G3AA_QCH, QCH_CON_SYSREG_G3AA_QCH_ENABLE, QCH_CON_SYSREG_G3AA_QCH_CLOCK_REQ, QCH_CON_SYSREG_G3AA_QCH_EXPIRE_VAL, QCH_CON_SYSREG_G3AA_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(ADD_APBIF_G3D_QCH, QCH_CON_ADD_APBIF_G3D_QCH_ENABLE, QCH_CON_ADD_APBIF_G3D_QCH_CLOCK_REQ, QCH_CON_ADD_APBIF_G3D_QCH_EXPIRE_VAL, QCH_CON_ADD_APBIF_G3D_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(ADD_G3D_QCH, DMYQCH_CON_ADD_G3D_QCH_ENABLE, DMYQCH_CON_ADD_G3D_QCH_CLOCK_REQ, EMPTY_CAL_ID, DMYQCH_CON_ADD_G3D_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(ADM_AHB_G_GPU_QCH, QCH_CON_ADM_AHB_G_GPU_QCH_ENABLE, QCH_CON_ADM_AHB_G_GPU_QCH_CLOCK_REQ, QCH_CON_ADM_AHB_G_GPU_QCH_EXPIRE_VAL, QCH_CON_ADM_AHB_G_GPU_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(ASB_G3D_QCH_LH_D0_G3D, QCH_CON_ASB_G3D_QCH_LH_D0_G3D_ENABLE, QCH_CON_ASB_G3D_QCH_LH_D0_G3D_CLOCK_REQ, QCH_CON_ASB_G3D_QCH_LH_D0_G3D_EXPIRE_VAL, QCH_CON_ASB_G3D_QCH_LH_D0_G3D_IGNORE_FORCE_PM_EN),
	CLK_QCH(ASB_G3D_QCH_LH_D1_G3D, QCH_CON_ASB_G3D_QCH_LH_D1_G3D_ENABLE, QCH_CON_ASB_G3D_QCH_LH_D1_G3D_CLOCK_REQ, QCH_CON_ASB_G3D_QCH_LH_D1_G3D_EXPIRE_VAL, QCH_CON_ASB_G3D_QCH_LH_D1_G3D_IGNORE_FORCE_PM_EN),
	CLK_QCH(ASB_G3D_QCH_LH_D2_G3D, QCH_CON_ASB_G3D_QCH_LH_D2_G3D_ENABLE, QCH_CON_ASB_G3D_QCH_LH_D2_G3D_CLOCK_REQ, QCH_CON_ASB_G3D_QCH_LH_D2_G3D_EXPIRE_VAL, QCH_CON_ASB_G3D_QCH_LH_D2_G3D_IGNORE_FORCE_PM_EN),
	CLK_QCH(ASB_G3D_QCH_LH_D3_G3D, QCH_CON_ASB_G3D_QCH_LH_D3_G3D_ENABLE, QCH_CON_ASB_G3D_QCH_LH_D3_G3D_CLOCK_REQ, QCH_CON_ASB_G3D_QCH_LH_D3_G3D_EXPIRE_VAL, QCH_CON_ASB_G3D_QCH_LH_D3_G3D_IGNORE_FORCE_PM_EN),
	CLK_QCH(BUSIF_HPMG3D_QCH, QCH_CON_BUSIF_HPMG3D_QCH_ENABLE, QCH_CON_BUSIF_HPMG3D_QCH_CLOCK_REQ, QCH_CON_BUSIF_HPMG3D_QCH_EXPIRE_VAL, QCH_CON_BUSIF_HPMG3D_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(D_TZPC_G3D_QCH, QCH_CON_D_TZPC_G3D_QCH_ENABLE, QCH_CON_D_TZPC_G3D_QCH_CLOCK_REQ, QCH_CON_D_TZPC_G3D_QCH_EXPIRE_VAL, QCH_CON_D_TZPC_G3D_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(G3D_CMU_G3D_QCH, QCH_CON_G3D_CMU_G3D_QCH_ENABLE, QCH_CON_G3D_CMU_G3D_QCH_CLOCK_REQ, QCH_CON_G3D_CMU_G3D_QCH_EXPIRE_VAL, QCH_CON_G3D_CMU_G3D_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(GPC_G3D_QCH, QCH_CON_GPC_G3D_QCH_ENABLE, QCH_CON_GPC_G3D_QCH_CLOCK_REQ, QCH_CON_GPC_G3D_QCH_EXPIRE_VAL, QCH_CON_GPC_G3D_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(GPU_QCH, QCH_CON_GPU_QCH_ENABLE, QCH_CON_GPU_QCH_CLOCK_REQ, QCH_CON_GPU_QCH_EXPIRE_VAL, QCH_CON_GPU_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_AXI_MI_IP_G3D_QCH, QCH_CON_LH_AXI_MI_IP_G3D_QCH_ENABLE, QCH_CON_LH_AXI_MI_IP_G3D_QCH_CLOCK_REQ, QCH_CON_LH_AXI_MI_IP_G3D_QCH_EXPIRE_VAL, QCH_CON_LH_AXI_MI_IP_G3D_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_AXI_MI_P_G3D_CU_QCH, QCH_CON_LH_AXI_MI_P_G3D_CU_QCH_ENABLE, QCH_CON_LH_AXI_MI_P_G3D_CU_QCH_CLOCK_REQ, QCH_CON_LH_AXI_MI_P_G3D_CU_QCH_EXPIRE_VAL, QCH_CON_LH_AXI_MI_P_G3D_CU_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_AXI_SI_IP_G3D_QCH, QCH_CON_LH_AXI_SI_IP_G3D_QCH_ENABLE, QCH_CON_LH_AXI_SI_IP_G3D_QCH_CLOCK_REQ, QCH_CON_LH_AXI_SI_IP_G3D_QCH_EXPIRE_VAL, QCH_CON_LH_AXI_SI_IP_G3D_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_AXI_SI_P_G3D_CU_QCH, QCH_CON_LH_AXI_SI_P_G3D_CU_QCH_ENABLE, QCH_CON_LH_AXI_SI_P_G3D_CU_QCH_CLOCK_REQ, QCH_CON_LH_AXI_SI_P_G3D_CU_QCH_EXPIRE_VAL, QCH_CON_LH_AXI_SI_P_G3D_CU_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(RSTNSYNC_CLK_G3D_DD_QCH, QCH_CON_RSTNSYNC_CLK_G3D_DD_QCH_ENABLE, QCH_CON_RSTNSYNC_CLK_G3D_DD_QCH_CLOCK_REQ, QCH_CON_RSTNSYNC_CLK_G3D_DD_QCH_EXPIRE_VAL, QCH_CON_RSTNSYNC_CLK_G3D_DD_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SLH_AXI_MI_P_G3D_QCH, QCH_CON_SLH_AXI_MI_P_G3D_QCH_ENABLE, QCH_CON_SLH_AXI_MI_P_G3D_QCH_CLOCK_REQ, QCH_CON_SLH_AXI_MI_P_G3D_QCH_EXPIRE_VAL, QCH_CON_SLH_AXI_MI_P_G3D_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SYSREG_G3D_QCH, QCH_CON_SYSREG_G3D_QCH_ENABLE, QCH_CON_SYSREG_G3D_QCH_CLOCK_REQ, QCH_CON_SYSREG_G3D_QCH_EXPIRE_VAL, QCH_CON_SYSREG_G3D_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(UASC_G3D_QCH, QCH_CON_UASC_G3D_QCH_ENABLE, QCH_CON_UASC_G3D_QCH_CLOCK_REQ, QCH_CON_UASC_G3D_QCH_EXPIRE_VAL, QCH_CON_UASC_G3D_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(D_TZPC_GDC_QCH, QCH_CON_D_TZPC_GDC_QCH_ENABLE, QCH_CON_D_TZPC_GDC_QCH_CLOCK_REQ, QCH_CON_D_TZPC_GDC_QCH_EXPIRE_VAL, QCH_CON_D_TZPC_GDC_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(GDC0_QCH_CLK, QCH_CON_GDC0_QCH_CLK_ENABLE, QCH_CON_GDC0_QCH_CLK_CLOCK_REQ, QCH_CON_GDC0_QCH_CLK_EXPIRE_VAL, QCH_CON_GDC0_QCH_CLK_IGNORE_FORCE_PM_EN),
	CLK_QCH(GDC0_QCH_C2CLK, QCH_CON_GDC0_QCH_C2CLK_ENABLE, QCH_CON_GDC0_QCH_C2CLK_CLOCK_REQ, QCH_CON_GDC0_QCH_C2CLK_EXPIRE_VAL, QCH_CON_GDC0_QCH_C2CLK_IGNORE_FORCE_PM_EN),
	CLK_QCH(GDC1_QCH_CLK, QCH_CON_GDC1_QCH_CLK_ENABLE, QCH_CON_GDC1_QCH_CLK_CLOCK_REQ, QCH_CON_GDC1_QCH_CLK_EXPIRE_VAL, QCH_CON_GDC1_QCH_CLK_IGNORE_FORCE_PM_EN),
	CLK_QCH(GDC1_QCH_C2CLK, QCH_CON_GDC1_QCH_C2CLK_ENABLE, QCH_CON_GDC1_QCH_C2CLK_CLOCK_REQ, QCH_CON_GDC1_QCH_C2CLK_EXPIRE_VAL, QCH_CON_GDC1_QCH_C2CLK_IGNORE_FORCE_PM_EN),
	CLK_QCH(GDC_CMU_GDC_QCH, QCH_CON_GDC_CMU_GDC_QCH_ENABLE, QCH_CON_GDC_CMU_GDC_QCH_CLOCK_REQ, QCH_CON_GDC_CMU_GDC_QCH_EXPIRE_VAL, QCH_CON_GDC_CMU_GDC_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(GPC_GDC_QCH, QCH_CON_GPC_GDC_QCH_ENABLE, QCH_CON_GPC_GDC_QCH_CLOCK_REQ, QCH_CON_GPC_GDC_QCH_EXPIRE_VAL, QCH_CON_GPC_GDC_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_AST_MI_I_GDC0_GDC1_QCH, QCH_CON_LH_AST_MI_I_GDC0_GDC1_QCH_ENABLE, QCH_CON_LH_AST_MI_I_GDC0_GDC1_QCH_CLOCK_REQ, QCH_CON_LH_AST_MI_I_GDC0_GDC1_QCH_EXPIRE_VAL, QCH_CON_LH_AST_MI_I_GDC0_GDC1_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_AST_MI_I_GDC1_SCSC_QCH, QCH_CON_LH_AST_MI_I_GDC1_SCSC_QCH_ENABLE, QCH_CON_LH_AST_MI_I_GDC1_SCSC_QCH_CLOCK_REQ, QCH_CON_LH_AST_MI_I_GDC1_SCSC_QCH_EXPIRE_VAL, QCH_CON_LH_AST_MI_I_GDC1_SCSC_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_AST_MI_L_OTF_DNS_GDC_QCH, QCH_CON_LH_AST_MI_L_OTF_DNS_GDC_QCH_ENABLE, QCH_CON_LH_AST_MI_L_OTF_DNS_GDC_QCH_CLOCK_REQ, QCH_CON_LH_AST_MI_L_OTF_DNS_GDC_QCH_EXPIRE_VAL, QCH_CON_LH_AST_MI_L_OTF_DNS_GDC_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_AST_MI_L_OTF_TNR_GDC_QCH, QCH_CON_LH_AST_MI_L_OTF_TNR_GDC_QCH_ENABLE, QCH_CON_LH_AST_MI_L_OTF_TNR_GDC_QCH_CLOCK_REQ, QCH_CON_LH_AST_MI_L_OTF_TNR_GDC_QCH_EXPIRE_VAL, QCH_CON_LH_AST_MI_L_OTF_TNR_GDC_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_AST_MI_L_VO_TNR_GDC_QCH, QCH_CON_LH_AST_MI_L_VO_TNR_GDC_QCH_ENABLE, QCH_CON_LH_AST_MI_L_VO_TNR_GDC_QCH_CLOCK_REQ, QCH_CON_LH_AST_MI_L_VO_TNR_GDC_QCH_EXPIRE_VAL, QCH_CON_LH_AST_MI_L_VO_TNR_GDC_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_AST_SI_I_GDC0_GDC1_QCH, QCH_CON_LH_AST_SI_I_GDC0_GDC1_QCH_ENABLE, QCH_CON_LH_AST_SI_I_GDC0_GDC1_QCH_CLOCK_REQ, QCH_CON_LH_AST_SI_I_GDC0_GDC1_QCH_EXPIRE_VAL, QCH_CON_LH_AST_SI_I_GDC0_GDC1_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_AST_SI_I_GDC1_SCSC_QCH, QCH_CON_LH_AST_SI_I_GDC1_SCSC_QCH_ENABLE, QCH_CON_LH_AST_SI_I_GDC1_SCSC_QCH_CLOCK_REQ, QCH_CON_LH_AST_SI_I_GDC1_SCSC_QCH_EXPIRE_VAL, QCH_CON_LH_AST_SI_I_GDC1_SCSC_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_AST_SI_L_VO_GDC_MCSC_QCH, QCH_CON_LH_AST_SI_L_VO_GDC_MCSC_QCH_ENABLE, QCH_CON_LH_AST_SI_L_VO_GDC_MCSC_QCH_CLOCK_REQ, QCH_CON_LH_AST_SI_L_VO_GDC_MCSC_QCH_EXPIRE_VAL, QCH_CON_LH_AST_SI_L_VO_GDC_MCSC_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_AXI_MI_ID_SCSC_GDC1_QCH, QCH_CON_LH_AXI_MI_ID_SCSC_GDC1_QCH_ENABLE, QCH_CON_LH_AXI_MI_ID_SCSC_GDC1_QCH_CLOCK_REQ, QCH_CON_LH_AXI_MI_ID_SCSC_GDC1_QCH_EXPIRE_VAL, QCH_CON_LH_AXI_MI_ID_SCSC_GDC1_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_AXI_SI_D0_GDC_QCH, QCH_CON_LH_AXI_SI_D0_GDC_QCH_ENABLE, QCH_CON_LH_AXI_SI_D0_GDC_QCH_CLOCK_REQ, QCH_CON_LH_AXI_SI_D0_GDC_QCH_EXPIRE_VAL, QCH_CON_LH_AXI_SI_D0_GDC_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_AXI_SI_D1_GDC_QCH, QCH_CON_LH_AXI_SI_D1_GDC_QCH_ENABLE, QCH_CON_LH_AXI_SI_D1_GDC_QCH_CLOCK_REQ, QCH_CON_LH_AXI_SI_D1_GDC_QCH_EXPIRE_VAL, QCH_CON_LH_AXI_SI_D1_GDC_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_AXI_SI_D2_GDC_QCH, QCH_CON_LH_AXI_SI_D2_GDC_QCH_ENABLE, QCH_CON_LH_AXI_SI_D2_GDC_QCH_CLOCK_REQ, QCH_CON_LH_AXI_SI_D2_GDC_QCH_EXPIRE_VAL, QCH_CON_LH_AXI_SI_D2_GDC_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_AXI_SI_ID_SCSC_GDC1_QCH, QCH_CON_LH_AXI_SI_ID_SCSC_GDC1_QCH_ENABLE, QCH_CON_LH_AXI_SI_ID_SCSC_GDC1_QCH_CLOCK_REQ, QCH_CON_LH_AXI_SI_ID_SCSC_GDC1_QCH_EXPIRE_VAL, QCH_CON_LH_AXI_SI_ID_SCSC_GDC1_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(PPMU_D0_GDC_QCH, QCH_CON_PPMU_D0_GDC_QCH_ENABLE, QCH_CON_PPMU_D0_GDC_QCH_CLOCK_REQ, QCH_CON_PPMU_D0_GDC_QCH_EXPIRE_VAL, QCH_CON_PPMU_D0_GDC_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(PPMU_D0_SCSC_QCH, QCH_CON_PPMU_D0_SCSC_QCH_ENABLE, QCH_CON_PPMU_D0_SCSC_QCH_CLOCK_REQ, QCH_CON_PPMU_D0_SCSC_QCH_EXPIRE_VAL, QCH_CON_PPMU_D0_SCSC_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(PPMU_D1_GDC_QCH, QCH_CON_PPMU_D1_GDC_QCH_ENABLE, QCH_CON_PPMU_D1_GDC_QCH_CLOCK_REQ, QCH_CON_PPMU_D1_GDC_QCH_EXPIRE_VAL, QCH_CON_PPMU_D1_GDC_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(PPMU_D1_SCSC_QCH, QCH_CON_PPMU_D1_SCSC_QCH_ENABLE, QCH_CON_PPMU_D1_SCSC_QCH_CLOCK_REQ, QCH_CON_PPMU_D1_SCSC_QCH_EXPIRE_VAL, QCH_CON_PPMU_D1_SCSC_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(PPMU_D2_GDC_QCH, QCH_CON_PPMU_D2_GDC_QCH_ENABLE, QCH_CON_PPMU_D2_GDC_QCH_CLOCK_REQ, QCH_CON_PPMU_D2_GDC_QCH_EXPIRE_VAL, QCH_CON_PPMU_D2_GDC_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(PPMU_D2_SCSC_QCH, QCH_CON_PPMU_D2_SCSC_QCH_ENABLE, QCH_CON_PPMU_D2_SCSC_QCH_CLOCK_REQ, QCH_CON_PPMU_D2_SCSC_QCH_EXPIRE_VAL, QCH_CON_PPMU_D2_SCSC_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(PPMU_D3_GDC_QCH, QCH_CON_PPMU_D3_GDC_QCH_ENABLE, QCH_CON_PPMU_D3_GDC_QCH_CLOCK_REQ, QCH_CON_PPMU_D3_GDC_QCH_EXPIRE_VAL, QCH_CON_PPMU_D3_GDC_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(QE_D0_GDC_QCH, QCH_CON_QE_D0_GDC_QCH_ENABLE, QCH_CON_QE_D0_GDC_QCH_CLOCK_REQ, QCH_CON_QE_D0_GDC_QCH_EXPIRE_VAL, QCH_CON_QE_D0_GDC_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(QE_D0_SCSC_QCH, QCH_CON_QE_D0_SCSC_QCH_ENABLE, QCH_CON_QE_D0_SCSC_QCH_CLOCK_REQ, QCH_CON_QE_D0_SCSC_QCH_EXPIRE_VAL, QCH_CON_QE_D0_SCSC_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(QE_D1_GDC_QCH, QCH_CON_QE_D1_GDC_QCH_ENABLE, QCH_CON_QE_D1_GDC_QCH_CLOCK_REQ, QCH_CON_QE_D1_GDC_QCH_EXPIRE_VAL, QCH_CON_QE_D1_GDC_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(QE_D1_SCSC_QCH, QCH_CON_QE_D1_SCSC_QCH_ENABLE, QCH_CON_QE_D1_SCSC_QCH_CLOCK_REQ, QCH_CON_QE_D1_SCSC_QCH_EXPIRE_VAL, QCH_CON_QE_D1_SCSC_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(QE_D2_GDC_QCH, QCH_CON_QE_D2_GDC_QCH_ENABLE, QCH_CON_QE_D2_GDC_QCH_CLOCK_REQ, QCH_CON_QE_D2_GDC_QCH_EXPIRE_VAL, QCH_CON_QE_D2_GDC_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(QE_D2_SCSC_QCH, QCH_CON_QE_D2_SCSC_QCH_ENABLE, QCH_CON_QE_D2_SCSC_QCH_CLOCK_REQ, QCH_CON_QE_D2_SCSC_QCH_EXPIRE_VAL, QCH_CON_QE_D2_SCSC_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(QE_D3_GDC_QCH, QCH_CON_QE_D3_GDC_QCH_ENABLE, QCH_CON_QE_D3_GDC_QCH_CLOCK_REQ, QCH_CON_QE_D3_GDC_QCH_EXPIRE_VAL, QCH_CON_QE_D3_GDC_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SCSC_QCH_CLK, QCH_CON_SCSC_QCH_CLK_ENABLE, QCH_CON_SCSC_QCH_CLK_CLOCK_REQ, QCH_CON_SCSC_QCH_CLK_EXPIRE_VAL, QCH_CON_SCSC_QCH_CLK_IGNORE_FORCE_PM_EN),
	CLK_QCH(SCSC_QCH_C2CLK, QCH_CON_SCSC_QCH_C2CLK_ENABLE, QCH_CON_SCSC_QCH_C2CLK_CLOCK_REQ, QCH_CON_SCSC_QCH_C2CLK_EXPIRE_VAL, QCH_CON_SCSC_QCH_C2CLK_IGNORE_FORCE_PM_EN),
	CLK_QCH(SLH_AXI_MI_P_GDC_QCH, QCH_CON_SLH_AXI_MI_P_GDC_QCH_ENABLE, QCH_CON_SLH_AXI_MI_P_GDC_QCH_CLOCK_REQ, QCH_CON_SLH_AXI_MI_P_GDC_QCH_EXPIRE_VAL, QCH_CON_SLH_AXI_MI_P_GDC_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SSMT_D0_GDC_QCH, QCH_CON_SSMT_D0_GDC_QCH_ENABLE, QCH_CON_SSMT_D0_GDC_QCH_CLOCK_REQ, QCH_CON_SSMT_D0_GDC_QCH_EXPIRE_VAL, QCH_CON_SSMT_D0_GDC_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SSMT_D0_SCSC_QCH, QCH_CON_SSMT_D0_SCSC_QCH_ENABLE, QCH_CON_SSMT_D0_SCSC_QCH_CLOCK_REQ, QCH_CON_SSMT_D0_SCSC_QCH_EXPIRE_VAL, QCH_CON_SSMT_D0_SCSC_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SSMT_D1_GDC_QCH, QCH_CON_SSMT_D1_GDC_QCH_ENABLE, QCH_CON_SSMT_D1_GDC_QCH_CLOCK_REQ, QCH_CON_SSMT_D1_GDC_QCH_EXPIRE_VAL, QCH_CON_SSMT_D1_GDC_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SSMT_D1_SCSC_QCH, QCH_CON_SSMT_D1_SCSC_QCH_ENABLE, QCH_CON_SSMT_D1_SCSC_QCH_CLOCK_REQ, QCH_CON_SSMT_D1_SCSC_QCH_EXPIRE_VAL, QCH_CON_SSMT_D1_SCSC_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SSMT_D2_GDC_QCH, QCH_CON_SSMT_D2_GDC_QCH_ENABLE, QCH_CON_SSMT_D2_GDC_QCH_CLOCK_REQ, QCH_CON_SSMT_D2_GDC_QCH_EXPIRE_VAL, QCH_CON_SSMT_D2_GDC_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SSMT_D2_SCSC_QCH, QCH_CON_SSMT_D2_SCSC_QCH_ENABLE, QCH_CON_SSMT_D2_SCSC_QCH_CLOCK_REQ, QCH_CON_SSMT_D2_SCSC_QCH_EXPIRE_VAL, QCH_CON_SSMT_D2_SCSC_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SSMT_D3_GDC_QCH, QCH_CON_SSMT_D3_GDC_QCH_ENABLE, QCH_CON_SSMT_D3_GDC_QCH_CLOCK_REQ, QCH_CON_SSMT_D3_GDC_QCH_EXPIRE_VAL, QCH_CON_SSMT_D3_GDC_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SYSMMU_D0_GDC_QCH_S1, QCH_CON_SYSMMU_D0_GDC_QCH_S1_ENABLE, QCH_CON_SYSMMU_D0_GDC_QCH_S1_CLOCK_REQ, QCH_CON_SYSMMU_D0_GDC_QCH_S1_EXPIRE_VAL, QCH_CON_SYSMMU_D0_GDC_QCH_S1_IGNORE_FORCE_PM_EN),
	CLK_QCH(SYSMMU_D0_GDC_QCH_S2, QCH_CON_SYSMMU_D0_GDC_QCH_S2_ENABLE, QCH_CON_SYSMMU_D0_GDC_QCH_S2_CLOCK_REQ, QCH_CON_SYSMMU_D0_GDC_QCH_S2_EXPIRE_VAL, QCH_CON_SYSMMU_D0_GDC_QCH_S2_IGNORE_FORCE_PM_EN),
	CLK_QCH(SYSMMU_D1_GDC_QCH_S1, QCH_CON_SYSMMU_D1_GDC_QCH_S1_ENABLE, QCH_CON_SYSMMU_D1_GDC_QCH_S1_CLOCK_REQ, QCH_CON_SYSMMU_D1_GDC_QCH_S1_EXPIRE_VAL, QCH_CON_SYSMMU_D1_GDC_QCH_S1_IGNORE_FORCE_PM_EN),
	CLK_QCH(SYSMMU_D1_GDC_QCH_S2, QCH_CON_SYSMMU_D1_GDC_QCH_S2_ENABLE, QCH_CON_SYSMMU_D1_GDC_QCH_S2_CLOCK_REQ, QCH_CON_SYSMMU_D1_GDC_QCH_S2_EXPIRE_VAL, QCH_CON_SYSMMU_D1_GDC_QCH_S2_IGNORE_FORCE_PM_EN),
	CLK_QCH(SYSMMU_D2_GDC_QCH_S1, QCH_CON_SYSMMU_D2_GDC_QCH_S1_ENABLE, QCH_CON_SYSMMU_D2_GDC_QCH_S1_CLOCK_REQ, QCH_CON_SYSMMU_D2_GDC_QCH_S1_EXPIRE_VAL, QCH_CON_SYSMMU_D2_GDC_QCH_S1_IGNORE_FORCE_PM_EN),
	CLK_QCH(SYSMMU_D2_GDC_QCH_S2, QCH_CON_SYSMMU_D2_GDC_QCH_S2_ENABLE, QCH_CON_SYSMMU_D2_GDC_QCH_S2_CLOCK_REQ, QCH_CON_SYSMMU_D2_GDC_QCH_S2_EXPIRE_VAL, QCH_CON_SYSMMU_D2_GDC_QCH_S2_IGNORE_FORCE_PM_EN),
	CLK_QCH(SYSREG_GDC_QCH, QCH_CON_SYSREG_GDC_QCH_ENABLE, QCH_CON_SYSREG_GDC_QCH_CLOCK_REQ, QCH_CON_SYSREG_GDC_QCH_EXPIRE_VAL, QCH_CON_SYSREG_GDC_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(AD_APB_SYSMMU_GSACORE_NS_QCH, DMYQCH_CON_AD_APB_SYSMMU_GSACORE_NS_QCH_ENABLE, DMYQCH_CON_AD_APB_SYSMMU_GSACORE_NS_QCH_CLOCK_REQ, EMPTY_CAL_ID, DMYQCH_CON_AD_APB_SYSMMU_GSACORE_NS_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(BAAW_GSACORE_QCH, QCH_CON_BAAW_GSACORE_QCH_ENABLE, QCH_CON_BAAW_GSACORE_QCH_CLOCK_REQ, QCH_CON_BAAW_GSACORE_QCH_EXPIRE_VAL, QCH_CON_BAAW_GSACORE_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(CA32_GSACORE_QCH, DMYQCH_CON_CA32_GSACORE_QCH_ENABLE, DMYQCH_CON_CA32_GSACORE_QCH_CLOCK_REQ, EMPTY_CAL_ID, DMYQCH_CON_CA32_GSACORE_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(DMA_GSACORE_QCH, QCH_CON_DMA_GSACORE_QCH_ENABLE, QCH_CON_DMA_GSACORE_QCH_CLOCK_REQ, QCH_CON_DMA_GSACORE_QCH_EXPIRE_VAL, QCH_CON_DMA_GSACORE_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(GIC_GSACORE_QCH, QCH_CON_GIC_GSACORE_QCH_ENABLE, QCH_CON_GIC_GSACORE_QCH_CLOCK_REQ, QCH_CON_GIC_GSACORE_QCH_EXPIRE_VAL, QCH_CON_GIC_GSACORE_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(GPIO_GSACORE_QCH, QCH_CON_GPIO_GSACORE_QCH_ENABLE, QCH_CON_GPIO_GSACORE_QCH_CLOCK_REQ, QCH_CON_GPIO_GSACORE_QCH_EXPIRE_VAL, QCH_CON_GPIO_GSACORE_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(GSACORE_CMU_GSACORE_QCH, QCH_CON_GSACORE_CMU_GSACORE_QCH_ENABLE, QCH_CON_GSACORE_CMU_GSACORE_QCH_CLOCK_REQ, QCH_CON_GSACORE_CMU_GSACORE_QCH_EXPIRE_VAL, QCH_CON_GSACORE_CMU_GSACORE_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(INTMEM_GSACORE_QCH, QCH_CON_INTMEM_GSACORE_QCH_ENABLE, QCH_CON_INTMEM_GSACORE_QCH_CLOCK_REQ, QCH_CON_INTMEM_GSACORE_QCH_EXPIRE_VAL, QCH_CON_INTMEM_GSACORE_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(KDN_GSACORE_QCH, QCH_CON_KDN_GSACORE_QCH_ENABLE, QCH_CON_KDN_GSACORE_QCH_CLOCK_REQ, QCH_CON_KDN_GSACORE_QCH_EXPIRE_VAL, QCH_CON_KDN_GSACORE_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_AST_MI_I_CA32_GIC_QCH, QCH_CON_LH_AST_MI_I_CA32_GIC_QCH_ENABLE, QCH_CON_LH_AST_MI_I_CA32_GIC_QCH_CLOCK_REQ, QCH_CON_LH_AST_MI_I_CA32_GIC_QCH_EXPIRE_VAL, QCH_CON_LH_AST_MI_I_CA32_GIC_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_AST_MI_I_GIC_CA32_QCH, QCH_CON_LH_AST_MI_I_GIC_CA32_QCH_ENABLE, QCH_CON_LH_AST_MI_I_GIC_CA32_QCH_CLOCK_REQ, QCH_CON_LH_AST_MI_I_GIC_CA32_QCH_EXPIRE_VAL, QCH_CON_LH_AST_MI_I_GIC_CA32_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_AST_SI_I_CA32_GIC_QCH, QCH_CON_LH_AST_SI_I_CA32_GIC_QCH_ENABLE, QCH_CON_LH_AST_SI_I_CA32_GIC_QCH_CLOCK_REQ, QCH_CON_LH_AST_SI_I_CA32_GIC_QCH_EXPIRE_VAL, QCH_CON_LH_AST_SI_I_CA32_GIC_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_AST_SI_I_GIC_CA32_QCH, QCH_CON_LH_AST_SI_I_GIC_CA32_QCH_ENABLE, QCH_CON_LH_AST_SI_I_GIC_CA32_QCH_CLOCK_REQ, QCH_CON_LH_AST_SI_I_GIC_CA32_QCH_EXPIRE_VAL, QCH_CON_LH_AST_SI_I_GIC_CA32_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_ATB_MI_LT_GSA_CPUCL0_CD_QCH, QCH_CON_LH_ATB_MI_LT_GSA_CPUCL0_CD_QCH_ENABLE, QCH_CON_LH_ATB_MI_LT_GSA_CPUCL0_CD_QCH_CLOCK_REQ, QCH_CON_LH_ATB_MI_LT_GSA_CPUCL0_CD_QCH_EXPIRE_VAL, QCH_CON_LH_ATB_MI_LT_GSA_CPUCL0_CD_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_ATB_SI_LT_GSA_CPUCL0_QCH, QCH_CON_LH_ATB_SI_LT_GSA_CPUCL0_QCH_ENABLE, QCH_CON_LH_ATB_SI_LT_GSA_CPUCL0_QCH_CLOCK_REQ, QCH_CON_LH_ATB_SI_LT_GSA_CPUCL0_QCH_EXPIRE_VAL, QCH_CON_LH_ATB_SI_LT_GSA_CPUCL0_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_ATB_SI_LT_GSA_CPUCL0_CD_QCH, QCH_CON_LH_ATB_SI_LT_GSA_CPUCL0_CD_QCH_ENABLE, QCH_CON_LH_ATB_SI_LT_GSA_CPUCL0_CD_QCH_CLOCK_REQ, QCH_CON_LH_ATB_SI_LT_GSA_CPUCL0_CD_QCH_EXPIRE_VAL, QCH_CON_LH_ATB_SI_LT_GSA_CPUCL0_CD_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_AXI_MI_IP_AXI2APB1_GSACORE_QCH, QCH_CON_LH_AXI_MI_IP_AXI2APB1_GSACORE_QCH_ENABLE, QCH_CON_LH_AXI_MI_IP_AXI2APB1_GSACORE_QCH_CLOCK_REQ, QCH_CON_LH_AXI_MI_IP_AXI2APB1_GSACORE_QCH_EXPIRE_VAL, QCH_CON_LH_AXI_MI_IP_AXI2APB1_GSACORE_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_AXI_MI_IP_AXI2APB2_GSACORE_QCH, QCH_CON_LH_AXI_MI_IP_AXI2APB2_GSACORE_QCH_ENABLE, QCH_CON_LH_AXI_MI_IP_AXI2APB2_GSACORE_QCH_CLOCK_REQ, QCH_CON_LH_AXI_MI_IP_AXI2APB2_GSACORE_QCH_EXPIRE_VAL, QCH_CON_LH_AXI_MI_IP_AXI2APB2_GSACORE_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_AXI_MI_IP_GME_QCH, QCH_CON_LH_AXI_MI_IP_GME_QCH_ENABLE, QCH_CON_LH_AXI_MI_IP_GME_QCH_CLOCK_REQ, QCH_CON_LH_AXI_MI_IP_GME_QCH_EXPIRE_VAL, QCH_CON_LH_AXI_MI_IP_GME_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_AXI_MI_I_DAP_GSA_QCH, QCH_CON_LH_AXI_MI_I_DAP_GSA_QCH_ENABLE, QCH_CON_LH_AXI_MI_I_DAP_GSA_QCH_CLOCK_REQ, QCH_CON_LH_AXI_MI_I_DAP_GSA_QCH_EXPIRE_VAL, QCH_CON_LH_AXI_MI_I_DAP_GSA_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_AXI_SI_D_GSA_QCH, QCH_CON_LH_AXI_SI_D_GSA_QCH_ENABLE, QCH_CON_LH_AXI_SI_D_GSA_QCH_CLOCK_REQ, QCH_CON_LH_AXI_SI_D_GSA_QCH_EXPIRE_VAL, QCH_CON_LH_AXI_SI_D_GSA_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_AXI_SI_IP_AXI2APB1_GSACORE_QCH, QCH_CON_LH_AXI_SI_IP_AXI2APB1_GSACORE_QCH_ENABLE, QCH_CON_LH_AXI_SI_IP_AXI2APB1_GSACORE_QCH_CLOCK_REQ, QCH_CON_LH_AXI_SI_IP_AXI2APB1_GSACORE_QCH_EXPIRE_VAL, QCH_CON_LH_AXI_SI_IP_AXI2APB1_GSACORE_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_AXI_SI_IP_AXI2APB2_GSACORE_QCH, QCH_CON_LH_AXI_SI_IP_AXI2APB2_GSACORE_QCH_ENABLE, QCH_CON_LH_AXI_SI_IP_AXI2APB2_GSACORE_QCH_CLOCK_REQ, QCH_CON_LH_AXI_SI_IP_AXI2APB2_GSACORE_QCH_EXPIRE_VAL, QCH_CON_LH_AXI_SI_IP_AXI2APB2_GSACORE_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_AXI_SI_IP_GME_QCH, QCH_CON_LH_AXI_SI_IP_GME_QCH_ENABLE, QCH_CON_LH_AXI_SI_IP_GME_QCH_CLOCK_REQ, QCH_CON_LH_AXI_SI_IP_GME_QCH_EXPIRE_VAL, QCH_CON_LH_AXI_SI_IP_GME_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_AXI_SI_IP_GSA_QCH, QCH_CON_LH_AXI_SI_IP_GSA_QCH_ENABLE, QCH_CON_LH_AXI_SI_IP_GSA_QCH_CLOCK_REQ, QCH_CON_LH_AXI_SI_IP_GSA_QCH_EXPIRE_VAL, QCH_CON_LH_AXI_SI_IP_GSA_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(OTP_CON_GSACORE_QCH, QCH_CON_OTP_CON_GSACORE_QCH_ENABLE, QCH_CON_OTP_CON_GSACORE_QCH_CLOCK_REQ, QCH_CON_OTP_CON_GSACORE_QCH_EXPIRE_VAL, QCH_CON_OTP_CON_GSACORE_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(PPMU_GSACORE_QCH, QCH_CON_PPMU_GSACORE_QCH_ENABLE, QCH_CON_PPMU_GSACORE_QCH_CLOCK_REQ, QCH_CON_PPMU_GSACORE_QCH_EXPIRE_VAL, QCH_CON_PPMU_GSACORE_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(PUF_GSACORE_QCH, DMYQCH_CON_PUF_GSACORE_QCH_ENABLE, DMYQCH_CON_PUF_GSACORE_QCH_CLOCK_REQ, EMPTY_CAL_ID, DMYQCH_CON_PUF_GSACORE_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(QE_CA32_GSACORE_QCH, QCH_CON_QE_CA32_GSACORE_QCH_ENABLE, QCH_CON_QE_CA32_GSACORE_QCH_CLOCK_REQ, QCH_CON_QE_CA32_GSACORE_QCH_EXPIRE_VAL, QCH_CON_QE_CA32_GSACORE_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(QE_DMA_GSACORE_QCH, QCH_CON_QE_DMA_GSACORE_QCH_ENABLE, QCH_CON_QE_DMA_GSACORE_QCH_CLOCK_REQ, QCH_CON_QE_DMA_GSACORE_QCH_EXPIRE_VAL, QCH_CON_QE_DMA_GSACORE_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(QE_SSS_GSACORE_QCH, QCH_CON_QE_SSS_GSACORE_QCH_ENABLE, QCH_CON_QE_SSS_GSACORE_QCH_CLOCK_REQ, QCH_CON_QE_SSS_GSACORE_QCH_EXPIRE_VAL, QCH_CON_QE_SSS_GSACORE_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(RESETMON_GSACORE_QCH, QCH_CON_RESETMON_GSACORE_QCH_ENABLE, QCH_CON_RESETMON_GSACORE_QCH_CLOCK_REQ, QCH_CON_RESETMON_GSACORE_QCH_EXPIRE_VAL, QCH_CON_RESETMON_GSACORE_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(RSTNSYNC_CLK_SSS_ARESETN_QCH, QCH_CON_RSTNSYNC_CLK_SSS_ARESETN_QCH_ENABLE, QCH_CON_RSTNSYNC_CLK_SSS_ARESETN_QCH_CLOCK_REQ, QCH_CON_RSTNSYNC_CLK_SSS_ARESETN_QCH_EXPIRE_VAL, QCH_CON_RSTNSYNC_CLK_SSS_ARESETN_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(RSTNSYNC_CLK_SSS_HRESETN_QCH, QCH_CON_RSTNSYNC_CLK_SSS_HRESETN_QCH_ENABLE, QCH_CON_RSTNSYNC_CLK_SSS_HRESETN_QCH_CLOCK_REQ, QCH_CON_RSTNSYNC_CLK_SSS_HRESETN_QCH_EXPIRE_VAL, QCH_CON_RSTNSYNC_CLK_SSS_HRESETN_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(RSTNSYNC_CLK_SSS_PORRESETN_QCH, QCH_CON_RSTNSYNC_CLK_SSS_PORRESETN_QCH_ENABLE, QCH_CON_RSTNSYNC_CLK_SSS_PORRESETN_QCH_CLOCK_REQ, QCH_CON_RSTNSYNC_CLK_SSS_PORRESETN_QCH_EXPIRE_VAL, QCH_CON_RSTNSYNC_CLK_SSS_PORRESETN_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SPI_FPS_GSACORE_QCH, QCH_CON_SPI_FPS_GSACORE_QCH_ENABLE, QCH_CON_SPI_FPS_GSACORE_QCH_CLOCK_REQ, QCH_CON_SPI_FPS_GSACORE_QCH_EXPIRE_VAL, QCH_CON_SPI_FPS_GSACORE_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SPI_GSC_GSACORE_QCH, QCH_CON_SPI_GSC_GSACORE_QCH_ENABLE, QCH_CON_SPI_GSC_GSACORE_QCH_CLOCK_REQ, QCH_CON_SPI_GSC_GSACORE_QCH_EXPIRE_VAL, QCH_CON_SPI_GSC_GSACORE_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SSMT_GSACORE_QCH, QCH_CON_SSMT_GSACORE_QCH_ENABLE, QCH_CON_SSMT_GSACORE_QCH_CLOCK_REQ, QCH_CON_SSMT_GSACORE_QCH_EXPIRE_VAL, QCH_CON_SSMT_GSACORE_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SSS_GSACORE_QCH, QCH_CON_SSS_GSACORE_QCH_ENABLE, QCH_CON_SSS_GSACORE_QCH_CLOCK_REQ, QCH_CON_SSS_GSACORE_QCH_EXPIRE_VAL, QCH_CON_SSS_GSACORE_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SYSMMU_GSACORE_QCH_S1, QCH_CON_SYSMMU_GSACORE_QCH_S1_ENABLE, QCH_CON_SYSMMU_GSACORE_QCH_S1_CLOCK_REQ, QCH_CON_SYSMMU_GSACORE_QCH_S1_EXPIRE_VAL, QCH_CON_SYSMMU_GSACORE_QCH_S1_IGNORE_FORCE_PM_EN),
	CLK_QCH(SYSMMU_GSACORE_QCH_S2, QCH_CON_SYSMMU_GSACORE_QCH_S2_ENABLE, QCH_CON_SYSMMU_GSACORE_QCH_S2_CLOCK_REQ, QCH_CON_SYSMMU_GSACORE_QCH_S2_EXPIRE_VAL, QCH_CON_SYSMMU_GSACORE_QCH_S2_IGNORE_FORCE_PM_EN),
	CLK_QCH(SYSREG_GSACORE_QCH, QCH_CON_SYSREG_GSACORE_QCH_ENABLE, QCH_CON_SYSREG_GSACORE_QCH_CLOCK_REQ, QCH_CON_SYSREG_GSACORE_QCH_EXPIRE_VAL, QCH_CON_SYSREG_GSACORE_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(UART_GSACORE_QCH, QCH_CON_UART_GSACORE_QCH_ENABLE, QCH_CON_UART_GSACORE_QCH_CLOCK_REQ, QCH_CON_UART_GSACORE_QCH_EXPIRE_VAL, QCH_CON_UART_GSACORE_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(WDT_GSACORE_QCH, QCH_CON_WDT_GSACORE_QCH_ENABLE, QCH_CON_WDT_GSACORE_QCH_CLOCK_REQ, QCH_CON_WDT_GSACORE_QCH_EXPIRE_VAL, QCH_CON_WDT_GSACORE_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(UDAP_SSS_AHB_ASYNC_QCH, QCH_CON_UDAP_SSS_AHB_ASYNC_QCH_ENABLE, QCH_CON_UDAP_SSS_AHB_ASYNC_QCH_CLOCK_REQ, QCH_CON_UDAP_SSS_AHB_ASYNC_QCH_EXPIRE_VAL, QCH_CON_UDAP_SSS_AHB_ASYNC_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(UGME_QCH, QCH_CON_UGME_QCH_ENABLE, QCH_CON_UGME_QCH_CLOCK_REQ, QCH_CON_UGME_QCH_EXPIRE_VAL, QCH_CON_UGME_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(APBIF_GPIO_GSACTRL_QCH, QCH_CON_APBIF_GPIO_GSACTRL_QCH_ENABLE, QCH_CON_APBIF_GPIO_GSACTRL_QCH_CLOCK_REQ, QCH_CON_APBIF_GPIO_GSACTRL_QCH_EXPIRE_VAL, QCH_CON_APBIF_GPIO_GSACTRL_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(DAP_GSACTRL_QCH, DMYQCH_CON_DAP_GSACTRL_QCH_ENABLE, DMYQCH_CON_DAP_GSACTRL_QCH_CLOCK_REQ, EMPTY_CAL_ID, DMYQCH_CON_DAP_GSACTRL_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(GPC_GSACTRL_QCH, QCH_CON_GPC_GSACTRL_QCH_ENABLE, QCH_CON_GPC_GSACTRL_QCH_CLOCK_REQ, QCH_CON_GPC_GSACTRL_QCH_EXPIRE_VAL, QCH_CON_GPC_GSACTRL_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(GSACTRL_CMU_GSACTRL_QCH, QCH_CON_GSACTRL_CMU_GSACTRL_QCH_ENABLE, QCH_CON_GSACTRL_CMU_GSACTRL_QCH_CLOCK_REQ, QCH_CON_GSACTRL_CMU_GSACTRL_QCH_EXPIRE_VAL, QCH_CON_GSACTRL_CMU_GSACTRL_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(INTMEM_GSACTRL_QCH, QCH_CON_INTMEM_GSACTRL_QCH_ENABLE, QCH_CON_INTMEM_GSACTRL_QCH_CLOCK_REQ, QCH_CON_INTMEM_GSACTRL_QCH_EXPIRE_VAL, QCH_CON_INTMEM_GSACTRL_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_AXI_MI_IP_AXI2APB0_GSACTRL_QCH, QCH_CON_LH_AXI_MI_IP_AXI2APB0_GSACTRL_QCH_ENABLE, QCH_CON_LH_AXI_MI_IP_AXI2APB0_GSACTRL_QCH_CLOCK_REQ, QCH_CON_LH_AXI_MI_IP_AXI2APB0_GSACTRL_QCH_EXPIRE_VAL, QCH_CON_LH_AXI_MI_IP_AXI2APB0_GSACTRL_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_AXI_MI_IP_GSA_QCH, QCH_CON_LH_AXI_MI_IP_GSA_QCH_ENABLE, QCH_CON_LH_AXI_MI_IP_GSA_QCH_CLOCK_REQ, QCH_CON_LH_AXI_MI_IP_GSA_QCH_EXPIRE_VAL, QCH_CON_LH_AXI_MI_IP_GSA_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_AXI_MI_P_GSA_CU_QCH, QCH_CON_LH_AXI_MI_P_GSA_CU_QCH_ENABLE, QCH_CON_LH_AXI_MI_P_GSA_CU_QCH_CLOCK_REQ, QCH_CON_LH_AXI_MI_P_GSA_CU_QCH_EXPIRE_VAL, QCH_CON_LH_AXI_MI_P_GSA_CU_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_AXI_SI_IP_AXI2APB0_GSACTRL_QCH, QCH_CON_LH_AXI_SI_IP_AXI2APB0_GSACTRL_QCH_ENABLE, QCH_CON_LH_AXI_SI_IP_AXI2APB0_GSACTRL_QCH_CLOCK_REQ, QCH_CON_LH_AXI_SI_IP_AXI2APB0_GSACTRL_QCH_EXPIRE_VAL, QCH_CON_LH_AXI_SI_IP_AXI2APB0_GSACTRL_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_AXI_SI_I_DAP_GSA_QCH, QCH_CON_LH_AXI_SI_I_DAP_GSA_QCH_ENABLE, QCH_CON_LH_AXI_SI_I_DAP_GSA_QCH_CLOCK_REQ, QCH_CON_LH_AXI_SI_I_DAP_GSA_QCH_EXPIRE_VAL, QCH_CON_LH_AXI_SI_I_DAP_GSA_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_AXI_SI_P_GSA_CU_QCH, QCH_CON_LH_AXI_SI_P_GSA_CU_QCH_ENABLE, QCH_CON_LH_AXI_SI_P_GSA_CU_QCH_CLOCK_REQ, QCH_CON_LH_AXI_SI_P_GSA_CU_QCH_EXPIRE_VAL, QCH_CON_LH_AXI_SI_P_GSA_CU_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(MAILBOX_GSA2AOC_QCH, QCH_CON_MAILBOX_GSA2AOC_QCH_ENABLE, QCH_CON_MAILBOX_GSA2AOC_QCH_CLOCK_REQ, QCH_CON_MAILBOX_GSA2AOC_QCH_EXPIRE_VAL, QCH_CON_MAILBOX_GSA2AOC_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(MAILBOX_GSA2AUR_QCH, QCH_CON_MAILBOX_GSA2AUR_QCH_ENABLE, QCH_CON_MAILBOX_GSA2AUR_QCH_CLOCK_REQ, QCH_CON_MAILBOX_GSA2AUR_QCH_EXPIRE_VAL, QCH_CON_MAILBOX_GSA2AUR_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(MAILBOX_GSA2NONTZ_QCH, QCH_CON_MAILBOX_GSA2NONTZ_QCH_ENABLE, QCH_CON_MAILBOX_GSA2NONTZ_QCH_CLOCK_REQ, QCH_CON_MAILBOX_GSA2NONTZ_QCH_EXPIRE_VAL, QCH_CON_MAILBOX_GSA2NONTZ_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(MAILBOX_GSA2TPU_QCH, QCH_CON_MAILBOX_GSA2TPU_QCH_ENABLE, QCH_CON_MAILBOX_GSA2TPU_QCH_CLOCK_REQ, QCH_CON_MAILBOX_GSA2TPU_QCH_EXPIRE_VAL, QCH_CON_MAILBOX_GSA2TPU_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(MAILBOX_GSA2TZ_QCH, QCH_CON_MAILBOX_GSA2TZ_QCH_ENABLE, QCH_CON_MAILBOX_GSA2TZ_QCH_CLOCK_REQ, QCH_CON_MAILBOX_GSA2TZ_QCH_EXPIRE_VAL, QCH_CON_MAILBOX_GSA2TZ_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(PMU_GSA_QCH, QCH_CON_PMU_GSA_QCH_ENABLE, QCH_CON_PMU_GSA_QCH_CLOCK_REQ, QCH_CON_PMU_GSA_QCH_EXPIRE_VAL, QCH_CON_PMU_GSA_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SECJTAG_GSACTRL_QCH, QCH_CON_SECJTAG_GSACTRL_QCH_ENABLE, QCH_CON_SECJTAG_GSACTRL_QCH_CLOCK_REQ, QCH_CON_SECJTAG_GSACTRL_QCH_EXPIRE_VAL, QCH_CON_SECJTAG_GSACTRL_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SLH_AXI_MI_P_GSA_QCH, QCH_CON_SLH_AXI_MI_P_GSA_QCH_ENABLE, QCH_CON_SLH_AXI_MI_P_GSA_QCH_CLOCK_REQ, QCH_CON_SLH_AXI_MI_P_GSA_QCH_EXPIRE_VAL, QCH_CON_SLH_AXI_MI_P_GSA_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SYSREG_GSACTRL_QCH, QCH_CON_SYSREG_GSACTRL_QCH_ENABLE, QCH_CON_SYSREG_GSACTRL_QCH_CLOCK_REQ, QCH_CON_SYSREG_GSACTRL_QCH_EXPIRE_VAL, QCH_CON_SYSREG_GSACTRL_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SYSREG_GSACTRLEXT_QCH, QCH_CON_SYSREG_GSACTRLEXT_QCH_ENABLE, QCH_CON_SYSREG_GSACTRLEXT_QCH_CLOCK_REQ, QCH_CON_SYSREG_GSACTRLEXT_QCH_EXPIRE_VAL, QCH_CON_SYSREG_GSACTRLEXT_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(TIMER_GSACTRL_QCH, QCH_CON_TIMER_GSACTRL_QCH_ENABLE, QCH_CON_TIMER_GSACTRL_QCH_CLOCK_REQ, QCH_CON_TIMER_GSACTRL_QCH_EXPIRE_VAL, QCH_CON_TIMER_GSACTRL_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(TZPC_GSACTRL_QCH, QCH_CON_TZPC_GSACTRL_QCH_ENABLE, QCH_CON_TZPC_GSACTRL_QCH_CLOCK_REQ, QCH_CON_TZPC_GSACTRL_QCH_EXPIRE_VAL, QCH_CON_TZPC_GSACTRL_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(DP_LINK_QCH_PCLK, QCH_CON_DP_LINK_QCH_PCLK_ENABLE, QCH_CON_DP_LINK_QCH_PCLK_CLOCK_REQ, QCH_CON_DP_LINK_QCH_PCLK_EXPIRE_VAL, QCH_CON_DP_LINK_QCH_PCLK_IGNORE_FORCE_PM_EN),
	CLK_QCH(DP_LINK_QCH_GTC_CLK, QCH_CON_DP_LINK_QCH_GTC_CLK_ENABLE, QCH_CON_DP_LINK_QCH_GTC_CLK_CLOCK_REQ, QCH_CON_DP_LINK_QCH_GTC_CLK_EXPIRE_VAL, QCH_CON_DP_LINK_QCH_GTC_CLK_IGNORE_FORCE_PM_EN),
	CLK_QCH(D_TZPC_HSI0_QCH, QCH_CON_D_TZPC_HSI0_QCH_ENABLE, QCH_CON_D_TZPC_HSI0_QCH_CLOCK_REQ, QCH_CON_D_TZPC_HSI0_QCH_EXPIRE_VAL, QCH_CON_D_TZPC_HSI0_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(ETR_MIU_QCH_ACLK, QCH_CON_ETR_MIU_QCH_ACLK_ENABLE, QCH_CON_ETR_MIU_QCH_ACLK_CLOCK_REQ, QCH_CON_ETR_MIU_QCH_ACLK_EXPIRE_VAL, QCH_CON_ETR_MIU_QCH_ACLK_IGNORE_FORCE_PM_EN),
	CLK_QCH(ETR_MIU_QCH_PCLK, QCH_CON_ETR_MIU_QCH_PCLK_ENABLE, QCH_CON_ETR_MIU_QCH_PCLK_CLOCK_REQ, QCH_CON_ETR_MIU_QCH_PCLK_EXPIRE_VAL, QCH_CON_ETR_MIU_QCH_PCLK_IGNORE_FORCE_PM_EN),
	CLK_QCH(GPC_HSI0_QCH, QCH_CON_GPC_HSI0_QCH_ENABLE, QCH_CON_GPC_HSI0_QCH_CLOCK_REQ, QCH_CON_GPC_HSI0_QCH_EXPIRE_VAL, QCH_CON_GPC_HSI0_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(HSI0_CMU_HSI0_QCH, QCH_CON_HSI0_CMU_HSI0_QCH_ENABLE, QCH_CON_HSI0_CMU_HSI0_QCH_CLOCK_REQ, QCH_CON_HSI0_CMU_HSI0_QCH_EXPIRE_VAL, QCH_CON_HSI0_CMU_HSI0_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_ACEL_SI_D_HSI0_QCH, QCH_CON_LH_ACEL_SI_D_HSI0_QCH_ENABLE, QCH_CON_LH_ACEL_SI_D_HSI0_QCH_CLOCK_REQ, QCH_CON_LH_ACEL_SI_D_HSI0_QCH_EXPIRE_VAL, QCH_CON_LH_ACEL_SI_D_HSI0_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_AXI_MI_LG_ETR_HSI0_CU_QCH, QCH_CON_LH_AXI_MI_LG_ETR_HSI0_CU_QCH_ENABLE, QCH_CON_LH_AXI_MI_LG_ETR_HSI0_CU_QCH_CLOCK_REQ, QCH_CON_LH_AXI_MI_LG_ETR_HSI0_CU_QCH_EXPIRE_VAL, QCH_CON_LH_AXI_MI_LG_ETR_HSI0_CU_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_AXI_MI_LP1_AOC_CU_QCH, QCH_CON_LH_AXI_MI_LP1_AOC_CU_QCH_ENABLE, QCH_CON_LH_AXI_MI_LP1_AOC_CU_QCH_CLOCK_REQ, QCH_CON_LH_AXI_MI_LP1_AOC_CU_QCH_EXPIRE_VAL, QCH_CON_LH_AXI_MI_LP1_AOC_CU_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_AXI_MI_P_HSI0_CU_QCH, QCH_CON_LH_AXI_MI_P_HSI0_CU_QCH_ENABLE, QCH_CON_LH_AXI_MI_P_HSI0_CU_QCH_CLOCK_REQ, QCH_CON_LH_AXI_MI_P_HSI0_CU_QCH_EXPIRE_VAL, QCH_CON_LH_AXI_MI_P_HSI0_CU_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_AXI_SI_LD_HSI0_AOC_QCH, QCH_CON_LH_AXI_SI_LD_HSI0_AOC_QCH_ENABLE, QCH_CON_LH_AXI_SI_LD_HSI0_AOC_QCH_CLOCK_REQ, QCH_CON_LH_AXI_SI_LD_HSI0_AOC_QCH_EXPIRE_VAL, QCH_CON_LH_AXI_SI_LD_HSI0_AOC_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_AXI_SI_LG_ETR_HSI0_CU_QCH, QCH_CON_LH_AXI_SI_LG_ETR_HSI0_CU_QCH_ENABLE, QCH_CON_LH_AXI_SI_LG_ETR_HSI0_CU_QCH_CLOCK_REQ, QCH_CON_LH_AXI_SI_LG_ETR_HSI0_CU_QCH_EXPIRE_VAL, QCH_CON_LH_AXI_SI_LG_ETR_HSI0_CU_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_AXI_SI_LP1_AOC_CU_QCH, QCH_CON_LH_AXI_SI_LP1_AOC_CU_QCH_ENABLE, QCH_CON_LH_AXI_SI_LP1_AOC_CU_QCH_CLOCK_REQ, QCH_CON_LH_AXI_SI_LP1_AOC_CU_QCH_EXPIRE_VAL, QCH_CON_LH_AXI_SI_LP1_AOC_CU_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_AXI_SI_P_HSI0_CU_QCH, QCH_CON_LH_AXI_SI_P_HSI0_CU_QCH_ENABLE, QCH_CON_LH_AXI_SI_P_HSI0_CU_QCH_CLOCK_REQ, QCH_CON_LH_AXI_SI_P_HSI0_CU_QCH_EXPIRE_VAL, QCH_CON_LH_AXI_SI_P_HSI0_CU_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(PPMU_HSI0_AOC_QCH, QCH_CON_PPMU_HSI0_AOC_QCH_ENABLE, QCH_CON_PPMU_HSI0_AOC_QCH_CLOCK_REQ, QCH_CON_PPMU_HSI0_AOC_QCH_EXPIRE_VAL, QCH_CON_PPMU_HSI0_AOC_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(PPMU_HSI0_NOCL1B_QCH, QCH_CON_PPMU_HSI0_NOCL1B_QCH_ENABLE, QCH_CON_PPMU_HSI0_NOCL1B_QCH_CLOCK_REQ, QCH_CON_PPMU_HSI0_NOCL1B_QCH_EXPIRE_VAL, QCH_CON_PPMU_HSI0_NOCL1B_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SLH_AXI_MI_LG_ETR_HSI0_QCH, QCH_CON_SLH_AXI_MI_LG_ETR_HSI0_QCH_ENABLE, QCH_CON_SLH_AXI_MI_LG_ETR_HSI0_QCH_CLOCK_REQ, QCH_CON_SLH_AXI_MI_LG_ETR_HSI0_QCH_EXPIRE_VAL, QCH_CON_SLH_AXI_MI_LG_ETR_HSI0_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SLH_AXI_MI_LP1_AOC_QCH, QCH_CON_SLH_AXI_MI_LP1_AOC_QCH_ENABLE, QCH_CON_SLH_AXI_MI_LP1_AOC_QCH_CLOCK_REQ, QCH_CON_SLH_AXI_MI_LP1_AOC_QCH_EXPIRE_VAL, QCH_CON_SLH_AXI_MI_LP1_AOC_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SLH_AXI_MI_P_HSI0_QCH, QCH_CON_SLH_AXI_MI_P_HSI0_QCH_ENABLE, QCH_CON_SLH_AXI_MI_P_HSI0_QCH_CLOCK_REQ, QCH_CON_SLH_AXI_MI_P_HSI0_QCH_EXPIRE_VAL, QCH_CON_SLH_AXI_MI_P_HSI0_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SSMT_USB_QCH, QCH_CON_SSMT_USB_QCH_ENABLE, QCH_CON_SSMT_USB_QCH_CLOCK_REQ, QCH_CON_SSMT_USB_QCH_EXPIRE_VAL, QCH_CON_SSMT_USB_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SYSMMU_USB_QCH_S2, QCH_CON_SYSMMU_USB_QCH_S2_ENABLE, QCH_CON_SYSMMU_USB_QCH_S2_CLOCK_REQ, QCH_CON_SYSMMU_USB_QCH_S2_EXPIRE_VAL, QCH_CON_SYSMMU_USB_QCH_S2_IGNORE_FORCE_PM_EN),
	CLK_QCH(SYSMMU_USB_QCH_S1, QCH_CON_SYSMMU_USB_QCH_S1_ENABLE, QCH_CON_SYSMMU_USB_QCH_S1_CLOCK_REQ, QCH_CON_SYSMMU_USB_QCH_S1_EXPIRE_VAL, QCH_CON_SYSMMU_USB_QCH_S1_IGNORE_FORCE_PM_EN),
	CLK_QCH(SYSREG_HSI0_QCH, QCH_CON_SYSREG_HSI0_QCH_ENABLE, QCH_CON_SYSREG_HSI0_QCH_CLOCK_REQ, QCH_CON_SYSREG_HSI0_QCH_EXPIRE_VAL, QCH_CON_SYSREG_HSI0_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(UASC_HSI0_CTRL_QCH, QCH_CON_UASC_HSI0_CTRL_QCH_ENABLE, QCH_CON_UASC_HSI0_CTRL_QCH_CLOCK_REQ, QCH_CON_UASC_HSI0_CTRL_QCH_EXPIRE_VAL, QCH_CON_UASC_HSI0_CTRL_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(UASC_HSI0_LINK_QCH, QCH_CON_UASC_HSI0_LINK_QCH_ENABLE, QCH_CON_UASC_HSI0_LINK_QCH_CLOCK_REQ, QCH_CON_UASC_HSI0_LINK_QCH_EXPIRE_VAL, QCH_CON_UASC_HSI0_LINK_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(USB31DRD_QCH_REF, DMYQCH_CON_USB31DRD_QCH_REF_ENABLE, DMYQCH_CON_USB31DRD_QCH_REF_CLOCK_REQ, EMPTY_CAL_ID, DMYQCH_CON_USB31DRD_QCH_REF_IGNORE_FORCE_PM_EN),
	CLK_QCH(USB31DRD_QCH_SLV_CTRL, QCH_CON_USB31DRD_QCH_SLV_CTRL_ENABLE, QCH_CON_USB31DRD_QCH_SLV_CTRL_CLOCK_REQ, QCH_CON_USB31DRD_QCH_SLV_CTRL_EXPIRE_VAL, QCH_CON_USB31DRD_QCH_SLV_CTRL_IGNORE_FORCE_PM_EN),
	CLK_QCH(USB31DRD_QCH_SLV_LINK, QCH_CON_USB31DRD_QCH_SLV_LINK_ENABLE, QCH_CON_USB31DRD_QCH_SLV_LINK_CLOCK_REQ, QCH_CON_USB31DRD_QCH_SLV_LINK_EXPIRE_VAL, QCH_CON_USB31DRD_QCH_SLV_LINK_IGNORE_FORCE_PM_EN),
	CLK_QCH(USB31DRD_QCH_APB, QCH_CON_USB31DRD_QCH_APB_ENABLE, QCH_CON_USB31DRD_QCH_APB_CLOCK_REQ, QCH_CON_USB31DRD_QCH_APB_EXPIRE_VAL, QCH_CON_USB31DRD_QCH_APB_IGNORE_FORCE_PM_EN),
	CLK_QCH(USB31DRD_QCH_PCS, QCH_CON_USB31DRD_QCH_PCS_ENABLE, QCH_CON_USB31DRD_QCH_PCS_CLOCK_REQ, QCH_CON_USB31DRD_QCH_PCS_EXPIRE_VAL, QCH_CON_USB31DRD_QCH_PCS_IGNORE_FORCE_PM_EN),
	CLK_QCH(USB31DRD_QCH_DBG, QCH_CON_USB31DRD_QCH_DBG_ENABLE, QCH_CON_USB31DRD_QCH_DBG_CLOCK_REQ, QCH_CON_USB31DRD_QCH_DBG_EXPIRE_VAL, QCH_CON_USB31DRD_QCH_DBG_IGNORE_FORCE_PM_EN),
	CLK_QCH(USB31DRD_QCH, DMYQCH_CON_USB31DRD_QCH_ENABLE, DMYQCH_CON_USB31DRD_QCH_CLOCK_REQ, EMPTY_CAL_ID, DMYQCH_CON_USB31DRD_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(D_TZPC_HSI1_QCH, QCH_CON_D_TZPC_HSI1_QCH_ENABLE, QCH_CON_D_TZPC_HSI1_QCH_CLOCK_REQ, QCH_CON_D_TZPC_HSI1_QCH_EXPIRE_VAL, QCH_CON_D_TZPC_HSI1_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(GPC_HSI1_QCH, QCH_CON_GPC_HSI1_QCH_ENABLE, QCH_CON_GPC_HSI1_QCH_CLOCK_REQ, QCH_CON_GPC_HSI1_QCH_EXPIRE_VAL, QCH_CON_GPC_HSI1_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(GPIO_HSI1_QCH, QCH_CON_GPIO_HSI1_QCH_ENABLE, QCH_CON_GPIO_HSI1_QCH_CLOCK_REQ, QCH_CON_GPIO_HSI1_QCH_EXPIRE_VAL, QCH_CON_GPIO_HSI1_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(HSI1_CMU_HSI1_QCH, QCH_CON_HSI1_CMU_HSI1_QCH_ENABLE, QCH_CON_HSI1_CMU_HSI1_QCH_CLOCK_REQ, QCH_CON_HSI1_CMU_HSI1_QCH_EXPIRE_VAL, QCH_CON_HSI1_CMU_HSI1_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_ACEL_SI_D_HSI1_QCH, QCH_CON_LH_ACEL_SI_D_HSI1_QCH_ENABLE, QCH_CON_LH_ACEL_SI_D_HSI1_QCH_CLOCK_REQ, QCH_CON_LH_ACEL_SI_D_HSI1_QCH_EXPIRE_VAL, QCH_CON_LH_ACEL_SI_D_HSI1_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_AXI_MI_P_HSI1_CU_QCH, QCH_CON_LH_AXI_MI_P_HSI1_CU_QCH_ENABLE, QCH_CON_LH_AXI_MI_P_HSI1_CU_QCH_CLOCK_REQ, QCH_CON_LH_AXI_MI_P_HSI1_CU_QCH_EXPIRE_VAL, QCH_CON_LH_AXI_MI_P_HSI1_CU_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_AXI_SI_P_HSI1_CU_QCH, QCH_CON_LH_AXI_SI_P_HSI1_CU_QCH_ENABLE, QCH_CON_LH_AXI_SI_P_HSI1_CU_QCH_CLOCK_REQ, QCH_CON_LH_AXI_SI_P_HSI1_CU_QCH_EXPIRE_VAL, QCH_CON_LH_AXI_SI_P_HSI1_CU_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(PCIE_GEN4_0_QCH_DBG_1, QCH_CON_PCIE_GEN4_0_QCH_DBG_1_ENABLE, QCH_CON_PCIE_GEN4_0_QCH_DBG_1_CLOCK_REQ, QCH_CON_PCIE_GEN4_0_QCH_DBG_1_EXPIRE_VAL, QCH_CON_PCIE_GEN4_0_QCH_DBG_1_IGNORE_FORCE_PM_EN),
	CLK_QCH(PCIE_GEN4_0_QCH_AXI_1, QCH_CON_PCIE_GEN4_0_QCH_AXI_1_ENABLE, QCH_CON_PCIE_GEN4_0_QCH_AXI_1_CLOCK_REQ, QCH_CON_PCIE_GEN4_0_QCH_AXI_1_EXPIRE_VAL, QCH_CON_PCIE_GEN4_0_QCH_AXI_1_IGNORE_FORCE_PM_EN),
	CLK_QCH(PCIE_GEN4_0_QCH_APB_1, QCH_CON_PCIE_GEN4_0_QCH_APB_1_ENABLE, QCH_CON_PCIE_GEN4_0_QCH_APB_1_CLOCK_REQ, QCH_CON_PCIE_GEN4_0_QCH_APB_1_EXPIRE_VAL, QCH_CON_PCIE_GEN4_0_QCH_APB_1_IGNORE_FORCE_PM_EN),
	CLK_QCH(PCIE_GEN4_0_QCH_SCLK_1, DMYQCH_CON_PCIE_GEN4_0_QCH_SCLK_1_ENABLE, DMYQCH_CON_PCIE_GEN4_0_QCH_SCLK_1_CLOCK_REQ, EMPTY_CAL_ID, DMYQCH_CON_PCIE_GEN4_0_QCH_SCLK_1_IGNORE_FORCE_PM_EN),
	CLK_QCH(PCIE_GEN4_0_QCH_PCS_APB, QCH_CON_PCIE_GEN4_0_QCH_PCS_APB_ENABLE, QCH_CON_PCIE_GEN4_0_QCH_PCS_APB_CLOCK_REQ, QCH_CON_PCIE_GEN4_0_QCH_PCS_APB_EXPIRE_VAL, QCH_CON_PCIE_GEN4_0_QCH_PCS_APB_IGNORE_FORCE_PM_EN),
	CLK_QCH(PCIE_GEN4_0_QCH_PMA_APB, QCH_CON_PCIE_GEN4_0_QCH_PMA_APB_ENABLE, QCH_CON_PCIE_GEN4_0_QCH_PMA_APB_CLOCK_REQ, QCH_CON_PCIE_GEN4_0_QCH_PMA_APB_EXPIRE_VAL, QCH_CON_PCIE_GEN4_0_QCH_PMA_APB_IGNORE_FORCE_PM_EN),
	CLK_QCH(PCIE_GEN4_0_QCH_DBG_2, QCH_CON_PCIE_GEN4_0_QCH_DBG_2_ENABLE, QCH_CON_PCIE_GEN4_0_QCH_DBG_2_CLOCK_REQ, QCH_CON_PCIE_GEN4_0_QCH_DBG_2_EXPIRE_VAL, QCH_CON_PCIE_GEN4_0_QCH_DBG_2_IGNORE_FORCE_PM_EN),
	CLK_QCH(PCIE_GEN4_0_QCH_AXI_2, QCH_CON_PCIE_GEN4_0_QCH_AXI_2_ENABLE, QCH_CON_PCIE_GEN4_0_QCH_AXI_2_CLOCK_REQ, QCH_CON_PCIE_GEN4_0_QCH_AXI_2_EXPIRE_VAL, QCH_CON_PCIE_GEN4_0_QCH_AXI_2_IGNORE_FORCE_PM_EN),
	CLK_QCH(PCIE_GEN4_0_QCH_APB_2, QCH_CON_PCIE_GEN4_0_QCH_APB_2_ENABLE, QCH_CON_PCIE_GEN4_0_QCH_APB_2_CLOCK_REQ, QCH_CON_PCIE_GEN4_0_QCH_APB_2_EXPIRE_VAL, QCH_CON_PCIE_GEN4_0_QCH_APB_2_IGNORE_FORCE_PM_EN),
	CLK_QCH(PCIE_GEN4_0_QCH_UDBG, QCH_CON_PCIE_GEN4_0_QCH_UDBG_ENABLE, QCH_CON_PCIE_GEN4_0_QCH_UDBG_CLOCK_REQ, QCH_CON_PCIE_GEN4_0_QCH_UDBG_EXPIRE_VAL, QCH_CON_PCIE_GEN4_0_QCH_UDBG_IGNORE_FORCE_PM_EN),
	CLK_QCH(PCIE_GEN4_0_QCH, DMYQCH_CON_PCIE_GEN4_0_QCH_ENABLE, DMYQCH_CON_PCIE_GEN4_0_QCH_CLOCK_REQ, EMPTY_CAL_ID, DMYQCH_CON_PCIE_GEN4_0_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(PCIE_IA_GEN4A_0_QCH, QCH_CON_PCIE_IA_GEN4A_0_QCH_ENABLE, QCH_CON_PCIE_IA_GEN4A_0_QCH_CLOCK_REQ, QCH_CON_PCIE_IA_GEN4A_0_QCH_EXPIRE_VAL, QCH_CON_PCIE_IA_GEN4A_0_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(PCIE_IA_GEN4B_0_QCH, QCH_CON_PCIE_IA_GEN4B_0_QCH_ENABLE, QCH_CON_PCIE_IA_GEN4B_0_QCH_CLOCK_REQ, QCH_CON_PCIE_IA_GEN4B_0_QCH_EXPIRE_VAL, QCH_CON_PCIE_IA_GEN4B_0_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(PPMU_HSI1_QCH, QCH_CON_PPMU_HSI1_QCH_ENABLE, QCH_CON_PPMU_HSI1_QCH_CLOCK_REQ, QCH_CON_PPMU_HSI1_QCH_EXPIRE_VAL, QCH_CON_PPMU_HSI1_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(QE_PCIE_GEN4A_HSI1_QCH, QCH_CON_QE_PCIE_GEN4A_HSI1_QCH_ENABLE, QCH_CON_QE_PCIE_GEN4A_HSI1_QCH_CLOCK_REQ, QCH_CON_QE_PCIE_GEN4A_HSI1_QCH_EXPIRE_VAL, QCH_CON_QE_PCIE_GEN4A_HSI1_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(QE_PCIE_GEN4B_HSI1_QCH, QCH_CON_QE_PCIE_GEN4B_HSI1_QCH_ENABLE, QCH_CON_QE_PCIE_GEN4B_HSI1_QCH_CLOCK_REQ, QCH_CON_QE_PCIE_GEN4B_HSI1_QCH_EXPIRE_VAL, QCH_CON_QE_PCIE_GEN4B_HSI1_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SLH_AXI_MI_P_HSI1_QCH, QCH_CON_SLH_AXI_MI_P_HSI1_QCH_ENABLE, QCH_CON_SLH_AXI_MI_P_HSI1_QCH_CLOCK_REQ, QCH_CON_SLH_AXI_MI_P_HSI1_QCH_EXPIRE_VAL, QCH_CON_SLH_AXI_MI_P_HSI1_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SSMT_HSI1_QCH, QCH_CON_SSMT_HSI1_QCH_ENABLE, QCH_CON_SSMT_HSI1_QCH_CLOCK_REQ, QCH_CON_SSMT_HSI1_QCH_EXPIRE_VAL, QCH_CON_SSMT_HSI1_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SSMT_PCIE_IA_GEN4A_0_QCH, QCH_CON_SSMT_PCIE_IA_GEN4A_0_QCH_ENABLE, QCH_CON_SSMT_PCIE_IA_GEN4A_0_QCH_CLOCK_REQ, QCH_CON_SSMT_PCIE_IA_GEN4A_0_QCH_EXPIRE_VAL, QCH_CON_SSMT_PCIE_IA_GEN4A_0_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SSMT_PCIE_IA_GEN4B_0_QCH, QCH_CON_SSMT_PCIE_IA_GEN4B_0_QCH_ENABLE, QCH_CON_SSMT_PCIE_IA_GEN4B_0_QCH_CLOCK_REQ, QCH_CON_SSMT_PCIE_IA_GEN4B_0_QCH_EXPIRE_VAL, QCH_CON_SSMT_PCIE_IA_GEN4B_0_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SYSMMU_HSI1_QCH_S2, QCH_CON_SYSMMU_HSI1_QCH_S2_ENABLE, QCH_CON_SYSMMU_HSI1_QCH_S2_CLOCK_REQ, QCH_CON_SYSMMU_HSI1_QCH_S2_EXPIRE_VAL, QCH_CON_SYSMMU_HSI1_QCH_S2_IGNORE_FORCE_PM_EN),
	CLK_QCH(SYSMMU_HSI1_QCH_S1, QCH_CON_SYSMMU_HSI1_QCH_S1_ENABLE, QCH_CON_SYSMMU_HSI1_QCH_S1_CLOCK_REQ, QCH_CON_SYSMMU_HSI1_QCH_S1_EXPIRE_VAL, QCH_CON_SYSMMU_HSI1_QCH_S1_IGNORE_FORCE_PM_EN),
	CLK_QCH(SYSREG_HSI1_QCH, QCH_CON_SYSREG_HSI1_QCH_ENABLE, QCH_CON_SYSREG_HSI1_QCH_CLOCK_REQ, QCH_CON_SYSREG_HSI1_QCH_EXPIRE_VAL, QCH_CON_SYSREG_HSI1_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(UASC_PCIE_GEN4A_DBI_0_QCH, QCH_CON_UASC_PCIE_GEN4A_DBI_0_QCH_ENABLE, QCH_CON_UASC_PCIE_GEN4A_DBI_0_QCH_CLOCK_REQ, QCH_CON_UASC_PCIE_GEN4A_DBI_0_QCH_EXPIRE_VAL, QCH_CON_UASC_PCIE_GEN4A_DBI_0_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(UASC_PCIE_GEN4A_SLV_0_QCH, QCH_CON_UASC_PCIE_GEN4A_SLV_0_QCH_ENABLE, QCH_CON_UASC_PCIE_GEN4A_SLV_0_QCH_CLOCK_REQ, QCH_CON_UASC_PCIE_GEN4A_SLV_0_QCH_EXPIRE_VAL, QCH_CON_UASC_PCIE_GEN4A_SLV_0_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(UASC_PCIE_GEN4B_DBI_0_QCH, QCH_CON_UASC_PCIE_GEN4B_DBI_0_QCH_ENABLE, QCH_CON_UASC_PCIE_GEN4B_DBI_0_QCH_CLOCK_REQ, QCH_CON_UASC_PCIE_GEN4B_DBI_0_QCH_EXPIRE_VAL, QCH_CON_UASC_PCIE_GEN4B_DBI_0_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(UASC_PCIE_GEN4B_SLV_0_QCH, QCH_CON_UASC_PCIE_GEN4B_SLV_0_QCH_ENABLE, QCH_CON_UASC_PCIE_GEN4B_SLV_0_QCH_CLOCK_REQ, QCH_CON_UASC_PCIE_GEN4B_SLV_0_QCH_EXPIRE_VAL, QCH_CON_UASC_PCIE_GEN4B_SLV_0_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(D_TZPC_HSI2_QCH, QCH_CON_D_TZPC_HSI2_QCH_ENABLE, QCH_CON_D_TZPC_HSI2_QCH_CLOCK_REQ, QCH_CON_D_TZPC_HSI2_QCH_EXPIRE_VAL, QCH_CON_D_TZPC_HSI2_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(GPC_HSI2_QCH, QCH_CON_GPC_HSI2_QCH_ENABLE, QCH_CON_GPC_HSI2_QCH_CLOCK_REQ, QCH_CON_GPC_HSI2_QCH_EXPIRE_VAL, QCH_CON_GPC_HSI2_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(GPIO_HSI2_QCH, QCH_CON_GPIO_HSI2_QCH_ENABLE, QCH_CON_GPIO_HSI2_QCH_CLOCK_REQ, QCH_CON_GPIO_HSI2_QCH_EXPIRE_VAL, QCH_CON_GPIO_HSI2_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(GPIO_HSI2UFS_QCH, QCH_CON_GPIO_HSI2UFS_QCH_ENABLE, QCH_CON_GPIO_HSI2UFS_QCH_CLOCK_REQ, QCH_CON_GPIO_HSI2UFS_QCH_EXPIRE_VAL, QCH_CON_GPIO_HSI2UFS_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(HSI2_CMU_HSI2_QCH, QCH_CON_HSI2_CMU_HSI2_QCH_ENABLE, QCH_CON_HSI2_CMU_HSI2_QCH_CLOCK_REQ, QCH_CON_HSI2_CMU_HSI2_QCH_EXPIRE_VAL, QCH_CON_HSI2_CMU_HSI2_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_ACEL_SI_D_HSI2_QCH, QCH_CON_LH_ACEL_SI_D_HSI2_QCH_ENABLE, QCH_CON_LH_ACEL_SI_D_HSI2_QCH_CLOCK_REQ, QCH_CON_LH_ACEL_SI_D_HSI2_QCH_EXPIRE_VAL, QCH_CON_LH_ACEL_SI_D_HSI2_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_AXI_MI_P_HSI2_CU_QCH, QCH_CON_LH_AXI_MI_P_HSI2_CU_QCH_ENABLE, QCH_CON_LH_AXI_MI_P_HSI2_CU_QCH_CLOCK_REQ, QCH_CON_LH_AXI_MI_P_HSI2_CU_QCH_EXPIRE_VAL, QCH_CON_LH_AXI_MI_P_HSI2_CU_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_AXI_SI_P_HSI2_CU_QCH, QCH_CON_LH_AXI_SI_P_HSI2_CU_QCH_ENABLE, QCH_CON_LH_AXI_SI_P_HSI2_CU_QCH_CLOCK_REQ, QCH_CON_LH_AXI_SI_P_HSI2_CU_QCH_EXPIRE_VAL, QCH_CON_LH_AXI_SI_P_HSI2_CU_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(MMC_CARD_QCH, QCH_CON_MMC_CARD_QCH_ENABLE, QCH_CON_MMC_CARD_QCH_CLOCK_REQ, QCH_CON_MMC_CARD_QCH_EXPIRE_VAL, QCH_CON_MMC_CARD_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(PCIE_GEN4_1_QCH_AXI_1, QCH_CON_PCIE_GEN4_1_QCH_AXI_1_ENABLE, QCH_CON_PCIE_GEN4_1_QCH_AXI_1_CLOCK_REQ, QCH_CON_PCIE_GEN4_1_QCH_AXI_1_EXPIRE_VAL, QCH_CON_PCIE_GEN4_1_QCH_AXI_1_IGNORE_FORCE_PM_EN),
	CLK_QCH(PCIE_GEN4_1_QCH_APB_1, QCH_CON_PCIE_GEN4_1_QCH_APB_1_ENABLE, QCH_CON_PCIE_GEN4_1_QCH_APB_1_CLOCK_REQ, QCH_CON_PCIE_GEN4_1_QCH_APB_1_EXPIRE_VAL, QCH_CON_PCIE_GEN4_1_QCH_APB_1_IGNORE_FORCE_PM_EN),
	CLK_QCH(PCIE_GEN4_1_QCH_DBG_1, QCH_CON_PCIE_GEN4_1_QCH_DBG_1_ENABLE, QCH_CON_PCIE_GEN4_1_QCH_DBG_1_CLOCK_REQ, QCH_CON_PCIE_GEN4_1_QCH_DBG_1_EXPIRE_VAL, QCH_CON_PCIE_GEN4_1_QCH_DBG_1_IGNORE_FORCE_PM_EN),
	CLK_QCH(PCIE_GEN4_1_QCH_PCS_APB, QCH_CON_PCIE_GEN4_1_QCH_PCS_APB_ENABLE, QCH_CON_PCIE_GEN4_1_QCH_PCS_APB_CLOCK_REQ, QCH_CON_PCIE_GEN4_1_QCH_PCS_APB_EXPIRE_VAL, QCH_CON_PCIE_GEN4_1_QCH_PCS_APB_IGNORE_FORCE_PM_EN),
	CLK_QCH(PCIE_GEN4_1_QCH_REF0, DMYQCH_CON_PCIE_GEN4_1_QCH_REF0_ENABLE, DMYQCH_CON_PCIE_GEN4_1_QCH_REF0_CLOCK_REQ, EMPTY_CAL_ID, DMYQCH_CON_PCIE_GEN4_1_QCH_REF0_IGNORE_FORCE_PM_EN),
	CLK_QCH(PCIE_GEN4_1_QCH_PMA_APB, QCH_CON_PCIE_GEN4_1_QCH_PMA_APB_ENABLE, QCH_CON_PCIE_GEN4_1_QCH_PMA_APB_CLOCK_REQ, QCH_CON_PCIE_GEN4_1_QCH_PMA_APB_EXPIRE_VAL, QCH_CON_PCIE_GEN4_1_QCH_PMA_APB_IGNORE_FORCE_PM_EN),
	CLK_QCH(PCIE_GEN4_1_QCH_AXI_2, QCH_CON_PCIE_GEN4_1_QCH_AXI_2_ENABLE, QCH_CON_PCIE_GEN4_1_QCH_AXI_2_CLOCK_REQ, QCH_CON_PCIE_GEN4_1_QCH_AXI_2_EXPIRE_VAL, QCH_CON_PCIE_GEN4_1_QCH_AXI_2_IGNORE_FORCE_PM_EN),
	CLK_QCH(PCIE_GEN4_1_QCH_DBG_2, QCH_CON_PCIE_GEN4_1_QCH_DBG_2_ENABLE, QCH_CON_PCIE_GEN4_1_QCH_DBG_2_CLOCK_REQ, QCH_CON_PCIE_GEN4_1_QCH_DBG_2_EXPIRE_VAL, QCH_CON_PCIE_GEN4_1_QCH_DBG_2_IGNORE_FORCE_PM_EN),
	CLK_QCH(PCIE_GEN4_1_QCH_APB_2, QCH_CON_PCIE_GEN4_1_QCH_APB_2_ENABLE, QCH_CON_PCIE_GEN4_1_QCH_APB_2_CLOCK_REQ, QCH_CON_PCIE_GEN4_1_QCH_APB_2_EXPIRE_VAL, QCH_CON_PCIE_GEN4_1_QCH_APB_2_IGNORE_FORCE_PM_EN),
	CLK_QCH(PCIE_GEN4_1_QCH_UDBG, QCH_CON_PCIE_GEN4_1_QCH_UDBG_ENABLE, QCH_CON_PCIE_GEN4_1_QCH_UDBG_CLOCK_REQ, QCH_CON_PCIE_GEN4_1_QCH_UDBG_EXPIRE_VAL, QCH_CON_PCIE_GEN4_1_QCH_UDBG_IGNORE_FORCE_PM_EN),
	CLK_QCH(PCIE_GEN4_1_QCH_REF1, DMYQCH_CON_PCIE_GEN4_1_QCH_REF1_ENABLE, DMYQCH_CON_PCIE_GEN4_1_QCH_REF1_CLOCK_REQ, EMPTY_CAL_ID, DMYQCH_CON_PCIE_GEN4_1_QCH_REF1_IGNORE_FORCE_PM_EN),
	CLK_QCH(PCIE_IA_GEN4A_1_QCH, QCH_CON_PCIE_IA_GEN4A_1_QCH_ENABLE, QCH_CON_PCIE_IA_GEN4A_1_QCH_CLOCK_REQ, QCH_CON_PCIE_IA_GEN4A_1_QCH_EXPIRE_VAL, QCH_CON_PCIE_IA_GEN4A_1_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(PCIE_IA_GEN4B_1_QCH, QCH_CON_PCIE_IA_GEN4B_1_QCH_ENABLE, QCH_CON_PCIE_IA_GEN4B_1_QCH_CLOCK_REQ, QCH_CON_PCIE_IA_GEN4B_1_QCH_EXPIRE_VAL, QCH_CON_PCIE_IA_GEN4B_1_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(PPMU_HSI2_QCH, QCH_CON_PPMU_HSI2_QCH_ENABLE, QCH_CON_PPMU_HSI2_QCH_CLOCK_REQ, QCH_CON_PPMU_HSI2_QCH_EXPIRE_VAL, QCH_CON_PPMU_HSI2_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(QE_MMC_CARD_HSI2_QCH, QCH_CON_QE_MMC_CARD_HSI2_QCH_ENABLE, QCH_CON_QE_MMC_CARD_HSI2_QCH_CLOCK_REQ, QCH_CON_QE_MMC_CARD_HSI2_QCH_EXPIRE_VAL, QCH_CON_QE_MMC_CARD_HSI2_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(QE_PCIE_GEN4A_HSI2_QCH, QCH_CON_QE_PCIE_GEN4A_HSI2_QCH_ENABLE, QCH_CON_QE_PCIE_GEN4A_HSI2_QCH_CLOCK_REQ, QCH_CON_QE_PCIE_GEN4A_HSI2_QCH_EXPIRE_VAL, QCH_CON_QE_PCIE_GEN4A_HSI2_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(QE_PCIE_GEN4B_HSI2_QCH, QCH_CON_QE_PCIE_GEN4B_HSI2_QCH_ENABLE, QCH_CON_QE_PCIE_GEN4B_HSI2_QCH_CLOCK_REQ, QCH_CON_QE_PCIE_GEN4B_HSI2_QCH_EXPIRE_VAL, QCH_CON_QE_PCIE_GEN4B_HSI2_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(QE_UFS_EMBD_HSI2_QCH, QCH_CON_QE_UFS_EMBD_HSI2_QCH_ENABLE, QCH_CON_QE_UFS_EMBD_HSI2_QCH_CLOCK_REQ, QCH_CON_QE_UFS_EMBD_HSI2_QCH_EXPIRE_VAL, QCH_CON_QE_UFS_EMBD_HSI2_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SLH_AXI_MI_P_HSI2_QCH, QCH_CON_SLH_AXI_MI_P_HSI2_QCH_ENABLE, QCH_CON_SLH_AXI_MI_P_HSI2_QCH_CLOCK_REQ, QCH_CON_SLH_AXI_MI_P_HSI2_QCH_EXPIRE_VAL, QCH_CON_SLH_AXI_MI_P_HSI2_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SSMT_HSI2_QCH, QCH_CON_SSMT_HSI2_QCH_ENABLE, QCH_CON_SSMT_HSI2_QCH_CLOCK_REQ, QCH_CON_SSMT_HSI2_QCH_EXPIRE_VAL, QCH_CON_SSMT_HSI2_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SSMT_PCIE_IA_GEN4A_1_QCH, QCH_CON_SSMT_PCIE_IA_GEN4A_1_QCH_ENABLE, QCH_CON_SSMT_PCIE_IA_GEN4A_1_QCH_CLOCK_REQ, QCH_CON_SSMT_PCIE_IA_GEN4A_1_QCH_EXPIRE_VAL, QCH_CON_SSMT_PCIE_IA_GEN4A_1_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SSMT_PCIE_IA_GEN4B_1_QCH, QCH_CON_SSMT_PCIE_IA_GEN4B_1_QCH_ENABLE, QCH_CON_SSMT_PCIE_IA_GEN4B_1_QCH_CLOCK_REQ, QCH_CON_SSMT_PCIE_IA_GEN4B_1_QCH_EXPIRE_VAL, QCH_CON_SSMT_PCIE_IA_GEN4B_1_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SYSMMU_HSI2_QCH_S2, QCH_CON_SYSMMU_HSI2_QCH_S2_ENABLE, QCH_CON_SYSMMU_HSI2_QCH_S2_CLOCK_REQ, QCH_CON_SYSMMU_HSI2_QCH_S2_EXPIRE_VAL, QCH_CON_SYSMMU_HSI2_QCH_S2_IGNORE_FORCE_PM_EN),
	CLK_QCH(SYSMMU_HSI2_QCH_S1, QCH_CON_SYSMMU_HSI2_QCH_S1_ENABLE, QCH_CON_SYSMMU_HSI2_QCH_S1_CLOCK_REQ, QCH_CON_SYSMMU_HSI2_QCH_S1_EXPIRE_VAL, QCH_CON_SYSMMU_HSI2_QCH_S1_IGNORE_FORCE_PM_EN),
	CLK_QCH(SYSREG_HSI2_QCH, QCH_CON_SYSREG_HSI2_QCH_ENABLE, QCH_CON_SYSREG_HSI2_QCH_CLOCK_REQ, QCH_CON_SYSREG_HSI2_QCH_EXPIRE_VAL, QCH_CON_SYSREG_HSI2_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(UASC_PCIE_GEN4A_DBI_1_QCH, QCH_CON_UASC_PCIE_GEN4A_DBI_1_QCH_ENABLE, QCH_CON_UASC_PCIE_GEN4A_DBI_1_QCH_CLOCK_REQ, QCH_CON_UASC_PCIE_GEN4A_DBI_1_QCH_EXPIRE_VAL, QCH_CON_UASC_PCIE_GEN4A_DBI_1_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(UASC_PCIE_GEN4A_SLV_1_QCH, QCH_CON_UASC_PCIE_GEN4A_SLV_1_QCH_ENABLE, QCH_CON_UASC_PCIE_GEN4A_SLV_1_QCH_CLOCK_REQ, QCH_CON_UASC_PCIE_GEN4A_SLV_1_QCH_EXPIRE_VAL, QCH_CON_UASC_PCIE_GEN4A_SLV_1_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(UASC_PCIE_GEN4B_DBI_1_QCH, QCH_CON_UASC_PCIE_GEN4B_DBI_1_QCH_ENABLE, QCH_CON_UASC_PCIE_GEN4B_DBI_1_QCH_CLOCK_REQ, QCH_CON_UASC_PCIE_GEN4B_DBI_1_QCH_EXPIRE_VAL, QCH_CON_UASC_PCIE_GEN4B_DBI_1_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(UASC_PCIE_GEN4B_SLV_1_QCH, QCH_CON_UASC_PCIE_GEN4B_SLV_1_QCH_ENABLE, QCH_CON_UASC_PCIE_GEN4B_SLV_1_QCH_CLOCK_REQ, QCH_CON_UASC_PCIE_GEN4B_SLV_1_QCH_EXPIRE_VAL, QCH_CON_UASC_PCIE_GEN4B_SLV_1_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(UFS_EMBD_QCH, QCH_CON_UFS_EMBD_QCH_ENABLE, QCH_CON_UFS_EMBD_QCH_CLOCK_REQ, QCH_CON_UFS_EMBD_QCH_EXPIRE_VAL, QCH_CON_UFS_EMBD_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(UFS_EMBD_QCH_FMP, QCH_CON_UFS_EMBD_QCH_FMP_ENABLE, QCH_CON_UFS_EMBD_QCH_FMP_CLOCK_REQ, QCH_CON_UFS_EMBD_QCH_FMP_EXPIRE_VAL, QCH_CON_UFS_EMBD_QCH_FMP_IGNORE_FORCE_PM_EN),
	CLK_QCH(D_TZPC_IPP_QCH, QCH_CON_D_TZPC_IPP_QCH_ENABLE, QCH_CON_D_TZPC_IPP_QCH_CLOCK_REQ, QCH_CON_D_TZPC_IPP_QCH_EXPIRE_VAL, QCH_CON_D_TZPC_IPP_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(GPC_IPP_QCH, QCH_CON_GPC_IPP_QCH_ENABLE, QCH_CON_GPC_IPP_QCH_CLOCK_REQ, QCH_CON_GPC_IPP_QCH_EXPIRE_VAL, QCH_CON_GPC_IPP_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(IPP_CMU_IPP_QCH, QCH_CON_IPP_CMU_IPP_QCH_ENABLE, QCH_CON_IPP_CMU_IPP_QCH_CLOCK_REQ, QCH_CON_IPP_CMU_IPP_QCH_EXPIRE_VAL, QCH_CON_IPP_CMU_IPP_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_AST_MI_L_OTF0_PDP_IPP_QCH, QCH_CON_LH_AST_MI_L_OTF0_PDP_IPP_QCH_ENABLE, QCH_CON_LH_AST_MI_L_OTF0_PDP_IPP_QCH_CLOCK_REQ, QCH_CON_LH_AST_MI_L_OTF0_PDP_IPP_QCH_EXPIRE_VAL, QCH_CON_LH_AST_MI_L_OTF0_PDP_IPP_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_AST_MI_L_OTF1_PDP_IPP_QCH, QCH_CON_LH_AST_MI_L_OTF1_PDP_IPP_QCH_ENABLE, QCH_CON_LH_AST_MI_L_OTF1_PDP_IPP_QCH_CLOCK_REQ, QCH_CON_LH_AST_MI_L_OTF1_PDP_IPP_QCH_EXPIRE_VAL, QCH_CON_LH_AST_MI_L_OTF1_PDP_IPP_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_AST_MI_L_OTF2_PDP_IPP_QCH, QCH_CON_LH_AST_MI_L_OTF2_PDP_IPP_QCH_ENABLE, QCH_CON_LH_AST_MI_L_OTF2_PDP_IPP_QCH_CLOCK_REQ, QCH_CON_LH_AST_MI_L_OTF2_PDP_IPP_QCH_EXPIRE_VAL, QCH_CON_LH_AST_MI_L_OTF2_PDP_IPP_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_AST_MI_L_VO_PDP_IPP_QCH, QCH_CON_LH_AST_MI_L_VO_PDP_IPP_QCH_ENABLE, QCH_CON_LH_AST_MI_L_VO_PDP_IPP_QCH_CLOCK_REQ, QCH_CON_LH_AST_MI_L_VO_PDP_IPP_QCH_EXPIRE_VAL, QCH_CON_LH_AST_MI_L_VO_PDP_IPP_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_AST_SI_L_OTF_IPP_DNS_QCH, QCH_CON_LH_AST_SI_L_OTF_IPP_DNS_QCH_ENABLE, QCH_CON_LH_AST_SI_L_OTF_IPP_DNS_QCH_CLOCK_REQ, QCH_CON_LH_AST_SI_L_OTF_IPP_DNS_QCH_EXPIRE_VAL, QCH_CON_LH_AST_SI_L_OTF_IPP_DNS_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_AST_SI_L_SOTF0_IPP_CSIS_QCH, QCH_CON_LH_AST_SI_L_SOTF0_IPP_CSIS_QCH_ENABLE, QCH_CON_LH_AST_SI_L_SOTF0_IPP_CSIS_QCH_CLOCK_REQ, QCH_CON_LH_AST_SI_L_SOTF0_IPP_CSIS_QCH_EXPIRE_VAL, QCH_CON_LH_AST_SI_L_SOTF0_IPP_CSIS_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_AST_SI_L_SOTF1_IPP_CSIS_QCH, QCH_CON_LH_AST_SI_L_SOTF1_IPP_CSIS_QCH_ENABLE, QCH_CON_LH_AST_SI_L_SOTF1_IPP_CSIS_QCH_CLOCK_REQ, QCH_CON_LH_AST_SI_L_SOTF1_IPP_CSIS_QCH_EXPIRE_VAL, QCH_CON_LH_AST_SI_L_SOTF1_IPP_CSIS_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_AST_SI_L_SOTF2_IPP_CSIS_QCH, QCH_CON_LH_AST_SI_L_SOTF2_IPP_CSIS_QCH_ENABLE, QCH_CON_LH_AST_SI_L_SOTF2_IPP_CSIS_QCH_CLOCK_REQ, QCH_CON_LH_AST_SI_L_SOTF2_IPP_CSIS_QCH_EXPIRE_VAL, QCH_CON_LH_AST_SI_L_SOTF2_IPP_CSIS_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_AST_SI_L_VO_IPP_DNS_QCH, QCH_CON_LH_AST_SI_L_VO_IPP_DNS_QCH_ENABLE, QCH_CON_LH_AST_SI_L_VO_IPP_DNS_QCH_CLOCK_REQ, QCH_CON_LH_AST_SI_L_VO_IPP_DNS_QCH_EXPIRE_VAL, QCH_CON_LH_AST_SI_L_VO_IPP_DNS_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_AST_SI_L_ZOTF0_IPP_CSIS_QCH, QCH_CON_LH_AST_SI_L_ZOTF0_IPP_CSIS_QCH_ENABLE, QCH_CON_LH_AST_SI_L_ZOTF0_IPP_CSIS_QCH_CLOCK_REQ, QCH_CON_LH_AST_SI_L_ZOTF0_IPP_CSIS_QCH_EXPIRE_VAL, QCH_CON_LH_AST_SI_L_ZOTF0_IPP_CSIS_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_AST_SI_L_ZOTF1_IPP_CSIS_QCH, QCH_CON_LH_AST_SI_L_ZOTF1_IPP_CSIS_QCH_ENABLE, QCH_CON_LH_AST_SI_L_ZOTF1_IPP_CSIS_QCH_CLOCK_REQ, QCH_CON_LH_AST_SI_L_ZOTF1_IPP_CSIS_QCH_EXPIRE_VAL, QCH_CON_LH_AST_SI_L_ZOTF1_IPP_CSIS_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_AST_SI_L_ZOTF2_IPP_CSIS_QCH, QCH_CON_LH_AST_SI_L_ZOTF2_IPP_CSIS_QCH_ENABLE, QCH_CON_LH_AST_SI_L_ZOTF2_IPP_CSIS_QCH_CLOCK_REQ, QCH_CON_LH_AST_SI_L_ZOTF2_IPP_CSIS_QCH_EXPIRE_VAL, QCH_CON_LH_AST_SI_L_ZOTF2_IPP_CSIS_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_AXI_SI_D_IPP_QCH, QCH_CON_LH_AXI_SI_D_IPP_QCH_ENABLE, QCH_CON_LH_AXI_SI_D_IPP_QCH_CLOCK_REQ, QCH_CON_LH_AXI_SI_D_IPP_QCH_EXPIRE_VAL, QCH_CON_LH_AXI_SI_D_IPP_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_AXI_SI_LD_IPP_DNS_QCH, QCH_CON_LH_AXI_SI_LD_IPP_DNS_QCH_ENABLE, QCH_CON_LH_AXI_SI_LD_IPP_DNS_QCH_CLOCK_REQ, QCH_CON_LH_AXI_SI_LD_IPP_DNS_QCH_EXPIRE_VAL, QCH_CON_LH_AXI_SI_LD_IPP_DNS_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(PPMU_IPP_QCH, QCH_CON_PPMU_IPP_QCH_ENABLE, QCH_CON_PPMU_IPP_QCH_CLOCK_REQ, QCH_CON_PPMU_IPP_QCH_EXPIRE_VAL, QCH_CON_PPMU_IPP_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(PPMU_MSA_QCH, QCH_CON_PPMU_MSA_QCH_ENABLE, QCH_CON_PPMU_MSA_QCH_CLOCK_REQ, QCH_CON_PPMU_MSA_QCH_EXPIRE_VAL, QCH_CON_PPMU_MSA_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(QE_ALIGN0_QCH, QCH_CON_QE_ALIGN0_QCH_ENABLE, QCH_CON_QE_ALIGN0_QCH_CLOCK_REQ, QCH_CON_QE_ALIGN0_QCH_EXPIRE_VAL, QCH_CON_QE_ALIGN0_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(QE_ALIGN1_QCH, QCH_CON_QE_ALIGN1_QCH_ENABLE, QCH_CON_QE_ALIGN1_QCH_CLOCK_REQ, QCH_CON_QE_ALIGN1_QCH_EXPIRE_VAL, QCH_CON_QE_ALIGN1_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(QE_ALIGN2_QCH, QCH_CON_QE_ALIGN2_QCH_ENABLE, QCH_CON_QE_ALIGN2_QCH_CLOCK_REQ, QCH_CON_QE_ALIGN2_QCH_EXPIRE_VAL, QCH_CON_QE_ALIGN2_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(QE_ALIGN3_QCH, QCH_CON_QE_ALIGN3_QCH_ENABLE, QCH_CON_QE_ALIGN3_QCH_CLOCK_REQ, QCH_CON_QE_ALIGN3_QCH_EXPIRE_VAL, QCH_CON_QE_ALIGN3_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(QE_ALN_STAT_QCH, QCH_CON_QE_ALN_STAT_QCH_ENABLE, QCH_CON_QE_ALN_STAT_QCH_CLOCK_REQ, QCH_CON_QE_ALN_STAT_QCH_EXPIRE_VAL, QCH_CON_QE_ALN_STAT_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(QE_FDPIG_QCH, QCH_CON_QE_FDPIG_QCH_ENABLE, QCH_CON_QE_FDPIG_QCH_CLOCK_REQ, QCH_CON_QE_FDPIG_QCH_EXPIRE_VAL, QCH_CON_QE_FDPIG_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(QE_RGBH0_QCH, QCH_CON_QE_RGBH0_QCH_ENABLE, QCH_CON_QE_RGBH0_QCH_CLOCK_REQ, QCH_CON_QE_RGBH0_QCH_EXPIRE_VAL, QCH_CON_QE_RGBH0_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(QE_RGBH1_QCH, QCH_CON_QE_RGBH1_QCH_ENABLE, QCH_CON_QE_RGBH1_QCH_CLOCK_REQ, QCH_CON_QE_RGBH1_QCH_EXPIRE_VAL, QCH_CON_QE_RGBH1_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(QE_RGBH2_QCH, QCH_CON_QE_RGBH2_QCH_ENABLE, QCH_CON_QE_RGBH2_QCH_CLOCK_REQ, QCH_CON_QE_RGBH2_QCH_EXPIRE_VAL, QCH_CON_QE_RGBH2_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(QE_THSTAT_QCH, QCH_CON_QE_THSTAT_QCH_ENABLE, QCH_CON_QE_THSTAT_QCH_CLOCK_REQ, QCH_CON_QE_THSTAT_QCH_EXPIRE_VAL, QCH_CON_QE_THSTAT_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(QE_TNR_MSA0_QCH, QCH_CON_QE_TNR_MSA0_QCH_ENABLE, QCH_CON_QE_TNR_MSA0_QCH_CLOCK_REQ, QCH_CON_QE_TNR_MSA0_QCH_EXPIRE_VAL, QCH_CON_QE_TNR_MSA0_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(QE_TNR_MSA1_QCH, QCH_CON_QE_TNR_MSA1_QCH_ENABLE, QCH_CON_QE_TNR_MSA1_QCH_CLOCK_REQ, QCH_CON_QE_TNR_MSA1_QCH_EXPIRE_VAL, QCH_CON_QE_TNR_MSA1_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SIPU_IPP_QCH, QCH_CON_SIPU_IPP_QCH_ENABLE, QCH_CON_SIPU_IPP_QCH_CLOCK_REQ, QCH_CON_SIPU_IPP_QCH_EXPIRE_VAL, QCH_CON_SIPU_IPP_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SLH_AXI_MI_P_IPP_QCH, QCH_CON_SLH_AXI_MI_P_IPP_QCH_ENABLE, QCH_CON_SLH_AXI_MI_P_IPP_QCH_CLOCK_REQ, QCH_CON_SLH_AXI_MI_P_IPP_QCH_EXPIRE_VAL, QCH_CON_SLH_AXI_MI_P_IPP_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SSMT_ALIGN0_QCH, QCH_CON_SSMT_ALIGN0_QCH_ENABLE, QCH_CON_SSMT_ALIGN0_QCH_CLOCK_REQ, QCH_CON_SSMT_ALIGN0_QCH_EXPIRE_VAL, QCH_CON_SSMT_ALIGN0_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SSMT_ALIGN1_QCH, QCH_CON_SSMT_ALIGN1_QCH_ENABLE, QCH_CON_SSMT_ALIGN1_QCH_CLOCK_REQ, QCH_CON_SSMT_ALIGN1_QCH_EXPIRE_VAL, QCH_CON_SSMT_ALIGN1_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SSMT_ALIGN2_QCH, QCH_CON_SSMT_ALIGN2_QCH_ENABLE, QCH_CON_SSMT_ALIGN2_QCH_CLOCK_REQ, QCH_CON_SSMT_ALIGN2_QCH_EXPIRE_VAL, QCH_CON_SSMT_ALIGN2_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SSMT_ALIGN3_QCH, QCH_CON_SSMT_ALIGN3_QCH_ENABLE, QCH_CON_SSMT_ALIGN3_QCH_CLOCK_REQ, QCH_CON_SSMT_ALIGN3_QCH_EXPIRE_VAL, QCH_CON_SSMT_ALIGN3_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SSMT_ALN_STAT_QCH, QCH_CON_SSMT_ALN_STAT_QCH_ENABLE, QCH_CON_SSMT_ALN_STAT_QCH_CLOCK_REQ, QCH_CON_SSMT_ALN_STAT_QCH_EXPIRE_VAL, QCH_CON_SSMT_ALN_STAT_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SSMT_FDPIG_QCH, QCH_CON_SSMT_FDPIG_QCH_ENABLE, QCH_CON_SSMT_FDPIG_QCH_CLOCK_REQ, QCH_CON_SSMT_FDPIG_QCH_EXPIRE_VAL, QCH_CON_SSMT_FDPIG_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SSMT_RGBH0_QCH, QCH_CON_SSMT_RGBH0_QCH_ENABLE, QCH_CON_SSMT_RGBH0_QCH_CLOCK_REQ, QCH_CON_SSMT_RGBH0_QCH_EXPIRE_VAL, QCH_CON_SSMT_RGBH0_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SSMT_RGBH1_QCH, QCH_CON_SSMT_RGBH1_QCH_ENABLE, QCH_CON_SSMT_RGBH1_QCH_CLOCK_REQ, QCH_CON_SSMT_RGBH1_QCH_EXPIRE_VAL, QCH_CON_SSMT_RGBH1_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SSMT_RGBH2_QCH, QCH_CON_SSMT_RGBH2_QCH_ENABLE, QCH_CON_SSMT_RGBH2_QCH_CLOCK_REQ, QCH_CON_SSMT_RGBH2_QCH_EXPIRE_VAL, QCH_CON_SSMT_RGBH2_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SSMT_THSTAT_QCH, QCH_CON_SSMT_THSTAT_QCH_ENABLE, QCH_CON_SSMT_THSTAT_QCH_CLOCK_REQ, QCH_CON_SSMT_THSTAT_QCH_EXPIRE_VAL, QCH_CON_SSMT_THSTAT_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SSMT_TNR_MSA0_QCH, QCH_CON_SSMT_TNR_MSA0_QCH_ENABLE, QCH_CON_SSMT_TNR_MSA0_QCH_CLOCK_REQ, QCH_CON_SSMT_TNR_MSA0_QCH_EXPIRE_VAL, QCH_CON_SSMT_TNR_MSA0_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SSMT_TNR_MSA1_QCH, QCH_CON_SSMT_TNR_MSA1_QCH_ENABLE, QCH_CON_SSMT_TNR_MSA1_QCH_CLOCK_REQ, QCH_CON_SSMT_TNR_MSA1_QCH_EXPIRE_VAL, QCH_CON_SSMT_TNR_MSA1_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SYSMMU_IPP_QCH_S1, QCH_CON_SYSMMU_IPP_QCH_S1_ENABLE, QCH_CON_SYSMMU_IPP_QCH_S1_CLOCK_REQ, QCH_CON_SYSMMU_IPP_QCH_S1_EXPIRE_VAL, QCH_CON_SYSMMU_IPP_QCH_S1_IGNORE_FORCE_PM_EN),
	CLK_QCH(SYSMMU_IPP_QCH_S2, QCH_CON_SYSMMU_IPP_QCH_S2_ENABLE, QCH_CON_SYSMMU_IPP_QCH_S2_CLOCK_REQ, QCH_CON_SYSMMU_IPP_QCH_S2_EXPIRE_VAL, QCH_CON_SYSMMU_IPP_QCH_S2_IGNORE_FORCE_PM_EN),
	CLK_QCH(SYSREG_IPP_QCH, QCH_CON_SYSREG_IPP_QCH_ENABLE, QCH_CON_SYSREG_IPP_QCH_CLOCK_REQ, QCH_CON_SYSREG_IPP_QCH_EXPIRE_VAL, QCH_CON_SYSREG_IPP_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(TNR_A_QCH, QCH_CON_TNR_A_QCH_ENABLE, QCH_CON_TNR_A_QCH_CLOCK_REQ, QCH_CON_TNR_A_QCH_EXPIRE_VAL, QCH_CON_TNR_A_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(D_TZPC_ITP_QCH, QCH_CON_D_TZPC_ITP_QCH_ENABLE, QCH_CON_D_TZPC_ITP_QCH_CLOCK_REQ, QCH_CON_D_TZPC_ITP_QCH_EXPIRE_VAL, QCH_CON_D_TZPC_ITP_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(GPC_ITP_QCH, QCH_CON_GPC_ITP_QCH_ENABLE, QCH_CON_GPC_ITP_QCH_CLOCK_REQ, QCH_CON_GPC_ITP_QCH_EXPIRE_VAL, QCH_CON_GPC_ITP_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(ITP_QCH, QCH_CON_ITP_QCH_ENABLE, QCH_CON_ITP_QCH_CLOCK_REQ, QCH_CON_ITP_QCH_EXPIRE_VAL, QCH_CON_ITP_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(ITP_CMU_ITP_QCH, QCH_CON_ITP_CMU_ITP_QCH_ENABLE, QCH_CON_ITP_CMU_ITP_QCH_CLOCK_REQ, QCH_CON_ITP_CMU_ITP_QCH_EXPIRE_VAL, QCH_CON_ITP_CMU_ITP_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_AST_MI_L_OTF0_DNS_ITP_QCH, QCH_CON_LH_AST_MI_L_OTF0_DNS_ITP_QCH_ENABLE, QCH_CON_LH_AST_MI_L_OTF0_DNS_ITP_QCH_CLOCK_REQ, QCH_CON_LH_AST_MI_L_OTF0_DNS_ITP_QCH_EXPIRE_VAL, QCH_CON_LH_AST_MI_L_OTF0_DNS_ITP_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_AST_MI_L_OTF1_DNS_ITP_QCH, QCH_CON_LH_AST_MI_L_OTF1_DNS_ITP_QCH_ENABLE, QCH_CON_LH_AST_MI_L_OTF1_DNS_ITP_QCH_CLOCK_REQ, QCH_CON_LH_AST_MI_L_OTF1_DNS_ITP_QCH_EXPIRE_VAL, QCH_CON_LH_AST_MI_L_OTF1_DNS_ITP_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_AST_SI_L_OTF_ITP_DNS_QCH, QCH_CON_LH_AST_SI_L_OTF_ITP_DNS_QCH_ENABLE, QCH_CON_LH_AST_SI_L_OTF_ITP_DNS_QCH_CLOCK_REQ, QCH_CON_LH_AST_SI_L_OTF_ITP_DNS_QCH_EXPIRE_VAL, QCH_CON_LH_AST_SI_L_OTF_ITP_DNS_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_AXI_SI_LD_ITP_DNS_QCH, QCH_CON_LH_AXI_SI_LD_ITP_DNS_QCH_ENABLE, QCH_CON_LH_AXI_SI_LD_ITP_DNS_QCH_CLOCK_REQ, QCH_CON_LH_AXI_SI_LD_ITP_DNS_QCH_EXPIRE_VAL, QCH_CON_LH_AXI_SI_LD_ITP_DNS_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(PPMU_ITP_QCH, QCH_CON_PPMU_ITP_QCH_ENABLE, QCH_CON_PPMU_ITP_QCH_CLOCK_REQ, QCH_CON_PPMU_ITP_QCH_EXPIRE_VAL, QCH_CON_PPMU_ITP_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(QE_ITP_QCH, QCH_CON_QE_ITP_QCH_ENABLE, QCH_CON_QE_ITP_QCH_CLOCK_REQ, QCH_CON_QE_ITP_QCH_EXPIRE_VAL, QCH_CON_QE_ITP_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SLH_AXI_MI_P_ITP_QCH, QCH_CON_SLH_AXI_MI_P_ITP_QCH_ENABLE, QCH_CON_SLH_AXI_MI_P_ITP_QCH_CLOCK_REQ, QCH_CON_SLH_AXI_MI_P_ITP_QCH_EXPIRE_VAL, QCH_CON_SLH_AXI_MI_P_ITP_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SSMT_ITP_QCH, QCH_CON_SSMT_ITP_QCH_ENABLE, QCH_CON_SSMT_ITP_QCH_CLOCK_REQ, QCH_CON_SSMT_ITP_QCH_EXPIRE_VAL, QCH_CON_SSMT_ITP_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SYSREG_ITP_QCH, QCH_CON_SYSREG_ITP_QCH_ENABLE, QCH_CON_SYSREG_ITP_QCH_CLOCK_REQ, QCH_CON_SYSREG_ITP_QCH_EXPIRE_VAL, QCH_CON_SYSREG_ITP_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(C2R_MCSC_QCH, QCH_CON_C2R_MCSC_QCH_ENABLE, QCH_CON_C2R_MCSC_QCH_CLOCK_REQ, QCH_CON_C2R_MCSC_QCH_EXPIRE_VAL, QCH_CON_C2R_MCSC_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(D_TZPC_MCSC_QCH, QCH_CON_D_TZPC_MCSC_QCH_ENABLE, QCH_CON_D_TZPC_MCSC_QCH_CLOCK_REQ, QCH_CON_D_TZPC_MCSC_QCH_EXPIRE_VAL, QCH_CON_D_TZPC_MCSC_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(GPC_MCSC_QCH, QCH_CON_GPC_MCSC_QCH_ENABLE, QCH_CON_GPC_MCSC_QCH_CLOCK_REQ, QCH_CON_GPC_MCSC_QCH_EXPIRE_VAL, QCH_CON_GPC_MCSC_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(ITSC_QCH_CLK, QCH_CON_ITSC_QCH_CLK_ENABLE, QCH_CON_ITSC_QCH_CLK_CLOCK_REQ, QCH_CON_ITSC_QCH_CLK_EXPIRE_VAL, QCH_CON_ITSC_QCH_CLK_IGNORE_FORCE_PM_EN),
	CLK_QCH(ITSC_QCH_C2, QCH_CON_ITSC_QCH_C2_ENABLE, QCH_CON_ITSC_QCH_C2_CLOCK_REQ, QCH_CON_ITSC_QCH_C2_EXPIRE_VAL, QCH_CON_ITSC_QCH_C2_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_AST_MI_I_ITSC_MCSC_QCH, QCH_CON_LH_AST_MI_I_ITSC_MCSC_QCH_ENABLE, QCH_CON_LH_AST_MI_I_ITSC_MCSC_QCH_CLOCK_REQ, QCH_CON_LH_AST_MI_I_ITSC_MCSC_QCH_EXPIRE_VAL, QCH_CON_LH_AST_MI_I_ITSC_MCSC_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_AST_MI_L_OTF0_DNS_MCSC_QCH, QCH_CON_LH_AST_MI_L_OTF0_DNS_MCSC_QCH_ENABLE, QCH_CON_LH_AST_MI_L_OTF0_DNS_MCSC_QCH_CLOCK_REQ, QCH_CON_LH_AST_MI_L_OTF0_DNS_MCSC_QCH_EXPIRE_VAL, QCH_CON_LH_AST_MI_L_OTF0_DNS_MCSC_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_AST_MI_L_OTF1_DNS_MCSC_QCH, QCH_CON_LH_AST_MI_L_OTF1_DNS_MCSC_QCH_ENABLE, QCH_CON_LH_AST_MI_L_OTF1_DNS_MCSC_QCH_CLOCK_REQ, QCH_CON_LH_AST_MI_L_OTF1_DNS_MCSC_QCH_EXPIRE_VAL, QCH_CON_LH_AST_MI_L_OTF1_DNS_MCSC_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_AST_MI_L_OTF2_DNS_MCSC_QCH, QCH_CON_LH_AST_MI_L_OTF2_DNS_MCSC_QCH_ENABLE, QCH_CON_LH_AST_MI_L_OTF2_DNS_MCSC_QCH_CLOCK_REQ, QCH_CON_LH_AST_MI_L_OTF2_DNS_MCSC_QCH_EXPIRE_VAL, QCH_CON_LH_AST_MI_L_OTF2_DNS_MCSC_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_AST_MI_L_OTF_TNR_MCSC_QCH, QCH_CON_LH_AST_MI_L_OTF_TNR_MCSC_QCH_ENABLE, QCH_CON_LH_AST_MI_L_OTF_TNR_MCSC_QCH_CLOCK_REQ, QCH_CON_LH_AST_MI_L_OTF_TNR_MCSC_QCH_EXPIRE_VAL, QCH_CON_LH_AST_MI_L_OTF_TNR_MCSC_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_AST_MI_L_VO_GDC_MCSC_QCH, QCH_CON_LH_AST_MI_L_VO_GDC_MCSC_QCH_ENABLE, QCH_CON_LH_AST_MI_L_VO_GDC_MCSC_QCH_CLOCK_REQ, QCH_CON_LH_AST_MI_L_VO_GDC_MCSC_QCH_EXPIRE_VAL, QCH_CON_LH_AST_MI_L_VO_GDC_MCSC_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_AST_SI_I_ITSC_MCSC_QCH, QCH_CON_LH_AST_SI_I_ITSC_MCSC_QCH_ENABLE, QCH_CON_LH_AST_SI_I_ITSC_MCSC_QCH_CLOCK_REQ, QCH_CON_LH_AST_SI_I_ITSC_MCSC_QCH_EXPIRE_VAL, QCH_CON_LH_AST_SI_I_ITSC_MCSC_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_AST_SI_L_OTF_MCSC_TNR_QCH, QCH_CON_LH_AST_SI_L_OTF_MCSC_TNR_QCH_ENABLE, QCH_CON_LH_AST_SI_L_OTF_MCSC_TNR_QCH_CLOCK_REQ, QCH_CON_LH_AST_SI_L_OTF_MCSC_TNR_QCH_EXPIRE_VAL, QCH_CON_LH_AST_SI_L_OTF_MCSC_TNR_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_AST_SI_L_VO_MCSC_CSIS_QCH, QCH_CON_LH_AST_SI_L_VO_MCSC_CSIS_QCH_ENABLE, QCH_CON_LH_AST_SI_L_VO_MCSC_CSIS_QCH_CLOCK_REQ, QCH_CON_LH_AST_SI_L_VO_MCSC_CSIS_QCH_EXPIRE_VAL, QCH_CON_LH_AST_SI_L_VO_MCSC_CSIS_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_AXI_SI_D0_MCSC_QCH, QCH_CON_LH_AXI_SI_D0_MCSC_QCH_ENABLE, QCH_CON_LH_AXI_SI_D0_MCSC_QCH_CLOCK_REQ, QCH_CON_LH_AXI_SI_D0_MCSC_QCH_EXPIRE_VAL, QCH_CON_LH_AXI_SI_D0_MCSC_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_AXI_SI_D1_MCSC_QCH, QCH_CON_LH_AXI_SI_D1_MCSC_QCH_ENABLE, QCH_CON_LH_AXI_SI_D1_MCSC_QCH_CLOCK_REQ, QCH_CON_LH_AXI_SI_D1_MCSC_QCH_EXPIRE_VAL, QCH_CON_LH_AXI_SI_D1_MCSC_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_AXI_SI_D2_MCSC_QCH, QCH_CON_LH_AXI_SI_D2_MCSC_QCH_ENABLE, QCH_CON_LH_AXI_SI_D2_MCSC_QCH_CLOCK_REQ, QCH_CON_LH_AXI_SI_D2_MCSC_QCH_EXPIRE_VAL, QCH_CON_LH_AXI_SI_D2_MCSC_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_AXI_SI_LD_MCSC_DNS_QCH, QCH_CON_LH_AXI_SI_LD_MCSC_DNS_QCH_ENABLE, QCH_CON_LH_AXI_SI_LD_MCSC_DNS_QCH_CLOCK_REQ, QCH_CON_LH_AXI_SI_LD_MCSC_DNS_QCH_EXPIRE_VAL, QCH_CON_LH_AXI_SI_LD_MCSC_DNS_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(MCSC_QCH_CLK, QCH_CON_MCSC_QCH_CLK_ENABLE, QCH_CON_MCSC_QCH_CLK_CLOCK_REQ, QCH_CON_MCSC_QCH_CLK_EXPIRE_VAL, QCH_CON_MCSC_QCH_CLK_IGNORE_FORCE_PM_EN),
	CLK_QCH(MCSC_QCH_C2CLK, QCH_CON_MCSC_QCH_C2CLK_ENABLE, QCH_CON_MCSC_QCH_C2CLK_CLOCK_REQ, QCH_CON_MCSC_QCH_C2CLK_EXPIRE_VAL, QCH_CON_MCSC_QCH_C2CLK_IGNORE_FORCE_PM_EN),
	CLK_QCH(MCSC_CMU_MCSC_QCH, QCH_CON_MCSC_CMU_MCSC_QCH_ENABLE, QCH_CON_MCSC_CMU_MCSC_QCH_CLOCK_REQ, QCH_CON_MCSC_CMU_MCSC_QCH_EXPIRE_VAL, QCH_CON_MCSC_CMU_MCSC_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(PPMU_D0_ITSC_QCH, QCH_CON_PPMU_D0_ITSC_QCH_ENABLE, QCH_CON_PPMU_D0_ITSC_QCH_CLOCK_REQ, QCH_CON_PPMU_D0_ITSC_QCH_EXPIRE_VAL, QCH_CON_PPMU_D0_ITSC_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(PPMU_D0_MCSC_QCH, QCH_CON_PPMU_D0_MCSC_QCH_ENABLE, QCH_CON_PPMU_D0_MCSC_QCH_CLOCK_REQ, QCH_CON_PPMU_D0_MCSC_QCH_EXPIRE_VAL, QCH_CON_PPMU_D0_MCSC_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(PPMU_D1_ITSC_QCH, QCH_CON_PPMU_D1_ITSC_QCH_ENABLE, QCH_CON_PPMU_D1_ITSC_QCH_CLOCK_REQ, QCH_CON_PPMU_D1_ITSC_QCH_EXPIRE_VAL, QCH_CON_PPMU_D1_ITSC_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(PPMU_D1_MCSC_QCH, QCH_CON_PPMU_D1_MCSC_QCH_ENABLE, QCH_CON_PPMU_D1_MCSC_QCH_CLOCK_REQ, QCH_CON_PPMU_D1_MCSC_QCH_EXPIRE_VAL, QCH_CON_PPMU_D1_MCSC_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(QE_D0_MCSC_QCH, QCH_CON_QE_D0_MCSC_QCH_ENABLE, QCH_CON_QE_D0_MCSC_QCH_CLOCK_REQ, QCH_CON_QE_D0_MCSC_QCH_EXPIRE_VAL, QCH_CON_QE_D0_MCSC_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(QE_D1_ITSC_QCH, QCH_CON_QE_D1_ITSC_QCH_ENABLE, QCH_CON_QE_D1_ITSC_QCH_CLOCK_REQ, QCH_CON_QE_D1_ITSC_QCH_EXPIRE_VAL, QCH_CON_QE_D1_ITSC_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(QE_D1_MCSC_QCH, QCH_CON_QE_D1_MCSC_QCH_ENABLE, QCH_CON_QE_D1_MCSC_QCH_CLOCK_REQ, QCH_CON_QE_D1_MCSC_QCH_EXPIRE_VAL, QCH_CON_QE_D1_MCSC_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(QE_D2_ITSC_QCH, QCH_CON_QE_D2_ITSC_QCH_ENABLE, QCH_CON_QE_D2_ITSC_QCH_CLOCK_REQ, QCH_CON_QE_D2_ITSC_QCH_EXPIRE_VAL, QCH_CON_QE_D2_ITSC_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(QE_D2_MCSC_QCH, QCH_CON_QE_D2_MCSC_QCH_ENABLE, QCH_CON_QE_D2_MCSC_QCH_CLOCK_REQ, QCH_CON_QE_D2_MCSC_QCH_EXPIRE_VAL, QCH_CON_QE_D2_MCSC_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(QE_D3_ITSC_QCH, QCH_CON_QE_D3_ITSC_QCH_ENABLE, QCH_CON_QE_D3_ITSC_QCH_CLOCK_REQ, QCH_CON_QE_D3_ITSC_QCH_EXPIRE_VAL, QCH_CON_QE_D3_ITSC_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(QE_D3_MCSC_QCH, QCH_CON_QE_D3_MCSC_QCH_ENABLE, QCH_CON_QE_D3_MCSC_QCH_CLOCK_REQ, QCH_CON_QE_D3_MCSC_QCH_EXPIRE_VAL, QCH_CON_QE_D3_MCSC_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(QE_D4_MCSC_QCH, QCH_CON_QE_D4_MCSC_QCH_ENABLE, QCH_CON_QE_D4_MCSC_QCH_CLOCK_REQ, QCH_CON_QE_D4_MCSC_QCH_EXPIRE_VAL, QCH_CON_QE_D4_MCSC_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(QE_D5_MCSC_QCH, QCH_CON_QE_D5_MCSC_QCH_ENABLE, QCH_CON_QE_D5_MCSC_QCH_CLOCK_REQ, QCH_CON_QE_D5_MCSC_QCH_EXPIRE_VAL, QCH_CON_QE_D5_MCSC_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SLH_AXI_MI_P_MCSC_QCH, QCH_CON_SLH_AXI_MI_P_MCSC_QCH_ENABLE, QCH_CON_SLH_AXI_MI_P_MCSC_QCH_CLOCK_REQ, QCH_CON_SLH_AXI_MI_P_MCSC_QCH_EXPIRE_VAL, QCH_CON_SLH_AXI_MI_P_MCSC_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SSMT_D0_ITSC_QCH, QCH_CON_SSMT_D0_ITSC_QCH_ENABLE, QCH_CON_SSMT_D0_ITSC_QCH_CLOCK_REQ, QCH_CON_SSMT_D0_ITSC_QCH_EXPIRE_VAL, QCH_CON_SSMT_D0_ITSC_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SSMT_D0_MCSC_QCH, QCH_CON_SSMT_D0_MCSC_QCH_ENABLE, QCH_CON_SSMT_D0_MCSC_QCH_CLOCK_REQ, QCH_CON_SSMT_D0_MCSC_QCH_EXPIRE_VAL, QCH_CON_SSMT_D0_MCSC_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SSMT_D1_ITSC_QCH, QCH_CON_SSMT_D1_ITSC_QCH_ENABLE, QCH_CON_SSMT_D1_ITSC_QCH_CLOCK_REQ, QCH_CON_SSMT_D1_ITSC_QCH_EXPIRE_VAL, QCH_CON_SSMT_D1_ITSC_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SSMT_D1_MCSC_QCH, QCH_CON_SSMT_D1_MCSC_QCH_ENABLE, QCH_CON_SSMT_D1_MCSC_QCH_CLOCK_REQ, QCH_CON_SSMT_D1_MCSC_QCH_EXPIRE_VAL, QCH_CON_SSMT_D1_MCSC_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SYSMMU_D0_MCSC_QCH_S1, QCH_CON_SYSMMU_D0_MCSC_QCH_S1_ENABLE, QCH_CON_SYSMMU_D0_MCSC_QCH_S1_CLOCK_REQ, QCH_CON_SYSMMU_D0_MCSC_QCH_S1_EXPIRE_VAL, QCH_CON_SYSMMU_D0_MCSC_QCH_S1_IGNORE_FORCE_PM_EN),
	CLK_QCH(SYSMMU_D0_MCSC_QCH_S2, QCH_CON_SYSMMU_D0_MCSC_QCH_S2_ENABLE, QCH_CON_SYSMMU_D0_MCSC_QCH_S2_CLOCK_REQ, QCH_CON_SYSMMU_D0_MCSC_QCH_S2_EXPIRE_VAL, QCH_CON_SYSMMU_D0_MCSC_QCH_S2_IGNORE_FORCE_PM_EN),
	CLK_QCH(SYSMMU_D1_MCSC_QCH_S1, QCH_CON_SYSMMU_D1_MCSC_QCH_S1_ENABLE, QCH_CON_SYSMMU_D1_MCSC_QCH_S1_CLOCK_REQ, QCH_CON_SYSMMU_D1_MCSC_QCH_S1_EXPIRE_VAL, QCH_CON_SYSMMU_D1_MCSC_QCH_S1_IGNORE_FORCE_PM_EN),
	CLK_QCH(SYSMMU_D1_MCSC_QCH_S2, QCH_CON_SYSMMU_D1_MCSC_QCH_S2_ENABLE, QCH_CON_SYSMMU_D1_MCSC_QCH_S2_CLOCK_REQ, QCH_CON_SYSMMU_D1_MCSC_QCH_S2_EXPIRE_VAL, QCH_CON_SYSMMU_D1_MCSC_QCH_S2_IGNORE_FORCE_PM_EN),
	CLK_QCH(SYSMMU_D2_MCSC_QCH_S1, QCH_CON_SYSMMU_D2_MCSC_QCH_S1_ENABLE, QCH_CON_SYSMMU_D2_MCSC_QCH_S1_CLOCK_REQ, QCH_CON_SYSMMU_D2_MCSC_QCH_S1_EXPIRE_VAL, QCH_CON_SYSMMU_D2_MCSC_QCH_S1_IGNORE_FORCE_PM_EN),
	CLK_QCH(SYSMMU_D2_MCSC_QCH_S2, QCH_CON_SYSMMU_D2_MCSC_QCH_S2_ENABLE, QCH_CON_SYSMMU_D2_MCSC_QCH_S2_CLOCK_REQ, QCH_CON_SYSMMU_D2_MCSC_QCH_S2_EXPIRE_VAL, QCH_CON_SYSMMU_D2_MCSC_QCH_S2_IGNORE_FORCE_PM_EN),
	CLK_QCH(SYSREG_MCSC_QCH, QCH_CON_SYSREG_MCSC_QCH_ENABLE, QCH_CON_SYSREG_MCSC_QCH_CLOCK_REQ, QCH_CON_SYSREG_MCSC_QCH_EXPIRE_VAL, QCH_CON_SYSREG_MCSC_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(D_TZPC_MFC_QCH, QCH_CON_D_TZPC_MFC_QCH_ENABLE, QCH_CON_D_TZPC_MFC_QCH_CLOCK_REQ, QCH_CON_D_TZPC_MFC_QCH_EXPIRE_VAL, QCH_CON_D_TZPC_MFC_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(GPC_MFC_QCH, QCH_CON_GPC_MFC_QCH_ENABLE, QCH_CON_GPC_MFC_QCH_CLOCK_REQ, QCH_CON_GPC_MFC_QCH_EXPIRE_VAL, QCH_CON_GPC_MFC_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_AXI_SI_D0_MFC_QCH, QCH_CON_LH_AXI_SI_D0_MFC_QCH_ENABLE, QCH_CON_LH_AXI_SI_D0_MFC_QCH_CLOCK_REQ, QCH_CON_LH_AXI_SI_D0_MFC_QCH_EXPIRE_VAL, QCH_CON_LH_AXI_SI_D0_MFC_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_AXI_SI_D1_MFC_QCH, QCH_CON_LH_AXI_SI_D1_MFC_QCH_ENABLE, QCH_CON_LH_AXI_SI_D1_MFC_QCH_CLOCK_REQ, QCH_CON_LH_AXI_SI_D1_MFC_QCH_EXPIRE_VAL, QCH_CON_LH_AXI_SI_D1_MFC_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(MFC_QCH, QCH_CON_MFC_QCH_ENABLE, QCH_CON_MFC_QCH_CLOCK_REQ, QCH_CON_MFC_QCH_EXPIRE_VAL, QCH_CON_MFC_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(MFC_CMU_MFC_QCH, QCH_CON_MFC_CMU_MFC_QCH_ENABLE, QCH_CON_MFC_CMU_MFC_QCH_CLOCK_REQ, QCH_CON_MFC_CMU_MFC_QCH_EXPIRE_VAL, QCH_CON_MFC_CMU_MFC_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(PPMU_D0_MFC_QCH, QCH_CON_PPMU_D0_MFC_QCH_ENABLE, QCH_CON_PPMU_D0_MFC_QCH_CLOCK_REQ, QCH_CON_PPMU_D0_MFC_QCH_EXPIRE_VAL, QCH_CON_PPMU_D0_MFC_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(PPMU_D1_MFC_QCH, QCH_CON_PPMU_D1_MFC_QCH_ENABLE, QCH_CON_PPMU_D1_MFC_QCH_CLOCK_REQ, QCH_CON_PPMU_D1_MFC_QCH_EXPIRE_VAL, QCH_CON_PPMU_D1_MFC_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(RSTNSYNC_CLK_MFC_NOCD_SW_RESET_QCH, QCH_CON_RSTNSYNC_CLK_MFC_NOCD_SW_RESET_QCH_ENABLE, QCH_CON_RSTNSYNC_CLK_MFC_NOCD_SW_RESET_QCH_CLOCK_REQ, QCH_CON_RSTNSYNC_CLK_MFC_NOCD_SW_RESET_QCH_EXPIRE_VAL, QCH_CON_RSTNSYNC_CLK_MFC_NOCD_SW_RESET_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SLH_AXI_MI_P_MFC_QCH, QCH_CON_SLH_AXI_MI_P_MFC_QCH_ENABLE, QCH_CON_SLH_AXI_MI_P_MFC_QCH_CLOCK_REQ, QCH_CON_SLH_AXI_MI_P_MFC_QCH_EXPIRE_VAL, QCH_CON_SLH_AXI_MI_P_MFC_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SSMT_D0_MFC_QCH, QCH_CON_SSMT_D0_MFC_QCH_ENABLE, QCH_CON_SSMT_D0_MFC_QCH_CLOCK_REQ, QCH_CON_SSMT_D0_MFC_QCH_EXPIRE_VAL, QCH_CON_SSMT_D0_MFC_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SSMT_D1_MFC_QCH, QCH_CON_SSMT_D1_MFC_QCH_ENABLE, QCH_CON_SSMT_D1_MFC_QCH_CLOCK_REQ, QCH_CON_SSMT_D1_MFC_QCH_EXPIRE_VAL, QCH_CON_SSMT_D1_MFC_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SYSMMU_D0_MFC_QCH_0, QCH_CON_SYSMMU_D0_MFC_QCH_0_ENABLE, QCH_CON_SYSMMU_D0_MFC_QCH_0_CLOCK_REQ, QCH_CON_SYSMMU_D0_MFC_QCH_0_EXPIRE_VAL, QCH_CON_SYSMMU_D0_MFC_QCH_0_IGNORE_FORCE_PM_EN),
	CLK_QCH(SYSMMU_D0_MFC_QCH_1, QCH_CON_SYSMMU_D0_MFC_QCH_1_ENABLE, QCH_CON_SYSMMU_D0_MFC_QCH_1_CLOCK_REQ, QCH_CON_SYSMMU_D0_MFC_QCH_1_EXPIRE_VAL, QCH_CON_SYSMMU_D0_MFC_QCH_1_IGNORE_FORCE_PM_EN),
	CLK_QCH(SYSMMU_D1_MFC_QCH_0, QCH_CON_SYSMMU_D1_MFC_QCH_0_ENABLE, QCH_CON_SYSMMU_D1_MFC_QCH_0_CLOCK_REQ, QCH_CON_SYSMMU_D1_MFC_QCH_0_EXPIRE_VAL, QCH_CON_SYSMMU_D1_MFC_QCH_0_IGNORE_FORCE_PM_EN),
	CLK_QCH(SYSMMU_D1_MFC_QCH_1, QCH_CON_SYSMMU_D1_MFC_QCH_1_ENABLE, QCH_CON_SYSMMU_D1_MFC_QCH_1_CLOCK_REQ, QCH_CON_SYSMMU_D1_MFC_QCH_1_EXPIRE_VAL, QCH_CON_SYSMMU_D1_MFC_QCH_1_IGNORE_FORCE_PM_EN),
	CLK_QCH(SYSREG_MFC_QCH, QCH_CON_SYSREG_MFC_QCH_ENABLE, QCH_CON_SYSREG_MFC_QCH_CLOCK_REQ, QCH_CON_SYSREG_MFC_QCH_EXPIRE_VAL, QCH_CON_SYSREG_MFC_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(APBBR_DDRPHY_QCH, QCH_CON_APBBR_DDRPHY_QCH_ENABLE, QCH_CON_APBBR_DDRPHY_QCH_CLOCK_REQ, QCH_CON_APBBR_DDRPHY_QCH_EXPIRE_VAL, QCH_CON_APBBR_DDRPHY_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(APBBR_DMC_QCH, QCH_CON_APBBR_DMC_QCH_ENABLE, QCH_CON_APBBR_DMC_QCH_CLOCK_REQ, QCH_CON_APBBR_DMC_QCH_EXPIRE_VAL, QCH_CON_APBBR_DMC_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(CMU_MIF_CMUREF_QCH, DMYQCH_CON_CMU_MIF_CMUREF_QCH_ENABLE, DMYQCH_CON_CMU_MIF_CMUREF_QCH_CLOCK_REQ, EMPTY_CAL_ID, DMYQCH_CON_CMU_MIF_CMUREF_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(DMC_QCH, QCH_CON_DMC_QCH_ENABLE, QCH_CON_DMC_QCH_CLOCK_REQ, QCH_CON_DMC_QCH_EXPIRE_VAL, QCH_CON_DMC_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(D_TZPC_MIF_QCH, QCH_CON_D_TZPC_MIF_QCH_ENABLE, QCH_CON_D_TZPC_MIF_QCH_CLOCK_REQ, QCH_CON_D_TZPC_MIF_QCH_EXPIRE_VAL, QCH_CON_D_TZPC_MIF_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(GEN_WREN_SECURE_QCH, QCH_CON_GEN_WREN_SECURE_QCH_ENABLE, QCH_CON_GEN_WREN_SECURE_QCH_CLOCK_REQ, QCH_CON_GEN_WREN_SECURE_QCH_EXPIRE_VAL, QCH_CON_GEN_WREN_SECURE_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(GPC_MIF_QCH, QCH_CON_GPC_MIF_QCH_ENABLE, QCH_CON_GPC_MIF_QCH_CLOCK_REQ, QCH_CON_GPC_MIF_QCH_EXPIRE_VAL, QCH_CON_GPC_MIF_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_AST_MI_G_DMC_CD_QCH, QCH_CON_LH_AST_MI_G_DMC_CD_QCH_ENABLE, QCH_CON_LH_AST_MI_G_DMC_CD_QCH_CLOCK_REQ, QCH_CON_LH_AST_MI_G_DMC_CD_QCH_EXPIRE_VAL, QCH_CON_LH_AST_MI_G_DMC_CD_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_AST_SI_G_DMC_QCH, QCH_CON_LH_AST_SI_G_DMC_QCH_ENABLE, QCH_CON_LH_AST_SI_G_DMC_QCH_CLOCK_REQ, QCH_CON_LH_AST_SI_G_DMC_QCH_EXPIRE_VAL, QCH_CON_LH_AST_SI_G_DMC_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_AST_SI_G_DMC_CD_QCH, QCH_CON_LH_AST_SI_G_DMC_CD_QCH_ENABLE, QCH_CON_LH_AST_SI_G_DMC_CD_QCH_CLOCK_REQ, QCH_CON_LH_AST_SI_G_DMC_CD_QCH_EXPIRE_VAL, QCH_CON_LH_AST_SI_G_DMC_CD_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_AXI_MI_P_MIF_CU_QCH, QCH_CON_LH_AXI_MI_P_MIF_CU_QCH_ENABLE, QCH_CON_LH_AXI_MI_P_MIF_CU_QCH_CLOCK_REQ, QCH_CON_LH_AXI_MI_P_MIF_CU_QCH_EXPIRE_VAL, QCH_CON_LH_AXI_MI_P_MIF_CU_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_AXI_SI_P_MIF_CU_QCH, QCH_CON_LH_AXI_SI_P_MIF_CU_QCH_ENABLE, QCH_CON_LH_AXI_SI_P_MIF_CU_QCH_CLOCK_REQ, QCH_CON_LH_AXI_SI_P_MIF_CU_QCH_EXPIRE_VAL, QCH_CON_LH_AXI_SI_P_MIF_CU_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(MIF_CMU_MIF_QCH, QCH_CON_MIF_CMU_MIF_QCH_ENABLE, QCH_CON_MIF_CMU_MIF_QCH_CLOCK_REQ, QCH_CON_MIF_CMU_MIF_QCH_EXPIRE_VAL, QCH_CON_MIF_CMU_MIF_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(QCH_ADAPTER_PPC_DEBUG_QCH, QCH_CON_QCH_ADAPTER_PPC_DEBUG_QCH_ENABLE, QCH_CON_QCH_ADAPTER_PPC_DEBUG_QCH_CLOCK_REQ, QCH_CON_QCH_ADAPTER_PPC_DEBUG_QCH_EXPIRE_VAL, QCH_CON_QCH_ADAPTER_PPC_DEBUG_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SLH_AXI_MI_P_MIF_QCH, QCH_CON_SLH_AXI_MI_P_MIF_QCH_ENABLE, QCH_CON_SLH_AXI_MI_P_MIF_QCH_CLOCK_REQ, QCH_CON_SLH_AXI_MI_P_MIF_QCH_EXPIRE_VAL, QCH_CON_SLH_AXI_MI_P_MIF_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SYSREG_MIF_QCH, QCH_CON_SYSREG_MIF_QCH_ENABLE, QCH_CON_SYSREG_MIF_QCH_CLOCK_REQ, QCH_CON_SYSREG_MIF_QCH_EXPIRE_VAL, QCH_CON_SYSREG_MIF_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(ADM_AHB_G_SSS_QCH, QCH_CON_ADM_AHB_G_SSS_QCH_ENABLE, QCH_CON_ADM_AHB_G_SSS_QCH_CLOCK_REQ, QCH_CON_ADM_AHB_G_SSS_QCH_EXPIRE_VAL, QCH_CON_ADM_AHB_G_SSS_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(DIT_QCH, QCH_CON_DIT_QCH_ENABLE, QCH_CON_DIT_QCH_CLOCK_REQ, QCH_CON_DIT_QCH_EXPIRE_VAL, QCH_CON_DIT_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(D_TZPC_MISC_QCH, QCH_CON_D_TZPC_MISC_QCH_ENABLE, QCH_CON_D_TZPC_MISC_QCH_CLOCK_REQ, QCH_CON_D_TZPC_MISC_QCH_EXPIRE_VAL, QCH_CON_D_TZPC_MISC_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(GIC_QCH, QCH_CON_GIC_QCH_ENABLE, QCH_CON_GIC_QCH_CLOCK_REQ, QCH_CON_GIC_QCH_EXPIRE_VAL, QCH_CON_GIC_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(GPC_MISC_QCH, QCH_CON_GPC_MISC_QCH_ENABLE, QCH_CON_GPC_MISC_QCH_CLOCK_REQ, QCH_CON_GPC_MISC_QCH_EXPIRE_VAL, QCH_CON_GPC_MISC_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_ACEL_SI_D_MISC_QCH, QCH_CON_LH_ACEL_SI_D_MISC_QCH_ENABLE, QCH_CON_LH_ACEL_SI_D_MISC_QCH_CLOCK_REQ, QCH_CON_LH_ACEL_SI_D_MISC_QCH_EXPIRE_VAL, QCH_CON_LH_ACEL_SI_D_MISC_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_AST_MI_L_ICC_CLUSTER0_GIC_QCH, QCH_CON_LH_AST_MI_L_ICC_CLUSTER0_GIC_QCH_ENABLE, QCH_CON_LH_AST_MI_L_ICC_CLUSTER0_GIC_QCH_CLOCK_REQ, QCH_CON_LH_AST_MI_L_ICC_CLUSTER0_GIC_QCH_EXPIRE_VAL, QCH_CON_LH_AST_MI_L_ICC_CLUSTER0_GIC_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_AST_MI_L_ICC_CLUSTER0_GIC_CU_QCH, QCH_CON_LH_AST_MI_L_ICC_CLUSTER0_GIC_CU_QCH_ENABLE, QCH_CON_LH_AST_MI_L_ICC_CLUSTER0_GIC_CU_QCH_CLOCK_REQ, QCH_CON_LH_AST_MI_L_ICC_CLUSTER0_GIC_CU_QCH_EXPIRE_VAL, QCH_CON_LH_AST_MI_L_ICC_CLUSTER0_GIC_CU_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_AST_MI_L_IRI_GIC_CLUSTER0_CD_QCH, QCH_CON_LH_AST_MI_L_IRI_GIC_CLUSTER0_CD_QCH_ENABLE, QCH_CON_LH_AST_MI_L_IRI_GIC_CLUSTER0_CD_QCH_CLOCK_REQ, QCH_CON_LH_AST_MI_L_IRI_GIC_CLUSTER0_CD_QCH_EXPIRE_VAL, QCH_CON_LH_AST_MI_L_IRI_GIC_CLUSTER0_CD_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_AST_SI_L_ICC_CLUSTER0_GIC_CU_QCH, QCH_CON_LH_AST_SI_L_ICC_CLUSTER0_GIC_CU_QCH_ENABLE, QCH_CON_LH_AST_SI_L_ICC_CLUSTER0_GIC_CU_QCH_CLOCK_REQ, QCH_CON_LH_AST_SI_L_ICC_CLUSTER0_GIC_CU_QCH_EXPIRE_VAL, QCH_CON_LH_AST_SI_L_ICC_CLUSTER0_GIC_CU_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_AST_SI_L_IRI_GIC_CLUSTER0_QCH, QCH_CON_LH_AST_SI_L_IRI_GIC_CLUSTER0_QCH_ENABLE, QCH_CON_LH_AST_SI_L_IRI_GIC_CLUSTER0_QCH_CLOCK_REQ, QCH_CON_LH_AST_SI_L_IRI_GIC_CLUSTER0_QCH_EXPIRE_VAL, QCH_CON_LH_AST_SI_L_IRI_GIC_CLUSTER0_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_AST_SI_L_IRI_GIC_CLUSTER0_CD_QCH, QCH_CON_LH_AST_SI_L_IRI_GIC_CLUSTER0_CD_QCH_ENABLE, QCH_CON_LH_AST_SI_L_IRI_GIC_CLUSTER0_CD_QCH_CLOCK_REQ, QCH_CON_LH_AST_SI_L_IRI_GIC_CLUSTER0_CD_QCH_EXPIRE_VAL, QCH_CON_LH_AST_SI_L_IRI_GIC_CLUSTER0_CD_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_AXI_MI_ID_SSS_QCH, QCH_CON_LH_AXI_MI_ID_SSS_QCH_ENABLE, QCH_CON_LH_AXI_MI_ID_SSS_QCH_CLOCK_REQ, QCH_CON_LH_AXI_MI_ID_SSS_QCH_EXPIRE_VAL, QCH_CON_LH_AXI_MI_ID_SSS_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_AXI_MI_P_GIC_CU_QCH, QCH_CON_LH_AXI_MI_P_GIC_CU_QCH_ENABLE, QCH_CON_LH_AXI_MI_P_GIC_CU_QCH_CLOCK_REQ, QCH_CON_LH_AXI_MI_P_GIC_CU_QCH_EXPIRE_VAL, QCH_CON_LH_AXI_MI_P_GIC_CU_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_AXI_MI_P_MISC_CU_QCH, QCH_CON_LH_AXI_MI_P_MISC_CU_QCH_ENABLE, QCH_CON_LH_AXI_MI_P_MISC_CU_QCH_CLOCK_REQ, QCH_CON_LH_AXI_MI_P_MISC_CU_QCH_EXPIRE_VAL, QCH_CON_LH_AXI_MI_P_MISC_CU_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_AXI_SI_ID_SSS_QCH, QCH_CON_LH_AXI_SI_ID_SSS_QCH_ENABLE, QCH_CON_LH_AXI_SI_ID_SSS_QCH_CLOCK_REQ, QCH_CON_LH_AXI_SI_ID_SSS_QCH_EXPIRE_VAL, QCH_CON_LH_AXI_SI_ID_SSS_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_AXI_SI_P_GIC_CU_QCH, QCH_CON_LH_AXI_SI_P_GIC_CU_QCH_ENABLE, QCH_CON_LH_AXI_SI_P_GIC_CU_QCH_CLOCK_REQ, QCH_CON_LH_AXI_SI_P_GIC_CU_QCH_EXPIRE_VAL, QCH_CON_LH_AXI_SI_P_GIC_CU_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_AXI_SI_P_MISC_CU_QCH, QCH_CON_LH_AXI_SI_P_MISC_CU_QCH_ENABLE, QCH_CON_LH_AXI_SI_P_MISC_CU_QCH_CLOCK_REQ, QCH_CON_LH_AXI_SI_P_MISC_CU_QCH_EXPIRE_VAL, QCH_CON_LH_AXI_SI_P_MISC_CU_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(MCT_QCH, QCH_CON_MCT_QCH_ENABLE, QCH_CON_MCT_QCH_CLOCK_REQ, QCH_CON_MCT_QCH_EXPIRE_VAL, QCH_CON_MCT_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(MISC_CMU_MISC_QCH, QCH_CON_MISC_CMU_MISC_QCH_ENABLE, QCH_CON_MISC_CMU_MISC_QCH_CLOCK_REQ, QCH_CON_MISC_CMU_MISC_QCH_EXPIRE_VAL, QCH_CON_MISC_CMU_MISC_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(OTP_CON_BIRA_QCH, QCH_CON_OTP_CON_BIRA_QCH_ENABLE, QCH_CON_OTP_CON_BIRA_QCH_CLOCK_REQ, QCH_CON_OTP_CON_BIRA_QCH_EXPIRE_VAL, QCH_CON_OTP_CON_BIRA_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(OTP_CON_BISR_QCH, QCH_CON_OTP_CON_BISR_QCH_ENABLE, QCH_CON_OTP_CON_BISR_QCH_CLOCK_REQ, QCH_CON_OTP_CON_BISR_QCH_EXPIRE_VAL, QCH_CON_OTP_CON_BISR_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(OTP_CON_TOP_QCH, QCH_CON_OTP_CON_TOP_QCH_ENABLE, QCH_CON_OTP_CON_TOP_QCH_CLOCK_REQ, QCH_CON_OTP_CON_TOP_QCH_EXPIRE_VAL, QCH_CON_OTP_CON_TOP_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(PDMA0_QCH, QCH_CON_PDMA0_QCH_ENABLE, QCH_CON_PDMA0_QCH_CLOCK_REQ, QCH_CON_PDMA0_QCH_EXPIRE_VAL, QCH_CON_PDMA0_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(PDMA1_QCH, QCH_CON_PDMA1_QCH_ENABLE, QCH_CON_PDMA1_QCH_CLOCK_REQ, QCH_CON_PDMA1_QCH_EXPIRE_VAL, QCH_CON_PDMA1_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(PPMU_MISC_QCH, QCH_CON_PPMU_MISC_QCH_ENABLE, QCH_CON_PPMU_MISC_QCH_CLOCK_REQ, QCH_CON_PPMU_MISC_QCH_EXPIRE_VAL, QCH_CON_PPMU_MISC_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(PUF_QCH, DMYQCH_CON_PUF_QCH_ENABLE, DMYQCH_CON_PUF_QCH_CLOCK_REQ, EMPTY_CAL_ID, DMYQCH_CON_PUF_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(QE_DIT_QCH, QCH_CON_QE_DIT_QCH_ENABLE, QCH_CON_QE_DIT_QCH_CLOCK_REQ, QCH_CON_QE_DIT_QCH_EXPIRE_VAL, QCH_CON_QE_DIT_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(QE_PDMA0_QCH, QCH_CON_QE_PDMA0_QCH_ENABLE, QCH_CON_QE_PDMA0_QCH_CLOCK_REQ, QCH_CON_QE_PDMA0_QCH_EXPIRE_VAL, QCH_CON_QE_PDMA0_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(QE_PDMA1_QCH, QCH_CON_QE_PDMA1_QCH_ENABLE, QCH_CON_QE_PDMA1_QCH_CLOCK_REQ, QCH_CON_QE_PDMA1_QCH_EXPIRE_VAL, QCH_CON_QE_PDMA1_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(QE_RTIC_QCH, QCH_CON_QE_RTIC_QCH_ENABLE, QCH_CON_QE_RTIC_QCH_CLOCK_REQ, QCH_CON_QE_RTIC_QCH_EXPIRE_VAL, QCH_CON_QE_RTIC_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(QE_SPDMA0_QCH, QCH_CON_QE_SPDMA0_QCH_ENABLE, QCH_CON_QE_SPDMA0_QCH_CLOCK_REQ, QCH_CON_QE_SPDMA0_QCH_EXPIRE_VAL, QCH_CON_QE_SPDMA0_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(QE_SPDMA1_QCH, QCH_CON_QE_SPDMA1_QCH_ENABLE, QCH_CON_QE_SPDMA1_QCH_CLOCK_REQ, QCH_CON_QE_SPDMA1_QCH_EXPIRE_VAL, QCH_CON_QE_SPDMA1_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(QE_SSS_QCH, QCH_CON_QE_SSS_QCH_ENABLE, QCH_CON_QE_SSS_QCH_CLOCK_REQ, QCH_CON_QE_SSS_QCH_EXPIRE_VAL, QCH_CON_QE_SSS_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(RTIC_QCH, QCH_CON_RTIC_QCH_ENABLE, QCH_CON_RTIC_QCH_CLOCK_REQ, QCH_CON_RTIC_QCH_EXPIRE_VAL, QCH_CON_RTIC_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SLH_AXI_MI_P_GIC_QCH, QCH_CON_SLH_AXI_MI_P_GIC_QCH_ENABLE, QCH_CON_SLH_AXI_MI_P_GIC_QCH_CLOCK_REQ, QCH_CON_SLH_AXI_MI_P_GIC_QCH_EXPIRE_VAL, QCH_CON_SLH_AXI_MI_P_GIC_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SLH_AXI_MI_P_MISC_QCH, QCH_CON_SLH_AXI_MI_P_MISC_QCH_ENABLE, QCH_CON_SLH_AXI_MI_P_MISC_QCH_CLOCK_REQ, QCH_CON_SLH_AXI_MI_P_MISC_QCH_EXPIRE_VAL, QCH_CON_SLH_AXI_MI_P_MISC_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SPDMA0_QCH, QCH_CON_SPDMA0_QCH_ENABLE, QCH_CON_SPDMA0_QCH_CLOCK_REQ, QCH_CON_SPDMA0_QCH_EXPIRE_VAL, QCH_CON_SPDMA0_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SPDMA1_QCH, QCH_CON_SPDMA1_QCH_ENABLE, QCH_CON_SPDMA1_QCH_CLOCK_REQ, QCH_CON_SPDMA1_QCH_EXPIRE_VAL, QCH_CON_SPDMA1_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SSMT_DIT_QCH, QCH_CON_SSMT_DIT_QCH_ENABLE, QCH_CON_SSMT_DIT_QCH_CLOCK_REQ, QCH_CON_SSMT_DIT_QCH_EXPIRE_VAL, QCH_CON_SSMT_DIT_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SSMT_PDMA0_QCH, QCH_CON_SSMT_PDMA0_QCH_ENABLE, QCH_CON_SSMT_PDMA0_QCH_CLOCK_REQ, QCH_CON_SSMT_PDMA0_QCH_EXPIRE_VAL, QCH_CON_SSMT_PDMA0_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SSMT_PDMA1_QCH, QCH_CON_SSMT_PDMA1_QCH_ENABLE, QCH_CON_SSMT_PDMA1_QCH_CLOCK_REQ, QCH_CON_SSMT_PDMA1_QCH_EXPIRE_VAL, QCH_CON_SSMT_PDMA1_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SSMT_RTIC_QCH, QCH_CON_SSMT_RTIC_QCH_ENABLE, QCH_CON_SSMT_RTIC_QCH_CLOCK_REQ, QCH_CON_SSMT_RTIC_QCH_EXPIRE_VAL, QCH_CON_SSMT_RTIC_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SSMT_SPDMA0_QCH, QCH_CON_SSMT_SPDMA0_QCH_ENABLE, QCH_CON_SSMT_SPDMA0_QCH_CLOCK_REQ, QCH_CON_SSMT_SPDMA0_QCH_EXPIRE_VAL, QCH_CON_SSMT_SPDMA0_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SSMT_SPDMA1_QCH, QCH_CON_SSMT_SPDMA1_QCH_ENABLE, QCH_CON_SSMT_SPDMA1_QCH_CLOCK_REQ, QCH_CON_SSMT_SPDMA1_QCH_EXPIRE_VAL, QCH_CON_SSMT_SPDMA1_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SSMT_SSS_QCH, QCH_CON_SSMT_SSS_QCH_ENABLE, QCH_CON_SSMT_SSS_QCH_CLOCK_REQ, QCH_CON_SSMT_SSS_QCH_EXPIRE_VAL, QCH_CON_SSMT_SSS_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SSS_QCH, QCH_CON_SSS_QCH_ENABLE, QCH_CON_SSS_QCH_CLOCK_REQ, QCH_CON_SSS_QCH_EXPIRE_VAL, QCH_CON_SSS_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SYSMMU_MISC_QCH, QCH_CON_SYSMMU_MISC_QCH_ENABLE, QCH_CON_SYSMMU_MISC_QCH_CLOCK_REQ, QCH_CON_SYSMMU_MISC_QCH_EXPIRE_VAL, QCH_CON_SYSMMU_MISC_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SYSMMU_SSS_QCH, QCH_CON_SYSMMU_SSS_QCH_ENABLE, QCH_CON_SYSMMU_SSS_QCH_CLOCK_REQ, QCH_CON_SYSMMU_SSS_QCH_EXPIRE_VAL, QCH_CON_SYSMMU_SSS_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SYSREG_MISC_QCH, QCH_CON_SYSREG_MISC_QCH_ENABLE, QCH_CON_SYSREG_MISC_QCH_CLOCK_REQ, QCH_CON_SYSREG_MISC_QCH_EXPIRE_VAL, QCH_CON_SYSREG_MISC_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(TMU_SUB_QCH, QCH_CON_TMU_SUB_QCH_ENABLE, QCH_CON_TMU_SUB_QCH_CLOCK_REQ, QCH_CON_TMU_SUB_QCH_EXPIRE_VAL, QCH_CON_TMU_SUB_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(TMU_TOP_QCH, QCH_CON_TMU_TOP_QCH_ENABLE, QCH_CON_TMU_TOP_QCH_CLOCK_REQ, QCH_CON_TMU_TOP_QCH_EXPIRE_VAL, QCH_CON_TMU_TOP_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(WDT_CLUSTER0_QCH, QCH_CON_WDT_CLUSTER0_QCH_ENABLE, QCH_CON_WDT_CLUSTER0_QCH_CLOCK_REQ, QCH_CON_WDT_CLUSTER0_QCH_EXPIRE_VAL, QCH_CON_WDT_CLUSTER0_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(WDT_CLUSTER1_QCH, QCH_CON_WDT_CLUSTER1_QCH_ENABLE, QCH_CON_WDT_CLUSTER1_QCH_CLOCK_REQ, QCH_CON_WDT_CLUSTER1_QCH_EXPIRE_VAL, QCH_CON_WDT_CLUSTER1_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(ASYNCSFR_WR_SMC_QCH, QCH_CON_ASYNCSFR_WR_SMC_QCH_ENABLE, QCH_CON_ASYNCSFR_WR_SMC_QCH_CLOCK_REQ, QCH_CON_ASYNCSFR_WR_SMC_QCH_EXPIRE_VAL, QCH_CON_ASYNCSFR_WR_SMC_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(BDU_QCH, QCH_CON_BDU_QCH_ENABLE, QCH_CON_BDU_QCH_CLOCK_REQ, QCH_CON_BDU_QCH_EXPIRE_VAL, QCH_CON_BDU_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(CCI_QCH, QCH_CON_CCI_QCH_ENABLE, QCH_CON_CCI_QCH_CLOCK_REQ, QCH_CON_CCI_QCH_EXPIRE_VAL, QCH_CON_CCI_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(CMU_NOCL0_CMUREF_QCH, DMYQCH_CON_CMU_NOCL0_CMUREF_QCH_ENABLE, DMYQCH_CON_CMU_NOCL0_CMUREF_QCH_CLOCK_REQ, EMPTY_CAL_ID, DMYQCH_CON_CMU_NOCL0_CMUREF_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(CPE425_QCH, QCH_CON_CPE425_QCH_ENABLE, QCH_CON_CPE425_QCH_CLOCK_REQ, QCH_CON_CPE425_QCH_EXPIRE_VAL, QCH_CON_CPE425_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(D_TZPC_NOCL0_QCH, QCH_CON_D_TZPC_NOCL0_QCH_ENABLE, QCH_CON_D_TZPC_NOCL0_QCH_CLOCK_REQ, QCH_CON_D_TZPC_NOCL0_QCH_EXPIRE_VAL, QCH_CON_D_TZPC_NOCL0_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(GPC_NOCL0_QCH, QCH_CON_GPC_NOCL0_QCH_ENABLE, QCH_CON_GPC_NOCL0_QCH_CLOCK_REQ, QCH_CON_GPC_NOCL0_QCH_EXPIRE_VAL, QCH_CON_GPC_NOCL0_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_ACEL_MI_D_EH_QCH, QCH_CON_LH_ACEL_MI_D_EH_QCH_ENABLE, QCH_CON_LH_ACEL_MI_D_EH_QCH_CLOCK_REQ, QCH_CON_LH_ACEL_MI_D_EH_QCH_EXPIRE_VAL, QCH_CON_LH_ACEL_MI_D_EH_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_ACE_MI_D0_CPUCL0_QCH, QCH_CON_LH_ACE_MI_D0_CPUCL0_QCH_ENABLE, QCH_CON_LH_ACE_MI_D0_CPUCL0_QCH_CLOCK_REQ, QCH_CON_LH_ACE_MI_D0_CPUCL0_QCH_EXPIRE_VAL, QCH_CON_LH_ACE_MI_D0_CPUCL0_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_ACE_MI_D1_CPUCL0_QCH, QCH_CON_LH_ACE_MI_D1_CPUCL0_QCH_ENABLE, QCH_CON_LH_ACE_MI_D1_CPUCL0_QCH_CLOCK_REQ, QCH_CON_LH_ACE_MI_D1_CPUCL0_QCH_EXPIRE_VAL, QCH_CON_LH_ACE_MI_D1_CPUCL0_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_AST_MI_G_DMC0_QCH, QCH_CON_LH_AST_MI_G_DMC0_QCH_ENABLE, QCH_CON_LH_AST_MI_G_DMC0_QCH_CLOCK_REQ, QCH_CON_LH_AST_MI_G_DMC0_QCH_EXPIRE_VAL, QCH_CON_LH_AST_MI_G_DMC0_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_AST_MI_G_DMC0_CU_QCH, QCH_CON_LH_AST_MI_G_DMC0_CU_QCH_ENABLE, QCH_CON_LH_AST_MI_G_DMC0_CU_QCH_CLOCK_REQ, QCH_CON_LH_AST_MI_G_DMC0_CU_QCH_EXPIRE_VAL, QCH_CON_LH_AST_MI_G_DMC0_CU_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_AST_MI_G_DMC1_QCH, QCH_CON_LH_AST_MI_G_DMC1_QCH_ENABLE, QCH_CON_LH_AST_MI_G_DMC1_QCH_CLOCK_REQ, QCH_CON_LH_AST_MI_G_DMC1_QCH_EXPIRE_VAL, QCH_CON_LH_AST_MI_G_DMC1_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_AST_MI_G_DMC1_CU_QCH, QCH_CON_LH_AST_MI_G_DMC1_CU_QCH_ENABLE, QCH_CON_LH_AST_MI_G_DMC1_CU_QCH_CLOCK_REQ, QCH_CON_LH_AST_MI_G_DMC1_CU_QCH_EXPIRE_VAL, QCH_CON_LH_AST_MI_G_DMC1_CU_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_AST_MI_G_DMC2_QCH, QCH_CON_LH_AST_MI_G_DMC2_QCH_ENABLE, QCH_CON_LH_AST_MI_G_DMC2_QCH_CLOCK_REQ, QCH_CON_LH_AST_MI_G_DMC2_QCH_EXPIRE_VAL, QCH_CON_LH_AST_MI_G_DMC2_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_AST_MI_G_DMC2_CU_QCH, QCH_CON_LH_AST_MI_G_DMC2_CU_QCH_ENABLE, QCH_CON_LH_AST_MI_G_DMC2_CU_QCH_CLOCK_REQ, QCH_CON_LH_AST_MI_G_DMC2_CU_QCH_EXPIRE_VAL, QCH_CON_LH_AST_MI_G_DMC2_CU_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_AST_MI_G_DMC3_QCH, QCH_CON_LH_AST_MI_G_DMC3_QCH_ENABLE, QCH_CON_LH_AST_MI_G_DMC3_QCH_CLOCK_REQ, QCH_CON_LH_AST_MI_G_DMC3_QCH_EXPIRE_VAL, QCH_CON_LH_AST_MI_G_DMC3_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_AST_MI_G_DMC3_CU_QCH, QCH_CON_LH_AST_MI_G_DMC3_CU_QCH_ENABLE, QCH_CON_LH_AST_MI_G_DMC3_CU_QCH_CLOCK_REQ, QCH_CON_LH_AST_MI_G_DMC3_CU_QCH_EXPIRE_VAL, QCH_CON_LH_AST_MI_G_DMC3_CU_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_AST_MI_G_NOCL1A_QCH, QCH_CON_LH_AST_MI_G_NOCL1A_QCH_ENABLE, QCH_CON_LH_AST_MI_G_NOCL1A_QCH_CLOCK_REQ, QCH_CON_LH_AST_MI_G_NOCL1A_QCH_EXPIRE_VAL, QCH_CON_LH_AST_MI_G_NOCL1A_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_AST_MI_G_NOCL1A_CU_QCH, QCH_CON_LH_AST_MI_G_NOCL1A_CU_QCH_ENABLE, QCH_CON_LH_AST_MI_G_NOCL1A_CU_QCH_CLOCK_REQ, QCH_CON_LH_AST_MI_G_NOCL1A_CU_QCH_EXPIRE_VAL, QCH_CON_LH_AST_MI_G_NOCL1A_CU_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_AST_MI_G_NOCL1B_QCH, QCH_CON_LH_AST_MI_G_NOCL1B_QCH_ENABLE, QCH_CON_LH_AST_MI_G_NOCL1B_QCH_CLOCK_REQ, QCH_CON_LH_AST_MI_G_NOCL1B_QCH_EXPIRE_VAL, QCH_CON_LH_AST_MI_G_NOCL1B_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_AST_MI_G_NOCL1B_CU_QCH, QCH_CON_LH_AST_MI_G_NOCL1B_CU_QCH_ENABLE, QCH_CON_LH_AST_MI_G_NOCL1B_CU_QCH_CLOCK_REQ, QCH_CON_LH_AST_MI_G_NOCL1B_CU_QCH_EXPIRE_VAL, QCH_CON_LH_AST_MI_G_NOCL1B_CU_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_AST_MI_G_NOCL2A_QCH, QCH_CON_LH_AST_MI_G_NOCL2A_QCH_ENABLE, QCH_CON_LH_AST_MI_G_NOCL2A_QCH_CLOCK_REQ, QCH_CON_LH_AST_MI_G_NOCL2A_QCH_EXPIRE_VAL, QCH_CON_LH_AST_MI_G_NOCL2A_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_AST_MI_G_NOCL2A_CU_QCH, QCH_CON_LH_AST_MI_G_NOCL2A_CU_QCH_ENABLE, QCH_CON_LH_AST_MI_G_NOCL2A_CU_QCH_CLOCK_REQ, QCH_CON_LH_AST_MI_G_NOCL2A_CU_QCH_EXPIRE_VAL, QCH_CON_LH_AST_MI_G_NOCL2A_CU_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_AST_SI_G_DMC0_CU_QCH, QCH_CON_LH_AST_SI_G_DMC0_CU_QCH_ENABLE, QCH_CON_LH_AST_SI_G_DMC0_CU_QCH_CLOCK_REQ, QCH_CON_LH_AST_SI_G_DMC0_CU_QCH_EXPIRE_VAL, QCH_CON_LH_AST_SI_G_DMC0_CU_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_AST_SI_G_DMC1_CU_QCH, QCH_CON_LH_AST_SI_G_DMC1_CU_QCH_ENABLE, QCH_CON_LH_AST_SI_G_DMC1_CU_QCH_CLOCK_REQ, QCH_CON_LH_AST_SI_G_DMC1_CU_QCH_EXPIRE_VAL, QCH_CON_LH_AST_SI_G_DMC1_CU_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_AST_SI_G_DMC2_CU_QCH, QCH_CON_LH_AST_SI_G_DMC2_CU_QCH_ENABLE, QCH_CON_LH_AST_SI_G_DMC2_CU_QCH_CLOCK_REQ, QCH_CON_LH_AST_SI_G_DMC2_CU_QCH_EXPIRE_VAL, QCH_CON_LH_AST_SI_G_DMC2_CU_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_AST_SI_G_DMC3_CU_QCH, QCH_CON_LH_AST_SI_G_DMC3_CU_QCH_ENABLE, QCH_CON_LH_AST_SI_G_DMC3_CU_QCH_CLOCK_REQ, QCH_CON_LH_AST_SI_G_DMC3_CU_QCH_EXPIRE_VAL, QCH_CON_LH_AST_SI_G_DMC3_CU_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_AST_SI_G_NOCL1A_CU_QCH, QCH_CON_LH_AST_SI_G_NOCL1A_CU_QCH_ENABLE, QCH_CON_LH_AST_SI_G_NOCL1A_CU_QCH_CLOCK_REQ, QCH_CON_LH_AST_SI_G_NOCL1A_CU_QCH_EXPIRE_VAL, QCH_CON_LH_AST_SI_G_NOCL1A_CU_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_AST_SI_G_NOCL1B_CU_QCH, QCH_CON_LH_AST_SI_G_NOCL1B_CU_QCH_ENABLE, QCH_CON_LH_AST_SI_G_NOCL1B_CU_QCH_CLOCK_REQ, QCH_CON_LH_AST_SI_G_NOCL1B_CU_QCH_EXPIRE_VAL, QCH_CON_LH_AST_SI_G_NOCL1B_CU_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_AST_SI_G_NOCL2A_CU_QCH, QCH_CON_LH_AST_SI_G_NOCL2A_CU_QCH_ENABLE, QCH_CON_LH_AST_SI_G_NOCL2A_CU_QCH_CLOCK_REQ, QCH_CON_LH_AST_SI_G_NOCL2A_CU_QCH_EXPIRE_VAL, QCH_CON_LH_AST_SI_G_NOCL2A_CU_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_ATB_MI_T_BDU_CD_QCH, QCH_CON_LH_ATB_MI_T_BDU_CD_QCH_ENABLE, QCH_CON_LH_ATB_MI_T_BDU_CD_QCH_CLOCK_REQ, QCH_CON_LH_ATB_MI_T_BDU_CD_QCH_EXPIRE_VAL, QCH_CON_LH_ATB_MI_T_BDU_CD_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_ATB_MI_T_SLC_CD_QCH, QCH_CON_LH_ATB_MI_T_SLC_CD_QCH_ENABLE, QCH_CON_LH_ATB_MI_T_SLC_CD_QCH_CLOCK_REQ, QCH_CON_LH_ATB_MI_T_SLC_CD_QCH_EXPIRE_VAL, QCH_CON_LH_ATB_MI_T_SLC_CD_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_ATB_SI_T_BDU_QCH, QCH_CON_LH_ATB_SI_T_BDU_QCH_ENABLE, QCH_CON_LH_ATB_SI_T_BDU_QCH_CLOCK_REQ, QCH_CON_LH_ATB_SI_T_BDU_QCH_EXPIRE_VAL, QCH_CON_LH_ATB_SI_T_BDU_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_ATB_SI_T_BDU_CD_QCH, QCH_CON_LH_ATB_SI_T_BDU_CD_QCH_ENABLE, QCH_CON_LH_ATB_SI_T_BDU_CD_QCH_CLOCK_REQ, QCH_CON_LH_ATB_SI_T_BDU_CD_QCH_EXPIRE_VAL, QCH_CON_LH_ATB_SI_T_BDU_CD_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_ATB_SI_T_SLC_QCH, QCH_CON_LH_ATB_SI_T_SLC_QCH_ENABLE, QCH_CON_LH_ATB_SI_T_SLC_QCH_CLOCK_REQ, QCH_CON_LH_ATB_SI_T_SLC_QCH_EXPIRE_VAL, QCH_CON_LH_ATB_SI_T_SLC_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_ATB_SI_T_SLC_CD_QCH, QCH_CON_LH_ATB_SI_T_SLC_CD_QCH_ENABLE, QCH_CON_LH_ATB_SI_T_SLC_CD_QCH_CLOCK_REQ, QCH_CON_LH_ATB_SI_T_SLC_CD_QCH_EXPIRE_VAL, QCH_CON_LH_ATB_SI_T_SLC_CD_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_AXI_MI_P_ALIVE_CD_QCH, QCH_CON_LH_AXI_MI_P_ALIVE_CD_QCH_ENABLE, QCH_CON_LH_AXI_MI_P_ALIVE_CD_QCH_CLOCK_REQ, QCH_CON_LH_AXI_MI_P_ALIVE_CD_QCH_EXPIRE_VAL, QCH_CON_LH_AXI_MI_P_ALIVE_CD_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_AXI_MI_P_CPUCL0_CD_QCH, QCH_CON_LH_AXI_MI_P_CPUCL0_CD_QCH_ENABLE, QCH_CON_LH_AXI_MI_P_CPUCL0_CD_QCH_CLOCK_REQ, QCH_CON_LH_AXI_MI_P_CPUCL0_CD_QCH_EXPIRE_VAL, QCH_CON_LH_AXI_MI_P_CPUCL0_CD_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_AXI_MI_P_EH_CD_QCH, QCH_CON_LH_AXI_MI_P_EH_CD_QCH_ENABLE, QCH_CON_LH_AXI_MI_P_EH_CD_QCH_CLOCK_REQ, QCH_CON_LH_AXI_MI_P_EH_CD_QCH_EXPIRE_VAL, QCH_CON_LH_AXI_MI_P_EH_CD_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_AXI_MI_P_GIC_CD_QCH, QCH_CON_LH_AXI_MI_P_GIC_CD_QCH_ENABLE, QCH_CON_LH_AXI_MI_P_GIC_CD_QCH_CLOCK_REQ, QCH_CON_LH_AXI_MI_P_GIC_CD_QCH_EXPIRE_VAL, QCH_CON_LH_AXI_MI_P_GIC_CD_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_AXI_MI_P_MIF0_CD_QCH, QCH_CON_LH_AXI_MI_P_MIF0_CD_QCH_ENABLE, QCH_CON_LH_AXI_MI_P_MIF0_CD_QCH_CLOCK_REQ, QCH_CON_LH_AXI_MI_P_MIF0_CD_QCH_EXPIRE_VAL, QCH_CON_LH_AXI_MI_P_MIF0_CD_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_AXI_MI_P_MIF1_CD_QCH, QCH_CON_LH_AXI_MI_P_MIF1_CD_QCH_ENABLE, QCH_CON_LH_AXI_MI_P_MIF1_CD_QCH_CLOCK_REQ, QCH_CON_LH_AXI_MI_P_MIF1_CD_QCH_EXPIRE_VAL, QCH_CON_LH_AXI_MI_P_MIF1_CD_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_AXI_MI_P_MIF2_CD_QCH, QCH_CON_LH_AXI_MI_P_MIF2_CD_QCH_ENABLE, QCH_CON_LH_AXI_MI_P_MIF2_CD_QCH_CLOCK_REQ, QCH_CON_LH_AXI_MI_P_MIF2_CD_QCH_EXPIRE_VAL, QCH_CON_LH_AXI_MI_P_MIF2_CD_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_AXI_MI_P_MIF3_CD_QCH, QCH_CON_LH_AXI_MI_P_MIF3_CD_QCH_ENABLE, QCH_CON_LH_AXI_MI_P_MIF3_CD_QCH_CLOCK_REQ, QCH_CON_LH_AXI_MI_P_MIF3_CD_QCH_EXPIRE_VAL, QCH_CON_LH_AXI_MI_P_MIF3_CD_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_AXI_MI_P_MISC_CD_QCH, QCH_CON_LH_AXI_MI_P_MISC_CD_QCH_ENABLE, QCH_CON_LH_AXI_MI_P_MISC_CD_QCH_CLOCK_REQ, QCH_CON_LH_AXI_MI_P_MISC_CD_QCH_EXPIRE_VAL, QCH_CON_LH_AXI_MI_P_MISC_CD_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_AXI_MI_P_PERIC0_CD_QCH, QCH_CON_LH_AXI_MI_P_PERIC0_CD_QCH_ENABLE, QCH_CON_LH_AXI_MI_P_PERIC0_CD_QCH_CLOCK_REQ, QCH_CON_LH_AXI_MI_P_PERIC0_CD_QCH_EXPIRE_VAL, QCH_CON_LH_AXI_MI_P_PERIC0_CD_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_AXI_MI_P_PERIC1_CD_QCH, QCH_CON_LH_AXI_MI_P_PERIC1_CD_QCH_ENABLE, QCH_CON_LH_AXI_MI_P_PERIC1_CD_QCH_CLOCK_REQ, QCH_CON_LH_AXI_MI_P_PERIC1_CD_QCH_EXPIRE_VAL, QCH_CON_LH_AXI_MI_P_PERIC1_CD_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_AXI_SI_P_ALIVE_CD_QCH, QCH_CON_LH_AXI_SI_P_ALIVE_CD_QCH_ENABLE, QCH_CON_LH_AXI_SI_P_ALIVE_CD_QCH_CLOCK_REQ, QCH_CON_LH_AXI_SI_P_ALIVE_CD_QCH_EXPIRE_VAL, QCH_CON_LH_AXI_SI_P_ALIVE_CD_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_AXI_SI_P_CPUCL0_CD_QCH, QCH_CON_LH_AXI_SI_P_CPUCL0_CD_QCH_ENABLE, QCH_CON_LH_AXI_SI_P_CPUCL0_CD_QCH_CLOCK_REQ, QCH_CON_LH_AXI_SI_P_CPUCL0_CD_QCH_EXPIRE_VAL, QCH_CON_LH_AXI_SI_P_CPUCL0_CD_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_AXI_SI_P_EH_CD_QCH, QCH_CON_LH_AXI_SI_P_EH_CD_QCH_ENABLE, QCH_CON_LH_AXI_SI_P_EH_CD_QCH_CLOCK_REQ, QCH_CON_LH_AXI_SI_P_EH_CD_QCH_EXPIRE_VAL, QCH_CON_LH_AXI_SI_P_EH_CD_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_AXI_SI_P_GIC_CD_QCH, QCH_CON_LH_AXI_SI_P_GIC_CD_QCH_ENABLE, QCH_CON_LH_AXI_SI_P_GIC_CD_QCH_CLOCK_REQ, QCH_CON_LH_AXI_SI_P_GIC_CD_QCH_EXPIRE_VAL, QCH_CON_LH_AXI_SI_P_GIC_CD_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_AXI_SI_P_MIF0_CD_QCH, QCH_CON_LH_AXI_SI_P_MIF0_CD_QCH_ENABLE, QCH_CON_LH_AXI_SI_P_MIF0_CD_QCH_CLOCK_REQ, QCH_CON_LH_AXI_SI_P_MIF0_CD_QCH_EXPIRE_VAL, QCH_CON_LH_AXI_SI_P_MIF0_CD_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_AXI_SI_P_MIF1_CD_QCH, QCH_CON_LH_AXI_SI_P_MIF1_CD_QCH_ENABLE, QCH_CON_LH_AXI_SI_P_MIF1_CD_QCH_CLOCK_REQ, QCH_CON_LH_AXI_SI_P_MIF1_CD_QCH_EXPIRE_VAL, QCH_CON_LH_AXI_SI_P_MIF1_CD_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_AXI_SI_P_MIF2_CD_QCH, QCH_CON_LH_AXI_SI_P_MIF2_CD_QCH_ENABLE, QCH_CON_LH_AXI_SI_P_MIF2_CD_QCH_CLOCK_REQ, QCH_CON_LH_AXI_SI_P_MIF2_CD_QCH_EXPIRE_VAL, QCH_CON_LH_AXI_SI_P_MIF2_CD_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_AXI_SI_P_MIF3_CD_QCH, QCH_CON_LH_AXI_SI_P_MIF3_CD_QCH_ENABLE, QCH_CON_LH_AXI_SI_P_MIF3_CD_QCH_CLOCK_REQ, QCH_CON_LH_AXI_SI_P_MIF3_CD_QCH_EXPIRE_VAL, QCH_CON_LH_AXI_SI_P_MIF3_CD_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_AXI_SI_P_MISC_CD_QCH, QCH_CON_LH_AXI_SI_P_MISC_CD_QCH_ENABLE, QCH_CON_LH_AXI_SI_P_MISC_CD_QCH_CLOCK_REQ, QCH_CON_LH_AXI_SI_P_MISC_CD_QCH_EXPIRE_VAL, QCH_CON_LH_AXI_SI_P_MISC_CD_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_AXI_SI_P_PERIC0_CD_QCH, QCH_CON_LH_AXI_SI_P_PERIC0_CD_QCH_ENABLE, QCH_CON_LH_AXI_SI_P_PERIC0_CD_QCH_CLOCK_REQ, QCH_CON_LH_AXI_SI_P_PERIC0_CD_QCH_EXPIRE_VAL, QCH_CON_LH_AXI_SI_P_PERIC0_CD_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_AXI_SI_P_PERIC1_CD_QCH, QCH_CON_LH_AXI_SI_P_PERIC1_CD_QCH_ENABLE, QCH_CON_LH_AXI_SI_P_PERIC1_CD_QCH_CLOCK_REQ, QCH_CON_LH_AXI_SI_P_PERIC1_CD_QCH_EXPIRE_VAL, QCH_CON_LH_AXI_SI_P_PERIC1_CD_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(NOCL0_CMU_NOCL0_QCH, QCH_CON_NOCL0_CMU_NOCL0_QCH_ENABLE, QCH_CON_NOCL0_CMU_NOCL0_QCH_CLOCK_REQ, QCH_CON_NOCL0_CMU_NOCL0_QCH_EXPIRE_VAL, QCH_CON_NOCL0_CMU_NOCL0_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(PPC_CCI_M1_CYCLE_QCH, QCH_CON_PPC_CCI_M1_CYCLE_QCH_ENABLE, QCH_CON_PPC_CCI_M1_CYCLE_QCH_CLOCK_REQ, QCH_CON_PPC_CCI_M1_CYCLE_QCH_EXPIRE_VAL, QCH_CON_PPC_CCI_M1_CYCLE_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(PPC_CCI_M1_EVENT_QCH, QCH_CON_PPC_CCI_M1_EVENT_QCH_ENABLE, QCH_CON_PPC_CCI_M1_EVENT_QCH_CLOCK_REQ, QCH_CON_PPC_CCI_M1_EVENT_QCH_EXPIRE_VAL, QCH_CON_PPC_CCI_M1_EVENT_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(PPC_CCI_M2_EVENT_QCH, QCH_CON_PPC_CCI_M2_EVENT_QCH_ENABLE, QCH_CON_PPC_CCI_M2_EVENT_QCH_CLOCK_REQ, QCH_CON_PPC_CCI_M2_EVENT_QCH_EXPIRE_VAL, QCH_CON_PPC_CCI_M2_EVENT_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(PPC_CCI_M3_EVENT_QCH, QCH_CON_PPC_CCI_M3_EVENT_QCH_ENABLE, QCH_CON_PPC_CCI_M3_EVENT_QCH_CLOCK_REQ, QCH_CON_PPC_CCI_M3_EVENT_QCH_EXPIRE_VAL, QCH_CON_PPC_CCI_M3_EVENT_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(PPC_CCI_M4_EVENT_QCH, QCH_CON_PPC_CCI_M4_EVENT_QCH_ENABLE, QCH_CON_PPC_CCI_M4_EVENT_QCH_CLOCK_REQ, QCH_CON_PPC_CCI_M4_EVENT_QCH_EXPIRE_VAL, QCH_CON_PPC_CCI_M4_EVENT_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(PPC_CPUCL0_D0_CYCLE_QCH, QCH_CON_PPC_CPUCL0_D0_CYCLE_QCH_ENABLE, QCH_CON_PPC_CPUCL0_D0_CYCLE_QCH_CLOCK_REQ, QCH_CON_PPC_CPUCL0_D0_CYCLE_QCH_EXPIRE_VAL, QCH_CON_PPC_CPUCL0_D0_CYCLE_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(PPC_CPUCL0_D0_EVENT_QCH, QCH_CON_PPC_CPUCL0_D0_EVENT_QCH_ENABLE, QCH_CON_PPC_CPUCL0_D0_EVENT_QCH_CLOCK_REQ, QCH_CON_PPC_CPUCL0_D0_EVENT_QCH_EXPIRE_VAL, QCH_CON_PPC_CPUCL0_D0_EVENT_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(PPC_CPUCL0_D1_EVENT_QCH, QCH_CON_PPC_CPUCL0_D1_EVENT_QCH_ENABLE, QCH_CON_PPC_CPUCL0_D1_EVENT_QCH_CLOCK_REQ, QCH_CON_PPC_CPUCL0_D1_EVENT_QCH_EXPIRE_VAL, QCH_CON_PPC_CPUCL0_D1_EVENT_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(PPC_DBG_CC_QCH, DMYQCH_CON_PPC_DBG_CC_QCH_ENABLE, DMYQCH_CON_PPC_DBG_CC_QCH_CLOCK_REQ, EMPTY_CAL_ID, DMYQCH_CON_PPC_DBG_CC_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(PPC_EH_CYCLE_QCH, QCH_CON_PPC_EH_CYCLE_QCH_ENABLE, QCH_CON_PPC_EH_CYCLE_QCH_CLOCK_REQ, QCH_CON_PPC_EH_CYCLE_QCH_EXPIRE_VAL, QCH_CON_PPC_EH_CYCLE_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(PPC_EH_EVENT_QCH, QCH_CON_PPC_EH_EVENT_QCH_ENABLE, QCH_CON_PPC_EH_EVENT_QCH_CLOCK_REQ, QCH_CON_PPC_EH_EVENT_QCH_EXPIRE_VAL, QCH_CON_PPC_EH_EVENT_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(PPC_IO_CYCLE_QCH, QCH_CON_PPC_IO_CYCLE_QCH_ENABLE, QCH_CON_PPC_IO_CYCLE_QCH_CLOCK_REQ, QCH_CON_PPC_IO_CYCLE_QCH_EXPIRE_VAL, QCH_CON_PPC_IO_CYCLE_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(PPC_IO_EVENT_QCH, QCH_CON_PPC_IO_EVENT_QCH_ENABLE, QCH_CON_PPC_IO_EVENT_QCH_CLOCK_REQ, QCH_CON_PPC_IO_EVENT_QCH_EXPIRE_VAL, QCH_CON_PPC_IO_EVENT_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(PPC_NOCL1A_M0_CYCLE_QCH, QCH_CON_PPC_NOCL1A_M0_CYCLE_QCH_ENABLE, QCH_CON_PPC_NOCL1A_M0_CYCLE_QCH_CLOCK_REQ, QCH_CON_PPC_NOCL1A_M0_CYCLE_QCH_EXPIRE_VAL, QCH_CON_PPC_NOCL1A_M0_CYCLE_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(PPC_NOCL1A_M0_EVENT_QCH, QCH_CON_PPC_NOCL1A_M0_EVENT_QCH_ENABLE, QCH_CON_PPC_NOCL1A_M0_EVENT_QCH_CLOCK_REQ, QCH_CON_PPC_NOCL1A_M0_EVENT_QCH_EXPIRE_VAL, QCH_CON_PPC_NOCL1A_M0_EVENT_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(PPC_NOCL1A_M1_EVENT_QCH, QCH_CON_PPC_NOCL1A_M1_EVENT_QCH_ENABLE, QCH_CON_PPC_NOCL1A_M1_EVENT_QCH_CLOCK_REQ, QCH_CON_PPC_NOCL1A_M1_EVENT_QCH_EXPIRE_VAL, QCH_CON_PPC_NOCL1A_M1_EVENT_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(PPC_NOCL1A_M2_EVENT_QCH, QCH_CON_PPC_NOCL1A_M2_EVENT_QCH_ENABLE, QCH_CON_PPC_NOCL1A_M2_EVENT_QCH_CLOCK_REQ, QCH_CON_PPC_NOCL1A_M2_EVENT_QCH_EXPIRE_VAL, QCH_CON_PPC_NOCL1A_M2_EVENT_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(PPC_NOCL1A_M3_EVENT_QCH, QCH_CON_PPC_NOCL1A_M3_EVENT_QCH_ENABLE, QCH_CON_PPC_NOCL1A_M3_EVENT_QCH_CLOCK_REQ, QCH_CON_PPC_NOCL1A_M3_EVENT_QCH_EXPIRE_VAL, QCH_CON_PPC_NOCL1A_M3_EVENT_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(PPC_NOCL1B_M0_CYCLE_QCH, QCH_CON_PPC_NOCL1B_M0_CYCLE_QCH_ENABLE, QCH_CON_PPC_NOCL1B_M0_CYCLE_QCH_CLOCK_REQ, QCH_CON_PPC_NOCL1B_M0_CYCLE_QCH_EXPIRE_VAL, QCH_CON_PPC_NOCL1B_M0_CYCLE_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(PPC_NOCL1B_M0_EVENT_QCH, QCH_CON_PPC_NOCL1B_M0_EVENT_QCH_ENABLE, QCH_CON_PPC_NOCL1B_M0_EVENT_QCH_CLOCK_REQ, QCH_CON_PPC_NOCL1B_M0_EVENT_QCH_EXPIRE_VAL, QCH_CON_PPC_NOCL1B_M0_EVENT_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(PPMU_ACE_CPUCL0_D0_QCH, QCH_CON_PPMU_ACE_CPUCL0_D0_QCH_ENABLE, QCH_CON_PPMU_ACE_CPUCL0_D0_QCH_CLOCK_REQ, QCH_CON_PPMU_ACE_CPUCL0_D0_QCH_EXPIRE_VAL, QCH_CON_PPMU_ACE_CPUCL0_D0_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(PPMU_ACE_CPUCL0_D1_QCH, QCH_CON_PPMU_ACE_CPUCL0_D1_QCH_ENABLE, QCH_CON_PPMU_ACE_CPUCL0_D1_QCH_CLOCK_REQ, QCH_CON_PPMU_ACE_CPUCL0_D1_QCH_EXPIRE_VAL, QCH_CON_PPMU_ACE_CPUCL0_D1_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SFR_APBIF_CMU_TOPC_QCH, QCH_CON_SFR_APBIF_CMU_TOPC_QCH_ENABLE, QCH_CON_SFR_APBIF_CMU_TOPC_QCH_CLOCK_REQ, QCH_CON_SFR_APBIF_CMU_TOPC_QCH_EXPIRE_VAL, QCH_CON_SFR_APBIF_CMU_TOPC_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SLC_CB_TOP_QCH, QCH_CON_SLC_CB_TOP_QCH_ENABLE, QCH_CON_SLC_CB_TOP_QCH_CLOCK_REQ, QCH_CON_SLC_CB_TOP_QCH_EXPIRE_VAL, QCH_CON_SLC_CB_TOP_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SLC_CH1_QCH, DMYQCH_CON_SLC_CH1_QCH_ENABLE, DMYQCH_CON_SLC_CH1_QCH_CLOCK_REQ, EMPTY_CAL_ID, DMYQCH_CON_SLC_CH1_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SLC_CH2_QCH, DMYQCH_CON_SLC_CH2_QCH_ENABLE, DMYQCH_CON_SLC_CH2_QCH_CLOCK_REQ, EMPTY_CAL_ID, DMYQCH_CON_SLC_CH2_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SLC_CH3_QCH, DMYQCH_CON_SLC_CH3_QCH_ENABLE, DMYQCH_CON_SLC_CH3_QCH_CLOCK_REQ, EMPTY_CAL_ID, DMYQCH_CON_SLC_CH3_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SLC_CH_TOP_QCH, DMYQCH_CON_SLC_CH_TOP_QCH_ENABLE, DMYQCH_CON_SLC_CH_TOP_QCH_CLOCK_REQ, EMPTY_CAL_ID, DMYQCH_CON_SLC_CH_TOP_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SLH_AXI_MI_G_NOCL0_QCH, QCH_CON_SLH_AXI_MI_G_NOCL0_QCH_ENABLE, QCH_CON_SLH_AXI_MI_G_NOCL0_QCH_CLOCK_REQ, QCH_CON_SLH_AXI_MI_G_NOCL0_QCH_EXPIRE_VAL, QCH_CON_SLH_AXI_MI_G_NOCL0_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SLH_AXI_SI_P_ALIVE_QCH, QCH_CON_SLH_AXI_SI_P_ALIVE_QCH_ENABLE, QCH_CON_SLH_AXI_SI_P_ALIVE_QCH_CLOCK_REQ, QCH_CON_SLH_AXI_SI_P_ALIVE_QCH_EXPIRE_VAL, QCH_CON_SLH_AXI_SI_P_ALIVE_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SLH_AXI_SI_P_CPUCL0_QCH, QCH_CON_SLH_AXI_SI_P_CPUCL0_QCH_ENABLE, QCH_CON_SLH_AXI_SI_P_CPUCL0_QCH_CLOCK_REQ, QCH_CON_SLH_AXI_SI_P_CPUCL0_QCH_EXPIRE_VAL, QCH_CON_SLH_AXI_SI_P_CPUCL0_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SLH_AXI_SI_P_EH_QCH, QCH_CON_SLH_AXI_SI_P_EH_QCH_ENABLE, QCH_CON_SLH_AXI_SI_P_EH_QCH_CLOCK_REQ, QCH_CON_SLH_AXI_SI_P_EH_QCH_EXPIRE_VAL, QCH_CON_SLH_AXI_SI_P_EH_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SLH_AXI_SI_P_GIC_QCH, QCH_CON_SLH_AXI_SI_P_GIC_QCH_ENABLE, QCH_CON_SLH_AXI_SI_P_GIC_QCH_CLOCK_REQ, QCH_CON_SLH_AXI_SI_P_GIC_QCH_EXPIRE_VAL, QCH_CON_SLH_AXI_SI_P_GIC_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SLH_AXI_SI_P_MIF0_QCH, QCH_CON_SLH_AXI_SI_P_MIF0_QCH_ENABLE, QCH_CON_SLH_AXI_SI_P_MIF0_QCH_CLOCK_REQ, QCH_CON_SLH_AXI_SI_P_MIF0_QCH_EXPIRE_VAL, QCH_CON_SLH_AXI_SI_P_MIF0_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SLH_AXI_SI_P_MIF1_QCH, QCH_CON_SLH_AXI_SI_P_MIF1_QCH_ENABLE, QCH_CON_SLH_AXI_SI_P_MIF1_QCH_CLOCK_REQ, QCH_CON_SLH_AXI_SI_P_MIF1_QCH_EXPIRE_VAL, QCH_CON_SLH_AXI_SI_P_MIF1_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SLH_AXI_SI_P_MIF2_QCH, QCH_CON_SLH_AXI_SI_P_MIF2_QCH_ENABLE, QCH_CON_SLH_AXI_SI_P_MIF2_QCH_CLOCK_REQ, QCH_CON_SLH_AXI_SI_P_MIF2_QCH_EXPIRE_VAL, QCH_CON_SLH_AXI_SI_P_MIF2_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SLH_AXI_SI_P_MIF3_QCH, QCH_CON_SLH_AXI_SI_P_MIF3_QCH_ENABLE, QCH_CON_SLH_AXI_SI_P_MIF3_QCH_CLOCK_REQ, QCH_CON_SLH_AXI_SI_P_MIF3_QCH_EXPIRE_VAL, QCH_CON_SLH_AXI_SI_P_MIF3_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SLH_AXI_SI_P_MISC_QCH, QCH_CON_SLH_AXI_SI_P_MISC_QCH_ENABLE, QCH_CON_SLH_AXI_SI_P_MISC_QCH_CLOCK_REQ, QCH_CON_SLH_AXI_SI_P_MISC_QCH_EXPIRE_VAL, QCH_CON_SLH_AXI_SI_P_MISC_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SLH_AXI_SI_P_PERIC0_QCH, QCH_CON_SLH_AXI_SI_P_PERIC0_QCH_ENABLE, QCH_CON_SLH_AXI_SI_P_PERIC0_QCH_CLOCK_REQ, QCH_CON_SLH_AXI_SI_P_PERIC0_QCH_EXPIRE_VAL, QCH_CON_SLH_AXI_SI_P_PERIC0_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SLH_AXI_SI_P_PERIC1_QCH, QCH_CON_SLH_AXI_SI_P_PERIC1_QCH_ENABLE, QCH_CON_SLH_AXI_SI_P_PERIC1_QCH_CLOCK_REQ, QCH_CON_SLH_AXI_SI_P_PERIC1_QCH_EXPIRE_VAL, QCH_CON_SLH_AXI_SI_P_PERIC1_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SYSREG_NOCL0_QCH, QCH_CON_SYSREG_NOCL0_QCH_ENABLE, QCH_CON_SYSREG_NOCL0_QCH_CLOCK_REQ, QCH_CON_SYSREG_NOCL0_QCH_EXPIRE_VAL, QCH_CON_SYSREG_NOCL0_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(TREX_D_NOCL0_QCH, QCH_CON_TREX_D_NOCL0_QCH_ENABLE, QCH_CON_TREX_D_NOCL0_QCH_CLOCK_REQ, QCH_CON_TREX_D_NOCL0_QCH_EXPIRE_VAL, QCH_CON_TREX_D_NOCL0_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(TREX_P_NOCL0_QCH, QCH_CON_TREX_P_NOCL0_QCH_ENABLE, QCH_CON_TREX_P_NOCL0_QCH_CLOCK_REQ, QCH_CON_TREX_P_NOCL0_QCH_EXPIRE_VAL, QCH_CON_TREX_P_NOCL0_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(CMU_NOCL1A_CMUREF_QCH, DMYQCH_CON_CMU_NOCL1A_CMUREF_QCH_ENABLE, DMYQCH_CON_CMU_NOCL1A_CMUREF_QCH_CLOCK_REQ, EMPTY_CAL_ID, DMYQCH_CON_CMU_NOCL1A_CMUREF_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(D_TZPC_NOCL1A_QCH, QCH_CON_D_TZPC_NOCL1A_QCH_ENABLE, QCH_CON_D_TZPC_NOCL1A_QCH_CLOCK_REQ, QCH_CON_D_TZPC_NOCL1A_QCH_EXPIRE_VAL, QCH_CON_D_TZPC_NOCL1A_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(GPC_NOCL1A_QCH, QCH_CON_GPC_NOCL1A_QCH_ENABLE, QCH_CON_GPC_NOCL1A_QCH_CLOCK_REQ, QCH_CON_GPC_NOCL1A_QCH_EXPIRE_VAL, QCH_CON_GPC_NOCL1A_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_ACEL_MI_D0_G3D_QCH, QCH_CON_LH_ACEL_MI_D0_G3D_QCH_ENABLE, QCH_CON_LH_ACEL_MI_D0_G3D_QCH_CLOCK_REQ, QCH_CON_LH_ACEL_MI_D0_G3D_QCH_EXPIRE_VAL, QCH_CON_LH_ACEL_MI_D0_G3D_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_ACEL_MI_D1_G3D_QCH, QCH_CON_LH_ACEL_MI_D1_G3D_QCH_ENABLE, QCH_CON_LH_ACEL_MI_D1_G3D_QCH_CLOCK_REQ, QCH_CON_LH_ACEL_MI_D1_G3D_QCH_EXPIRE_VAL, QCH_CON_LH_ACEL_MI_D1_G3D_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_ACEL_MI_D2_G3D_QCH, QCH_CON_LH_ACEL_MI_D2_G3D_QCH_ENABLE, QCH_CON_LH_ACEL_MI_D2_G3D_QCH_CLOCK_REQ, QCH_CON_LH_ACEL_MI_D2_G3D_QCH_EXPIRE_VAL, QCH_CON_LH_ACEL_MI_D2_G3D_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_ACEL_MI_D3_G3D_QCH, QCH_CON_LH_ACEL_MI_D3_G3D_QCH_ENABLE, QCH_CON_LH_ACEL_MI_D3_G3D_QCH_CLOCK_REQ, QCH_CON_LH_ACEL_MI_D3_G3D_QCH_EXPIRE_VAL, QCH_CON_LH_ACEL_MI_D3_G3D_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_ACEL_MI_D_TPU_QCH, QCH_CON_LH_ACEL_MI_D_TPU_QCH_ENABLE, QCH_CON_LH_ACEL_MI_D_TPU_QCH_CLOCK_REQ, QCH_CON_LH_ACEL_MI_D_TPU_QCH_EXPIRE_VAL, QCH_CON_LH_ACEL_MI_D_TPU_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_AST_MI_G_NOCL1A_CD_QCH, QCH_CON_LH_AST_MI_G_NOCL1A_CD_QCH_ENABLE, QCH_CON_LH_AST_MI_G_NOCL1A_CD_QCH_CLOCK_REQ, QCH_CON_LH_AST_MI_G_NOCL1A_CD_QCH_EXPIRE_VAL, QCH_CON_LH_AST_MI_G_NOCL1A_CD_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_AST_SI_G_NOCL1A_QCH, QCH_CON_LH_AST_SI_G_NOCL1A_QCH_ENABLE, QCH_CON_LH_AST_SI_G_NOCL1A_QCH_CLOCK_REQ, QCH_CON_LH_AST_SI_G_NOCL1A_QCH_EXPIRE_VAL, QCH_CON_LH_AST_SI_G_NOCL1A_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_AST_SI_G_NOCL1A_CD_QCH, QCH_CON_LH_AST_SI_G_NOCL1A_CD_QCH_ENABLE, QCH_CON_LH_AST_SI_G_NOCL1A_CD_QCH_CLOCK_REQ, QCH_CON_LH_AST_SI_G_NOCL1A_CD_QCH_EXPIRE_VAL, QCH_CON_LH_AST_SI_G_NOCL1A_CD_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_AXI_MI_D0_AUR_QCH, QCH_CON_LH_AXI_MI_D0_AUR_QCH_ENABLE, QCH_CON_LH_AXI_MI_D0_AUR_QCH_CLOCK_REQ, QCH_CON_LH_AXI_MI_D0_AUR_QCH_EXPIRE_VAL, QCH_CON_LH_AXI_MI_D0_AUR_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_AXI_MI_D1_AUR_QCH, QCH_CON_LH_AXI_MI_D1_AUR_QCH_ENABLE, QCH_CON_LH_AXI_MI_D1_AUR_QCH_CLOCK_REQ, QCH_CON_LH_AXI_MI_D1_AUR_QCH_EXPIRE_VAL, QCH_CON_LH_AXI_MI_D1_AUR_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_AXI_MI_P_AUR_CD_QCH, QCH_CON_LH_AXI_MI_P_AUR_CD_QCH_ENABLE, QCH_CON_LH_AXI_MI_P_AUR_CD_QCH_CLOCK_REQ, QCH_CON_LH_AXI_MI_P_AUR_CD_QCH_EXPIRE_VAL, QCH_CON_LH_AXI_MI_P_AUR_CD_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_AXI_MI_P_G3D_CD_QCH, QCH_CON_LH_AXI_MI_P_G3D_CD_QCH_ENABLE, QCH_CON_LH_AXI_MI_P_G3D_CD_QCH_CLOCK_REQ, QCH_CON_LH_AXI_MI_P_G3D_CD_QCH_EXPIRE_VAL, QCH_CON_LH_AXI_MI_P_G3D_CD_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_AXI_MI_P_TPU_CD_QCH, QCH_CON_LH_AXI_MI_P_TPU_CD_QCH_ENABLE, QCH_CON_LH_AXI_MI_P_TPU_CD_QCH_CLOCK_REQ, QCH_CON_LH_AXI_MI_P_TPU_CD_QCH_EXPIRE_VAL, QCH_CON_LH_AXI_MI_P_TPU_CD_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_AXI_SI_P_AUR_CD_QCH, QCH_CON_LH_AXI_SI_P_AUR_CD_QCH_ENABLE, QCH_CON_LH_AXI_SI_P_AUR_CD_QCH_CLOCK_REQ, QCH_CON_LH_AXI_SI_P_AUR_CD_QCH_EXPIRE_VAL, QCH_CON_LH_AXI_SI_P_AUR_CD_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_AXI_SI_P_G3D_CD_QCH, QCH_CON_LH_AXI_SI_P_G3D_CD_QCH_ENABLE, QCH_CON_LH_AXI_SI_P_G3D_CD_QCH_CLOCK_REQ, QCH_CON_LH_AXI_SI_P_G3D_CD_QCH_EXPIRE_VAL, QCH_CON_LH_AXI_SI_P_G3D_CD_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_AXI_SI_P_TPU_CD_QCH, QCH_CON_LH_AXI_SI_P_TPU_CD_QCH_ENABLE, QCH_CON_LH_AXI_SI_P_TPU_CD_QCH_CLOCK_REQ, QCH_CON_LH_AXI_SI_P_TPU_CD_QCH_EXPIRE_VAL, QCH_CON_LH_AXI_SI_P_TPU_CD_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(NOCL1A_CMU_NOCL1A_QCH, QCH_CON_NOCL1A_CMU_NOCL1A_QCH_ENABLE, QCH_CON_NOCL1A_CMU_NOCL1A_QCH_CLOCK_REQ, QCH_CON_NOCL1A_CMU_NOCL1A_QCH_EXPIRE_VAL, QCH_CON_NOCL1A_CMU_NOCL1A_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(PPCFW_G3D0_QCH, QCH_CON_PPCFW_G3D0_QCH_ENABLE, QCH_CON_PPCFW_G3D0_QCH_CLOCK_REQ, QCH_CON_PPCFW_G3D0_QCH_EXPIRE_VAL, QCH_CON_PPCFW_G3D0_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(PPCFW_G3D1_QCH, QCH_CON_PPCFW_G3D1_QCH_ENABLE, QCH_CON_PPCFW_G3D1_QCH_CLOCK_REQ, QCH_CON_PPCFW_G3D1_QCH_EXPIRE_VAL, QCH_CON_PPCFW_G3D1_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(PPC_AUR_D0_CYCLE_QCH, QCH_CON_PPC_AUR_D0_CYCLE_QCH_ENABLE, QCH_CON_PPC_AUR_D0_CYCLE_QCH_CLOCK_REQ, QCH_CON_PPC_AUR_D0_CYCLE_QCH_EXPIRE_VAL, QCH_CON_PPC_AUR_D0_CYCLE_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(PPC_AUR_D0_EVENT_QCH, QCH_CON_PPC_AUR_D0_EVENT_QCH_ENABLE, QCH_CON_PPC_AUR_D0_EVENT_QCH_CLOCK_REQ, QCH_CON_PPC_AUR_D0_EVENT_QCH_EXPIRE_VAL, QCH_CON_PPC_AUR_D0_EVENT_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(PPC_AUR_D1_EVENT_QCH, QCH_CON_PPC_AUR_D1_EVENT_QCH_ENABLE, QCH_CON_PPC_AUR_D1_EVENT_QCH_CLOCK_REQ, QCH_CON_PPC_AUR_D1_EVENT_QCH_EXPIRE_VAL, QCH_CON_PPC_AUR_D1_EVENT_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(PPC_G3D_D0_CYCLE_QCH, QCH_CON_PPC_G3D_D0_CYCLE_QCH_ENABLE, QCH_CON_PPC_G3D_D0_CYCLE_QCH_CLOCK_REQ, QCH_CON_PPC_G3D_D0_CYCLE_QCH_EXPIRE_VAL, QCH_CON_PPC_G3D_D0_CYCLE_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(PPC_G3D_D0_EVENT_QCH, QCH_CON_PPC_G3D_D0_EVENT_QCH_ENABLE, QCH_CON_PPC_G3D_D0_EVENT_QCH_CLOCK_REQ, QCH_CON_PPC_G3D_D0_EVENT_QCH_EXPIRE_VAL, QCH_CON_PPC_G3D_D0_EVENT_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(PPC_G3D_D1_EVENT_QCH, QCH_CON_PPC_G3D_D1_EVENT_QCH_ENABLE, QCH_CON_PPC_G3D_D1_EVENT_QCH_CLOCK_REQ, QCH_CON_PPC_G3D_D1_EVENT_QCH_EXPIRE_VAL, QCH_CON_PPC_G3D_D1_EVENT_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(PPC_G3D_D2_EVENT_QCH, QCH_CON_PPC_G3D_D2_EVENT_QCH_ENABLE, QCH_CON_PPC_G3D_D2_EVENT_QCH_CLOCK_REQ, QCH_CON_PPC_G3D_D2_EVENT_QCH_EXPIRE_VAL, QCH_CON_PPC_G3D_D2_EVENT_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(PPC_G3D_D3_EVENT_QCH, QCH_CON_PPC_G3D_D3_EVENT_QCH_ENABLE, QCH_CON_PPC_G3D_D3_EVENT_QCH_CLOCK_REQ, QCH_CON_PPC_G3D_D3_EVENT_QCH_EXPIRE_VAL, QCH_CON_PPC_G3D_D3_EVENT_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(PPC_NOCL2A_M0_CYCLE_QCH, QCH_CON_PPC_NOCL2A_M0_CYCLE_QCH_ENABLE, QCH_CON_PPC_NOCL2A_M0_CYCLE_QCH_CLOCK_REQ, QCH_CON_PPC_NOCL2A_M0_CYCLE_QCH_EXPIRE_VAL, QCH_CON_PPC_NOCL2A_M0_CYCLE_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(PPC_NOCL2A_M0_EVENT_QCH, QCH_CON_PPC_NOCL2A_M0_EVENT_QCH_ENABLE, QCH_CON_PPC_NOCL2A_M0_EVENT_QCH_CLOCK_REQ, QCH_CON_PPC_NOCL2A_M0_EVENT_QCH_EXPIRE_VAL, QCH_CON_PPC_NOCL2A_M0_EVENT_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(PPC_NOCL2A_M1_EVENT_QCH, QCH_CON_PPC_NOCL2A_M1_EVENT_QCH_ENABLE, QCH_CON_PPC_NOCL2A_M1_EVENT_QCH_CLOCK_REQ, QCH_CON_PPC_NOCL2A_M1_EVENT_QCH_EXPIRE_VAL, QCH_CON_PPC_NOCL2A_M1_EVENT_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(PPC_NOCL2A_M2_EVENT_QCH, QCH_CON_PPC_NOCL2A_M2_EVENT_QCH_ENABLE, QCH_CON_PPC_NOCL2A_M2_EVENT_QCH_CLOCK_REQ, QCH_CON_PPC_NOCL2A_M2_EVENT_QCH_EXPIRE_VAL, QCH_CON_PPC_NOCL2A_M2_EVENT_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(PPC_NOCL2A_M3_EVENT_QCH, QCH_CON_PPC_NOCL2A_M3_EVENT_QCH_ENABLE, QCH_CON_PPC_NOCL2A_M3_EVENT_QCH_CLOCK_REQ, QCH_CON_PPC_NOCL2A_M3_EVENT_QCH_EXPIRE_VAL, QCH_CON_PPC_NOCL2A_M3_EVENT_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(PPC_TPU_CYCLE_QCH, QCH_CON_PPC_TPU_CYCLE_QCH_ENABLE, QCH_CON_PPC_TPU_CYCLE_QCH_CLOCK_REQ, QCH_CON_PPC_TPU_CYCLE_QCH_EXPIRE_VAL, QCH_CON_PPC_TPU_CYCLE_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(PPC_TPU_EVENT_QCH, QCH_CON_PPC_TPU_EVENT_QCH_ENABLE, QCH_CON_PPC_TPU_EVENT_QCH_CLOCK_REQ, QCH_CON_PPC_TPU_EVENT_QCH_EXPIRE_VAL, QCH_CON_PPC_TPU_EVENT_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SLH_AXI_SI_P_AUR_QCH, QCH_CON_SLH_AXI_SI_P_AUR_QCH_ENABLE, QCH_CON_SLH_AXI_SI_P_AUR_QCH_CLOCK_REQ, QCH_CON_SLH_AXI_SI_P_AUR_QCH_EXPIRE_VAL, QCH_CON_SLH_AXI_SI_P_AUR_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SLH_AXI_SI_P_G3D_QCH, QCH_CON_SLH_AXI_SI_P_G3D_QCH_ENABLE, QCH_CON_SLH_AXI_SI_P_G3D_QCH_CLOCK_REQ, QCH_CON_SLH_AXI_SI_P_G3D_QCH_EXPIRE_VAL, QCH_CON_SLH_AXI_SI_P_G3D_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SLH_AXI_SI_P_TPU_QCH, QCH_CON_SLH_AXI_SI_P_TPU_QCH_ENABLE, QCH_CON_SLH_AXI_SI_P_TPU_QCH_CLOCK_REQ, QCH_CON_SLH_AXI_SI_P_TPU_QCH_EXPIRE_VAL, QCH_CON_SLH_AXI_SI_P_TPU_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SSMT_G3D0_QCH, QCH_CON_SSMT_G3D0_QCH_ENABLE, QCH_CON_SSMT_G3D0_QCH_CLOCK_REQ, QCH_CON_SSMT_G3D0_QCH_EXPIRE_VAL, QCH_CON_SSMT_G3D0_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SSMT_G3D1_QCH, QCH_CON_SSMT_G3D1_QCH_ENABLE, QCH_CON_SSMT_G3D1_QCH_CLOCK_REQ, QCH_CON_SSMT_G3D1_QCH_EXPIRE_VAL, QCH_CON_SSMT_G3D1_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SSMT_G3D2_QCH, QCH_CON_SSMT_G3D2_QCH_ENABLE, QCH_CON_SSMT_G3D2_QCH_CLOCK_REQ, QCH_CON_SSMT_G3D2_QCH_EXPIRE_VAL, QCH_CON_SSMT_G3D2_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SSMT_G3D3_QCH, QCH_CON_SSMT_G3D3_QCH_ENABLE, QCH_CON_SSMT_G3D3_QCH_CLOCK_REQ, QCH_CON_SSMT_G3D3_QCH_EXPIRE_VAL, QCH_CON_SSMT_G3D3_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SYSMMU_G3D_QCH_D0, QCH_CON_SYSMMU_G3D_QCH_D0_ENABLE, QCH_CON_SYSMMU_G3D_QCH_D0_CLOCK_REQ, QCH_CON_SYSMMU_G3D_QCH_D0_EXPIRE_VAL, QCH_CON_SYSMMU_G3D_QCH_D0_IGNORE_FORCE_PM_EN),
	CLK_QCH(SYSMMU_G3D_QCH_D1, QCH_CON_SYSMMU_G3D_QCH_D1_ENABLE, QCH_CON_SYSMMU_G3D_QCH_D1_CLOCK_REQ, QCH_CON_SYSMMU_G3D_QCH_D1_EXPIRE_VAL, QCH_CON_SYSMMU_G3D_QCH_D1_IGNORE_FORCE_PM_EN),
	CLK_QCH(SYSMMU_G3D_QCH_D2, QCH_CON_SYSMMU_G3D_QCH_D2_ENABLE, QCH_CON_SYSMMU_G3D_QCH_D2_CLOCK_REQ, QCH_CON_SYSMMU_G3D_QCH_D2_EXPIRE_VAL, QCH_CON_SYSMMU_G3D_QCH_D2_IGNORE_FORCE_PM_EN),
	CLK_QCH(SYSMMU_G3D_QCH_D3, QCH_CON_SYSMMU_G3D_QCH_D3_ENABLE, QCH_CON_SYSMMU_G3D_QCH_D3_CLOCK_REQ, QCH_CON_SYSMMU_G3D_QCH_D3_EXPIRE_VAL, QCH_CON_SYSMMU_G3D_QCH_D3_IGNORE_FORCE_PM_EN),
	CLK_QCH(SYSMMU_G3D_QCH_MPTW, QCH_CON_SYSMMU_G3D_QCH_MPTW_ENABLE, QCH_CON_SYSMMU_G3D_QCH_MPTW_CLOCK_REQ, QCH_CON_SYSMMU_G3D_QCH_MPTW_EXPIRE_VAL, QCH_CON_SYSMMU_G3D_QCH_MPTW_IGNORE_FORCE_PM_EN),
	CLK_QCH(SYSREG_NOCL1A_QCH, QCH_CON_SYSREG_NOCL1A_QCH_ENABLE, QCH_CON_SYSREG_NOCL1A_QCH_CLOCK_REQ, QCH_CON_SYSREG_NOCL1A_QCH_EXPIRE_VAL, QCH_CON_SYSREG_NOCL1A_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(TREX_D_NOCL1A_QCH, QCH_CON_TREX_D_NOCL1A_QCH_ENABLE, QCH_CON_TREX_D_NOCL1A_QCH_CLOCK_REQ, QCH_CON_TREX_D_NOCL1A_QCH_EXPIRE_VAL, QCH_CON_TREX_D_NOCL1A_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(TREX_P_NOCL1A_QCH, QCH_CON_TREX_P_NOCL1A_QCH_ENABLE, QCH_CON_TREX_P_NOCL1A_QCH_CLOCK_REQ, QCH_CON_TREX_P_NOCL1A_QCH_EXPIRE_VAL, QCH_CON_TREX_P_NOCL1A_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(CMU_NOCL1B_CMUREF_QCH, DMYQCH_CON_CMU_NOCL1B_CMUREF_QCH_ENABLE, DMYQCH_CON_CMU_NOCL1B_CMUREF_QCH_CLOCK_REQ, EMPTY_CAL_ID, DMYQCH_CON_CMU_NOCL1B_CMUREF_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(D_TZPC_NOCL1B_QCH, QCH_CON_D_TZPC_NOCL1B_QCH_ENABLE, QCH_CON_D_TZPC_NOCL1B_QCH_CLOCK_REQ, QCH_CON_D_TZPC_NOCL1B_QCH_EXPIRE_VAL, QCH_CON_D_TZPC_NOCL1B_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(GPC_NOCL1B_QCH, QCH_CON_GPC_NOCL1B_QCH_ENABLE, QCH_CON_GPC_NOCL1B_QCH_CLOCK_REQ, QCH_CON_GPC_NOCL1B_QCH_EXPIRE_VAL, QCH_CON_GPC_NOCL1B_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_ACEL_MI_D_HSI0_QCH, QCH_CON_LH_ACEL_MI_D_HSI0_QCH_ENABLE, QCH_CON_LH_ACEL_MI_D_HSI0_QCH_CLOCK_REQ, QCH_CON_LH_ACEL_MI_D_HSI0_QCH_EXPIRE_VAL, QCH_CON_LH_ACEL_MI_D_HSI0_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_ACEL_MI_D_HSI1_QCH, QCH_CON_LH_ACEL_MI_D_HSI1_QCH_ENABLE, QCH_CON_LH_ACEL_MI_D_HSI1_QCH_CLOCK_REQ, QCH_CON_LH_ACEL_MI_D_HSI1_QCH_EXPIRE_VAL, QCH_CON_LH_ACEL_MI_D_HSI1_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_AST_MI_G_NOCL1B_CD_QCH, QCH_CON_LH_AST_MI_G_NOCL1B_CD_QCH_ENABLE, QCH_CON_LH_AST_MI_G_NOCL1B_CD_QCH_CLOCK_REQ, QCH_CON_LH_AST_MI_G_NOCL1B_CD_QCH_EXPIRE_VAL, QCH_CON_LH_AST_MI_G_NOCL1B_CD_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_AST_SI_G_NOCL1B_QCH, QCH_CON_LH_AST_SI_G_NOCL1B_QCH_ENABLE, QCH_CON_LH_AST_SI_G_NOCL1B_QCH_CLOCK_REQ, QCH_CON_LH_AST_SI_G_NOCL1B_QCH_EXPIRE_VAL, QCH_CON_LH_AST_SI_G_NOCL1B_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_AST_SI_G_NOCL1B_CD_QCH, QCH_CON_LH_AST_SI_G_NOCL1B_CD_QCH_ENABLE, QCH_CON_LH_AST_SI_G_NOCL1B_CD_QCH_CLOCK_REQ, QCH_CON_LH_AST_SI_G_NOCL1B_CD_QCH_EXPIRE_VAL, QCH_CON_LH_AST_SI_G_NOCL1B_CD_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_AXI_MI_D_AOC_QCH, QCH_CON_LH_AXI_MI_D_AOC_QCH_ENABLE, QCH_CON_LH_AXI_MI_D_AOC_QCH_CLOCK_REQ, QCH_CON_LH_AXI_MI_D_AOC_QCH_EXPIRE_VAL, QCH_CON_LH_AXI_MI_D_AOC_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_AXI_MI_D_APM_QCH, QCH_CON_LH_AXI_MI_D_APM_QCH_ENABLE, QCH_CON_LH_AXI_MI_D_APM_QCH_CLOCK_REQ, QCH_CON_LH_AXI_MI_D_APM_QCH_EXPIRE_VAL, QCH_CON_LH_AXI_MI_D_APM_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_AXI_MI_D_GSA_QCH, QCH_CON_LH_AXI_MI_D_GSA_QCH_ENABLE, QCH_CON_LH_AXI_MI_D_GSA_QCH_CLOCK_REQ, QCH_CON_LH_AXI_MI_D_GSA_QCH_EXPIRE_VAL, QCH_CON_LH_AXI_MI_D_GSA_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_AXI_MI_G_CSSYS_CU_QCH, QCH_CON_LH_AXI_MI_G_CSSYS_CU_QCH_ENABLE, QCH_CON_LH_AXI_MI_G_CSSYS_CU_QCH_CLOCK_REQ, QCH_CON_LH_AXI_MI_G_CSSYS_CU_QCH_EXPIRE_VAL, QCH_CON_LH_AXI_MI_G_CSSYS_CU_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_AXI_MI_P_AOC_CD_QCH, QCH_CON_LH_AXI_MI_P_AOC_CD_QCH_ENABLE, QCH_CON_LH_AXI_MI_P_AOC_CD_QCH_CLOCK_REQ, QCH_CON_LH_AXI_MI_P_AOC_CD_QCH_EXPIRE_VAL, QCH_CON_LH_AXI_MI_P_AOC_CD_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_AXI_MI_P_GSA_CD_QCH, QCH_CON_LH_AXI_MI_P_GSA_CD_QCH_ENABLE, QCH_CON_LH_AXI_MI_P_GSA_CD_QCH_CLOCK_REQ, QCH_CON_LH_AXI_MI_P_GSA_CD_QCH_EXPIRE_VAL, QCH_CON_LH_AXI_MI_P_GSA_CD_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_AXI_MI_P_HSI0_CD_QCH, QCH_CON_LH_AXI_MI_P_HSI0_CD_QCH_ENABLE, QCH_CON_LH_AXI_MI_P_HSI0_CD_QCH_CLOCK_REQ, QCH_CON_LH_AXI_MI_P_HSI0_CD_QCH_EXPIRE_VAL, QCH_CON_LH_AXI_MI_P_HSI0_CD_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_AXI_MI_P_HSI1_CD_QCH, QCH_CON_LH_AXI_MI_P_HSI1_CD_QCH_ENABLE, QCH_CON_LH_AXI_MI_P_HSI1_CD_QCH_CLOCK_REQ, QCH_CON_LH_AXI_MI_P_HSI1_CD_QCH_EXPIRE_VAL, QCH_CON_LH_AXI_MI_P_HSI1_CD_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_AXI_SI_G_CSSYS_CU_QCH, QCH_CON_LH_AXI_SI_G_CSSYS_CU_QCH_ENABLE, QCH_CON_LH_AXI_SI_G_CSSYS_CU_QCH_CLOCK_REQ, QCH_CON_LH_AXI_SI_G_CSSYS_CU_QCH_EXPIRE_VAL, QCH_CON_LH_AXI_SI_G_CSSYS_CU_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_AXI_SI_P_AOC_CD_QCH, QCH_CON_LH_AXI_SI_P_AOC_CD_QCH_ENABLE, QCH_CON_LH_AXI_SI_P_AOC_CD_QCH_CLOCK_REQ, QCH_CON_LH_AXI_SI_P_AOC_CD_QCH_EXPIRE_VAL, QCH_CON_LH_AXI_SI_P_AOC_CD_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_AXI_SI_P_GSA_CD_QCH, QCH_CON_LH_AXI_SI_P_GSA_CD_QCH_ENABLE, QCH_CON_LH_AXI_SI_P_GSA_CD_QCH_CLOCK_REQ, QCH_CON_LH_AXI_SI_P_GSA_CD_QCH_EXPIRE_VAL, QCH_CON_LH_AXI_SI_P_GSA_CD_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_AXI_SI_P_HSI0_CD_QCH, QCH_CON_LH_AXI_SI_P_HSI0_CD_QCH_ENABLE, QCH_CON_LH_AXI_SI_P_HSI0_CD_QCH_CLOCK_REQ, QCH_CON_LH_AXI_SI_P_HSI0_CD_QCH_EXPIRE_VAL, QCH_CON_LH_AXI_SI_P_HSI0_CD_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_AXI_SI_P_HSI1_CD_QCH, QCH_CON_LH_AXI_SI_P_HSI1_CD_QCH_ENABLE, QCH_CON_LH_AXI_SI_P_HSI1_CD_QCH_CLOCK_REQ, QCH_CON_LH_AXI_SI_P_HSI1_CD_QCH_EXPIRE_VAL, QCH_CON_LH_AXI_SI_P_HSI1_CD_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(NOCL1B_CMU_NOCL1B_QCH, QCH_CON_NOCL1B_CMU_NOCL1B_QCH_ENABLE, QCH_CON_NOCL1B_CMU_NOCL1B_QCH_CLOCK_REQ, QCH_CON_NOCL1B_CMU_NOCL1B_QCH_EXPIRE_VAL, QCH_CON_NOCL1B_CMU_NOCL1B_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(PPC_AOC_CYCLE_QCH, QCH_CON_PPC_AOC_CYCLE_QCH_ENABLE, QCH_CON_PPC_AOC_CYCLE_QCH_CLOCK_REQ, QCH_CON_PPC_AOC_CYCLE_QCH_EXPIRE_VAL, QCH_CON_PPC_AOC_CYCLE_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(PPC_AOC_EVENT_QCH, QCH_CON_PPC_AOC_EVENT_QCH_ENABLE, QCH_CON_PPC_AOC_EVENT_QCH_CLOCK_REQ, QCH_CON_PPC_AOC_EVENT_QCH_EXPIRE_VAL, QCH_CON_PPC_AOC_EVENT_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SLH_AXI_MI_G_CSSYS_QCH, QCH_CON_SLH_AXI_MI_G_CSSYS_QCH_ENABLE, QCH_CON_SLH_AXI_MI_G_CSSYS_QCH_CLOCK_REQ, QCH_CON_SLH_AXI_MI_G_CSSYS_QCH_EXPIRE_VAL, QCH_CON_SLH_AXI_MI_G_CSSYS_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SLH_AXI_SI_P_AOC_QCH, QCH_CON_SLH_AXI_SI_P_AOC_QCH_ENABLE, QCH_CON_SLH_AXI_SI_P_AOC_QCH_CLOCK_REQ, QCH_CON_SLH_AXI_SI_P_AOC_QCH_EXPIRE_VAL, QCH_CON_SLH_AXI_SI_P_AOC_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SLH_AXI_SI_P_GSA_QCH, QCH_CON_SLH_AXI_SI_P_GSA_QCH_ENABLE, QCH_CON_SLH_AXI_SI_P_GSA_QCH_CLOCK_REQ, QCH_CON_SLH_AXI_SI_P_GSA_QCH_EXPIRE_VAL, QCH_CON_SLH_AXI_SI_P_GSA_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SLH_AXI_SI_P_HSI0_QCH, QCH_CON_SLH_AXI_SI_P_HSI0_QCH_ENABLE, QCH_CON_SLH_AXI_SI_P_HSI0_QCH_CLOCK_REQ, QCH_CON_SLH_AXI_SI_P_HSI0_QCH_EXPIRE_VAL, QCH_CON_SLH_AXI_SI_P_HSI0_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SLH_AXI_SI_P_HSI1_QCH, QCH_CON_SLH_AXI_SI_P_HSI1_QCH_ENABLE, QCH_CON_SLH_AXI_SI_P_HSI1_QCH_CLOCK_REQ, QCH_CON_SLH_AXI_SI_P_HSI1_QCH_EXPIRE_VAL, QCH_CON_SLH_AXI_SI_P_HSI1_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SYSREG_NOCL1B_QCH, QCH_CON_SYSREG_NOCL1B_QCH_ENABLE, QCH_CON_SYSREG_NOCL1B_QCH_CLOCK_REQ, QCH_CON_SYSREG_NOCL1B_QCH_EXPIRE_VAL, QCH_CON_SYSREG_NOCL1B_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(TREX_D_NOCL1B_QCH, QCH_CON_TREX_D_NOCL1B_QCH_ENABLE, QCH_CON_TREX_D_NOCL1B_QCH_CLOCK_REQ, QCH_CON_TREX_D_NOCL1B_QCH_EXPIRE_VAL, QCH_CON_TREX_D_NOCL1B_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(TREX_P_NOCL1B_QCH, QCH_CON_TREX_P_NOCL1B_QCH_ENABLE, QCH_CON_TREX_P_NOCL1B_QCH_CLOCK_REQ, QCH_CON_TREX_P_NOCL1B_QCH_EXPIRE_VAL, QCH_CON_TREX_P_NOCL1B_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(CMU_NOCL2A_CMUREF_QCH, DMYQCH_CON_CMU_NOCL2A_CMUREF_QCH_ENABLE, DMYQCH_CON_CMU_NOCL2A_CMUREF_QCH_CLOCK_REQ, EMPTY_CAL_ID, DMYQCH_CON_CMU_NOCL2A_CMUREF_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(D_TZPC_NOCL2A_QCH, QCH_CON_D_TZPC_NOCL2A_QCH_ENABLE, QCH_CON_D_TZPC_NOCL2A_QCH_CLOCK_REQ, QCH_CON_D_TZPC_NOCL2A_QCH_EXPIRE_VAL, QCH_CON_D_TZPC_NOCL2A_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(GPC_NOCL2A_QCH, QCH_CON_GPC_NOCL2A_QCH_ENABLE, QCH_CON_GPC_NOCL2A_QCH_CLOCK_REQ, QCH_CON_GPC_NOCL2A_QCH_EXPIRE_VAL, QCH_CON_GPC_NOCL2A_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_ACEL_MI_D2_G2D_QCH, QCH_CON_LH_ACEL_MI_D2_G2D_QCH_ENABLE, QCH_CON_LH_ACEL_MI_D2_G2D_QCH_CLOCK_REQ, QCH_CON_LH_ACEL_MI_D2_G2D_QCH_EXPIRE_VAL, QCH_CON_LH_ACEL_MI_D2_G2D_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_ACEL_MI_D_HSI2_QCH, QCH_CON_LH_ACEL_MI_D_HSI2_QCH_ENABLE, QCH_CON_LH_ACEL_MI_D_HSI2_QCH_CLOCK_REQ, QCH_CON_LH_ACEL_MI_D_HSI2_QCH_EXPIRE_VAL, QCH_CON_LH_ACEL_MI_D_HSI2_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_ACEL_MI_D_MISC_QCH, QCH_CON_LH_ACEL_MI_D_MISC_QCH_ENABLE, QCH_CON_LH_ACEL_MI_D_MISC_QCH_CLOCK_REQ, QCH_CON_LH_ACEL_MI_D_MISC_QCH_EXPIRE_VAL, QCH_CON_LH_ACEL_MI_D_MISC_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_AST_MI_G_NOCL2A_CD_QCH, QCH_CON_LH_AST_MI_G_NOCL2A_CD_QCH_ENABLE, QCH_CON_LH_AST_MI_G_NOCL2A_CD_QCH_CLOCK_REQ, QCH_CON_LH_AST_MI_G_NOCL2A_CD_QCH_EXPIRE_VAL, QCH_CON_LH_AST_MI_G_NOCL2A_CD_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_AST_SI_G_NOCL2A_QCH, QCH_CON_LH_AST_SI_G_NOCL2A_QCH_ENABLE, QCH_CON_LH_AST_SI_G_NOCL2A_QCH_CLOCK_REQ, QCH_CON_LH_AST_SI_G_NOCL2A_QCH_EXPIRE_VAL, QCH_CON_LH_AST_SI_G_NOCL2A_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_AST_SI_G_NOCL2A_CD_QCH, QCH_CON_LH_AST_SI_G_NOCL2A_CD_QCH_ENABLE, QCH_CON_LH_AST_SI_G_NOCL2A_CD_QCH_CLOCK_REQ, QCH_CON_LH_AST_SI_G_NOCL2A_CD_QCH_EXPIRE_VAL, QCH_CON_LH_AST_SI_G_NOCL2A_CD_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_AXI_MI_D0_CSIS_QCH, QCH_CON_LH_AXI_MI_D0_CSIS_QCH_ENABLE, QCH_CON_LH_AXI_MI_D0_CSIS_QCH_CLOCK_REQ, QCH_CON_LH_AXI_MI_D0_CSIS_QCH_EXPIRE_VAL, QCH_CON_LH_AXI_MI_D0_CSIS_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_AXI_MI_D0_DPU_QCH, QCH_CON_LH_AXI_MI_D0_DPU_QCH_ENABLE, QCH_CON_LH_AXI_MI_D0_DPU_QCH_CLOCK_REQ, QCH_CON_LH_AXI_MI_D0_DPU_QCH_EXPIRE_VAL, QCH_CON_LH_AXI_MI_D0_DPU_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_AXI_MI_D0_G2D_QCH, QCH_CON_LH_AXI_MI_D0_G2D_QCH_ENABLE, QCH_CON_LH_AXI_MI_D0_G2D_QCH_CLOCK_REQ, QCH_CON_LH_AXI_MI_D0_G2D_QCH_EXPIRE_VAL, QCH_CON_LH_AXI_MI_D0_G2D_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_AXI_MI_D0_GDC_QCH, QCH_CON_LH_AXI_MI_D0_GDC_QCH_ENABLE, QCH_CON_LH_AXI_MI_D0_GDC_QCH_CLOCK_REQ, QCH_CON_LH_AXI_MI_D0_GDC_QCH_EXPIRE_VAL, QCH_CON_LH_AXI_MI_D0_GDC_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_AXI_MI_D0_MCSC_QCH, QCH_CON_LH_AXI_MI_D0_MCSC_QCH_ENABLE, QCH_CON_LH_AXI_MI_D0_MCSC_QCH_CLOCK_REQ, QCH_CON_LH_AXI_MI_D0_MCSC_QCH_EXPIRE_VAL, QCH_CON_LH_AXI_MI_D0_MCSC_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_AXI_MI_D0_MFC_QCH, QCH_CON_LH_AXI_MI_D0_MFC_QCH_ENABLE, QCH_CON_LH_AXI_MI_D0_MFC_QCH_CLOCK_REQ, QCH_CON_LH_AXI_MI_D0_MFC_QCH_EXPIRE_VAL, QCH_CON_LH_AXI_MI_D0_MFC_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_AXI_MI_D0_TNR_QCH, QCH_CON_LH_AXI_MI_D0_TNR_QCH_ENABLE, QCH_CON_LH_AXI_MI_D0_TNR_QCH_CLOCK_REQ, QCH_CON_LH_AXI_MI_D0_TNR_QCH_EXPIRE_VAL, QCH_CON_LH_AXI_MI_D0_TNR_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_AXI_MI_D1_CSIS_QCH, QCH_CON_LH_AXI_MI_D1_CSIS_QCH_ENABLE, QCH_CON_LH_AXI_MI_D1_CSIS_QCH_CLOCK_REQ, QCH_CON_LH_AXI_MI_D1_CSIS_QCH_EXPIRE_VAL, QCH_CON_LH_AXI_MI_D1_CSIS_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_AXI_MI_D1_DPU_QCH, QCH_CON_LH_AXI_MI_D1_DPU_QCH_ENABLE, QCH_CON_LH_AXI_MI_D1_DPU_QCH_CLOCK_REQ, QCH_CON_LH_AXI_MI_D1_DPU_QCH_EXPIRE_VAL, QCH_CON_LH_AXI_MI_D1_DPU_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_AXI_MI_D1_G2D_QCH, QCH_CON_LH_AXI_MI_D1_G2D_QCH_ENABLE, QCH_CON_LH_AXI_MI_D1_G2D_QCH_CLOCK_REQ, QCH_CON_LH_AXI_MI_D1_G2D_QCH_EXPIRE_VAL, QCH_CON_LH_AXI_MI_D1_G2D_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_AXI_MI_D1_GDC_QCH, QCH_CON_LH_AXI_MI_D1_GDC_QCH_ENABLE, QCH_CON_LH_AXI_MI_D1_GDC_QCH_CLOCK_REQ, QCH_CON_LH_AXI_MI_D1_GDC_QCH_EXPIRE_VAL, QCH_CON_LH_AXI_MI_D1_GDC_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_AXI_MI_D1_MCSC_QCH, QCH_CON_LH_AXI_MI_D1_MCSC_QCH_ENABLE, QCH_CON_LH_AXI_MI_D1_MCSC_QCH_CLOCK_REQ, QCH_CON_LH_AXI_MI_D1_MCSC_QCH_EXPIRE_VAL, QCH_CON_LH_AXI_MI_D1_MCSC_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_AXI_MI_D1_MFC_QCH, QCH_CON_LH_AXI_MI_D1_MFC_QCH_ENABLE, QCH_CON_LH_AXI_MI_D1_MFC_QCH_CLOCK_REQ, QCH_CON_LH_AXI_MI_D1_MFC_QCH_EXPIRE_VAL, QCH_CON_LH_AXI_MI_D1_MFC_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_AXI_MI_D1_TNR_QCH, QCH_CON_LH_AXI_MI_D1_TNR_QCH_ENABLE, QCH_CON_LH_AXI_MI_D1_TNR_QCH_CLOCK_REQ, QCH_CON_LH_AXI_MI_D1_TNR_QCH_EXPIRE_VAL, QCH_CON_LH_AXI_MI_D1_TNR_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_AXI_MI_D2_DPU_QCH, QCH_CON_LH_AXI_MI_D2_DPU_QCH_ENABLE, QCH_CON_LH_AXI_MI_D2_DPU_QCH_CLOCK_REQ, QCH_CON_LH_AXI_MI_D2_DPU_QCH_EXPIRE_VAL, QCH_CON_LH_AXI_MI_D2_DPU_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_AXI_MI_D2_GDC_QCH, QCH_CON_LH_AXI_MI_D2_GDC_QCH_ENABLE, QCH_CON_LH_AXI_MI_D2_GDC_QCH_CLOCK_REQ, QCH_CON_LH_AXI_MI_D2_GDC_QCH_EXPIRE_VAL, QCH_CON_LH_AXI_MI_D2_GDC_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_AXI_MI_D2_MCSC_QCH, QCH_CON_LH_AXI_MI_D2_MCSC_QCH_ENABLE, QCH_CON_LH_AXI_MI_D2_MCSC_QCH_CLOCK_REQ, QCH_CON_LH_AXI_MI_D2_MCSC_QCH_EXPIRE_VAL, QCH_CON_LH_AXI_MI_D2_MCSC_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_AXI_MI_D2_TNR_QCH, QCH_CON_LH_AXI_MI_D2_TNR_QCH_ENABLE, QCH_CON_LH_AXI_MI_D2_TNR_QCH_CLOCK_REQ, QCH_CON_LH_AXI_MI_D2_TNR_QCH_EXPIRE_VAL, QCH_CON_LH_AXI_MI_D2_TNR_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_AXI_MI_D3_TNR_QCH, QCH_CON_LH_AXI_MI_D3_TNR_QCH_ENABLE, QCH_CON_LH_AXI_MI_D3_TNR_QCH_CLOCK_REQ, QCH_CON_LH_AXI_MI_D3_TNR_QCH_EXPIRE_VAL, QCH_CON_LH_AXI_MI_D3_TNR_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_AXI_MI_D4_TNR_QCH, QCH_CON_LH_AXI_MI_D4_TNR_QCH_ENABLE, QCH_CON_LH_AXI_MI_D4_TNR_QCH_CLOCK_REQ, QCH_CON_LH_AXI_MI_D4_TNR_QCH_EXPIRE_VAL, QCH_CON_LH_AXI_MI_D4_TNR_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_AXI_MI_D_BO_QCH, QCH_CON_LH_AXI_MI_D_BO_QCH_ENABLE, QCH_CON_LH_AXI_MI_D_BO_QCH_CLOCK_REQ, QCH_CON_LH_AXI_MI_D_BO_QCH_EXPIRE_VAL, QCH_CON_LH_AXI_MI_D_BO_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_AXI_MI_D_DNS_QCH, QCH_CON_LH_AXI_MI_D_DNS_QCH_ENABLE, QCH_CON_LH_AXI_MI_D_DNS_QCH_CLOCK_REQ, QCH_CON_LH_AXI_MI_D_DNS_QCH_EXPIRE_VAL, QCH_CON_LH_AXI_MI_D_DNS_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_AXI_MI_D_G3AA_QCH, QCH_CON_LH_AXI_MI_D_G3AA_QCH_ENABLE, QCH_CON_LH_AXI_MI_D_G3AA_QCH_CLOCK_REQ, QCH_CON_LH_AXI_MI_D_G3AA_QCH_EXPIRE_VAL, QCH_CON_LH_AXI_MI_D_G3AA_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_AXI_MI_D_IPP_QCH, QCH_CON_LH_AXI_MI_D_IPP_QCH_ENABLE, QCH_CON_LH_AXI_MI_D_IPP_QCH_CLOCK_REQ, QCH_CON_LH_AXI_MI_D_IPP_QCH_EXPIRE_VAL, QCH_CON_LH_AXI_MI_D_IPP_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_AXI_MI_P_HSI2_CD_QCH, QCH_CON_LH_AXI_MI_P_HSI2_CD_QCH_ENABLE, QCH_CON_LH_AXI_MI_P_HSI2_CD_QCH_CLOCK_REQ, QCH_CON_LH_AXI_MI_P_HSI2_CD_QCH_EXPIRE_VAL, QCH_CON_LH_AXI_MI_P_HSI2_CD_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_AXI_SI_P_HSI2_CD_QCH, QCH_CON_LH_AXI_SI_P_HSI2_CD_QCH_ENABLE, QCH_CON_LH_AXI_SI_P_HSI2_CD_QCH_CLOCK_REQ, QCH_CON_LH_AXI_SI_P_HSI2_CD_QCH_EXPIRE_VAL, QCH_CON_LH_AXI_SI_P_HSI2_CD_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(NOCL2A_CMU_NOCL2A_QCH, QCH_CON_NOCL2A_CMU_NOCL2A_QCH_ENABLE, QCH_CON_NOCL2A_CMU_NOCL2A_QCH_CLOCK_REQ, QCH_CON_NOCL2A_CMU_NOCL2A_QCH_EXPIRE_VAL, QCH_CON_NOCL2A_CMU_NOCL2A_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SLH_AXI_SI_P_BO_QCH, QCH_CON_SLH_AXI_SI_P_BO_QCH_ENABLE, QCH_CON_SLH_AXI_SI_P_BO_QCH_CLOCK_REQ, QCH_CON_SLH_AXI_SI_P_BO_QCH_EXPIRE_VAL, QCH_CON_SLH_AXI_SI_P_BO_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SLH_AXI_SI_P_CSIS_QCH, QCH_CON_SLH_AXI_SI_P_CSIS_QCH_ENABLE, QCH_CON_SLH_AXI_SI_P_CSIS_QCH_CLOCK_REQ, QCH_CON_SLH_AXI_SI_P_CSIS_QCH_EXPIRE_VAL, QCH_CON_SLH_AXI_SI_P_CSIS_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SLH_AXI_SI_P_DISP_QCH, QCH_CON_SLH_AXI_SI_P_DISP_QCH_ENABLE, QCH_CON_SLH_AXI_SI_P_DISP_QCH_CLOCK_REQ, QCH_CON_SLH_AXI_SI_P_DISP_QCH_EXPIRE_VAL, QCH_CON_SLH_AXI_SI_P_DISP_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SLH_AXI_SI_P_DNS_QCH, QCH_CON_SLH_AXI_SI_P_DNS_QCH_ENABLE, QCH_CON_SLH_AXI_SI_P_DNS_QCH_CLOCK_REQ, QCH_CON_SLH_AXI_SI_P_DNS_QCH_EXPIRE_VAL, QCH_CON_SLH_AXI_SI_P_DNS_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SLH_AXI_SI_P_DPU_QCH, QCH_CON_SLH_AXI_SI_P_DPU_QCH_ENABLE, QCH_CON_SLH_AXI_SI_P_DPU_QCH_CLOCK_REQ, QCH_CON_SLH_AXI_SI_P_DPU_QCH_EXPIRE_VAL, QCH_CON_SLH_AXI_SI_P_DPU_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SLH_AXI_SI_P_G2D_QCH, QCH_CON_SLH_AXI_SI_P_G2D_QCH_ENABLE, QCH_CON_SLH_AXI_SI_P_G2D_QCH_CLOCK_REQ, QCH_CON_SLH_AXI_SI_P_G2D_QCH_EXPIRE_VAL, QCH_CON_SLH_AXI_SI_P_G2D_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SLH_AXI_SI_P_G3AA_QCH, QCH_CON_SLH_AXI_SI_P_G3AA_QCH_ENABLE, QCH_CON_SLH_AXI_SI_P_G3AA_QCH_CLOCK_REQ, QCH_CON_SLH_AXI_SI_P_G3AA_QCH_EXPIRE_VAL, QCH_CON_SLH_AXI_SI_P_G3AA_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SLH_AXI_SI_P_GDC_QCH, QCH_CON_SLH_AXI_SI_P_GDC_QCH_ENABLE, QCH_CON_SLH_AXI_SI_P_GDC_QCH_CLOCK_REQ, QCH_CON_SLH_AXI_SI_P_GDC_QCH_EXPIRE_VAL, QCH_CON_SLH_AXI_SI_P_GDC_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SLH_AXI_SI_P_HSI2_QCH, QCH_CON_SLH_AXI_SI_P_HSI2_QCH_ENABLE, QCH_CON_SLH_AXI_SI_P_HSI2_QCH_CLOCK_REQ, QCH_CON_SLH_AXI_SI_P_HSI2_QCH_EXPIRE_VAL, QCH_CON_SLH_AXI_SI_P_HSI2_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SLH_AXI_SI_P_IPP_QCH, QCH_CON_SLH_AXI_SI_P_IPP_QCH_ENABLE, QCH_CON_SLH_AXI_SI_P_IPP_QCH_CLOCK_REQ, QCH_CON_SLH_AXI_SI_P_IPP_QCH_EXPIRE_VAL, QCH_CON_SLH_AXI_SI_P_IPP_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SLH_AXI_SI_P_ITP_QCH, QCH_CON_SLH_AXI_SI_P_ITP_QCH_ENABLE, QCH_CON_SLH_AXI_SI_P_ITP_QCH_CLOCK_REQ, QCH_CON_SLH_AXI_SI_P_ITP_QCH_EXPIRE_VAL, QCH_CON_SLH_AXI_SI_P_ITP_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SLH_AXI_SI_P_MCSC_QCH, QCH_CON_SLH_AXI_SI_P_MCSC_QCH_ENABLE, QCH_CON_SLH_AXI_SI_P_MCSC_QCH_CLOCK_REQ, QCH_CON_SLH_AXI_SI_P_MCSC_QCH_EXPIRE_VAL, QCH_CON_SLH_AXI_SI_P_MCSC_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SLH_AXI_SI_P_MFC_QCH, QCH_CON_SLH_AXI_SI_P_MFC_QCH_ENABLE, QCH_CON_SLH_AXI_SI_P_MFC_QCH_CLOCK_REQ, QCH_CON_SLH_AXI_SI_P_MFC_QCH_EXPIRE_VAL, QCH_CON_SLH_AXI_SI_P_MFC_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SLH_AXI_SI_P_PDP_QCH, QCH_CON_SLH_AXI_SI_P_PDP_QCH_ENABLE, QCH_CON_SLH_AXI_SI_P_PDP_QCH_CLOCK_REQ, QCH_CON_SLH_AXI_SI_P_PDP_QCH_EXPIRE_VAL, QCH_CON_SLH_AXI_SI_P_PDP_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SLH_AXI_SI_P_TNR_QCH, QCH_CON_SLH_AXI_SI_P_TNR_QCH_ENABLE, QCH_CON_SLH_AXI_SI_P_TNR_QCH_CLOCK_REQ, QCH_CON_SLH_AXI_SI_P_TNR_QCH_EXPIRE_VAL, QCH_CON_SLH_AXI_SI_P_TNR_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SYSREG_NOCL2A_QCH, QCH_CON_SYSREG_NOCL2A_QCH_ENABLE, QCH_CON_SYSREG_NOCL2A_QCH_CLOCK_REQ, QCH_CON_SYSREG_NOCL2A_QCH_EXPIRE_VAL, QCH_CON_SYSREG_NOCL2A_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(TREX_D_NOCL2A_QCH, QCH_CON_TREX_D_NOCL2A_QCH_ENABLE, QCH_CON_TREX_D_NOCL2A_QCH_CLOCK_REQ, QCH_CON_TREX_D_NOCL2A_QCH_EXPIRE_VAL, QCH_CON_TREX_D_NOCL2A_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(TREX_P_NOCL2A_QCH, QCH_CON_TREX_P_NOCL2A_QCH_ENABLE, QCH_CON_TREX_P_NOCL2A_QCH_CLOCK_REQ, QCH_CON_TREX_P_NOCL2A_QCH_EXPIRE_VAL, QCH_CON_TREX_P_NOCL2A_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(D_TZPC_PDP_QCH, QCH_CON_D_TZPC_PDP_QCH_ENABLE, QCH_CON_D_TZPC_PDP_QCH_CLOCK_REQ, QCH_CON_D_TZPC_PDP_QCH_EXPIRE_VAL, QCH_CON_D_TZPC_PDP_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(GPC_PDP_QCH, QCH_CON_GPC_PDP_QCH_ENABLE, QCH_CON_GPC_PDP_QCH_CLOCK_REQ, QCH_CON_GPC_PDP_QCH_EXPIRE_VAL, QCH_CON_GPC_PDP_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_AST_MI_L_OTF0_CSIS_PDP_QCH, QCH_CON_LH_AST_MI_L_OTF0_CSIS_PDP_QCH_ENABLE, QCH_CON_LH_AST_MI_L_OTF0_CSIS_PDP_QCH_CLOCK_REQ, QCH_CON_LH_AST_MI_L_OTF0_CSIS_PDP_QCH_EXPIRE_VAL, QCH_CON_LH_AST_MI_L_OTF0_CSIS_PDP_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_AST_MI_L_OTF1_CSIS_PDP_QCH, QCH_CON_LH_AST_MI_L_OTF1_CSIS_PDP_QCH_ENABLE, QCH_CON_LH_AST_MI_L_OTF1_CSIS_PDP_QCH_CLOCK_REQ, QCH_CON_LH_AST_MI_L_OTF1_CSIS_PDP_QCH_EXPIRE_VAL, QCH_CON_LH_AST_MI_L_OTF1_CSIS_PDP_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_AST_MI_L_OTF2_CSIS_PDP_QCH, QCH_CON_LH_AST_MI_L_OTF2_CSIS_PDP_QCH_ENABLE, QCH_CON_LH_AST_MI_L_OTF2_CSIS_PDP_QCH_CLOCK_REQ, QCH_CON_LH_AST_MI_L_OTF2_CSIS_PDP_QCH_EXPIRE_VAL, QCH_CON_LH_AST_MI_L_OTF2_CSIS_PDP_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_AST_MI_L_VO_CSIS_PDP_QCH, QCH_CON_LH_AST_MI_L_VO_CSIS_PDP_QCH_ENABLE, QCH_CON_LH_AST_MI_L_VO_CSIS_PDP_QCH_CLOCK_REQ, QCH_CON_LH_AST_MI_L_VO_CSIS_PDP_QCH_EXPIRE_VAL, QCH_CON_LH_AST_MI_L_VO_CSIS_PDP_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_AST_SI_L_OTF0_PDP_CSIS_QCH, QCH_CON_LH_AST_SI_L_OTF0_PDP_CSIS_QCH_ENABLE, QCH_CON_LH_AST_SI_L_OTF0_PDP_CSIS_QCH_CLOCK_REQ, QCH_CON_LH_AST_SI_L_OTF0_PDP_CSIS_QCH_EXPIRE_VAL, QCH_CON_LH_AST_SI_L_OTF0_PDP_CSIS_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_AST_SI_L_OTF0_PDP_G3AA_QCH, QCH_CON_LH_AST_SI_L_OTF0_PDP_G3AA_QCH_ENABLE, QCH_CON_LH_AST_SI_L_OTF0_PDP_G3AA_QCH_CLOCK_REQ, QCH_CON_LH_AST_SI_L_OTF0_PDP_G3AA_QCH_EXPIRE_VAL, QCH_CON_LH_AST_SI_L_OTF0_PDP_G3AA_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_AST_SI_L_OTF0_PDP_IPP_QCH, QCH_CON_LH_AST_SI_L_OTF0_PDP_IPP_QCH_ENABLE, QCH_CON_LH_AST_SI_L_OTF0_PDP_IPP_QCH_CLOCK_REQ, QCH_CON_LH_AST_SI_L_OTF0_PDP_IPP_QCH_EXPIRE_VAL, QCH_CON_LH_AST_SI_L_OTF0_PDP_IPP_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_AST_SI_L_OTF1_PDP_CSIS_QCH, QCH_CON_LH_AST_SI_L_OTF1_PDP_CSIS_QCH_ENABLE, QCH_CON_LH_AST_SI_L_OTF1_PDP_CSIS_QCH_CLOCK_REQ, QCH_CON_LH_AST_SI_L_OTF1_PDP_CSIS_QCH_EXPIRE_VAL, QCH_CON_LH_AST_SI_L_OTF1_PDP_CSIS_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_AST_SI_L_OTF1_PDP_G3AA_QCH, QCH_CON_LH_AST_SI_L_OTF1_PDP_G3AA_QCH_ENABLE, QCH_CON_LH_AST_SI_L_OTF1_PDP_G3AA_QCH_CLOCK_REQ, QCH_CON_LH_AST_SI_L_OTF1_PDP_G3AA_QCH_EXPIRE_VAL, QCH_CON_LH_AST_SI_L_OTF1_PDP_G3AA_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_AST_SI_L_OTF1_PDP_IPP_QCH, QCH_CON_LH_AST_SI_L_OTF1_PDP_IPP_QCH_ENABLE, QCH_CON_LH_AST_SI_L_OTF1_PDP_IPP_QCH_CLOCK_REQ, QCH_CON_LH_AST_SI_L_OTF1_PDP_IPP_QCH_EXPIRE_VAL, QCH_CON_LH_AST_SI_L_OTF1_PDP_IPP_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_AST_SI_L_OTF2_PDP_CSIS_QCH, QCH_CON_LH_AST_SI_L_OTF2_PDP_CSIS_QCH_ENABLE, QCH_CON_LH_AST_SI_L_OTF2_PDP_CSIS_QCH_CLOCK_REQ, QCH_CON_LH_AST_SI_L_OTF2_PDP_CSIS_QCH_EXPIRE_VAL, QCH_CON_LH_AST_SI_L_OTF2_PDP_CSIS_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_AST_SI_L_OTF2_PDP_G3AA_QCH, QCH_CON_LH_AST_SI_L_OTF2_PDP_G3AA_QCH_ENABLE, QCH_CON_LH_AST_SI_L_OTF2_PDP_G3AA_QCH_CLOCK_REQ, QCH_CON_LH_AST_SI_L_OTF2_PDP_G3AA_QCH_EXPIRE_VAL, QCH_CON_LH_AST_SI_L_OTF2_PDP_G3AA_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_AST_SI_L_OTF2_PDP_IPP_QCH, QCH_CON_LH_AST_SI_L_OTF2_PDP_IPP_QCH_ENABLE, QCH_CON_LH_AST_SI_L_OTF2_PDP_IPP_QCH_CLOCK_REQ, QCH_CON_LH_AST_SI_L_OTF2_PDP_IPP_QCH_EXPIRE_VAL, QCH_CON_LH_AST_SI_L_OTF2_PDP_IPP_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_AST_SI_L_VO_PDP_IPP_QCH, QCH_CON_LH_AST_SI_L_VO_PDP_IPP_QCH_ENABLE, QCH_CON_LH_AST_SI_L_VO_PDP_IPP_QCH_CLOCK_REQ, QCH_CON_LH_AST_SI_L_VO_PDP_IPP_QCH_EXPIRE_VAL, QCH_CON_LH_AST_SI_L_VO_PDP_IPP_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_AST_SI_L_YOTF0_PDP_G3AA_QCH, QCH_CON_LH_AST_SI_L_YOTF0_PDP_G3AA_QCH_ENABLE, QCH_CON_LH_AST_SI_L_YOTF0_PDP_G3AA_QCH_CLOCK_REQ, QCH_CON_LH_AST_SI_L_YOTF0_PDP_G3AA_QCH_EXPIRE_VAL, QCH_CON_LH_AST_SI_L_YOTF0_PDP_G3AA_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_AST_SI_L_YOTF1_PDP_G3AA_QCH, QCH_CON_LH_AST_SI_L_YOTF1_PDP_G3AA_QCH_ENABLE, QCH_CON_LH_AST_SI_L_YOTF1_PDP_G3AA_QCH_CLOCK_REQ, QCH_CON_LH_AST_SI_L_YOTF1_PDP_G3AA_QCH_EXPIRE_VAL, QCH_CON_LH_AST_SI_L_YOTF1_PDP_G3AA_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_AXI_SI_LD_PDP_CSIS_QCH, QCH_CON_LH_AXI_SI_LD_PDP_CSIS_QCH_ENABLE, QCH_CON_LH_AXI_SI_LD_PDP_CSIS_QCH_CLOCK_REQ, QCH_CON_LH_AXI_SI_LD_PDP_CSIS_QCH_EXPIRE_VAL, QCH_CON_LH_AXI_SI_LD_PDP_CSIS_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_AXI_SI_LD_PDP_DNS_QCH, QCH_CON_LH_AXI_SI_LD_PDP_DNS_QCH_ENABLE, QCH_CON_LH_AXI_SI_LD_PDP_DNS_QCH_CLOCK_REQ, QCH_CON_LH_AXI_SI_LD_PDP_DNS_QCH_EXPIRE_VAL, QCH_CON_LH_AXI_SI_LD_PDP_DNS_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(PDP_CMU_PDP_QCH, QCH_CON_PDP_CMU_PDP_QCH_ENABLE, QCH_CON_PDP_CMU_PDP_QCH_CLOCK_REQ, QCH_CON_PDP_CMU_PDP_QCH_EXPIRE_VAL, QCH_CON_PDP_CMU_PDP_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(PDP_TOP_QCH_C2_PDP, QCH_CON_PDP_TOP_QCH_C2_PDP_ENABLE, QCH_CON_PDP_TOP_QCH_C2_PDP_CLOCK_REQ, QCH_CON_PDP_TOP_QCH_C2_PDP_EXPIRE_VAL, QCH_CON_PDP_TOP_QCH_C2_PDP_IGNORE_FORCE_PM_EN),
	CLK_QCH(PDP_TOP_QCH_PDP_TOP, QCH_CON_PDP_TOP_QCH_PDP_TOP_ENABLE, QCH_CON_PDP_TOP_QCH_PDP_TOP_CLOCK_REQ, QCH_CON_PDP_TOP_QCH_PDP_TOP_EXPIRE_VAL, QCH_CON_PDP_TOP_QCH_PDP_TOP_IGNORE_FORCE_PM_EN),
	CLK_QCH(PPMU_VRA_QCH, QCH_CON_PPMU_VRA_QCH_ENABLE, QCH_CON_PPMU_VRA_QCH_CLOCK_REQ, QCH_CON_PPMU_VRA_QCH_EXPIRE_VAL, QCH_CON_PPMU_VRA_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(QE_PDP_AF0_QCH, QCH_CON_QE_PDP_AF0_QCH_ENABLE, QCH_CON_QE_PDP_AF0_QCH_CLOCK_REQ, QCH_CON_QE_PDP_AF0_QCH_EXPIRE_VAL, QCH_CON_QE_PDP_AF0_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(QE_PDP_AF1_QCH, QCH_CON_QE_PDP_AF1_QCH_ENABLE, QCH_CON_QE_PDP_AF1_QCH_CLOCK_REQ, QCH_CON_QE_PDP_AF1_QCH_EXPIRE_VAL, QCH_CON_QE_PDP_AF1_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(QE_PDP_STAT0_QCH, QCH_CON_QE_PDP_STAT0_QCH_ENABLE, QCH_CON_QE_PDP_STAT0_QCH_CLOCK_REQ, QCH_CON_QE_PDP_STAT0_QCH_EXPIRE_VAL, QCH_CON_QE_PDP_STAT0_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(QE_PDP_STAT1_QCH, QCH_CON_QE_PDP_STAT1_QCH_ENABLE, QCH_CON_QE_PDP_STAT1_QCH_CLOCK_REQ, QCH_CON_QE_PDP_STAT1_QCH_EXPIRE_VAL, QCH_CON_QE_PDP_STAT1_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(QE_VRA_QCH, QCH_CON_QE_VRA_QCH_ENABLE, QCH_CON_QE_VRA_QCH_CLOCK_REQ, QCH_CON_QE_VRA_QCH_EXPIRE_VAL, QCH_CON_QE_VRA_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SLH_AXI_MI_P_PDP_QCH, QCH_CON_SLH_AXI_MI_P_PDP_QCH_ENABLE, QCH_CON_SLH_AXI_MI_P_PDP_QCH_CLOCK_REQ, QCH_CON_SLH_AXI_MI_P_PDP_QCH_EXPIRE_VAL, QCH_CON_SLH_AXI_MI_P_PDP_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SSMT_PDP_STAT_QCH, QCH_CON_SSMT_PDP_STAT_QCH_ENABLE, QCH_CON_SSMT_PDP_STAT_QCH_CLOCK_REQ, QCH_CON_SSMT_PDP_STAT_QCH_EXPIRE_VAL, QCH_CON_SSMT_PDP_STAT_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SSMT_VRA_QCH, QCH_CON_SSMT_VRA_QCH_ENABLE, QCH_CON_SSMT_VRA_QCH_CLOCK_REQ, QCH_CON_SSMT_VRA_QCH_EXPIRE_VAL, QCH_CON_SSMT_VRA_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SYSREG_PDP_QCH, QCH_CON_SYSREG_PDP_QCH_ENABLE, QCH_CON_SYSREG_PDP_QCH_CLOCK_REQ, QCH_CON_SYSREG_PDP_QCH_EXPIRE_VAL, QCH_CON_SYSREG_PDP_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(VRA_QCH, QCH_CON_VRA_QCH_ENABLE, QCH_CON_VRA_QCH_CLOCK_REQ, QCH_CON_VRA_QCH_EXPIRE_VAL, QCH_CON_VRA_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(D_TZPC_PERIC0_QCH, QCH_CON_D_TZPC_PERIC0_QCH_ENABLE, QCH_CON_D_TZPC_PERIC0_QCH_CLOCK_REQ, QCH_CON_D_TZPC_PERIC0_QCH_EXPIRE_VAL, QCH_CON_D_TZPC_PERIC0_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(GPC_PERIC0_QCH, QCH_CON_GPC_PERIC0_QCH_ENABLE, QCH_CON_GPC_PERIC0_QCH_CLOCK_REQ, QCH_CON_GPC_PERIC0_QCH_EXPIRE_VAL, QCH_CON_GPC_PERIC0_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(GPIO_PERIC0_QCH, QCH_CON_GPIO_PERIC0_QCH_ENABLE, QCH_CON_GPIO_PERIC0_QCH_CLOCK_REQ, QCH_CON_GPIO_PERIC0_QCH_EXPIRE_VAL, QCH_CON_GPIO_PERIC0_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(I3C1_QCH_SCLK, DMYQCH_CON_I3C1_QCH_SCLK_ENABLE, DMYQCH_CON_I3C1_QCH_SCLK_CLOCK_REQ, EMPTY_CAL_ID, DMYQCH_CON_I3C1_QCH_SCLK_IGNORE_FORCE_PM_EN),
	CLK_QCH(I3C1_QCH_PCLK, QCH_CON_I3C1_QCH_PCLK_ENABLE, QCH_CON_I3C1_QCH_PCLK_CLOCK_REQ, QCH_CON_I3C1_QCH_PCLK_EXPIRE_VAL, QCH_CON_I3C1_QCH_PCLK_IGNORE_FORCE_PM_EN),
	CLK_QCH(I3C2_QCH_SCLK, DMYQCH_CON_I3C2_QCH_SCLK_ENABLE, DMYQCH_CON_I3C2_QCH_SCLK_CLOCK_REQ, EMPTY_CAL_ID, DMYQCH_CON_I3C2_QCH_SCLK_IGNORE_FORCE_PM_EN),
	CLK_QCH(I3C2_QCH_PCLK, QCH_CON_I3C2_QCH_PCLK_ENABLE, QCH_CON_I3C2_QCH_PCLK_CLOCK_REQ, QCH_CON_I3C2_QCH_PCLK_EXPIRE_VAL, QCH_CON_I3C2_QCH_PCLK_IGNORE_FORCE_PM_EN),
	CLK_QCH(I3C3_QCH_SCLK, DMYQCH_CON_I3C3_QCH_SCLK_ENABLE, DMYQCH_CON_I3C3_QCH_SCLK_CLOCK_REQ, EMPTY_CAL_ID, DMYQCH_CON_I3C3_QCH_SCLK_IGNORE_FORCE_PM_EN),
	CLK_QCH(I3C3_QCH_PCLK, QCH_CON_I3C3_QCH_PCLK_ENABLE, QCH_CON_I3C3_QCH_PCLK_CLOCK_REQ, QCH_CON_I3C3_QCH_PCLK_EXPIRE_VAL, QCH_CON_I3C3_QCH_PCLK_IGNORE_FORCE_PM_EN),
	CLK_QCH(I3C4_QCH_SCLK, DMYQCH_CON_I3C4_QCH_SCLK_ENABLE, DMYQCH_CON_I3C4_QCH_SCLK_CLOCK_REQ, EMPTY_CAL_ID, DMYQCH_CON_I3C4_QCH_SCLK_IGNORE_FORCE_PM_EN),
	CLK_QCH(I3C4_QCH_PCLK, QCH_CON_I3C4_QCH_PCLK_ENABLE, QCH_CON_I3C4_QCH_PCLK_CLOCK_REQ, QCH_CON_I3C4_QCH_PCLK_EXPIRE_VAL, QCH_CON_I3C4_QCH_PCLK_IGNORE_FORCE_PM_EN),
	CLK_QCH(I3C5_QCH_SCLK, DMYQCH_CON_I3C5_QCH_SCLK_ENABLE, DMYQCH_CON_I3C5_QCH_SCLK_CLOCK_REQ, EMPTY_CAL_ID, DMYQCH_CON_I3C5_QCH_SCLK_IGNORE_FORCE_PM_EN),
	CLK_QCH(I3C5_QCH_PCLK, QCH_CON_I3C5_QCH_PCLK_ENABLE, QCH_CON_I3C5_QCH_PCLK_CLOCK_REQ, QCH_CON_I3C5_QCH_PCLK_EXPIRE_VAL, QCH_CON_I3C5_QCH_PCLK_IGNORE_FORCE_PM_EN),
	CLK_QCH(I3C6_QCH_SCLK, DMYQCH_CON_I3C6_QCH_SCLK_ENABLE, DMYQCH_CON_I3C6_QCH_SCLK_CLOCK_REQ, EMPTY_CAL_ID, DMYQCH_CON_I3C6_QCH_SCLK_IGNORE_FORCE_PM_EN),
	CLK_QCH(I3C6_QCH_PCLK, QCH_CON_I3C6_QCH_PCLK_ENABLE, QCH_CON_I3C6_QCH_PCLK_CLOCK_REQ, QCH_CON_I3C6_QCH_PCLK_EXPIRE_VAL, QCH_CON_I3C6_QCH_PCLK_IGNORE_FORCE_PM_EN),
	CLK_QCH(I3C7_QCH_SCLK, DMYQCH_CON_I3C7_QCH_SCLK_ENABLE, DMYQCH_CON_I3C7_QCH_SCLK_CLOCK_REQ, EMPTY_CAL_ID, DMYQCH_CON_I3C7_QCH_SCLK_IGNORE_FORCE_PM_EN),
	CLK_QCH(I3C7_QCH_PCLK, QCH_CON_I3C7_QCH_PCLK_ENABLE, QCH_CON_I3C7_QCH_PCLK_CLOCK_REQ, QCH_CON_I3C7_QCH_PCLK_EXPIRE_VAL, QCH_CON_I3C7_QCH_PCLK_IGNORE_FORCE_PM_EN),
	CLK_QCH(I3C8_QCH_SCLK, DMYQCH_CON_I3C8_QCH_SCLK_ENABLE, DMYQCH_CON_I3C8_QCH_SCLK_CLOCK_REQ, EMPTY_CAL_ID, DMYQCH_CON_I3C8_QCH_SCLK_IGNORE_FORCE_PM_EN),
	CLK_QCH(I3C8_QCH_PCLK, QCH_CON_I3C8_QCH_PCLK_ENABLE, QCH_CON_I3C8_QCH_PCLK_CLOCK_REQ, QCH_CON_I3C8_QCH_PCLK_EXPIRE_VAL, QCH_CON_I3C8_QCH_PCLK_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_AXI_MI_P_PERIC0_CU_QCH, QCH_CON_LH_AXI_MI_P_PERIC0_CU_QCH_ENABLE, QCH_CON_LH_AXI_MI_P_PERIC0_CU_QCH_CLOCK_REQ, QCH_CON_LH_AXI_MI_P_PERIC0_CU_QCH_EXPIRE_VAL, QCH_CON_LH_AXI_MI_P_PERIC0_CU_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_AXI_SI_P_PERIC0_CU_QCH, QCH_CON_LH_AXI_SI_P_PERIC0_CU_QCH_ENABLE, QCH_CON_LH_AXI_SI_P_PERIC0_CU_QCH_CLOCK_REQ, QCH_CON_LH_AXI_SI_P_PERIC0_CU_QCH_EXPIRE_VAL, QCH_CON_LH_AXI_SI_P_PERIC0_CU_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(PERIC0_CMU_PERIC0_QCH, QCH_CON_PERIC0_CMU_PERIC0_QCH_ENABLE, QCH_CON_PERIC0_CMU_PERIC0_QCH_CLOCK_REQ, QCH_CON_PERIC0_CMU_PERIC0_QCH_EXPIRE_VAL, QCH_CON_PERIC0_CMU_PERIC0_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SLH_AXI_MI_P_PERIC0_QCH, QCH_CON_SLH_AXI_MI_P_PERIC0_QCH_ENABLE, QCH_CON_SLH_AXI_MI_P_PERIC0_QCH_CLOCK_REQ, QCH_CON_SLH_AXI_MI_P_PERIC0_QCH_EXPIRE_VAL, QCH_CON_SLH_AXI_MI_P_PERIC0_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SYSREG_PERIC0_QCH, QCH_CON_SYSREG_PERIC0_QCH_ENABLE, QCH_CON_SYSREG_PERIC0_QCH_CLOCK_REQ, QCH_CON_SYSREG_PERIC0_QCH_EXPIRE_VAL, QCH_CON_SYSREG_PERIC0_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(USI0_UART_QCH, QCH_CON_USI0_UART_QCH_ENABLE, QCH_CON_USI0_UART_QCH_CLOCK_REQ, QCH_CON_USI0_UART_QCH_EXPIRE_VAL, QCH_CON_USI0_UART_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(USI14_USI_QCH, QCH_CON_USI14_USI_QCH_ENABLE, QCH_CON_USI14_USI_QCH_CLOCK_REQ, QCH_CON_USI14_USI_QCH_EXPIRE_VAL, QCH_CON_USI14_USI_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(USI1_USI_QCH, QCH_CON_USI1_USI_QCH_ENABLE, QCH_CON_USI1_USI_QCH_CLOCK_REQ, QCH_CON_USI1_USI_QCH_EXPIRE_VAL, QCH_CON_USI1_USI_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(USI2_USI_QCH, QCH_CON_USI2_USI_QCH_ENABLE, QCH_CON_USI2_USI_QCH_CLOCK_REQ, QCH_CON_USI2_USI_QCH_EXPIRE_VAL, QCH_CON_USI2_USI_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(USI3_USI_QCH, QCH_CON_USI3_USI_QCH_ENABLE, QCH_CON_USI3_USI_QCH_CLOCK_REQ, QCH_CON_USI3_USI_QCH_EXPIRE_VAL, QCH_CON_USI3_USI_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(USI4_USI_QCH, QCH_CON_USI4_USI_QCH_ENABLE, QCH_CON_USI4_USI_QCH_CLOCK_REQ, QCH_CON_USI4_USI_QCH_EXPIRE_VAL, QCH_CON_USI4_USI_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(USI5_USI_QCH, QCH_CON_USI5_USI_QCH_ENABLE, QCH_CON_USI5_USI_QCH_CLOCK_REQ, QCH_CON_USI5_USI_QCH_EXPIRE_VAL, QCH_CON_USI5_USI_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(USI6_USI_QCH, QCH_CON_USI6_USI_QCH_ENABLE, QCH_CON_USI6_USI_QCH_CLOCK_REQ, QCH_CON_USI6_USI_QCH_EXPIRE_VAL, QCH_CON_USI6_USI_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(USI7_USI_QCH, QCH_CON_USI7_USI_QCH_ENABLE, QCH_CON_USI7_USI_QCH_CLOCK_REQ, QCH_CON_USI7_USI_QCH_EXPIRE_VAL, QCH_CON_USI7_USI_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(USI8_USI_QCH, QCH_CON_USI8_USI_QCH_ENABLE, QCH_CON_USI8_USI_QCH_CLOCK_REQ, QCH_CON_USI8_USI_QCH_EXPIRE_VAL, QCH_CON_USI8_USI_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(D_TZPC_PERIC1_QCH, QCH_CON_D_TZPC_PERIC1_QCH_ENABLE, QCH_CON_D_TZPC_PERIC1_QCH_CLOCK_REQ, QCH_CON_D_TZPC_PERIC1_QCH_EXPIRE_VAL, QCH_CON_D_TZPC_PERIC1_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(GPC_PERIC1_QCH, QCH_CON_GPC_PERIC1_QCH_ENABLE, QCH_CON_GPC_PERIC1_QCH_CLOCK_REQ, QCH_CON_GPC_PERIC1_QCH_EXPIRE_VAL, QCH_CON_GPC_PERIC1_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(GPIO_PERIC1_QCH, QCH_CON_GPIO_PERIC1_QCH_ENABLE, QCH_CON_GPIO_PERIC1_QCH_CLOCK_REQ, QCH_CON_GPIO_PERIC1_QCH_EXPIRE_VAL, QCH_CON_GPIO_PERIC1_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(I3C0_QCH_SCLK, DMYQCH_CON_I3C0_QCH_SCLK_ENABLE, DMYQCH_CON_I3C0_QCH_SCLK_CLOCK_REQ, EMPTY_CAL_ID, DMYQCH_CON_I3C0_QCH_SCLK_IGNORE_FORCE_PM_EN),
	CLK_QCH(I3C0_QCH_PCLK, QCH_CON_I3C0_QCH_PCLK_ENABLE, QCH_CON_I3C0_QCH_PCLK_CLOCK_REQ, QCH_CON_I3C0_QCH_PCLK_EXPIRE_VAL, QCH_CON_I3C0_QCH_PCLK_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_AXI_MI_P_PERIC1_CU_QCH, QCH_CON_LH_AXI_MI_P_PERIC1_CU_QCH_ENABLE, QCH_CON_LH_AXI_MI_P_PERIC1_CU_QCH_CLOCK_REQ, QCH_CON_LH_AXI_MI_P_PERIC1_CU_QCH_EXPIRE_VAL, QCH_CON_LH_AXI_MI_P_PERIC1_CU_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_AXI_SI_P_PERIC1_CU_QCH, QCH_CON_LH_AXI_SI_P_PERIC1_CU_QCH_ENABLE, QCH_CON_LH_AXI_SI_P_PERIC1_CU_QCH_CLOCK_REQ, QCH_CON_LH_AXI_SI_P_PERIC1_CU_QCH_EXPIRE_VAL, QCH_CON_LH_AXI_SI_P_PERIC1_CU_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(PERIC1_CMU_PERIC1_QCH, QCH_CON_PERIC1_CMU_PERIC1_QCH_ENABLE, QCH_CON_PERIC1_CMU_PERIC1_QCH_CLOCK_REQ, QCH_CON_PERIC1_CMU_PERIC1_QCH_EXPIRE_VAL, QCH_CON_PERIC1_CMU_PERIC1_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(PWM_QCH, QCH_CON_PWM_QCH_ENABLE, QCH_CON_PWM_QCH_CLOCK_REQ, QCH_CON_PWM_QCH_EXPIRE_VAL, QCH_CON_PWM_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SLH_AXI_MI_P_PERIC1_QCH, QCH_CON_SLH_AXI_MI_P_PERIC1_QCH_ENABLE, QCH_CON_SLH_AXI_MI_P_PERIC1_QCH_CLOCK_REQ, QCH_CON_SLH_AXI_MI_P_PERIC1_QCH_EXPIRE_VAL, QCH_CON_SLH_AXI_MI_P_PERIC1_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SYSREG_PERIC1_QCH, QCH_CON_SYSREG_PERIC1_QCH_ENABLE, QCH_CON_SYSREG_PERIC1_QCH_CLOCK_REQ, QCH_CON_SYSREG_PERIC1_QCH_EXPIRE_VAL, QCH_CON_SYSREG_PERIC1_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(USI0_USI_QCH, QCH_CON_USI0_USI_QCH_ENABLE, QCH_CON_USI0_USI_QCH_CLOCK_REQ, QCH_CON_USI0_USI_QCH_EXPIRE_VAL, QCH_CON_USI0_USI_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(USI10_USI_QCH, QCH_CON_USI10_USI_QCH_ENABLE, QCH_CON_USI10_USI_QCH_CLOCK_REQ, QCH_CON_USI10_USI_QCH_EXPIRE_VAL, QCH_CON_USI10_USI_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(USI11_USI_QCH, QCH_CON_USI11_USI_QCH_ENABLE, QCH_CON_USI11_USI_QCH_CLOCK_REQ, QCH_CON_USI11_USI_QCH_EXPIRE_VAL, QCH_CON_USI11_USI_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(USI12_USI_QCH, QCH_CON_USI12_USI_QCH_ENABLE, QCH_CON_USI12_USI_QCH_CLOCK_REQ, QCH_CON_USI12_USI_QCH_EXPIRE_VAL, QCH_CON_USI12_USI_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(USI13_USI_QCH, QCH_CON_USI13_USI_QCH_ENABLE, QCH_CON_USI13_USI_QCH_CLOCK_REQ, QCH_CON_USI13_USI_QCH_EXPIRE_VAL, QCH_CON_USI13_USI_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(USI15_USI_QCH, QCH_CON_USI15_USI_QCH_ENABLE, QCH_CON_USI15_USI_QCH_CLOCK_REQ, QCH_CON_USI15_USI_QCH_EXPIRE_VAL, QCH_CON_USI15_USI_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(USI16_USI_QCH, QCH_CON_USI16_USI_QCH_ENABLE, QCH_CON_USI16_USI_QCH_CLOCK_REQ, QCH_CON_USI16_USI_QCH_EXPIRE_VAL, QCH_CON_USI16_USI_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(USI9_USI_QCH, QCH_CON_USI9_USI_QCH_ENABLE, QCH_CON_USI9_USI_QCH_CLOCK_REQ, QCH_CON_USI9_USI_QCH_EXPIRE_VAL, QCH_CON_USI9_USI_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(BIS_S2D_QCH, DMYQCH_CON_BIS_S2D_QCH_ENABLE, DMYQCH_CON_BIS_S2D_QCH_CLOCK_REQ, EMPTY_CAL_ID, DMYQCH_CON_BIS_S2D_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_AXI_MI_LG_SCAN2DRAM_CU_QCH, QCH_CON_LH_AXI_MI_LG_SCAN2DRAM_CU_QCH_ENABLE, QCH_CON_LH_AXI_MI_LG_SCAN2DRAM_CU_QCH_CLOCK_REQ, QCH_CON_LH_AXI_MI_LG_SCAN2DRAM_CU_QCH_EXPIRE_VAL, QCH_CON_LH_AXI_MI_LG_SCAN2DRAM_CU_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_AXI_SI_LG_SCAN2DRAM_CU_QCH, QCH_CON_LH_AXI_SI_LG_SCAN2DRAM_CU_QCH_ENABLE, QCH_CON_LH_AXI_SI_LG_SCAN2DRAM_CU_QCH_CLOCK_REQ, QCH_CON_LH_AXI_SI_LG_SCAN2DRAM_CU_QCH_EXPIRE_VAL, QCH_CON_LH_AXI_SI_LG_SCAN2DRAM_CU_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(S2D_CMU_S2D_QCH, QCH_CON_S2D_CMU_S2D_QCH_ENABLE, QCH_CON_S2D_CMU_S2D_QCH_CLOCK_REQ, QCH_CON_S2D_CMU_S2D_QCH_EXPIRE_VAL, QCH_CON_S2D_CMU_S2D_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SLH_AXI_MI_LG_SCAN2DRAM_QCH, QCH_CON_SLH_AXI_MI_LG_SCAN2DRAM_QCH_ENABLE, QCH_CON_SLH_AXI_MI_LG_SCAN2DRAM_QCH_CLOCK_REQ, QCH_CON_SLH_AXI_MI_LG_SCAN2DRAM_QCH_EXPIRE_VAL, QCH_CON_SLH_AXI_MI_LG_SCAN2DRAM_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(D_TZPC_TNR_QCH, QCH_CON_D_TZPC_TNR_QCH_ENABLE, QCH_CON_D_TZPC_TNR_QCH_CLOCK_REQ, QCH_CON_D_TZPC_TNR_QCH_EXPIRE_VAL, QCH_CON_D_TZPC_TNR_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(GPC_TNR_QCH, QCH_CON_GPC_TNR_QCH_ENABLE, QCH_CON_GPC_TNR_QCH_CLOCK_REQ, QCH_CON_GPC_TNR_QCH_EXPIRE_VAL, QCH_CON_GPC_TNR_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_AST_MI_L_OTF_MCSC_TNR_QCH, QCH_CON_LH_AST_MI_L_OTF_MCSC_TNR_QCH_ENABLE, QCH_CON_LH_AST_MI_L_OTF_MCSC_TNR_QCH_CLOCK_REQ, QCH_CON_LH_AST_MI_L_OTF_MCSC_TNR_QCH_EXPIRE_VAL, QCH_CON_LH_AST_MI_L_OTF_MCSC_TNR_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_AST_MI_L_VO_DNS_TNR_QCH, QCH_CON_LH_AST_MI_L_VO_DNS_TNR_QCH_ENABLE, QCH_CON_LH_AST_MI_L_VO_DNS_TNR_QCH_CLOCK_REQ, QCH_CON_LH_AST_MI_L_VO_DNS_TNR_QCH_EXPIRE_VAL, QCH_CON_LH_AST_MI_L_VO_DNS_TNR_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_AST_SI_L_OTF_TNR_GDC_QCH, QCH_CON_LH_AST_SI_L_OTF_TNR_GDC_QCH_ENABLE, QCH_CON_LH_AST_SI_L_OTF_TNR_GDC_QCH_CLOCK_REQ, QCH_CON_LH_AST_SI_L_OTF_TNR_GDC_QCH_EXPIRE_VAL, QCH_CON_LH_AST_SI_L_OTF_TNR_GDC_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_AST_SI_L_OTF_TNR_MCSC_QCH, QCH_CON_LH_AST_SI_L_OTF_TNR_MCSC_QCH_ENABLE, QCH_CON_LH_AST_SI_L_OTF_TNR_MCSC_QCH_CLOCK_REQ, QCH_CON_LH_AST_SI_L_OTF_TNR_MCSC_QCH_EXPIRE_VAL, QCH_CON_LH_AST_SI_L_OTF_TNR_MCSC_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_AST_SI_L_VO_TNR_GDC_QCH, QCH_CON_LH_AST_SI_L_VO_TNR_GDC_QCH_ENABLE, QCH_CON_LH_AST_SI_L_VO_TNR_GDC_QCH_CLOCK_REQ, QCH_CON_LH_AST_SI_L_VO_TNR_GDC_QCH_EXPIRE_VAL, QCH_CON_LH_AST_SI_L_VO_TNR_GDC_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_AXI_SI_D0_TNR_QCH, QCH_CON_LH_AXI_SI_D0_TNR_QCH_ENABLE, QCH_CON_LH_AXI_SI_D0_TNR_QCH_CLOCK_REQ, QCH_CON_LH_AXI_SI_D0_TNR_QCH_EXPIRE_VAL, QCH_CON_LH_AXI_SI_D0_TNR_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_AXI_SI_D1_TNR_QCH, QCH_CON_LH_AXI_SI_D1_TNR_QCH_ENABLE, QCH_CON_LH_AXI_SI_D1_TNR_QCH_CLOCK_REQ, QCH_CON_LH_AXI_SI_D1_TNR_QCH_EXPIRE_VAL, QCH_CON_LH_AXI_SI_D1_TNR_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_AXI_SI_D2_TNR_QCH, QCH_CON_LH_AXI_SI_D2_TNR_QCH_ENABLE, QCH_CON_LH_AXI_SI_D2_TNR_QCH_CLOCK_REQ, QCH_CON_LH_AXI_SI_D2_TNR_QCH_EXPIRE_VAL, QCH_CON_LH_AXI_SI_D2_TNR_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_AXI_SI_D3_TNR_QCH, QCH_CON_LH_AXI_SI_D3_TNR_QCH_ENABLE, QCH_CON_LH_AXI_SI_D3_TNR_QCH_CLOCK_REQ, QCH_CON_LH_AXI_SI_D3_TNR_QCH_EXPIRE_VAL, QCH_CON_LH_AXI_SI_D3_TNR_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_AXI_SI_D4_TNR_QCH, QCH_CON_LH_AXI_SI_D4_TNR_QCH_ENABLE, QCH_CON_LH_AXI_SI_D4_TNR_QCH_CLOCK_REQ, QCH_CON_LH_AXI_SI_D4_TNR_QCH_EXPIRE_VAL, QCH_CON_LH_AXI_SI_D4_TNR_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(PPMU_D0_TNR_QCH, QCH_CON_PPMU_D0_TNR_QCH_ENABLE, QCH_CON_PPMU_D0_TNR_QCH_CLOCK_REQ, QCH_CON_PPMU_D0_TNR_QCH_EXPIRE_VAL, QCH_CON_PPMU_D0_TNR_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(PPMU_D1_TNR_QCH, QCH_CON_PPMU_D1_TNR_QCH_ENABLE, QCH_CON_PPMU_D1_TNR_QCH_CLOCK_REQ, QCH_CON_PPMU_D1_TNR_QCH_EXPIRE_VAL, QCH_CON_PPMU_D1_TNR_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(PPMU_D2_TNR_QCH, QCH_CON_PPMU_D2_TNR_QCH_ENABLE, QCH_CON_PPMU_D2_TNR_QCH_CLOCK_REQ, QCH_CON_PPMU_D2_TNR_QCH_EXPIRE_VAL, QCH_CON_PPMU_D2_TNR_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(PPMU_D3_TNR_QCH, QCH_CON_PPMU_D3_TNR_QCH_ENABLE, QCH_CON_PPMU_D3_TNR_QCH_CLOCK_REQ, QCH_CON_PPMU_D3_TNR_QCH_EXPIRE_VAL, QCH_CON_PPMU_D3_TNR_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(PPMU_D4_TNR_QCH, QCH_CON_PPMU_D4_TNR_QCH_ENABLE, QCH_CON_PPMU_D4_TNR_QCH_CLOCK_REQ, QCH_CON_PPMU_D4_TNR_QCH_EXPIRE_VAL, QCH_CON_PPMU_D4_TNR_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(PPMU_D5_TNR_QCH, QCH_CON_PPMU_D5_TNR_QCH_ENABLE, QCH_CON_PPMU_D5_TNR_QCH_CLOCK_REQ, QCH_CON_PPMU_D5_TNR_QCH_EXPIRE_VAL, QCH_CON_PPMU_D5_TNR_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(PPMU_D6_TNR_QCH, QCH_CON_PPMU_D6_TNR_QCH_ENABLE, QCH_CON_PPMU_D6_TNR_QCH_CLOCK_REQ, QCH_CON_PPMU_D6_TNR_QCH_EXPIRE_VAL, QCH_CON_PPMU_D6_TNR_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(PPMU_D7_TNR_QCH, QCH_CON_PPMU_D7_TNR_QCH_ENABLE, QCH_CON_PPMU_D7_TNR_QCH_CLOCK_REQ, QCH_CON_PPMU_D7_TNR_QCH_EXPIRE_VAL, QCH_CON_PPMU_D7_TNR_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(PPMU_D8_TNR_QCH, QCH_CON_PPMU_D8_TNR_QCH_ENABLE, QCH_CON_PPMU_D8_TNR_QCH_CLOCK_REQ, QCH_CON_PPMU_D8_TNR_QCH_EXPIRE_VAL, QCH_CON_PPMU_D8_TNR_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(QE_D0_TNR_QCH, QCH_CON_QE_D0_TNR_QCH_ENABLE, QCH_CON_QE_D0_TNR_QCH_CLOCK_REQ, QCH_CON_QE_D0_TNR_QCH_EXPIRE_VAL, QCH_CON_QE_D0_TNR_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(QE_D1_TNR_QCH, QCH_CON_QE_D1_TNR_QCH_ENABLE, QCH_CON_QE_D1_TNR_QCH_CLOCK_REQ, QCH_CON_QE_D1_TNR_QCH_EXPIRE_VAL, QCH_CON_QE_D1_TNR_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(QE_D5_TNR_QCH, QCH_CON_QE_D5_TNR_QCH_ENABLE, QCH_CON_QE_D5_TNR_QCH_CLOCK_REQ, QCH_CON_QE_D5_TNR_QCH_EXPIRE_VAL, QCH_CON_QE_D5_TNR_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(QE_D6_TNR_QCH, QCH_CON_QE_D6_TNR_QCH_ENABLE, QCH_CON_QE_D6_TNR_QCH_CLOCK_REQ, QCH_CON_QE_D6_TNR_QCH_EXPIRE_VAL, QCH_CON_QE_D6_TNR_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(QE_D7_TNR_QCH, QCH_CON_QE_D7_TNR_QCH_ENABLE, QCH_CON_QE_D7_TNR_QCH_CLOCK_REQ, QCH_CON_QE_D7_TNR_QCH_EXPIRE_VAL, QCH_CON_QE_D7_TNR_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(QE_D8_TNR_QCH, QCH_CON_QE_D8_TNR_QCH_ENABLE, QCH_CON_QE_D8_TNR_QCH_CLOCK_REQ, QCH_CON_QE_D8_TNR_QCH_EXPIRE_VAL, QCH_CON_QE_D8_TNR_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SLH_AXI_MI_P_TNR_QCH, QCH_CON_SLH_AXI_MI_P_TNR_QCH_ENABLE, QCH_CON_SLH_AXI_MI_P_TNR_QCH_CLOCK_REQ, QCH_CON_SLH_AXI_MI_P_TNR_QCH_EXPIRE_VAL, QCH_CON_SLH_AXI_MI_P_TNR_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SSMT_D0_TNR_QCH, QCH_CON_SSMT_D0_TNR_QCH_ENABLE, QCH_CON_SSMT_D0_TNR_QCH_CLOCK_REQ, QCH_CON_SSMT_D0_TNR_QCH_EXPIRE_VAL, QCH_CON_SSMT_D0_TNR_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SSMT_D1_TNR_QCH, QCH_CON_SSMT_D1_TNR_QCH_ENABLE, QCH_CON_SSMT_D1_TNR_QCH_CLOCK_REQ, QCH_CON_SSMT_D1_TNR_QCH_EXPIRE_VAL, QCH_CON_SSMT_D1_TNR_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SSMT_D2_TNR_QCH, QCH_CON_SSMT_D2_TNR_QCH_ENABLE, QCH_CON_SSMT_D2_TNR_QCH_CLOCK_REQ, QCH_CON_SSMT_D2_TNR_QCH_EXPIRE_VAL, QCH_CON_SSMT_D2_TNR_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SSMT_D3_TNR_QCH, QCH_CON_SSMT_D3_TNR_QCH_ENABLE, QCH_CON_SSMT_D3_TNR_QCH_CLOCK_REQ, QCH_CON_SSMT_D3_TNR_QCH_EXPIRE_VAL, QCH_CON_SSMT_D3_TNR_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SSMT_D4_TNR_QCH, QCH_CON_SSMT_D4_TNR_QCH_ENABLE, QCH_CON_SSMT_D4_TNR_QCH_CLOCK_REQ, QCH_CON_SSMT_D4_TNR_QCH_EXPIRE_VAL, QCH_CON_SSMT_D4_TNR_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SSMT_D5_TNR_QCH, QCH_CON_SSMT_D5_TNR_QCH_ENABLE, QCH_CON_SSMT_D5_TNR_QCH_CLOCK_REQ, QCH_CON_SSMT_D5_TNR_QCH_EXPIRE_VAL, QCH_CON_SSMT_D5_TNR_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SSMT_D6_TNR_QCH, QCH_CON_SSMT_D6_TNR_QCH_ENABLE, QCH_CON_SSMT_D6_TNR_QCH_CLOCK_REQ, QCH_CON_SSMT_D6_TNR_QCH_EXPIRE_VAL, QCH_CON_SSMT_D6_TNR_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SSMT_D7_TNR_QCH, QCH_CON_SSMT_D7_TNR_QCH_ENABLE, QCH_CON_SSMT_D7_TNR_QCH_CLOCK_REQ, QCH_CON_SSMT_D7_TNR_QCH_EXPIRE_VAL, QCH_CON_SSMT_D7_TNR_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SSMT_D8_TNR_QCH, QCH_CON_SSMT_D8_TNR_QCH_ENABLE, QCH_CON_SSMT_D8_TNR_QCH_CLOCK_REQ, QCH_CON_SSMT_D8_TNR_QCH_EXPIRE_VAL, QCH_CON_SSMT_D8_TNR_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SYSMMU_D0_TNR_QCH_S1, QCH_CON_SYSMMU_D0_TNR_QCH_S1_ENABLE, QCH_CON_SYSMMU_D0_TNR_QCH_S1_CLOCK_REQ, QCH_CON_SYSMMU_D0_TNR_QCH_S1_EXPIRE_VAL, QCH_CON_SYSMMU_D0_TNR_QCH_S1_IGNORE_FORCE_PM_EN),
	CLK_QCH(SYSMMU_D0_TNR_QCH_S2, QCH_CON_SYSMMU_D0_TNR_QCH_S2_ENABLE, QCH_CON_SYSMMU_D0_TNR_QCH_S2_CLOCK_REQ, QCH_CON_SYSMMU_D0_TNR_QCH_S2_EXPIRE_VAL, QCH_CON_SYSMMU_D0_TNR_QCH_S2_IGNORE_FORCE_PM_EN),
	CLK_QCH(SYSMMU_D1_TNR_QCH_S1, QCH_CON_SYSMMU_D1_TNR_QCH_S1_ENABLE, QCH_CON_SYSMMU_D1_TNR_QCH_S1_CLOCK_REQ, QCH_CON_SYSMMU_D1_TNR_QCH_S1_EXPIRE_VAL, QCH_CON_SYSMMU_D1_TNR_QCH_S1_IGNORE_FORCE_PM_EN),
	CLK_QCH(SYSMMU_D1_TNR_QCH_S2, QCH_CON_SYSMMU_D1_TNR_QCH_S2_ENABLE, QCH_CON_SYSMMU_D1_TNR_QCH_S2_CLOCK_REQ, QCH_CON_SYSMMU_D1_TNR_QCH_S2_EXPIRE_VAL, QCH_CON_SYSMMU_D1_TNR_QCH_S2_IGNORE_FORCE_PM_EN),
	CLK_QCH(SYSMMU_D2_TNR_QCH_S2, QCH_CON_SYSMMU_D2_TNR_QCH_S2_ENABLE, QCH_CON_SYSMMU_D2_TNR_QCH_S2_CLOCK_REQ, QCH_CON_SYSMMU_D2_TNR_QCH_S2_EXPIRE_VAL, QCH_CON_SYSMMU_D2_TNR_QCH_S2_IGNORE_FORCE_PM_EN),
	CLK_QCH(SYSMMU_D2_TNR_QCH_S1, QCH_CON_SYSMMU_D2_TNR_QCH_S1_ENABLE, QCH_CON_SYSMMU_D2_TNR_QCH_S1_CLOCK_REQ, QCH_CON_SYSMMU_D2_TNR_QCH_S1_EXPIRE_VAL, QCH_CON_SYSMMU_D2_TNR_QCH_S1_IGNORE_FORCE_PM_EN),
	CLK_QCH(SYSMMU_D3_TNR_QCH_S2, QCH_CON_SYSMMU_D3_TNR_QCH_S2_ENABLE, QCH_CON_SYSMMU_D3_TNR_QCH_S2_CLOCK_REQ, QCH_CON_SYSMMU_D3_TNR_QCH_S2_EXPIRE_VAL, QCH_CON_SYSMMU_D3_TNR_QCH_S2_IGNORE_FORCE_PM_EN),
	CLK_QCH(SYSMMU_D3_TNR_QCH_S1, QCH_CON_SYSMMU_D3_TNR_QCH_S1_ENABLE, QCH_CON_SYSMMU_D3_TNR_QCH_S1_CLOCK_REQ, QCH_CON_SYSMMU_D3_TNR_QCH_S1_EXPIRE_VAL, QCH_CON_SYSMMU_D3_TNR_QCH_S1_IGNORE_FORCE_PM_EN),
	CLK_QCH(SYSMMU_D4_TNR_QCH_S1, QCH_CON_SYSMMU_D4_TNR_QCH_S1_ENABLE, QCH_CON_SYSMMU_D4_TNR_QCH_S1_CLOCK_REQ, QCH_CON_SYSMMU_D4_TNR_QCH_S1_EXPIRE_VAL, QCH_CON_SYSMMU_D4_TNR_QCH_S1_IGNORE_FORCE_PM_EN),
	CLK_QCH(SYSMMU_D4_TNR_QCH_S2, QCH_CON_SYSMMU_D4_TNR_QCH_S2_ENABLE, QCH_CON_SYSMMU_D4_TNR_QCH_S2_CLOCK_REQ, QCH_CON_SYSMMU_D4_TNR_QCH_S2_EXPIRE_VAL, QCH_CON_SYSMMU_D4_TNR_QCH_S2_IGNORE_FORCE_PM_EN),
	CLK_QCH(SYSREG_TNR_QCH, QCH_CON_SYSREG_TNR_QCH_ENABLE, QCH_CON_SYSREG_TNR_QCH_CLOCK_REQ, QCH_CON_SYSREG_TNR_QCH_EXPIRE_VAL, QCH_CON_SYSREG_TNR_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(TNR_QCH_C2, QCH_CON_TNR_QCH_C2_ENABLE, QCH_CON_TNR_QCH_C2_CLOCK_REQ, QCH_CON_TNR_QCH_C2_EXPIRE_VAL, QCH_CON_TNR_QCH_C2_IGNORE_FORCE_PM_EN),
	CLK_QCH(TNR_QCH_ACLK, QCH_CON_TNR_QCH_ACLK_ENABLE, QCH_CON_TNR_QCH_ACLK_CLOCK_REQ, QCH_CON_TNR_QCH_ACLK_EXPIRE_VAL, QCH_CON_TNR_QCH_ACLK_IGNORE_FORCE_PM_EN),
	CLK_QCH(TNR_CMU_TNR_QCH, QCH_CON_TNR_CMU_TNR_QCH_ENABLE, QCH_CON_TNR_CMU_TNR_QCH_CLOCK_REQ, QCH_CON_TNR_CMU_TNR_QCH_EXPIRE_VAL, QCH_CON_TNR_CMU_TNR_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(BUSIF_HPMTPU_QCH, QCH_CON_BUSIF_HPMTPU_QCH_ENABLE, QCH_CON_BUSIF_HPMTPU_QCH_CLOCK_REQ, QCH_CON_BUSIF_HPMTPU_QCH_EXPIRE_VAL, QCH_CON_BUSIF_HPMTPU_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(D_TZPC_TPU_QCH, QCH_CON_D_TZPC_TPU_QCH_ENABLE, QCH_CON_D_TZPC_TPU_QCH_CLOCK_REQ, QCH_CON_D_TZPC_TPU_QCH_EXPIRE_VAL, QCH_CON_D_TZPC_TPU_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(GPC_TPU_QCH, QCH_CON_GPC_TPU_QCH_ENABLE, QCH_CON_GPC_TPU_QCH_CLOCK_REQ, QCH_CON_GPC_TPU_QCH_EXPIRE_VAL, QCH_CON_GPC_TPU_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_ACEL_SI_D_TPU_QCH, QCH_CON_LH_ACEL_SI_D_TPU_QCH_ENABLE, QCH_CON_LH_ACEL_SI_D_TPU_QCH_CLOCK_REQ, QCH_CON_LH_ACEL_SI_D_TPU_QCH_EXPIRE_VAL, QCH_CON_LH_ACEL_SI_D_TPU_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_ATB_MI_LT0_TPU_CPUCL0_CD_QCH, QCH_CON_LH_ATB_MI_LT0_TPU_CPUCL0_CD_QCH_ENABLE, QCH_CON_LH_ATB_MI_LT0_TPU_CPUCL0_CD_QCH_CLOCK_REQ, QCH_CON_LH_ATB_MI_LT0_TPU_CPUCL0_CD_QCH_EXPIRE_VAL, QCH_CON_LH_ATB_MI_LT0_TPU_CPUCL0_CD_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_ATB_MI_LT1_TPU_CPUCL0_CD_QCH, QCH_CON_LH_ATB_MI_LT1_TPU_CPUCL0_CD_QCH_ENABLE, QCH_CON_LH_ATB_MI_LT1_TPU_CPUCL0_CD_QCH_CLOCK_REQ, QCH_CON_LH_ATB_MI_LT1_TPU_CPUCL0_CD_QCH_EXPIRE_VAL, QCH_CON_LH_ATB_MI_LT1_TPU_CPUCL0_CD_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_ATB_SI_LT0_TPU_CPUCL0_QCH, QCH_CON_LH_ATB_SI_LT0_TPU_CPUCL0_QCH_ENABLE, QCH_CON_LH_ATB_SI_LT0_TPU_CPUCL0_QCH_CLOCK_REQ, QCH_CON_LH_ATB_SI_LT0_TPU_CPUCL0_QCH_EXPIRE_VAL, QCH_CON_LH_ATB_SI_LT0_TPU_CPUCL0_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_ATB_SI_LT0_TPU_CPUCL0_CD_QCH, QCH_CON_LH_ATB_SI_LT0_TPU_CPUCL0_CD_QCH_ENABLE, QCH_CON_LH_ATB_SI_LT0_TPU_CPUCL0_CD_QCH_CLOCK_REQ, QCH_CON_LH_ATB_SI_LT0_TPU_CPUCL0_CD_QCH_EXPIRE_VAL, QCH_CON_LH_ATB_SI_LT0_TPU_CPUCL0_CD_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_ATB_SI_LT1_TPU_CPUCL0_QCH, QCH_CON_LH_ATB_SI_LT1_TPU_CPUCL0_QCH_ENABLE, QCH_CON_LH_ATB_SI_LT1_TPU_CPUCL0_QCH_CLOCK_REQ, QCH_CON_LH_ATB_SI_LT1_TPU_CPUCL0_QCH_EXPIRE_VAL, QCH_CON_LH_ATB_SI_LT1_TPU_CPUCL0_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_ATB_SI_LT1_TPU_CPUCL0_CD_QCH, QCH_CON_LH_ATB_SI_LT1_TPU_CPUCL0_CD_QCH_ENABLE, QCH_CON_LH_ATB_SI_LT1_TPU_CPUCL0_CD_QCH_CLOCK_REQ, QCH_CON_LH_ATB_SI_LT1_TPU_CPUCL0_CD_QCH_EXPIRE_VAL, QCH_CON_LH_ATB_SI_LT1_TPU_CPUCL0_CD_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_AXI_MI_P_TPU_CU_QCH, QCH_CON_LH_AXI_MI_P_TPU_CU_QCH_ENABLE, QCH_CON_LH_AXI_MI_P_TPU_CU_QCH_CLOCK_REQ, QCH_CON_LH_AXI_MI_P_TPU_CU_QCH_EXPIRE_VAL, QCH_CON_LH_AXI_MI_P_TPU_CU_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_AXI_SI_P_TPU_CU_QCH, QCH_CON_LH_AXI_SI_P_TPU_CU_QCH_ENABLE, QCH_CON_LH_AXI_SI_P_TPU_CU_QCH_CLOCK_REQ, QCH_CON_LH_AXI_SI_P_TPU_CU_QCH_EXPIRE_VAL, QCH_CON_LH_AXI_SI_P_TPU_CU_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(PPMU_TPU_QCH, QCH_CON_PPMU_TPU_QCH_ENABLE, QCH_CON_PPMU_TPU_QCH_CLOCK_REQ, QCH_CON_PPMU_TPU_QCH_EXPIRE_VAL, QCH_CON_PPMU_TPU_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SLH_AXI_MI_P_TPU_QCH, QCH_CON_SLH_AXI_MI_P_TPU_QCH_ENABLE, QCH_CON_SLH_AXI_MI_P_TPU_QCH_CLOCK_REQ, QCH_CON_SLH_AXI_MI_P_TPU_QCH_EXPIRE_VAL, QCH_CON_SLH_AXI_MI_P_TPU_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SSMT_TPU_QCH, QCH_CON_SSMT_TPU_QCH_ENABLE, QCH_CON_SSMT_TPU_QCH_CLOCK_REQ, QCH_CON_SSMT_TPU_QCH_EXPIRE_VAL, QCH_CON_SSMT_TPU_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SYSMMU_TPU_QCH_S1, QCH_CON_SYSMMU_TPU_QCH_S1_ENABLE, QCH_CON_SYSMMU_TPU_QCH_S1_CLOCK_REQ, QCH_CON_SYSMMU_TPU_QCH_S1_EXPIRE_VAL, QCH_CON_SYSMMU_TPU_QCH_S1_IGNORE_FORCE_PM_EN),
	CLK_QCH(SYSMMU_TPU_QCH_S2, QCH_CON_SYSMMU_TPU_QCH_S2_ENABLE, QCH_CON_SYSMMU_TPU_QCH_S2_CLOCK_REQ, QCH_CON_SYSMMU_TPU_QCH_S2_EXPIRE_VAL, QCH_CON_SYSMMU_TPU_QCH_S2_IGNORE_FORCE_PM_EN),
	CLK_QCH(SYSREG_TPU_QCH, QCH_CON_SYSREG_TPU_QCH_ENABLE, QCH_CON_SYSREG_TPU_QCH_CLOCK_REQ, QCH_CON_SYSREG_TPU_QCH_EXPIRE_VAL, QCH_CON_SYSREG_TPU_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(TPU_QCH, DMYQCH_CON_TPU_QCH_ENABLE, DMYQCH_CON_TPU_QCH_CLOCK_REQ, EMPTY_CAL_ID, DMYQCH_CON_TPU_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(TPU_CMU_TPU_QCH, QCH_CON_TPU_CMU_TPU_QCH_ENABLE, QCH_CON_TPU_CMU_TPU_QCH_CLOCK_REQ, QCH_CON_TPU_CMU_TPU_QCH_EXPIRE_VAL, QCH_CON_TPU_CMU_TPU_QCH_IGNORE_FORCE_PM_EN),
};

unsigned int cmucal_option_size = 44;
struct cmucal_option cmucal_option_list[] = {
	CLK_OPTION(CTRL_OPTION_CMU_AOC, AOC_CMU_AOC_CONTROLLER_OPTION_ENABLE_POWER_MANAGEMENT, AOC_CMU_AOC_CONTROLLER_OPTION_ENABLE_AUTOMATIC_CLKGATING),
	CLK_OPTION(CTRL_OPTION_CMU_APM, APM_CMU_APM_CONTROLLER_OPTION_ENABLE_POWER_MANAGEMENT, APM_CMU_APM_CONTROLLER_OPTION_ENABLE_AUTOMATIC_CLKGATING),
	CLK_OPTION(CTRL_OPTION_CMU_AUR, AUR_CMU_AUR_CONTROLLER_OPTION_ENABLE_POWER_MANAGEMENT, AUR_CMU_AUR_CONTROLLER_OPTION_ENABLE_AUTOMATIC_CLKGATING),
	CLK_OPTION(CTRL_OPTION_CMU_BO, BO_CMU_BO_CONTROLLER_OPTION_ENABLE_POWER_MANAGEMENT, BO_CMU_BO_CONTROLLER_OPTION_ENABLE_AUTOMATIC_CLKGATING),
	CLK_OPTION(CTRL_OPTION_CMU_TOP, CMU_CMU_TOP_CONTROLLER_OPTION_ENABLE_POWER_MANAGEMENT, CMU_CMU_TOP_CONTROLLER_OPTION_ENABLE_AUTOMATIC_CLKGATING),
	CLK_OPTION(CTRL_OPTION_CMU_CPUCL0, CPUCL0_CMU_CPUCL0_CONTROLLER_OPTION_ENABLE_POWER_MANAGEMENT, CPUCL0_CMU_CPUCL0_CONTROLLER_OPTION_ENABLE_AUTOMATIC_CLKGATING),
	CLK_OPTION(CTRL_OPTION_EMBEDDED_CMU_CPUCL0, CPUCL0_EMBEDDED_CMU_CPUCL0_CONTROLLER_OPTION_ENABLE_POWER_MANAGEMENT, CPUCL0_EMBEDDED_CMU_CPUCL0_CONTROLLER_OPTION_ENABLE_AUTOMATIC_CLKGATING),
	CLK_OPTION(CTRL_OPTION_CMU_CPUCL1, CPUCL1_CMU_CPUCL1_CONTROLLER_OPTION_ENABLE_POWER_MANAGEMENT, CPUCL1_CMU_CPUCL1_CONTROLLER_OPTION_ENABLE_AUTOMATIC_CLKGATING),
	CLK_OPTION(CTRL_OPTION_CMU_CPUCL2, CPUCL2_CMU_CPUCL2_CONTROLLER_OPTION_ENABLE_POWER_MANAGEMENT, CPUCL2_CMU_CPUCL2_CONTROLLER_OPTION_ENABLE_AUTOMATIC_CLKGATING),
	CLK_OPTION(CTRL_OPTION_CMU_CSIS, CSIS_CMU_CSIS_CONTROLLER_OPTION_ENABLE_POWER_MANAGEMENT, CSIS_CMU_CSIS_CONTROLLER_OPTION_ENABLE_AUTOMATIC_CLKGATING),
	CLK_OPTION(CTRL_OPTION_CMU_DISP, DISP_CMU_DISP_CONTROLLER_OPTION_ENABLE_POWER_MANAGEMENT, DISP_CMU_DISP_CONTROLLER_OPTION_ENABLE_AUTOMATIC_CLKGATING),
	CLK_OPTION(CTRL_OPTION_CMU_DNS, DNS_CMU_DNS_CONTROLLER_OPTION_ENABLE_POWER_MANAGEMENT, DNS_CMU_DNS_CONTROLLER_OPTION_ENABLE_AUTOMATIC_CLKGATING),
	CLK_OPTION(CTRL_OPTION_CMU_DPU, DPU_CMU_DPU_CONTROLLER_OPTION_ENABLE_POWER_MANAGEMENT, DPU_CMU_DPU_CONTROLLER_OPTION_ENABLE_AUTOMATIC_CLKGATING),
	CLK_OPTION(CTRL_OPTION_CMU_EH, EH_CMU_EH_CONTROLLER_OPTION_ENABLE_POWER_MANAGEMENT, EH_CMU_EH_CONTROLLER_OPTION_ENABLE_AUTOMATIC_CLKGATING),
	CLK_OPTION(CTRL_OPTION_CMU_G2D, G2D_CMU_G2D_CONTROLLER_OPTION_ENABLE_POWER_MANAGEMENT, G2D_CMU_G2D_CONTROLLER_OPTION_ENABLE_AUTOMATIC_CLKGATING),
	CLK_OPTION(CTRL_OPTION_CMU_G3AA, G3AA_CMU_G3AA_CONTROLLER_OPTION_ENABLE_POWER_MANAGEMENT, G3AA_CMU_G3AA_CONTROLLER_OPTION_ENABLE_AUTOMATIC_CLKGATING),
	CLK_OPTION(CTRL_OPTION_CMU_G3D, G3D_CMU_G3D_CONTROLLER_OPTION_ENABLE_POWER_MANAGEMENT, G3D_CMU_G3D_CONTROLLER_OPTION_ENABLE_AUTOMATIC_CLKGATING),
	CLK_OPTION(CTRL_OPTION_EMBEDDED_CMU_G3D, G3D_EMBEDDED_CMU_G3D_CONTROLLER_OPTION_ENABLE_POWER_MANAGEMENT, G3D_EMBEDDED_CMU_G3D_CONTROLLER_OPTION_ENABLE_AUTOMATIC_CLKGATING),
	CLK_OPTION(CTRL_OPTION_CMU_GDC, GDC_CMU_GDC_CONTROLLER_OPTION_ENABLE_POWER_MANAGEMENT, GDC_CMU_GDC_CONTROLLER_OPTION_ENABLE_AUTOMATIC_CLKGATING),
	CLK_OPTION(CTRL_OPTION_CMU_GSACORE, GSACORE_CMU_GSACORE_CONTROLLER_OPTION_ENABLE_POWER_MANAGEMENT, GSACORE_CMU_GSACORE_CONTROLLER_OPTION_ENABLE_AUTOMATIC_CLKGATING),
	CLK_OPTION(CTRL_OPTION_CMU_GSACTRL, GSACTRL_CMU_GSACTRL_CONTROLLER_OPTION_ENABLE_POWER_MANAGEMENT, GSACTRL_CMU_GSACTRL_CONTROLLER_OPTION_ENABLE_AUTOMATIC_CLKGATING),
	CLK_OPTION(CTRL_OPTION_CMU_HSI0, HSI0_CMU_HSI0_CONTROLLER_OPTION_ENABLE_POWER_MANAGEMENT, HSI0_CMU_HSI0_CONTROLLER_OPTION_ENABLE_AUTOMATIC_CLKGATING),
	CLK_OPTION(CTRL_OPTION_CMU_HSI1, HSI1_CMU_HSI1_CONTROLLER_OPTION_ENABLE_POWER_MANAGEMENT, HSI1_CMU_HSI1_CONTROLLER_OPTION_ENABLE_AUTOMATIC_CLKGATING),
	CLK_OPTION(CTRL_OPTION_CMU_HSI2, HSI2_CMU_HSI2_CONTROLLER_OPTION_ENABLE_POWER_MANAGEMENT, HSI2_CMU_HSI2_CONTROLLER_OPTION_ENABLE_AUTOMATIC_CLKGATING),
	CLK_OPTION(CTRL_OPTION_CMU_IPP, IPP_CMU_IPP_CONTROLLER_OPTION_ENABLE_POWER_MANAGEMENT, IPP_CMU_IPP_CONTROLLER_OPTION_ENABLE_AUTOMATIC_CLKGATING),
	CLK_OPTION(CTRL_OPTION_CMU_ITP, ITP_CMU_ITP_CONTROLLER_OPTION_ENABLE_POWER_MANAGEMENT, ITP_CMU_ITP_CONTROLLER_OPTION_ENABLE_AUTOMATIC_CLKGATING),
	CLK_OPTION(CTRL_OPTION_CMU_MCSC, MCSC_CMU_MCSC_CONTROLLER_OPTION_ENABLE_POWER_MANAGEMENT, MCSC_CMU_MCSC_CONTROLLER_OPTION_ENABLE_AUTOMATIC_CLKGATING),
	CLK_OPTION(CTRL_OPTION_CMU_MFC, MFC_CMU_MFC_CONTROLLER_OPTION_ENABLE_POWER_MANAGEMENT, MFC_CMU_MFC_CONTROLLER_OPTION_ENABLE_AUTOMATIC_CLKGATING),
	CLK_OPTION(CTRL_OPTION_CMU_MIF, MIF_CMU_MIF_CONTROLLER_OPTION_ENABLE_POWER_MANAGEMENT, MIF_CMU_MIF_CONTROLLER_OPTION_ENABLE_AUTOMATIC_CLKGATING),
	CLK_OPTION(CTRL_OPTION_CMU_MISC, MISC_CMU_MISC_CONTROLLER_OPTION_ENABLE_POWER_MANAGEMENT, MISC_CMU_MISC_CONTROLLER_OPTION_ENABLE_AUTOMATIC_CLKGATING),
	CLK_OPTION(CTRL_OPTION_CMU_NOCL0, NOCL0_CMU_NOCL0_CONTROLLER_OPTION_ENABLE_POWER_MANAGEMENT, NOCL0_CMU_NOCL0_CONTROLLER_OPTION_ENABLE_AUTOMATIC_CLKGATING),
	CLK_OPTION(CTRL_OPTION_EMBEDDED_CMU_NOCL0, NOCL0_EMBEDDED_CMU_NOCL0_CONTROLLER_OPTION_ENABLE_POWER_MANAGEMENT, NOCL0_EMBEDDED_CMU_NOCL0_CONTROLLER_OPTION_ENABLE_AUTOMATIC_CLKGATING),
	CLK_OPTION(CTRL_OPTION_EMBEDDED_CMU_NOCL01, NOCL0_EMBEDDED_CMU_NOCL01_CONTROLLER_OPTION_ENABLE_POWER_MANAGEMENT, NOCL0_EMBEDDED_CMU_NOCL01_CONTROLLER_OPTION_ENABLE_AUTOMATIC_CLKGATING),
	CLK_OPTION(CTRL_OPTION_EMBEDDED_CMU_NOCL02, NOCL0_EMBEDDED_CMU_NOCL02_CONTROLLER_OPTION_ENABLE_POWER_MANAGEMENT, NOCL0_EMBEDDED_CMU_NOCL02_CONTROLLER_OPTION_ENABLE_AUTOMATIC_CLKGATING),
	CLK_OPTION(CTRL_OPTION_EMBEDDED_CMU_NOCL03, NOCL0_EMBEDDED_CMU_NOCL03_CONTROLLER_OPTION_ENABLE_POWER_MANAGEMENT, NOCL0_EMBEDDED_CMU_NOCL03_CONTROLLER_OPTION_ENABLE_AUTOMATIC_CLKGATING),
	CLK_OPTION(CTRL_OPTION_CMU_NOCL1A, NOCL1A_CMU_NOCL1A_CONTROLLER_OPTION_ENABLE_POWER_MANAGEMENT, NOCL1A_CMU_NOCL1A_CONTROLLER_OPTION_ENABLE_AUTOMATIC_CLKGATING),
	CLK_OPTION(CTRL_OPTION_CMU_NOCL1B, NOCL1B_CMU_NOCL1B_CONTROLLER_OPTION_ENABLE_POWER_MANAGEMENT, NOCL1B_CMU_NOCL1B_CONTROLLER_OPTION_ENABLE_AUTOMATIC_CLKGATING),
	CLK_OPTION(CTRL_OPTION_CMU_NOCL2A, NOCL2A_CMU_NOCL2A_CONTROLLER_OPTION_ENABLE_POWER_MANAGEMENT, NOCL2A_CMU_NOCL2A_CONTROLLER_OPTION_ENABLE_AUTOMATIC_CLKGATING),
	CLK_OPTION(CTRL_OPTION_CMU_PDP, PDP_CMU_PDP_CONTROLLER_OPTION_ENABLE_POWER_MANAGEMENT, PDP_CMU_PDP_CONTROLLER_OPTION_ENABLE_AUTOMATIC_CLKGATING),
	CLK_OPTION(CTRL_OPTION_CMU_PERIC0, PERIC0_CMU_PERIC0_CONTROLLER_OPTION_ENABLE_POWER_MANAGEMENT, PERIC0_CMU_PERIC0_CONTROLLER_OPTION_ENABLE_AUTOMATIC_CLKGATING),
	CLK_OPTION(CTRL_OPTION_CMU_PERIC1, PERIC1_CMU_PERIC1_CONTROLLER_OPTION_ENABLE_POWER_MANAGEMENT, PERIC1_CMU_PERIC1_CONTROLLER_OPTION_ENABLE_AUTOMATIC_CLKGATING),
	CLK_OPTION(CTRL_OPTION_CMU_S2D, S2D_CMU_S2D_CONTROLLER_OPTION_ENABLE_POWER_MANAGEMENT, S2D_CMU_S2D_CONTROLLER_OPTION_ENABLE_AUTOMATIC_CLKGATING),
	CLK_OPTION(CTRL_OPTION_CMU_TNR, TNR_CMU_TNR_CONTROLLER_OPTION_ENABLE_POWER_MANAGEMENT, TNR_CMU_TNR_CONTROLLER_OPTION_ENABLE_AUTOMATIC_CLKGATING),
	CLK_OPTION(CTRL_OPTION_CMU_TPU, TPU_CMU_TPU_CONTROLLER_OPTION_ENABLE_POWER_MANAGEMENT, TPU_CMU_TPU_CONTROLLER_OPTION_ENABLE_AUTOMATIC_CLKGATING),
};

