OpenROAD 6152e58f84f491089daa6361239468c001e24e34 
This program is licensed under the BSD-3 license. See the LICENSE file for details.
Components of this program may be licensed under more restrictive licenses which must be honored.
[WARNING STA-0357] virtual clock clk can not be propagated.
[INFO] Deleted 0 routing obstructions
[INFO RCX-0431] Defined process_corner X with ext_model_index 0
[INFO RCX-0029] Defined extraction corner X
[INFO RCX-0008] extracting parasitics of register_file_latch ...
[INFO RCX-0435] Reading extraction model file /__w/halutmatmul/halutmatmul/hardware/flow/OpenROAD/flow/platforms/nangate45/rcx_patterns.rules ...
[INFO RCX-0436] RC segment generation register_file_latch (max_merge_res 50.0) ...
[INFO RCX-0040] Final 5998 rc segments
[INFO RCX-0439] Coupling Cap extraction register_file_latch ...
[INFO RCX-0440] Coupling threshhold is 0.1000 fF, coupling capacitance less than 0.1000 fF will be grounded.
[INFO RCX-0043] 11030 wires to be extracted
[INFO RCX-0442] 48% completion -- 5385 wires have been extracted
[INFO RCX-0442] 100% completion -- 11030 wires have been extracted
[INFO RCX-0045] Extract 1578 nets, 7559 rsegs, 7559 caps, 16229 ccs
[INFO RCX-0015] Finished extracting register_file_latch.
[INFO RCX-0016] Writing SPEF ...
[INFO RCX-0443] 1578 nets finished
[INFO RCX-0017] Finished writing SPEF ...
[WARNING PSM-0016] Voltage pad location (VSRC) file not specified, defaulting pad location to checkerboard pattern on core area.
[WARNING PSM-0017] X direction bump pitch is not specified, defaulting to 140um.
[WARNING PSM-0018] Y direction bump pitch is not specified, defaulting to 140um.
[WARNING PSM-0065] VSRC location not specified, using default checkerboard pattern with one VDD every size bumps in x-direction and one in two bumps in the y-direction
[INFO PSM-0076] Setting metal node density to be standard cell height times 5.
[WARNING PSM-0030] VSRC location at (102.505um, 102.900um) and size 10.000um, is not located on an existing power stripe node. Moving to closest node at (96.070um, 113.200um).
[INFO PSM-0031] Number of PDN nodes on net VDD = 2452.
[INFO PSM-0064] Number of voltage sources = 1.
[INFO PSM-0040] All PDN stripes on net VDD are connected.
########## IR report #################
Worstcase voltage: 1.10e+00 V
Average IR drop  : 1.16e-04 V
Worstcase IR drop: 2.21e-04 V
######################################
[WARNING PSM-0016] Voltage pad location (VSRC) file not specified, defaulting pad location to checkerboard pattern on core area.
[WARNING PSM-0017] X direction bump pitch is not specified, defaulting to 140um.
[WARNING PSM-0018] Y direction bump pitch is not specified, defaulting to 140um.
[WARNING PSM-0065] VSRC location not specified, using default checkerboard pattern with one VDD every size bumps in x-direction and one in two bumps in the y-direction
[INFO PSM-0076] Setting metal node density to be standard cell height times 5.
[WARNING PSM-0030] VSRC location at (102.505um, 102.900um) and size 10.000um, is not located on an existing power stripe node. Moving to closest node at (124.070um, 93.200um).
[INFO PSM-0031] Number of PDN nodes on net VSS = 2668.
[INFO PSM-0064] Number of voltage sources = 1.
[INFO PSM-0040] All PDN stripes on net VSS are connected.
########## IR report #################
Worstcase voltage: 1.42e-04 V
Average IR drop  : 9.27e-05 V
Worstcase IR drop: 1.42e-04 V
######################################

==========================================================================
finish report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
finish report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
finish report_worst_slack
--------------------------------------------------------------------------
worst slack 799.61

==========================================================================
finish report_clock_skew
--------------------------------------------------------------------------
Clock clk
No launch/capture paths found.


==========================================================================
finish report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: _2543_ (positive level-sensitive latch)
Endpoint: rdata_b_o[1] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.03    0.00    0.00 ^ _2543_/G (DLH_X1)
                  0.01    0.07    0.07 ^ _2543_/Q (DLH_X1)
     2    3.82                           mem[15][1] (net)
                  0.01    0.00    0.07 ^ _1368_/A2 (NAND2_X1)
                  0.01    0.01    0.08 v _1368_/ZN (NAND2_X1)
     1    1.70                           _0750_ (net)
                  0.01    0.00    0.08 v _1370_/A2 (NAND3_X1)
                  0.01    0.02    0.10 ^ _1370_/ZN (NAND3_X1)
     1    2.05                           _0752_ (net)
                  0.01    0.00    0.10 ^ _1371_/A2 (NOR2_X1)
                  0.00    0.01    0.11 v _1371_/ZN (NOR2_X1)
     1    2.07                           _0753_ (net)
                  0.00    0.00    0.11 v _1372_/A2 (NAND2_X1)
                  0.01    0.02    0.13 ^ _1372_/ZN (NAND2_X1)
     1    4.06                           net56 (net)
                  0.01    0.00    0.13 ^ output56/A (BUF_X1)
                  0.01    0.02    0.15 ^ output56/Z (BUF_X1)
     1    1.26                           rdata_b_o[1] (net)
                  0.01    0.00    0.15 ^ rdata_b_o[1] (out)
                                  0.15   data arrival time

                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                       -100.00 -100.00   output external delay
                               -100.00   data required time
-----------------------------------------------------------------------------
                               -100.00   data required time
                                 -0.15   data arrival time
-----------------------------------------------------------------------------
                                100.15   slack (MET)



==========================================================================
finish report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: raddr_b_i[3] (input port clocked by clk)
Endpoint: rdata_b_o[5] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                        100.00  100.00 v input external delay
                  0.00    0.00  100.00 v raddr_b_i[3] (in)
     1    2.11                           raddr_b_i[3] (net)
                  0.00    0.00  100.00 v input9/A (CLKBUF_X3)
                  0.02    0.04  100.04 v input9/Z (CLKBUF_X3)
     4   20.61                           net9 (net)
                  0.02    0.00  100.04 v _1307_/A2 (NOR2_X4)
                  0.13    0.14  100.18 ^ _1307_/ZN (NOR2_X4)
    48  112.99                           _0690_ (net)
                  0.13    0.04  100.22 ^ _1489_/A2 (NAND3_X1)
                  0.04    0.05  100.27 v _1489_/ZN (NAND3_X1)
     1    4.60                           _0867_ (net)
                  0.04    0.00  100.27 v _1490_/A2 (NAND2_X1)
                  0.02    0.03  100.31 ^ _1490_/ZN (NAND2_X1)
     1    3.68                           _0868_ (net)
                  0.02    0.00  100.31 ^ _1491_/A (INV_X1)
                  0.01    0.01  100.32 v _1491_/ZN (INV_X1)
     1    2.89                           _0869_ (net)
                  0.01    0.00  100.32 v _1492_/A2 (NAND2_X1)
                  0.01    0.02  100.34 ^ _1492_/ZN (NAND2_X1)
     1    2.48                           _0870_ (net)
                  0.01    0.00  100.34 ^ _1503_/A1 (NOR2_X1)
                  0.01    0.01  100.35 v _1503_/ZN (NOR2_X1)
     1    2.84                           _0881_ (net)
                  0.01    0.00  100.35 v _1518_/A1 (NAND2_X1)
                  0.02    0.02  100.37 ^ _1518_/ZN (NAND2_X1)
     1    5.16                           net60 (net)
                  0.02    0.00  100.37 ^ output60/A (BUF_X1)
                  0.01    0.02  100.39 ^ output60/Z (BUF_X1)
     1    0.65                           rdata_b_o[5] (net)
                  0.01    0.00  100.39 ^ rdata_b_o[5] (out)
                                100.39   data arrival time

                  0.00 1000.00 1000.00   clock clk (rise edge)
                          0.00 1000.00   clock network delay (ideal)
                          0.00 1000.00   clock reconvergence pessimism
                       -100.00  900.00   output external delay
                                900.00   data required time
-----------------------------------------------------------------------------
                                900.00   data required time
                               -100.39   data arrival time
-----------------------------------------------------------------------------
                                799.61   slack (MET)



==========================================================================
finish report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: raddr_b_i[3] (input port clocked by clk)
Endpoint: rdata_b_o[5] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                        100.00  100.00 v input external delay
                  0.00    0.00  100.00 v raddr_b_i[3] (in)
     1    2.11                           raddr_b_i[3] (net)
                  0.00    0.00  100.00 v input9/A (CLKBUF_X3)
                  0.02    0.04  100.04 v input9/Z (CLKBUF_X3)
     4   20.61                           net9 (net)
                  0.02    0.00  100.04 v _1307_/A2 (NOR2_X4)
                  0.13    0.14  100.18 ^ _1307_/ZN (NOR2_X4)
    48  112.99                           _0690_ (net)
                  0.13    0.04  100.22 ^ _1489_/A2 (NAND3_X1)
                  0.04    0.05  100.27 v _1489_/ZN (NAND3_X1)
     1    4.60                           _0867_ (net)
                  0.04    0.00  100.27 v _1490_/A2 (NAND2_X1)
                  0.02    0.03  100.31 ^ _1490_/ZN (NAND2_X1)
     1    3.68                           _0868_ (net)
                  0.02    0.00  100.31 ^ _1491_/A (INV_X1)
                  0.01    0.01  100.32 v _1491_/ZN (INV_X1)
     1    2.89                           _0869_ (net)
                  0.01    0.00  100.32 v _1492_/A2 (NAND2_X1)
                  0.01    0.02  100.34 ^ _1492_/ZN (NAND2_X1)
     1    2.48                           _0870_ (net)
                  0.01    0.00  100.34 ^ _1503_/A1 (NOR2_X1)
                  0.01    0.01  100.35 v _1503_/ZN (NOR2_X1)
     1    2.84                           _0881_ (net)
                  0.01    0.00  100.35 v _1518_/A1 (NAND2_X1)
                  0.02    0.02  100.37 ^ _1518_/ZN (NAND2_X1)
     1    5.16                           net60 (net)
                  0.02    0.00  100.37 ^ output60/A (BUF_X1)
                  0.01    0.02  100.39 ^ output60/Z (BUF_X1)
     1    0.65                           rdata_b_o[5] (net)
                  0.01    0.00  100.39 ^ rdata_b_o[5] (out)
                                100.39   data arrival time

                  0.00 1000.00 1000.00   clock clk (rise edge)
                          0.00 1000.00   clock network delay (ideal)
                          0.00 1000.00   clock reconvergence pessimism
                       -100.00  900.00   output external delay
                                900.00   data required time
-----------------------------------------------------------------------------
                                900.00   data required time
                               -100.39   data arrival time
-----------------------------------------------------------------------------
                                799.61   slack (MET)



==========================================================================
finish report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------
max capacitance

Pin                                    Limit     Cap   Slack
------------------------------------------------------------
_1307_/ZN                             106.81  112.99   -6.18 (VIOLATED)


==========================================================================
finish max_slew_check_slack
--------------------------------------------------------------------------
0.07249845564365387

==========================================================================
finish max_slew_check_limit
--------------------------------------------------------------------------
0.1985349953174591

==========================================================================
finish max_slew_check_slack_limit
--------------------------------------------------------------------------
0.3652

==========================================================================
finish max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
finish max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
finish max_capacitance_check_slack
--------------------------------------------------------------------------
-6.183272838592529

==========================================================================
finish max_capacitance_check_limit
--------------------------------------------------------------------------
106.81099700927734

==========================================================================
finish max_capacitance_check_slack_limit
--------------------------------------------------------------------------
-0.0579

==========================================================================
finish max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
finish max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
finish max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 1

==========================================================================
finish setup_violation_count
--------------------------------------------------------------------------
setup violation count 0

==========================================================================
finish hold_violation_count
--------------------------------------------------------------------------
hold violation count 0

==========================================================================
finish critical path delay
--------------------------------------------------------------------------
100.3910

==========================================================================
finish critical path slack
--------------------------------------------------------------------------
799.6091

==========================================================================
finish slack div critical path delay
--------------------------------------------------------------------------
796.494805

==========================================================================
finish report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             1.82e-07   1.12e-07   9.38e-06   9.68e-06  24.0%
Combinational          2.34e-07   3.64e-07   3.00e-05   3.06e-05  76.0%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  4.16e-07   4.76e-07   3.94e-05   4.03e-05 100.0%
                           1.0%       1.2%      97.8%

==========================================================================
finish report_design_area
--------------------------------------------------------------------------
Design area 2110 u^2 6% utilization.
Core area = 135620632000

This plugin does not support propagateSizeHints()
This plugin does not support propagateSizeHints()
Elapsed time: 0:03.32[h:]min:sec. CPU time: user 3.14 sys 0.17 (99%). Peak memory: 210124KB.
