

================================================================
== Vitis HLS Report for 'lab6_z1'
================================================================
* Date:           Wed Nov 29 19:20:31 2023

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:48:09 MDT 2021)
* Project:        lab6_z1
* Solution:       sol4_1 (Vivado IP Flow Target)
* Product family: artix7
* Target device:  xa7a12t-csg325-1Q


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +------+----------+----------+------------+
    | Clock|  Target  | Estimated| Uncertainty|
    +------+----------+----------+------------+
    |clk   |  10.00 ns|  2.150 ns|     1.00 ns|
    +------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        3|        3|  30.000 ns|  30.000 ns|    4|    4|       no|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+----+-------+------+-----+
|       Name      | BRAM_18K| DSP|   FF  |  LUT | URAM|
+-----------------+---------+----+-------+------+-----+
|DSP              |        -|  32|      -|     -|    -|
|Expression       |        -|   -|      -|     -|    -|
|FIFO             |        -|   -|      -|     -|    -|
|Instance         |        -|   -|      -|     -|    -|
|Memory           |        -|   -|      -|     -|    -|
|Multiplexer      |        -|   -|      -|    21|    -|
|Register         |        -|   -|      4|     -|    -|
+-----------------+---------+----+-------+------+-----+
|Total            |        0|  32|      4|    21|    0|
+-----------------+---------+----+-------+------+-----+
|Available        |       40|  40|  16000|  8000|    0|
+-----------------+---------+----+-------+------+-----+
|Utilization (%)  |        0|  80|     ~0|    ~0|    0|
+-----------------+---------+----+-------+------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    +----------------------------+------------------------+-----------+
    |          Instance          |         Module         | Expression|
    +----------------------------+------------------------+-----------+
    |mul_mul_16s_16s_16_4_1_U1   |mul_mul_16s_16s_16_4_1  |    i0 * i1|
    |mul_mul_16s_16s_16_4_1_U2   |mul_mul_16s_16s_16_4_1  |    i0 * i1|
    |mul_mul_16s_16s_16_4_1_U3   |mul_mul_16s_16s_16_4_1  |    i0 * i1|
    |mul_mul_16s_16s_16_4_1_U4   |mul_mul_16s_16s_16_4_1  |    i0 * i1|
    |mul_mul_16s_16s_16_4_1_U5   |mul_mul_16s_16s_16_4_1  |    i0 * i1|
    |mul_mul_16s_16s_16_4_1_U6   |mul_mul_16s_16s_16_4_1  |    i0 * i1|
    |mul_mul_16s_16s_16_4_1_U7   |mul_mul_16s_16s_16_4_1  |    i0 * i1|
    |mul_mul_16s_16s_16_4_1_U8   |mul_mul_16s_16s_16_4_1  |    i0 * i1|
    |mul_mul_16s_16s_16_4_1_U9   |mul_mul_16s_16s_16_4_1  |    i0 * i1|
    |mul_mul_16s_16s_16_4_1_U10  |mul_mul_16s_16s_16_4_1  |    i0 * i1|
    |mul_mul_16s_16s_16_4_1_U11  |mul_mul_16s_16s_16_4_1  |    i0 * i1|
    |mul_mul_16s_16s_16_4_1_U12  |mul_mul_16s_16s_16_4_1  |    i0 * i1|
    |mul_mul_16s_16s_16_4_1_U13  |mul_mul_16s_16s_16_4_1  |    i0 * i1|
    |mul_mul_16s_16s_16_4_1_U14  |mul_mul_16s_16s_16_4_1  |    i0 * i1|
    |mul_mul_16s_16s_16_4_1_U15  |mul_mul_16s_16s_16_4_1  |    i0 * i1|
    |mul_mul_16s_16s_16_4_1_U16  |mul_mul_16s_16s_16_4_1  |    i0 * i1|
    |mul_mul_16s_16s_16_4_1_U17  |mul_mul_16s_16s_16_4_1  |    i0 * i1|
    |mul_mul_16s_16s_16_4_1_U18  |mul_mul_16s_16s_16_4_1  |    i0 * i1|
    |mul_mul_16s_16s_16_4_1_U19  |mul_mul_16s_16s_16_4_1  |    i0 * i1|
    |mul_mul_16s_16s_16_4_1_U20  |mul_mul_16s_16s_16_4_1  |    i0 * i1|
    |mul_mul_16s_16s_16_4_1_U21  |mul_mul_16s_16s_16_4_1  |    i0 * i1|
    |mul_mul_16s_16s_16_4_1_U22  |mul_mul_16s_16s_16_4_1  |    i0 * i1|
    |mul_mul_16s_16s_16_4_1_U23  |mul_mul_16s_16s_16_4_1  |    i0 * i1|
    |mul_mul_16s_16s_16_4_1_U24  |mul_mul_16s_16s_16_4_1  |    i0 * i1|
    |mul_mul_16s_16s_16_4_1_U25  |mul_mul_16s_16s_16_4_1  |    i0 * i1|
    |mul_mul_16s_16s_16_4_1_U26  |mul_mul_16s_16s_16_4_1  |    i0 * i1|
    |mul_mul_16s_16s_16_4_1_U27  |mul_mul_16s_16s_16_4_1  |    i0 * i1|
    |mul_mul_16s_16s_16_4_1_U28  |mul_mul_16s_16s_16_4_1  |    i0 * i1|
    |mul_mul_16s_16s_16_4_1_U29  |mul_mul_16s_16s_16_4_1  |    i0 * i1|
    |mul_mul_16s_16s_16_4_1_U30  |mul_mul_16s_16s_16_4_1  |    i0 * i1|
    |mul_mul_16s_16s_16_4_1_U31  |mul_mul_16s_16s_16_4_1  |    i0 * i1|
    |mul_mul_16s_16s_16_4_1_U32  |mul_mul_16s_16s_16_4_1  |    i0 * i1|
    +----------------------------+------------------------+-----------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    N/A

    * Multiplexer: 
    +-----------+----+-----------+-----+-----------+
    |    Name   | LUT| Input Size| Bits| Total Bits|
    +-----------+----+-----------+-----+-----------+
    |ap_NS_fsm  |  21|          5|    1|          5|
    +-----------+----+-----------+-----+-----------+
    |Total      |  21|          5|    1|          5|
    +-----------+----+-----------+-----+-----------+

    * Register: 
    +-----------+---+----+-----+-----------+
    |    Name   | FF| LUT| Bits| Const Bits|
    +-----------+---+----+-----+-----------+
    |ap_CS_fsm  |  4|   0|    4|          0|
    +-----------+---+----+-----+-----------+
    |Total      |  4|   0|    4|          0|
    +-----------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+--------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-------------------+-----+-----+------------+--------------+--------------+
|ap_local_block     |  out|    1|  ap_ctrl_hs|       lab6_z1|  return value|
|ap_local_deadlock  |  out|    1|  ap_ctrl_hs|       lab6_z1|  return value|
|ap_clk             |   in|    1|  ap_ctrl_hs|       lab6_z1|  return value|
|ap_rst             |   in|    1|  ap_ctrl_hs|       lab6_z1|  return value|
|ap_start           |   in|    1|  ap_ctrl_hs|       lab6_z1|  return value|
|ap_done            |  out|    1|  ap_ctrl_hs|       lab6_z1|  return value|
|ap_idle            |  out|    1|  ap_ctrl_hs|       lab6_z1|  return value|
|ap_ready           |  out|    1|  ap_ctrl_hs|       lab6_z1|  return value|
|a                  |  out|  512|      ap_vld|             a|       pointer|
|a_ap_vld           |  out|    1|      ap_vld|             a|       pointer|
|b                  |   in|  512|     ap_none|             b|       pointer|
|c                  |   in|  512|     ap_none|             c|       pointer|
+-------------------+-----+-----+------------+--------------+--------------+

