{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1695622642536 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition " "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1695622642536 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Sep 25 00:17:22 2023 " "Processing started: Mon Sep 25 00:17:22 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1695622642536 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695622642536 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DisplayU8Bit -c DisplayU8Bit " "Command: quartus_map --read_settings_files=on --write_settings_files=off DisplayU8Bit -c DisplayU8Bit" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695622642536 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1695622642653 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1695622642653 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DisplayU8Bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file DisplayU8Bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DisplayU8Bit-rtl " "Found design unit 1: DisplayU8Bit-rtl" {  } { { "DisplayU8Bit.vhd" "" { Text "/home/lord448/altera/VHDLComponents/DisplayU8Bit/DisplayU8Bit.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695622647434 ""} { "Info" "ISGN_ENTITY_NAME" "1 DisplayU8Bit " "Found entity 1: DisplayU8Bit" {  } { { "DisplayU8Bit.vhd" "" { Text "/home/lord448/altera/VHDLComponents/DisplayU8Bit/DisplayU8Bit.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695622647434 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695622647434 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "BCDto7Segs.vhd 2 1 " "Found 2 design units, including 1 entities, in source file BCDto7Segs.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 BCDto7Segs-rtl " "Found design unit 1: BCDto7Segs-rtl" {  } { { "BCDto7Segs.vhd" "" { Text "/home/lord448/altera/VHDLComponents/DisplayU8Bit/BCDto7Segs.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695622647434 ""} { "Info" "ISGN_ENTITY_NAME" "1 BCDto7Segs " "Found entity 1: BCDto7Segs" {  } { { "BCDto7Segs.vhd" "" { Text "/home/lord448/altera/VHDLComponents/DisplayU8Bit/BCDto7Segs.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695622647434 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695622647434 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "UInt8ToBCD.vhd 2 1 " "Found 2 design units, including 1 entities, in source file UInt8ToBCD.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 UInt8ToBCD-rtl " "Found design unit 1: UInt8ToBCD-rtl" {  } { { "UInt8ToBCD.vhd" "" { Text "/home/lord448/altera/VHDLComponents/DisplayU8Bit/UInt8ToBCD.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695622647434 ""} { "Info" "ISGN_ENTITY_NAME" "1 UInt8ToBCD " "Found entity 1: UInt8ToBCD" {  } { { "UInt8ToBCD.vhd" "" { Text "/home/lord448/altera/VHDLComponents/DisplayU8Bit/UInt8ToBCD.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695622647434 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695622647434 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DisplayU8Bit " "Elaborating entity \"DisplayU8Bit\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1695622647463 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "r_BCDNum1 DisplayU8Bit.vhd(30) " "VHDL Signal Declaration warning at DisplayU8Bit.vhd(30): used implicit default value for signal \"r_BCDNum1\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "DisplayU8Bit.vhd" "" { Text "/home/lord448/altera/VHDLComponents/DisplayU8Bit/DisplayU8Bit.vhd" 30 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1695622647463 "|DisplayU8Bit"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "r_BCDNum2 DisplayU8Bit.vhd(30) " "VHDL Signal Declaration warning at DisplayU8Bit.vhd(30): used implicit default value for signal \"r_BCDNum2\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "DisplayU8Bit.vhd" "" { Text "/home/lord448/altera/VHDLComponents/DisplayU8Bit/DisplayU8Bit.vhd" 30 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1695622647463 "|DisplayU8Bit"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "r_BCDNum3 DisplayU8Bit.vhd(30) " "VHDL Signal Declaration warning at DisplayU8Bit.vhd(30): used implicit default value for signal \"r_BCDNum3\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "DisplayU8Bit.vhd" "" { Text "/home/lord448/altera/VHDLComponents/DisplayU8Bit/DisplayU8Bit.vhd" 30 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1695622647463 "|DisplayU8Bit"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "r_DispEnable DisplayU8Bit.vhd(86) " "VHDL Process Statement warning at DisplayU8Bit.vhd(86): signal \"r_DispEnable\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "DisplayU8Bit.vhd" "" { Text "/home/lord448/altera/VHDLComponents/DisplayU8Bit/DisplayU8Bit.vhd" 86 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1695622647463 "|DisplayU8Bit"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "r_NumSegs3 DisplayU8Bit.vhd(90) " "VHDL Process Statement warning at DisplayU8Bit.vhd(90): signal \"r_NumSegs3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "DisplayU8Bit.vhd" "" { Text "/home/lord448/altera/VHDLComponents/DisplayU8Bit/DisplayU8Bit.vhd" 90 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1695622647463 "|DisplayU8Bit"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "r_NumSegs2 DisplayU8Bit.vhd(92) " "VHDL Process Statement warning at DisplayU8Bit.vhd(92): signal \"r_NumSegs2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "DisplayU8Bit.vhd" "" { Text "/home/lord448/altera/VHDLComponents/DisplayU8Bit/DisplayU8Bit.vhd" 92 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1695622647464 "|DisplayU8Bit"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "r_NumSegs1 DisplayU8Bit.vhd(94) " "VHDL Process Statement warning at DisplayU8Bit.vhd(94): signal \"r_NumSegs1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "DisplayU8Bit.vhd" "" { Text "/home/lord448/altera/VHDLComponents/DisplayU8Bit/DisplayU8Bit.vhd" 94 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1695622647464 "|DisplayU8Bit"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BCDto7Segs BCDto7Segs:DisplayEncoder1 " "Elaborating entity \"BCDto7Segs\" for hierarchy \"BCDto7Segs:DisplayEncoder1\"" {  } { { "DisplayU8Bit.vhd" "DisplayEncoder1" { Text "/home/lord448/altera/VHDLComponents/DisplayU8Bit/DisplayU8Bit.vhd" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1695622647464 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "o_Segments\[0\] GND " "Pin \"o_Segments\[0\]\" is stuck at GND" {  } { { "DisplayU8Bit.vhd" "" { Text "/home/lord448/altera/VHDLComponents/DisplayU8Bit/DisplayU8Bit.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1695622647729 "|DisplayU8Bit|o_Segments[0]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1695622647729 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1695622647775 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1695622648041 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1695622648041 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "8 " "Design contains 8 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_Number\[0\] " "No output dependent on input pin \"i_Number\[0\]\"" {  } { { "DisplayU8Bit.vhd" "" { Text "/home/lord448/altera/VHDLComponents/DisplayU8Bit/DisplayU8Bit.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1695622648056 "|DisplayU8Bit|i_Number[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_Number\[1\] " "No output dependent on input pin \"i_Number\[1\]\"" {  } { { "DisplayU8Bit.vhd" "" { Text "/home/lord448/altera/VHDLComponents/DisplayU8Bit/DisplayU8Bit.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1695622648056 "|DisplayU8Bit|i_Number[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_Number\[2\] " "No output dependent on input pin \"i_Number\[2\]\"" {  } { { "DisplayU8Bit.vhd" "" { Text "/home/lord448/altera/VHDLComponents/DisplayU8Bit/DisplayU8Bit.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1695622648056 "|DisplayU8Bit|i_Number[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_Number\[3\] " "No output dependent on input pin \"i_Number\[3\]\"" {  } { { "DisplayU8Bit.vhd" "" { Text "/home/lord448/altera/VHDLComponents/DisplayU8Bit/DisplayU8Bit.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1695622648056 "|DisplayU8Bit|i_Number[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_Number\[4\] " "No output dependent on input pin \"i_Number\[4\]\"" {  } { { "DisplayU8Bit.vhd" "" { Text "/home/lord448/altera/VHDLComponents/DisplayU8Bit/DisplayU8Bit.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1695622648056 "|DisplayU8Bit|i_Number[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_Number\[5\] " "No output dependent on input pin \"i_Number\[5\]\"" {  } { { "DisplayU8Bit.vhd" "" { Text "/home/lord448/altera/VHDLComponents/DisplayU8Bit/DisplayU8Bit.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1695622648056 "|DisplayU8Bit|i_Number[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_Number\[6\] " "No output dependent on input pin \"i_Number\[6\]\"" {  } { { "DisplayU8Bit.vhd" "" { Text "/home/lord448/altera/VHDLComponents/DisplayU8Bit/DisplayU8Bit.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1695622648056 "|DisplayU8Bit|i_Number[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_Number\[7\] " "No output dependent on input pin \"i_Number\[7\]\"" {  } { { "DisplayU8Bit.vhd" "" { Text "/home/lord448/altera/VHDLComponents/DisplayU8Bit/DisplayU8Bit.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1695622648056 "|DisplayU8Bit|i_Number[7]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1695622648056 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "47 " "Implemented 47 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "9 " "Implemented 9 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1695622648056 ""} { "Info" "ICUT_CUT_TM_OPINS" "11 " "Implemented 11 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1695622648056 ""} { "Info" "ICUT_CUT_TM_LCELLS" "27 " "Implemented 27 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1695622648056 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1695622648056 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 19 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 19 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "512 " "Peak virtual memory: 512 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1695622648061 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Sep 25 00:17:28 2023 " "Processing ended: Mon Sep 25 00:17:28 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1695622648061 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1695622648061 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:18 " "Total CPU time (on all processors): 00:00:18" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1695622648061 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1695622648061 ""}
