=====
SETUP
29.172
15.078
44.250
uvga/scrollRow_0_s3
2.627
3.085
uvga/currentScrolledScanRow_0_s
4.564
5.609
uvga/currentScrolledScanRow_1_s
5.609
6.137
uvga/charBufferRdRow_1_s1
6.556
7.655
uvga/charBufferRdRow_1_s0
8.624
9.250
uvga/ucharBuffer/sp_inst_1
15.078
=====
SETUP
29.249
15.002
44.250
uvga/uhvsync/counterY_5_s0
2.627
3.085
uvga/n941_s3
3.505
4.566
uvga/uhvsync/n116_s30
4.987
6.048
uvga/uhvsync/inDisplayArea_Z_s0
6.469
7.095
uvga/n1121_s0
7.908
9.007
uvga/n780_s1
12.761
13.787
uvga/charHeightCounter_0_s1
15.002
=====
SETUP
29.249
15.002
44.250
uvga/uhvsync/counterY_5_s0
2.627
3.085
uvga/n941_s3
3.505
4.566
uvga/uhvsync/n116_s30
4.987
6.048
uvga/uhvsync/inDisplayArea_Z_s0
6.469
7.095
uvga/n1121_s0
7.908
9.007
uvga/n780_s1
12.761
13.787
uvga/charHeightCounter_2_s0
15.002
=====
SETUP
29.249
15.002
44.250
uvga/uhvsync/counterY_5_s0
2.627
3.085
uvga/n941_s3
3.505
4.566
uvga/uhvsync/n116_s30
4.987
6.048
uvga/uhvsync/inDisplayArea_Z_s0
6.469
7.095
uvga/n1121_s0
7.908
9.007
uvga/n780_s1
12.761
13.787
uvga/charHeightCounter_3_s0
15.002
=====
SETUP
29.628
14.622
44.250
uvga/scrollRow_0_s3
2.627
3.085
uvga/currentScrolledScanRow_0_s
4.564
5.292
uvga/charBufferRdRow_0_s1
5.711
6.743
uvga/charBufferRdRow_0_s0
6.749
7.848
uvga/ucharBuffer/sp_inst_1
14.622
=====
SETUP
29.669
14.582
44.250
uvga/uhvsync/counterY_5_s0
2.627
3.085
uvga/n941_s3
3.505
4.566
uvga/uhvsync/n116_s30
4.987
6.048
uvga/uhvsync/inDisplayArea_Z_s0
6.469
7.095
uvga/n1121_s0
7.908
9.007
uvga/n780_s1
12.761
13.787
uvga/currentScanCharRow_0_s0
14.582
=====
SETUP
29.669
14.582
44.250
uvga/uhvsync/counterY_5_s0
2.627
3.085
uvga/n941_s3
3.505
4.566
uvga/uhvsync/n116_s30
4.987
6.048
uvga/uhvsync/inDisplayArea_Z_s0
6.469
7.095
uvga/n1121_s0
7.908
9.007
uvga/n780_s1
12.761
13.787
uvga/currentScanCharRow_1_s0
14.582
=====
SETUP
29.670
14.580
44.250
uvga/uhvsync/counterY_5_s0
2.627
3.085
uvga/n941_s3
3.505
4.566
uvga/uhvsync/n116_s30
4.987
6.048
uvga/uhvsync/inDisplayArea_Z_s0
6.469
7.095
uvga/n1121_s0
7.908
9.007
uvga/n780_s1
12.761
13.787
uvga/charHeightCounter_1_s1
14.580
=====
SETUP
29.674
14.577
44.250
uvga/scrollRow_0_s3
2.627
3.085
uvga/currentScrolledScanRow_0_s
4.564
5.609
uvga/currentScrolledScanRow_1_s
5.609
6.137
uvga/charBufferRdRow_1_s1
6.556
7.655
uvga/charBufferRdRow_1_s0
8.624
9.250
uvga/ucharBuffer/sp_inst_0
14.577
=====
SETUP
29.744
14.506
44.250
uvga/uhvsync/counterY_5_s0
2.627
3.085
uvga/n941_s3
3.505
4.566
uvga/uhvsync/n116_s30
4.987
6.048
uvga/uhvsync/inDisplayArea_Z_s0
6.469
7.095
uvga/n1121_s0
7.908
9.007
uvga/n780_s1
12.761
13.787
uvga/currentScanCharRow_2_s0
14.506
=====
SETUP
29.744
14.506
44.250
uvga/uhvsync/counterY_5_s0
2.627
3.085
uvga/n941_s3
3.505
4.566
uvga/uhvsync/n116_s30
4.987
6.048
uvga/uhvsync/inDisplayArea_Z_s0
6.469
7.095
uvga/n1121_s0
7.908
9.007
uvga/n780_s1
12.761
13.787
uvga/currentScanCharRow_3_s0
14.506
=====
SETUP
29.744
14.506
44.250
uvga/uhvsync/counterY_5_s0
2.627
3.085
uvga/n941_s3
3.505
4.566
uvga/uhvsync/n116_s30
4.987
6.048
uvga/uhvsync/inDisplayArea_Z_s0
6.469
7.095
uvga/n1121_s0
7.908
9.007
uvga/n780_s1
12.761
13.787
uvga/currentScanCharRow_4_s0
14.506
=====
SETUP
29.788
14.463
44.250
uvga/uhvsync/counterY_5_s0
2.627
3.085
uvga/n941_s3
3.505
4.566
uvga/uhvsync/n116_s30
4.987
6.048
uvga/uhvsync/inDisplayArea_Z_s0
6.469
7.095
uvga/n1121_s0
7.908
9.007
uvga/n804_s1
12.277
13.338
uvga/currentScanCharRow_0_s0
14.463
=====
SETUP
30.205
14.046
44.250
uvga/uhvsync/counterY_5_s0
2.627
3.085
uvga/n941_s3
3.505
4.566
uvga/uhvsync/n116_s30
4.987
6.048
uvga/uhvsync/inDisplayArea_Z_s0
6.469
7.095
uvga/n1121_s0
7.908
9.007
uvga/n804_s1
12.277
13.338
uvga/currentScanCharRow_1_s0
14.046
=====
SETUP
30.539
13.711
44.250
uvga/inputCmdMemWrData_4_s0
2.627
3.085
uvga/n518_s10
5.041
6.067
uvga/n506_s7
6.500
7.532
uvga/n43_s1
8.529
9.155
uvga/n43_s0
9.160
10.259
uvga/ucharbufinit/n27_s1
11.884
12.509
uvga/ucharbufinit/initState_s0
13.711
=====
SETUP
30.565
13.685
44.250
uvga/uhvsync/counterY_5_s0
2.627
3.085
uvga/n941_s3
3.505
4.566
uvga/uhvsync/n116_s30
4.987
6.048
uvga/uhvsync/inDisplayArea_Z_s0
6.469
7.095
uvga/n1121_s0
7.908
9.007
uvga/n804_s1
12.277
13.338
uvga/currentScanCharRow_2_s0
13.685
=====
SETUP
30.565
13.685
44.250
uvga/uhvsync/counterY_5_s0
2.627
3.085
uvga/n941_s3
3.505
4.566
uvga/uhvsync/n116_s30
4.987
6.048
uvga/uhvsync/inDisplayArea_Z_s0
6.469
7.095
uvga/n1121_s0
7.908
9.007
uvga/n804_s1
12.277
13.338
uvga/currentScanCharRow_3_s0
13.685
=====
SETUP
30.565
13.685
44.250
uvga/uhvsync/counterY_5_s0
2.627
3.085
uvga/n941_s3
3.505
4.566
uvga/uhvsync/n116_s30
4.987
6.048
uvga/uhvsync/inDisplayArea_Z_s0
6.469
7.095
uvga/n1121_s0
7.908
9.007
uvga/n804_s1
12.277
13.338
uvga/currentScanCharRow_4_s0
13.685
=====
SETUP
30.815
13.435
44.250
uuart0/txClockDividerReg_0_s3
2.627
3.085
uuart0/n450_s2
4.243
5.275
uuart0/n447_s2
5.291
6.093
uuart0/n445_s2
6.516
7.615
uuart0/txClockDividerReg_19_s4
8.439
9.471
uuart0/txClockDividerReg_19_s5
10.819
11.880
uuart0/txClockDividerReg_10_s1
13.435
=====
SETUP
30.815
13.435
44.250
uuart0/txClockDividerReg_0_s3
2.627
3.085
uuart0/n450_s2
4.243
5.275
uuart0/n447_s2
5.291
6.093
uuart0/n445_s2
6.516
7.615
uuart0/txClockDividerReg_19_s4
8.439
9.471
uuart0/txClockDividerReg_19_s5
10.819
11.880
uuart0/txClockDividerReg_11_s1
13.435
=====
SETUP
30.815
13.435
44.250
uuart0/txClockDividerReg_0_s3
2.627
3.085
uuart0/n450_s2
4.243
5.275
uuart0/n447_s2
5.291
6.093
uuart0/n445_s2
6.516
7.615
uuart0/txClockDividerReg_19_s4
8.439
9.471
uuart0/txClockDividerReg_19_s5
10.819
11.880
uuart0/txClockDividerReg_12_s1
13.435
=====
SETUP
30.815
13.435
44.250
uuart0/txClockDividerReg_0_s3
2.627
3.085
uuart0/n450_s2
4.243
5.275
uuart0/n447_s2
5.291
6.093
uuart0/n445_s2
6.516
7.615
uuart0/txClockDividerReg_19_s4
8.439
9.471
uuart0/txClockDividerReg_19_s5
10.819
11.880
uuart0/txClockDividerReg_13_s1
13.435
=====
SETUP
30.824
13.426
44.250
uuart0/txClockDividerReg_0_s3
2.627
3.085
uuart0/n450_s2
4.243
5.275
uuart0/n447_s2
5.291
6.093
uuart0/n445_s2
6.516
7.615
uuart0/txClockDividerReg_19_s4
8.439
9.471
uuart0/txClockDividerReg_19_s5
10.819
11.880
uuart0/txClockDividerReg_14_s1
13.426
=====
SETUP
30.824
13.426
44.250
uuart0/txClockDividerReg_0_s3
2.627
3.085
uuart0/n450_s2
4.243
5.275
uuart0/n447_s2
5.291
6.093
uuart0/n445_s2
6.516
7.615
uuart0/txClockDividerReg_19_s4
8.439
9.471
uuart0/txClockDividerReg_19_s5
10.819
11.880
uuart0/txClockDividerReg_15_s1
13.426
=====
SETUP
30.824
13.426
44.250
uuart0/txClockDividerReg_0_s3
2.627
3.085
uuart0/n450_s2
4.243
5.275
uuart0/n447_s2
5.291
6.093
uuart0/n445_s2
6.516
7.615
uuart0/txClockDividerReg_19_s4
8.439
9.471
uuart0/txClockDividerReg_19_s5
10.819
11.880
uuart0/txClockDividerReg_16_s1
13.426
=====
HOLD
0.708
3.275
2.567
uvga/uheartbeat/heartbeatCounter_0_s1
2.567
2.901
uvga/uheartbeat/n15_s3
2.903
3.275
uvga/uheartbeat/heartbeatCounter_0_s1
3.275
=====
HOLD
0.708
3.275
2.567
uvga/charHeightCounter_1_s1
2.567
2.901
uvga/nextCharHeightCounter_1_s2
2.903
3.275
uvga/charHeightCounter_1_s1
3.275
=====
HOLD
0.708
3.275
2.567
uvga/cursorInvisible_s1
2.567
2.901
uvga/n185_s2
2.903
3.275
uvga/cursorInvisible_s1
3.275
=====
HOLD
0.708
3.275
2.567
uuart0/rxClockDividerReg_3_s1
2.567
2.901
uuart0/n227_s2
2.903
3.275
uuart0/rxClockDividerReg_3_s1
3.275
=====
HOLD
0.708
3.275
2.567
uuart0/rxClockDividerReg_7_s1
2.567
2.901
uuart0/n223_s3
2.903
3.275
uuart0/rxClockDividerReg_7_s1
3.275
=====
HOLD
0.708
3.275
2.567
uuart0/rxClockDividerReg_11_s1
2.567
2.901
uuart0/n219_s2
2.903
3.275
uuart0/rxClockDividerReg_11_s1
3.275
=====
HOLD
0.708
3.275
2.567
uuart0/rxClockDividerReg_16_s1
2.567
2.901
uuart0/n214_s2
2.903
3.275
uuart0/rxClockDividerReg_16_s1
3.275
=====
HOLD
0.708
3.275
2.567
uuart0/txClockDividerReg_16_s1
2.567
2.901
uuart0/n438_s1
2.903
3.275
uuart0/txClockDividerReg_16_s1
3.275
=====
HOLD
0.708
3.275
2.567
uuart0/rxClockDividerReg_0_s1
2.567
2.901
uuart0/n164_s1
2.903
3.275
uuart0/rxClockDividerReg_0_s1
3.275
=====
HOLD
0.708
3.275
2.567
uarb/ArbFifo/cnt_3_s1
2.567
2.901
uarb/ArbFifo/cnt_c_3_s13
2.903
3.275
uarb/ArbFifo/cnt_3_s1
3.275
=====
HOLD
0.708
3.275
2.567
ukbd/ps2kbd/data_count_0_s1
2.567
2.901
ukbd/ps2kbd/n52_s2
2.903
3.275
ukbd/ps2kbd/data_count_0_s1
3.275
=====
HOLD
0.708
3.275
2.567
ukbd/ps2kbd/data_count_3_s1
2.567
2.901
ukbd/ps2kbd/n49_s1
2.903
3.275
ukbd/ps2kbd/data_count_3_s1
3.275
=====
HOLD
0.708
3.275
2.567
ukbd/kbdfifo/cnt_3_s1
2.567
2.901
ukbd/kbdfifo/cnt_c_3_s13
2.903
3.275
ukbd/kbdfifo/cnt_3_s1
3.275
=====
HOLD
0.709
3.276
2.567
uvga/uhvsync/counterY_0_s0
2.567
2.901
uvga/uhvsync/n68_s2
2.904
3.276
uvga/uhvsync/counterY_0_s0
3.276
=====
HOLD
0.709
3.276
2.567
uvga/ucharbufinit/initData_0_s1
2.567
2.901
uvga/ucharbufinit/n82_s3
2.904
3.276
uvga/ucharbufinit/initData_0_s1
3.276
=====
HOLD
0.709
3.276
2.567
uvga/ucharbufinit/initCursorCol_3_s0
2.567
2.901
uvga/ucharbufinit/n98_s2
2.904
3.276
uvga/ucharbufinit/initCursorCol_3_s0
3.276
=====
HOLD
0.709
3.276
2.567
uvga/ucharbufinit/initCursorCol_5_s0
2.567
2.901
uvga/ucharbufinit/n96_s2
2.904
3.276
uvga/ucharbufinit/initCursorCol_5_s0
3.276
=====
HOLD
0.709
3.276
2.567
uvga/currentScanCharRow_4_s0
2.567
2.901
uvga/nextCurrentScanCharRow_4_s0
2.904
3.276
uvga/currentScanCharRow_4_s0
3.276
=====
HOLD
0.709
3.276
2.567
uuart0/txClockDividerReg_0_s3
2.567
2.901
uuart0/n454_s4
2.904
3.276
uuart0/txClockDividerReg_0_s3
3.276
=====
HOLD
0.709
3.276
2.567
uuart0/rxClockDividerReg_13_s1
2.567
2.901
uuart0/n217_s2
2.904
3.276
uuart0/rxClockDividerReg_13_s1
3.276
=====
HOLD
0.709
3.276
2.567
uuart0/rxClockDividerReg_15_s1
2.567
2.901
uuart0/n215_s2
2.904
3.276
uuart0/rxClockDividerReg_15_s1
3.276
=====
HOLD
0.709
3.276
2.567
uuart0/txClockDividerReg_1_s1
2.567
2.901
uuart0/n453_s1
2.904
3.276
uuart0/txClockDividerReg_1_s1
3.276
=====
HOLD
0.709
3.276
2.567
uuart0/txClockDividerReg_8_s1
2.567
2.901
uuart0/n446_s3
2.904
3.276
uuart0/txClockDividerReg_8_s1
3.276
=====
HOLD
0.709
3.276
2.567
uuart0/rxBitCount_3_s0
2.567
2.901
uuart0/n177_s5
2.904
3.276
uuart0/rxBitCount_3_s0
3.276
=====
HOLD
0.709
3.276
2.567
uarb/ArbFifo/cnt_2_s1
2.567
2.901
uarb/ArbFifo/cnt_c_2_s13
2.904
3.276
uarb/ArbFifo/cnt_2_s1
3.276
