<map id="lib/Target/AMDGPU/AMDGPUMachineFunction.h" name="lib/Target/AMDGPU/AMDGPUMachineFunction.h">
<area shape="rect" id="node1" title=" " alt="" coords="837,5,1085,47"/>
<area shape="rect" id="node2" href="$AMDGPUISelLowering_8cpp.html" title="This is the parent TargetLowering class for hardware code gen targets." alt="" coords="931,184,1154,225"/>
<area shape="rect" id="node3" href="$AMDGPUMachineFunction_8cpp.html" title=" " alt="" coords="757,95,1005,136"/>
<area shape="rect" id="node4" href="$R600MachineFunctionInfo_8h.html" title=" " alt="" coords="459,95,680,136"/>
<area shape="rect" id="node9" href="$SIMachineFunctionInfo_8h.html" title=" " alt="" coords="4016,95,4219,136"/>
<area shape="rect" id="node5" href="$R600AsmPrinter_8cpp.html" title="The R600AsmPrinter is used to print both assembly string and also binary code." alt="" coords="470,184,669,225"/>
<area shape="rect" id="node6" href="$R600ControlFlowFinalizer_8cpp.html" title="This pass compute turns all control flow pseudo instructions into native one computing their address ..." alt="" coords="693,184,907,225"/>
<area shape="rect" id="node7" href="$R600ISelLowering_8cpp.html" title="Custom DAG lowering for R600." alt="" coords="5,184,200,225"/>
<area shape="rect" id="node8" href="$R600MachineFunctionInfo_8cpp.html" title=" " alt="" coords="224,184,445,225"/>
<area shape="rect" id="node10" href="$AMDGPUAsmPrinter_8cpp.html" title="The AMDGPUAsmPrinter is used to print both assembly string and also binary code." alt="" coords="5993,184,6218,225"/>
<area shape="rect" id="node11" href="$AMDGPUCallLowering_8cpp.html" title="This file implements the lowering of LLVM calls to machine code calls for GlobalISel." alt="" coords="6243,184,6464,225"/>
<area shape="rect" id="node12" href="$AMDGPUHSAMetadataStreamer_8cpp.html" title="AMDGPU HSA Metadata Streamer." alt="" coords="6489,184,6770,225"/>
<area shape="rect" id="node13" href="$AMDGPUInstructionSelector_8cpp.html" title="This file implements the targeting of the InstructionSelector class for AMDGPU." alt="" coords="6794,184,7054,225"/>
<area shape="rect" id="node14" href="$AMDGPUISelDAGToDAG_8cpp.html" title="Defines an instruction selector for the AMDGPU target." alt="" coords="7078,184,7301,225"/>
<area shape="rect" id="node15" href="$AMDGPULegalizerInfo_8cpp.html" title="This file implements the targeting of the Machinelegalizer class for AMDGPU." alt="" coords="1179,184,1429,225"/>
<area shape="rect" id="node16" href="$AMDGPUMIRFormatter_8cpp.html" title="Implementation of AMDGPU overrides of MIRFormatter." alt="" coords="1453,191,1757,218"/>
<area shape="rect" id="node17" href="$AMDGPURegisterBankInfo_8cpp.html" title="This file implements the targeting of the RegisterBankInfo class for AMDGPU." alt="" coords="1782,184,2029,225"/>
<area shape="rect" id="node18" href="$AMDGPUSubtarget_8cpp.html" title="Implements the AMDGPU specific subclass of TargetSubtarget." alt="" coords="2053,191,2331,218"/>
<area shape="rect" id="node19" href="$AMDGPUTargetMachine_8cpp.html" title="The AMDGPU target machine contains all of the hardware specific information needed to emit code for R..." alt="" coords="2356,184,2591,225"/>
<area shape="rect" id="node20" href="$GCNIterativeScheduler_8cpp.html" title="This file implements the class GCNIterativeScheduler." alt="" coords="2615,184,2833,225"/>
<area shape="rect" id="node21" href="$GCNNSAReassign_8cpp.html" title="Try to reassign registers on GFX10+ from non&#45;sequential to sequential in NSA image instructions." alt="" coords="2857,191,3135,218"/>
<area shape="rect" id="node22" href="$GCNRegBankReassign_8cpp.html" title="Try to reassign registers on GFX10+ to reduce register bank conflicts." alt="" coords="3160,184,3355,225"/>
<area shape="rect" id="node23" href="$GCNSchedStrategy_8cpp.html" title="This contains a MachineSchedStrategy implementation for maximizing wave occupancy on GCN hardware." alt="" coords="3379,184,3587,225"/>
<area shape="rect" id="node24" href="$SIFoldOperands_8cpp.html" title=" " alt="" coords="3611,184,3789,225"/>
<area shape="rect" id="node25" href="$SIFormMemoryClauses_8cpp.html" title="This pass creates bundles of SMEM and VMEM instructions forming memory clauses if XNACK is enabled." alt="" coords="3813,184,3997,225"/>
<area shape="rect" id="node26" href="$SIFrameLowering_8cpp.html" title=" " alt="" coords="4022,184,4213,225"/>
<area shape="rect" id="node27" href="$SIInsertWaitcnts_8cpp.html" title="Insert wait instructions for memory reads and writes." alt="" coords="4237,184,4425,225"/>
<area shape="rect" id="node28" href="$SIInstrInfo_8cpp.html" title="SI Implementation of TargetInstrInfo." alt="" coords="4449,184,4629,225"/>
<area shape="rect" id="node29" href="$SIISelLowering_8cpp.html" title="Custom DAG lowering for SI." alt="" coords="4653,184,4830,225"/>
<area shape="rect" id="node30" href="$SILowerSGPRSpills_8cpp.html" title=" " alt="" coords="4854,184,5042,225"/>
<area shape="rect" id="node31" href="$SIMachineFunctionInfo_8cpp.html" title=" " alt="" coords="5067,184,5269,225"/>
<area shape="rect" id="node32" href="$SIPreAllocateWWMRegs_8cpp.html" title="Pass to pre&#45;allocated WWM registers." alt="" coords="5293,184,5515,225"/>
<area shape="rect" id="node33" href="$SIPreEmitPeephole_8cpp.html" title="This pass performs the peephole optimizations before code emission." alt="" coords="5539,184,5741,225"/>
<area shape="rect" id="node34" href="$SIRegisterInfo_8cpp.html" title="SI implementation of the TargetRegisterInfo class." alt="" coords="5765,184,5968,225"/>
</map>
