==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2016.3
Copyright (C) 1986-2016 Xilinx, Inc. All Rights Reserved.

==============================================================

@I [SYN-201] Setting up clock 'default' with a period of 10ns.
@I [HLS-10] Setting target device to 'xc7z020clg484-1'
@I [HLS-10] Analyzing design file 'HLS_Predictor2/core.cpp' ... 
@I [HLS-10] Validating synthesis directives ...
@I [HLS-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 93.004 ; gain = 43.813
@I [HLS-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 93.035 ; gain = 43.844
@I [HLS-10] Starting code transformations ...
@I [HLS-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 94.605 ; gain = 45.414
@I [HLS-10] Checking synthesizability ...
@I [HLS-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 94.820 ; gain = 45.629
@I [XFORM-501] Unrolling loop 'Loop-1.1' (HLS_Predictor2/core.cpp:22) in function 'predictor2' completely.
@I [XFORM-501] Unrolling loop 'Loop-2.1' (HLS_Predictor2/core.cpp:37) in function 'predictor2' completely.
@I [XFORM-401] Performing if-conversion on hyperblock from (HLS_Predictor2/core.cpp:32:5) to (HLS_Predictor2/core.cpp:21:22) in function 'predictor2'... converting 2 basic blocks.
@I [XFORM-401] Performing if-conversion on hyperblock from (HLS_Predictor2/core.cpp:47:5) to (HLS_Predictor2/core.cpp:36:22) in function 'predictor2'... converting 2 basic blocks.
@I [HLS-111] Finished Pre-synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:11 . Memory (MB): peak = 119.805 ; gain = 70.613
@W [XFORM-542] Cannot flatten a loop nest 'Loop-1' (HLS_Predictor2/core.cpp:21:7) in function 'predictor2' : 
               more than one sub loop.
@W [XFORM-542] Cannot flatten a loop nest 'Loop-2' (HLS_Predictor2/core.cpp:36:7) in function 'predictor2' : 
               more than one sub loop.
@I [HLS-111] Finished Architecture Synthesis Time (s): cpu = 00:00:05 ; elapsed = 00:00:13 . Memory (MB): peak = 119.805 ; gain = 70.613
@I [HLS-10] Starting hardware synthesis ...
@I [HLS-10] Synthesizing 'predictor2' ...
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Implementing module 'predictor2' 
@I [HLS-10] ----------------------------------------------------------------
@I [SCHED-11] Starting scheduling ...
@I [SCHED-61] Pipelining loop 'Loop 1.1'.
@W [SCHED-69] Unable to schedule 'load' operation ('bram_load_1', HLS_Predictor2/core.cpp:27) on array 'bram' due to limited memory ports.
@I [SCHED-61] Pipelining result: Target II: 1, Final II: 2, Depth: 9.
@I [SCHED-61] Pipelining loop 'Loop 1.2'.
@W [SCHED-69] Unable to schedule 'load' operation ('bram_load_16', HLS_Predictor2/core.cpp:27) on array 'bram' due to limited memory ports.
@I [SCHED-61] Pipelining result: Target II: 1, Final II: 2, Depth: 9.
@I [SCHED-61] Pipelining loop 'Loop 1.3'.
@W [SCHED-69] Unable to schedule 'load' operation ('bram_load_20', HLS_Predictor2/core.cpp:27) on array 'bram' due to limited memory ports.
@I [SCHED-61] Pipelining result: Target II: 1, Final II: 2, Depth: 9.
@I [SCHED-61] Pipelining loop 'Loop 1.4'.
@W [SCHED-69] Unable to schedule 'load' operation ('bram_load_24', HLS_Predictor2/core.cpp:27) on array 'bram' due to limited memory ports.
@I [SCHED-61] Pipelining result: Target II: 1, Final II: 2, Depth: 9.
@I [SCHED-61] Pipelining loop 'Loop 1.5'.
@W [SCHED-69] Unable to schedule 'load' operation ('bram_load_25', HLS_Predictor2/core.cpp:27) on array 'bram' due to limited memory ports.
@I [SCHED-61] Pipelining result: Target II: 1, Final II: 2, Depth: 9.
@I [SCHED-61] Pipelining loop 'Loop 1.6'.
@W [SCHED-69] Unable to schedule 'load' operation ('bram_load_26', HLS_Predictor2/core.cpp:27) on array 'bram' due to limited memory ports.
@I [SCHED-61] Pipelining result: Target II: 1, Final II: 2, Depth: 9.
@I [SCHED-61] Pipelining loop 'Loop 1.7'.
@W [SCHED-69] Unable to schedule 'load' operation ('bram_load_27', HLS_Predictor2/core.cpp:27) on array 'bram' due to limited memory ports.
@I [SCHED-61] Pipelining result: Target II: 1, Final II: 2, Depth: 9.
@I [SCHED-61] Pipelining loop 'Loop 1.8'.
@W [SCHED-69] Unable to schedule 'load' operation ('bram_load_28', HLS_Predictor2/core.cpp:27) on array 'bram' due to limited memory ports.
@I [SCHED-61] Pipelining result: Target II: 1, Final II: 2, Depth: 9.
@I [SCHED-61] Pipelining loop 'Loop 1.9'.
@W [SCHED-69] Unable to schedule 'load' operation ('bram_load_29', HLS_Predictor2/core.cpp:27) on array 'bram' due to limited memory ports.
@I [SCHED-61] Pipelining result: Target II: 1, Final II: 2, Depth: 9.
@I [SCHED-61] Pipelining loop 'Loop 1.10'.
@W [SCHED-69] Unable to schedule 'load' operation ('bram_load_30', HLS_Predictor2/core.cpp:27) on array 'bram' due to limited memory ports.
@I [SCHED-61] Pipelining result: Target II: 1, Final II: 2, Depth: 9.
@I [SCHED-61] Pipelining loop 'Loop 1.11'.
@W [SCHED-69] Unable to schedule 'load' operation ('bram_load_31', HLS_Predictor2/core.cpp:27) on array 'bram' due to limited memory ports.
@I [SCHED-61] Pipelining result: Target II: 1, Final II: 2, Depth: 9.
@I [SCHED-61] Pipelining loop 'Loop 1.12'.
@W [SCHED-69] Unable to schedule 'load' operation ('bram_load_32', HLS_Predictor2/core.cpp:27) on array 'bram' due to limited memory ports.
@I [SCHED-61] Pipelining result: Target II: 1, Final II: 2, Depth: 9.
@I [SCHED-61] Pipelining loop 'Loop 1.13'.
@W [SCHED-69] Unable to schedule 'load' operation ('bram_load_33', HLS_Predictor2/core.cpp:27) on array 'bram' due to limited memory ports.
@I [SCHED-61] Pipelining result: Target II: 1, Final II: 2, Depth: 9.
@I [SCHED-61] Pipelining loop 'Loop 1.14'.
@W [SCHED-69] Unable to schedule 'load' operation ('bram_load_34', HLS_Predictor2/core.cpp:27) on array 'bram' due to limited memory ports.
@I [SCHED-61] Pipelining result: Target II: 1, Final II: 2, Depth: 9.
@I [SCHED-61] Pipelining loop 'Loop 1.15'.
@W [SCHED-69] Unable to schedule 'load' operation ('bram_load_35', HLS_Predictor2/core.cpp:27) on array 'bram' due to limited memory ports.
@I [SCHED-61] Pipelining result: Target II: 1, Final II: 2, Depth: 9.
@I [SCHED-61] Pipelining loop 'Loop 2.1'.
@W [SCHED-69] Unable to schedule 'load' operation ('bram_load_3', HLS_Predictor2/core.cpp:42) on array 'bram' due to limited memory ports.
@I [SCHED-61] Pipelining result: Target II: 1, Final II: 2, Depth: 9.
@I [SCHED-61] Pipelining loop 'Loop 2.2'.
@W [SCHED-69] Unable to schedule 'load' operation ('bram_load_18', HLS_Predictor2/core.cpp:42) on array 'bram' due to limited memory ports.
@I [SCHED-61] Pipelining result: Target II: 1, Final II: 2, Depth: 9.
@I [SCHED-61] Pipelining loop 'Loop 2.3'.
@W [SCHED-69] Unable to schedule 'load' operation ('bram_load_22', HLS_Predictor2/core.cpp:42) on array 'bram' due to limited memory ports.
@I [SCHED-61] Pipelining result: Target II: 1, Final II: 2, Depth: 9.
@I [SCHED-11] Finished scheduling.
@I [HLS-111]  Elapsed time: 16.098 seconds; current allocated memory: 85.687 MB.
@I [BIND-100] Starting micro-architecture generation ...
@I [BIND-101] Performing variable lifetime analysis.
@I [BIND-101] Exploring resource sharing.
@I [BIND-101] Binding ...
@I [BIND-100] Finished micro-architecture generation.
@I [HLS-111]  Elapsed time: 0.955 seconds; current allocated memory: 85.425 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Generating RTL for module 'predictor2' 
@I [HLS-10] ----------------------------------------------------------------
@I [RTGEN-500] Setting interface mode on port 'predictor2/bram' to 'bram'.
@I [RTGEN-500] Setting interface mode on function 'predictor2' to 's_axilite & ap_ctrl_hs'.
@I [SYN-210] Renamed object name 'predictor2_sigmoid_lut' to 'predictor2_sigmoibkb' due to the length limit 20
@I [RTGEN-100] Bundling port 'return' to AXI-Lite port BUS_CTRL.
@I [SYN-210] Renamed object name 'predictor2_mul_32s_32s_32_6' to 'predictor2_mul_32cud' due to the length limit 20
@I [RTGEN-100] Generating core module 'predictor2_mul_32cud': 1 instance(s).
@I [RTGEN-100] Finished creating RTL model for 'predictor2'.
@I [HLS-111]  Elapsed time: 1.211 seconds; current allocated memory: 89.450 MB.
@I [RTMG-282] Generating pipelined core: 'predictor2_mul_32cud_MulnS_0'
@I [RTMG-279] Implementing memory 'predictor2_sigmoibkb_rom' using auto ROMs.
@I [HLS-111] Finished generating all RTL models Time (s): cpu = 00:00:10 ; elapsed = 00:00:22 . Memory (MB): peak = 138.652 ; gain = 89.461
@I [SYSC-301] Generating SystemC RTL for predictor2.
@I [VHDL-304] Generating VHDL RTL for predictor2.
@I [VLOG-307] Generating Verilog RTL for predictor2.
@I [HLS-112] Total elapsed time: 22.566 seconds; peak allocated memory: 89.450 MB.
