# //  ModelSim SE 10.4c Jul 19 2015 Linux 3.10.0-229.14.1.el7.x86_64
# //
# //  Copyright 1991-2015 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //  THIS DOCUMENT CONTAINS TRADE SECRETS AND COMMERCIAL OR FINANCIAL
# //  INFORMATION THAT ARE PRIVILEGED, CONFIDENTIAL, AND EXEMPT FROM
# //  DISCLOSURE UNDER THE FREEDOM OF INFORMATION ACT, 5 U.S.C. SECTION 552.
# //  FURTHERMORE, THIS INFORMATION IS PROHIBITED FROM DISCLOSURE UNDER
# //  THE TRADE SECRETS ACT, 18 U.S.C. SECTION 1905.
# //
# vsim testbench 
# Start time: 01:32:37 on Oct 16,2015
# ** Note: (vsim-8009) Loading existing optimized design _opt1
# Loading sv_std.std
# Loading work.testbench(fast)
# Loading work.mvm4_part3(fast)
# Loading work.data_path(fast)
# Loading work.element_layer(fast)
# Loading work.mult_layer(fast)
# Loading work.recursive_add_layer(fast__1)
# Loading work.add_layer(fast)
# Loading work.recursive_add_layer(fast)
# Loading work.control(fast)
add wave -position insertpoint  \
sim:/testbench/clk \
sim:/testbench/reset \
sim:/testbench/start
add wave -position insertpoint  \
sim:/testbench/data_in
add wave -position insertpoint  \
sim:/testbench/done
add wave -position insertpoint  \
sim:/testbench/data_out
run -all
# All        1000 tests passed.
# ** Note: $finish    : test.sv(131)
#    Time: 200096 ns  Iteration: 0  Instance: /testbench
# 1
# Break in Module testbench at test.sv line 131
# End time: 01:35:59 on Oct 16,2015, Elapsed time: 0:03:22
# Errors: 0, Warnings: 0
