Release 14.7 - xst P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> 
Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.04 secs
 
--> 
Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.04 secs
 
--> 
Reading design: controlUnit.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "controlUnit.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "controlUnit"
Output Format                      : NGC
Target Device                      : xc7a100t-3-csg324

---- Source Options
Top Module Name                    : controlUnit
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 32
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Parsing VHDL file "/home/eduardo/Downloads/Neander/controlUnit.vhd" into library work
Parsing entity <controlUnit>.
Parsing architecture <Behavioral> of entity <controlunit>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <controlUnit> (architecture <Behavioral>) from library <work>.
WARNING:HDLCompiler:92 - "/home/eduardo/Downloads/Neander/controlUnit.vhd" Line 93: inop should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "/home/eduardo/Downloads/Neander/controlUnit.vhd" Line 95: inot should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "/home/eduardo/Downloads/Neander/controlUnit.vhd" Line 97: ijn should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "/home/eduardo/Downloads/Neander/controlUnit.vhd" Line 99: iula should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "/home/eduardo/Downloads/Neander/controlUnit.vhd" Line 101: ihlt should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "/home/eduardo/Downloads/Neander/controlUnit.vhd" Line 111: ijmp should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "/home/eduardo/Downloads/Neander/controlUnit.vhd" Line 113: iula should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "/home/eduardo/Downloads/Neander/controlUnit.vhd" Line 125: ista should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "/home/eduardo/Downloads/Neander/controlUnit.vhd" Line 127: ilda should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "/home/eduardo/Downloads/Neander/controlUnit.vhd" Line 183: ilda should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "/home/eduardo/Downloads/Neander/controlUnit.vhd" Line 185: ior should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "/home/eduardo/Downloads/Neander/controlUnit.vhd" Line 187: iand should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "/home/eduardo/Downloads/Neander/controlUnit.vhd" Line 189: iadd should be on the sensitivity list of the process

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <controlUnit>.
    Related source file is "/home/eduardo/Downloads/Neander/controlUnit.vhd".
WARNING:Xst:647 - Input <iHLT> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 4-bit register for signal <estado>.
    Found finite state machine <FSM_0> for signal <estado>.
    -----------------------------------------------------------------------
    | States             | 14                                             |
    | Transitions        | 22                                             |
    | Inputs             | 8                                              |
    | Outputs            | 11                                             |
    | Clock              | clk (rising_edge)                              |
    | Reset              | reset_n (positive)                             |
    | Reset type         | asynchronous                                   |
    | Reset State        | s0                                             |
    | Power Up State     | s0                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
WARNING:Xst:737 - Found 1-bit latch for signal <sel_REM>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <cg_REM>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <inc_PC>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <cg_RDM>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <cg_RI>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <sel_ULA<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <sel_ULA<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <sel_ULA<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <cg_AC>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <oRead>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <cg_PC>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <oWrite>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Summary:
	inferred  12 Latch(s).
	inferred   6 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <controlUnit> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Latches                                              : 12
 1-bit latch                                           : 12
# Multiplexers                                         : 6
 1-bit 2-to-1 multiplexer                              : 6
# FSMs                                                 : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

WARNING:Xst:1710 - FF/Latch <cg_REM> (without init value) has a constant value of 1 in block <controlUnit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cg_RDM> (without init value) has a constant value of 1 in block <controlUnit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cg_RI> (without init value) has a constant value of 1 in block <controlUnit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cg_AC> (without init value) has a constant value of 1 in block <controlUnit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <oRead> (without init value) has a constant value of 1 in block <controlUnit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cg_PC> (without init value) has a constant value of 1 in block <controlUnit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <oWrite> (without init value) has a constant value of 1 in block <controlUnit>. This FF/Latch will be trimmed during the optimization process.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Multiplexers                                         : 6
 1-bit 2-to-1 multiplexer                              : 6
# FSMs                                                 : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1710 - FF/Latch <cg_REM> (without init value) has a constant value of 1 in block <controlUnit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cg_RDM> (without init value) has a constant value of 1 in block <controlUnit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cg_RI> (without init value) has a constant value of 1 in block <controlUnit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cg_AC> (without init value) has a constant value of 1 in block <controlUnit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <oRead> (without init value) has a constant value of 1 in block <controlUnit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cg_PC> (without init value) has a constant value of 1 in block <controlUnit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <oWrite> (without init value) has a constant value of 1 in block <controlUnit>. This FF/Latch will be trimmed during the optimization process.
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_0> on signal <estado[1:14]> with one-hot encoding.
-------------------------
 State | Encoding
-------------------------
 s0    | 00000000000001
 s1    | 00000000000010
 s2    | 00000000000100
 s3    | 00000001000000
 s4    | 00000000100000
 s5    | 00000000010000
 s6    | 00000100000000
 s7    | 00001000000000
 s8    | 00000010000000
 s9    | 00010000000000
 s10   | 10000000000000
 s11   | 01000000000000
 s12   | 00100000000000
 s13   | 00000000001000
-------------------------

Optimizing unit <controlUnit> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block controlUnit, actual ratio is 0.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 14
 Flip-Flops                                            : 14

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : controlUnit.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 26
#      LUT2                        : 5
#      LUT3                        : 7
#      LUT4                        : 4
#      LUT5                        : 2
#      LUT6                        : 7
#      VCC                         : 1
# FlipFlops/Latches                : 19
#      FDC                         : 13
#      FDP                         : 1
#      LD                          : 5
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 25
#      IBUF                        : 12
#      OBUF                        : 13

Device utilization summary:
---------------------------

Selected Device : 7a100tcsg324-3 


Slice Logic Utilization: 
 Number of Slice Registers:              14  out of  126800     0%  
 Number of Slice LUTs:                   25  out of  63400     0%  
    Number used as Logic:                25  out of  63400     0%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:     28
   Number with an unused Flip Flop:      14  out of     28    50%  
   Number with an unused LUT:             3  out of     28    10%  
   Number of fully used LUT-FF pairs:    11  out of     28    39%  
   Number of unique control sets:         4

IO Utilization: 
 Number of IOs:                          28
 Number of bonded IOBs:                  26  out of    210    12%  
    IOB Flip Flops/Latches:               5

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                1  out of     32     3%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
------------------------------------------------+------------------------+-------+
Clock Signal                                    | Clock buffer(FF name)  | Load  |
------------------------------------------------+------------------------+-------+
estado[3]_GND_5_o_Mux_27_o(estado__n0109<1>1:O) | NONE(*)(sel_REM)       | 1     |
estado[3]_PWR_6_o_Mux_29_o(estado__n0109<3>1:O) | NONE(*)(inc_PC)        | 1     |
estado[3]_GND_12_o_Mux_41_o(estado__n0109<6>1:O)| NONE(*)(sel_ULA_2)     | 3     |
clk                                             | BUFGP                  | 14    |
------------------------------------------------+------------------------+-------+
(*) These 3 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 1.247ns (Maximum Frequency: 801.667MHz)
   Minimum input arrival time before clock: 1.915ns
   Maximum output required time after clock: 0.751ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 1.247ns (frequency: 801.667MHz)
  Total number of paths / destination ports: 22 / 14
-------------------------------------------------------------------------
Delay:               1.247ns (Levels of Logic = 2)
  Source:            estado_FSM_FFd3 (FF)
  Destination:       estado_FSM_FFd14 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: estado_FSM_FFd3 to estado_FSM_FFd14
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              3   0.361   0.389  estado_FSM_FFd3 (estado_FSM_FFd3)
     LUT2:I0->O            1   0.097   0.295  estado_FSM_FFd14-In_SW0 (N0)
     LUT6:I5->O            1   0.097   0.000  estado_FSM_FFd14-In (estado_FSM_FFd14-In)
     FDP:D                     0.008          estado_FSM_FFd14
    ----------------------------------------
    Total                      1.247ns (0.563ns logic, 0.684ns route)
                                       (45.1% logic, 54.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'estado[3]_GND_12_o_Mux_41_o'
  Total number of paths / destination ports: 6 / 3
-------------------------------------------------------------------------
Offset:              0.613ns (Levels of Logic = 2)
  Source:            iOR (PAD)
  Destination:       sel_ULA_0 (LATCH)
  Destination Clock: estado[3]_GND_12_o_Mux_41_o falling

  Data Path: iOR to sel_ULA_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             2   0.001   0.515  iOR_IBUF (iOR_IBUF)
     LUT4:I1->O            1   0.097   0.000  Mmux_estado[3]_sel_ULA[0]_Mux_38_o<0>1 (estado[3]_sel_ULA[0]_Mux_38_o)
     LD:D                     -0.028          sel_ULA_0
    ----------------------------------------
    Total                      0.613ns (0.098ns logic, 0.515ns route)
                                       (16.0% logic, 84.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 63 / 24
-------------------------------------------------------------------------
Offset:              1.915ns (Levels of Logic = 4)
  Source:            iLDA (PAD)
  Destination:       estado_FSM_FFd11 (FF)
  Destination Clock: clk rising

  Data Path: iLDA to estado_FSM_FFd11
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             8   0.001   0.543  iLDA_IBUF (iLDA_IBUF)
     LUT3:I0->O            2   0.097   0.515  estado_FSM_FFd11-In1 (estado_FSM_FFd11-In2)
     LUT5:I2->O            1   0.097   0.556  estado_FSM_FFd11-In3_SW1 (N7)
     LUT6:I2->O            1   0.097   0.000  estado_FSM_FFd11-In3 (estado_FSM_FFd11-In)
     FDC:D                     0.008          estado_FSM_FFd11
    ----------------------------------------
    Total                      1.915ns (0.300ns logic, 1.615ns route)
                                       (15.7% logic, 84.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'estado[3]_GND_12_o_Mux_41_o'
  Total number of paths / destination ports: 3 / 3
-------------------------------------------------------------------------
Offset:              0.751ns (Levels of Logic = 1)
  Source:            sel_ULA_2 (LATCH)
  Destination:       sel_ULA<2> (PAD)
  Source Clock:      estado[3]_GND_12_o_Mux_41_o falling

  Data Path: sel_ULA_2 to sel_ULA<2>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               1   0.472   0.279  sel_ULA_2 (sel_ULA_2)
     OBUF:I->O                 0.000          sel_ULA_2_OBUF (sel_ULA<2>)
    ----------------------------------------
    Total                      0.751ns (0.472ns logic, 0.279ns route)
                                       (62.8% logic, 37.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'estado[3]_PWR_6_o_Mux_29_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              0.751ns (Levels of Logic = 1)
  Source:            inc_PC (LATCH)
  Destination:       inc_PC (PAD)
  Source Clock:      estado[3]_PWR_6_o_Mux_29_o falling

  Data Path: inc_PC to inc_PC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               1   0.472   0.279  inc_PC (inc_PC_OBUF)
     OBUF:I->O                 0.000          inc_PC_OBUF (inc_PC)
    ----------------------------------------
    Total                      0.751ns (0.472ns logic, 0.279ns route)
                                       (62.8% logic, 37.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'estado[3]_GND_5_o_Mux_27_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              0.751ns (Levels of Logic = 1)
  Source:            sel_REM (LATCH)
  Destination:       sel_REM (PAD)
  Source Clock:      estado[3]_GND_5_o_Mux_27_o falling

  Data Path: sel_REM to sel_REM
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               1   0.472   0.279  sel_REM (sel_REM_OBUF)
     OBUF:I->O                 0.000          sel_REM_OBUF (sel_REM)
    ----------------------------------------
    Total                      0.751ns (0.472ns logic, 0.279ns route)
                                       (62.8% logic, 37.2% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    1.247|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock estado[3]_GND_12_o_Mux_41_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    1.819|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock estado[3]_GND_5_o_Mux_27_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    0.663|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock estado[3]_PWR_6_o_Mux_29_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    0.979|         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 8.00 secs
Total CPU time to Xst completion: 7.81 secs
 
--> 


Total memory usage is 512772 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   40 (   0 filtered)
Number of infos    :    1 (   0 filtered)

