net_64_33_9_10_16_8
i j k1,1,1
i j k1,1,3
i j k1,1,5
i j k1,2,3
i j k1,2,5
i j k1,3,3
i j k1,4,3
i j k2,2,3
i j k2,3,3
P1, P2, P3: 2,3,3
Model Technology ModelSim DE vlog 2019.3 Compiler 2019.07 Jul 24 2019
Start time: 03:19:14 on Dec 03,2021
vlog net_64_33_9_10_16_8.sv tb_net_64_33_9_10_16_8.sv 
-- Compiling module layer1_64_33_16_2
-- Compiling module layer1_64_33_16_2_f_rom
-- Compiling module layer2_32_9_16_3
-- Compiling module layer2_32_9_16_3_f_rom
-- Compiling module layer3_24_10_16_3
-- Compiling module layer3_24_10_16_3_f_rom
-- Compiling module memory
-- Compiling module control
-- Compiling module mac
-- Compiling module net_64_33_9_10_16_8
-- Compiling module tb_net_64_33_9_10_16_8
** Warning: tb_net_64_33_9_10_16_8.sv(26): (vlog-2254) SystemVerilog testbench feature
(randomization or coverage) detected in the design.
These features are only supported in Questasim.

Top level modules:
	tb_net_64_33_9_10_16_8
End time: 03:19:14 on Dec 03,2021, Elapsed time: 0:00:00
Errors: 0, Warnings: 1
Reading pref.tcl

# 2019.3

# vsim -c tb_net_64_33_9_10_16_8 -do "run -all; quit" 
# Start time: 03:19:14 on Dec 03,2021
# //  ModelSim DE 2019.3 Jul 24 2019 Linux 3.10.0-1160.36.2.el7.x86_64
# //
# //  Copyright 1991-2019 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim DE and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading sv_std.std
# Loading work.tb_net_64_33_9_10_16_8
# Loading work.net_64_33_9_10_16_8
# Loading work.layer1_64_33_16_2
# Loading work.control
# Loading work.layer1_64_33_16_2_f_rom
# Loading work.layer2_32_9_16_3
# Loading work.layer2_32_9_16_3_f_rom
# Loading work.layer3_24_10_16_3
# Loading work.layer3_24_10_16_3_f_rom
# Loading work.memory
# Loading work.mac
# run -all
#               110315 Simulated         225 outputs. Found           0 errors.
# ** Note: $finish    : tb_net_64_33_9_10_16_8.sv(90)
#    Time: 110315 ns  Iteration: 2  Instance: /tb_net_64_33_9_10_16_8
# End time: 03:19:15 on Dec 03,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
i j k1,1,1
i j k1,1,3
i j k1,1,5
i j k1,2,3
i j k1,2,5
i j k1,3,3
i j k1,4,3
i j k2,2,3
i j k2,3,3
P1, P2, P3: 2,3,3
Model Technology ModelSim DE vlog 2019.3 Compiler 2019.07 Jul 24 2019
Start time: 03:22:12 on Dec 03,2021
vlog net_64_33_9_10_16_8.sv tb_net_64_33_9_10_16_8.sv 
-- Compiling module layer1_64_33_16_2
-- Compiling module layer1_64_33_16_2_f_rom
-- Compiling module layer2_32_9_16_3
-- Compiling module layer2_32_9_16_3_f_rom
-- Compiling module layer3_24_10_16_3
-- Compiling module layer3_24_10_16_3_f_rom
-- Compiling module memory
-- Compiling module control
-- Compiling module mac
-- Compiling module net_64_33_9_10_16_8
-- Compiling module tb_net_64_33_9_10_16_8
** Warning: tb_net_64_33_9_10_16_8.sv(26): (vlog-2254) SystemVerilog testbench feature
(randomization or coverage) detected in the design.
These features are only supported in Questasim.

Top level modules:
	tb_net_64_33_9_10_16_8
End time: 03:22:12 on Dec 03,2021, Elapsed time: 0:00:00
Errors: 0, Warnings: 1
Reading pref.tcl

# 2019.3

# vsim -c tb_net_64_33_9_10_16_8 -do "run -all; quit" 
# Start time: 03:22:13 on Dec 03,2021
# //  ModelSim DE 2019.3 Jul 24 2019 Linux 3.10.0-1160.36.2.el7.x86_64
# //
# //  Copyright 1991-2019 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim DE and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading sv_std.std
# Loading work.tb_net_64_33_9_10_16_8
# Loading work.net_64_33_9_10_16_8
# Loading work.layer1_64_33_16_2
# Loading work.control
# Loading work.layer1_64_33_16_2_f_rom
# Loading work.layer2_32_9_16_3
# Loading work.layer2_32_9_16_3_f_rom
# Loading work.layer3_24_10_16_3
# Loading work.layer3_24_10_16_3_f_rom
# Loading work.memory
# Loading work.mac
# run -all
#               110315 Simulated         225 outputs. Found           0 errors.
# ** Note: $finish    : tb_net_64_33_9_10_16_8.sv(90)
#    Time: 110315 ns  Iteration: 2  Instance: /tb_net_64_33_9_10_16_8
# End time: 03:22:13 on Dec 03,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
i j k1,1,1
i j k1,1,3
i j k1,1,5
i j k1,2,3
i j k1,2,5
i j k1,3,3
i j k1,4,3
i j k2,2,3
i j k2,3,3
P1, P2, P3: 2,3,3
Model Technology ModelSim DE vlog 2019.3 Compiler 2019.07 Jul 24 2019
Start time: 03:25:18 on Dec 03,2021
vlog net_64_33_9_10_16_8.sv tb_net_64_33_9_10_16_8.sv 
-- Compiling module layer1_64_33_16_2
-- Compiling module layer1_64_33_16_2_f_rom
-- Compiling module layer2_32_9_16_3
-- Compiling module layer2_32_9_16_3_f_rom
-- Compiling module layer3_24_10_16_3
-- Compiling module layer3_24_10_16_3_f_rom
-- Compiling module memory
-- Compiling module control
-- Compiling module mac
-- Compiling module net_64_33_9_10_16_8
-- Compiling module tb_net_64_33_9_10_16_8
** Warning: tb_net_64_33_9_10_16_8.sv(26): (vlog-2254) SystemVerilog testbench feature
(randomization or coverage) detected in the design.
These features are only supported in Questasim.

Top level modules:
	tb_net_64_33_9_10_16_8
End time: 03:25:18 on Dec 03,2021, Elapsed time: 0:00:00
Errors: 0, Warnings: 1
Reading pref.tcl

# 2019.3

# vsim -c tb_net_64_33_9_10_16_8 -do "run -all; quit" 
# Start time: 03:25:19 on Dec 03,2021
# //  ModelSim DE 2019.3 Jul 24 2019 Linux 3.10.0-1160.36.2.el7.x86_64
# //
# //  Copyright 1991-2019 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim DE and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading sv_std.std
# Loading work.tb_net_64_33_9_10_16_8
# Loading work.net_64_33_9_10_16_8
# Loading work.layer1_64_33_16_2
# Loading work.control
# Loading work.layer1_64_33_16_2_f_rom
# Loading work.layer2_32_9_16_3
# Loading work.layer2_32_9_16_3_f_rom
# Loading work.layer3_24_10_16_3
# Loading work.layer3_24_10_16_3_f_rom
# Loading work.memory
# Loading work.mac
# run -all
#               110315 Simulated         225 outputs. Found           0 errors.
# ** Note: $finish    : tb_net_64_33_9_10_16_8.sv(90)
#    Time: 110315 ns  Iteration: 2  Instance: /tb_net_64_33_9_10_16_8
# End time: 03:25:19 on Dec 03,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
i j k1,1,1
i j k1,1,3
i j k1,1,5
i j k1,2,3
i j k1,2,5
i j k1,3,3
i j k1,4,3
i j k2,2,3
i j k2,3,3
P1, P2, P3: 2,3,3
Model Technology ModelSim DE vlog 2019.3 Compiler 2019.07 Jul 24 2019
Start time: 03:28:28 on Dec 03,2021
vlog net_64_33_9_10_16_8.sv tb_net_64_33_9_10_16_8.sv 
-- Compiling module layer1_64_33_16_2
-- Compiling module layer1_64_33_16_2_f_rom
-- Compiling module layer2_32_9_16_3
-- Compiling module layer2_32_9_16_3_f_rom
-- Compiling module layer3_24_10_16_3
-- Compiling module layer3_24_10_16_3_f_rom
-- Compiling module memory
-- Compiling module control
-- Compiling module mac
-- Compiling module net_64_33_9_10_16_8
-- Compiling module tb_net_64_33_9_10_16_8
** Warning: tb_net_64_33_9_10_16_8.sv(26): (vlog-2254) SystemVerilog testbench feature
(randomization or coverage) detected in the design.
These features are only supported in Questasim.

Top level modules:
	tb_net_64_33_9_10_16_8
End time: 03:28:28 on Dec 03,2021, Elapsed time: 0:00:00
Errors: 0, Warnings: 1
Reading pref.tcl

# 2019.3

# vsim -c tb_net_64_33_9_10_16_8 -do "run -all; quit" 
# Start time: 03:28:29 on Dec 03,2021
# //  ModelSim DE 2019.3 Jul 24 2019 Linux 3.10.0-1160.36.2.el7.x86_64
# //
# //  Copyright 1991-2019 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim DE and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading sv_std.std
# Loading work.tb_net_64_33_9_10_16_8
# Loading work.net_64_33_9_10_16_8
# Loading work.layer1_64_33_16_2
# Loading work.control
# Loading work.layer1_64_33_16_2_f_rom
# Loading work.layer2_32_9_16_3
# Loading work.layer2_32_9_16_3_f_rom
# Loading work.layer3_24_10_16_3
# Loading work.layer3_24_10_16_3_f_rom
# Loading work.memory
# Loading work.mac
# run -all
#               110315 Simulated         225 outputs. Found           0 errors.
# ** Note: $finish    : tb_net_64_33_9_10_16_8.sv(90)
#    Time: 110315 ns  Iteration: 2  Instance: /tb_net_64_33_9_10_16_8
# End time: 03:28:29 on Dec 03,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
i j k1,1,1
i j k1,1,3
i j k1,1,5
i j k1,2,3
i j k1,2,5
i j k1,3,3
i j k1,4,3
i j k2,2,3
i j k2,3,3
P1, P2, P3: 2,3,3
Model Technology ModelSim DE vlog 2019.3 Compiler 2019.07 Jul 24 2019
Start time: 03:31:46 on Dec 03,2021
vlog net_64_33_9_10_16_8.sv tb_net_64_33_9_10_16_8.sv 
-- Compiling module layer1_64_33_16_2
-- Compiling module layer1_64_33_16_2_f_rom
-- Compiling module layer2_32_9_16_3
-- Compiling module layer2_32_9_16_3_f_rom
-- Compiling module layer3_24_10_16_3
-- Compiling module layer3_24_10_16_3_f_rom
-- Compiling module memory
-- Compiling module control
-- Compiling module mac
-- Compiling module net_64_33_9_10_16_8
-- Compiling module tb_net_64_33_9_10_16_8
** Warning: tb_net_64_33_9_10_16_8.sv(26): (vlog-2254) SystemVerilog testbench feature
(randomization or coverage) detected in the design.
These features are only supported in Questasim.

Top level modules:
	tb_net_64_33_9_10_16_8
End time: 03:31:46 on Dec 03,2021, Elapsed time: 0:00:00
Errors: 0, Warnings: 1
Reading pref.tcl

# 2019.3

# vsim -c tb_net_64_33_9_10_16_8 -do "run -all; quit" 
# Start time: 03:31:46 on Dec 03,2021
# //  ModelSim DE 2019.3 Jul 24 2019 Linux 3.10.0-1160.36.2.el7.x86_64
# //
# //  Copyright 1991-2019 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim DE and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading sv_std.std
# Loading work.tb_net_64_33_9_10_16_8
# Loading work.net_64_33_9_10_16_8
# Loading work.layer1_64_33_16_2
# Loading work.control
# Loading work.layer1_64_33_16_2_f_rom
# Loading work.layer2_32_9_16_3
# Loading work.layer2_32_9_16_3_f_rom
# Loading work.layer3_24_10_16_3
# Loading work.layer3_24_10_16_3_f_rom
# Loading work.memory
# Loading work.mac
# run -all
#               110315 Simulated         225 outputs. Found           0 errors.
# ** Note: $finish    : tb_net_64_33_9_10_16_8.sv(90)
#    Time: 110315 ns  Iteration: 2  Instance: /tb_net_64_33_9_10_16_8
# End time: 03:31:47 on Dec 03,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
i j k1,1,1
i j k1,1,3
i j k1,1,5
i j k1,2,3
i j k1,2,5
i j k1,3,3
i j k1,4,3
i j k2,2,3
i j k2,3,3
P1, P2, P3: 2,3,3
Model Technology ModelSim DE vlog 2019.3 Compiler 2019.07 Jul 24 2019
Start time: 03:34:43 on Dec 03,2021
vlog net_64_33_9_10_16_8.sv tb_net_64_33_9_10_16_8.sv 
-- Compiling module layer1_64_33_16_2
-- Compiling module layer1_64_33_16_2_f_rom
-- Compiling module layer2_32_9_16_3
-- Compiling module layer2_32_9_16_3_f_rom
-- Compiling module layer3_24_10_16_3
-- Compiling module layer3_24_10_16_3_f_rom
-- Compiling module memory
-- Compiling module control
-- Compiling module mac
-- Compiling module net_64_33_9_10_16_8
-- Compiling module tb_net_64_33_9_10_16_8
** Warning: tb_net_64_33_9_10_16_8.sv(26): (vlog-2254) SystemVerilog testbench feature
(randomization or coverage) detected in the design.
These features are only supported in Questasim.

Top level modules:
	tb_net_64_33_9_10_16_8
End time: 03:34:43 on Dec 03,2021, Elapsed time: 0:00:00
Errors: 0, Warnings: 1
Reading pref.tcl

# 2019.3

# vsim -c tb_net_64_33_9_10_16_8 -do "run -all; quit" 
# Start time: 03:34:44 on Dec 03,2021
# //  ModelSim DE 2019.3 Jul 24 2019 Linux 3.10.0-1160.36.2.el7.x86_64
# //
# //  Copyright 1991-2019 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim DE and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading sv_std.std
# Loading work.tb_net_64_33_9_10_16_8
# Loading work.net_64_33_9_10_16_8
# Loading work.layer1_64_33_16_2
# Loading work.control
# Loading work.layer1_64_33_16_2_f_rom
# Loading work.layer2_32_9_16_3
# Loading work.layer2_32_9_16_3_f_rom
# Loading work.layer3_24_10_16_3
# Loading work.layer3_24_10_16_3_f_rom
# Loading work.memory
# Loading work.mac
# run -all
#               110315 Simulated         225 outputs. Found           0 errors.
# ** Note: $finish    : tb_net_64_33_9_10_16_8.sv(90)
#    Time: 110315 ns  Iteration: 2  Instance: /tb_net_64_33_9_10_16_8
# End time: 03:34:44 on Dec 03,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
i j k1,1,1
i j k1,1,3
i j k1,1,5
i j k1,2,3
i j k1,2,5
i j k1,3,3
i j k1,4,3
i j k2,2,3
i j k2,3,3
P1, P2, P3: 2,3,3
Model Technology ModelSim DE vlog 2019.3 Compiler 2019.07 Jul 24 2019
Start time: 03:37:50 on Dec 03,2021
vlog net_64_33_9_10_16_8.sv tb_net_64_33_9_10_16_8.sv 
-- Compiling module layer1_64_33_16_2
-- Compiling module layer1_64_33_16_2_f_rom
-- Compiling module layer2_32_9_16_3
-- Compiling module layer2_32_9_16_3_f_rom
-- Compiling module layer3_24_10_16_3
-- Compiling module layer3_24_10_16_3_f_rom
-- Compiling module memory
-- Compiling module control
-- Compiling module mac
-- Compiling module net_64_33_9_10_16_8
-- Compiling module tb_net_64_33_9_10_16_8
** Warning: tb_net_64_33_9_10_16_8.sv(26): (vlog-2254) SystemVerilog testbench feature
(randomization or coverage) detected in the design.
These features are only supported in Questasim.

Top level modules:
	tb_net_64_33_9_10_16_8
End time: 03:37:50 on Dec 03,2021, Elapsed time: 0:00:00
Errors: 0, Warnings: 1
Reading pref.tcl

# 2019.3

# vsim -c tb_net_64_33_9_10_16_8 -do "run -all; quit" 
# Start time: 03:37:51 on Dec 03,2021
# //  ModelSim DE 2019.3 Jul 24 2019 Linux 3.10.0-1160.36.2.el7.x86_64
# //
# //  Copyright 1991-2019 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim DE and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading sv_std.std
# Loading work.tb_net_64_33_9_10_16_8
# Loading work.net_64_33_9_10_16_8
# Loading work.layer1_64_33_16_2
# Loading work.control
# Loading work.layer1_64_33_16_2_f_rom
# Loading work.layer2_32_9_16_3
# Loading work.layer2_32_9_16_3_f_rom
# Loading work.layer3_24_10_16_3
# Loading work.layer3_24_10_16_3_f_rom
# Loading work.memory
# Loading work.mac
# run -all
#               110315 Simulated         225 outputs. Found           0 errors.
# ** Note: $finish    : tb_net_64_33_9_10_16_8.sv(90)
#    Time: 110315 ns  Iteration: 2  Instance: /tb_net_64_33_9_10_16_8
# End time: 03:37:51 on Dec 03,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
i j k1,1,1
i j k1,1,3
i j k1,1,5
i j k1,2,3
i j k1,2,5
i j k1,3,3
i j k1,4,3
i j k2,2,3
i j k2,3,3
P1, P2, P3: 2,3,3
Model Technology ModelSim DE vlog 2019.3 Compiler 2019.07 Jul 24 2019
Start time: 03:41:08 on Dec 03,2021
vlog net_64_33_9_10_16_8.sv tb_net_64_33_9_10_16_8.sv 
-- Compiling module layer1_64_33_16_2
-- Compiling module layer1_64_33_16_2_f_rom
-- Compiling module layer2_32_9_16_3
-- Compiling module layer2_32_9_16_3_f_rom
-- Compiling module layer3_24_10_16_3
-- Compiling module layer3_24_10_16_3_f_rom
-- Compiling module memory
-- Compiling module control
-- Compiling module mac
-- Compiling module net_64_33_9_10_16_8
-- Compiling module tb_net_64_33_9_10_16_8
** Warning: tb_net_64_33_9_10_16_8.sv(26): (vlog-2254) SystemVerilog testbench feature
(randomization or coverage) detected in the design.
These features are only supported in Questasim.

Top level modules:
	tb_net_64_33_9_10_16_8
End time: 03:41:08 on Dec 03,2021, Elapsed time: 0:00:00
Errors: 0, Warnings: 1
Reading pref.tcl

# 2019.3

# vsim -c tb_net_64_33_9_10_16_8 -do "run -all; quit" 
# Start time: 03:41:08 on Dec 03,2021
# //  ModelSim DE 2019.3 Jul 24 2019 Linux 3.10.0-1160.36.2.el7.x86_64
# //
# //  Copyright 1991-2019 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim DE and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading sv_std.std
# Loading work.tb_net_64_33_9_10_16_8
# Loading work.net_64_33_9_10_16_8
# Loading work.layer1_64_33_16_2
# Loading work.control
# Loading work.layer1_64_33_16_2_f_rom
# Loading work.layer2_32_9_16_3
# Loading work.layer2_32_9_16_3_f_rom
# Loading work.layer3_24_10_16_3
# Loading work.layer3_24_10_16_3_f_rom
# Loading work.memory
# Loading work.mac
# run -all
#               110315 Simulated         225 outputs. Found           0 errors.
# ** Note: $finish    : tb_net_64_33_9_10_16_8.sv(90)
#    Time: 110315 ns  Iteration: 2  Instance: /tb_net_64_33_9_10_16_8
# End time: 03:41:09 on Dec 03,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
i j k1,1,1
i j k1,1,3
i j k1,1,5
i j k1,2,3
i j k1,2,5
i j k1,3,3
i j k1,4,3
i j k2,2,3
i j k2,3,3
P1, P2, P3: 2,3,3
Model Technology ModelSim DE vlog 2019.3 Compiler 2019.07 Jul 24 2019
Start time: 03:44:25 on Dec 03,2021
vlog net_64_33_9_10_16_8.sv tb_net_64_33_9_10_16_8.sv 
-- Compiling module layer1_64_33_16_2
-- Compiling module layer1_64_33_16_2_f_rom
-- Compiling module layer2_32_9_16_3
-- Compiling module layer2_32_9_16_3_f_rom
-- Compiling module layer3_24_10_16_3
-- Compiling module layer3_24_10_16_3_f_rom
-- Compiling module memory
-- Compiling module control
-- Compiling module mac
-- Compiling module net_64_33_9_10_16_8
-- Compiling module tb_net_64_33_9_10_16_8
** Warning: tb_net_64_33_9_10_16_8.sv(26): (vlog-2254) SystemVerilog testbench feature
(randomization or coverage) detected in the design.
These features are only supported in Questasim.

Top level modules:
	tb_net_64_33_9_10_16_8
End time: 03:44:26 on Dec 03,2021, Elapsed time: 0:00:01
Errors: 0, Warnings: 1
Reading pref.tcl

# 2019.3

# vsim -c tb_net_64_33_9_10_16_8 -do "run -all; quit" 
# Start time: 03:44:27 on Dec 03,2021
# //  ModelSim DE 2019.3 Jul 24 2019 Linux 3.10.0-1160.36.2.el7.x86_64
# //
# //  Copyright 1991-2019 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim DE and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading sv_std.std
# Loading work.tb_net_64_33_9_10_16_8
# Loading work.net_64_33_9_10_16_8
# Loading work.layer1_64_33_16_2
# Loading work.control
# Loading work.layer1_64_33_16_2_f_rom
# Loading work.layer2_32_9_16_3
# Loading work.layer2_32_9_16_3_f_rom
# Loading work.layer3_24_10_16_3
# Loading work.layer3_24_10_16_3_f_rom
# Loading work.memory
# Loading work.mac
# run -all
#               110315 Simulated         225 outputs. Found           0 errors.
# ** Note: $finish    : tb_net_64_33_9_10_16_8.sv(90)
#    Time: 110315 ns  Iteration: 2  Instance: /tb_net_64_33_9_10_16_8
# End time: 03:44:27 on Dec 03,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
i j k1,1,1
i j k1,1,3
i j k1,1,5
i j k1,2,3
i j k1,2,5
i j k1,3,3
i j k1,4,3
i j k2,2,3
i j k2,3,3
P1, P2, P3: 2,3,3
Model Technology ModelSim DE vlog 2019.3 Compiler 2019.07 Jul 24 2019
Start time: 03:47:20 on Dec 03,2021
vlog net_64_33_9_10_16_8.sv tb_net_64_33_9_10_16_8.sv 
-- Compiling module layer1_64_33_16_2
-- Compiling module layer1_64_33_16_2_f_rom
-- Compiling module layer2_32_9_16_3
-- Compiling module layer2_32_9_16_3_f_rom
-- Compiling module layer3_24_10_16_3
-- Compiling module layer3_24_10_16_3_f_rom
-- Compiling module memory
-- Compiling module control
-- Compiling module mac
-- Compiling module net_64_33_9_10_16_8
-- Compiling module tb_net_64_33_9_10_16_8
** Warning: tb_net_64_33_9_10_16_8.sv(26): (vlog-2254) SystemVerilog testbench feature
(randomization or coverage) detected in the design.
These features are only supported in Questasim.

Top level modules:
	tb_net_64_33_9_10_16_8
End time: 03:47:21 on Dec 03,2021, Elapsed time: 0:00:01
Errors: 0, Warnings: 1
Reading pref.tcl

# 2019.3

# vsim -c tb_net_64_33_9_10_16_8 -do "run -all; quit" 
# Start time: 03:47:21 on Dec 03,2021
# //  ModelSim DE 2019.3 Jul 24 2019 Linux 3.10.0-1160.36.2.el7.x86_64
# //
# //  Copyright 1991-2019 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim DE and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading sv_std.std
# Loading work.tb_net_64_33_9_10_16_8
# Loading work.net_64_33_9_10_16_8
# Loading work.layer1_64_33_16_2
# Loading work.control
# Loading work.layer1_64_33_16_2_f_rom
# Loading work.layer2_32_9_16_3
# Loading work.layer2_32_9_16_3_f_rom
# Loading work.layer3_24_10_16_3
# Loading work.layer3_24_10_16_3_f_rom
# Loading work.memory
# Loading work.mac
# run -all
#               110315 Simulated         225 outputs. Found           0 errors.
# ** Note: $finish    : tb_net_64_33_9_10_16_8.sv(90)
#    Time: 110315 ns  Iteration: 2  Instance: /tb_net_64_33_9_10_16_8
# End time: 03:47:22 on Dec 03,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
i j k1,1,1
i j k1,1,3
i j k1,1,5
i j k1,2,3
i j k1,2,5
i j k1,3,3
i j k1,4,3
i j k2,2,3
i j k2,3,3
P1, P2, P3: 2,3,3
Model Technology ModelSim DE vlog 2019.3 Compiler 2019.07 Jul 24 2019
Start time: 03:50:34 on Dec 03,2021
vlog net_64_33_9_10_16_8.sv tb_net_64_33_9_10_16_8.sv 
-- Compiling module layer1_64_33_16_2
-- Compiling module layer1_64_33_16_2_f_rom
-- Compiling module layer2_32_9_16_3
-- Compiling module layer2_32_9_16_3_f_rom
-- Compiling module layer3_24_10_16_3
-- Compiling module layer3_24_10_16_3_f_rom
-- Compiling module memory
-- Compiling module control
-- Compiling module mac
-- Compiling module net_64_33_9_10_16_8
-- Compiling module tb_net_64_33_9_10_16_8
** Warning: tb_net_64_33_9_10_16_8.sv(26): (vlog-2254) SystemVerilog testbench feature
(randomization or coverage) detected in the design.
These features are only supported in Questasim.

Top level modules:
	tb_net_64_33_9_10_16_8
End time: 03:50:34 on Dec 03,2021, Elapsed time: 0:00:00
Errors: 0, Warnings: 1
Reading pref.tcl

# 2019.3

# vsim -c tb_net_64_33_9_10_16_8 -do "run -all; quit" 
# Start time: 03:50:34 on Dec 03,2021
# //  ModelSim DE 2019.3 Jul 24 2019 Linux 3.10.0-1160.36.2.el7.x86_64
# //
# //  Copyright 1991-2019 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim DE and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading sv_std.std
# Loading work.tb_net_64_33_9_10_16_8
# Loading work.net_64_33_9_10_16_8
# Loading work.layer1_64_33_16_2
# Loading work.control
# Loading work.layer1_64_33_16_2_f_rom
# Loading work.layer2_32_9_16_3
# Loading work.layer2_32_9_16_3_f_rom
# Loading work.layer3_24_10_16_3
# Loading work.layer3_24_10_16_3_f_rom
# Loading work.memory
# Loading work.mac
# run -all
#               110315 Simulated         225 outputs. Found           0 errors.
# ** Note: $finish    : tb_net_64_33_9_10_16_8.sv(90)
#    Time: 110315 ns  Iteration: 2  Instance: /tb_net_64_33_9_10_16_8
# End time: 03:50:35 on Dec 03,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
i j k1,1,1
i j k1,1,3
i j k1,1,5
i j k1,2,3
i j k1,2,5
i j k1,3,3
i j k1,4,3
i j k2,2,3
i j k2,3,3
P1, P2, P3: 2,3,3
Model Technology ModelSim DE vlog 2019.3 Compiler 2019.07 Jul 24 2019
Start time: 03:54:23 on Dec 03,2021
vlog net_64_33_9_10_16_8.sv tb_net_64_33_9_10_16_8.sv 
-- Compiling module layer1_64_33_16_2
-- Compiling module layer1_64_33_16_2_f_rom
-- Compiling module layer2_32_9_16_3
-- Compiling module layer2_32_9_16_3_f_rom
-- Compiling module layer3_24_10_16_3
-- Compiling module layer3_24_10_16_3_f_rom
-- Compiling module memory
-- Compiling module control
-- Compiling module mac
-- Compiling module net_64_33_9_10_16_8
-- Compiling module tb_net_64_33_9_10_16_8
** Warning: tb_net_64_33_9_10_16_8.sv(26): (vlog-2254) SystemVerilog testbench feature
(randomization or coverage) detected in the design.
These features are only supported in Questasim.

Top level modules:
	tb_net_64_33_9_10_16_8
End time: 03:54:23 on Dec 03,2021, Elapsed time: 0:00:00
Errors: 0, Warnings: 1
Reading pref.tcl

# 2019.3

# vsim -c tb_net_64_33_9_10_16_8 -do "run -all; quit" 
# Start time: 03:54:24 on Dec 03,2021
# //  ModelSim DE 2019.3 Jul 24 2019 Linux 3.10.0-1160.36.2.el7.x86_64
# //
# //  Copyright 1991-2019 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim DE and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading sv_std.std
# Loading work.tb_net_64_33_9_10_16_8
# Loading work.net_64_33_9_10_16_8
# Loading work.layer1_64_33_16_2
# Loading work.control
# Loading work.layer1_64_33_16_2_f_rom
# Loading work.layer2_32_9_16_3
# Loading work.layer2_32_9_16_3_f_rom
# Loading work.layer3_24_10_16_3
# Loading work.layer3_24_10_16_3_f_rom
# Loading work.memory
# Loading work.mac
# run -all
#               110315 Simulated         225 outputs. Found           0 errors.
# ** Note: $finish    : tb_net_64_33_9_10_16_8.sv(90)
#    Time: 110315 ns  Iteration: 2  Instance: /tb_net_64_33_9_10_16_8
# End time: 03:54:24 on Dec 03,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
i j k1,1,1
i j k1,1,3
i j k1,1,5
i j k1,2,3
i j k1,2,5
i j k1,3,3
i j k1,4,3
i j k2,2,3
i j k2,3,3
P1, P2, P3: 2,3,3
Model Technology ModelSim DE vlog 2019.3 Compiler 2019.07 Jul 24 2019
Start time: 03:57:52 on Dec 03,2021
vlog net_64_33_9_10_16_8.sv tb_net_64_33_9_10_16_8.sv 
-- Compiling module layer1_64_33_16_2
-- Compiling module layer1_64_33_16_2_f_rom
-- Compiling module layer2_32_9_16_3
-- Compiling module layer2_32_9_16_3_f_rom
-- Compiling module layer3_24_10_16_3
-- Compiling module layer3_24_10_16_3_f_rom
-- Compiling module memory
-- Compiling module control
-- Compiling module mac
-- Compiling module net_64_33_9_10_16_8
-- Compiling module tb_net_64_33_9_10_16_8
** Warning: tb_net_64_33_9_10_16_8.sv(26): (vlog-2254) SystemVerilog testbench feature
(randomization or coverage) detected in the design.
These features are only supported in Questasim.

Top level modules:
	tb_net_64_33_9_10_16_8
End time: 03:57:52 on Dec 03,2021, Elapsed time: 0:00:00
Errors: 0, Warnings: 1
Reading pref.tcl

# 2019.3

# vsim -c tb_net_64_33_9_10_16_8 -do "run -all; quit" 
# Start time: 03:57:53 on Dec 03,2021
# //  ModelSim DE 2019.3 Jul 24 2019 Linux 3.10.0-1160.36.2.el7.x86_64
# //
# //  Copyright 1991-2019 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim DE and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading sv_std.std
# Loading work.tb_net_64_33_9_10_16_8
# Loading work.net_64_33_9_10_16_8
# Loading work.layer1_64_33_16_2
# Loading work.control
# Loading work.layer1_64_33_16_2_f_rom
# Loading work.layer2_32_9_16_3
# Loading work.layer2_32_9_16_3_f_rom
# Loading work.layer3_24_10_16_3
# Loading work.layer3_24_10_16_3_f_rom
# Loading work.memory
# Loading work.mac
# run -all
#               110315 Simulated         225 outputs. Found           0 errors.
# ** Note: $finish    : tb_net_64_33_9_10_16_8.sv(90)
#    Time: 110315 ns  Iteration: 2  Instance: /tb_net_64_33_9_10_16_8
# End time: 03:57:53 on Dec 03,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
i j k1,1,1
i j k1,1,3
i j k1,1,5
i j k1,2,3
i j k1,2,5
i j k1,3,3
i j k1,4,3
i j k2,2,3
i j k2,3,3
P1, P2, P3: 2,3,3
Model Technology ModelSim DE vlog 2019.3 Compiler 2019.07 Jul 24 2019
Start time: 04:00:35 on Dec 03,2021
vlog net_64_33_9_10_16_8.sv tb_net_64_33_9_10_16_8.sv 
-- Compiling module layer1_64_33_16_2
-- Compiling module layer1_64_33_16_2_f_rom
-- Compiling module layer2_32_9_16_3
-- Compiling module layer2_32_9_16_3_f_rom
-- Compiling module layer3_24_10_16_3
-- Compiling module layer3_24_10_16_3_f_rom
-- Compiling module memory
-- Compiling module control
-- Compiling module mac
-- Compiling module net_64_33_9_10_16_8
-- Compiling module tb_net_64_33_9_10_16_8
** Warning: tb_net_64_33_9_10_16_8.sv(26): (vlog-2254) SystemVerilog testbench feature
(randomization or coverage) detected in the design.
These features are only supported in Questasim.

Top level modules:
	tb_net_64_33_9_10_16_8
End time: 04:00:35 on Dec 03,2021, Elapsed time: 0:00:00
Errors: 0, Warnings: 1
Reading pref.tcl

# 2019.3

# vsim -c tb_net_64_33_9_10_16_8 -do "run -all; quit" 
# Start time: 04:00:35 on Dec 03,2021
# //  ModelSim DE 2019.3 Jul 24 2019 Linux 3.10.0-1160.36.2.el7.x86_64
# //
# //  Copyright 1991-2019 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim DE and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading sv_std.std
# Loading work.tb_net_64_33_9_10_16_8
# Loading work.net_64_33_9_10_16_8
# Loading work.layer1_64_33_16_2
# Loading work.control
# Loading work.layer1_64_33_16_2_f_rom
# Loading work.layer2_32_9_16_3
# Loading work.layer2_32_9_16_3_f_rom
# Loading work.layer3_24_10_16_3
# Loading work.layer3_24_10_16_3_f_rom
# Loading work.memory
# Loading work.mac
# run -all
#               110315 Simulated         225 outputs. Found           0 errors.
# ** Note: $finish    : tb_net_64_33_9_10_16_8.sv(90)
#    Time: 110315 ns  Iteration: 2  Instance: /tb_net_64_33_9_10_16_8
# End time: 04:00:36 on Dec 03,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
i j k1,1,1
i j k1,1,3
i j k1,1,5
i j k1,2,3
i j k1,2,5
i j k1,3,3
i j k1,4,3
i j k2,2,3
i j k2,3,3
P1, P2, P3: 2,3,3
Model Technology ModelSim DE vlog 2019.3 Compiler 2019.07 Jul 24 2019
Start time: 04:03:56 on Dec 03,2021
vlog net_64_33_9_10_16_8.sv tb_net_64_33_9_10_16_8.sv 
-- Compiling module layer1_64_33_16_2
-- Compiling module layer1_64_33_16_2_f_rom
-- Compiling module layer2_32_9_16_3
-- Compiling module layer2_32_9_16_3_f_rom
-- Compiling module layer3_24_10_16_3
-- Compiling module layer3_24_10_16_3_f_rom
-- Compiling module memory
-- Compiling module control
-- Compiling module mac
-- Compiling module net_64_33_9_10_16_8
-- Compiling module tb_net_64_33_9_10_16_8
** Warning: tb_net_64_33_9_10_16_8.sv(26): (vlog-2254) SystemVerilog testbench feature
(randomization or coverage) detected in the design.
These features are only supported in Questasim.

Top level modules:
	tb_net_64_33_9_10_16_8
End time: 04:03:56 on Dec 03,2021, Elapsed time: 0:00:00
Errors: 0, Warnings: 1
Reading pref.tcl

# 2019.3

# vsim -c tb_net_64_33_9_10_16_8 -do "run -all; quit" 
# Start time: 04:03:57 on Dec 03,2021
# //  ModelSim DE 2019.3 Jul 24 2019 Linux 3.10.0-1160.36.2.el7.x86_64
# //
# //  Copyright 1991-2019 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim DE and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading sv_std.std
# Loading work.tb_net_64_33_9_10_16_8
# Loading work.net_64_33_9_10_16_8
# Loading work.layer1_64_33_16_2
# Loading work.control
# Loading work.layer1_64_33_16_2_f_rom
# Loading work.layer2_32_9_16_3
# Loading work.layer2_32_9_16_3_f_rom
# Loading work.layer3_24_10_16_3
# Loading work.layer3_24_10_16_3_f_rom
# Loading work.memory
# Loading work.mac
# run -all
#               110315 Simulated         225 outputs. Found           0 errors.
# ** Note: $finish    : tb_net_64_33_9_10_16_8.sv(90)
#    Time: 110315 ns  Iteration: 2  Instance: /tb_net_64_33_9_10_16_8
# End time: 04:03:57 on Dec 03,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
i j k1,1,1
i j k1,1,3
i j k1,1,5
i j k1,2,3
i j k1,2,5
i j k1,3,3
i j k1,4,3
i j k2,2,3
i j k2,3,3
P1, P2, P3: 2,3,3
Model Technology ModelSim DE vlog 2019.3 Compiler 2019.07 Jul 24 2019
Start time: 04:07:04 on Dec 03,2021
vlog net_64_33_9_10_16_8.sv tb_net_64_33_9_10_16_8.sv 
-- Compiling module layer1_64_33_16_2
-- Compiling module layer1_64_33_16_2_f_rom
-- Compiling module layer2_32_9_16_3
-- Compiling module layer2_32_9_16_3_f_rom
-- Compiling module layer3_24_10_16_3
-- Compiling module layer3_24_10_16_3_f_rom
-- Compiling module memory
-- Compiling module control
-- Compiling module mac
-- Compiling module net_64_33_9_10_16_8
-- Compiling module tb_net_64_33_9_10_16_8
** Warning: tb_net_64_33_9_10_16_8.sv(26): (vlog-2254) SystemVerilog testbench feature
(randomization or coverage) detected in the design.
These features are only supported in Questasim.

Top level modules:
	tb_net_64_33_9_10_16_8
End time: 04:07:05 on Dec 03,2021, Elapsed time: 0:00:01
Errors: 0, Warnings: 1
Reading pref.tcl

# 2019.3

# vsim -c tb_net_64_33_9_10_16_8 -do "run -all; quit" 
# Start time: 04:07:06 on Dec 03,2021
# //  ModelSim DE 2019.3 Jul 24 2019 Linux 3.10.0-1160.36.2.el7.x86_64
# //
# //  Copyright 1991-2019 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim DE and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading sv_std.std
# Loading work.tb_net_64_33_9_10_16_8
# Loading work.net_64_33_9_10_16_8
# Loading work.layer1_64_33_16_2
# Loading work.control
# Loading work.layer1_64_33_16_2_f_rom
# Loading work.layer2_32_9_16_3
# Loading work.layer2_32_9_16_3_f_rom
# Loading work.layer3_24_10_16_3
# Loading work.layer3_24_10_16_3_f_rom
# Loading work.memory
# Loading work.mac
# run -all
#               110315 Simulated         225 outputs. Found           0 errors.
# ** Note: $finish    : tb_net_64_33_9_10_16_8.sv(90)
#    Time: 110315 ns  Iteration: 2  Instance: /tb_net_64_33_9_10_16_8
# End time: 04:07:06 on Dec 03,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
i j k1,1,1
i j k1,1,3
i j k1,1,5
i j k1,2,3
i j k1,2,5
i j k1,3,3
i j k1,4,3
i j k2,2,3
i j k2,3,3
P1, P2, P3: 2,3,3
Model Technology ModelSim DE vlog 2019.3 Compiler 2019.07 Jul 24 2019
Start time: 04:09:59 on Dec 03,2021
vlog net_64_33_9_10_16_8.sv tb_net_64_33_9_10_16_8.sv 
-- Compiling module layer1_64_33_16_2
-- Compiling module layer1_64_33_16_2_f_rom
-- Compiling module layer2_32_9_16_3
-- Compiling module layer2_32_9_16_3_f_rom
-- Compiling module layer3_24_10_16_3
-- Compiling module layer3_24_10_16_3_f_rom
-- Compiling module memory
-- Compiling module control
-- Compiling module mac
-- Compiling module net_64_33_9_10_16_8
-- Compiling module tb_net_64_33_9_10_16_8
** Warning: tb_net_64_33_9_10_16_8.sv(26): (vlog-2254) SystemVerilog testbench feature
(randomization or coverage) detected in the design.
These features are only supported in Questasim.

Top level modules:
	tb_net_64_33_9_10_16_8
End time: 04:09:59 on Dec 03,2021, Elapsed time: 0:00:00
Errors: 0, Warnings: 1
Reading pref.tcl

# 2019.3

# vsim -c tb_net_64_33_9_10_16_8 -do "run -all; quit" 
# Start time: 04:10:00 on Dec 03,2021
# //  ModelSim DE 2019.3 Jul 24 2019 Linux 3.10.0-1160.36.2.el7.x86_64
# //
# //  Copyright 1991-2019 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim DE and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading sv_std.std
# Loading work.tb_net_64_33_9_10_16_8
# Loading work.net_64_33_9_10_16_8
# Loading work.layer1_64_33_16_2
# Loading work.control
# Loading work.layer1_64_33_16_2_f_rom
# Loading work.layer2_32_9_16_3
# Loading work.layer2_32_9_16_3_f_rom
# Loading work.layer3_24_10_16_3
# Loading work.layer3_24_10_16_3_f_rom
# Loading work.memory
# Loading work.mac
# run -all
#               110315 Simulated         225 outputs. Found           0 errors.
# ** Note: $finish    : tb_net_64_33_9_10_16_8.sv(90)
#    Time: 110315 ns  Iteration: 2  Instance: /tb_net_64_33_9_10_16_8
# End time: 04:10:00 on Dec 03,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
i j k1,1,1
i j k1,1,3
i j k1,1,5
i j k1,2,3
i j k1,2,5
i j k1,3,3
i j k1,4,3
i j k2,2,3
i j k2,3,3
P1, P2, P3: 2,3,3
Model Technology ModelSim DE vlog 2019.3 Compiler 2019.07 Jul 24 2019
Start time: 04:13:07 on Dec 03,2021
vlog net_64_33_9_10_16_8.sv tb_net_64_33_9_10_16_8.sv 
-- Compiling module layer1_64_33_16_2
-- Compiling module layer1_64_33_16_2_f_rom
-- Compiling module layer2_32_9_16_3
-- Compiling module layer2_32_9_16_3_f_rom
-- Compiling module layer3_24_10_16_3
-- Compiling module layer3_24_10_16_3_f_rom
-- Compiling module memory
-- Compiling module control
-- Compiling module mac
-- Compiling module net_64_33_9_10_16_8
-- Compiling module tb_net_64_33_9_10_16_8
** Warning: tb_net_64_33_9_10_16_8.sv(26): (vlog-2254) SystemVerilog testbench feature
(randomization or coverage) detected in the design.
These features are only supported in Questasim.

Top level modules:
	tb_net_64_33_9_10_16_8
End time: 04:13:07 on Dec 03,2021, Elapsed time: 0:00:00
Errors: 0, Warnings: 1
Reading pref.tcl

# 2019.3

# vsim -c tb_net_64_33_9_10_16_8 -do "run -all; quit" 
# Start time: 04:13:08 on Dec 03,2021
# //  ModelSim DE 2019.3 Jul 24 2019 Linux 3.10.0-1160.36.2.el7.x86_64
# //
# //  Copyright 1991-2019 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim DE and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading sv_std.std
# Loading work.tb_net_64_33_9_10_16_8
# Loading work.net_64_33_9_10_16_8
# Loading work.layer1_64_33_16_2
# Loading work.control
# Loading work.layer1_64_33_16_2_f_rom
# Loading work.layer2_32_9_16_3
# Loading work.layer2_32_9_16_3_f_rom
# Loading work.layer3_24_10_16_3
# Loading work.layer3_24_10_16_3_f_rom
# Loading work.memory
# Loading work.mac
# run -all
#               110315 Simulated         225 outputs. Found           0 errors.
# ** Note: $finish    : tb_net_64_33_9_10_16_8.sv(90)
#    Time: 110315 ns  Iteration: 2  Instance: /tb_net_64_33_9_10_16_8
# End time: 04:13:08 on Dec 03,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
i j k1,1,1
i j k1,1,3
i j k1,1,5
i j k1,2,3
i j k1,2,5
i j k1,3,3
i j k1,4,3
i j k2,2,3
i j k2,3,3
P1, P2, P3: 2,3,3
Model Technology ModelSim DE vlog 2019.3 Compiler 2019.07 Jul 24 2019
Start time: 04:16:06 on Dec 03,2021
vlog net_64_33_9_10_16_8.sv tb_net_64_33_9_10_16_8.sv 
-- Compiling module layer1_64_33_16_2
-- Compiling module layer1_64_33_16_2_f_rom
-- Compiling module layer2_32_9_16_3
-- Compiling module layer2_32_9_16_3_f_rom
-- Compiling module layer3_24_10_16_3
-- Compiling module layer3_24_10_16_3_f_rom
-- Compiling module memory
-- Compiling module control
-- Compiling module mac
-- Compiling module net_64_33_9_10_16_8
-- Compiling module tb_net_64_33_9_10_16_8
** Warning: tb_net_64_33_9_10_16_8.sv(26): (vlog-2254) SystemVerilog testbench feature
(randomization or coverage) detected in the design.
These features are only supported in Questasim.

Top level modules:
	tb_net_64_33_9_10_16_8
End time: 04:16:06 on Dec 03,2021, Elapsed time: 0:00:00
Errors: 0, Warnings: 1
Reading pref.tcl

# 2019.3

# vsim -c tb_net_64_33_9_10_16_8 -do "run -all; quit" 
# Start time: 04:16:07 on Dec 03,2021
# //  ModelSim DE 2019.3 Jul 24 2019 Linux 3.10.0-1160.36.2.el7.x86_64
# //
# //  Copyright 1991-2019 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim DE and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading sv_std.std
# Loading work.tb_net_64_33_9_10_16_8
# Loading work.net_64_33_9_10_16_8
# Loading work.layer1_64_33_16_2
# Loading work.control
# Loading work.layer1_64_33_16_2_f_rom
# Loading work.layer2_32_9_16_3
# Loading work.layer2_32_9_16_3_f_rom
# Loading work.layer3_24_10_16_3
# Loading work.layer3_24_10_16_3_f_rom
# Loading work.memory
# Loading work.mac
# run -all
#               110315 Simulated         225 outputs. Found           0 errors.
# ** Note: $finish    : tb_net_64_33_9_10_16_8.sv(90)
#    Time: 110315 ns  Iteration: 2  Instance: /tb_net_64_33_9_10_16_8
# End time: 04:16:07 on Dec 03,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
i j k1,1,1
i j k1,1,3
i j k1,1,5
i j k1,2,3
i j k1,2,5
i j k1,3,3
i j k1,4,3
i j k2,2,3
i j k2,3,3
P1, P2, P3: 2,3,3
Model Technology ModelSim DE vlog 2019.3 Compiler 2019.07 Jul 24 2019
Start time: 04:19:24 on Dec 03,2021
vlog net_64_33_9_10_16_8.sv tb_net_64_33_9_10_16_8.sv 
-- Compiling module layer1_64_33_16_2
-- Compiling module layer1_64_33_16_2_f_rom
-- Compiling module layer2_32_9_16_3
-- Compiling module layer2_32_9_16_3_f_rom
-- Compiling module layer3_24_10_16_3
-- Compiling module layer3_24_10_16_3_f_rom
-- Compiling module memory
-- Compiling module control
-- Compiling module mac
-- Compiling module net_64_33_9_10_16_8
-- Compiling module tb_net_64_33_9_10_16_8
** Warning: tb_net_64_33_9_10_16_8.sv(26): (vlog-2254) SystemVerilog testbench feature
(randomization or coverage) detected in the design.
These features are only supported in Questasim.

Top level modules:
	tb_net_64_33_9_10_16_8
End time: 04:19:25 on Dec 03,2021, Elapsed time: 0:00:01
Errors: 0, Warnings: 1
Reading pref.tcl

# 2019.3

# vsim -c tb_net_64_33_9_10_16_8 -do "run -all; quit" 
# Start time: 04:19:25 on Dec 03,2021
# //  ModelSim DE 2019.3 Jul 24 2019 Linux 3.10.0-1160.36.2.el7.x86_64
# //
# //  Copyright 1991-2019 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim DE and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading sv_std.std
# Loading work.tb_net_64_33_9_10_16_8
# Loading work.net_64_33_9_10_16_8
# Loading work.layer1_64_33_16_2
# Loading work.control
# Loading work.layer1_64_33_16_2_f_rom
# Loading work.layer2_32_9_16_3
# Loading work.layer2_32_9_16_3_f_rom
# Loading work.layer3_24_10_16_3
# Loading work.layer3_24_10_16_3_f_rom
# Loading work.memory
# Loading work.mac
# run -all
#               110315 Simulated         225 outputs. Found           0 errors.
# ** Note: $finish    : tb_net_64_33_9_10_16_8.sv(90)
#    Time: 110315 ns  Iteration: 2  Instance: /tb_net_64_33_9_10_16_8
# End time: 04:19:26 on Dec 03,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
i j k1,1,1
i j k1,1,3
i j k1,1,5
i j k1,2,3
i j k1,2,5
i j k1,3,3
i j k1,4,3
i j k2,2,3
i j k2,3,3
P1, P2, P3: 2,3,3
Model Technology ModelSim DE vlog 2019.3 Compiler 2019.07 Jul 24 2019
Start time: 04:22:31 on Dec 03,2021
vlog net_64_33_9_10_16_8.sv tb_net_64_33_9_10_16_8.sv 
-- Compiling module layer1_64_33_16_2
-- Compiling module layer1_64_33_16_2_f_rom
-- Compiling module layer2_32_9_16_3
-- Compiling module layer2_32_9_16_3_f_rom
-- Compiling module layer3_24_10_16_3
-- Compiling module layer3_24_10_16_3_f_rom
-- Compiling module memory
-- Compiling module control
-- Compiling module mac
-- Compiling module net_64_33_9_10_16_8
-- Compiling module tb_net_64_33_9_10_16_8
** Warning: tb_net_64_33_9_10_16_8.sv(26): (vlog-2254) SystemVerilog testbench feature
(randomization or coverage) detected in the design.
These features are only supported in Questasim.

Top level modules:
	tb_net_64_33_9_10_16_8
End time: 04:22:31 on Dec 03,2021, Elapsed time: 0:00:00
Errors: 0, Warnings: 1
Reading pref.tcl

# 2019.3

# vsim -c tb_net_64_33_9_10_16_8 -do "run -all; quit" 
# Start time: 04:22:31 on Dec 03,2021
# //  ModelSim DE 2019.3 Jul 24 2019 Linux 3.10.0-1160.36.2.el7.x86_64
# //
# //  Copyright 1991-2019 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim DE and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading sv_std.std
# Loading work.tb_net_64_33_9_10_16_8
# Loading work.net_64_33_9_10_16_8
# Loading work.layer1_64_33_16_2
# Loading work.control
# Loading work.layer1_64_33_16_2_f_rom
# Loading work.layer2_32_9_16_3
# Loading work.layer2_32_9_16_3_f_rom
# Loading work.layer3_24_10_16_3
# Loading work.layer3_24_10_16_3_f_rom
# Loading work.memory
# Loading work.mac
# run -all
#               110315 Simulated         225 outputs. Found           0 errors.
# ** Note: $finish    : tb_net_64_33_9_10_16_8.sv(90)
#    Time: 110315 ns  Iteration: 2  Instance: /tb_net_64_33_9_10_16_8
# End time: 04:22:32 on Dec 03,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
i j k1,1,1
i j k1,1,3
i j k1,1,5
i j k1,2,3
i j k1,2,5
i j k1,3,3
i j k1,4,3
i j k2,2,3
i j k2,3,3
P1, P2, P3: 2,3,3
Model Technology ModelSim DE vlog 2019.3 Compiler 2019.07 Jul 24 2019
Start time: 04:25:31 on Dec 03,2021
vlog net_64_33_9_10_16_8.sv tb_net_64_33_9_10_16_8.sv 
-- Compiling module layer1_64_33_16_2
-- Compiling module layer1_64_33_16_2_f_rom
-- Compiling module layer2_32_9_16_3
-- Compiling module layer2_32_9_16_3_f_rom
-- Compiling module layer3_24_10_16_3
-- Compiling module layer3_24_10_16_3_f_rom
-- Compiling module memory
-- Compiling module control
-- Compiling module mac
-- Compiling module net_64_33_9_10_16_8
-- Compiling module tb_net_64_33_9_10_16_8
** Warning: tb_net_64_33_9_10_16_8.sv(26): (vlog-2254) SystemVerilog testbench feature
(randomization or coverage) detected in the design.
These features are only supported in Questasim.

Top level modules:
	tb_net_64_33_9_10_16_8
End time: 04:25:31 on Dec 03,2021, Elapsed time: 0:00:00
Errors: 0, Warnings: 1
Reading pref.tcl

# 2019.3

# vsim -c tb_net_64_33_9_10_16_8 -do "run -all; quit" 
# Start time: 04:25:32 on Dec 03,2021
# //  ModelSim DE 2019.3 Jul 24 2019 Linux 3.10.0-1160.36.2.el7.x86_64
# //
# //  Copyright 1991-2019 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim DE and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading sv_std.std
# Loading work.tb_net_64_33_9_10_16_8
# Loading work.net_64_33_9_10_16_8
# Loading work.layer1_64_33_16_2
# Loading work.control
# Loading work.layer1_64_33_16_2_f_rom
# Loading work.layer2_32_9_16_3
# Loading work.layer2_32_9_16_3_f_rom
# Loading work.layer3_24_10_16_3
# Loading work.layer3_24_10_16_3_f_rom
# Loading work.memory
# Loading work.mac
# run -all
#               110315 Simulated         225 outputs. Found           0 errors.
# ** Note: $finish    : tb_net_64_33_9_10_16_8.sv(90)
#    Time: 110315 ns  Iteration: 2  Instance: /tb_net_64_33_9_10_16_8
# End time: 04:25:32 on Dec 03,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
i j k1,1,1
i j k1,1,3
i j k1,1,5
i j k1,2,3
i j k1,2,5
i j k1,3,3
i j k1,4,3
i j k2,2,3
i j k2,3,3
P1, P2, P3: 2,3,3
Model Technology ModelSim DE vlog 2019.3 Compiler 2019.07 Jul 24 2019
Start time: 04:28:55 on Dec 03,2021
vlog net_64_33_9_10_16_8.sv tb_net_64_33_9_10_16_8.sv 
-- Compiling module layer1_64_33_16_2
-- Compiling module layer1_64_33_16_2_f_rom
-- Compiling module layer2_32_9_16_3
-- Compiling module layer2_32_9_16_3_f_rom
-- Compiling module layer3_24_10_16_3
-- Compiling module layer3_24_10_16_3_f_rom
-- Compiling module memory
-- Compiling module control
-- Compiling module mac
-- Compiling module net_64_33_9_10_16_8
-- Compiling module tb_net_64_33_9_10_16_8
** Warning: tb_net_64_33_9_10_16_8.sv(26): (vlog-2254) SystemVerilog testbench feature
(randomization or coverage) detected in the design.
These features are only supported in Questasim.

Top level modules:
	tb_net_64_33_9_10_16_8
End time: 04:28:55 on Dec 03,2021, Elapsed time: 0:00:00
Errors: 0, Warnings: 1
Reading pref.tcl

# 2019.3

# vsim -c tb_net_64_33_9_10_16_8 -do "run -all; quit" 
# Start time: 04:28:56 on Dec 03,2021
# //  ModelSim DE 2019.3 Jul 24 2019 Linux 3.10.0-1160.36.2.el7.x86_64
# //
# //  Copyright 1991-2019 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim DE and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading sv_std.std
# Loading work.tb_net_64_33_9_10_16_8
# Loading work.net_64_33_9_10_16_8
# Loading work.layer1_64_33_16_2
# Loading work.control
# Loading work.layer1_64_33_16_2_f_rom
# Loading work.layer2_32_9_16_3
# Loading work.layer2_32_9_16_3_f_rom
# Loading work.layer3_24_10_16_3
# Loading work.layer3_24_10_16_3_f_rom
# Loading work.memory
# Loading work.mac
# run -all
#               110315 Simulated         225 outputs. Found           0 errors.
# ** Note: $finish    : tb_net_64_33_9_10_16_8.sv(90)
#    Time: 110315 ns  Iteration: 2  Instance: /tb_net_64_33_9_10_16_8
# End time: 04:28:56 on Dec 03,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
i j k1,1,1
i j k1,1,3
i j k1,1,5
i j k1,2,3
i j k1,2,5
i j k1,3,3
i j k1,4,3
i j k2,2,3
i j k2,3,3
P1, P2, P3: 2,3,3
Model Technology ModelSim DE vlog 2019.3 Compiler 2019.07 Jul 24 2019
Start time: 04:32:01 on Dec 03,2021
vlog net_64_33_9_10_16_8.sv tb_net_64_33_9_10_16_8.sv 
-- Compiling module layer1_64_33_16_2
-- Compiling module layer1_64_33_16_2_f_rom
-- Compiling module layer2_32_9_16_3
-- Compiling module layer2_32_9_16_3_f_rom
-- Compiling module layer3_24_10_16_3
-- Compiling module layer3_24_10_16_3_f_rom
-- Compiling module memory
-- Compiling module control
-- Compiling module mac
-- Compiling module net_64_33_9_10_16_8
-- Compiling module tb_net_64_33_9_10_16_8
** Warning: tb_net_64_33_9_10_16_8.sv(26): (vlog-2254) SystemVerilog testbench feature
(randomization or coverage) detected in the design.
These features are only supported in Questasim.

Top level modules:
	tb_net_64_33_9_10_16_8
End time: 04:32:01 on Dec 03,2021, Elapsed time: 0:00:00
Errors: 0, Warnings: 1
Reading pref.tcl

# 2019.3

# vsim -c tb_net_64_33_9_10_16_8 -do "run -all; quit" 
# Start time: 04:32:02 on Dec 03,2021
# //  ModelSim DE 2019.3 Jul 24 2019 Linux 3.10.0-1160.36.2.el7.x86_64
# //
# //  Copyright 1991-2019 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim DE and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading sv_std.std
# Loading work.tb_net_64_33_9_10_16_8
# Loading work.net_64_33_9_10_16_8
# Loading work.layer1_64_33_16_2
# Loading work.control
# Loading work.layer1_64_33_16_2_f_rom
# Loading work.layer2_32_9_16_3
# Loading work.layer2_32_9_16_3_f_rom
# Loading work.layer3_24_10_16_3
# Loading work.layer3_24_10_16_3_f_rom
# Loading work.memory
# Loading work.mac
# run -all
#               110315 Simulated         225 outputs. Found           0 errors.
# ** Note: $finish    : tb_net_64_33_9_10_16_8.sv(90)
#    Time: 110315 ns  Iteration: 2  Instance: /tb_net_64_33_9_10_16_8
# End time: 04:32:02 on Dec 03,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
i j k1,1,1
i j k1,1,3
i j k1,1,5
i j k1,2,3
i j k1,2,5
i j k1,3,3
i j k1,4,3
i j k2,2,3
i j k2,3,3
P1, P2, P3: 2,3,3
Model Technology ModelSim DE vlog 2019.3 Compiler 2019.07 Jul 24 2019
Start time: 04:35:08 on Dec 03,2021
vlog net_64_33_9_10_16_8.sv tb_net_64_33_9_10_16_8.sv 
-- Compiling module layer1_64_33_16_2
-- Compiling module layer1_64_33_16_2_f_rom
-- Compiling module layer2_32_9_16_3
-- Compiling module layer2_32_9_16_3_f_rom
-- Compiling module layer3_24_10_16_3
-- Compiling module layer3_24_10_16_3_f_rom
-- Compiling module memory
-- Compiling module control
-- Compiling module mac
-- Compiling module net_64_33_9_10_16_8
-- Compiling module tb_net_64_33_9_10_16_8
** Warning: tb_net_64_33_9_10_16_8.sv(26): (vlog-2254) SystemVerilog testbench feature
(randomization or coverage) detected in the design.
These features are only supported in Questasim.

Top level modules:
	tb_net_64_33_9_10_16_8
End time: 04:35:08 on Dec 03,2021, Elapsed time: 0:00:00
Errors: 0, Warnings: 1
Reading pref.tcl

# 2019.3

# vsim -c tb_net_64_33_9_10_16_8 -do "run -all; quit" 
# Start time: 04:35:08 on Dec 03,2021
# //  ModelSim DE 2019.3 Jul 24 2019 Linux 3.10.0-1160.36.2.el7.x86_64
# //
# //  Copyright 1991-2019 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim DE and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading sv_std.std
# Loading work.tb_net_64_33_9_10_16_8
# Loading work.net_64_33_9_10_16_8
# Loading work.layer1_64_33_16_2
# Loading work.control
# Loading work.layer1_64_33_16_2_f_rom
# Loading work.layer2_32_9_16_3
# Loading work.layer2_32_9_16_3_f_rom
# Loading work.layer3_24_10_16_3
# Loading work.layer3_24_10_16_3_f_rom
# Loading work.memory
# Loading work.mac
# run -all
#               110315 Simulated         225 outputs. Found           0 errors.
# ** Note: $finish    : tb_net_64_33_9_10_16_8.sv(90)
#    Time: 110315 ns  Iteration: 2  Instance: /tb_net_64_33_9_10_16_8
# End time: 04:35:09 on Dec 03,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
i j k1,1,1
i j k1,1,3
i j k1,1,5
i j k1,2,3
i j k1,2,5
i j k1,3,3
i j k1,4,3
i j k2,2,3
i j k2,3,3
P1, P2, P3: 2,3,3
Model Technology ModelSim DE vlog 2019.3 Compiler 2019.07 Jul 24 2019
Start time: 04:38:00 on Dec 03,2021
vlog net_64_33_9_10_16_8.sv tb_net_64_33_9_10_16_8.sv 
-- Compiling module layer1_64_33_16_2
-- Compiling module layer1_64_33_16_2_f_rom
-- Compiling module layer2_32_9_16_3
-- Compiling module layer2_32_9_16_3_f_rom
-- Compiling module layer3_24_10_16_3
-- Compiling module layer3_24_10_16_3_f_rom
-- Compiling module memory
-- Compiling module control
-- Compiling module mac
-- Compiling module net_64_33_9_10_16_8
-- Compiling module tb_net_64_33_9_10_16_8
** Warning: tb_net_64_33_9_10_16_8.sv(26): (vlog-2254) SystemVerilog testbench feature
(randomization or coverage) detected in the design.
These features are only supported in Questasim.

Top level modules:
	tb_net_64_33_9_10_16_8
End time: 04:38:01 on Dec 03,2021, Elapsed time: 0:00:01
Errors: 0, Warnings: 1
Reading pref.tcl

# 2019.3

# vsim -c tb_net_64_33_9_10_16_8 -do "run -all; quit" 
# Start time: 04:38:01 on Dec 03,2021
# //  ModelSim DE 2019.3 Jul 24 2019 Linux 3.10.0-1160.36.2.el7.x86_64
# //
# //  Copyright 1991-2019 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim DE and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading sv_std.std
# Loading work.tb_net_64_33_9_10_16_8
# Loading work.net_64_33_9_10_16_8
# Loading work.layer1_64_33_16_2
# Loading work.control
# Loading work.layer1_64_33_16_2_f_rom
# Loading work.layer2_32_9_16_3
# Loading work.layer2_32_9_16_3_f_rom
# Loading work.layer3_24_10_16_3
# Loading work.layer3_24_10_16_3_f_rom
# Loading work.memory
# Loading work.mac
# run -all
#               110315 Simulated         225 outputs. Found           0 errors.
# ** Note: $finish    : tb_net_64_33_9_10_16_8.sv(90)
#    Time: 110315 ns  Iteration: 2  Instance: /tb_net_64_33_9_10_16_8
# End time: 04:38:01 on Dec 03,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
i j k1,1,1
i j k1,1,3
i j k1,1,5
i j k1,2,3
i j k1,2,5
i j k1,3,3
i j k1,4,3
i j k2,2,3
i j k2,3,3
P1, P2, P3: 2,3,3
Model Technology ModelSim DE vlog 2019.3 Compiler 2019.07 Jul 24 2019
Start time: 04:40:54 on Dec 03,2021
vlog net_64_33_9_10_16_8.sv tb_net_64_33_9_10_16_8.sv 
-- Compiling module layer1_64_33_16_2
-- Compiling module layer1_64_33_16_2_f_rom
-- Compiling module layer2_32_9_16_3
-- Compiling module layer2_32_9_16_3_f_rom
-- Compiling module layer3_24_10_16_3
-- Compiling module layer3_24_10_16_3_f_rom
-- Compiling module memory
-- Compiling module control
-- Compiling module mac
-- Compiling module net_64_33_9_10_16_8
-- Compiling module tb_net_64_33_9_10_16_8
** Warning: tb_net_64_33_9_10_16_8.sv(26): (vlog-2254) SystemVerilog testbench feature
(randomization or coverage) detected in the design.
These features are only supported in Questasim.

Top level modules:
	tb_net_64_33_9_10_16_8
End time: 04:40:54 on Dec 03,2021, Elapsed time: 0:00:00
Errors: 0, Warnings: 1
Reading pref.tcl

# 2019.3

# vsim -c tb_net_64_33_9_10_16_8 -do "run -all; quit" 
# Start time: 04:40:55 on Dec 03,2021
# //  ModelSim DE 2019.3 Jul 24 2019 Linux 3.10.0-1160.36.2.el7.x86_64
# //
# //  Copyright 1991-2019 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim DE and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading sv_std.std
# Loading work.tb_net_64_33_9_10_16_8
# Loading work.net_64_33_9_10_16_8
# Loading work.layer1_64_33_16_2
# Loading work.control
# Loading work.layer1_64_33_16_2_f_rom
# Loading work.layer2_32_9_16_3
# Loading work.layer2_32_9_16_3_f_rom
# Loading work.layer3_24_10_16_3
# Loading work.layer3_24_10_16_3_f_rom
# Loading work.memory
# Loading work.mac
# run -all
#               110315 Simulated         225 outputs. Found           0 errors.
# ** Note: $finish    : tb_net_64_33_9_10_16_8.sv(90)
#    Time: 110315 ns  Iteration: 2  Instance: /tb_net_64_33_9_10_16_8
# End time: 04:40:55 on Dec 03,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
i j k1,1,1
i j k1,1,3
i j k1,1,5
i j k1,2,3
i j k1,2,5
i j k1,3,3
i j k1,4,3
i j k2,2,3
i j k2,3,3
P1, P2, P3: 2,3,3
Model Technology ModelSim DE vlog 2019.3 Compiler 2019.07 Jul 24 2019
Start time: 12:22:14 on Dec 03,2021
vlog net_64_33_9_10_16_8.sv tb_net_64_33_9_10_16_8.sv 
-- Compiling module layer1_64_33_16_2
-- Compiling module layer1_64_33_16_2_f_rom
-- Compiling module layer2_32_9_16_3
-- Compiling module layer2_32_9_16_3_f_rom
-- Compiling module layer3_24_10_16_3
-- Compiling module layer3_24_10_16_3_f_rom
-- Compiling module memory
-- Compiling module control
-- Compiling module mac
-- Compiling module net_64_33_9_10_16_8
-- Compiling module tb_net_64_33_9_10_16_8
** Warning: tb_net_64_33_9_10_16_8.sv(26): (vlog-2254) SystemVerilog testbench feature
(randomization or coverage) detected in the design.
These features are only supported in Questasim.

Top level modules:
	tb_net_64_33_9_10_16_8
End time: 12:22:14 on Dec 03,2021, Elapsed time: 0:00:00
Errors: 0, Warnings: 1
Reading pref.tcl

# 2019.3

# vsim -c tb_net_64_33_9_10_16_8 -do "run -all; quit" 
# Start time: 12:22:15 on Dec 03,2021
# //  ModelSim DE 2019.3 Jul 24 2019 Linux 3.10.0-1160.36.2.el7.x86_64
# //
# //  Copyright 1991-2019 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim DE and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading sv_std.std
# Loading work.tb_net_64_33_9_10_16_8
# Loading work.net_64_33_9_10_16_8
# Loading work.layer1_64_33_16_2
# Loading work.control
# Loading work.layer1_64_33_16_2_f_rom
# Loading work.layer2_32_9_16_3
# Loading work.layer2_32_9_16_3_f_rom
# Loading work.layer3_24_10_16_3
# Loading work.layer3_24_10_16_3_f_rom
# Loading work.memory
# Loading work.mac
# run -all
#               110315 Simulated         225 outputs. Found           0 errors.
# ** Note: $finish    : tb_net_64_33_9_10_16_8.sv(90)
#    Time: 110315 ns  Iteration: 2  Instance: /tb_net_64_33_9_10_16_8
# End time: 12:22:15 on Dec 03,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
net_64_33_9_10_16_8

                      Design Compiler Graphical
                            DC Ultra (TM)
                             DFTMAX (TM)
                         Power Compiler (TM)
                           DesignWare (R)
                           DC Expert (TM)
                         Design Vision (TM)
                          HDL Compiler (TM)
                         VHDL Compiler (TM)
                            DFT Compiler
                        Library Compiler (TM)
                         Design Compiler(R)

         Version J-2014.09-SP5-2 for RHEL64 -- Jul 11, 2015
               Copyright (c) 1988-2015 Synopsys, Inc.

This software and the associated documentation are confidential and 
proprietary to Synopsys, Inc. Your use or disclosure of this software 
is subject to the terms and conditions of a written license agreement 
between you, or your company, and Synopsys, Inc.

Initializing...
##############################################
# Setup: fill out the following parameters: name of clock signal, clock period (ns),
# reset signal name (if used), name of top-level module, name of source file
set CLK_NAME "clk";
clk
set CLK_PERIOD 0.5
0.5
set RST_NAME "reset";
reset
set TOP_MOD_NAME net_64_33_9_10_16_8
net_64_33_9_10_16_8
set SRC_FILE net_64_33_9_10_16_8.sv
net_64_33_9_10_16_8.sv
# If you have multiple source files, change the line above to list them all like this:
# set SRC_FILE net_64_33_9_10_16_8.sv
###############################################
source setupdc.tcl
NangateOpenCellLibrary_typical.db dw_foundation.sldb
file mkdir work_synth
# optimize FSMs
set fsm_auto_inferring "true"; 
true
set fsm_enable_state_minimization "true";
true
define_design_lib WORK -path work_synth
1
analyze $SRC_FILE -format sverilog
Running PRESTO HDLC
Searching for ./net_64_33_9_10_16_8.sv
Compiling source file ./net_64_33_9_10_16_8.sv
Presto compilation completed successfully.
Loading db file '/home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db'
Loading db file '/usr/local/synopsys/syn/libraries/syn/dw_foundation.sldb'
1
elaborate -work WORK $TOP_MOD_NAME
Loading db file '/usr/local/synopsys/syn/libraries/syn/gtech.db'
Loading db file '/usr/local/synopsys/syn/libraries/syn/standard.sldb'
  Loading link library 'NangateOpenCellLibrary'
  Loading link library 'gtech'
Running PRESTO HDLC
Presto compilation completed successfully.
Elaborated 1 design.
Current design is now 'net_64_33_9_10_16_8'.
Information: Building the design 'layer1_64_33_16_2'. (HDL-193)
Warning:  ./net_64_33_9_10_16_8.sv:138: signed to unsigned conversion occurs. (VER-318)
Warning:  ./net_64_33_9_10_16_8.sv:146: signed to unsigned conversion occurs. (VER-318)

Inferred memory devices in process
	in routine layer1_64_33_16_2 line 120 in file
		'./net_64_33_9_10_16_8.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     y_next_reg      | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
|    conv_done_reg    | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     y_point_reg     | Flip-flop |   6   |  Y  | N  | N  | N  | N  | N  | N  |
|     y_valid_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     y_mem_i_reg     | Flip-flop |   5   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'layer2_32_9_16_3'. (HDL-193)
Warning:  ./net_64_33_9_10_16_8.sv:337: signed to unsigned conversion occurs. (VER-318)
Warning:  ./net_64_33_9_10_16_8.sv:345: signed to unsigned conversion occurs. (VER-318)

Inferred memory devices in process
	in routine layer2_32_9_16_3 line 319 in file
		'./net_64_33_9_10_16_8.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     y_next_reg      | Flip-flop |   3   |  Y  | N  | N  | N  | N  | N  | N  |
|    conv_done_reg    | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     y_point_reg     | Flip-flop |   6   |  Y  | N  | N  | N  | N  | N  | N  |
|     y_valid_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     y_mem_i_reg     | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'layer3_24_10_16_3'. (HDL-193)
Warning:  ./net_64_33_9_10_16_8.sv:512: signed to unsigned conversion occurs. (VER-318)
Warning:  ./net_64_33_9_10_16_8.sv:520: signed to unsigned conversion occurs. (VER-318)

Inferred memory devices in process
	in routine layer3_24_10_16_3 line 494 in file
		'./net_64_33_9_10_16_8.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     y_next_reg      | Flip-flop |   3   |  Y  | N  | N  | N  | N  | N  | N  |
|    conv_done_reg    | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     y_point_reg     | Flip-flop |   5   |  Y  | N  | N  | N  | N  | N  | N  |
|     y_valid_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     y_mem_i_reg     | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'control' instantiated from design 'layer1_64_33_16_2' with
	the parameters "16,64,33,16". (HDL-193)
Warning:  ./net_64_33_9_10_16_8.sv:653: signed to unsigned conversion occurs. (VER-318)

Inferred memory devices in process
	in routine control_ADDR_WIDTH16_X_LEN_IN64_F_LEN_IN33_OFFSET16 line 600 in file
		'./net_64_33_9_10_16_8.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      idle_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|    clear_acc_reg    | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     en_acc_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     y_valid_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
| point_calc_done_reg | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
| next_clear_acc_reg  | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|    y_counter_reg    | Flip-flop |   6   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine control_ADDR_WIDTH16_X_LEN_IN64_F_LEN_IN33_OFFSET16 line 642 in file
		'./net_64_33_9_10_16_8.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     x_ready_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     wr_en_x_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|    x_counter_reg    | Flip-flop |   6   |  Y  | N  | N  | N  | N  | N  | N  |
|    x_loaded_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     addr_x_reg      | Flip-flop |   6   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine control_ADDR_WIDTH16_X_LEN_IN64_F_LEN_IN33_OFFSET16 line 680 in file
		'./net_64_33_9_10_16_8.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     addr_f_reg      | Flip-flop |   7   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'layer1_64_33_16_2_f_rom'. (HDL-193)
Warning:  ./net_64_33_9_10_16_8.sv:163: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_64_33_9_10_16_8.sv:164: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_64_33_9_10_16_8.sv:166: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_64_33_9_10_16_8.sv:170: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_64_33_9_10_16_8.sv:173: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_64_33_9_10_16_8.sv:174: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_64_33_9_10_16_8.sv:183: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_64_33_9_10_16_8.sv:186: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_64_33_9_10_16_8.sv:194: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_64_33_9_10_16_8.sv:195: unsigned to signed assignment occurs. (VER-318)

Statistics for case statements in always block at line 161 in file
	'./net_64_33_9_10_16_8.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           162            |     no/auto      |
===============================================

Inferred memory devices in process
	in routine layer1_64_33_16_2_f_rom line 161 in file
		'./net_64_33_9_10_16_8.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        z_reg        | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'memory' instantiated from design 'layer1_64_33_16_2' with
	the parameters "16,64". (HDL-193)

Inferred memory devices in process
	in routine memory_WIDTH16_SIZE64 line 562 in file
		'./net_64_33_9_10_16_8.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    data_out_reg     | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
====================================================================
|     block name/line       | Inputs | Outputs | # sel inputs | MB |
====================================================================
| memory_WIDTH16_SIZE64/563 |   64   |   16    |      6       | N  |
====================================================================
Presto compilation completed successfully.
Information: Building the design 'memory' instantiated from design 'layer1_64_33_16_2' with
	the parameters "16,16". (HDL-193)

Inferred memory devices in process
	in routine memory_WIDTH16_SIZE16 line 562 in file
		'./net_64_33_9_10_16_8.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    data_out_reg     | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
====================================================================
|     block name/line       | Inputs | Outputs | # sel inputs | MB |
====================================================================
| memory_WIDTH16_SIZE16/563 |   16   |   16    |      4       | N  |
====================================================================
Presto compilation completed successfully.
Information: Building the design 'mac' instantiated from design 'layer1_64_33_16_2' with
	the parameters "16,16". (HDL-193)

Inferred memory devices in process
	in routine mac_WIDTH16_OUT_WIDTH16 line 751 in file
		'./net_64_33_9_10_16_8.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     mult_in_reg     | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|    valid_out_reg    | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|        f_reg        | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|      a_in_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|      b_in_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|  correct_mult_reg   | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|    enable_f_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'control' instantiated from design 'layer2_32_9_16_3' with
	the parameters "16,32,9,8". (HDL-193)
Warning:  ./net_64_33_9_10_16_8.sv:653: signed to unsigned conversion occurs. (VER-318)

Inferred memory devices in process
	in routine control_ADDR_WIDTH16_X_LEN_IN32_F_LEN_IN9_OFFSET8 line 600 in file
		'./net_64_33_9_10_16_8.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      idle_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|    clear_acc_reg    | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     en_acc_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     y_valid_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
| point_calc_done_reg | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
| next_clear_acc_reg  | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|    y_counter_reg    | Flip-flop |   6   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine control_ADDR_WIDTH16_X_LEN_IN32_F_LEN_IN9_OFFSET8 line 642 in file
		'./net_64_33_9_10_16_8.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     x_ready_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     wr_en_x_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|    x_counter_reg    | Flip-flop |   5   |  Y  | N  | N  | N  | N  | N  | N  |
|    x_loaded_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     addr_x_reg      | Flip-flop |   5   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine control_ADDR_WIDTH16_X_LEN_IN32_F_LEN_IN9_OFFSET8 line 680 in file
		'./net_64_33_9_10_16_8.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     addr_f_reg      | Flip-flop |   5   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'layer2_32_9_16_3_f_rom'. (HDL-193)
Warning:  ./net_64_33_9_10_16_8.sv:362: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_64_33_9_10_16_8.sv:365: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_64_33_9_10_16_8.sv:366: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_64_33_9_10_16_8.sv:367: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_64_33_9_10_16_8.sv:368: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_64_33_9_10_16_8.sv:369: unsigned to signed assignment occurs. (VER-318)

Statistics for case statements in always block at line 360 in file
	'./net_64_33_9_10_16_8.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           361            |     no/auto      |
===============================================

Inferred memory devices in process
	in routine layer2_32_9_16_3_f_rom line 360 in file
		'./net_64_33_9_10_16_8.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        z_reg        | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'memory' instantiated from design 'layer2_32_9_16_3' with
	the parameters "16,32". (HDL-193)

Inferred memory devices in process
	in routine memory_WIDTH16_SIZE32 line 562 in file
		'./net_64_33_9_10_16_8.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    data_out_reg     | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
====================================================================
|     block name/line       | Inputs | Outputs | # sel inputs | MB |
====================================================================
| memory_WIDTH16_SIZE32/563 |   32   |   16    |      5       | N  |
====================================================================
Presto compilation completed successfully.
Information: Building the design 'memory' instantiated from design 'layer2_32_9_16_3' with
	the parameters "16,8". (HDL-193)

Inferred memory devices in process
	in routine memory_WIDTH16_SIZE8 line 562 in file
		'./net_64_33_9_10_16_8.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    data_out_reg     | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
===================================================================
|     block name/line      | Inputs | Outputs | # sel inputs | MB |
===================================================================
| memory_WIDTH16_SIZE8/563 |   8    |   16    |      3       | N  |
===================================================================
Presto compilation completed successfully.
Information: Building the design 'control' instantiated from design 'layer3_24_10_16_3' with
	the parameters "16,24,10,5". (HDL-193)
Warning:  ./net_64_33_9_10_16_8.sv:653: signed to unsigned conversion occurs. (VER-318)

Inferred memory devices in process
	in routine control_ADDR_WIDTH16_X_LEN_IN24_F_LEN_IN10_OFFSET5 line 600 in file
		'./net_64_33_9_10_16_8.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      idle_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|    clear_acc_reg    | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     en_acc_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     y_valid_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
| point_calc_done_reg | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
| next_clear_acc_reg  | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|    y_counter_reg    | Flip-flop |   5   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine control_ADDR_WIDTH16_X_LEN_IN24_F_LEN_IN10_OFFSET5 line 642 in file
		'./net_64_33_9_10_16_8.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     x_ready_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     wr_en_x_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|    x_counter_reg    | Flip-flop |   5   |  Y  | N  | N  | N  | N  | N  | N  |
|    x_loaded_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     addr_x_reg      | Flip-flop |   5   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine control_ADDR_WIDTH16_X_LEN_IN24_F_LEN_IN10_OFFSET5 line 680 in file
		'./net_64_33_9_10_16_8.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     addr_f_reg      | Flip-flop |   5   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'layer3_24_10_16_3_f_rom'. (HDL-193)
Warning:  ./net_64_33_9_10_16_8.sv:539: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_64_33_9_10_16_8.sv:543: unsigned to signed assignment occurs. (VER-318)

Statistics for case statements in always block at line 535 in file
	'./net_64_33_9_10_16_8.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           536            |     no/auto      |
===============================================

Inferred memory devices in process
	in routine layer3_24_10_16_3_f_rom line 535 in file
		'./net_64_33_9_10_16_8.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        z_reg        | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'memory' instantiated from design 'layer3_24_10_16_3' with
	the parameters "16,24". (HDL-193)

Inferred memory devices in process
	in routine memory_WIDTH16_SIZE24 line 562 in file
		'./net_64_33_9_10_16_8.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    data_out_reg     | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'memory' instantiated from design 'layer3_24_10_16_3' with
	the parameters "16,5". (HDL-193)

Inferred memory devices in process
	in routine memory_WIDTH16_SIZE5 line 562 in file
		'./net_64_33_9_10_16_8.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    data_out_reg     | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
1
###### CLOCKS AND PORTS #######
set CLK_PORT [get_ports $CLK_NAME]
{clk}
set TMP1 [remove_from_collection [all_inputs] $CLK_PORT]
{reset x_data[15] x_data[14] x_data[13] x_data[12] x_data[11] x_data[10] x_data[9] x_data[8] x_data[7] x_data[6] x_data[5] x_data[4] x_data[3] x_data[2] x_data[1] x_data[0] x_valid y_ready}
set INPUTS [remove_from_collection $TMP1 $RST_NAME]
{x_data[15] x_data[14] x_data[13] x_data[12] x_data[11] x_data[10] x_data[9] x_data[8] x_data[7] x_data[6] x_data[5] x_data[4] x_data[3] x_data[2] x_data[1] x_data[0] x_valid y_ready}
create_clock -period $CLK_PERIOD [get_ports clk]
1
# set delay for inputs to be 0.2ns
set_input_delay 0.2 -max -clock clk $INPUTS
1
set_output_delay 0.2 -max -clock clk [all_outputs]
1
###### OPTIMIZATION #######
set_max_area 0 
1
###### RUN #####
compile_ultra
Information: Performing power optimization. (PWR-850)
Alib files are up-to-date.
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library  |         Version         | Available |
============================================================================
| Basic DW Building Blocks           | J-2014.09-DWBB_201409.5.2 |   *     |
| Licensed DW Building Blocks        | J-2014.09-DWBB_201409.5.2 |   *     |
============================================================================

Information: Sequential output inversion is enabled.  SVF file must be used for formal verification. (OPT-1208)

Information: There are 48 potential problems in your design. Please run 'check_design' for more information. (LINT-99)


Loaded alib file './alib-52/NangateOpenCellLibrary_typical.db.alib'
  Building model 'DW01_NAND2'
Information: Ungrouping hierarchy genLayer1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer2 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer3 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer1/ctrl before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer1/mem_f before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer1/genblk1[0].mem_y before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer1/genblk1[0].mac before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer1/genblk1[1].mem_y before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer1/genblk1[1].mac before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer2/ctrl before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer2/mem_f before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer2/genblk1[0].mem_x before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer2/genblk1[0].mem_y before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer2/genblk1[0].mac before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer2/genblk1[1].mem_x before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer2/genblk1[1].mem_y before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer2/genblk1[1].mac before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer2/genblk1[2].mem_x before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer2/genblk1[2].mem_y before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer2/genblk1[2].mac before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer3/ctrl before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer3/mem_f before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer3/genblk1[0].mem_x before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer3/genblk1[0].mem_y before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer3/genblk1[0].mac before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer3/genblk1[1].mem_x before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer3/genblk1[1].mem_y before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer3/genblk1[1].mac before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer3/genblk1[2].mem_x before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer3/genblk1[2].mem_y before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer3/genblk1[2].mac before Pass 1 (OPT-776)
Information: Ungrouping 31 of 34 hierarchies before Pass 1 (OPT-775)
Information: State dependent leakage is now switched from on to off.

  Beginning Pass 1 Mapping
  ------------------------
  Processing 'net_64_33_9_10_16_8'
Information: Added key list 'DesignWare' to design 'net_64_33_9_10_16_8'. (DDB-72)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer1/mem_f/z_reg[14]' is removed because it is merged to 'genLayer1/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer1/mem_f/z_reg[13]' is removed because it is merged to 'genLayer1/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer1/mem_f/z_reg[12]' is removed because it is merged to 'genLayer1/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer1/mem_f/z_reg[11]' is removed because it is merged to 'genLayer1/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer1/mem_f/z_reg[10]' is removed because it is merged to 'genLayer1/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer1/mem_f/z_reg[9]' is removed because it is merged to 'genLayer1/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer1/mem_f/z_reg[8]' is removed because it is merged to 'genLayer1/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer1/mem_f/z_reg[7]' is removed because it is merged to 'genLayer1/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer1/mem_f/z_reg[6]' is removed because it is merged to 'genLayer1/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer1/mem_f/z_reg[5]' is removed because it is merged to 'genLayer1/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer1/mem_f/z_reg[4]' is removed because it is merged to 'genLayer1/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer1/mem_f/z_reg[3]' is removed because it is merged to 'genLayer1/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer2/mem_f/z_reg[14]' is removed because it is merged to 'genLayer2/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer2/mem_f/z_reg[13]' is removed because it is merged to 'genLayer2/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer2/mem_f/z_reg[12]' is removed because it is merged to 'genLayer2/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer2/mem_f/z_reg[11]' is removed because it is merged to 'genLayer2/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer2/mem_f/z_reg[10]' is removed because it is merged to 'genLayer2/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer2/mem_f/z_reg[9]' is removed because it is merged to 'genLayer2/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer2/mem_f/z_reg[8]' is removed because it is merged to 'genLayer2/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer2/mem_f/z_reg[7]' is removed because it is merged to 'genLayer2/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer2/mem_f/z_reg[6]' is removed because it is merged to 'genLayer2/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer2/mem_f/z_reg[5]' is removed because it is merged to 'genLayer2/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer2/mem_f/z_reg[4]' is removed because it is merged to 'genLayer2/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer2/mem_f/z_reg[3]' is removed because it is merged to 'genLayer2/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer3/mem_f/z_reg[14]' is removed because it is merged to 'genLayer3/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer3/mem_f/z_reg[13]' is removed because it is merged to 'genLayer3/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer3/mem_f/z_reg[12]' is removed because it is merged to 'genLayer3/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer3/mem_f/z_reg[11]' is removed because it is merged to 'genLayer3/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer3/mem_f/z_reg[10]' is removed because it is merged to 'genLayer3/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer3/mem_f/z_reg[9]' is removed because it is merged to 'genLayer3/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer3/mem_f/z_reg[8]' is removed because it is merged to 'genLayer3/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer3/mem_f/z_reg[7]' is removed because it is merged to 'genLayer3/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer3/mem_f/z_reg[6]' is removed because it is merged to 'genLayer3/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer3/mem_f/z_reg[5]' is removed because it is merged to 'genLayer3/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer3/mem_f/z_reg[4]' is removed because it is merged to 'genLayer3/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer3/mem_f/z_reg[3]' is removed because it is merged to 'genLayer3/mem_f/z_reg[15]'. (OPT-1215)
 Implement Synthetic for 'net_64_33_9_10_16_8'.
  Processing 'memory_WIDTH16_SIZE64_0'
 Implement Synthetic for 'memory_WIDTH16_SIZE64_0'.

  Updating timing information
Information: Updating design information... (UID-85)
Information: The register 'genLayer1/y_next_reg[1]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[0].mem_y/mem_reg[15][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[0].mem_y/mem_reg[13][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[0].mem_y/mem_reg[11][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[0].mem_y/mem_reg[9][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[0].mem_y/mem_reg[14][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[0].mem_y/mem_reg[12][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[0].mem_y/mem_reg[10][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[0].mem_y/mem_reg[8][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[0].mem_y/mem_reg[7][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[0].mem_y/mem_reg[5][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[0].mem_y/mem_reg[3][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[0].mem_y/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[0].mem_y/mem_reg[6][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[0].mem_y/mem_reg[4][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[0].mem_y/mem_reg[2][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[0].mem_y/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[1].mem_y/mem_reg[15][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[1].mem_y/mem_reg[13][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[1].mem_y/mem_reg[11][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[1].mem_y/mem_reg[9][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[1].mem_y/mem_reg[14][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[1].mem_y/mem_reg[12][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[1].mem_y/mem_reg[10][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[1].mem_y/mem_reg[8][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[1].mem_y/mem_reg[7][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[1].mem_y/mem_reg[5][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[1].mem_y/mem_reg[3][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[1].mem_y/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[1].mem_y/mem_reg[6][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[1].mem_y/mem_reg[4][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[1].mem_y/mem_reg[2][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[1].mem_y/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_y/mem_reg[7][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_y/mem_reg[3][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_y/mem_reg[5][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_y/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_y/mem_reg[6][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_y/mem_reg[4][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_y/mem_reg[2][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_y/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_y/mem_reg[7][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_y/mem_reg[3][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_y/mem_reg[5][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_y/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_y/mem_reg[6][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_y/mem_reg[4][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_y/mem_reg[2][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_y/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_y/mem_reg[7][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_y/mem_reg[3][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_y/mem_reg[5][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_y/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_y/mem_reg[6][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_y/mem_reg[4][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_y/mem_reg[2][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_y/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_y/mem_reg[3][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_y/mem_reg[2][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_y/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_y/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_y/mem_reg[4][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_y/mem_reg[3][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_y/mem_reg[2][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_y/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_y/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_y/mem_reg[4][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_y/mem_reg[3][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_y/mem_reg[2][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_y/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_y/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_y/mem_reg[4][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_y/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_y/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_y/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_y/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_y/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_y/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[1].mem_y/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[0].mem_y/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer1/genblk1[1].mac/correct_mult_reg' is removed because it is merged to 'genLayer1/genblk1[0].mac/correct_mult_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer2/genblk1[1].mac/correct_mult_reg' is removed because it is merged to 'genLayer2/genblk1[0].mac/correct_mult_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer2/genblk1[2].mac/correct_mult_reg' is removed because it is merged to 'genLayer2/genblk1[0].mac/correct_mult_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer3/genblk1[1].mac/correct_mult_reg' is removed because it is merged to 'genLayer3/genblk1[2].mac/correct_mult_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer3/genblk1[0].mac/correct_mult_reg' is removed because it is merged to 'genLayer3/genblk1[2].mac/correct_mult_reg'. (OPT-1215)

  Beginning Mapping Optimizations  (Ultra High effort)
  -------------------------------
Information: The register 'genLayer1/y_mem_i_reg[4]' will be removed. (OPT-1207)
  Mapping Optimization (Phase 1)
  Mapping Optimization (Phase 2)
  Mapping Optimization (Phase 3)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer2/genblk1[1].mac/enable_f_reg' is removed because it is merged to 'genLayer2/genblk1[2].mac/enable_f_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer2/genblk1[0].mac/enable_f_reg' is removed because it is merged to 'genLayer2/genblk1[2].mac/enable_f_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer1/genblk1[0].mac/enable_f_reg' is removed because it is merged to 'genLayer1/genblk1[1].mac/enable_f_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer3/genblk1[1].mac/enable_f_reg' is removed because it is merged to 'genLayer3/genblk1[2].mac/enable_f_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer3/genblk1[0].mac/enable_f_reg' is removed because it is merged to 'genLayer3/genblk1[2].mac/enable_f_reg'. (OPT-1215)
Information: The register 'genLayer1/y_point_reg[5]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/ctrl/addr_f_reg[4]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[8][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[16][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[24][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[4][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[12][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[20][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[28][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[9][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[17][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[25][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[5][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[13][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[21][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[29][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[2][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[10][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[18][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[26][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[6][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[14][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[22][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[30][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[3][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[11][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[19][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[27][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[7][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[15][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[23][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[31][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[16][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[18][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[20][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[22][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[9][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[11][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[15][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[13][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[23][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[17][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[21][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[19][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[12][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[10][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[14][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[8][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[5][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[7][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[3][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[25][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[31][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[29][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[27][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[6][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[2][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[4][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[30][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[26][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[28][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[24][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[4][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[6][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[2][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[24][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[28][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[26][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[30][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[22][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[18][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[20][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[16][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[8][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[12][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[10][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[14][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[19][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[21][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[17][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[23][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[7][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[3][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[5][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[13][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[11][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[9][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[15][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[31][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[25][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[27][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[29][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/ctrl/addr_f_reg[4]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/mem_reg[2][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/mem_reg[4][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/mem_reg[6][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/mem_reg[17][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/mem_reg[21][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/mem_reg[19][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/mem_reg[23][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/mem_reg[10][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/mem_reg[13][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/mem_reg[8][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/mem_reg[12][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/mem_reg[14][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/mem_reg[18][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/mem_reg[16][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/mem_reg[20][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/mem_reg[22][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/mem_reg[9][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/mem_reg[11][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/mem_reg[15][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/mem_reg[5][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/mem_reg[3][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/mem_reg[7][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mac/a_in_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/mem_reg[9][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/mem_reg[9][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/mem_reg[8][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/mem_reg[8][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/mem_reg[17][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/mem_reg[17][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/mem_reg[16][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/mem_reg[16][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/mem_reg[6][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/mem_reg[6][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/mem_reg[7][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/mem_reg[7][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/mem_reg[14][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/mem_reg[14][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/mem_reg[15][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/mem_reg[15][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/mem_reg[22][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/mem_reg[22][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/mem_reg[23][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/mem_reg[23][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/mem_reg[4][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/mem_reg[4][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/mem_reg[5][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/mem_reg[5][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/mem_reg[12][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/mem_reg[12][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/mem_reg[13][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/mem_reg[13][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/mem_reg[20][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/mem_reg[20][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/mem_reg[21][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/mem_reg[21][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/mem_reg[3][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/mem_reg[3][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/mem_reg[2][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/mem_reg[2][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/mem_reg[11][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/mem_reg[11][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/mem_reg[10][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/mem_reg[10][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/mem_reg[19][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/mem_reg[19][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/mem_reg[18][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mac/a_in_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/mem_reg[18][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mac/a_in_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mac/a_in_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mac/a_in_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mac/a_in_reg[15]' is a constant and will be removed. (OPT-1206)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer3/genblk1[2].mac/valid_out_reg' is removed because it is merged to 'genLayer3/genblk1[0].mac/valid_out_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer3/genblk1[1].mac/valid_out_reg' is removed because it is merged to 'genLayer3/genblk1[0].mac/valid_out_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer1/genblk1[0].mac/valid_out_reg' is removed because it is merged to 'genLayer1/genblk1[1].mac/valid_out_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer2/genblk1[1].mac/valid_out_reg' is removed because it is merged to 'genLayer2/genblk1[2].mac/valid_out_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer2/genblk1[0].mac/valid_out_reg' is removed because it is merged to 'genLayer2/genblk1[2].mac/valid_out_reg'. (OPT-1215)

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:01:23   76638.1      1.65    4023.2    5854.9                           1727738.0000
    0:01:23   76638.1      1.65    4023.2    5854.9                           1727738.0000
    0:01:23   76638.1      1.65    4023.2    5854.9                           1727738.0000
    0:01:24   76610.7      1.65    4021.3    5747.5                           1726472.5000
  Re-synthesis Optimization (Phase 1)
  Re-synthesis Optimization (Phase 2)
  Global Optimization (Phase 1)
  Global Optimization (Phase 2)
  Global Optimization (Phase 3)
  Global Optimization (Phase 4)
  Global Optimization (Phase 5)
  Global Optimization (Phase 6)
  Global Optimization (Phase 7)
  Global Optimization (Phase 8)
  Global Optimization (Phase 9)
  Global Optimization (Phase 10)
  Global Optimization (Phase 11)
  Global Optimization (Phase 12)
  Global Optimization (Phase 13)
  Global Optimization (Phase 14)
  Global Optimization (Phase 15)
  Global Optimization (Phase 16)
  Global Optimization (Phase 17)
  Global Optimization (Phase 18)
  Global Optimization (Phase 19)
  Global Optimization (Phase 20)
  Global Optimization (Phase 21)
  Global Optimization (Phase 22)
  Global Optimization (Phase 23)
  Global Optimization (Phase 24)
  Global Optimization (Phase 25)
  Global Optimization (Phase 26)
  Global Optimization (Phase 27)
  Global Optimization (Phase 28)
  Global Optimization (Phase 29)
  Global Optimization (Phase 30)
  Global Optimization (Phase 31)
  Mapping 'net_64_33_9_10_16_8_DP_OP_2382J1_126_7517_3'
    0:01:45   63649.0      0.95    3032.2      86.3                           1271692.2500



  Beginning Delay Optimization Phase
  ----------------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:01:45   63649.0      0.95    3032.2      86.3                           1271692.2500
    0:01:45   63649.0      0.95    3032.2      86.3                           1271692.2500
    0:01:47   63617.9      0.95    2972.3      86.3                           1270110.3750
    0:01:47   63617.9      0.95    2972.3      86.3                           1270110.3750
    0:02:08   63902.8      0.90    2966.8      83.5                           1279812.1250
    0:02:08   63902.8      0.90    2966.8      83.5                           1279812.1250
    0:02:08   63902.2      0.90    2966.8      83.5                           1279791.0000
    0:02:08   63902.2      0.90    2966.8      83.5                           1279791.0000
    0:02:23   63902.8      0.90    2966.8      83.5                           1279812.1250
    0:02:23   63902.8      0.90    2966.8      83.5                           1279812.1250
    0:02:30   64299.6      0.83    2959.0      42.7                           1293429.1250
    0:02:30   64299.6      0.83    2959.0      42.7                           1293429.1250
    0:02:32   64301.2      0.83    2958.9      42.7                           1293525.6250

  Beginning Delay Optimization
  ----------------------------
    0:02:32   64296.5      0.83    2958.7      42.7                           1293374.7500
    0:02:33   64318.3      0.83    2958.1      42.7                           1294111.5000
    0:02:33   64318.3      0.83    2958.1      42.7                           1294111.5000
    0:02:34   64329.4      0.83    2958.0      42.7                           1294507.0000
    0:02:34   64328.4      0.83    2957.9      42.7                           1294478.2500
    0:02:34   64326.0      0.83    2957.9      42.7                           1294426.7500
    0:02:34   64326.0      0.83    2957.9      42.7                           1294426.7500
    0:02:35   64326.0      0.83    2957.9      42.7                           1294426.7500


  Beginning Design Rule Fixing  (max_capacitance)
  ----------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:02:35   64326.0      0.83    2957.9      42.7                           1294426.7500
  Global Optimization (Phase 32)
  Global Optimization (Phase 33)
  Global Optimization (Phase 34)
    0:02:37   64310.6      0.81    2939.9       0.0 genLayer1/genblk1[1].mac/mult_in_reg[13]/D 1293714.1250
    0:02:37   64321.5      0.81    2939.4       0.0                           1294182.0000
    0:02:43   64417.8      0.80    2938.3       0.0                           1297313.2500

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:02:44   64417.8      0.80    2938.3       0.0                           1297313.2500
    0:02:44   64424.9      0.80    2937.1       0.0                           1297478.3750


  Beginning Leakage Power Optimization  (max_leakage_power 0)
  ------------------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:02:53   64383.7      0.80    2937.0       0.0                           1296547.6250
  Global Optimization (Phase 35)
  Global Optimization (Phase 36)
  Global Optimization (Phase 37)
  Global Optimization (Phase 38)
  Global Optimization (Phase 39)
  Global Optimization (Phase 40)
  Global Optimization (Phase 41)
  Global Optimization (Phase 42)
  Global Optimization (Phase 43)
  Global Optimization (Phase 44)
  Global Optimization (Phase 45)
  Global Optimization (Phase 46)
  Global Optimization (Phase 47)
  Global Optimization (Phase 48)
  Global Optimization (Phase 49)
  Global Optimization (Phase 50)
    0:02:56   63623.7      0.76    2847.3       0.0 genLayer2/genblk1[0].mac/mult_in_reg[14]/D 1269174.6250
    0:02:57   63687.6      0.75    2846.1       0.0 genLayer3/genblk1[0].mac/mult_in_reg[10]/D 1271141.2500
    0:02:57   63692.6      0.75    2845.9       0.0                           1271286.8750
    0:02:58   63691.6      0.75    2845.8       0.0                           1271317.8750
    0:02:58   63691.6      0.75    2845.8       0.0                           1271317.8750
    0:02:59   63692.4      0.75    2843.2       0.0                           1271384.7500
    0:02:59   63692.4      0.75    2843.2       0.0                           1271384.7500
    0:02:59   63692.4      0.75    2843.2       0.0                           1271384.7500
    0:02:59   63692.4      0.75    2843.2       0.0                           1271384.7500
    0:02:59   63692.4      0.75    2843.2       0.0                           1271384.7500
    0:02:59   63692.4      0.75    2843.2       0.0                           1271384.7500
    0:02:59   63692.4      0.75    2843.2       0.0                           1271384.7500
    0:02:59   63692.4      0.75    2843.2       0.0                           1271384.7500
    0:03:01   63814.2      0.74    2841.7       0.0                           1275692.2500
    0:03:01   63814.2      0.74    2841.7       0.0                           1275692.2500
    0:03:01   63814.2      0.74    2841.7       0.0                           1275692.2500
    0:03:01   63814.2      0.74    2841.7       0.0                           1275692.2500
    0:03:01   63814.2      0.74    2841.7       0.0                           1275692.2500
    0:03:01   63814.2      0.74    2841.7       0.0                           1275692.2500
    0:03:02   63814.2      0.74    2841.7       0.0                           1275692.2500
    0:03:02   63814.2      0.74    2841.7       0.0                           1275692.2500
    0:03:02   63814.2      0.74    2841.7       0.0                           1275692.2500
    0:03:02   63814.2      0.74    2841.7       0.0                           1275692.2500
    0:03:02   63814.2      0.74    2841.7       0.0                           1275692.2500

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:03:04   63814.2      0.74    2841.7       0.0                           1275692.2500
    0:03:06   63178.5      0.74    3016.7       0.0                           1250328.7500
    0:03:06   63206.1      0.73    3016.4       0.0                           1251704.7500
    0:03:06   63206.1      0.73    3016.4       0.0                           1251704.7500
    0:03:08   63236.2      0.73    2990.6       0.0                           1253487.5000
    0:03:09   63170.7      0.73    2976.3       0.0                           1251765.0000
    0:03:11   63270.5      0.73    2947.4       0.0                           1255683.2500
    0:03:17   63277.7      0.73    2919.0       2.7                           1256000.6250
    0:03:18   63211.4      0.73    2915.6       2.7                           1252586.1250
Loading db file '/home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Warning: Design 'net_64_33_9_10_16_8' contains 1 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
     Net 'genLayer1/genblk1[0].mem_x/clk': 6529 load(s), 1 driver(s)
Information: State dependent leakage is now switched from off to on.
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
1
report_area
 
****************************************
Report : area
Design : net_64_33_9_10_16_8
Version: J-2014.09-SP5-2
Date   : Fri Dec  3 12:25:40 2021
****************************************

Information: Updating design information... (UID-85)
Warning: Design 'net_64_33_9_10_16_8' contains 1 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
Library(s) Used:

    NangateOpenCellLibrary (File: /home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db)

Number of ports:                           38
Number of nets:                         26449
Number of cells:                        24838
Number of combinational cells:          20387
Number of sequential cells:              4449
Number of macros/black boxes:               0
Number of buf/inv:                       1829
Number of references:                      57

Combinational area:              33652.724079
Buf/Inv area:                     1247.274002
Noncombinational area:           29558.716933
Macro/Black Box area:                0.000000
Net Interconnect area:      undefined  (Wire load has zero net area)

Total cell area:                 63211.441012
Total area:                 undefined
1
report_power
 
****************************************
Report : power
        -analysis_effort low
Design : net_64_33_9_10_16_8
Version: J-2014.09-SP5-2
Date   : Fri Dec  3 12:25:41 2021
****************************************


Library(s) Used:

    NangateOpenCellLibrary (File: /home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db)


Operating Conditions: typical   Library: NangateOpenCellLibrary
Wire Load Model Mode: top

Design        Wire Load Model            Library
------------------------------------------------
net_64_33_9_10_16_8    5K_hvratio_1_1    NangateOpenCellLibrary


Global Operating Voltage = 1.1  
Power-specific unit information :
    Voltage Units = 1V
    Capacitance Units = 1.000000ff
    Time Units = 1ns
    Dynamic Power Units = 1uW    (derived from V,C,T units)
    Leakage Power Units = 1nW


  Cell Internal Power  =  85.0426 mW   (99%)
  Net Switching Power  = 513.0664 uW    (1%)
                         ---------
Total Dynamic Power    =  85.5556 mW  (100%)

Cell Leakage Power     =   1.2428 mW


                 Internal         Switching           Leakage            Total
Power Group      Power            Power               Power              Power   (   %    )  Attrs
--------------------------------------------------------------------------------------------------
io_pad             0.0000            0.0000            0.0000            0.0000  (   0.00%)
memory             0.0000            0.0000            0.0000            0.0000  (   0.00%)
black_box          0.0000            0.0000            0.0000            0.0000  (   0.00%)
clock_network      0.0000            0.0000            0.0000            0.0000  (   0.00%)
register       8.4779e+04           57.1130        5.0205e+05        8.5338e+04  (  98.31%)
sequential         0.0000            0.0000            0.0000            0.0000  (   0.00%)
combinational    266.7302          455.9572        7.4079e+05        1.4635e+03  (   1.69%)
--------------------------------------------------------------------------------------------------
Total          8.5046e+04 uW       513.0702 uW     1.2428e+06 nW     8.6801e+04 uW
1
report_timing
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : net_64_33_9_10_16_8
Version: J-2014.09-SP5-2
Date   : Fri Dec  3 12:25:41 2021
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: typical   Library: NangateOpenCellLibrary
Wire Load Model Mode: top

  Startpoint: genLayer3/genblk1[2].mac/a_in_reg[12]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: genLayer3/genblk1[2].mac/mult_in_reg[0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  net_64_33_9_10_16_8
                     5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  genLayer3/genblk1[2].mac/a_in_reg[12]/CK (DFF_X1)       0.00 #     0.00 r
  genLayer3/genblk1[2].mac/a_in_reg[12]/Q (DFF_X1)        0.12       0.12 r
  U15324/ZN (XNOR2_X1)                                    0.08       0.20 r
  U15328/Z (BUF_X2)                                       0.09       0.28 r
  U15438/ZN (OAI22_X1)                                    0.06       0.35 f
  U15466/CO (FA_X1)                                       0.11       0.45 f
  U15537/CO (FA_X1)                                       0.10       0.56 f
  U15478/CO (FA_X1)                                       0.09       0.65 f
  U15445/S (FA_X1)                                        0.14       0.79 f
  U13566/ZN (OR2_X2)                                      0.06       0.86 f
  U16176/ZN (NOR2_X1)                                     0.05       0.91 r
  U16187/ZN (OAI21_X1)                                    0.03       0.94 f
  U16190/ZN (AOI21_X1)                                    0.04       0.98 r
  U16191/ZN (OAI21_X1)                                    0.03       1.01 f
  U16210/ZN (NAND2_X1)                                    0.03       1.04 r
  U16225/ZN (NAND2_X1)                                    0.04       1.08 f
  U28446/ZN (NAND2_X2)                                    0.06       1.14 r
  U28447/ZN (NAND2_X1)                                    0.04       1.18 f
  genLayer3/genblk1[2].mac/mult_in_reg[0]/D (DFF_X1)      0.01       1.19 f
  data arrival time                                                  1.19

  clock clk (rise edge)                                   0.50       0.50
  clock network delay (ideal)                             0.00       0.50
  genLayer3/genblk1[2].mac/mult_in_reg[0]/CK (DFF_X1)     0.00       0.50 r
  library setup time                                     -0.04       0.46
  data required time                                                 0.46
  --------------------------------------------------------------------------
  data required time                                                 0.46
  data arrival time                                                 -1.19
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.73


1
write -f verilog $TOP_MOD_NAME -output gates.v -hierarchy
Writing verilog file '/home/home5/aalgewaththa/ese507work/proj3/part3/hdl/gates.v'.
Warning: Verilog 'assign' or 'tran' statements are written out. (VO-4)
1
quit

Thank you...

                      Design Compiler Graphical
                            DC Ultra (TM)
                             DFTMAX (TM)
                         Power Compiler (TM)
                           DesignWare (R)
                           DC Expert (TM)
                         Design Vision (TM)
                          HDL Compiler (TM)
                         VHDL Compiler (TM)
                            DFT Compiler
                        Library Compiler (TM)
                         Design Compiler(R)

         Version J-2014.09-SP5-2 for RHEL64 -- Jul 11, 2015
               Copyright (c) 1988-2015 Synopsys, Inc.

This software and the associated documentation are confidential and 
proprietary to Synopsys, Inc. Your use or disclosure of this software 
is subject to the terms and conditions of a written license agreement 
between you, or your company, and Synopsys, Inc.

Initializing...
##############################################
# Setup: fill out the following parameters: name of clock signal, clock period (ns),
# reset signal name (if used), name of top-level module, name of source file
set CLK_NAME "clk";
clk
set CLK_PERIOD 0.55
0.55
set RST_NAME "reset";
reset
set TOP_MOD_NAME net_64_33_9_10_16_8
net_64_33_9_10_16_8
set SRC_FILE net_64_33_9_10_16_8.sv
net_64_33_9_10_16_8.sv
# If you have multiple source files, change the line above to list them all like this:
# set SRC_FILE net_64_33_9_10_16_8.sv
###############################################
source setupdc.tcl
NangateOpenCellLibrary_typical.db dw_foundation.sldb
file mkdir work_synth
# optimize FSMs
set fsm_auto_inferring "true"; 
true
set fsm_enable_state_minimization "true";
true
define_design_lib WORK -path work_synth
1
analyze $SRC_FILE -format sverilog
Running PRESTO HDLC
Searching for ./net_64_33_9_10_16_8.sv
Compiling source file ./net_64_33_9_10_16_8.sv
Presto compilation completed successfully.
Loading db file '/home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db'
Loading db file '/usr/local/synopsys/syn/libraries/syn/dw_foundation.sldb'
1
elaborate -work WORK $TOP_MOD_NAME
Loading db file '/usr/local/synopsys/syn/libraries/syn/gtech.db'
Loading db file '/usr/local/synopsys/syn/libraries/syn/standard.sldb'
  Loading link library 'NangateOpenCellLibrary'
  Loading link library 'gtech'
Running PRESTO HDLC
Presto compilation completed successfully.
Elaborated 1 design.
Current design is now 'net_64_33_9_10_16_8'.
Information: Building the design 'layer1_64_33_16_2'. (HDL-193)
Warning:  ./net_64_33_9_10_16_8.sv:138: signed to unsigned conversion occurs. (VER-318)
Warning:  ./net_64_33_9_10_16_8.sv:146: signed to unsigned conversion occurs. (VER-318)

Inferred memory devices in process
	in routine layer1_64_33_16_2 line 120 in file
		'./net_64_33_9_10_16_8.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     y_next_reg      | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
|    conv_done_reg    | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     y_point_reg     | Flip-flop |   6   |  Y  | N  | N  | N  | N  | N  | N  |
|     y_valid_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     y_mem_i_reg     | Flip-flop |   5   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'layer2_32_9_16_3'. (HDL-193)
Warning:  ./net_64_33_9_10_16_8.sv:337: signed to unsigned conversion occurs. (VER-318)
Warning:  ./net_64_33_9_10_16_8.sv:345: signed to unsigned conversion occurs. (VER-318)

Inferred memory devices in process
	in routine layer2_32_9_16_3 line 319 in file
		'./net_64_33_9_10_16_8.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     y_next_reg      | Flip-flop |   3   |  Y  | N  | N  | N  | N  | N  | N  |
|    conv_done_reg    | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     y_point_reg     | Flip-flop |   6   |  Y  | N  | N  | N  | N  | N  | N  |
|     y_valid_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     y_mem_i_reg     | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'layer3_24_10_16_3'. (HDL-193)
Warning:  ./net_64_33_9_10_16_8.sv:512: signed to unsigned conversion occurs. (VER-318)
Warning:  ./net_64_33_9_10_16_8.sv:520: signed to unsigned conversion occurs. (VER-318)

Inferred memory devices in process
	in routine layer3_24_10_16_3 line 494 in file
		'./net_64_33_9_10_16_8.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     y_next_reg      | Flip-flop |   3   |  Y  | N  | N  | N  | N  | N  | N  |
|    conv_done_reg    | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     y_point_reg     | Flip-flop |   5   |  Y  | N  | N  | N  | N  | N  | N  |
|     y_valid_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     y_mem_i_reg     | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'control' instantiated from design 'layer1_64_33_16_2' with
	the parameters "16,64,33,16". (HDL-193)
Warning:  ./net_64_33_9_10_16_8.sv:653: signed to unsigned conversion occurs. (VER-318)

Inferred memory devices in process
	in routine control_ADDR_WIDTH16_X_LEN_IN64_F_LEN_IN33_OFFSET16 line 600 in file
		'./net_64_33_9_10_16_8.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      idle_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|    clear_acc_reg    | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     en_acc_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     y_valid_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
| point_calc_done_reg | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
| next_clear_acc_reg  | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|    y_counter_reg    | Flip-flop |   6   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine control_ADDR_WIDTH16_X_LEN_IN64_F_LEN_IN33_OFFSET16 line 642 in file
		'./net_64_33_9_10_16_8.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     x_ready_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     wr_en_x_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|    x_counter_reg    | Flip-flop |   6   |  Y  | N  | N  | N  | N  | N  | N  |
|    x_loaded_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     addr_x_reg      | Flip-flop |   6   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine control_ADDR_WIDTH16_X_LEN_IN64_F_LEN_IN33_OFFSET16 line 680 in file
		'./net_64_33_9_10_16_8.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     addr_f_reg      | Flip-flop |   7   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'layer1_64_33_16_2_f_rom'. (HDL-193)
Warning:  ./net_64_33_9_10_16_8.sv:163: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_64_33_9_10_16_8.sv:164: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_64_33_9_10_16_8.sv:166: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_64_33_9_10_16_8.sv:170: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_64_33_9_10_16_8.sv:173: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_64_33_9_10_16_8.sv:174: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_64_33_9_10_16_8.sv:183: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_64_33_9_10_16_8.sv:186: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_64_33_9_10_16_8.sv:194: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_64_33_9_10_16_8.sv:195: unsigned to signed assignment occurs. (VER-318)

Statistics for case statements in always block at line 161 in file
	'./net_64_33_9_10_16_8.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           162            |     no/auto      |
===============================================

Inferred memory devices in process
	in routine layer1_64_33_16_2_f_rom line 161 in file
		'./net_64_33_9_10_16_8.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        z_reg        | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'memory' instantiated from design 'layer1_64_33_16_2' with
	the parameters "16,64". (HDL-193)

Inferred memory devices in process
	in routine memory_WIDTH16_SIZE64 line 562 in file
		'./net_64_33_9_10_16_8.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    data_out_reg     | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
====================================================================
|     block name/line       | Inputs | Outputs | # sel inputs | MB |
====================================================================
| memory_WIDTH16_SIZE64/563 |   64   |   16    |      6       | N  |
====================================================================
Presto compilation completed successfully.
Information: Building the design 'memory' instantiated from design 'layer1_64_33_16_2' with
	the parameters "16,16". (HDL-193)

Inferred memory devices in process
	in routine memory_WIDTH16_SIZE16 line 562 in file
		'./net_64_33_9_10_16_8.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    data_out_reg     | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
====================================================================
|     block name/line       | Inputs | Outputs | # sel inputs | MB |
====================================================================
| memory_WIDTH16_SIZE16/563 |   16   |   16    |      4       | N  |
====================================================================
Presto compilation completed successfully.
Information: Building the design 'mac' instantiated from design 'layer1_64_33_16_2' with
	the parameters "16,16". (HDL-193)

Inferred memory devices in process
	in routine mac_WIDTH16_OUT_WIDTH16 line 751 in file
		'./net_64_33_9_10_16_8.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     mult_in_reg     | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|    valid_out_reg    | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|        f_reg        | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|      a_in_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|      b_in_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|  correct_mult_reg   | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|    enable_f_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'control' instantiated from design 'layer2_32_9_16_3' with
	the parameters "16,32,9,8". (HDL-193)
Warning:  ./net_64_33_9_10_16_8.sv:653: signed to unsigned conversion occurs. (VER-318)

Inferred memory devices in process
	in routine control_ADDR_WIDTH16_X_LEN_IN32_F_LEN_IN9_OFFSET8 line 600 in file
		'./net_64_33_9_10_16_8.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      idle_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|    clear_acc_reg    | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     en_acc_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     y_valid_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
| point_calc_done_reg | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
| next_clear_acc_reg  | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|    y_counter_reg    | Flip-flop |   6   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine control_ADDR_WIDTH16_X_LEN_IN32_F_LEN_IN9_OFFSET8 line 642 in file
		'./net_64_33_9_10_16_8.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     x_ready_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     wr_en_x_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|    x_counter_reg    | Flip-flop |   5   |  Y  | N  | N  | N  | N  | N  | N  |
|    x_loaded_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     addr_x_reg      | Flip-flop |   5   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine control_ADDR_WIDTH16_X_LEN_IN32_F_LEN_IN9_OFFSET8 line 680 in file
		'./net_64_33_9_10_16_8.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     addr_f_reg      | Flip-flop |   5   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'layer2_32_9_16_3_f_rom'. (HDL-193)
Warning:  ./net_64_33_9_10_16_8.sv:362: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_64_33_9_10_16_8.sv:365: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_64_33_9_10_16_8.sv:366: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_64_33_9_10_16_8.sv:367: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_64_33_9_10_16_8.sv:368: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_64_33_9_10_16_8.sv:369: unsigned to signed assignment occurs. (VER-318)

Statistics for case statements in always block at line 360 in file
	'./net_64_33_9_10_16_8.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           361            |     no/auto      |
===============================================

Inferred memory devices in process
	in routine layer2_32_9_16_3_f_rom line 360 in file
		'./net_64_33_9_10_16_8.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        z_reg        | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'memory' instantiated from design 'layer2_32_9_16_3' with
	the parameters "16,32". (HDL-193)

Inferred memory devices in process
	in routine memory_WIDTH16_SIZE32 line 562 in file
		'./net_64_33_9_10_16_8.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    data_out_reg     | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
====================================================================
|     block name/line       | Inputs | Outputs | # sel inputs | MB |
====================================================================
| memory_WIDTH16_SIZE32/563 |   32   |   16    |      5       | N  |
====================================================================
Presto compilation completed successfully.
Information: Building the design 'memory' instantiated from design 'layer2_32_9_16_3' with
	the parameters "16,8". (HDL-193)

Inferred memory devices in process
	in routine memory_WIDTH16_SIZE8 line 562 in file
		'./net_64_33_9_10_16_8.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    data_out_reg     | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
===================================================================
|     block name/line      | Inputs | Outputs | # sel inputs | MB |
===================================================================
| memory_WIDTH16_SIZE8/563 |   8    |   16    |      3       | N  |
===================================================================
Presto compilation completed successfully.
Information: Building the design 'control' instantiated from design 'layer3_24_10_16_3' with
	the parameters "16,24,10,5". (HDL-193)
Warning:  ./net_64_33_9_10_16_8.sv:653: signed to unsigned conversion occurs. (VER-318)

Inferred memory devices in process
	in routine control_ADDR_WIDTH16_X_LEN_IN24_F_LEN_IN10_OFFSET5 line 600 in file
		'./net_64_33_9_10_16_8.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      idle_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|    clear_acc_reg    | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     en_acc_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     y_valid_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
| point_calc_done_reg | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
| next_clear_acc_reg  | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|    y_counter_reg    | Flip-flop |   5   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine control_ADDR_WIDTH16_X_LEN_IN24_F_LEN_IN10_OFFSET5 line 642 in file
		'./net_64_33_9_10_16_8.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     x_ready_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     wr_en_x_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|    x_counter_reg    | Flip-flop |   5   |  Y  | N  | N  | N  | N  | N  | N  |
|    x_loaded_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     addr_x_reg      | Flip-flop |   5   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine control_ADDR_WIDTH16_X_LEN_IN24_F_LEN_IN10_OFFSET5 line 680 in file
		'./net_64_33_9_10_16_8.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     addr_f_reg      | Flip-flop |   5   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'layer3_24_10_16_3_f_rom'. (HDL-193)
Warning:  ./net_64_33_9_10_16_8.sv:539: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_64_33_9_10_16_8.sv:543: unsigned to signed assignment occurs. (VER-318)

Statistics for case statements in always block at line 535 in file
	'./net_64_33_9_10_16_8.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           536            |     no/auto      |
===============================================

Inferred memory devices in process
	in routine layer3_24_10_16_3_f_rom line 535 in file
		'./net_64_33_9_10_16_8.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        z_reg        | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'memory' instantiated from design 'layer3_24_10_16_3' with
	the parameters "16,24". (HDL-193)

Inferred memory devices in process
	in routine memory_WIDTH16_SIZE24 line 562 in file
		'./net_64_33_9_10_16_8.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    data_out_reg     | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'memory' instantiated from design 'layer3_24_10_16_3' with
	the parameters "16,5". (HDL-193)

Inferred memory devices in process
	in routine memory_WIDTH16_SIZE5 line 562 in file
		'./net_64_33_9_10_16_8.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    data_out_reg     | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
1
###### CLOCKS AND PORTS #######
set CLK_PORT [get_ports $CLK_NAME]
{clk}
set TMP1 [remove_from_collection [all_inputs] $CLK_PORT]
{reset x_data[15] x_data[14] x_data[13] x_data[12] x_data[11] x_data[10] x_data[9] x_data[8] x_data[7] x_data[6] x_data[5] x_data[4] x_data[3] x_data[2] x_data[1] x_data[0] x_valid y_ready}
set INPUTS [remove_from_collection $TMP1 $RST_NAME]
{x_data[15] x_data[14] x_data[13] x_data[12] x_data[11] x_data[10] x_data[9] x_data[8] x_data[7] x_data[6] x_data[5] x_data[4] x_data[3] x_data[2] x_data[1] x_data[0] x_valid y_ready}
create_clock -period $CLK_PERIOD [get_ports clk]
1
# set delay for inputs to be 0.2ns
set_input_delay 0.2 -max -clock clk $INPUTS
1
set_output_delay 0.2 -max -clock clk [all_outputs]
1
###### OPTIMIZATION #######
set_max_area 0 
1
###### RUN #####
compile_ultra
Information: Performing power optimization. (PWR-850)
Alib files are up-to-date.
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library  |         Version         | Available |
============================================================================
| Basic DW Building Blocks           | J-2014.09-DWBB_201409.5.2 |   *     |
| Licensed DW Building Blocks        | J-2014.09-DWBB_201409.5.2 |   *     |
============================================================================

Information: Sequential output inversion is enabled.  SVF file must be used for formal verification. (OPT-1208)

Information: There are 48 potential problems in your design. Please run 'check_design' for more information. (LINT-99)


Loaded alib file './alib-52/NangateOpenCellLibrary_typical.db.alib'
  Building model 'DW01_NAND2'
Information: Ungrouping hierarchy genLayer1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer2 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer3 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer1/ctrl before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer1/mem_f before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer1/genblk1[0].mem_y before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer1/genblk1[0].mac before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer1/genblk1[1].mem_y before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer1/genblk1[1].mac before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer2/ctrl before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer2/mem_f before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer2/genblk1[0].mem_x before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer2/genblk1[0].mem_y before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer2/genblk1[0].mac before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer2/genblk1[1].mem_x before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer2/genblk1[1].mem_y before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer2/genblk1[1].mac before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer2/genblk1[2].mem_x before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer2/genblk1[2].mem_y before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer2/genblk1[2].mac before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer3/ctrl before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer3/mem_f before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer3/genblk1[0].mem_x before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer3/genblk1[0].mem_y before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer3/genblk1[0].mac before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer3/genblk1[1].mem_x before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer3/genblk1[1].mem_y before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer3/genblk1[1].mac before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer3/genblk1[2].mem_x before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer3/genblk1[2].mem_y before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer3/genblk1[2].mac before Pass 1 (OPT-776)
Information: Ungrouping 31 of 34 hierarchies before Pass 1 (OPT-775)
Information: State dependent leakage is now switched from on to off.

  Beginning Pass 1 Mapping
  ------------------------
  Processing 'net_64_33_9_10_16_8'
Information: Added key list 'DesignWare' to design 'net_64_33_9_10_16_8'. (DDB-72)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer1/mem_f/z_reg[14]' is removed because it is merged to 'genLayer1/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer1/mem_f/z_reg[13]' is removed because it is merged to 'genLayer1/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer1/mem_f/z_reg[12]' is removed because it is merged to 'genLayer1/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer1/mem_f/z_reg[11]' is removed because it is merged to 'genLayer1/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer1/mem_f/z_reg[10]' is removed because it is merged to 'genLayer1/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer1/mem_f/z_reg[9]' is removed because it is merged to 'genLayer1/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer1/mem_f/z_reg[8]' is removed because it is merged to 'genLayer1/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer1/mem_f/z_reg[7]' is removed because it is merged to 'genLayer1/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer1/mem_f/z_reg[6]' is removed because it is merged to 'genLayer1/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer1/mem_f/z_reg[5]' is removed because it is merged to 'genLayer1/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer1/mem_f/z_reg[4]' is removed because it is merged to 'genLayer1/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer1/mem_f/z_reg[3]' is removed because it is merged to 'genLayer1/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer2/mem_f/z_reg[14]' is removed because it is merged to 'genLayer2/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer2/mem_f/z_reg[13]' is removed because it is merged to 'genLayer2/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer2/mem_f/z_reg[12]' is removed because it is merged to 'genLayer2/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer2/mem_f/z_reg[11]' is removed because it is merged to 'genLayer2/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer2/mem_f/z_reg[10]' is removed because it is merged to 'genLayer2/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer2/mem_f/z_reg[9]' is removed because it is merged to 'genLayer2/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer2/mem_f/z_reg[8]' is removed because it is merged to 'genLayer2/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer2/mem_f/z_reg[7]' is removed because it is merged to 'genLayer2/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer2/mem_f/z_reg[6]' is removed because it is merged to 'genLayer2/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer2/mem_f/z_reg[5]' is removed because it is merged to 'genLayer2/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer2/mem_f/z_reg[4]' is removed because it is merged to 'genLayer2/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer2/mem_f/z_reg[3]' is removed because it is merged to 'genLayer2/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer3/mem_f/z_reg[14]' is removed because it is merged to 'genLayer3/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer3/mem_f/z_reg[13]' is removed because it is merged to 'genLayer3/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer3/mem_f/z_reg[12]' is removed because it is merged to 'genLayer3/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer3/mem_f/z_reg[11]' is removed because it is merged to 'genLayer3/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer3/mem_f/z_reg[10]' is removed because it is merged to 'genLayer3/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer3/mem_f/z_reg[9]' is removed because it is merged to 'genLayer3/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer3/mem_f/z_reg[8]' is removed because it is merged to 'genLayer3/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer3/mem_f/z_reg[7]' is removed because it is merged to 'genLayer3/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer3/mem_f/z_reg[6]' is removed because it is merged to 'genLayer3/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer3/mem_f/z_reg[5]' is removed because it is merged to 'genLayer3/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer3/mem_f/z_reg[4]' is removed because it is merged to 'genLayer3/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer3/mem_f/z_reg[3]' is removed because it is merged to 'genLayer3/mem_f/z_reg[15]'. (OPT-1215)
 Implement Synthetic for 'net_64_33_9_10_16_8'.
  Processing 'memory_WIDTH16_SIZE64_0'
 Implement Synthetic for 'memory_WIDTH16_SIZE64_0'.

  Updating timing information
Information: Updating design information... (UID-85)
Information: The register 'genLayer1/y_next_reg[1]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[0].mem_y/mem_reg[15][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[0].mem_y/mem_reg[13][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[0].mem_y/mem_reg[11][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[0].mem_y/mem_reg[9][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[0].mem_y/mem_reg[14][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[0].mem_y/mem_reg[12][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[0].mem_y/mem_reg[10][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[0].mem_y/mem_reg[8][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[0].mem_y/mem_reg[7][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[0].mem_y/mem_reg[5][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[0].mem_y/mem_reg[3][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[0].mem_y/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[0].mem_y/mem_reg[6][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[0].mem_y/mem_reg[4][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[0].mem_y/mem_reg[2][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[0].mem_y/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[1].mem_y/mem_reg[15][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[1].mem_y/mem_reg[13][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[1].mem_y/mem_reg[11][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[1].mem_y/mem_reg[9][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[1].mem_y/mem_reg[14][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[1].mem_y/mem_reg[12][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[1].mem_y/mem_reg[10][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[1].mem_y/mem_reg[8][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[1].mem_y/mem_reg[7][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[1].mem_y/mem_reg[5][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[1].mem_y/mem_reg[3][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[1].mem_y/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[1].mem_y/mem_reg[6][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[1].mem_y/mem_reg[4][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[1].mem_y/mem_reg[2][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[1].mem_y/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_y/mem_reg[7][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_y/mem_reg[3][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_y/mem_reg[5][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_y/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_y/mem_reg[6][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_y/mem_reg[4][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_y/mem_reg[2][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_y/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_y/mem_reg[7][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_y/mem_reg[3][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_y/mem_reg[5][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_y/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_y/mem_reg[6][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_y/mem_reg[4][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_y/mem_reg[2][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_y/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_y/mem_reg[7][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_y/mem_reg[3][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_y/mem_reg[5][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_y/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_y/mem_reg[6][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_y/mem_reg[4][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_y/mem_reg[2][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_y/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_y/mem_reg[3][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_y/mem_reg[2][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_y/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_y/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_y/mem_reg[4][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_y/mem_reg[3][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_y/mem_reg[2][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_y/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_y/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_y/mem_reg[4][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_y/mem_reg[3][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_y/mem_reg[2][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_y/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_y/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_y/mem_reg[4][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_y/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_y/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_y/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_y/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_y/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_y/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[1].mem_y/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[0].mem_y/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer1/genblk1[1].mac/correct_mult_reg' is removed because it is merged to 'genLayer1/genblk1[0].mac/correct_mult_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer2/genblk1[1].mac/correct_mult_reg' is removed because it is merged to 'genLayer2/genblk1[0].mac/correct_mult_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer2/genblk1[2].mac/correct_mult_reg' is removed because it is merged to 'genLayer2/genblk1[0].mac/correct_mult_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer3/genblk1[1].mac/correct_mult_reg' is removed because it is merged to 'genLayer3/genblk1[2].mac/correct_mult_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer3/genblk1[0].mac/correct_mult_reg' is removed because it is merged to 'genLayer3/genblk1[2].mac/correct_mult_reg'. (OPT-1215)

  Beginning Mapping Optimizations  (Ultra High effort)
  -------------------------------
Information: The register 'genLayer1/y_mem_i_reg[4]' will be removed. (OPT-1207)
  Mapping Optimization (Phase 1)
  Mapping Optimization (Phase 2)
  Mapping Optimization (Phase 3)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer2/genblk1[1].mac/enable_f_reg' is removed because it is merged to 'genLayer2/genblk1[2].mac/enable_f_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer2/genblk1[0].mac/enable_f_reg' is removed because it is merged to 'genLayer2/genblk1[2].mac/enable_f_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer1/genblk1[0].mac/enable_f_reg' is removed because it is merged to 'genLayer1/genblk1[1].mac/enable_f_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer3/genblk1[1].mac/enable_f_reg' is removed because it is merged to 'genLayer3/genblk1[2].mac/enable_f_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer3/genblk1[0].mac/enable_f_reg' is removed because it is merged to 'genLayer3/genblk1[2].mac/enable_f_reg'. (OPT-1215)
Information: The register 'genLayer1/y_point_reg[5]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/ctrl/addr_f_reg[4]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[8][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[16][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[24][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[4][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[12][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[20][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[28][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[9][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[17][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[25][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[5][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[13][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[21][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[29][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[2][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[10][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[18][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[26][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[6][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[14][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[22][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[30][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[3][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[11][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[19][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[27][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[7][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[15][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[23][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[31][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[16][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[18][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[20][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[22][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[9][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[11][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[15][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[13][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[23][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[17][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[21][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[19][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[12][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[10][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[14][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[8][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[5][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[7][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[3][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[25][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[31][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[29][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[27][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[6][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[2][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[4][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[30][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[26][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[28][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[24][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[4][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[6][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[2][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[24][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[28][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[26][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[30][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[22][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[18][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[20][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[16][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[8][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[12][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[10][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[14][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[19][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[21][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[17][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[23][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[7][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[3][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[5][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[13][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[11][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[9][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[15][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[31][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[25][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[27][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[29][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/ctrl/addr_f_reg[4]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/mem_reg[3][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/mem_reg[5][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/mem_reg[7][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/mem_reg[2][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/mem_reg[4][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/mem_reg[6][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/mem_reg[17][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/mem_reg[21][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/mem_reg[19][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/mem_reg[23][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/mem_reg[10][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/mem_reg[13][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/mem_reg[8][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/mem_reg[12][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/mem_reg[14][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/mem_reg[18][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/mem_reg[16][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/mem_reg[20][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/mem_reg[22][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/mem_reg[9][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/mem_reg[11][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/mem_reg[15][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mac/a_in_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/mem_reg[13][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/mem_reg[5][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/mem_reg[21][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/mem_reg[11][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/mem_reg[3][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/mem_reg[19][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/mem_reg[9][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/mem_reg[17][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/mem_reg[15][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/mem_reg[7][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/mem_reg[23][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/mem_reg[12][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/mem_reg[10][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/mem_reg[14][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/mem_reg[8][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/mem_reg[4][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/mem_reg[2][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/mem_reg[6][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/mem_reg[20][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/mem_reg[18][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/mem_reg[22][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/mem_reg[16][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mac/a_in_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/mem_reg[9][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/mem_reg[8][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/mem_reg[17][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/mem_reg[16][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/mem_reg[6][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/mem_reg[7][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/mem_reg[14][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/mem_reg[15][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/mem_reg[22][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/mem_reg[23][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/mem_reg[4][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/mem_reg[5][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/mem_reg[12][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/mem_reg[13][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/mem_reg[20][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/mem_reg[21][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/mem_reg[3][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/mem_reg[2][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/mem_reg[11][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/mem_reg[10][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/mem_reg[19][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/mem_reg[18][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mac/a_in_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mac/a_in_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mac/a_in_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mac/a_in_reg[15]' is a constant and will be removed. (OPT-1206)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer3/genblk1[2].mac/valid_out_reg' is removed because it is merged to 'genLayer3/genblk1[0].mac/valid_out_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer3/genblk1[1].mac/valid_out_reg' is removed because it is merged to 'genLayer3/genblk1[0].mac/valid_out_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer1/genblk1[0].mac/valid_out_reg' is removed because it is merged to 'genLayer1/genblk1[1].mac/valid_out_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer2/genblk1[1].mac/valid_out_reg' is removed because it is merged to 'genLayer2/genblk1[2].mac/valid_out_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer2/genblk1[0].mac/valid_out_reg' is removed because it is merged to 'genLayer2/genblk1[2].mac/valid_out_reg'. (OPT-1215)

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:01:23   77566.4      1.63    3755.0    5373.9                           1756631.0000
    0:01:23   77566.4      1.63    3755.0    5373.9                           1756631.0000
    0:01:23   77566.4      1.63    3755.0    5373.9                           1756631.0000
    0:01:23   77539.0      1.60    3753.4    5261.4                           1755369.5000
  Re-synthesis Optimization (Phase 1)
  Re-synthesis Optimization (Phase 2)
  Global Optimization (Phase 1)
  Global Optimization (Phase 2)
  Global Optimization (Phase 3)
  Global Optimization (Phase 4)
  Global Optimization (Phase 5)
  Global Optimization (Phase 6)
  Global Optimization (Phase 7)
  Global Optimization (Phase 8)
  Global Optimization (Phase 9)
  Global Optimization (Phase 10)
  Global Optimization (Phase 11)
  Global Optimization (Phase 12)
  Global Optimization (Phase 13)
  Global Optimization (Phase 14)
  Global Optimization (Phase 15)
  Global Optimization (Phase 16)
  Global Optimization (Phase 17)
  Global Optimization (Phase 18)
  Global Optimization (Phase 19)
  Global Optimization (Phase 20)
  Global Optimization (Phase 21)
  Global Optimization (Phase 22)
  Global Optimization (Phase 23)
  Global Optimization (Phase 24)
  Global Optimization (Phase 25)
  Global Optimization (Phase 26)
  Global Optimization (Phase 27)
  Global Optimization (Phase 28)
  Global Optimization (Phase 29)
  Global Optimization (Phase 30)
  Global Optimization (Phase 31)
  Mapping 'net_64_33_9_10_16_8_DP_OP_2387J1_131_7517_3'
    0:01:40   63973.5      0.89    2639.2      75.5                           1289421.6250



  Beginning Delay Optimization Phase
  ----------------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:01:40   63973.5      0.89    2639.2      75.5                           1289421.6250
    0:01:40   63973.5      0.89    2639.2      75.5                           1289421.6250
    0:01:41   63943.5      0.89    2646.3      75.5                           1286937.7500
    0:01:41   63943.5      0.89    2646.3      75.5                           1286937.7500
    0:01:51   64322.3      0.85    2641.2      75.7                           1299516.5000
    0:01:51   64322.3      0.85    2641.2      75.7                           1299516.5000
    0:01:51   64320.7      0.84    2641.1      75.7                           1299498.7500
    0:01:51   64320.7      0.84    2641.1      75.7                           1299498.7500
    0:01:51   64324.1      0.84    2641.0      75.7                           1299629.3750
    0:01:51   64324.1      0.84    2641.0      75.7                           1299629.3750
    0:01:55   64676.8      0.79    2634.6      45.1                           1311512.3750
    0:01:55   64676.8      0.79    2634.6      45.1                           1311512.3750
    0:01:56   64676.8      0.79    2634.6      45.1                           1311512.3750

  Beginning Delay Optimization
  ----------------------------
    0:01:56   64676.3      0.80    2634.6      45.1                           1311476.3750
    0:01:56   64704.8      0.79    2634.1      45.1                           1312410.6250
    0:01:56   64704.8      0.79    2634.1      45.1                           1312410.6250
    0:01:57   64704.8      0.79    2634.1      45.1                           1312410.6250
    0:01:57   64694.4      0.79    2634.0      57.5                           1312022.6250
    0:01:58   64763.8      0.78    2633.0      45.1                           1314321.8750
    0:01:58   64763.8      0.78    2633.0      45.1                           1314321.8750
    0:01:59   64763.8      0.78    2633.0      45.1                           1314321.8750


  Beginning Design Rule Fixing  (max_capacitance)
  ----------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:01:59   64763.8      0.78    2633.0      45.1                           1314321.8750
  Global Optimization (Phase 32)
  Global Optimization (Phase 33)
  Global Optimization (Phase 34)
    0:02:01   64754.8      0.76    2624.9       0.0 genLayer2/genblk1[1].mac/mult_in_reg[14]/D 1313786.3750
    0:02:01   64752.6      0.76    2624.7       0.0                           1313652.6250
    0:02:03   64813.6      0.76    2624.3       0.0                           1315614.2500

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:02:03   64813.6      0.76    2624.3       0.0                           1315614.2500
    0:02:04   64819.4      0.76    2623.8       0.0                           1315750.5000


  Beginning Leakage Power Optimization  (max_leakage_power 0)
  ------------------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:02:14   64757.2      0.76    2623.8       0.0                           1314239.6250
  Global Optimization (Phase 35)
  Global Optimization (Phase 36)
  Global Optimization (Phase 37)
  Global Optimization (Phase 38)
  Global Optimization (Phase 39)
  Global Optimization (Phase 40)
  Global Optimization (Phase 41)
  Global Optimization (Phase 42)
  Global Optimization (Phase 43)
  Global Optimization (Phase 44)
  Global Optimization (Phase 45)
  Global Optimization (Phase 46)
  Global Optimization (Phase 47)
  Global Optimization (Phase 48)
  Global Optimization (Phase 49)
  Global Optimization (Phase 50)
  Global Optimization (Phase 51)
  Global Optimization (Phase 52)
    0:02:19   63919.5      0.70    2547.2       0.0 genLayer3/genblk1[1].mac/mult_in_reg[9]/D 1283548.8750
    0:02:20   63971.9      0.69    2539.0       0.0                           1285199.6250
    0:02:22   64033.4      0.69    2538.6       0.0                           1287340.2500
    0:02:22   64033.4      0.69    2538.6       0.0                           1287340.2500
    0:02:24   64044.8      0.69    2533.3       0.0                           1288053.8750
    0:02:24   64044.8      0.69    2533.3       0.0                           1288053.8750
    0:02:24   64044.8      0.69    2533.3       0.0                           1288053.8750
    0:02:24   64044.8      0.69    2533.3       0.0                           1288053.8750
    0:02:24   64044.8      0.69    2533.3       0.0                           1288053.8750
    0:02:24   64044.8      0.69    2533.3       0.0                           1288053.8750
    0:02:24   64044.8      0.69    2533.3       0.0                           1288053.8750
    0:02:24   64044.8      0.69    2533.3       0.0                           1288053.8750
    0:02:27   64152.3      0.68    2507.8       0.0                           1291937.1250
    0:02:27   64152.3      0.68    2507.8       0.0                           1291937.1250
    0:02:30   64205.2      0.68    2507.3       0.0                           1293708.8750
    0:02:30   64205.2      0.68    2507.3       0.0                           1293708.8750
    0:02:33   64366.7      0.67    2506.2       0.0                           1299151.7500
    0:02:33   64366.7      0.67    2506.2       0.0                           1299151.7500
    0:02:33   64366.7      0.67    2506.2       0.0                           1299151.7500
    0:02:33   64366.7      0.67    2506.2       0.0                           1299151.7500
    0:02:33   64366.7      0.67    2506.2       0.0                           1299151.7500
    0:02:33   64366.7      0.67    2506.2       0.0                           1299151.7500
    0:02:34   64366.7      0.67    2506.2       0.0                           1299151.7500

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:02:35   64366.7      0.67    2506.2       0.0                           1299151.7500
    0:02:38   63312.8      0.68    2705.6       0.0                           1255557.1250
    0:02:38   63314.4      0.67    2705.1       0.0                           1255983.1250
    0:02:39   63314.4      0.67    2705.1       0.0                           1255983.1250
    0:02:40   63351.4      0.67    2690.6       0.0                           1258445.3750
    0:02:41   63309.6      0.67    2690.2       0.0                           1257158.0000
    0:02:42   63396.8      0.67    2691.3       0.0                           1260492.6250
    0:02:42   63396.8      0.67    2691.3       0.0                           1260492.6250
    0:02:42   63396.8      0.67    2691.3       0.0                           1260492.6250
    0:02:42   63396.8      0.67    2691.3       0.0                           1260492.6250
    0:02:42   63396.8      0.67    2691.3       0.0                           1260492.6250
    0:02:42   63396.8      0.67    2691.3       0.0                           1260492.6250
    0:02:42   63396.8      0.67    2691.3       0.0                           1260492.6250
    0:02:45   63445.0      0.67    2630.7       0.0                           1262503.6250
    0:02:46   63360.7      0.67    2620.6       0.0                           1259210.8750
Loading db file '/home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Warning: Design 'net_64_33_9_10_16_8' contains 1 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
     Net 'genLayer1/genblk1[0].mem_x/clk': 6529 load(s), 1 driver(s)
Information: State dependent leakage is now switched from off to on.
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
1
report_area
 
****************************************
Report : area
Design : net_64_33_9_10_16_8
Version: J-2014.09-SP5-2
Date   : Fri Dec  3 12:28:34 2021
****************************************

Information: Updating design information... (UID-85)
Warning: Design 'net_64_33_9_10_16_8' contains 1 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
Library(s) Used:

    NangateOpenCellLibrary (File: /home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db)

Number of ports:                           38
Number of nets:                         27205
Number of cells:                        25637
Number of combinational cells:          21186
Number of sequential cells:              4449
Number of macros/black boxes:               0
Number of buf/inv:                       1869
Number of references:                      55

Combinational area:              33801.418072
Buf/Inv area:                     1245.146004
Noncombinational area:           29559.248933
Macro/Black Box area:                0.000000
Net Interconnect area:      undefined  (Wire load has zero net area)

Total cell area:                 63360.667005
Total area:                 undefined
1
report_power
 
****************************************
Report : power
        -analysis_effort low
Design : net_64_33_9_10_16_8
Version: J-2014.09-SP5-2
Date   : Fri Dec  3 12:28:35 2021
****************************************


Library(s) Used:

    NangateOpenCellLibrary (File: /home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db)


Operating Conditions: typical   Library: NangateOpenCellLibrary
Wire Load Model Mode: top

Design        Wire Load Model            Library
------------------------------------------------
net_64_33_9_10_16_8    5K_hvratio_1_1    NangateOpenCellLibrary


Global Operating Voltage = 1.1  
Power-specific unit information :
    Voltage Units = 1V
    Capacitance Units = 1.000000ff
    Time Units = 1ns
    Dynamic Power Units = 1uW    (derived from V,C,T units)
    Leakage Power Units = 1nW


  Cell Internal Power  =  77.3431 mW   (99%)
  Net Switching Power  = 472.4711 uW    (1%)
                         ---------
Total Dynamic Power    =  77.8156 mW  (100%)

Cell Leakage Power     =   1.2558 mW


                 Internal         Switching           Leakage            Total
Power Group      Power            Power               Power              Power   (   %    )  Attrs
--------------------------------------------------------------------------------------------------
io_pad             0.0000            0.0000            0.0000            0.0000  (   0.00%)
memory             0.0000            0.0000            0.0000            0.0000  (   0.00%)
black_box          0.0000            0.0000            0.0000            0.0000  (   0.00%)
clock_network      0.0000            0.0000            0.0000            0.0000  (   0.00%)
register       7.7107e+04           48.6669        5.0226e+05        7.7658e+04  (  98.21%)
sequential         0.0000            0.0000            0.0000            0.0000  (   0.00%)
combinational    237.3694          423.8060        7.5357e+05        1.4147e+03  (   1.79%)
--------------------------------------------------------------------------------------------------
Total          7.7344e+04 uW       472.4729 uW     1.2558e+06 nW     7.9072e+04 uW
1
report_timing
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : net_64_33_9_10_16_8
Version: J-2014.09-SP5-2
Date   : Fri Dec  3 12:28:35 2021
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: typical   Library: NangateOpenCellLibrary
Wire Load Model Mode: top

  Startpoint: genLayer1/genblk1[0].mac/a_in_reg[6]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: genLayer1/genblk1[0].mac/mult_in_reg[15]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  net_64_33_9_10_16_8
                     5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  genLayer1/genblk1[0].mac/a_in_reg[6]/CK (DFF_X1)        0.00 #     0.00 r
  genLayer1/genblk1[0].mac/a_in_reg[6]/Q (DFF_X1)         0.11       0.11 r
  U21762/ZN (XNOR2_X1)                                    0.08       0.19 r
  U21763/ZN (NAND2_X2)                                    0.08       0.27 f
  U21910/ZN (OAI22_X1)                                    0.09       0.36 r
  U22139/ZN (NOR2_X1)                                     0.03       0.39 f
  U22140/ZN (NAND2_X1)                                    0.03       0.42 r
  U14951/ZN (NAND2_X1)                                    0.02       0.44 f
  U14950/ZN (NAND2_X1)                                    0.03       0.47 r
  U14949/ZN (XNOR2_X1)                                    0.07       0.54 r
  U14948/ZN (XNOR2_X1)                                    0.07       0.61 r
  U22175/ZN (XNOR2_X1)                                    0.06       0.67 r
  U22183/S (FA_X1)                                        0.13       0.80 f
  U13906/ZN (OR2_X1)                                      0.07       0.87 f
  U13558/ZN (NOR2_X1)                                     0.04       0.91 r
  U22345/ZN (OAI21_X1)                                    0.03       0.94 f
  U22348/ZN (AOI21_X1)                                    0.04       0.98 r
  U14944/ZN (OAI21_X1)                                    0.03       1.01 f
  U14942/ZN (NAND2_X1)                                    0.03       1.04 r
  U14941/ZN (NAND2_X1)                                    0.03       1.07 f
  U14937/ZN (NAND2_X1)                                    0.03       1.10 r
  U22376/ZN (NAND2_X1)                                    0.02       1.12 f
  U22377/ZN (AOI21_X1)                                    0.05       1.17 r
  genLayer1/genblk1[0].mac/mult_in_reg[15]/D (DFF_X1)     0.01       1.18 r
  data arrival time                                                  1.18

  clock clk (rise edge)                                   0.55       0.55
  clock network delay (ideal)                             0.00       0.55
  genLayer1/genblk1[0].mac/mult_in_reg[15]/CK (DFF_X1)
                                                          0.00       0.55 r
  library setup time                                     -0.03       0.52
  data required time                                                 0.52
  --------------------------------------------------------------------------
  data required time                                                 0.52
  data arrival time                                                 -1.18
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.67


1
write -f verilog $TOP_MOD_NAME -output gates.v -hierarchy
Writing verilog file '/home/home5/aalgewaththa/ese507work/proj3/part3/hdl/gates.v'.
Warning: Verilog 'assign' or 'tran' statements are written out. (VO-4)
1
quit

Thank you...

                      Design Compiler Graphical
                            DC Ultra (TM)
                             DFTMAX (TM)
                         Power Compiler (TM)
                           DesignWare (R)
                           DC Expert (TM)
                         Design Vision (TM)
                          HDL Compiler (TM)
                         VHDL Compiler (TM)
                            DFT Compiler
                        Library Compiler (TM)
                         Design Compiler(R)

         Version J-2014.09-SP5-2 for RHEL64 -- Jul 11, 2015
               Copyright (c) 1988-2015 Synopsys, Inc.

This software and the associated documentation are confidential and 
proprietary to Synopsys, Inc. Your use or disclosure of this software 
is subject to the terms and conditions of a written license agreement 
between you, or your company, and Synopsys, Inc.

Initializing...
##############################################
# Setup: fill out the following parameters: name of clock signal, clock period (ns),
# reset signal name (if used), name of top-level module, name of source file
set CLK_NAME "clk";
clk
set CLK_PERIOD 0.6
0.6
set RST_NAME "reset";
reset
set TOP_MOD_NAME net_64_33_9_10_16_8
net_64_33_9_10_16_8
set SRC_FILE net_64_33_9_10_16_8.sv
net_64_33_9_10_16_8.sv
# If you have multiple source files, change the line above to list them all like this:
# set SRC_FILE net_64_33_9_10_16_8.sv
###############################################
source setupdc.tcl
NangateOpenCellLibrary_typical.db dw_foundation.sldb
file mkdir work_synth
# optimize FSMs
set fsm_auto_inferring "true"; 
true
set fsm_enable_state_minimization "true";
true
define_design_lib WORK -path work_synth
1
analyze $SRC_FILE -format sverilog
Running PRESTO HDLC
Searching for ./net_64_33_9_10_16_8.sv
Compiling source file ./net_64_33_9_10_16_8.sv
Presto compilation completed successfully.
Loading db file '/home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db'
Loading db file '/usr/local/synopsys/syn/libraries/syn/dw_foundation.sldb'
1
elaborate -work WORK $TOP_MOD_NAME
Loading db file '/usr/local/synopsys/syn/libraries/syn/gtech.db'
Loading db file '/usr/local/synopsys/syn/libraries/syn/standard.sldb'
  Loading link library 'NangateOpenCellLibrary'
  Loading link library 'gtech'
Running PRESTO HDLC
Presto compilation completed successfully.
Elaborated 1 design.
Current design is now 'net_64_33_9_10_16_8'.
Information: Building the design 'layer1_64_33_16_2'. (HDL-193)
Warning:  ./net_64_33_9_10_16_8.sv:138: signed to unsigned conversion occurs. (VER-318)
Warning:  ./net_64_33_9_10_16_8.sv:146: signed to unsigned conversion occurs. (VER-318)

Inferred memory devices in process
	in routine layer1_64_33_16_2 line 120 in file
		'./net_64_33_9_10_16_8.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     y_next_reg      | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
|    conv_done_reg    | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     y_point_reg     | Flip-flop |   6   |  Y  | N  | N  | N  | N  | N  | N  |
|     y_valid_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     y_mem_i_reg     | Flip-flop |   5   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'layer2_32_9_16_3'. (HDL-193)
Warning:  ./net_64_33_9_10_16_8.sv:337: signed to unsigned conversion occurs. (VER-318)
Warning:  ./net_64_33_9_10_16_8.sv:345: signed to unsigned conversion occurs. (VER-318)

Inferred memory devices in process
	in routine layer2_32_9_16_3 line 319 in file
		'./net_64_33_9_10_16_8.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     y_next_reg      | Flip-flop |   3   |  Y  | N  | N  | N  | N  | N  | N  |
|    conv_done_reg    | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     y_point_reg     | Flip-flop |   6   |  Y  | N  | N  | N  | N  | N  | N  |
|     y_valid_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     y_mem_i_reg     | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'layer3_24_10_16_3'. (HDL-193)
Warning:  ./net_64_33_9_10_16_8.sv:512: signed to unsigned conversion occurs. (VER-318)
Warning:  ./net_64_33_9_10_16_8.sv:520: signed to unsigned conversion occurs. (VER-318)

Inferred memory devices in process
	in routine layer3_24_10_16_3 line 494 in file
		'./net_64_33_9_10_16_8.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     y_next_reg      | Flip-flop |   3   |  Y  | N  | N  | N  | N  | N  | N  |
|    conv_done_reg    | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     y_point_reg     | Flip-flop |   5   |  Y  | N  | N  | N  | N  | N  | N  |
|     y_valid_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     y_mem_i_reg     | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'control' instantiated from design 'layer1_64_33_16_2' with
	the parameters "16,64,33,16". (HDL-193)
Warning:  ./net_64_33_9_10_16_8.sv:653: signed to unsigned conversion occurs. (VER-318)

Inferred memory devices in process
	in routine control_ADDR_WIDTH16_X_LEN_IN64_F_LEN_IN33_OFFSET16 line 600 in file
		'./net_64_33_9_10_16_8.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      idle_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|    clear_acc_reg    | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     en_acc_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     y_valid_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
| point_calc_done_reg | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
| next_clear_acc_reg  | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|    y_counter_reg    | Flip-flop |   6   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine control_ADDR_WIDTH16_X_LEN_IN64_F_LEN_IN33_OFFSET16 line 642 in file
		'./net_64_33_9_10_16_8.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     x_ready_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     wr_en_x_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|    x_counter_reg    | Flip-flop |   6   |  Y  | N  | N  | N  | N  | N  | N  |
|    x_loaded_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     addr_x_reg      | Flip-flop |   6   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine control_ADDR_WIDTH16_X_LEN_IN64_F_LEN_IN33_OFFSET16 line 680 in file
		'./net_64_33_9_10_16_8.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     addr_f_reg      | Flip-flop |   7   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'layer1_64_33_16_2_f_rom'. (HDL-193)
Warning:  ./net_64_33_9_10_16_8.sv:163: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_64_33_9_10_16_8.sv:164: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_64_33_9_10_16_8.sv:166: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_64_33_9_10_16_8.sv:170: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_64_33_9_10_16_8.sv:173: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_64_33_9_10_16_8.sv:174: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_64_33_9_10_16_8.sv:183: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_64_33_9_10_16_8.sv:186: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_64_33_9_10_16_8.sv:194: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_64_33_9_10_16_8.sv:195: unsigned to signed assignment occurs. (VER-318)

Statistics for case statements in always block at line 161 in file
	'./net_64_33_9_10_16_8.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           162            |     no/auto      |
===============================================

Inferred memory devices in process
	in routine layer1_64_33_16_2_f_rom line 161 in file
		'./net_64_33_9_10_16_8.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        z_reg        | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'memory' instantiated from design 'layer1_64_33_16_2' with
	the parameters "16,64". (HDL-193)

Inferred memory devices in process
	in routine memory_WIDTH16_SIZE64 line 562 in file
		'./net_64_33_9_10_16_8.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    data_out_reg     | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
====================================================================
|     block name/line       | Inputs | Outputs | # sel inputs | MB |
====================================================================
| memory_WIDTH16_SIZE64/563 |   64   |   16    |      6       | N  |
====================================================================
Presto compilation completed successfully.
Information: Building the design 'memory' instantiated from design 'layer1_64_33_16_2' with
	the parameters "16,16". (HDL-193)

Inferred memory devices in process
	in routine memory_WIDTH16_SIZE16 line 562 in file
		'./net_64_33_9_10_16_8.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    data_out_reg     | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
====================================================================
|     block name/line       | Inputs | Outputs | # sel inputs | MB |
====================================================================
| memory_WIDTH16_SIZE16/563 |   16   |   16    |      4       | N  |
====================================================================
Presto compilation completed successfully.
Information: Building the design 'mac' instantiated from design 'layer1_64_33_16_2' with
	the parameters "16,16". (HDL-193)

Inferred memory devices in process
	in routine mac_WIDTH16_OUT_WIDTH16 line 751 in file
		'./net_64_33_9_10_16_8.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     mult_in_reg     | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|    valid_out_reg    | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|        f_reg        | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|      a_in_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|      b_in_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|  correct_mult_reg   | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|    enable_f_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'control' instantiated from design 'layer2_32_9_16_3' with
	the parameters "16,32,9,8". (HDL-193)
Warning:  ./net_64_33_9_10_16_8.sv:653: signed to unsigned conversion occurs. (VER-318)

Inferred memory devices in process
	in routine control_ADDR_WIDTH16_X_LEN_IN32_F_LEN_IN9_OFFSET8 line 600 in file
		'./net_64_33_9_10_16_8.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      idle_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|    clear_acc_reg    | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     en_acc_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     y_valid_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
| point_calc_done_reg | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
| next_clear_acc_reg  | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|    y_counter_reg    | Flip-flop |   6   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine control_ADDR_WIDTH16_X_LEN_IN32_F_LEN_IN9_OFFSET8 line 642 in file
		'./net_64_33_9_10_16_8.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     x_ready_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     wr_en_x_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|    x_counter_reg    | Flip-flop |   5   |  Y  | N  | N  | N  | N  | N  | N  |
|    x_loaded_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     addr_x_reg      | Flip-flop |   5   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine control_ADDR_WIDTH16_X_LEN_IN32_F_LEN_IN9_OFFSET8 line 680 in file
		'./net_64_33_9_10_16_8.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     addr_f_reg      | Flip-flop |   5   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'layer2_32_9_16_3_f_rom'. (HDL-193)
Warning:  ./net_64_33_9_10_16_8.sv:362: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_64_33_9_10_16_8.sv:365: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_64_33_9_10_16_8.sv:366: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_64_33_9_10_16_8.sv:367: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_64_33_9_10_16_8.sv:368: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_64_33_9_10_16_8.sv:369: unsigned to signed assignment occurs. (VER-318)

Statistics for case statements in always block at line 360 in file
	'./net_64_33_9_10_16_8.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           361            |     no/auto      |
===============================================

Inferred memory devices in process
	in routine layer2_32_9_16_3_f_rom line 360 in file
		'./net_64_33_9_10_16_8.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        z_reg        | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'memory' instantiated from design 'layer2_32_9_16_3' with
	the parameters "16,32". (HDL-193)

Inferred memory devices in process
	in routine memory_WIDTH16_SIZE32 line 562 in file
		'./net_64_33_9_10_16_8.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    data_out_reg     | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
====================================================================
|     block name/line       | Inputs | Outputs | # sel inputs | MB |
====================================================================
| memory_WIDTH16_SIZE32/563 |   32   |   16    |      5       | N  |
====================================================================
Presto compilation completed successfully.
Information: Building the design 'memory' instantiated from design 'layer2_32_9_16_3' with
	the parameters "16,8". (HDL-193)

Inferred memory devices in process
	in routine memory_WIDTH16_SIZE8 line 562 in file
		'./net_64_33_9_10_16_8.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    data_out_reg     | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
===================================================================
|     block name/line      | Inputs | Outputs | # sel inputs | MB |
===================================================================
| memory_WIDTH16_SIZE8/563 |   8    |   16    |      3       | N  |
===================================================================
Presto compilation completed successfully.
Information: Building the design 'control' instantiated from design 'layer3_24_10_16_3' with
	the parameters "16,24,10,5". (HDL-193)
Warning:  ./net_64_33_9_10_16_8.sv:653: signed to unsigned conversion occurs. (VER-318)

Inferred memory devices in process
	in routine control_ADDR_WIDTH16_X_LEN_IN24_F_LEN_IN10_OFFSET5 line 600 in file
		'./net_64_33_9_10_16_8.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      idle_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|    clear_acc_reg    | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     en_acc_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     y_valid_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
| point_calc_done_reg | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
| next_clear_acc_reg  | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|    y_counter_reg    | Flip-flop |   5   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine control_ADDR_WIDTH16_X_LEN_IN24_F_LEN_IN10_OFFSET5 line 642 in file
		'./net_64_33_9_10_16_8.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     x_ready_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     wr_en_x_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|    x_counter_reg    | Flip-flop |   5   |  Y  | N  | N  | N  | N  | N  | N  |
|    x_loaded_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     addr_x_reg      | Flip-flop |   5   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine control_ADDR_WIDTH16_X_LEN_IN24_F_LEN_IN10_OFFSET5 line 680 in file
		'./net_64_33_9_10_16_8.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     addr_f_reg      | Flip-flop |   5   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'layer3_24_10_16_3_f_rom'. (HDL-193)
Warning:  ./net_64_33_9_10_16_8.sv:539: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_64_33_9_10_16_8.sv:543: unsigned to signed assignment occurs. (VER-318)

Statistics for case statements in always block at line 535 in file
	'./net_64_33_9_10_16_8.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           536            |     no/auto      |
===============================================

Inferred memory devices in process
	in routine layer3_24_10_16_3_f_rom line 535 in file
		'./net_64_33_9_10_16_8.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        z_reg        | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'memory' instantiated from design 'layer3_24_10_16_3' with
	the parameters "16,24". (HDL-193)

Inferred memory devices in process
	in routine memory_WIDTH16_SIZE24 line 562 in file
		'./net_64_33_9_10_16_8.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    data_out_reg     | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'memory' instantiated from design 'layer3_24_10_16_3' with
	the parameters "16,5". (HDL-193)

Inferred memory devices in process
	in routine memory_WIDTH16_SIZE5 line 562 in file
		'./net_64_33_9_10_16_8.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    data_out_reg     | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
1
###### CLOCKS AND PORTS #######
set CLK_PORT [get_ports $CLK_NAME]
{clk}
set TMP1 [remove_from_collection [all_inputs] $CLK_PORT]
{reset x_data[15] x_data[14] x_data[13] x_data[12] x_data[11] x_data[10] x_data[9] x_data[8] x_data[7] x_data[6] x_data[5] x_data[4] x_data[3] x_data[2] x_data[1] x_data[0] x_valid y_ready}
set INPUTS [remove_from_collection $TMP1 $RST_NAME]
{x_data[15] x_data[14] x_data[13] x_data[12] x_data[11] x_data[10] x_data[9] x_data[8] x_data[7] x_data[6] x_data[5] x_data[4] x_data[3] x_data[2] x_data[1] x_data[0] x_valid y_ready}
create_clock -period $CLK_PERIOD [get_ports clk]
1
# set delay for inputs to be 0.2ns
set_input_delay 0.2 -max -clock clk $INPUTS
1
set_output_delay 0.2 -max -clock clk [all_outputs]
1
###### OPTIMIZATION #######
set_max_area 0 
1
###### RUN #####
compile_ultra
Information: Performing power optimization. (PWR-850)
Alib files are up-to-date.
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library  |         Version         | Available |
============================================================================
| Basic DW Building Blocks           | J-2014.09-DWBB_201409.5.2 |   *     |
| Licensed DW Building Blocks        | J-2014.09-DWBB_201409.5.2 |   *     |
============================================================================

Information: Sequential output inversion is enabled.  SVF file must be used for formal verification. (OPT-1208)

Information: There are 48 potential problems in your design. Please run 'check_design' for more information. (LINT-99)


Loaded alib file './alib-52/NangateOpenCellLibrary_typical.db.alib'
  Building model 'DW01_NAND2'
Information: Ungrouping hierarchy genLayer1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer2 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer3 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer1/ctrl before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer1/mem_f before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer1/genblk1[0].mem_y before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer1/genblk1[0].mac before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer1/genblk1[1].mem_y before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer1/genblk1[1].mac before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer2/ctrl before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer2/mem_f before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer2/genblk1[0].mem_x before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer2/genblk1[0].mem_y before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer2/genblk1[0].mac before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer2/genblk1[1].mem_x before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer2/genblk1[1].mem_y before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer2/genblk1[1].mac before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer2/genblk1[2].mem_x before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer2/genblk1[2].mem_y before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer2/genblk1[2].mac before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer3/ctrl before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer3/mem_f before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer3/genblk1[0].mem_x before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer3/genblk1[0].mem_y before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer3/genblk1[0].mac before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer3/genblk1[1].mem_x before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer3/genblk1[1].mem_y before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer3/genblk1[1].mac before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer3/genblk1[2].mem_x before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer3/genblk1[2].mem_y before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer3/genblk1[2].mac before Pass 1 (OPT-776)
Information: Ungrouping 31 of 34 hierarchies before Pass 1 (OPT-775)
Information: State dependent leakage is now switched from on to off.

  Beginning Pass 1 Mapping
  ------------------------
  Processing 'net_64_33_9_10_16_8'
Information: Added key list 'DesignWare' to design 'net_64_33_9_10_16_8'. (DDB-72)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer1/mem_f/z_reg[14]' is removed because it is merged to 'genLayer1/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer1/mem_f/z_reg[13]' is removed because it is merged to 'genLayer1/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer1/mem_f/z_reg[12]' is removed because it is merged to 'genLayer1/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer1/mem_f/z_reg[11]' is removed because it is merged to 'genLayer1/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer1/mem_f/z_reg[10]' is removed because it is merged to 'genLayer1/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer1/mem_f/z_reg[9]' is removed because it is merged to 'genLayer1/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer1/mem_f/z_reg[8]' is removed because it is merged to 'genLayer1/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer1/mem_f/z_reg[7]' is removed because it is merged to 'genLayer1/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer1/mem_f/z_reg[6]' is removed because it is merged to 'genLayer1/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer1/mem_f/z_reg[5]' is removed because it is merged to 'genLayer1/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer1/mem_f/z_reg[4]' is removed because it is merged to 'genLayer1/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer1/mem_f/z_reg[3]' is removed because it is merged to 'genLayer1/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer2/mem_f/z_reg[14]' is removed because it is merged to 'genLayer2/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer2/mem_f/z_reg[13]' is removed because it is merged to 'genLayer2/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer2/mem_f/z_reg[12]' is removed because it is merged to 'genLayer2/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer2/mem_f/z_reg[11]' is removed because it is merged to 'genLayer2/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer2/mem_f/z_reg[10]' is removed because it is merged to 'genLayer2/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer2/mem_f/z_reg[9]' is removed because it is merged to 'genLayer2/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer2/mem_f/z_reg[8]' is removed because it is merged to 'genLayer2/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer2/mem_f/z_reg[7]' is removed because it is merged to 'genLayer2/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer2/mem_f/z_reg[6]' is removed because it is merged to 'genLayer2/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer2/mem_f/z_reg[5]' is removed because it is merged to 'genLayer2/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer2/mem_f/z_reg[4]' is removed because it is merged to 'genLayer2/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer2/mem_f/z_reg[3]' is removed because it is merged to 'genLayer2/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer3/mem_f/z_reg[14]' is removed because it is merged to 'genLayer3/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer3/mem_f/z_reg[13]' is removed because it is merged to 'genLayer3/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer3/mem_f/z_reg[12]' is removed because it is merged to 'genLayer3/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer3/mem_f/z_reg[11]' is removed because it is merged to 'genLayer3/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer3/mem_f/z_reg[10]' is removed because it is merged to 'genLayer3/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer3/mem_f/z_reg[9]' is removed because it is merged to 'genLayer3/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer3/mem_f/z_reg[8]' is removed because it is merged to 'genLayer3/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer3/mem_f/z_reg[7]' is removed because it is merged to 'genLayer3/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer3/mem_f/z_reg[6]' is removed because it is merged to 'genLayer3/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer3/mem_f/z_reg[5]' is removed because it is merged to 'genLayer3/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer3/mem_f/z_reg[4]' is removed because it is merged to 'genLayer3/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer3/mem_f/z_reg[3]' is removed because it is merged to 'genLayer3/mem_f/z_reg[15]'. (OPT-1215)
 Implement Synthetic for 'net_64_33_9_10_16_8'.
  Processing 'memory_WIDTH16_SIZE64_0'
 Implement Synthetic for 'memory_WIDTH16_SIZE64_0'.

  Updating timing information
Information: Updating design information... (UID-85)
Information: The register 'genLayer1/y_next_reg[1]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[0].mem_y/mem_reg[15][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[0].mem_y/mem_reg[13][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[0].mem_y/mem_reg[11][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[0].mem_y/mem_reg[9][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[0].mem_y/mem_reg[14][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[0].mem_y/mem_reg[12][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[0].mem_y/mem_reg[10][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[0].mem_y/mem_reg[8][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[0].mem_y/mem_reg[7][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[0].mem_y/mem_reg[5][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[0].mem_y/mem_reg[3][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[0].mem_y/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[0].mem_y/mem_reg[6][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[0].mem_y/mem_reg[4][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[0].mem_y/mem_reg[2][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[0].mem_y/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[1].mem_y/mem_reg[15][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[1].mem_y/mem_reg[13][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[1].mem_y/mem_reg[11][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[1].mem_y/mem_reg[9][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[1].mem_y/mem_reg[14][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[1].mem_y/mem_reg[12][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[1].mem_y/mem_reg[10][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[1].mem_y/mem_reg[8][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[1].mem_y/mem_reg[7][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[1].mem_y/mem_reg[5][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[1].mem_y/mem_reg[3][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[1].mem_y/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[1].mem_y/mem_reg[6][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[1].mem_y/mem_reg[4][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[1].mem_y/mem_reg[2][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[1].mem_y/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_y/mem_reg[7][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_y/mem_reg[3][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_y/mem_reg[5][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_y/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_y/mem_reg[6][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_y/mem_reg[4][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_y/mem_reg[2][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_y/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_y/mem_reg[7][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_y/mem_reg[3][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_y/mem_reg[5][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_y/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_y/mem_reg[6][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_y/mem_reg[4][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_y/mem_reg[2][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_y/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_y/mem_reg[7][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_y/mem_reg[3][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_y/mem_reg[5][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_y/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_y/mem_reg[6][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_y/mem_reg[4][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_y/mem_reg[2][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_y/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_y/mem_reg[3][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_y/mem_reg[2][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_y/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_y/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_y/mem_reg[4][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_y/mem_reg[3][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_y/mem_reg[2][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_y/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_y/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_y/mem_reg[4][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_y/mem_reg[3][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_y/mem_reg[2][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_y/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_y/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_y/mem_reg[4][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_y/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_y/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_y/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_y/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_y/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_y/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[1].mem_y/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[0].mem_y/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer1/genblk1[1].mac/correct_mult_reg' is removed because it is merged to 'genLayer1/genblk1[0].mac/correct_mult_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer2/genblk1[1].mac/correct_mult_reg' is removed because it is merged to 'genLayer2/genblk1[0].mac/correct_mult_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer2/genblk1[2].mac/correct_mult_reg' is removed because it is merged to 'genLayer2/genblk1[0].mac/correct_mult_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer3/genblk1[1].mac/correct_mult_reg' is removed because it is merged to 'genLayer3/genblk1[2].mac/correct_mult_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer3/genblk1[0].mac/correct_mult_reg' is removed because it is merged to 'genLayer3/genblk1[2].mac/correct_mult_reg'. (OPT-1215)

  Beginning Mapping Optimizations  (Ultra High effort)
  -------------------------------
Information: The register 'genLayer1/y_mem_i_reg[4]' will be removed. (OPT-1207)
  Mapping Optimization (Phase 1)
  Mapping Optimization (Phase 2)
  Mapping Optimization (Phase 3)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer2/genblk1[1].mac/enable_f_reg' is removed because it is merged to 'genLayer2/genblk1[2].mac/enable_f_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer2/genblk1[0].mac/enable_f_reg' is removed because it is merged to 'genLayer2/genblk1[2].mac/enable_f_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer1/genblk1[0].mac/enable_f_reg' is removed because it is merged to 'genLayer1/genblk1[1].mac/enable_f_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer3/genblk1[1].mac/enable_f_reg' is removed because it is merged to 'genLayer3/genblk1[2].mac/enable_f_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer3/genblk1[0].mac/enable_f_reg' is removed because it is merged to 'genLayer3/genblk1[2].mac/enable_f_reg'. (OPT-1215)
Information: The register 'genLayer1/y_point_reg[5]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/ctrl/addr_f_reg[6]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/ctrl/addr_f_reg[4]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[8][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[16][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[24][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[4][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[12][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[20][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[28][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[9][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[17][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[25][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[5][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[13][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[21][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[29][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[2][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[10][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[18][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[26][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[6][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[14][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[22][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[30][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[3][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[11][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[19][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[27][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[7][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[15][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[23][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[31][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[24][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[30][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[28][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[26][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[20][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[22][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[16][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[18][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[13][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[9][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[15][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[11][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[19][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[17][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[21][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[23][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[10][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[14][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[12][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[8][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[31][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[25][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[27][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[29][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[4][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[6][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[2][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[5][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[7][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[3][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[24][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[26][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[30][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[28][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[31][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[27][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[25][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[29][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[22][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[18][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[20][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[16][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[2][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[4][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[6][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[14][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[12][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[8][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[10][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[5][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[3][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[7][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[19][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[23][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[17][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[21][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[11][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[15][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[9][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[13][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/ctrl/addr_f_reg[4]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/mem_reg[3][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/mem_reg[11][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/mem_reg[19][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/mem_reg[5][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/mem_reg[13][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/mem_reg[21][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/mem_reg[7][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/mem_reg[15][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/mem_reg[23][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/mem_reg[9][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/mem_reg[17][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/mem_reg[2][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/mem_reg[6][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/mem_reg[4][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/mem_reg[10][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/mem_reg[14][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/mem_reg[12][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/mem_reg[8][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/mem_reg[18][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/mem_reg[22][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/mem_reg[20][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/mem_reg[16][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/mem_reg[6][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/mem_reg[4][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/mem_reg[2][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/mem_reg[7][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/mem_reg[3][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/mem_reg[5][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/mem_reg[23][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/mem_reg[19][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/mem_reg[17][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/mem_reg[21][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/mem_reg[15][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/mem_reg[10][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/mem_reg[8][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/mem_reg[22][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/mem_reg[20][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/mem_reg[18][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/mem_reg[16][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/mem_reg[14][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/mem_reg[12][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/mem_reg[11][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/mem_reg[9][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/mem_reg[13][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mac/a_in_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mac/a_in_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/mem_reg[4][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/mem_reg[5][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/mem_reg[12][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/mem_reg[13][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/mem_reg[20][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/mem_reg[21][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/mem_reg[2][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/mem_reg[3][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/mem_reg[10][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/mem_reg[11][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/mem_reg[18][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/mem_reg[19][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/mem_reg[8][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/mem_reg[9][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/mem_reg[16][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/mem_reg[17][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/mem_reg[7][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/mem_reg[6][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/mem_reg[15][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/mem_reg[14][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/mem_reg[23][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/mem_reg[22][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mac/a_in_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mac/a_in_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mac/a_in_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mac/a_in_reg[15]' is a constant and will be removed. (OPT-1206)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer1/genblk1[0].mac/valid_out_reg' is removed because it is merged to 'genLayer1/genblk1[1].mac/valid_out_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer2/genblk1[1].mac/valid_out_reg' is removed because it is merged to 'genLayer2/genblk1[2].mac/valid_out_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer2/genblk1[0].mac/valid_out_reg' is removed because it is merged to 'genLayer2/genblk1[2].mac/valid_out_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer3/genblk1[1].mac/valid_out_reg' is removed because it is merged to 'genLayer3/genblk1[2].mac/valid_out_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer3/genblk1[0].mac/valid_out_reg' is removed because it is merged to 'genLayer3/genblk1[2].mac/valid_out_reg'. (OPT-1215)

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:01:20   76659.9      1.60    3380.8    5284.8                           1730743.5000
    0:01:20   76659.9      1.60    3380.8    5284.8                           1730743.5000
    0:01:20   76659.9      1.60    3380.8    5284.8                           1730743.5000
    0:01:20   76633.5      1.60    3379.3    5174.6                           1729518.6250
  Re-synthesis Optimization (Phase 1)
  Re-synthesis Optimization (Phase 2)
  Global Optimization (Phase 1)
  Global Optimization (Phase 2)
  Global Optimization (Phase 3)
  Global Optimization (Phase 4)
  Global Optimization (Phase 5)
  Global Optimization (Phase 6)
  Global Optimization (Phase 7)
  Global Optimization (Phase 8)
  Global Optimization (Phase 9)
  Global Optimization (Phase 10)
  Global Optimization (Phase 11)
  Global Optimization (Phase 12)
  Global Optimization (Phase 13)
  Global Optimization (Phase 14)
  Global Optimization (Phase 15)
  Global Optimization (Phase 16)
  Global Optimization (Phase 17)
  Global Optimization (Phase 18)
  Global Optimization (Phase 19)
  Global Optimization (Phase 20)
  Global Optimization (Phase 21)
  Global Optimization (Phase 22)
  Global Optimization (Phase 23)
  Global Optimization (Phase 24)
  Global Optimization (Phase 25)
  Global Optimization (Phase 26)
  Global Optimization (Phase 27)
  Global Optimization (Phase 28)

Information: Preparing to interrupt optimization... (INT-5)

  Global Optimization (Phase 29)
  Global Optimization (Phase 30)
  Global Optimization (Phase 31)

Information: Aborting optimization... (INT-6)

Information: Process terminated by interrupt. (INT-4)
i j k1,1,1
i j k1,1,3
i j k1,1,5
i j k1,2,3
i j k1,2,5
i j k1,3,3
i j k1,4,3
i j k2,2,3
i j k2,3,3
P1, P2, P3: 2,3,3
Model Technology ModelSim DE vlog 2019.3 Compiler 2019.07 Jul 24 2019
Start time: 12:30:47 on Dec 03,2021
vlog net_64_33_9_10_16_8.sv tb_net_64_33_9_10_16_8.sv 
-- Compiling module layer1_64_33_16_2
-- Compiling module layer1_64_33_16_2_f_rom
-- Compiling module layer2_32_9_16_3
-- Compiling module layer2_32_9_16_3_f_rom
-- Compiling module layer3_24_10_16_3
-- Compiling module layer3_24_10_16_3_f_rom
-- Compiling module memory
-- Compiling module control
-- Compiling module mac
-- Compiling module net_64_33_9_10_16_8
-- Compiling module tb_net_64_33_9_10_16_8
** Warning: tb_net_64_33_9_10_16_8.sv(26): (vlog-2254) SystemVerilog testbench feature
(randomization or coverage) detected in the design.
These features are only supported in Questasim.

Top level modules:
	tb_net_64_33_9_10_16_8
End time: 12:30:47 on Dec 03,2021, Elapsed time: 0:00:00
Errors: 0, Warnings: 1
Reading pref.tcl

# 2019.3

# vsim -c tb_net_64_33_9_10_16_8 -do "run -all; quit" 
# Start time: 12:30:47 on Dec 03,2021
# //  ModelSim DE 2019.3 Jul 24 2019 Linux 3.10.0-1160.36.2.el7.x86_64
# //
# //  Copyright 1991-2019 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim DE and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading sv_std.std
# Loading work.tb_net_64_33_9_10_16_8
# Loading work.net_64_33_9_10_16_8
# Loading work.layer1_64_33_16_2
# Loading work.control
# Loading work.layer1_64_33_16_2_f_rom
# Loading work.layer2_32_9_16_3
# Loading work.layer2_32_9_16_3_f_rom
# Loading work.layer3_24_10_16_3
# Loading work.layer3_24_10_16_3_f_rom
# Loading work.memory
# Loading work.mac
# run -all
#               110315 Simulated         225 outputs. Found           0 errors.
# ** Note: $finish    : tb_net_64_33_9_10_16_8.sv(90)
#    Time: 110315 ns  Iteration: 2  Instance: /tb_net_64_33_9_10_16_8
# End time: 12:30:48 on Dec 03,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
net_64_33_9_10_16_8

                      Design Compiler Graphical
                            DC Ultra (TM)
                             DFTMAX (TM)
                         Power Compiler (TM)
                           DesignWare (R)
                           DC Expert (TM)
                         Design Vision (TM)
                          HDL Compiler (TM)
                         VHDL Compiler (TM)
                            DFT Compiler
                        Library Compiler (TM)
                         Design Compiler(R)

         Version J-2014.09-SP5-2 for RHEL64 -- Jul 11, 2015
               Copyright (c) 1988-2015 Synopsys, Inc.

This software and the associated documentation are confidential and 
proprietary to Synopsys, Inc. Your use or disclosure of this software 
is subject to the terms and conditions of a written license agreement 
between you, or your company, and Synopsys, Inc.

Initializing...
##############################################
# Setup: fill out the following parameters: name of clock signal, clock period (ns),
# reset signal name (if used), name of top-level module, name of source file
set CLK_NAME "clk";
clk
set CLK_PERIOD 0.9
0.9
set RST_NAME "reset";
reset
set TOP_MOD_NAME net_64_33_9_10_16_8
net_64_33_9_10_16_8
set SRC_FILE net_64_33_9_10_16_8.sv
net_64_33_9_10_16_8.sv
# If you have multiple source files, change the line above to list them all like this:
# set SRC_FILE net_64_33_9_10_16_8.sv
###############################################
source setupdc.tcl
NangateOpenCellLibrary_typical.db dw_foundation.sldb
file mkdir work_synth
# optimize FSMs
set fsm_auto_inferring "true"; 
true
set fsm_enable_state_minimization "true";
true
define_design_lib WORK -path work_synth
1
analyze $SRC_FILE -format sverilog
Running PRESTO HDLC
Searching for ./net_64_33_9_10_16_8.sv
Compiling source file ./net_64_33_9_10_16_8.sv
Presto compilation completed successfully.
Loading db file '/home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db'
Loading db file '/usr/local/synopsys/syn/libraries/syn/dw_foundation.sldb'
1
elaborate -work WORK $TOP_MOD_NAME
Loading db file '/usr/local/synopsys/syn/libraries/syn/gtech.db'
Loading db file '/usr/local/synopsys/syn/libraries/syn/standard.sldb'
  Loading link library 'NangateOpenCellLibrary'
  Loading link library 'gtech'
Running PRESTO HDLC
Presto compilation completed successfully.
Elaborated 1 design.
Current design is now 'net_64_33_9_10_16_8'.
Information: Building the design 'layer1_64_33_16_2'. (HDL-193)
Warning:  ./net_64_33_9_10_16_8.sv:138: signed to unsigned conversion occurs. (VER-318)
Warning:  ./net_64_33_9_10_16_8.sv:146: signed to unsigned conversion occurs. (VER-318)

Inferred memory devices in process
	in routine layer1_64_33_16_2 line 120 in file
		'./net_64_33_9_10_16_8.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     y_next_reg      | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
|    conv_done_reg    | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     y_point_reg     | Flip-flop |   6   |  Y  | N  | N  | N  | N  | N  | N  |
|     y_valid_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     y_mem_i_reg     | Flip-flop |   5   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'layer2_32_9_16_3'. (HDL-193)
Warning:  ./net_64_33_9_10_16_8.sv:337: signed to unsigned conversion occurs. (VER-318)
Warning:  ./net_64_33_9_10_16_8.sv:345: signed to unsigned conversion occurs. (VER-318)

Inferred memory devices in process
	in routine layer2_32_9_16_3 line 319 in file
		'./net_64_33_9_10_16_8.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     y_next_reg      | Flip-flop |   3   |  Y  | N  | N  | N  | N  | N  | N  |
|    conv_done_reg    | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     y_point_reg     | Flip-flop |   6   |  Y  | N  | N  | N  | N  | N  | N  |
|     y_valid_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     y_mem_i_reg     | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'layer3_24_10_16_3'. (HDL-193)
Warning:  ./net_64_33_9_10_16_8.sv:512: signed to unsigned conversion occurs. (VER-318)
Warning:  ./net_64_33_9_10_16_8.sv:520: signed to unsigned conversion occurs. (VER-318)

Inferred memory devices in process
	in routine layer3_24_10_16_3 line 494 in file
		'./net_64_33_9_10_16_8.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     y_next_reg      | Flip-flop |   3   |  Y  | N  | N  | N  | N  | N  | N  |
|    conv_done_reg    | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     y_point_reg     | Flip-flop |   5   |  Y  | N  | N  | N  | N  | N  | N  |
|     y_valid_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     y_mem_i_reg     | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'control' instantiated from design 'layer1_64_33_16_2' with
	the parameters "16,64,33,16". (HDL-193)
Warning:  ./net_64_33_9_10_16_8.sv:653: signed to unsigned conversion occurs. (VER-318)

Inferred memory devices in process
	in routine control_ADDR_WIDTH16_X_LEN_IN64_F_LEN_IN33_OFFSET16 line 600 in file
		'./net_64_33_9_10_16_8.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      idle_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|    clear_acc_reg    | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     en_acc_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     y_valid_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
| point_calc_done_reg | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
| next_clear_acc_reg  | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|    y_counter_reg    | Flip-flop |   6   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine control_ADDR_WIDTH16_X_LEN_IN64_F_LEN_IN33_OFFSET16 line 642 in file
		'./net_64_33_9_10_16_8.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     x_ready_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     wr_en_x_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|    x_counter_reg    | Flip-flop |   6   |  Y  | N  | N  | N  | N  | N  | N  |
|    x_loaded_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     addr_x_reg      | Flip-flop |   6   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine control_ADDR_WIDTH16_X_LEN_IN64_F_LEN_IN33_OFFSET16 line 680 in file
		'./net_64_33_9_10_16_8.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     addr_f_reg      | Flip-flop |   7   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'layer1_64_33_16_2_f_rom'. (HDL-193)
Warning:  ./net_64_33_9_10_16_8.sv:163: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_64_33_9_10_16_8.sv:166: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_64_33_9_10_16_8.sv:172: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_64_33_9_10_16_8.sv:173: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_64_33_9_10_16_8.sv:174: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_64_33_9_10_16_8.sv:176: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_64_33_9_10_16_8.sv:177: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_64_33_9_10_16_8.sv:179: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_64_33_9_10_16_8.sv:183: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_64_33_9_10_16_8.sv:186: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_64_33_9_10_16_8.sv:187: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_64_33_9_10_16_8.sv:189: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_64_33_9_10_16_8.sv:193: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_64_33_9_10_16_8.sv:195: unsigned to signed assignment occurs. (VER-318)

Statistics for case statements in always block at line 161 in file
	'./net_64_33_9_10_16_8.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           162            |     no/auto      |
===============================================

Inferred memory devices in process
	in routine layer1_64_33_16_2_f_rom line 161 in file
		'./net_64_33_9_10_16_8.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        z_reg        | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'memory' instantiated from design 'layer1_64_33_16_2' with
	the parameters "16,64". (HDL-193)

Inferred memory devices in process
	in routine memory_WIDTH16_SIZE64 line 562 in file
		'./net_64_33_9_10_16_8.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    data_out_reg     | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
====================================================================
|     block name/line       | Inputs | Outputs | # sel inputs | MB |
====================================================================
| memory_WIDTH16_SIZE64/563 |   64   |   16    |      6       | N  |
====================================================================
Presto compilation completed successfully.
Information: Building the design 'memory' instantiated from design 'layer1_64_33_16_2' with
	the parameters "16,16". (HDL-193)

Inferred memory devices in process
	in routine memory_WIDTH16_SIZE16 line 562 in file
		'./net_64_33_9_10_16_8.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    data_out_reg     | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
====================================================================
|     block name/line       | Inputs | Outputs | # sel inputs | MB |
====================================================================
| memory_WIDTH16_SIZE16/563 |   16   |   16    |      4       | N  |
====================================================================
Presto compilation completed successfully.
Information: Building the design 'mac' instantiated from design 'layer1_64_33_16_2' with
	the parameters "16,16". (HDL-193)

Inferred memory devices in process
	in routine mac_WIDTH16_OUT_WIDTH16 line 751 in file
		'./net_64_33_9_10_16_8.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     mult_in_reg     | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|    valid_out_reg    | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|        f_reg        | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|      a_in_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|      b_in_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|  correct_mult_reg   | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|    enable_f_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'control' instantiated from design 'layer2_32_9_16_3' with
	the parameters "16,32,9,8". (HDL-193)
Warning:  ./net_64_33_9_10_16_8.sv:653: signed to unsigned conversion occurs. (VER-318)

Inferred memory devices in process
	in routine control_ADDR_WIDTH16_X_LEN_IN32_F_LEN_IN9_OFFSET8 line 600 in file
		'./net_64_33_9_10_16_8.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      idle_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|    clear_acc_reg    | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     en_acc_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     y_valid_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
| point_calc_done_reg | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
| next_clear_acc_reg  | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|    y_counter_reg    | Flip-flop |   6   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine control_ADDR_WIDTH16_X_LEN_IN32_F_LEN_IN9_OFFSET8 line 642 in file
		'./net_64_33_9_10_16_8.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     x_ready_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     wr_en_x_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|    x_counter_reg    | Flip-flop |   5   |  Y  | N  | N  | N  | N  | N  | N  |
|    x_loaded_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     addr_x_reg      | Flip-flop |   5   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine control_ADDR_WIDTH16_X_LEN_IN32_F_LEN_IN9_OFFSET8 line 680 in file
		'./net_64_33_9_10_16_8.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     addr_f_reg      | Flip-flop |   5   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'layer2_32_9_16_3_f_rom'. (HDL-193)
Warning:  ./net_64_33_9_10_16_8.sv:363: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_64_33_9_10_16_8.sv:366: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_64_33_9_10_16_8.sv:368: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_64_33_9_10_16_8.sv:369: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_64_33_9_10_16_8.sv:370: unsigned to signed assignment occurs. (VER-318)

Statistics for case statements in always block at line 360 in file
	'./net_64_33_9_10_16_8.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           361            |     no/auto      |
===============================================

Inferred memory devices in process
	in routine layer2_32_9_16_3_f_rom line 360 in file
		'./net_64_33_9_10_16_8.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        z_reg        | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'memory' instantiated from design 'layer2_32_9_16_3' with
	the parameters "16,32". (HDL-193)

Inferred memory devices in process
	in routine memory_WIDTH16_SIZE32 line 562 in file
		'./net_64_33_9_10_16_8.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    data_out_reg     | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
====================================================================
|     block name/line       | Inputs | Outputs | # sel inputs | MB |
====================================================================
| memory_WIDTH16_SIZE32/563 |   32   |   16    |      5       | N  |
====================================================================
Presto compilation completed successfully.
Information: Building the design 'memory' instantiated from design 'layer2_32_9_16_3' with
	the parameters "16,8". (HDL-193)

Inferred memory devices in process
	in routine memory_WIDTH16_SIZE8 line 562 in file
		'./net_64_33_9_10_16_8.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    data_out_reg     | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
===================================================================
|     block name/line      | Inputs | Outputs | # sel inputs | MB |
===================================================================
| memory_WIDTH16_SIZE8/563 |   8    |   16    |      3       | N  |
===================================================================
Presto compilation completed successfully.
Information: Building the design 'control' instantiated from design 'layer3_24_10_16_3' with
	the parameters "16,24,10,5". (HDL-193)
Warning:  ./net_64_33_9_10_16_8.sv:653: signed to unsigned conversion occurs. (VER-318)

Inferred memory devices in process
	in routine control_ADDR_WIDTH16_X_LEN_IN24_F_LEN_IN10_OFFSET5 line 600 in file
		'./net_64_33_9_10_16_8.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      idle_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|    clear_acc_reg    | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     en_acc_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     y_valid_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
| point_calc_done_reg | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
| next_clear_acc_reg  | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|    y_counter_reg    | Flip-flop |   5   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine control_ADDR_WIDTH16_X_LEN_IN24_F_LEN_IN10_OFFSET5 line 642 in file
		'./net_64_33_9_10_16_8.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     x_ready_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     wr_en_x_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|    x_counter_reg    | Flip-flop |   5   |  Y  | N  | N  | N  | N  | N  | N  |
|    x_loaded_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     addr_x_reg      | Flip-flop |   5   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine control_ADDR_WIDTH16_X_LEN_IN24_F_LEN_IN10_OFFSET5 line 680 in file
		'./net_64_33_9_10_16_8.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     addr_f_reg      | Flip-flop |   5   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'layer3_24_10_16_3_f_rom'. (HDL-193)
Warning:  ./net_64_33_9_10_16_8.sv:538: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_64_33_9_10_16_8.sv:539: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_64_33_9_10_16_8.sv:541: unsigned to signed assignment occurs. (VER-318)

Statistics for case statements in always block at line 535 in file
	'./net_64_33_9_10_16_8.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           536            |     no/auto      |
===============================================

Inferred memory devices in process
	in routine layer3_24_10_16_3_f_rom line 535 in file
		'./net_64_33_9_10_16_8.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        z_reg        | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'memory' instantiated from design 'layer3_24_10_16_3' with
	the parameters "16,24". (HDL-193)

Inferred memory devices in process
	in routine memory_WIDTH16_SIZE24 line 562 in file
		'./net_64_33_9_10_16_8.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    data_out_reg     | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'memory' instantiated from design 'layer3_24_10_16_3' with
	the parameters "16,5". (HDL-193)

Inferred memory devices in process
	in routine memory_WIDTH16_SIZE5 line 562 in file
		'./net_64_33_9_10_16_8.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    data_out_reg     | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
1
###### CLOCKS AND PORTS #######
set CLK_PORT [get_ports $CLK_NAME]
{clk}
set TMP1 [remove_from_collection [all_inputs] $CLK_PORT]
{reset x_data[15] x_data[14] x_data[13] x_data[12] x_data[11] x_data[10] x_data[9] x_data[8] x_data[7] x_data[6] x_data[5] x_data[4] x_data[3] x_data[2] x_data[1] x_data[0] x_valid y_ready}
set INPUTS [remove_from_collection $TMP1 $RST_NAME]
{x_data[15] x_data[14] x_data[13] x_data[12] x_data[11] x_data[10] x_data[9] x_data[8] x_data[7] x_data[6] x_data[5] x_data[4] x_data[3] x_data[2] x_data[1] x_data[0] x_valid y_ready}
create_clock -period $CLK_PERIOD [get_ports clk]
1
# set delay for inputs to be 0.2ns
set_input_delay 0.2 -max -clock clk $INPUTS
1
set_output_delay 0.2 -max -clock clk [all_outputs]
1
###### OPTIMIZATION #######
set_max_area 0 
1
###### RUN #####
compile_ultra
Information: Performing power optimization. (PWR-850)
Alib files are up-to-date.
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library  |         Version         | Available |
============================================================================
| Basic DW Building Blocks           | J-2014.09-DWBB_201409.5.2 |   *     |
| Licensed DW Building Blocks        | J-2014.09-DWBB_201409.5.2 |   *     |
============================================================================

Information: Sequential output inversion is enabled.  SVF file must be used for formal verification. (OPT-1208)

Information: There are 48 potential problems in your design. Please run 'check_design' for more information. (LINT-99)


Loaded alib file './alib-52/NangateOpenCellLibrary_typical.db.alib'
  Building model 'DW01_NAND2'
Information: Ungrouping hierarchy genLayer1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer2 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer3 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer1/ctrl before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer1/mem_f before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer1/genblk1[0].mem_y before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer1/genblk1[0].mac before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer1/genblk1[1].mem_y before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer1/genblk1[1].mac before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer2/ctrl before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer2/mem_f before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer2/genblk1[0].mem_x before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer2/genblk1[0].mem_y before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer2/genblk1[0].mac before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer2/genblk1[1].mem_x before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer2/genblk1[1].mem_y before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer2/genblk1[1].mac before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer2/genblk1[2].mem_x before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer2/genblk1[2].mem_y before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer2/genblk1[2].mac before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer3/ctrl before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer3/mem_f before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer3/genblk1[0].mem_x before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer3/genblk1[0].mem_y before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer3/genblk1[0].mac before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer3/genblk1[1].mem_x before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer3/genblk1[1].mem_y before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer3/genblk1[1].mac before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer3/genblk1[2].mem_x before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer3/genblk1[2].mem_y before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer3/genblk1[2].mac before Pass 1 (OPT-776)
Information: Ungrouping 31 of 34 hierarchies before Pass 1 (OPT-775)
Information: State dependent leakage is now switched from on to off.

  Beginning Pass 1 Mapping
  ------------------------
  Processing 'net_64_33_9_10_16_8'
Information: Added key list 'DesignWare' to design 'net_64_33_9_10_16_8'. (DDB-72)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer1/mem_f/z_reg[14]' is removed because it is merged to 'genLayer1/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer1/mem_f/z_reg[13]' is removed because it is merged to 'genLayer1/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer1/mem_f/z_reg[12]' is removed because it is merged to 'genLayer1/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer1/mem_f/z_reg[11]' is removed because it is merged to 'genLayer1/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer1/mem_f/z_reg[10]' is removed because it is merged to 'genLayer1/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer1/mem_f/z_reg[9]' is removed because it is merged to 'genLayer1/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer1/mem_f/z_reg[8]' is removed because it is merged to 'genLayer1/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer1/mem_f/z_reg[7]' is removed because it is merged to 'genLayer1/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer1/mem_f/z_reg[6]' is removed because it is merged to 'genLayer1/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer1/mem_f/z_reg[5]' is removed because it is merged to 'genLayer1/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer1/mem_f/z_reg[4]' is removed because it is merged to 'genLayer1/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer1/mem_f/z_reg[3]' is removed because it is merged to 'genLayer1/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer2/mem_f/z_reg[14]' is removed because it is merged to 'genLayer2/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer2/mem_f/z_reg[13]' is removed because it is merged to 'genLayer2/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer2/mem_f/z_reg[12]' is removed because it is merged to 'genLayer2/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer2/mem_f/z_reg[11]' is removed because it is merged to 'genLayer2/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer2/mem_f/z_reg[10]' is removed because it is merged to 'genLayer2/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer2/mem_f/z_reg[9]' is removed because it is merged to 'genLayer2/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer2/mem_f/z_reg[8]' is removed because it is merged to 'genLayer2/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer2/mem_f/z_reg[7]' is removed because it is merged to 'genLayer2/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer2/mem_f/z_reg[6]' is removed because it is merged to 'genLayer2/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer2/mem_f/z_reg[5]' is removed because it is merged to 'genLayer2/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer2/mem_f/z_reg[4]' is removed because it is merged to 'genLayer2/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer2/mem_f/z_reg[3]' is removed because it is merged to 'genLayer2/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer3/mem_f/z_reg[14]' is removed because it is merged to 'genLayer3/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer3/mem_f/z_reg[13]' is removed because it is merged to 'genLayer3/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer3/mem_f/z_reg[12]' is removed because it is merged to 'genLayer3/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer3/mem_f/z_reg[11]' is removed because it is merged to 'genLayer3/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer3/mem_f/z_reg[10]' is removed because it is merged to 'genLayer3/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer3/mem_f/z_reg[9]' is removed because it is merged to 'genLayer3/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer3/mem_f/z_reg[8]' is removed because it is merged to 'genLayer3/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer3/mem_f/z_reg[7]' is removed because it is merged to 'genLayer3/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer3/mem_f/z_reg[6]' is removed because it is merged to 'genLayer3/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer3/mem_f/z_reg[5]' is removed because it is merged to 'genLayer3/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer3/mem_f/z_reg[4]' is removed because it is merged to 'genLayer3/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer3/mem_f/z_reg[3]' is removed because it is merged to 'genLayer3/mem_f/z_reg[15]'. (OPT-1215)
 Implement Synthetic for 'net_64_33_9_10_16_8'.
  Processing 'memory_WIDTH16_SIZE64_0'
 Implement Synthetic for 'memory_WIDTH16_SIZE64_0'.

  Updating timing information
Information: Updating design information... (UID-85)
Information: The register 'genLayer1/y_next_reg[1]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[0].mem_y/mem_reg[15][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[0].mem_y/mem_reg[13][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[0].mem_y/mem_reg[11][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[0].mem_y/mem_reg[9][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[0].mem_y/mem_reg[14][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[0].mem_y/mem_reg[12][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[0].mem_y/mem_reg[10][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[0].mem_y/mem_reg[8][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[0].mem_y/mem_reg[7][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[0].mem_y/mem_reg[5][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[0].mem_y/mem_reg[3][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[0].mem_y/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[0].mem_y/mem_reg[6][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[0].mem_y/mem_reg[4][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[0].mem_y/mem_reg[2][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[0].mem_y/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[1].mem_y/mem_reg[15][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[1].mem_y/mem_reg[13][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[1].mem_y/mem_reg[11][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[1].mem_y/mem_reg[9][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[1].mem_y/mem_reg[14][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[1].mem_y/mem_reg[12][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[1].mem_y/mem_reg[10][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[1].mem_y/mem_reg[8][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[1].mem_y/mem_reg[7][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[1].mem_y/mem_reg[5][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[1].mem_y/mem_reg[3][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[1].mem_y/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[1].mem_y/mem_reg[6][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[1].mem_y/mem_reg[4][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[1].mem_y/mem_reg[2][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[1].mem_y/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_y/mem_reg[7][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_y/mem_reg[3][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_y/mem_reg[5][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_y/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_y/mem_reg[6][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_y/mem_reg[4][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_y/mem_reg[2][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_y/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_y/mem_reg[7][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_y/mem_reg[3][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_y/mem_reg[5][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_y/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_y/mem_reg[6][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_y/mem_reg[4][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_y/mem_reg[2][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_y/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_y/mem_reg[7][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_y/mem_reg[3][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_y/mem_reg[5][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_y/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_y/mem_reg[6][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_y/mem_reg[4][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_y/mem_reg[2][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_y/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_y/mem_reg[3][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_y/mem_reg[2][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_y/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_y/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_y/mem_reg[4][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_y/mem_reg[3][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_y/mem_reg[2][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_y/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_y/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_y/mem_reg[4][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_y/mem_reg[3][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_y/mem_reg[2][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_y/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_y/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_y/mem_reg[4][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_y/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_y/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_y/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_y/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_y/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_y/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[1].mem_y/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[0].mem_y/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer1/genblk1[1].mac/correct_mult_reg' is removed because it is merged to 'genLayer1/genblk1[0].mac/correct_mult_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer2/genblk1[1].mac/correct_mult_reg' is removed because it is merged to 'genLayer2/genblk1[0].mac/correct_mult_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer2/genblk1[2].mac/correct_mult_reg' is removed because it is merged to 'genLayer2/genblk1[0].mac/correct_mult_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer3/genblk1[1].mac/correct_mult_reg' is removed because it is merged to 'genLayer3/genblk1[2].mac/correct_mult_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer3/genblk1[0].mac/correct_mult_reg' is removed because it is merged to 'genLayer3/genblk1[2].mac/correct_mult_reg'. (OPT-1215)

  Beginning Mapping Optimizations  (Ultra High effort)
  -------------------------------
Information: The register 'genLayer1/y_mem_i_reg[4]' will be removed. (OPT-1207)
  Mapping Optimization (Phase 1)
  Mapping Optimization (Phase 2)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer1/genblk1[0].mac/enable_f_reg' is removed because it is merged to 'genLayer1/genblk1[1].mac/enable_f_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer2/genblk1[1].mac/enable_f_reg' is removed because it is merged to 'genLayer2/genblk1[2].mac/enable_f_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer2/genblk1[0].mac/enable_f_reg' is removed because it is merged to 'genLayer2/genblk1[2].mac/enable_f_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer3/genblk1[1].mac/enable_f_reg' is removed because it is merged to 'genLayer3/genblk1[2].mac/enable_f_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer3/genblk1[0].mac/enable_f_reg' is removed because it is merged to 'genLayer3/genblk1[2].mac/enable_f_reg'. (OPT-1215)
Information: The register 'genLayer1/y_point_reg[5]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/ctrl/addr_f_reg[6]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/ctrl/addr_f_reg[4]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[2][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[3][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[4][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[5][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[6][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[7][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[8][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[9][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[10][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[11][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[12][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[13][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[14][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[15][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[16][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[17][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[18][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[19][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[20][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[21][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[22][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[23][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[24][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[25][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[26][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[27][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[28][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[29][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[30][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[31][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[2][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[3][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[4][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[5][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[6][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[7][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[2][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[3][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[4][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[5][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[6][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[7][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[8][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[9][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[10][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[11][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[12][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[13][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[14][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[15][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[8][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[9][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[10][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[11][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[12][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[13][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[14][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[15][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[16][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[17][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[18][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[19][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[20][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[21][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[22][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[23][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[16][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[17][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[18][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[19][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[20][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[21][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[22][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[23][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[24][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[25][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[26][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[27][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[28][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[29][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[30][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[31][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[24][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[25][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[26][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[27][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[28][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[29][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[30][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[31][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/ctrl/addr_f_reg[4]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/mem_reg[2][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/mem_reg[4][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/mem_reg[6][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/mem_reg[3][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/mem_reg[5][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/mem_reg[7][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/mem_reg[8][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/mem_reg[9][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/mem_reg[10][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/mem_reg[11][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/mem_reg[12][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/mem_reg[13][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/mem_reg[14][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/mem_reg[15][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/mem_reg[16][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/mem_reg[18][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/mem_reg[20][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/mem_reg[22][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/mem_reg[17][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/mem_reg[19][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/mem_reg[21][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/mem_reg[23][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mac/a_in_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/mem_reg[8][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/mem_reg[10][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/mem_reg[12][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/mem_reg[14][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/mem_reg[9][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/mem_reg[11][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/mem_reg[13][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/mem_reg[15][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/mem_reg[16][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/mem_reg[18][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/mem_reg[20][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/mem_reg[22][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/mem_reg[17][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/mem_reg[19][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/mem_reg[21][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/mem_reg[23][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/mem_reg[2][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/mem_reg[4][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/mem_reg[6][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/mem_reg[3][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/mem_reg[5][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/mem_reg[7][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mac/a_in_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/mem_reg[2][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/mem_reg[4][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/mem_reg[6][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/mem_reg[3][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/mem_reg[5][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/mem_reg[7][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/mem_reg[8][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/mem_reg[10][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/mem_reg[12][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/mem_reg[14][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/mem_reg[9][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/mem_reg[11][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/mem_reg[13][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/mem_reg[15][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/mem_reg[16][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/mem_reg[18][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/mem_reg[20][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/mem_reg[22][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/mem_reg[17][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/mem_reg[19][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/mem_reg[21][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/mem_reg[23][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mac/a_in_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mac/a_in_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mac/a_in_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mac/a_in_reg[15]' is a constant and will be removed. (OPT-1206)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer1/genblk1[0].mac/valid_out_reg' is removed because it is merged to 'genLayer1/genblk1[1].mac/valid_out_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer2/genblk1[1].mac/valid_out_reg' is removed because it is merged to 'genLayer2/genblk1[2].mac/valid_out_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer2/genblk1[0].mac/valid_out_reg' is removed because it is merged to 'genLayer2/genblk1[2].mac/valid_out_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer3/genblk1[1].mac/valid_out_reg' is removed because it is merged to 'genLayer3/genblk1[2].mac/valid_out_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer3/genblk1[0].mac/valid_out_reg' is removed because it is merged to 'genLayer3/genblk1[2].mac/valid_out_reg'. (OPT-1215)

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:01:12   70493.5      1.18    2501.9    2661.9                           1584127.0000
    0:01:12   70492.1      1.16    2501.4    2661.9                           1584084.0000
    0:01:12   70492.1      1.16    2501.4    2661.9                           1584084.0000
    0:01:12   70488.7      1.16    2501.2    2661.9                           1583958.7500
  Re-synthesis Optimization (Phase 1)
  Re-synthesis Optimization (Phase 2)
  Global Optimization (Phase 1)
  Global Optimization (Phase 2)
  Global Optimization (Phase 3)
  Global Optimization (Phase 4)
  Global Optimization (Phase 5)
  Global Optimization (Phase 6)
  Global Optimization (Phase 7)
  Global Optimization (Phase 8)
  Global Optimization (Phase 9)
  Global Optimization (Phase 10)
  Global Optimization (Phase 11)
  Global Optimization (Phase 12)
  Global Optimization (Phase 13)
  Global Optimization (Phase 14)
  Global Optimization (Phase 15)
  Global Optimization (Phase 16)
  Global Optimization (Phase 17)
  Global Optimization (Phase 18)
  Global Optimization (Phase 19)
  Global Optimization (Phase 20)
  Global Optimization (Phase 21)
  Global Optimization (Phase 22)
  Global Optimization (Phase 23)
  Global Optimization (Phase 24)
  Global Optimization (Phase 25)
  Global Optimization (Phase 26)
  Global Optimization (Phase 27)
  Global Optimization (Phase 28)
  Global Optimization (Phase 29)
  Global Optimization (Phase 30)
  Global Optimization (Phase 31)
  Mapping 'net_64_33_9_10_16_8_DP_OP_2387J1_131_7517_1'
    0:01:33   61541.0      0.59    1933.1      51.9                           1274067.1250



  Beginning Delay Optimization Phase
  ----------------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:01:33   61541.0      0.59    1933.1      51.9                           1274067.1250
    0:01:33   61541.0      0.59    1933.1      51.9                           1274067.1250
    0:01:35   61421.3      0.59    1933.5      41.1                           1265743.1250
    0:01:35   61421.3      0.59    1933.5      41.1                           1265743.1250
    0:01:39   61563.3      0.56    1920.2      41.1                           1270043.3750
    0:01:39   61563.3      0.56    1920.2      41.1                           1270043.3750
    0:01:39   61564.9      0.55    1920.0      41.1                           1270138.2500
    0:01:39   61564.9      0.55    1920.0      41.1                           1270138.2500
    0:01:40   61580.9      0.55    1840.0      41.1                           1270684.5000
    0:01:40   61580.9      0.55    1840.0      41.1                           1270684.5000
    0:01:45   61997.2      0.48    1759.2      12.6                           1285105.3750
    0:01:45   61997.2      0.48    1759.2      12.6                           1285105.3750
    0:01:58   62016.3      0.48    1759.0      12.6                           1285717.6250

  Beginning Delay Optimization
  ----------------------------
    0:01:58   62024.8      0.48    1758.9      12.6                           1286322.3750
    0:02:01   62139.2      0.46    1675.2       8.1                           1290297.2500
    0:02:01   62139.2      0.46    1675.2       8.1                           1290297.2500
    0:02:02   62139.2      0.46    1675.2       8.1                           1290297.2500
    0:02:02   62147.4      0.46    1675.0      31.6                           1290749.5000
    0:02:02   62149.8      0.46    1674.9      31.6                           1290825.7500
    0:02:02   62149.8      0.46    1674.9      31.6                           1290825.7500
    0:02:03   62149.8      0.46    1674.9      31.6                           1290825.7500
    0:02:03   62149.6      0.46    1674.9      31.6                           1290811.3750


  Beginning Design Rule Fixing  (max_transition)  (max_capacitance)
  ----------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:02:03   62149.6      0.46    1674.9      31.6                           1290811.3750
  Global Optimization (Phase 32)
  Global Optimization (Phase 33)
  Global Optimization (Phase 34)
    0:02:05   62144.2      0.44    1654.5      51.2 genLayer3/genblk1[0].mac/mult_in_reg[13]/D 1290792.3750
    0:02:05   62156.5      0.43    1654.2      51.2                           1291151.1250
    0:02:10   62189.5      0.43    1648.2      51.2                           1292099.6250

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:02:10   62189.5      0.43    1648.2      51.2                           1292099.6250
    0:02:11   62190.0      0.43    1648.1      51.2                           1292071.0000


  Beginning Leakage Power Optimization  (max_leakage_power 0)
  ------------------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:02:21   61985.4      0.43    1647.0      51.2                           1287558.3750
  Global Optimization (Phase 35)
  Global Optimization (Phase 36)
  Global Optimization (Phase 37)
  Global Optimization (Phase 38)
  Global Optimization (Phase 39)
  Global Optimization (Phase 40)
  Global Optimization (Phase 41)
  Global Optimization (Phase 42)
  Global Optimization (Phase 43)
  Global Optimization (Phase 44)
  Global Optimization (Phase 45)
  Global Optimization (Phase 46)
  Global Optimization (Phase 47)
  Global Optimization (Phase 48)
  Global Optimization (Phase 49)
  Global Optimization (Phase 50)
  Global Optimization (Phase 51)
  Global Optimization (Phase 52)
  Global Optimization (Phase 53)
  Global Optimization (Phase 54)
  Global Optimization (Phase 55)
    0:02:31   61498.1      0.36    1413.9       0.0 genLayer3/genblk1[1].mac/mult_in_reg[15]/D 1270955.7500
    0:02:32   61523.9      0.36    1412.1       0.0                           1271719.7500
    0:02:33   61547.1      0.35    1374.0       7.0                           1272533.2500
    0:02:34   61547.1      0.35    1374.0       7.0                           1272533.2500
    0:02:35   61546.5      0.35    1376.0       7.0                           1272566.7500
    0:02:35   61546.5      0.35    1376.0       7.0                           1272566.7500
    0:02:35   61546.5      0.35    1376.0       7.0                           1272566.7500
    0:02:35   61546.5      0.35    1376.0       7.0                           1272566.7500
    0:02:35   61546.8      0.35    1376.0       7.0                           1272588.3750
    0:02:35   61546.8      0.35    1376.0       7.0                           1272588.3750
    0:02:38   61582.2      0.35    1367.6       7.0                           1273870.2500
    0:02:38   61582.2      0.35    1367.6       7.0                           1273870.2500
    0:02:40   61691.8      0.34    1310.3       7.0                           1277989.1250
    0:02:40   61691.8      0.34    1310.3       7.0                           1277989.1250
    0:02:43   61752.7      0.34    1303.5       7.0                           1279802.0000
    0:02:43   61752.7      0.34    1303.5       7.0                           1279802.0000
    0:02:43   61754.3      0.34    1290.7       7.0                           1279903.7500
    0:02:43   61754.3      0.34    1290.7       7.0                           1279903.7500
    0:02:44   61754.3      0.34    1290.7       7.0                           1279903.7500
    0:02:44   61754.3      0.34    1290.7       7.0                           1279903.7500
    0:02:44   61754.3      0.34    1290.7       7.0                           1279903.7500
    0:02:44   61754.3      0.34    1290.7       7.0                           1279903.7500
    0:02:44   61754.3      0.34    1290.7       7.0                           1279903.7500

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:02:46   61754.3      0.34    1290.7       7.0                           1279903.7500
    0:02:49   61221.8      0.35    1324.9       7.0                           1257744.0000
    0:02:49   61258.5      0.34    1324.7       7.0                           1259270.2500
    0:02:49   61258.5      0.34    1324.7       7.0                           1259270.2500
    0:02:51   61288.8      0.34    1309.0       7.0                           1260846.5000
    0:02:52   61234.3      0.34    1309.0       7.0                           1259432.2500
    0:02:53   61266.7      0.34    1306.5       0.0 genLayer3/genblk1[1].mac/mult_in_reg[12]/D 1260475.7500
    0:02:54   61299.2      0.34    1297.5       0.0 genLayer3/genblk1[0].mac/mult_in_reg[7]/D 1261683.7500
    0:02:54   61335.1      0.33    1293.7       0.0 genLayer2/genblk1[1].mac/mult_in_reg[14]/D 1262910.0000
    0:02:55   61361.1      0.33    1291.0       0.0 genLayer3/genblk1[2].mac/mult_in_reg[6]/D 1263800.1250
    0:02:56   61386.4      0.33    1277.2       0.0 genLayer3/genblk1[0].mac/mult_in_reg[7]/D 1264797.5000
    0:02:58   61420.2      0.33    1276.1       0.0 genLayer3/genblk1[2].mac/mult_in_reg[10]/D 1265948.7500
    0:02:59   61457.7      0.32    1260.8       0.0 genLayer1/genblk1[1].mem_x/mem_reg[0][0]/D 1267270.1250
    0:02:59   61496.8      0.32    1256.5       0.0 genLayer3/genblk1[2].mac/mult_in_reg[10]/D 1268671.7500
    0:03:00   61534.8      0.32    1246.6       0.0 genLayer3/genblk1[2].mac/mult_in_reg[10]/D 1269956.1250
    0:03:01   61551.9      0.32    1250.0       0.0 genLayer3/genblk1[1].mac/mult_in_reg[12]/D 1270490.7500
    0:03:01   61573.4      0.32    1249.8       1.2 genLayer1/genblk1[1].mac/mult_in_reg[11]/D 1271279.0000
    0:03:02   61599.2      0.31    1248.8       1.2 genLayer2/genblk1[2].mac/mult_in_reg[14]/D 1272154.5000
    0:03:03   61618.1      0.31    1233.3       1.2 genLayer2/genblk1[0].mac/mult_in_reg[13]/D 1272837.3750
    0:03:03   61643.1      0.31    1229.8       1.2 genLayer3/genblk1[2].mac/mult_in_reg[7]/D 1273377.6250
    0:03:04   61662.8      0.31    1227.1       1.2 genLayer3/genblk1[0].mem_x/mem_reg[11][6]/D 1274021.8750
    0:03:05   61693.1      0.31    1221.9       1.2 genLayer2/genblk1[0].mac/mult_in_reg[3]/D 1275313.1250
    0:03:06   61696.8      0.31    1221.2       1.2 genLayer2/genblk1[1].mac/mult_in_reg[15]/D 1275435.8750
    0:03:06   61702.2      0.31    1220.7       0.0                           1275697.8750
    0:03:07   61720.2      0.30    1220.6       0.0                           1276363.6250
    0:03:13   61737.8      0.30    1205.0       0.0                           1277007.2500
    0:03:20   61760.9      0.30    1191.8       0.0                           1277951.1250
    0:03:31   61760.1      0.30    1191.5       0.0                           1277923.1250
    0:03:33   61700.8      0.30    1190.7       0.0                           1274620.2500
Loading db file '/home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Warning: Design 'net_64_33_9_10_16_8' contains 1 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
     Net 'genLayer1/genblk1[0].mem_x/clk': 6528 load(s), 1 driver(s)
Information: State dependent leakage is now switched from off to on.
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
1
report_area
 
****************************************
Report : area
Design : net_64_33_9_10_16_8
Version: J-2014.09-SP5-2
Date   : Fri Dec  3 12:34:27 2021
****************************************

Information: Updating design information... (UID-85)
Warning: Design 'net_64_33_9_10_16_8' contains 1 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
Library(s) Used:

    NangateOpenCellLibrary (File: /home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db)

Number of ports:                           38
Number of nets:                         28726
Number of cells:                        23748
Number of combinational cells:          19298
Number of sequential cells:              4448
Number of macros/black boxes:               0
Number of buf/inv:                       2154
Number of references:                      60

Combinational area:              32137.056396
Buf/Inv area:                     2744.056006
Noncombinational area:           29563.770935
Macro/Black Box area:                0.000000
Net Interconnect area:      undefined  (Wire load has zero net area)

Total cell area:                 61700.827331
Total area:                 undefined
1
report_power
 
****************************************
Report : power
        -analysis_effort low
Design : net_64_33_9_10_16_8
Version: J-2014.09-SP5-2
Date   : Fri Dec  3 12:34:28 2021
****************************************


Library(s) Used:

    NangateOpenCellLibrary (File: /home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db)


Operating Conditions: typical   Library: NangateOpenCellLibrary
Wire Load Model Mode: top

Design        Wire Load Model            Library
------------------------------------------------
net_64_33_9_10_16_8    5K_hvratio_1_1    NangateOpenCellLibrary


Global Operating Voltage = 1.1  
Power-specific unit information :
    Voltage Units = 1V
    Capacitance Units = 1.000000ff
    Time Units = 1ns
    Dynamic Power Units = 1uW    (derived from V,C,T units)
    Leakage Power Units = 1nW


  Cell Internal Power  =  46.3255 mW   (99%)
  Net Switching Power  = 349.4911 uW    (1%)
                         ---------
Total Dynamic Power    =  46.6750 mW  (100%)

Cell Leakage Power     =   1.3044 mW


                 Internal         Switching           Leakage            Total
Power Group      Power            Power               Power              Power   (   %    )  Attrs
--------------------------------------------------------------------------------------------------
io_pad             0.0000            0.0000            0.0000            0.0000  (   0.00%)
memory             0.0000            0.0000            0.0000            0.0000  (   0.00%)
black_box          0.0000            0.0000            0.0000            0.0000  (   0.00%)
clock_network      0.0000            0.0000            0.0000            0.0000  (   0.00%)
register       4.6165e+04           40.7378        5.1362e+05        4.6721e+04  (  97.38%)
sequential         0.0000            0.0000            0.0000            0.0000  (   0.00%)
combinational    158.8780          308.7549        7.9079e+05        1.2584e+03  (   2.62%)
--------------------------------------------------------------------------------------------------
Total          4.6324e+04 uW       349.4926 uW     1.3044e+06 nW     4.7980e+04 uW
1
report_timing
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : net_64_33_9_10_16_8
Version: J-2014.09-SP5-2
Date   : Fri Dec  3 12:34:28 2021
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: typical   Library: NangateOpenCellLibrary
Wire Load Model Mode: top

  Startpoint: genLayer3/genblk1[0].mac/b_in_reg[11]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: genLayer3/genblk1[0].mac/mult_in_reg[6]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  net_64_33_9_10_16_8
                     5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  genLayer3/genblk1[0].mac/b_in_reg[11]/CK (DFF_X1)       0.00 #     0.00 r
  genLayer3/genblk1[0].mac/b_in_reg[11]/Q (DFF_X1)        0.10       0.10 r
  U14062/Z (BUF_X4)                                       0.07       0.17 r
  U19659/ZN (XNOR2_X1)                                    0.08       0.25 r
  U19696/ZN (OAI22_X1)                                    0.04       0.29 f
  U19706/CO (FA_X1)                                       0.11       0.40 f
  U19719/CO (FA_X1)                                       0.10       0.50 f
  U19750/S (FA_X1)                                        0.13       0.64 r
  U19783/CO (FA_X1)                                       0.08       0.72 r
  U15091/ZN (NAND2_X1)                                    0.05       0.76 f
  U15090/ZN (XNOR2_X1)                                    0.06       0.83 f
  U15089/ZN (NAND2_X1)                                    0.03       0.86 r
  U19950/ZN (OAI21_X1)                                    0.03       0.89 f
  U19951/ZN (AOI21_X1)                                    0.05       0.95 r
  U20061/ZN (OAI21_X1)                                    0.04       0.98 f
  U13876/ZN (AOI21_X2)                                    0.06       1.04 r
  U13874/ZN (NAND2_X1)                                    0.05       1.09 f
  U15009/ZN (NAND3_X1)                                    0.04       1.13 r
  U27188/ZN (NAND2_X1)                                    0.02       1.16 f
  genLayer3/genblk1[0].mac/mult_in_reg[6]/D (DFF_X1)      0.01       1.16 f
  data arrival time                                                  1.16

  clock clk (rise edge)                                   0.90       0.90
  clock network delay (ideal)                             0.00       0.90
  genLayer3/genblk1[0].mac/mult_in_reg[6]/CK (DFF_X1)     0.00       0.90 r
  library setup time                                     -0.04       0.86
  data required time                                                 0.86
  --------------------------------------------------------------------------
  data required time                                                 0.86
  data arrival time                                                 -1.16
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.30


1
write -f verilog $TOP_MOD_NAME -output gates.v -hierarchy
Writing verilog file '/home/home5/aalgewaththa/ese507work/proj3/part3/hdl/gates.v'.
Warning: Verilog 'assign' or 'tran' statements are written out. (VO-4)
1
quit

Thank you...

                      Design Compiler Graphical
                            DC Ultra (TM)
                             DFTMAX (TM)
                         Power Compiler (TM)
                           DesignWare (R)
                           DC Expert (TM)
                         Design Vision (TM)
                          HDL Compiler (TM)
                         VHDL Compiler (TM)
                            DFT Compiler
                        Library Compiler (TM)
                         Design Compiler(R)

         Version J-2014.09-SP5-2 for RHEL64 -- Jul 11, 2015
               Copyright (c) 1988-2015 Synopsys, Inc.

This software and the associated documentation are confidential and 
proprietary to Synopsys, Inc. Your use or disclosure of this software 
is subject to the terms and conditions of a written license agreement 
between you, or your company, and Synopsys, Inc.

Initializing...
##############################################
# Setup: fill out the following parameters: name of clock signal, clock period (ns),
# reset signal name (if used), name of top-level module, name of source file
set CLK_NAME "clk";
clk
set CLK_PERIOD 0.95
0.95
set RST_NAME "reset";
reset
set TOP_MOD_NAME net_64_33_9_10_16_8
net_64_33_9_10_16_8
set SRC_FILE net_64_33_9_10_16_8.sv
net_64_33_9_10_16_8.sv
# If you have multiple source files, change the line above to list them all like this:
# set SRC_FILE net_64_33_9_10_16_8.sv
###############################################
source setupdc.tcl
NangateOpenCellLibrary_typical.db dw_foundation.sldb
file mkdir work_synth
# optimize FSMs
set fsm_auto_inferring "true"; 
true
set fsm_enable_state_minimization "true";
true
define_design_lib WORK -path work_synth
1
analyze $SRC_FILE -format sverilog
Running PRESTO HDLC
Searching for ./net_64_33_9_10_16_8.sv
Compiling source file ./net_64_33_9_10_16_8.sv
Presto compilation completed successfully.
Loading db file '/home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db'
Loading db file '/usr/local/synopsys/syn/libraries/syn/dw_foundation.sldb'
1
elaborate -work WORK $TOP_MOD_NAME
Loading db file '/usr/local/synopsys/syn/libraries/syn/gtech.db'
Loading db file '/usr/local/synopsys/syn/libraries/syn/standard.sldb'
  Loading link library 'NangateOpenCellLibrary'
  Loading link library 'gtech'
Running PRESTO HDLC
Presto compilation completed successfully.
Elaborated 1 design.
Current design is now 'net_64_33_9_10_16_8'.
Information: Building the design 'layer1_64_33_16_2'. (HDL-193)
Warning:  ./net_64_33_9_10_16_8.sv:138: signed to unsigned conversion occurs. (VER-318)
Warning:  ./net_64_33_9_10_16_8.sv:146: signed to unsigned conversion occurs. (VER-318)

Inferred memory devices in process
	in routine layer1_64_33_16_2 line 120 in file
		'./net_64_33_9_10_16_8.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     y_next_reg      | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
|    conv_done_reg    | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     y_point_reg     | Flip-flop |   6   |  Y  | N  | N  | N  | N  | N  | N  |
|     y_valid_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     y_mem_i_reg     | Flip-flop |   5   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'layer2_32_9_16_3'. (HDL-193)
Warning:  ./net_64_33_9_10_16_8.sv:337: signed to unsigned conversion occurs. (VER-318)
Warning:  ./net_64_33_9_10_16_8.sv:345: signed to unsigned conversion occurs. (VER-318)

Inferred memory devices in process
	in routine layer2_32_9_16_3 line 319 in file
		'./net_64_33_9_10_16_8.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     y_next_reg      | Flip-flop |   3   |  Y  | N  | N  | N  | N  | N  | N  |
|    conv_done_reg    | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     y_point_reg     | Flip-flop |   6   |  Y  | N  | N  | N  | N  | N  | N  |
|     y_valid_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     y_mem_i_reg     | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'layer3_24_10_16_3'. (HDL-193)
Warning:  ./net_64_33_9_10_16_8.sv:512: signed to unsigned conversion occurs. (VER-318)
Warning:  ./net_64_33_9_10_16_8.sv:520: signed to unsigned conversion occurs. (VER-318)

Inferred memory devices in process
	in routine layer3_24_10_16_3 line 494 in file
		'./net_64_33_9_10_16_8.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     y_next_reg      | Flip-flop |   3   |  Y  | N  | N  | N  | N  | N  | N  |
|    conv_done_reg    | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     y_point_reg     | Flip-flop |   5   |  Y  | N  | N  | N  | N  | N  | N  |
|     y_valid_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     y_mem_i_reg     | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'control' instantiated from design 'layer1_64_33_16_2' with
	the parameters "16,64,33,16". (HDL-193)
Warning:  ./net_64_33_9_10_16_8.sv:653: signed to unsigned conversion occurs. (VER-318)

Inferred memory devices in process
	in routine control_ADDR_WIDTH16_X_LEN_IN64_F_LEN_IN33_OFFSET16 line 600 in file
		'./net_64_33_9_10_16_8.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      idle_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|    clear_acc_reg    | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     en_acc_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     y_valid_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
| point_calc_done_reg | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
| next_clear_acc_reg  | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|    y_counter_reg    | Flip-flop |   6   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine control_ADDR_WIDTH16_X_LEN_IN64_F_LEN_IN33_OFFSET16 line 642 in file
		'./net_64_33_9_10_16_8.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     x_ready_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     wr_en_x_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|    x_counter_reg    | Flip-flop |   6   |  Y  | N  | N  | N  | N  | N  | N  |
|    x_loaded_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     addr_x_reg      | Flip-flop |   6   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine control_ADDR_WIDTH16_X_LEN_IN64_F_LEN_IN33_OFFSET16 line 680 in file
		'./net_64_33_9_10_16_8.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     addr_f_reg      | Flip-flop |   7   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'layer1_64_33_16_2_f_rom'. (HDL-193)
Warning:  ./net_64_33_9_10_16_8.sv:163: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_64_33_9_10_16_8.sv:166: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_64_33_9_10_16_8.sv:172: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_64_33_9_10_16_8.sv:173: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_64_33_9_10_16_8.sv:174: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_64_33_9_10_16_8.sv:176: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_64_33_9_10_16_8.sv:177: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_64_33_9_10_16_8.sv:179: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_64_33_9_10_16_8.sv:183: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_64_33_9_10_16_8.sv:186: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_64_33_9_10_16_8.sv:187: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_64_33_9_10_16_8.sv:189: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_64_33_9_10_16_8.sv:193: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_64_33_9_10_16_8.sv:195: unsigned to signed assignment occurs. (VER-318)

Statistics for case statements in always block at line 161 in file
	'./net_64_33_9_10_16_8.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           162            |     no/auto      |
===============================================

Inferred memory devices in process
	in routine layer1_64_33_16_2_f_rom line 161 in file
		'./net_64_33_9_10_16_8.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        z_reg        | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'memory' instantiated from design 'layer1_64_33_16_2' with
	the parameters "16,64". (HDL-193)

Inferred memory devices in process
	in routine memory_WIDTH16_SIZE64 line 562 in file
		'./net_64_33_9_10_16_8.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    data_out_reg     | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
====================================================================
|     block name/line       | Inputs | Outputs | # sel inputs | MB |
====================================================================
| memory_WIDTH16_SIZE64/563 |   64   |   16    |      6       | N  |
====================================================================
Presto compilation completed successfully.
Information: Building the design 'memory' instantiated from design 'layer1_64_33_16_2' with
	the parameters "16,16". (HDL-193)

Inferred memory devices in process
	in routine memory_WIDTH16_SIZE16 line 562 in file
		'./net_64_33_9_10_16_8.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    data_out_reg     | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
====================================================================
|     block name/line       | Inputs | Outputs | # sel inputs | MB |
====================================================================
| memory_WIDTH16_SIZE16/563 |   16   |   16    |      4       | N  |
====================================================================
Presto compilation completed successfully.
Information: Building the design 'mac' instantiated from design 'layer1_64_33_16_2' with
	the parameters "16,16". (HDL-193)

Inferred memory devices in process
	in routine mac_WIDTH16_OUT_WIDTH16 line 751 in file
		'./net_64_33_9_10_16_8.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     mult_in_reg     | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|    valid_out_reg    | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|        f_reg        | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|      a_in_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|      b_in_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|  correct_mult_reg   | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|    enable_f_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'control' instantiated from design 'layer2_32_9_16_3' with
	the parameters "16,32,9,8". (HDL-193)
Warning:  ./net_64_33_9_10_16_8.sv:653: signed to unsigned conversion occurs. (VER-318)

Inferred memory devices in process
	in routine control_ADDR_WIDTH16_X_LEN_IN32_F_LEN_IN9_OFFSET8 line 600 in file
		'./net_64_33_9_10_16_8.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      idle_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|    clear_acc_reg    | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     en_acc_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     y_valid_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
| point_calc_done_reg | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
| next_clear_acc_reg  | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|    y_counter_reg    | Flip-flop |   6   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine control_ADDR_WIDTH16_X_LEN_IN32_F_LEN_IN9_OFFSET8 line 642 in file
		'./net_64_33_9_10_16_8.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     x_ready_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     wr_en_x_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|    x_counter_reg    | Flip-flop |   5   |  Y  | N  | N  | N  | N  | N  | N  |
|    x_loaded_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     addr_x_reg      | Flip-flop |   5   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine control_ADDR_WIDTH16_X_LEN_IN32_F_LEN_IN9_OFFSET8 line 680 in file
		'./net_64_33_9_10_16_8.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     addr_f_reg      | Flip-flop |   5   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'layer2_32_9_16_3_f_rom'. (HDL-193)
Warning:  ./net_64_33_9_10_16_8.sv:363: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_64_33_9_10_16_8.sv:366: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_64_33_9_10_16_8.sv:368: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_64_33_9_10_16_8.sv:369: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_64_33_9_10_16_8.sv:370: unsigned to signed assignment occurs. (VER-318)

Statistics for case statements in always block at line 360 in file
	'./net_64_33_9_10_16_8.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           361            |     no/auto      |
===============================================

Inferred memory devices in process
	in routine layer2_32_9_16_3_f_rom line 360 in file
		'./net_64_33_9_10_16_8.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        z_reg        | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'memory' instantiated from design 'layer2_32_9_16_3' with
	the parameters "16,32". (HDL-193)

Inferred memory devices in process
	in routine memory_WIDTH16_SIZE32 line 562 in file
		'./net_64_33_9_10_16_8.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    data_out_reg     | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
====================================================================
|     block name/line       | Inputs | Outputs | # sel inputs | MB |
====================================================================
| memory_WIDTH16_SIZE32/563 |   32   |   16    |      5       | N  |
====================================================================
Presto compilation completed successfully.
Information: Building the design 'memory' instantiated from design 'layer2_32_9_16_3' with
	the parameters "16,8". (HDL-193)

Inferred memory devices in process
	in routine memory_WIDTH16_SIZE8 line 562 in file
		'./net_64_33_9_10_16_8.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    data_out_reg     | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
===================================================================
|     block name/line      | Inputs | Outputs | # sel inputs | MB |
===================================================================
| memory_WIDTH16_SIZE8/563 |   8    |   16    |      3       | N  |
===================================================================
Presto compilation completed successfully.
Information: Building the design 'control' instantiated from design 'layer3_24_10_16_3' with
	the parameters "16,24,10,5". (HDL-193)
Warning:  ./net_64_33_9_10_16_8.sv:653: signed to unsigned conversion occurs. (VER-318)

Inferred memory devices in process
	in routine control_ADDR_WIDTH16_X_LEN_IN24_F_LEN_IN10_OFFSET5 line 600 in file
		'./net_64_33_9_10_16_8.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      idle_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|    clear_acc_reg    | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     en_acc_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     y_valid_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
| point_calc_done_reg | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
| next_clear_acc_reg  | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|    y_counter_reg    | Flip-flop |   5   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine control_ADDR_WIDTH16_X_LEN_IN24_F_LEN_IN10_OFFSET5 line 642 in file
		'./net_64_33_9_10_16_8.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     x_ready_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     wr_en_x_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|    x_counter_reg    | Flip-flop |   5   |  Y  | N  | N  | N  | N  | N  | N  |
|    x_loaded_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     addr_x_reg      | Flip-flop |   5   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine control_ADDR_WIDTH16_X_LEN_IN24_F_LEN_IN10_OFFSET5 line 680 in file
		'./net_64_33_9_10_16_8.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     addr_f_reg      | Flip-flop |   5   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'layer3_24_10_16_3_f_rom'. (HDL-193)
Warning:  ./net_64_33_9_10_16_8.sv:538: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_64_33_9_10_16_8.sv:539: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_64_33_9_10_16_8.sv:541: unsigned to signed assignment occurs. (VER-318)

Statistics for case statements in always block at line 535 in file
	'./net_64_33_9_10_16_8.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           536            |     no/auto      |
===============================================

Inferred memory devices in process
	in routine layer3_24_10_16_3_f_rom line 535 in file
		'./net_64_33_9_10_16_8.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        z_reg        | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'memory' instantiated from design 'layer3_24_10_16_3' with
	the parameters "16,24". (HDL-193)

Inferred memory devices in process
	in routine memory_WIDTH16_SIZE24 line 562 in file
		'./net_64_33_9_10_16_8.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    data_out_reg     | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'memory' instantiated from design 'layer3_24_10_16_3' with
	the parameters "16,5". (HDL-193)

Inferred memory devices in process
	in routine memory_WIDTH16_SIZE5 line 562 in file
		'./net_64_33_9_10_16_8.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    data_out_reg     | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
1
###### CLOCKS AND PORTS #######
set CLK_PORT [get_ports $CLK_NAME]
{clk}
set TMP1 [remove_from_collection [all_inputs] $CLK_PORT]
{reset x_data[15] x_data[14] x_data[13] x_data[12] x_data[11] x_data[10] x_data[9] x_data[8] x_data[7] x_data[6] x_data[5] x_data[4] x_data[3] x_data[2] x_data[1] x_data[0] x_valid y_ready}
set INPUTS [remove_from_collection $TMP1 $RST_NAME]
{x_data[15] x_data[14] x_data[13] x_data[12] x_data[11] x_data[10] x_data[9] x_data[8] x_data[7] x_data[6] x_data[5] x_data[4] x_data[3] x_data[2] x_data[1] x_data[0] x_valid y_ready}
create_clock -period $CLK_PERIOD [get_ports clk]
1
# set delay for inputs to be 0.2ns
set_input_delay 0.2 -max -clock clk $INPUTS
1
set_output_delay 0.2 -max -clock clk [all_outputs]
1
###### OPTIMIZATION #######
set_max_area 0 
1
###### RUN #####
compile_ultra
Information: Performing power optimization. (PWR-850)
Alib files are up-to-date.
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library  |         Version         | Available |
============================================================================
| Basic DW Building Blocks           | J-2014.09-DWBB_201409.5.2 |   *     |
| Licensed DW Building Blocks        | J-2014.09-DWBB_201409.5.2 |   *     |
============================================================================

Information: Sequential output inversion is enabled.  SVF file must be used for formal verification. (OPT-1208)

Information: There are 48 potential problems in your design. Please run 'check_design' for more information. (LINT-99)


Loaded alib file './alib-52/NangateOpenCellLibrary_typical.db.alib'
  Building model 'DW01_NAND2'
Information: Ungrouping hierarchy genLayer1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer2 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer3 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer1/ctrl before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer1/mem_f before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer1/genblk1[0].mem_y before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer1/genblk1[0].mac before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer1/genblk1[1].mem_y before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer1/genblk1[1].mac before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer2/ctrl before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer2/mem_f before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer2/genblk1[0].mem_x before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer2/genblk1[0].mem_y before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer2/genblk1[0].mac before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer2/genblk1[1].mem_x before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer2/genblk1[1].mem_y before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer2/genblk1[1].mac before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer2/genblk1[2].mem_x before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer2/genblk1[2].mem_y before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer2/genblk1[2].mac before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer3/ctrl before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer3/mem_f before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer3/genblk1[0].mem_x before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer3/genblk1[0].mem_y before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer3/genblk1[0].mac before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer3/genblk1[1].mem_x before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer3/genblk1[1].mem_y before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer3/genblk1[1].mac before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer3/genblk1[2].mem_x before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer3/genblk1[2].mem_y before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer3/genblk1[2].mac before Pass 1 (OPT-776)
Information: Ungrouping 31 of 34 hierarchies before Pass 1 (OPT-775)
Information: State dependent leakage is now switched from on to off.

  Beginning Pass 1 Mapping
  ------------------------
  Processing 'net_64_33_9_10_16_8'
Information: Added key list 'DesignWare' to design 'net_64_33_9_10_16_8'. (DDB-72)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer1/mem_f/z_reg[14]' is removed because it is merged to 'genLayer1/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer1/mem_f/z_reg[13]' is removed because it is merged to 'genLayer1/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer1/mem_f/z_reg[12]' is removed because it is merged to 'genLayer1/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer1/mem_f/z_reg[11]' is removed because it is merged to 'genLayer1/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer1/mem_f/z_reg[10]' is removed because it is merged to 'genLayer1/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer1/mem_f/z_reg[9]' is removed because it is merged to 'genLayer1/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer1/mem_f/z_reg[8]' is removed because it is merged to 'genLayer1/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer1/mem_f/z_reg[7]' is removed because it is merged to 'genLayer1/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer1/mem_f/z_reg[6]' is removed because it is merged to 'genLayer1/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer1/mem_f/z_reg[5]' is removed because it is merged to 'genLayer1/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer1/mem_f/z_reg[4]' is removed because it is merged to 'genLayer1/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer1/mem_f/z_reg[3]' is removed because it is merged to 'genLayer1/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer2/mem_f/z_reg[14]' is removed because it is merged to 'genLayer2/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer2/mem_f/z_reg[13]' is removed because it is merged to 'genLayer2/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer2/mem_f/z_reg[12]' is removed because it is merged to 'genLayer2/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer2/mem_f/z_reg[11]' is removed because it is merged to 'genLayer2/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer2/mem_f/z_reg[10]' is removed because it is merged to 'genLayer2/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer2/mem_f/z_reg[9]' is removed because it is merged to 'genLayer2/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer2/mem_f/z_reg[8]' is removed because it is merged to 'genLayer2/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer2/mem_f/z_reg[7]' is removed because it is merged to 'genLayer2/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer2/mem_f/z_reg[6]' is removed because it is merged to 'genLayer2/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer2/mem_f/z_reg[5]' is removed because it is merged to 'genLayer2/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer2/mem_f/z_reg[4]' is removed because it is merged to 'genLayer2/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer2/mem_f/z_reg[3]' is removed because it is merged to 'genLayer2/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer3/mem_f/z_reg[14]' is removed because it is merged to 'genLayer3/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer3/mem_f/z_reg[13]' is removed because it is merged to 'genLayer3/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer3/mem_f/z_reg[12]' is removed because it is merged to 'genLayer3/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer3/mem_f/z_reg[11]' is removed because it is merged to 'genLayer3/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer3/mem_f/z_reg[10]' is removed because it is merged to 'genLayer3/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer3/mem_f/z_reg[9]' is removed because it is merged to 'genLayer3/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer3/mem_f/z_reg[8]' is removed because it is merged to 'genLayer3/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer3/mem_f/z_reg[7]' is removed because it is merged to 'genLayer3/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer3/mem_f/z_reg[6]' is removed because it is merged to 'genLayer3/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer3/mem_f/z_reg[5]' is removed because it is merged to 'genLayer3/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer3/mem_f/z_reg[4]' is removed because it is merged to 'genLayer3/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer3/mem_f/z_reg[3]' is removed because it is merged to 'genLayer3/mem_f/z_reg[15]'. (OPT-1215)
 Implement Synthetic for 'net_64_33_9_10_16_8'.
  Processing 'memory_WIDTH16_SIZE64_0'
 Implement Synthetic for 'memory_WIDTH16_SIZE64_0'.

  Updating timing information
Information: Updating design information... (UID-85)
Information: The register 'genLayer1/y_next_reg[1]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[0].mem_y/mem_reg[15][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[0].mem_y/mem_reg[13][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[0].mem_y/mem_reg[11][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[0].mem_y/mem_reg[9][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[0].mem_y/mem_reg[14][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[0].mem_y/mem_reg[12][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[0].mem_y/mem_reg[10][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[0].mem_y/mem_reg[8][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[0].mem_y/mem_reg[7][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[0].mem_y/mem_reg[5][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[0].mem_y/mem_reg[3][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[0].mem_y/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[0].mem_y/mem_reg[6][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[0].mem_y/mem_reg[4][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[0].mem_y/mem_reg[2][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[0].mem_y/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[1].mem_y/mem_reg[15][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[1].mem_y/mem_reg[13][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[1].mem_y/mem_reg[11][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[1].mem_y/mem_reg[9][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[1].mem_y/mem_reg[14][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[1].mem_y/mem_reg[12][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[1].mem_y/mem_reg[10][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[1].mem_y/mem_reg[8][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[1].mem_y/mem_reg[7][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[1].mem_y/mem_reg[5][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[1].mem_y/mem_reg[3][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[1].mem_y/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[1].mem_y/mem_reg[6][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[1].mem_y/mem_reg[4][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[1].mem_y/mem_reg[2][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[1].mem_y/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_y/mem_reg[7][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_y/mem_reg[3][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_y/mem_reg[5][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_y/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_y/mem_reg[6][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_y/mem_reg[4][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_y/mem_reg[2][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_y/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_y/mem_reg[7][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_y/mem_reg[3][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_y/mem_reg[5][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_y/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_y/mem_reg[6][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_y/mem_reg[4][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_y/mem_reg[2][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_y/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_y/mem_reg[7][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_y/mem_reg[3][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_y/mem_reg[5][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_y/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_y/mem_reg[6][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_y/mem_reg[4][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_y/mem_reg[2][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_y/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_y/mem_reg[3][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_y/mem_reg[2][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_y/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_y/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_y/mem_reg[4][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_y/mem_reg[3][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_y/mem_reg[2][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_y/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_y/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_y/mem_reg[4][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_y/mem_reg[3][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_y/mem_reg[2][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_y/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_y/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_y/mem_reg[4][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_y/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_y/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_y/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_y/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_y/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_y/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[1].mem_y/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[0].mem_y/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer1/genblk1[1].mac/correct_mult_reg' is removed because it is merged to 'genLayer1/genblk1[0].mac/correct_mult_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer2/genblk1[1].mac/correct_mult_reg' is removed because it is merged to 'genLayer2/genblk1[0].mac/correct_mult_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer2/genblk1[2].mac/correct_mult_reg' is removed because it is merged to 'genLayer2/genblk1[0].mac/correct_mult_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer3/genblk1[1].mac/correct_mult_reg' is removed because it is merged to 'genLayer3/genblk1[2].mac/correct_mult_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer3/genblk1[0].mac/correct_mult_reg' is removed because it is merged to 'genLayer3/genblk1[2].mac/correct_mult_reg'. (OPT-1215)

  Beginning Mapping Optimizations  (Ultra High effort)
  -------------------------------
Information: The register 'genLayer1/y_mem_i_reg[4]' will be removed. (OPT-1207)
  Mapping Optimization (Phase 1)
  Mapping Optimization (Phase 2)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer1/genblk1[0].mac/enable_f_reg' is removed because it is merged to 'genLayer1/genblk1[1].mac/enable_f_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer2/genblk1[1].mac/enable_f_reg' is removed because it is merged to 'genLayer2/genblk1[2].mac/enable_f_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer2/genblk1[0].mac/enable_f_reg' is removed because it is merged to 'genLayer2/genblk1[2].mac/enable_f_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer3/genblk1[1].mac/enable_f_reg' is removed because it is merged to 'genLayer3/genblk1[2].mac/enable_f_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer3/genblk1[0].mac/enable_f_reg' is removed because it is merged to 'genLayer3/genblk1[2].mac/enable_f_reg'. (OPT-1215)
Information: The register 'genLayer1/y_point_reg[5]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/ctrl/addr_f_reg[6]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/ctrl/addr_f_reg[4]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[2][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[3][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[4][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[5][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[6][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[7][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[8][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[9][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[10][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[11][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[12][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[13][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[14][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[15][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[16][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[17][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[18][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[19][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[20][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[21][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[22][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[23][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[24][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[25][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[26][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[27][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[28][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[29][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[30][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[31][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[2][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[3][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[4][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[5][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[6][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[7][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[2][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[3][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[4][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[5][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[6][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[7][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[8][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[9][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[10][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[11][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[12][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[13][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[14][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[15][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[8][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[9][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[10][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[11][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[12][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[13][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[14][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[15][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[16][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[17][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[18][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[19][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[20][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[21][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[22][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[23][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[16][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[17][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[18][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[19][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[20][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[21][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[22][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[23][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[24][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[25][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[26][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[27][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[28][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[29][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[30][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[31][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[24][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[25][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[26][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[27][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[28][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[29][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[30][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[31][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/ctrl/addr_f_reg[4]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/mem_reg[2][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/mem_reg[4][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/mem_reg[6][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/mem_reg[3][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/mem_reg[5][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/mem_reg[7][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/mem_reg[8][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/mem_reg[9][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/mem_reg[10][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/mem_reg[11][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/mem_reg[12][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/mem_reg[13][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/mem_reg[14][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/mem_reg[15][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/mem_reg[16][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/mem_reg[18][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/mem_reg[20][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/mem_reg[22][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/mem_reg[17][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/mem_reg[19][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/mem_reg[21][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/mem_reg[23][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mac/a_in_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/mem_reg[8][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/mem_reg[10][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/mem_reg[12][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/mem_reg[14][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/mem_reg[9][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/mem_reg[11][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/mem_reg[13][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/mem_reg[15][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/mem_reg[16][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/mem_reg[18][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/mem_reg[20][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/mem_reg[22][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/mem_reg[17][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/mem_reg[19][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/mem_reg[21][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/mem_reg[23][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/mem_reg[2][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/mem_reg[4][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/mem_reg[6][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/mem_reg[3][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/mem_reg[5][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/mem_reg[7][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mac/a_in_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/mem_reg[2][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/mem_reg[4][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/mem_reg[6][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/mem_reg[3][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/mem_reg[5][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/mem_reg[7][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/mem_reg[8][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/mem_reg[10][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/mem_reg[12][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/mem_reg[14][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/mem_reg[9][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/mem_reg[11][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/mem_reg[13][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/mem_reg[15][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/mem_reg[16][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/mem_reg[18][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/mem_reg[20][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/mem_reg[22][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/mem_reg[17][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/mem_reg[19][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/mem_reg[21][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/mem_reg[23][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mac/a_in_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mac/a_in_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mac/a_in_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mac/a_in_reg[15]' is a constant and will be removed. (OPT-1206)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer1/genblk1[0].mac/valid_out_reg' is removed because it is merged to 'genLayer1/genblk1[1].mac/valid_out_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer2/genblk1[1].mac/valid_out_reg' is removed because it is merged to 'genLayer2/genblk1[2].mac/valid_out_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer2/genblk1[0].mac/valid_out_reg' is removed because it is merged to 'genLayer2/genblk1[2].mac/valid_out_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer3/genblk1[1].mac/valid_out_reg' is removed because it is merged to 'genLayer3/genblk1[2].mac/valid_out_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer3/genblk1[0].mac/valid_out_reg' is removed because it is merged to 'genLayer3/genblk1[2].mac/valid_out_reg'. (OPT-1215)

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:01:08   70851.0      1.08    2299.3    2449.6                           1597030.1250
    0:01:08   70850.4      1.08    2298.8    2449.6                           1597015.7500
    0:01:08   70850.4      1.08    2298.8    2449.6                           1597015.7500
    0:01:09   70850.4      1.08    2298.8    2449.6                           1597015.7500
  Re-synthesis Optimization (Phase 1)
  Re-synthesis Optimization (Phase 2)
  Global Optimization (Phase 1)
  Global Optimization (Phase 2)
  Global Optimization (Phase 3)
  Global Optimization (Phase 4)
  Global Optimization (Phase 5)
  Global Optimization (Phase 6)
  Global Optimization (Phase 7)
  Global Optimization (Phase 8)
  Global Optimization (Phase 9)
  Global Optimization (Phase 10)
  Global Optimization (Phase 11)
  Global Optimization (Phase 12)
  Global Optimization (Phase 13)
  Global Optimization (Phase 14)
  Global Optimization (Phase 15)
  Global Optimization (Phase 16)
  Global Optimization (Phase 17)
  Global Optimization (Phase 18)
  Global Optimization (Phase 19)
  Global Optimization (Phase 20)
  Global Optimization (Phase 21)
  Global Optimization (Phase 22)
  Global Optimization (Phase 23)
  Global Optimization (Phase 24)
  Global Optimization (Phase 25)
  Global Optimization (Phase 26)
  Global Optimization (Phase 27)
  Global Optimization (Phase 28)
  Global Optimization (Phase 29)
  Global Optimization (Phase 30)
  Global Optimization (Phase 31)
  Mapping 'net_64_33_9_10_16_8_DP_OP_2383J1_127_7517_1'
    0:01:31   61642.3      0.55    1631.5      16.9                           1277056.6250



  Beginning Delay Optimization Phase
  ----------------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:01:31   61642.3      0.55    1631.5      16.9                           1277056.6250
    0:01:32   61642.3      0.55    1631.5      16.9                           1277056.6250
    0:01:33   61514.9      0.55    1631.8       7.6                           1268075.3750
    0:01:33   61514.9      0.55    1631.8       7.6                           1268075.3750
    0:01:37   61678.0      0.50    1626.2       7.6                           1273497.3750
    0:01:37   61678.0      0.50    1626.2       7.6                           1273497.3750
    0:01:37   61678.0      0.50    1626.2       7.6                           1273497.3750
    0:01:37   61678.0      0.50    1626.2       7.6                           1273497.3750
    0:01:37   61678.0      0.50    1626.2       7.6                           1273497.3750
    0:01:37   61678.0      0.50    1626.2       7.6                           1273497.3750
    0:01:46   62206.5      0.40    1467.1       7.6                           1292054.1250
    0:01:46   62206.5      0.40    1467.1       7.6                           1292054.1250
    0:01:49   62216.6      0.40    1442.3       7.6                           1292330.8750

  Beginning Delay Optimization
  ----------------------------
    0:01:49   62217.4      0.40    1442.2       7.6                           1292590.8750
    0:01:54   62347.2      0.38    1408.6       7.6                           1297446.1250
    0:01:54   62347.2      0.38    1408.6       7.6                           1297446.1250
    0:02:09   62348.0      0.38    1408.6       7.6                           1297475.8750
    0:02:09   62345.6      0.38    1408.5       7.6                           1297389.7500
    0:02:10   62351.7      0.37    1408.1       7.6                           1297619.7500
    0:02:10   62351.7      0.37    1408.1       7.6                           1297619.7500
    0:02:11   62356.0      0.37    1408.1       7.6                           1297778.2500
    0:02:11   62355.7      0.37    1408.1       7.6                           1297785.5000


  Beginning Design Rule Fixing  (max_capacitance)
  ----------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:02:11   62355.7      0.37    1408.1       7.6                           1297785.5000
  Global Optimization (Phase 32)
  Global Optimization (Phase 33)
  Global Optimization (Phase 34)
    0:02:14   62343.5      0.37    1370.4      51.2 genLayer1/genblk1[0].mem_x/mem_reg[39][0]/D 1297191.7500
    0:02:14   62343.5      0.37    1370.4      51.2                           1297191.7500
    0:02:16   62339.8      0.36    1369.5      51.2                           1297054.2500

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:02:16   62339.8      0.36    1369.5      51.2                           1297054.2500
    0:02:17   62331.8      0.36    1369.6      51.2                           1296717.0000


  Beginning Leakage Power Optimization  (max_leakage_power 0)
  ------------------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:02:26   62114.5      0.36    1368.4      51.2                           1291771.5000
  Global Optimization (Phase 35)
  Global Optimization (Phase 36)
  Global Optimization (Phase 37)
  Global Optimization (Phase 38)
  Global Optimization (Phase 39)
  Global Optimization (Phase 40)
  Global Optimization (Phase 41)
  Global Optimization (Phase 42)
  Global Optimization (Phase 43)
  Global Optimization (Phase 44)
  Global Optimization (Phase 45)
  Global Optimization (Phase 46)
  Global Optimization (Phase 47)
  Global Optimization (Phase 48)
  Global Optimization (Phase 49)
  Global Optimization (Phase 50)
  Global Optimization (Phase 51)
  Global Optimization (Phase 52)
  Global Optimization (Phase 53)
  Global Optimization (Phase 54)
  Global Optimization (Phase 55)
  Global Optimization (Phase 56)
    0:02:37   61708.3      0.30    1090.4       0.0 genLayer2/genblk1[1].mac/mult_in_reg[11]/D 1277038.3750
    0:02:37   61735.7      0.30    1088.9       0.0 genLayer1/genblk1[1].mac/mult_in_reg[14]/D 1277770.7500
    0:02:38   61749.8      0.30    1087.6       0.0                           1278308.5000
    0:02:39   61752.2      0.30    1067.1       0.0                           1278362.7500
    0:02:39   61752.2      0.30    1067.1       0.0                           1278362.7500
    0:02:40   61753.2      0.30    1068.9       0.0                           1278446.3750
    0:02:40   61753.2      0.30    1068.9       0.0                           1278446.3750
    0:02:41   61753.2      0.30    1068.9       0.0                           1278446.3750
    0:02:41   61753.2      0.30    1068.9       0.0                           1278446.3750
    0:02:41   61753.2      0.30    1068.9       0.0                           1278446.3750
    0:02:41   61753.2      0.30    1068.9       0.0                           1278446.3750
    0:02:41   61753.2      0.30    1068.9       0.0                           1278446.3750
    0:02:41   61753.2      0.30    1068.9       0.0                           1278446.3750
    0:02:46   61828.8      0.29     997.4       0.0                           1281449.7500
    0:02:46   61828.8      0.29     997.4       0.0                           1281449.7500
    0:02:46   61829.0      0.29     997.5       0.0                           1281472.6250
    0:02:46   61829.0      0.29     997.5       0.0                           1281472.6250
    0:02:49   61829.0      0.29     997.5       0.0                           1281472.6250
    0:02:49   61829.0      0.29     997.5       0.0                           1281472.6250
    0:02:50   61829.0      0.29     997.5       0.0                           1281472.6250
    0:02:50   61829.0      0.29     997.5       0.0                           1281472.6250
    0:02:53   61829.0      0.29     997.5       0.0                           1281472.6250
    0:02:53   61829.0      0.29     997.5       0.0                           1281472.6250
    0:02:54   61829.0      0.29     997.5       0.0                           1281472.6250

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:02:55   61829.0      0.29     997.5       0.0                           1281472.6250
    0:02:58   61351.0      0.29    1060.0       0.0                           1261881.0000
    0:02:58   61345.7      0.29    1059.9       0.0                           1261839.6250
    0:02:58   61345.7      0.29    1059.9       0.0                           1261839.6250
    0:03:00   61376.0      0.29    1039.6       0.0                           1263589.0000
    0:03:01   61321.8      0.29    1039.3       0.0                           1262098.2500
    0:03:01   61315.4      0.29    1037.7       0.0                           1261800.3750
    0:03:03   61351.0      0.29    1019.6       0.0                           1263322.2500
    0:03:08   61371.3      0.29    1009.6       0.0                           1264454.7500
    0:03:21   61392.3      0.29     997.7       0.0                           1265438.0000
    0:03:23   61348.6      0.29     984.9       0.0                           1263293.8750
Loading db file '/home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Warning: Design 'net_64_33_9_10_16_8' contains 1 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
     Net 'genLayer1/genblk1[0].mem_x/clk': 6528 load(s), 1 driver(s)
Information: State dependent leakage is now switched from off to on.
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
1
report_area
 
****************************************
Report : area
Design : net_64_33_9_10_16_8
Version: J-2014.09-SP5-2
Date   : Fri Dec  3 12:37:58 2021
****************************************

Information: Updating design information... (UID-85)
Warning: Design 'net_64_33_9_10_16_8' contains 1 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
Library(s) Used:

    NangateOpenCellLibrary (File: /home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db)

Number of ports:                           38
Number of nets:                         28457
Number of cells:                        23498
Number of combinational cells:          19048
Number of sequential cells:              4448
Number of macros/black boxes:               0
Number of buf/inv:                       1971
Number of references:                      57

Combinational area:              31796.044400
Buf/Inv area:                     2583.924010
Noncombinational area:           29552.598933
Macro/Black Box area:                0.000000
Net Interconnect area:      undefined  (Wire load has zero net area)

Total cell area:                 61348.643333
Total area:                 undefined
1
report_power
 
****************************************
Report : power
        -analysis_effort low
Design : net_64_33_9_10_16_8
Version: J-2014.09-SP5-2
Date   : Fri Dec  3 12:37:59 2021
****************************************


Library(s) Used:

    NangateOpenCellLibrary (File: /home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db)


Operating Conditions: typical   Library: NangateOpenCellLibrary
Wire Load Model Mode: top

Design        Wire Load Model            Library
------------------------------------------------
net_64_33_9_10_16_8    5K_hvratio_1_1    NangateOpenCellLibrary


Global Operating Voltage = 1.1  
Power-specific unit information :
    Voltage Units = 1V
    Capacitance Units = 1.000000ff
    Time Units = 1ns
    Dynamic Power Units = 1uW    (derived from V,C,T units)
    Leakage Power Units = 1nW


  Cell Internal Power  =  44.1666 mW   (99%)
  Net Switching Power  = 329.2199 uW    (1%)
                         ---------
Total Dynamic Power    =  44.4958 mW  (100%)

Cell Leakage Power     =   1.2959 mW


                 Internal         Switching           Leakage            Total
Power Group      Power            Power               Power              Power   (   %    )  Attrs
--------------------------------------------------------------------------------------------------
io_pad             0.0000            0.0000            0.0000            0.0000  (   0.00%)
memory             0.0000            0.0000            0.0000            0.0000  (   0.00%)
black_box          0.0000            0.0000            0.0000            0.0000  (   0.00%)
clock_network      0.0000            0.0000            0.0000            0.0000  (   0.00%)
register       4.4018e+04           37.6603        5.1332e+05        4.4571e+04  (  97.33%)
sequential         0.0000            0.0000            0.0000            0.0000  (   0.00%)
combinational    146.9783          291.5617        7.8253e+05        1.2211e+03  (   2.67%)
--------------------------------------------------------------------------------------------------
Total          4.4165e+04 uW       329.2220 uW     1.2959e+06 nW     4.5792e+04 uW
1
report_timing
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : net_64_33_9_10_16_8
Version: J-2014.09-SP5-2
Date   : Fri Dec  3 12:37:59 2021
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: typical   Library: NangateOpenCellLibrary
Wire Load Model Mode: top

  Startpoint: genLayer2/genblk1[1].mac/b_in_reg[13]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: genLayer2/genblk1[1].mac/mult_in_reg[8]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  net_64_33_9_10_16_8
                     5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  genLayer2/genblk1[1].mac/b_in_reg[13]/CK (DFF_X1)       0.00 #     0.00 r
  genLayer2/genblk1[1].mac/b_in_reg[13]/Q (DFF_X1)        0.10       0.10 r
  U25112/Z (BUF_X4)                                       0.08       0.18 r
  U25167/ZN (XNOR2_X1)                                    0.08       0.26 r
  U25203/ZN (OAI22_X1)                                    0.04       0.30 f
  U25284/S (FA_X1)                                        0.13       0.43 f
  U25296/CO (FA_X1)                                       0.10       0.53 f
  U25501/CO (FA_X1)                                       0.09       0.62 f
  U25530/S (FA_X1)                                        0.14       0.77 r
  U25738/ZN (XNOR2_X1)                                    0.07       0.83 r
  U25740/ZN (NOR2_X1)                                     0.03       0.86 f
  U25741/ZN (NOR2_X1)                                     0.03       0.90 r
  U14080/ZN (NAND2_X1)                                    0.03       0.92 f
  U25748/ZN (OAI211_X1)                                   0.05       0.97 r
  U25780/ZN (NAND2_X1)                                    0.03       1.00 f
  U25807/ZN (OAI21_X1)                                    0.05       1.05 r
  U27007/ZN (NOR2_X1)                                     0.03       1.08 f
  U27017/Z (BUF_X1)                                       0.05       1.13 f
  U27124/ZN (NAND2_X1)                                    0.03       1.17 r
  U27125/ZN (NAND2_X1)                                    0.02       1.19 f
  genLayer2/genblk1[1].mac/mult_in_reg[8]/D (DFF_X1)      0.01       1.20 f
  data arrival time                                                  1.20

  clock clk (rise edge)                                   0.95       0.95
  clock network delay (ideal)                             0.00       0.95
  genLayer2/genblk1[1].mac/mult_in_reg[8]/CK (DFF_X1)     0.00       0.95 r
  library setup time                                     -0.04       0.91
  data required time                                                 0.91
  --------------------------------------------------------------------------
  data required time                                                 0.91
  data arrival time                                                 -1.20
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.29


1
write -f verilog $TOP_MOD_NAME -output gates.v -hierarchy
Writing verilog file '/home/home5/aalgewaththa/ese507work/proj3/part3/hdl/gates.v'.
Warning: Verilog 'assign' or 'tran' statements are written out. (VO-4)
1
quit

Thank you...

                      Design Compiler Graphical
                            DC Ultra (TM)
                             DFTMAX (TM)
                         Power Compiler (TM)
                           DesignWare (R)
                           DC Expert (TM)
                         Design Vision (TM)
                          HDL Compiler (TM)
                         VHDL Compiler (TM)
                            DFT Compiler
                        Library Compiler (TM)
                         Design Compiler(R)

         Version J-2014.09-SP5-2 for RHEL64 -- Jul 11, 2015
               Copyright (c) 1988-2015 Synopsys, Inc.

This software and the associated documentation are confidential and 
proprietary to Synopsys, Inc. Your use or disclosure of this software 
is subject to the terms and conditions of a written license agreement 
between you, or your company, and Synopsys, Inc.

Initializing...
##############################################
# Setup: fill out the following parameters: name of clock signal, clock period (ns),
# reset signal name (if used), name of top-level module, name of source file
set CLK_NAME "clk";
clk
set CLK_PERIOD 1
1
set RST_NAME "reset";
reset
set TOP_MOD_NAME net_64_33_9_10_16_8
net_64_33_9_10_16_8
set SRC_FILE net_64_33_9_10_16_8.sv
net_64_33_9_10_16_8.sv
# If you have multiple source files, change the line above to list them all like this:
# set SRC_FILE net_64_33_9_10_16_8.sv
###############################################
source setupdc.tcl
NangateOpenCellLibrary_typical.db dw_foundation.sldb
file mkdir work_synth
# optimize FSMs
set fsm_auto_inferring "true"; 
true
set fsm_enable_state_minimization "true";
true
define_design_lib WORK -path work_synth
1
analyze $SRC_FILE -format sverilog
Running PRESTO HDLC
Searching for ./net_64_33_9_10_16_8.sv
Compiling source file ./net_64_33_9_10_16_8.sv
Presto compilation completed successfully.
Loading db file '/home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db'
Loading db file '/usr/local/synopsys/syn/libraries/syn/dw_foundation.sldb'
1
elaborate -work WORK $TOP_MOD_NAME
Loading db file '/usr/local/synopsys/syn/libraries/syn/gtech.db'
Loading db file '/usr/local/synopsys/syn/libraries/syn/standard.sldb'
  Loading link library 'NangateOpenCellLibrary'
  Loading link library 'gtech'
Running PRESTO HDLC
Presto compilation completed successfully.
Elaborated 1 design.
Current design is now 'net_64_33_9_10_16_8'.
Information: Building the design 'layer1_64_33_16_2'. (HDL-193)
Warning:  ./net_64_33_9_10_16_8.sv:138: signed to unsigned conversion occurs. (VER-318)
Warning:  ./net_64_33_9_10_16_8.sv:146: signed to unsigned conversion occurs. (VER-318)

Inferred memory devices in process
	in routine layer1_64_33_16_2 line 120 in file
		'./net_64_33_9_10_16_8.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     y_next_reg      | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
|    conv_done_reg    | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     y_point_reg     | Flip-flop |   6   |  Y  | N  | N  | N  | N  | N  | N  |
|     y_valid_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     y_mem_i_reg     | Flip-flop |   5   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'layer2_32_9_16_3'. (HDL-193)
Warning:  ./net_64_33_9_10_16_8.sv:337: signed to unsigned conversion occurs. (VER-318)
Warning:  ./net_64_33_9_10_16_8.sv:345: signed to unsigned conversion occurs. (VER-318)

Inferred memory devices in process
	in routine layer2_32_9_16_3 line 319 in file
		'./net_64_33_9_10_16_8.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     y_next_reg      | Flip-flop |   3   |  Y  | N  | N  | N  | N  | N  | N  |
|    conv_done_reg    | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     y_point_reg     | Flip-flop |   6   |  Y  | N  | N  | N  | N  | N  | N  |
|     y_valid_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     y_mem_i_reg     | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'layer3_24_10_16_3'. (HDL-193)
Warning:  ./net_64_33_9_10_16_8.sv:512: signed to unsigned conversion occurs. (VER-318)
Warning:  ./net_64_33_9_10_16_8.sv:520: signed to unsigned conversion occurs. (VER-318)

Inferred memory devices in process
	in routine layer3_24_10_16_3 line 494 in file
		'./net_64_33_9_10_16_8.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     y_next_reg      | Flip-flop |   3   |  Y  | N  | N  | N  | N  | N  | N  |
|    conv_done_reg    | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     y_point_reg     | Flip-flop |   5   |  Y  | N  | N  | N  | N  | N  | N  |
|     y_valid_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     y_mem_i_reg     | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'control' instantiated from design 'layer1_64_33_16_2' with
	the parameters "16,64,33,16". (HDL-193)
Warning:  ./net_64_33_9_10_16_8.sv:653: signed to unsigned conversion occurs. (VER-318)

Inferred memory devices in process
	in routine control_ADDR_WIDTH16_X_LEN_IN64_F_LEN_IN33_OFFSET16 line 600 in file
		'./net_64_33_9_10_16_8.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      idle_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|    clear_acc_reg    | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     en_acc_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     y_valid_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
| point_calc_done_reg | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
| next_clear_acc_reg  | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|    y_counter_reg    | Flip-flop |   6   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine control_ADDR_WIDTH16_X_LEN_IN64_F_LEN_IN33_OFFSET16 line 642 in file
		'./net_64_33_9_10_16_8.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     x_ready_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     wr_en_x_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|    x_counter_reg    | Flip-flop |   6   |  Y  | N  | N  | N  | N  | N  | N  |
|    x_loaded_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     addr_x_reg      | Flip-flop |   6   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine control_ADDR_WIDTH16_X_LEN_IN64_F_LEN_IN33_OFFSET16 line 680 in file
		'./net_64_33_9_10_16_8.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     addr_f_reg      | Flip-flop |   7   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'layer1_64_33_16_2_f_rom'. (HDL-193)
Warning:  ./net_64_33_9_10_16_8.sv:163: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_64_33_9_10_16_8.sv:166: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_64_33_9_10_16_8.sv:172: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_64_33_9_10_16_8.sv:173: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_64_33_9_10_16_8.sv:174: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_64_33_9_10_16_8.sv:176: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_64_33_9_10_16_8.sv:177: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_64_33_9_10_16_8.sv:179: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_64_33_9_10_16_8.sv:183: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_64_33_9_10_16_8.sv:186: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_64_33_9_10_16_8.sv:187: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_64_33_9_10_16_8.sv:189: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_64_33_9_10_16_8.sv:193: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_64_33_9_10_16_8.sv:195: unsigned to signed assignment occurs. (VER-318)

Statistics for case statements in always block at line 161 in file
	'./net_64_33_9_10_16_8.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           162            |     no/auto      |
===============================================

Inferred memory devices in process
	in routine layer1_64_33_16_2_f_rom line 161 in file
		'./net_64_33_9_10_16_8.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        z_reg        | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'memory' instantiated from design 'layer1_64_33_16_2' with
	the parameters "16,64". (HDL-193)

Inferred memory devices in process
	in routine memory_WIDTH16_SIZE64 line 562 in file
		'./net_64_33_9_10_16_8.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    data_out_reg     | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
====================================================================
|     block name/line       | Inputs | Outputs | # sel inputs | MB |
====================================================================
| memory_WIDTH16_SIZE64/563 |   64   |   16    |      6       | N  |
====================================================================
Presto compilation completed successfully.
Information: Building the design 'memory' instantiated from design 'layer1_64_33_16_2' with
	the parameters "16,16". (HDL-193)

Inferred memory devices in process
	in routine memory_WIDTH16_SIZE16 line 562 in file
		'./net_64_33_9_10_16_8.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    data_out_reg     | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
====================================================================
|     block name/line       | Inputs | Outputs | # sel inputs | MB |
====================================================================
| memory_WIDTH16_SIZE16/563 |   16   |   16    |      4       | N  |
====================================================================
Presto compilation completed successfully.
Information: Building the design 'mac' instantiated from design 'layer1_64_33_16_2' with
	the parameters "16,16". (HDL-193)

Inferred memory devices in process
	in routine mac_WIDTH16_OUT_WIDTH16 line 751 in file
		'./net_64_33_9_10_16_8.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     mult_in_reg     | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|    valid_out_reg    | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|        f_reg        | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|      a_in_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|      b_in_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|  correct_mult_reg   | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|    enable_f_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'control' instantiated from design 'layer2_32_9_16_3' with
	the parameters "16,32,9,8". (HDL-193)
Warning:  ./net_64_33_9_10_16_8.sv:653: signed to unsigned conversion occurs. (VER-318)

Inferred memory devices in process
	in routine control_ADDR_WIDTH16_X_LEN_IN32_F_LEN_IN9_OFFSET8 line 600 in file
		'./net_64_33_9_10_16_8.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      idle_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|    clear_acc_reg    | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     en_acc_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     y_valid_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
| point_calc_done_reg | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
| next_clear_acc_reg  | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|    y_counter_reg    | Flip-flop |   6   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine control_ADDR_WIDTH16_X_LEN_IN32_F_LEN_IN9_OFFSET8 line 642 in file
		'./net_64_33_9_10_16_8.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     x_ready_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     wr_en_x_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|    x_counter_reg    | Flip-flop |   5   |  Y  | N  | N  | N  | N  | N  | N  |
|    x_loaded_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     addr_x_reg      | Flip-flop |   5   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine control_ADDR_WIDTH16_X_LEN_IN32_F_LEN_IN9_OFFSET8 line 680 in file
		'./net_64_33_9_10_16_8.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     addr_f_reg      | Flip-flop |   5   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'layer2_32_9_16_3_f_rom'. (HDL-193)
Warning:  ./net_64_33_9_10_16_8.sv:363: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_64_33_9_10_16_8.sv:366: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_64_33_9_10_16_8.sv:368: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_64_33_9_10_16_8.sv:369: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_64_33_9_10_16_8.sv:370: unsigned to signed assignment occurs. (VER-318)

Statistics for case statements in always block at line 360 in file
	'./net_64_33_9_10_16_8.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           361            |     no/auto      |
===============================================

Inferred memory devices in process
	in routine layer2_32_9_16_3_f_rom line 360 in file
		'./net_64_33_9_10_16_8.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        z_reg        | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'memory' instantiated from design 'layer2_32_9_16_3' with
	the parameters "16,32". (HDL-193)

Inferred memory devices in process
	in routine memory_WIDTH16_SIZE32 line 562 in file
		'./net_64_33_9_10_16_8.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    data_out_reg     | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
====================================================================
|     block name/line       | Inputs | Outputs | # sel inputs | MB |
====================================================================
| memory_WIDTH16_SIZE32/563 |   32   |   16    |      5       | N  |
====================================================================
Presto compilation completed successfully.
Information: Building the design 'memory' instantiated from design 'layer2_32_9_16_3' with
	the parameters "16,8". (HDL-193)

Inferred memory devices in process
	in routine memory_WIDTH16_SIZE8 line 562 in file
		'./net_64_33_9_10_16_8.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    data_out_reg     | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
===================================================================
|     block name/line      | Inputs | Outputs | # sel inputs | MB |
===================================================================
| memory_WIDTH16_SIZE8/563 |   8    |   16    |      3       | N  |
===================================================================
Presto compilation completed successfully.
Information: Building the design 'control' instantiated from design 'layer3_24_10_16_3' with
	the parameters "16,24,10,5". (HDL-193)
Warning:  ./net_64_33_9_10_16_8.sv:653: signed to unsigned conversion occurs. (VER-318)

Inferred memory devices in process
	in routine control_ADDR_WIDTH16_X_LEN_IN24_F_LEN_IN10_OFFSET5 line 600 in file
		'./net_64_33_9_10_16_8.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      idle_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|    clear_acc_reg    | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     en_acc_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     y_valid_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
| point_calc_done_reg | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
| next_clear_acc_reg  | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|    y_counter_reg    | Flip-flop |   5   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine control_ADDR_WIDTH16_X_LEN_IN24_F_LEN_IN10_OFFSET5 line 642 in file
		'./net_64_33_9_10_16_8.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     x_ready_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     wr_en_x_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|    x_counter_reg    | Flip-flop |   5   |  Y  | N  | N  | N  | N  | N  | N  |
|    x_loaded_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     addr_x_reg      | Flip-flop |   5   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine control_ADDR_WIDTH16_X_LEN_IN24_F_LEN_IN10_OFFSET5 line 680 in file
		'./net_64_33_9_10_16_8.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     addr_f_reg      | Flip-flop |   5   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'layer3_24_10_16_3_f_rom'. (HDL-193)
Warning:  ./net_64_33_9_10_16_8.sv:538: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_64_33_9_10_16_8.sv:539: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_64_33_9_10_16_8.sv:541: unsigned to signed assignment occurs. (VER-318)

Statistics for case statements in always block at line 535 in file
	'./net_64_33_9_10_16_8.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           536            |     no/auto      |
===============================================

Inferred memory devices in process
	in routine layer3_24_10_16_3_f_rom line 535 in file
		'./net_64_33_9_10_16_8.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        z_reg        | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'memory' instantiated from design 'layer3_24_10_16_3' with
	the parameters "16,24". (HDL-193)

Inferred memory devices in process
	in routine memory_WIDTH16_SIZE24 line 562 in file
		'./net_64_33_9_10_16_8.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    data_out_reg     | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'memory' instantiated from design 'layer3_24_10_16_3' with
	the parameters "16,5". (HDL-193)

Inferred memory devices in process
	in routine memory_WIDTH16_SIZE5 line 562 in file
		'./net_64_33_9_10_16_8.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    data_out_reg     | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
1
###### CLOCKS AND PORTS #######
set CLK_PORT [get_ports $CLK_NAME]
{clk}
set TMP1 [remove_from_collection [all_inputs] $CLK_PORT]
{reset x_data[15] x_data[14] x_data[13] x_data[12] x_data[11] x_data[10] x_data[9] x_data[8] x_data[7] x_data[6] x_data[5] x_data[4] x_data[3] x_data[2] x_data[1] x_data[0] x_valid y_ready}
set INPUTS [remove_from_collection $TMP1 $RST_NAME]
{x_data[15] x_data[14] x_data[13] x_data[12] x_data[11] x_data[10] x_data[9] x_data[8] x_data[7] x_data[6] x_data[5] x_data[4] x_data[3] x_data[2] x_data[1] x_data[0] x_valid y_ready}
create_clock -period $CLK_PERIOD [get_ports clk]
1
# set delay for inputs to be 0.2ns
set_input_delay 0.2 -max -clock clk $INPUTS
1
set_output_delay 0.2 -max -clock clk [all_outputs]
1
###### OPTIMIZATION #######
set_max_area 0 
1
###### RUN #####
compile_ultra
Information: Performing power optimization. (PWR-850)
Alib files are up-to-date.
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library  |         Version         | Available |
============================================================================
| Basic DW Building Blocks           | J-2014.09-DWBB_201409.5.2 |   *     |
| Licensed DW Building Blocks        | J-2014.09-DWBB_201409.5.2 |   *     |
============================================================================

Information: Sequential output inversion is enabled.  SVF file must be used for formal verification. (OPT-1208)

Information: There are 48 potential problems in your design. Please run 'check_design' for more information. (LINT-99)


Loaded alib file './alib-52/NangateOpenCellLibrary_typical.db.alib'
  Building model 'DW01_NAND2'
Information: Ungrouping hierarchy genLayer1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer2 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer3 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer1/ctrl before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer1/mem_f before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer1/genblk1[0].mem_y before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer1/genblk1[0].mac before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer1/genblk1[1].mem_y before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer1/genblk1[1].mac before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer2/ctrl before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer2/mem_f before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer2/genblk1[0].mem_x before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer2/genblk1[0].mem_y before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer2/genblk1[0].mac before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer2/genblk1[1].mem_x before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer2/genblk1[1].mem_y before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer2/genblk1[1].mac before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer2/genblk1[2].mem_x before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer2/genblk1[2].mem_y before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer2/genblk1[2].mac before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer3/ctrl before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer3/mem_f before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer3/genblk1[0].mem_x before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer3/genblk1[0].mem_y before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer3/genblk1[0].mac before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer3/genblk1[1].mem_x before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer3/genblk1[1].mem_y before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer3/genblk1[1].mac before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer3/genblk1[2].mem_x before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer3/genblk1[2].mem_y before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer3/genblk1[2].mac before Pass 1 (OPT-776)
Information: Ungrouping 31 of 34 hierarchies before Pass 1 (OPT-775)
Information: State dependent leakage is now switched from on to off.

  Beginning Pass 1 Mapping
  ------------------------
  Processing 'net_64_33_9_10_16_8'
Information: Added key list 'DesignWare' to design 'net_64_33_9_10_16_8'. (DDB-72)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer1/mem_f/z_reg[14]' is removed because it is merged to 'genLayer1/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer1/mem_f/z_reg[13]' is removed because it is merged to 'genLayer1/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer1/mem_f/z_reg[12]' is removed because it is merged to 'genLayer1/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer1/mem_f/z_reg[11]' is removed because it is merged to 'genLayer1/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer1/mem_f/z_reg[10]' is removed because it is merged to 'genLayer1/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer1/mem_f/z_reg[9]' is removed because it is merged to 'genLayer1/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer1/mem_f/z_reg[8]' is removed because it is merged to 'genLayer1/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer1/mem_f/z_reg[7]' is removed because it is merged to 'genLayer1/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer1/mem_f/z_reg[6]' is removed because it is merged to 'genLayer1/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer1/mem_f/z_reg[5]' is removed because it is merged to 'genLayer1/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer1/mem_f/z_reg[4]' is removed because it is merged to 'genLayer1/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer1/mem_f/z_reg[3]' is removed because it is merged to 'genLayer1/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer2/mem_f/z_reg[14]' is removed because it is merged to 'genLayer2/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer2/mem_f/z_reg[13]' is removed because it is merged to 'genLayer2/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer2/mem_f/z_reg[12]' is removed because it is merged to 'genLayer2/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer2/mem_f/z_reg[11]' is removed because it is merged to 'genLayer2/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer2/mem_f/z_reg[10]' is removed because it is merged to 'genLayer2/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer2/mem_f/z_reg[9]' is removed because it is merged to 'genLayer2/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer2/mem_f/z_reg[8]' is removed because it is merged to 'genLayer2/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer2/mem_f/z_reg[7]' is removed because it is merged to 'genLayer2/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer2/mem_f/z_reg[6]' is removed because it is merged to 'genLayer2/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer2/mem_f/z_reg[5]' is removed because it is merged to 'genLayer2/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer2/mem_f/z_reg[4]' is removed because it is merged to 'genLayer2/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer2/mem_f/z_reg[3]' is removed because it is merged to 'genLayer2/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer3/mem_f/z_reg[14]' is removed because it is merged to 'genLayer3/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer3/mem_f/z_reg[13]' is removed because it is merged to 'genLayer3/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer3/mem_f/z_reg[12]' is removed because it is merged to 'genLayer3/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer3/mem_f/z_reg[11]' is removed because it is merged to 'genLayer3/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer3/mem_f/z_reg[10]' is removed because it is merged to 'genLayer3/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer3/mem_f/z_reg[9]' is removed because it is merged to 'genLayer3/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer3/mem_f/z_reg[8]' is removed because it is merged to 'genLayer3/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer3/mem_f/z_reg[7]' is removed because it is merged to 'genLayer3/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer3/mem_f/z_reg[6]' is removed because it is merged to 'genLayer3/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer3/mem_f/z_reg[5]' is removed because it is merged to 'genLayer3/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer3/mem_f/z_reg[4]' is removed because it is merged to 'genLayer3/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer3/mem_f/z_reg[3]' is removed because it is merged to 'genLayer3/mem_f/z_reg[15]'. (OPT-1215)
 Implement Synthetic for 'net_64_33_9_10_16_8'.
  Processing 'memory_WIDTH16_SIZE64_0'
 Implement Synthetic for 'memory_WIDTH16_SIZE64_0'.

  Updating timing information
Information: Updating design information... (UID-85)
Information: The register 'genLayer1/y_next_reg[1]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[0].mem_y/mem_reg[15][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[0].mem_y/mem_reg[13][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[0].mem_y/mem_reg[11][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[0].mem_y/mem_reg[9][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[0].mem_y/mem_reg[14][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[0].mem_y/mem_reg[12][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[0].mem_y/mem_reg[10][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[0].mem_y/mem_reg[8][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[0].mem_y/mem_reg[7][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[0].mem_y/mem_reg[5][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[0].mem_y/mem_reg[3][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[0].mem_y/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[0].mem_y/mem_reg[6][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[0].mem_y/mem_reg[4][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[0].mem_y/mem_reg[2][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[0].mem_y/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[1].mem_y/mem_reg[15][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[1].mem_y/mem_reg[13][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[1].mem_y/mem_reg[11][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[1].mem_y/mem_reg[9][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[1].mem_y/mem_reg[14][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[1].mem_y/mem_reg[12][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[1].mem_y/mem_reg[10][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[1].mem_y/mem_reg[8][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[1].mem_y/mem_reg[7][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[1].mem_y/mem_reg[5][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[1].mem_y/mem_reg[3][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[1].mem_y/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[1].mem_y/mem_reg[6][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[1].mem_y/mem_reg[4][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[1].mem_y/mem_reg[2][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[1].mem_y/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_y/mem_reg[7][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_y/mem_reg[3][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_y/mem_reg[5][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_y/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_y/mem_reg[6][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_y/mem_reg[4][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_y/mem_reg[2][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_y/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_y/mem_reg[7][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_y/mem_reg[3][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_y/mem_reg[5][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_y/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_y/mem_reg[6][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_y/mem_reg[4][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_y/mem_reg[2][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_y/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_y/mem_reg[7][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_y/mem_reg[3][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_y/mem_reg[5][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_y/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_y/mem_reg[6][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_y/mem_reg[4][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_y/mem_reg[2][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_y/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_y/mem_reg[3][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_y/mem_reg[2][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_y/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_y/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_y/mem_reg[4][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_y/mem_reg[3][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_y/mem_reg[2][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_y/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_y/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_y/mem_reg[4][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_y/mem_reg[3][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_y/mem_reg[2][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_y/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_y/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_y/mem_reg[4][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_y/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_y/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_y/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_y/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_y/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_y/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[1].mem_y/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[0].mem_y/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer1/genblk1[1].mac/correct_mult_reg' is removed because it is merged to 'genLayer1/genblk1[0].mac/correct_mult_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer2/genblk1[1].mac/correct_mult_reg' is removed because it is merged to 'genLayer2/genblk1[0].mac/correct_mult_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer2/genblk1[2].mac/correct_mult_reg' is removed because it is merged to 'genLayer2/genblk1[0].mac/correct_mult_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer3/genblk1[1].mac/correct_mult_reg' is removed because it is merged to 'genLayer3/genblk1[2].mac/correct_mult_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer3/genblk1[0].mac/correct_mult_reg' is removed because it is merged to 'genLayer3/genblk1[2].mac/correct_mult_reg'. (OPT-1215)

  Beginning Mapping Optimizations  (Ultra High effort)
  -------------------------------
Information: The register 'genLayer1/y_mem_i_reg[4]' will be removed. (OPT-1207)
  Mapping Optimization (Phase 1)
  Mapping Optimization (Phase 2)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer1/genblk1[0].mac/enable_f_reg' is removed because it is merged to 'genLayer1/genblk1[1].mac/enable_f_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer2/genblk1[1].mac/enable_f_reg' is removed because it is merged to 'genLayer2/genblk1[2].mac/enable_f_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer2/genblk1[0].mac/enable_f_reg' is removed because it is merged to 'genLayer2/genblk1[2].mac/enable_f_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer3/genblk1[1].mac/enable_f_reg' is removed because it is merged to 'genLayer3/genblk1[2].mac/enable_f_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer3/genblk1[0].mac/enable_f_reg' is removed because it is merged to 'genLayer3/genblk1[2].mac/enable_f_reg'. (OPT-1215)
Information: The register 'genLayer1/y_point_reg[5]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/ctrl/addr_f_reg[6]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/ctrl/addr_f_reg[4]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[2][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[3][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[4][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[5][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[6][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[7][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[8][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[9][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[10][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[11][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[12][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[13][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[14][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[15][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[16][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[17][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[18][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[19][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[20][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[21][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[22][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[23][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[24][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[25][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[26][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[27][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[28][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[29][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[30][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[31][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[2][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[3][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[4][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[5][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[6][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[7][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[2][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[3][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[4][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[5][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[6][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[7][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[8][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[9][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[10][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[11][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[12][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[13][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[14][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[15][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[8][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[9][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[10][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[11][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[12][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[13][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[14][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[15][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[16][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[17][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[18][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[19][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[20][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[21][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[22][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[23][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[16][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[17][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[18][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[19][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[20][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[21][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[22][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[23][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[24][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[25][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[26][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[27][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[28][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[29][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[30][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[31][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[24][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[25][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[26][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[27][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[28][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[29][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[30][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[31][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/ctrl/addr_f_reg[4]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/mem_reg[2][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/mem_reg[4][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/mem_reg[6][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/mem_reg[3][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/mem_reg[5][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/mem_reg[7][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/mem_reg[8][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/mem_reg[9][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/mem_reg[10][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/mem_reg[11][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/mem_reg[12][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/mem_reg[13][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/mem_reg[14][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/mem_reg[15][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/mem_reg[16][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/mem_reg[18][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/mem_reg[20][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/mem_reg[22][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/mem_reg[17][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/mem_reg[19][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/mem_reg[21][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/mem_reg[23][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mac/a_in_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/mem_reg[8][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/mem_reg[10][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/mem_reg[12][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/mem_reg[14][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/mem_reg[9][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/mem_reg[11][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/mem_reg[13][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/mem_reg[15][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/mem_reg[16][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/mem_reg[18][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/mem_reg[20][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/mem_reg[22][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/mem_reg[17][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/mem_reg[19][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/mem_reg[21][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/mem_reg[23][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/mem_reg[2][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/mem_reg[4][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/mem_reg[6][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/mem_reg[3][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/mem_reg[5][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/mem_reg[7][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mac/a_in_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/mem_reg[2][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/mem_reg[4][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/mem_reg[6][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/mem_reg[3][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/mem_reg[5][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/mem_reg[7][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/mem_reg[8][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/mem_reg[10][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/mem_reg[12][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/mem_reg[14][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/mem_reg[9][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/mem_reg[11][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/mem_reg[13][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/mem_reg[15][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/mem_reg[16][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/mem_reg[18][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/mem_reg[20][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/mem_reg[22][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/mem_reg[17][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/mem_reg[19][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/mem_reg[21][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/mem_reg[23][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mac/a_in_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mac/a_in_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mac/a_in_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mac/a_in_reg[15]' is a constant and will be removed. (OPT-1206)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer1/genblk1[0].mac/valid_out_reg' is removed because it is merged to 'genLayer1/genblk1[1].mac/valid_out_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer2/genblk1[1].mac/valid_out_reg' is removed because it is merged to 'genLayer2/genblk1[0].mac/valid_out_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer2/genblk1[2].mac/valid_out_reg' is removed because it is merged to 'genLayer2/genblk1[0].mac/valid_out_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer3/genblk1[1].mac/valid_out_reg' is removed because it is merged to 'genLayer3/genblk1[2].mac/valid_out_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer3/genblk1[0].mac/valid_out_reg' is removed because it is merged to 'genLayer3/genblk1[2].mac/valid_out_reg'. (OPT-1215)

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:01:08   70545.9      1.08    2003.2    2425.4                           1587980.5000
    0:01:09   70537.1      1.06    2002.0    2375.2                           1587521.1250
    0:01:09   70537.1      1.06    2002.0    2375.2                           1587521.1250
    0:01:09   70536.3      1.06    2002.0    2375.2                           1587498.5000
  Re-synthesis Optimization (Phase 1)
  Re-synthesis Optimization (Phase 2)
  Global Optimization (Phase 1)
  Global Optimization (Phase 2)
  Global Optimization (Phase 3)
  Global Optimization (Phase 4)
  Global Optimization (Phase 5)
  Global Optimization (Phase 6)
  Global Optimization (Phase 7)
  Global Optimization (Phase 8)
  Global Optimization (Phase 9)
  Global Optimization (Phase 10)
  Global Optimization (Phase 11)
  Global Optimization (Phase 12)
  Global Optimization (Phase 13)
  Global Optimization (Phase 14)
  Global Optimization (Phase 15)
  Global Optimization (Phase 16)
  Global Optimization (Phase 17)
  Global Optimization (Phase 18)
  Global Optimization (Phase 19)
  Global Optimization (Phase 20)
  Global Optimization (Phase 21)
  Global Optimization (Phase 22)
  Global Optimization (Phase 23)
  Global Optimization (Phase 24)
  Global Optimization (Phase 25)
  Global Optimization (Phase 26)
  Global Optimization (Phase 27)
  Global Optimization (Phase 28)
  Global Optimization (Phase 29)
  Global Optimization (Phase 30)
  Global Optimization (Phase 31)
  Mapping 'net_64_33_9_10_16_8_DP_OP_2385J1_129_7517_1'
    0:01:41   61601.3      0.48    1388.9      25.1                           1276984.0000



  Beginning Delay Optimization Phase
  ----------------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:01:41   61601.3      0.48    1388.9      25.1                           1276984.0000
    0:01:42   61601.3      0.48    1388.9      25.1                           1276984.0000
    0:01:43   61469.9      0.48    1389.1      15.8                           1268293.3750
    0:01:43   61469.9      0.48    1389.1      15.8                           1268293.3750
    0:01:45   61521.8      0.47    1387.8      15.8                           1269929.5000
    0:01:45   61521.8      0.47    1387.8      15.8                           1269929.5000
    0:01:45   61523.4      0.47    1387.8      15.8                           1269981.0000
    0:01:45   61523.4      0.47    1387.8      15.8                           1269981.0000
    0:01:50   61672.6      0.45    1385.3       6.3                           1274945.8750
    0:01:50   61672.6      0.45    1385.3       6.3                           1274945.8750
    0:01:58   62127.2      0.37    1216.4       6.3                           1290210.5000
    0:01:58   62127.2      0.37    1216.4       6.3                           1290210.5000
    0:01:59   62153.0      0.37    1216.3       6.3                           1291051.1250

  Beginning Delay Optimization
  ----------------------------
    0:02:00   62166.1      0.36    1219.3       6.3                           1291922.1250
    0:02:00   62175.1      0.36    1218.9       6.3                           1292234.5000
    0:02:00   62175.1      0.36    1218.9       6.3                           1292234.5000
    0:02:03   62201.4      0.36    1193.0       6.3                           1293048.6250
    0:02:04   62206.8      0.36    1194.3       6.3                           1293697.0000
    0:02:07   62315.8      0.34    1191.9       6.3                           1297709.0000
    0:02:07   62315.8      0.34    1191.9       6.3                           1297709.0000
    0:02:07   62315.8      0.34    1191.9       6.3                           1297709.0000
    0:02:07   62322.7      0.34    1187.2       6.3                           1298220.1250


  Beginning Design Rule Fixing  (max_capacitance)
  ----------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:02:07   62322.7      0.34    1187.2       6.3                           1298220.1250
  Global Optimization (Phase 32)
  Global Optimization (Phase 33)
  Global Optimization (Phase 34)
    0:02:09   62287.4      0.33    1157.3      51.2 genLayer3/genblk1[0].mac/mult_in_reg[14]/D 1297183.6250
    0:02:10   62300.9      0.32    1156.6      51.2                           1297613.7500
    0:02:10   62299.9      0.32    1156.6      51.2                           1297568.2500

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:02:10   62299.9      0.32    1156.6      51.2                           1297568.2500
    0:02:11   62295.3      0.32    1156.0      51.2                           1297399.6250


  Beginning Leakage Power Optimization  (max_leakage_power 0)
  ------------------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:02:20   62108.3      0.32    1155.7      51.2                           1293214.3750
  Global Optimization (Phase 35)
  Global Optimization (Phase 36)
  Global Optimization (Phase 37)
  Global Optimization (Phase 38)
  Global Optimization (Phase 39)
  Global Optimization (Phase 40)
  Global Optimization (Phase 41)
  Global Optimization (Phase 42)
  Global Optimization (Phase 43)
  Global Optimization (Phase 44)
  Global Optimization (Phase 45)
  Global Optimization (Phase 46)
  Global Optimization (Phase 47)
  Global Optimization (Phase 48)
  Global Optimization (Phase 49)
  Global Optimization (Phase 50)
    0:02:25   61428.7      0.29    1011.4       0.0 genLayer1/genblk1[1].mac/mult_in_reg[14]/D 1270511.7500
    0:02:26   61467.8      0.28    1002.2       0.0 genLayer1/genblk1[1].mac/mult_in_reg[4]/D 1271658.6250
    0:02:27   61504.3      0.28     997.5       0.0                           1272880.6250
    0:02:29   61603.2      0.28     981.6       0.0                           1275843.0000
    0:02:29   61603.2      0.28     981.6       0.0                           1275843.0000
    0:02:31   61598.7      0.28     984.4       0.0                           1275842.8750
    0:02:31   61598.7      0.28     984.4       0.0                           1275842.8750
    0:02:31   61598.7      0.28     984.4       0.0                           1275842.8750
    0:02:31   61598.7      0.28     984.4       0.0                           1275842.8750
    0:02:31   61598.7      0.28     984.4       0.0                           1275842.8750
    0:02:31   61598.7      0.28     984.4       0.0                           1275842.8750
    0:02:31   61598.7      0.28     984.4       0.0                           1275842.8750
    0:02:31   61598.7      0.28     984.4       0.0                           1275842.8750
    0:02:36   61803.0      0.26     875.4       0.0                           1283363.7500
    0:02:36   61803.0      0.26     875.4       0.0                           1283363.7500
    0:02:37   61808.6      0.26     875.4       0.0                           1283537.6250
    0:02:37   61808.6      0.26     875.4       0.0                           1283537.6250
    0:02:40   61808.3      0.26     875.4       0.0                           1283555.8750
    0:02:40   61808.3      0.26     875.4       0.0                           1283555.8750
    0:02:41   61808.3      0.26     875.4       0.0                           1283555.8750
    0:02:41   61808.3      0.26     875.4       0.0                           1283555.8750
    0:02:44   61808.3      0.26     875.4       0.0                           1283555.8750
    0:02:44   61808.3      0.26     875.4       0.0                           1283555.8750
    0:02:44   61808.3      0.26     875.4       0.0                           1283555.8750

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:02:46   61808.3      0.26     875.4       0.0                           1283555.8750
    0:02:49   61281.9      0.27     933.9       0.0                           1261786.3750
    0:02:49   61290.9      0.27     933.5       0.0                           1262118.7500
    0:02:49   61290.9      0.27     933.5       0.0                           1262118.7500
    0:02:50   61320.2      0.27     914.8       0.0                           1263760.0000
    0:02:52   61249.7      0.27     904.7       0.0                           1261962.7500
    0:02:52   61240.4      0.27     899.4       0.0                           1261570.6250
    0:02:55   61292.5      0.26     874.7       0.0                           1263838.2500
    0:03:00   61321.0      0.26     853.9       0.0                           1265043.7500
    0:03:02   61275.2      0.26     840.2       0.0                           1263193.0000
Loading db file '/home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Warning: Design 'net_64_33_9_10_16_8' contains 1 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
     Net 'genLayer1/genblk1[0].mem_x/clk': 6528 load(s), 1 driver(s)
Information: State dependent leakage is now switched from off to on.
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
1
report_area
 
****************************************
Report : area
Design : net_64_33_9_10_16_8
Version: J-2014.09-SP5-2
Date   : Fri Dec  3 12:41:07 2021
****************************************

Information: Updating design information... (UID-85)
Warning: Design 'net_64_33_9_10_16_8' contains 1 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
Library(s) Used:

    NangateOpenCellLibrary (File: /home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db)

Number of ports:                           38
Number of nets:                         28386
Number of cells:                        23419
Number of combinational cells:          18969
Number of sequential cells:              4448
Number of macros/black boxes:               0
Number of buf/inv:                       1937
Number of references:                      60

Combinational area:              31698.422400
Buf/Inv area:                     2556.792011
Noncombinational area:           29576.804936
Macro/Black Box area:                0.000000
Net Interconnect area:      undefined  (Wire load has zero net area)

Total cell area:                 61275.227336
Total area:                 undefined
1
report_power
 
****************************************
Report : power
        -analysis_effort low
Design : net_64_33_9_10_16_8
Version: J-2014.09-SP5-2
Date   : Fri Dec  3 12:41:08 2021
****************************************


Library(s) Used:

    NangateOpenCellLibrary (File: /home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db)


Operating Conditions: typical   Library: NangateOpenCellLibrary
Wire Load Model Mode: top

Design        Wire Load Model            Library
------------------------------------------------
net_64_33_9_10_16_8    5K_hvratio_1_1    NangateOpenCellLibrary


Global Operating Voltage = 1.1  
Power-specific unit information :
    Voltage Units = 1V
    Capacitance Units = 1.000000ff
    Time Units = 1ns
    Dynamic Power Units = 1uW    (derived from V,C,T units)
    Leakage Power Units = 1nW


  Cell Internal Power  =  41.9707 mW   (99%)
  Net Switching Power  = 312.0865 uW    (1%)
                         ---------
Total Dynamic Power    =  42.2828 mW  (100%)

Cell Leakage Power     =   1.2972 mW


                 Internal         Switching           Leakage            Total
Power Group      Power            Power               Power              Power   (   %    )  Attrs
--------------------------------------------------------------------------------------------------
io_pad             0.0000            0.0000            0.0000            0.0000  (   0.00%)
memory             0.0000            0.0000            0.0000            0.0000  (   0.00%)
black_box          0.0000            0.0000            0.0000            0.0000  (   0.00%)
clock_network      0.0000            0.0000            0.0000            0.0000  (   0.00%)
register       4.1826e+04           35.8430        5.1492e+05        4.2377e+04  (  97.24%)
sequential         0.0000            0.0000            0.0000            0.0000  (   0.00%)
combinational    145.0365          276.2448        7.8227e+05        1.2036e+03  (   2.76%)
--------------------------------------------------------------------------------------------------
Total          4.1971e+04 uW       312.0877 uW     1.2972e+06 nW     4.3580e+04 uW
1
report_timing
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : net_64_33_9_10_16_8
Version: J-2014.09-SP5-2
Date   : Fri Dec  3 12:41:08 2021
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: typical   Library: NangateOpenCellLibrary
Wire Load Model Mode: top

  Startpoint: genLayer2/genblk1[2].mac/b_in_reg[13]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: genLayer2/genblk1[2].mac/mult_in_reg[5]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  net_64_33_9_10_16_8
                     5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  genLayer2/genblk1[2].mac/b_in_reg[13]/CK (DFF_X1)       0.00 #     0.00 r
  genLayer2/genblk1[2].mac/b_in_reg[13]/Q (DFF_X1)        0.10       0.10 r
  U16324/ZN (XNOR2_X1)                                    0.07       0.17 r
  U14135/Z (BUF_X2)                                       0.09       0.26 r
  U16403/ZN (OAI22_X1)                                    0.06       0.31 f
  U16486/CO (FA_X1)                                       0.09       0.41 f
  U16661/S (FA_X1)                                        0.12       0.52 f
  U13941/ZN (OAI21_X1)                                    0.05       0.57 r
  U14277/ZN (NAND2_X1)                                    0.04       0.61 f
  U16657/ZN (XNOR2_X1)                                    0.06       0.67 f
  U14616/ZN (XNOR2_X1)                                    0.07       0.74 f
  U13438/ZN (OR2_X2)                                      0.06       0.80 f
  U13441/ZN (NOR2_X1)                                     0.05       0.86 r
  U13440/ZN (OAI21_X1)                                    0.03       0.89 f
  U16881/ZN (NAND2_X1)                                    0.03       0.92 r
  U16883/ZN (NAND2_X1)                                    0.02       0.94 f
  U16894/ZN (NAND2_X1)                                    0.03       0.97 r
  U13532/ZN (NAND3_X1)                                    0.04       1.00 f
  U16928/ZN (NAND2_X1)                                    0.03       1.03 r
  U14529/ZN (NAND2_X1)                                    0.04       1.07 f
  U14527/ZN (NOR2_X1)                                     0.09       1.16 r
  U20790/ZN (NAND2_X1)                                    0.04       1.19 f
  U20791/ZN (NAND2_X1)                                    0.03       1.22 r
  genLayer2/genblk1[2].mac/mult_in_reg[5]/D (DFF_X2)      0.01       1.23 r
  data arrival time                                                  1.23

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  genLayer2/genblk1[2].mac/mult_in_reg[5]/CK (DFF_X2)     0.00       1.00 r
  library setup time                                     -0.03       0.97
  data required time                                                 0.97
  --------------------------------------------------------------------------
  data required time                                                 0.97
  data arrival time                                                 -1.23
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.26


1
write -f verilog $TOP_MOD_NAME -output gates.v -hierarchy
Writing verilog file '/home/home5/aalgewaththa/ese507work/proj3/part3/hdl/gates.v'.
Warning: Verilog 'assign' or 'tran' statements are written out. (VO-4)
1
quit

Thank you...

                      Design Compiler Graphical
                            DC Ultra (TM)
                             DFTMAX (TM)
                         Power Compiler (TM)
                           DesignWare (R)
                           DC Expert (TM)
                         Design Vision (TM)
                          HDL Compiler (TM)
                         VHDL Compiler (TM)
                            DFT Compiler
                        Library Compiler (TM)
                         Design Compiler(R)

         Version J-2014.09-SP5-2 for RHEL64 -- Jul 11, 2015
               Copyright (c) 1988-2015 Synopsys, Inc.

This software and the associated documentation are confidential and 
proprietary to Synopsys, Inc. Your use or disclosure of this software 
is subject to the terms and conditions of a written license agreement 
between you, or your company, and Synopsys, Inc.

Initializing...
##############################################
# Setup: fill out the following parameters: name of clock signal, clock period (ns),
# reset signal name (if used), name of top-level module, name of source file
set CLK_NAME "clk";
clk
set CLK_PERIOD 1.05
1.05
set RST_NAME "reset";
reset
set TOP_MOD_NAME net_64_33_9_10_16_8
net_64_33_9_10_16_8
set SRC_FILE net_64_33_9_10_16_8.sv
net_64_33_9_10_16_8.sv
# If you have multiple source files, change the line above to list them all like this:
# set SRC_FILE net_64_33_9_10_16_8.sv
###############################################
source setupdc.tcl
NangateOpenCellLibrary_typical.db dw_foundation.sldb
file mkdir work_synth
# optimize FSMs
set fsm_auto_inferring "true"; 
true
set fsm_enable_state_minimization "true";
true
define_design_lib WORK -path work_synth
1
analyze $SRC_FILE -format sverilog
Running PRESTO HDLC
Searching for ./net_64_33_9_10_16_8.sv
Compiling source file ./net_64_33_9_10_16_8.sv
Presto compilation completed successfully.
Loading db file '/home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db'
Loading db file '/usr/local/synopsys/syn/libraries/syn/dw_foundation.sldb'
1
elaborate -work WORK $TOP_MOD_NAME
Loading db file '/usr/local/synopsys/syn/libraries/syn/gtech.db'
Loading db file '/usr/local/synopsys/syn/libraries/syn/standard.sldb'
  Loading link library 'NangateOpenCellLibrary'
  Loading link library 'gtech'
Running PRESTO HDLC
Presto compilation completed successfully.
Elaborated 1 design.
Current design is now 'net_64_33_9_10_16_8'.
Information: Building the design 'layer1_64_33_16_2'. (HDL-193)
Warning:  ./net_64_33_9_10_16_8.sv:138: signed to unsigned conversion occurs. (VER-318)
Warning:  ./net_64_33_9_10_16_8.sv:146: signed to unsigned conversion occurs. (VER-318)

Inferred memory devices in process
	in routine layer1_64_33_16_2 line 120 in file
		'./net_64_33_9_10_16_8.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     y_next_reg      | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
|    conv_done_reg    | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     y_point_reg     | Flip-flop |   6   |  Y  | N  | N  | N  | N  | N  | N  |
|     y_valid_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     y_mem_i_reg     | Flip-flop |   5   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'layer2_32_9_16_3'. (HDL-193)
Warning:  ./net_64_33_9_10_16_8.sv:337: signed to unsigned conversion occurs. (VER-318)
Warning:  ./net_64_33_9_10_16_8.sv:345: signed to unsigned conversion occurs. (VER-318)

Inferred memory devices in process
	in routine layer2_32_9_16_3 line 319 in file
		'./net_64_33_9_10_16_8.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     y_next_reg      | Flip-flop |   3   |  Y  | N  | N  | N  | N  | N  | N  |
|    conv_done_reg    | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     y_point_reg     | Flip-flop |   6   |  Y  | N  | N  | N  | N  | N  | N  |
|     y_valid_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     y_mem_i_reg     | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'layer3_24_10_16_3'. (HDL-193)
Warning:  ./net_64_33_9_10_16_8.sv:512: signed to unsigned conversion occurs. (VER-318)
Warning:  ./net_64_33_9_10_16_8.sv:520: signed to unsigned conversion occurs. (VER-318)

Inferred memory devices in process
	in routine layer3_24_10_16_3 line 494 in file
		'./net_64_33_9_10_16_8.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     y_next_reg      | Flip-flop |   3   |  Y  | N  | N  | N  | N  | N  | N  |
|    conv_done_reg    | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     y_point_reg     | Flip-flop |   5   |  Y  | N  | N  | N  | N  | N  | N  |
|     y_valid_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     y_mem_i_reg     | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'control' instantiated from design 'layer1_64_33_16_2' with
	the parameters "16,64,33,16". (HDL-193)
Warning:  ./net_64_33_9_10_16_8.sv:653: signed to unsigned conversion occurs. (VER-318)

Inferred memory devices in process
	in routine control_ADDR_WIDTH16_X_LEN_IN64_F_LEN_IN33_OFFSET16 line 600 in file
		'./net_64_33_9_10_16_8.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      idle_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|    clear_acc_reg    | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     en_acc_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     y_valid_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
| point_calc_done_reg | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
| next_clear_acc_reg  | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|    y_counter_reg    | Flip-flop |   6   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine control_ADDR_WIDTH16_X_LEN_IN64_F_LEN_IN33_OFFSET16 line 642 in file
		'./net_64_33_9_10_16_8.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     x_ready_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     wr_en_x_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|    x_counter_reg    | Flip-flop |   6   |  Y  | N  | N  | N  | N  | N  | N  |
|    x_loaded_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     addr_x_reg      | Flip-flop |   6   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine control_ADDR_WIDTH16_X_LEN_IN64_F_LEN_IN33_OFFSET16 line 680 in file
		'./net_64_33_9_10_16_8.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     addr_f_reg      | Flip-flop |   7   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'layer1_64_33_16_2_f_rom'. (HDL-193)
Warning:  ./net_64_33_9_10_16_8.sv:163: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_64_33_9_10_16_8.sv:166: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_64_33_9_10_16_8.sv:172: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_64_33_9_10_16_8.sv:173: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_64_33_9_10_16_8.sv:174: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_64_33_9_10_16_8.sv:176: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_64_33_9_10_16_8.sv:177: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_64_33_9_10_16_8.sv:179: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_64_33_9_10_16_8.sv:183: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_64_33_9_10_16_8.sv:186: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_64_33_9_10_16_8.sv:187: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_64_33_9_10_16_8.sv:189: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_64_33_9_10_16_8.sv:193: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_64_33_9_10_16_8.sv:195: unsigned to signed assignment occurs. (VER-318)

Statistics for case statements in always block at line 161 in file
	'./net_64_33_9_10_16_8.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           162            |     no/auto      |
===============================================

Inferred memory devices in process
	in routine layer1_64_33_16_2_f_rom line 161 in file
		'./net_64_33_9_10_16_8.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        z_reg        | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'memory' instantiated from design 'layer1_64_33_16_2' with
	the parameters "16,64". (HDL-193)

Inferred memory devices in process
	in routine memory_WIDTH16_SIZE64 line 562 in file
		'./net_64_33_9_10_16_8.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    data_out_reg     | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
====================================================================
|     block name/line       | Inputs | Outputs | # sel inputs | MB |
====================================================================
| memory_WIDTH16_SIZE64/563 |   64   |   16    |      6       | N  |
====================================================================
Presto compilation completed successfully.
Information: Building the design 'memory' instantiated from design 'layer1_64_33_16_2' with
	the parameters "16,16". (HDL-193)

Inferred memory devices in process
	in routine memory_WIDTH16_SIZE16 line 562 in file
		'./net_64_33_9_10_16_8.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    data_out_reg     | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
====================================================================
|     block name/line       | Inputs | Outputs | # sel inputs | MB |
====================================================================
| memory_WIDTH16_SIZE16/563 |   16   |   16    |      4       | N  |
====================================================================
Presto compilation completed successfully.
Information: Building the design 'mac' instantiated from design 'layer1_64_33_16_2' with
	the parameters "16,16". (HDL-193)

Inferred memory devices in process
	in routine mac_WIDTH16_OUT_WIDTH16 line 751 in file
		'./net_64_33_9_10_16_8.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     mult_in_reg     | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|    valid_out_reg    | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|        f_reg        | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|      a_in_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|      b_in_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|  correct_mult_reg   | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|    enable_f_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'control' instantiated from design 'layer2_32_9_16_3' with
	the parameters "16,32,9,8". (HDL-193)
Warning:  ./net_64_33_9_10_16_8.sv:653: signed to unsigned conversion occurs. (VER-318)

Inferred memory devices in process
	in routine control_ADDR_WIDTH16_X_LEN_IN32_F_LEN_IN9_OFFSET8 line 600 in file
		'./net_64_33_9_10_16_8.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      idle_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|    clear_acc_reg    | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     en_acc_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     y_valid_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
| point_calc_done_reg | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
| next_clear_acc_reg  | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|    y_counter_reg    | Flip-flop |   6   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine control_ADDR_WIDTH16_X_LEN_IN32_F_LEN_IN9_OFFSET8 line 642 in file
		'./net_64_33_9_10_16_8.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     x_ready_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     wr_en_x_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|    x_counter_reg    | Flip-flop |   5   |  Y  | N  | N  | N  | N  | N  | N  |
|    x_loaded_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     addr_x_reg      | Flip-flop |   5   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine control_ADDR_WIDTH16_X_LEN_IN32_F_LEN_IN9_OFFSET8 line 680 in file
		'./net_64_33_9_10_16_8.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     addr_f_reg      | Flip-flop |   5   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'layer2_32_9_16_3_f_rom'. (HDL-193)
Warning:  ./net_64_33_9_10_16_8.sv:363: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_64_33_9_10_16_8.sv:366: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_64_33_9_10_16_8.sv:368: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_64_33_9_10_16_8.sv:369: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_64_33_9_10_16_8.sv:370: unsigned to signed assignment occurs. (VER-318)

Statistics for case statements in always block at line 360 in file
	'./net_64_33_9_10_16_8.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           361            |     no/auto      |
===============================================

Inferred memory devices in process
	in routine layer2_32_9_16_3_f_rom line 360 in file
		'./net_64_33_9_10_16_8.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        z_reg        | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'memory' instantiated from design 'layer2_32_9_16_3' with
	the parameters "16,32". (HDL-193)

Inferred memory devices in process
	in routine memory_WIDTH16_SIZE32 line 562 in file
		'./net_64_33_9_10_16_8.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    data_out_reg     | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
====================================================================
|     block name/line       | Inputs | Outputs | # sel inputs | MB |
====================================================================
| memory_WIDTH16_SIZE32/563 |   32   |   16    |      5       | N  |
====================================================================
Presto compilation completed successfully.
Information: Building the design 'memory' instantiated from design 'layer2_32_9_16_3' with
	the parameters "16,8". (HDL-193)

Inferred memory devices in process
	in routine memory_WIDTH16_SIZE8 line 562 in file
		'./net_64_33_9_10_16_8.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    data_out_reg     | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
===================================================================
|     block name/line      | Inputs | Outputs | # sel inputs | MB |
===================================================================
| memory_WIDTH16_SIZE8/563 |   8    |   16    |      3       | N  |
===================================================================
Presto compilation completed successfully.
Information: Building the design 'control' instantiated from design 'layer3_24_10_16_3' with
	the parameters "16,24,10,5". (HDL-193)
Warning:  ./net_64_33_9_10_16_8.sv:653: signed to unsigned conversion occurs. (VER-318)

Inferred memory devices in process
	in routine control_ADDR_WIDTH16_X_LEN_IN24_F_LEN_IN10_OFFSET5 line 600 in file
		'./net_64_33_9_10_16_8.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      idle_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|    clear_acc_reg    | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     en_acc_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     y_valid_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
| point_calc_done_reg | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
| next_clear_acc_reg  | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|    y_counter_reg    | Flip-flop |   5   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine control_ADDR_WIDTH16_X_LEN_IN24_F_LEN_IN10_OFFSET5 line 642 in file
		'./net_64_33_9_10_16_8.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     x_ready_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     wr_en_x_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|    x_counter_reg    | Flip-flop |   5   |  Y  | N  | N  | N  | N  | N  | N  |
|    x_loaded_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     addr_x_reg      | Flip-flop |   5   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine control_ADDR_WIDTH16_X_LEN_IN24_F_LEN_IN10_OFFSET5 line 680 in file
		'./net_64_33_9_10_16_8.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     addr_f_reg      | Flip-flop |   5   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'layer3_24_10_16_3_f_rom'. (HDL-193)
Warning:  ./net_64_33_9_10_16_8.sv:538: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_64_33_9_10_16_8.sv:539: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_64_33_9_10_16_8.sv:541: unsigned to signed assignment occurs. (VER-318)

Statistics for case statements in always block at line 535 in file
	'./net_64_33_9_10_16_8.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           536            |     no/auto      |
===============================================

Inferred memory devices in process
	in routine layer3_24_10_16_3_f_rom line 535 in file
		'./net_64_33_9_10_16_8.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        z_reg        | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'memory' instantiated from design 'layer3_24_10_16_3' with
	the parameters "16,24". (HDL-193)

Inferred memory devices in process
	in routine memory_WIDTH16_SIZE24 line 562 in file
		'./net_64_33_9_10_16_8.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    data_out_reg     | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'memory' instantiated from design 'layer3_24_10_16_3' with
	the parameters "16,5". (HDL-193)

Inferred memory devices in process
	in routine memory_WIDTH16_SIZE5 line 562 in file
		'./net_64_33_9_10_16_8.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    data_out_reg     | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
1
###### CLOCKS AND PORTS #######
set CLK_PORT [get_ports $CLK_NAME]
{clk}
set TMP1 [remove_from_collection [all_inputs] $CLK_PORT]
{reset x_data[15] x_data[14] x_data[13] x_data[12] x_data[11] x_data[10] x_data[9] x_data[8] x_data[7] x_data[6] x_data[5] x_data[4] x_data[3] x_data[2] x_data[1] x_data[0] x_valid y_ready}
set INPUTS [remove_from_collection $TMP1 $RST_NAME]
{x_data[15] x_data[14] x_data[13] x_data[12] x_data[11] x_data[10] x_data[9] x_data[8] x_data[7] x_data[6] x_data[5] x_data[4] x_data[3] x_data[2] x_data[1] x_data[0] x_valid y_ready}
create_clock -period $CLK_PERIOD [get_ports clk]
1
# set delay for inputs to be 0.2ns
set_input_delay 0.2 -max -clock clk $INPUTS
1
set_output_delay 0.2 -max -clock clk [all_outputs]
1
###### OPTIMIZATION #######
set_max_area 0 
1
###### RUN #####
compile_ultra
Information: Performing power optimization. (PWR-850)
Alib files are up-to-date.
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library  |         Version         | Available |
============================================================================
| Basic DW Building Blocks           | J-2014.09-DWBB_201409.5.2 |   *     |
| Licensed DW Building Blocks        | J-2014.09-DWBB_201409.5.2 |   *     |
============================================================================

Information: Sequential output inversion is enabled.  SVF file must be used for formal verification. (OPT-1208)

Information: There are 48 potential problems in your design. Please run 'check_design' for more information. (LINT-99)


Loaded alib file './alib-52/NangateOpenCellLibrary_typical.db.alib'
  Building model 'DW01_NAND2'
Information: Ungrouping hierarchy genLayer1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer2 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer3 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer1/ctrl before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer1/mem_f before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer1/genblk1[0].mem_y before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer1/genblk1[0].mac before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer1/genblk1[1].mem_y before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer1/genblk1[1].mac before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer2/ctrl before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer2/mem_f before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer2/genblk1[0].mem_x before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer2/genblk1[0].mem_y before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer2/genblk1[0].mac before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer2/genblk1[1].mem_x before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer2/genblk1[1].mem_y before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer2/genblk1[1].mac before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer2/genblk1[2].mem_x before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer2/genblk1[2].mem_y before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer2/genblk1[2].mac before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer3/ctrl before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer3/mem_f before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer3/genblk1[0].mem_x before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer3/genblk1[0].mem_y before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer3/genblk1[0].mac before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer3/genblk1[1].mem_x before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer3/genblk1[1].mem_y before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer3/genblk1[1].mac before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer3/genblk1[2].mem_x before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer3/genblk1[2].mem_y before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer3/genblk1[2].mac before Pass 1 (OPT-776)
Information: Ungrouping 31 of 34 hierarchies before Pass 1 (OPT-775)
Information: State dependent leakage is now switched from on to off.

  Beginning Pass 1 Mapping
  ------------------------
  Processing 'net_64_33_9_10_16_8'
Information: Added key list 'DesignWare' to design 'net_64_33_9_10_16_8'. (DDB-72)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer1/mem_f/z_reg[14]' is removed because it is merged to 'genLayer1/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer1/mem_f/z_reg[13]' is removed because it is merged to 'genLayer1/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer1/mem_f/z_reg[12]' is removed because it is merged to 'genLayer1/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer1/mem_f/z_reg[11]' is removed because it is merged to 'genLayer1/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer1/mem_f/z_reg[10]' is removed because it is merged to 'genLayer1/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer1/mem_f/z_reg[9]' is removed because it is merged to 'genLayer1/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer1/mem_f/z_reg[8]' is removed because it is merged to 'genLayer1/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer1/mem_f/z_reg[7]' is removed because it is merged to 'genLayer1/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer1/mem_f/z_reg[6]' is removed because it is merged to 'genLayer1/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer1/mem_f/z_reg[5]' is removed because it is merged to 'genLayer1/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer1/mem_f/z_reg[4]' is removed because it is merged to 'genLayer1/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer1/mem_f/z_reg[3]' is removed because it is merged to 'genLayer1/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer2/mem_f/z_reg[14]' is removed because it is merged to 'genLayer2/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer2/mem_f/z_reg[13]' is removed because it is merged to 'genLayer2/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer2/mem_f/z_reg[12]' is removed because it is merged to 'genLayer2/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer2/mem_f/z_reg[11]' is removed because it is merged to 'genLayer2/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer2/mem_f/z_reg[10]' is removed because it is merged to 'genLayer2/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer2/mem_f/z_reg[9]' is removed because it is merged to 'genLayer2/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer2/mem_f/z_reg[8]' is removed because it is merged to 'genLayer2/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer2/mem_f/z_reg[7]' is removed because it is merged to 'genLayer2/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer2/mem_f/z_reg[6]' is removed because it is merged to 'genLayer2/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer2/mem_f/z_reg[5]' is removed because it is merged to 'genLayer2/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer2/mem_f/z_reg[4]' is removed because it is merged to 'genLayer2/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer2/mem_f/z_reg[3]' is removed because it is merged to 'genLayer2/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer3/mem_f/z_reg[14]' is removed because it is merged to 'genLayer3/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer3/mem_f/z_reg[13]' is removed because it is merged to 'genLayer3/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer3/mem_f/z_reg[12]' is removed because it is merged to 'genLayer3/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer3/mem_f/z_reg[11]' is removed because it is merged to 'genLayer3/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer3/mem_f/z_reg[10]' is removed because it is merged to 'genLayer3/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer3/mem_f/z_reg[9]' is removed because it is merged to 'genLayer3/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer3/mem_f/z_reg[8]' is removed because it is merged to 'genLayer3/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer3/mem_f/z_reg[7]' is removed because it is merged to 'genLayer3/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer3/mem_f/z_reg[6]' is removed because it is merged to 'genLayer3/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer3/mem_f/z_reg[5]' is removed because it is merged to 'genLayer3/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer3/mem_f/z_reg[4]' is removed because it is merged to 'genLayer3/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer3/mem_f/z_reg[3]' is removed because it is merged to 'genLayer3/mem_f/z_reg[15]'. (OPT-1215)
 Implement Synthetic for 'net_64_33_9_10_16_8'.
  Processing 'memory_WIDTH16_SIZE64_0'
 Implement Synthetic for 'memory_WIDTH16_SIZE64_0'.

  Updating timing information
Information: Updating design information... (UID-85)
Information: The register 'genLayer1/y_next_reg[1]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[0].mem_y/mem_reg[15][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[0].mem_y/mem_reg[13][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[0].mem_y/mem_reg[11][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[0].mem_y/mem_reg[9][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[0].mem_y/mem_reg[14][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[0].mem_y/mem_reg[12][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[0].mem_y/mem_reg[10][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[0].mem_y/mem_reg[8][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[0].mem_y/mem_reg[7][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[0].mem_y/mem_reg[5][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[0].mem_y/mem_reg[3][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[0].mem_y/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[0].mem_y/mem_reg[6][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[0].mem_y/mem_reg[4][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[0].mem_y/mem_reg[2][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[0].mem_y/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[1].mem_y/mem_reg[15][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[1].mem_y/mem_reg[13][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[1].mem_y/mem_reg[11][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[1].mem_y/mem_reg[9][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[1].mem_y/mem_reg[14][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[1].mem_y/mem_reg[12][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[1].mem_y/mem_reg[10][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[1].mem_y/mem_reg[8][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[1].mem_y/mem_reg[7][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[1].mem_y/mem_reg[5][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[1].mem_y/mem_reg[3][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[1].mem_y/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[1].mem_y/mem_reg[6][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[1].mem_y/mem_reg[4][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[1].mem_y/mem_reg[2][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[1].mem_y/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_y/mem_reg[7][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_y/mem_reg[3][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_y/mem_reg[5][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_y/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_y/mem_reg[6][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_y/mem_reg[4][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_y/mem_reg[2][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_y/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_y/mem_reg[7][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_y/mem_reg[3][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_y/mem_reg[5][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_y/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_y/mem_reg[6][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_y/mem_reg[4][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_y/mem_reg[2][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_y/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_y/mem_reg[7][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_y/mem_reg[3][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_y/mem_reg[5][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_y/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_y/mem_reg[6][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_y/mem_reg[4][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_y/mem_reg[2][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_y/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_y/mem_reg[3][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_y/mem_reg[2][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_y/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_y/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_y/mem_reg[4][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_y/mem_reg[3][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_y/mem_reg[2][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_y/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_y/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_y/mem_reg[4][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_y/mem_reg[3][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_y/mem_reg[2][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_y/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_y/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_y/mem_reg[4][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_y/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_y/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_y/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_y/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_y/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_y/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[1].mem_y/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[0].mem_y/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer1/genblk1[1].mac/correct_mult_reg' is removed because it is merged to 'genLayer1/genblk1[0].mac/correct_mult_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer2/genblk1[1].mac/correct_mult_reg' is removed because it is merged to 'genLayer2/genblk1[0].mac/correct_mult_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer2/genblk1[2].mac/correct_mult_reg' is removed because it is merged to 'genLayer2/genblk1[0].mac/correct_mult_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer3/genblk1[1].mac/correct_mult_reg' is removed because it is merged to 'genLayer3/genblk1[2].mac/correct_mult_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer3/genblk1[0].mac/correct_mult_reg' is removed because it is merged to 'genLayer3/genblk1[2].mac/correct_mult_reg'. (OPT-1215)

  Beginning Mapping Optimizations  (Ultra High effort)
  -------------------------------
Information: The register 'genLayer1/y_mem_i_reg[4]' will be removed. (OPT-1207)
  Mapping Optimization (Phase 1)
  Mapping Optimization (Phase 2)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer1/genblk1[0].mac/enable_f_reg' is removed because it is merged to 'genLayer1/genblk1[1].mac/enable_f_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer2/genblk1[1].mac/enable_f_reg' is removed because it is merged to 'genLayer2/genblk1[2].mac/enable_f_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer2/genblk1[0].mac/enable_f_reg' is removed because it is merged to 'genLayer2/genblk1[2].mac/enable_f_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer3/genblk1[1].mac/enable_f_reg' is removed because it is merged to 'genLayer3/genblk1[2].mac/enable_f_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer3/genblk1[0].mac/enable_f_reg' is removed because it is merged to 'genLayer3/genblk1[2].mac/enable_f_reg'. (OPT-1215)
Information: The register 'genLayer1/y_point_reg[5]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/ctrl/addr_f_reg[6]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/ctrl/addr_f_reg[4]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[2][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[3][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[4][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[5][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[6][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[7][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[8][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[9][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[10][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[11][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[12][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[13][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[14][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[15][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[16][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[17][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[18][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[19][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[20][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[21][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[22][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[23][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[24][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[25][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[26][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[27][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[28][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[29][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[30][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[31][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[2][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[3][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[4][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[5][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[6][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[7][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[2][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[3][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[4][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[5][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[6][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[7][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[8][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[9][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[10][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[11][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[12][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[13][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[14][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[15][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[8][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[9][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[10][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[11][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[12][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[13][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[14][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[15][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[16][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[17][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[18][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[19][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[20][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[21][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[22][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[23][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[16][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[17][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[18][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[19][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[20][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[21][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[22][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[23][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[24][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[25][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[26][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[27][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[28][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[29][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[30][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[31][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[24][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[25][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[26][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[27][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[28][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[29][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[30][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[31][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/ctrl/addr_f_reg[4]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/mem_reg[2][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/mem_reg[4][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/mem_reg[6][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/mem_reg[3][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/mem_reg[5][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/mem_reg[7][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/mem_reg[8][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/mem_reg[9][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/mem_reg[10][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/mem_reg[11][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/mem_reg[12][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/mem_reg[13][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/mem_reg[14][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/mem_reg[15][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/mem_reg[16][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/mem_reg[18][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/mem_reg[20][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/mem_reg[22][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/mem_reg[17][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/mem_reg[19][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/mem_reg[21][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/mem_reg[23][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mac/a_in_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/mem_reg[8][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/mem_reg[10][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/mem_reg[12][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/mem_reg[14][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/mem_reg[9][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/mem_reg[11][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/mem_reg[13][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/mem_reg[15][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/mem_reg[16][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/mem_reg[18][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/mem_reg[20][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/mem_reg[22][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/mem_reg[17][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/mem_reg[19][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/mem_reg[21][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/mem_reg[23][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/mem_reg[2][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/mem_reg[4][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/mem_reg[6][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/mem_reg[3][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/mem_reg[5][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/mem_reg[7][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mac/a_in_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/mem_reg[2][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/mem_reg[4][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/mem_reg[6][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/mem_reg[3][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/mem_reg[5][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/mem_reg[7][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/mem_reg[8][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/mem_reg[10][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/mem_reg[12][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/mem_reg[14][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/mem_reg[9][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/mem_reg[11][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/mem_reg[13][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/mem_reg[15][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/mem_reg[16][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/mem_reg[18][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/mem_reg[20][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/mem_reg[22][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/mem_reg[17][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/mem_reg[19][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/mem_reg[21][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/mem_reg[23][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mac/a_in_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mac/a_in_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mac/a_in_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mac/a_in_reg[15]' is a constant and will be removed. (OPT-1206)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer1/genblk1[0].mac/valid_out_reg' is removed because it is merged to 'genLayer1/genblk1[1].mac/valid_out_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer2/genblk1[1].mac/valid_out_reg' is removed because it is merged to 'genLayer2/genblk1[0].mac/valid_out_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer2/genblk1[2].mac/valid_out_reg' is removed because it is merged to 'genLayer2/genblk1[0].mac/valid_out_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer3/genblk1[0].mac/valid_out_reg' is removed because it is merged to 'genLayer3/genblk1[2].mac/valid_out_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer3/genblk1[1].mac/valid_out_reg' is removed because it is merged to 'genLayer3/genblk1[2].mac/valid_out_reg'. (OPT-1215)

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:01:10   69711.2      1.03    1792.5    2607.2                           1558409.3750
    0:01:10   69709.8      1.02    1791.9    2607.2                           1558366.3750
    0:01:10   69709.8      1.02    1791.9    2607.2                           1558366.3750
    0:01:10   69693.3      0.99    1791.6    2514.2                           1557476.5000
  Re-synthesis Optimization (Phase 1)
  Re-synthesis Optimization (Phase 2)
  Global Optimization (Phase 1)
  Global Optimization (Phase 2)
  Global Optimization (Phase 3)
  Global Optimization (Phase 4)
  Global Optimization (Phase 5)
  Global Optimization (Phase 6)
  Global Optimization (Phase 7)
  Global Optimization (Phase 8)
  Global Optimization (Phase 9)
  Global Optimization (Phase 10)
  Global Optimization (Phase 11)
  Global Optimization (Phase 12)
  Global Optimization (Phase 13)
  Global Optimization (Phase 14)
  Global Optimization (Phase 15)
  Global Optimization (Phase 16)
  Global Optimization (Phase 17)
  Global Optimization (Phase 18)
  Global Optimization (Phase 19)
  Global Optimization (Phase 20)
  Global Optimization (Phase 21)
  Global Optimization (Phase 22)
  Global Optimization (Phase 23)
  Global Optimization (Phase 24)
  Global Optimization (Phase 25)
  Global Optimization (Phase 26)
  Global Optimization (Phase 27)
  Global Optimization (Phase 28)
  Global Optimization (Phase 29)
  Global Optimization (Phase 30)
  Global Optimization (Phase 31)
  Mapping 'net_64_33_9_10_16_8_DP_OP_2389J1_133_7517_1'
    0:01:39   61487.2      0.44    1253.2      46.5                           1273446.1250



  Beginning Delay Optimization Phase
  ----------------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:01:39   61487.2      0.44    1253.2      46.5                           1273446.1250
    0:01:39   61487.2      0.44    1253.2      46.5                           1273446.1250
    0:01:41   61363.5      0.44    1254.3      37.2                           1265614.5000
    0:01:41   61363.5      0.44    1254.3      37.2                           1265614.5000
    0:01:45   61473.4      0.43    1251.7      61.4                           1269262.8750
    0:01:45   61473.4      0.43    1251.7      61.4                           1269262.8750
    0:01:45   61477.9      0.42    1251.3      61.4                           1269494.0000
    0:01:45   61477.9      0.42    1251.3      61.4                           1269494.0000
    0:01:51   61628.2      0.40    1248.7      52.5                           1274470.6250
    0:01:51   61628.2      0.40    1248.7      52.5                           1274470.6250
    0:01:58   62044.2      0.33    1104.0      48.1                           1288986.5000
    0:01:58   62044.2      0.33    1104.0      48.1                           1288986.5000
    0:01:59   62045.3      0.33    1103.9      48.1                           1289010.7500

  Beginning Delay Optimization
  ----------------------------
    0:01:59   62061.8      0.33    1103.7      48.1                           1290386.1250
    0:02:00   62056.2      0.33    1103.5      48.1                           1290251.7500
    0:02:00   62056.2      0.33    1103.5      48.1                           1290251.7500
    0:02:02   62088.4      0.32    1103.2      48.1                           1291310.1250
    0:02:03   62068.2      0.32    1102.5      48.1                           1290144.5000
    0:02:03   62077.2      0.32    1102.1      48.1                           1290419.2500
    0:02:03   62077.2      0.32    1102.1      48.1                           1290419.2500
    0:02:04   62077.2      0.32    1102.1      48.1                           1290419.2500
    0:02:04   62084.7      0.32    1102.1      48.1                           1290944.7500


  Beginning Design Rule Fixing  (max_transition)  (max_capacitance)
  ----------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:02:04   62084.7      0.32    1102.1      48.1                           1290944.7500
  Global Optimization (Phase 32)
  Global Optimization (Phase 33)
  Global Optimization (Phase 34)
    0:02:06   62013.6      0.31    1093.8      51.2 genLayer2/genblk1[0].mac/mult_in_reg[2]/D 1288897.7500
    0:02:06   62018.4      0.30    1093.0      51.2                           1288918.3750
    0:02:10   62113.1      0.30    1065.9      51.2                           1292036.8750

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:02:10   62113.1      0.30    1065.9      51.2                           1292036.8750
    0:02:11   62112.6      0.30    1066.1      58.5                           1291849.3750


  Beginning Leakage Power Optimization  (max_leakage_power 0)
  ------------------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:02:21   61903.5      0.30    1064.7      58.5                           1287100.7500
  Global Optimization (Phase 35)
  Global Optimization (Phase 36)
  Global Optimization (Phase 37)
  Global Optimization (Phase 38)
  Global Optimization (Phase 39)
  Global Optimization (Phase 40)
  Global Optimization (Phase 41)
  Global Optimization (Phase 42)
  Global Optimization (Phase 43)
  Global Optimization (Phase 44)
  Global Optimization (Phase 45)
  Global Optimization (Phase 46)
  Global Optimization (Phase 47)
  Global Optimization (Phase 48)
  Global Optimization (Phase 49)
  Global Optimization (Phase 50)
  Global Optimization (Phase 51)
  Global Optimization (Phase 52)
  Global Optimization (Phase 53)
  Global Optimization (Phase 54)
    0:02:31   61445.5      0.22     718.4       0.0                           1272382.8750
    0:02:32   61485.9      0.22     716.5       0.0                           1273684.2500
    0:02:32   61485.9      0.22     716.5       0.0                           1273684.2500
    0:02:34   61480.6      0.22     720.6       0.0                           1273533.6250
    0:02:34   61480.6      0.22     720.6       0.0                           1273533.6250
    0:02:34   61480.6      0.22     720.6       0.0                           1273533.6250
    0:02:34   61480.6      0.22     720.6       0.0                           1273533.6250
    0:02:34   61481.1      0.22     720.6       0.0                           1273579.5000
    0:02:34   61481.1      0.22     720.6       0.0                           1273579.5000
    0:02:34   61481.1      0.22     720.6       0.0                           1273579.5000
    0:02:34   61481.1      0.22     720.6       0.0                           1273579.5000
    0:02:39   61675.3      0.20     604.1       0.0                           1280972.1250
    0:02:39   61675.3      0.20     604.1       0.0                           1280972.1250
    0:02:39   61675.3      0.20     604.1       0.0                           1280972.1250
    0:02:40   61675.3      0.20     604.1       0.0                           1280972.1250
    0:02:40   61675.3      0.20     604.1       0.0                           1280972.1250
    0:02:40   61675.3      0.20     604.1       0.0                           1280972.1250
    0:02:40   61675.3      0.20     604.1       0.0                           1280972.1250
    0:02:40   61675.3      0.20     604.1       0.0                           1280972.1250
    0:02:40   61675.3      0.20     604.1       0.0                           1280972.1250
    0:02:40   61675.3      0.20     604.1       0.0                           1280972.1250
    0:02:40   61675.3      0.20     604.1       0.0                           1280972.1250

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:02:42   61675.3      0.20     604.1       0.0                           1280972.1250
    0:02:44   61134.8      0.21     692.3       0.0                           1258643.1250
    0:02:45   61157.4      0.21     691.9       0.0                           1259752.1250
    0:02:45   61157.4      0.21     691.9       0.0                           1259752.1250
    0:02:46   61179.5      0.21     685.3       0.0                           1260961.5000
    0:02:48   61105.5      0.21     684.2       0.0                           1258796.5000
    0:02:48   61094.9      0.21     682.4       0.0                           1258316.2500
    0:02:50   61171.0      0.20     653.8       0.0                           1261263.6250
    0:02:50   61171.0      0.20     653.8       0.0                           1261263.6250
    0:02:50   61171.0      0.20     653.8       0.0                           1261263.6250
    0:02:50   61171.0      0.20     653.8       0.0                           1261263.6250
    0:02:50   61171.0      0.20     653.8       0.0                           1261263.6250
    0:02:50   61171.0      0.20     653.8       0.0                           1261263.6250
    0:02:50   61171.0      0.20     653.8       0.0                           1261263.6250
    0:02:55   61150.7      0.20     617.6       0.0                           1260809.8750
    0:02:55   61146.5      0.20     617.8       0.0                           1260713.0000
Loading db file '/home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Warning: Design 'net_64_33_9_10_16_8' contains 1 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
     Net 'genLayer1/genblk1[0].mem_x/clk': 6528 load(s), 1 driver(s)
Information: State dependent leakage is now switched from off to on.
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
1
report_area
 
****************************************
Report : area
Design : net_64_33_9_10_16_8
Version: J-2014.09-SP5-2
Date   : Fri Dec  3 12:44:12 2021
****************************************

Information: Updating design information... (UID-85)
Warning: Design 'net_64_33_9_10_16_8' contains 1 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
Library(s) Used:

    NangateOpenCellLibrary (File: /home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db)

Number of ports:                           38
Number of nets:                         28192
Number of cells:                        23211
Number of combinational cells:          18761
Number of sequential cells:              4448
Number of macros/black boxes:               0
Number of buf/inv:                       1866
Number of references:                      60

Combinational area:              31555.580411
Buf/Inv area:                     2478.056010
Noncombinational area:           29590.902937
Macro/Black Box area:                0.000000
Net Interconnect area:      undefined  (Wire load has zero net area)

Total cell area:                 61146.483349
Total area:                 undefined
1
report_power
 
****************************************
Report : power
        -analysis_effort low
Design : net_64_33_9_10_16_8
Version: J-2014.09-SP5-2
Date   : Fri Dec  3 12:44:13 2021
****************************************


Library(s) Used:

    NangateOpenCellLibrary (File: /home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db)


Operating Conditions: typical   Library: NangateOpenCellLibrary
Wire Load Model Mode: top

Design        Wire Load Model            Library
------------------------------------------------
net_64_33_9_10_16_8    5K_hvratio_1_1    NangateOpenCellLibrary


Global Operating Voltage = 1.1  
Power-specific unit information :
    Voltage Units = 1V
    Capacitance Units = 1.000000ff
    Time Units = 1ns
    Dynamic Power Units = 1uW    (derived from V,C,T units)
    Leakage Power Units = 1nW


  Cell Internal Power  =  39.9617 mW   (99%)
  Net Switching Power  = 294.9019 uW    (1%)
                         ---------
Total Dynamic Power    =  40.2566 mW  (100%)

Cell Leakage Power     =   1.2941 mW


                 Internal         Switching           Leakage            Total
Power Group      Power            Power               Power              Power   (   %    )  Attrs
--------------------------------------------------------------------------------------------------
io_pad             0.0000            0.0000            0.0000            0.0000  (   0.00%)
memory             0.0000            0.0000            0.0000            0.0000  (   0.00%)
black_box          0.0000            0.0000            0.0000            0.0000  (   0.00%)
clock_network      0.0000            0.0000            0.0000            0.0000  (   0.00%)
register       3.9829e+04           34.7019        5.1548e+05        4.0378e+04  (  97.18%)
sequential         0.0000            0.0000            0.0000            0.0000  (   0.00%)
combinational    133.3400          260.2001        7.7861e+05        1.1722e+03  (   2.82%)
--------------------------------------------------------------------------------------------------
Total          3.9962e+04 uW       294.9020 uW     1.2941e+06 nW     4.1550e+04 uW
1
report_timing
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : net_64_33_9_10_16_8
Version: J-2014.09-SP5-2
Date   : Fri Dec  3 12:44:13 2021
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: typical   Library: NangateOpenCellLibrary
Wire Load Model Mode: top

  Startpoint: genLayer3/genblk1[0].mac/b_in_reg[7]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: genLayer3/genblk1[0].mac/mult_in_reg[0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  net_64_33_9_10_16_8
                     5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  genLayer3/genblk1[0].mac/b_in_reg[7]/CK (DFF_X1)        0.00 #     0.00 r
  genLayer3/genblk1[0].mac/b_in_reg[7]/QN (DFF_X1)        0.13       0.13 r
  U22700/ZN (INV_X2)                                      0.08       0.21 f
  U23060/ZN (XNOR2_X1)                                    0.08       0.29 f
  U23061/ZN (OAI22_X1)                                    0.07       0.36 r
  U23205/CO (FA_X1)                                       0.08       0.43 r
  U23212/S (FA_X1)                                        0.12       0.55 f
  U23235/ZN (XNOR2_X1)                                    0.06       0.62 f
  U23236/ZN (XNOR2_X1)                                    0.06       0.67 f
  U14501/ZN (NAND2_X1)                                    0.03       0.71 r
  U23258/ZN (NAND2_X1)                                    0.03       0.74 f
  U13511/ZN (OR2_X2)                                      0.06       0.80 f
  U23531/ZN (XNOR2_X1)                                    0.06       0.86 f
  U23532/ZN (NOR2_X1)                                     0.05       0.91 r
  U23539/ZN (OAI21_X1)                                    0.03       0.94 f
  U23540/ZN (AOI21_X1)                                    0.05       0.99 r
  U23563/ZN (OAI21_X1)                                    0.03       1.03 f
  U23580/ZN (AOI21_X1)                                    0.05       1.08 r
  U26698/ZN (NAND2_X1)                                    0.04       1.12 f
  U26699/Z (BUF_X1)                                       0.05       1.17 f
  U26701/ZN (OAI21_X1)                                    0.04       1.21 r
  genLayer3/genblk1[0].mac/mult_in_reg[0]/D (DFF_X2)      0.01       1.22 r
  data arrival time                                                  1.22

  clock clk (rise edge)                                   1.05       1.05
  clock network delay (ideal)                             0.00       1.05
  genLayer3/genblk1[0].mac/mult_in_reg[0]/CK (DFF_X2)     0.00       1.05 r
  library setup time                                     -0.03       1.02
  data required time                                                 1.02
  --------------------------------------------------------------------------
  data required time                                                 1.02
  data arrival time                                                 -1.22
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.20


1
write -f verilog $TOP_MOD_NAME -output gates.v -hierarchy
Writing verilog file '/home/home5/aalgewaththa/ese507work/proj3/part3/hdl/gates.v'.
Warning: Verilog 'assign' or 'tran' statements are written out. (VO-4)
1
quit

Thank you...

                      Design Compiler Graphical
                            DC Ultra (TM)
                             DFTMAX (TM)
                         Power Compiler (TM)
                           DesignWare (R)
                           DC Expert (TM)
                         Design Vision (TM)
                          HDL Compiler (TM)
                         VHDL Compiler (TM)
                            DFT Compiler
                        Library Compiler (TM)
                         Design Compiler(R)

         Version J-2014.09-SP5-2 for RHEL64 -- Jul 11, 2015
               Copyright (c) 1988-2015 Synopsys, Inc.

This software and the associated documentation are confidential and 
proprietary to Synopsys, Inc. Your use or disclosure of this software 
is subject to the terms and conditions of a written license agreement 
between you, or your company, and Synopsys, Inc.

Initializing...
##############################################
# Setup: fill out the following parameters: name of clock signal, clock period (ns),
# reset signal name (if used), name of top-level module, name of source file
set CLK_NAME "clk";
clk
set CLK_PERIOD 1.1
1.1
set RST_NAME "reset";
reset
set TOP_MOD_NAME net_64_33_9_10_16_8
net_64_33_9_10_16_8
set SRC_FILE net_64_33_9_10_16_8.sv
net_64_33_9_10_16_8.sv
# If you have multiple source files, change the line above to list them all like this:
# set SRC_FILE net_64_33_9_10_16_8.sv
###############################################
source setupdc.tcl
NangateOpenCellLibrary_typical.db dw_foundation.sldb
file mkdir work_synth
# optimize FSMs
set fsm_auto_inferring "true"; 
true
set fsm_enable_state_minimization "true";
true
define_design_lib WORK -path work_synth
1
analyze $SRC_FILE -format sverilog
Running PRESTO HDLC
Searching for ./net_64_33_9_10_16_8.sv
Compiling source file ./net_64_33_9_10_16_8.sv
Presto compilation completed successfully.
Loading db file '/home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db'
Loading db file '/usr/local/synopsys/syn/libraries/syn/dw_foundation.sldb'
1
elaborate -work WORK $TOP_MOD_NAME
Loading db file '/usr/local/synopsys/syn/libraries/syn/gtech.db'
Loading db file '/usr/local/synopsys/syn/libraries/syn/standard.sldb'
  Loading link library 'NangateOpenCellLibrary'
  Loading link library 'gtech'
Running PRESTO HDLC
Presto compilation completed successfully.
Elaborated 1 design.
Current design is now 'net_64_33_9_10_16_8'.
Information: Building the design 'layer1_64_33_16_2'. (HDL-193)
Warning:  ./net_64_33_9_10_16_8.sv:138: signed to unsigned conversion occurs. (VER-318)
Warning:  ./net_64_33_9_10_16_8.sv:146: signed to unsigned conversion occurs. (VER-318)

Inferred memory devices in process
	in routine layer1_64_33_16_2 line 120 in file
		'./net_64_33_9_10_16_8.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     y_next_reg      | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
|    conv_done_reg    | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     y_point_reg     | Flip-flop |   6   |  Y  | N  | N  | N  | N  | N  | N  |
|     y_valid_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     y_mem_i_reg     | Flip-flop |   5   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'layer2_32_9_16_3'. (HDL-193)
Warning:  ./net_64_33_9_10_16_8.sv:337: signed to unsigned conversion occurs. (VER-318)
Warning:  ./net_64_33_9_10_16_8.sv:345: signed to unsigned conversion occurs. (VER-318)

Inferred memory devices in process
	in routine layer2_32_9_16_3 line 319 in file
		'./net_64_33_9_10_16_8.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     y_next_reg      | Flip-flop |   3   |  Y  | N  | N  | N  | N  | N  | N  |
|    conv_done_reg    | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     y_point_reg     | Flip-flop |   6   |  Y  | N  | N  | N  | N  | N  | N  |
|     y_valid_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     y_mem_i_reg     | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'layer3_24_10_16_3'. (HDL-193)
Warning:  ./net_64_33_9_10_16_8.sv:512: signed to unsigned conversion occurs. (VER-318)
Warning:  ./net_64_33_9_10_16_8.sv:520: signed to unsigned conversion occurs. (VER-318)

Inferred memory devices in process
	in routine layer3_24_10_16_3 line 494 in file
		'./net_64_33_9_10_16_8.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     y_next_reg      | Flip-flop |   3   |  Y  | N  | N  | N  | N  | N  | N  |
|    conv_done_reg    | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     y_point_reg     | Flip-flop |   5   |  Y  | N  | N  | N  | N  | N  | N  |
|     y_valid_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     y_mem_i_reg     | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'control' instantiated from design 'layer1_64_33_16_2' with
	the parameters "16,64,33,16". (HDL-193)
Warning:  ./net_64_33_9_10_16_8.sv:653: signed to unsigned conversion occurs. (VER-318)

Inferred memory devices in process
	in routine control_ADDR_WIDTH16_X_LEN_IN64_F_LEN_IN33_OFFSET16 line 600 in file
		'./net_64_33_9_10_16_8.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      idle_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|    clear_acc_reg    | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     en_acc_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     y_valid_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
| point_calc_done_reg | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
| next_clear_acc_reg  | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|    y_counter_reg    | Flip-flop |   6   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine control_ADDR_WIDTH16_X_LEN_IN64_F_LEN_IN33_OFFSET16 line 642 in file
		'./net_64_33_9_10_16_8.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     x_ready_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     wr_en_x_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|    x_counter_reg    | Flip-flop |   6   |  Y  | N  | N  | N  | N  | N  | N  |
|    x_loaded_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     addr_x_reg      | Flip-flop |   6   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine control_ADDR_WIDTH16_X_LEN_IN64_F_LEN_IN33_OFFSET16 line 680 in file
		'./net_64_33_9_10_16_8.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     addr_f_reg      | Flip-flop |   7   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'layer1_64_33_16_2_f_rom'. (HDL-193)
Warning:  ./net_64_33_9_10_16_8.sv:163: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_64_33_9_10_16_8.sv:166: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_64_33_9_10_16_8.sv:172: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_64_33_9_10_16_8.sv:173: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_64_33_9_10_16_8.sv:174: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_64_33_9_10_16_8.sv:176: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_64_33_9_10_16_8.sv:177: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_64_33_9_10_16_8.sv:179: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_64_33_9_10_16_8.sv:183: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_64_33_9_10_16_8.sv:186: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_64_33_9_10_16_8.sv:187: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_64_33_9_10_16_8.sv:189: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_64_33_9_10_16_8.sv:193: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_64_33_9_10_16_8.sv:195: unsigned to signed assignment occurs. (VER-318)

Statistics for case statements in always block at line 161 in file
	'./net_64_33_9_10_16_8.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           162            |     no/auto      |
===============================================

Inferred memory devices in process
	in routine layer1_64_33_16_2_f_rom line 161 in file
		'./net_64_33_9_10_16_8.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        z_reg        | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'memory' instantiated from design 'layer1_64_33_16_2' with
	the parameters "16,64". (HDL-193)

Inferred memory devices in process
	in routine memory_WIDTH16_SIZE64 line 562 in file
		'./net_64_33_9_10_16_8.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    data_out_reg     | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
====================================================================
|     block name/line       | Inputs | Outputs | # sel inputs | MB |
====================================================================
| memory_WIDTH16_SIZE64/563 |   64   |   16    |      6       | N  |
====================================================================
Presto compilation completed successfully.
Information: Building the design 'memory' instantiated from design 'layer1_64_33_16_2' with
	the parameters "16,16". (HDL-193)

Inferred memory devices in process
	in routine memory_WIDTH16_SIZE16 line 562 in file
		'./net_64_33_9_10_16_8.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    data_out_reg     | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
====================================================================
|     block name/line       | Inputs | Outputs | # sel inputs | MB |
====================================================================
| memory_WIDTH16_SIZE16/563 |   16   |   16    |      4       | N  |
====================================================================
Presto compilation completed successfully.
Information: Building the design 'mac' instantiated from design 'layer1_64_33_16_2' with
	the parameters "16,16". (HDL-193)

Inferred memory devices in process
	in routine mac_WIDTH16_OUT_WIDTH16 line 751 in file
		'./net_64_33_9_10_16_8.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     mult_in_reg     | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|    valid_out_reg    | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|        f_reg        | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|      a_in_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|      b_in_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|  correct_mult_reg   | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|    enable_f_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'control' instantiated from design 'layer2_32_9_16_3' with
	the parameters "16,32,9,8". (HDL-193)
Warning:  ./net_64_33_9_10_16_8.sv:653: signed to unsigned conversion occurs. (VER-318)

Inferred memory devices in process
	in routine control_ADDR_WIDTH16_X_LEN_IN32_F_LEN_IN9_OFFSET8 line 600 in file
		'./net_64_33_9_10_16_8.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      idle_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|    clear_acc_reg    | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     en_acc_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     y_valid_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
| point_calc_done_reg | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
| next_clear_acc_reg  | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|    y_counter_reg    | Flip-flop |   6   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine control_ADDR_WIDTH16_X_LEN_IN32_F_LEN_IN9_OFFSET8 line 642 in file
		'./net_64_33_9_10_16_8.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     x_ready_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     wr_en_x_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|    x_counter_reg    | Flip-flop |   5   |  Y  | N  | N  | N  | N  | N  | N  |
|    x_loaded_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     addr_x_reg      | Flip-flop |   5   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine control_ADDR_WIDTH16_X_LEN_IN32_F_LEN_IN9_OFFSET8 line 680 in file
		'./net_64_33_9_10_16_8.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     addr_f_reg      | Flip-flop |   5   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'layer2_32_9_16_3_f_rom'. (HDL-193)
Warning:  ./net_64_33_9_10_16_8.sv:363: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_64_33_9_10_16_8.sv:366: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_64_33_9_10_16_8.sv:368: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_64_33_9_10_16_8.sv:369: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_64_33_9_10_16_8.sv:370: unsigned to signed assignment occurs. (VER-318)

Statistics for case statements in always block at line 360 in file
	'./net_64_33_9_10_16_8.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           361            |     no/auto      |
===============================================

Inferred memory devices in process
	in routine layer2_32_9_16_3_f_rom line 360 in file
		'./net_64_33_9_10_16_8.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        z_reg        | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'memory' instantiated from design 'layer2_32_9_16_3' with
	the parameters "16,32". (HDL-193)

Inferred memory devices in process
	in routine memory_WIDTH16_SIZE32 line 562 in file
		'./net_64_33_9_10_16_8.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    data_out_reg     | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
====================================================================
|     block name/line       | Inputs | Outputs | # sel inputs | MB |
====================================================================
| memory_WIDTH16_SIZE32/563 |   32   |   16    |      5       | N  |
====================================================================
Presto compilation completed successfully.
Information: Building the design 'memory' instantiated from design 'layer2_32_9_16_3' with
	the parameters "16,8". (HDL-193)

Inferred memory devices in process
	in routine memory_WIDTH16_SIZE8 line 562 in file
		'./net_64_33_9_10_16_8.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    data_out_reg     | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
===================================================================
|     block name/line      | Inputs | Outputs | # sel inputs | MB |
===================================================================
| memory_WIDTH16_SIZE8/563 |   8    |   16    |      3       | N  |
===================================================================
Presto compilation completed successfully.
Information: Building the design 'control' instantiated from design 'layer3_24_10_16_3' with
	the parameters "16,24,10,5". (HDL-193)
Warning:  ./net_64_33_9_10_16_8.sv:653: signed to unsigned conversion occurs. (VER-318)

Inferred memory devices in process
	in routine control_ADDR_WIDTH16_X_LEN_IN24_F_LEN_IN10_OFFSET5 line 600 in file
		'./net_64_33_9_10_16_8.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      idle_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|    clear_acc_reg    | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     en_acc_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     y_valid_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
| point_calc_done_reg | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
| next_clear_acc_reg  | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|    y_counter_reg    | Flip-flop |   5   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine control_ADDR_WIDTH16_X_LEN_IN24_F_LEN_IN10_OFFSET5 line 642 in file
		'./net_64_33_9_10_16_8.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     x_ready_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     wr_en_x_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|    x_counter_reg    | Flip-flop |   5   |  Y  | N  | N  | N  | N  | N  | N  |
|    x_loaded_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     addr_x_reg      | Flip-flop |   5   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine control_ADDR_WIDTH16_X_LEN_IN24_F_LEN_IN10_OFFSET5 line 680 in file
		'./net_64_33_9_10_16_8.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     addr_f_reg      | Flip-flop |   5   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'layer3_24_10_16_3_f_rom'. (HDL-193)
Warning:  ./net_64_33_9_10_16_8.sv:538: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_64_33_9_10_16_8.sv:539: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_64_33_9_10_16_8.sv:541: unsigned to signed assignment occurs. (VER-318)

Statistics for case statements in always block at line 535 in file
	'./net_64_33_9_10_16_8.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           536            |     no/auto      |
===============================================

Inferred memory devices in process
	in routine layer3_24_10_16_3_f_rom line 535 in file
		'./net_64_33_9_10_16_8.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        z_reg        | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'memory' instantiated from design 'layer3_24_10_16_3' with
	the parameters "16,24". (HDL-193)

Inferred memory devices in process
	in routine memory_WIDTH16_SIZE24 line 562 in file
		'./net_64_33_9_10_16_8.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    data_out_reg     | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'memory' instantiated from design 'layer3_24_10_16_3' with
	the parameters "16,5". (HDL-193)

Inferred memory devices in process
	in routine memory_WIDTH16_SIZE5 line 562 in file
		'./net_64_33_9_10_16_8.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    data_out_reg     | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
1
###### CLOCKS AND PORTS #######
set CLK_PORT [get_ports $CLK_NAME]
{clk}
set TMP1 [remove_from_collection [all_inputs] $CLK_PORT]
{reset x_data[15] x_data[14] x_data[13] x_data[12] x_data[11] x_data[10] x_data[9] x_data[8] x_data[7] x_data[6] x_data[5] x_data[4] x_data[3] x_data[2] x_data[1] x_data[0] x_valid y_ready}
set INPUTS [remove_from_collection $TMP1 $RST_NAME]
{x_data[15] x_data[14] x_data[13] x_data[12] x_data[11] x_data[10] x_data[9] x_data[8] x_data[7] x_data[6] x_data[5] x_data[4] x_data[3] x_data[2] x_data[1] x_data[0] x_valid y_ready}
create_clock -period $CLK_PERIOD [get_ports clk]
1
# set delay for inputs to be 0.2ns
set_input_delay 0.2 -max -clock clk $INPUTS
1
set_output_delay 0.2 -max -clock clk [all_outputs]
1
###### OPTIMIZATION #######
set_max_area 0 
1
###### RUN #####
compile_ultra
Information: Performing power optimization. (PWR-850)
Alib files are up-to-date.
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library  |         Version         | Available |
============================================================================
| Basic DW Building Blocks           | J-2014.09-DWBB_201409.5.2 |   *     |
| Licensed DW Building Blocks        | J-2014.09-DWBB_201409.5.2 |   *     |
============================================================================

Information: Sequential output inversion is enabled.  SVF file must be used for formal verification. (OPT-1208)

Information: There are 48 potential problems in your design. Please run 'check_design' for more information. (LINT-99)


Loaded alib file './alib-52/NangateOpenCellLibrary_typical.db.alib'
  Building model 'DW01_NAND2'
Information: Ungrouping hierarchy genLayer1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer2 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer3 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer1/ctrl before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer1/mem_f before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer1/genblk1[0].mem_y before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer1/genblk1[0].mac before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer1/genblk1[1].mem_y before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer1/genblk1[1].mac before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer2/ctrl before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer2/mem_f before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer2/genblk1[0].mem_x before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer2/genblk1[0].mem_y before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer2/genblk1[0].mac before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer2/genblk1[1].mem_x before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer2/genblk1[1].mem_y before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer2/genblk1[1].mac before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer2/genblk1[2].mem_x before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer2/genblk1[2].mem_y before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer2/genblk1[2].mac before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer3/ctrl before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer3/mem_f before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer3/genblk1[0].mem_x before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer3/genblk1[0].mem_y before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer3/genblk1[0].mac before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer3/genblk1[1].mem_x before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer3/genblk1[1].mem_y before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer3/genblk1[1].mac before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer3/genblk1[2].mem_x before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer3/genblk1[2].mem_y before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer3/genblk1[2].mac before Pass 1 (OPT-776)
Information: Ungrouping 31 of 34 hierarchies before Pass 1 (OPT-775)
Information: State dependent leakage is now switched from on to off.

  Beginning Pass 1 Mapping
  ------------------------
  Processing 'net_64_33_9_10_16_8'
Information: Added key list 'DesignWare' to design 'net_64_33_9_10_16_8'. (DDB-72)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer1/mem_f/z_reg[14]' is removed because it is merged to 'genLayer1/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer1/mem_f/z_reg[13]' is removed because it is merged to 'genLayer1/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer1/mem_f/z_reg[12]' is removed because it is merged to 'genLayer1/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer1/mem_f/z_reg[11]' is removed because it is merged to 'genLayer1/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer1/mem_f/z_reg[10]' is removed because it is merged to 'genLayer1/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer1/mem_f/z_reg[9]' is removed because it is merged to 'genLayer1/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer1/mem_f/z_reg[8]' is removed because it is merged to 'genLayer1/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer1/mem_f/z_reg[7]' is removed because it is merged to 'genLayer1/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer1/mem_f/z_reg[6]' is removed because it is merged to 'genLayer1/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer1/mem_f/z_reg[5]' is removed because it is merged to 'genLayer1/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer1/mem_f/z_reg[4]' is removed because it is merged to 'genLayer1/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer1/mem_f/z_reg[3]' is removed because it is merged to 'genLayer1/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer2/mem_f/z_reg[14]' is removed because it is merged to 'genLayer2/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer2/mem_f/z_reg[13]' is removed because it is merged to 'genLayer2/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer2/mem_f/z_reg[12]' is removed because it is merged to 'genLayer2/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer2/mem_f/z_reg[11]' is removed because it is merged to 'genLayer2/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer2/mem_f/z_reg[10]' is removed because it is merged to 'genLayer2/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer2/mem_f/z_reg[9]' is removed because it is merged to 'genLayer2/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer2/mem_f/z_reg[8]' is removed because it is merged to 'genLayer2/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer2/mem_f/z_reg[7]' is removed because it is merged to 'genLayer2/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer2/mem_f/z_reg[6]' is removed because it is merged to 'genLayer2/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer2/mem_f/z_reg[5]' is removed because it is merged to 'genLayer2/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer2/mem_f/z_reg[4]' is removed because it is merged to 'genLayer2/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer2/mem_f/z_reg[3]' is removed because it is merged to 'genLayer2/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer3/mem_f/z_reg[14]' is removed because it is merged to 'genLayer3/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer3/mem_f/z_reg[13]' is removed because it is merged to 'genLayer3/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer3/mem_f/z_reg[12]' is removed because it is merged to 'genLayer3/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer3/mem_f/z_reg[11]' is removed because it is merged to 'genLayer3/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer3/mem_f/z_reg[10]' is removed because it is merged to 'genLayer3/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer3/mem_f/z_reg[9]' is removed because it is merged to 'genLayer3/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer3/mem_f/z_reg[8]' is removed because it is merged to 'genLayer3/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer3/mem_f/z_reg[7]' is removed because it is merged to 'genLayer3/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer3/mem_f/z_reg[6]' is removed because it is merged to 'genLayer3/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer3/mem_f/z_reg[5]' is removed because it is merged to 'genLayer3/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer3/mem_f/z_reg[4]' is removed because it is merged to 'genLayer3/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer3/mem_f/z_reg[3]' is removed because it is merged to 'genLayer3/mem_f/z_reg[15]'. (OPT-1215)
 Implement Synthetic for 'net_64_33_9_10_16_8'.
  Processing 'memory_WIDTH16_SIZE64_0'
 Implement Synthetic for 'memory_WIDTH16_SIZE64_0'.

  Updating timing information
Information: Updating design information... (UID-85)
Information: The register 'genLayer1/y_next_reg[1]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[0].mem_y/mem_reg[15][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[0].mem_y/mem_reg[13][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[0].mem_y/mem_reg[11][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[0].mem_y/mem_reg[9][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[0].mem_y/mem_reg[14][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[0].mem_y/mem_reg[12][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[0].mem_y/mem_reg[10][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[0].mem_y/mem_reg[8][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[0].mem_y/mem_reg[7][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[0].mem_y/mem_reg[5][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[0].mem_y/mem_reg[3][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[0].mem_y/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[0].mem_y/mem_reg[6][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[0].mem_y/mem_reg[4][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[0].mem_y/mem_reg[2][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[0].mem_y/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[1].mem_y/mem_reg[15][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[1].mem_y/mem_reg[13][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[1].mem_y/mem_reg[11][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[1].mem_y/mem_reg[9][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[1].mem_y/mem_reg[14][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[1].mem_y/mem_reg[12][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[1].mem_y/mem_reg[10][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[1].mem_y/mem_reg[8][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[1].mem_y/mem_reg[7][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[1].mem_y/mem_reg[5][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[1].mem_y/mem_reg[3][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[1].mem_y/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[1].mem_y/mem_reg[6][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[1].mem_y/mem_reg[4][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[1].mem_y/mem_reg[2][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[1].mem_y/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_y/mem_reg[7][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_y/mem_reg[3][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_y/mem_reg[5][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_y/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_y/mem_reg[6][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_y/mem_reg[4][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_y/mem_reg[2][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_y/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_y/mem_reg[7][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_y/mem_reg[3][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_y/mem_reg[5][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_y/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_y/mem_reg[6][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_y/mem_reg[4][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_y/mem_reg[2][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_y/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_y/mem_reg[7][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_y/mem_reg[3][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_y/mem_reg[5][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_y/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_y/mem_reg[6][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_y/mem_reg[4][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_y/mem_reg[2][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_y/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_y/mem_reg[3][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_y/mem_reg[2][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_y/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_y/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_y/mem_reg[4][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_y/mem_reg[3][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_y/mem_reg[2][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_y/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_y/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_y/mem_reg[4][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_y/mem_reg[3][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_y/mem_reg[2][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_y/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_y/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_y/mem_reg[4][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_y/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_y/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_y/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_y/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_y/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_y/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[1].mem_y/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[0].mem_y/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer1/genblk1[1].mac/correct_mult_reg' is removed because it is merged to 'genLayer1/genblk1[0].mac/correct_mult_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer2/genblk1[1].mac/correct_mult_reg' is removed because it is merged to 'genLayer2/genblk1[0].mac/correct_mult_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer2/genblk1[2].mac/correct_mult_reg' is removed because it is merged to 'genLayer2/genblk1[0].mac/correct_mult_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer3/genblk1[1].mac/correct_mult_reg' is removed because it is merged to 'genLayer3/genblk1[2].mac/correct_mult_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer3/genblk1[0].mac/correct_mult_reg' is removed because it is merged to 'genLayer3/genblk1[2].mac/correct_mult_reg'. (OPT-1215)

  Beginning Mapping Optimizations  (Ultra High effort)
  -------------------------------
Information: The register 'genLayer1/y_mem_i_reg[4]' will be removed. (OPT-1207)
  Mapping Optimization (Phase 1)
  Mapping Optimization (Phase 2)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer1/genblk1[0].mac/enable_f_reg' is removed because it is merged to 'genLayer1/genblk1[1].mac/enable_f_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer2/genblk1[1].mac/enable_f_reg' is removed because it is merged to 'genLayer2/genblk1[2].mac/enable_f_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer2/genblk1[0].mac/enable_f_reg' is removed because it is merged to 'genLayer2/genblk1[2].mac/enable_f_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer3/genblk1[1].mac/enable_f_reg' is removed because it is merged to 'genLayer3/genblk1[2].mac/enable_f_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer3/genblk1[0].mac/enable_f_reg' is removed because it is merged to 'genLayer3/genblk1[2].mac/enable_f_reg'. (OPT-1215)
Information: The register 'genLayer1/y_point_reg[5]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/ctrl/addr_f_reg[6]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/ctrl/addr_f_reg[4]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[2][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[3][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[4][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[5][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[6][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[7][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[8][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[9][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[10][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[11][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[12][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[13][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[14][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[15][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[16][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[17][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[18][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[19][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[20][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[21][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[22][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[23][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[24][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[25][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[26][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[27][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[28][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[29][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[30][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[31][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[2][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[3][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[4][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[5][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[6][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[7][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[2][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[3][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[4][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[5][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[6][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[7][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[8][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[9][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[10][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[11][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[12][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[13][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[14][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[15][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[8][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[9][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[10][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[11][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[12][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[13][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[14][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[15][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[16][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[17][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[18][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[19][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[20][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[21][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[22][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[23][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[16][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[17][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[18][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[19][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[20][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[21][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[22][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[23][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[24][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[25][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[26][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[27][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[28][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[29][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[30][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[31][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[24][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[25][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[26][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[27][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[28][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[29][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[30][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[31][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/ctrl/addr_f_reg[4]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/mem_reg[2][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/mem_reg[4][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/mem_reg[6][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/mem_reg[3][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/mem_reg[5][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/mem_reg[7][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/mem_reg[8][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/mem_reg[9][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/mem_reg[10][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/mem_reg[11][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/mem_reg[12][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/mem_reg[13][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/mem_reg[14][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/mem_reg[15][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/mem_reg[16][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/mem_reg[18][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/mem_reg[20][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/mem_reg[22][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/mem_reg[17][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/mem_reg[19][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/mem_reg[21][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/mem_reg[23][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mac/a_in_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/mem_reg[8][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/mem_reg[10][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/mem_reg[12][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/mem_reg[14][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/mem_reg[9][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/mem_reg[11][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/mem_reg[13][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/mem_reg[15][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/mem_reg[16][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/mem_reg[18][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/mem_reg[20][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/mem_reg[22][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/mem_reg[17][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/mem_reg[19][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/mem_reg[21][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/mem_reg[23][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/mem_reg[2][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/mem_reg[4][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/mem_reg[6][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/mem_reg[3][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/mem_reg[5][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/mem_reg[7][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mac/a_in_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/mem_reg[2][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/mem_reg[4][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/mem_reg[6][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/mem_reg[3][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/mem_reg[5][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/mem_reg[7][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/mem_reg[8][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/mem_reg[10][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/mem_reg[12][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/mem_reg[14][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/mem_reg[9][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/mem_reg[11][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/mem_reg[13][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/mem_reg[15][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/mem_reg[16][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/mem_reg[18][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/mem_reg[20][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/mem_reg[22][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/mem_reg[17][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/mem_reg[19][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/mem_reg[21][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/mem_reg[23][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mac/a_in_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mac/a_in_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mac/a_in_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mac/a_in_reg[15]' is a constant and will be removed. (OPT-1206)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer1/genblk1[0].mac/valid_out_reg' is removed because it is merged to 'genLayer1/genblk1[1].mac/valid_out_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer2/genblk1[1].mac/valid_out_reg' is removed because it is merged to 'genLayer2/genblk1[0].mac/valid_out_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer2/genblk1[2].mac/valid_out_reg' is removed because it is merged to 'genLayer2/genblk1[0].mac/valid_out_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer3/genblk1[2].mac/valid_out_reg' is removed because it is merged to 'genLayer3/genblk1[1].mac/valid_out_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer3/genblk1[0].mac/valid_out_reg' is removed because it is merged to 'genLayer3/genblk1[1].mac/valid_out_reg'. (OPT-1215)

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:01:10   70679.9      1.03    1488.6    1763.9                           1587685.0000
    0:01:10   70671.1      0.94    1486.8    1713.7                           1587225.6250
    0:01:10   70671.1      0.94    1486.8    1713.7                           1587225.6250
    0:01:11   70662.9      0.93    1486.7    1713.7                           1586780.7500
  Re-synthesis Optimization (Phase 1)
  Re-synthesis Optimization (Phase 2)
  Global Optimization (Phase 1)
  Global Optimization (Phase 2)
  Global Optimization (Phase 3)
  Global Optimization (Phase 4)
  Global Optimization (Phase 5)
  Global Optimization (Phase 6)
  Global Optimization (Phase 7)
  Global Optimization (Phase 8)
  Global Optimization (Phase 9)
  Global Optimization (Phase 10)
  Global Optimization (Phase 11)
  Global Optimization (Phase 12)
  Global Optimization (Phase 13)
  Global Optimization (Phase 14)
  Global Optimization (Phase 15)
  Global Optimization (Phase 16)
  Global Optimization (Phase 17)
  Global Optimization (Phase 18)
  Global Optimization (Phase 19)
  Global Optimization (Phase 20)
  Global Optimization (Phase 21)
  Global Optimization (Phase 22)
  Global Optimization (Phase 23)
  Global Optimization (Phase 24)
  Global Optimization (Phase 25)
  Global Optimization (Phase 26)
  Global Optimization (Phase 27)
  Global Optimization (Phase 28)
  Global Optimization (Phase 29)
  Global Optimization (Phase 30)
  Global Optimization (Phase 31)
  Mapping 'net_64_33_9_10_16_8_DP_OP_2385J1_129_7517_1'
    0:01:33   62162.6      0.37     887.0      24.3                           1283802.3750



  Beginning Delay Optimization Phase
  ----------------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:01:33   62162.6      0.37     887.0      24.3                           1283802.3750
    0:01:33   62162.6      0.37     887.0      24.3                           1283802.3750
    0:01:35   62042.1      0.37     888.4      15.0                           1276036.3750
    0:01:35   62042.1      0.37     888.4      15.0                           1276036.3750
    0:01:40   62253.6      0.33     852.4      15.0                           1282573.0000
    0:01:40   62253.6      0.33     852.4      15.0                           1282573.0000
    0:01:40   62254.1      0.33     852.4      15.0                           1282590.3750
    0:01:40   62254.1      0.33     852.4      15.0                           1282590.3750
    0:01:41   62282.6      0.33     852.2      15.0                           1283469.6250
    0:01:41   62282.6      0.33     852.2      15.0                           1283469.6250
    0:01:46   62544.3      0.29     789.0      15.0                           1292579.0000
    0:01:46   62544.3      0.29     789.0      15.0                           1292579.0000
    0:01:46   62544.3      0.29     789.0      15.0                           1292579.0000

  Beginning Delay Optimization
  ----------------------------
    0:01:46   62541.9      0.29     782.4      15.0                           1292514.7500
    0:01:50   62579.7      0.28     781.7      15.0                           1293885.1250
    0:01:50   62579.7      0.28     781.7      15.0                           1293885.1250
    0:01:51   62622.3      0.28     781.5      15.0                           1295253.5000
    0:01:52   62635.0      0.29     781.8      15.0                           1296175.1250
    0:01:53   62680.0      0.27     766.2      15.0                           1297727.1250
    0:01:53   62680.0      0.27     766.2      15.0                           1297727.1250
    0:01:53   62680.0      0.27     766.2      15.0                           1297727.1250
    0:01:53   62667.7      0.27     765.8      15.0                           1297072.5000


  Beginning Design Rule Fixing  (max_capacitance)
  ----------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:01:53   62667.7      0.27     765.8      15.0                           1297072.5000
  Global Optimization (Phase 32)
  Global Optimization (Phase 33)
  Global Optimization (Phase 34)
    0:01:55   62650.4      0.25     762.2      51.2 genLayer2/genblk1[1].mac/mult_in_reg[2]/D 1296204.1250
    0:01:56   62663.5      0.25     761.6      51.2                           1296557.6250
    0:01:57   62673.6      0.24     761.2      51.2                           1296994.0000

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:01:57   62673.6      0.24     761.2      51.2                           1296994.0000
    0:01:58   62675.5      0.24     761.4      51.2                           1297093.0000


  Beginning Leakage Power Optimization  (max_leakage_power 0)
  ------------------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:02:08   62491.9      0.24     759.4      51.2                           1292951.2500
  Global Optimization (Phase 35)
  Global Optimization (Phase 36)
  Global Optimization (Phase 37)
  Global Optimization (Phase 38)
  Global Optimization (Phase 39)
  Global Optimization (Phase 40)
  Global Optimization (Phase 41)
  Global Optimization (Phase 42)
  Global Optimization (Phase 43)
  Global Optimization (Phase 44)
  Global Optimization (Phase 45)
  Global Optimization (Phase 46)
  Global Optimization (Phase 47)
  Global Optimization (Phase 48)
  Global Optimization (Phase 49)
  Global Optimization (Phase 50)
  Global Optimization (Phase 51)
  Global Optimization (Phase 52)
  Global Optimization (Phase 53)
  Global Optimization (Phase 54)
  Global Optimization (Phase 55)
  Global Optimization (Phase 56)
  Global Optimization (Phase 57)
  Global Optimization (Phase 58)
    0:02:20   62068.7      0.15     489.5       0.0 genLayer3/genblk1[2].mac/mult_in_reg[13]/D 1276459.8750
    0:02:20   62109.1      0.15     451.8       0.0                           1277591.8750
    0:02:24   62158.3      0.15     428.5       0.0                           1279249.7500
    0:02:24   62158.3      0.15     428.5       0.0                           1279249.7500
    0:02:25   62149.3      0.15     429.0       0.0                           1279020.7500
    0:02:25   62149.3      0.15     429.0       0.0                           1279020.7500
    0:02:25   62149.3      0.15     429.0       0.0                           1279020.7500
    0:02:25   62149.3      0.15     429.0       0.0                           1279020.7500
    0:02:25   62149.3      0.15     429.0       0.0                           1279020.7500
    0:02:25   62149.3      0.15     429.0       0.0                           1279020.7500
    0:02:26   62149.3      0.15     429.0       0.0                           1279020.7500
    0:02:26   62149.3      0.15     429.0       0.0                           1279020.7500
    0:02:28   62262.6      0.14     402.6      13.0                           1283348.0000
    0:02:28   62262.6      0.14     402.6      13.0                           1283348.0000
    0:02:29   62266.6      0.14     402.5      13.0                           1283478.3750
    0:02:29   62266.6      0.14     402.5      13.0                           1283478.3750
    0:02:29   62266.6      0.14     402.5      13.0                           1283478.3750
    0:02:29   62266.6      0.14     402.5      13.0                           1283478.3750
    0:02:30   62266.6      0.14     402.5      13.0                           1283478.3750
    0:02:30   62266.6      0.14     402.5      13.0                           1283478.3750
    0:02:30   62266.6      0.14     402.5      13.0                           1283478.3750
    0:02:30   62266.6      0.14     402.5      13.0                           1283478.3750
    0:02:30   62266.6      0.14     402.5      13.0                           1283478.3750

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:02:32   62266.6      0.14     402.5      13.0                           1283478.3750
    0:02:34   61886.0      0.15     462.6       0.0                           1267892.8750
    0:02:34   61908.0      0.14     462.1       0.0                           1268835.8750
    0:02:34   61908.0      0.14     462.1       0.0                           1268835.8750
    0:02:36   61932.0      0.14     451.1       0.0                           1270260.6250
    0:02:37   61891.8      0.14     415.6       0.0                           1269166.0000
    0:02:38   61886.2      0.14     415.5       0.0                           1268852.6250
    0:02:41   61973.5      0.14     373.8       0.0                           1272149.7500
    0:02:43   61926.4      0.14     344.8       0.0                           1270259.3750
Loading db file '/home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Warning: Design 'net_64_33_9_10_16_8' contains 1 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
     Net 'genLayer1/genblk1[0].mem_x/clk': 6528 load(s), 1 driver(s)
Information: State dependent leakage is now switched from off to on.
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
1
report_area
 
****************************************
Report : area
Design : net_64_33_9_10_16_8
Version: J-2014.09-SP5-2
Date   : Fri Dec  3 12:47:05 2021
****************************************

Information: Updating design information... (UID-85)
Warning: Design 'net_64_33_9_10_16_8' contains 1 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
Library(s) Used:

    NangateOpenCellLibrary (File: /home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db)

Number of ports:                           38
Number of nets:                         28888
Number of cells:                        23465
Number of combinational cells:          19015
Number of sequential cells:              4448
Number of macros/black boxes:               0
Number of buf/inv:                       1836
Number of references:                      63

Combinational area:              32380.446408
Buf/Inv area:                     2520.350011
Noncombinational area:           29545.948933
Macro/Black Box area:                0.000000
Net Interconnect area:      undefined  (Wire load has zero net area)

Total cell area:                 61926.395340
Total area:                 undefined
1
report_power
 
****************************************
Report : power
        -analysis_effort low
Design : net_64_33_9_10_16_8
Version: J-2014.09-SP5-2
Date   : Fri Dec  3 12:47:06 2021
****************************************


Library(s) Used:

    NangateOpenCellLibrary (File: /home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db)


Operating Conditions: typical   Library: NangateOpenCellLibrary
Wire Load Model Mode: top

Design        Wire Load Model            Library
------------------------------------------------
net_64_33_9_10_16_8    5K_hvratio_1_1    NangateOpenCellLibrary


Global Operating Voltage = 1.1  
Power-specific unit information :
    Voltage Units = 1V
    Capacitance Units = 1.000000ff
    Time Units = 1ns
    Dynamic Power Units = 1uW    (derived from V,C,T units)
    Leakage Power Units = 1nW


  Cell Internal Power  =  37.9096 mW   (99%)
  Net Switching Power  = 289.9625 uW    (1%)
                         ---------
Total Dynamic Power    =  38.1996 mW  (100%)

Cell Leakage Power     =   1.2896 mW


                 Internal         Switching           Leakage            Total
Power Group      Power            Power               Power              Power   (   %    )  Attrs
--------------------------------------------------------------------------------------------------
io_pad             0.0000            0.0000            0.0000            0.0000  (   0.00%)
memory             0.0000            0.0000            0.0000            0.0000  (   0.00%)
black_box          0.0000            0.0000            0.0000            0.0000  (   0.00%)
clock_network      0.0000            0.0000            0.0000            0.0000  (   0.00%)
register       3.7774e+04           35.6604        5.1275e+05        3.8323e+04  (  97.05%)
sequential         0.0000            0.0000            0.0000            0.0000  (   0.00%)
combinational    135.0491          254.3010        7.7680e+05        1.1661e+03  (   2.95%)
--------------------------------------------------------------------------------------------------
Total          3.7909e+04 uW       289.9614 uW     1.2896e+06 nW     3.9489e+04 uW
1
report_timing
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : net_64_33_9_10_16_8
Version: J-2014.09-SP5-2
Date   : Fri Dec  3 12:47:06 2021
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: typical   Library: NangateOpenCellLibrary
Wire Load Model Mode: top

  Startpoint: genLayer1/genblk1[0].mac/b_in_reg[7]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: genLayer1/genblk1[0].mac/mult_in_reg[0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  net_64_33_9_10_16_8
                     5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  genLayer1/genblk1[0].mac/b_in_reg[7]/CK (DFF_X2)        0.00 #     0.00 r
  genLayer1/genblk1[0].mac/b_in_reg[7]/Q (DFF_X2)         0.14       0.14 r
  U14928/ZN (XNOR2_X1)                                    0.08       0.22 r
  U16480/ZN (NAND2_X2)                                    0.06       0.28 f
  U16514/ZN (OAI22_X1)                                    0.06       0.34 r
  U16532/S (FA_X1)                                        0.12       0.46 f
  U16570/CO (FA_X1)                                       0.09       0.56 f
  U16524/ZN (XNOR2_X1)                                    0.06       0.62 f
  U16533/ZN (XNOR2_X1)                                    0.06       0.68 f
  U16567/ZN (NAND2_X1)                                    0.03       0.71 r
  U16569/ZN (NAND2_X1)                                    0.04       0.75 f
  U13436/ZN (OR2_X2)                                      0.06       0.81 f
  U16789/ZN (XNOR2_X1)                                    0.06       0.87 f
  U16790/ZN (NOR2_X1)                                     0.04       0.91 r
  U16797/ZN (OAI21_X1)                                    0.03       0.94 f
  U16798/ZN (AOI21_X1)                                    0.05       0.99 r
  U16907/ZN (OAI21_X1)                                    0.03       1.02 f
  U17015/ZN (NAND2_X1)                                    0.03       1.05 r
  U17027/ZN (NAND2_X1)                                    0.04       1.09 f
  U17050/ZN (NAND2_X2)                                    0.06       1.15 r
  U17108/ZN (NAND2_X1)                                    0.04       1.19 f
  genLayer1/genblk1[0].mac/mult_in_reg[0]/D (DFF_X1)      0.01       1.20 f
  data arrival time                                                  1.20

  clock clk (rise edge)                                   1.10       1.10
  clock network delay (ideal)                             0.00       1.10
  genLayer1/genblk1[0].mac/mult_in_reg[0]/CK (DFF_X1)     0.00       1.10 r
  library setup time                                     -0.04       1.06
  data required time                                                 1.06
  --------------------------------------------------------------------------
  data required time                                                 1.06
  data arrival time                                                 -1.20
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.14


1
write -f verilog $TOP_MOD_NAME -output gates.v -hierarchy
Writing verilog file '/home/home5/aalgewaththa/ese507work/proj3/part3/hdl/gates.v'.
Warning: Verilog 'assign' or 'tran' statements are written out. (VO-4)
1
quit

Thank you...

                      Design Compiler Graphical
                            DC Ultra (TM)
                             DFTMAX (TM)
                         Power Compiler (TM)
                           DesignWare (R)
                           DC Expert (TM)
                         Design Vision (TM)
                          HDL Compiler (TM)
                         VHDL Compiler (TM)
                            DFT Compiler
                        Library Compiler (TM)
                         Design Compiler(R)

         Version J-2014.09-SP5-2 for RHEL64 -- Jul 11, 2015
               Copyright (c) 1988-2015 Synopsys, Inc.

This software and the associated documentation are confidential and 
proprietary to Synopsys, Inc. Your use or disclosure of this software 
is subject to the terms and conditions of a written license agreement 
between you, or your company, and Synopsys, Inc.

Initializing...
##############################################
# Setup: fill out the following parameters: name of clock signal, clock period (ns),
# reset signal name (if used), name of top-level module, name of source file
set CLK_NAME "clk";
clk
set CLK_PERIOD 1.15
1.15
set RST_NAME "reset";
reset
set TOP_MOD_NAME net_64_33_9_10_16_8
net_64_33_9_10_16_8
set SRC_FILE net_64_33_9_10_16_8.sv
net_64_33_9_10_16_8.sv
# If you have multiple source files, change the line above to list them all like this:
# set SRC_FILE net_64_33_9_10_16_8.sv
###############################################
source setupdc.tcl
NangateOpenCellLibrary_typical.db dw_foundation.sldb
file mkdir work_synth
# optimize FSMs
set fsm_auto_inferring "true"; 
true
set fsm_enable_state_minimization "true";
true
define_design_lib WORK -path work_synth
1
analyze $SRC_FILE -format sverilog
Running PRESTO HDLC
Searching for ./net_64_33_9_10_16_8.sv
Compiling source file ./net_64_33_9_10_16_8.sv
Presto compilation completed successfully.
Loading db file '/home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db'
Loading db file '/usr/local/synopsys/syn/libraries/syn/dw_foundation.sldb'
1
elaborate -work WORK $TOP_MOD_NAME
Loading db file '/usr/local/synopsys/syn/libraries/syn/gtech.db'
Loading db file '/usr/local/synopsys/syn/libraries/syn/standard.sldb'
  Loading link library 'NangateOpenCellLibrary'
  Loading link library 'gtech'
Running PRESTO HDLC
Presto compilation completed successfully.
Elaborated 1 design.
Current design is now 'net_64_33_9_10_16_8'.
Information: Building the design 'layer1_64_33_16_2'. (HDL-193)
Warning:  ./net_64_33_9_10_16_8.sv:138: signed to unsigned conversion occurs. (VER-318)
Warning:  ./net_64_33_9_10_16_8.sv:146: signed to unsigned conversion occurs. (VER-318)

Inferred memory devices in process
	in routine layer1_64_33_16_2 line 120 in file
		'./net_64_33_9_10_16_8.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     y_next_reg      | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
|    conv_done_reg    | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     y_point_reg     | Flip-flop |   6   |  Y  | N  | N  | N  | N  | N  | N  |
|     y_valid_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     y_mem_i_reg     | Flip-flop |   5   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'layer2_32_9_16_3'. (HDL-193)
Warning:  ./net_64_33_9_10_16_8.sv:337: signed to unsigned conversion occurs. (VER-318)
Warning:  ./net_64_33_9_10_16_8.sv:345: signed to unsigned conversion occurs. (VER-318)

Inferred memory devices in process
	in routine layer2_32_9_16_3 line 319 in file
		'./net_64_33_9_10_16_8.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     y_next_reg      | Flip-flop |   3   |  Y  | N  | N  | N  | N  | N  | N  |
|    conv_done_reg    | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     y_point_reg     | Flip-flop |   6   |  Y  | N  | N  | N  | N  | N  | N  |
|     y_valid_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     y_mem_i_reg     | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'layer3_24_10_16_3'. (HDL-193)
Warning:  ./net_64_33_9_10_16_8.sv:512: signed to unsigned conversion occurs. (VER-318)
Warning:  ./net_64_33_9_10_16_8.sv:520: signed to unsigned conversion occurs. (VER-318)

Inferred memory devices in process
	in routine layer3_24_10_16_3 line 494 in file
		'./net_64_33_9_10_16_8.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     y_next_reg      | Flip-flop |   3   |  Y  | N  | N  | N  | N  | N  | N  |
|    conv_done_reg    | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     y_point_reg     | Flip-flop |   5   |  Y  | N  | N  | N  | N  | N  | N  |
|     y_valid_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     y_mem_i_reg     | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'control' instantiated from design 'layer1_64_33_16_2' with
	the parameters "16,64,33,16". (HDL-193)
Warning:  ./net_64_33_9_10_16_8.sv:653: signed to unsigned conversion occurs. (VER-318)

Inferred memory devices in process
	in routine control_ADDR_WIDTH16_X_LEN_IN64_F_LEN_IN33_OFFSET16 line 600 in file
		'./net_64_33_9_10_16_8.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      idle_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|    clear_acc_reg    | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     en_acc_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     y_valid_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
| point_calc_done_reg | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
| next_clear_acc_reg  | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|    y_counter_reg    | Flip-flop |   6   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine control_ADDR_WIDTH16_X_LEN_IN64_F_LEN_IN33_OFFSET16 line 642 in file
		'./net_64_33_9_10_16_8.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     x_ready_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     wr_en_x_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|    x_counter_reg    | Flip-flop |   6   |  Y  | N  | N  | N  | N  | N  | N  |
|    x_loaded_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     addr_x_reg      | Flip-flop |   6   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine control_ADDR_WIDTH16_X_LEN_IN64_F_LEN_IN33_OFFSET16 line 680 in file
		'./net_64_33_9_10_16_8.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     addr_f_reg      | Flip-flop |   7   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'layer1_64_33_16_2_f_rom'. (HDL-193)
Warning:  ./net_64_33_9_10_16_8.sv:163: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_64_33_9_10_16_8.sv:166: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_64_33_9_10_16_8.sv:172: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_64_33_9_10_16_8.sv:173: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_64_33_9_10_16_8.sv:174: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_64_33_9_10_16_8.sv:176: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_64_33_9_10_16_8.sv:177: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_64_33_9_10_16_8.sv:179: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_64_33_9_10_16_8.sv:183: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_64_33_9_10_16_8.sv:186: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_64_33_9_10_16_8.sv:187: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_64_33_9_10_16_8.sv:189: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_64_33_9_10_16_8.sv:193: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_64_33_9_10_16_8.sv:195: unsigned to signed assignment occurs. (VER-318)

Statistics for case statements in always block at line 161 in file
	'./net_64_33_9_10_16_8.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           162            |     no/auto      |
===============================================

Inferred memory devices in process
	in routine layer1_64_33_16_2_f_rom line 161 in file
		'./net_64_33_9_10_16_8.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        z_reg        | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'memory' instantiated from design 'layer1_64_33_16_2' with
	the parameters "16,64". (HDL-193)

Inferred memory devices in process
	in routine memory_WIDTH16_SIZE64 line 562 in file
		'./net_64_33_9_10_16_8.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    data_out_reg     | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
====================================================================
|     block name/line       | Inputs | Outputs | # sel inputs | MB |
====================================================================
| memory_WIDTH16_SIZE64/563 |   64   |   16    |      6       | N  |
====================================================================
Presto compilation completed successfully.
Information: Building the design 'memory' instantiated from design 'layer1_64_33_16_2' with
	the parameters "16,16". (HDL-193)

Inferred memory devices in process
	in routine memory_WIDTH16_SIZE16 line 562 in file
		'./net_64_33_9_10_16_8.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    data_out_reg     | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
====================================================================
|     block name/line       | Inputs | Outputs | # sel inputs | MB |
====================================================================
| memory_WIDTH16_SIZE16/563 |   16   |   16    |      4       | N  |
====================================================================
Presto compilation completed successfully.
Information: Building the design 'mac' instantiated from design 'layer1_64_33_16_2' with
	the parameters "16,16". (HDL-193)

Inferred memory devices in process
	in routine mac_WIDTH16_OUT_WIDTH16 line 751 in file
		'./net_64_33_9_10_16_8.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     mult_in_reg     | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|    valid_out_reg    | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|        f_reg        | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|      a_in_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|      b_in_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|  correct_mult_reg   | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|    enable_f_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'control' instantiated from design 'layer2_32_9_16_3' with
	the parameters "16,32,9,8". (HDL-193)
Warning:  ./net_64_33_9_10_16_8.sv:653: signed to unsigned conversion occurs. (VER-318)

Inferred memory devices in process
	in routine control_ADDR_WIDTH16_X_LEN_IN32_F_LEN_IN9_OFFSET8 line 600 in file
		'./net_64_33_9_10_16_8.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      idle_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|    clear_acc_reg    | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     en_acc_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     y_valid_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
| point_calc_done_reg | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
| next_clear_acc_reg  | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|    y_counter_reg    | Flip-flop |   6   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine control_ADDR_WIDTH16_X_LEN_IN32_F_LEN_IN9_OFFSET8 line 642 in file
		'./net_64_33_9_10_16_8.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     x_ready_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     wr_en_x_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|    x_counter_reg    | Flip-flop |   5   |  Y  | N  | N  | N  | N  | N  | N  |
|    x_loaded_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     addr_x_reg      | Flip-flop |   5   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine control_ADDR_WIDTH16_X_LEN_IN32_F_LEN_IN9_OFFSET8 line 680 in file
		'./net_64_33_9_10_16_8.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     addr_f_reg      | Flip-flop |   5   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'layer2_32_9_16_3_f_rom'. (HDL-193)
Warning:  ./net_64_33_9_10_16_8.sv:363: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_64_33_9_10_16_8.sv:366: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_64_33_9_10_16_8.sv:368: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_64_33_9_10_16_8.sv:369: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_64_33_9_10_16_8.sv:370: unsigned to signed assignment occurs. (VER-318)

Statistics for case statements in always block at line 360 in file
	'./net_64_33_9_10_16_8.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           361            |     no/auto      |
===============================================

Inferred memory devices in process
	in routine layer2_32_9_16_3_f_rom line 360 in file
		'./net_64_33_9_10_16_8.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        z_reg        | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'memory' instantiated from design 'layer2_32_9_16_3' with
	the parameters "16,32". (HDL-193)

Inferred memory devices in process
	in routine memory_WIDTH16_SIZE32 line 562 in file
		'./net_64_33_9_10_16_8.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    data_out_reg     | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
====================================================================
|     block name/line       | Inputs | Outputs | # sel inputs | MB |
====================================================================
| memory_WIDTH16_SIZE32/563 |   32   |   16    |      5       | N  |
====================================================================
Presto compilation completed successfully.
Information: Building the design 'memory' instantiated from design 'layer2_32_9_16_3' with
	the parameters "16,8". (HDL-193)

Inferred memory devices in process
	in routine memory_WIDTH16_SIZE8 line 562 in file
		'./net_64_33_9_10_16_8.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    data_out_reg     | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
===================================================================
|     block name/line      | Inputs | Outputs | # sel inputs | MB |
===================================================================
| memory_WIDTH16_SIZE8/563 |   8    |   16    |      3       | N  |
===================================================================
Presto compilation completed successfully.
Information: Building the design 'control' instantiated from design 'layer3_24_10_16_3' with
	the parameters "16,24,10,5". (HDL-193)
Warning:  ./net_64_33_9_10_16_8.sv:653: signed to unsigned conversion occurs. (VER-318)

Inferred memory devices in process
	in routine control_ADDR_WIDTH16_X_LEN_IN24_F_LEN_IN10_OFFSET5 line 600 in file
		'./net_64_33_9_10_16_8.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      idle_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|    clear_acc_reg    | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     en_acc_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     y_valid_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
| point_calc_done_reg | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
| next_clear_acc_reg  | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|    y_counter_reg    | Flip-flop |   5   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine control_ADDR_WIDTH16_X_LEN_IN24_F_LEN_IN10_OFFSET5 line 642 in file
		'./net_64_33_9_10_16_8.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     x_ready_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     wr_en_x_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|    x_counter_reg    | Flip-flop |   5   |  Y  | N  | N  | N  | N  | N  | N  |
|    x_loaded_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     addr_x_reg      | Flip-flop |   5   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine control_ADDR_WIDTH16_X_LEN_IN24_F_LEN_IN10_OFFSET5 line 680 in file
		'./net_64_33_9_10_16_8.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     addr_f_reg      | Flip-flop |   5   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'layer3_24_10_16_3_f_rom'. (HDL-193)
Warning:  ./net_64_33_9_10_16_8.sv:538: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_64_33_9_10_16_8.sv:539: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_64_33_9_10_16_8.sv:541: unsigned to signed assignment occurs. (VER-318)

Statistics for case statements in always block at line 535 in file
	'./net_64_33_9_10_16_8.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           536            |     no/auto      |
===============================================

Inferred memory devices in process
	in routine layer3_24_10_16_3_f_rom line 535 in file
		'./net_64_33_9_10_16_8.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        z_reg        | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'memory' instantiated from design 'layer3_24_10_16_3' with
	the parameters "16,24". (HDL-193)

Inferred memory devices in process
	in routine memory_WIDTH16_SIZE24 line 562 in file
		'./net_64_33_9_10_16_8.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    data_out_reg     | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'memory' instantiated from design 'layer3_24_10_16_3' with
	the parameters "16,5". (HDL-193)

Inferred memory devices in process
	in routine memory_WIDTH16_SIZE5 line 562 in file
		'./net_64_33_9_10_16_8.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    data_out_reg     | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
1
###### CLOCKS AND PORTS #######
set CLK_PORT [get_ports $CLK_NAME]
{clk}
set TMP1 [remove_from_collection [all_inputs] $CLK_PORT]
{reset x_data[15] x_data[14] x_data[13] x_data[12] x_data[11] x_data[10] x_data[9] x_data[8] x_data[7] x_data[6] x_data[5] x_data[4] x_data[3] x_data[2] x_data[1] x_data[0] x_valid y_ready}
set INPUTS [remove_from_collection $TMP1 $RST_NAME]
{x_data[15] x_data[14] x_data[13] x_data[12] x_data[11] x_data[10] x_data[9] x_data[8] x_data[7] x_data[6] x_data[5] x_data[4] x_data[3] x_data[2] x_data[1] x_data[0] x_valid y_ready}
create_clock -period $CLK_PERIOD [get_ports clk]
1
# set delay for inputs to be 0.2ns
set_input_delay 0.2 -max -clock clk $INPUTS
1
set_output_delay 0.2 -max -clock clk [all_outputs]
1
###### OPTIMIZATION #######
set_max_area 0 
1
###### RUN #####
compile_ultra
Information: Performing power optimization. (PWR-850)
Alib files are up-to-date.
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library  |         Version         | Available |
============================================================================
| Basic DW Building Blocks           | J-2014.09-DWBB_201409.5.2 |   *     |
| Licensed DW Building Blocks        | J-2014.09-DWBB_201409.5.2 |   *     |
============================================================================

Information: Sequential output inversion is enabled.  SVF file must be used for formal verification. (OPT-1208)

Information: There are 48 potential problems in your design. Please run 'check_design' for more information. (LINT-99)


Loaded alib file './alib-52/NangateOpenCellLibrary_typical.db.alib'
  Building model 'DW01_NAND2'
Information: Ungrouping hierarchy genLayer1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer2 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer3 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer1/ctrl before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer1/mem_f before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer1/genblk1[0].mem_y before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer1/genblk1[0].mac before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer1/genblk1[1].mem_y before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer1/genblk1[1].mac before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer2/ctrl before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer2/mem_f before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer2/genblk1[0].mem_x before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer2/genblk1[0].mem_y before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer2/genblk1[0].mac before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer2/genblk1[1].mem_x before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer2/genblk1[1].mem_y before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer2/genblk1[1].mac before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer2/genblk1[2].mem_x before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer2/genblk1[2].mem_y before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer2/genblk1[2].mac before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer3/ctrl before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer3/mem_f before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer3/genblk1[0].mem_x before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer3/genblk1[0].mem_y before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer3/genblk1[0].mac before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer3/genblk1[1].mem_x before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer3/genblk1[1].mem_y before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer3/genblk1[1].mac before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer3/genblk1[2].mem_x before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer3/genblk1[2].mem_y before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer3/genblk1[2].mac before Pass 1 (OPT-776)
Information: Ungrouping 31 of 34 hierarchies before Pass 1 (OPT-775)
Information: State dependent leakage is now switched from on to off.

  Beginning Pass 1 Mapping
  ------------------------
  Processing 'net_64_33_9_10_16_8'
Information: Added key list 'DesignWare' to design 'net_64_33_9_10_16_8'. (DDB-72)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer1/mem_f/z_reg[14]' is removed because it is merged to 'genLayer1/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer1/mem_f/z_reg[13]' is removed because it is merged to 'genLayer1/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer1/mem_f/z_reg[12]' is removed because it is merged to 'genLayer1/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer1/mem_f/z_reg[11]' is removed because it is merged to 'genLayer1/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer1/mem_f/z_reg[10]' is removed because it is merged to 'genLayer1/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer1/mem_f/z_reg[9]' is removed because it is merged to 'genLayer1/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer1/mem_f/z_reg[8]' is removed because it is merged to 'genLayer1/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer1/mem_f/z_reg[7]' is removed because it is merged to 'genLayer1/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer1/mem_f/z_reg[6]' is removed because it is merged to 'genLayer1/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer1/mem_f/z_reg[5]' is removed because it is merged to 'genLayer1/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer1/mem_f/z_reg[4]' is removed because it is merged to 'genLayer1/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer1/mem_f/z_reg[3]' is removed because it is merged to 'genLayer1/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer2/mem_f/z_reg[14]' is removed because it is merged to 'genLayer2/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer2/mem_f/z_reg[13]' is removed because it is merged to 'genLayer2/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer2/mem_f/z_reg[12]' is removed because it is merged to 'genLayer2/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer2/mem_f/z_reg[11]' is removed because it is merged to 'genLayer2/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer2/mem_f/z_reg[10]' is removed because it is merged to 'genLayer2/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer2/mem_f/z_reg[9]' is removed because it is merged to 'genLayer2/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer2/mem_f/z_reg[8]' is removed because it is merged to 'genLayer2/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer2/mem_f/z_reg[7]' is removed because it is merged to 'genLayer2/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer2/mem_f/z_reg[6]' is removed because it is merged to 'genLayer2/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer2/mem_f/z_reg[5]' is removed because it is merged to 'genLayer2/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer2/mem_f/z_reg[4]' is removed because it is merged to 'genLayer2/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer2/mem_f/z_reg[3]' is removed because it is merged to 'genLayer2/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer3/mem_f/z_reg[14]' is removed because it is merged to 'genLayer3/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer3/mem_f/z_reg[13]' is removed because it is merged to 'genLayer3/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer3/mem_f/z_reg[12]' is removed because it is merged to 'genLayer3/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer3/mem_f/z_reg[11]' is removed because it is merged to 'genLayer3/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer3/mem_f/z_reg[10]' is removed because it is merged to 'genLayer3/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer3/mem_f/z_reg[9]' is removed because it is merged to 'genLayer3/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer3/mem_f/z_reg[8]' is removed because it is merged to 'genLayer3/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer3/mem_f/z_reg[7]' is removed because it is merged to 'genLayer3/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer3/mem_f/z_reg[6]' is removed because it is merged to 'genLayer3/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer3/mem_f/z_reg[5]' is removed because it is merged to 'genLayer3/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer3/mem_f/z_reg[4]' is removed because it is merged to 'genLayer3/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer3/mem_f/z_reg[3]' is removed because it is merged to 'genLayer3/mem_f/z_reg[15]'. (OPT-1215)
 Implement Synthetic for 'net_64_33_9_10_16_8'.
  Processing 'memory_WIDTH16_SIZE64_0'
 Implement Synthetic for 'memory_WIDTH16_SIZE64_0'.

  Updating timing information
Information: Updating design information... (UID-85)
Information: The register 'genLayer1/y_next_reg[1]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[0].mem_y/mem_reg[15][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[0].mem_y/mem_reg[13][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[0].mem_y/mem_reg[11][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[0].mem_y/mem_reg[9][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[0].mem_y/mem_reg[14][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[0].mem_y/mem_reg[12][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[0].mem_y/mem_reg[10][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[0].mem_y/mem_reg[8][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[0].mem_y/mem_reg[7][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[0].mem_y/mem_reg[5][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[0].mem_y/mem_reg[3][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[0].mem_y/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[0].mem_y/mem_reg[6][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[0].mem_y/mem_reg[4][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[0].mem_y/mem_reg[2][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[0].mem_y/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[1].mem_y/mem_reg[15][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[1].mem_y/mem_reg[13][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[1].mem_y/mem_reg[11][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[1].mem_y/mem_reg[9][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[1].mem_y/mem_reg[14][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[1].mem_y/mem_reg[12][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[1].mem_y/mem_reg[10][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[1].mem_y/mem_reg[8][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[1].mem_y/mem_reg[7][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[1].mem_y/mem_reg[5][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[1].mem_y/mem_reg[3][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[1].mem_y/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[1].mem_y/mem_reg[6][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[1].mem_y/mem_reg[4][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[1].mem_y/mem_reg[2][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[1].mem_y/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_y/mem_reg[7][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_y/mem_reg[3][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_y/mem_reg[5][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_y/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_y/mem_reg[6][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_y/mem_reg[4][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_y/mem_reg[2][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_y/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_y/mem_reg[7][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_y/mem_reg[3][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_y/mem_reg[5][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_y/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_y/mem_reg[6][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_y/mem_reg[4][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_y/mem_reg[2][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_y/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_y/mem_reg[7][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_y/mem_reg[3][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_y/mem_reg[5][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_y/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_y/mem_reg[6][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_y/mem_reg[4][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_y/mem_reg[2][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_y/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_y/mem_reg[3][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_y/mem_reg[2][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_y/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_y/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_y/mem_reg[4][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_y/mem_reg[3][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_y/mem_reg[2][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_y/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_y/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_y/mem_reg[4][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_y/mem_reg[3][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_y/mem_reg[2][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_y/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_y/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_y/mem_reg[4][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_y/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_y/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_y/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_y/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_y/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_y/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[1].mem_y/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[0].mem_y/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer1/genblk1[1].mac/correct_mult_reg' is removed because it is merged to 'genLayer1/genblk1[0].mac/correct_mult_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer2/genblk1[1].mac/correct_mult_reg' is removed because it is merged to 'genLayer2/genblk1[0].mac/correct_mult_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer2/genblk1[2].mac/correct_mult_reg' is removed because it is merged to 'genLayer2/genblk1[0].mac/correct_mult_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer3/genblk1[1].mac/correct_mult_reg' is removed because it is merged to 'genLayer3/genblk1[2].mac/correct_mult_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer3/genblk1[0].mac/correct_mult_reg' is removed because it is merged to 'genLayer3/genblk1[2].mac/correct_mult_reg'. (OPT-1215)

  Beginning Mapping Optimizations  (Ultra High effort)
  -------------------------------
Information: The register 'genLayer1/y_mem_i_reg[4]' will be removed. (OPT-1207)
  Mapping Optimization (Phase 1)
  Mapping Optimization (Phase 2)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer1/genblk1[0].mac/enable_f_reg' is removed because it is merged to 'genLayer1/genblk1[1].mac/enable_f_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer2/genblk1[1].mac/enable_f_reg' is removed because it is merged to 'genLayer2/genblk1[2].mac/enable_f_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer2/genblk1[0].mac/enable_f_reg' is removed because it is merged to 'genLayer2/genblk1[2].mac/enable_f_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer3/genblk1[1].mac/enable_f_reg' is removed because it is merged to 'genLayer3/genblk1[2].mac/enable_f_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer3/genblk1[0].mac/enable_f_reg' is removed because it is merged to 'genLayer3/genblk1[2].mac/enable_f_reg'. (OPT-1215)
Information: The register 'genLayer1/y_point_reg[5]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/ctrl/addr_f_reg[6]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/ctrl/addr_f_reg[4]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[2][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[3][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[4][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[5][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[6][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[7][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[8][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[9][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[10][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[11][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[12][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[13][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[14][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[15][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[16][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[17][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[18][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[19][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[20][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[21][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[22][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[23][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[24][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[25][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[26][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[27][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[28][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[29][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[30][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[31][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[2][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[3][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[4][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[5][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[6][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[7][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[2][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[3][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[4][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[5][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[6][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[7][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[8][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[9][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[10][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[11][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[12][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[13][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[14][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[15][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[8][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[9][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[10][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[11][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[12][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[13][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[14][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[15][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[16][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[17][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[18][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[19][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[20][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[21][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[22][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[23][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[16][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[17][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[18][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[19][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[20][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[21][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[22][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[23][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[24][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[25][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[26][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[27][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[28][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[29][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[30][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[31][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[24][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[25][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[26][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[27][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[28][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[29][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[30][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[31][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/ctrl/addr_f_reg[4]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/mem_reg[2][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/mem_reg[4][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/mem_reg[6][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/mem_reg[3][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/mem_reg[5][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/mem_reg[7][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/mem_reg[8][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/mem_reg[9][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/mem_reg[10][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/mem_reg[11][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/mem_reg[12][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/mem_reg[13][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/mem_reg[14][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/mem_reg[15][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/mem_reg[16][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/mem_reg[18][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/mem_reg[20][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/mem_reg[22][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/mem_reg[17][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/mem_reg[19][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/mem_reg[21][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/mem_reg[23][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mac/a_in_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/mem_reg[8][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/mem_reg[10][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/mem_reg[12][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/mem_reg[14][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/mem_reg[9][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/mem_reg[11][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/mem_reg[13][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/mem_reg[15][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/mem_reg[16][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/mem_reg[18][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/mem_reg[20][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/mem_reg[22][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/mem_reg[17][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/mem_reg[19][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/mem_reg[21][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/mem_reg[23][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/mem_reg[2][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/mem_reg[4][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/mem_reg[6][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/mem_reg[3][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/mem_reg[5][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/mem_reg[7][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mac/a_in_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/mem_reg[2][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/mem_reg[4][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/mem_reg[6][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/mem_reg[3][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/mem_reg[5][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/mem_reg[7][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/mem_reg[8][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/mem_reg[10][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/mem_reg[12][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/mem_reg[14][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/mem_reg[9][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/mem_reg[11][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/mem_reg[13][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/mem_reg[15][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/mem_reg[16][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/mem_reg[18][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/mem_reg[20][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/mem_reg[22][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/mem_reg[17][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/mem_reg[19][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/mem_reg[21][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/mem_reg[23][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mac/a_in_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mac/a_in_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mac/a_in_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mac/a_in_reg[15]' is a constant and will be removed. (OPT-1206)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer1/genblk1[1].mac/valid_out_reg' is removed because it is merged to 'genLayer1/genblk1[0].mac/valid_out_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer2/genblk1[1].mac/valid_out_reg' is removed because it is merged to 'genLayer2/genblk1[0].mac/valid_out_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer2/genblk1[2].mac/valid_out_reg' is removed because it is merged to 'genLayer2/genblk1[0].mac/valid_out_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer3/genblk1[2].mac/valid_out_reg' is removed because it is merged to 'genLayer3/genblk1[1].mac/valid_out_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer3/genblk1[0].mac/valid_out_reg' is removed because it is merged to 'genLayer3/genblk1[1].mac/valid_out_reg'. (OPT-1215)

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:01:11   69927.7      0.99    1239.2    1839.0                           1560640.3750
    0:01:12   69918.9      0.88    1237.4    1788.8                           1560181.0000
    0:01:12   69918.9      0.88    1237.4    1788.8                           1560181.0000
    0:01:12   69910.7      0.88    1236.9    1788.8                           1559736.1250
  Re-synthesis Optimization (Phase 1)
  Re-synthesis Optimization (Phase 2)
  Global Optimization (Phase 1)
  Global Optimization (Phase 2)
  Global Optimization (Phase 3)
  Global Optimization (Phase 4)
  Global Optimization (Phase 5)
  Global Optimization (Phase 6)
  Global Optimization (Phase 7)
  Global Optimization (Phase 8)
  Global Optimization (Phase 9)
  Global Optimization (Phase 10)
  Global Optimization (Phase 11)
  Global Optimization (Phase 12)
  Global Optimization (Phase 13)
  Global Optimization (Phase 14)
  Global Optimization (Phase 15)
  Global Optimization (Phase 16)
  Global Optimization (Phase 17)
  Global Optimization (Phase 18)
  Global Optimization (Phase 19)
  Global Optimization (Phase 20)
  Global Optimization (Phase 21)
  Global Optimization (Phase 22)
  Global Optimization (Phase 23)
  Global Optimization (Phase 24)
  Global Optimization (Phase 25)
  Global Optimization (Phase 26)
  Global Optimization (Phase 27)
  Global Optimization (Phase 28)
  Global Optimization (Phase 29)
  Global Optimization (Phase 30)
  Global Optimization (Phase 31)
  Mapping 'net_64_33_9_10_16_8_DP_OP_2385J1_129_7517_1'
    0:01:33   62109.9      0.33     705.4      23.6                           1281720.2500



  Beginning Delay Optimization Phase
  ----------------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:01:33   62109.9      0.33     705.4      23.6                           1281720.2500
    0:01:34   62109.9      0.33     705.4      23.6                           1281720.2500
    0:01:35   61991.8      0.33     706.8      14.3                           1273936.2500
    0:01:35   61991.8      0.33     706.8      14.3                           1273936.2500
    0:01:39   62142.9      0.31     703.7      26.2                           1278898.2500
    0:01:39   62142.9      0.31     703.7      26.2                           1278898.2500
    0:01:39   62147.7      0.30     702.8      26.2                           1279252.6250
    0:01:39   62147.7      0.30     702.8      26.2                           1279252.6250
    0:01:42   62182.8      0.29     674.6      25.4                           1280430.7500
    0:01:42   62182.8      0.29     674.6      25.4                           1280430.7500
    0:01:45   62437.9      0.26     670.5      25.4                           1289206.2500
    0:01:45   62437.9      0.26     670.5      25.4                           1289206.2500
    0:01:45   62437.9      0.26     670.5      25.4                           1289206.2500

  Beginning Delay Optimization
  ----------------------------
    0:01:46   62432.9      0.25     669.2      25.4                           1289070.1250
    0:01:48   62561.3      0.23     596.9      25.4                           1293409.3750
    0:01:48   62561.3      0.23     596.9      25.4                           1293409.3750
    0:01:50   62572.2      0.23     581.1      25.4                           1293716.2500
    0:01:51   62579.2      0.23     581.1      25.4                           1294162.5000
    0:01:53   62671.2      0.22     579.6      25.4                           1297422.5000
    0:01:53   62671.2      0.22     579.6      25.4                           1297422.5000
    0:01:56   62692.5      0.22     579.5      25.4                           1298018.3750


  Beginning Design Rule Fixing  (max_capacitance)
  ----------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:01:57   62692.5      0.22     579.5      25.4                           1298018.3750
  Global Optimization (Phase 32)
  Global Optimization (Phase 33)
  Global Optimization (Phase 34)
    0:01:59   62713.2      0.21     573.4      51.2 genLayer2/genblk1[2].mac/mult_in_reg[8]/D 1298401.0000
    0:01:59   62722.0      0.20     569.6      51.2                           1298729.1250
    0:02:00   62734.8      0.20     569.6      51.2                           1299115.8750

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:02:00   62734.8      0.20     569.6      51.2                           1299115.8750
    0:02:01   62690.1      0.20     568.2      58.5                           1297526.6250


  Beginning Leakage Power Optimization  (max_leakage_power 0)
  ------------------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:02:12   62500.4      0.20     567.4      58.5                           1293267.8750
  Global Optimization (Phase 35)
  Global Optimization (Phase 36)
  Global Optimization (Phase 37)
  Global Optimization (Phase 38)
  Global Optimization (Phase 39)
  Global Optimization (Phase 40)
  Global Optimization (Phase 41)
  Global Optimization (Phase 42)
  Global Optimization (Phase 43)
  Global Optimization (Phase 44)
  Global Optimization (Phase 45)
  Global Optimization (Phase 46)
  Global Optimization (Phase 47)
  Global Optimization (Phase 48)
  Global Optimization (Phase 49)
  Global Optimization (Phase 50)
  Global Optimization (Phase 51)
  Global Optimization (Phase 52)
  Global Optimization (Phase 53)
  Global Optimization (Phase 54)
  Global Optimization (Phase 55)
  Global Optimization (Phase 56)
  Global Optimization (Phase 57)
  Global Optimization (Phase 58)
  Global Optimization (Phase 59)
  Global Optimization (Phase 60)
  Global Optimization (Phase 61)
  Global Optimization (Phase 62)
  Global Optimization (Phase 63)
  Global Optimization (Phase 64)
  Global Optimization (Phase 65)
  Global Optimization (Phase 66)
  Global Optimization (Phase 67)
  Global Optimization (Phase 68)
  Global Optimization (Phase 69)
  Global Optimization (Phase 70)
    0:02:30   62275.9      0.09     231.7       0.0                           1282916.7500
    0:02:32   62300.9      0.09     219.0       0.0                           1283708.5000
    0:02:32   62300.9      0.09     219.0       0.0                           1283708.5000
    0:02:33   62293.5      0.09     221.7       0.0                           1283274.0000
    0:02:33   62293.5      0.09     221.7       0.0                           1283274.0000
    0:02:34   62293.5      0.09     221.7       0.0                           1283274.0000
    0:02:34   62293.5      0.09     221.7       0.0                           1283274.0000
    0:02:34   62293.5      0.09     221.7       0.0                           1283274.0000
    0:02:34   62293.5      0.09     221.7       0.0                           1283274.0000
    0:02:34   62293.5      0.09     221.7       0.0                           1283274.0000
    0:02:34   62293.5      0.09     221.7       0.0                           1283274.0000
    0:02:39   62483.9      0.08     190.0       0.0                           1290456.7500
    0:02:39   62483.9      0.08     190.0       0.0                           1290456.7500
    0:02:39   62483.9      0.08     190.0       0.0                           1290456.7500
    0:02:39   62483.9      0.08     190.0       0.0                           1290456.7500
    0:02:39   62483.9      0.08     190.0       0.0                           1290456.7500
    0:02:39   62483.9      0.08     190.0       0.0                           1290456.7500
    0:02:39   62483.9      0.08     190.0       0.0                           1290456.7500
    0:02:39   62483.9      0.08     190.0       0.0                           1290456.7500
    0:02:39   62483.9      0.08     190.0       0.0                           1290456.7500
    0:02:39   62483.9      0.08     190.0       0.0                           1290456.7500
    0:02:40   62483.9      0.08     190.0       0.0                           1290456.7500

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:02:41   62483.9      0.08     190.0       0.0                           1290456.7500
    0:02:44   62009.1      0.09     219.0       0.0                           1271720.0000
    0:02:44   62008.6      0.08     218.9       0.0                           1271832.7500
    0:02:44   62008.6      0.08     218.9       0.0                           1271832.7500
    0:02:46   62032.5      0.08     211.4       0.0                           1273155.1250
    0:02:47   61988.1      0.08     199.6       0.0                           1271955.2500
    0:02:47   61982.3      0.08     196.9       0.0                           1271574.2500
    0:02:48   62011.5      0.08     194.1       0.0                           1272703.3750
    0:02:51   61981.2      0.08     191.2       0.0                           1271097.1250
Loading db file '/home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Warning: Design 'net_64_33_9_10_16_8' contains 1 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
     Net 'genLayer1/genblk1[0].mem_x/clk': 6528 load(s), 1 driver(s)
Information: State dependent leakage is now switched from off to on.
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
1
report_area
 
****************************************
Report : area
Design : net_64_33_9_10_16_8
Version: J-2014.09-SP5-2
Date   : Fri Dec  3 12:50:04 2021
****************************************

Information: Updating design information... (UID-85)
Warning: Design 'net_64_33_9_10_16_8' contains 1 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
Library(s) Used:

    NangateOpenCellLibrary (File: /home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db)

Number of ports:                           38
Number of nets:                         29040
Number of cells:                        23615
Number of combinational cells:          19165
Number of sequential cells:              4448
Number of macros/black boxes:               0
Number of buf/inv:                       1884
Number of references:                      60

Combinational area:              32419.814403
Buf/Inv area:                     2457.308011
Noncombinational area:           29561.376934
Macro/Black Box area:                0.000000
Net Interconnect area:      undefined  (Wire load has zero net area)

Total cell area:                 61981.191337
Total area:                 undefined
1
report_power
 
****************************************
Report : power
        -analysis_effort low
Design : net_64_33_9_10_16_8
Version: J-2014.09-SP5-2
Date   : Fri Dec  3 12:50:05 2021
****************************************


Library(s) Used:

    NangateOpenCellLibrary (File: /home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db)


Operating Conditions: typical   Library: NangateOpenCellLibrary
Wire Load Model Mode: top

Design        Wire Load Model            Library
------------------------------------------------
net_64_33_9_10_16_8    5K_hvratio_1_1    NangateOpenCellLibrary


Global Operating Voltage = 1.1  
Power-specific unit information :
    Voltage Units = 1V
    Capacitance Units = 1.000000ff
    Time Units = 1ns
    Dynamic Power Units = 1uW    (derived from V,C,T units)
    Leakage Power Units = 1nW


  Cell Internal Power  =  36.3261 mW   (99%)
  Net Switching Power  = 277.5154 uW    (1%)
                         ---------
Total Dynamic Power    =  36.6036 mW  (100%)

Cell Leakage Power     =   1.2893 mW


                 Internal         Switching           Leakage            Total
Power Group      Power            Power               Power              Power   (   %    )  Attrs
--------------------------------------------------------------------------------------------------
io_pad             0.0000            0.0000            0.0000            0.0000  (   0.00%)
memory             0.0000            0.0000            0.0000            0.0000  (   0.00%)
black_box          0.0000            0.0000            0.0000            0.0000  (   0.00%)
clock_network      0.0000            0.0000            0.0000            0.0000  (   0.00%)
register       3.6201e+04           33.6805        5.1359e+05        3.6747e+04  (  96.98%)
sequential         0.0000            0.0000            0.0000            0.0000  (   0.00%)
combinational    125.9788          243.8349        7.7568e+05        1.1455e+03  (   3.02%)
--------------------------------------------------------------------------------------------------
Total          3.6327e+04 uW       277.5154 uW     1.2893e+06 nW     3.7893e+04 uW
1
report_timing
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : net_64_33_9_10_16_8
Version: J-2014.09-SP5-2
Date   : Fri Dec  3 12:50:05 2021
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: typical   Library: NangateOpenCellLibrary
Wire Load Model Mode: top

  Startpoint: genLayer3/genblk1[1].mac/b_in_reg[7]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: genLayer3/genblk1[1].mac/mult_in_reg[5]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  net_64_33_9_10_16_8
                     5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  genLayer3/genblk1[1].mac/b_in_reg[7]/CK (DFF_X1)        0.00 #     0.00 r
  genLayer3/genblk1[1].mac/b_in_reg[7]/QN (DFF_X1)        0.08       0.08 r
  U15324/Z (BUF_X2)                                       0.07       0.15 r
  U16057/ZN (XNOR2_X1)                                    0.08       0.23 r
  U16058/ZN (OAI22_X1)                                    0.05       0.27 f
  U16059/CO (FA_X1)                                       0.11       0.38 f
  U16062/ZN (XNOR2_X1)                                    0.06       0.44 f
  U16069/ZN (XNOR2_X1)                                    0.06       0.50 f
  U16115/S (FA_X1)                                        0.16       0.66 r
  U16133/ZN (NAND2_X1)                                    0.03       0.69 f
  U15420/ZN (NAND2_X1)                                    0.03       0.72 r
  U16562/ZN (XNOR2_X1)                                    0.06       0.78 r
  U16567/ZN (AND2_X1)                                     0.05       0.83 r
  U16568/ZN (AOI21_X1)                                    0.02       0.85 f
  U16570/ZN (OAI21_X1)                                    0.04       0.89 r
  U16571/ZN (AOI21_X1)                                    0.03       0.92 f
  U16588/ZN (OAI21_X1)                                    0.04       0.96 r
  U16607/ZN (NAND2_X1)                                    0.03       0.99 f
  U16620/ZN (NAND2_X1)                                    0.03       1.02 r
  U14110/ZN (NAND2_X1)                                    0.03       1.05 f
  U14109/ZN (NAND3_X1)                                    0.04       1.09 r
  U27027/Z (BUF_X1)                                       0.06       1.14 r
  U27038/ZN (OAI21_X1)                                    0.03       1.18 f
  genLayer3/genblk1[1].mac/mult_in_reg[5]/D (DFF_X2)      0.01       1.19 f
  data arrival time                                                  1.19

  clock clk (rise edge)                                   1.15       1.15
  clock network delay (ideal)                             0.00       1.15
  genLayer3/genblk1[1].mac/mult_in_reg[5]/CK (DFF_X2)     0.00       1.15 r
  library setup time                                     -0.04       1.11
  data required time                                                 1.11
  --------------------------------------------------------------------------
  data required time                                                 1.11
  data arrival time                                                 -1.19
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.08


1
write -f verilog $TOP_MOD_NAME -output gates.v -hierarchy
Writing verilog file '/home/home5/aalgewaththa/ese507work/proj3/part3/hdl/gates.v'.
Warning: Verilog 'assign' or 'tran' statements are written out. (VO-4)
1
quit

Thank you...

                      Design Compiler Graphical
                            DC Ultra (TM)
                             DFTMAX (TM)
                         Power Compiler (TM)
                           DesignWare (R)
                           DC Expert (TM)
                         Design Vision (TM)
                          HDL Compiler (TM)
                         VHDL Compiler (TM)
                            DFT Compiler
                        Library Compiler (TM)
                         Design Compiler(R)

         Version J-2014.09-SP5-2 for RHEL64 -- Jul 11, 2015
               Copyright (c) 1988-2015 Synopsys, Inc.

This software and the associated documentation are confidential and 
proprietary to Synopsys, Inc. Your use or disclosure of this software 
is subject to the terms and conditions of a written license agreement 
between you, or your company, and Synopsys, Inc.

Initializing...
##############################################
# Setup: fill out the following parameters: name of clock signal, clock period (ns),
# reset signal name (if used), name of top-level module, name of source file
set CLK_NAME "clk";
clk
set CLK_PERIOD 1.2
1.2
set RST_NAME "reset";
reset
set TOP_MOD_NAME net_64_33_9_10_16_8
net_64_33_9_10_16_8
set SRC_FILE net_64_33_9_10_16_8.sv
net_64_33_9_10_16_8.sv
# If you have multiple source files, change the line above to list them all like this:
# set SRC_FILE net_64_33_9_10_16_8.sv
###############################################
source setupdc.tcl
NangateOpenCellLibrary_typical.db dw_foundation.sldb
file mkdir work_synth
# optimize FSMs
set fsm_auto_inferring "true"; 
true
set fsm_enable_state_minimization "true";
true
define_design_lib WORK -path work_synth
1
analyze $SRC_FILE -format sverilog
Running PRESTO HDLC
Searching for ./net_64_33_9_10_16_8.sv
Compiling source file ./net_64_33_9_10_16_8.sv
Presto compilation completed successfully.
Loading db file '/home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db'
Loading db file '/usr/local/synopsys/syn/libraries/syn/dw_foundation.sldb'
1
elaborate -work WORK $TOP_MOD_NAME
Loading db file '/usr/local/synopsys/syn/libraries/syn/gtech.db'
Loading db file '/usr/local/synopsys/syn/libraries/syn/standard.sldb'
  Loading link library 'NangateOpenCellLibrary'
  Loading link library 'gtech'
Running PRESTO HDLC
Presto compilation completed successfully.
Elaborated 1 design.
Current design is now 'net_64_33_9_10_16_8'.
Information: Building the design 'layer1_64_33_16_2'. (HDL-193)
Warning:  ./net_64_33_9_10_16_8.sv:138: signed to unsigned conversion occurs. (VER-318)
Warning:  ./net_64_33_9_10_16_8.sv:146: signed to unsigned conversion occurs. (VER-318)

Inferred memory devices in process
	in routine layer1_64_33_16_2 line 120 in file
		'./net_64_33_9_10_16_8.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     y_next_reg      | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
|    conv_done_reg    | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     y_point_reg     | Flip-flop |   6   |  Y  | N  | N  | N  | N  | N  | N  |
|     y_valid_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     y_mem_i_reg     | Flip-flop |   5   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'layer2_32_9_16_3'. (HDL-193)
Warning:  ./net_64_33_9_10_16_8.sv:337: signed to unsigned conversion occurs. (VER-318)
Warning:  ./net_64_33_9_10_16_8.sv:345: signed to unsigned conversion occurs. (VER-318)

Inferred memory devices in process
	in routine layer2_32_9_16_3 line 319 in file
		'./net_64_33_9_10_16_8.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     y_next_reg      | Flip-flop |   3   |  Y  | N  | N  | N  | N  | N  | N  |
|    conv_done_reg    | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     y_point_reg     | Flip-flop |   6   |  Y  | N  | N  | N  | N  | N  | N  |
|     y_valid_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     y_mem_i_reg     | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'layer3_24_10_16_3'. (HDL-193)
Warning:  ./net_64_33_9_10_16_8.sv:512: signed to unsigned conversion occurs. (VER-318)
Warning:  ./net_64_33_9_10_16_8.sv:520: signed to unsigned conversion occurs. (VER-318)

Inferred memory devices in process
	in routine layer3_24_10_16_3 line 494 in file
		'./net_64_33_9_10_16_8.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     y_next_reg      | Flip-flop |   3   |  Y  | N  | N  | N  | N  | N  | N  |
|    conv_done_reg    | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     y_point_reg     | Flip-flop |   5   |  Y  | N  | N  | N  | N  | N  | N  |
|     y_valid_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     y_mem_i_reg     | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'control' instantiated from design 'layer1_64_33_16_2' with
	the parameters "16,64,33,16". (HDL-193)
Warning:  ./net_64_33_9_10_16_8.sv:653: signed to unsigned conversion occurs. (VER-318)

Inferred memory devices in process
	in routine control_ADDR_WIDTH16_X_LEN_IN64_F_LEN_IN33_OFFSET16 line 600 in file
		'./net_64_33_9_10_16_8.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      idle_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|    clear_acc_reg    | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     en_acc_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     y_valid_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
| point_calc_done_reg | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
| next_clear_acc_reg  | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|    y_counter_reg    | Flip-flop |   6   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine control_ADDR_WIDTH16_X_LEN_IN64_F_LEN_IN33_OFFSET16 line 642 in file
		'./net_64_33_9_10_16_8.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     x_ready_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     wr_en_x_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|    x_counter_reg    | Flip-flop |   6   |  Y  | N  | N  | N  | N  | N  | N  |
|    x_loaded_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     addr_x_reg      | Flip-flop |   6   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine control_ADDR_WIDTH16_X_LEN_IN64_F_LEN_IN33_OFFSET16 line 680 in file
		'./net_64_33_9_10_16_8.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     addr_f_reg      | Flip-flop |   7   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'layer1_64_33_16_2_f_rom'. (HDL-193)
Warning:  ./net_64_33_9_10_16_8.sv:163: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_64_33_9_10_16_8.sv:166: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_64_33_9_10_16_8.sv:172: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_64_33_9_10_16_8.sv:173: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_64_33_9_10_16_8.sv:174: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_64_33_9_10_16_8.sv:176: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_64_33_9_10_16_8.sv:177: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_64_33_9_10_16_8.sv:179: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_64_33_9_10_16_8.sv:183: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_64_33_9_10_16_8.sv:186: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_64_33_9_10_16_8.sv:187: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_64_33_9_10_16_8.sv:189: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_64_33_9_10_16_8.sv:193: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_64_33_9_10_16_8.sv:195: unsigned to signed assignment occurs. (VER-318)

Statistics for case statements in always block at line 161 in file
	'./net_64_33_9_10_16_8.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           162            |     no/auto      |
===============================================

Inferred memory devices in process
	in routine layer1_64_33_16_2_f_rom line 161 in file
		'./net_64_33_9_10_16_8.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        z_reg        | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'memory' instantiated from design 'layer1_64_33_16_2' with
	the parameters "16,64". (HDL-193)

Inferred memory devices in process
	in routine memory_WIDTH16_SIZE64 line 562 in file
		'./net_64_33_9_10_16_8.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    data_out_reg     | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
====================================================================
|     block name/line       | Inputs | Outputs | # sel inputs | MB |
====================================================================
| memory_WIDTH16_SIZE64/563 |   64   |   16    |      6       | N  |
====================================================================
Presto compilation completed successfully.
Information: Building the design 'memory' instantiated from design 'layer1_64_33_16_2' with
	the parameters "16,16". (HDL-193)

Inferred memory devices in process
	in routine memory_WIDTH16_SIZE16 line 562 in file
		'./net_64_33_9_10_16_8.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    data_out_reg     | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
====================================================================
|     block name/line       | Inputs | Outputs | # sel inputs | MB |
====================================================================
| memory_WIDTH16_SIZE16/563 |   16   |   16    |      4       | N  |
====================================================================
Presto compilation completed successfully.
Information: Building the design 'mac' instantiated from design 'layer1_64_33_16_2' with
	the parameters "16,16". (HDL-193)

Inferred memory devices in process
	in routine mac_WIDTH16_OUT_WIDTH16 line 751 in file
		'./net_64_33_9_10_16_8.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     mult_in_reg     | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|    valid_out_reg    | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|        f_reg        | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|      a_in_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|      b_in_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|  correct_mult_reg   | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|    enable_f_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'control' instantiated from design 'layer2_32_9_16_3' with
	the parameters "16,32,9,8". (HDL-193)
Warning:  ./net_64_33_9_10_16_8.sv:653: signed to unsigned conversion occurs. (VER-318)

Inferred memory devices in process
	in routine control_ADDR_WIDTH16_X_LEN_IN32_F_LEN_IN9_OFFSET8 line 600 in file
		'./net_64_33_9_10_16_8.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      idle_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|    clear_acc_reg    | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     en_acc_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     y_valid_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
| point_calc_done_reg | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
| next_clear_acc_reg  | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|    y_counter_reg    | Flip-flop |   6   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine control_ADDR_WIDTH16_X_LEN_IN32_F_LEN_IN9_OFFSET8 line 642 in file
		'./net_64_33_9_10_16_8.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     x_ready_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     wr_en_x_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|    x_counter_reg    | Flip-flop |   5   |  Y  | N  | N  | N  | N  | N  | N  |
|    x_loaded_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     addr_x_reg      | Flip-flop |   5   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine control_ADDR_WIDTH16_X_LEN_IN32_F_LEN_IN9_OFFSET8 line 680 in file
		'./net_64_33_9_10_16_8.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     addr_f_reg      | Flip-flop |   5   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'layer2_32_9_16_3_f_rom'. (HDL-193)
Warning:  ./net_64_33_9_10_16_8.sv:363: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_64_33_9_10_16_8.sv:366: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_64_33_9_10_16_8.sv:368: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_64_33_9_10_16_8.sv:369: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_64_33_9_10_16_8.sv:370: unsigned to signed assignment occurs. (VER-318)

Statistics for case statements in always block at line 360 in file
	'./net_64_33_9_10_16_8.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           361            |     no/auto      |
===============================================

Inferred memory devices in process
	in routine layer2_32_9_16_3_f_rom line 360 in file
		'./net_64_33_9_10_16_8.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        z_reg        | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'memory' instantiated from design 'layer2_32_9_16_3' with
	the parameters "16,32". (HDL-193)

Inferred memory devices in process
	in routine memory_WIDTH16_SIZE32 line 562 in file
		'./net_64_33_9_10_16_8.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    data_out_reg     | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
====================================================================
|     block name/line       | Inputs | Outputs | # sel inputs | MB |
====================================================================
| memory_WIDTH16_SIZE32/563 |   32   |   16    |      5       | N  |
====================================================================
Presto compilation completed successfully.
Information: Building the design 'memory' instantiated from design 'layer2_32_9_16_3' with
	the parameters "16,8". (HDL-193)

Inferred memory devices in process
	in routine memory_WIDTH16_SIZE8 line 562 in file
		'./net_64_33_9_10_16_8.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    data_out_reg     | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
===================================================================
|     block name/line      | Inputs | Outputs | # sel inputs | MB |
===================================================================
| memory_WIDTH16_SIZE8/563 |   8    |   16    |      3       | N  |
===================================================================
Presto compilation completed successfully.
Information: Building the design 'control' instantiated from design 'layer3_24_10_16_3' with
	the parameters "16,24,10,5". (HDL-193)
Warning:  ./net_64_33_9_10_16_8.sv:653: signed to unsigned conversion occurs. (VER-318)

Inferred memory devices in process
	in routine control_ADDR_WIDTH16_X_LEN_IN24_F_LEN_IN10_OFFSET5 line 600 in file
		'./net_64_33_9_10_16_8.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      idle_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|    clear_acc_reg    | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     en_acc_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     y_valid_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
| point_calc_done_reg | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
| next_clear_acc_reg  | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|    y_counter_reg    | Flip-flop |   5   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine control_ADDR_WIDTH16_X_LEN_IN24_F_LEN_IN10_OFFSET5 line 642 in file
		'./net_64_33_9_10_16_8.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     x_ready_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     wr_en_x_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|    x_counter_reg    | Flip-flop |   5   |  Y  | N  | N  | N  | N  | N  | N  |
|    x_loaded_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     addr_x_reg      | Flip-flop |   5   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine control_ADDR_WIDTH16_X_LEN_IN24_F_LEN_IN10_OFFSET5 line 680 in file
		'./net_64_33_9_10_16_8.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     addr_f_reg      | Flip-flop |   5   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'layer3_24_10_16_3_f_rom'. (HDL-193)
Warning:  ./net_64_33_9_10_16_8.sv:538: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_64_33_9_10_16_8.sv:539: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_64_33_9_10_16_8.sv:541: unsigned to signed assignment occurs. (VER-318)

Statistics for case statements in always block at line 535 in file
	'./net_64_33_9_10_16_8.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           536            |     no/auto      |
===============================================

Inferred memory devices in process
	in routine layer3_24_10_16_3_f_rom line 535 in file
		'./net_64_33_9_10_16_8.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        z_reg        | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'memory' instantiated from design 'layer3_24_10_16_3' with
	the parameters "16,24". (HDL-193)

Inferred memory devices in process
	in routine memory_WIDTH16_SIZE24 line 562 in file
		'./net_64_33_9_10_16_8.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    data_out_reg     | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'memory' instantiated from design 'layer3_24_10_16_3' with
	the parameters "16,5". (HDL-193)

Inferred memory devices in process
	in routine memory_WIDTH16_SIZE5 line 562 in file
		'./net_64_33_9_10_16_8.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    data_out_reg     | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
1
###### CLOCKS AND PORTS #######
set CLK_PORT [get_ports $CLK_NAME]
{clk}
set TMP1 [remove_from_collection [all_inputs] $CLK_PORT]
{reset x_data[15] x_data[14] x_data[13] x_data[12] x_data[11] x_data[10] x_data[9] x_data[8] x_data[7] x_data[6] x_data[5] x_data[4] x_data[3] x_data[2] x_data[1] x_data[0] x_valid y_ready}
set INPUTS [remove_from_collection $TMP1 $RST_NAME]
{x_data[15] x_data[14] x_data[13] x_data[12] x_data[11] x_data[10] x_data[9] x_data[8] x_data[7] x_data[6] x_data[5] x_data[4] x_data[3] x_data[2] x_data[1] x_data[0] x_valid y_ready}
create_clock -period $CLK_PERIOD [get_ports clk]
1
# set delay for inputs to be 0.2ns
set_input_delay 0.2 -max -clock clk $INPUTS
1
set_output_delay 0.2 -max -clock clk [all_outputs]
1
###### OPTIMIZATION #######
set_max_area 0 
1
###### RUN #####
compile_ultra
Information: Performing power optimization. (PWR-850)
Alib files are up-to-date.
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library  |         Version         | Available |
============================================================================
| Basic DW Building Blocks           | J-2014.09-DWBB_201409.5.2 |   *     |
| Licensed DW Building Blocks        | J-2014.09-DWBB_201409.5.2 |   *     |
============================================================================

Information: Sequential output inversion is enabled.  SVF file must be used for formal verification. (OPT-1208)

Information: There are 48 potential problems in your design. Please run 'check_design' for more information. (LINT-99)


Loaded alib file './alib-52/NangateOpenCellLibrary_typical.db.alib'
  Building model 'DW01_NAND2'
Information: Ungrouping hierarchy genLayer1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer2 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer3 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer1/ctrl before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer1/mem_f before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer1/genblk1[0].mem_y before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer1/genblk1[0].mac before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer1/genblk1[1].mem_y before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer1/genblk1[1].mac before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer2/ctrl before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer2/mem_f before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer2/genblk1[0].mem_x before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer2/genblk1[0].mem_y before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer2/genblk1[0].mac before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer2/genblk1[1].mem_x before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer2/genblk1[1].mem_y before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer2/genblk1[1].mac before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer2/genblk1[2].mem_x before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer2/genblk1[2].mem_y before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer2/genblk1[2].mac before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer3/ctrl before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer3/mem_f before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer3/genblk1[0].mem_x before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer3/genblk1[0].mem_y before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer3/genblk1[0].mac before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer3/genblk1[1].mem_x before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer3/genblk1[1].mem_y before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer3/genblk1[1].mac before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer3/genblk1[2].mem_x before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer3/genblk1[2].mem_y before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer3/genblk1[2].mac before Pass 1 (OPT-776)
Information: Ungrouping 31 of 34 hierarchies before Pass 1 (OPT-775)
Information: State dependent leakage is now switched from on to off.

  Beginning Pass 1 Mapping
  ------------------------
  Processing 'net_64_33_9_10_16_8'
Information: Added key list 'DesignWare' to design 'net_64_33_9_10_16_8'. (DDB-72)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer1/mem_f/z_reg[14]' is removed because it is merged to 'genLayer1/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer1/mem_f/z_reg[13]' is removed because it is merged to 'genLayer1/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer1/mem_f/z_reg[12]' is removed because it is merged to 'genLayer1/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer1/mem_f/z_reg[11]' is removed because it is merged to 'genLayer1/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer1/mem_f/z_reg[10]' is removed because it is merged to 'genLayer1/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer1/mem_f/z_reg[9]' is removed because it is merged to 'genLayer1/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer1/mem_f/z_reg[8]' is removed because it is merged to 'genLayer1/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer1/mem_f/z_reg[7]' is removed because it is merged to 'genLayer1/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer1/mem_f/z_reg[6]' is removed because it is merged to 'genLayer1/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer1/mem_f/z_reg[5]' is removed because it is merged to 'genLayer1/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer1/mem_f/z_reg[4]' is removed because it is merged to 'genLayer1/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer1/mem_f/z_reg[3]' is removed because it is merged to 'genLayer1/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer2/mem_f/z_reg[14]' is removed because it is merged to 'genLayer2/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer2/mem_f/z_reg[13]' is removed because it is merged to 'genLayer2/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer2/mem_f/z_reg[12]' is removed because it is merged to 'genLayer2/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer2/mem_f/z_reg[11]' is removed because it is merged to 'genLayer2/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer2/mem_f/z_reg[10]' is removed because it is merged to 'genLayer2/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer2/mem_f/z_reg[9]' is removed because it is merged to 'genLayer2/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer2/mem_f/z_reg[8]' is removed because it is merged to 'genLayer2/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer2/mem_f/z_reg[7]' is removed because it is merged to 'genLayer2/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer2/mem_f/z_reg[6]' is removed because it is merged to 'genLayer2/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer2/mem_f/z_reg[5]' is removed because it is merged to 'genLayer2/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer2/mem_f/z_reg[4]' is removed because it is merged to 'genLayer2/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer2/mem_f/z_reg[3]' is removed because it is merged to 'genLayer2/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer3/mem_f/z_reg[14]' is removed because it is merged to 'genLayer3/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer3/mem_f/z_reg[13]' is removed because it is merged to 'genLayer3/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer3/mem_f/z_reg[12]' is removed because it is merged to 'genLayer3/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer3/mem_f/z_reg[11]' is removed because it is merged to 'genLayer3/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer3/mem_f/z_reg[10]' is removed because it is merged to 'genLayer3/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer3/mem_f/z_reg[9]' is removed because it is merged to 'genLayer3/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer3/mem_f/z_reg[8]' is removed because it is merged to 'genLayer3/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer3/mem_f/z_reg[7]' is removed because it is merged to 'genLayer3/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer3/mem_f/z_reg[6]' is removed because it is merged to 'genLayer3/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer3/mem_f/z_reg[5]' is removed because it is merged to 'genLayer3/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer3/mem_f/z_reg[4]' is removed because it is merged to 'genLayer3/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer3/mem_f/z_reg[3]' is removed because it is merged to 'genLayer3/mem_f/z_reg[15]'. (OPT-1215)
 Implement Synthetic for 'net_64_33_9_10_16_8'.
  Processing 'memory_WIDTH16_SIZE64_0'
 Implement Synthetic for 'memory_WIDTH16_SIZE64_0'.

  Updating timing information
Information: Updating design information... (UID-85)
Information: The register 'genLayer1/y_next_reg[1]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[0].mem_y/mem_reg[15][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[0].mem_y/mem_reg[13][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[0].mem_y/mem_reg[11][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[0].mem_y/mem_reg[9][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[0].mem_y/mem_reg[14][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[0].mem_y/mem_reg[12][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[0].mem_y/mem_reg[10][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[0].mem_y/mem_reg[8][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[0].mem_y/mem_reg[7][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[0].mem_y/mem_reg[5][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[0].mem_y/mem_reg[3][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[0].mem_y/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[0].mem_y/mem_reg[6][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[0].mem_y/mem_reg[4][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[0].mem_y/mem_reg[2][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[0].mem_y/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[1].mem_y/mem_reg[15][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[1].mem_y/mem_reg[13][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[1].mem_y/mem_reg[11][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[1].mem_y/mem_reg[9][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[1].mem_y/mem_reg[14][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[1].mem_y/mem_reg[12][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[1].mem_y/mem_reg[10][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[1].mem_y/mem_reg[8][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[1].mem_y/mem_reg[7][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[1].mem_y/mem_reg[5][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[1].mem_y/mem_reg[3][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[1].mem_y/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[1].mem_y/mem_reg[6][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[1].mem_y/mem_reg[4][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[1].mem_y/mem_reg[2][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[1].mem_y/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_y/mem_reg[7][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_y/mem_reg[3][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_y/mem_reg[5][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_y/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_y/mem_reg[6][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_y/mem_reg[4][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_y/mem_reg[2][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_y/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_y/mem_reg[7][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_y/mem_reg[3][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_y/mem_reg[5][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_y/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_y/mem_reg[6][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_y/mem_reg[4][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_y/mem_reg[2][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_y/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_y/mem_reg[7][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_y/mem_reg[3][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_y/mem_reg[5][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_y/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_y/mem_reg[6][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_y/mem_reg[4][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_y/mem_reg[2][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_y/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_y/mem_reg[3][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_y/mem_reg[2][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_y/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_y/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_y/mem_reg[4][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_y/mem_reg[3][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_y/mem_reg[2][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_y/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_y/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_y/mem_reg[4][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_y/mem_reg[3][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_y/mem_reg[2][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_y/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_y/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_y/mem_reg[4][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_y/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_y/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_y/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_y/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_y/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_y/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[1].mem_y/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[0].mem_y/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer1/genblk1[1].mac/correct_mult_reg' is removed because it is merged to 'genLayer1/genblk1[0].mac/correct_mult_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer2/genblk1[1].mac/correct_mult_reg' is removed because it is merged to 'genLayer2/genblk1[0].mac/correct_mult_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer2/genblk1[2].mac/correct_mult_reg' is removed because it is merged to 'genLayer2/genblk1[0].mac/correct_mult_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer3/genblk1[1].mac/correct_mult_reg' is removed because it is merged to 'genLayer3/genblk1[2].mac/correct_mult_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer3/genblk1[0].mac/correct_mult_reg' is removed because it is merged to 'genLayer3/genblk1[2].mac/correct_mult_reg'. (OPT-1215)

  Beginning Mapping Optimizations  (Ultra High effort)
  -------------------------------
Information: The register 'genLayer1/y_mem_i_reg[4]' will be removed. (OPT-1207)
  Mapping Optimization (Phase 1)
  Mapping Optimization (Phase 2)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer1/genblk1[0].mac/enable_f_reg' is removed because it is merged to 'genLayer1/genblk1[1].mac/enable_f_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer2/genblk1[1].mac/enable_f_reg' is removed because it is merged to 'genLayer2/genblk1[2].mac/enable_f_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer2/genblk1[0].mac/enable_f_reg' is removed because it is merged to 'genLayer2/genblk1[2].mac/enable_f_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer3/genblk1[2].mac/enable_f_reg' is removed because it is merged to 'genLayer3/genblk1[0].mac/enable_f_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer3/genblk1[1].mac/enable_f_reg' is removed because it is merged to 'genLayer3/genblk1[0].mac/enable_f_reg'. (OPT-1215)
Information: The register 'genLayer1/y_point_reg[5]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/ctrl/addr_f_reg[6]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/ctrl/addr_f_reg[4]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[2][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[3][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[4][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[5][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[6][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[7][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[8][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[9][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[10][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[11][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[12][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[13][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[14][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[15][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[16][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[17][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[18][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[19][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[20][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[21][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[22][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[23][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[24][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[25][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[26][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[27][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[28][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[29][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[30][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[31][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[2][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[3][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[4][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[5][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[6][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[7][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[2][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[3][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[4][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[5][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[6][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[7][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[8][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[9][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[10][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[11][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[12][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[13][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[14][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[15][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[8][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[9][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[10][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[11][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[12][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[13][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[14][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[15][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[16][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[17][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[18][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[19][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[20][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[21][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[22][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[23][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[16][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[17][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[18][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[19][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[20][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[21][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[22][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[23][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[24][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[25][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[26][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[27][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[28][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[29][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[30][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[31][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[24][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[25][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[26][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[27][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[28][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[29][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[30][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[31][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/ctrl/addr_f_reg[4]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/mem_reg[2][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/mem_reg[4][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/mem_reg[6][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/mem_reg[3][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/mem_reg[5][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/mem_reg[7][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/mem_reg[8][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/mem_reg[9][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/mem_reg[10][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/mem_reg[11][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/mem_reg[12][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/mem_reg[13][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/mem_reg[14][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/mem_reg[15][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/mem_reg[16][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/mem_reg[18][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/mem_reg[20][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/mem_reg[22][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/mem_reg[17][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/mem_reg[19][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/mem_reg[21][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/mem_reg[23][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mac/a_in_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/mem_reg[8][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/mem_reg[10][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/mem_reg[12][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/mem_reg[14][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/mem_reg[9][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/mem_reg[11][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/mem_reg[13][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/mem_reg[15][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/mem_reg[16][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/mem_reg[18][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/mem_reg[20][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/mem_reg[22][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/mem_reg[17][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/mem_reg[19][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/mem_reg[21][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/mem_reg[23][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/mem_reg[2][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/mem_reg[4][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/mem_reg[6][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/mem_reg[3][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/mem_reg[5][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/mem_reg[7][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mac/a_in_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/mem_reg[2][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/mem_reg[4][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/mem_reg[6][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/mem_reg[3][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/mem_reg[5][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/mem_reg[7][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/mem_reg[8][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/mem_reg[10][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/mem_reg[12][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/mem_reg[14][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/mem_reg[9][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/mem_reg[11][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/mem_reg[13][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/mem_reg[15][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/mem_reg[16][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/mem_reg[18][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/mem_reg[20][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/mem_reg[22][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/mem_reg[17][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/mem_reg[19][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/mem_reg[21][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/mem_reg[23][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mac/a_in_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mac/a_in_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mac/a_in_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mac/a_in_reg[15]' is a constant and will be removed. (OPT-1206)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer2/genblk1[1].mac/valid_out_reg' is removed because it is merged to 'genLayer2/genblk1[0].mac/valid_out_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer2/genblk1[2].mac/valid_out_reg' is removed because it is merged to 'genLayer2/genblk1[0].mac/valid_out_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer3/genblk1[2].mac/valid_out_reg' is removed because it is merged to 'genLayer3/genblk1[1].mac/valid_out_reg'. (OPT-1215)

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:01:09   69392.2      0.91    1069.9    1920.0                           1541802.5000
    0:01:09   69383.4      0.85    1068.9    1869.8                           1541343.2500
    0:01:09   69383.4      0.85    1068.9    1869.8                           1541343.2500
    0:01:09   69375.2      0.85    1068.3    1869.8                           1540898.2500
  Re-synthesis Optimization (Phase 1)
  Re-synthesis Optimization (Phase 2)
  Global Optimization (Phase 1)
  Global Optimization (Phase 2)
  Global Optimization (Phase 3)
  Global Optimization (Phase 4)
  Global Optimization (Phase 5)
  Global Optimization (Phase 6)
  Global Optimization (Phase 7)
  Global Optimization (Phase 8)
  Global Optimization (Phase 9)
  Global Optimization (Phase 10)
  Global Optimization (Phase 11)
  Global Optimization (Phase 12)
  Global Optimization (Phase 13)
  Global Optimization (Phase 14)
  Global Optimization (Phase 15)
  Global Optimization (Phase 16)
  Global Optimization (Phase 17)
  Global Optimization (Phase 18)
  Global Optimization (Phase 19)
  Global Optimization (Phase 20)
  Global Optimization (Phase 21)
  Global Optimization (Phase 22)
  Global Optimization (Phase 23)
  Global Optimization (Phase 24)
  Global Optimization (Phase 25)
  Global Optimization (Phase 26)
  Global Optimization (Phase 27)
  Global Optimization (Phase 28)
  Global Optimization (Phase 29)
  Global Optimization (Phase 30)
  Global Optimization (Phase 31)
  Mapping 'net_64_33_9_10_16_8_DP_OP_2389J1_133_7517_1'
    0:01:33   62145.0      0.32     544.1      24.3                           1281405.3750



  Beginning Delay Optimization Phase
  ----------------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:01:33   62145.0      0.32     544.1      24.3                           1281405.3750
    0:01:33   62145.0      0.32     544.1      24.3                           1281405.3750
    0:01:35   62036.0      0.32     545.8      15.0                           1274383.2500
    0:01:35   62036.0      0.32     545.8      15.0                           1274383.2500
    0:01:40   62356.0      0.27     540.6      15.2                           1284479.1250
    0:01:40   62356.0      0.27     540.6      15.2                           1284479.1250
    0:01:40   62356.5      0.27     540.5      15.2                           1284526.5000
    0:01:40   62356.5      0.27     540.5      15.2                           1284526.5000
    0:01:41   62362.6      0.27     540.4      15.2                           1284683.7500
    0:01:41   62362.6      0.27     540.4      15.2                           1284683.7500
    0:01:43   62545.1      0.24     536.4      15.3                           1290664.2500
    0:01:43   62545.1      0.24     536.4      15.3                           1290664.2500
    0:01:47   62645.4      0.24     508.1      15.3                           1294090.7500

  Beginning Delay Optimization
  ----------------------------
    0:01:47   62644.9      0.23     508.1      15.3                           1294076.3750
    0:01:50   62791.7      0.22     477.1      15.3                           1299007.0000
    0:01:50   62791.7      0.22     477.1      15.3                           1299007.0000
    0:01:57   62935.1      0.21     476.1      15.2                           1303598.0000
    0:01:57   62935.6      0.21     476.1      15.2                           1303634.0000
    0:01:58   62982.7      0.20     475.0      15.2                           1305242.1250
    0:01:58   62982.7      0.20     475.0      15.2                           1305242.1250
    0:01:59   62983.5      0.20     475.0      15.2                           1305257.7500


  Beginning Design Rule Fixing  (max_capacitance)
  ----------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:01:59   62983.5      0.20     475.0      15.2                           1305257.7500
  Global Optimization (Phase 32)
  Global Optimization (Phase 33)
  Global Optimization (Phase 34)
    0:02:01   62963.0      0.18     447.2      51.2 genLayer3/genblk1[1].mem_x/mem_reg[8][6]/D 1304612.0000
    0:02:02   62938.3      0.18     434.1      51.2                           1303511.8750
    0:02:11   63052.4      0.17     419.9      51.2                           1307162.5000

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:02:11   63052.4      0.17     419.9      51.2                           1307162.5000
    0:02:12   63043.6      0.17     420.1      58.5                           1306793.6250


  Beginning Leakage Power Optimization  (max_leakage_power 0)
  ------------------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:02:22   62845.4      0.17     418.2      58.5                           1302339.7500
  Global Optimization (Phase 35)
  Global Optimization (Phase 36)
  Global Optimization (Phase 37)
  Global Optimization (Phase 38)
  Global Optimization (Phase 39)
  Global Optimization (Phase 40)
  Global Optimization (Phase 41)
  Global Optimization (Phase 42)
  Global Optimization (Phase 43)
  Global Optimization (Phase 44)
  Global Optimization (Phase 45)
  Global Optimization (Phase 46)
  Global Optimization (Phase 47)
  Global Optimization (Phase 48)
  Global Optimization (Phase 49)
  Global Optimization (Phase 50)
  Global Optimization (Phase 51)
  Global Optimization (Phase 52)
  Global Optimization (Phase 53)
  Global Optimization (Phase 54)
  Global Optimization (Phase 55)
  Global Optimization (Phase 56)
  Global Optimization (Phase 57)
  Global Optimization (Phase 58)
    0:02:33   62253.8      0.07     147.7       0.0 genLayer1/genblk1[0].mac/mult_in_reg[14]/D 1279647.8750
    0:02:33   62258.6      0.07     146.5       0.0                           1279849.3750
    0:02:37   62319.5      0.06     118.0       0.0                           1281727.1250
    0:02:37   62319.5      0.06     118.0       0.0                           1281727.1250
    0:02:38   62294.5      0.06     117.7       0.0                           1280068.3750
    0:02:38   62294.5      0.06     117.7       0.0                           1280068.3750
    0:02:39   62294.5      0.06     117.7       0.0                           1280068.3750
    0:02:39   62294.5      0.06     117.7       0.0                           1280068.3750
    0:02:39   62294.5      0.06     117.7       0.0                           1280068.3750
    0:02:39   62294.5      0.06     117.7       0.0                           1280068.3750
    0:02:40   62294.5      0.06     117.7       0.0                           1280068.3750
    0:02:40   62294.5      0.06     117.7       0.0                           1280068.3750
    0:02:43   62444.8      0.06      77.5       0.0                           1285131.6250
    0:02:43   62444.8      0.06      77.5       0.0                           1285131.6250
    0:02:44   62444.8      0.06      77.5       0.0                           1285131.6250
    0:02:44   62444.8      0.06      77.5       0.0                           1285131.6250
    0:02:46   62444.8      0.06      77.5       0.0                           1285131.6250
    0:02:46   62444.8      0.06      77.5       0.0                           1285131.6250
    0:02:46   62444.8      0.06      77.5       0.0                           1285131.6250
    0:02:46   62444.8      0.06      77.5       0.0                           1285131.6250
    0:02:48   62444.8      0.06      77.5       0.0                           1285131.6250
    0:02:48   62444.8      0.06      77.5       0.0                           1285131.6250
    0:02:49   62444.8      0.06      77.5       0.0                           1285131.6250

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:02:50   62444.8      0.06      77.5       0.0                           1285131.6250
    0:02:53   62013.1      0.06     132.9       0.0                           1268803.5000
    0:02:53   62041.3      0.06     131.4       0.0                           1269956.1250
    0:02:53   62041.3      0.06     131.4       0.0                           1269956.1250
    0:02:55   62066.0      0.06     115.5       0.0                           1271255.1250
    0:02:56   62012.8      0.06     109.0       0.0                           1269743.5000
    0:02:56   62003.5      0.06     108.9       0.0                           1269260.5000
    0:02:59   62248.0      0.05      87.0       0.1                           1277620.8750
    0:02:59   62248.0      0.05      87.0       0.1                           1277620.8750
    0:02:59   62248.0      0.05      87.0       0.1                           1277620.8750
    0:02:59   62248.0      0.05      87.0       0.1                           1277620.8750
    0:02:59   62248.0      0.05      87.0       0.1                           1277620.8750
    0:02:59   62248.0      0.05      87.0       0.1                           1277620.8750
    0:02:59   62248.0      0.05      87.0       0.1                           1277620.8750
    0:03:04   62119.0      0.05      76.7       4.3                           1272401.5000
Loading db file '/home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Warning: Design 'net_64_33_9_10_16_8' contains 1 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
     Net 'genLayer1/genblk1[0].mem_x/clk': 6530 load(s), 1 driver(s)
Information: State dependent leakage is now switched from off to on.
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
1
report_area
 
****************************************
Report : area
Design : net_64_33_9_10_16_8
Version: J-2014.09-SP5-2
Date   : Fri Dec  3 12:53:17 2021
****************************************

Information: Updating design information... (UID-85)
Warning: Design 'net_64_33_9_10_16_8' contains 1 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
Library(s) Used:

    NangateOpenCellLibrary (File: /home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db)

Number of ports:                           38
Number of nets:                         29343
Number of cells:                        23894
Number of combinational cells:          19442
Number of sequential cells:              4450
Number of macros/black boxes:               0
Number of buf/inv:                       1892
Number of references:                      60

Combinational area:              32563.986396
Buf/Inv area:                     2442.944013
Noncombinational area:           29554.992932
Macro/Black Box area:                0.000000
Net Interconnect area:      undefined  (Wire load has zero net area)

Total cell area:                 62118.979328
Total area:                 undefined
1
report_power
 
****************************************
Report : power
        -analysis_effort low
Design : net_64_33_9_10_16_8
Version: J-2014.09-SP5-2
Date   : Fri Dec  3 12:53:18 2021
****************************************


Library(s) Used:

    NangateOpenCellLibrary (File: /home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db)


Operating Conditions: typical   Library: NangateOpenCellLibrary
Wire Load Model Mode: top

Design        Wire Load Model            Library
------------------------------------------------
net_64_33_9_10_16_8    5K_hvratio_1_1    NangateOpenCellLibrary


Global Operating Voltage = 1.1  
Power-specific unit information :
    Voltage Units = 1V
    Capacitance Units = 1.000000ff
    Time Units = 1ns
    Dynamic Power Units = 1uW    (derived from V,C,T units)
    Leakage Power Units = 1nW


  Cell Internal Power  =  35.1460 mW   (99%)
  Net Switching Power  = 248.6976 uW    (1%)
                         ---------
Total Dynamic Power    =  35.3947 mW  (100%)

Cell Leakage Power     =   1.2944 mW


                 Internal         Switching           Leakage            Total
Power Group      Power            Power               Power              Power   (   %    )  Attrs
--------------------------------------------------------------------------------------------------
io_pad             0.0000            0.0000            0.0000            0.0000  (   0.00%)
memory             0.0000            0.0000            0.0000            0.0000  (   0.00%)
black_box          0.0000            0.0000            0.0000            0.0000  (   0.00%)
clock_network      0.0000            0.0000            0.0000            0.0000  (   0.00%)
register       3.5033e+04           29.2457        5.1297e+05        3.5576e+04  (  96.96%)
sequential         0.0000            0.0000            0.0000            0.0000  (   0.00%)
combinational    113.1111          219.4498        7.8146e+05        1.1140e+03  (   3.04%)
--------------------------------------------------------------------------------------------------
Total          3.5146e+04 uW       248.6955 uW     1.2944e+06 nW     3.6690e+04 uW
1
report_timing
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : net_64_33_9_10_16_8
Version: J-2014.09-SP5-2
Date   : Fri Dec  3 12:53:18 2021
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: typical   Library: NangateOpenCellLibrary
Wire Load Model Mode: top

  Startpoint: genLayer2/genblk1[2].mac/b_in_reg[7]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: genLayer2/genblk1[2].mac/mult_in_reg[0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  net_64_33_9_10_16_8
                     5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  genLayer2/genblk1[2].mac/b_in_reg[7]/CK (DFF_X2)        0.00 #     0.00 r
  genLayer2/genblk1[2].mac/b_in_reg[7]/Q (DFF_X2)         0.16       0.16 r
  U14536/ZN (XNOR2_X1)                                    0.08       0.24 r
  U15337/ZN (NAND2_X1)                                    0.03       0.28 f
  U15334/Z (BUF_X1)                                       0.05       0.32 f
  U21989/ZN (OAI22_X1)                                    0.06       0.39 r
  U22038/S (FA_X1)                                        0.14       0.53 f
  U22047/ZN (XNOR2_X1)                                    0.06       0.59 f
  U22048/ZN (XNOR2_X1)                                    0.06       0.65 f
  U22061/S (FA_X1)                                        0.14       0.78 r
  U22469/ZN (XNOR2_X1)                                    0.07       0.85 r
  U22509/ZN (INV_X1)                                      0.02       0.88 f
  U22511/ZN (OAI21_X1)                                    0.04       0.92 r
  U22512/ZN (NAND2_X1)                                    0.03       0.95 f
  U22523/ZN (NAND2_X1)                                    0.03       0.97 r
  U22525/ZN (NAND2_X1)                                    0.02       1.00 f
  U22526/ZN (OAI21_X1)                                    0.03       1.03 r
  U22527/ZN (NAND2_X1)                                    0.03       1.06 f
  U27046/ZN (NAND2_X1)                                    0.04       1.11 r
  U27047/ZN (NAND2_X2)                                    0.05       1.16 f
  U27048/ZN (OAI21_X1)                                    0.05       1.21 r
  genLayer2/genblk1[2].mac/mult_in_reg[0]/D (DFF_X1)      0.01       1.22 r
  data arrival time                                                  1.22

  clock clk (rise edge)                                   1.20       1.20
  clock network delay (ideal)                             0.00       1.20
  genLayer2/genblk1[2].mac/mult_in_reg[0]/CK (DFF_X1)     0.00       1.20 r
  library setup time                                     -0.03       1.17
  data required time                                                 1.17
  --------------------------------------------------------------------------
  data required time                                                 1.17
  data arrival time                                                 -1.22
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.05


1
write -f verilog $TOP_MOD_NAME -output gates.v -hierarchy
Writing verilog file '/home/home5/aalgewaththa/ese507work/proj3/part3/hdl/gates.v'.
Warning: Verilog 'assign' or 'tran' statements are written out. (VO-4)
1
quit

Thank you...

                      Design Compiler Graphical
                            DC Ultra (TM)
                             DFTMAX (TM)
                         Power Compiler (TM)
                           DesignWare (R)
                           DC Expert (TM)
                         Design Vision (TM)
                          HDL Compiler (TM)
                         VHDL Compiler (TM)
                            DFT Compiler
                        Library Compiler (TM)
                         Design Compiler(R)

         Version J-2014.09-SP5-2 for RHEL64 -- Jul 11, 2015
               Copyright (c) 1988-2015 Synopsys, Inc.

This software and the associated documentation are confidential and 
proprietary to Synopsys, Inc. Your use or disclosure of this software 
is subject to the terms and conditions of a written license agreement 
between you, or your company, and Synopsys, Inc.

Initializing...
##############################################
# Setup: fill out the following parameters: name of clock signal, clock period (ns),
# reset signal name (if used), name of top-level module, name of source file
set CLK_NAME "clk";
clk
set CLK_PERIOD 1.25
1.25
set RST_NAME "reset";
reset
set TOP_MOD_NAME net_64_33_9_10_16_8
net_64_33_9_10_16_8
set SRC_FILE net_64_33_9_10_16_8.sv
net_64_33_9_10_16_8.sv
# If you have multiple source files, change the line above to list them all like this:
# set SRC_FILE net_64_33_9_10_16_8.sv
###############################################
source setupdc.tcl
NangateOpenCellLibrary_typical.db dw_foundation.sldb
file mkdir work_synth
# optimize FSMs
set fsm_auto_inferring "true"; 
true
set fsm_enable_state_minimization "true";
true
define_design_lib WORK -path work_synth
1
analyze $SRC_FILE -format sverilog
Running PRESTO HDLC
Searching for ./net_64_33_9_10_16_8.sv
Compiling source file ./net_64_33_9_10_16_8.sv
Presto compilation completed successfully.
Loading db file '/home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db'
Loading db file '/usr/local/synopsys/syn/libraries/syn/dw_foundation.sldb'
1
elaborate -work WORK $TOP_MOD_NAME
Loading db file '/usr/local/synopsys/syn/libraries/syn/gtech.db'
Loading db file '/usr/local/synopsys/syn/libraries/syn/standard.sldb'
  Loading link library 'NangateOpenCellLibrary'
  Loading link library 'gtech'
Running PRESTO HDLC
Presto compilation completed successfully.
Elaborated 1 design.
Current design is now 'net_64_33_9_10_16_8'.
Information: Building the design 'layer1_64_33_16_2'. (HDL-193)
Warning:  ./net_64_33_9_10_16_8.sv:138: signed to unsigned conversion occurs. (VER-318)
Warning:  ./net_64_33_9_10_16_8.sv:146: signed to unsigned conversion occurs. (VER-318)

Inferred memory devices in process
	in routine layer1_64_33_16_2 line 120 in file
		'./net_64_33_9_10_16_8.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     y_next_reg      | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
|    conv_done_reg    | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     y_point_reg     | Flip-flop |   6   |  Y  | N  | N  | N  | N  | N  | N  |
|     y_valid_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     y_mem_i_reg     | Flip-flop |   5   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'layer2_32_9_16_3'. (HDL-193)
Warning:  ./net_64_33_9_10_16_8.sv:337: signed to unsigned conversion occurs. (VER-318)
Warning:  ./net_64_33_9_10_16_8.sv:345: signed to unsigned conversion occurs. (VER-318)

Inferred memory devices in process
	in routine layer2_32_9_16_3 line 319 in file
		'./net_64_33_9_10_16_8.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     y_next_reg      | Flip-flop |   3   |  Y  | N  | N  | N  | N  | N  | N  |
|    conv_done_reg    | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     y_point_reg     | Flip-flop |   6   |  Y  | N  | N  | N  | N  | N  | N  |
|     y_valid_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     y_mem_i_reg     | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'layer3_24_10_16_3'. (HDL-193)
Warning:  ./net_64_33_9_10_16_8.sv:512: signed to unsigned conversion occurs. (VER-318)
Warning:  ./net_64_33_9_10_16_8.sv:520: signed to unsigned conversion occurs. (VER-318)

Inferred memory devices in process
	in routine layer3_24_10_16_3 line 494 in file
		'./net_64_33_9_10_16_8.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     y_next_reg      | Flip-flop |   3   |  Y  | N  | N  | N  | N  | N  | N  |
|    conv_done_reg    | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     y_point_reg     | Flip-flop |   5   |  Y  | N  | N  | N  | N  | N  | N  |
|     y_valid_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     y_mem_i_reg     | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'control' instantiated from design 'layer1_64_33_16_2' with
	the parameters "16,64,33,16". (HDL-193)
Warning:  ./net_64_33_9_10_16_8.sv:653: signed to unsigned conversion occurs. (VER-318)

Inferred memory devices in process
	in routine control_ADDR_WIDTH16_X_LEN_IN64_F_LEN_IN33_OFFSET16 line 600 in file
		'./net_64_33_9_10_16_8.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      idle_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|    clear_acc_reg    | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     en_acc_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     y_valid_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
| point_calc_done_reg | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
| next_clear_acc_reg  | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|    y_counter_reg    | Flip-flop |   6   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine control_ADDR_WIDTH16_X_LEN_IN64_F_LEN_IN33_OFFSET16 line 642 in file
		'./net_64_33_9_10_16_8.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     x_ready_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     wr_en_x_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|    x_counter_reg    | Flip-flop |   6   |  Y  | N  | N  | N  | N  | N  | N  |
|    x_loaded_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     addr_x_reg      | Flip-flop |   6   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine control_ADDR_WIDTH16_X_LEN_IN64_F_LEN_IN33_OFFSET16 line 680 in file
		'./net_64_33_9_10_16_8.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     addr_f_reg      | Flip-flop |   7   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'layer1_64_33_16_2_f_rom'. (HDL-193)
Warning:  ./net_64_33_9_10_16_8.sv:163: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_64_33_9_10_16_8.sv:166: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_64_33_9_10_16_8.sv:172: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_64_33_9_10_16_8.sv:173: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_64_33_9_10_16_8.sv:174: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_64_33_9_10_16_8.sv:176: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_64_33_9_10_16_8.sv:177: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_64_33_9_10_16_8.sv:179: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_64_33_9_10_16_8.sv:183: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_64_33_9_10_16_8.sv:186: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_64_33_9_10_16_8.sv:187: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_64_33_9_10_16_8.sv:189: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_64_33_9_10_16_8.sv:193: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_64_33_9_10_16_8.sv:195: unsigned to signed assignment occurs. (VER-318)

Statistics for case statements in always block at line 161 in file
	'./net_64_33_9_10_16_8.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           162            |     no/auto      |
===============================================

Inferred memory devices in process
	in routine layer1_64_33_16_2_f_rom line 161 in file
		'./net_64_33_9_10_16_8.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        z_reg        | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'memory' instantiated from design 'layer1_64_33_16_2' with
	the parameters "16,64". (HDL-193)

Inferred memory devices in process
	in routine memory_WIDTH16_SIZE64 line 562 in file
		'./net_64_33_9_10_16_8.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    data_out_reg     | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
====================================================================
|     block name/line       | Inputs | Outputs | # sel inputs | MB |
====================================================================
| memory_WIDTH16_SIZE64/563 |   64   |   16    |      6       | N  |
====================================================================
Presto compilation completed successfully.
Information: Building the design 'memory' instantiated from design 'layer1_64_33_16_2' with
	the parameters "16,16". (HDL-193)

Inferred memory devices in process
	in routine memory_WIDTH16_SIZE16 line 562 in file
		'./net_64_33_9_10_16_8.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    data_out_reg     | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
====================================================================
|     block name/line       | Inputs | Outputs | # sel inputs | MB |
====================================================================
| memory_WIDTH16_SIZE16/563 |   16   |   16    |      4       | N  |
====================================================================
Presto compilation completed successfully.
Information: Building the design 'mac' instantiated from design 'layer1_64_33_16_2' with
	the parameters "16,16". (HDL-193)

Inferred memory devices in process
	in routine mac_WIDTH16_OUT_WIDTH16 line 751 in file
		'./net_64_33_9_10_16_8.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     mult_in_reg     | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|    valid_out_reg    | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|        f_reg        | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|      a_in_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|      b_in_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|  correct_mult_reg   | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|    enable_f_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'control' instantiated from design 'layer2_32_9_16_3' with
	the parameters "16,32,9,8". (HDL-193)
Warning:  ./net_64_33_9_10_16_8.sv:653: signed to unsigned conversion occurs. (VER-318)

Inferred memory devices in process
	in routine control_ADDR_WIDTH16_X_LEN_IN32_F_LEN_IN9_OFFSET8 line 600 in file
		'./net_64_33_9_10_16_8.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      idle_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|    clear_acc_reg    | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     en_acc_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     y_valid_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
| point_calc_done_reg | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
| next_clear_acc_reg  | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|    y_counter_reg    | Flip-flop |   6   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine control_ADDR_WIDTH16_X_LEN_IN32_F_LEN_IN9_OFFSET8 line 642 in file
		'./net_64_33_9_10_16_8.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     x_ready_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     wr_en_x_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|    x_counter_reg    | Flip-flop |   5   |  Y  | N  | N  | N  | N  | N  | N  |
|    x_loaded_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     addr_x_reg      | Flip-flop |   5   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine control_ADDR_WIDTH16_X_LEN_IN32_F_LEN_IN9_OFFSET8 line 680 in file
		'./net_64_33_9_10_16_8.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     addr_f_reg      | Flip-flop |   5   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'layer2_32_9_16_3_f_rom'. (HDL-193)
Warning:  ./net_64_33_9_10_16_8.sv:363: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_64_33_9_10_16_8.sv:366: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_64_33_9_10_16_8.sv:368: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_64_33_9_10_16_8.sv:369: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_64_33_9_10_16_8.sv:370: unsigned to signed assignment occurs. (VER-318)

Statistics for case statements in always block at line 360 in file
	'./net_64_33_9_10_16_8.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           361            |     no/auto      |
===============================================

Inferred memory devices in process
	in routine layer2_32_9_16_3_f_rom line 360 in file
		'./net_64_33_9_10_16_8.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        z_reg        | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'memory' instantiated from design 'layer2_32_9_16_3' with
	the parameters "16,32". (HDL-193)

Inferred memory devices in process
	in routine memory_WIDTH16_SIZE32 line 562 in file
		'./net_64_33_9_10_16_8.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    data_out_reg     | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
====================================================================
|     block name/line       | Inputs | Outputs | # sel inputs | MB |
====================================================================
| memory_WIDTH16_SIZE32/563 |   32   |   16    |      5       | N  |
====================================================================
Presto compilation completed successfully.
Information: Building the design 'memory' instantiated from design 'layer2_32_9_16_3' with
	the parameters "16,8". (HDL-193)

Inferred memory devices in process
	in routine memory_WIDTH16_SIZE8 line 562 in file
		'./net_64_33_9_10_16_8.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    data_out_reg     | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
===================================================================
|     block name/line      | Inputs | Outputs | # sel inputs | MB |
===================================================================
| memory_WIDTH16_SIZE8/563 |   8    |   16    |      3       | N  |
===================================================================
Presto compilation completed successfully.
Information: Building the design 'control' instantiated from design 'layer3_24_10_16_3' with
	the parameters "16,24,10,5". (HDL-193)
Warning:  ./net_64_33_9_10_16_8.sv:653: signed to unsigned conversion occurs. (VER-318)

Inferred memory devices in process
	in routine control_ADDR_WIDTH16_X_LEN_IN24_F_LEN_IN10_OFFSET5 line 600 in file
		'./net_64_33_9_10_16_8.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      idle_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|    clear_acc_reg    | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     en_acc_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     y_valid_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
| point_calc_done_reg | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
| next_clear_acc_reg  | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|    y_counter_reg    | Flip-flop |   5   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine control_ADDR_WIDTH16_X_LEN_IN24_F_LEN_IN10_OFFSET5 line 642 in file
		'./net_64_33_9_10_16_8.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     x_ready_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     wr_en_x_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|    x_counter_reg    | Flip-flop |   5   |  Y  | N  | N  | N  | N  | N  | N  |
|    x_loaded_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     addr_x_reg      | Flip-flop |   5   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine control_ADDR_WIDTH16_X_LEN_IN24_F_LEN_IN10_OFFSET5 line 680 in file
		'./net_64_33_9_10_16_8.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     addr_f_reg      | Flip-flop |   5   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'layer3_24_10_16_3_f_rom'. (HDL-193)
Warning:  ./net_64_33_9_10_16_8.sv:538: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_64_33_9_10_16_8.sv:539: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_64_33_9_10_16_8.sv:541: unsigned to signed assignment occurs. (VER-318)

Statistics for case statements in always block at line 535 in file
	'./net_64_33_9_10_16_8.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           536            |     no/auto      |
===============================================

Inferred memory devices in process
	in routine layer3_24_10_16_3_f_rom line 535 in file
		'./net_64_33_9_10_16_8.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        z_reg        | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'memory' instantiated from design 'layer3_24_10_16_3' with
	the parameters "16,24". (HDL-193)

Inferred memory devices in process
	in routine memory_WIDTH16_SIZE24 line 562 in file
		'./net_64_33_9_10_16_8.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    data_out_reg     | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'memory' instantiated from design 'layer3_24_10_16_3' with
	the parameters "16,5". (HDL-193)

Inferred memory devices in process
	in routine memory_WIDTH16_SIZE5 line 562 in file
		'./net_64_33_9_10_16_8.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    data_out_reg     | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
1
###### CLOCKS AND PORTS #######
set CLK_PORT [get_ports $CLK_NAME]
{clk}
set TMP1 [remove_from_collection [all_inputs] $CLK_PORT]
{reset x_data[15] x_data[14] x_data[13] x_data[12] x_data[11] x_data[10] x_data[9] x_data[8] x_data[7] x_data[6] x_data[5] x_data[4] x_data[3] x_data[2] x_data[1] x_data[0] x_valid y_ready}
set INPUTS [remove_from_collection $TMP1 $RST_NAME]
{x_data[15] x_data[14] x_data[13] x_data[12] x_data[11] x_data[10] x_data[9] x_data[8] x_data[7] x_data[6] x_data[5] x_data[4] x_data[3] x_data[2] x_data[1] x_data[0] x_valid y_ready}
create_clock -period $CLK_PERIOD [get_ports clk]
1
# set delay for inputs to be 0.2ns
set_input_delay 0.2 -max -clock clk $INPUTS
1
set_output_delay 0.2 -max -clock clk [all_outputs]
1
###### OPTIMIZATION #######
set_max_area 0 
1
###### RUN #####
compile_ultra
Information: Performing power optimization. (PWR-850)
Alib files are up-to-date.
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library  |         Version         | Available |
============================================================================
| Basic DW Building Blocks           | J-2014.09-DWBB_201409.5.2 |   *     |
| Licensed DW Building Blocks        | J-2014.09-DWBB_201409.5.2 |   *     |
============================================================================

Information: Sequential output inversion is enabled.  SVF file must be used for formal verification. (OPT-1208)

Information: There are 48 potential problems in your design. Please run 'check_design' for more information. (LINT-99)


Loaded alib file './alib-52/NangateOpenCellLibrary_typical.db.alib'
  Building model 'DW01_NAND2'
Information: Ungrouping hierarchy genLayer1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer2 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer3 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer1/ctrl before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer1/mem_f before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer1/genblk1[0].mem_y before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer1/genblk1[0].mac before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer1/genblk1[1].mem_y before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer1/genblk1[1].mac before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer2/ctrl before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer2/mem_f before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer2/genblk1[0].mem_x before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer2/genblk1[0].mem_y before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer2/genblk1[0].mac before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer2/genblk1[1].mem_x before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer2/genblk1[1].mem_y before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer2/genblk1[1].mac before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer2/genblk1[2].mem_x before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer2/genblk1[2].mem_y before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer2/genblk1[2].mac before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer3/ctrl before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer3/mem_f before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer3/genblk1[0].mem_x before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer3/genblk1[0].mem_y before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer3/genblk1[0].mac before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer3/genblk1[1].mem_x before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer3/genblk1[1].mem_y before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer3/genblk1[1].mac before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer3/genblk1[2].mem_x before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer3/genblk1[2].mem_y before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer3/genblk1[2].mac before Pass 1 (OPT-776)
Information: Ungrouping 31 of 34 hierarchies before Pass 1 (OPT-775)
Information: State dependent leakage is now switched from on to off.

  Beginning Pass 1 Mapping
  ------------------------
  Processing 'net_64_33_9_10_16_8'
Information: Added key list 'DesignWare' to design 'net_64_33_9_10_16_8'. (DDB-72)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer1/mem_f/z_reg[14]' is removed because it is merged to 'genLayer1/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer1/mem_f/z_reg[13]' is removed because it is merged to 'genLayer1/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer1/mem_f/z_reg[12]' is removed because it is merged to 'genLayer1/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer1/mem_f/z_reg[11]' is removed because it is merged to 'genLayer1/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer1/mem_f/z_reg[10]' is removed because it is merged to 'genLayer1/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer1/mem_f/z_reg[9]' is removed because it is merged to 'genLayer1/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer1/mem_f/z_reg[8]' is removed because it is merged to 'genLayer1/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer1/mem_f/z_reg[7]' is removed because it is merged to 'genLayer1/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer1/mem_f/z_reg[6]' is removed because it is merged to 'genLayer1/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer1/mem_f/z_reg[5]' is removed because it is merged to 'genLayer1/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer1/mem_f/z_reg[4]' is removed because it is merged to 'genLayer1/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer1/mem_f/z_reg[3]' is removed because it is merged to 'genLayer1/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer2/mem_f/z_reg[14]' is removed because it is merged to 'genLayer2/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer2/mem_f/z_reg[13]' is removed because it is merged to 'genLayer2/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer2/mem_f/z_reg[12]' is removed because it is merged to 'genLayer2/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer2/mem_f/z_reg[11]' is removed because it is merged to 'genLayer2/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer2/mem_f/z_reg[10]' is removed because it is merged to 'genLayer2/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer2/mem_f/z_reg[9]' is removed because it is merged to 'genLayer2/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer2/mem_f/z_reg[8]' is removed because it is merged to 'genLayer2/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer2/mem_f/z_reg[7]' is removed because it is merged to 'genLayer2/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer2/mem_f/z_reg[6]' is removed because it is merged to 'genLayer2/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer2/mem_f/z_reg[5]' is removed because it is merged to 'genLayer2/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer2/mem_f/z_reg[4]' is removed because it is merged to 'genLayer2/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer2/mem_f/z_reg[3]' is removed because it is merged to 'genLayer2/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer3/mem_f/z_reg[14]' is removed because it is merged to 'genLayer3/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer3/mem_f/z_reg[13]' is removed because it is merged to 'genLayer3/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer3/mem_f/z_reg[12]' is removed because it is merged to 'genLayer3/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer3/mem_f/z_reg[11]' is removed because it is merged to 'genLayer3/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer3/mem_f/z_reg[10]' is removed because it is merged to 'genLayer3/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer3/mem_f/z_reg[9]' is removed because it is merged to 'genLayer3/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer3/mem_f/z_reg[8]' is removed because it is merged to 'genLayer3/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer3/mem_f/z_reg[7]' is removed because it is merged to 'genLayer3/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer3/mem_f/z_reg[6]' is removed because it is merged to 'genLayer3/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer3/mem_f/z_reg[5]' is removed because it is merged to 'genLayer3/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer3/mem_f/z_reg[4]' is removed because it is merged to 'genLayer3/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer3/mem_f/z_reg[3]' is removed because it is merged to 'genLayer3/mem_f/z_reg[15]'. (OPT-1215)
 Implement Synthetic for 'net_64_33_9_10_16_8'.
  Processing 'memory_WIDTH16_SIZE64_0'
 Implement Synthetic for 'memory_WIDTH16_SIZE64_0'.

  Updating timing information
Information: Updating design information... (UID-85)
Information: The register 'genLayer1/y_next_reg[1]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[0].mem_y/mem_reg[15][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[0].mem_y/mem_reg[13][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[0].mem_y/mem_reg[11][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[0].mem_y/mem_reg[9][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[0].mem_y/mem_reg[14][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[0].mem_y/mem_reg[12][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[0].mem_y/mem_reg[10][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[0].mem_y/mem_reg[8][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[0].mem_y/mem_reg[7][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[0].mem_y/mem_reg[5][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[0].mem_y/mem_reg[3][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[0].mem_y/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[0].mem_y/mem_reg[6][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[0].mem_y/mem_reg[4][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[0].mem_y/mem_reg[2][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[0].mem_y/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[1].mem_y/mem_reg[15][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[1].mem_y/mem_reg[13][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[1].mem_y/mem_reg[11][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[1].mem_y/mem_reg[9][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[1].mem_y/mem_reg[14][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[1].mem_y/mem_reg[12][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[1].mem_y/mem_reg[10][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[1].mem_y/mem_reg[8][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[1].mem_y/mem_reg[7][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[1].mem_y/mem_reg[5][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[1].mem_y/mem_reg[3][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[1].mem_y/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[1].mem_y/mem_reg[6][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[1].mem_y/mem_reg[4][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[1].mem_y/mem_reg[2][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[1].mem_y/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_y/mem_reg[7][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_y/mem_reg[3][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_y/mem_reg[5][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_y/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_y/mem_reg[6][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_y/mem_reg[4][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_y/mem_reg[2][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_y/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_y/mem_reg[7][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_y/mem_reg[3][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_y/mem_reg[5][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_y/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_y/mem_reg[6][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_y/mem_reg[4][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_y/mem_reg[2][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_y/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_y/mem_reg[7][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_y/mem_reg[3][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_y/mem_reg[5][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_y/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_y/mem_reg[6][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_y/mem_reg[4][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_y/mem_reg[2][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_y/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_y/mem_reg[3][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_y/mem_reg[2][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_y/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_y/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_y/mem_reg[4][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_y/mem_reg[3][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_y/mem_reg[2][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_y/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_y/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_y/mem_reg[4][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_y/mem_reg[3][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_y/mem_reg[2][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_y/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_y/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_y/mem_reg[4][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_y/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_y/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_y/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_y/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_y/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_y/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[1].mem_y/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[0].mem_y/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer1/genblk1[1].mac/correct_mult_reg' is removed because it is merged to 'genLayer1/genblk1[0].mac/correct_mult_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer2/genblk1[1].mac/correct_mult_reg' is removed because it is merged to 'genLayer2/genblk1[0].mac/correct_mult_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer2/genblk1[2].mac/correct_mult_reg' is removed because it is merged to 'genLayer2/genblk1[0].mac/correct_mult_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer3/genblk1[1].mac/correct_mult_reg' is removed because it is merged to 'genLayer3/genblk1[2].mac/correct_mult_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer3/genblk1[0].mac/correct_mult_reg' is removed because it is merged to 'genLayer3/genblk1[2].mac/correct_mult_reg'. (OPT-1215)

  Beginning Mapping Optimizations  (Ultra High effort)
  -------------------------------
Information: The register 'genLayer1/y_mem_i_reg[4]' will be removed. (OPT-1207)
  Mapping Optimization (Phase 1)
  Mapping Optimization (Phase 2)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer1/genblk1[0].mac/enable_f_reg' is removed because it is merged to 'genLayer1/genblk1[1].mac/enable_f_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer2/genblk1[1].mac/enable_f_reg' is removed because it is merged to 'genLayer2/genblk1[2].mac/enable_f_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer2/genblk1[0].mac/enable_f_reg' is removed because it is merged to 'genLayer2/genblk1[2].mac/enable_f_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer3/genblk1[1].mac/enable_f_reg' is removed because it is merged to 'genLayer3/genblk1[0].mac/enable_f_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer3/genblk1[2].mac/enable_f_reg' is removed because it is merged to 'genLayer3/genblk1[0].mac/enable_f_reg'. (OPT-1215)
Information: The register 'genLayer1/y_point_reg[5]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/ctrl/addr_f_reg[6]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/ctrl/addr_f_reg[4]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[2][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[3][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[4][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[5][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[6][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[7][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[8][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[9][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[10][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[11][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[12][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[13][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[14][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[15][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[16][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[17][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[18][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[19][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[20][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[21][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[22][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[23][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[24][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[25][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[26][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[27][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[28][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[29][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[30][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[31][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[2][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[3][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[4][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[5][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[6][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[7][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[2][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[3][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[4][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[5][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[6][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[7][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[8][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[9][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[10][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[11][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[12][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[13][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[14][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[15][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[8][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[9][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[10][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[11][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[12][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[13][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[14][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[15][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[16][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[17][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[18][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[19][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[20][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[21][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[22][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[23][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[16][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[17][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[18][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[19][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[20][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[21][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[22][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[23][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[24][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[25][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[26][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[27][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[28][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[29][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[30][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[31][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[24][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[25][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[26][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[27][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[28][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[29][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[30][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[31][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/ctrl/addr_f_reg[4]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/mem_reg[2][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/mem_reg[4][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/mem_reg[6][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/mem_reg[3][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/mem_reg[5][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/mem_reg[7][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/mem_reg[8][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/mem_reg[9][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/mem_reg[10][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/mem_reg[11][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/mem_reg[12][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/mem_reg[13][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/mem_reg[14][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/mem_reg[15][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/mem_reg[16][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/mem_reg[18][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/mem_reg[20][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/mem_reg[22][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/mem_reg[17][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/mem_reg[19][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/mem_reg[21][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/mem_reg[23][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mac/a_in_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/mem_reg[8][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/mem_reg[10][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/mem_reg[12][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/mem_reg[14][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/mem_reg[9][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/mem_reg[11][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/mem_reg[13][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/mem_reg[15][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/mem_reg[16][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/mem_reg[18][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/mem_reg[20][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/mem_reg[22][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/mem_reg[17][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/mem_reg[19][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/mem_reg[21][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/mem_reg[23][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/mem_reg[2][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/mem_reg[4][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/mem_reg[6][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/mem_reg[3][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/mem_reg[5][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/mem_reg[7][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mac/a_in_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/mem_reg[2][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/mem_reg[4][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/mem_reg[6][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/mem_reg[3][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/mem_reg[5][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/mem_reg[7][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/mem_reg[8][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/mem_reg[10][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/mem_reg[12][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/mem_reg[14][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/mem_reg[9][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/mem_reg[11][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/mem_reg[13][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/mem_reg[15][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/mem_reg[16][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/mem_reg[18][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/mem_reg[20][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/mem_reg[22][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/mem_reg[17][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/mem_reg[19][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/mem_reg[21][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/mem_reg[23][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mac/a_in_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mac/a_in_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mac/a_in_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mac/a_in_reg[15]' is a constant and will be removed. (OPT-1206)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer2/genblk1[2].mac/valid_out_reg' is removed because it is merged to 'genLayer2/genblk1[0].mac/valid_out_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer2/genblk1[1].mac/valid_out_reg' is removed because it is merged to 'genLayer2/genblk1[0].mac/valid_out_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer3/genblk1[1].mac/valid_out_reg' is removed because it is merged to 'genLayer3/genblk1[2].mac/valid_out_reg'. (OPT-1215)

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:01:12   69031.8      0.96     936.1    2357.1                           1529722.2500
    0:01:12   69023.0      0.96     934.3    2306.9                           1529262.8750
    0:01:12   69023.0      0.96     934.3    2306.9                           1529262.8750
    0:01:13   68989.0      0.96     932.1    2181.0                           1527743.6250
  Re-synthesis Optimization (Phase 1)
  Re-synthesis Optimization (Phase 2)
  Global Optimization (Phase 1)
  Global Optimization (Phase 2)
  Global Optimization (Phase 3)
  Global Optimization (Phase 4)
  Global Optimization (Phase 5)
  Global Optimization (Phase 6)
  Global Optimization (Phase 7)
  Global Optimization (Phase 8)
  Global Optimization (Phase 9)
  Global Optimization (Phase 10)
  Global Optimization (Phase 11)
  Global Optimization (Phase 12)
  Global Optimization (Phase 13)
  Global Optimization (Phase 14)
  Global Optimization (Phase 15)
  Global Optimization (Phase 16)
  Global Optimization (Phase 17)
  Global Optimization (Phase 18)
  Global Optimization (Phase 19)
  Global Optimization (Phase 20)
  Global Optimization (Phase 21)
  Global Optimization (Phase 22)
  Global Optimization (Phase 23)
  Global Optimization (Phase 24)
  Global Optimization (Phase 25)
  Global Optimization (Phase 26)
  Global Optimization (Phase 27)
  Global Optimization (Phase 28)
  Global Optimization (Phase 29)
  Global Optimization (Phase 30)
  Global Optimization (Phase 31)
  Global Optimization (Phase 32)
  Mapping 'net_64_33_9_10_16_8_DP_OP_2387J1_131_7517_1'
    0:01:34   62124.3      0.31     638.2      29.9                           1284264.1250



  Beginning Delay Optimization Phase
  ----------------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:01:34   62124.3      0.31     638.2      29.9                           1284264.1250
    0:01:34   62124.3      0.31     638.2      29.9                           1284264.1250
    0:01:36   62020.3      0.31     641.6      20.7                           1277405.3750
    0:01:36   62020.3      0.31     641.6      20.7                           1277405.3750
    0:01:42   62294.0      0.27     632.4      22.2                           1286416.0000
    0:01:42   62294.0      0.27     632.4      22.2                           1286416.0000
    0:01:42   62294.0      0.27     632.4      22.2                           1286416.0000
    0:01:42   62294.0      0.27     632.4      22.2                           1286416.0000
    0:01:42   62294.0      0.27     632.4      22.2                           1286416.0000
    0:01:42   62294.0      0.27     632.4      22.2                           1286416.0000
    0:01:46   62629.2      0.22     489.8      22.2                           1296927.6250
    0:01:46   62629.2      0.22     489.8      22.2                           1296927.6250
    0:01:48   62702.1      0.22     489.4      22.2                           1299349.5000

  Beginning Delay Optimization
  ----------------------------
    0:01:48   62701.5      0.22     489.4      22.2                           1299335.1250
    0:01:49   62702.3      0.22     489.3      22.2                           1299336.1250
    0:01:49   62702.3      0.22     489.3      22.2                           1299336.1250
    0:01:55   62932.1      0.21     409.6      22.8                           1306819.7500
    0:01:55   62932.1      0.21     409.6      22.8                           1306819.7500
    0:01:57   63043.3      0.20     375.1      22.2                           1310358.6250
    0:01:57   63043.3      0.20     375.1      22.2                           1310358.6250
    0:01:58   63043.3      0.20     375.1      22.2                           1310358.6250
    0:01:58   63049.4      0.20     375.2      22.2                           1310841.0000


  Beginning Design Rule Fixing  (max_capacitance)
  ----------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:01:58   63049.4      0.20     375.2      22.2                           1310841.0000
  Global Optimization (Phase 33)
  Global Optimization (Phase 34)
  Global Optimization (Phase 35)
    0:02:00   62989.6      0.18     371.0      51.2 genLayer2/genblk1[2].mac/mult_in_reg[10]/D 1308487.7500
    0:02:00   62979.0      0.17     369.4      51.2                           1307993.1250
    0:02:03   63013.3      0.17     334.2      51.2                           1309181.8750

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:02:03   63013.3      0.17     334.2      51.2                           1309181.8750
    0:02:04   63006.1      0.17     333.7      58.5                           1308943.3750


  Beginning Leakage Power Optimization  (max_leakage_power 0)
  ------------------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:02:13   62887.5      0.17     331.8      58.5                           1306116.0000
  Global Optimization (Phase 36)
  Global Optimization (Phase 37)
  Global Optimization (Phase 38)
  Global Optimization (Phase 39)
  Global Optimization (Phase 40)
  Global Optimization (Phase 41)
  Global Optimization (Phase 42)
  Global Optimization (Phase 43)
  Global Optimization (Phase 44)
  Global Optimization (Phase 45)
  Global Optimization (Phase 46)
  Global Optimization (Phase 47)
  Global Optimization (Phase 48)
  Global Optimization (Phase 49)
  Global Optimization (Phase 50)
  Global Optimization (Phase 51)
    0:02:17   62020.8      0.13     277.9       0.0 genLayer1/genblk1[1].mac/mult_in_reg[4]/D 1274356.5000
    0:02:18   62101.2      0.13     260.5       0.0 genLayer2/genblk1[2].mac/mult_in_reg[12]/D 1276530.5000
    0:02:18   62104.6      0.13     260.4       0.0                           1276666.6250
    0:02:23   62204.1      0.12     252.7       0.0                           1279835.1250
    0:02:23   62204.1      0.12     252.7       0.0                           1279835.1250
    0:02:24   62171.6      0.12     249.9       0.0                           1278181.2500
    0:02:24   62171.6      0.12     249.9       0.0                           1278181.2500
    0:02:25   62171.6      0.12     249.9       0.0                           1278181.2500
    0:02:25   62171.6      0.12     249.9       0.0                           1278181.2500
    0:02:25   62171.6      0.12     249.9       0.0                           1278181.2500
    0:02:25   62171.6      0.12     249.9       0.0                           1278181.2500
    0:02:26   62171.6      0.12     249.9       0.0                           1278181.2500
    0:02:26   62171.6      0.12     249.9       0.0                           1278181.2500
    0:02:27   62228.0      0.11     247.9       8.5                           1280051.2500
    0:02:27   62228.0      0.11     247.9       8.5                           1280051.2500
    0:02:27   62228.0      0.11     247.9       8.5                           1280051.2500
    0:02:27   62228.0      0.11     247.9       8.5                           1280051.2500
    0:02:27   62228.0      0.11     247.9       8.5                           1280051.2500
    0:02:27   62228.0      0.11     247.9       8.5                           1280051.2500
    0:02:28   62228.0      0.11     247.9       8.5                           1280051.2500
    0:02:28   62228.0      0.11     247.9       8.5                           1280051.2500
    0:02:28   62228.0      0.11     247.9       8.5                           1280051.2500
    0:02:28   62228.0      0.11     247.9       8.5                           1280051.2500
    0:02:28   62228.0      0.11     247.9       8.5                           1280051.2500

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:02:30   62228.0      0.11     247.9       8.5                           1280051.2500
    0:02:32   61875.9      0.12     333.1       0.0                           1266742.8750
    0:02:33   61940.2      0.11     261.8       0.0                           1269326.7500
    0:02:33   61940.2      0.11     261.8       0.0                           1269326.7500
    0:02:35   61975.3      0.11     228.5       0.0                           1271051.5000
    0:02:36   61894.7      0.11     205.7       0.0                           1268592.5000
    0:02:36   61889.7      0.11     205.7       0.0                           1268354.2500
    0:02:39   62027.5      0.10     115.8       1.6                           1273221.7500
    0:02:41   61943.7      0.10     113.3       1.6                           1269405.8750
Loading db file '/home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Warning: Design 'net_64_33_9_10_16_8' contains 1 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
     Net 'genLayer1/genblk1[0].mem_x/clk': 6530 load(s), 1 driver(s)
Information: State dependent leakage is now switched from off to on.
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
1
report_area
 
****************************************
Report : area
Design : net_64_33_9_10_16_8
Version: J-2014.09-SP5-2
Date   : Fri Dec  3 12:56:05 2021
****************************************

Information: Updating design information... (UID-85)
Warning: Design 'net_64_33_9_10_16_8' contains 1 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
Library(s) Used:

    NangateOpenCellLibrary (File: /home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db)

Number of ports:                           38
Number of nets:                         29061
Number of cells:                        23547
Number of combinational cells:          19095
Number of sequential cells:              4450
Number of macros/black boxes:               0
Number of buf/inv:                       1703
Number of references:                      58

Combinational area:              32378.318403
Buf/Inv area:                     2298.240013
Noncombinational area:           29565.366933
Macro/Black Box area:                0.000000
Net Interconnect area:      undefined  (Wire load has zero net area)

Total cell area:                 61943.685337
Total area:                 undefined
1
report_power
 
****************************************
Report : power
        -analysis_effort low
Design : net_64_33_9_10_16_8
Version: J-2014.09-SP5-2
Date   : Fri Dec  3 12:56:06 2021
****************************************


Library(s) Used:

    NangateOpenCellLibrary (File: /home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db)


Operating Conditions: typical   Library: NangateOpenCellLibrary
Wire Load Model Mode: top

Design        Wire Load Model            Library
------------------------------------------------
net_64_33_9_10_16_8    5K_hvratio_1_1    NangateOpenCellLibrary


Global Operating Voltage = 1.1  
Power-specific unit information :
    Voltage Units = 1V
    Capacitance Units = 1.000000ff
    Time Units = 1ns
    Dynamic Power Units = 1uW    (derived from V,C,T units)
    Leakage Power Units = 1nW


  Cell Internal Power  =  33.4427 mW   (99%)
  Net Switching Power  = 266.2849 uW    (1%)
                         ---------
Total Dynamic Power    =  33.7090 mW  (100%)

Cell Leakage Power     =   1.2905 mW


                 Internal         Switching           Leakage            Total
Power Group      Power            Power               Power              Power   (   %    )  Attrs
--------------------------------------------------------------------------------------------------
io_pad             0.0000            0.0000            0.0000            0.0000  (   0.00%)
memory             0.0000            0.0000            0.0000            0.0000  (   0.00%)
black_box          0.0000            0.0000            0.0000            0.0000  (   0.00%)
clock_network      0.0000            0.0000            0.0000            0.0000  (   0.00%)
register       3.3316e+04           34.4780        5.1352e+05        3.3865e+04  (  96.76%)
sequential         0.0000            0.0000            0.0000            0.0000  (   0.00%)
combinational    126.1523          231.8073        7.7696e+05        1.1349e+03  (   3.24%)
--------------------------------------------------------------------------------------------------
Total          3.3442e+04 uW       266.2853 uW     1.2905e+06 nW     3.5000e+04 uW
1
report_timing
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : net_64_33_9_10_16_8
Version: J-2014.09-SP5-2
Date   : Fri Dec  3 12:56:06 2021
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: typical   Library: NangateOpenCellLibrary
Wire Load Model Mode: top

  Startpoint: genLayer2/genblk1[2].mac/b_in_reg[14]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: genLayer2/genblk1[2].mac/mult_in_reg[0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  net_64_33_9_10_16_8
                     5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  genLayer2/genblk1[2].mac/b_in_reg[14]/CK (DFF_X1)       0.00 #     0.00 r
  genLayer2/genblk1[2].mac/b_in_reg[14]/QN (DFF_X1)       0.07       0.07 f
  U19059/Z (XOR2_X1)                                      0.08       0.15 f
  U15073/ZN (INV_X2)                                      0.09       0.24 r
  U13539/ZN (NAND2_X2)                                    0.11       0.34 f
  U13628/ZN (OAI21_X1)                                    0.07       0.42 r
  U19433/CO (FA_X1)                                       0.08       0.50 r
  U19481/ZN (NAND2_X1)                                    0.03       0.53 f
  U19483/ZN (NAND2_X1)                                    0.04       0.57 r
  U19489/ZN (XNOR2_X1)                                    0.06       0.63 r
  U19490/ZN (XNOR2_X1)                                    0.07       0.70 r
  U19516/S (FA_X1)                                        0.12       0.82 f
  U14343/ZN (XNOR2_X1)                                    0.06       0.88 f
  U14341/ZN (NOR2_X1)                                     0.05       0.93 r
  U14338/ZN (OAI21_X1)                                    0.03       0.96 f
  U14334/ZN (NAND2_X1)                                    0.03       0.99 r
  U19550/ZN (NAND2_X1)                                    0.03       1.02 f
  U19637/ZN (OAI21_X1)                                    0.04       1.06 r
  U19653/ZN (NAND2_X1)                                    0.04       1.10 f
  U19675/ZN (AOI21_X2)                                    0.07       1.16 r
  U13578/ZN (AND2_X4)                                     0.08       1.24 r
  U20002/ZN (NAND2_X1)                                    0.04       1.28 f
  U20004/ZN (NAND2_X1)                                    0.03       1.31 r
  genLayer2/genblk1[2].mac/mult_in_reg[0]/D (DFF_X1)      0.01       1.31 r
  data arrival time                                                  1.31

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  genLayer2/genblk1[2].mac/mult_in_reg[0]/CK (DFF_X1)     0.00       1.25 r
  library setup time                                     -0.03       1.22
  data required time                                                 1.22
  --------------------------------------------------------------------------
  data required time                                                 1.22
  data arrival time                                                 -1.31
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.10


1
write -f verilog $TOP_MOD_NAME -output gates.v -hierarchy
Writing verilog file '/home/home5/aalgewaththa/ese507work/proj3/part3/hdl/gates.v'.
Warning: Verilog 'assign' or 'tran' statements are written out. (VO-4)
1
quit

Thank you...

                      Design Compiler Graphical
                            DC Ultra (TM)
                             DFTMAX (TM)
                         Power Compiler (TM)
                           DesignWare (R)
                           DC Expert (TM)
                         Design Vision (TM)
                          HDL Compiler (TM)
                         VHDL Compiler (TM)
                            DFT Compiler
                        Library Compiler (TM)
                         Design Compiler(R)

         Version J-2014.09-SP5-2 for RHEL64 -- Jul 11, 2015
               Copyright (c) 1988-2015 Synopsys, Inc.

This software and the associated documentation are confidential and 
proprietary to Synopsys, Inc. Your use or disclosure of this software 
is subject to the terms and conditions of a written license agreement 
between you, or your company, and Synopsys, Inc.

Initializing...
##############################################
# Setup: fill out the following parameters: name of clock signal, clock period (ns),
# reset signal name (if used), name of top-level module, name of source file
set CLK_NAME "clk";
clk
set CLK_PERIOD 1.3
1.3
set RST_NAME "reset";
reset
set TOP_MOD_NAME net_64_33_9_10_16_8
net_64_33_9_10_16_8
set SRC_FILE net_64_33_9_10_16_8.sv
net_64_33_9_10_16_8.sv
# If you have multiple source files, change the line above to list them all like this:
# set SRC_FILE net_64_33_9_10_16_8.sv
###############################################
source setupdc.tcl
NangateOpenCellLibrary_typical.db dw_foundation.sldb
file mkdir work_synth
# optimize FSMs
set fsm_auto_inferring "true"; 
true
set fsm_enable_state_minimization "true";
true
define_design_lib WORK -path work_synth
1
analyze $SRC_FILE -format sverilog
Running PRESTO HDLC
Searching for ./net_64_33_9_10_16_8.sv
Compiling source file ./net_64_33_9_10_16_8.sv
Presto compilation completed successfully.
Loading db file '/home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db'
Loading db file '/usr/local/synopsys/syn/libraries/syn/dw_foundation.sldb'
1
elaborate -work WORK $TOP_MOD_NAME
Loading db file '/usr/local/synopsys/syn/libraries/syn/gtech.db'
Loading db file '/usr/local/synopsys/syn/libraries/syn/standard.sldb'
  Loading link library 'NangateOpenCellLibrary'
  Loading link library 'gtech'
Running PRESTO HDLC
Presto compilation completed successfully.
Elaborated 1 design.
Current design is now 'net_64_33_9_10_16_8'.
Information: Building the design 'layer1_64_33_16_2'. (HDL-193)
Warning:  ./net_64_33_9_10_16_8.sv:138: signed to unsigned conversion occurs. (VER-318)
Warning:  ./net_64_33_9_10_16_8.sv:146: signed to unsigned conversion occurs. (VER-318)

Inferred memory devices in process
	in routine layer1_64_33_16_2 line 120 in file
		'./net_64_33_9_10_16_8.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     y_next_reg      | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
|    conv_done_reg    | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     y_point_reg     | Flip-flop |   6   |  Y  | N  | N  | N  | N  | N  | N  |
|     y_valid_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     y_mem_i_reg     | Flip-flop |   5   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'layer2_32_9_16_3'. (HDL-193)
Warning:  ./net_64_33_9_10_16_8.sv:337: signed to unsigned conversion occurs. (VER-318)
Warning:  ./net_64_33_9_10_16_8.sv:345: signed to unsigned conversion occurs. (VER-318)

Inferred memory devices in process
	in routine layer2_32_9_16_3 line 319 in file
		'./net_64_33_9_10_16_8.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     y_next_reg      | Flip-flop |   3   |  Y  | N  | N  | N  | N  | N  | N  |
|    conv_done_reg    | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     y_point_reg     | Flip-flop |   6   |  Y  | N  | N  | N  | N  | N  | N  |
|     y_valid_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     y_mem_i_reg     | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'layer3_24_10_16_3'. (HDL-193)
Warning:  ./net_64_33_9_10_16_8.sv:512: signed to unsigned conversion occurs. (VER-318)
Warning:  ./net_64_33_9_10_16_8.sv:520: signed to unsigned conversion occurs. (VER-318)

Inferred memory devices in process
	in routine layer3_24_10_16_3 line 494 in file
		'./net_64_33_9_10_16_8.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     y_next_reg      | Flip-flop |   3   |  Y  | N  | N  | N  | N  | N  | N  |
|    conv_done_reg    | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     y_point_reg     | Flip-flop |   5   |  Y  | N  | N  | N  | N  | N  | N  |
|     y_valid_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     y_mem_i_reg     | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'control' instantiated from design 'layer1_64_33_16_2' with
	the parameters "16,64,33,16". (HDL-193)
Warning:  ./net_64_33_9_10_16_8.sv:653: signed to unsigned conversion occurs. (VER-318)

Inferred memory devices in process
	in routine control_ADDR_WIDTH16_X_LEN_IN64_F_LEN_IN33_OFFSET16 line 600 in file
		'./net_64_33_9_10_16_8.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      idle_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|    clear_acc_reg    | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     en_acc_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     y_valid_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
| point_calc_done_reg | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
| next_clear_acc_reg  | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|    y_counter_reg    | Flip-flop |   6   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine control_ADDR_WIDTH16_X_LEN_IN64_F_LEN_IN33_OFFSET16 line 642 in file
		'./net_64_33_9_10_16_8.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     x_ready_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     wr_en_x_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|    x_counter_reg    | Flip-flop |   6   |  Y  | N  | N  | N  | N  | N  | N  |
|    x_loaded_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     addr_x_reg      | Flip-flop |   6   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine control_ADDR_WIDTH16_X_LEN_IN64_F_LEN_IN33_OFFSET16 line 680 in file
		'./net_64_33_9_10_16_8.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     addr_f_reg      | Flip-flop |   7   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'layer1_64_33_16_2_f_rom'. (HDL-193)
Warning:  ./net_64_33_9_10_16_8.sv:163: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_64_33_9_10_16_8.sv:166: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_64_33_9_10_16_8.sv:172: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_64_33_9_10_16_8.sv:173: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_64_33_9_10_16_8.sv:174: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_64_33_9_10_16_8.sv:176: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_64_33_9_10_16_8.sv:177: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_64_33_9_10_16_8.sv:179: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_64_33_9_10_16_8.sv:183: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_64_33_9_10_16_8.sv:186: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_64_33_9_10_16_8.sv:187: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_64_33_9_10_16_8.sv:189: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_64_33_9_10_16_8.sv:193: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_64_33_9_10_16_8.sv:195: unsigned to signed assignment occurs. (VER-318)

Statistics for case statements in always block at line 161 in file
	'./net_64_33_9_10_16_8.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           162            |     no/auto      |
===============================================

Inferred memory devices in process
	in routine layer1_64_33_16_2_f_rom line 161 in file
		'./net_64_33_9_10_16_8.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        z_reg        | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'memory' instantiated from design 'layer1_64_33_16_2' with
	the parameters "16,64". (HDL-193)

Inferred memory devices in process
	in routine memory_WIDTH16_SIZE64 line 562 in file
		'./net_64_33_9_10_16_8.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    data_out_reg     | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
====================================================================
|     block name/line       | Inputs | Outputs | # sel inputs | MB |
====================================================================
| memory_WIDTH16_SIZE64/563 |   64   |   16    |      6       | N  |
====================================================================
Presto compilation completed successfully.
Information: Building the design 'memory' instantiated from design 'layer1_64_33_16_2' with
	the parameters "16,16". (HDL-193)

Inferred memory devices in process
	in routine memory_WIDTH16_SIZE16 line 562 in file
		'./net_64_33_9_10_16_8.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    data_out_reg     | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
====================================================================
|     block name/line       | Inputs | Outputs | # sel inputs | MB |
====================================================================
| memory_WIDTH16_SIZE16/563 |   16   |   16    |      4       | N  |
====================================================================
Presto compilation completed successfully.
Information: Building the design 'mac' instantiated from design 'layer1_64_33_16_2' with
	the parameters "16,16". (HDL-193)

Inferred memory devices in process
	in routine mac_WIDTH16_OUT_WIDTH16 line 751 in file
		'./net_64_33_9_10_16_8.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     mult_in_reg     | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|    valid_out_reg    | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|        f_reg        | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|      a_in_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|      b_in_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|  correct_mult_reg   | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|    enable_f_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'control' instantiated from design 'layer2_32_9_16_3' with
	the parameters "16,32,9,8". (HDL-193)
Warning:  ./net_64_33_9_10_16_8.sv:653: signed to unsigned conversion occurs. (VER-318)

Inferred memory devices in process
	in routine control_ADDR_WIDTH16_X_LEN_IN32_F_LEN_IN9_OFFSET8 line 600 in file
		'./net_64_33_9_10_16_8.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      idle_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|    clear_acc_reg    | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     en_acc_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     y_valid_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
| point_calc_done_reg | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
| next_clear_acc_reg  | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|    y_counter_reg    | Flip-flop |   6   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine control_ADDR_WIDTH16_X_LEN_IN32_F_LEN_IN9_OFFSET8 line 642 in file
		'./net_64_33_9_10_16_8.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     x_ready_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     wr_en_x_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|    x_counter_reg    | Flip-flop |   5   |  Y  | N  | N  | N  | N  | N  | N  |
|    x_loaded_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     addr_x_reg      | Flip-flop |   5   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine control_ADDR_WIDTH16_X_LEN_IN32_F_LEN_IN9_OFFSET8 line 680 in file
		'./net_64_33_9_10_16_8.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     addr_f_reg      | Flip-flop |   5   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'layer2_32_9_16_3_f_rom'. (HDL-193)
Warning:  ./net_64_33_9_10_16_8.sv:363: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_64_33_9_10_16_8.sv:366: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_64_33_9_10_16_8.sv:368: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_64_33_9_10_16_8.sv:369: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_64_33_9_10_16_8.sv:370: unsigned to signed assignment occurs. (VER-318)

Statistics for case statements in always block at line 360 in file
	'./net_64_33_9_10_16_8.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           361            |     no/auto      |
===============================================

Inferred memory devices in process
	in routine layer2_32_9_16_3_f_rom line 360 in file
		'./net_64_33_9_10_16_8.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        z_reg        | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'memory' instantiated from design 'layer2_32_9_16_3' with
	the parameters "16,32". (HDL-193)

Inferred memory devices in process
	in routine memory_WIDTH16_SIZE32 line 562 in file
		'./net_64_33_9_10_16_8.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    data_out_reg     | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
====================================================================
|     block name/line       | Inputs | Outputs | # sel inputs | MB |
====================================================================
| memory_WIDTH16_SIZE32/563 |   32   |   16    |      5       | N  |
====================================================================
Presto compilation completed successfully.
Information: Building the design 'memory' instantiated from design 'layer2_32_9_16_3' with
	the parameters "16,8". (HDL-193)

Inferred memory devices in process
	in routine memory_WIDTH16_SIZE8 line 562 in file
		'./net_64_33_9_10_16_8.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    data_out_reg     | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
===================================================================
|     block name/line      | Inputs | Outputs | # sel inputs | MB |
===================================================================
| memory_WIDTH16_SIZE8/563 |   8    |   16    |      3       | N  |
===================================================================
Presto compilation completed successfully.
Information: Building the design 'control' instantiated from design 'layer3_24_10_16_3' with
	the parameters "16,24,10,5". (HDL-193)
Warning:  ./net_64_33_9_10_16_8.sv:653: signed to unsigned conversion occurs. (VER-318)

Inferred memory devices in process
	in routine control_ADDR_WIDTH16_X_LEN_IN24_F_LEN_IN10_OFFSET5 line 600 in file
		'./net_64_33_9_10_16_8.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      idle_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|    clear_acc_reg    | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     en_acc_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     y_valid_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
| point_calc_done_reg | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
| next_clear_acc_reg  | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|    y_counter_reg    | Flip-flop |   5   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine control_ADDR_WIDTH16_X_LEN_IN24_F_LEN_IN10_OFFSET5 line 642 in file
		'./net_64_33_9_10_16_8.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     x_ready_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     wr_en_x_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|    x_counter_reg    | Flip-flop |   5   |  Y  | N  | N  | N  | N  | N  | N  |
|    x_loaded_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     addr_x_reg      | Flip-flop |   5   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine control_ADDR_WIDTH16_X_LEN_IN24_F_LEN_IN10_OFFSET5 line 680 in file
		'./net_64_33_9_10_16_8.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     addr_f_reg      | Flip-flop |   5   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'layer3_24_10_16_3_f_rom'. (HDL-193)
Warning:  ./net_64_33_9_10_16_8.sv:538: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_64_33_9_10_16_8.sv:539: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_64_33_9_10_16_8.sv:541: unsigned to signed assignment occurs. (VER-318)

Statistics for case statements in always block at line 535 in file
	'./net_64_33_9_10_16_8.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           536            |     no/auto      |
===============================================

Inferred memory devices in process
	in routine layer3_24_10_16_3_f_rom line 535 in file
		'./net_64_33_9_10_16_8.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        z_reg        | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'memory' instantiated from design 'layer3_24_10_16_3' with
	the parameters "16,24". (HDL-193)

Inferred memory devices in process
	in routine memory_WIDTH16_SIZE24 line 562 in file
		'./net_64_33_9_10_16_8.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    data_out_reg     | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'memory' instantiated from design 'layer3_24_10_16_3' with
	the parameters "16,5". (HDL-193)

Inferred memory devices in process
	in routine memory_WIDTH16_SIZE5 line 562 in file
		'./net_64_33_9_10_16_8.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    data_out_reg     | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
1
###### CLOCKS AND PORTS #######
set CLK_PORT [get_ports $CLK_NAME]
{clk}
set TMP1 [remove_from_collection [all_inputs] $CLK_PORT]
{reset x_data[15] x_data[14] x_data[13] x_data[12] x_data[11] x_data[10] x_data[9] x_data[8] x_data[7] x_data[6] x_data[5] x_data[4] x_data[3] x_data[2] x_data[1] x_data[0] x_valid y_ready}
set INPUTS [remove_from_collection $TMP1 $RST_NAME]
{x_data[15] x_data[14] x_data[13] x_data[12] x_data[11] x_data[10] x_data[9] x_data[8] x_data[7] x_data[6] x_data[5] x_data[4] x_data[3] x_data[2] x_data[1] x_data[0] x_valid y_ready}
create_clock -period $CLK_PERIOD [get_ports clk]
1
# set delay for inputs to be 0.2ns
set_input_delay 0.2 -max -clock clk $INPUTS
1
set_output_delay 0.2 -max -clock clk [all_outputs]
1
###### OPTIMIZATION #######
set_max_area 0 
1
###### RUN #####
compile_ultra
Information: Performing power optimization. (PWR-850)
Alib files are up-to-date.
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library  |         Version         | Available |
============================================================================
| Basic DW Building Blocks           | J-2014.09-DWBB_201409.5.2 |   *     |
| Licensed DW Building Blocks        | J-2014.09-DWBB_201409.5.2 |   *     |
============================================================================

Information: Sequential output inversion is enabled.  SVF file must be used for formal verification. (OPT-1208)

Information: There are 48 potential problems in your design. Please run 'check_design' for more information. (LINT-99)


Loaded alib file './alib-52/NangateOpenCellLibrary_typical.db.alib'
  Building model 'DW01_NAND2'
Information: Ungrouping hierarchy genLayer1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer2 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer3 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer1/ctrl before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer1/mem_f before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer1/genblk1[0].mem_y before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer1/genblk1[0].mac before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer1/genblk1[1].mem_y before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer1/genblk1[1].mac before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer2/ctrl before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer2/mem_f before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer2/genblk1[0].mem_x before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer2/genblk1[0].mem_y before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer2/genblk1[0].mac before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer2/genblk1[1].mem_x before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer2/genblk1[1].mem_y before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer2/genblk1[1].mac before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer2/genblk1[2].mem_x before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer2/genblk1[2].mem_y before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer2/genblk1[2].mac before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer3/ctrl before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer3/mem_f before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer3/genblk1[0].mem_x before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer3/genblk1[0].mem_y before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer3/genblk1[0].mac before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer3/genblk1[1].mem_x before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer3/genblk1[1].mem_y before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer3/genblk1[1].mac before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer3/genblk1[2].mem_x before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer3/genblk1[2].mem_y before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer3/genblk1[2].mac before Pass 1 (OPT-776)
Information: Ungrouping 31 of 34 hierarchies before Pass 1 (OPT-775)
Information: State dependent leakage is now switched from on to off.

  Beginning Pass 1 Mapping
  ------------------------
  Processing 'net_64_33_9_10_16_8'
Information: Added key list 'DesignWare' to design 'net_64_33_9_10_16_8'. (DDB-72)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer1/mem_f/z_reg[14]' is removed because it is merged to 'genLayer1/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer1/mem_f/z_reg[13]' is removed because it is merged to 'genLayer1/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer1/mem_f/z_reg[12]' is removed because it is merged to 'genLayer1/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer1/mem_f/z_reg[11]' is removed because it is merged to 'genLayer1/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer1/mem_f/z_reg[10]' is removed because it is merged to 'genLayer1/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer1/mem_f/z_reg[9]' is removed because it is merged to 'genLayer1/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer1/mem_f/z_reg[8]' is removed because it is merged to 'genLayer1/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer1/mem_f/z_reg[7]' is removed because it is merged to 'genLayer1/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer1/mem_f/z_reg[6]' is removed because it is merged to 'genLayer1/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer1/mem_f/z_reg[5]' is removed because it is merged to 'genLayer1/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer1/mem_f/z_reg[4]' is removed because it is merged to 'genLayer1/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer1/mem_f/z_reg[3]' is removed because it is merged to 'genLayer1/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer2/mem_f/z_reg[14]' is removed because it is merged to 'genLayer2/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer2/mem_f/z_reg[13]' is removed because it is merged to 'genLayer2/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer2/mem_f/z_reg[12]' is removed because it is merged to 'genLayer2/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer2/mem_f/z_reg[11]' is removed because it is merged to 'genLayer2/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer2/mem_f/z_reg[10]' is removed because it is merged to 'genLayer2/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer2/mem_f/z_reg[9]' is removed because it is merged to 'genLayer2/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer2/mem_f/z_reg[8]' is removed because it is merged to 'genLayer2/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer2/mem_f/z_reg[7]' is removed because it is merged to 'genLayer2/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer2/mem_f/z_reg[6]' is removed because it is merged to 'genLayer2/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer2/mem_f/z_reg[5]' is removed because it is merged to 'genLayer2/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer2/mem_f/z_reg[4]' is removed because it is merged to 'genLayer2/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer2/mem_f/z_reg[3]' is removed because it is merged to 'genLayer2/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer3/mem_f/z_reg[14]' is removed because it is merged to 'genLayer3/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer3/mem_f/z_reg[13]' is removed because it is merged to 'genLayer3/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer3/mem_f/z_reg[12]' is removed because it is merged to 'genLayer3/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer3/mem_f/z_reg[11]' is removed because it is merged to 'genLayer3/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer3/mem_f/z_reg[10]' is removed because it is merged to 'genLayer3/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer3/mem_f/z_reg[9]' is removed because it is merged to 'genLayer3/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer3/mem_f/z_reg[8]' is removed because it is merged to 'genLayer3/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer3/mem_f/z_reg[7]' is removed because it is merged to 'genLayer3/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer3/mem_f/z_reg[6]' is removed because it is merged to 'genLayer3/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer3/mem_f/z_reg[5]' is removed because it is merged to 'genLayer3/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer3/mem_f/z_reg[4]' is removed because it is merged to 'genLayer3/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer3/mem_f/z_reg[3]' is removed because it is merged to 'genLayer3/mem_f/z_reg[15]'. (OPT-1215)
 Implement Synthetic for 'net_64_33_9_10_16_8'.
  Processing 'memory_WIDTH16_SIZE64_0'
 Implement Synthetic for 'memory_WIDTH16_SIZE64_0'.

  Updating timing information
Information: Updating design information... (UID-85)
Information: The register 'genLayer1/y_next_reg[1]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[0].mem_y/mem_reg[15][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[0].mem_y/mem_reg[13][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[0].mem_y/mem_reg[11][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[0].mem_y/mem_reg[9][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[0].mem_y/mem_reg[14][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[0].mem_y/mem_reg[12][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[0].mem_y/mem_reg[10][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[0].mem_y/mem_reg[8][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[0].mem_y/mem_reg[7][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[0].mem_y/mem_reg[5][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[0].mem_y/mem_reg[3][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[0].mem_y/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[0].mem_y/mem_reg[6][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[0].mem_y/mem_reg[4][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[0].mem_y/mem_reg[2][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[0].mem_y/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[1].mem_y/mem_reg[15][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[1].mem_y/mem_reg[13][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[1].mem_y/mem_reg[11][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[1].mem_y/mem_reg[9][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[1].mem_y/mem_reg[14][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[1].mem_y/mem_reg[12][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[1].mem_y/mem_reg[10][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[1].mem_y/mem_reg[8][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[1].mem_y/mem_reg[7][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[1].mem_y/mem_reg[5][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[1].mem_y/mem_reg[3][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[1].mem_y/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[1].mem_y/mem_reg[6][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[1].mem_y/mem_reg[4][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[1].mem_y/mem_reg[2][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[1].mem_y/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_y/mem_reg[7][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_y/mem_reg[3][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_y/mem_reg[5][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_y/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_y/mem_reg[6][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_y/mem_reg[4][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_y/mem_reg[2][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_y/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_y/mem_reg[7][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_y/mem_reg[3][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_y/mem_reg[5][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_y/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_y/mem_reg[6][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_y/mem_reg[4][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_y/mem_reg[2][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_y/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_y/mem_reg[7][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_y/mem_reg[3][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_y/mem_reg[5][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_y/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_y/mem_reg[6][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_y/mem_reg[4][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_y/mem_reg[2][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_y/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_y/mem_reg[3][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_y/mem_reg[2][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_y/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_y/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_y/mem_reg[4][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_y/mem_reg[3][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_y/mem_reg[2][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_y/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_y/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_y/mem_reg[4][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_y/mem_reg[3][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_y/mem_reg[2][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_y/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_y/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_y/mem_reg[4][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_y/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_y/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_y/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_y/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_y/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_y/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[1].mem_y/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[0].mem_y/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer1/genblk1[1].mac/correct_mult_reg' is removed because it is merged to 'genLayer1/genblk1[0].mac/correct_mult_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer2/genblk1[1].mac/correct_mult_reg' is removed because it is merged to 'genLayer2/genblk1[0].mac/correct_mult_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer2/genblk1[2].mac/correct_mult_reg' is removed because it is merged to 'genLayer2/genblk1[0].mac/correct_mult_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer3/genblk1[1].mac/correct_mult_reg' is removed because it is merged to 'genLayer3/genblk1[2].mac/correct_mult_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer3/genblk1[0].mac/correct_mult_reg' is removed because it is merged to 'genLayer3/genblk1[2].mac/correct_mult_reg'. (OPT-1215)

  Beginning Mapping Optimizations  (Ultra High effort)
  -------------------------------
Information: The register 'genLayer1/y_mem_i_reg[4]' will be removed. (OPT-1207)
  Mapping Optimization (Phase 1)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer1/genblk1[0].mac/enable_f_reg' is removed because it is merged to 'genLayer1/genblk1[1].mac/enable_f_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer2/genblk1[1].mac/enable_f_reg' is removed because it is merged to 'genLayer2/genblk1[2].mac/enable_f_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer2/genblk1[0].mac/enable_f_reg' is removed because it is merged to 'genLayer2/genblk1[2].mac/enable_f_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer3/genblk1[1].mac/enable_f_reg' is removed because it is merged to 'genLayer3/genblk1[2].mac/enable_f_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer3/genblk1[0].mac/enable_f_reg' is removed because it is merged to 'genLayer3/genblk1[2].mac/enable_f_reg'. (OPT-1215)
Information: The register 'genLayer1/y_point_reg[5]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/ctrl/addr_f_reg[6]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/ctrl/addr_f_reg[4]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[2][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[3][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[4][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[5][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[6][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[7][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[8][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[9][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[10][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[11][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[12][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[13][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[14][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[15][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[16][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[17][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[18][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[19][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[20][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[21][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[22][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[23][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[24][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[25][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[26][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[27][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[28][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[29][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[30][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[31][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[2][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[3][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[4][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[5][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[6][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[7][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[2][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[3][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[4][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[5][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[6][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[7][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[8][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[9][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[10][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[11][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[12][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[13][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[14][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[15][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[8][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[9][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[10][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[11][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[12][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[13][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[14][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[15][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[16][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[17][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[18][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[19][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[20][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[21][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[22][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[23][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[16][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[17][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[18][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[19][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[20][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[21][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[22][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[23][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[24][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[25][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[26][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[27][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[28][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[29][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[30][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[31][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[24][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[25][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[26][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[27][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[28][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[29][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[30][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[31][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/ctrl/addr_f_reg[4]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/mem_reg[2][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/mem_reg[4][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/mem_reg[6][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/mem_reg[3][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/mem_reg[5][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/mem_reg[7][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/mem_reg[8][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/mem_reg[9][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/mem_reg[10][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/mem_reg[11][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/mem_reg[12][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/mem_reg[13][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/mem_reg[14][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/mem_reg[15][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/mem_reg[16][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/mem_reg[18][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/mem_reg[20][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/mem_reg[22][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/mem_reg[17][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/mem_reg[19][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/mem_reg[21][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/mem_reg[23][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mac/a_in_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/mem_reg[8][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/mem_reg[10][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/mem_reg[12][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/mem_reg[14][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/mem_reg[9][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/mem_reg[11][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/mem_reg[13][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/mem_reg[15][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/mem_reg[16][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/mem_reg[18][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/mem_reg[20][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/mem_reg[22][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/mem_reg[17][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/mem_reg[19][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/mem_reg[21][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/mem_reg[23][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/mem_reg[2][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/mem_reg[4][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/mem_reg[6][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/mem_reg[3][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/mem_reg[5][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/mem_reg[7][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mac/a_in_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/mem_reg[2][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/mem_reg[4][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/mem_reg[6][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/mem_reg[3][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/mem_reg[5][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/mem_reg[7][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/mem_reg[8][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/mem_reg[10][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/mem_reg[12][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/mem_reg[14][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/mem_reg[9][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/mem_reg[11][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/mem_reg[13][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/mem_reg[15][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/mem_reg[16][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/mem_reg[18][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/mem_reg[20][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/mem_reg[22][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/mem_reg[17][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/mem_reg[19][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/mem_reg[21][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/mem_reg[23][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mac/a_in_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mac/a_in_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mac/a_in_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mac/a_in_reg[15]' is a constant and will be removed. (OPT-1206)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer2/genblk1[1].mac/valid_out_reg' is removed because it is merged to 'genLayer2/genblk1[2].mac/valid_out_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer2/genblk1[0].mac/valid_out_reg' is removed because it is merged to 'genLayer2/genblk1[2].mac/valid_out_reg'. (OPT-1215)

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:01:08   67595.9      0.99     862.3    2686.9                           1469587.8750
    0:01:08   67595.4      0.98     862.1    2686.9                           1469573.6250
    0:01:08   67595.4      0.98     862.1    2686.9                           1469573.6250
    0:01:08   67587.1      0.98     860.9    2639.4                           1469128.6250
  Re-synthesis Optimization (Phase 1)
  Re-synthesis Optimization (Phase 2)
  Global Optimization (Phase 1)
  Global Optimization (Phase 2)
  Global Optimization (Phase 3)
  Global Optimization (Phase 4)
  Global Optimization (Phase 5)
  Global Optimization (Phase 6)
  Global Optimization (Phase 7)
  Global Optimization (Phase 8)
  Global Optimization (Phase 9)
  Global Optimization (Phase 10)
  Global Optimization (Phase 11)
  Global Optimization (Phase 12)
  Global Optimization (Phase 13)
  Global Optimization (Phase 14)
  Global Optimization (Phase 15)
  Global Optimization (Phase 16)
  Global Optimization (Phase 17)
  Global Optimization (Phase 18)
  Global Optimization (Phase 19)
  Global Optimization (Phase 20)
  Global Optimization (Phase 21)
  Global Optimization (Phase 22)
  Global Optimization (Phase 23)
  Global Optimization (Phase 24)
  Global Optimization (Phase 25)
  Global Optimization (Phase 26)
  Global Optimization (Phase 27)
  Global Optimization (Phase 28)
  Global Optimization (Phase 29)
  Global Optimization (Phase 30)
  Global Optimization (Phase 31)
  Selecting critical implementations
  Mapping 'net_64_33_9_10_16_8_DW01_add_0'
  Mapping 'net_64_33_9_10_16_8_DW01_add_1'



  Beginning Delay Optimization Phase
  ----------------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:01:28   61870.5      0.35     455.1      78.1                           1274726.2500
    0:01:28   61870.5      0.35     455.1      78.1                           1274726.2500
    0:01:30   61748.2      0.35     459.0      21.0                           1267374.2500
    0:01:30   61748.2      0.35     459.0      21.0                           1267374.2500
    0:01:47   63061.2      0.22     415.2      54.4                           1310691.8750
    0:01:47   63061.2      0.22     415.2      54.4                           1310691.8750
    0:01:47   63061.2      0.22     415.2      54.4                           1310691.8750
    0:01:47   63061.2      0.22     415.2      54.4                           1310691.8750
    0:01:47   63061.2      0.22     415.2      54.4                           1310691.8750
    0:01:47   63061.2      0.22     415.2      54.4                           1310691.8750
    0:01:57   63533.0      0.17     292.2      51.9                           1325519.1250
    0:01:57   63533.0      0.17     292.2      51.9                           1325519.1250
    0:01:59   63569.5      0.17     292.2      51.9                           1326652.6250

  Beginning Delay Optimization
  ----------------------------
    0:01:59   63569.5      0.17     292.2      51.9                           1326652.6250
    0:02:02   63634.6      0.17     211.9      52.5                           1328771.1250
    0:02:02   63634.6      0.17     211.9      52.5                           1328771.1250
    0:02:03   63647.4      0.17     211.9      52.5                           1329290.7500
    0:02:03   63647.4      0.17     211.9      52.5                           1329290.7500
    0:02:03   63647.4      0.17     211.9      52.5                           1329290.7500
    0:02:03   63647.4      0.17     211.9      52.5                           1329290.7500
    0:02:03   63647.4      0.17     211.9      52.5                           1329290.7500


  Beginning Design Rule Fixing  (max_capacitance)
  ----------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:02:03   63647.4      0.17     211.9      52.5                           1329290.7500
  Global Optimization (Phase 32)
  Global Optimization (Phase 33)
  Global Optimization (Phase 34)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer3/genblk1[2].mac/valid_out_reg' is removed because it is merged to 'genLayer3/genblk1[0].mac/valid_out_reg'. (OPT-1215)
    0:02:05   63566.0      0.15     206.6       0.0 genLayer1/genblk1[0].mac/mult_in_reg[2]/D 1325674.6250
    0:02:05   63562.3      0.15     206.5       0.0                           1325527.6250
    0:02:10   63767.9      0.14     200.2       3.3                           1332702.3750

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:02:10   63767.9      0.14     200.2       3.3                           1332702.3750
    0:02:11   63759.7      0.14     200.2      10.6                           1332379.0000


  Beginning Leakage Power Optimization  (max_leakage_power 0)
  ------------------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:02:19   63556.2      0.14     195.6      10.6                           1327252.5000
  Global Optimization (Phase 35)
  Global Optimization (Phase 36)
  Global Optimization (Phase 37)
  Global Optimization (Phase 38)
  Global Optimization (Phase 39)
  Global Optimization (Phase 40)
  Global Optimization (Phase 41)
  Global Optimization (Phase 42)
  Global Optimization (Phase 43)
  Global Optimization (Phase 44)
  Global Optimization (Phase 45)
  Global Optimization (Phase 46)
  Global Optimization (Phase 47)
  Global Optimization (Phase 48)
  Global Optimization (Phase 49)
  Global Optimization (Phase 50)
  Global Optimization (Phase 51)
  Global Optimization (Phase 52)
  Global Optimization (Phase 53)
  Global Optimization (Phase 54)
  Global Optimization (Phase 55)
  Global Optimization (Phase 56)
  Global Optimization (Phase 57)
  Global Optimization (Phase 58)
  Global Optimization (Phase 59)
  Global Optimization (Phase 60)
  Global Optimization (Phase 61)
  Global Optimization (Phase 62)
  Global Optimization (Phase 63)
    0:02:35   62853.7      0.00       0.0       0.0                           1296460.0000
    0:02:35   62853.7      0.00       0.0       0.0                           1296460.0000
    0:02:35   62853.7      0.00       0.0       0.0                           1296460.0000
    0:02:37   62812.2      0.00       0.0       0.0                           1292632.5000
    0:02:37   62812.2      0.00       0.0       0.0                           1292632.5000
    0:02:37   62812.2      0.00       0.0       0.0                           1292632.5000
    0:02:37   62812.2      0.00       0.0       0.0                           1292632.5000
    0:02:37   62812.2      0.00       0.0       0.0                           1292632.5000
    0:02:37   62812.2      0.00       0.0       0.0                           1292632.5000
    0:02:37   62812.2      0.00       0.0       0.0                           1292632.5000
    0:02:37   62812.2      0.00       0.0       0.0                           1292632.5000
    0:02:37   62812.2      0.00       0.0       0.0                           1292632.5000
    0:02:37   62812.2      0.00       0.0       0.0                           1292632.5000
    0:02:37   62812.2      0.00       0.0       0.0                           1292632.5000
    0:02:37   62812.2      0.00       0.0       0.0                           1292632.5000
    0:02:37   62812.2      0.00       0.0       0.0                           1292632.5000
    0:02:37   62812.2      0.00       0.0       0.0                           1292632.5000
    0:02:37   62812.2      0.00       0.0       0.0                           1292632.5000
    0:02:37   62812.2      0.00       0.0       0.0                           1292632.5000
    0:02:37   62812.2      0.00       0.0       0.0                           1292632.5000
    0:02:37   62812.2      0.00       0.0       0.0                           1292632.5000
    0:02:37   62812.2      0.00       0.0       0.0                           1292632.5000

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:02:38   62812.2      0.00       0.0       0.0                           1292632.5000
    0:02:41   62531.5      0.01       0.1       0.0                           1282013.0000
    0:02:41   62535.3      0.00       0.0       0.0                           1282173.0000
    0:02:41   62535.3      0.00       0.0       0.0                           1282173.0000
    0:02:42   62531.8      0.00       0.0       0.0                           1282009.6250
    0:02:44   62430.2      0.00       0.0       0.0                           1279224.8750
    0:02:44   62414.0      0.00       0.0       0.0                           1278583.3750
    0:02:44   62414.0      0.00       0.0       0.0                           1278583.3750
    0:02:45   62351.5      0.00       0.0       0.0                           1275212.8750
Loading db file '/home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Warning: Design 'net_64_33_9_10_16_8' contains 1 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
     Net 'genLayer1/genblk1[0].mem_x/clk': 6530 load(s), 1 driver(s)
Information: State dependent leakage is now switched from off to on.
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
1
report_area
 
****************************************
Report : area
Design : net_64_33_9_10_16_8
Version: J-2014.09-SP5-2
Date   : Fri Dec  3 12:58:59 2021
****************************************

Information: Updating design information... (UID-85)
Warning: Design 'net_64_33_9_10_16_8' contains 1 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
Library(s) Used:

    NangateOpenCellLibrary (File: /home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db)

Number of ports:                           38
Number of nets:                         29490
Number of cells:                        23986
Number of combinational cells:          19534
Number of sequential cells:              4450
Number of macros/black boxes:               0
Number of buf/inv:                       1703
Number of references:                      57

Combinational area:              32801.790390
Buf/Inv area:                     2305.422013
Noncombinational area:           29549.672931
Macro/Black Box area:                0.000000
Net Interconnect area:      undefined  (Wire load has zero net area)

Total cell area:                 62351.463321
Total area:                 undefined
1
report_power
 
****************************************
Report : power
        -analysis_effort low
Design : net_64_33_9_10_16_8
Version: J-2014.09-SP5-2
Date   : Fri Dec  3 12:59:00 2021
****************************************


Library(s) Used:

    NangateOpenCellLibrary (File: /home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db)


Operating Conditions: typical   Library: NangateOpenCellLibrary
Wire Load Model Mode: top

Design        Wire Load Model            Library
------------------------------------------------
net_64_33_9_10_16_8    5K_hvratio_1_1    NangateOpenCellLibrary


Global Operating Voltage = 1.1  
Power-specific unit information :
    Voltage Units = 1V
    Capacitance Units = 1.000000ff
    Time Units = 1ns
    Dynamic Power Units = 1uW    (derived from V,C,T units)
    Leakage Power Units = 1nW


  Cell Internal Power  =  32.2454 mW   (99%)
  Net Switching Power  = 253.7289 uW    (1%)
                         ---------
Total Dynamic Power    =  32.4991 mW  (100%)

Cell Leakage Power     =   1.2936 mW


                 Internal         Switching           Leakage            Total
Power Group      Power            Power               Power              Power   (   %    )  Attrs
--------------------------------------------------------------------------------------------------
io_pad             0.0000            0.0000            0.0000            0.0000  (   0.00%)
memory             0.0000            0.0000            0.0000            0.0000  (   0.00%)
black_box          0.0000            0.0000            0.0000            0.0000  (   0.00%)
clock_network      0.0000            0.0000            0.0000            0.0000  (   0.00%)
register       3.2125e+04           33.3083        5.1239e+05        3.2670e+04  (  96.68%)
sequential         0.0000            0.0000            0.0000            0.0000  (   0.00%)
combinational    120.0999          220.4192        7.8123e+05        1.1218e+03  (   3.32%)
--------------------------------------------------------------------------------------------------
Total          3.2245e+04 uW       253.7275 uW     1.2936e+06 nW     3.3792e+04 uW
1
report_timing
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : net_64_33_9_10_16_8
Version: J-2014.09-SP5-2
Date   : Fri Dec  3 12:59:00 2021
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: typical   Library: NangateOpenCellLibrary
Wire Load Model Mode: top

  Startpoint: genLayer3/genblk1[1].mac/b_in_reg[9]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: genLayer3/genblk1[1].mac/mult_in_reg[14]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  net_64_33_9_10_16_8
                     5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  genLayer3/genblk1[1].mac/b_in_reg[9]/CK (DFF_X2)        0.00 #     0.00 r
  genLayer3/genblk1[1].mac/b_in_reg[9]/Q (DFF_X2)         0.16       0.16 r
  U15918/ZN (XNOR2_X1)                                    0.09       0.26 r
  U14047/ZN (OR2_X4)                                      0.07       0.33 r
  U14688/ZN (OAI22_X1)                                    0.05       0.38 f
  U19328/CO (FA_X1)                                       0.11       0.49 f
  U19367/ZN (OR2_X1)                                      0.06       0.56 f
  U19368/ZN (NAND2_X1)                                    0.03       0.58 r
  U19369/ZN (NAND2_X1)                                    0.03       0.61 f
  U19404/CO (FA_X1)                                       0.10       0.72 f
  U19504/S (FA_X1)                                        0.16       0.88 r
  U19427/ZN (NOR2_X1)                                     0.04       0.91 f
  U19428/ZN (NOR3_X1)                                     0.07       0.98 r
  U19434/ZN (NOR2_X1)                                     0.02       1.00 f
  U19534/ZN (OAI211_X1)                                   0.04       1.04 r
  U19640/ZN (NAND2_X1)                                    0.04       1.08 f
  U15071/ZN (AOI21_X1)                                    0.05       1.13 r
  U19975/ZN (NAND2_X2)                                    0.07       1.20 f
  U23752/ZN (OAI21_X1)                                    0.05       1.26 r
  genLayer3/genblk1[1].mac/mult_in_reg[14]/D (DFF_X1)     0.01       1.27 r
  data arrival time                                                  1.27

  clock clk (rise edge)                                   1.30       1.30
  clock network delay (ideal)                             0.00       1.30
  genLayer3/genblk1[1].mac/mult_in_reg[14]/CK (DFF_X1)
                                                          0.00       1.30 r
  library setup time                                     -0.03       1.27
  data required time                                                 1.27
  --------------------------------------------------------------------------
  data required time                                                 1.27
  data arrival time                                                 -1.27
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


1
write -f verilog $TOP_MOD_NAME -output gates.v -hierarchy
Writing verilog file '/home/home5/aalgewaththa/ese507work/proj3/part3/hdl/gates.v'.
Warning: Verilog 'assign' or 'tran' statements are written out. (VO-4)
1
quit

Thank you...

                      Design Compiler Graphical
                            DC Ultra (TM)
                             DFTMAX (TM)
                         Power Compiler (TM)
                           DesignWare (R)
                           DC Expert (TM)
                         Design Vision (TM)
                          HDL Compiler (TM)
                         VHDL Compiler (TM)
                            DFT Compiler
                        Library Compiler (TM)
                         Design Compiler(R)

         Version J-2014.09-SP5-2 for RHEL64 -- Jul 11, 2015
               Copyright (c) 1988-2015 Synopsys, Inc.

This software and the associated documentation are confidential and 
proprietary to Synopsys, Inc. Your use or disclosure of this software 
is subject to the terms and conditions of a written license agreement 
between you, or your company, and Synopsys, Inc.

Initializing...
##############################################
# Setup: fill out the following parameters: name of clock signal, clock period (ns),
# reset signal name (if used), name of top-level module, name of source file
set CLK_NAME "clk";
clk
set CLK_PERIOD 1.35
1.35
set RST_NAME "reset";
reset
set TOP_MOD_NAME net_64_33_9_10_16_8
net_64_33_9_10_16_8
set SRC_FILE net_64_33_9_10_16_8.sv
net_64_33_9_10_16_8.sv
# If you have multiple source files, change the line above to list them all like this:
# set SRC_FILE net_64_33_9_10_16_8.sv
###############################################
source setupdc.tcl
NangateOpenCellLibrary_typical.db dw_foundation.sldb
file mkdir work_synth
# optimize FSMs
set fsm_auto_inferring "true"; 
true
set fsm_enable_state_minimization "true";
true
define_design_lib WORK -path work_synth
1
analyze $SRC_FILE -format sverilog
Running PRESTO HDLC
Searching for ./net_64_33_9_10_16_8.sv
Compiling source file ./net_64_33_9_10_16_8.sv
Presto compilation completed successfully.
Loading db file '/home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db'
Loading db file '/usr/local/synopsys/syn/libraries/syn/dw_foundation.sldb'
1
elaborate -work WORK $TOP_MOD_NAME
Loading db file '/usr/local/synopsys/syn/libraries/syn/gtech.db'
Loading db file '/usr/local/synopsys/syn/libraries/syn/standard.sldb'
  Loading link library 'NangateOpenCellLibrary'
  Loading link library 'gtech'
Running PRESTO HDLC
Presto compilation completed successfully.
Elaborated 1 design.
Current design is now 'net_64_33_9_10_16_8'.
Information: Building the design 'layer1_64_33_16_2'. (HDL-193)
Warning:  ./net_64_33_9_10_16_8.sv:138: signed to unsigned conversion occurs. (VER-318)
Warning:  ./net_64_33_9_10_16_8.sv:146: signed to unsigned conversion occurs. (VER-318)

Inferred memory devices in process
	in routine layer1_64_33_16_2 line 120 in file
		'./net_64_33_9_10_16_8.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     y_next_reg      | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
|    conv_done_reg    | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     y_point_reg     | Flip-flop |   6   |  Y  | N  | N  | N  | N  | N  | N  |
|     y_valid_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     y_mem_i_reg     | Flip-flop |   5   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'layer2_32_9_16_3'. (HDL-193)
Warning:  ./net_64_33_9_10_16_8.sv:337: signed to unsigned conversion occurs. (VER-318)
Warning:  ./net_64_33_9_10_16_8.sv:345: signed to unsigned conversion occurs. (VER-318)

Inferred memory devices in process
	in routine layer2_32_9_16_3 line 319 in file
		'./net_64_33_9_10_16_8.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     y_next_reg      | Flip-flop |   3   |  Y  | N  | N  | N  | N  | N  | N  |
|    conv_done_reg    | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     y_point_reg     | Flip-flop |   6   |  Y  | N  | N  | N  | N  | N  | N  |
|     y_valid_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     y_mem_i_reg     | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'layer3_24_10_16_3'. (HDL-193)
Warning:  ./net_64_33_9_10_16_8.sv:512: signed to unsigned conversion occurs. (VER-318)
Warning:  ./net_64_33_9_10_16_8.sv:520: signed to unsigned conversion occurs. (VER-318)

Inferred memory devices in process
	in routine layer3_24_10_16_3 line 494 in file
		'./net_64_33_9_10_16_8.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     y_next_reg      | Flip-flop |   3   |  Y  | N  | N  | N  | N  | N  | N  |
|    conv_done_reg    | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     y_point_reg     | Flip-flop |   5   |  Y  | N  | N  | N  | N  | N  | N  |
|     y_valid_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     y_mem_i_reg     | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'control' instantiated from design 'layer1_64_33_16_2' with
	the parameters "16,64,33,16". (HDL-193)
Warning:  ./net_64_33_9_10_16_8.sv:653: signed to unsigned conversion occurs. (VER-318)

Inferred memory devices in process
	in routine control_ADDR_WIDTH16_X_LEN_IN64_F_LEN_IN33_OFFSET16 line 600 in file
		'./net_64_33_9_10_16_8.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      idle_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|    clear_acc_reg    | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     en_acc_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     y_valid_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
| point_calc_done_reg | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
| next_clear_acc_reg  | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|    y_counter_reg    | Flip-flop |   6   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine control_ADDR_WIDTH16_X_LEN_IN64_F_LEN_IN33_OFFSET16 line 642 in file
		'./net_64_33_9_10_16_8.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     x_ready_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     wr_en_x_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|    x_counter_reg    | Flip-flop |   6   |  Y  | N  | N  | N  | N  | N  | N  |
|    x_loaded_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     addr_x_reg      | Flip-flop |   6   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine control_ADDR_WIDTH16_X_LEN_IN64_F_LEN_IN33_OFFSET16 line 680 in file
		'./net_64_33_9_10_16_8.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     addr_f_reg      | Flip-flop |   7   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'layer1_64_33_16_2_f_rom'. (HDL-193)
Warning:  ./net_64_33_9_10_16_8.sv:163: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_64_33_9_10_16_8.sv:166: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_64_33_9_10_16_8.sv:172: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_64_33_9_10_16_8.sv:173: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_64_33_9_10_16_8.sv:174: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_64_33_9_10_16_8.sv:176: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_64_33_9_10_16_8.sv:177: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_64_33_9_10_16_8.sv:179: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_64_33_9_10_16_8.sv:183: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_64_33_9_10_16_8.sv:186: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_64_33_9_10_16_8.sv:187: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_64_33_9_10_16_8.sv:189: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_64_33_9_10_16_8.sv:193: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_64_33_9_10_16_8.sv:195: unsigned to signed assignment occurs. (VER-318)

Statistics for case statements in always block at line 161 in file
	'./net_64_33_9_10_16_8.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           162            |     no/auto      |
===============================================

Inferred memory devices in process
	in routine layer1_64_33_16_2_f_rom line 161 in file
		'./net_64_33_9_10_16_8.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        z_reg        | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'memory' instantiated from design 'layer1_64_33_16_2' with
	the parameters "16,64". (HDL-193)

Inferred memory devices in process
	in routine memory_WIDTH16_SIZE64 line 562 in file
		'./net_64_33_9_10_16_8.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    data_out_reg     | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
====================================================================
|     block name/line       | Inputs | Outputs | # sel inputs | MB |
====================================================================
| memory_WIDTH16_SIZE64/563 |   64   |   16    |      6       | N  |
====================================================================
Presto compilation completed successfully.
Information: Building the design 'memory' instantiated from design 'layer1_64_33_16_2' with
	the parameters "16,16". (HDL-193)

Inferred memory devices in process
	in routine memory_WIDTH16_SIZE16 line 562 in file
		'./net_64_33_9_10_16_8.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    data_out_reg     | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
====================================================================
|     block name/line       | Inputs | Outputs | # sel inputs | MB |
====================================================================
| memory_WIDTH16_SIZE16/563 |   16   |   16    |      4       | N  |
====================================================================
Presto compilation completed successfully.
Information: Building the design 'mac' instantiated from design 'layer1_64_33_16_2' with
	the parameters "16,16". (HDL-193)

Inferred memory devices in process
	in routine mac_WIDTH16_OUT_WIDTH16 line 751 in file
		'./net_64_33_9_10_16_8.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     mult_in_reg     | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|    valid_out_reg    | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|        f_reg        | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|      a_in_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|      b_in_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|  correct_mult_reg   | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|    enable_f_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'control' instantiated from design 'layer2_32_9_16_3' with
	the parameters "16,32,9,8". (HDL-193)
Warning:  ./net_64_33_9_10_16_8.sv:653: signed to unsigned conversion occurs. (VER-318)

Inferred memory devices in process
	in routine control_ADDR_WIDTH16_X_LEN_IN32_F_LEN_IN9_OFFSET8 line 600 in file
		'./net_64_33_9_10_16_8.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      idle_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|    clear_acc_reg    | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     en_acc_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     y_valid_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
| point_calc_done_reg | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
| next_clear_acc_reg  | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|    y_counter_reg    | Flip-flop |   6   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine control_ADDR_WIDTH16_X_LEN_IN32_F_LEN_IN9_OFFSET8 line 642 in file
		'./net_64_33_9_10_16_8.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     x_ready_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     wr_en_x_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|    x_counter_reg    | Flip-flop |   5   |  Y  | N  | N  | N  | N  | N  | N  |
|    x_loaded_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     addr_x_reg      | Flip-flop |   5   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine control_ADDR_WIDTH16_X_LEN_IN32_F_LEN_IN9_OFFSET8 line 680 in file
		'./net_64_33_9_10_16_8.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     addr_f_reg      | Flip-flop |   5   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'layer2_32_9_16_3_f_rom'. (HDL-193)
Warning:  ./net_64_33_9_10_16_8.sv:363: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_64_33_9_10_16_8.sv:366: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_64_33_9_10_16_8.sv:368: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_64_33_9_10_16_8.sv:369: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_64_33_9_10_16_8.sv:370: unsigned to signed assignment occurs. (VER-318)

Statistics for case statements in always block at line 360 in file
	'./net_64_33_9_10_16_8.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           361            |     no/auto      |
===============================================

Inferred memory devices in process
	in routine layer2_32_9_16_3_f_rom line 360 in file
		'./net_64_33_9_10_16_8.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        z_reg        | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'memory' instantiated from design 'layer2_32_9_16_3' with
	the parameters "16,32". (HDL-193)

Inferred memory devices in process
	in routine memory_WIDTH16_SIZE32 line 562 in file
		'./net_64_33_9_10_16_8.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    data_out_reg     | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
====================================================================
|     block name/line       | Inputs | Outputs | # sel inputs | MB |
====================================================================
| memory_WIDTH16_SIZE32/563 |   32   |   16    |      5       | N  |
====================================================================
Presto compilation completed successfully.
Information: Building the design 'memory' instantiated from design 'layer2_32_9_16_3' with
	the parameters "16,8". (HDL-193)

Inferred memory devices in process
	in routine memory_WIDTH16_SIZE8 line 562 in file
		'./net_64_33_9_10_16_8.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    data_out_reg     | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
===================================================================
|     block name/line      | Inputs | Outputs | # sel inputs | MB |
===================================================================
| memory_WIDTH16_SIZE8/563 |   8    |   16    |      3       | N  |
===================================================================
Presto compilation completed successfully.
Information: Building the design 'control' instantiated from design 'layer3_24_10_16_3' with
	the parameters "16,24,10,5". (HDL-193)
Warning:  ./net_64_33_9_10_16_8.sv:653: signed to unsigned conversion occurs. (VER-318)

Inferred memory devices in process
	in routine control_ADDR_WIDTH16_X_LEN_IN24_F_LEN_IN10_OFFSET5 line 600 in file
		'./net_64_33_9_10_16_8.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      idle_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|    clear_acc_reg    | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     en_acc_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     y_valid_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
| point_calc_done_reg | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
| next_clear_acc_reg  | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|    y_counter_reg    | Flip-flop |   5   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine control_ADDR_WIDTH16_X_LEN_IN24_F_LEN_IN10_OFFSET5 line 642 in file
		'./net_64_33_9_10_16_8.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     x_ready_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     wr_en_x_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|    x_counter_reg    | Flip-flop |   5   |  Y  | N  | N  | N  | N  | N  | N  |
|    x_loaded_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     addr_x_reg      | Flip-flop |   5   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine control_ADDR_WIDTH16_X_LEN_IN24_F_LEN_IN10_OFFSET5 line 680 in file
		'./net_64_33_9_10_16_8.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     addr_f_reg      | Flip-flop |   5   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'layer3_24_10_16_3_f_rom'. (HDL-193)
Warning:  ./net_64_33_9_10_16_8.sv:538: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_64_33_9_10_16_8.sv:539: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_64_33_9_10_16_8.sv:541: unsigned to signed assignment occurs. (VER-318)

Statistics for case statements in always block at line 535 in file
	'./net_64_33_9_10_16_8.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           536            |     no/auto      |
===============================================

Inferred memory devices in process
	in routine layer3_24_10_16_3_f_rom line 535 in file
		'./net_64_33_9_10_16_8.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        z_reg        | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'memory' instantiated from design 'layer3_24_10_16_3' with
	the parameters "16,24". (HDL-193)

Inferred memory devices in process
	in routine memory_WIDTH16_SIZE24 line 562 in file
		'./net_64_33_9_10_16_8.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    data_out_reg     | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'memory' instantiated from design 'layer3_24_10_16_3' with
	the parameters "16,5". (HDL-193)

Inferred memory devices in process
	in routine memory_WIDTH16_SIZE5 line 562 in file
		'./net_64_33_9_10_16_8.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    data_out_reg     | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
1
###### CLOCKS AND PORTS #######
set CLK_PORT [get_ports $CLK_NAME]
{clk}
set TMP1 [remove_from_collection [all_inputs] $CLK_PORT]
{reset x_data[15] x_data[14] x_data[13] x_data[12] x_data[11] x_data[10] x_data[9] x_data[8] x_data[7] x_data[6] x_data[5] x_data[4] x_data[3] x_data[2] x_data[1] x_data[0] x_valid y_ready}
set INPUTS [remove_from_collection $TMP1 $RST_NAME]
{x_data[15] x_data[14] x_data[13] x_data[12] x_data[11] x_data[10] x_data[9] x_data[8] x_data[7] x_data[6] x_data[5] x_data[4] x_data[3] x_data[2] x_data[1] x_data[0] x_valid y_ready}
create_clock -period $CLK_PERIOD [get_ports clk]
1
# set delay for inputs to be 0.2ns
set_input_delay 0.2 -max -clock clk $INPUTS
1
set_output_delay 0.2 -max -clock clk [all_outputs]
1
###### OPTIMIZATION #######
set_max_area 0 
1
###### RUN #####
compile_ultra
Information: Performing power optimization. (PWR-850)
Alib files are up-to-date.
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library  |         Version         | Available |
============================================================================
| Basic DW Building Blocks           | J-2014.09-DWBB_201409.5.2 |   *     |
| Licensed DW Building Blocks        | J-2014.09-DWBB_201409.5.2 |   *     |
============================================================================

Information: Sequential output inversion is enabled.  SVF file must be used for formal verification. (OPT-1208)

Information: There are 48 potential problems in your design. Please run 'check_design' for more information. (LINT-99)


Loaded alib file './alib-52/NangateOpenCellLibrary_typical.db.alib'
  Building model 'DW01_NAND2'
Information: Ungrouping hierarchy genLayer1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer2 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer3 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer1/ctrl before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer1/mem_f before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer1/genblk1[0].mem_y before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer1/genblk1[0].mac before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer1/genblk1[1].mem_y before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer1/genblk1[1].mac before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer2/ctrl before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer2/mem_f before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer2/genblk1[0].mem_x before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer2/genblk1[0].mem_y before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer2/genblk1[0].mac before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer2/genblk1[1].mem_x before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer2/genblk1[1].mem_y before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer2/genblk1[1].mac before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer2/genblk1[2].mem_x before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer2/genblk1[2].mem_y before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer2/genblk1[2].mac before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer3/ctrl before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer3/mem_f before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer3/genblk1[0].mem_x before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer3/genblk1[0].mem_y before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer3/genblk1[0].mac before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer3/genblk1[1].mem_x before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer3/genblk1[1].mem_y before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer3/genblk1[1].mac before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer3/genblk1[2].mem_x before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer3/genblk1[2].mem_y before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer3/genblk1[2].mac before Pass 1 (OPT-776)
Information: Ungrouping 31 of 34 hierarchies before Pass 1 (OPT-775)
Information: State dependent leakage is now switched from on to off.

  Beginning Pass 1 Mapping
  ------------------------
  Processing 'net_64_33_9_10_16_8'
Information: Added key list 'DesignWare' to design 'net_64_33_9_10_16_8'. (DDB-72)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer1/mem_f/z_reg[14]' is removed because it is merged to 'genLayer1/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer1/mem_f/z_reg[13]' is removed because it is merged to 'genLayer1/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer1/mem_f/z_reg[12]' is removed because it is merged to 'genLayer1/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer1/mem_f/z_reg[11]' is removed because it is merged to 'genLayer1/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer1/mem_f/z_reg[10]' is removed because it is merged to 'genLayer1/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer1/mem_f/z_reg[9]' is removed because it is merged to 'genLayer1/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer1/mem_f/z_reg[8]' is removed because it is merged to 'genLayer1/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer1/mem_f/z_reg[7]' is removed because it is merged to 'genLayer1/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer1/mem_f/z_reg[6]' is removed because it is merged to 'genLayer1/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer1/mem_f/z_reg[5]' is removed because it is merged to 'genLayer1/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer1/mem_f/z_reg[4]' is removed because it is merged to 'genLayer1/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer1/mem_f/z_reg[3]' is removed because it is merged to 'genLayer1/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer2/mem_f/z_reg[14]' is removed because it is merged to 'genLayer2/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer2/mem_f/z_reg[13]' is removed because it is merged to 'genLayer2/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer2/mem_f/z_reg[12]' is removed because it is merged to 'genLayer2/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer2/mem_f/z_reg[11]' is removed because it is merged to 'genLayer2/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer2/mem_f/z_reg[10]' is removed because it is merged to 'genLayer2/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer2/mem_f/z_reg[9]' is removed because it is merged to 'genLayer2/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer2/mem_f/z_reg[8]' is removed because it is merged to 'genLayer2/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer2/mem_f/z_reg[7]' is removed because it is merged to 'genLayer2/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer2/mem_f/z_reg[6]' is removed because it is merged to 'genLayer2/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer2/mem_f/z_reg[5]' is removed because it is merged to 'genLayer2/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer2/mem_f/z_reg[4]' is removed because it is merged to 'genLayer2/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer2/mem_f/z_reg[3]' is removed because it is merged to 'genLayer2/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer3/mem_f/z_reg[14]' is removed because it is merged to 'genLayer3/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer3/mem_f/z_reg[13]' is removed because it is merged to 'genLayer3/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer3/mem_f/z_reg[12]' is removed because it is merged to 'genLayer3/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer3/mem_f/z_reg[11]' is removed because it is merged to 'genLayer3/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer3/mem_f/z_reg[10]' is removed because it is merged to 'genLayer3/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer3/mem_f/z_reg[9]' is removed because it is merged to 'genLayer3/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer3/mem_f/z_reg[8]' is removed because it is merged to 'genLayer3/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer3/mem_f/z_reg[7]' is removed because it is merged to 'genLayer3/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer3/mem_f/z_reg[6]' is removed because it is merged to 'genLayer3/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer3/mem_f/z_reg[5]' is removed because it is merged to 'genLayer3/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer3/mem_f/z_reg[4]' is removed because it is merged to 'genLayer3/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer3/mem_f/z_reg[3]' is removed because it is merged to 'genLayer3/mem_f/z_reg[15]'. (OPT-1215)
 Implement Synthetic for 'net_64_33_9_10_16_8'.
  Processing 'memory_WIDTH16_SIZE64_0'
 Implement Synthetic for 'memory_WIDTH16_SIZE64_0'.

  Updating timing information
Information: Updating design information... (UID-85)
Information: The register 'genLayer1/y_next_reg[1]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[0].mem_y/mem_reg[15][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[0].mem_y/mem_reg[13][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[0].mem_y/mem_reg[11][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[0].mem_y/mem_reg[9][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[0].mem_y/mem_reg[14][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[0].mem_y/mem_reg[12][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[0].mem_y/mem_reg[10][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[0].mem_y/mem_reg[8][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[0].mem_y/mem_reg[7][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[0].mem_y/mem_reg[5][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[0].mem_y/mem_reg[3][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[0].mem_y/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[0].mem_y/mem_reg[6][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[0].mem_y/mem_reg[4][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[0].mem_y/mem_reg[2][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[0].mem_y/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[1].mem_y/mem_reg[15][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[1].mem_y/mem_reg[13][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[1].mem_y/mem_reg[11][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[1].mem_y/mem_reg[9][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[1].mem_y/mem_reg[14][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[1].mem_y/mem_reg[12][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[1].mem_y/mem_reg[10][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[1].mem_y/mem_reg[8][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[1].mem_y/mem_reg[7][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[1].mem_y/mem_reg[5][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[1].mem_y/mem_reg[3][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[1].mem_y/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[1].mem_y/mem_reg[6][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[1].mem_y/mem_reg[4][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[1].mem_y/mem_reg[2][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[1].mem_y/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_y/mem_reg[7][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_y/mem_reg[3][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_y/mem_reg[5][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_y/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_y/mem_reg[6][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_y/mem_reg[4][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_y/mem_reg[2][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_y/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_y/mem_reg[7][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_y/mem_reg[3][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_y/mem_reg[5][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_y/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_y/mem_reg[6][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_y/mem_reg[4][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_y/mem_reg[2][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_y/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_y/mem_reg[7][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_y/mem_reg[3][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_y/mem_reg[5][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_y/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_y/mem_reg[6][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_y/mem_reg[4][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_y/mem_reg[2][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_y/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_y/mem_reg[3][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_y/mem_reg[2][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_y/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_y/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_y/mem_reg[4][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_y/mem_reg[3][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_y/mem_reg[2][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_y/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_y/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_y/mem_reg[4][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_y/mem_reg[3][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_y/mem_reg[2][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_y/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_y/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_y/mem_reg[4][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_y/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_y/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_y/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_y/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_y/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_y/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[1].mem_y/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[0].mem_y/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer1/genblk1[1].mac/correct_mult_reg' is removed because it is merged to 'genLayer1/genblk1[0].mac/correct_mult_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer2/genblk1[1].mac/correct_mult_reg' is removed because it is merged to 'genLayer2/genblk1[0].mac/correct_mult_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer2/genblk1[2].mac/correct_mult_reg' is removed because it is merged to 'genLayer2/genblk1[0].mac/correct_mult_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer3/genblk1[1].mac/correct_mult_reg' is removed because it is merged to 'genLayer3/genblk1[2].mac/correct_mult_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer3/genblk1[0].mac/correct_mult_reg' is removed because it is merged to 'genLayer3/genblk1[2].mac/correct_mult_reg'. (OPT-1215)

  Beginning Mapping Optimizations  (Ultra High effort)
  -------------------------------
Information: The register 'genLayer1/y_mem_i_reg[4]' will be removed. (OPT-1207)
  Mapping Optimization (Phase 1)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer1/genblk1[0].mac/enable_f_reg' is removed because it is merged to 'genLayer1/genblk1[1].mac/enable_f_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer2/genblk1[1].mac/enable_f_reg' is removed because it is merged to 'genLayer2/genblk1[2].mac/enable_f_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer2/genblk1[0].mac/enable_f_reg' is removed because it is merged to 'genLayer2/genblk1[2].mac/enable_f_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer3/genblk1[1].mac/enable_f_reg' is removed because it is merged to 'genLayer3/genblk1[2].mac/enable_f_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer3/genblk1[0].mac/enable_f_reg' is removed because it is merged to 'genLayer3/genblk1[2].mac/enable_f_reg'. (OPT-1215)
Information: The register 'genLayer1/y_point_reg[5]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/ctrl/addr_f_reg[6]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/ctrl/addr_f_reg[4]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[2][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[3][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[4][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[5][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[6][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[7][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[8][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[9][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[10][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[11][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[12][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[13][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[14][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[15][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[16][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[17][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[18][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[19][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[20][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[21][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[22][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[23][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[24][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[25][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[26][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[27][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[28][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[29][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[30][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[31][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[2][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[3][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[4][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[5][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[6][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[7][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[2][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[3][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[4][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[5][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[6][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[7][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[8][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[9][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[10][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[11][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[12][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[13][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[14][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[15][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[8][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[9][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[10][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[11][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[12][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[13][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[14][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[15][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[16][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[17][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[18][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[19][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[20][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[21][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[22][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[23][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[16][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[17][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[18][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[19][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[20][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[21][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[22][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[23][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[24][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[25][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[26][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[27][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[28][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[29][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[30][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[31][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[24][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[25][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[26][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[27][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[28][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[29][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[30][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[31][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/ctrl/addr_f_reg[4]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/mem_reg[2][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/mem_reg[4][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/mem_reg[6][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/mem_reg[3][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/mem_reg[5][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/mem_reg[7][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/mem_reg[8][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/mem_reg[9][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/mem_reg[10][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/mem_reg[11][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/mem_reg[12][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/mem_reg[13][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/mem_reg[14][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/mem_reg[15][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/mem_reg[16][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/mem_reg[18][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/mem_reg[20][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/mem_reg[22][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/mem_reg[17][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/mem_reg[19][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/mem_reg[21][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/mem_reg[23][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mac/a_in_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/mem_reg[8][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/mem_reg[10][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/mem_reg[12][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/mem_reg[14][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/mem_reg[9][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/mem_reg[11][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/mem_reg[13][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/mem_reg[15][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/mem_reg[16][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/mem_reg[18][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/mem_reg[20][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/mem_reg[22][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/mem_reg[17][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/mem_reg[19][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/mem_reg[21][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/mem_reg[23][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/mem_reg[2][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/mem_reg[4][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/mem_reg[6][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/mem_reg[3][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/mem_reg[5][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/mem_reg[7][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mac/a_in_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/mem_reg[2][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/mem_reg[4][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/mem_reg[6][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/mem_reg[3][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/mem_reg[5][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/mem_reg[7][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/mem_reg[8][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/mem_reg[10][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/mem_reg[12][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/mem_reg[14][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/mem_reg[9][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/mem_reg[11][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/mem_reg[13][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/mem_reg[15][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/mem_reg[16][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/mem_reg[18][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/mem_reg[20][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/mem_reg[22][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/mem_reg[17][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/mem_reg[19][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/mem_reg[21][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/mem_reg[23][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mac/a_in_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mac/a_in_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mac/a_in_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mac/a_in_reg[15]' is a constant and will be removed. (OPT-1206)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer2/genblk1[1].mac/valid_out_reg' is removed because it is merged to 'genLayer2/genblk1[2].mac/valid_out_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer2/genblk1[0].mac/valid_out_reg' is removed because it is merged to 'genLayer2/genblk1[2].mac/valid_out_reg'. (OPT-1215)

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:01:05   67387.1      1.00     691.9    2957.1                           1462937.1250
    0:01:05   67387.1      1.00     691.9    2957.1                           1462937.1250
    0:01:05   67387.1      1.00     691.9    2957.1                           1462937.1250
    0:01:05   67378.9      0.99     690.4    2909.6                           1462492.2500
  Re-synthesis Optimization (Phase 1)
  Re-synthesis Optimization (Phase 2)
  Global Optimization (Phase 1)
  Global Optimization (Phase 2)
  Global Optimization (Phase 3)
  Global Optimization (Phase 4)
  Global Optimization (Phase 5)
  Global Optimization (Phase 6)
  Global Optimization (Phase 7)
  Global Optimization (Phase 8)
  Global Optimization (Phase 9)
  Global Optimization (Phase 10)
  Global Optimization (Phase 11)
  Global Optimization (Phase 12)
  Global Optimization (Phase 13)
  Global Optimization (Phase 14)
  Global Optimization (Phase 15)
  Global Optimization (Phase 16)
  Global Optimization (Phase 17)
  Global Optimization (Phase 18)
  Global Optimization (Phase 19)
  Global Optimization (Phase 20)
  Global Optimization (Phase 21)
  Global Optimization (Phase 22)
  Global Optimization (Phase 23)
  Global Optimization (Phase 24)
  Global Optimization (Phase 25)
  Global Optimization (Phase 26)
  Global Optimization (Phase 27)
  Global Optimization (Phase 28)
  Global Optimization (Phase 29)
  Global Optimization (Phase 30)
  Global Optimization (Phase 31)
  Global Optimization (Phase 32)
  Selecting critical implementations
  Mapping 'net_64_33_9_10_16_8_DW01_add_0'
  Mapping 'net_64_33_9_10_16_8_DW01_add_1'
    0:01:35   61912.0      0.30     214.6      69.9                           1275904.7500



  Beginning Delay Optimization Phase
  ----------------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:01:35   61912.0      0.30     214.6      69.9                           1275904.7500
    0:01:36   61912.0      0.30     214.6      69.9                           1275904.7500
    0:01:37   61793.9      0.30     220.9      30.4                           1267915.6250
    0:01:37   61793.9      0.30     220.9      30.4                           1267915.6250
    0:01:52   63058.8      0.18     178.9      41.3                           1310239.1250
    0:01:52   63058.8      0.18     178.9      41.3                           1310239.1250
    0:01:52   63058.8      0.18     178.9      41.3                           1310239.1250
    0:01:52   63058.8      0.18     178.9      41.3                           1310239.1250
    0:01:52   63058.8      0.18     178.9      41.3                           1310239.1250
    0:01:53   63058.8      0.18     178.9      41.3                           1310239.1250
    0:02:00   63419.7      0.13     171.7      37.8                           1322150.5000
    0:02:00   63419.7      0.13     171.7      37.8                           1322150.5000
    0:02:00   63419.7      0.13     171.7      37.8                           1322150.5000

  Beginning Delay Optimization
  ----------------------------
    0:02:00   63427.2      0.13     171.9      37.8                           1322842.0000
    0:02:07   63437.8      0.13     171.9      37.8                           1323247.2500
    0:02:07   63437.8      0.13     171.9      37.8                           1323247.2500
    0:02:08   63445.5      0.13     171.9      37.8                           1323500.2500
    0:02:08   63445.5      0.13     171.9      37.8                           1323500.2500
    0:02:11   63445.5      0.13     171.9      37.8                           1323500.2500
    0:02:11   63445.5      0.13     171.9      37.8                           1323500.2500
    0:02:11   63445.5      0.13     171.9      37.8                           1323500.2500


  Beginning Design Rule Fixing  (max_capacitance)
  ----------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:02:11   63445.5      0.13     171.9      37.8                           1323500.2500
  Global Optimization (Phase 33)
  Global Optimization (Phase 34)
  Global Optimization (Phase 35)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer3/genblk1[2].mac/valid_out_reg' is removed because it is merged to 'genLayer3/genblk1[0].mac/valid_out_reg'. (OPT-1215)
    0:02:14   63390.7      0.11     162.2       0.0 genLayer2/genblk1[1].mac/mult_in_reg[10]/D 1320694.8750
    0:02:14   63390.7      0.11     162.2       0.0                           1320694.8750
    0:02:18   63531.7      0.10      70.9       4.3                           1325301.1250

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:02:18   63531.7      0.10      70.9       4.3                           1325301.1250
    0:02:19   63501.9      0.10      70.9       4.3                           1324418.5000


  Beginning Leakage Power Optimization  (max_leakage_power 0)
  ------------------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:02:29   63333.0      0.10      66.7       4.3                           1320182.1250
  Global Optimization (Phase 36)
  Global Optimization (Phase 37)
  Global Optimization (Phase 38)
  Global Optimization (Phase 39)
  Global Optimization (Phase 40)
  Global Optimization (Phase 41)
  Global Optimization (Phase 42)
  Global Optimization (Phase 43)
  Global Optimization (Phase 44)
  Global Optimization (Phase 45)
  Global Optimization (Phase 46)
  Global Optimization (Phase 47)
  Global Optimization (Phase 48)
  Global Optimization (Phase 49)
  Global Optimization (Phase 50)
  Global Optimization (Phase 51)
  Global Optimization (Phase 52)
  Global Optimization (Phase 53)
  Global Optimization (Phase 54)
  Global Optimization (Phase 55)
  Global Optimization (Phase 56)
  Global Optimization (Phase 57)
    0:02:38   62205.7      0.00       0.0       0.0                           1275206.0000
    0:02:38   62205.7      0.00       0.0       0.0                           1275206.0000
    0:02:38   62205.7      0.00       0.0       0.0                           1275206.0000
    0:02:39   62179.9      0.00       0.0       0.0                           1273329.1250
    0:02:39   62179.9      0.00       0.0       0.0                           1273329.1250
    0:02:39   62179.9      0.00       0.0       0.0                           1273329.1250
    0:02:39   62179.9      0.00       0.0       0.0                           1273329.1250
    0:02:39   62179.9      0.00       0.0       0.0                           1273329.1250
    0:02:40   62179.9      0.00       0.0       0.0                           1273329.1250
    0:02:40   62179.9      0.00       0.0       0.0                           1273329.1250
    0:02:40   62179.9      0.00       0.0       0.0                           1273329.1250
    0:02:40   62179.9      0.00       0.0       0.0                           1273329.1250
    0:02:40   62179.9      0.00       0.0       0.0                           1273329.1250
    0:02:40   62179.9      0.00       0.0       0.0                           1273329.1250
    0:02:40   62179.9      0.00       0.0       0.0                           1273329.1250
    0:02:40   62179.9      0.00       0.0       0.0                           1273329.1250
    0:02:40   62179.9      0.00       0.0       0.0                           1273329.1250
    0:02:40   62179.9      0.00       0.0       0.0                           1273329.1250
    0:02:40   62179.9      0.00       0.0       0.0                           1273329.1250
    0:02:40   62179.9      0.00       0.0       0.0                           1273329.1250
    0:02:40   62179.9      0.00       0.0       0.0                           1273329.1250
    0:02:40   62179.9      0.00       0.0       0.0                           1273329.1250

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:02:41   62179.9      0.00       0.0       0.0                           1273329.1250
    0:02:43   61954.6      0.02       2.9       0.0                           1265831.7500
    0:02:44   61977.2      0.00       0.3       0.0                           1266836.5000
    0:02:44   61977.2      0.00       0.3       0.0                           1266836.5000
    0:02:45   61973.2      0.00       0.2       0.0                           1266625.6250
    0:02:47   61895.5      0.00       0.2       0.0                           1264409.1250
    0:02:47   61930.7      0.00       0.0       0.0                           1265550.3750
    0:02:49   61880.9      0.00       0.0       0.0                           1262861.8750
Loading db file '/home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Warning: Design 'net_64_33_9_10_16_8' contains 1 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
     Net 'genLayer1/genblk1[0].mem_x/clk': 6530 load(s), 1 driver(s)
Information: State dependent leakage is now switched from off to on.
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
1
report_area
 
****************************************
Report : area
Design : net_64_33_9_10_16_8
Version: J-2014.09-SP5-2
Date   : Fri Dec  3 13:01:55 2021
****************************************

Information: Updating design information... (UID-85)
Warning: Design 'net_64_33_9_10_16_8' contains 1 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
Library(s) Used:

    NangateOpenCellLibrary (File: /home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db)

Number of ports:                           38
Number of nets:                         28915
Number of cells:                        23343
Number of combinational cells:          18891
Number of sequential cells:              4450
Number of macros/black boxes:               0
Number of buf/inv:                       1602
Number of references:                      55

Combinational area:              32332.566409
Buf/Inv area:                     2171.092016
Noncombinational area:           29548.342931
Macro/Black Box area:                0.000000
Net Interconnect area:      undefined  (Wire load has zero net area)

Total cell area:                 61880.909340
Total area:                 undefined
1
report_power
 
****************************************
Report : power
        -analysis_effort low
Design : net_64_33_9_10_16_8
Version: J-2014.09-SP5-2
Date   : Fri Dec  3 13:01:56 2021
****************************************


Library(s) Used:

    NangateOpenCellLibrary (File: /home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db)


Operating Conditions: typical   Library: NangateOpenCellLibrary
Wire Load Model Mode: top

Design        Wire Load Model            Library
------------------------------------------------
net_64_33_9_10_16_8    5K_hvratio_1_1    NangateOpenCellLibrary


Global Operating Voltage = 1.1  
Power-specific unit information :
    Voltage Units = 1V
    Capacitance Units = 1.000000ff
    Time Units = 1ns
    Dynamic Power Units = 1uW    (derived from V,C,T units)
    Leakage Power Units = 1nW


  Cell Internal Power  =  31.0296 mW   (99%)
  Net Switching Power  = 244.1572 uW    (1%)
                         ---------
Total Dynamic Power    =  31.2737 mW  (100%)

Cell Leakage Power     =   1.2806 mW


                 Internal         Switching           Leakage            Total
Power Group      Power            Power               Power              Power   (   %    )  Attrs
--------------------------------------------------------------------------------------------------
io_pad             0.0000            0.0000            0.0000            0.0000  (   0.00%)
memory             0.0000            0.0000            0.0000            0.0000  (   0.00%)
black_box          0.0000            0.0000            0.0000            0.0000  (   0.00%)
clock_network      0.0000            0.0000            0.0000            0.0000  (   0.00%)
register       3.0917e+04           33.0957        5.1252e+05        3.1461e+04  (  96.64%)
sequential         0.0000            0.0000            0.0000            0.0000  (   0.00%)
combinational    113.4262          211.0608        7.6803e+05        1.0925e+03  (   3.36%)
--------------------------------------------------------------------------------------------------
Total          3.1030e+04 uW       244.1565 uW     1.2806e+06 nW     3.2554e+04 uW
1
report_timing
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : net_64_33_9_10_16_8
Version: J-2014.09-SP5-2
Date   : Fri Dec  3 13:01:57 2021
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: typical   Library: NangateOpenCellLibrary
Wire Load Model Mode: top

  Startpoint: genLayer1/genblk1[1].mac/b_in_reg[11]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: genLayer1/genblk1[1].mac/mult_in_reg[10]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  net_64_33_9_10_16_8
                     5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  genLayer1/genblk1[1].mac/b_in_reg[11]/CK (DFF_X2)       0.00 #     0.00 r
  genLayer1/genblk1[1].mac/b_in_reg[11]/Q (DFF_X2)        0.17       0.17 r
  U13790/ZN (XNOR2_X1)                                    0.14       0.30 r
  U13789/ZN (NAND2_X2)                                    0.09       0.39 f
  U19424/ZN (OAI22_X1)                                    0.08       0.47 r
  U19449/S (FA_X1)                                        0.13       0.60 f
  U19450/S (FA_X1)                                        0.14       0.75 r
  U19582/S (HA_X1)                                        0.09       0.84 r
  U19570/ZN (INV_X1)                                      0.03       0.87 f
  U19571/ZN (NOR2_X1)                                     0.04       0.91 r
  U19572/ZN (NAND2_X1)                                    0.03       0.94 f
  U19573/ZN (INV_X1)                                      0.03       0.98 r
  U19594/ZN (AND3_X1)                                     0.06       1.03 r
  U14698/ZN (OAI21_X1)                                    0.03       1.07 f
  U19605/ZN (OAI21_X1)                                    0.04       1.11 r
  U19606/ZN (INV_X1)                                      0.03       1.13 f
  U14699/ZN (OAI21_X1)                                    0.06       1.19 r
  U14614/ZN (AND2_X1)                                     0.06       1.25 r
  U26070/ZN (AOI21_X1)                                    0.03       1.28 f
  U26071/ZN (INV_X1)                                      0.03       1.31 r
  genLayer1/genblk1[1].mac/mult_in_reg[10]/D (DFF_X1)     0.01       1.32 r
  data arrival time                                                  1.32

  clock clk (rise edge)                                   1.35       1.35
  clock network delay (ideal)                             0.00       1.35
  genLayer1/genblk1[1].mac/mult_in_reg[10]/CK (DFF_X1)
                                                          0.00       1.35 r
  library setup time                                     -0.03       1.32
  data required time                                                 1.32
  --------------------------------------------------------------------------
  data required time                                                 1.32
  data arrival time                                                 -1.32
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


1
write -f verilog $TOP_MOD_NAME -output gates.v -hierarchy
Writing verilog file '/home/home5/aalgewaththa/ese507work/proj3/part3/hdl/gates.v'.
Warning: Verilog 'assign' or 'tran' statements are written out. (VO-4)
1
quit

Thank you...

                      Design Compiler Graphical
                            DC Ultra (TM)
                             DFTMAX (TM)
                         Power Compiler (TM)
                           DesignWare (R)
                           DC Expert (TM)
                         Design Vision (TM)
                          HDL Compiler (TM)
                         VHDL Compiler (TM)
                            DFT Compiler
                        Library Compiler (TM)
                         Design Compiler(R)

         Version J-2014.09-SP5-2 for RHEL64 -- Jul 11, 2015
               Copyright (c) 1988-2015 Synopsys, Inc.

This software and the associated documentation are confidential and 
proprietary to Synopsys, Inc. Your use or disclosure of this software 
is subject to the terms and conditions of a written license agreement 
between you, or your company, and Synopsys, Inc.

Initializing...
##############################################
# Setup: fill out the following parameters: name of clock signal, clock period (ns),
# reset signal name (if used), name of top-level module, name of source file
set CLK_NAME "clk";
clk
set CLK_PERIOD 1.4
1.4
set RST_NAME "reset";
reset
set TOP_MOD_NAME net_64_33_9_10_16_8
net_64_33_9_10_16_8
set SRC_FILE net_64_33_9_10_16_8.sv
net_64_33_9_10_16_8.sv
# If you have multiple source files, change the line above to list them all like this:
# set SRC_FILE net_64_33_9_10_16_8.sv
###############################################
source setupdc.tcl
NangateOpenCellLibrary_typical.db dw_foundation.sldb
file mkdir work_synth
# optimize FSMs
set fsm_auto_inferring "true"; 
true
set fsm_enable_state_minimization "true";
true
define_design_lib WORK -path work_synth
1
analyze $SRC_FILE -format sverilog
Running PRESTO HDLC
Searching for ./net_64_33_9_10_16_8.sv
Compiling source file ./net_64_33_9_10_16_8.sv
Presto compilation completed successfully.
Loading db file '/home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db'
Loading db file '/usr/local/synopsys/syn/libraries/syn/dw_foundation.sldb'
1
elaborate -work WORK $TOP_MOD_NAME
Loading db file '/usr/local/synopsys/syn/libraries/syn/gtech.db'
Loading db file '/usr/local/synopsys/syn/libraries/syn/standard.sldb'
  Loading link library 'NangateOpenCellLibrary'
  Loading link library 'gtech'
Running PRESTO HDLC
Presto compilation completed successfully.
Elaborated 1 design.
Current design is now 'net_64_33_9_10_16_8'.
Information: Building the design 'layer1_64_33_16_2'. (HDL-193)
Warning:  ./net_64_33_9_10_16_8.sv:138: signed to unsigned conversion occurs. (VER-318)
Warning:  ./net_64_33_9_10_16_8.sv:146: signed to unsigned conversion occurs. (VER-318)

Inferred memory devices in process
	in routine layer1_64_33_16_2 line 120 in file
		'./net_64_33_9_10_16_8.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     y_next_reg      | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
|    conv_done_reg    | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     y_point_reg     | Flip-flop |   6   |  Y  | N  | N  | N  | N  | N  | N  |
|     y_valid_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     y_mem_i_reg     | Flip-flop |   5   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'layer2_32_9_16_3'. (HDL-193)
Warning:  ./net_64_33_9_10_16_8.sv:337: signed to unsigned conversion occurs. (VER-318)
Warning:  ./net_64_33_9_10_16_8.sv:345: signed to unsigned conversion occurs. (VER-318)

Inferred memory devices in process
	in routine layer2_32_9_16_3 line 319 in file
		'./net_64_33_9_10_16_8.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     y_next_reg      | Flip-flop |   3   |  Y  | N  | N  | N  | N  | N  | N  |
|    conv_done_reg    | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     y_point_reg     | Flip-flop |   6   |  Y  | N  | N  | N  | N  | N  | N  |
|     y_valid_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     y_mem_i_reg     | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'layer3_24_10_16_3'. (HDL-193)
Warning:  ./net_64_33_9_10_16_8.sv:512: signed to unsigned conversion occurs. (VER-318)
Warning:  ./net_64_33_9_10_16_8.sv:520: signed to unsigned conversion occurs. (VER-318)

Inferred memory devices in process
	in routine layer3_24_10_16_3 line 494 in file
		'./net_64_33_9_10_16_8.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     y_next_reg      | Flip-flop |   3   |  Y  | N  | N  | N  | N  | N  | N  |
|    conv_done_reg    | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     y_point_reg     | Flip-flop |   5   |  Y  | N  | N  | N  | N  | N  | N  |
|     y_valid_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     y_mem_i_reg     | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'control' instantiated from design 'layer1_64_33_16_2' with
	the parameters "16,64,33,16". (HDL-193)
Warning:  ./net_64_33_9_10_16_8.sv:653: signed to unsigned conversion occurs. (VER-318)

Inferred memory devices in process
	in routine control_ADDR_WIDTH16_X_LEN_IN64_F_LEN_IN33_OFFSET16 line 600 in file
		'./net_64_33_9_10_16_8.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      idle_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|    clear_acc_reg    | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     en_acc_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     y_valid_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
| point_calc_done_reg | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
| next_clear_acc_reg  | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|    y_counter_reg    | Flip-flop |   6   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine control_ADDR_WIDTH16_X_LEN_IN64_F_LEN_IN33_OFFSET16 line 642 in file
		'./net_64_33_9_10_16_8.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     x_ready_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     wr_en_x_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|    x_counter_reg    | Flip-flop |   6   |  Y  | N  | N  | N  | N  | N  | N  |
|    x_loaded_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     addr_x_reg      | Flip-flop |   6   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine control_ADDR_WIDTH16_X_LEN_IN64_F_LEN_IN33_OFFSET16 line 680 in file
		'./net_64_33_9_10_16_8.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     addr_f_reg      | Flip-flop |   7   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'layer1_64_33_16_2_f_rom'. (HDL-193)
Warning:  ./net_64_33_9_10_16_8.sv:163: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_64_33_9_10_16_8.sv:166: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_64_33_9_10_16_8.sv:172: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_64_33_9_10_16_8.sv:173: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_64_33_9_10_16_8.sv:174: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_64_33_9_10_16_8.sv:176: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_64_33_9_10_16_8.sv:177: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_64_33_9_10_16_8.sv:179: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_64_33_9_10_16_8.sv:183: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_64_33_9_10_16_8.sv:186: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_64_33_9_10_16_8.sv:187: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_64_33_9_10_16_8.sv:189: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_64_33_9_10_16_8.sv:193: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_64_33_9_10_16_8.sv:195: unsigned to signed assignment occurs. (VER-318)

Statistics for case statements in always block at line 161 in file
	'./net_64_33_9_10_16_8.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           162            |     no/auto      |
===============================================

Inferred memory devices in process
	in routine layer1_64_33_16_2_f_rom line 161 in file
		'./net_64_33_9_10_16_8.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        z_reg        | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'memory' instantiated from design 'layer1_64_33_16_2' with
	the parameters "16,64". (HDL-193)

Inferred memory devices in process
	in routine memory_WIDTH16_SIZE64 line 562 in file
		'./net_64_33_9_10_16_8.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    data_out_reg     | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
====================================================================
|     block name/line       | Inputs | Outputs | # sel inputs | MB |
====================================================================
| memory_WIDTH16_SIZE64/563 |   64   |   16    |      6       | N  |
====================================================================
Presto compilation completed successfully.
Information: Building the design 'memory' instantiated from design 'layer1_64_33_16_2' with
	the parameters "16,16". (HDL-193)

Inferred memory devices in process
	in routine memory_WIDTH16_SIZE16 line 562 in file
		'./net_64_33_9_10_16_8.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    data_out_reg     | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
====================================================================
|     block name/line       | Inputs | Outputs | # sel inputs | MB |
====================================================================
| memory_WIDTH16_SIZE16/563 |   16   |   16    |      4       | N  |
====================================================================
Presto compilation completed successfully.
Information: Building the design 'mac' instantiated from design 'layer1_64_33_16_2' with
	the parameters "16,16". (HDL-193)

Inferred memory devices in process
	in routine mac_WIDTH16_OUT_WIDTH16 line 751 in file
		'./net_64_33_9_10_16_8.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     mult_in_reg     | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|    valid_out_reg    | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|        f_reg        | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|      a_in_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|      b_in_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|  correct_mult_reg   | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|    enable_f_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'control' instantiated from design 'layer2_32_9_16_3' with
	the parameters "16,32,9,8". (HDL-193)
Warning:  ./net_64_33_9_10_16_8.sv:653: signed to unsigned conversion occurs. (VER-318)

Inferred memory devices in process
	in routine control_ADDR_WIDTH16_X_LEN_IN32_F_LEN_IN9_OFFSET8 line 600 in file
		'./net_64_33_9_10_16_8.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      idle_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|    clear_acc_reg    | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     en_acc_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     y_valid_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
| point_calc_done_reg | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
| next_clear_acc_reg  | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|    y_counter_reg    | Flip-flop |   6   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine control_ADDR_WIDTH16_X_LEN_IN32_F_LEN_IN9_OFFSET8 line 642 in file
		'./net_64_33_9_10_16_8.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     x_ready_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     wr_en_x_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|    x_counter_reg    | Flip-flop |   5   |  Y  | N  | N  | N  | N  | N  | N  |
|    x_loaded_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     addr_x_reg      | Flip-flop |   5   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine control_ADDR_WIDTH16_X_LEN_IN32_F_LEN_IN9_OFFSET8 line 680 in file
		'./net_64_33_9_10_16_8.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     addr_f_reg      | Flip-flop |   5   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'layer2_32_9_16_3_f_rom'. (HDL-193)
Warning:  ./net_64_33_9_10_16_8.sv:363: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_64_33_9_10_16_8.sv:366: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_64_33_9_10_16_8.sv:368: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_64_33_9_10_16_8.sv:369: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_64_33_9_10_16_8.sv:370: unsigned to signed assignment occurs. (VER-318)

Statistics for case statements in always block at line 360 in file
	'./net_64_33_9_10_16_8.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           361            |     no/auto      |
===============================================

Inferred memory devices in process
	in routine layer2_32_9_16_3_f_rom line 360 in file
		'./net_64_33_9_10_16_8.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        z_reg        | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'memory' instantiated from design 'layer2_32_9_16_3' with
	the parameters "16,32". (HDL-193)

Inferred memory devices in process
	in routine memory_WIDTH16_SIZE32 line 562 in file
		'./net_64_33_9_10_16_8.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    data_out_reg     | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
====================================================================
|     block name/line       | Inputs | Outputs | # sel inputs | MB |
====================================================================
| memory_WIDTH16_SIZE32/563 |   32   |   16    |      5       | N  |
====================================================================
Presto compilation completed successfully.
Information: Building the design 'memory' instantiated from design 'layer2_32_9_16_3' with
	the parameters "16,8". (HDL-193)

Inferred memory devices in process
	in routine memory_WIDTH16_SIZE8 line 562 in file
		'./net_64_33_9_10_16_8.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    data_out_reg     | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
===================================================================
|     block name/line      | Inputs | Outputs | # sel inputs | MB |
===================================================================
| memory_WIDTH16_SIZE8/563 |   8    |   16    |      3       | N  |
===================================================================
Presto compilation completed successfully.
Information: Building the design 'control' instantiated from design 'layer3_24_10_16_3' with
	the parameters "16,24,10,5". (HDL-193)
Warning:  ./net_64_33_9_10_16_8.sv:653: signed to unsigned conversion occurs. (VER-318)

Inferred memory devices in process
	in routine control_ADDR_WIDTH16_X_LEN_IN24_F_LEN_IN10_OFFSET5 line 600 in file
		'./net_64_33_9_10_16_8.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      idle_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|    clear_acc_reg    | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     en_acc_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     y_valid_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
| point_calc_done_reg | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
| next_clear_acc_reg  | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|    y_counter_reg    | Flip-flop |   5   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine control_ADDR_WIDTH16_X_LEN_IN24_F_LEN_IN10_OFFSET5 line 642 in file
		'./net_64_33_9_10_16_8.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     x_ready_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     wr_en_x_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|    x_counter_reg    | Flip-flop |   5   |  Y  | N  | N  | N  | N  | N  | N  |
|    x_loaded_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     addr_x_reg      | Flip-flop |   5   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine control_ADDR_WIDTH16_X_LEN_IN24_F_LEN_IN10_OFFSET5 line 680 in file
		'./net_64_33_9_10_16_8.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     addr_f_reg      | Flip-flop |   5   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'layer3_24_10_16_3_f_rom'. (HDL-193)
Warning:  ./net_64_33_9_10_16_8.sv:538: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_64_33_9_10_16_8.sv:539: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_64_33_9_10_16_8.sv:541: unsigned to signed assignment occurs. (VER-318)

Statistics for case statements in always block at line 535 in file
	'./net_64_33_9_10_16_8.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           536            |     no/auto      |
===============================================

Inferred memory devices in process
	in routine layer3_24_10_16_3_f_rom line 535 in file
		'./net_64_33_9_10_16_8.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        z_reg        | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'memory' instantiated from design 'layer3_24_10_16_3' with
	the parameters "16,24". (HDL-193)

Inferred memory devices in process
	in routine memory_WIDTH16_SIZE24 line 562 in file
		'./net_64_33_9_10_16_8.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    data_out_reg     | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'memory' instantiated from design 'layer3_24_10_16_3' with
	the parameters "16,5". (HDL-193)

Inferred memory devices in process
	in routine memory_WIDTH16_SIZE5 line 562 in file
		'./net_64_33_9_10_16_8.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    data_out_reg     | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
1
###### CLOCKS AND PORTS #######
set CLK_PORT [get_ports $CLK_NAME]
{clk}
set TMP1 [remove_from_collection [all_inputs] $CLK_PORT]
{reset x_data[15] x_data[14] x_data[13] x_data[12] x_data[11] x_data[10] x_data[9] x_data[8] x_data[7] x_data[6] x_data[5] x_data[4] x_data[3] x_data[2] x_data[1] x_data[0] x_valid y_ready}
set INPUTS [remove_from_collection $TMP1 $RST_NAME]
{x_data[15] x_data[14] x_data[13] x_data[12] x_data[11] x_data[10] x_data[9] x_data[8] x_data[7] x_data[6] x_data[5] x_data[4] x_data[3] x_data[2] x_data[1] x_data[0] x_valid y_ready}
create_clock -period $CLK_PERIOD [get_ports clk]
1
# set delay for inputs to be 0.2ns
set_input_delay 0.2 -max -clock clk $INPUTS
1
set_output_delay 0.2 -max -clock clk [all_outputs]
1
###### OPTIMIZATION #######
set_max_area 0 
1
###### RUN #####
compile_ultra
Information: Performing power optimization. (PWR-850)
Alib files are up-to-date.
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library  |         Version         | Available |
============================================================================
| Basic DW Building Blocks           | J-2014.09-DWBB_201409.5.2 |   *     |
| Licensed DW Building Blocks        | J-2014.09-DWBB_201409.5.2 |   *     |
============================================================================

Information: Sequential output inversion is enabled.  SVF file must be used for formal verification. (OPT-1208)

Information: There are 48 potential problems in your design. Please run 'check_design' for more information. (LINT-99)


Loaded alib file './alib-52/NangateOpenCellLibrary_typical.db.alib'
  Building model 'DW01_NAND2'
Information: Ungrouping hierarchy genLayer1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer2 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer3 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer1/ctrl before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer1/mem_f before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer1/genblk1[0].mem_y before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer1/genblk1[0].mac before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer1/genblk1[1].mem_y before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer1/genblk1[1].mac before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer2/ctrl before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer2/mem_f before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer2/genblk1[0].mem_x before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer2/genblk1[0].mem_y before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer2/genblk1[0].mac before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer2/genblk1[1].mem_x before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer2/genblk1[1].mem_y before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer2/genblk1[1].mac before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer2/genblk1[2].mem_x before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer2/genblk1[2].mem_y before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer2/genblk1[2].mac before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer3/ctrl before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer3/mem_f before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer3/genblk1[0].mem_x before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer3/genblk1[0].mem_y before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer3/genblk1[0].mac before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer3/genblk1[1].mem_x before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer3/genblk1[1].mem_y before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer3/genblk1[1].mac before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer3/genblk1[2].mem_x before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer3/genblk1[2].mem_y before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer3/genblk1[2].mac before Pass 1 (OPT-776)
Information: Ungrouping 31 of 34 hierarchies before Pass 1 (OPT-775)
Information: State dependent leakage is now switched from on to off.

  Beginning Pass 1 Mapping
  ------------------------
  Processing 'net_64_33_9_10_16_8'
Information: Added key list 'DesignWare' to design 'net_64_33_9_10_16_8'. (DDB-72)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer1/mem_f/z_reg[14]' is removed because it is merged to 'genLayer1/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer1/mem_f/z_reg[13]' is removed because it is merged to 'genLayer1/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer1/mem_f/z_reg[12]' is removed because it is merged to 'genLayer1/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer1/mem_f/z_reg[11]' is removed because it is merged to 'genLayer1/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer1/mem_f/z_reg[10]' is removed because it is merged to 'genLayer1/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer1/mem_f/z_reg[9]' is removed because it is merged to 'genLayer1/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer1/mem_f/z_reg[8]' is removed because it is merged to 'genLayer1/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer1/mem_f/z_reg[7]' is removed because it is merged to 'genLayer1/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer1/mem_f/z_reg[6]' is removed because it is merged to 'genLayer1/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer1/mem_f/z_reg[5]' is removed because it is merged to 'genLayer1/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer1/mem_f/z_reg[4]' is removed because it is merged to 'genLayer1/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer1/mem_f/z_reg[3]' is removed because it is merged to 'genLayer1/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer2/mem_f/z_reg[14]' is removed because it is merged to 'genLayer2/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer2/mem_f/z_reg[13]' is removed because it is merged to 'genLayer2/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer2/mem_f/z_reg[12]' is removed because it is merged to 'genLayer2/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer2/mem_f/z_reg[11]' is removed because it is merged to 'genLayer2/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer2/mem_f/z_reg[10]' is removed because it is merged to 'genLayer2/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer2/mem_f/z_reg[9]' is removed because it is merged to 'genLayer2/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer2/mem_f/z_reg[8]' is removed because it is merged to 'genLayer2/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer2/mem_f/z_reg[7]' is removed because it is merged to 'genLayer2/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer2/mem_f/z_reg[6]' is removed because it is merged to 'genLayer2/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer2/mem_f/z_reg[5]' is removed because it is merged to 'genLayer2/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer2/mem_f/z_reg[4]' is removed because it is merged to 'genLayer2/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer2/mem_f/z_reg[3]' is removed because it is merged to 'genLayer2/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer3/mem_f/z_reg[14]' is removed because it is merged to 'genLayer3/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer3/mem_f/z_reg[13]' is removed because it is merged to 'genLayer3/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer3/mem_f/z_reg[12]' is removed because it is merged to 'genLayer3/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer3/mem_f/z_reg[11]' is removed because it is merged to 'genLayer3/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer3/mem_f/z_reg[10]' is removed because it is merged to 'genLayer3/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer3/mem_f/z_reg[9]' is removed because it is merged to 'genLayer3/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer3/mem_f/z_reg[8]' is removed because it is merged to 'genLayer3/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer3/mem_f/z_reg[7]' is removed because it is merged to 'genLayer3/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer3/mem_f/z_reg[6]' is removed because it is merged to 'genLayer3/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer3/mem_f/z_reg[5]' is removed because it is merged to 'genLayer3/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer3/mem_f/z_reg[4]' is removed because it is merged to 'genLayer3/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer3/mem_f/z_reg[3]' is removed because it is merged to 'genLayer3/mem_f/z_reg[15]'. (OPT-1215)
 Implement Synthetic for 'net_64_33_9_10_16_8'.
  Processing 'memory_WIDTH16_SIZE64_0'
 Implement Synthetic for 'memory_WIDTH16_SIZE64_0'.

  Updating timing information
Information: Updating design information... (UID-85)
Information: The register 'genLayer1/y_next_reg[1]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[0].mem_y/mem_reg[15][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[0].mem_y/mem_reg[13][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[0].mem_y/mem_reg[11][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[0].mem_y/mem_reg[9][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[0].mem_y/mem_reg[14][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[0].mem_y/mem_reg[12][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[0].mem_y/mem_reg[10][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[0].mem_y/mem_reg[8][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[0].mem_y/mem_reg[7][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[0].mem_y/mem_reg[5][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[0].mem_y/mem_reg[3][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[0].mem_y/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[0].mem_y/mem_reg[6][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[0].mem_y/mem_reg[4][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[0].mem_y/mem_reg[2][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[0].mem_y/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[1].mem_y/mem_reg[15][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[1].mem_y/mem_reg[13][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[1].mem_y/mem_reg[11][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[1].mem_y/mem_reg[9][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[1].mem_y/mem_reg[14][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[1].mem_y/mem_reg[12][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[1].mem_y/mem_reg[10][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[1].mem_y/mem_reg[8][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[1].mem_y/mem_reg[7][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[1].mem_y/mem_reg[5][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[1].mem_y/mem_reg[3][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[1].mem_y/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[1].mem_y/mem_reg[6][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[1].mem_y/mem_reg[4][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[1].mem_y/mem_reg[2][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[1].mem_y/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_y/mem_reg[7][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_y/mem_reg[3][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_y/mem_reg[5][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_y/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_y/mem_reg[6][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_y/mem_reg[4][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_y/mem_reg[2][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_y/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_y/mem_reg[7][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_y/mem_reg[3][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_y/mem_reg[5][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_y/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_y/mem_reg[6][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_y/mem_reg[4][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_y/mem_reg[2][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_y/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_y/mem_reg[7][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_y/mem_reg[3][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_y/mem_reg[5][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_y/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_y/mem_reg[6][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_y/mem_reg[4][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_y/mem_reg[2][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_y/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_y/mem_reg[3][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_y/mem_reg[2][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_y/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_y/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_y/mem_reg[4][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_y/mem_reg[3][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_y/mem_reg[2][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_y/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_y/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_y/mem_reg[4][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_y/mem_reg[3][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_y/mem_reg[2][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_y/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_y/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_y/mem_reg[4][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_y/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_y/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_y/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_y/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_y/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_y/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[1].mem_y/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[0].mem_y/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer1/genblk1[1].mac/correct_mult_reg' is removed because it is merged to 'genLayer1/genblk1[0].mac/correct_mult_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer2/genblk1[1].mac/correct_mult_reg' is removed because it is merged to 'genLayer2/genblk1[0].mac/correct_mult_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer2/genblk1[2].mac/correct_mult_reg' is removed because it is merged to 'genLayer2/genblk1[0].mac/correct_mult_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer3/genblk1[1].mac/correct_mult_reg' is removed because it is merged to 'genLayer3/genblk1[2].mac/correct_mult_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer3/genblk1[0].mac/correct_mult_reg' is removed because it is merged to 'genLayer3/genblk1[2].mac/correct_mult_reg'. (OPT-1215)

  Beginning Mapping Optimizations  (Ultra High effort)
  -------------------------------
Information: The register 'genLayer1/y_mem_i_reg[4]' will be removed. (OPT-1207)
  Mapping Optimization (Phase 1)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer1/genblk1[0].mac/enable_f_reg' is removed because it is merged to 'genLayer1/genblk1[1].mac/enable_f_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer2/genblk1[1].mac/enable_f_reg' is removed because it is merged to 'genLayer2/genblk1[2].mac/enable_f_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer2/genblk1[0].mac/enable_f_reg' is removed because it is merged to 'genLayer2/genblk1[2].mac/enable_f_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer3/genblk1[1].mac/enable_f_reg' is removed because it is merged to 'genLayer3/genblk1[2].mac/enable_f_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer3/genblk1[0].mac/enable_f_reg' is removed because it is merged to 'genLayer3/genblk1[2].mac/enable_f_reg'. (OPT-1215)
Information: The register 'genLayer1/y_point_reg[5]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/ctrl/addr_f_reg[6]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/ctrl/addr_f_reg[4]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[2][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[3][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[4][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[5][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[6][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[7][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[8][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[9][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[10][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[11][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[12][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[13][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[14][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[15][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[16][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[17][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[18][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[19][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[20][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[21][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[22][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[23][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[24][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[25][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[26][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[27][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[28][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[29][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[30][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[31][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[2][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[3][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[4][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[5][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[6][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[7][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[2][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[3][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[4][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[5][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[6][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[7][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[8][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[9][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[10][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[11][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[12][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[13][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[14][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[15][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[8][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[9][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[10][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[11][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[12][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[13][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[14][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[15][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[16][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[17][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[18][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[19][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[20][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[21][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[22][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[23][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[16][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[17][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[18][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[19][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[20][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[21][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[22][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[23][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[24][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[25][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[26][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[27][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[28][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[29][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[30][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[31][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[24][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[25][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[26][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[27][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[28][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[29][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[30][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[31][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/ctrl/addr_f_reg[4]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/mem_reg[2][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/mem_reg[4][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/mem_reg[6][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/mem_reg[3][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/mem_reg[5][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/mem_reg[7][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/mem_reg[8][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/mem_reg[9][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/mem_reg[10][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/mem_reg[11][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/mem_reg[12][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/mem_reg[13][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/mem_reg[14][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/mem_reg[15][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/mem_reg[16][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/mem_reg[18][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/mem_reg[20][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/mem_reg[22][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/mem_reg[17][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/mem_reg[19][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/mem_reg[21][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/mem_reg[23][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mac/a_in_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/mem_reg[8][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/mem_reg[10][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/mem_reg[12][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/mem_reg[14][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/mem_reg[9][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/mem_reg[11][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/mem_reg[13][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/mem_reg[15][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/mem_reg[16][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/mem_reg[18][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/mem_reg[20][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/mem_reg[22][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/mem_reg[17][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/mem_reg[19][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/mem_reg[21][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/mem_reg[23][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/mem_reg[2][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/mem_reg[4][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/mem_reg[6][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/mem_reg[3][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/mem_reg[5][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/mem_reg[7][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mac/a_in_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/mem_reg[2][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/mem_reg[4][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/mem_reg[6][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/mem_reg[3][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/mem_reg[5][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/mem_reg[7][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/mem_reg[8][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/mem_reg[10][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/mem_reg[12][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/mem_reg[14][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/mem_reg[9][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/mem_reg[11][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/mem_reg[13][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/mem_reg[15][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/mem_reg[16][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/mem_reg[18][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/mem_reg[20][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/mem_reg[22][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/mem_reg[17][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/mem_reg[19][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/mem_reg[21][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/mem_reg[23][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mac/a_in_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mac/a_in_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mac/a_in_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mac/a_in_reg[15]' is a constant and will be removed. (OPT-1206)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer2/genblk1[1].mac/valid_out_reg' is removed because it is merged to 'genLayer2/genblk1[2].mac/valid_out_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer2/genblk1[0].mac/valid_out_reg' is removed because it is merged to 'genLayer2/genblk1[2].mac/valid_out_reg'. (OPT-1215)

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:01:04   67502.6      1.05     535.8    3233.2                           1467572.1250
    0:01:04   67502.6      1.05     535.8    3233.2                           1467572.1250
    0:01:04   67502.6      1.05     535.8    3233.2                           1467572.1250
    0:01:05   67494.3      1.02     534.2    3185.6                           1467127.1250
  Re-synthesis Optimization (Phase 1)
  Re-synthesis Optimization (Phase 2)
  Global Optimization (Phase 1)
  Global Optimization (Phase 2)
  Global Optimization (Phase 3)
  Global Optimization (Phase 4)
  Global Optimization (Phase 5)
  Global Optimization (Phase 6)
  Global Optimization (Phase 7)
  Global Optimization (Phase 8)
  Global Optimization (Phase 9)
  Global Optimization (Phase 10)
  Global Optimization (Phase 11)
  Global Optimization (Phase 12)
  Global Optimization (Phase 13)
  Global Optimization (Phase 14)
  Global Optimization (Phase 15)
  Global Optimization (Phase 16)
  Global Optimization (Phase 17)
  Global Optimization (Phase 18)
  Global Optimization (Phase 19)
  Global Optimization (Phase 20)
  Global Optimization (Phase 21)
  Global Optimization (Phase 22)
  Global Optimization (Phase 23)
  Global Optimization (Phase 24)
  Global Optimization (Phase 25)
  Global Optimization (Phase 26)
  Global Optimization (Phase 27)
  Global Optimization (Phase 28)
  Global Optimization (Phase 29)
  Global Optimization (Phase 30)
  Global Optimization (Phase 31)
  Selecting critical implementations
  Mapping 'net_64_33_9_10_16_8_DW_mult_uns_0'
  Mapping 'net_64_33_9_10_16_8_DW_mult_uns_1'
    0:01:29   61751.1      0.29     129.1      90.6                           1270486.0000



  Beginning Delay Optimization Phase
  ----------------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:01:29   61751.1      0.29     129.1      90.6                           1270486.0000
    0:01:29   61751.1      0.29     129.1      90.6                           1270486.0000
    0:01:31   61604.5      0.29     134.9      45.2                           1259814.3750
    0:01:31   61604.5      0.29     134.9      45.2                           1259814.3750
    0:01:41   62437.6      0.20     103.4      41.3                           1287501.7500
    0:01:41   62437.6      0.20     103.4      41.3                           1287501.7500
    0:01:41   62437.6      0.20     103.4      41.3                           1287501.7500
    0:01:41   62437.6      0.20     103.4      41.3                           1287501.7500
    0:01:42   62437.6      0.20     103.4      41.3                           1287501.7500
    0:01:42   62437.6      0.20     103.4      41.3                           1287501.7500
    0:01:44   62629.4      0.14      94.8      28.9                           1293885.2500
    0:01:44   62629.4      0.14      94.8      28.9                           1293885.2500
    0:01:57   63340.2      0.11      86.5      26.4                           1317083.6250

  Beginning Delay Optimization
  ----------------------------
    0:01:57   63345.5      0.11      86.5      26.4                           1317537.3750
    0:01:59   63462.3      0.10      83.1      26.9                           1321116.3750
    0:01:59   63462.3      0.10      83.1      26.9                           1321116.3750
    0:02:03   63574.3      0.09      81.8      27.3                           1324739.0000
    0:02:03   63577.7      0.09      81.7      27.3                           1325041.5000
    0:02:07   63742.4      0.07      27.0      27.3                           1330523.7500
    0:02:07   63742.4      0.07      27.0      27.3                           1330523.7500
    0:02:11   63820.6      0.07      26.8      27.3                           1332936.0000


  Beginning Design Rule Fixing  (max_capacitance)
  ----------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:02:11   63820.6      0.07      26.8      27.3                           1332936.0000
  Global Optimization (Phase 32)
  Global Optimization (Phase 33)
  Global Optimization (Phase 34)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer3/genblk1[2].mac/valid_out_reg' is removed because it is merged to 'genLayer3/genblk1[0].mac/valid_out_reg'. (OPT-1215)
    0:02:13   63663.4      0.05      20.8       0.0                           1327305.6250
    0:02:23   63709.1      0.05      19.7       0.0                           1328810.1250

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:02:24   63709.1      0.05      19.7       0.0                           1328810.1250
    0:02:25   63668.4      0.05      13.1       0.0                           1327523.0000


  Beginning Leakage Power Optimization  (max_leakage_power 0)
  ------------------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:02:33   63466.0      0.05      11.5       0.0                           1322490.2500
  Global Optimization (Phase 35)
  Global Optimization (Phase 36)
  Global Optimization (Phase 37)
  Global Optimization (Phase 38)
  Global Optimization (Phase 39)
  Global Optimization (Phase 40)
  Global Optimization (Phase 41)
  Global Optimization (Phase 42)
  Global Optimization (Phase 43)
  Global Optimization (Phase 44)
  Global Optimization (Phase 45)
  Global Optimization (Phase 46)
  Global Optimization (Phase 47)
  Global Optimization (Phase 48)
  Global Optimization (Phase 49)
  Global Optimization (Phase 50)
  Global Optimization (Phase 51)
    0:02:38   62063.7      0.00       0.0       0.0                           1269869.0000
    0:02:38   62063.7      0.00       0.0       0.0                           1269869.0000
    0:02:38   62063.7      0.00       0.0       0.0                           1269869.0000
    0:02:40   62045.3      0.00       0.0       0.0                           1268877.8750
    0:02:40   62045.3      0.00       0.0       0.0                           1268877.8750
    0:02:40   62045.3      0.00       0.0       0.0                           1268877.8750
    0:02:40   62045.3      0.00       0.0       0.0                           1268877.8750
    0:02:40   62045.3      0.00       0.0       0.0                           1268877.8750
    0:02:40   62045.3      0.00       0.0       0.0                           1268877.8750
    0:02:40   62045.3      0.00       0.0       0.0                           1268877.8750
    0:02:40   62045.3      0.00       0.0       0.0                           1268877.8750
    0:02:40   62045.3      0.00       0.0       0.0                           1268877.8750
    0:02:40   62045.3      0.00       0.0       0.0                           1268877.8750
    0:02:40   62045.3      0.00       0.0       0.0                           1268877.8750
    0:02:40   62045.3      0.00       0.0       0.0                           1268877.8750
    0:02:40   62045.3      0.00       0.0       0.0                           1268877.8750
    0:02:40   62045.3      0.00       0.0       0.0                           1268877.8750
    0:02:40   62045.3      0.00       0.0       0.0                           1268877.8750
    0:02:40   62045.3      0.00       0.0       0.0                           1268877.8750
    0:02:40   62045.3      0.00       0.0       0.0                           1268877.8750
    0:02:40   62045.3      0.00       0.0       0.0                           1268877.8750
    0:02:40   62045.3      0.00       0.0       0.0                           1268877.8750

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:02:42   62045.3      0.00       0.0       0.0                           1268877.8750
    0:02:43   61916.6      0.02       0.7       0.0                           1264496.3750
    0:02:43   61923.5      0.00       0.2       0.0                           1264856.1250
    0:02:43   61923.5      0.00       0.2       0.0                           1264856.1250
    0:02:45   61910.2      0.00       0.1       0.0                           1264302.7500
    0:02:47   61848.7      0.00       0.1       0.0                           1262660.7500
    0:02:47   61878.0      0.00       0.0       1.3                           1263729.0000
    0:02:48   61815.7      0.00       0.0       0.0                           1260508.2500
Loading db file '/home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Warning: Design 'net_64_33_9_10_16_8' contains 1 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
     Net 'genLayer1/genblk1[0].mem_x/clk': 6530 load(s), 1 driver(s)
Information: State dependent leakage is now switched from off to on.
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
1
report_area
 
****************************************
Report : area
Design : net_64_33_9_10_16_8
Version: J-2014.09-SP5-2
Date   : Fri Dec  3 13:04:55 2021
****************************************

Information: Updating design information... (UID-85)
Warning: Design 'net_64_33_9_10_16_8' contains 1 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
Library(s) Used:

    NangateOpenCellLibrary (File: /home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db)

Number of ports:                           38
Number of nets:                         28869
Number of cells:                        23275
Number of combinational cells:          18823
Number of sequential cells:              4450
Number of macros/black boxes:               0
Number of buf/inv:                       1569
Number of references:                      57

Combinational area:              32259.682408
Buf/Inv area:                     2129.596014
Noncombinational area:           29556.056932
Macro/Black Box area:                0.000000
Net Interconnect area:      undefined  (Wire load has zero net area)

Total cell area:                 61815.739340
Total area:                 undefined
1
report_power
 
****************************************
Report : power
        -analysis_effort low
Design : net_64_33_9_10_16_8
Version: J-2014.09-SP5-2
Date   : Fri Dec  3 13:04:56 2021
****************************************


Library(s) Used:

    NangateOpenCellLibrary (File: /home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db)


Operating Conditions: typical   Library: NangateOpenCellLibrary
Wire Load Model Mode: top

Design        Wire Load Model            Library
------------------------------------------------
net_64_33_9_10_16_8    5K_hvratio_1_1    NangateOpenCellLibrary


Global Operating Voltage = 1.1  
Power-specific unit information :
    Voltage Units = 1V
    Capacitance Units = 1.000000ff
    Time Units = 1ns
    Dynamic Power Units = 1uW    (derived from V,C,T units)
    Leakage Power Units = 1nW


  Cell Internal Power  =  29.9584 mW   (99%)
  Net Switching Power  = 236.3450 uW    (1%)
                         ---------
Total Dynamic Power    =  30.1947 mW  (100%)

Cell Leakage Power     =   1.2790 mW


                 Internal         Switching           Leakage            Total
Power Group      Power            Power               Power              Power   (   %    )  Attrs
--------------------------------------------------------------------------------------------------
io_pad             0.0000            0.0000            0.0000            0.0000  (   0.00%)
memory             0.0000            0.0000            0.0000            0.0000  (   0.00%)
black_box          0.0000            0.0000            0.0000            0.0000  (   0.00%)
clock_network      0.0000            0.0000            0.0000            0.0000  (   0.00%)
register       2.9851e+04           33.8443        5.1288e+05        3.0398e+04  (  96.58%)
sequential         0.0000            0.0000            0.0000            0.0000  (   0.00%)
combinational    107.9115          202.5019        7.6613e+05        1.0765e+03  (   3.42%)
--------------------------------------------------------------------------------------------------
Total          2.9959e+04 uW       236.3462 uW     1.2790e+06 nW     3.1474e+04 uW
1
report_timing
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : net_64_33_9_10_16_8
Version: J-2014.09-SP5-2
Date   : Fri Dec  3 13:04:56 2021
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: typical   Library: NangateOpenCellLibrary
Wire Load Model Mode: top

  Startpoint: genLayer2/genblk1[0].mac/b_in_reg[11]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: genLayer2/genblk1[0].mac/mult_in_reg[11]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  net_64_33_9_10_16_8
                     5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  genLayer2/genblk1[0].mac/b_in_reg[11]/CK (DFF_X2)       0.00 #     0.00 r
  genLayer2/genblk1[0].mac/b_in_reg[11]/Q (DFF_X2)        0.17       0.17 r
  U14971/ZN (XNOR2_X1)                                    0.09       0.26 r
  U13335/ZN (OR2_X1)                                      0.12       0.38 r
  U16454/ZN (OAI22_X1)                                    0.06       0.45 f
  U16463/CO (FA_X1)                                       0.11       0.56 f
  U16563/ZN (NAND2_X1)                                    0.03       0.59 r
  U16565/ZN (NAND2_X1)                                    0.03       0.63 f
  U16572/ZN (XNOR2_X1)                                    0.06       0.69 f
  U16573/ZN (XNOR2_X1)                                    0.06       0.75 f
  U16611/S (FA_X1)                                        0.14       0.89 f
  U16585/ZN (XNOR2_X1)                                    0.07       0.95 f
  U16586/ZN (NOR2_X1)                                     0.06       1.01 r
  U16588/ZN (OAI21_X1)                                    0.03       1.04 f
  U13421/ZN (AOI21_X1)                                    0.06       1.10 r
  U16741/ZN (AOI21_X1)                                    0.03       1.14 f
  U16778/ZN (AND2_X1)                                     0.04       1.18 f
  U13412/ZN (AOI21_X1)                                    0.08       1.25 r
  U17106/ZN (AND2_X1)                                     0.06       1.31 r
  U17177/ZN (NAND2_X1)                                    0.03       1.33 f
  U17185/ZN (NAND2_X1)                                    0.03       1.36 r
  genLayer2/genblk1[0].mac/mult_in_reg[11]/D (DFF_X1)     0.01       1.37 r
  data arrival time                                                  1.37

  clock clk (rise edge)                                   1.40       1.40
  clock network delay (ideal)                             0.00       1.40
  genLayer2/genblk1[0].mac/mult_in_reg[11]/CK (DFF_X1)
                                                          0.00       1.40 r
  library setup time                                     -0.03       1.37
  data required time                                                 1.37
  --------------------------------------------------------------------------
  data required time                                                 1.37
  data arrival time                                                 -1.37
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


1
write -f verilog $TOP_MOD_NAME -output gates.v -hierarchy
Writing verilog file '/home/home5/aalgewaththa/ese507work/proj3/part3/hdl/gates.v'.
Warning: Verilog 'assign' or 'tran' statements are written out. (VO-4)
1
quit

Thank you...

                      Design Compiler Graphical
                            DC Ultra (TM)
                             DFTMAX (TM)
                         Power Compiler (TM)
                           DesignWare (R)
                           DC Expert (TM)
                         Design Vision (TM)
                          HDL Compiler (TM)
                         VHDL Compiler (TM)
                            DFT Compiler
                        Library Compiler (TM)
                         Design Compiler(R)

         Version J-2014.09-SP5-2 for RHEL64 -- Jul 11, 2015
               Copyright (c) 1988-2015 Synopsys, Inc.

This software and the associated documentation are confidential and 
proprietary to Synopsys, Inc. Your use or disclosure of this software 
is subject to the terms and conditions of a written license agreement 
between you, or your company, and Synopsys, Inc.

Initializing...
##############################################
# Setup: fill out the following parameters: name of clock signal, clock period (ns),
# reset signal name (if used), name of top-level module, name of source file
set CLK_NAME "clk";
clk
set CLK_PERIOD 1.45
1.45
set RST_NAME "reset";
reset
set TOP_MOD_NAME net_64_33_9_10_16_8
net_64_33_9_10_16_8
set SRC_FILE net_64_33_9_10_16_8.sv
net_64_33_9_10_16_8.sv
# If you have multiple source files, change the line above to list them all like this:
# set SRC_FILE net_64_33_9_10_16_8.sv
###############################################
source setupdc.tcl
NangateOpenCellLibrary_typical.db dw_foundation.sldb
file mkdir work_synth
# optimize FSMs
set fsm_auto_inferring "true"; 
true
set fsm_enable_state_minimization "true";
true
define_design_lib WORK -path work_synth
1
analyze $SRC_FILE -format sverilog
Running PRESTO HDLC
Searching for ./net_64_33_9_10_16_8.sv
Compiling source file ./net_64_33_9_10_16_8.sv
Presto compilation completed successfully.
Loading db file '/home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db'
Loading db file '/usr/local/synopsys/syn/libraries/syn/dw_foundation.sldb'
1
elaborate -work WORK $TOP_MOD_NAME
Loading db file '/usr/local/synopsys/syn/libraries/syn/gtech.db'
Loading db file '/usr/local/synopsys/syn/libraries/syn/standard.sldb'
  Loading link library 'NangateOpenCellLibrary'
  Loading link library 'gtech'
Running PRESTO HDLC
Presto compilation completed successfully.
Elaborated 1 design.
Current design is now 'net_64_33_9_10_16_8'.
Information: Building the design 'layer1_64_33_16_2'. (HDL-193)
Warning:  ./net_64_33_9_10_16_8.sv:138: signed to unsigned conversion occurs. (VER-318)
Warning:  ./net_64_33_9_10_16_8.sv:146: signed to unsigned conversion occurs. (VER-318)

Inferred memory devices in process
	in routine layer1_64_33_16_2 line 120 in file
		'./net_64_33_9_10_16_8.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     y_next_reg      | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
|    conv_done_reg    | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     y_point_reg     | Flip-flop |   6   |  Y  | N  | N  | N  | N  | N  | N  |
|     y_valid_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     y_mem_i_reg     | Flip-flop |   5   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'layer2_32_9_16_3'. (HDL-193)
Warning:  ./net_64_33_9_10_16_8.sv:337: signed to unsigned conversion occurs. (VER-318)
Warning:  ./net_64_33_9_10_16_8.sv:345: signed to unsigned conversion occurs. (VER-318)

Inferred memory devices in process
	in routine layer2_32_9_16_3 line 319 in file
		'./net_64_33_9_10_16_8.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     y_next_reg      | Flip-flop |   3   |  Y  | N  | N  | N  | N  | N  | N  |
|    conv_done_reg    | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     y_point_reg     | Flip-flop |   6   |  Y  | N  | N  | N  | N  | N  | N  |
|     y_valid_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     y_mem_i_reg     | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'layer3_24_10_16_3'. (HDL-193)
Warning:  ./net_64_33_9_10_16_8.sv:512: signed to unsigned conversion occurs. (VER-318)
Warning:  ./net_64_33_9_10_16_8.sv:520: signed to unsigned conversion occurs. (VER-318)

Inferred memory devices in process
	in routine layer3_24_10_16_3 line 494 in file
		'./net_64_33_9_10_16_8.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     y_next_reg      | Flip-flop |   3   |  Y  | N  | N  | N  | N  | N  | N  |
|    conv_done_reg    | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     y_point_reg     | Flip-flop |   5   |  Y  | N  | N  | N  | N  | N  | N  |
|     y_valid_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     y_mem_i_reg     | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'control' instantiated from design 'layer1_64_33_16_2' with
	the parameters "16,64,33,16". (HDL-193)
Warning:  ./net_64_33_9_10_16_8.sv:653: signed to unsigned conversion occurs. (VER-318)

Inferred memory devices in process
	in routine control_ADDR_WIDTH16_X_LEN_IN64_F_LEN_IN33_OFFSET16 line 600 in file
		'./net_64_33_9_10_16_8.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      idle_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|    clear_acc_reg    | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     en_acc_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     y_valid_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
| point_calc_done_reg | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
| next_clear_acc_reg  | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|    y_counter_reg    | Flip-flop |   6   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine control_ADDR_WIDTH16_X_LEN_IN64_F_LEN_IN33_OFFSET16 line 642 in file
		'./net_64_33_9_10_16_8.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     x_ready_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     wr_en_x_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|    x_counter_reg    | Flip-flop |   6   |  Y  | N  | N  | N  | N  | N  | N  |
|    x_loaded_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     addr_x_reg      | Flip-flop |   6   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine control_ADDR_WIDTH16_X_LEN_IN64_F_LEN_IN33_OFFSET16 line 680 in file
		'./net_64_33_9_10_16_8.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     addr_f_reg      | Flip-flop |   7   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'layer1_64_33_16_2_f_rom'. (HDL-193)
Warning:  ./net_64_33_9_10_16_8.sv:163: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_64_33_9_10_16_8.sv:166: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_64_33_9_10_16_8.sv:172: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_64_33_9_10_16_8.sv:173: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_64_33_9_10_16_8.sv:174: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_64_33_9_10_16_8.sv:176: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_64_33_9_10_16_8.sv:177: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_64_33_9_10_16_8.sv:179: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_64_33_9_10_16_8.sv:183: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_64_33_9_10_16_8.sv:186: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_64_33_9_10_16_8.sv:187: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_64_33_9_10_16_8.sv:189: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_64_33_9_10_16_8.sv:193: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_64_33_9_10_16_8.sv:195: unsigned to signed assignment occurs. (VER-318)

Statistics for case statements in always block at line 161 in file
	'./net_64_33_9_10_16_8.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           162            |     no/auto      |
===============================================

Inferred memory devices in process
	in routine layer1_64_33_16_2_f_rom line 161 in file
		'./net_64_33_9_10_16_8.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        z_reg        | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'memory' instantiated from design 'layer1_64_33_16_2' with
	the parameters "16,64". (HDL-193)

Inferred memory devices in process
	in routine memory_WIDTH16_SIZE64 line 562 in file
		'./net_64_33_9_10_16_8.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    data_out_reg     | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
====================================================================
|     block name/line       | Inputs | Outputs | # sel inputs | MB |
====================================================================
| memory_WIDTH16_SIZE64/563 |   64   |   16    |      6       | N  |
====================================================================
Presto compilation completed successfully.
Information: Building the design 'memory' instantiated from design 'layer1_64_33_16_2' with
	the parameters "16,16". (HDL-193)

Inferred memory devices in process
	in routine memory_WIDTH16_SIZE16 line 562 in file
		'./net_64_33_9_10_16_8.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    data_out_reg     | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
====================================================================
|     block name/line       | Inputs | Outputs | # sel inputs | MB |
====================================================================
| memory_WIDTH16_SIZE16/563 |   16   |   16    |      4       | N  |
====================================================================
Presto compilation completed successfully.
Information: Building the design 'mac' instantiated from design 'layer1_64_33_16_2' with
	the parameters "16,16". (HDL-193)

Inferred memory devices in process
	in routine mac_WIDTH16_OUT_WIDTH16 line 751 in file
		'./net_64_33_9_10_16_8.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     mult_in_reg     | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|    valid_out_reg    | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|        f_reg        | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|      a_in_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|      b_in_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|  correct_mult_reg   | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|    enable_f_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'control' instantiated from design 'layer2_32_9_16_3' with
	the parameters "16,32,9,8". (HDL-193)
Warning:  ./net_64_33_9_10_16_8.sv:653: signed to unsigned conversion occurs. (VER-318)

Inferred memory devices in process
	in routine control_ADDR_WIDTH16_X_LEN_IN32_F_LEN_IN9_OFFSET8 line 600 in file
		'./net_64_33_9_10_16_8.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      idle_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|    clear_acc_reg    | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     en_acc_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     y_valid_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
| point_calc_done_reg | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
| next_clear_acc_reg  | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|    y_counter_reg    | Flip-flop |   6   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine control_ADDR_WIDTH16_X_LEN_IN32_F_LEN_IN9_OFFSET8 line 642 in file
		'./net_64_33_9_10_16_8.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     x_ready_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     wr_en_x_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|    x_counter_reg    | Flip-flop |   5   |  Y  | N  | N  | N  | N  | N  | N  |
|    x_loaded_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     addr_x_reg      | Flip-flop |   5   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine control_ADDR_WIDTH16_X_LEN_IN32_F_LEN_IN9_OFFSET8 line 680 in file
		'./net_64_33_9_10_16_8.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     addr_f_reg      | Flip-flop |   5   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'layer2_32_9_16_3_f_rom'. (HDL-193)
Warning:  ./net_64_33_9_10_16_8.sv:363: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_64_33_9_10_16_8.sv:366: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_64_33_9_10_16_8.sv:368: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_64_33_9_10_16_8.sv:369: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_64_33_9_10_16_8.sv:370: unsigned to signed assignment occurs. (VER-318)

Statistics for case statements in always block at line 360 in file
	'./net_64_33_9_10_16_8.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           361            |     no/auto      |
===============================================

Inferred memory devices in process
	in routine layer2_32_9_16_3_f_rom line 360 in file
		'./net_64_33_9_10_16_8.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        z_reg        | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'memory' instantiated from design 'layer2_32_9_16_3' with
	the parameters "16,32". (HDL-193)

Inferred memory devices in process
	in routine memory_WIDTH16_SIZE32 line 562 in file
		'./net_64_33_9_10_16_8.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    data_out_reg     | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
====================================================================
|     block name/line       | Inputs | Outputs | # sel inputs | MB |
====================================================================
| memory_WIDTH16_SIZE32/563 |   32   |   16    |      5       | N  |
====================================================================
Presto compilation completed successfully.
Information: Building the design 'memory' instantiated from design 'layer2_32_9_16_3' with
	the parameters "16,8". (HDL-193)

Inferred memory devices in process
	in routine memory_WIDTH16_SIZE8 line 562 in file
		'./net_64_33_9_10_16_8.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    data_out_reg     | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
===================================================================
|     block name/line      | Inputs | Outputs | # sel inputs | MB |
===================================================================
| memory_WIDTH16_SIZE8/563 |   8    |   16    |      3       | N  |
===================================================================
Presto compilation completed successfully.
Information: Building the design 'control' instantiated from design 'layer3_24_10_16_3' with
	the parameters "16,24,10,5". (HDL-193)
Warning:  ./net_64_33_9_10_16_8.sv:653: signed to unsigned conversion occurs. (VER-318)

Inferred memory devices in process
	in routine control_ADDR_WIDTH16_X_LEN_IN24_F_LEN_IN10_OFFSET5 line 600 in file
		'./net_64_33_9_10_16_8.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      idle_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|    clear_acc_reg    | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     en_acc_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     y_valid_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
| point_calc_done_reg | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
| next_clear_acc_reg  | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|    y_counter_reg    | Flip-flop |   5   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine control_ADDR_WIDTH16_X_LEN_IN24_F_LEN_IN10_OFFSET5 line 642 in file
		'./net_64_33_9_10_16_8.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     x_ready_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     wr_en_x_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|    x_counter_reg    | Flip-flop |   5   |  Y  | N  | N  | N  | N  | N  | N  |
|    x_loaded_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     addr_x_reg      | Flip-flop |   5   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine control_ADDR_WIDTH16_X_LEN_IN24_F_LEN_IN10_OFFSET5 line 680 in file
		'./net_64_33_9_10_16_8.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     addr_f_reg      | Flip-flop |   5   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'layer3_24_10_16_3_f_rom'. (HDL-193)
Warning:  ./net_64_33_9_10_16_8.sv:538: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_64_33_9_10_16_8.sv:539: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_64_33_9_10_16_8.sv:541: unsigned to signed assignment occurs. (VER-318)

Statistics for case statements in always block at line 535 in file
	'./net_64_33_9_10_16_8.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           536            |     no/auto      |
===============================================

Inferred memory devices in process
	in routine layer3_24_10_16_3_f_rom line 535 in file
		'./net_64_33_9_10_16_8.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        z_reg        | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'memory' instantiated from design 'layer3_24_10_16_3' with
	the parameters "16,24". (HDL-193)

Inferred memory devices in process
	in routine memory_WIDTH16_SIZE24 line 562 in file
		'./net_64_33_9_10_16_8.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    data_out_reg     | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'memory' instantiated from design 'layer3_24_10_16_3' with
	the parameters "16,5". (HDL-193)

Inferred memory devices in process
	in routine memory_WIDTH16_SIZE5 line 562 in file
		'./net_64_33_9_10_16_8.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    data_out_reg     | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
1
###### CLOCKS AND PORTS #######
set CLK_PORT [get_ports $CLK_NAME]
{clk}
set TMP1 [remove_from_collection [all_inputs] $CLK_PORT]
{reset x_data[15] x_data[14] x_data[13] x_data[12] x_data[11] x_data[10] x_data[9] x_data[8] x_data[7] x_data[6] x_data[5] x_data[4] x_data[3] x_data[2] x_data[1] x_data[0] x_valid y_ready}
set INPUTS [remove_from_collection $TMP1 $RST_NAME]
{x_data[15] x_data[14] x_data[13] x_data[12] x_data[11] x_data[10] x_data[9] x_data[8] x_data[7] x_data[6] x_data[5] x_data[4] x_data[3] x_data[2] x_data[1] x_data[0] x_valid y_ready}
create_clock -period $CLK_PERIOD [get_ports clk]
1
# set delay for inputs to be 0.2ns
set_input_delay 0.2 -max -clock clk $INPUTS
1
set_output_delay 0.2 -max -clock clk [all_outputs]
1
###### OPTIMIZATION #######
set_max_area 0 
1
###### RUN #####
compile_ultra
Information: Performing power optimization. (PWR-850)
Alib files are up-to-date.
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library  |         Version         | Available |
============================================================================
| Basic DW Building Blocks           | J-2014.09-DWBB_201409.5.2 |   *     |
| Licensed DW Building Blocks        | J-2014.09-DWBB_201409.5.2 |   *     |
============================================================================

Information: Sequential output inversion is enabled.  SVF file must be used for formal verification. (OPT-1208)

Information: There are 48 potential problems in your design. Please run 'check_design' for more information. (LINT-99)


Loaded alib file './alib-52/NangateOpenCellLibrary_typical.db.alib'
  Building model 'DW01_NAND2'
Information: Ungrouping hierarchy genLayer1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer2 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer3 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer1/ctrl before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer1/mem_f before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer1/genblk1[0].mem_y before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer1/genblk1[0].mac before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer1/genblk1[1].mem_y before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer1/genblk1[1].mac before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer2/ctrl before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer2/mem_f before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer2/genblk1[0].mem_x before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer2/genblk1[0].mem_y before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer2/genblk1[0].mac before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer2/genblk1[1].mem_x before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer2/genblk1[1].mem_y before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer2/genblk1[1].mac before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer2/genblk1[2].mem_x before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer2/genblk1[2].mem_y before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer2/genblk1[2].mac before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer3/ctrl before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer3/mem_f before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer3/genblk1[0].mem_x before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer3/genblk1[0].mem_y before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer3/genblk1[0].mac before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer3/genblk1[1].mem_x before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer3/genblk1[1].mem_y before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer3/genblk1[1].mac before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer3/genblk1[2].mem_x before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer3/genblk1[2].mem_y before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer3/genblk1[2].mac before Pass 1 (OPT-776)
Information: Ungrouping 31 of 34 hierarchies before Pass 1 (OPT-775)
Information: State dependent leakage is now switched from on to off.

  Beginning Pass 1 Mapping
  ------------------------
  Processing 'net_64_33_9_10_16_8'
Information: Added key list 'DesignWare' to design 'net_64_33_9_10_16_8'. (DDB-72)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer1/mem_f/z_reg[14]' is removed because it is merged to 'genLayer1/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer1/mem_f/z_reg[13]' is removed because it is merged to 'genLayer1/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer1/mem_f/z_reg[12]' is removed because it is merged to 'genLayer1/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer1/mem_f/z_reg[11]' is removed because it is merged to 'genLayer1/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer1/mem_f/z_reg[10]' is removed because it is merged to 'genLayer1/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer1/mem_f/z_reg[9]' is removed because it is merged to 'genLayer1/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer1/mem_f/z_reg[8]' is removed because it is merged to 'genLayer1/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer1/mem_f/z_reg[7]' is removed because it is merged to 'genLayer1/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer1/mem_f/z_reg[6]' is removed because it is merged to 'genLayer1/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer1/mem_f/z_reg[5]' is removed because it is merged to 'genLayer1/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer1/mem_f/z_reg[4]' is removed because it is merged to 'genLayer1/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer1/mem_f/z_reg[3]' is removed because it is merged to 'genLayer1/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer2/mem_f/z_reg[14]' is removed because it is merged to 'genLayer2/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer2/mem_f/z_reg[13]' is removed because it is merged to 'genLayer2/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer2/mem_f/z_reg[12]' is removed because it is merged to 'genLayer2/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer2/mem_f/z_reg[11]' is removed because it is merged to 'genLayer2/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer2/mem_f/z_reg[10]' is removed because it is merged to 'genLayer2/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer2/mem_f/z_reg[9]' is removed because it is merged to 'genLayer2/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer2/mem_f/z_reg[8]' is removed because it is merged to 'genLayer2/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer2/mem_f/z_reg[7]' is removed because it is merged to 'genLayer2/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer2/mem_f/z_reg[6]' is removed because it is merged to 'genLayer2/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer2/mem_f/z_reg[5]' is removed because it is merged to 'genLayer2/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer2/mem_f/z_reg[4]' is removed because it is merged to 'genLayer2/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer2/mem_f/z_reg[3]' is removed because it is merged to 'genLayer2/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer3/mem_f/z_reg[14]' is removed because it is merged to 'genLayer3/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer3/mem_f/z_reg[13]' is removed because it is merged to 'genLayer3/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer3/mem_f/z_reg[12]' is removed because it is merged to 'genLayer3/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer3/mem_f/z_reg[11]' is removed because it is merged to 'genLayer3/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer3/mem_f/z_reg[10]' is removed because it is merged to 'genLayer3/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer3/mem_f/z_reg[9]' is removed because it is merged to 'genLayer3/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer3/mem_f/z_reg[8]' is removed because it is merged to 'genLayer3/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer3/mem_f/z_reg[7]' is removed because it is merged to 'genLayer3/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer3/mem_f/z_reg[6]' is removed because it is merged to 'genLayer3/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer3/mem_f/z_reg[5]' is removed because it is merged to 'genLayer3/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer3/mem_f/z_reg[4]' is removed because it is merged to 'genLayer3/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer3/mem_f/z_reg[3]' is removed because it is merged to 'genLayer3/mem_f/z_reg[15]'. (OPT-1215)
 Implement Synthetic for 'net_64_33_9_10_16_8'.
  Processing 'memory_WIDTH16_SIZE64_0'
 Implement Synthetic for 'memory_WIDTH16_SIZE64_0'.

  Updating timing information
Information: Updating design information... (UID-85)
Information: The register 'genLayer1/y_next_reg[1]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[0].mem_y/mem_reg[15][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[0].mem_y/mem_reg[13][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[0].mem_y/mem_reg[11][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[0].mem_y/mem_reg[9][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[0].mem_y/mem_reg[14][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[0].mem_y/mem_reg[12][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[0].mem_y/mem_reg[10][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[0].mem_y/mem_reg[8][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[0].mem_y/mem_reg[7][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[0].mem_y/mem_reg[5][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[0].mem_y/mem_reg[3][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[0].mem_y/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[0].mem_y/mem_reg[6][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[0].mem_y/mem_reg[4][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[0].mem_y/mem_reg[2][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[0].mem_y/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[1].mem_y/mem_reg[15][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[1].mem_y/mem_reg[13][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[1].mem_y/mem_reg[11][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[1].mem_y/mem_reg[9][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[1].mem_y/mem_reg[14][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[1].mem_y/mem_reg[12][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[1].mem_y/mem_reg[10][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[1].mem_y/mem_reg[8][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[1].mem_y/mem_reg[7][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[1].mem_y/mem_reg[5][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[1].mem_y/mem_reg[3][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[1].mem_y/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[1].mem_y/mem_reg[6][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[1].mem_y/mem_reg[4][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[1].mem_y/mem_reg[2][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[1].mem_y/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_y/mem_reg[7][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_y/mem_reg[3][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_y/mem_reg[5][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_y/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_y/mem_reg[6][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_y/mem_reg[4][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_y/mem_reg[2][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_y/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_y/mem_reg[7][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_y/mem_reg[3][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_y/mem_reg[5][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_y/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_y/mem_reg[6][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_y/mem_reg[4][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_y/mem_reg[2][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_y/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_y/mem_reg[7][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_y/mem_reg[3][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_y/mem_reg[5][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_y/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_y/mem_reg[6][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_y/mem_reg[4][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_y/mem_reg[2][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_y/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_y/mem_reg[3][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_y/mem_reg[2][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_y/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_y/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_y/mem_reg[4][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_y/mem_reg[3][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_y/mem_reg[2][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_y/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_y/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_y/mem_reg[4][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_y/mem_reg[3][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_y/mem_reg[2][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_y/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_y/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_y/mem_reg[4][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_y/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_y/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_y/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_y/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_y/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_y/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[1].mem_y/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[0].mem_y/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer1/genblk1[1].mac/correct_mult_reg' is removed because it is merged to 'genLayer1/genblk1[0].mac/correct_mult_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer2/genblk1[1].mac/correct_mult_reg' is removed because it is merged to 'genLayer2/genblk1[0].mac/correct_mult_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer2/genblk1[2].mac/correct_mult_reg' is removed because it is merged to 'genLayer2/genblk1[0].mac/correct_mult_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer3/genblk1[1].mac/correct_mult_reg' is removed because it is merged to 'genLayer3/genblk1[2].mac/correct_mult_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer3/genblk1[0].mac/correct_mult_reg' is removed because it is merged to 'genLayer3/genblk1[2].mac/correct_mult_reg'. (OPT-1215)

  Beginning Mapping Optimizations  (Ultra High effort)
  -------------------------------
Information: The register 'genLayer1/y_mem_i_reg[4]' will be removed. (OPT-1207)
  Mapping Optimization (Phase 1)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer1/genblk1[0].mac/enable_f_reg' is removed because it is merged to 'genLayer1/genblk1[1].mac/enable_f_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer2/genblk1[1].mac/enable_f_reg' is removed because it is merged to 'genLayer2/genblk1[2].mac/enable_f_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer2/genblk1[0].mac/enable_f_reg' is removed because it is merged to 'genLayer2/genblk1[2].mac/enable_f_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer3/genblk1[1].mac/enable_f_reg' is removed because it is merged to 'genLayer3/genblk1[2].mac/enable_f_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer3/genblk1[0].mac/enable_f_reg' is removed because it is merged to 'genLayer3/genblk1[2].mac/enable_f_reg'. (OPT-1215)
Information: The register 'genLayer1/y_point_reg[5]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/ctrl/addr_f_reg[6]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/ctrl/addr_f_reg[4]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[2][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[3][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[4][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[5][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[6][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[7][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[8][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[9][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[10][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[11][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[12][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[13][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[14][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[15][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[16][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[17][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[18][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[19][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[20][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[21][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[22][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[23][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[24][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[25][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[26][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[27][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[28][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[29][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[30][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[31][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[2][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[3][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[4][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[5][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[6][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[7][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[2][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[3][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[4][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[5][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[6][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[7][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[8][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[9][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[10][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[11][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[12][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[13][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[14][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[15][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[8][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[9][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[10][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[11][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[12][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[13][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[14][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[15][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[16][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[17][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[18][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[19][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[20][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[21][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[22][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[23][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[16][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[17][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[18][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[19][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[20][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[21][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[22][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[23][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[24][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[25][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[26][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[27][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[28][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[29][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[30][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[31][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[24][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[25][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[26][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[27][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[28][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[29][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[30][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[31][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/ctrl/addr_f_reg[4]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/mem_reg[2][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/mem_reg[4][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/mem_reg[6][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/mem_reg[3][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/mem_reg[5][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/mem_reg[7][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/mem_reg[8][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/mem_reg[9][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/mem_reg[10][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/mem_reg[11][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/mem_reg[12][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/mem_reg[13][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/mem_reg[14][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/mem_reg[15][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/mem_reg[16][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/mem_reg[18][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/mem_reg[20][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/mem_reg[22][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/mem_reg[17][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/mem_reg[19][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/mem_reg[21][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/mem_reg[23][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mac/a_in_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/mem_reg[8][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/mem_reg[10][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/mem_reg[12][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/mem_reg[14][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/mem_reg[9][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/mem_reg[11][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/mem_reg[13][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/mem_reg[15][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/mem_reg[16][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/mem_reg[18][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/mem_reg[20][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/mem_reg[22][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/mem_reg[17][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/mem_reg[19][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/mem_reg[21][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/mem_reg[23][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/mem_reg[2][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/mem_reg[4][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/mem_reg[6][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/mem_reg[3][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/mem_reg[5][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/mem_reg[7][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mac/a_in_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/mem_reg[2][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/mem_reg[4][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/mem_reg[6][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/mem_reg[3][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/mem_reg[5][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/mem_reg[7][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/mem_reg[8][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/mem_reg[10][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/mem_reg[12][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/mem_reg[14][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/mem_reg[9][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/mem_reg[11][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/mem_reg[13][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/mem_reg[15][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/mem_reg[16][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/mem_reg[18][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/mem_reg[20][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/mem_reg[22][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/mem_reg[17][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/mem_reg[19][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/mem_reg[21][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/mem_reg[23][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mac/a_in_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mac/a_in_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mac/a_in_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mac/a_in_reg[15]' is a constant and will be removed. (OPT-1206)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer2/genblk1[1].mac/valid_out_reg' is removed because it is merged to 'genLayer2/genblk1[2].mac/valid_out_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer2/genblk1[0].mac/valid_out_reg' is removed because it is merged to 'genLayer2/genblk1[2].mac/valid_out_reg'. (OPT-1215)

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:01:03   67156.8      0.88     392.3    2652.1                           1455294.5000
    0:01:03   67155.2      0.88     392.2    2652.1                           1455251.5000
    0:01:03   67155.2      0.88     392.2    2652.1                           1455251.5000
    0:01:03   67146.9      0.87     392.1    2652.1                           1454806.5000
  Re-synthesis Optimization (Phase 1)
  Re-synthesis Optimization (Phase 2)
  Global Optimization (Phase 1)
  Global Optimization (Phase 2)
  Global Optimization (Phase 3)
  Global Optimization (Phase 4)
  Global Optimization (Phase 5)
  Global Optimization (Phase 6)
  Global Optimization (Phase 7)
  Global Optimization (Phase 8)
  Global Optimization (Phase 9)
  Global Optimization (Phase 10)
  Global Optimization (Phase 11)
  Global Optimization (Phase 12)
  Global Optimization (Phase 13)
  Global Optimization (Phase 14)
  Global Optimization (Phase 15)
  Global Optimization (Phase 16)
  Global Optimization (Phase 17)
  Global Optimization (Phase 18)
  Global Optimization (Phase 19)
  Global Optimization (Phase 20)
  Global Optimization (Phase 21)
  Global Optimization (Phase 22)
  Global Optimization (Phase 23)
  Global Optimization (Phase 24)
  Global Optimization (Phase 25)
  Global Optimization (Phase 26)
  Global Optimization (Phase 27)
  Global Optimization (Phase 28)
  Global Optimization (Phase 29)
  Global Optimization (Phase 30)
  Global Optimization (Phase 31)
  Global Optimization (Phase 32)
  Selecting critical implementations
  Mapping 'net_64_33_9_10_16_8_DW01_add_0'
  Mapping 'net_64_33_9_10_16_8_DW01_add_1'
    0:01:22   61759.9      0.23      59.8      80.8                           1270767.8750



  Beginning Delay Optimization Phase
  ----------------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:01:22   61759.9      0.23      59.8      80.8                           1270767.8750
    0:01:22   61759.9      0.23      59.8      80.8                           1270767.8750
    0:01:24   61612.8      0.23      61.9      25.3                           1260196.6250
    0:01:24   61612.8      0.23      61.9      25.3                           1260196.6250
    0:01:49   63107.4      0.06      15.7      28.5                           1309896.5000
    0:01:49   63107.4      0.06      15.7      28.5                           1309896.5000
    0:01:49   63107.4      0.06      15.7      28.5                           1309896.5000
    0:01:49   63107.4      0.06      15.7      28.5                           1309896.5000
    0:01:51   63107.4      0.06      15.7      28.5                           1309896.5000
    0:01:51   63107.4      0.06      15.7      28.5                           1309896.5000
    0:01:53   63330.9      0.04      12.8      28.5                           1317055.1250
    0:01:53   63330.9      0.04      12.8      28.5                           1317055.1250
    0:01:57   63391.0      0.04      12.5      33.2                           1318949.2500

  Beginning Delay Optimization
  ----------------------------
    0:01:57   63383.0      0.04      12.1      33.2                           1319058.7500
    0:02:03   63568.7      0.02      10.3      33.2                           1325115.3750
    0:02:03   63568.7      0.02      10.3      33.2                           1325115.3750
    0:02:04   63568.7      0.02      10.3      33.2                           1325115.3750
    0:02:04   63573.5      0.02      10.3      33.2                           1325511.5000
    0:02:04   63587.8      0.02       2.2      33.2                           1325987.5000
    0:02:04   63587.8      0.02       2.2      33.2                           1325987.5000
    0:02:05   63587.8      0.02       2.2      33.2                           1325987.5000
    0:02:05   63587.8      0.02       2.2      33.2                           1325987.5000


  Beginning Design Rule Fixing  (max_capacitance)
  ----------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:02:05   63587.8      0.02       2.2      33.2                           1325987.5000
  Global Optimization (Phase 33)
  Global Optimization (Phase 34)
  Global Optimization (Phase 35)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer3/genblk1[2].mac/valid_out_reg' is removed because it is merged to 'genLayer3/genblk1[0].mac/valid_out_reg'. (OPT-1215)
    0:02:07   63536.2      0.00       0.2       0.0 genLayer3/genblk1[2].mac/mult_in_reg[9]/D 1323862.5000
    0:02:07   63520.0      0.00       0.0       0.0                           1323259.0000
    0:02:09   63533.3      0.00       0.0       0.0                           1323606.7500

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:02:09   63533.3      0.00       0.0       0.0                           1323606.7500
    0:02:10   63466.3      0.00       0.0       0.0                           1321452.8750


  Beginning Leakage Power Optimization  (max_leakage_power 0)
  ------------------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:02:18   63286.2      0.00       0.0       0.0                           1316937.3750
  Global Optimization (Phase 36)
  Global Optimization (Phase 37)
  Global Optimization (Phase 38)
  Global Optimization (Phase 39)
  Global Optimization (Phase 40)
  Global Optimization (Phase 41)
  Global Optimization (Phase 42)
  Global Optimization (Phase 43)
  Global Optimization (Phase 44)
  Global Optimization (Phase 45)
  Global Optimization (Phase 46)
  Global Optimization (Phase 47)
  Global Optimization (Phase 48)
  Global Optimization (Phase 49)
  Global Optimization (Phase 50)
  Global Optimization (Phase 51)
    0:02:22   61856.7      0.00       0.0       0.0                           1265392.8750
    0:02:22   61856.7      0.00       0.0       0.0                           1265392.8750
    0:02:22   61856.7      0.00       0.0       0.0                           1265392.8750
    0:02:24   61848.2      0.00       0.0       0.0                           1264914.0000
    0:02:24   61848.2      0.00       0.0       0.0                           1264914.0000
    0:02:24   61848.2      0.00       0.0       0.0                           1264914.0000
    0:02:24   61848.2      0.00       0.0       0.0                           1264914.0000
    0:02:24   61848.2      0.00       0.0       0.0                           1264914.0000
    0:02:24   61848.2      0.00       0.0       0.0                           1264914.0000
    0:02:24   61848.2      0.00       0.0       0.0                           1264914.0000
    0:02:24   61848.2      0.00       0.0       0.0                           1264914.0000
    0:02:24   61848.2      0.00       0.0       0.0                           1264914.0000
    0:02:24   61848.2      0.00       0.0       0.0                           1264914.0000
    0:02:24   61848.2      0.00       0.0       0.0                           1264914.0000
    0:02:24   61848.2      0.00       0.0       0.0                           1264914.0000
    0:02:24   61848.2      0.00       0.0       0.0                           1264914.0000
    0:02:24   61848.2      0.00       0.0       0.0                           1264914.0000
    0:02:24   61848.2      0.00       0.0       0.0                           1264914.0000
    0:02:24   61848.2      0.00       0.0       0.0                           1264914.0000
    0:02:24   61848.2      0.00       0.0       0.0                           1264914.0000
    0:02:24   61848.2      0.00       0.0       0.0                           1264914.0000
    0:02:24   61848.2      0.00       0.0       0.0                           1264914.0000

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:02:26   61848.2      0.00       0.0       0.0                           1264914.0000
    0:02:27   61715.5      0.00       0.0       0.0                           1258913.2500
    0:02:27   61715.5      0.00       0.0       0.0                           1258913.2500
    0:02:27   61715.5      0.00       0.0       0.0                           1258913.2500
    0:02:29   61700.6      0.00       0.0       0.0                           1258295.2500
    0:02:30   61674.2      0.00       0.0       0.0                           1257336.5000
    0:02:30   61674.2      0.00       0.0       0.0                           1257336.5000
    0:02:31   61650.0      0.00       0.0       0.0                           1256035.6250
Loading db file '/home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Warning: Design 'net_64_33_9_10_16_8' contains 1 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
     Net 'genLayer1/genblk1[0].mem_x/clk': 6530 load(s), 1 driver(s)
Information: State dependent leakage is now switched from off to on.
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
1
report_area
 
****************************************
Report : area
Design : net_64_33_9_10_16_8
Version: J-2014.09-SP5-2
Date   : Fri Dec  3 13:07:33 2021
****************************************

Information: Updating design information... (UID-85)
Warning: Design 'net_64_33_9_10_16_8' contains 1 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
Library(s) Used:

    NangateOpenCellLibrary (File: /home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db)

Number of ports:                           38
Number of nets:                         28634
Number of cells:                        23051
Number of combinational cells:          18599
Number of sequential cells:              4450
Number of macros/black boxes:               0
Number of buf/inv:                       1493
Number of references:                      53

Combinational area:              32096.358417
Buf/Inv area:                     2068.150016
Noncombinational area:           29553.662932
Macro/Black Box area:                0.000000
Net Interconnect area:      undefined  (Wire load has zero net area)

Total cell area:                 61650.021349
Total area:                 undefined
1
report_power
 
****************************************
Report : power
        -analysis_effort low
Design : net_64_33_9_10_16_8
Version: J-2014.09-SP5-2
Date   : Fri Dec  3 13:07:34 2021
****************************************


Library(s) Used:

    NangateOpenCellLibrary (File: /home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db)


Operating Conditions: typical   Library: NangateOpenCellLibrary
Wire Load Model Mode: top

Design        Wire Load Model            Library
------------------------------------------------
net_64_33_9_10_16_8    5K_hvratio_1_1    NangateOpenCellLibrary


Global Operating Voltage = 1.1  
Power-specific unit information :
    Voltage Units = 1V
    Capacitance Units = 1.000000ff
    Time Units = 1ns
    Dynamic Power Units = 1uW    (derived from V,C,T units)
    Leakage Power Units = 1nW


  Cell Internal Power  =  28.9098 mW   (99%)
  Net Switching Power  = 225.9385 uW    (1%)
                         ---------
Total Dynamic Power    =  29.1357 mW  (100%)

Cell Leakage Power     =   1.2723 mW


                 Internal         Switching           Leakage            Total
Power Group      Power            Power               Power              Power   (   %    )  Attrs
--------------------------------------------------------------------------------------------------
io_pad             0.0000            0.0000            0.0000            0.0000  (   0.00%)
memory             0.0000            0.0000            0.0000            0.0000  (   0.00%)
black_box          0.0000            0.0000            0.0000            0.0000  (   0.00%)
clock_network      0.0000            0.0000            0.0000            0.0000  (   0.00%)
register       2.8807e+04           33.4965        5.1300e+05        2.9353e+04  (  96.53%)
sequential         0.0000            0.0000            0.0000            0.0000  (   0.00%)
combinational    103.2086          192.4415        7.5929e+05        1.0549e+03  (   3.47%)
--------------------------------------------------------------------------------------------------
Total          2.8910e+04 uW       225.9380 uW     1.2723e+06 nW     3.0408e+04 uW
1
report_timing
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : net_64_33_9_10_16_8
Version: J-2014.09-SP5-2
Date   : Fri Dec  3 13:07:34 2021
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: typical   Library: NangateOpenCellLibrary
Wire Load Model Mode: top

  Startpoint: genLayer3/genblk1[2].mac/b_in_reg[13]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: genLayer3/genblk1[2].mac/mult_in_reg[2]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  net_64_33_9_10_16_8
                     5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  genLayer3/genblk1[2].mac/b_in_reg[13]/CK (DFF_X1)       0.00 #     0.00 r
  genLayer3/genblk1[2].mac/b_in_reg[13]/Q (DFF_X1)        0.20       0.20 r
  U18350/ZN (XNOR2_X1)                                    0.08       0.28 f
  U13613/ZN (INV_X1)                                      0.12       0.41 r
  U13662/ZN (OAI22_X1)                                    0.07       0.48 f
  U18597/CO (FA_X1)                                       0.11       0.58 f
  U18652/S (FA_X1)                                        0.14       0.72 r
  U18599/ZN (XNOR2_X1)                                    0.06       0.79 r
  U18603/ZN (XNOR2_X1)                                    0.04       0.82 f
  U18704/CO (FA_X1)                                       0.10       0.93 f
  U13893/ZN (OR2_X1)                                      0.07       0.99 f
  U18866/ZN (NOR2_X1)                                     0.05       1.05 r
  U18879/ZN (OAI21_X1)                                    0.03       1.08 f
  U18884/ZN (AOI21_X1)                                    0.04       1.12 r
  U18885/ZN (OAI21_X1)                                    0.03       1.16 f
  U18922/ZN (NAND2_X1)                                    0.03       1.19 r
  U18935/ZN (NAND2_X1)                                    0.03       1.22 f
  U14778/ZN (NAND2_X1)                                    0.04       1.26 r
  U13360/ZN (AND2_X2)                                     0.08       1.34 r
  U24910/ZN (NAND2_X1)                                    0.04       1.38 f
  U24911/ZN (NAND2_X1)                                    0.03       1.41 r
  genLayer3/genblk1[2].mac/mult_in_reg[2]/D (DFF_X1)      0.01       1.42 r
  data arrival time                                                  1.42

  clock clk (rise edge)                                   1.45       1.45
  clock network delay (ideal)                             0.00       1.45
  genLayer3/genblk1[2].mac/mult_in_reg[2]/CK (DFF_X1)     0.00       1.45 r
  library setup time                                     -0.03       1.42
  data required time                                                 1.42
  --------------------------------------------------------------------------
  data required time                                                 1.42
  data arrival time                                                 -1.42
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


1
write -f verilog $TOP_MOD_NAME -output gates.v -hierarchy
Writing verilog file '/home/home5/aalgewaththa/ese507work/proj3/part3/hdl/gates.v'.
Warning: Verilog 'assign' or 'tran' statements are written out. (VO-4)
1
quit

Thank you...

                      Design Compiler Graphical
                            DC Ultra (TM)
                             DFTMAX (TM)
                         Power Compiler (TM)
                           DesignWare (R)
                           DC Expert (TM)
                         Design Vision (TM)
                          HDL Compiler (TM)
                         VHDL Compiler (TM)
                            DFT Compiler
                        Library Compiler (TM)
                         Design Compiler(R)

         Version J-2014.09-SP5-2 for RHEL64 -- Jul 11, 2015
               Copyright (c) 1988-2015 Synopsys, Inc.

This software and the associated documentation are confidential and 
proprietary to Synopsys, Inc. Your use or disclosure of this software 
is subject to the terms and conditions of a written license agreement 
between you, or your company, and Synopsys, Inc.

Initializing...
##############################################
# Setup: fill out the following parameters: name of clock signal, clock period (ns),
# reset signal name (if used), name of top-level module, name of source file
set CLK_NAME "clk";
clk
set CLK_PERIOD 1.5
1.5
set RST_NAME "reset";
reset
set TOP_MOD_NAME net_64_33_9_10_16_8
net_64_33_9_10_16_8
set SRC_FILE net_64_33_9_10_16_8.sv
net_64_33_9_10_16_8.sv
# If you have multiple source files, change the line above to list them all like this:
# set SRC_FILE net_64_33_9_10_16_8.sv
###############################################
source setupdc.tcl
NangateOpenCellLibrary_typical.db dw_foundation.sldb
file mkdir work_synth
# optimize FSMs
set fsm_auto_inferring "true"; 
true
set fsm_enable_state_minimization "true";
true
define_design_lib WORK -path work_synth
1
analyze $SRC_FILE -format sverilog
Running PRESTO HDLC
Searching for ./net_64_33_9_10_16_8.sv
Compiling source file ./net_64_33_9_10_16_8.sv
Presto compilation completed successfully.
Loading db file '/home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db'
Loading db file '/usr/local/synopsys/syn/libraries/syn/dw_foundation.sldb'
1
elaborate -work WORK $TOP_MOD_NAME
Loading db file '/usr/local/synopsys/syn/libraries/syn/gtech.db'
Loading db file '/usr/local/synopsys/syn/libraries/syn/standard.sldb'
  Loading link library 'NangateOpenCellLibrary'
  Loading link library 'gtech'
Running PRESTO HDLC
Presto compilation completed successfully.
Elaborated 1 design.
Current design is now 'net_64_33_9_10_16_8'.
Information: Building the design 'layer1_64_33_16_2'. (HDL-193)
Warning:  ./net_64_33_9_10_16_8.sv:138: signed to unsigned conversion occurs. (VER-318)
Warning:  ./net_64_33_9_10_16_8.sv:146: signed to unsigned conversion occurs. (VER-318)

Inferred memory devices in process
	in routine layer1_64_33_16_2 line 120 in file
		'./net_64_33_9_10_16_8.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     y_next_reg      | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
|    conv_done_reg    | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     y_point_reg     | Flip-flop |   6   |  Y  | N  | N  | N  | N  | N  | N  |
|     y_valid_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     y_mem_i_reg     | Flip-flop |   5   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'layer2_32_9_16_3'. (HDL-193)
Warning:  ./net_64_33_9_10_16_8.sv:337: signed to unsigned conversion occurs. (VER-318)
Warning:  ./net_64_33_9_10_16_8.sv:345: signed to unsigned conversion occurs. (VER-318)

Inferred memory devices in process
	in routine layer2_32_9_16_3 line 319 in file
		'./net_64_33_9_10_16_8.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     y_next_reg      | Flip-flop |   3   |  Y  | N  | N  | N  | N  | N  | N  |
|    conv_done_reg    | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     y_point_reg     | Flip-flop |   6   |  Y  | N  | N  | N  | N  | N  | N  |
|     y_valid_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     y_mem_i_reg     | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'layer3_24_10_16_3'. (HDL-193)
Warning:  ./net_64_33_9_10_16_8.sv:512: signed to unsigned conversion occurs. (VER-318)
Warning:  ./net_64_33_9_10_16_8.sv:520: signed to unsigned conversion occurs. (VER-318)

Inferred memory devices in process
	in routine layer3_24_10_16_3 line 494 in file
		'./net_64_33_9_10_16_8.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     y_next_reg      | Flip-flop |   3   |  Y  | N  | N  | N  | N  | N  | N  |
|    conv_done_reg    | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     y_point_reg     | Flip-flop |   5   |  Y  | N  | N  | N  | N  | N  | N  |
|     y_valid_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     y_mem_i_reg     | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'control' instantiated from design 'layer1_64_33_16_2' with
	the parameters "16,64,33,16". (HDL-193)
Warning:  ./net_64_33_9_10_16_8.sv:653: signed to unsigned conversion occurs. (VER-318)

Inferred memory devices in process
	in routine control_ADDR_WIDTH16_X_LEN_IN64_F_LEN_IN33_OFFSET16 line 600 in file
		'./net_64_33_9_10_16_8.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      idle_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|    clear_acc_reg    | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     en_acc_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     y_valid_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
| point_calc_done_reg | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
| next_clear_acc_reg  | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|    y_counter_reg    | Flip-flop |   6   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine control_ADDR_WIDTH16_X_LEN_IN64_F_LEN_IN33_OFFSET16 line 642 in file
		'./net_64_33_9_10_16_8.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     x_ready_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     wr_en_x_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|    x_counter_reg    | Flip-flop |   6   |  Y  | N  | N  | N  | N  | N  | N  |
|    x_loaded_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     addr_x_reg      | Flip-flop |   6   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine control_ADDR_WIDTH16_X_LEN_IN64_F_LEN_IN33_OFFSET16 line 680 in file
		'./net_64_33_9_10_16_8.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     addr_f_reg      | Flip-flop |   7   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'layer1_64_33_16_2_f_rom'. (HDL-193)
Warning:  ./net_64_33_9_10_16_8.sv:163: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_64_33_9_10_16_8.sv:166: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_64_33_9_10_16_8.sv:172: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_64_33_9_10_16_8.sv:173: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_64_33_9_10_16_8.sv:174: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_64_33_9_10_16_8.sv:176: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_64_33_9_10_16_8.sv:177: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_64_33_9_10_16_8.sv:179: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_64_33_9_10_16_8.sv:183: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_64_33_9_10_16_8.sv:186: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_64_33_9_10_16_8.sv:187: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_64_33_9_10_16_8.sv:189: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_64_33_9_10_16_8.sv:193: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_64_33_9_10_16_8.sv:195: unsigned to signed assignment occurs. (VER-318)

Statistics for case statements in always block at line 161 in file
	'./net_64_33_9_10_16_8.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           162            |     no/auto      |
===============================================

Inferred memory devices in process
	in routine layer1_64_33_16_2_f_rom line 161 in file
		'./net_64_33_9_10_16_8.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        z_reg        | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'memory' instantiated from design 'layer1_64_33_16_2' with
	the parameters "16,64". (HDL-193)

Inferred memory devices in process
	in routine memory_WIDTH16_SIZE64 line 562 in file
		'./net_64_33_9_10_16_8.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    data_out_reg     | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
====================================================================
|     block name/line       | Inputs | Outputs | # sel inputs | MB |
====================================================================
| memory_WIDTH16_SIZE64/563 |   64   |   16    |      6       | N  |
====================================================================
Presto compilation completed successfully.
Information: Building the design 'memory' instantiated from design 'layer1_64_33_16_2' with
	the parameters "16,16". (HDL-193)

Inferred memory devices in process
	in routine memory_WIDTH16_SIZE16 line 562 in file
		'./net_64_33_9_10_16_8.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    data_out_reg     | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
====================================================================
|     block name/line       | Inputs | Outputs | # sel inputs | MB |
====================================================================
| memory_WIDTH16_SIZE16/563 |   16   |   16    |      4       | N  |
====================================================================
Presto compilation completed successfully.
Information: Building the design 'mac' instantiated from design 'layer1_64_33_16_2' with
	the parameters "16,16". (HDL-193)

Inferred memory devices in process
	in routine mac_WIDTH16_OUT_WIDTH16 line 751 in file
		'./net_64_33_9_10_16_8.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     mult_in_reg     | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|    valid_out_reg    | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|        f_reg        | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|      a_in_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|      b_in_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|  correct_mult_reg   | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|    enable_f_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'control' instantiated from design 'layer2_32_9_16_3' with
	the parameters "16,32,9,8". (HDL-193)
Warning:  ./net_64_33_9_10_16_8.sv:653: signed to unsigned conversion occurs. (VER-318)

Inferred memory devices in process
	in routine control_ADDR_WIDTH16_X_LEN_IN32_F_LEN_IN9_OFFSET8 line 600 in file
		'./net_64_33_9_10_16_8.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      idle_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|    clear_acc_reg    | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     en_acc_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     y_valid_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
| point_calc_done_reg | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
| next_clear_acc_reg  | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|    y_counter_reg    | Flip-flop |   6   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine control_ADDR_WIDTH16_X_LEN_IN32_F_LEN_IN9_OFFSET8 line 642 in file
		'./net_64_33_9_10_16_8.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     x_ready_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     wr_en_x_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|    x_counter_reg    | Flip-flop |   5   |  Y  | N  | N  | N  | N  | N  | N  |
|    x_loaded_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     addr_x_reg      | Flip-flop |   5   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine control_ADDR_WIDTH16_X_LEN_IN32_F_LEN_IN9_OFFSET8 line 680 in file
		'./net_64_33_9_10_16_8.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     addr_f_reg      | Flip-flop |   5   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'layer2_32_9_16_3_f_rom'. (HDL-193)
Warning:  ./net_64_33_9_10_16_8.sv:363: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_64_33_9_10_16_8.sv:366: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_64_33_9_10_16_8.sv:368: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_64_33_9_10_16_8.sv:369: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_64_33_9_10_16_8.sv:370: unsigned to signed assignment occurs. (VER-318)

Statistics for case statements in always block at line 360 in file
	'./net_64_33_9_10_16_8.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           361            |     no/auto      |
===============================================

Inferred memory devices in process
	in routine layer2_32_9_16_3_f_rom line 360 in file
		'./net_64_33_9_10_16_8.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        z_reg        | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'memory' instantiated from design 'layer2_32_9_16_3' with
	the parameters "16,32". (HDL-193)

Inferred memory devices in process
	in routine memory_WIDTH16_SIZE32 line 562 in file
		'./net_64_33_9_10_16_8.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    data_out_reg     | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
====================================================================
|     block name/line       | Inputs | Outputs | # sel inputs | MB |
====================================================================
| memory_WIDTH16_SIZE32/563 |   32   |   16    |      5       | N  |
====================================================================
Presto compilation completed successfully.
Information: Building the design 'memory' instantiated from design 'layer2_32_9_16_3' with
	the parameters "16,8". (HDL-193)

Inferred memory devices in process
	in routine memory_WIDTH16_SIZE8 line 562 in file
		'./net_64_33_9_10_16_8.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    data_out_reg     | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
===================================================================
|     block name/line      | Inputs | Outputs | # sel inputs | MB |
===================================================================
| memory_WIDTH16_SIZE8/563 |   8    |   16    |      3       | N  |
===================================================================
Presto compilation completed successfully.
Information: Building the design 'control' instantiated from design 'layer3_24_10_16_3' with
	the parameters "16,24,10,5". (HDL-193)
Warning:  ./net_64_33_9_10_16_8.sv:653: signed to unsigned conversion occurs. (VER-318)

Inferred memory devices in process
	in routine control_ADDR_WIDTH16_X_LEN_IN24_F_LEN_IN10_OFFSET5 line 600 in file
		'./net_64_33_9_10_16_8.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      idle_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|    clear_acc_reg    | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     en_acc_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     y_valid_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
| point_calc_done_reg | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
| next_clear_acc_reg  | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|    y_counter_reg    | Flip-flop |   5   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine control_ADDR_WIDTH16_X_LEN_IN24_F_LEN_IN10_OFFSET5 line 642 in file
		'./net_64_33_9_10_16_8.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     x_ready_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     wr_en_x_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|    x_counter_reg    | Flip-flop |   5   |  Y  | N  | N  | N  | N  | N  | N  |
|    x_loaded_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     addr_x_reg      | Flip-flop |   5   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine control_ADDR_WIDTH16_X_LEN_IN24_F_LEN_IN10_OFFSET5 line 680 in file
		'./net_64_33_9_10_16_8.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     addr_f_reg      | Flip-flop |   5   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'layer3_24_10_16_3_f_rom'. (HDL-193)
Warning:  ./net_64_33_9_10_16_8.sv:538: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_64_33_9_10_16_8.sv:539: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_64_33_9_10_16_8.sv:541: unsigned to signed assignment occurs. (VER-318)

Statistics for case statements in always block at line 535 in file
	'./net_64_33_9_10_16_8.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           536            |     no/auto      |
===============================================

Inferred memory devices in process
	in routine layer3_24_10_16_3_f_rom line 535 in file
		'./net_64_33_9_10_16_8.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        z_reg        | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'memory' instantiated from design 'layer3_24_10_16_3' with
	the parameters "16,24". (HDL-193)

Inferred memory devices in process
	in routine memory_WIDTH16_SIZE24 line 562 in file
		'./net_64_33_9_10_16_8.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    data_out_reg     | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'memory' instantiated from design 'layer3_24_10_16_3' with
	the parameters "16,5". (HDL-193)

Inferred memory devices in process
	in routine memory_WIDTH16_SIZE5 line 562 in file
		'./net_64_33_9_10_16_8.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    data_out_reg     | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
1
###### CLOCKS AND PORTS #######
set CLK_PORT [get_ports $CLK_NAME]
{clk}
set TMP1 [remove_from_collection [all_inputs] $CLK_PORT]
{reset x_data[15] x_data[14] x_data[13] x_data[12] x_data[11] x_data[10] x_data[9] x_data[8] x_data[7] x_data[6] x_data[5] x_data[4] x_data[3] x_data[2] x_data[1] x_data[0] x_valid y_ready}
set INPUTS [remove_from_collection $TMP1 $RST_NAME]
{x_data[15] x_data[14] x_data[13] x_data[12] x_data[11] x_data[10] x_data[9] x_data[8] x_data[7] x_data[6] x_data[5] x_data[4] x_data[3] x_data[2] x_data[1] x_data[0] x_valid y_ready}
create_clock -period $CLK_PERIOD [get_ports clk]
1
# set delay for inputs to be 0.2ns
set_input_delay 0.2 -max -clock clk $INPUTS
1
set_output_delay 0.2 -max -clock clk [all_outputs]
1
###### OPTIMIZATION #######
set_max_area 0 
1
###### RUN #####
compile_ultra
Information: Performing power optimization. (PWR-850)
Alib files are up-to-date.
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library  |         Version         | Available |
============================================================================
| Basic DW Building Blocks           | J-2014.09-DWBB_201409.5.2 |   *     |
| Licensed DW Building Blocks        | J-2014.09-DWBB_201409.5.2 |   *     |
============================================================================

Information: Sequential output inversion is enabled.  SVF file must be used for formal verification. (OPT-1208)

Information: There are 48 potential problems in your design. Please run 'check_design' for more information. (LINT-99)


Loaded alib file './alib-52/NangateOpenCellLibrary_typical.db.alib'
  Building model 'DW01_NAND2'
Information: Ungrouping hierarchy genLayer1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer2 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer3 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer1/ctrl before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer1/mem_f before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer1/genblk1[0].mem_y before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer1/genblk1[0].mac before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer1/genblk1[1].mem_y before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer1/genblk1[1].mac before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer2/ctrl before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer2/mem_f before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer2/genblk1[0].mem_x before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer2/genblk1[0].mem_y before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer2/genblk1[0].mac before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer2/genblk1[1].mem_x before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer2/genblk1[1].mem_y before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer2/genblk1[1].mac before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer2/genblk1[2].mem_x before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer2/genblk1[2].mem_y before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer2/genblk1[2].mac before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer3/ctrl before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer3/mem_f before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer3/genblk1[0].mem_x before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer3/genblk1[0].mem_y before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer3/genblk1[0].mac before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer3/genblk1[1].mem_x before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer3/genblk1[1].mem_y before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer3/genblk1[1].mac before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer3/genblk1[2].mem_x before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer3/genblk1[2].mem_y before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer3/genblk1[2].mac before Pass 1 (OPT-776)
Information: Ungrouping 31 of 34 hierarchies before Pass 1 (OPT-775)
Information: State dependent leakage is now switched from on to off.

  Beginning Pass 1 Mapping
  ------------------------
  Processing 'net_64_33_9_10_16_8'
Information: Added key list 'DesignWare' to design 'net_64_33_9_10_16_8'. (DDB-72)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer1/mem_f/z_reg[14]' is removed because it is merged to 'genLayer1/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer1/mem_f/z_reg[13]' is removed because it is merged to 'genLayer1/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer1/mem_f/z_reg[12]' is removed because it is merged to 'genLayer1/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer1/mem_f/z_reg[11]' is removed because it is merged to 'genLayer1/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer1/mem_f/z_reg[10]' is removed because it is merged to 'genLayer1/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer1/mem_f/z_reg[9]' is removed because it is merged to 'genLayer1/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer1/mem_f/z_reg[8]' is removed because it is merged to 'genLayer1/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer1/mem_f/z_reg[7]' is removed because it is merged to 'genLayer1/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer1/mem_f/z_reg[6]' is removed because it is merged to 'genLayer1/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer1/mem_f/z_reg[5]' is removed because it is merged to 'genLayer1/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer1/mem_f/z_reg[4]' is removed because it is merged to 'genLayer1/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer1/mem_f/z_reg[3]' is removed because it is merged to 'genLayer1/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer2/mem_f/z_reg[14]' is removed because it is merged to 'genLayer2/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer2/mem_f/z_reg[13]' is removed because it is merged to 'genLayer2/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer2/mem_f/z_reg[12]' is removed because it is merged to 'genLayer2/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer2/mem_f/z_reg[11]' is removed because it is merged to 'genLayer2/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer2/mem_f/z_reg[10]' is removed because it is merged to 'genLayer2/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer2/mem_f/z_reg[9]' is removed because it is merged to 'genLayer2/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer2/mem_f/z_reg[8]' is removed because it is merged to 'genLayer2/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer2/mem_f/z_reg[7]' is removed because it is merged to 'genLayer2/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer2/mem_f/z_reg[6]' is removed because it is merged to 'genLayer2/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer2/mem_f/z_reg[5]' is removed because it is merged to 'genLayer2/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer2/mem_f/z_reg[4]' is removed because it is merged to 'genLayer2/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer2/mem_f/z_reg[3]' is removed because it is merged to 'genLayer2/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer3/mem_f/z_reg[14]' is removed because it is merged to 'genLayer3/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer3/mem_f/z_reg[13]' is removed because it is merged to 'genLayer3/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer3/mem_f/z_reg[12]' is removed because it is merged to 'genLayer3/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer3/mem_f/z_reg[11]' is removed because it is merged to 'genLayer3/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer3/mem_f/z_reg[10]' is removed because it is merged to 'genLayer3/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer3/mem_f/z_reg[9]' is removed because it is merged to 'genLayer3/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer3/mem_f/z_reg[8]' is removed because it is merged to 'genLayer3/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer3/mem_f/z_reg[7]' is removed because it is merged to 'genLayer3/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer3/mem_f/z_reg[6]' is removed because it is merged to 'genLayer3/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer3/mem_f/z_reg[5]' is removed because it is merged to 'genLayer3/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer3/mem_f/z_reg[4]' is removed because it is merged to 'genLayer3/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer3/mem_f/z_reg[3]' is removed because it is merged to 'genLayer3/mem_f/z_reg[15]'. (OPT-1215)
 Implement Synthetic for 'net_64_33_9_10_16_8'.
  Processing 'memory_WIDTH16_SIZE64_0'
 Implement Synthetic for 'memory_WIDTH16_SIZE64_0'.

  Updating timing information
Information: Updating design information... (UID-85)
Information: The register 'genLayer1/y_next_reg[1]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[0].mem_y/mem_reg[15][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[0].mem_y/mem_reg[13][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[0].mem_y/mem_reg[11][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[0].mem_y/mem_reg[9][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[0].mem_y/mem_reg[14][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[0].mem_y/mem_reg[12][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[0].mem_y/mem_reg[10][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[0].mem_y/mem_reg[8][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[0].mem_y/mem_reg[7][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[0].mem_y/mem_reg[5][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[0].mem_y/mem_reg[3][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[0].mem_y/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[0].mem_y/mem_reg[6][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[0].mem_y/mem_reg[4][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[0].mem_y/mem_reg[2][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[0].mem_y/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[1].mem_y/mem_reg[15][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[1].mem_y/mem_reg[13][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[1].mem_y/mem_reg[11][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[1].mem_y/mem_reg[9][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[1].mem_y/mem_reg[14][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[1].mem_y/mem_reg[12][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[1].mem_y/mem_reg[10][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[1].mem_y/mem_reg[8][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[1].mem_y/mem_reg[7][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[1].mem_y/mem_reg[5][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[1].mem_y/mem_reg[3][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[1].mem_y/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[1].mem_y/mem_reg[6][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[1].mem_y/mem_reg[4][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[1].mem_y/mem_reg[2][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[1].mem_y/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_y/mem_reg[7][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_y/mem_reg[3][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_y/mem_reg[5][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_y/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_y/mem_reg[6][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_y/mem_reg[4][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_y/mem_reg[2][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_y/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_y/mem_reg[7][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_y/mem_reg[3][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_y/mem_reg[5][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_y/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_y/mem_reg[6][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_y/mem_reg[4][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_y/mem_reg[2][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_y/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_y/mem_reg[7][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_y/mem_reg[3][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_y/mem_reg[5][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_y/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_y/mem_reg[6][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_y/mem_reg[4][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_y/mem_reg[2][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_y/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_y/mem_reg[3][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_y/mem_reg[2][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_y/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_y/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_y/mem_reg[4][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_y/mem_reg[3][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_y/mem_reg[2][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_y/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_y/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_y/mem_reg[4][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_y/mem_reg[3][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_y/mem_reg[2][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_y/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_y/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_y/mem_reg[4][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_y/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_y/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_y/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_y/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_y/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_y/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[1].mem_y/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[0].mem_y/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer1/genblk1[1].mac/correct_mult_reg' is removed because it is merged to 'genLayer1/genblk1[0].mac/correct_mult_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer2/genblk1[1].mac/correct_mult_reg' is removed because it is merged to 'genLayer2/genblk1[0].mac/correct_mult_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer2/genblk1[2].mac/correct_mult_reg' is removed because it is merged to 'genLayer2/genblk1[0].mac/correct_mult_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer3/genblk1[1].mac/correct_mult_reg' is removed because it is merged to 'genLayer3/genblk1[2].mac/correct_mult_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer3/genblk1[0].mac/correct_mult_reg' is removed because it is merged to 'genLayer3/genblk1[2].mac/correct_mult_reg'. (OPT-1215)

  Beginning Mapping Optimizations  (Ultra High effort)
  -------------------------------
Information: The register 'genLayer1/y_mem_i_reg[4]' will be removed. (OPT-1207)
  Mapping Optimization (Phase 1)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer1/genblk1[0].mac/enable_f_reg' is removed because it is merged to 'genLayer1/genblk1[1].mac/enable_f_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer2/genblk1[1].mac/enable_f_reg' is removed because it is merged to 'genLayer2/genblk1[2].mac/enable_f_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer2/genblk1[0].mac/enable_f_reg' is removed because it is merged to 'genLayer2/genblk1[2].mac/enable_f_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer3/genblk1[1].mac/enable_f_reg' is removed because it is merged to 'genLayer3/genblk1[2].mac/enable_f_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer3/genblk1[0].mac/enable_f_reg' is removed because it is merged to 'genLayer3/genblk1[2].mac/enable_f_reg'. (OPT-1215)
Information: The register 'genLayer1/y_point_reg[5]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/ctrl/addr_f_reg[6]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/ctrl/addr_f_reg[4]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[2][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[3][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[4][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[5][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[6][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[7][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[8][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[9][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[10][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[11][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[12][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[13][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[14][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[15][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[16][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[17][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[18][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[19][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[20][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[21][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[22][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[23][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[24][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[25][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[26][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[27][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[28][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[29][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[30][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[31][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[2][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[3][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[4][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[5][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[6][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[7][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[2][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[3][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[4][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[5][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[6][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[7][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[8][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[9][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[10][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[11][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[12][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[13][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[14][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[15][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[8][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[9][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[10][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[11][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[12][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[13][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[14][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[15][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[16][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[17][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[18][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[19][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[20][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[21][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[22][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[23][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[16][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[17][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[18][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[19][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[20][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[21][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[22][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[23][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[24][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[25][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[26][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[27][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[28][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[29][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[30][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[31][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[24][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[25][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[26][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[27][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[28][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[29][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[30][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[31][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/ctrl/addr_f_reg[4]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/mem_reg[2][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/mem_reg[4][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/mem_reg[6][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/mem_reg[3][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/mem_reg[5][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/mem_reg[7][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/mem_reg[8][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/mem_reg[9][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/mem_reg[10][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/mem_reg[11][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/mem_reg[12][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/mem_reg[13][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/mem_reg[14][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/mem_reg[15][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/mem_reg[16][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/mem_reg[18][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/mem_reg[20][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/mem_reg[22][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/mem_reg[17][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/mem_reg[19][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/mem_reg[21][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/mem_reg[23][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mac/a_in_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/mem_reg[8][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/mem_reg[10][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/mem_reg[12][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/mem_reg[14][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/mem_reg[9][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/mem_reg[11][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/mem_reg[13][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/mem_reg[15][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/mem_reg[16][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/mem_reg[18][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/mem_reg[20][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/mem_reg[22][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/mem_reg[17][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/mem_reg[19][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/mem_reg[21][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/mem_reg[23][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/mem_reg[2][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/mem_reg[4][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/mem_reg[6][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/mem_reg[3][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/mem_reg[5][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/mem_reg[7][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mac/a_in_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/mem_reg[2][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/mem_reg[4][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/mem_reg[6][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/mem_reg[3][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/mem_reg[5][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/mem_reg[7][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/mem_reg[8][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/mem_reg[10][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/mem_reg[12][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/mem_reg[14][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/mem_reg[9][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/mem_reg[11][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/mem_reg[13][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/mem_reg[15][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/mem_reg[16][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/mem_reg[18][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/mem_reg[20][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/mem_reg[22][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/mem_reg[17][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/mem_reg[19][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/mem_reg[21][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/mem_reg[23][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mac/a_in_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mac/a_in_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mac/a_in_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mac/a_in_reg[15]' is a constant and will be removed. (OPT-1206)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer1/genblk1[0].mac/valid_out_reg' is removed because it is merged to 'genLayer1/genblk1[1].mac/valid_out_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer2/genblk1[1].mac/valid_out_reg' is removed because it is merged to 'genLayer2/genblk1[2].mac/valid_out_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer2/genblk1[0].mac/valid_out_reg' is removed because it is merged to 'genLayer2/genblk1[2].mac/valid_out_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer3/genblk1[1].mac/valid_out_reg' is removed because it is merged to 'genLayer3/genblk1[2].mac/valid_out_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer3/genblk1[0].mac/valid_out_reg' is removed because it is merged to 'genLayer3/genblk1[2].mac/valid_out_reg'. (OPT-1215)

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:01:06   67082.0      0.87     366.3    2532.2                           1454508.1250
    0:01:06   67082.0      0.87     366.3    2532.2                           1454508.1250
    0:01:06   67082.0      0.87     366.3    2532.2                           1454508.1250
    0:01:06   67073.8      0.86     366.0    2532.2                           1454063.1250
  Re-synthesis Optimization (Phase 1)
  Re-synthesis Optimization (Phase 2)
  Global Optimization (Phase 1)
  Global Optimization (Phase 2)
  Global Optimization (Phase 3)
  Global Optimization (Phase 4)
  Global Optimization (Phase 5)
  Global Optimization (Phase 6)
  Global Optimization (Phase 7)
  Global Optimization (Phase 8)
  Global Optimization (Phase 9)
  Global Optimization (Phase 10)
  Global Optimization (Phase 11)
  Global Optimization (Phase 12)
  Global Optimization (Phase 13)
  Global Optimization (Phase 14)
  Global Optimization (Phase 15)
  Global Optimization (Phase 16)
  Global Optimization (Phase 17)
  Global Optimization (Phase 18)
  Global Optimization (Phase 19)
  Global Optimization (Phase 20)
  Global Optimization (Phase 21)
  Global Optimization (Phase 22)
  Global Optimization (Phase 23)
  Global Optimization (Phase 24)
  Global Optimization (Phase 25)
  Global Optimization (Phase 26)
  Global Optimization (Phase 27)
  Global Optimization (Phase 28)
  Global Optimization (Phase 29)
  Global Optimization (Phase 30)
  Global Optimization (Phase 31)
  Selecting critical implementations
  Mapping 'net_64_33_9_10_16_8_DW01_add_0'
  Mapping 'net_64_33_9_10_16_8_DW01_add_1'
    0:01:45   61927.5      0.12      27.2      47.8                           1275407.0000



  Beginning Delay Optimization Phase
  ----------------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:01:45   61927.5      0.12      27.2      47.8                           1275407.0000
    0:01:45   61927.5      0.12      27.2      47.8                           1275407.0000
    0:01:47   61787.0      0.12      27.2      28.5                           1265434.1250
    0:01:47   61787.0      0.12      27.2      28.5                           1265434.1250
    0:01:49   61964.7      0.11      22.0      28.5                           1271278.7500
    0:01:49   61964.7      0.11      22.0      28.5                           1271278.7500
    0:01:49   61964.7      0.11      22.0      28.5                           1271278.7500
    0:01:49   61964.7      0.11      22.0      28.5                           1271278.7500
    0:01:50   61964.7      0.11      22.0      28.5                           1271278.7500
    0:01:50   61964.7      0.11      22.0      28.5                           1271278.7500
    0:01:56   62020.0      0.10      19.6      72.0                           1273449.0000
    0:01:56   62020.0      0.10      19.6      72.0                           1273449.0000
    0:02:03   62280.7      0.06      10.7      72.0                           1281876.0000

  Beginning Delay Optimization
  ----------------------------
    0:02:03   62289.2      0.06      10.7      72.0                           1282502.3750
    0:02:04   62359.7      0.05       8.8      72.4                           1284856.2500
    0:02:04   62359.7      0.05       8.8      72.4                           1284856.2500
    0:02:04   62371.9      0.05       8.7      72.4                           1285226.5000
    0:02:05   62371.9      0.05       8.7      72.4                           1285226.5000
    0:02:05   62378.3      0.05       8.5      72.4                           1285423.3750
    0:02:05   62378.3      0.05       8.5      72.4                           1285423.3750
    0:02:06   62378.3      0.05       8.5      72.4                           1285423.3750


  Beginning Design Rule Fixing  (max_transition)  (max_capacitance)
  ----------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:02:06   62378.3      0.05       8.5      72.4                           1285423.3750
  Global Optimization (Phase 32)
  Global Optimization (Phase 33)
  Global Optimization (Phase 34)
    0:02:08   62403.6      0.01       1.3      51.2 genLayer2/genblk1[0].mac/mult_in_reg[14]/D 1286529.8750
    0:02:08   62422.8      0.00       0.2      51.2                           1287326.5000
    0:02:10   62484.7      0.00       0.0      51.2                           1289397.0000

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:02:10   62484.7      0.00       0.0      51.2                           1289397.0000
    0:02:11   62418.8      0.00       0.0      51.2                           1287279.0000


  Beginning Leakage Power Optimization  (max_leakage_power 0)
  ------------------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:02:19   62236.3      0.02       0.3      51.2                           1282839.0000
  Global Optimization (Phase 35)
  Global Optimization (Phase 36)
  Global Optimization (Phase 37)
  Global Optimization (Phase 38)
  Global Optimization (Phase 39)
  Global Optimization (Phase 40)
  Global Optimization (Phase 41)
  Global Optimization (Phase 42)
  Global Optimization (Phase 43)
  Global Optimization (Phase 44)
  Global Optimization (Phase 45)
  Global Optimization (Phase 46)
  Global Optimization (Phase 47)
  Global Optimization (Phase 48)
  Global Optimization (Phase 49)
  Global Optimization (Phase 50)
    0:02:23   61435.9      0.00       0.0       0.0                           1253736.6250
    0:02:23   61435.9      0.00       0.0       0.0                           1253736.6250
    0:02:23   61435.9      0.00       0.0       0.0                           1253736.6250
    0:02:24   61432.4      0.00       0.0       0.0                           1253431.8750
    0:02:24   61432.4      0.00       0.0       0.0                           1253431.8750
    0:02:24   61432.4      0.00       0.0       0.0                           1253431.8750
    0:02:24   61432.4      0.00       0.0       0.0                           1253431.8750
    0:02:24   61432.4      0.00       0.0       0.0                           1253431.8750
    0:02:24   61432.4      0.00       0.0       0.0                           1253431.8750
    0:02:24   61432.4      0.00       0.0       0.0                           1253431.8750
    0:02:24   61432.4      0.00       0.0       0.0                           1253431.8750
    0:02:24   61432.4      0.00       0.0       0.0                           1253431.8750
    0:02:24   61432.4      0.00       0.0       0.0                           1253431.8750
    0:02:24   61432.4      0.00       0.0       0.0                           1253431.8750
    0:02:24   61432.4      0.00       0.0       0.0                           1253431.8750
    0:02:24   61432.4      0.00       0.0       0.0                           1253431.8750
    0:02:24   61432.4      0.00       0.0       0.0                           1253431.8750
    0:02:24   61432.4      0.00       0.0       0.0                           1253431.8750
    0:02:24   61432.4      0.00       0.0       0.0                           1253431.8750
    0:02:24   61432.4      0.00       0.0       0.0                           1253431.8750
    0:02:24   61432.4      0.00       0.0       0.0                           1253431.8750
    0:02:24   61432.4      0.00       0.0       0.0                           1253431.8750

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:02:26   61432.4      0.00       0.0       0.0                           1253431.8750
    0:02:28   61252.9      0.00       0.0       0.0                           1246620.0000
    0:02:28   61253.1      0.00       0.0       0.0                           1246634.3750
    0:02:28   61253.1      0.00       0.0       0.0                           1246634.3750
    0:02:30   61247.6      0.00       0.0       0.0                           1246423.5000
    0:02:31   61232.9      0.00       0.0       0.0                           1245924.7500
    0:02:31   61232.9      0.00       0.0       0.0                           1245924.7500
    0:02:32   61214.0      0.00       0.0       0.0                           1244835.7500
Loading db file '/home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Warning: Design 'net_64_33_9_10_16_8' contains 1 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
     Net 'genLayer1/genblk1[0].mem_x/clk': 6528 load(s), 1 driver(s)
Information: State dependent leakage is now switched from off to on.
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
1
report_area
 
****************************************
Report : area
Design : net_64_33_9_10_16_8
Version: J-2014.09-SP5-2
Date   : Fri Dec  3 13:10:12 2021
****************************************

Information: Updating design information... (UID-85)
Warning: Design 'net_64_33_9_10_16_8' contains 1 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
Library(s) Used:

    NangateOpenCellLibrary (File: /home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db)

Number of ports:                           38
Number of nets:                         28072
Number of cells:                        22369
Number of combinational cells:          17919
Number of sequential cells:              4448
Number of macros/black boxes:               0
Number of buf/inv:                       1402
Number of references:                      51

Combinational area:              31675.280438
Buf/Inv area:                     2027.718016
Noncombinational area:           29538.766932
Macro/Black Box area:                0.000000
Net Interconnect area:      undefined  (Wire load has zero net area)

Total cell area:                 61214.047370
Total area:                 undefined
1
report_power
 
****************************************
Report : power
        -analysis_effort low
Design : net_64_33_9_10_16_8
Version: J-2014.09-SP5-2
Date   : Fri Dec  3 13:10:13 2021
****************************************


Library(s) Used:

    NangateOpenCellLibrary (File: /home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db)


Operating Conditions: typical   Library: NangateOpenCellLibrary
Wire Load Model Mode: top

Design        Wire Load Model            Library
------------------------------------------------
net_64_33_9_10_16_8    5K_hvratio_1_1    NangateOpenCellLibrary


Global Operating Voltage = 1.1  
Power-specific unit information :
    Voltage Units = 1V
    Capacitance Units = 1.000000ff
    Time Units = 1ns
    Dynamic Power Units = 1uW    (derived from V,C,T units)
    Leakage Power Units = 1nW


  Cell Internal Power  =  27.9369 mW   (99%)
  Net Switching Power  = 215.3486 uW    (1%)
                         ---------
Total Dynamic Power    =  28.1523 mW  (100%)

Cell Leakage Power     =   1.2668 mW


                 Internal         Switching           Leakage            Total
Power Group      Power            Power               Power              Power   (   %    )  Attrs
--------------------------------------------------------------------------------------------------
io_pad             0.0000            0.0000            0.0000            0.0000  (   0.00%)
memory             0.0000            0.0000            0.0000            0.0000  (   0.00%)
black_box          0.0000            0.0000            0.0000            0.0000  (   0.00%)
clock_network      0.0000            0.0000            0.0000            0.0000  (   0.00%)
register       2.7840e+04           30.6652        5.1260e+05        2.8383e+04  (  96.48%)
sequential         0.0000            0.0000            0.0000            0.0000  (   0.00%)
combinational     96.7815          184.6832        7.5423e+05        1.0357e+03  (   3.52%)
--------------------------------------------------------------------------------------------------
Total          2.7937e+04 uW       215.3484 uW     1.2668e+06 nW     2.9419e+04 uW
1
report_timing
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : net_64_33_9_10_16_8
Version: J-2014.09-SP5-2
Date   : Fri Dec  3 13:10:13 2021
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: typical   Library: NangateOpenCellLibrary
Wire Load Model Mode: top

  Startpoint: genLayer3/genblk1[0].mac/b_in_reg[11]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: genLayer3/genblk1[0].mac/mult_in_reg[0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  net_64_33_9_10_16_8
                     5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  genLayer3/genblk1[0].mac/b_in_reg[11]/CK (DFF_X1)       0.00 #     0.00 r
  genLayer3/genblk1[0].mac/b_in_reg[11]/Q (DFF_X1)        0.21       0.21 r
  U23368/ZN (XNOR2_X1)                                    0.10       0.31 r
  U13583/ZN (NAND2_X1)                                    0.10       0.41 f
  U23443/ZN (OAI22_X1)                                    0.09       0.50 r
  U23500/S (FA_X1)                                        0.13       0.63 f
  U23879/CO (FA_X1)                                       0.09       0.72 f
  U23889/S (FA_X1)                                        0.13       0.85 r
  U23895/S (FA_X1)                                        0.12       0.97 f
  U23997/ZN (XNOR2_X1)                                    0.07       1.04 f
  U23998/ZN (NOR2_X1)                                     0.06       1.10 r
  U24029/ZN (OAI21_X1)                                    0.03       1.13 f
  U24030/ZN (NAND2_X1)                                    0.03       1.16 r
  U24031/ZN (NAND2_X1)                                    0.03       1.18 f
  U24032/ZN (NAND2_X1)                                    0.03       1.21 r
  U24033/ZN (NAND4_X1)                                    0.05       1.26 f
  U24046/ZN (NAND2_X1)                                    0.04       1.30 r
  U14049/ZN (AND2_X2)                                     0.08       1.39 r
  U24782/ZN (NAND2_X1)                                    0.04       1.43 f
  U24783/ZN (NAND2_X1)                                    0.03       1.46 r
  genLayer3/genblk1[0].mac/mult_in_reg[0]/D (DFF_X1)      0.01       1.46 r
  data arrival time                                                  1.46

  clock clk (rise edge)                                   1.50       1.50
  clock network delay (ideal)                             0.00       1.50
  genLayer3/genblk1[0].mac/mult_in_reg[0]/CK (DFF_X1)     0.00       1.50 r
  library setup time                                     -0.04       1.46
  data required time                                                 1.46
  --------------------------------------------------------------------------
  data required time                                                 1.46
  data arrival time                                                 -1.46
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


1
write -f verilog $TOP_MOD_NAME -output gates.v -hierarchy
Writing verilog file '/home/home5/aalgewaththa/ese507work/proj3/part3/hdl/gates.v'.
Warning: Verilog 'assign' or 'tran' statements are written out. (VO-4)
1
quit

Thank you...

                      Design Compiler Graphical
                            DC Ultra (TM)
                             DFTMAX (TM)
                         Power Compiler (TM)
                           DesignWare (R)
                           DC Expert (TM)
                         Design Vision (TM)
                          HDL Compiler (TM)
                         VHDL Compiler (TM)
                            DFT Compiler
                        Library Compiler (TM)
                         Design Compiler(R)

         Version J-2014.09-SP5-2 for RHEL64 -- Jul 11, 2015
               Copyright (c) 1988-2015 Synopsys, Inc.

This software and the associated documentation are confidential and 
proprietary to Synopsys, Inc. Your use or disclosure of this software 
is subject to the terms and conditions of a written license agreement 
between you, or your company, and Synopsys, Inc.

Initializing...
##############################################
# Setup: fill out the following parameters: name of clock signal, clock period (ns),
# reset signal name (if used), name of top-level module, name of source file
set CLK_NAME "clk";
clk
set CLK_PERIOD 1.55
1.55
set RST_NAME "reset";
reset
set TOP_MOD_NAME net_64_33_9_10_16_8
net_64_33_9_10_16_8
set SRC_FILE net_64_33_9_10_16_8.sv
net_64_33_9_10_16_8.sv
# If you have multiple source files, change the line above to list them all like this:
# set SRC_FILE net_64_33_9_10_16_8.sv
###############################################
source setupdc.tcl
NangateOpenCellLibrary_typical.db dw_foundation.sldb
file mkdir work_synth
# optimize FSMs
set fsm_auto_inferring "true"; 
true
set fsm_enable_state_minimization "true";
true
define_design_lib WORK -path work_synth
1
analyze $SRC_FILE -format sverilog
Running PRESTO HDLC
Searching for ./net_64_33_9_10_16_8.sv
Compiling source file ./net_64_33_9_10_16_8.sv
Presto compilation completed successfully.
Loading db file '/home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db'
Loading db file '/usr/local/synopsys/syn/libraries/syn/dw_foundation.sldb'
1
elaborate -work WORK $TOP_MOD_NAME
Loading db file '/usr/local/synopsys/syn/libraries/syn/gtech.db'
Loading db file '/usr/local/synopsys/syn/libraries/syn/standard.sldb'
  Loading link library 'NangateOpenCellLibrary'
  Loading link library 'gtech'
Running PRESTO HDLC
Presto compilation completed successfully.
Elaborated 1 design.
Current design is now 'net_64_33_9_10_16_8'.
Information: Building the design 'layer1_64_33_16_2'. (HDL-193)
Warning:  ./net_64_33_9_10_16_8.sv:138: signed to unsigned conversion occurs. (VER-318)
Warning:  ./net_64_33_9_10_16_8.sv:146: signed to unsigned conversion occurs. (VER-318)

Inferred memory devices in process
	in routine layer1_64_33_16_2 line 120 in file
		'./net_64_33_9_10_16_8.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     y_next_reg      | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
|    conv_done_reg    | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     y_point_reg     | Flip-flop |   6   |  Y  | N  | N  | N  | N  | N  | N  |
|     y_valid_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     y_mem_i_reg     | Flip-flop |   5   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'layer2_32_9_16_3'. (HDL-193)
Warning:  ./net_64_33_9_10_16_8.sv:337: signed to unsigned conversion occurs. (VER-318)
Warning:  ./net_64_33_9_10_16_8.sv:345: signed to unsigned conversion occurs. (VER-318)

Inferred memory devices in process
	in routine layer2_32_9_16_3 line 319 in file
		'./net_64_33_9_10_16_8.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     y_next_reg      | Flip-flop |   3   |  Y  | N  | N  | N  | N  | N  | N  |
|    conv_done_reg    | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     y_point_reg     | Flip-flop |   6   |  Y  | N  | N  | N  | N  | N  | N  |
|     y_valid_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     y_mem_i_reg     | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'layer3_24_10_16_3'. (HDL-193)
Warning:  ./net_64_33_9_10_16_8.sv:512: signed to unsigned conversion occurs. (VER-318)
Warning:  ./net_64_33_9_10_16_8.sv:520: signed to unsigned conversion occurs. (VER-318)

Inferred memory devices in process
	in routine layer3_24_10_16_3 line 494 in file
		'./net_64_33_9_10_16_8.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     y_next_reg      | Flip-flop |   3   |  Y  | N  | N  | N  | N  | N  | N  |
|    conv_done_reg    | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     y_point_reg     | Flip-flop |   5   |  Y  | N  | N  | N  | N  | N  | N  |
|     y_valid_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     y_mem_i_reg     | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'control' instantiated from design 'layer1_64_33_16_2' with
	the parameters "16,64,33,16". (HDL-193)
Warning:  ./net_64_33_9_10_16_8.sv:653: signed to unsigned conversion occurs. (VER-318)

Inferred memory devices in process
	in routine control_ADDR_WIDTH16_X_LEN_IN64_F_LEN_IN33_OFFSET16 line 600 in file
		'./net_64_33_9_10_16_8.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      idle_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|    clear_acc_reg    | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     en_acc_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     y_valid_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
| point_calc_done_reg | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
| next_clear_acc_reg  | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|    y_counter_reg    | Flip-flop |   6   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine control_ADDR_WIDTH16_X_LEN_IN64_F_LEN_IN33_OFFSET16 line 642 in file
		'./net_64_33_9_10_16_8.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     x_ready_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     wr_en_x_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|    x_counter_reg    | Flip-flop |   6   |  Y  | N  | N  | N  | N  | N  | N  |
|    x_loaded_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     addr_x_reg      | Flip-flop |   6   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine control_ADDR_WIDTH16_X_LEN_IN64_F_LEN_IN33_OFFSET16 line 680 in file
		'./net_64_33_9_10_16_8.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     addr_f_reg      | Flip-flop |   7   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'layer1_64_33_16_2_f_rom'. (HDL-193)
Warning:  ./net_64_33_9_10_16_8.sv:163: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_64_33_9_10_16_8.sv:166: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_64_33_9_10_16_8.sv:172: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_64_33_9_10_16_8.sv:173: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_64_33_9_10_16_8.sv:174: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_64_33_9_10_16_8.sv:176: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_64_33_9_10_16_8.sv:177: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_64_33_9_10_16_8.sv:179: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_64_33_9_10_16_8.sv:183: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_64_33_9_10_16_8.sv:186: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_64_33_9_10_16_8.sv:187: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_64_33_9_10_16_8.sv:189: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_64_33_9_10_16_8.sv:193: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_64_33_9_10_16_8.sv:195: unsigned to signed assignment occurs. (VER-318)

Statistics for case statements in always block at line 161 in file
	'./net_64_33_9_10_16_8.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           162            |     no/auto      |
===============================================

Inferred memory devices in process
	in routine layer1_64_33_16_2_f_rom line 161 in file
		'./net_64_33_9_10_16_8.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        z_reg        | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'memory' instantiated from design 'layer1_64_33_16_2' with
	the parameters "16,64". (HDL-193)

Inferred memory devices in process
	in routine memory_WIDTH16_SIZE64 line 562 in file
		'./net_64_33_9_10_16_8.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    data_out_reg     | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
====================================================================
|     block name/line       | Inputs | Outputs | # sel inputs | MB |
====================================================================
| memory_WIDTH16_SIZE64/563 |   64   |   16    |      6       | N  |
====================================================================
Presto compilation completed successfully.
Information: Building the design 'memory' instantiated from design 'layer1_64_33_16_2' with
	the parameters "16,16". (HDL-193)

Inferred memory devices in process
	in routine memory_WIDTH16_SIZE16 line 562 in file
		'./net_64_33_9_10_16_8.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    data_out_reg     | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
====================================================================
|     block name/line       | Inputs | Outputs | # sel inputs | MB |
====================================================================
| memory_WIDTH16_SIZE16/563 |   16   |   16    |      4       | N  |
====================================================================
Presto compilation completed successfully.
Information: Building the design 'mac' instantiated from design 'layer1_64_33_16_2' with
	the parameters "16,16". (HDL-193)

Inferred memory devices in process
	in routine mac_WIDTH16_OUT_WIDTH16 line 751 in file
		'./net_64_33_9_10_16_8.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     mult_in_reg     | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|    valid_out_reg    | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|        f_reg        | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|      a_in_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|      b_in_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|  correct_mult_reg   | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|    enable_f_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'control' instantiated from design 'layer2_32_9_16_3' with
	the parameters "16,32,9,8". (HDL-193)
Warning:  ./net_64_33_9_10_16_8.sv:653: signed to unsigned conversion occurs. (VER-318)

Inferred memory devices in process
	in routine control_ADDR_WIDTH16_X_LEN_IN32_F_LEN_IN9_OFFSET8 line 600 in file
		'./net_64_33_9_10_16_8.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      idle_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|    clear_acc_reg    | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     en_acc_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     y_valid_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
| point_calc_done_reg | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
| next_clear_acc_reg  | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|    y_counter_reg    | Flip-flop |   6   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine control_ADDR_WIDTH16_X_LEN_IN32_F_LEN_IN9_OFFSET8 line 642 in file
		'./net_64_33_9_10_16_8.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     x_ready_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     wr_en_x_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|    x_counter_reg    | Flip-flop |   5   |  Y  | N  | N  | N  | N  | N  | N  |
|    x_loaded_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     addr_x_reg      | Flip-flop |   5   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine control_ADDR_WIDTH16_X_LEN_IN32_F_LEN_IN9_OFFSET8 line 680 in file
		'./net_64_33_9_10_16_8.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     addr_f_reg      | Flip-flop |   5   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'layer2_32_9_16_3_f_rom'. (HDL-193)
Warning:  ./net_64_33_9_10_16_8.sv:363: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_64_33_9_10_16_8.sv:366: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_64_33_9_10_16_8.sv:368: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_64_33_9_10_16_8.sv:369: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_64_33_9_10_16_8.sv:370: unsigned to signed assignment occurs. (VER-318)

Statistics for case statements in always block at line 360 in file
	'./net_64_33_9_10_16_8.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           361            |     no/auto      |
===============================================

Inferred memory devices in process
	in routine layer2_32_9_16_3_f_rom line 360 in file
		'./net_64_33_9_10_16_8.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        z_reg        | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'memory' instantiated from design 'layer2_32_9_16_3' with
	the parameters "16,32". (HDL-193)

Inferred memory devices in process
	in routine memory_WIDTH16_SIZE32 line 562 in file
		'./net_64_33_9_10_16_8.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    data_out_reg     | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
====================================================================
|     block name/line       | Inputs | Outputs | # sel inputs | MB |
====================================================================
| memory_WIDTH16_SIZE32/563 |   32   |   16    |      5       | N  |
====================================================================
Presto compilation completed successfully.
Information: Building the design 'memory' instantiated from design 'layer2_32_9_16_3' with
	the parameters "16,8". (HDL-193)

Inferred memory devices in process
	in routine memory_WIDTH16_SIZE8 line 562 in file
		'./net_64_33_9_10_16_8.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    data_out_reg     | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
===================================================================
|     block name/line      | Inputs | Outputs | # sel inputs | MB |
===================================================================
| memory_WIDTH16_SIZE8/563 |   8    |   16    |      3       | N  |
===================================================================
Presto compilation completed successfully.
Information: Building the design 'control' instantiated from design 'layer3_24_10_16_3' with
	the parameters "16,24,10,5". (HDL-193)
Warning:  ./net_64_33_9_10_16_8.sv:653: signed to unsigned conversion occurs. (VER-318)

Inferred memory devices in process
	in routine control_ADDR_WIDTH16_X_LEN_IN24_F_LEN_IN10_OFFSET5 line 600 in file
		'./net_64_33_9_10_16_8.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      idle_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|    clear_acc_reg    | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     en_acc_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     y_valid_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
| point_calc_done_reg | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
| next_clear_acc_reg  | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|    y_counter_reg    | Flip-flop |   5   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine control_ADDR_WIDTH16_X_LEN_IN24_F_LEN_IN10_OFFSET5 line 642 in file
		'./net_64_33_9_10_16_8.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     x_ready_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     wr_en_x_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|    x_counter_reg    | Flip-flop |   5   |  Y  | N  | N  | N  | N  | N  | N  |
|    x_loaded_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     addr_x_reg      | Flip-flop |   5   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine control_ADDR_WIDTH16_X_LEN_IN24_F_LEN_IN10_OFFSET5 line 680 in file
		'./net_64_33_9_10_16_8.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     addr_f_reg      | Flip-flop |   5   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'layer3_24_10_16_3_f_rom'. (HDL-193)
Warning:  ./net_64_33_9_10_16_8.sv:538: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_64_33_9_10_16_8.sv:539: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_64_33_9_10_16_8.sv:541: unsigned to signed assignment occurs. (VER-318)

Statistics for case statements in always block at line 535 in file
	'./net_64_33_9_10_16_8.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           536            |     no/auto      |
===============================================

Inferred memory devices in process
	in routine layer3_24_10_16_3_f_rom line 535 in file
		'./net_64_33_9_10_16_8.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        z_reg        | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'memory' instantiated from design 'layer3_24_10_16_3' with
	the parameters "16,24". (HDL-193)

Inferred memory devices in process
	in routine memory_WIDTH16_SIZE24 line 562 in file
		'./net_64_33_9_10_16_8.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    data_out_reg     | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'memory' instantiated from design 'layer3_24_10_16_3' with
	the parameters "16,5". (HDL-193)

Inferred memory devices in process
	in routine memory_WIDTH16_SIZE5 line 562 in file
		'./net_64_33_9_10_16_8.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    data_out_reg     | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
1
###### CLOCKS AND PORTS #######
set CLK_PORT [get_ports $CLK_NAME]
{clk}
set TMP1 [remove_from_collection [all_inputs] $CLK_PORT]
{reset x_data[15] x_data[14] x_data[13] x_data[12] x_data[11] x_data[10] x_data[9] x_data[8] x_data[7] x_data[6] x_data[5] x_data[4] x_data[3] x_data[2] x_data[1] x_data[0] x_valid y_ready}
set INPUTS [remove_from_collection $TMP1 $RST_NAME]
{x_data[15] x_data[14] x_data[13] x_data[12] x_data[11] x_data[10] x_data[9] x_data[8] x_data[7] x_data[6] x_data[5] x_data[4] x_data[3] x_data[2] x_data[1] x_data[0] x_valid y_ready}
create_clock -period $CLK_PERIOD [get_ports clk]
1
# set delay for inputs to be 0.2ns
set_input_delay 0.2 -max -clock clk $INPUTS
1
set_output_delay 0.2 -max -clock clk [all_outputs]
1
###### OPTIMIZATION #######
set_max_area 0 
1
###### RUN #####
compile_ultra
Information: Performing power optimization. (PWR-850)
Alib files are up-to-date.
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library  |         Version         | Available |
============================================================================
| Basic DW Building Blocks           | J-2014.09-DWBB_201409.5.2 |   *     |
| Licensed DW Building Blocks        | J-2014.09-DWBB_201409.5.2 |   *     |
============================================================================

Information: Sequential output inversion is enabled.  SVF file must be used for formal verification. (OPT-1208)

Information: There are 48 potential problems in your design. Please run 'check_design' for more information. (LINT-99)


Loaded alib file './alib-52/NangateOpenCellLibrary_typical.db.alib'
  Building model 'DW01_NAND2'
Information: Ungrouping hierarchy genLayer1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer2 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer3 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer1/ctrl before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer1/mem_f before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer1/genblk1[0].mem_y before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer1/genblk1[0].mac before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer1/genblk1[1].mem_y before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer1/genblk1[1].mac before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer2/ctrl before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer2/mem_f before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer2/genblk1[0].mem_x before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer2/genblk1[0].mem_y before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer2/genblk1[0].mac before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer2/genblk1[1].mem_x before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer2/genblk1[1].mem_y before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer2/genblk1[1].mac before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer2/genblk1[2].mem_x before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer2/genblk1[2].mem_y before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer2/genblk1[2].mac before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer3/ctrl before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer3/mem_f before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer3/genblk1[0].mem_x before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer3/genblk1[0].mem_y before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer3/genblk1[0].mac before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer3/genblk1[1].mem_x before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer3/genblk1[1].mem_y before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer3/genblk1[1].mac before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer3/genblk1[2].mem_x before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer3/genblk1[2].mem_y before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer3/genblk1[2].mac before Pass 1 (OPT-776)
Information: Ungrouping 31 of 34 hierarchies before Pass 1 (OPT-775)
Information: State dependent leakage is now switched from on to off.

  Beginning Pass 1 Mapping
  ------------------------
  Processing 'net_64_33_9_10_16_8'
Information: Added key list 'DesignWare' to design 'net_64_33_9_10_16_8'. (DDB-72)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer1/mem_f/z_reg[14]' is removed because it is merged to 'genLayer1/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer1/mem_f/z_reg[13]' is removed because it is merged to 'genLayer1/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer1/mem_f/z_reg[12]' is removed because it is merged to 'genLayer1/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer1/mem_f/z_reg[11]' is removed because it is merged to 'genLayer1/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer1/mem_f/z_reg[10]' is removed because it is merged to 'genLayer1/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer1/mem_f/z_reg[9]' is removed because it is merged to 'genLayer1/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer1/mem_f/z_reg[8]' is removed because it is merged to 'genLayer1/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer1/mem_f/z_reg[7]' is removed because it is merged to 'genLayer1/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer1/mem_f/z_reg[6]' is removed because it is merged to 'genLayer1/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer1/mem_f/z_reg[5]' is removed because it is merged to 'genLayer1/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer1/mem_f/z_reg[4]' is removed because it is merged to 'genLayer1/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer1/mem_f/z_reg[3]' is removed because it is merged to 'genLayer1/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer2/mem_f/z_reg[14]' is removed because it is merged to 'genLayer2/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer2/mem_f/z_reg[13]' is removed because it is merged to 'genLayer2/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer2/mem_f/z_reg[12]' is removed because it is merged to 'genLayer2/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer2/mem_f/z_reg[11]' is removed because it is merged to 'genLayer2/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer2/mem_f/z_reg[10]' is removed because it is merged to 'genLayer2/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer2/mem_f/z_reg[9]' is removed because it is merged to 'genLayer2/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer2/mem_f/z_reg[8]' is removed because it is merged to 'genLayer2/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer2/mem_f/z_reg[7]' is removed because it is merged to 'genLayer2/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer2/mem_f/z_reg[6]' is removed because it is merged to 'genLayer2/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer2/mem_f/z_reg[5]' is removed because it is merged to 'genLayer2/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer2/mem_f/z_reg[4]' is removed because it is merged to 'genLayer2/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer2/mem_f/z_reg[3]' is removed because it is merged to 'genLayer2/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer3/mem_f/z_reg[14]' is removed because it is merged to 'genLayer3/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer3/mem_f/z_reg[13]' is removed because it is merged to 'genLayer3/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer3/mem_f/z_reg[12]' is removed because it is merged to 'genLayer3/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer3/mem_f/z_reg[11]' is removed because it is merged to 'genLayer3/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer3/mem_f/z_reg[10]' is removed because it is merged to 'genLayer3/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer3/mem_f/z_reg[9]' is removed because it is merged to 'genLayer3/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer3/mem_f/z_reg[8]' is removed because it is merged to 'genLayer3/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer3/mem_f/z_reg[7]' is removed because it is merged to 'genLayer3/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer3/mem_f/z_reg[6]' is removed because it is merged to 'genLayer3/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer3/mem_f/z_reg[5]' is removed because it is merged to 'genLayer3/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer3/mem_f/z_reg[4]' is removed because it is merged to 'genLayer3/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer3/mem_f/z_reg[3]' is removed because it is merged to 'genLayer3/mem_f/z_reg[15]'. (OPT-1215)
 Implement Synthetic for 'net_64_33_9_10_16_8'.
  Processing 'memory_WIDTH16_SIZE64_0'
 Implement Synthetic for 'memory_WIDTH16_SIZE64_0'.

  Updating timing information
Information: Updating design information... (UID-85)
Information: The register 'genLayer1/y_next_reg[1]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[0].mem_y/mem_reg[15][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[0].mem_y/mem_reg[13][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[0].mem_y/mem_reg[11][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[0].mem_y/mem_reg[9][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[0].mem_y/mem_reg[14][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[0].mem_y/mem_reg[12][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[0].mem_y/mem_reg[10][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[0].mem_y/mem_reg[8][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[0].mem_y/mem_reg[7][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[0].mem_y/mem_reg[5][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[0].mem_y/mem_reg[3][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[0].mem_y/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[0].mem_y/mem_reg[6][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[0].mem_y/mem_reg[4][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[0].mem_y/mem_reg[2][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[0].mem_y/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[1].mem_y/mem_reg[15][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[1].mem_y/mem_reg[13][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[1].mem_y/mem_reg[11][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[1].mem_y/mem_reg[9][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[1].mem_y/mem_reg[14][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[1].mem_y/mem_reg[12][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[1].mem_y/mem_reg[10][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[1].mem_y/mem_reg[8][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[1].mem_y/mem_reg[7][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[1].mem_y/mem_reg[5][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[1].mem_y/mem_reg[3][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[1].mem_y/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[1].mem_y/mem_reg[6][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[1].mem_y/mem_reg[4][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[1].mem_y/mem_reg[2][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[1].mem_y/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_y/mem_reg[7][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_y/mem_reg[3][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_y/mem_reg[5][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_y/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_y/mem_reg[6][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_y/mem_reg[4][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_y/mem_reg[2][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_y/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_y/mem_reg[7][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_y/mem_reg[3][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_y/mem_reg[5][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_y/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_y/mem_reg[6][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_y/mem_reg[4][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_y/mem_reg[2][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_y/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_y/mem_reg[7][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_y/mem_reg[3][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_y/mem_reg[5][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_y/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_y/mem_reg[6][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_y/mem_reg[4][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_y/mem_reg[2][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_y/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_y/mem_reg[3][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_y/mem_reg[2][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_y/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_y/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_y/mem_reg[4][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_y/mem_reg[3][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_y/mem_reg[2][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_y/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_y/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_y/mem_reg[4][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_y/mem_reg[3][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_y/mem_reg[2][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_y/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_y/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_y/mem_reg[4][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_y/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_y/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_y/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_y/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_y/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_y/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[1].mem_y/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[0].mem_y/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer1/genblk1[1].mac/correct_mult_reg' is removed because it is merged to 'genLayer1/genblk1[0].mac/correct_mult_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer2/genblk1[1].mac/correct_mult_reg' is removed because it is merged to 'genLayer2/genblk1[0].mac/correct_mult_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer2/genblk1[2].mac/correct_mult_reg' is removed because it is merged to 'genLayer2/genblk1[0].mac/correct_mult_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer3/genblk1[1].mac/correct_mult_reg' is removed because it is merged to 'genLayer3/genblk1[2].mac/correct_mult_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer3/genblk1[0].mac/correct_mult_reg' is removed because it is merged to 'genLayer3/genblk1[2].mac/correct_mult_reg'. (OPT-1215)

  Beginning Mapping Optimizations  (Ultra High effort)
  -------------------------------
Information: The register 'genLayer1/y_mem_i_reg[4]' will be removed. (OPT-1207)
  Mapping Optimization (Phase 1)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer1/genblk1[0].mac/enable_f_reg' is removed because it is merged to 'genLayer1/genblk1[1].mac/enable_f_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer2/genblk1[1].mac/enable_f_reg' is removed because it is merged to 'genLayer2/genblk1[2].mac/enable_f_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer2/genblk1[0].mac/enable_f_reg' is removed because it is merged to 'genLayer2/genblk1[2].mac/enable_f_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer3/genblk1[1].mac/enable_f_reg' is removed because it is merged to 'genLayer3/genblk1[2].mac/enable_f_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer3/genblk1[0].mac/enable_f_reg' is removed because it is merged to 'genLayer3/genblk1[2].mac/enable_f_reg'. (OPT-1215)
Information: The register 'genLayer1/y_point_reg[5]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/ctrl/addr_f_reg[6]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/ctrl/addr_f_reg[4]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[2][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[3][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[4][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[5][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[6][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[7][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[8][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[9][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[10][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[11][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[12][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[13][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[14][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[15][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[16][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[17][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[18][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[19][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[20][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[21][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[22][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[23][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[24][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[25][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[26][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[27][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[28][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[29][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[30][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[31][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[2][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[3][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[4][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[5][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[6][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[7][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[2][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[3][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[4][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[5][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[6][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[7][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[8][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[9][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[10][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[11][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[12][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[13][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[14][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[15][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[8][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[9][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[10][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[11][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[12][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[13][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[14][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[15][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[16][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[17][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[18][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[19][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[20][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[21][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[22][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[23][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[16][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[17][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[18][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[19][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[20][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[21][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[22][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[23][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[24][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[25][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[26][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[27][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[28][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[29][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[30][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[31][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[24][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[25][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[26][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[27][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[28][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[29][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[30][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[31][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/ctrl/addr_f_reg[4]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/mem_reg[2][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/mem_reg[4][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/mem_reg[6][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/mem_reg[3][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/mem_reg[5][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/mem_reg[7][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/mem_reg[8][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/mem_reg[9][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/mem_reg[10][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/mem_reg[11][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/mem_reg[12][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/mem_reg[13][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/mem_reg[14][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/mem_reg[15][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/mem_reg[16][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/mem_reg[18][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/mem_reg[20][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/mem_reg[22][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/mem_reg[17][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/mem_reg[19][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/mem_reg[21][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/mem_reg[23][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mac/a_in_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/mem_reg[8][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/mem_reg[10][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/mem_reg[12][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/mem_reg[14][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/mem_reg[9][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/mem_reg[11][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/mem_reg[13][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/mem_reg[15][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/mem_reg[16][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/mem_reg[18][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/mem_reg[20][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/mem_reg[22][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/mem_reg[17][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/mem_reg[19][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/mem_reg[21][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/mem_reg[23][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/mem_reg[2][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/mem_reg[4][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/mem_reg[6][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/mem_reg[3][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/mem_reg[5][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/mem_reg[7][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mac/a_in_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/mem_reg[2][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/mem_reg[4][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/mem_reg[6][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/mem_reg[3][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/mem_reg[5][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/mem_reg[7][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/mem_reg[8][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/mem_reg[10][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/mem_reg[12][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/mem_reg[14][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/mem_reg[9][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/mem_reg[11][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/mem_reg[13][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/mem_reg[15][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/mem_reg[16][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/mem_reg[18][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/mem_reg[20][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/mem_reg[22][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/mem_reg[17][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/mem_reg[19][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/mem_reg[21][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/mem_reg[23][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mac/a_in_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mac/a_in_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mac/a_in_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mac/a_in_reg[15]' is a constant and will be removed. (OPT-1206)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer1/genblk1[0].mac/valid_out_reg' is removed because it is merged to 'genLayer1/genblk1[1].mac/valid_out_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer2/genblk1[1].mac/valid_out_reg' is removed because it is merged to 'genLayer2/genblk1[2].mac/valid_out_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer2/genblk1[0].mac/valid_out_reg' is removed because it is merged to 'genLayer2/genblk1[2].mac/valid_out_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer3/genblk1[1].mac/valid_out_reg' is removed because it is merged to 'genLayer3/genblk1[2].mac/valid_out_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer3/genblk1[0].mac/valid_out_reg' is removed because it is merged to 'genLayer3/genblk1[2].mac/valid_out_reg'. (OPT-1215)

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:01:04   67002.7      0.84     249.2    2722.5                           1451928.3750
    0:01:05   67002.7      0.84     249.2    2722.5                           1451928.3750
    0:01:05   67002.7      0.84     249.2    2722.5                           1451928.3750
    0:01:05   66994.5      0.84     248.8    2722.5                           1451483.3750
  Re-synthesis Optimization (Phase 1)
  Re-synthesis Optimization (Phase 2)
  Global Optimization (Phase 1)
  Global Optimization (Phase 2)
  Global Optimization (Phase 3)
  Global Optimization (Phase 4)
  Global Optimization (Phase 5)
  Global Optimization (Phase 6)
  Global Optimization (Phase 7)
  Global Optimization (Phase 8)
  Global Optimization (Phase 9)
  Global Optimization (Phase 10)
  Global Optimization (Phase 11)
  Global Optimization (Phase 12)
  Global Optimization (Phase 13)
  Global Optimization (Phase 14)
  Global Optimization (Phase 15)
  Global Optimization (Phase 16)
  Global Optimization (Phase 17)
  Global Optimization (Phase 18)
  Global Optimization (Phase 19)
  Global Optimization (Phase 20)
  Global Optimization (Phase 21)
  Global Optimization (Phase 22)
  Global Optimization (Phase 23)
  Global Optimization (Phase 24)
  Global Optimization (Phase 25)
  Global Optimization (Phase 26)
  Global Optimization (Phase 27)
  Global Optimization (Phase 28)
  Global Optimization (Phase 29)
  Global Optimization (Phase 30)
  Global Optimization (Phase 31)
  Selecting critical implementations
  Mapping 'net_64_33_9_10_16_8_DW01_add_0'
  Mapping 'net_64_33_9_10_16_8_DW01_add_1'
    0:01:35   61717.9      0.13      28.4      56.6                           1268959.2500



  Beginning Delay Optimization Phase
  ----------------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:01:35   61717.9      0.13      28.4      56.6                           1268959.2500
    0:01:36   61717.9      0.13      28.4      56.6                           1268959.2500
    0:01:37   61602.9      0.13      28.0      24.7                           1260411.3750
    0:01:37   61602.9      0.13      28.0      24.7                           1260411.3750
    0:01:45   62133.3      0.05       7.3      24.9                           1278084.0000
    0:01:45   62133.3      0.05       7.3      24.9                           1278084.0000
    0:01:45   62133.3      0.05       7.3      24.9                           1278084.0000
    0:01:45   62133.3      0.05       7.3      24.9                           1278084.0000
    0:01:45   62133.3      0.05       7.3      24.9                           1278084.0000
    0:01:45   62133.3      0.05       7.3      24.9                           1278084.0000
    0:01:48   62398.3      0.00       0.1      22.5                           1287155.0000
    0:01:48   62398.3      0.00       0.1      22.5                           1287155.0000
    0:01:49   62441.9      0.00       0.0      22.5                           1288625.6250

  Beginning Delay Optimization
  ----------------------------
    0:01:49   62445.1      0.00       0.0      22.5                           1288935.5000
    0:01:50   62445.1      0.00       0.0      22.5                           1288935.5000
    0:01:50   62445.1      0.00       0.0      22.5                           1288935.5000
    0:01:50   62445.1      0.00       0.0      22.5                           1288935.5000
    0:01:50   62445.1      0.00       0.0      22.5                           1288935.5000
    0:01:50   62445.1      0.00       0.0      22.5                           1288935.5000
    0:01:50   62445.1      0.00       0.0      22.5                           1288935.5000
    0:01:50   62445.1      0.00       0.0      22.5                           1288935.5000


  Beginning Design Rule Fixing  (max_capacitance)
  ----------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:01:50   62445.1      0.00       0.0      22.5                           1288935.5000
  Global Optimization (Phase 32)
  Global Optimization (Phase 33)
  Global Optimization (Phase 34)
    0:01:51   62425.7      0.00       0.0      51.2                           1288518.1250
    0:01:51   62425.7      0.00       0.0      51.2                           1288518.1250

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:01:51   62425.7      0.00       0.0      51.2                           1288518.1250
    0:01:52   62360.8      0.00       0.0      51.2                           1286508.2500


  Beginning Leakage Power Optimization  (max_leakage_power 0)
  ------------------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:02:00   62135.5      0.01       0.2      51.2                           1281018.3750
  Global Optimization (Phase 35)
  Global Optimization (Phase 36)
  Global Optimization (Phase 37)
  Global Optimization (Phase 38)
  Global Optimization (Phase 39)
  Global Optimization (Phase 40)
  Global Optimization (Phase 41)
  Global Optimization (Phase 42)
  Global Optimization (Phase 43)
  Global Optimization (Phase 44)
  Global Optimization (Phase 45)
  Global Optimization (Phase 46)
  Global Optimization (Phase 47)
  Global Optimization (Phase 48)
  Global Optimization (Phase 49)
  Global Optimization (Phase 50)
    0:02:04   61235.3      0.00       0.0       0.0                           1249287.6250
    0:02:04   61235.3      0.00       0.0       0.0                           1249287.6250
    0:02:04   61235.3      0.00       0.0       0.0                           1249287.6250
    0:02:05   61233.2      0.00       0.0       0.0                           1249090.6250
    0:02:05   61233.2      0.00       0.0       0.0                           1249090.6250
    0:02:05   61233.2      0.00       0.0       0.0                           1249090.6250
    0:02:05   61233.2      0.00       0.0       0.0                           1249090.6250
    0:02:05   61233.2      0.00       0.0       0.0                           1249090.6250
    0:02:05   61233.2      0.00       0.0       0.0                           1249090.6250
    0:02:05   61233.2      0.00       0.0       0.0                           1249090.6250
    0:02:05   61233.2      0.00       0.0       0.0                           1249090.6250
    0:02:05   61233.2      0.00       0.0       0.0                           1249090.6250
    0:02:05   61233.2      0.00       0.0       0.0                           1249090.6250
    0:02:05   61233.2      0.00       0.0       0.0                           1249090.6250
    0:02:05   61233.2      0.00       0.0       0.0                           1249090.6250
    0:02:05   61233.2      0.00       0.0       0.0                           1249090.6250
    0:02:05   61233.2      0.00       0.0       0.0                           1249090.6250
    0:02:05   61233.2      0.00       0.0       0.0                           1249090.6250
    0:02:05   61233.2      0.00       0.0       0.0                           1249090.6250
    0:02:05   61233.2      0.00       0.0       0.0                           1249090.6250
    0:02:05   61233.2      0.00       0.0       0.0                           1249090.6250
    0:02:05   61233.2      0.00       0.0       0.0                           1249090.6250

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:02:07   61233.2      0.00       0.0       0.0                           1249090.6250
    0:02:09   61063.8      0.00       0.0       0.0                           1243521.7500
    0:02:09   61063.8      0.00       0.0       0.0                           1243521.7500
    0:02:09   61063.8      0.00       0.0       0.0                           1243521.7500
    0:02:10   61062.7      0.00       0.0       0.0                           1243393.8750
    0:02:12   61047.8      0.00       0.0       0.0                           1242893.8750
    0:02:12   61047.8      0.00       0.0       0.0                           1242893.8750
    0:02:13   61038.2      0.00       0.0       0.0                           1242410.1250
Loading db file '/home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Warning: Design 'net_64_33_9_10_16_8' contains 1 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
     Net 'genLayer1/genblk1[0].mem_x/clk': 6528 load(s), 1 driver(s)
Information: State dependent leakage is now switched from off to on.
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
1
report_area
 
****************************************
Report : area
Design : net_64_33_9_10_16_8
Version: J-2014.09-SP5-2
Date   : Fri Dec  3 13:12:32 2021
****************************************

Information: Updating design information... (UID-85)
Warning: Design 'net_64_33_9_10_16_8' contains 1 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
Library(s) Used:

    NangateOpenCellLibrary (File: /home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db)

Number of ports:                           38
Number of nets:                         27779
Number of cells:                        22079
Number of combinational cells:          17629
Number of sequential cells:              4448
Number of macros/black boxes:               0
Number of buf/inv:                       1247
Number of references:                      47

Combinational area:              31486.154448
Buf/Inv area:                     1938.874016
Noncombinational area:           29552.066933
Macro/Black Box area:                0.000000
Net Interconnect area:      undefined  (Wire load has zero net area)

Total cell area:                 61038.221381
Total area:                 undefined
1
report_power
 
****************************************
Report : power
        -analysis_effort low
Design : net_64_33_9_10_16_8
Version: J-2014.09-SP5-2
Date   : Fri Dec  3 13:12:33 2021
****************************************


Library(s) Used:

    NangateOpenCellLibrary (File: /home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db)


Operating Conditions: typical   Library: NangateOpenCellLibrary
Wire Load Model Mode: top

Design        Wire Load Model            Library
------------------------------------------------
net_64_33_9_10_16_8    5K_hvratio_1_1    NangateOpenCellLibrary


Global Operating Voltage = 1.1  
Power-specific unit information :
    Voltage Units = 1V
    Capacitance Units = 1.000000ff
    Time Units = 1ns
    Dynamic Power Units = 1uW    (derived from V,C,T units)
    Leakage Power Units = 1nW


  Cell Internal Power  =  27.0363 mW   (99%)
  Net Switching Power  = 208.1026 uW    (1%)
                         ---------
Total Dynamic Power    =  27.2444 mW  (100%)

Cell Leakage Power     =   1.2628 mW


                 Internal         Switching           Leakage            Total
Power Group      Power            Power               Power              Power   (   %    )  Attrs
--------------------------------------------------------------------------------------------------
io_pad             0.0000            0.0000            0.0000            0.0000  (   0.00%)
memory             0.0000            0.0000            0.0000            0.0000  (   0.00%)
black_box          0.0000            0.0000            0.0000            0.0000  (   0.00%)
clock_network      0.0000            0.0000            0.0000            0.0000  (   0.00%)
register       2.6943e+04           30.8362        5.1344e+05        2.7488e+04  (  96.42%)
sequential         0.0000            0.0000            0.0000            0.0000  (   0.00%)
combinational     92.6549          177.2663        7.4938e+05        1.0193e+03  (   3.58%)
--------------------------------------------------------------------------------------------------
Total          2.7036e+04 uW       208.1025 uW     1.2628e+06 nW     2.8507e+04 uW
1
report_timing
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : net_64_33_9_10_16_8
Version: J-2014.09-SP5-2
Date   : Fri Dec  3 13:12:33 2021
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: typical   Library: NangateOpenCellLibrary
Wire Load Model Mode: top

  Startpoint: genLayer1/genblk1[1].mac/b_in_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: genLayer1/genblk1[1].mac/mult_in_reg[0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  net_64_33_9_10_16_8
                     5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  genLayer1/genblk1[1].mac/b_in_reg[1]/CK (DFF_X2)        0.00 #     0.00 r
  genLayer1/genblk1[1].mac/b_in_reg[1]/Q (DFF_X2)         0.17       0.17 r
  U14400/ZN (XNOR2_X2)                                    0.16       0.32 r
  U14401/ZN (NAND2_X2)                                    0.13       0.45 f
  U14465/ZN (OAI22_X1)                                    0.08       0.53 r
  U14478/S (FA_X1)                                        0.13       0.65 f
  U14479/CO (FA_X1)                                       0.09       0.75 f
  U14495/S (FA_X1)                                        0.12       0.87 f
  U14546/CO (FA_X1)                                       0.10       0.97 f
  U13834/ZN (OR2_X1)                                      0.06       1.03 f
  U14518/ZN (XNOR2_X1)                                    0.06       1.09 f
  U14540/ZN (NOR2_X1)                                     0.05       1.14 r
  U14713/ZN (OAI21_X1)                                    0.03       1.18 f
  U14714/ZN (AOI21_X1)                                    0.05       1.23 r
  U14811/ZN (OAI21_X1)                                    0.03       1.26 f
  U14923/ZN (NAND2_X1)                                    0.03       1.29 r
  U14938/ZN (NAND2_X1)                                    0.03       1.32 f
  U14964/ZN (NAND2_X1)                                    0.04       1.36 r
  U13323/ZN (AND2_X2)                                     0.08       1.44 r
  U24425/ZN (NAND2_X1)                                    0.04       1.48 f
  U24426/ZN (NAND2_X1)                                    0.03       1.51 r
  genLayer1/genblk1[1].mac/mult_in_reg[0]/D (DFF_X1)      0.01       1.52 r
  data arrival time                                                  1.52

  clock clk (rise edge)                                   1.55       1.55
  clock network delay (ideal)                             0.00       1.55
  genLayer1/genblk1[1].mac/mult_in_reg[0]/CK (DFF_X1)     0.00       1.55 r
  library setup time                                     -0.03       1.52
  data required time                                                 1.52
  --------------------------------------------------------------------------
  data required time                                                 1.52
  data arrival time                                                 -1.52
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


1
write -f verilog $TOP_MOD_NAME -output gates.v -hierarchy
Writing verilog file '/home/home5/aalgewaththa/ese507work/proj3/part3/hdl/gates.v'.
Warning: Verilog 'assign' or 'tran' statements are written out. (VO-4)
1
quit

Thank you...

                      Design Compiler Graphical
                            DC Ultra (TM)
                             DFTMAX (TM)
                         Power Compiler (TM)
                           DesignWare (R)
                           DC Expert (TM)
                         Design Vision (TM)
                          HDL Compiler (TM)
                         VHDL Compiler (TM)
                            DFT Compiler
                        Library Compiler (TM)
                         Design Compiler(R)

         Version J-2014.09-SP5-2 for RHEL64 -- Jul 11, 2015
               Copyright (c) 1988-2015 Synopsys, Inc.

This software and the associated documentation are confidential and 
proprietary to Synopsys, Inc. Your use or disclosure of this software 
is subject to the terms and conditions of a written license agreement 
between you, or your company, and Synopsys, Inc.

Initializing...
##############################################
# Setup: fill out the following parameters: name of clock signal, clock period (ns),
# reset signal name (if used), name of top-level module, name of source file
set CLK_NAME "clk";
clk
set CLK_PERIOD 1.6
1.6
set RST_NAME "reset";
reset
set TOP_MOD_NAME net_64_33_9_10_16_8
net_64_33_9_10_16_8
set SRC_FILE net_64_33_9_10_16_8.sv
net_64_33_9_10_16_8.sv
# If you have multiple source files, change the line above to list them all like this:
# set SRC_FILE net_64_33_9_10_16_8.sv
###############################################
source setupdc.tcl
NangateOpenCellLibrary_typical.db dw_foundation.sldb
file mkdir work_synth
# optimize FSMs
set fsm_auto_inferring "true"; 
true
set fsm_enable_state_minimization "true";
true
define_design_lib WORK -path work_synth
1
analyze $SRC_FILE -format sverilog
Running PRESTO HDLC
Searching for ./net_64_33_9_10_16_8.sv
Compiling source file ./net_64_33_9_10_16_8.sv
Presto compilation completed successfully.
Loading db file '/home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db'
Loading db file '/usr/local/synopsys/syn/libraries/syn/dw_foundation.sldb'
1
elaborate -work WORK $TOP_MOD_NAME
Loading db file '/usr/local/synopsys/syn/libraries/syn/gtech.db'
Loading db file '/usr/local/synopsys/syn/libraries/syn/standard.sldb'
  Loading link library 'NangateOpenCellLibrary'
  Loading link library 'gtech'
Running PRESTO HDLC
Presto compilation completed successfully.
Elaborated 1 design.
Current design is now 'net_64_33_9_10_16_8'.
Information: Building the design 'layer1_64_33_16_2'. (HDL-193)
Warning:  ./net_64_33_9_10_16_8.sv:138: signed to unsigned conversion occurs. (VER-318)
Warning:  ./net_64_33_9_10_16_8.sv:146: signed to unsigned conversion occurs. (VER-318)

Inferred memory devices in process
	in routine layer1_64_33_16_2 line 120 in file
		'./net_64_33_9_10_16_8.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     y_next_reg      | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
|    conv_done_reg    | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     y_point_reg     | Flip-flop |   6   |  Y  | N  | N  | N  | N  | N  | N  |
|     y_valid_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     y_mem_i_reg     | Flip-flop |   5   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'layer2_32_9_16_3'. (HDL-193)
Warning:  ./net_64_33_9_10_16_8.sv:337: signed to unsigned conversion occurs. (VER-318)
Warning:  ./net_64_33_9_10_16_8.sv:345: signed to unsigned conversion occurs. (VER-318)

Inferred memory devices in process
	in routine layer2_32_9_16_3 line 319 in file
		'./net_64_33_9_10_16_8.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     y_next_reg      | Flip-flop |   3   |  Y  | N  | N  | N  | N  | N  | N  |
|    conv_done_reg    | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     y_point_reg     | Flip-flop |   6   |  Y  | N  | N  | N  | N  | N  | N  |
|     y_valid_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     y_mem_i_reg     | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'layer3_24_10_16_3'. (HDL-193)
Warning:  ./net_64_33_9_10_16_8.sv:512: signed to unsigned conversion occurs. (VER-318)
Warning:  ./net_64_33_9_10_16_8.sv:520: signed to unsigned conversion occurs. (VER-318)

Inferred memory devices in process
	in routine layer3_24_10_16_3 line 494 in file
		'./net_64_33_9_10_16_8.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     y_next_reg      | Flip-flop |   3   |  Y  | N  | N  | N  | N  | N  | N  |
|    conv_done_reg    | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     y_point_reg     | Flip-flop |   5   |  Y  | N  | N  | N  | N  | N  | N  |
|     y_valid_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     y_mem_i_reg     | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'control' instantiated from design 'layer1_64_33_16_2' with
	the parameters "16,64,33,16". (HDL-193)
Warning:  ./net_64_33_9_10_16_8.sv:653: signed to unsigned conversion occurs. (VER-318)

Inferred memory devices in process
	in routine control_ADDR_WIDTH16_X_LEN_IN64_F_LEN_IN33_OFFSET16 line 600 in file
		'./net_64_33_9_10_16_8.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      idle_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|    clear_acc_reg    | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     en_acc_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     y_valid_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
| point_calc_done_reg | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
| next_clear_acc_reg  | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|    y_counter_reg    | Flip-flop |   6   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine control_ADDR_WIDTH16_X_LEN_IN64_F_LEN_IN33_OFFSET16 line 642 in file
		'./net_64_33_9_10_16_8.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     x_ready_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     wr_en_x_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|    x_counter_reg    | Flip-flop |   6   |  Y  | N  | N  | N  | N  | N  | N  |
|    x_loaded_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     addr_x_reg      | Flip-flop |   6   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine control_ADDR_WIDTH16_X_LEN_IN64_F_LEN_IN33_OFFSET16 line 680 in file
		'./net_64_33_9_10_16_8.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     addr_f_reg      | Flip-flop |   7   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'layer1_64_33_16_2_f_rom'. (HDL-193)
Warning:  ./net_64_33_9_10_16_8.sv:163: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_64_33_9_10_16_8.sv:166: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_64_33_9_10_16_8.sv:172: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_64_33_9_10_16_8.sv:173: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_64_33_9_10_16_8.sv:174: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_64_33_9_10_16_8.sv:176: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_64_33_9_10_16_8.sv:177: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_64_33_9_10_16_8.sv:179: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_64_33_9_10_16_8.sv:183: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_64_33_9_10_16_8.sv:186: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_64_33_9_10_16_8.sv:187: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_64_33_9_10_16_8.sv:189: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_64_33_9_10_16_8.sv:193: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_64_33_9_10_16_8.sv:195: unsigned to signed assignment occurs. (VER-318)

Statistics for case statements in always block at line 161 in file
	'./net_64_33_9_10_16_8.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           162            |     no/auto      |
===============================================

Inferred memory devices in process
	in routine layer1_64_33_16_2_f_rom line 161 in file
		'./net_64_33_9_10_16_8.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        z_reg        | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'memory' instantiated from design 'layer1_64_33_16_2' with
	the parameters "16,64". (HDL-193)

Inferred memory devices in process
	in routine memory_WIDTH16_SIZE64 line 562 in file
		'./net_64_33_9_10_16_8.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    data_out_reg     | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
====================================================================
|     block name/line       | Inputs | Outputs | # sel inputs | MB |
====================================================================
| memory_WIDTH16_SIZE64/563 |   64   |   16    |      6       | N  |
====================================================================
Presto compilation completed successfully.
Information: Building the design 'memory' instantiated from design 'layer1_64_33_16_2' with
	the parameters "16,16". (HDL-193)

Inferred memory devices in process
	in routine memory_WIDTH16_SIZE16 line 562 in file
		'./net_64_33_9_10_16_8.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    data_out_reg     | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
====================================================================
|     block name/line       | Inputs | Outputs | # sel inputs | MB |
====================================================================
| memory_WIDTH16_SIZE16/563 |   16   |   16    |      4       | N  |
====================================================================
Presto compilation completed successfully.
Information: Building the design 'mac' instantiated from design 'layer1_64_33_16_2' with
	the parameters "16,16". (HDL-193)

Inferred memory devices in process
	in routine mac_WIDTH16_OUT_WIDTH16 line 751 in file
		'./net_64_33_9_10_16_8.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     mult_in_reg     | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|    valid_out_reg    | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|        f_reg        | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|      a_in_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|      b_in_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|  correct_mult_reg   | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|    enable_f_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'control' instantiated from design 'layer2_32_9_16_3' with
	the parameters "16,32,9,8". (HDL-193)
Warning:  ./net_64_33_9_10_16_8.sv:653: signed to unsigned conversion occurs. (VER-318)

Inferred memory devices in process
	in routine control_ADDR_WIDTH16_X_LEN_IN32_F_LEN_IN9_OFFSET8 line 600 in file
		'./net_64_33_9_10_16_8.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      idle_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|    clear_acc_reg    | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     en_acc_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     y_valid_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
| point_calc_done_reg | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
| next_clear_acc_reg  | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|    y_counter_reg    | Flip-flop |   6   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine control_ADDR_WIDTH16_X_LEN_IN32_F_LEN_IN9_OFFSET8 line 642 in file
		'./net_64_33_9_10_16_8.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     x_ready_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     wr_en_x_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|    x_counter_reg    | Flip-flop |   5   |  Y  | N  | N  | N  | N  | N  | N  |
|    x_loaded_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     addr_x_reg      | Flip-flop |   5   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine control_ADDR_WIDTH16_X_LEN_IN32_F_LEN_IN9_OFFSET8 line 680 in file
		'./net_64_33_9_10_16_8.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     addr_f_reg      | Flip-flop |   5   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'layer2_32_9_16_3_f_rom'. (HDL-193)
Warning:  ./net_64_33_9_10_16_8.sv:363: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_64_33_9_10_16_8.sv:366: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_64_33_9_10_16_8.sv:368: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_64_33_9_10_16_8.sv:369: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_64_33_9_10_16_8.sv:370: unsigned to signed assignment occurs. (VER-318)

Statistics for case statements in always block at line 360 in file
	'./net_64_33_9_10_16_8.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           361            |     no/auto      |
===============================================

Inferred memory devices in process
	in routine layer2_32_9_16_3_f_rom line 360 in file
		'./net_64_33_9_10_16_8.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        z_reg        | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'memory' instantiated from design 'layer2_32_9_16_3' with
	the parameters "16,32". (HDL-193)

Inferred memory devices in process
	in routine memory_WIDTH16_SIZE32 line 562 in file
		'./net_64_33_9_10_16_8.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    data_out_reg     | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
====================================================================
|     block name/line       | Inputs | Outputs | # sel inputs | MB |
====================================================================
| memory_WIDTH16_SIZE32/563 |   32   |   16    |      5       | N  |
====================================================================
Presto compilation completed successfully.
Information: Building the design 'memory' instantiated from design 'layer2_32_9_16_3' with
	the parameters "16,8". (HDL-193)

Inferred memory devices in process
	in routine memory_WIDTH16_SIZE8 line 562 in file
		'./net_64_33_9_10_16_8.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    data_out_reg     | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
===================================================================
|     block name/line      | Inputs | Outputs | # sel inputs | MB |
===================================================================
| memory_WIDTH16_SIZE8/563 |   8    |   16    |      3       | N  |
===================================================================
Presto compilation completed successfully.
Information: Building the design 'control' instantiated from design 'layer3_24_10_16_3' with
	the parameters "16,24,10,5". (HDL-193)
Warning:  ./net_64_33_9_10_16_8.sv:653: signed to unsigned conversion occurs. (VER-318)

Inferred memory devices in process
	in routine control_ADDR_WIDTH16_X_LEN_IN24_F_LEN_IN10_OFFSET5 line 600 in file
		'./net_64_33_9_10_16_8.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      idle_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|    clear_acc_reg    | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     en_acc_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     y_valid_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
| point_calc_done_reg | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
| next_clear_acc_reg  | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|    y_counter_reg    | Flip-flop |   5   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine control_ADDR_WIDTH16_X_LEN_IN24_F_LEN_IN10_OFFSET5 line 642 in file
		'./net_64_33_9_10_16_8.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     x_ready_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     wr_en_x_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|    x_counter_reg    | Flip-flop |   5   |  Y  | N  | N  | N  | N  | N  | N  |
|    x_loaded_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     addr_x_reg      | Flip-flop |   5   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine control_ADDR_WIDTH16_X_LEN_IN24_F_LEN_IN10_OFFSET5 line 680 in file
		'./net_64_33_9_10_16_8.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     addr_f_reg      | Flip-flop |   5   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'layer3_24_10_16_3_f_rom'. (HDL-193)
Warning:  ./net_64_33_9_10_16_8.sv:538: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_64_33_9_10_16_8.sv:539: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_64_33_9_10_16_8.sv:541: unsigned to signed assignment occurs. (VER-318)

Statistics for case statements in always block at line 535 in file
	'./net_64_33_9_10_16_8.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           536            |     no/auto      |
===============================================

Inferred memory devices in process
	in routine layer3_24_10_16_3_f_rom line 535 in file
		'./net_64_33_9_10_16_8.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        z_reg        | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'memory' instantiated from design 'layer3_24_10_16_3' with
	the parameters "16,24". (HDL-193)

Inferred memory devices in process
	in routine memory_WIDTH16_SIZE24 line 562 in file
		'./net_64_33_9_10_16_8.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    data_out_reg     | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'memory' instantiated from design 'layer3_24_10_16_3' with
	the parameters "16,5". (HDL-193)

Inferred memory devices in process
	in routine memory_WIDTH16_SIZE5 line 562 in file
		'./net_64_33_9_10_16_8.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    data_out_reg     | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
1
###### CLOCKS AND PORTS #######
set CLK_PORT [get_ports $CLK_NAME]
{clk}
set TMP1 [remove_from_collection [all_inputs] $CLK_PORT]
{reset x_data[15] x_data[14] x_data[13] x_data[12] x_data[11] x_data[10] x_data[9] x_data[8] x_data[7] x_data[6] x_data[5] x_data[4] x_data[3] x_data[2] x_data[1] x_data[0] x_valid y_ready}
set INPUTS [remove_from_collection $TMP1 $RST_NAME]
{x_data[15] x_data[14] x_data[13] x_data[12] x_data[11] x_data[10] x_data[9] x_data[8] x_data[7] x_data[6] x_data[5] x_data[4] x_data[3] x_data[2] x_data[1] x_data[0] x_valid y_ready}
create_clock -period $CLK_PERIOD [get_ports clk]
1
# set delay for inputs to be 0.2ns
set_input_delay 0.2 -max -clock clk $INPUTS
1
set_output_delay 0.2 -max -clock clk [all_outputs]
1
###### OPTIMIZATION #######
set_max_area 0 
1
###### RUN #####
compile_ultra
Information: Performing power optimization. (PWR-850)
Alib files are up-to-date.
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library  |         Version         | Available |
============================================================================
| Basic DW Building Blocks           | J-2014.09-DWBB_201409.5.2 |   *     |
| Licensed DW Building Blocks        | J-2014.09-DWBB_201409.5.2 |   *     |
============================================================================

Information: Sequential output inversion is enabled.  SVF file must be used for formal verification. (OPT-1208)

Information: There are 48 potential problems in your design. Please run 'check_design' for more information. (LINT-99)


Loaded alib file './alib-52/NangateOpenCellLibrary_typical.db.alib'
  Building model 'DW01_NAND2'
Information: Ungrouping hierarchy genLayer1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer2 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer3 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer1/ctrl before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer1/mem_f before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer1/genblk1[0].mem_y before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer1/genblk1[0].mac before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer1/genblk1[1].mem_y before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer1/genblk1[1].mac before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer2/ctrl before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer2/mem_f before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer2/genblk1[0].mem_x before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer2/genblk1[0].mem_y before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer2/genblk1[0].mac before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer2/genblk1[1].mem_x before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer2/genblk1[1].mem_y before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer2/genblk1[1].mac before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer2/genblk1[2].mem_x before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer2/genblk1[2].mem_y before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer2/genblk1[2].mac before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer3/ctrl before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer3/mem_f before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer3/genblk1[0].mem_x before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer3/genblk1[0].mem_y before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer3/genblk1[0].mac before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer3/genblk1[1].mem_x before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer3/genblk1[1].mem_y before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer3/genblk1[1].mac before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer3/genblk1[2].mem_x before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer3/genblk1[2].mem_y before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer3/genblk1[2].mac before Pass 1 (OPT-776)
Information: Ungrouping 31 of 34 hierarchies before Pass 1 (OPT-775)
Information: State dependent leakage is now switched from on to off.

  Beginning Pass 1 Mapping
  ------------------------
  Processing 'net_64_33_9_10_16_8'
Information: Added key list 'DesignWare' to design 'net_64_33_9_10_16_8'. (DDB-72)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer1/mem_f/z_reg[14]' is removed because it is merged to 'genLayer1/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer1/mem_f/z_reg[13]' is removed because it is merged to 'genLayer1/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer1/mem_f/z_reg[12]' is removed because it is merged to 'genLayer1/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer1/mem_f/z_reg[11]' is removed because it is merged to 'genLayer1/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer1/mem_f/z_reg[10]' is removed because it is merged to 'genLayer1/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer1/mem_f/z_reg[9]' is removed because it is merged to 'genLayer1/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer1/mem_f/z_reg[8]' is removed because it is merged to 'genLayer1/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer1/mem_f/z_reg[7]' is removed because it is merged to 'genLayer1/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer1/mem_f/z_reg[6]' is removed because it is merged to 'genLayer1/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer1/mem_f/z_reg[5]' is removed because it is merged to 'genLayer1/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer1/mem_f/z_reg[4]' is removed because it is merged to 'genLayer1/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer1/mem_f/z_reg[3]' is removed because it is merged to 'genLayer1/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer2/mem_f/z_reg[14]' is removed because it is merged to 'genLayer2/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer2/mem_f/z_reg[13]' is removed because it is merged to 'genLayer2/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer2/mem_f/z_reg[12]' is removed because it is merged to 'genLayer2/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer2/mem_f/z_reg[11]' is removed because it is merged to 'genLayer2/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer2/mem_f/z_reg[10]' is removed because it is merged to 'genLayer2/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer2/mem_f/z_reg[9]' is removed because it is merged to 'genLayer2/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer2/mem_f/z_reg[8]' is removed because it is merged to 'genLayer2/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer2/mem_f/z_reg[7]' is removed because it is merged to 'genLayer2/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer2/mem_f/z_reg[6]' is removed because it is merged to 'genLayer2/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer2/mem_f/z_reg[5]' is removed because it is merged to 'genLayer2/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer2/mem_f/z_reg[4]' is removed because it is merged to 'genLayer2/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer2/mem_f/z_reg[3]' is removed because it is merged to 'genLayer2/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer3/mem_f/z_reg[14]' is removed because it is merged to 'genLayer3/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer3/mem_f/z_reg[13]' is removed because it is merged to 'genLayer3/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer3/mem_f/z_reg[12]' is removed because it is merged to 'genLayer3/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer3/mem_f/z_reg[11]' is removed because it is merged to 'genLayer3/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer3/mem_f/z_reg[10]' is removed because it is merged to 'genLayer3/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer3/mem_f/z_reg[9]' is removed because it is merged to 'genLayer3/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer3/mem_f/z_reg[8]' is removed because it is merged to 'genLayer3/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer3/mem_f/z_reg[7]' is removed because it is merged to 'genLayer3/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer3/mem_f/z_reg[6]' is removed because it is merged to 'genLayer3/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer3/mem_f/z_reg[5]' is removed because it is merged to 'genLayer3/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer3/mem_f/z_reg[4]' is removed because it is merged to 'genLayer3/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer3/mem_f/z_reg[3]' is removed because it is merged to 'genLayer3/mem_f/z_reg[15]'. (OPT-1215)
 Implement Synthetic for 'net_64_33_9_10_16_8'.
  Processing 'memory_WIDTH16_SIZE64_0'
 Implement Synthetic for 'memory_WIDTH16_SIZE64_0'.

  Updating timing information
Information: Updating design information... (UID-85)
Information: The register 'genLayer1/y_next_reg[1]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[0].mem_y/mem_reg[15][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[0].mem_y/mem_reg[13][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[0].mem_y/mem_reg[11][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[0].mem_y/mem_reg[9][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[0].mem_y/mem_reg[14][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[0].mem_y/mem_reg[12][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[0].mem_y/mem_reg[10][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[0].mem_y/mem_reg[8][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[0].mem_y/mem_reg[7][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[0].mem_y/mem_reg[5][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[0].mem_y/mem_reg[3][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[0].mem_y/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[0].mem_y/mem_reg[6][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[0].mem_y/mem_reg[4][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[0].mem_y/mem_reg[2][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[0].mem_y/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[1].mem_y/mem_reg[15][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[1].mem_y/mem_reg[13][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[1].mem_y/mem_reg[11][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[1].mem_y/mem_reg[9][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[1].mem_y/mem_reg[14][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[1].mem_y/mem_reg[12][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[1].mem_y/mem_reg[10][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[1].mem_y/mem_reg[8][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[1].mem_y/mem_reg[7][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[1].mem_y/mem_reg[5][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[1].mem_y/mem_reg[3][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[1].mem_y/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[1].mem_y/mem_reg[6][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[1].mem_y/mem_reg[4][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[1].mem_y/mem_reg[2][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[1].mem_y/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_y/mem_reg[7][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_y/mem_reg[3][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_y/mem_reg[5][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_y/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_y/mem_reg[6][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_y/mem_reg[4][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_y/mem_reg[2][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_y/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_y/mem_reg[7][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_y/mem_reg[3][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_y/mem_reg[5][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_y/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_y/mem_reg[6][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_y/mem_reg[4][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_y/mem_reg[2][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_y/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_y/mem_reg[7][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_y/mem_reg[3][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_y/mem_reg[5][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_y/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_y/mem_reg[6][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_y/mem_reg[4][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_y/mem_reg[2][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_y/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_y/mem_reg[3][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_y/mem_reg[2][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_y/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_y/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_y/mem_reg[4][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_y/mem_reg[3][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_y/mem_reg[2][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_y/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_y/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_y/mem_reg[4][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_y/mem_reg[3][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_y/mem_reg[2][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_y/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_y/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_y/mem_reg[4][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_y/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_y/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_y/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_y/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_y/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_y/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[1].mem_y/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[0].mem_y/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer1/genblk1[1].mac/correct_mult_reg' is removed because it is merged to 'genLayer1/genblk1[0].mac/correct_mult_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer2/genblk1[1].mac/correct_mult_reg' is removed because it is merged to 'genLayer2/genblk1[0].mac/correct_mult_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer2/genblk1[2].mac/correct_mult_reg' is removed because it is merged to 'genLayer2/genblk1[0].mac/correct_mult_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer3/genblk1[1].mac/correct_mult_reg' is removed because it is merged to 'genLayer3/genblk1[2].mac/correct_mult_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer3/genblk1[0].mac/correct_mult_reg' is removed because it is merged to 'genLayer3/genblk1[2].mac/correct_mult_reg'. (OPT-1215)

  Beginning Mapping Optimizations  (Ultra High effort)
  -------------------------------
Information: The register 'genLayer1/y_mem_i_reg[4]' will be removed. (OPT-1207)
  Mapping Optimization (Phase 1)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer1/genblk1[0].mac/enable_f_reg' is removed because it is merged to 'genLayer1/genblk1[1].mac/enable_f_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer2/genblk1[1].mac/enable_f_reg' is removed because it is merged to 'genLayer2/genblk1[2].mac/enable_f_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer2/genblk1[0].mac/enable_f_reg' is removed because it is merged to 'genLayer2/genblk1[2].mac/enable_f_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer3/genblk1[1].mac/enable_f_reg' is removed because it is merged to 'genLayer3/genblk1[2].mac/enable_f_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer3/genblk1[0].mac/enable_f_reg' is removed because it is merged to 'genLayer3/genblk1[2].mac/enable_f_reg'. (OPT-1215)
Information: The register 'genLayer1/y_point_reg[5]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/ctrl/addr_f_reg[6]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/ctrl/addr_f_reg[4]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[2][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[3][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[4][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[5][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[6][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[7][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[8][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[9][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[10][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[11][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[12][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[13][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[14][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[15][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[16][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[17][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[18][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[19][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[20][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[21][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[22][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[23][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[24][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[25][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[26][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[27][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[28][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[29][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[30][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[31][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[2][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[3][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[4][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[5][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[6][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[7][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[2][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[3][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[4][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[5][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[6][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[7][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[8][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[9][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[10][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[11][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[12][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[13][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[14][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[15][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[8][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[9][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[10][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[11][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[12][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[13][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[14][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[15][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[16][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[17][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[18][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[19][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[20][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[21][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[22][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[23][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[16][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[17][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[18][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[19][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[20][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[21][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[22][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[23][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[24][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[25][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[26][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[27][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[28][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[29][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[30][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[31][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[24][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[25][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[26][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[27][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[28][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[29][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[30][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[31][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/ctrl/addr_f_reg[4]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/mem_reg[2][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/mem_reg[4][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/mem_reg[6][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/mem_reg[3][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/mem_reg[5][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/mem_reg[7][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/mem_reg[8][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/mem_reg[9][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/mem_reg[10][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/mem_reg[11][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/mem_reg[12][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/mem_reg[13][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/mem_reg[14][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/mem_reg[15][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/mem_reg[16][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/mem_reg[18][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/mem_reg[20][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/mem_reg[22][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/mem_reg[17][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/mem_reg[19][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/mem_reg[21][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/mem_reg[23][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mac/a_in_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/mem_reg[8][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/mem_reg[10][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/mem_reg[12][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/mem_reg[14][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/mem_reg[9][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/mem_reg[11][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/mem_reg[13][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/mem_reg[15][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/mem_reg[16][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/mem_reg[18][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/mem_reg[20][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/mem_reg[22][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/mem_reg[17][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/mem_reg[19][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/mem_reg[21][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/mem_reg[23][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/mem_reg[2][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/mem_reg[4][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/mem_reg[6][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/mem_reg[3][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/mem_reg[5][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/mem_reg[7][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mac/a_in_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/mem_reg[2][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/mem_reg[4][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/mem_reg[6][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/mem_reg[3][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/mem_reg[5][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/mem_reg[7][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/mem_reg[8][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/mem_reg[10][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/mem_reg[12][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/mem_reg[14][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/mem_reg[9][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/mem_reg[11][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/mem_reg[13][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/mem_reg[15][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/mem_reg[16][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/mem_reg[18][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/mem_reg[20][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/mem_reg[22][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/mem_reg[17][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/mem_reg[19][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/mem_reg[21][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/mem_reg[23][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mac/a_in_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mac/a_in_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mac/a_in_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mac/a_in_reg[15]' is a constant and will be removed. (OPT-1206)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer1/genblk1[0].mac/valid_out_reg' is removed because it is merged to 'genLayer1/genblk1[1].mac/valid_out_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer2/genblk1[1].mac/valid_out_reg' is removed because it is merged to 'genLayer2/genblk1[2].mac/valid_out_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer2/genblk1[0].mac/valid_out_reg' is removed because it is merged to 'genLayer2/genblk1[2].mac/valid_out_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer3/genblk1[1].mac/valid_out_reg' is removed because it is merged to 'genLayer3/genblk1[2].mac/valid_out_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer3/genblk1[0].mac/valid_out_reg' is removed because it is merged to 'genLayer3/genblk1[2].mac/valid_out_reg'. (OPT-1215)

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:01:07   66471.5      0.73     157.4    2327.2                           1433545.3750
    0:01:07   66471.0      0.73     157.2    2327.2                           1433531.0000
    0:01:07   66471.0      0.73     157.2    2327.2                           1433531.0000
    0:01:07   66462.8      0.72     156.9    2327.2                           1433086.0000
  Re-synthesis Optimization (Phase 1)
  Re-synthesis Optimization (Phase 2)
  Global Optimization (Phase 1)
  Global Optimization (Phase 2)
  Global Optimization (Phase 3)
  Global Optimization (Phase 4)
  Global Optimization (Phase 5)
  Global Optimization (Phase 6)
  Global Optimization (Phase 7)
  Global Optimization (Phase 8)
  Global Optimization (Phase 9)
  Global Optimization (Phase 10)
  Global Optimization (Phase 11)
  Global Optimization (Phase 12)
  Global Optimization (Phase 13)
  Global Optimization (Phase 14)
  Global Optimization (Phase 15)
  Global Optimization (Phase 16)
  Global Optimization (Phase 17)
  Global Optimization (Phase 18)
  Global Optimization (Phase 19)
  Global Optimization (Phase 20)
  Global Optimization (Phase 21)
  Global Optimization (Phase 22)
  Global Optimization (Phase 23)
  Global Optimization (Phase 24)
  Global Optimization (Phase 25)
  Global Optimization (Phase 26)
  Global Optimization (Phase 27)
  Global Optimization (Phase 28)
  Global Optimization (Phase 29)
  Global Optimization (Phase 30)
  Global Optimization (Phase 31)
  Global Optimization (Phase 32)
    0:01:38   61823.2      0.00       0.0     483.3                           1269723.1250



  Beginning Delay Optimization Phase
  ----------------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:01:38   61823.2      0.00       0.0     483.3                           1269723.1250
    0:01:38   61823.2      0.00       0.0     483.3                           1269723.1250
    0:01:39   61788.9      0.00       0.0     472.4                           1266306.3750
    0:01:39   61788.9      0.00       0.0     472.4                           1266306.3750
    0:01:39   61788.9      0.00       0.0     472.4                           1266306.3750
    0:01:39   61788.9      0.00       0.0     472.4                           1266306.3750
    0:01:39   61788.9      0.00       0.0     472.4                           1266306.3750
    0:01:39   61788.9      0.00       0.0     472.4                           1266306.3750
    0:01:39   61788.9      0.00       0.0     472.4                           1266306.3750
    0:01:39   61788.9      0.00       0.0     472.4                           1266306.3750
    0:01:39   61788.9      0.00       0.0     472.4                           1266306.3750
    0:01:39   61788.9      0.00       0.0     472.4                           1266306.3750
    0:01:39   61788.9      0.00       0.0     472.4                           1266306.3750

  Beginning Delay Optimization
  ----------------------------
    0:01:39   61788.9      0.00       0.0     472.4                           1266306.3750
    0:01:39   61788.9      0.00       0.0     472.4                           1266306.3750
    0:01:39   61788.9      0.00       0.0     472.4                           1266306.3750
    0:01:39   61788.9      0.00       0.0     472.4                           1266306.3750
    0:01:39   61788.9      0.00       0.0     472.4                           1266306.3750
    0:01:39   61788.9      0.00       0.0     472.4                           1266306.3750
    0:01:39   61788.9      0.00       0.0     472.4                           1266306.3750
    0:01:39   61788.9      0.00       0.0     472.4                           1266306.3750


  Beginning Design Rule Fixing  (max_capacitance)
  ----------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:01:39   61788.9      0.00       0.0     472.4                           1266306.3750
  Global Optimization (Phase 33)
  Global Optimization (Phase 34)
  Global Optimization (Phase 35)
    0:01:41   61795.0      0.00       0.0      51.2                           1266161.2500
    0:01:41   61795.0      0.00       0.0      51.2                           1266161.2500

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:01:41   61795.0      0.00       0.0      51.2                           1266161.2500
    0:01:42   61731.2      0.00       0.0      51.7                           1264121.6250


  Beginning Leakage Power Optimization  (max_leakage_power 0)
  ------------------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:01:50   61492.5      0.00       0.0      51.7                           1258660.2500
  Global Optimization (Phase 36)
  Global Optimization (Phase 37)
  Global Optimization (Phase 38)
  Global Optimization (Phase 39)
  Global Optimization (Phase 40)
  Global Optimization (Phase 41)
  Global Optimization (Phase 42)
  Global Optimization (Phase 43)
  Global Optimization (Phase 44)
  Global Optimization (Phase 45)
  Global Optimization (Phase 46)
  Global Optimization (Phase 47)
  Global Optimization (Phase 48)
  Global Optimization (Phase 49)
  Global Optimization (Phase 50)
  Global Optimization (Phase 51)
    0:01:53   61033.4      0.00       0.0       0.0                           1242917.0000
    0:01:53   61033.4      0.00       0.0       0.0                           1242917.0000
    0:01:53   61033.4      0.00       0.0       0.0                           1242917.0000
    0:01:55   61031.3      0.00       0.0       0.0                           1242737.5000
    0:01:55   61031.3      0.00       0.0       0.0                           1242737.5000
    0:01:55   61031.3      0.00       0.0       0.0                           1242737.5000
    0:01:55   61031.3      0.00       0.0       0.0                           1242737.5000
    0:01:55   61031.3      0.00       0.0       0.0                           1242737.5000
    0:01:55   61031.3      0.00       0.0       0.0                           1242737.5000
    0:01:55   61031.3      0.00       0.0       0.0                           1242737.5000
    0:01:55   61031.3      0.00       0.0       0.0                           1242737.5000
    0:01:55   61031.3      0.00       0.0       0.0                           1242737.5000
    0:01:55   61031.3      0.00       0.0       0.0                           1242737.5000
    0:01:55   61031.3      0.00       0.0       0.0                           1242737.5000
    0:01:55   61031.3      0.00       0.0       0.0                           1242737.5000
    0:01:55   61031.3      0.00       0.0       0.0                           1242737.5000
    0:01:55   61031.3      0.00       0.0       0.0                           1242737.5000
    0:01:55   61031.3      0.00       0.0       0.0                           1242737.5000
    0:01:55   61031.3      0.00       0.0       0.0                           1242737.5000
    0:01:55   61031.3      0.00       0.0       0.0                           1242737.5000
    0:01:55   61031.3      0.00       0.0       0.0                           1242737.5000
    0:01:55   61031.3      0.00       0.0       0.0                           1242737.5000

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:01:56   61031.3      0.00       0.0       0.0                           1242737.5000
    0:01:58   60847.0      0.01       0.1       0.0                           1237068.8750
    0:01:59   60848.8      0.00       0.0       0.0                           1237165.0000
    0:01:59   60848.8      0.00       0.0       0.0                           1237165.0000
    0:02:00   60848.0      0.00       0.0       0.0                           1237081.0000
    0:02:01   60828.6      0.00       0.0       0.0                           1236454.8750
    0:02:01   60828.6      0.00       0.0       0.0                           1236454.8750
    0:02:02   60819.6      0.00       0.0       0.0                           1236229.3750
Loading db file '/home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Warning: Design 'net_64_33_9_10_16_8' contains 1 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
     Net 'genLayer1/genblk1[0].mem_x/clk': 6528 load(s), 1 driver(s)
Information: State dependent leakage is now switched from off to on.
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
1
report_area
 
****************************************
Report : area
Design : net_64_33_9_10_16_8
Version: J-2014.09-SP5-2
Date   : Fri Dec  3 13:14:42 2021
****************************************

Information: Updating design information... (UID-85)
Warning: Design 'net_64_33_9_10_16_8' contains 1 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
Library(s) Used:

    NangateOpenCellLibrary (File: /home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db)

Number of ports:                           38
Number of nets:                         27520
Number of cells:                        21841
Number of combinational cells:          17391
Number of sequential cells:              4448
Number of macros/black boxes:               0
Number of buf/inv:                       1160
Number of references:                      50

Combinational area:              31277.610447
Buf/Inv area:                     1876.098015
Noncombinational area:           29541.958932
Macro/Black Box area:                0.000000
Net Interconnect area:      undefined  (Wire load has zero net area)

Total cell area:                 60819.569378
Total area:                 undefined
1
report_power
 
****************************************
Report : power
        -analysis_effort low
Design : net_64_33_9_10_16_8
Version: J-2014.09-SP5-2
Date   : Fri Dec  3 13:14:43 2021
****************************************


Library(s) Used:

    NangateOpenCellLibrary (File: /home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db)


Operating Conditions: typical   Library: NangateOpenCellLibrary
Wire Load Model Mode: top

Design        Wire Load Model            Library
------------------------------------------------
net_64_33_9_10_16_8    5K_hvratio_1_1    NangateOpenCellLibrary


Global Operating Voltage = 1.1  
Power-specific unit information :
    Voltage Units = 1V
    Capacitance Units = 1.000000ff
    Time Units = 1ns
    Dynamic Power Units = 1uW    (derived from V,C,T units)
    Leakage Power Units = 1nW


  Cell Internal Power  =  26.1905 mW   (99%)
  Net Switching Power  = 201.3685 uW    (1%)
                         ---------
Total Dynamic Power    =  26.3919 mW  (100%)

Cell Leakage Power     =   1.2548 mW


                 Internal         Switching           Leakage            Total
Power Group      Power            Power               Power              Power   (   %    )  Attrs
--------------------------------------------------------------------------------------------------
io_pad             0.0000            0.0000            0.0000            0.0000  (   0.00%)
memory             0.0000            0.0000            0.0000            0.0000  (   0.00%)
black_box          0.0000            0.0000            0.0000            0.0000  (   0.00%)
clock_network      0.0000            0.0000            0.0000            0.0000  (   0.00%)
register       2.6102e+04           29.0564        5.1279e+05        2.6643e+04  (  96.37%)
sequential         0.0000            0.0000            0.0000            0.0000  (   0.00%)
combinational     89.6586          172.3121        7.4196e+05        1.0039e+03  (   3.63%)
--------------------------------------------------------------------------------------------------
Total          2.6192e+04 uW       201.3685 uW     1.2548e+06 nW     2.7647e+04 uW
1
report_timing
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : net_64_33_9_10_16_8
Version: J-2014.09-SP5-2
Date   : Fri Dec  3 13:14:43 2021
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: typical   Library: NangateOpenCellLibrary
Wire Load Model Mode: top

  Startpoint: genLayer2/genblk1[2].mac/b_in_reg[13]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: genLayer2/genblk1[2].mac/mult_in_reg[13]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  net_64_33_9_10_16_8
                     5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  genLayer2/genblk1[2].mac/b_in_reg[13]/CK (DFF_X1)       0.00 #     0.00 r
  genLayer2/genblk1[2].mac/b_in_reg[13]/Q (DFF_X1)        0.21       0.21 r
  U22721/ZN (XNOR2_X2)                                    0.15       0.36 f
  U22727/ZN (NAND2_X1)                                    0.13       0.49 r
  U22736/ZN (OAI21_X1)                                    0.06       0.54 f
  U22779/S (HA_X1)                                        0.08       0.62 f
  U22773/S (FA_X1)                                        0.14       0.77 r
  U22758/S (FA_X1)                                        0.11       0.88 f
  U22808/CO (FA_X1)                                       0.10       0.98 f
  U22803/CO (HA_X1)                                       0.06       1.04 f
  U23027/S (HA_X1)                                        0.07       1.12 f
  U22802/ZN (NOR2_X1)                                     0.05       1.17 r
  U22975/ZN (OAI21_X1)                                    0.03       1.20 f
  U22976/ZN (AOI21_X1)                                    0.05       1.25 r
  U23073/ZN (NOR2_X1)                                     0.02       1.28 f
  U23152/ZN (OAI211_X1)                                   0.04       1.32 r
  U23164/ZN (NAND2_X1)                                    0.03       1.34 f
  U23214/ZN (AOI21_X1)                                    0.04       1.38 r
  U23226/ZN (NAND2_X1)                                    0.03       1.42 f
  U23305/ZN (AND2_X2)                                     0.06       1.48 f
  U24471/ZN (NAND2_X1)                                    0.05       1.52 r
  U24472/ZN (NAND2_X1)                                    0.02       1.55 f
  genLayer2/genblk1[2].mac/mult_in_reg[13]/D (DFF_X1)     0.01       1.56 f
  data arrival time                                                  1.56

  clock clk (rise edge)                                   1.60       1.60
  clock network delay (ideal)                             0.00       1.60
  genLayer2/genblk1[2].mac/mult_in_reg[13]/CK (DFF_X1)
                                                          0.00       1.60 r
  library setup time                                     -0.04       1.56
  data required time                                                 1.56
  --------------------------------------------------------------------------
  data required time                                                 1.56
  data arrival time                                                 -1.56
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


1
write -f verilog $TOP_MOD_NAME -output gates.v -hierarchy
Writing verilog file '/home/home5/aalgewaththa/ese507work/proj3/part3/hdl/gates.v'.
Warning: Verilog 'assign' or 'tran' statements are written out. (VO-4)
1
quit

Thank you...

                      Design Compiler Graphical
                            DC Ultra (TM)
                             DFTMAX (TM)
                         Power Compiler (TM)
                           DesignWare (R)
                           DC Expert (TM)
                         Design Vision (TM)
                          HDL Compiler (TM)
                         VHDL Compiler (TM)
                            DFT Compiler
                        Library Compiler (TM)
                         Design Compiler(R)

         Version J-2014.09-SP5-2 for RHEL64 -- Jul 11, 2015
               Copyright (c) 1988-2015 Synopsys, Inc.

This software and the associated documentation are confidential and 
proprietary to Synopsys, Inc. Your use or disclosure of this software 
is subject to the terms and conditions of a written license agreement 
between you, or your company, and Synopsys, Inc.

Initializing...
##############################################
# Setup: fill out the following parameters: name of clock signal, clock period (ns),
# reset signal name (if used), name of top-level module, name of source file
set CLK_NAME "clk";
clk
set CLK_PERIOD 1.65
1.65
set RST_NAME "reset";
reset
set TOP_MOD_NAME net_64_33_9_10_16_8
net_64_33_9_10_16_8
set SRC_FILE net_64_33_9_10_16_8.sv
net_64_33_9_10_16_8.sv
# If you have multiple source files, change the line above to list them all like this:
# set SRC_FILE net_64_33_9_10_16_8.sv
###############################################
source setupdc.tcl
NangateOpenCellLibrary_typical.db dw_foundation.sldb
file mkdir work_synth
# optimize FSMs
set fsm_auto_inferring "true"; 
true
set fsm_enable_state_minimization "true";
true
define_design_lib WORK -path work_synth
1
analyze $SRC_FILE -format sverilog
Running PRESTO HDLC
Searching for ./net_64_33_9_10_16_8.sv
Compiling source file ./net_64_33_9_10_16_8.sv
Presto compilation completed successfully.
Loading db file '/home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db'
Loading db file '/usr/local/synopsys/syn/libraries/syn/dw_foundation.sldb'
1
elaborate -work WORK $TOP_MOD_NAME
Loading db file '/usr/local/synopsys/syn/libraries/syn/gtech.db'
Loading db file '/usr/local/synopsys/syn/libraries/syn/standard.sldb'
  Loading link library 'NangateOpenCellLibrary'
  Loading link library 'gtech'
Running PRESTO HDLC
Presto compilation completed successfully.
Elaborated 1 design.
Current design is now 'net_64_33_9_10_16_8'.
Information: Building the design 'layer1_64_33_16_2'. (HDL-193)
Warning:  ./net_64_33_9_10_16_8.sv:138: signed to unsigned conversion occurs. (VER-318)
Warning:  ./net_64_33_9_10_16_8.sv:146: signed to unsigned conversion occurs. (VER-318)

Inferred memory devices in process
	in routine layer1_64_33_16_2 line 120 in file
		'./net_64_33_9_10_16_8.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     y_next_reg      | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
|    conv_done_reg    | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     y_point_reg     | Flip-flop |   6   |  Y  | N  | N  | N  | N  | N  | N  |
|     y_valid_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     y_mem_i_reg     | Flip-flop |   5   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'layer2_32_9_16_3'. (HDL-193)
Warning:  ./net_64_33_9_10_16_8.sv:337: signed to unsigned conversion occurs. (VER-318)
Warning:  ./net_64_33_9_10_16_8.sv:345: signed to unsigned conversion occurs. (VER-318)

Inferred memory devices in process
	in routine layer2_32_9_16_3 line 319 in file
		'./net_64_33_9_10_16_8.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     y_next_reg      | Flip-flop |   3   |  Y  | N  | N  | N  | N  | N  | N  |
|    conv_done_reg    | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     y_point_reg     | Flip-flop |   6   |  Y  | N  | N  | N  | N  | N  | N  |
|     y_valid_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     y_mem_i_reg     | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'layer3_24_10_16_3'. (HDL-193)
Warning:  ./net_64_33_9_10_16_8.sv:512: signed to unsigned conversion occurs. (VER-318)
Warning:  ./net_64_33_9_10_16_8.sv:520: signed to unsigned conversion occurs. (VER-318)

Inferred memory devices in process
	in routine layer3_24_10_16_3 line 494 in file
		'./net_64_33_9_10_16_8.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     y_next_reg      | Flip-flop |   3   |  Y  | N  | N  | N  | N  | N  | N  |
|    conv_done_reg    | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     y_point_reg     | Flip-flop |   5   |  Y  | N  | N  | N  | N  | N  | N  |
|     y_valid_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     y_mem_i_reg     | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'control' instantiated from design 'layer1_64_33_16_2' with
	the parameters "16,64,33,16". (HDL-193)
Warning:  ./net_64_33_9_10_16_8.sv:653: signed to unsigned conversion occurs. (VER-318)

Inferred memory devices in process
	in routine control_ADDR_WIDTH16_X_LEN_IN64_F_LEN_IN33_OFFSET16 line 600 in file
		'./net_64_33_9_10_16_8.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      idle_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|    clear_acc_reg    | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     en_acc_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     y_valid_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
| point_calc_done_reg | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
| next_clear_acc_reg  | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|    y_counter_reg    | Flip-flop |   6   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine control_ADDR_WIDTH16_X_LEN_IN64_F_LEN_IN33_OFFSET16 line 642 in file
		'./net_64_33_9_10_16_8.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     x_ready_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     wr_en_x_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|    x_counter_reg    | Flip-flop |   6   |  Y  | N  | N  | N  | N  | N  | N  |
|    x_loaded_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     addr_x_reg      | Flip-flop |   6   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine control_ADDR_WIDTH16_X_LEN_IN64_F_LEN_IN33_OFFSET16 line 680 in file
		'./net_64_33_9_10_16_8.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     addr_f_reg      | Flip-flop |   7   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'layer1_64_33_16_2_f_rom'. (HDL-193)
Warning:  ./net_64_33_9_10_16_8.sv:163: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_64_33_9_10_16_8.sv:166: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_64_33_9_10_16_8.sv:172: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_64_33_9_10_16_8.sv:173: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_64_33_9_10_16_8.sv:174: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_64_33_9_10_16_8.sv:176: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_64_33_9_10_16_8.sv:177: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_64_33_9_10_16_8.sv:179: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_64_33_9_10_16_8.sv:183: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_64_33_9_10_16_8.sv:186: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_64_33_9_10_16_8.sv:187: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_64_33_9_10_16_8.sv:189: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_64_33_9_10_16_8.sv:193: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_64_33_9_10_16_8.sv:195: unsigned to signed assignment occurs. (VER-318)

Statistics for case statements in always block at line 161 in file
	'./net_64_33_9_10_16_8.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           162            |     no/auto      |
===============================================

Inferred memory devices in process
	in routine layer1_64_33_16_2_f_rom line 161 in file
		'./net_64_33_9_10_16_8.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        z_reg        | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'memory' instantiated from design 'layer1_64_33_16_2' with
	the parameters "16,64". (HDL-193)

Inferred memory devices in process
	in routine memory_WIDTH16_SIZE64 line 562 in file
		'./net_64_33_9_10_16_8.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    data_out_reg     | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
====================================================================
|     block name/line       | Inputs | Outputs | # sel inputs | MB |
====================================================================
| memory_WIDTH16_SIZE64/563 |   64   |   16    |      6       | N  |
====================================================================
Presto compilation completed successfully.
Information: Building the design 'memory' instantiated from design 'layer1_64_33_16_2' with
	the parameters "16,16". (HDL-193)

Inferred memory devices in process
	in routine memory_WIDTH16_SIZE16 line 562 in file
		'./net_64_33_9_10_16_8.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    data_out_reg     | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
====================================================================
|     block name/line       | Inputs | Outputs | # sel inputs | MB |
====================================================================
| memory_WIDTH16_SIZE16/563 |   16   |   16    |      4       | N  |
====================================================================
Presto compilation completed successfully.
Information: Building the design 'mac' instantiated from design 'layer1_64_33_16_2' with
	the parameters "16,16". (HDL-193)

Inferred memory devices in process
	in routine mac_WIDTH16_OUT_WIDTH16 line 751 in file
		'./net_64_33_9_10_16_8.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     mult_in_reg     | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|    valid_out_reg    | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|        f_reg        | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|      a_in_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|      b_in_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|  correct_mult_reg   | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|    enable_f_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'control' instantiated from design 'layer2_32_9_16_3' with
	the parameters "16,32,9,8". (HDL-193)
Warning:  ./net_64_33_9_10_16_8.sv:653: signed to unsigned conversion occurs. (VER-318)

Inferred memory devices in process
	in routine control_ADDR_WIDTH16_X_LEN_IN32_F_LEN_IN9_OFFSET8 line 600 in file
		'./net_64_33_9_10_16_8.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      idle_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|    clear_acc_reg    | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     en_acc_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     y_valid_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
| point_calc_done_reg | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
| next_clear_acc_reg  | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|    y_counter_reg    | Flip-flop |   6   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine control_ADDR_WIDTH16_X_LEN_IN32_F_LEN_IN9_OFFSET8 line 642 in file
		'./net_64_33_9_10_16_8.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     x_ready_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     wr_en_x_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|    x_counter_reg    | Flip-flop |   5   |  Y  | N  | N  | N  | N  | N  | N  |
|    x_loaded_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     addr_x_reg      | Flip-flop |   5   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine control_ADDR_WIDTH16_X_LEN_IN32_F_LEN_IN9_OFFSET8 line 680 in file
		'./net_64_33_9_10_16_8.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     addr_f_reg      | Flip-flop |   5   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'layer2_32_9_16_3_f_rom'. (HDL-193)
Warning:  ./net_64_33_9_10_16_8.sv:363: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_64_33_9_10_16_8.sv:366: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_64_33_9_10_16_8.sv:368: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_64_33_9_10_16_8.sv:369: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_64_33_9_10_16_8.sv:370: unsigned to signed assignment occurs. (VER-318)

Statistics for case statements in always block at line 360 in file
	'./net_64_33_9_10_16_8.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           361            |     no/auto      |
===============================================

Inferred memory devices in process
	in routine layer2_32_9_16_3_f_rom line 360 in file
		'./net_64_33_9_10_16_8.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        z_reg        | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'memory' instantiated from design 'layer2_32_9_16_3' with
	the parameters "16,32". (HDL-193)

Inferred memory devices in process
	in routine memory_WIDTH16_SIZE32 line 562 in file
		'./net_64_33_9_10_16_8.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    data_out_reg     | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
====================================================================
|     block name/line       | Inputs | Outputs | # sel inputs | MB |
====================================================================
| memory_WIDTH16_SIZE32/563 |   32   |   16    |      5       | N  |
====================================================================
Presto compilation completed successfully.
Information: Building the design 'memory' instantiated from design 'layer2_32_9_16_3' with
	the parameters "16,8". (HDL-193)

Inferred memory devices in process
	in routine memory_WIDTH16_SIZE8 line 562 in file
		'./net_64_33_9_10_16_8.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    data_out_reg     | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
===================================================================
|     block name/line      | Inputs | Outputs | # sel inputs | MB |
===================================================================
| memory_WIDTH16_SIZE8/563 |   8    |   16    |      3       | N  |
===================================================================
Presto compilation completed successfully.
Information: Building the design 'control' instantiated from design 'layer3_24_10_16_3' with
	the parameters "16,24,10,5". (HDL-193)
Warning:  ./net_64_33_9_10_16_8.sv:653: signed to unsigned conversion occurs. (VER-318)

Inferred memory devices in process
	in routine control_ADDR_WIDTH16_X_LEN_IN24_F_LEN_IN10_OFFSET5 line 600 in file
		'./net_64_33_9_10_16_8.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      idle_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|    clear_acc_reg    | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     en_acc_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     y_valid_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
| point_calc_done_reg | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
| next_clear_acc_reg  | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|    y_counter_reg    | Flip-flop |   5   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine control_ADDR_WIDTH16_X_LEN_IN24_F_LEN_IN10_OFFSET5 line 642 in file
		'./net_64_33_9_10_16_8.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     x_ready_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     wr_en_x_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|    x_counter_reg    | Flip-flop |   5   |  Y  | N  | N  | N  | N  | N  | N  |
|    x_loaded_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     addr_x_reg      | Flip-flop |   5   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine control_ADDR_WIDTH16_X_LEN_IN24_F_LEN_IN10_OFFSET5 line 680 in file
		'./net_64_33_9_10_16_8.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     addr_f_reg      | Flip-flop |   5   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'layer3_24_10_16_3_f_rom'. (HDL-193)
Warning:  ./net_64_33_9_10_16_8.sv:538: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_64_33_9_10_16_8.sv:539: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_64_33_9_10_16_8.sv:541: unsigned to signed assignment occurs. (VER-318)

Statistics for case statements in always block at line 535 in file
	'./net_64_33_9_10_16_8.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           536            |     no/auto      |
===============================================

Inferred memory devices in process
	in routine layer3_24_10_16_3_f_rom line 535 in file
		'./net_64_33_9_10_16_8.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        z_reg        | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'memory' instantiated from design 'layer3_24_10_16_3' with
	the parameters "16,24". (HDL-193)

Inferred memory devices in process
	in routine memory_WIDTH16_SIZE24 line 562 in file
		'./net_64_33_9_10_16_8.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    data_out_reg     | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'memory' instantiated from design 'layer3_24_10_16_3' with
	the parameters "16,5". (HDL-193)

Inferred memory devices in process
	in routine memory_WIDTH16_SIZE5 line 562 in file
		'./net_64_33_9_10_16_8.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    data_out_reg     | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
1
###### CLOCKS AND PORTS #######
set CLK_PORT [get_ports $CLK_NAME]
{clk}
set TMP1 [remove_from_collection [all_inputs] $CLK_PORT]
{reset x_data[15] x_data[14] x_data[13] x_data[12] x_data[11] x_data[10] x_data[9] x_data[8] x_data[7] x_data[6] x_data[5] x_data[4] x_data[3] x_data[2] x_data[1] x_data[0] x_valid y_ready}
set INPUTS [remove_from_collection $TMP1 $RST_NAME]
{x_data[15] x_data[14] x_data[13] x_data[12] x_data[11] x_data[10] x_data[9] x_data[8] x_data[7] x_data[6] x_data[5] x_data[4] x_data[3] x_data[2] x_data[1] x_data[0] x_valid y_ready}
create_clock -period $CLK_PERIOD [get_ports clk]
1
# set delay for inputs to be 0.2ns
set_input_delay 0.2 -max -clock clk $INPUTS
1
set_output_delay 0.2 -max -clock clk [all_outputs]
1
###### OPTIMIZATION #######
set_max_area 0 
1
###### RUN #####
compile_ultra
Information: Performing power optimization. (PWR-850)
Alib files are up-to-date.
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library  |         Version         | Available |
============================================================================
| Basic DW Building Blocks           | J-2014.09-DWBB_201409.5.2 |   *     |
| Licensed DW Building Blocks        | J-2014.09-DWBB_201409.5.2 |   *     |
============================================================================

Information: Sequential output inversion is enabled.  SVF file must be used for formal verification. (OPT-1208)

Information: There are 48 potential problems in your design. Please run 'check_design' for more information. (LINT-99)


Loaded alib file './alib-52/NangateOpenCellLibrary_typical.db.alib'
  Building model 'DW01_NAND2'
Information: Ungrouping hierarchy genLayer1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer2 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer3 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer1/ctrl before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer1/mem_f before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer1/genblk1[0].mem_y before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer1/genblk1[0].mac before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer1/genblk1[1].mem_y before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer1/genblk1[1].mac before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer2/ctrl before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer2/mem_f before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer2/genblk1[0].mem_x before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer2/genblk1[0].mem_y before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer2/genblk1[0].mac before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer2/genblk1[1].mem_x before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer2/genblk1[1].mem_y before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer2/genblk1[1].mac before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer2/genblk1[2].mem_x before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer2/genblk1[2].mem_y before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer2/genblk1[2].mac before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer3/ctrl before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer3/mem_f before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer3/genblk1[0].mem_x before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer3/genblk1[0].mem_y before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer3/genblk1[0].mac before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer3/genblk1[1].mem_x before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer3/genblk1[1].mem_y before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer3/genblk1[1].mac before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer3/genblk1[2].mem_x before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer3/genblk1[2].mem_y before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer3/genblk1[2].mac before Pass 1 (OPT-776)
Information: Ungrouping 31 of 34 hierarchies before Pass 1 (OPT-775)
Information: State dependent leakage is now switched from on to off.

  Beginning Pass 1 Mapping
  ------------------------
  Processing 'net_64_33_9_10_16_8'
Information: Added key list 'DesignWare' to design 'net_64_33_9_10_16_8'. (DDB-72)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer1/mem_f/z_reg[14]' is removed because it is merged to 'genLayer1/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer1/mem_f/z_reg[13]' is removed because it is merged to 'genLayer1/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer1/mem_f/z_reg[12]' is removed because it is merged to 'genLayer1/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer1/mem_f/z_reg[11]' is removed because it is merged to 'genLayer1/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer1/mem_f/z_reg[10]' is removed because it is merged to 'genLayer1/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer1/mem_f/z_reg[9]' is removed because it is merged to 'genLayer1/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer1/mem_f/z_reg[8]' is removed because it is merged to 'genLayer1/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer1/mem_f/z_reg[7]' is removed because it is merged to 'genLayer1/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer1/mem_f/z_reg[6]' is removed because it is merged to 'genLayer1/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer1/mem_f/z_reg[5]' is removed because it is merged to 'genLayer1/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer1/mem_f/z_reg[4]' is removed because it is merged to 'genLayer1/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer1/mem_f/z_reg[3]' is removed because it is merged to 'genLayer1/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer2/mem_f/z_reg[14]' is removed because it is merged to 'genLayer2/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer2/mem_f/z_reg[13]' is removed because it is merged to 'genLayer2/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer2/mem_f/z_reg[12]' is removed because it is merged to 'genLayer2/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer2/mem_f/z_reg[11]' is removed because it is merged to 'genLayer2/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer2/mem_f/z_reg[10]' is removed because it is merged to 'genLayer2/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer2/mem_f/z_reg[9]' is removed because it is merged to 'genLayer2/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer2/mem_f/z_reg[8]' is removed because it is merged to 'genLayer2/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer2/mem_f/z_reg[7]' is removed because it is merged to 'genLayer2/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer2/mem_f/z_reg[6]' is removed because it is merged to 'genLayer2/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer2/mem_f/z_reg[5]' is removed because it is merged to 'genLayer2/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer2/mem_f/z_reg[4]' is removed because it is merged to 'genLayer2/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer2/mem_f/z_reg[3]' is removed because it is merged to 'genLayer2/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer3/mem_f/z_reg[14]' is removed because it is merged to 'genLayer3/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer3/mem_f/z_reg[13]' is removed because it is merged to 'genLayer3/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer3/mem_f/z_reg[12]' is removed because it is merged to 'genLayer3/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer3/mem_f/z_reg[11]' is removed because it is merged to 'genLayer3/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer3/mem_f/z_reg[10]' is removed because it is merged to 'genLayer3/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer3/mem_f/z_reg[9]' is removed because it is merged to 'genLayer3/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer3/mem_f/z_reg[8]' is removed because it is merged to 'genLayer3/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer3/mem_f/z_reg[7]' is removed because it is merged to 'genLayer3/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer3/mem_f/z_reg[6]' is removed because it is merged to 'genLayer3/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer3/mem_f/z_reg[5]' is removed because it is merged to 'genLayer3/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer3/mem_f/z_reg[4]' is removed because it is merged to 'genLayer3/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer3/mem_f/z_reg[3]' is removed because it is merged to 'genLayer3/mem_f/z_reg[15]'. (OPT-1215)
 Implement Synthetic for 'net_64_33_9_10_16_8'.
  Processing 'memory_WIDTH16_SIZE64_0'
 Implement Synthetic for 'memory_WIDTH16_SIZE64_0'.

  Updating timing information
Information: Updating design information... (UID-85)
Information: The register 'genLayer1/y_next_reg[1]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[0].mem_y/mem_reg[15][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[0].mem_y/mem_reg[13][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[0].mem_y/mem_reg[11][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[0].mem_y/mem_reg[9][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[0].mem_y/mem_reg[14][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[0].mem_y/mem_reg[12][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[0].mem_y/mem_reg[10][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[0].mem_y/mem_reg[8][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[0].mem_y/mem_reg[7][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[0].mem_y/mem_reg[5][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[0].mem_y/mem_reg[3][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[0].mem_y/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[0].mem_y/mem_reg[6][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[0].mem_y/mem_reg[4][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[0].mem_y/mem_reg[2][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[0].mem_y/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[1].mem_y/mem_reg[15][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[1].mem_y/mem_reg[13][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[1].mem_y/mem_reg[11][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[1].mem_y/mem_reg[9][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[1].mem_y/mem_reg[14][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[1].mem_y/mem_reg[12][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[1].mem_y/mem_reg[10][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[1].mem_y/mem_reg[8][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[1].mem_y/mem_reg[7][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[1].mem_y/mem_reg[5][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[1].mem_y/mem_reg[3][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[1].mem_y/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[1].mem_y/mem_reg[6][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[1].mem_y/mem_reg[4][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[1].mem_y/mem_reg[2][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[1].mem_y/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_y/mem_reg[7][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_y/mem_reg[3][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_y/mem_reg[5][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_y/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_y/mem_reg[6][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_y/mem_reg[4][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_y/mem_reg[2][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_y/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_y/mem_reg[7][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_y/mem_reg[3][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_y/mem_reg[5][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_y/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_y/mem_reg[6][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_y/mem_reg[4][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_y/mem_reg[2][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_y/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_y/mem_reg[7][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_y/mem_reg[3][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_y/mem_reg[5][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_y/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_y/mem_reg[6][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_y/mem_reg[4][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_y/mem_reg[2][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_y/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_y/mem_reg[3][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_y/mem_reg[2][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_y/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_y/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_y/mem_reg[4][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_y/mem_reg[3][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_y/mem_reg[2][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_y/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_y/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_y/mem_reg[4][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_y/mem_reg[3][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_y/mem_reg[2][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_y/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_y/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_y/mem_reg[4][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_y/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_y/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_y/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_y/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_y/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_y/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[1].mem_y/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[0].mem_y/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer1/genblk1[1].mac/correct_mult_reg' is removed because it is merged to 'genLayer1/genblk1[0].mac/correct_mult_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer2/genblk1[1].mac/correct_mult_reg' is removed because it is merged to 'genLayer2/genblk1[0].mac/correct_mult_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer2/genblk1[2].mac/correct_mult_reg' is removed because it is merged to 'genLayer2/genblk1[0].mac/correct_mult_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer3/genblk1[1].mac/correct_mult_reg' is removed because it is merged to 'genLayer3/genblk1[2].mac/correct_mult_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer3/genblk1[0].mac/correct_mult_reg' is removed because it is merged to 'genLayer3/genblk1[2].mac/correct_mult_reg'. (OPT-1215)

  Beginning Mapping Optimizations  (Ultra High effort)
  -------------------------------
Information: The register 'genLayer1/y_mem_i_reg[4]' will be removed. (OPT-1207)
  Mapping Optimization (Phase 1)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer1/genblk1[0].mac/enable_f_reg' is removed because it is merged to 'genLayer1/genblk1[1].mac/enable_f_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer2/genblk1[1].mac/enable_f_reg' is removed because it is merged to 'genLayer2/genblk1[2].mac/enable_f_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer2/genblk1[0].mac/enable_f_reg' is removed because it is merged to 'genLayer2/genblk1[2].mac/enable_f_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer3/genblk1[1].mac/enable_f_reg' is removed because it is merged to 'genLayer3/genblk1[2].mac/enable_f_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer3/genblk1[0].mac/enable_f_reg' is removed because it is merged to 'genLayer3/genblk1[2].mac/enable_f_reg'. (OPT-1215)
Information: The register 'genLayer1/y_point_reg[5]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/ctrl/addr_f_reg[6]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/ctrl/addr_f_reg[4]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[2][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[3][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[4][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[5][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[6][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[7][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[8][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[9][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[10][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[11][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[12][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[13][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[14][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[15][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[16][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[17][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[18][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[19][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[20][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[21][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[22][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[23][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[24][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[25][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[26][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[27][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[28][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[29][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[30][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[31][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[2][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[3][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[4][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[5][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[6][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[7][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[2][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[3][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[4][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[5][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[6][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[7][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[8][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[9][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[10][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[11][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[12][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[13][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[14][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[15][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[8][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[9][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[10][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[11][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[12][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[13][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[14][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[15][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[16][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[17][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[18][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[19][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[20][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[21][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[22][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[23][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[16][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[17][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[18][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[19][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[20][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[21][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[22][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[23][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[24][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[25][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[26][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[27][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[28][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[29][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[30][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[31][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[24][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[25][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[26][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[27][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[28][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[29][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[30][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[31][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/ctrl/addr_f_reg[4]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/mem_reg[2][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/mem_reg[4][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/mem_reg[6][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/mem_reg[3][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/mem_reg[5][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/mem_reg[7][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/mem_reg[8][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/mem_reg[9][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/mem_reg[10][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/mem_reg[11][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/mem_reg[12][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/mem_reg[13][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/mem_reg[14][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/mem_reg[15][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/mem_reg[16][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/mem_reg[18][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/mem_reg[20][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/mem_reg[22][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/mem_reg[17][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/mem_reg[19][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/mem_reg[21][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/mem_reg[23][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mac/a_in_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/mem_reg[8][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/mem_reg[10][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/mem_reg[12][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/mem_reg[14][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/mem_reg[9][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/mem_reg[11][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/mem_reg[13][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/mem_reg[15][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/mem_reg[16][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/mem_reg[18][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/mem_reg[20][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/mem_reg[22][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/mem_reg[17][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/mem_reg[19][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/mem_reg[21][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/mem_reg[23][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/mem_reg[2][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/mem_reg[4][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/mem_reg[6][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/mem_reg[3][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/mem_reg[5][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/mem_reg[7][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mac/a_in_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/mem_reg[2][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/mem_reg[4][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/mem_reg[6][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/mem_reg[3][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/mem_reg[5][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/mem_reg[7][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/mem_reg[8][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/mem_reg[10][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/mem_reg[12][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/mem_reg[14][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/mem_reg[9][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/mem_reg[11][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/mem_reg[13][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/mem_reg[15][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/mem_reg[16][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/mem_reg[18][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/mem_reg[20][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/mem_reg[22][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/mem_reg[17][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/mem_reg[19][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/mem_reg[21][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/mem_reg[23][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mac/a_in_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mac/a_in_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mac/a_in_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mac/a_in_reg[15]' is a constant and will be removed. (OPT-1206)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer1/genblk1[0].mac/valid_out_reg' is removed because it is merged to 'genLayer1/genblk1[1].mac/valid_out_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer2/genblk1[1].mac/valid_out_reg' is removed because it is merged to 'genLayer2/genblk1[2].mac/valid_out_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer2/genblk1[0].mac/valid_out_reg' is removed because it is merged to 'genLayer2/genblk1[2].mac/valid_out_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer3/genblk1[1].mac/valid_out_reg' is removed because it is merged to 'genLayer3/genblk1[2].mac/valid_out_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer3/genblk1[0].mac/valid_out_reg' is removed because it is merged to 'genLayer3/genblk1[2].mac/valid_out_reg'. (OPT-1215)

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:01:08   66271.5      0.68     112.0    2242.9                           1425929.7500
    0:01:08   66271.5      0.68     112.0    2242.9                           1425929.7500
    0:01:08   66271.5      0.68     112.0    2242.9                           1425929.7500
    0:01:08   66271.5      0.67     111.9    2242.9                           1425948.2500
  Re-synthesis Optimization (Phase 1)
  Re-synthesis Optimization (Phase 2)
  Global Optimization (Phase 1)
  Global Optimization (Phase 2)
  Global Optimization (Phase 3)
  Global Optimization (Phase 4)
  Global Optimization (Phase 5)
  Global Optimization (Phase 6)
  Global Optimization (Phase 7)
  Global Optimization (Phase 8)
  Global Optimization (Phase 9)
  Global Optimization (Phase 10)
  Global Optimization (Phase 11)
  Global Optimization (Phase 12)
  Global Optimization (Phase 13)
  Global Optimization (Phase 14)
  Global Optimization (Phase 15)
  Global Optimization (Phase 16)
  Global Optimization (Phase 17)
  Global Optimization (Phase 18)
  Global Optimization (Phase 19)
  Global Optimization (Phase 20)
  Global Optimization (Phase 21)
  Global Optimization (Phase 22)
  Global Optimization (Phase 23)
  Global Optimization (Phase 24)
  Global Optimization (Phase 25)
  Global Optimization (Phase 26)
  Global Optimization (Phase 27)
  Global Optimization (Phase 28)
  Global Optimization (Phase 29)
  Global Optimization (Phase 30)
  Global Optimization (Phase 31)
    0:01:45   61441.2      0.00       0.0    1330.4                           1253398.0000



  Beginning Delay Optimization Phase
  ----------------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:01:45   61441.2      0.00       0.0    1330.4                           1253398.0000
    0:01:45   61441.2      0.00       0.0    1330.4                           1253398.0000
    0:01:47   61437.2      0.00       0.0    1325.1                           1252509.1250
    0:01:47   61437.2      0.00       0.0    1325.1                           1252509.1250
    0:01:47   61437.2      0.00       0.0    1325.1                           1252509.1250
    0:01:47   61437.2      0.00       0.0    1325.1                           1252509.1250
    0:01:47   61437.2      0.00       0.0    1325.1                           1252509.1250
    0:01:47   61437.2      0.00       0.0    1325.1                           1252509.1250
    0:01:47   61437.2      0.00       0.0    1325.1                           1252509.1250
    0:01:47   61437.2      0.00       0.0    1325.1                           1252509.1250
    0:01:47   61437.2      0.00       0.0    1325.1                           1252509.1250
    0:01:47   61437.2      0.00       0.0    1325.1                           1252509.1250
    0:01:47   61437.2      0.00       0.0    1325.1                           1252509.1250

  Beginning Delay Optimization
  ----------------------------
    0:01:47   61437.2      0.00       0.0    1325.1                           1252509.1250
    0:01:47   61437.2      0.00       0.0    1325.1                           1252509.1250
    0:01:47   61437.2      0.00       0.0    1325.1                           1252509.1250
    0:01:47   61437.2      0.00       0.0    1325.1                           1252509.1250
    0:01:47   61437.2      0.00       0.0    1325.1                           1252509.1250
    0:01:47   61437.2      0.00       0.0    1325.1                           1252509.1250
    0:01:47   61437.2      0.00       0.0    1325.1                           1252509.1250
    0:01:47   61437.2      0.00       0.0    1325.1                           1252509.1250


  Beginning Design Rule Fixing  (max_capacitance)
  ----------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:01:47   61437.2      0.00       0.0    1325.1                           1252509.1250
  Global Optimization (Phase 32)
  Global Optimization (Phase 33)
  Global Optimization (Phase 34)
    0:01:49   61510.9      0.00       0.0      51.2                           1256201.3750
    0:01:49   61510.9      0.00       0.0      51.2                           1256201.3750

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:01:49   61510.9      0.00       0.0      51.2                           1256201.3750
    0:01:50   61462.0      0.00       0.0      51.2                           1254859.2500


  Beginning Leakage Power Optimization  (max_leakage_power 0)
  ------------------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:01:58   61163.2      0.00       0.0      51.2                           1247936.8750
  Global Optimization (Phase 35)
  Global Optimization (Phase 36)
  Global Optimization (Phase 37)
  Global Optimization (Phase 38)
  Global Optimization (Phase 39)
  Global Optimization (Phase 40)
  Global Optimization (Phase 41)
  Global Optimization (Phase 42)
  Global Optimization (Phase 43)
  Global Optimization (Phase 44)
  Global Optimization (Phase 45)
  Global Optimization (Phase 46)
  Global Optimization (Phase 47)
  Global Optimization (Phase 48)
  Global Optimization (Phase 49)
    0:02:01   60780.7      0.00       0.0       0.0                           1234006.0000
    0:02:01   60780.7      0.00       0.0       0.0                           1234006.0000
    0:02:01   60780.7      0.00       0.0       0.0                           1234006.0000
    0:02:03   60780.5      0.00       0.0       0.0                           1233940.5000
    0:02:03   60780.5      0.00       0.0       0.0                           1233940.5000
    0:02:03   60780.5      0.00       0.0       0.0                           1233940.5000
    0:02:03   60780.5      0.00       0.0       0.0                           1233940.5000
    0:02:03   60780.5      0.00       0.0       0.0                           1233940.5000
    0:02:03   60780.5      0.00       0.0       0.0                           1233940.5000
    0:02:03   60780.5      0.00       0.0       0.0                           1233940.5000
    0:02:03   60780.5      0.00       0.0       0.0                           1233940.5000
    0:02:03   60780.5      0.00       0.0       0.0                           1233940.5000
    0:02:03   60780.5      0.00       0.0       0.0                           1233940.5000
    0:02:03   60780.5      0.00       0.0       0.0                           1233940.5000
    0:02:03   60780.5      0.00       0.0       0.0                           1233940.5000
    0:02:03   60780.5      0.00       0.0       0.0                           1233940.5000
    0:02:03   60780.5      0.00       0.0       0.0                           1233940.5000
    0:02:03   60780.5      0.00       0.0       0.0                           1233940.5000
    0:02:03   60780.5      0.00       0.0       0.0                           1233940.5000
    0:02:03   60780.5      0.00       0.0       0.0                           1233940.5000
    0:02:03   60780.5      0.00       0.0       0.0                           1233940.5000
    0:02:03   60780.5      0.00       0.0       0.0                           1233940.5000

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:02:04   60780.5      0.00       0.0       0.0                           1233940.5000
    0:02:06   60685.5      0.00       0.0       0.0                           1232611.2500
    0:02:06   60685.5      0.00       0.0       0.0                           1232611.2500
    0:02:06   60685.5      0.00       0.0       0.0                           1232611.2500
    0:02:07   60683.4      0.00       0.0       0.0                           1232176.6250
    0:02:08   60650.4      0.00       0.0       0.0                           1231125.5000
    0:02:08   60650.4      0.00       0.0       0.0                           1231125.5000
    0:02:09   60647.5      0.00       0.0       0.0                           1230949.7500
Loading db file '/home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Warning: Design 'net_64_33_9_10_16_8' contains 1 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
     Net 'genLayer1/genblk1[0].mem_x/clk': 6528 load(s), 1 driver(s)
Information: State dependent leakage is now switched from off to on.
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
1
report_area
 
****************************************
Report : area
Design : net_64_33_9_10_16_8
Version: J-2014.09-SP5-2
Date   : Fri Dec  3 13:16:59 2021
****************************************

Information: Updating design information... (UID-85)
Warning: Design 'net_64_33_9_10_16_8' contains 1 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
Library(s) Used:

    NangateOpenCellLibrary (File: /home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db)

Number of ports:                           38
Number of nets:                         27365
Number of cells:                        21622
Number of combinational cells:          17172
Number of sequential cells:              4448
Number of macros/black boxes:               0
Number of buf/inv:                       1197
Number of references:                      46

Combinational area:              31107.636453
Buf/Inv area:                     1900.304015
Noncombinational area:           29539.830932
Macro/Black Box area:                0.000000
Net Interconnect area:      undefined  (Wire load has zero net area)

Total cell area:                 60647.467384
Total area:                 undefined
1
report_power
 
****************************************
Report : power
        -analysis_effort low
Design : net_64_33_9_10_16_8
Version: J-2014.09-SP5-2
Date   : Fri Dec  3 13:16:59 2021
****************************************


Library(s) Used:

    NangateOpenCellLibrary (File: /home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db)


Operating Conditions: typical   Library: NangateOpenCellLibrary
Wire Load Model Mode: top

Design        Wire Load Model            Library
------------------------------------------------
net_64_33_9_10_16_8    5K_hvratio_1_1    NangateOpenCellLibrary


Global Operating Voltage = 1.1  
Power-specific unit information :
    Voltage Units = 1V
    Capacitance Units = 1.000000ff
    Time Units = 1ns
    Dynamic Power Units = 1uW    (derived from V,C,T units)
    Leakage Power Units = 1nW


  Cell Internal Power  =  25.3965 mW   (99%)
  Net Switching Power  = 195.4292 uW    (1%)
                         ---------
Total Dynamic Power    =  25.5919 mW  (100%)

Cell Leakage Power     =   1.2489 mW


                 Internal         Switching           Leakage            Total
Power Group      Power            Power               Power              Power   (   %    )  Attrs
--------------------------------------------------------------------------------------------------
io_pad             0.0000            0.0000            0.0000            0.0000  (   0.00%)
memory             0.0000            0.0000            0.0000            0.0000  (   0.00%)
black_box          0.0000            0.0000            0.0000            0.0000  (   0.00%)
clock_network      0.0000            0.0000            0.0000            0.0000  (   0.00%)
register       2.5308e+04           28.6916        5.1266e+05        2.5850e+04  (  96.31%)
sequential         0.0000            0.0000            0.0000            0.0000  (   0.00%)
combinational     87.2997          166.7359        7.3628e+05          990.3176  (   3.69%)
--------------------------------------------------------------------------------------------------
Total          2.5395e+04 uW       195.4275 uW     1.2489e+06 nW     2.6840e+04 uW
1
report_timing
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : net_64_33_9_10_16_8
Version: J-2014.09-SP5-2
Date   : Fri Dec  3 13:17:00 2021
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: typical   Library: NangateOpenCellLibrary
Wire Load Model Mode: top

  Startpoint: genLayer3/genblk1[2].mac/b_in_reg[11]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: genLayer3/genblk1[2].mac/mult_in_reg[1]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  net_64_33_9_10_16_8
                     5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  genLayer3/genblk1[2].mac/b_in_reg[11]/CK (DFF_X2)       0.00 #     0.00 r
  genLayer3/genblk1[2].mac/b_in_reg[11]/Q (DFF_X2)        0.17       0.17 r
  U17046/ZN (XNOR2_X2)                                    0.16       0.33 r
  U13428/ZN (NAND2_X1)                                    0.14       0.47 f
  U17130/ZN (OAI22_X1)                                    0.09       0.56 r
  U17325/S (FA_X1)                                        0.13       0.69 f
  U17511/CO (FA_X1)                                       0.10       0.80 f
  U17515/S (FA_X1)                                        0.13       0.93 r
  U17519/S (FA_X1)                                        0.12       1.05 f
  U17607/ZN (OR2_X1)                                      0.06       1.11 f
  U17608/ZN (NOR2_X1)                                     0.05       1.17 r
  U17617/ZN (OAI21_X1)                                    0.03       1.20 f
  U17620/ZN (AOI21_X1)                                    0.04       1.24 r
  U17621/ZN (OAI21_X1)                                    0.03       1.27 f
  U17645/ZN (AOI22_X1)                                    0.04       1.32 r
  U17654/ZN (AOI21_X1)                                    0.04       1.35 f
  U13538/ZN (AOI21_X1)                                    0.06       1.41 r
  U13313/ZN (AND2_X1)                                     0.12       1.53 r
  U23837/ZN (NAND2_X1)                                    0.04       1.58 f
  U23838/ZN (NAND2_X1)                                    0.03       1.61 r
  genLayer3/genblk1[2].mac/mult_in_reg[1]/D (DFF_X1)      0.01       1.61 r
  data arrival time                                                  1.61

  clock clk (rise edge)                                   1.65       1.65
  clock network delay (ideal)                             0.00       1.65
  genLayer3/genblk1[2].mac/mult_in_reg[1]/CK (DFF_X1)     0.00       1.65 r
  library setup time                                     -0.03       1.62
  data required time                                                 1.62
  --------------------------------------------------------------------------
  data required time                                                 1.62
  data arrival time                                                 -1.61
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


1
write -f verilog $TOP_MOD_NAME -output gates.v -hierarchy
Writing verilog file '/home/home5/aalgewaththa/ese507work/proj3/part3/hdl/gates.v'.
Warning: Verilog 'assign' or 'tran' statements are written out. (VO-4)
1
quit

Thank you...

                      Design Compiler Graphical
                            DC Ultra (TM)
                             DFTMAX (TM)
                         Power Compiler (TM)
                           DesignWare (R)
                           DC Expert (TM)
                         Design Vision (TM)
                          HDL Compiler (TM)
                         VHDL Compiler (TM)
                            DFT Compiler
                        Library Compiler (TM)
                         Design Compiler(R)

         Version J-2014.09-SP5-2 for RHEL64 -- Jul 11, 2015
               Copyright (c) 1988-2015 Synopsys, Inc.

This software and the associated documentation are confidential and 
proprietary to Synopsys, Inc. Your use or disclosure of this software 
is subject to the terms and conditions of a written license agreement 
between you, or your company, and Synopsys, Inc.

Initializing...
##############################################
# Setup: fill out the following parameters: name of clock signal, clock period (ns),
# reset signal name (if used), name of top-level module, name of source file
set CLK_NAME "clk";
clk
set CLK_PERIOD 1.7
1.7
set RST_NAME "reset";
reset
set TOP_MOD_NAME net_64_33_9_10_16_8
net_64_33_9_10_16_8
set SRC_FILE net_64_33_9_10_16_8.sv
net_64_33_9_10_16_8.sv
# If you have multiple source files, change the line above to list them all like this:
# set SRC_FILE net_64_33_9_10_16_8.sv
###############################################
source setupdc.tcl
NangateOpenCellLibrary_typical.db dw_foundation.sldb
file mkdir work_synth
# optimize FSMs
set fsm_auto_inferring "true"; 
true
set fsm_enable_state_minimization "true";
true
define_design_lib WORK -path work_synth
1
analyze $SRC_FILE -format sverilog
Running PRESTO HDLC
Searching for ./net_64_33_9_10_16_8.sv
Compiling source file ./net_64_33_9_10_16_8.sv
Presto compilation completed successfully.
Loading db file '/home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db'
Loading db file '/usr/local/synopsys/syn/libraries/syn/dw_foundation.sldb'
1
elaborate -work WORK $TOP_MOD_NAME
Loading db file '/usr/local/synopsys/syn/libraries/syn/gtech.db'
Loading db file '/usr/local/synopsys/syn/libraries/syn/standard.sldb'
  Loading link library 'NangateOpenCellLibrary'
  Loading link library 'gtech'
Running PRESTO HDLC
Presto compilation completed successfully.
Elaborated 1 design.
Current design is now 'net_64_33_9_10_16_8'.
Information: Building the design 'layer1_64_33_16_2'. (HDL-193)
Warning:  ./net_64_33_9_10_16_8.sv:138: signed to unsigned conversion occurs. (VER-318)
Warning:  ./net_64_33_9_10_16_8.sv:146: signed to unsigned conversion occurs. (VER-318)

Inferred memory devices in process
	in routine layer1_64_33_16_2 line 120 in file
		'./net_64_33_9_10_16_8.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     y_next_reg      | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
|    conv_done_reg    | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     y_point_reg     | Flip-flop |   6   |  Y  | N  | N  | N  | N  | N  | N  |
|     y_valid_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     y_mem_i_reg     | Flip-flop |   5   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'layer2_32_9_16_3'. (HDL-193)
Warning:  ./net_64_33_9_10_16_8.sv:337: signed to unsigned conversion occurs. (VER-318)
Warning:  ./net_64_33_9_10_16_8.sv:345: signed to unsigned conversion occurs. (VER-318)

Inferred memory devices in process
	in routine layer2_32_9_16_3 line 319 in file
		'./net_64_33_9_10_16_8.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     y_next_reg      | Flip-flop |   3   |  Y  | N  | N  | N  | N  | N  | N  |
|    conv_done_reg    | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     y_point_reg     | Flip-flop |   6   |  Y  | N  | N  | N  | N  | N  | N  |
|     y_valid_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     y_mem_i_reg     | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'layer3_24_10_16_3'. (HDL-193)
Warning:  ./net_64_33_9_10_16_8.sv:512: signed to unsigned conversion occurs. (VER-318)
Warning:  ./net_64_33_9_10_16_8.sv:520: signed to unsigned conversion occurs. (VER-318)

Inferred memory devices in process
	in routine layer3_24_10_16_3 line 494 in file
		'./net_64_33_9_10_16_8.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     y_next_reg      | Flip-flop |   3   |  Y  | N  | N  | N  | N  | N  | N  |
|    conv_done_reg    | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     y_point_reg     | Flip-flop |   5   |  Y  | N  | N  | N  | N  | N  | N  |
|     y_valid_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     y_mem_i_reg     | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'control' instantiated from design 'layer1_64_33_16_2' with
	the parameters "16,64,33,16". (HDL-193)
Warning:  ./net_64_33_9_10_16_8.sv:653: signed to unsigned conversion occurs. (VER-318)

Inferred memory devices in process
	in routine control_ADDR_WIDTH16_X_LEN_IN64_F_LEN_IN33_OFFSET16 line 600 in file
		'./net_64_33_9_10_16_8.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      idle_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|    clear_acc_reg    | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     en_acc_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     y_valid_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
| point_calc_done_reg | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
| next_clear_acc_reg  | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|    y_counter_reg    | Flip-flop |   6   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine control_ADDR_WIDTH16_X_LEN_IN64_F_LEN_IN33_OFFSET16 line 642 in file
		'./net_64_33_9_10_16_8.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     x_ready_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     wr_en_x_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|    x_counter_reg    | Flip-flop |   6   |  Y  | N  | N  | N  | N  | N  | N  |
|    x_loaded_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     addr_x_reg      | Flip-flop |   6   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine control_ADDR_WIDTH16_X_LEN_IN64_F_LEN_IN33_OFFSET16 line 680 in file
		'./net_64_33_9_10_16_8.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     addr_f_reg      | Flip-flop |   7   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'layer1_64_33_16_2_f_rom'. (HDL-193)
Warning:  ./net_64_33_9_10_16_8.sv:163: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_64_33_9_10_16_8.sv:166: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_64_33_9_10_16_8.sv:172: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_64_33_9_10_16_8.sv:173: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_64_33_9_10_16_8.sv:174: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_64_33_9_10_16_8.sv:176: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_64_33_9_10_16_8.sv:177: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_64_33_9_10_16_8.sv:179: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_64_33_9_10_16_8.sv:183: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_64_33_9_10_16_8.sv:186: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_64_33_9_10_16_8.sv:187: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_64_33_9_10_16_8.sv:189: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_64_33_9_10_16_8.sv:193: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_64_33_9_10_16_8.sv:195: unsigned to signed assignment occurs. (VER-318)

Statistics for case statements in always block at line 161 in file
	'./net_64_33_9_10_16_8.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           162            |     no/auto      |
===============================================

Inferred memory devices in process
	in routine layer1_64_33_16_2_f_rom line 161 in file
		'./net_64_33_9_10_16_8.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        z_reg        | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'memory' instantiated from design 'layer1_64_33_16_2' with
	the parameters "16,64". (HDL-193)

Inferred memory devices in process
	in routine memory_WIDTH16_SIZE64 line 562 in file
		'./net_64_33_9_10_16_8.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    data_out_reg     | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
====================================================================
|     block name/line       | Inputs | Outputs | # sel inputs | MB |
====================================================================
| memory_WIDTH16_SIZE64/563 |   64   |   16    |      6       | N  |
====================================================================
Presto compilation completed successfully.
Information: Building the design 'memory' instantiated from design 'layer1_64_33_16_2' with
	the parameters "16,16". (HDL-193)

Inferred memory devices in process
	in routine memory_WIDTH16_SIZE16 line 562 in file
		'./net_64_33_9_10_16_8.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    data_out_reg     | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
====================================================================
|     block name/line       | Inputs | Outputs | # sel inputs | MB |
====================================================================
| memory_WIDTH16_SIZE16/563 |   16   |   16    |      4       | N  |
====================================================================
Presto compilation completed successfully.
Information: Building the design 'mac' instantiated from design 'layer1_64_33_16_2' with
	the parameters "16,16". (HDL-193)

Inferred memory devices in process
	in routine mac_WIDTH16_OUT_WIDTH16 line 751 in file
		'./net_64_33_9_10_16_8.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     mult_in_reg     | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|    valid_out_reg    | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|        f_reg        | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|      a_in_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|      b_in_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|  correct_mult_reg   | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|    enable_f_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'control' instantiated from design 'layer2_32_9_16_3' with
	the parameters "16,32,9,8". (HDL-193)
Warning:  ./net_64_33_9_10_16_8.sv:653: signed to unsigned conversion occurs. (VER-318)

Inferred memory devices in process
	in routine control_ADDR_WIDTH16_X_LEN_IN32_F_LEN_IN9_OFFSET8 line 600 in file
		'./net_64_33_9_10_16_8.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      idle_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|    clear_acc_reg    | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     en_acc_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     y_valid_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
| point_calc_done_reg | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
| next_clear_acc_reg  | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|    y_counter_reg    | Flip-flop |   6   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine control_ADDR_WIDTH16_X_LEN_IN32_F_LEN_IN9_OFFSET8 line 642 in file
		'./net_64_33_9_10_16_8.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     x_ready_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     wr_en_x_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|    x_counter_reg    | Flip-flop |   5   |  Y  | N  | N  | N  | N  | N  | N  |
|    x_loaded_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     addr_x_reg      | Flip-flop |   5   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine control_ADDR_WIDTH16_X_LEN_IN32_F_LEN_IN9_OFFSET8 line 680 in file
		'./net_64_33_9_10_16_8.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     addr_f_reg      | Flip-flop |   5   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'layer2_32_9_16_3_f_rom'. (HDL-193)
Warning:  ./net_64_33_9_10_16_8.sv:363: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_64_33_9_10_16_8.sv:366: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_64_33_9_10_16_8.sv:368: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_64_33_9_10_16_8.sv:369: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_64_33_9_10_16_8.sv:370: unsigned to signed assignment occurs. (VER-318)

Statistics for case statements in always block at line 360 in file
	'./net_64_33_9_10_16_8.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           361            |     no/auto      |
===============================================

Inferred memory devices in process
	in routine layer2_32_9_16_3_f_rom line 360 in file
		'./net_64_33_9_10_16_8.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        z_reg        | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'memory' instantiated from design 'layer2_32_9_16_3' with
	the parameters "16,32". (HDL-193)

Inferred memory devices in process
	in routine memory_WIDTH16_SIZE32 line 562 in file
		'./net_64_33_9_10_16_8.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    data_out_reg     | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
====================================================================
|     block name/line       | Inputs | Outputs | # sel inputs | MB |
====================================================================
| memory_WIDTH16_SIZE32/563 |   32   |   16    |      5       | N  |
====================================================================
Presto compilation completed successfully.
Information: Building the design 'memory' instantiated from design 'layer2_32_9_16_3' with
	the parameters "16,8". (HDL-193)

Inferred memory devices in process
	in routine memory_WIDTH16_SIZE8 line 562 in file
		'./net_64_33_9_10_16_8.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    data_out_reg     | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
===================================================================
|     block name/line      | Inputs | Outputs | # sel inputs | MB |
===================================================================
| memory_WIDTH16_SIZE8/563 |   8    |   16    |      3       | N  |
===================================================================
Presto compilation completed successfully.
Information: Building the design 'control' instantiated from design 'layer3_24_10_16_3' with
	the parameters "16,24,10,5". (HDL-193)
Warning:  ./net_64_33_9_10_16_8.sv:653: signed to unsigned conversion occurs. (VER-318)

Inferred memory devices in process
	in routine control_ADDR_WIDTH16_X_LEN_IN24_F_LEN_IN10_OFFSET5 line 600 in file
		'./net_64_33_9_10_16_8.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      idle_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|    clear_acc_reg    | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     en_acc_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     y_valid_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
| point_calc_done_reg | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
| next_clear_acc_reg  | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|    y_counter_reg    | Flip-flop |   5   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine control_ADDR_WIDTH16_X_LEN_IN24_F_LEN_IN10_OFFSET5 line 642 in file
		'./net_64_33_9_10_16_8.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     x_ready_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     wr_en_x_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|    x_counter_reg    | Flip-flop |   5   |  Y  | N  | N  | N  | N  | N  | N  |
|    x_loaded_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     addr_x_reg      | Flip-flop |   5   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine control_ADDR_WIDTH16_X_LEN_IN24_F_LEN_IN10_OFFSET5 line 680 in file
		'./net_64_33_9_10_16_8.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     addr_f_reg      | Flip-flop |   5   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'layer3_24_10_16_3_f_rom'. (HDL-193)
Warning:  ./net_64_33_9_10_16_8.sv:538: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_64_33_9_10_16_8.sv:539: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_64_33_9_10_16_8.sv:541: unsigned to signed assignment occurs. (VER-318)

Statistics for case statements in always block at line 535 in file
	'./net_64_33_9_10_16_8.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           536            |     no/auto      |
===============================================

Inferred memory devices in process
	in routine layer3_24_10_16_3_f_rom line 535 in file
		'./net_64_33_9_10_16_8.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        z_reg        | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'memory' instantiated from design 'layer3_24_10_16_3' with
	the parameters "16,24". (HDL-193)

Inferred memory devices in process
	in routine memory_WIDTH16_SIZE24 line 562 in file
		'./net_64_33_9_10_16_8.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    data_out_reg     | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'memory' instantiated from design 'layer3_24_10_16_3' with
	the parameters "16,5". (HDL-193)

Inferred memory devices in process
	in routine memory_WIDTH16_SIZE5 line 562 in file
		'./net_64_33_9_10_16_8.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    data_out_reg     | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
1
###### CLOCKS AND PORTS #######
set CLK_PORT [get_ports $CLK_NAME]
{clk}
set TMP1 [remove_from_collection [all_inputs] $CLK_PORT]
{reset x_data[15] x_data[14] x_data[13] x_data[12] x_data[11] x_data[10] x_data[9] x_data[8] x_data[7] x_data[6] x_data[5] x_data[4] x_data[3] x_data[2] x_data[1] x_data[0] x_valid y_ready}
set INPUTS [remove_from_collection $TMP1 $RST_NAME]
{x_data[15] x_data[14] x_data[13] x_data[12] x_data[11] x_data[10] x_data[9] x_data[8] x_data[7] x_data[6] x_data[5] x_data[4] x_data[3] x_data[2] x_data[1] x_data[0] x_valid y_ready}
create_clock -period $CLK_PERIOD [get_ports clk]
1
# set delay for inputs to be 0.2ns
set_input_delay 0.2 -max -clock clk $INPUTS
1
set_output_delay 0.2 -max -clock clk [all_outputs]
1
###### OPTIMIZATION #######
set_max_area 0 
1
###### RUN #####
compile_ultra
Information: Performing power optimization. (PWR-850)
Alib files are up-to-date.
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library  |         Version         | Available |
============================================================================
| Basic DW Building Blocks           | J-2014.09-DWBB_201409.5.2 |   *     |
| Licensed DW Building Blocks        | J-2014.09-DWBB_201409.5.2 |   *     |
============================================================================

Information: Sequential output inversion is enabled.  SVF file must be used for formal verification. (OPT-1208)

Information: There are 48 potential problems in your design. Please run 'check_design' for more information. (LINT-99)


Loaded alib file './alib-52/NangateOpenCellLibrary_typical.db.alib'
  Building model 'DW01_NAND2'
Information: Ungrouping hierarchy genLayer1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer2 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer3 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer1/ctrl before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer1/mem_f before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer1/genblk1[0].mem_y before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer1/genblk1[0].mac before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer1/genblk1[1].mem_y before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer1/genblk1[1].mac before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer2/ctrl before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer2/mem_f before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer2/genblk1[0].mem_x before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer2/genblk1[0].mem_y before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer2/genblk1[0].mac before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer2/genblk1[1].mem_x before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer2/genblk1[1].mem_y before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer2/genblk1[1].mac before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer2/genblk1[2].mem_x before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer2/genblk1[2].mem_y before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer2/genblk1[2].mac before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer3/ctrl before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer3/mem_f before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer3/genblk1[0].mem_x before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer3/genblk1[0].mem_y before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer3/genblk1[0].mac before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer3/genblk1[1].mem_x before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer3/genblk1[1].mem_y before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer3/genblk1[1].mac before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer3/genblk1[2].mem_x before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer3/genblk1[2].mem_y before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer3/genblk1[2].mac before Pass 1 (OPT-776)
Information: Ungrouping 31 of 34 hierarchies before Pass 1 (OPT-775)
Information: State dependent leakage is now switched from on to off.

  Beginning Pass 1 Mapping
  ------------------------
  Processing 'net_64_33_9_10_16_8'
Information: Added key list 'DesignWare' to design 'net_64_33_9_10_16_8'. (DDB-72)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer1/mem_f/z_reg[14]' is removed because it is merged to 'genLayer1/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer1/mem_f/z_reg[13]' is removed because it is merged to 'genLayer1/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer1/mem_f/z_reg[12]' is removed because it is merged to 'genLayer1/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer1/mem_f/z_reg[11]' is removed because it is merged to 'genLayer1/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer1/mem_f/z_reg[10]' is removed because it is merged to 'genLayer1/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer1/mem_f/z_reg[9]' is removed because it is merged to 'genLayer1/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer1/mem_f/z_reg[8]' is removed because it is merged to 'genLayer1/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer1/mem_f/z_reg[7]' is removed because it is merged to 'genLayer1/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer1/mem_f/z_reg[6]' is removed because it is merged to 'genLayer1/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer1/mem_f/z_reg[5]' is removed because it is merged to 'genLayer1/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer1/mem_f/z_reg[4]' is removed because it is merged to 'genLayer1/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer1/mem_f/z_reg[3]' is removed because it is merged to 'genLayer1/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer2/mem_f/z_reg[14]' is removed because it is merged to 'genLayer2/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer2/mem_f/z_reg[13]' is removed because it is merged to 'genLayer2/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer2/mem_f/z_reg[12]' is removed because it is merged to 'genLayer2/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer2/mem_f/z_reg[11]' is removed because it is merged to 'genLayer2/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer2/mem_f/z_reg[10]' is removed because it is merged to 'genLayer2/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer2/mem_f/z_reg[9]' is removed because it is merged to 'genLayer2/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer2/mem_f/z_reg[8]' is removed because it is merged to 'genLayer2/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer2/mem_f/z_reg[7]' is removed because it is merged to 'genLayer2/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer2/mem_f/z_reg[6]' is removed because it is merged to 'genLayer2/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer2/mem_f/z_reg[5]' is removed because it is merged to 'genLayer2/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer2/mem_f/z_reg[4]' is removed because it is merged to 'genLayer2/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer2/mem_f/z_reg[3]' is removed because it is merged to 'genLayer2/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer3/mem_f/z_reg[14]' is removed because it is merged to 'genLayer3/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer3/mem_f/z_reg[13]' is removed because it is merged to 'genLayer3/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer3/mem_f/z_reg[12]' is removed because it is merged to 'genLayer3/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer3/mem_f/z_reg[11]' is removed because it is merged to 'genLayer3/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer3/mem_f/z_reg[10]' is removed because it is merged to 'genLayer3/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer3/mem_f/z_reg[9]' is removed because it is merged to 'genLayer3/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer3/mem_f/z_reg[8]' is removed because it is merged to 'genLayer3/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer3/mem_f/z_reg[7]' is removed because it is merged to 'genLayer3/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer3/mem_f/z_reg[6]' is removed because it is merged to 'genLayer3/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer3/mem_f/z_reg[5]' is removed because it is merged to 'genLayer3/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer3/mem_f/z_reg[4]' is removed because it is merged to 'genLayer3/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer3/mem_f/z_reg[3]' is removed because it is merged to 'genLayer3/mem_f/z_reg[15]'. (OPT-1215)
 Implement Synthetic for 'net_64_33_9_10_16_8'.
  Processing 'memory_WIDTH16_SIZE64_0'
 Implement Synthetic for 'memory_WIDTH16_SIZE64_0'.

  Updating timing information
Information: Updating design information... (UID-85)
Information: The register 'genLayer1/y_next_reg[1]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[0].mem_y/mem_reg[15][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[0].mem_y/mem_reg[13][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[0].mem_y/mem_reg[11][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[0].mem_y/mem_reg[9][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[0].mem_y/mem_reg[14][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[0].mem_y/mem_reg[12][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[0].mem_y/mem_reg[10][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[0].mem_y/mem_reg[8][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[0].mem_y/mem_reg[7][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[0].mem_y/mem_reg[5][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[0].mem_y/mem_reg[3][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[0].mem_y/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[0].mem_y/mem_reg[6][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[0].mem_y/mem_reg[4][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[0].mem_y/mem_reg[2][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[0].mem_y/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[1].mem_y/mem_reg[15][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[1].mem_y/mem_reg[13][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[1].mem_y/mem_reg[11][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[1].mem_y/mem_reg[9][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[1].mem_y/mem_reg[14][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[1].mem_y/mem_reg[12][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[1].mem_y/mem_reg[10][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[1].mem_y/mem_reg[8][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[1].mem_y/mem_reg[7][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[1].mem_y/mem_reg[5][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[1].mem_y/mem_reg[3][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[1].mem_y/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[1].mem_y/mem_reg[6][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[1].mem_y/mem_reg[4][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[1].mem_y/mem_reg[2][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[1].mem_y/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_y/mem_reg[7][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_y/mem_reg[3][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_y/mem_reg[5][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_y/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_y/mem_reg[6][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_y/mem_reg[4][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_y/mem_reg[2][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_y/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_y/mem_reg[7][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_y/mem_reg[3][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_y/mem_reg[5][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_y/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_y/mem_reg[6][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_y/mem_reg[4][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_y/mem_reg[2][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_y/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_y/mem_reg[7][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_y/mem_reg[3][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_y/mem_reg[5][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_y/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_y/mem_reg[6][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_y/mem_reg[4][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_y/mem_reg[2][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_y/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_y/mem_reg[3][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_y/mem_reg[2][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_y/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_y/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_y/mem_reg[4][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_y/mem_reg[3][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_y/mem_reg[2][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_y/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_y/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_y/mem_reg[4][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_y/mem_reg[3][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_y/mem_reg[2][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_y/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_y/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_y/mem_reg[4][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_y/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_y/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_y/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_y/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_y/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_y/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[1].mem_y/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[0].mem_y/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer1/genblk1[1].mac/correct_mult_reg' is removed because it is merged to 'genLayer1/genblk1[0].mac/correct_mult_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer2/genblk1[1].mac/correct_mult_reg' is removed because it is merged to 'genLayer2/genblk1[0].mac/correct_mult_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer2/genblk1[2].mac/correct_mult_reg' is removed because it is merged to 'genLayer2/genblk1[0].mac/correct_mult_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer3/genblk1[1].mac/correct_mult_reg' is removed because it is merged to 'genLayer3/genblk1[2].mac/correct_mult_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer3/genblk1[0].mac/correct_mult_reg' is removed because it is merged to 'genLayer3/genblk1[2].mac/correct_mult_reg'. (OPT-1215)

  Beginning Mapping Optimizations  (Ultra High effort)
  -------------------------------
Information: The register 'genLayer1/y_mem_i_reg[4]' will be removed. (OPT-1207)
  Mapping Optimization (Phase 1)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer1/genblk1[0].mac/enable_f_reg' is removed because it is merged to 'genLayer1/genblk1[1].mac/enable_f_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer2/genblk1[1].mac/enable_f_reg' is removed because it is merged to 'genLayer2/genblk1[2].mac/enable_f_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer2/genblk1[0].mac/enable_f_reg' is removed because it is merged to 'genLayer2/genblk1[2].mac/enable_f_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer3/genblk1[1].mac/enable_f_reg' is removed because it is merged to 'genLayer3/genblk1[2].mac/enable_f_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer3/genblk1[0].mac/enable_f_reg' is removed because it is merged to 'genLayer3/genblk1[2].mac/enable_f_reg'. (OPT-1215)
Information: The register 'genLayer1/ctrl/addr_f_reg[6]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/y_point_reg[5]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/ctrl/addr_f_reg[4]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[2][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[3][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[4][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[5][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[6][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[7][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[8][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[9][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[10][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[11][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[12][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[13][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[14][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[15][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[16][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[17][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[18][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[19][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[20][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[21][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[22][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[23][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[24][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[25][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[26][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[27][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[28][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[29][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[30][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[31][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[2][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[2][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[3][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[3][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[4][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[4][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[5][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[5][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[6][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[6][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[7][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[7][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[10][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[10][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[11][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[11][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[8][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[8][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[9][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[9][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[12][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[12][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[13][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[13][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[14][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[14][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[15][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[15][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[18][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[18][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[19][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[19][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[16][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[16][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[17][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[17][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[20][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[20][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[21][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[21][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[22][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[22][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[23][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[23][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[26][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[26][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[27][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[27][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[24][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[24][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[25][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[25][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[28][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[28][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[29][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[29][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[30][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[30][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[31][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[31][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/ctrl/addr_f_reg[4]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/mem_reg[2][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/mem_reg[4][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/mem_reg[6][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/mem_reg[3][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/mem_reg[5][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/mem_reg[7][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/mem_reg[8][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/mem_reg[9][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/mem_reg[10][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/mem_reg[11][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/mem_reg[12][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/mem_reg[13][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/mem_reg[14][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/mem_reg[15][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/mem_reg[16][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/mem_reg[18][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/mem_reg[20][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/mem_reg[22][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/mem_reg[17][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/mem_reg[19][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/mem_reg[21][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/mem_reg[23][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mac/a_in_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/mem_reg[2][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/mem_reg[4][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/mem_reg[6][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/mem_reg[3][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/mem_reg[5][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/mem_reg[7][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/mem_reg[8][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/mem_reg[10][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/mem_reg[12][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/mem_reg[14][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/mem_reg[9][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/mem_reg[11][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/mem_reg[13][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/mem_reg[15][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/mem_reg[16][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/mem_reg[18][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/mem_reg[20][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/mem_reg[22][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/mem_reg[17][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/mem_reg[19][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/mem_reg[21][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/mem_reg[23][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mac/a_in_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/mem_reg[8][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/mem_reg[10][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/mem_reg[12][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/mem_reg[14][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/mem_reg[9][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/mem_reg[11][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/mem_reg[13][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/mem_reg[15][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/mem_reg[16][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/mem_reg[18][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/mem_reg[20][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/mem_reg[22][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/mem_reg[17][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/mem_reg[19][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/mem_reg[21][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/mem_reg[23][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/mem_reg[2][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/mem_reg[4][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/mem_reg[6][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/mem_reg[3][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/mem_reg[5][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/mem_reg[7][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mac/a_in_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mac/a_in_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mac/a_in_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mac/a_in_reg[15]' is a constant and will be removed. (OPT-1206)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer1/genblk1[0].mac/valid_out_reg' is removed because it is merged to 'genLayer1/genblk1[1].mac/valid_out_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer2/genblk1[1].mac/valid_out_reg' is removed because it is merged to 'genLayer2/genblk1[2].mac/valid_out_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer2/genblk1[0].mac/valid_out_reg' is removed because it is merged to 'genLayer2/genblk1[2].mac/valid_out_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer3/genblk1[1].mac/valid_out_reg' is removed because it is merged to 'genLayer3/genblk1[2].mac/valid_out_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer3/genblk1[0].mac/valid_out_reg' is removed because it is merged to 'genLayer3/genblk1[2].mac/valid_out_reg'. (OPT-1215)

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:01:08   66208.7      0.68     145.9    3350.1                           1425886.0000
    0:01:08   66208.2      0.66     145.7    3350.1                           1425871.6250
    0:01:08   66208.2      0.66     145.7    3350.1                           1425871.6250
    0:01:08   66200.0      0.66     145.6    3350.1                           1425426.6250
  Re-synthesis Optimization (Phase 1)
  Re-synthesis Optimization (Phase 2)
  Global Optimization (Phase 1)
  Global Optimization (Phase 2)
  Global Optimization (Phase 3)
  Global Optimization (Phase 4)
  Global Optimization (Phase 5)
  Global Optimization (Phase 6)
  Global Optimization (Phase 7)
  Global Optimization (Phase 8)
  Global Optimization (Phase 9)
  Global Optimization (Phase 10)
  Global Optimization (Phase 11)
  Global Optimization (Phase 12)
  Global Optimization (Phase 13)
  Global Optimization (Phase 14)
  Global Optimization (Phase 15)
  Global Optimization (Phase 16)
  Global Optimization (Phase 17)
  Global Optimization (Phase 18)
  Global Optimization (Phase 19)
  Global Optimization (Phase 20)
  Global Optimization (Phase 21)
  Global Optimization (Phase 22)
  Global Optimization (Phase 23)
  Global Optimization (Phase 24)
  Global Optimization (Phase 25)
  Global Optimization (Phase 26)
  Global Optimization (Phase 27)
  Global Optimization (Phase 28)
  Global Optimization (Phase 29)
  Global Optimization (Phase 30)
  Global Optimization (Phase 31)
    0:01:42   61550.5      0.00       0.0      76.3                           1263970.3750



  Beginning Delay Optimization Phase
  ----------------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:01:42   61550.5      0.00       0.0      76.3                           1263970.3750
    0:01:42   61550.5      0.00       0.0      76.3                           1263970.3750
    0:01:44   61426.0      0.00       0.0      53.9                           1256014.5000
    0:01:44   61426.0      0.00       0.0      53.9                           1256014.5000
    0:01:44   61426.0      0.00       0.0      53.9                           1256014.5000
    0:01:44   61426.0      0.00       0.0      53.9                           1256014.5000
    0:01:44   61426.0      0.00       0.0      53.9                           1256014.5000
    0:01:44   61426.0      0.00       0.0      53.9                           1256014.5000
    0:01:44   61426.0      0.00       0.0      53.9                           1256014.5000
    0:01:44   61426.0      0.00       0.0      53.9                           1256014.5000
    0:01:44   61426.0      0.00       0.0      53.9                           1256014.5000
    0:01:44   61426.0      0.00       0.0      53.9                           1256014.5000
    0:01:44   61426.0      0.00       0.0      53.9                           1256014.5000

  Beginning Delay Optimization
  ----------------------------
    0:01:44   61426.0      0.00       0.0      53.9                           1256014.5000
    0:01:44   61426.0      0.00       0.0      53.9                           1256014.5000
    0:01:44   61426.0      0.00       0.0      53.9                           1256014.5000
    0:01:44   61426.0      0.00       0.0      53.9                           1256014.5000
    0:01:44   61426.0      0.00       0.0      53.9                           1256014.5000
    0:01:44   61426.0      0.00       0.0      53.9                           1256014.5000
    0:01:44   61426.0      0.00       0.0      53.9                           1256014.5000
    0:01:44   61426.0      0.00       0.0      53.9                           1256014.5000


  Beginning Design Rule Fixing  (max_capacitance)
  ----------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:01:44   61426.0      0.00       0.0      53.9                           1256014.5000
  Global Optimization (Phase 32)
  Global Optimization (Phase 33)
  Global Optimization (Phase 34)
    0:01:45   61406.1      0.00       0.0      51.2                           1256097.1250
    0:01:45   61406.1      0.00       0.0      51.2                           1256097.1250

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:01:45   61406.1      0.00       0.0      51.2                           1256097.1250
    0:01:46   61354.5      0.00       0.0      51.2                           1254704.8750


  Beginning Leakage Power Optimization  (max_leakage_power 0)
  ------------------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:01:55   61053.9      0.00       0.0      51.2                           1247874.3750
  Global Optimization (Phase 35)
  Global Optimization (Phase 36)
  Global Optimization (Phase 37)
  Global Optimization (Phase 38)
  Global Optimization (Phase 39)
  Global Optimization (Phase 40)
  Global Optimization (Phase 41)
  Global Optimization (Phase 42)
  Global Optimization (Phase 43)
  Global Optimization (Phase 44)
  Global Optimization (Phase 45)
  Global Optimization (Phase 46)
  Global Optimization (Phase 47)
  Global Optimization (Phase 48)
  Global Optimization (Phase 49)
    0:01:58   60627.0      0.00       0.0       0.0                           1233524.6250
    0:01:58   60627.0      0.00       0.0       0.0                           1233524.6250
    0:01:58   60627.0      0.00       0.0       0.0                           1233524.6250
    0:02:00   60626.2      0.00       0.0       0.0                           1233469.3750
    0:02:00   60626.2      0.00       0.0       0.0                           1233469.3750
    0:02:00   60626.2      0.00       0.0       0.0                           1233469.3750
    0:02:00   60626.2      0.00       0.0       0.0                           1233469.3750
    0:02:00   60626.2      0.00       0.0       0.0                           1233469.3750
    0:02:00   60626.2      0.00       0.0       0.0                           1233469.3750
    0:02:00   60626.2      0.00       0.0       0.0                           1233469.3750
    0:02:00   60626.2      0.00       0.0       0.0                           1233469.3750
    0:02:00   60626.2      0.00       0.0       0.0                           1233469.3750
    0:02:00   60626.2      0.00       0.0       0.0                           1233469.3750
    0:02:00   60626.2      0.00       0.0       0.0                           1233469.3750
    0:02:00   60626.2      0.00       0.0       0.0                           1233469.3750
    0:02:00   60626.2      0.00       0.0       0.0                           1233469.3750
    0:02:00   60626.2      0.00       0.0       0.0                           1233469.3750
    0:02:00   60626.2      0.00       0.0       0.0                           1233469.3750
    0:02:00   60626.2      0.00       0.0       0.0                           1233469.3750
    0:02:00   60626.2      0.00       0.0       0.0                           1233469.3750
    0:02:00   60626.2      0.00       0.0       0.0                           1233469.3750
    0:02:00   60626.2      0.00       0.0       0.0                           1233469.3750

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:02:01   60626.2      0.00       0.0       0.0                           1233469.3750
    0:02:03   60507.3      0.00       0.0       0.0                           1229763.0000
    0:02:03   60507.3      0.00       0.0       0.0                           1229763.0000
    0:02:03   60507.3      0.00       0.0       0.0                           1229763.0000
    0:02:04   60503.8      0.00       0.0       0.0                           1229294.3750
    0:02:05   60478.0      0.00       0.0       0.0                           1228548.8750
    0:02:05   60478.0      0.00       0.0       0.0                           1228548.8750
    0:02:07   60462.1      0.00       0.0       0.0                           1227923.1250
Loading db file '/home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Warning: Design 'net_64_33_9_10_16_8' contains 1 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
     Net 'genLayer1/genblk1[0].mem_x/clk': 6528 load(s), 1 driver(s)
Information: State dependent leakage is now switched from off to on.
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
1
report_area
 
****************************************
Report : area
Design : net_64_33_9_10_16_8
Version: J-2014.09-SP5-2
Date   : Fri Dec  3 13:19:16 2021
****************************************

Information: Updating design information... (UID-85)
Warning: Design 'net_64_33_9_10_16_8' contains 1 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
Library(s) Used:

    NangateOpenCellLibrary (File: /home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db)

Number of ports:                           38
Number of nets:                         26947
Number of cells:                        21202
Number of combinational cells:          16752
Number of sequential cells:              4448
Number of macros/black boxes:               0
Number of buf/inv:                       1026
Number of references:                      49

Combinational area:              30923.830458
Buf/Inv area:                     1807.470014
Noncombinational area:           29538.234931
Macro/Black Box area:                0.000000
Net Interconnect area:      undefined  (Wire load has zero net area)

Total cell area:                 60462.065390
Total area:                 undefined
1
report_power
 
****************************************
Report : power
        -analysis_effort low
Design : net_64_33_9_10_16_8
Version: J-2014.09-SP5-2
Date   : Fri Dec  3 13:19:17 2021
****************************************


Library(s) Used:

    NangateOpenCellLibrary (File: /home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db)


Operating Conditions: typical   Library: NangateOpenCellLibrary
Wire Load Model Mode: top

Design        Wire Load Model            Library
------------------------------------------------
net_64_33_9_10_16_8    5K_hvratio_1_1    NangateOpenCellLibrary


Global Operating Voltage = 1.1  
Power-specific unit information :
    Voltage Units = 1V
    Capacitance Units = 1.000000ff
    Time Units = 1ns
    Dynamic Power Units = 1uW    (derived from V,C,T units)
    Leakage Power Units = 1nW


  Cell Internal Power  =  25.0340 mW   (99%)
  Net Switching Power  = 173.1133 uW    (1%)
                         ---------
Total Dynamic Power    =  25.2071 mW  (100%)

Cell Leakage Power     =   1.2415 mW


                 Internal         Switching           Leakage            Total
Power Group      Power            Power               Power              Power   (   %    )  Attrs
--------------------------------------------------------------------------------------------------
io_pad             0.0000            0.0000            0.0000            0.0000  (   0.00%)
memory             0.0000            0.0000            0.0000            0.0000  (   0.00%)
black_box          0.0000            0.0000            0.0000            0.0000  (   0.00%)
clock_network      0.0000            0.0000            0.0000            0.0000  (   0.00%)
register       2.4960e+04           23.3295        5.1234e+05        2.5496e+04  (  96.40%)
sequential         0.0000            0.0000            0.0000            0.0000  (   0.00%)
combinational     73.8339          149.7823        7.2914e+05          952.7552  (   3.60%)
--------------------------------------------------------------------------------------------------
Total          2.5034e+04 uW       173.1118 uW     1.2415e+06 nW     2.6449e+04 uW
1
report_timing
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : net_64_33_9_10_16_8
Version: J-2014.09-SP5-2
Date   : Fri Dec  3 13:19:17 2021
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: typical   Library: NangateOpenCellLibrary
Wire Load Model Mode: top

  Startpoint: genLayer2/genblk1[0].mac/b_in_reg[3]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: genLayer2/genblk1[0].mac/mult_in_reg[0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  net_64_33_9_10_16_8
                     5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  genLayer2/genblk1[0].mac/b_in_reg[3]/CK (DFF_X1)        0.00 #     0.00 r
  genLayer2/genblk1[0].mac/b_in_reg[3]/Q (DFF_X1)         0.21       0.21 r
  U17552/ZN (XNOR2_X2)                                    0.16       0.38 f
  U17553/ZN (NAND2_X1)                                    0.16       0.53 r
  U17691/ZN (OAI22_X1)                                    0.06       0.60 f
  U17716/CO (FA_X1)                                       0.11       0.71 f
  U17715/CO (FA_X1)                                       0.11       0.82 f
  U17731/S (FA_X1)                                        0.13       0.94 f
  U17770/CO (FA_X1)                                       0.10       1.05 f
  U18360/ZN (OR2_X1)                                      0.06       1.11 f
  U18361/ZN (XNOR2_X1)                                    0.06       1.17 f
  U18362/ZN (NOR2_X1)                                     0.05       1.22 r
  U18370/ZN (OAI21_X1)                                    0.03       1.26 f
  U18371/ZN (AOI21_X1)                                    0.05       1.31 r
  U18393/ZN (OAI211_X1)                                   0.03       1.34 f
  U18401/ZN (AOI22_X1)                                    0.05       1.39 r
  U18437/ZN (OAI21_X1)                                    0.03       1.42 f
  U18449/ZN (NAND2_X1)                                    0.03       1.46 r
  U13649/ZN (AND2_X1)                                     0.05       1.50 r
  U13333/ZN (AND2_X2)                                     0.08       1.59 r
  U23973/ZN (AOI21_X1)                                    0.05       1.63 f
  U23974/ZN (INV_X1)                                      0.03       1.66 r
  genLayer2/genblk1[0].mac/mult_in_reg[0]/D (DFF_X1)      0.01       1.67 r
  data arrival time                                                  1.67

  clock clk (rise edge)                                   1.70       1.70
  clock network delay (ideal)                             0.00       1.70
  genLayer2/genblk1[0].mac/mult_in_reg[0]/CK (DFF_X1)     0.00       1.70 r
  library setup time                                     -0.03       1.67
  data required time                                                 1.67
  --------------------------------------------------------------------------
  data required time                                                 1.67
  data arrival time                                                 -1.67
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


1
write -f verilog $TOP_MOD_NAME -output gates.v -hierarchy
Writing verilog file '/home/home5/aalgewaththa/ese507work/proj3/part3/hdl/gates.v'.
Warning: Verilog 'assign' or 'tran' statements are written out. (VO-4)
1
quit

Thank you...

                      Design Compiler Graphical
                            DC Ultra (TM)
                             DFTMAX (TM)
                         Power Compiler (TM)
                           DesignWare (R)
                           DC Expert (TM)
                         Design Vision (TM)
                          HDL Compiler (TM)
                         VHDL Compiler (TM)
                            DFT Compiler
                        Library Compiler (TM)
                         Design Compiler(R)

         Version J-2014.09-SP5-2 for RHEL64 -- Jul 11, 2015
               Copyright (c) 1988-2015 Synopsys, Inc.

This software and the associated documentation are confidential and 
proprietary to Synopsys, Inc. Your use or disclosure of this software 
is subject to the terms and conditions of a written license agreement 
between you, or your company, and Synopsys, Inc.

Initializing...
##############################################
# Setup: fill out the following parameters: name of clock signal, clock period (ns),
# reset signal name (if used), name of top-level module, name of source file
set CLK_NAME "clk";
clk
set CLK_PERIOD 1.75
1.75
set RST_NAME "reset";
reset
set TOP_MOD_NAME net_64_33_9_10_16_8
net_64_33_9_10_16_8
set SRC_FILE net_64_33_9_10_16_8.sv
net_64_33_9_10_16_8.sv
# If you have multiple source files, change the line above to list them all like this:
# set SRC_FILE net_64_33_9_10_16_8.sv
###############################################
source setupdc.tcl
NangateOpenCellLibrary_typical.db dw_foundation.sldb
file mkdir work_synth
# optimize FSMs
set fsm_auto_inferring "true"; 
true
set fsm_enable_state_minimization "true";
true
define_design_lib WORK -path work_synth
1
analyze $SRC_FILE -format sverilog
Running PRESTO HDLC
Searching for ./net_64_33_9_10_16_8.sv
Compiling source file ./net_64_33_9_10_16_8.sv
Presto compilation completed successfully.
Loading db file '/home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db'
Loading db file '/usr/local/synopsys/syn/libraries/syn/dw_foundation.sldb'
1
elaborate -work WORK $TOP_MOD_NAME
Loading db file '/usr/local/synopsys/syn/libraries/syn/gtech.db'
Loading db file '/usr/local/synopsys/syn/libraries/syn/standard.sldb'
  Loading link library 'NangateOpenCellLibrary'
  Loading link library 'gtech'
Running PRESTO HDLC
Presto compilation completed successfully.
Elaborated 1 design.
Current design is now 'net_64_33_9_10_16_8'.
Information: Building the design 'layer1_64_33_16_2'. (HDL-193)
Warning:  ./net_64_33_9_10_16_8.sv:138: signed to unsigned conversion occurs. (VER-318)
Warning:  ./net_64_33_9_10_16_8.sv:146: signed to unsigned conversion occurs. (VER-318)

Inferred memory devices in process
	in routine layer1_64_33_16_2 line 120 in file
		'./net_64_33_9_10_16_8.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     y_next_reg      | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
|    conv_done_reg    | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     y_point_reg     | Flip-flop |   6   |  Y  | N  | N  | N  | N  | N  | N  |
|     y_valid_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     y_mem_i_reg     | Flip-flop |   5   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'layer2_32_9_16_3'. (HDL-193)
Warning:  ./net_64_33_9_10_16_8.sv:337: signed to unsigned conversion occurs. (VER-318)
Warning:  ./net_64_33_9_10_16_8.sv:345: signed to unsigned conversion occurs. (VER-318)

Inferred memory devices in process
	in routine layer2_32_9_16_3 line 319 in file
		'./net_64_33_9_10_16_8.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     y_next_reg      | Flip-flop |   3   |  Y  | N  | N  | N  | N  | N  | N  |
|    conv_done_reg    | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     y_point_reg     | Flip-flop |   6   |  Y  | N  | N  | N  | N  | N  | N  |
|     y_valid_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     y_mem_i_reg     | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'layer3_24_10_16_3'. (HDL-193)
Warning:  ./net_64_33_9_10_16_8.sv:512: signed to unsigned conversion occurs. (VER-318)
Warning:  ./net_64_33_9_10_16_8.sv:520: signed to unsigned conversion occurs. (VER-318)

Inferred memory devices in process
	in routine layer3_24_10_16_3 line 494 in file
		'./net_64_33_9_10_16_8.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     y_next_reg      | Flip-flop |   3   |  Y  | N  | N  | N  | N  | N  | N  |
|    conv_done_reg    | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     y_point_reg     | Flip-flop |   5   |  Y  | N  | N  | N  | N  | N  | N  |
|     y_valid_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     y_mem_i_reg     | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'control' instantiated from design 'layer1_64_33_16_2' with
	the parameters "16,64,33,16". (HDL-193)
Warning:  ./net_64_33_9_10_16_8.sv:653: signed to unsigned conversion occurs. (VER-318)

Inferred memory devices in process
	in routine control_ADDR_WIDTH16_X_LEN_IN64_F_LEN_IN33_OFFSET16 line 600 in file
		'./net_64_33_9_10_16_8.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      idle_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|    clear_acc_reg    | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     en_acc_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     y_valid_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
| point_calc_done_reg | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
| next_clear_acc_reg  | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|    y_counter_reg    | Flip-flop |   6   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine control_ADDR_WIDTH16_X_LEN_IN64_F_LEN_IN33_OFFSET16 line 642 in file
		'./net_64_33_9_10_16_8.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     x_ready_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     wr_en_x_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|    x_counter_reg    | Flip-flop |   6   |  Y  | N  | N  | N  | N  | N  | N  |
|    x_loaded_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     addr_x_reg      | Flip-flop |   6   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine control_ADDR_WIDTH16_X_LEN_IN64_F_LEN_IN33_OFFSET16 line 680 in file
		'./net_64_33_9_10_16_8.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     addr_f_reg      | Flip-flop |   7   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'layer1_64_33_16_2_f_rom'. (HDL-193)
Warning:  ./net_64_33_9_10_16_8.sv:163: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_64_33_9_10_16_8.sv:166: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_64_33_9_10_16_8.sv:172: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_64_33_9_10_16_8.sv:173: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_64_33_9_10_16_8.sv:174: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_64_33_9_10_16_8.sv:176: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_64_33_9_10_16_8.sv:177: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_64_33_9_10_16_8.sv:179: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_64_33_9_10_16_8.sv:183: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_64_33_9_10_16_8.sv:186: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_64_33_9_10_16_8.sv:187: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_64_33_9_10_16_8.sv:189: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_64_33_9_10_16_8.sv:193: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_64_33_9_10_16_8.sv:195: unsigned to signed assignment occurs. (VER-318)

Statistics for case statements in always block at line 161 in file
	'./net_64_33_9_10_16_8.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           162            |     no/auto      |
===============================================

Inferred memory devices in process
	in routine layer1_64_33_16_2_f_rom line 161 in file
		'./net_64_33_9_10_16_8.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        z_reg        | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'memory' instantiated from design 'layer1_64_33_16_2' with
	the parameters "16,64". (HDL-193)

Inferred memory devices in process
	in routine memory_WIDTH16_SIZE64 line 562 in file
		'./net_64_33_9_10_16_8.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    data_out_reg     | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
====================================================================
|     block name/line       | Inputs | Outputs | # sel inputs | MB |
====================================================================
| memory_WIDTH16_SIZE64/563 |   64   |   16    |      6       | N  |
====================================================================
Presto compilation completed successfully.
Information: Building the design 'memory' instantiated from design 'layer1_64_33_16_2' with
	the parameters "16,16". (HDL-193)

Inferred memory devices in process
	in routine memory_WIDTH16_SIZE16 line 562 in file
		'./net_64_33_9_10_16_8.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    data_out_reg     | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
====================================================================
|     block name/line       | Inputs | Outputs | # sel inputs | MB |
====================================================================
| memory_WIDTH16_SIZE16/563 |   16   |   16    |      4       | N  |
====================================================================
Presto compilation completed successfully.
Information: Building the design 'mac' instantiated from design 'layer1_64_33_16_2' with
	the parameters "16,16". (HDL-193)

Inferred memory devices in process
	in routine mac_WIDTH16_OUT_WIDTH16 line 751 in file
		'./net_64_33_9_10_16_8.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     mult_in_reg     | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|    valid_out_reg    | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|        f_reg        | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|      a_in_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|      b_in_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|  correct_mult_reg   | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|    enable_f_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'control' instantiated from design 'layer2_32_9_16_3' with
	the parameters "16,32,9,8". (HDL-193)
Warning:  ./net_64_33_9_10_16_8.sv:653: signed to unsigned conversion occurs. (VER-318)

Inferred memory devices in process
	in routine control_ADDR_WIDTH16_X_LEN_IN32_F_LEN_IN9_OFFSET8 line 600 in file
		'./net_64_33_9_10_16_8.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      idle_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|    clear_acc_reg    | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     en_acc_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     y_valid_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
| point_calc_done_reg | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
| next_clear_acc_reg  | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|    y_counter_reg    | Flip-flop |   6   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine control_ADDR_WIDTH16_X_LEN_IN32_F_LEN_IN9_OFFSET8 line 642 in file
		'./net_64_33_9_10_16_8.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     x_ready_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     wr_en_x_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|    x_counter_reg    | Flip-flop |   5   |  Y  | N  | N  | N  | N  | N  | N  |
|    x_loaded_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     addr_x_reg      | Flip-flop |   5   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine control_ADDR_WIDTH16_X_LEN_IN32_F_LEN_IN9_OFFSET8 line 680 in file
		'./net_64_33_9_10_16_8.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     addr_f_reg      | Flip-flop |   5   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'layer2_32_9_16_3_f_rom'. (HDL-193)
Warning:  ./net_64_33_9_10_16_8.sv:363: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_64_33_9_10_16_8.sv:366: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_64_33_9_10_16_8.sv:368: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_64_33_9_10_16_8.sv:369: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_64_33_9_10_16_8.sv:370: unsigned to signed assignment occurs. (VER-318)

Statistics for case statements in always block at line 360 in file
	'./net_64_33_9_10_16_8.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           361            |     no/auto      |
===============================================

Inferred memory devices in process
	in routine layer2_32_9_16_3_f_rom line 360 in file
		'./net_64_33_9_10_16_8.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        z_reg        | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'memory' instantiated from design 'layer2_32_9_16_3' with
	the parameters "16,32". (HDL-193)

Inferred memory devices in process
	in routine memory_WIDTH16_SIZE32 line 562 in file
		'./net_64_33_9_10_16_8.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    data_out_reg     | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
====================================================================
|     block name/line       | Inputs | Outputs | # sel inputs | MB |
====================================================================
| memory_WIDTH16_SIZE32/563 |   32   |   16    |      5       | N  |
====================================================================
Presto compilation completed successfully.
Information: Building the design 'memory' instantiated from design 'layer2_32_9_16_3' with
	the parameters "16,8". (HDL-193)

Inferred memory devices in process
	in routine memory_WIDTH16_SIZE8 line 562 in file
		'./net_64_33_9_10_16_8.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    data_out_reg     | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
===================================================================
|     block name/line      | Inputs | Outputs | # sel inputs | MB |
===================================================================
| memory_WIDTH16_SIZE8/563 |   8    |   16    |      3       | N  |
===================================================================
Presto compilation completed successfully.
Information: Building the design 'control' instantiated from design 'layer3_24_10_16_3' with
	the parameters "16,24,10,5". (HDL-193)
Warning:  ./net_64_33_9_10_16_8.sv:653: signed to unsigned conversion occurs. (VER-318)

Inferred memory devices in process
	in routine control_ADDR_WIDTH16_X_LEN_IN24_F_LEN_IN10_OFFSET5 line 600 in file
		'./net_64_33_9_10_16_8.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      idle_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|    clear_acc_reg    | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     en_acc_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     y_valid_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
| point_calc_done_reg | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
| next_clear_acc_reg  | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|    y_counter_reg    | Flip-flop |   5   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine control_ADDR_WIDTH16_X_LEN_IN24_F_LEN_IN10_OFFSET5 line 642 in file
		'./net_64_33_9_10_16_8.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     x_ready_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     wr_en_x_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|    x_counter_reg    | Flip-flop |   5   |  Y  | N  | N  | N  | N  | N  | N  |
|    x_loaded_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     addr_x_reg      | Flip-flop |   5   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine control_ADDR_WIDTH16_X_LEN_IN24_F_LEN_IN10_OFFSET5 line 680 in file
		'./net_64_33_9_10_16_8.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     addr_f_reg      | Flip-flop |   5   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'layer3_24_10_16_3_f_rom'. (HDL-193)
Warning:  ./net_64_33_9_10_16_8.sv:538: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_64_33_9_10_16_8.sv:539: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_64_33_9_10_16_8.sv:541: unsigned to signed assignment occurs. (VER-318)

Statistics for case statements in always block at line 535 in file
	'./net_64_33_9_10_16_8.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           536            |     no/auto      |
===============================================

Inferred memory devices in process
	in routine layer3_24_10_16_3_f_rom line 535 in file
		'./net_64_33_9_10_16_8.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        z_reg        | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'memory' instantiated from design 'layer3_24_10_16_3' with
	the parameters "16,24". (HDL-193)

Inferred memory devices in process
	in routine memory_WIDTH16_SIZE24 line 562 in file
		'./net_64_33_9_10_16_8.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    data_out_reg     | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'memory' instantiated from design 'layer3_24_10_16_3' with
	the parameters "16,5". (HDL-193)

Inferred memory devices in process
	in routine memory_WIDTH16_SIZE5 line 562 in file
		'./net_64_33_9_10_16_8.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    data_out_reg     | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
1
###### CLOCKS AND PORTS #######
set CLK_PORT [get_ports $CLK_NAME]
{clk}
set TMP1 [remove_from_collection [all_inputs] $CLK_PORT]
{reset x_data[15] x_data[14] x_data[13] x_data[12] x_data[11] x_data[10] x_data[9] x_data[8] x_data[7] x_data[6] x_data[5] x_data[4] x_data[3] x_data[2] x_data[1] x_data[0] x_valid y_ready}
set INPUTS [remove_from_collection $TMP1 $RST_NAME]
{x_data[15] x_data[14] x_data[13] x_data[12] x_data[11] x_data[10] x_data[9] x_data[8] x_data[7] x_data[6] x_data[5] x_data[4] x_data[3] x_data[2] x_data[1] x_data[0] x_valid y_ready}
create_clock -period $CLK_PERIOD [get_ports clk]
1
# set delay for inputs to be 0.2ns
set_input_delay 0.2 -max -clock clk $INPUTS
1
set_output_delay 0.2 -max -clock clk [all_outputs]
1
###### OPTIMIZATION #######
set_max_area 0 
1
###### RUN #####
compile_ultra
Information: Performing power optimization. (PWR-850)
Alib files are up-to-date.
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library  |         Version         | Available |
============================================================================
| Basic DW Building Blocks           | J-2014.09-DWBB_201409.5.2 |   *     |
| Licensed DW Building Blocks        | J-2014.09-DWBB_201409.5.2 |   *     |
============================================================================

Information: Sequential output inversion is enabled.  SVF file must be used for formal verification. (OPT-1208)

Information: There are 48 potential problems in your design. Please run 'check_design' for more information. (LINT-99)


Loaded alib file './alib-52/NangateOpenCellLibrary_typical.db.alib'
  Building model 'DW01_NAND2'
Information: Ungrouping hierarchy genLayer1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer2 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer3 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer1/ctrl before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer1/mem_f before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer1/genblk1[0].mem_y before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer1/genblk1[0].mac before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer1/genblk1[1].mem_y before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer1/genblk1[1].mac before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer2/ctrl before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer2/mem_f before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer2/genblk1[0].mem_x before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer2/genblk1[0].mem_y before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer2/genblk1[0].mac before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer2/genblk1[1].mem_x before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer2/genblk1[1].mem_y before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer2/genblk1[1].mac before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer2/genblk1[2].mem_x before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer2/genblk1[2].mem_y before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer2/genblk1[2].mac before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer3/ctrl before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer3/mem_f before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer3/genblk1[0].mem_x before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer3/genblk1[0].mem_y before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer3/genblk1[0].mac before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer3/genblk1[1].mem_x before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer3/genblk1[1].mem_y before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer3/genblk1[1].mac before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer3/genblk1[2].mem_x before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer3/genblk1[2].mem_y before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer3/genblk1[2].mac before Pass 1 (OPT-776)
Information: Ungrouping 31 of 34 hierarchies before Pass 1 (OPT-775)
Information: State dependent leakage is now switched from on to off.

  Beginning Pass 1 Mapping
  ------------------------
  Processing 'net_64_33_9_10_16_8'
Information: Added key list 'DesignWare' to design 'net_64_33_9_10_16_8'. (DDB-72)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer1/mem_f/z_reg[14]' is removed because it is merged to 'genLayer1/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer1/mem_f/z_reg[13]' is removed because it is merged to 'genLayer1/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer1/mem_f/z_reg[12]' is removed because it is merged to 'genLayer1/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer1/mem_f/z_reg[11]' is removed because it is merged to 'genLayer1/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer1/mem_f/z_reg[10]' is removed because it is merged to 'genLayer1/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer1/mem_f/z_reg[9]' is removed because it is merged to 'genLayer1/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer1/mem_f/z_reg[8]' is removed because it is merged to 'genLayer1/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer1/mem_f/z_reg[7]' is removed because it is merged to 'genLayer1/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer1/mem_f/z_reg[6]' is removed because it is merged to 'genLayer1/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer1/mem_f/z_reg[5]' is removed because it is merged to 'genLayer1/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer1/mem_f/z_reg[4]' is removed because it is merged to 'genLayer1/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer1/mem_f/z_reg[3]' is removed because it is merged to 'genLayer1/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer2/mem_f/z_reg[14]' is removed because it is merged to 'genLayer2/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer2/mem_f/z_reg[13]' is removed because it is merged to 'genLayer2/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer2/mem_f/z_reg[12]' is removed because it is merged to 'genLayer2/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer2/mem_f/z_reg[11]' is removed because it is merged to 'genLayer2/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer2/mem_f/z_reg[10]' is removed because it is merged to 'genLayer2/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer2/mem_f/z_reg[9]' is removed because it is merged to 'genLayer2/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer2/mem_f/z_reg[8]' is removed because it is merged to 'genLayer2/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer2/mem_f/z_reg[7]' is removed because it is merged to 'genLayer2/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer2/mem_f/z_reg[6]' is removed because it is merged to 'genLayer2/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer2/mem_f/z_reg[5]' is removed because it is merged to 'genLayer2/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer2/mem_f/z_reg[4]' is removed because it is merged to 'genLayer2/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer2/mem_f/z_reg[3]' is removed because it is merged to 'genLayer2/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer3/mem_f/z_reg[14]' is removed because it is merged to 'genLayer3/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer3/mem_f/z_reg[13]' is removed because it is merged to 'genLayer3/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer3/mem_f/z_reg[12]' is removed because it is merged to 'genLayer3/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer3/mem_f/z_reg[11]' is removed because it is merged to 'genLayer3/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer3/mem_f/z_reg[10]' is removed because it is merged to 'genLayer3/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer3/mem_f/z_reg[9]' is removed because it is merged to 'genLayer3/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer3/mem_f/z_reg[8]' is removed because it is merged to 'genLayer3/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer3/mem_f/z_reg[7]' is removed because it is merged to 'genLayer3/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer3/mem_f/z_reg[6]' is removed because it is merged to 'genLayer3/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer3/mem_f/z_reg[5]' is removed because it is merged to 'genLayer3/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer3/mem_f/z_reg[4]' is removed because it is merged to 'genLayer3/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer3/mem_f/z_reg[3]' is removed because it is merged to 'genLayer3/mem_f/z_reg[15]'. (OPT-1215)
 Implement Synthetic for 'net_64_33_9_10_16_8'.
  Processing 'memory_WIDTH16_SIZE64_0'
 Implement Synthetic for 'memory_WIDTH16_SIZE64_0'.

  Updating timing information
Information: Updating design information... (UID-85)
Information: The register 'genLayer1/y_next_reg[1]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[0].mem_y/mem_reg[15][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[0].mem_y/mem_reg[13][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[0].mem_y/mem_reg[11][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[0].mem_y/mem_reg[9][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[0].mem_y/mem_reg[14][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[0].mem_y/mem_reg[12][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[0].mem_y/mem_reg[10][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[0].mem_y/mem_reg[8][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[0].mem_y/mem_reg[7][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[0].mem_y/mem_reg[5][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[0].mem_y/mem_reg[3][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[0].mem_y/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[0].mem_y/mem_reg[6][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[0].mem_y/mem_reg[4][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[0].mem_y/mem_reg[2][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[0].mem_y/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[1].mem_y/mem_reg[15][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[1].mem_y/mem_reg[13][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[1].mem_y/mem_reg[11][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[1].mem_y/mem_reg[9][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[1].mem_y/mem_reg[14][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[1].mem_y/mem_reg[12][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[1].mem_y/mem_reg[10][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[1].mem_y/mem_reg[8][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[1].mem_y/mem_reg[7][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[1].mem_y/mem_reg[5][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[1].mem_y/mem_reg[3][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[1].mem_y/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[1].mem_y/mem_reg[6][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[1].mem_y/mem_reg[4][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[1].mem_y/mem_reg[2][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[1].mem_y/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_y/mem_reg[7][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_y/mem_reg[3][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_y/mem_reg[5][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_y/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_y/mem_reg[6][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_y/mem_reg[4][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_y/mem_reg[2][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_y/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_y/mem_reg[7][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_y/mem_reg[3][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_y/mem_reg[5][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_y/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_y/mem_reg[6][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_y/mem_reg[4][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_y/mem_reg[2][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_y/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_y/mem_reg[7][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_y/mem_reg[3][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_y/mem_reg[5][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_y/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_y/mem_reg[6][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_y/mem_reg[4][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_y/mem_reg[2][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_y/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_y/mem_reg[3][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_y/mem_reg[2][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_y/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_y/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_y/mem_reg[4][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_y/mem_reg[3][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_y/mem_reg[2][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_y/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_y/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_y/mem_reg[4][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_y/mem_reg[3][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_y/mem_reg[2][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_y/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_y/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_y/mem_reg[4][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_y/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_y/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_y/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_y/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_y/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_y/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[1].mem_y/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[0].mem_y/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer1/genblk1[1].mac/correct_mult_reg' is removed because it is merged to 'genLayer1/genblk1[0].mac/correct_mult_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer2/genblk1[1].mac/correct_mult_reg' is removed because it is merged to 'genLayer2/genblk1[0].mac/correct_mult_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer2/genblk1[2].mac/correct_mult_reg' is removed because it is merged to 'genLayer2/genblk1[0].mac/correct_mult_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer3/genblk1[1].mac/correct_mult_reg' is removed because it is merged to 'genLayer3/genblk1[2].mac/correct_mult_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer3/genblk1[0].mac/correct_mult_reg' is removed because it is merged to 'genLayer3/genblk1[2].mac/correct_mult_reg'. (OPT-1215)

  Beginning Mapping Optimizations  (Ultra High effort)
  -------------------------------
Information: The register 'genLayer1/y_mem_i_reg[4]' will be removed. (OPT-1207)
  Mapping Optimization (Phase 1)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer1/genblk1[0].mac/enable_f_reg' is removed because it is merged to 'genLayer1/genblk1[1].mac/enable_f_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer2/genblk1[1].mac/enable_f_reg' is removed because it is merged to 'genLayer2/genblk1[2].mac/enable_f_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer2/genblk1[0].mac/enable_f_reg' is removed because it is merged to 'genLayer2/genblk1[2].mac/enable_f_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer3/genblk1[1].mac/enable_f_reg' is removed because it is merged to 'genLayer3/genblk1[2].mac/enable_f_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer3/genblk1[0].mac/enable_f_reg' is removed because it is merged to 'genLayer3/genblk1[2].mac/enable_f_reg'. (OPT-1215)
Information: The register 'genLayer3/ctrl/addr_f_reg[4]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/y_point_reg[5]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/ctrl/addr_f_reg[6]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/ctrl/addr_f_reg[4]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[2][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[3][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[4][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[5][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[6][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[7][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[8][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[9][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[10][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[11][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[12][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[13][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[14][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[15][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[16][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[17][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[18][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[19][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[20][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[21][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[22][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[23][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[24][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[25][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[26][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[27][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[28][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[29][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[30][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[31][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[24][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[24][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[25][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[25][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[26][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[26][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[27][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[27][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[28][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[28][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[29][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[29][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[30][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[30][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[31][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[31][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[2][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[2][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[3][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[3][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[4][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[4][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[5][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[5][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[6][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[6][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[7][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[7][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[8][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[8][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[9][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[9][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[10][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[10][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[11][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[11][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[12][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[12][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[13][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[13][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[14][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[14][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[15][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[15][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[16][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[16][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[17][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[17][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[18][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[18][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[19][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[19][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[20][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[20][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[21][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[21][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[22][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[22][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[23][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[23][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/mem_reg[2][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/mem_reg[4][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/mem_reg[6][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/mem_reg[3][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/mem_reg[5][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/mem_reg[7][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/mem_reg[8][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/mem_reg[10][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/mem_reg[12][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/mem_reg[14][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/mem_reg[9][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/mem_reg[11][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/mem_reg[13][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/mem_reg[15][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/mem_reg[16][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/mem_reg[18][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/mem_reg[20][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/mem_reg[22][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/mem_reg[17][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/mem_reg[19][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/mem_reg[21][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/mem_reg[23][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mac/a_in_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/mem_reg[8][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/mem_reg[10][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/mem_reg[12][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/mem_reg[14][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/mem_reg[9][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/mem_reg[11][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/mem_reg[13][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/mem_reg[15][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/mem_reg[16][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/mem_reg[18][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/mem_reg[20][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/mem_reg[22][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/mem_reg[17][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/mem_reg[19][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/mem_reg[21][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/mem_reg[23][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/mem_reg[2][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/mem_reg[4][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/mem_reg[6][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/mem_reg[3][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/mem_reg[5][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/mem_reg[7][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mac/a_in_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/mem_reg[2][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/mem_reg[4][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/mem_reg[6][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/mem_reg[3][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/mem_reg[5][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/mem_reg[7][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/mem_reg[8][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/mem_reg[9][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/mem_reg[10][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/mem_reg[11][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/mem_reg[12][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/mem_reg[13][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/mem_reg[14][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/mem_reg[15][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/mem_reg[16][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/mem_reg[18][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/mem_reg[20][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/mem_reg[22][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/mem_reg[17][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/mem_reg[19][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/mem_reg[21][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/mem_reg[23][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mac/a_in_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mac/a_in_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mac/a_in_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mac/a_in_reg[15]' is a constant and will be removed. (OPT-1206)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer3/genblk1[1].mac/valid_out_reg' is removed because it is merged to 'genLayer3/genblk1[2].mac/valid_out_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer3/genblk1[0].mac/valid_out_reg' is removed because it is merged to 'genLayer3/genblk1[2].mac/valid_out_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer2/genblk1[1].mac/valid_out_reg' is removed because it is merged to 'genLayer2/genblk1[2].mac/valid_out_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer2/genblk1[0].mac/valid_out_reg' is removed because it is merged to 'genLayer2/genblk1[2].mac/valid_out_reg'. (OPT-1215)

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:01:08   66199.4      0.66      86.2    3416.0                           1425620.7500
    0:01:08   66199.4      0.66      86.2    3416.0                           1425620.7500
    0:01:08   66199.4      0.66      86.2    3416.0                           1425620.7500
    0:01:08   66191.2      0.64      85.5    3416.0                           1425175.7500
  Re-synthesis Optimization (Phase 1)
  Re-synthesis Optimization (Phase 2)
  Global Optimization (Phase 1)
  Global Optimization (Phase 2)
  Global Optimization (Phase 3)
  Global Optimization (Phase 4)
  Global Optimization (Phase 5)
  Global Optimization (Phase 6)
  Global Optimization (Phase 7)
  Global Optimization (Phase 8)
  Global Optimization (Phase 9)
  Global Optimization (Phase 10)
  Global Optimization (Phase 11)
  Global Optimization (Phase 12)
  Global Optimization (Phase 13)
  Global Optimization (Phase 14)
  Global Optimization (Phase 15)
  Global Optimization (Phase 16)
  Global Optimization (Phase 17)
  Global Optimization (Phase 18)
  Global Optimization (Phase 19)
  Global Optimization (Phase 20)
  Global Optimization (Phase 21)
  Global Optimization (Phase 22)
  Global Optimization (Phase 23)
  Global Optimization (Phase 24)
  Global Optimization (Phase 25)
  Global Optimization (Phase 26)
  Global Optimization (Phase 27)
  Global Optimization (Phase 28)
  Global Optimization (Phase 29)
  Global Optimization (Phase 30)
  Global Optimization (Phase 31)
    0:01:37   61479.8      0.00       0.0     100.4                           1261313.5000



  Beginning Delay Optimization Phase
  ----------------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:01:37   61479.8      0.00       0.0     100.4                           1261313.5000
    0:01:37   61479.8      0.00       0.0     100.4                           1261313.5000
    0:01:39   61332.4      0.00       0.0      64.1                           1251507.0000
    0:01:39   61332.4      0.00       0.0      64.1                           1251507.0000
    0:01:39   61332.4      0.00       0.0      64.1                           1251507.0000
    0:01:39   61332.4      0.00       0.0      64.1                           1251507.0000
    0:01:39   61332.4      0.00       0.0      64.1                           1251507.0000
    0:01:39   61332.4      0.00       0.0      64.1                           1251507.0000
    0:01:39   61332.4      0.00       0.0      64.1                           1251507.0000
    0:01:39   61332.4      0.00       0.0      64.1                           1251507.0000
    0:01:39   61332.4      0.00       0.0      64.1                           1251507.0000
    0:01:39   61332.4      0.00       0.0      64.1                           1251507.0000
    0:01:39   61332.4      0.00       0.0      64.1                           1251507.0000

  Beginning Delay Optimization
  ----------------------------
    0:01:39   61332.4      0.00       0.0      64.1                           1251507.0000
    0:01:39   61332.4      0.00       0.0      64.1                           1251507.0000
    0:01:39   61332.4      0.00       0.0      64.1                           1251507.0000
    0:01:39   61332.4      0.00       0.0      64.1                           1251507.0000
    0:01:39   61332.4      0.00       0.0      64.1                           1251507.0000
    0:01:39   61332.4      0.00       0.0      64.1                           1251507.0000
    0:01:39   61332.4      0.00       0.0      64.1                           1251507.0000
    0:01:39   61332.4      0.00       0.0      64.1                           1251507.0000


  Beginning Design Rule Fixing  (max_capacitance)
  ----------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:01:39   61332.4      0.00       0.0      64.1                           1251507.0000
  Global Optimization (Phase 32)
  Global Optimization (Phase 33)
  Global Optimization (Phase 34)
    0:01:40   61336.1      0.00       0.0      51.1                           1252239.7500
    0:01:40   61336.1      0.00       0.0      51.1                           1252239.7500

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:01:40   61336.1      0.00       0.0      51.1                           1252239.7500
    0:01:41   61259.5      0.00       0.0      54.3                           1250050.3750


  Beginning Leakage Power Optimization  (max_leakage_power 0)
  ------------------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:01:50   61043.0      0.00       0.0      54.3                           1245073.5000
  Global Optimization (Phase 35)
  Global Optimization (Phase 36)
  Global Optimization (Phase 37)
  Global Optimization (Phase 38)
  Global Optimization (Phase 39)
  Global Optimization (Phase 40)
  Global Optimization (Phase 41)
  Global Optimization (Phase 42)
  Global Optimization (Phase 43)
  Global Optimization (Phase 44)
  Global Optimization (Phase 45)
  Global Optimization (Phase 46)
  Global Optimization (Phase 47)
  Global Optimization (Phase 48)
    0:01:53   60633.4      0.00       0.0       0.0                           1230902.8750
    0:01:53   60633.4      0.00       0.0       0.0                           1230902.8750
    0:01:53   60633.4      0.00       0.0       0.0                           1230902.8750
    0:01:54   60626.2      0.00       0.0       0.0                           1230246.1250
    0:01:54   60626.2      0.00       0.0       0.0                           1230246.1250
    0:01:54   60626.2      0.00       0.0       0.0                           1230246.1250
    0:01:54   60626.2      0.00       0.0       0.0                           1230246.1250
    0:01:54   60626.2      0.00       0.0       0.0                           1230246.1250
    0:01:54   60626.2      0.00       0.0       0.0                           1230246.1250
    0:01:54   60626.2      0.00       0.0       0.0                           1230246.1250
    0:01:54   60626.2      0.00       0.0       0.0                           1230246.1250
    0:01:54   60626.2      0.00       0.0       0.0                           1230246.1250
    0:01:54   60626.2      0.00       0.0       0.0                           1230246.1250
    0:01:54   60626.2      0.00       0.0       0.0                           1230246.1250
    0:01:54   60626.2      0.00       0.0       0.0                           1230246.1250
    0:01:54   60626.2      0.00       0.0       0.0                           1230246.1250
    0:01:54   60626.2      0.00       0.0       0.0                           1230246.1250
    0:01:54   60626.2      0.00       0.0       0.0                           1230246.1250
    0:01:54   60626.2      0.00       0.0       0.0                           1230246.1250
    0:01:54   60626.2      0.00       0.0       0.0                           1230246.1250
    0:01:54   60626.2      0.00       0.0       0.0                           1230246.1250
    0:01:54   60626.2      0.00       0.0       0.0                           1230246.1250

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:01:56   60626.2      0.00       0.0       0.0                           1230246.1250
    0:01:57   60550.6      0.00       0.0       0.0                           1229133.0000
    0:01:57   60550.9      0.00       0.0       0.0                           1229147.3750
    0:01:57   60550.9      0.00       0.0       0.0                           1229147.3750
    0:01:59   60549.3      0.00       0.0       0.0                           1228703.5000
    0:02:00   60512.1      0.00       0.0       0.0                           1227608.0000
    0:02:00   60512.1      0.00       0.0       0.0                           1227608.0000
    0:02:01   60499.3      0.00       0.0       0.0                           1227034.8750
Loading db file '/home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Warning: Design 'net_64_33_9_10_16_8' contains 1 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
     Net 'genLayer1/genblk1[0].mem_x/clk': 6529 load(s), 1 driver(s)
Information: State dependent leakage is now switched from off to on.
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
1
report_area
 
****************************************
Report : area
Design : net_64_33_9_10_16_8
Version: J-2014.09-SP5-2
Date   : Fri Dec  3 13:21:24 2021
****************************************

Information: Updating design information... (UID-85)
Warning: Design 'net_64_33_9_10_16_8' contains 1 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
Library(s) Used:

    NangateOpenCellLibrary (File: /home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db)

Number of ports:                           38
Number of nets:                         27015
Number of cells:                        21245
Number of combinational cells:          16794
Number of sequential cells:              4449
Number of macros/black boxes:               0
Number of buf/inv:                       1029
Number of references:                      48

Combinational area:              30963.996457
Buf/Inv area:                     1809.066014
Noncombinational area:           29535.308930
Macro/Black Box area:                0.000000
Net Interconnect area:      undefined  (Wire load has zero net area)

Total cell area:                 60499.305387
Total area:                 undefined
1
report_power
 
****************************************
Report : power
        -analysis_effort low
Design : net_64_33_9_10_16_8
Version: J-2014.09-SP5-2
Date   : Fri Dec  3 13:21:25 2021
****************************************


Library(s) Used:

    NangateOpenCellLibrary (File: /home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db)


Operating Conditions: typical   Library: NangateOpenCellLibrary
Wire Load Model Mode: top

Design        Wire Load Model            Library
------------------------------------------------
net_64_33_9_10_16_8    5K_hvratio_1_1    NangateOpenCellLibrary


Global Operating Voltage = 1.1  
Power-specific unit information :
    Voltage Units = 1V
    Capacitance Units = 1.000000ff
    Time Units = 1ns
    Dynamic Power Units = 1uW    (derived from V,C,T units)
    Leakage Power Units = 1nW


  Cell Internal Power  =  24.1948 mW   (99%)
  Net Switching Power  = 173.4345 uW    (1%)
                         ---------
Total Dynamic Power    =  24.3682 mW  (100%)

Cell Leakage Power     =   1.2371 mW


                 Internal         Switching           Leakage            Total
Power Group      Power            Power               Power              Power   (   %    )  Attrs
--------------------------------------------------------------------------------------------------
io_pad             0.0000            0.0000            0.0000            0.0000  (   0.00%)
memory             0.0000            0.0000            0.0000            0.0000  (   0.00%)
black_box          0.0000            0.0000            0.0000            0.0000  (   0.00%)
clock_network      0.0000            0.0000            0.0000            0.0000  (   0.00%)
register       2.4119e+04           24.4841        5.1211e+05        2.4655e+04  (  96.29%)
sequential         0.0000            0.0000            0.0000            0.0000  (   0.00%)
combinational     75.9352          148.9491        7.2500e+05          949.8907  (   3.71%)
--------------------------------------------------------------------------------------------------
Total          2.4194e+04 uW       173.4332 uW     1.2371e+06 nW     2.5605e+04 uW
1
report_timing
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : net_64_33_9_10_16_8
Version: J-2014.09-SP5-2
Date   : Fri Dec  3 13:21:25 2021
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: typical   Library: NangateOpenCellLibrary
Wire Load Model Mode: top

  Startpoint: genLayer3/genblk1[1].mac/b_in_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: genLayer3/genblk1[1].mac/mult_in_reg[0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  net_64_33_9_10_16_8
                     5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  genLayer3/genblk1[1].mac/b_in_reg[1]/CK (DFF_X1)        0.00 #     0.00 r
  genLayer3/genblk1[1].mac/b_in_reg[1]/Q (DFF_X1)         0.20       0.20 r
  U21015/ZN (XNOR2_X2)                                    0.16       0.36 f
  U21016/ZN (NAND2_X1)                                    0.16       0.52 r
  U21067/ZN (OAI22_X1)                                    0.06       0.58 f
  U21090/CO (FA_X1)                                       0.11       0.70 f
  U21114/S (FA_X1)                                        0.14       0.84 r
  U21116/S (FA_X1)                                        0.12       0.96 f
  U21314/CO (FA_X1)                                       0.10       1.06 f
  U21546/ZN (OR2_X1)                                      0.06       1.12 f
  U21557/ZN (XNOR2_X1)                                    0.06       1.18 f
  U21558/ZN (NOR2_X1)                                     0.05       1.23 r
  U21567/ZN (OAI21_X1)                                    0.03       1.27 f
  U21568/ZN (AOI21_X1)                                    0.05       1.32 r
  U21574/ZN (OAI211_X1)                                   0.04       1.36 f
  U21591/ZN (OAI21_X1)                                    0.04       1.40 r
  U21598/ZN (NAND2_X1)                                    0.03       1.43 f
  U21600/ZN (NOR2_X1)                                     0.04       1.46 r
  U21601/ZN (NAND2_X1)                                    0.03       1.49 f
  U21603/ZN (AOI21_X1)                                    0.05       1.55 r
  U21604/ZN (AND2_X2)                                     0.09       1.63 r
  U21608/ZN (NAND2_X1)                                    0.04       1.68 f
  U21609/ZN (NAND2_X1)                                    0.03       1.70 r
  genLayer3/genblk1[1].mac/mult_in_reg[0]/D (DFF_X1)      0.01       1.71 r
  data arrival time                                                  1.71

  clock clk (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  genLayer3/genblk1[1].mac/mult_in_reg[0]/CK (DFF_X1)     0.00       1.75 r
  library setup time                                     -0.04       1.71
  data required time                                                 1.71
  --------------------------------------------------------------------------
  data required time                                                 1.71
  data arrival time                                                 -1.71
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


1
write -f verilog $TOP_MOD_NAME -output gates.v -hierarchy
Writing verilog file '/home/home5/aalgewaththa/ese507work/proj3/part3/hdl/gates.v'.
Warning: Verilog 'assign' or 'tran' statements are written out. (VO-4)
1
quit

Thank you...

                      Design Compiler Graphical
                            DC Ultra (TM)
                             DFTMAX (TM)
                         Power Compiler (TM)
                           DesignWare (R)
                           DC Expert (TM)
                         Design Vision (TM)
                          HDL Compiler (TM)
                         VHDL Compiler (TM)
                            DFT Compiler
                        Library Compiler (TM)
                         Design Compiler(R)

         Version J-2014.09-SP5-2 for RHEL64 -- Jul 11, 2015
               Copyright (c) 1988-2015 Synopsys, Inc.

This software and the associated documentation are confidential and 
proprietary to Synopsys, Inc. Your use or disclosure of this software 
is subject to the terms and conditions of a written license agreement 
between you, or your company, and Synopsys, Inc.

Initializing...
##############################################
# Setup: fill out the following parameters: name of clock signal, clock period (ns),
# reset signal name (if used), name of top-level module, name of source file
set CLK_NAME "clk";
clk
set CLK_PERIOD 1.8
1.8
set RST_NAME "reset";
reset
set TOP_MOD_NAME net_64_33_9_10_16_8
net_64_33_9_10_16_8
set SRC_FILE net_64_33_9_10_16_8.sv
net_64_33_9_10_16_8.sv
# If you have multiple source files, change the line above to list them all like this:
# set SRC_FILE net_64_33_9_10_16_8.sv
###############################################
source setupdc.tcl
NangateOpenCellLibrary_typical.db dw_foundation.sldb
file mkdir work_synth
# optimize FSMs
set fsm_auto_inferring "true"; 
true
set fsm_enable_state_minimization "true";
true
define_design_lib WORK -path work_synth
1
analyze $SRC_FILE -format sverilog
Running PRESTO HDLC
Searching for ./net_64_33_9_10_16_8.sv
Compiling source file ./net_64_33_9_10_16_8.sv
Presto compilation completed successfully.
Loading db file '/home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db'
Loading db file '/usr/local/synopsys/syn/libraries/syn/dw_foundation.sldb'
1
elaborate -work WORK $TOP_MOD_NAME
Loading db file '/usr/local/synopsys/syn/libraries/syn/gtech.db'
Loading db file '/usr/local/synopsys/syn/libraries/syn/standard.sldb'
  Loading link library 'NangateOpenCellLibrary'
  Loading link library 'gtech'
Running PRESTO HDLC
Presto compilation completed successfully.
Elaborated 1 design.
Current design is now 'net_64_33_9_10_16_8'.
Information: Building the design 'layer1_64_33_16_2'. (HDL-193)
Warning:  ./net_64_33_9_10_16_8.sv:138: signed to unsigned conversion occurs. (VER-318)
Warning:  ./net_64_33_9_10_16_8.sv:146: signed to unsigned conversion occurs. (VER-318)

Inferred memory devices in process
	in routine layer1_64_33_16_2 line 120 in file
		'./net_64_33_9_10_16_8.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     y_next_reg      | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
|    conv_done_reg    | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     y_point_reg     | Flip-flop |   6   |  Y  | N  | N  | N  | N  | N  | N  |
|     y_valid_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     y_mem_i_reg     | Flip-flop |   5   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'layer2_32_9_16_3'. (HDL-193)
Warning:  ./net_64_33_9_10_16_8.sv:337: signed to unsigned conversion occurs. (VER-318)
Warning:  ./net_64_33_9_10_16_8.sv:345: signed to unsigned conversion occurs. (VER-318)

Inferred memory devices in process
	in routine layer2_32_9_16_3 line 319 in file
		'./net_64_33_9_10_16_8.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     y_next_reg      | Flip-flop |   3   |  Y  | N  | N  | N  | N  | N  | N  |
|    conv_done_reg    | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     y_point_reg     | Flip-flop |   6   |  Y  | N  | N  | N  | N  | N  | N  |
|     y_valid_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     y_mem_i_reg     | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'layer3_24_10_16_3'. (HDL-193)
Warning:  ./net_64_33_9_10_16_8.sv:512: signed to unsigned conversion occurs. (VER-318)
Warning:  ./net_64_33_9_10_16_8.sv:520: signed to unsigned conversion occurs. (VER-318)

Inferred memory devices in process
	in routine layer3_24_10_16_3 line 494 in file
		'./net_64_33_9_10_16_8.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     y_next_reg      | Flip-flop |   3   |  Y  | N  | N  | N  | N  | N  | N  |
|    conv_done_reg    | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     y_point_reg     | Flip-flop |   5   |  Y  | N  | N  | N  | N  | N  | N  |
|     y_valid_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     y_mem_i_reg     | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'control' instantiated from design 'layer1_64_33_16_2' with
	the parameters "16,64,33,16". (HDL-193)
Warning:  ./net_64_33_9_10_16_8.sv:653: signed to unsigned conversion occurs. (VER-318)

Inferred memory devices in process
	in routine control_ADDR_WIDTH16_X_LEN_IN64_F_LEN_IN33_OFFSET16 line 600 in file
		'./net_64_33_9_10_16_8.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      idle_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|    clear_acc_reg    | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     en_acc_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     y_valid_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
| point_calc_done_reg | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
| next_clear_acc_reg  | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|    y_counter_reg    | Flip-flop |   6   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine control_ADDR_WIDTH16_X_LEN_IN64_F_LEN_IN33_OFFSET16 line 642 in file
		'./net_64_33_9_10_16_8.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     x_ready_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     wr_en_x_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|    x_counter_reg    | Flip-flop |   6   |  Y  | N  | N  | N  | N  | N  | N  |
|    x_loaded_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     addr_x_reg      | Flip-flop |   6   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine control_ADDR_WIDTH16_X_LEN_IN64_F_LEN_IN33_OFFSET16 line 680 in file
		'./net_64_33_9_10_16_8.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     addr_f_reg      | Flip-flop |   7   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'layer1_64_33_16_2_f_rom'. (HDL-193)
Warning:  ./net_64_33_9_10_16_8.sv:163: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_64_33_9_10_16_8.sv:166: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_64_33_9_10_16_8.sv:172: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_64_33_9_10_16_8.sv:173: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_64_33_9_10_16_8.sv:174: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_64_33_9_10_16_8.sv:176: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_64_33_9_10_16_8.sv:177: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_64_33_9_10_16_8.sv:179: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_64_33_9_10_16_8.sv:183: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_64_33_9_10_16_8.sv:186: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_64_33_9_10_16_8.sv:187: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_64_33_9_10_16_8.sv:189: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_64_33_9_10_16_8.sv:193: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_64_33_9_10_16_8.sv:195: unsigned to signed assignment occurs. (VER-318)

Statistics for case statements in always block at line 161 in file
	'./net_64_33_9_10_16_8.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           162            |     no/auto      |
===============================================

Inferred memory devices in process
	in routine layer1_64_33_16_2_f_rom line 161 in file
		'./net_64_33_9_10_16_8.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        z_reg        | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'memory' instantiated from design 'layer1_64_33_16_2' with
	the parameters "16,64". (HDL-193)

Inferred memory devices in process
	in routine memory_WIDTH16_SIZE64 line 562 in file
		'./net_64_33_9_10_16_8.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    data_out_reg     | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
====================================================================
|     block name/line       | Inputs | Outputs | # sel inputs | MB |
====================================================================
| memory_WIDTH16_SIZE64/563 |   64   |   16    |      6       | N  |
====================================================================
Presto compilation completed successfully.
Information: Building the design 'memory' instantiated from design 'layer1_64_33_16_2' with
	the parameters "16,16". (HDL-193)

Inferred memory devices in process
	in routine memory_WIDTH16_SIZE16 line 562 in file
		'./net_64_33_9_10_16_8.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    data_out_reg     | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
====================================================================
|     block name/line       | Inputs | Outputs | # sel inputs | MB |
====================================================================
| memory_WIDTH16_SIZE16/563 |   16   |   16    |      4       | N  |
====================================================================
Presto compilation completed successfully.
Information: Building the design 'mac' instantiated from design 'layer1_64_33_16_2' with
	the parameters "16,16". (HDL-193)

Inferred memory devices in process
	in routine mac_WIDTH16_OUT_WIDTH16 line 751 in file
		'./net_64_33_9_10_16_8.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     mult_in_reg     | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|    valid_out_reg    | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|        f_reg        | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|      a_in_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|      b_in_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|  correct_mult_reg   | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|    enable_f_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'control' instantiated from design 'layer2_32_9_16_3' with
	the parameters "16,32,9,8". (HDL-193)
Warning:  ./net_64_33_9_10_16_8.sv:653: signed to unsigned conversion occurs. (VER-318)

Inferred memory devices in process
	in routine control_ADDR_WIDTH16_X_LEN_IN32_F_LEN_IN9_OFFSET8 line 600 in file
		'./net_64_33_9_10_16_8.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      idle_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|    clear_acc_reg    | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     en_acc_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     y_valid_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
| point_calc_done_reg | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
| next_clear_acc_reg  | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|    y_counter_reg    | Flip-flop |   6   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine control_ADDR_WIDTH16_X_LEN_IN32_F_LEN_IN9_OFFSET8 line 642 in file
		'./net_64_33_9_10_16_8.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     x_ready_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     wr_en_x_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|    x_counter_reg    | Flip-flop |   5   |  Y  | N  | N  | N  | N  | N  | N  |
|    x_loaded_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     addr_x_reg      | Flip-flop |   5   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine control_ADDR_WIDTH16_X_LEN_IN32_F_LEN_IN9_OFFSET8 line 680 in file
		'./net_64_33_9_10_16_8.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     addr_f_reg      | Flip-flop |   5   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'layer2_32_9_16_3_f_rom'. (HDL-193)
Warning:  ./net_64_33_9_10_16_8.sv:363: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_64_33_9_10_16_8.sv:366: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_64_33_9_10_16_8.sv:368: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_64_33_9_10_16_8.sv:369: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_64_33_9_10_16_8.sv:370: unsigned to signed assignment occurs. (VER-318)

Statistics for case statements in always block at line 360 in file
	'./net_64_33_9_10_16_8.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           361            |     no/auto      |
===============================================

Inferred memory devices in process
	in routine layer2_32_9_16_3_f_rom line 360 in file
		'./net_64_33_9_10_16_8.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        z_reg        | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'memory' instantiated from design 'layer2_32_9_16_3' with
	the parameters "16,32". (HDL-193)

Inferred memory devices in process
	in routine memory_WIDTH16_SIZE32 line 562 in file
		'./net_64_33_9_10_16_8.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    data_out_reg     | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
====================================================================
|     block name/line       | Inputs | Outputs | # sel inputs | MB |
====================================================================
| memory_WIDTH16_SIZE32/563 |   32   |   16    |      5       | N  |
====================================================================
Presto compilation completed successfully.
Information: Building the design 'memory' instantiated from design 'layer2_32_9_16_3' with
	the parameters "16,8". (HDL-193)

Inferred memory devices in process
	in routine memory_WIDTH16_SIZE8 line 562 in file
		'./net_64_33_9_10_16_8.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    data_out_reg     | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
===================================================================
|     block name/line      | Inputs | Outputs | # sel inputs | MB |
===================================================================
| memory_WIDTH16_SIZE8/563 |   8    |   16    |      3       | N  |
===================================================================
Presto compilation completed successfully.
Information: Building the design 'control' instantiated from design 'layer3_24_10_16_3' with
	the parameters "16,24,10,5". (HDL-193)
Warning:  ./net_64_33_9_10_16_8.sv:653: signed to unsigned conversion occurs. (VER-318)

Inferred memory devices in process
	in routine control_ADDR_WIDTH16_X_LEN_IN24_F_LEN_IN10_OFFSET5 line 600 in file
		'./net_64_33_9_10_16_8.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      idle_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|    clear_acc_reg    | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     en_acc_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     y_valid_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
| point_calc_done_reg | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
| next_clear_acc_reg  | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|    y_counter_reg    | Flip-flop |   5   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine control_ADDR_WIDTH16_X_LEN_IN24_F_LEN_IN10_OFFSET5 line 642 in file
		'./net_64_33_9_10_16_8.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     x_ready_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     wr_en_x_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|    x_counter_reg    | Flip-flop |   5   |  Y  | N  | N  | N  | N  | N  | N  |
|    x_loaded_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     addr_x_reg      | Flip-flop |   5   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine control_ADDR_WIDTH16_X_LEN_IN24_F_LEN_IN10_OFFSET5 line 680 in file
		'./net_64_33_9_10_16_8.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     addr_f_reg      | Flip-flop |   5   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'layer3_24_10_16_3_f_rom'. (HDL-193)
Warning:  ./net_64_33_9_10_16_8.sv:538: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_64_33_9_10_16_8.sv:539: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_64_33_9_10_16_8.sv:541: unsigned to signed assignment occurs. (VER-318)

Statistics for case statements in always block at line 535 in file
	'./net_64_33_9_10_16_8.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           536            |     no/auto      |
===============================================

Inferred memory devices in process
	in routine layer3_24_10_16_3_f_rom line 535 in file
		'./net_64_33_9_10_16_8.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        z_reg        | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'memory' instantiated from design 'layer3_24_10_16_3' with
	the parameters "16,24". (HDL-193)

Inferred memory devices in process
	in routine memory_WIDTH16_SIZE24 line 562 in file
		'./net_64_33_9_10_16_8.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    data_out_reg     | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'memory' instantiated from design 'layer3_24_10_16_3' with
	the parameters "16,5". (HDL-193)

Inferred memory devices in process
	in routine memory_WIDTH16_SIZE5 line 562 in file
		'./net_64_33_9_10_16_8.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    data_out_reg     | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
1
###### CLOCKS AND PORTS #######
set CLK_PORT [get_ports $CLK_NAME]
{clk}
set TMP1 [remove_from_collection [all_inputs] $CLK_PORT]
{reset x_data[15] x_data[14] x_data[13] x_data[12] x_data[11] x_data[10] x_data[9] x_data[8] x_data[7] x_data[6] x_data[5] x_data[4] x_data[3] x_data[2] x_data[1] x_data[0] x_valid y_ready}
set INPUTS [remove_from_collection $TMP1 $RST_NAME]
{x_data[15] x_data[14] x_data[13] x_data[12] x_data[11] x_data[10] x_data[9] x_data[8] x_data[7] x_data[6] x_data[5] x_data[4] x_data[3] x_data[2] x_data[1] x_data[0] x_valid y_ready}
create_clock -period $CLK_PERIOD [get_ports clk]
1
# set delay for inputs to be 0.2ns
set_input_delay 0.2 -max -clock clk $INPUTS
1
set_output_delay 0.2 -max -clock clk [all_outputs]
1
###### OPTIMIZATION #######
set_max_area 0 
1
###### RUN #####
compile_ultra
Information: Performing power optimization. (PWR-850)
Alib files are up-to-date.
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library  |         Version         | Available |
============================================================================
| Basic DW Building Blocks           | J-2014.09-DWBB_201409.5.2 |   *     |
| Licensed DW Building Blocks        | J-2014.09-DWBB_201409.5.2 |   *     |
============================================================================

Information: Sequential output inversion is enabled.  SVF file must be used for formal verification. (OPT-1208)

Information: There are 48 potential problems in your design. Please run 'check_design' for more information. (LINT-99)


Loaded alib file './alib-52/NangateOpenCellLibrary_typical.db.alib'
  Building model 'DW01_NAND2'
Information: Ungrouping hierarchy genLayer1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer2 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer3 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer1/ctrl before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer1/mem_f before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer1/genblk1[0].mem_y before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer1/genblk1[0].mac before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer1/genblk1[1].mem_y before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer1/genblk1[1].mac before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer2/ctrl before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer2/mem_f before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer2/genblk1[0].mem_x before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer2/genblk1[0].mem_y before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer2/genblk1[0].mac before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer2/genblk1[1].mem_x before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer2/genblk1[1].mem_y before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer2/genblk1[1].mac before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer2/genblk1[2].mem_x before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer2/genblk1[2].mem_y before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer2/genblk1[2].mac before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer3/ctrl before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer3/mem_f before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer3/genblk1[0].mem_x before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer3/genblk1[0].mem_y before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer3/genblk1[0].mac before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer3/genblk1[1].mem_x before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer3/genblk1[1].mem_y before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer3/genblk1[1].mac before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer3/genblk1[2].mem_x before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer3/genblk1[2].mem_y before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer3/genblk1[2].mac before Pass 1 (OPT-776)
Information: Ungrouping 31 of 34 hierarchies before Pass 1 (OPT-775)
Information: State dependent leakage is now switched from on to off.

  Beginning Pass 1 Mapping
  ------------------------
  Processing 'net_64_33_9_10_16_8'
Information: Added key list 'DesignWare' to design 'net_64_33_9_10_16_8'. (DDB-72)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer1/mem_f/z_reg[14]' is removed because it is merged to 'genLayer1/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer1/mem_f/z_reg[13]' is removed because it is merged to 'genLayer1/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer1/mem_f/z_reg[12]' is removed because it is merged to 'genLayer1/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer1/mem_f/z_reg[11]' is removed because it is merged to 'genLayer1/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer1/mem_f/z_reg[10]' is removed because it is merged to 'genLayer1/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer1/mem_f/z_reg[9]' is removed because it is merged to 'genLayer1/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer1/mem_f/z_reg[8]' is removed because it is merged to 'genLayer1/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer1/mem_f/z_reg[7]' is removed because it is merged to 'genLayer1/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer1/mem_f/z_reg[6]' is removed because it is merged to 'genLayer1/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer1/mem_f/z_reg[5]' is removed because it is merged to 'genLayer1/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer1/mem_f/z_reg[4]' is removed because it is merged to 'genLayer1/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer1/mem_f/z_reg[3]' is removed because it is merged to 'genLayer1/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer2/mem_f/z_reg[14]' is removed because it is merged to 'genLayer2/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer2/mem_f/z_reg[13]' is removed because it is merged to 'genLayer2/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer2/mem_f/z_reg[12]' is removed because it is merged to 'genLayer2/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer2/mem_f/z_reg[11]' is removed because it is merged to 'genLayer2/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer2/mem_f/z_reg[10]' is removed because it is merged to 'genLayer2/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer2/mem_f/z_reg[9]' is removed because it is merged to 'genLayer2/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer2/mem_f/z_reg[8]' is removed because it is merged to 'genLayer2/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer2/mem_f/z_reg[7]' is removed because it is merged to 'genLayer2/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer2/mem_f/z_reg[6]' is removed because it is merged to 'genLayer2/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer2/mem_f/z_reg[5]' is removed because it is merged to 'genLayer2/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer2/mem_f/z_reg[4]' is removed because it is merged to 'genLayer2/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer2/mem_f/z_reg[3]' is removed because it is merged to 'genLayer2/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer3/mem_f/z_reg[14]' is removed because it is merged to 'genLayer3/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer3/mem_f/z_reg[13]' is removed because it is merged to 'genLayer3/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer3/mem_f/z_reg[12]' is removed because it is merged to 'genLayer3/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer3/mem_f/z_reg[11]' is removed because it is merged to 'genLayer3/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer3/mem_f/z_reg[10]' is removed because it is merged to 'genLayer3/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer3/mem_f/z_reg[9]' is removed because it is merged to 'genLayer3/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer3/mem_f/z_reg[8]' is removed because it is merged to 'genLayer3/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer3/mem_f/z_reg[7]' is removed because it is merged to 'genLayer3/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer3/mem_f/z_reg[6]' is removed because it is merged to 'genLayer3/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer3/mem_f/z_reg[5]' is removed because it is merged to 'genLayer3/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer3/mem_f/z_reg[4]' is removed because it is merged to 'genLayer3/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer3/mem_f/z_reg[3]' is removed because it is merged to 'genLayer3/mem_f/z_reg[15]'. (OPT-1215)
 Implement Synthetic for 'net_64_33_9_10_16_8'.
  Processing 'memory_WIDTH16_SIZE64_0'
 Implement Synthetic for 'memory_WIDTH16_SIZE64_0'.

  Updating timing information
Information: Updating design information... (UID-85)
Information: The register 'genLayer1/y_next_reg[1]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[0].mem_y/mem_reg[15][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[0].mem_y/mem_reg[13][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[0].mem_y/mem_reg[11][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[0].mem_y/mem_reg[9][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[0].mem_y/mem_reg[14][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[0].mem_y/mem_reg[12][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[0].mem_y/mem_reg[10][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[0].mem_y/mem_reg[8][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[0].mem_y/mem_reg[7][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[0].mem_y/mem_reg[5][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[0].mem_y/mem_reg[3][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[0].mem_y/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[0].mem_y/mem_reg[6][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[0].mem_y/mem_reg[4][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[0].mem_y/mem_reg[2][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[0].mem_y/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[1].mem_y/mem_reg[15][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[1].mem_y/mem_reg[13][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[1].mem_y/mem_reg[11][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[1].mem_y/mem_reg[9][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[1].mem_y/mem_reg[14][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[1].mem_y/mem_reg[12][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[1].mem_y/mem_reg[10][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[1].mem_y/mem_reg[8][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[1].mem_y/mem_reg[7][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[1].mem_y/mem_reg[5][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[1].mem_y/mem_reg[3][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[1].mem_y/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[1].mem_y/mem_reg[6][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[1].mem_y/mem_reg[4][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[1].mem_y/mem_reg[2][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[1].mem_y/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_y/mem_reg[7][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_y/mem_reg[3][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_y/mem_reg[5][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_y/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_y/mem_reg[6][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_y/mem_reg[4][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_y/mem_reg[2][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_y/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_y/mem_reg[7][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_y/mem_reg[3][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_y/mem_reg[5][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_y/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_y/mem_reg[6][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_y/mem_reg[4][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_y/mem_reg[2][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_y/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_y/mem_reg[7][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_y/mem_reg[3][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_y/mem_reg[5][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_y/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_y/mem_reg[6][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_y/mem_reg[4][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_y/mem_reg[2][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_y/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_y/mem_reg[3][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_y/mem_reg[2][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_y/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_y/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_y/mem_reg[4][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_y/mem_reg[3][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_y/mem_reg[2][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_y/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_y/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_y/mem_reg[4][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_y/mem_reg[3][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_y/mem_reg[2][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_y/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_y/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_y/mem_reg[4][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_y/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_y/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_y/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_y/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_y/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_y/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[1].mem_y/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[0].mem_y/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer1/genblk1[1].mac/correct_mult_reg' is removed because it is merged to 'genLayer1/genblk1[0].mac/correct_mult_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer2/genblk1[1].mac/correct_mult_reg' is removed because it is merged to 'genLayer2/genblk1[0].mac/correct_mult_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer2/genblk1[2].mac/correct_mult_reg' is removed because it is merged to 'genLayer2/genblk1[0].mac/correct_mult_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer3/genblk1[1].mac/correct_mult_reg' is removed because it is merged to 'genLayer3/genblk1[2].mac/correct_mult_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_8', the register 'genLayer3/genblk1[0].mac/correct_mult_reg' is removed because it is merged to 'genLayer3/genblk1[2].mac/correct_mult_reg'. (OPT-1215)

  Beginning Mapping Optimizations  (Ultra High effort)
  -------------------------------
Information: The register 'genLayer1/y_mem_i_reg[4]' will be removed. (OPT-1207)

Information: Ignoring interrupt signal since design is being mapped.
             One more interrupt will abort optimization without
             transferring the design... (INT-7)

Information: Aborting optimization without transferring the design... (INT-8)

Information: Process terminated by interrupt. (INT-4)
