<?xml version="1.0" encoding="UTF-8"?>
<spirit:component xmlns:xilinx="http://www.xilinx.com" xmlns:spirit="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance">
  <spirit:vendor>elsys-design.com</spirit:vendor>
  <spirit:library>customized_ip</spirit:library>
  <spirit:name>design_IMU_AXI_IP_IMU_0_0</spirit:name>
  <spirit:version>1.0</spirit:version>
  <spirit:busInterfaces>
    <spirit:busInterface>
      <spirit:name>S00_AXI</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="aximm" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="aximm_rtl" spirit:version="1.0"/>
      <spirit:slave>
        <spirit:memoryMapRef spirit:memoryMapRef="S00_AXI"/>
      </spirit:slave>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWADDR</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_awaddr</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWPROT</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_awprot</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_awvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_awready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_wdata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WSTRB</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_wstrb</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_wvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_wready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BRESP</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_bresp</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_bvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_bready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARADDR</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_araddr</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARPROT</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_arprot</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_arvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_arready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_rdata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RRESP</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_rresp</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_rvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_rready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>WIZ_DATA_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:id="BUSIFPARAM_VALUE.S00_AXI.WIZ_DATA_WIDTH" spirit:choiceRef="choice_list_6fc15197">32</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>WIZ_NUM_REG</spirit:name>
          <spirit:value spirit:format="long" spirit:id="BUSIFPARAM_VALUE.S00_AXI.WIZ_NUM_REG" spirit:minimum="4" spirit:maximum="512" spirit:rangeType="long">6</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>SUPPORTS_NARROW_BURST</spirit:name>
          <spirit:value spirit:format="long" spirit:id="BUSIFPARAM_VALUE.S00_AXI.SUPPORTS_NARROW_BURST" spirit:choiceRef="choice_pairs_ce1226b1">0</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>DATA_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.DATA_WIDTH">32</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>PROTOCOL</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.PROTOCOL">AXI4LITE</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>FREQ_HZ</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.FREQ_HZ">50000000</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ID_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.ID_WIDTH">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ADDR_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.ADDR_WIDTH">5</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>AWUSER_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.AWUSER_WIDTH">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ARUSER_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.ARUSER_WIDTH">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>WUSER_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.WUSER_WIDTH">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>RUSER_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.RUSER_WIDTH">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>BUSER_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.BUSER_WIDTH">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>READ_WRITE_MODE</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.READ_WRITE_MODE">READ_WRITE</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_BURST</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.HAS_BURST">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_LOCK</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.HAS_LOCK">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_PROT</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.HAS_PROT">1</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_CACHE</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.HAS_CACHE">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_QOS</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.HAS_QOS">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_REGION</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.HAS_REGION">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_WSTRB</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.HAS_WSTRB">1</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_BRESP</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.HAS_BRESP">1</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_RRESP</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.HAS_RRESP">1</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>NUM_READ_OUTSTANDING</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.NUM_READ_OUTSTANDING">8</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>NUM_WRITE_OUTSTANDING</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.NUM_WRITE_OUTSTANDING">8</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>MAX_BURST_LENGTH</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.MAX_BURST_LENGTH">1</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>PHASE</spirit:name>
          <spirit:value spirit:format="float" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.PHASE">0.000</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>CLK_DOMAIN</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.CLK_DOMAIN">design_IMU_AXI_processing_system7_0_0_FCLK_CLK0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>NUM_READ_THREADS</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.NUM_READ_THREADS">4</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>NUM_WRITE_THREADS</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.NUM_WRITE_THREADS">4</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>RUSER_BITS_PER_BYTE</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.RUSER_BITS_PER_BYTE">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>WUSER_BITS_PER_BYTE</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.WUSER_BITS_PER_BYTE">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>INSERT_VIP</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="BUSIFPARAM_VALUE.S00_AXI.INSERT_VIP">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>simulation.rtl</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>S00_AXI_RST</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_aresetn</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>POLARITY</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.S00_AXI_RST.POLARITY" spirit:choiceRef="choice_list_9d8b0d81">ACTIVE_LOW</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>INSERT_VIP</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="BUSIFPARAM_VALUE.S00_AXI_RST.INSERT_VIP">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>simulation.rtl</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>S00_AXI_CLK</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CLK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_aclk</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_BUSIF</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.S00_AXI_CLK.ASSOCIATED_BUSIF">S00_AXI</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_RESET</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.S00_AXI_CLK.ASSOCIATED_RESET">s00_axi_aresetn</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>FREQ_HZ</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI_CLK.FREQ_HZ">50000000</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>FREQ_TOLERANCE_HZ</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI_CLK.FREQ_TOLERANCE_HZ">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>PHASE</spirit:name>
          <spirit:value spirit:format="float" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI_CLK.PHASE">0.000</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>CLK_DOMAIN</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI_CLK.CLK_DOMAIN">design_IMU_AXI_processing_system7_0_0_FCLK_CLK0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>INSERT_VIP</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="BUSIFPARAM_VALUE.S00_AXI_CLK.INSERT_VIP">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>simulation.rtl</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
  </spirit:busInterfaces>
  <spirit:memoryMaps>
    <spirit:memoryMap>
      <spirit:name>S00_AXI</spirit:name>
      <spirit:addressBlock>
        <spirit:name>S00_AXI_reg</spirit:name>
        <spirit:baseAddress spirit:format="long" spirit:resolve="user">0</spirit:baseAddress>
        <spirit:range spirit:format="long">4096</spirit:range>
        <spirit:width spirit:format="long">32</spirit:width>
        <spirit:usage>register</spirit:usage>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>OFFSET_BASE_PARAM</spirit:name>
            <spirit:value spirit:id="ADDRBLOCKPARAM_VALUE.S00_AXI.S00_AXI_REG.OFFSET_BASE_PARAM">C_S00_AXI_BASEADDR</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>OFFSET_HIGH_PARAM</spirit:name>
            <spirit:value spirit:id="ADDRBLOCKPARAM_VALUE.S00_AXI.S00_AXI_REG.OFFSET_HIGH_PARAM">C_S00_AXI_HIGHADDR</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:addressBlock>
    </spirit:memoryMap>
  </spirit:memoryMaps>
  <spirit:model>
    <spirit:views>
      <spirit:view>
        <spirit:name>xilinx_vhdlsynthesis</spirit:name>
        <spirit:displayName>VHDL Synthesis</spirit:displayName>
        <spirit:envIdentifier>vhdlSource:vivado.xilinx.com:synthesis</spirit:envIdentifier>
        <spirit:language>vhdl</spirit:language>
        <spirit:modelName>IP_IMU_v1_0</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_vhdlsynthesis_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>GENtimestamp</spirit:name>
            <spirit:value>Wed Jul 20 10:02:10 UTC 2022</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:1bd9e1b3</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_synthesisconstraints</spirit:name>
        <spirit:displayName>Synthesis Constraints</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:synthesis.constraints</spirit:envIdentifier>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:1bd9e1b3</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_vhdlsynthesiswrapper</spirit:name>
        <spirit:displayName>VHDL Synthesis Wrapper</spirit:displayName>
        <spirit:envIdentifier>vhdlSource:vivado.xilinx.com:synthesis.wrapper</spirit:envIdentifier>
        <spirit:language>vhdl</spirit:language>
        <spirit:modelName>design_IMU_AXI_IP_IMU_0_0</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_vhdlsynthesiswrapper_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>GENtimestamp</spirit:name>
            <spirit:value>Wed Jul 20 10:02:10 UTC 2022</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:1bd9e1b3</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_vhdlbehavioralsimulation</spirit:name>
        <spirit:displayName>VHDL Simulation</spirit:displayName>
        <spirit:envIdentifier>vhdlSource:vivado.xilinx.com:simulation</spirit:envIdentifier>
        <spirit:language>vhdl</spirit:language>
        <spirit:modelName>IP_IMU_v1_0</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_vhdlbehavioralsimulation_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>GENtimestamp</spirit:name>
            <spirit:value>Wed Jul 20 10:02:10 UTC 2022</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:eab6e678</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_vhdlsimulationwrapper</spirit:name>
        <spirit:displayName>VHDL Simulation Wrapper</spirit:displayName>
        <spirit:envIdentifier>vhdlSource:vivado.xilinx.com:simulation.wrapper</spirit:envIdentifier>
        <spirit:language>vhdl</spirit:language>
        <spirit:modelName>design_IMU_AXI_IP_IMU_0_0</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_vhdlsimulationwrapper_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>GENtimestamp</spirit:name>
            <spirit:value>Wed Jul 20 10:02:10 UTC 2022</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:eab6e678</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_externalfiles</spirit:name>
        <spirit:displayName>External Files</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:external.files</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_externalfiles_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>GENtimestamp</spirit:name>
            <spirit:value>Wed Jul 20 10:03:05 UTC 2022</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:1bd9e1b3</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
    </spirit:views>
    <spirit:ports>
      <spirit:port>
        <spirit:name>ack_err_i2c</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>data_ri2c</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">7</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>addr_i2c</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">6</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>data_wi2c</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">7</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>ena_i2c</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>rw_i2c</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>busy_i2c</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>flag_data_i2c</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>pulse_1ms</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_aclk</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_aresetn</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_awaddr</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_ADDR_WIDTH&apos;)) - 1)">4</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_awprot</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">2</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_awvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_awready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_wdata</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_DATA_WIDTH&apos;)) - 1)">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_wstrb</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="((spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_DATA_WIDTH&apos;)) / 8) - 1)">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_wvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_wready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_bresp</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_bvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_bready</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_araddr</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_ADDR_WIDTH&apos;)) - 1)">4</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_arprot</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">2</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_arvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_arready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_rdata</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_DATA_WIDTH&apos;)) - 1)">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_rresp</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_rvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_rready</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
    </spirit:ports>
    <spirit:modelParameters>
      <spirit:modelParameter xsi:type="spirit:nameValueTypeType" spirit:dataType="integer">
        <spirit:name>C_S00_AXI_DATA_WIDTH</spirit:name>
        <spirit:displayName>C S00 AXI DATA WIDTH</spirit:displayName>
        <spirit:description>Width of S_AXI data bus</spirit:description>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_S00_AXI_DATA_WIDTH" spirit:order="3" spirit:rangeType="long">32</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>C_S00_AXI_ADDR_WIDTH</spirit:name>
        <spirit:displayName>C S00 AXI ADDR WIDTH</spirit:displayName>
        <spirit:description>Width of S_AXI address bus</spirit:description>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_S00_AXI_ADDR_WIDTH" spirit:order="4" spirit:rangeType="long">5</spirit:value>
      </spirit:modelParameter>
    </spirit:modelParameters>
  </spirit:model>
  <spirit:choices>
    <spirit:choice>
      <spirit:name>choice_list_6fc15197</spirit:name>
      <spirit:enumeration>32</spirit:enumeration>
    </spirit:choice>
    <spirit:choice>
      <spirit:name>choice_list_9d8b0d81</spirit:name>
      <spirit:enumeration>ACTIVE_HIGH</spirit:enumeration>
      <spirit:enumeration>ACTIVE_LOW</spirit:enumeration>
    </spirit:choice>
    <spirit:choice>
      <spirit:name>choice_pairs_ce1226b1</spirit:name>
      <spirit:enumeration spirit:text="true">1</spirit:enumeration>
      <spirit:enumeration spirit:text="false">0</spirit:enumeration>
    </spirit:choice>
  </spirit:choices>
  <spirit:fileSets>
    <spirit:fileSet>
      <spirit:name>xilinx_vhdlsynthesis_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>../../ipshared/418e/src/package_IMU_AXI.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>robot</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/418e/src/IMU_AXI.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/418e/hdl/IP_IMU_v1_0_S00_AXI.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/418e/hdl/IP_IMU_v1_0.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_vhdlsynthesiswrapper_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>synth/design_IMU_AXI_IP_IMU_0_0.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_vhdlbehavioralsimulation_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>../../ipshared/418e/src/package_IMU_AXI.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>robot</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/418e/src/IMU_AXI.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/418e/hdl/IP_IMU_v1_0_S00_AXI.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/418e/hdl/IP_IMU_v1_0.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_vhdlsimulationwrapper_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>sim/design_IMU_AXI_IP_IMU_0_0.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_externalfiles_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>design_IMU_AXI_IP_IMU_0_0.dcp</spirit:name>
        <spirit:userFileType>dcp</spirit:userFileType>
        <spirit:userFileType>USED_IN_implementation</spirit:userFileType>
        <spirit:userFileType>USED_IN_synthesis</spirit:userFileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>design_IMU_AXI_IP_IMU_0_0_stub.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:userFileType>USED_IN_synth_blackbox_stub</spirit:userFileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>design_IMU_AXI_IP_IMU_0_0_stub.vhdl</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>USED_IN_synth_blackbox_stub</spirit:userFileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>design_IMU_AXI_IP_IMU_0_0_sim_netlist.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:userFileType>USED_IN_simulation</spirit:userFileType>
        <spirit:userFileType>USED_IN_single_language</spirit:userFileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>design_IMU_AXI_IP_IMU_0_0_sim_netlist.vhdl</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>USED_IN_simulation</spirit:userFileType>
        <spirit:userFileType>USED_IN_single_language</spirit:userFileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
    </spirit:fileSet>
  </spirit:fileSets>
  <spirit:description>Cette IP permet de lire rgulirement les valeurs de l&apos;imu, et permet au soft d&apos;y avoir accs</spirit:description>
  <spirit:parameters>
    <spirit:parameter>
      <spirit:name>C_S00_AXI_DATA_WIDTH</spirit:name>
      <spirit:displayName>C S00 AXI DATA WIDTH</spirit:displayName>
      <spirit:description>Width of S_AXI data bus</spirit:description>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S00_AXI_DATA_WIDTH" spirit:choiceRef="choice_list_6fc15197" spirit:order="3">32</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_S00_AXI_DATA_WIDTH">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_S00_AXI_ADDR_WIDTH</spirit:name>
      <spirit:displayName>C S00 AXI ADDR WIDTH</spirit:displayName>
      <spirit:description>Width of S_AXI address bus</spirit:description>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S00_AXI_ADDR_WIDTH" spirit:order="4" spirit:rangeType="long">5</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_S00_AXI_ADDR_WIDTH">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_S00_AXI_BASEADDR</spirit:name>
      <spirit:displayName>C S00 AXI BASEADDR</spirit:displayName>
      <spirit:value spirit:format="bitString" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S00_AXI_BASEADDR" spirit:order="5" spirit:bitStringLength="32">0xFFFFFFFF</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_S00_AXI_BASEADDR">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_S00_AXI_HIGHADDR</spirit:name>
      <spirit:displayName>C S00 AXI HIGHADDR</spirit:displayName>
      <spirit:value spirit:format="bitString" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S00_AXI_HIGHADDR" spirit:order="6" spirit:bitStringLength="32">0x00000000</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_S00_AXI_HIGHADDR">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>Component_Name</spirit:name>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.Component_Name" spirit:order="1">design_IMU_AXI_IP_IMU_0_0</spirit:value>
    </spirit:parameter>
  </spirit:parameters>
  <spirit:vendorExtensions>
    <xilinx:coreExtensions>
      <xilinx:displayName>IP_IMU_v1.0</xilinx:displayName>
      <xilinx:coreRevision>19</xilinx:coreRevision>
      <xilinx:tags>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@79092bc8_ARCHIVE_LOCATION">d:/projets/2020_2/project_IMU/IP_IMU_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3f770224_ARCHIVE_LOCATION">d:/projets/2020_2/project_IMU/IP_IMU_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1a2a1662_ARCHIVE_LOCATION">d:/projets/2020_2/project_IMU/IP_IMU_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@17dd0afe_ARCHIVE_LOCATION">d:/projets/2020_2/project_IMU/IP_IMU_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@469cfe79_ARCHIVE_LOCATION">d:/projets/2020_2/project_IMU/IP_IMU_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@279fc6f0_ARCHIVE_LOCATION">d:/projets/2020_2/project_IMU/IP_IMU_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@8be9696_ARCHIVE_LOCATION">d:/projets/2020_2/project_IMU/IP_IMU_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6760dc5e_ARCHIVE_LOCATION">d:/projets/2020_2/project_IMU/IP_IMU_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@467d175e_ARCHIVE_LOCATION">d:/projets/2020_2/project_IMU/IP_IMU_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@18a136a6_ARCHIVE_LOCATION">d:/projets/2020_2/project_IMU/IP_IMU_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6634780d_ARCHIVE_LOCATION">d:/projets/2020_2/project_IMU/IP_IMU_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1cc36c3d_ARCHIVE_LOCATION">d:/projets/2020_2/project_IMU/IP_IMU_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2c4bae84_ARCHIVE_LOCATION">d:/projets/2020_2/project_IMU/IP_IMU_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4f5c7132_ARCHIVE_LOCATION">d:/projets/2020_2/project_IMU/IP_IMU_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4880f086_ARCHIVE_LOCATION">d:/projets/2020_2/project_IMU/IP_IMU_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@12e975a1_ARCHIVE_LOCATION">d:/projets/2020_2/project_IMU/IP_IMU_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3712786c_ARCHIVE_LOCATION">d:/projets/2020_2/project_IMU/IP_IMU_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@67c10629_ARCHIVE_LOCATION">d:/projets/2020_2/project_IMU/IP_IMU_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@55c5d8b5_ARCHIVE_LOCATION">d:/projets/2020_2/project_IMU/IP_IMU_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@69a4845_ARCHIVE_LOCATION">d:/projets/2020_2/project_IMU/IP_IMU_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@26312e69_ARCHIVE_LOCATION">d:/projets/2020_2/project_IMU/IP_IMU_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@501f22c6_ARCHIVE_LOCATION">d:/projets/2020_2/project_IMU/IP_IMU_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@666ffca0_ARCHIVE_LOCATION">d:/projets/2020_2/project_IMU/IP_IMU_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@24e89b98_ARCHIVE_LOCATION">d:/projets/2020_2/project_IMU/IP_IMU_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@35ad709_ARCHIVE_LOCATION">d:/projets/2020_2/project_IMU/IP_IMU_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@16755603_ARCHIVE_LOCATION">d:/projets/2020_2/project_IMU/IP_IMU_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@382516a2_ARCHIVE_LOCATION">d:/projets/2020_2/project_IMU/IP_IMU_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@23563ce3_ARCHIVE_LOCATION">d:/projets/2020_2/project_IMU/IP_IMU_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@55dd0e7_ARCHIVE_LOCATION">d:/projets/2020_2/project_IMU/IP_IMU_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7662c749_ARCHIVE_LOCATION">d:/projets/2020_2/project_IMU/IP_IMU_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5d319491_ARCHIVE_LOCATION">d:/projets/2020_2/project_IMU/IP_IMU_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@da277d7_ARCHIVE_LOCATION">d:/projets/2020_2/project_IMU/IP_IMU_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@15bd8c8e_ARCHIVE_LOCATION">d:/projets/2020_2/project_IMU/IP_IMU_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@74adf429_ARCHIVE_LOCATION">d:/projets/2020_2/project_IMU/IP_IMU_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@c40e1e9_ARCHIVE_LOCATION">d:/projets/2020_2/project_IMU/IP_IMU_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5cf551c9_ARCHIVE_LOCATION">d:/projets/2020_2/project_IMU/IP_IMU_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@18e451ce_ARCHIVE_LOCATION">d:/projets/2020_2/project_IMU/IP_IMU_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1842f017_ARCHIVE_LOCATION">d:/projets/2020_2/project_IMU/IP_IMU_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6e9bc1e3_ARCHIVE_LOCATION">d:/projets/2020_2/project_IMU/IP_IMU_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3ec098c4_ARCHIVE_LOCATION">d:/projets/2020_2/project_IMU/IP_IMU_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6a6b6af5_ARCHIVE_LOCATION">d:/projets/2020_2/project_IMU/IP_IMU_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3fdd4891_ARCHIVE_LOCATION">d:/projets/2020_2/project_IMU/IP_IMU_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@70f2765_ARCHIVE_LOCATION">d:/projets/2020_2/project_IMU/IP_IMU_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1b82ac3e_ARCHIVE_LOCATION">d:/projets/2020_2/project_IMU/IP_IMU_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@60b4e5c1_ARCHIVE_LOCATION">d:/projets/2020_2/project_IMU/IP_IMU_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@ce89d73_ARCHIVE_LOCATION">d:/projets/2020_2/project_IMU/IP_IMU_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@486e0fee_ARCHIVE_LOCATION">d:/projets/2020_2/project_IMU/IP_IMU_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@72ba7616_ARCHIVE_LOCATION">d:/projets/2020_2/project_IMU/IP_IMU_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4da6823f_ARCHIVE_LOCATION">d:/projets/2020_2/project_IMU/IP_IMU_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3a263909_ARCHIVE_LOCATION">d:/projets/2020_2/project_IMU/IP_IMU_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6dc4b40a_ARCHIVE_LOCATION">d:/projets/2020_2/project_IMU/IP_IMU_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@381216c0_ARCHIVE_LOCATION">d:/projets/2020_2/project_IMU/IP_IMU_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@11fe4f04_ARCHIVE_LOCATION">d:/projets/2020_2/project_IMU/IP_IMU_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@d9cfae6_ARCHIVE_LOCATION">d:/projets/2020_2/project_IMU/IP_IMU_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@78df9f9_ARCHIVE_LOCATION">d:/projets/2020_2/project_IMU/IP_IMU_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3fb970d8_ARCHIVE_LOCATION">d:/projets/2020_2/project_IMU/IP_IMU_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@564f8589_ARCHIVE_LOCATION">d:/projets/2020_2/project_IMU/IP_IMU_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5d2a52d0_ARCHIVE_LOCATION">d:/projets/2020_2/project_IMU/IP_IMU_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3b52d4ef_ARCHIVE_LOCATION">d:/projets/2020_2/project_IMU/IP_IMU_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@69ea030a_ARCHIVE_LOCATION">d:/projets/2020_2/project_IMU/IP_IMU_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@47660732_ARCHIVE_LOCATION">d:/projets/2020_2/project_IMU/IP_IMU_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@329e1e82_ARCHIVE_LOCATION">d:/projets/2020_2/project_IMU/IP_IMU_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6995bd4c_ARCHIVE_LOCATION">d:/projets/2020_2/project_IMU/IP_IMU_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@33b4bafd_ARCHIVE_LOCATION">d:/projets/2020_2/project_IMU/IP_IMU_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6c31178f_ARCHIVE_LOCATION">d:/projets/2020_2/project_IMU/IP_IMU_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@40721262_ARCHIVE_LOCATION">d:/projets/2020_2/project_IMU/IP_IMU_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@fcf716e_ARCHIVE_LOCATION">d:/projets/2020_2/project_IMU/IP_IMU_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7ecc18c0_ARCHIVE_LOCATION">d:/projets/2020_2/project_IMU/IP_IMU_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7cabd775_ARCHIVE_LOCATION">d:/projets/2020_2/project_IMU/IP_IMU_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6454e35a_ARCHIVE_LOCATION">d:/projets/2020_2/project_IMU/IP_IMU_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6916868d_ARCHIVE_LOCATION">d:/projets/2020_2/project_IMU/IP_IMU_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@230b1a2c_ARCHIVE_LOCATION">d:/projets/2020_2/project_IMU/IP_IMU_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@768bd4f1_ARCHIVE_LOCATION">d:/projets/2020_2/project_IMU/IP_IMU_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@74619847_ARCHIVE_LOCATION">d:/projets/2020_2/project_IMU/IP_IMU_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5c9bfb87_ARCHIVE_LOCATION">d:/projets/2020_2/project_IMU/IP_IMU_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@425970de_ARCHIVE_LOCATION">d:/projets/2020_2/project_IMU/IP_IMU_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5a301944_ARCHIVE_LOCATION">d:/projets/2020_2/project_IMU/IP_IMU_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4bd35171_ARCHIVE_LOCATION">d:/projets/2020_2/project_IMU/IP_IMU_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2edce656_ARCHIVE_LOCATION">d:/projets/2020_2/project_IMU/IP_IMU_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@28cdec44_ARCHIVE_LOCATION">d:/projets/2020_2/project_IMU/IP_IMU_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4496ecd7_ARCHIVE_LOCATION">d:/projets/2020_2/project_IMU/IP_IMU_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6139565b_ARCHIVE_LOCATION">d:/projets/2020_2/project_IMU/IP_IMU_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@55441ae1_ARCHIVE_LOCATION">d:/projets/2020_2/project_IMU/IP_IMU_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@369798d3_ARCHIVE_LOCATION">d:/projets/2020_2/project_IMU/IP_IMU_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@67ea49be_ARCHIVE_LOCATION">d:/projets/2020_2/project_IMU/IP_IMU_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3c4ba06e_ARCHIVE_LOCATION">d:/projets/2020_2/project_IMU/IP_IMU_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@27829cc8_ARCHIVE_LOCATION">d:/projets/2020_2/project_IMU/IP_IMU_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5595cc35_ARCHIVE_LOCATION">d:/projets/2020_2/project_IMU/IP_IMU_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@29ab995f_ARCHIVE_LOCATION">d:/projets/2020_2/project_IMU/IP_IMU_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@102dac5e_ARCHIVE_LOCATION">d:/projets/2020_2/project_IMU/IP_IMU_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@59277ec_ARCHIVE_LOCATION">d:/projets/2020_2/project_IMU/IP_IMU_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3ab987d5_ARCHIVE_LOCATION">d:/projets/2020_2/project_IMU/IP_IMU_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@76de3cd_ARCHIVE_LOCATION">d:/projets/2020_2/project_IMU/IP_IMU_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5832e7f7_ARCHIVE_LOCATION">d:/projets/2020_2/project_IMU/IP_IMU_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@27f34ed4_ARCHIVE_LOCATION">d:/projets/2020_2/project_IMU/IP_IMU_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@24082cbc_ARCHIVE_LOCATION">d:/projets/2020_2/project_IMU/IP_IMU_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@9fd1cc2_ARCHIVE_LOCATION">d:/projets/2020_2/project_IMU/IP_IMU_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2d76ee9_ARCHIVE_LOCATION">d:/projets/2020_2/project_IMU/IP_IMU_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3455faf9_ARCHIVE_LOCATION">d:/projets/2020_2/project_IMU/IP_IMU_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@14148e10_ARCHIVE_LOCATION">d:/projets/2020_2/project_IMU/IP_IMU_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@66349849_ARCHIVE_LOCATION">d:/projets/2020_2/project_IMU/IP_IMU_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3c6ad25f_ARCHIVE_LOCATION">d:/projets/2020_2/project_IMU/IP_IMU_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5a4c080f_ARCHIVE_LOCATION">d:/projets/2020_2/project_IMU/IP_IMU_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@608dc4f2_ARCHIVE_LOCATION">d:/projets/2020_2/project_IMU/IP_IMU_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6c5a606b_ARCHIVE_LOCATION">d:/projets/2020_2/project_IMU/IP_IMU_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7818f91f_ARCHIVE_LOCATION">d:/projets/2020_2/project_IMU/IP_IMU_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5435be46_ARCHIVE_LOCATION">d:/projets/2020_2/project_IMU/IP_IMU_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@31f3c1d_ARCHIVE_LOCATION">d:/projets/2020_2/project_IMU/IP_IMU_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4cca02ff_ARCHIVE_LOCATION">d:/projets/2020_2/project_IMU/IP_IMU_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7df78c6_ARCHIVE_LOCATION">d:/projets/2020_2/project_IMU/IP_IMU_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@73a22f12_ARCHIVE_LOCATION">d:/projets/2020_2/project_IMU/IP_IMU_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5c273635_ARCHIVE_LOCATION">d:/projets/2020_2/project_IMU/IP_IMU_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@c2e3e7c_ARCHIVE_LOCATION">d:/projets/2020_2/project_IMU/IP_IMU_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@56491a1b_ARCHIVE_LOCATION">d:/projets/2020_2/project_IMU/IP_IMU_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@36bf4bed_ARCHIVE_LOCATION">d:/projets/2020_2/project_IMU/IP_IMU_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6b32fbde_ARCHIVE_LOCATION">d:/projets/2020_2/project_IMU/IP_IMU_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7b310b10_ARCHIVE_LOCATION">d:/projets/2020_2/project_IMU/IP_IMU_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@15cc7773_ARCHIVE_LOCATION">d:/projets/2020_2/project_IMU/IP_IMU_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@493e4a78_ARCHIVE_LOCATION">d:/projets/2020_2/project_IMU/IP_IMU_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@39059eca_ARCHIVE_LOCATION">d:/projets/2020_2/project_IMU/IP_IMU_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@33e35905_ARCHIVE_LOCATION">d:/projets/2020_2/project_IMU/IP_IMU_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@47cc7ad9_ARCHIVE_LOCATION">d:/projets/2020_2/project_IMU/IP_IMU_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@54a9bdd_ARCHIVE_LOCATION">d:/projets/2020_2/project_IMU/IP_IMU_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@b4c34e4_ARCHIVE_LOCATION">d:/projets/2020_2/project_IMU/IP_IMU_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4cfc9081_ARCHIVE_LOCATION">d:/projets/2020_2/project_IMU/IP_IMU_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2b95bfab_ARCHIVE_LOCATION">d:/projets/2020_2/project_IMU/IP_IMU_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7b86591b_ARCHIVE_LOCATION">d:/projets/2020_2/project_IMU/IP_IMU_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@70f1480d_ARCHIVE_LOCATION">d:/projets/2020_2/project_IMU/IP_IMU_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@62223a5a_ARCHIVE_LOCATION">d:/projets/2020_2/project_IMU/IP_IMU_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@16be66de_ARCHIVE_LOCATION">d:/projets/2020_2/project_IMU/IP_IMU_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@63174a28_ARCHIVE_LOCATION">d:/projets/2020_2/project_IMU/IP_IMU_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@17f1ee03_ARCHIVE_LOCATION">d:/projets/2020_2/project_IMU/IP_IMU_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@77aa92f5_ARCHIVE_LOCATION">d:/projets/2020_2/project_IMU/IP_IMU_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3c26c560_ARCHIVE_LOCATION">d:/projets/2020_2/project_IMU/IP_IMU_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4c2af798_ARCHIVE_LOCATION">d:/projets/2020_2/project_IMU/IP_IMU_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2e7edc2b_ARCHIVE_LOCATION">d:/projets/2020_2/project_IMU/IP_IMU_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@35cf7945_ARCHIVE_LOCATION">d:/projets/2020_2/project_IMU/IP_IMU_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4ecce91f_ARCHIVE_LOCATION">d:/projets/2020_2/project_IMU/IP_IMU_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@19df4d50_ARCHIVE_LOCATION">d:/projets/2020_2/project_IMU/IP_IMU_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@15c76173_ARCHIVE_LOCATION">d:/projets/2020_2/project_IMU/IP_IMU_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@51cc0cef_ARCHIVE_LOCATION">d:/projets/2020_2/project_IMU/IP_IMU_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3d01ef68_ARCHIVE_LOCATION">d:/projets/2020_2/project_IMU/IP_IMU_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6bcdc75d_ARCHIVE_LOCATION">d:/projets/2020_2/project_IMU/IP_IMU_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@494675df_ARCHIVE_LOCATION">d:/projets/2020_2/project_IMU/IP_IMU_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5e45b60f_ARCHIVE_LOCATION">d:/projets/2020_2/project_IMU/IP_IMU_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@26f18f02_ARCHIVE_LOCATION">d:/projets/2020_2/project_IMU/IP_IMU_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6cf1eb51_ARCHIVE_LOCATION">d:/projets/2020_2/project_IMU/IP_IMU_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@379a3636_ARCHIVE_LOCATION">d:/projets/2020_2/project_IMU/IP_IMU_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2248781e_ARCHIVE_LOCATION">d:/projets/2020_2/project_IMU/IP_IMU_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3aee34b_ARCHIVE_LOCATION">d:/projets/2020_2/project_IMU/IP_IMU_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@c82d18f_ARCHIVE_LOCATION">d:/projets/2020_2/project_IMU/IP_IMU_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7c20ba37_ARCHIVE_LOCATION">d:/projets/2020_2/project_IMU/IP_IMU_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@53d8f67d_ARCHIVE_LOCATION">d:/projets/2020_2/project_IMU/IP_IMU_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@43f23f92_ARCHIVE_LOCATION">d:/projets/2020_2/project_IMU/IP_IMU_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@449dedca_ARCHIVE_LOCATION">d:/projets/2020_2/project_IMU/IP_IMU_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@d0ee141_ARCHIVE_LOCATION">d:/projets/2020_2/project_IMU/IP_IMU_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@11e6c83e_ARCHIVE_LOCATION">d:/projets/2020_2/project_IMU/IP_IMU_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7bf9d787_ARCHIVE_LOCATION">d:/projets/2020_2/project_IMU/IP_IMU_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@67acf93f_ARCHIVE_LOCATION">d:/projets/2020_2/project_IMU/IP_IMU_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1a60c1ab_ARCHIVE_LOCATION">d:/projets/2020_2/project_IMU/IP_IMU_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1608e244_ARCHIVE_LOCATION">d:/projets/2020_2/project_IMU/IP_IMU_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2c374dcd_ARCHIVE_LOCATION">d:/projets/2020_2/project_IMU/IP_IMU_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@25c53c1_ARCHIVE_LOCATION">d:/projets/2020_2/project_IMU/IP_IMU_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@71bfa2dd_ARCHIVE_LOCATION">d:/projets/2020_2/project_IMU/IP_IMU_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6a01e0ca_ARCHIVE_LOCATION">d:/projets/2020_2/project_IMU/IP_IMU_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@51f6445d_ARCHIVE_LOCATION">d:/projets/2020_2/project_IMU/IP_IMU_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@80e0760_ARCHIVE_LOCATION">d:/projets/2020_2/project_IMU/IP_IMU_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@51ce954b_ARCHIVE_LOCATION">d:/projets/2020_2/project_IMU/IP_IMU_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@32d7487b_ARCHIVE_LOCATION">d:/projets/2020_2/project_IMU/IP_IMU_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3d3ceedf_ARCHIVE_LOCATION">d:/projets/2020_2/project_IMU/IP_IMU_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4d8bc278_ARCHIVE_LOCATION">d:/projets/2020_2/project_IMU/IP_IMU_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1a4b68c5_ARCHIVE_LOCATION">d:/projets/2020_2/project_IMU/IP_IMU_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@30a15310_ARCHIVE_LOCATION">d:/projets/2020_2/project_IMU/IP_IMU_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@59857510_ARCHIVE_LOCATION">d:/projets/2020_2/project_IMU/IP_IMU_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@73225b52_ARCHIVE_LOCATION">d:/projets/2020_2/project_IMU/IP_IMU_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7875e54f_ARCHIVE_LOCATION">d:/projets/2020_2/project_IMU/IP_IMU_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7b36cd0d_ARCHIVE_LOCATION">d:/projets/2020_2/project_IMU/IP_IMU_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3fe2748c_ARCHIVE_LOCATION">d:/projets/2020_2/project_IMU/IP_IMU_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7acf1a1a_ARCHIVE_LOCATION">d:/projets/2020_2/project_IMU/IP_IMU_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@655fbe20_ARCHIVE_LOCATION">d:/projets/2020_2/project_IMU/IP_IMU_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6f0e89eb_ARCHIVE_LOCATION">d:/projets/2020_2/project_IMU/IP_IMU_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6a8cf75f_ARCHIVE_LOCATION">d:/projets/2020_2/project_IMU/IP_IMU_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7fc6b525_ARCHIVE_LOCATION">d:/projets/2020_2/project_IMU/IP_IMU_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@ce6eff7_ARCHIVE_LOCATION">d:/projets/2020_2/project_IMU/IP_IMU_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@630119db_ARCHIVE_LOCATION">d:/projets/2020_2/project_IMU/IP_IMU_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3cc6b231_ARCHIVE_LOCATION">d:/projets/2020_2/project_IMU/IP_IMU_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@28136d4_ARCHIVE_LOCATION">d:/projets/2020_2/project_IMU/IP_IMU_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@56a7801_ARCHIVE_LOCATION">d:/projets/2020_2/project_IMU/IP_IMU_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@57ff5313_ARCHIVE_LOCATION">d:/projets/2020_2/project_IMU/IP_IMU_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@15d09161_ARCHIVE_LOCATION">d:/projets/2020_2/project_IMU/IP_IMU_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@27d7150d_ARCHIVE_LOCATION">d:/projets/2020_2/project_IMU/IP_IMU_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@40e70fa_ARCHIVE_LOCATION">d:/projets/2020_2/project_IMU/IP_IMU_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@384b46df_ARCHIVE_LOCATION">d:/projets/2020_2/project_IMU/IP_IMU_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@30ef67e9_ARCHIVE_LOCATION">d:/projets/2020_2/project_IMU/IP_IMU_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6197cc7e_ARCHIVE_LOCATION">d:/projets/2020_2/project_IMU/IP_IMU_1.0</xilinx:tag>
      </xilinx:tags>
      <xilinx:configElementInfos>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.ADDR_WIDTH" xilinx:valueSource="auto" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.ARUSER_WIDTH" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.AWUSER_WIDTH" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.BUSER_WIDTH" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.CLK_DOMAIN" xilinx:valueSource="default_prop" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.DATA_WIDTH" xilinx:valueSource="auto" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.FREQ_HZ" xilinx:valueSource="user_prop" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.HAS_BRESP" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.HAS_BURST" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.HAS_CACHE" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.HAS_LOCK" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.HAS_PROT" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.HAS_QOS" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.HAS_REGION" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.HAS_RRESP" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.HAS_WSTRB" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.ID_WIDTH" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.MAX_BURST_LENGTH" xilinx:valueSource="ip_propagated" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.NUM_READ_OUTSTANDING" xilinx:valueSource="constant_prop" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.NUM_READ_THREADS" xilinx:valueSource="constant_prop" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.NUM_WRITE_OUTSTANDING" xilinx:valueSource="constant_prop" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.NUM_WRITE_THREADS" xilinx:valueSource="constant_prop" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.PHASE" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.PROTOCOL" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.READ_WRITE_MODE" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.RUSER_BITS_PER_BYTE" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.RUSER_WIDTH" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.SUPPORTS_NARROW_BURST" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.WIZ_DATA_WIDTH" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.WIZ_NUM_REG" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.WUSER_BITS_PER_BYTE" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.WUSER_WIDTH" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI_CLK.ASSOCIATED_BUSIF" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI_CLK.ASSOCIATED_RESET" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI_CLK.CLK_DOMAIN" xilinx:valueSource="default_prop" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI_CLK.FREQ_HZ" xilinx:valueSource="user_prop" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI_CLK.FREQ_TOLERANCE_HZ" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI_CLK.PHASE" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI_RST.POLARITY" xilinx:valuePermission="bd"/>
      </xilinx:configElementInfos>
    </xilinx:coreExtensions>
    <xilinx:packagingInfo>
      <xilinx:xilinxVersion>2020.2</xilinx:xilinxVersion>
      <xilinx:checksum xilinx:scope="busInterfaces" xilinx:value="616027be"/>
      <xilinx:checksum xilinx:scope="memoryMaps" xilinx:value="ed1368d5"/>
      <xilinx:checksum xilinx:scope="fileGroups" xilinx:value="85598a20"/>
      <xilinx:checksum xilinx:scope="ports" xilinx:value="3f1e4efd"/>
      <xilinx:checksum xilinx:scope="hdlParameters" xilinx:value="2e811c89"/>
      <xilinx:checksum xilinx:scope="parameters" xilinx:value="102a255f"/>
    </xilinx:packagingInfo>
  </spirit:vendorExtensions>
</spirit:component>
