# Reading D:/altera/14.1/modelsim_ase/tcl/vsim/pref.tcl
# do Full_Adder_run_msim_gate_vhdl.do
# if {[file exists gate_work]} {
# 	vdel -lib gate_work -all
# }
# vlib gate_work
# vmap work gate_work
# Model Technology ModelSim PE vmap 10.3c Lib Mapping Utility 2014.09 Sep 20 2014
# vmap -modelsim_quiet work gate_work 
# Copying D:/altera/14.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# ** Warning: Copied D:/altera/14.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini.
#          Updated modelsim.ini.
# 
# vcom -93 -work work {Full_Adder_3_900mv_100c_slow.vho}
# Model Technology ModelSim ALTERA vcom 10.3c Compiler 2014.09 Sep 20 2014
# Start time: 09:44:16 on Feb 19,2021
# vcom -reportprogress 300 -93 -work work Full_Adder_3_900mv_100c_slow.vho 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package VITAL_Timing
# -- Loading package VITAL_Primitives
# -- Loading package arriaii_atom_pack
# -- Loading package arriaii_components
# -- Compiling entity Full_Adder
# -- Compiling architecture structure of Full_Adder
# End time: 09:44:17 on Feb 19,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# 
