# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../UART_TX_RX.srcs/sources_1/new/uart_rx.vhdl" \
"../../../../UART_TX_RX.srcs/sources_1/new/uart_tx.vhdl" \

# Do not sort compile order
nosort
