Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Thu Nov 25 15:04:09 2021
| Host         : Fr4nk1in running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file timer_timing_summary_routed.rpt -pb timer_timing_summary_routed.pb -rpx timer_timing_summary_routed.rpx -warn_on_violation
| Design       : timer
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 6 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.329        0.000                      0                  104        0.192        0.000                      0                  104        4.500        0.000                       0                    62  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.329        0.000                      0                  104        0.192        0.000                      0                  104        4.500        0.000                       0                    62  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.329ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.192ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.329ns  (required time - arrival time)
  Source:                 cnt_1_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sec_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.508ns  (logic 0.952ns (21.118%)  route 3.556ns (78.882%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.001ns = ( 15.001 - 10.000 ) 
    Source Clock Delay      (SCD):    5.307ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=61, routed)          1.705     5.307    clk_100MHz_IBUF_BUFG
    SLICE_X5Y138         FDRE                                         r  cnt_1_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y138         FDRE (Prop_fdre_C_Q)         0.456     5.763 f  cnt_1_reg[22]/Q
                         net (fo=3, routed)           0.820     6.583    cnt_1_reg[22]
    SLICE_X4Y136         LUT4 (Prop_lut4_I3_O)        0.124     6.707 f  deci_sec[3]_i_3/O
                         net (fo=1, routed)           0.989     7.696    deci_sec[3]_i_3_n_0
    SLICE_X4Y135         LUT6 (Prop_lut6_I0_O)        0.124     7.820 r  deci_sec[3]_i_2/O
                         net (fo=7, routed)           0.731     8.551    pulse_10Hz
    SLICE_X3Y131         LUT5 (Prop_lut5_I0_O)        0.124     8.675 r  sec[3]_i_2/O
                         net (fo=4, routed)           0.456     9.131    sec
    SLICE_X3Y131         LUT5 (Prop_lut5_I4_O)        0.124     9.255 r  sec[0]_i_1/O
                         net (fo=1, routed)           0.561     9.815    sec[0]_i_1_n_0
    SLICE_X3Y131         FDSE                                         r  sec_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=61, routed)          1.579    15.001    clk_100MHz_IBUF_BUFG
    SLICE_X3Y131         FDSE                                         r  sec_reg[0]/C
                         clock pessimism              0.259    15.260    
                         clock uncertainty           -0.035    15.225    
    SLICE_X3Y131         FDSE (Setup_fdse_C_D)       -0.081    15.144    sec_reg[0]
  -------------------------------------------------------------------
                         required time                         15.144    
                         arrival time                          -9.815    
  -------------------------------------------------------------------
                         slack                                  5.329    

Slack (MET) :             5.687ns  (required time - arrival time)
  Source:                 cnt_1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt_1_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.849ns  (logic 0.952ns (24.736%)  route 2.897ns (75.264%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.002ns = ( 15.002 - 10.000 ) 
    Source Clock Delay      (SCD):    5.302ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=61, routed)          1.700     5.302    clk_100MHz_IBUF_BUFG
    SLICE_X5Y133         FDRE                                         r  cnt_1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y133         FDRE (Prop_fdre_C_Q)         0.456     5.758 r  cnt_1_reg[0]/Q
                         net (fo=3, routed)           0.661     6.420    cnt_1_reg[0]
    SLICE_X4Y134         LUT4 (Prop_lut4_I0_O)        0.124     6.544 f  cnt_1[0]_i_8/O
                         net (fo=1, routed)           0.444     6.988    cnt_1[0]_i_8_n_0
    SLICE_X4Y134         LUT6 (Prop_lut6_I2_O)        0.124     7.112 r  cnt_1[0]_i_7/O
                         net (fo=1, routed)           0.417     7.529    cnt_1[0]_i_7_n_0
    SLICE_X4Y135         LUT6 (Prop_lut6_I0_O)        0.124     7.653 r  cnt_1[0]_i_3/O
                         net (fo=1, routed)           0.417     8.070    cnt_1[0]_i_3_n_0
    SLICE_X4Y136         LUT6 (Prop_lut6_I3_O)        0.124     8.194 r  cnt_1[0]_i_1/O
                         net (fo=24, routed)          0.957     9.151    cnt_1[0]_i_1_n_0
    SLICE_X5Y133         FDRE                                         r  cnt_1_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=61, routed)          1.580    15.002    clk_100MHz_IBUF_BUFG
    SLICE_X5Y133         FDRE                                         r  cnt_1_reg[0]/C
                         clock pessimism              0.300    15.302    
                         clock uncertainty           -0.035    15.267    
    SLICE_X5Y133         FDRE (Setup_fdre_C_R)       -0.429    14.838    cnt_1_reg[0]
  -------------------------------------------------------------------
                         required time                         14.838    
                         arrival time                          -9.151    
  -------------------------------------------------------------------
                         slack                                  5.687    

Slack (MET) :             5.687ns  (required time - arrival time)
  Source:                 cnt_1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt_1_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.849ns  (logic 0.952ns (24.736%)  route 2.897ns (75.264%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.002ns = ( 15.002 - 10.000 ) 
    Source Clock Delay      (SCD):    5.302ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=61, routed)          1.700     5.302    clk_100MHz_IBUF_BUFG
    SLICE_X5Y133         FDRE                                         r  cnt_1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y133         FDRE (Prop_fdre_C_Q)         0.456     5.758 r  cnt_1_reg[0]/Q
                         net (fo=3, routed)           0.661     6.420    cnt_1_reg[0]
    SLICE_X4Y134         LUT4 (Prop_lut4_I0_O)        0.124     6.544 f  cnt_1[0]_i_8/O
                         net (fo=1, routed)           0.444     6.988    cnt_1[0]_i_8_n_0
    SLICE_X4Y134         LUT6 (Prop_lut6_I2_O)        0.124     7.112 r  cnt_1[0]_i_7/O
                         net (fo=1, routed)           0.417     7.529    cnt_1[0]_i_7_n_0
    SLICE_X4Y135         LUT6 (Prop_lut6_I0_O)        0.124     7.653 r  cnt_1[0]_i_3/O
                         net (fo=1, routed)           0.417     8.070    cnt_1[0]_i_3_n_0
    SLICE_X4Y136         LUT6 (Prop_lut6_I3_O)        0.124     8.194 r  cnt_1[0]_i_1/O
                         net (fo=24, routed)          0.957     9.151    cnt_1[0]_i_1_n_0
    SLICE_X5Y133         FDRE                                         r  cnt_1_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=61, routed)          1.580    15.002    clk_100MHz_IBUF_BUFG
    SLICE_X5Y133         FDRE                                         r  cnt_1_reg[1]/C
                         clock pessimism              0.300    15.302    
                         clock uncertainty           -0.035    15.267    
    SLICE_X5Y133         FDRE (Setup_fdre_C_R)       -0.429    14.838    cnt_1_reg[1]
  -------------------------------------------------------------------
                         required time                         14.838    
                         arrival time                          -9.151    
  -------------------------------------------------------------------
                         slack                                  5.687    

Slack (MET) :             5.687ns  (required time - arrival time)
  Source:                 cnt_1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt_1_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.849ns  (logic 0.952ns (24.736%)  route 2.897ns (75.264%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.002ns = ( 15.002 - 10.000 ) 
    Source Clock Delay      (SCD):    5.302ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=61, routed)          1.700     5.302    clk_100MHz_IBUF_BUFG
    SLICE_X5Y133         FDRE                                         r  cnt_1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y133         FDRE (Prop_fdre_C_Q)         0.456     5.758 r  cnt_1_reg[0]/Q
                         net (fo=3, routed)           0.661     6.420    cnt_1_reg[0]
    SLICE_X4Y134         LUT4 (Prop_lut4_I0_O)        0.124     6.544 f  cnt_1[0]_i_8/O
                         net (fo=1, routed)           0.444     6.988    cnt_1[0]_i_8_n_0
    SLICE_X4Y134         LUT6 (Prop_lut6_I2_O)        0.124     7.112 r  cnt_1[0]_i_7/O
                         net (fo=1, routed)           0.417     7.529    cnt_1[0]_i_7_n_0
    SLICE_X4Y135         LUT6 (Prop_lut6_I0_O)        0.124     7.653 r  cnt_1[0]_i_3/O
                         net (fo=1, routed)           0.417     8.070    cnt_1[0]_i_3_n_0
    SLICE_X4Y136         LUT6 (Prop_lut6_I3_O)        0.124     8.194 r  cnt_1[0]_i_1/O
                         net (fo=24, routed)          0.957     9.151    cnt_1[0]_i_1_n_0
    SLICE_X5Y133         FDRE                                         r  cnt_1_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=61, routed)          1.580    15.002    clk_100MHz_IBUF_BUFG
    SLICE_X5Y133         FDRE                                         r  cnt_1_reg[2]/C
                         clock pessimism              0.300    15.302    
                         clock uncertainty           -0.035    15.267    
    SLICE_X5Y133         FDRE (Setup_fdre_C_R)       -0.429    14.838    cnt_1_reg[2]
  -------------------------------------------------------------------
                         required time                         14.838    
                         arrival time                          -9.151    
  -------------------------------------------------------------------
                         slack                                  5.687    

Slack (MET) :             5.687ns  (required time - arrival time)
  Source:                 cnt_1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt_1_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.849ns  (logic 0.952ns (24.736%)  route 2.897ns (75.264%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.002ns = ( 15.002 - 10.000 ) 
    Source Clock Delay      (SCD):    5.302ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=61, routed)          1.700     5.302    clk_100MHz_IBUF_BUFG
    SLICE_X5Y133         FDRE                                         r  cnt_1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y133         FDRE (Prop_fdre_C_Q)         0.456     5.758 r  cnt_1_reg[0]/Q
                         net (fo=3, routed)           0.661     6.420    cnt_1_reg[0]
    SLICE_X4Y134         LUT4 (Prop_lut4_I0_O)        0.124     6.544 f  cnt_1[0]_i_8/O
                         net (fo=1, routed)           0.444     6.988    cnt_1[0]_i_8_n_0
    SLICE_X4Y134         LUT6 (Prop_lut6_I2_O)        0.124     7.112 r  cnt_1[0]_i_7/O
                         net (fo=1, routed)           0.417     7.529    cnt_1[0]_i_7_n_0
    SLICE_X4Y135         LUT6 (Prop_lut6_I0_O)        0.124     7.653 r  cnt_1[0]_i_3/O
                         net (fo=1, routed)           0.417     8.070    cnt_1[0]_i_3_n_0
    SLICE_X4Y136         LUT6 (Prop_lut6_I3_O)        0.124     8.194 r  cnt_1[0]_i_1/O
                         net (fo=24, routed)          0.957     9.151    cnt_1[0]_i_1_n_0
    SLICE_X5Y133         FDRE                                         r  cnt_1_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=61, routed)          1.580    15.002    clk_100MHz_IBUF_BUFG
    SLICE_X5Y133         FDRE                                         r  cnt_1_reg[3]/C
                         clock pessimism              0.300    15.302    
                         clock uncertainty           -0.035    15.267    
    SLICE_X5Y133         FDRE (Setup_fdre_C_R)       -0.429    14.838    cnt_1_reg[3]
  -------------------------------------------------------------------
                         required time                         14.838    
                         arrival time                          -9.151    
  -------------------------------------------------------------------
                         slack                                  5.687    

Slack (MET) :             5.740ns  (required time - arrival time)
  Source:                 cnt_2_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt_2_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.770ns  (logic 0.828ns (21.960%)  route 2.942ns (78.040%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.004ns = ( 15.004 - 10.000 ) 
    Source Clock Delay      (SCD):    5.304ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=61, routed)          1.702     5.304    clk_100MHz_IBUF_BUFG
    SLICE_X0Y134         FDRE                                         r  cnt_2_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y134         FDRE (Prop_fdre_C_Q)         0.456     5.760 r  cnt_2_reg[10]/Q
                         net (fo=2, routed)           0.860     6.620    cnt_2_reg[10]
    SLICE_X1Y134         LUT4 (Prop_lut4_I2_O)        0.124     6.744 f  cnt_2[0]_i_5/O
                         net (fo=2, routed)           0.642     7.386    cnt_2[0]_i_5_n_0
    SLICE_X1Y133         LUT6 (Prop_lut6_I1_O)        0.124     7.510 r  cnt_2[0]_i_3/O
                         net (fo=1, routed)           0.642     8.153    cnt_2[0]_i_3_n_0
    SLICE_X1Y133         LUT5 (Prop_lut5_I0_O)        0.124     8.277 r  cnt_2[0]_i_1/O
                         net (fo=19, routed)          0.798     9.075    clear
    SLICE_X0Y133         FDRE                                         r  cnt_2_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=61, routed)          1.582    15.004    clk_100MHz_IBUF_BUFG
    SLICE_X0Y133         FDRE                                         r  cnt_2_reg[4]/C
                         clock pessimism              0.275    15.279    
                         clock uncertainty           -0.035    15.244    
    SLICE_X0Y133         FDRE (Setup_fdre_C_R)       -0.429    14.815    cnt_2_reg[4]
  -------------------------------------------------------------------
                         required time                         14.815    
                         arrival time                          -9.075    
  -------------------------------------------------------------------
                         slack                                  5.740    

Slack (MET) :             5.740ns  (required time - arrival time)
  Source:                 cnt_2_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt_2_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.770ns  (logic 0.828ns (21.960%)  route 2.942ns (78.040%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.004ns = ( 15.004 - 10.000 ) 
    Source Clock Delay      (SCD):    5.304ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=61, routed)          1.702     5.304    clk_100MHz_IBUF_BUFG
    SLICE_X0Y134         FDRE                                         r  cnt_2_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y134         FDRE (Prop_fdre_C_Q)         0.456     5.760 r  cnt_2_reg[10]/Q
                         net (fo=2, routed)           0.860     6.620    cnt_2_reg[10]
    SLICE_X1Y134         LUT4 (Prop_lut4_I2_O)        0.124     6.744 f  cnt_2[0]_i_5/O
                         net (fo=2, routed)           0.642     7.386    cnt_2[0]_i_5_n_0
    SLICE_X1Y133         LUT6 (Prop_lut6_I1_O)        0.124     7.510 r  cnt_2[0]_i_3/O
                         net (fo=1, routed)           0.642     8.153    cnt_2[0]_i_3_n_0
    SLICE_X1Y133         LUT5 (Prop_lut5_I0_O)        0.124     8.277 r  cnt_2[0]_i_1/O
                         net (fo=19, routed)          0.798     9.075    clear
    SLICE_X0Y133         FDRE                                         r  cnt_2_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=61, routed)          1.582    15.004    clk_100MHz_IBUF_BUFG
    SLICE_X0Y133         FDRE                                         r  cnt_2_reg[5]/C
                         clock pessimism              0.275    15.279    
                         clock uncertainty           -0.035    15.244    
    SLICE_X0Y133         FDRE (Setup_fdre_C_R)       -0.429    14.815    cnt_2_reg[5]
  -------------------------------------------------------------------
                         required time                         14.815    
                         arrival time                          -9.075    
  -------------------------------------------------------------------
                         slack                                  5.740    

Slack (MET) :             5.740ns  (required time - arrival time)
  Source:                 cnt_2_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt_2_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.770ns  (logic 0.828ns (21.960%)  route 2.942ns (78.040%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.004ns = ( 15.004 - 10.000 ) 
    Source Clock Delay      (SCD):    5.304ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=61, routed)          1.702     5.304    clk_100MHz_IBUF_BUFG
    SLICE_X0Y134         FDRE                                         r  cnt_2_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y134         FDRE (Prop_fdre_C_Q)         0.456     5.760 r  cnt_2_reg[10]/Q
                         net (fo=2, routed)           0.860     6.620    cnt_2_reg[10]
    SLICE_X1Y134         LUT4 (Prop_lut4_I2_O)        0.124     6.744 f  cnt_2[0]_i_5/O
                         net (fo=2, routed)           0.642     7.386    cnt_2[0]_i_5_n_0
    SLICE_X1Y133         LUT6 (Prop_lut6_I1_O)        0.124     7.510 r  cnt_2[0]_i_3/O
                         net (fo=1, routed)           0.642     8.153    cnt_2[0]_i_3_n_0
    SLICE_X1Y133         LUT5 (Prop_lut5_I0_O)        0.124     8.277 r  cnt_2[0]_i_1/O
                         net (fo=19, routed)          0.798     9.075    clear
    SLICE_X0Y133         FDRE                                         r  cnt_2_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=61, routed)          1.582    15.004    clk_100MHz_IBUF_BUFG
    SLICE_X0Y133         FDRE                                         r  cnt_2_reg[6]/C
                         clock pessimism              0.275    15.279    
                         clock uncertainty           -0.035    15.244    
    SLICE_X0Y133         FDRE (Setup_fdre_C_R)       -0.429    14.815    cnt_2_reg[6]
  -------------------------------------------------------------------
                         required time                         14.815    
                         arrival time                          -9.075    
  -------------------------------------------------------------------
                         slack                                  5.740    

Slack (MET) :             5.740ns  (required time - arrival time)
  Source:                 cnt_2_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt_2_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.770ns  (logic 0.828ns (21.960%)  route 2.942ns (78.040%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.004ns = ( 15.004 - 10.000 ) 
    Source Clock Delay      (SCD):    5.304ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=61, routed)          1.702     5.304    clk_100MHz_IBUF_BUFG
    SLICE_X0Y134         FDRE                                         r  cnt_2_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y134         FDRE (Prop_fdre_C_Q)         0.456     5.760 r  cnt_2_reg[10]/Q
                         net (fo=2, routed)           0.860     6.620    cnt_2_reg[10]
    SLICE_X1Y134         LUT4 (Prop_lut4_I2_O)        0.124     6.744 f  cnt_2[0]_i_5/O
                         net (fo=2, routed)           0.642     7.386    cnt_2[0]_i_5_n_0
    SLICE_X1Y133         LUT6 (Prop_lut6_I1_O)        0.124     7.510 r  cnt_2[0]_i_3/O
                         net (fo=1, routed)           0.642     8.153    cnt_2[0]_i_3_n_0
    SLICE_X1Y133         LUT5 (Prop_lut5_I0_O)        0.124     8.277 r  cnt_2[0]_i_1/O
                         net (fo=19, routed)          0.798     9.075    clear
    SLICE_X0Y133         FDRE                                         r  cnt_2_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=61, routed)          1.582    15.004    clk_100MHz_IBUF_BUFG
    SLICE_X0Y133         FDRE                                         r  cnt_2_reg[7]/C
                         clock pessimism              0.275    15.279    
                         clock uncertainty           -0.035    15.244    
    SLICE_X0Y133         FDRE (Setup_fdre_C_R)       -0.429    14.815    cnt_2_reg[7]
  -------------------------------------------------------------------
                         required time                         14.815    
                         arrival time                          -9.075    
  -------------------------------------------------------------------
                         slack                                  5.740    

Slack (MET) :             5.766ns  (required time - arrival time)
  Source:                 cnt_1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt_1_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.748ns  (logic 0.952ns (25.402%)  route 2.796ns (74.598%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.004ns = ( 15.004 - 10.000 ) 
    Source Clock Delay      (SCD):    5.302ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=61, routed)          1.700     5.302    clk_100MHz_IBUF_BUFG
    SLICE_X5Y133         FDRE                                         r  cnt_1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y133         FDRE (Prop_fdre_C_Q)         0.456     5.758 r  cnt_1_reg[0]/Q
                         net (fo=3, routed)           0.661     6.420    cnt_1_reg[0]
    SLICE_X4Y134         LUT4 (Prop_lut4_I0_O)        0.124     6.544 f  cnt_1[0]_i_8/O
                         net (fo=1, routed)           0.444     6.988    cnt_1[0]_i_8_n_0
    SLICE_X4Y134         LUT6 (Prop_lut6_I2_O)        0.124     7.112 r  cnt_1[0]_i_7/O
                         net (fo=1, routed)           0.417     7.529    cnt_1[0]_i_7_n_0
    SLICE_X4Y135         LUT6 (Prop_lut6_I0_O)        0.124     7.653 r  cnt_1[0]_i_3/O
                         net (fo=1, routed)           0.417     8.070    cnt_1[0]_i_3_n_0
    SLICE_X4Y136         LUT6 (Prop_lut6_I3_O)        0.124     8.194 r  cnt_1[0]_i_1/O
                         net (fo=24, routed)          0.856     9.050    cnt_1[0]_i_1_n_0
    SLICE_X5Y135         FDRE                                         r  cnt_1_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=61, routed)          1.582    15.004    clk_100MHz_IBUF_BUFG
    SLICE_X5Y135         FDRE                                         r  cnt_1_reg[10]/C
                         clock pessimism              0.276    15.280    
                         clock uncertainty           -0.035    15.245    
    SLICE_X5Y135         FDRE (Setup_fdre_C_R)       -0.429    14.816    cnt_1_reg[10]
  -------------------------------------------------------------------
                         required time                         14.816    
                         arrival time                          -9.050    
  -------------------------------------------------------------------
                         slack                                  5.766    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 min_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            min_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.186ns (56.796%)  route 0.141ns (43.204%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=61, routed)          0.590     1.509    clk_100MHz_IBUF_BUFG
    SLICE_X1Y130         FDSE                                         r  min_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y130         FDSE (Prop_fdse_C_Q)         0.141     1.650 r  min_reg[0]/Q
                         net (fo=5, routed)           0.141     1.792    min_reg_n_0_[0]
    SLICE_X2Y130         LUT6 (Prop_lut6_I2_O)        0.045     1.837 r  min[3]_i_1/O
                         net (fo=1, routed)           0.000     1.837    min[3]_i_1_n_0
    SLICE_X2Y130         FDRE                                         r  min_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=61, routed)          0.860     2.026    clk_100MHz_IBUF_BUFG
    SLICE_X2Y130         FDRE                                         r  min_reg[3]/C
                         clock pessimism             -0.502     1.523    
    SLICE_X2Y130         FDRE (Hold_fdre_C_D)         0.121     1.644    min_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.644    
                         arrival time                           1.837    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.233ns  (arrival time - required time)
  Source:                 deci_sec_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            deci_sec_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.186ns (55.144%)  route 0.151ns (44.856%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=61, routed)          0.590     1.509    clk_100MHz_IBUF_BUFG
    SLICE_X4Y131         FDRE                                         r  deci_sec_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y131         FDRE (Prop_fdre_C_Q)         0.141     1.650 r  deci_sec_reg[0]/Q
                         net (fo=8, routed)           0.151     1.802    deci_sec_reg_n_0_[0]
    SLICE_X4Y130         LUT6 (Prop_lut6_I2_O)        0.045     1.847 r  deci_sec[3]_i_1/O
                         net (fo=1, routed)           0.000     1.847    deci_sec[3]_i_1_n_0
    SLICE_X4Y130         FDRE                                         r  deci_sec_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=61, routed)          0.857     2.023    clk_100MHz_IBUF_BUFG
    SLICE_X4Y130         FDRE                                         r  deci_sec_reg[3]/C
                         clock pessimism             -0.500     1.522    
    SLICE_X4Y130         FDRE (Hold_fdre_C_D)         0.091     1.613    deci_sec_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.613    
                         arrival time                           1.847    
  -------------------------------------------------------------------
                         slack                                  0.233    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 sec_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sec_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.186ns (50.187%)  route 0.185ns (49.813%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    1.510ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=61, routed)          0.591     1.510    clk_100MHz_IBUF_BUFG
    SLICE_X3Y131         FDSE                                         r  sec_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y131         FDSE (Prop_fdse_C_Q)         0.141     1.651 r  sec_reg[0]/Q
                         net (fo=6, routed)           0.185     1.836    sec_reg_n_0_[0]
    SLICE_X2Y131         LUT6 (Prop_lut6_I2_O)        0.045     1.881 r  sec[3]_i_1/O
                         net (fo=1, routed)           0.000     1.881    sec[3]_i_1_n_0
    SLICE_X2Y131         FDRE                                         r  sec_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=61, routed)          0.862     2.027    clk_100MHz_IBUF_BUFG
    SLICE_X2Y131         FDRE                                         r  sec_reg[3]/C
                         clock pessimism             -0.503     1.523    
    SLICE_X2Y131         FDRE (Hold_fdre_C_D)         0.121     1.644    sec_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.644    
                         arrival time                           1.881    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 sec_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sec_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.186ns (50.052%)  route 0.186ns (49.948%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    1.510ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=61, routed)          0.591     1.510    clk_100MHz_IBUF_BUFG
    SLICE_X3Y131         FDSE                                         r  sec_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y131         FDSE (Prop_fdse_C_Q)         0.141     1.651 r  sec_reg[0]/Q
                         net (fo=6, routed)           0.186     1.837    sec_reg_n_0_[0]
    SLICE_X2Y131         LUT6 (Prop_lut6_I2_O)        0.045     1.882 r  sec[2]_i_1/O
                         net (fo=1, routed)           0.000     1.882    sec[2]_i_1_n_0
    SLICE_X2Y131         FDRE                                         r  sec_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=61, routed)          0.862     2.027    clk_100MHz_IBUF_BUFG
    SLICE_X2Y131         FDRE                                         r  sec_reg[2]/C
                         clock pessimism             -0.503     1.523    
    SLICE_X2Y131         FDRE (Hold_fdre_C_D)         0.120     1.643    sec_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.643    
                         arrival time                           1.882    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 ten_sec_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ten_sec_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.189ns (52.592%)  route 0.170ns (47.408%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=61, routed)          0.589     1.508    clk_100MHz_IBUF_BUFG
    SLICE_X3Y129         FDRE                                         r  ten_sec_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y129         FDRE (Prop_fdre_C_Q)         0.141     1.649 f  ten_sec_reg[2]/Q
                         net (fo=5, routed)           0.170     1.820    ten_sec_reg_n_0_[2]
    SLICE_X3Y130         LUT5 (Prop_lut5_I0_O)        0.048     1.868 r  ten_sec[1]_i_1/O
                         net (fo=1, routed)           0.000     1.868    ten_sec[1]_i_1_n_0
    SLICE_X3Y130         FDSE                                         r  ten_sec_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=61, routed)          0.860     2.026    clk_100MHz_IBUF_BUFG
    SLICE_X3Y130         FDSE                                         r  ten_sec_reg[1]/C
                         clock pessimism             -0.502     1.523    
    SLICE_X3Y130         FDSE (Hold_fdse_C_D)         0.105     1.628    ten_sec_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.628    
                         arrival time                           1.868    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.259ns  (arrival time - required time)
  Source:                 hexplay_an_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hexplay_an_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.183ns (50.054%)  route 0.183ns (49.946%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.028ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=61, routed)          0.592     1.511    clk_100MHz_IBUF_BUFG
    SLICE_X1Y132         FDRE                                         r  hexplay_an_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y132         FDRE (Prop_fdre_C_Q)         0.141     1.652 r  hexplay_an_reg[0]/Q
                         net (fo=7, routed)           0.183     1.835    hexplay_an_OBUF[0]
    SLICE_X1Y132         LUT3 (Prop_lut3_I0_O)        0.042     1.877 r  hexplay_an[1]_i_1/O
                         net (fo=1, routed)           0.000     1.877    hexplay_an[1]_i_1_n_0
    SLICE_X1Y132         FDRE                                         r  hexplay_an_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=61, routed)          0.863     2.028    clk_100MHz_IBUF_BUFG
    SLICE_X1Y132         FDRE                                         r  hexplay_an_reg[1]/C
                         clock pessimism             -0.516     1.511    
    SLICE_X1Y132         FDRE (Hold_fdre_C_D)         0.107     1.618    hexplay_an_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.618    
                         arrival time                           1.877    
  -------------------------------------------------------------------
                         slack                                  0.259    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 min_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            min_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.209ns (56.932%)  route 0.158ns (43.068%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=61, routed)          0.590     1.509    clk_100MHz_IBUF_BUFG
    SLICE_X2Y130         FDRE                                         r  min_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y130         FDRE (Prop_fdre_C_Q)         0.164     1.673 f  min_reg[2]/Q
                         net (fo=4, routed)           0.158     1.832    min_reg_n_0_[2]
    SLICE_X1Y130         LUT5 (Prop_lut5_I3_O)        0.045     1.877 r  min[0]_i_1/O
                         net (fo=1, routed)           0.000     1.877    min[0]_i_1_n_0
    SLICE_X1Y130         FDSE                                         r  min_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=61, routed)          0.860     2.026    clk_100MHz_IBUF_BUFG
    SLICE_X1Y130         FDSE                                         r  min_reg[0]/C
                         clock pessimism             -0.502     1.523    
    SLICE_X1Y130         FDSE (Hold_fdse_C_D)         0.091     1.614    min_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.614    
                         arrival time                           1.877    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 sec_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sec_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.393%)  route 0.175ns (45.607%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.028ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=61, routed)          0.592     1.511    clk_100MHz_IBUF_BUFG
    SLICE_X2Y132         FDSE                                         r  sec_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y132         FDSE (Prop_fdse_C_Q)         0.164     1.675 r  sec_reg[1]/Q
                         net (fo=6, routed)           0.175     1.851    sec_reg_n_0_[1]
    SLICE_X2Y132         LUT4 (Prop_lut4_I0_O)        0.045     1.896 r  sec[1]_i_1/O
                         net (fo=1, routed)           0.000     1.896    sec[1]_i_1_n_0
    SLICE_X2Y132         FDSE                                         r  sec_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=61, routed)          0.863     2.028    clk_100MHz_IBUF_BUFG
    SLICE_X2Y132         FDSE                                         r  sec_reg[1]/C
                         clock pessimism             -0.516     1.511    
    SLICE_X2Y132         FDSE (Hold_fdse_C_D)         0.120     1.631    sec_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.631    
                         arrival time                           1.896    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 cnt_1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt_1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=61, routed)          0.592     1.511    clk_100MHz_IBUF_BUFG
    SLICE_X5Y133         FDRE                                         r  cnt_1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y133         FDRE (Prop_fdre_C_Q)         0.141     1.652 r  cnt_1_reg[3]/Q
                         net (fo=3, routed)           0.120     1.773    cnt_1_reg[3]
    SLICE_X5Y133         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.881 r  cnt_1_reg[0]_i_2/O[3]
                         net (fo=1, routed)           0.000     1.881    cnt_1_reg[0]_i_2_n_4
    SLICE_X5Y133         FDRE                                         r  cnt_1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=61, routed)          0.860     2.026    clk_100MHz_IBUF_BUFG
    SLICE_X5Y133         FDRE                                         r  cnt_1_reg[3]/C
                         clock pessimism             -0.514     1.511    
    SLICE_X5Y133         FDRE (Hold_fdre_C_D)         0.105     1.616    cnt_1_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.616    
                         arrival time                           1.881    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 cnt_1_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt_1_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.412%)  route 0.120ns (32.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    1.514ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=61, routed)          0.595     1.514    clk_100MHz_IBUF_BUFG
    SLICE_X5Y138         FDRE                                         r  cnt_1_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y138         FDRE (Prop_fdre_C_Q)         0.141     1.655 r  cnt_1_reg[23]/Q
                         net (fo=4, routed)           0.120     1.776    cnt_1_reg[23]
    SLICE_X5Y138         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.884 r  cnt_1_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.884    cnt_1_reg[20]_i_1_n_4
    SLICE_X5Y138         FDRE                                         r  cnt_1_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=61, routed)          0.866     2.031    clk_100MHz_IBUF_BUFG
    SLICE_X5Y138         FDRE                                         r  cnt_1_reg[23]/C
                         clock pessimism             -0.516     1.514    
    SLICE_X5Y138         FDRE (Hold_fdre_C_D)         0.105     1.619    cnt_1_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.619    
                         arrival time                           1.884    
  -------------------------------------------------------------------
                         slack                                  0.264    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_100MHz }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_100MHz_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X5Y133    cnt_1_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X5Y135    cnt_1_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X5Y135    cnt_1_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X5Y136    cnt_1_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X5Y136    cnt_1_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X5Y136    cnt_1_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X5Y136    cnt_1_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X5Y137    cnt_1_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X5Y137    cnt_1_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y135    cnt_1_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y135    cnt_1_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y136    cnt_1_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y136    cnt_1_reg[13]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y136    cnt_1_reg[14]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y136    cnt_1_reg[15]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y135    cnt_1_reg[8]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y135    cnt_1_reg[9]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y135    cnt_2_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y135    cnt_2_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y137    cnt_1_reg[16]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y137    cnt_1_reg[17]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y137    cnt_1_reg[18]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y137    cnt_1_reg[19]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y133    cnt_1_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y133    cnt_1_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y135    cnt_1_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y135    cnt_1_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y136    cnt_1_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y136    cnt_1_reg[13]/C



