Advanced Micro Devices. 2006. AMD website on Opterons. http://www.amd.com/us-en/Processors/ProductInformation/0,,30_118_8826,0%0.html.
Apple Computers. 2006. Apple website on Rosetta. http://www.apple.com/rosetta/.
Vasanth Bala , Evelyn Duesterwald , Sanjeev Banerjia, Dynamo: a transparent dynamic optimization system, Proceedings of the ACM SIGPLAN 2000 conference on Programming language design and implementation, p.1-12, June 18-21, 2000, Vancouver, British Columbia, Canada[doi>10.1145/349299.349303]
Leonid Baraz , Tevi Devor , Orna Etzion , Shalom Goldenberg , Alex Skaletsky , Yun Wang , Yigel Zemach, IA-32 Execution Layer: a two-phase dynamic translator designed to support IA-32 applications on Itanium®-based systems, Proceedings of the 36th annual IEEE/ACM International Symposium on Microarchitecture, p.191, December 03-05, 2003
Derek L. Bruening , Saman Amarasinghe, Efficient, transparent, and comprehensive runtime code manipulation, Massachusetts Institute of Technology, Cambridge, MA, 2004
Derek Bruening , Saman Amarasinghe, Maintaining Consistency and Bounding Capacity of Software Code Caches, Proceedings of the international symposium on Code generation and optimization, p.74-85, March 20-23, 2005[doi>10.1109/CGO.2005.19]
Derek Bruening , Timothy Garnett , Saman Amarasinghe, An infrastructure for adaptive dynamic optimization, Proceedings of the international symposium on Code generation and optimization: feedback-directed and runtime optimization, March 23-26, 2003, San Francisco, California
Chen, W.-K., Lerner, S., Chaiken, R., and Gillies, D. 2000. Mojo: A dynamic optimization system. In Proceedings of the ACM Workshop on Feedback-Directed and Dynamic Optimization (FDDO-3).
Anton Chernoff , Mark Herdeg , Ray Hookway , Chris Reeve , Norman Rubin , Tony Tye , S. Bharadwaj Yadavalli , John Yates, FX!32: A Profile-Directed Binary Translator, IEEE Micro, v.18 n.2, p.56-64, March 1998[doi>10.1109/40.671403]
Bob Cmelik , David Keppel, Shade: a fast instruction-set simulator for execution profiling, Proceedings of the 1994 ACM SIGMETRICS conference on Measurement and modeling of computer systems, p.128-137, May 16-20, 1994, Nashville, Tennessee, USA[doi>10.1145/183018.183032]
Ditzel, D. R. 2000. Transmeta's Crusoe: Cool chips for mobile computing. In Hot Chips XII. Stanford University. IEEE Computer Society Press.
Evelyn Duesterwald , Vasanth Bala, Software profiling for hot path prediction: less is more, Proceedings of the ninth international conference on Architectural support for programming languages and operating systems, p.202-211, November 2000, Cambridge, Massachusetts, USA[doi>10.1145/378993.379241]
Kemal Ebcioğlu , Erik R. Altman, DAISY: dynamic compilation for 100% architectural compatibility, Proceedings of the 24th annual international symposium on Computer architecture, p.26-37, June 01-04, 1997, Denver, Colorado, USA[doi>10.1145/264107.264126]
Kemal Ebcioglu , Erik Altman , Michael Gschwind , Sumedh Sathaye, Dynamic Binary Translation and Optimization, IEEE Transactions on Computers, v.50 n.6, p.529-548, June 2001[doi>10.1109/12.931892]
Michael Gschwind , Erik R. Altman , Sumedh Sathaye , Paul Ledak , David Appenzeller, Dynamic and Transparent Binary Translation, Computer, v.33 n.3, p.54-59, March 2000[doi>10.1109/2.825696]
Kim Hazelwood , Artur Klauser, A dynamic binary instrumentation engine for the ARM architecture, Proceedings of the 2006 international conference on Compilers, architecture and synthesis for embedded systems, October 22-25, 2006, Seoul, Korea[doi>10.1145/1176760.1176793]
Kim Hazelwood , James E. Smith, Exploring Code Cache Eviction Granularities in Dynamic Optimization Systems, Proceedings of the international symposium on Code generation and optimization: feedback-directed and runtime optimization, p.89, March 20-24, 2004, Palo Alto, California
Kim Hazelwood , Michael D. Smith, Generational Cache Management of Code Traces in Dynamic Optimization Systems, Proceedings of the 36th annual IEEE/ACM International Symposium on Microarchitecture, p.169, December 03-05, 2003
David Hiniker , Kim Hazelwood , Michael D. Smith, Improving Region Selection in Dynamic Optimization Systems, Proceedings of the 38th annual IEEE/ACM International Symposium on Microarchitecture, p.141-154, November 12-16, 2005, Barcelona, Spain[doi>10.1109/MICRO.2005.22]
Daniel Williams , Wei Hu , Jack W. Davidson , Jason D. Hiser , John C. Knight , Anh Nguyen-Tuong, Security through Diversity: Leveraging Virtual Machine Technology, IEEE Security and Privacy, v.7 n.1, p.26-33, January 2009[doi>10.1109/MSP.2009.18]
Intel 2005. IA-32 Intel Architecture Optimization Reference Manual.
Ho-Seop Kim , James E. Smith, Hardware Support for Control Transfers in Code Caches, Proceedings of the 36th annual IEEE/ACM International Symposium on Microarchitecture, p.253, December 03-05, 2003
Vladimir Kiriansky , Derek Bruening , Saman P. Amarasinghe, Secure Execution via Program Shepherding, Proceedings of the 11th USENIX Security Symposium, p.191-206, August 05-09, 2002
Naveen Kumar , Bruce R. Childers , Daniel Williams , Jack W. Davidson , Mary Lou Soffa, Compile-time planning for overhead reduction in software dynamic translators, International Journal of Parallel Programming, v.33 n.2, p.103-114, June 2005[doi>10.1007/s10766-005-3573-7]
Chi-Keung Luk , Robert Cohn , Robert Muth , Harish Patil , Artur Klauser , Geoff Lowney , Steven Wallace , Vijay Janapa Reddi , Kim Hazelwood, Pin: building customized program analysis tools with dynamic instrumentation, Proceedings of the 2005 ACM SIGPLAN conference on Programming language design and implementation, June 12-15, 2005, Chicago, IL, USA[doi>10.1145/1065010.1065034]
Ryan W. Moore , José A. Baiocchi , Bruce R. Childers , Jack W. Davidson , Jason D. Hiser, Addressing the challenges of DBT for the ARM architecture, Proceedings of the 2009 ACM SIGPLAN/SIGBED conference on Languages, compilers, and tools for embedded systems, June 19-20, 2009, Dublin, Ireland[doi>10.1145/1542452.1542472]
Kevin Scott , Jack Davidson , Kevin Skadron, Low-overhead Software Dynamic Translation, University of Virginia, Charlottesville, VA, 2001
Scott, K. and Davidson, J. 2001b. Strata: A software dynamic translation infrastructure. In Proceedings of the IEEE Workshop on Binary Translation.
K. Scott , N. Kumar , S. Velusamy , B. Childers , J. W. Davidson , M. L. Soffa, Retargetable and reconfigurable software dynamic translation, Proceedings of the international symposium on Code generation and optimization: feedback-directed and runtime optimization, March 23-26, 2003, San Francisco, California
Robert Sedgewick, Algorithms, Addison-Wesley Longman Publishing Co., Inc., Boston, MA, 1984
Kevin Skadron , Pritpal S. Ahuja , Margaret Martonosi , Douglas W. Clark, Improving prediction for procedure returns with return-address-stack repair mechanisms, Proceedings of the 31st annual ACM/IEEE international symposium on Microarchitecture, p.259-271, November 1998, Dallas, Texas, USA
Jim Smith , Ravi Nair, Virtual Machines: Versatile Platforms for Systems and Processes (The Morgan Kaufmann Series in Computer Architecture and Design), Morgan Kaufmann Publishers Inc., San Francisco, CA, 2005
Sridhar, S., Shapiro, J. S., and Bungale, P. P. 2005. HDTrans: A low-overhead dynamic translator. In Proceedings of the Workshop on Binary Instrumentation and Applications. IEEE Computer Society.
Standard Performance Evaluation Corporation. SPEC CPU2000 Benchmarks. http://www.specbench.org/osg/cpu2000.
Sun Microsystems 1997. UltraSPARC-IIi User's Manual. Sun Microsystems.
Transitive Corporation Ltd. 2006. Transitive website. http://www.transitive.com/.
David Ung , Cristina Cifuentes, Machine-adaptable dynamic binary translation, Proceedings of the ACM SIGPLAN workshop on Dynamic and adaptive compilation and optimization, p.41-51, January 2000[doi>10.1145/351397.351414]
Emmett Witchel , Mendel Rosenblum, Embra: fast and flexible machine simulation, Proceedings of the 1996 ACM SIGMETRICS international conference on Measurement and modeling of computer systems, p.68-79, May 23-26, 1996, Philadelphia, Pennsylvania, USA[doi>10.1145/233013.233025]
Cindy Zheng , Carol Thompson, PA-RISC to IA-64: Transparent Execution, No Recompilation, Computer, v.33 n.3, p.47-52, March 2000[doi>10.1109/2.825695]
Shukang Zhou , Bruce R. Childers , Mary Lou Soffa, Planning for code buffer management in distributed virtual execution environments, Proceedings of the 1st ACM/USENIX international conference on Virtual execution environments, June 11-12, 2005, Chicago, IL, USA[doi>10.1145/1064979.1064994]
