*****************************************************************

  Device    [PPLL]

  Author    [leiyang]

  Abstract  [The Grid Device PPLL]

  Revision History:

********************************************************************************/
symbol logsym of PPLL // pragma PAP_ARC_COLOR="210:45:45"
{
    // The bounding box
    generate ( 132 # 30 );

    //
    // Poloygon declaration
    //
    shape
    [ 0, 0]  ->  [  ,30]
                    <
                        CLKOUT4                     @[,12],
                        CLKFBOUT                    @[,20],
                        LOCKOUT_CAS                 @[,18],
                        LOCKIN_CAS                  @[,16],
                        CLKOUT4N                    @[,14],
                        CLKOUT3N                    @[,10],
                        CLKOUT2N                    @[, 8],
                        CLKOUT1N                    @[, 6],
                        CLKOUT0N                    @[, 4],
                        CLKFBOUTN                   @[, 2]
                    >
             ->  [132,30]
                    <
                        PCLK                        @[130,],
                        TEST_CLK                    @[128,],
                        TEST_SI                     @[126,],
                        TEST_SE_N                   @[124,],
                        TEST_RSTN                   @[122,],
                        TEST_MODE_N                 @[120,],
                        PWRITE                      @[118,],
                        PWDATA[15]                  @[116,],
                        PWDATA[14]                  @[114,],
                        PWDATA[13]                  @[112,],
                        PWDATA[12]                  @[110,],
                        PWDATA[11]                  @[108,],
                        PWDATA[10]                  @[106,],
                        PWDATA[9]                   @[104,],
                        PWDATA[8]                   @[102,],
                        PWDATA[7]                   @[100,],
                        PWDATA[6]                   @[ 98,],
                        PWDATA[5]                   @[ 96,],
                        PWDATA[4]                   @[ 94,],
                        PWDATA[3]                   @[ 92,],
                        PWDATA[2]                   @[ 90,],
                        PWDATA[1]                   @[ 88,],
                        PWDATA[0]                   @[ 86,],
                        PSEL                        @[ 84,],
                        PRESETN                     @[ 82,],
                        PLL_RST                     @[ 80,],
                        PLL_PWD                     @[ 78,],
                        PFDEN                       @[ 76,],
                        PENABLE                     @[ 74,],
                        PADDR[3]                    @[ 72,],
                        PADDR[4]                    @[ 70,],
                        DYNSEL_CLKIN                @[ 68,],
                        PADDR[0]                    @[ 66,],
                        PADDR[1]                    @[ 64,],
                        PADDR[2]                    @[ 62,],
                        CLKOUTPHY_GATE              @[ 60,],
                        CLKOUT3_GATE                @[ 58,],
                        CLKOUT4_GATE                @[ 56,],
                        CLKOUT2_GATE                @[ 54,],
                        CLKOUT0_GATE                @[ 52,],
                        CLKFBOUT_GATE               @[ 50,],
                        CLKOUT1_GATE                @[ 48,],
                        PREADY                      @[ 46,],
                        TEST_SO                     @[ 44,],
                        PLL_LS_TEST                 @[ 42,],
                        PLL_LOCK                    @[ 40,],
                        PFDTOP_CLK_TEST             @[ 38,],
                        CLKOUTPHY                   @[ 36,],
                        CLKOUTPHYN                  @[ 34,],
                        PRDATA[0]                   @[ 32,],
                        PRDATA[1]                   @[ 30,],
                        PRDATA[2]                   @[ 28,],
                        PRDATA[3]                   @[ 26,],
                        PRDATA[4]                   @[ 24,],
                        PRDATA[5]                   @[ 22,],
                        PRDATA[6]                   @[ 20,],
                        PRDATA[7]                   @[ 18,],
                        PRDATA[8]                   @[ 16,],
                        PRDATA[9]                   @[ 14,],
                        PRDATA[10]                  @[ 12,],
                        PRDATA[11]                  @[ 10,],
                        PRDATA[12]                  @[  8,],
                        PRDATA[13]                  @[  6,],
                        PRDATA[14]                  @[  4,],
                        PRDATA[15]                  @[  2,]
                    >
             ->  [132, 0]
                    <
                        CLKOUT3                     @[, 2],
                        CLKOUT2                     @[, 4],
                        CLKOUT1                     @[, 6],
                        CLKOUT0                     @[, 8]
                    >
             ->  [ 0, 0]
                    <
                        CLK_IN0                     @[24, ],
                        CLK_IN1                     @[22, ],
                        CLK_FB                      @[20, ]
                    >
              ;

}; // symbol logsym of PPLL
/*******************************************************************************

  Device    [PPLL]

  Author    [rjliu]

  Abstract  [The floorplan symbol]

  Revision History:

********************************************************************************/
symbol fpsym of PPLL // pragma PAP_ARC_COLOR="210:45:45"
{
    // The bounding box
    generate ( 140 # 240 );

    shape
    [ 0, 0 ]  ->  [ , 240 ]
              ->  [ 140,240]
              ->  [ , 0 ]
              ->  [ 0, ];


    "PPLL" @ [70,120];


}; // end of symbol fpsym of PPLL
