Lattice Timing Report -  Setup  and Hold, Version Radiant Software (64-bit) 2024.1.0.34.2

Wed Dec  4 21:51:05 2024

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2024 Lattice Semiconductor Corporation,  All rights reserved.

Command line:    timing -sethld -v 10 -u 10 -endpoints 10 -nperend 1 -sp High-Performance_1.2V -hsp m -pwrprd -html -rpt single_final_project_impl_1.twr single_final_project_impl_1.udb -gui -msgset C:/Users/jphilion/Desktop/e155-final-project/singleFileFPGA/radiant_project/promote.xml

-----------------------------------------
Design:          top
Family:          iCE40UP
Device:          iCE40UP5K
Package:         SG48
Performance:     High-Performance_1.2V
Package Status:                     Preliminary    Version 1.5
**Performance Hardware Data Status :   Advanced Version 1.0
-----------------------------------------


=====================================================================
                    Table of Contents
=====================================================================
    1  Timing Overview
        1.1  SDC Constraints
        1.2  Constraint Coverage
        1.3  Overall Summary
        1.4  Unconstrained Report
        1.5  Combinational Loop
    2  Setup at Speed Grade High-Performance_1.2V Corner at 100 Degrees
        2.1  Clock Summary
        2.2  Endpoint slacks
        2.3  Detailed Report
    3  Hold at Speed Grade m Corner at -40 Degrees
        3.1  Endpoint slacks
        3.2  Detailed Report

=====================================================================
                    End of Table of Contents
=====================================================================

==============================================
1  Timing Overview
==============================================

1.1  SDC Constraints
=====================
create_clock -name {int_osc} -period 20.8333 [get_pins {hf_osc/CLKHF }] 

1.2  Constraint Coverage
---------------------------
Constraint Coverage: 11.5246%


1.3  Overall Summary
---------------------------
 Setup at Speed Grade High-Performance_1.2V Corner at 100 Degrees     Timing Errors: 0 endpoints;  Total Negative Slack: 0.000 ns 
 Hold at Speed Grade m Corner at -40 Degrees                          Timing Errors: 0 endpoints;  Total Negative Slack: 0.000 ns 

1.4  Unconstrained Report
===========================

1.4.1  Unconstrained Start/End Points
--------------------------------------

Clocked but unconstrained timing start points
--------------------------------------------------
There is no start point satisfying reporting criteria


Clocked but unconstrained timing end points
--------------------------------------------------
There is no end point satisfying reporting criteria


1.4.2  Start/End Points Without Timing Constraints
---------------------------------------------------

I/O ports without constraint
----------------------------
Possible constraints to use on I/O ports are:
set_input_delay,
set_output_delay,
set_max_delay,
create_clock,
create_generated_clock,
...

-------------------------------------------------------------------
     Listing 10 Start or End Points     |           Type           
-------------------------------------------------------------------
sdi                                     |                     input
cs                                      |                     input
sclk                                    |                     input
reset                                   |                     input
d[3]                                    |                    output
d[4]                                    |                    output
d[5]                                    |                    output
d[6]                                    |                    output
laD7_P37                                |                    output
laD6_P43                                |                    output
-------------------------------------------------------------------
                                        |                          
Number of I/O ports without constraint  |                        18
                                        |                          
-------------------------------------------------------------------

Nets without clock definition
Define a clock on a top level port or a generated clock on a clock divider pin associated with this net(s).
-------------------------------------------------------------------
            Listing 2 Net(s)            |        Source pin        
-------------------------------------------------------------------
clk                                     |                   clk_c/Q
sclk_c                                  |        sclk_pad.bb_inst/O
-------------------------------------------------------------------
                                        |                          
Number of clock nets without clock defi |                          
nition                                  |                         2
                                        |                          
-------------------------------------------------------------------


1.5  Combinational Loop
========================
None

===============================================================
2  Setup at Speed Grade High-Performance_1.2V Corner at 100 Degrees
===============================================================

2.1  Clock Summary
=======================

2.1.1 Clock "int_osc"
=======================
create_clock -name {int_osc} -period 20.8333 [get_pins {hf_osc/CLKHF }] 

Single Clock Domain
-------------------------------------------------------------------------------------------------------
             Clock int_osc              |                    |       Period       |     Frequency      
-------------------------------------------------------------------------------------------------------
 From int_osc                           |             Target |          20.833 ns |         48.000 MHz 
                                        | Actual (all paths) |          20.792 ns |         48.095 MHz 
hf_osc/CLKHF (MPW)                      |   (50% duty cycle) |          20.792 ns |         48.095 MHz 
-------------------------------------------------------------------------------------------------------

Clock Domain Crossing

2.2  Endpoint slacks
=======================
-------------------------------------------------------
          Listing 10 End Points          |    Slack    
-------------------------------------------------------
debug_counter_1176__i24/D                |    7.986 ns 
debug_counter_1176__i23/D                |    8.818 ns 
debug_counter_1176__i22/D                |    9.095 ns 
debug_counter_1176__i21/D                |    9.372 ns 
debug_counter_1176__i20/D                |    9.649 ns 
debug_counter_1176__i19/D                |    9.926 ns 
debug_counter_1176__i18/D                |   10.203 ns 
clk_counter_1177__i18/D                  |   10.203 ns 
debug_counter_1176__i17/D                |   10.480 ns 
clk_counter_1177__i17/D                  |   10.480 ns 
-------------------------------------------------------
                                         |             
Setup # of endpoints with negative slack:|           0 
                                         |             
-------------------------------------------------------

2.3  Detailed Report
=======================


XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX

Detail report of critical paths

XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX

 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

 ++++Path 1  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : debug_counter_1176__i1/Q  (SLICE_R17C28A)
Path End         : debug_counter_1176__i24/D  (SLICE_R17C31A)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 25
Delay Ratio      : 34.4% (route), 65.6% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 20.833 ns 
Path Slack       : 7.986 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY           0.000                  0.000  26      
int_osc                                                      NET DELAY               5.499                  5.499  26      
debug_counter_1176__i1/CK                                    CLOCK PIN               0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
debug_counter_1176__i1/CK->debug_counter_1176__i1/Q
                                          SLICE_R17C28A      CLK_TO_Q1_DELAY         1.388                  6.887  1       
n24                                                          NET DELAY               2.022                  8.909  1       
debug_counter_1176_add_4_1/C1->debug_counter_1176_add_4_1/CO1
                                          SLICE_R17C28A      C1_TO_COUT1_DELAY       0.343                  9.252  2       
n6836                                                        NET DELAY               0.000                  9.252  2       
debug_counter_1176_add_4_3/CI0->debug_counter_1176_add_4_3/CO0
                                          SLICE_R17C28B      CIN0_TO_COUT0_DELAY     0.277                  9.529  2       
n8689                                                        NET DELAY               0.000                  9.529  2       
debug_counter_1176_add_4_3/CI1->debug_counter_1176_add_4_3/CO1
                                          SLICE_R17C28B      CIN1_TO_COUT1_DELAY     0.277                  9.806  2       
n6838                                                        NET DELAY               0.000                  9.806  2       
debug_counter_1176_add_4_5/CI0->debug_counter_1176_add_4_5/CO0
                                          SLICE_R17C28C      CIN0_TO_COUT0_DELAY     0.277                 10.083  2       
n8692                                                        NET DELAY               0.000                 10.083  2       
debug_counter_1176_add_4_5/CI1->debug_counter_1176_add_4_5/CO1
                                          SLICE_R17C28C      CIN1_TO_COUT1_DELAY     0.277                 10.360  2       
n6840                                                        NET DELAY               0.000                 10.360  2       
debug_counter_1176_add_4_7/CI0->debug_counter_1176_add_4_7/CO0
                                          SLICE_R17C28D      CIN0_TO_COUT0_DELAY     0.277                 10.637  2       
n8695                                                        NET DELAY               0.000                 10.637  2       
debug_counter_1176_add_4_7/CI1->debug_counter_1176_add_4_7/CO1
                                          SLICE_R17C28D      CIN1_TO_COUT1_DELAY     0.277                 10.914  2       
n6842                                                        NET DELAY               0.555                 11.469  2       
debug_counter_1176_add_4_9/CI0->debug_counter_1176_add_4_9/CO0
                                          SLICE_R17C29A      CIN0_TO_COUT0_DELAY     0.277                 11.746  2       
n8698                                                        NET DELAY               0.000                 11.746  2       
debug_counter_1176_add_4_9/CI1->debug_counter_1176_add_4_9/CO1
                                          SLICE_R17C29A      CIN1_TO_COUT1_DELAY     0.277                 12.023  2       
n6844                                                        NET DELAY               0.000                 12.023  2       
debug_counter_1176_add_4_11/CI0->debug_counter_1176_add_4_11/CO0
                                          SLICE_R17C29B      CIN0_TO_COUT0_DELAY     0.277                 12.300  2       
n8701                                                        NET DELAY               0.000                 12.300  2       
debug_counter_1176_add_4_11/CI1->debug_counter_1176_add_4_11/CO1
                                          SLICE_R17C29B      CIN1_TO_COUT1_DELAY     0.277                 12.577  2       
n6846                                                        NET DELAY               0.000                 12.577  2       
debug_counter_1176_add_4_13/CI0->debug_counter_1176_add_4_13/CO0
                                          SLICE_R17C29C      CIN0_TO_COUT0_DELAY     0.277                 12.854  2       
n8704                                                        NET DELAY               0.000                 12.854  2       
debug_counter_1176_add_4_13/CI1->debug_counter_1176_add_4_13/CO1
                                          SLICE_R17C29C      CIN1_TO_COUT1_DELAY     0.277                 13.131  2       
n6848                                                        NET DELAY               0.000                 13.131  2       
debug_counter_1176_add_4_15/CI0->debug_counter_1176_add_4_15/CO0
                                          SLICE_R17C29D      CIN0_TO_COUT0_DELAY     0.277                 13.408  2       
n8707                                                        NET DELAY               0.000                 13.408  2       
debug_counter_1176_add_4_15/CI1->debug_counter_1176_add_4_15/CO1
                                          SLICE_R17C29D      CIN1_TO_COUT1_DELAY     0.277                 13.685  2       
n6850                                                        NET DELAY               0.555                 14.240  2       
debug_counter_1176_add_4_17/CI0->debug_counter_1176_add_4_17/CO0
                                          SLICE_R17C30A      CIN0_TO_COUT0_DELAY     0.277                 14.517  2       
n8710                                                        NET DELAY               0.000                 14.517  2       
debug_counter_1176_add_4_17/CI1->debug_counter_1176_add_4_17/CO1
                                          SLICE_R17C30A      CIN1_TO_COUT1_DELAY     0.277                 14.794  2       
n6852                                                        NET DELAY               0.000                 14.794  2       
debug_counter_1176_add_4_19/CI0->debug_counter_1176_add_4_19/CO0
                                          SLICE_R17C30B      CIN0_TO_COUT0_DELAY     0.277                 15.071  2       
n8713                                                        NET DELAY               0.000                 15.071  2       
debug_counter_1176_add_4_19/CI1->debug_counter_1176_add_4_19/CO1
                                          SLICE_R17C30B      CIN1_TO_COUT1_DELAY     0.277                 15.348  2       
n6854                                                        NET DELAY               0.000                 15.348  2       
debug_counter_1176_add_4_21/CI0->debug_counter_1176_add_4_21/CO0
                                          SLICE_R17C30C      CIN0_TO_COUT0_DELAY     0.277                 15.625  2       
n8716                                                        NET DELAY               0.000                 15.625  2       
debug_counter_1176_add_4_21/CI1->debug_counter_1176_add_4_21/CO1
                                          SLICE_R17C30C      CIN1_TO_COUT1_DELAY     0.277                 15.902  2       
n6856                                                        NET DELAY               0.000                 15.902  2       
debug_counter_1176_add_4_23/CI0->debug_counter_1176_add_4_23/CO0
                                          SLICE_R17C30D      CIN0_TO_COUT0_DELAY     0.277                 16.179  2       
n8719                                                        NET DELAY               0.000                 16.179  2       
debug_counter_1176_add_4_23/CI1->debug_counter_1176_add_4_23/CO1
                                          SLICE_R17C30D      CIN1_TO_COUT1_DELAY     0.277                 16.456  2       
n6858                                                        NET DELAY               1.216                 17.672  2       
debug_counter_1176_add_4_25/D0->debug_counter_1176_add_4_25/S0
                                          SLICE_R17C31A      D0_TO_F0_DELAY          0.476                 18.148  1       
n102                                                         NET DELAY               0.000                 18.148  1       
debug_counter_1176__i24/D                                    ENDPOINT                0.000                 18.148  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
                                                             CONSTRAINT              0.000                 20.833  1       
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY           0.000                 20.833  26      
int_osc                                                      NET DELAY               5.499                 26.332  26      
debug_counter_1176__i24/CK                                   CLOCK PIN               0.000                 26.332  1       
                                                             Uncertainty          -(0.000)                 26.332  
                                                             Setup time           -(0.198)                 26.134  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
Required Time                                                                                              26.134  
Arrival Time                                                                                            -(18.147)  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                        7.986  




++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : debug_counter_1176__i1/Q  (SLICE_R17C28A)
Path End         : debug_counter_1176__i23/D  (SLICE_R17C30D)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 24
Delay Ratio      : 32.1% (route), 67.9% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 20.833 ns 
Path Slack       : 8.818 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY           0.000                  0.000  26      
int_osc                                                      NET DELAY               5.499                  5.499  26      
debug_counter_1176__i1/CK                                    CLOCK PIN               0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
debug_counter_1176__i1/CK->debug_counter_1176__i1/Q
                                          SLICE_R17C28A      CLK_TO_Q1_DELAY         1.388                  6.887  1       
n24                                                          NET DELAY               2.022                  8.909  1       
debug_counter_1176_add_4_1/C1->debug_counter_1176_add_4_1/CO1
                                          SLICE_R17C28A      C1_TO_COUT1_DELAY       0.343                  9.252  2       
n6836                                                        NET DELAY               0.000                  9.252  2       
debug_counter_1176_add_4_3/CI0->debug_counter_1176_add_4_3/CO0
                                          SLICE_R17C28B      CIN0_TO_COUT0_DELAY     0.277                  9.529  2       
n8689                                                        NET DELAY               0.000                  9.529  2       
debug_counter_1176_add_4_3/CI1->debug_counter_1176_add_4_3/CO1
                                          SLICE_R17C28B      CIN1_TO_COUT1_DELAY     0.277                  9.806  2       
n6838                                                        NET DELAY               0.000                  9.806  2       
debug_counter_1176_add_4_5/CI0->debug_counter_1176_add_4_5/CO0
                                          SLICE_R17C28C      CIN0_TO_COUT0_DELAY     0.277                 10.083  2       
n8692                                                        NET DELAY               0.000                 10.083  2       
debug_counter_1176_add_4_5/CI1->debug_counter_1176_add_4_5/CO1
                                          SLICE_R17C28C      CIN1_TO_COUT1_DELAY     0.277                 10.360  2       
n6840                                                        NET DELAY               0.000                 10.360  2       
debug_counter_1176_add_4_7/CI0->debug_counter_1176_add_4_7/CO0
                                          SLICE_R17C28D      CIN0_TO_COUT0_DELAY     0.277                 10.637  2       
n8695                                                        NET DELAY               0.000                 10.637  2       
debug_counter_1176_add_4_7/CI1->debug_counter_1176_add_4_7/CO1
                                          SLICE_R17C28D      CIN1_TO_COUT1_DELAY     0.277                 10.914  2       
n6842                                                        NET DELAY               0.555                 11.469  2       
debug_counter_1176_add_4_9/CI0->debug_counter_1176_add_4_9/CO0
                                          SLICE_R17C29A      CIN0_TO_COUT0_DELAY     0.277                 11.746  2       
n8698                                                        NET DELAY               0.000                 11.746  2       
debug_counter_1176_add_4_9/CI1->debug_counter_1176_add_4_9/CO1
                                          SLICE_R17C29A      CIN1_TO_COUT1_DELAY     0.277                 12.023  2       
n6844                                                        NET DELAY               0.000                 12.023  2       
debug_counter_1176_add_4_11/CI0->debug_counter_1176_add_4_11/CO0
                                          SLICE_R17C29B      CIN0_TO_COUT0_DELAY     0.277                 12.300  2       
n8701                                                        NET DELAY               0.000                 12.300  2       
debug_counter_1176_add_4_11/CI1->debug_counter_1176_add_4_11/CO1
                                          SLICE_R17C29B      CIN1_TO_COUT1_DELAY     0.277                 12.577  2       
n6846                                                        NET DELAY               0.000                 12.577  2       
debug_counter_1176_add_4_13/CI0->debug_counter_1176_add_4_13/CO0
                                          SLICE_R17C29C      CIN0_TO_COUT0_DELAY     0.277                 12.854  2       
n8704                                                        NET DELAY               0.000                 12.854  2       
debug_counter_1176_add_4_13/CI1->debug_counter_1176_add_4_13/CO1
                                          SLICE_R17C29C      CIN1_TO_COUT1_DELAY     0.277                 13.131  2       
n6848                                                        NET DELAY               0.000                 13.131  2       
debug_counter_1176_add_4_15/CI0->debug_counter_1176_add_4_15/CO0
                                          SLICE_R17C29D      CIN0_TO_COUT0_DELAY     0.277                 13.408  2       
n8707                                                        NET DELAY               0.000                 13.408  2       
debug_counter_1176_add_4_15/CI1->debug_counter_1176_add_4_15/CO1
                                          SLICE_R17C29D      CIN1_TO_COUT1_DELAY     0.277                 13.685  2       
n6850                                                        NET DELAY               0.555                 14.240  2       
debug_counter_1176_add_4_17/CI0->debug_counter_1176_add_4_17/CO0
                                          SLICE_R17C30A      CIN0_TO_COUT0_DELAY     0.277                 14.517  2       
n8710                                                        NET DELAY               0.000                 14.517  2       
debug_counter_1176_add_4_17/CI1->debug_counter_1176_add_4_17/CO1
                                          SLICE_R17C30A      CIN1_TO_COUT1_DELAY     0.277                 14.794  2       
n6852                                                        NET DELAY               0.000                 14.794  2       
debug_counter_1176_add_4_19/CI0->debug_counter_1176_add_4_19/CO0
                                          SLICE_R17C30B      CIN0_TO_COUT0_DELAY     0.277                 15.071  2       
n8713                                                        NET DELAY               0.000                 15.071  2       
debug_counter_1176_add_4_19/CI1->debug_counter_1176_add_4_19/CO1
                                          SLICE_R17C30B      CIN1_TO_COUT1_DELAY     0.277                 15.348  2       
n6854                                                        NET DELAY               0.000                 15.348  2       
debug_counter_1176_add_4_21/CI0->debug_counter_1176_add_4_21/CO0
                                          SLICE_R17C30C      CIN0_TO_COUT0_DELAY     0.277                 15.625  2       
n8716                                                        NET DELAY               0.000                 15.625  2       
debug_counter_1176_add_4_21/CI1->debug_counter_1176_add_4_21/CO1
                                          SLICE_R17C30C      CIN1_TO_COUT1_DELAY     0.277                 15.902  2       
n6856                                                        NET DELAY               0.000                 15.902  2       
debug_counter_1176_add_4_23/CI0->debug_counter_1176_add_4_23/CO0
                                          SLICE_R17C30D      CIN0_TO_COUT0_DELAY     0.277                 16.179  2       
n8719                                                        NET DELAY               0.661                 16.840  2       
debug_counter_1176_add_4_23/D1->debug_counter_1176_add_4_23/S1
                                          SLICE_R17C30D      D1_TO_F1_DELAY          0.476                 17.316  1       
n103                                                         NET DELAY               0.000                 17.316  1       
debug_counter_1176__i23/D                                    ENDPOINT                0.000                 17.316  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
                                                             CONSTRAINT              0.000                 20.833  1       
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY           0.000                 20.833  26      
int_osc                                                      NET DELAY               5.499                 26.332  26      
{debug_counter_1176__i22/CK   debug_counter_1176__i23/CK}
                                                             CLOCK PIN               0.000                 26.332  1       
                                                             Uncertainty          -(0.000)                 26.332  
                                                             Setup time           -(0.198)                 26.134  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
Required Time                                                                                              26.134  
Arrival Time                                                                                            -(17.315)  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                        8.818  




++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : debug_counter_1176__i1/Q  (SLICE_R17C28A)
Path End         : debug_counter_1176__i22/D  (SLICE_R17C30D)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 23
Delay Ratio      : 32.9% (route), 67.1% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 20.833 ns 
Path Slack       : 9.095 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY           0.000                  0.000  26      
int_osc                                                      NET DELAY               5.499                  5.499  26      
debug_counter_1176__i1/CK                                    CLOCK PIN               0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
debug_counter_1176__i1/CK->debug_counter_1176__i1/Q
                                          SLICE_R17C28A      CLK_TO_Q1_DELAY         1.388                  6.887  1       
n24                                                          NET DELAY               2.022                  8.909  1       
debug_counter_1176_add_4_1/C1->debug_counter_1176_add_4_1/CO1
                                          SLICE_R17C28A      C1_TO_COUT1_DELAY       0.343                  9.252  2       
n6836                                                        NET DELAY               0.000                  9.252  2       
debug_counter_1176_add_4_3/CI0->debug_counter_1176_add_4_3/CO0
                                          SLICE_R17C28B      CIN0_TO_COUT0_DELAY     0.277                  9.529  2       
n8689                                                        NET DELAY               0.000                  9.529  2       
debug_counter_1176_add_4_3/CI1->debug_counter_1176_add_4_3/CO1
                                          SLICE_R17C28B      CIN1_TO_COUT1_DELAY     0.277                  9.806  2       
n6838                                                        NET DELAY               0.000                  9.806  2       
debug_counter_1176_add_4_5/CI0->debug_counter_1176_add_4_5/CO0
                                          SLICE_R17C28C      CIN0_TO_COUT0_DELAY     0.277                 10.083  2       
n8692                                                        NET DELAY               0.000                 10.083  2       
debug_counter_1176_add_4_5/CI1->debug_counter_1176_add_4_5/CO1
                                          SLICE_R17C28C      CIN1_TO_COUT1_DELAY     0.277                 10.360  2       
n6840                                                        NET DELAY               0.000                 10.360  2       
debug_counter_1176_add_4_7/CI0->debug_counter_1176_add_4_7/CO0
                                          SLICE_R17C28D      CIN0_TO_COUT0_DELAY     0.277                 10.637  2       
n8695                                                        NET DELAY               0.000                 10.637  2       
debug_counter_1176_add_4_7/CI1->debug_counter_1176_add_4_7/CO1
                                          SLICE_R17C28D      CIN1_TO_COUT1_DELAY     0.277                 10.914  2       
n6842                                                        NET DELAY               0.555                 11.469  2       
debug_counter_1176_add_4_9/CI0->debug_counter_1176_add_4_9/CO0
                                          SLICE_R17C29A      CIN0_TO_COUT0_DELAY     0.277                 11.746  2       
n8698                                                        NET DELAY               0.000                 11.746  2       
debug_counter_1176_add_4_9/CI1->debug_counter_1176_add_4_9/CO1
                                          SLICE_R17C29A      CIN1_TO_COUT1_DELAY     0.277                 12.023  2       
n6844                                                        NET DELAY               0.000                 12.023  2       
debug_counter_1176_add_4_11/CI0->debug_counter_1176_add_4_11/CO0
                                          SLICE_R17C29B      CIN0_TO_COUT0_DELAY     0.277                 12.300  2       
n8701                                                        NET DELAY               0.000                 12.300  2       
debug_counter_1176_add_4_11/CI1->debug_counter_1176_add_4_11/CO1
                                          SLICE_R17C29B      CIN1_TO_COUT1_DELAY     0.277                 12.577  2       
n6846                                                        NET DELAY               0.000                 12.577  2       
debug_counter_1176_add_4_13/CI0->debug_counter_1176_add_4_13/CO0
                                          SLICE_R17C29C      CIN0_TO_COUT0_DELAY     0.277                 12.854  2       
n8704                                                        NET DELAY               0.000                 12.854  2       
debug_counter_1176_add_4_13/CI1->debug_counter_1176_add_4_13/CO1
                                          SLICE_R17C29C      CIN1_TO_COUT1_DELAY     0.277                 13.131  2       
n6848                                                        NET DELAY               0.000                 13.131  2       
debug_counter_1176_add_4_15/CI0->debug_counter_1176_add_4_15/CO0
                                          SLICE_R17C29D      CIN0_TO_COUT0_DELAY     0.277                 13.408  2       
n8707                                                        NET DELAY               0.000                 13.408  2       
debug_counter_1176_add_4_15/CI1->debug_counter_1176_add_4_15/CO1
                                          SLICE_R17C29D      CIN1_TO_COUT1_DELAY     0.277                 13.685  2       
n6850                                                        NET DELAY               0.555                 14.240  2       
debug_counter_1176_add_4_17/CI0->debug_counter_1176_add_4_17/CO0
                                          SLICE_R17C30A      CIN0_TO_COUT0_DELAY     0.277                 14.517  2       
n8710                                                        NET DELAY               0.000                 14.517  2       
debug_counter_1176_add_4_17/CI1->debug_counter_1176_add_4_17/CO1
                                          SLICE_R17C30A      CIN1_TO_COUT1_DELAY     0.277                 14.794  2       
n6852                                                        NET DELAY               0.000                 14.794  2       
debug_counter_1176_add_4_19/CI0->debug_counter_1176_add_4_19/CO0
                                          SLICE_R17C30B      CIN0_TO_COUT0_DELAY     0.277                 15.071  2       
n8713                                                        NET DELAY               0.000                 15.071  2       
debug_counter_1176_add_4_19/CI1->debug_counter_1176_add_4_19/CO1
                                          SLICE_R17C30B      CIN1_TO_COUT1_DELAY     0.277                 15.348  2       
n6854                                                        NET DELAY               0.000                 15.348  2       
debug_counter_1176_add_4_21/CI0->debug_counter_1176_add_4_21/CO0
                                          SLICE_R17C30C      CIN0_TO_COUT0_DELAY     0.277                 15.625  2       
n8716                                                        NET DELAY               0.000                 15.625  2       
debug_counter_1176_add_4_21/CI1->debug_counter_1176_add_4_21/CO1
                                          SLICE_R17C30C      CIN1_TO_COUT1_DELAY     0.277                 15.902  2       
n6856                                                        NET DELAY               0.661                 16.563  2       
debug_counter_1176_add_4_23/D0->debug_counter_1176_add_4_23/S0
                                          SLICE_R17C30D      D0_TO_F0_DELAY          0.476                 17.039  1       
n104                                                         NET DELAY               0.000                 17.039  1       
debug_counter_1176__i22/D                                    ENDPOINT                0.000                 17.039  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
                                                             CONSTRAINT              0.000                 20.833  1       
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY           0.000                 20.833  26      
int_osc                                                      NET DELAY               5.499                 26.332  26      
{debug_counter_1176__i22/CK   debug_counter_1176__i23/CK}
                                                             CLOCK PIN               0.000                 26.332  1       
                                                             Uncertainty          -(0.000)                 26.332  
                                                             Setup time           -(0.198)                 26.134  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
Required Time                                                                                              26.134  
Arrival Time                                                                                            -(17.038)  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                        9.095  




++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : debug_counter_1176__i1/Q  (SLICE_R17C28A)
Path End         : debug_counter_1176__i21/D  (SLICE_R17C30C)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 22
Delay Ratio      : 33.7% (route), 66.3% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 20.833 ns 
Path Slack       : 9.372 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY           0.000                  0.000  26      
int_osc                                                      NET DELAY               5.499                  5.499  26      
debug_counter_1176__i1/CK                                    CLOCK PIN               0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
debug_counter_1176__i1/CK->debug_counter_1176__i1/Q
                                          SLICE_R17C28A      CLK_TO_Q1_DELAY         1.388                  6.887  1       
n24                                                          NET DELAY               2.022                  8.909  1       
debug_counter_1176_add_4_1/C1->debug_counter_1176_add_4_1/CO1
                                          SLICE_R17C28A      C1_TO_COUT1_DELAY       0.343                  9.252  2       
n6836                                                        NET DELAY               0.000                  9.252  2       
debug_counter_1176_add_4_3/CI0->debug_counter_1176_add_4_3/CO0
                                          SLICE_R17C28B      CIN0_TO_COUT0_DELAY     0.277                  9.529  2       
n8689                                                        NET DELAY               0.000                  9.529  2       
debug_counter_1176_add_4_3/CI1->debug_counter_1176_add_4_3/CO1
                                          SLICE_R17C28B      CIN1_TO_COUT1_DELAY     0.277                  9.806  2       
n6838                                                        NET DELAY               0.000                  9.806  2       
debug_counter_1176_add_4_5/CI0->debug_counter_1176_add_4_5/CO0
                                          SLICE_R17C28C      CIN0_TO_COUT0_DELAY     0.277                 10.083  2       
n8692                                                        NET DELAY               0.000                 10.083  2       
debug_counter_1176_add_4_5/CI1->debug_counter_1176_add_4_5/CO1
                                          SLICE_R17C28C      CIN1_TO_COUT1_DELAY     0.277                 10.360  2       
n6840                                                        NET DELAY               0.000                 10.360  2       
debug_counter_1176_add_4_7/CI0->debug_counter_1176_add_4_7/CO0
                                          SLICE_R17C28D      CIN0_TO_COUT0_DELAY     0.277                 10.637  2       
n8695                                                        NET DELAY               0.000                 10.637  2       
debug_counter_1176_add_4_7/CI1->debug_counter_1176_add_4_7/CO1
                                          SLICE_R17C28D      CIN1_TO_COUT1_DELAY     0.277                 10.914  2       
n6842                                                        NET DELAY               0.555                 11.469  2       
debug_counter_1176_add_4_9/CI0->debug_counter_1176_add_4_9/CO0
                                          SLICE_R17C29A      CIN0_TO_COUT0_DELAY     0.277                 11.746  2       
n8698                                                        NET DELAY               0.000                 11.746  2       
debug_counter_1176_add_4_9/CI1->debug_counter_1176_add_4_9/CO1
                                          SLICE_R17C29A      CIN1_TO_COUT1_DELAY     0.277                 12.023  2       
n6844                                                        NET DELAY               0.000                 12.023  2       
debug_counter_1176_add_4_11/CI0->debug_counter_1176_add_4_11/CO0
                                          SLICE_R17C29B      CIN0_TO_COUT0_DELAY     0.277                 12.300  2       
n8701                                                        NET DELAY               0.000                 12.300  2       
debug_counter_1176_add_4_11/CI1->debug_counter_1176_add_4_11/CO1
                                          SLICE_R17C29B      CIN1_TO_COUT1_DELAY     0.277                 12.577  2       
n6846                                                        NET DELAY               0.000                 12.577  2       
debug_counter_1176_add_4_13/CI0->debug_counter_1176_add_4_13/CO0
                                          SLICE_R17C29C      CIN0_TO_COUT0_DELAY     0.277                 12.854  2       
n8704                                                        NET DELAY               0.000                 12.854  2       
debug_counter_1176_add_4_13/CI1->debug_counter_1176_add_4_13/CO1
                                          SLICE_R17C29C      CIN1_TO_COUT1_DELAY     0.277                 13.131  2       
n6848                                                        NET DELAY               0.000                 13.131  2       
debug_counter_1176_add_4_15/CI0->debug_counter_1176_add_4_15/CO0
                                          SLICE_R17C29D      CIN0_TO_COUT0_DELAY     0.277                 13.408  2       
n8707                                                        NET DELAY               0.000                 13.408  2       
debug_counter_1176_add_4_15/CI1->debug_counter_1176_add_4_15/CO1
                                          SLICE_R17C29D      CIN1_TO_COUT1_DELAY     0.277                 13.685  2       
n6850                                                        NET DELAY               0.555                 14.240  2       
debug_counter_1176_add_4_17/CI0->debug_counter_1176_add_4_17/CO0
                                          SLICE_R17C30A      CIN0_TO_COUT0_DELAY     0.277                 14.517  2       
n8710                                                        NET DELAY               0.000                 14.517  2       
debug_counter_1176_add_4_17/CI1->debug_counter_1176_add_4_17/CO1
                                          SLICE_R17C30A      CIN1_TO_COUT1_DELAY     0.277                 14.794  2       
n6852                                                        NET DELAY               0.000                 14.794  2       
debug_counter_1176_add_4_19/CI0->debug_counter_1176_add_4_19/CO0
                                          SLICE_R17C30B      CIN0_TO_COUT0_DELAY     0.277                 15.071  2       
n8713                                                        NET DELAY               0.000                 15.071  2       
debug_counter_1176_add_4_19/CI1->debug_counter_1176_add_4_19/CO1
                                          SLICE_R17C30B      CIN1_TO_COUT1_DELAY     0.277                 15.348  2       
n6854                                                        NET DELAY               0.000                 15.348  2       
debug_counter_1176_add_4_21/CI0->debug_counter_1176_add_4_21/CO0
                                          SLICE_R17C30C      CIN0_TO_COUT0_DELAY     0.277                 15.625  2       
n8716                                                        NET DELAY               0.661                 16.286  2       
debug_counter_1176_add_4_21/D1->debug_counter_1176_add_4_21/S1
                                          SLICE_R17C30C      D1_TO_F1_DELAY          0.476                 16.762  1       
n105                                                         NET DELAY               0.000                 16.762  1       
debug_counter_1176__i21/D                                    ENDPOINT                0.000                 16.762  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
                                                             CONSTRAINT              0.000                 20.833  1       
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY           0.000                 20.833  26      
int_osc                                                      NET DELAY               5.499                 26.332  26      
{debug_counter_1176__i20/CK   debug_counter_1176__i21/CK}
                                                             CLOCK PIN               0.000                 26.332  1       
                                                             Uncertainty          -(0.000)                 26.332  
                                                             Setup time           -(0.198)                 26.134  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
Required Time                                                                                              26.134  
Arrival Time                                                                                            -(16.761)  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                        9.372  




++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : debug_counter_1176__i1/Q  (SLICE_R17C28A)
Path End         : debug_counter_1176__i20/D  (SLICE_R17C30C)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 21
Delay Ratio      : 34.5% (route), 65.5% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 20.833 ns 
Path Slack       : 9.649 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY           0.000                  0.000  26      
int_osc                                                      NET DELAY               5.499                  5.499  26      
debug_counter_1176__i1/CK                                    CLOCK PIN               0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
debug_counter_1176__i1/CK->debug_counter_1176__i1/Q
                                          SLICE_R17C28A      CLK_TO_Q1_DELAY         1.388                  6.887  1       
n24                                                          NET DELAY               2.022                  8.909  1       
debug_counter_1176_add_4_1/C1->debug_counter_1176_add_4_1/CO1
                                          SLICE_R17C28A      C1_TO_COUT1_DELAY       0.343                  9.252  2       
n6836                                                        NET DELAY               0.000                  9.252  2       
debug_counter_1176_add_4_3/CI0->debug_counter_1176_add_4_3/CO0
                                          SLICE_R17C28B      CIN0_TO_COUT0_DELAY     0.277                  9.529  2       
n8689                                                        NET DELAY               0.000                  9.529  2       
debug_counter_1176_add_4_3/CI1->debug_counter_1176_add_4_3/CO1
                                          SLICE_R17C28B      CIN1_TO_COUT1_DELAY     0.277                  9.806  2       
n6838                                                        NET DELAY               0.000                  9.806  2       
debug_counter_1176_add_4_5/CI0->debug_counter_1176_add_4_5/CO0
                                          SLICE_R17C28C      CIN0_TO_COUT0_DELAY     0.277                 10.083  2       
n8692                                                        NET DELAY               0.000                 10.083  2       
debug_counter_1176_add_4_5/CI1->debug_counter_1176_add_4_5/CO1
                                          SLICE_R17C28C      CIN1_TO_COUT1_DELAY     0.277                 10.360  2       
n6840                                                        NET DELAY               0.000                 10.360  2       
debug_counter_1176_add_4_7/CI0->debug_counter_1176_add_4_7/CO0
                                          SLICE_R17C28D      CIN0_TO_COUT0_DELAY     0.277                 10.637  2       
n8695                                                        NET DELAY               0.000                 10.637  2       
debug_counter_1176_add_4_7/CI1->debug_counter_1176_add_4_7/CO1
                                          SLICE_R17C28D      CIN1_TO_COUT1_DELAY     0.277                 10.914  2       
n6842                                                        NET DELAY               0.555                 11.469  2       
debug_counter_1176_add_4_9/CI0->debug_counter_1176_add_4_9/CO0
                                          SLICE_R17C29A      CIN0_TO_COUT0_DELAY     0.277                 11.746  2       
n8698                                                        NET DELAY               0.000                 11.746  2       
debug_counter_1176_add_4_9/CI1->debug_counter_1176_add_4_9/CO1
                                          SLICE_R17C29A      CIN1_TO_COUT1_DELAY     0.277                 12.023  2       
n6844                                                        NET DELAY               0.000                 12.023  2       
debug_counter_1176_add_4_11/CI0->debug_counter_1176_add_4_11/CO0
                                          SLICE_R17C29B      CIN0_TO_COUT0_DELAY     0.277                 12.300  2       
n8701                                                        NET DELAY               0.000                 12.300  2       
debug_counter_1176_add_4_11/CI1->debug_counter_1176_add_4_11/CO1
                                          SLICE_R17C29B      CIN1_TO_COUT1_DELAY     0.277                 12.577  2       
n6846                                                        NET DELAY               0.000                 12.577  2       
debug_counter_1176_add_4_13/CI0->debug_counter_1176_add_4_13/CO0
                                          SLICE_R17C29C      CIN0_TO_COUT0_DELAY     0.277                 12.854  2       
n8704                                                        NET DELAY               0.000                 12.854  2       
debug_counter_1176_add_4_13/CI1->debug_counter_1176_add_4_13/CO1
                                          SLICE_R17C29C      CIN1_TO_COUT1_DELAY     0.277                 13.131  2       
n6848                                                        NET DELAY               0.000                 13.131  2       
debug_counter_1176_add_4_15/CI0->debug_counter_1176_add_4_15/CO0
                                          SLICE_R17C29D      CIN0_TO_COUT0_DELAY     0.277                 13.408  2       
n8707                                                        NET DELAY               0.000                 13.408  2       
debug_counter_1176_add_4_15/CI1->debug_counter_1176_add_4_15/CO1
                                          SLICE_R17C29D      CIN1_TO_COUT1_DELAY     0.277                 13.685  2       
n6850                                                        NET DELAY               0.555                 14.240  2       
debug_counter_1176_add_4_17/CI0->debug_counter_1176_add_4_17/CO0
                                          SLICE_R17C30A      CIN0_TO_COUT0_DELAY     0.277                 14.517  2       
n8710                                                        NET DELAY               0.000                 14.517  2       
debug_counter_1176_add_4_17/CI1->debug_counter_1176_add_4_17/CO1
                                          SLICE_R17C30A      CIN1_TO_COUT1_DELAY     0.277                 14.794  2       
n6852                                                        NET DELAY               0.000                 14.794  2       
debug_counter_1176_add_4_19/CI0->debug_counter_1176_add_4_19/CO0
                                          SLICE_R17C30B      CIN0_TO_COUT0_DELAY     0.277                 15.071  2       
n8713                                                        NET DELAY               0.000                 15.071  2       
debug_counter_1176_add_4_19/CI1->debug_counter_1176_add_4_19/CO1
                                          SLICE_R17C30B      CIN1_TO_COUT1_DELAY     0.277                 15.348  2       
n6854                                                        NET DELAY               0.661                 16.009  2       
debug_counter_1176_add_4_21/D0->debug_counter_1176_add_4_21/S0
                                          SLICE_R17C30C      D0_TO_F0_DELAY          0.476                 16.485  1       
n106                                                         NET DELAY               0.000                 16.485  1       
debug_counter_1176__i20/D                                    ENDPOINT                0.000                 16.485  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
                                                             CONSTRAINT              0.000                 20.833  1       
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY           0.000                 20.833  26      
int_osc                                                      NET DELAY               5.499                 26.332  26      
{debug_counter_1176__i20/CK   debug_counter_1176__i21/CK}
                                                             CLOCK PIN               0.000                 26.332  1       
                                                             Uncertainty          -(0.000)                 26.332  
                                                             Setup time           -(0.198)                 26.134  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
Required Time                                                                                              26.134  
Arrival Time                                                                                            -(16.484)  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                        9.649  




++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : debug_counter_1176__i1/Q  (SLICE_R17C28A)
Path End         : debug_counter_1176__i19/D  (SLICE_R17C30B)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 20
Delay Ratio      : 35.4% (route), 64.6% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 20.833 ns 
Path Slack       : 9.926 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY           0.000                  0.000  26      
int_osc                                                      NET DELAY               5.499                  5.499  26      
debug_counter_1176__i1/CK                                    CLOCK PIN               0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
debug_counter_1176__i1/CK->debug_counter_1176__i1/Q
                                          SLICE_R17C28A      CLK_TO_Q1_DELAY         1.388                  6.887  1       
n24                                                          NET DELAY               2.022                  8.909  1       
debug_counter_1176_add_4_1/C1->debug_counter_1176_add_4_1/CO1
                                          SLICE_R17C28A      C1_TO_COUT1_DELAY       0.343                  9.252  2       
n6836                                                        NET DELAY               0.000                  9.252  2       
debug_counter_1176_add_4_3/CI0->debug_counter_1176_add_4_3/CO0
                                          SLICE_R17C28B      CIN0_TO_COUT0_DELAY     0.277                  9.529  2       
n8689                                                        NET DELAY               0.000                  9.529  2       
debug_counter_1176_add_4_3/CI1->debug_counter_1176_add_4_3/CO1
                                          SLICE_R17C28B      CIN1_TO_COUT1_DELAY     0.277                  9.806  2       
n6838                                                        NET DELAY               0.000                  9.806  2       
debug_counter_1176_add_4_5/CI0->debug_counter_1176_add_4_5/CO0
                                          SLICE_R17C28C      CIN0_TO_COUT0_DELAY     0.277                 10.083  2       
n8692                                                        NET DELAY               0.000                 10.083  2       
debug_counter_1176_add_4_5/CI1->debug_counter_1176_add_4_5/CO1
                                          SLICE_R17C28C      CIN1_TO_COUT1_DELAY     0.277                 10.360  2       
n6840                                                        NET DELAY               0.000                 10.360  2       
debug_counter_1176_add_4_7/CI0->debug_counter_1176_add_4_7/CO0
                                          SLICE_R17C28D      CIN0_TO_COUT0_DELAY     0.277                 10.637  2       
n8695                                                        NET DELAY               0.000                 10.637  2       
debug_counter_1176_add_4_7/CI1->debug_counter_1176_add_4_7/CO1
                                          SLICE_R17C28D      CIN1_TO_COUT1_DELAY     0.277                 10.914  2       
n6842                                                        NET DELAY               0.555                 11.469  2       
debug_counter_1176_add_4_9/CI0->debug_counter_1176_add_4_9/CO0
                                          SLICE_R17C29A      CIN0_TO_COUT0_DELAY     0.277                 11.746  2       
n8698                                                        NET DELAY               0.000                 11.746  2       
debug_counter_1176_add_4_9/CI1->debug_counter_1176_add_4_9/CO1
                                          SLICE_R17C29A      CIN1_TO_COUT1_DELAY     0.277                 12.023  2       
n6844                                                        NET DELAY               0.000                 12.023  2       
debug_counter_1176_add_4_11/CI0->debug_counter_1176_add_4_11/CO0
                                          SLICE_R17C29B      CIN0_TO_COUT0_DELAY     0.277                 12.300  2       
n8701                                                        NET DELAY               0.000                 12.300  2       
debug_counter_1176_add_4_11/CI1->debug_counter_1176_add_4_11/CO1
                                          SLICE_R17C29B      CIN1_TO_COUT1_DELAY     0.277                 12.577  2       
n6846                                                        NET DELAY               0.000                 12.577  2       
debug_counter_1176_add_4_13/CI0->debug_counter_1176_add_4_13/CO0
                                          SLICE_R17C29C      CIN0_TO_COUT0_DELAY     0.277                 12.854  2       
n8704                                                        NET DELAY               0.000                 12.854  2       
debug_counter_1176_add_4_13/CI1->debug_counter_1176_add_4_13/CO1
                                          SLICE_R17C29C      CIN1_TO_COUT1_DELAY     0.277                 13.131  2       
n6848                                                        NET DELAY               0.000                 13.131  2       
debug_counter_1176_add_4_15/CI0->debug_counter_1176_add_4_15/CO0
                                          SLICE_R17C29D      CIN0_TO_COUT0_DELAY     0.277                 13.408  2       
n8707                                                        NET DELAY               0.000                 13.408  2       
debug_counter_1176_add_4_15/CI1->debug_counter_1176_add_4_15/CO1
                                          SLICE_R17C29D      CIN1_TO_COUT1_DELAY     0.277                 13.685  2       
n6850                                                        NET DELAY               0.555                 14.240  2       
debug_counter_1176_add_4_17/CI0->debug_counter_1176_add_4_17/CO0
                                          SLICE_R17C30A      CIN0_TO_COUT0_DELAY     0.277                 14.517  2       
n8710                                                        NET DELAY               0.000                 14.517  2       
debug_counter_1176_add_4_17/CI1->debug_counter_1176_add_4_17/CO1
                                          SLICE_R17C30A      CIN1_TO_COUT1_DELAY     0.277                 14.794  2       
n6852                                                        NET DELAY               0.000                 14.794  2       
debug_counter_1176_add_4_19/CI0->debug_counter_1176_add_4_19/CO0
                                          SLICE_R17C30B      CIN0_TO_COUT0_DELAY     0.277                 15.071  2       
n8713                                                        NET DELAY               0.661                 15.732  2       
debug_counter_1176_add_4_19/D1->debug_counter_1176_add_4_19/S1
                                          SLICE_R17C30B      D1_TO_F1_DELAY          0.476                 16.208  1       
n107                                                         NET DELAY               0.000                 16.208  1       
debug_counter_1176__i19/D                                    ENDPOINT                0.000                 16.208  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
                                                             CONSTRAINT              0.000                 20.833  1       
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY           0.000                 20.833  26      
int_osc                                                      NET DELAY               5.499                 26.332  26      
{debug_counter_1176__i18/CK   debug_counter_1176__i19/CK}
                                                             CLOCK PIN               0.000                 26.332  1       
                                                             Uncertainty          -(0.000)                 26.332  
                                                             Setup time           -(0.198)                 26.134  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
Required Time                                                                                              26.134  
Arrival Time                                                                                            -(16.207)  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                        9.926  




++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : debug_counter_1176__i1/Q  (SLICE_R17C28A)
Path End         : debug_counter_1176__i18/D  (SLICE_R17C30B)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 19
Delay Ratio      : 36.4% (route), 63.6% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 20.833 ns 
Path Slack       : 10.203 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY           0.000                  0.000  26      
int_osc                                                      NET DELAY               5.499                  5.499  26      
debug_counter_1176__i1/CK                                    CLOCK PIN               0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
debug_counter_1176__i1/CK->debug_counter_1176__i1/Q
                                          SLICE_R17C28A      CLK_TO_Q1_DELAY         1.388                  6.887  1       
n24                                                          NET DELAY               2.022                  8.909  1       
debug_counter_1176_add_4_1/C1->debug_counter_1176_add_4_1/CO1
                                          SLICE_R17C28A      C1_TO_COUT1_DELAY       0.343                  9.252  2       
n6836                                                        NET DELAY               0.000                  9.252  2       
debug_counter_1176_add_4_3/CI0->debug_counter_1176_add_4_3/CO0
                                          SLICE_R17C28B      CIN0_TO_COUT0_DELAY     0.277                  9.529  2       
n8689                                                        NET DELAY               0.000                  9.529  2       
debug_counter_1176_add_4_3/CI1->debug_counter_1176_add_4_3/CO1
                                          SLICE_R17C28B      CIN1_TO_COUT1_DELAY     0.277                  9.806  2       
n6838                                                        NET DELAY               0.000                  9.806  2       
debug_counter_1176_add_4_5/CI0->debug_counter_1176_add_4_5/CO0
                                          SLICE_R17C28C      CIN0_TO_COUT0_DELAY     0.277                 10.083  2       
n8692                                                        NET DELAY               0.000                 10.083  2       
debug_counter_1176_add_4_5/CI1->debug_counter_1176_add_4_5/CO1
                                          SLICE_R17C28C      CIN1_TO_COUT1_DELAY     0.277                 10.360  2       
n6840                                                        NET DELAY               0.000                 10.360  2       
debug_counter_1176_add_4_7/CI0->debug_counter_1176_add_4_7/CO0
                                          SLICE_R17C28D      CIN0_TO_COUT0_DELAY     0.277                 10.637  2       
n8695                                                        NET DELAY               0.000                 10.637  2       
debug_counter_1176_add_4_7/CI1->debug_counter_1176_add_4_7/CO1
                                          SLICE_R17C28D      CIN1_TO_COUT1_DELAY     0.277                 10.914  2       
n6842                                                        NET DELAY               0.555                 11.469  2       
debug_counter_1176_add_4_9/CI0->debug_counter_1176_add_4_9/CO0
                                          SLICE_R17C29A      CIN0_TO_COUT0_DELAY     0.277                 11.746  2       
n8698                                                        NET DELAY               0.000                 11.746  2       
debug_counter_1176_add_4_9/CI1->debug_counter_1176_add_4_9/CO1
                                          SLICE_R17C29A      CIN1_TO_COUT1_DELAY     0.277                 12.023  2       
n6844                                                        NET DELAY               0.000                 12.023  2       
debug_counter_1176_add_4_11/CI0->debug_counter_1176_add_4_11/CO0
                                          SLICE_R17C29B      CIN0_TO_COUT0_DELAY     0.277                 12.300  2       
n8701                                                        NET DELAY               0.000                 12.300  2       
debug_counter_1176_add_4_11/CI1->debug_counter_1176_add_4_11/CO1
                                          SLICE_R17C29B      CIN1_TO_COUT1_DELAY     0.277                 12.577  2       
n6846                                                        NET DELAY               0.000                 12.577  2       
debug_counter_1176_add_4_13/CI0->debug_counter_1176_add_4_13/CO0
                                          SLICE_R17C29C      CIN0_TO_COUT0_DELAY     0.277                 12.854  2       
n8704                                                        NET DELAY               0.000                 12.854  2       
debug_counter_1176_add_4_13/CI1->debug_counter_1176_add_4_13/CO1
                                          SLICE_R17C29C      CIN1_TO_COUT1_DELAY     0.277                 13.131  2       
n6848                                                        NET DELAY               0.000                 13.131  2       
debug_counter_1176_add_4_15/CI0->debug_counter_1176_add_4_15/CO0
                                          SLICE_R17C29D      CIN0_TO_COUT0_DELAY     0.277                 13.408  2       
n8707                                                        NET DELAY               0.000                 13.408  2       
debug_counter_1176_add_4_15/CI1->debug_counter_1176_add_4_15/CO1
                                          SLICE_R17C29D      CIN1_TO_COUT1_DELAY     0.277                 13.685  2       
n6850                                                        NET DELAY               0.555                 14.240  2       
debug_counter_1176_add_4_17/CI0->debug_counter_1176_add_4_17/CO0
                                          SLICE_R17C30A      CIN0_TO_COUT0_DELAY     0.277                 14.517  2       
n8710                                                        NET DELAY               0.000                 14.517  2       
debug_counter_1176_add_4_17/CI1->debug_counter_1176_add_4_17/CO1
                                          SLICE_R17C30A      CIN1_TO_COUT1_DELAY     0.277                 14.794  2       
n6852                                                        NET DELAY               0.661                 15.455  2       
debug_counter_1176_add_4_19/D0->debug_counter_1176_add_4_19/S0
                                          SLICE_R17C30B      D0_TO_F0_DELAY          0.476                 15.931  1       
n108                                                         NET DELAY               0.000                 15.931  1       
debug_counter_1176__i18/D                                    ENDPOINT                0.000                 15.931  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
                                                             CONSTRAINT              0.000                 20.833  1       
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY           0.000                 20.833  26      
int_osc                                                      NET DELAY               5.499                 26.332  26      
{debug_counter_1176__i18/CK   debug_counter_1176__i19/CK}
                                                             CLOCK PIN               0.000                 26.332  1       
                                                             Uncertainty          -(0.000)                 26.332  
                                                             Setup time           -(0.198)                 26.134  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
Required Time                                                                                              26.134  
Arrival Time                                                                                            -(15.930)  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                       10.203  




++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clk_counter_1177__i1/Q  (SLICE_R13C3A)
Path End         : clk_counter_1177__i18/D  (SLICE_R13C5B)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 19
Delay Ratio      : 36.4% (route), 63.6% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 20.833 ns 
Path Slack       : 10.203 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY           0.000                  0.000  26      
int_osc                                                      NET DELAY               5.499                  5.499  26      
clk_counter_1177__i1/CK                                      CLOCK PIN               0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
clk_counter_1177__i1/CK->clk_counter_1177__i1/Q
                                          SLICE_R13C3A       CLK_TO_Q1_DELAY         1.388                  6.887  1       
n18                                                          NET DELAY               2.022                  8.909  1       
clk_counter_1177_add_4_1/C1->clk_counter_1177_add_4_1/CO1
                                          SLICE_R13C3A       C1_TO_COUT1_DELAY       0.343                  9.252  2       
n6861                                                        NET DELAY               0.000                  9.252  2       
clk_counter_1177_add_4_3/CI0->clk_counter_1177_add_4_3/CO0
                                          SLICE_R13C3B       CIN0_TO_COUT0_DELAY     0.277                  9.529  2       
n8659                                                        NET DELAY               0.000                  9.529  2       
clk_counter_1177_add_4_3/CI1->clk_counter_1177_add_4_3/CO1
                                          SLICE_R13C3B       CIN1_TO_COUT1_DELAY     0.277                  9.806  2       
n6863                                                        NET DELAY               0.000                  9.806  2       
clk_counter_1177_add_4_5/CI0->clk_counter_1177_add_4_5/CO0
                                          SLICE_R13C3C       CIN0_TO_COUT0_DELAY     0.277                 10.083  2       
n8662                                                        NET DELAY               0.000                 10.083  2       
clk_counter_1177_add_4_5/CI1->clk_counter_1177_add_4_5/CO1
                                          SLICE_R13C3C       CIN1_TO_COUT1_DELAY     0.277                 10.360  2       
n6865                                                        NET DELAY               0.000                 10.360  2       
clk_counter_1177_add_4_7/CI0->clk_counter_1177_add_4_7/CO0
                                          SLICE_R13C3D       CIN0_TO_COUT0_DELAY     0.277                 10.637  2       
n8665                                                        NET DELAY               0.000                 10.637  2       
clk_counter_1177_add_4_7/CI1->clk_counter_1177_add_4_7/CO1
                                          SLICE_R13C3D       CIN1_TO_COUT1_DELAY     0.277                 10.914  2       
n6867                                                        NET DELAY               0.555                 11.469  2       
clk_counter_1177_add_4_9/CI0->clk_counter_1177_add_4_9/CO0
                                          SLICE_R13C4A       CIN0_TO_COUT0_DELAY     0.277                 11.746  2       
n8668                                                        NET DELAY               0.000                 11.746  2       
clk_counter_1177_add_4_9/CI1->clk_counter_1177_add_4_9/CO1
                                          SLICE_R13C4A       CIN1_TO_COUT1_DELAY     0.277                 12.023  2       
n6869                                                        NET DELAY               0.000                 12.023  2       
clk_counter_1177_add_4_11/CI0->clk_counter_1177_add_4_11/CO0
                                          SLICE_R13C4B       CIN0_TO_COUT0_DELAY     0.277                 12.300  2       
n8671                                                        NET DELAY               0.000                 12.300  2       
clk_counter_1177_add_4_11/CI1->clk_counter_1177_add_4_11/CO1
                                          SLICE_R13C4B       CIN1_TO_COUT1_DELAY     0.277                 12.577  2       
n6871                                                        NET DELAY               0.000                 12.577  2       
clk_counter_1177_add_4_13/CI0->clk_counter_1177_add_4_13/CO0
                                          SLICE_R13C4C       CIN0_TO_COUT0_DELAY     0.277                 12.854  2       
n8674                                                        NET DELAY               0.000                 12.854  2       
clk_counter_1177_add_4_13/CI1->clk_counter_1177_add_4_13/CO1
                                          SLICE_R13C4C       CIN1_TO_COUT1_DELAY     0.277                 13.131  2       
n6873                                                        NET DELAY               0.000                 13.131  2       
clk_counter_1177_add_4_15/CI0->clk_counter_1177_add_4_15/CO0
                                          SLICE_R13C4D       CIN0_TO_COUT0_DELAY     0.277                 13.408  2       
n8677                                                        NET DELAY               0.000                 13.408  2       
clk_counter_1177_add_4_15/CI1->clk_counter_1177_add_4_15/CO1
                                          SLICE_R13C4D       CIN1_TO_COUT1_DELAY     0.277                 13.685  2       
n6875                                                        NET DELAY               0.555                 14.240  2       
clk_counter_1177_add_4_17/CI0->clk_counter_1177_add_4_17/CO0
                                          SLICE_R13C5A       CIN0_TO_COUT0_DELAY     0.277                 14.517  2       
n8680                                                        NET DELAY               0.000                 14.517  2       
clk_counter_1177_add_4_17/CI1->clk_counter_1177_add_4_17/CO1
                                          SLICE_R13C5A       CIN1_TO_COUT1_DELAY     0.277                 14.794  2       
n6877                                                        NET DELAY               0.661                 15.455  2       
clk_counter_1177_add_4_19/D0->clk_counter_1177_add_4_19/S0
                                          SLICE_R13C5B       D0_TO_F0_DELAY          0.476                 15.931  1       
n78                                                          NET DELAY               0.000                 15.931  1       
clk_counter_1177__i18/D                                      ENDPOINT                0.000                 15.931  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
                                                             CONSTRAINT              0.000                 20.833  1       
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY           0.000                 20.833  26      
int_osc                                                      NET DELAY               5.499                 26.332  26      
clk_counter_1177__i18/CK                                     CLOCK PIN               0.000                 26.332  1       
                                                             Uncertainty          -(0.000)                 26.332  
                                                             Setup time           -(0.198)                 26.134  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
Required Time                                                                                              26.134  
Arrival Time                                                                                            -(15.930)  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                       10.203  




++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : debug_counter_1176__i1/Q  (SLICE_R17C28A)
Path End         : debug_counter_1176__i17/D  (SLICE_R17C30A)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 18
Delay Ratio      : 37.4% (route), 62.6% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 20.833 ns 
Path Slack       : 10.480 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY           0.000                  0.000  26      
int_osc                                                      NET DELAY               5.499                  5.499  26      
debug_counter_1176__i1/CK                                    CLOCK PIN               0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
debug_counter_1176__i1/CK->debug_counter_1176__i1/Q
                                          SLICE_R17C28A      CLK_TO_Q1_DELAY         1.388                  6.887  1       
n24                                                          NET DELAY               2.022                  8.909  1       
debug_counter_1176_add_4_1/C1->debug_counter_1176_add_4_1/CO1
                                          SLICE_R17C28A      C1_TO_COUT1_DELAY       0.343                  9.252  2       
n6836                                                        NET DELAY               0.000                  9.252  2       
debug_counter_1176_add_4_3/CI0->debug_counter_1176_add_4_3/CO0
                                          SLICE_R17C28B      CIN0_TO_COUT0_DELAY     0.277                  9.529  2       
n8689                                                        NET DELAY               0.000                  9.529  2       
debug_counter_1176_add_4_3/CI1->debug_counter_1176_add_4_3/CO1
                                          SLICE_R17C28B      CIN1_TO_COUT1_DELAY     0.277                  9.806  2       
n6838                                                        NET DELAY               0.000                  9.806  2       
debug_counter_1176_add_4_5/CI0->debug_counter_1176_add_4_5/CO0
                                          SLICE_R17C28C      CIN0_TO_COUT0_DELAY     0.277                 10.083  2       
n8692                                                        NET DELAY               0.000                 10.083  2       
debug_counter_1176_add_4_5/CI1->debug_counter_1176_add_4_5/CO1
                                          SLICE_R17C28C      CIN1_TO_COUT1_DELAY     0.277                 10.360  2       
n6840                                                        NET DELAY               0.000                 10.360  2       
debug_counter_1176_add_4_7/CI0->debug_counter_1176_add_4_7/CO0
                                          SLICE_R17C28D      CIN0_TO_COUT0_DELAY     0.277                 10.637  2       
n8695                                                        NET DELAY               0.000                 10.637  2       
debug_counter_1176_add_4_7/CI1->debug_counter_1176_add_4_7/CO1
                                          SLICE_R17C28D      CIN1_TO_COUT1_DELAY     0.277                 10.914  2       
n6842                                                        NET DELAY               0.555                 11.469  2       
debug_counter_1176_add_4_9/CI0->debug_counter_1176_add_4_9/CO0
                                          SLICE_R17C29A      CIN0_TO_COUT0_DELAY     0.277                 11.746  2       
n8698                                                        NET DELAY               0.000                 11.746  2       
debug_counter_1176_add_4_9/CI1->debug_counter_1176_add_4_9/CO1
                                          SLICE_R17C29A      CIN1_TO_COUT1_DELAY     0.277                 12.023  2       
n6844                                                        NET DELAY               0.000                 12.023  2       
debug_counter_1176_add_4_11/CI0->debug_counter_1176_add_4_11/CO0
                                          SLICE_R17C29B      CIN0_TO_COUT0_DELAY     0.277                 12.300  2       
n8701                                                        NET DELAY               0.000                 12.300  2       
debug_counter_1176_add_4_11/CI1->debug_counter_1176_add_4_11/CO1
                                          SLICE_R17C29B      CIN1_TO_COUT1_DELAY     0.277                 12.577  2       
n6846                                                        NET DELAY               0.000                 12.577  2       
debug_counter_1176_add_4_13/CI0->debug_counter_1176_add_4_13/CO0
                                          SLICE_R17C29C      CIN0_TO_COUT0_DELAY     0.277                 12.854  2       
n8704                                                        NET DELAY               0.000                 12.854  2       
debug_counter_1176_add_4_13/CI1->debug_counter_1176_add_4_13/CO1
                                          SLICE_R17C29C      CIN1_TO_COUT1_DELAY     0.277                 13.131  2       
n6848                                                        NET DELAY               0.000                 13.131  2       
debug_counter_1176_add_4_15/CI0->debug_counter_1176_add_4_15/CO0
                                          SLICE_R17C29D      CIN0_TO_COUT0_DELAY     0.277                 13.408  2       
n8707                                                        NET DELAY               0.000                 13.408  2       
debug_counter_1176_add_4_15/CI1->debug_counter_1176_add_4_15/CO1
                                          SLICE_R17C29D      CIN1_TO_COUT1_DELAY     0.277                 13.685  2       
n6850                                                        NET DELAY               0.555                 14.240  2       
debug_counter_1176_add_4_17/CI0->debug_counter_1176_add_4_17/CO0
                                          SLICE_R17C30A      CIN0_TO_COUT0_DELAY     0.277                 14.517  2       
n8710                                                        NET DELAY               0.661                 15.178  2       
debug_counter_1176_add_4_17/D1->debug_counter_1176_add_4_17/S1
                                          SLICE_R17C30A      D1_TO_F1_DELAY          0.476                 15.654  1       
n109                                                         NET DELAY               0.000                 15.654  1       
debug_counter_1176__i17/D                                    ENDPOINT                0.000                 15.654  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
                                                             CONSTRAINT              0.000                 20.833  1       
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY           0.000                 20.833  26      
int_osc                                                      NET DELAY               5.499                 26.332  26      
{debug_counter_1176__i16/CK   debug_counter_1176__i17/CK}
                                                             CLOCK PIN               0.000                 26.332  1       
                                                             Uncertainty          -(0.000)                 26.332  
                                                             Setup time           -(0.198)                 26.134  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
Required Time                                                                                              26.134  
Arrival Time                                                                                            -(15.653)  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                       10.480  




++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clk_counter_1177__i1/Q  (SLICE_R13C3A)
Path End         : clk_counter_1177__i17/D  (SLICE_R13C5A)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 18
Delay Ratio      : 37.4% (route), 62.6% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 20.833 ns 
Path Slack       : 10.480 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY           0.000                  0.000  26      
int_osc                                                      NET DELAY               5.499                  5.499  26      
clk_counter_1177__i1/CK                                      CLOCK PIN               0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
clk_counter_1177__i1/CK->clk_counter_1177__i1/Q
                                          SLICE_R13C3A       CLK_TO_Q1_DELAY         1.388                  6.887  1       
n18                                                          NET DELAY               2.022                  8.909  1       
clk_counter_1177_add_4_1/C1->clk_counter_1177_add_4_1/CO1
                                          SLICE_R13C3A       C1_TO_COUT1_DELAY       0.343                  9.252  2       
n6861                                                        NET DELAY               0.000                  9.252  2       
clk_counter_1177_add_4_3/CI0->clk_counter_1177_add_4_3/CO0
                                          SLICE_R13C3B       CIN0_TO_COUT0_DELAY     0.277                  9.529  2       
n8659                                                        NET DELAY               0.000                  9.529  2       
clk_counter_1177_add_4_3/CI1->clk_counter_1177_add_4_3/CO1
                                          SLICE_R13C3B       CIN1_TO_COUT1_DELAY     0.277                  9.806  2       
n6863                                                        NET DELAY               0.000                  9.806  2       
clk_counter_1177_add_4_5/CI0->clk_counter_1177_add_4_5/CO0
                                          SLICE_R13C3C       CIN0_TO_COUT0_DELAY     0.277                 10.083  2       
n8662                                                        NET DELAY               0.000                 10.083  2       
clk_counter_1177_add_4_5/CI1->clk_counter_1177_add_4_5/CO1
                                          SLICE_R13C3C       CIN1_TO_COUT1_DELAY     0.277                 10.360  2       
n6865                                                        NET DELAY               0.000                 10.360  2       
clk_counter_1177_add_4_7/CI0->clk_counter_1177_add_4_7/CO0
                                          SLICE_R13C3D       CIN0_TO_COUT0_DELAY     0.277                 10.637  2       
n8665                                                        NET DELAY               0.000                 10.637  2       
clk_counter_1177_add_4_7/CI1->clk_counter_1177_add_4_7/CO1
                                          SLICE_R13C3D       CIN1_TO_COUT1_DELAY     0.277                 10.914  2       
n6867                                                        NET DELAY               0.555                 11.469  2       
clk_counter_1177_add_4_9/CI0->clk_counter_1177_add_4_9/CO0
                                          SLICE_R13C4A       CIN0_TO_COUT0_DELAY     0.277                 11.746  2       
n8668                                                        NET DELAY               0.000                 11.746  2       
clk_counter_1177_add_4_9/CI1->clk_counter_1177_add_4_9/CO1
                                          SLICE_R13C4A       CIN1_TO_COUT1_DELAY     0.277                 12.023  2       
n6869                                                        NET DELAY               0.000                 12.023  2       
clk_counter_1177_add_4_11/CI0->clk_counter_1177_add_4_11/CO0
                                          SLICE_R13C4B       CIN0_TO_COUT0_DELAY     0.277                 12.300  2       
n8671                                                        NET DELAY               0.000                 12.300  2       
clk_counter_1177_add_4_11/CI1->clk_counter_1177_add_4_11/CO1
                                          SLICE_R13C4B       CIN1_TO_COUT1_DELAY     0.277                 12.577  2       
n6871                                                        NET DELAY               0.000                 12.577  2       
clk_counter_1177_add_4_13/CI0->clk_counter_1177_add_4_13/CO0
                                          SLICE_R13C4C       CIN0_TO_COUT0_DELAY     0.277                 12.854  2       
n8674                                                        NET DELAY               0.000                 12.854  2       
clk_counter_1177_add_4_13/CI1->clk_counter_1177_add_4_13/CO1
                                          SLICE_R13C4C       CIN1_TO_COUT1_DELAY     0.277                 13.131  2       
n6873                                                        NET DELAY               0.000                 13.131  2       
clk_counter_1177_add_4_15/CI0->clk_counter_1177_add_4_15/CO0
                                          SLICE_R13C4D       CIN0_TO_COUT0_DELAY     0.277                 13.408  2       
n8677                                                        NET DELAY               0.000                 13.408  2       
clk_counter_1177_add_4_15/CI1->clk_counter_1177_add_4_15/CO1
                                          SLICE_R13C4D       CIN1_TO_COUT1_DELAY     0.277                 13.685  2       
n6875                                                        NET DELAY               0.555                 14.240  2       
clk_counter_1177_add_4_17/CI0->clk_counter_1177_add_4_17/CO0
                                          SLICE_R13C5A       CIN0_TO_COUT0_DELAY     0.277                 14.517  2       
n8680                                                        NET DELAY               0.661                 15.178  2       
clk_counter_1177_add_4_17/D1->clk_counter_1177_add_4_17/S1
                                          SLICE_R13C5A       D1_TO_F1_DELAY          0.476                 15.654  1       
n79                                                          NET DELAY               0.000                 15.654  1       
clk_counter_1177__i17/D                                      ENDPOINT                0.000                 15.654  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
                                                             CONSTRAINT              0.000                 20.833  1       
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY           0.000                 20.833  26      
int_osc                                                      NET DELAY               5.499                 26.332  26      
{clk_counter_1177__i16/CK   clk_counter_1177__i17/CK}
                                                             CLOCK PIN               0.000                 26.332  1       
                                                             Uncertainty          -(0.000)                 26.332  
                                                             Setup time           -(0.198)                 26.134  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
Required Time                                                                                              26.134  
Arrival Time                                                                                            -(15.653)  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                       10.480  



+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 
                    End of Detailed Report for timing paths 
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 


##########################################################



===============================================================
3  Hold at Speed Grade m Corner at -40 Degrees
===============================================================

3.1  Endpoint slacks
=======================
-------------------------------------------------------
          Listing 10 End Points          |    Slack    
-------------------------------------------------------
debug_clk/D                              |    1.743 ns 
clk_counter_1177__i18/D                  |    1.913 ns 
debug_counter_1176__i4/D                 |    1.913 ns 
debug_counter_1176__i5/D                 |    1.913 ns 
debug_counter_1176__i6/D                 |    1.913 ns 
debug_counter_1176__i7/D                 |    1.913 ns 
debug_counter_1176__i8/D                 |    1.913 ns 
debug_counter_1176__i9/D                 |    1.913 ns 
debug_counter_1176__i10/D                |    1.913 ns 
debug_counter_1176__i11/D                |    1.913 ns 
-------------------------------------------------------
                                         |             
Hold # of endpoints with negative slack: |           0 
                                         |             
-------------------------------------------------------

3.2  Detailed Report
=======================


XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX

Detail report of critical paths

XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX

 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

 ++++Path 1  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : debug_clk/Q  (SLICE_R18C31D)
Path End         : debug_clk/D  (SLICE_R18C31D)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 2
Delay Ratio      : 40.8% (route), 59.2% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.743 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  27      
int_osc                                                      NET DELAY        3.084                  3.084  27      
debug_clk/CK                                                 CLOCK PIN        0.000                  3.084  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
debug_clk/CK->debug_clk/Q                 SLICE_R18C31D      CLK_TO_Q1_DELAY  0.779                  3.863  2       
led5_PA9_c                                                   NET DELAY        0.712                  4.575  2       
i24_2_lut_3_lut/A->i24_2_lut_3_lut/Z      SLICE_R18C31D      D1_TO_F1_DELAY   0.252                  4.827  1       
led5_PA9_c_N_111                                             NET DELAY        0.000                  4.827  1       
debug_clk/D                                                  ENDPOINT         0.000                  4.827  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  27      
int_osc                                                      NET DELAY        3.084                  3.084  27      
debug_clk/CK                                                 CLOCK PIN        0.000                  3.084  1       
                                                             Uncertainty      0.000                  3.084  
                                                             Hold time        0.000                  3.084  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.084  
Arrival Time                                                                                         4.827  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.743  




++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clk_counter_1177__i18/Q  (SLICE_R13C5B)
Path End         : clk_counter_1177__i18/D  (SLICE_R13C5B)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.913 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  27      
int_osc                                                      NET DELAY        3.084                  3.084  27      
clk_counter_1177__i18/CK                                     CLOCK PIN        0.000                  3.084  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
clk_counter_1177__i18/CK->clk_counter_1177__i18/Q
                                          SLICE_R13C5B       CLK_TO_Q0_DELAY  0.779                  3.863  12      
clk_counter[17]                                              NET DELAY        0.882                  4.745  12      
clk_counter_1177_add_4_19/C0->clk_counter_1177_add_4_19/S0
                                          SLICE_R13C5B       C0_TO_F0_DELAY   0.252                  4.997  1       
n78                                                          NET DELAY        0.000                  4.997  1       
clk_counter_1177__i18/D                                      ENDPOINT         0.000                  4.997  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  27      
int_osc                                                      NET DELAY        3.084                  3.084  27      
clk_counter_1177__i18/CK                                     CLOCK PIN        0.000                  3.084  1       
                                                             Uncertainty      0.000                  3.084  
                                                             Hold time        0.000                  3.084  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.084  
Arrival Time                                                                                         4.997  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.913  




++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : debug_counter_1176__i4/Q  (SLICE_R17C28C)
Path End         : debug_counter_1176__i4/D  (SLICE_R17C28C)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.913 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  27      
int_osc                                                      NET DELAY        3.084                  3.084  27      
{debug_counter_1176__i4/CK   debug_counter_1176__i5/CK}
                                                             CLOCK PIN        0.000                  3.084  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
debug_counter_1176__i4/CK->debug_counter_1176__i4/Q
                                          SLICE_R17C28C      CLK_TO_Q0_DELAY  0.779                  3.863  1       
n21                                                          NET DELAY        0.882                  4.745  1       
debug_counter_1176_add_4_5/C0->debug_counter_1176_add_4_5/S0
                                          SLICE_R17C28C      C0_TO_F0_DELAY   0.252                  4.997  1       
n122                                                         NET DELAY        0.000                  4.997  1       
debug_counter_1176__i4/D                                     ENDPOINT         0.000                  4.997  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  27      
int_osc                                                      NET DELAY        3.084                  3.084  27      
{debug_counter_1176__i4/CK   debug_counter_1176__i5/CK}
                                                             CLOCK PIN        0.000                  3.084  1       
                                                             Uncertainty      0.000                  3.084  
                                                             Hold time        0.000                  3.084  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.084  
Arrival Time                                                                                         4.997  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.913  




++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : debug_counter_1176__i5/Q  (SLICE_R17C28C)
Path End         : debug_counter_1176__i5/D  (SLICE_R17C28C)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.913 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  27      
int_osc                                                      NET DELAY        3.084                  3.084  27      
{debug_counter_1176__i4/CK   debug_counter_1176__i5/CK}
                                                             CLOCK PIN        0.000                  3.084  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
debug_counter_1176__i5/CK->debug_counter_1176__i5/Q
                                          SLICE_R17C28C      CLK_TO_Q1_DELAY  0.779                  3.863  1       
n20                                                          NET DELAY        0.882                  4.745  1       
debug_counter_1176_add_4_5/C1->debug_counter_1176_add_4_5/S1
                                          SLICE_R17C28C      C1_TO_F1_DELAY   0.252                  4.997  1       
n121                                                         NET DELAY        0.000                  4.997  1       
debug_counter_1176__i5/D                                     ENDPOINT         0.000                  4.997  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  27      
int_osc                                                      NET DELAY        3.084                  3.084  27      
{debug_counter_1176__i4/CK   debug_counter_1176__i5/CK}
                                                             CLOCK PIN        0.000                  3.084  1       
                                                             Uncertainty      0.000                  3.084  
                                                             Hold time        0.000                  3.084  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.084  
Arrival Time                                                                                         4.997  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.913  




++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : debug_counter_1176__i6/Q  (SLICE_R17C28D)
Path End         : debug_counter_1176__i6/D  (SLICE_R17C28D)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.913 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  27      
int_osc                                                      NET DELAY        3.084                  3.084  27      
{debug_counter_1176__i6/CK   debug_counter_1176__i7/CK}
                                                             CLOCK PIN        0.000                  3.084  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
debug_counter_1176__i6/CK->debug_counter_1176__i6/Q
                                          SLICE_R17C28D      CLK_TO_Q0_DELAY  0.779                  3.863  1       
n19                                                          NET DELAY        0.882                  4.745  1       
debug_counter_1176_add_4_7/C0->debug_counter_1176_add_4_7/S0
                                          SLICE_R17C28D      C0_TO_F0_DELAY   0.252                  4.997  1       
n120                                                         NET DELAY        0.000                  4.997  1       
debug_counter_1176__i6/D                                     ENDPOINT         0.000                  4.997  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  27      
int_osc                                                      NET DELAY        3.084                  3.084  27      
{debug_counter_1176__i6/CK   debug_counter_1176__i7/CK}
                                                             CLOCK PIN        0.000                  3.084  1       
                                                             Uncertainty      0.000                  3.084  
                                                             Hold time        0.000                  3.084  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.084  
Arrival Time                                                                                         4.997  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.913  




++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : debug_counter_1176__i7/Q  (SLICE_R17C28D)
Path End         : debug_counter_1176__i7/D  (SLICE_R17C28D)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.913 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  27      
int_osc                                                      NET DELAY        3.084                  3.084  27      
{debug_counter_1176__i6/CK   debug_counter_1176__i7/CK}
                                                             CLOCK PIN        0.000                  3.084  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
debug_counter_1176__i7/CK->debug_counter_1176__i7/Q
                                          SLICE_R17C28D      CLK_TO_Q1_DELAY  0.779                  3.863  1       
n18_adj_186                                                  NET DELAY        0.882                  4.745  1       
debug_counter_1176_add_4_7/C1->debug_counter_1176_add_4_7/S1
                                          SLICE_R17C28D      C1_TO_F1_DELAY   0.252                  4.997  1       
n119                                                         NET DELAY        0.000                  4.997  1       
debug_counter_1176__i7/D                                     ENDPOINT         0.000                  4.997  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  27      
int_osc                                                      NET DELAY        3.084                  3.084  27      
{debug_counter_1176__i6/CK   debug_counter_1176__i7/CK}
                                                             CLOCK PIN        0.000                  3.084  1       
                                                             Uncertainty      0.000                  3.084  
                                                             Hold time        0.000                  3.084  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.084  
Arrival Time                                                                                         4.997  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.913  




++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : debug_counter_1176__i8/Q  (SLICE_R17C29A)
Path End         : debug_counter_1176__i8/D  (SLICE_R17C29A)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.913 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  27      
int_osc                                                      NET DELAY        3.084                  3.084  27      
{debug_counter_1176__i8/CK   debug_counter_1176__i9/CK}
                                                             CLOCK PIN        0.000                  3.084  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
debug_counter_1176__i8/CK->debug_counter_1176__i8/Q
                                          SLICE_R17C29A      CLK_TO_Q0_DELAY  0.779                  3.863  1       
n17_adj_183                                                  NET DELAY        0.882                  4.745  1       
debug_counter_1176_add_4_9/C0->debug_counter_1176_add_4_9/S0
                                          SLICE_R17C29A      C0_TO_F0_DELAY   0.252                  4.997  1       
n118                                                         NET DELAY        0.000                  4.997  1       
debug_counter_1176__i8/D                                     ENDPOINT         0.000                  4.997  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  27      
int_osc                                                      NET DELAY        3.084                  3.084  27      
{debug_counter_1176__i8/CK   debug_counter_1176__i9/CK}
                                                             CLOCK PIN        0.000                  3.084  1       
                                                             Uncertainty      0.000                  3.084  
                                                             Hold time        0.000                  3.084  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.084  
Arrival Time                                                                                         4.997  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.913  




++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : debug_counter_1176__i9/Q  (SLICE_R17C29A)
Path End         : debug_counter_1176__i9/D  (SLICE_R17C29A)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.913 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  27      
int_osc                                                      NET DELAY        3.084                  3.084  27      
{debug_counter_1176__i8/CK   debug_counter_1176__i9/CK}
                                                             CLOCK PIN        0.000                  3.084  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
debug_counter_1176__i9/CK->debug_counter_1176__i9/Q
                                          SLICE_R17C29A      CLK_TO_Q1_DELAY  0.779                  3.863  1       
n16_adj_199                                                  NET DELAY        0.882                  4.745  1       
debug_counter_1176_add_4_9/C1->debug_counter_1176_add_4_9/S1
                                          SLICE_R17C29A      C1_TO_F1_DELAY   0.252                  4.997  1       
n117                                                         NET DELAY        0.000                  4.997  1       
debug_counter_1176__i9/D                                     ENDPOINT         0.000                  4.997  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  27      
int_osc                                                      NET DELAY        3.084                  3.084  27      
{debug_counter_1176__i8/CK   debug_counter_1176__i9/CK}
                                                             CLOCK PIN        0.000                  3.084  1       
                                                             Uncertainty      0.000                  3.084  
                                                             Hold time        0.000                  3.084  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.084  
Arrival Time                                                                                         4.997  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.913  




++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : debug_counter_1176__i10/Q  (SLICE_R17C29B)
Path End         : debug_counter_1176__i10/D  (SLICE_R17C29B)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.913 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  27      
int_osc                                                      NET DELAY        3.084                  3.084  27      
{debug_counter_1176__i10/CK   debug_counter_1176__i11/CK}
                                                             CLOCK PIN        0.000                  3.084  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
debug_counter_1176__i10/CK->debug_counter_1176__i10/Q
                                          SLICE_R17C29B      CLK_TO_Q0_DELAY  0.779                  3.863  1       
n15_adj_182                                                  NET DELAY        0.882                  4.745  1       
debug_counter_1176_add_4_11/C0->debug_counter_1176_add_4_11/S0
                                          SLICE_R17C29B      C0_TO_F0_DELAY   0.252                  4.997  1       
n116                                                         NET DELAY        0.000                  4.997  1       
debug_counter_1176__i10/D                                    ENDPOINT         0.000                  4.997  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  27      
int_osc                                                      NET DELAY        3.084                  3.084  27      
{debug_counter_1176__i10/CK   debug_counter_1176__i11/CK}
                                                             CLOCK PIN        0.000                  3.084  1       
                                                             Uncertainty      0.000                  3.084  
                                                             Hold time        0.000                  3.084  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.084  
Arrival Time                                                                                         4.997  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.913  




++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : debug_counter_1176__i11/Q  (SLICE_R17C29B)
Path End         : debug_counter_1176__i11/D  (SLICE_R17C29B)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.913 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  27      
int_osc                                                      NET DELAY        3.084                  3.084  27      
{debug_counter_1176__i10/CK   debug_counter_1176__i11/CK}
                                                             CLOCK PIN        0.000                  3.084  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
debug_counter_1176__i11/CK->debug_counter_1176__i11/Q
                                          SLICE_R17C29B      CLK_TO_Q1_DELAY  0.779                  3.863  1       
n14_adj_184                                                  NET DELAY        0.882                  4.745  1       
debug_counter_1176_add_4_11/C1->debug_counter_1176_add_4_11/S1
                                          SLICE_R17C29B      C1_TO_F1_DELAY   0.252                  4.997  1       
n115                                                         NET DELAY        0.000                  4.997  1       
debug_counter_1176__i11/D                                    ENDPOINT         0.000                  4.997  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  27      
int_osc                                                      NET DELAY        3.084                  3.084  27      
{debug_counter_1176__i10/CK   debug_counter_1176__i11/CK}
                                                             CLOCK PIN        0.000                  3.084  1       
                                                             Uncertainty      0.000                  3.084  
                                                             Hold time        0.000                  3.084  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.084  
Arrival Time                                                                                         4.997  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.913  



+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 
                    End of Detailed Report for timing paths 
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 


##########################################################



