
Sunstrip_LED.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00006a90  08000110  08000110  00010110  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00002940  08006ba0  08006ba0  00016ba0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080094e0  080094e0  0002008c  2**0
                  CONTENTS
  4 .ARM          00000000  080094e0  080094e0  0002008c  2**0
                  CONTENTS
  5 .preinit_array 00000000  080094e0  080094e0  0002008c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080094e0  080094e0  000194e0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080094e4  080094e4  000194e4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000008c  20000000  080094e8  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00001a44  20000090  08009574  00020090  2**3
                  ALLOC
 10 ._user_heap_stack 00000604  20001ad4  08009574  00021ad4  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  0002008c  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001834b  00000000  00000000  000200b5  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 00004203  00000000  00000000  00038400  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00001538  00000000  00000000  0003c608  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00001310  00000000  00000000  0003db40  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  00018c84  00000000  00000000  0003ee50  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   000138f1  00000000  00000000  00057ad4  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    00080bb6  00000000  00000000  0006b3c5  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  000ebf7b  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000057b8  00000000  00000000  000ebff8  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000110 <__do_global_dtors_aux>:
 8000110:	b510      	push	{r4, lr}
 8000112:	4c05      	ldr	r4, [pc, #20]	; (8000128 <__do_global_dtors_aux+0x18>)
 8000114:	7823      	ldrb	r3, [r4, #0]
 8000116:	b933      	cbnz	r3, 8000126 <__do_global_dtors_aux+0x16>
 8000118:	4b04      	ldr	r3, [pc, #16]	; (800012c <__do_global_dtors_aux+0x1c>)
 800011a:	b113      	cbz	r3, 8000122 <__do_global_dtors_aux+0x12>
 800011c:	4804      	ldr	r0, [pc, #16]	; (8000130 <__do_global_dtors_aux+0x20>)
 800011e:	f3af 8000 	nop.w
 8000122:	2301      	movs	r3, #1
 8000124:	7023      	strb	r3, [r4, #0]
 8000126:	bd10      	pop	{r4, pc}
 8000128:	20000090 	.word	0x20000090
 800012c:	00000000 	.word	0x00000000
 8000130:	08006b88 	.word	0x08006b88

08000134 <frame_dummy>:
 8000134:	b508      	push	{r3, lr}
 8000136:	4b03      	ldr	r3, [pc, #12]	; (8000144 <frame_dummy+0x10>)
 8000138:	b11b      	cbz	r3, 8000142 <frame_dummy+0xe>
 800013a:	4903      	ldr	r1, [pc, #12]	; (8000148 <frame_dummy+0x14>)
 800013c:	4803      	ldr	r0, [pc, #12]	; (800014c <frame_dummy+0x18>)
 800013e:	f3af 8000 	nop.w
 8000142:	bd08      	pop	{r3, pc}
 8000144:	00000000 	.word	0x00000000
 8000148:	20000094 	.word	0x20000094
 800014c:	08006b88 	.word	0x08006b88

08000150 <SSD1306_Init>:
	if (HAL_I2C_IsDeviceReady(ssd1306_i2c, SSD1306_I2C_ADDR, 1, 20000) != HAL_OK) {
		/* Return false */
		return 0;
	}
#else
	uint8_t SSD1306_Init() {
 8000150:	b580      	push	{r7, lr}
 8000152:	b082      	sub	sp, #8
 8000154:	af00      	add	r7, sp, #0

		/* Init I2C */
		ssd1306_I2C_Init();
 8000156:	f000 fa17 	bl	8000588 <ssd1306_I2C_Init>
#endif
	
	/* A little delay */
	uint32_t p = 2500;
 800015a:	f640 13c4 	movw	r3, #2500	; 0x9c4
 800015e:	607b      	str	r3, [r7, #4]
	while(p>0)
 8000160:	e002      	b.n	8000168 <SSD1306_Init+0x18>
		p--;
 8000162:	687b      	ldr	r3, [r7, #4]
 8000164:	3b01      	subs	r3, #1
 8000166:	607b      	str	r3, [r7, #4]
	while(p>0)
 8000168:	687b      	ldr	r3, [r7, #4]
 800016a:	2b00      	cmp	r3, #0
 800016c:	d1f9      	bne.n	8000162 <SSD1306_Init+0x12>
	
	/* Init LCD */
	SSD1306_WRITECOMMAND(0xAE); //display off
 800016e:	22ae      	movs	r2, #174	; 0xae
 8000170:	2100      	movs	r1, #0
 8000172:	2078      	movs	r0, #120	; 0x78
 8000174:	f000 fa5e 	bl	8000634 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x20); //Set Memory Addressing Mode   
 8000178:	2220      	movs	r2, #32
 800017a:	2100      	movs	r1, #0
 800017c:	2078      	movs	r0, #120	; 0x78
 800017e:	f000 fa59 	bl	8000634 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x10); //00,Horizontal Addressing Mode;01,Vertical Addressing Mode;10,Page Addressing Mode (RESET);11,Invalid
 8000182:	2210      	movs	r2, #16
 8000184:	2100      	movs	r1, #0
 8000186:	2078      	movs	r0, #120	; 0x78
 8000188:	f000 fa54 	bl	8000634 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xB0); //Set Page Start Address for Page Addressing Mode,0-7
 800018c:	22b0      	movs	r2, #176	; 0xb0
 800018e:	2100      	movs	r1, #0
 8000190:	2078      	movs	r0, #120	; 0x78
 8000192:	f000 fa4f 	bl	8000634 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xC8); //Set COM Output Scan Direction
 8000196:	22c8      	movs	r2, #200	; 0xc8
 8000198:	2100      	movs	r1, #0
 800019a:	2078      	movs	r0, #120	; 0x78
 800019c:	f000 fa4a 	bl	8000634 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x00); //---set low column address
 80001a0:	2200      	movs	r2, #0
 80001a2:	2100      	movs	r1, #0
 80001a4:	2078      	movs	r0, #120	; 0x78
 80001a6:	f000 fa45 	bl	8000634 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x10); //---set high column address
 80001aa:	2210      	movs	r2, #16
 80001ac:	2100      	movs	r1, #0
 80001ae:	2078      	movs	r0, #120	; 0x78
 80001b0:	f000 fa40 	bl	8000634 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x40); //--set start line address
 80001b4:	2240      	movs	r2, #64	; 0x40
 80001b6:	2100      	movs	r1, #0
 80001b8:	2078      	movs	r0, #120	; 0x78
 80001ba:	f000 fa3b 	bl	8000634 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x81); //--set contrast control register
 80001be:	2281      	movs	r2, #129	; 0x81
 80001c0:	2100      	movs	r1, #0
 80001c2:	2078      	movs	r0, #120	; 0x78
 80001c4:	f000 fa36 	bl	8000634 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xFF);
 80001c8:	22ff      	movs	r2, #255	; 0xff
 80001ca:	2100      	movs	r1, #0
 80001cc:	2078      	movs	r0, #120	; 0x78
 80001ce:	f000 fa31 	bl	8000634 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xA1); //--set segment re-map 0 to 127
 80001d2:	22a1      	movs	r2, #161	; 0xa1
 80001d4:	2100      	movs	r1, #0
 80001d6:	2078      	movs	r0, #120	; 0x78
 80001d8:	f000 fa2c 	bl	8000634 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xA6); //--set normal display
 80001dc:	22a6      	movs	r2, #166	; 0xa6
 80001de:	2100      	movs	r1, #0
 80001e0:	2078      	movs	r0, #120	; 0x78
 80001e2:	f000 fa27 	bl	8000634 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xA8); //--set multiplex ratio(1 to 64)
 80001e6:	22a8      	movs	r2, #168	; 0xa8
 80001e8:	2100      	movs	r1, #0
 80001ea:	2078      	movs	r0, #120	; 0x78
 80001ec:	f000 fa22 	bl	8000634 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x3F); //
 80001f0:	223f      	movs	r2, #63	; 0x3f
 80001f2:	2100      	movs	r1, #0
 80001f4:	2078      	movs	r0, #120	; 0x78
 80001f6:	f000 fa1d 	bl	8000634 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xA4); //0xa4,Output follows RAM content;0xa5,Output ignores RAM content
 80001fa:	22a4      	movs	r2, #164	; 0xa4
 80001fc:	2100      	movs	r1, #0
 80001fe:	2078      	movs	r0, #120	; 0x78
 8000200:	f000 fa18 	bl	8000634 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xD3); //--set display offset
 8000204:	22d3      	movs	r2, #211	; 0xd3
 8000206:	2100      	movs	r1, #0
 8000208:	2078      	movs	r0, #120	; 0x78
 800020a:	f000 fa13 	bl	8000634 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x00); //--not offset
 800020e:	2200      	movs	r2, #0
 8000210:	2100      	movs	r1, #0
 8000212:	2078      	movs	r0, #120	; 0x78
 8000214:	f000 fa0e 	bl	8000634 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xD5); //--set display clock divide ratio/oscillator frequency
 8000218:	22d5      	movs	r2, #213	; 0xd5
 800021a:	2100      	movs	r1, #0
 800021c:	2078      	movs	r0, #120	; 0x78
 800021e:	f000 fa09 	bl	8000634 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xF0); //--set divide ratio
 8000222:	22f0      	movs	r2, #240	; 0xf0
 8000224:	2100      	movs	r1, #0
 8000226:	2078      	movs	r0, #120	; 0x78
 8000228:	f000 fa04 	bl	8000634 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xD9); //--set pre-charge period
 800022c:	22d9      	movs	r2, #217	; 0xd9
 800022e:	2100      	movs	r1, #0
 8000230:	2078      	movs	r0, #120	; 0x78
 8000232:	f000 f9ff 	bl	8000634 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x22); //
 8000236:	2222      	movs	r2, #34	; 0x22
 8000238:	2100      	movs	r1, #0
 800023a:	2078      	movs	r0, #120	; 0x78
 800023c:	f000 f9fa 	bl	8000634 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xDA); //--set com pins hardware configuration
 8000240:	22da      	movs	r2, #218	; 0xda
 8000242:	2100      	movs	r1, #0
 8000244:	2078      	movs	r0, #120	; 0x78
 8000246:	f000 f9f5 	bl	8000634 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x12);
 800024a:	2212      	movs	r2, #18
 800024c:	2100      	movs	r1, #0
 800024e:	2078      	movs	r0, #120	; 0x78
 8000250:	f000 f9f0 	bl	8000634 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xDB); //--set vcomh
 8000254:	22db      	movs	r2, #219	; 0xdb
 8000256:	2100      	movs	r1, #0
 8000258:	2078      	movs	r0, #120	; 0x78
 800025a:	f000 f9eb 	bl	8000634 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x20); //0x20,0.77xVcc
 800025e:	2220      	movs	r2, #32
 8000260:	2100      	movs	r1, #0
 8000262:	2078      	movs	r0, #120	; 0x78
 8000264:	f000 f9e6 	bl	8000634 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x8D); //--set DC-DC enable
 8000268:	228d      	movs	r2, #141	; 0x8d
 800026a:	2100      	movs	r1, #0
 800026c:	2078      	movs	r0, #120	; 0x78
 800026e:	f000 f9e1 	bl	8000634 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x14); //
 8000272:	2214      	movs	r2, #20
 8000274:	2100      	movs	r1, #0
 8000276:	2078      	movs	r0, #120	; 0x78
 8000278:	f000 f9dc 	bl	8000634 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xAF); //--turn on SSD1306 panel
 800027c:	22af      	movs	r2, #175	; 0xaf
 800027e:	2100      	movs	r1, #0
 8000280:	2078      	movs	r0, #120	; 0x78
 8000282:	f000 f9d7 	bl	8000634 <ssd1306_I2C_Write>
	

	SSD1306_WRITECOMMAND(SSD1306_DEACTIVATE_SCROLL);
 8000286:	222e      	movs	r2, #46	; 0x2e
 8000288:	2100      	movs	r1, #0
 800028a:	2078      	movs	r0, #120	; 0x78
 800028c:	f000 f9d2 	bl	8000634 <ssd1306_I2C_Write>

	/* Clear screen */
	SSD1306_Fill(SSD1306_COLOR_BLACK);
 8000290:	2000      	movs	r0, #0
 8000292:	f000 f841 	bl	8000318 <SSD1306_Fill>
	
	/* Update screen */
	SSD1306_UpdateScreen();
 8000296:	f000 f811 	bl	80002bc <SSD1306_UpdateScreen>
	
	/* Set default values */
	SSD1306.CurrentX = 0;
 800029a:	4b07      	ldr	r3, [pc, #28]	; (80002b8 <SSD1306_Init+0x168>)
 800029c:	2200      	movs	r2, #0
 800029e:	801a      	strh	r2, [r3, #0]
	SSD1306.CurrentY = 0;
 80002a0:	4b05      	ldr	r3, [pc, #20]	; (80002b8 <SSD1306_Init+0x168>)
 80002a2:	2200      	movs	r2, #0
 80002a4:	805a      	strh	r2, [r3, #2]
	
	/* Initialized OK */
	SSD1306.Initialized = 1;
 80002a6:	4b04      	ldr	r3, [pc, #16]	; (80002b8 <SSD1306_Init+0x168>)
 80002a8:	2201      	movs	r2, #1
 80002aa:	715a      	strb	r2, [r3, #5]
	
	/* Return OK */
	return 1;
 80002ac:	2301      	movs	r3, #1
}
 80002ae:	4618      	mov	r0, r3
 80002b0:	3708      	adds	r7, #8
 80002b2:	46bd      	mov	sp, r7
 80002b4:	bd80      	pop	{r7, pc}
 80002b6:	bf00      	nop
 80002b8:	200004ac 	.word	0x200004ac

080002bc <SSD1306_UpdateScreen>:

void SSD1306_UpdateScreen(void) {
 80002bc:	b580      	push	{r7, lr}
 80002be:	b082      	sub	sp, #8
 80002c0:	af00      	add	r7, sp, #0
	uint8_t m;
	
	for (m = 0; m < 8; m++) {
 80002c2:	2300      	movs	r3, #0
 80002c4:	71fb      	strb	r3, [r7, #7]
 80002c6:	e01d      	b.n	8000304 <SSD1306_UpdateScreen+0x48>
		SSD1306_WRITECOMMAND(0xB0 + m);
 80002c8:	79fb      	ldrb	r3, [r7, #7]
 80002ca:	3b50      	subs	r3, #80	; 0x50
 80002cc:	b2db      	uxtb	r3, r3
 80002ce:	461a      	mov	r2, r3
 80002d0:	2100      	movs	r1, #0
 80002d2:	2078      	movs	r0, #120	; 0x78
 80002d4:	f000 f9ae 	bl	8000634 <ssd1306_I2C_Write>
		SSD1306_WRITECOMMAND(0x00);
 80002d8:	2200      	movs	r2, #0
 80002da:	2100      	movs	r1, #0
 80002dc:	2078      	movs	r0, #120	; 0x78
 80002de:	f000 f9a9 	bl	8000634 <ssd1306_I2C_Write>
		SSD1306_WRITECOMMAND(0x10);
 80002e2:	2210      	movs	r2, #16
 80002e4:	2100      	movs	r1, #0
 80002e6:	2078      	movs	r0, #120	; 0x78
 80002e8:	f000 f9a4 	bl	8000634 <ssd1306_I2C_Write>
		
		/* Write multi data */
		ssd1306_I2C_WriteMulti(SSD1306_I2C_ADDR, 0x40, &SSD1306_Buffer[SSD1306_WIDTH * m], SSD1306_WIDTH);
 80002ec:	79fb      	ldrb	r3, [r7, #7]
 80002ee:	01db      	lsls	r3, r3, #7
 80002f0:	4a08      	ldr	r2, [pc, #32]	; (8000314 <SSD1306_UpdateScreen+0x58>)
 80002f2:	441a      	add	r2, r3
 80002f4:	2380      	movs	r3, #128	; 0x80
 80002f6:	2140      	movs	r1, #64	; 0x40
 80002f8:	2078      	movs	r0, #120	; 0x78
 80002fa:	f000 f959 	bl	80005b0 <ssd1306_I2C_WriteMulti>
	for (m = 0; m < 8; m++) {
 80002fe:	79fb      	ldrb	r3, [r7, #7]
 8000300:	3301      	adds	r3, #1
 8000302:	71fb      	strb	r3, [r7, #7]
 8000304:	79fb      	ldrb	r3, [r7, #7]
 8000306:	2b07      	cmp	r3, #7
 8000308:	d9de      	bls.n	80002c8 <SSD1306_UpdateScreen+0xc>
	}
}
 800030a:	bf00      	nop
 800030c:	3708      	adds	r7, #8
 800030e:	46bd      	mov	sp, r7
 8000310:	bd80      	pop	{r7, pc}
 8000312:	bf00      	nop
 8000314:	200000ac 	.word	0x200000ac

08000318 <SSD1306_Fill>:
	for (i = 0; i < sizeof(SSD1306_Buffer); i++) {
		SSD1306_Buffer[i] = ~SSD1306_Buffer[i];
	}
}

void SSD1306_Fill(SSD1306_COLOR_t color) {
 8000318:	b580      	push	{r7, lr}
 800031a:	b082      	sub	sp, #8
 800031c:	af00      	add	r7, sp, #0
 800031e:	4603      	mov	r3, r0
 8000320:	71fb      	strb	r3, [r7, #7]
	/* Set memory */
	memset(SSD1306_Buffer, (color == SSD1306_COLOR_BLACK) ? 0x00 : 0xFF, sizeof(SSD1306_Buffer));
 8000322:	79fb      	ldrb	r3, [r7, #7]
 8000324:	2b00      	cmp	r3, #0
 8000326:	d101      	bne.n	800032c <SSD1306_Fill+0x14>
 8000328:	2300      	movs	r3, #0
 800032a:	e000      	b.n	800032e <SSD1306_Fill+0x16>
 800032c:	23ff      	movs	r3, #255	; 0xff
 800032e:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8000332:	4619      	mov	r1, r3
 8000334:	4803      	ldr	r0, [pc, #12]	; (8000344 <SSD1306_Fill+0x2c>)
 8000336:	f006 f816 	bl	8006366 <memset>
}
 800033a:	bf00      	nop
 800033c:	3708      	adds	r7, #8
 800033e:	46bd      	mov	sp, r7
 8000340:	bd80      	pop	{r7, pc}
 8000342:	bf00      	nop
 8000344:	200000ac 	.word	0x200000ac

08000348 <SSD1306_DrawPixel>:

void SSD1306_DrawPixel(uint16_t x, uint16_t y, SSD1306_COLOR_t color) {
 8000348:	b480      	push	{r7}
 800034a:	b083      	sub	sp, #12
 800034c:	af00      	add	r7, sp, #0
 800034e:	4603      	mov	r3, r0
 8000350:	80fb      	strh	r3, [r7, #6]
 8000352:	460b      	mov	r3, r1
 8000354:	80bb      	strh	r3, [r7, #4]
 8000356:	4613      	mov	r3, r2
 8000358:	70fb      	strb	r3, [r7, #3]
	if (
 800035a:	88fb      	ldrh	r3, [r7, #6]
 800035c:	2b7f      	cmp	r3, #127	; 0x7f
 800035e:	d848      	bhi.n	80003f2 <SSD1306_DrawPixel+0xaa>
		x >= SSD1306_WIDTH ||
 8000360:	88bb      	ldrh	r3, [r7, #4]
 8000362:	2b3f      	cmp	r3, #63	; 0x3f
 8000364:	d845      	bhi.n	80003f2 <SSD1306_DrawPixel+0xaa>
		/* Error */
		return;
	}
	
	/* Check if pixels are inverted */
	if (SSD1306.Inverted) {
 8000366:	4b25      	ldr	r3, [pc, #148]	; (80003fc <SSD1306_DrawPixel+0xb4>)
 8000368:	791b      	ldrb	r3, [r3, #4]
 800036a:	2b00      	cmp	r3, #0
 800036c:	d006      	beq.n	800037c <SSD1306_DrawPixel+0x34>
		color = (SSD1306_COLOR_t)!color;
 800036e:	78fb      	ldrb	r3, [r7, #3]
 8000370:	2b00      	cmp	r3, #0
 8000372:	bf0c      	ite	eq
 8000374:	2301      	moveq	r3, #1
 8000376:	2300      	movne	r3, #0
 8000378:	b2db      	uxtb	r3, r3
 800037a:	70fb      	strb	r3, [r7, #3]
	}
	
	/* Set color */
	if (color == SSD1306_COLOR_WHITE) {
 800037c:	78fb      	ldrb	r3, [r7, #3]
 800037e:	2b01      	cmp	r3, #1
 8000380:	d11a      	bne.n	80003b8 <SSD1306_DrawPixel+0x70>
		SSD1306_Buffer[x + (y / 8) * SSD1306_WIDTH] |= 1 << (y % 8);
 8000382:	88fa      	ldrh	r2, [r7, #6]
 8000384:	88bb      	ldrh	r3, [r7, #4]
 8000386:	08db      	lsrs	r3, r3, #3
 8000388:	b298      	uxth	r0, r3
 800038a:	4603      	mov	r3, r0
 800038c:	01db      	lsls	r3, r3, #7
 800038e:	4413      	add	r3, r2
 8000390:	4a1b      	ldr	r2, [pc, #108]	; (8000400 <SSD1306_DrawPixel+0xb8>)
 8000392:	5cd3      	ldrb	r3, [r2, r3]
 8000394:	b25a      	sxtb	r2, r3
 8000396:	88bb      	ldrh	r3, [r7, #4]
 8000398:	f003 0307 	and.w	r3, r3, #7
 800039c:	2101      	movs	r1, #1
 800039e:	fa01 f303 	lsl.w	r3, r1, r3
 80003a2:	b25b      	sxtb	r3, r3
 80003a4:	4313      	orrs	r3, r2
 80003a6:	b259      	sxtb	r1, r3
 80003a8:	88fa      	ldrh	r2, [r7, #6]
 80003aa:	4603      	mov	r3, r0
 80003ac:	01db      	lsls	r3, r3, #7
 80003ae:	4413      	add	r3, r2
 80003b0:	b2c9      	uxtb	r1, r1
 80003b2:	4a13      	ldr	r2, [pc, #76]	; (8000400 <SSD1306_DrawPixel+0xb8>)
 80003b4:	54d1      	strb	r1, [r2, r3]
 80003b6:	e01d      	b.n	80003f4 <SSD1306_DrawPixel+0xac>
	} else {
		SSD1306_Buffer[x + (y / 8) * SSD1306_WIDTH] &= ~(1 << (y % 8));
 80003b8:	88fa      	ldrh	r2, [r7, #6]
 80003ba:	88bb      	ldrh	r3, [r7, #4]
 80003bc:	08db      	lsrs	r3, r3, #3
 80003be:	b298      	uxth	r0, r3
 80003c0:	4603      	mov	r3, r0
 80003c2:	01db      	lsls	r3, r3, #7
 80003c4:	4413      	add	r3, r2
 80003c6:	4a0e      	ldr	r2, [pc, #56]	; (8000400 <SSD1306_DrawPixel+0xb8>)
 80003c8:	5cd3      	ldrb	r3, [r2, r3]
 80003ca:	b25a      	sxtb	r2, r3
 80003cc:	88bb      	ldrh	r3, [r7, #4]
 80003ce:	f003 0307 	and.w	r3, r3, #7
 80003d2:	2101      	movs	r1, #1
 80003d4:	fa01 f303 	lsl.w	r3, r1, r3
 80003d8:	b25b      	sxtb	r3, r3
 80003da:	43db      	mvns	r3, r3
 80003dc:	b25b      	sxtb	r3, r3
 80003de:	4013      	ands	r3, r2
 80003e0:	b259      	sxtb	r1, r3
 80003e2:	88fa      	ldrh	r2, [r7, #6]
 80003e4:	4603      	mov	r3, r0
 80003e6:	01db      	lsls	r3, r3, #7
 80003e8:	4413      	add	r3, r2
 80003ea:	b2c9      	uxtb	r1, r1
 80003ec:	4a04      	ldr	r2, [pc, #16]	; (8000400 <SSD1306_DrawPixel+0xb8>)
 80003ee:	54d1      	strb	r1, [r2, r3]
 80003f0:	e000      	b.n	80003f4 <SSD1306_DrawPixel+0xac>
		return;
 80003f2:	bf00      	nop
	}
}
 80003f4:	370c      	adds	r7, #12
 80003f6:	46bd      	mov	sp, r7
 80003f8:	bc80      	pop	{r7}
 80003fa:	4770      	bx	lr
 80003fc:	200004ac 	.word	0x200004ac
 8000400:	200000ac 	.word	0x200000ac

08000404 <SSD1306_GotoXY>:

void SSD1306_GotoXY(uint16_t x, uint16_t y) {
 8000404:	b480      	push	{r7}
 8000406:	b083      	sub	sp, #12
 8000408:	af00      	add	r7, sp, #0
 800040a:	4603      	mov	r3, r0
 800040c:	460a      	mov	r2, r1
 800040e:	80fb      	strh	r3, [r7, #6]
 8000410:	4613      	mov	r3, r2
 8000412:	80bb      	strh	r3, [r7, #4]
	/* Set write pointers */
	SSD1306.CurrentX = x;
 8000414:	4a05      	ldr	r2, [pc, #20]	; (800042c <SSD1306_GotoXY+0x28>)
 8000416:	88fb      	ldrh	r3, [r7, #6]
 8000418:	8013      	strh	r3, [r2, #0]
	SSD1306.CurrentY = y;
 800041a:	4a04      	ldr	r2, [pc, #16]	; (800042c <SSD1306_GotoXY+0x28>)
 800041c:	88bb      	ldrh	r3, [r7, #4]
 800041e:	8053      	strh	r3, [r2, #2]
}
 8000420:	bf00      	nop
 8000422:	370c      	adds	r7, #12
 8000424:	46bd      	mov	sp, r7
 8000426:	bc80      	pop	{r7}
 8000428:	4770      	bx	lr
 800042a:	bf00      	nop
 800042c:	200004ac 	.word	0x200004ac

08000430 <SSD1306_Putc>:

char SSD1306_Putc(char ch, FontDef_t* Font, SSD1306_COLOR_t color) {
 8000430:	b580      	push	{r7, lr}
 8000432:	b086      	sub	sp, #24
 8000434:	af00      	add	r7, sp, #0
 8000436:	4603      	mov	r3, r0
 8000438:	6039      	str	r1, [r7, #0]
 800043a:	71fb      	strb	r3, [r7, #7]
 800043c:	4613      	mov	r3, r2
 800043e:	71bb      	strb	r3, [r7, #6]
	uint32_t i, b, j;
	
	/* Check available space in LCD */
	if (
		SSD1306_WIDTH <= (SSD1306.CurrentX + Font->FontWidth) ||
 8000440:	4b3a      	ldr	r3, [pc, #232]	; (800052c <SSD1306_Putc+0xfc>)
 8000442:	881b      	ldrh	r3, [r3, #0]
 8000444:	461a      	mov	r2, r3
 8000446:	683b      	ldr	r3, [r7, #0]
 8000448:	781b      	ldrb	r3, [r3, #0]
 800044a:	4413      	add	r3, r2
	if (
 800044c:	2b7f      	cmp	r3, #127	; 0x7f
 800044e:	dc07      	bgt.n	8000460 <SSD1306_Putc+0x30>
		SSD1306_HEIGHT <= (SSD1306.CurrentY + Font->FontHeight)
 8000450:	4b36      	ldr	r3, [pc, #216]	; (800052c <SSD1306_Putc+0xfc>)
 8000452:	885b      	ldrh	r3, [r3, #2]
 8000454:	461a      	mov	r2, r3
 8000456:	683b      	ldr	r3, [r7, #0]
 8000458:	785b      	ldrb	r3, [r3, #1]
 800045a:	4413      	add	r3, r2
		SSD1306_WIDTH <= (SSD1306.CurrentX + Font->FontWidth) ||
 800045c:	2b3f      	cmp	r3, #63	; 0x3f
 800045e:	dd01      	ble.n	8000464 <SSD1306_Putc+0x34>
	) {
		/* Error */
		return 0;
 8000460:	2300      	movs	r3, #0
 8000462:	e05e      	b.n	8000522 <SSD1306_Putc+0xf2>
	}
	
	/* Go through font */
	for (i = 0; i < Font->FontHeight; i++) {
 8000464:	2300      	movs	r3, #0
 8000466:	617b      	str	r3, [r7, #20]
 8000468:	e04b      	b.n	8000502 <SSD1306_Putc+0xd2>
		b = Font->data[(ch - 32) * Font->FontHeight + i];
 800046a:	683b      	ldr	r3, [r7, #0]
 800046c:	685a      	ldr	r2, [r3, #4]
 800046e:	79fb      	ldrb	r3, [r7, #7]
 8000470:	3b20      	subs	r3, #32
 8000472:	6839      	ldr	r1, [r7, #0]
 8000474:	7849      	ldrb	r1, [r1, #1]
 8000476:	fb01 f303 	mul.w	r3, r1, r3
 800047a:	4619      	mov	r1, r3
 800047c:	697b      	ldr	r3, [r7, #20]
 800047e:	440b      	add	r3, r1
 8000480:	005b      	lsls	r3, r3, #1
 8000482:	4413      	add	r3, r2
 8000484:	881b      	ldrh	r3, [r3, #0]
 8000486:	60fb      	str	r3, [r7, #12]
		for (j = 0; j < Font->FontWidth; j++) {
 8000488:	2300      	movs	r3, #0
 800048a:	613b      	str	r3, [r7, #16]
 800048c:	e030      	b.n	80004f0 <SSD1306_Putc+0xc0>
			if ((b << j) & 0x8000) {
 800048e:	68fa      	ldr	r2, [r7, #12]
 8000490:	693b      	ldr	r3, [r7, #16]
 8000492:	fa02 f303 	lsl.w	r3, r2, r3
 8000496:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800049a:	2b00      	cmp	r3, #0
 800049c:	d010      	beq.n	80004c0 <SSD1306_Putc+0x90>
				SSD1306_DrawPixel(SSD1306.CurrentX + j, (SSD1306.CurrentY + i), (SSD1306_COLOR_t) color);
 800049e:	4b23      	ldr	r3, [pc, #140]	; (800052c <SSD1306_Putc+0xfc>)
 80004a0:	881a      	ldrh	r2, [r3, #0]
 80004a2:	693b      	ldr	r3, [r7, #16]
 80004a4:	b29b      	uxth	r3, r3
 80004a6:	4413      	add	r3, r2
 80004a8:	b298      	uxth	r0, r3
 80004aa:	4b20      	ldr	r3, [pc, #128]	; (800052c <SSD1306_Putc+0xfc>)
 80004ac:	885a      	ldrh	r2, [r3, #2]
 80004ae:	697b      	ldr	r3, [r7, #20]
 80004b0:	b29b      	uxth	r3, r3
 80004b2:	4413      	add	r3, r2
 80004b4:	b29b      	uxth	r3, r3
 80004b6:	79ba      	ldrb	r2, [r7, #6]
 80004b8:	4619      	mov	r1, r3
 80004ba:	f7ff ff45 	bl	8000348 <SSD1306_DrawPixel>
 80004be:	e014      	b.n	80004ea <SSD1306_Putc+0xba>
			} else {
				SSD1306_DrawPixel(SSD1306.CurrentX + j, (SSD1306.CurrentY + i), (SSD1306_COLOR_t)!color);
 80004c0:	4b1a      	ldr	r3, [pc, #104]	; (800052c <SSD1306_Putc+0xfc>)
 80004c2:	881a      	ldrh	r2, [r3, #0]
 80004c4:	693b      	ldr	r3, [r7, #16]
 80004c6:	b29b      	uxth	r3, r3
 80004c8:	4413      	add	r3, r2
 80004ca:	b298      	uxth	r0, r3
 80004cc:	4b17      	ldr	r3, [pc, #92]	; (800052c <SSD1306_Putc+0xfc>)
 80004ce:	885a      	ldrh	r2, [r3, #2]
 80004d0:	697b      	ldr	r3, [r7, #20]
 80004d2:	b29b      	uxth	r3, r3
 80004d4:	4413      	add	r3, r2
 80004d6:	b299      	uxth	r1, r3
 80004d8:	79bb      	ldrb	r3, [r7, #6]
 80004da:	2b00      	cmp	r3, #0
 80004dc:	bf0c      	ite	eq
 80004de:	2301      	moveq	r3, #1
 80004e0:	2300      	movne	r3, #0
 80004e2:	b2db      	uxtb	r3, r3
 80004e4:	461a      	mov	r2, r3
 80004e6:	f7ff ff2f 	bl	8000348 <SSD1306_DrawPixel>
		for (j = 0; j < Font->FontWidth; j++) {
 80004ea:	693b      	ldr	r3, [r7, #16]
 80004ec:	3301      	adds	r3, #1
 80004ee:	613b      	str	r3, [r7, #16]
 80004f0:	683b      	ldr	r3, [r7, #0]
 80004f2:	781b      	ldrb	r3, [r3, #0]
 80004f4:	461a      	mov	r2, r3
 80004f6:	693b      	ldr	r3, [r7, #16]
 80004f8:	4293      	cmp	r3, r2
 80004fa:	d3c8      	bcc.n	800048e <SSD1306_Putc+0x5e>
	for (i = 0; i < Font->FontHeight; i++) {
 80004fc:	697b      	ldr	r3, [r7, #20]
 80004fe:	3301      	adds	r3, #1
 8000500:	617b      	str	r3, [r7, #20]
 8000502:	683b      	ldr	r3, [r7, #0]
 8000504:	785b      	ldrb	r3, [r3, #1]
 8000506:	461a      	mov	r2, r3
 8000508:	697b      	ldr	r3, [r7, #20]
 800050a:	4293      	cmp	r3, r2
 800050c:	d3ad      	bcc.n	800046a <SSD1306_Putc+0x3a>
			}
		}
	}
	
	/* Increase pointer */
	SSD1306.CurrentX += Font->FontWidth;
 800050e:	4b07      	ldr	r3, [pc, #28]	; (800052c <SSD1306_Putc+0xfc>)
 8000510:	881a      	ldrh	r2, [r3, #0]
 8000512:	683b      	ldr	r3, [r7, #0]
 8000514:	781b      	ldrb	r3, [r3, #0]
 8000516:	b29b      	uxth	r3, r3
 8000518:	4413      	add	r3, r2
 800051a:	b29a      	uxth	r2, r3
 800051c:	4b03      	ldr	r3, [pc, #12]	; (800052c <SSD1306_Putc+0xfc>)
 800051e:	801a      	strh	r2, [r3, #0]
	
	/* Return character written */
	return ch;
 8000520:	79fb      	ldrb	r3, [r7, #7]
}
 8000522:	4618      	mov	r0, r3
 8000524:	3718      	adds	r7, #24
 8000526:	46bd      	mov	sp, r7
 8000528:	bd80      	pop	{r7, pc}
 800052a:	bf00      	nop
 800052c:	200004ac 	.word	0x200004ac

08000530 <SSD1306_Puts>:

char SSD1306_Puts(char* str, FontDef_t* Font, SSD1306_COLOR_t color) {
 8000530:	b580      	push	{r7, lr}
 8000532:	b084      	sub	sp, #16
 8000534:	af00      	add	r7, sp, #0
 8000536:	60f8      	str	r0, [r7, #12]
 8000538:	60b9      	str	r1, [r7, #8]
 800053a:	4613      	mov	r3, r2
 800053c:	71fb      	strb	r3, [r7, #7]
	/* Write characters */
	while (*str) {
 800053e:	e012      	b.n	8000566 <SSD1306_Puts+0x36>
		/* Write character by character */
		if (SSD1306_Putc(*str, Font, color) != *str) {
 8000540:	68fb      	ldr	r3, [r7, #12]
 8000542:	781b      	ldrb	r3, [r3, #0]
 8000544:	79fa      	ldrb	r2, [r7, #7]
 8000546:	68b9      	ldr	r1, [r7, #8]
 8000548:	4618      	mov	r0, r3
 800054a:	f7ff ff71 	bl	8000430 <SSD1306_Putc>
 800054e:	4603      	mov	r3, r0
 8000550:	461a      	mov	r2, r3
 8000552:	68fb      	ldr	r3, [r7, #12]
 8000554:	781b      	ldrb	r3, [r3, #0]
 8000556:	429a      	cmp	r2, r3
 8000558:	d002      	beq.n	8000560 <SSD1306_Puts+0x30>
			/* Return error */
			return *str;
 800055a:	68fb      	ldr	r3, [r7, #12]
 800055c:	781b      	ldrb	r3, [r3, #0]
 800055e:	e008      	b.n	8000572 <SSD1306_Puts+0x42>
		}
		
		/* Increase string pointer */
		str++;
 8000560:	68fb      	ldr	r3, [r7, #12]
 8000562:	3301      	adds	r3, #1
 8000564:	60fb      	str	r3, [r7, #12]
	while (*str) {
 8000566:	68fb      	ldr	r3, [r7, #12]
 8000568:	781b      	ldrb	r3, [r3, #0]
 800056a:	2b00      	cmp	r3, #0
 800056c:	d1e8      	bne.n	8000540 <SSD1306_Puts+0x10>
	}
	
	/* Everything OK, zero should be returned */
	return *str;
 800056e:	68fb      	ldr	r3, [r7, #12]
 8000570:	781b      	ldrb	r3, [r3, #0]
}
 8000572:	4618      	mov	r0, r3
 8000574:	3710      	adds	r7, #16
 8000576:	46bd      	mov	sp, r7
 8000578:	bd80      	pop	{r7, pc}

0800057a <SSD1306_Clear>:
}
 


void SSD1306_Clear (void)
{
 800057a:	b580      	push	{r7, lr}
 800057c:	af00      	add	r7, sp, #0
	SSD1306_Fill (0);
 800057e:	2000      	movs	r0, #0
 8000580:	f7ff feca 	bl	8000318 <SSD1306_Fill>
    //SSD1306_UpdateScreen();
}
 8000584:	bf00      	nop
 8000586:	bd80      	pop	{r7, pc}

08000588 <ssd1306_I2C_Init>:
}
#endif

//Generated I2C
#ifdef GENERATED_I2C
void ssd1306_I2C_Init() {
 8000588:	b480      	push	{r7}
 800058a:	b083      	sub	sp, #12
 800058c:	af00      	add	r7, sp, #0
	uint32_t p = 250000;
 800058e:	4b07      	ldr	r3, [pc, #28]	; (80005ac <ssd1306_I2C_Init+0x24>)
 8000590:	607b      	str	r3, [r7, #4]
		while(p>0)
 8000592:	e002      	b.n	800059a <ssd1306_I2C_Init+0x12>
			p--;
 8000594:	687b      	ldr	r3, [r7, #4]
 8000596:	3b01      	subs	r3, #1
 8000598:	607b      	str	r3, [r7, #4]
		while(p>0)
 800059a:	687b      	ldr	r3, [r7, #4]
 800059c:	2b00      	cmp	r3, #0
 800059e:	d1f9      	bne.n	8000594 <ssd1306_I2C_Init+0xc>
}
 80005a0:	bf00      	nop
 80005a2:	370c      	adds	r7, #12
 80005a4:	46bd      	mov	sp, r7
 80005a6:	bc80      	pop	{r7}
 80005a8:	4770      	bx	lr
 80005aa:	bf00      	nop
 80005ac:	0003d090 	.word	0x0003d090

080005b0 <ssd1306_I2C_WriteMulti>:

void ssd1306_I2C_WriteMulti(uint8_t address, uint8_t reg, uint8_t* data, uint16_t count) {
 80005b0:	b590      	push	{r4, r7, lr}
 80005b2:	b0c5      	sub	sp, #276	; 0x114
 80005b4:	af00      	add	r7, sp, #0
 80005b6:	4604      	mov	r4, r0
 80005b8:	4608      	mov	r0, r1
 80005ba:	4639      	mov	r1, r7
 80005bc:	600a      	str	r2, [r1, #0]
 80005be:	4619      	mov	r1, r3
 80005c0:	1dfb      	adds	r3, r7, #7
 80005c2:	4622      	mov	r2, r4
 80005c4:	701a      	strb	r2, [r3, #0]
 80005c6:	1dbb      	adds	r3, r7, #6
 80005c8:	4602      	mov	r2, r0
 80005ca:	701a      	strb	r2, [r3, #0]
 80005cc:	1d3b      	adds	r3, r7, #4
 80005ce:	460a      	mov	r2, r1
 80005d0:	801a      	strh	r2, [r3, #0]
	uint8_t dt[256];
	dt[0] = reg;
 80005d2:	f107 030c 	add.w	r3, r7, #12
 80005d6:	1dba      	adds	r2, r7, #6
 80005d8:	7812      	ldrb	r2, [r2, #0]
 80005da:	701a      	strb	r2, [r3, #0]
	uint8_t i;
	for(i = 0; i < count; i++)
 80005dc:	2300      	movs	r3, #0
 80005de:	f887 310f 	strb.w	r3, [r7, #271]	; 0x10f
 80005e2:	e010      	b.n	8000606 <ssd1306_I2C_WriteMulti+0x56>
		dt[i+1] = data[i];
 80005e4:	f897 310f 	ldrb.w	r3, [r7, #271]	; 0x10f
 80005e8:	463a      	mov	r2, r7
 80005ea:	6812      	ldr	r2, [r2, #0]
 80005ec:	441a      	add	r2, r3
 80005ee:	f897 310f 	ldrb.w	r3, [r7, #271]	; 0x10f
 80005f2:	3301      	adds	r3, #1
 80005f4:	7811      	ldrb	r1, [r2, #0]
 80005f6:	f107 020c 	add.w	r2, r7, #12
 80005fa:	54d1      	strb	r1, [r2, r3]
	for(i = 0; i < count; i++)
 80005fc:	f897 310f 	ldrb.w	r3, [r7, #271]	; 0x10f
 8000600:	3301      	adds	r3, #1
 8000602:	f887 310f 	strb.w	r3, [r7, #271]	; 0x10f
 8000606:	f897 310f 	ldrb.w	r3, [r7, #271]	; 0x10f
 800060a:	b29b      	uxth	r3, r3
 800060c:	1d3a      	adds	r2, r7, #4
 800060e:	8812      	ldrh	r2, [r2, #0]
 8000610:	429a      	cmp	r2, r3
 8000612:	d8e7      	bhi.n	80005e4 <ssd1306_I2C_WriteMulti+0x34>
	GENE_I2C_Master_Transmit(address, dt, count+1);
 8000614:	1d3b      	adds	r3, r7, #4
 8000616:	881b      	ldrh	r3, [r3, #0]
 8000618:	3301      	adds	r3, #1
 800061a:	b29a      	uxth	r2, r3
 800061c:	f107 010c 	add.w	r1, r7, #12
 8000620:	1dfb      	adds	r3, r7, #7
 8000622:	781b      	ldrb	r3, [r3, #0]
 8000624:	4618      	mov	r0, r3
 8000626:	f002 ffe7 	bl	80035f8 <GENE_I2C_Master_Transmit>
}
 800062a:	bf00      	nop
 800062c:	f507 778a 	add.w	r7, r7, #276	; 0x114
 8000630:	46bd      	mov	sp, r7
 8000632:	bd90      	pop	{r4, r7, pc}

08000634 <ssd1306_I2C_Write>:


void ssd1306_I2C_Write(uint8_t address, uint8_t reg, uint8_t data) {
 8000634:	b580      	push	{r7, lr}
 8000636:	b084      	sub	sp, #16
 8000638:	af00      	add	r7, sp, #0
 800063a:	4603      	mov	r3, r0
 800063c:	71fb      	strb	r3, [r7, #7]
 800063e:	460b      	mov	r3, r1
 8000640:	71bb      	strb	r3, [r7, #6]
 8000642:	4613      	mov	r3, r2
 8000644:	717b      	strb	r3, [r7, #5]
	uint8_t dt[2];
	dt[0] = reg;
 8000646:	79bb      	ldrb	r3, [r7, #6]
 8000648:	733b      	strb	r3, [r7, #12]
	dt[1] = data;
 800064a:	797b      	ldrb	r3, [r7, #5]
 800064c:	737b      	strb	r3, [r7, #13]
	GENE_I2C_Master_Transmit(address, dt, 2);
 800064e:	f107 010c 	add.w	r1, r7, #12
 8000652:	79fb      	ldrb	r3, [r7, #7]
 8000654:	2202      	movs	r2, #2
 8000656:	4618      	mov	r0, r3
 8000658:	f002 ffce 	bl	80035f8 <GENE_I2C_Master_Transmit>
}
 800065c:	bf00      	nop
 800065e:	3710      	adds	r7, #16
 8000660:	46bd      	mov	sp, r7
 8000662:	bd80      	pop	{r7, pc}

08000664 <PWM_SetPWM>:
/* Private function -----------------------------------------------*/


/* Public function -----------------------------------------------*/
void PWM_SetPWM(TIM_HandleTypeDef* timer, uint32_t channel, uint16_t period,uint16_t pulse)
{
 8000664:	b580      	push	{r7, lr}
 8000666:	b08c      	sub	sp, #48	; 0x30
 8000668:	af00      	add	r7, sp, #0
 800066a:	60f8      	str	r0, [r7, #12]
 800066c:	60b9      	str	r1, [r7, #8]
 800066e:	4611      	mov	r1, r2
 8000670:	461a      	mov	r2, r3
 8000672:	460b      	mov	r3, r1
 8000674:	80fb      	strh	r3, [r7, #6]
 8000676:	4613      	mov	r3, r2
 8000678:	80bb      	strh	r3, [r7, #4]
	 HAL_TIM_PWM_Stop(timer, channel); // stop generation of pwm
 800067a:	68b9      	ldr	r1, [r7, #8]
 800067c:	68f8      	ldr	r0, [r7, #12]
 800067e:	f001 fd23 	bl	80020c8 <HAL_TIM_PWM_Stop>
	 TIM_OC_InitTypeDef sConfigOC;
	 timer->Init.Period = period; // set the period duration
 8000682:	88fa      	ldrh	r2, [r7, #6]
 8000684:	68fb      	ldr	r3, [r7, #12]
 8000686:	60da      	str	r2, [r3, #12]
	 HAL_TIM_PWM_Init(timer); // reinititialise with new period value
 8000688:	68f8      	ldr	r0, [r7, #12]
 800068a:	f001 fcb6 	bl	8001ffa <HAL_TIM_PWM_Init>
	 sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800068e:	2360      	movs	r3, #96	; 0x60
 8000690:	617b      	str	r3, [r7, #20]
	 sConfigOC.Pulse = pulse; // set the pulse duration
 8000692:	88bb      	ldrh	r3, [r7, #4]
 8000694:	61bb      	str	r3, [r7, #24]
	 sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8000696:	2300      	movs	r3, #0
 8000698:	61fb      	str	r3, [r7, #28]
	 sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800069a:	2300      	movs	r3, #0
 800069c:	627b      	str	r3, [r7, #36]	; 0x24
	 HAL_TIM_PWM_ConfigChannel(timer, &sConfigOC, channel);
 800069e:	f107 0314 	add.w	r3, r7, #20
 80006a2:	68ba      	ldr	r2, [r7, #8]
 80006a4:	4619      	mov	r1, r3
 80006a6:	68f8      	ldr	r0, [r7, #12]
 80006a8:	f001 fd5a 	bl	8002160 <HAL_TIM_PWM_ConfigChannel>
	 HAL_TIM_PWM_Start(timer, channel); // start pwm generation
 80006ac:	68b9      	ldr	r1, [r7, #8]
 80006ae:	68f8      	ldr	r0, [r7, #12]
 80006b0:	f001 fcd8 	bl	8002064 <HAL_TIM_PWM_Start>
}
 80006b4:	bf00      	nop
 80006b6:	3730      	adds	r7, #48	; 0x30
 80006b8:	46bd      	mov	sp, r7
 80006ba:	bd80      	pop	{r7, pc}

080006bc <PWM_SetDuty>:

void PWM_SetDuty(TIM_HandleTypeDef* timer, uint32_t channel, uint16_t pulse)
{
 80006bc:	b480      	push	{r7}
 80006be:	b085      	sub	sp, #20
 80006c0:	af00      	add	r7, sp, #0
 80006c2:	60f8      	str	r0, [r7, #12]
 80006c4:	60b9      	str	r1, [r7, #8]
 80006c6:	4613      	mov	r3, r2
 80006c8:	80fb      	strh	r3, [r7, #6]
	 __HAL_TIM_SET_COMPARE(timer, channel, pulse);
 80006ca:	68bb      	ldr	r3, [r7, #8]
 80006cc:	2b00      	cmp	r3, #0
 80006ce:	d104      	bne.n	80006da <PWM_SetDuty+0x1e>
 80006d0:	68fb      	ldr	r3, [r7, #12]
 80006d2:	681b      	ldr	r3, [r3, #0]
 80006d4:	88fa      	ldrh	r2, [r7, #6]
 80006d6:	635a      	str	r2, [r3, #52]	; 0x34
}
 80006d8:	e013      	b.n	8000702 <PWM_SetDuty+0x46>
	 __HAL_TIM_SET_COMPARE(timer, channel, pulse);
 80006da:	68bb      	ldr	r3, [r7, #8]
 80006dc:	2b04      	cmp	r3, #4
 80006de:	d104      	bne.n	80006ea <PWM_SetDuty+0x2e>
 80006e0:	68fb      	ldr	r3, [r7, #12]
 80006e2:	681b      	ldr	r3, [r3, #0]
 80006e4:	88fa      	ldrh	r2, [r7, #6]
 80006e6:	639a      	str	r2, [r3, #56]	; 0x38
}
 80006e8:	e00b      	b.n	8000702 <PWM_SetDuty+0x46>
	 __HAL_TIM_SET_COMPARE(timer, channel, pulse);
 80006ea:	68bb      	ldr	r3, [r7, #8]
 80006ec:	2b08      	cmp	r3, #8
 80006ee:	d104      	bne.n	80006fa <PWM_SetDuty+0x3e>
 80006f0:	68fb      	ldr	r3, [r7, #12]
 80006f2:	681b      	ldr	r3, [r3, #0]
 80006f4:	88fa      	ldrh	r2, [r7, #6]
 80006f6:	63da      	str	r2, [r3, #60]	; 0x3c
}
 80006f8:	e003      	b.n	8000702 <PWM_SetDuty+0x46>
	 __HAL_TIM_SET_COMPARE(timer, channel, pulse);
 80006fa:	68fb      	ldr	r3, [r7, #12]
 80006fc:	681b      	ldr	r3, [r3, #0]
 80006fe:	88fa      	ldrh	r2, [r7, #6]
 8000700:	641a      	str	r2, [r3, #64]	; 0x40
}
 8000702:	bf00      	nop
 8000704:	3714      	adds	r7, #20
 8000706:	46bd      	mov	sp, r7
 8000708:	bc80      	pop	{r7}
 800070a:	4770      	bx	lr

0800070c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800070c:	b580      	push	{r7, lr}
 800070e:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000710:	4b08      	ldr	r3, [pc, #32]	; (8000734 <HAL_Init+0x28>)
 8000712:	681b      	ldr	r3, [r3, #0]
 8000714:	4a07      	ldr	r2, [pc, #28]	; (8000734 <HAL_Init+0x28>)
 8000716:	f043 0310 	orr.w	r3, r3, #16
 800071a:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800071c:	2003      	movs	r0, #3
 800071e:	f000 fb2d 	bl	8000d7c <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000722:	200f      	movs	r0, #15
 8000724:	f000 f808 	bl	8000738 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000728:	f005 f92c 	bl	8005984 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800072c:	2300      	movs	r3, #0
}
 800072e:	4618      	mov	r0, r3
 8000730:	bd80      	pop	{r7, pc}
 8000732:	bf00      	nop
 8000734:	40022000 	.word	0x40022000

08000738 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000738:	b580      	push	{r7, lr}
 800073a:	b082      	sub	sp, #8
 800073c:	af00      	add	r7, sp, #0
 800073e:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000740:	4b12      	ldr	r3, [pc, #72]	; (800078c <HAL_InitTick+0x54>)
 8000742:	681a      	ldr	r2, [r3, #0]
 8000744:	4b12      	ldr	r3, [pc, #72]	; (8000790 <HAL_InitTick+0x58>)
 8000746:	781b      	ldrb	r3, [r3, #0]
 8000748:	4619      	mov	r1, r3
 800074a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800074e:	fbb3 f3f1 	udiv	r3, r3, r1
 8000752:	fbb2 f3f3 	udiv	r3, r2, r3
 8000756:	4618      	mov	r0, r3
 8000758:	f000 fb45 	bl	8000de6 <HAL_SYSTICK_Config>
 800075c:	4603      	mov	r3, r0
 800075e:	2b00      	cmp	r3, #0
 8000760:	d001      	beq.n	8000766 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8000762:	2301      	movs	r3, #1
 8000764:	e00e      	b.n	8000784 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000766:	687b      	ldr	r3, [r7, #4]
 8000768:	2b0f      	cmp	r3, #15
 800076a:	d80a      	bhi.n	8000782 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800076c:	2200      	movs	r2, #0
 800076e:	6879      	ldr	r1, [r7, #4]
 8000770:	f04f 30ff 	mov.w	r0, #4294967295
 8000774:	f000 fb0d 	bl	8000d92 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000778:	4a06      	ldr	r2, [pc, #24]	; (8000794 <HAL_InitTick+0x5c>)
 800077a:	687b      	ldr	r3, [r7, #4]
 800077c:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800077e:	2300      	movs	r3, #0
 8000780:	e000      	b.n	8000784 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8000782:	2301      	movs	r3, #1
}
 8000784:	4618      	mov	r0, r3
 8000786:	3708      	adds	r7, #8
 8000788:	46bd      	mov	sp, r7
 800078a:	bd80      	pop	{r7, pc}
 800078c:	20000024 	.word	0x20000024
 8000790:	2000001c 	.word	0x2000001c
 8000794:	20000018 	.word	0x20000018

08000798 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000798:	b480      	push	{r7}
 800079a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 800079c:	4b05      	ldr	r3, [pc, #20]	; (80007b4 <HAL_IncTick+0x1c>)
 800079e:	781b      	ldrb	r3, [r3, #0]
 80007a0:	461a      	mov	r2, r3
 80007a2:	4b05      	ldr	r3, [pc, #20]	; (80007b8 <HAL_IncTick+0x20>)
 80007a4:	681b      	ldr	r3, [r3, #0]
 80007a6:	4413      	add	r3, r2
 80007a8:	4a03      	ldr	r2, [pc, #12]	; (80007b8 <HAL_IncTick+0x20>)
 80007aa:	6013      	str	r3, [r2, #0]
}
 80007ac:	bf00      	nop
 80007ae:	46bd      	mov	sp, r7
 80007b0:	bc80      	pop	{r7}
 80007b2:	4770      	bx	lr
 80007b4:	2000001c 	.word	0x2000001c
 80007b8:	2000146c 	.word	0x2000146c

080007bc <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80007bc:	b480      	push	{r7}
 80007be:	af00      	add	r7, sp, #0
  return uwTick;
 80007c0:	4b02      	ldr	r3, [pc, #8]	; (80007cc <HAL_GetTick+0x10>)
 80007c2:	681b      	ldr	r3, [r3, #0]
}
 80007c4:	4618      	mov	r0, r3
 80007c6:	46bd      	mov	sp, r7
 80007c8:	bc80      	pop	{r7}
 80007ca:	4770      	bx	lr
 80007cc:	2000146c 	.word	0x2000146c

080007d0 <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 80007d0:	b580      	push	{r7, lr}
 80007d2:	b086      	sub	sp, #24
 80007d4:	af00      	add	r7, sp, #0
 80007d6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80007d8:	2300      	movs	r3, #0
 80007da:	75fb      	strb	r3, [r7, #23]
  uint32_t tmp_cr1 = 0U;
 80007dc:	2300      	movs	r3, #0
 80007de:	613b      	str	r3, [r7, #16]
  uint32_t tmp_cr2 = 0U;
 80007e0:	2300      	movs	r3, #0
 80007e2:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_sqr1 = 0U;
 80007e4:	2300      	movs	r3, #0
 80007e6:	60fb      	str	r3, [r7, #12]
  
  /* Check ADC handle */
  if(hadc == NULL)
 80007e8:	687b      	ldr	r3, [r7, #4]
 80007ea:	2b00      	cmp	r3, #0
 80007ec:	d101      	bne.n	80007f2 <HAL_ADC_Init+0x22>
  {
    return HAL_ERROR;
 80007ee:	2301      	movs	r3, #1
 80007f0:	e0be      	b.n	8000970 <HAL_ADC_Init+0x1a0>
  assert_param(IS_ADC_DATA_ALIGN(hadc->Init.DataAlign));
  assert_param(IS_ADC_SCAN_MODE(hadc->Init.ScanConvMode));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXTTRIG(hadc->Init.ExternalTrigConv));
  
  if(hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 80007f2:	687b      	ldr	r3, [r7, #4]
 80007f4:	689b      	ldr	r3, [r3, #8]
 80007f6:	2b00      	cmp	r3, #0
  /* Refer to header of this file for more details on clock enabling          */
  /* procedure.                                                               */

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 80007f8:	687b      	ldr	r3, [r7, #4]
 80007fa:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80007fc:	2b00      	cmp	r3, #0
 80007fe:	d109      	bne.n	8000814 <HAL_ADC_Init+0x44>
  {
    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8000800:	687b      	ldr	r3, [r7, #4]
 8000802:	2200      	movs	r2, #0
 8000804:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8000806:	687b      	ldr	r3, [r7, #4]
 8000808:	2200      	movs	r2, #0
 800080a:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    
    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 800080e:	6878      	ldr	r0, [r7, #4]
 8000810:	f004 fe8c 	bl	800552c <HAL_ADC_MspInit>
  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  /* Note: In case of ADC already enabled, precaution to not launch an        */
  /*       unwanted conversion while modifying register CR2 by writing 1 to   */
  /*       bit ADON.                                                          */
  tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 8000814:	6878      	ldr	r0, [r7, #4]
 8000816:	f000 f9ab 	bl	8000b70 <ADC_ConversionStop_Disable>
 800081a:	4603      	mov	r3, r0
 800081c:	75fb      	strb	r3, [r7, #23]
  
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 800081e:	687b      	ldr	r3, [r7, #4]
 8000820:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000822:	f003 0310 	and.w	r3, r3, #16
 8000826:	2b00      	cmp	r3, #0
 8000828:	f040 8099 	bne.w	800095e <HAL_ADC_Init+0x18e>
 800082c:	7dfb      	ldrb	r3, [r7, #23]
 800082e:	2b00      	cmp	r3, #0
 8000830:	f040 8095 	bne.w	800095e <HAL_ADC_Init+0x18e>
      (tmp_hal_status == HAL_OK)                                  )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8000834:	687b      	ldr	r3, [r7, #4]
 8000836:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000838:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 800083c:	f023 0302 	bic.w	r3, r3, #2
 8000840:	f043 0202 	orr.w	r2, r3, #2
 8000844:	687b      	ldr	r3, [r7, #4]
 8000846:	629a      	str	r2, [r3, #40]	; 0x28
    /*  - continuous conversion mode                                          */
    /* Note: External trigger polarity (ADC_CR2_EXTTRIG) is set into          */
    /*       HAL_ADC_Start_xxx functions because if set in this function,     */
    /*       a conversion on injected group would start a conversion also on  */
    /*       regular group after ADC enabling.                                */
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8000848:	687b      	ldr	r3, [r7, #4]
 800084a:	685a      	ldr	r2, [r3, #4]
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 800084c:	687b      	ldr	r3, [r7, #4]
 800084e:	69db      	ldr	r3, [r3, #28]
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8000850:	431a      	orrs	r2, r3
                ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)   );
 8000852:	687b      	ldr	r3, [r7, #4]
 8000854:	7b1b      	ldrb	r3, [r3, #12]
 8000856:	005b      	lsls	r3, r3, #1
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 8000858:	4313      	orrs	r3, r2
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 800085a:	68ba      	ldr	r2, [r7, #8]
 800085c:	4313      	orrs	r3, r2
 800085e:	60bb      	str	r3, [r7, #8]

    /* Configuration of ADC:                                                  */
    /*  - scan mode                                                           */
    /*  - discontinuous mode disable/enable                                   */
    /*  - discontinuous mode number of conversions                            */
    tmp_cr1 |= (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode));
 8000860:	687b      	ldr	r3, [r7, #4]
 8000862:	689b      	ldr	r3, [r3, #8]
 8000864:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8000868:	d003      	beq.n	8000872 <HAL_ADC_Init+0xa2>
 800086a:	687b      	ldr	r3, [r7, #4]
 800086c:	689b      	ldr	r3, [r3, #8]
 800086e:	2b01      	cmp	r3, #1
 8000870:	d102      	bne.n	8000878 <HAL_ADC_Init+0xa8>
 8000872:	f44f 7380 	mov.w	r3, #256	; 0x100
 8000876:	e000      	b.n	800087a <HAL_ADC_Init+0xaa>
 8000878:	2300      	movs	r3, #0
 800087a:	693a      	ldr	r2, [r7, #16]
 800087c:	4313      	orrs	r3, r2
 800087e:	613b      	str	r3, [r7, #16]
    
    /* Enable discontinuous mode only if continuous mode is disabled */
    /* Note: If parameter "Init.ScanConvMode" is set to disable, parameter    */
    /*       discontinuous is set anyway, but will have no effect on ADC HW.  */
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8000880:	687b      	ldr	r3, [r7, #4]
 8000882:	7d1b      	ldrb	r3, [r3, #20]
 8000884:	2b01      	cmp	r3, #1
 8000886:	d119      	bne.n	80008bc <HAL_ADC_Init+0xec>
    {
      if (hadc->Init.ContinuousConvMode == DISABLE)
 8000888:	687b      	ldr	r3, [r7, #4]
 800088a:	7b1b      	ldrb	r3, [r3, #12]
 800088c:	2b00      	cmp	r3, #0
 800088e:	d109      	bne.n	80008a4 <HAL_ADC_Init+0xd4>
      {
        /* Enable the selected ADC regular discontinuous mode */
        /* Set the number of channels to be converted in discontinuous mode */
        SET_BIT(tmp_cr1, ADC_CR1_DISCEN                                            |
 8000890:	687b      	ldr	r3, [r7, #4]
 8000892:	699b      	ldr	r3, [r3, #24]
 8000894:	3b01      	subs	r3, #1
 8000896:	035a      	lsls	r2, r3, #13
 8000898:	693b      	ldr	r3, [r7, #16]
 800089a:	4313      	orrs	r3, r2
 800089c:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 80008a0:	613b      	str	r3, [r7, #16]
 80008a2:	e00b      	b.n	80008bc <HAL_ADC_Init+0xec>
      {
        /* ADC regular group settings continuous and sequencer discontinuous*/
        /* cannot be enabled simultaneously.                                */
        
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80008a4:	687b      	ldr	r3, [r7, #4]
 80008a6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80008a8:	f043 0220 	orr.w	r2, r3, #32
 80008ac:	687b      	ldr	r3, [r7, #4]
 80008ae:	629a      	str	r2, [r3, #40]	; 0x28
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80008b0:	687b      	ldr	r3, [r7, #4]
 80008b2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80008b4:	f043 0201 	orr.w	r2, r3, #1
 80008b8:	687b      	ldr	r3, [r7, #4]
 80008ba:	62da      	str	r2, [r3, #44]	; 0x2c
      }
    }
    
    /* Update ADC configuration register CR1 with previous settings */
      MODIFY_REG(hadc->Instance->CR1,
 80008bc:	687b      	ldr	r3, [r7, #4]
 80008be:	681b      	ldr	r3, [r3, #0]
 80008c0:	685b      	ldr	r3, [r3, #4]
 80008c2:	f423 4169 	bic.w	r1, r3, #59648	; 0xe900
 80008c6:	687b      	ldr	r3, [r7, #4]
 80008c8:	681b      	ldr	r3, [r3, #0]
 80008ca:	693a      	ldr	r2, [r7, #16]
 80008cc:	430a      	orrs	r2, r1
 80008ce:	605a      	str	r2, [r3, #4]
                 ADC_CR1_DISCEN  |
                 ADC_CR1_DISCNUM    ,
                 tmp_cr1             );
    
    /* Update ADC configuration register CR2 with previous settings */
      MODIFY_REG(hadc->Instance->CR2,
 80008d0:	687b      	ldr	r3, [r7, #4]
 80008d2:	681b      	ldr	r3, [r3, #0]
 80008d4:	689a      	ldr	r2, [r3, #8]
 80008d6:	4b28      	ldr	r3, [pc, #160]	; (8000978 <HAL_ADC_Init+0x1a8>)
 80008d8:	4013      	ands	r3, r2
 80008da:	687a      	ldr	r2, [r7, #4]
 80008dc:	6812      	ldr	r2, [r2, #0]
 80008de:	68b9      	ldr	r1, [r7, #8]
 80008e0:	430b      	orrs	r3, r1
 80008e2:	6093      	str	r3, [r2, #8]
    /*   Note: Scan mode is present by hardware on this device and, if        */
    /*   disabled, discards automatically nb of conversions. Anyway, nb of    */
    /*   conversions is forced to 0x00 for alignment over all STM32 devices.  */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion"                                          */
    if (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode) == ADC_SCAN_ENABLE)
 80008e4:	687b      	ldr	r3, [r7, #4]
 80008e6:	689b      	ldr	r3, [r3, #8]
 80008e8:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80008ec:	d003      	beq.n	80008f6 <HAL_ADC_Init+0x126>
 80008ee:	687b      	ldr	r3, [r7, #4]
 80008f0:	689b      	ldr	r3, [r3, #8]
 80008f2:	2b01      	cmp	r3, #1
 80008f4:	d104      	bne.n	8000900 <HAL_ADC_Init+0x130>
    {
      tmp_sqr1 = ADC_SQR1_L_SHIFT(hadc->Init.NbrOfConversion);
 80008f6:	687b      	ldr	r3, [r7, #4]
 80008f8:	691b      	ldr	r3, [r3, #16]
 80008fa:	3b01      	subs	r3, #1
 80008fc:	051b      	lsls	r3, r3, #20
 80008fe:	60fb      	str	r3, [r7, #12]
    }
      
    MODIFY_REG(hadc->Instance->SQR1,
 8000900:	687b      	ldr	r3, [r7, #4]
 8000902:	681b      	ldr	r3, [r3, #0]
 8000904:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000906:	f423 0170 	bic.w	r1, r3, #15728640	; 0xf00000
 800090a:	687b      	ldr	r3, [r7, #4]
 800090c:	681b      	ldr	r3, [r3, #0]
 800090e:	68fa      	ldr	r2, [r7, #12]
 8000910:	430a      	orrs	r2, r1
 8000912:	62da      	str	r2, [r3, #44]	; 0x2c
    /* ensure of no potential problem of ADC core IP clocking.                */
    /* Check through register CR2 (excluding bits set in other functions:     */
    /* execution control bits (ADON, JSWSTART, SWSTART), regular group bits   */
    /* (DMA), injected group bits (JEXTTRIG and JEXTSEL), channel internal    */
    /* measurement path bit (TSVREFE).                                        */
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8000914:	687b      	ldr	r3, [r7, #4]
 8000916:	681b      	ldr	r3, [r3, #0]
 8000918:	689a      	ldr	r2, [r3, #8]
 800091a:	4b18      	ldr	r3, [pc, #96]	; (800097c <HAL_ADC_Init+0x1ac>)
 800091c:	4013      	ands	r3, r2
 800091e:	68ba      	ldr	r2, [r7, #8]
 8000920:	429a      	cmp	r2, r3
 8000922:	d10b      	bne.n	800093c <HAL_ADC_Init+0x16c>
                                        ADC_CR2_JEXTTRIG | ADC_CR2_JEXTSEL |
                                        ADC_CR2_TSVREFE                     ))
         == tmp_cr2)
    {
      /* Set ADC error code to none */
      ADC_CLEAR_ERRORCODE(hadc);
 8000924:	687b      	ldr	r3, [r7, #4]
 8000926:	2200      	movs	r2, #0
 8000928:	62da      	str	r2, [r3, #44]	; 0x2c
      
      /* Set the ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 800092a:	687b      	ldr	r3, [r7, #4]
 800092c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800092e:	f023 0303 	bic.w	r3, r3, #3
 8000932:	f043 0201 	orr.w	r2, r3, #1
 8000936:	687b      	ldr	r3, [r7, #4]
 8000938:	629a      	str	r2, [r3, #40]	; 0x28
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 800093a:	e018      	b.n	800096e <HAL_ADC_Init+0x19e>
                        HAL_ADC_STATE_READY);
    }
    else
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 800093c:	687b      	ldr	r3, [r7, #4]
 800093e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000940:	f023 0312 	bic.w	r3, r3, #18
 8000944:	f043 0210 	orr.w	r2, r3, #16
 8000948:	687b      	ldr	r3, [r7, #4]
 800094a:	629a      	str	r2, [r3, #40]	; 0x28
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800094c:	687b      	ldr	r3, [r7, #4]
 800094e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000950:	f043 0201 	orr.w	r2, r3, #1
 8000954:	687b      	ldr	r3, [r7, #4]
 8000956:	62da      	str	r2, [r3, #44]	; 0x2c
      
      tmp_hal_status = HAL_ERROR;
 8000958:	2301      	movs	r3, #1
 800095a:	75fb      	strb	r3, [r7, #23]
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 800095c:	e007      	b.n	800096e <HAL_ADC_Init+0x19e>
  
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800095e:	687b      	ldr	r3, [r7, #4]
 8000960:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000962:	f043 0210 	orr.w	r2, r3, #16
 8000966:	687b      	ldr	r3, [r7, #4]
 8000968:	629a      	str	r2, [r3, #40]	; 0x28
        
    tmp_hal_status = HAL_ERROR;
 800096a:	2301      	movs	r3, #1
 800096c:	75fb      	strb	r3, [r7, #23]
  }
  
  /* Return function status */
  return tmp_hal_status;
 800096e:	7dfb      	ldrb	r3, [r7, #23]
}
 8000970:	4618      	mov	r0, r3
 8000972:	3718      	adds	r7, #24
 8000974:	46bd      	mov	sp, r7
 8000976:	bd80      	pop	{r7, pc}
 8000978:	ffe1f7fd 	.word	0xffe1f7fd
 800097c:	ff1f0efe 	.word	0xff1f0efe

08000980 <HAL_ADC_ConfigChannel>:
  * @param  hadc: ADC handle
  * @param  sConfig: Structure of ADC channel for regular group.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{ 
 8000980:	b480      	push	{r7}
 8000982:	b085      	sub	sp, #20
 8000984:	af00      	add	r7, sp, #0
 8000986:	6078      	str	r0, [r7, #4]
 8000988:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800098a:	2300      	movs	r3, #0
 800098c:	73fb      	strb	r3, [r7, #15]
  __IO uint32_t wait_loop_index = 0U;
 800098e:	2300      	movs	r3, #0
 8000990:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8000992:	687b      	ldr	r3, [r7, #4]
 8000994:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8000998:	2b01      	cmp	r3, #1
 800099a:	d101      	bne.n	80009a0 <HAL_ADC_ConfigChannel+0x20>
 800099c:	2302      	movs	r3, #2
 800099e:	e0dc      	b.n	8000b5a <HAL_ADC_ConfigChannel+0x1da>
 80009a0:	687b      	ldr	r3, [r7, #4]
 80009a2:	2201      	movs	r2, #1
 80009a4:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  
  /* Regular sequence configuration */
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 80009a8:	683b      	ldr	r3, [r7, #0]
 80009aa:	685b      	ldr	r3, [r3, #4]
 80009ac:	2b06      	cmp	r3, #6
 80009ae:	d81c      	bhi.n	80009ea <HAL_ADC_ConfigChannel+0x6a>
  {
    MODIFY_REG(hadc->Instance->SQR3                        ,
 80009b0:	687b      	ldr	r3, [r7, #4]
 80009b2:	681b      	ldr	r3, [r3, #0]
 80009b4:	6b59      	ldr	r1, [r3, #52]	; 0x34
 80009b6:	683b      	ldr	r3, [r7, #0]
 80009b8:	685a      	ldr	r2, [r3, #4]
 80009ba:	4613      	mov	r3, r2
 80009bc:	009b      	lsls	r3, r3, #2
 80009be:	4413      	add	r3, r2
 80009c0:	3b05      	subs	r3, #5
 80009c2:	221f      	movs	r2, #31
 80009c4:	fa02 f303 	lsl.w	r3, r2, r3
 80009c8:	43db      	mvns	r3, r3
 80009ca:	4019      	ands	r1, r3
 80009cc:	683b      	ldr	r3, [r7, #0]
 80009ce:	6818      	ldr	r0, [r3, #0]
 80009d0:	683b      	ldr	r3, [r7, #0]
 80009d2:	685a      	ldr	r2, [r3, #4]
 80009d4:	4613      	mov	r3, r2
 80009d6:	009b      	lsls	r3, r3, #2
 80009d8:	4413      	add	r3, r2
 80009da:	3b05      	subs	r3, #5
 80009dc:	fa00 f203 	lsl.w	r2, r0, r3
 80009e0:	687b      	ldr	r3, [r7, #4]
 80009e2:	681b      	ldr	r3, [r3, #0]
 80009e4:	430a      	orrs	r2, r1
 80009e6:	635a      	str	r2, [r3, #52]	; 0x34
 80009e8:	e03c      	b.n	8000a64 <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank)    ,
               ADC_SQR3_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 80009ea:	683b      	ldr	r3, [r7, #0]
 80009ec:	685b      	ldr	r3, [r3, #4]
 80009ee:	2b0c      	cmp	r3, #12
 80009f0:	d81c      	bhi.n	8000a2c <HAL_ADC_ConfigChannel+0xac>
  {
    MODIFY_REG(hadc->Instance->SQR2                        ,
 80009f2:	687b      	ldr	r3, [r7, #4]
 80009f4:	681b      	ldr	r3, [r3, #0]
 80009f6:	6b19      	ldr	r1, [r3, #48]	; 0x30
 80009f8:	683b      	ldr	r3, [r7, #0]
 80009fa:	685a      	ldr	r2, [r3, #4]
 80009fc:	4613      	mov	r3, r2
 80009fe:	009b      	lsls	r3, r3, #2
 8000a00:	4413      	add	r3, r2
 8000a02:	3b23      	subs	r3, #35	; 0x23
 8000a04:	221f      	movs	r2, #31
 8000a06:	fa02 f303 	lsl.w	r3, r2, r3
 8000a0a:	43db      	mvns	r3, r3
 8000a0c:	4019      	ands	r1, r3
 8000a0e:	683b      	ldr	r3, [r7, #0]
 8000a10:	6818      	ldr	r0, [r3, #0]
 8000a12:	683b      	ldr	r3, [r7, #0]
 8000a14:	685a      	ldr	r2, [r3, #4]
 8000a16:	4613      	mov	r3, r2
 8000a18:	009b      	lsls	r3, r3, #2
 8000a1a:	4413      	add	r3, r2
 8000a1c:	3b23      	subs	r3, #35	; 0x23
 8000a1e:	fa00 f203 	lsl.w	r2, r0, r3
 8000a22:	687b      	ldr	r3, [r7, #4]
 8000a24:	681b      	ldr	r3, [r3, #0]
 8000a26:	430a      	orrs	r2, r1
 8000a28:	631a      	str	r2, [r3, #48]	; 0x30
 8000a2a:	e01b      	b.n	8000a64 <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR2_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 13 to 16 */
  else
  {
    MODIFY_REG(hadc->Instance->SQR1                        ,
 8000a2c:	687b      	ldr	r3, [r7, #4]
 8000a2e:	681b      	ldr	r3, [r3, #0]
 8000a30:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8000a32:	683b      	ldr	r3, [r7, #0]
 8000a34:	685a      	ldr	r2, [r3, #4]
 8000a36:	4613      	mov	r3, r2
 8000a38:	009b      	lsls	r3, r3, #2
 8000a3a:	4413      	add	r3, r2
 8000a3c:	3b41      	subs	r3, #65	; 0x41
 8000a3e:	221f      	movs	r2, #31
 8000a40:	fa02 f303 	lsl.w	r3, r2, r3
 8000a44:	43db      	mvns	r3, r3
 8000a46:	4019      	ands	r1, r3
 8000a48:	683b      	ldr	r3, [r7, #0]
 8000a4a:	6818      	ldr	r0, [r3, #0]
 8000a4c:	683b      	ldr	r3, [r7, #0]
 8000a4e:	685a      	ldr	r2, [r3, #4]
 8000a50:	4613      	mov	r3, r2
 8000a52:	009b      	lsls	r3, r3, #2
 8000a54:	4413      	add	r3, r2
 8000a56:	3b41      	subs	r3, #65	; 0x41
 8000a58:	fa00 f203 	lsl.w	r2, r0, r3
 8000a5c:	687b      	ldr	r3, [r7, #4]
 8000a5e:	681b      	ldr	r3, [r3, #0]
 8000a60:	430a      	orrs	r2, r1
 8000a62:	62da      	str	r2, [r3, #44]	; 0x2c
  }
  
  
  /* Channel sampling time configuration */
  /* For channels 10 to 17 */
  if (sConfig->Channel >= ADC_CHANNEL_10)
 8000a64:	683b      	ldr	r3, [r7, #0]
 8000a66:	681b      	ldr	r3, [r3, #0]
 8000a68:	2b09      	cmp	r3, #9
 8000a6a:	d91c      	bls.n	8000aa6 <HAL_ADC_ConfigChannel+0x126>
  {
    MODIFY_REG(hadc->Instance->SMPR1                             ,
 8000a6c:	687b      	ldr	r3, [r7, #4]
 8000a6e:	681b      	ldr	r3, [r3, #0]
 8000a70:	68d9      	ldr	r1, [r3, #12]
 8000a72:	683b      	ldr	r3, [r7, #0]
 8000a74:	681a      	ldr	r2, [r3, #0]
 8000a76:	4613      	mov	r3, r2
 8000a78:	005b      	lsls	r3, r3, #1
 8000a7a:	4413      	add	r3, r2
 8000a7c:	3b1e      	subs	r3, #30
 8000a7e:	2207      	movs	r2, #7
 8000a80:	fa02 f303 	lsl.w	r3, r2, r3
 8000a84:	43db      	mvns	r3, r3
 8000a86:	4019      	ands	r1, r3
 8000a88:	683b      	ldr	r3, [r7, #0]
 8000a8a:	6898      	ldr	r0, [r3, #8]
 8000a8c:	683b      	ldr	r3, [r7, #0]
 8000a8e:	681a      	ldr	r2, [r3, #0]
 8000a90:	4613      	mov	r3, r2
 8000a92:	005b      	lsls	r3, r3, #1
 8000a94:	4413      	add	r3, r2
 8000a96:	3b1e      	subs	r3, #30
 8000a98:	fa00 f203 	lsl.w	r2, r0, r3
 8000a9c:	687b      	ldr	r3, [r7, #4]
 8000a9e:	681b      	ldr	r3, [r3, #0]
 8000aa0:	430a      	orrs	r2, r1
 8000aa2:	60da      	str	r2, [r3, #12]
 8000aa4:	e019      	b.n	8000ada <HAL_ADC_ConfigChannel+0x15a>
               ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel)      ,
               ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel) );
  }
  else /* For channels 0 to 9 */
  {
    MODIFY_REG(hadc->Instance->SMPR2                             ,
 8000aa6:	687b      	ldr	r3, [r7, #4]
 8000aa8:	681b      	ldr	r3, [r3, #0]
 8000aaa:	6919      	ldr	r1, [r3, #16]
 8000aac:	683b      	ldr	r3, [r7, #0]
 8000aae:	681a      	ldr	r2, [r3, #0]
 8000ab0:	4613      	mov	r3, r2
 8000ab2:	005b      	lsls	r3, r3, #1
 8000ab4:	4413      	add	r3, r2
 8000ab6:	2207      	movs	r2, #7
 8000ab8:	fa02 f303 	lsl.w	r3, r2, r3
 8000abc:	43db      	mvns	r3, r3
 8000abe:	4019      	ands	r1, r3
 8000ac0:	683b      	ldr	r3, [r7, #0]
 8000ac2:	6898      	ldr	r0, [r3, #8]
 8000ac4:	683b      	ldr	r3, [r7, #0]
 8000ac6:	681a      	ldr	r2, [r3, #0]
 8000ac8:	4613      	mov	r3, r2
 8000aca:	005b      	lsls	r3, r3, #1
 8000acc:	4413      	add	r3, r2
 8000ace:	fa00 f203 	lsl.w	r2, r0, r3
 8000ad2:	687b      	ldr	r3, [r7, #4]
 8000ad4:	681b      	ldr	r3, [r3, #0]
 8000ad6:	430a      	orrs	r2, r1
 8000ad8:	611a      	str	r2, [r3, #16]
               ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel) );
  }
  
  /* If ADC1 Channel_16 or Channel_17 is selected, enable Temperature sensor  */
  /* and VREFINT measurement path.                                            */
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 8000ada:	683b      	ldr	r3, [r7, #0]
 8000adc:	681b      	ldr	r3, [r3, #0]
 8000ade:	2b10      	cmp	r3, #16
 8000ae0:	d003      	beq.n	8000aea <HAL_ADC_ConfigChannel+0x16a>
      (sConfig->Channel == ADC_CHANNEL_VREFINT)      )
 8000ae2:	683b      	ldr	r3, [r7, #0]
 8000ae4:	681b      	ldr	r3, [r3, #0]
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 8000ae6:	2b11      	cmp	r3, #17
 8000ae8:	d132      	bne.n	8000b50 <HAL_ADC_ConfigChannel+0x1d0>
  {
    /* For STM32F1 devices with several ADC: Only ADC1 can access internal    */
    /* measurement channels (VrefInt/TempSensor). If these channels are       */
    /* intended to be set on other ADC instances, an error is reported.       */
    if (hadc->Instance == ADC1)
 8000aea:	687b      	ldr	r3, [r7, #4]
 8000aec:	681b      	ldr	r3, [r3, #0]
 8000aee:	4a1d      	ldr	r2, [pc, #116]	; (8000b64 <HAL_ADC_ConfigChannel+0x1e4>)
 8000af0:	4293      	cmp	r3, r2
 8000af2:	d125      	bne.n	8000b40 <HAL_ADC_ConfigChannel+0x1c0>
    {
      if (READ_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE) == RESET)
 8000af4:	687b      	ldr	r3, [r7, #4]
 8000af6:	681b      	ldr	r3, [r3, #0]
 8000af8:	689b      	ldr	r3, [r3, #8]
 8000afa:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8000afe:	2b00      	cmp	r3, #0
 8000b00:	d126      	bne.n	8000b50 <HAL_ADC_ConfigChannel+0x1d0>
      {
        SET_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE);
 8000b02:	687b      	ldr	r3, [r7, #4]
 8000b04:	681b      	ldr	r3, [r3, #0]
 8000b06:	689a      	ldr	r2, [r3, #8]
 8000b08:	687b      	ldr	r3, [r7, #4]
 8000b0a:	681b      	ldr	r3, [r3, #0]
 8000b0c:	f442 0200 	orr.w	r2, r2, #8388608	; 0x800000
 8000b10:	609a      	str	r2, [r3, #8]
        
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR))
 8000b12:	683b      	ldr	r3, [r7, #0]
 8000b14:	681b      	ldr	r3, [r3, #0]
 8000b16:	2b10      	cmp	r3, #16
 8000b18:	d11a      	bne.n	8000b50 <HAL_ADC_ConfigChannel+0x1d0>
        {
          /* Delay for temperature sensor stabilization time */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8000b1a:	4b13      	ldr	r3, [pc, #76]	; (8000b68 <HAL_ADC_ConfigChannel+0x1e8>)
 8000b1c:	681b      	ldr	r3, [r3, #0]
 8000b1e:	4a13      	ldr	r2, [pc, #76]	; (8000b6c <HAL_ADC_ConfigChannel+0x1ec>)
 8000b20:	fba2 2303 	umull	r2, r3, r2, r3
 8000b24:	0c9a      	lsrs	r2, r3, #18
 8000b26:	4613      	mov	r3, r2
 8000b28:	009b      	lsls	r3, r3, #2
 8000b2a:	4413      	add	r3, r2
 8000b2c:	005b      	lsls	r3, r3, #1
 8000b2e:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8000b30:	e002      	b.n	8000b38 <HAL_ADC_ConfigChannel+0x1b8>
          {
            wait_loop_index--;
 8000b32:	68bb      	ldr	r3, [r7, #8]
 8000b34:	3b01      	subs	r3, #1
 8000b36:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8000b38:	68bb      	ldr	r3, [r7, #8]
 8000b3a:	2b00      	cmp	r3, #0
 8000b3c:	d1f9      	bne.n	8000b32 <HAL_ADC_ConfigChannel+0x1b2>
 8000b3e:	e007      	b.n	8000b50 <HAL_ADC_ConfigChannel+0x1d0>
      }
    }
    else
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8000b40:	687b      	ldr	r3, [r7, #4]
 8000b42:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000b44:	f043 0220 	orr.w	r2, r3, #32
 8000b48:	687b      	ldr	r3, [r7, #4]
 8000b4a:	629a      	str	r2, [r3, #40]	; 0x28
      
      tmp_hal_status = HAL_ERROR;
 8000b4c:	2301      	movs	r3, #1
 8000b4e:	73fb      	strb	r3, [r7, #15]
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8000b50:	687b      	ldr	r3, [r7, #4]
 8000b52:	2200      	movs	r2, #0
 8000b54:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  /* Return function status */
  return tmp_hal_status;
 8000b58:	7bfb      	ldrb	r3, [r7, #15]
}
 8000b5a:	4618      	mov	r0, r3
 8000b5c:	3714      	adds	r7, #20
 8000b5e:	46bd      	mov	sp, r7
 8000b60:	bc80      	pop	{r7}
 8000b62:	4770      	bx	lr
 8000b64:	40012400 	.word	0x40012400
 8000b68:	20000024 	.word	0x20000024
 8000b6c:	431bde83 	.word	0x431bde83

08000b70 <ADC_ConversionStop_Disable>:
  *         stopped to disable the ADC.
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_ConversionStop_Disable(ADC_HandleTypeDef* hadc)
{
 8000b70:	b580      	push	{r7, lr}
 8000b72:	b084      	sub	sp, #16
 8000b74:	af00      	add	r7, sp, #0
 8000b76:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8000b78:	2300      	movs	r3, #0
 8000b7a:	60fb      	str	r3, [r7, #12]
  
  /* Verification if ADC is not already disabled */
  if (ADC_IS_ENABLE(hadc) != RESET)
 8000b7c:	687b      	ldr	r3, [r7, #4]
 8000b7e:	681b      	ldr	r3, [r3, #0]
 8000b80:	689b      	ldr	r3, [r3, #8]
 8000b82:	f003 0301 	and.w	r3, r3, #1
 8000b86:	2b01      	cmp	r3, #1
 8000b88:	d127      	bne.n	8000bda <ADC_ConversionStop_Disable+0x6a>
  {
    /* Disable the ADC peripheral */
    __HAL_ADC_DISABLE(hadc);
 8000b8a:	687b      	ldr	r3, [r7, #4]
 8000b8c:	681b      	ldr	r3, [r3, #0]
 8000b8e:	689a      	ldr	r2, [r3, #8]
 8000b90:	687b      	ldr	r3, [r7, #4]
 8000b92:	681b      	ldr	r3, [r3, #0]
 8000b94:	f022 0201 	bic.w	r2, r2, #1
 8000b98:	609a      	str	r2, [r3, #8]
     
    /* Get tick count */
    tickstart = HAL_GetTick();
 8000b9a:	f7ff fe0f 	bl	80007bc <HAL_GetTick>
 8000b9e:	60f8      	str	r0, [r7, #12]
    
    /* Wait for ADC effectively disabled */
    while(ADC_IS_ENABLE(hadc) != RESET)
 8000ba0:	e014      	b.n	8000bcc <ADC_ConversionStop_Disable+0x5c>
    {
      if((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8000ba2:	f7ff fe0b 	bl	80007bc <HAL_GetTick>
 8000ba6:	4602      	mov	r2, r0
 8000ba8:	68fb      	ldr	r3, [r7, #12]
 8000baa:	1ad3      	subs	r3, r2, r3
 8000bac:	2b02      	cmp	r3, #2
 8000bae:	d90d      	bls.n	8000bcc <ADC_ConversionStop_Disable+0x5c>
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8000bb0:	687b      	ldr	r3, [r7, #4]
 8000bb2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000bb4:	f043 0210 	orr.w	r2, r3, #16
 8000bb8:	687b      	ldr	r3, [r7, #4]
 8000bba:	629a      	str	r2, [r3, #40]	; 0x28
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8000bbc:	687b      	ldr	r3, [r7, #4]
 8000bbe:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000bc0:	f043 0201 	orr.w	r2, r3, #1
 8000bc4:	687b      	ldr	r3, [r7, #4]
 8000bc6:	62da      	str	r2, [r3, #44]	; 0x2c
        
        return HAL_ERROR;
 8000bc8:	2301      	movs	r3, #1
 8000bca:	e007      	b.n	8000bdc <ADC_ConversionStop_Disable+0x6c>
    while(ADC_IS_ENABLE(hadc) != RESET)
 8000bcc:	687b      	ldr	r3, [r7, #4]
 8000bce:	681b      	ldr	r3, [r3, #0]
 8000bd0:	689b      	ldr	r3, [r3, #8]
 8000bd2:	f003 0301 	and.w	r3, r3, #1
 8000bd6:	2b01      	cmp	r3, #1
 8000bd8:	d0e3      	beq.n	8000ba2 <ADC_ConversionStop_Disable+0x32>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 8000bda:	2300      	movs	r3, #0
}
 8000bdc:	4618      	mov	r0, r3
 8000bde:	3710      	adds	r7, #16
 8000be0:	46bd      	mov	sp, r7
 8000be2:	bd80      	pop	{r7, pc}

08000be4 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000be4:	b480      	push	{r7}
 8000be6:	b085      	sub	sp, #20
 8000be8:	af00      	add	r7, sp, #0
 8000bea:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000bec:	687b      	ldr	r3, [r7, #4]
 8000bee:	f003 0307 	and.w	r3, r3, #7
 8000bf2:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000bf4:	4b0c      	ldr	r3, [pc, #48]	; (8000c28 <__NVIC_SetPriorityGrouping+0x44>)
 8000bf6:	68db      	ldr	r3, [r3, #12]
 8000bf8:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000bfa:	68ba      	ldr	r2, [r7, #8]
 8000bfc:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8000c00:	4013      	ands	r3, r2
 8000c02:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8000c04:	68fb      	ldr	r3, [r7, #12]
 8000c06:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000c08:	68bb      	ldr	r3, [r7, #8]
 8000c0a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000c0c:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8000c10:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000c14:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000c16:	4a04      	ldr	r2, [pc, #16]	; (8000c28 <__NVIC_SetPriorityGrouping+0x44>)
 8000c18:	68bb      	ldr	r3, [r7, #8]
 8000c1a:	60d3      	str	r3, [r2, #12]
}
 8000c1c:	bf00      	nop
 8000c1e:	3714      	adds	r7, #20
 8000c20:	46bd      	mov	sp, r7
 8000c22:	bc80      	pop	{r7}
 8000c24:	4770      	bx	lr
 8000c26:	bf00      	nop
 8000c28:	e000ed00 	.word	0xe000ed00

08000c2c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000c2c:	b480      	push	{r7}
 8000c2e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000c30:	4b04      	ldr	r3, [pc, #16]	; (8000c44 <__NVIC_GetPriorityGrouping+0x18>)
 8000c32:	68db      	ldr	r3, [r3, #12]
 8000c34:	0a1b      	lsrs	r3, r3, #8
 8000c36:	f003 0307 	and.w	r3, r3, #7
}
 8000c3a:	4618      	mov	r0, r3
 8000c3c:	46bd      	mov	sp, r7
 8000c3e:	bc80      	pop	{r7}
 8000c40:	4770      	bx	lr
 8000c42:	bf00      	nop
 8000c44:	e000ed00 	.word	0xe000ed00

08000c48 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000c48:	b480      	push	{r7}
 8000c4a:	b083      	sub	sp, #12
 8000c4c:	af00      	add	r7, sp, #0
 8000c4e:	4603      	mov	r3, r0
 8000c50:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000c52:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000c56:	2b00      	cmp	r3, #0
 8000c58:	db0b      	blt.n	8000c72 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000c5a:	79fb      	ldrb	r3, [r7, #7]
 8000c5c:	f003 021f 	and.w	r2, r3, #31
 8000c60:	4906      	ldr	r1, [pc, #24]	; (8000c7c <__NVIC_EnableIRQ+0x34>)
 8000c62:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000c66:	095b      	lsrs	r3, r3, #5
 8000c68:	2001      	movs	r0, #1
 8000c6a:	fa00 f202 	lsl.w	r2, r0, r2
 8000c6e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8000c72:	bf00      	nop
 8000c74:	370c      	adds	r7, #12
 8000c76:	46bd      	mov	sp, r7
 8000c78:	bc80      	pop	{r7}
 8000c7a:	4770      	bx	lr
 8000c7c:	e000e100 	.word	0xe000e100

08000c80 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000c80:	b480      	push	{r7}
 8000c82:	b083      	sub	sp, #12
 8000c84:	af00      	add	r7, sp, #0
 8000c86:	4603      	mov	r3, r0
 8000c88:	6039      	str	r1, [r7, #0]
 8000c8a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000c8c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000c90:	2b00      	cmp	r3, #0
 8000c92:	db0a      	blt.n	8000caa <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000c94:	683b      	ldr	r3, [r7, #0]
 8000c96:	b2da      	uxtb	r2, r3
 8000c98:	490c      	ldr	r1, [pc, #48]	; (8000ccc <__NVIC_SetPriority+0x4c>)
 8000c9a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000c9e:	0112      	lsls	r2, r2, #4
 8000ca0:	b2d2      	uxtb	r2, r2
 8000ca2:	440b      	add	r3, r1
 8000ca4:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000ca8:	e00a      	b.n	8000cc0 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000caa:	683b      	ldr	r3, [r7, #0]
 8000cac:	b2da      	uxtb	r2, r3
 8000cae:	4908      	ldr	r1, [pc, #32]	; (8000cd0 <__NVIC_SetPriority+0x50>)
 8000cb0:	79fb      	ldrb	r3, [r7, #7]
 8000cb2:	f003 030f 	and.w	r3, r3, #15
 8000cb6:	3b04      	subs	r3, #4
 8000cb8:	0112      	lsls	r2, r2, #4
 8000cba:	b2d2      	uxtb	r2, r2
 8000cbc:	440b      	add	r3, r1
 8000cbe:	761a      	strb	r2, [r3, #24]
}
 8000cc0:	bf00      	nop
 8000cc2:	370c      	adds	r7, #12
 8000cc4:	46bd      	mov	sp, r7
 8000cc6:	bc80      	pop	{r7}
 8000cc8:	4770      	bx	lr
 8000cca:	bf00      	nop
 8000ccc:	e000e100 	.word	0xe000e100
 8000cd0:	e000ed00 	.word	0xe000ed00

08000cd4 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000cd4:	b480      	push	{r7}
 8000cd6:	b089      	sub	sp, #36	; 0x24
 8000cd8:	af00      	add	r7, sp, #0
 8000cda:	60f8      	str	r0, [r7, #12]
 8000cdc:	60b9      	str	r1, [r7, #8]
 8000cde:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000ce0:	68fb      	ldr	r3, [r7, #12]
 8000ce2:	f003 0307 	and.w	r3, r3, #7
 8000ce6:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000ce8:	69fb      	ldr	r3, [r7, #28]
 8000cea:	f1c3 0307 	rsb	r3, r3, #7
 8000cee:	2b04      	cmp	r3, #4
 8000cf0:	bf28      	it	cs
 8000cf2:	2304      	movcs	r3, #4
 8000cf4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000cf6:	69fb      	ldr	r3, [r7, #28]
 8000cf8:	3304      	adds	r3, #4
 8000cfa:	2b06      	cmp	r3, #6
 8000cfc:	d902      	bls.n	8000d04 <NVIC_EncodePriority+0x30>
 8000cfe:	69fb      	ldr	r3, [r7, #28]
 8000d00:	3b03      	subs	r3, #3
 8000d02:	e000      	b.n	8000d06 <NVIC_EncodePriority+0x32>
 8000d04:	2300      	movs	r3, #0
 8000d06:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000d08:	f04f 32ff 	mov.w	r2, #4294967295
 8000d0c:	69bb      	ldr	r3, [r7, #24]
 8000d0e:	fa02 f303 	lsl.w	r3, r2, r3
 8000d12:	43da      	mvns	r2, r3
 8000d14:	68bb      	ldr	r3, [r7, #8]
 8000d16:	401a      	ands	r2, r3
 8000d18:	697b      	ldr	r3, [r7, #20]
 8000d1a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000d1c:	f04f 31ff 	mov.w	r1, #4294967295
 8000d20:	697b      	ldr	r3, [r7, #20]
 8000d22:	fa01 f303 	lsl.w	r3, r1, r3
 8000d26:	43d9      	mvns	r1, r3
 8000d28:	687b      	ldr	r3, [r7, #4]
 8000d2a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000d2c:	4313      	orrs	r3, r2
         );
}
 8000d2e:	4618      	mov	r0, r3
 8000d30:	3724      	adds	r7, #36	; 0x24
 8000d32:	46bd      	mov	sp, r7
 8000d34:	bc80      	pop	{r7}
 8000d36:	4770      	bx	lr

08000d38 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000d38:	b580      	push	{r7, lr}
 8000d3a:	b082      	sub	sp, #8
 8000d3c:	af00      	add	r7, sp, #0
 8000d3e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000d40:	687b      	ldr	r3, [r7, #4]
 8000d42:	3b01      	subs	r3, #1
 8000d44:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8000d48:	d301      	bcc.n	8000d4e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000d4a:	2301      	movs	r3, #1
 8000d4c:	e00f      	b.n	8000d6e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000d4e:	4a0a      	ldr	r2, [pc, #40]	; (8000d78 <SysTick_Config+0x40>)
 8000d50:	687b      	ldr	r3, [r7, #4]
 8000d52:	3b01      	subs	r3, #1
 8000d54:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000d56:	210f      	movs	r1, #15
 8000d58:	f04f 30ff 	mov.w	r0, #4294967295
 8000d5c:	f7ff ff90 	bl	8000c80 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000d60:	4b05      	ldr	r3, [pc, #20]	; (8000d78 <SysTick_Config+0x40>)
 8000d62:	2200      	movs	r2, #0
 8000d64:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000d66:	4b04      	ldr	r3, [pc, #16]	; (8000d78 <SysTick_Config+0x40>)
 8000d68:	2207      	movs	r2, #7
 8000d6a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000d6c:	2300      	movs	r3, #0
}
 8000d6e:	4618      	mov	r0, r3
 8000d70:	3708      	adds	r7, #8
 8000d72:	46bd      	mov	sp, r7
 8000d74:	bd80      	pop	{r7, pc}
 8000d76:	bf00      	nop
 8000d78:	e000e010 	.word	0xe000e010

08000d7c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000d7c:	b580      	push	{r7, lr}
 8000d7e:	b082      	sub	sp, #8
 8000d80:	af00      	add	r7, sp, #0
 8000d82:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000d84:	6878      	ldr	r0, [r7, #4]
 8000d86:	f7ff ff2d 	bl	8000be4 <__NVIC_SetPriorityGrouping>
}
 8000d8a:	bf00      	nop
 8000d8c:	3708      	adds	r7, #8
 8000d8e:	46bd      	mov	sp, r7
 8000d90:	bd80      	pop	{r7, pc}

08000d92 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8000d92:	b580      	push	{r7, lr}
 8000d94:	b086      	sub	sp, #24
 8000d96:	af00      	add	r7, sp, #0
 8000d98:	4603      	mov	r3, r0
 8000d9a:	60b9      	str	r1, [r7, #8]
 8000d9c:	607a      	str	r2, [r7, #4]
 8000d9e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8000da0:	2300      	movs	r3, #0
 8000da2:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8000da4:	f7ff ff42 	bl	8000c2c <__NVIC_GetPriorityGrouping>
 8000da8:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000daa:	687a      	ldr	r2, [r7, #4]
 8000dac:	68b9      	ldr	r1, [r7, #8]
 8000dae:	6978      	ldr	r0, [r7, #20]
 8000db0:	f7ff ff90 	bl	8000cd4 <NVIC_EncodePriority>
 8000db4:	4602      	mov	r2, r0
 8000db6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000dba:	4611      	mov	r1, r2
 8000dbc:	4618      	mov	r0, r3
 8000dbe:	f7ff ff5f 	bl	8000c80 <__NVIC_SetPriority>
}
 8000dc2:	bf00      	nop
 8000dc4:	3718      	adds	r7, #24
 8000dc6:	46bd      	mov	sp, r7
 8000dc8:	bd80      	pop	{r7, pc}

08000dca <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000dca:	b580      	push	{r7, lr}
 8000dcc:	b082      	sub	sp, #8
 8000dce:	af00      	add	r7, sp, #0
 8000dd0:	4603      	mov	r3, r0
 8000dd2:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8000dd4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000dd8:	4618      	mov	r0, r3
 8000dda:	f7ff ff35 	bl	8000c48 <__NVIC_EnableIRQ>
}
 8000dde:	bf00      	nop
 8000de0:	3708      	adds	r7, #8
 8000de2:	46bd      	mov	sp, r7
 8000de4:	bd80      	pop	{r7, pc}

08000de6 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000de6:	b580      	push	{r7, lr}
 8000de8:	b082      	sub	sp, #8
 8000dea:	af00      	add	r7, sp, #0
 8000dec:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8000dee:	6878      	ldr	r0, [r7, #4]
 8000df0:	f7ff ffa2 	bl	8000d38 <SysTick_Config>
 8000df4:	4603      	mov	r3, r0
}
 8000df6:	4618      	mov	r0, r3
 8000df8:	3708      	adds	r7, #8
 8000dfa:	46bd      	mov	sp, r7
 8000dfc:	bd80      	pop	{r7, pc}
	...

08000e00 <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 8000e00:	b580      	push	{r7, lr}
 8000e02:	b084      	sub	sp, #16
 8000e04:	af00      	add	r7, sp, #0
 8000e06:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8000e08:	2300      	movs	r3, #0
 8000e0a:	73fb      	strb	r3, [r7, #15]
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 8000e0c:	687b      	ldr	r3, [r7, #4]
 8000e0e:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8000e12:	2b02      	cmp	r3, #2
 8000e14:	d005      	beq.n	8000e22 <HAL_DMA_Abort_IT+0x22>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8000e16:	687b      	ldr	r3, [r7, #4]
 8000e18:	2204      	movs	r2, #4
 8000e1a:	639a      	str	r2, [r3, #56]	; 0x38
        
    status = HAL_ERROR;
 8000e1c:	2301      	movs	r3, #1
 8000e1e:	73fb      	strb	r3, [r7, #15]
 8000e20:	e051      	b.n	8000ec6 <HAL_DMA_Abort_IT+0xc6>
  }
  else
  { 
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8000e22:	687b      	ldr	r3, [r7, #4]
 8000e24:	681b      	ldr	r3, [r3, #0]
 8000e26:	681a      	ldr	r2, [r3, #0]
 8000e28:	687b      	ldr	r3, [r7, #4]
 8000e2a:	681b      	ldr	r3, [r3, #0]
 8000e2c:	f022 020e 	bic.w	r2, r2, #14
 8000e30:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8000e32:	687b      	ldr	r3, [r7, #4]
 8000e34:	681b      	ldr	r3, [r3, #0]
 8000e36:	681a      	ldr	r2, [r3, #0]
 8000e38:	687b      	ldr	r3, [r7, #4]
 8000e3a:	681b      	ldr	r3, [r3, #0]
 8000e3c:	f022 0201 	bic.w	r2, r2, #1
 8000e40:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 8000e42:	687b      	ldr	r3, [r7, #4]
 8000e44:	681b      	ldr	r3, [r3, #0]
 8000e46:	4a22      	ldr	r2, [pc, #136]	; (8000ed0 <HAL_DMA_Abort_IT+0xd0>)
 8000e48:	4293      	cmp	r3, r2
 8000e4a:	d029      	beq.n	8000ea0 <HAL_DMA_Abort_IT+0xa0>
 8000e4c:	687b      	ldr	r3, [r7, #4]
 8000e4e:	681b      	ldr	r3, [r3, #0]
 8000e50:	4a20      	ldr	r2, [pc, #128]	; (8000ed4 <HAL_DMA_Abort_IT+0xd4>)
 8000e52:	4293      	cmp	r3, r2
 8000e54:	d022      	beq.n	8000e9c <HAL_DMA_Abort_IT+0x9c>
 8000e56:	687b      	ldr	r3, [r7, #4]
 8000e58:	681b      	ldr	r3, [r3, #0]
 8000e5a:	4a1f      	ldr	r2, [pc, #124]	; (8000ed8 <HAL_DMA_Abort_IT+0xd8>)
 8000e5c:	4293      	cmp	r3, r2
 8000e5e:	d01a      	beq.n	8000e96 <HAL_DMA_Abort_IT+0x96>
 8000e60:	687b      	ldr	r3, [r7, #4]
 8000e62:	681b      	ldr	r3, [r3, #0]
 8000e64:	4a1d      	ldr	r2, [pc, #116]	; (8000edc <HAL_DMA_Abort_IT+0xdc>)
 8000e66:	4293      	cmp	r3, r2
 8000e68:	d012      	beq.n	8000e90 <HAL_DMA_Abort_IT+0x90>
 8000e6a:	687b      	ldr	r3, [r7, #4]
 8000e6c:	681b      	ldr	r3, [r3, #0]
 8000e6e:	4a1c      	ldr	r2, [pc, #112]	; (8000ee0 <HAL_DMA_Abort_IT+0xe0>)
 8000e70:	4293      	cmp	r3, r2
 8000e72:	d00a      	beq.n	8000e8a <HAL_DMA_Abort_IT+0x8a>
 8000e74:	687b      	ldr	r3, [r7, #4]
 8000e76:	681b      	ldr	r3, [r3, #0]
 8000e78:	4a1a      	ldr	r2, [pc, #104]	; (8000ee4 <HAL_DMA_Abort_IT+0xe4>)
 8000e7a:	4293      	cmp	r3, r2
 8000e7c:	d102      	bne.n	8000e84 <HAL_DMA_Abort_IT+0x84>
 8000e7e:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8000e82:	e00e      	b.n	8000ea2 <HAL_DMA_Abort_IT+0xa2>
 8000e84:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8000e88:	e00b      	b.n	8000ea2 <HAL_DMA_Abort_IT+0xa2>
 8000e8a:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8000e8e:	e008      	b.n	8000ea2 <HAL_DMA_Abort_IT+0xa2>
 8000e90:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000e94:	e005      	b.n	8000ea2 <HAL_DMA_Abort_IT+0xa2>
 8000e96:	f44f 7380 	mov.w	r3, #256	; 0x100
 8000e9a:	e002      	b.n	8000ea2 <HAL_DMA_Abort_IT+0xa2>
 8000e9c:	2310      	movs	r3, #16
 8000e9e:	e000      	b.n	8000ea2 <HAL_DMA_Abort_IT+0xa2>
 8000ea0:	2301      	movs	r3, #1
 8000ea2:	4a11      	ldr	r2, [pc, #68]	; (8000ee8 <HAL_DMA_Abort_IT+0xe8>)
 8000ea4:	6053      	str	r3, [r2, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8000ea6:	687b      	ldr	r3, [r7, #4]
 8000ea8:	2201      	movs	r2, #1
 8000eaa:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8000eae:	687b      	ldr	r3, [r7, #4]
 8000eb0:	2200      	movs	r2, #0
 8000eb2:	f883 2020 	strb.w	r2, [r3, #32]

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 8000eb6:	687b      	ldr	r3, [r7, #4]
 8000eb8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8000eba:	2b00      	cmp	r3, #0
 8000ebc:	d003      	beq.n	8000ec6 <HAL_DMA_Abort_IT+0xc6>
    {
      hdma->XferAbortCallback(hdma);
 8000ebe:	687b      	ldr	r3, [r7, #4]
 8000ec0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8000ec2:	6878      	ldr	r0, [r7, #4]
 8000ec4:	4798      	blx	r3
    } 
  }
  return status;
 8000ec6:	7bfb      	ldrb	r3, [r7, #15]
}
 8000ec8:	4618      	mov	r0, r3
 8000eca:	3710      	adds	r7, #16
 8000ecc:	46bd      	mov	sp, r7
 8000ece:	bd80      	pop	{r7, pc}
 8000ed0:	40020008 	.word	0x40020008
 8000ed4:	4002001c 	.word	0x4002001c
 8000ed8:	40020030 	.word	0x40020030
 8000edc:	40020044 	.word	0x40020044
 8000ee0:	40020058 	.word	0x40020058
 8000ee4:	4002006c 	.word	0x4002006c
 8000ee8:	40020000 	.word	0x40020000

08000eec <HAL_FLASH_Program>:
  * @param  Data:         Specifies the data to be programmed
  * 
  * @retval HAL_StatusTypeDef HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Program(uint32_t TypeProgram, uint32_t Address, uint64_t Data)
{
 8000eec:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000eee:	b087      	sub	sp, #28
 8000ef0:	af00      	add	r7, sp, #0
 8000ef2:	60f8      	str	r0, [r7, #12]
 8000ef4:	60b9      	str	r1, [r7, #8]
 8000ef6:	e9c7 2300 	strd	r2, r3, [r7]
  HAL_StatusTypeDef status = HAL_ERROR;
 8000efa:	2301      	movs	r3, #1
 8000efc:	75fb      	strb	r3, [r7, #23]
  uint8_t index = 0;
 8000efe:	2300      	movs	r3, #0
 8000f00:	75bb      	strb	r3, [r7, #22]
  uint8_t nbiterations = 0;
 8000f02:	2300      	movs	r3, #0
 8000f04:	757b      	strb	r3, [r7, #21]
  
  /* Process Locked */
  __HAL_LOCK(&pFlash);
 8000f06:	4b2f      	ldr	r3, [pc, #188]	; (8000fc4 <HAL_FLASH_Program+0xd8>)
 8000f08:	7e1b      	ldrb	r3, [r3, #24]
 8000f0a:	2b01      	cmp	r3, #1
 8000f0c:	d101      	bne.n	8000f12 <HAL_FLASH_Program+0x26>
 8000f0e:	2302      	movs	r3, #2
 8000f10:	e054      	b.n	8000fbc <HAL_FLASH_Program+0xd0>
 8000f12:	4b2c      	ldr	r3, [pc, #176]	; (8000fc4 <HAL_FLASH_Program+0xd8>)
 8000f14:	2201      	movs	r2, #1
 8000f16:	761a      	strb	r2, [r3, #24]
#if defined(FLASH_BANK2_END)
  if(Address <= FLASH_BANK1_END)
  {
#endif /* FLASH_BANK2_END */
    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation(FLASH_TIMEOUT_VALUE);
 8000f18:	f24c 3050 	movw	r0, #50000	; 0xc350
 8000f1c:	f000 f8a8 	bl	8001070 <FLASH_WaitForLastOperation>
 8000f20:	4603      	mov	r3, r0
 8000f22:	75fb      	strb	r3, [r7, #23]
    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperationBank2(FLASH_TIMEOUT_VALUE);
  }
#endif /* FLASH_BANK2_END */
  
  if(status == HAL_OK)
 8000f24:	7dfb      	ldrb	r3, [r7, #23]
 8000f26:	2b00      	cmp	r3, #0
 8000f28:	d144      	bne.n	8000fb4 <HAL_FLASH_Program+0xc8>
  {
    if(TypeProgram == FLASH_TYPEPROGRAM_HALFWORD)
 8000f2a:	68fb      	ldr	r3, [r7, #12]
 8000f2c:	2b01      	cmp	r3, #1
 8000f2e:	d102      	bne.n	8000f36 <HAL_FLASH_Program+0x4a>
    {
      /* Program halfword (16-bit) at a specified address. */
      nbiterations = 1U;
 8000f30:	2301      	movs	r3, #1
 8000f32:	757b      	strb	r3, [r7, #21]
 8000f34:	e007      	b.n	8000f46 <HAL_FLASH_Program+0x5a>
    }
    else if(TypeProgram == FLASH_TYPEPROGRAM_WORD)
 8000f36:	68fb      	ldr	r3, [r7, #12]
 8000f38:	2b02      	cmp	r3, #2
 8000f3a:	d102      	bne.n	8000f42 <HAL_FLASH_Program+0x56>
    {
      /* Program word (32-bit = 2*16-bit) at a specified address. */
      nbiterations = 2U;
 8000f3c:	2302      	movs	r3, #2
 8000f3e:	757b      	strb	r3, [r7, #21]
 8000f40:	e001      	b.n	8000f46 <HAL_FLASH_Program+0x5a>
    }
    else
    {
      /* Program double word (64-bit = 4*16-bit) at a specified address. */
      nbiterations = 4U;
 8000f42:	2304      	movs	r3, #4
 8000f44:	757b      	strb	r3, [r7, #21]
    }

    for (index = 0U; index < nbiterations; index++)
 8000f46:	2300      	movs	r3, #0
 8000f48:	75bb      	strb	r3, [r7, #22]
 8000f4a:	e02d      	b.n	8000fa8 <HAL_FLASH_Program+0xbc>
    {
      FLASH_Program_HalfWord((Address + (2U*index)), (uint16_t)(Data >> (16U*index)));
 8000f4c:	7dbb      	ldrb	r3, [r7, #22]
 8000f4e:	005a      	lsls	r2, r3, #1
 8000f50:	68bb      	ldr	r3, [r7, #8]
 8000f52:	eb02 0c03 	add.w	ip, r2, r3
 8000f56:	7dbb      	ldrb	r3, [r7, #22]
 8000f58:	0119      	lsls	r1, r3, #4
 8000f5a:	e9d7 2300 	ldrd	r2, r3, [r7]
 8000f5e:	f1c1 0620 	rsb	r6, r1, #32
 8000f62:	f1a1 0020 	sub.w	r0, r1, #32
 8000f66:	fa22 f401 	lsr.w	r4, r2, r1
 8000f6a:	fa03 f606 	lsl.w	r6, r3, r6
 8000f6e:	4334      	orrs	r4, r6
 8000f70:	fa23 f000 	lsr.w	r0, r3, r0
 8000f74:	4304      	orrs	r4, r0
 8000f76:	fa23 f501 	lsr.w	r5, r3, r1
 8000f7a:	b2a3      	uxth	r3, r4
 8000f7c:	4619      	mov	r1, r3
 8000f7e:	4660      	mov	r0, ip
 8000f80:	f000 f85a 	bl	8001038 <FLASH_Program_HalfWord>
#if defined(FLASH_BANK2_END)
      if(Address <= FLASH_BANK1_END)
      {
#endif /* FLASH_BANK2_END */
        /* Wait for last operation to be completed */
        status = FLASH_WaitForLastOperation(FLASH_TIMEOUT_VALUE);
 8000f84:	f24c 3050 	movw	r0, #50000	; 0xc350
 8000f88:	f000 f872 	bl	8001070 <FLASH_WaitForLastOperation>
 8000f8c:	4603      	mov	r3, r0
 8000f8e:	75fb      	strb	r3, [r7, #23]
    
        /* If the program operation is completed, disable the PG Bit */
        CLEAR_BIT(FLASH->CR, FLASH_CR_PG);
 8000f90:	4b0d      	ldr	r3, [pc, #52]	; (8000fc8 <HAL_FLASH_Program+0xdc>)
 8000f92:	691b      	ldr	r3, [r3, #16]
 8000f94:	4a0c      	ldr	r2, [pc, #48]	; (8000fc8 <HAL_FLASH_Program+0xdc>)
 8000f96:	f023 0301 	bic.w	r3, r3, #1
 8000f9a:	6113      	str	r3, [r2, #16]
        /* If the program operation is completed, disable the PG Bit */
        CLEAR_BIT(FLASH->CR2, FLASH_CR2_PG);
      }
#endif /* FLASH_BANK2_END */
      /* In case of error, stop programation procedure */
      if (status != HAL_OK)
 8000f9c:	7dfb      	ldrb	r3, [r7, #23]
 8000f9e:	2b00      	cmp	r3, #0
 8000fa0:	d107      	bne.n	8000fb2 <HAL_FLASH_Program+0xc6>
    for (index = 0U; index < nbiterations; index++)
 8000fa2:	7dbb      	ldrb	r3, [r7, #22]
 8000fa4:	3301      	adds	r3, #1
 8000fa6:	75bb      	strb	r3, [r7, #22]
 8000fa8:	7dba      	ldrb	r2, [r7, #22]
 8000faa:	7d7b      	ldrb	r3, [r7, #21]
 8000fac:	429a      	cmp	r2, r3
 8000fae:	d3cd      	bcc.n	8000f4c <HAL_FLASH_Program+0x60>
 8000fb0:	e000      	b.n	8000fb4 <HAL_FLASH_Program+0xc8>
      {
        break;
 8000fb2:	bf00      	nop
      }
    }
  }

  /* Process Unlocked */
  __HAL_UNLOCK(&pFlash);
 8000fb4:	4b03      	ldr	r3, [pc, #12]	; (8000fc4 <HAL_FLASH_Program+0xd8>)
 8000fb6:	2200      	movs	r2, #0
 8000fb8:	761a      	strb	r2, [r3, #24]

  return status;
 8000fba:	7dfb      	ldrb	r3, [r7, #23]
}
 8000fbc:	4618      	mov	r0, r3
 8000fbe:	371c      	adds	r7, #28
 8000fc0:	46bd      	mov	sp, r7
 8000fc2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000fc4:	20001470 	.word	0x20001470
 8000fc8:	40022000 	.word	0x40022000

08000fcc <HAL_FLASH_Unlock>:
/**
  * @brief  Unlock the FLASH control register access
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Unlock(void)
{
 8000fcc:	b480      	push	{r7}
 8000fce:	b083      	sub	sp, #12
 8000fd0:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef status = HAL_OK;
 8000fd2:	2300      	movs	r3, #0
 8000fd4:	71fb      	strb	r3, [r7, #7]

  if(READ_BIT(FLASH->CR, FLASH_CR_LOCK) != RESET)
 8000fd6:	4b0d      	ldr	r3, [pc, #52]	; (800100c <HAL_FLASH_Unlock+0x40>)
 8000fd8:	691b      	ldr	r3, [r3, #16]
 8000fda:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8000fde:	2b00      	cmp	r3, #0
 8000fe0:	d00d      	beq.n	8000ffe <HAL_FLASH_Unlock+0x32>
  {
    /* Authorize the FLASH Registers access */
    WRITE_REG(FLASH->KEYR, FLASH_KEY1);
 8000fe2:	4b0a      	ldr	r3, [pc, #40]	; (800100c <HAL_FLASH_Unlock+0x40>)
 8000fe4:	4a0a      	ldr	r2, [pc, #40]	; (8001010 <HAL_FLASH_Unlock+0x44>)
 8000fe6:	605a      	str	r2, [r3, #4]
    WRITE_REG(FLASH->KEYR, FLASH_KEY2);
 8000fe8:	4b08      	ldr	r3, [pc, #32]	; (800100c <HAL_FLASH_Unlock+0x40>)
 8000fea:	4a0a      	ldr	r2, [pc, #40]	; (8001014 <HAL_FLASH_Unlock+0x48>)
 8000fec:	605a      	str	r2, [r3, #4]

    /* Verify Flash is unlocked */
    if(READ_BIT(FLASH->CR, FLASH_CR_LOCK) != RESET)
 8000fee:	4b07      	ldr	r3, [pc, #28]	; (800100c <HAL_FLASH_Unlock+0x40>)
 8000ff0:	691b      	ldr	r3, [r3, #16]
 8000ff2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8000ff6:	2b00      	cmp	r3, #0
 8000ff8:	d001      	beq.n	8000ffe <HAL_FLASH_Unlock+0x32>
    {
      status = HAL_ERROR;
 8000ffa:	2301      	movs	r3, #1
 8000ffc:	71fb      	strb	r3, [r7, #7]
      status = HAL_ERROR;
    }
  }
#endif /* FLASH_BANK2_END */

  return status;
 8000ffe:	79fb      	ldrb	r3, [r7, #7]
}
 8001000:	4618      	mov	r0, r3
 8001002:	370c      	adds	r7, #12
 8001004:	46bd      	mov	sp, r7
 8001006:	bc80      	pop	{r7}
 8001008:	4770      	bx	lr
 800100a:	bf00      	nop
 800100c:	40022000 	.word	0x40022000
 8001010:	45670123 	.word	0x45670123
 8001014:	cdef89ab 	.word	0xcdef89ab

08001018 <HAL_FLASH_Lock>:
/**
  * @brief  Locks the FLASH control register access
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Lock(void)
{
 8001018:	b480      	push	{r7}
 800101a:	af00      	add	r7, sp, #0
  /* Set the LOCK Bit to lock the FLASH Registers access */
  SET_BIT(FLASH->CR, FLASH_CR_LOCK);
 800101c:	4b05      	ldr	r3, [pc, #20]	; (8001034 <HAL_FLASH_Lock+0x1c>)
 800101e:	691b      	ldr	r3, [r3, #16]
 8001020:	4a04      	ldr	r2, [pc, #16]	; (8001034 <HAL_FLASH_Lock+0x1c>)
 8001022:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001026:	6113      	str	r3, [r2, #16]
#if defined(FLASH_BANK2_END)
  /* Set the LOCK Bit to lock the FLASH BANK2 Registers access */
  SET_BIT(FLASH->CR2, FLASH_CR2_LOCK);

#endif /* FLASH_BANK2_END */
  return HAL_OK;  
 8001028:	2300      	movs	r3, #0
}
 800102a:	4618      	mov	r0, r3
 800102c:	46bd      	mov	sp, r7
 800102e:	bc80      	pop	{r7}
 8001030:	4770      	bx	lr
 8001032:	bf00      	nop
 8001034:	40022000 	.word	0x40022000

08001038 <FLASH_Program_HalfWord>:
  * @param  Address specify the address to be programmed.
  * @param  Data    specify the data to be programmed.
  * @retval None
  */
static void FLASH_Program_HalfWord(uint32_t Address, uint16_t Data)
{
 8001038:	b480      	push	{r7}
 800103a:	b083      	sub	sp, #12
 800103c:	af00      	add	r7, sp, #0
 800103e:	6078      	str	r0, [r7, #4]
 8001040:	460b      	mov	r3, r1
 8001042:	807b      	strh	r3, [r7, #2]
  /* Clean the error context */
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 8001044:	4b08      	ldr	r3, [pc, #32]	; (8001068 <FLASH_Program_HalfWord+0x30>)
 8001046:	2200      	movs	r2, #0
 8001048:	61da      	str	r2, [r3, #28]
#if defined(FLASH_BANK2_END)
  if(Address <= FLASH_BANK1_END)
  {
#endif /* FLASH_BANK2_END */
    /* Proceed to program the new data */
    SET_BIT(FLASH->CR, FLASH_CR_PG);
 800104a:	4b08      	ldr	r3, [pc, #32]	; (800106c <FLASH_Program_HalfWord+0x34>)
 800104c:	691b      	ldr	r3, [r3, #16]
 800104e:	4a07      	ldr	r2, [pc, #28]	; (800106c <FLASH_Program_HalfWord+0x34>)
 8001050:	f043 0301 	orr.w	r3, r3, #1
 8001054:	6113      	str	r3, [r2, #16]
    SET_BIT(FLASH->CR2, FLASH_CR2_PG);
  }
#endif /* FLASH_BANK2_END */

  /* Write data in the address */
  *(__IO uint16_t*)Address = Data;
 8001056:	687b      	ldr	r3, [r7, #4]
 8001058:	887a      	ldrh	r2, [r7, #2]
 800105a:	801a      	strh	r2, [r3, #0]
}
 800105c:	bf00      	nop
 800105e:	370c      	adds	r7, #12
 8001060:	46bd      	mov	sp, r7
 8001062:	bc80      	pop	{r7}
 8001064:	4770      	bx	lr
 8001066:	bf00      	nop
 8001068:	20001470 	.word	0x20001470
 800106c:	40022000 	.word	0x40022000

08001070 <FLASH_WaitForLastOperation>:
  * @brief  Wait for a FLASH operation to complete.
  * @param  Timeout  maximum flash operation timeout
  * @retval HAL Status
  */
HAL_StatusTypeDef FLASH_WaitForLastOperation(uint32_t Timeout)
{
 8001070:	b580      	push	{r7, lr}
 8001072:	b084      	sub	sp, #16
 8001074:	af00      	add	r7, sp, #0
 8001076:	6078      	str	r0, [r7, #4]
  /* Wait for the FLASH operation to complete by polling on BUSY flag to be reset.
     Even if the FLASH operation fails, the BUSY flag will be reset and an error
     flag will be set */
     
  uint32_t tickstart = HAL_GetTick();
 8001078:	f7ff fba0 	bl	80007bc <HAL_GetTick>
 800107c:	60f8      	str	r0, [r7, #12]
     
  while(__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY)) 
 800107e:	e010      	b.n	80010a2 <FLASH_WaitForLastOperation+0x32>
  { 
    if (Timeout != HAL_MAX_DELAY)
 8001080:	687b      	ldr	r3, [r7, #4]
 8001082:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001086:	d00c      	beq.n	80010a2 <FLASH_WaitForLastOperation+0x32>
    {
      if((Timeout == 0U) || ((HAL_GetTick()-tickstart) > Timeout))
 8001088:	687b      	ldr	r3, [r7, #4]
 800108a:	2b00      	cmp	r3, #0
 800108c:	d007      	beq.n	800109e <FLASH_WaitForLastOperation+0x2e>
 800108e:	f7ff fb95 	bl	80007bc <HAL_GetTick>
 8001092:	4602      	mov	r2, r0
 8001094:	68fb      	ldr	r3, [r7, #12]
 8001096:	1ad3      	subs	r3, r2, r3
 8001098:	687a      	ldr	r2, [r7, #4]
 800109a:	429a      	cmp	r2, r3
 800109c:	d201      	bcs.n	80010a2 <FLASH_WaitForLastOperation+0x32>
      {
        return HAL_TIMEOUT;
 800109e:	2303      	movs	r3, #3
 80010a0:	e025      	b.n	80010ee <FLASH_WaitForLastOperation+0x7e>
  while(__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY)) 
 80010a2:	4b15      	ldr	r3, [pc, #84]	; (80010f8 <FLASH_WaitForLastOperation+0x88>)
 80010a4:	68db      	ldr	r3, [r3, #12]
 80010a6:	f003 0301 	and.w	r3, r3, #1
 80010aa:	2b00      	cmp	r3, #0
 80010ac:	d1e8      	bne.n	8001080 <FLASH_WaitForLastOperation+0x10>
      }
    }
  }
  
  /* Check FLASH End of Operation flag  */
  if (__HAL_FLASH_GET_FLAG(FLASH_FLAG_EOP))
 80010ae:	4b12      	ldr	r3, [pc, #72]	; (80010f8 <FLASH_WaitForLastOperation+0x88>)
 80010b0:	68db      	ldr	r3, [r3, #12]
 80010b2:	f003 0320 	and.w	r3, r3, #32
 80010b6:	2b00      	cmp	r3, #0
 80010b8:	d002      	beq.n	80010c0 <FLASH_WaitForLastOperation+0x50>
  {
    /* Clear FLASH End of Operation pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_EOP);
 80010ba:	4b0f      	ldr	r3, [pc, #60]	; (80010f8 <FLASH_WaitForLastOperation+0x88>)
 80010bc:	2220      	movs	r2, #32
 80010be:	60da      	str	r2, [r3, #12]
  }
  
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR)  || 
 80010c0:	4b0d      	ldr	r3, [pc, #52]	; (80010f8 <FLASH_WaitForLastOperation+0x88>)
 80010c2:	68db      	ldr	r3, [r3, #12]
 80010c4:	f003 0310 	and.w	r3, r3, #16
 80010c8:	2b00      	cmp	r3, #0
 80010ca:	d10b      	bne.n	80010e4 <FLASH_WaitForLastOperation+0x74>
     __HAL_FLASH_GET_FLAG(FLASH_FLAG_OPTVERR) || 
 80010cc:	4b0a      	ldr	r3, [pc, #40]	; (80010f8 <FLASH_WaitForLastOperation+0x88>)
 80010ce:	69db      	ldr	r3, [r3, #28]
 80010d0:	f003 0301 	and.w	r3, r3, #1
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR)  || 
 80010d4:	2b00      	cmp	r3, #0
 80010d6:	d105      	bne.n	80010e4 <FLASH_WaitForLastOperation+0x74>
     __HAL_FLASH_GET_FLAG(FLASH_FLAG_PGERR))
 80010d8:	4b07      	ldr	r3, [pc, #28]	; (80010f8 <FLASH_WaitForLastOperation+0x88>)
 80010da:	68db      	ldr	r3, [r3, #12]
 80010dc:	f003 0304 	and.w	r3, r3, #4
     __HAL_FLASH_GET_FLAG(FLASH_FLAG_OPTVERR) || 
 80010e0:	2b00      	cmp	r3, #0
 80010e2:	d003      	beq.n	80010ec <FLASH_WaitForLastOperation+0x7c>
  {
    /*Save the error code*/
    FLASH_SetErrorCode();
 80010e4:	f000 f80a 	bl	80010fc <FLASH_SetErrorCode>
    return HAL_ERROR;
 80010e8:	2301      	movs	r3, #1
 80010ea:	e000      	b.n	80010ee <FLASH_WaitForLastOperation+0x7e>
  }

  /* There is no error flag set */
  return HAL_OK;
 80010ec:	2300      	movs	r3, #0
}
 80010ee:	4618      	mov	r0, r3
 80010f0:	3710      	adds	r7, #16
 80010f2:	46bd      	mov	sp, r7
 80010f4:	bd80      	pop	{r7, pc}
 80010f6:	bf00      	nop
 80010f8:	40022000 	.word	0x40022000

080010fc <FLASH_SetErrorCode>:
/**
  * @brief  Set the specific FLASH error flag.
  * @retval None
  */
static void FLASH_SetErrorCode(void)
{
 80010fc:	b480      	push	{r7}
 80010fe:	b083      	sub	sp, #12
 8001100:	af00      	add	r7, sp, #0
  uint32_t flags = 0U;
 8001102:	2300      	movs	r3, #0
 8001104:	607b      	str	r3, [r7, #4]
  
#if defined(FLASH_BANK2_END)
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR) || __HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR_BANK2))
#else
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR))
 8001106:	4b23      	ldr	r3, [pc, #140]	; (8001194 <FLASH_SetErrorCode+0x98>)
 8001108:	68db      	ldr	r3, [r3, #12]
 800110a:	f003 0310 	and.w	r3, r3, #16
 800110e:	2b00      	cmp	r3, #0
 8001110:	d009      	beq.n	8001126 <FLASH_SetErrorCode+0x2a>
#endif /* FLASH_BANK2_END */
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_WRP;
 8001112:	4b21      	ldr	r3, [pc, #132]	; (8001198 <FLASH_SetErrorCode+0x9c>)
 8001114:	69db      	ldr	r3, [r3, #28]
 8001116:	f043 0302 	orr.w	r3, r3, #2
 800111a:	4a1f      	ldr	r2, [pc, #124]	; (8001198 <FLASH_SetErrorCode+0x9c>)
 800111c:	61d3      	str	r3, [r2, #28]
#if defined(FLASH_BANK2_END)
    flags |= FLASH_FLAG_WRPERR | FLASH_FLAG_WRPERR_BANK2;
#else
    flags |= FLASH_FLAG_WRPERR;
 800111e:	687b      	ldr	r3, [r7, #4]
 8001120:	f043 0310 	orr.w	r3, r3, #16
 8001124:	607b      	str	r3, [r7, #4]
#endif /* FLASH_BANK2_END */
  }
#if defined(FLASH_BANK2_END)
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGERR) || __HAL_FLASH_GET_FLAG(FLASH_FLAG_PGERR_BANK2))
#else
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGERR))
 8001126:	4b1b      	ldr	r3, [pc, #108]	; (8001194 <FLASH_SetErrorCode+0x98>)
 8001128:	68db      	ldr	r3, [r3, #12]
 800112a:	f003 0304 	and.w	r3, r3, #4
 800112e:	2b00      	cmp	r3, #0
 8001130:	d009      	beq.n	8001146 <FLASH_SetErrorCode+0x4a>
#endif /* FLASH_BANK2_END */
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_PROG;
 8001132:	4b19      	ldr	r3, [pc, #100]	; (8001198 <FLASH_SetErrorCode+0x9c>)
 8001134:	69db      	ldr	r3, [r3, #28]
 8001136:	f043 0301 	orr.w	r3, r3, #1
 800113a:	4a17      	ldr	r2, [pc, #92]	; (8001198 <FLASH_SetErrorCode+0x9c>)
 800113c:	61d3      	str	r3, [r2, #28]
#if defined(FLASH_BANK2_END)
    flags |= FLASH_FLAG_PGERR | FLASH_FLAG_PGERR_BANK2;
#else
    flags |= FLASH_FLAG_PGERR;
 800113e:	687b      	ldr	r3, [r7, #4]
 8001140:	f043 0304 	orr.w	r3, r3, #4
 8001144:	607b      	str	r3, [r7, #4]
#endif /* FLASH_BANK2_END */
  }
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_OPTVERR))
 8001146:	4b13      	ldr	r3, [pc, #76]	; (8001194 <FLASH_SetErrorCode+0x98>)
 8001148:	69db      	ldr	r3, [r3, #28]
 800114a:	f003 0301 	and.w	r3, r3, #1
 800114e:	2b00      	cmp	r3, #0
 8001150:	d00b      	beq.n	800116a <FLASH_SetErrorCode+0x6e>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_OPTV;
 8001152:	4b11      	ldr	r3, [pc, #68]	; (8001198 <FLASH_SetErrorCode+0x9c>)
 8001154:	69db      	ldr	r3, [r3, #28]
 8001156:	f043 0304 	orr.w	r3, r3, #4
 800115a:	4a0f      	ldr	r2, [pc, #60]	; (8001198 <FLASH_SetErrorCode+0x9c>)
 800115c:	61d3      	str	r3, [r2, #28]
  __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_OPTVERR);
 800115e:	4b0d      	ldr	r3, [pc, #52]	; (8001194 <FLASH_SetErrorCode+0x98>)
 8001160:	69db      	ldr	r3, [r3, #28]
 8001162:	4a0c      	ldr	r2, [pc, #48]	; (8001194 <FLASH_SetErrorCode+0x98>)
 8001164:	f023 0301 	bic.w	r3, r3, #1
 8001168:	61d3      	str	r3, [r2, #28]
  }

  /* Clear FLASH error pending bits */
  __HAL_FLASH_CLEAR_FLAG(flags);
 800116a:	687b      	ldr	r3, [r7, #4]
 800116c:	f240 1201 	movw	r2, #257	; 0x101
 8001170:	4293      	cmp	r3, r2
 8001172:	d106      	bne.n	8001182 <FLASH_SetErrorCode+0x86>
 8001174:	4b07      	ldr	r3, [pc, #28]	; (8001194 <FLASH_SetErrorCode+0x98>)
 8001176:	69db      	ldr	r3, [r3, #28]
 8001178:	4a06      	ldr	r2, [pc, #24]	; (8001194 <FLASH_SetErrorCode+0x98>)
 800117a:	f023 0301 	bic.w	r3, r3, #1
 800117e:	61d3      	str	r3, [r2, #28]
}  
 8001180:	e002      	b.n	8001188 <FLASH_SetErrorCode+0x8c>
  __HAL_FLASH_CLEAR_FLAG(flags);
 8001182:	4a04      	ldr	r2, [pc, #16]	; (8001194 <FLASH_SetErrorCode+0x98>)
 8001184:	687b      	ldr	r3, [r7, #4]
 8001186:	60d3      	str	r3, [r2, #12]
}  
 8001188:	bf00      	nop
 800118a:	370c      	adds	r7, #12
 800118c:	46bd      	mov	sp, r7
 800118e:	bc80      	pop	{r7}
 8001190:	4770      	bx	lr
 8001192:	bf00      	nop
 8001194:	40022000 	.word	0x40022000
 8001198:	20001470 	.word	0x20001470

0800119c <HAL_FLASHEx_Erase>:
  *         (0xFFFFFFFF means that all the pages have been correctly erased)
  *
  * @retval HAL_StatusTypeDef HAL Status
  */
HAL_StatusTypeDef HAL_FLASHEx_Erase(FLASH_EraseInitTypeDef *pEraseInit, uint32_t *PageError)
{
 800119c:	b580      	push	{r7, lr}
 800119e:	b084      	sub	sp, #16
 80011a0:	af00      	add	r7, sp, #0
 80011a2:	6078      	str	r0, [r7, #4]
 80011a4:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_ERROR;
 80011a6:	2301      	movs	r3, #1
 80011a8:	73fb      	strb	r3, [r7, #15]
  uint32_t address = 0U;
 80011aa:	2300      	movs	r3, #0
 80011ac:	60bb      	str	r3, [r7, #8]

  /* Process Locked */
  __HAL_LOCK(&pFlash);
 80011ae:	4b2f      	ldr	r3, [pc, #188]	; (800126c <HAL_FLASHEx_Erase+0xd0>)
 80011b0:	7e1b      	ldrb	r3, [r3, #24]
 80011b2:	2b01      	cmp	r3, #1
 80011b4:	d101      	bne.n	80011ba <HAL_FLASHEx_Erase+0x1e>
 80011b6:	2302      	movs	r3, #2
 80011b8:	e053      	b.n	8001262 <HAL_FLASHEx_Erase+0xc6>
 80011ba:	4b2c      	ldr	r3, [pc, #176]	; (800126c <HAL_FLASHEx_Erase+0xd0>)
 80011bc:	2201      	movs	r2, #1
 80011be:	761a      	strb	r2, [r3, #24]

  /* Check the parameters */
  assert_param(IS_FLASH_TYPEERASE(pEraseInit->TypeErase));

  if (pEraseInit->TypeErase == FLASH_TYPEERASE_MASSERASE)
 80011c0:	687b      	ldr	r3, [r7, #4]
 80011c2:	681b      	ldr	r3, [r3, #0]
 80011c4:	2b02      	cmp	r3, #2
 80011c6:	d116      	bne.n	80011f6 <HAL_FLASHEx_Erase+0x5a>
    else 
#endif /* FLASH_BANK2_END */
    {
      /* Mass Erase requested for Bank1 */
      /* Wait for last operation to be completed */
      if (FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE) == HAL_OK)
 80011c8:	f24c 3050 	movw	r0, #50000	; 0xc350
 80011cc:	f7ff ff50 	bl	8001070 <FLASH_WaitForLastOperation>
 80011d0:	4603      	mov	r3, r0
 80011d2:	2b00      	cmp	r3, #0
 80011d4:	d141      	bne.n	800125a <HAL_FLASHEx_Erase+0xbe>
      {
        /*Mass erase to be done*/
        FLASH_MassErase(FLASH_BANK_1);
 80011d6:	2001      	movs	r0, #1
 80011d8:	f000 f84c 	bl	8001274 <FLASH_MassErase>
        
        /* Wait for last operation to be completed */
        status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 80011dc:	f24c 3050 	movw	r0, #50000	; 0xc350
 80011e0:	f7ff ff46 	bl	8001070 <FLASH_WaitForLastOperation>
 80011e4:	4603      	mov	r3, r0
 80011e6:	73fb      	strb	r3, [r7, #15]
        
        /* If the erase operation is completed, disable the MER Bit */
        CLEAR_BIT(FLASH->CR, FLASH_CR_MER);
 80011e8:	4b21      	ldr	r3, [pc, #132]	; (8001270 <HAL_FLASHEx_Erase+0xd4>)
 80011ea:	691b      	ldr	r3, [r3, #16]
 80011ec:	4a20      	ldr	r2, [pc, #128]	; (8001270 <HAL_FLASHEx_Erase+0xd4>)
 80011ee:	f023 0304 	bic.w	r3, r3, #4
 80011f2:	6113      	str	r3, [r2, #16]
 80011f4:	e031      	b.n	800125a <HAL_FLASHEx_Erase+0xbe>
    else
#endif /* FLASH_BANK2_END */
   {
      /* Page Erase requested on address located on bank1 */
      /* Wait for last operation to be completed */
      if (FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE) == HAL_OK)
 80011f6:	f24c 3050 	movw	r0, #50000	; 0xc350
 80011fa:	f7ff ff39 	bl	8001070 <FLASH_WaitForLastOperation>
 80011fe:	4603      	mov	r3, r0
 8001200:	2b00      	cmp	r3, #0
 8001202:	d12a      	bne.n	800125a <HAL_FLASHEx_Erase+0xbe>
      {
        /*Initialization of PageError variable*/
        *PageError = 0xFFFFFFFFU;
 8001204:	683b      	ldr	r3, [r7, #0]
 8001206:	f04f 32ff 	mov.w	r2, #4294967295
 800120a:	601a      	str	r2, [r3, #0]
        
        /* Erase page by page to be done*/
        for(address = pEraseInit->PageAddress;
 800120c:	687b      	ldr	r3, [r7, #4]
 800120e:	689b      	ldr	r3, [r3, #8]
 8001210:	60bb      	str	r3, [r7, #8]
 8001212:	e019      	b.n	8001248 <HAL_FLASHEx_Erase+0xac>
            address < ((pEraseInit->NbPages * FLASH_PAGE_SIZE) + pEraseInit->PageAddress);
            address += FLASH_PAGE_SIZE)
        {
          FLASH_PageErase(address);
 8001214:	68b8      	ldr	r0, [r7, #8]
 8001216:	f000 f849 	bl	80012ac <FLASH_PageErase>
          
          /* Wait for last operation to be completed */
          status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 800121a:	f24c 3050 	movw	r0, #50000	; 0xc350
 800121e:	f7ff ff27 	bl	8001070 <FLASH_WaitForLastOperation>
 8001222:	4603      	mov	r3, r0
 8001224:	73fb      	strb	r3, [r7, #15]
          
          /* If the erase operation is completed, disable the PER Bit */
          CLEAR_BIT(FLASH->CR, FLASH_CR_PER);
 8001226:	4b12      	ldr	r3, [pc, #72]	; (8001270 <HAL_FLASHEx_Erase+0xd4>)
 8001228:	691b      	ldr	r3, [r3, #16]
 800122a:	4a11      	ldr	r2, [pc, #68]	; (8001270 <HAL_FLASHEx_Erase+0xd4>)
 800122c:	f023 0302 	bic.w	r3, r3, #2
 8001230:	6113      	str	r3, [r2, #16]
          
          if (status != HAL_OK)
 8001232:	7bfb      	ldrb	r3, [r7, #15]
 8001234:	2b00      	cmp	r3, #0
 8001236:	d003      	beq.n	8001240 <HAL_FLASHEx_Erase+0xa4>
          {
            /* In case of error, stop erase procedure and return the faulty address */
            *PageError = address;
 8001238:	683b      	ldr	r3, [r7, #0]
 800123a:	68ba      	ldr	r2, [r7, #8]
 800123c:	601a      	str	r2, [r3, #0]
            break;
 800123e:	e00c      	b.n	800125a <HAL_FLASHEx_Erase+0xbe>
            address += FLASH_PAGE_SIZE)
 8001240:	68bb      	ldr	r3, [r7, #8]
 8001242:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8001246:	60bb      	str	r3, [r7, #8]
            address < ((pEraseInit->NbPages * FLASH_PAGE_SIZE) + pEraseInit->PageAddress);
 8001248:	687b      	ldr	r3, [r7, #4]
 800124a:	68db      	ldr	r3, [r3, #12]
 800124c:	029a      	lsls	r2, r3, #10
 800124e:	687b      	ldr	r3, [r7, #4]
 8001250:	689b      	ldr	r3, [r3, #8]
 8001252:	4413      	add	r3, r2
        for(address = pEraseInit->PageAddress;
 8001254:	68ba      	ldr	r2, [r7, #8]
 8001256:	429a      	cmp	r2, r3
 8001258:	d3dc      	bcc.n	8001214 <HAL_FLASHEx_Erase+0x78>
      }
    }
  }

  /* Process Unlocked */
  __HAL_UNLOCK(&pFlash);
 800125a:	4b04      	ldr	r3, [pc, #16]	; (800126c <HAL_FLASHEx_Erase+0xd0>)
 800125c:	2200      	movs	r2, #0
 800125e:	761a      	strb	r2, [r3, #24]

  return status;
 8001260:	7bfb      	ldrb	r3, [r7, #15]
}
 8001262:	4618      	mov	r0, r3
 8001264:	3710      	adds	r7, #16
 8001266:	46bd      	mov	sp, r7
 8001268:	bd80      	pop	{r7, pc}
 800126a:	bf00      	nop
 800126c:	20001470 	.word	0x20001470
 8001270:	40022000 	.word	0x40022000

08001274 <FLASH_MassErase>:
  @endif
  *
  * @retval None
  */
static void FLASH_MassErase(uint32_t Banks)
{
 8001274:	b480      	push	{r7}
 8001276:	b083      	sub	sp, #12
 8001278:	af00      	add	r7, sp, #0
 800127a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_FLASH_BANK(Banks));

  /* Clean the error context */
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 800127c:	4b09      	ldr	r3, [pc, #36]	; (80012a4 <FLASH_MassErase+0x30>)
 800127e:	2200      	movs	r2, #0
 8001280:	61da      	str	r2, [r3, #28]
#if !defined(FLASH_BANK2_END)
  /* Prevent unused argument(s) compilation warning */
  UNUSED(Banks);
#endif /* FLASH_BANK2_END */  
    /* Only bank1 will be erased*/
    SET_BIT(FLASH->CR, FLASH_CR_MER);
 8001282:	4b09      	ldr	r3, [pc, #36]	; (80012a8 <FLASH_MassErase+0x34>)
 8001284:	691b      	ldr	r3, [r3, #16]
 8001286:	4a08      	ldr	r2, [pc, #32]	; (80012a8 <FLASH_MassErase+0x34>)
 8001288:	f043 0304 	orr.w	r3, r3, #4
 800128c:	6113      	str	r3, [r2, #16]
    SET_BIT(FLASH->CR, FLASH_CR_STRT);
 800128e:	4b06      	ldr	r3, [pc, #24]	; (80012a8 <FLASH_MassErase+0x34>)
 8001290:	691b      	ldr	r3, [r3, #16]
 8001292:	4a05      	ldr	r2, [pc, #20]	; (80012a8 <FLASH_MassErase+0x34>)
 8001294:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8001298:	6113      	str	r3, [r2, #16]
#if defined(FLASH_BANK2_END)
  }
#endif /* FLASH_BANK2_END */
}
 800129a:	bf00      	nop
 800129c:	370c      	adds	r7, #12
 800129e:	46bd      	mov	sp, r7
 80012a0:	bc80      	pop	{r7}
 80012a2:	4770      	bx	lr
 80012a4:	20001470 	.word	0x20001470
 80012a8:	40022000 	.word	0x40022000

080012ac <FLASH_PageErase>:
  *         The value of this parameter depend on device used within the same series      
  * 
  * @retval None
  */
void FLASH_PageErase(uint32_t PageAddress)
{
 80012ac:	b480      	push	{r7}
 80012ae:	b083      	sub	sp, #12
 80012b0:	af00      	add	r7, sp, #0
 80012b2:	6078      	str	r0, [r7, #4]
  /* Clean the error context */
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 80012b4:	4b0b      	ldr	r3, [pc, #44]	; (80012e4 <FLASH_PageErase+0x38>)
 80012b6:	2200      	movs	r2, #0
 80012b8:	61da      	str	r2, [r3, #28]
  }
  else
  {
#endif /* FLASH_BANK2_END */
    /* Proceed to erase the page */
    SET_BIT(FLASH->CR, FLASH_CR_PER);
 80012ba:	4b0b      	ldr	r3, [pc, #44]	; (80012e8 <FLASH_PageErase+0x3c>)
 80012bc:	691b      	ldr	r3, [r3, #16]
 80012be:	4a0a      	ldr	r2, [pc, #40]	; (80012e8 <FLASH_PageErase+0x3c>)
 80012c0:	f043 0302 	orr.w	r3, r3, #2
 80012c4:	6113      	str	r3, [r2, #16]
    WRITE_REG(FLASH->AR, PageAddress);
 80012c6:	4a08      	ldr	r2, [pc, #32]	; (80012e8 <FLASH_PageErase+0x3c>)
 80012c8:	687b      	ldr	r3, [r7, #4]
 80012ca:	6153      	str	r3, [r2, #20]
    SET_BIT(FLASH->CR, FLASH_CR_STRT);
 80012cc:	4b06      	ldr	r3, [pc, #24]	; (80012e8 <FLASH_PageErase+0x3c>)
 80012ce:	691b      	ldr	r3, [r3, #16]
 80012d0:	4a05      	ldr	r2, [pc, #20]	; (80012e8 <FLASH_PageErase+0x3c>)
 80012d2:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80012d6:	6113      	str	r3, [r2, #16]
#if defined(FLASH_BANK2_END)
  }
#endif /* FLASH_BANK2_END */
}
 80012d8:	bf00      	nop
 80012da:	370c      	adds	r7, #12
 80012dc:	46bd      	mov	sp, r7
 80012de:	bc80      	pop	{r7}
 80012e0:	4770      	bx	lr
 80012e2:	bf00      	nop
 80012e4:	20001470 	.word	0x20001470
 80012e8:	40022000 	.word	0x40022000

080012ec <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80012ec:	b480      	push	{r7}
 80012ee:	b08b      	sub	sp, #44	; 0x2c
 80012f0:	af00      	add	r7, sp, #0
 80012f2:	6078      	str	r0, [r7, #4]
 80012f4:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80012f6:	2300      	movs	r3, #0
 80012f8:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 80012fa:	2300      	movs	r3, #0
 80012fc:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80012fe:	e127      	b.n	8001550 <HAL_GPIO_Init+0x264>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8001300:	2201      	movs	r2, #1
 8001302:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001304:	fa02 f303 	lsl.w	r3, r2, r3
 8001308:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800130a:	683b      	ldr	r3, [r7, #0]
 800130c:	681b      	ldr	r3, [r3, #0]
 800130e:	69fa      	ldr	r2, [r7, #28]
 8001310:	4013      	ands	r3, r2
 8001312:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8001314:	69ba      	ldr	r2, [r7, #24]
 8001316:	69fb      	ldr	r3, [r7, #28]
 8001318:	429a      	cmp	r2, r3
 800131a:	f040 8116 	bne.w	800154a <HAL_GPIO_Init+0x25e>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 800131e:	683b      	ldr	r3, [r7, #0]
 8001320:	685b      	ldr	r3, [r3, #4]
 8001322:	2b12      	cmp	r3, #18
 8001324:	d034      	beq.n	8001390 <HAL_GPIO_Init+0xa4>
 8001326:	2b12      	cmp	r3, #18
 8001328:	d80d      	bhi.n	8001346 <HAL_GPIO_Init+0x5a>
 800132a:	2b02      	cmp	r3, #2
 800132c:	d02b      	beq.n	8001386 <HAL_GPIO_Init+0x9a>
 800132e:	2b02      	cmp	r3, #2
 8001330:	d804      	bhi.n	800133c <HAL_GPIO_Init+0x50>
 8001332:	2b00      	cmp	r3, #0
 8001334:	d031      	beq.n	800139a <HAL_GPIO_Init+0xae>
 8001336:	2b01      	cmp	r3, #1
 8001338:	d01c      	beq.n	8001374 <HAL_GPIO_Init+0x88>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 800133a:	e048      	b.n	80013ce <HAL_GPIO_Init+0xe2>
      switch (GPIO_Init->Mode)
 800133c:	2b03      	cmp	r3, #3
 800133e:	d043      	beq.n	80013c8 <HAL_GPIO_Init+0xdc>
 8001340:	2b11      	cmp	r3, #17
 8001342:	d01b      	beq.n	800137c <HAL_GPIO_Init+0x90>
          break;
 8001344:	e043      	b.n	80013ce <HAL_GPIO_Init+0xe2>
      switch (GPIO_Init->Mode)
 8001346:	4a89      	ldr	r2, [pc, #548]	; (800156c <HAL_GPIO_Init+0x280>)
 8001348:	4293      	cmp	r3, r2
 800134a:	d026      	beq.n	800139a <HAL_GPIO_Init+0xae>
 800134c:	4a87      	ldr	r2, [pc, #540]	; (800156c <HAL_GPIO_Init+0x280>)
 800134e:	4293      	cmp	r3, r2
 8001350:	d806      	bhi.n	8001360 <HAL_GPIO_Init+0x74>
 8001352:	4a87      	ldr	r2, [pc, #540]	; (8001570 <HAL_GPIO_Init+0x284>)
 8001354:	4293      	cmp	r3, r2
 8001356:	d020      	beq.n	800139a <HAL_GPIO_Init+0xae>
 8001358:	4a86      	ldr	r2, [pc, #536]	; (8001574 <HAL_GPIO_Init+0x288>)
 800135a:	4293      	cmp	r3, r2
 800135c:	d01d      	beq.n	800139a <HAL_GPIO_Init+0xae>
          break;
 800135e:	e036      	b.n	80013ce <HAL_GPIO_Init+0xe2>
      switch (GPIO_Init->Mode)
 8001360:	4a85      	ldr	r2, [pc, #532]	; (8001578 <HAL_GPIO_Init+0x28c>)
 8001362:	4293      	cmp	r3, r2
 8001364:	d019      	beq.n	800139a <HAL_GPIO_Init+0xae>
 8001366:	4a85      	ldr	r2, [pc, #532]	; (800157c <HAL_GPIO_Init+0x290>)
 8001368:	4293      	cmp	r3, r2
 800136a:	d016      	beq.n	800139a <HAL_GPIO_Init+0xae>
 800136c:	4a84      	ldr	r2, [pc, #528]	; (8001580 <HAL_GPIO_Init+0x294>)
 800136e:	4293      	cmp	r3, r2
 8001370:	d013      	beq.n	800139a <HAL_GPIO_Init+0xae>
          break;
 8001372:	e02c      	b.n	80013ce <HAL_GPIO_Init+0xe2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8001374:	683b      	ldr	r3, [r7, #0]
 8001376:	68db      	ldr	r3, [r3, #12]
 8001378:	623b      	str	r3, [r7, #32]
          break;
 800137a:	e028      	b.n	80013ce <HAL_GPIO_Init+0xe2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 800137c:	683b      	ldr	r3, [r7, #0]
 800137e:	68db      	ldr	r3, [r3, #12]
 8001380:	3304      	adds	r3, #4
 8001382:	623b      	str	r3, [r7, #32]
          break;
 8001384:	e023      	b.n	80013ce <HAL_GPIO_Init+0xe2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8001386:	683b      	ldr	r3, [r7, #0]
 8001388:	68db      	ldr	r3, [r3, #12]
 800138a:	3308      	adds	r3, #8
 800138c:	623b      	str	r3, [r7, #32]
          break;
 800138e:	e01e      	b.n	80013ce <HAL_GPIO_Init+0xe2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8001390:	683b      	ldr	r3, [r7, #0]
 8001392:	68db      	ldr	r3, [r3, #12]
 8001394:	330c      	adds	r3, #12
 8001396:	623b      	str	r3, [r7, #32]
          break;
 8001398:	e019      	b.n	80013ce <HAL_GPIO_Init+0xe2>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 800139a:	683b      	ldr	r3, [r7, #0]
 800139c:	689b      	ldr	r3, [r3, #8]
 800139e:	2b00      	cmp	r3, #0
 80013a0:	d102      	bne.n	80013a8 <HAL_GPIO_Init+0xbc>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 80013a2:	2304      	movs	r3, #4
 80013a4:	623b      	str	r3, [r7, #32]
          break;
 80013a6:	e012      	b.n	80013ce <HAL_GPIO_Init+0xe2>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 80013a8:	683b      	ldr	r3, [r7, #0]
 80013aa:	689b      	ldr	r3, [r3, #8]
 80013ac:	2b01      	cmp	r3, #1
 80013ae:	d105      	bne.n	80013bc <HAL_GPIO_Init+0xd0>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 80013b0:	2308      	movs	r3, #8
 80013b2:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 80013b4:	687b      	ldr	r3, [r7, #4]
 80013b6:	69fa      	ldr	r2, [r7, #28]
 80013b8:	611a      	str	r2, [r3, #16]
          break;
 80013ba:	e008      	b.n	80013ce <HAL_GPIO_Init+0xe2>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 80013bc:	2308      	movs	r3, #8
 80013be:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 80013c0:	687b      	ldr	r3, [r7, #4]
 80013c2:	69fa      	ldr	r2, [r7, #28]
 80013c4:	615a      	str	r2, [r3, #20]
          break;
 80013c6:	e002      	b.n	80013ce <HAL_GPIO_Init+0xe2>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 80013c8:	2300      	movs	r3, #0
 80013ca:	623b      	str	r3, [r7, #32]
          break;
 80013cc:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 80013ce:	69bb      	ldr	r3, [r7, #24]
 80013d0:	2bff      	cmp	r3, #255	; 0xff
 80013d2:	d801      	bhi.n	80013d8 <HAL_GPIO_Init+0xec>
 80013d4:	687b      	ldr	r3, [r7, #4]
 80013d6:	e001      	b.n	80013dc <HAL_GPIO_Init+0xf0>
 80013d8:	687b      	ldr	r3, [r7, #4]
 80013da:	3304      	adds	r3, #4
 80013dc:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 80013de:	69bb      	ldr	r3, [r7, #24]
 80013e0:	2bff      	cmp	r3, #255	; 0xff
 80013e2:	d802      	bhi.n	80013ea <HAL_GPIO_Init+0xfe>
 80013e4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80013e6:	009b      	lsls	r3, r3, #2
 80013e8:	e002      	b.n	80013f0 <HAL_GPIO_Init+0x104>
 80013ea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80013ec:	3b08      	subs	r3, #8
 80013ee:	009b      	lsls	r3, r3, #2
 80013f0:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 80013f2:	697b      	ldr	r3, [r7, #20]
 80013f4:	681a      	ldr	r2, [r3, #0]
 80013f6:	210f      	movs	r1, #15
 80013f8:	693b      	ldr	r3, [r7, #16]
 80013fa:	fa01 f303 	lsl.w	r3, r1, r3
 80013fe:	43db      	mvns	r3, r3
 8001400:	401a      	ands	r2, r3
 8001402:	6a39      	ldr	r1, [r7, #32]
 8001404:	693b      	ldr	r3, [r7, #16]
 8001406:	fa01 f303 	lsl.w	r3, r1, r3
 800140a:	431a      	orrs	r2, r3
 800140c:	697b      	ldr	r3, [r7, #20]
 800140e:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8001410:	683b      	ldr	r3, [r7, #0]
 8001412:	685b      	ldr	r3, [r3, #4]
 8001414:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001418:	2b00      	cmp	r3, #0
 800141a:	f000 8096 	beq.w	800154a <HAL_GPIO_Init+0x25e>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 800141e:	4b59      	ldr	r3, [pc, #356]	; (8001584 <HAL_GPIO_Init+0x298>)
 8001420:	699b      	ldr	r3, [r3, #24]
 8001422:	4a58      	ldr	r2, [pc, #352]	; (8001584 <HAL_GPIO_Init+0x298>)
 8001424:	f043 0301 	orr.w	r3, r3, #1
 8001428:	6193      	str	r3, [r2, #24]
 800142a:	4b56      	ldr	r3, [pc, #344]	; (8001584 <HAL_GPIO_Init+0x298>)
 800142c:	699b      	ldr	r3, [r3, #24]
 800142e:	f003 0301 	and.w	r3, r3, #1
 8001432:	60bb      	str	r3, [r7, #8]
 8001434:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8001436:	4a54      	ldr	r2, [pc, #336]	; (8001588 <HAL_GPIO_Init+0x29c>)
 8001438:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800143a:	089b      	lsrs	r3, r3, #2
 800143c:	3302      	adds	r3, #2
 800143e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001442:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8001444:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001446:	f003 0303 	and.w	r3, r3, #3
 800144a:	009b      	lsls	r3, r3, #2
 800144c:	220f      	movs	r2, #15
 800144e:	fa02 f303 	lsl.w	r3, r2, r3
 8001452:	43db      	mvns	r3, r3
 8001454:	68fa      	ldr	r2, [r7, #12]
 8001456:	4013      	ands	r3, r2
 8001458:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 800145a:	687b      	ldr	r3, [r7, #4]
 800145c:	4a4b      	ldr	r2, [pc, #300]	; (800158c <HAL_GPIO_Init+0x2a0>)
 800145e:	4293      	cmp	r3, r2
 8001460:	d013      	beq.n	800148a <HAL_GPIO_Init+0x19e>
 8001462:	687b      	ldr	r3, [r7, #4]
 8001464:	4a4a      	ldr	r2, [pc, #296]	; (8001590 <HAL_GPIO_Init+0x2a4>)
 8001466:	4293      	cmp	r3, r2
 8001468:	d00d      	beq.n	8001486 <HAL_GPIO_Init+0x19a>
 800146a:	687b      	ldr	r3, [r7, #4]
 800146c:	4a49      	ldr	r2, [pc, #292]	; (8001594 <HAL_GPIO_Init+0x2a8>)
 800146e:	4293      	cmp	r3, r2
 8001470:	d007      	beq.n	8001482 <HAL_GPIO_Init+0x196>
 8001472:	687b      	ldr	r3, [r7, #4]
 8001474:	4a48      	ldr	r2, [pc, #288]	; (8001598 <HAL_GPIO_Init+0x2ac>)
 8001476:	4293      	cmp	r3, r2
 8001478:	d101      	bne.n	800147e <HAL_GPIO_Init+0x192>
 800147a:	2303      	movs	r3, #3
 800147c:	e006      	b.n	800148c <HAL_GPIO_Init+0x1a0>
 800147e:	2304      	movs	r3, #4
 8001480:	e004      	b.n	800148c <HAL_GPIO_Init+0x1a0>
 8001482:	2302      	movs	r3, #2
 8001484:	e002      	b.n	800148c <HAL_GPIO_Init+0x1a0>
 8001486:	2301      	movs	r3, #1
 8001488:	e000      	b.n	800148c <HAL_GPIO_Init+0x1a0>
 800148a:	2300      	movs	r3, #0
 800148c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800148e:	f002 0203 	and.w	r2, r2, #3
 8001492:	0092      	lsls	r2, r2, #2
 8001494:	4093      	lsls	r3, r2
 8001496:	68fa      	ldr	r2, [r7, #12]
 8001498:	4313      	orrs	r3, r2
 800149a:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 800149c:	493a      	ldr	r1, [pc, #232]	; (8001588 <HAL_GPIO_Init+0x29c>)
 800149e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80014a0:	089b      	lsrs	r3, r3, #2
 80014a2:	3302      	adds	r3, #2
 80014a4:	68fa      	ldr	r2, [r7, #12]
 80014a6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80014aa:	683b      	ldr	r3, [r7, #0]
 80014ac:	685b      	ldr	r3, [r3, #4]
 80014ae:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80014b2:	2b00      	cmp	r3, #0
 80014b4:	d006      	beq.n	80014c4 <HAL_GPIO_Init+0x1d8>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 80014b6:	4b39      	ldr	r3, [pc, #228]	; (800159c <HAL_GPIO_Init+0x2b0>)
 80014b8:	681a      	ldr	r2, [r3, #0]
 80014ba:	4938      	ldr	r1, [pc, #224]	; (800159c <HAL_GPIO_Init+0x2b0>)
 80014bc:	69bb      	ldr	r3, [r7, #24]
 80014be:	4313      	orrs	r3, r2
 80014c0:	600b      	str	r3, [r1, #0]
 80014c2:	e006      	b.n	80014d2 <HAL_GPIO_Init+0x1e6>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 80014c4:	4b35      	ldr	r3, [pc, #212]	; (800159c <HAL_GPIO_Init+0x2b0>)
 80014c6:	681a      	ldr	r2, [r3, #0]
 80014c8:	69bb      	ldr	r3, [r7, #24]
 80014ca:	43db      	mvns	r3, r3
 80014cc:	4933      	ldr	r1, [pc, #204]	; (800159c <HAL_GPIO_Init+0x2b0>)
 80014ce:	4013      	ands	r3, r2
 80014d0:	600b      	str	r3, [r1, #0]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80014d2:	683b      	ldr	r3, [r7, #0]
 80014d4:	685b      	ldr	r3, [r3, #4]
 80014d6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80014da:	2b00      	cmp	r3, #0
 80014dc:	d006      	beq.n	80014ec <HAL_GPIO_Init+0x200>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 80014de:	4b2f      	ldr	r3, [pc, #188]	; (800159c <HAL_GPIO_Init+0x2b0>)
 80014e0:	685a      	ldr	r2, [r3, #4]
 80014e2:	492e      	ldr	r1, [pc, #184]	; (800159c <HAL_GPIO_Init+0x2b0>)
 80014e4:	69bb      	ldr	r3, [r7, #24]
 80014e6:	4313      	orrs	r3, r2
 80014e8:	604b      	str	r3, [r1, #4]
 80014ea:	e006      	b.n	80014fa <HAL_GPIO_Init+0x20e>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 80014ec:	4b2b      	ldr	r3, [pc, #172]	; (800159c <HAL_GPIO_Init+0x2b0>)
 80014ee:	685a      	ldr	r2, [r3, #4]
 80014f0:	69bb      	ldr	r3, [r7, #24]
 80014f2:	43db      	mvns	r3, r3
 80014f4:	4929      	ldr	r1, [pc, #164]	; (800159c <HAL_GPIO_Init+0x2b0>)
 80014f6:	4013      	ands	r3, r2
 80014f8:	604b      	str	r3, [r1, #4]
        }

        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80014fa:	683b      	ldr	r3, [r7, #0]
 80014fc:	685b      	ldr	r3, [r3, #4]
 80014fe:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8001502:	2b00      	cmp	r3, #0
 8001504:	d006      	beq.n	8001514 <HAL_GPIO_Init+0x228>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8001506:	4b25      	ldr	r3, [pc, #148]	; (800159c <HAL_GPIO_Init+0x2b0>)
 8001508:	689a      	ldr	r2, [r3, #8]
 800150a:	4924      	ldr	r1, [pc, #144]	; (800159c <HAL_GPIO_Init+0x2b0>)
 800150c:	69bb      	ldr	r3, [r7, #24]
 800150e:	4313      	orrs	r3, r2
 8001510:	608b      	str	r3, [r1, #8]
 8001512:	e006      	b.n	8001522 <HAL_GPIO_Init+0x236>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8001514:	4b21      	ldr	r3, [pc, #132]	; (800159c <HAL_GPIO_Init+0x2b0>)
 8001516:	689a      	ldr	r2, [r3, #8]
 8001518:	69bb      	ldr	r3, [r7, #24]
 800151a:	43db      	mvns	r3, r3
 800151c:	491f      	ldr	r1, [pc, #124]	; (800159c <HAL_GPIO_Init+0x2b0>)
 800151e:	4013      	ands	r3, r2
 8001520:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8001522:	683b      	ldr	r3, [r7, #0]
 8001524:	685b      	ldr	r3, [r3, #4]
 8001526:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800152a:	2b00      	cmp	r3, #0
 800152c:	d006      	beq.n	800153c <HAL_GPIO_Init+0x250>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 800152e:	4b1b      	ldr	r3, [pc, #108]	; (800159c <HAL_GPIO_Init+0x2b0>)
 8001530:	68da      	ldr	r2, [r3, #12]
 8001532:	491a      	ldr	r1, [pc, #104]	; (800159c <HAL_GPIO_Init+0x2b0>)
 8001534:	69bb      	ldr	r3, [r7, #24]
 8001536:	4313      	orrs	r3, r2
 8001538:	60cb      	str	r3, [r1, #12]
 800153a:	e006      	b.n	800154a <HAL_GPIO_Init+0x25e>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 800153c:	4b17      	ldr	r3, [pc, #92]	; (800159c <HAL_GPIO_Init+0x2b0>)
 800153e:	68da      	ldr	r2, [r3, #12]
 8001540:	69bb      	ldr	r3, [r7, #24]
 8001542:	43db      	mvns	r3, r3
 8001544:	4915      	ldr	r1, [pc, #84]	; (800159c <HAL_GPIO_Init+0x2b0>)
 8001546:	4013      	ands	r3, r2
 8001548:	60cb      	str	r3, [r1, #12]
        }
      }
    }

	position++;
 800154a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800154c:	3301      	adds	r3, #1
 800154e:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001550:	683b      	ldr	r3, [r7, #0]
 8001552:	681a      	ldr	r2, [r3, #0]
 8001554:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001556:	fa22 f303 	lsr.w	r3, r2, r3
 800155a:	2b00      	cmp	r3, #0
 800155c:	f47f aed0 	bne.w	8001300 <HAL_GPIO_Init+0x14>
  }
}
 8001560:	bf00      	nop
 8001562:	372c      	adds	r7, #44	; 0x2c
 8001564:	46bd      	mov	sp, r7
 8001566:	bc80      	pop	{r7}
 8001568:	4770      	bx	lr
 800156a:	bf00      	nop
 800156c:	10210000 	.word	0x10210000
 8001570:	10110000 	.word	0x10110000
 8001574:	10120000 	.word	0x10120000
 8001578:	10310000 	.word	0x10310000
 800157c:	10320000 	.word	0x10320000
 8001580:	10220000 	.word	0x10220000
 8001584:	40021000 	.word	0x40021000
 8001588:	40010000 	.word	0x40010000
 800158c:	40010800 	.word	0x40010800
 8001590:	40010c00 	.word	0x40010c00
 8001594:	40011000 	.word	0x40011000
 8001598:	40011400 	.word	0x40011400
 800159c:	40010400 	.word	0x40010400

080015a0 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 80015a0:	b480      	push	{r7}
 80015a2:	b085      	sub	sp, #20
 80015a4:	af00      	add	r7, sp, #0
 80015a6:	6078      	str	r0, [r7, #4]
 80015a8:	460b      	mov	r3, r1
 80015aa:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 80015ac:	687b      	ldr	r3, [r7, #4]
 80015ae:	689a      	ldr	r2, [r3, #8]
 80015b0:	887b      	ldrh	r3, [r7, #2]
 80015b2:	4013      	ands	r3, r2
 80015b4:	2b00      	cmp	r3, #0
 80015b6:	d002      	beq.n	80015be <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 80015b8:	2301      	movs	r3, #1
 80015ba:	73fb      	strb	r3, [r7, #15]
 80015bc:	e001      	b.n	80015c2 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 80015be:	2300      	movs	r3, #0
 80015c0:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 80015c2:	7bfb      	ldrb	r3, [r7, #15]
}
 80015c4:	4618      	mov	r0, r3
 80015c6:	3714      	adds	r7, #20
 80015c8:	46bd      	mov	sp, r7
 80015ca:	bc80      	pop	{r7}
 80015cc:	4770      	bx	lr

080015ce <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80015ce:	b480      	push	{r7}
 80015d0:	b083      	sub	sp, #12
 80015d2:	af00      	add	r7, sp, #0
 80015d4:	6078      	str	r0, [r7, #4]
 80015d6:	460b      	mov	r3, r1
 80015d8:	807b      	strh	r3, [r7, #2]
 80015da:	4613      	mov	r3, r2
 80015dc:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80015de:	787b      	ldrb	r3, [r7, #1]
 80015e0:	2b00      	cmp	r3, #0
 80015e2:	d003      	beq.n	80015ec <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80015e4:	887a      	ldrh	r2, [r7, #2]
 80015e6:	687b      	ldr	r3, [r7, #4]
 80015e8:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 80015ea:	e003      	b.n	80015f4 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 80015ec:	887b      	ldrh	r3, [r7, #2]
 80015ee:	041a      	lsls	r2, r3, #16
 80015f0:	687b      	ldr	r3, [r7, #4]
 80015f2:	611a      	str	r2, [r3, #16]
}
 80015f4:	bf00      	nop
 80015f6:	370c      	adds	r7, #12
 80015f8:	46bd      	mov	sp, r7
 80015fa:	bc80      	pop	{r7}
 80015fc:	4770      	bx	lr
	...

08001600 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001600:	b580      	push	{r7, lr}
 8001602:	b086      	sub	sp, #24
 8001604:	af00      	add	r7, sp, #0
 8001606:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8001608:	687b      	ldr	r3, [r7, #4]
 800160a:	2b00      	cmp	r3, #0
 800160c:	d101      	bne.n	8001612 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800160e:	2301      	movs	r3, #1
 8001610:	e26c      	b.n	8001aec <HAL_RCC_OscConfig+0x4ec>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001612:	687b      	ldr	r3, [r7, #4]
 8001614:	681b      	ldr	r3, [r3, #0]
 8001616:	f003 0301 	and.w	r3, r3, #1
 800161a:	2b00      	cmp	r3, #0
 800161c:	f000 8087 	beq.w	800172e <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8001620:	4b92      	ldr	r3, [pc, #584]	; (800186c <HAL_RCC_OscConfig+0x26c>)
 8001622:	685b      	ldr	r3, [r3, #4]
 8001624:	f003 030c 	and.w	r3, r3, #12
 8001628:	2b04      	cmp	r3, #4
 800162a:	d00c      	beq.n	8001646 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 800162c:	4b8f      	ldr	r3, [pc, #572]	; (800186c <HAL_RCC_OscConfig+0x26c>)
 800162e:	685b      	ldr	r3, [r3, #4]
 8001630:	f003 030c 	and.w	r3, r3, #12
 8001634:	2b08      	cmp	r3, #8
 8001636:	d112      	bne.n	800165e <HAL_RCC_OscConfig+0x5e>
 8001638:	4b8c      	ldr	r3, [pc, #560]	; (800186c <HAL_RCC_OscConfig+0x26c>)
 800163a:	685b      	ldr	r3, [r3, #4]
 800163c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001640:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001644:	d10b      	bne.n	800165e <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001646:	4b89      	ldr	r3, [pc, #548]	; (800186c <HAL_RCC_OscConfig+0x26c>)
 8001648:	681b      	ldr	r3, [r3, #0]
 800164a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800164e:	2b00      	cmp	r3, #0
 8001650:	d06c      	beq.n	800172c <HAL_RCC_OscConfig+0x12c>
 8001652:	687b      	ldr	r3, [r7, #4]
 8001654:	685b      	ldr	r3, [r3, #4]
 8001656:	2b00      	cmp	r3, #0
 8001658:	d168      	bne.n	800172c <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 800165a:	2301      	movs	r3, #1
 800165c:	e246      	b.n	8001aec <HAL_RCC_OscConfig+0x4ec>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800165e:	687b      	ldr	r3, [r7, #4]
 8001660:	685b      	ldr	r3, [r3, #4]
 8001662:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001666:	d106      	bne.n	8001676 <HAL_RCC_OscConfig+0x76>
 8001668:	4b80      	ldr	r3, [pc, #512]	; (800186c <HAL_RCC_OscConfig+0x26c>)
 800166a:	681b      	ldr	r3, [r3, #0]
 800166c:	4a7f      	ldr	r2, [pc, #508]	; (800186c <HAL_RCC_OscConfig+0x26c>)
 800166e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001672:	6013      	str	r3, [r2, #0]
 8001674:	e02e      	b.n	80016d4 <HAL_RCC_OscConfig+0xd4>
 8001676:	687b      	ldr	r3, [r7, #4]
 8001678:	685b      	ldr	r3, [r3, #4]
 800167a:	2b00      	cmp	r3, #0
 800167c:	d10c      	bne.n	8001698 <HAL_RCC_OscConfig+0x98>
 800167e:	4b7b      	ldr	r3, [pc, #492]	; (800186c <HAL_RCC_OscConfig+0x26c>)
 8001680:	681b      	ldr	r3, [r3, #0]
 8001682:	4a7a      	ldr	r2, [pc, #488]	; (800186c <HAL_RCC_OscConfig+0x26c>)
 8001684:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001688:	6013      	str	r3, [r2, #0]
 800168a:	4b78      	ldr	r3, [pc, #480]	; (800186c <HAL_RCC_OscConfig+0x26c>)
 800168c:	681b      	ldr	r3, [r3, #0]
 800168e:	4a77      	ldr	r2, [pc, #476]	; (800186c <HAL_RCC_OscConfig+0x26c>)
 8001690:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001694:	6013      	str	r3, [r2, #0]
 8001696:	e01d      	b.n	80016d4 <HAL_RCC_OscConfig+0xd4>
 8001698:	687b      	ldr	r3, [r7, #4]
 800169a:	685b      	ldr	r3, [r3, #4]
 800169c:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80016a0:	d10c      	bne.n	80016bc <HAL_RCC_OscConfig+0xbc>
 80016a2:	4b72      	ldr	r3, [pc, #456]	; (800186c <HAL_RCC_OscConfig+0x26c>)
 80016a4:	681b      	ldr	r3, [r3, #0]
 80016a6:	4a71      	ldr	r2, [pc, #452]	; (800186c <HAL_RCC_OscConfig+0x26c>)
 80016a8:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80016ac:	6013      	str	r3, [r2, #0]
 80016ae:	4b6f      	ldr	r3, [pc, #444]	; (800186c <HAL_RCC_OscConfig+0x26c>)
 80016b0:	681b      	ldr	r3, [r3, #0]
 80016b2:	4a6e      	ldr	r2, [pc, #440]	; (800186c <HAL_RCC_OscConfig+0x26c>)
 80016b4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80016b8:	6013      	str	r3, [r2, #0]
 80016ba:	e00b      	b.n	80016d4 <HAL_RCC_OscConfig+0xd4>
 80016bc:	4b6b      	ldr	r3, [pc, #428]	; (800186c <HAL_RCC_OscConfig+0x26c>)
 80016be:	681b      	ldr	r3, [r3, #0]
 80016c0:	4a6a      	ldr	r2, [pc, #424]	; (800186c <HAL_RCC_OscConfig+0x26c>)
 80016c2:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80016c6:	6013      	str	r3, [r2, #0]
 80016c8:	4b68      	ldr	r3, [pc, #416]	; (800186c <HAL_RCC_OscConfig+0x26c>)
 80016ca:	681b      	ldr	r3, [r3, #0]
 80016cc:	4a67      	ldr	r2, [pc, #412]	; (800186c <HAL_RCC_OscConfig+0x26c>)
 80016ce:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80016d2:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80016d4:	687b      	ldr	r3, [r7, #4]
 80016d6:	685b      	ldr	r3, [r3, #4]
 80016d8:	2b00      	cmp	r3, #0
 80016da:	d013      	beq.n	8001704 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80016dc:	f7ff f86e 	bl	80007bc <HAL_GetTick>
 80016e0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80016e2:	e008      	b.n	80016f6 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80016e4:	f7ff f86a 	bl	80007bc <HAL_GetTick>
 80016e8:	4602      	mov	r2, r0
 80016ea:	693b      	ldr	r3, [r7, #16]
 80016ec:	1ad3      	subs	r3, r2, r3
 80016ee:	2b64      	cmp	r3, #100	; 0x64
 80016f0:	d901      	bls.n	80016f6 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 80016f2:	2303      	movs	r3, #3
 80016f4:	e1fa      	b.n	8001aec <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80016f6:	4b5d      	ldr	r3, [pc, #372]	; (800186c <HAL_RCC_OscConfig+0x26c>)
 80016f8:	681b      	ldr	r3, [r3, #0]
 80016fa:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80016fe:	2b00      	cmp	r3, #0
 8001700:	d0f0      	beq.n	80016e4 <HAL_RCC_OscConfig+0xe4>
 8001702:	e014      	b.n	800172e <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001704:	f7ff f85a 	bl	80007bc <HAL_GetTick>
 8001708:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800170a:	e008      	b.n	800171e <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800170c:	f7ff f856 	bl	80007bc <HAL_GetTick>
 8001710:	4602      	mov	r2, r0
 8001712:	693b      	ldr	r3, [r7, #16]
 8001714:	1ad3      	subs	r3, r2, r3
 8001716:	2b64      	cmp	r3, #100	; 0x64
 8001718:	d901      	bls.n	800171e <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 800171a:	2303      	movs	r3, #3
 800171c:	e1e6      	b.n	8001aec <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800171e:	4b53      	ldr	r3, [pc, #332]	; (800186c <HAL_RCC_OscConfig+0x26c>)
 8001720:	681b      	ldr	r3, [r3, #0]
 8001722:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001726:	2b00      	cmp	r3, #0
 8001728:	d1f0      	bne.n	800170c <HAL_RCC_OscConfig+0x10c>
 800172a:	e000      	b.n	800172e <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800172c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800172e:	687b      	ldr	r3, [r7, #4]
 8001730:	681b      	ldr	r3, [r3, #0]
 8001732:	f003 0302 	and.w	r3, r3, #2
 8001736:	2b00      	cmp	r3, #0
 8001738:	d063      	beq.n	8001802 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 800173a:	4b4c      	ldr	r3, [pc, #304]	; (800186c <HAL_RCC_OscConfig+0x26c>)
 800173c:	685b      	ldr	r3, [r3, #4]
 800173e:	f003 030c 	and.w	r3, r3, #12
 8001742:	2b00      	cmp	r3, #0
 8001744:	d00b      	beq.n	800175e <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8001746:	4b49      	ldr	r3, [pc, #292]	; (800186c <HAL_RCC_OscConfig+0x26c>)
 8001748:	685b      	ldr	r3, [r3, #4]
 800174a:	f003 030c 	and.w	r3, r3, #12
 800174e:	2b08      	cmp	r3, #8
 8001750:	d11c      	bne.n	800178c <HAL_RCC_OscConfig+0x18c>
 8001752:	4b46      	ldr	r3, [pc, #280]	; (800186c <HAL_RCC_OscConfig+0x26c>)
 8001754:	685b      	ldr	r3, [r3, #4]
 8001756:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800175a:	2b00      	cmp	r3, #0
 800175c:	d116      	bne.n	800178c <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800175e:	4b43      	ldr	r3, [pc, #268]	; (800186c <HAL_RCC_OscConfig+0x26c>)
 8001760:	681b      	ldr	r3, [r3, #0]
 8001762:	f003 0302 	and.w	r3, r3, #2
 8001766:	2b00      	cmp	r3, #0
 8001768:	d005      	beq.n	8001776 <HAL_RCC_OscConfig+0x176>
 800176a:	687b      	ldr	r3, [r7, #4]
 800176c:	691b      	ldr	r3, [r3, #16]
 800176e:	2b01      	cmp	r3, #1
 8001770:	d001      	beq.n	8001776 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8001772:	2301      	movs	r3, #1
 8001774:	e1ba      	b.n	8001aec <HAL_RCC_OscConfig+0x4ec>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001776:	4b3d      	ldr	r3, [pc, #244]	; (800186c <HAL_RCC_OscConfig+0x26c>)
 8001778:	681b      	ldr	r3, [r3, #0]
 800177a:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800177e:	687b      	ldr	r3, [r7, #4]
 8001780:	695b      	ldr	r3, [r3, #20]
 8001782:	00db      	lsls	r3, r3, #3
 8001784:	4939      	ldr	r1, [pc, #228]	; (800186c <HAL_RCC_OscConfig+0x26c>)
 8001786:	4313      	orrs	r3, r2
 8001788:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800178a:	e03a      	b.n	8001802 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800178c:	687b      	ldr	r3, [r7, #4]
 800178e:	691b      	ldr	r3, [r3, #16]
 8001790:	2b00      	cmp	r3, #0
 8001792:	d020      	beq.n	80017d6 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001794:	4b36      	ldr	r3, [pc, #216]	; (8001870 <HAL_RCC_OscConfig+0x270>)
 8001796:	2201      	movs	r2, #1
 8001798:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800179a:	f7ff f80f 	bl	80007bc <HAL_GetTick>
 800179e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80017a0:	e008      	b.n	80017b4 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80017a2:	f7ff f80b 	bl	80007bc <HAL_GetTick>
 80017a6:	4602      	mov	r2, r0
 80017a8:	693b      	ldr	r3, [r7, #16]
 80017aa:	1ad3      	subs	r3, r2, r3
 80017ac:	2b02      	cmp	r3, #2
 80017ae:	d901      	bls.n	80017b4 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 80017b0:	2303      	movs	r3, #3
 80017b2:	e19b      	b.n	8001aec <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80017b4:	4b2d      	ldr	r3, [pc, #180]	; (800186c <HAL_RCC_OscConfig+0x26c>)
 80017b6:	681b      	ldr	r3, [r3, #0]
 80017b8:	f003 0302 	and.w	r3, r3, #2
 80017bc:	2b00      	cmp	r3, #0
 80017be:	d0f0      	beq.n	80017a2 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80017c0:	4b2a      	ldr	r3, [pc, #168]	; (800186c <HAL_RCC_OscConfig+0x26c>)
 80017c2:	681b      	ldr	r3, [r3, #0]
 80017c4:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80017c8:	687b      	ldr	r3, [r7, #4]
 80017ca:	695b      	ldr	r3, [r3, #20]
 80017cc:	00db      	lsls	r3, r3, #3
 80017ce:	4927      	ldr	r1, [pc, #156]	; (800186c <HAL_RCC_OscConfig+0x26c>)
 80017d0:	4313      	orrs	r3, r2
 80017d2:	600b      	str	r3, [r1, #0]
 80017d4:	e015      	b.n	8001802 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80017d6:	4b26      	ldr	r3, [pc, #152]	; (8001870 <HAL_RCC_OscConfig+0x270>)
 80017d8:	2200      	movs	r2, #0
 80017da:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80017dc:	f7fe ffee 	bl	80007bc <HAL_GetTick>
 80017e0:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80017e2:	e008      	b.n	80017f6 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80017e4:	f7fe ffea 	bl	80007bc <HAL_GetTick>
 80017e8:	4602      	mov	r2, r0
 80017ea:	693b      	ldr	r3, [r7, #16]
 80017ec:	1ad3      	subs	r3, r2, r3
 80017ee:	2b02      	cmp	r3, #2
 80017f0:	d901      	bls.n	80017f6 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 80017f2:	2303      	movs	r3, #3
 80017f4:	e17a      	b.n	8001aec <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80017f6:	4b1d      	ldr	r3, [pc, #116]	; (800186c <HAL_RCC_OscConfig+0x26c>)
 80017f8:	681b      	ldr	r3, [r3, #0]
 80017fa:	f003 0302 	and.w	r3, r3, #2
 80017fe:	2b00      	cmp	r3, #0
 8001800:	d1f0      	bne.n	80017e4 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001802:	687b      	ldr	r3, [r7, #4]
 8001804:	681b      	ldr	r3, [r3, #0]
 8001806:	f003 0308 	and.w	r3, r3, #8
 800180a:	2b00      	cmp	r3, #0
 800180c:	d03a      	beq.n	8001884 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800180e:	687b      	ldr	r3, [r7, #4]
 8001810:	699b      	ldr	r3, [r3, #24]
 8001812:	2b00      	cmp	r3, #0
 8001814:	d019      	beq.n	800184a <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001816:	4b17      	ldr	r3, [pc, #92]	; (8001874 <HAL_RCC_OscConfig+0x274>)
 8001818:	2201      	movs	r2, #1
 800181a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800181c:	f7fe ffce 	bl	80007bc <HAL_GetTick>
 8001820:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001822:	e008      	b.n	8001836 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001824:	f7fe ffca 	bl	80007bc <HAL_GetTick>
 8001828:	4602      	mov	r2, r0
 800182a:	693b      	ldr	r3, [r7, #16]
 800182c:	1ad3      	subs	r3, r2, r3
 800182e:	2b02      	cmp	r3, #2
 8001830:	d901      	bls.n	8001836 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8001832:	2303      	movs	r3, #3
 8001834:	e15a      	b.n	8001aec <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001836:	4b0d      	ldr	r3, [pc, #52]	; (800186c <HAL_RCC_OscConfig+0x26c>)
 8001838:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800183a:	f003 0302 	and.w	r3, r3, #2
 800183e:	2b00      	cmp	r3, #0
 8001840:	d0f0      	beq.n	8001824 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8001842:	2001      	movs	r0, #1
 8001844:	f000 fada 	bl	8001dfc <RCC_Delay>
 8001848:	e01c      	b.n	8001884 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800184a:	4b0a      	ldr	r3, [pc, #40]	; (8001874 <HAL_RCC_OscConfig+0x274>)
 800184c:	2200      	movs	r2, #0
 800184e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001850:	f7fe ffb4 	bl	80007bc <HAL_GetTick>
 8001854:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001856:	e00f      	b.n	8001878 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001858:	f7fe ffb0 	bl	80007bc <HAL_GetTick>
 800185c:	4602      	mov	r2, r0
 800185e:	693b      	ldr	r3, [r7, #16]
 8001860:	1ad3      	subs	r3, r2, r3
 8001862:	2b02      	cmp	r3, #2
 8001864:	d908      	bls.n	8001878 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8001866:	2303      	movs	r3, #3
 8001868:	e140      	b.n	8001aec <HAL_RCC_OscConfig+0x4ec>
 800186a:	bf00      	nop
 800186c:	40021000 	.word	0x40021000
 8001870:	42420000 	.word	0x42420000
 8001874:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001878:	4b9e      	ldr	r3, [pc, #632]	; (8001af4 <HAL_RCC_OscConfig+0x4f4>)
 800187a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800187c:	f003 0302 	and.w	r3, r3, #2
 8001880:	2b00      	cmp	r3, #0
 8001882:	d1e9      	bne.n	8001858 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001884:	687b      	ldr	r3, [r7, #4]
 8001886:	681b      	ldr	r3, [r3, #0]
 8001888:	f003 0304 	and.w	r3, r3, #4
 800188c:	2b00      	cmp	r3, #0
 800188e:	f000 80a6 	beq.w	80019de <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001892:	2300      	movs	r3, #0
 8001894:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001896:	4b97      	ldr	r3, [pc, #604]	; (8001af4 <HAL_RCC_OscConfig+0x4f4>)
 8001898:	69db      	ldr	r3, [r3, #28]
 800189a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800189e:	2b00      	cmp	r3, #0
 80018a0:	d10d      	bne.n	80018be <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80018a2:	4b94      	ldr	r3, [pc, #592]	; (8001af4 <HAL_RCC_OscConfig+0x4f4>)
 80018a4:	69db      	ldr	r3, [r3, #28]
 80018a6:	4a93      	ldr	r2, [pc, #588]	; (8001af4 <HAL_RCC_OscConfig+0x4f4>)
 80018a8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80018ac:	61d3      	str	r3, [r2, #28]
 80018ae:	4b91      	ldr	r3, [pc, #580]	; (8001af4 <HAL_RCC_OscConfig+0x4f4>)
 80018b0:	69db      	ldr	r3, [r3, #28]
 80018b2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80018b6:	60bb      	str	r3, [r7, #8]
 80018b8:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80018ba:	2301      	movs	r3, #1
 80018bc:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80018be:	4b8e      	ldr	r3, [pc, #568]	; (8001af8 <HAL_RCC_OscConfig+0x4f8>)
 80018c0:	681b      	ldr	r3, [r3, #0]
 80018c2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80018c6:	2b00      	cmp	r3, #0
 80018c8:	d118      	bne.n	80018fc <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80018ca:	4b8b      	ldr	r3, [pc, #556]	; (8001af8 <HAL_RCC_OscConfig+0x4f8>)
 80018cc:	681b      	ldr	r3, [r3, #0]
 80018ce:	4a8a      	ldr	r2, [pc, #552]	; (8001af8 <HAL_RCC_OscConfig+0x4f8>)
 80018d0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80018d4:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80018d6:	f7fe ff71 	bl	80007bc <HAL_GetTick>
 80018da:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80018dc:	e008      	b.n	80018f0 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80018de:	f7fe ff6d 	bl	80007bc <HAL_GetTick>
 80018e2:	4602      	mov	r2, r0
 80018e4:	693b      	ldr	r3, [r7, #16]
 80018e6:	1ad3      	subs	r3, r2, r3
 80018e8:	2b64      	cmp	r3, #100	; 0x64
 80018ea:	d901      	bls.n	80018f0 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 80018ec:	2303      	movs	r3, #3
 80018ee:	e0fd      	b.n	8001aec <HAL_RCC_OscConfig+0x4ec>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80018f0:	4b81      	ldr	r3, [pc, #516]	; (8001af8 <HAL_RCC_OscConfig+0x4f8>)
 80018f2:	681b      	ldr	r3, [r3, #0]
 80018f4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80018f8:	2b00      	cmp	r3, #0
 80018fa:	d0f0      	beq.n	80018de <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80018fc:	687b      	ldr	r3, [r7, #4]
 80018fe:	68db      	ldr	r3, [r3, #12]
 8001900:	2b01      	cmp	r3, #1
 8001902:	d106      	bne.n	8001912 <HAL_RCC_OscConfig+0x312>
 8001904:	4b7b      	ldr	r3, [pc, #492]	; (8001af4 <HAL_RCC_OscConfig+0x4f4>)
 8001906:	6a1b      	ldr	r3, [r3, #32]
 8001908:	4a7a      	ldr	r2, [pc, #488]	; (8001af4 <HAL_RCC_OscConfig+0x4f4>)
 800190a:	f043 0301 	orr.w	r3, r3, #1
 800190e:	6213      	str	r3, [r2, #32]
 8001910:	e02d      	b.n	800196e <HAL_RCC_OscConfig+0x36e>
 8001912:	687b      	ldr	r3, [r7, #4]
 8001914:	68db      	ldr	r3, [r3, #12]
 8001916:	2b00      	cmp	r3, #0
 8001918:	d10c      	bne.n	8001934 <HAL_RCC_OscConfig+0x334>
 800191a:	4b76      	ldr	r3, [pc, #472]	; (8001af4 <HAL_RCC_OscConfig+0x4f4>)
 800191c:	6a1b      	ldr	r3, [r3, #32]
 800191e:	4a75      	ldr	r2, [pc, #468]	; (8001af4 <HAL_RCC_OscConfig+0x4f4>)
 8001920:	f023 0301 	bic.w	r3, r3, #1
 8001924:	6213      	str	r3, [r2, #32]
 8001926:	4b73      	ldr	r3, [pc, #460]	; (8001af4 <HAL_RCC_OscConfig+0x4f4>)
 8001928:	6a1b      	ldr	r3, [r3, #32]
 800192a:	4a72      	ldr	r2, [pc, #456]	; (8001af4 <HAL_RCC_OscConfig+0x4f4>)
 800192c:	f023 0304 	bic.w	r3, r3, #4
 8001930:	6213      	str	r3, [r2, #32]
 8001932:	e01c      	b.n	800196e <HAL_RCC_OscConfig+0x36e>
 8001934:	687b      	ldr	r3, [r7, #4]
 8001936:	68db      	ldr	r3, [r3, #12]
 8001938:	2b05      	cmp	r3, #5
 800193a:	d10c      	bne.n	8001956 <HAL_RCC_OscConfig+0x356>
 800193c:	4b6d      	ldr	r3, [pc, #436]	; (8001af4 <HAL_RCC_OscConfig+0x4f4>)
 800193e:	6a1b      	ldr	r3, [r3, #32]
 8001940:	4a6c      	ldr	r2, [pc, #432]	; (8001af4 <HAL_RCC_OscConfig+0x4f4>)
 8001942:	f043 0304 	orr.w	r3, r3, #4
 8001946:	6213      	str	r3, [r2, #32]
 8001948:	4b6a      	ldr	r3, [pc, #424]	; (8001af4 <HAL_RCC_OscConfig+0x4f4>)
 800194a:	6a1b      	ldr	r3, [r3, #32]
 800194c:	4a69      	ldr	r2, [pc, #420]	; (8001af4 <HAL_RCC_OscConfig+0x4f4>)
 800194e:	f043 0301 	orr.w	r3, r3, #1
 8001952:	6213      	str	r3, [r2, #32]
 8001954:	e00b      	b.n	800196e <HAL_RCC_OscConfig+0x36e>
 8001956:	4b67      	ldr	r3, [pc, #412]	; (8001af4 <HAL_RCC_OscConfig+0x4f4>)
 8001958:	6a1b      	ldr	r3, [r3, #32]
 800195a:	4a66      	ldr	r2, [pc, #408]	; (8001af4 <HAL_RCC_OscConfig+0x4f4>)
 800195c:	f023 0301 	bic.w	r3, r3, #1
 8001960:	6213      	str	r3, [r2, #32]
 8001962:	4b64      	ldr	r3, [pc, #400]	; (8001af4 <HAL_RCC_OscConfig+0x4f4>)
 8001964:	6a1b      	ldr	r3, [r3, #32]
 8001966:	4a63      	ldr	r2, [pc, #396]	; (8001af4 <HAL_RCC_OscConfig+0x4f4>)
 8001968:	f023 0304 	bic.w	r3, r3, #4
 800196c:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800196e:	687b      	ldr	r3, [r7, #4]
 8001970:	68db      	ldr	r3, [r3, #12]
 8001972:	2b00      	cmp	r3, #0
 8001974:	d015      	beq.n	80019a2 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001976:	f7fe ff21 	bl	80007bc <HAL_GetTick>
 800197a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800197c:	e00a      	b.n	8001994 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800197e:	f7fe ff1d 	bl	80007bc <HAL_GetTick>
 8001982:	4602      	mov	r2, r0
 8001984:	693b      	ldr	r3, [r7, #16]
 8001986:	1ad3      	subs	r3, r2, r3
 8001988:	f241 3288 	movw	r2, #5000	; 0x1388
 800198c:	4293      	cmp	r3, r2
 800198e:	d901      	bls.n	8001994 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8001990:	2303      	movs	r3, #3
 8001992:	e0ab      	b.n	8001aec <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001994:	4b57      	ldr	r3, [pc, #348]	; (8001af4 <HAL_RCC_OscConfig+0x4f4>)
 8001996:	6a1b      	ldr	r3, [r3, #32]
 8001998:	f003 0302 	and.w	r3, r3, #2
 800199c:	2b00      	cmp	r3, #0
 800199e:	d0ee      	beq.n	800197e <HAL_RCC_OscConfig+0x37e>
 80019a0:	e014      	b.n	80019cc <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80019a2:	f7fe ff0b 	bl	80007bc <HAL_GetTick>
 80019a6:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80019a8:	e00a      	b.n	80019c0 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80019aa:	f7fe ff07 	bl	80007bc <HAL_GetTick>
 80019ae:	4602      	mov	r2, r0
 80019b0:	693b      	ldr	r3, [r7, #16]
 80019b2:	1ad3      	subs	r3, r2, r3
 80019b4:	f241 3288 	movw	r2, #5000	; 0x1388
 80019b8:	4293      	cmp	r3, r2
 80019ba:	d901      	bls.n	80019c0 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 80019bc:	2303      	movs	r3, #3
 80019be:	e095      	b.n	8001aec <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80019c0:	4b4c      	ldr	r3, [pc, #304]	; (8001af4 <HAL_RCC_OscConfig+0x4f4>)
 80019c2:	6a1b      	ldr	r3, [r3, #32]
 80019c4:	f003 0302 	and.w	r3, r3, #2
 80019c8:	2b00      	cmp	r3, #0
 80019ca:	d1ee      	bne.n	80019aa <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 80019cc:	7dfb      	ldrb	r3, [r7, #23]
 80019ce:	2b01      	cmp	r3, #1
 80019d0:	d105      	bne.n	80019de <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80019d2:	4b48      	ldr	r3, [pc, #288]	; (8001af4 <HAL_RCC_OscConfig+0x4f4>)
 80019d4:	69db      	ldr	r3, [r3, #28]
 80019d6:	4a47      	ldr	r2, [pc, #284]	; (8001af4 <HAL_RCC_OscConfig+0x4f4>)
 80019d8:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80019dc:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80019de:	687b      	ldr	r3, [r7, #4]
 80019e0:	69db      	ldr	r3, [r3, #28]
 80019e2:	2b00      	cmp	r3, #0
 80019e4:	f000 8081 	beq.w	8001aea <HAL_RCC_OscConfig+0x4ea>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80019e8:	4b42      	ldr	r3, [pc, #264]	; (8001af4 <HAL_RCC_OscConfig+0x4f4>)
 80019ea:	685b      	ldr	r3, [r3, #4]
 80019ec:	f003 030c 	and.w	r3, r3, #12
 80019f0:	2b08      	cmp	r3, #8
 80019f2:	d061      	beq.n	8001ab8 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80019f4:	687b      	ldr	r3, [r7, #4]
 80019f6:	69db      	ldr	r3, [r3, #28]
 80019f8:	2b02      	cmp	r3, #2
 80019fa:	d146      	bne.n	8001a8a <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80019fc:	4b3f      	ldr	r3, [pc, #252]	; (8001afc <HAL_RCC_OscConfig+0x4fc>)
 80019fe:	2200      	movs	r2, #0
 8001a00:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001a02:	f7fe fedb 	bl	80007bc <HAL_GetTick>
 8001a06:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001a08:	e008      	b.n	8001a1c <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001a0a:	f7fe fed7 	bl	80007bc <HAL_GetTick>
 8001a0e:	4602      	mov	r2, r0
 8001a10:	693b      	ldr	r3, [r7, #16]
 8001a12:	1ad3      	subs	r3, r2, r3
 8001a14:	2b02      	cmp	r3, #2
 8001a16:	d901      	bls.n	8001a1c <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8001a18:	2303      	movs	r3, #3
 8001a1a:	e067      	b.n	8001aec <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001a1c:	4b35      	ldr	r3, [pc, #212]	; (8001af4 <HAL_RCC_OscConfig+0x4f4>)
 8001a1e:	681b      	ldr	r3, [r3, #0]
 8001a20:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001a24:	2b00      	cmp	r3, #0
 8001a26:	d1f0      	bne.n	8001a0a <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8001a28:	687b      	ldr	r3, [r7, #4]
 8001a2a:	6a1b      	ldr	r3, [r3, #32]
 8001a2c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001a30:	d108      	bne.n	8001a44 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8001a32:	4b30      	ldr	r3, [pc, #192]	; (8001af4 <HAL_RCC_OscConfig+0x4f4>)
 8001a34:	685b      	ldr	r3, [r3, #4]
 8001a36:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 8001a3a:	687b      	ldr	r3, [r7, #4]
 8001a3c:	689b      	ldr	r3, [r3, #8]
 8001a3e:	492d      	ldr	r1, [pc, #180]	; (8001af4 <HAL_RCC_OscConfig+0x4f4>)
 8001a40:	4313      	orrs	r3, r2
 8001a42:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001a44:	4b2b      	ldr	r3, [pc, #172]	; (8001af4 <HAL_RCC_OscConfig+0x4f4>)
 8001a46:	685b      	ldr	r3, [r3, #4]
 8001a48:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8001a4c:	687b      	ldr	r3, [r7, #4]
 8001a4e:	6a19      	ldr	r1, [r3, #32]
 8001a50:	687b      	ldr	r3, [r7, #4]
 8001a52:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001a54:	430b      	orrs	r3, r1
 8001a56:	4927      	ldr	r1, [pc, #156]	; (8001af4 <HAL_RCC_OscConfig+0x4f4>)
 8001a58:	4313      	orrs	r3, r2
 8001a5a:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001a5c:	4b27      	ldr	r3, [pc, #156]	; (8001afc <HAL_RCC_OscConfig+0x4fc>)
 8001a5e:	2201      	movs	r2, #1
 8001a60:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001a62:	f7fe feab 	bl	80007bc <HAL_GetTick>
 8001a66:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001a68:	e008      	b.n	8001a7c <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001a6a:	f7fe fea7 	bl	80007bc <HAL_GetTick>
 8001a6e:	4602      	mov	r2, r0
 8001a70:	693b      	ldr	r3, [r7, #16]
 8001a72:	1ad3      	subs	r3, r2, r3
 8001a74:	2b02      	cmp	r3, #2
 8001a76:	d901      	bls.n	8001a7c <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8001a78:	2303      	movs	r3, #3
 8001a7a:	e037      	b.n	8001aec <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001a7c:	4b1d      	ldr	r3, [pc, #116]	; (8001af4 <HAL_RCC_OscConfig+0x4f4>)
 8001a7e:	681b      	ldr	r3, [r3, #0]
 8001a80:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001a84:	2b00      	cmp	r3, #0
 8001a86:	d0f0      	beq.n	8001a6a <HAL_RCC_OscConfig+0x46a>
 8001a88:	e02f      	b.n	8001aea <HAL_RCC_OscConfig+0x4ea>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001a8a:	4b1c      	ldr	r3, [pc, #112]	; (8001afc <HAL_RCC_OscConfig+0x4fc>)
 8001a8c:	2200      	movs	r2, #0
 8001a8e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001a90:	f7fe fe94 	bl	80007bc <HAL_GetTick>
 8001a94:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001a96:	e008      	b.n	8001aaa <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001a98:	f7fe fe90 	bl	80007bc <HAL_GetTick>
 8001a9c:	4602      	mov	r2, r0
 8001a9e:	693b      	ldr	r3, [r7, #16]
 8001aa0:	1ad3      	subs	r3, r2, r3
 8001aa2:	2b02      	cmp	r3, #2
 8001aa4:	d901      	bls.n	8001aaa <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8001aa6:	2303      	movs	r3, #3
 8001aa8:	e020      	b.n	8001aec <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001aaa:	4b12      	ldr	r3, [pc, #72]	; (8001af4 <HAL_RCC_OscConfig+0x4f4>)
 8001aac:	681b      	ldr	r3, [r3, #0]
 8001aae:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001ab2:	2b00      	cmp	r3, #0
 8001ab4:	d1f0      	bne.n	8001a98 <HAL_RCC_OscConfig+0x498>
 8001ab6:	e018      	b.n	8001aea <HAL_RCC_OscConfig+0x4ea>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001ab8:	687b      	ldr	r3, [r7, #4]
 8001aba:	69db      	ldr	r3, [r3, #28]
 8001abc:	2b01      	cmp	r3, #1
 8001abe:	d101      	bne.n	8001ac4 <HAL_RCC_OscConfig+0x4c4>
      {
        return HAL_ERROR;
 8001ac0:	2301      	movs	r3, #1
 8001ac2:	e013      	b.n	8001aec <HAL_RCC_OscConfig+0x4ec>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8001ac4:	4b0b      	ldr	r3, [pc, #44]	; (8001af4 <HAL_RCC_OscConfig+0x4f4>)
 8001ac6:	685b      	ldr	r3, [r3, #4]
 8001ac8:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001aca:	68fb      	ldr	r3, [r7, #12]
 8001acc:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8001ad0:	687b      	ldr	r3, [r7, #4]
 8001ad2:	6a1b      	ldr	r3, [r3, #32]
 8001ad4:	429a      	cmp	r2, r3
 8001ad6:	d106      	bne.n	8001ae6 <HAL_RCC_OscConfig+0x4e6>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8001ad8:	68fb      	ldr	r3, [r7, #12]
 8001ada:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 8001ade:	687b      	ldr	r3, [r7, #4]
 8001ae0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001ae2:	429a      	cmp	r2, r3
 8001ae4:	d001      	beq.n	8001aea <HAL_RCC_OscConfig+0x4ea>
        {
          return HAL_ERROR;
 8001ae6:	2301      	movs	r3, #1
 8001ae8:	e000      	b.n	8001aec <HAL_RCC_OscConfig+0x4ec>
        }
      }
    }
  }

  return HAL_OK;
 8001aea:	2300      	movs	r3, #0
}
 8001aec:	4618      	mov	r0, r3
 8001aee:	3718      	adds	r7, #24
 8001af0:	46bd      	mov	sp, r7
 8001af2:	bd80      	pop	{r7, pc}
 8001af4:	40021000 	.word	0x40021000
 8001af8:	40007000 	.word	0x40007000
 8001afc:	42420060 	.word	0x42420060

08001b00 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001b00:	b580      	push	{r7, lr}
 8001b02:	b084      	sub	sp, #16
 8001b04:	af00      	add	r7, sp, #0
 8001b06:	6078      	str	r0, [r7, #4]
 8001b08:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8001b0a:	687b      	ldr	r3, [r7, #4]
 8001b0c:	2b00      	cmp	r3, #0
 8001b0e:	d101      	bne.n	8001b14 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001b10:	2301      	movs	r3, #1
 8001b12:	e0d0      	b.n	8001cb6 <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8001b14:	4b6a      	ldr	r3, [pc, #424]	; (8001cc0 <HAL_RCC_ClockConfig+0x1c0>)
 8001b16:	681b      	ldr	r3, [r3, #0]
 8001b18:	f003 0307 	and.w	r3, r3, #7
 8001b1c:	683a      	ldr	r2, [r7, #0]
 8001b1e:	429a      	cmp	r2, r3
 8001b20:	d910      	bls.n	8001b44 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001b22:	4b67      	ldr	r3, [pc, #412]	; (8001cc0 <HAL_RCC_ClockConfig+0x1c0>)
 8001b24:	681b      	ldr	r3, [r3, #0]
 8001b26:	f023 0207 	bic.w	r2, r3, #7
 8001b2a:	4965      	ldr	r1, [pc, #404]	; (8001cc0 <HAL_RCC_ClockConfig+0x1c0>)
 8001b2c:	683b      	ldr	r3, [r7, #0]
 8001b2e:	4313      	orrs	r3, r2
 8001b30:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001b32:	4b63      	ldr	r3, [pc, #396]	; (8001cc0 <HAL_RCC_ClockConfig+0x1c0>)
 8001b34:	681b      	ldr	r3, [r3, #0]
 8001b36:	f003 0307 	and.w	r3, r3, #7
 8001b3a:	683a      	ldr	r2, [r7, #0]
 8001b3c:	429a      	cmp	r2, r3
 8001b3e:	d001      	beq.n	8001b44 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8001b40:	2301      	movs	r3, #1
 8001b42:	e0b8      	b.n	8001cb6 <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001b44:	687b      	ldr	r3, [r7, #4]
 8001b46:	681b      	ldr	r3, [r3, #0]
 8001b48:	f003 0302 	and.w	r3, r3, #2
 8001b4c:	2b00      	cmp	r3, #0
 8001b4e:	d020      	beq.n	8001b92 <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001b50:	687b      	ldr	r3, [r7, #4]
 8001b52:	681b      	ldr	r3, [r3, #0]
 8001b54:	f003 0304 	and.w	r3, r3, #4
 8001b58:	2b00      	cmp	r3, #0
 8001b5a:	d005      	beq.n	8001b68 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8001b5c:	4b59      	ldr	r3, [pc, #356]	; (8001cc4 <HAL_RCC_ClockConfig+0x1c4>)
 8001b5e:	685b      	ldr	r3, [r3, #4]
 8001b60:	4a58      	ldr	r2, [pc, #352]	; (8001cc4 <HAL_RCC_ClockConfig+0x1c4>)
 8001b62:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8001b66:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001b68:	687b      	ldr	r3, [r7, #4]
 8001b6a:	681b      	ldr	r3, [r3, #0]
 8001b6c:	f003 0308 	and.w	r3, r3, #8
 8001b70:	2b00      	cmp	r3, #0
 8001b72:	d005      	beq.n	8001b80 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8001b74:	4b53      	ldr	r3, [pc, #332]	; (8001cc4 <HAL_RCC_ClockConfig+0x1c4>)
 8001b76:	685b      	ldr	r3, [r3, #4]
 8001b78:	4a52      	ldr	r2, [pc, #328]	; (8001cc4 <HAL_RCC_ClockConfig+0x1c4>)
 8001b7a:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 8001b7e:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001b80:	4b50      	ldr	r3, [pc, #320]	; (8001cc4 <HAL_RCC_ClockConfig+0x1c4>)
 8001b82:	685b      	ldr	r3, [r3, #4]
 8001b84:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001b88:	687b      	ldr	r3, [r7, #4]
 8001b8a:	689b      	ldr	r3, [r3, #8]
 8001b8c:	494d      	ldr	r1, [pc, #308]	; (8001cc4 <HAL_RCC_ClockConfig+0x1c4>)
 8001b8e:	4313      	orrs	r3, r2
 8001b90:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001b92:	687b      	ldr	r3, [r7, #4]
 8001b94:	681b      	ldr	r3, [r3, #0]
 8001b96:	f003 0301 	and.w	r3, r3, #1
 8001b9a:	2b00      	cmp	r3, #0
 8001b9c:	d040      	beq.n	8001c20 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001b9e:	687b      	ldr	r3, [r7, #4]
 8001ba0:	685b      	ldr	r3, [r3, #4]
 8001ba2:	2b01      	cmp	r3, #1
 8001ba4:	d107      	bne.n	8001bb6 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001ba6:	4b47      	ldr	r3, [pc, #284]	; (8001cc4 <HAL_RCC_ClockConfig+0x1c4>)
 8001ba8:	681b      	ldr	r3, [r3, #0]
 8001baa:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001bae:	2b00      	cmp	r3, #0
 8001bb0:	d115      	bne.n	8001bde <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001bb2:	2301      	movs	r3, #1
 8001bb4:	e07f      	b.n	8001cb6 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001bb6:	687b      	ldr	r3, [r7, #4]
 8001bb8:	685b      	ldr	r3, [r3, #4]
 8001bba:	2b02      	cmp	r3, #2
 8001bbc:	d107      	bne.n	8001bce <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001bbe:	4b41      	ldr	r3, [pc, #260]	; (8001cc4 <HAL_RCC_ClockConfig+0x1c4>)
 8001bc0:	681b      	ldr	r3, [r3, #0]
 8001bc2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001bc6:	2b00      	cmp	r3, #0
 8001bc8:	d109      	bne.n	8001bde <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001bca:	2301      	movs	r3, #1
 8001bcc:	e073      	b.n	8001cb6 <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001bce:	4b3d      	ldr	r3, [pc, #244]	; (8001cc4 <HAL_RCC_ClockConfig+0x1c4>)
 8001bd0:	681b      	ldr	r3, [r3, #0]
 8001bd2:	f003 0302 	and.w	r3, r3, #2
 8001bd6:	2b00      	cmp	r3, #0
 8001bd8:	d101      	bne.n	8001bde <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001bda:	2301      	movs	r3, #1
 8001bdc:	e06b      	b.n	8001cb6 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001bde:	4b39      	ldr	r3, [pc, #228]	; (8001cc4 <HAL_RCC_ClockConfig+0x1c4>)
 8001be0:	685b      	ldr	r3, [r3, #4]
 8001be2:	f023 0203 	bic.w	r2, r3, #3
 8001be6:	687b      	ldr	r3, [r7, #4]
 8001be8:	685b      	ldr	r3, [r3, #4]
 8001bea:	4936      	ldr	r1, [pc, #216]	; (8001cc4 <HAL_RCC_ClockConfig+0x1c4>)
 8001bec:	4313      	orrs	r3, r2
 8001bee:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8001bf0:	f7fe fde4 	bl	80007bc <HAL_GetTick>
 8001bf4:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001bf6:	e00a      	b.n	8001c0e <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001bf8:	f7fe fde0 	bl	80007bc <HAL_GetTick>
 8001bfc:	4602      	mov	r2, r0
 8001bfe:	68fb      	ldr	r3, [r7, #12]
 8001c00:	1ad3      	subs	r3, r2, r3
 8001c02:	f241 3288 	movw	r2, #5000	; 0x1388
 8001c06:	4293      	cmp	r3, r2
 8001c08:	d901      	bls.n	8001c0e <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8001c0a:	2303      	movs	r3, #3
 8001c0c:	e053      	b.n	8001cb6 <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001c0e:	4b2d      	ldr	r3, [pc, #180]	; (8001cc4 <HAL_RCC_ClockConfig+0x1c4>)
 8001c10:	685b      	ldr	r3, [r3, #4]
 8001c12:	f003 020c 	and.w	r2, r3, #12
 8001c16:	687b      	ldr	r3, [r7, #4]
 8001c18:	685b      	ldr	r3, [r3, #4]
 8001c1a:	009b      	lsls	r3, r3, #2
 8001c1c:	429a      	cmp	r2, r3
 8001c1e:	d1eb      	bne.n	8001bf8 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8001c20:	4b27      	ldr	r3, [pc, #156]	; (8001cc0 <HAL_RCC_ClockConfig+0x1c0>)
 8001c22:	681b      	ldr	r3, [r3, #0]
 8001c24:	f003 0307 	and.w	r3, r3, #7
 8001c28:	683a      	ldr	r2, [r7, #0]
 8001c2a:	429a      	cmp	r2, r3
 8001c2c:	d210      	bcs.n	8001c50 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001c2e:	4b24      	ldr	r3, [pc, #144]	; (8001cc0 <HAL_RCC_ClockConfig+0x1c0>)
 8001c30:	681b      	ldr	r3, [r3, #0]
 8001c32:	f023 0207 	bic.w	r2, r3, #7
 8001c36:	4922      	ldr	r1, [pc, #136]	; (8001cc0 <HAL_RCC_ClockConfig+0x1c0>)
 8001c38:	683b      	ldr	r3, [r7, #0]
 8001c3a:	4313      	orrs	r3, r2
 8001c3c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001c3e:	4b20      	ldr	r3, [pc, #128]	; (8001cc0 <HAL_RCC_ClockConfig+0x1c0>)
 8001c40:	681b      	ldr	r3, [r3, #0]
 8001c42:	f003 0307 	and.w	r3, r3, #7
 8001c46:	683a      	ldr	r2, [r7, #0]
 8001c48:	429a      	cmp	r2, r3
 8001c4a:	d001      	beq.n	8001c50 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8001c4c:	2301      	movs	r3, #1
 8001c4e:	e032      	b.n	8001cb6 <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001c50:	687b      	ldr	r3, [r7, #4]
 8001c52:	681b      	ldr	r3, [r3, #0]
 8001c54:	f003 0304 	and.w	r3, r3, #4
 8001c58:	2b00      	cmp	r3, #0
 8001c5a:	d008      	beq.n	8001c6e <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001c5c:	4b19      	ldr	r3, [pc, #100]	; (8001cc4 <HAL_RCC_ClockConfig+0x1c4>)
 8001c5e:	685b      	ldr	r3, [r3, #4]
 8001c60:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8001c64:	687b      	ldr	r3, [r7, #4]
 8001c66:	68db      	ldr	r3, [r3, #12]
 8001c68:	4916      	ldr	r1, [pc, #88]	; (8001cc4 <HAL_RCC_ClockConfig+0x1c4>)
 8001c6a:	4313      	orrs	r3, r2
 8001c6c:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001c6e:	687b      	ldr	r3, [r7, #4]
 8001c70:	681b      	ldr	r3, [r3, #0]
 8001c72:	f003 0308 	and.w	r3, r3, #8
 8001c76:	2b00      	cmp	r3, #0
 8001c78:	d009      	beq.n	8001c8e <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8001c7a:	4b12      	ldr	r3, [pc, #72]	; (8001cc4 <HAL_RCC_ClockConfig+0x1c4>)
 8001c7c:	685b      	ldr	r3, [r3, #4]
 8001c7e:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8001c82:	687b      	ldr	r3, [r7, #4]
 8001c84:	691b      	ldr	r3, [r3, #16]
 8001c86:	00db      	lsls	r3, r3, #3
 8001c88:	490e      	ldr	r1, [pc, #56]	; (8001cc4 <HAL_RCC_ClockConfig+0x1c4>)
 8001c8a:	4313      	orrs	r3, r2
 8001c8c:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8001c8e:	f000 f821 	bl	8001cd4 <HAL_RCC_GetSysClockFreq>
 8001c92:	4601      	mov	r1, r0
 8001c94:	4b0b      	ldr	r3, [pc, #44]	; (8001cc4 <HAL_RCC_ClockConfig+0x1c4>)
 8001c96:	685b      	ldr	r3, [r3, #4]
 8001c98:	091b      	lsrs	r3, r3, #4
 8001c9a:	f003 030f 	and.w	r3, r3, #15
 8001c9e:	4a0a      	ldr	r2, [pc, #40]	; (8001cc8 <HAL_RCC_ClockConfig+0x1c8>)
 8001ca0:	5cd3      	ldrb	r3, [r2, r3]
 8001ca2:	fa21 f303 	lsr.w	r3, r1, r3
 8001ca6:	4a09      	ldr	r2, [pc, #36]	; (8001ccc <HAL_RCC_ClockConfig+0x1cc>)
 8001ca8:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8001caa:	4b09      	ldr	r3, [pc, #36]	; (8001cd0 <HAL_RCC_ClockConfig+0x1d0>)
 8001cac:	681b      	ldr	r3, [r3, #0]
 8001cae:	4618      	mov	r0, r3
 8001cb0:	f7fe fd42 	bl	8000738 <HAL_InitTick>

  return HAL_OK;
 8001cb4:	2300      	movs	r3, #0
}
 8001cb6:	4618      	mov	r0, r3
 8001cb8:	3710      	adds	r7, #16
 8001cba:	46bd      	mov	sp, r7
 8001cbc:	bd80      	pop	{r7, pc}
 8001cbe:	bf00      	nop
 8001cc0:	40022000 	.word	0x40022000
 8001cc4:	40021000 	.word	0x40021000
 8001cc8:	08009494 	.word	0x08009494
 8001ccc:	20000024 	.word	0x20000024
 8001cd0:	20000018 	.word	0x20000018

08001cd4 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001cd4:	b490      	push	{r4, r7}
 8001cd6:	b08a      	sub	sp, #40	; 0x28
 8001cd8:	af00      	add	r7, sp, #0
#if defined(RCC_CFGR2_PREDIV1SRC)
  const uint8_t aPLLMULFactorTable[14] = {0, 0, 4, 5, 6, 7, 8, 9, 0, 0, 0, 0, 0, 13};
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 8001cda:	4b2a      	ldr	r3, [pc, #168]	; (8001d84 <HAL_RCC_GetSysClockFreq+0xb0>)
 8001cdc:	1d3c      	adds	r4, r7, #4
 8001cde:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8001ce0:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
#if defined(RCC_CFGR2_PREDIV1)
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPredivFactorTable[2] = {1, 2};
 8001ce4:	4b28      	ldr	r3, [pc, #160]	; (8001d88 <HAL_RCC_GetSysClockFreq+0xb4>)
 8001ce6:	881b      	ldrh	r3, [r3, #0]
 8001ce8:	803b      	strh	r3, [r7, #0]
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8001cea:	2300      	movs	r3, #0
 8001cec:	61fb      	str	r3, [r7, #28]
 8001cee:	2300      	movs	r3, #0
 8001cf0:	61bb      	str	r3, [r7, #24]
 8001cf2:	2300      	movs	r3, #0
 8001cf4:	627b      	str	r3, [r7, #36]	; 0x24
 8001cf6:	2300      	movs	r3, #0
 8001cf8:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 8001cfa:	2300      	movs	r3, #0
 8001cfc:	623b      	str	r3, [r7, #32]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8001cfe:	4b23      	ldr	r3, [pc, #140]	; (8001d8c <HAL_RCC_GetSysClockFreq+0xb8>)
 8001d00:	685b      	ldr	r3, [r3, #4]
 8001d02:	61fb      	str	r3, [r7, #28]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8001d04:	69fb      	ldr	r3, [r7, #28]
 8001d06:	f003 030c 	and.w	r3, r3, #12
 8001d0a:	2b04      	cmp	r3, #4
 8001d0c:	d002      	beq.n	8001d14 <HAL_RCC_GetSysClockFreq+0x40>
 8001d0e:	2b08      	cmp	r3, #8
 8001d10:	d003      	beq.n	8001d1a <HAL_RCC_GetSysClockFreq+0x46>
 8001d12:	e02d      	b.n	8001d70 <HAL_RCC_GetSysClockFreq+0x9c>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8001d14:	4b1e      	ldr	r3, [pc, #120]	; (8001d90 <HAL_RCC_GetSysClockFreq+0xbc>)
 8001d16:	623b      	str	r3, [r7, #32]
      break;
 8001d18:	e02d      	b.n	8001d76 <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8001d1a:	69fb      	ldr	r3, [r7, #28]
 8001d1c:	0c9b      	lsrs	r3, r3, #18
 8001d1e:	f003 030f 	and.w	r3, r3, #15
 8001d22:	f107 0228 	add.w	r2, r7, #40	; 0x28
 8001d26:	4413      	add	r3, r2
 8001d28:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 8001d2c:	617b      	str	r3, [r7, #20]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8001d2e:	69fb      	ldr	r3, [r7, #28]
 8001d30:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001d34:	2b00      	cmp	r3, #0
 8001d36:	d013      	beq.n	8001d60 <HAL_RCC_GetSysClockFreq+0x8c>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8001d38:	4b14      	ldr	r3, [pc, #80]	; (8001d8c <HAL_RCC_GetSysClockFreq+0xb8>)
 8001d3a:	685b      	ldr	r3, [r3, #4]
 8001d3c:	0c5b      	lsrs	r3, r3, #17
 8001d3e:	f003 0301 	and.w	r3, r3, #1
 8001d42:	f107 0228 	add.w	r2, r7, #40	; 0x28
 8001d46:	4413      	add	r3, r2
 8001d48:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 8001d4c:	61bb      	str	r3, [r7, #24]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8001d4e:	697b      	ldr	r3, [r7, #20]
 8001d50:	4a0f      	ldr	r2, [pc, #60]	; (8001d90 <HAL_RCC_GetSysClockFreq+0xbc>)
 8001d52:	fb02 f203 	mul.w	r2, r2, r3
 8001d56:	69bb      	ldr	r3, [r7, #24]
 8001d58:	fbb2 f3f3 	udiv	r3, r2, r3
 8001d5c:	627b      	str	r3, [r7, #36]	; 0x24
 8001d5e:	e004      	b.n	8001d6a <HAL_RCC_GetSysClockFreq+0x96>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8001d60:	697b      	ldr	r3, [r7, #20]
 8001d62:	4a0c      	ldr	r2, [pc, #48]	; (8001d94 <HAL_RCC_GetSysClockFreq+0xc0>)
 8001d64:	fb02 f303 	mul.w	r3, r2, r3
 8001d68:	627b      	str	r3, [r7, #36]	; 0x24
      }
      sysclockfreq = pllclk;
 8001d6a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001d6c:	623b      	str	r3, [r7, #32]
      break;
 8001d6e:	e002      	b.n	8001d76 <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8001d70:	4b07      	ldr	r3, [pc, #28]	; (8001d90 <HAL_RCC_GetSysClockFreq+0xbc>)
 8001d72:	623b      	str	r3, [r7, #32]
      break;
 8001d74:	bf00      	nop
    }
  }
  return sysclockfreq;
 8001d76:	6a3b      	ldr	r3, [r7, #32]
}
 8001d78:	4618      	mov	r0, r3
 8001d7a:	3728      	adds	r7, #40	; 0x28
 8001d7c:	46bd      	mov	sp, r7
 8001d7e:	bc90      	pop	{r4, r7}
 8001d80:	4770      	bx	lr
 8001d82:	bf00      	nop
 8001d84:	08006ba0 	.word	0x08006ba0
 8001d88:	08006bb0 	.word	0x08006bb0
 8001d8c:	40021000 	.word	0x40021000
 8001d90:	007a1200 	.word	0x007a1200
 8001d94:	003d0900 	.word	0x003d0900

08001d98 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8001d98:	b480      	push	{r7}
 8001d9a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8001d9c:	4b02      	ldr	r3, [pc, #8]	; (8001da8 <HAL_RCC_GetHCLKFreq+0x10>)
 8001d9e:	681b      	ldr	r3, [r3, #0]
}
 8001da0:	4618      	mov	r0, r3
 8001da2:	46bd      	mov	sp, r7
 8001da4:	bc80      	pop	{r7}
 8001da6:	4770      	bx	lr
 8001da8:	20000024 	.word	0x20000024

08001dac <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8001dac:	b580      	push	{r7, lr}
 8001dae:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8001db0:	f7ff fff2 	bl	8001d98 <HAL_RCC_GetHCLKFreq>
 8001db4:	4601      	mov	r1, r0
 8001db6:	4b05      	ldr	r3, [pc, #20]	; (8001dcc <HAL_RCC_GetPCLK1Freq+0x20>)
 8001db8:	685b      	ldr	r3, [r3, #4]
 8001dba:	0a1b      	lsrs	r3, r3, #8
 8001dbc:	f003 0307 	and.w	r3, r3, #7
 8001dc0:	4a03      	ldr	r2, [pc, #12]	; (8001dd0 <HAL_RCC_GetPCLK1Freq+0x24>)
 8001dc2:	5cd3      	ldrb	r3, [r2, r3]
 8001dc4:	fa21 f303 	lsr.w	r3, r1, r3
}
 8001dc8:	4618      	mov	r0, r3
 8001dca:	bd80      	pop	{r7, pc}
 8001dcc:	40021000 	.word	0x40021000
 8001dd0:	080094a4 	.word	0x080094a4

08001dd4 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8001dd4:	b580      	push	{r7, lr}
 8001dd6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8001dd8:	f7ff ffde 	bl	8001d98 <HAL_RCC_GetHCLKFreq>
 8001ddc:	4601      	mov	r1, r0
 8001dde:	4b05      	ldr	r3, [pc, #20]	; (8001df4 <HAL_RCC_GetPCLK2Freq+0x20>)
 8001de0:	685b      	ldr	r3, [r3, #4]
 8001de2:	0adb      	lsrs	r3, r3, #11
 8001de4:	f003 0307 	and.w	r3, r3, #7
 8001de8:	4a03      	ldr	r2, [pc, #12]	; (8001df8 <HAL_RCC_GetPCLK2Freq+0x24>)
 8001dea:	5cd3      	ldrb	r3, [r2, r3]
 8001dec:	fa21 f303 	lsr.w	r3, r1, r3
}
 8001df0:	4618      	mov	r0, r3
 8001df2:	bd80      	pop	{r7, pc}
 8001df4:	40021000 	.word	0x40021000
 8001df8:	080094a4 	.word	0x080094a4

08001dfc <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8001dfc:	b480      	push	{r7}
 8001dfe:	b085      	sub	sp, #20
 8001e00:	af00      	add	r7, sp, #0
 8001e02:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8001e04:	4b0a      	ldr	r3, [pc, #40]	; (8001e30 <RCC_Delay+0x34>)
 8001e06:	681b      	ldr	r3, [r3, #0]
 8001e08:	4a0a      	ldr	r2, [pc, #40]	; (8001e34 <RCC_Delay+0x38>)
 8001e0a:	fba2 2303 	umull	r2, r3, r2, r3
 8001e0e:	0a5b      	lsrs	r3, r3, #9
 8001e10:	687a      	ldr	r2, [r7, #4]
 8001e12:	fb02 f303 	mul.w	r3, r2, r3
 8001e16:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8001e18:	bf00      	nop
  }
  while (Delay --);
 8001e1a:	68fb      	ldr	r3, [r7, #12]
 8001e1c:	1e5a      	subs	r2, r3, #1
 8001e1e:	60fa      	str	r2, [r7, #12]
 8001e20:	2b00      	cmp	r3, #0
 8001e22:	d1f9      	bne.n	8001e18 <RCC_Delay+0x1c>
}
 8001e24:	bf00      	nop
 8001e26:	3714      	adds	r7, #20
 8001e28:	46bd      	mov	sp, r7
 8001e2a:	bc80      	pop	{r7}
 8001e2c:	4770      	bx	lr
 8001e2e:	bf00      	nop
 8001e30:	20000024 	.word	0x20000024
 8001e34:	10624dd3 	.word	0x10624dd3

08001e38 <HAL_RCCEx_PeriphCLKConfig>:
  *         manually disable it.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8001e38:	b580      	push	{r7, lr}
 8001e3a:	b086      	sub	sp, #24
 8001e3c:	af00      	add	r7, sp, #0
 8001e3e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U, temp_reg = 0U;
 8001e40:	2300      	movs	r3, #0
 8001e42:	613b      	str	r3, [r7, #16]
 8001e44:	2300      	movs	r3, #0
 8001e46:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------------- RTC/LCD Configuration ------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 8001e48:	687b      	ldr	r3, [r7, #4]
 8001e4a:	681b      	ldr	r3, [r3, #0]
 8001e4c:	f003 0301 	and.w	r3, r3, #1
 8001e50:	2b00      	cmp	r3, #0
 8001e52:	d07d      	beq.n	8001f50 <HAL_RCCEx_PeriphCLKConfig+0x118>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    FlagStatus       pwrclkchanged = RESET;
 8001e54:	2300      	movs	r3, #0
 8001e56:	75fb      	strb	r3, [r7, #23]

    /* As soon as function is called to change RTC clock source, activation of the
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001e58:	4b4f      	ldr	r3, [pc, #316]	; (8001f98 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8001e5a:	69db      	ldr	r3, [r3, #28]
 8001e5c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001e60:	2b00      	cmp	r3, #0
 8001e62:	d10d      	bne.n	8001e80 <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001e64:	4b4c      	ldr	r3, [pc, #304]	; (8001f98 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8001e66:	69db      	ldr	r3, [r3, #28]
 8001e68:	4a4b      	ldr	r2, [pc, #300]	; (8001f98 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8001e6a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001e6e:	61d3      	str	r3, [r2, #28]
 8001e70:	4b49      	ldr	r3, [pc, #292]	; (8001f98 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8001e72:	69db      	ldr	r3, [r3, #28]
 8001e74:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001e78:	60bb      	str	r3, [r7, #8]
 8001e7a:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8001e7c:	2301      	movs	r3, #1
 8001e7e:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001e80:	4b46      	ldr	r3, [pc, #280]	; (8001f9c <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8001e82:	681b      	ldr	r3, [r3, #0]
 8001e84:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001e88:	2b00      	cmp	r3, #0
 8001e8a:	d118      	bne.n	8001ebe <HAL_RCCEx_PeriphCLKConfig+0x86>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001e8c:	4b43      	ldr	r3, [pc, #268]	; (8001f9c <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8001e8e:	681b      	ldr	r3, [r3, #0]
 8001e90:	4a42      	ldr	r2, [pc, #264]	; (8001f9c <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8001e92:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001e96:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001e98:	f7fe fc90 	bl	80007bc <HAL_GetTick>
 8001e9c:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001e9e:	e008      	b.n	8001eb2 <HAL_RCCEx_PeriphCLKConfig+0x7a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001ea0:	f7fe fc8c 	bl	80007bc <HAL_GetTick>
 8001ea4:	4602      	mov	r2, r0
 8001ea6:	693b      	ldr	r3, [r7, #16]
 8001ea8:	1ad3      	subs	r3, r2, r3
 8001eaa:	2b64      	cmp	r3, #100	; 0x64
 8001eac:	d901      	bls.n	8001eb2 <HAL_RCCEx_PeriphCLKConfig+0x7a>
        {
          return HAL_TIMEOUT;
 8001eae:	2303      	movs	r3, #3
 8001eb0:	e06d      	b.n	8001f8e <HAL_RCCEx_PeriphCLKConfig+0x156>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001eb2:	4b3a      	ldr	r3, [pc, #232]	; (8001f9c <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8001eb4:	681b      	ldr	r3, [r3, #0]
 8001eb6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001eba:	2b00      	cmp	r3, #0
 8001ebc:	d0f0      	beq.n	8001ea0 <HAL_RCCEx_PeriphCLKConfig+0x68>
        }
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8001ebe:	4b36      	ldr	r3, [pc, #216]	; (8001f98 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8001ec0:	6a1b      	ldr	r3, [r3, #32]
 8001ec2:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8001ec6:	60fb      	str	r3, [r7, #12]
    if ((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8001ec8:	68fb      	ldr	r3, [r7, #12]
 8001eca:	2b00      	cmp	r3, #0
 8001ecc:	d02e      	beq.n	8001f2c <HAL_RCCEx_PeriphCLKConfig+0xf4>
 8001ece:	687b      	ldr	r3, [r7, #4]
 8001ed0:	685b      	ldr	r3, [r3, #4]
 8001ed2:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8001ed6:	68fa      	ldr	r2, [r7, #12]
 8001ed8:	429a      	cmp	r2, r3
 8001eda:	d027      	beq.n	8001f2c <HAL_RCCEx_PeriphCLKConfig+0xf4>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8001edc:	4b2e      	ldr	r3, [pc, #184]	; (8001f98 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8001ede:	6a1b      	ldr	r3, [r3, #32]
 8001ee0:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8001ee4:	60fb      	str	r3, [r7, #12]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8001ee6:	4b2e      	ldr	r3, [pc, #184]	; (8001fa0 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8001ee8:	2201      	movs	r2, #1
 8001eea:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8001eec:	4b2c      	ldr	r3, [pc, #176]	; (8001fa0 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8001eee:	2200      	movs	r2, #0
 8001ef0:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 8001ef2:	4a29      	ldr	r2, [pc, #164]	; (8001f98 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8001ef4:	68fb      	ldr	r3, [r7, #12]
 8001ef6:	6213      	str	r3, [r2, #32]

      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8001ef8:	68fb      	ldr	r3, [r7, #12]
 8001efa:	f003 0301 	and.w	r3, r3, #1
 8001efe:	2b00      	cmp	r3, #0
 8001f00:	d014      	beq.n	8001f2c <HAL_RCCEx_PeriphCLKConfig+0xf4>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001f02:	f7fe fc5b 	bl	80007bc <HAL_GetTick>
 8001f06:	6138      	str	r0, [r7, #16]

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001f08:	e00a      	b.n	8001f20 <HAL_RCCEx_PeriphCLKConfig+0xe8>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001f0a:	f7fe fc57 	bl	80007bc <HAL_GetTick>
 8001f0e:	4602      	mov	r2, r0
 8001f10:	693b      	ldr	r3, [r7, #16]
 8001f12:	1ad3      	subs	r3, r2, r3
 8001f14:	f241 3288 	movw	r2, #5000	; 0x1388
 8001f18:	4293      	cmp	r3, r2
 8001f1a:	d901      	bls.n	8001f20 <HAL_RCCEx_PeriphCLKConfig+0xe8>
          {
            return HAL_TIMEOUT;
 8001f1c:	2303      	movs	r3, #3
 8001f1e:	e036      	b.n	8001f8e <HAL_RCCEx_PeriphCLKConfig+0x156>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001f20:	4b1d      	ldr	r3, [pc, #116]	; (8001f98 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8001f22:	6a1b      	ldr	r3, [r3, #32]
 8001f24:	f003 0302 	and.w	r3, r3, #2
 8001f28:	2b00      	cmp	r3, #0
 8001f2a:	d0ee      	beq.n	8001f0a <HAL_RCCEx_PeriphCLKConfig+0xd2>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8001f2c:	4b1a      	ldr	r3, [pc, #104]	; (8001f98 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8001f2e:	6a1b      	ldr	r3, [r3, #32]
 8001f30:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8001f34:	687b      	ldr	r3, [r7, #4]
 8001f36:	685b      	ldr	r3, [r3, #4]
 8001f38:	4917      	ldr	r1, [pc, #92]	; (8001f98 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8001f3a:	4313      	orrs	r3, r2
 8001f3c:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8001f3e:	7dfb      	ldrb	r3, [r7, #23]
 8001f40:	2b01      	cmp	r3, #1
 8001f42:	d105      	bne.n	8001f50 <HAL_RCCEx_PeriphCLKConfig+0x118>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001f44:	4b14      	ldr	r3, [pc, #80]	; (8001f98 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8001f46:	69db      	ldr	r3, [r3, #28]
 8001f48:	4a13      	ldr	r2, [pc, #76]	; (8001f98 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8001f4a:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8001f4e:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------ ADC clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8001f50:	687b      	ldr	r3, [r7, #4]
 8001f52:	681b      	ldr	r3, [r3, #0]
 8001f54:	f003 0302 	and.w	r3, r3, #2
 8001f58:	2b00      	cmp	r3, #0
 8001f5a:	d008      	beq.n	8001f6e <HAL_RCCEx_PeriphCLKConfig+0x136>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCPLLCLK_DIV(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8001f5c:	4b0e      	ldr	r3, [pc, #56]	; (8001f98 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8001f5e:	685b      	ldr	r3, [r3, #4]
 8001f60:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8001f64:	687b      	ldr	r3, [r7, #4]
 8001f66:	689b      	ldr	r3, [r3, #8]
 8001f68:	490b      	ldr	r1, [pc, #44]	; (8001f98 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8001f6a:	4313      	orrs	r3, r2
 8001f6c:	604b      	str	r3, [r1, #4]

#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6)\
 || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)\
 || defined(STM32F105xC) || defined(STM32F107xC)
  /*------------------------------ USB clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8001f6e:	687b      	ldr	r3, [r7, #4]
 8001f70:	681b      	ldr	r3, [r3, #0]
 8001f72:	f003 0310 	and.w	r3, r3, #16
 8001f76:	2b00      	cmp	r3, #0
 8001f78:	d008      	beq.n	8001f8c <HAL_RCCEx_PeriphCLKConfig+0x154>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBPLLCLK_DIV(PeriphClkInit->UsbClockSelection));

    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8001f7a:	4b07      	ldr	r3, [pc, #28]	; (8001f98 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8001f7c:	685b      	ldr	r3, [r3, #4]
 8001f7e:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 8001f82:	687b      	ldr	r3, [r7, #4]
 8001f84:	68db      	ldr	r3, [r3, #12]
 8001f86:	4904      	ldr	r1, [pc, #16]	; (8001f98 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8001f88:	4313      	orrs	r3, r2
 8001f8a:	604b      	str	r3, [r1, #4]
  }
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG || STM32F105xC || STM32F107xC */

  return HAL_OK;
 8001f8c:	2300      	movs	r3, #0
}
 8001f8e:	4618      	mov	r0, r3
 8001f90:	3718      	adds	r7, #24
 8001f92:	46bd      	mov	sp, r7
 8001f94:	bd80      	pop	{r7, pc}
 8001f96:	bf00      	nop
 8001f98:	40021000 	.word	0x40021000
 8001f9c:	40007000 	.word	0x40007000
 8001fa0:	42420440 	.word	0x42420440

08001fa4 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8001fa4:	b580      	push	{r7, lr}
 8001fa6:	b082      	sub	sp, #8
 8001fa8:	af00      	add	r7, sp, #0
 8001faa:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8001fac:	687b      	ldr	r3, [r7, #4]
 8001fae:	2b00      	cmp	r3, #0
 8001fb0:	d101      	bne.n	8001fb6 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8001fb2:	2301      	movs	r3, #1
 8001fb4:	e01d      	b.n	8001ff2 <HAL_TIM_Base_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8001fb6:	687b      	ldr	r3, [r7, #4]
 8001fb8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8001fbc:	b2db      	uxtb	r3, r3
 8001fbe:	2b00      	cmp	r3, #0
 8001fc0:	d106      	bne.n	8001fd0 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8001fc2:	687b      	ldr	r3, [r7, #4]
 8001fc4:	2200      	movs	r2, #0
 8001fc6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8001fca:	6878      	ldr	r0, [r7, #4]
 8001fcc:	f003 ff88 	bl	8005ee0 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8001fd0:	687b      	ldr	r3, [r7, #4]
 8001fd2:	2202      	movs	r2, #2
 8001fd4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8001fd8:	687b      	ldr	r3, [r7, #4]
 8001fda:	681a      	ldr	r2, [r3, #0]
 8001fdc:	687b      	ldr	r3, [r7, #4]
 8001fde:	3304      	adds	r3, #4
 8001fe0:	4619      	mov	r1, r3
 8001fe2:	4610      	mov	r0, r2
 8001fe4:	f000 fa3a 	bl	800245c <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8001fe8:	687b      	ldr	r3, [r7, #4]
 8001fea:	2201      	movs	r2, #1
 8001fec:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8001ff0:	2300      	movs	r3, #0
}
 8001ff2:	4618      	mov	r0, r3
 8001ff4:	3708      	adds	r7, #8
 8001ff6:	46bd      	mov	sp, r7
 8001ff8:	bd80      	pop	{r7, pc}

08001ffa <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8001ffa:	b580      	push	{r7, lr}
 8001ffc:	b082      	sub	sp, #8
 8001ffe:	af00      	add	r7, sp, #0
 8002000:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8002002:	687b      	ldr	r3, [r7, #4]
 8002004:	2b00      	cmp	r3, #0
 8002006:	d101      	bne.n	800200c <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8002008:	2301      	movs	r3, #1
 800200a:	e01d      	b.n	8002048 <HAL_TIM_PWM_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800200c:	687b      	ldr	r3, [r7, #4]
 800200e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002012:	b2db      	uxtb	r3, r3
 8002014:	2b00      	cmp	r3, #0
 8002016:	d106      	bne.n	8002026 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8002018:	687b      	ldr	r3, [r7, #4]
 800201a:	2200      	movs	r2, #0
 800201c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8002020:	6878      	ldr	r0, [r7, #4]
 8002022:	f000 f815 	bl	8002050 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002026:	687b      	ldr	r3, [r7, #4]
 8002028:	2202      	movs	r2, #2
 800202a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800202e:	687b      	ldr	r3, [r7, #4]
 8002030:	681a      	ldr	r2, [r3, #0]
 8002032:	687b      	ldr	r3, [r7, #4]
 8002034:	3304      	adds	r3, #4
 8002036:	4619      	mov	r1, r3
 8002038:	4610      	mov	r0, r2
 800203a:	f000 fa0f 	bl	800245c <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800203e:	687b      	ldr	r3, [r7, #4]
 8002040:	2201      	movs	r2, #1
 8002042:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8002046:	2300      	movs	r3, #0
}
 8002048:	4618      	mov	r0, r3
 800204a:	3708      	adds	r7, #8
 800204c:	46bd      	mov	sp, r7
 800204e:	bd80      	pop	{r7, pc}

08002050 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8002050:	b480      	push	{r7}
 8002052:	b083      	sub	sp, #12
 8002054:	af00      	add	r7, sp, #0
 8002056:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8002058:	bf00      	nop
 800205a:	370c      	adds	r7, #12
 800205c:	46bd      	mov	sp, r7
 800205e:	bc80      	pop	{r7}
 8002060:	4770      	bx	lr
	...

08002064 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8002064:	b580      	push	{r7, lr}
 8002066:	b084      	sub	sp, #16
 8002068:	af00      	add	r7, sp, #0
 800206a:	6078      	str	r0, [r7, #4]
 800206c:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800206e:	687b      	ldr	r3, [r7, #4]
 8002070:	681b      	ldr	r3, [r3, #0]
 8002072:	2201      	movs	r2, #1
 8002074:	6839      	ldr	r1, [r7, #0]
 8002076:	4618      	mov	r0, r3
 8002078:	f000 fc70 	bl	800295c <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 800207c:	687b      	ldr	r3, [r7, #4]
 800207e:	681b      	ldr	r3, [r3, #0]
 8002080:	4a10      	ldr	r2, [pc, #64]	; (80020c4 <HAL_TIM_PWM_Start+0x60>)
 8002082:	4293      	cmp	r3, r2
 8002084:	d107      	bne.n	8002096 <HAL_TIM_PWM_Start+0x32>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8002086:	687b      	ldr	r3, [r7, #4]
 8002088:	681b      	ldr	r3, [r3, #0]
 800208a:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800208c:	687b      	ldr	r3, [r7, #4]
 800208e:	681b      	ldr	r3, [r3, #0]
 8002090:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8002094:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8002096:	687b      	ldr	r3, [r7, #4]
 8002098:	681b      	ldr	r3, [r3, #0]
 800209a:	689b      	ldr	r3, [r3, #8]
 800209c:	f003 0307 	and.w	r3, r3, #7
 80020a0:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80020a2:	68fb      	ldr	r3, [r7, #12]
 80020a4:	2b06      	cmp	r3, #6
 80020a6:	d007      	beq.n	80020b8 <HAL_TIM_PWM_Start+0x54>
  {
    __HAL_TIM_ENABLE(htim);
 80020a8:	687b      	ldr	r3, [r7, #4]
 80020aa:	681b      	ldr	r3, [r3, #0]
 80020ac:	681a      	ldr	r2, [r3, #0]
 80020ae:	687b      	ldr	r3, [r7, #4]
 80020b0:	681b      	ldr	r3, [r3, #0]
 80020b2:	f042 0201 	orr.w	r2, r2, #1
 80020b6:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80020b8:	2300      	movs	r3, #0
}
 80020ba:	4618      	mov	r0, r3
 80020bc:	3710      	adds	r7, #16
 80020be:	46bd      	mov	sp, r7
 80020c0:	bd80      	pop	{r7, pc}
 80020c2:	bf00      	nop
 80020c4:	40012c00 	.word	0x40012c00

080020c8 <HAL_TIM_PWM_Stop>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Stop(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80020c8:	b580      	push	{r7, lr}
 80020ca:	b082      	sub	sp, #8
 80020cc:	af00      	add	r7, sp, #0
 80020ce:	6078      	str	r0, [r7, #4]
 80020d0:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Disable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 80020d2:	687b      	ldr	r3, [r7, #4]
 80020d4:	681b      	ldr	r3, [r3, #0]
 80020d6:	2200      	movs	r2, #0
 80020d8:	6839      	ldr	r1, [r7, #0]
 80020da:	4618      	mov	r0, r3
 80020dc:	f000 fc3e 	bl	800295c <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 80020e0:	687b      	ldr	r3, [r7, #4]
 80020e2:	681b      	ldr	r3, [r3, #0]
 80020e4:	4a1d      	ldr	r2, [pc, #116]	; (800215c <HAL_TIM_PWM_Stop+0x94>)
 80020e6:	4293      	cmp	r3, r2
 80020e8:	d117      	bne.n	800211a <HAL_TIM_PWM_Stop+0x52>
  {
    /* Disable the Main Output */
    __HAL_TIM_MOE_DISABLE(htim);
 80020ea:	687b      	ldr	r3, [r7, #4]
 80020ec:	681b      	ldr	r3, [r3, #0]
 80020ee:	6a1a      	ldr	r2, [r3, #32]
 80020f0:	f241 1311 	movw	r3, #4369	; 0x1111
 80020f4:	4013      	ands	r3, r2
 80020f6:	2b00      	cmp	r3, #0
 80020f8:	d10f      	bne.n	800211a <HAL_TIM_PWM_Stop+0x52>
 80020fa:	687b      	ldr	r3, [r7, #4]
 80020fc:	681b      	ldr	r3, [r3, #0]
 80020fe:	6a1a      	ldr	r2, [r3, #32]
 8002100:	f240 4344 	movw	r3, #1092	; 0x444
 8002104:	4013      	ands	r3, r2
 8002106:	2b00      	cmp	r3, #0
 8002108:	d107      	bne.n	800211a <HAL_TIM_PWM_Stop+0x52>
 800210a:	687b      	ldr	r3, [r7, #4]
 800210c:	681b      	ldr	r3, [r3, #0]
 800210e:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8002110:	687b      	ldr	r3, [r7, #4]
 8002112:	681b      	ldr	r3, [r3, #0]
 8002114:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8002118:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 800211a:	687b      	ldr	r3, [r7, #4]
 800211c:	681b      	ldr	r3, [r3, #0]
 800211e:	6a1a      	ldr	r2, [r3, #32]
 8002120:	f241 1311 	movw	r3, #4369	; 0x1111
 8002124:	4013      	ands	r3, r2
 8002126:	2b00      	cmp	r3, #0
 8002128:	d10f      	bne.n	800214a <HAL_TIM_PWM_Stop+0x82>
 800212a:	687b      	ldr	r3, [r7, #4]
 800212c:	681b      	ldr	r3, [r3, #0]
 800212e:	6a1a      	ldr	r2, [r3, #32]
 8002130:	f240 4344 	movw	r3, #1092	; 0x444
 8002134:	4013      	ands	r3, r2
 8002136:	2b00      	cmp	r3, #0
 8002138:	d107      	bne.n	800214a <HAL_TIM_PWM_Stop+0x82>
 800213a:	687b      	ldr	r3, [r7, #4]
 800213c:	681b      	ldr	r3, [r3, #0]
 800213e:	681a      	ldr	r2, [r3, #0]
 8002140:	687b      	ldr	r3, [r7, #4]
 8002142:	681b      	ldr	r3, [r3, #0]
 8002144:	f022 0201 	bic.w	r2, r2, #1
 8002148:	601a      	str	r2, [r3, #0]

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800214a:	687b      	ldr	r3, [r7, #4]
 800214c:	2201      	movs	r2, #1
 800214e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Return function status */
  return HAL_OK;
 8002152:	2300      	movs	r3, #0
}
 8002154:	4618      	mov	r0, r3
 8002156:	3708      	adds	r7, #8
 8002158:	46bd      	mov	sp, r7
 800215a:	bd80      	pop	{r7, pc}
 800215c:	40012c00 	.word	0x40012c00

08002160 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8002160:	b580      	push	{r7, lr}
 8002162:	b084      	sub	sp, #16
 8002164:	af00      	add	r7, sp, #0
 8002166:	60f8      	str	r0, [r7, #12]
 8002168:	60b9      	str	r1, [r7, #8]
 800216a:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 800216c:	68fb      	ldr	r3, [r7, #12]
 800216e:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002172:	2b01      	cmp	r3, #1
 8002174:	d101      	bne.n	800217a <HAL_TIM_PWM_ConfigChannel+0x1a>
 8002176:	2302      	movs	r3, #2
 8002178:	e0b4      	b.n	80022e4 <HAL_TIM_PWM_ConfigChannel+0x184>
 800217a:	68fb      	ldr	r3, [r7, #12]
 800217c:	2201      	movs	r2, #1
 800217e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8002182:	68fb      	ldr	r3, [r7, #12]
 8002184:	2202      	movs	r2, #2
 8002186:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  switch (Channel)
 800218a:	687b      	ldr	r3, [r7, #4]
 800218c:	2b0c      	cmp	r3, #12
 800218e:	f200 809f 	bhi.w	80022d0 <HAL_TIM_PWM_ConfigChannel+0x170>
 8002192:	a201      	add	r2, pc, #4	; (adr r2, 8002198 <HAL_TIM_PWM_ConfigChannel+0x38>)
 8002194:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002198:	080021cd 	.word	0x080021cd
 800219c:	080022d1 	.word	0x080022d1
 80021a0:	080022d1 	.word	0x080022d1
 80021a4:	080022d1 	.word	0x080022d1
 80021a8:	0800220d 	.word	0x0800220d
 80021ac:	080022d1 	.word	0x080022d1
 80021b0:	080022d1 	.word	0x080022d1
 80021b4:	080022d1 	.word	0x080022d1
 80021b8:	0800224f 	.word	0x0800224f
 80021bc:	080022d1 	.word	0x080022d1
 80021c0:	080022d1 	.word	0x080022d1
 80021c4:	080022d1 	.word	0x080022d1
 80021c8:	0800228f 	.word	0x0800228f
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 80021cc:	68fb      	ldr	r3, [r7, #12]
 80021ce:	681b      	ldr	r3, [r3, #0]
 80021d0:	68b9      	ldr	r1, [r7, #8]
 80021d2:	4618      	mov	r0, r3
 80021d4:	f000 f9a4 	bl	8002520 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 80021d8:	68fb      	ldr	r3, [r7, #12]
 80021da:	681b      	ldr	r3, [r3, #0]
 80021dc:	699a      	ldr	r2, [r3, #24]
 80021de:	68fb      	ldr	r3, [r7, #12]
 80021e0:	681b      	ldr	r3, [r3, #0]
 80021e2:	f042 0208 	orr.w	r2, r2, #8
 80021e6:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 80021e8:	68fb      	ldr	r3, [r7, #12]
 80021ea:	681b      	ldr	r3, [r3, #0]
 80021ec:	699a      	ldr	r2, [r3, #24]
 80021ee:	68fb      	ldr	r3, [r7, #12]
 80021f0:	681b      	ldr	r3, [r3, #0]
 80021f2:	f022 0204 	bic.w	r2, r2, #4
 80021f6:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 80021f8:	68fb      	ldr	r3, [r7, #12]
 80021fa:	681b      	ldr	r3, [r3, #0]
 80021fc:	6999      	ldr	r1, [r3, #24]
 80021fe:	68bb      	ldr	r3, [r7, #8]
 8002200:	691a      	ldr	r2, [r3, #16]
 8002202:	68fb      	ldr	r3, [r7, #12]
 8002204:	681b      	ldr	r3, [r3, #0]
 8002206:	430a      	orrs	r2, r1
 8002208:	619a      	str	r2, [r3, #24]
      break;
 800220a:	e062      	b.n	80022d2 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 800220c:	68fb      	ldr	r3, [r7, #12]
 800220e:	681b      	ldr	r3, [r3, #0]
 8002210:	68b9      	ldr	r1, [r7, #8]
 8002212:	4618      	mov	r0, r3
 8002214:	f000 f9ea 	bl	80025ec <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8002218:	68fb      	ldr	r3, [r7, #12]
 800221a:	681b      	ldr	r3, [r3, #0]
 800221c:	699a      	ldr	r2, [r3, #24]
 800221e:	68fb      	ldr	r3, [r7, #12]
 8002220:	681b      	ldr	r3, [r3, #0]
 8002222:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8002226:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8002228:	68fb      	ldr	r3, [r7, #12]
 800222a:	681b      	ldr	r3, [r3, #0]
 800222c:	699a      	ldr	r2, [r3, #24]
 800222e:	68fb      	ldr	r3, [r7, #12]
 8002230:	681b      	ldr	r3, [r3, #0]
 8002232:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8002236:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8002238:	68fb      	ldr	r3, [r7, #12]
 800223a:	681b      	ldr	r3, [r3, #0]
 800223c:	6999      	ldr	r1, [r3, #24]
 800223e:	68bb      	ldr	r3, [r7, #8]
 8002240:	691b      	ldr	r3, [r3, #16]
 8002242:	021a      	lsls	r2, r3, #8
 8002244:	68fb      	ldr	r3, [r7, #12]
 8002246:	681b      	ldr	r3, [r3, #0]
 8002248:	430a      	orrs	r2, r1
 800224a:	619a      	str	r2, [r3, #24]
      break;
 800224c:	e041      	b.n	80022d2 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800224e:	68fb      	ldr	r3, [r7, #12]
 8002250:	681b      	ldr	r3, [r3, #0]
 8002252:	68b9      	ldr	r1, [r7, #8]
 8002254:	4618      	mov	r0, r3
 8002256:	f000 fa33 	bl	80026c0 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800225a:	68fb      	ldr	r3, [r7, #12]
 800225c:	681b      	ldr	r3, [r3, #0]
 800225e:	69da      	ldr	r2, [r3, #28]
 8002260:	68fb      	ldr	r3, [r7, #12]
 8002262:	681b      	ldr	r3, [r3, #0]
 8002264:	f042 0208 	orr.w	r2, r2, #8
 8002268:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800226a:	68fb      	ldr	r3, [r7, #12]
 800226c:	681b      	ldr	r3, [r3, #0]
 800226e:	69da      	ldr	r2, [r3, #28]
 8002270:	68fb      	ldr	r3, [r7, #12]
 8002272:	681b      	ldr	r3, [r3, #0]
 8002274:	f022 0204 	bic.w	r2, r2, #4
 8002278:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800227a:	68fb      	ldr	r3, [r7, #12]
 800227c:	681b      	ldr	r3, [r3, #0]
 800227e:	69d9      	ldr	r1, [r3, #28]
 8002280:	68bb      	ldr	r3, [r7, #8]
 8002282:	691a      	ldr	r2, [r3, #16]
 8002284:	68fb      	ldr	r3, [r7, #12]
 8002286:	681b      	ldr	r3, [r3, #0]
 8002288:	430a      	orrs	r2, r1
 800228a:	61da      	str	r2, [r3, #28]
      break;
 800228c:	e021      	b.n	80022d2 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800228e:	68fb      	ldr	r3, [r7, #12]
 8002290:	681b      	ldr	r3, [r3, #0]
 8002292:	68b9      	ldr	r1, [r7, #8]
 8002294:	4618      	mov	r0, r3
 8002296:	f000 fa7d 	bl	8002794 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800229a:	68fb      	ldr	r3, [r7, #12]
 800229c:	681b      	ldr	r3, [r3, #0]
 800229e:	69da      	ldr	r2, [r3, #28]
 80022a0:	68fb      	ldr	r3, [r7, #12]
 80022a2:	681b      	ldr	r3, [r3, #0]
 80022a4:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80022a8:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 80022aa:	68fb      	ldr	r3, [r7, #12]
 80022ac:	681b      	ldr	r3, [r3, #0]
 80022ae:	69da      	ldr	r2, [r3, #28]
 80022b0:	68fb      	ldr	r3, [r7, #12]
 80022b2:	681b      	ldr	r3, [r3, #0]
 80022b4:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80022b8:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 80022ba:	68fb      	ldr	r3, [r7, #12]
 80022bc:	681b      	ldr	r3, [r3, #0]
 80022be:	69d9      	ldr	r1, [r3, #28]
 80022c0:	68bb      	ldr	r3, [r7, #8]
 80022c2:	691b      	ldr	r3, [r3, #16]
 80022c4:	021a      	lsls	r2, r3, #8
 80022c6:	68fb      	ldr	r3, [r7, #12]
 80022c8:	681b      	ldr	r3, [r3, #0]
 80022ca:	430a      	orrs	r2, r1
 80022cc:	61da      	str	r2, [r3, #28]
      break;
 80022ce:	e000      	b.n	80022d2 <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      break;
 80022d0:	bf00      	nop
  }

  htim->State = HAL_TIM_STATE_READY;
 80022d2:	68fb      	ldr	r3, [r7, #12]
 80022d4:	2201      	movs	r2, #1
 80022d6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80022da:	68fb      	ldr	r3, [r7, #12]
 80022dc:	2200      	movs	r2, #0
 80022de:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80022e2:	2300      	movs	r3, #0
}
 80022e4:	4618      	mov	r0, r3
 80022e6:	3710      	adds	r7, #16
 80022e8:	46bd      	mov	sp, r7
 80022ea:	bd80      	pop	{r7, pc}

080022ec <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80022ec:	b580      	push	{r7, lr}
 80022ee:	b084      	sub	sp, #16
 80022f0:	af00      	add	r7, sp, #0
 80022f2:	6078      	str	r0, [r7, #4]
 80022f4:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80022f6:	687b      	ldr	r3, [r7, #4]
 80022f8:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80022fc:	2b01      	cmp	r3, #1
 80022fe:	d101      	bne.n	8002304 <HAL_TIM_ConfigClockSource+0x18>
 8002300:	2302      	movs	r3, #2
 8002302:	e0a6      	b.n	8002452 <HAL_TIM_ConfigClockSource+0x166>
 8002304:	687b      	ldr	r3, [r7, #4]
 8002306:	2201      	movs	r2, #1
 8002308:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800230c:	687b      	ldr	r3, [r7, #4]
 800230e:	2202      	movs	r2, #2
 8002310:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8002314:	687b      	ldr	r3, [r7, #4]
 8002316:	681b      	ldr	r3, [r3, #0]
 8002318:	689b      	ldr	r3, [r3, #8]
 800231a:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 800231c:	68fb      	ldr	r3, [r7, #12]
 800231e:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8002322:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8002324:	68fb      	ldr	r3, [r7, #12]
 8002326:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800232a:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 800232c:	687b      	ldr	r3, [r7, #4]
 800232e:	681b      	ldr	r3, [r3, #0]
 8002330:	68fa      	ldr	r2, [r7, #12]
 8002332:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8002334:	683b      	ldr	r3, [r7, #0]
 8002336:	681b      	ldr	r3, [r3, #0]
 8002338:	2b40      	cmp	r3, #64	; 0x40
 800233a:	d067      	beq.n	800240c <HAL_TIM_ConfigClockSource+0x120>
 800233c:	2b40      	cmp	r3, #64	; 0x40
 800233e:	d80b      	bhi.n	8002358 <HAL_TIM_ConfigClockSource+0x6c>
 8002340:	2b10      	cmp	r3, #16
 8002342:	d073      	beq.n	800242c <HAL_TIM_ConfigClockSource+0x140>
 8002344:	2b10      	cmp	r3, #16
 8002346:	d802      	bhi.n	800234e <HAL_TIM_ConfigClockSource+0x62>
 8002348:	2b00      	cmp	r3, #0
 800234a:	d06f      	beq.n	800242c <HAL_TIM_ConfigClockSource+0x140>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
      break;
    }

    default:
      break;
 800234c:	e078      	b.n	8002440 <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 800234e:	2b20      	cmp	r3, #32
 8002350:	d06c      	beq.n	800242c <HAL_TIM_ConfigClockSource+0x140>
 8002352:	2b30      	cmp	r3, #48	; 0x30
 8002354:	d06a      	beq.n	800242c <HAL_TIM_ConfigClockSource+0x140>
      break;
 8002356:	e073      	b.n	8002440 <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 8002358:	2b70      	cmp	r3, #112	; 0x70
 800235a:	d00d      	beq.n	8002378 <HAL_TIM_ConfigClockSource+0x8c>
 800235c:	2b70      	cmp	r3, #112	; 0x70
 800235e:	d804      	bhi.n	800236a <HAL_TIM_ConfigClockSource+0x7e>
 8002360:	2b50      	cmp	r3, #80	; 0x50
 8002362:	d033      	beq.n	80023cc <HAL_TIM_ConfigClockSource+0xe0>
 8002364:	2b60      	cmp	r3, #96	; 0x60
 8002366:	d041      	beq.n	80023ec <HAL_TIM_ConfigClockSource+0x100>
      break;
 8002368:	e06a      	b.n	8002440 <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 800236a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800236e:	d066      	beq.n	800243e <HAL_TIM_ConfigClockSource+0x152>
 8002370:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8002374:	d017      	beq.n	80023a6 <HAL_TIM_ConfigClockSource+0xba>
      break;
 8002376:	e063      	b.n	8002440 <HAL_TIM_ConfigClockSource+0x154>
      TIM_ETR_SetConfig(htim->Instance,
 8002378:	687b      	ldr	r3, [r7, #4]
 800237a:	6818      	ldr	r0, [r3, #0]
 800237c:	683b      	ldr	r3, [r7, #0]
 800237e:	6899      	ldr	r1, [r3, #8]
 8002380:	683b      	ldr	r3, [r7, #0]
 8002382:	685a      	ldr	r2, [r3, #4]
 8002384:	683b      	ldr	r3, [r7, #0]
 8002386:	68db      	ldr	r3, [r3, #12]
 8002388:	f000 fac9 	bl	800291e <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 800238c:	687b      	ldr	r3, [r7, #4]
 800238e:	681b      	ldr	r3, [r3, #0]
 8002390:	689b      	ldr	r3, [r3, #8]
 8002392:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8002394:	68fb      	ldr	r3, [r7, #12]
 8002396:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 800239a:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 800239c:	687b      	ldr	r3, [r7, #4]
 800239e:	681b      	ldr	r3, [r3, #0]
 80023a0:	68fa      	ldr	r2, [r7, #12]
 80023a2:	609a      	str	r2, [r3, #8]
      break;
 80023a4:	e04c      	b.n	8002440 <HAL_TIM_ConfigClockSource+0x154>
      TIM_ETR_SetConfig(htim->Instance,
 80023a6:	687b      	ldr	r3, [r7, #4]
 80023a8:	6818      	ldr	r0, [r3, #0]
 80023aa:	683b      	ldr	r3, [r7, #0]
 80023ac:	6899      	ldr	r1, [r3, #8]
 80023ae:	683b      	ldr	r3, [r7, #0]
 80023b0:	685a      	ldr	r2, [r3, #4]
 80023b2:	683b      	ldr	r3, [r7, #0]
 80023b4:	68db      	ldr	r3, [r3, #12]
 80023b6:	f000 fab2 	bl	800291e <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80023ba:	687b      	ldr	r3, [r7, #4]
 80023bc:	681b      	ldr	r3, [r3, #0]
 80023be:	689a      	ldr	r2, [r3, #8]
 80023c0:	687b      	ldr	r3, [r7, #4]
 80023c2:	681b      	ldr	r3, [r3, #0]
 80023c4:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80023c8:	609a      	str	r2, [r3, #8]
      break;
 80023ca:	e039      	b.n	8002440 <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI1_ConfigInputStage(htim->Instance,
 80023cc:	687b      	ldr	r3, [r7, #4]
 80023ce:	6818      	ldr	r0, [r3, #0]
 80023d0:	683b      	ldr	r3, [r7, #0]
 80023d2:	6859      	ldr	r1, [r3, #4]
 80023d4:	683b      	ldr	r3, [r7, #0]
 80023d6:	68db      	ldr	r3, [r3, #12]
 80023d8:	461a      	mov	r2, r3
 80023da:	f000 fa29 	bl	8002830 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80023de:	687b      	ldr	r3, [r7, #4]
 80023e0:	681b      	ldr	r3, [r3, #0]
 80023e2:	2150      	movs	r1, #80	; 0x50
 80023e4:	4618      	mov	r0, r3
 80023e6:	f000 fa80 	bl	80028ea <TIM_ITRx_SetConfig>
      break;
 80023ea:	e029      	b.n	8002440 <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI2_ConfigInputStage(htim->Instance,
 80023ec:	687b      	ldr	r3, [r7, #4]
 80023ee:	6818      	ldr	r0, [r3, #0]
 80023f0:	683b      	ldr	r3, [r7, #0]
 80023f2:	6859      	ldr	r1, [r3, #4]
 80023f4:	683b      	ldr	r3, [r7, #0]
 80023f6:	68db      	ldr	r3, [r3, #12]
 80023f8:	461a      	mov	r2, r3
 80023fa:	f000 fa47 	bl	800288c <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80023fe:	687b      	ldr	r3, [r7, #4]
 8002400:	681b      	ldr	r3, [r3, #0]
 8002402:	2160      	movs	r1, #96	; 0x60
 8002404:	4618      	mov	r0, r3
 8002406:	f000 fa70 	bl	80028ea <TIM_ITRx_SetConfig>
      break;
 800240a:	e019      	b.n	8002440 <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI1_ConfigInputStage(htim->Instance,
 800240c:	687b      	ldr	r3, [r7, #4]
 800240e:	6818      	ldr	r0, [r3, #0]
 8002410:	683b      	ldr	r3, [r7, #0]
 8002412:	6859      	ldr	r1, [r3, #4]
 8002414:	683b      	ldr	r3, [r7, #0]
 8002416:	68db      	ldr	r3, [r3, #12]
 8002418:	461a      	mov	r2, r3
 800241a:	f000 fa09 	bl	8002830 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 800241e:	687b      	ldr	r3, [r7, #4]
 8002420:	681b      	ldr	r3, [r3, #0]
 8002422:	2140      	movs	r1, #64	; 0x40
 8002424:	4618      	mov	r0, r3
 8002426:	f000 fa60 	bl	80028ea <TIM_ITRx_SetConfig>
      break;
 800242a:	e009      	b.n	8002440 <HAL_TIM_ConfigClockSource+0x154>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800242c:	687b      	ldr	r3, [r7, #4]
 800242e:	681a      	ldr	r2, [r3, #0]
 8002430:	683b      	ldr	r3, [r7, #0]
 8002432:	681b      	ldr	r3, [r3, #0]
 8002434:	4619      	mov	r1, r3
 8002436:	4610      	mov	r0, r2
 8002438:	f000 fa57 	bl	80028ea <TIM_ITRx_SetConfig>
      break;
 800243c:	e000      	b.n	8002440 <HAL_TIM_ConfigClockSource+0x154>
      break;
 800243e:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8002440:	687b      	ldr	r3, [r7, #4]
 8002442:	2201      	movs	r2, #1
 8002444:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8002448:	687b      	ldr	r3, [r7, #4]
 800244a:	2200      	movs	r2, #0
 800244c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8002450:	2300      	movs	r3, #0
}
 8002452:	4618      	mov	r0, r3
 8002454:	3710      	adds	r7, #16
 8002456:	46bd      	mov	sp, r7
 8002458:	bd80      	pop	{r7, pc}
	...

0800245c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 800245c:	b480      	push	{r7}
 800245e:	b085      	sub	sp, #20
 8002460:	af00      	add	r7, sp, #0
 8002462:	6078      	str	r0, [r7, #4]
 8002464:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8002466:	687b      	ldr	r3, [r7, #4]
 8002468:	681b      	ldr	r3, [r3, #0]
 800246a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800246c:	687b      	ldr	r3, [r7, #4]
 800246e:	4a29      	ldr	r2, [pc, #164]	; (8002514 <TIM_Base_SetConfig+0xb8>)
 8002470:	4293      	cmp	r3, r2
 8002472:	d00b      	beq.n	800248c <TIM_Base_SetConfig+0x30>
 8002474:	687b      	ldr	r3, [r7, #4]
 8002476:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800247a:	d007      	beq.n	800248c <TIM_Base_SetConfig+0x30>
 800247c:	687b      	ldr	r3, [r7, #4]
 800247e:	4a26      	ldr	r2, [pc, #152]	; (8002518 <TIM_Base_SetConfig+0xbc>)
 8002480:	4293      	cmp	r3, r2
 8002482:	d003      	beq.n	800248c <TIM_Base_SetConfig+0x30>
 8002484:	687b      	ldr	r3, [r7, #4]
 8002486:	4a25      	ldr	r2, [pc, #148]	; (800251c <TIM_Base_SetConfig+0xc0>)
 8002488:	4293      	cmp	r3, r2
 800248a:	d108      	bne.n	800249e <TIM_Base_SetConfig+0x42>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800248c:	68fb      	ldr	r3, [r7, #12]
 800248e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002492:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8002494:	683b      	ldr	r3, [r7, #0]
 8002496:	685b      	ldr	r3, [r3, #4]
 8002498:	68fa      	ldr	r2, [r7, #12]
 800249a:	4313      	orrs	r3, r2
 800249c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800249e:	687b      	ldr	r3, [r7, #4]
 80024a0:	4a1c      	ldr	r2, [pc, #112]	; (8002514 <TIM_Base_SetConfig+0xb8>)
 80024a2:	4293      	cmp	r3, r2
 80024a4:	d00b      	beq.n	80024be <TIM_Base_SetConfig+0x62>
 80024a6:	687b      	ldr	r3, [r7, #4]
 80024a8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80024ac:	d007      	beq.n	80024be <TIM_Base_SetConfig+0x62>
 80024ae:	687b      	ldr	r3, [r7, #4]
 80024b0:	4a19      	ldr	r2, [pc, #100]	; (8002518 <TIM_Base_SetConfig+0xbc>)
 80024b2:	4293      	cmp	r3, r2
 80024b4:	d003      	beq.n	80024be <TIM_Base_SetConfig+0x62>
 80024b6:	687b      	ldr	r3, [r7, #4]
 80024b8:	4a18      	ldr	r2, [pc, #96]	; (800251c <TIM_Base_SetConfig+0xc0>)
 80024ba:	4293      	cmp	r3, r2
 80024bc:	d108      	bne.n	80024d0 <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80024be:	68fb      	ldr	r3, [r7, #12]
 80024c0:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80024c4:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80024c6:	683b      	ldr	r3, [r7, #0]
 80024c8:	68db      	ldr	r3, [r3, #12]
 80024ca:	68fa      	ldr	r2, [r7, #12]
 80024cc:	4313      	orrs	r3, r2
 80024ce:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80024d0:	68fb      	ldr	r3, [r7, #12]
 80024d2:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 80024d6:	683b      	ldr	r3, [r7, #0]
 80024d8:	695b      	ldr	r3, [r3, #20]
 80024da:	4313      	orrs	r3, r2
 80024dc:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80024de:	687b      	ldr	r3, [r7, #4]
 80024e0:	68fa      	ldr	r2, [r7, #12]
 80024e2:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80024e4:	683b      	ldr	r3, [r7, #0]
 80024e6:	689a      	ldr	r2, [r3, #8]
 80024e8:	687b      	ldr	r3, [r7, #4]
 80024ea:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80024ec:	683b      	ldr	r3, [r7, #0]
 80024ee:	681a      	ldr	r2, [r3, #0]
 80024f0:	687b      	ldr	r3, [r7, #4]
 80024f2:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80024f4:	687b      	ldr	r3, [r7, #4]
 80024f6:	4a07      	ldr	r2, [pc, #28]	; (8002514 <TIM_Base_SetConfig+0xb8>)
 80024f8:	4293      	cmp	r3, r2
 80024fa:	d103      	bne.n	8002504 <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80024fc:	683b      	ldr	r3, [r7, #0]
 80024fe:	691a      	ldr	r2, [r3, #16]
 8002500:	687b      	ldr	r3, [r7, #4]
 8002502:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8002504:	687b      	ldr	r3, [r7, #4]
 8002506:	2201      	movs	r2, #1
 8002508:	615a      	str	r2, [r3, #20]
}
 800250a:	bf00      	nop
 800250c:	3714      	adds	r7, #20
 800250e:	46bd      	mov	sp, r7
 8002510:	bc80      	pop	{r7}
 8002512:	4770      	bx	lr
 8002514:	40012c00 	.word	0x40012c00
 8002518:	40000400 	.word	0x40000400
 800251c:	40000800 	.word	0x40000800

08002520 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8002520:	b480      	push	{r7}
 8002522:	b087      	sub	sp, #28
 8002524:	af00      	add	r7, sp, #0
 8002526:	6078      	str	r0, [r7, #4]
 8002528:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800252a:	687b      	ldr	r3, [r7, #4]
 800252c:	6a1b      	ldr	r3, [r3, #32]
 800252e:	f023 0201 	bic.w	r2, r3, #1
 8002532:	687b      	ldr	r3, [r7, #4]
 8002534:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8002536:	687b      	ldr	r3, [r7, #4]
 8002538:	6a1b      	ldr	r3, [r3, #32]
 800253a:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800253c:	687b      	ldr	r3, [r7, #4]
 800253e:	685b      	ldr	r3, [r3, #4]
 8002540:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8002542:	687b      	ldr	r3, [r7, #4]
 8002544:	699b      	ldr	r3, [r3, #24]
 8002546:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8002548:	68fb      	ldr	r3, [r7, #12]
 800254a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800254e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8002550:	68fb      	ldr	r3, [r7, #12]
 8002552:	f023 0303 	bic.w	r3, r3, #3
 8002556:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8002558:	683b      	ldr	r3, [r7, #0]
 800255a:	681b      	ldr	r3, [r3, #0]
 800255c:	68fa      	ldr	r2, [r7, #12]
 800255e:	4313      	orrs	r3, r2
 8002560:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8002562:	697b      	ldr	r3, [r7, #20]
 8002564:	f023 0302 	bic.w	r3, r3, #2
 8002568:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800256a:	683b      	ldr	r3, [r7, #0]
 800256c:	689b      	ldr	r3, [r3, #8]
 800256e:	697a      	ldr	r2, [r7, #20]
 8002570:	4313      	orrs	r3, r2
 8002572:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8002574:	687b      	ldr	r3, [r7, #4]
 8002576:	4a1c      	ldr	r2, [pc, #112]	; (80025e8 <TIM_OC1_SetConfig+0xc8>)
 8002578:	4293      	cmp	r3, r2
 800257a:	d10c      	bne.n	8002596 <TIM_OC1_SetConfig+0x76>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 800257c:	697b      	ldr	r3, [r7, #20]
 800257e:	f023 0308 	bic.w	r3, r3, #8
 8002582:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8002584:	683b      	ldr	r3, [r7, #0]
 8002586:	68db      	ldr	r3, [r3, #12]
 8002588:	697a      	ldr	r2, [r7, #20]
 800258a:	4313      	orrs	r3, r2
 800258c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800258e:	697b      	ldr	r3, [r7, #20]
 8002590:	f023 0304 	bic.w	r3, r3, #4
 8002594:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8002596:	687b      	ldr	r3, [r7, #4]
 8002598:	4a13      	ldr	r2, [pc, #76]	; (80025e8 <TIM_OC1_SetConfig+0xc8>)
 800259a:	4293      	cmp	r3, r2
 800259c:	d111      	bne.n	80025c2 <TIM_OC1_SetConfig+0xa2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800259e:	693b      	ldr	r3, [r7, #16]
 80025a0:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80025a4:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 80025a6:	693b      	ldr	r3, [r7, #16]
 80025a8:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 80025ac:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 80025ae:	683b      	ldr	r3, [r7, #0]
 80025b0:	695b      	ldr	r3, [r3, #20]
 80025b2:	693a      	ldr	r2, [r7, #16]
 80025b4:	4313      	orrs	r3, r2
 80025b6:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 80025b8:	683b      	ldr	r3, [r7, #0]
 80025ba:	699b      	ldr	r3, [r3, #24]
 80025bc:	693a      	ldr	r2, [r7, #16]
 80025be:	4313      	orrs	r3, r2
 80025c0:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80025c2:	687b      	ldr	r3, [r7, #4]
 80025c4:	693a      	ldr	r2, [r7, #16]
 80025c6:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80025c8:	687b      	ldr	r3, [r7, #4]
 80025ca:	68fa      	ldr	r2, [r7, #12]
 80025cc:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 80025ce:	683b      	ldr	r3, [r7, #0]
 80025d0:	685a      	ldr	r2, [r3, #4]
 80025d2:	687b      	ldr	r3, [r7, #4]
 80025d4:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80025d6:	687b      	ldr	r3, [r7, #4]
 80025d8:	697a      	ldr	r2, [r7, #20]
 80025da:	621a      	str	r2, [r3, #32]
}
 80025dc:	bf00      	nop
 80025de:	371c      	adds	r7, #28
 80025e0:	46bd      	mov	sp, r7
 80025e2:	bc80      	pop	{r7}
 80025e4:	4770      	bx	lr
 80025e6:	bf00      	nop
 80025e8:	40012c00 	.word	0x40012c00

080025ec <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80025ec:	b480      	push	{r7}
 80025ee:	b087      	sub	sp, #28
 80025f0:	af00      	add	r7, sp, #0
 80025f2:	6078      	str	r0, [r7, #4]
 80025f4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80025f6:	687b      	ldr	r3, [r7, #4]
 80025f8:	6a1b      	ldr	r3, [r3, #32]
 80025fa:	f023 0210 	bic.w	r2, r3, #16
 80025fe:	687b      	ldr	r3, [r7, #4]
 8002600:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8002602:	687b      	ldr	r3, [r7, #4]
 8002604:	6a1b      	ldr	r3, [r3, #32]
 8002606:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8002608:	687b      	ldr	r3, [r7, #4]
 800260a:	685b      	ldr	r3, [r3, #4]
 800260c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800260e:	687b      	ldr	r3, [r7, #4]
 8002610:	699b      	ldr	r3, [r3, #24]
 8002612:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8002614:	68fb      	ldr	r3, [r7, #12]
 8002616:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800261a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 800261c:	68fb      	ldr	r3, [r7, #12]
 800261e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002622:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8002624:	683b      	ldr	r3, [r7, #0]
 8002626:	681b      	ldr	r3, [r3, #0]
 8002628:	021b      	lsls	r3, r3, #8
 800262a:	68fa      	ldr	r2, [r7, #12]
 800262c:	4313      	orrs	r3, r2
 800262e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8002630:	697b      	ldr	r3, [r7, #20]
 8002632:	f023 0320 	bic.w	r3, r3, #32
 8002636:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8002638:	683b      	ldr	r3, [r7, #0]
 800263a:	689b      	ldr	r3, [r3, #8]
 800263c:	011b      	lsls	r3, r3, #4
 800263e:	697a      	ldr	r2, [r7, #20]
 8002640:	4313      	orrs	r3, r2
 8002642:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8002644:	687b      	ldr	r3, [r7, #4]
 8002646:	4a1d      	ldr	r2, [pc, #116]	; (80026bc <TIM_OC2_SetConfig+0xd0>)
 8002648:	4293      	cmp	r3, r2
 800264a:	d10d      	bne.n	8002668 <TIM_OC2_SetConfig+0x7c>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 800264c:	697b      	ldr	r3, [r7, #20]
 800264e:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8002652:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8002654:	683b      	ldr	r3, [r7, #0]
 8002656:	68db      	ldr	r3, [r3, #12]
 8002658:	011b      	lsls	r3, r3, #4
 800265a:	697a      	ldr	r2, [r7, #20]
 800265c:	4313      	orrs	r3, r2
 800265e:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8002660:	697b      	ldr	r3, [r7, #20]
 8002662:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8002666:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8002668:	687b      	ldr	r3, [r7, #4]
 800266a:	4a14      	ldr	r2, [pc, #80]	; (80026bc <TIM_OC2_SetConfig+0xd0>)
 800266c:	4293      	cmp	r3, r2
 800266e:	d113      	bne.n	8002698 <TIM_OC2_SetConfig+0xac>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8002670:	693b      	ldr	r3, [r7, #16]
 8002672:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8002676:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8002678:	693b      	ldr	r3, [r7, #16]
 800267a:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800267e:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8002680:	683b      	ldr	r3, [r7, #0]
 8002682:	695b      	ldr	r3, [r3, #20]
 8002684:	009b      	lsls	r3, r3, #2
 8002686:	693a      	ldr	r2, [r7, #16]
 8002688:	4313      	orrs	r3, r2
 800268a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 800268c:	683b      	ldr	r3, [r7, #0]
 800268e:	699b      	ldr	r3, [r3, #24]
 8002690:	009b      	lsls	r3, r3, #2
 8002692:	693a      	ldr	r2, [r7, #16]
 8002694:	4313      	orrs	r3, r2
 8002696:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8002698:	687b      	ldr	r3, [r7, #4]
 800269a:	693a      	ldr	r2, [r7, #16]
 800269c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800269e:	687b      	ldr	r3, [r7, #4]
 80026a0:	68fa      	ldr	r2, [r7, #12]
 80026a2:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 80026a4:	683b      	ldr	r3, [r7, #0]
 80026a6:	685a      	ldr	r2, [r3, #4]
 80026a8:	687b      	ldr	r3, [r7, #4]
 80026aa:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80026ac:	687b      	ldr	r3, [r7, #4]
 80026ae:	697a      	ldr	r2, [r7, #20]
 80026b0:	621a      	str	r2, [r3, #32]
}
 80026b2:	bf00      	nop
 80026b4:	371c      	adds	r7, #28
 80026b6:	46bd      	mov	sp, r7
 80026b8:	bc80      	pop	{r7}
 80026ba:	4770      	bx	lr
 80026bc:	40012c00 	.word	0x40012c00

080026c0 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80026c0:	b480      	push	{r7}
 80026c2:	b087      	sub	sp, #28
 80026c4:	af00      	add	r7, sp, #0
 80026c6:	6078      	str	r0, [r7, #4]
 80026c8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80026ca:	687b      	ldr	r3, [r7, #4]
 80026cc:	6a1b      	ldr	r3, [r3, #32]
 80026ce:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80026d2:	687b      	ldr	r3, [r7, #4]
 80026d4:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80026d6:	687b      	ldr	r3, [r7, #4]
 80026d8:	6a1b      	ldr	r3, [r3, #32]
 80026da:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80026dc:	687b      	ldr	r3, [r7, #4]
 80026de:	685b      	ldr	r3, [r3, #4]
 80026e0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80026e2:	687b      	ldr	r3, [r7, #4]
 80026e4:	69db      	ldr	r3, [r3, #28]
 80026e6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 80026e8:	68fb      	ldr	r3, [r7, #12]
 80026ea:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80026ee:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 80026f0:	68fb      	ldr	r3, [r7, #12]
 80026f2:	f023 0303 	bic.w	r3, r3, #3
 80026f6:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80026f8:	683b      	ldr	r3, [r7, #0]
 80026fa:	681b      	ldr	r3, [r3, #0]
 80026fc:	68fa      	ldr	r2, [r7, #12]
 80026fe:	4313      	orrs	r3, r2
 8002700:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8002702:	697b      	ldr	r3, [r7, #20]
 8002704:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8002708:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800270a:	683b      	ldr	r3, [r7, #0]
 800270c:	689b      	ldr	r3, [r3, #8]
 800270e:	021b      	lsls	r3, r3, #8
 8002710:	697a      	ldr	r2, [r7, #20]
 8002712:	4313      	orrs	r3, r2
 8002714:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8002716:	687b      	ldr	r3, [r7, #4]
 8002718:	4a1d      	ldr	r2, [pc, #116]	; (8002790 <TIM_OC3_SetConfig+0xd0>)
 800271a:	4293      	cmp	r3, r2
 800271c:	d10d      	bne.n	800273a <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800271e:	697b      	ldr	r3, [r7, #20]
 8002720:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8002724:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8002726:	683b      	ldr	r3, [r7, #0]
 8002728:	68db      	ldr	r3, [r3, #12]
 800272a:	021b      	lsls	r3, r3, #8
 800272c:	697a      	ldr	r2, [r7, #20]
 800272e:	4313      	orrs	r3, r2
 8002730:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8002732:	697b      	ldr	r3, [r7, #20]
 8002734:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8002738:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800273a:	687b      	ldr	r3, [r7, #4]
 800273c:	4a14      	ldr	r2, [pc, #80]	; (8002790 <TIM_OC3_SetConfig+0xd0>)
 800273e:	4293      	cmp	r3, r2
 8002740:	d113      	bne.n	800276a <TIM_OC3_SetConfig+0xaa>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8002742:	693b      	ldr	r3, [r7, #16]
 8002744:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8002748:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800274a:	693b      	ldr	r3, [r7, #16]
 800274c:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8002750:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8002752:	683b      	ldr	r3, [r7, #0]
 8002754:	695b      	ldr	r3, [r3, #20]
 8002756:	011b      	lsls	r3, r3, #4
 8002758:	693a      	ldr	r2, [r7, #16]
 800275a:	4313      	orrs	r3, r2
 800275c:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800275e:	683b      	ldr	r3, [r7, #0]
 8002760:	699b      	ldr	r3, [r3, #24]
 8002762:	011b      	lsls	r3, r3, #4
 8002764:	693a      	ldr	r2, [r7, #16]
 8002766:	4313      	orrs	r3, r2
 8002768:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800276a:	687b      	ldr	r3, [r7, #4]
 800276c:	693a      	ldr	r2, [r7, #16]
 800276e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8002770:	687b      	ldr	r3, [r7, #4]
 8002772:	68fa      	ldr	r2, [r7, #12]
 8002774:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8002776:	683b      	ldr	r3, [r7, #0]
 8002778:	685a      	ldr	r2, [r3, #4]
 800277a:	687b      	ldr	r3, [r7, #4]
 800277c:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800277e:	687b      	ldr	r3, [r7, #4]
 8002780:	697a      	ldr	r2, [r7, #20]
 8002782:	621a      	str	r2, [r3, #32]
}
 8002784:	bf00      	nop
 8002786:	371c      	adds	r7, #28
 8002788:	46bd      	mov	sp, r7
 800278a:	bc80      	pop	{r7}
 800278c:	4770      	bx	lr
 800278e:	bf00      	nop
 8002790:	40012c00 	.word	0x40012c00

08002794 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8002794:	b480      	push	{r7}
 8002796:	b087      	sub	sp, #28
 8002798:	af00      	add	r7, sp, #0
 800279a:	6078      	str	r0, [r7, #4]
 800279c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800279e:	687b      	ldr	r3, [r7, #4]
 80027a0:	6a1b      	ldr	r3, [r3, #32]
 80027a2:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 80027a6:	687b      	ldr	r3, [r7, #4]
 80027a8:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80027aa:	687b      	ldr	r3, [r7, #4]
 80027ac:	6a1b      	ldr	r3, [r3, #32]
 80027ae:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80027b0:	687b      	ldr	r3, [r7, #4]
 80027b2:	685b      	ldr	r3, [r3, #4]
 80027b4:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80027b6:	687b      	ldr	r3, [r7, #4]
 80027b8:	69db      	ldr	r3, [r3, #28]
 80027ba:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 80027bc:	68fb      	ldr	r3, [r7, #12]
 80027be:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80027c2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 80027c4:	68fb      	ldr	r3, [r7, #12]
 80027c6:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80027ca:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80027cc:	683b      	ldr	r3, [r7, #0]
 80027ce:	681b      	ldr	r3, [r3, #0]
 80027d0:	021b      	lsls	r3, r3, #8
 80027d2:	68fa      	ldr	r2, [r7, #12]
 80027d4:	4313      	orrs	r3, r2
 80027d6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 80027d8:	693b      	ldr	r3, [r7, #16]
 80027da:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80027de:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 80027e0:	683b      	ldr	r3, [r7, #0]
 80027e2:	689b      	ldr	r3, [r3, #8]
 80027e4:	031b      	lsls	r3, r3, #12
 80027e6:	693a      	ldr	r2, [r7, #16]
 80027e8:	4313      	orrs	r3, r2
 80027ea:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80027ec:	687b      	ldr	r3, [r7, #4]
 80027ee:	4a0f      	ldr	r2, [pc, #60]	; (800282c <TIM_OC4_SetConfig+0x98>)
 80027f0:	4293      	cmp	r3, r2
 80027f2:	d109      	bne.n	8002808 <TIM_OC4_SetConfig+0x74>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 80027f4:	697b      	ldr	r3, [r7, #20]
 80027f6:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80027fa:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 80027fc:	683b      	ldr	r3, [r7, #0]
 80027fe:	695b      	ldr	r3, [r3, #20]
 8002800:	019b      	lsls	r3, r3, #6
 8002802:	697a      	ldr	r2, [r7, #20]
 8002804:	4313      	orrs	r3, r2
 8002806:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8002808:	687b      	ldr	r3, [r7, #4]
 800280a:	697a      	ldr	r2, [r7, #20]
 800280c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800280e:	687b      	ldr	r3, [r7, #4]
 8002810:	68fa      	ldr	r2, [r7, #12]
 8002812:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8002814:	683b      	ldr	r3, [r7, #0]
 8002816:	685a      	ldr	r2, [r3, #4]
 8002818:	687b      	ldr	r3, [r7, #4]
 800281a:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800281c:	687b      	ldr	r3, [r7, #4]
 800281e:	693a      	ldr	r2, [r7, #16]
 8002820:	621a      	str	r2, [r3, #32]
}
 8002822:	bf00      	nop
 8002824:	371c      	adds	r7, #28
 8002826:	46bd      	mov	sp, r7
 8002828:	bc80      	pop	{r7}
 800282a:	4770      	bx	lr
 800282c:	40012c00 	.word	0x40012c00

08002830 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8002830:	b480      	push	{r7}
 8002832:	b087      	sub	sp, #28
 8002834:	af00      	add	r7, sp, #0
 8002836:	60f8      	str	r0, [r7, #12]
 8002838:	60b9      	str	r1, [r7, #8]
 800283a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800283c:	68fb      	ldr	r3, [r7, #12]
 800283e:	6a1b      	ldr	r3, [r3, #32]
 8002840:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8002842:	68fb      	ldr	r3, [r7, #12]
 8002844:	6a1b      	ldr	r3, [r3, #32]
 8002846:	f023 0201 	bic.w	r2, r3, #1
 800284a:	68fb      	ldr	r3, [r7, #12]
 800284c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800284e:	68fb      	ldr	r3, [r7, #12]
 8002850:	699b      	ldr	r3, [r3, #24]
 8002852:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8002854:	693b      	ldr	r3, [r7, #16]
 8002856:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800285a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800285c:	687b      	ldr	r3, [r7, #4]
 800285e:	011b      	lsls	r3, r3, #4
 8002860:	693a      	ldr	r2, [r7, #16]
 8002862:	4313      	orrs	r3, r2
 8002864:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8002866:	697b      	ldr	r3, [r7, #20]
 8002868:	f023 030a 	bic.w	r3, r3, #10
 800286c:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800286e:	697a      	ldr	r2, [r7, #20]
 8002870:	68bb      	ldr	r3, [r7, #8]
 8002872:	4313      	orrs	r3, r2
 8002874:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8002876:	68fb      	ldr	r3, [r7, #12]
 8002878:	693a      	ldr	r2, [r7, #16]
 800287a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800287c:	68fb      	ldr	r3, [r7, #12]
 800287e:	697a      	ldr	r2, [r7, #20]
 8002880:	621a      	str	r2, [r3, #32]
}
 8002882:	bf00      	nop
 8002884:	371c      	adds	r7, #28
 8002886:	46bd      	mov	sp, r7
 8002888:	bc80      	pop	{r7}
 800288a:	4770      	bx	lr

0800288c <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800288c:	b480      	push	{r7}
 800288e:	b087      	sub	sp, #28
 8002890:	af00      	add	r7, sp, #0
 8002892:	60f8      	str	r0, [r7, #12]
 8002894:	60b9      	str	r1, [r7, #8]
 8002896:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8002898:	68fb      	ldr	r3, [r7, #12]
 800289a:	6a1b      	ldr	r3, [r3, #32]
 800289c:	f023 0210 	bic.w	r2, r3, #16
 80028a0:	68fb      	ldr	r3, [r7, #12]
 80028a2:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80028a4:	68fb      	ldr	r3, [r7, #12]
 80028a6:	699b      	ldr	r3, [r3, #24]
 80028a8:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 80028aa:	68fb      	ldr	r3, [r7, #12]
 80028ac:	6a1b      	ldr	r3, [r3, #32]
 80028ae:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80028b0:	697b      	ldr	r3, [r7, #20]
 80028b2:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 80028b6:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80028b8:	687b      	ldr	r3, [r7, #4]
 80028ba:	031b      	lsls	r3, r3, #12
 80028bc:	697a      	ldr	r2, [r7, #20]
 80028be:	4313      	orrs	r3, r2
 80028c0:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80028c2:	693b      	ldr	r3, [r7, #16]
 80028c4:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 80028c8:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 80028ca:	68bb      	ldr	r3, [r7, #8]
 80028cc:	011b      	lsls	r3, r3, #4
 80028ce:	693a      	ldr	r2, [r7, #16]
 80028d0:	4313      	orrs	r3, r2
 80028d2:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80028d4:	68fb      	ldr	r3, [r7, #12]
 80028d6:	697a      	ldr	r2, [r7, #20]
 80028d8:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80028da:	68fb      	ldr	r3, [r7, #12]
 80028dc:	693a      	ldr	r2, [r7, #16]
 80028de:	621a      	str	r2, [r3, #32]
}
 80028e0:	bf00      	nop
 80028e2:	371c      	adds	r7, #28
 80028e4:	46bd      	mov	sp, r7
 80028e6:	bc80      	pop	{r7}
 80028e8:	4770      	bx	lr

080028ea <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 80028ea:	b480      	push	{r7}
 80028ec:	b085      	sub	sp, #20
 80028ee:	af00      	add	r7, sp, #0
 80028f0:	6078      	str	r0, [r7, #4]
 80028f2:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80028f4:	687b      	ldr	r3, [r7, #4]
 80028f6:	689b      	ldr	r3, [r3, #8]
 80028f8:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80028fa:	68fb      	ldr	r3, [r7, #12]
 80028fc:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002900:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8002902:	683a      	ldr	r2, [r7, #0]
 8002904:	68fb      	ldr	r3, [r7, #12]
 8002906:	4313      	orrs	r3, r2
 8002908:	f043 0307 	orr.w	r3, r3, #7
 800290c:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800290e:	687b      	ldr	r3, [r7, #4]
 8002910:	68fa      	ldr	r2, [r7, #12]
 8002912:	609a      	str	r2, [r3, #8]
}
 8002914:	bf00      	nop
 8002916:	3714      	adds	r7, #20
 8002918:	46bd      	mov	sp, r7
 800291a:	bc80      	pop	{r7}
 800291c:	4770      	bx	lr

0800291e <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800291e:	b480      	push	{r7}
 8002920:	b087      	sub	sp, #28
 8002922:	af00      	add	r7, sp, #0
 8002924:	60f8      	str	r0, [r7, #12]
 8002926:	60b9      	str	r1, [r7, #8]
 8002928:	607a      	str	r2, [r7, #4]
 800292a:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800292c:	68fb      	ldr	r3, [r7, #12]
 800292e:	689b      	ldr	r3, [r3, #8]
 8002930:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8002932:	697b      	ldr	r3, [r7, #20]
 8002934:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8002938:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800293a:	683b      	ldr	r3, [r7, #0]
 800293c:	021a      	lsls	r2, r3, #8
 800293e:	687b      	ldr	r3, [r7, #4]
 8002940:	431a      	orrs	r2, r3
 8002942:	68bb      	ldr	r3, [r7, #8]
 8002944:	4313      	orrs	r3, r2
 8002946:	697a      	ldr	r2, [r7, #20]
 8002948:	4313      	orrs	r3, r2
 800294a:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800294c:	68fb      	ldr	r3, [r7, #12]
 800294e:	697a      	ldr	r2, [r7, #20]
 8002950:	609a      	str	r2, [r3, #8]
}
 8002952:	bf00      	nop
 8002954:	371c      	adds	r7, #28
 8002956:	46bd      	mov	sp, r7
 8002958:	bc80      	pop	{r7}
 800295a:	4770      	bx	lr

0800295c <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 800295c:	b480      	push	{r7}
 800295e:	b087      	sub	sp, #28
 8002960:	af00      	add	r7, sp, #0
 8002962:	60f8      	str	r0, [r7, #12]
 8002964:	60b9      	str	r1, [r7, #8]
 8002966:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8002968:	68bb      	ldr	r3, [r7, #8]
 800296a:	f003 031f 	and.w	r3, r3, #31
 800296e:	2201      	movs	r2, #1
 8002970:	fa02 f303 	lsl.w	r3, r2, r3
 8002974:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8002976:	68fb      	ldr	r3, [r7, #12]
 8002978:	6a1a      	ldr	r2, [r3, #32]
 800297a:	697b      	ldr	r3, [r7, #20]
 800297c:	43db      	mvns	r3, r3
 800297e:	401a      	ands	r2, r3
 8002980:	68fb      	ldr	r3, [r7, #12]
 8002982:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8002984:	68fb      	ldr	r3, [r7, #12]
 8002986:	6a1a      	ldr	r2, [r3, #32]
 8002988:	68bb      	ldr	r3, [r7, #8]
 800298a:	f003 031f 	and.w	r3, r3, #31
 800298e:	6879      	ldr	r1, [r7, #4]
 8002990:	fa01 f303 	lsl.w	r3, r1, r3
 8002994:	431a      	orrs	r2, r3
 8002996:	68fb      	ldr	r3, [r7, #12]
 8002998:	621a      	str	r2, [r3, #32]
}
 800299a:	bf00      	nop
 800299c:	371c      	adds	r7, #28
 800299e:	46bd      	mov	sp, r7
 80029a0:	bc80      	pop	{r7}
 80029a2:	4770      	bx	lr

080029a4 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 80029a4:	b480      	push	{r7}
 80029a6:	b085      	sub	sp, #20
 80029a8:	af00      	add	r7, sp, #0
 80029aa:	6078      	str	r0, [r7, #4]
 80029ac:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_SYNCHRO_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80029ae:	687b      	ldr	r3, [r7, #4]
 80029b0:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80029b4:	2b01      	cmp	r3, #1
 80029b6:	d101      	bne.n	80029bc <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80029b8:	2302      	movs	r3, #2
 80029ba:	e032      	b.n	8002a22 <HAL_TIMEx_MasterConfigSynchronization+0x7e>
 80029bc:	687b      	ldr	r3, [r7, #4]
 80029be:	2201      	movs	r2, #1
 80029c0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80029c4:	687b      	ldr	r3, [r7, #4]
 80029c6:	2202      	movs	r2, #2
 80029c8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80029cc:	687b      	ldr	r3, [r7, #4]
 80029ce:	681b      	ldr	r3, [r3, #0]
 80029d0:	685b      	ldr	r3, [r3, #4]
 80029d2:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80029d4:	687b      	ldr	r3, [r7, #4]
 80029d6:	681b      	ldr	r3, [r3, #0]
 80029d8:	689b      	ldr	r3, [r3, #8]
 80029da:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80029dc:	68fb      	ldr	r3, [r7, #12]
 80029de:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80029e2:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80029e4:	683b      	ldr	r3, [r7, #0]
 80029e6:	681b      	ldr	r3, [r3, #0]
 80029e8:	68fa      	ldr	r2, [r7, #12]
 80029ea:	4313      	orrs	r3, r2
 80029ec:	60fb      	str	r3, [r7, #12]

  /* Reset the MSM Bit */
  tmpsmcr &= ~TIM_SMCR_MSM;
 80029ee:	68bb      	ldr	r3, [r7, #8]
 80029f0:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80029f4:	60bb      	str	r3, [r7, #8]
  /* Set master mode */
  tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80029f6:	683b      	ldr	r3, [r7, #0]
 80029f8:	685b      	ldr	r3, [r3, #4]
 80029fa:	68ba      	ldr	r2, [r7, #8]
 80029fc:	4313      	orrs	r3, r2
 80029fe:	60bb      	str	r3, [r7, #8]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8002a00:	687b      	ldr	r3, [r7, #4]
 8002a02:	681b      	ldr	r3, [r3, #0]
 8002a04:	68fa      	ldr	r2, [r7, #12]
 8002a06:	605a      	str	r2, [r3, #4]

  /* Update TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 8002a08:	687b      	ldr	r3, [r7, #4]
 8002a0a:	681b      	ldr	r3, [r3, #0]
 8002a0c:	68ba      	ldr	r2, [r7, #8]
 8002a0e:	609a      	str	r2, [r3, #8]

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8002a10:	687b      	ldr	r3, [r7, #4]
 8002a12:	2201      	movs	r2, #1
 8002a14:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8002a18:	687b      	ldr	r3, [r7, #4]
 8002a1a:	2200      	movs	r2, #0
 8002a1c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8002a20:	2300      	movs	r3, #0
}
 8002a22:	4618      	mov	r0, r3
 8002a24:	3714      	adds	r7, #20
 8002a26:	46bd      	mov	sp, r7
 8002a28:	bc80      	pop	{r7}
 8002a2a:	4770      	bx	lr

08002a2c <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 8002a2c:	b480      	push	{r7}
 8002a2e:	b085      	sub	sp, #20
 8002a30:	af00      	add	r7, sp, #0
 8002a32:	6078      	str	r0, [r7, #4]
 8002a34:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 8002a36:	2300      	movs	r3, #0
 8002a38:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 8002a3a:	687b      	ldr	r3, [r7, #4]
 8002a3c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002a40:	2b01      	cmp	r3, #1
 8002a42:	d101      	bne.n	8002a48 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 8002a44:	2302      	movs	r3, #2
 8002a46:	e03d      	b.n	8002ac4 <HAL_TIMEx_ConfigBreakDeadTime+0x98>
 8002a48:	687b      	ldr	r3, [r7, #4]
 8002a4a:	2201      	movs	r2, #1
 8002a4c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 8002a50:	68fb      	ldr	r3, [r7, #12]
 8002a52:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
 8002a56:	683b      	ldr	r3, [r7, #0]
 8002a58:	68db      	ldr	r3, [r3, #12]
 8002a5a:	4313      	orrs	r3, r2
 8002a5c:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 8002a5e:	68fb      	ldr	r3, [r7, #12]
 8002a60:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8002a64:	683b      	ldr	r3, [r7, #0]
 8002a66:	689b      	ldr	r3, [r3, #8]
 8002a68:	4313      	orrs	r3, r2
 8002a6a:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8002a6c:	68fb      	ldr	r3, [r7, #12]
 8002a6e:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 8002a72:	683b      	ldr	r3, [r7, #0]
 8002a74:	685b      	ldr	r3, [r3, #4]
 8002a76:	4313      	orrs	r3, r2
 8002a78:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 8002a7a:	68fb      	ldr	r3, [r7, #12]
 8002a7c:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 8002a80:	683b      	ldr	r3, [r7, #0]
 8002a82:	681b      	ldr	r3, [r3, #0]
 8002a84:	4313      	orrs	r3, r2
 8002a86:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8002a88:	68fb      	ldr	r3, [r7, #12]
 8002a8a:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8002a8e:	683b      	ldr	r3, [r7, #0]
 8002a90:	691b      	ldr	r3, [r3, #16]
 8002a92:	4313      	orrs	r3, r2
 8002a94:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 8002a96:	68fb      	ldr	r3, [r7, #12]
 8002a98:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 8002a9c:	683b      	ldr	r3, [r7, #0]
 8002a9e:	695b      	ldr	r3, [r3, #20]
 8002aa0:	4313      	orrs	r3, r2
 8002aa2:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8002aa4:	68fb      	ldr	r3, [r7, #12]
 8002aa6:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 8002aaa:	683b      	ldr	r3, [r7, #0]
 8002aac:	69db      	ldr	r3, [r3, #28]
 8002aae:	4313      	orrs	r3, r2
 8002ab0:	60fb      	str	r3, [r7, #12]


  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 8002ab2:	687b      	ldr	r3, [r7, #4]
 8002ab4:	681b      	ldr	r3, [r3, #0]
 8002ab6:	68fa      	ldr	r2, [r7, #12]
 8002ab8:	645a      	str	r2, [r3, #68]	; 0x44

  __HAL_UNLOCK(htim);
 8002aba:	687b      	ldr	r3, [r7, #4]
 8002abc:	2200      	movs	r2, #0
 8002abe:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8002ac2:	2300      	movs	r3, #0
}
 8002ac4:	4618      	mov	r0, r3
 8002ac6:	3714      	adds	r7, #20
 8002ac8:	46bd      	mov	sp, r7
 8002aca:	bc80      	pop	{r7}
 8002acc:	4770      	bx	lr

08002ace <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8002ace:	b580      	push	{r7, lr}
 8002ad0:	b082      	sub	sp, #8
 8002ad2:	af00      	add	r7, sp, #0
 8002ad4:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8002ad6:	687b      	ldr	r3, [r7, #4]
 8002ad8:	2b00      	cmp	r3, #0
 8002ada:	d101      	bne.n	8002ae0 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8002adc:	2301      	movs	r3, #1
 8002ade:	e03f      	b.n	8002b60 <HAL_UART_Init+0x92>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 8002ae0:	687b      	ldr	r3, [r7, #4]
 8002ae2:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8002ae6:	b2db      	uxtb	r3, r3
 8002ae8:	2b00      	cmp	r3, #0
 8002aea:	d106      	bne.n	8002afa <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8002aec:	687b      	ldr	r3, [r7, #4]
 8002aee:	2200      	movs	r2, #0
 8002af0:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8002af4:	6878      	ldr	r0, [r7, #4]
 8002af6:	f003 fb3f 	bl	8006178 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8002afa:	687b      	ldr	r3, [r7, #4]
 8002afc:	2224      	movs	r2, #36	; 0x24
 8002afe:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8002b02:	687b      	ldr	r3, [r7, #4]
 8002b04:	681b      	ldr	r3, [r3, #0]
 8002b06:	68da      	ldr	r2, [r3, #12]
 8002b08:	687b      	ldr	r3, [r7, #4]
 8002b0a:	681b      	ldr	r3, [r3, #0]
 8002b0c:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8002b10:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8002b12:	6878      	ldr	r0, [r7, #4]
 8002b14:	f000 faaa 	bl	800306c <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8002b18:	687b      	ldr	r3, [r7, #4]
 8002b1a:	681b      	ldr	r3, [r3, #0]
 8002b1c:	691a      	ldr	r2, [r3, #16]
 8002b1e:	687b      	ldr	r3, [r7, #4]
 8002b20:	681b      	ldr	r3, [r3, #0]
 8002b22:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8002b26:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8002b28:	687b      	ldr	r3, [r7, #4]
 8002b2a:	681b      	ldr	r3, [r3, #0]
 8002b2c:	695a      	ldr	r2, [r3, #20]
 8002b2e:	687b      	ldr	r3, [r7, #4]
 8002b30:	681b      	ldr	r3, [r3, #0]
 8002b32:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8002b36:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8002b38:	687b      	ldr	r3, [r7, #4]
 8002b3a:	681b      	ldr	r3, [r3, #0]
 8002b3c:	68da      	ldr	r2, [r3, #12]
 8002b3e:	687b      	ldr	r3, [r7, #4]
 8002b40:	681b      	ldr	r3, [r3, #0]
 8002b42:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8002b46:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002b48:	687b      	ldr	r3, [r7, #4]
 8002b4a:	2200      	movs	r2, #0
 8002b4c:	63da      	str	r2, [r3, #60]	; 0x3c
  huart->gState = HAL_UART_STATE_READY;
 8002b4e:	687b      	ldr	r3, [r7, #4]
 8002b50:	2220      	movs	r2, #32
 8002b52:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  huart->RxState = HAL_UART_STATE_READY;
 8002b56:	687b      	ldr	r3, [r7, #4]
 8002b58:	2220      	movs	r2, #32
 8002b5a:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

  return HAL_OK;
 8002b5e:	2300      	movs	r3, #0
}
 8002b60:	4618      	mov	r0, r3
 8002b62:	3708      	adds	r7, #8
 8002b64:	46bd      	mov	sp, r7
 8002b66:	bd80      	pop	{r7, pc}

08002b68 <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8002b68:	b480      	push	{r7}
 8002b6a:	b085      	sub	sp, #20
 8002b6c:	af00      	add	r7, sp, #0
 8002b6e:	60f8      	str	r0, [r7, #12]
 8002b70:	60b9      	str	r1, [r7, #8]
 8002b72:	4613      	mov	r3, r2
 8002b74:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8002b76:	68fb      	ldr	r3, [r7, #12]
 8002b78:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 8002b7c:	b2db      	uxtb	r3, r3
 8002b7e:	2b20      	cmp	r3, #32
 8002b80:	d140      	bne.n	8002c04 <HAL_UART_Receive_IT+0x9c>
  {
    if ((pData == NULL) || (Size == 0U))
 8002b82:	68bb      	ldr	r3, [r7, #8]
 8002b84:	2b00      	cmp	r3, #0
 8002b86:	d002      	beq.n	8002b8e <HAL_UART_Receive_IT+0x26>
 8002b88:	88fb      	ldrh	r3, [r7, #6]
 8002b8a:	2b00      	cmp	r3, #0
 8002b8c:	d101      	bne.n	8002b92 <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 8002b8e:	2301      	movs	r3, #1
 8002b90:	e039      	b.n	8002c06 <HAL_UART_Receive_IT+0x9e>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8002b92:	68fb      	ldr	r3, [r7, #12]
 8002b94:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8002b98:	2b01      	cmp	r3, #1
 8002b9a:	d101      	bne.n	8002ba0 <HAL_UART_Receive_IT+0x38>
 8002b9c:	2302      	movs	r3, #2
 8002b9e:	e032      	b.n	8002c06 <HAL_UART_Receive_IT+0x9e>
 8002ba0:	68fb      	ldr	r3, [r7, #12]
 8002ba2:	2201      	movs	r2, #1
 8002ba4:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    huart->pRxBuffPtr = pData;
 8002ba8:	68fb      	ldr	r3, [r7, #12]
 8002baa:	68ba      	ldr	r2, [r7, #8]
 8002bac:	629a      	str	r2, [r3, #40]	; 0x28
    huart->RxXferSize = Size;
 8002bae:	68fb      	ldr	r3, [r7, #12]
 8002bb0:	88fa      	ldrh	r2, [r7, #6]
 8002bb2:	859a      	strh	r2, [r3, #44]	; 0x2c
    huart->RxXferCount = Size;
 8002bb4:	68fb      	ldr	r3, [r7, #12]
 8002bb6:	88fa      	ldrh	r2, [r7, #6]
 8002bb8:	85da      	strh	r2, [r3, #46]	; 0x2e

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002bba:	68fb      	ldr	r3, [r7, #12]
 8002bbc:	2200      	movs	r2, #0
 8002bbe:	63da      	str	r2, [r3, #60]	; 0x3c
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8002bc0:	68fb      	ldr	r3, [r7, #12]
 8002bc2:	2222      	movs	r2, #34	; 0x22
 8002bc4:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8002bc8:	68fb      	ldr	r3, [r7, #12]
 8002bca:	2200      	movs	r2, #0
 8002bcc:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 8002bd0:	68fb      	ldr	r3, [r7, #12]
 8002bd2:	681b      	ldr	r3, [r3, #0]
 8002bd4:	68da      	ldr	r2, [r3, #12]
 8002bd6:	68fb      	ldr	r3, [r7, #12]
 8002bd8:	681b      	ldr	r3, [r3, #0]
 8002bda:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8002bde:	60da      	str	r2, [r3, #12]

    /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
    __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 8002be0:	68fb      	ldr	r3, [r7, #12]
 8002be2:	681b      	ldr	r3, [r3, #0]
 8002be4:	695a      	ldr	r2, [r3, #20]
 8002be6:	68fb      	ldr	r3, [r7, #12]
 8002be8:	681b      	ldr	r3, [r3, #0]
 8002bea:	f042 0201 	orr.w	r2, r2, #1
 8002bee:	615a      	str	r2, [r3, #20]

    /* Enable the UART Data Register not empty Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 8002bf0:	68fb      	ldr	r3, [r7, #12]
 8002bf2:	681b      	ldr	r3, [r3, #0]
 8002bf4:	68da      	ldr	r2, [r3, #12]
 8002bf6:	68fb      	ldr	r3, [r7, #12]
 8002bf8:	681b      	ldr	r3, [r3, #0]
 8002bfa:	f042 0220 	orr.w	r2, r2, #32
 8002bfe:	60da      	str	r2, [r3, #12]

    return HAL_OK;
 8002c00:	2300      	movs	r3, #0
 8002c02:	e000      	b.n	8002c06 <HAL_UART_Receive_IT+0x9e>
  }
  else
  {
    return HAL_BUSY;
 8002c04:	2302      	movs	r3, #2
  }
}
 8002c06:	4618      	mov	r0, r3
 8002c08:	3714      	adds	r7, #20
 8002c0a:	46bd      	mov	sp, r7
 8002c0c:	bc80      	pop	{r7}
 8002c0e:	4770      	bx	lr

08002c10 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8002c10:	b580      	push	{r7, lr}
 8002c12:	b088      	sub	sp, #32
 8002c14:	af00      	add	r7, sp, #0
 8002c16:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8002c18:	687b      	ldr	r3, [r7, #4]
 8002c1a:	681b      	ldr	r3, [r3, #0]
 8002c1c:	681b      	ldr	r3, [r3, #0]
 8002c1e:	61fb      	str	r3, [r7, #28]
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8002c20:	687b      	ldr	r3, [r7, #4]
 8002c22:	681b      	ldr	r3, [r3, #0]
 8002c24:	68db      	ldr	r3, [r3, #12]
 8002c26:	61bb      	str	r3, [r7, #24]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8002c28:	687b      	ldr	r3, [r7, #4]
 8002c2a:	681b      	ldr	r3, [r3, #0]
 8002c2c:	695b      	ldr	r3, [r3, #20]
 8002c2e:	617b      	str	r3, [r7, #20]
  uint32_t errorflags = 0x00U;
 8002c30:	2300      	movs	r3, #0
 8002c32:	613b      	str	r3, [r7, #16]
  uint32_t dmarequest = 0x00U;
 8002c34:	2300      	movs	r3, #0
 8002c36:	60fb      	str	r3, [r7, #12]

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8002c38:	69fb      	ldr	r3, [r7, #28]
 8002c3a:	f003 030f 	and.w	r3, r3, #15
 8002c3e:	613b      	str	r3, [r7, #16]
  if (errorflags == RESET)
 8002c40:	693b      	ldr	r3, [r7, #16]
 8002c42:	2b00      	cmp	r3, #0
 8002c44:	d10d      	bne.n	8002c62 <HAL_UART_IRQHandler+0x52>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8002c46:	69fb      	ldr	r3, [r7, #28]
 8002c48:	f003 0320 	and.w	r3, r3, #32
 8002c4c:	2b00      	cmp	r3, #0
 8002c4e:	d008      	beq.n	8002c62 <HAL_UART_IRQHandler+0x52>
 8002c50:	69bb      	ldr	r3, [r7, #24]
 8002c52:	f003 0320 	and.w	r3, r3, #32
 8002c56:	2b00      	cmp	r3, #0
 8002c58:	d003      	beq.n	8002c62 <HAL_UART_IRQHandler+0x52>
    {
      UART_Receive_IT(huart);
 8002c5a:	6878      	ldr	r0, [r7, #4]
 8002c5c:	f000 f984 	bl	8002f68 <UART_Receive_IT>
      return;
 8002c60:	e0cc      	b.n	8002dfc <HAL_UART_IRQHandler+0x1ec>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET) || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8002c62:	693b      	ldr	r3, [r7, #16]
 8002c64:	2b00      	cmp	r3, #0
 8002c66:	f000 80ab 	beq.w	8002dc0 <HAL_UART_IRQHandler+0x1b0>
 8002c6a:	697b      	ldr	r3, [r7, #20]
 8002c6c:	f003 0301 	and.w	r3, r3, #1
 8002c70:	2b00      	cmp	r3, #0
 8002c72:	d105      	bne.n	8002c80 <HAL_UART_IRQHandler+0x70>
 8002c74:	69bb      	ldr	r3, [r7, #24]
 8002c76:	f403 7390 	and.w	r3, r3, #288	; 0x120
 8002c7a:	2b00      	cmp	r3, #0
 8002c7c:	f000 80a0 	beq.w	8002dc0 <HAL_UART_IRQHandler+0x1b0>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8002c80:	69fb      	ldr	r3, [r7, #28]
 8002c82:	f003 0301 	and.w	r3, r3, #1
 8002c86:	2b00      	cmp	r3, #0
 8002c88:	d00a      	beq.n	8002ca0 <HAL_UART_IRQHandler+0x90>
 8002c8a:	69bb      	ldr	r3, [r7, #24]
 8002c8c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002c90:	2b00      	cmp	r3, #0
 8002c92:	d005      	beq.n	8002ca0 <HAL_UART_IRQHandler+0x90>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8002c94:	687b      	ldr	r3, [r7, #4]
 8002c96:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002c98:	f043 0201 	orr.w	r2, r3, #1
 8002c9c:	687b      	ldr	r3, [r7, #4]
 8002c9e:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8002ca0:	69fb      	ldr	r3, [r7, #28]
 8002ca2:	f003 0304 	and.w	r3, r3, #4
 8002ca6:	2b00      	cmp	r3, #0
 8002ca8:	d00a      	beq.n	8002cc0 <HAL_UART_IRQHandler+0xb0>
 8002caa:	697b      	ldr	r3, [r7, #20]
 8002cac:	f003 0301 	and.w	r3, r3, #1
 8002cb0:	2b00      	cmp	r3, #0
 8002cb2:	d005      	beq.n	8002cc0 <HAL_UART_IRQHandler+0xb0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8002cb4:	687b      	ldr	r3, [r7, #4]
 8002cb6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002cb8:	f043 0202 	orr.w	r2, r3, #2
 8002cbc:	687b      	ldr	r3, [r7, #4]
 8002cbe:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8002cc0:	69fb      	ldr	r3, [r7, #28]
 8002cc2:	f003 0302 	and.w	r3, r3, #2
 8002cc6:	2b00      	cmp	r3, #0
 8002cc8:	d00a      	beq.n	8002ce0 <HAL_UART_IRQHandler+0xd0>
 8002cca:	697b      	ldr	r3, [r7, #20]
 8002ccc:	f003 0301 	and.w	r3, r3, #1
 8002cd0:	2b00      	cmp	r3, #0
 8002cd2:	d005      	beq.n	8002ce0 <HAL_UART_IRQHandler+0xd0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8002cd4:	687b      	ldr	r3, [r7, #4]
 8002cd6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002cd8:	f043 0204 	orr.w	r2, r3, #4
 8002cdc:	687b      	ldr	r3, [r7, #4]
 8002cde:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8002ce0:	69fb      	ldr	r3, [r7, #28]
 8002ce2:	f003 0308 	and.w	r3, r3, #8
 8002ce6:	2b00      	cmp	r3, #0
 8002ce8:	d00a      	beq.n	8002d00 <HAL_UART_IRQHandler+0xf0>
 8002cea:	697b      	ldr	r3, [r7, #20]
 8002cec:	f003 0301 	and.w	r3, r3, #1
 8002cf0:	2b00      	cmp	r3, #0
 8002cf2:	d005      	beq.n	8002d00 <HAL_UART_IRQHandler+0xf0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8002cf4:	687b      	ldr	r3, [r7, #4]
 8002cf6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002cf8:	f043 0208 	orr.w	r2, r3, #8
 8002cfc:	687b      	ldr	r3, [r7, #4]
 8002cfe:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8002d00:	687b      	ldr	r3, [r7, #4]
 8002d02:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002d04:	2b00      	cmp	r3, #0
 8002d06:	d078      	beq.n	8002dfa <HAL_UART_IRQHandler+0x1ea>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8002d08:	69fb      	ldr	r3, [r7, #28]
 8002d0a:	f003 0320 	and.w	r3, r3, #32
 8002d0e:	2b00      	cmp	r3, #0
 8002d10:	d007      	beq.n	8002d22 <HAL_UART_IRQHandler+0x112>
 8002d12:	69bb      	ldr	r3, [r7, #24]
 8002d14:	f003 0320 	and.w	r3, r3, #32
 8002d18:	2b00      	cmp	r3, #0
 8002d1a:	d002      	beq.n	8002d22 <HAL_UART_IRQHandler+0x112>
      {
        UART_Receive_IT(huart);
 8002d1c:	6878      	ldr	r0, [r7, #4]
 8002d1e:	f000 f923 	bl	8002f68 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8002d22:	687b      	ldr	r3, [r7, #4]
 8002d24:	681b      	ldr	r3, [r3, #0]
 8002d26:	695b      	ldr	r3, [r3, #20]
 8002d28:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002d2c:	2b00      	cmp	r3, #0
 8002d2e:	bf14      	ite	ne
 8002d30:	2301      	movne	r3, #1
 8002d32:	2300      	moveq	r3, #0
 8002d34:	b2db      	uxtb	r3, r3
 8002d36:	60fb      	str	r3, [r7, #12]
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8002d38:	687b      	ldr	r3, [r7, #4]
 8002d3a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002d3c:	f003 0308 	and.w	r3, r3, #8
 8002d40:	2b00      	cmp	r3, #0
 8002d42:	d102      	bne.n	8002d4a <HAL_UART_IRQHandler+0x13a>
 8002d44:	68fb      	ldr	r3, [r7, #12]
 8002d46:	2b00      	cmp	r3, #0
 8002d48:	d031      	beq.n	8002dae <HAL_UART_IRQHandler+0x19e>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8002d4a:	6878      	ldr	r0, [r7, #4]
 8002d4c:	f000 f86e 	bl	8002e2c <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002d50:	687b      	ldr	r3, [r7, #4]
 8002d52:	681b      	ldr	r3, [r3, #0]
 8002d54:	695b      	ldr	r3, [r3, #20]
 8002d56:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002d5a:	2b00      	cmp	r3, #0
 8002d5c:	d023      	beq.n	8002da6 <HAL_UART_IRQHandler+0x196>
        {
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8002d5e:	687b      	ldr	r3, [r7, #4]
 8002d60:	681b      	ldr	r3, [r3, #0]
 8002d62:	695a      	ldr	r2, [r3, #20]
 8002d64:	687b      	ldr	r3, [r7, #4]
 8002d66:	681b      	ldr	r3, [r3, #0]
 8002d68:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8002d6c:	615a      	str	r2, [r3, #20]

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8002d6e:	687b      	ldr	r3, [r7, #4]
 8002d70:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002d72:	2b00      	cmp	r3, #0
 8002d74:	d013      	beq.n	8002d9e <HAL_UART_IRQHandler+0x18e>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8002d76:	687b      	ldr	r3, [r7, #4]
 8002d78:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002d7a:	4a22      	ldr	r2, [pc, #136]	; (8002e04 <HAL_UART_IRQHandler+0x1f4>)
 8002d7c:	635a      	str	r2, [r3, #52]	; 0x34
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8002d7e:	687b      	ldr	r3, [r7, #4]
 8002d80:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002d82:	4618      	mov	r0, r3
 8002d84:	f7fe f83c 	bl	8000e00 <HAL_DMA_Abort_IT>
 8002d88:	4603      	mov	r3, r0
 8002d8a:	2b00      	cmp	r3, #0
 8002d8c:	d016      	beq.n	8002dbc <HAL_UART_IRQHandler+0x1ac>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8002d8e:	687b      	ldr	r3, [r7, #4]
 8002d90:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002d92:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002d94:	687a      	ldr	r2, [r7, #4]
 8002d96:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8002d98:	4610      	mov	r0, r2
 8002d9a:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002d9c:	e00e      	b.n	8002dbc <HAL_UART_IRQHandler+0x1ac>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8002d9e:	6878      	ldr	r0, [r7, #4]
 8002da0:	f000 f83b 	bl	8002e1a <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002da4:	e00a      	b.n	8002dbc <HAL_UART_IRQHandler+0x1ac>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8002da6:	6878      	ldr	r0, [r7, #4]
 8002da8:	f000 f837 	bl	8002e1a <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002dac:	e006      	b.n	8002dbc <HAL_UART_IRQHandler+0x1ac>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8002dae:	6878      	ldr	r0, [r7, #4]
 8002db0:	f000 f833 	bl	8002e1a <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002db4:	687b      	ldr	r3, [r7, #4]
 8002db6:	2200      	movs	r2, #0
 8002db8:	63da      	str	r2, [r3, #60]	; 0x3c
      }
    }
    return;
 8002dba:	e01e      	b.n	8002dfa <HAL_UART_IRQHandler+0x1ea>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002dbc:	bf00      	nop
    return;
 8002dbe:	e01c      	b.n	8002dfa <HAL_UART_IRQHandler+0x1ea>
  } /* End if some error occurs */

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8002dc0:	69fb      	ldr	r3, [r7, #28]
 8002dc2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002dc6:	2b00      	cmp	r3, #0
 8002dc8:	d008      	beq.n	8002ddc <HAL_UART_IRQHandler+0x1cc>
 8002dca:	69bb      	ldr	r3, [r7, #24]
 8002dcc:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002dd0:	2b00      	cmp	r3, #0
 8002dd2:	d003      	beq.n	8002ddc <HAL_UART_IRQHandler+0x1cc>
  {
    UART_Transmit_IT(huart);
 8002dd4:	6878      	ldr	r0, [r7, #4]
 8002dd6:	f000 f85a 	bl	8002e8e <UART_Transmit_IT>
    return;
 8002dda:	e00f      	b.n	8002dfc <HAL_UART_IRQHandler+0x1ec>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8002ddc:	69fb      	ldr	r3, [r7, #28]
 8002dde:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002de2:	2b00      	cmp	r3, #0
 8002de4:	d00a      	beq.n	8002dfc <HAL_UART_IRQHandler+0x1ec>
 8002de6:	69bb      	ldr	r3, [r7, #24]
 8002de8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002dec:	2b00      	cmp	r3, #0
 8002dee:	d005      	beq.n	8002dfc <HAL_UART_IRQHandler+0x1ec>
  {
    UART_EndTransmit_IT(huart);
 8002df0:	6878      	ldr	r0, [r7, #4]
 8002df2:	f000 f8a1 	bl	8002f38 <UART_EndTransmit_IT>
    return;
 8002df6:	bf00      	nop
 8002df8:	e000      	b.n	8002dfc <HAL_UART_IRQHandler+0x1ec>
    return;
 8002dfa:	bf00      	nop
  }
}
 8002dfc:	3720      	adds	r7, #32
 8002dfe:	46bd      	mov	sp, r7
 8002e00:	bd80      	pop	{r7, pc}
 8002e02:	bf00      	nop
 8002e04:	08002e67 	.word	0x08002e67

08002e08 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8002e08:	b480      	push	{r7}
 8002e0a:	b083      	sub	sp, #12
 8002e0c:	af00      	add	r7, sp, #0
 8002e0e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8002e10:	bf00      	nop
 8002e12:	370c      	adds	r7, #12
 8002e14:	46bd      	mov	sp, r7
 8002e16:	bc80      	pop	{r7}
 8002e18:	4770      	bx	lr

08002e1a <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8002e1a:	b480      	push	{r7}
 8002e1c:	b083      	sub	sp, #12
 8002e1e:	af00      	add	r7, sp, #0
 8002e20:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8002e22:	bf00      	nop
 8002e24:	370c      	adds	r7, #12
 8002e26:	46bd      	mov	sp, r7
 8002e28:	bc80      	pop	{r7}
 8002e2a:	4770      	bx	lr

08002e2c <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8002e2c:	b480      	push	{r7}
 8002e2e:	b083      	sub	sp, #12
 8002e30:	af00      	add	r7, sp, #0
 8002e32:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8002e34:	687b      	ldr	r3, [r7, #4]
 8002e36:	681b      	ldr	r3, [r3, #0]
 8002e38:	68da      	ldr	r2, [r3, #12]
 8002e3a:	687b      	ldr	r3, [r7, #4]
 8002e3c:	681b      	ldr	r3, [r3, #0]
 8002e3e:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 8002e42:	60da      	str	r2, [r3, #12]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002e44:	687b      	ldr	r3, [r7, #4]
 8002e46:	681b      	ldr	r3, [r3, #0]
 8002e48:	695a      	ldr	r2, [r3, #20]
 8002e4a:	687b      	ldr	r3, [r7, #4]
 8002e4c:	681b      	ldr	r3, [r3, #0]
 8002e4e:	f022 0201 	bic.w	r2, r2, #1
 8002e52:	615a      	str	r2, [r3, #20]

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8002e54:	687b      	ldr	r3, [r7, #4]
 8002e56:	2220      	movs	r2, #32
 8002e58:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
}
 8002e5c:	bf00      	nop
 8002e5e:	370c      	adds	r7, #12
 8002e60:	46bd      	mov	sp, r7
 8002e62:	bc80      	pop	{r7}
 8002e64:	4770      	bx	lr

08002e66 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8002e66:	b580      	push	{r7, lr}
 8002e68:	b084      	sub	sp, #16
 8002e6a:	af00      	add	r7, sp, #0
 8002e6c:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8002e6e:	687b      	ldr	r3, [r7, #4]
 8002e70:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002e72:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8002e74:	68fb      	ldr	r3, [r7, #12]
 8002e76:	2200      	movs	r2, #0
 8002e78:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 8002e7a:	68fb      	ldr	r3, [r7, #12]
 8002e7c:	2200      	movs	r2, #0
 8002e7e:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8002e80:	68f8      	ldr	r0, [r7, #12]
 8002e82:	f7ff ffca 	bl	8002e1a <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8002e86:	bf00      	nop
 8002e88:	3710      	adds	r7, #16
 8002e8a:	46bd      	mov	sp, r7
 8002e8c:	bd80      	pop	{r7, pc}

08002e8e <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8002e8e:	b480      	push	{r7}
 8002e90:	b085      	sub	sp, #20
 8002e92:	af00      	add	r7, sp, #0
 8002e94:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8002e96:	687b      	ldr	r3, [r7, #4]
 8002e98:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8002e9c:	b2db      	uxtb	r3, r3
 8002e9e:	2b21      	cmp	r3, #33	; 0x21
 8002ea0:	d144      	bne.n	8002f2c <UART_Transmit_IT+0x9e>
  {
    if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 8002ea2:	687b      	ldr	r3, [r7, #4]
 8002ea4:	689b      	ldr	r3, [r3, #8]
 8002ea6:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002eaa:	d11a      	bne.n	8002ee2 <UART_Transmit_IT+0x54>
    {
      tmp = (uint16_t *) huart->pTxBuffPtr;
 8002eac:	687b      	ldr	r3, [r7, #4]
 8002eae:	6a1b      	ldr	r3, [r3, #32]
 8002eb0:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8002eb2:	68fb      	ldr	r3, [r7, #12]
 8002eb4:	881b      	ldrh	r3, [r3, #0]
 8002eb6:	461a      	mov	r2, r3
 8002eb8:	687b      	ldr	r3, [r7, #4]
 8002eba:	681b      	ldr	r3, [r3, #0]
 8002ebc:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8002ec0:	605a      	str	r2, [r3, #4]
      if (huart->Init.Parity == UART_PARITY_NONE)
 8002ec2:	687b      	ldr	r3, [r7, #4]
 8002ec4:	691b      	ldr	r3, [r3, #16]
 8002ec6:	2b00      	cmp	r3, #0
 8002ec8:	d105      	bne.n	8002ed6 <UART_Transmit_IT+0x48>
      {
        huart->pTxBuffPtr += 2U;
 8002eca:	687b      	ldr	r3, [r7, #4]
 8002ecc:	6a1b      	ldr	r3, [r3, #32]
 8002ece:	1c9a      	adds	r2, r3, #2
 8002ed0:	687b      	ldr	r3, [r7, #4]
 8002ed2:	621a      	str	r2, [r3, #32]
 8002ed4:	e00e      	b.n	8002ef4 <UART_Transmit_IT+0x66>
      }
      else
      {
        huart->pTxBuffPtr += 1U;
 8002ed6:	687b      	ldr	r3, [r7, #4]
 8002ed8:	6a1b      	ldr	r3, [r3, #32]
 8002eda:	1c5a      	adds	r2, r3, #1
 8002edc:	687b      	ldr	r3, [r7, #4]
 8002ede:	621a      	str	r2, [r3, #32]
 8002ee0:	e008      	b.n	8002ef4 <UART_Transmit_IT+0x66>
      }
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8002ee2:	687b      	ldr	r3, [r7, #4]
 8002ee4:	6a1b      	ldr	r3, [r3, #32]
 8002ee6:	1c59      	adds	r1, r3, #1
 8002ee8:	687a      	ldr	r2, [r7, #4]
 8002eea:	6211      	str	r1, [r2, #32]
 8002eec:	781a      	ldrb	r2, [r3, #0]
 8002eee:	687b      	ldr	r3, [r7, #4]
 8002ef0:	681b      	ldr	r3, [r3, #0]
 8002ef2:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8002ef4:	687b      	ldr	r3, [r7, #4]
 8002ef6:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8002ef8:	b29b      	uxth	r3, r3
 8002efa:	3b01      	subs	r3, #1
 8002efc:	b29b      	uxth	r3, r3
 8002efe:	687a      	ldr	r2, [r7, #4]
 8002f00:	4619      	mov	r1, r3
 8002f02:	84d1      	strh	r1, [r2, #38]	; 0x26
 8002f04:	2b00      	cmp	r3, #0
 8002f06:	d10f      	bne.n	8002f28 <UART_Transmit_IT+0x9a>
    {
      /* Disable the UART Transmit Complete Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8002f08:	687b      	ldr	r3, [r7, #4]
 8002f0a:	681b      	ldr	r3, [r3, #0]
 8002f0c:	68da      	ldr	r2, [r3, #12]
 8002f0e:	687b      	ldr	r3, [r7, #4]
 8002f10:	681b      	ldr	r3, [r3, #0]
 8002f12:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8002f16:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8002f18:	687b      	ldr	r3, [r7, #4]
 8002f1a:	681b      	ldr	r3, [r3, #0]
 8002f1c:	68da      	ldr	r2, [r3, #12]
 8002f1e:	687b      	ldr	r3, [r7, #4]
 8002f20:	681b      	ldr	r3, [r3, #0]
 8002f22:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8002f26:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8002f28:	2300      	movs	r3, #0
 8002f2a:	e000      	b.n	8002f2e <UART_Transmit_IT+0xa0>
  }
  else
  {
    return HAL_BUSY;
 8002f2c:	2302      	movs	r3, #2
  }
}
 8002f2e:	4618      	mov	r0, r3
 8002f30:	3714      	adds	r7, #20
 8002f32:	46bd      	mov	sp, r7
 8002f34:	bc80      	pop	{r7}
 8002f36:	4770      	bx	lr

08002f38 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8002f38:	b580      	push	{r7, lr}
 8002f3a:	b082      	sub	sp, #8
 8002f3c:	af00      	add	r7, sp, #0
 8002f3e:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8002f40:	687b      	ldr	r3, [r7, #4]
 8002f42:	681b      	ldr	r3, [r3, #0]
 8002f44:	68da      	ldr	r2, [r3, #12]
 8002f46:	687b      	ldr	r3, [r7, #4]
 8002f48:	681b      	ldr	r3, [r3, #0]
 8002f4a:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8002f4e:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8002f50:	687b      	ldr	r3, [r7, #4]
 8002f52:	2220      	movs	r2, #32
 8002f54:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8002f58:	6878      	ldr	r0, [r7, #4]
 8002f5a:	f7ff ff55 	bl	8002e08 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8002f5e:	2300      	movs	r3, #0
}
 8002f60:	4618      	mov	r0, r3
 8002f62:	3708      	adds	r7, #8
 8002f64:	46bd      	mov	sp, r7
 8002f66:	bd80      	pop	{r7, pc}

08002f68 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8002f68:	b580      	push	{r7, lr}
 8002f6a:	b084      	sub	sp, #16
 8002f6c:	af00      	add	r7, sp, #0
 8002f6e:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8002f70:	687b      	ldr	r3, [r7, #4]
 8002f72:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 8002f76:	b2db      	uxtb	r3, r3
 8002f78:	2b22      	cmp	r3, #34	; 0x22
 8002f7a:	d171      	bne.n	8003060 <UART_Receive_IT+0xf8>
  {
    if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 8002f7c:	687b      	ldr	r3, [r7, #4]
 8002f7e:	689b      	ldr	r3, [r3, #8]
 8002f80:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002f84:	d123      	bne.n	8002fce <UART_Receive_IT+0x66>
    {
      tmp = (uint16_t *) huart->pRxBuffPtr;
 8002f86:	687b      	ldr	r3, [r7, #4]
 8002f88:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002f8a:	60fb      	str	r3, [r7, #12]
      if (huart->Init.Parity == UART_PARITY_NONE)
 8002f8c:	687b      	ldr	r3, [r7, #4]
 8002f8e:	691b      	ldr	r3, [r3, #16]
 8002f90:	2b00      	cmp	r3, #0
 8002f92:	d10e      	bne.n	8002fb2 <UART_Receive_IT+0x4a>
      {
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8002f94:	687b      	ldr	r3, [r7, #4]
 8002f96:	681b      	ldr	r3, [r3, #0]
 8002f98:	685b      	ldr	r3, [r3, #4]
 8002f9a:	b29b      	uxth	r3, r3
 8002f9c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002fa0:	b29a      	uxth	r2, r3
 8002fa2:	68fb      	ldr	r3, [r7, #12]
 8002fa4:	801a      	strh	r2, [r3, #0]
        huart->pRxBuffPtr += 2U;
 8002fa6:	687b      	ldr	r3, [r7, #4]
 8002fa8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002faa:	1c9a      	adds	r2, r3, #2
 8002fac:	687b      	ldr	r3, [r7, #4]
 8002fae:	629a      	str	r2, [r3, #40]	; 0x28
 8002fb0:	e029      	b.n	8003006 <UART_Receive_IT+0x9e>
      }
      else
      {
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x00FF);
 8002fb2:	687b      	ldr	r3, [r7, #4]
 8002fb4:	681b      	ldr	r3, [r3, #0]
 8002fb6:	685b      	ldr	r3, [r3, #4]
 8002fb8:	b29b      	uxth	r3, r3
 8002fba:	b2db      	uxtb	r3, r3
 8002fbc:	b29a      	uxth	r2, r3
 8002fbe:	68fb      	ldr	r3, [r7, #12]
 8002fc0:	801a      	strh	r2, [r3, #0]
        huart->pRxBuffPtr += 1U;
 8002fc2:	687b      	ldr	r3, [r7, #4]
 8002fc4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002fc6:	1c5a      	adds	r2, r3, #1
 8002fc8:	687b      	ldr	r3, [r7, #4]
 8002fca:	629a      	str	r2, [r3, #40]	; 0x28
 8002fcc:	e01b      	b.n	8003006 <UART_Receive_IT+0x9e>
      }
    }
    else
    {
      if (huart->Init.Parity == UART_PARITY_NONE)
 8002fce:	687b      	ldr	r3, [r7, #4]
 8002fd0:	691b      	ldr	r3, [r3, #16]
 8002fd2:	2b00      	cmp	r3, #0
 8002fd4:	d10a      	bne.n	8002fec <UART_Receive_IT+0x84>
      {
        *huart->pRxBuffPtr++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8002fd6:	687b      	ldr	r3, [r7, #4]
 8002fd8:	681b      	ldr	r3, [r3, #0]
 8002fda:	6858      	ldr	r0, [r3, #4]
 8002fdc:	687b      	ldr	r3, [r7, #4]
 8002fde:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002fe0:	1c59      	adds	r1, r3, #1
 8002fe2:	687a      	ldr	r2, [r7, #4]
 8002fe4:	6291      	str	r1, [r2, #40]	; 0x28
 8002fe6:	b2c2      	uxtb	r2, r0
 8002fe8:	701a      	strb	r2, [r3, #0]
 8002fea:	e00c      	b.n	8003006 <UART_Receive_IT+0x9e>
      }
      else
      {
        *huart->pRxBuffPtr++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8002fec:	687b      	ldr	r3, [r7, #4]
 8002fee:	681b      	ldr	r3, [r3, #0]
 8002ff0:	685b      	ldr	r3, [r3, #4]
 8002ff2:	b2da      	uxtb	r2, r3
 8002ff4:	687b      	ldr	r3, [r7, #4]
 8002ff6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002ff8:	1c58      	adds	r0, r3, #1
 8002ffa:	6879      	ldr	r1, [r7, #4]
 8002ffc:	6288      	str	r0, [r1, #40]	; 0x28
 8002ffe:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8003002:	b2d2      	uxtb	r2, r2
 8003004:	701a      	strb	r2, [r3, #0]
      }
    }

    if (--huart->RxXferCount == 0U)
 8003006:	687b      	ldr	r3, [r7, #4]
 8003008:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800300a:	b29b      	uxth	r3, r3
 800300c:	3b01      	subs	r3, #1
 800300e:	b29b      	uxth	r3, r3
 8003010:	687a      	ldr	r2, [r7, #4]
 8003012:	4619      	mov	r1, r3
 8003014:	85d1      	strh	r1, [r2, #46]	; 0x2e
 8003016:	2b00      	cmp	r3, #0
 8003018:	d120      	bne.n	800305c <UART_Receive_IT+0xf4>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 800301a:	687b      	ldr	r3, [r7, #4]
 800301c:	681b      	ldr	r3, [r3, #0]
 800301e:	68da      	ldr	r2, [r3, #12]
 8003020:	687b      	ldr	r3, [r7, #4]
 8003022:	681b      	ldr	r3, [r3, #0]
 8003024:	f022 0220 	bic.w	r2, r2, #32
 8003028:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 800302a:	687b      	ldr	r3, [r7, #4]
 800302c:	681b      	ldr	r3, [r3, #0]
 800302e:	68da      	ldr	r2, [r3, #12]
 8003030:	687b      	ldr	r3, [r7, #4]
 8003032:	681b      	ldr	r3, [r3, #0]
 8003034:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8003038:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 800303a:	687b      	ldr	r3, [r7, #4]
 800303c:	681b      	ldr	r3, [r3, #0]
 800303e:	695a      	ldr	r2, [r3, #20]
 8003040:	687b      	ldr	r3, [r7, #4]
 8003042:	681b      	ldr	r3, [r3, #0]
 8003044:	f022 0201 	bic.w	r2, r2, #1
 8003048:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800304a:	687b      	ldr	r3, [r7, #4]
 800304c:	2220      	movs	r2, #32
 800304e:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
      /*Call registered Rx complete callback*/
      huart->RxCpltCallback(huart);
#else
      /*Call legacy weak Rx complete callback*/
      HAL_UART_RxCpltCallback(huart);
 8003052:	6878      	ldr	r0, [r7, #4]
 8003054:	f002 fa20 	bl	8005498 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

      return HAL_OK;
 8003058:	2300      	movs	r3, #0
 800305a:	e002      	b.n	8003062 <UART_Receive_IT+0xfa>
    }
    return HAL_OK;
 800305c:	2300      	movs	r3, #0
 800305e:	e000      	b.n	8003062 <UART_Receive_IT+0xfa>
  }
  else
  {
    return HAL_BUSY;
 8003060:	2302      	movs	r3, #2
  }
}
 8003062:	4618      	mov	r0, r3
 8003064:	3710      	adds	r7, #16
 8003066:	46bd      	mov	sp, r7
 8003068:	bd80      	pop	{r7, pc}
	...

0800306c <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 800306c:	b580      	push	{r7, lr}
 800306e:	b084      	sub	sp, #16
 8003070:	af00      	add	r7, sp, #0
 8003072:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8003074:	687b      	ldr	r3, [r7, #4]
 8003076:	681b      	ldr	r3, [r3, #0]
 8003078:	691b      	ldr	r3, [r3, #16]
 800307a:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 800307e:	687b      	ldr	r3, [r7, #4]
 8003080:	68da      	ldr	r2, [r3, #12]
 8003082:	687b      	ldr	r3, [r7, #4]
 8003084:	681b      	ldr	r3, [r3, #0]
 8003086:	430a      	orrs	r2, r1
 8003088:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 800308a:	687b      	ldr	r3, [r7, #4]
 800308c:	689a      	ldr	r2, [r3, #8]
 800308e:	687b      	ldr	r3, [r7, #4]
 8003090:	691b      	ldr	r3, [r3, #16]
 8003092:	431a      	orrs	r2, r3
 8003094:	687b      	ldr	r3, [r7, #4]
 8003096:	695b      	ldr	r3, [r3, #20]
 8003098:	4313      	orrs	r3, r2
 800309a:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(huart->Instance->CR1,
 800309c:	687b      	ldr	r3, [r7, #4]
 800309e:	681b      	ldr	r3, [r3, #0]
 80030a0:	68db      	ldr	r3, [r3, #12]
 80030a2:	f423 53b0 	bic.w	r3, r3, #5632	; 0x1600
 80030a6:	f023 030c 	bic.w	r3, r3, #12
 80030aa:	687a      	ldr	r2, [r7, #4]
 80030ac:	6812      	ldr	r2, [r2, #0]
 80030ae:	68f9      	ldr	r1, [r7, #12]
 80030b0:	430b      	orrs	r3, r1
 80030b2:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 80030b4:	687b      	ldr	r3, [r7, #4]
 80030b6:	681b      	ldr	r3, [r3, #0]
 80030b8:	695b      	ldr	r3, [r3, #20]
 80030ba:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 80030be:	687b      	ldr	r3, [r7, #4]
 80030c0:	699a      	ldr	r2, [r3, #24]
 80030c2:	687b      	ldr	r3, [r7, #4]
 80030c4:	681b      	ldr	r3, [r3, #0]
 80030c6:	430a      	orrs	r2, r1
 80030c8:	615a      	str	r2, [r3, #20]
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
    }
  }
#else
  /*-------------------------- USART BRR Configuration ---------------------*/
  if(huart->Instance == USART1)
 80030ca:	687b      	ldr	r3, [r7, #4]
 80030cc:	681b      	ldr	r3, [r3, #0]
 80030ce:	4a52      	ldr	r2, [pc, #328]	; (8003218 <UART_SetConfig+0x1ac>)
 80030d0:	4293      	cmp	r3, r2
 80030d2:	d14e      	bne.n	8003172 <UART_SetConfig+0x106>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 80030d4:	f7fe fe7e 	bl	8001dd4 <HAL_RCC_GetPCLK2Freq>
 80030d8:	60b8      	str	r0, [r7, #8]
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80030da:	68ba      	ldr	r2, [r7, #8]
 80030dc:	4613      	mov	r3, r2
 80030de:	009b      	lsls	r3, r3, #2
 80030e0:	4413      	add	r3, r2
 80030e2:	009a      	lsls	r2, r3, #2
 80030e4:	441a      	add	r2, r3
 80030e6:	687b      	ldr	r3, [r7, #4]
 80030e8:	685b      	ldr	r3, [r3, #4]
 80030ea:	009b      	lsls	r3, r3, #2
 80030ec:	fbb2 f3f3 	udiv	r3, r2, r3
 80030f0:	4a4a      	ldr	r2, [pc, #296]	; (800321c <UART_SetConfig+0x1b0>)
 80030f2:	fba2 2303 	umull	r2, r3, r2, r3
 80030f6:	095b      	lsrs	r3, r3, #5
 80030f8:	0119      	lsls	r1, r3, #4
 80030fa:	68ba      	ldr	r2, [r7, #8]
 80030fc:	4613      	mov	r3, r2
 80030fe:	009b      	lsls	r3, r3, #2
 8003100:	4413      	add	r3, r2
 8003102:	009a      	lsls	r2, r3, #2
 8003104:	441a      	add	r2, r3
 8003106:	687b      	ldr	r3, [r7, #4]
 8003108:	685b      	ldr	r3, [r3, #4]
 800310a:	009b      	lsls	r3, r3, #2
 800310c:	fbb2 f2f3 	udiv	r2, r2, r3
 8003110:	4b42      	ldr	r3, [pc, #264]	; (800321c <UART_SetConfig+0x1b0>)
 8003112:	fba3 0302 	umull	r0, r3, r3, r2
 8003116:	095b      	lsrs	r3, r3, #5
 8003118:	2064      	movs	r0, #100	; 0x64
 800311a:	fb00 f303 	mul.w	r3, r0, r3
 800311e:	1ad3      	subs	r3, r2, r3
 8003120:	011b      	lsls	r3, r3, #4
 8003122:	3332      	adds	r3, #50	; 0x32
 8003124:	4a3d      	ldr	r2, [pc, #244]	; (800321c <UART_SetConfig+0x1b0>)
 8003126:	fba2 2303 	umull	r2, r3, r2, r3
 800312a:	095b      	lsrs	r3, r3, #5
 800312c:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8003130:	4419      	add	r1, r3
 8003132:	68ba      	ldr	r2, [r7, #8]
 8003134:	4613      	mov	r3, r2
 8003136:	009b      	lsls	r3, r3, #2
 8003138:	4413      	add	r3, r2
 800313a:	009a      	lsls	r2, r3, #2
 800313c:	441a      	add	r2, r3
 800313e:	687b      	ldr	r3, [r7, #4]
 8003140:	685b      	ldr	r3, [r3, #4]
 8003142:	009b      	lsls	r3, r3, #2
 8003144:	fbb2 f2f3 	udiv	r2, r2, r3
 8003148:	4b34      	ldr	r3, [pc, #208]	; (800321c <UART_SetConfig+0x1b0>)
 800314a:	fba3 0302 	umull	r0, r3, r3, r2
 800314e:	095b      	lsrs	r3, r3, #5
 8003150:	2064      	movs	r0, #100	; 0x64
 8003152:	fb00 f303 	mul.w	r3, r0, r3
 8003156:	1ad3      	subs	r3, r2, r3
 8003158:	011b      	lsls	r3, r3, #4
 800315a:	3332      	adds	r3, #50	; 0x32
 800315c:	4a2f      	ldr	r2, [pc, #188]	; (800321c <UART_SetConfig+0x1b0>)
 800315e:	fba2 2303 	umull	r2, r3, r2, r3
 8003162:	095b      	lsrs	r3, r3, #5
 8003164:	f003 020f 	and.w	r2, r3, #15
 8003168:	687b      	ldr	r3, [r7, #4]
 800316a:	681b      	ldr	r3, [r3, #0]
 800316c:	440a      	add	r2, r1
 800316e:	609a      	str	r2, [r3, #8]
  {
    pclk = HAL_RCC_GetPCLK1Freq();
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#endif /* USART_CR1_OVER8 */
}
 8003170:	e04d      	b.n	800320e <UART_SetConfig+0x1a2>
    pclk = HAL_RCC_GetPCLK1Freq();
 8003172:	f7fe fe1b 	bl	8001dac <HAL_RCC_GetPCLK1Freq>
 8003176:	60b8      	str	r0, [r7, #8]
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8003178:	68ba      	ldr	r2, [r7, #8]
 800317a:	4613      	mov	r3, r2
 800317c:	009b      	lsls	r3, r3, #2
 800317e:	4413      	add	r3, r2
 8003180:	009a      	lsls	r2, r3, #2
 8003182:	441a      	add	r2, r3
 8003184:	687b      	ldr	r3, [r7, #4]
 8003186:	685b      	ldr	r3, [r3, #4]
 8003188:	009b      	lsls	r3, r3, #2
 800318a:	fbb2 f3f3 	udiv	r3, r2, r3
 800318e:	4a23      	ldr	r2, [pc, #140]	; (800321c <UART_SetConfig+0x1b0>)
 8003190:	fba2 2303 	umull	r2, r3, r2, r3
 8003194:	095b      	lsrs	r3, r3, #5
 8003196:	0119      	lsls	r1, r3, #4
 8003198:	68ba      	ldr	r2, [r7, #8]
 800319a:	4613      	mov	r3, r2
 800319c:	009b      	lsls	r3, r3, #2
 800319e:	4413      	add	r3, r2
 80031a0:	009a      	lsls	r2, r3, #2
 80031a2:	441a      	add	r2, r3
 80031a4:	687b      	ldr	r3, [r7, #4]
 80031a6:	685b      	ldr	r3, [r3, #4]
 80031a8:	009b      	lsls	r3, r3, #2
 80031aa:	fbb2 f2f3 	udiv	r2, r2, r3
 80031ae:	4b1b      	ldr	r3, [pc, #108]	; (800321c <UART_SetConfig+0x1b0>)
 80031b0:	fba3 0302 	umull	r0, r3, r3, r2
 80031b4:	095b      	lsrs	r3, r3, #5
 80031b6:	2064      	movs	r0, #100	; 0x64
 80031b8:	fb00 f303 	mul.w	r3, r0, r3
 80031bc:	1ad3      	subs	r3, r2, r3
 80031be:	011b      	lsls	r3, r3, #4
 80031c0:	3332      	adds	r3, #50	; 0x32
 80031c2:	4a16      	ldr	r2, [pc, #88]	; (800321c <UART_SetConfig+0x1b0>)
 80031c4:	fba2 2303 	umull	r2, r3, r2, r3
 80031c8:	095b      	lsrs	r3, r3, #5
 80031ca:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80031ce:	4419      	add	r1, r3
 80031d0:	68ba      	ldr	r2, [r7, #8]
 80031d2:	4613      	mov	r3, r2
 80031d4:	009b      	lsls	r3, r3, #2
 80031d6:	4413      	add	r3, r2
 80031d8:	009a      	lsls	r2, r3, #2
 80031da:	441a      	add	r2, r3
 80031dc:	687b      	ldr	r3, [r7, #4]
 80031de:	685b      	ldr	r3, [r3, #4]
 80031e0:	009b      	lsls	r3, r3, #2
 80031e2:	fbb2 f2f3 	udiv	r2, r2, r3
 80031e6:	4b0d      	ldr	r3, [pc, #52]	; (800321c <UART_SetConfig+0x1b0>)
 80031e8:	fba3 0302 	umull	r0, r3, r3, r2
 80031ec:	095b      	lsrs	r3, r3, #5
 80031ee:	2064      	movs	r0, #100	; 0x64
 80031f0:	fb00 f303 	mul.w	r3, r0, r3
 80031f4:	1ad3      	subs	r3, r2, r3
 80031f6:	011b      	lsls	r3, r3, #4
 80031f8:	3332      	adds	r3, #50	; 0x32
 80031fa:	4a08      	ldr	r2, [pc, #32]	; (800321c <UART_SetConfig+0x1b0>)
 80031fc:	fba2 2303 	umull	r2, r3, r2, r3
 8003200:	095b      	lsrs	r3, r3, #5
 8003202:	f003 020f 	and.w	r2, r3, #15
 8003206:	687b      	ldr	r3, [r7, #4]
 8003208:	681b      	ldr	r3, [r3, #0]
 800320a:	440a      	add	r2, r1
 800320c:	609a      	str	r2, [r3, #8]
}
 800320e:	bf00      	nop
 8003210:	3710      	adds	r7, #16
 8003212:	46bd      	mov	sp, r7
 8003214:	bd80      	pop	{r7, pc}
 8003216:	bf00      	nop
 8003218:	40013800 	.word	0x40013800
 800321c:	51eb851f 	.word	0x51eb851f

08003220 <FlashManager_PageAddress>:
/* Private variables ---------------------------------------------------------*/
uint32_t flash_temp_data[FLASH_PAGE_SIZE/4];

/* Private function -----------------------------------------------*/
uint32_t FlashManager_PageAddress(uint32_t address)
{
 8003220:	b480      	push	{r7}
 8003222:	b085      	sub	sp, #20
 8003224:	af00      	add	r7, sp, #0
 8003226:	6078      	str	r0, [r7, #4]
	uint32_t begin_page_address;
	uint32_t offset_page_address;

	if(address>=SYSTEM_FLASH_ADDRESS_BEGIN && address<SYSTEM_FLASH_ADDRESS_END)
 8003228:	687b      	ldr	r3, [r7, #4]
 800322a:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800322e:	d30d      	bcc.n	800324c <FlashManager_PageAddress+0x2c>
 8003230:	687b      	ldr	r3, [r7, #4]
 8003232:	4a09      	ldr	r2, [pc, #36]	; (8003258 <FlashManager_PageAddress+0x38>)
 8003234:	4293      	cmp	r3, r2
 8003236:	d809      	bhi.n	800324c <FlashManager_PageAddress+0x2c>
	{
		offset_page_address=address%FLASH_PAGE_SIZE;
 8003238:	687b      	ldr	r3, [r7, #4]
 800323a:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800323e:	60fb      	str	r3, [r7, #12]
		begin_page_address=address-offset_page_address;
 8003240:	687a      	ldr	r2, [r7, #4]
 8003242:	68fb      	ldr	r3, [r7, #12]
 8003244:	1ad3      	subs	r3, r2, r3
 8003246:	60bb      	str	r3, [r7, #8]
		return begin_page_address;
 8003248:	68bb      	ldr	r3, [r7, #8]
 800324a:	e000      	b.n	800324e <FlashManager_PageAddress+0x2e>
	}
	else
		return FLASH_ERROR_ADDRESS;
 800324c:	2302      	movs	r3, #2
}
 800324e:	4618      	mov	r0, r3
 8003250:	3714      	adds	r7, #20
 8003252:	46bd      	mov	sp, r7
 8003254:	bc80      	pop	{r7}
 8003256:	4770      	bx	lr
 8003258:	0800ffff 	.word	0x0800ffff

0800325c <FlashManager_ErasePage>:

/* Public function -----------------------------------------------*/
FlashManager_Error_Code FlashManager_ErasePage(uint32_t address)
{
 800325c:	b580      	push	{r7, lr}
 800325e:	b088      	sub	sp, #32
 8003260:	af00      	add	r7, sp, #0
 8003262:	6078      	str	r0, [r7, #4]
	uint32_t errorcode;
	uint32_t SectorError = 0;
 8003264:	2300      	movs	r3, #0
 8003266:	61bb      	str	r3, [r7, #24]
	FLASH_EraseInitTypeDef EraseInitStruct;

	EraseInitStruct.TypeErase = FLASH_TYPEERASE_PAGES;
 8003268:	2300      	movs	r3, #0
 800326a:	60bb      	str	r3, [r7, #8]
	EraseInitStruct.Banks = FLASH_BANK_1;
 800326c:	2301      	movs	r3, #1
 800326e:	60fb      	str	r3, [r7, #12]
	EraseInitStruct.PageAddress = FlashManager_PageAddress(address);
 8003270:	6878      	ldr	r0, [r7, #4]
 8003272:	f7ff ffd5 	bl	8003220 <FlashManager_PageAddress>
 8003276:	4603      	mov	r3, r0
 8003278:	613b      	str	r3, [r7, #16]
	EraseInitStruct.NbPages = 1;
 800327a:	2301      	movs	r3, #1
 800327c:	617b      	str	r3, [r7, #20]

	errorcode=HAL_FLASHEx_Erase(&EraseInitStruct, &SectorError);
 800327e:	f107 0218 	add.w	r2, r7, #24
 8003282:	f107 0308 	add.w	r3, r7, #8
 8003286:	4611      	mov	r1, r2
 8003288:	4618      	mov	r0, r3
 800328a:	f7fd ff87 	bl	800119c <HAL_FLASHEx_Erase>
 800328e:	4603      	mov	r3, r0
 8003290:	61fb      	str	r3, [r7, #28]
	if(errorcode!=HAL_OK)
 8003292:	69fb      	ldr	r3, [r7, #28]
 8003294:	2b00      	cmp	r3, #0
 8003296:	d001      	beq.n	800329c <FlashManager_ErasePage+0x40>
		return FLASH_ERASE_ERROR;
 8003298:	2303      	movs	r3, #3
 800329a:	e000      	b.n	800329e <FlashManager_ErasePage+0x42>
	else
		return FLASH_NO_ERROR;
 800329c:	2300      	movs	r3, #0
}
 800329e:	4618      	mov	r0, r3
 80032a0:	3720      	adds	r7, #32
 80032a2:	46bd      	mov	sp, r7
 80032a4:	bd80      	pop	{r7, pc}
	...

080032a8 <FlashManager_WriteMulti>:
	else
		return FLASH_ERROR_ADDRESS;
}

FlashManager_Error_Code FlashManager_WriteMulti(uint32_t address, uint32_t NbWord, uint32_t* data)
{
 80032a8:	b590      	push	{r4, r7, lr}
 80032aa:	b08b      	sub	sp, #44	; 0x2c
 80032ac:	af00      	add	r7, sp, #0
 80032ae:	60f8      	str	r0, [r7, #12]
 80032b0:	60b9      	str	r1, [r7, #8]
 80032b2:	607a      	str	r2, [r7, #4]
	uint32_t begin_page_address;
	uint32_t offset_page_address;
	uint32_t pWriteFlash;
	__IO uint32_t* pReadFlash;

	if(address>=SYSTEM_FLASH_ADDRESS_BEGIN && address<SYSTEM_FLASH_ADDRESS_END && address%4==0)
 80032b4:	68fb      	ldr	r3, [r7, #12]
 80032b6:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 80032ba:	d362      	bcc.n	8003382 <FlashManager_WriteMulti+0xda>
 80032bc:	68fb      	ldr	r3, [r7, #12]
 80032be:	4a33      	ldr	r2, [pc, #204]	; (800338c <FlashManager_WriteMulti+0xe4>)
 80032c0:	4293      	cmp	r3, r2
 80032c2:	d85e      	bhi.n	8003382 <FlashManager_WriteMulti+0xda>
 80032c4:	68fb      	ldr	r3, [r7, #12]
 80032c6:	f003 0303 	and.w	r3, r3, #3
 80032ca:	2b00      	cmp	r3, #0
 80032cc:	d159      	bne.n	8003382 <FlashManager_WriteMulti+0xda>
	{
		offset_page_address=address%FLASH_PAGE_SIZE;
 80032ce:	68fb      	ldr	r3, [r7, #12]
 80032d0:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80032d4:	623b      	str	r3, [r7, #32]
		begin_page_address=address-offset_page_address;
 80032d6:	68fa      	ldr	r2, [r7, #12]
 80032d8:	6a3b      	ldr	r3, [r7, #32]
 80032da:	1ad3      	subs	r3, r2, r3
 80032dc:	61fb      	str	r3, [r7, #28]

		//Read page
		for(cpt_address=0; cpt_address<(FLASH_PAGE_SIZE/4) ;cpt_address++)
 80032de:	2300      	movs	r3, #0
 80032e0:	627b      	str	r3, [r7, #36]	; 0x24
 80032e2:	e00d      	b.n	8003300 <FlashManager_WriteMulti+0x58>
		{
			pReadFlash = begin_page_address+(cpt_address*4);
 80032e4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80032e6:	009a      	lsls	r2, r3, #2
 80032e8:	69fb      	ldr	r3, [r7, #28]
 80032ea:	4413      	add	r3, r2
 80032ec:	617b      	str	r3, [r7, #20]
			flash_temp_data[cpt_address]=*pReadFlash;
 80032ee:	697b      	ldr	r3, [r7, #20]
 80032f0:	681a      	ldr	r2, [r3, #0]
 80032f2:	4927      	ldr	r1, [pc, #156]	; (8003390 <FlashManager_WriteMulti+0xe8>)
 80032f4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80032f6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
		for(cpt_address=0; cpt_address<(FLASH_PAGE_SIZE/4) ;cpt_address++)
 80032fa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80032fc:	3301      	adds	r3, #1
 80032fe:	627b      	str	r3, [r7, #36]	; 0x24
 8003300:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003302:	2bff      	cmp	r3, #255	; 0xff
 8003304:	d9ee      	bls.n	80032e4 <FlashManager_WriteMulti+0x3c>
		}

		//Erase page
		HAL_FLASH_Unlock();
 8003306:	f7fd fe61 	bl	8000fcc <HAL_FLASH_Unlock>
		FlashManager_ErasePage(address);
 800330a:	68f8      	ldr	r0, [r7, #12]
 800330c:	f7ff ffa6 	bl	800325c <FlashManager_ErasePage>

		//Change Data
		for(cpt_address=0; cpt_address<NbWord ;cpt_address++)
 8003310:	2300      	movs	r3, #0
 8003312:	627b      	str	r3, [r7, #36]	; 0x24
 8003314:	e00e      	b.n	8003334 <FlashManager_WriteMulti+0x8c>
		{
			flash_temp_data[(offset_page_address/4)+cpt_address]=data[cpt_address];
 8003316:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003318:	009b      	lsls	r3, r3, #2
 800331a:	687a      	ldr	r2, [r7, #4]
 800331c:	441a      	add	r2, r3
 800331e:	6a3b      	ldr	r3, [r7, #32]
 8003320:	0899      	lsrs	r1, r3, #2
 8003322:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003324:	440b      	add	r3, r1
 8003326:	6812      	ldr	r2, [r2, #0]
 8003328:	4919      	ldr	r1, [pc, #100]	; (8003390 <FlashManager_WriteMulti+0xe8>)
 800332a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
		for(cpt_address=0; cpt_address<NbWord ;cpt_address++)
 800332e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003330:	3301      	adds	r3, #1
 8003332:	627b      	str	r3, [r7, #36]	; 0x24
 8003334:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003336:	68bb      	ldr	r3, [r7, #8]
 8003338:	429a      	cmp	r2, r3
 800333a:	d3ec      	bcc.n	8003316 <FlashManager_WriteMulti+0x6e>
		}

		//Write page
		for(cpt_address=0; cpt_address<(FLASH_PAGE_SIZE/4) ;cpt_address++)
 800333c:	2300      	movs	r3, #0
 800333e:	627b      	str	r3, [r7, #36]	; 0x24
 8003340:	e018      	b.n	8003374 <FlashManager_WriteMulti+0xcc>
		{
			pWriteFlash = begin_page_address+(cpt_address*4);
 8003342:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003344:	009b      	lsls	r3, r3, #2
 8003346:	69fa      	ldr	r2, [r7, #28]
 8003348:	4413      	add	r3, r2
 800334a:	61bb      	str	r3, [r7, #24]
			if (HAL_FLASH_Program(FLASH_TYPEPROGRAM_WORD, pWriteFlash, flash_temp_data[cpt_address]) != HAL_OK)
 800334c:	4a10      	ldr	r2, [pc, #64]	; (8003390 <FlashManager_WriteMulti+0xe8>)
 800334e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003350:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003354:	f04f 0400 	mov.w	r4, #0
 8003358:	461a      	mov	r2, r3
 800335a:	4623      	mov	r3, r4
 800335c:	69b9      	ldr	r1, [r7, #24]
 800335e:	2002      	movs	r0, #2
 8003360:	f7fd fdc4 	bl	8000eec <HAL_FLASH_Program>
 8003364:	4603      	mov	r3, r0
 8003366:	2b00      	cmp	r3, #0
 8003368:	d001      	beq.n	800336e <FlashManager_WriteMulti+0xc6>
				return FLASH_WRITE_ERROR;
 800336a:	2304      	movs	r3, #4
 800336c:	e00a      	b.n	8003384 <FlashManager_WriteMulti+0xdc>
		for(cpt_address=0; cpt_address<(FLASH_PAGE_SIZE/4) ;cpt_address++)
 800336e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003370:	3301      	adds	r3, #1
 8003372:	627b      	str	r3, [r7, #36]	; 0x24
 8003374:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003376:	2bff      	cmp	r3, #255	; 0xff
 8003378:	d9e3      	bls.n	8003342 <FlashManager_WriteMulti+0x9a>
		}

		HAL_FLASH_Lock();
 800337a:	f7fd fe4d 	bl	8001018 <HAL_FLASH_Lock>

		return FLASH_NO_ERROR;
 800337e:	2300      	movs	r3, #0
 8003380:	e000      	b.n	8003384 <FlashManager_WriteMulti+0xdc>
	}
	else
		return FLASH_ERROR_ADDRESS;
 8003382:	2302      	movs	r3, #2
}
 8003384:	4618      	mov	r0, r3
 8003386:	372c      	adds	r7, #44	; 0x2c
 8003388:	46bd      	mov	sp, r7
 800338a:	bd90      	pop	{r4, r7, pc}
 800338c:	0800ffff 	.word	0x0800ffff
 8003390:	20001490 	.word	0x20001490

08003394 <FlashManager_ReadInt32>:

uint32_t FlashManager_ReadInt32(uint32_t address)
{
 8003394:	b480      	push	{r7}
 8003396:	b085      	sub	sp, #20
 8003398:	af00      	add	r7, sp, #0
 800339a:	6078      	str	r0, [r7, #4]
	__IO uint32_t* pReadFlash;

	pReadFlash = address;
 800339c:	687b      	ldr	r3, [r7, #4]
 800339e:	60fb      	str	r3, [r7, #12]
	return *pReadFlash;
 80033a0:	68fb      	ldr	r3, [r7, #12]
 80033a2:	681b      	ldr	r3, [r3, #0]
}
 80033a4:	4618      	mov	r0, r3
 80033a6:	3714      	adds	r7, #20
 80033a8:	46bd      	mov	sp, r7
 80033aa:	bc80      	pop	{r7}
 80033ac:	4770      	bx	lr
	...

080033b0 <Protocol_DMX_init>:
/* Private function -----------------------------------------------*/

/* Public function -----------------------------------------------*/

void Protocol_DMX_init(uint16_t address,UART_HandleTypeDef *ref_uart)
{
 80033b0:	b580      	push	{r7, lr}
 80033b2:	b084      	sub	sp, #16
 80033b4:	af00      	add	r7, sp, #0
 80033b6:	4603      	mov	r3, r0
 80033b8:	6039      	str	r1, [r7, #0]
 80033ba:	80fb      	strh	r3, [r7, #6]
	uint8_t i;

	//init variables
	dmx_Last_Error=DMX_NO_ERROR;
 80033bc:	4b20      	ldr	r3, [pc, #128]	; (8003440 <Protocol_DMX_init+0x90>)
 80033be:	2200      	movs	r2, #0
 80033c0:	701a      	strb	r2, [r3, #0]
	dmx_rx_buff[0]=0;
 80033c2:	4b20      	ldr	r3, [pc, #128]	; (8003444 <Protocol_DMX_init+0x94>)
 80033c4:	2200      	movs	r2, #0
 80033c6:	701a      	strb	r2, [r3, #0]
	dmx_cptAddress=0;
 80033c8:	4b1f      	ldr	r3, [pc, #124]	; (8003448 <Protocol_DMX_init+0x98>)
 80033ca:	2200      	movs	r2, #0
 80033cc:	801a      	strh	r2, [r3, #0]
	dmx_cptByte=0;
 80033ce:	4b1f      	ldr	r3, [pc, #124]	; (800344c <Protocol_DMX_init+0x9c>)
 80033d0:	2200      	movs	r2, #0
 80033d2:	801a      	strh	r2, [r3, #0]
	dmx_ref_buffer=1;
 80033d4:	4b1e      	ldr	r3, [pc, #120]	; (8003450 <Protocol_DMX_init+0xa0>)
 80033d6:	2201      	movs	r2, #1
 80033d8:	701a      	strb	r2, [r3, #0]
	dmx_address_begin = address;
 80033da:	88fb      	ldrh	r3, [r7, #6]
 80033dc:	b2da      	uxtb	r2, r3
 80033de:	4b1d      	ldr	r3, [pc, #116]	; (8003454 <Protocol_DMX_init+0xa4>)
 80033e0:	701a      	strb	r2, [r3, #0]
	dmx_address_end = address + DMX_SIZE_CHANNEL - 1;
 80033e2:	88fb      	ldrh	r3, [r7, #6]
 80033e4:	b2db      	uxtb	r3, r3
 80033e6:	330b      	adds	r3, #11
 80033e8:	b2da      	uxtb	r2, r3
 80033ea:	4b1b      	ldr	r3, [pc, #108]	; (8003458 <Protocol_DMX_init+0xa8>)
 80033ec:	701a      	strb	r2, [r3, #0]
	for (i=0; i<DMX_SIZE_CHANNEL; i++)
 80033ee:	2300      	movs	r3, #0
 80033f0:	73fb      	strb	r3, [r7, #15]
 80033f2:	e00e      	b.n	8003412 <Protocol_DMX_init+0x62>
	{
		dmx_buff1[i]=0;
 80033f4:	7bfb      	ldrb	r3, [r7, #15]
 80033f6:	4a19      	ldr	r2, [pc, #100]	; (800345c <Protocol_DMX_init+0xac>)
 80033f8:	2100      	movs	r1, #0
 80033fa:	54d1      	strb	r1, [r2, r3]
		dmx_buff2[i]=0;
 80033fc:	7bfb      	ldrb	r3, [r7, #15]
 80033fe:	4a18      	ldr	r2, [pc, #96]	; (8003460 <Protocol_DMX_init+0xb0>)
 8003400:	2100      	movs	r1, #0
 8003402:	54d1      	strb	r1, [r2, r3]
		dmx_buff_valid[i]=0;
 8003404:	7bfb      	ldrb	r3, [r7, #15]
 8003406:	4a17      	ldr	r2, [pc, #92]	; (8003464 <Protocol_DMX_init+0xb4>)
 8003408:	2100      	movs	r1, #0
 800340a:	54d1      	strb	r1, [r2, r3]
	for (i=0; i<DMX_SIZE_CHANNEL; i++)
 800340c:	7bfb      	ldrb	r3, [r7, #15]
 800340e:	3301      	adds	r3, #1
 8003410:	73fb      	strb	r3, [r7, #15]
 8003412:	7bfb      	ldrb	r3, [r7, #15]
 8003414:	2b0b      	cmp	r3, #11
 8003416:	d9ed      	bls.n	80033f4 <Protocol_DMX_init+0x44>
	}

	dmx_LastTick = HAL_GetTick();
 8003418:	f7fd f9d0 	bl	80007bc <HAL_GetTick>
 800341c:	4602      	mov	r2, r0
 800341e:	4b12      	ldr	r3, [pc, #72]	; (8003468 <Protocol_DMX_init+0xb8>)
 8003420:	601a      	str	r2, [r3, #0]

	/* Receive one byte in interrupt mode */
	dmx_ref_uart = ref_uart;
 8003422:	4a12      	ldr	r2, [pc, #72]	; (800346c <Protocol_DMX_init+0xbc>)
 8003424:	683b      	ldr	r3, [r7, #0]
 8003426:	6013      	str	r3, [r2, #0]
	HAL_UART_Receive_IT(dmx_ref_uart, dmx_rx_buff, 1);
 8003428:	4b10      	ldr	r3, [pc, #64]	; (800346c <Protocol_DMX_init+0xbc>)
 800342a:	681b      	ldr	r3, [r3, #0]
 800342c:	2201      	movs	r2, #1
 800342e:	4905      	ldr	r1, [pc, #20]	; (8003444 <Protocol_DMX_init+0x94>)
 8003430:	4618      	mov	r0, r3
 8003432:	f7ff fb99 	bl	8002b68 <HAL_UART_Receive_IT>

}
 8003436:	bf00      	nop
 8003438:	3710      	adds	r7, #16
 800343a:	46bd      	mov	sp, r7
 800343c:	bd80      	pop	{r7, pc}
 800343e:	bf00      	nop
 8003440:	200018a8 	.word	0x200018a8
 8003444:	200018ac 	.word	0x200018ac
 8003448:	200018ae 	.word	0x200018ae
 800344c:	200018c8 	.word	0x200018c8
 8003450:	200018ad 	.word	0x200018ad
 8003454:	200018a9 	.word	0x200018a9
 8003458:	20001894 	.word	0x20001894
 800345c:	200018b0 	.word	0x200018b0
 8003460:	200018bc 	.word	0x200018bc
 8003464:	20001898 	.word	0x20001898
 8003468:	20001890 	.word	0x20001890
 800346c:	200018a4 	.word	0x200018a4

08003470 <Protocol_DMX_UartCallback>:


void Protocol_DMX_UartCallback(UART_HandleTypeDef *huart)
{
 8003470:	b580      	push	{r7, lr}
 8003472:	b084      	sub	sp, #16
 8003474:	af00      	add	r7, sp, #0
 8003476:	6078      	str	r0, [r7, #4]
	uint32_t err_code;
	err_code = huart->ErrorCode;
 8003478:	687b      	ldr	r3, [r7, #4]
 800347a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800347c:	60fb      	str	r3, [r7, #12]
	if (huart->Instance == dmx_ref_uart->Instance)
 800347e:	687b      	ldr	r3, [r7, #4]
 8003480:	681a      	ldr	r2, [r3, #0]
 8003482:	4b29      	ldr	r3, [pc, #164]	; (8003528 <Protocol_DMX_UartCallback+0xb8>)
 8003484:	681b      	ldr	r3, [r3, #0]
 8003486:	681b      	ldr	r3, [r3, #0]
 8003488:	429a      	cmp	r2, r3
 800348a:	d148      	bne.n	800351e <Protocol_DMX_UartCallback+0xae>
	{
		/* Receive one byte in interrupt mode */
		HAL_UART_Receive_IT(dmx_ref_uart, dmx_rx_buff, 1);
 800348c:	4b26      	ldr	r3, [pc, #152]	; (8003528 <Protocol_DMX_UartCallback+0xb8>)
 800348e:	681b      	ldr	r3, [r3, #0]
 8003490:	2201      	movs	r2, #1
 8003492:	4926      	ldr	r1, [pc, #152]	; (800352c <Protocol_DMX_UartCallback+0xbc>)
 8003494:	4618      	mov	r0, r3
 8003496:	f7ff fb67 	bl	8002b68 <HAL_UART_Receive_IT>

		//Load buffer
		if(dmx_cptAddress>=dmx_address_begin && dmx_cptAddress<=dmx_address_end)
 800349a:	4b25      	ldr	r3, [pc, #148]	; (8003530 <Protocol_DMX_UartCallback+0xc0>)
 800349c:	781b      	ldrb	r3, [r3, #0]
 800349e:	b29a      	uxth	r2, r3
 80034a0:	4b24      	ldr	r3, [pc, #144]	; (8003534 <Protocol_DMX_UartCallback+0xc4>)
 80034a2:	881b      	ldrh	r3, [r3, #0]
 80034a4:	429a      	cmp	r2, r3
 80034a6:	d813      	bhi.n	80034d0 <Protocol_DMX_UartCallback+0x60>
 80034a8:	4b23      	ldr	r3, [pc, #140]	; (8003538 <Protocol_DMX_UartCallback+0xc8>)
 80034aa:	781b      	ldrb	r3, [r3, #0]
 80034ac:	b29a      	uxth	r2, r3
 80034ae:	4b21      	ldr	r3, [pc, #132]	; (8003534 <Protocol_DMX_UartCallback+0xc4>)
 80034b0:	881b      	ldrh	r3, [r3, #0]
 80034b2:	429a      	cmp	r2, r3
 80034b4:	d30c      	bcc.n	80034d0 <Protocol_DMX_UartCallback+0x60>
				dmx_Last_Error=DMX_ERROR_BUFF;

			if(dmx_buff1[dmx_cptByte] == dmx_buff2[dmx_cptByte])
				dmx_buff_valid[dmx_cptByte] = dmx_buff1[dmx_cptByte];
#else
			dmx_buff_valid[dmx_cptByte]=dmx_rx_buff[0];
 80034b6:	4b21      	ldr	r3, [pc, #132]	; (800353c <Protocol_DMX_UartCallback+0xcc>)
 80034b8:	881b      	ldrh	r3, [r3, #0]
 80034ba:	461a      	mov	r2, r3
 80034bc:	4b1b      	ldr	r3, [pc, #108]	; (800352c <Protocol_DMX_UartCallback+0xbc>)
 80034be:	7819      	ldrb	r1, [r3, #0]
 80034c0:	4b1f      	ldr	r3, [pc, #124]	; (8003540 <Protocol_DMX_UartCallback+0xd0>)
 80034c2:	5499      	strb	r1, [r3, r2]
#endif

			dmx_cptByte++;
 80034c4:	4b1d      	ldr	r3, [pc, #116]	; (800353c <Protocol_DMX_UartCallback+0xcc>)
 80034c6:	881b      	ldrh	r3, [r3, #0]
 80034c8:	3301      	adds	r3, #1
 80034ca:	b29a      	uxth	r2, r3
 80034cc:	4b1b      	ldr	r3, [pc, #108]	; (800353c <Protocol_DMX_UartCallback+0xcc>)
 80034ce:	801a      	strh	r2, [r3, #0]
		}
		dmx_cptAddress++;
 80034d0:	4b18      	ldr	r3, [pc, #96]	; (8003534 <Protocol_DMX_UartCallback+0xc4>)
 80034d2:	881b      	ldrh	r3, [r3, #0]
 80034d4:	3301      	adds	r3, #1
 80034d6:	b29a      	uxth	r2, r3
 80034d8:	4b16      	ldr	r3, [pc, #88]	; (8003534 <Protocol_DMX_UartCallback+0xc4>)
 80034da:	801a      	strh	r2, [r3, #0]

		//New frame detection
		if(err_code==HAL_UART_ERROR_FE)// && rx_buff[0]==0)
 80034dc:	68fb      	ldr	r3, [r7, #12]
 80034de:	2b04      	cmp	r3, #4
 80034e0:	d11d      	bne.n	800351e <Protocol_DMX_UartCallback+0xae>
		{
			dmx_LastTick = HAL_GetTick();
 80034e2:	f7fd f96b 	bl	80007bc <HAL_GetTick>
 80034e6:	4602      	mov	r2, r0
 80034e8:	4b16      	ldr	r3, [pc, #88]	; (8003544 <Protocol_DMX_UartCallback+0xd4>)
 80034ea:	601a      	str	r2, [r3, #0]

			dmx_cptAddress=0;
 80034ec:	4b11      	ldr	r3, [pc, #68]	; (8003534 <Protocol_DMX_UartCallback+0xc4>)
 80034ee:	2200      	movs	r2, #0
 80034f0:	801a      	strh	r2, [r3, #0]
			dmx_cptByte=0;
 80034f2:	4b12      	ldr	r3, [pc, #72]	; (800353c <Protocol_DMX_UartCallback+0xcc>)
 80034f4:	2200      	movs	r2, #0
 80034f6:	801a      	strh	r2, [r3, #0]

			if (dmx_ref_buffer==1)
 80034f8:	4b13      	ldr	r3, [pc, #76]	; (8003548 <Protocol_DMX_UartCallback+0xd8>)
 80034fa:	781b      	ldrb	r3, [r3, #0]
 80034fc:	2b01      	cmp	r3, #1
 80034fe:	d103      	bne.n	8003508 <Protocol_DMX_UartCallback+0x98>
				dmx_ref_buffer=2;
 8003500:	4b11      	ldr	r3, [pc, #68]	; (8003548 <Protocol_DMX_UartCallback+0xd8>)
 8003502:	2202      	movs	r2, #2
 8003504:	701a      	strb	r2, [r3, #0]
				dmx_ref_buffer=1;
			else
				dmx_Last_Error=DMX_ERROR_BUFF;
		}
	}
}
 8003506:	e00a      	b.n	800351e <Protocol_DMX_UartCallback+0xae>
			else if (dmx_ref_buffer==2)
 8003508:	4b0f      	ldr	r3, [pc, #60]	; (8003548 <Protocol_DMX_UartCallback+0xd8>)
 800350a:	781b      	ldrb	r3, [r3, #0]
 800350c:	2b02      	cmp	r3, #2
 800350e:	d103      	bne.n	8003518 <Protocol_DMX_UartCallback+0xa8>
				dmx_ref_buffer=1;
 8003510:	4b0d      	ldr	r3, [pc, #52]	; (8003548 <Protocol_DMX_UartCallback+0xd8>)
 8003512:	2201      	movs	r2, #1
 8003514:	701a      	strb	r2, [r3, #0]
}
 8003516:	e002      	b.n	800351e <Protocol_DMX_UartCallback+0xae>
				dmx_Last_Error=DMX_ERROR_BUFF;
 8003518:	4b0c      	ldr	r3, [pc, #48]	; (800354c <Protocol_DMX_UartCallback+0xdc>)
 800351a:	2201      	movs	r2, #1
 800351c:	701a      	strb	r2, [r3, #0]
}
 800351e:	bf00      	nop
 8003520:	3710      	adds	r7, #16
 8003522:	46bd      	mov	sp, r7
 8003524:	bd80      	pop	{r7, pc}
 8003526:	bf00      	nop
 8003528:	200018a4 	.word	0x200018a4
 800352c:	200018ac 	.word	0x200018ac
 8003530:	200018a9 	.word	0x200018a9
 8003534:	200018ae 	.word	0x200018ae
 8003538:	20001894 	.word	0x20001894
 800353c:	200018c8 	.word	0x200018c8
 8003540:	20001898 	.word	0x20001898
 8003544:	20001890 	.word	0x20001890
 8003548:	200018ad 	.word	0x200018ad
 800354c:	200018a8 	.word	0x200018a8

08003550 <Protocol_DMX_GetValue>:


uint8_t Protocol_DMX_GetValue (uint8_t channel)
{
 8003550:	b480      	push	{r7}
 8003552:	b083      	sub	sp, #12
 8003554:	af00      	add	r7, sp, #0
 8003556:	4603      	mov	r3, r0
 8003558:	71fb      	strb	r3, [r7, #7]
	if(channel==0 || channel>DMX_SIZE_CHANNEL)
 800355a:	79fb      	ldrb	r3, [r7, #7]
 800355c:	2b00      	cmp	r3, #0
 800355e:	d002      	beq.n	8003566 <Protocol_DMX_GetValue+0x16>
 8003560:	79fb      	ldrb	r3, [r7, #7]
 8003562:	2b0c      	cmp	r3, #12
 8003564:	d901      	bls.n	800356a <Protocol_DMX_GetValue+0x1a>
		return 0;
 8003566:	2300      	movs	r3, #0
 8003568:	e003      	b.n	8003572 <Protocol_DMX_GetValue+0x22>
	else
		return dmx_buff_valid[channel-1];
 800356a:	79fb      	ldrb	r3, [r7, #7]
 800356c:	3b01      	subs	r3, #1
 800356e:	4a03      	ldr	r2, [pc, #12]	; (800357c <Protocol_DMX_GetValue+0x2c>)
 8003570:	5cd3      	ldrb	r3, [r2, r3]
}
 8003572:	4618      	mov	r0, r3
 8003574:	370c      	adds	r7, #12
 8003576:	46bd      	mov	sp, r7
 8003578:	bc80      	pop	{r7}
 800357a:	4770      	bx	lr
 800357c:	20001898 	.word	0x20001898

08003580 <Protocol_DMX_GetLastTickFrame>:


uint32_t Protocol_DMX_GetLastTickFrame (void)
{
 8003580:	b480      	push	{r7}
 8003582:	af00      	add	r7, sp, #0
	return dmx_LastTick;
 8003584:	4b02      	ldr	r3, [pc, #8]	; (8003590 <Protocol_DMX_GetLastTickFrame+0x10>)
 8003586:	681b      	ldr	r3, [r3, #0]
}
 8003588:	4618      	mov	r0, r3
 800358a:	46bd      	mov	sp, r7
 800358c:	bc80      	pop	{r7}
 800358e:	4770      	bx	lr
 8003590:	20001890 	.word	0x20001890

08003594 <GENE_I2C_Init>:

/* Private function -----------------------------------------------*/

/* Public function -----------------------------------------------*/
void GENE_I2C_Init(GPIO_TypeDef * SDA_Port, uint16_t SDA_Pin, GPIO_TypeDef * SCL_Port, uint16_t SCL_Pin)
{
 8003594:	b580      	push	{r7, lr}
 8003596:	b084      	sub	sp, #16
 8003598:	af00      	add	r7, sp, #0
 800359a:	60f8      	str	r0, [r7, #12]
 800359c:	607a      	str	r2, [r7, #4]
 800359e:	461a      	mov	r2, r3
 80035a0:	460b      	mov	r3, r1
 80035a2:	817b      	strh	r3, [r7, #10]
 80035a4:	4613      	mov	r3, r2
 80035a6:	813b      	strh	r3, [r7, #8]
	pSDA_Port = SDA_Port;
 80035a8:	4a0f      	ldr	r2, [pc, #60]	; (80035e8 <GENE_I2C_Init+0x54>)
 80035aa:	68fb      	ldr	r3, [r7, #12]
 80035ac:	6013      	str	r3, [r2, #0]
	pSCL_Port = SCL_Port;
 80035ae:	4a0f      	ldr	r2, [pc, #60]	; (80035ec <GENE_I2C_Init+0x58>)
 80035b0:	687b      	ldr	r3, [r7, #4]
 80035b2:	6013      	str	r3, [r2, #0]
	iSDA_Pin = SDA_Pin;
 80035b4:	4a0e      	ldr	r2, [pc, #56]	; (80035f0 <GENE_I2C_Init+0x5c>)
 80035b6:	897b      	ldrh	r3, [r7, #10]
 80035b8:	8013      	strh	r3, [r2, #0]
	iSCL_Pin = SCL_Pin;
 80035ba:	4a0e      	ldr	r2, [pc, #56]	; (80035f4 <GENE_I2C_Init+0x60>)
 80035bc:	893b      	ldrh	r3, [r7, #8]
 80035be:	8013      	strh	r3, [r2, #0]

	HAL_GPIO_WritePin(pSDA_Port, iSDA_Pin, GPIO_PIN_SET);
 80035c0:	4b09      	ldr	r3, [pc, #36]	; (80035e8 <GENE_I2C_Init+0x54>)
 80035c2:	6818      	ldr	r0, [r3, #0]
 80035c4:	4b0a      	ldr	r3, [pc, #40]	; (80035f0 <GENE_I2C_Init+0x5c>)
 80035c6:	881b      	ldrh	r3, [r3, #0]
 80035c8:	2201      	movs	r2, #1
 80035ca:	4619      	mov	r1, r3
 80035cc:	f7fd ffff 	bl	80015ce <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(pSCL_Port, iSCL_Pin, GPIO_PIN_SET);
 80035d0:	4b06      	ldr	r3, [pc, #24]	; (80035ec <GENE_I2C_Init+0x58>)
 80035d2:	6818      	ldr	r0, [r3, #0]
 80035d4:	4b07      	ldr	r3, [pc, #28]	; (80035f4 <GENE_I2C_Init+0x60>)
 80035d6:	881b      	ldrh	r3, [r3, #0]
 80035d8:	2201      	movs	r2, #1
 80035da:	4619      	mov	r1, r3
 80035dc:	f7fd fff7 	bl	80015ce <HAL_GPIO_WritePin>
}
 80035e0:	bf00      	nop
 80035e2:	3710      	adds	r7, #16
 80035e4:	46bd      	mov	sp, r7
 80035e6:	bd80      	pop	{r7, pc}
 80035e8:	200018cc 	.word	0x200018cc
 80035ec:	200018d4 	.word	0x200018d4
 80035f0:	200018d0 	.word	0x200018d0
 80035f4:	200018d2 	.word	0x200018d2

080035f8 <GENE_I2C_Master_Transmit>:

void GENE_I2C_Master_Transmit(uint8_t Address, uint8_t data[], uint16_t count)
{
 80035f8:	b580      	push	{r7, lr}
 80035fa:	b084      	sub	sp, #16
 80035fc:	af00      	add	r7, sp, #0
 80035fe:	4603      	mov	r3, r0
 8003600:	6039      	str	r1, [r7, #0]
 8003602:	71fb      	strb	r3, [r7, #7]
 8003604:	4613      	mov	r3, r2
 8003606:	80bb      	strh	r3, [r7, #4]
	uint8_t i,j,d;

	//START
	HAL_GPIO_WritePin(pSDA_Port, iSDA_Pin, GPIO_PIN_RESET);
 8003608:	4b82      	ldr	r3, [pc, #520]	; (8003814 <GENE_I2C_Master_Transmit+0x21c>)
 800360a:	6818      	ldr	r0, [r3, #0]
 800360c:	4b82      	ldr	r3, [pc, #520]	; (8003818 <GENE_I2C_Master_Transmit+0x220>)
 800360e:	881b      	ldrh	r3, [r3, #0]
 8003610:	2200      	movs	r2, #0
 8003612:	4619      	mov	r1, r3
 8003614:	f7fd ffdb 	bl	80015ce <HAL_GPIO_WritePin>
	I2C_usDelay(1);
 8003618:	2001      	movs	r0, #1
 800361a:	f000 f903 	bl	8003824 <I2C_usDelay>
	HAL_GPIO_WritePin(pSCL_Port, iSCL_Pin, GPIO_PIN_RESET);
 800361e:	4b7f      	ldr	r3, [pc, #508]	; (800381c <GENE_I2C_Master_Transmit+0x224>)
 8003620:	6818      	ldr	r0, [r3, #0]
 8003622:	4b7f      	ldr	r3, [pc, #508]	; (8003820 <GENE_I2C_Master_Transmit+0x228>)
 8003624:	881b      	ldrh	r3, [r3, #0]
 8003626:	2200      	movs	r2, #0
 8003628:	4619      	mov	r1, r3
 800362a:	f7fd ffd0 	bl	80015ce <HAL_GPIO_WritePin>
	I2C_usDelay(1);
 800362e:	2001      	movs	r0, #1
 8003630:	f000 f8f8 	bl	8003824 <I2C_usDelay>

	for(i=7; i>0; i--)	//Address b7-1
 8003634:	2307      	movs	r3, #7
 8003636:	73fb      	strb	r3, [r7, #15]
 8003638:	e02a      	b.n	8003690 <GENE_I2C_Master_Transmit+0x98>
	{
		HAL_GPIO_WritePin(pSDA_Port, iSDA_Pin, (Address>>i)&0x0001);
 800363a:	4b76      	ldr	r3, [pc, #472]	; (8003814 <GENE_I2C_Master_Transmit+0x21c>)
 800363c:	6818      	ldr	r0, [r3, #0]
 800363e:	4b76      	ldr	r3, [pc, #472]	; (8003818 <GENE_I2C_Master_Transmit+0x220>)
 8003640:	8819      	ldrh	r1, [r3, #0]
 8003642:	79fa      	ldrb	r2, [r7, #7]
 8003644:	7bfb      	ldrb	r3, [r7, #15]
 8003646:	fa42 f303 	asr.w	r3, r2, r3
 800364a:	b2db      	uxtb	r3, r3
 800364c:	f003 0301 	and.w	r3, r3, #1
 8003650:	b2db      	uxtb	r3, r3
 8003652:	461a      	mov	r2, r3
 8003654:	f7fd ffbb 	bl	80015ce <HAL_GPIO_WritePin>
		I2C_usDelay(1);
 8003658:	2001      	movs	r0, #1
 800365a:	f000 f8e3 	bl	8003824 <I2C_usDelay>
		HAL_GPIO_WritePin(pSCL_Port, iSCL_Pin, GPIO_PIN_SET);
 800365e:	4b6f      	ldr	r3, [pc, #444]	; (800381c <GENE_I2C_Master_Transmit+0x224>)
 8003660:	6818      	ldr	r0, [r3, #0]
 8003662:	4b6f      	ldr	r3, [pc, #444]	; (8003820 <GENE_I2C_Master_Transmit+0x228>)
 8003664:	881b      	ldrh	r3, [r3, #0]
 8003666:	2201      	movs	r2, #1
 8003668:	4619      	mov	r1, r3
 800366a:	f7fd ffb0 	bl	80015ce <HAL_GPIO_WritePin>
		I2C_usDelay(1);
 800366e:	2001      	movs	r0, #1
 8003670:	f000 f8d8 	bl	8003824 <I2C_usDelay>
		HAL_GPIO_WritePin(pSCL_Port, iSCL_Pin, GPIO_PIN_RESET);
 8003674:	4b69      	ldr	r3, [pc, #420]	; (800381c <GENE_I2C_Master_Transmit+0x224>)
 8003676:	6818      	ldr	r0, [r3, #0]
 8003678:	4b69      	ldr	r3, [pc, #420]	; (8003820 <GENE_I2C_Master_Transmit+0x228>)
 800367a:	881b      	ldrh	r3, [r3, #0]
 800367c:	2200      	movs	r2, #0
 800367e:	4619      	mov	r1, r3
 8003680:	f7fd ffa5 	bl	80015ce <HAL_GPIO_WritePin>
		I2C_usDelay(1);
 8003684:	2001      	movs	r0, #1
 8003686:	f000 f8cd 	bl	8003824 <I2C_usDelay>
	for(i=7; i>0; i--)	//Address b7-1
 800368a:	7bfb      	ldrb	r3, [r7, #15]
 800368c:	3b01      	subs	r3, #1
 800368e:	73fb      	strb	r3, [r7, #15]
 8003690:	7bfb      	ldrb	r3, [r7, #15]
 8003692:	2b00      	cmp	r3, #0
 8003694:	d1d1      	bne.n	800363a <GENE_I2C_Master_Transmit+0x42>
	}

	//Address b0
	HAL_GPIO_WritePin(pSDA_Port, iSDA_Pin, GPIO_PIN_RESET);
 8003696:	4b5f      	ldr	r3, [pc, #380]	; (8003814 <GENE_I2C_Master_Transmit+0x21c>)
 8003698:	6818      	ldr	r0, [r3, #0]
 800369a:	4b5f      	ldr	r3, [pc, #380]	; (8003818 <GENE_I2C_Master_Transmit+0x220>)
 800369c:	881b      	ldrh	r3, [r3, #0]
 800369e:	2200      	movs	r2, #0
 80036a0:	4619      	mov	r1, r3
 80036a2:	f7fd ff94 	bl	80015ce <HAL_GPIO_WritePin>
	I2C_usDelay(1);
 80036a6:	2001      	movs	r0, #1
 80036a8:	f000 f8bc 	bl	8003824 <I2C_usDelay>
	HAL_GPIO_WritePin(pSCL_Port, iSCL_Pin, GPIO_PIN_SET);
 80036ac:	4b5b      	ldr	r3, [pc, #364]	; (800381c <GENE_I2C_Master_Transmit+0x224>)
 80036ae:	6818      	ldr	r0, [r3, #0]
 80036b0:	4b5b      	ldr	r3, [pc, #364]	; (8003820 <GENE_I2C_Master_Transmit+0x228>)
 80036b2:	881b      	ldrh	r3, [r3, #0]
 80036b4:	2201      	movs	r2, #1
 80036b6:	4619      	mov	r1, r3
 80036b8:	f7fd ff89 	bl	80015ce <HAL_GPIO_WritePin>
	I2C_usDelay(1);
 80036bc:	2001      	movs	r0, #1
 80036be:	f000 f8b1 	bl	8003824 <I2C_usDelay>
	HAL_GPIO_WritePin(pSCL_Port, iSCL_Pin, GPIO_PIN_RESET);
 80036c2:	4b56      	ldr	r3, [pc, #344]	; (800381c <GENE_I2C_Master_Transmit+0x224>)
 80036c4:	6818      	ldr	r0, [r3, #0]
 80036c6:	4b56      	ldr	r3, [pc, #344]	; (8003820 <GENE_I2C_Master_Transmit+0x228>)
 80036c8:	881b      	ldrh	r3, [r3, #0]
 80036ca:	2200      	movs	r2, #0
 80036cc:	4619      	mov	r1, r3
 80036ce:	f7fd ff7e 	bl	80015ce <HAL_GPIO_WritePin>
	I2C_usDelay(1);
 80036d2:	2001      	movs	r0, #1
 80036d4:	f000 f8a6 	bl	8003824 <I2C_usDelay>

	//ACK
	HAL_GPIO_WritePin(pSDA_Port, iSDA_Pin, GPIO_PIN_SET);
 80036d8:	4b4e      	ldr	r3, [pc, #312]	; (8003814 <GENE_I2C_Master_Transmit+0x21c>)
 80036da:	6818      	ldr	r0, [r3, #0]
 80036dc:	4b4e      	ldr	r3, [pc, #312]	; (8003818 <GENE_I2C_Master_Transmit+0x220>)
 80036de:	881b      	ldrh	r3, [r3, #0]
 80036e0:	2201      	movs	r2, #1
 80036e2:	4619      	mov	r1, r3
 80036e4:	f7fd ff73 	bl	80015ce <HAL_GPIO_WritePin>
	I2C_usDelay(1);
 80036e8:	2001      	movs	r0, #1
 80036ea:	f000 f89b 	bl	8003824 <I2C_usDelay>
	HAL_GPIO_WritePin(pSCL_Port, iSCL_Pin, GPIO_PIN_SET);
 80036ee:	4b4b      	ldr	r3, [pc, #300]	; (800381c <GENE_I2C_Master_Transmit+0x224>)
 80036f0:	6818      	ldr	r0, [r3, #0]
 80036f2:	4b4b      	ldr	r3, [pc, #300]	; (8003820 <GENE_I2C_Master_Transmit+0x228>)
 80036f4:	881b      	ldrh	r3, [r3, #0]
 80036f6:	2201      	movs	r2, #1
 80036f8:	4619      	mov	r1, r3
 80036fa:	f7fd ff68 	bl	80015ce <HAL_GPIO_WritePin>
	I2C_usDelay(1);
 80036fe:	2001      	movs	r0, #1
 8003700:	f000 f890 	bl	8003824 <I2C_usDelay>
	HAL_GPIO_WritePin(pSCL_Port, iSCL_Pin, GPIO_PIN_RESET);
 8003704:	4b45      	ldr	r3, [pc, #276]	; (800381c <GENE_I2C_Master_Transmit+0x224>)
 8003706:	6818      	ldr	r0, [r3, #0]
 8003708:	4b45      	ldr	r3, [pc, #276]	; (8003820 <GENE_I2C_Master_Transmit+0x228>)
 800370a:	881b      	ldrh	r3, [r3, #0]
 800370c:	2200      	movs	r2, #0
 800370e:	4619      	mov	r1, r3
 8003710:	f7fd ff5d 	bl	80015ce <HAL_GPIO_WritePin>
	I2C_usDelay(1);
 8003714:	2001      	movs	r0, #1
 8003716:	f000 f885 	bl	8003824 <I2C_usDelay>

	//Data
	for(j=0; j<count; j++)
 800371a:	2300      	movs	r3, #0
 800371c:	73bb      	strb	r3, [r7, #14]
 800371e:	e05a      	b.n	80037d6 <GENE_I2C_Master_Transmit+0x1de>
	{
		for(i=8; i>0; i--)
 8003720:	2308      	movs	r3, #8
 8003722:	73fb      	strb	r3, [r7, #15]
 8003724:	e030      	b.n	8003788 <GENE_I2C_Master_Transmit+0x190>
		{
			d = data[j];
 8003726:	7bbb      	ldrb	r3, [r7, #14]
 8003728:	683a      	ldr	r2, [r7, #0]
 800372a:	4413      	add	r3, r2
 800372c:	781b      	ldrb	r3, [r3, #0]
 800372e:	737b      	strb	r3, [r7, #13]
			HAL_GPIO_WritePin(pSDA_Port, iSDA_Pin, (d>>(i-1))&0x0001);
 8003730:	4b38      	ldr	r3, [pc, #224]	; (8003814 <GENE_I2C_Master_Transmit+0x21c>)
 8003732:	6818      	ldr	r0, [r3, #0]
 8003734:	4b38      	ldr	r3, [pc, #224]	; (8003818 <GENE_I2C_Master_Transmit+0x220>)
 8003736:	8819      	ldrh	r1, [r3, #0]
 8003738:	7b7a      	ldrb	r2, [r7, #13]
 800373a:	7bfb      	ldrb	r3, [r7, #15]
 800373c:	3b01      	subs	r3, #1
 800373e:	fa42 f303 	asr.w	r3, r2, r3
 8003742:	b2db      	uxtb	r3, r3
 8003744:	f003 0301 	and.w	r3, r3, #1
 8003748:	b2db      	uxtb	r3, r3
 800374a:	461a      	mov	r2, r3
 800374c:	f7fd ff3f 	bl	80015ce <HAL_GPIO_WritePin>
			I2C_usDelay(1);
 8003750:	2001      	movs	r0, #1
 8003752:	f000 f867 	bl	8003824 <I2C_usDelay>
			HAL_GPIO_WritePin(pSCL_Port, iSCL_Pin, GPIO_PIN_SET);
 8003756:	4b31      	ldr	r3, [pc, #196]	; (800381c <GENE_I2C_Master_Transmit+0x224>)
 8003758:	6818      	ldr	r0, [r3, #0]
 800375a:	4b31      	ldr	r3, [pc, #196]	; (8003820 <GENE_I2C_Master_Transmit+0x228>)
 800375c:	881b      	ldrh	r3, [r3, #0]
 800375e:	2201      	movs	r2, #1
 8003760:	4619      	mov	r1, r3
 8003762:	f7fd ff34 	bl	80015ce <HAL_GPIO_WritePin>
			I2C_usDelay(1);
 8003766:	2001      	movs	r0, #1
 8003768:	f000 f85c 	bl	8003824 <I2C_usDelay>
			HAL_GPIO_WritePin(pSCL_Port, iSCL_Pin, GPIO_PIN_RESET);
 800376c:	4b2b      	ldr	r3, [pc, #172]	; (800381c <GENE_I2C_Master_Transmit+0x224>)
 800376e:	6818      	ldr	r0, [r3, #0]
 8003770:	4b2b      	ldr	r3, [pc, #172]	; (8003820 <GENE_I2C_Master_Transmit+0x228>)
 8003772:	881b      	ldrh	r3, [r3, #0]
 8003774:	2200      	movs	r2, #0
 8003776:	4619      	mov	r1, r3
 8003778:	f7fd ff29 	bl	80015ce <HAL_GPIO_WritePin>
			I2C_usDelay(1);
 800377c:	2001      	movs	r0, #1
 800377e:	f000 f851 	bl	8003824 <I2C_usDelay>
		for(i=8; i>0; i--)
 8003782:	7bfb      	ldrb	r3, [r7, #15]
 8003784:	3b01      	subs	r3, #1
 8003786:	73fb      	strb	r3, [r7, #15]
 8003788:	7bfb      	ldrb	r3, [r7, #15]
 800378a:	2b00      	cmp	r3, #0
 800378c:	d1cb      	bne.n	8003726 <GENE_I2C_Master_Transmit+0x12e>
		}

		//ACK
		HAL_GPIO_WritePin(pSDA_Port, iSDA_Pin, GPIO_PIN_SET);
 800378e:	4b21      	ldr	r3, [pc, #132]	; (8003814 <GENE_I2C_Master_Transmit+0x21c>)
 8003790:	6818      	ldr	r0, [r3, #0]
 8003792:	4b21      	ldr	r3, [pc, #132]	; (8003818 <GENE_I2C_Master_Transmit+0x220>)
 8003794:	881b      	ldrh	r3, [r3, #0]
 8003796:	2201      	movs	r2, #1
 8003798:	4619      	mov	r1, r3
 800379a:	f7fd ff18 	bl	80015ce <HAL_GPIO_WritePin>
		I2C_usDelay(1);
 800379e:	2001      	movs	r0, #1
 80037a0:	f000 f840 	bl	8003824 <I2C_usDelay>
		HAL_GPIO_WritePin(pSCL_Port, iSCL_Pin, GPIO_PIN_SET);
 80037a4:	4b1d      	ldr	r3, [pc, #116]	; (800381c <GENE_I2C_Master_Transmit+0x224>)
 80037a6:	6818      	ldr	r0, [r3, #0]
 80037a8:	4b1d      	ldr	r3, [pc, #116]	; (8003820 <GENE_I2C_Master_Transmit+0x228>)
 80037aa:	881b      	ldrh	r3, [r3, #0]
 80037ac:	2201      	movs	r2, #1
 80037ae:	4619      	mov	r1, r3
 80037b0:	f7fd ff0d 	bl	80015ce <HAL_GPIO_WritePin>
		I2C_usDelay(1);
 80037b4:	2001      	movs	r0, #1
 80037b6:	f000 f835 	bl	8003824 <I2C_usDelay>
		HAL_GPIO_WritePin(pSCL_Port, iSCL_Pin, GPIO_PIN_RESET);
 80037ba:	4b18      	ldr	r3, [pc, #96]	; (800381c <GENE_I2C_Master_Transmit+0x224>)
 80037bc:	6818      	ldr	r0, [r3, #0]
 80037be:	4b18      	ldr	r3, [pc, #96]	; (8003820 <GENE_I2C_Master_Transmit+0x228>)
 80037c0:	881b      	ldrh	r3, [r3, #0]
 80037c2:	2200      	movs	r2, #0
 80037c4:	4619      	mov	r1, r3
 80037c6:	f7fd ff02 	bl	80015ce <HAL_GPIO_WritePin>
		I2C_usDelay(1);
 80037ca:	2001      	movs	r0, #1
 80037cc:	f000 f82a 	bl	8003824 <I2C_usDelay>
	for(j=0; j<count; j++)
 80037d0:	7bbb      	ldrb	r3, [r7, #14]
 80037d2:	3301      	adds	r3, #1
 80037d4:	73bb      	strb	r3, [r7, #14]
 80037d6:	7bbb      	ldrb	r3, [r7, #14]
 80037d8:	b29b      	uxth	r3, r3
 80037da:	88ba      	ldrh	r2, [r7, #4]
 80037dc:	429a      	cmp	r2, r3
 80037de:	d89f      	bhi.n	8003720 <GENE_I2C_Master_Transmit+0x128>
	}

	//STOP
	HAL_GPIO_WritePin(pSCL_Port, iSCL_Pin, GPIO_PIN_SET);
 80037e0:	4b0e      	ldr	r3, [pc, #56]	; (800381c <GENE_I2C_Master_Transmit+0x224>)
 80037e2:	6818      	ldr	r0, [r3, #0]
 80037e4:	4b0e      	ldr	r3, [pc, #56]	; (8003820 <GENE_I2C_Master_Transmit+0x228>)
 80037e6:	881b      	ldrh	r3, [r3, #0]
 80037e8:	2201      	movs	r2, #1
 80037ea:	4619      	mov	r1, r3
 80037ec:	f7fd feef 	bl	80015ce <HAL_GPIO_WritePin>
	I2C_usDelay(1);
 80037f0:	2001      	movs	r0, #1
 80037f2:	f000 f817 	bl	8003824 <I2C_usDelay>
	HAL_GPIO_WritePin(pSDA_Port, iSDA_Pin, GPIO_PIN_SET);
 80037f6:	4b07      	ldr	r3, [pc, #28]	; (8003814 <GENE_I2C_Master_Transmit+0x21c>)
 80037f8:	6818      	ldr	r0, [r3, #0]
 80037fa:	4b07      	ldr	r3, [pc, #28]	; (8003818 <GENE_I2C_Master_Transmit+0x220>)
 80037fc:	881b      	ldrh	r3, [r3, #0]
 80037fe:	2201      	movs	r2, #1
 8003800:	4619      	mov	r1, r3
 8003802:	f7fd fee4 	bl	80015ce <HAL_GPIO_WritePin>
	I2C_usDelay(1);
 8003806:	2001      	movs	r0, #1
 8003808:	f000 f80c 	bl	8003824 <I2C_usDelay>
}
 800380c:	bf00      	nop
 800380e:	3710      	adds	r7, #16
 8003810:	46bd      	mov	sp, r7
 8003812:	bd80      	pop	{r7, pc}
 8003814:	200018cc 	.word	0x200018cc
 8003818:	200018d0 	.word	0x200018d0
 800381c:	200018d4 	.word	0x200018d4
 8003820:	200018d2 	.word	0x200018d2

08003824 <I2C_usDelay>:


void I2C_usDelay(uint32_t t)
{
 8003824:	b480      	push	{r7}
 8003826:	b083      	sub	sp, #12
 8003828:	af00      	add	r7, sp, #0
 800382a:	6078      	str	r0, [r7, #4]
	for(uint32_t cpt = t; cpt--; cpt>0)
	{
		//cptus = t/BASE_TIME_US;
		//while(cptus--);
	}*/
}
 800382c:	bf00      	nop
 800382e:	370c      	adds	r7, #12
 8003830:	46bd      	mov	sp, r7
 8003832:	bc80      	pop	{r7}
 8003834:	4770      	bx	lr

08003836 <makeFreeRtosPriority>:

extern void xPortSysTickHandler(void);

/* Convert from CMSIS type osPriority to FreeRTOS priority number */
static unsigned portBASE_TYPE makeFreeRtosPriority (osPriority priority)
{
 8003836:	b480      	push	{r7}
 8003838:	b085      	sub	sp, #20
 800383a:	af00      	add	r7, sp, #0
 800383c:	4603      	mov	r3, r0
 800383e:	80fb      	strh	r3, [r7, #6]
  unsigned portBASE_TYPE fpriority = tskIDLE_PRIORITY;
 8003840:	2300      	movs	r3, #0
 8003842:	60fb      	str	r3, [r7, #12]
  
  if (priority != osPriorityError) {
 8003844:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8003848:	2b84      	cmp	r3, #132	; 0x84
 800384a:	d005      	beq.n	8003858 <makeFreeRtosPriority+0x22>
    fpriority += (priority - osPriorityIdle);
 800384c:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 8003850:	68fb      	ldr	r3, [r7, #12]
 8003852:	4413      	add	r3, r2
 8003854:	3303      	adds	r3, #3
 8003856:	60fb      	str	r3, [r7, #12]
  }
  
  return fpriority;
 8003858:	68fb      	ldr	r3, [r7, #12]
}
 800385a:	4618      	mov	r0, r3
 800385c:	3714      	adds	r7, #20
 800385e:	46bd      	mov	sp, r7
 8003860:	bc80      	pop	{r7}
 8003862:	4770      	bx	lr

08003864 <osKernelStart>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval status code that indicates the execution status of the function
* @note   MUST REMAIN UNCHANGED: \b osKernelStart shall be consistent in every CMSIS-RTOS.
*/
osStatus osKernelStart (void)
{
 8003864:	b580      	push	{r7, lr}
 8003866:	af00      	add	r7, sp, #0
  vTaskStartScheduler();
 8003868:	f000 facc 	bl	8003e04 <vTaskStartScheduler>
  
  return osOK;
 800386c:	2300      	movs	r3, #0
}
 800386e:	4618      	mov	r0, r3
 8003870:	bd80      	pop	{r7, pc}

08003872 <osThreadCreate>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval thread ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osThreadCreate shall be consistent in every CMSIS-RTOS.
*/
osThreadId osThreadCreate (const osThreadDef_t *thread_def, void *argument)
{
 8003872:	b5f0      	push	{r4, r5, r6, r7, lr}
 8003874:	b089      	sub	sp, #36	; 0x24
 8003876:	af04      	add	r7, sp, #16
 8003878:	6078      	str	r0, [r7, #4]
 800387a:	6039      	str	r1, [r7, #0]
  TaskHandle_t handle;
  
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) &&  ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
  if((thread_def->buffer != NULL) && (thread_def->controlblock != NULL)) {
 800387c:	687b      	ldr	r3, [r7, #4]
 800387e:	695b      	ldr	r3, [r3, #20]
 8003880:	2b00      	cmp	r3, #0
 8003882:	d020      	beq.n	80038c6 <osThreadCreate+0x54>
 8003884:	687b      	ldr	r3, [r7, #4]
 8003886:	699b      	ldr	r3, [r3, #24]
 8003888:	2b00      	cmp	r3, #0
 800388a:	d01c      	beq.n	80038c6 <osThreadCreate+0x54>
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 800388c:	687b      	ldr	r3, [r7, #4]
 800388e:	685c      	ldr	r4, [r3, #4]
 8003890:	687b      	ldr	r3, [r7, #4]
 8003892:	681d      	ldr	r5, [r3, #0]
 8003894:	687b      	ldr	r3, [r7, #4]
 8003896:	691e      	ldr	r6, [r3, #16]
 8003898:	687b      	ldr	r3, [r7, #4]
 800389a:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 800389e:	4618      	mov	r0, r3
 80038a0:	f7ff ffc9 	bl	8003836 <makeFreeRtosPriority>
 80038a4:	4601      	mov	r1, r0
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
              thread_def->buffer, thread_def->controlblock);
 80038a6:	687b      	ldr	r3, [r7, #4]
 80038a8:	695b      	ldr	r3, [r3, #20]
 80038aa:	687a      	ldr	r2, [r7, #4]
 80038ac:	6992      	ldr	r2, [r2, #24]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 80038ae:	9202      	str	r2, [sp, #8]
 80038b0:	9301      	str	r3, [sp, #4]
 80038b2:	9100      	str	r1, [sp, #0]
 80038b4:	683b      	ldr	r3, [r7, #0]
 80038b6:	4632      	mov	r2, r6
 80038b8:	4629      	mov	r1, r5
 80038ba:	4620      	mov	r0, r4
 80038bc:	f000 f8e8 	bl	8003a90 <xTaskCreateStatic>
 80038c0:	4603      	mov	r3, r0
 80038c2:	60fb      	str	r3, [r7, #12]
 80038c4:	e01c      	b.n	8003900 <osThreadCreate+0x8e>
  }
  else {
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 80038c6:	687b      	ldr	r3, [r7, #4]
 80038c8:	685c      	ldr	r4, [r3, #4]
 80038ca:	687b      	ldr	r3, [r7, #4]
 80038cc:	681d      	ldr	r5, [r3, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 80038ce:	687b      	ldr	r3, [r7, #4]
 80038d0:	691b      	ldr	r3, [r3, #16]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 80038d2:	b29e      	uxth	r6, r3
 80038d4:	687b      	ldr	r3, [r7, #4]
 80038d6:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 80038da:	4618      	mov	r0, r3
 80038dc:	f7ff ffab 	bl	8003836 <makeFreeRtosPriority>
 80038e0:	4602      	mov	r2, r0
 80038e2:	f107 030c 	add.w	r3, r7, #12
 80038e6:	9301      	str	r3, [sp, #4]
 80038e8:	9200      	str	r2, [sp, #0]
 80038ea:	683b      	ldr	r3, [r7, #0]
 80038ec:	4632      	mov	r2, r6
 80038ee:	4629      	mov	r1, r5
 80038f0:	4620      	mov	r0, r4
 80038f2:	f000 f926 	bl	8003b42 <xTaskCreate>
 80038f6:	4603      	mov	r3, r0
 80038f8:	2b01      	cmp	r3, #1
 80038fa:	d001      	beq.n	8003900 <osThreadCreate+0x8e>
              &handle) != pdPASS)  {
      return NULL;
 80038fc:	2300      	movs	r3, #0
 80038fe:	e000      	b.n	8003902 <osThreadCreate+0x90>
                   &handle) != pdPASS)  {
    return NULL;
  }     
#endif
  
  return handle;
 8003900:	68fb      	ldr	r3, [r7, #12]
}
 8003902:	4618      	mov	r0, r3
 8003904:	3714      	adds	r7, #20
 8003906:	46bd      	mov	sp, r7
 8003908:	bdf0      	pop	{r4, r5, r6, r7, pc}

0800390a <osDelay>:
* @brief   Wait for Timeout (Time Delay)
* @param   millisec      time delay value
* @retval  status code that indicates the execution status of the function.
*/
osStatus osDelay (uint32_t millisec)
{
 800390a:	b580      	push	{r7, lr}
 800390c:	b084      	sub	sp, #16
 800390e:	af00      	add	r7, sp, #0
 8003910:	6078      	str	r0, [r7, #4]
#if INCLUDE_vTaskDelay
  TickType_t ticks = millisec / portTICK_PERIOD_MS;
 8003912:	687b      	ldr	r3, [r7, #4]
 8003914:	60fb      	str	r3, [r7, #12]
  
  vTaskDelay(ticks ? ticks : 1);          /* Minimum delay = 1 tick */
 8003916:	68fb      	ldr	r3, [r7, #12]
 8003918:	2b00      	cmp	r3, #0
 800391a:	d001      	beq.n	8003920 <osDelay+0x16>
 800391c:	68fb      	ldr	r3, [r7, #12]
 800391e:	e000      	b.n	8003922 <osDelay+0x18>
 8003920:	2301      	movs	r3, #1
 8003922:	4618      	mov	r0, r3
 8003924:	f000 fa3a 	bl	8003d9c <vTaskDelay>
  
  return osOK;
 8003928:	2300      	movs	r3, #0
#else
  (void) millisec;
  
  return osErrorResource;
#endif
}
 800392a:	4618      	mov	r0, r3
 800392c:	3710      	adds	r7, #16
 800392e:	46bd      	mov	sp, r7
 8003930:	bd80      	pop	{r7, pc}

08003932 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8003932:	b480      	push	{r7}
 8003934:	b083      	sub	sp, #12
 8003936:	af00      	add	r7, sp, #0
 8003938:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800393a:	687b      	ldr	r3, [r7, #4]
 800393c:	f103 0208 	add.w	r2, r3, #8
 8003940:	687b      	ldr	r3, [r7, #4]
 8003942:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8003944:	687b      	ldr	r3, [r7, #4]
 8003946:	f04f 32ff 	mov.w	r2, #4294967295
 800394a:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800394c:	687b      	ldr	r3, [r7, #4]
 800394e:	f103 0208 	add.w	r2, r3, #8
 8003952:	687b      	ldr	r3, [r7, #4]
 8003954:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8003956:	687b      	ldr	r3, [r7, #4]
 8003958:	f103 0208 	add.w	r2, r3, #8
 800395c:	687b      	ldr	r3, [r7, #4]
 800395e:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8003960:	687b      	ldr	r3, [r7, #4]
 8003962:	2200      	movs	r2, #0
 8003964:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8003966:	bf00      	nop
 8003968:	370c      	adds	r7, #12
 800396a:	46bd      	mov	sp, r7
 800396c:	bc80      	pop	{r7}
 800396e:	4770      	bx	lr

08003970 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8003970:	b480      	push	{r7}
 8003972:	b083      	sub	sp, #12
 8003974:	af00      	add	r7, sp, #0
 8003976:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pvContainer = NULL;
 8003978:	687b      	ldr	r3, [r7, #4]
 800397a:	2200      	movs	r2, #0
 800397c:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 800397e:	bf00      	nop
 8003980:	370c      	adds	r7, #12
 8003982:	46bd      	mov	sp, r7
 8003984:	bc80      	pop	{r7}
 8003986:	4770      	bx	lr

08003988 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8003988:	b480      	push	{r7}
 800398a:	b085      	sub	sp, #20
 800398c:	af00      	add	r7, sp, #0
 800398e:	6078      	str	r0, [r7, #4]
 8003990:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8003992:	687b      	ldr	r3, [r7, #4]
 8003994:	685b      	ldr	r3, [r3, #4]
 8003996:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8003998:	683b      	ldr	r3, [r7, #0]
 800399a:	68fa      	ldr	r2, [r7, #12]
 800399c:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 800399e:	68fb      	ldr	r3, [r7, #12]
 80039a0:	689a      	ldr	r2, [r3, #8]
 80039a2:	683b      	ldr	r3, [r7, #0]
 80039a4:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 80039a6:	68fb      	ldr	r3, [r7, #12]
 80039a8:	689b      	ldr	r3, [r3, #8]
 80039aa:	683a      	ldr	r2, [r7, #0]
 80039ac:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 80039ae:	68fb      	ldr	r3, [r7, #12]
 80039b0:	683a      	ldr	r2, [r7, #0]
 80039b2:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pvContainer = ( void * ) pxList;
 80039b4:	683b      	ldr	r3, [r7, #0]
 80039b6:	687a      	ldr	r2, [r7, #4]
 80039b8:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 80039ba:	687b      	ldr	r3, [r7, #4]
 80039bc:	681b      	ldr	r3, [r3, #0]
 80039be:	1c5a      	adds	r2, r3, #1
 80039c0:	687b      	ldr	r3, [r7, #4]
 80039c2:	601a      	str	r2, [r3, #0]
}
 80039c4:	bf00      	nop
 80039c6:	3714      	adds	r7, #20
 80039c8:	46bd      	mov	sp, r7
 80039ca:	bc80      	pop	{r7}
 80039cc:	4770      	bx	lr

080039ce <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 80039ce:	b480      	push	{r7}
 80039d0:	b085      	sub	sp, #20
 80039d2:	af00      	add	r7, sp, #0
 80039d4:	6078      	str	r0, [r7, #4]
 80039d6:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 80039d8:	683b      	ldr	r3, [r7, #0]
 80039da:	681b      	ldr	r3, [r3, #0]
 80039dc:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCB's which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 80039de:	68bb      	ldr	r3, [r7, #8]
 80039e0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80039e4:	d103      	bne.n	80039ee <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 80039e6:	687b      	ldr	r3, [r7, #4]
 80039e8:	691b      	ldr	r3, [r3, #16]
 80039ea:	60fb      	str	r3, [r7, #12]
 80039ec:	e00c      	b.n	8003a08 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80039ee:	687b      	ldr	r3, [r7, #4]
 80039f0:	3308      	adds	r3, #8
 80039f2:	60fb      	str	r3, [r7, #12]
 80039f4:	e002      	b.n	80039fc <vListInsert+0x2e>
 80039f6:	68fb      	ldr	r3, [r7, #12]
 80039f8:	685b      	ldr	r3, [r3, #4]
 80039fa:	60fb      	str	r3, [r7, #12]
 80039fc:	68fb      	ldr	r3, [r7, #12]
 80039fe:	685b      	ldr	r3, [r3, #4]
 8003a00:	681b      	ldr	r3, [r3, #0]
 8003a02:	68ba      	ldr	r2, [r7, #8]
 8003a04:	429a      	cmp	r2, r3
 8003a06:	d2f6      	bcs.n	80039f6 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8003a08:	68fb      	ldr	r3, [r7, #12]
 8003a0a:	685a      	ldr	r2, [r3, #4]
 8003a0c:	683b      	ldr	r3, [r7, #0]
 8003a0e:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8003a10:	683b      	ldr	r3, [r7, #0]
 8003a12:	685b      	ldr	r3, [r3, #4]
 8003a14:	683a      	ldr	r2, [r7, #0]
 8003a16:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8003a18:	683b      	ldr	r3, [r7, #0]
 8003a1a:	68fa      	ldr	r2, [r7, #12]
 8003a1c:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8003a1e:	68fb      	ldr	r3, [r7, #12]
 8003a20:	683a      	ldr	r2, [r7, #0]
 8003a22:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pvContainer = ( void * ) pxList;
 8003a24:	683b      	ldr	r3, [r7, #0]
 8003a26:	687a      	ldr	r2, [r7, #4]
 8003a28:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8003a2a:	687b      	ldr	r3, [r7, #4]
 8003a2c:	681b      	ldr	r3, [r3, #0]
 8003a2e:	1c5a      	adds	r2, r3, #1
 8003a30:	687b      	ldr	r3, [r7, #4]
 8003a32:	601a      	str	r2, [r3, #0]
}
 8003a34:	bf00      	nop
 8003a36:	3714      	adds	r7, #20
 8003a38:	46bd      	mov	sp, r7
 8003a3a:	bc80      	pop	{r7}
 8003a3c:	4770      	bx	lr

08003a3e <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8003a3e:	b480      	push	{r7}
 8003a40:	b085      	sub	sp, #20
 8003a42:	af00      	add	r7, sp, #0
 8003a44:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = ( List_t * ) pxItemToRemove->pvContainer;
 8003a46:	687b      	ldr	r3, [r7, #4]
 8003a48:	691b      	ldr	r3, [r3, #16]
 8003a4a:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8003a4c:	687b      	ldr	r3, [r7, #4]
 8003a4e:	685b      	ldr	r3, [r3, #4]
 8003a50:	687a      	ldr	r2, [r7, #4]
 8003a52:	6892      	ldr	r2, [r2, #8]
 8003a54:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8003a56:	687b      	ldr	r3, [r7, #4]
 8003a58:	689b      	ldr	r3, [r3, #8]
 8003a5a:	687a      	ldr	r2, [r7, #4]
 8003a5c:	6852      	ldr	r2, [r2, #4]
 8003a5e:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8003a60:	68fb      	ldr	r3, [r7, #12]
 8003a62:	685b      	ldr	r3, [r3, #4]
 8003a64:	687a      	ldr	r2, [r7, #4]
 8003a66:	429a      	cmp	r2, r3
 8003a68:	d103      	bne.n	8003a72 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8003a6a:	687b      	ldr	r3, [r7, #4]
 8003a6c:	689a      	ldr	r2, [r3, #8]
 8003a6e:	68fb      	ldr	r3, [r7, #12]
 8003a70:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pvContainer = NULL;
 8003a72:	687b      	ldr	r3, [r7, #4]
 8003a74:	2200      	movs	r2, #0
 8003a76:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8003a78:	68fb      	ldr	r3, [r7, #12]
 8003a7a:	681b      	ldr	r3, [r3, #0]
 8003a7c:	1e5a      	subs	r2, r3, #1
 8003a7e:	68fb      	ldr	r3, [r7, #12]
 8003a80:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8003a82:	68fb      	ldr	r3, [r7, #12]
 8003a84:	681b      	ldr	r3, [r3, #0]
}
 8003a86:	4618      	mov	r0, r3
 8003a88:	3714      	adds	r7, #20
 8003a8a:	46bd      	mov	sp, r7
 8003a8c:	bc80      	pop	{r7}
 8003a8e:	4770      	bx	lr

08003a90 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 8003a90:	b580      	push	{r7, lr}
 8003a92:	b08e      	sub	sp, #56	; 0x38
 8003a94:	af04      	add	r7, sp, #16
 8003a96:	60f8      	str	r0, [r7, #12]
 8003a98:	60b9      	str	r1, [r7, #8]
 8003a9a:	607a      	str	r2, [r7, #4]
 8003a9c:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 8003a9e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003aa0:	2b00      	cmp	r3, #0
 8003aa2:	d109      	bne.n	8003ab8 <xTaskCreateStatic+0x28>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8003aa4:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003aa8:	f383 8811 	msr	BASEPRI, r3
 8003aac:	f3bf 8f6f 	isb	sy
 8003ab0:	f3bf 8f4f 	dsb	sy
 8003ab4:	623b      	str	r3, [r7, #32]
 8003ab6:	e7fe      	b.n	8003ab6 <xTaskCreateStatic+0x26>
		configASSERT( pxTaskBuffer != NULL );
 8003ab8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003aba:	2b00      	cmp	r3, #0
 8003abc:	d109      	bne.n	8003ad2 <xTaskCreateStatic+0x42>
 8003abe:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003ac2:	f383 8811 	msr	BASEPRI, r3
 8003ac6:	f3bf 8f6f 	isb	sy
 8003aca:	f3bf 8f4f 	dsb	sy
 8003ace:	61fb      	str	r3, [r7, #28]
 8003ad0:	e7fe      	b.n	8003ad0 <xTaskCreateStatic+0x40>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 8003ad2:	2354      	movs	r3, #84	; 0x54
 8003ad4:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 8003ad6:	693b      	ldr	r3, [r7, #16]
 8003ad8:	2b54      	cmp	r3, #84	; 0x54
 8003ada:	d009      	beq.n	8003af0 <xTaskCreateStatic+0x60>
 8003adc:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003ae0:	f383 8811 	msr	BASEPRI, r3
 8003ae4:	f3bf 8f6f 	isb	sy
 8003ae8:	f3bf 8f4f 	dsb	sy
 8003aec:	61bb      	str	r3, [r7, #24]
 8003aee:	e7fe      	b.n	8003aee <xTaskCreateStatic+0x5e>
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 8003af0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003af2:	2b00      	cmp	r3, #0
 8003af4:	d01e      	beq.n	8003b34 <xTaskCreateStatic+0xa4>
 8003af6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003af8:	2b00      	cmp	r3, #0
 8003afa:	d01b      	beq.n	8003b34 <xTaskCreateStatic+0xa4>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8003afc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003afe:	627b      	str	r3, [r7, #36]	; 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 8003b00:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003b02:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8003b04:	631a      	str	r2, [r3, #48]	; 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8003b06:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003b08:	2202      	movs	r2, #2
 8003b0a:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 8003b0e:	2300      	movs	r3, #0
 8003b10:	9303      	str	r3, [sp, #12]
 8003b12:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003b14:	9302      	str	r3, [sp, #8]
 8003b16:	f107 0314 	add.w	r3, r7, #20
 8003b1a:	9301      	str	r3, [sp, #4]
 8003b1c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003b1e:	9300      	str	r3, [sp, #0]
 8003b20:	683b      	ldr	r3, [r7, #0]
 8003b22:	687a      	ldr	r2, [r7, #4]
 8003b24:	68b9      	ldr	r1, [r7, #8]
 8003b26:	68f8      	ldr	r0, [r7, #12]
 8003b28:	f000 f850 	bl	8003bcc <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8003b2c:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8003b2e:	f000 f8cb 	bl	8003cc8 <prvAddNewTaskToReadyList>
 8003b32:	e001      	b.n	8003b38 <xTaskCreateStatic+0xa8>
		}
		else
		{
			xReturn = NULL;
 8003b34:	2300      	movs	r3, #0
 8003b36:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 8003b38:	697b      	ldr	r3, [r7, #20]
	}
 8003b3a:	4618      	mov	r0, r3
 8003b3c:	3728      	adds	r7, #40	; 0x28
 8003b3e:	46bd      	mov	sp, r7
 8003b40:	bd80      	pop	{r7, pc}

08003b42 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 8003b42:	b580      	push	{r7, lr}
 8003b44:	b08c      	sub	sp, #48	; 0x30
 8003b46:	af04      	add	r7, sp, #16
 8003b48:	60f8      	str	r0, [r7, #12]
 8003b4a:	60b9      	str	r1, [r7, #8]
 8003b4c:	603b      	str	r3, [r7, #0]
 8003b4e:	4613      	mov	r3, r2
 8003b50:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = ( StackType_t * ) pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8003b52:	88fb      	ldrh	r3, [r7, #6]
 8003b54:	009b      	lsls	r3, r3, #2
 8003b56:	4618      	mov	r0, r3
 8003b58:	f000 fe70 	bl	800483c <pvPortMalloc>
 8003b5c:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 8003b5e:	697b      	ldr	r3, [r7, #20]
 8003b60:	2b00      	cmp	r3, #0
 8003b62:	d00e      	beq.n	8003b82 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e961 MISRA exception as the casts are only redundant for some paths. */
 8003b64:	2054      	movs	r0, #84	; 0x54
 8003b66:	f000 fe69 	bl	800483c <pvPortMalloc>
 8003b6a:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 8003b6c:	69fb      	ldr	r3, [r7, #28]
 8003b6e:	2b00      	cmp	r3, #0
 8003b70:	d003      	beq.n	8003b7a <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 8003b72:	69fb      	ldr	r3, [r7, #28]
 8003b74:	697a      	ldr	r2, [r7, #20]
 8003b76:	631a      	str	r2, [r3, #48]	; 0x30
 8003b78:	e005      	b.n	8003b86 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8003b7a:	6978      	ldr	r0, [r7, #20]
 8003b7c:	f000 ff20 	bl	80049c0 <vPortFree>
 8003b80:	e001      	b.n	8003b86 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8003b82:	2300      	movs	r3, #0
 8003b84:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 8003b86:	69fb      	ldr	r3, [r7, #28]
 8003b88:	2b00      	cmp	r3, #0
 8003b8a:	d017      	beq.n	8003bbc <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 8003b8c:	69fb      	ldr	r3, [r7, #28]
 8003b8e:	2200      	movs	r2, #0
 8003b90:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8003b94:	88fa      	ldrh	r2, [r7, #6]
 8003b96:	2300      	movs	r3, #0
 8003b98:	9303      	str	r3, [sp, #12]
 8003b9a:	69fb      	ldr	r3, [r7, #28]
 8003b9c:	9302      	str	r3, [sp, #8]
 8003b9e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003ba0:	9301      	str	r3, [sp, #4]
 8003ba2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003ba4:	9300      	str	r3, [sp, #0]
 8003ba6:	683b      	ldr	r3, [r7, #0]
 8003ba8:	68b9      	ldr	r1, [r7, #8]
 8003baa:	68f8      	ldr	r0, [r7, #12]
 8003bac:	f000 f80e 	bl	8003bcc <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8003bb0:	69f8      	ldr	r0, [r7, #28]
 8003bb2:	f000 f889 	bl	8003cc8 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8003bb6:	2301      	movs	r3, #1
 8003bb8:	61bb      	str	r3, [r7, #24]
 8003bba:	e002      	b.n	8003bc2 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8003bbc:	f04f 33ff 	mov.w	r3, #4294967295
 8003bc0:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8003bc2:	69bb      	ldr	r3, [r7, #24]
	}
 8003bc4:	4618      	mov	r0, r3
 8003bc6:	3720      	adds	r7, #32
 8003bc8:	46bd      	mov	sp, r7
 8003bca:	bd80      	pop	{r7, pc}

08003bcc <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8003bcc:	b580      	push	{r7, lr}
 8003bce:	b088      	sub	sp, #32
 8003bd0:	af00      	add	r7, sp, #0
 8003bd2:	60f8      	str	r0, [r7, #12]
 8003bd4:	60b9      	str	r1, [r7, #8]
 8003bd6:	607a      	str	r2, [r7, #4]
 8003bd8:	603b      	str	r3, [r7, #0]
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
 8003bda:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003bdc:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8003bde:	687b      	ldr	r3, [r7, #4]
 8003be0:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8003be4:	3b01      	subs	r3, #1
 8003be6:	009b      	lsls	r3, r3, #2
 8003be8:	4413      	add	r3, r2
 8003bea:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type. */
 8003bec:	69bb      	ldr	r3, [r7, #24]
 8003bee:	f023 0307 	bic.w	r3, r3, #7
 8003bf2:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8003bf4:	69bb      	ldr	r3, [r7, #24]
 8003bf6:	f003 0307 	and.w	r3, r3, #7
 8003bfa:	2b00      	cmp	r3, #0
 8003bfc:	d009      	beq.n	8003c12 <prvInitialiseNewTask+0x46>
 8003bfe:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003c02:	f383 8811 	msr	BASEPRI, r3
 8003c06:	f3bf 8f6f 	isb	sy
 8003c0a:	f3bf 8f4f 	dsb	sy
 8003c0e:	617b      	str	r3, [r7, #20]
 8003c10:	e7fe      	b.n	8003c10 <prvInitialiseNewTask+0x44>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8003c12:	2300      	movs	r3, #0
 8003c14:	61fb      	str	r3, [r7, #28]
 8003c16:	e012      	b.n	8003c3e <prvInitialiseNewTask+0x72>
	{
		pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8003c18:	68ba      	ldr	r2, [r7, #8]
 8003c1a:	69fb      	ldr	r3, [r7, #28]
 8003c1c:	4413      	add	r3, r2
 8003c1e:	7819      	ldrb	r1, [r3, #0]
 8003c20:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8003c22:	69fb      	ldr	r3, [r7, #28]
 8003c24:	4413      	add	r3, r2
 8003c26:	3334      	adds	r3, #52	; 0x34
 8003c28:	460a      	mov	r2, r1
 8003c2a:	701a      	strb	r2, [r3, #0]

		/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
		configMAX_TASK_NAME_LEN characters just in case the memory after the
		string is not accessible (extremely unlikely). */
		if( pcName[ x ] == 0x00 )
 8003c2c:	68ba      	ldr	r2, [r7, #8]
 8003c2e:	69fb      	ldr	r3, [r7, #28]
 8003c30:	4413      	add	r3, r2
 8003c32:	781b      	ldrb	r3, [r3, #0]
 8003c34:	2b00      	cmp	r3, #0
 8003c36:	d006      	beq.n	8003c46 <prvInitialiseNewTask+0x7a>
	for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8003c38:	69fb      	ldr	r3, [r7, #28]
 8003c3a:	3301      	adds	r3, #1
 8003c3c:	61fb      	str	r3, [r7, #28]
 8003c3e:	69fb      	ldr	r3, [r7, #28]
 8003c40:	2b0f      	cmp	r3, #15
 8003c42:	d9e9      	bls.n	8003c18 <prvInitialiseNewTask+0x4c>
 8003c44:	e000      	b.n	8003c48 <prvInitialiseNewTask+0x7c>
		{
			break;
 8003c46:	bf00      	nop
		}
	}

	/* Ensure the name string is terminated in the case that the string length
	was greater or equal to configMAX_TASK_NAME_LEN. */
	pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8003c48:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003c4a:	2200      	movs	r2, #0
 8003c4c:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8003c50:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003c52:	2b06      	cmp	r3, #6
 8003c54:	d901      	bls.n	8003c5a <prvInitialiseNewTask+0x8e>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8003c56:	2306      	movs	r3, #6
 8003c58:	62bb      	str	r3, [r7, #40]	; 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 8003c5a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003c5c:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8003c5e:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 8003c60:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003c62:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8003c64:	645a      	str	r2, [r3, #68]	; 0x44
		pxNewTCB->uxMutexesHeld = 0;
 8003c66:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003c68:	2200      	movs	r2, #0
 8003c6a:	649a      	str	r2, [r3, #72]	; 0x48
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8003c6c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003c6e:	3304      	adds	r3, #4
 8003c70:	4618      	mov	r0, r3
 8003c72:	f7ff fe7d 	bl	8003970 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8003c76:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003c78:	3318      	adds	r3, #24
 8003c7a:	4618      	mov	r0, r3
 8003c7c:	f7ff fe78 	bl	8003970 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8003c80:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003c82:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8003c84:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8003c86:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003c88:	f1c3 0207 	rsb	r2, r3, #7
 8003c8c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003c8e:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8003c90:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003c92:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8003c94:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8003c96:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003c98:	2200      	movs	r2, #0
 8003c9a:	64da      	str	r2, [r3, #76]	; 0x4c
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8003c9c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003c9e:	2200      	movs	r2, #0
 8003ca0:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
	{
		pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters, xRunPrivileged );
	}
	#else /* portUSING_MPU_WRAPPERS */
	{
		pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8003ca4:	683a      	ldr	r2, [r7, #0]
 8003ca6:	68f9      	ldr	r1, [r7, #12]
 8003ca8:	69b8      	ldr	r0, [r7, #24]
 8003caa:	f000 fc23 	bl	80044f4 <pxPortInitialiseStack>
 8003cae:	4602      	mov	r2, r0
 8003cb0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003cb2:	601a      	str	r2, [r3, #0]
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( ( void * ) pxCreatedTask != NULL )
 8003cb4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003cb6:	2b00      	cmp	r3, #0
 8003cb8:	d002      	beq.n	8003cc0 <prvInitialiseNewTask+0xf4>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8003cba:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003cbc:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8003cbe:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8003cc0:	bf00      	nop
 8003cc2:	3720      	adds	r7, #32
 8003cc4:	46bd      	mov	sp, r7
 8003cc6:	bd80      	pop	{r7, pc}

08003cc8 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8003cc8:	b580      	push	{r7, lr}
 8003cca:	b082      	sub	sp, #8
 8003ccc:	af00      	add	r7, sp, #0
 8003cce:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8003cd0:	f000 fcfa 	bl	80046c8 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8003cd4:	4b2a      	ldr	r3, [pc, #168]	; (8003d80 <prvAddNewTaskToReadyList+0xb8>)
 8003cd6:	681b      	ldr	r3, [r3, #0]
 8003cd8:	3301      	adds	r3, #1
 8003cda:	4a29      	ldr	r2, [pc, #164]	; (8003d80 <prvAddNewTaskToReadyList+0xb8>)
 8003cdc:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 8003cde:	4b29      	ldr	r3, [pc, #164]	; (8003d84 <prvAddNewTaskToReadyList+0xbc>)
 8003ce0:	681b      	ldr	r3, [r3, #0]
 8003ce2:	2b00      	cmp	r3, #0
 8003ce4:	d109      	bne.n	8003cfa <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 8003ce6:	4a27      	ldr	r2, [pc, #156]	; (8003d84 <prvAddNewTaskToReadyList+0xbc>)
 8003ce8:	687b      	ldr	r3, [r7, #4]
 8003cea:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8003cec:	4b24      	ldr	r3, [pc, #144]	; (8003d80 <prvAddNewTaskToReadyList+0xb8>)
 8003cee:	681b      	ldr	r3, [r3, #0]
 8003cf0:	2b01      	cmp	r3, #1
 8003cf2:	d110      	bne.n	8003d16 <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8003cf4:	f000 fabc 	bl	8004270 <prvInitialiseTaskLists>
 8003cf8:	e00d      	b.n	8003d16 <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 8003cfa:	4b23      	ldr	r3, [pc, #140]	; (8003d88 <prvAddNewTaskToReadyList+0xc0>)
 8003cfc:	681b      	ldr	r3, [r3, #0]
 8003cfe:	2b00      	cmp	r3, #0
 8003d00:	d109      	bne.n	8003d16 <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8003d02:	4b20      	ldr	r3, [pc, #128]	; (8003d84 <prvAddNewTaskToReadyList+0xbc>)
 8003d04:	681b      	ldr	r3, [r3, #0]
 8003d06:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003d08:	687b      	ldr	r3, [r7, #4]
 8003d0a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003d0c:	429a      	cmp	r2, r3
 8003d0e:	d802      	bhi.n	8003d16 <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8003d10:	4a1c      	ldr	r2, [pc, #112]	; (8003d84 <prvAddNewTaskToReadyList+0xbc>)
 8003d12:	687b      	ldr	r3, [r7, #4]
 8003d14:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 8003d16:	4b1d      	ldr	r3, [pc, #116]	; (8003d8c <prvAddNewTaskToReadyList+0xc4>)
 8003d18:	681b      	ldr	r3, [r3, #0]
 8003d1a:	3301      	adds	r3, #1
 8003d1c:	4a1b      	ldr	r2, [pc, #108]	; (8003d8c <prvAddNewTaskToReadyList+0xc4>)
 8003d1e:	6013      	str	r3, [r2, #0]
			pxNewTCB->uxTCBNumber = uxTaskNumber;
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8003d20:	687b      	ldr	r3, [r7, #4]
 8003d22:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003d24:	2201      	movs	r2, #1
 8003d26:	409a      	lsls	r2, r3
 8003d28:	4b19      	ldr	r3, [pc, #100]	; (8003d90 <prvAddNewTaskToReadyList+0xc8>)
 8003d2a:	681b      	ldr	r3, [r3, #0]
 8003d2c:	4313      	orrs	r3, r2
 8003d2e:	4a18      	ldr	r2, [pc, #96]	; (8003d90 <prvAddNewTaskToReadyList+0xc8>)
 8003d30:	6013      	str	r3, [r2, #0]
 8003d32:	687b      	ldr	r3, [r7, #4]
 8003d34:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003d36:	4613      	mov	r3, r2
 8003d38:	009b      	lsls	r3, r3, #2
 8003d3a:	4413      	add	r3, r2
 8003d3c:	009b      	lsls	r3, r3, #2
 8003d3e:	4a15      	ldr	r2, [pc, #84]	; (8003d94 <prvAddNewTaskToReadyList+0xcc>)
 8003d40:	441a      	add	r2, r3
 8003d42:	687b      	ldr	r3, [r7, #4]
 8003d44:	3304      	adds	r3, #4
 8003d46:	4619      	mov	r1, r3
 8003d48:	4610      	mov	r0, r2
 8003d4a:	f7ff fe1d 	bl	8003988 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8003d4e:	f000 fce9 	bl	8004724 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8003d52:	4b0d      	ldr	r3, [pc, #52]	; (8003d88 <prvAddNewTaskToReadyList+0xc0>)
 8003d54:	681b      	ldr	r3, [r3, #0]
 8003d56:	2b00      	cmp	r3, #0
 8003d58:	d00e      	beq.n	8003d78 <prvAddNewTaskToReadyList+0xb0>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8003d5a:	4b0a      	ldr	r3, [pc, #40]	; (8003d84 <prvAddNewTaskToReadyList+0xbc>)
 8003d5c:	681b      	ldr	r3, [r3, #0]
 8003d5e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003d60:	687b      	ldr	r3, [r7, #4]
 8003d62:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003d64:	429a      	cmp	r2, r3
 8003d66:	d207      	bcs.n	8003d78 <prvAddNewTaskToReadyList+0xb0>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8003d68:	4b0b      	ldr	r3, [pc, #44]	; (8003d98 <prvAddNewTaskToReadyList+0xd0>)
 8003d6a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8003d6e:	601a      	str	r2, [r3, #0]
 8003d70:	f3bf 8f4f 	dsb	sy
 8003d74:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8003d78:	bf00      	nop
 8003d7a:	3708      	adds	r7, #8
 8003d7c:	46bd      	mov	sp, r7
 8003d7e:	bd80      	pop	{r7, pc}
 8003d80:	200005b4 	.word	0x200005b4
 8003d84:	200004b4 	.word	0x200004b4
 8003d88:	200005c0 	.word	0x200005c0
 8003d8c:	200005d0 	.word	0x200005d0
 8003d90:	200005bc 	.word	0x200005bc
 8003d94:	200004b8 	.word	0x200004b8
 8003d98:	e000ed04 	.word	0xe000ed04

08003d9c <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8003d9c:	b580      	push	{r7, lr}
 8003d9e:	b084      	sub	sp, #16
 8003da0:	af00      	add	r7, sp, #0
 8003da2:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8003da4:	2300      	movs	r3, #0
 8003da6:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8003da8:	687b      	ldr	r3, [r7, #4]
 8003daa:	2b00      	cmp	r3, #0
 8003dac:	d016      	beq.n	8003ddc <vTaskDelay+0x40>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 8003dae:	4b13      	ldr	r3, [pc, #76]	; (8003dfc <vTaskDelay+0x60>)
 8003db0:	681b      	ldr	r3, [r3, #0]
 8003db2:	2b00      	cmp	r3, #0
 8003db4:	d009      	beq.n	8003dca <vTaskDelay+0x2e>
 8003db6:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003dba:	f383 8811 	msr	BASEPRI, r3
 8003dbe:	f3bf 8f6f 	isb	sy
 8003dc2:	f3bf 8f4f 	dsb	sy
 8003dc6:	60bb      	str	r3, [r7, #8]
 8003dc8:	e7fe      	b.n	8003dc8 <vTaskDelay+0x2c>
			vTaskSuspendAll();
 8003dca:	f000 f879 	bl	8003ec0 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8003dce:	2100      	movs	r1, #0
 8003dd0:	6878      	ldr	r0, [r7, #4]
 8003dd2:	f000 fb29 	bl	8004428 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 8003dd6:	f000 f881 	bl	8003edc <xTaskResumeAll>
 8003dda:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8003ddc:	68fb      	ldr	r3, [r7, #12]
 8003dde:	2b00      	cmp	r3, #0
 8003de0:	d107      	bne.n	8003df2 <vTaskDelay+0x56>
		{
			portYIELD_WITHIN_API();
 8003de2:	4b07      	ldr	r3, [pc, #28]	; (8003e00 <vTaskDelay+0x64>)
 8003de4:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8003de8:	601a      	str	r2, [r3, #0]
 8003dea:	f3bf 8f4f 	dsb	sy
 8003dee:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8003df2:	bf00      	nop
 8003df4:	3710      	adds	r7, #16
 8003df6:	46bd      	mov	sp, r7
 8003df8:	bd80      	pop	{r7, pc}
 8003dfa:	bf00      	nop
 8003dfc:	200005dc 	.word	0x200005dc
 8003e00:	e000ed04 	.word	0xe000ed04

08003e04 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8003e04:	b580      	push	{r7, lr}
 8003e06:	b08a      	sub	sp, #40	; 0x28
 8003e08:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 8003e0a:	2300      	movs	r3, #0
 8003e0c:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 8003e0e:	2300      	movs	r3, #0
 8003e10:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 8003e12:	463a      	mov	r2, r7
 8003e14:	1d39      	adds	r1, r7, #4
 8003e16:	f107 0308 	add.w	r3, r7, #8
 8003e1a:	4618      	mov	r0, r3
 8003e1c:	f001 fbda 	bl	80055d4 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8003e20:	6839      	ldr	r1, [r7, #0]
 8003e22:	687b      	ldr	r3, [r7, #4]
 8003e24:	68ba      	ldr	r2, [r7, #8]
 8003e26:	9202      	str	r2, [sp, #8]
 8003e28:	9301      	str	r3, [sp, #4]
 8003e2a:	2300      	movs	r3, #0
 8003e2c:	9300      	str	r3, [sp, #0]
 8003e2e:	2300      	movs	r3, #0
 8003e30:	460a      	mov	r2, r1
 8003e32:	491d      	ldr	r1, [pc, #116]	; (8003ea8 <vTaskStartScheduler+0xa4>)
 8003e34:	481d      	ldr	r0, [pc, #116]	; (8003eac <vTaskStartScheduler+0xa8>)
 8003e36:	f7ff fe2b 	bl	8003a90 <xTaskCreateStatic>
 8003e3a:	4602      	mov	r2, r0
 8003e3c:	4b1c      	ldr	r3, [pc, #112]	; (8003eb0 <vTaskStartScheduler+0xac>)
 8003e3e:	601a      	str	r2, [r3, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												( tskIDLE_PRIORITY | portPRIVILEGE_BIT ),
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 8003e40:	4b1b      	ldr	r3, [pc, #108]	; (8003eb0 <vTaskStartScheduler+0xac>)
 8003e42:	681b      	ldr	r3, [r3, #0]
 8003e44:	2b00      	cmp	r3, #0
 8003e46:	d002      	beq.n	8003e4e <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 8003e48:	2301      	movs	r3, #1
 8003e4a:	617b      	str	r3, [r7, #20]
 8003e4c:	e001      	b.n	8003e52 <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 8003e4e:	2300      	movs	r3, #0
 8003e50:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 8003e52:	697b      	ldr	r3, [r7, #20]
 8003e54:	2b01      	cmp	r3, #1
 8003e56:	d115      	bne.n	8003e84 <vTaskStartScheduler+0x80>
 8003e58:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003e5c:	f383 8811 	msr	BASEPRI, r3
 8003e60:	f3bf 8f6f 	isb	sy
 8003e64:	f3bf 8f4f 	dsb	sy
 8003e68:	613b      	str	r3, [r7, #16]
			structure specific to the task that will run first. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8003e6a:	4b12      	ldr	r3, [pc, #72]	; (8003eb4 <vTaskStartScheduler+0xb0>)
 8003e6c:	f04f 32ff 	mov.w	r2, #4294967295
 8003e70:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8003e72:	4b11      	ldr	r3, [pc, #68]	; (8003eb8 <vTaskStartScheduler+0xb4>)
 8003e74:	2201      	movs	r2, #1
 8003e76:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) 0U;
 8003e78:	4b10      	ldr	r3, [pc, #64]	; (8003ebc <vTaskStartScheduler+0xb8>)
 8003e7a:	2200      	movs	r2, #0
 8003e7c:	601a      	str	r2, [r3, #0]
		FreeRTOSConfig.h file. */
		portCONFIGURE_TIMER_FOR_RUN_TIME_STATS();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8003e7e:	f000 fbb3 	bl	80045e8 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8003e82:	e00d      	b.n	8003ea0 <vTaskStartScheduler+0x9c>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8003e84:	697b      	ldr	r3, [r7, #20]
 8003e86:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003e8a:	d109      	bne.n	8003ea0 <vTaskStartScheduler+0x9c>
 8003e8c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003e90:	f383 8811 	msr	BASEPRI, r3
 8003e94:	f3bf 8f6f 	isb	sy
 8003e98:	f3bf 8f4f 	dsb	sy
 8003e9c:	60fb      	str	r3, [r7, #12]
 8003e9e:	e7fe      	b.n	8003e9e <vTaskStartScheduler+0x9a>
}
 8003ea0:	bf00      	nop
 8003ea2:	3718      	adds	r7, #24
 8003ea4:	46bd      	mov	sp, r7
 8003ea6:	bd80      	pop	{r7, pc}
 8003ea8:	08006bb4 	.word	0x08006bb4
 8003eac:	08004241 	.word	0x08004241
 8003eb0:	200005d8 	.word	0x200005d8
 8003eb4:	200005d4 	.word	0x200005d4
 8003eb8:	200005c0 	.word	0x200005c0
 8003ebc:	200005b8 	.word	0x200005b8

08003ec0 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8003ec0:	b480      	push	{r7}
 8003ec2:	af00      	add	r7, sp, #0
	/* A critical section is not required as the variable is of type
	BaseType_t.  Please read Richard Barry's reply in the following link to a
	post in the FreeRTOS support forum before reporting this as a bug! -
	http://goo.gl/wu4acr */
	++uxSchedulerSuspended;
 8003ec4:	4b04      	ldr	r3, [pc, #16]	; (8003ed8 <vTaskSuspendAll+0x18>)
 8003ec6:	681b      	ldr	r3, [r3, #0]
 8003ec8:	3301      	adds	r3, #1
 8003eca:	4a03      	ldr	r2, [pc, #12]	; (8003ed8 <vTaskSuspendAll+0x18>)
 8003ecc:	6013      	str	r3, [r2, #0]
}
 8003ece:	bf00      	nop
 8003ed0:	46bd      	mov	sp, r7
 8003ed2:	bc80      	pop	{r7}
 8003ed4:	4770      	bx	lr
 8003ed6:	bf00      	nop
 8003ed8:	200005dc 	.word	0x200005dc

08003edc <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8003edc:	b580      	push	{r7, lr}
 8003ede:	b084      	sub	sp, #16
 8003ee0:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 8003ee2:	2300      	movs	r3, #0
 8003ee4:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 8003ee6:	2300      	movs	r3, #0
 8003ee8:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 8003eea:	4b41      	ldr	r3, [pc, #260]	; (8003ff0 <xTaskResumeAll+0x114>)
 8003eec:	681b      	ldr	r3, [r3, #0]
 8003eee:	2b00      	cmp	r3, #0
 8003ef0:	d109      	bne.n	8003f06 <xTaskResumeAll+0x2a>
 8003ef2:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003ef6:	f383 8811 	msr	BASEPRI, r3
 8003efa:	f3bf 8f6f 	isb	sy
 8003efe:	f3bf 8f4f 	dsb	sy
 8003f02:	603b      	str	r3, [r7, #0]
 8003f04:	e7fe      	b.n	8003f04 <xTaskResumeAll+0x28>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8003f06:	f000 fbdf 	bl	80046c8 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8003f0a:	4b39      	ldr	r3, [pc, #228]	; (8003ff0 <xTaskResumeAll+0x114>)
 8003f0c:	681b      	ldr	r3, [r3, #0]
 8003f0e:	3b01      	subs	r3, #1
 8003f10:	4a37      	ldr	r2, [pc, #220]	; (8003ff0 <xTaskResumeAll+0x114>)
 8003f12:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8003f14:	4b36      	ldr	r3, [pc, #216]	; (8003ff0 <xTaskResumeAll+0x114>)
 8003f16:	681b      	ldr	r3, [r3, #0]
 8003f18:	2b00      	cmp	r3, #0
 8003f1a:	d161      	bne.n	8003fe0 <xTaskResumeAll+0x104>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8003f1c:	4b35      	ldr	r3, [pc, #212]	; (8003ff4 <xTaskResumeAll+0x118>)
 8003f1e:	681b      	ldr	r3, [r3, #0]
 8003f20:	2b00      	cmp	r3, #0
 8003f22:	d05d      	beq.n	8003fe0 <xTaskResumeAll+0x104>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8003f24:	e02e      	b.n	8003f84 <xTaskResumeAll+0xa8>
				{
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) );
 8003f26:	4b34      	ldr	r3, [pc, #208]	; (8003ff8 <xTaskResumeAll+0x11c>)
 8003f28:	68db      	ldr	r3, [r3, #12]
 8003f2a:	68db      	ldr	r3, [r3, #12]
 8003f2c:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8003f2e:	68fb      	ldr	r3, [r7, #12]
 8003f30:	3318      	adds	r3, #24
 8003f32:	4618      	mov	r0, r3
 8003f34:	f7ff fd83 	bl	8003a3e <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8003f38:	68fb      	ldr	r3, [r7, #12]
 8003f3a:	3304      	adds	r3, #4
 8003f3c:	4618      	mov	r0, r3
 8003f3e:	f7ff fd7e 	bl	8003a3e <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8003f42:	68fb      	ldr	r3, [r7, #12]
 8003f44:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003f46:	2201      	movs	r2, #1
 8003f48:	409a      	lsls	r2, r3
 8003f4a:	4b2c      	ldr	r3, [pc, #176]	; (8003ffc <xTaskResumeAll+0x120>)
 8003f4c:	681b      	ldr	r3, [r3, #0]
 8003f4e:	4313      	orrs	r3, r2
 8003f50:	4a2a      	ldr	r2, [pc, #168]	; (8003ffc <xTaskResumeAll+0x120>)
 8003f52:	6013      	str	r3, [r2, #0]
 8003f54:	68fb      	ldr	r3, [r7, #12]
 8003f56:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003f58:	4613      	mov	r3, r2
 8003f5a:	009b      	lsls	r3, r3, #2
 8003f5c:	4413      	add	r3, r2
 8003f5e:	009b      	lsls	r3, r3, #2
 8003f60:	4a27      	ldr	r2, [pc, #156]	; (8004000 <xTaskResumeAll+0x124>)
 8003f62:	441a      	add	r2, r3
 8003f64:	68fb      	ldr	r3, [r7, #12]
 8003f66:	3304      	adds	r3, #4
 8003f68:	4619      	mov	r1, r3
 8003f6a:	4610      	mov	r0, r2
 8003f6c:	f7ff fd0c 	bl	8003988 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8003f70:	68fb      	ldr	r3, [r7, #12]
 8003f72:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003f74:	4b23      	ldr	r3, [pc, #140]	; (8004004 <xTaskResumeAll+0x128>)
 8003f76:	681b      	ldr	r3, [r3, #0]
 8003f78:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003f7a:	429a      	cmp	r2, r3
 8003f7c:	d302      	bcc.n	8003f84 <xTaskResumeAll+0xa8>
					{
						xYieldPending = pdTRUE;
 8003f7e:	4b22      	ldr	r3, [pc, #136]	; (8004008 <xTaskResumeAll+0x12c>)
 8003f80:	2201      	movs	r2, #1
 8003f82:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8003f84:	4b1c      	ldr	r3, [pc, #112]	; (8003ff8 <xTaskResumeAll+0x11c>)
 8003f86:	681b      	ldr	r3, [r3, #0]
 8003f88:	2b00      	cmp	r3, #0
 8003f8a:	d1cc      	bne.n	8003f26 <xTaskResumeAll+0x4a>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8003f8c:	68fb      	ldr	r3, [r7, #12]
 8003f8e:	2b00      	cmp	r3, #0
 8003f90:	d001      	beq.n	8003f96 <xTaskResumeAll+0xba>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8003f92:	f000 fa07 	bl	80043a4 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					UBaseType_t uxPendedCounts = uxPendedTicks; /* Non-volatile copy. */
 8003f96:	4b1d      	ldr	r3, [pc, #116]	; (800400c <xTaskResumeAll+0x130>)
 8003f98:	681b      	ldr	r3, [r3, #0]
 8003f9a:	607b      	str	r3, [r7, #4]

					if( uxPendedCounts > ( UBaseType_t ) 0U )
 8003f9c:	687b      	ldr	r3, [r7, #4]
 8003f9e:	2b00      	cmp	r3, #0
 8003fa0:	d010      	beq.n	8003fc4 <xTaskResumeAll+0xe8>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8003fa2:	f000 f837 	bl	8004014 <xTaskIncrementTick>
 8003fa6:	4603      	mov	r3, r0
 8003fa8:	2b00      	cmp	r3, #0
 8003faa:	d002      	beq.n	8003fb2 <xTaskResumeAll+0xd6>
							{
								xYieldPending = pdTRUE;
 8003fac:	4b16      	ldr	r3, [pc, #88]	; (8004008 <xTaskResumeAll+0x12c>)
 8003fae:	2201      	movs	r2, #1
 8003fb0:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--uxPendedCounts;
 8003fb2:	687b      	ldr	r3, [r7, #4]
 8003fb4:	3b01      	subs	r3, #1
 8003fb6:	607b      	str	r3, [r7, #4]
						} while( uxPendedCounts > ( UBaseType_t ) 0U );
 8003fb8:	687b      	ldr	r3, [r7, #4]
 8003fba:	2b00      	cmp	r3, #0
 8003fbc:	d1f1      	bne.n	8003fa2 <xTaskResumeAll+0xc6>

						uxPendedTicks = 0;
 8003fbe:	4b13      	ldr	r3, [pc, #76]	; (800400c <xTaskResumeAll+0x130>)
 8003fc0:	2200      	movs	r2, #0
 8003fc2:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8003fc4:	4b10      	ldr	r3, [pc, #64]	; (8004008 <xTaskResumeAll+0x12c>)
 8003fc6:	681b      	ldr	r3, [r3, #0]
 8003fc8:	2b00      	cmp	r3, #0
 8003fca:	d009      	beq.n	8003fe0 <xTaskResumeAll+0x104>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8003fcc:	2301      	movs	r3, #1
 8003fce:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8003fd0:	4b0f      	ldr	r3, [pc, #60]	; (8004010 <xTaskResumeAll+0x134>)
 8003fd2:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8003fd6:	601a      	str	r2, [r3, #0]
 8003fd8:	f3bf 8f4f 	dsb	sy
 8003fdc:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8003fe0:	f000 fba0 	bl	8004724 <vPortExitCritical>

	return xAlreadyYielded;
 8003fe4:	68bb      	ldr	r3, [r7, #8]
}
 8003fe6:	4618      	mov	r0, r3
 8003fe8:	3710      	adds	r7, #16
 8003fea:	46bd      	mov	sp, r7
 8003fec:	bd80      	pop	{r7, pc}
 8003fee:	bf00      	nop
 8003ff0:	200005dc 	.word	0x200005dc
 8003ff4:	200005b4 	.word	0x200005b4
 8003ff8:	20000574 	.word	0x20000574
 8003ffc:	200005bc 	.word	0x200005bc
 8004000:	200004b8 	.word	0x200004b8
 8004004:	200004b4 	.word	0x200004b4
 8004008:	200005c8 	.word	0x200005c8
 800400c:	200005c4 	.word	0x200005c4
 8004010:	e000ed04 	.word	0xe000ed04

08004014 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8004014:	b580      	push	{r7, lr}
 8004016:	b086      	sub	sp, #24
 8004018:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 800401a:	2300      	movs	r3, #0
 800401c:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800401e:	4b50      	ldr	r3, [pc, #320]	; (8004160 <xTaskIncrementTick+0x14c>)
 8004020:	681b      	ldr	r3, [r3, #0]
 8004022:	2b00      	cmp	r3, #0
 8004024:	f040 808c 	bne.w	8004140 <xTaskIncrementTick+0x12c>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8004028:	4b4e      	ldr	r3, [pc, #312]	; (8004164 <xTaskIncrementTick+0x150>)
 800402a:	681b      	ldr	r3, [r3, #0]
 800402c:	3301      	adds	r3, #1
 800402e:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8004030:	4a4c      	ldr	r2, [pc, #304]	; (8004164 <xTaskIncrementTick+0x150>)
 8004032:	693b      	ldr	r3, [r7, #16]
 8004034:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8004036:	693b      	ldr	r3, [r7, #16]
 8004038:	2b00      	cmp	r3, #0
 800403a:	d11f      	bne.n	800407c <xTaskIncrementTick+0x68>
		{
			taskSWITCH_DELAYED_LISTS();
 800403c:	4b4a      	ldr	r3, [pc, #296]	; (8004168 <xTaskIncrementTick+0x154>)
 800403e:	681b      	ldr	r3, [r3, #0]
 8004040:	681b      	ldr	r3, [r3, #0]
 8004042:	2b00      	cmp	r3, #0
 8004044:	d009      	beq.n	800405a <xTaskIncrementTick+0x46>
 8004046:	f04f 0350 	mov.w	r3, #80	; 0x50
 800404a:	f383 8811 	msr	BASEPRI, r3
 800404e:	f3bf 8f6f 	isb	sy
 8004052:	f3bf 8f4f 	dsb	sy
 8004056:	603b      	str	r3, [r7, #0]
 8004058:	e7fe      	b.n	8004058 <xTaskIncrementTick+0x44>
 800405a:	4b43      	ldr	r3, [pc, #268]	; (8004168 <xTaskIncrementTick+0x154>)
 800405c:	681b      	ldr	r3, [r3, #0]
 800405e:	60fb      	str	r3, [r7, #12]
 8004060:	4b42      	ldr	r3, [pc, #264]	; (800416c <xTaskIncrementTick+0x158>)
 8004062:	681b      	ldr	r3, [r3, #0]
 8004064:	4a40      	ldr	r2, [pc, #256]	; (8004168 <xTaskIncrementTick+0x154>)
 8004066:	6013      	str	r3, [r2, #0]
 8004068:	4a40      	ldr	r2, [pc, #256]	; (800416c <xTaskIncrementTick+0x158>)
 800406a:	68fb      	ldr	r3, [r7, #12]
 800406c:	6013      	str	r3, [r2, #0]
 800406e:	4b40      	ldr	r3, [pc, #256]	; (8004170 <xTaskIncrementTick+0x15c>)
 8004070:	681b      	ldr	r3, [r3, #0]
 8004072:	3301      	adds	r3, #1
 8004074:	4a3e      	ldr	r2, [pc, #248]	; (8004170 <xTaskIncrementTick+0x15c>)
 8004076:	6013      	str	r3, [r2, #0]
 8004078:	f000 f994 	bl	80043a4 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 800407c:	4b3d      	ldr	r3, [pc, #244]	; (8004174 <xTaskIncrementTick+0x160>)
 800407e:	681b      	ldr	r3, [r3, #0]
 8004080:	693a      	ldr	r2, [r7, #16]
 8004082:	429a      	cmp	r2, r3
 8004084:	d34d      	bcc.n	8004122 <xTaskIncrementTick+0x10e>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8004086:	4b38      	ldr	r3, [pc, #224]	; (8004168 <xTaskIncrementTick+0x154>)
 8004088:	681b      	ldr	r3, [r3, #0]
 800408a:	681b      	ldr	r3, [r3, #0]
 800408c:	2b00      	cmp	r3, #0
 800408e:	d101      	bne.n	8004094 <xTaskIncrementTick+0x80>
 8004090:	2301      	movs	r3, #1
 8004092:	e000      	b.n	8004096 <xTaskIncrementTick+0x82>
 8004094:	2300      	movs	r3, #0
 8004096:	2b00      	cmp	r3, #0
 8004098:	d004      	beq.n	80040a4 <xTaskIncrementTick+0x90>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800409a:	4b36      	ldr	r3, [pc, #216]	; (8004174 <xTaskIncrementTick+0x160>)
 800409c:	f04f 32ff 	mov.w	r2, #4294967295
 80040a0:	601a      	str	r2, [r3, #0]
					break;
 80040a2:	e03e      	b.n	8004122 <xTaskIncrementTick+0x10e>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
 80040a4:	4b30      	ldr	r3, [pc, #192]	; (8004168 <xTaskIncrementTick+0x154>)
 80040a6:	681b      	ldr	r3, [r3, #0]
 80040a8:	68db      	ldr	r3, [r3, #12]
 80040aa:	68db      	ldr	r3, [r3, #12]
 80040ac:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 80040ae:	68bb      	ldr	r3, [r7, #8]
 80040b0:	685b      	ldr	r3, [r3, #4]
 80040b2:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 80040b4:	693a      	ldr	r2, [r7, #16]
 80040b6:	687b      	ldr	r3, [r7, #4]
 80040b8:	429a      	cmp	r2, r3
 80040ba:	d203      	bcs.n	80040c4 <xTaskIncrementTick+0xb0>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 80040bc:	4a2d      	ldr	r2, [pc, #180]	; (8004174 <xTaskIncrementTick+0x160>)
 80040be:	687b      	ldr	r3, [r7, #4]
 80040c0:	6013      	str	r3, [r2, #0]
						break;
 80040c2:	e02e      	b.n	8004122 <xTaskIncrementTick+0x10e>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80040c4:	68bb      	ldr	r3, [r7, #8]
 80040c6:	3304      	adds	r3, #4
 80040c8:	4618      	mov	r0, r3
 80040ca:	f7ff fcb8 	bl	8003a3e <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 80040ce:	68bb      	ldr	r3, [r7, #8]
 80040d0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80040d2:	2b00      	cmp	r3, #0
 80040d4:	d004      	beq.n	80040e0 <xTaskIncrementTick+0xcc>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 80040d6:	68bb      	ldr	r3, [r7, #8]
 80040d8:	3318      	adds	r3, #24
 80040da:	4618      	mov	r0, r3
 80040dc:	f7ff fcaf 	bl	8003a3e <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 80040e0:	68bb      	ldr	r3, [r7, #8]
 80040e2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80040e4:	2201      	movs	r2, #1
 80040e6:	409a      	lsls	r2, r3
 80040e8:	4b23      	ldr	r3, [pc, #140]	; (8004178 <xTaskIncrementTick+0x164>)
 80040ea:	681b      	ldr	r3, [r3, #0]
 80040ec:	4313      	orrs	r3, r2
 80040ee:	4a22      	ldr	r2, [pc, #136]	; (8004178 <xTaskIncrementTick+0x164>)
 80040f0:	6013      	str	r3, [r2, #0]
 80040f2:	68bb      	ldr	r3, [r7, #8]
 80040f4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80040f6:	4613      	mov	r3, r2
 80040f8:	009b      	lsls	r3, r3, #2
 80040fa:	4413      	add	r3, r2
 80040fc:	009b      	lsls	r3, r3, #2
 80040fe:	4a1f      	ldr	r2, [pc, #124]	; (800417c <xTaskIncrementTick+0x168>)
 8004100:	441a      	add	r2, r3
 8004102:	68bb      	ldr	r3, [r7, #8]
 8004104:	3304      	adds	r3, #4
 8004106:	4619      	mov	r1, r3
 8004108:	4610      	mov	r0, r2
 800410a:	f7ff fc3d 	bl	8003988 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800410e:	68bb      	ldr	r3, [r7, #8]
 8004110:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004112:	4b1b      	ldr	r3, [pc, #108]	; (8004180 <xTaskIncrementTick+0x16c>)
 8004114:	681b      	ldr	r3, [r3, #0]
 8004116:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004118:	429a      	cmp	r2, r3
 800411a:	d3b4      	bcc.n	8004086 <xTaskIncrementTick+0x72>
						{
							xSwitchRequired = pdTRUE;
 800411c:	2301      	movs	r3, #1
 800411e:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8004120:	e7b1      	b.n	8004086 <xTaskIncrementTick+0x72>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8004122:	4b17      	ldr	r3, [pc, #92]	; (8004180 <xTaskIncrementTick+0x16c>)
 8004124:	681b      	ldr	r3, [r3, #0]
 8004126:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004128:	4914      	ldr	r1, [pc, #80]	; (800417c <xTaskIncrementTick+0x168>)
 800412a:	4613      	mov	r3, r2
 800412c:	009b      	lsls	r3, r3, #2
 800412e:	4413      	add	r3, r2
 8004130:	009b      	lsls	r3, r3, #2
 8004132:	440b      	add	r3, r1
 8004134:	681b      	ldr	r3, [r3, #0]
 8004136:	2b01      	cmp	r3, #1
 8004138:	d907      	bls.n	800414a <xTaskIncrementTick+0x136>
			{
				xSwitchRequired = pdTRUE;
 800413a:	2301      	movs	r3, #1
 800413c:	617b      	str	r3, [r7, #20]
 800413e:	e004      	b.n	800414a <xTaskIncrementTick+0x136>
		}
		#endif /* configUSE_TICK_HOOK */
	}
	else
	{
		++uxPendedTicks;
 8004140:	4b10      	ldr	r3, [pc, #64]	; (8004184 <xTaskIncrementTick+0x170>)
 8004142:	681b      	ldr	r3, [r3, #0]
 8004144:	3301      	adds	r3, #1
 8004146:	4a0f      	ldr	r2, [pc, #60]	; (8004184 <xTaskIncrementTick+0x170>)
 8004148:	6013      	str	r3, [r2, #0]
		#endif
	}

	#if ( configUSE_PREEMPTION == 1 )
	{
		if( xYieldPending != pdFALSE )
 800414a:	4b0f      	ldr	r3, [pc, #60]	; (8004188 <xTaskIncrementTick+0x174>)
 800414c:	681b      	ldr	r3, [r3, #0]
 800414e:	2b00      	cmp	r3, #0
 8004150:	d001      	beq.n	8004156 <xTaskIncrementTick+0x142>
		{
			xSwitchRequired = pdTRUE;
 8004152:	2301      	movs	r3, #1
 8004154:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_PREEMPTION */

	return xSwitchRequired;
 8004156:	697b      	ldr	r3, [r7, #20]
}
 8004158:	4618      	mov	r0, r3
 800415a:	3718      	adds	r7, #24
 800415c:	46bd      	mov	sp, r7
 800415e:	bd80      	pop	{r7, pc}
 8004160:	200005dc 	.word	0x200005dc
 8004164:	200005b8 	.word	0x200005b8
 8004168:	2000056c 	.word	0x2000056c
 800416c:	20000570 	.word	0x20000570
 8004170:	200005cc 	.word	0x200005cc
 8004174:	200005d4 	.word	0x200005d4
 8004178:	200005bc 	.word	0x200005bc
 800417c:	200004b8 	.word	0x200004b8
 8004180:	200004b4 	.word	0x200004b4
 8004184:	200005c4 	.word	0x200005c4
 8004188:	200005c8 	.word	0x200005c8

0800418c <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 800418c:	b480      	push	{r7}
 800418e:	b087      	sub	sp, #28
 8004190:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8004192:	4b26      	ldr	r3, [pc, #152]	; (800422c <vTaskSwitchContext+0xa0>)
 8004194:	681b      	ldr	r3, [r3, #0]
 8004196:	2b00      	cmp	r3, #0
 8004198:	d003      	beq.n	80041a2 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 800419a:	4b25      	ldr	r3, [pc, #148]	; (8004230 <vTaskSwitchContext+0xa4>)
 800419c:	2201      	movs	r2, #1
 800419e:	601a      	str	r2, [r3, #0]
			structure specific to this task. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 80041a0:	e03e      	b.n	8004220 <vTaskSwitchContext+0x94>
		xYieldPending = pdFALSE;
 80041a2:	4b23      	ldr	r3, [pc, #140]	; (8004230 <vTaskSwitchContext+0xa4>)
 80041a4:	2200      	movs	r2, #0
 80041a6:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK();
 80041a8:	4b22      	ldr	r3, [pc, #136]	; (8004234 <vTaskSwitchContext+0xa8>)
 80041aa:	681b      	ldr	r3, [r3, #0]
 80041ac:	60fb      	str	r3, [r7, #12]
		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 80041ae:	68fb      	ldr	r3, [r7, #12]
 80041b0:	fab3 f383 	clz	r3, r3
 80041b4:	72fb      	strb	r3, [r7, #11]
		return ucReturn;
 80041b6:	7afb      	ldrb	r3, [r7, #11]
 80041b8:	f1c3 031f 	rsb	r3, r3, #31
 80041bc:	617b      	str	r3, [r7, #20]
 80041be:	491e      	ldr	r1, [pc, #120]	; (8004238 <vTaskSwitchContext+0xac>)
 80041c0:	697a      	ldr	r2, [r7, #20]
 80041c2:	4613      	mov	r3, r2
 80041c4:	009b      	lsls	r3, r3, #2
 80041c6:	4413      	add	r3, r2
 80041c8:	009b      	lsls	r3, r3, #2
 80041ca:	440b      	add	r3, r1
 80041cc:	681b      	ldr	r3, [r3, #0]
 80041ce:	2b00      	cmp	r3, #0
 80041d0:	d109      	bne.n	80041e6 <vTaskSwitchContext+0x5a>
	__asm volatile
 80041d2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80041d6:	f383 8811 	msr	BASEPRI, r3
 80041da:	f3bf 8f6f 	isb	sy
 80041de:	f3bf 8f4f 	dsb	sy
 80041e2:	607b      	str	r3, [r7, #4]
 80041e4:	e7fe      	b.n	80041e4 <vTaskSwitchContext+0x58>
 80041e6:	697a      	ldr	r2, [r7, #20]
 80041e8:	4613      	mov	r3, r2
 80041ea:	009b      	lsls	r3, r3, #2
 80041ec:	4413      	add	r3, r2
 80041ee:	009b      	lsls	r3, r3, #2
 80041f0:	4a11      	ldr	r2, [pc, #68]	; (8004238 <vTaskSwitchContext+0xac>)
 80041f2:	4413      	add	r3, r2
 80041f4:	613b      	str	r3, [r7, #16]
 80041f6:	693b      	ldr	r3, [r7, #16]
 80041f8:	685b      	ldr	r3, [r3, #4]
 80041fa:	685a      	ldr	r2, [r3, #4]
 80041fc:	693b      	ldr	r3, [r7, #16]
 80041fe:	605a      	str	r2, [r3, #4]
 8004200:	693b      	ldr	r3, [r7, #16]
 8004202:	685a      	ldr	r2, [r3, #4]
 8004204:	693b      	ldr	r3, [r7, #16]
 8004206:	3308      	adds	r3, #8
 8004208:	429a      	cmp	r2, r3
 800420a:	d104      	bne.n	8004216 <vTaskSwitchContext+0x8a>
 800420c:	693b      	ldr	r3, [r7, #16]
 800420e:	685b      	ldr	r3, [r3, #4]
 8004210:	685a      	ldr	r2, [r3, #4]
 8004212:	693b      	ldr	r3, [r7, #16]
 8004214:	605a      	str	r2, [r3, #4]
 8004216:	693b      	ldr	r3, [r7, #16]
 8004218:	685b      	ldr	r3, [r3, #4]
 800421a:	68db      	ldr	r3, [r3, #12]
 800421c:	4a07      	ldr	r2, [pc, #28]	; (800423c <vTaskSwitchContext+0xb0>)
 800421e:	6013      	str	r3, [r2, #0]
}
 8004220:	bf00      	nop
 8004222:	371c      	adds	r7, #28
 8004224:	46bd      	mov	sp, r7
 8004226:	bc80      	pop	{r7}
 8004228:	4770      	bx	lr
 800422a:	bf00      	nop
 800422c:	200005dc 	.word	0x200005dc
 8004230:	200005c8 	.word	0x200005c8
 8004234:	200005bc 	.word	0x200005bc
 8004238:	200004b8 	.word	0x200004b8
 800423c:	200004b4 	.word	0x200004b4

08004240 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8004240:	b580      	push	{r7, lr}
 8004242:	b082      	sub	sp, #8
 8004244:	af00      	add	r7, sp, #0
 8004246:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8004248:	f000 f852 	bl	80042f0 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 800424c:	4b06      	ldr	r3, [pc, #24]	; (8004268 <prvIdleTask+0x28>)
 800424e:	681b      	ldr	r3, [r3, #0]
 8004250:	2b01      	cmp	r3, #1
 8004252:	d9f9      	bls.n	8004248 <prvIdleTask+0x8>
			{
				taskYIELD();
 8004254:	4b05      	ldr	r3, [pc, #20]	; (800426c <prvIdleTask+0x2c>)
 8004256:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800425a:	601a      	str	r2, [r3, #0]
 800425c:	f3bf 8f4f 	dsb	sy
 8004260:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 8004264:	e7f0      	b.n	8004248 <prvIdleTask+0x8>
 8004266:	bf00      	nop
 8004268:	200004b8 	.word	0x200004b8
 800426c:	e000ed04 	.word	0xe000ed04

08004270 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8004270:	b580      	push	{r7, lr}
 8004272:	b082      	sub	sp, #8
 8004274:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8004276:	2300      	movs	r3, #0
 8004278:	607b      	str	r3, [r7, #4]
 800427a:	e00c      	b.n	8004296 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 800427c:	687a      	ldr	r2, [r7, #4]
 800427e:	4613      	mov	r3, r2
 8004280:	009b      	lsls	r3, r3, #2
 8004282:	4413      	add	r3, r2
 8004284:	009b      	lsls	r3, r3, #2
 8004286:	4a12      	ldr	r2, [pc, #72]	; (80042d0 <prvInitialiseTaskLists+0x60>)
 8004288:	4413      	add	r3, r2
 800428a:	4618      	mov	r0, r3
 800428c:	f7ff fb51 	bl	8003932 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8004290:	687b      	ldr	r3, [r7, #4]
 8004292:	3301      	adds	r3, #1
 8004294:	607b      	str	r3, [r7, #4]
 8004296:	687b      	ldr	r3, [r7, #4]
 8004298:	2b06      	cmp	r3, #6
 800429a:	d9ef      	bls.n	800427c <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 800429c:	480d      	ldr	r0, [pc, #52]	; (80042d4 <prvInitialiseTaskLists+0x64>)
 800429e:	f7ff fb48 	bl	8003932 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 80042a2:	480d      	ldr	r0, [pc, #52]	; (80042d8 <prvInitialiseTaskLists+0x68>)
 80042a4:	f7ff fb45 	bl	8003932 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 80042a8:	480c      	ldr	r0, [pc, #48]	; (80042dc <prvInitialiseTaskLists+0x6c>)
 80042aa:	f7ff fb42 	bl	8003932 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 80042ae:	480c      	ldr	r0, [pc, #48]	; (80042e0 <prvInitialiseTaskLists+0x70>)
 80042b0:	f7ff fb3f 	bl	8003932 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 80042b4:	480b      	ldr	r0, [pc, #44]	; (80042e4 <prvInitialiseTaskLists+0x74>)
 80042b6:	f7ff fb3c 	bl	8003932 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 80042ba:	4b0b      	ldr	r3, [pc, #44]	; (80042e8 <prvInitialiseTaskLists+0x78>)
 80042bc:	4a05      	ldr	r2, [pc, #20]	; (80042d4 <prvInitialiseTaskLists+0x64>)
 80042be:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 80042c0:	4b0a      	ldr	r3, [pc, #40]	; (80042ec <prvInitialiseTaskLists+0x7c>)
 80042c2:	4a05      	ldr	r2, [pc, #20]	; (80042d8 <prvInitialiseTaskLists+0x68>)
 80042c4:	601a      	str	r2, [r3, #0]
}
 80042c6:	bf00      	nop
 80042c8:	3708      	adds	r7, #8
 80042ca:	46bd      	mov	sp, r7
 80042cc:	bd80      	pop	{r7, pc}
 80042ce:	bf00      	nop
 80042d0:	200004b8 	.word	0x200004b8
 80042d4:	20000544 	.word	0x20000544
 80042d8:	20000558 	.word	0x20000558
 80042dc:	20000574 	.word	0x20000574
 80042e0:	20000588 	.word	0x20000588
 80042e4:	200005a0 	.word	0x200005a0
 80042e8:	2000056c 	.word	0x2000056c
 80042ec:	20000570 	.word	0x20000570

080042f0 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 80042f0:	b580      	push	{r7, lr}
 80042f2:	b082      	sub	sp, #8
 80042f4:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent vTaskSuspendAll()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 80042f6:	e019      	b.n	800432c <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 80042f8:	f000 f9e6 	bl	80046c8 <vPortEnterCritical>
			{
				pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) );
 80042fc:	4b0f      	ldr	r3, [pc, #60]	; (800433c <prvCheckTasksWaitingTermination+0x4c>)
 80042fe:	68db      	ldr	r3, [r3, #12]
 8004300:	68db      	ldr	r3, [r3, #12]
 8004302:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8004304:	687b      	ldr	r3, [r7, #4]
 8004306:	3304      	adds	r3, #4
 8004308:	4618      	mov	r0, r3
 800430a:	f7ff fb98 	bl	8003a3e <uxListRemove>
				--uxCurrentNumberOfTasks;
 800430e:	4b0c      	ldr	r3, [pc, #48]	; (8004340 <prvCheckTasksWaitingTermination+0x50>)
 8004310:	681b      	ldr	r3, [r3, #0]
 8004312:	3b01      	subs	r3, #1
 8004314:	4a0a      	ldr	r2, [pc, #40]	; (8004340 <prvCheckTasksWaitingTermination+0x50>)
 8004316:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 8004318:	4b0a      	ldr	r3, [pc, #40]	; (8004344 <prvCheckTasksWaitingTermination+0x54>)
 800431a:	681b      	ldr	r3, [r3, #0]
 800431c:	3b01      	subs	r3, #1
 800431e:	4a09      	ldr	r2, [pc, #36]	; (8004344 <prvCheckTasksWaitingTermination+0x54>)
 8004320:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 8004322:	f000 f9ff 	bl	8004724 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 8004326:	6878      	ldr	r0, [r7, #4]
 8004328:	f000 f80e 	bl	8004348 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800432c:	4b05      	ldr	r3, [pc, #20]	; (8004344 <prvCheckTasksWaitingTermination+0x54>)
 800432e:	681b      	ldr	r3, [r3, #0]
 8004330:	2b00      	cmp	r3, #0
 8004332:	d1e1      	bne.n	80042f8 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 8004334:	bf00      	nop
 8004336:	3708      	adds	r7, #8
 8004338:	46bd      	mov	sp, r7
 800433a:	bd80      	pop	{r7, pc}
 800433c:	20000588 	.word	0x20000588
 8004340:	200005b4 	.word	0x200005b4
 8004344:	2000059c 	.word	0x2000059c

08004348 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 8004348:	b580      	push	{r7, lr}
 800434a:	b084      	sub	sp, #16
 800434c:	af00      	add	r7, sp, #0
 800434e:	6078      	str	r0, [r7, #4]
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 8004350:	687b      	ldr	r3, [r7, #4]
 8004352:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8004356:	2b00      	cmp	r3, #0
 8004358:	d108      	bne.n	800436c <prvDeleteTCB+0x24>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 800435a:	687b      	ldr	r3, [r7, #4]
 800435c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800435e:	4618      	mov	r0, r3
 8004360:	f000 fb2e 	bl	80049c0 <vPortFree>
				vPortFree( pxTCB );
 8004364:	6878      	ldr	r0, [r7, #4]
 8004366:	f000 fb2b 	bl	80049c0 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 800436a:	e017      	b.n	800439c <prvDeleteTCB+0x54>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 800436c:	687b      	ldr	r3, [r7, #4]
 800436e:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8004372:	2b01      	cmp	r3, #1
 8004374:	d103      	bne.n	800437e <prvDeleteTCB+0x36>
				vPortFree( pxTCB );
 8004376:	6878      	ldr	r0, [r7, #4]
 8004378:	f000 fb22 	bl	80049c0 <vPortFree>
	}
 800437c:	e00e      	b.n	800439c <prvDeleteTCB+0x54>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 800437e:	687b      	ldr	r3, [r7, #4]
 8004380:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8004384:	2b02      	cmp	r3, #2
 8004386:	d009      	beq.n	800439c <prvDeleteTCB+0x54>
 8004388:	f04f 0350 	mov.w	r3, #80	; 0x50
 800438c:	f383 8811 	msr	BASEPRI, r3
 8004390:	f3bf 8f6f 	isb	sy
 8004394:	f3bf 8f4f 	dsb	sy
 8004398:	60fb      	str	r3, [r7, #12]
 800439a:	e7fe      	b.n	800439a <prvDeleteTCB+0x52>
	}
 800439c:	bf00      	nop
 800439e:	3710      	adds	r7, #16
 80043a0:	46bd      	mov	sp, r7
 80043a2:	bd80      	pop	{r7, pc}

080043a4 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 80043a4:	b480      	push	{r7}
 80043a6:	b083      	sub	sp, #12
 80043a8:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80043aa:	4b0e      	ldr	r3, [pc, #56]	; (80043e4 <prvResetNextTaskUnblockTime+0x40>)
 80043ac:	681b      	ldr	r3, [r3, #0]
 80043ae:	681b      	ldr	r3, [r3, #0]
 80043b0:	2b00      	cmp	r3, #0
 80043b2:	d101      	bne.n	80043b8 <prvResetNextTaskUnblockTime+0x14>
 80043b4:	2301      	movs	r3, #1
 80043b6:	e000      	b.n	80043ba <prvResetNextTaskUnblockTime+0x16>
 80043b8:	2300      	movs	r3, #0
 80043ba:	2b00      	cmp	r3, #0
 80043bc:	d004      	beq.n	80043c8 <prvResetNextTaskUnblockTime+0x24>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 80043be:	4b0a      	ldr	r3, [pc, #40]	; (80043e8 <prvResetNextTaskUnblockTime+0x44>)
 80043c0:	f04f 32ff 	mov.w	r2, #4294967295
 80043c4:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 80043c6:	e008      	b.n	80043da <prvResetNextTaskUnblockTime+0x36>
		( pxTCB ) = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
 80043c8:	4b06      	ldr	r3, [pc, #24]	; (80043e4 <prvResetNextTaskUnblockTime+0x40>)
 80043ca:	681b      	ldr	r3, [r3, #0]
 80043cc:	68db      	ldr	r3, [r3, #12]
 80043ce:	68db      	ldr	r3, [r3, #12]
 80043d0:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 80043d2:	687b      	ldr	r3, [r7, #4]
 80043d4:	685b      	ldr	r3, [r3, #4]
 80043d6:	4a04      	ldr	r2, [pc, #16]	; (80043e8 <prvResetNextTaskUnblockTime+0x44>)
 80043d8:	6013      	str	r3, [r2, #0]
}
 80043da:	bf00      	nop
 80043dc:	370c      	adds	r7, #12
 80043de:	46bd      	mov	sp, r7
 80043e0:	bc80      	pop	{r7}
 80043e2:	4770      	bx	lr
 80043e4:	2000056c 	.word	0x2000056c
 80043e8:	200005d4 	.word	0x200005d4

080043ec <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 80043ec:	b480      	push	{r7}
 80043ee:	b083      	sub	sp, #12
 80043f0:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 80043f2:	4b0b      	ldr	r3, [pc, #44]	; (8004420 <xTaskGetSchedulerState+0x34>)
 80043f4:	681b      	ldr	r3, [r3, #0]
 80043f6:	2b00      	cmp	r3, #0
 80043f8:	d102      	bne.n	8004400 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 80043fa:	2301      	movs	r3, #1
 80043fc:	607b      	str	r3, [r7, #4]
 80043fe:	e008      	b.n	8004412 <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8004400:	4b08      	ldr	r3, [pc, #32]	; (8004424 <xTaskGetSchedulerState+0x38>)
 8004402:	681b      	ldr	r3, [r3, #0]
 8004404:	2b00      	cmp	r3, #0
 8004406:	d102      	bne.n	800440e <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 8004408:	2302      	movs	r3, #2
 800440a:	607b      	str	r3, [r7, #4]
 800440c:	e001      	b.n	8004412 <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 800440e:	2300      	movs	r3, #0
 8004410:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 8004412:	687b      	ldr	r3, [r7, #4]
	}
 8004414:	4618      	mov	r0, r3
 8004416:	370c      	adds	r7, #12
 8004418:	46bd      	mov	sp, r7
 800441a:	bc80      	pop	{r7}
 800441c:	4770      	bx	lr
 800441e:	bf00      	nop
 8004420:	200005c0 	.word	0x200005c0
 8004424:	200005dc 	.word	0x200005dc

08004428 <prvAddCurrentTaskToDelayedList>:
#endif /* configUSE_TASK_NOTIFICATIONS */
/*-----------------------------------------------------------*/


static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8004428:	b580      	push	{r7, lr}
 800442a:	b084      	sub	sp, #16
 800442c:	af00      	add	r7, sp, #0
 800442e:	6078      	str	r0, [r7, #4]
 8004430:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 8004432:	4b29      	ldr	r3, [pc, #164]	; (80044d8 <prvAddCurrentTaskToDelayedList+0xb0>)
 8004434:	681b      	ldr	r3, [r3, #0]
 8004436:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8004438:	4b28      	ldr	r3, [pc, #160]	; (80044dc <prvAddCurrentTaskToDelayedList+0xb4>)
 800443a:	681b      	ldr	r3, [r3, #0]
 800443c:	3304      	adds	r3, #4
 800443e:	4618      	mov	r0, r3
 8004440:	f7ff fafd 	bl	8003a3e <uxListRemove>
 8004444:	4603      	mov	r3, r0
 8004446:	2b00      	cmp	r3, #0
 8004448:	d10b      	bne.n	8004462 <prvAddCurrentTaskToDelayedList+0x3a>
	{
		/* The current task must be in a ready list, so there is no need to
		check, and the port reset macro can be called directly. */
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority );
 800444a:	4b24      	ldr	r3, [pc, #144]	; (80044dc <prvAddCurrentTaskToDelayedList+0xb4>)
 800444c:	681b      	ldr	r3, [r3, #0]
 800444e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004450:	2201      	movs	r2, #1
 8004452:	fa02 f303 	lsl.w	r3, r2, r3
 8004456:	43da      	mvns	r2, r3
 8004458:	4b21      	ldr	r3, [pc, #132]	; (80044e0 <prvAddCurrentTaskToDelayedList+0xb8>)
 800445a:	681b      	ldr	r3, [r3, #0]
 800445c:	4013      	ands	r3, r2
 800445e:	4a20      	ldr	r2, [pc, #128]	; (80044e0 <prvAddCurrentTaskToDelayedList+0xb8>)
 8004460:	6013      	str	r3, [r2, #0]
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8004462:	687b      	ldr	r3, [r7, #4]
 8004464:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004468:	d10a      	bne.n	8004480 <prvAddCurrentTaskToDelayedList+0x58>
 800446a:	683b      	ldr	r3, [r7, #0]
 800446c:	2b00      	cmp	r3, #0
 800446e:	d007      	beq.n	8004480 <prvAddCurrentTaskToDelayedList+0x58>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8004470:	4b1a      	ldr	r3, [pc, #104]	; (80044dc <prvAddCurrentTaskToDelayedList+0xb4>)
 8004472:	681b      	ldr	r3, [r3, #0]
 8004474:	3304      	adds	r3, #4
 8004476:	4619      	mov	r1, r3
 8004478:	481a      	ldr	r0, [pc, #104]	; (80044e4 <prvAddCurrentTaskToDelayedList+0xbc>)
 800447a:	f7ff fa85 	bl	8003988 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 800447e:	e026      	b.n	80044ce <prvAddCurrentTaskToDelayedList+0xa6>
			xTimeToWake = xConstTickCount + xTicksToWait;
 8004480:	68fa      	ldr	r2, [r7, #12]
 8004482:	687b      	ldr	r3, [r7, #4]
 8004484:	4413      	add	r3, r2
 8004486:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8004488:	4b14      	ldr	r3, [pc, #80]	; (80044dc <prvAddCurrentTaskToDelayedList+0xb4>)
 800448a:	681b      	ldr	r3, [r3, #0]
 800448c:	68ba      	ldr	r2, [r7, #8]
 800448e:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 8004490:	68ba      	ldr	r2, [r7, #8]
 8004492:	68fb      	ldr	r3, [r7, #12]
 8004494:	429a      	cmp	r2, r3
 8004496:	d209      	bcs.n	80044ac <prvAddCurrentTaskToDelayedList+0x84>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8004498:	4b13      	ldr	r3, [pc, #76]	; (80044e8 <prvAddCurrentTaskToDelayedList+0xc0>)
 800449a:	681a      	ldr	r2, [r3, #0]
 800449c:	4b0f      	ldr	r3, [pc, #60]	; (80044dc <prvAddCurrentTaskToDelayedList+0xb4>)
 800449e:	681b      	ldr	r3, [r3, #0]
 80044a0:	3304      	adds	r3, #4
 80044a2:	4619      	mov	r1, r3
 80044a4:	4610      	mov	r0, r2
 80044a6:	f7ff fa92 	bl	80039ce <vListInsert>
}
 80044aa:	e010      	b.n	80044ce <prvAddCurrentTaskToDelayedList+0xa6>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80044ac:	4b0f      	ldr	r3, [pc, #60]	; (80044ec <prvAddCurrentTaskToDelayedList+0xc4>)
 80044ae:	681a      	ldr	r2, [r3, #0]
 80044b0:	4b0a      	ldr	r3, [pc, #40]	; (80044dc <prvAddCurrentTaskToDelayedList+0xb4>)
 80044b2:	681b      	ldr	r3, [r3, #0]
 80044b4:	3304      	adds	r3, #4
 80044b6:	4619      	mov	r1, r3
 80044b8:	4610      	mov	r0, r2
 80044ba:	f7ff fa88 	bl	80039ce <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 80044be:	4b0c      	ldr	r3, [pc, #48]	; (80044f0 <prvAddCurrentTaskToDelayedList+0xc8>)
 80044c0:	681b      	ldr	r3, [r3, #0]
 80044c2:	68ba      	ldr	r2, [r7, #8]
 80044c4:	429a      	cmp	r2, r3
 80044c6:	d202      	bcs.n	80044ce <prvAddCurrentTaskToDelayedList+0xa6>
					xNextTaskUnblockTime = xTimeToWake;
 80044c8:	4a09      	ldr	r2, [pc, #36]	; (80044f0 <prvAddCurrentTaskToDelayedList+0xc8>)
 80044ca:	68bb      	ldr	r3, [r7, #8]
 80044cc:	6013      	str	r3, [r2, #0]
}
 80044ce:	bf00      	nop
 80044d0:	3710      	adds	r7, #16
 80044d2:	46bd      	mov	sp, r7
 80044d4:	bd80      	pop	{r7, pc}
 80044d6:	bf00      	nop
 80044d8:	200005b8 	.word	0x200005b8
 80044dc:	200004b4 	.word	0x200004b4
 80044e0:	200005bc 	.word	0x200005bc
 80044e4:	200005a0 	.word	0x200005a0
 80044e8:	20000570 	.word	0x20000570
 80044ec:	2000056c 	.word	0x2000056c
 80044f0:	200005d4 	.word	0x200005d4

080044f4 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 80044f4:	b480      	push	{r7}
 80044f6:	b085      	sub	sp, #20
 80044f8:	af00      	add	r7, sp, #0
 80044fa:	60f8      	str	r0, [r7, #12]
 80044fc:	60b9      	str	r1, [r7, #8]
 80044fe:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */
	pxTopOfStack--; /* Offset added to account for the way the MCU uses the stack on entry/exit of interrupts. */
 8004500:	68fb      	ldr	r3, [r7, #12]
 8004502:	3b04      	subs	r3, #4
 8004504:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 8004506:	68fb      	ldr	r3, [r7, #12]
 8004508:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 800450c:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800450e:	68fb      	ldr	r3, [r7, #12]
 8004510:	3b04      	subs	r3, #4
 8004512:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8004514:	68bb      	ldr	r3, [r7, #8]
 8004516:	f023 0201 	bic.w	r2, r3, #1
 800451a:	68fb      	ldr	r3, [r7, #12]
 800451c:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800451e:	68fb      	ldr	r3, [r7, #12]
 8004520:	3b04      	subs	r3, #4
 8004522:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8004524:	4a08      	ldr	r2, [pc, #32]	; (8004548 <pxPortInitialiseStack+0x54>)
 8004526:	68fb      	ldr	r3, [r7, #12]
 8004528:	601a      	str	r2, [r3, #0]
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 800452a:	68fb      	ldr	r3, [r7, #12]
 800452c:	3b14      	subs	r3, #20
 800452e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8004530:	687a      	ldr	r2, [r7, #4]
 8004532:	68fb      	ldr	r3, [r7, #12]
 8004534:	601a      	str	r2, [r3, #0]
	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8004536:	68fb      	ldr	r3, [r7, #12]
 8004538:	3b20      	subs	r3, #32
 800453a:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 800453c:	68fb      	ldr	r3, [r7, #12]
}
 800453e:	4618      	mov	r0, r3
 8004540:	3714      	adds	r7, #20
 8004542:	46bd      	mov	sp, r7
 8004544:	bc80      	pop	{r7}
 8004546:	4770      	bx	lr
 8004548:	0800454d 	.word	0x0800454d

0800454c <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 800454c:	b480      	push	{r7}
 800454e:	b085      	sub	sp, #20
 8004550:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0UL;
 8004552:	2300      	movs	r3, #0
 8004554:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 8004556:	4b10      	ldr	r3, [pc, #64]	; (8004598 <prvTaskExitError+0x4c>)
 8004558:	681b      	ldr	r3, [r3, #0]
 800455a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800455e:	d009      	beq.n	8004574 <prvTaskExitError+0x28>
 8004560:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004564:	f383 8811 	msr	BASEPRI, r3
 8004568:	f3bf 8f6f 	isb	sy
 800456c:	f3bf 8f4f 	dsb	sy
 8004570:	60fb      	str	r3, [r7, #12]
 8004572:	e7fe      	b.n	8004572 <prvTaskExitError+0x26>
 8004574:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004578:	f383 8811 	msr	BASEPRI, r3
 800457c:	f3bf 8f6f 	isb	sy
 8004580:	f3bf 8f4f 	dsb	sy
 8004584:	60bb      	str	r3, [r7, #8]
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 8004586:	bf00      	nop
 8004588:	687b      	ldr	r3, [r7, #4]
 800458a:	2b00      	cmp	r3, #0
 800458c:	d0fc      	beq.n	8004588 <prvTaskExitError+0x3c>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 800458e:	bf00      	nop
 8004590:	3714      	adds	r7, #20
 8004592:	46bd      	mov	sp, r7
 8004594:	bc80      	pop	{r7}
 8004596:	4770      	bx	lr
 8004598:	20000020 	.word	0x20000020
 800459c:	00000000 	.word	0x00000000

080045a0 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 80045a0:	4b07      	ldr	r3, [pc, #28]	; (80045c0 <pxCurrentTCBConst2>)
 80045a2:	6819      	ldr	r1, [r3, #0]
 80045a4:	6808      	ldr	r0, [r1, #0]
 80045a6:	e8b0 0ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 80045aa:	f380 8809 	msr	PSP, r0
 80045ae:	f3bf 8f6f 	isb	sy
 80045b2:	f04f 0000 	mov.w	r0, #0
 80045b6:	f380 8811 	msr	BASEPRI, r0
 80045ba:	f04e 0e0d 	orr.w	lr, lr, #13
 80045be:	4770      	bx	lr

080045c0 <pxCurrentTCBConst2>:
 80045c0:	200004b4 	.word	0x200004b4
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 80045c4:	bf00      	nop
 80045c6:	bf00      	nop

080045c8 <prvPortStartFirstTask>:
/*-----------------------------------------------------------*/

static void prvPortStartFirstTask( void )
{
	__asm volatile(
 80045c8:	4806      	ldr	r0, [pc, #24]	; (80045e4 <prvPortStartFirstTask+0x1c>)
 80045ca:	6800      	ldr	r0, [r0, #0]
 80045cc:	6800      	ldr	r0, [r0, #0]
 80045ce:	f380 8808 	msr	MSP, r0
 80045d2:	b662      	cpsie	i
 80045d4:	b661      	cpsie	f
 80045d6:	f3bf 8f4f 	dsb	sy
 80045da:	f3bf 8f6f 	isb	sy
 80045de:	df00      	svc	0
 80045e0:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 80045e2:	bf00      	nop
 80045e4:	e000ed08 	.word	0xe000ed08

080045e8 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 80045e8:	b580      	push	{r7, lr}
 80045ea:	b084      	sub	sp, #16
 80045ec:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 80045ee:	4b31      	ldr	r3, [pc, #196]	; (80046b4 <xPortStartScheduler+0xcc>)
 80045f0:	60fb      	str	r3, [r7, #12]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 80045f2:	68fb      	ldr	r3, [r7, #12]
 80045f4:	781b      	ldrb	r3, [r3, #0]
 80045f6:	b2db      	uxtb	r3, r3
 80045f8:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 80045fa:	68fb      	ldr	r3, [r7, #12]
 80045fc:	22ff      	movs	r2, #255	; 0xff
 80045fe:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8004600:	68fb      	ldr	r3, [r7, #12]
 8004602:	781b      	ldrb	r3, [r3, #0]
 8004604:	b2db      	uxtb	r3, r3
 8004606:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8004608:	78fb      	ldrb	r3, [r7, #3]
 800460a:	b2db      	uxtb	r3, r3
 800460c:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8004610:	b2da      	uxtb	r2, r3
 8004612:	4b29      	ldr	r3, [pc, #164]	; (80046b8 <xPortStartScheduler+0xd0>)
 8004614:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8004616:	4b29      	ldr	r3, [pc, #164]	; (80046bc <xPortStartScheduler+0xd4>)
 8004618:	2207      	movs	r2, #7
 800461a:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800461c:	e009      	b.n	8004632 <xPortStartScheduler+0x4a>
		{
			ulMaxPRIGROUPValue--;
 800461e:	4b27      	ldr	r3, [pc, #156]	; (80046bc <xPortStartScheduler+0xd4>)
 8004620:	681b      	ldr	r3, [r3, #0]
 8004622:	3b01      	subs	r3, #1
 8004624:	4a25      	ldr	r2, [pc, #148]	; (80046bc <xPortStartScheduler+0xd4>)
 8004626:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8004628:	78fb      	ldrb	r3, [r7, #3]
 800462a:	b2db      	uxtb	r3, r3
 800462c:	005b      	lsls	r3, r3, #1
 800462e:	b2db      	uxtb	r3, r3
 8004630:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8004632:	78fb      	ldrb	r3, [r7, #3]
 8004634:	b2db      	uxtb	r3, r3
 8004636:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800463a:	2b80      	cmp	r3, #128	; 0x80
 800463c:	d0ef      	beq.n	800461e <xPortStartScheduler+0x36>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 800463e:	4b1f      	ldr	r3, [pc, #124]	; (80046bc <xPortStartScheduler+0xd4>)
 8004640:	681b      	ldr	r3, [r3, #0]
 8004642:	f1c3 0307 	rsb	r3, r3, #7
 8004646:	2b04      	cmp	r3, #4
 8004648:	d009      	beq.n	800465e <xPortStartScheduler+0x76>
 800464a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800464e:	f383 8811 	msr	BASEPRI, r3
 8004652:	f3bf 8f6f 	isb	sy
 8004656:	f3bf 8f4f 	dsb	sy
 800465a:	60bb      	str	r3, [r7, #8]
 800465c:	e7fe      	b.n	800465c <xPortStartScheduler+0x74>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 800465e:	4b17      	ldr	r3, [pc, #92]	; (80046bc <xPortStartScheduler+0xd4>)
 8004660:	681b      	ldr	r3, [r3, #0]
 8004662:	021b      	lsls	r3, r3, #8
 8004664:	4a15      	ldr	r2, [pc, #84]	; (80046bc <xPortStartScheduler+0xd4>)
 8004666:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8004668:	4b14      	ldr	r3, [pc, #80]	; (80046bc <xPortStartScheduler+0xd4>)
 800466a:	681b      	ldr	r3, [r3, #0]
 800466c:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8004670:	4a12      	ldr	r2, [pc, #72]	; (80046bc <xPortStartScheduler+0xd4>)
 8004672:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8004674:	687b      	ldr	r3, [r7, #4]
 8004676:	b2da      	uxtb	r2, r3
 8004678:	68fb      	ldr	r3, [r7, #12]
 800467a:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 800467c:	4b10      	ldr	r3, [pc, #64]	; (80046c0 <xPortStartScheduler+0xd8>)
 800467e:	681b      	ldr	r3, [r3, #0]
 8004680:	4a0f      	ldr	r2, [pc, #60]	; (80046c0 <xPortStartScheduler+0xd8>)
 8004682:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8004686:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8004688:	4b0d      	ldr	r3, [pc, #52]	; (80046c0 <xPortStartScheduler+0xd8>)
 800468a:	681b      	ldr	r3, [r3, #0]
 800468c:	4a0c      	ldr	r2, [pc, #48]	; (80046c0 <xPortStartScheduler+0xd8>)
 800468e:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 8004692:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 8004694:	f000 f8b0 	bl	80047f8 <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8004698:	4b0a      	ldr	r3, [pc, #40]	; (80046c4 <xPortStartScheduler+0xdc>)
 800469a:	2200      	movs	r2, #0
 800469c:	601a      	str	r2, [r3, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 800469e:	f7ff ff93 	bl	80045c8 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 80046a2:	f7ff fd73 	bl	800418c <vTaskSwitchContext>
	prvTaskExitError();
 80046a6:	f7ff ff51 	bl	800454c <prvTaskExitError>

	/* Should not get here! */
	return 0;
 80046aa:	2300      	movs	r3, #0
}
 80046ac:	4618      	mov	r0, r3
 80046ae:	3710      	adds	r7, #16
 80046b0:	46bd      	mov	sp, r7
 80046b2:	bd80      	pop	{r7, pc}
 80046b4:	e000e400 	.word	0xe000e400
 80046b8:	200005e0 	.word	0x200005e0
 80046bc:	200005e4 	.word	0x200005e4
 80046c0:	e000ed20 	.word	0xe000ed20
 80046c4:	20000020 	.word	0x20000020

080046c8 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 80046c8:	b480      	push	{r7}
 80046ca:	b083      	sub	sp, #12
 80046cc:	af00      	add	r7, sp, #0
 80046ce:	f04f 0350 	mov.w	r3, #80	; 0x50
 80046d2:	f383 8811 	msr	BASEPRI, r3
 80046d6:	f3bf 8f6f 	isb	sy
 80046da:	f3bf 8f4f 	dsb	sy
 80046de:	607b      	str	r3, [r7, #4]
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 80046e0:	4b0e      	ldr	r3, [pc, #56]	; (800471c <vPortEnterCritical+0x54>)
 80046e2:	681b      	ldr	r3, [r3, #0]
 80046e4:	3301      	adds	r3, #1
 80046e6:	4a0d      	ldr	r2, [pc, #52]	; (800471c <vPortEnterCritical+0x54>)
 80046e8:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 80046ea:	4b0c      	ldr	r3, [pc, #48]	; (800471c <vPortEnterCritical+0x54>)
 80046ec:	681b      	ldr	r3, [r3, #0]
 80046ee:	2b01      	cmp	r3, #1
 80046f0:	d10e      	bne.n	8004710 <vPortEnterCritical+0x48>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 80046f2:	4b0b      	ldr	r3, [pc, #44]	; (8004720 <vPortEnterCritical+0x58>)
 80046f4:	681b      	ldr	r3, [r3, #0]
 80046f6:	b2db      	uxtb	r3, r3
 80046f8:	2b00      	cmp	r3, #0
 80046fa:	d009      	beq.n	8004710 <vPortEnterCritical+0x48>
 80046fc:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004700:	f383 8811 	msr	BASEPRI, r3
 8004704:	f3bf 8f6f 	isb	sy
 8004708:	f3bf 8f4f 	dsb	sy
 800470c:	603b      	str	r3, [r7, #0]
 800470e:	e7fe      	b.n	800470e <vPortEnterCritical+0x46>
	}
}
 8004710:	bf00      	nop
 8004712:	370c      	adds	r7, #12
 8004714:	46bd      	mov	sp, r7
 8004716:	bc80      	pop	{r7}
 8004718:	4770      	bx	lr
 800471a:	bf00      	nop
 800471c:	20000020 	.word	0x20000020
 8004720:	e000ed04 	.word	0xe000ed04

08004724 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 8004724:	b480      	push	{r7}
 8004726:	b083      	sub	sp, #12
 8004728:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 800472a:	4b10      	ldr	r3, [pc, #64]	; (800476c <vPortExitCritical+0x48>)
 800472c:	681b      	ldr	r3, [r3, #0]
 800472e:	2b00      	cmp	r3, #0
 8004730:	d109      	bne.n	8004746 <vPortExitCritical+0x22>
 8004732:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004736:	f383 8811 	msr	BASEPRI, r3
 800473a:	f3bf 8f6f 	isb	sy
 800473e:	f3bf 8f4f 	dsb	sy
 8004742:	607b      	str	r3, [r7, #4]
 8004744:	e7fe      	b.n	8004744 <vPortExitCritical+0x20>
	uxCriticalNesting--;
 8004746:	4b09      	ldr	r3, [pc, #36]	; (800476c <vPortExitCritical+0x48>)
 8004748:	681b      	ldr	r3, [r3, #0]
 800474a:	3b01      	subs	r3, #1
 800474c:	4a07      	ldr	r2, [pc, #28]	; (800476c <vPortExitCritical+0x48>)
 800474e:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 8004750:	4b06      	ldr	r3, [pc, #24]	; (800476c <vPortExitCritical+0x48>)
 8004752:	681b      	ldr	r3, [r3, #0]
 8004754:	2b00      	cmp	r3, #0
 8004756:	d104      	bne.n	8004762 <vPortExitCritical+0x3e>
 8004758:	2300      	movs	r3, #0
 800475a:	603b      	str	r3, [r7, #0]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 800475c:	683b      	ldr	r3, [r7, #0]
 800475e:	f383 8811 	msr	BASEPRI, r3
	{
		portENABLE_INTERRUPTS();
	}
}
 8004762:	bf00      	nop
 8004764:	370c      	adds	r7, #12
 8004766:	46bd      	mov	sp, r7
 8004768:	bc80      	pop	{r7}
 800476a:	4770      	bx	lr
 800476c:	20000020 	.word	0x20000020

08004770 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8004770:	f3ef 8009 	mrs	r0, PSP
 8004774:	f3bf 8f6f 	isb	sy
 8004778:	4b0d      	ldr	r3, [pc, #52]	; (80047b0 <pxCurrentTCBConst>)
 800477a:	681a      	ldr	r2, [r3, #0]
 800477c:	e920 0ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 8004780:	6010      	str	r0, [r2, #0]
 8004782:	e92d 4008 	stmdb	sp!, {r3, lr}
 8004786:	f04f 0050 	mov.w	r0, #80	; 0x50
 800478a:	f380 8811 	msr	BASEPRI, r0
 800478e:	f7ff fcfd 	bl	800418c <vTaskSwitchContext>
 8004792:	f04f 0000 	mov.w	r0, #0
 8004796:	f380 8811 	msr	BASEPRI, r0
 800479a:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 800479e:	6819      	ldr	r1, [r3, #0]
 80047a0:	6808      	ldr	r0, [r1, #0]
 80047a2:	e8b0 0ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 80047a6:	f380 8809 	msr	PSP, r0
 80047aa:	f3bf 8f6f 	isb	sy
 80047ae:	4770      	bx	lr

080047b0 <pxCurrentTCBConst>:
 80047b0:	200004b4 	.word	0x200004b4
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 80047b4:	bf00      	nop
 80047b6:	bf00      	nop

080047b8 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 80047b8:	b580      	push	{r7, lr}
 80047ba:	b082      	sub	sp, #8
 80047bc:	af00      	add	r7, sp, #0
	__asm volatile
 80047be:	f04f 0350 	mov.w	r3, #80	; 0x50
 80047c2:	f383 8811 	msr	BASEPRI, r3
 80047c6:	f3bf 8f6f 	isb	sy
 80047ca:	f3bf 8f4f 	dsb	sy
 80047ce:	607b      	str	r3, [r7, #4]
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 80047d0:	f7ff fc20 	bl	8004014 <xTaskIncrementTick>
 80047d4:	4603      	mov	r3, r0
 80047d6:	2b00      	cmp	r3, #0
 80047d8:	d003      	beq.n	80047e2 <xPortSysTickHandler+0x2a>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 80047da:	4b06      	ldr	r3, [pc, #24]	; (80047f4 <xPortSysTickHandler+0x3c>)
 80047dc:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80047e0:	601a      	str	r2, [r3, #0]
 80047e2:	2300      	movs	r3, #0
 80047e4:	603b      	str	r3, [r7, #0]
	__asm volatile
 80047e6:	683b      	ldr	r3, [r7, #0]
 80047e8:	f383 8811 	msr	BASEPRI, r3
		}
	}
	portENABLE_INTERRUPTS();
}
 80047ec:	bf00      	nop
 80047ee:	3708      	adds	r7, #8
 80047f0:	46bd      	mov	sp, r7
 80047f2:	bd80      	pop	{r7, pc}
 80047f4:	e000ed04 	.word	0xe000ed04

080047f8 <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 80047f8:	b480      	push	{r7}
 80047fa:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 80047fc:	4b0a      	ldr	r3, [pc, #40]	; (8004828 <vPortSetupTimerInterrupt+0x30>)
 80047fe:	2200      	movs	r2, #0
 8004800:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8004802:	4b0a      	ldr	r3, [pc, #40]	; (800482c <vPortSetupTimerInterrupt+0x34>)
 8004804:	2200      	movs	r2, #0
 8004806:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 8004808:	4b09      	ldr	r3, [pc, #36]	; (8004830 <vPortSetupTimerInterrupt+0x38>)
 800480a:	681b      	ldr	r3, [r3, #0]
 800480c:	4a09      	ldr	r2, [pc, #36]	; (8004834 <vPortSetupTimerInterrupt+0x3c>)
 800480e:	fba2 2303 	umull	r2, r3, r2, r3
 8004812:	099b      	lsrs	r3, r3, #6
 8004814:	4a08      	ldr	r2, [pc, #32]	; (8004838 <vPortSetupTimerInterrupt+0x40>)
 8004816:	3b01      	subs	r3, #1
 8004818:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800481a:	4b03      	ldr	r3, [pc, #12]	; (8004828 <vPortSetupTimerInterrupt+0x30>)
 800481c:	2207      	movs	r2, #7
 800481e:	601a      	str	r2, [r3, #0]
}
 8004820:	bf00      	nop
 8004822:	46bd      	mov	sp, r7
 8004824:	bc80      	pop	{r7}
 8004826:	4770      	bx	lr
 8004828:	e000e010 	.word	0xe000e010
 800482c:	e000e018 	.word	0xe000e018
 8004830:	20000024 	.word	0x20000024
 8004834:	10624dd3 	.word	0x10624dd3
 8004838:	e000e014 	.word	0xe000e014

0800483c <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 800483c:	b580      	push	{r7, lr}
 800483e:	b08a      	sub	sp, #40	; 0x28
 8004840:	af00      	add	r7, sp, #0
 8004842:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8004844:	2300      	movs	r3, #0
 8004846:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 8004848:	f7ff fb3a 	bl	8003ec0 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 800484c:	4b57      	ldr	r3, [pc, #348]	; (80049ac <pvPortMalloc+0x170>)
 800484e:	681b      	ldr	r3, [r3, #0]
 8004850:	2b00      	cmp	r3, #0
 8004852:	d101      	bne.n	8004858 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8004854:	f000 f90c 	bl	8004a70 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8004858:	4b55      	ldr	r3, [pc, #340]	; (80049b0 <pvPortMalloc+0x174>)
 800485a:	681a      	ldr	r2, [r3, #0]
 800485c:	687b      	ldr	r3, [r7, #4]
 800485e:	4013      	ands	r3, r2
 8004860:	2b00      	cmp	r3, #0
 8004862:	f040 808c 	bne.w	800497e <pvPortMalloc+0x142>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 8004866:	687b      	ldr	r3, [r7, #4]
 8004868:	2b00      	cmp	r3, #0
 800486a:	d01c      	beq.n	80048a6 <pvPortMalloc+0x6a>
			{
				xWantedSize += xHeapStructSize;
 800486c:	2208      	movs	r2, #8
 800486e:	687b      	ldr	r3, [r7, #4]
 8004870:	4413      	add	r3, r2
 8004872:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8004874:	687b      	ldr	r3, [r7, #4]
 8004876:	f003 0307 	and.w	r3, r3, #7
 800487a:	2b00      	cmp	r3, #0
 800487c:	d013      	beq.n	80048a6 <pvPortMalloc+0x6a>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 800487e:	687b      	ldr	r3, [r7, #4]
 8004880:	f023 0307 	bic.w	r3, r3, #7
 8004884:	3308      	adds	r3, #8
 8004886:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8004888:	687b      	ldr	r3, [r7, #4]
 800488a:	f003 0307 	and.w	r3, r3, #7
 800488e:	2b00      	cmp	r3, #0
 8004890:	d009      	beq.n	80048a6 <pvPortMalloc+0x6a>
	__asm volatile
 8004892:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004896:	f383 8811 	msr	BASEPRI, r3
 800489a:	f3bf 8f6f 	isb	sy
 800489e:	f3bf 8f4f 	dsb	sy
 80048a2:	617b      	str	r3, [r7, #20]
 80048a4:	e7fe      	b.n	80048a4 <pvPortMalloc+0x68>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 80048a6:	687b      	ldr	r3, [r7, #4]
 80048a8:	2b00      	cmp	r3, #0
 80048aa:	d068      	beq.n	800497e <pvPortMalloc+0x142>
 80048ac:	4b41      	ldr	r3, [pc, #260]	; (80049b4 <pvPortMalloc+0x178>)
 80048ae:	681b      	ldr	r3, [r3, #0]
 80048b0:	687a      	ldr	r2, [r7, #4]
 80048b2:	429a      	cmp	r2, r3
 80048b4:	d863      	bhi.n	800497e <pvPortMalloc+0x142>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 80048b6:	4b40      	ldr	r3, [pc, #256]	; (80049b8 <pvPortMalloc+0x17c>)
 80048b8:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 80048ba:	4b3f      	ldr	r3, [pc, #252]	; (80049b8 <pvPortMalloc+0x17c>)
 80048bc:	681b      	ldr	r3, [r3, #0]
 80048be:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 80048c0:	e004      	b.n	80048cc <pvPortMalloc+0x90>
				{
					pxPreviousBlock = pxBlock;
 80048c2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80048c4:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 80048c6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80048c8:	681b      	ldr	r3, [r3, #0]
 80048ca:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 80048cc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80048ce:	685b      	ldr	r3, [r3, #4]
 80048d0:	687a      	ldr	r2, [r7, #4]
 80048d2:	429a      	cmp	r2, r3
 80048d4:	d903      	bls.n	80048de <pvPortMalloc+0xa2>
 80048d6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80048d8:	681b      	ldr	r3, [r3, #0]
 80048da:	2b00      	cmp	r3, #0
 80048dc:	d1f1      	bne.n	80048c2 <pvPortMalloc+0x86>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 80048de:	4b33      	ldr	r3, [pc, #204]	; (80049ac <pvPortMalloc+0x170>)
 80048e0:	681b      	ldr	r3, [r3, #0]
 80048e2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80048e4:	429a      	cmp	r2, r3
 80048e6:	d04a      	beq.n	800497e <pvPortMalloc+0x142>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 80048e8:	6a3b      	ldr	r3, [r7, #32]
 80048ea:	681b      	ldr	r3, [r3, #0]
 80048ec:	2208      	movs	r2, #8
 80048ee:	4413      	add	r3, r2
 80048f0:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 80048f2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80048f4:	681a      	ldr	r2, [r3, #0]
 80048f6:	6a3b      	ldr	r3, [r7, #32]
 80048f8:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 80048fa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80048fc:	685a      	ldr	r2, [r3, #4]
 80048fe:	687b      	ldr	r3, [r7, #4]
 8004900:	1ad2      	subs	r2, r2, r3
 8004902:	2308      	movs	r3, #8
 8004904:	005b      	lsls	r3, r3, #1
 8004906:	429a      	cmp	r2, r3
 8004908:	d91e      	bls.n	8004948 <pvPortMalloc+0x10c>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 800490a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800490c:	687b      	ldr	r3, [r7, #4]
 800490e:	4413      	add	r3, r2
 8004910:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8004912:	69bb      	ldr	r3, [r7, #24]
 8004914:	f003 0307 	and.w	r3, r3, #7
 8004918:	2b00      	cmp	r3, #0
 800491a:	d009      	beq.n	8004930 <pvPortMalloc+0xf4>
 800491c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004920:	f383 8811 	msr	BASEPRI, r3
 8004924:	f3bf 8f6f 	isb	sy
 8004928:	f3bf 8f4f 	dsb	sy
 800492c:	613b      	str	r3, [r7, #16]
 800492e:	e7fe      	b.n	800492e <pvPortMalloc+0xf2>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8004930:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004932:	685a      	ldr	r2, [r3, #4]
 8004934:	687b      	ldr	r3, [r7, #4]
 8004936:	1ad2      	subs	r2, r2, r3
 8004938:	69bb      	ldr	r3, [r7, #24]
 800493a:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 800493c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800493e:	687a      	ldr	r2, [r7, #4]
 8004940:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 8004942:	69b8      	ldr	r0, [r7, #24]
 8004944:	f000 f8f6 	bl	8004b34 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8004948:	4b1a      	ldr	r3, [pc, #104]	; (80049b4 <pvPortMalloc+0x178>)
 800494a:	681a      	ldr	r2, [r3, #0]
 800494c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800494e:	685b      	ldr	r3, [r3, #4]
 8004950:	1ad3      	subs	r3, r2, r3
 8004952:	4a18      	ldr	r2, [pc, #96]	; (80049b4 <pvPortMalloc+0x178>)
 8004954:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8004956:	4b17      	ldr	r3, [pc, #92]	; (80049b4 <pvPortMalloc+0x178>)
 8004958:	681a      	ldr	r2, [r3, #0]
 800495a:	4b18      	ldr	r3, [pc, #96]	; (80049bc <pvPortMalloc+0x180>)
 800495c:	681b      	ldr	r3, [r3, #0]
 800495e:	429a      	cmp	r2, r3
 8004960:	d203      	bcs.n	800496a <pvPortMalloc+0x12e>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8004962:	4b14      	ldr	r3, [pc, #80]	; (80049b4 <pvPortMalloc+0x178>)
 8004964:	681b      	ldr	r3, [r3, #0]
 8004966:	4a15      	ldr	r2, [pc, #84]	; (80049bc <pvPortMalloc+0x180>)
 8004968:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 800496a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800496c:	685a      	ldr	r2, [r3, #4]
 800496e:	4b10      	ldr	r3, [pc, #64]	; (80049b0 <pvPortMalloc+0x174>)
 8004970:	681b      	ldr	r3, [r3, #0]
 8004972:	431a      	orrs	r2, r3
 8004974:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004976:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8004978:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800497a:	2200      	movs	r2, #0
 800497c:	601a      	str	r2, [r3, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 800497e:	f7ff faad 	bl	8003edc <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8004982:	69fb      	ldr	r3, [r7, #28]
 8004984:	f003 0307 	and.w	r3, r3, #7
 8004988:	2b00      	cmp	r3, #0
 800498a:	d009      	beq.n	80049a0 <pvPortMalloc+0x164>
 800498c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004990:	f383 8811 	msr	BASEPRI, r3
 8004994:	f3bf 8f6f 	isb	sy
 8004998:	f3bf 8f4f 	dsb	sy
 800499c:	60fb      	str	r3, [r7, #12]
 800499e:	e7fe      	b.n	800499e <pvPortMalloc+0x162>
	return pvReturn;
 80049a0:	69fb      	ldr	r3, [r7, #28]
}
 80049a2:	4618      	mov	r0, r3
 80049a4:	3728      	adds	r7, #40	; 0x28
 80049a6:	46bd      	mov	sp, r7
 80049a8:	bd80      	pop	{r7, pc}
 80049aa:	bf00      	nop
 80049ac:	200011f0 	.word	0x200011f0
 80049b0:	200011fc 	.word	0x200011fc
 80049b4:	200011f4 	.word	0x200011f4
 80049b8:	200011e8 	.word	0x200011e8
 80049bc:	200011f8 	.word	0x200011f8

080049c0 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 80049c0:	b580      	push	{r7, lr}
 80049c2:	b086      	sub	sp, #24
 80049c4:	af00      	add	r7, sp, #0
 80049c6:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 80049c8:	687b      	ldr	r3, [r7, #4]
 80049ca:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 80049cc:	687b      	ldr	r3, [r7, #4]
 80049ce:	2b00      	cmp	r3, #0
 80049d0:	d046      	beq.n	8004a60 <vPortFree+0xa0>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 80049d2:	2308      	movs	r3, #8
 80049d4:	425b      	negs	r3, r3
 80049d6:	697a      	ldr	r2, [r7, #20]
 80049d8:	4413      	add	r3, r2
 80049da:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 80049dc:	697b      	ldr	r3, [r7, #20]
 80049de:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 80049e0:	693b      	ldr	r3, [r7, #16]
 80049e2:	685a      	ldr	r2, [r3, #4]
 80049e4:	4b20      	ldr	r3, [pc, #128]	; (8004a68 <vPortFree+0xa8>)
 80049e6:	681b      	ldr	r3, [r3, #0]
 80049e8:	4013      	ands	r3, r2
 80049ea:	2b00      	cmp	r3, #0
 80049ec:	d109      	bne.n	8004a02 <vPortFree+0x42>
 80049ee:	f04f 0350 	mov.w	r3, #80	; 0x50
 80049f2:	f383 8811 	msr	BASEPRI, r3
 80049f6:	f3bf 8f6f 	isb	sy
 80049fa:	f3bf 8f4f 	dsb	sy
 80049fe:	60fb      	str	r3, [r7, #12]
 8004a00:	e7fe      	b.n	8004a00 <vPortFree+0x40>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 8004a02:	693b      	ldr	r3, [r7, #16]
 8004a04:	681b      	ldr	r3, [r3, #0]
 8004a06:	2b00      	cmp	r3, #0
 8004a08:	d009      	beq.n	8004a1e <vPortFree+0x5e>
 8004a0a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004a0e:	f383 8811 	msr	BASEPRI, r3
 8004a12:	f3bf 8f6f 	isb	sy
 8004a16:	f3bf 8f4f 	dsb	sy
 8004a1a:	60bb      	str	r3, [r7, #8]
 8004a1c:	e7fe      	b.n	8004a1c <vPortFree+0x5c>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 8004a1e:	693b      	ldr	r3, [r7, #16]
 8004a20:	685a      	ldr	r2, [r3, #4]
 8004a22:	4b11      	ldr	r3, [pc, #68]	; (8004a68 <vPortFree+0xa8>)
 8004a24:	681b      	ldr	r3, [r3, #0]
 8004a26:	4013      	ands	r3, r2
 8004a28:	2b00      	cmp	r3, #0
 8004a2a:	d019      	beq.n	8004a60 <vPortFree+0xa0>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 8004a2c:	693b      	ldr	r3, [r7, #16]
 8004a2e:	681b      	ldr	r3, [r3, #0]
 8004a30:	2b00      	cmp	r3, #0
 8004a32:	d115      	bne.n	8004a60 <vPortFree+0xa0>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8004a34:	693b      	ldr	r3, [r7, #16]
 8004a36:	685a      	ldr	r2, [r3, #4]
 8004a38:	4b0b      	ldr	r3, [pc, #44]	; (8004a68 <vPortFree+0xa8>)
 8004a3a:	681b      	ldr	r3, [r3, #0]
 8004a3c:	43db      	mvns	r3, r3
 8004a3e:	401a      	ands	r2, r3
 8004a40:	693b      	ldr	r3, [r7, #16]
 8004a42:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8004a44:	f7ff fa3c 	bl	8003ec0 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 8004a48:	693b      	ldr	r3, [r7, #16]
 8004a4a:	685a      	ldr	r2, [r3, #4]
 8004a4c:	4b07      	ldr	r3, [pc, #28]	; (8004a6c <vPortFree+0xac>)
 8004a4e:	681b      	ldr	r3, [r3, #0]
 8004a50:	4413      	add	r3, r2
 8004a52:	4a06      	ldr	r2, [pc, #24]	; (8004a6c <vPortFree+0xac>)
 8004a54:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8004a56:	6938      	ldr	r0, [r7, #16]
 8004a58:	f000 f86c 	bl	8004b34 <prvInsertBlockIntoFreeList>
				}
				( void ) xTaskResumeAll();
 8004a5c:	f7ff fa3e 	bl	8003edc <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 8004a60:	bf00      	nop
 8004a62:	3718      	adds	r7, #24
 8004a64:	46bd      	mov	sp, r7
 8004a66:	bd80      	pop	{r7, pc}
 8004a68:	200011fc 	.word	0x200011fc
 8004a6c:	200011f4 	.word	0x200011f4

08004a70 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8004a70:	b480      	push	{r7}
 8004a72:	b085      	sub	sp, #20
 8004a74:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 8004a76:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 8004a7a:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 8004a7c:	4b27      	ldr	r3, [pc, #156]	; (8004b1c <prvHeapInit+0xac>)
 8004a7e:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8004a80:	68fb      	ldr	r3, [r7, #12]
 8004a82:	f003 0307 	and.w	r3, r3, #7
 8004a86:	2b00      	cmp	r3, #0
 8004a88:	d00c      	beq.n	8004aa4 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 8004a8a:	68fb      	ldr	r3, [r7, #12]
 8004a8c:	3307      	adds	r3, #7
 8004a8e:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8004a90:	68fb      	ldr	r3, [r7, #12]
 8004a92:	f023 0307 	bic.w	r3, r3, #7
 8004a96:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8004a98:	68ba      	ldr	r2, [r7, #8]
 8004a9a:	68fb      	ldr	r3, [r7, #12]
 8004a9c:	1ad3      	subs	r3, r2, r3
 8004a9e:	4a1f      	ldr	r2, [pc, #124]	; (8004b1c <prvHeapInit+0xac>)
 8004aa0:	4413      	add	r3, r2
 8004aa2:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8004aa4:	68fb      	ldr	r3, [r7, #12]
 8004aa6:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8004aa8:	4a1d      	ldr	r2, [pc, #116]	; (8004b20 <prvHeapInit+0xb0>)
 8004aaa:	687b      	ldr	r3, [r7, #4]
 8004aac:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 8004aae:	4b1c      	ldr	r3, [pc, #112]	; (8004b20 <prvHeapInit+0xb0>)
 8004ab0:	2200      	movs	r2, #0
 8004ab2:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8004ab4:	687b      	ldr	r3, [r7, #4]
 8004ab6:	68ba      	ldr	r2, [r7, #8]
 8004ab8:	4413      	add	r3, r2
 8004aba:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 8004abc:	2208      	movs	r2, #8
 8004abe:	68fb      	ldr	r3, [r7, #12]
 8004ac0:	1a9b      	subs	r3, r3, r2
 8004ac2:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8004ac4:	68fb      	ldr	r3, [r7, #12]
 8004ac6:	f023 0307 	bic.w	r3, r3, #7
 8004aca:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 8004acc:	68fb      	ldr	r3, [r7, #12]
 8004ace:	4a15      	ldr	r2, [pc, #84]	; (8004b24 <prvHeapInit+0xb4>)
 8004ad0:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 8004ad2:	4b14      	ldr	r3, [pc, #80]	; (8004b24 <prvHeapInit+0xb4>)
 8004ad4:	681b      	ldr	r3, [r3, #0]
 8004ad6:	2200      	movs	r2, #0
 8004ad8:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 8004ada:	4b12      	ldr	r3, [pc, #72]	; (8004b24 <prvHeapInit+0xb4>)
 8004adc:	681b      	ldr	r3, [r3, #0]
 8004ade:	2200      	movs	r2, #0
 8004ae0:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8004ae2:	687b      	ldr	r3, [r7, #4]
 8004ae4:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 8004ae6:	683b      	ldr	r3, [r7, #0]
 8004ae8:	68fa      	ldr	r2, [r7, #12]
 8004aea:	1ad2      	subs	r2, r2, r3
 8004aec:	683b      	ldr	r3, [r7, #0]
 8004aee:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8004af0:	4b0c      	ldr	r3, [pc, #48]	; (8004b24 <prvHeapInit+0xb4>)
 8004af2:	681a      	ldr	r2, [r3, #0]
 8004af4:	683b      	ldr	r3, [r7, #0]
 8004af6:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8004af8:	683b      	ldr	r3, [r7, #0]
 8004afa:	685b      	ldr	r3, [r3, #4]
 8004afc:	4a0a      	ldr	r2, [pc, #40]	; (8004b28 <prvHeapInit+0xb8>)
 8004afe:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8004b00:	683b      	ldr	r3, [r7, #0]
 8004b02:	685b      	ldr	r3, [r3, #4]
 8004b04:	4a09      	ldr	r2, [pc, #36]	; (8004b2c <prvHeapInit+0xbc>)
 8004b06:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8004b08:	4b09      	ldr	r3, [pc, #36]	; (8004b30 <prvHeapInit+0xc0>)
 8004b0a:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 8004b0e:	601a      	str	r2, [r3, #0]
}
 8004b10:	bf00      	nop
 8004b12:	3714      	adds	r7, #20
 8004b14:	46bd      	mov	sp, r7
 8004b16:	bc80      	pop	{r7}
 8004b18:	4770      	bx	lr
 8004b1a:	bf00      	nop
 8004b1c:	200005e8 	.word	0x200005e8
 8004b20:	200011e8 	.word	0x200011e8
 8004b24:	200011f0 	.word	0x200011f0
 8004b28:	200011f8 	.word	0x200011f8
 8004b2c:	200011f4 	.word	0x200011f4
 8004b30:	200011fc 	.word	0x200011fc

08004b34 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8004b34:	b480      	push	{r7}
 8004b36:	b085      	sub	sp, #20
 8004b38:	af00      	add	r7, sp, #0
 8004b3a:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8004b3c:	4b27      	ldr	r3, [pc, #156]	; (8004bdc <prvInsertBlockIntoFreeList+0xa8>)
 8004b3e:	60fb      	str	r3, [r7, #12]
 8004b40:	e002      	b.n	8004b48 <prvInsertBlockIntoFreeList+0x14>
 8004b42:	68fb      	ldr	r3, [r7, #12]
 8004b44:	681b      	ldr	r3, [r3, #0]
 8004b46:	60fb      	str	r3, [r7, #12]
 8004b48:	68fb      	ldr	r3, [r7, #12]
 8004b4a:	681b      	ldr	r3, [r3, #0]
 8004b4c:	687a      	ldr	r2, [r7, #4]
 8004b4e:	429a      	cmp	r2, r3
 8004b50:	d8f7      	bhi.n	8004b42 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 8004b52:	68fb      	ldr	r3, [r7, #12]
 8004b54:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8004b56:	68fb      	ldr	r3, [r7, #12]
 8004b58:	685b      	ldr	r3, [r3, #4]
 8004b5a:	68ba      	ldr	r2, [r7, #8]
 8004b5c:	4413      	add	r3, r2
 8004b5e:	687a      	ldr	r2, [r7, #4]
 8004b60:	429a      	cmp	r2, r3
 8004b62:	d108      	bne.n	8004b76 <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8004b64:	68fb      	ldr	r3, [r7, #12]
 8004b66:	685a      	ldr	r2, [r3, #4]
 8004b68:	687b      	ldr	r3, [r7, #4]
 8004b6a:	685b      	ldr	r3, [r3, #4]
 8004b6c:	441a      	add	r2, r3
 8004b6e:	68fb      	ldr	r3, [r7, #12]
 8004b70:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 8004b72:	68fb      	ldr	r3, [r7, #12]
 8004b74:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 8004b76:	687b      	ldr	r3, [r7, #4]
 8004b78:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 8004b7a:	687b      	ldr	r3, [r7, #4]
 8004b7c:	685b      	ldr	r3, [r3, #4]
 8004b7e:	68ba      	ldr	r2, [r7, #8]
 8004b80:	441a      	add	r2, r3
 8004b82:	68fb      	ldr	r3, [r7, #12]
 8004b84:	681b      	ldr	r3, [r3, #0]
 8004b86:	429a      	cmp	r2, r3
 8004b88:	d118      	bne.n	8004bbc <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 8004b8a:	68fb      	ldr	r3, [r7, #12]
 8004b8c:	681a      	ldr	r2, [r3, #0]
 8004b8e:	4b14      	ldr	r3, [pc, #80]	; (8004be0 <prvInsertBlockIntoFreeList+0xac>)
 8004b90:	681b      	ldr	r3, [r3, #0]
 8004b92:	429a      	cmp	r2, r3
 8004b94:	d00d      	beq.n	8004bb2 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8004b96:	687b      	ldr	r3, [r7, #4]
 8004b98:	685a      	ldr	r2, [r3, #4]
 8004b9a:	68fb      	ldr	r3, [r7, #12]
 8004b9c:	681b      	ldr	r3, [r3, #0]
 8004b9e:	685b      	ldr	r3, [r3, #4]
 8004ba0:	441a      	add	r2, r3
 8004ba2:	687b      	ldr	r3, [r7, #4]
 8004ba4:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8004ba6:	68fb      	ldr	r3, [r7, #12]
 8004ba8:	681b      	ldr	r3, [r3, #0]
 8004baa:	681a      	ldr	r2, [r3, #0]
 8004bac:	687b      	ldr	r3, [r7, #4]
 8004bae:	601a      	str	r2, [r3, #0]
 8004bb0:	e008      	b.n	8004bc4 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8004bb2:	4b0b      	ldr	r3, [pc, #44]	; (8004be0 <prvInsertBlockIntoFreeList+0xac>)
 8004bb4:	681a      	ldr	r2, [r3, #0]
 8004bb6:	687b      	ldr	r3, [r7, #4]
 8004bb8:	601a      	str	r2, [r3, #0]
 8004bba:	e003      	b.n	8004bc4 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8004bbc:	68fb      	ldr	r3, [r7, #12]
 8004bbe:	681a      	ldr	r2, [r3, #0]
 8004bc0:	687b      	ldr	r3, [r7, #4]
 8004bc2:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8004bc4:	68fa      	ldr	r2, [r7, #12]
 8004bc6:	687b      	ldr	r3, [r7, #4]
 8004bc8:	429a      	cmp	r2, r3
 8004bca:	d002      	beq.n	8004bd2 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8004bcc:	68fb      	ldr	r3, [r7, #12]
 8004bce:	687a      	ldr	r2, [r7, #4]
 8004bd0:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8004bd2:	bf00      	nop
 8004bd4:	3714      	adds	r7, #20
 8004bd6:	46bd      	mov	sp, r7
 8004bd8:	bc80      	pop	{r7}
 8004bda:	4770      	bx	lr
 8004bdc:	200011e8 	.word	0x200011e8
 8004be0:	200011f0 	.word	0x200011f0

08004be4 <Load_Param>:
BP_Status 			Bp_Down;
BP_Status 			Bp_Ok;

/* Private function -----------------------------------------------*/
uint8_t Load_Param()
{
 8004be4:	b580      	push	{r7, lr}
 8004be6:	b082      	sub	sp, #8
 8004be8:	af00      	add	r7, sp, #0
	uint32_t val_param;

	if(ParamExist())
 8004bea:	4814      	ldr	r0, [pc, #80]	; (8004c3c <Load_Param+0x58>)
 8004bec:	f7fe fbd2 	bl	8003394 <FlashManager_ReadInt32>
 8004bf0:	4602      	mov	r2, r0
 8004bf2:	4b13      	ldr	r3, [pc, #76]	; (8004c40 <Load_Param+0x5c>)
 8004bf4:	429a      	cmp	r2, r3
 8004bf6:	d113      	bne.n	8004c20 <Load_Param+0x3c>
	{
		val_param = 	FlashManager_ReadInt32(PARAM_DMX_PARAM);
 8004bf8:	4812      	ldr	r0, [pc, #72]	; (8004c44 <Load_Param+0x60>)
 8004bfa:	f7fe fbcb 	bl	8003394 <FlashManager_ReadInt32>
 8004bfe:	6078      	str	r0, [r7, #4]
		Current_Mode = 	(val_param&0xFF000000)>>24;
 8004c00:	687b      	ldr	r3, [r7, #4]
 8004c02:	0e1b      	lsrs	r3, r3, #24
 8004c04:	b2da      	uxtb	r2, r3
 8004c06:	4b10      	ldr	r3, [pc, #64]	; (8004c48 <Load_Param+0x64>)
 8004c08:	701a      	strb	r2, [r3, #0]
		Manu_value = 	(val_param&0x00FF0000)>>16;
 8004c0a:	687b      	ldr	r3, [r7, #4]
 8004c0c:	0c1b      	lsrs	r3, r3, #16
 8004c0e:	b2da      	uxtb	r2, r3
 8004c10:	4b0e      	ldr	r3, [pc, #56]	; (8004c4c <Load_Param+0x68>)
 8004c12:	701a      	strb	r2, [r3, #0]
		DMX_Adress = 	(val_param&0x0000FFFF);
 8004c14:	687b      	ldr	r3, [r7, #4]
 8004c16:	b29a      	uxth	r2, r3
 8004c18:	4b0d      	ldr	r3, [pc, #52]	; (8004c50 <Load_Param+0x6c>)
 8004c1a:	801a      	strh	r2, [r3, #0]
		return __TRUE;
 8004c1c:	2301      	movs	r3, #1
 8004c1e:	e009      	b.n	8004c34 <Load_Param+0x50>
	}
	else
	{
		Current_Mode = MODE_OFF;
 8004c20:	4b09      	ldr	r3, [pc, #36]	; (8004c48 <Load_Param+0x64>)
 8004c22:	2200      	movs	r2, #0
 8004c24:	701a      	strb	r2, [r3, #0]
		Manu_value = 100;
 8004c26:	4b09      	ldr	r3, [pc, #36]	; (8004c4c <Load_Param+0x68>)
 8004c28:	2264      	movs	r2, #100	; 0x64
 8004c2a:	701a      	strb	r2, [r3, #0]
		DMX_Adress = 1;
 8004c2c:	4b08      	ldr	r3, [pc, #32]	; (8004c50 <Load_Param+0x6c>)
 8004c2e:	2201      	movs	r2, #1
 8004c30:	801a      	strh	r2, [r3, #0]
		return __FALSE;
 8004c32:	2300      	movs	r3, #0
	}
}
 8004c34:	4618      	mov	r0, r3
 8004c36:	3708      	adds	r7, #8
 8004c38:	46bd      	mov	sp, r7
 8004c3a:	bd80      	pop	{r7, pc}
 8004c3c:	0800f800 	.word	0x0800f800
 8004c40:	55aa00ff 	.word	0x55aa00ff
 8004c44:	0800f804 	.word	0x0800f804
 8004c48:	20001910 	.word	0x20001910
 8004c4c:	200018e4 	.word	0x200018e4
 8004c50:	20001950 	.word	0x20001950

08004c54 <Write_Param>:

uint8_t Write_Param()
{
 8004c54:	b580      	push	{r7, lr}
 8004c56:	b082      	sub	sp, #8
 8004c58:	af00      	add	r7, sp, #0
	uint32_t data[2];
	data[0] = PARAM_EXIST_CODE;
 8004c5a:	4b10      	ldr	r3, [pc, #64]	; (8004c9c <Write_Param+0x48>)
 8004c5c:	603b      	str	r3, [r7, #0]
	data[1] = 0x00;
 8004c5e:	2300      	movs	r3, #0
 8004c60:	607b      	str	r3, [r7, #4]
	data[1] |= (Current_Mode<<24);
 8004c62:	687b      	ldr	r3, [r7, #4]
 8004c64:	4a0e      	ldr	r2, [pc, #56]	; (8004ca0 <Write_Param+0x4c>)
 8004c66:	7812      	ldrb	r2, [r2, #0]
 8004c68:	0612      	lsls	r2, r2, #24
 8004c6a:	4313      	orrs	r3, r2
 8004c6c:	607b      	str	r3, [r7, #4]
	data[1] |= (Manu_value<<16);
 8004c6e:	687b      	ldr	r3, [r7, #4]
 8004c70:	4a0c      	ldr	r2, [pc, #48]	; (8004ca4 <Write_Param+0x50>)
 8004c72:	7812      	ldrb	r2, [r2, #0]
 8004c74:	0412      	lsls	r2, r2, #16
 8004c76:	4313      	orrs	r3, r2
 8004c78:	607b      	str	r3, [r7, #4]
	data[1] |= (DMX_Adress);
 8004c7a:	687b      	ldr	r3, [r7, #4]
 8004c7c:	4a0a      	ldr	r2, [pc, #40]	; (8004ca8 <Write_Param+0x54>)
 8004c7e:	8812      	ldrh	r2, [r2, #0]
 8004c80:	4313      	orrs	r3, r2
 8004c82:	607b      	str	r3, [r7, #4]

	FlashManager_WriteMulti(PARAM_EXIST_ADDRESS,2,data);
 8004c84:	463b      	mov	r3, r7
 8004c86:	461a      	mov	r2, r3
 8004c88:	2102      	movs	r1, #2
 8004c8a:	4808      	ldr	r0, [pc, #32]	; (8004cac <Write_Param+0x58>)
 8004c8c:	f7fe fb0c 	bl	80032a8 <FlashManager_WriteMulti>
}
 8004c90:	bf00      	nop
 8004c92:	4618      	mov	r0, r3
 8004c94:	3708      	adds	r7, #8
 8004c96:	46bd      	mov	sp, r7
 8004c98:	bd80      	pop	{r7, pc}
 8004c9a:	bf00      	nop
 8004c9c:	55aa00ff 	.word	0x55aa00ff
 8004ca0:	20001910 	.word	0x20001910
 8004ca4:	200018e4 	.word	0x200018e4
 8004ca8:	20001950 	.word	0x20001950
 8004cac:	0800f800 	.word	0x0800f800

08004cb0 <Update_Display>:

void Update_Display()
{
 8004cb0:	b580      	push	{r7, lr}
 8004cb2:	b084      	sub	sp, #16
 8004cb4:	af00      	add	r7, sp, #0
	char Str_percent[]="000";
 8004cb6:	4b61      	ldr	r3, [pc, #388]	; (8004e3c <Update_Display+0x18c>)
 8004cb8:	60bb      	str	r3, [r7, #8]
    char Str_dmx[]="000";
 8004cba:	4b60      	ldr	r3, [pc, #384]	; (8004e3c <Update_Display+0x18c>)
 8004cbc:	607b      	str	r3, [r7, #4]
    char Str_add[]="000";
 8004cbe:	4b5f      	ldr	r3, [pc, #380]	; (8004e3c <Update_Display+0x18c>)
 8004cc0:	603b      	str	r3, [r7, #0]
    uint8_t percent_value;

    SSD1306_Clear();
 8004cc2:	f7fb fc5a 	bl	800057a <SSD1306_Clear>

    if(Current_Mode == MODE_OFF)			//OFF
 8004cc6:	4b5e      	ldr	r3, [pc, #376]	; (8004e40 <Update_Display+0x190>)
 8004cc8:	781b      	ldrb	r3, [r3, #0]
 8004cca:	2b00      	cmp	r3, #0
 8004ccc:	d109      	bne.n	8004ce2 <Update_Display+0x32>
    {
    	SSD1306_GotoXY (40,0);
 8004cce:	2100      	movs	r1, #0
 8004cd0:	2028      	movs	r0, #40	; 0x28
 8004cd2:	f7fb fb97 	bl	8000404 <SSD1306_GotoXY>
    	SSD1306_Puts ("OFF", &Font_16x26, 1);
 8004cd6:	2201      	movs	r2, #1
 8004cd8:	495a      	ldr	r1, [pc, #360]	; (8004e44 <Update_Display+0x194>)
 8004cda:	485b      	ldr	r0, [pc, #364]	; (8004e48 <Update_Display+0x198>)
 8004cdc:	f7fb fc28 	bl	8000530 <SSD1306_Puts>
 8004ce0:	e0a5      	b.n	8004e2e <Update_Display+0x17e>
    }
    else if(Current_Mode == MODE_MANU)		//MANU
 8004ce2:	4b57      	ldr	r3, [pc, #348]	; (8004e40 <Update_Display+0x190>)
 8004ce4:	781b      	ldrb	r3, [r3, #0]
 8004ce6:	2b02      	cmp	r3, #2
 8004ce8:	d127      	bne.n	8004d3a <Update_Display+0x8a>
    {
    	percent_value = Manu_value;
 8004cea:	4b58      	ldr	r3, [pc, #352]	; (8004e4c <Update_Display+0x19c>)
 8004cec:	781b      	ldrb	r3, [r3, #0]
 8004cee:	73fb      	strb	r3, [r7, #15]
    	sprintf(Str_percent,"%03d",percent_value);
 8004cf0:	7bfa      	ldrb	r2, [r7, #15]
 8004cf2:	f107 0308 	add.w	r3, r7, #8
 8004cf6:	4956      	ldr	r1, [pc, #344]	; (8004e50 <Update_Display+0x1a0>)
 8004cf8:	4618      	mov	r0, r3
 8004cfa:	f001 fb3d 	bl	8006378 <siprintf>
    	SSD1306_GotoXY (25,0);
 8004cfe:	2100      	movs	r1, #0
 8004d00:	2019      	movs	r0, #25
 8004d02:	f7fb fb7f 	bl	8000404 <SSD1306_GotoXY>
    	SSD1306_Puts (Str_percent, &Font_16x26, 1);
 8004d06:	f107 0308 	add.w	r3, r7, #8
 8004d0a:	2201      	movs	r2, #1
 8004d0c:	494d      	ldr	r1, [pc, #308]	; (8004e44 <Update_Display+0x194>)
 8004d0e:	4618      	mov	r0, r3
 8004d10:	f7fb fc0e 	bl	8000530 <SSD1306_Puts>
    	SSD1306_GotoXY (74,0);
 8004d14:	2100      	movs	r1, #0
 8004d16:	204a      	movs	r0, #74	; 0x4a
 8004d18:	f7fb fb74 	bl	8000404 <SSD1306_GotoXY>
    	SSD1306_Puts ("%", &Font_16x26, 1);
 8004d1c:	2201      	movs	r2, #1
 8004d1e:	4949      	ldr	r1, [pc, #292]	; (8004e44 <Update_Display+0x194>)
 8004d20:	484c      	ldr	r0, [pc, #304]	; (8004e54 <Update_Display+0x1a4>)
 8004d22:	f7fb fc05 	bl	8000530 <SSD1306_Puts>
    	SSD1306_GotoXY (0, 45);
 8004d26:	212d      	movs	r1, #45	; 0x2d
 8004d28:	2000      	movs	r0, #0
 8004d2a:	f7fb fb6b 	bl	8000404 <SSD1306_GotoXY>
    	SSD1306_Puts ("MODE:MANUAL", &Font_11x18, 1);
 8004d2e:	2201      	movs	r2, #1
 8004d30:	4949      	ldr	r1, [pc, #292]	; (8004e58 <Update_Display+0x1a8>)
 8004d32:	484a      	ldr	r0, [pc, #296]	; (8004e5c <Update_Display+0x1ac>)
 8004d34:	f7fb fbfc 	bl	8000530 <SSD1306_Puts>
 8004d38:	e079      	b.n	8004e2e <Update_Display+0x17e>
    }
    else								//DMX
    {
    	percent_value = (DMX_values[0]*100/255);
 8004d3a:	4b49      	ldr	r3, [pc, #292]	; (8004e60 <Update_Display+0x1b0>)
 8004d3c:	781b      	ldrb	r3, [r3, #0]
 8004d3e:	461a      	mov	r2, r3
 8004d40:	2364      	movs	r3, #100	; 0x64
 8004d42:	fb03 f302 	mul.w	r3, r3, r2
 8004d46:	4a47      	ldr	r2, [pc, #284]	; (8004e64 <Update_Display+0x1b4>)
 8004d48:	fb82 1203 	smull	r1, r2, r2, r3
 8004d4c:	441a      	add	r2, r3
 8004d4e:	11d2      	asrs	r2, r2, #7
 8004d50:	17db      	asrs	r3, r3, #31
 8004d52:	1ad3      	subs	r3, r2, r3
 8004d54:	73fb      	strb	r3, [r7, #15]
    	sprintf(Str_add,"%03d",DMX_Adress);
 8004d56:	4b44      	ldr	r3, [pc, #272]	; (8004e68 <Update_Display+0x1b8>)
 8004d58:	881b      	ldrh	r3, [r3, #0]
 8004d5a:	461a      	mov	r2, r3
 8004d5c:	463b      	mov	r3, r7
 8004d5e:	493c      	ldr	r1, [pc, #240]	; (8004e50 <Update_Display+0x1a0>)
 8004d60:	4618      	mov	r0, r3
 8004d62:	f001 fb09 	bl	8006378 <siprintf>
    	if(DMX_signal_OK)
 8004d66:	4b41      	ldr	r3, [pc, #260]	; (8004e6c <Update_Display+0x1bc>)
 8004d68:	781b      	ldrb	r3, [r3, #0]
 8004d6a:	2b00      	cmp	r3, #0
 8004d6c:	d018      	beq.n	8004da0 <Update_Display+0xf0>
		{
			SSD1306_GotoXY (0, 45);
 8004d6e:	212d      	movs	r1, #45	; 0x2d
 8004d70:	2000      	movs	r0, #0
 8004d72:	f7fb fb47 	bl	8000404 <SSD1306_GotoXY>
			SSD1306_Puts ("SIGNAL :OK", &Font_11x18, 1);
 8004d76:	2201      	movs	r2, #1
 8004d78:	4937      	ldr	r1, [pc, #220]	; (8004e58 <Update_Display+0x1a8>)
 8004d7a:	483d      	ldr	r0, [pc, #244]	; (8004e70 <Update_Display+0x1c0>)
 8004d7c:	f7fb fbd8 	bl	8000530 <SSD1306_Puts>
			sprintf(Str_percent,"%03d",percent_value);
 8004d80:	7bfa      	ldrb	r2, [r7, #15]
 8004d82:	f107 0308 	add.w	r3, r7, #8
 8004d86:	4932      	ldr	r1, [pc, #200]	; (8004e50 <Update_Display+0x1a0>)
 8004d88:	4618      	mov	r0, r3
 8004d8a:	f001 faf5 	bl	8006378 <siprintf>
			sprintf(Str_dmx,"%03d",DMX_values[0]);
 8004d8e:	4b34      	ldr	r3, [pc, #208]	; (8004e60 <Update_Display+0x1b0>)
 8004d90:	781b      	ldrb	r3, [r3, #0]
 8004d92:	461a      	mov	r2, r3
 8004d94:	1d3b      	adds	r3, r7, #4
 8004d96:	492e      	ldr	r1, [pc, #184]	; (8004e50 <Update_Display+0x1a0>)
 8004d98:	4618      	mov	r0, r3
 8004d9a:	f001 faed 	bl	8006378 <siprintf>
 8004d9e:	e00c      	b.n	8004dba <Update_Display+0x10a>
		}
		else
		{
			SSD1306_GotoXY (0, 45);
 8004da0:	212d      	movs	r1, #45	; 0x2d
 8004da2:	2000      	movs	r0, #0
 8004da4:	f7fb fb2e 	bl	8000404 <SSD1306_GotoXY>
			SSD1306_Puts ("SIGNAL :ERR", &Font_11x18, 1);
 8004da8:	2201      	movs	r2, #1
 8004daa:	492b      	ldr	r1, [pc, #172]	; (8004e58 <Update_Display+0x1a8>)
 8004dac:	4831      	ldr	r0, [pc, #196]	; (8004e74 <Update_Display+0x1c4>)
 8004dae:	f7fb fbbf 	bl	8000530 <SSD1306_Puts>
			sprintf(Str_percent,"---");
 8004db2:	4b31      	ldr	r3, [pc, #196]	; (8004e78 <Update_Display+0x1c8>)
 8004db4:	60bb      	str	r3, [r7, #8]
			sprintf(Str_dmx,"---");
 8004db6:	4b30      	ldr	r3, [pc, #192]	; (8004e78 <Update_Display+0x1c8>)
 8004db8:	607b      	str	r3, [r7, #4]
		}
    	SSD1306_GotoXY (25,0);
 8004dba:	2100      	movs	r1, #0
 8004dbc:	2019      	movs	r0, #25
 8004dbe:	f7fb fb21 	bl	8000404 <SSD1306_GotoXY>
		SSD1306_Puts (Str_percent, &Font_16x26, 1);
 8004dc2:	f107 0308 	add.w	r3, r7, #8
 8004dc6:	2201      	movs	r2, #1
 8004dc8:	491e      	ldr	r1, [pc, #120]	; (8004e44 <Update_Display+0x194>)
 8004dca:	4618      	mov	r0, r3
 8004dcc:	f7fb fbb0 	bl	8000530 <SSD1306_Puts>
		SSD1306_GotoXY (74,0);
 8004dd0:	2100      	movs	r1, #0
 8004dd2:	204a      	movs	r0, #74	; 0x4a
 8004dd4:	f7fb fb16 	bl	8000404 <SSD1306_GotoXY>
		SSD1306_Puts ("%", &Font_16x26, 1);
 8004dd8:	2201      	movs	r2, #1
 8004dda:	491a      	ldr	r1, [pc, #104]	; (8004e44 <Update_Display+0x194>)
 8004ddc:	481d      	ldr	r0, [pc, #116]	; (8004e54 <Update_Display+0x1a4>)
 8004dde:	f7fb fba7 	bl	8000530 <SSD1306_Puts>
		SSD1306_GotoXY (0, 27);
 8004de2:	211b      	movs	r1, #27
 8004de4:	2000      	movs	r0, #0
 8004de6:	f7fb fb0d 	bl	8000404 <SSD1306_GotoXY>
		SSD1306_Puts ("DMX ADD:", &Font_11x18, 1);
 8004dea:	2201      	movs	r2, #1
 8004dec:	491a      	ldr	r1, [pc, #104]	; (8004e58 <Update_Display+0x1a8>)
 8004dee:	4823      	ldr	r0, [pc, #140]	; (8004e7c <Update_Display+0x1cc>)
 8004df0:	f7fb fb9e 	bl	8000530 <SSD1306_Puts>
		SSD1306_GotoXY (89, 27);
 8004df4:	211b      	movs	r1, #27
 8004df6:	2059      	movs	r0, #89	; 0x59
 8004df8:	f7fb fb04 	bl	8000404 <SSD1306_GotoXY>
		SSD1306_Puts (Str_add, &Font_11x18, 1);
 8004dfc:	463b      	mov	r3, r7
 8004dfe:	2201      	movs	r2, #1
 8004e00:	4915      	ldr	r1, [pc, #84]	; (8004e58 <Update_Display+0x1a8>)
 8004e02:	4618      	mov	r0, r3
 8004e04:	f7fb fb94 	bl	8000530 <SSD1306_Puts>
		SSD1306_GotoXY (105, 0);
 8004e08:	2100      	movs	r1, #0
 8004e0a:	2069      	movs	r0, #105	; 0x69
 8004e0c:	f7fb fafa 	bl	8000404 <SSD1306_GotoXY>
		SSD1306_Puts ("DMX", &Font_7x10, 1);
 8004e10:	2201      	movs	r2, #1
 8004e12:	491b      	ldr	r1, [pc, #108]	; (8004e80 <Update_Display+0x1d0>)
 8004e14:	481b      	ldr	r0, [pc, #108]	; (8004e84 <Update_Display+0x1d4>)
 8004e16:	f7fb fb8b 	bl	8000530 <SSD1306_Puts>
		SSD1306_GotoXY (105, 10);
 8004e1a:	210a      	movs	r1, #10
 8004e1c:	2069      	movs	r0, #105	; 0x69
 8004e1e:	f7fb faf1 	bl	8000404 <SSD1306_GotoXY>
		SSD1306_Puts (Str_dmx, &Font_7x10, 1);
 8004e22:	1d3b      	adds	r3, r7, #4
 8004e24:	2201      	movs	r2, #1
 8004e26:	4916      	ldr	r1, [pc, #88]	; (8004e80 <Update_Display+0x1d0>)
 8004e28:	4618      	mov	r0, r3
 8004e2a:	f7fb fb81 	bl	8000530 <SSD1306_Puts>
    }
	SSD1306_UpdateScreen(); //display
 8004e2e:	f7fb fa45 	bl	80002bc <SSD1306_UpdateScreen>
}
 8004e32:	bf00      	nop
 8004e34:	3710      	adds	r7, #16
 8004e36:	46bd      	mov	sp, r7
 8004e38:	bd80      	pop	{r7, pc}
 8004e3a:	bf00      	nop
 8004e3c:	00303030 	.word	0x00303030
 8004e40:	20001910 	.word	0x20001910
 8004e44:	20000010 	.word	0x20000010
 8004e48:	08006bbc 	.word	0x08006bbc
 8004e4c:	200018e4 	.word	0x200018e4
 8004e50:	08006bc0 	.word	0x08006bc0
 8004e54:	08006bc8 	.word	0x08006bc8
 8004e58:	20000008 	.word	0x20000008
 8004e5c:	08006bcc 	.word	0x08006bcc
 8004e60:	20001940 	.word	0x20001940
 8004e64:	80808081 	.word	0x80808081
 8004e68:	20001950 	.word	0x20001950
 8004e6c:	200018e5 	.word	0x200018e5
 8004e70:	08006bd8 	.word	0x08006bd8
 8004e74:	08006be4 	.word	0x08006be4
 8004e78:	002d2d2d 	.word	0x002d2d2d
 8004e7c:	08006bf0 	.word	0x08006bf0
 8004e80:	20000000 	.word	0x20000000
 8004e84:	08006bfc 	.word	0x08006bfc

08004e88 <Manage_Button>:

void Manage_Button()
{
 8004e88:	b580      	push	{r7, lr}
 8004e8a:	af00      	add	r7, sp, #0
	static uint32_t time_BpUp=0;
	static uint32_t time_BpDown=0;
	static uint32_t time_BpOk=0;

	//UP
	if(!HAL_GPIO_ReadPin(T1_GPIO_Port, T1_Pin))
 8004e8c:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8004e90:	484a      	ldr	r0, [pc, #296]	; (8004fbc <Manage_Button+0x134>)
 8004e92:	f7fc fb85 	bl	80015a0 <HAL_GPIO_ReadPin>
 8004e96:	4603      	mov	r3, r0
 8004e98:	2b00      	cmp	r3, #0
 8004e9a:	d126      	bne.n	8004eea <Manage_Button+0x62>
	{
		if(Bp_Up==BP_OFF)
 8004e9c:	4b48      	ldr	r3, [pc, #288]	; (8004fc0 <Manage_Button+0x138>)
 8004e9e:	781b      	ldrb	r3, [r3, #0]
 8004ea0:	2b00      	cmp	r3, #0
 8004ea2:	d108      	bne.n	8004eb6 <Manage_Button+0x2e>
		{
			Bp_Up=BP_CLICK;
 8004ea4:	4b46      	ldr	r3, [pc, #280]	; (8004fc0 <Manage_Button+0x138>)
 8004ea6:	2201      	movs	r2, #1
 8004ea8:	701a      	strb	r2, [r3, #0]
			time_BpUp = HAL_GetTick();
 8004eaa:	f7fb fc87 	bl	80007bc <HAL_GetTick>
 8004eae:	4602      	mov	r2, r0
 8004eb0:	4b44      	ldr	r3, [pc, #272]	; (8004fc4 <Manage_Button+0x13c>)
 8004eb2:	601a      	str	r2, [r3, #0]
 8004eb4:	e01c      	b.n	8004ef0 <Manage_Button+0x68>
		}
		else if((HAL_GetTick() > time_BpUp+TIME_LONG_BP) && Bp_Up==BP_IDLE)
 8004eb6:	f7fb fc81 	bl	80007bc <HAL_GetTick>
 8004eba:	4602      	mov	r2, r0
 8004ebc:	4b41      	ldr	r3, [pc, #260]	; (8004fc4 <Manage_Button+0x13c>)
 8004ebe:	681b      	ldr	r3, [r3, #0]
 8004ec0:	f503 73fa 	add.w	r3, r3, #500	; 0x1f4
 8004ec4:	429a      	cmp	r2, r3
 8004ec6:	d90c      	bls.n	8004ee2 <Manage_Button+0x5a>
 8004ec8:	4b3d      	ldr	r3, [pc, #244]	; (8004fc0 <Manage_Button+0x138>)
 8004eca:	781b      	ldrb	r3, [r3, #0]
 8004ecc:	2b03      	cmp	r3, #3
 8004ece:	d108      	bne.n	8004ee2 <Manage_Button+0x5a>
		{
			time_BpUp = HAL_GetTick();
 8004ed0:	f7fb fc74 	bl	80007bc <HAL_GetTick>
 8004ed4:	4602      	mov	r2, r0
 8004ed6:	4b3b      	ldr	r3, [pc, #236]	; (8004fc4 <Manage_Button+0x13c>)
 8004ed8:	601a      	str	r2, [r3, #0]
			Bp_Up=BP_1s;
 8004eda:	4b39      	ldr	r3, [pc, #228]	; (8004fc0 <Manage_Button+0x138>)
 8004edc:	2202      	movs	r2, #2
 8004ede:	701a      	strb	r2, [r3, #0]
 8004ee0:	e006      	b.n	8004ef0 <Manage_Button+0x68>
		}
		else
			Bp_Up = BP_IDLE;
 8004ee2:	4b37      	ldr	r3, [pc, #220]	; (8004fc0 <Manage_Button+0x138>)
 8004ee4:	2203      	movs	r2, #3
 8004ee6:	701a      	strb	r2, [r3, #0]
 8004ee8:	e002      	b.n	8004ef0 <Manage_Button+0x68>
	}
	else
		Bp_Up=BP_OFF;
 8004eea:	4b35      	ldr	r3, [pc, #212]	; (8004fc0 <Manage_Button+0x138>)
 8004eec:	2200      	movs	r2, #0
 8004eee:	701a      	strb	r2, [r3, #0]

	//DOWN
	if(!HAL_GPIO_ReadPin(T3_GPIO_Port, T3_Pin))
 8004ef0:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8004ef4:	4834      	ldr	r0, [pc, #208]	; (8004fc8 <Manage_Button+0x140>)
 8004ef6:	f7fc fb53 	bl	80015a0 <HAL_GPIO_ReadPin>
 8004efa:	4603      	mov	r3, r0
 8004efc:	2b00      	cmp	r3, #0
 8004efe:	d126      	bne.n	8004f4e <Manage_Button+0xc6>
	{
		if(Bp_Down==BP_OFF)
 8004f00:	4b32      	ldr	r3, [pc, #200]	; (8004fcc <Manage_Button+0x144>)
 8004f02:	781b      	ldrb	r3, [r3, #0]
 8004f04:	2b00      	cmp	r3, #0
 8004f06:	d108      	bne.n	8004f1a <Manage_Button+0x92>
		{
			Bp_Down=BP_CLICK;
 8004f08:	4b30      	ldr	r3, [pc, #192]	; (8004fcc <Manage_Button+0x144>)
 8004f0a:	2201      	movs	r2, #1
 8004f0c:	701a      	strb	r2, [r3, #0]
			time_BpDown = HAL_GetTick();
 8004f0e:	f7fb fc55 	bl	80007bc <HAL_GetTick>
 8004f12:	4602      	mov	r2, r0
 8004f14:	4b2e      	ldr	r3, [pc, #184]	; (8004fd0 <Manage_Button+0x148>)
 8004f16:	601a      	str	r2, [r3, #0]
 8004f18:	e01c      	b.n	8004f54 <Manage_Button+0xcc>
		}
		else if((HAL_GetTick() > time_BpDown+TIME_LONG_BP) && Bp_Down==BP_IDLE)
 8004f1a:	f7fb fc4f 	bl	80007bc <HAL_GetTick>
 8004f1e:	4602      	mov	r2, r0
 8004f20:	4b2b      	ldr	r3, [pc, #172]	; (8004fd0 <Manage_Button+0x148>)
 8004f22:	681b      	ldr	r3, [r3, #0]
 8004f24:	f503 73fa 	add.w	r3, r3, #500	; 0x1f4
 8004f28:	429a      	cmp	r2, r3
 8004f2a:	d90c      	bls.n	8004f46 <Manage_Button+0xbe>
 8004f2c:	4b27      	ldr	r3, [pc, #156]	; (8004fcc <Manage_Button+0x144>)
 8004f2e:	781b      	ldrb	r3, [r3, #0]
 8004f30:	2b03      	cmp	r3, #3
 8004f32:	d108      	bne.n	8004f46 <Manage_Button+0xbe>
		{
			time_BpDown = HAL_GetTick();
 8004f34:	f7fb fc42 	bl	80007bc <HAL_GetTick>
 8004f38:	4602      	mov	r2, r0
 8004f3a:	4b25      	ldr	r3, [pc, #148]	; (8004fd0 <Manage_Button+0x148>)
 8004f3c:	601a      	str	r2, [r3, #0]
			Bp_Down=BP_1s;
 8004f3e:	4b23      	ldr	r3, [pc, #140]	; (8004fcc <Manage_Button+0x144>)
 8004f40:	2202      	movs	r2, #2
 8004f42:	701a      	strb	r2, [r3, #0]
 8004f44:	e006      	b.n	8004f54 <Manage_Button+0xcc>
		}
		else
			Bp_Down = BP_IDLE;
 8004f46:	4b21      	ldr	r3, [pc, #132]	; (8004fcc <Manage_Button+0x144>)
 8004f48:	2203      	movs	r2, #3
 8004f4a:	701a      	strb	r2, [r3, #0]
 8004f4c:	e002      	b.n	8004f54 <Manage_Button+0xcc>
	}
	else
		Bp_Down=BP_OFF;
 8004f4e:	4b1f      	ldr	r3, [pc, #124]	; (8004fcc <Manage_Button+0x144>)
 8004f50:	2200      	movs	r2, #0
 8004f52:	701a      	strb	r2, [r3, #0]

	//OK
	if(!HAL_GPIO_ReadPin(T2_GPIO_Port, T2_Pin))
 8004f54:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8004f58:	481b      	ldr	r0, [pc, #108]	; (8004fc8 <Manage_Button+0x140>)
 8004f5a:	f7fc fb21 	bl	80015a0 <HAL_GPIO_ReadPin>
 8004f5e:	4603      	mov	r3, r0
 8004f60:	2b00      	cmp	r3, #0
 8004f62:	d126      	bne.n	8004fb2 <Manage_Button+0x12a>
	{
		if(Bp_Ok==BP_OFF)
 8004f64:	4b1b      	ldr	r3, [pc, #108]	; (8004fd4 <Manage_Button+0x14c>)
 8004f66:	781b      	ldrb	r3, [r3, #0]
 8004f68:	2b00      	cmp	r3, #0
 8004f6a:	d108      	bne.n	8004f7e <Manage_Button+0xf6>
		{
			Bp_Ok=BP_CLICK;
 8004f6c:	4b19      	ldr	r3, [pc, #100]	; (8004fd4 <Manage_Button+0x14c>)
 8004f6e:	2201      	movs	r2, #1
 8004f70:	701a      	strb	r2, [r3, #0]
			time_BpOk = HAL_GetTick();
 8004f72:	f7fb fc23 	bl	80007bc <HAL_GetTick>
 8004f76:	4602      	mov	r2, r0
 8004f78:	4b17      	ldr	r3, [pc, #92]	; (8004fd8 <Manage_Button+0x150>)
 8004f7a:	601a      	str	r2, [r3, #0]
		else
			Bp_Ok = BP_IDLE;
	}
	else
		Bp_Ok=BP_OFF;
}
 8004f7c:	e01c      	b.n	8004fb8 <Manage_Button+0x130>
		else if((HAL_GetTick()>time_BpOk+TIME_LONG_BP) && Bp_Ok==BP_IDLE)
 8004f7e:	f7fb fc1d 	bl	80007bc <HAL_GetTick>
 8004f82:	4602      	mov	r2, r0
 8004f84:	4b14      	ldr	r3, [pc, #80]	; (8004fd8 <Manage_Button+0x150>)
 8004f86:	681b      	ldr	r3, [r3, #0]
 8004f88:	f503 73fa 	add.w	r3, r3, #500	; 0x1f4
 8004f8c:	429a      	cmp	r2, r3
 8004f8e:	d90c      	bls.n	8004faa <Manage_Button+0x122>
 8004f90:	4b10      	ldr	r3, [pc, #64]	; (8004fd4 <Manage_Button+0x14c>)
 8004f92:	781b      	ldrb	r3, [r3, #0]
 8004f94:	2b03      	cmp	r3, #3
 8004f96:	d108      	bne.n	8004faa <Manage_Button+0x122>
			time_BpOk = HAL_GetTick();
 8004f98:	f7fb fc10 	bl	80007bc <HAL_GetTick>
 8004f9c:	4602      	mov	r2, r0
 8004f9e:	4b0e      	ldr	r3, [pc, #56]	; (8004fd8 <Manage_Button+0x150>)
 8004fa0:	601a      	str	r2, [r3, #0]
			Bp_Ok=BP_1s;
 8004fa2:	4b0c      	ldr	r3, [pc, #48]	; (8004fd4 <Manage_Button+0x14c>)
 8004fa4:	2202      	movs	r2, #2
 8004fa6:	701a      	strb	r2, [r3, #0]
}
 8004fa8:	e006      	b.n	8004fb8 <Manage_Button+0x130>
			Bp_Ok = BP_IDLE;
 8004faa:	4b0a      	ldr	r3, [pc, #40]	; (8004fd4 <Manage_Button+0x14c>)
 8004fac:	2203      	movs	r2, #3
 8004fae:	701a      	strb	r2, [r3, #0]
}
 8004fb0:	e002      	b.n	8004fb8 <Manage_Button+0x130>
		Bp_Ok=BP_OFF;
 8004fb2:	4b08      	ldr	r3, [pc, #32]	; (8004fd4 <Manage_Button+0x14c>)
 8004fb4:	2200      	movs	r2, #0
 8004fb6:	701a      	strb	r2, [r3, #0]
}
 8004fb8:	bf00      	nop
 8004fba:	bd80      	pop	{r7, pc}
 8004fbc:	40011000 	.word	0x40011000
 8004fc0:	2000194a 	.word	0x2000194a
 8004fc4:	20001200 	.word	0x20001200
 8004fc8:	40010c00 	.word	0x40010c00
 8004fcc:	200018f4 	.word	0x200018f4
 8004fd0:	20001204 	.word	0x20001204
 8004fd4:	2000192c 	.word	0x2000192c
 8004fd8:	20001208 	.word	0x20001208

08004fdc <AppLEDTask>:

void AppLEDTask(void const * argument)
{
 8004fdc:	b590      	push	{r4, r7, lr}
 8004fde:	b083      	sub	sp, #12
 8004fe0:	af00      	add	r7, sp, #0
 8004fe2:	6078      	str	r0, [r7, #4]
	for(;;)
	{
		osDelay(TASK_DELAY_LED);
 8004fe4:	2032      	movs	r0, #50	; 0x32
 8004fe6:	f7fe fc90 	bl	800390a <osDelay>

		if(Current_Mode == MODE_OFF)
 8004fea:	4b25      	ldr	r3, [pc, #148]	; (8005080 <AppLEDTask+0xa4>)
 8004fec:	781b      	ldrb	r3, [r3, #0]
 8004fee:	2b00      	cmp	r3, #0
 8004ff0:	d108      	bne.n	8005004 <AppLEDTask+0x28>
			PWM_SetDuty(LED1_pwmtimer,LED1_PWMchannel,0);
 8004ff2:	4b24      	ldr	r3, [pc, #144]	; (8005084 <AppLEDTask+0xa8>)
 8004ff4:	6818      	ldr	r0, [r3, #0]
 8004ff6:	4b24      	ldr	r3, [pc, #144]	; (8005088 <AppLEDTask+0xac>)
 8004ff8:	681b      	ldr	r3, [r3, #0]
 8004ffa:	2200      	movs	r2, #0
 8004ffc:	4619      	mov	r1, r3
 8004ffe:	f7fb fb5d 	bl	80006bc <PWM_SetDuty>
 8005002:	e7ef      	b.n	8004fe4 <AppLEDTask+0x8>
		else if(Current_Mode == MODE_MANU)
 8005004:	4b1e      	ldr	r3, [pc, #120]	; (8005080 <AppLEDTask+0xa4>)
 8005006:	781b      	ldrb	r3, [r3, #0]
 8005008:	2b02      	cmp	r3, #2
 800500a:	d112      	bne.n	8005032 <AppLEDTask+0x56>
			PWM_SetDuty(LED1_pwmtimer,LED1_PWMchannel,(uint32_t)Manu_value*255/100);
 800500c:	4b1d      	ldr	r3, [pc, #116]	; (8005084 <AppLEDTask+0xa8>)
 800500e:	6818      	ldr	r0, [r3, #0]
 8005010:	4b1d      	ldr	r3, [pc, #116]	; (8005088 <AppLEDTask+0xac>)
 8005012:	6819      	ldr	r1, [r3, #0]
 8005014:	4b1d      	ldr	r3, [pc, #116]	; (800508c <AppLEDTask+0xb0>)
 8005016:	781b      	ldrb	r3, [r3, #0]
 8005018:	461a      	mov	r2, r3
 800501a:	4613      	mov	r3, r2
 800501c:	021b      	lsls	r3, r3, #8
 800501e:	1a9b      	subs	r3, r3, r2
 8005020:	4a1b      	ldr	r2, [pc, #108]	; (8005090 <AppLEDTask+0xb4>)
 8005022:	fba2 2303 	umull	r2, r3, r2, r3
 8005026:	095b      	lsrs	r3, r3, #5
 8005028:	b29b      	uxth	r3, r3
 800502a:	461a      	mov	r2, r3
 800502c:	f7fb fb46 	bl	80006bc <PWM_SetDuty>
 8005030:	e7d8      	b.n	8004fe4 <AppLEDTask+0x8>
		else
		{
			DMX_values[0] = Protocol_DMX_GetValue(1);									//CHANNEL 1
 8005032:	2001      	movs	r0, #1
 8005034:	f7fe fa8c 	bl	8003550 <Protocol_DMX_GetValue>
 8005038:	4603      	mov	r3, r0
 800503a:	461a      	mov	r2, r3
 800503c:	4b15      	ldr	r3, [pc, #84]	; (8005094 <AppLEDTask+0xb8>)
 800503e:	701a      	strb	r2, [r3, #0]
			if(HAL_GetTick()>Protocol_DMX_GetLastTickFrame()+TIMOUT_DMX_SIGNAL)
 8005040:	f7fb fbbc 	bl	80007bc <HAL_GetTick>
 8005044:	4604      	mov	r4, r0
 8005046:	f7fe fa9b 	bl	8003580 <Protocol_DMX_GetLastTickFrame>
 800504a:	4603      	mov	r3, r0
 800504c:	f603 33b8 	addw	r3, r3, #3000	; 0xbb8
 8005050:	429c      	cmp	r4, r3
 8005052:	d906      	bls.n	8005062 <AppLEDTask+0x86>
			{
				DMX_values[0]=0;				//OFF LED if no signal
 8005054:	4b0f      	ldr	r3, [pc, #60]	; (8005094 <AppLEDTask+0xb8>)
 8005056:	2200      	movs	r2, #0
 8005058:	701a      	strb	r2, [r3, #0]
				DMX_signal_OK = __FALSE;
 800505a:	4b0f      	ldr	r3, [pc, #60]	; (8005098 <AppLEDTask+0xbc>)
 800505c:	2200      	movs	r2, #0
 800505e:	701a      	strb	r2, [r3, #0]
 8005060:	e002      	b.n	8005068 <AppLEDTask+0x8c>
			}
			else
			{
				DMX_signal_OK = __TRUE;
 8005062:	4b0d      	ldr	r3, [pc, #52]	; (8005098 <AppLEDTask+0xbc>)
 8005064:	2201      	movs	r2, #1
 8005066:	701a      	strb	r2, [r3, #0]
			}
			PWM_SetDuty(LED1_pwmtimer,LED1_PWMchannel,(uint32_t)DMX_values[0]);
 8005068:	4b06      	ldr	r3, [pc, #24]	; (8005084 <AppLEDTask+0xa8>)
 800506a:	6818      	ldr	r0, [r3, #0]
 800506c:	4b06      	ldr	r3, [pc, #24]	; (8005088 <AppLEDTask+0xac>)
 800506e:	6819      	ldr	r1, [r3, #0]
 8005070:	4b08      	ldr	r3, [pc, #32]	; (8005094 <AppLEDTask+0xb8>)
 8005072:	781b      	ldrb	r3, [r3, #0]
 8005074:	b29b      	uxth	r3, r3
 8005076:	461a      	mov	r2, r3
 8005078:	f7fb fb20 	bl	80006bc <PWM_SetDuty>
		osDelay(TASK_DELAY_LED);
 800507c:	e7b2      	b.n	8004fe4 <AppLEDTask+0x8>
 800507e:	bf00      	nop
 8005080:	20001910 	.word	0x20001910
 8005084:	20001908 	.word	0x20001908
 8005088:	200018e0 	.word	0x200018e0
 800508c:	200018e4 	.word	0x200018e4
 8005090:	51eb851f 	.word	0x51eb851f
 8005094:	20001940 	.word	0x20001940
 8005098:	200018e5 	.word	0x200018e5

0800509c <AppIHMTask>:
		}
	}
}

void AppIHMTask(void const * argument)
{
 800509c:	b580      	push	{r7, lr}
 800509e:	b086      	sub	sp, #24
 80050a0:	af00      	add	r7, sp, #0
 80050a2:	6078      	str	r0, [r7, #4]
	uint32_t cpt_refresh=0;
 80050a4:	2300      	movs	r3, #0
 80050a6:	617b      	str	r3, [r7, #20]
	uint32_t tick_save_param;
	uint32_t param_changed = __FALSE;
 80050a8:	2300      	movs	r3, #0
 80050aa:	60fb      	str	r3, [r7, #12]

	for(;;)
	{
		osDelay(TASK_DELAY_IHM);
 80050ac:	2032      	movs	r0, #50	; 0x32
 80050ae:	f7fe fc2c 	bl	800390a <osDelay>

		cpt_refresh++;
 80050b2:	697b      	ldr	r3, [r7, #20]
 80050b4:	3301      	adds	r3, #1
 80050b6:	617b      	str	r3, [r7, #20]
		if(cpt_refresh>=REFRESH_DISPLAY)
 80050b8:	697b      	ldr	r3, [r7, #20]
 80050ba:	2b04      	cmp	r3, #4
 80050bc:	d903      	bls.n	80050c6 <AppIHMTask+0x2a>
		{
			Update_Display();
 80050be:	f7ff fdf7 	bl	8004cb0 <Update_Display>
			cpt_refresh=0;
 80050c2:	2300      	movs	r3, #0
 80050c4:	617b      	str	r3, [r7, #20]
		}

		Manage_Button();
 80050c6:	f7ff fedf 	bl	8004e88 <Manage_Button>

		if(Bp_Ok == BP_CLICK)
 80050ca:	4b81      	ldr	r3, [pc, #516]	; (80052d0 <AppIHMTask+0x234>)
 80050cc:	781b      	ldrb	r3, [r3, #0]
 80050ce:	2b01      	cmp	r3, #1
 80050d0:	d117      	bne.n	8005102 <AppIHMTask+0x66>
		{
			if(Current_Mode==MODE_OFF)
 80050d2:	4b80      	ldr	r3, [pc, #512]	; (80052d4 <AppIHMTask+0x238>)
 80050d4:	781b      	ldrb	r3, [r3, #0]
 80050d6:	2b00      	cmp	r3, #0
 80050d8:	d103      	bne.n	80050e2 <AppIHMTask+0x46>
				Current_Mode=MODE_MANU;
 80050da:	4b7e      	ldr	r3, [pc, #504]	; (80052d4 <AppIHMTask+0x238>)
 80050dc:	2202      	movs	r2, #2
 80050de:	701a      	strb	r2, [r3, #0]
 80050e0:	e00a      	b.n	80050f8 <AppIHMTask+0x5c>
			else if(Current_Mode==MODE_MANU)
 80050e2:	4b7c      	ldr	r3, [pc, #496]	; (80052d4 <AppIHMTask+0x238>)
 80050e4:	781b      	ldrb	r3, [r3, #0]
 80050e6:	2b02      	cmp	r3, #2
 80050e8:	d103      	bne.n	80050f2 <AppIHMTask+0x56>
				Current_Mode=MODE_DMX;
 80050ea:	4b7a      	ldr	r3, [pc, #488]	; (80052d4 <AppIHMTask+0x238>)
 80050ec:	2201      	movs	r2, #1
 80050ee:	701a      	strb	r2, [r3, #0]
 80050f0:	e002      	b.n	80050f8 <AppIHMTask+0x5c>
			else
				Current_Mode=MODE_OFF;
 80050f2:	4b78      	ldr	r3, [pc, #480]	; (80052d4 <AppIHMTask+0x238>)
 80050f4:	2200      	movs	r2, #0
 80050f6:	701a      	strb	r2, [r3, #0]

			param_changed = __TRUE;
 80050f8:	2301      	movs	r3, #1
 80050fa:	60fb      	str	r3, [r7, #12]
			tick_save_param = HAL_GetTick();
 80050fc:	f7fb fb5e 	bl	80007bc <HAL_GetTick>
 8005100:	6138      	str	r0, [r7, #16]
		}

		if(Current_Mode==MODE_MANU)
 8005102:	4b74      	ldr	r3, [pc, #464]	; (80052d4 <AppIHMTask+0x238>)
 8005104:	781b      	ldrb	r3, [r3, #0]
 8005106:	2b02      	cmp	r3, #2
 8005108:	d153      	bne.n	80051b2 <AppIHMTask+0x116>
		{
			if(Bp_Up == BP_CLICK)
 800510a:	4b73      	ldr	r3, [pc, #460]	; (80052d8 <AppIHMTask+0x23c>)
 800510c:	781b      	ldrb	r3, [r3, #0]
 800510e:	2b01      	cmp	r3, #1
 8005110:	d10e      	bne.n	8005130 <AppIHMTask+0x94>
			{
				if(Manu_value<100)
 8005112:	4b72      	ldr	r3, [pc, #456]	; (80052dc <AppIHMTask+0x240>)
 8005114:	781b      	ldrb	r3, [r3, #0]
 8005116:	2b63      	cmp	r3, #99	; 0x63
 8005118:	d805      	bhi.n	8005126 <AppIHMTask+0x8a>
					Manu_value++;
 800511a:	4b70      	ldr	r3, [pc, #448]	; (80052dc <AppIHMTask+0x240>)
 800511c:	781b      	ldrb	r3, [r3, #0]
 800511e:	3301      	adds	r3, #1
 8005120:	b2da      	uxtb	r2, r3
 8005122:	4b6e      	ldr	r3, [pc, #440]	; (80052dc <AppIHMTask+0x240>)
 8005124:	701a      	strb	r2, [r3, #0]
				param_changed = __TRUE;
 8005126:	2301      	movs	r3, #1
 8005128:	60fb      	str	r3, [r7, #12]
				tick_save_param = HAL_GetTick();
 800512a:	f7fb fb47 	bl	80007bc <HAL_GetTick>
 800512e:	6138      	str	r0, [r7, #16]
			}
			if(Bp_Up == BP_1s)
 8005130:	4b69      	ldr	r3, [pc, #420]	; (80052d8 <AppIHMTask+0x23c>)
 8005132:	781b      	ldrb	r3, [r3, #0]
 8005134:	2b02      	cmp	r3, #2
 8005136:	d112      	bne.n	800515e <AppIHMTask+0xc2>
			{
				if(Manu_value<=90)
 8005138:	4b68      	ldr	r3, [pc, #416]	; (80052dc <AppIHMTask+0x240>)
 800513a:	781b      	ldrb	r3, [r3, #0]
 800513c:	2b5a      	cmp	r3, #90	; 0x5a
 800513e:	d806      	bhi.n	800514e <AppIHMTask+0xb2>
					Manu_value+=10;
 8005140:	4b66      	ldr	r3, [pc, #408]	; (80052dc <AppIHMTask+0x240>)
 8005142:	781b      	ldrb	r3, [r3, #0]
 8005144:	330a      	adds	r3, #10
 8005146:	b2da      	uxtb	r2, r3
 8005148:	4b64      	ldr	r3, [pc, #400]	; (80052dc <AppIHMTask+0x240>)
 800514a:	701a      	strb	r2, [r3, #0]
 800514c:	e002      	b.n	8005154 <AppIHMTask+0xb8>
				else
					Manu_value=100;
 800514e:	4b63      	ldr	r3, [pc, #396]	; (80052dc <AppIHMTask+0x240>)
 8005150:	2264      	movs	r2, #100	; 0x64
 8005152:	701a      	strb	r2, [r3, #0]
				param_changed = __TRUE;
 8005154:	2301      	movs	r3, #1
 8005156:	60fb      	str	r3, [r7, #12]
				tick_save_param = HAL_GetTick();
 8005158:	f7fb fb30 	bl	80007bc <HAL_GetTick>
 800515c:	6138      	str	r0, [r7, #16]
			}
			if(Bp_Down == BP_CLICK)
 800515e:	4b60      	ldr	r3, [pc, #384]	; (80052e0 <AppIHMTask+0x244>)
 8005160:	781b      	ldrb	r3, [r3, #0]
 8005162:	2b01      	cmp	r3, #1
 8005164:	d10e      	bne.n	8005184 <AppIHMTask+0xe8>
			{
				if(Manu_value>0)
 8005166:	4b5d      	ldr	r3, [pc, #372]	; (80052dc <AppIHMTask+0x240>)
 8005168:	781b      	ldrb	r3, [r3, #0]
 800516a:	2b00      	cmp	r3, #0
 800516c:	d005      	beq.n	800517a <AppIHMTask+0xde>
					Manu_value--;
 800516e:	4b5b      	ldr	r3, [pc, #364]	; (80052dc <AppIHMTask+0x240>)
 8005170:	781b      	ldrb	r3, [r3, #0]
 8005172:	3b01      	subs	r3, #1
 8005174:	b2da      	uxtb	r2, r3
 8005176:	4b59      	ldr	r3, [pc, #356]	; (80052dc <AppIHMTask+0x240>)
 8005178:	701a      	strb	r2, [r3, #0]
				param_changed = __TRUE;
 800517a:	2301      	movs	r3, #1
 800517c:	60fb      	str	r3, [r7, #12]
				tick_save_param = HAL_GetTick();
 800517e:	f7fb fb1d 	bl	80007bc <HAL_GetTick>
 8005182:	6138      	str	r0, [r7, #16]
			}
			if(Bp_Down == BP_1s)
 8005184:	4b56      	ldr	r3, [pc, #344]	; (80052e0 <AppIHMTask+0x244>)
 8005186:	781b      	ldrb	r3, [r3, #0]
 8005188:	2b02      	cmp	r3, #2
 800518a:	d112      	bne.n	80051b2 <AppIHMTask+0x116>
			{
				if(Manu_value>=10)
 800518c:	4b53      	ldr	r3, [pc, #332]	; (80052dc <AppIHMTask+0x240>)
 800518e:	781b      	ldrb	r3, [r3, #0]
 8005190:	2b09      	cmp	r3, #9
 8005192:	d906      	bls.n	80051a2 <AppIHMTask+0x106>
					Manu_value-=10;
 8005194:	4b51      	ldr	r3, [pc, #324]	; (80052dc <AppIHMTask+0x240>)
 8005196:	781b      	ldrb	r3, [r3, #0]
 8005198:	3b0a      	subs	r3, #10
 800519a:	b2da      	uxtb	r2, r3
 800519c:	4b4f      	ldr	r3, [pc, #316]	; (80052dc <AppIHMTask+0x240>)
 800519e:	701a      	strb	r2, [r3, #0]
 80051a0:	e002      	b.n	80051a8 <AppIHMTask+0x10c>
				else
					Manu_value=0;
 80051a2:	4b4e      	ldr	r3, [pc, #312]	; (80052dc <AppIHMTask+0x240>)
 80051a4:	2200      	movs	r2, #0
 80051a6:	701a      	strb	r2, [r3, #0]
				param_changed = __TRUE;
 80051a8:	2301      	movs	r3, #1
 80051aa:	60fb      	str	r3, [r7, #12]
				tick_save_param = HAL_GetTick();
 80051ac:	f7fb fb06 	bl	80007bc <HAL_GetTick>
 80051b0:	6138      	str	r0, [r7, #16]
			}
		}

		if(Current_Mode==MODE_DMX)
 80051b2:	4b48      	ldr	r3, [pc, #288]	; (80052d4 <AppIHMTask+0x238>)
 80051b4:	781b      	ldrb	r3, [r3, #0]
 80051b6:	2b01      	cmp	r3, #1
 80051b8:	d176      	bne.n	80052a8 <AppIHMTask+0x20c>
		{
			if(Bp_Up == BP_CLICK)
 80051ba:	4b47      	ldr	r3, [pc, #284]	; (80052d8 <AppIHMTask+0x23c>)
 80051bc:	781b      	ldrb	r3, [r3, #0]
 80051be:	2b01      	cmp	r3, #1
 80051c0:	d117      	bne.n	80051f2 <AppIHMTask+0x156>
			{
				if(DMX_Adress<512)
 80051c2:	4b48      	ldr	r3, [pc, #288]	; (80052e4 <AppIHMTask+0x248>)
 80051c4:	881b      	ldrh	r3, [r3, #0]
 80051c6:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80051ca:	d205      	bcs.n	80051d8 <AppIHMTask+0x13c>
					DMX_Adress++;
 80051cc:	4b45      	ldr	r3, [pc, #276]	; (80052e4 <AppIHMTask+0x248>)
 80051ce:	881b      	ldrh	r3, [r3, #0]
 80051d0:	3301      	adds	r3, #1
 80051d2:	b29a      	uxth	r2, r3
 80051d4:	4b43      	ldr	r3, [pc, #268]	; (80052e4 <AppIHMTask+0x248>)
 80051d6:	801a      	strh	r2, [r3, #0]
				param_changed = __TRUE;
 80051d8:	2301      	movs	r3, #1
 80051da:	60fb      	str	r3, [r7, #12]
				tick_save_param = HAL_GetTick();
 80051dc:	f7fb faee 	bl	80007bc <HAL_GetTick>
 80051e0:	6138      	str	r0, [r7, #16]
				Protocol_DMX_init(DMX_Adress,DMX_uart);
 80051e2:	4b40      	ldr	r3, [pc, #256]	; (80052e4 <AppIHMTask+0x248>)
 80051e4:	881a      	ldrh	r2, [r3, #0]
 80051e6:	4b40      	ldr	r3, [pc, #256]	; (80052e8 <AppIHMTask+0x24c>)
 80051e8:	681b      	ldr	r3, [r3, #0]
 80051ea:	4619      	mov	r1, r3
 80051ec:	4610      	mov	r0, r2
 80051ee:	f7fe f8df 	bl	80033b0 <Protocol_DMX_init>
			}
			if(Bp_Up == BP_1s)
 80051f2:	4b39      	ldr	r3, [pc, #228]	; (80052d8 <AppIHMTask+0x23c>)
 80051f4:	781b      	ldrb	r3, [r3, #0]
 80051f6:	2b02      	cmp	r3, #2
 80051f8:	d11c      	bne.n	8005234 <AppIHMTask+0x198>
			{
				if(DMX_Adress<=502)
 80051fa:	4b3a      	ldr	r3, [pc, #232]	; (80052e4 <AppIHMTask+0x248>)
 80051fc:	881b      	ldrh	r3, [r3, #0]
 80051fe:	f5b3 7ffb 	cmp.w	r3, #502	; 0x1f6
 8005202:	d806      	bhi.n	8005212 <AppIHMTask+0x176>
					DMX_Adress+=10;
 8005204:	4b37      	ldr	r3, [pc, #220]	; (80052e4 <AppIHMTask+0x248>)
 8005206:	881b      	ldrh	r3, [r3, #0]
 8005208:	330a      	adds	r3, #10
 800520a:	b29a      	uxth	r2, r3
 800520c:	4b35      	ldr	r3, [pc, #212]	; (80052e4 <AppIHMTask+0x248>)
 800520e:	801a      	strh	r2, [r3, #0]
 8005210:	e003      	b.n	800521a <AppIHMTask+0x17e>
				else
					DMX_Adress=512;
 8005212:	4b34      	ldr	r3, [pc, #208]	; (80052e4 <AppIHMTask+0x248>)
 8005214:	f44f 7200 	mov.w	r2, #512	; 0x200
 8005218:	801a      	strh	r2, [r3, #0]
				param_changed = __TRUE;
 800521a:	2301      	movs	r3, #1
 800521c:	60fb      	str	r3, [r7, #12]
				tick_save_param = HAL_GetTick();
 800521e:	f7fb facd 	bl	80007bc <HAL_GetTick>
 8005222:	6138      	str	r0, [r7, #16]
				Protocol_DMX_init(DMX_Adress,DMX_uart);
 8005224:	4b2f      	ldr	r3, [pc, #188]	; (80052e4 <AppIHMTask+0x248>)
 8005226:	881a      	ldrh	r2, [r3, #0]
 8005228:	4b2f      	ldr	r3, [pc, #188]	; (80052e8 <AppIHMTask+0x24c>)
 800522a:	681b      	ldr	r3, [r3, #0]
 800522c:	4619      	mov	r1, r3
 800522e:	4610      	mov	r0, r2
 8005230:	f7fe f8be 	bl	80033b0 <Protocol_DMX_init>
			}
			if(Bp_Down == BP_CLICK)
 8005234:	4b2a      	ldr	r3, [pc, #168]	; (80052e0 <AppIHMTask+0x244>)
 8005236:	781b      	ldrb	r3, [r3, #0]
 8005238:	2b01      	cmp	r3, #1
 800523a:	d116      	bne.n	800526a <AppIHMTask+0x1ce>
			{
				if(DMX_Adress>1)
 800523c:	4b29      	ldr	r3, [pc, #164]	; (80052e4 <AppIHMTask+0x248>)
 800523e:	881b      	ldrh	r3, [r3, #0]
 8005240:	2b01      	cmp	r3, #1
 8005242:	d905      	bls.n	8005250 <AppIHMTask+0x1b4>
					DMX_Adress--;
 8005244:	4b27      	ldr	r3, [pc, #156]	; (80052e4 <AppIHMTask+0x248>)
 8005246:	881b      	ldrh	r3, [r3, #0]
 8005248:	3b01      	subs	r3, #1
 800524a:	b29a      	uxth	r2, r3
 800524c:	4b25      	ldr	r3, [pc, #148]	; (80052e4 <AppIHMTask+0x248>)
 800524e:	801a      	strh	r2, [r3, #0]
				param_changed = __TRUE;
 8005250:	2301      	movs	r3, #1
 8005252:	60fb      	str	r3, [r7, #12]
				tick_save_param = HAL_GetTick();
 8005254:	f7fb fab2 	bl	80007bc <HAL_GetTick>
 8005258:	6138      	str	r0, [r7, #16]
				Protocol_DMX_init(DMX_Adress,DMX_uart);
 800525a:	4b22      	ldr	r3, [pc, #136]	; (80052e4 <AppIHMTask+0x248>)
 800525c:	881a      	ldrh	r2, [r3, #0]
 800525e:	4b22      	ldr	r3, [pc, #136]	; (80052e8 <AppIHMTask+0x24c>)
 8005260:	681b      	ldr	r3, [r3, #0]
 8005262:	4619      	mov	r1, r3
 8005264:	4610      	mov	r0, r2
 8005266:	f7fe f8a3 	bl	80033b0 <Protocol_DMX_init>
			}
			if(Bp_Down == BP_1s)
 800526a:	4b1d      	ldr	r3, [pc, #116]	; (80052e0 <AppIHMTask+0x244>)
 800526c:	781b      	ldrb	r3, [r3, #0]
 800526e:	2b02      	cmp	r3, #2
 8005270:	d11a      	bne.n	80052a8 <AppIHMTask+0x20c>
			{
				if(DMX_Adress>=11)
 8005272:	4b1c      	ldr	r3, [pc, #112]	; (80052e4 <AppIHMTask+0x248>)
 8005274:	881b      	ldrh	r3, [r3, #0]
 8005276:	2b0a      	cmp	r3, #10
 8005278:	d906      	bls.n	8005288 <AppIHMTask+0x1ec>
					DMX_Adress-=10;
 800527a:	4b1a      	ldr	r3, [pc, #104]	; (80052e4 <AppIHMTask+0x248>)
 800527c:	881b      	ldrh	r3, [r3, #0]
 800527e:	3b0a      	subs	r3, #10
 8005280:	b29a      	uxth	r2, r3
 8005282:	4b18      	ldr	r3, [pc, #96]	; (80052e4 <AppIHMTask+0x248>)
 8005284:	801a      	strh	r2, [r3, #0]
 8005286:	e002      	b.n	800528e <AppIHMTask+0x1f2>
				else
					DMX_Adress=1;
 8005288:	4b16      	ldr	r3, [pc, #88]	; (80052e4 <AppIHMTask+0x248>)
 800528a:	2201      	movs	r2, #1
 800528c:	801a      	strh	r2, [r3, #0]
				param_changed = __TRUE;
 800528e:	2301      	movs	r3, #1
 8005290:	60fb      	str	r3, [r7, #12]
				tick_save_param = HAL_GetTick();
 8005292:	f7fb fa93 	bl	80007bc <HAL_GetTick>
 8005296:	6138      	str	r0, [r7, #16]
				Protocol_DMX_init(DMX_Adress,DMX_uart);
 8005298:	4b12      	ldr	r3, [pc, #72]	; (80052e4 <AppIHMTask+0x248>)
 800529a:	881a      	ldrh	r2, [r3, #0]
 800529c:	4b12      	ldr	r3, [pc, #72]	; (80052e8 <AppIHMTask+0x24c>)
 800529e:	681b      	ldr	r3, [r3, #0]
 80052a0:	4619      	mov	r1, r3
 80052a2:	4610      	mov	r0, r2
 80052a4:	f7fe f884 	bl	80033b0 <Protocol_DMX_init>
			}
		}

		if(HAL_GetTick()>tick_save_param+DELAY_SAVE_PARAM && param_changed==__TRUE)
 80052a8:	f7fb fa88 	bl	80007bc <HAL_GetTick>
 80052ac:	4602      	mov	r2, r0
 80052ae:	693b      	ldr	r3, [r7, #16]
 80052b0:	f503 539c 	add.w	r3, r3, #4992	; 0x1380
 80052b4:	3308      	adds	r3, #8
 80052b6:	429a      	cmp	r2, r3
 80052b8:	f67f aef8 	bls.w	80050ac <AppIHMTask+0x10>
 80052bc:	68fb      	ldr	r3, [r7, #12]
 80052be:	2b01      	cmp	r3, #1
 80052c0:	f47f aef4 	bne.w	80050ac <AppIHMTask+0x10>
		{
			param_changed = __FALSE;
 80052c4:	2300      	movs	r3, #0
 80052c6:	60fb      	str	r3, [r7, #12]
			Write_Param();
 80052c8:	f7ff fcc4 	bl	8004c54 <Write_Param>
		osDelay(TASK_DELAY_IHM);
 80052cc:	e6ee      	b.n	80050ac <AppIHMTask+0x10>
 80052ce:	bf00      	nop
 80052d0:	2000192c 	.word	0x2000192c
 80052d4:	20001910 	.word	0x20001910
 80052d8:	2000194a 	.word	0x2000194a
 80052dc:	200018e4 	.word	0x200018e4
 80052e0:	200018f4 	.word	0x200018f4
 80052e4:	20001950 	.word	0x20001950
 80052e8:	20001900 	.word	0x20001900

080052ec <App_Init>:
	}
}

/* Public function -----------------------------------------------*/
void App_Init()
{
 80052ec:	b580      	push	{r7, lr}
 80052ee:	af00      	add	r7, sp, #0
	Load_Param();
 80052f0:	f7ff fc78 	bl	8004be4 <Load_Param>

	DMX_signal_OK = __FALSE;
 80052f4:	4b34      	ldr	r3, [pc, #208]	; (80053c8 <App_Init+0xdc>)
 80052f6:	2200      	movs	r2, #0
 80052f8:	701a      	strb	r2, [r3, #0]

	PWM_SetPWM(LED1_pwmtimer,LED1_PWMchannel,LED_PWM_PERIOD_VALUE,0);		//PWM Off
 80052fa:	4b34      	ldr	r3, [pc, #208]	; (80053cc <App_Init+0xe0>)
 80052fc:	6818      	ldr	r0, [r3, #0]
 80052fe:	4b34      	ldr	r3, [pc, #208]	; (80053d0 <App_Init+0xe4>)
 8005300:	6819      	ldr	r1, [r3, #0]
 8005302:	2300      	movs	r3, #0
 8005304:	22ff      	movs	r2, #255	; 0xff
 8005306:	f7fb f9ad 	bl	8000664 <PWM_SetPWM>
	PWM_SetPWM(LED2_pwmtimer,LED2_PWMchannel,LED_PWM_PERIOD_VALUE,0);		//PWM Off
 800530a:	4b32      	ldr	r3, [pc, #200]	; (80053d4 <App_Init+0xe8>)
 800530c:	6818      	ldr	r0, [r3, #0]
 800530e:	4b32      	ldr	r3, [pc, #200]	; (80053d8 <App_Init+0xec>)
 8005310:	6819      	ldr	r1, [r3, #0]
 8005312:	2300      	movs	r3, #0
 8005314:	22ff      	movs	r2, #255	; 0xff
 8005316:	f7fb f9a5 	bl	8000664 <PWM_SetPWM>
	PWM_SetPWM(LED3_pwmtimer,LED3_PWMchannel,LED_PWM_PERIOD_VALUE,0);		//PWM Off
 800531a:	4b30      	ldr	r3, [pc, #192]	; (80053dc <App_Init+0xf0>)
 800531c:	6818      	ldr	r0, [r3, #0]
 800531e:	4b30      	ldr	r3, [pc, #192]	; (80053e0 <App_Init+0xf4>)
 8005320:	6819      	ldr	r1, [r3, #0]
 8005322:	2300      	movs	r3, #0
 8005324:	22ff      	movs	r2, #255	; 0xff
 8005326:	f7fb f99d 	bl	8000664 <PWM_SetPWM>
	PWM_SetPWM(LED4_pwmtimer,LED4_PWMchannel,LED_PWM_PERIOD_VALUE,0);		//PWM Off
 800532a:	4b2e      	ldr	r3, [pc, #184]	; (80053e4 <App_Init+0xf8>)
 800532c:	6818      	ldr	r0, [r3, #0]
 800532e:	4b2e      	ldr	r3, [pc, #184]	; (80053e8 <App_Init+0xfc>)
 8005330:	6819      	ldr	r1, [r3, #0]
 8005332:	2300      	movs	r3, #0
 8005334:	22ff      	movs	r2, #255	; 0xff
 8005336:	f7fb f995 	bl	8000664 <PWM_SetPWM>
	PWM_SetPWM(LED5_pwmtimer,LED5_PWMchannel,LED_PWM_PERIOD_VALUE,0);		//PWM Off
 800533a:	4b2c      	ldr	r3, [pc, #176]	; (80053ec <App_Init+0x100>)
 800533c:	6818      	ldr	r0, [r3, #0]
 800533e:	4b2c      	ldr	r3, [pc, #176]	; (80053f0 <App_Init+0x104>)
 8005340:	6819      	ldr	r1, [r3, #0]
 8005342:	2300      	movs	r3, #0
 8005344:	22ff      	movs	r2, #255	; 0xff
 8005346:	f7fb f98d 	bl	8000664 <PWM_SetPWM>
	PWM_SetPWM(LED6_pwmtimer,LED6_PWMchannel,LED_PWM_PERIOD_VALUE,0);		//PWM Off
 800534a:	4b2a      	ldr	r3, [pc, #168]	; (80053f4 <App_Init+0x108>)
 800534c:	6818      	ldr	r0, [r3, #0]
 800534e:	4b2a      	ldr	r3, [pc, #168]	; (80053f8 <App_Init+0x10c>)
 8005350:	6819      	ldr	r1, [r3, #0]
 8005352:	2300      	movs	r3, #0
 8005354:	22ff      	movs	r2, #255	; 0xff
 8005356:	f7fb f985 	bl	8000664 <PWM_SetPWM>
	PWM_SetPWM(LED7_pwmtimer,LED7_PWMchannel,LED_PWM_PERIOD_VALUE,0);		//PWM Off
 800535a:	4b28      	ldr	r3, [pc, #160]	; (80053fc <App_Init+0x110>)
 800535c:	6818      	ldr	r0, [r3, #0]
 800535e:	4b28      	ldr	r3, [pc, #160]	; (8005400 <App_Init+0x114>)
 8005360:	6819      	ldr	r1, [r3, #0]
 8005362:	2300      	movs	r3, #0
 8005364:	22ff      	movs	r2, #255	; 0xff
 8005366:	f7fb f97d 	bl	8000664 <PWM_SetPWM>
	PWM_SetPWM(LED8_pwmtimer,LED8_PWMchannel,LED_PWM_PERIOD_VALUE,0);		//PWM Off
 800536a:	4b26      	ldr	r3, [pc, #152]	; (8005404 <App_Init+0x118>)
 800536c:	6818      	ldr	r0, [r3, #0]
 800536e:	4b26      	ldr	r3, [pc, #152]	; (8005408 <App_Init+0x11c>)
 8005370:	6819      	ldr	r1, [r3, #0]
 8005372:	2300      	movs	r3, #0
 8005374:	22ff      	movs	r2, #255	; 0xff
 8005376:	f7fb f975 	bl	8000664 <PWM_SetPWM>
	PWM_SetPWM(LED9_pwmtimer,LED9_PWMchannel,LED_PWM_PERIOD_VALUE,0);		//PWM Off*/
 800537a:	4b24      	ldr	r3, [pc, #144]	; (800540c <App_Init+0x120>)
 800537c:	6818      	ldr	r0, [r3, #0]
 800537e:	4b24      	ldr	r3, [pc, #144]	; (8005410 <App_Init+0x124>)
 8005380:	6819      	ldr	r1, [r3, #0]
 8005382:	2300      	movs	r3, #0
 8005384:	22ff      	movs	r2, #255	; 0xff
 8005386:	f7fb f96d 	bl	8000664 <PWM_SetPWM>
	PWM_SetPWM(LED10_pwmtimer,LED10_PWMchannel,LED_PWM_PERIOD_VALUE,10);		//PWM Off
 800538a:	4b22      	ldr	r3, [pc, #136]	; (8005414 <App_Init+0x128>)
 800538c:	6818      	ldr	r0, [r3, #0]
 800538e:	4b22      	ldr	r3, [pc, #136]	; (8005418 <App_Init+0x12c>)
 8005390:	6819      	ldr	r1, [r3, #0]
 8005392:	230a      	movs	r3, #10
 8005394:	22ff      	movs	r2, #255	; 0xff
 8005396:	f7fb f965 	bl	8000664 <PWM_SetPWM>

	Protocol_DMX_init(DMX_Adress,DMX_uart);
 800539a:	4b20      	ldr	r3, [pc, #128]	; (800541c <App_Init+0x130>)
 800539c:	881a      	ldrh	r2, [r3, #0]
 800539e:	4b20      	ldr	r3, [pc, #128]	; (8005420 <App_Init+0x134>)
 80053a0:	681b      	ldr	r3, [r3, #0]
 80053a2:	4619      	mov	r1, r3
 80053a4:	4610      	mov	r0, r2
 80053a6:	f7fe f803 	bl	80033b0 <Protocol_DMX_init>
	//SSD1306_Init(hi2c_display);  // initialise
	SSD1306_Init();  // initialise
 80053aa:	f7fa fed1 	bl	8000150 <SSD1306_Init>

	Bp_Up = BP_OFF;
 80053ae:	4b1d      	ldr	r3, [pc, #116]	; (8005424 <App_Init+0x138>)
 80053b0:	2200      	movs	r2, #0
 80053b2:	701a      	strb	r2, [r3, #0]
	Bp_Down = BP_OFF;
 80053b4:	4b1c      	ldr	r3, [pc, #112]	; (8005428 <App_Init+0x13c>)
 80053b6:	2200      	movs	r2, #0
 80053b8:	701a      	strb	r2, [r3, #0]
	Bp_Ok = BP_OFF;
 80053ba:	4b1c      	ldr	r3, [pc, #112]	; (800542c <App_Init+0x140>)
 80053bc:	2200      	movs	r2, #0
 80053be:	701a      	strb	r2, [r3, #0]

	CreatAppTasks();
 80053c0:	f000 f836 	bl	8005430 <CreatAppTasks>
}
 80053c4:	bf00      	nop
 80053c6:	bd80      	pop	{r7, pc}
 80053c8:	200018e5 	.word	0x200018e5
 80053cc:	20001908 	.word	0x20001908
 80053d0:	200018e0 	.word	0x200018e0
 80053d4:	20001934 	.word	0x20001934
 80053d8:	200018f0 	.word	0x200018f0
 80053dc:	200018f8 	.word	0x200018f8
 80053e0:	20001914 	.word	0x20001914
 80053e4:	20001924 	.word	0x20001924
 80053e8:	20001938 	.word	0x20001938
 80053ec:	200018d8 	.word	0x200018d8
 80053f0:	2000194c 	.word	0x2000194c
 80053f4:	2000190c 	.word	0x2000190c
 80053f8:	200018fc 	.word	0x200018fc
 80053fc:	20001918 	.word	0x20001918
 8005400:	2000191c 	.word	0x2000191c
 8005404:	20001954 	.word	0x20001954
 8005408:	20001928 	.word	0x20001928
 800540c:	20001930 	.word	0x20001930
 8005410:	200018dc 	.word	0x200018dc
 8005414:	200018e8 	.word	0x200018e8
 8005418:	20001920 	.word	0x20001920
 800541c:	20001950 	.word	0x20001950
 8005420:	20001900 	.word	0x20001900
 8005424:	2000194a 	.word	0x2000194a
 8005428:	200018f4 	.word	0x200018f4
 800542c:	2000192c 	.word	0x2000192c

08005430 <CreatAppTasks>:

void CreatAppTasks (void)
{
 8005430:	b5b0      	push	{r4, r5, r7, lr}
 8005432:	b08e      	sub	sp, #56	; 0x38
 8005434:	af00      	add	r7, sp, #0
	osThreadDef(App_LED_Task, AppLEDTask, osPriorityHigh, 0, 128);
 8005436:	4b14      	ldr	r3, [pc, #80]	; (8005488 <CreatAppTasks+0x58>)
 8005438:	f107 041c 	add.w	r4, r7, #28
 800543c:	461d      	mov	r5, r3
 800543e:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8005440:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8005442:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8005446:	e884 0007 	stmia.w	r4, {r0, r1, r2}
	AppLEDTaskHandle = osThreadCreate(osThread(App_LED_Task), NULL);
 800544a:	f107 031c 	add.w	r3, r7, #28
 800544e:	2100      	movs	r1, #0
 8005450:	4618      	mov	r0, r3
 8005452:	f7fe fa0e 	bl	8003872 <osThreadCreate>
 8005456:	4602      	mov	r2, r0
 8005458:	4b0c      	ldr	r3, [pc, #48]	; (800548c <CreatAppTasks+0x5c>)
 800545a:	601a      	str	r2, [r3, #0]

	osThreadDef(App_IHM_Task, AppIHMTask, osPriorityNormal, 0, 256);
 800545c:	4b0c      	ldr	r3, [pc, #48]	; (8005490 <CreatAppTasks+0x60>)
 800545e:	463c      	mov	r4, r7
 8005460:	461d      	mov	r5, r3
 8005462:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8005464:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8005466:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 800546a:	e884 0007 	stmia.w	r4, {r0, r1, r2}
	AppIHMTaskHandle = osThreadCreate(osThread(App_IHM_Task), NULL);
 800546e:	463b      	mov	r3, r7
 8005470:	2100      	movs	r1, #0
 8005472:	4618      	mov	r0, r3
 8005474:	f7fe f9fd 	bl	8003872 <osThreadCreate>
 8005478:	4602      	mov	r2, r0
 800547a:	4b06      	ldr	r3, [pc, #24]	; (8005494 <CreatAppTasks+0x64>)
 800547c:	601a      	str	r2, [r3, #0]
}
 800547e:	bf00      	nop
 8005480:	3738      	adds	r7, #56	; 0x38
 8005482:	46bd      	mov	sp, r7
 8005484:	bdb0      	pop	{r4, r5, r7, pc}
 8005486:	bf00      	nop
 8005488:	08006c10 	.word	0x08006c10
 800548c:	20001958 	.word	0x20001958
 8005490:	08006c3c 	.word	0x08006c3c
 8005494:	20001904 	.word	0x20001904

08005498 <HAL_UART_RxCpltCallback>:


HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8005498:	b580      	push	{r7, lr}
 800549a:	b082      	sub	sp, #8
 800549c:	af00      	add	r7, sp, #0
 800549e:	6078      	str	r0, [r7, #4]
	Protocol_DMX_UartCallback(huart);
 80054a0:	6878      	ldr	r0, [r7, #4]
 80054a2:	f7fd ffe5 	bl	8003470 <Protocol_DMX_UartCallback>
}
 80054a6:	bf00      	nop
 80054a8:	3708      	adds	r7, #8
 80054aa:	46bd      	mov	sp, r7
 80054ac:	bd80      	pop	{r7, pc}
	...

080054b0 <MX_ADC1_Init>:

ADC_HandleTypeDef hadc1;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 80054b0:	b580      	push	{r7, lr}
 80054b2:	b084      	sub	sp, #16
 80054b4:	af00      	add	r7, sp, #0
  ADC_ChannelConfTypeDef sConfig = {0};
 80054b6:	1d3b      	adds	r3, r7, #4
 80054b8:	2200      	movs	r2, #0
 80054ba:	601a      	str	r2, [r3, #0]
 80054bc:	605a      	str	r2, [r3, #4]
 80054be:	609a      	str	r2, [r3, #8]

  /** Common config 
  */
  hadc1.Instance = ADC1;
 80054c0:	4b18      	ldr	r3, [pc, #96]	; (8005524 <MX_ADC1_Init+0x74>)
 80054c2:	4a19      	ldr	r2, [pc, #100]	; (8005528 <MX_ADC1_Init+0x78>)
 80054c4:	601a      	str	r2, [r3, #0]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 80054c6:	4b17      	ldr	r3, [pc, #92]	; (8005524 <MX_ADC1_Init+0x74>)
 80054c8:	2200      	movs	r2, #0
 80054ca:	609a      	str	r2, [r3, #8]
  hadc1.Init.ContinuousConvMode = DISABLE;
 80054cc:	4b15      	ldr	r3, [pc, #84]	; (8005524 <MX_ADC1_Init+0x74>)
 80054ce:	2200      	movs	r2, #0
 80054d0:	731a      	strb	r2, [r3, #12]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 80054d2:	4b14      	ldr	r3, [pc, #80]	; (8005524 <MX_ADC1_Init+0x74>)
 80054d4:	2200      	movs	r2, #0
 80054d6:	751a      	strb	r2, [r3, #20]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80054d8:	4b12      	ldr	r3, [pc, #72]	; (8005524 <MX_ADC1_Init+0x74>)
 80054da:	f44f 2260 	mov.w	r2, #917504	; 0xe0000
 80054de:	61da      	str	r2, [r3, #28]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80054e0:	4b10      	ldr	r3, [pc, #64]	; (8005524 <MX_ADC1_Init+0x74>)
 80054e2:	2200      	movs	r2, #0
 80054e4:	605a      	str	r2, [r3, #4]
  hadc1.Init.NbrOfConversion = 1;
 80054e6:	4b0f      	ldr	r3, [pc, #60]	; (8005524 <MX_ADC1_Init+0x74>)
 80054e8:	2201      	movs	r2, #1
 80054ea:	611a      	str	r2, [r3, #16]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 80054ec:	480d      	ldr	r0, [pc, #52]	; (8005524 <MX_ADC1_Init+0x74>)
 80054ee:	f7fb f96f 	bl	80007d0 <HAL_ADC_Init>
 80054f2:	4603      	mov	r3, r0
 80054f4:	2b00      	cmp	r3, #0
 80054f6:	d001      	beq.n	80054fc <MX_ADC1_Init+0x4c>
  {
    Error_Handler();
 80054f8:	f000 fa3e 	bl	8005978 <Error_Handler>
  }
  /** Configure Regular Channel 
  */
  sConfig.Channel = ADC_CHANNEL_9;
 80054fc:	2309      	movs	r3, #9
 80054fe:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8005500:	2301      	movs	r3, #1
 8005502:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 8005504:	2300      	movs	r3, #0
 8005506:	60fb      	str	r3, [r7, #12]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8005508:	1d3b      	adds	r3, r7, #4
 800550a:	4619      	mov	r1, r3
 800550c:	4805      	ldr	r0, [pc, #20]	; (8005524 <MX_ADC1_Init+0x74>)
 800550e:	f7fb fa37 	bl	8000980 <HAL_ADC_ConfigChannel>
 8005512:	4603      	mov	r3, r0
 8005514:	2b00      	cmp	r3, #0
 8005516:	d001      	beq.n	800551c <MX_ADC1_Init+0x6c>
  {
    Error_Handler();
 8005518:	f000 fa2e 	bl	8005978 <Error_Handler>
  }

}
 800551c:	bf00      	nop
 800551e:	3710      	adds	r7, #16
 8005520:	46bd      	mov	sp, r7
 8005522:	bd80      	pop	{r7, pc}
 8005524:	2000195c 	.word	0x2000195c
 8005528:	40012400 	.word	0x40012400

0800552c <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 800552c:	b580      	push	{r7, lr}
 800552e:	b08a      	sub	sp, #40	; 0x28
 8005530:	af00      	add	r7, sp, #0
 8005532:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8005534:	f107 0318 	add.w	r3, r7, #24
 8005538:	2200      	movs	r2, #0
 800553a:	601a      	str	r2, [r3, #0]
 800553c:	605a      	str	r2, [r3, #4]
 800553e:	609a      	str	r2, [r3, #8]
 8005540:	60da      	str	r2, [r3, #12]
  if(adcHandle->Instance==ADC1)
 8005542:	687b      	ldr	r3, [r7, #4]
 8005544:	681b      	ldr	r3, [r3, #0]
 8005546:	4a1f      	ldr	r2, [pc, #124]	; (80055c4 <HAL_ADC_MspInit+0x98>)
 8005548:	4293      	cmp	r3, r2
 800554a:	d137      	bne.n	80055bc <HAL_ADC_MspInit+0x90>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* ADC1 clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 800554c:	4b1e      	ldr	r3, [pc, #120]	; (80055c8 <HAL_ADC_MspInit+0x9c>)
 800554e:	699b      	ldr	r3, [r3, #24]
 8005550:	4a1d      	ldr	r2, [pc, #116]	; (80055c8 <HAL_ADC_MspInit+0x9c>)
 8005552:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8005556:	6193      	str	r3, [r2, #24]
 8005558:	4b1b      	ldr	r3, [pc, #108]	; (80055c8 <HAL_ADC_MspInit+0x9c>)
 800555a:	699b      	ldr	r3, [r3, #24]
 800555c:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8005560:	617b      	str	r3, [r7, #20]
 8005562:	697b      	ldr	r3, [r7, #20]
  
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8005564:	4b18      	ldr	r3, [pc, #96]	; (80055c8 <HAL_ADC_MspInit+0x9c>)
 8005566:	699b      	ldr	r3, [r3, #24]
 8005568:	4a17      	ldr	r2, [pc, #92]	; (80055c8 <HAL_ADC_MspInit+0x9c>)
 800556a:	f043 0304 	orr.w	r3, r3, #4
 800556e:	6193      	str	r3, [r2, #24]
 8005570:	4b15      	ldr	r3, [pc, #84]	; (80055c8 <HAL_ADC_MspInit+0x9c>)
 8005572:	699b      	ldr	r3, [r3, #24]
 8005574:	f003 0304 	and.w	r3, r3, #4
 8005578:	613b      	str	r3, [r7, #16]
 800557a:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800557c:	4b12      	ldr	r3, [pc, #72]	; (80055c8 <HAL_ADC_MspInit+0x9c>)
 800557e:	699b      	ldr	r3, [r3, #24]
 8005580:	4a11      	ldr	r2, [pc, #68]	; (80055c8 <HAL_ADC_MspInit+0x9c>)
 8005582:	f043 0308 	orr.w	r3, r3, #8
 8005586:	6193      	str	r3, [r2, #24]
 8005588:	4b0f      	ldr	r3, [pc, #60]	; (80055c8 <HAL_ADC_MspInit+0x9c>)
 800558a:	699b      	ldr	r3, [r3, #24]
 800558c:	f003 0308 	and.w	r3, r3, #8
 8005590:	60fb      	str	r3, [r7, #12]
 8005592:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration    
    PA7     ------> ADC1_IN7
    PB1     ------> ADC1_IN9 
    */
    GPIO_InitStruct.Pin = CTN_Pin;
 8005594:	2380      	movs	r3, #128	; 0x80
 8005596:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8005598:	2303      	movs	r3, #3
 800559a:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(CTN_GPIO_Port, &GPIO_InitStruct);
 800559c:	f107 0318 	add.w	r3, r7, #24
 80055a0:	4619      	mov	r1, r3
 80055a2:	480a      	ldr	r0, [pc, #40]	; (80055cc <HAL_ADC_MspInit+0xa0>)
 80055a4:	f7fb fea2 	bl	80012ec <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = VOLTAGE_Pin;
 80055a8:	2302      	movs	r3, #2
 80055aa:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80055ac:	2303      	movs	r3, #3
 80055ae:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(VOLTAGE_GPIO_Port, &GPIO_InitStruct);
 80055b0:	f107 0318 	add.w	r3, r7, #24
 80055b4:	4619      	mov	r1, r3
 80055b6:	4806      	ldr	r0, [pc, #24]	; (80055d0 <HAL_ADC_MspInit+0xa4>)
 80055b8:	f7fb fe98 	bl	80012ec <HAL_GPIO_Init>

  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }
}
 80055bc:	bf00      	nop
 80055be:	3728      	adds	r7, #40	; 0x28
 80055c0:	46bd      	mov	sp, r7
 80055c2:	bd80      	pop	{r7, pc}
 80055c4:	40012400 	.word	0x40012400
 80055c8:	40021000 	.word	0x40021000
 80055cc:	40010800 	.word	0x40010800
 80055d0:	40010c00 	.word	0x40010c00

080055d4 <vApplicationGetIdleTaskMemory>:
/* USER CODE BEGIN GET_IDLE_TASK_MEMORY */
static StaticTask_t xIdleTaskTCBBuffer;
static StackType_t xIdleStack[configMINIMAL_STACK_SIZE];
  
void vApplicationGetIdleTaskMemory( StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize )
{
 80055d4:	b480      	push	{r7}
 80055d6:	b085      	sub	sp, #20
 80055d8:	af00      	add	r7, sp, #0
 80055da:	60f8      	str	r0, [r7, #12]
 80055dc:	60b9      	str	r1, [r7, #8]
 80055de:	607a      	str	r2, [r7, #4]
  *ppxIdleTaskTCBBuffer = &xIdleTaskTCBBuffer;
 80055e0:	68fb      	ldr	r3, [r7, #12]
 80055e2:	4a06      	ldr	r2, [pc, #24]	; (80055fc <vApplicationGetIdleTaskMemory+0x28>)
 80055e4:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &xIdleStack[0];
 80055e6:	68bb      	ldr	r3, [r7, #8]
 80055e8:	4a05      	ldr	r2, [pc, #20]	; (8005600 <vApplicationGetIdleTaskMemory+0x2c>)
 80055ea:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize = configMINIMAL_STACK_SIZE;
 80055ec:	687b      	ldr	r3, [r7, #4]
 80055ee:	2280      	movs	r2, #128	; 0x80
 80055f0:	601a      	str	r2, [r3, #0]
  /* place for user code */
}                   
 80055f2:	bf00      	nop
 80055f4:	3714      	adds	r7, #20
 80055f6:	46bd      	mov	sp, r7
 80055f8:	bc80      	pop	{r7}
 80055fa:	4770      	bx	lr
 80055fc:	2000120c 	.word	0x2000120c
 8005600:	20001260 	.word	0x20001260

08005604 <MX_FREERTOS_Init>:
/**
  * @brief  FreeRTOS initialization
  * @param  None
  * @retval None
  */
void MX_FREERTOS_Init(void) {
 8005604:	b5b0      	push	{r4, r5, r7, lr}
 8005606:	b088      	sub	sp, #32
 8005608:	af00      	add	r7, sp, #0
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* definition and creation of defaultTask */
  osThreadDef(defaultTask, StartDefaultTask, osPriorityIdle, 0, 128);
 800560a:	4b0a      	ldr	r3, [pc, #40]	; (8005634 <MX_FREERTOS_Init+0x30>)
 800560c:	1d3c      	adds	r4, r7, #4
 800560e:	461d      	mov	r5, r3
 8005610:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8005612:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8005614:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8005618:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  defaultTaskHandle = osThreadCreate(osThread(defaultTask), NULL);
 800561c:	1d3b      	adds	r3, r7, #4
 800561e:	2100      	movs	r1, #0
 8005620:	4618      	mov	r0, r3
 8005622:	f7fe f926 	bl	8003872 <osThreadCreate>
 8005626:	4602      	mov	r2, r0
 8005628:	4b03      	ldr	r3, [pc, #12]	; (8005638 <MX_FREERTOS_Init+0x34>)
 800562a:	601a      	str	r2, [r3, #0]

  /* USER CODE BEGIN RTOS_THREADS */
  /* add threads, ... */
  /* USER CODE END RTOS_THREADS */

}
 800562c:	bf00      	nop
 800562e:	3720      	adds	r7, #32
 8005630:	46bd      	mov	sp, r7
 8005632:	bdb0      	pop	{r4, r5, r7, pc}
 8005634:	08006c64 	.word	0x08006c64
 8005638:	2000198c 	.word	0x2000198c

0800563c <StartDefaultTask>:
  * @param  argument: Not used 
  * @retval None
  */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void const * argument)
{
 800563c:	b580      	push	{r7, lr}
 800563e:	b082      	sub	sp, #8
 8005640:	af00      	add	r7, sp, #0
 8005642:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartDefaultTask */
  /* Infinite loop */
  for(;;)
  {
    osDelay(1);
 8005644:	2001      	movs	r0, #1
 8005646:	f7fe f960 	bl	800390a <osDelay>
 800564a:	e7fb      	b.n	8005644 <StartDefaultTask+0x8>

0800564c <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 800564c:	b580      	push	{r7, lr}
 800564e:	b088      	sub	sp, #32
 8005650:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8005652:	f107 0310 	add.w	r3, r7, #16
 8005656:	2200      	movs	r2, #0
 8005658:	601a      	str	r2, [r3, #0]
 800565a:	605a      	str	r2, [r3, #4]
 800565c:	609a      	str	r2, [r3, #8]
 800565e:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8005660:	4b46      	ldr	r3, [pc, #280]	; (800577c <MX_GPIO_Init+0x130>)
 8005662:	699b      	ldr	r3, [r3, #24]
 8005664:	4a45      	ldr	r2, [pc, #276]	; (800577c <MX_GPIO_Init+0x130>)
 8005666:	f043 0310 	orr.w	r3, r3, #16
 800566a:	6193      	str	r3, [r2, #24]
 800566c:	4b43      	ldr	r3, [pc, #268]	; (800577c <MX_GPIO_Init+0x130>)
 800566e:	699b      	ldr	r3, [r3, #24]
 8005670:	f003 0310 	and.w	r3, r3, #16
 8005674:	60fb      	str	r3, [r7, #12]
 8005676:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8005678:	4b40      	ldr	r3, [pc, #256]	; (800577c <MX_GPIO_Init+0x130>)
 800567a:	699b      	ldr	r3, [r3, #24]
 800567c:	4a3f      	ldr	r2, [pc, #252]	; (800577c <MX_GPIO_Init+0x130>)
 800567e:	f043 0320 	orr.w	r3, r3, #32
 8005682:	6193      	str	r3, [r2, #24]
 8005684:	4b3d      	ldr	r3, [pc, #244]	; (800577c <MX_GPIO_Init+0x130>)
 8005686:	699b      	ldr	r3, [r3, #24]
 8005688:	f003 0320 	and.w	r3, r3, #32
 800568c:	60bb      	str	r3, [r7, #8]
 800568e:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8005690:	4b3a      	ldr	r3, [pc, #232]	; (800577c <MX_GPIO_Init+0x130>)
 8005692:	699b      	ldr	r3, [r3, #24]
 8005694:	4a39      	ldr	r2, [pc, #228]	; (800577c <MX_GPIO_Init+0x130>)
 8005696:	f043 0304 	orr.w	r3, r3, #4
 800569a:	6193      	str	r3, [r2, #24]
 800569c:	4b37      	ldr	r3, [pc, #220]	; (800577c <MX_GPIO_Init+0x130>)
 800569e:	699b      	ldr	r3, [r3, #24]
 80056a0:	f003 0304 	and.w	r3, r3, #4
 80056a4:	607b      	str	r3, [r7, #4]
 80056a6:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80056a8:	4b34      	ldr	r3, [pc, #208]	; (800577c <MX_GPIO_Init+0x130>)
 80056aa:	699b      	ldr	r3, [r3, #24]
 80056ac:	4a33      	ldr	r2, [pc, #204]	; (800577c <MX_GPIO_Init+0x130>)
 80056ae:	f043 0308 	orr.w	r3, r3, #8
 80056b2:	6193      	str	r3, [r2, #24]
 80056b4:	4b31      	ldr	r3, [pc, #196]	; (800577c <MX_GPIO_Init+0x130>)
 80056b6:	699b      	ldr	r3, [r3, #24]
 80056b8:	f003 0308 	and.w	r3, r3, #8
 80056bc:	603b      	str	r3, [r7, #0]
 80056be:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, LED_V_Pin|RE_DE_Pin, GPIO_PIN_RESET);
 80056c0:	2200      	movs	r2, #0
 80056c2:	f44f 4120 	mov.w	r1, #40960	; 0xa000
 80056c6:	482e      	ldr	r0, [pc, #184]	; (8005780 <MX_GPIO_Init+0x134>)
 80056c8:	f7fb ff81 	bl	80015ce <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(SCL_IO_GPIO_Port, SCL_IO_Pin, GPIO_PIN_SET);
 80056cc:	2201      	movs	r2, #1
 80056ce:	f44f 7180 	mov.w	r1, #256	; 0x100
 80056d2:	482c      	ldr	r0, [pc, #176]	; (8005784 <MX_GPIO_Init+0x138>)
 80056d4:	f7fb ff7b 	bl	80015ce <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(SDA_IO_GPIO_Port, SDA_IO_Pin, GPIO_PIN_RESET);
 80056d8:	2200      	movs	r2, #0
 80056da:	f44f 7100 	mov.w	r1, #512	; 0x200
 80056de:	4829      	ldr	r0, [pc, #164]	; (8005784 <MX_GPIO_Init+0x138>)
 80056e0:	f7fb ff75 	bl	80015ce <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PCPin PCPin */
  GPIO_InitStruct.Pin = LED_V_Pin|RE_DE_Pin;
 80056e4:	f44f 4320 	mov.w	r3, #40960	; 0xa000
 80056e8:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80056ea:	2301      	movs	r3, #1
 80056ec:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80056ee:	2300      	movs	r3, #0
 80056f0:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80056f2:	2302      	movs	r3, #2
 80056f4:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80056f6:	f107 0310 	add.w	r3, r7, #16
 80056fa:	4619      	mov	r1, r3
 80056fc:	4820      	ldr	r0, [pc, #128]	; (8005780 <MX_GPIO_Init+0x134>)
 80056fe:	f7fb fdf5 	bl	80012ec <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = T1_Pin;
 8005702:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8005706:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8005708:	2300      	movs	r3, #0
 800570a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800570c:	2300      	movs	r3, #0
 800570e:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(T1_GPIO_Port, &GPIO_InitStruct);
 8005710:	f107 0310 	add.w	r3, r7, #16
 8005714:	4619      	mov	r1, r3
 8005716:	481a      	ldr	r0, [pc, #104]	; (8005780 <MX_GPIO_Init+0x134>)
 8005718:	f7fb fde8 	bl	80012ec <HAL_GPIO_Init>

  /*Configure GPIO pins : PBPin PBPin */
  GPIO_InitStruct.Pin = T2_Pin|T3_Pin;
 800571c:	f44f 5340 	mov.w	r3, #12288	; 0x3000
 8005720:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8005722:	2300      	movs	r3, #0
 8005724:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005726:	2300      	movs	r3, #0
 8005728:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800572a:	f107 0310 	add.w	r3, r7, #16
 800572e:	4619      	mov	r1, r3
 8005730:	4814      	ldr	r0, [pc, #80]	; (8005784 <MX_GPIO_Init+0x138>)
 8005732:	f7fb fddb 	bl	80012ec <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = SCL_IO_Pin;
 8005736:	f44f 7380 	mov.w	r3, #256	; 0x100
 800573a:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_OD;
 800573c:	2311      	movs	r3, #17
 800573e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005740:	2300      	movs	r3, #0
 8005742:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8005744:	2302      	movs	r3, #2
 8005746:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(SCL_IO_GPIO_Port, &GPIO_InitStruct);
 8005748:	f107 0310 	add.w	r3, r7, #16
 800574c:	4619      	mov	r1, r3
 800574e:	480d      	ldr	r0, [pc, #52]	; (8005784 <MX_GPIO_Init+0x138>)
 8005750:	f7fb fdcc 	bl	80012ec <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = SDA_IO_Pin;
 8005754:	f44f 7300 	mov.w	r3, #512	; 0x200
 8005758:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800575a:	2301      	movs	r3, #1
 800575c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800575e:	2300      	movs	r3, #0
 8005760:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8005762:	2302      	movs	r3, #2
 8005764:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(SDA_IO_GPIO_Port, &GPIO_InitStruct);
 8005766:	f107 0310 	add.w	r3, r7, #16
 800576a:	4619      	mov	r1, r3
 800576c:	4805      	ldr	r0, [pc, #20]	; (8005784 <MX_GPIO_Init+0x138>)
 800576e:	f7fb fdbd 	bl	80012ec <HAL_GPIO_Init>

}
 8005772:	bf00      	nop
 8005774:	3720      	adds	r7, #32
 8005776:	46bd      	mov	sp, r7
 8005778:	bd80      	pop	{r7, pc}
 800577a:	bf00      	nop
 800577c:	40021000 	.word	0x40021000
 8005780:	40011000 	.word	0x40011000
 8005784:	40010c00 	.word	0x40010c00

08005788 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8005788:	b580      	push	{r7, lr}
 800578a:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800578c:	f7fa ffbe 	bl	800070c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8005790:	f000 f89a 	bl	80058c8 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8005794:	f7ff ff5a 	bl	800564c <MX_GPIO_Init>
  MX_TIM2_Init();
 8005798:	f000 fa80 	bl	8005c9c <MX_TIM2_Init>
  MX_USART1_UART_Init();
 800579c:	f000 fc96 	bl	80060cc <MX_USART1_UART_Init>
  MX_USART2_UART_Init();
 80057a0:	f000 fcbe 	bl	8006120 <MX_USART2_UART_Init>
  MX_TIM3_Init();
 80057a4:	f000 fb10 	bl	8005dc8 <MX_TIM3_Init>
  MX_ADC1_Init();
 80057a8:	f7ff fe82 	bl	80054b0 <MX_ADC1_Init>
  MX_TIM1_Init();
 80057ac:	f000 f9b2 	bl	8005b14 <MX_TIM1_Init>
  /* USER CODE BEGIN 2 */
  GENE_I2C_Init(GPIOB, SDA_IO_Pin, GPIOB, SCL_IO_Pin);
 80057b0:	f44f 7380 	mov.w	r3, #256	; 0x100
 80057b4:	4a28      	ldr	r2, [pc, #160]	; (8005858 <main+0xd0>)
 80057b6:	f44f 7100 	mov.w	r1, #512	; 0x200
 80057ba:	4827      	ldr	r0, [pc, #156]	; (8005858 <main+0xd0>)
 80057bc:	f7fd feea 	bl	8003594 <GENE_I2C_Init>

  DMX_uart = &huart2;
 80057c0:	4b26      	ldr	r3, [pc, #152]	; (800585c <main+0xd4>)
 80057c2:	4a27      	ldr	r2, [pc, #156]	; (8005860 <main+0xd8>)
 80057c4:	601a      	str	r2, [r3, #0]

  LED1_pwmtimer = &htim1;
 80057c6:	4b27      	ldr	r3, [pc, #156]	; (8005864 <main+0xdc>)
 80057c8:	4a27      	ldr	r2, [pc, #156]	; (8005868 <main+0xe0>)
 80057ca:	601a      	str	r2, [r3, #0]
  LED1_PWMchannel = TIM_CHANNEL_1;
 80057cc:	4b27      	ldr	r3, [pc, #156]	; (800586c <main+0xe4>)
 80057ce:	2200      	movs	r2, #0
 80057d0:	601a      	str	r2, [r3, #0]
  LED2_pwmtimer = &htim1;
 80057d2:	4b27      	ldr	r3, [pc, #156]	; (8005870 <main+0xe8>)
 80057d4:	4a24      	ldr	r2, [pc, #144]	; (8005868 <main+0xe0>)
 80057d6:	601a      	str	r2, [r3, #0]
  LED2_PWMchannel = TIM_CHANNEL_2;
 80057d8:	4b26      	ldr	r3, [pc, #152]	; (8005874 <main+0xec>)
 80057da:	2204      	movs	r2, #4
 80057dc:	601a      	str	r2, [r3, #0]
  LED3_pwmtimer = &htim1;
 80057de:	4b26      	ldr	r3, [pc, #152]	; (8005878 <main+0xf0>)
 80057e0:	4a21      	ldr	r2, [pc, #132]	; (8005868 <main+0xe0>)
 80057e2:	601a      	str	r2, [r3, #0]
  LED3_PWMchannel = TIM_CHANNEL_3;
 80057e4:	4b25      	ldr	r3, [pc, #148]	; (800587c <main+0xf4>)
 80057e6:	2208      	movs	r2, #8
 80057e8:	601a      	str	r2, [r3, #0]
  LED4_pwmtimer = &htim1;
 80057ea:	4b25      	ldr	r3, [pc, #148]	; (8005880 <main+0xf8>)
 80057ec:	4a1e      	ldr	r2, [pc, #120]	; (8005868 <main+0xe0>)
 80057ee:	601a      	str	r2, [r3, #0]
  LED4_PWMchannel = TIM_CHANNEL_4;
 80057f0:	4b24      	ldr	r3, [pc, #144]	; (8005884 <main+0xfc>)
 80057f2:	220c      	movs	r2, #12
 80057f4:	601a      	str	r2, [r3, #0]
  LED5_pwmtimer = &htim2;
 80057f6:	4b24      	ldr	r3, [pc, #144]	; (8005888 <main+0x100>)
 80057f8:	4a24      	ldr	r2, [pc, #144]	; (800588c <main+0x104>)
 80057fa:	601a      	str	r2, [r3, #0]
  LED5_PWMchannel = TIM_CHANNEL_1;
 80057fc:	4b24      	ldr	r3, [pc, #144]	; (8005890 <main+0x108>)
 80057fe:	2200      	movs	r2, #0
 8005800:	601a      	str	r2, [r3, #0]
  LED6_pwmtimer = &htim2;
 8005802:	4b24      	ldr	r3, [pc, #144]	; (8005894 <main+0x10c>)
 8005804:	4a21      	ldr	r2, [pc, #132]	; (800588c <main+0x104>)
 8005806:	601a      	str	r2, [r3, #0]
  LED6_PWMchannel = TIM_CHANNEL_2;
 8005808:	4b23      	ldr	r3, [pc, #140]	; (8005898 <main+0x110>)
 800580a:	2204      	movs	r2, #4
 800580c:	601a      	str	r2, [r3, #0]
  LED7_pwmtimer = &htim2;
 800580e:	4b23      	ldr	r3, [pc, #140]	; (800589c <main+0x114>)
 8005810:	4a1e      	ldr	r2, [pc, #120]	; (800588c <main+0x104>)
 8005812:	601a      	str	r2, [r3, #0]
  LED7_PWMchannel = TIM_CHANNEL_3;
 8005814:	4b22      	ldr	r3, [pc, #136]	; (80058a0 <main+0x118>)
 8005816:	2208      	movs	r2, #8
 8005818:	601a      	str	r2, [r3, #0]
  LED8_pwmtimer = &htim2;
 800581a:	4b22      	ldr	r3, [pc, #136]	; (80058a4 <main+0x11c>)
 800581c:	4a1b      	ldr	r2, [pc, #108]	; (800588c <main+0x104>)
 800581e:	601a      	str	r2, [r3, #0]
  LED8_PWMchannel = TIM_CHANNEL_4;
 8005820:	4b21      	ldr	r3, [pc, #132]	; (80058a8 <main+0x120>)
 8005822:	220c      	movs	r2, #12
 8005824:	601a      	str	r2, [r3, #0]
  LED9_pwmtimer = &htim3;
 8005826:	4b21      	ldr	r3, [pc, #132]	; (80058ac <main+0x124>)
 8005828:	4a21      	ldr	r2, [pc, #132]	; (80058b0 <main+0x128>)
 800582a:	601a      	str	r2, [r3, #0]
  LED9_PWMchannel = TIM_CHANNEL_1;
 800582c:	4b21      	ldr	r3, [pc, #132]	; (80058b4 <main+0x12c>)
 800582e:	2200      	movs	r2, #0
 8005830:	601a      	str	r2, [r3, #0]
  LED10_pwmtimer = &htim3;
 8005832:	4b21      	ldr	r3, [pc, #132]	; (80058b8 <main+0x130>)
 8005834:	4a1e      	ldr	r2, [pc, #120]	; (80058b0 <main+0x128>)
 8005836:	601a      	str	r2, [r3, #0]
  LED10_PWMchannel = TIM_CHANNEL_2;
 8005838:	4b20      	ldr	r3, [pc, #128]	; (80058bc <main+0x134>)
 800583a:	2204      	movs	r2, #4
 800583c:	601a      	str	r2, [r3, #0]

  FAN_pwmtimer = &htim3;
 800583e:	4b20      	ldr	r3, [pc, #128]	; (80058c0 <main+0x138>)
 8005840:	4a1b      	ldr	r2, [pc, #108]	; (80058b0 <main+0x128>)
 8005842:	601a      	str	r2, [r3, #0]
  FAN_PWMchannel = TIM_CHANNEL_3;
 8005844:	4b1f      	ldr	r3, [pc, #124]	; (80058c4 <main+0x13c>)
 8005846:	2208      	movs	r2, #8
 8005848:	601a      	str	r2, [r3, #0]

  //hi2c_display = &hi2c1;

  App_Init();
 800584a:	f7ff fd4f 	bl	80052ec <App_Init>
  /* USER CODE END 2 */

  /* Call init function for freertos objects (in freertos.c) */
  MX_FREERTOS_Init(); 
 800584e:	f7ff fed9 	bl	8005604 <MX_FREERTOS_Init>
  /* Start scheduler */
  osKernelStart();
 8005852:	f7fe f807 	bl	8003864 <osKernelStart>
 
  /* We should never get here as control is now taken by the scheduler */
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */

  while (1)
 8005856:	e7fe      	b.n	8005856 <main+0xce>
 8005858:	40010c00 	.word	0x40010c00
 800585c:	20001900 	.word	0x20001900
 8005860:	20001a90 	.word	0x20001a90
 8005864:	20001908 	.word	0x20001908
 8005868:	200019d0 	.word	0x200019d0
 800586c:	200018e0 	.word	0x200018e0
 8005870:	20001934 	.word	0x20001934
 8005874:	200018f0 	.word	0x200018f0
 8005878:	200018f8 	.word	0x200018f8
 800587c:	20001914 	.word	0x20001914
 8005880:	20001924 	.word	0x20001924
 8005884:	20001938 	.word	0x20001938
 8005888:	200018d8 	.word	0x200018d8
 800588c:	20001a10 	.word	0x20001a10
 8005890:	2000194c 	.word	0x2000194c
 8005894:	2000190c 	.word	0x2000190c
 8005898:	200018fc 	.word	0x200018fc
 800589c:	20001918 	.word	0x20001918
 80058a0:	2000191c 	.word	0x2000191c
 80058a4:	20001954 	.word	0x20001954
 80058a8:	20001928 	.word	0x20001928
 80058ac:	20001930 	.word	0x20001930
 80058b0:	20001990 	.word	0x20001990
 80058b4:	200018dc 	.word	0x200018dc
 80058b8:	200018e8 	.word	0x200018e8
 80058bc:	20001920 	.word	0x20001920
 80058c0:	2000193c 	.word	0x2000193c
 80058c4:	200018ec 	.word	0x200018ec

080058c8 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80058c8:	b580      	push	{r7, lr}
 80058ca:	b094      	sub	sp, #80	; 0x50
 80058cc:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80058ce:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80058d2:	2228      	movs	r2, #40	; 0x28
 80058d4:	2100      	movs	r1, #0
 80058d6:	4618      	mov	r0, r3
 80058d8:	f000 fd45 	bl	8006366 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80058dc:	f107 0314 	add.w	r3, r7, #20
 80058e0:	2200      	movs	r2, #0
 80058e2:	601a      	str	r2, [r3, #0]
 80058e4:	605a      	str	r2, [r3, #4]
 80058e6:	609a      	str	r2, [r3, #8]
 80058e8:	60da      	str	r2, [r3, #12]
 80058ea:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80058ec:	1d3b      	adds	r3, r7, #4
 80058ee:	2200      	movs	r2, #0
 80058f0:	601a      	str	r2, [r3, #0]
 80058f2:	605a      	str	r2, [r3, #4]
 80058f4:	609a      	str	r2, [r3, #8]
 80058f6:	60da      	str	r2, [r3, #12]

  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80058f8:	2301      	movs	r3, #1
 80058fa:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80058fc:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8005900:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 8005902:	2300      	movs	r3, #0
 8005904:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8005906:	2301      	movs	r3, #1
 8005908:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800590a:	2302      	movs	r3, #2
 800590c:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 800590e:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8005912:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL2;
 8005914:	2300      	movs	r3, #0
 8005916:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8005918:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800591c:	4618      	mov	r0, r3
 800591e:	f7fb fe6f 	bl	8001600 <HAL_RCC_OscConfig>
 8005922:	4603      	mov	r3, r0
 8005924:	2b00      	cmp	r3, #0
 8005926:	d001      	beq.n	800592c <SystemClock_Config+0x64>
  {
    Error_Handler();
 8005928:	f000 f826 	bl	8005978 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800592c:	230f      	movs	r3, #15
 800592e:	617b      	str	r3, [r7, #20]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8005930:	2302      	movs	r3, #2
 8005932:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8005934:	2300      	movs	r3, #0
 8005936:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8005938:	2300      	movs	r3, #0
 800593a:	623b      	str	r3, [r7, #32]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800593c:	2300      	movs	r3, #0
 800593e:	627b      	str	r3, [r7, #36]	; 0x24

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8005940:	f107 0314 	add.w	r3, r7, #20
 8005944:	2100      	movs	r1, #0
 8005946:	4618      	mov	r0, r3
 8005948:	f7fc f8da 	bl	8001b00 <HAL_RCC_ClockConfig>
 800594c:	4603      	mov	r3, r0
 800594e:	2b00      	cmp	r3, #0
 8005950:	d001      	beq.n	8005956 <SystemClock_Config+0x8e>
  {
    Error_Handler();
 8005952:	f000 f811 	bl	8005978 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 8005956:	2302      	movs	r3, #2
 8005958:	607b      	str	r3, [r7, #4]
  PeriphClkInit.AdcClockSelection = RCC_ADCPCLK2_DIV2;
 800595a:	2300      	movs	r3, #0
 800595c:	60fb      	str	r3, [r7, #12]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800595e:	1d3b      	adds	r3, r7, #4
 8005960:	4618      	mov	r0, r3
 8005962:	f7fc fa69 	bl	8001e38 <HAL_RCCEx_PeriphCLKConfig>
 8005966:	4603      	mov	r3, r0
 8005968:	2b00      	cmp	r3, #0
 800596a:	d001      	beq.n	8005970 <SystemClock_Config+0xa8>
  {
    Error_Handler();
 800596c:	f000 f804 	bl	8005978 <Error_Handler>
  }
}
 8005970:	bf00      	nop
 8005972:	3750      	adds	r7, #80	; 0x50
 8005974:	46bd      	mov	sp, r7
 8005976:	bd80      	pop	{r7, pc}

08005978 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8005978:	b480      	push	{r7}
 800597a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 800597c:	bf00      	nop
 800597e:	46bd      	mov	sp, r7
 8005980:	bc80      	pop	{r7}
 8005982:	4770      	bx	lr

08005984 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8005984:	b580      	push	{r7, lr}
 8005986:	b084      	sub	sp, #16
 8005988:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 800598a:	4b18      	ldr	r3, [pc, #96]	; (80059ec <HAL_MspInit+0x68>)
 800598c:	699b      	ldr	r3, [r3, #24]
 800598e:	4a17      	ldr	r2, [pc, #92]	; (80059ec <HAL_MspInit+0x68>)
 8005990:	f043 0301 	orr.w	r3, r3, #1
 8005994:	6193      	str	r3, [r2, #24]
 8005996:	4b15      	ldr	r3, [pc, #84]	; (80059ec <HAL_MspInit+0x68>)
 8005998:	699b      	ldr	r3, [r3, #24]
 800599a:	f003 0301 	and.w	r3, r3, #1
 800599e:	60bb      	str	r3, [r7, #8]
 80059a0:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 80059a2:	4b12      	ldr	r3, [pc, #72]	; (80059ec <HAL_MspInit+0x68>)
 80059a4:	69db      	ldr	r3, [r3, #28]
 80059a6:	4a11      	ldr	r2, [pc, #68]	; (80059ec <HAL_MspInit+0x68>)
 80059a8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80059ac:	61d3      	str	r3, [r2, #28]
 80059ae:	4b0f      	ldr	r3, [pc, #60]	; (80059ec <HAL_MspInit+0x68>)
 80059b0:	69db      	ldr	r3, [r3, #28]
 80059b2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80059b6:	607b      	str	r3, [r7, #4]
 80059b8:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 80059ba:	2200      	movs	r2, #0
 80059bc:	210f      	movs	r1, #15
 80059be:	f06f 0001 	mvn.w	r0, #1
 80059c2:	f7fb f9e6 	bl	8000d92 <HAL_NVIC_SetPriority>

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled 
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 80059c6:	4b0a      	ldr	r3, [pc, #40]	; (80059f0 <HAL_MspInit+0x6c>)
 80059c8:	685b      	ldr	r3, [r3, #4]
 80059ca:	60fb      	str	r3, [r7, #12]
 80059cc:	68fb      	ldr	r3, [r7, #12]
 80059ce:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 80059d2:	60fb      	str	r3, [r7, #12]
 80059d4:	68fb      	ldr	r3, [r7, #12]
 80059d6:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 80059da:	60fb      	str	r3, [r7, #12]
 80059dc:	4a04      	ldr	r2, [pc, #16]	; (80059f0 <HAL_MspInit+0x6c>)
 80059de:	68fb      	ldr	r3, [r7, #12]
 80059e0:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80059e2:	bf00      	nop
 80059e4:	3710      	adds	r7, #16
 80059e6:	46bd      	mov	sp, r7
 80059e8:	bd80      	pop	{r7, pc}
 80059ea:	bf00      	nop
 80059ec:	40021000 	.word	0x40021000
 80059f0:	40010000 	.word	0x40010000

080059f4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80059f4:	b480      	push	{r7}
 80059f6:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 80059f8:	bf00      	nop
 80059fa:	46bd      	mov	sp, r7
 80059fc:	bc80      	pop	{r7}
 80059fe:	4770      	bx	lr

08005a00 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8005a00:	b480      	push	{r7}
 8005a02:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8005a04:	e7fe      	b.n	8005a04 <HardFault_Handler+0x4>

08005a06 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8005a06:	b480      	push	{r7}
 8005a08:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8005a0a:	e7fe      	b.n	8005a0a <MemManage_Handler+0x4>

08005a0c <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8005a0c:	b480      	push	{r7}
 8005a0e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8005a10:	e7fe      	b.n	8005a10 <BusFault_Handler+0x4>

08005a12 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8005a12:	b480      	push	{r7}
 8005a14:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8005a16:	e7fe      	b.n	8005a16 <UsageFault_Handler+0x4>

08005a18 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8005a18:	b480      	push	{r7}
 8005a1a:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8005a1c:	bf00      	nop
 8005a1e:	46bd      	mov	sp, r7
 8005a20:	bc80      	pop	{r7}
 8005a22:	4770      	bx	lr

08005a24 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8005a24:	b580      	push	{r7, lr}
 8005a26:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8005a28:	f7fa feb6 	bl	8000798 <HAL_IncTick>
#if (INCLUDE_xTaskGetSchedulerState == 1 )
  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED)
 8005a2c:	f7fe fcde 	bl	80043ec <xTaskGetSchedulerState>
 8005a30:	4603      	mov	r3, r0
 8005a32:	2b01      	cmp	r3, #1
 8005a34:	d001      	beq.n	8005a3a <SysTick_Handler+0x16>
  {
#endif /* INCLUDE_xTaskGetSchedulerState */
  xPortSysTickHandler();
 8005a36:	f7fe febf 	bl	80047b8 <xPortSysTickHandler>
  }
#endif /* INCLUDE_xTaskGetSchedulerState */
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8005a3a:	bf00      	nop
 8005a3c:	bd80      	pop	{r7, pc}
	...

08005a40 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 8005a40:	b580      	push	{r7, lr}
 8005a42:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8005a44:	4802      	ldr	r0, [pc, #8]	; (8005a50 <USART2_IRQHandler+0x10>)
 8005a46:	f7fd f8e3 	bl	8002c10 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8005a4a:	bf00      	nop
 8005a4c:	bd80      	pop	{r7, pc}
 8005a4e:	bf00      	nop
 8005a50:	20001a90 	.word	0x20001a90

08005a54 <_sbrk>:
/**
 _sbrk
 Increase program data space. Malloc and related functions depend on this
**/
caddr_t _sbrk(int incr)
{
 8005a54:	b580      	push	{r7, lr}
 8005a56:	b084      	sub	sp, #16
 8005a58:	af00      	add	r7, sp, #0
 8005a5a:	6078      	str	r0, [r7, #4]
	extern char end asm("end");
	static char *heap_end;
	char *prev_heap_end;

	if (heap_end == 0)
 8005a5c:	4b11      	ldr	r3, [pc, #68]	; (8005aa4 <_sbrk+0x50>)
 8005a5e:	681b      	ldr	r3, [r3, #0]
 8005a60:	2b00      	cmp	r3, #0
 8005a62:	d102      	bne.n	8005a6a <_sbrk+0x16>
		heap_end = &end;
 8005a64:	4b0f      	ldr	r3, [pc, #60]	; (8005aa4 <_sbrk+0x50>)
 8005a66:	4a10      	ldr	r2, [pc, #64]	; (8005aa8 <_sbrk+0x54>)
 8005a68:	601a      	str	r2, [r3, #0]

	prev_heap_end = heap_end;
 8005a6a:	4b0e      	ldr	r3, [pc, #56]	; (8005aa4 <_sbrk+0x50>)
 8005a6c:	681b      	ldr	r3, [r3, #0]
 8005a6e:	60fb      	str	r3, [r7, #12]
	if (heap_end + incr > stack_ptr)
 8005a70:	4b0c      	ldr	r3, [pc, #48]	; (8005aa4 <_sbrk+0x50>)
 8005a72:	681a      	ldr	r2, [r3, #0]
 8005a74:	687b      	ldr	r3, [r7, #4]
 8005a76:	4413      	add	r3, r2
 8005a78:	466a      	mov	r2, sp
 8005a7a:	4293      	cmp	r3, r2
 8005a7c:	d907      	bls.n	8005a8e <_sbrk+0x3a>
	{
		errno = ENOMEM;
 8005a7e:	f000 fc3d 	bl	80062fc <__errno>
 8005a82:	4602      	mov	r2, r0
 8005a84:	230c      	movs	r3, #12
 8005a86:	6013      	str	r3, [r2, #0]
		return (caddr_t) -1;
 8005a88:	f04f 33ff 	mov.w	r3, #4294967295
 8005a8c:	e006      	b.n	8005a9c <_sbrk+0x48>
	}

	heap_end += incr;
 8005a8e:	4b05      	ldr	r3, [pc, #20]	; (8005aa4 <_sbrk+0x50>)
 8005a90:	681a      	ldr	r2, [r3, #0]
 8005a92:	687b      	ldr	r3, [r7, #4]
 8005a94:	4413      	add	r3, r2
 8005a96:	4a03      	ldr	r2, [pc, #12]	; (8005aa4 <_sbrk+0x50>)
 8005a98:	6013      	str	r3, [r2, #0]

	return (caddr_t) prev_heap_end;
 8005a9a:	68fb      	ldr	r3, [r7, #12]
}
 8005a9c:	4618      	mov	r0, r3
 8005a9e:	3710      	adds	r7, #16
 8005aa0:	46bd      	mov	sp, r7
 8005aa2:	bd80      	pop	{r7, pc}
 8005aa4:	20001460 	.word	0x20001460
 8005aa8:	20001ad8 	.word	0x20001ad8

08005aac <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8005aac:	b480      	push	{r7}
 8005aae:	af00      	add	r7, sp, #0
  /* Reset the RCC clock configuration to the default reset state(for debug purpose) */
  /* Set HSION bit */
  RCC->CR |= 0x00000001U;
 8005ab0:	4b15      	ldr	r3, [pc, #84]	; (8005b08 <SystemInit+0x5c>)
 8005ab2:	681b      	ldr	r3, [r3, #0]
 8005ab4:	4a14      	ldr	r2, [pc, #80]	; (8005b08 <SystemInit+0x5c>)
 8005ab6:	f043 0301 	orr.w	r3, r3, #1
 8005aba:	6013      	str	r3, [r2, #0]

  /* Reset SW, HPRE, PPRE1, PPRE2, ADCPRE and MCO bits */
#if !defined(STM32F105xC) && !defined(STM32F107xC)
  RCC->CFGR &= 0xF8FF0000U;
 8005abc:	4b12      	ldr	r3, [pc, #72]	; (8005b08 <SystemInit+0x5c>)
 8005abe:	685a      	ldr	r2, [r3, #4]
 8005ac0:	4911      	ldr	r1, [pc, #68]	; (8005b08 <SystemInit+0x5c>)
 8005ac2:	4b12      	ldr	r3, [pc, #72]	; (8005b0c <SystemInit+0x60>)
 8005ac4:	4013      	ands	r3, r2
 8005ac6:	604b      	str	r3, [r1, #4]
#else
  RCC->CFGR &= 0xF0FF0000U;
#endif /* STM32F105xC */   
  
  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= 0xFEF6FFFFU;
 8005ac8:	4b0f      	ldr	r3, [pc, #60]	; (8005b08 <SystemInit+0x5c>)
 8005aca:	681b      	ldr	r3, [r3, #0]
 8005acc:	4a0e      	ldr	r2, [pc, #56]	; (8005b08 <SystemInit+0x5c>)
 8005ace:	f023 7384 	bic.w	r3, r3, #17301504	; 0x1080000
 8005ad2:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8005ad6:	6013      	str	r3, [r2, #0]

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8005ad8:	4b0b      	ldr	r3, [pc, #44]	; (8005b08 <SystemInit+0x5c>)
 8005ada:	681b      	ldr	r3, [r3, #0]
 8005adc:	4a0a      	ldr	r2, [pc, #40]	; (8005b08 <SystemInit+0x5c>)
 8005ade:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8005ae2:	6013      	str	r3, [r2, #0]

  /* Reset PLLSRC, PLLXTPRE, PLLMUL and USBPRE/OTGFSPRE bits */
  RCC->CFGR &= 0xFF80FFFFU;
 8005ae4:	4b08      	ldr	r3, [pc, #32]	; (8005b08 <SystemInit+0x5c>)
 8005ae6:	685b      	ldr	r3, [r3, #4]
 8005ae8:	4a07      	ldr	r2, [pc, #28]	; (8005b08 <SystemInit+0x5c>)
 8005aea:	f423 03fe 	bic.w	r3, r3, #8323072	; 0x7f0000
 8005aee:	6053      	str	r3, [r2, #4]

  /* Reset CFGR2 register */
  RCC->CFGR2 = 0x00000000U;      
#else
  /* Disable all interrupts and clear pending bits  */
  RCC->CIR = 0x009F0000U;
 8005af0:	4b05      	ldr	r3, [pc, #20]	; (8005b08 <SystemInit+0x5c>)
 8005af2:	f44f 021f 	mov.w	r2, #10420224	; 0x9f0000
 8005af6:	609a      	str	r2, [r3, #8]
#endif 

#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH. */
 8005af8:	4b05      	ldr	r3, [pc, #20]	; (8005b10 <SystemInit+0x64>)
 8005afa:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8005afe:	609a      	str	r2, [r3, #8]
#endif 
}
 8005b00:	bf00      	nop
 8005b02:	46bd      	mov	sp, r7
 8005b04:	bc80      	pop	{r7}
 8005b06:	4770      	bx	lr
 8005b08:	40021000 	.word	0x40021000
 8005b0c:	f8ff0000 	.word	0xf8ff0000
 8005b10:	e000ed00 	.word	0xe000ed00

08005b14 <MX_TIM1_Init>:
TIM_HandleTypeDef htim2;
TIM_HandleTypeDef htim3;

/* TIM1 init function */
void MX_TIM1_Init(void)
{
 8005b14:	b580      	push	{r7, lr}
 8005b16:	b096      	sub	sp, #88	; 0x58
 8005b18:	af00      	add	r7, sp, #0
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8005b1a:	f107 0348 	add.w	r3, r7, #72	; 0x48
 8005b1e:	2200      	movs	r2, #0
 8005b20:	601a      	str	r2, [r3, #0]
 8005b22:	605a      	str	r2, [r3, #4]
 8005b24:	609a      	str	r2, [r3, #8]
 8005b26:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8005b28:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8005b2c:	2200      	movs	r2, #0
 8005b2e:	601a      	str	r2, [r3, #0]
 8005b30:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8005b32:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8005b36:	2200      	movs	r2, #0
 8005b38:	601a      	str	r2, [r3, #0]
 8005b3a:	605a      	str	r2, [r3, #4]
 8005b3c:	609a      	str	r2, [r3, #8]
 8005b3e:	60da      	str	r2, [r3, #12]
 8005b40:	611a      	str	r2, [r3, #16]
 8005b42:	615a      	str	r2, [r3, #20]
 8005b44:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8005b46:	1d3b      	adds	r3, r7, #4
 8005b48:	2220      	movs	r2, #32
 8005b4a:	2100      	movs	r1, #0
 8005b4c:	4618      	mov	r0, r3
 8005b4e:	f000 fc0a 	bl	8006366 <memset>

  htim1.Instance = TIM1;
 8005b52:	4b50      	ldr	r3, [pc, #320]	; (8005c94 <MX_TIM1_Init+0x180>)
 8005b54:	4a50      	ldr	r2, [pc, #320]	; (8005c98 <MX_TIM1_Init+0x184>)
 8005b56:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 300;
 8005b58:	4b4e      	ldr	r3, [pc, #312]	; (8005c94 <MX_TIM1_Init+0x180>)
 8005b5a:	f44f 7296 	mov.w	r2, #300	; 0x12c
 8005b5e:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8005b60:	4b4c      	ldr	r3, [pc, #304]	; (8005c94 <MX_TIM1_Init+0x180>)
 8005b62:	2200      	movs	r2, #0
 8005b64:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 255;
 8005b66:	4b4b      	ldr	r3, [pc, #300]	; (8005c94 <MX_TIM1_Init+0x180>)
 8005b68:	22ff      	movs	r2, #255	; 0xff
 8005b6a:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8005b6c:	4b49      	ldr	r3, [pc, #292]	; (8005c94 <MX_TIM1_Init+0x180>)
 8005b6e:	2200      	movs	r2, #0
 8005b70:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8005b72:	4b48      	ldr	r3, [pc, #288]	; (8005c94 <MX_TIM1_Init+0x180>)
 8005b74:	2200      	movs	r2, #0
 8005b76:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8005b78:	4b46      	ldr	r3, [pc, #280]	; (8005c94 <MX_TIM1_Init+0x180>)
 8005b7a:	2200      	movs	r2, #0
 8005b7c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8005b7e:	4845      	ldr	r0, [pc, #276]	; (8005c94 <MX_TIM1_Init+0x180>)
 8005b80:	f7fc fa10 	bl	8001fa4 <HAL_TIM_Base_Init>
 8005b84:	4603      	mov	r3, r0
 8005b86:	2b00      	cmp	r3, #0
 8005b88:	d001      	beq.n	8005b8e <MX_TIM1_Init+0x7a>
  {
    Error_Handler();
 8005b8a:	f7ff fef5 	bl	8005978 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8005b8e:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8005b92:	64bb      	str	r3, [r7, #72]	; 0x48
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8005b94:	f107 0348 	add.w	r3, r7, #72	; 0x48
 8005b98:	4619      	mov	r1, r3
 8005b9a:	483e      	ldr	r0, [pc, #248]	; (8005c94 <MX_TIM1_Init+0x180>)
 8005b9c:	f7fc fba6 	bl	80022ec <HAL_TIM_ConfigClockSource>
 8005ba0:	4603      	mov	r3, r0
 8005ba2:	2b00      	cmp	r3, #0
 8005ba4:	d001      	beq.n	8005baa <MX_TIM1_Init+0x96>
  {
    Error_Handler();
 8005ba6:	f7ff fee7 	bl	8005978 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 8005baa:	483a      	ldr	r0, [pc, #232]	; (8005c94 <MX_TIM1_Init+0x180>)
 8005bac:	f7fc fa25 	bl	8001ffa <HAL_TIM_PWM_Init>
 8005bb0:	4603      	mov	r3, r0
 8005bb2:	2b00      	cmp	r3, #0
 8005bb4:	d001      	beq.n	8005bba <MX_TIM1_Init+0xa6>
  {
    Error_Handler();
 8005bb6:	f7ff fedf 	bl	8005978 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8005bba:	2300      	movs	r3, #0
 8005bbc:	643b      	str	r3, [r7, #64]	; 0x40
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8005bbe:	2300      	movs	r3, #0
 8005bc0:	647b      	str	r3, [r7, #68]	; 0x44
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8005bc2:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8005bc6:	4619      	mov	r1, r3
 8005bc8:	4832      	ldr	r0, [pc, #200]	; (8005c94 <MX_TIM1_Init+0x180>)
 8005bca:	f7fc feeb 	bl	80029a4 <HAL_TIMEx_MasterConfigSynchronization>
 8005bce:	4603      	mov	r3, r0
 8005bd0:	2b00      	cmp	r3, #0
 8005bd2:	d001      	beq.n	8005bd8 <MX_TIM1_Init+0xc4>
  {
    Error_Handler();
 8005bd4:	f7ff fed0 	bl	8005978 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8005bd8:	2360      	movs	r3, #96	; 0x60
 8005bda:	627b      	str	r3, [r7, #36]	; 0x24
  sConfigOC.Pulse = 0;
 8005bdc:	2300      	movs	r3, #0
 8005bde:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8005be0:	2300      	movs	r3, #0
 8005be2:	62fb      	str	r3, [r7, #44]	; 0x2c
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8005be4:	2300      	movs	r3, #0
 8005be6:	633b      	str	r3, [r7, #48]	; 0x30
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8005be8:	2300      	movs	r3, #0
 8005bea:	637b      	str	r3, [r7, #52]	; 0x34
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8005bec:	2300      	movs	r3, #0
 8005bee:	63bb      	str	r3, [r7, #56]	; 0x38
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8005bf0:	2300      	movs	r3, #0
 8005bf2:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8005bf4:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8005bf8:	2200      	movs	r2, #0
 8005bfa:	4619      	mov	r1, r3
 8005bfc:	4825      	ldr	r0, [pc, #148]	; (8005c94 <MX_TIM1_Init+0x180>)
 8005bfe:	f7fc faaf 	bl	8002160 <HAL_TIM_PWM_ConfigChannel>
 8005c02:	4603      	mov	r3, r0
 8005c04:	2b00      	cmp	r3, #0
 8005c06:	d001      	beq.n	8005c0c <MX_TIM1_Init+0xf8>
  {
    Error_Handler();
 8005c08:	f7ff feb6 	bl	8005978 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8005c0c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8005c10:	2204      	movs	r2, #4
 8005c12:	4619      	mov	r1, r3
 8005c14:	481f      	ldr	r0, [pc, #124]	; (8005c94 <MX_TIM1_Init+0x180>)
 8005c16:	f7fc faa3 	bl	8002160 <HAL_TIM_PWM_ConfigChannel>
 8005c1a:	4603      	mov	r3, r0
 8005c1c:	2b00      	cmp	r3, #0
 8005c1e:	d001      	beq.n	8005c24 <MX_TIM1_Init+0x110>
  {
    Error_Handler();
 8005c20:	f7ff feaa 	bl	8005978 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8005c24:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8005c28:	2208      	movs	r2, #8
 8005c2a:	4619      	mov	r1, r3
 8005c2c:	4819      	ldr	r0, [pc, #100]	; (8005c94 <MX_TIM1_Init+0x180>)
 8005c2e:	f7fc fa97 	bl	8002160 <HAL_TIM_PWM_ConfigChannel>
 8005c32:	4603      	mov	r3, r0
 8005c34:	2b00      	cmp	r3, #0
 8005c36:	d001      	beq.n	8005c3c <MX_TIM1_Init+0x128>
  {
    Error_Handler();
 8005c38:	f7ff fe9e 	bl	8005978 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8005c3c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8005c40:	220c      	movs	r2, #12
 8005c42:	4619      	mov	r1, r3
 8005c44:	4813      	ldr	r0, [pc, #76]	; (8005c94 <MX_TIM1_Init+0x180>)
 8005c46:	f7fc fa8b 	bl	8002160 <HAL_TIM_PWM_ConfigChannel>
 8005c4a:	4603      	mov	r3, r0
 8005c4c:	2b00      	cmp	r3, #0
 8005c4e:	d001      	beq.n	8005c54 <MX_TIM1_Init+0x140>
  {
    Error_Handler();
 8005c50:	f7ff fe92 	bl	8005978 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8005c54:	2300      	movs	r3, #0
 8005c56:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8005c58:	2300      	movs	r3, #0
 8005c5a:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8005c5c:	2300      	movs	r3, #0
 8005c5e:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 8005c60:	2300      	movs	r3, #0
 8005c62:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8005c64:	2300      	movs	r3, #0
 8005c66:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8005c68:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8005c6c:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8005c6e:	2300      	movs	r3, #0
 8005c70:	623b      	str	r3, [r7, #32]
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8005c72:	1d3b      	adds	r3, r7, #4
 8005c74:	4619      	mov	r1, r3
 8005c76:	4807      	ldr	r0, [pc, #28]	; (8005c94 <MX_TIM1_Init+0x180>)
 8005c78:	f7fc fed8 	bl	8002a2c <HAL_TIMEx_ConfigBreakDeadTime>
 8005c7c:	4603      	mov	r3, r0
 8005c7e:	2b00      	cmp	r3, #0
 8005c80:	d001      	beq.n	8005c86 <MX_TIM1_Init+0x172>
  {
    Error_Handler();
 8005c82:	f7ff fe79 	bl	8005978 <Error_Handler>
  }
  HAL_TIM_MspPostInit(&htim1);
 8005c86:	4803      	ldr	r0, [pc, #12]	; (8005c94 <MX_TIM1_Init+0x180>)
 8005c88:	f000 f96e 	bl	8005f68 <HAL_TIM_MspPostInit>

}
 8005c8c:	bf00      	nop
 8005c8e:	3758      	adds	r7, #88	; 0x58
 8005c90:	46bd      	mov	sp, r7
 8005c92:	bd80      	pop	{r7, pc}
 8005c94:	200019d0 	.word	0x200019d0
 8005c98:	40012c00 	.word	0x40012c00

08005c9c <MX_TIM2_Init>:
/* TIM2 init function */
void MX_TIM2_Init(void)
{
 8005c9c:	b580      	push	{r7, lr}
 8005c9e:	b08e      	sub	sp, #56	; 0x38
 8005ca0:	af00      	add	r7, sp, #0
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8005ca2:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8005ca6:	2200      	movs	r2, #0
 8005ca8:	601a      	str	r2, [r3, #0]
 8005caa:	605a      	str	r2, [r3, #4]
 8005cac:	609a      	str	r2, [r3, #8]
 8005cae:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8005cb0:	f107 0320 	add.w	r3, r7, #32
 8005cb4:	2200      	movs	r2, #0
 8005cb6:	601a      	str	r2, [r3, #0]
 8005cb8:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8005cba:	1d3b      	adds	r3, r7, #4
 8005cbc:	2200      	movs	r2, #0
 8005cbe:	601a      	str	r2, [r3, #0]
 8005cc0:	605a      	str	r2, [r3, #4]
 8005cc2:	609a      	str	r2, [r3, #8]
 8005cc4:	60da      	str	r2, [r3, #12]
 8005cc6:	611a      	str	r2, [r3, #16]
 8005cc8:	615a      	str	r2, [r3, #20]
 8005cca:	619a      	str	r2, [r3, #24]

  htim2.Instance = TIM2;
 8005ccc:	4b3d      	ldr	r3, [pc, #244]	; (8005dc4 <MX_TIM2_Init+0x128>)
 8005cce:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8005cd2:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 300;
 8005cd4:	4b3b      	ldr	r3, [pc, #236]	; (8005dc4 <MX_TIM2_Init+0x128>)
 8005cd6:	f44f 7296 	mov.w	r2, #300	; 0x12c
 8005cda:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8005cdc:	4b39      	ldr	r3, [pc, #228]	; (8005dc4 <MX_TIM2_Init+0x128>)
 8005cde:	2200      	movs	r2, #0
 8005ce0:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 255;
 8005ce2:	4b38      	ldr	r3, [pc, #224]	; (8005dc4 <MX_TIM2_Init+0x128>)
 8005ce4:	22ff      	movs	r2, #255	; 0xff
 8005ce6:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8005ce8:	4b36      	ldr	r3, [pc, #216]	; (8005dc4 <MX_TIM2_Init+0x128>)
 8005cea:	2200      	movs	r2, #0
 8005cec:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8005cee:	4b35      	ldr	r3, [pc, #212]	; (8005dc4 <MX_TIM2_Init+0x128>)
 8005cf0:	2200      	movs	r2, #0
 8005cf2:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8005cf4:	4833      	ldr	r0, [pc, #204]	; (8005dc4 <MX_TIM2_Init+0x128>)
 8005cf6:	f7fc f955 	bl	8001fa4 <HAL_TIM_Base_Init>
 8005cfa:	4603      	mov	r3, r0
 8005cfc:	2b00      	cmp	r3, #0
 8005cfe:	d001      	beq.n	8005d04 <MX_TIM2_Init+0x68>
  {
    Error_Handler();
 8005d00:	f7ff fe3a 	bl	8005978 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8005d04:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8005d08:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8005d0a:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8005d0e:	4619      	mov	r1, r3
 8005d10:	482c      	ldr	r0, [pc, #176]	; (8005dc4 <MX_TIM2_Init+0x128>)
 8005d12:	f7fc faeb 	bl	80022ec <HAL_TIM_ConfigClockSource>
 8005d16:	4603      	mov	r3, r0
 8005d18:	2b00      	cmp	r3, #0
 8005d1a:	d001      	beq.n	8005d20 <MX_TIM2_Init+0x84>
  {
    Error_Handler();
 8005d1c:	f7ff fe2c 	bl	8005978 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 8005d20:	4828      	ldr	r0, [pc, #160]	; (8005dc4 <MX_TIM2_Init+0x128>)
 8005d22:	f7fc f96a 	bl	8001ffa <HAL_TIM_PWM_Init>
 8005d26:	4603      	mov	r3, r0
 8005d28:	2b00      	cmp	r3, #0
 8005d2a:	d001      	beq.n	8005d30 <MX_TIM2_Init+0x94>
  {
    Error_Handler();
 8005d2c:	f7ff fe24 	bl	8005978 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8005d30:	2300      	movs	r3, #0
 8005d32:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8005d34:	2300      	movs	r3, #0
 8005d36:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8005d38:	f107 0320 	add.w	r3, r7, #32
 8005d3c:	4619      	mov	r1, r3
 8005d3e:	4821      	ldr	r0, [pc, #132]	; (8005dc4 <MX_TIM2_Init+0x128>)
 8005d40:	f7fc fe30 	bl	80029a4 <HAL_TIMEx_MasterConfigSynchronization>
 8005d44:	4603      	mov	r3, r0
 8005d46:	2b00      	cmp	r3, #0
 8005d48:	d001      	beq.n	8005d4e <MX_TIM2_Init+0xb2>
  {
    Error_Handler();
 8005d4a:	f7ff fe15 	bl	8005978 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8005d4e:	2360      	movs	r3, #96	; 0x60
 8005d50:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8005d52:	2300      	movs	r3, #0
 8005d54:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8005d56:	2300      	movs	r3, #0
 8005d58:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8005d5a:	2300      	movs	r3, #0
 8005d5c:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8005d5e:	1d3b      	adds	r3, r7, #4
 8005d60:	2200      	movs	r2, #0
 8005d62:	4619      	mov	r1, r3
 8005d64:	4817      	ldr	r0, [pc, #92]	; (8005dc4 <MX_TIM2_Init+0x128>)
 8005d66:	f7fc f9fb 	bl	8002160 <HAL_TIM_PWM_ConfigChannel>
 8005d6a:	4603      	mov	r3, r0
 8005d6c:	2b00      	cmp	r3, #0
 8005d6e:	d001      	beq.n	8005d74 <MX_TIM2_Init+0xd8>
  {
    Error_Handler();
 8005d70:	f7ff fe02 	bl	8005978 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8005d74:	1d3b      	adds	r3, r7, #4
 8005d76:	2204      	movs	r2, #4
 8005d78:	4619      	mov	r1, r3
 8005d7a:	4812      	ldr	r0, [pc, #72]	; (8005dc4 <MX_TIM2_Init+0x128>)
 8005d7c:	f7fc f9f0 	bl	8002160 <HAL_TIM_PWM_ConfigChannel>
 8005d80:	4603      	mov	r3, r0
 8005d82:	2b00      	cmp	r3, #0
 8005d84:	d001      	beq.n	8005d8a <MX_TIM2_Init+0xee>
  {
    Error_Handler();
 8005d86:	f7ff fdf7 	bl	8005978 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8005d8a:	1d3b      	adds	r3, r7, #4
 8005d8c:	2208      	movs	r2, #8
 8005d8e:	4619      	mov	r1, r3
 8005d90:	480c      	ldr	r0, [pc, #48]	; (8005dc4 <MX_TIM2_Init+0x128>)
 8005d92:	f7fc f9e5 	bl	8002160 <HAL_TIM_PWM_ConfigChannel>
 8005d96:	4603      	mov	r3, r0
 8005d98:	2b00      	cmp	r3, #0
 8005d9a:	d001      	beq.n	8005da0 <MX_TIM2_Init+0x104>
  {
    Error_Handler();
 8005d9c:	f7ff fdec 	bl	8005978 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8005da0:	1d3b      	adds	r3, r7, #4
 8005da2:	220c      	movs	r2, #12
 8005da4:	4619      	mov	r1, r3
 8005da6:	4807      	ldr	r0, [pc, #28]	; (8005dc4 <MX_TIM2_Init+0x128>)
 8005da8:	f7fc f9da 	bl	8002160 <HAL_TIM_PWM_ConfigChannel>
 8005dac:	4603      	mov	r3, r0
 8005dae:	2b00      	cmp	r3, #0
 8005db0:	d001      	beq.n	8005db6 <MX_TIM2_Init+0x11a>
  {
    Error_Handler();
 8005db2:	f7ff fde1 	bl	8005978 <Error_Handler>
  }
  HAL_TIM_MspPostInit(&htim2);
 8005db6:	4803      	ldr	r0, [pc, #12]	; (8005dc4 <MX_TIM2_Init+0x128>)
 8005db8:	f000 f8d6 	bl	8005f68 <HAL_TIM_MspPostInit>

}
 8005dbc:	bf00      	nop
 8005dbe:	3738      	adds	r7, #56	; 0x38
 8005dc0:	46bd      	mov	sp, r7
 8005dc2:	bd80      	pop	{r7, pc}
 8005dc4:	20001a10 	.word	0x20001a10

08005dc8 <MX_TIM3_Init>:
/* TIM3 init function */
void MX_TIM3_Init(void)
{
 8005dc8:	b580      	push	{r7, lr}
 8005dca:	b08e      	sub	sp, #56	; 0x38
 8005dcc:	af00      	add	r7, sp, #0
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8005dce:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8005dd2:	2200      	movs	r2, #0
 8005dd4:	601a      	str	r2, [r3, #0]
 8005dd6:	605a      	str	r2, [r3, #4]
 8005dd8:	609a      	str	r2, [r3, #8]
 8005dda:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8005ddc:	f107 0320 	add.w	r3, r7, #32
 8005de0:	2200      	movs	r2, #0
 8005de2:	601a      	str	r2, [r3, #0]
 8005de4:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8005de6:	1d3b      	adds	r3, r7, #4
 8005de8:	2200      	movs	r2, #0
 8005dea:	601a      	str	r2, [r3, #0]
 8005dec:	605a      	str	r2, [r3, #4]
 8005dee:	609a      	str	r2, [r3, #8]
 8005df0:	60da      	str	r2, [r3, #12]
 8005df2:	611a      	str	r2, [r3, #16]
 8005df4:	615a      	str	r2, [r3, #20]
 8005df6:	619a      	str	r2, [r3, #24]

  htim3.Instance = TIM3;
 8005df8:	4b37      	ldr	r3, [pc, #220]	; (8005ed8 <MX_TIM3_Init+0x110>)
 8005dfa:	4a38      	ldr	r2, [pc, #224]	; (8005edc <MX_TIM3_Init+0x114>)
 8005dfc:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 300;
 8005dfe:	4b36      	ldr	r3, [pc, #216]	; (8005ed8 <MX_TIM3_Init+0x110>)
 8005e00:	f44f 7296 	mov.w	r2, #300	; 0x12c
 8005e04:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8005e06:	4b34      	ldr	r3, [pc, #208]	; (8005ed8 <MX_TIM3_Init+0x110>)
 8005e08:	2200      	movs	r2, #0
 8005e0a:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 255;
 8005e0c:	4b32      	ldr	r3, [pc, #200]	; (8005ed8 <MX_TIM3_Init+0x110>)
 8005e0e:	22ff      	movs	r2, #255	; 0xff
 8005e10:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8005e12:	4b31      	ldr	r3, [pc, #196]	; (8005ed8 <MX_TIM3_Init+0x110>)
 8005e14:	2200      	movs	r2, #0
 8005e16:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8005e18:	4b2f      	ldr	r3, [pc, #188]	; (8005ed8 <MX_TIM3_Init+0x110>)
 8005e1a:	2200      	movs	r2, #0
 8005e1c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8005e1e:	482e      	ldr	r0, [pc, #184]	; (8005ed8 <MX_TIM3_Init+0x110>)
 8005e20:	f7fc f8c0 	bl	8001fa4 <HAL_TIM_Base_Init>
 8005e24:	4603      	mov	r3, r0
 8005e26:	2b00      	cmp	r3, #0
 8005e28:	d001      	beq.n	8005e2e <MX_TIM3_Init+0x66>
  {
    Error_Handler();
 8005e2a:	f7ff fda5 	bl	8005978 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8005e2e:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8005e32:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8005e34:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8005e38:	4619      	mov	r1, r3
 8005e3a:	4827      	ldr	r0, [pc, #156]	; (8005ed8 <MX_TIM3_Init+0x110>)
 8005e3c:	f7fc fa56 	bl	80022ec <HAL_TIM_ConfigClockSource>
 8005e40:	4603      	mov	r3, r0
 8005e42:	2b00      	cmp	r3, #0
 8005e44:	d001      	beq.n	8005e4a <MX_TIM3_Init+0x82>
  {
    Error_Handler();
 8005e46:	f7ff fd97 	bl	8005978 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 8005e4a:	4823      	ldr	r0, [pc, #140]	; (8005ed8 <MX_TIM3_Init+0x110>)
 8005e4c:	f7fc f8d5 	bl	8001ffa <HAL_TIM_PWM_Init>
 8005e50:	4603      	mov	r3, r0
 8005e52:	2b00      	cmp	r3, #0
 8005e54:	d001      	beq.n	8005e5a <MX_TIM3_Init+0x92>
  {
    Error_Handler();
 8005e56:	f7ff fd8f 	bl	8005978 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8005e5a:	2300      	movs	r3, #0
 8005e5c:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8005e5e:	2300      	movs	r3, #0
 8005e60:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8005e62:	f107 0320 	add.w	r3, r7, #32
 8005e66:	4619      	mov	r1, r3
 8005e68:	481b      	ldr	r0, [pc, #108]	; (8005ed8 <MX_TIM3_Init+0x110>)
 8005e6a:	f7fc fd9b 	bl	80029a4 <HAL_TIMEx_MasterConfigSynchronization>
 8005e6e:	4603      	mov	r3, r0
 8005e70:	2b00      	cmp	r3, #0
 8005e72:	d001      	beq.n	8005e78 <MX_TIM3_Init+0xb0>
  {
    Error_Handler();
 8005e74:	f7ff fd80 	bl	8005978 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8005e78:	2360      	movs	r3, #96	; 0x60
 8005e7a:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8005e7c:	2300      	movs	r3, #0
 8005e7e:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8005e80:	2300      	movs	r3, #0
 8005e82:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8005e84:	2300      	movs	r3, #0
 8005e86:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8005e88:	1d3b      	adds	r3, r7, #4
 8005e8a:	2200      	movs	r2, #0
 8005e8c:	4619      	mov	r1, r3
 8005e8e:	4812      	ldr	r0, [pc, #72]	; (8005ed8 <MX_TIM3_Init+0x110>)
 8005e90:	f7fc f966 	bl	8002160 <HAL_TIM_PWM_ConfigChannel>
 8005e94:	4603      	mov	r3, r0
 8005e96:	2b00      	cmp	r3, #0
 8005e98:	d001      	beq.n	8005e9e <MX_TIM3_Init+0xd6>
  {
    Error_Handler();
 8005e9a:	f7ff fd6d 	bl	8005978 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8005e9e:	1d3b      	adds	r3, r7, #4
 8005ea0:	2204      	movs	r2, #4
 8005ea2:	4619      	mov	r1, r3
 8005ea4:	480c      	ldr	r0, [pc, #48]	; (8005ed8 <MX_TIM3_Init+0x110>)
 8005ea6:	f7fc f95b 	bl	8002160 <HAL_TIM_PWM_ConfigChannel>
 8005eaa:	4603      	mov	r3, r0
 8005eac:	2b00      	cmp	r3, #0
 8005eae:	d001      	beq.n	8005eb4 <MX_TIM3_Init+0xec>
  {
    Error_Handler();
 8005eb0:	f7ff fd62 	bl	8005978 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8005eb4:	1d3b      	adds	r3, r7, #4
 8005eb6:	2208      	movs	r2, #8
 8005eb8:	4619      	mov	r1, r3
 8005eba:	4807      	ldr	r0, [pc, #28]	; (8005ed8 <MX_TIM3_Init+0x110>)
 8005ebc:	f7fc f950 	bl	8002160 <HAL_TIM_PWM_ConfigChannel>
 8005ec0:	4603      	mov	r3, r0
 8005ec2:	2b00      	cmp	r3, #0
 8005ec4:	d001      	beq.n	8005eca <MX_TIM3_Init+0x102>
  {
    Error_Handler();
 8005ec6:	f7ff fd57 	bl	8005978 <Error_Handler>
  }
  HAL_TIM_MspPostInit(&htim3);
 8005eca:	4803      	ldr	r0, [pc, #12]	; (8005ed8 <MX_TIM3_Init+0x110>)
 8005ecc:	f000 f84c 	bl	8005f68 <HAL_TIM_MspPostInit>

}
 8005ed0:	bf00      	nop
 8005ed2:	3738      	adds	r7, #56	; 0x38
 8005ed4:	46bd      	mov	sp, r7
 8005ed6:	bd80      	pop	{r7, pc}
 8005ed8:	20001990 	.word	0x20001990
 8005edc:	40000400 	.word	0x40000400

08005ee0 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8005ee0:	b480      	push	{r7}
 8005ee2:	b087      	sub	sp, #28
 8005ee4:	af00      	add	r7, sp, #0
 8005ee6:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM1)
 8005ee8:	687b      	ldr	r3, [r7, #4]
 8005eea:	681b      	ldr	r3, [r3, #0]
 8005eec:	4a1b      	ldr	r2, [pc, #108]	; (8005f5c <HAL_TIM_Base_MspInit+0x7c>)
 8005eee:	4293      	cmp	r3, r2
 8005ef0:	d10c      	bne.n	8005f0c <HAL_TIM_Base_MspInit+0x2c>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* TIM1 clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8005ef2:	4b1b      	ldr	r3, [pc, #108]	; (8005f60 <HAL_TIM_Base_MspInit+0x80>)
 8005ef4:	699b      	ldr	r3, [r3, #24]
 8005ef6:	4a1a      	ldr	r2, [pc, #104]	; (8005f60 <HAL_TIM_Base_MspInit+0x80>)
 8005ef8:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8005efc:	6193      	str	r3, [r2, #24]
 8005efe:	4b18      	ldr	r3, [pc, #96]	; (8005f60 <HAL_TIM_Base_MspInit+0x80>)
 8005f00:	699b      	ldr	r3, [r3, #24]
 8005f02:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8005f06:	617b      	str	r3, [r7, #20]
 8005f08:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_TIM3_CLK_ENABLE();
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }
}
 8005f0a:	e022      	b.n	8005f52 <HAL_TIM_Base_MspInit+0x72>
  else if(tim_baseHandle->Instance==TIM2)
 8005f0c:	687b      	ldr	r3, [r7, #4]
 8005f0e:	681b      	ldr	r3, [r3, #0]
 8005f10:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005f14:	d10c      	bne.n	8005f30 <HAL_TIM_Base_MspInit+0x50>
    __HAL_RCC_TIM2_CLK_ENABLE();
 8005f16:	4b12      	ldr	r3, [pc, #72]	; (8005f60 <HAL_TIM_Base_MspInit+0x80>)
 8005f18:	69db      	ldr	r3, [r3, #28]
 8005f1a:	4a11      	ldr	r2, [pc, #68]	; (8005f60 <HAL_TIM_Base_MspInit+0x80>)
 8005f1c:	f043 0301 	orr.w	r3, r3, #1
 8005f20:	61d3      	str	r3, [r2, #28]
 8005f22:	4b0f      	ldr	r3, [pc, #60]	; (8005f60 <HAL_TIM_Base_MspInit+0x80>)
 8005f24:	69db      	ldr	r3, [r3, #28]
 8005f26:	f003 0301 	and.w	r3, r3, #1
 8005f2a:	613b      	str	r3, [r7, #16]
 8005f2c:	693b      	ldr	r3, [r7, #16]
}
 8005f2e:	e010      	b.n	8005f52 <HAL_TIM_Base_MspInit+0x72>
  else if(tim_baseHandle->Instance==TIM3)
 8005f30:	687b      	ldr	r3, [r7, #4]
 8005f32:	681b      	ldr	r3, [r3, #0]
 8005f34:	4a0b      	ldr	r2, [pc, #44]	; (8005f64 <HAL_TIM_Base_MspInit+0x84>)
 8005f36:	4293      	cmp	r3, r2
 8005f38:	d10b      	bne.n	8005f52 <HAL_TIM_Base_MspInit+0x72>
    __HAL_RCC_TIM3_CLK_ENABLE();
 8005f3a:	4b09      	ldr	r3, [pc, #36]	; (8005f60 <HAL_TIM_Base_MspInit+0x80>)
 8005f3c:	69db      	ldr	r3, [r3, #28]
 8005f3e:	4a08      	ldr	r2, [pc, #32]	; (8005f60 <HAL_TIM_Base_MspInit+0x80>)
 8005f40:	f043 0302 	orr.w	r3, r3, #2
 8005f44:	61d3      	str	r3, [r2, #28]
 8005f46:	4b06      	ldr	r3, [pc, #24]	; (8005f60 <HAL_TIM_Base_MspInit+0x80>)
 8005f48:	69db      	ldr	r3, [r3, #28]
 8005f4a:	f003 0302 	and.w	r3, r3, #2
 8005f4e:	60fb      	str	r3, [r7, #12]
 8005f50:	68fb      	ldr	r3, [r7, #12]
}
 8005f52:	bf00      	nop
 8005f54:	371c      	adds	r7, #28
 8005f56:	46bd      	mov	sp, r7
 8005f58:	bc80      	pop	{r7}
 8005f5a:	4770      	bx	lr
 8005f5c:	40012c00 	.word	0x40012c00
 8005f60:	40021000 	.word	0x40021000
 8005f64:	40000400 	.word	0x40000400

08005f68 <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 8005f68:	b580      	push	{r7, lr}
 8005f6a:	b08c      	sub	sp, #48	; 0x30
 8005f6c:	af00      	add	r7, sp, #0
 8005f6e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8005f70:	f107 0318 	add.w	r3, r7, #24
 8005f74:	2200      	movs	r2, #0
 8005f76:	601a      	str	r2, [r3, #0]
 8005f78:	605a      	str	r2, [r3, #4]
 8005f7a:	609a      	str	r2, [r3, #8]
 8005f7c:	60da      	str	r2, [r3, #12]
  if(timHandle->Instance==TIM1)
 8005f7e:	687b      	ldr	r3, [r7, #4]
 8005f80:	681b      	ldr	r3, [r3, #0]
 8005f82:	4a4c      	ldr	r2, [pc, #304]	; (80060b4 <HAL_TIM_MspPostInit+0x14c>)
 8005f84:	4293      	cmp	r3, r2
 8005f86:	d119      	bne.n	8005fbc <HAL_TIM_MspPostInit+0x54>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8005f88:	4b4b      	ldr	r3, [pc, #300]	; (80060b8 <HAL_TIM_MspPostInit+0x150>)
 8005f8a:	699b      	ldr	r3, [r3, #24]
 8005f8c:	4a4a      	ldr	r2, [pc, #296]	; (80060b8 <HAL_TIM_MspPostInit+0x150>)
 8005f8e:	f043 0304 	orr.w	r3, r3, #4
 8005f92:	6193      	str	r3, [r2, #24]
 8005f94:	4b48      	ldr	r3, [pc, #288]	; (80060b8 <HAL_TIM_MspPostInit+0x150>)
 8005f96:	699b      	ldr	r3, [r3, #24]
 8005f98:	f003 0304 	and.w	r3, r3, #4
 8005f9c:	617b      	str	r3, [r7, #20]
 8005f9e:	697b      	ldr	r3, [r7, #20]
    PA8     ------> TIM1_CH1
    PA9     ------> TIM1_CH2
    PA10     ------> TIM1_CH3
    PA11     ------> TIM1_CH4 
    */
    GPIO_InitStruct.Pin = PWM4_Pin|PWM3_Pin|PWM2_Pin|PWM1_Pin;
 8005fa0:	f44f 6370 	mov.w	r3, #3840	; 0xf00
 8005fa4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005fa6:	2302      	movs	r3, #2
 8005fa8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8005faa:	2302      	movs	r3, #2
 8005fac:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8005fae:	f107 0318 	add.w	r3, r7, #24
 8005fb2:	4619      	mov	r1, r3
 8005fb4:	4841      	ldr	r0, [pc, #260]	; (80060bc <HAL_TIM_MspPostInit+0x154>)
 8005fb6:	f7fb f999 	bl	80012ec <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM3_MspPostInit 1 */

  /* USER CODE END TIM3_MspPostInit 1 */
  }

}
 8005fba:	e077      	b.n	80060ac <HAL_TIM_MspPostInit+0x144>
  else if(timHandle->Instance==TIM2)
 8005fbc:	687b      	ldr	r3, [r7, #4]
 8005fbe:	681b      	ldr	r3, [r3, #0]
 8005fc0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005fc4:	d143      	bne.n	800604e <HAL_TIM_MspPostInit+0xe6>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8005fc6:	4b3c      	ldr	r3, [pc, #240]	; (80060b8 <HAL_TIM_MspPostInit+0x150>)
 8005fc8:	699b      	ldr	r3, [r3, #24]
 8005fca:	4a3b      	ldr	r2, [pc, #236]	; (80060b8 <HAL_TIM_MspPostInit+0x150>)
 8005fcc:	f043 0304 	orr.w	r3, r3, #4
 8005fd0:	6193      	str	r3, [r2, #24]
 8005fd2:	4b39      	ldr	r3, [pc, #228]	; (80060b8 <HAL_TIM_MspPostInit+0x150>)
 8005fd4:	699b      	ldr	r3, [r3, #24]
 8005fd6:	f003 0304 	and.w	r3, r3, #4
 8005fda:	613b      	str	r3, [r7, #16]
 8005fdc:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8005fde:	4b36      	ldr	r3, [pc, #216]	; (80060b8 <HAL_TIM_MspPostInit+0x150>)
 8005fe0:	699b      	ldr	r3, [r3, #24]
 8005fe2:	4a35      	ldr	r2, [pc, #212]	; (80060b8 <HAL_TIM_MspPostInit+0x150>)
 8005fe4:	f043 0308 	orr.w	r3, r3, #8
 8005fe8:	6193      	str	r3, [r2, #24]
 8005fea:	4b33      	ldr	r3, [pc, #204]	; (80060b8 <HAL_TIM_MspPostInit+0x150>)
 8005fec:	699b      	ldr	r3, [r3, #24]
 8005fee:	f003 0308 	and.w	r3, r3, #8
 8005ff2:	60fb      	str	r3, [r7, #12]
 8005ff4:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = PWM5_Pin|PWM6_Pin;
 8005ff6:	2303      	movs	r3, #3
 8005ff8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005ffa:	2302      	movs	r3, #2
 8005ffc:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8005ffe:	2302      	movs	r3, #2
 8006000:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8006002:	f107 0318 	add.w	r3, r7, #24
 8006006:	4619      	mov	r1, r3
 8006008:	482c      	ldr	r0, [pc, #176]	; (80060bc <HAL_TIM_MspPostInit+0x154>)
 800600a:	f7fb f96f 	bl	80012ec <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = PWM7_Pin|PWM8_Pin;
 800600e:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 8006012:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8006014:	2302      	movs	r3, #2
 8006016:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8006018:	2302      	movs	r3, #2
 800601a:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800601c:	f107 0318 	add.w	r3, r7, #24
 8006020:	4619      	mov	r1, r3
 8006022:	4827      	ldr	r0, [pc, #156]	; (80060c0 <HAL_TIM_MspPostInit+0x158>)
 8006024:	f7fb f962 	bl	80012ec <HAL_GPIO_Init>
    __HAL_AFIO_REMAP_TIM2_PARTIAL_2();
 8006028:	4b26      	ldr	r3, [pc, #152]	; (80060c4 <HAL_TIM_MspPostInit+0x15c>)
 800602a:	685b      	ldr	r3, [r3, #4]
 800602c:	62bb      	str	r3, [r7, #40]	; 0x28
 800602e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006030:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8006034:	62bb      	str	r3, [r7, #40]	; 0x28
 8006036:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006038:	f043 63e0 	orr.w	r3, r3, #117440512	; 0x7000000
 800603c:	62bb      	str	r3, [r7, #40]	; 0x28
 800603e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006040:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8006044:	62bb      	str	r3, [r7, #40]	; 0x28
 8006046:	4a1f      	ldr	r2, [pc, #124]	; (80060c4 <HAL_TIM_MspPostInit+0x15c>)
 8006048:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800604a:	6053      	str	r3, [r2, #4]
}
 800604c:	e02e      	b.n	80060ac <HAL_TIM_MspPostInit+0x144>
  else if(timHandle->Instance==TIM3)
 800604e:	687b      	ldr	r3, [r7, #4]
 8006050:	681b      	ldr	r3, [r3, #0]
 8006052:	4a1d      	ldr	r2, [pc, #116]	; (80060c8 <HAL_TIM_MspPostInit+0x160>)
 8006054:	4293      	cmp	r3, r2
 8006056:	d129      	bne.n	80060ac <HAL_TIM_MspPostInit+0x144>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8006058:	4b17      	ldr	r3, [pc, #92]	; (80060b8 <HAL_TIM_MspPostInit+0x150>)
 800605a:	699b      	ldr	r3, [r3, #24]
 800605c:	4a16      	ldr	r2, [pc, #88]	; (80060b8 <HAL_TIM_MspPostInit+0x150>)
 800605e:	f043 0308 	orr.w	r3, r3, #8
 8006062:	6193      	str	r3, [r2, #24]
 8006064:	4b14      	ldr	r3, [pc, #80]	; (80060b8 <HAL_TIM_MspPostInit+0x150>)
 8006066:	699b      	ldr	r3, [r3, #24]
 8006068:	f003 0308 	and.w	r3, r3, #8
 800606c:	60bb      	str	r3, [r7, #8]
 800606e:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_0|PWM9_Pin|PWM10_Pin;
 8006070:	2331      	movs	r3, #49	; 0x31
 8006072:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8006074:	2302      	movs	r3, #2
 8006076:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8006078:	2302      	movs	r3, #2
 800607a:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800607c:	f107 0318 	add.w	r3, r7, #24
 8006080:	4619      	mov	r1, r3
 8006082:	480f      	ldr	r0, [pc, #60]	; (80060c0 <HAL_TIM_MspPostInit+0x158>)
 8006084:	f7fb f932 	bl	80012ec <HAL_GPIO_Init>
    __HAL_AFIO_REMAP_TIM3_PARTIAL();
 8006088:	4b0e      	ldr	r3, [pc, #56]	; (80060c4 <HAL_TIM_MspPostInit+0x15c>)
 800608a:	685b      	ldr	r3, [r3, #4]
 800608c:	62fb      	str	r3, [r7, #44]	; 0x2c
 800608e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006090:	f423 6340 	bic.w	r3, r3, #3072	; 0xc00
 8006094:	62fb      	str	r3, [r7, #44]	; 0x2c
 8006096:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006098:	f043 63e0 	orr.w	r3, r3, #117440512	; 0x7000000
 800609c:	62fb      	str	r3, [r7, #44]	; 0x2c
 800609e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80060a0:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 80060a4:	62fb      	str	r3, [r7, #44]	; 0x2c
 80060a6:	4a07      	ldr	r2, [pc, #28]	; (80060c4 <HAL_TIM_MspPostInit+0x15c>)
 80060a8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80060aa:	6053      	str	r3, [r2, #4]
}
 80060ac:	bf00      	nop
 80060ae:	3730      	adds	r7, #48	; 0x30
 80060b0:	46bd      	mov	sp, r7
 80060b2:	bd80      	pop	{r7, pc}
 80060b4:	40012c00 	.word	0x40012c00
 80060b8:	40021000 	.word	0x40021000
 80060bc:	40010800 	.word	0x40010800
 80060c0:	40010c00 	.word	0x40010c00
 80060c4:	40010000 	.word	0x40010000
 80060c8:	40000400 	.word	0x40000400

080060cc <MX_USART1_UART_Init>:
UART_HandleTypeDef huart2;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 80060cc:	b580      	push	{r7, lr}
 80060ce:	af00      	add	r7, sp, #0

  huart1.Instance = USART1;
 80060d0:	4b11      	ldr	r3, [pc, #68]	; (8006118 <MX_USART1_UART_Init+0x4c>)
 80060d2:	4a12      	ldr	r2, [pc, #72]	; (800611c <MX_USART1_UART_Init+0x50>)
 80060d4:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 80060d6:	4b10      	ldr	r3, [pc, #64]	; (8006118 <MX_USART1_UART_Init+0x4c>)
 80060d8:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80060dc:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 80060de:	4b0e      	ldr	r3, [pc, #56]	; (8006118 <MX_USART1_UART_Init+0x4c>)
 80060e0:	2200      	movs	r2, #0
 80060e2:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 80060e4:	4b0c      	ldr	r3, [pc, #48]	; (8006118 <MX_USART1_UART_Init+0x4c>)
 80060e6:	2200      	movs	r2, #0
 80060e8:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 80060ea:	4b0b      	ldr	r3, [pc, #44]	; (8006118 <MX_USART1_UART_Init+0x4c>)
 80060ec:	2200      	movs	r2, #0
 80060ee:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 80060f0:	4b09      	ldr	r3, [pc, #36]	; (8006118 <MX_USART1_UART_Init+0x4c>)
 80060f2:	220c      	movs	r2, #12
 80060f4:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80060f6:	4b08      	ldr	r3, [pc, #32]	; (8006118 <MX_USART1_UART_Init+0x4c>)
 80060f8:	2200      	movs	r2, #0
 80060fa:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 80060fc:	4b06      	ldr	r3, [pc, #24]	; (8006118 <MX_USART1_UART_Init+0x4c>)
 80060fe:	2200      	movs	r2, #0
 8006100:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8006102:	4805      	ldr	r0, [pc, #20]	; (8006118 <MX_USART1_UART_Init+0x4c>)
 8006104:	f7fc fce3 	bl	8002ace <HAL_UART_Init>
 8006108:	4603      	mov	r3, r0
 800610a:	2b00      	cmp	r3, #0
 800610c:	d001      	beq.n	8006112 <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 800610e:	f7ff fc33 	bl	8005978 <Error_Handler>
  }

}
 8006112:	bf00      	nop
 8006114:	bd80      	pop	{r7, pc}
 8006116:	bf00      	nop
 8006118:	20001a50 	.word	0x20001a50
 800611c:	40013800 	.word	0x40013800

08006120 <MX_USART2_UART_Init>:
/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 8006120:	b580      	push	{r7, lr}
 8006122:	af00      	add	r7, sp, #0

  huart2.Instance = USART2;
 8006124:	4b11      	ldr	r3, [pc, #68]	; (800616c <MX_USART2_UART_Init+0x4c>)
 8006126:	4a12      	ldr	r2, [pc, #72]	; (8006170 <MX_USART2_UART_Init+0x50>)
 8006128:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 250000;
 800612a:	4b10      	ldr	r3, [pc, #64]	; (800616c <MX_USART2_UART_Init+0x4c>)
 800612c:	4a11      	ldr	r2, [pc, #68]	; (8006174 <MX_USART2_UART_Init+0x54>)
 800612e:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8006130:	4b0e      	ldr	r3, [pc, #56]	; (800616c <MX_USART2_UART_Init+0x4c>)
 8006132:	2200      	movs	r2, #0
 8006134:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_2;
 8006136:	4b0d      	ldr	r3, [pc, #52]	; (800616c <MX_USART2_UART_Init+0x4c>)
 8006138:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 800613c:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 800613e:	4b0b      	ldr	r3, [pc, #44]	; (800616c <MX_USART2_UART_Init+0x4c>)
 8006140:	2200      	movs	r2, #0
 8006142:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_RX;
 8006144:	4b09      	ldr	r3, [pc, #36]	; (800616c <MX_USART2_UART_Init+0x4c>)
 8006146:	2204      	movs	r2, #4
 8006148:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800614a:	4b08      	ldr	r3, [pc, #32]	; (800616c <MX_USART2_UART_Init+0x4c>)
 800614c:	2200      	movs	r2, #0
 800614e:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8006150:	4b06      	ldr	r3, [pc, #24]	; (800616c <MX_USART2_UART_Init+0x4c>)
 8006152:	2200      	movs	r2, #0
 8006154:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8006156:	4805      	ldr	r0, [pc, #20]	; (800616c <MX_USART2_UART_Init+0x4c>)
 8006158:	f7fc fcb9 	bl	8002ace <HAL_UART_Init>
 800615c:	4603      	mov	r3, r0
 800615e:	2b00      	cmp	r3, #0
 8006160:	d001      	beq.n	8006166 <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8006162:	f7ff fc09 	bl	8005978 <Error_Handler>
  }

}
 8006166:	bf00      	nop
 8006168:	bd80      	pop	{r7, pc}
 800616a:	bf00      	nop
 800616c:	20001a90 	.word	0x20001a90
 8006170:	40004400 	.word	0x40004400
 8006174:	0003d090 	.word	0x0003d090

08006178 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8006178:	b580      	push	{r7, lr}
 800617a:	b08c      	sub	sp, #48	; 0x30
 800617c:	af00      	add	r7, sp, #0
 800617e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8006180:	f107 031c 	add.w	r3, r7, #28
 8006184:	2200      	movs	r2, #0
 8006186:	601a      	str	r2, [r3, #0]
 8006188:	605a      	str	r2, [r3, #4]
 800618a:	609a      	str	r2, [r3, #8]
 800618c:	60da      	str	r2, [r3, #12]
  if(uartHandle->Instance==USART1)
 800618e:	687b      	ldr	r3, [r7, #4]
 8006190:	681b      	ldr	r3, [r3, #0]
 8006192:	4a41      	ldr	r2, [pc, #260]	; (8006298 <HAL_UART_MspInit+0x120>)
 8006194:	4293      	cmp	r3, r2
 8006196:	d13e      	bne.n	8006216 <HAL_UART_MspInit+0x9e>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8006198:	4b40      	ldr	r3, [pc, #256]	; (800629c <HAL_UART_MspInit+0x124>)
 800619a:	699b      	ldr	r3, [r3, #24]
 800619c:	4a3f      	ldr	r2, [pc, #252]	; (800629c <HAL_UART_MspInit+0x124>)
 800619e:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80061a2:	6193      	str	r3, [r2, #24]
 80061a4:	4b3d      	ldr	r3, [pc, #244]	; (800629c <HAL_UART_MspInit+0x124>)
 80061a6:	699b      	ldr	r3, [r3, #24]
 80061a8:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80061ac:	61bb      	str	r3, [r7, #24]
 80061ae:	69bb      	ldr	r3, [r7, #24]
  
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80061b0:	4b3a      	ldr	r3, [pc, #232]	; (800629c <HAL_UART_MspInit+0x124>)
 80061b2:	699b      	ldr	r3, [r3, #24]
 80061b4:	4a39      	ldr	r2, [pc, #228]	; (800629c <HAL_UART_MspInit+0x124>)
 80061b6:	f043 0308 	orr.w	r3, r3, #8
 80061ba:	6193      	str	r3, [r2, #24]
 80061bc:	4b37      	ldr	r3, [pc, #220]	; (800629c <HAL_UART_MspInit+0x124>)
 80061be:	699b      	ldr	r3, [r3, #24]
 80061c0:	f003 0308 	and.w	r3, r3, #8
 80061c4:	617b      	str	r3, [r7, #20]
 80061c6:	697b      	ldr	r3, [r7, #20]
    /**USART1 GPIO Configuration    
    PB6     ------> USART1_TX
    PB7     ------> USART1_RX 
    */
    GPIO_InitStruct.Pin = USART_TX_DUBUG_Pin;
 80061c8:	2340      	movs	r3, #64	; 0x40
 80061ca:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80061cc:	2302      	movs	r3, #2
 80061ce:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80061d0:	2303      	movs	r3, #3
 80061d2:	62bb      	str	r3, [r7, #40]	; 0x28
    HAL_GPIO_Init(USART_TX_DUBUG_GPIO_Port, &GPIO_InitStruct);
 80061d4:	f107 031c 	add.w	r3, r7, #28
 80061d8:	4619      	mov	r1, r3
 80061da:	4831      	ldr	r0, [pc, #196]	; (80062a0 <HAL_UART_MspInit+0x128>)
 80061dc:	f7fb f886 	bl	80012ec <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = USART_RX_DUBUG_Pin;
 80061e0:	2380      	movs	r3, #128	; 0x80
 80061e2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80061e4:	2300      	movs	r3, #0
 80061e6:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80061e8:	2300      	movs	r3, #0
 80061ea:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(USART_RX_DUBUG_GPIO_Port, &GPIO_InitStruct);
 80061ec:	f107 031c 	add.w	r3, r7, #28
 80061f0:	4619      	mov	r1, r3
 80061f2:	482b      	ldr	r0, [pc, #172]	; (80062a0 <HAL_UART_MspInit+0x128>)
 80061f4:	f7fb f87a 	bl	80012ec <HAL_GPIO_Init>

    __HAL_AFIO_REMAP_USART1_ENABLE();
 80061f8:	4b2a      	ldr	r3, [pc, #168]	; (80062a4 <HAL_UART_MspInit+0x12c>)
 80061fa:	685b      	ldr	r3, [r3, #4]
 80061fc:	62fb      	str	r3, [r7, #44]	; 0x2c
 80061fe:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006200:	f043 63e0 	orr.w	r3, r3, #117440512	; 0x7000000
 8006204:	62fb      	str	r3, [r7, #44]	; 0x2c
 8006206:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006208:	f043 0304 	orr.w	r3, r3, #4
 800620c:	62fb      	str	r3, [r7, #44]	; 0x2c
 800620e:	4a25      	ldr	r2, [pc, #148]	; (80062a4 <HAL_UART_MspInit+0x12c>)
 8006210:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006212:	6053      	str	r3, [r2, #4]
    HAL_NVIC_EnableIRQ(USART2_IRQn);
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
}
 8006214:	e03c      	b.n	8006290 <HAL_UART_MspInit+0x118>
  else if(uartHandle->Instance==USART2)
 8006216:	687b      	ldr	r3, [r7, #4]
 8006218:	681b      	ldr	r3, [r3, #0]
 800621a:	4a23      	ldr	r2, [pc, #140]	; (80062a8 <HAL_UART_MspInit+0x130>)
 800621c:	4293      	cmp	r3, r2
 800621e:	d137      	bne.n	8006290 <HAL_UART_MspInit+0x118>
    __HAL_RCC_USART2_CLK_ENABLE();
 8006220:	4b1e      	ldr	r3, [pc, #120]	; (800629c <HAL_UART_MspInit+0x124>)
 8006222:	69db      	ldr	r3, [r3, #28]
 8006224:	4a1d      	ldr	r2, [pc, #116]	; (800629c <HAL_UART_MspInit+0x124>)
 8006226:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800622a:	61d3      	str	r3, [r2, #28]
 800622c:	4b1b      	ldr	r3, [pc, #108]	; (800629c <HAL_UART_MspInit+0x124>)
 800622e:	69db      	ldr	r3, [r3, #28]
 8006230:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006234:	613b      	str	r3, [r7, #16]
 8006236:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8006238:	4b18      	ldr	r3, [pc, #96]	; (800629c <HAL_UART_MspInit+0x124>)
 800623a:	699b      	ldr	r3, [r3, #24]
 800623c:	4a17      	ldr	r2, [pc, #92]	; (800629c <HAL_UART_MspInit+0x124>)
 800623e:	f043 0304 	orr.w	r3, r3, #4
 8006242:	6193      	str	r3, [r2, #24]
 8006244:	4b15      	ldr	r3, [pc, #84]	; (800629c <HAL_UART_MspInit+0x124>)
 8006246:	699b      	ldr	r3, [r3, #24]
 8006248:	f003 0304 	and.w	r3, r3, #4
 800624c:	60fb      	str	r3, [r7, #12]
 800624e:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = DMX_OUT_Pin;
 8006250:	2304      	movs	r3, #4
 8006252:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8006254:	2302      	movs	r3, #2
 8006256:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8006258:	2303      	movs	r3, #3
 800625a:	62bb      	str	r3, [r7, #40]	; 0x28
    HAL_GPIO_Init(DMX_OUT_GPIO_Port, &GPIO_InitStruct);
 800625c:	f107 031c 	add.w	r3, r7, #28
 8006260:	4619      	mov	r1, r3
 8006262:	4812      	ldr	r0, [pc, #72]	; (80062ac <HAL_UART_MspInit+0x134>)
 8006264:	f7fb f842 	bl	80012ec <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = DMX_IN_Pin;
 8006268:	2308      	movs	r3, #8
 800626a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800626c:	2300      	movs	r3, #0
 800626e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8006270:	2300      	movs	r3, #0
 8006272:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(DMX_IN_GPIO_Port, &GPIO_InitStruct);
 8006274:	f107 031c 	add.w	r3, r7, #28
 8006278:	4619      	mov	r1, r3
 800627a:	480c      	ldr	r0, [pc, #48]	; (80062ac <HAL_UART_MspInit+0x134>)
 800627c:	f7fb f836 	bl	80012ec <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(USART2_IRQn, 5, 0);
 8006280:	2200      	movs	r2, #0
 8006282:	2105      	movs	r1, #5
 8006284:	2026      	movs	r0, #38	; 0x26
 8006286:	f7fa fd84 	bl	8000d92 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 800628a:	2026      	movs	r0, #38	; 0x26
 800628c:	f7fa fd9d 	bl	8000dca <HAL_NVIC_EnableIRQ>
}
 8006290:	bf00      	nop
 8006292:	3730      	adds	r7, #48	; 0x30
 8006294:	46bd      	mov	sp, r7
 8006296:	bd80      	pop	{r7, pc}
 8006298:	40013800 	.word	0x40013800
 800629c:	40021000 	.word	0x40021000
 80062a0:	40010c00 	.word	0x40010c00
 80062a4:	40010000 	.word	0x40010000
 80062a8:	40004400 	.word	0x40004400
 80062ac:	40010800 	.word	0x40010800

080062b0 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  movs r1, #0
 80062b0:	2100      	movs	r1, #0
  b LoopCopyDataInit
 80062b2:	e003      	b.n	80062bc <LoopCopyDataInit>

080062b4 <CopyDataInit>:

CopyDataInit:
  ldr r3, =_sidata
 80062b4:	4b0b      	ldr	r3, [pc, #44]	; (80062e4 <LoopFillZerobss+0x14>)
  ldr r3, [r3, r1]
 80062b6:	585b      	ldr	r3, [r3, r1]
  str r3, [r0, r1]
 80062b8:	5043      	str	r3, [r0, r1]
  adds r1, r1, #4
 80062ba:	3104      	adds	r1, #4

080062bc <LoopCopyDataInit>:

LoopCopyDataInit:
  ldr r0, =_sdata
 80062bc:	480a      	ldr	r0, [pc, #40]	; (80062e8 <LoopFillZerobss+0x18>)
  ldr r3, =_edata
 80062be:	4b0b      	ldr	r3, [pc, #44]	; (80062ec <LoopFillZerobss+0x1c>)
  adds r2, r0, r1
 80062c0:	1842      	adds	r2, r0, r1
  cmp r2, r3
 80062c2:	429a      	cmp	r2, r3
  bcc CopyDataInit
 80062c4:	d3f6      	bcc.n	80062b4 <CopyDataInit>
  ldr r2, =_sbss
 80062c6:	4a0a      	ldr	r2, [pc, #40]	; (80062f0 <LoopFillZerobss+0x20>)
  b LoopFillZerobss
 80062c8:	e002      	b.n	80062d0 <LoopFillZerobss>

080062ca <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
  movs r3, #0
 80062ca:	2300      	movs	r3, #0
  str r3, [r2], #4
 80062cc:	f842 3b04 	str.w	r3, [r2], #4

080062d0 <LoopFillZerobss>:

LoopFillZerobss:
  ldr r3, = _ebss
 80062d0:	4b08      	ldr	r3, [pc, #32]	; (80062f4 <LoopFillZerobss+0x24>)
  cmp r2, r3
 80062d2:	429a      	cmp	r2, r3
  bcc FillZerobss
 80062d4:	d3f9      	bcc.n	80062ca <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 80062d6:	f7ff fbe9 	bl	8005aac <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80062da:	f000 f815 	bl	8006308 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 80062de:	f7ff fa53 	bl	8005788 <main>
  bx lr
 80062e2:	4770      	bx	lr
  ldr r3, =_sidata
 80062e4:	080094e8 	.word	0x080094e8
  ldr r0, =_sdata
 80062e8:	20000000 	.word	0x20000000
  ldr r3, =_edata
 80062ec:	2000008c 	.word	0x2000008c
  ldr r2, =_sbss
 80062f0:	20000090 	.word	0x20000090
  ldr r3, = _ebss
 80062f4:	20001ad4 	.word	0x20001ad4

080062f8 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80062f8:	e7fe      	b.n	80062f8 <ADC1_2_IRQHandler>
	...

080062fc <__errno>:
 80062fc:	4b01      	ldr	r3, [pc, #4]	; (8006304 <__errno+0x8>)
 80062fe:	6818      	ldr	r0, [r3, #0]
 8006300:	4770      	bx	lr
 8006302:	bf00      	nop
 8006304:	20000028 	.word	0x20000028

08006308 <__libc_init_array>:
 8006308:	b570      	push	{r4, r5, r6, lr}
 800630a:	2500      	movs	r5, #0
 800630c:	4e0c      	ldr	r6, [pc, #48]	; (8006340 <__libc_init_array+0x38>)
 800630e:	4c0d      	ldr	r4, [pc, #52]	; (8006344 <__libc_init_array+0x3c>)
 8006310:	1ba4      	subs	r4, r4, r6
 8006312:	10a4      	asrs	r4, r4, #2
 8006314:	42a5      	cmp	r5, r4
 8006316:	d109      	bne.n	800632c <__libc_init_array+0x24>
 8006318:	f000 fc36 	bl	8006b88 <_init>
 800631c:	2500      	movs	r5, #0
 800631e:	4e0a      	ldr	r6, [pc, #40]	; (8006348 <__libc_init_array+0x40>)
 8006320:	4c0a      	ldr	r4, [pc, #40]	; (800634c <__libc_init_array+0x44>)
 8006322:	1ba4      	subs	r4, r4, r6
 8006324:	10a4      	asrs	r4, r4, #2
 8006326:	42a5      	cmp	r5, r4
 8006328:	d105      	bne.n	8006336 <__libc_init_array+0x2e>
 800632a:	bd70      	pop	{r4, r5, r6, pc}
 800632c:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8006330:	4798      	blx	r3
 8006332:	3501      	adds	r5, #1
 8006334:	e7ee      	b.n	8006314 <__libc_init_array+0xc>
 8006336:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 800633a:	4798      	blx	r3
 800633c:	3501      	adds	r5, #1
 800633e:	e7f2      	b.n	8006326 <__libc_init_array+0x1e>
 8006340:	080094e0 	.word	0x080094e0
 8006344:	080094e0 	.word	0x080094e0
 8006348:	080094e0 	.word	0x080094e0
 800634c:	080094e4 	.word	0x080094e4

08006350 <memcpy>:
 8006350:	b510      	push	{r4, lr}
 8006352:	1e43      	subs	r3, r0, #1
 8006354:	440a      	add	r2, r1
 8006356:	4291      	cmp	r1, r2
 8006358:	d100      	bne.n	800635c <memcpy+0xc>
 800635a:	bd10      	pop	{r4, pc}
 800635c:	f811 4b01 	ldrb.w	r4, [r1], #1
 8006360:	f803 4f01 	strb.w	r4, [r3, #1]!
 8006364:	e7f7      	b.n	8006356 <memcpy+0x6>

08006366 <memset>:
 8006366:	4603      	mov	r3, r0
 8006368:	4402      	add	r2, r0
 800636a:	4293      	cmp	r3, r2
 800636c:	d100      	bne.n	8006370 <memset+0xa>
 800636e:	4770      	bx	lr
 8006370:	f803 1b01 	strb.w	r1, [r3], #1
 8006374:	e7f9      	b.n	800636a <memset+0x4>
	...

08006378 <siprintf>:
 8006378:	b40e      	push	{r1, r2, r3}
 800637a:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 800637e:	b500      	push	{lr}
 8006380:	b09c      	sub	sp, #112	; 0x70
 8006382:	ab1d      	add	r3, sp, #116	; 0x74
 8006384:	9002      	str	r0, [sp, #8]
 8006386:	9006      	str	r0, [sp, #24]
 8006388:	9107      	str	r1, [sp, #28]
 800638a:	9104      	str	r1, [sp, #16]
 800638c:	4808      	ldr	r0, [pc, #32]	; (80063b0 <siprintf+0x38>)
 800638e:	4909      	ldr	r1, [pc, #36]	; (80063b4 <siprintf+0x3c>)
 8006390:	f853 2b04 	ldr.w	r2, [r3], #4
 8006394:	9105      	str	r1, [sp, #20]
 8006396:	6800      	ldr	r0, [r0, #0]
 8006398:	a902      	add	r1, sp, #8
 800639a:	9301      	str	r3, [sp, #4]
 800639c:	f000 f866 	bl	800646c <_svfiprintf_r>
 80063a0:	2200      	movs	r2, #0
 80063a2:	9b02      	ldr	r3, [sp, #8]
 80063a4:	701a      	strb	r2, [r3, #0]
 80063a6:	b01c      	add	sp, #112	; 0x70
 80063a8:	f85d eb04 	ldr.w	lr, [sp], #4
 80063ac:	b003      	add	sp, #12
 80063ae:	4770      	bx	lr
 80063b0:	20000028 	.word	0x20000028
 80063b4:	ffff0208 	.word	0xffff0208

080063b8 <__ssputs_r>:
 80063b8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80063bc:	688e      	ldr	r6, [r1, #8]
 80063be:	4682      	mov	sl, r0
 80063c0:	429e      	cmp	r6, r3
 80063c2:	460c      	mov	r4, r1
 80063c4:	4690      	mov	r8, r2
 80063c6:	4699      	mov	r9, r3
 80063c8:	d837      	bhi.n	800643a <__ssputs_r+0x82>
 80063ca:	898a      	ldrh	r2, [r1, #12]
 80063cc:	f412 6f90 	tst.w	r2, #1152	; 0x480
 80063d0:	d031      	beq.n	8006436 <__ssputs_r+0x7e>
 80063d2:	2302      	movs	r3, #2
 80063d4:	6825      	ldr	r5, [r4, #0]
 80063d6:	6909      	ldr	r1, [r1, #16]
 80063d8:	1a6f      	subs	r7, r5, r1
 80063da:	6965      	ldr	r5, [r4, #20]
 80063dc:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 80063e0:	fb95 f5f3 	sdiv	r5, r5, r3
 80063e4:	f109 0301 	add.w	r3, r9, #1
 80063e8:	443b      	add	r3, r7
 80063ea:	429d      	cmp	r5, r3
 80063ec:	bf38      	it	cc
 80063ee:	461d      	movcc	r5, r3
 80063f0:	0553      	lsls	r3, r2, #21
 80063f2:	d530      	bpl.n	8006456 <__ssputs_r+0x9e>
 80063f4:	4629      	mov	r1, r5
 80063f6:	f000 fb2d 	bl	8006a54 <_malloc_r>
 80063fa:	4606      	mov	r6, r0
 80063fc:	b950      	cbnz	r0, 8006414 <__ssputs_r+0x5c>
 80063fe:	230c      	movs	r3, #12
 8006400:	f04f 30ff 	mov.w	r0, #4294967295
 8006404:	f8ca 3000 	str.w	r3, [sl]
 8006408:	89a3      	ldrh	r3, [r4, #12]
 800640a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800640e:	81a3      	strh	r3, [r4, #12]
 8006410:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006414:	463a      	mov	r2, r7
 8006416:	6921      	ldr	r1, [r4, #16]
 8006418:	f7ff ff9a 	bl	8006350 <memcpy>
 800641c:	89a3      	ldrh	r3, [r4, #12]
 800641e:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8006422:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8006426:	81a3      	strh	r3, [r4, #12]
 8006428:	6126      	str	r6, [r4, #16]
 800642a:	443e      	add	r6, r7
 800642c:	6026      	str	r6, [r4, #0]
 800642e:	464e      	mov	r6, r9
 8006430:	6165      	str	r5, [r4, #20]
 8006432:	1bed      	subs	r5, r5, r7
 8006434:	60a5      	str	r5, [r4, #8]
 8006436:	454e      	cmp	r6, r9
 8006438:	d900      	bls.n	800643c <__ssputs_r+0x84>
 800643a:	464e      	mov	r6, r9
 800643c:	4632      	mov	r2, r6
 800643e:	4641      	mov	r1, r8
 8006440:	6820      	ldr	r0, [r4, #0]
 8006442:	f000 faa1 	bl	8006988 <memmove>
 8006446:	68a3      	ldr	r3, [r4, #8]
 8006448:	2000      	movs	r0, #0
 800644a:	1b9b      	subs	r3, r3, r6
 800644c:	60a3      	str	r3, [r4, #8]
 800644e:	6823      	ldr	r3, [r4, #0]
 8006450:	441e      	add	r6, r3
 8006452:	6026      	str	r6, [r4, #0]
 8006454:	e7dc      	b.n	8006410 <__ssputs_r+0x58>
 8006456:	462a      	mov	r2, r5
 8006458:	f000 fb56 	bl	8006b08 <_realloc_r>
 800645c:	4606      	mov	r6, r0
 800645e:	2800      	cmp	r0, #0
 8006460:	d1e2      	bne.n	8006428 <__ssputs_r+0x70>
 8006462:	6921      	ldr	r1, [r4, #16]
 8006464:	4650      	mov	r0, sl
 8006466:	f000 faa9 	bl	80069bc <_free_r>
 800646a:	e7c8      	b.n	80063fe <__ssputs_r+0x46>

0800646c <_svfiprintf_r>:
 800646c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006470:	461d      	mov	r5, r3
 8006472:	898b      	ldrh	r3, [r1, #12]
 8006474:	b09d      	sub	sp, #116	; 0x74
 8006476:	061f      	lsls	r7, r3, #24
 8006478:	4680      	mov	r8, r0
 800647a:	460c      	mov	r4, r1
 800647c:	4616      	mov	r6, r2
 800647e:	d50f      	bpl.n	80064a0 <_svfiprintf_r+0x34>
 8006480:	690b      	ldr	r3, [r1, #16]
 8006482:	b96b      	cbnz	r3, 80064a0 <_svfiprintf_r+0x34>
 8006484:	2140      	movs	r1, #64	; 0x40
 8006486:	f000 fae5 	bl	8006a54 <_malloc_r>
 800648a:	6020      	str	r0, [r4, #0]
 800648c:	6120      	str	r0, [r4, #16]
 800648e:	b928      	cbnz	r0, 800649c <_svfiprintf_r+0x30>
 8006490:	230c      	movs	r3, #12
 8006492:	f8c8 3000 	str.w	r3, [r8]
 8006496:	f04f 30ff 	mov.w	r0, #4294967295
 800649a:	e0c8      	b.n	800662e <_svfiprintf_r+0x1c2>
 800649c:	2340      	movs	r3, #64	; 0x40
 800649e:	6163      	str	r3, [r4, #20]
 80064a0:	2300      	movs	r3, #0
 80064a2:	9309      	str	r3, [sp, #36]	; 0x24
 80064a4:	2320      	movs	r3, #32
 80064a6:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 80064aa:	2330      	movs	r3, #48	; 0x30
 80064ac:	f04f 0b01 	mov.w	fp, #1
 80064b0:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 80064b4:	9503      	str	r5, [sp, #12]
 80064b6:	4637      	mov	r7, r6
 80064b8:	463d      	mov	r5, r7
 80064ba:	f815 3b01 	ldrb.w	r3, [r5], #1
 80064be:	b10b      	cbz	r3, 80064c4 <_svfiprintf_r+0x58>
 80064c0:	2b25      	cmp	r3, #37	; 0x25
 80064c2:	d13e      	bne.n	8006542 <_svfiprintf_r+0xd6>
 80064c4:	ebb7 0a06 	subs.w	sl, r7, r6
 80064c8:	d00b      	beq.n	80064e2 <_svfiprintf_r+0x76>
 80064ca:	4653      	mov	r3, sl
 80064cc:	4632      	mov	r2, r6
 80064ce:	4621      	mov	r1, r4
 80064d0:	4640      	mov	r0, r8
 80064d2:	f7ff ff71 	bl	80063b8 <__ssputs_r>
 80064d6:	3001      	adds	r0, #1
 80064d8:	f000 80a4 	beq.w	8006624 <_svfiprintf_r+0x1b8>
 80064dc:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80064de:	4453      	add	r3, sl
 80064e0:	9309      	str	r3, [sp, #36]	; 0x24
 80064e2:	783b      	ldrb	r3, [r7, #0]
 80064e4:	2b00      	cmp	r3, #0
 80064e6:	f000 809d 	beq.w	8006624 <_svfiprintf_r+0x1b8>
 80064ea:	2300      	movs	r3, #0
 80064ec:	f04f 32ff 	mov.w	r2, #4294967295
 80064f0:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80064f4:	9304      	str	r3, [sp, #16]
 80064f6:	9307      	str	r3, [sp, #28]
 80064f8:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 80064fc:	931a      	str	r3, [sp, #104]	; 0x68
 80064fe:	462f      	mov	r7, r5
 8006500:	2205      	movs	r2, #5
 8006502:	f817 1b01 	ldrb.w	r1, [r7], #1
 8006506:	4850      	ldr	r0, [pc, #320]	; (8006648 <_svfiprintf_r+0x1dc>)
 8006508:	f000 fa30 	bl	800696c <memchr>
 800650c:	9b04      	ldr	r3, [sp, #16]
 800650e:	b9d0      	cbnz	r0, 8006546 <_svfiprintf_r+0xda>
 8006510:	06d9      	lsls	r1, r3, #27
 8006512:	bf44      	itt	mi
 8006514:	2220      	movmi	r2, #32
 8006516:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 800651a:	071a      	lsls	r2, r3, #28
 800651c:	bf44      	itt	mi
 800651e:	222b      	movmi	r2, #43	; 0x2b
 8006520:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8006524:	782a      	ldrb	r2, [r5, #0]
 8006526:	2a2a      	cmp	r2, #42	; 0x2a
 8006528:	d015      	beq.n	8006556 <_svfiprintf_r+0xea>
 800652a:	462f      	mov	r7, r5
 800652c:	2000      	movs	r0, #0
 800652e:	250a      	movs	r5, #10
 8006530:	9a07      	ldr	r2, [sp, #28]
 8006532:	4639      	mov	r1, r7
 8006534:	f811 3b01 	ldrb.w	r3, [r1], #1
 8006538:	3b30      	subs	r3, #48	; 0x30
 800653a:	2b09      	cmp	r3, #9
 800653c:	d94d      	bls.n	80065da <_svfiprintf_r+0x16e>
 800653e:	b1b8      	cbz	r0, 8006570 <_svfiprintf_r+0x104>
 8006540:	e00f      	b.n	8006562 <_svfiprintf_r+0xf6>
 8006542:	462f      	mov	r7, r5
 8006544:	e7b8      	b.n	80064b8 <_svfiprintf_r+0x4c>
 8006546:	4a40      	ldr	r2, [pc, #256]	; (8006648 <_svfiprintf_r+0x1dc>)
 8006548:	463d      	mov	r5, r7
 800654a:	1a80      	subs	r0, r0, r2
 800654c:	fa0b f000 	lsl.w	r0, fp, r0
 8006550:	4318      	orrs	r0, r3
 8006552:	9004      	str	r0, [sp, #16]
 8006554:	e7d3      	b.n	80064fe <_svfiprintf_r+0x92>
 8006556:	9a03      	ldr	r2, [sp, #12]
 8006558:	1d11      	adds	r1, r2, #4
 800655a:	6812      	ldr	r2, [r2, #0]
 800655c:	9103      	str	r1, [sp, #12]
 800655e:	2a00      	cmp	r2, #0
 8006560:	db01      	blt.n	8006566 <_svfiprintf_r+0xfa>
 8006562:	9207      	str	r2, [sp, #28]
 8006564:	e004      	b.n	8006570 <_svfiprintf_r+0x104>
 8006566:	4252      	negs	r2, r2
 8006568:	f043 0302 	orr.w	r3, r3, #2
 800656c:	9207      	str	r2, [sp, #28]
 800656e:	9304      	str	r3, [sp, #16]
 8006570:	783b      	ldrb	r3, [r7, #0]
 8006572:	2b2e      	cmp	r3, #46	; 0x2e
 8006574:	d10c      	bne.n	8006590 <_svfiprintf_r+0x124>
 8006576:	787b      	ldrb	r3, [r7, #1]
 8006578:	2b2a      	cmp	r3, #42	; 0x2a
 800657a:	d133      	bne.n	80065e4 <_svfiprintf_r+0x178>
 800657c:	9b03      	ldr	r3, [sp, #12]
 800657e:	3702      	adds	r7, #2
 8006580:	1d1a      	adds	r2, r3, #4
 8006582:	681b      	ldr	r3, [r3, #0]
 8006584:	9203      	str	r2, [sp, #12]
 8006586:	2b00      	cmp	r3, #0
 8006588:	bfb8      	it	lt
 800658a:	f04f 33ff 	movlt.w	r3, #4294967295
 800658e:	9305      	str	r3, [sp, #20]
 8006590:	4d2e      	ldr	r5, [pc, #184]	; (800664c <_svfiprintf_r+0x1e0>)
 8006592:	2203      	movs	r2, #3
 8006594:	7839      	ldrb	r1, [r7, #0]
 8006596:	4628      	mov	r0, r5
 8006598:	f000 f9e8 	bl	800696c <memchr>
 800659c:	b138      	cbz	r0, 80065ae <_svfiprintf_r+0x142>
 800659e:	2340      	movs	r3, #64	; 0x40
 80065a0:	1b40      	subs	r0, r0, r5
 80065a2:	fa03 f000 	lsl.w	r0, r3, r0
 80065a6:	9b04      	ldr	r3, [sp, #16]
 80065a8:	3701      	adds	r7, #1
 80065aa:	4303      	orrs	r3, r0
 80065ac:	9304      	str	r3, [sp, #16]
 80065ae:	7839      	ldrb	r1, [r7, #0]
 80065b0:	2206      	movs	r2, #6
 80065b2:	4827      	ldr	r0, [pc, #156]	; (8006650 <_svfiprintf_r+0x1e4>)
 80065b4:	1c7e      	adds	r6, r7, #1
 80065b6:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 80065ba:	f000 f9d7 	bl	800696c <memchr>
 80065be:	2800      	cmp	r0, #0
 80065c0:	d038      	beq.n	8006634 <_svfiprintf_r+0x1c8>
 80065c2:	4b24      	ldr	r3, [pc, #144]	; (8006654 <_svfiprintf_r+0x1e8>)
 80065c4:	bb13      	cbnz	r3, 800660c <_svfiprintf_r+0x1a0>
 80065c6:	9b03      	ldr	r3, [sp, #12]
 80065c8:	3307      	adds	r3, #7
 80065ca:	f023 0307 	bic.w	r3, r3, #7
 80065ce:	3308      	adds	r3, #8
 80065d0:	9303      	str	r3, [sp, #12]
 80065d2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80065d4:	444b      	add	r3, r9
 80065d6:	9309      	str	r3, [sp, #36]	; 0x24
 80065d8:	e76d      	b.n	80064b6 <_svfiprintf_r+0x4a>
 80065da:	fb05 3202 	mla	r2, r5, r2, r3
 80065de:	2001      	movs	r0, #1
 80065e0:	460f      	mov	r7, r1
 80065e2:	e7a6      	b.n	8006532 <_svfiprintf_r+0xc6>
 80065e4:	2300      	movs	r3, #0
 80065e6:	250a      	movs	r5, #10
 80065e8:	4619      	mov	r1, r3
 80065ea:	3701      	adds	r7, #1
 80065ec:	9305      	str	r3, [sp, #20]
 80065ee:	4638      	mov	r0, r7
 80065f0:	f810 2b01 	ldrb.w	r2, [r0], #1
 80065f4:	3a30      	subs	r2, #48	; 0x30
 80065f6:	2a09      	cmp	r2, #9
 80065f8:	d903      	bls.n	8006602 <_svfiprintf_r+0x196>
 80065fa:	2b00      	cmp	r3, #0
 80065fc:	d0c8      	beq.n	8006590 <_svfiprintf_r+0x124>
 80065fe:	9105      	str	r1, [sp, #20]
 8006600:	e7c6      	b.n	8006590 <_svfiprintf_r+0x124>
 8006602:	fb05 2101 	mla	r1, r5, r1, r2
 8006606:	2301      	movs	r3, #1
 8006608:	4607      	mov	r7, r0
 800660a:	e7f0      	b.n	80065ee <_svfiprintf_r+0x182>
 800660c:	ab03      	add	r3, sp, #12
 800660e:	9300      	str	r3, [sp, #0]
 8006610:	4622      	mov	r2, r4
 8006612:	4b11      	ldr	r3, [pc, #68]	; (8006658 <_svfiprintf_r+0x1ec>)
 8006614:	a904      	add	r1, sp, #16
 8006616:	4640      	mov	r0, r8
 8006618:	f3af 8000 	nop.w
 800661c:	f1b0 3fff 	cmp.w	r0, #4294967295
 8006620:	4681      	mov	r9, r0
 8006622:	d1d6      	bne.n	80065d2 <_svfiprintf_r+0x166>
 8006624:	89a3      	ldrh	r3, [r4, #12]
 8006626:	065b      	lsls	r3, r3, #25
 8006628:	f53f af35 	bmi.w	8006496 <_svfiprintf_r+0x2a>
 800662c:	9809      	ldr	r0, [sp, #36]	; 0x24
 800662e:	b01d      	add	sp, #116	; 0x74
 8006630:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006634:	ab03      	add	r3, sp, #12
 8006636:	9300      	str	r3, [sp, #0]
 8006638:	4622      	mov	r2, r4
 800663a:	4b07      	ldr	r3, [pc, #28]	; (8006658 <_svfiprintf_r+0x1ec>)
 800663c:	a904      	add	r1, sp, #16
 800663e:	4640      	mov	r0, r8
 8006640:	f000 f882 	bl	8006748 <_printf_i>
 8006644:	e7ea      	b.n	800661c <_svfiprintf_r+0x1b0>
 8006646:	bf00      	nop
 8006648:	080094ac 	.word	0x080094ac
 800664c:	080094b2 	.word	0x080094b2
 8006650:	080094b6 	.word	0x080094b6
 8006654:	00000000 	.word	0x00000000
 8006658:	080063b9 	.word	0x080063b9

0800665c <_printf_common>:
 800665c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006660:	4691      	mov	r9, r2
 8006662:	461f      	mov	r7, r3
 8006664:	688a      	ldr	r2, [r1, #8]
 8006666:	690b      	ldr	r3, [r1, #16]
 8006668:	4606      	mov	r6, r0
 800666a:	4293      	cmp	r3, r2
 800666c:	bfb8      	it	lt
 800666e:	4613      	movlt	r3, r2
 8006670:	f8c9 3000 	str.w	r3, [r9]
 8006674:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8006678:	460c      	mov	r4, r1
 800667a:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800667e:	b112      	cbz	r2, 8006686 <_printf_common+0x2a>
 8006680:	3301      	adds	r3, #1
 8006682:	f8c9 3000 	str.w	r3, [r9]
 8006686:	6823      	ldr	r3, [r4, #0]
 8006688:	0699      	lsls	r1, r3, #26
 800668a:	bf42      	ittt	mi
 800668c:	f8d9 3000 	ldrmi.w	r3, [r9]
 8006690:	3302      	addmi	r3, #2
 8006692:	f8c9 3000 	strmi.w	r3, [r9]
 8006696:	6825      	ldr	r5, [r4, #0]
 8006698:	f015 0506 	ands.w	r5, r5, #6
 800669c:	d107      	bne.n	80066ae <_printf_common+0x52>
 800669e:	f104 0a19 	add.w	sl, r4, #25
 80066a2:	68e3      	ldr	r3, [r4, #12]
 80066a4:	f8d9 2000 	ldr.w	r2, [r9]
 80066a8:	1a9b      	subs	r3, r3, r2
 80066aa:	42ab      	cmp	r3, r5
 80066ac:	dc29      	bgt.n	8006702 <_printf_common+0xa6>
 80066ae:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 80066b2:	6822      	ldr	r2, [r4, #0]
 80066b4:	3300      	adds	r3, #0
 80066b6:	bf18      	it	ne
 80066b8:	2301      	movne	r3, #1
 80066ba:	0692      	lsls	r2, r2, #26
 80066bc:	d42e      	bmi.n	800671c <_printf_common+0xc0>
 80066be:	f104 0243 	add.w	r2, r4, #67	; 0x43
 80066c2:	4639      	mov	r1, r7
 80066c4:	4630      	mov	r0, r6
 80066c6:	47c0      	blx	r8
 80066c8:	3001      	adds	r0, #1
 80066ca:	d021      	beq.n	8006710 <_printf_common+0xb4>
 80066cc:	6823      	ldr	r3, [r4, #0]
 80066ce:	68e5      	ldr	r5, [r4, #12]
 80066d0:	f003 0306 	and.w	r3, r3, #6
 80066d4:	2b04      	cmp	r3, #4
 80066d6:	bf18      	it	ne
 80066d8:	2500      	movne	r5, #0
 80066da:	f8d9 2000 	ldr.w	r2, [r9]
 80066de:	f04f 0900 	mov.w	r9, #0
 80066e2:	bf08      	it	eq
 80066e4:	1aad      	subeq	r5, r5, r2
 80066e6:	68a3      	ldr	r3, [r4, #8]
 80066e8:	6922      	ldr	r2, [r4, #16]
 80066ea:	bf08      	it	eq
 80066ec:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80066f0:	4293      	cmp	r3, r2
 80066f2:	bfc4      	itt	gt
 80066f4:	1a9b      	subgt	r3, r3, r2
 80066f6:	18ed      	addgt	r5, r5, r3
 80066f8:	341a      	adds	r4, #26
 80066fa:	454d      	cmp	r5, r9
 80066fc:	d11a      	bne.n	8006734 <_printf_common+0xd8>
 80066fe:	2000      	movs	r0, #0
 8006700:	e008      	b.n	8006714 <_printf_common+0xb8>
 8006702:	2301      	movs	r3, #1
 8006704:	4652      	mov	r2, sl
 8006706:	4639      	mov	r1, r7
 8006708:	4630      	mov	r0, r6
 800670a:	47c0      	blx	r8
 800670c:	3001      	adds	r0, #1
 800670e:	d103      	bne.n	8006718 <_printf_common+0xbc>
 8006710:	f04f 30ff 	mov.w	r0, #4294967295
 8006714:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006718:	3501      	adds	r5, #1
 800671a:	e7c2      	b.n	80066a2 <_printf_common+0x46>
 800671c:	2030      	movs	r0, #48	; 0x30
 800671e:	18e1      	adds	r1, r4, r3
 8006720:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8006724:	1c5a      	adds	r2, r3, #1
 8006726:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800672a:	4422      	add	r2, r4
 800672c:	3302      	adds	r3, #2
 800672e:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8006732:	e7c4      	b.n	80066be <_printf_common+0x62>
 8006734:	2301      	movs	r3, #1
 8006736:	4622      	mov	r2, r4
 8006738:	4639      	mov	r1, r7
 800673a:	4630      	mov	r0, r6
 800673c:	47c0      	blx	r8
 800673e:	3001      	adds	r0, #1
 8006740:	d0e6      	beq.n	8006710 <_printf_common+0xb4>
 8006742:	f109 0901 	add.w	r9, r9, #1
 8006746:	e7d8      	b.n	80066fa <_printf_common+0x9e>

08006748 <_printf_i>:
 8006748:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800674c:	f101 0c43 	add.w	ip, r1, #67	; 0x43
 8006750:	460c      	mov	r4, r1
 8006752:	7e09      	ldrb	r1, [r1, #24]
 8006754:	b085      	sub	sp, #20
 8006756:	296e      	cmp	r1, #110	; 0x6e
 8006758:	4617      	mov	r7, r2
 800675a:	4606      	mov	r6, r0
 800675c:	4698      	mov	r8, r3
 800675e:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8006760:	f000 80b3 	beq.w	80068ca <_printf_i+0x182>
 8006764:	d822      	bhi.n	80067ac <_printf_i+0x64>
 8006766:	2963      	cmp	r1, #99	; 0x63
 8006768:	d036      	beq.n	80067d8 <_printf_i+0x90>
 800676a:	d80a      	bhi.n	8006782 <_printf_i+0x3a>
 800676c:	2900      	cmp	r1, #0
 800676e:	f000 80b9 	beq.w	80068e4 <_printf_i+0x19c>
 8006772:	2958      	cmp	r1, #88	; 0x58
 8006774:	f000 8083 	beq.w	800687e <_printf_i+0x136>
 8006778:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800677c:	f884 1042 	strb.w	r1, [r4, #66]	; 0x42
 8006780:	e032      	b.n	80067e8 <_printf_i+0xa0>
 8006782:	2964      	cmp	r1, #100	; 0x64
 8006784:	d001      	beq.n	800678a <_printf_i+0x42>
 8006786:	2969      	cmp	r1, #105	; 0x69
 8006788:	d1f6      	bne.n	8006778 <_printf_i+0x30>
 800678a:	6820      	ldr	r0, [r4, #0]
 800678c:	6813      	ldr	r3, [r2, #0]
 800678e:	0605      	lsls	r5, r0, #24
 8006790:	f103 0104 	add.w	r1, r3, #4
 8006794:	d52a      	bpl.n	80067ec <_printf_i+0xa4>
 8006796:	681b      	ldr	r3, [r3, #0]
 8006798:	6011      	str	r1, [r2, #0]
 800679a:	2b00      	cmp	r3, #0
 800679c:	da03      	bge.n	80067a6 <_printf_i+0x5e>
 800679e:	222d      	movs	r2, #45	; 0x2d
 80067a0:	425b      	negs	r3, r3
 80067a2:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 80067a6:	486f      	ldr	r0, [pc, #444]	; (8006964 <_printf_i+0x21c>)
 80067a8:	220a      	movs	r2, #10
 80067aa:	e039      	b.n	8006820 <_printf_i+0xd8>
 80067ac:	2973      	cmp	r1, #115	; 0x73
 80067ae:	f000 809d 	beq.w	80068ec <_printf_i+0x1a4>
 80067b2:	d808      	bhi.n	80067c6 <_printf_i+0x7e>
 80067b4:	296f      	cmp	r1, #111	; 0x6f
 80067b6:	d020      	beq.n	80067fa <_printf_i+0xb2>
 80067b8:	2970      	cmp	r1, #112	; 0x70
 80067ba:	d1dd      	bne.n	8006778 <_printf_i+0x30>
 80067bc:	6823      	ldr	r3, [r4, #0]
 80067be:	f043 0320 	orr.w	r3, r3, #32
 80067c2:	6023      	str	r3, [r4, #0]
 80067c4:	e003      	b.n	80067ce <_printf_i+0x86>
 80067c6:	2975      	cmp	r1, #117	; 0x75
 80067c8:	d017      	beq.n	80067fa <_printf_i+0xb2>
 80067ca:	2978      	cmp	r1, #120	; 0x78
 80067cc:	d1d4      	bne.n	8006778 <_printf_i+0x30>
 80067ce:	2378      	movs	r3, #120	; 0x78
 80067d0:	4865      	ldr	r0, [pc, #404]	; (8006968 <_printf_i+0x220>)
 80067d2:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 80067d6:	e055      	b.n	8006884 <_printf_i+0x13c>
 80067d8:	6813      	ldr	r3, [r2, #0]
 80067da:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80067de:	1d19      	adds	r1, r3, #4
 80067e0:	681b      	ldr	r3, [r3, #0]
 80067e2:	6011      	str	r1, [r2, #0]
 80067e4:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 80067e8:	2301      	movs	r3, #1
 80067ea:	e08c      	b.n	8006906 <_printf_i+0x1be>
 80067ec:	681b      	ldr	r3, [r3, #0]
 80067ee:	f010 0f40 	tst.w	r0, #64	; 0x40
 80067f2:	6011      	str	r1, [r2, #0]
 80067f4:	bf18      	it	ne
 80067f6:	b21b      	sxthne	r3, r3
 80067f8:	e7cf      	b.n	800679a <_printf_i+0x52>
 80067fa:	6813      	ldr	r3, [r2, #0]
 80067fc:	6825      	ldr	r5, [r4, #0]
 80067fe:	1d18      	adds	r0, r3, #4
 8006800:	6010      	str	r0, [r2, #0]
 8006802:	0628      	lsls	r0, r5, #24
 8006804:	d501      	bpl.n	800680a <_printf_i+0xc2>
 8006806:	681b      	ldr	r3, [r3, #0]
 8006808:	e002      	b.n	8006810 <_printf_i+0xc8>
 800680a:	0668      	lsls	r0, r5, #25
 800680c:	d5fb      	bpl.n	8006806 <_printf_i+0xbe>
 800680e:	881b      	ldrh	r3, [r3, #0]
 8006810:	296f      	cmp	r1, #111	; 0x6f
 8006812:	bf14      	ite	ne
 8006814:	220a      	movne	r2, #10
 8006816:	2208      	moveq	r2, #8
 8006818:	4852      	ldr	r0, [pc, #328]	; (8006964 <_printf_i+0x21c>)
 800681a:	2100      	movs	r1, #0
 800681c:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8006820:	6865      	ldr	r5, [r4, #4]
 8006822:	2d00      	cmp	r5, #0
 8006824:	60a5      	str	r5, [r4, #8]
 8006826:	f2c0 8095 	blt.w	8006954 <_printf_i+0x20c>
 800682a:	6821      	ldr	r1, [r4, #0]
 800682c:	f021 0104 	bic.w	r1, r1, #4
 8006830:	6021      	str	r1, [r4, #0]
 8006832:	2b00      	cmp	r3, #0
 8006834:	d13d      	bne.n	80068b2 <_printf_i+0x16a>
 8006836:	2d00      	cmp	r5, #0
 8006838:	f040 808e 	bne.w	8006958 <_printf_i+0x210>
 800683c:	4665      	mov	r5, ip
 800683e:	2a08      	cmp	r2, #8
 8006840:	d10b      	bne.n	800685a <_printf_i+0x112>
 8006842:	6823      	ldr	r3, [r4, #0]
 8006844:	07db      	lsls	r3, r3, #31
 8006846:	d508      	bpl.n	800685a <_printf_i+0x112>
 8006848:	6923      	ldr	r3, [r4, #16]
 800684a:	6862      	ldr	r2, [r4, #4]
 800684c:	429a      	cmp	r2, r3
 800684e:	bfde      	ittt	le
 8006850:	2330      	movle	r3, #48	; 0x30
 8006852:	f805 3c01 	strble.w	r3, [r5, #-1]
 8006856:	f105 35ff 	addle.w	r5, r5, #4294967295
 800685a:	ebac 0305 	sub.w	r3, ip, r5
 800685e:	6123      	str	r3, [r4, #16]
 8006860:	f8cd 8000 	str.w	r8, [sp]
 8006864:	463b      	mov	r3, r7
 8006866:	aa03      	add	r2, sp, #12
 8006868:	4621      	mov	r1, r4
 800686a:	4630      	mov	r0, r6
 800686c:	f7ff fef6 	bl	800665c <_printf_common>
 8006870:	3001      	adds	r0, #1
 8006872:	d14d      	bne.n	8006910 <_printf_i+0x1c8>
 8006874:	f04f 30ff 	mov.w	r0, #4294967295
 8006878:	b005      	add	sp, #20
 800687a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800687e:	4839      	ldr	r0, [pc, #228]	; (8006964 <_printf_i+0x21c>)
 8006880:	f884 1045 	strb.w	r1, [r4, #69]	; 0x45
 8006884:	6813      	ldr	r3, [r2, #0]
 8006886:	6821      	ldr	r1, [r4, #0]
 8006888:	1d1d      	adds	r5, r3, #4
 800688a:	681b      	ldr	r3, [r3, #0]
 800688c:	6015      	str	r5, [r2, #0]
 800688e:	060a      	lsls	r2, r1, #24
 8006890:	d50b      	bpl.n	80068aa <_printf_i+0x162>
 8006892:	07ca      	lsls	r2, r1, #31
 8006894:	bf44      	itt	mi
 8006896:	f041 0120 	orrmi.w	r1, r1, #32
 800689a:	6021      	strmi	r1, [r4, #0]
 800689c:	b91b      	cbnz	r3, 80068a6 <_printf_i+0x15e>
 800689e:	6822      	ldr	r2, [r4, #0]
 80068a0:	f022 0220 	bic.w	r2, r2, #32
 80068a4:	6022      	str	r2, [r4, #0]
 80068a6:	2210      	movs	r2, #16
 80068a8:	e7b7      	b.n	800681a <_printf_i+0xd2>
 80068aa:	064d      	lsls	r5, r1, #25
 80068ac:	bf48      	it	mi
 80068ae:	b29b      	uxthmi	r3, r3
 80068b0:	e7ef      	b.n	8006892 <_printf_i+0x14a>
 80068b2:	4665      	mov	r5, ip
 80068b4:	fbb3 f1f2 	udiv	r1, r3, r2
 80068b8:	fb02 3311 	mls	r3, r2, r1, r3
 80068bc:	5cc3      	ldrb	r3, [r0, r3]
 80068be:	f805 3d01 	strb.w	r3, [r5, #-1]!
 80068c2:	460b      	mov	r3, r1
 80068c4:	2900      	cmp	r1, #0
 80068c6:	d1f5      	bne.n	80068b4 <_printf_i+0x16c>
 80068c8:	e7b9      	b.n	800683e <_printf_i+0xf6>
 80068ca:	6813      	ldr	r3, [r2, #0]
 80068cc:	6825      	ldr	r5, [r4, #0]
 80068ce:	1d18      	adds	r0, r3, #4
 80068d0:	6961      	ldr	r1, [r4, #20]
 80068d2:	6010      	str	r0, [r2, #0]
 80068d4:	0628      	lsls	r0, r5, #24
 80068d6:	681b      	ldr	r3, [r3, #0]
 80068d8:	d501      	bpl.n	80068de <_printf_i+0x196>
 80068da:	6019      	str	r1, [r3, #0]
 80068dc:	e002      	b.n	80068e4 <_printf_i+0x19c>
 80068de:	066a      	lsls	r2, r5, #25
 80068e0:	d5fb      	bpl.n	80068da <_printf_i+0x192>
 80068e2:	8019      	strh	r1, [r3, #0]
 80068e4:	2300      	movs	r3, #0
 80068e6:	4665      	mov	r5, ip
 80068e8:	6123      	str	r3, [r4, #16]
 80068ea:	e7b9      	b.n	8006860 <_printf_i+0x118>
 80068ec:	6813      	ldr	r3, [r2, #0]
 80068ee:	1d19      	adds	r1, r3, #4
 80068f0:	6011      	str	r1, [r2, #0]
 80068f2:	681d      	ldr	r5, [r3, #0]
 80068f4:	6862      	ldr	r2, [r4, #4]
 80068f6:	2100      	movs	r1, #0
 80068f8:	4628      	mov	r0, r5
 80068fa:	f000 f837 	bl	800696c <memchr>
 80068fe:	b108      	cbz	r0, 8006904 <_printf_i+0x1bc>
 8006900:	1b40      	subs	r0, r0, r5
 8006902:	6060      	str	r0, [r4, #4]
 8006904:	6863      	ldr	r3, [r4, #4]
 8006906:	6123      	str	r3, [r4, #16]
 8006908:	2300      	movs	r3, #0
 800690a:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800690e:	e7a7      	b.n	8006860 <_printf_i+0x118>
 8006910:	6923      	ldr	r3, [r4, #16]
 8006912:	462a      	mov	r2, r5
 8006914:	4639      	mov	r1, r7
 8006916:	4630      	mov	r0, r6
 8006918:	47c0      	blx	r8
 800691a:	3001      	adds	r0, #1
 800691c:	d0aa      	beq.n	8006874 <_printf_i+0x12c>
 800691e:	6823      	ldr	r3, [r4, #0]
 8006920:	079b      	lsls	r3, r3, #30
 8006922:	d413      	bmi.n	800694c <_printf_i+0x204>
 8006924:	68e0      	ldr	r0, [r4, #12]
 8006926:	9b03      	ldr	r3, [sp, #12]
 8006928:	4298      	cmp	r0, r3
 800692a:	bfb8      	it	lt
 800692c:	4618      	movlt	r0, r3
 800692e:	e7a3      	b.n	8006878 <_printf_i+0x130>
 8006930:	2301      	movs	r3, #1
 8006932:	464a      	mov	r2, r9
 8006934:	4639      	mov	r1, r7
 8006936:	4630      	mov	r0, r6
 8006938:	47c0      	blx	r8
 800693a:	3001      	adds	r0, #1
 800693c:	d09a      	beq.n	8006874 <_printf_i+0x12c>
 800693e:	3501      	adds	r5, #1
 8006940:	68e3      	ldr	r3, [r4, #12]
 8006942:	9a03      	ldr	r2, [sp, #12]
 8006944:	1a9b      	subs	r3, r3, r2
 8006946:	42ab      	cmp	r3, r5
 8006948:	dcf2      	bgt.n	8006930 <_printf_i+0x1e8>
 800694a:	e7eb      	b.n	8006924 <_printf_i+0x1dc>
 800694c:	2500      	movs	r5, #0
 800694e:	f104 0919 	add.w	r9, r4, #25
 8006952:	e7f5      	b.n	8006940 <_printf_i+0x1f8>
 8006954:	2b00      	cmp	r3, #0
 8006956:	d1ac      	bne.n	80068b2 <_printf_i+0x16a>
 8006958:	7803      	ldrb	r3, [r0, #0]
 800695a:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800695e:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8006962:	e76c      	b.n	800683e <_printf_i+0xf6>
 8006964:	080094bd 	.word	0x080094bd
 8006968:	080094ce 	.word	0x080094ce

0800696c <memchr>:
 800696c:	b510      	push	{r4, lr}
 800696e:	b2c9      	uxtb	r1, r1
 8006970:	4402      	add	r2, r0
 8006972:	4290      	cmp	r0, r2
 8006974:	4603      	mov	r3, r0
 8006976:	d101      	bne.n	800697c <memchr+0x10>
 8006978:	2300      	movs	r3, #0
 800697a:	e003      	b.n	8006984 <memchr+0x18>
 800697c:	781c      	ldrb	r4, [r3, #0]
 800697e:	3001      	adds	r0, #1
 8006980:	428c      	cmp	r4, r1
 8006982:	d1f6      	bne.n	8006972 <memchr+0x6>
 8006984:	4618      	mov	r0, r3
 8006986:	bd10      	pop	{r4, pc}

08006988 <memmove>:
 8006988:	4288      	cmp	r0, r1
 800698a:	b510      	push	{r4, lr}
 800698c:	eb01 0302 	add.w	r3, r1, r2
 8006990:	d807      	bhi.n	80069a2 <memmove+0x1a>
 8006992:	1e42      	subs	r2, r0, #1
 8006994:	4299      	cmp	r1, r3
 8006996:	d00a      	beq.n	80069ae <memmove+0x26>
 8006998:	f811 4b01 	ldrb.w	r4, [r1], #1
 800699c:	f802 4f01 	strb.w	r4, [r2, #1]!
 80069a0:	e7f8      	b.n	8006994 <memmove+0xc>
 80069a2:	4283      	cmp	r3, r0
 80069a4:	d9f5      	bls.n	8006992 <memmove+0xa>
 80069a6:	1881      	adds	r1, r0, r2
 80069a8:	1ad2      	subs	r2, r2, r3
 80069aa:	42d3      	cmn	r3, r2
 80069ac:	d100      	bne.n	80069b0 <memmove+0x28>
 80069ae:	bd10      	pop	{r4, pc}
 80069b0:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 80069b4:	f801 4d01 	strb.w	r4, [r1, #-1]!
 80069b8:	e7f7      	b.n	80069aa <memmove+0x22>
	...

080069bc <_free_r>:
 80069bc:	b538      	push	{r3, r4, r5, lr}
 80069be:	4605      	mov	r5, r0
 80069c0:	2900      	cmp	r1, #0
 80069c2:	d043      	beq.n	8006a4c <_free_r+0x90>
 80069c4:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80069c8:	1f0c      	subs	r4, r1, #4
 80069ca:	2b00      	cmp	r3, #0
 80069cc:	bfb8      	it	lt
 80069ce:	18e4      	addlt	r4, r4, r3
 80069d0:	f000 f8d0 	bl	8006b74 <__malloc_lock>
 80069d4:	4a1e      	ldr	r2, [pc, #120]	; (8006a50 <_free_r+0x94>)
 80069d6:	6813      	ldr	r3, [r2, #0]
 80069d8:	4610      	mov	r0, r2
 80069da:	b933      	cbnz	r3, 80069ea <_free_r+0x2e>
 80069dc:	6063      	str	r3, [r4, #4]
 80069de:	6014      	str	r4, [r2, #0]
 80069e0:	4628      	mov	r0, r5
 80069e2:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80069e6:	f000 b8c6 	b.w	8006b76 <__malloc_unlock>
 80069ea:	42a3      	cmp	r3, r4
 80069ec:	d90b      	bls.n	8006a06 <_free_r+0x4a>
 80069ee:	6821      	ldr	r1, [r4, #0]
 80069f0:	1862      	adds	r2, r4, r1
 80069f2:	4293      	cmp	r3, r2
 80069f4:	bf01      	itttt	eq
 80069f6:	681a      	ldreq	r2, [r3, #0]
 80069f8:	685b      	ldreq	r3, [r3, #4]
 80069fa:	1852      	addeq	r2, r2, r1
 80069fc:	6022      	streq	r2, [r4, #0]
 80069fe:	6063      	str	r3, [r4, #4]
 8006a00:	6004      	str	r4, [r0, #0]
 8006a02:	e7ed      	b.n	80069e0 <_free_r+0x24>
 8006a04:	4613      	mov	r3, r2
 8006a06:	685a      	ldr	r2, [r3, #4]
 8006a08:	b10a      	cbz	r2, 8006a0e <_free_r+0x52>
 8006a0a:	42a2      	cmp	r2, r4
 8006a0c:	d9fa      	bls.n	8006a04 <_free_r+0x48>
 8006a0e:	6819      	ldr	r1, [r3, #0]
 8006a10:	1858      	adds	r0, r3, r1
 8006a12:	42a0      	cmp	r0, r4
 8006a14:	d10b      	bne.n	8006a2e <_free_r+0x72>
 8006a16:	6820      	ldr	r0, [r4, #0]
 8006a18:	4401      	add	r1, r0
 8006a1a:	1858      	adds	r0, r3, r1
 8006a1c:	4282      	cmp	r2, r0
 8006a1e:	6019      	str	r1, [r3, #0]
 8006a20:	d1de      	bne.n	80069e0 <_free_r+0x24>
 8006a22:	6810      	ldr	r0, [r2, #0]
 8006a24:	6852      	ldr	r2, [r2, #4]
 8006a26:	4401      	add	r1, r0
 8006a28:	6019      	str	r1, [r3, #0]
 8006a2a:	605a      	str	r2, [r3, #4]
 8006a2c:	e7d8      	b.n	80069e0 <_free_r+0x24>
 8006a2e:	d902      	bls.n	8006a36 <_free_r+0x7a>
 8006a30:	230c      	movs	r3, #12
 8006a32:	602b      	str	r3, [r5, #0]
 8006a34:	e7d4      	b.n	80069e0 <_free_r+0x24>
 8006a36:	6820      	ldr	r0, [r4, #0]
 8006a38:	1821      	adds	r1, r4, r0
 8006a3a:	428a      	cmp	r2, r1
 8006a3c:	bf01      	itttt	eq
 8006a3e:	6811      	ldreq	r1, [r2, #0]
 8006a40:	6852      	ldreq	r2, [r2, #4]
 8006a42:	1809      	addeq	r1, r1, r0
 8006a44:	6021      	streq	r1, [r4, #0]
 8006a46:	6062      	str	r2, [r4, #4]
 8006a48:	605c      	str	r4, [r3, #4]
 8006a4a:	e7c9      	b.n	80069e0 <_free_r+0x24>
 8006a4c:	bd38      	pop	{r3, r4, r5, pc}
 8006a4e:	bf00      	nop
 8006a50:	20001464 	.word	0x20001464

08006a54 <_malloc_r>:
 8006a54:	b570      	push	{r4, r5, r6, lr}
 8006a56:	1ccd      	adds	r5, r1, #3
 8006a58:	f025 0503 	bic.w	r5, r5, #3
 8006a5c:	3508      	adds	r5, #8
 8006a5e:	2d0c      	cmp	r5, #12
 8006a60:	bf38      	it	cc
 8006a62:	250c      	movcc	r5, #12
 8006a64:	2d00      	cmp	r5, #0
 8006a66:	4606      	mov	r6, r0
 8006a68:	db01      	blt.n	8006a6e <_malloc_r+0x1a>
 8006a6a:	42a9      	cmp	r1, r5
 8006a6c:	d903      	bls.n	8006a76 <_malloc_r+0x22>
 8006a6e:	230c      	movs	r3, #12
 8006a70:	6033      	str	r3, [r6, #0]
 8006a72:	2000      	movs	r0, #0
 8006a74:	bd70      	pop	{r4, r5, r6, pc}
 8006a76:	f000 f87d 	bl	8006b74 <__malloc_lock>
 8006a7a:	4a21      	ldr	r2, [pc, #132]	; (8006b00 <_malloc_r+0xac>)
 8006a7c:	6814      	ldr	r4, [r2, #0]
 8006a7e:	4621      	mov	r1, r4
 8006a80:	b991      	cbnz	r1, 8006aa8 <_malloc_r+0x54>
 8006a82:	4c20      	ldr	r4, [pc, #128]	; (8006b04 <_malloc_r+0xb0>)
 8006a84:	6823      	ldr	r3, [r4, #0]
 8006a86:	b91b      	cbnz	r3, 8006a90 <_malloc_r+0x3c>
 8006a88:	4630      	mov	r0, r6
 8006a8a:	f000 f863 	bl	8006b54 <_sbrk_r>
 8006a8e:	6020      	str	r0, [r4, #0]
 8006a90:	4629      	mov	r1, r5
 8006a92:	4630      	mov	r0, r6
 8006a94:	f000 f85e 	bl	8006b54 <_sbrk_r>
 8006a98:	1c43      	adds	r3, r0, #1
 8006a9a:	d124      	bne.n	8006ae6 <_malloc_r+0x92>
 8006a9c:	230c      	movs	r3, #12
 8006a9e:	4630      	mov	r0, r6
 8006aa0:	6033      	str	r3, [r6, #0]
 8006aa2:	f000 f868 	bl	8006b76 <__malloc_unlock>
 8006aa6:	e7e4      	b.n	8006a72 <_malloc_r+0x1e>
 8006aa8:	680b      	ldr	r3, [r1, #0]
 8006aaa:	1b5b      	subs	r3, r3, r5
 8006aac:	d418      	bmi.n	8006ae0 <_malloc_r+0x8c>
 8006aae:	2b0b      	cmp	r3, #11
 8006ab0:	d90f      	bls.n	8006ad2 <_malloc_r+0x7e>
 8006ab2:	600b      	str	r3, [r1, #0]
 8006ab4:	18cc      	adds	r4, r1, r3
 8006ab6:	50cd      	str	r5, [r1, r3]
 8006ab8:	4630      	mov	r0, r6
 8006aba:	f000 f85c 	bl	8006b76 <__malloc_unlock>
 8006abe:	f104 000b 	add.w	r0, r4, #11
 8006ac2:	1d23      	adds	r3, r4, #4
 8006ac4:	f020 0007 	bic.w	r0, r0, #7
 8006ac8:	1ac3      	subs	r3, r0, r3
 8006aca:	d0d3      	beq.n	8006a74 <_malloc_r+0x20>
 8006acc:	425a      	negs	r2, r3
 8006ace:	50e2      	str	r2, [r4, r3]
 8006ad0:	e7d0      	b.n	8006a74 <_malloc_r+0x20>
 8006ad2:	684b      	ldr	r3, [r1, #4]
 8006ad4:	428c      	cmp	r4, r1
 8006ad6:	bf16      	itet	ne
 8006ad8:	6063      	strne	r3, [r4, #4]
 8006ada:	6013      	streq	r3, [r2, #0]
 8006adc:	460c      	movne	r4, r1
 8006ade:	e7eb      	b.n	8006ab8 <_malloc_r+0x64>
 8006ae0:	460c      	mov	r4, r1
 8006ae2:	6849      	ldr	r1, [r1, #4]
 8006ae4:	e7cc      	b.n	8006a80 <_malloc_r+0x2c>
 8006ae6:	1cc4      	adds	r4, r0, #3
 8006ae8:	f024 0403 	bic.w	r4, r4, #3
 8006aec:	42a0      	cmp	r0, r4
 8006aee:	d005      	beq.n	8006afc <_malloc_r+0xa8>
 8006af0:	1a21      	subs	r1, r4, r0
 8006af2:	4630      	mov	r0, r6
 8006af4:	f000 f82e 	bl	8006b54 <_sbrk_r>
 8006af8:	3001      	adds	r0, #1
 8006afa:	d0cf      	beq.n	8006a9c <_malloc_r+0x48>
 8006afc:	6025      	str	r5, [r4, #0]
 8006afe:	e7db      	b.n	8006ab8 <_malloc_r+0x64>
 8006b00:	20001464 	.word	0x20001464
 8006b04:	20001468 	.word	0x20001468

08006b08 <_realloc_r>:
 8006b08:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006b0a:	4607      	mov	r7, r0
 8006b0c:	4614      	mov	r4, r2
 8006b0e:	460e      	mov	r6, r1
 8006b10:	b921      	cbnz	r1, 8006b1c <_realloc_r+0x14>
 8006b12:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 8006b16:	4611      	mov	r1, r2
 8006b18:	f7ff bf9c 	b.w	8006a54 <_malloc_r>
 8006b1c:	b922      	cbnz	r2, 8006b28 <_realloc_r+0x20>
 8006b1e:	f7ff ff4d 	bl	80069bc <_free_r>
 8006b22:	4625      	mov	r5, r4
 8006b24:	4628      	mov	r0, r5
 8006b26:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8006b28:	f000 f826 	bl	8006b78 <_malloc_usable_size_r>
 8006b2c:	42a0      	cmp	r0, r4
 8006b2e:	d20f      	bcs.n	8006b50 <_realloc_r+0x48>
 8006b30:	4621      	mov	r1, r4
 8006b32:	4638      	mov	r0, r7
 8006b34:	f7ff ff8e 	bl	8006a54 <_malloc_r>
 8006b38:	4605      	mov	r5, r0
 8006b3a:	2800      	cmp	r0, #0
 8006b3c:	d0f2      	beq.n	8006b24 <_realloc_r+0x1c>
 8006b3e:	4631      	mov	r1, r6
 8006b40:	4622      	mov	r2, r4
 8006b42:	f7ff fc05 	bl	8006350 <memcpy>
 8006b46:	4631      	mov	r1, r6
 8006b48:	4638      	mov	r0, r7
 8006b4a:	f7ff ff37 	bl	80069bc <_free_r>
 8006b4e:	e7e9      	b.n	8006b24 <_realloc_r+0x1c>
 8006b50:	4635      	mov	r5, r6
 8006b52:	e7e7      	b.n	8006b24 <_realloc_r+0x1c>

08006b54 <_sbrk_r>:
 8006b54:	b538      	push	{r3, r4, r5, lr}
 8006b56:	2300      	movs	r3, #0
 8006b58:	4c05      	ldr	r4, [pc, #20]	; (8006b70 <_sbrk_r+0x1c>)
 8006b5a:	4605      	mov	r5, r0
 8006b5c:	4608      	mov	r0, r1
 8006b5e:	6023      	str	r3, [r4, #0]
 8006b60:	f7fe ff78 	bl	8005a54 <_sbrk>
 8006b64:	1c43      	adds	r3, r0, #1
 8006b66:	d102      	bne.n	8006b6e <_sbrk_r+0x1a>
 8006b68:	6823      	ldr	r3, [r4, #0]
 8006b6a:	b103      	cbz	r3, 8006b6e <_sbrk_r+0x1a>
 8006b6c:	602b      	str	r3, [r5, #0]
 8006b6e:	bd38      	pop	{r3, r4, r5, pc}
 8006b70:	20001ad0 	.word	0x20001ad0

08006b74 <__malloc_lock>:
 8006b74:	4770      	bx	lr

08006b76 <__malloc_unlock>:
 8006b76:	4770      	bx	lr

08006b78 <_malloc_usable_size_r>:
 8006b78:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8006b7c:	1f18      	subs	r0, r3, #4
 8006b7e:	2b00      	cmp	r3, #0
 8006b80:	bfbc      	itt	lt
 8006b82:	580b      	ldrlt	r3, [r1, r0]
 8006b84:	18c0      	addlt	r0, r0, r3
 8006b86:	4770      	bx	lr

08006b88 <_init>:
 8006b88:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006b8a:	bf00      	nop
 8006b8c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006b8e:	bc08      	pop	{r3}
 8006b90:	469e      	mov	lr, r3
 8006b92:	4770      	bx	lr

08006b94 <_fini>:
 8006b94:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006b96:	bf00      	nop
 8006b98:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006b9a:	bc08      	pop	{r3}
 8006b9c:	469e      	mov	lr, r3
 8006b9e:	4770      	bx	lr
