{
	"cts__timing__setup__tns__pre_repair": 0,
	"cts__timing__setup__ws__pre_repair": 518.156,
	"cts__clock__skew__setup__pre_repair": 181.62,
	"cts__clock__skew__hold__pre_repair": 181.62,
	"cts__timing__drv__max_slew_limit__pre_repair": -1.82568,
	"cts__timing__drv__max_slew__pre_repair": 105,
	"cts__timing__drv__max_cap_limit__pre_repair": 0.000523146,
	"cts__timing__drv__max_cap__pre_repair": 0,
	"cts__timing__drv__max_fanout_limit__pre_repair": 0,
	"cts__timing__drv__max_fanout__pre_repair": 0,
	"cts__timing__drv__setup_violation_count__pre_repair": 0,
	"cts__timing__drv__hold_violation_count__pre_repair": 797,
	"cts__power__internal__total__pre_repair": 0.0603489,
	"cts__power__switching__total__pre_repair": 0.0241679,
	"cts__power__leakage__total__pre_repair": 0.00362652,
	"cts__power__total__pre_repair": 0.0881433,
	"cts__design__io__pre_repair": 1416,
	"cts__design__die__area__pre_repair": 330000,
	"cts__design__core__area__pre_repair": 318395,
	"cts__design__instance__count__pre_repair": 165569,
	"cts__design__instance__area__pre_repair": 52140,
	"cts__design__instance__count__stdcell__pre_repair": 165541,
	"cts__design__instance__area__stdcell__pre_repair": 18796.3,
	"cts__design__instance__count__macros__pre_repair": 28,
	"cts__design__instance__area__macros__pre_repair": 33343.6,
	"cts__design__instance__utilization__pre_repair": 0.163759,
	"cts__design__instance__utilization__stdcell__pre_repair": 0.0659401,
	"cts__timing__setup__tns__post_repair": 0,
	"cts__timing__setup__ws__post_repair": 518.156,
	"cts__clock__skew__setup__post_repair": 192.663,
	"cts__clock__skew__hold__post_repair": 192.663,
	"cts__timing__drv__max_slew_limit__post_repair": -0.184819,
	"cts__timing__drv__max_slew__post_repair": 104,
	"cts__timing__drv__max_cap_limit__post_repair": 0.000523146,
	"cts__timing__drv__max_cap__post_repair": 0,
	"cts__timing__drv__max_fanout_limit__post_repair": 0,
	"cts__timing__drv__max_fanout__post_repair": 0,
	"cts__timing__drv__setup_violation_count__post_repair": 0,
	"cts__timing__drv__hold_violation_count__post_repair": 19,
	"cts__power__internal__total__post_repair": 0.0603649,
	"cts__power__switching__total__post_repair": 0.0241848,
	"cts__power__leakage__total__post_repair": 0.00362653,
	"cts__power__total__post_repair": 0.0881761,
	"cts__design__io__post_repair": 1416,
	"cts__design__die__area__post_repair": 330000,
	"cts__design__core__area__post_repair": 318395,
	"cts__design__instance__count__post_repair": 165574,
	"cts__design__instance__area__post_repair": 52141.5,
	"cts__design__instance__count__stdcell__post_repair": 165546,
	"cts__design__instance__area__stdcell__post_repair": 18797.9,
	"cts__design__instance__count__macros__post_repair": 28,
	"cts__design__instance__area__macros__post_repair": 33343.6,
	"cts__design__instance__utilization__post_repair": 0.163763,
	"cts__design__instance__utilization__stdcell__post_repair": 0.0659455,
	"cts__design__instance__displacement__total": 244.444,
	"cts__design__instance__displacement__mean": 0.001,
	"cts__design__instance__displacement__max": 6.043,
	"cts__route__wirelength__estimated": 1.34768e+06,
	"cts__design__instance__count__setup_buffer": 0,
	"cts__design__instance__count__hold_buffer": 46,
	"cts__design__instance__displacement__total": 26.362,
	"cts__design__instance__displacement__mean": 0,
	"cts__design__instance__displacement__max": 4.811,
	"cts__route__wirelength__estimated": 1.34816e+06,
	"cts__design__violations": 0,
	"cts__timing__setup__tns": 0,
	"cts__timing__setup__ws": 514.057,
	"cts__clock__skew__setup": 191.095,
	"cts__clock__skew__hold": 191.095,
	"cts__timing__drv__max_slew_limit": -0.182323,
	"cts__timing__drv__max_slew": 72,
	"cts__timing__drv__max_cap_limit": 0.0109879,
	"cts__timing__drv__max_cap": 0,
	"cts__timing__drv__max_fanout_limit": 0,
	"cts__timing__drv__max_fanout": 0,
	"cts__timing__drv__setup_violation_count": 0,
	"cts__timing__drv__hold_violation_count": 0,
	"cts__power__internal__total": 0.0603664,
	"cts__power__switching__total": 0.0242385,
	"cts__power__leakage__total": 0.00362653,
	"cts__power__total": 0.0882314,
	"cts__design__io": 1416,
	"cts__design__die__area": 330000,
	"cts__design__core__area": 318395,
	"cts__design__instance__count": 165620,
	"cts__design__instance__area": 52144.9,
	"cts__design__instance__count__stdcell": 165592,
	"cts__design__instance__area__stdcell": 18801.2,
	"cts__design__instance__count__macros": 28,
	"cts__design__instance__area__macros": 33343.6,
	"cts__design__instance__utilization": 0.163774,
	"cts__design__instance__utilization__stdcell": 0.0659573
}