Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Thu Dec 31 17:13:09 2020
| Host         : DESKTOP-OVMD9EA running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file audio_visual_equalizer_timing_summary_routed.rpt -pb audio_visual_equalizer_timing_summary_routed.pb -rpx audio_visual_equalizer_timing_summary_routed.rpx -warn_on_violation
| Design       : audio_visual_equalizer
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (4)
6. checking no_output_delay (6)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (4)
------------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (6)
-------------------------------
 There are 6 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.621        0.000                      0                  233        0.137        0.000                      0                  233        3.000        0.000                       0                   150  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)       Period(ns)      Frequency(MHz)
-----                 ------------       ----------      --------------
sys_clk_pin           {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0  {0.000 12.500}     25.000          40.000          
  clkfbout_clk_wiz_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin                 2.809        0.000                      0                  160        0.137        0.000                      0                  160        3.000        0.000                       0                    96  
  clk_out1_clk_wiz_0       19.520        0.000                      0                   73        0.204        0.000                      0                   73       12.000        0.000                       0                    51  
  clkfbout_clk_wiz_0                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock          To Clock                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------          --------                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
sys_clk_pin         clk_out1_clk_wiz_0        0.621        0.000                      0                    3        0.324        0.000                      0                    3  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        2.809ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.137ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.809ns  (required time - arrival time)
  Source:                 add_ball/position_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            add_ball/size_y_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.050ns  (logic 2.224ns (31.545%)  route 4.826ns (68.455%))
  Logic Levels:           7  (CARRY4=2 LUT2=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.016ns = ( 15.016 - 10.000 ) 
    Source Clock Delay      (SCD):    5.333ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=95, routed)          1.730     5.333    add_ball/clk_in_IBUF_BUFG
    SLICE_X89Y89         FDRE                                         r  add_ball/position_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y89         FDRE (Prop_fdre_C_Q)         0.456     5.789 r  add_ball/position_reg[12]/Q
                         net (fo=70, routed)          1.774     7.563    add_ball/position[12]
    SLICE_X82Y97         LUT2 (Prop_lut2_I0_O)        0.124     7.687 r  add_ball/size_y[9]_i_238/O
                         net (fo=1, routed)           0.000     7.687    add_ball/size_y[9]_i_238_n_0
    SLICE_X82Y97         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     8.085 r  add_ball/size_y_reg[9]_i_84/CO[3]
                         net (fo=1, routed)           0.000     8.085    add_ball/size_y_reg[9]_i_84_n_0
    SLICE_X82Y98         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     8.356 f  add_ball/size_y_reg[9]_i_23/CO[0]
                         net (fo=5, routed)           1.255     9.610    add_ball/size_y232_in
    SLICE_X87Y102        LUT4 (Prop_lut4_I1_O)        0.401    10.011 f  add_ball/size_y[8]_i_3/O
                         net (fo=3, routed)           0.737    10.748    add_ball/size_y[8]_i_3_n_0
    SLICE_X87Y101        LUT6 (Prop_lut6_I2_O)        0.326    11.074 r  add_ball/size_y[6]_i_28/O
                         net (fo=1, routed)           0.348    11.422    add_ball/size_y[6]_i_28_n_0
    SLICE_X86Y101        LUT6 (Prop_lut6_I3_O)        0.124    11.546 r  add_ball/size_y[6]_i_6/O
                         net (fo=1, routed)           0.713    12.259    add_ball/size_y[6]_i_6_n_0
    SLICE_X83Y104        LUT6 (Prop_lut6_I5_O)        0.124    12.383 r  add_ball/size_y[6]_i_1/O
                         net (fo=1, routed)           0.000    12.383    add_ball/size_y[6]_i_1_n_0
    SLICE_X83Y104        FDRE                                         r  add_ball/size_y_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_in (IN)
                         net (fo=0)                   0.000    10.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=95, routed)          1.594    15.016    add_ball/clk_in_IBUF_BUFG
    SLICE_X83Y104        FDRE                                         r  add_ball/size_y_reg[6]/C
                         clock pessimism              0.180    15.196    
                         clock uncertainty           -0.035    15.161    
    SLICE_X83Y104        FDRE (Setup_fdre_C_D)        0.031    15.192    add_ball/size_y_reg[6]
  -------------------------------------------------------------------
                         required time                         15.192    
                         arrival time                         -12.383    
  -------------------------------------------------------------------
                         slack                                  2.809    

Slack (MET) :             2.862ns  (required time - arrival time)
  Source:                 add_ball/position_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            add_ball/size_y_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.000ns  (logic 2.285ns (32.644%)  route 4.715ns (67.356%))
  Logic Levels:           8  (CARRY4=3 LUT2=2 LUT6=3)
  Clock Path Skew:        -0.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.017ns = ( 15.017 - 10.000 ) 
    Source Clock Delay      (SCD):    5.331ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=95, routed)          1.728     5.331    add_ball/clk_in_IBUF_BUFG
    SLICE_X84Y89         FDRE                                         r  add_ball/position_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y89         FDRE (Prop_fdre_C_Q)         0.518     5.849 r  add_ball/position_reg[3]/Q
                         net (fo=83, routed)          1.321     7.170    add_ball/position[3]
    SLICE_X78Y91         LUT2 (Prop_lut2_I0_O)        0.124     7.294 r  add_ball/size_y[7]_i_127/O
                         net (fo=1, routed)           0.000     7.294    add_ball/size_y[7]_i_127_n_0
    SLICE_X78Y91         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.827 r  add_ball/size_y_reg[7]_i_74/CO[3]
                         net (fo=1, routed)           0.000     7.827    add_ball/size_y_reg[7]_i_74_n_0
    SLICE_X78Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.944 r  add_ball/size_y_reg[7]_i_29/CO[3]
                         net (fo=1, routed)           0.000     7.944    add_ball/size_y_reg[7]_i_29_n_0
    SLICE_X78Y93         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     8.198 r  add_ball/size_y_reg[7]_i_11/CO[0]
                         net (fo=3, routed)           0.973     9.170    add_ball/size_y213_in
    SLICE_X82Y95         LUT2 (Prop_lut2_I1_O)        0.367     9.537 r  add_ball/size_y[5]_i_8/O
                         net (fo=4, routed)           0.682    10.220    add_ball/size_y[5]_i_8_n_0
    SLICE_X82Y95         LUT6 (Prop_lut6_I0_O)        0.124    10.344 r  add_ball/size_y[4]_i_8/O
                         net (fo=1, routed)           1.153    11.497    add_ball/size_y[4]_i_8_n_0
    SLICE_X88Y101        LUT6 (Prop_lut6_I1_O)        0.124    11.621 r  add_ball/size_y[4]_i_3/O
                         net (fo=1, routed)           0.585    12.207    add_ball/size_y[4]_i_3_n_0
    SLICE_X82Y102        LUT6 (Prop_lut6_I1_O)        0.124    12.331 r  add_ball/size_y[4]_i_1/O
                         net (fo=1, routed)           0.000    12.331    add_ball/size_y[4]_i_1_n_0
    SLICE_X82Y102        FDRE                                         r  add_ball/size_y_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_in (IN)
                         net (fo=0)                   0.000    10.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=95, routed)          1.595    15.017    add_ball/clk_in_IBUF_BUFG
    SLICE_X82Y102        FDRE                                         r  add_ball/size_y_reg[4]/C
                         clock pessimism              0.180    15.197    
                         clock uncertainty           -0.035    15.162    
    SLICE_X82Y102        FDRE (Setup_fdre_C_D)        0.031    15.193    add_ball/size_y_reg[4]
  -------------------------------------------------------------------
                         required time                         15.193    
                         arrival time                         -12.331    
  -------------------------------------------------------------------
                         slack                                  2.862    

Slack (MET) :             2.884ns  (required time - arrival time)
  Source:                 add_ball/position_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            add_ball/size_y_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.977ns  (logic 2.420ns (34.687%)  route 4.557ns (65.313%))
  Logic Levels:           7  (CARRY4=2 LUT2=2 LUT6=3)
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.017ns = ( 15.017 - 10.000 ) 
    Source Clock Delay      (SCD):    5.333ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=95, routed)          1.730     5.333    add_ball/clk_in_IBUF_BUFG
    SLICE_X88Y89         FDRE                                         r  add_ball/position_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y89         FDRE (Prop_fdre_C_Q)         0.518     5.851 r  add_ball/position_reg[9]/Q
                         net (fo=82, routed)          1.169     7.020    add_ball/position[9]
    SLICE_X87Y92         LUT2 (Prop_lut2_I0_O)        0.124     7.144 r  add_ball/size_y[9]_i_212/O
                         net (fo=1, routed)           0.000     7.144    add_ball/size_y[9]_i_212_n_0
    SLICE_X87Y92         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.676 r  add_ball/size_y_reg[9]_i_71/CO[3]
                         net (fo=1, routed)           0.000     7.676    add_ball/size_y_reg[9]_i_71_n_0
    SLICE_X87Y93         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.947 f  add_ball/size_y_reg[9]_i_19/CO[0]
                         net (fo=4, routed)           1.332     9.279    add_ball/size_y225_in
    SLICE_X89Y99         LUT2 (Prop_lut2_I1_O)        0.401     9.680 f  add_ball/size_y[4]_i_16/O
                         net (fo=3, routed)           0.950    10.630    add_ball/size_y[4]_i_16_n_0
    SLICE_X88Y100        LUT6 (Prop_lut6_I5_O)        0.326    10.956 f  add_ball/size_y[2]_i_8/O
                         net (fo=1, routed)           0.641    11.597    add_ball/size_y[2]_i_8_n_0
    SLICE_X88Y101        LUT6 (Prop_lut6_I3_O)        0.124    11.721 r  add_ball/size_y[2]_i_2/O
                         net (fo=1, routed)           0.465    12.185    add_ball/size_y[2]_i_2_n_0
    SLICE_X82Y102        LUT6 (Prop_lut6_I1_O)        0.124    12.309 r  add_ball/size_y[2]_i_1/O
                         net (fo=1, routed)           0.000    12.309    add_ball/size_y[2]_i_1_n_0
    SLICE_X82Y102        FDRE                                         r  add_ball/size_y_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_in (IN)
                         net (fo=0)                   0.000    10.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=95, routed)          1.595    15.017    add_ball/clk_in_IBUF_BUFG
    SLICE_X82Y102        FDRE                                         r  add_ball/size_y_reg[2]/C
                         clock pessimism              0.180    15.197    
                         clock uncertainty           -0.035    15.162    
    SLICE_X82Y102        FDRE (Setup_fdre_C_D)        0.032    15.194    add_ball/size_y_reg[2]
  -------------------------------------------------------------------
                         required time                         15.194    
                         arrival time                         -12.309    
  -------------------------------------------------------------------
                         slack                                  2.884    

Slack (MET) :             2.890ns  (required time - arrival time)
  Source:                 add_ball/position_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            add_ball/size_y_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.971ns  (logic 1.906ns (27.342%)  route 5.065ns (72.658%))
  Logic Levels:           6  (CARRY4=2 LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.016ns = ( 15.016 - 10.000 ) 
    Source Clock Delay      (SCD):    5.331ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=95, routed)          1.728     5.331    add_ball/clk_in_IBUF_BUFG
    SLICE_X84Y89         FDRE                                         r  add_ball/position_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y89         FDRE (Prop_fdre_C_Q)         0.518     5.849 f  add_ball/position_reg[5]/Q
                         net (fo=82, routed)          1.935     7.784    add_ball/position[5]
    SLICE_X79Y101        LUT2 (Prop_lut2_I0_O)        0.124     7.908 r  add_ball/size_y[9]_i_158/O
                         net (fo=1, routed)           0.000     7.908    add_ball/size_y[9]_i_158_n_0
    SLICE_X79Y101        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.458 r  add_ball/size_y_reg[9]_i_48/CO[3]
                         net (fo=1, routed)           0.000     8.458    add_ball/size_y_reg[9]_i_48_n_0
    SLICE_X79Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.572 f  add_ball/size_y_reg[9]_i_12/CO[3]
                         net (fo=4, routed)           1.336     9.908    add_ball/size_y259_in
    SLICE_X81Y102        LUT6 (Prop_lut6_I0_O)        0.124    10.032 f  add_ball/size_y[9]_i_3/O
                         net (fo=5, routed)           1.170    11.202    add_ball/size_y[9]_i_3_n_0
    SLICE_X82Y104        LUT4 (Prop_lut4_I0_O)        0.150    11.352 r  add_ball/size_y[7]_i_5/O
                         net (fo=1, routed)           0.624    11.976    add_ball/size_y[7]_i_5_n_0
    SLICE_X83Y104        LUT6 (Prop_lut6_I3_O)        0.326    12.302 r  add_ball/size_y[7]_i_1/O
                         net (fo=1, routed)           0.000    12.302    add_ball/size_y[7]_i_1_n_0
    SLICE_X83Y104        FDRE                                         r  add_ball/size_y_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_in (IN)
                         net (fo=0)                   0.000    10.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=95, routed)          1.594    15.016    add_ball/clk_in_IBUF_BUFG
    SLICE_X83Y104        FDRE                                         r  add_ball/size_y_reg[7]/C
                         clock pessimism              0.180    15.196    
                         clock uncertainty           -0.035    15.161    
    SLICE_X83Y104        FDRE (Setup_fdre_C_D)        0.031    15.192    add_ball/size_y_reg[7]
  -------------------------------------------------------------------
                         required time                         15.192    
                         arrival time                         -12.302    
  -------------------------------------------------------------------
                         slack                                  2.890    

Slack (MET) :             2.942ns  (required time - arrival time)
  Source:                 add_ball/position_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            add_ball/size_y_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.917ns  (logic 2.327ns (33.641%)  route 4.590ns (66.359%))
  Logic Levels:           7  (CARRY4=3 LUT2=1 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.016ns = ( 15.016 - 10.000 ) 
    Source Clock Delay      (SCD):    5.331ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=95, routed)          1.728     5.331    add_ball/clk_in_IBUF_BUFG
    SLICE_X85Y89         FDRE                                         r  add_ball/position_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y89         FDRE (Prop_fdre_C_Q)         0.456     5.787 r  add_ball/position_reg[2]/Q
                         net (fo=71, routed)          2.108     7.895    add_ball/position[2]
    SLICE_X78Y100        LUT2 (Prop_lut2_I0_O)        0.124     8.019 r  add_ball/size_y[6]_i_63/O
                         net (fo=1, routed)           0.000     8.019    add_ball/size_y[6]_i_63_n_0
    SLICE_X78Y100        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.552 r  add_ball/size_y_reg[6]_i_29/CO[3]
                         net (fo=1, routed)           0.000     8.552    add_ball/size_y_reg[6]_i_29_n_0
    SLICE_X78Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.669 r  add_ball/size_y_reg[6]_i_7/CO[3]
                         net (fo=1, routed)           0.000     8.669    add_ball/size_y_reg[6]_i_7_n_0
    SLICE_X78Y102        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     8.923 r  add_ball/size_y_reg[6]_i_2/CO[0]
                         net (fo=5, routed)           1.033     9.956    add_ball/size_y264_in
    SLICE_X83Y101        LUT3 (Prop_lut3_I0_O)        0.393    10.349 r  add_ball/size_y[8]_i_2/O
                         net (fo=6, routed)           0.583    10.932    add_ball/size_y[8]_i_2_n_0
    SLICE_X81Y102        LUT6 (Prop_lut6_I1_O)        0.326    11.258 r  add_ball/size_y[5]_i_7/O
                         net (fo=1, routed)           0.865    12.124    add_ball/size_y[5]_i_7_n_0
    SLICE_X83Y105        LUT6 (Prop_lut6_I5_O)        0.124    12.248 r  add_ball/size_y[5]_i_1/O
                         net (fo=1, routed)           0.000    12.248    add_ball/size_y[5]_i_1_n_0
    SLICE_X83Y105        FDRE                                         r  add_ball/size_y_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_in (IN)
                         net (fo=0)                   0.000    10.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=95, routed)          1.594    15.016    add_ball/clk_in_IBUF_BUFG
    SLICE_X83Y105        FDRE                                         r  add_ball/size_y_reg[5]/C
                         clock pessimism              0.180    15.196    
                         clock uncertainty           -0.035    15.161    
    SLICE_X83Y105        FDRE (Setup_fdre_C_D)        0.029    15.190    add_ball/size_y_reg[5]
  -------------------------------------------------------------------
                         required time                         15.190    
                         arrival time                         -12.248    
  -------------------------------------------------------------------
                         slack                                  2.942    

Slack (MET) :             3.118ns  (required time - arrival time)
  Source:                 add_ball/position_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            add_ball/size_y_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.743ns  (logic 2.203ns (32.670%)  route 4.540ns (67.330%))
  Logic Levels:           6  (CARRY4=3 LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.016ns = ( 15.016 - 10.000 ) 
    Source Clock Delay      (SCD):    5.331ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=95, routed)          1.728     5.331    add_ball/clk_in_IBUF_BUFG
    SLICE_X85Y89         FDRE                                         r  add_ball/position_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y89         FDRE (Prop_fdre_C_Q)         0.456     5.787 r  add_ball/position_reg[2]/Q
                         net (fo=71, routed)          2.108     7.895    add_ball/position[2]
    SLICE_X78Y100        LUT2 (Prop_lut2_I0_O)        0.124     8.019 r  add_ball/size_y[6]_i_63/O
                         net (fo=1, routed)           0.000     8.019    add_ball/size_y[6]_i_63_n_0
    SLICE_X78Y100        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.552 r  add_ball/size_y_reg[6]_i_29/CO[3]
                         net (fo=1, routed)           0.000     8.552    add_ball/size_y_reg[6]_i_29_n_0
    SLICE_X78Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.669 r  add_ball/size_y_reg[6]_i_7/CO[3]
                         net (fo=1, routed)           0.000     8.669    add_ball/size_y_reg[6]_i_7_n_0
    SLICE_X78Y102        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     8.923 f  add_ball/size_y_reg[6]_i_2/CO[0]
                         net (fo=5, routed)           1.033     9.956    add_ball/size_y264_in
    SLICE_X83Y101        LUT3 (Prop_lut3_I0_O)        0.393    10.349 f  add_ball/size_y[8]_i_2/O
                         net (fo=6, routed)           1.399    11.748    add_ball/size_y[8]_i_2_n_0
    SLICE_X83Y105        LUT6 (Prop_lut6_I2_O)        0.326    12.074 r  add_ball/size_y[8]_i_1/O
                         net (fo=1, routed)           0.000    12.074    add_ball/size_y[8]_i_1_n_0
    SLICE_X83Y105        FDRE                                         r  add_ball/size_y_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_in (IN)
                         net (fo=0)                   0.000    10.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=95, routed)          1.594    15.016    add_ball/clk_in_IBUF_BUFG
    SLICE_X83Y105        FDRE                                         r  add_ball/size_y_reg[8]/C
                         clock pessimism              0.180    15.196    
                         clock uncertainty           -0.035    15.161    
    SLICE_X83Y105        FDRE (Setup_fdre_C_D)        0.031    15.192    add_ball/size_y_reg[8]
  -------------------------------------------------------------------
                         required time                         15.192    
                         arrival time                         -12.074    
  -------------------------------------------------------------------
                         slack                                  3.118    

Slack (MET) :             3.184ns  (required time - arrival time)
  Source:                 add_ball/position_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            add_ball/size_y_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.723ns  (logic 2.327ns (34.612%)  route 4.396ns (65.388%))
  Logic Levels:           7  (CARRY4=3 LUT2=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.016ns = ( 15.016 - 10.000 ) 
    Source Clock Delay      (SCD):    5.331ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=95, routed)          1.728     5.331    add_ball/clk_in_IBUF_BUFG
    SLICE_X85Y89         FDRE                                         r  add_ball/position_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y89         FDRE (Prop_fdre_C_Q)         0.456     5.787 r  add_ball/position_reg[2]/Q
                         net (fo=71, routed)          2.108     7.895    add_ball/position[2]
    SLICE_X78Y100        LUT2 (Prop_lut2_I0_O)        0.124     8.019 r  add_ball/size_y[6]_i_63/O
                         net (fo=1, routed)           0.000     8.019    add_ball/size_y[6]_i_63_n_0
    SLICE_X78Y100        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.552 r  add_ball/size_y_reg[6]_i_29/CO[3]
                         net (fo=1, routed)           0.000     8.552    add_ball/size_y_reg[6]_i_29_n_0
    SLICE_X78Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.669 r  add_ball/size_y_reg[6]_i_7/CO[3]
                         net (fo=1, routed)           0.000     8.669    add_ball/size_y_reg[6]_i_7_n_0
    SLICE_X78Y102        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     8.923 f  add_ball/size_y_reg[6]_i_2/CO[0]
                         net (fo=5, routed)           1.033     9.956    add_ball/size_y264_in
    SLICE_X83Y101        LUT3 (Prop_lut3_I0_O)        0.393    10.349 f  add_ball/size_y[8]_i_2/O
                         net (fo=6, routed)           0.807    11.156    add_ball/size_y[8]_i_2_n_0
    SLICE_X85Y102        LUT6 (Prop_lut6_I5_O)        0.326    11.482 r  add_ball/size_y[9]_i_5/O
                         net (fo=1, routed)           0.448    11.930    add_ball/size_y[9]_i_5_n_0
    SLICE_X84Y103        LUT5 (Prop_lut5_I3_O)        0.124    12.054 r  add_ball/size_y[9]_i_1/O
                         net (fo=1, routed)           0.000    12.054    add_ball/size_y[9]_i_1_n_0
    SLICE_X84Y103        FDRE                                         r  add_ball/size_y_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_in (IN)
                         net (fo=0)                   0.000    10.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=95, routed)          1.594    15.016    add_ball/clk_in_IBUF_BUFG
    SLICE_X84Y103        FDRE                                         r  add_ball/size_y_reg[9]/C
                         clock pessimism              0.180    15.196    
                         clock uncertainty           -0.035    15.161    
    SLICE_X84Y103        FDRE (Setup_fdre_C_D)        0.077    15.238    add_ball/size_y_reg[9]
  -------------------------------------------------------------------
                         required time                         15.238    
                         arrival time                         -12.054    
  -------------------------------------------------------------------
                         slack                                  3.184    

Slack (MET) :             3.210ns  (required time - arrival time)
  Source:                 add_ball/position_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            add_ball/size_y_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.650ns  (logic 2.224ns (33.445%)  route 4.426ns (66.555%))
  Logic Levels:           7  (CARRY4=2 LUT2=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.017ns = ( 15.017 - 10.000 ) 
    Source Clock Delay      (SCD):    5.333ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=95, routed)          1.730     5.333    add_ball/clk_in_IBUF_BUFG
    SLICE_X89Y89         FDRE                                         r  add_ball/position_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y89         FDRE (Prop_fdre_C_Q)         0.456     5.789 r  add_ball/position_reg[12]/Q
                         net (fo=70, routed)          1.774     7.563    add_ball/position[12]
    SLICE_X82Y97         LUT2 (Prop_lut2_I0_O)        0.124     7.687 r  add_ball/size_y[9]_i_238/O
                         net (fo=1, routed)           0.000     7.687    add_ball/size_y[9]_i_238_n_0
    SLICE_X82Y97         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     8.085 r  add_ball/size_y_reg[9]_i_84/CO[3]
                         net (fo=1, routed)           0.000     8.085    add_ball/size_y_reg[9]_i_84_n_0
    SLICE_X82Y98         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     8.356 r  add_ball/size_y_reg[9]_i_23/CO[0]
                         net (fo=5, routed)           1.255     9.610    add_ball/size_y232_in
    SLICE_X87Y102        LUT4 (Prop_lut4_I1_O)        0.401    10.011 r  add_ball/size_y[8]_i_3/O
                         net (fo=3, routed)           0.826    10.837    add_ball/size_y[8]_i_3_n_0
    SLICE_X83Y101        LUT6 (Prop_lut6_I3_O)        0.326    11.163 r  add_ball/size_y[3]_i_7/O
                         net (fo=1, routed)           0.151    11.315    add_ball/size_y[3]_i_7_n_0
    SLICE_X83Y101        LUT6 (Prop_lut6_I0_O)        0.124    11.439 r  add_ball/size_y[3]_i_2/O
                         net (fo=1, routed)           0.420    11.858    add_ball/size_y[3]_i_2_n_0
    SLICE_X82Y102        LUT6 (Prop_lut6_I0_O)        0.124    11.982 r  add_ball/size_y[3]_i_1/O
                         net (fo=1, routed)           0.000    11.982    add_ball/size_y[3]_i_1_n_0
    SLICE_X82Y102        FDRE                                         r  add_ball/size_y_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_in (IN)
                         net (fo=0)                   0.000    10.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=95, routed)          1.595    15.017    add_ball/clk_in_IBUF_BUFG
    SLICE_X82Y102        FDRE                                         r  add_ball/size_y_reg[3]/C
                         clock pessimism              0.180    15.197    
                         clock uncertainty           -0.035    15.162    
    SLICE_X82Y102        FDRE (Setup_fdre_C_D)        0.031    15.193    add_ball/size_y_reg[3]
  -------------------------------------------------------------------
                         required time                         15.193    
                         arrival time                         -11.982    
  -------------------------------------------------------------------
                         slack                                  3.210    

Slack (MET) :             5.929ns  (required time - arrival time)
  Source:                 add_ball/count_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            add_ball/size_y_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.693ns  (logic 0.766ns (20.740%)  route 2.927ns (79.260%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.017ns = ( 15.017 - 10.000 ) 
    Source Clock Delay      (SCD):    5.335ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=95, routed)          1.732     5.335    add_ball/clk_in_IBUF_BUFG
    SLICE_X88Y95         FDRE                                         r  add_ball/count_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y95         FDRE (Prop_fdre_C_Q)         0.518     5.853 f  add_ball/count_reg[18]/Q
                         net (fo=2, routed)           0.857     6.710    add_ball/count_reg[18]
    SLICE_X89Y95         LUT5 (Prop_lut5_I2_O)        0.124     6.834 r  add_ball/position[16]_i_3/O
                         net (fo=1, routed)           0.796     7.630    add_ball/position[16]_i_3_n_0
    SLICE_X89Y94         LUT4 (Prop_lut4_I1_O)        0.124     7.754 r  add_ball/position[16]_i_1/O
                         net (fo=25, routed)          1.274     9.028    add_ball/eqOp
    SLICE_X82Y102        FDRE                                         r  add_ball/size_y_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_in (IN)
                         net (fo=0)                   0.000    10.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=95, routed)          1.595    15.017    add_ball/clk_in_IBUF_BUFG
    SLICE_X82Y102        FDRE                                         r  add_ball/size_y_reg[2]/C
                         clock pessimism              0.180    15.197    
                         clock uncertainty           -0.035    15.162    
    SLICE_X82Y102        FDRE (Setup_fdre_C_CE)      -0.205    14.957    add_ball/size_y_reg[2]
  -------------------------------------------------------------------
                         required time                         14.957    
                         arrival time                          -9.028    
  -------------------------------------------------------------------
                         slack                                  5.929    

Slack (MET) :             5.929ns  (required time - arrival time)
  Source:                 add_ball/count_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            add_ball/size_y_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.693ns  (logic 0.766ns (20.740%)  route 2.927ns (79.260%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.017ns = ( 15.017 - 10.000 ) 
    Source Clock Delay      (SCD):    5.335ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=95, routed)          1.732     5.335    add_ball/clk_in_IBUF_BUFG
    SLICE_X88Y95         FDRE                                         r  add_ball/count_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y95         FDRE (Prop_fdre_C_Q)         0.518     5.853 f  add_ball/count_reg[18]/Q
                         net (fo=2, routed)           0.857     6.710    add_ball/count_reg[18]
    SLICE_X89Y95         LUT5 (Prop_lut5_I2_O)        0.124     6.834 r  add_ball/position[16]_i_3/O
                         net (fo=1, routed)           0.796     7.630    add_ball/position[16]_i_3_n_0
    SLICE_X89Y94         LUT4 (Prop_lut4_I1_O)        0.124     7.754 r  add_ball/position[16]_i_1/O
                         net (fo=25, routed)          1.274     9.028    add_ball/eqOp
    SLICE_X82Y102        FDRE                                         r  add_ball/size_y_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_in (IN)
                         net (fo=0)                   0.000    10.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=95, routed)          1.595    15.017    add_ball/clk_in_IBUF_BUFG
    SLICE_X82Y102        FDRE                                         r  add_ball/size_y_reg[3]/C
                         clock pessimism              0.180    15.197    
                         clock uncertainty           -0.035    15.162    
    SLICE_X82Y102        FDRE (Setup_fdre_C_CE)      -0.205    14.957    add_ball/size_y_reg[3]
  -------------------------------------------------------------------
                         required time                         14.957    
                         arrival time                          -9.028    
  -------------------------------------------------------------------
                         slack                                  5.929    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 Deserializer/pdm_tmp_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Deserializer/data_o_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.233ns  (logic 0.141ns (60.437%)  route 0.092ns (39.563%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=95, routed)          0.604     1.523    Deserializer/clk_in_IBUF_BUFG
    SLICE_X85Y88         FDRE                                         r  Deserializer/pdm_tmp_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y88         FDRE (Prop_fdre_C_Q)         0.141     1.664 r  Deserializer/pdm_tmp_reg[6]/Q
                         net (fo=2, routed)           0.092     1.757    Deserializer/pdm_tmp[6]
    SLICE_X84Y88         FDRE                                         r  Deserializer/data_o_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=95, routed)          0.876     2.041    Deserializer/clk_in_IBUF_BUFG
    SLICE_X84Y88         FDRE                                         r  Deserializer/data_o_reg[6]/C
                         clock pessimism             -0.504     1.536    
    SLICE_X84Y88         FDRE (Hold_fdre_C_D)         0.083     1.619    Deserializer/data_o_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.619    
                         arrival time                           1.757    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 Deserializer/pdm_tmp_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Deserializer/data_o_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.164ns (66.369%)  route 0.083ns (33.631%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=95, routed)          0.605     1.524    Deserializer/clk_in_IBUF_BUFG
    SLICE_X84Y90         FDRE                                         r  Deserializer/pdm_tmp_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y90         FDRE (Prop_fdre_C_Q)         0.164     1.688 r  Deserializer/pdm_tmp_reg[15]/Q
                         net (fo=1, routed)           0.083     1.771    Deserializer/pdm_tmp[15]
    SLICE_X85Y90         FDRE                                         r  Deserializer/data_o_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=95, routed)          0.877     2.042    Deserializer/clk_in_IBUF_BUFG
    SLICE_X85Y90         FDRE                                         r  Deserializer/data_o_reg[15]/C
                         clock pessimism             -0.504     1.537    
    SLICE_X85Y90         FDRE (Hold_fdre_C_D)         0.055     1.592    Deserializer/data_o_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.592    
                         arrival time                           1.771    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 Deserializer/pdm_tmp_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Deserializer/data_o_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.141ns (52.967%)  route 0.125ns (47.033%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=95, routed)          0.604     1.523    Deserializer/clk_in_IBUF_BUFG
    SLICE_X85Y88         FDRE                                         r  Deserializer/pdm_tmp_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y88         FDRE (Prop_fdre_C_Q)         0.141     1.664 r  Deserializer/pdm_tmp_reg[4]/Q
                         net (fo=2, routed)           0.125     1.790    Deserializer/pdm_tmp[4]
    SLICE_X84Y87         FDRE                                         r  Deserializer/data_o_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=95, routed)          0.874     2.039    Deserializer/clk_in_IBUF_BUFG
    SLICE_X84Y87         FDRE                                         r  Deserializer/data_o_reg[4]/C
                         clock pessimism             -0.501     1.537    
    SLICE_X84Y87         FDRE (Hold_fdre_C_D)         0.063     1.600    Deserializer/data_o_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.600    
                         arrival time                           1.790    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 Deserializer/data_o_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            add_ball/position_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.164ns (59.419%)  route 0.112ns (40.581%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=95, routed)          0.604     1.523    Deserializer/clk_in_IBUF_BUFG
    SLICE_X84Y88         FDRE                                         r  Deserializer/data_o_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y88         FDRE (Prop_fdre_C_Q)         0.164     1.687 r  Deserializer/data_o_reg[10]/Q
                         net (fo=1, routed)           0.112     1.799    add_ball/D[10]
    SLICE_X85Y89         FDRE                                         r  add_ball/position_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=95, routed)          0.876     2.041    add_ball/clk_in_IBUF_BUFG
    SLICE_X85Y89         FDRE                                         r  add_ball/position_reg[10]/C
                         clock pessimism             -0.501     1.539    
    SLICE_X85Y89         FDRE (Hold_fdre_C_D)         0.070     1.609    add_ball/position_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.609    
                         arrival time                           1.799    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 Deserializer/data_o_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            add_ball/position_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.164ns (59.419%)  route 0.112ns (40.581%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=95, routed)          0.604     1.523    Deserializer/clk_in_IBUF_BUFG
    SLICE_X84Y88         FDRE                                         r  Deserializer/data_o_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y88         FDRE (Prop_fdre_C_Q)         0.164     1.687 r  Deserializer/data_o_reg[6]/Q
                         net (fo=1, routed)           0.112     1.799    add_ball/D[6]
    SLICE_X84Y89         FDRE                                         r  add_ball/position_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=95, routed)          0.876     2.041    add_ball/clk_in_IBUF_BUFG
    SLICE_X84Y89         FDRE                                         r  add_ball/position_reg[6]/C
                         clock pessimism             -0.501     1.539    
    SLICE_X84Y89         FDRE (Hold_fdre_C_D)         0.063     1.602    add_ball/position_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.602    
                         arrival time                           1.799    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 Deserializer/data_o_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            add_ball/position_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.164ns (59.419%)  route 0.112ns (40.581%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=95, routed)          0.605     1.524    Deserializer/clk_in_IBUF_BUFG
    SLICE_X88Y88         FDRE                                         r  Deserializer/data_o_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y88         FDRE (Prop_fdre_C_Q)         0.164     1.688 r  Deserializer/data_o_reg[8]/Q
                         net (fo=1, routed)           0.112     1.800    add_ball/D[8]
    SLICE_X88Y89         FDRE                                         r  add_ball/position_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=95, routed)          0.877     2.042    add_ball/clk_in_IBUF_BUFG
    SLICE_X88Y89         FDRE                                         r  add_ball/position_reg[8]/C
                         clock pessimism             -0.501     1.540    
    SLICE_X88Y89         FDRE (Hold_fdre_C_D)         0.063     1.603    add_ball/position_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.603    
                         arrival time                           1.800    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 Deserializer/data_o_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            add_ball/position_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.164ns (59.419%)  route 0.112ns (40.581%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=95, routed)          0.605     1.524    Deserializer/clk_in_IBUF_BUFG
    SLICE_X88Y88         FDRE                                         r  Deserializer/data_o_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y88         FDRE (Prop_fdre_C_Q)         0.164     1.688 r  Deserializer/data_o_reg[9]/Q
                         net (fo=1, routed)           0.112     1.800    add_ball/D[9]
    SLICE_X88Y89         FDRE                                         r  add_ball/position_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=95, routed)          0.877     2.042    add_ball/clk_in_IBUF_BUFG
    SLICE_X88Y89         FDRE                                         r  add_ball/position_reg[9]/C
                         clock pessimism             -0.501     1.540    
    SLICE_X88Y89         FDRE (Hold_fdre_C_D)         0.063     1.603    add_ball/position_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.603    
                         arrival time                           1.800    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 Deserializer/data_o_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            add_ball/position_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.164ns (58.521%)  route 0.116ns (41.479%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=95, routed)          0.603     1.522    Deserializer/clk_in_IBUF_BUFG
    SLICE_X84Y87         FDRE                                         r  Deserializer/data_o_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y87         FDRE (Prop_fdre_C_Q)         0.164     1.686 r  Deserializer/data_o_reg[5]/Q
                         net (fo=1, routed)           0.116     1.803    add_ball/D[5]
    SLICE_X84Y89         FDRE                                         r  add_ball/position_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=95, routed)          0.876     2.041    add_ball/clk_in_IBUF_BUFG
    SLICE_X84Y89         FDRE                                         r  add_ball/position_reg[5]/C
                         clock pessimism             -0.501     1.539    
    SLICE_X84Y89         FDRE (Hold_fdre_C_D)         0.063     1.602    add_ball/position_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.602    
                         arrival time                           1.803    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 Deserializer/data_o_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            add_ball/position_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.141ns (45.604%)  route 0.168ns (54.396%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=95, routed)          0.605     1.524    Deserializer/clk_in_IBUF_BUFG
    SLICE_X85Y90         FDRE                                         r  Deserializer/data_o_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y90         FDRE (Prop_fdre_C_Q)         0.141     1.665 r  Deserializer/data_o_reg[15]/Q
                         net (fo=1, routed)           0.168     1.834    add_ball/D[15]
    SLICE_X86Y90         FDRE                                         r  add_ball/position_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=95, routed)          0.878     2.043    add_ball/clk_in_IBUF_BUFG
    SLICE_X86Y90         FDRE                                         r  add_ball/position_reg[16]/C
                         clock pessimism             -0.479     1.563    
    SLICE_X86Y90         FDRE (Hold_fdre_C_D)         0.066     1.629    add_ball/position_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.629    
                         arrival time                           1.834    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 Deserializer/data_o_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            add_ball/position_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.164ns (58.521%)  route 0.116ns (41.479%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=95, routed)          0.603     1.522    Deserializer/clk_in_IBUF_BUFG
    SLICE_X84Y87         FDRE                                         r  Deserializer/data_o_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y87         FDRE (Prop_fdre_C_Q)         0.164     1.686 r  Deserializer/data_o_reg[3]/Q
                         net (fo=1, routed)           0.116     1.803    add_ball/D[3]
    SLICE_X84Y89         FDRE                                         r  add_ball/position_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=95, routed)          0.876     2.041    add_ball/clk_in_IBUF_BUFG
    SLICE_X84Y89         FDRE                                         r  add_ball/position_reg[3]/C
                         clock pessimism             -0.501     1.539    
    SLICE_X84Y89         FDRE (Hold_fdre_C_D)         0.059     1.598    add_ball/position_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.598    
                         arrival time                           1.803    
  -------------------------------------------------------------------
                         slack                                  0.204    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_in }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I             n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16   clk_in_IBUF_BUFG_inst/I
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKIN1
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X88Y100    Deserializer/clk_int_reg/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X86Y87     Deserializer/cnt_bits_reg[0]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X86Y87     Deserializer/cnt_bits_reg[1]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X86Y87     Deserializer/cnt_bits_reg[2]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X86Y87     Deserializer/cnt_bits_reg[3]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X86Y87     Deserializer/cnt_bits_reg[4]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X88Y96     add_ball/count_reg[21]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X88Y96     add_ball/count_reg[22]/C
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X84Y88     Deserializer/data_o_reg[10]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X84Y88     Deserializer/data_o_reg[1]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X84Y88     Deserializer/data_o_reg[2]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X84Y88     Deserializer/data_o_reg[6]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X85Y88     Deserializer/pdm_tmp_reg[3]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X85Y88     Deserializer/pdm_tmp_reg[4]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X85Y88     Deserializer/pdm_tmp_reg[5]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X85Y88     Deserializer/pdm_tmp_reg[6]/C
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X86Y87     Deserializer/cnt_bits_reg[0]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X86Y87     Deserializer/cnt_bits_reg[1]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X86Y87     Deserializer/cnt_bits_reg[2]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X86Y87     Deserializer/cnt_bits_reg[3]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X86Y87     Deserializer/cnt_bits_reg[4]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X83Y104    add_ball/size_y_reg[6]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X83Y104    add_ball/size_y_reg[7]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X88Y107    Deserializer/cnt_clk_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       19.520ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.204ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       12.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             19.520ns  (required time - arrival time)
  Source:                 vga_driver/h_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            vga_driver/hsync_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.824ns  (logic 0.890ns (18.451%)  route 3.934ns (81.549%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.009ns = ( 30.009 - 25.000 ) 
    Source Clock Delay      (SCD):    5.315ns
    Clock Pessimism Removal (CPR):    0.257ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=95, routed)          1.809     5.412    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     1.490 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     3.508    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.604 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=49, routed)          1.711     5.315    vga_driver/CLK
    SLICE_X80Y102        FDRE                                         r  vga_driver/h_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y102        FDRE (Prop_fdre_C_Q)         0.518     5.833 f  vga_driver/h_cnt_reg[0]/Q
                         net (fo=12, routed)          2.004     7.837    vga_driver/h_cnt_reg[0]
    SLICE_X80Y102        LUT6 (Prop_lut6_I2_O)        0.124     7.961 r  vga_driver/hsync_i_4/O
                         net (fo=1, routed)           0.796     8.757    vga_driver/hsync_i_4_n_0
    SLICE_X80Y103        LUT6 (Prop_lut6_I4_O)        0.124     8.881 r  vga_driver/hsync_i_3/O
                         net (fo=1, routed)           0.483     9.365    vga_driver/hsync_i_3_n_0
    SLICE_X80Y103        LUT4 (Prop_lut4_I3_O)        0.124     9.489 r  vga_driver/hsync_i_1/O
                         net (fo=1, routed)           0.650    10.139    vga_driver/hsync0
    SLICE_X74Y103        FDRE                                         r  vga_driver/hsync_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  clk_in (IN)
                         net (fo=0)                   0.000    25.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.920    28.331    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    28.422 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=95, routed)          1.683    30.105    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    26.411 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    28.334    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    28.425 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=49, routed)          1.584    30.009    vga_driver/CLK
    SLICE_X74Y103        FDRE                                         r  vga_driver/hsync_reg/C
                         clock pessimism              0.257    30.266    
                         clock uncertainty           -0.084    30.182    
    SLICE_X74Y103        FDRE (Setup_fdre_C_R)       -0.524    29.658    vga_driver/hsync_reg
  -------------------------------------------------------------------
                         required time                         29.658    
                         arrival time                         -10.139    
  -------------------------------------------------------------------
                         slack                                 19.520    

Slack (MET) :             19.805ns  (required time - arrival time)
  Source:                 vga_driver/h_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            vga_driver/v_cnt_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.649ns  (logic 0.890ns (19.146%)  route 3.759ns (80.854%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.024ns = ( 30.024 - 25.000 ) 
    Source Clock Delay      (SCD):    5.315ns
    Clock Pessimism Removal (CPR):    0.257ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=95, routed)          1.809     5.412    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     1.490 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     3.508    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.604 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=49, routed)          1.711     5.315    vga_driver/CLK
    SLICE_X80Y102        FDRE                                         r  vga_driver/h_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y102        FDRE (Prop_fdre_C_Q)         0.518     5.833 r  vga_driver/h_cnt_reg[0]/Q
                         net (fo=12, routed)          1.643     7.477    vga_driver/h_cnt_reg[0]
    SLICE_X79Y103        LUT6 (Prop_lut6_I0_O)        0.124     7.601 f  vga_driver/v_cnt[10]_i_5/O
                         net (fo=1, routed)           0.263     7.864    vga_driver/v_cnt[10]_i_5_n_0
    SLICE_X79Y103        LUT6 (Prop_lut6_I5_O)        0.124     7.988 r  vga_driver/v_cnt[10]_i_2/O
                         net (fo=12, routed)          1.162     9.150    vga_driver/eqOp
    SLICE_X84Y105        LUT2 (Prop_lut2_I1_O)        0.124     9.274 r  vga_driver/v_cnt[10]_i_1/O
                         net (fo=2, routed)           0.690     9.964    vga_driver/v_cnt0
    SLICE_X86Y103        FDRE                                         r  vga_driver/v_cnt_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  clk_in (IN)
                         net (fo=0)                   0.000    25.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.920    28.331    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    28.422 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=95, routed)          1.683    30.105    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    26.411 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    28.334    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    28.425 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=49, routed)          1.599    30.024    vga_driver/CLK
    SLICE_X86Y103        FDRE                                         r  vga_driver/v_cnt_reg[5]/C
                         clock pessimism              0.257    30.281    
                         clock uncertainty           -0.084    30.197    
    SLICE_X86Y103        FDRE (Setup_fdre_C_R)       -0.429    29.768    vga_driver/v_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         29.768    
                         arrival time                          -9.964    
  -------------------------------------------------------------------
                         slack                                 19.805    

Slack (MET) :             19.951ns  (required time - arrival time)
  Source:                 vga_driver/h_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            vga_driver/v_cnt_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.500ns  (logic 0.890ns (19.777%)  route 3.610ns (80.223%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.022ns = ( 30.022 - 25.000 ) 
    Source Clock Delay      (SCD):    5.315ns
    Clock Pessimism Removal (CPR):    0.257ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=95, routed)          1.809     5.412    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     1.490 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     3.508    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.604 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=49, routed)          1.711     5.315    vga_driver/CLK
    SLICE_X80Y102        FDRE                                         r  vga_driver/h_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y102        FDRE (Prop_fdre_C_Q)         0.518     5.833 r  vga_driver/h_cnt_reg[0]/Q
                         net (fo=12, routed)          1.643     7.477    vga_driver/h_cnt_reg[0]
    SLICE_X79Y103        LUT6 (Prop_lut6_I0_O)        0.124     7.601 f  vga_driver/v_cnt[10]_i_5/O
                         net (fo=1, routed)           0.263     7.864    vga_driver/v_cnt[10]_i_5_n_0
    SLICE_X79Y103        LUT6 (Prop_lut6_I5_O)        0.124     7.988 r  vga_driver/v_cnt[10]_i_2/O
                         net (fo=12, routed)          1.162     9.150    vga_driver/eqOp
    SLICE_X84Y105        LUT2 (Prop_lut2_I1_O)        0.124     9.274 r  vga_driver/v_cnt[10]_i_1/O
                         net (fo=2, routed)           0.541     9.815    vga_driver/v_cnt0
    SLICE_X85Y105        FDRE                                         r  vga_driver/v_cnt_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  clk_in (IN)
                         net (fo=0)                   0.000    25.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.920    28.331    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    28.422 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=95, routed)          1.683    30.105    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    26.411 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    28.334    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    28.425 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=49, routed)          1.597    30.022    vga_driver/CLK
    SLICE_X85Y105        FDRE                                         r  vga_driver/v_cnt_reg[10]/C
                         clock pessimism              0.257    30.279    
                         clock uncertainty           -0.084    30.195    
    SLICE_X85Y105        FDRE (Setup_fdre_C_R)       -0.429    29.766    vga_driver/v_cnt_reg[10]
  -------------------------------------------------------------------
                         required time                         29.766    
                         arrival time                          -9.815    
  -------------------------------------------------------------------
                         slack                                 19.951    

Slack (MET) :             20.507ns  (required time - arrival time)
  Source:                 vga_driver/v_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            vga_driver/vsync_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.858ns  (logic 0.890ns (23.070%)  route 2.968ns (76.930%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.020ns = ( 30.020 - 25.000 ) 
    Source Clock Delay      (SCD):    5.320ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=95, routed)          1.809     5.412    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     1.490 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     3.508    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.604 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=49, routed)          1.716     5.320    vga_driver/CLK
    SLICE_X84Y105        FDRE                                         r  vga_driver/v_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y105        FDRE (Prop_fdre_C_Q)         0.518     5.838 r  vga_driver/v_cnt_reg[0]/Q
                         net (fo=10, routed)          1.327     7.165    vga_driver/v_cnt_reg[0]
    SLICE_X84Y103        LUT6 (Prop_lut6_I1_O)        0.124     7.289 r  vga_driver/vsync_i_4/O
                         net (fo=1, routed)           0.810     8.099    vga_driver/vsync_i_4_n_0
    SLICE_X84Y104        LUT6 (Prop_lut6_I3_O)        0.124     8.223 r  vga_driver/vsync_i_2/O
                         net (fo=1, routed)           0.282     8.505    vga_driver/vsync_i_2_n_0
    SLICE_X84Y104        LUT6 (Prop_lut6_I0_O)        0.124     8.629 r  vga_driver/vsync_i_1/O
                         net (fo=1, routed)           0.549     9.178    vga_driver/vsync0
    SLICE_X84Y109        FDRE                                         r  vga_driver/vsync_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  clk_in (IN)
                         net (fo=0)                   0.000    25.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.920    28.331    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    28.422 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=95, routed)          1.683    30.105    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    26.411 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    28.334    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    28.425 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=49, routed)          1.595    30.020    vga_driver/CLK
    SLICE_X84Y109        FDRE                                         r  vga_driver/vsync_reg/C
                         clock pessimism              0.273    30.293    
                         clock uncertainty           -0.084    30.209    
    SLICE_X84Y109        FDRE (Setup_fdre_C_R)       -0.524    29.685    vga_driver/vsync_reg
  -------------------------------------------------------------------
                         required time                         29.685    
                         arrival time                          -9.178    
  -------------------------------------------------------------------
                         slack                                 20.507    

Slack (MET) :             20.927ns  (required time - arrival time)
  Source:                 vga_driver/h_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            vga_driver/v_cnt_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.748ns  (logic 0.766ns (20.438%)  route 2.982ns (79.562%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.022ns = ( 30.022 - 25.000 ) 
    Source Clock Delay      (SCD):    5.315ns
    Clock Pessimism Removal (CPR):    0.257ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=95, routed)          1.809     5.412    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     1.490 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     3.508    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.604 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=49, routed)          1.711     5.315    vga_driver/CLK
    SLICE_X80Y102        FDRE                                         r  vga_driver/h_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y102        FDRE (Prop_fdre_C_Q)         0.518     5.833 r  vga_driver/h_cnt_reg[0]/Q
                         net (fo=12, routed)          1.643     7.477    vga_driver/h_cnt_reg[0]
    SLICE_X79Y103        LUT6 (Prop_lut6_I0_O)        0.124     7.601 f  vga_driver/v_cnt[10]_i_5/O
                         net (fo=1, routed)           0.263     7.864    vga_driver/v_cnt[10]_i_5_n_0
    SLICE_X79Y103        LUT6 (Prop_lut6_I5_O)        0.124     7.988 r  vga_driver/v_cnt[10]_i_2/O
                         net (fo=12, routed)          1.076     9.063    vga_driver/eqOp
    SLICE_X85Y105        FDRE                                         r  vga_driver/v_cnt_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  clk_in (IN)
                         net (fo=0)                   0.000    25.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.920    28.331    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    28.422 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=95, routed)          1.683    30.105    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    26.411 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    28.334    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    28.425 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=49, routed)          1.597    30.022    vga_driver/CLK
    SLICE_X85Y105        FDRE                                         r  vga_driver/v_cnt_reg[10]/C
                         clock pessimism              0.257    30.279    
                         clock uncertainty           -0.084    30.195    
    SLICE_X85Y105        FDRE (Setup_fdre_C_CE)      -0.205    29.990    vga_driver/v_cnt_reg[10]
  -------------------------------------------------------------------
                         required time                         29.990    
                         arrival time                          -9.063    
  -------------------------------------------------------------------
                         slack                                 20.927    

Slack (MET) :             20.963ns  (required time - arrival time)
  Source:                 vga_driver/h_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            vga_driver/v_cnt_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.714ns  (logic 0.766ns (20.626%)  route 2.948ns (79.374%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.024ns = ( 30.024 - 25.000 ) 
    Source Clock Delay      (SCD):    5.315ns
    Clock Pessimism Removal (CPR):    0.257ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=95, routed)          1.809     5.412    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     1.490 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     3.508    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.604 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=49, routed)          1.711     5.315    vga_driver/CLK
    SLICE_X80Y102        FDRE                                         r  vga_driver/h_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y102        FDRE (Prop_fdre_C_Q)         0.518     5.833 r  vga_driver/h_cnt_reg[0]/Q
                         net (fo=12, routed)          1.643     7.477    vga_driver/h_cnt_reg[0]
    SLICE_X79Y103        LUT6 (Prop_lut6_I0_O)        0.124     7.601 f  vga_driver/v_cnt[10]_i_5/O
                         net (fo=1, routed)           0.263     7.864    vga_driver/v_cnt[10]_i_5_n_0
    SLICE_X79Y103        LUT6 (Prop_lut6_I5_O)        0.124     7.988 r  vga_driver/v_cnt[10]_i_2/O
                         net (fo=12, routed)          1.042     9.029    vga_driver/eqOp
    SLICE_X86Y104        FDRE                                         r  vga_driver/v_cnt_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  clk_in (IN)
                         net (fo=0)                   0.000    25.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.920    28.331    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    28.422 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=95, routed)          1.683    30.105    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    26.411 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    28.334    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    28.425 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=49, routed)          1.599    30.024    vga_driver/CLK
    SLICE_X86Y104        FDRE                                         r  vga_driver/v_cnt_reg[2]/C
                         clock pessimism              0.257    30.281    
                         clock uncertainty           -0.084    30.197    
    SLICE_X86Y104        FDRE (Setup_fdre_C_CE)      -0.205    29.992    vga_driver/v_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         29.992    
                         arrival time                          -9.029    
  -------------------------------------------------------------------
                         slack                                 20.963    

Slack (MET) :             20.963ns  (required time - arrival time)
  Source:                 vga_driver/h_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            vga_driver/v_cnt_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.714ns  (logic 0.766ns (20.626%)  route 2.948ns (79.374%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.024ns = ( 30.024 - 25.000 ) 
    Source Clock Delay      (SCD):    5.315ns
    Clock Pessimism Removal (CPR):    0.257ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=95, routed)          1.809     5.412    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     1.490 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     3.508    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.604 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=49, routed)          1.711     5.315    vga_driver/CLK
    SLICE_X80Y102        FDRE                                         r  vga_driver/h_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y102        FDRE (Prop_fdre_C_Q)         0.518     5.833 r  vga_driver/h_cnt_reg[0]/Q
                         net (fo=12, routed)          1.643     7.477    vga_driver/h_cnt_reg[0]
    SLICE_X79Y103        LUT6 (Prop_lut6_I0_O)        0.124     7.601 f  vga_driver/v_cnt[10]_i_5/O
                         net (fo=1, routed)           0.263     7.864    vga_driver/v_cnt[10]_i_5_n_0
    SLICE_X79Y103        LUT6 (Prop_lut6_I5_O)        0.124     7.988 r  vga_driver/v_cnt[10]_i_2/O
                         net (fo=12, routed)          1.042     9.029    vga_driver/eqOp
    SLICE_X86Y104        FDRE                                         r  vga_driver/v_cnt_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  clk_in (IN)
                         net (fo=0)                   0.000    25.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.920    28.331    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    28.422 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=95, routed)          1.683    30.105    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    26.411 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    28.334    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    28.425 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=49, routed)          1.599    30.024    vga_driver/CLK
    SLICE_X86Y104        FDRE                                         r  vga_driver/v_cnt_reg[3]/C
                         clock pessimism              0.257    30.281    
                         clock uncertainty           -0.084    30.197    
    SLICE_X86Y104        FDRE (Setup_fdre_C_CE)      -0.205    29.992    vga_driver/v_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         29.992    
                         arrival time                          -9.029    
  -------------------------------------------------------------------
                         slack                                 20.963    

Slack (MET) :             20.963ns  (required time - arrival time)
  Source:                 vga_driver/h_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            vga_driver/v_cnt_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.714ns  (logic 0.766ns (20.626%)  route 2.948ns (79.374%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.024ns = ( 30.024 - 25.000 ) 
    Source Clock Delay      (SCD):    5.315ns
    Clock Pessimism Removal (CPR):    0.257ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=95, routed)          1.809     5.412    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     1.490 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     3.508    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.604 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=49, routed)          1.711     5.315    vga_driver/CLK
    SLICE_X80Y102        FDRE                                         r  vga_driver/h_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y102        FDRE (Prop_fdre_C_Q)         0.518     5.833 r  vga_driver/h_cnt_reg[0]/Q
                         net (fo=12, routed)          1.643     7.477    vga_driver/h_cnt_reg[0]
    SLICE_X79Y103        LUT6 (Prop_lut6_I0_O)        0.124     7.601 f  vga_driver/v_cnt[10]_i_5/O
                         net (fo=1, routed)           0.263     7.864    vga_driver/v_cnt[10]_i_5_n_0
    SLICE_X79Y103        LUT6 (Prop_lut6_I5_O)        0.124     7.988 r  vga_driver/v_cnt[10]_i_2/O
                         net (fo=12, routed)          1.042     9.029    vga_driver/eqOp
    SLICE_X86Y104        FDRE                                         r  vga_driver/v_cnt_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  clk_in (IN)
                         net (fo=0)                   0.000    25.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.920    28.331    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    28.422 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=95, routed)          1.683    30.105    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    26.411 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    28.334    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    28.425 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=49, routed)          1.599    30.024    vga_driver/CLK
    SLICE_X86Y104        FDRE                                         r  vga_driver/v_cnt_reg[4]/C
                         clock pessimism              0.257    30.281    
                         clock uncertainty           -0.084    30.197    
    SLICE_X86Y104        FDRE (Setup_fdre_C_CE)      -0.205    29.992    vga_driver/v_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         29.992    
                         arrival time                          -9.029    
  -------------------------------------------------------------------
                         slack                                 20.963    

Slack (MET) :             21.107ns  (required time - arrival time)
  Source:                 vga_driver/h_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            vga_driver/v_cnt_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.571ns  (logic 0.766ns (21.453%)  route 2.805ns (78.547%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.024ns = ( 30.024 - 25.000 ) 
    Source Clock Delay      (SCD):    5.315ns
    Clock Pessimism Removal (CPR):    0.257ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=95, routed)          1.809     5.412    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     1.490 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     3.508    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.604 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=49, routed)          1.711     5.315    vga_driver/CLK
    SLICE_X80Y102        FDRE                                         r  vga_driver/h_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y102        FDRE (Prop_fdre_C_Q)         0.518     5.833 r  vga_driver/h_cnt_reg[0]/Q
                         net (fo=12, routed)          1.643     7.477    vga_driver/h_cnt_reg[0]
    SLICE_X79Y103        LUT6 (Prop_lut6_I0_O)        0.124     7.601 f  vga_driver/v_cnt[10]_i_5/O
                         net (fo=1, routed)           0.263     7.864    vga_driver/v_cnt[10]_i_5_n_0
    SLICE_X79Y103        LUT6 (Prop_lut6_I5_O)        0.124     7.988 r  vga_driver/v_cnt[10]_i_2/O
                         net (fo=12, routed)          0.898     8.886    vga_driver/eqOp
    SLICE_X86Y103        FDRE                                         r  vga_driver/v_cnt_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  clk_in (IN)
                         net (fo=0)                   0.000    25.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.920    28.331    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    28.422 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=95, routed)          1.683    30.105    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    26.411 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    28.334    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    28.425 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=49, routed)          1.599    30.024    vga_driver/CLK
    SLICE_X86Y103        FDRE                                         r  vga_driver/v_cnt_reg[5]/C
                         clock pessimism              0.257    30.281    
                         clock uncertainty           -0.084    30.197    
    SLICE_X86Y103        FDRE (Setup_fdre_C_CE)      -0.205    29.992    vga_driver/v_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         29.992    
                         arrival time                          -8.886    
  -------------------------------------------------------------------
                         slack                                 21.107    

Slack (MET) :             21.152ns  (required time - arrival time)
  Source:                 vga_driver/h_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            vga_driver/v_cnt_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.559ns  (logic 0.766ns (21.524%)  route 2.793ns (78.476%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.022ns = ( 30.022 - 25.000 ) 
    Source Clock Delay      (SCD):    5.315ns
    Clock Pessimism Removal (CPR):    0.257ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=95, routed)          1.809     5.412    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     1.490 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     3.508    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.604 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=49, routed)          1.711     5.315    vga_driver/CLK
    SLICE_X80Y102        FDRE                                         r  vga_driver/h_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y102        FDRE (Prop_fdre_C_Q)         0.518     5.833 r  vga_driver/h_cnt_reg[0]/Q
                         net (fo=12, routed)          1.643     7.477    vga_driver/h_cnt_reg[0]
    SLICE_X79Y103        LUT6 (Prop_lut6_I0_O)        0.124     7.601 f  vga_driver/v_cnt[10]_i_5/O
                         net (fo=1, routed)           0.263     7.864    vga_driver/v_cnt[10]_i_5_n_0
    SLICE_X79Y103        LUT6 (Prop_lut6_I5_O)        0.124     7.988 r  vga_driver/v_cnt[10]_i_2/O
                         net (fo=12, routed)          0.886     8.874    vga_driver/eqOp
    SLICE_X84Y105        FDRE                                         r  vga_driver/v_cnt_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  clk_in (IN)
                         net (fo=0)                   0.000    25.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.920    28.331    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    28.422 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=95, routed)          1.683    30.105    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    26.411 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    28.334    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    28.425 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=49, routed)          1.597    30.022    vga_driver/CLK
    SLICE_X84Y105        FDRE                                         r  vga_driver/v_cnt_reg[0]/C
                         clock pessimism              0.257    30.279    
                         clock uncertainty           -0.084    30.195    
    SLICE_X84Y105        FDRE (Setup_fdre_C_CE)      -0.169    30.026    vga_driver/v_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         30.026    
                         arrival time                          -8.874    
  -------------------------------------------------------------------
                         slack                                 21.152    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 vga_driver/h_cnt_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            vga_driver/h_cnt_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.186ns (50.822%)  route 0.180ns (49.178%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.514ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=95, routed)          0.624     1.544    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.248 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     0.896    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.922 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=49, routed)          0.593     1.514    vga_driver/CLK
    SLICE_X77Y103        FDRE                                         r  vga_driver/h_cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y103        FDRE (Prop_fdre_C_Q)         0.141     1.655 r  vga_driver/h_cnt_reg[5]/Q
                         net (fo=10, routed)          0.180     1.835    vga_driver/h_cnt_reg[5]
    SLICE_X78Y103        LUT5 (Prop_lut5_I3_O)        0.045     1.880 r  vga_driver/h_cnt[6]_i_1/O
                         net (fo=1, routed)           0.000     1.880    vga_driver/plusOp[6]
    SLICE_X78Y103        FDRE                                         r  vga_driver/h_cnt_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=95, routed)          0.898     2.063    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.438 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.138    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.167 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=49, routed)          0.867     2.035    vga_driver/CLK
    SLICE_X78Y103        FDRE                                         r  vga_driver/h_cnt_reg[6]/C
                         clock pessimism             -0.479     1.555    
    SLICE_X78Y103        FDRE (Hold_fdre_C_D)         0.121     1.676    vga_driver/h_cnt_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.676    
                         arrival time                           1.880    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 vga_driver/v_cnt_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            vga_driver/v_cnt_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.246ns (73.912%)  route 0.087ns (26.088%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=95, routed)          0.624     1.544    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.248 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     0.896    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.922 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=49, routed)          0.602     1.523    vga_driver/CLK
    SLICE_X84Y105        FDRE                                         r  vga_driver/v_cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y105        FDRE (Prop_fdre_C_Q)         0.148     1.671 r  vga_driver/v_cnt_reg[8]/Q
                         net (fo=8, routed)           0.087     1.758    vga_driver/v_cnt_reg[8]
    SLICE_X84Y105        LUT6 (Prop_lut6_I4_O)        0.098     1.856 r  vga_driver/v_cnt[9]_i_1/O
                         net (fo=1, routed)           0.000     1.856    vga_driver/v_cnt[9]_i_1_n_0
    SLICE_X84Y105        FDRE                                         r  vga_driver/v_cnt_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=95, routed)          0.898     2.063    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.438 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.138    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.167 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=49, routed)          0.873     2.041    vga_driver/CLK
    SLICE_X84Y105        FDRE                                         r  vga_driver/v_cnt_reg[9]/C
                         clock pessimism             -0.517     1.523    
    SLICE_X84Y105        FDRE (Hold_fdre_C_D)         0.121     1.644    vga_driver/v_cnt_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.644    
                         arrival time                           1.856    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.234ns  (arrival time - required time)
  Source:                 vga_driver/v_cnt_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            vga_driver/v_cnt_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.186ns (57.311%)  route 0.139ns (42.689%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=95, routed)          0.624     1.544    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.248 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     0.896    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.922 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=49, routed)          0.602     1.523    vga_driver/CLK
    SLICE_X85Y105        FDRE                                         r  vga_driver/v_cnt_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y105        FDRE (Prop_fdre_C_Q)         0.141     1.664 r  vga_driver/v_cnt_reg[10]/Q
                         net (fo=8, routed)           0.139     1.803    vga_driver/v_cnt_reg[10]
    SLICE_X85Y105        LUT6 (Prop_lut6_I5_O)        0.045     1.848 r  vga_driver/v_cnt[10]_i_3/O
                         net (fo=1, routed)           0.000     1.848    vga_driver/plusOp__0[10]
    SLICE_X85Y105        FDRE                                         r  vga_driver/v_cnt_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=95, routed)          0.898     2.063    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.438 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.138    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.167 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=49, routed)          0.873     2.041    vga_driver/CLK
    SLICE_X85Y105        FDRE                                         r  vga_driver/v_cnt_reg[10]/C
                         clock pessimism             -0.517     1.523    
    SLICE_X85Y105        FDRE (Hold_fdre_C_D)         0.091     1.614    vga_driver/v_cnt_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.614    
                         arrival time                           1.848    
  -------------------------------------------------------------------
                         slack                                  0.234    

Slack (MET) :             0.248ns  (arrival time - required time)
  Source:                 vga_driver/v_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            vga_driver/pixel_row_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.164ns (49.770%)  route 0.166ns (50.230%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=95, routed)          0.624     1.544    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.248 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     0.896    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.922 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=49, routed)          0.602     1.523    vga_driver/CLK
    SLICE_X84Y104        FDRE                                         r  vga_driver/v_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y104        FDRE (Prop_fdre_C_Q)         0.164     1.687 r  vga_driver/v_cnt_reg[1]/Q
                         net (fo=10, routed)          0.166     1.853    vga_driver/v_cnt_reg[1]
    SLICE_X85Y103        FDRE                                         r  vga_driver/pixel_row_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=95, routed)          0.898     2.063    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.438 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.138    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.167 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=49, routed)          0.873     2.041    vga_driver/CLK
    SLICE_X85Y103        FDRE                                         r  vga_driver/pixel_row_reg[1]/C
                         clock pessimism             -0.501     1.539    
    SLICE_X85Y103        FDRE (Hold_fdre_C_D)         0.066     1.605    vga_driver/pixel_row_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.605    
                         arrival time                           1.853    
  -------------------------------------------------------------------
                         slack                                  0.248    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 vga_driver/v_cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            vga_driver/pixel_row_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.141ns (38.933%)  route 0.221ns (61.067%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=95, routed)          0.624     1.544    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.248 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     0.896    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.922 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=49, routed)          0.603     1.524    vga_driver/CLK
    SLICE_X86Y104        FDRE                                         r  vga_driver/v_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y104        FDRE (Prop_fdre_C_Q)         0.141     1.665 r  vga_driver/v_cnt_reg[4]/Q
                         net (fo=8, routed)           0.221     1.887    vga_driver/v_cnt_reg[4]
    SLICE_X85Y102        FDRE                                         r  vga_driver/pixel_row_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=95, routed)          0.898     2.063    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.438 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.138    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.167 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=49, routed)          0.874     2.042    vga_driver/CLK
    SLICE_X85Y102        FDRE                                         r  vga_driver/pixel_row_reg[4]/C
                         clock pessimism             -0.479     1.562    
    SLICE_X85Y102        FDRE (Hold_fdre_C_D)         0.070     1.632    vga_driver/pixel_row_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.632    
                         arrival time                           1.887    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 vga_driver/h_cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            vga_driver/h_cnt_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.183ns (50.353%)  route 0.180ns (49.647%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=95, routed)          0.624     1.544    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.248 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     0.896    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.922 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=49, routed)          0.594     1.515    vga_driver/CLK
    SLICE_X77Y102        FDRE                                         r  vga_driver/h_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y102        FDRE (Prop_fdre_C_Q)         0.141     1.656 r  vga_driver/h_cnt_reg[3]/Q
                         net (fo=11, routed)          0.180     1.837    vga_driver/h_cnt_reg[3]
    SLICE_X77Y102        LUT5 (Prop_lut5_I3_O)        0.042     1.879 r  vga_driver/h_cnt[4]_i_1/O
                         net (fo=1, routed)           0.000     1.879    vga_driver/plusOp[4]
    SLICE_X77Y102        FDRE                                         r  vga_driver/h_cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=95, routed)          0.898     2.063    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.438 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.138    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.167 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=49, routed)          0.867     2.034    vga_driver/CLK
    SLICE_X77Y102        FDRE                                         r  vga_driver/h_cnt_reg[4]/C
                         clock pessimism             -0.518     1.515    
    SLICE_X77Y102        FDRE (Hold_fdre_C_D)         0.107     1.622    vga_driver/h_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.622    
                         arrival time                           1.879    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.257ns  (arrival time - required time)
  Source:                 vga_driver/v_cnt_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            vga_driver/pixel_row_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.141ns (41.652%)  route 0.198ns (58.348%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=95, routed)          0.624     1.544    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.248 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     0.896    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.922 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=49, routed)          0.602     1.523    vga_driver/CLK
    SLICE_X85Y105        FDRE                                         r  vga_driver/v_cnt_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y105        FDRE (Prop_fdre_C_Q)         0.141     1.664 r  vga_driver/v_cnt_reg[10]/Q
                         net (fo=8, routed)           0.198     1.862    vga_driver/v_cnt_reg[10]
    SLICE_X83Y103        FDRE                                         r  vga_driver/pixel_row_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=95, routed)          0.898     2.063    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.438 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.138    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.167 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=49, routed)          0.873     2.041    vga_driver/CLK
    SLICE_X83Y103        FDRE                                         r  vga_driver/pixel_row_reg[10]/C
                         clock pessimism             -0.501     1.539    
    SLICE_X83Y103        FDRE (Hold_fdre_C_D)         0.066     1.605    vga_driver/pixel_row_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.605    
                         arrival time                           1.862    
  -------------------------------------------------------------------
                         slack                                  0.257    

Slack (MET) :             0.259ns  (arrival time - required time)
  Source:                 vga_driver/v_cnt_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            vga_driver/pixel_row_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.141ns (38.533%)  route 0.225ns (61.467%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=95, routed)          0.624     1.544    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.248 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     0.896    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.922 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=49, routed)          0.603     1.524    vga_driver/CLK
    SLICE_X86Y103        FDRE                                         r  vga_driver/v_cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y103        FDRE (Prop_fdre_C_Q)         0.141     1.665 r  vga_driver/v_cnt_reg[5]/Q
                         net (fo=7, routed)           0.225     1.890    vga_driver/v_cnt_reg[5]
    SLICE_X85Y103        FDRE                                         r  vga_driver/pixel_row_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=95, routed)          0.898     2.063    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.438 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.138    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.167 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=49, routed)          0.873     2.041    vga_driver/CLK
    SLICE_X85Y103        FDRE                                         r  vga_driver/pixel_row_reg[5]/C
                         clock pessimism             -0.479     1.561    
    SLICE_X85Y103        FDRE (Hold_fdre_C_D)         0.070     1.631    vga_driver/pixel_row_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.631    
                         arrival time                           1.890    
  -------------------------------------------------------------------
                         slack                                  0.259    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 vga_driver/v_cnt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            vga_driver/pixel_row_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.164ns (47.209%)  route 0.183ns (52.791%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=95, routed)          0.624     1.544    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.248 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     0.896    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.922 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=49, routed)          0.602     1.523    vga_driver/CLK
    SLICE_X84Y105        FDRE                                         r  vga_driver/v_cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y105        FDRE (Prop_fdre_C_Q)         0.164     1.687 r  vga_driver/v_cnt_reg[7]/Q
                         net (fo=9, routed)           0.183     1.871    vga_driver/v_cnt_reg[7]
    SLICE_X85Y104        FDRE                                         r  vga_driver/pixel_row_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=95, routed)          0.898     2.063    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.438 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.138    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.167 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=49, routed)          0.873     2.041    vga_driver/CLK
    SLICE_X85Y104        FDRE                                         r  vga_driver/pixel_row_reg[7]/C
                         clock pessimism             -0.501     1.539    
    SLICE_X85Y104        FDRE (Hold_fdre_C_D)         0.070     1.609    vga_driver/pixel_row_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.609    
                         arrival time                           1.871    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 vga_driver/v_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            vga_driver/v_cnt_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.209ns (53.238%)  route 0.184ns (46.762%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=95, routed)          0.624     1.544    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.248 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     0.896    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.922 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=49, routed)          0.602     1.523    vga_driver/CLK
    SLICE_X84Y104        FDRE                                         r  vga_driver/v_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y104        FDRE (Prop_fdre_C_Q)         0.164     1.687 r  vga_driver/v_cnt_reg[1]/Q
                         net (fo=10, routed)          0.184     1.871    vga_driver/v_cnt_reg[1]
    SLICE_X86Y104        LUT6 (Prop_lut6_I3_O)        0.045     1.916 r  vga_driver/v_cnt[4]_i_1/O
                         net (fo=1, routed)           0.000     1.916    vga_driver/v_cnt[4]_i_1_n_0
    SLICE_X86Y104        FDRE                                         r  vga_driver/v_cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=95, routed)          0.898     2.063    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.438 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.138    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.167 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=49, routed)          0.874     2.042    vga_driver/CLK
    SLICE_X86Y104        FDRE                                         r  vga_driver/v_cnt_reg[4]/C
                         clock pessimism             -0.479     1.562    
    SLICE_X86Y104        FDRE (Hold_fdre_C_D)         0.092     1.654    vga_driver/v_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.654    
                         arrival time                           1.916    
  -------------------------------------------------------------------
                         slack                                  0.262    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 12.500 }
Period(ns):         25.000
Sources:            { clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         25.000      22.845     BUFGCTRL_X0Y0    clk_wiz_0_inst/U0/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         25.000      23.751     MMCME2_ADV_X0Y0  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         25.000      24.000     SLICE_X83Y103    vga_driver/pixel_row_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         25.000      24.000     SLICE_X85Y103    vga_driver/pixel_row_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         25.000      24.000     SLICE_X85Y102    vga_driver/pixel_row_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         25.000      24.000     SLICE_X85Y102    vga_driver/pixel_row_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         25.000      24.000     SLICE_X85Y102    vga_driver/pixel_row_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         25.000      24.000     SLICE_X85Y103    vga_driver/pixel_row_reg[5]/C
Min Period        n/a     FDRE/C              n/a            1.000         25.000      24.000     SLICE_X85Y103    vga_driver/pixel_row_reg[6]/C
Min Period        n/a     FDRE/C              n/a            1.000         25.000      24.000     SLICE_X85Y104    vga_driver/pixel_row_reg[7]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       25.000      188.360    MMCME2_ADV_X0Y0  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X77Y102    vga_driver/h_cnt_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X77Y102    vga_driver/h_cnt_reg[4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X83Y103    vga_driver/pixel_row_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X83Y103    vga_driver/pixel_row_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X85Y103    vga_driver/pixel_row_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X85Y103    vga_driver/pixel_row_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X85Y103    vga_driver/pixel_row_reg[5]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X85Y103    vga_driver/pixel_row_reg[5]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X85Y103    vga_driver/pixel_row_reg[6]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X85Y103    vga_driver/pixel_row_reg[6]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X83Y103    vga_driver/pixel_row_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X85Y103    vga_driver/pixel_row_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X85Y103    vga_driver/pixel_row_reg[5]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X85Y103    vga_driver/pixel_row_reg[6]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X85Y104    vga_driver/pixel_row_reg[7]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X85Y104    vga_driver/pixel_row_reg[8]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X82Y103    vga_driver/pixel_row_reg[9]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X82Y103    vga_driver/red_out_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X82Y104    vga_driver/blue_out_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X82Y103    vga_driver/green_out_reg[3]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_wiz_0_inst/U0/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1    clk_wiz_0_inst/U0/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y0  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        0.621ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.324ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.621ns  (required time - arrival time)
  Source:                 add_ball/size_y_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_driver/blue_out_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 rise@25.000ns - sys_clk_pin rise@20.000ns)
  Data Path Delay:        4.114ns  (logic 1.622ns (39.422%)  route 2.492ns (60.578%))
  Logic Levels:           5  (CARRY4=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.022ns = ( 30.022 - 25.000 ) 
    Source Clock Delay      (SCD):    5.317ns = ( 25.317 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_in (IN)
                         net (fo=0)                   0.000    20.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.025    23.506    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    23.602 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=95, routed)          1.715    25.317    add_ball/clk_in_IBUF_BUFG
    SLICE_X82Y102        FDRE                                         r  add_ball/size_y_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y102        FDRE (Prop_fdre_C_Q)         0.456    25.773 f  add_ball/size_y_reg[3]/Q
                         net (fo=12, routed)          1.162    26.935    add_ball/size_y[3]
    SLICE_X82Y104        LUT6 (Prop_lut6_I1_O)        0.124    27.059 r  add_ball/geqOp_carry__0_i_5/O
                         net (fo=4, routed)           0.183    27.242    add_ball/geqOp_carry__0_i_5_n_0
    SLICE_X82Y104        LUT6 (Prop_lut6_I3_O)        0.124    27.366 r  add_ball/geqOp_carry__0_i_2/O
                         net (fo=1, routed)           0.471    27.837    add_ball/geqOp_carry__0_i_2_n_0
    SLICE_X83Y103        CARRY4 (Prop_carry4_DI[0]_CO[1])
                                                      0.465    28.302 f  add_ball/geqOp_carry__0/CO[1]
                         net (fo=1, routed)           0.351    28.654    add_ball/geqOp
    SLICE_X82Y103        LUT4 (Prop_lut4_I3_O)        0.329    28.983 r  add_ball/red_out[3]_i_4/O
                         net (fo=3, routed)           0.325    29.308    vga_driver/blue_out_reg[3]_0
    SLICE_X82Y104        LUT6 (Prop_lut6_I4_O)        0.124    29.432 r  vga_driver/blue_out[3]_i_1/O
                         net (fo=1, routed)           0.000    29.432    vga_driver/blue_out[3]_i_1_n_0
    SLICE_X82Y104        FDRE                                         r  vga_driver/blue_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  clk_in (IN)
                         net (fo=0)                   0.000    25.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.920    28.331    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    28.422 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=95, routed)          1.683    30.105    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    26.411 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    28.334    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    28.425 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=49, routed)          1.597    30.022    vga_driver/CLK
    SLICE_X82Y104        FDRE                                         r  vga_driver/blue_out_reg[3]/C
                         clock pessimism              0.180    30.202    
                         clock uncertainty           -0.182    30.020    
    SLICE_X82Y104        FDRE (Setup_fdre_C_D)        0.032    30.052    vga_driver/blue_out_reg[3]
  -------------------------------------------------------------------
                         required time                         30.052    
                         arrival time                         -29.432    
  -------------------------------------------------------------------
                         slack                                  0.621    

Slack (MET) :             0.762ns  (required time - arrival time)
  Source:                 add_ball/size_y_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_driver/green_out_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 rise@25.000ns - sys_clk_pin rise@20.000ns)
  Data Path Delay:        3.973ns  (logic 1.622ns (40.821%)  route 2.351ns (59.179%))
  Logic Levels:           5  (CARRY4=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.022ns = ( 30.022 - 25.000 ) 
    Source Clock Delay      (SCD):    5.317ns = ( 25.317 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_in (IN)
                         net (fo=0)                   0.000    20.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.025    23.506    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    23.602 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=95, routed)          1.715    25.317    add_ball/clk_in_IBUF_BUFG
    SLICE_X82Y102        FDRE                                         r  add_ball/size_y_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y102        FDRE (Prop_fdre_C_Q)         0.456    25.773 f  add_ball/size_y_reg[3]/Q
                         net (fo=12, routed)          1.162    26.935    add_ball/size_y[3]
    SLICE_X82Y104        LUT6 (Prop_lut6_I1_O)        0.124    27.059 r  add_ball/geqOp_carry__0_i_5/O
                         net (fo=4, routed)           0.183    27.242    add_ball/geqOp_carry__0_i_5_n_0
    SLICE_X82Y104        LUT6 (Prop_lut6_I3_O)        0.124    27.366 r  add_ball/geqOp_carry__0_i_2/O
                         net (fo=1, routed)           0.471    27.837    add_ball/geqOp_carry__0_i_2_n_0
    SLICE_X83Y103        CARRY4 (Prop_carry4_DI[0]_CO[1])
                                                      0.465    28.302 f  add_ball/geqOp_carry__0/CO[1]
                         net (fo=1, routed)           0.351    28.654    add_ball/geqOp
    SLICE_X82Y103        LUT4 (Prop_lut4_I3_O)        0.329    28.983 r  add_ball/red_out[3]_i_4/O
                         net (fo=3, routed)           0.184    29.167    vga_driver/blue_out_reg[3]_0
    SLICE_X82Y103        LUT6 (Prop_lut6_I4_O)        0.124    29.291 r  vga_driver/green_out[3]_i_1/O
                         net (fo=1, routed)           0.000    29.291    vga_driver/green_out[3]_i_1_n_0
    SLICE_X82Y103        FDRE                                         r  vga_driver/green_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  clk_in (IN)
                         net (fo=0)                   0.000    25.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.920    28.331    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    28.422 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=95, routed)          1.683    30.105    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    26.411 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    28.334    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    28.425 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=49, routed)          1.597    30.022    vga_driver/CLK
    SLICE_X82Y103        FDRE                                         r  vga_driver/green_out_reg[3]/C
                         clock pessimism              0.180    30.202    
                         clock uncertainty           -0.182    30.020    
    SLICE_X82Y103        FDRE (Setup_fdre_C_D)        0.032    30.052    vga_driver/green_out_reg[3]
  -------------------------------------------------------------------
                         required time                         30.052    
                         arrival time                         -29.291    
  -------------------------------------------------------------------
                         slack                                  0.762    

Slack (MET) :             0.764ns  (required time - arrival time)
  Source:                 add_ball/size_y_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_driver/red_out_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 rise@25.000ns - sys_clk_pin rise@20.000ns)
  Data Path Delay:        3.970ns  (logic 1.622ns (40.854%)  route 2.348ns (59.146%))
  Logic Levels:           5  (CARRY4=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.022ns = ( 30.022 - 25.000 ) 
    Source Clock Delay      (SCD):    5.317ns = ( 25.317 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_in (IN)
                         net (fo=0)                   0.000    20.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.025    23.506    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    23.602 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=95, routed)          1.715    25.317    add_ball/clk_in_IBUF_BUFG
    SLICE_X82Y102        FDRE                                         r  add_ball/size_y_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y102        FDRE (Prop_fdre_C_Q)         0.456    25.773 f  add_ball/size_y_reg[3]/Q
                         net (fo=12, routed)          1.162    26.935    add_ball/size_y[3]
    SLICE_X82Y104        LUT6 (Prop_lut6_I1_O)        0.124    27.059 r  add_ball/geqOp_carry__0_i_5/O
                         net (fo=4, routed)           0.183    27.242    add_ball/geqOp_carry__0_i_5_n_0
    SLICE_X82Y104        LUT6 (Prop_lut6_I3_O)        0.124    27.366 r  add_ball/geqOp_carry__0_i_2/O
                         net (fo=1, routed)           0.471    27.837    add_ball/geqOp_carry__0_i_2_n_0
    SLICE_X83Y103        CARRY4 (Prop_carry4_DI[0]_CO[1])
                                                      0.465    28.302 f  add_ball/geqOp_carry__0/CO[1]
                         net (fo=1, routed)           0.351    28.654    add_ball/geqOp
    SLICE_X82Y103        LUT4 (Prop_lut4_I3_O)        0.329    28.983 r  add_ball/red_out[3]_i_4/O
                         net (fo=3, routed)           0.181    29.164    vga_driver/blue_out_reg[3]_0
    SLICE_X82Y103        LUT6 (Prop_lut6_I4_O)        0.124    29.288 r  vga_driver/red_out[3]_i_1/O
                         net (fo=1, routed)           0.000    29.288    vga_driver/red_out[3]_i_1_n_0
    SLICE_X82Y103        FDRE                                         r  vga_driver/red_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  clk_in (IN)
                         net (fo=0)                   0.000    25.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.920    28.331    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    28.422 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=95, routed)          1.683    30.105    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    26.411 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    28.334    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    28.425 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=49, routed)          1.597    30.022    vga_driver/CLK
    SLICE_X82Y103        FDRE                                         r  vga_driver/red_out_reg[3]/C
                         clock pessimism              0.180    30.202    
                         clock uncertainty           -0.182    30.020    
    SLICE_X82Y103        FDRE (Setup_fdre_C_D)        0.031    30.051    vga_driver/red_out_reg[3]
  -------------------------------------------------------------------
                         required time                         30.051    
                         arrival time                         -29.288    
  -------------------------------------------------------------------
                         slack                                  0.764    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.324ns  (arrival time - required time)
  Source:                 add_ball/size_y_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_driver/red_out_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.873ns  (logic 0.484ns (55.472%)  route 0.389ns (44.528%))
  Logic Levels:           5  (CARRY4=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.275ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=95, routed)          0.601     1.520    add_ball/clk_in_IBUF_BUFG
    SLICE_X82Y102        FDRE                                         r  add_ball/size_y_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y102        FDRE (Prop_fdre_C_Q)         0.141     1.661 r  add_ball/size_y_reg[4]/Q
                         net (fo=9, routed)           0.186     1.848    add_ball/size_y[4]
    SLICE_X83Y102        LUT5 (Prop_lut5_I1_O)        0.045     1.893 r  add_ball/geqOp_carry_i_2/O
                         net (fo=1, routed)           0.000     1.893    add_ball/geqOp_carry_i_2_n_0
    SLICE_X83Y102        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.094     1.987 r  add_ball/geqOp_carry/CO[3]
                         net (fo=1, routed)           0.000     1.987    add_ball/geqOp_carry_n_0
    SLICE_X83Y103        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.045     2.032 f  add_ball/geqOp_carry__0/CO[1]
                         net (fo=1, routed)           0.121     2.153    add_ball/geqOp
    SLICE_X82Y103        LUT4 (Prop_lut4_I3_O)        0.114     2.267 r  add_ball/red_out[3]_i_4/O
                         net (fo=3, routed)           0.081     2.348    vga_driver/blue_out_reg[3]_0
    SLICE_X82Y103        LUT6 (Prop_lut6_I4_O)        0.045     2.393 r  vga_driver/red_out[3]_i_1/O
                         net (fo=1, routed)           0.000     2.393    vga_driver/red_out[3]_i_1_n_0
    SLICE_X82Y103        FDRE                                         r  vga_driver/red_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=95, routed)          0.898     2.063    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.438 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.138    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.167 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=49, routed)          0.873     2.041    vga_driver/CLK
    SLICE_X82Y103        FDRE                                         r  vga_driver/red_out_reg[3]/C
                         clock pessimism             -0.245     1.795    
                         clock uncertainty            0.182     1.977    
    SLICE_X82Y103        FDRE (Hold_fdre_C_D)         0.092     2.069    vga_driver/red_out_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.069    
                         arrival time                           2.393    
  -------------------------------------------------------------------
                         slack                                  0.324    

Slack (MET) :             0.325ns  (arrival time - required time)
  Source:                 add_ball/size_y_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_driver/green_out_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.874ns  (logic 0.484ns (55.398%)  route 0.390ns (44.602%))
  Logic Levels:           5  (CARRY4=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.275ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=95, routed)          0.601     1.520    add_ball/clk_in_IBUF_BUFG
    SLICE_X82Y102        FDRE                                         r  add_ball/size_y_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y102        FDRE (Prop_fdre_C_Q)         0.141     1.661 r  add_ball/size_y_reg[4]/Q
                         net (fo=9, routed)           0.186     1.848    add_ball/size_y[4]
    SLICE_X83Y102        LUT5 (Prop_lut5_I1_O)        0.045     1.893 r  add_ball/geqOp_carry_i_2/O
                         net (fo=1, routed)           0.000     1.893    add_ball/geqOp_carry_i_2_n_0
    SLICE_X83Y102        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.094     1.987 r  add_ball/geqOp_carry/CO[3]
                         net (fo=1, routed)           0.000     1.987    add_ball/geqOp_carry_n_0
    SLICE_X83Y103        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.045     2.032 f  add_ball/geqOp_carry__0/CO[1]
                         net (fo=1, routed)           0.121     2.153    add_ball/geqOp
    SLICE_X82Y103        LUT4 (Prop_lut4_I3_O)        0.114     2.267 r  add_ball/red_out[3]_i_4/O
                         net (fo=3, routed)           0.082     2.349    vga_driver/blue_out_reg[3]_0
    SLICE_X82Y103        LUT6 (Prop_lut6_I4_O)        0.045     2.394 r  vga_driver/green_out[3]_i_1/O
                         net (fo=1, routed)           0.000     2.394    vga_driver/green_out[3]_i_1_n_0
    SLICE_X82Y103        FDRE                                         r  vga_driver/green_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=95, routed)          0.898     2.063    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.438 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.138    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.167 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=49, routed)          0.873     2.041    vga_driver/CLK
    SLICE_X82Y103        FDRE                                         r  vga_driver/green_out_reg[3]/C
                         clock pessimism             -0.245     1.795    
                         clock uncertainty            0.182     1.977    
    SLICE_X82Y103        FDRE (Hold_fdre_C_D)         0.092     2.069    vga_driver/green_out_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.069    
                         arrival time                           2.394    
  -------------------------------------------------------------------
                         slack                                  0.325    

Slack (MET) :             0.380ns  (arrival time - required time)
  Source:                 add_ball/size_y_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_driver/blue_out_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.929ns  (logic 0.484ns (52.115%)  route 0.445ns (47.885%))
  Logic Levels:           5  (CARRY4=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.275ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=95, routed)          0.601     1.520    add_ball/clk_in_IBUF_BUFG
    SLICE_X82Y102        FDRE                                         r  add_ball/size_y_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y102        FDRE (Prop_fdre_C_Q)         0.141     1.661 r  add_ball/size_y_reg[4]/Q
                         net (fo=9, routed)           0.186     1.848    add_ball/size_y[4]
    SLICE_X83Y102        LUT5 (Prop_lut5_I1_O)        0.045     1.893 r  add_ball/geqOp_carry_i_2/O
                         net (fo=1, routed)           0.000     1.893    add_ball/geqOp_carry_i_2_n_0
    SLICE_X83Y102        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.094     1.987 r  add_ball/geqOp_carry/CO[3]
                         net (fo=1, routed)           0.000     1.987    add_ball/geqOp_carry_n_0
    SLICE_X83Y103        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.045     2.032 f  add_ball/geqOp_carry__0/CO[1]
                         net (fo=1, routed)           0.121     2.153    add_ball/geqOp
    SLICE_X82Y103        LUT4 (Prop_lut4_I3_O)        0.114     2.267 r  add_ball/red_out[3]_i_4/O
                         net (fo=3, routed)           0.137     2.404    vga_driver/blue_out_reg[3]_0
    SLICE_X82Y104        LUT6 (Prop_lut6_I4_O)        0.045     2.449 r  vga_driver/blue_out[3]_i_1/O
                         net (fo=1, routed)           0.000     2.449    vga_driver/blue_out[3]_i_1_n_0
    SLICE_X82Y104        FDRE                                         r  vga_driver/blue_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=95, routed)          0.898     2.063    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.438 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.138    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.167 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=49, routed)          0.873     2.041    vga_driver/CLK
    SLICE_X82Y104        FDRE                                         r  vga_driver/blue_out_reg[3]/C
                         clock pessimism             -0.245     1.795    
                         clock uncertainty            0.182     1.977    
    SLICE_X82Y104        FDRE (Hold_fdre_C_D)         0.092     2.069    vga_driver/blue_out_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.069    
                         arrival time                           2.449    
  -------------------------------------------------------------------
                         slack                                  0.380    





