#-----------------------------------------------------------
# Vivado v2024.1 (64-bit)
# SW Build 5076996 on Wed May 22 18:37:14 MDT 2024
# IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
# SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
# Start of session at: Fri Dec  6 22:26:22 2024
# Process ID: 7988
# Current directory: C:/Users/Admin/ECEN340Vivado/UARTLab/UARTLab.runs/synth_1
# Command line: vivado.exe -log UART_top.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source UART_top.tcl
# Log file: C:/Users/Admin/ECEN340Vivado/UARTLab/UARTLab.runs/synth_1/UART_top.vds
# Journal file: C:/Users/Admin/ECEN340Vivado/UARTLab/UARTLab.runs/synth_1\vivado.jou
# Running On        :DESKTOP-8KRRK8E
# Platform          :Windows Server 2016 or Windows 10
# Operating System  :19045
# Processor Detail  :Intel(R) Core(TM) i7-7500U CPU @ 2.70GHz
# CPU Frequency     :2904 MHz
# CPU Physical cores:2
# CPU Logical cores :4
# Host memory       :17023 MB
# Swap memory       :2550 MB
# Total Virtual     :19573 MB
# Available Virtual :8942 MB
#-----------------------------------------------------------
source UART_top.tcl -notrace
create_project: Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 506.414 ; gain = 197.547
Command: read_checkpoint -auto_incremental -incremental C:/Users/Admin/ECEN340Vivado/UARTLab/UARTLab.srcs/utils_1/imports/synth_1/UART_top.dcp
INFO: [Vivado 12-5825] Read reference checkpoint from C:/Users/Admin/ECEN340Vivado/UARTLab/UARTLab.srcs/utils_1/imports/synth_1/UART_top.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top UART_top -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Device 21-9227] Part: xc7a35tcpg236-1 does not have CEAM library.
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 20456
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1359.992 ; gain = 448.824
---------------------------------------------------------------------------------
INFO: [Synth 8-11241] undeclared symbol 'parallel_data', assumed default net type 'wire' [C:/Users/Admin/ECEN340Vivado/UARTLab/UARTLab.srcs/sources_1/new/UART_top.v:50]
INFO: [Synth 8-6157] synthesizing module 'UART_top' [C:/Users/Admin/ECEN340Vivado/UARTLab/UARTLab.srcs/sources_1/new/UART_top.v:23]
INFO: [Synth 8-6157] synthesizing module 'clk_gen2' [C:/Users/Admin/ECEN340Vivado/Lab6AllFour7SegmentDisplays/Lab6AllFour7SegmentDisplays.srcs/sources_1/new/clock.v:23]
INFO: [Synth 8-6155] done synthesizing module 'clk_gen2' (0#1) [C:/Users/Admin/ECEN340Vivado/Lab6AllFour7SegmentDisplays/Lab6AllFour7SegmentDisplays.srcs/sources_1/new/clock.v:23]
INFO: [Synth 8-6157] synthesizing module 'Oversample_clk' [C:/Users/Admin/ECEN340Vivado/UARTLab/UARTLab.srcs/sources_1/new/oversample_clk.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Oversample_clk' (0#1) [C:/Users/Admin/ECEN340Vivado/UARTLab/UARTLab.srcs/sources_1/new/oversample_clk.v:23]
INFO: [Synth 8-6157] synthesizing module 'Transmit' [C:/Users/Admin/ECEN340Vivado/UARTLab/UARTLab.srcs/sources_1/new/Transmit.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Transmit' (0#1) [C:/Users/Admin/ECEN340Vivado/UARTLab/UARTLab.srcs/sources_1/new/Transmit.v:23]
INFO: [Synth 8-6157] synthesizing module 'Receive' [C:/Users/Admin/ECEN340Vivado/UARTLab/UARTLab.srcs/sources_1/new/Receive.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Receive' (0#1) [C:/Users/Admin/ECEN340Vivado/UARTLab/UARTLab.srcs/sources_1/new/Receive.v:23]
WARNING: [Synth 8-689] width (1) of port connection 'data_in_parallel' does not match port width (8) of module 'Receive' [C:/Users/Admin/ECEN340Vivado/UARTLab/UARTLab.srcs/sources_1/new/UART_top.v:48]
INFO: [Synth 8-6157] synthesizing module 'sseg_x4_top' [C:/Users/Admin/ECEN340Vivado/Lab6AllFour7SegmentDisplays/Lab6AllFour7SegmentDisplays.srcs/sources_1/new/sseg_x4_top.v:23]
INFO: [Synth 8-6157] synthesizing module 'digit_selector' [C:/Users/Admin/ECEN340Vivado/Lab6AllFour7SegmentDisplays/Lab6AllFour7SegmentDisplays.srcs/sources_1/new/digit_selector.v:23]
INFO: [Synth 8-226] default block is never used [C:/Users/Admin/ECEN340Vivado/Lab6AllFour7SegmentDisplays/Lab6AllFour7SegmentDisplays.srcs/sources_1/new/digit_selector.v:36]
INFO: [Synth 8-6155] done synthesizing module 'digit_selector' (0#1) [C:/Users/Admin/ECEN340Vivado/Lab6AllFour7SegmentDisplays/Lab6AllFour7SegmentDisplays.srcs/sources_1/new/digit_selector.v:23]
INFO: [Synth 8-6157] synthesizing module 'hex_num_gen' [C:/Users/Admin/ECEN340Vivado/Lab6AllFour7SegmentDisplays/Lab6AllFour7SegmentDisplays.srcs/sources_1/new/sseg_x4_top.v:57]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Admin/ECEN340Vivado/Lab6AllFour7SegmentDisplays/Lab6AllFour7SegmentDisplays.srcs/sources_1/new/sseg_x4_top.v:64]
INFO: [Synth 8-6155] done synthesizing module 'hex_num_gen' (0#1) [C:/Users/Admin/ECEN340Vivado/Lab6AllFour7SegmentDisplays/Lab6AllFour7SegmentDisplays.srcs/sources_1/new/sseg_x4_top.v:57]
INFO: [Synth 8-6157] synthesizing module 'Single7Seg' [C:/Users/Admin/ECEN340Vivado/ECENLab47Segment/ECENLab47Segment.srcs/sources_1/new/Single7Segment.v:1]
INFO: [Synth 8-226] default block is never used [C:/Users/Admin/ECEN340Vivado/ECENLab47Segment/ECENLab47Segment.srcs/sources_1/new/Single7Segment.v:10]
INFO: [Synth 8-6155] done synthesizing module 'Single7Seg' (0#1) [C:/Users/Admin/ECEN340Vivado/ECENLab47Segment/ECENLab47Segment.srcs/sources_1/new/Single7Segment.v:1]
INFO: [Synth 8-6155] done synthesizing module 'sseg_x4_top' (0#1) [C:/Users/Admin/ECEN340Vivado/Lab6AllFour7SegmentDisplays/Lab6AllFour7SegmentDisplays.srcs/sources_1/new/sseg_x4_top.v:23]
WARNING: [Synth 8-689] width (1) of port connection 'sw' does not match port width (16) of module 'sseg_x4_top' [C:/Users/Admin/ECEN340Vivado/UARTLab/UARTLab.srcs/sources_1/new/UART_top.v:50]
INFO: [Synth 8-6155] done synthesizing module 'UART_top' (0#1) [C:/Users/Admin/ECEN340Vivado/UARTLab/UARTLab.srcs/sources_1/new/UART_top.v:23]
WARNING: [Synth 8-3848] Net sig_out in module/entity Transmit does not have driver. [C:/Users/Admin/ECEN340Vivado/UARTLab/UARTLab.srcs/sources_1/new/Transmit.v:29]
WARNING: [Synth 8-3848] Net parallel_data in module/entity UART_top does not have driver. [C:/Users/Admin/ECEN340Vivado/UARTLab/UARTLab.srcs/sources_1/new/UART_top.v:50]
WARNING: [Synth 8-7129] Port sig_out in module Transmit is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[15] in module UART_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[14] in module UART_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[13] in module UART_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[12] in module UART_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[11] in module UART_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[10] in module UART_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[9] in module UART_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[8] in module UART_top is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1471.719 ; gain = 560.551
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1471.719 ; gain = 560.551
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1471.719 ; gain = 560.551
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1471.719 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/Admin/ECEN340Vivado/Basys3_Master.xdc]
Finished Parsing XDC File [C:/Users/Admin/ECEN340Vivado/Basys3_Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/Admin/ECEN340Vivado/Basys3_Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/UART_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/UART_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1574.074 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 1574.074 ; gain = 0.000
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 1574.074 ; gain = 662.906
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 1574.074 ; gain = 662.906
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 1574.074 ; gain = 662.906
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'Transmit'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'Receive'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                             0001 |                               00
                   START |                             0010 |                               01
                    DATA |                             0100 |                               10
                    STOP |                             1000 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'Transmit'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                               00 |                               00
                   BEGIN |                               01 |                               01
                    DATA |                               10 |                               10
                    STOP |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'Receive'
WARNING: [Synth 8-327] inferring latch for variable 'hex_num_reg' [C:/Users/Admin/ECEN340Vivado/Lab6AllFour7SegmentDisplays/Lab6AllFour7SegmentDisplays.srcs/sources_1/new/sseg_x4_top.v:65]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 1574.074 ; gain = 662.906
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input    9 Bit       Adders := 2     
	   2 Input    8 Bit       Adders := 1     
	   2 Input    4 Bit       Adders := 2     
	   2 Input    3 Bit       Adders := 1     
	   2 Input    2 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 2     
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 3     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input    9 Bit        Muxes := 2     
	   2 Input    8 Bit        Muxes := 2     
	   4 Input    8 Bit        Muxes := 2     
	   2 Input    4 Bit        Muxes := 1     
	   4 Input    4 Bit        Muxes := 2     
	   4 Input    2 Bit        Muxes := 2     
	   2 Input    2 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 8     
	   4 Input    1 Bit        Muxes := 7     
	   3 Input    1 Bit        Muxes := 1     
	   5 Input    1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-3917] design UART_top has port dp driven by constant 1
WARNING: [Synth 8-7129] Port sig_out in module UART_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[15] in module UART_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[14] in module UART_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[13] in module UART_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[12] in module UART_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[11] in module UART_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[10] in module UART_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[9] in module UART_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[8] in module UART_top is either unconnected or has no load
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'sendData/sig_reg/Q' [C:/Users/Admin/ECEN340Vivado/UARTLab/UARTLab.srcs/sources_1/new/Transmit.v:67]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [C:/Users/Admin/ECEN340Vivado/UARTLab/UARTLab.srcs/sources_1/new/Transmit.v:67]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [C:/Users/Admin/ECEN340Vivado/UARTLab/UARTLab.srcs/sources_1/new/Transmit.v:67]
WARNING: [Synth 8-3332] Sequential element (receiveData/FSM_sequential_state_reg[1]) is unused and will be removed from module UART_top.
WARNING: [Synth 8-3332] Sequential element (receiveData/FSM_sequential_state_reg[0]) is unused and will be removed from module UART_top.
WARNING: [Synth 8-3332] Sequential element (displayReceivedData/hex_generator/hex_num_reg[3]) is unused and will be removed from module UART_top.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 1574.074 ; gain = 662.906
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:32 ; elapsed = 00:00:34 . Memory (MB): peak = 1574.074 ; gain = 662.906
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:32 ; elapsed = 00:00:34 . Memory (MB): peak = 1574.074 ; gain = 662.906
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:32 ; elapsed = 00:00:34 . Memory (MB): peak = 1574.074 ; gain = 662.906
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:39 ; elapsed = 00:00:41 . Memory (MB): peak = 1574.074 ; gain = 662.906
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:39 ; elapsed = 00:00:41 . Memory (MB): peak = 1574.074 ; gain = 662.906
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:39 ; elapsed = 00:00:41 . Memory (MB): peak = 1574.074 ; gain = 662.906
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:39 ; elapsed = 00:00:41 . Memory (MB): peak = 1574.074 ; gain = 662.906
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:39 ; elapsed = 00:00:41 . Memory (MB): peak = 1574.074 ; gain = 662.906
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:39 ; elapsed = 00:00:41 . Memory (MB): peak = 1574.074 ; gain = 662.906
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+------+------+
|      |Cell  |Count |
+------+------+------+
|1     |BUFG  |     1|
|2     |LUT1  |     1|
|3     |LUT2  |     9|
|4     |LUT3  |     5|
|5     |LUT4  |    15|
|6     |LUT5  |    17|
|7     |LUT6  |     7|
|8     |FDCE  |    22|
|9     |FDRE  |     9|
|10    |FDSE  |     7|
|11    |IBUF  |    11|
|12    |OBUF  |    16|
|13    |OBUFT |     1|
+------+------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:39 ; elapsed = 00:00:41 . Memory (MB): peak = 1574.074 ; gain = 662.906
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 3 critical warnings and 15 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:27 ; elapsed = 00:00:39 . Memory (MB): peak = 1574.074 ; gain = 560.551
Synthesis Optimization Complete : Time (s): cpu = 00:00:39 ; elapsed = 00:00:41 . Memory (MB): peak = 1574.074 ; gain = 662.906
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1574.074 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1574.074 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: 2c71953c
INFO: [Common 17-83] Releasing license: Synthesis
46 Infos, 28 Warnings, 3 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:46 ; elapsed = 00:00:50 . Memory (MB): peak = 1574.074 ; gain = 1063.062
INFO: [runtcl-6] Synthesis results are not added to the cache due to CRITICAL_WARNING
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1574.074 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/Admin/ECEN340Vivado/UARTLab/UARTLab.runs/synth_1/UART_top.dcp' has been generated.
INFO: [Vivado 12-24828] Executing command : report_utilization -file UART_top_utilization_synth.rpt -pb UART_top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri Dec  6 22:27:25 2024...
