// Seed: 3281115144
module module_0 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  inout wire id_2;
  input wire id_1;
  wire id_4;
  id_5(
      .id_0(id_1), .id_1(id_4), .id_2((1)), .id_3(id_3)
  );
  wire id_6, id_7, id_8, id_9;
  wire id_10;
  tri1 id_11 = 'h0;
endmodule
module module_1 (
    id_1,
    id_2
);
  output wire id_2;
  inout wire id_1;
  assign id_1 = 1;
  module_0(
      id_1, id_1, id_1
  );
endmodule
