Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.2 (win64) Build 1577090 Thu Jun  2 16:32:40 MDT 2016
| Date         : Thu Dec 05 17:49:26 2019
| Host         : ecs412win20 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file fsm_top_timing_summary_routed.rpt -rpx fsm_top_timing_summary_routed.rpx
| Design       : fsm_top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.14 2014-09-11
-------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 16 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.128        0.000                      0                   34        0.273        0.000                      0                   34        4.500        0.000                       0                    31  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.128        0.000                      0                   34        0.273        0.000                      0                   34        4.500        0.000                       0                    31  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.128ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.273ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.128ns  (required time - arrival time)
  Source:                 pulse_gen/count_reg[23]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pulse_gen/count_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.920ns  (logic 2.311ns (46.967%)  route 2.609ns (53.033%))
  Logic Levels:           10  (CARRY4=7 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.028ns = ( 15.028 - 10.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.725     5.328    pulse_gen/clk
    SLICE_X2Y94          FDCE                                         r  pulse_gen/count_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y94          FDCE (Prop_fdce_C_Q)         0.518     5.846 r  pulse_gen/count_reg[23]/Q
                         net (fo=2, routed)           0.817     6.663    pulse_gen/count_reg[23]
    SLICE_X3Y93          LUT6 (Prop_lut6_I4_O)        0.124     6.787 f  pulse_gen/FSM_sequential_state[3]_i_6/O
                         net (fo=1, routed)           0.956     7.743    pulse_gen/FSM_sequential_state[3]_i_6_n_0
    SLICE_X3Y91          LUT6 (Prop_lut6_I3_O)        0.124     7.867 f  pulse_gen/FSM_sequential_state[3]_i_1/O
                         net (fo=31, routed)          0.836     8.703    pulse_gen/pulseConnect
    SLICE_X2Y89          LUT2 (Prop_lut2_I1_O)        0.124     8.827 r  pulse_gen/count[0]_i_6/O
                         net (fo=1, routed)           0.000     8.827    pulse_gen/count[0]_i_6_n_0
    SLICE_X2Y89          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.340 r  pulse_gen/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.340    pulse_gen/count_reg[0]_i_1_n_0
    SLICE_X2Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.457 r  pulse_gen/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.457    pulse_gen/count_reg[4]_i_1_n_0
    SLICE_X2Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.574 r  pulse_gen/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.574    pulse_gen/count_reg[8]_i_1_n_0
    SLICE_X2Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.691 r  pulse_gen/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.691    pulse_gen/count_reg[12]_i_1_n_0
    SLICE_X2Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.808 r  pulse_gen/count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.808    pulse_gen/count_reg[16]_i_1_n_0
    SLICE_X2Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.925 r  pulse_gen/count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.925    pulse_gen/count_reg[20]_i_1_n_0
    SLICE_X2Y95          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.248 r  pulse_gen/count_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.248    pulse_gen/count_reg[24]_i_1_n_6
    SLICE_X2Y95          FDCE                                         r  pulse_gen/count_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.605    15.028    pulse_gen/clk
    SLICE_X2Y95          FDCE                                         r  pulse_gen/count_reg[25]/C
                         clock pessimism              0.275    15.303    
                         clock uncertainty           -0.035    15.267    
    SLICE_X2Y95          FDCE (Setup_fdce_C_D)        0.109    15.376    pulse_gen/count_reg[25]
  -------------------------------------------------------------------
                         required time                         15.376    
                         arrival time                         -10.248    
  -------------------------------------------------------------------
                         slack                                  5.128    

Slack (MET) :             5.232ns  (required time - arrival time)
  Source:                 pulse_gen/count_reg[23]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pulse_gen/count_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.816ns  (logic 2.207ns (45.822%)  route 2.609ns (54.178%))
  Logic Levels:           10  (CARRY4=7 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.028ns = ( 15.028 - 10.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.725     5.328    pulse_gen/clk
    SLICE_X2Y94          FDCE                                         r  pulse_gen/count_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y94          FDCE (Prop_fdce_C_Q)         0.518     5.846 r  pulse_gen/count_reg[23]/Q
                         net (fo=2, routed)           0.817     6.663    pulse_gen/count_reg[23]
    SLICE_X3Y93          LUT6 (Prop_lut6_I4_O)        0.124     6.787 f  pulse_gen/FSM_sequential_state[3]_i_6/O
                         net (fo=1, routed)           0.956     7.743    pulse_gen/FSM_sequential_state[3]_i_6_n_0
    SLICE_X3Y91          LUT6 (Prop_lut6_I3_O)        0.124     7.867 f  pulse_gen/FSM_sequential_state[3]_i_1/O
                         net (fo=31, routed)          0.836     8.703    pulse_gen/pulseConnect
    SLICE_X2Y89          LUT2 (Prop_lut2_I1_O)        0.124     8.827 r  pulse_gen/count[0]_i_6/O
                         net (fo=1, routed)           0.000     8.827    pulse_gen/count[0]_i_6_n_0
    SLICE_X2Y89          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.340 r  pulse_gen/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.340    pulse_gen/count_reg[0]_i_1_n_0
    SLICE_X2Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.457 r  pulse_gen/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.457    pulse_gen/count_reg[4]_i_1_n_0
    SLICE_X2Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.574 r  pulse_gen/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.574    pulse_gen/count_reg[8]_i_1_n_0
    SLICE_X2Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.691 r  pulse_gen/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.691    pulse_gen/count_reg[12]_i_1_n_0
    SLICE_X2Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.808 r  pulse_gen/count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.808    pulse_gen/count_reg[16]_i_1_n_0
    SLICE_X2Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.925 r  pulse_gen/count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.925    pulse_gen/count_reg[20]_i_1_n_0
    SLICE_X2Y95          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    10.144 r  pulse_gen/count_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000    10.144    pulse_gen/count_reg[24]_i_1_n_7
    SLICE_X2Y95          FDCE                                         r  pulse_gen/count_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.605    15.028    pulse_gen/clk
    SLICE_X2Y95          FDCE                                         r  pulse_gen/count_reg[24]/C
                         clock pessimism              0.275    15.303    
                         clock uncertainty           -0.035    15.267    
    SLICE_X2Y95          FDCE (Setup_fdce_C_D)        0.109    15.376    pulse_gen/count_reg[24]
  -------------------------------------------------------------------
                         required time                         15.376    
                         arrival time                         -10.144    
  -------------------------------------------------------------------
                         slack                                  5.232    

Slack (MET) :             5.251ns  (required time - arrival time)
  Source:                 pulse_gen/count_reg[25]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pulse_gen/count_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.798ns  (logic 2.194ns (45.731%)  route 2.604ns (54.269%))
  Logic Levels:           9  (CARRY4=6 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.028ns = ( 15.028 - 10.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.725     5.328    pulse_gen/clk
    SLICE_X2Y95          FDCE                                         r  pulse_gen/count_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y95          FDCE (Prop_fdce_C_Q)         0.518     5.846 f  pulse_gen/count_reg[25]/Q
                         net (fo=2, routed)           0.826     6.672    pulse_gen/count_reg[25]
    SLICE_X3Y94          LUT6 (Prop_lut6_I4_O)        0.124     6.796 f  pulse_gen/FSM_sequential_state[3]_i_3/O
                         net (fo=1, routed)           0.941     7.737    pulse_gen/FSM_sequential_state[3]_i_3_n_0
    SLICE_X3Y91          LUT6 (Prop_lut6_I0_O)        0.124     7.861 f  pulse_gen/FSM_sequential_state[3]_i_1/O
                         net (fo=31, routed)          0.836     8.697    pulse_gen/pulseConnect
    SLICE_X2Y89          LUT2 (Prop_lut2_I1_O)        0.124     8.821 r  pulse_gen/count[0]_i_6/O
                         net (fo=1, routed)           0.000     8.821    pulse_gen/count[0]_i_6_n_0
    SLICE_X2Y89          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.334 r  pulse_gen/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.334    pulse_gen/count_reg[0]_i_1_n_0
    SLICE_X2Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.451 r  pulse_gen/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.451    pulse_gen/count_reg[4]_i_1_n_0
    SLICE_X2Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.568 r  pulse_gen/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.568    pulse_gen/count_reg[8]_i_1_n_0
    SLICE_X2Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.685 r  pulse_gen/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.685    pulse_gen/count_reg[12]_i_1_n_0
    SLICE_X2Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.802 r  pulse_gen/count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.802    pulse_gen/count_reg[16]_i_1_n_0
    SLICE_X2Y94          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.125 r  pulse_gen/count_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.125    pulse_gen/count_reg[20]_i_1_n_6
    SLICE_X2Y94          FDCE                                         r  pulse_gen/count_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.605    15.028    pulse_gen/clk
    SLICE_X2Y94          FDCE                                         r  pulse_gen/count_reg[21]/C
                         clock pessimism              0.275    15.303    
                         clock uncertainty           -0.035    15.267    
    SLICE_X2Y94          FDCE (Setup_fdce_C_D)        0.109    15.376    pulse_gen/count_reg[21]
  -------------------------------------------------------------------
                         required time                         15.376    
                         arrival time                         -10.125    
  -------------------------------------------------------------------
                         slack                                  5.251    

Slack (MET) :             5.259ns  (required time - arrival time)
  Source:                 pulse_gen/count_reg[25]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pulse_gen/count_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.790ns  (logic 2.186ns (45.640%)  route 2.604ns (54.360%))
  Logic Levels:           9  (CARRY4=6 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.028ns = ( 15.028 - 10.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.725     5.328    pulse_gen/clk
    SLICE_X2Y95          FDCE                                         r  pulse_gen/count_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y95          FDCE (Prop_fdce_C_Q)         0.518     5.846 f  pulse_gen/count_reg[25]/Q
                         net (fo=2, routed)           0.826     6.672    pulse_gen/count_reg[25]
    SLICE_X3Y94          LUT6 (Prop_lut6_I4_O)        0.124     6.796 f  pulse_gen/FSM_sequential_state[3]_i_3/O
                         net (fo=1, routed)           0.941     7.737    pulse_gen/FSM_sequential_state[3]_i_3_n_0
    SLICE_X3Y91          LUT6 (Prop_lut6_I0_O)        0.124     7.861 f  pulse_gen/FSM_sequential_state[3]_i_1/O
                         net (fo=31, routed)          0.836     8.697    pulse_gen/pulseConnect
    SLICE_X2Y89          LUT2 (Prop_lut2_I1_O)        0.124     8.821 r  pulse_gen/count[0]_i_6/O
                         net (fo=1, routed)           0.000     8.821    pulse_gen/count[0]_i_6_n_0
    SLICE_X2Y89          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.334 r  pulse_gen/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.334    pulse_gen/count_reg[0]_i_1_n_0
    SLICE_X2Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.451 r  pulse_gen/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.451    pulse_gen/count_reg[4]_i_1_n_0
    SLICE_X2Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.568 r  pulse_gen/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.568    pulse_gen/count_reg[8]_i_1_n_0
    SLICE_X2Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.685 r  pulse_gen/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.685    pulse_gen/count_reg[12]_i_1_n_0
    SLICE_X2Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.802 r  pulse_gen/count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.802    pulse_gen/count_reg[16]_i_1_n_0
    SLICE_X2Y94          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    10.117 r  pulse_gen/count_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000    10.117    pulse_gen/count_reg[20]_i_1_n_4
    SLICE_X2Y94          FDCE                                         r  pulse_gen/count_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.605    15.028    pulse_gen/clk
    SLICE_X2Y94          FDCE                                         r  pulse_gen/count_reg[23]/C
                         clock pessimism              0.275    15.303    
                         clock uncertainty           -0.035    15.267    
    SLICE_X2Y94          FDCE (Setup_fdce_C_D)        0.109    15.376    pulse_gen/count_reg[23]
  -------------------------------------------------------------------
                         required time                         15.376    
                         arrival time                         -10.117    
  -------------------------------------------------------------------
                         slack                                  5.259    

Slack (MET) :             5.335ns  (required time - arrival time)
  Source:                 pulse_gen/count_reg[25]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pulse_gen/count_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.714ns  (logic 2.110ns (44.764%)  route 2.604ns (55.236%))
  Logic Levels:           9  (CARRY4=6 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.028ns = ( 15.028 - 10.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.725     5.328    pulse_gen/clk
    SLICE_X2Y95          FDCE                                         r  pulse_gen/count_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y95          FDCE (Prop_fdce_C_Q)         0.518     5.846 f  pulse_gen/count_reg[25]/Q
                         net (fo=2, routed)           0.826     6.672    pulse_gen/count_reg[25]
    SLICE_X3Y94          LUT6 (Prop_lut6_I4_O)        0.124     6.796 f  pulse_gen/FSM_sequential_state[3]_i_3/O
                         net (fo=1, routed)           0.941     7.737    pulse_gen/FSM_sequential_state[3]_i_3_n_0
    SLICE_X3Y91          LUT6 (Prop_lut6_I0_O)        0.124     7.861 f  pulse_gen/FSM_sequential_state[3]_i_1/O
                         net (fo=31, routed)          0.836     8.697    pulse_gen/pulseConnect
    SLICE_X2Y89          LUT2 (Prop_lut2_I1_O)        0.124     8.821 r  pulse_gen/count[0]_i_6/O
                         net (fo=1, routed)           0.000     8.821    pulse_gen/count[0]_i_6_n_0
    SLICE_X2Y89          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.334 r  pulse_gen/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.334    pulse_gen/count_reg[0]_i_1_n_0
    SLICE_X2Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.451 r  pulse_gen/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.451    pulse_gen/count_reg[4]_i_1_n_0
    SLICE_X2Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.568 r  pulse_gen/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.568    pulse_gen/count_reg[8]_i_1_n_0
    SLICE_X2Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.685 r  pulse_gen/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.685    pulse_gen/count_reg[12]_i_1_n_0
    SLICE_X2Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.802 r  pulse_gen/count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.802    pulse_gen/count_reg[16]_i_1_n_0
    SLICE_X2Y94          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.041 r  pulse_gen/count_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000    10.041    pulse_gen/count_reg[20]_i_1_n_5
    SLICE_X2Y94          FDCE                                         r  pulse_gen/count_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.605    15.028    pulse_gen/clk
    SLICE_X2Y94          FDCE                                         r  pulse_gen/count_reg[22]/C
                         clock pessimism              0.275    15.303    
                         clock uncertainty           -0.035    15.267    
    SLICE_X2Y94          FDCE (Setup_fdce_C_D)        0.109    15.376    pulse_gen/count_reg[22]
  -------------------------------------------------------------------
                         required time                         15.376    
                         arrival time                         -10.041    
  -------------------------------------------------------------------
                         slack                                  5.335    

Slack (MET) :             5.355ns  (required time - arrival time)
  Source:                 pulse_gen/count_reg[25]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pulse_gen/count_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.694ns  (logic 2.090ns (44.528%)  route 2.604ns (55.472%))
  Logic Levels:           9  (CARRY4=6 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.028ns = ( 15.028 - 10.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.725     5.328    pulse_gen/clk
    SLICE_X2Y95          FDCE                                         r  pulse_gen/count_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y95          FDCE (Prop_fdce_C_Q)         0.518     5.846 f  pulse_gen/count_reg[25]/Q
                         net (fo=2, routed)           0.826     6.672    pulse_gen/count_reg[25]
    SLICE_X3Y94          LUT6 (Prop_lut6_I4_O)        0.124     6.796 f  pulse_gen/FSM_sequential_state[3]_i_3/O
                         net (fo=1, routed)           0.941     7.737    pulse_gen/FSM_sequential_state[3]_i_3_n_0
    SLICE_X3Y91          LUT6 (Prop_lut6_I0_O)        0.124     7.861 f  pulse_gen/FSM_sequential_state[3]_i_1/O
                         net (fo=31, routed)          0.836     8.697    pulse_gen/pulseConnect
    SLICE_X2Y89          LUT2 (Prop_lut2_I1_O)        0.124     8.821 r  pulse_gen/count[0]_i_6/O
                         net (fo=1, routed)           0.000     8.821    pulse_gen/count[0]_i_6_n_0
    SLICE_X2Y89          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.334 r  pulse_gen/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.334    pulse_gen/count_reg[0]_i_1_n_0
    SLICE_X2Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.451 r  pulse_gen/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.451    pulse_gen/count_reg[4]_i_1_n_0
    SLICE_X2Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.568 r  pulse_gen/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.568    pulse_gen/count_reg[8]_i_1_n_0
    SLICE_X2Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.685 r  pulse_gen/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.685    pulse_gen/count_reg[12]_i_1_n_0
    SLICE_X2Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.802 r  pulse_gen/count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.802    pulse_gen/count_reg[16]_i_1_n_0
    SLICE_X2Y94          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    10.021 r  pulse_gen/count_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000    10.021    pulse_gen/count_reg[20]_i_1_n_7
    SLICE_X2Y94          FDCE                                         r  pulse_gen/count_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.605    15.028    pulse_gen/clk
    SLICE_X2Y94          FDCE                                         r  pulse_gen/count_reg[20]/C
                         clock pessimism              0.275    15.303    
                         clock uncertainty           -0.035    15.267    
    SLICE_X2Y94          FDCE (Setup_fdce_C_D)        0.109    15.376    pulse_gen/count_reg[20]
  -------------------------------------------------------------------
                         required time                         15.376    
                         arrival time                         -10.021    
  -------------------------------------------------------------------
                         slack                                  5.355    

Slack (MET) :             5.362ns  (required time - arrival time)
  Source:                 pulse_gen/count_reg[23]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pulse_gen/count_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.686ns  (logic 2.077ns (44.319%)  route 2.609ns (55.681%))
  Logic Levels:           8  (CARRY4=5 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.028ns = ( 15.028 - 10.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.725     5.328    pulse_gen/clk
    SLICE_X2Y94          FDCE                                         r  pulse_gen/count_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y94          FDCE (Prop_fdce_C_Q)         0.518     5.846 r  pulse_gen/count_reg[23]/Q
                         net (fo=2, routed)           0.817     6.663    pulse_gen/count_reg[23]
    SLICE_X3Y93          LUT6 (Prop_lut6_I4_O)        0.124     6.787 f  pulse_gen/FSM_sequential_state[3]_i_6/O
                         net (fo=1, routed)           0.956     7.743    pulse_gen/FSM_sequential_state[3]_i_6_n_0
    SLICE_X3Y91          LUT6 (Prop_lut6_I3_O)        0.124     7.867 f  pulse_gen/FSM_sequential_state[3]_i_1/O
                         net (fo=31, routed)          0.836     8.703    pulse_gen/pulseConnect
    SLICE_X2Y89          LUT2 (Prop_lut2_I1_O)        0.124     8.827 r  pulse_gen/count[0]_i_6/O
                         net (fo=1, routed)           0.000     8.827    pulse_gen/count[0]_i_6_n_0
    SLICE_X2Y89          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.340 r  pulse_gen/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.340    pulse_gen/count_reg[0]_i_1_n_0
    SLICE_X2Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.457 r  pulse_gen/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.457    pulse_gen/count_reg[4]_i_1_n_0
    SLICE_X2Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.574 r  pulse_gen/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.574    pulse_gen/count_reg[8]_i_1_n_0
    SLICE_X2Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.691 r  pulse_gen/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.691    pulse_gen/count_reg[12]_i_1_n_0
    SLICE_X2Y93          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.014 r  pulse_gen/count_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.014    pulse_gen/count_reg[16]_i_1_n_6
    SLICE_X2Y93          FDCE                                         r  pulse_gen/count_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.605    15.028    pulse_gen/clk
    SLICE_X2Y93          FDCE                                         r  pulse_gen/count_reg[17]/C
                         clock pessimism              0.275    15.303    
                         clock uncertainty           -0.035    15.267    
    SLICE_X2Y93          FDCE (Setup_fdce_C_D)        0.109    15.376    pulse_gen/count_reg[17]
  -------------------------------------------------------------------
                         required time                         15.376    
                         arrival time                         -10.014    
  -------------------------------------------------------------------
                         slack                                  5.362    

Slack (MET) :             5.370ns  (required time - arrival time)
  Source:                 pulse_gen/count_reg[23]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pulse_gen/count_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.678ns  (logic 2.069ns (44.224%)  route 2.609ns (55.776%))
  Logic Levels:           8  (CARRY4=5 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.028ns = ( 15.028 - 10.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.725     5.328    pulse_gen/clk
    SLICE_X2Y94          FDCE                                         r  pulse_gen/count_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y94          FDCE (Prop_fdce_C_Q)         0.518     5.846 r  pulse_gen/count_reg[23]/Q
                         net (fo=2, routed)           0.817     6.663    pulse_gen/count_reg[23]
    SLICE_X3Y93          LUT6 (Prop_lut6_I4_O)        0.124     6.787 f  pulse_gen/FSM_sequential_state[3]_i_6/O
                         net (fo=1, routed)           0.956     7.743    pulse_gen/FSM_sequential_state[3]_i_6_n_0
    SLICE_X3Y91          LUT6 (Prop_lut6_I3_O)        0.124     7.867 f  pulse_gen/FSM_sequential_state[3]_i_1/O
                         net (fo=31, routed)          0.836     8.703    pulse_gen/pulseConnect
    SLICE_X2Y89          LUT2 (Prop_lut2_I1_O)        0.124     8.827 r  pulse_gen/count[0]_i_6/O
                         net (fo=1, routed)           0.000     8.827    pulse_gen/count[0]_i_6_n_0
    SLICE_X2Y89          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.340 r  pulse_gen/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.340    pulse_gen/count_reg[0]_i_1_n_0
    SLICE_X2Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.457 r  pulse_gen/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.457    pulse_gen/count_reg[4]_i_1_n_0
    SLICE_X2Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.574 r  pulse_gen/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.574    pulse_gen/count_reg[8]_i_1_n_0
    SLICE_X2Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.691 r  pulse_gen/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.691    pulse_gen/count_reg[12]_i_1_n_0
    SLICE_X2Y93          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    10.006 r  pulse_gen/count_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000    10.006    pulse_gen/count_reg[16]_i_1_n_4
    SLICE_X2Y93          FDCE                                         r  pulse_gen/count_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.605    15.028    pulse_gen/clk
    SLICE_X2Y93          FDCE                                         r  pulse_gen/count_reg[19]/C
                         clock pessimism              0.275    15.303    
                         clock uncertainty           -0.035    15.267    
    SLICE_X2Y93          FDCE (Setup_fdce_C_D)        0.109    15.376    pulse_gen/count_reg[19]
  -------------------------------------------------------------------
                         required time                         15.376    
                         arrival time                         -10.006    
  -------------------------------------------------------------------
                         slack                                  5.370    

Slack (MET) :             5.446ns  (required time - arrival time)
  Source:                 pulse_gen/count_reg[23]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pulse_gen/count_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.602ns  (logic 1.993ns (43.303%)  route 2.609ns (56.697%))
  Logic Levels:           8  (CARRY4=5 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.028ns = ( 15.028 - 10.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.725     5.328    pulse_gen/clk
    SLICE_X2Y94          FDCE                                         r  pulse_gen/count_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y94          FDCE (Prop_fdce_C_Q)         0.518     5.846 r  pulse_gen/count_reg[23]/Q
                         net (fo=2, routed)           0.817     6.663    pulse_gen/count_reg[23]
    SLICE_X3Y93          LUT6 (Prop_lut6_I4_O)        0.124     6.787 f  pulse_gen/FSM_sequential_state[3]_i_6/O
                         net (fo=1, routed)           0.956     7.743    pulse_gen/FSM_sequential_state[3]_i_6_n_0
    SLICE_X3Y91          LUT6 (Prop_lut6_I3_O)        0.124     7.867 f  pulse_gen/FSM_sequential_state[3]_i_1/O
                         net (fo=31, routed)          0.836     8.703    pulse_gen/pulseConnect
    SLICE_X2Y89          LUT2 (Prop_lut2_I1_O)        0.124     8.827 r  pulse_gen/count[0]_i_6/O
                         net (fo=1, routed)           0.000     8.827    pulse_gen/count[0]_i_6_n_0
    SLICE_X2Y89          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.340 r  pulse_gen/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.340    pulse_gen/count_reg[0]_i_1_n_0
    SLICE_X2Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.457 r  pulse_gen/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.457    pulse_gen/count_reg[4]_i_1_n_0
    SLICE_X2Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.574 r  pulse_gen/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.574    pulse_gen/count_reg[8]_i_1_n_0
    SLICE_X2Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.691 r  pulse_gen/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.691    pulse_gen/count_reg[12]_i_1_n_0
    SLICE_X2Y93          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.930 r  pulse_gen/count_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     9.930    pulse_gen/count_reg[16]_i_1_n_5
    SLICE_X2Y93          FDCE                                         r  pulse_gen/count_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.605    15.028    pulse_gen/clk
    SLICE_X2Y93          FDCE                                         r  pulse_gen/count_reg[18]/C
                         clock pessimism              0.275    15.303    
                         clock uncertainty           -0.035    15.267    
    SLICE_X2Y93          FDCE (Setup_fdce_C_D)        0.109    15.376    pulse_gen/count_reg[18]
  -------------------------------------------------------------------
                         required time                         15.376    
                         arrival time                          -9.930    
  -------------------------------------------------------------------
                         slack                                  5.446    

Slack (MET) :             5.466ns  (required time - arrival time)
  Source:                 pulse_gen/count_reg[23]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pulse_gen/count_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.582ns  (logic 1.973ns (43.056%)  route 2.609ns (56.944%))
  Logic Levels:           8  (CARRY4=5 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.028ns = ( 15.028 - 10.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.725     5.328    pulse_gen/clk
    SLICE_X2Y94          FDCE                                         r  pulse_gen/count_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y94          FDCE (Prop_fdce_C_Q)         0.518     5.846 r  pulse_gen/count_reg[23]/Q
                         net (fo=2, routed)           0.817     6.663    pulse_gen/count_reg[23]
    SLICE_X3Y93          LUT6 (Prop_lut6_I4_O)        0.124     6.787 f  pulse_gen/FSM_sequential_state[3]_i_6/O
                         net (fo=1, routed)           0.956     7.743    pulse_gen/FSM_sequential_state[3]_i_6_n_0
    SLICE_X3Y91          LUT6 (Prop_lut6_I3_O)        0.124     7.867 f  pulse_gen/FSM_sequential_state[3]_i_1/O
                         net (fo=31, routed)          0.836     8.703    pulse_gen/pulseConnect
    SLICE_X2Y89          LUT2 (Prop_lut2_I1_O)        0.124     8.827 r  pulse_gen/count[0]_i_6/O
                         net (fo=1, routed)           0.000     8.827    pulse_gen/count[0]_i_6_n_0
    SLICE_X2Y89          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.340 r  pulse_gen/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.340    pulse_gen/count_reg[0]_i_1_n_0
    SLICE_X2Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.457 r  pulse_gen/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.457    pulse_gen/count_reg[4]_i_1_n_0
    SLICE_X2Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.574 r  pulse_gen/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.574    pulse_gen/count_reg[8]_i_1_n_0
    SLICE_X2Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.691 r  pulse_gen/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.691    pulse_gen/count_reg[12]_i_1_n_0
    SLICE_X2Y93          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     9.910 r  pulse_gen/count_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     9.910    pulse_gen/count_reg[16]_i_1_n_7
    SLICE_X2Y93          FDCE                                         r  pulse_gen/count_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.605    15.028    pulse_gen/clk
    SLICE_X2Y93          FDCE                                         r  pulse_gen/count_reg[16]/C
                         clock pessimism              0.275    15.303    
                         clock uncertainty           -0.035    15.267    
    SLICE_X2Y93          FDCE (Setup_fdce_C_D)        0.109    15.376    pulse_gen/count_reg[16]
  -------------------------------------------------------------------
                         required time                         15.376    
                         arrival time                          -9.910    
  -------------------------------------------------------------------
                         slack                                  5.466    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.273ns  (arrival time - required time)
  Source:                 fsm/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fsm/FSM_sequential_state_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.186ns (50.917%)  route 0.179ns (49.083%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.604     1.523    fsm/CLK
    SLICE_X0Y93          FDCE                                         r  fsm/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y93          FDCE (Prop_fdce_C_Q)         0.141     1.664 r  fsm/FSM_sequential_state_reg[0]/Q
                         net (fo=12, routed)          0.179     1.844    fsm/state[0]
    SLICE_X0Y93          LUT5 (Prop_lut5_I2_O)        0.045     1.889 r  fsm/FSM_sequential_state[2]_i_1/O
                         net (fo=1, routed)           0.000     1.889    fsm/FSM_sequential_state[2]_i_1_n_0
    SLICE_X0Y93          FDCE                                         r  fsm/FSM_sequential_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.877     2.042    fsm/CLK
    SLICE_X0Y93          FDCE                                         r  fsm/FSM_sequential_state_reg[2]/C
                         clock pessimism             -0.518     1.523    
    SLICE_X0Y93          FDCE (Hold_fdce_C_D)         0.092     1.615    fsm/FSM_sequential_state_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.615    
                         arrival time                           1.889    
  -------------------------------------------------------------------
                         slack                                  0.273    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 fsm/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fsm/FSM_sequential_state_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.186ns (50.778%)  route 0.180ns (49.222%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.604     1.523    fsm/CLK
    SLICE_X0Y93          FDCE                                         r  fsm/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y93          FDCE (Prop_fdce_C_Q)         0.141     1.664 r  fsm/FSM_sequential_state_reg[0]/Q
                         net (fo=12, routed)          0.180     1.845    fsm/state[0]
    SLICE_X0Y93          LUT5 (Prop_lut5_I3_O)        0.045     1.890 r  fsm/FSM_sequential_state[1]_i_1/O
                         net (fo=1, routed)           0.000     1.890    fsm/FSM_sequential_state[1]_i_1_n_0
    SLICE_X0Y93          FDCE                                         r  fsm/FSM_sequential_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.877     2.042    fsm/CLK
    SLICE_X0Y93          FDCE                                         r  fsm/FSM_sequential_state_reg[1]/C
                         clock pessimism             -0.518     1.523    
    SLICE_X0Y93          FDCE (Hold_fdce_C_D)         0.091     1.614    fsm/FSM_sequential_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.614    
                         arrival time                           1.890    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.287ns  (arrival time - required time)
  Source:                 pulse_gen/count_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pulse_gen/count_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.273ns (64.814%)  route 0.148ns (35.186%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.602     1.521    pulse_gen/clk
    SLICE_X2Y89          FDCE                                         r  pulse_gen/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y89          FDCE (Prop_fdce_C_Q)         0.164     1.685 r  pulse_gen/count_reg[3]/Q
                         net (fo=2, routed)           0.148     1.834    pulse_gen/count_reg[3]
    SLICE_X2Y89          LUT2 (Prop_lut2_I0_O)        0.045     1.879 r  pulse_gen/count[0]_i_3/O
                         net (fo=1, routed)           0.000     1.879    pulse_gen/count[0]_i_3_n_0
    SLICE_X2Y89          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     1.943 r  pulse_gen/count_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.943    pulse_gen/count_reg[0]_i_1_n_4
    SLICE_X2Y89          FDCE                                         r  pulse_gen/count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.875     2.040    pulse_gen/clk
    SLICE_X2Y89          FDCE                                         r  pulse_gen/count_reg[3]/C
                         clock pessimism             -0.518     1.521    
    SLICE_X2Y89          FDCE (Hold_fdce_C_D)         0.134     1.655    pulse_gen/count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.655    
                         arrival time                           1.943    
  -------------------------------------------------------------------
                         slack                                  0.287    

Slack (MET) :             0.287ns  (arrival time - required time)
  Source:                 pulse_gen/count_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pulse_gen/count_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.273ns (64.814%)  route 0.148ns (35.186%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.603     1.522    pulse_gen/clk
    SLICE_X2Y91          FDCE                                         r  pulse_gen/count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y91          FDCE (Prop_fdce_C_Q)         0.164     1.686 r  pulse_gen/count_reg[11]/Q
                         net (fo=2, routed)           0.148     1.835    pulse_gen/count_reg[11]
    SLICE_X2Y91          LUT2 (Prop_lut2_I0_O)        0.045     1.880 r  pulse_gen/count[8]_i_2/O
                         net (fo=1, routed)           0.000     1.880    pulse_gen/count[8]_i_2_n_0
    SLICE_X2Y91          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     1.944 r  pulse_gen/count_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.944    pulse_gen/count_reg[8]_i_1_n_4
    SLICE_X2Y91          FDCE                                         r  pulse_gen/count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.876     2.041    pulse_gen/clk
    SLICE_X2Y91          FDCE                                         r  pulse_gen/count_reg[11]/C
                         clock pessimism             -0.518     1.522    
    SLICE_X2Y91          FDCE (Hold_fdce_C_D)         0.134     1.656    pulse_gen/count_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.656    
                         arrival time                           1.944    
  -------------------------------------------------------------------
                         slack                                  0.287    

Slack (MET) :             0.287ns  (arrival time - required time)
  Source:                 pulse_gen/count_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pulse_gen/count_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.273ns (64.814%)  route 0.148ns (35.186%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.603     1.522    pulse_gen/clk
    SLICE_X2Y90          FDCE                                         r  pulse_gen/count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y90          FDCE (Prop_fdce_C_Q)         0.164     1.686 r  pulse_gen/count_reg[7]/Q
                         net (fo=2, routed)           0.148     1.835    pulse_gen/count_reg[7]
    SLICE_X2Y90          LUT2 (Prop_lut2_I0_O)        0.045     1.880 r  pulse_gen/count[4]_i_2/O
                         net (fo=1, routed)           0.000     1.880    pulse_gen/count[4]_i_2_n_0
    SLICE_X2Y90          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     1.944 r  pulse_gen/count_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.944    pulse_gen/count_reg[4]_i_1_n_4
    SLICE_X2Y90          FDCE                                         r  pulse_gen/count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.876     2.041    pulse_gen/clk
    SLICE_X2Y90          FDCE                                         r  pulse_gen/count_reg[7]/C
                         clock pessimism             -0.518     1.522    
    SLICE_X2Y90          FDCE (Hold_fdce_C_D)         0.134     1.656    pulse_gen/count_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.656    
                         arrival time                           1.944    
  -------------------------------------------------------------------
                         slack                                  0.287    

Slack (MET) :             0.288ns  (arrival time - required time)
  Source:                 pulse_gen/count_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pulse_gen/count_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.273ns (64.655%)  route 0.149ns (35.345%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.603     1.522    pulse_gen/clk
    SLICE_X2Y92          FDCE                                         r  pulse_gen/count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y92          FDCE (Prop_fdce_C_Q)         0.164     1.686 r  pulse_gen/count_reg[15]/Q
                         net (fo=2, routed)           0.149     1.836    pulse_gen/count_reg[15]
    SLICE_X2Y92          LUT2 (Prop_lut2_I0_O)        0.045     1.881 r  pulse_gen/count[12]_i_2/O
                         net (fo=1, routed)           0.000     1.881    pulse_gen/count[12]_i_2_n_0
    SLICE_X2Y92          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     1.945 r  pulse_gen/count_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.945    pulse_gen/count_reg[12]_i_1_n_4
    SLICE_X2Y92          FDCE                                         r  pulse_gen/count_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.876     2.041    pulse_gen/clk
    SLICE_X2Y92          FDCE                                         r  pulse_gen/count_reg[15]/C
                         clock pessimism             -0.518     1.522    
    SLICE_X2Y92          FDCE (Hold_fdce_C_D)         0.134     1.656    pulse_gen/count_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.656    
                         arrival time                           1.945    
  -------------------------------------------------------------------
                         slack                                  0.288    

Slack (MET) :             0.288ns  (arrival time - required time)
  Source:                 pulse_gen/count_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pulse_gen/count_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.273ns (64.655%)  route 0.149ns (35.345%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.604     1.523    pulse_gen/clk
    SLICE_X2Y93          FDCE                                         r  pulse_gen/count_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y93          FDCE (Prop_fdce_C_Q)         0.164     1.687 r  pulse_gen/count_reg[19]/Q
                         net (fo=2, routed)           0.149     1.837    pulse_gen/count_reg[19]
    SLICE_X2Y93          LUT2 (Prop_lut2_I0_O)        0.045     1.882 r  pulse_gen/count[16]_i_2/O
                         net (fo=1, routed)           0.000     1.882    pulse_gen/count[16]_i_2_n_0
    SLICE_X2Y93          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     1.946 r  pulse_gen/count_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.946    pulse_gen/count_reg[16]_i_1_n_4
    SLICE_X2Y93          FDCE                                         r  pulse_gen/count_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.877     2.042    pulse_gen/clk
    SLICE_X2Y93          FDCE                                         r  pulse_gen/count_reg[19]/C
                         clock pessimism             -0.518     1.523    
    SLICE_X2Y93          FDCE (Hold_fdce_C_D)         0.134     1.657    pulse_gen/count_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.657    
                         arrival time                           1.946    
  -------------------------------------------------------------------
                         slack                                  0.288    

Slack (MET) :             0.288ns  (arrival time - required time)
  Source:                 pulse_gen/count_reg[23]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pulse_gen/count_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.273ns (64.655%)  route 0.149ns (35.345%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.604     1.523    pulse_gen/clk
    SLICE_X2Y94          FDCE                                         r  pulse_gen/count_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y94          FDCE (Prop_fdce_C_Q)         0.164     1.687 r  pulse_gen/count_reg[23]/Q
                         net (fo=2, routed)           0.149     1.837    pulse_gen/count_reg[23]
    SLICE_X2Y94          LUT2 (Prop_lut2_I0_O)        0.045     1.882 r  pulse_gen/count[20]_i_2/O
                         net (fo=1, routed)           0.000     1.882    pulse_gen/count[20]_i_2_n_0
    SLICE_X2Y94          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     1.946 r  pulse_gen/count_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.946    pulse_gen/count_reg[20]_i_1_n_4
    SLICE_X2Y94          FDCE                                         r  pulse_gen/count_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.877     2.042    pulse_gen/clk
    SLICE_X2Y94          FDCE                                         r  pulse_gen/count_reg[23]/C
                         clock pessimism             -0.518     1.523    
    SLICE_X2Y94          FDCE (Hold_fdce_C_D)         0.134     1.657    pulse_gen/count_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.657    
                         arrival time                           1.946    
  -------------------------------------------------------------------
                         slack                                  0.288    

Slack (MET) :             0.319ns  (arrival time - required time)
  Source:                 pulse_gen/count_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pulse_gen/count_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.453ns  (logic 0.279ns (61.561%)  route 0.174ns (38.439%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.603     1.522    pulse_gen/clk
    SLICE_X2Y90          FDCE                                         r  pulse_gen/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y90          FDCE (Prop_fdce_C_Q)         0.164     1.686 r  pulse_gen/count_reg[4]/Q
                         net (fo=2, routed)           0.174     1.861    pulse_gen/count_reg[4]
    SLICE_X2Y90          LUT2 (Prop_lut2_I0_O)        0.045     1.906 r  pulse_gen/count[4]_i_5/O
                         net (fo=1, routed)           0.000     1.906    pulse_gen/count[4]_i_5_n_0
    SLICE_X2Y90          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.976 r  pulse_gen/count_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.976    pulse_gen/count_reg[4]_i_1_n_7
    SLICE_X2Y90          FDCE                                         r  pulse_gen/count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.876     2.041    pulse_gen/clk
    SLICE_X2Y90          FDCE                                         r  pulse_gen/count_reg[4]/C
                         clock pessimism             -0.518     1.522    
    SLICE_X2Y90          FDCE (Hold_fdce_C_D)         0.134     1.656    pulse_gen/count_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.656    
                         arrival time                           1.976    
  -------------------------------------------------------------------
                         slack                                  0.319    

Slack (MET) :             0.319ns  (arrival time - required time)
  Source:                 pulse_gen/count_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pulse_gen/count_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.453ns  (logic 0.279ns (61.561%)  route 0.174ns (38.439%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.603     1.522    pulse_gen/clk
    SLICE_X2Y91          FDCE                                         r  pulse_gen/count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y91          FDCE (Prop_fdce_C_Q)         0.164     1.686 r  pulse_gen/count_reg[8]/Q
                         net (fo=2, routed)           0.174     1.861    pulse_gen/count_reg[8]
    SLICE_X2Y91          LUT2 (Prop_lut2_I0_O)        0.045     1.906 r  pulse_gen/count[8]_i_5/O
                         net (fo=1, routed)           0.000     1.906    pulse_gen/count[8]_i_5_n_0
    SLICE_X2Y91          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.976 r  pulse_gen/count_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.976    pulse_gen/count_reg[8]_i_1_n_7
    SLICE_X2Y91          FDCE                                         r  pulse_gen/count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.876     2.041    pulse_gen/clk
    SLICE_X2Y91          FDCE                                         r  pulse_gen/count_reg[8]/C
                         clock pessimism             -0.518     1.522    
    SLICE_X2Y91          FDCE (Hold_fdce_C_D)         0.134     1.656    pulse_gen/count_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.656    
                         arrival time                           1.976    
  -------------------------------------------------------------------
                         slack                                  0.319    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y93     fsm/FSM_sequential_state_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y93     fsm/FSM_sequential_state_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y93     fsm/FSM_sequential_state_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y93     fsm/FSM_sequential_state_reg[3]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X2Y89     pulse_gen/count_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X2Y91     pulse_gen/count_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X2Y91     pulse_gen/count_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X2Y92     pulse_gen/count_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X2Y92     pulse_gen/count_reg[13]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y93     fsm/FSM_sequential_state_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y93     fsm/FSM_sequential_state_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y93     fsm/FSM_sequential_state_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y93     fsm/FSM_sequential_state_reg[3]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y89     pulse_gen/count_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y93     pulse_gen/count_reg[16]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y93     pulse_gen/count_reg[17]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y93     pulse_gen/count_reg[18]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y93     pulse_gen/count_reg[19]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y89     pulse_gen/count_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y93     fsm/FSM_sequential_state_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y93     fsm/FSM_sequential_state_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y93     fsm/FSM_sequential_state_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y93     fsm/FSM_sequential_state_reg[3]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y89     pulse_gen/count_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y89     pulse_gen/count_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y91     pulse_gen/count_reg[10]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y91     pulse_gen/count_reg[11]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y92     pulse_gen/count_reg[12]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y92     pulse_gen/count_reg[13]/C



