$date
	Tue Jan 16 14:38:52 2024
$end
$version
	Icarus Verilog
$end
$timescale
	100ns
$end
$scope module sr_tb $end
$var wire 32 ! Q_t [31:0] $end
$var wire 2 " Q [1:0] $end
$var reg 2 # CLR [1:0] $end
$var reg 32 $ CLR_t [31:0] $end
$var reg 2 % SET [1:0] $end
$var reg 32 & SET_t [31:0] $end
$var integer 32 ' i [31:0] $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b0 '
b10 &
bx %
b1 $
bx #
bx "
b0 !
$end
#400
b0 #
b0 %
#450
b1 !
b0x "
b10 #
#500
b0 "
b11 #
#900
b10 !
b1 "
b0 #
b1 %
#950
b10 !
b10 #
#1000
b1 !
b0 "
b11 #
#1400
b10 !
b11 "
b0 #
b11 %
#1450
b1 !
b1 "
b10 #
#1500
b0 "
b11 #
#1900
b10 !
b10 "
b0 #
b10 %
#1950
b1 !
b0 "
b10 #
#2000
b11 #
#2400
b0 &
b1 '
#2800
b0 #
b0 %
#2850
b10 #
#2900
b11 #
#3300
b0 !
b1 "
b0 #
b1 %
#3350
b1 !
b10 #
#3400
b0 "
b11 #
#3800
b0 !
b11 "
b0 #
b11 %
#3850
b0 !
b1 "
b10 #
#3900
b1 !
b0 "
b11 #
#4300
b0 !
b10 "
b0 #
b10 %
#4350
b1 !
b0 "
b10 #
#4400
b11 #
#4800
b0 !
b0 $
b10 &
b10 '
#5200
b0 #
b0 %
#5250
b10 #
#5300
b11 #
#5700
b10 !
b1 "
b0 #
b1 %
#5750
b10 !
b10 #
#5800
b0 !
b0 "
b11 #
#6200
b10 !
b11 "
b0 #
b11 %
#6250
b0 !
b1 "
b10 #
#6300
b0 "
b11 #
#6700
b10 !
b10 "
b0 #
b10 %
#6750
b0 !
b0 "
b10 #
#6800
b11 #
#7200
b0 &
b11 '
#7600
b0 #
b0 %
#7650
b10 #
#7700
b11 #
#8100
b1 "
b0 #
b1 %
#8150
b10 #
#8200
b0 "
b11 #
#8600
b11 "
b0 #
b11 %
#8650
b1 "
b10 #
#8700
b0 "
b11 #
#9100
b10 "
b0 #
b10 %
#9150
b0 "
b10 #
#9200
b11 #
#9600
b100 '
