<stg><name>toplevel</name>


<trans_list>

<trans id="1833" from="1" to="2">
<condition id="13">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1834" from="2" to="3">
<condition id="14">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1835" from="3" to="4">
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1836" from="4" to="5">
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1837" from="5" to="6">
<condition id="17">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1838" from="6" to="7">
<condition id="18">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1839" from="7" to="8">
<condition id="19">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1840" from="8" to="9">
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1841" from="9" to="10">
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1842" from="10" to="11">
<condition id="22">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1843" from="11" to="12">
<condition id="23">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1844" from="12" to="13">
<condition id="24">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="14" st_id="1" stage="1" lat="1">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="111" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader_ifconv:8  %tmp_V = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %input_V_V)

]]></node>
<StgValue><ssdm name="tmp_V"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="112" bw="1" op_0_bw="32">
<![CDATA[
.preheader.preheader_ifconv:9  %tmp_1 = trunc i32 %tmp_V to i1

]]></node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="113" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader_ifconv:10  store i1 %tmp_1, i1* @matrix_V_0_0, align 16

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="114" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader.preheader_ifconv:11  %tmp_2 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %tmp_V, i32 1)

]]></node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="115" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader_ifconv:12  store i1 %tmp_2, i1* @matrix_V_0_1, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="116" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader.preheader_ifconv:13  %tmp_3 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %tmp_V, i32 2)

]]></node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="117" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader_ifconv:14  store i1 %tmp_3, i1* @matrix_V_0_2, align 2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="118" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader.preheader_ifconv:15  %tmp_4 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %tmp_V, i32 3)

]]></node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="119" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader_ifconv:16  store i1 %tmp_4, i1* @matrix_V_0_3, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="120" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader.preheader_ifconv:17  %tmp_5 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %tmp_V, i32 4)

]]></node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="121" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader_ifconv:18  store i1 %tmp_5, i1* @matrix_V_0_4, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="122" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader.preheader_ifconv:19  %tmp_6 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %tmp_V, i32 5)

]]></node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="123" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader_ifconv:20  store i1 %tmp_6, i1* @matrix_V_0_5, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="124" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader.preheader_ifconv:21  %tmp_7 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %tmp_V, i32 6)

]]></node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="125" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader_ifconv:22  store i1 %tmp_7, i1* @matrix_V_0_6, align 2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="126" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader.preheader_ifconv:23  %tmp_8 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %tmp_V, i32 7)

]]></node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="127" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader_ifconv:24  store i1 %tmp_8, i1* @matrix_V_0_7, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="128" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader.preheader_ifconv:25  %tmp_9 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %tmp_V, i32 8)

]]></node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="129" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader_ifconv:26  store i1 %tmp_9, i1* @matrix_V_0_8, align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="130" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader.preheader_ifconv:27  %tmp_10 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %tmp_V, i32 9)

]]></node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="131" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader_ifconv:28  store i1 %tmp_10, i1* @matrix_V_0_9, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="35" st_id="2" stage="1" lat="1">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="132" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader_ifconv:29  %tmp_V_1 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %input_V_V)

]]></node>
<StgValue><ssdm name="tmp_V_1"/></StgValue>
</operation>

<operation id="36" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="133" bw="1" op_0_bw="32">
<![CDATA[
.preheader.preheader_ifconv:30  %tmp_11 = trunc i32 %tmp_V_1 to i1

]]></node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>

<operation id="37" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="134" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader_ifconv:31  store i1 %tmp_11, i1* @matrix_V_1_0, align 2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="38" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="135" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader.preheader_ifconv:32  %tmp_12 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %tmp_V_1, i32 1)

]]></node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>

<operation id="39" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="136" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader_ifconv:33  store i1 %tmp_12, i1* @matrix_V_1_1, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="40" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="137" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader.preheader_ifconv:34  %tmp_13 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %tmp_V_1, i32 2)

]]></node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>

<operation id="41" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="138" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader_ifconv:35  store i1 %tmp_13, i1* @matrix_V_1_2, align 2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="42" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="139" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader.preheader_ifconv:36  %tmp_14 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %tmp_V_1, i32 3)

]]></node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>

<operation id="43" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="140" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader_ifconv:37  store i1 %tmp_14, i1* @matrix_V_1_3, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="44" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="141" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader.preheader_ifconv:38  %tmp_15 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %tmp_V_1, i32 4)

]]></node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>

<operation id="45" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="142" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader_ifconv:39  store i1 %tmp_15, i1* @matrix_V_1_4, align 2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="46" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="143" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader.preheader_ifconv:40  %tmp_16 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %tmp_V_1, i32 5)

]]></node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>

<operation id="47" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="144" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader_ifconv:41  store i1 %tmp_16, i1* @matrix_V_1_5, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="48" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="145" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader.preheader_ifconv:42  %tmp_17 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %tmp_V_1, i32 6)

]]></node>
<StgValue><ssdm name="tmp_17"/></StgValue>
</operation>

<operation id="49" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="146" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader_ifconv:43  store i1 %tmp_17, i1* @matrix_V_1_6, align 2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="50" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="147" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader.preheader_ifconv:44  %tmp_18 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %tmp_V_1, i32 7)

]]></node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>

<operation id="51" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="148" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader_ifconv:45  store i1 %tmp_18, i1* @matrix_V_1_7, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="52" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="149" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader.preheader_ifconv:46  %tmp_19 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %tmp_V_1, i32 8)

]]></node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>

<operation id="53" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="150" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader_ifconv:47  store i1 %tmp_19, i1* @matrix_V_1_8, align 2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="54" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="151" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader.preheader_ifconv:48  %tmp_20 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %tmp_V_1, i32 9)

]]></node>
<StgValue><ssdm name="tmp_20"/></StgValue>
</operation>

<operation id="55" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="152" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader_ifconv:49  store i1 %tmp_20, i1* @matrix_V_1_9, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="56" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="321" bw="2" op_0_bw="1">
<![CDATA[
.preheader.preheader_ifconv:218  %tmp_4_cast = zext i1 %tmp_2 to i2

]]></node>
<StgValue><ssdm name="tmp_4_cast"/></StgValue>
</operation>

<operation id="57" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="322" bw="2" op_0_bw="1">
<![CDATA[
.preheader.preheader_ifconv:219  %tmp_10_cast = zext i1 %tmp_11 to i2

]]></node>
<StgValue><ssdm name="tmp_10_cast"/></StgValue>
</operation>

<operation id="58" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="323" bw="2" op_0_bw="1">
<![CDATA[
.preheader.preheader_ifconv:220  %tmp_11_cast = zext i1 %tmp_12 to i2

]]></node>
<StgValue><ssdm name="tmp_11_cast"/></StgValue>
</operation>

<operation id="59" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="324" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader.preheader_ifconv:221  %tmp = add i2 %tmp_4_cast, %tmp_11_cast

]]></node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="60" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="325" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader.preheader_ifconv:222  %neighbours_V = add i2 %tmp, %tmp_10_cast

]]></node>
<StgValue><ssdm name="neighbours_V"/></StgValue>
</operation>

<operation id="61" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="326" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
.preheader.preheader_ifconv:223  %value_V = call i32 @_ssdm_op_BitSet.i32.i32.i32.i1(i32 0, i32 0, i1 %tmp_1)

]]></node>
<StgValue><ssdm name="value_V"/></StgValue>
</operation>

<operation id="62" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="327" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader.preheader_ifconv:224  %sel_tmp = icmp eq i2 %neighbours_V, -1

]]></node>
<StgValue><ssdm name="sel_tmp"/></StgValue>
</operation>

<operation id="63" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="328" bw="32" op_0_bw="1">
<![CDATA[
.preheader.preheader_ifconv:225  %sel_tmp1 = zext i1 %sel_tmp to i32

]]></node>
<StgValue><ssdm name="sel_tmp1"/></StgValue>
</operation>

<operation id="64" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="329" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader.preheader_ifconv:226  %sel_tmp2 = icmp eq i2 %neighbours_V, -2

]]></node>
<StgValue><ssdm name="sel_tmp2"/></StgValue>
</operation>

<operation id="65" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="330" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader.preheader_ifconv:227  %p_0926_1 = select i1 %sel_tmp2, i32 %value_V, i32 %sel_tmp1

]]></node>
<StgValue><ssdm name="p_0926_1"/></StgValue>
</operation>

<operation id="66" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="331" bw="2" op_0_bw="1">
<![CDATA[
.preheader.preheader_ifconv:228  %tmp_26_0_1_cast = zext i1 %tmp_1 to i2

]]></node>
<StgValue><ssdm name="tmp_26_0_1_cast"/></StgValue>
</operation>

<operation id="67" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="332" bw="2" op_0_bw="1">
<![CDATA[
.preheader.preheader_ifconv:229  %tmp_29_0_1_cast = zext i1 %tmp_3 to i2

]]></node>
<StgValue><ssdm name="tmp_29_0_1_cast"/></StgValue>
</operation>

<operation id="68" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="333" bw="2" op_0_bw="1">
<![CDATA[
.preheader.preheader_ifconv:230  %tmp_34_0_1_cast = zext i1 %tmp_13 to i2

]]></node>
<StgValue><ssdm name="tmp_34_0_1_cast"/></StgValue>
</operation>

<operation id="69" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="334" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader.preheader_ifconv:231  %tmp1 = add i2 %tmp_10_cast, %tmp_11_cast

]]></node>
<StgValue><ssdm name="tmp1"/></StgValue>
</operation>

<operation id="70" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="335" bw="3" op_0_bw="2">
<![CDATA[
.preheader.preheader_ifconv:232  %tmp402_cast = zext i2 %tmp1 to i3

]]></node>
<StgValue><ssdm name="tmp402_cast"/></StgValue>
</operation>

<operation id="71" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="336" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader.preheader_ifconv:233  %tmp2 = add i2 %tmp_29_0_1_cast, %tmp_34_0_1_cast

]]></node>
<StgValue><ssdm name="tmp2"/></StgValue>
</operation>

<operation id="72" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="337" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader.preheader_ifconv:234  %tmp3 = add i2 %tmp2, %tmp_26_0_1_cast

]]></node>
<StgValue><ssdm name="tmp3"/></StgValue>
</operation>

<operation id="73" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="338" bw="3" op_0_bw="2">
<![CDATA[
.preheader.preheader_ifconv:235  %tmp403_cast = zext i2 %tmp3 to i3

]]></node>
<StgValue><ssdm name="tmp403_cast"/></StgValue>
</operation>

<operation id="74" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="339" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader.preheader_ifconv:236  %neighbours_V_4_0_1 = add i3 %tmp403_cast, %tmp402_cast

]]></node>
<StgValue><ssdm name="neighbours_V_4_0_1"/></StgValue>
</operation>

<operation id="75" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="340" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
.preheader.preheader_ifconv:237  %value_V_0_1 = call i32 @_ssdm_op_BitSet.i32.i32.i32.i1(i32 %p_0926_1, i32 1, i1 %tmp_2)

]]></node>
<StgValue><ssdm name="value_V_0_1"/></StgValue>
</operation>

<operation id="76" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="341" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader_ifconv:238  %value_V_1_0_1 = or i32 %p_0926_1, 2

]]></node>
<StgValue><ssdm name="value_V_1_0_1"/></StgValue>
</operation>

<operation id="77" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="342" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader.preheader_ifconv:239  %sel_tmp4 = icmp eq i3 %neighbours_V_4_0_1, 3

]]></node>
<StgValue><ssdm name="sel_tmp4"/></StgValue>
</operation>

<operation id="78" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="343" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader.preheader_ifconv:240  %sel_tmp5 = select i1 %sel_tmp4, i32 %value_V_1_0_1, i32 %p_0926_1

]]></node>
<StgValue><ssdm name="sel_tmp5"/></StgValue>
</operation>

<operation id="79" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="344" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader.preheader_ifconv:241  %sel_tmp6 = icmp eq i3 %neighbours_V_4_0_1, 2

]]></node>
<StgValue><ssdm name="sel_tmp6"/></StgValue>
</operation>

<operation id="80" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="345" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader.preheader_ifconv:242  %p_0926_1_0_1 = select i1 %sel_tmp6, i32 %value_V_0_1, i32 %sel_tmp5

]]></node>
<StgValue><ssdm name="p_0926_1_0_1"/></StgValue>
</operation>

<operation id="81" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="346" bw="2" op_0_bw="1">
<![CDATA[
.preheader.preheader_ifconv:243  %tmp_29_0_2_cast = zext i1 %tmp_4 to i2

]]></node>
<StgValue><ssdm name="tmp_29_0_2_cast"/></StgValue>
</operation>

<operation id="82" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="347" bw="2" op_0_bw="1">
<![CDATA[
.preheader.preheader_ifconv:244  %tmp_34_0_2_cast = zext i1 %tmp_14 to i2

]]></node>
<StgValue><ssdm name="tmp_34_0_2_cast"/></StgValue>
</operation>

<operation id="83" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="348" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader.preheader_ifconv:245  %tmp4 = add i2 %tmp_11_cast, %tmp_34_0_1_cast

]]></node>
<StgValue><ssdm name="tmp4"/></StgValue>
</operation>

<operation id="84" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="349" bw="3" op_0_bw="2">
<![CDATA[
.preheader.preheader_ifconv:246  %tmp407_cast = zext i2 %tmp4 to i3

]]></node>
<StgValue><ssdm name="tmp407_cast"/></StgValue>
</operation>

<operation id="85" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="350" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader.preheader_ifconv:247  %tmp5 = add i2 %tmp_29_0_2_cast, %tmp_34_0_2_cast

]]></node>
<StgValue><ssdm name="tmp5"/></StgValue>
</operation>

<operation id="86" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="351" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader.preheader_ifconv:248  %tmp6 = add i2 %tmp5, %tmp_4_cast

]]></node>
<StgValue><ssdm name="tmp6"/></StgValue>
</operation>

<operation id="87" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="352" bw="3" op_0_bw="2">
<![CDATA[
.preheader.preheader_ifconv:249  %tmp408_cast = zext i2 %tmp6 to i3

]]></node>
<StgValue><ssdm name="tmp408_cast"/></StgValue>
</operation>

<operation id="88" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="353" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader.preheader_ifconv:250  %neighbours_V_4_0_2 = add i3 %tmp408_cast, %tmp407_cast

]]></node>
<StgValue><ssdm name="neighbours_V_4_0_2"/></StgValue>
</operation>

<operation id="89" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="354" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
.preheader.preheader_ifconv:251  %value_V_0_2 = call i32 @_ssdm_op_BitSet.i32.i32.i32.i1(i32 %p_0926_1_0_1, i32 2, i1 %tmp_3)

]]></node>
<StgValue><ssdm name="value_V_0_2"/></StgValue>
</operation>

<operation id="90" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="355" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader_ifconv:252  %value_V_1_0_2 = or i32 %p_0926_1_0_1, 4

]]></node>
<StgValue><ssdm name="value_V_1_0_2"/></StgValue>
</operation>

<operation id="91" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="356" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader.preheader_ifconv:253  %sel_tmp8 = icmp eq i3 %neighbours_V_4_0_2, 3

]]></node>
<StgValue><ssdm name="sel_tmp8"/></StgValue>
</operation>

<operation id="92" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="357" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader.preheader_ifconv:254  %sel_tmp9 = select i1 %sel_tmp8, i32 %value_V_1_0_2, i32 %p_0926_1_0_1

]]></node>
<StgValue><ssdm name="sel_tmp9"/></StgValue>
</operation>

<operation id="93" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="358" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader.preheader_ifconv:255  %sel_tmp3 = icmp eq i3 %neighbours_V_4_0_2, 2

]]></node>
<StgValue><ssdm name="sel_tmp3"/></StgValue>
</operation>

<operation id="94" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="359" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader.preheader_ifconv:256  %p_0926_1_0_2 = select i1 %sel_tmp3, i32 %value_V_0_2, i32 %sel_tmp9

]]></node>
<StgValue><ssdm name="p_0926_1_0_2"/></StgValue>
</operation>

<operation id="95" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="360" bw="2" op_0_bw="1">
<![CDATA[
.preheader.preheader_ifconv:257  %tmp_29_0_3_cast = zext i1 %tmp_5 to i2

]]></node>
<StgValue><ssdm name="tmp_29_0_3_cast"/></StgValue>
</operation>

<operation id="96" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="361" bw="2" op_0_bw="1">
<![CDATA[
.preheader.preheader_ifconv:258  %tmp_34_0_3_cast = zext i1 %tmp_15 to i2

]]></node>
<StgValue><ssdm name="tmp_34_0_3_cast"/></StgValue>
</operation>

<operation id="97" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="364" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader.preheader_ifconv:261  %tmp8 = add i2 %tmp_29_0_3_cast, %tmp_34_0_3_cast

]]></node>
<StgValue><ssdm name="tmp8"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="98" st_id="3" stage="1" lat="1">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="153" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader_ifconv:50  %tmp_V_12 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %input_V_V)

]]></node>
<StgValue><ssdm name="tmp_V_12"/></StgValue>
</operation>

<operation id="99" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="154" bw="1" op_0_bw="32">
<![CDATA[
.preheader.preheader_ifconv:51  %tmp_21 = trunc i32 %tmp_V_12 to i1

]]></node>
<StgValue><ssdm name="tmp_21"/></StgValue>
</operation>

<operation id="100" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="155" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader_ifconv:52  store i1 %tmp_21, i1* @matrix_V_2_0, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="101" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="156" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader.preheader_ifconv:53  %tmp_22 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %tmp_V_12, i32 1)

]]></node>
<StgValue><ssdm name="tmp_22"/></StgValue>
</operation>

<operation id="102" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="157" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader_ifconv:54  store i1 %tmp_22, i1* @matrix_V_2_1, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="103" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="158" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader.preheader_ifconv:55  %tmp_23 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %tmp_V_12, i32 2)

]]></node>
<StgValue><ssdm name="tmp_23"/></StgValue>
</operation>

<operation id="104" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="159" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader_ifconv:56  store i1 %tmp_23, i1* @matrix_V_2_2, align 2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="105" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="160" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader.preheader_ifconv:57  %tmp_24 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %tmp_V_12, i32 3)

]]></node>
<StgValue><ssdm name="tmp_24"/></StgValue>
</operation>

<operation id="106" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="161" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader_ifconv:58  store i1 %tmp_24, i1* @matrix_V_2_3, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="107" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="162" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader.preheader_ifconv:59  %tmp_25 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %tmp_V_12, i32 4)

]]></node>
<StgValue><ssdm name="tmp_25"/></StgValue>
</operation>

<operation id="108" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="163" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader_ifconv:60  store i1 %tmp_25, i1* @matrix_V_2_4, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="109" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="164" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader.preheader_ifconv:61  %tmp_26 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %tmp_V_12, i32 5)

]]></node>
<StgValue><ssdm name="tmp_26"/></StgValue>
</operation>

<operation id="110" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="165" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader_ifconv:62  store i1 %tmp_26, i1* @matrix_V_2_5, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="111" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="166" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader.preheader_ifconv:63  %tmp_27 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %tmp_V_12, i32 6)

]]></node>
<StgValue><ssdm name="tmp_27"/></StgValue>
</operation>

<operation id="112" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="167" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader_ifconv:64  store i1 %tmp_27, i1* @matrix_V_2_6, align 2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="113" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="168" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader.preheader_ifconv:65  %tmp_28 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %tmp_V_12, i32 7)

]]></node>
<StgValue><ssdm name="tmp_28"/></StgValue>
</operation>

<operation id="114" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="169" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader_ifconv:66  store i1 %tmp_28, i1* @matrix_V_2_7, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="115" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="170" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader.preheader_ifconv:67  %tmp_29 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %tmp_V_12, i32 8)

]]></node>
<StgValue><ssdm name="tmp_29"/></StgValue>
</operation>

<operation id="116" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="171" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader_ifconv:68  store i1 %tmp_29, i1* @matrix_V_2_8, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="117" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="172" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader.preheader_ifconv:69  %tmp_30 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %tmp_V_12, i32 9)

]]></node>
<StgValue><ssdm name="tmp_30"/></StgValue>
</operation>

<operation id="118" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="173" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader_ifconv:70  store i1 %tmp_30, i1* @matrix_V_2_9, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="119" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="362" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader.preheader_ifconv:259  %tmp7 = add i2 %tmp_34_0_1_cast, %tmp_34_0_2_cast

]]></node>
<StgValue><ssdm name="tmp7"/></StgValue>
</operation>

<operation id="120" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="363" bw="3" op_0_bw="2">
<![CDATA[
.preheader.preheader_ifconv:260  %tmp412_cast = zext i2 %tmp7 to i3

]]></node>
<StgValue><ssdm name="tmp412_cast"/></StgValue>
</operation>

<operation id="121" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="365" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader.preheader_ifconv:262  %tmp9 = add i2 %tmp8, %tmp_29_0_1_cast

]]></node>
<StgValue><ssdm name="tmp9"/></StgValue>
</operation>

<operation id="122" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="366" bw="3" op_0_bw="2">
<![CDATA[
.preheader.preheader_ifconv:263  %tmp413_cast = zext i2 %tmp9 to i3

]]></node>
<StgValue><ssdm name="tmp413_cast"/></StgValue>
</operation>

<operation id="123" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="367" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader.preheader_ifconv:264  %neighbours_V_4_0_3 = add i3 %tmp413_cast, %tmp412_cast

]]></node>
<StgValue><ssdm name="neighbours_V_4_0_3"/></StgValue>
</operation>

<operation id="124" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="368" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
.preheader.preheader_ifconv:265  %value_V_0_3 = call i32 @_ssdm_op_BitSet.i32.i32.i32.i1(i32 %p_0926_1_0_2, i32 3, i1 %tmp_4)

]]></node>
<StgValue><ssdm name="value_V_0_3"/></StgValue>
</operation>

<operation id="125" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="369" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader_ifconv:266  %value_V_1_0_3 = or i32 %p_0926_1_0_2, 8

]]></node>
<StgValue><ssdm name="value_V_1_0_3"/></StgValue>
</operation>

<operation id="126" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="370" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader.preheader_ifconv:267  %sel_tmp7 = icmp eq i3 %neighbours_V_4_0_3, 3

]]></node>
<StgValue><ssdm name="sel_tmp7"/></StgValue>
</operation>

<operation id="127" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="371" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader.preheader_ifconv:268  %sel_tmp10 = select i1 %sel_tmp7, i32 %value_V_1_0_3, i32 %p_0926_1_0_2

]]></node>
<StgValue><ssdm name="sel_tmp10"/></StgValue>
</operation>

<operation id="128" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="372" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader.preheader_ifconv:269  %sel_tmp11 = icmp eq i3 %neighbours_V_4_0_3, 2

]]></node>
<StgValue><ssdm name="sel_tmp11"/></StgValue>
</operation>

<operation id="129" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="373" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader.preheader_ifconv:270  %p_0926_1_0_3 = select i1 %sel_tmp11, i32 %value_V_0_3, i32 %sel_tmp10

]]></node>
<StgValue><ssdm name="p_0926_1_0_3"/></StgValue>
</operation>

<operation id="130" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="374" bw="2" op_0_bw="1">
<![CDATA[
.preheader.preheader_ifconv:271  %tmp_29_0_4_cast = zext i1 %tmp_6 to i2

]]></node>
<StgValue><ssdm name="tmp_29_0_4_cast"/></StgValue>
</operation>

<operation id="131" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="375" bw="2" op_0_bw="1">
<![CDATA[
.preheader.preheader_ifconv:272  %tmp_34_0_4_cast = zext i1 %tmp_16 to i2

]]></node>
<StgValue><ssdm name="tmp_34_0_4_cast"/></StgValue>
</operation>

<operation id="132" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="376" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader.preheader_ifconv:273  %tmp10 = add i2 %tmp_34_0_2_cast, %tmp_34_0_3_cast

]]></node>
<StgValue><ssdm name="tmp10"/></StgValue>
</operation>

<operation id="133" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="377" bw="3" op_0_bw="2">
<![CDATA[
.preheader.preheader_ifconv:274  %tmp417_cast = zext i2 %tmp10 to i3

]]></node>
<StgValue><ssdm name="tmp417_cast"/></StgValue>
</operation>

<operation id="134" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="378" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader.preheader_ifconv:275  %tmp11 = add i2 %tmp_29_0_4_cast, %tmp_34_0_4_cast

]]></node>
<StgValue><ssdm name="tmp11"/></StgValue>
</operation>

<operation id="135" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="379" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader.preheader_ifconv:276  %tmp12 = add i2 %tmp11, %tmp_29_0_2_cast

]]></node>
<StgValue><ssdm name="tmp12"/></StgValue>
</operation>

<operation id="136" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="380" bw="3" op_0_bw="2">
<![CDATA[
.preheader.preheader_ifconv:277  %tmp418_cast = zext i2 %tmp12 to i3

]]></node>
<StgValue><ssdm name="tmp418_cast"/></StgValue>
</operation>

<operation id="137" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="381" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader.preheader_ifconv:278  %neighbours_V_4_0_4 = add i3 %tmp418_cast, %tmp417_cast

]]></node>
<StgValue><ssdm name="neighbours_V_4_0_4"/></StgValue>
</operation>

<operation id="138" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="382" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
.preheader.preheader_ifconv:279  %value_V_0_4 = call i32 @_ssdm_op_BitSet.i32.i32.i32.i1(i32 %p_0926_1_0_3, i32 4, i1 %tmp_5)

]]></node>
<StgValue><ssdm name="value_V_0_4"/></StgValue>
</operation>

<operation id="139" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="383" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader_ifconv:280  %value_V_1_0_4 = or i32 %p_0926_1_0_3, 16

]]></node>
<StgValue><ssdm name="value_V_1_0_4"/></StgValue>
</operation>

<operation id="140" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="384" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader.preheader_ifconv:281  %sel_tmp12 = icmp eq i3 %neighbours_V_4_0_4, 3

]]></node>
<StgValue><ssdm name="sel_tmp12"/></StgValue>
</operation>

<operation id="141" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="385" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader.preheader_ifconv:282  %sel_tmp13 = select i1 %sel_tmp12, i32 %value_V_1_0_4, i32 %p_0926_1_0_3

]]></node>
<StgValue><ssdm name="sel_tmp13"/></StgValue>
</operation>

<operation id="142" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="386" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader.preheader_ifconv:283  %sel_tmp14 = icmp eq i3 %neighbours_V_4_0_4, 2

]]></node>
<StgValue><ssdm name="sel_tmp14"/></StgValue>
</operation>

<operation id="143" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="387" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader.preheader_ifconv:284  %p_0926_1_0_4 = select i1 %sel_tmp14, i32 %value_V_0_4, i32 %sel_tmp13

]]></node>
<StgValue><ssdm name="p_0926_1_0_4"/></StgValue>
</operation>

<operation id="144" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="388" bw="2" op_0_bw="1">
<![CDATA[
.preheader.preheader_ifconv:285  %tmp_29_0_5_cast = zext i1 %tmp_7 to i2

]]></node>
<StgValue><ssdm name="tmp_29_0_5_cast"/></StgValue>
</operation>

<operation id="145" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="389" bw="2" op_0_bw="1">
<![CDATA[
.preheader.preheader_ifconv:286  %tmp_34_0_5_cast = zext i1 %tmp_17 to i2

]]></node>
<StgValue><ssdm name="tmp_34_0_5_cast"/></StgValue>
</operation>

<operation id="146" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="390" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader.preheader_ifconv:287  %tmp13 = add i2 %tmp_34_0_3_cast, %tmp_34_0_4_cast

]]></node>
<StgValue><ssdm name="tmp13"/></StgValue>
</operation>

<operation id="147" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="391" bw="3" op_0_bw="2">
<![CDATA[
.preheader.preheader_ifconv:288  %tmp422_cast = zext i2 %tmp13 to i3

]]></node>
<StgValue><ssdm name="tmp422_cast"/></StgValue>
</operation>

<operation id="148" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="392" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader.preheader_ifconv:289  %tmp14 = add i2 %tmp_29_0_5_cast, %tmp_34_0_5_cast

]]></node>
<StgValue><ssdm name="tmp14"/></StgValue>
</operation>

<operation id="149" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="393" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader.preheader_ifconv:290  %tmp15 = add i2 %tmp14, %tmp_29_0_3_cast

]]></node>
<StgValue><ssdm name="tmp15"/></StgValue>
</operation>

<operation id="150" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="394" bw="3" op_0_bw="2">
<![CDATA[
.preheader.preheader_ifconv:291  %tmp423_cast = zext i2 %tmp15 to i3

]]></node>
<StgValue><ssdm name="tmp423_cast"/></StgValue>
</operation>

<operation id="151" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="395" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader.preheader_ifconv:292  %neighbours_V_4_0_5 = add i3 %tmp423_cast, %tmp422_cast

]]></node>
<StgValue><ssdm name="neighbours_V_4_0_5"/></StgValue>
</operation>

<operation id="152" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="396" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
.preheader.preheader_ifconv:293  %value_V_0_5 = call i32 @_ssdm_op_BitSet.i32.i32.i32.i1(i32 %p_0926_1_0_4, i32 5, i1 %tmp_6)

]]></node>
<StgValue><ssdm name="value_V_0_5"/></StgValue>
</operation>

<operation id="153" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="397" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader_ifconv:294  %value_V_1_0_5 = or i32 %p_0926_1_0_4, 32

]]></node>
<StgValue><ssdm name="value_V_1_0_5"/></StgValue>
</operation>

<operation id="154" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="398" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader.preheader_ifconv:295  %sel_tmp15 = icmp eq i3 %neighbours_V_4_0_5, 3

]]></node>
<StgValue><ssdm name="sel_tmp15"/></StgValue>
</operation>

<operation id="155" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="399" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader.preheader_ifconv:296  %sel_tmp16 = select i1 %sel_tmp15, i32 %value_V_1_0_5, i32 %p_0926_1_0_4

]]></node>
<StgValue><ssdm name="sel_tmp16"/></StgValue>
</operation>

<operation id="156" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="400" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader.preheader_ifconv:297  %sel_tmp17 = icmp eq i3 %neighbours_V_4_0_5, 2

]]></node>
<StgValue><ssdm name="sel_tmp17"/></StgValue>
</operation>

<operation id="157" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="401" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader.preheader_ifconv:298  %p_0926_1_0_5 = select i1 %sel_tmp17, i32 %value_V_0_5, i32 %sel_tmp16

]]></node>
<StgValue><ssdm name="p_0926_1_0_5"/></StgValue>
</operation>

<operation id="158" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="402" bw="2" op_0_bw="1">
<![CDATA[
.preheader.preheader_ifconv:299  %tmp_29_0_6_cast = zext i1 %tmp_8 to i2

]]></node>
<StgValue><ssdm name="tmp_29_0_6_cast"/></StgValue>
</operation>

<operation id="159" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="403" bw="2" op_0_bw="1">
<![CDATA[
.preheader.preheader_ifconv:300  %tmp_34_0_6_cast = zext i1 %tmp_18 to i2

]]></node>
<StgValue><ssdm name="tmp_34_0_6_cast"/></StgValue>
</operation>

<operation id="160" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="404" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader.preheader_ifconv:301  %tmp16 = add i2 %tmp_34_0_4_cast, %tmp_34_0_5_cast

]]></node>
<StgValue><ssdm name="tmp16"/></StgValue>
</operation>

<operation id="161" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="405" bw="3" op_0_bw="2">
<![CDATA[
.preheader.preheader_ifconv:302  %tmp427_cast = zext i2 %tmp16 to i3

]]></node>
<StgValue><ssdm name="tmp427_cast"/></StgValue>
</operation>

<operation id="162" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="406" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader.preheader_ifconv:303  %tmp17 = add i2 %tmp_29_0_6_cast, %tmp_34_0_6_cast

]]></node>
<StgValue><ssdm name="tmp17"/></StgValue>
</operation>

<operation id="163" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="407" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader.preheader_ifconv:304  %tmp18 = add i2 %tmp17, %tmp_29_0_4_cast

]]></node>
<StgValue><ssdm name="tmp18"/></StgValue>
</operation>

<operation id="164" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="408" bw="3" op_0_bw="2">
<![CDATA[
.preheader.preheader_ifconv:305  %tmp428_cast = zext i2 %tmp18 to i3

]]></node>
<StgValue><ssdm name="tmp428_cast"/></StgValue>
</operation>

<operation id="165" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="409" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader.preheader_ifconv:306  %neighbours_V_4_0_6 = add i3 %tmp428_cast, %tmp427_cast

]]></node>
<StgValue><ssdm name="neighbours_V_4_0_6"/></StgValue>
</operation>

<operation id="166" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="412" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader.preheader_ifconv:309  %sel_tmp18 = icmp eq i3 %neighbours_V_4_0_6, 3

]]></node>
<StgValue><ssdm name="sel_tmp18"/></StgValue>
</operation>

<operation id="167" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="414" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader.preheader_ifconv:311  %sel_tmp20 = icmp eq i3 %neighbours_V_4_0_6, 2

]]></node>
<StgValue><ssdm name="sel_tmp20"/></StgValue>
</operation>

<operation id="168" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="416" bw="2" op_0_bw="1">
<![CDATA[
.preheader.preheader_ifconv:313  %tmp_29_0_7_cast = zext i1 %tmp_9 to i2

]]></node>
<StgValue><ssdm name="tmp_29_0_7_cast"/></StgValue>
</operation>

<operation id="169" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="417" bw="2" op_0_bw="1">
<![CDATA[
.preheader.preheader_ifconv:314  %tmp_34_0_7_cast = zext i1 %tmp_19 to i2

]]></node>
<StgValue><ssdm name="tmp_34_0_7_cast"/></StgValue>
</operation>

<operation id="170" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="420" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader.preheader_ifconv:317  %tmp20 = add i2 %tmp_29_0_7_cast, %tmp_34_0_7_cast

]]></node>
<StgValue><ssdm name="tmp20"/></StgValue>
</operation>

<operation id="171" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="452" bw="2" op_0_bw="1">
<![CDATA[
.preheader.preheader_ifconv:349  %tmp_49_1_cast = zext i1 %tmp_21 to i2

]]></node>
<StgValue><ssdm name="tmp_49_1_cast"/></StgValue>
</operation>

<operation id="172" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="453" bw="2" op_0_bw="1">
<![CDATA[
.preheader.preheader_ifconv:350  %tmp_52_1_cast = zext i1 %tmp_22 to i2

]]></node>
<StgValue><ssdm name="tmp_52_1_cast"/></StgValue>
</operation>

<operation id="173" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="454" bw="3" op_0_bw="2">
<![CDATA[
.preheader.preheader_ifconv:351  %tmp443_cast = zext i2 %tmp to i3

]]></node>
<StgValue><ssdm name="tmp443_cast"/></StgValue>
</operation>

<operation id="174" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="455" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader.preheader_ifconv:352  %tmp25 = add i2 %tmp_49_1_cast, %tmp_52_1_cast

]]></node>
<StgValue><ssdm name="tmp25"/></StgValue>
</operation>

<operation id="175" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="456" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader.preheader_ifconv:353  %tmp26 = add i2 %tmp25, %tmp_26_0_1_cast

]]></node>
<StgValue><ssdm name="tmp26"/></StgValue>
</operation>

<operation id="176" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="457" bw="3" op_0_bw="2">
<![CDATA[
.preheader.preheader_ifconv:354  %tmp444_cast = zext i2 %tmp26 to i3

]]></node>
<StgValue><ssdm name="tmp444_cast"/></StgValue>
</operation>

<operation id="177" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="458" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader.preheader_ifconv:355  %neighbours_V_6_1 = add i3 %tmp444_cast, %tmp443_cast

]]></node>
<StgValue><ssdm name="neighbours_V_6_1"/></StgValue>
</operation>

<operation id="178" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="459" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
.preheader.preheader_ifconv:356  %value_V_s = call i32 @_ssdm_op_BitSet.i32.i32.i32.i1(i32 0, i32 0, i1 %tmp_11)

]]></node>
<StgValue><ssdm name="value_V_s"/></StgValue>
</operation>

<operation id="179" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="460" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader.preheader_ifconv:357  %sel_tmp30 = icmp eq i3 %neighbours_V_6_1, 3

]]></node>
<StgValue><ssdm name="sel_tmp30"/></StgValue>
</operation>

<operation id="180" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="461" bw="32" op_0_bw="1">
<![CDATA[
.preheader.preheader_ifconv:358  %sel_tmp31 = zext i1 %sel_tmp30 to i32

]]></node>
<StgValue><ssdm name="sel_tmp31"/></StgValue>
</operation>

<operation id="181" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="462" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader.preheader_ifconv:359  %sel_tmp32 = icmp eq i3 %neighbours_V_6_1, 2

]]></node>
<StgValue><ssdm name="sel_tmp32"/></StgValue>
</operation>

<operation id="182" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="463" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader.preheader_ifconv:360  %p_0926_1_1 = select i1 %sel_tmp32, i32 %value_V_s, i32 %sel_tmp31

]]></node>
<StgValue><ssdm name="p_0926_1_1"/></StgValue>
</operation>

<operation id="183" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="464" bw="2" op_0_bw="1">
<![CDATA[
.preheader.preheader_ifconv:361  %tmp_74_1_1_cast = zext i1 %tmp_23 to i2

]]></node>
<StgValue><ssdm name="tmp_74_1_1_cast"/></StgValue>
</operation>

<operation id="184" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="465" bw="3" op_0_bw="2">
<![CDATA[
.preheader.preheader_ifconv:362  %tmp452_cast = zext i2 %tmp25 to i3

]]></node>
<StgValue><ssdm name="tmp452_cast"/></StgValue>
</operation>

<operation id="185" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="466" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader.preheader_ifconv:363  %tmp27 = add i2 %tmp_34_0_1_cast, %tmp_10_cast

]]></node>
<StgValue><ssdm name="tmp27"/></StgValue>
</operation>

<operation id="186" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="467" bw="3" op_0_bw="2">
<![CDATA[
.preheader.preheader_ifconv:364  %tmp453_cast = zext i2 %tmp27 to i3

]]></node>
<StgValue><ssdm name="tmp453_cast"/></StgValue>
</operation>

<operation id="187" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="468" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader.preheader_ifconv:365  %tmp28 = add i3 %tmp453_cast, %tmp452_cast

]]></node>
<StgValue><ssdm name="tmp28"/></StgValue>
</operation>

<operation id="188" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="469" bw="4" op_0_bw="3">
<![CDATA[
.preheader.preheader_ifconv:366  %tmp451_cast = zext i3 %tmp28 to i4

]]></node>
<StgValue><ssdm name="tmp451_cast"/></StgValue>
</operation>

<operation id="189" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="470" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader.preheader_ifconv:367  %tmp29 = add i2 %tmp_4_cast, %tmp_29_0_1_cast

]]></node>
<StgValue><ssdm name="tmp29"/></StgValue>
</operation>

<operation id="190" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="471" bw="3" op_0_bw="2">
<![CDATA[
.preheader.preheader_ifconv:368  %tmp455_cast = zext i2 %tmp29 to i3

]]></node>
<StgValue><ssdm name="tmp455_cast"/></StgValue>
</operation>

<operation id="191" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="472" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader.preheader_ifconv:369  %tmp30 = add i2 %tmp_26_0_1_cast, %tmp_74_1_1_cast

]]></node>
<StgValue><ssdm name="tmp30"/></StgValue>
</operation>

<operation id="192" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="473" bw="3" op_0_bw="2">
<![CDATA[
.preheader.preheader_ifconv:370  %tmp456_cast = zext i2 %tmp30 to i3

]]></node>
<StgValue><ssdm name="tmp456_cast"/></StgValue>
</operation>

<operation id="193" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="474" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader.preheader_ifconv:371  %tmp31 = add i3 %tmp456_cast, %tmp455_cast

]]></node>
<StgValue><ssdm name="tmp31"/></StgValue>
</operation>

<operation id="194" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="475" bw="4" op_0_bw="3">
<![CDATA[
.preheader.preheader_ifconv:372  %tmp454_cast = zext i3 %tmp31 to i4

]]></node>
<StgValue><ssdm name="tmp454_cast"/></StgValue>
</operation>

<operation id="195" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="476" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader.preheader_ifconv:373  %neighbours_V_8_1_1 = add i4 %tmp454_cast, %tmp451_cast

]]></node>
<StgValue><ssdm name="neighbours_V_8_1_1"/></StgValue>
</operation>

<operation id="196" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="477" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
.preheader.preheader_ifconv:374  %value_V_136_1 = call i32 @_ssdm_op_BitSet.i32.i32.i32.i1(i32 %p_0926_1_1, i32 1, i1 %tmp_12)

]]></node>
<StgValue><ssdm name="value_V_136_1"/></StgValue>
</operation>

<operation id="197" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="478" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader_ifconv:375  %value_V_1_1_1 = or i32 %p_0926_1_1, 2

]]></node>
<StgValue><ssdm name="value_V_1_1_1"/></StgValue>
</operation>

<operation id="198" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="479" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader.preheader_ifconv:376  %sel_tmp33 = icmp eq i4 %neighbours_V_8_1_1, 3

]]></node>
<StgValue><ssdm name="sel_tmp33"/></StgValue>
</operation>

<operation id="199" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="480" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader.preheader_ifconv:377  %sel_tmp34 = select i1 %sel_tmp33, i32 %value_V_1_1_1, i32 %p_0926_1_1

]]></node>
<StgValue><ssdm name="sel_tmp34"/></StgValue>
</operation>

<operation id="200" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="481" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader.preheader_ifconv:378  %sel_tmp35 = icmp eq i4 %neighbours_V_8_1_1, 2

]]></node>
<StgValue><ssdm name="sel_tmp35"/></StgValue>
</operation>

<operation id="201" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="482" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader.preheader_ifconv:379  %p_0926_1_1_1 = select i1 %sel_tmp35, i32 %value_V_136_1, i32 %sel_tmp34

]]></node>
<StgValue><ssdm name="p_0926_1_1_1"/></StgValue>
</operation>

<operation id="202" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="483" bw="2" op_0_bw="1">
<![CDATA[
.preheader.preheader_ifconv:380  %tmp_74_1_2_cast = zext i1 %tmp_24 to i2

]]></node>
<StgValue><ssdm name="tmp_74_1_2_cast"/></StgValue>
</operation>

<operation id="203" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="484" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader.preheader_ifconv:381  %tmp32 = add i2 %tmp_52_1_cast, %tmp_74_1_1_cast

]]></node>
<StgValue><ssdm name="tmp32"/></StgValue>
</operation>

<operation id="204" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="485" bw="3" op_0_bw="2">
<![CDATA[
.preheader.preheader_ifconv:382  %tmp463_cast = zext i2 %tmp32 to i3

]]></node>
<StgValue><ssdm name="tmp463_cast"/></StgValue>
</operation>

<operation id="205" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="486" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader.preheader_ifconv:383  %tmp33 = add i2 %tmp_34_0_2_cast, %tmp_11_cast

]]></node>
<StgValue><ssdm name="tmp33"/></StgValue>
</operation>

<operation id="206" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="487" bw="3" op_0_bw="2">
<![CDATA[
.preheader.preheader_ifconv:384  %tmp464_cast = zext i2 %tmp33 to i3

]]></node>
<StgValue><ssdm name="tmp464_cast"/></StgValue>
</operation>

<operation id="207" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="488" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader.preheader_ifconv:385  %tmp34 = add i3 %tmp464_cast, %tmp463_cast

]]></node>
<StgValue><ssdm name="tmp34"/></StgValue>
</operation>

<operation id="208" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="489" bw="4" op_0_bw="3">
<![CDATA[
.preheader.preheader_ifconv:386  %tmp462_cast = zext i3 %tmp34 to i4

]]></node>
<StgValue><ssdm name="tmp462_cast"/></StgValue>
</operation>

<operation id="209" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="490" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader.preheader_ifconv:387  %tmp35 = add i2 %tmp_29_0_1_cast, %tmp_29_0_2_cast

]]></node>
<StgValue><ssdm name="tmp35"/></StgValue>
</operation>

<operation id="210" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="491" bw="3" op_0_bw="2">
<![CDATA[
.preheader.preheader_ifconv:388  %tmp466_cast = zext i2 %tmp35 to i3

]]></node>
<StgValue><ssdm name="tmp466_cast"/></StgValue>
</operation>

<operation id="211" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="492" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader.preheader_ifconv:389  %tmp36 = add i2 %tmp_4_cast, %tmp_74_1_2_cast

]]></node>
<StgValue><ssdm name="tmp36"/></StgValue>
</operation>

<operation id="212" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="493" bw="3" op_0_bw="2">
<![CDATA[
.preheader.preheader_ifconv:390  %tmp467_cast = zext i2 %tmp36 to i3

]]></node>
<StgValue><ssdm name="tmp467_cast"/></StgValue>
</operation>

<operation id="213" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="494" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader.preheader_ifconv:391  %tmp37 = add i3 %tmp467_cast, %tmp466_cast

]]></node>
<StgValue><ssdm name="tmp37"/></StgValue>
</operation>

<operation id="214" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="495" bw="4" op_0_bw="3">
<![CDATA[
.preheader.preheader_ifconv:392  %tmp465_cast = zext i3 %tmp37 to i4

]]></node>
<StgValue><ssdm name="tmp465_cast"/></StgValue>
</operation>

<operation id="215" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="496" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader.preheader_ifconv:393  %neighbours_V_8_1_2 = add i4 %tmp465_cast, %tmp462_cast

]]></node>
<StgValue><ssdm name="neighbours_V_8_1_2"/></StgValue>
</operation>

<operation id="216" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="497" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
.preheader.preheader_ifconv:394  %value_V_136_2 = call i32 @_ssdm_op_BitSet.i32.i32.i32.i1(i32 %p_0926_1_1_1, i32 2, i1 %tmp_13)

]]></node>
<StgValue><ssdm name="value_V_136_2"/></StgValue>
</operation>

<operation id="217" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="498" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader_ifconv:395  %value_V_1_1_2 = or i32 %p_0926_1_1_1, 4

]]></node>
<StgValue><ssdm name="value_V_1_1_2"/></StgValue>
</operation>

<operation id="218" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="499" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader.preheader_ifconv:396  %sel_tmp36 = icmp eq i4 %neighbours_V_8_1_2, 3

]]></node>
<StgValue><ssdm name="sel_tmp36"/></StgValue>
</operation>

<operation id="219" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="500" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader.preheader_ifconv:397  %sel_tmp37 = select i1 %sel_tmp36, i32 %value_V_1_1_2, i32 %p_0926_1_1_1

]]></node>
<StgValue><ssdm name="sel_tmp37"/></StgValue>
</operation>

<operation id="220" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="501" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader.preheader_ifconv:398  %sel_tmp38 = icmp eq i4 %neighbours_V_8_1_2, 2

]]></node>
<StgValue><ssdm name="sel_tmp38"/></StgValue>
</operation>

<operation id="221" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="502" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader.preheader_ifconv:399  %p_0926_1_1_2 = select i1 %sel_tmp38, i32 %value_V_136_2, i32 %sel_tmp37

]]></node>
<StgValue><ssdm name="p_0926_1_1_2"/></StgValue>
</operation>

<operation id="222" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="503" bw="2" op_0_bw="1">
<![CDATA[
.preheader.preheader_ifconv:400  %tmp_74_1_3_cast = zext i1 %tmp_25 to i2

]]></node>
<StgValue><ssdm name="tmp_74_1_3_cast"/></StgValue>
</operation>

<operation id="223" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="504" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader.preheader_ifconv:401  %tmp38 = add i2 %tmp_74_1_1_cast, %tmp_74_1_2_cast

]]></node>
<StgValue><ssdm name="tmp38"/></StgValue>
</operation>

<operation id="224" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="505" bw="3" op_0_bw="2">
<![CDATA[
.preheader.preheader_ifconv:402  %tmp474_cast = zext i2 %tmp38 to i3

]]></node>
<StgValue><ssdm name="tmp474_cast"/></StgValue>
</operation>

<operation id="225" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="506" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader.preheader_ifconv:403  %tmp39 = add i2 %tmp_34_0_3_cast, %tmp_34_0_1_cast

]]></node>
<StgValue><ssdm name="tmp39"/></StgValue>
</operation>

<operation id="226" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="507" bw="3" op_0_bw="2">
<![CDATA[
.preheader.preheader_ifconv:404  %tmp475_cast = zext i2 %tmp39 to i3

]]></node>
<StgValue><ssdm name="tmp475_cast"/></StgValue>
</operation>

<operation id="227" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="508" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader.preheader_ifconv:405  %tmp40 = add i3 %tmp475_cast, %tmp474_cast

]]></node>
<StgValue><ssdm name="tmp40"/></StgValue>
</operation>

<operation id="228" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="509" bw="4" op_0_bw="3">
<![CDATA[
.preheader.preheader_ifconv:406  %tmp473_cast = zext i3 %tmp40 to i4

]]></node>
<StgValue><ssdm name="tmp473_cast"/></StgValue>
</operation>

<operation id="229" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="510" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader.preheader_ifconv:407  %tmp41 = add i2 %tmp_29_0_2_cast, %tmp_29_0_3_cast

]]></node>
<StgValue><ssdm name="tmp41"/></StgValue>
</operation>

<operation id="230" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="511" bw="3" op_0_bw="2">
<![CDATA[
.preheader.preheader_ifconv:408  %tmp477_cast = zext i2 %tmp41 to i3

]]></node>
<StgValue><ssdm name="tmp477_cast"/></StgValue>
</operation>

<operation id="231" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="512" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader.preheader_ifconv:409  %tmp42 = add i2 %tmp_29_0_1_cast, %tmp_74_1_3_cast

]]></node>
<StgValue><ssdm name="tmp42"/></StgValue>
</operation>

<operation id="232" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="513" bw="3" op_0_bw="2">
<![CDATA[
.preheader.preheader_ifconv:410  %tmp478_cast = zext i2 %tmp42 to i3

]]></node>
<StgValue><ssdm name="tmp478_cast"/></StgValue>
</operation>

<operation id="233" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="514" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader.preheader_ifconv:411  %tmp43 = add i3 %tmp478_cast, %tmp477_cast

]]></node>
<StgValue><ssdm name="tmp43"/></StgValue>
</operation>

<operation id="234" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="515" bw="4" op_0_bw="3">
<![CDATA[
.preheader.preheader_ifconv:412  %tmp476_cast = zext i3 %tmp43 to i4

]]></node>
<StgValue><ssdm name="tmp476_cast"/></StgValue>
</operation>

<operation id="235" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="516" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader.preheader_ifconv:413  %neighbours_V_8_1_3 = add i4 %tmp476_cast, %tmp473_cast

]]></node>
<StgValue><ssdm name="neighbours_V_8_1_3"/></StgValue>
</operation>

<operation id="236" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="519" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader.preheader_ifconv:416  %sel_tmp39 = icmp eq i4 %neighbours_V_8_1_3, 3

]]></node>
<StgValue><ssdm name="sel_tmp39"/></StgValue>
</operation>

<operation id="237" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="521" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader.preheader_ifconv:418  %sel_tmp41 = icmp eq i4 %neighbours_V_8_1_3, 2

]]></node>
<StgValue><ssdm name="sel_tmp41"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="238" st_id="4" stage="1" lat="1">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="174" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader_ifconv:71  %tmp_V_13 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %input_V_V)

]]></node>
<StgValue><ssdm name="tmp_V_13"/></StgValue>
</operation>

<operation id="239" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="175" bw="1" op_0_bw="32">
<![CDATA[
.preheader.preheader_ifconv:72  %tmp_31 = trunc i32 %tmp_V_13 to i1

]]></node>
<StgValue><ssdm name="tmp_31"/></StgValue>
</operation>

<operation id="240" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="176" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader_ifconv:73  store i1 %tmp_31, i1* @matrix_V_3_0, align 2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="241" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="177" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader.preheader_ifconv:74  %tmp_32 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %tmp_V_13, i32 1)

]]></node>
<StgValue><ssdm name="tmp_32"/></StgValue>
</operation>

<operation id="242" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="178" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader_ifconv:75  store i1 %tmp_32, i1* @matrix_V_3_1, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="243" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="179" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader.preheader_ifconv:76  %tmp_33 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %tmp_V_13, i32 2)

]]></node>
<StgValue><ssdm name="tmp_33"/></StgValue>
</operation>

<operation id="244" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="180" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader_ifconv:77  store i1 %tmp_33, i1* @matrix_V_3_2, align 2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="245" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="181" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader.preheader_ifconv:78  %tmp_34 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %tmp_V_13, i32 3)

]]></node>
<StgValue><ssdm name="tmp_34"/></StgValue>
</operation>

<operation id="246" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="182" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader_ifconv:79  store i1 %tmp_34, i1* @matrix_V_3_3, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="247" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="183" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader.preheader_ifconv:80  %tmp_35 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %tmp_V_13, i32 4)

]]></node>
<StgValue><ssdm name="tmp_35"/></StgValue>
</operation>

<operation id="248" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="184" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader_ifconv:81  store i1 %tmp_35, i1* @matrix_V_3_4, align 2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="249" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="185" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader.preheader_ifconv:82  %tmp_36 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %tmp_V_13, i32 5)

]]></node>
<StgValue><ssdm name="tmp_36"/></StgValue>
</operation>

<operation id="250" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="186" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader_ifconv:83  store i1 %tmp_36, i1* @matrix_V_3_5, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="251" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="187" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader.preheader_ifconv:84  %tmp_37 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %tmp_V_13, i32 6)

]]></node>
<StgValue><ssdm name="tmp_37"/></StgValue>
</operation>

<operation id="252" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="188" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader_ifconv:85  store i1 %tmp_37, i1* @matrix_V_3_6, align 2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="253" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="189" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader.preheader_ifconv:86  %tmp_38 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %tmp_V_13, i32 7)

]]></node>
<StgValue><ssdm name="tmp_38"/></StgValue>
</operation>

<operation id="254" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="190" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader_ifconv:87  store i1 %tmp_38, i1* @matrix_V_3_7, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="255" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="191" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader.preheader_ifconv:88  %tmp_39 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %tmp_V_13, i32 8)

]]></node>
<StgValue><ssdm name="tmp_39"/></StgValue>
</operation>

<operation id="256" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="192" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader_ifconv:89  store i1 %tmp_39, i1* @matrix_V_3_8, align 2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="257" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="193" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader.preheader_ifconv:90  %tmp_40 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %tmp_V_13, i32 9)

]]></node>
<StgValue><ssdm name="tmp_40"/></StgValue>
</operation>

<operation id="258" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="194" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader_ifconv:91  store i1 %tmp_40, i1* @matrix_V_3_9, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="259" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29">
<or_exp><and_exp><literal name="sel_tmp20" val="1"/>
</and_exp></or_exp>
</condition>

<node id="410" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
.preheader.preheader_ifconv:307  %value_V_0_6 = call i32 @_ssdm_op_BitSet.i32.i32.i32.i1(i32 %p_0926_1_0_5, i32 6, i1 %tmp_7)

]]></node>
<StgValue><ssdm name="value_V_0_6"/></StgValue>
</operation>

<operation id="260" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp><literal name="sel_tmp18" val="1"/>
<literal name="sel_tmp20" val="0"/>
</and_exp></or_exp>
</condition>

<node id="411" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader_ifconv:308  %value_V_1_0_6 = or i32 %p_0926_1_0_5, 64

]]></node>
<StgValue><ssdm name="value_V_1_0_6"/></StgValue>
</operation>

<operation id="261" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="sel_tmp20" val="0"/>
</and_exp></or_exp>
</condition>

<node id="413" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader.preheader_ifconv:310  %sel_tmp19 = select i1 %sel_tmp18, i32 %value_V_1_0_6, i32 %p_0926_1_0_5

]]></node>
<StgValue><ssdm name="sel_tmp19"/></StgValue>
</operation>

<operation id="262" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="415" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader.preheader_ifconv:312  %p_0926_1_0_6 = select i1 %sel_tmp20, i32 %value_V_0_6, i32 %sel_tmp19

]]></node>
<StgValue><ssdm name="p_0926_1_0_6"/></StgValue>
</operation>

<operation id="263" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="418" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader.preheader_ifconv:315  %tmp19 = add i2 %tmp_34_0_5_cast, %tmp_34_0_6_cast

]]></node>
<StgValue><ssdm name="tmp19"/></StgValue>
</operation>

<operation id="264" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="419" bw="3" op_0_bw="2">
<![CDATA[
.preheader.preheader_ifconv:316  %tmp432_cast = zext i2 %tmp19 to i3

]]></node>
<StgValue><ssdm name="tmp432_cast"/></StgValue>
</operation>

<operation id="265" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="421" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader.preheader_ifconv:318  %tmp21 = add i2 %tmp20, %tmp_29_0_5_cast

]]></node>
<StgValue><ssdm name="tmp21"/></StgValue>
</operation>

<operation id="266" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="422" bw="3" op_0_bw="2">
<![CDATA[
.preheader.preheader_ifconv:319  %tmp433_cast = zext i2 %tmp21 to i3

]]></node>
<StgValue><ssdm name="tmp433_cast"/></StgValue>
</operation>

<operation id="267" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="423" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader.preheader_ifconv:320  %neighbours_V_4_0_7 = add i3 %tmp433_cast, %tmp432_cast

]]></node>
<StgValue><ssdm name="neighbours_V_4_0_7"/></StgValue>
</operation>

<operation id="268" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="424" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
.preheader.preheader_ifconv:321  %value_V_0_7 = call i32 @_ssdm_op_BitSet.i32.i32.i32.i1(i32 %p_0926_1_0_6, i32 7, i1 %tmp_8)

]]></node>
<StgValue><ssdm name="value_V_0_7"/></StgValue>
</operation>

<operation id="269" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="425" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader_ifconv:322  %value_V_1_0_7 = or i32 %p_0926_1_0_6, 128

]]></node>
<StgValue><ssdm name="value_V_1_0_7"/></StgValue>
</operation>

<operation id="270" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="426" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader.preheader_ifconv:323  %sel_tmp21 = icmp eq i3 %neighbours_V_4_0_7, 3

]]></node>
<StgValue><ssdm name="sel_tmp21"/></StgValue>
</operation>

<operation id="271" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="427" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader.preheader_ifconv:324  %sel_tmp22 = select i1 %sel_tmp21, i32 %value_V_1_0_7, i32 %p_0926_1_0_6

]]></node>
<StgValue><ssdm name="sel_tmp22"/></StgValue>
</operation>

<operation id="272" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="428" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader.preheader_ifconv:325  %sel_tmp23 = icmp eq i3 %neighbours_V_4_0_7, 2

]]></node>
<StgValue><ssdm name="sel_tmp23"/></StgValue>
</operation>

<operation id="273" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="429" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader.preheader_ifconv:326  %p_0926_1_0_7 = select i1 %sel_tmp23, i32 %value_V_0_7, i32 %sel_tmp22

]]></node>
<StgValue><ssdm name="p_0926_1_0_7"/></StgValue>
</operation>

<operation id="274" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="430" bw="2" op_0_bw="1">
<![CDATA[
.preheader.preheader_ifconv:327  %tmp_29_0_8_cast = zext i1 %tmp_10 to i2

]]></node>
<StgValue><ssdm name="tmp_29_0_8_cast"/></StgValue>
</operation>

<operation id="275" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="431" bw="2" op_0_bw="1">
<![CDATA[
.preheader.preheader_ifconv:328  %tmp_34_0_8_cast = zext i1 %tmp_20 to i2

]]></node>
<StgValue><ssdm name="tmp_34_0_8_cast"/></StgValue>
</operation>

<operation id="276" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="432" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader.preheader_ifconv:329  %tmp22 = add i2 %tmp_34_0_6_cast, %tmp_34_0_7_cast

]]></node>
<StgValue><ssdm name="tmp22"/></StgValue>
</operation>

<operation id="277" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="433" bw="3" op_0_bw="2">
<![CDATA[
.preheader.preheader_ifconv:330  %tmp437_cast = zext i2 %tmp22 to i3

]]></node>
<StgValue><ssdm name="tmp437_cast"/></StgValue>
</operation>

<operation id="278" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="434" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader.preheader_ifconv:331  %tmp23 = add i2 %tmp_29_0_8_cast, %tmp_34_0_8_cast

]]></node>
<StgValue><ssdm name="tmp23"/></StgValue>
</operation>

<operation id="279" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="435" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader.preheader_ifconv:332  %tmp24 = add i2 %tmp23, %tmp_29_0_6_cast

]]></node>
<StgValue><ssdm name="tmp24"/></StgValue>
</operation>

<operation id="280" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="436" bw="3" op_0_bw="2">
<![CDATA[
.preheader.preheader_ifconv:333  %tmp438_cast = zext i2 %tmp24 to i3

]]></node>
<StgValue><ssdm name="tmp438_cast"/></StgValue>
</operation>

<operation id="281" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="437" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader.preheader_ifconv:334  %neighbours_V_4_0_8 = add i3 %tmp438_cast, %tmp437_cast

]]></node>
<StgValue><ssdm name="neighbours_V_4_0_8"/></StgValue>
</operation>

<operation id="282" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="438" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
.preheader.preheader_ifconv:335  %value_V_0_8 = call i32 @_ssdm_op_BitSet.i32.i32.i32.i1(i32 %p_0926_1_0_7, i32 8, i1 %tmp_9)

]]></node>
<StgValue><ssdm name="value_V_0_8"/></StgValue>
</operation>

<operation id="283" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="439" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader_ifconv:336  %value_V_1_0_8 = or i32 %p_0926_1_0_7, 256

]]></node>
<StgValue><ssdm name="value_V_1_0_8"/></StgValue>
</operation>

<operation id="284" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="440" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader.preheader_ifconv:337  %sel_tmp24 = icmp eq i3 %neighbours_V_4_0_8, 3

]]></node>
<StgValue><ssdm name="sel_tmp24"/></StgValue>
</operation>

<operation id="285" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="441" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader.preheader_ifconv:338  %sel_tmp25 = select i1 %sel_tmp24, i32 %value_V_1_0_8, i32 %p_0926_1_0_7

]]></node>
<StgValue><ssdm name="sel_tmp25"/></StgValue>
</operation>

<operation id="286" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="442" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader.preheader_ifconv:339  %sel_tmp26 = icmp eq i3 %neighbours_V_4_0_8, 2

]]></node>
<StgValue><ssdm name="sel_tmp26"/></StgValue>
</operation>

<operation id="287" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="443" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader.preheader_ifconv:340  %p_0926_1_0_8 = select i1 %sel_tmp26, i32 %value_V_0_8, i32 %sel_tmp25

]]></node>
<StgValue><ssdm name="p_0926_1_0_8"/></StgValue>
</operation>

<operation id="288" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="444" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader.preheader_ifconv:341  %neighbours_V_2_0_9 = add i2 %tmp20, %tmp_34_0_8_cast

]]></node>
<StgValue><ssdm name="neighbours_V_2_0_9"/></StgValue>
</operation>

<operation id="289" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="445" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
.preheader.preheader_ifconv:342  %value_V_0_9 = call i32 @_ssdm_op_BitSet.i32.i32.i32.i1(i32 %p_0926_1_0_8, i32 9, i1 %tmp_10)

]]></node>
<StgValue><ssdm name="value_V_0_9"/></StgValue>
</operation>

<operation id="290" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="446" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader_ifconv:343  %value_V_1_0_9 = or i32 %p_0926_1_0_8, 512

]]></node>
<StgValue><ssdm name="value_V_1_0_9"/></StgValue>
</operation>

<operation id="291" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="447" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader.preheader_ifconv:344  %sel_tmp27 = icmp eq i2 %neighbours_V_2_0_9, -1

]]></node>
<StgValue><ssdm name="sel_tmp27"/></StgValue>
</operation>

<operation id="292" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="448" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader.preheader_ifconv:345  %sel_tmp28 = select i1 %sel_tmp27, i32 %value_V_1_0_9, i32 %p_0926_1_0_8

]]></node>
<StgValue><ssdm name="sel_tmp28"/></StgValue>
</operation>

<operation id="293" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="449" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader.preheader_ifconv:346  %sel_tmp29 = icmp eq i2 %neighbours_V_2_0_9, -2

]]></node>
<StgValue><ssdm name="sel_tmp29"/></StgValue>
</operation>

<operation id="294" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="450" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader.preheader_ifconv:347  %tmp_V_2 = select i1 %sel_tmp29, i32 %value_V_0_9, i32 %sel_tmp28

]]></node>
<StgValue><ssdm name="tmp_V_2"/></StgValue>
</operation>

<operation id="295" st_id="4" stage="1" lat="1">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="451" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader.preheader_ifconv:348  call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %output_V_V, i32 %tmp_V_2)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="296" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp><literal name="sel_tmp41" val="1"/>
</and_exp></or_exp>
</condition>

<node id="517" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
.preheader.preheader_ifconv:414  %value_V_136_3 = call i32 @_ssdm_op_BitSet.i32.i32.i32.i1(i32 %p_0926_1_1_2, i32 3, i1 %tmp_14)

]]></node>
<StgValue><ssdm name="value_V_136_3"/></StgValue>
</operation>

<operation id="297" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp><literal name="sel_tmp39" val="1"/>
<literal name="sel_tmp41" val="0"/>
</and_exp></or_exp>
</condition>

<node id="518" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader_ifconv:415  %value_V_1_1_3 = or i32 %p_0926_1_1_2, 8

]]></node>
<StgValue><ssdm name="value_V_1_1_3"/></StgValue>
</operation>

<operation id="298" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="37">
<or_exp><and_exp><literal name="sel_tmp41" val="0"/>
</and_exp></or_exp>
</condition>

<node id="520" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader.preheader_ifconv:417  %sel_tmp40 = select i1 %sel_tmp39, i32 %value_V_1_1_3, i32 %p_0926_1_1_2

]]></node>
<StgValue><ssdm name="sel_tmp40"/></StgValue>
</operation>

<operation id="299" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="522" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader.preheader_ifconv:419  %p_0926_1_1_3 = select i1 %sel_tmp41, i32 %value_V_136_3, i32 %sel_tmp40

]]></node>
<StgValue><ssdm name="p_0926_1_1_3"/></StgValue>
</operation>

<operation id="300" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="523" bw="2" op_0_bw="1">
<![CDATA[
.preheader.preheader_ifconv:420  %tmp_74_1_4_cast = zext i1 %tmp_26 to i2

]]></node>
<StgValue><ssdm name="tmp_74_1_4_cast"/></StgValue>
</operation>

<operation id="301" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="524" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader.preheader_ifconv:421  %tmp44 = add i2 %tmp_74_1_2_cast, %tmp_74_1_3_cast

]]></node>
<StgValue><ssdm name="tmp44"/></StgValue>
</operation>

<operation id="302" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="525" bw="3" op_0_bw="2">
<![CDATA[
.preheader.preheader_ifconv:422  %tmp485_cast = zext i2 %tmp44 to i3

]]></node>
<StgValue><ssdm name="tmp485_cast"/></StgValue>
</operation>

<operation id="303" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="526" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader.preheader_ifconv:423  %tmp45 = add i2 %tmp_34_0_4_cast, %tmp_34_0_2_cast

]]></node>
<StgValue><ssdm name="tmp45"/></StgValue>
</operation>

<operation id="304" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="527" bw="3" op_0_bw="2">
<![CDATA[
.preheader.preheader_ifconv:424  %tmp486_cast = zext i2 %tmp45 to i3

]]></node>
<StgValue><ssdm name="tmp486_cast"/></StgValue>
</operation>

<operation id="305" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="528" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader.preheader_ifconv:425  %tmp46 = add i3 %tmp486_cast, %tmp485_cast

]]></node>
<StgValue><ssdm name="tmp46"/></StgValue>
</operation>

<operation id="306" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="529" bw="4" op_0_bw="3">
<![CDATA[
.preheader.preheader_ifconv:426  %tmp484_cast = zext i3 %tmp46 to i4

]]></node>
<StgValue><ssdm name="tmp484_cast"/></StgValue>
</operation>

<operation id="307" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="530" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader.preheader_ifconv:427  %tmp47 = add i2 %tmp_29_0_3_cast, %tmp_29_0_4_cast

]]></node>
<StgValue><ssdm name="tmp47"/></StgValue>
</operation>

<operation id="308" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="531" bw="3" op_0_bw="2">
<![CDATA[
.preheader.preheader_ifconv:428  %tmp488_cast = zext i2 %tmp47 to i3

]]></node>
<StgValue><ssdm name="tmp488_cast"/></StgValue>
</operation>

<operation id="309" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="532" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader.preheader_ifconv:429  %tmp48 = add i2 %tmp_29_0_2_cast, %tmp_74_1_4_cast

]]></node>
<StgValue><ssdm name="tmp48"/></StgValue>
</operation>

<operation id="310" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="533" bw="3" op_0_bw="2">
<![CDATA[
.preheader.preheader_ifconv:430  %tmp489_cast = zext i2 %tmp48 to i3

]]></node>
<StgValue><ssdm name="tmp489_cast"/></StgValue>
</operation>

<operation id="311" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="534" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader.preheader_ifconv:431  %tmp49 = add i3 %tmp489_cast, %tmp488_cast

]]></node>
<StgValue><ssdm name="tmp49"/></StgValue>
</operation>

<operation id="312" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="535" bw="4" op_0_bw="3">
<![CDATA[
.preheader.preheader_ifconv:432  %tmp487_cast = zext i3 %tmp49 to i4

]]></node>
<StgValue><ssdm name="tmp487_cast"/></StgValue>
</operation>

<operation id="313" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="536" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader.preheader_ifconv:433  %neighbours_V_8_1_4 = add i4 %tmp487_cast, %tmp484_cast

]]></node>
<StgValue><ssdm name="neighbours_V_8_1_4"/></StgValue>
</operation>

<operation id="314" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="537" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
.preheader.preheader_ifconv:434  %value_V_136_4 = call i32 @_ssdm_op_BitSet.i32.i32.i32.i1(i32 %p_0926_1_1_3, i32 4, i1 %tmp_15)

]]></node>
<StgValue><ssdm name="value_V_136_4"/></StgValue>
</operation>

<operation id="315" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="538" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader_ifconv:435  %value_V_1_1_4 = or i32 %p_0926_1_1_3, 16

]]></node>
<StgValue><ssdm name="value_V_1_1_4"/></StgValue>
</operation>

<operation id="316" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="539" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader.preheader_ifconv:436  %sel_tmp42 = icmp eq i4 %neighbours_V_8_1_4, 3

]]></node>
<StgValue><ssdm name="sel_tmp42"/></StgValue>
</operation>

<operation id="317" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="540" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader.preheader_ifconv:437  %sel_tmp43 = select i1 %sel_tmp42, i32 %value_V_1_1_4, i32 %p_0926_1_1_3

]]></node>
<StgValue><ssdm name="sel_tmp43"/></StgValue>
</operation>

<operation id="318" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="541" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader.preheader_ifconv:438  %sel_tmp44 = icmp eq i4 %neighbours_V_8_1_4, 2

]]></node>
<StgValue><ssdm name="sel_tmp44"/></StgValue>
</operation>

<operation id="319" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="542" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader.preheader_ifconv:439  %p_0926_1_1_4 = select i1 %sel_tmp44, i32 %value_V_136_4, i32 %sel_tmp43

]]></node>
<StgValue><ssdm name="p_0926_1_1_4"/></StgValue>
</operation>

<operation id="320" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="543" bw="2" op_0_bw="1">
<![CDATA[
.preheader.preheader_ifconv:440  %tmp_74_1_5_cast = zext i1 %tmp_27 to i2

]]></node>
<StgValue><ssdm name="tmp_74_1_5_cast"/></StgValue>
</operation>

<operation id="321" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="544" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader.preheader_ifconv:441  %tmp50 = add i2 %tmp_74_1_3_cast, %tmp_74_1_4_cast

]]></node>
<StgValue><ssdm name="tmp50"/></StgValue>
</operation>

<operation id="322" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="545" bw="3" op_0_bw="2">
<![CDATA[
.preheader.preheader_ifconv:442  %tmp496_cast = zext i2 %tmp50 to i3

]]></node>
<StgValue><ssdm name="tmp496_cast"/></StgValue>
</operation>

<operation id="323" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="546" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader.preheader_ifconv:443  %tmp51 = add i2 %tmp_34_0_5_cast, %tmp_34_0_3_cast

]]></node>
<StgValue><ssdm name="tmp51"/></StgValue>
</operation>

<operation id="324" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="547" bw="3" op_0_bw="2">
<![CDATA[
.preheader.preheader_ifconv:444  %tmp497_cast = zext i2 %tmp51 to i3

]]></node>
<StgValue><ssdm name="tmp497_cast"/></StgValue>
</operation>

<operation id="325" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="548" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader.preheader_ifconv:445  %tmp52 = add i3 %tmp497_cast, %tmp496_cast

]]></node>
<StgValue><ssdm name="tmp52"/></StgValue>
</operation>

<operation id="326" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="549" bw="4" op_0_bw="3">
<![CDATA[
.preheader.preheader_ifconv:446  %tmp495_cast = zext i3 %tmp52 to i4

]]></node>
<StgValue><ssdm name="tmp495_cast"/></StgValue>
</operation>

<operation id="327" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="550" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader.preheader_ifconv:447  %tmp53 = add i2 %tmp_29_0_4_cast, %tmp_29_0_5_cast

]]></node>
<StgValue><ssdm name="tmp53"/></StgValue>
</operation>

<operation id="328" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="551" bw="3" op_0_bw="2">
<![CDATA[
.preheader.preheader_ifconv:448  %tmp499_cast = zext i2 %tmp53 to i3

]]></node>
<StgValue><ssdm name="tmp499_cast"/></StgValue>
</operation>

<operation id="329" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="552" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader.preheader_ifconv:449  %tmp54 = add i2 %tmp_29_0_3_cast, %tmp_74_1_5_cast

]]></node>
<StgValue><ssdm name="tmp54"/></StgValue>
</operation>

<operation id="330" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="553" bw="3" op_0_bw="2">
<![CDATA[
.preheader.preheader_ifconv:450  %tmp500_cast = zext i2 %tmp54 to i3

]]></node>
<StgValue><ssdm name="tmp500_cast"/></StgValue>
</operation>

<operation id="331" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="554" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader.preheader_ifconv:451  %tmp55 = add i3 %tmp500_cast, %tmp499_cast

]]></node>
<StgValue><ssdm name="tmp55"/></StgValue>
</operation>

<operation id="332" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="555" bw="4" op_0_bw="3">
<![CDATA[
.preheader.preheader_ifconv:452  %tmp498_cast = zext i3 %tmp55 to i4

]]></node>
<StgValue><ssdm name="tmp498_cast"/></StgValue>
</operation>

<operation id="333" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="556" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader.preheader_ifconv:453  %neighbours_V_8_1_5 = add i4 %tmp498_cast, %tmp495_cast

]]></node>
<StgValue><ssdm name="neighbours_V_8_1_5"/></StgValue>
</operation>

<operation id="334" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="557" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
.preheader.preheader_ifconv:454  %value_V_136_5 = call i32 @_ssdm_op_BitSet.i32.i32.i32.i1(i32 %p_0926_1_1_4, i32 5, i1 %tmp_16)

]]></node>
<StgValue><ssdm name="value_V_136_5"/></StgValue>
</operation>

<operation id="335" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="558" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader_ifconv:455  %value_V_1_1_5 = or i32 %p_0926_1_1_4, 32

]]></node>
<StgValue><ssdm name="value_V_1_1_5"/></StgValue>
</operation>

<operation id="336" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="559" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader.preheader_ifconv:456  %sel_tmp45 = icmp eq i4 %neighbours_V_8_1_5, 3

]]></node>
<StgValue><ssdm name="sel_tmp45"/></StgValue>
</operation>

<operation id="337" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="560" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader.preheader_ifconv:457  %sel_tmp46 = select i1 %sel_tmp45, i32 %value_V_1_1_5, i32 %p_0926_1_1_4

]]></node>
<StgValue><ssdm name="sel_tmp46"/></StgValue>
</operation>

<operation id="338" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="561" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader.preheader_ifconv:458  %sel_tmp47 = icmp eq i4 %neighbours_V_8_1_5, 2

]]></node>
<StgValue><ssdm name="sel_tmp47"/></StgValue>
</operation>

<operation id="339" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="562" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader.preheader_ifconv:459  %p_0926_1_1_5 = select i1 %sel_tmp47, i32 %value_V_136_5, i32 %sel_tmp46

]]></node>
<StgValue><ssdm name="p_0926_1_1_5"/></StgValue>
</operation>

<operation id="340" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="563" bw="2" op_0_bw="1">
<![CDATA[
.preheader.preheader_ifconv:460  %tmp_74_1_6_cast = zext i1 %tmp_28 to i2

]]></node>
<StgValue><ssdm name="tmp_74_1_6_cast"/></StgValue>
</operation>

<operation id="341" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="564" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader.preheader_ifconv:461  %tmp56 = add i2 %tmp_74_1_4_cast, %tmp_74_1_5_cast

]]></node>
<StgValue><ssdm name="tmp56"/></StgValue>
</operation>

<operation id="342" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="565" bw="3" op_0_bw="2">
<![CDATA[
.preheader.preheader_ifconv:462  %tmp507_cast = zext i2 %tmp56 to i3

]]></node>
<StgValue><ssdm name="tmp507_cast"/></StgValue>
</operation>

<operation id="343" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="566" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader.preheader_ifconv:463  %tmp57 = add i2 %tmp_34_0_6_cast, %tmp_34_0_4_cast

]]></node>
<StgValue><ssdm name="tmp57"/></StgValue>
</operation>

<operation id="344" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="567" bw="3" op_0_bw="2">
<![CDATA[
.preheader.preheader_ifconv:464  %tmp508_cast = zext i2 %tmp57 to i3

]]></node>
<StgValue><ssdm name="tmp508_cast"/></StgValue>
</operation>

<operation id="345" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="568" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader.preheader_ifconv:465  %tmp58 = add i3 %tmp508_cast, %tmp507_cast

]]></node>
<StgValue><ssdm name="tmp58"/></StgValue>
</operation>

<operation id="346" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="569" bw="4" op_0_bw="3">
<![CDATA[
.preheader.preheader_ifconv:466  %tmp506_cast = zext i3 %tmp58 to i4

]]></node>
<StgValue><ssdm name="tmp506_cast"/></StgValue>
</operation>

<operation id="347" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="570" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader.preheader_ifconv:467  %tmp59 = add i2 %tmp_29_0_5_cast, %tmp_29_0_6_cast

]]></node>
<StgValue><ssdm name="tmp59"/></StgValue>
</operation>

<operation id="348" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="571" bw="3" op_0_bw="2">
<![CDATA[
.preheader.preheader_ifconv:468  %tmp510_cast = zext i2 %tmp59 to i3

]]></node>
<StgValue><ssdm name="tmp510_cast"/></StgValue>
</operation>

<operation id="349" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="572" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader.preheader_ifconv:469  %tmp60 = add i2 %tmp_29_0_4_cast, %tmp_74_1_6_cast

]]></node>
<StgValue><ssdm name="tmp60"/></StgValue>
</operation>

<operation id="350" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="573" bw="3" op_0_bw="2">
<![CDATA[
.preheader.preheader_ifconv:470  %tmp511_cast = zext i2 %tmp60 to i3

]]></node>
<StgValue><ssdm name="tmp511_cast"/></StgValue>
</operation>

<operation id="351" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="574" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader.preheader_ifconv:471  %tmp61 = add i3 %tmp511_cast, %tmp510_cast

]]></node>
<StgValue><ssdm name="tmp61"/></StgValue>
</operation>

<operation id="352" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="575" bw="4" op_0_bw="3">
<![CDATA[
.preheader.preheader_ifconv:472  %tmp509_cast = zext i3 %tmp61 to i4

]]></node>
<StgValue><ssdm name="tmp509_cast"/></StgValue>
</operation>

<operation id="353" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="576" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader.preheader_ifconv:473  %neighbours_V_8_1_6 = add i4 %tmp509_cast, %tmp506_cast

]]></node>
<StgValue><ssdm name="neighbours_V_8_1_6"/></StgValue>
</operation>

<operation id="354" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="579" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader.preheader_ifconv:476  %sel_tmp48 = icmp eq i4 %neighbours_V_8_1_6, 3

]]></node>
<StgValue><ssdm name="sel_tmp48"/></StgValue>
</operation>

<operation id="355" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="581" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader.preheader_ifconv:478  %sel_tmp50 = icmp eq i4 %neighbours_V_8_1_6, 2

]]></node>
<StgValue><ssdm name="sel_tmp50"/></StgValue>
</operation>

<operation id="356" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="583" bw="2" op_0_bw="1">
<![CDATA[
.preheader.preheader_ifconv:480  %tmp_74_1_7_cast = zext i1 %tmp_29 to i2

]]></node>
<StgValue><ssdm name="tmp_74_1_7_cast"/></StgValue>
</operation>

<operation id="357" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="584" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader.preheader_ifconv:481  %tmp62 = add i2 %tmp_74_1_5_cast, %tmp_74_1_6_cast

]]></node>
<StgValue><ssdm name="tmp62"/></StgValue>
</operation>

<operation id="358" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="585" bw="3" op_0_bw="2">
<![CDATA[
.preheader.preheader_ifconv:482  %tmp518_cast = zext i2 %tmp62 to i3

]]></node>
<StgValue><ssdm name="tmp518_cast"/></StgValue>
</operation>

<operation id="359" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="586" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader.preheader_ifconv:483  %tmp63 = add i2 %tmp_34_0_7_cast, %tmp_34_0_5_cast

]]></node>
<StgValue><ssdm name="tmp63"/></StgValue>
</operation>

<operation id="360" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="587" bw="3" op_0_bw="2">
<![CDATA[
.preheader.preheader_ifconv:484  %tmp519_cast = zext i2 %tmp63 to i3

]]></node>
<StgValue><ssdm name="tmp519_cast"/></StgValue>
</operation>

<operation id="361" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="588" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader.preheader_ifconv:485  %tmp64 = add i3 %tmp519_cast, %tmp518_cast

]]></node>
<StgValue><ssdm name="tmp64"/></StgValue>
</operation>

<operation id="362" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="589" bw="4" op_0_bw="3">
<![CDATA[
.preheader.preheader_ifconv:486  %tmp517_cast = zext i3 %tmp64 to i4

]]></node>
<StgValue><ssdm name="tmp517_cast"/></StgValue>
</operation>

<operation id="363" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="590" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader.preheader_ifconv:487  %tmp65 = add i2 %tmp_29_0_6_cast, %tmp_29_0_7_cast

]]></node>
<StgValue><ssdm name="tmp65"/></StgValue>
</operation>

<operation id="364" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="591" bw="3" op_0_bw="2">
<![CDATA[
.preheader.preheader_ifconv:488  %tmp521_cast = zext i2 %tmp65 to i3

]]></node>
<StgValue><ssdm name="tmp521_cast"/></StgValue>
</operation>

<operation id="365" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="592" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader.preheader_ifconv:489  %tmp66 = add i2 %tmp_29_0_5_cast, %tmp_74_1_7_cast

]]></node>
<StgValue><ssdm name="tmp66"/></StgValue>
</operation>

<operation id="366" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="593" bw="3" op_0_bw="2">
<![CDATA[
.preheader.preheader_ifconv:490  %tmp522_cast = zext i2 %tmp66 to i3

]]></node>
<StgValue><ssdm name="tmp522_cast"/></StgValue>
</operation>

<operation id="367" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="594" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader.preheader_ifconv:491  %tmp67 = add i3 %tmp522_cast, %tmp521_cast

]]></node>
<StgValue><ssdm name="tmp67"/></StgValue>
</operation>

<operation id="368" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="595" bw="4" op_0_bw="3">
<![CDATA[
.preheader.preheader_ifconv:492  %tmp520_cast = zext i3 %tmp67 to i4

]]></node>
<StgValue><ssdm name="tmp520_cast"/></StgValue>
</operation>

<operation id="369" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="596" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader.preheader_ifconv:493  %neighbours_V_8_1_7 = add i4 %tmp520_cast, %tmp517_cast

]]></node>
<StgValue><ssdm name="neighbours_V_8_1_7"/></StgValue>
</operation>

<operation id="370" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="599" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader.preheader_ifconv:496  %sel_tmp51 = icmp eq i4 %neighbours_V_8_1_7, 3

]]></node>
<StgValue><ssdm name="sel_tmp51"/></StgValue>
</operation>

<operation id="371" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="601" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader.preheader_ifconv:498  %sel_tmp53 = icmp eq i4 %neighbours_V_8_1_7, 2

]]></node>
<StgValue><ssdm name="sel_tmp53"/></StgValue>
</operation>

<operation id="372" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="635" bw="2" op_0_bw="1">
<![CDATA[
.preheader.preheader_ifconv:532  %tmp_49_2_cast = zext i1 %tmp_31 to i2

]]></node>
<StgValue><ssdm name="tmp_49_2_cast"/></StgValue>
</operation>

<operation id="373" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="636" bw="2" op_0_bw="1">
<![CDATA[
.preheader.preheader_ifconv:533  %tmp_52_2_cast = zext i1 %tmp_32 to i2

]]></node>
<StgValue><ssdm name="tmp_52_2_cast"/></StgValue>
</operation>

<operation id="374" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="637" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader.preheader_ifconv:534  %tmp76 = add i2 %tmp_11_cast, %tmp_52_1_cast

]]></node>
<StgValue><ssdm name="tmp76"/></StgValue>
</operation>

<operation id="375" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="638" bw="3" op_0_bw="2">
<![CDATA[
.preheader.preheader_ifconv:535  %tmp541_cast = zext i2 %tmp76 to i3

]]></node>
<StgValue><ssdm name="tmp541_cast"/></StgValue>
</operation>

<operation id="376" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="639" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader.preheader_ifconv:536  %tmp77 = add i2 %tmp_49_2_cast, %tmp_52_2_cast

]]></node>
<StgValue><ssdm name="tmp77"/></StgValue>
</operation>

<operation id="377" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="640" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader.preheader_ifconv:537  %tmp78 = add i2 %tmp77, %tmp_10_cast

]]></node>
<StgValue><ssdm name="tmp78"/></StgValue>
</operation>

<operation id="378" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="641" bw="3" op_0_bw="2">
<![CDATA[
.preheader.preheader_ifconv:538  %tmp542_cast = zext i2 %tmp78 to i3

]]></node>
<StgValue><ssdm name="tmp542_cast"/></StgValue>
</operation>

<operation id="379" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="642" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader.preheader_ifconv:539  %neighbours_V_6_2 = add i3 %tmp542_cast, %tmp541_cast

]]></node>
<StgValue><ssdm name="neighbours_V_6_2"/></StgValue>
</operation>

<operation id="380" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="643" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
.preheader.preheader_ifconv:540  %value_V_2 = call i32 @_ssdm_op_BitSet.i32.i32.i32.i1(i32 0, i32 0, i1 %tmp_21)

]]></node>
<StgValue><ssdm name="value_V_2"/></StgValue>
</operation>

<operation id="381" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="644" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader.preheader_ifconv:541  %sel_tmp60 = icmp eq i3 %neighbours_V_6_2, 3

]]></node>
<StgValue><ssdm name="sel_tmp60"/></StgValue>
</operation>

<operation id="382" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="645" bw="32" op_0_bw="1">
<![CDATA[
.preheader.preheader_ifconv:542  %sel_tmp61 = zext i1 %sel_tmp60 to i32

]]></node>
<StgValue><ssdm name="sel_tmp61"/></StgValue>
</operation>

<operation id="383" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="646" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader.preheader_ifconv:543  %sel_tmp62 = icmp eq i3 %neighbours_V_6_2, 2

]]></node>
<StgValue><ssdm name="sel_tmp62"/></StgValue>
</operation>

<operation id="384" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="647" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader.preheader_ifconv:544  %p_0926_1_2 = select i1 %sel_tmp62, i32 %value_V_2, i32 %sel_tmp61

]]></node>
<StgValue><ssdm name="p_0926_1_2"/></StgValue>
</operation>

<operation id="385" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="648" bw="2" op_0_bw="1">
<![CDATA[
.preheader.preheader_ifconv:545  %tmp_74_2_1_cast = zext i1 %tmp_33 to i2

]]></node>
<StgValue><ssdm name="tmp_74_2_1_cast"/></StgValue>
</operation>

<operation id="386" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="649" bw="3" op_0_bw="2">
<![CDATA[
.preheader.preheader_ifconv:546  %tmp550_cast = zext i2 %tmp77 to i3

]]></node>
<StgValue><ssdm name="tmp550_cast"/></StgValue>
</operation>

<operation id="387" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="650" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader.preheader_ifconv:547  %tmp79 = add i2 %tmp_74_1_1_cast, %tmp_49_1_cast

]]></node>
<StgValue><ssdm name="tmp79"/></StgValue>
</operation>

<operation id="388" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="651" bw="3" op_0_bw="2">
<![CDATA[
.preheader.preheader_ifconv:548  %tmp551_cast = zext i2 %tmp79 to i3

]]></node>
<StgValue><ssdm name="tmp551_cast"/></StgValue>
</operation>

<operation id="389" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="652" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader.preheader_ifconv:549  %tmp80 = add i3 %tmp551_cast, %tmp550_cast

]]></node>
<StgValue><ssdm name="tmp80"/></StgValue>
</operation>

<operation id="390" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="653" bw="4" op_0_bw="3">
<![CDATA[
.preheader.preheader_ifconv:550  %tmp549_cast = zext i3 %tmp80 to i4

]]></node>
<StgValue><ssdm name="tmp549_cast"/></StgValue>
</operation>

<operation id="391" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="654" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader.preheader_ifconv:551  %tmp81 = add i2 %tmp_10_cast, %tmp_74_2_1_cast

]]></node>
<StgValue><ssdm name="tmp81"/></StgValue>
</operation>

<operation id="392" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="655" bw="3" op_0_bw="2">
<![CDATA[
.preheader.preheader_ifconv:552  %tmp554_cast = zext i2 %tmp81 to i3

]]></node>
<StgValue><ssdm name="tmp554_cast"/></StgValue>
</operation>

<operation id="393" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="656" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader.preheader_ifconv:553  %tmp82 = add i3 %tmp554_cast, %tmp407_cast

]]></node>
<StgValue><ssdm name="tmp82"/></StgValue>
</operation>

<operation id="394" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="657" bw="4" op_0_bw="3">
<![CDATA[
.preheader.preheader_ifconv:554  %tmp552_cast = zext i3 %tmp82 to i4

]]></node>
<StgValue><ssdm name="tmp552_cast"/></StgValue>
</operation>

<operation id="395" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="658" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader.preheader_ifconv:555  %neighbours_V_8_2_1 = add i4 %tmp552_cast, %tmp549_cast

]]></node>
<StgValue><ssdm name="neighbours_V_8_2_1"/></StgValue>
</operation>

<operation id="396" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="659" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
.preheader.preheader_ifconv:556  %value_V_2_1 = call i32 @_ssdm_op_BitSet.i32.i32.i32.i1(i32 %p_0926_1_2, i32 1, i1 %tmp_22)

]]></node>
<StgValue><ssdm name="value_V_2_1"/></StgValue>
</operation>

<operation id="397" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="660" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader_ifconv:557  %value_V_1_2_1 = or i32 %p_0926_1_2, 2

]]></node>
<StgValue><ssdm name="value_V_1_2_1"/></StgValue>
</operation>

<operation id="398" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="661" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader.preheader_ifconv:558  %sel_tmp63 = icmp eq i4 %neighbours_V_8_2_1, 3

]]></node>
<StgValue><ssdm name="sel_tmp63"/></StgValue>
</operation>

<operation id="399" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="662" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader.preheader_ifconv:559  %sel_tmp64 = select i1 %sel_tmp63, i32 %value_V_1_2_1, i32 %p_0926_1_2

]]></node>
<StgValue><ssdm name="sel_tmp64"/></StgValue>
</operation>

<operation id="400" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="663" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader.preheader_ifconv:560  %sel_tmp65 = icmp eq i4 %neighbours_V_8_2_1, 2

]]></node>
<StgValue><ssdm name="sel_tmp65"/></StgValue>
</operation>

<operation id="401" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="664" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader.preheader_ifconv:561  %p_0926_1_2_1 = select i1 %sel_tmp65, i32 %value_V_2_1, i32 %sel_tmp64

]]></node>
<StgValue><ssdm name="p_0926_1_2_1"/></StgValue>
</operation>

<operation id="402" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="665" bw="2" op_0_bw="1">
<![CDATA[
.preheader.preheader_ifconv:562  %tmp_74_2_2_cast = zext i1 %tmp_34 to i2

]]></node>
<StgValue><ssdm name="tmp_74_2_2_cast"/></StgValue>
</operation>

<operation id="403" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="666" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader.preheader_ifconv:563  %tmp83 = add i2 %tmp_52_2_cast, %tmp_74_2_1_cast

]]></node>
<StgValue><ssdm name="tmp83"/></StgValue>
</operation>

<operation id="404" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="667" bw="3" op_0_bw="2">
<![CDATA[
.preheader.preheader_ifconv:564  %tmp561_cast = zext i2 %tmp83 to i3

]]></node>
<StgValue><ssdm name="tmp561_cast"/></StgValue>
</operation>

<operation id="405" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="668" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader.preheader_ifconv:565  %tmp84 = add i2 %tmp_74_1_2_cast, %tmp_52_1_cast

]]></node>
<StgValue><ssdm name="tmp84"/></StgValue>
</operation>

<operation id="406" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="669" bw="3" op_0_bw="2">
<![CDATA[
.preheader.preheader_ifconv:566  %tmp562_cast = zext i2 %tmp84 to i3

]]></node>
<StgValue><ssdm name="tmp562_cast"/></StgValue>
</operation>

<operation id="407" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="670" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader.preheader_ifconv:567  %tmp85 = add i3 %tmp562_cast, %tmp561_cast

]]></node>
<StgValue><ssdm name="tmp85"/></StgValue>
</operation>

<operation id="408" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="671" bw="4" op_0_bw="3">
<![CDATA[
.preheader.preheader_ifconv:568  %tmp560_cast = zext i3 %tmp85 to i4

]]></node>
<StgValue><ssdm name="tmp560_cast"/></StgValue>
</operation>

<operation id="409" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="672" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader.preheader_ifconv:569  %tmp86 = add i2 %tmp_11_cast, %tmp_74_2_2_cast

]]></node>
<StgValue><ssdm name="tmp86"/></StgValue>
</operation>

<operation id="410" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="673" bw="3" op_0_bw="2">
<![CDATA[
.preheader.preheader_ifconv:570  %tmp565_cast = zext i2 %tmp86 to i3

]]></node>
<StgValue><ssdm name="tmp565_cast"/></StgValue>
</operation>

<operation id="411" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="674" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader.preheader_ifconv:571  %tmp87 = add i3 %tmp565_cast, %tmp412_cast

]]></node>
<StgValue><ssdm name="tmp87"/></StgValue>
</operation>

<operation id="412" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="675" bw="4" op_0_bw="3">
<![CDATA[
.preheader.preheader_ifconv:572  %tmp563_cast = zext i3 %tmp87 to i4

]]></node>
<StgValue><ssdm name="tmp563_cast"/></StgValue>
</operation>

<operation id="413" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="676" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader.preheader_ifconv:573  %neighbours_V_8_2_2 = add i4 %tmp563_cast, %tmp560_cast

]]></node>
<StgValue><ssdm name="neighbours_V_8_2_2"/></StgValue>
</operation>

<operation id="414" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="677" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
.preheader.preheader_ifconv:574  %value_V_2_2 = call i32 @_ssdm_op_BitSet.i32.i32.i32.i1(i32 %p_0926_1_2_1, i32 2, i1 %tmp_23)

]]></node>
<StgValue><ssdm name="value_V_2_2"/></StgValue>
</operation>

<operation id="415" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="678" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader_ifconv:575  %value_V_1_2_2 = or i32 %p_0926_1_2_1, 4

]]></node>
<StgValue><ssdm name="value_V_1_2_2"/></StgValue>
</operation>

<operation id="416" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="679" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader.preheader_ifconv:576  %sel_tmp66 = icmp eq i4 %neighbours_V_8_2_2, 3

]]></node>
<StgValue><ssdm name="sel_tmp66"/></StgValue>
</operation>

<operation id="417" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="680" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader.preheader_ifconv:577  %sel_tmp67 = select i1 %sel_tmp66, i32 %value_V_1_2_2, i32 %p_0926_1_2_1

]]></node>
<StgValue><ssdm name="sel_tmp67"/></StgValue>
</operation>

<operation id="418" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="681" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader.preheader_ifconv:578  %sel_tmp68 = icmp eq i4 %neighbours_V_8_2_2, 2

]]></node>
<StgValue><ssdm name="sel_tmp68"/></StgValue>
</operation>

<operation id="419" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="682" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader.preheader_ifconv:579  %p_0926_1_2_2 = select i1 %sel_tmp68, i32 %value_V_2_2, i32 %sel_tmp67

]]></node>
<StgValue><ssdm name="p_0926_1_2_2"/></StgValue>
</operation>

<operation id="420" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="683" bw="2" op_0_bw="1">
<![CDATA[
.preheader.preheader_ifconv:580  %tmp_74_2_3_cast = zext i1 %tmp_35 to i2

]]></node>
<StgValue><ssdm name="tmp_74_2_3_cast"/></StgValue>
</operation>

<operation id="421" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="684" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader.preheader_ifconv:581  %tmp88 = add i2 %tmp_74_2_1_cast, %tmp_74_2_2_cast

]]></node>
<StgValue><ssdm name="tmp88"/></StgValue>
</operation>

<operation id="422" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="685" bw="3" op_0_bw="2">
<![CDATA[
.preheader.preheader_ifconv:582  %tmp572_cast = zext i2 %tmp88 to i3

]]></node>
<StgValue><ssdm name="tmp572_cast"/></StgValue>
</operation>

<operation id="423" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="686" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader.preheader_ifconv:583  %tmp89 = add i2 %tmp_74_1_3_cast, %tmp_74_1_1_cast

]]></node>
<StgValue><ssdm name="tmp89"/></StgValue>
</operation>

<operation id="424" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="687" bw="3" op_0_bw="2">
<![CDATA[
.preheader.preheader_ifconv:584  %tmp573_cast = zext i2 %tmp89 to i3

]]></node>
<StgValue><ssdm name="tmp573_cast"/></StgValue>
</operation>

<operation id="425" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="688" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader.preheader_ifconv:585  %tmp90 = add i3 %tmp573_cast, %tmp572_cast

]]></node>
<StgValue><ssdm name="tmp90"/></StgValue>
</operation>

<operation id="426" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="689" bw="4" op_0_bw="3">
<![CDATA[
.preheader.preheader_ifconv:586  %tmp571_cast = zext i3 %tmp90 to i4

]]></node>
<StgValue><ssdm name="tmp571_cast"/></StgValue>
</operation>

<operation id="427" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="690" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader.preheader_ifconv:587  %tmp91 = add i2 %tmp_34_0_1_cast, %tmp_74_2_3_cast

]]></node>
<StgValue><ssdm name="tmp91"/></StgValue>
</operation>

<operation id="428" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="691" bw="3" op_0_bw="2">
<![CDATA[
.preheader.preheader_ifconv:588  %tmp576_cast = zext i2 %tmp91 to i3

]]></node>
<StgValue><ssdm name="tmp576_cast"/></StgValue>
</operation>

<operation id="429" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="692" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader.preheader_ifconv:589  %tmp92 = add i3 %tmp576_cast, %tmp417_cast

]]></node>
<StgValue><ssdm name="tmp92"/></StgValue>
</operation>

<operation id="430" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="693" bw="4" op_0_bw="3">
<![CDATA[
.preheader.preheader_ifconv:590  %tmp574_cast = zext i3 %tmp92 to i4

]]></node>
<StgValue><ssdm name="tmp574_cast"/></StgValue>
</operation>

<operation id="431" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="694" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader.preheader_ifconv:591  %neighbours_V_8_2_3 = add i4 %tmp574_cast, %tmp571_cast

]]></node>
<StgValue><ssdm name="neighbours_V_8_2_3"/></StgValue>
</operation>

<operation id="432" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="697" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader.preheader_ifconv:594  %sel_tmp69 = icmp eq i4 %neighbours_V_8_2_3, 3

]]></node>
<StgValue><ssdm name="sel_tmp69"/></StgValue>
</operation>

<operation id="433" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="699" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader.preheader_ifconv:596  %sel_tmp71 = icmp eq i4 %neighbours_V_8_2_3, 2

]]></node>
<StgValue><ssdm name="sel_tmp71"/></StgValue>
</operation>

<operation id="434" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="701" bw="2" op_0_bw="1">
<![CDATA[
.preheader.preheader_ifconv:598  %tmp_74_2_4_cast = zext i1 %tmp_36 to i2

]]></node>
<StgValue><ssdm name="tmp_74_2_4_cast"/></StgValue>
</operation>

<operation id="435" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="702" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader.preheader_ifconv:599  %tmp93 = add i2 %tmp_74_2_2_cast, %tmp_74_2_3_cast

]]></node>
<StgValue><ssdm name="tmp93"/></StgValue>
</operation>

<operation id="436" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="703" bw="3" op_0_bw="2">
<![CDATA[
.preheader.preheader_ifconv:600  %tmp583_cast = zext i2 %tmp93 to i3

]]></node>
<StgValue><ssdm name="tmp583_cast"/></StgValue>
</operation>

<operation id="437" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="704" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader.preheader_ifconv:601  %tmp94 = add i2 %tmp_74_1_4_cast, %tmp_74_1_2_cast

]]></node>
<StgValue><ssdm name="tmp94"/></StgValue>
</operation>

<operation id="438" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="705" bw="3" op_0_bw="2">
<![CDATA[
.preheader.preheader_ifconv:602  %tmp584_cast = zext i2 %tmp94 to i3

]]></node>
<StgValue><ssdm name="tmp584_cast"/></StgValue>
</operation>

<operation id="439" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="706" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader.preheader_ifconv:603  %tmp95 = add i3 %tmp584_cast, %tmp583_cast

]]></node>
<StgValue><ssdm name="tmp95"/></StgValue>
</operation>

<operation id="440" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="707" bw="4" op_0_bw="3">
<![CDATA[
.preheader.preheader_ifconv:604  %tmp582_cast = zext i3 %tmp95 to i4

]]></node>
<StgValue><ssdm name="tmp582_cast"/></StgValue>
</operation>

<operation id="441" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="708" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader.preheader_ifconv:605  %tmp96 = add i2 %tmp_34_0_2_cast, %tmp_74_2_4_cast

]]></node>
<StgValue><ssdm name="tmp96"/></StgValue>
</operation>

<operation id="442" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="709" bw="3" op_0_bw="2">
<![CDATA[
.preheader.preheader_ifconv:606  %tmp587_cast = zext i2 %tmp96 to i3

]]></node>
<StgValue><ssdm name="tmp587_cast"/></StgValue>
</operation>

<operation id="443" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="710" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader.preheader_ifconv:607  %tmp97 = add i3 %tmp587_cast, %tmp422_cast

]]></node>
<StgValue><ssdm name="tmp97"/></StgValue>
</operation>

<operation id="444" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="711" bw="4" op_0_bw="3">
<![CDATA[
.preheader.preheader_ifconv:608  %tmp585_cast = zext i3 %tmp97 to i4

]]></node>
<StgValue><ssdm name="tmp585_cast"/></StgValue>
</operation>

<operation id="445" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="712" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader.preheader_ifconv:609  %neighbours_V_8_2_4 = add i4 %tmp585_cast, %tmp582_cast

]]></node>
<StgValue><ssdm name="neighbours_V_8_2_4"/></StgValue>
</operation>

<operation id="446" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="715" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader.preheader_ifconv:612  %sel_tmp72 = icmp eq i4 %neighbours_V_8_2_4, 3

]]></node>
<StgValue><ssdm name="sel_tmp72"/></StgValue>
</operation>

<operation id="447" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="717" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader.preheader_ifconv:614  %sel_tmp74 = icmp eq i4 %neighbours_V_8_2_4, 2

]]></node>
<StgValue><ssdm name="sel_tmp74"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="448" st_id="5" stage="1" lat="1">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="195" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader_ifconv:92  %tmp_V_14 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %input_V_V)

]]></node>
<StgValue><ssdm name="tmp_V_14"/></StgValue>
</operation>

<operation id="449" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="196" bw="1" op_0_bw="32">
<![CDATA[
.preheader.preheader_ifconv:93  %tmp_41 = trunc i32 %tmp_V_14 to i1

]]></node>
<StgValue><ssdm name="tmp_41"/></StgValue>
</operation>

<operation id="450" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="197" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader_ifconv:94  store i1 %tmp_41, i1* @matrix_V_4_0, align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="451" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="198" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader.preheader_ifconv:95  %tmp_42 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %tmp_V_14, i32 1)

]]></node>
<StgValue><ssdm name="tmp_42"/></StgValue>
</operation>

<operation id="452" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="199" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader_ifconv:96  store i1 %tmp_42, i1* @matrix_V_4_1, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="453" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="200" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader.preheader_ifconv:97  %tmp_43 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %tmp_V_14, i32 2)

]]></node>
<StgValue><ssdm name="tmp_43"/></StgValue>
</operation>

<operation id="454" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="201" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader_ifconv:98  store i1 %tmp_43, i1* @matrix_V_4_2, align 2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="455" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="202" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader.preheader_ifconv:99  %tmp_44 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %tmp_V_14, i32 3)

]]></node>
<StgValue><ssdm name="tmp_44"/></StgValue>
</operation>

<operation id="456" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="203" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader_ifconv:100  store i1 %tmp_44, i1* @matrix_V_4_3, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="457" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="204" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader.preheader_ifconv:101  %tmp_45 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %tmp_V_14, i32 4)

]]></node>
<StgValue><ssdm name="tmp_45"/></StgValue>
</operation>

<operation id="458" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="205" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader_ifconv:102  store i1 %tmp_45, i1* @matrix_V_4_4, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="459" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="206" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader.preheader_ifconv:103  %tmp_46 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %tmp_V_14, i32 5)

]]></node>
<StgValue><ssdm name="tmp_46"/></StgValue>
</operation>

<operation id="460" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="207" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader_ifconv:104  store i1 %tmp_46, i1* @matrix_V_4_5, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="461" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="208" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader.preheader_ifconv:105  %tmp_47 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %tmp_V_14, i32 6)

]]></node>
<StgValue><ssdm name="tmp_47"/></StgValue>
</operation>

<operation id="462" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="209" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader_ifconv:106  store i1 %tmp_47, i1* @matrix_V_4_6, align 2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="463" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="210" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader.preheader_ifconv:107  %tmp_48 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %tmp_V_14, i32 7)

]]></node>
<StgValue><ssdm name="tmp_48"/></StgValue>
</operation>

<operation id="464" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="211" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader_ifconv:108  store i1 %tmp_48, i1* @matrix_V_4_7, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="465" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="212" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader.preheader_ifconv:109  %tmp_49 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %tmp_V_14, i32 8)

]]></node>
<StgValue><ssdm name="tmp_49"/></StgValue>
</operation>

<operation id="466" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="213" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader_ifconv:110  store i1 %tmp_49, i1* @matrix_V_4_8, align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="467" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="214" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader.preheader_ifconv:111  %tmp_50 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %tmp_V_14, i32 9)

]]></node>
<StgValue><ssdm name="tmp_50"/></StgValue>
</operation>

<operation id="468" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="215" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader_ifconv:112  store i1 %tmp_50, i1* @matrix_V_4_9, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="469" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp><literal name="sel_tmp50" val="1"/>
</and_exp></or_exp>
</condition>

<node id="577" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
.preheader.preheader_ifconv:474  %value_V_136_6 = call i32 @_ssdm_op_BitSet.i32.i32.i32.i1(i32 %p_0926_1_1_5, i32 6, i1 %tmp_17)

]]></node>
<StgValue><ssdm name="value_V_136_6"/></StgValue>
</operation>

<operation id="470" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp><literal name="sel_tmp48" val="1"/>
<literal name="sel_tmp50" val="0"/>
</and_exp></or_exp>
</condition>

<node id="578" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader_ifconv:475  %value_V_1_1_6 = or i32 %p_0926_1_1_5, 64

]]></node>
<StgValue><ssdm name="value_V_1_1_6"/></StgValue>
</operation>

<operation id="471" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="44">
<or_exp><and_exp><literal name="sel_tmp50" val="0"/>
</and_exp></or_exp>
</condition>

<node id="580" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader.preheader_ifconv:477  %sel_tmp49 = select i1 %sel_tmp48, i32 %value_V_1_1_6, i32 %p_0926_1_1_5

]]></node>
<StgValue><ssdm name="sel_tmp49"/></StgValue>
</operation>

<operation id="472" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="582" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader.preheader_ifconv:479  %p_0926_1_1_6 = select i1 %sel_tmp50, i32 %value_V_136_6, i32 %sel_tmp49

]]></node>
<StgValue><ssdm name="p_0926_1_1_6"/></StgValue>
</operation>

<operation id="473" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="50">
<or_exp><and_exp><literal name="sel_tmp53" val="1"/>
</and_exp></or_exp>
</condition>

<node id="597" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
.preheader.preheader_ifconv:494  %value_V_136_7 = call i32 @_ssdm_op_BitSet.i32.i32.i32.i1(i32 %p_0926_1_1_6, i32 7, i1 %tmp_18)

]]></node>
<StgValue><ssdm name="value_V_136_7"/></StgValue>
</operation>

<operation id="474" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="52">
<or_exp><and_exp><literal name="sel_tmp51" val="1"/>
<literal name="sel_tmp53" val="0"/>
</and_exp></or_exp>
</condition>

<node id="598" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader_ifconv:495  %value_V_1_1_7 = or i32 %p_0926_1_1_6, 128

]]></node>
<StgValue><ssdm name="value_V_1_1_7"/></StgValue>
</operation>

<operation id="475" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="51">
<or_exp><and_exp><literal name="sel_tmp53" val="0"/>
</and_exp></or_exp>
</condition>

<node id="600" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader.preheader_ifconv:497  %sel_tmp52 = select i1 %sel_tmp51, i32 %value_V_1_1_7, i32 %p_0926_1_1_6

]]></node>
<StgValue><ssdm name="sel_tmp52"/></StgValue>
</operation>

<operation id="476" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="602" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader.preheader_ifconv:499  %p_0926_1_1_7 = select i1 %sel_tmp53, i32 %value_V_136_7, i32 %sel_tmp52

]]></node>
<StgValue><ssdm name="p_0926_1_1_7"/></StgValue>
</operation>

<operation id="477" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="603" bw="2" op_0_bw="1">
<![CDATA[
.preheader.preheader_ifconv:500  %tmp_74_1_8_cast = zext i1 %tmp_30 to i2

]]></node>
<StgValue><ssdm name="tmp_74_1_8_cast"/></StgValue>
</operation>

<operation id="478" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="604" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader.preheader_ifconv:501  %tmp68 = add i2 %tmp_74_1_6_cast, %tmp_74_1_7_cast

]]></node>
<StgValue><ssdm name="tmp68"/></StgValue>
</operation>

<operation id="479" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="605" bw="3" op_0_bw="2">
<![CDATA[
.preheader.preheader_ifconv:502  %tmp529_cast = zext i2 %tmp68 to i3

]]></node>
<StgValue><ssdm name="tmp529_cast"/></StgValue>
</operation>

<operation id="480" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="606" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader.preheader_ifconv:503  %tmp69 = add i2 %tmp_34_0_8_cast, %tmp_34_0_6_cast

]]></node>
<StgValue><ssdm name="tmp69"/></StgValue>
</operation>

<operation id="481" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="607" bw="3" op_0_bw="2">
<![CDATA[
.preheader.preheader_ifconv:504  %tmp530_cast = zext i2 %tmp69 to i3

]]></node>
<StgValue><ssdm name="tmp530_cast"/></StgValue>
</operation>

<operation id="482" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="608" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader.preheader_ifconv:505  %tmp70 = add i3 %tmp530_cast, %tmp529_cast

]]></node>
<StgValue><ssdm name="tmp70"/></StgValue>
</operation>

<operation id="483" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="609" bw="4" op_0_bw="3">
<![CDATA[
.preheader.preheader_ifconv:506  %tmp528_cast = zext i3 %tmp70 to i4

]]></node>
<StgValue><ssdm name="tmp528_cast"/></StgValue>
</operation>

<operation id="484" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="610" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader.preheader_ifconv:507  %tmp71 = add i2 %tmp_29_0_7_cast, %tmp_29_0_8_cast

]]></node>
<StgValue><ssdm name="tmp71"/></StgValue>
</operation>

<operation id="485" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="611" bw="3" op_0_bw="2">
<![CDATA[
.preheader.preheader_ifconv:508  %tmp532_cast = zext i2 %tmp71 to i3

]]></node>
<StgValue><ssdm name="tmp532_cast"/></StgValue>
</operation>

<operation id="486" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="612" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader.preheader_ifconv:509  %tmp72 = add i2 %tmp_29_0_6_cast, %tmp_74_1_8_cast

]]></node>
<StgValue><ssdm name="tmp72"/></StgValue>
</operation>

<operation id="487" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="613" bw="3" op_0_bw="2">
<![CDATA[
.preheader.preheader_ifconv:510  %tmp533_cast = zext i2 %tmp72 to i3

]]></node>
<StgValue><ssdm name="tmp533_cast"/></StgValue>
</operation>

<operation id="488" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="614" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader.preheader_ifconv:511  %tmp73 = add i3 %tmp533_cast, %tmp532_cast

]]></node>
<StgValue><ssdm name="tmp73"/></StgValue>
</operation>

<operation id="489" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="615" bw="4" op_0_bw="3">
<![CDATA[
.preheader.preheader_ifconv:512  %tmp531_cast = zext i3 %tmp73 to i4

]]></node>
<StgValue><ssdm name="tmp531_cast"/></StgValue>
</operation>

<operation id="490" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="616" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader.preheader_ifconv:513  %neighbours_V_8_1_8 = add i4 %tmp531_cast, %tmp528_cast

]]></node>
<StgValue><ssdm name="neighbours_V_8_1_8"/></StgValue>
</operation>

<operation id="491" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="617" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
.preheader.preheader_ifconv:514  %value_V_136_8 = call i32 @_ssdm_op_BitSet.i32.i32.i32.i1(i32 %p_0926_1_1_7, i32 8, i1 %tmp_19)

]]></node>
<StgValue><ssdm name="value_V_136_8"/></StgValue>
</operation>

<operation id="492" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="618" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader_ifconv:515  %value_V_1_1_8 = or i32 %p_0926_1_1_7, 256

]]></node>
<StgValue><ssdm name="value_V_1_1_8"/></StgValue>
</operation>

<operation id="493" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="619" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader.preheader_ifconv:516  %sel_tmp54 = icmp eq i4 %neighbours_V_8_1_8, 3

]]></node>
<StgValue><ssdm name="sel_tmp54"/></StgValue>
</operation>

<operation id="494" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="620" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader.preheader_ifconv:517  %sel_tmp55 = select i1 %sel_tmp54, i32 %value_V_1_1_8, i32 %p_0926_1_1_7

]]></node>
<StgValue><ssdm name="sel_tmp55"/></StgValue>
</operation>

<operation id="495" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="621" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader.preheader_ifconv:518  %sel_tmp56 = icmp eq i4 %neighbours_V_8_1_8, 2

]]></node>
<StgValue><ssdm name="sel_tmp56"/></StgValue>
</operation>

<operation id="496" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="622" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader.preheader_ifconv:519  %p_0926_1_1_8 = select i1 %sel_tmp56, i32 %value_V_136_8, i32 %sel_tmp55

]]></node>
<StgValue><ssdm name="p_0926_1_1_8"/></StgValue>
</operation>

<operation id="497" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="623" bw="3" op_0_bw="2">
<![CDATA[
.preheader.preheader_ifconv:520  %tmp536_cast = zext i2 %tmp20 to i3

]]></node>
<StgValue><ssdm name="tmp536_cast"/></StgValue>
</operation>

<operation id="498" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="624" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader.preheader_ifconv:521  %tmp74 = add i2 %tmp_74_1_8_cast, %tmp_74_1_7_cast

]]></node>
<StgValue><ssdm name="tmp74"/></StgValue>
</operation>

<operation id="499" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="625" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader.preheader_ifconv:522  %tmp75 = add i2 %tmp74, %tmp_29_0_8_cast

]]></node>
<StgValue><ssdm name="tmp75"/></StgValue>
</operation>

<operation id="500" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="626" bw="3" op_0_bw="2">
<![CDATA[
.preheader.preheader_ifconv:523  %tmp537_cast = zext i2 %tmp75 to i3

]]></node>
<StgValue><ssdm name="tmp537_cast"/></StgValue>
</operation>

<operation id="501" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="627" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader.preheader_ifconv:524  %neighbours_V_7_1_9 = add i3 %tmp537_cast, %tmp536_cast

]]></node>
<StgValue><ssdm name="neighbours_V_7_1_9"/></StgValue>
</operation>

<operation id="502" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="628" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
.preheader.preheader_ifconv:525  %value_V_136_9 = call i32 @_ssdm_op_BitSet.i32.i32.i32.i1(i32 %p_0926_1_1_8, i32 9, i1 %tmp_20)

]]></node>
<StgValue><ssdm name="value_V_136_9"/></StgValue>
</operation>

<operation id="503" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="629" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader_ifconv:526  %value_V_1_1_9 = or i32 %p_0926_1_1_8, 512

]]></node>
<StgValue><ssdm name="value_V_1_1_9"/></StgValue>
</operation>

<operation id="504" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="630" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader.preheader_ifconv:527  %sel_tmp57 = icmp eq i3 %neighbours_V_7_1_9, 3

]]></node>
<StgValue><ssdm name="sel_tmp57"/></StgValue>
</operation>

<operation id="505" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="631" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader.preheader_ifconv:528  %sel_tmp58 = select i1 %sel_tmp57, i32 %value_V_1_1_9, i32 %p_0926_1_1_8

]]></node>
<StgValue><ssdm name="sel_tmp58"/></StgValue>
</operation>

<operation id="506" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="632" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader.preheader_ifconv:529  %sel_tmp59 = icmp eq i3 %neighbours_V_7_1_9, 2

]]></node>
<StgValue><ssdm name="sel_tmp59"/></StgValue>
</operation>

<operation id="507" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="633" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader.preheader_ifconv:530  %tmp_V_3 = select i1 %sel_tmp59, i32 %value_V_136_9, i32 %sel_tmp58

]]></node>
<StgValue><ssdm name="tmp_V_3"/></StgValue>
</operation>

<operation id="508" st_id="5" stage="1" lat="1">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="634" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader.preheader_ifconv:531  call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %output_V_V, i32 %tmp_V_3)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="509" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp><literal name="sel_tmp71" val="1"/>
</and_exp></or_exp>
</condition>

<node id="695" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
.preheader.preheader_ifconv:592  %value_V_2_3 = call i32 @_ssdm_op_BitSet.i32.i32.i32.i1(i32 %p_0926_1_2_2, i32 3, i1 %tmp_24)

]]></node>
<StgValue><ssdm name="value_V_2_3"/></StgValue>
</operation>

<operation id="510" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="59">
<or_exp><and_exp><literal name="sel_tmp69" val="1"/>
<literal name="sel_tmp71" val="0"/>
</and_exp></or_exp>
</condition>

<node id="696" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader_ifconv:593  %value_V_1_2_3 = or i32 %p_0926_1_2_2, 8

]]></node>
<StgValue><ssdm name="value_V_1_2_3"/></StgValue>
</operation>

<operation id="511" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="58">
<or_exp><and_exp><literal name="sel_tmp71" val="0"/>
</and_exp></or_exp>
</condition>

<node id="698" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader.preheader_ifconv:595  %sel_tmp70 = select i1 %sel_tmp69, i32 %value_V_1_2_3, i32 %p_0926_1_2_2

]]></node>
<StgValue><ssdm name="sel_tmp70"/></StgValue>
</operation>

<operation id="512" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="700" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader.preheader_ifconv:597  %p_0926_1_2_3 = select i1 %sel_tmp71, i32 %value_V_2_3, i32 %sel_tmp70

]]></node>
<StgValue><ssdm name="p_0926_1_2_3"/></StgValue>
</operation>

<operation id="513" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="64">
<or_exp><and_exp><literal name="sel_tmp74" val="1"/>
</and_exp></or_exp>
</condition>

<node id="713" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
.preheader.preheader_ifconv:610  %value_V_2_4 = call i32 @_ssdm_op_BitSet.i32.i32.i32.i1(i32 %p_0926_1_2_3, i32 4, i1 %tmp_25)

]]></node>
<StgValue><ssdm name="value_V_2_4"/></StgValue>
</operation>

<operation id="514" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="66">
<or_exp><and_exp><literal name="sel_tmp72" val="1"/>
<literal name="sel_tmp74" val="0"/>
</and_exp></or_exp>
</condition>

<node id="714" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader_ifconv:611  %value_V_1_2_4 = or i32 %p_0926_1_2_3, 16

]]></node>
<StgValue><ssdm name="value_V_1_2_4"/></StgValue>
</operation>

<operation id="515" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="65">
<or_exp><and_exp><literal name="sel_tmp74" val="0"/>
</and_exp></or_exp>
</condition>

<node id="716" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader.preheader_ifconv:613  %sel_tmp73 = select i1 %sel_tmp72, i32 %value_V_1_2_4, i32 %p_0926_1_2_3

]]></node>
<StgValue><ssdm name="sel_tmp73"/></StgValue>
</operation>

<operation id="516" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="718" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader.preheader_ifconv:615  %p_0926_1_2_4 = select i1 %sel_tmp74, i32 %value_V_2_4, i32 %sel_tmp73

]]></node>
<StgValue><ssdm name="p_0926_1_2_4"/></StgValue>
</operation>

<operation id="517" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="719" bw="2" op_0_bw="1">
<![CDATA[
.preheader.preheader_ifconv:616  %tmp_74_2_5_cast = zext i1 %tmp_37 to i2

]]></node>
<StgValue><ssdm name="tmp_74_2_5_cast"/></StgValue>
</operation>

<operation id="518" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="720" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader.preheader_ifconv:617  %tmp98 = add i2 %tmp_74_2_3_cast, %tmp_74_2_4_cast

]]></node>
<StgValue><ssdm name="tmp98"/></StgValue>
</operation>

<operation id="519" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="721" bw="3" op_0_bw="2">
<![CDATA[
.preheader.preheader_ifconv:618  %tmp594_cast = zext i2 %tmp98 to i3

]]></node>
<StgValue><ssdm name="tmp594_cast"/></StgValue>
</operation>

<operation id="520" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="722" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader.preheader_ifconv:619  %tmp99 = add i2 %tmp_74_1_5_cast, %tmp_74_1_3_cast

]]></node>
<StgValue><ssdm name="tmp99"/></StgValue>
</operation>

<operation id="521" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="723" bw="3" op_0_bw="2">
<![CDATA[
.preheader.preheader_ifconv:620  %tmp595_cast = zext i2 %tmp99 to i3

]]></node>
<StgValue><ssdm name="tmp595_cast"/></StgValue>
</operation>

<operation id="522" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="724" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader.preheader_ifconv:621  %tmp100 = add i3 %tmp595_cast, %tmp594_cast

]]></node>
<StgValue><ssdm name="tmp100"/></StgValue>
</operation>

<operation id="523" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="725" bw="4" op_0_bw="3">
<![CDATA[
.preheader.preheader_ifconv:622  %tmp593_cast = zext i3 %tmp100 to i4

]]></node>
<StgValue><ssdm name="tmp593_cast"/></StgValue>
</operation>

<operation id="524" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="726" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader.preheader_ifconv:623  %tmp101 = add i2 %tmp_34_0_3_cast, %tmp_74_2_5_cast

]]></node>
<StgValue><ssdm name="tmp101"/></StgValue>
</operation>

<operation id="525" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="727" bw="3" op_0_bw="2">
<![CDATA[
.preheader.preheader_ifconv:624  %tmp598_cast = zext i2 %tmp101 to i3

]]></node>
<StgValue><ssdm name="tmp598_cast"/></StgValue>
</operation>

<operation id="526" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="728" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader.preheader_ifconv:625  %tmp102 = add i3 %tmp598_cast, %tmp427_cast

]]></node>
<StgValue><ssdm name="tmp102"/></StgValue>
</operation>

<operation id="527" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="729" bw="4" op_0_bw="3">
<![CDATA[
.preheader.preheader_ifconv:626  %tmp596_cast = zext i3 %tmp102 to i4

]]></node>
<StgValue><ssdm name="tmp596_cast"/></StgValue>
</operation>

<operation id="528" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="730" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader.preheader_ifconv:627  %neighbours_V_8_2_5 = add i4 %tmp596_cast, %tmp593_cast

]]></node>
<StgValue><ssdm name="neighbours_V_8_2_5"/></StgValue>
</operation>

<operation id="529" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="731" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
.preheader.preheader_ifconv:628  %value_V_2_5 = call i32 @_ssdm_op_BitSet.i32.i32.i32.i1(i32 %p_0926_1_2_4, i32 5, i1 %tmp_26)

]]></node>
<StgValue><ssdm name="value_V_2_5"/></StgValue>
</operation>

<operation id="530" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="732" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader_ifconv:629  %value_V_1_2_5 = or i32 %p_0926_1_2_4, 32

]]></node>
<StgValue><ssdm name="value_V_1_2_5"/></StgValue>
</operation>

<operation id="531" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="733" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader.preheader_ifconv:630  %sel_tmp75 = icmp eq i4 %neighbours_V_8_2_5, 3

]]></node>
<StgValue><ssdm name="sel_tmp75"/></StgValue>
</operation>

<operation id="532" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="734" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader.preheader_ifconv:631  %sel_tmp76 = select i1 %sel_tmp75, i32 %value_V_1_2_5, i32 %p_0926_1_2_4

]]></node>
<StgValue><ssdm name="sel_tmp76"/></StgValue>
</operation>

<operation id="533" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="735" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader.preheader_ifconv:632  %sel_tmp77 = icmp eq i4 %neighbours_V_8_2_5, 2

]]></node>
<StgValue><ssdm name="sel_tmp77"/></StgValue>
</operation>

<operation id="534" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="736" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader.preheader_ifconv:633  %p_0926_1_2_5 = select i1 %sel_tmp77, i32 %value_V_2_5, i32 %sel_tmp76

]]></node>
<StgValue><ssdm name="p_0926_1_2_5"/></StgValue>
</operation>

<operation id="535" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="737" bw="2" op_0_bw="1">
<![CDATA[
.preheader.preheader_ifconv:634  %tmp_74_2_6_cast = zext i1 %tmp_38 to i2

]]></node>
<StgValue><ssdm name="tmp_74_2_6_cast"/></StgValue>
</operation>

<operation id="536" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="738" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader.preheader_ifconv:635  %tmp103 = add i2 %tmp_74_2_4_cast, %tmp_74_2_5_cast

]]></node>
<StgValue><ssdm name="tmp103"/></StgValue>
</operation>

<operation id="537" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="739" bw="3" op_0_bw="2">
<![CDATA[
.preheader.preheader_ifconv:636  %tmp605_cast = zext i2 %tmp103 to i3

]]></node>
<StgValue><ssdm name="tmp605_cast"/></StgValue>
</operation>

<operation id="538" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="740" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader.preheader_ifconv:637  %tmp104 = add i2 %tmp_74_1_6_cast, %tmp_74_1_4_cast

]]></node>
<StgValue><ssdm name="tmp104"/></StgValue>
</operation>

<operation id="539" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="741" bw="3" op_0_bw="2">
<![CDATA[
.preheader.preheader_ifconv:638  %tmp606_cast = zext i2 %tmp104 to i3

]]></node>
<StgValue><ssdm name="tmp606_cast"/></StgValue>
</operation>

<operation id="540" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="742" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader.preheader_ifconv:639  %tmp105 = add i3 %tmp606_cast, %tmp605_cast

]]></node>
<StgValue><ssdm name="tmp105"/></StgValue>
</operation>

<operation id="541" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="743" bw="4" op_0_bw="3">
<![CDATA[
.preheader.preheader_ifconv:640  %tmp604_cast = zext i3 %tmp105 to i4

]]></node>
<StgValue><ssdm name="tmp604_cast"/></StgValue>
</operation>

<operation id="542" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="744" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader.preheader_ifconv:641  %tmp106 = add i2 %tmp_34_0_4_cast, %tmp_74_2_6_cast

]]></node>
<StgValue><ssdm name="tmp106"/></StgValue>
</operation>

<operation id="543" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="745" bw="3" op_0_bw="2">
<![CDATA[
.preheader.preheader_ifconv:642  %tmp609_cast = zext i2 %tmp106 to i3

]]></node>
<StgValue><ssdm name="tmp609_cast"/></StgValue>
</operation>

<operation id="544" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="746" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader.preheader_ifconv:643  %tmp107 = add i3 %tmp609_cast, %tmp432_cast

]]></node>
<StgValue><ssdm name="tmp107"/></StgValue>
</operation>

<operation id="545" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="747" bw="4" op_0_bw="3">
<![CDATA[
.preheader.preheader_ifconv:644  %tmp607_cast = zext i3 %tmp107 to i4

]]></node>
<StgValue><ssdm name="tmp607_cast"/></StgValue>
</operation>

<operation id="546" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="748" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader.preheader_ifconv:645  %neighbours_V_8_2_6 = add i4 %tmp607_cast, %tmp604_cast

]]></node>
<StgValue><ssdm name="neighbours_V_8_2_6"/></StgValue>
</operation>

<operation id="547" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="749" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
.preheader.preheader_ifconv:646  %value_V_2_6 = call i32 @_ssdm_op_BitSet.i32.i32.i32.i1(i32 %p_0926_1_2_5, i32 6, i1 %tmp_27)

]]></node>
<StgValue><ssdm name="value_V_2_6"/></StgValue>
</operation>

<operation id="548" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="750" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader_ifconv:647  %value_V_1_2_6 = or i32 %p_0926_1_2_5, 64

]]></node>
<StgValue><ssdm name="value_V_1_2_6"/></StgValue>
</operation>

<operation id="549" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="751" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader.preheader_ifconv:648  %sel_tmp78 = icmp eq i4 %neighbours_V_8_2_6, 3

]]></node>
<StgValue><ssdm name="sel_tmp78"/></StgValue>
</operation>

<operation id="550" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="752" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader.preheader_ifconv:649  %sel_tmp79 = select i1 %sel_tmp78, i32 %value_V_1_2_6, i32 %p_0926_1_2_5

]]></node>
<StgValue><ssdm name="sel_tmp79"/></StgValue>
</operation>

<operation id="551" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="753" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader.preheader_ifconv:650  %sel_tmp80 = icmp eq i4 %neighbours_V_8_2_6, 2

]]></node>
<StgValue><ssdm name="sel_tmp80"/></StgValue>
</operation>

<operation id="552" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="754" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader.preheader_ifconv:651  %p_0926_1_2_6 = select i1 %sel_tmp80, i32 %value_V_2_6, i32 %sel_tmp79

]]></node>
<StgValue><ssdm name="p_0926_1_2_6"/></StgValue>
</operation>

<operation id="553" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="755" bw="2" op_0_bw="1">
<![CDATA[
.preheader.preheader_ifconv:652  %tmp_74_2_7_cast = zext i1 %tmp_39 to i2

]]></node>
<StgValue><ssdm name="tmp_74_2_7_cast"/></StgValue>
</operation>

<operation id="554" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="756" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader.preheader_ifconv:653  %tmp108 = add i2 %tmp_74_2_5_cast, %tmp_74_2_6_cast

]]></node>
<StgValue><ssdm name="tmp108"/></StgValue>
</operation>

<operation id="555" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="757" bw="3" op_0_bw="2">
<![CDATA[
.preheader.preheader_ifconv:654  %tmp616_cast = zext i2 %tmp108 to i3

]]></node>
<StgValue><ssdm name="tmp616_cast"/></StgValue>
</operation>

<operation id="556" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="758" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader.preheader_ifconv:655  %tmp109 = add i2 %tmp_74_1_7_cast, %tmp_74_1_5_cast

]]></node>
<StgValue><ssdm name="tmp109"/></StgValue>
</operation>

<operation id="557" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="759" bw="3" op_0_bw="2">
<![CDATA[
.preheader.preheader_ifconv:656  %tmp617_cast = zext i2 %tmp109 to i3

]]></node>
<StgValue><ssdm name="tmp617_cast"/></StgValue>
</operation>

<operation id="558" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="760" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader.preheader_ifconv:657  %tmp110 = add i3 %tmp617_cast, %tmp616_cast

]]></node>
<StgValue><ssdm name="tmp110"/></StgValue>
</operation>

<operation id="559" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="761" bw="4" op_0_bw="3">
<![CDATA[
.preheader.preheader_ifconv:658  %tmp615_cast = zext i3 %tmp110 to i4

]]></node>
<StgValue><ssdm name="tmp615_cast"/></StgValue>
</operation>

<operation id="560" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="762" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader.preheader_ifconv:659  %tmp111 = add i2 %tmp_34_0_5_cast, %tmp_74_2_7_cast

]]></node>
<StgValue><ssdm name="tmp111"/></StgValue>
</operation>

<operation id="561" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="763" bw="3" op_0_bw="2">
<![CDATA[
.preheader.preheader_ifconv:660  %tmp620_cast = zext i2 %tmp111 to i3

]]></node>
<StgValue><ssdm name="tmp620_cast"/></StgValue>
</operation>

<operation id="562" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="764" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader.preheader_ifconv:661  %tmp112 = add i3 %tmp620_cast, %tmp437_cast

]]></node>
<StgValue><ssdm name="tmp112"/></StgValue>
</operation>

<operation id="563" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="765" bw="4" op_0_bw="3">
<![CDATA[
.preheader.preheader_ifconv:662  %tmp618_cast = zext i3 %tmp112 to i4

]]></node>
<StgValue><ssdm name="tmp618_cast"/></StgValue>
</operation>

<operation id="564" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="766" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader.preheader_ifconv:663  %neighbours_V_8_2_7 = add i4 %tmp618_cast, %tmp615_cast

]]></node>
<StgValue><ssdm name="neighbours_V_8_2_7"/></StgValue>
</operation>

<operation id="565" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="769" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader.preheader_ifconv:666  %sel_tmp81 = icmp eq i4 %neighbours_V_8_2_7, 3

]]></node>
<StgValue><ssdm name="sel_tmp81"/></StgValue>
</operation>

<operation id="566" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="771" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader.preheader_ifconv:668  %sel_tmp83 = icmp eq i4 %neighbours_V_8_2_7, 2

]]></node>
<StgValue><ssdm name="sel_tmp83"/></StgValue>
</operation>

<operation id="567" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="806" bw="2" op_0_bw="1">
<![CDATA[
.preheader.preheader_ifconv:703  %tmp_49_3_cast = zext i1 %tmp_41 to i2

]]></node>
<StgValue><ssdm name="tmp_49_3_cast"/></StgValue>
</operation>

<operation id="568" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="807" bw="2" op_0_bw="1">
<![CDATA[
.preheader.preheader_ifconv:704  %tmp_52_3_cast = zext i1 %tmp_42 to i2

]]></node>
<StgValue><ssdm name="tmp_52_3_cast"/></StgValue>
</operation>

<operation id="569" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="808" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader.preheader_ifconv:705  %tmp122 = add i2 %tmp_52_1_cast, %tmp_52_2_cast

]]></node>
<StgValue><ssdm name="tmp122"/></StgValue>
</operation>

<operation id="570" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="809" bw="3" op_0_bw="2">
<![CDATA[
.preheader.preheader_ifconv:706  %tmp639_cast = zext i2 %tmp122 to i3

]]></node>
<StgValue><ssdm name="tmp639_cast"/></StgValue>
</operation>

<operation id="571" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="810" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader.preheader_ifconv:707  %tmp123 = add i2 %tmp_49_3_cast, %tmp_52_3_cast

]]></node>
<StgValue><ssdm name="tmp123"/></StgValue>
</operation>

<operation id="572" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="811" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader.preheader_ifconv:708  %tmp124 = add i2 %tmp123, %tmp_49_1_cast

]]></node>
<StgValue><ssdm name="tmp124"/></StgValue>
</operation>

<operation id="573" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="812" bw="3" op_0_bw="2">
<![CDATA[
.preheader.preheader_ifconv:709  %tmp640_cast = zext i2 %tmp124 to i3

]]></node>
<StgValue><ssdm name="tmp640_cast"/></StgValue>
</operation>

<operation id="574" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="813" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader.preheader_ifconv:710  %neighbours_V_6_3 = add i3 %tmp640_cast, %tmp639_cast

]]></node>
<StgValue><ssdm name="neighbours_V_6_3"/></StgValue>
</operation>

<operation id="575" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="814" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
.preheader.preheader_ifconv:711  %value_V_3 = call i32 @_ssdm_op_BitSet.i32.i32.i32.i1(i32 0, i32 0, i1 %tmp_31)

]]></node>
<StgValue><ssdm name="value_V_3"/></StgValue>
</operation>

<operation id="576" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="815" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader.preheader_ifconv:712  %sel_tmp90 = icmp eq i3 %neighbours_V_6_3, 3

]]></node>
<StgValue><ssdm name="sel_tmp90"/></StgValue>
</operation>

<operation id="577" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="816" bw="32" op_0_bw="1">
<![CDATA[
.preheader.preheader_ifconv:713  %sel_tmp91 = zext i1 %sel_tmp90 to i32

]]></node>
<StgValue><ssdm name="sel_tmp91"/></StgValue>
</operation>

<operation id="578" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="817" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader.preheader_ifconv:714  %sel_tmp92 = icmp eq i3 %neighbours_V_6_3, 2

]]></node>
<StgValue><ssdm name="sel_tmp92"/></StgValue>
</operation>

<operation id="579" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="818" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader.preheader_ifconv:715  %p_0926_1_3 = select i1 %sel_tmp92, i32 %value_V_3, i32 %sel_tmp91

]]></node>
<StgValue><ssdm name="p_0926_1_3"/></StgValue>
</operation>

<operation id="580" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="819" bw="2" op_0_bw="1">
<![CDATA[
.preheader.preheader_ifconv:716  %tmp_74_3_1_cast = zext i1 %tmp_43 to i2

]]></node>
<StgValue><ssdm name="tmp_74_3_1_cast"/></StgValue>
</operation>

<operation id="581" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="820" bw="3" op_0_bw="2">
<![CDATA[
.preheader.preheader_ifconv:717  %tmp648_cast = zext i2 %tmp123 to i3

]]></node>
<StgValue><ssdm name="tmp648_cast"/></StgValue>
</operation>

<operation id="582" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="821" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader.preheader_ifconv:718  %tmp125 = add i2 %tmp_74_2_1_cast, %tmp_49_2_cast

]]></node>
<StgValue><ssdm name="tmp125"/></StgValue>
</operation>

<operation id="583" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="822" bw="3" op_0_bw="2">
<![CDATA[
.preheader.preheader_ifconv:719  %tmp649_cast = zext i2 %tmp125 to i3

]]></node>
<StgValue><ssdm name="tmp649_cast"/></StgValue>
</operation>

<operation id="584" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="823" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader.preheader_ifconv:720  %tmp126 = add i3 %tmp649_cast, %tmp648_cast

]]></node>
<StgValue><ssdm name="tmp126"/></StgValue>
</operation>

<operation id="585" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="824" bw="4" op_0_bw="3">
<![CDATA[
.preheader.preheader_ifconv:721  %tmp647_cast = zext i3 %tmp126 to i4

]]></node>
<StgValue><ssdm name="tmp647_cast"/></StgValue>
</operation>

<operation id="586" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="825" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader.preheader_ifconv:722  %tmp127 = add i2 %tmp_49_1_cast, %tmp_74_3_1_cast

]]></node>
<StgValue><ssdm name="tmp127"/></StgValue>
</operation>

<operation id="587" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="826" bw="3" op_0_bw="2">
<![CDATA[
.preheader.preheader_ifconv:723  %tmp652_cast = zext i2 %tmp127 to i3

]]></node>
<StgValue><ssdm name="tmp652_cast"/></StgValue>
</operation>

<operation id="588" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="827" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader.preheader_ifconv:724  %tmp128 = add i3 %tmp652_cast, %tmp463_cast

]]></node>
<StgValue><ssdm name="tmp128"/></StgValue>
</operation>

<operation id="589" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="828" bw="4" op_0_bw="3">
<![CDATA[
.preheader.preheader_ifconv:725  %tmp650_cast = zext i3 %tmp128 to i4

]]></node>
<StgValue><ssdm name="tmp650_cast"/></StgValue>
</operation>

<operation id="590" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="829" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader.preheader_ifconv:726  %neighbours_V_8_3_1 = add i4 %tmp650_cast, %tmp647_cast

]]></node>
<StgValue><ssdm name="neighbours_V_8_3_1"/></StgValue>
</operation>

<operation id="591" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="830" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
.preheader.preheader_ifconv:727  %value_V_3_1 = call i32 @_ssdm_op_BitSet.i32.i32.i32.i1(i32 %p_0926_1_3, i32 1, i1 %tmp_32)

]]></node>
<StgValue><ssdm name="value_V_3_1"/></StgValue>
</operation>

<operation id="592" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="831" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader_ifconv:728  %value_V_1_3_1 = or i32 %p_0926_1_3, 2

]]></node>
<StgValue><ssdm name="value_V_1_3_1"/></StgValue>
</operation>

<operation id="593" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="832" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader.preheader_ifconv:729  %sel_tmp93 = icmp eq i4 %neighbours_V_8_3_1, 3

]]></node>
<StgValue><ssdm name="sel_tmp93"/></StgValue>
</operation>

<operation id="594" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="833" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader.preheader_ifconv:730  %sel_tmp94 = select i1 %sel_tmp93, i32 %value_V_1_3_1, i32 %p_0926_1_3

]]></node>
<StgValue><ssdm name="sel_tmp94"/></StgValue>
</operation>

<operation id="595" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="834" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader.preheader_ifconv:731  %sel_tmp95 = icmp eq i4 %neighbours_V_8_3_1, 2

]]></node>
<StgValue><ssdm name="sel_tmp95"/></StgValue>
</operation>

<operation id="596" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="835" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader.preheader_ifconv:732  %p_0926_1_3_1 = select i1 %sel_tmp95, i32 %value_V_3_1, i32 %sel_tmp94

]]></node>
<StgValue><ssdm name="p_0926_1_3_1"/></StgValue>
</operation>

<operation id="597" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="836" bw="2" op_0_bw="1">
<![CDATA[
.preheader.preheader_ifconv:733  %tmp_74_3_2_cast = zext i1 %tmp_44 to i2

]]></node>
<StgValue><ssdm name="tmp_74_3_2_cast"/></StgValue>
</operation>

<operation id="598" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="837" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader.preheader_ifconv:734  %tmp129 = add i2 %tmp_52_3_cast, %tmp_74_3_1_cast

]]></node>
<StgValue><ssdm name="tmp129"/></StgValue>
</operation>

<operation id="599" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="838" bw="3" op_0_bw="2">
<![CDATA[
.preheader.preheader_ifconv:735  %tmp659_cast = zext i2 %tmp129 to i3

]]></node>
<StgValue><ssdm name="tmp659_cast"/></StgValue>
</operation>

<operation id="600" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="839" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader.preheader_ifconv:736  %tmp130 = add i2 %tmp_74_2_2_cast, %tmp_52_2_cast

]]></node>
<StgValue><ssdm name="tmp130"/></StgValue>
</operation>

<operation id="601" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="840" bw="3" op_0_bw="2">
<![CDATA[
.preheader.preheader_ifconv:737  %tmp660_cast = zext i2 %tmp130 to i3

]]></node>
<StgValue><ssdm name="tmp660_cast"/></StgValue>
</operation>

<operation id="602" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="841" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader.preheader_ifconv:738  %tmp131 = add i3 %tmp660_cast, %tmp659_cast

]]></node>
<StgValue><ssdm name="tmp131"/></StgValue>
</operation>

<operation id="603" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="842" bw="4" op_0_bw="3">
<![CDATA[
.preheader.preheader_ifconv:739  %tmp658_cast = zext i3 %tmp131 to i4

]]></node>
<StgValue><ssdm name="tmp658_cast"/></StgValue>
</operation>

<operation id="604" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="843" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader.preheader_ifconv:740  %tmp132 = add i2 %tmp_52_1_cast, %tmp_74_3_2_cast

]]></node>
<StgValue><ssdm name="tmp132"/></StgValue>
</operation>

<operation id="605" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="844" bw="3" op_0_bw="2">
<![CDATA[
.preheader.preheader_ifconv:741  %tmp663_cast = zext i2 %tmp132 to i3

]]></node>
<StgValue><ssdm name="tmp663_cast"/></StgValue>
</operation>

<operation id="606" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="845" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader.preheader_ifconv:742  %tmp133 = add i3 %tmp663_cast, %tmp474_cast

]]></node>
<StgValue><ssdm name="tmp133"/></StgValue>
</operation>

<operation id="607" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="846" bw="4" op_0_bw="3">
<![CDATA[
.preheader.preheader_ifconv:743  %tmp661_cast = zext i3 %tmp133 to i4

]]></node>
<StgValue><ssdm name="tmp661_cast"/></StgValue>
</operation>

<operation id="608" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="847" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader.preheader_ifconv:744  %neighbours_V_8_3_2 = add i4 %tmp661_cast, %tmp658_cast

]]></node>
<StgValue><ssdm name="neighbours_V_8_3_2"/></StgValue>
</operation>

<operation id="609" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="848" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
.preheader.preheader_ifconv:745  %value_V_3_2 = call i32 @_ssdm_op_BitSet.i32.i32.i32.i1(i32 %p_0926_1_3_1, i32 2, i1 %tmp_33)

]]></node>
<StgValue><ssdm name="value_V_3_2"/></StgValue>
</operation>

<operation id="610" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="849" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader_ifconv:746  %value_V_1_3_2 = or i32 %p_0926_1_3_1, 4

]]></node>
<StgValue><ssdm name="value_V_1_3_2"/></StgValue>
</operation>

<operation id="611" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="850" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader.preheader_ifconv:747  %sel_tmp96 = icmp eq i4 %neighbours_V_8_3_2, 3

]]></node>
<StgValue><ssdm name="sel_tmp96"/></StgValue>
</operation>

<operation id="612" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="851" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader.preheader_ifconv:748  %sel_tmp97 = select i1 %sel_tmp96, i32 %value_V_1_3_2, i32 %p_0926_1_3_1

]]></node>
<StgValue><ssdm name="sel_tmp97"/></StgValue>
</operation>

<operation id="613" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="852" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader.preheader_ifconv:749  %sel_tmp98 = icmp eq i4 %neighbours_V_8_3_2, 2

]]></node>
<StgValue><ssdm name="sel_tmp98"/></StgValue>
</operation>

<operation id="614" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="853" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader.preheader_ifconv:750  %p_0926_1_3_2 = select i1 %sel_tmp98, i32 %value_V_3_2, i32 %sel_tmp97

]]></node>
<StgValue><ssdm name="p_0926_1_3_2"/></StgValue>
</operation>

<operation id="615" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="854" bw="2" op_0_bw="1">
<![CDATA[
.preheader.preheader_ifconv:751  %tmp_74_3_3_cast = zext i1 %tmp_45 to i2

]]></node>
<StgValue><ssdm name="tmp_74_3_3_cast"/></StgValue>
</operation>

<operation id="616" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="855" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader.preheader_ifconv:752  %tmp134 = add i2 %tmp_74_3_1_cast, %tmp_74_3_2_cast

]]></node>
<StgValue><ssdm name="tmp134"/></StgValue>
</operation>

<operation id="617" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="856" bw="3" op_0_bw="2">
<![CDATA[
.preheader.preheader_ifconv:753  %tmp670_cast = zext i2 %tmp134 to i3

]]></node>
<StgValue><ssdm name="tmp670_cast"/></StgValue>
</operation>

<operation id="618" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="857" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader.preheader_ifconv:754  %tmp135 = add i2 %tmp_74_2_3_cast, %tmp_74_2_1_cast

]]></node>
<StgValue><ssdm name="tmp135"/></StgValue>
</operation>

<operation id="619" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="858" bw="3" op_0_bw="2">
<![CDATA[
.preheader.preheader_ifconv:755  %tmp671_cast = zext i2 %tmp135 to i3

]]></node>
<StgValue><ssdm name="tmp671_cast"/></StgValue>
</operation>

<operation id="620" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="859" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader.preheader_ifconv:756  %tmp136 = add i3 %tmp671_cast, %tmp670_cast

]]></node>
<StgValue><ssdm name="tmp136"/></StgValue>
</operation>

<operation id="621" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="860" bw="4" op_0_bw="3">
<![CDATA[
.preheader.preheader_ifconv:757  %tmp669_cast = zext i3 %tmp136 to i4

]]></node>
<StgValue><ssdm name="tmp669_cast"/></StgValue>
</operation>

<operation id="622" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="861" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader.preheader_ifconv:758  %tmp137 = add i2 %tmp_74_1_1_cast, %tmp_74_3_3_cast

]]></node>
<StgValue><ssdm name="tmp137"/></StgValue>
</operation>

<operation id="623" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="862" bw="3" op_0_bw="2">
<![CDATA[
.preheader.preheader_ifconv:759  %tmp674_cast = zext i2 %tmp137 to i3

]]></node>
<StgValue><ssdm name="tmp674_cast"/></StgValue>
</operation>

<operation id="624" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="863" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader.preheader_ifconv:760  %tmp138 = add i3 %tmp674_cast, %tmp485_cast

]]></node>
<StgValue><ssdm name="tmp138"/></StgValue>
</operation>

<operation id="625" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="864" bw="4" op_0_bw="3">
<![CDATA[
.preheader.preheader_ifconv:761  %tmp672_cast = zext i3 %tmp138 to i4

]]></node>
<StgValue><ssdm name="tmp672_cast"/></StgValue>
</operation>

<operation id="626" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="865" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader.preheader_ifconv:762  %neighbours_V_8_3_3 = add i4 %tmp672_cast, %tmp669_cast

]]></node>
<StgValue><ssdm name="neighbours_V_8_3_3"/></StgValue>
</operation>

<operation id="627" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="868" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader.preheader_ifconv:765  %sel_tmp99 = icmp eq i4 %neighbours_V_8_3_3, 3

]]></node>
<StgValue><ssdm name="sel_tmp99"/></StgValue>
</operation>

<operation id="628" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="870" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader.preheader_ifconv:767  %sel_tmp101 = icmp eq i4 %neighbours_V_8_3_3, 2

]]></node>
<StgValue><ssdm name="sel_tmp101"/></StgValue>
</operation>

<operation id="629" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="872" bw="2" op_0_bw="1">
<![CDATA[
.preheader.preheader_ifconv:769  %tmp_74_3_4_cast = zext i1 %tmp_46 to i2

]]></node>
<StgValue><ssdm name="tmp_74_3_4_cast"/></StgValue>
</operation>

<operation id="630" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="873" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader.preheader_ifconv:770  %tmp139 = add i2 %tmp_74_3_2_cast, %tmp_74_3_3_cast

]]></node>
<StgValue><ssdm name="tmp139"/></StgValue>
</operation>

<operation id="631" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="874" bw="3" op_0_bw="2">
<![CDATA[
.preheader.preheader_ifconv:771  %tmp681_cast = zext i2 %tmp139 to i3

]]></node>
<StgValue><ssdm name="tmp681_cast"/></StgValue>
</operation>

<operation id="632" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="875" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader.preheader_ifconv:772  %tmp140 = add i2 %tmp_74_2_4_cast, %tmp_74_2_2_cast

]]></node>
<StgValue><ssdm name="tmp140"/></StgValue>
</operation>

<operation id="633" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="876" bw="3" op_0_bw="2">
<![CDATA[
.preheader.preheader_ifconv:773  %tmp682_cast = zext i2 %tmp140 to i3

]]></node>
<StgValue><ssdm name="tmp682_cast"/></StgValue>
</operation>

<operation id="634" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="877" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader.preheader_ifconv:774  %tmp141 = add i3 %tmp682_cast, %tmp681_cast

]]></node>
<StgValue><ssdm name="tmp141"/></StgValue>
</operation>

<operation id="635" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="878" bw="4" op_0_bw="3">
<![CDATA[
.preheader.preheader_ifconv:775  %tmp680_cast = zext i3 %tmp141 to i4

]]></node>
<StgValue><ssdm name="tmp680_cast"/></StgValue>
</operation>

<operation id="636" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="879" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader.preheader_ifconv:776  %tmp142 = add i2 %tmp_74_1_2_cast, %tmp_74_3_4_cast

]]></node>
<StgValue><ssdm name="tmp142"/></StgValue>
</operation>

<operation id="637" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="880" bw="3" op_0_bw="2">
<![CDATA[
.preheader.preheader_ifconv:777  %tmp685_cast = zext i2 %tmp142 to i3

]]></node>
<StgValue><ssdm name="tmp685_cast"/></StgValue>
</operation>

<operation id="638" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="881" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader.preheader_ifconv:778  %tmp143 = add i3 %tmp685_cast, %tmp496_cast

]]></node>
<StgValue><ssdm name="tmp143"/></StgValue>
</operation>

<operation id="639" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="882" bw="4" op_0_bw="3">
<![CDATA[
.preheader.preheader_ifconv:779  %tmp683_cast = zext i3 %tmp143 to i4

]]></node>
<StgValue><ssdm name="tmp683_cast"/></StgValue>
</operation>

<operation id="640" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="883" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader.preheader_ifconv:780  %neighbours_V_8_3_4 = add i4 %tmp683_cast, %tmp680_cast

]]></node>
<StgValue><ssdm name="neighbours_V_8_3_4"/></StgValue>
</operation>

<operation id="641" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="886" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader.preheader_ifconv:783  %sel_tmp102 = icmp eq i4 %neighbours_V_8_3_4, 3

]]></node>
<StgValue><ssdm name="sel_tmp102"/></StgValue>
</operation>

<operation id="642" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="888" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader.preheader_ifconv:785  %sel_tmp104 = icmp eq i4 %neighbours_V_8_3_4, 2

]]></node>
<StgValue><ssdm name="sel_tmp104"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="643" st_id="6" stage="1" lat="1">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="216" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader_ifconv:113  %tmp_V_15 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %input_V_V)

]]></node>
<StgValue><ssdm name="tmp_V_15"/></StgValue>
</operation>

<operation id="644" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="217" bw="1" op_0_bw="32">
<![CDATA[
.preheader.preheader_ifconv:114  %tmp_51 = trunc i32 %tmp_V_15 to i1

]]></node>
<StgValue><ssdm name="tmp_51"/></StgValue>
</operation>

<operation id="645" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="218" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader_ifconv:115  store i1 %tmp_51, i1* @matrix_V_5_0, align 2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="646" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="219" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader.preheader_ifconv:116  %tmp_52 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %tmp_V_15, i32 1)

]]></node>
<StgValue><ssdm name="tmp_52"/></StgValue>
</operation>

<operation id="647" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="220" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader_ifconv:117  store i1 %tmp_52, i1* @matrix_V_5_1, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="648" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="221" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader.preheader_ifconv:118  %tmp_53 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %tmp_V_15, i32 2)

]]></node>
<StgValue><ssdm name="tmp_53"/></StgValue>
</operation>

<operation id="649" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="222" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader_ifconv:119  store i1 %tmp_53, i1* @matrix_V_5_2, align 2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="650" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="223" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader.preheader_ifconv:120  %tmp_54 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %tmp_V_15, i32 3)

]]></node>
<StgValue><ssdm name="tmp_54"/></StgValue>
</operation>

<operation id="651" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="224" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader_ifconv:121  store i1 %tmp_54, i1* @matrix_V_5_3, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="652" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="225" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader.preheader_ifconv:122  %tmp_55 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %tmp_V_15, i32 4)

]]></node>
<StgValue><ssdm name="tmp_55"/></StgValue>
</operation>

<operation id="653" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="226" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader_ifconv:123  store i1 %tmp_55, i1* @matrix_V_5_4, align 2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="654" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="227" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader.preheader_ifconv:124  %tmp_56 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %tmp_V_15, i32 5)

]]></node>
<StgValue><ssdm name="tmp_56"/></StgValue>
</operation>

<operation id="655" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="228" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader_ifconv:125  store i1 %tmp_56, i1* @matrix_V_5_5, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="656" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="229" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader.preheader_ifconv:126  %tmp_57 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %tmp_V_15, i32 6)

]]></node>
<StgValue><ssdm name="tmp_57"/></StgValue>
</operation>

<operation id="657" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="230" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader_ifconv:127  store i1 %tmp_57, i1* @matrix_V_5_6, align 2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="658" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="231" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader.preheader_ifconv:128  %tmp_58 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %tmp_V_15, i32 7)

]]></node>
<StgValue><ssdm name="tmp_58"/></StgValue>
</operation>

<operation id="659" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="232" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader_ifconv:129  store i1 %tmp_58, i1* @matrix_V_5_7, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="660" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="233" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader.preheader_ifconv:130  %tmp_59 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %tmp_V_15, i32 8)

]]></node>
<StgValue><ssdm name="tmp_59"/></StgValue>
</operation>

<operation id="661" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="234" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader_ifconv:131  store i1 %tmp_59, i1* @matrix_V_5_8, align 2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="662" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="235" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader.preheader_ifconv:132  %tmp_60 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %tmp_V_15, i32 9)

]]></node>
<StgValue><ssdm name="tmp_60"/></StgValue>
</operation>

<operation id="663" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="236" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader_ifconv:133  store i1 %tmp_60, i1* @matrix_V_5_9, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="664" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71">
<or_exp><and_exp><literal name="sel_tmp83" val="1"/>
</and_exp></or_exp>
</condition>

<node id="767" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
.preheader.preheader_ifconv:664  %value_V_2_7 = call i32 @_ssdm_op_BitSet.i32.i32.i32.i1(i32 %p_0926_1_2_6, i32 7, i1 %tmp_28)

]]></node>
<StgValue><ssdm name="value_V_2_7"/></StgValue>
</operation>

<operation id="665" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73">
<or_exp><and_exp><literal name="sel_tmp81" val="1"/>
<literal name="sel_tmp83" val="0"/>
</and_exp></or_exp>
</condition>

<node id="768" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader_ifconv:665  %value_V_1_2_7 = or i32 %p_0926_1_2_6, 128

]]></node>
<StgValue><ssdm name="value_V_1_2_7"/></StgValue>
</operation>

<operation id="666" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72">
<or_exp><and_exp><literal name="sel_tmp83" val="0"/>
</and_exp></or_exp>
</condition>

<node id="770" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader.preheader_ifconv:667  %sel_tmp82 = select i1 %sel_tmp81, i32 %value_V_1_2_7, i32 %p_0926_1_2_6

]]></node>
<StgValue><ssdm name="sel_tmp82"/></StgValue>
</operation>

<operation id="667" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="772" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader.preheader_ifconv:669  %p_0926_1_2_7 = select i1 %sel_tmp83, i32 %value_V_2_7, i32 %sel_tmp82

]]></node>
<StgValue><ssdm name="p_0926_1_2_7"/></StgValue>
</operation>

<operation id="668" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="773" bw="2" op_0_bw="1">
<![CDATA[
.preheader.preheader_ifconv:670  %tmp_74_2_8_cast = zext i1 %tmp_40 to i2

]]></node>
<StgValue><ssdm name="tmp_74_2_8_cast"/></StgValue>
</operation>

<operation id="669" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="774" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader.preheader_ifconv:671  %tmp113 = add i2 %tmp_74_2_6_cast, %tmp_74_2_7_cast

]]></node>
<StgValue><ssdm name="tmp113"/></StgValue>
</operation>

<operation id="670" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="775" bw="3" op_0_bw="2">
<![CDATA[
.preheader.preheader_ifconv:672  %tmp627_cast = zext i2 %tmp113 to i3

]]></node>
<StgValue><ssdm name="tmp627_cast"/></StgValue>
</operation>

<operation id="671" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="776" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader.preheader_ifconv:673  %tmp114 = add i2 %tmp_74_1_8_cast, %tmp_74_1_6_cast

]]></node>
<StgValue><ssdm name="tmp114"/></StgValue>
</operation>

<operation id="672" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="777" bw="3" op_0_bw="2">
<![CDATA[
.preheader.preheader_ifconv:674  %tmp628_cast = zext i2 %tmp114 to i3

]]></node>
<StgValue><ssdm name="tmp628_cast"/></StgValue>
</operation>

<operation id="673" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="778" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader.preheader_ifconv:675  %tmp115 = add i3 %tmp628_cast, %tmp627_cast

]]></node>
<StgValue><ssdm name="tmp115"/></StgValue>
</operation>

<operation id="674" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="779" bw="4" op_0_bw="3">
<![CDATA[
.preheader.preheader_ifconv:676  %tmp626_cast = zext i3 %tmp115 to i4

]]></node>
<StgValue><ssdm name="tmp626_cast"/></StgValue>
</operation>

<operation id="675" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="780" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader.preheader_ifconv:677  %tmp116 = add i2 %tmp_34_0_7_cast, %tmp_34_0_8_cast

]]></node>
<StgValue><ssdm name="tmp116"/></StgValue>
</operation>

<operation id="676" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="781" bw="3" op_0_bw="2">
<![CDATA[
.preheader.preheader_ifconv:678  %tmp630_cast = zext i2 %tmp116 to i3

]]></node>
<StgValue><ssdm name="tmp630_cast"/></StgValue>
</operation>

<operation id="677" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="782" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader.preheader_ifconv:679  %tmp117 = add i2 %tmp_34_0_6_cast, %tmp_74_2_8_cast

]]></node>
<StgValue><ssdm name="tmp117"/></StgValue>
</operation>

<operation id="678" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="783" bw="3" op_0_bw="2">
<![CDATA[
.preheader.preheader_ifconv:680  %tmp631_cast = zext i2 %tmp117 to i3

]]></node>
<StgValue><ssdm name="tmp631_cast"/></StgValue>
</operation>

<operation id="679" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="784" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader.preheader_ifconv:681  %tmp118 = add i3 %tmp631_cast, %tmp630_cast

]]></node>
<StgValue><ssdm name="tmp118"/></StgValue>
</operation>

<operation id="680" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="785" bw="4" op_0_bw="3">
<![CDATA[
.preheader.preheader_ifconv:682  %tmp629_cast = zext i3 %tmp118 to i4

]]></node>
<StgValue><ssdm name="tmp629_cast"/></StgValue>
</operation>

<operation id="681" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="786" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader.preheader_ifconv:683  %neighbours_V_8_2_8 = add i4 %tmp629_cast, %tmp626_cast

]]></node>
<StgValue><ssdm name="neighbours_V_8_2_8"/></StgValue>
</operation>

<operation id="682" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="787" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
.preheader.preheader_ifconv:684  %value_V_2_8 = call i32 @_ssdm_op_BitSet.i32.i32.i32.i1(i32 %p_0926_1_2_7, i32 8, i1 %tmp_29)

]]></node>
<StgValue><ssdm name="value_V_2_8"/></StgValue>
</operation>

<operation id="683" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="788" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader_ifconv:685  %value_V_1_2_8 = or i32 %p_0926_1_2_7, 256

]]></node>
<StgValue><ssdm name="value_V_1_2_8"/></StgValue>
</operation>

<operation id="684" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="789" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader.preheader_ifconv:686  %sel_tmp84 = icmp eq i4 %neighbours_V_8_2_8, 3

]]></node>
<StgValue><ssdm name="sel_tmp84"/></StgValue>
</operation>

<operation id="685" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="790" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader.preheader_ifconv:687  %sel_tmp85 = select i1 %sel_tmp84, i32 %value_V_1_2_8, i32 %p_0926_1_2_7

]]></node>
<StgValue><ssdm name="sel_tmp85"/></StgValue>
</operation>

<operation id="686" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="791" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader.preheader_ifconv:688  %sel_tmp86 = icmp eq i4 %neighbours_V_8_2_8, 2

]]></node>
<StgValue><ssdm name="sel_tmp86"/></StgValue>
</operation>

<operation id="687" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="792" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader.preheader_ifconv:689  %p_0926_1_2_8 = select i1 %sel_tmp86, i32 %value_V_2_8, i32 %sel_tmp85

]]></node>
<StgValue><ssdm name="p_0926_1_2_8"/></StgValue>
</operation>

<operation id="688" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="793" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader.preheader_ifconv:690  %tmp119 = add i2 %tmp_34_0_7_cast, %tmp_74_1_7_cast

]]></node>
<StgValue><ssdm name="tmp119"/></StgValue>
</operation>

<operation id="689" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="794" bw="3" op_0_bw="2">
<![CDATA[
.preheader.preheader_ifconv:691  %tmp634_cast = zext i2 %tmp119 to i3

]]></node>
<StgValue><ssdm name="tmp634_cast"/></StgValue>
</operation>

<operation id="690" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="795" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader.preheader_ifconv:692  %tmp120 = add i2 %tmp_74_2_8_cast, %tmp_74_2_7_cast

]]></node>
<StgValue><ssdm name="tmp120"/></StgValue>
</operation>

<operation id="691" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="796" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader.preheader_ifconv:693  %tmp121 = add i2 %tmp120, %tmp_34_0_8_cast

]]></node>
<StgValue><ssdm name="tmp121"/></StgValue>
</operation>

<operation id="692" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="797" bw="3" op_0_bw="2">
<![CDATA[
.preheader.preheader_ifconv:694  %tmp635_cast = zext i2 %tmp121 to i3

]]></node>
<StgValue><ssdm name="tmp635_cast"/></StgValue>
</operation>

<operation id="693" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="798" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader.preheader_ifconv:695  %neighbours_V_7_2_9 = add i3 %tmp635_cast, %tmp634_cast

]]></node>
<StgValue><ssdm name="neighbours_V_7_2_9"/></StgValue>
</operation>

<operation id="694" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="799" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
.preheader.preheader_ifconv:696  %value_V_2_9 = call i32 @_ssdm_op_BitSet.i32.i32.i32.i1(i32 %p_0926_1_2_8, i32 9, i1 %tmp_30)

]]></node>
<StgValue><ssdm name="value_V_2_9"/></StgValue>
</operation>

<operation id="695" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="800" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader_ifconv:697  %value_V_1_2_9 = or i32 %p_0926_1_2_8, 512

]]></node>
<StgValue><ssdm name="value_V_1_2_9"/></StgValue>
</operation>

<operation id="696" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="801" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader.preheader_ifconv:698  %sel_tmp87 = icmp eq i3 %neighbours_V_7_2_9, 3

]]></node>
<StgValue><ssdm name="sel_tmp87"/></StgValue>
</operation>

<operation id="697" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="802" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader.preheader_ifconv:699  %sel_tmp88 = select i1 %sel_tmp87, i32 %value_V_1_2_9, i32 %p_0926_1_2_8

]]></node>
<StgValue><ssdm name="sel_tmp88"/></StgValue>
</operation>

<operation id="698" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="803" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader.preheader_ifconv:700  %sel_tmp89 = icmp eq i3 %neighbours_V_7_2_9, 2

]]></node>
<StgValue><ssdm name="sel_tmp89"/></StgValue>
</operation>

<operation id="699" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="804" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader.preheader_ifconv:701  %tmp_V_4 = select i1 %sel_tmp89, i32 %value_V_2_9, i32 %sel_tmp88

]]></node>
<StgValue><ssdm name="tmp_V_4"/></StgValue>
</operation>

<operation id="700" st_id="6" stage="1" lat="1">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="805" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader.preheader_ifconv:702  call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %output_V_V, i32 %tmp_V_4)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="701" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="78">
<or_exp><and_exp><literal name="sel_tmp101" val="1"/>
</and_exp></or_exp>
</condition>

<node id="866" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
.preheader.preheader_ifconv:763  %value_V_3_3 = call i32 @_ssdm_op_BitSet.i32.i32.i32.i1(i32 %p_0926_1_3_2, i32 3, i1 %tmp_34)

]]></node>
<StgValue><ssdm name="value_V_3_3"/></StgValue>
</operation>

<operation id="702" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="80">
<or_exp><and_exp><literal name="sel_tmp99" val="1"/>
<literal name="sel_tmp101" val="0"/>
</and_exp></or_exp>
</condition>

<node id="867" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader_ifconv:764  %value_V_1_3_3 = or i32 %p_0926_1_3_2, 8

]]></node>
<StgValue><ssdm name="value_V_1_3_3"/></StgValue>
</operation>

<operation id="703" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="79">
<or_exp><and_exp><literal name="sel_tmp101" val="0"/>
</and_exp></or_exp>
</condition>

<node id="869" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader.preheader_ifconv:766  %sel_tmp100 = select i1 %sel_tmp99, i32 %value_V_1_3_3, i32 %p_0926_1_3_2

]]></node>
<StgValue><ssdm name="sel_tmp100"/></StgValue>
</operation>

<operation id="704" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="871" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader.preheader_ifconv:768  %p_0926_1_3_3 = select i1 %sel_tmp101, i32 %value_V_3_3, i32 %sel_tmp100

]]></node>
<StgValue><ssdm name="p_0926_1_3_3"/></StgValue>
</operation>

<operation id="705" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="85">
<or_exp><and_exp><literal name="sel_tmp104" val="1"/>
</and_exp></or_exp>
</condition>

<node id="884" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
.preheader.preheader_ifconv:781  %value_V_3_4 = call i32 @_ssdm_op_BitSet.i32.i32.i32.i1(i32 %p_0926_1_3_3, i32 4, i1 %tmp_35)

]]></node>
<StgValue><ssdm name="value_V_3_4"/></StgValue>
</operation>

<operation id="706" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="87">
<or_exp><and_exp><literal name="sel_tmp102" val="1"/>
<literal name="sel_tmp104" val="0"/>
</and_exp></or_exp>
</condition>

<node id="885" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader_ifconv:782  %value_V_1_3_4 = or i32 %p_0926_1_3_3, 16

]]></node>
<StgValue><ssdm name="value_V_1_3_4"/></StgValue>
</operation>

<operation id="707" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp><literal name="sel_tmp104" val="0"/>
</and_exp></or_exp>
</condition>

<node id="887" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader.preheader_ifconv:784  %sel_tmp103 = select i1 %sel_tmp102, i32 %value_V_1_3_4, i32 %p_0926_1_3_3

]]></node>
<StgValue><ssdm name="sel_tmp103"/></StgValue>
</operation>

<operation id="708" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="889" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader.preheader_ifconv:786  %p_0926_1_3_4 = select i1 %sel_tmp104, i32 %value_V_3_4, i32 %sel_tmp103

]]></node>
<StgValue><ssdm name="p_0926_1_3_4"/></StgValue>
</operation>

<operation id="709" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="890" bw="2" op_0_bw="1">
<![CDATA[
.preheader.preheader_ifconv:787  %tmp_74_3_5_cast = zext i1 %tmp_47 to i2

]]></node>
<StgValue><ssdm name="tmp_74_3_5_cast"/></StgValue>
</operation>

<operation id="710" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="891" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader.preheader_ifconv:788  %tmp144 = add i2 %tmp_74_3_3_cast, %tmp_74_3_4_cast

]]></node>
<StgValue><ssdm name="tmp144"/></StgValue>
</operation>

<operation id="711" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="892" bw="3" op_0_bw="2">
<![CDATA[
.preheader.preheader_ifconv:789  %tmp692_cast = zext i2 %tmp144 to i3

]]></node>
<StgValue><ssdm name="tmp692_cast"/></StgValue>
</operation>

<operation id="712" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="893" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader.preheader_ifconv:790  %tmp145 = add i2 %tmp_74_2_5_cast, %tmp_74_2_3_cast

]]></node>
<StgValue><ssdm name="tmp145"/></StgValue>
</operation>

<operation id="713" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="894" bw="3" op_0_bw="2">
<![CDATA[
.preheader.preheader_ifconv:791  %tmp693_cast = zext i2 %tmp145 to i3

]]></node>
<StgValue><ssdm name="tmp693_cast"/></StgValue>
</operation>

<operation id="714" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="895" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader.preheader_ifconv:792  %tmp146 = add i3 %tmp693_cast, %tmp692_cast

]]></node>
<StgValue><ssdm name="tmp146"/></StgValue>
</operation>

<operation id="715" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="896" bw="4" op_0_bw="3">
<![CDATA[
.preheader.preheader_ifconv:793  %tmp691_cast = zext i3 %tmp146 to i4

]]></node>
<StgValue><ssdm name="tmp691_cast"/></StgValue>
</operation>

<operation id="716" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="897" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader.preheader_ifconv:794  %tmp147 = add i2 %tmp_74_1_3_cast, %tmp_74_3_5_cast

]]></node>
<StgValue><ssdm name="tmp147"/></StgValue>
</operation>

<operation id="717" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="898" bw="3" op_0_bw="2">
<![CDATA[
.preheader.preheader_ifconv:795  %tmp696_cast = zext i2 %tmp147 to i3

]]></node>
<StgValue><ssdm name="tmp696_cast"/></StgValue>
</operation>

<operation id="718" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="899" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader.preheader_ifconv:796  %tmp148 = add i3 %tmp696_cast, %tmp507_cast

]]></node>
<StgValue><ssdm name="tmp148"/></StgValue>
</operation>

<operation id="719" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="900" bw="4" op_0_bw="3">
<![CDATA[
.preheader.preheader_ifconv:797  %tmp694_cast = zext i3 %tmp148 to i4

]]></node>
<StgValue><ssdm name="tmp694_cast"/></StgValue>
</operation>

<operation id="720" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="901" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader.preheader_ifconv:798  %neighbours_V_8_3_5 = add i4 %tmp694_cast, %tmp691_cast

]]></node>
<StgValue><ssdm name="neighbours_V_8_3_5"/></StgValue>
</operation>

<operation id="721" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="902" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
.preheader.preheader_ifconv:799  %value_V_3_5 = call i32 @_ssdm_op_BitSet.i32.i32.i32.i1(i32 %p_0926_1_3_4, i32 5, i1 %tmp_36)

]]></node>
<StgValue><ssdm name="value_V_3_5"/></StgValue>
</operation>

<operation id="722" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="903" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader_ifconv:800  %value_V_1_3_5 = or i32 %p_0926_1_3_4, 32

]]></node>
<StgValue><ssdm name="value_V_1_3_5"/></StgValue>
</operation>

<operation id="723" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="904" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader.preheader_ifconv:801  %sel_tmp105 = icmp eq i4 %neighbours_V_8_3_5, 3

]]></node>
<StgValue><ssdm name="sel_tmp105"/></StgValue>
</operation>

<operation id="724" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="905" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader.preheader_ifconv:802  %sel_tmp106 = select i1 %sel_tmp105, i32 %value_V_1_3_5, i32 %p_0926_1_3_4

]]></node>
<StgValue><ssdm name="sel_tmp106"/></StgValue>
</operation>

<operation id="725" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="906" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader.preheader_ifconv:803  %sel_tmp107 = icmp eq i4 %neighbours_V_8_3_5, 2

]]></node>
<StgValue><ssdm name="sel_tmp107"/></StgValue>
</operation>

<operation id="726" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="907" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader.preheader_ifconv:804  %p_0926_1_3_5 = select i1 %sel_tmp107, i32 %value_V_3_5, i32 %sel_tmp106

]]></node>
<StgValue><ssdm name="p_0926_1_3_5"/></StgValue>
</operation>

<operation id="727" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="908" bw="2" op_0_bw="1">
<![CDATA[
.preheader.preheader_ifconv:805  %tmp_74_3_6_cast = zext i1 %tmp_48 to i2

]]></node>
<StgValue><ssdm name="tmp_74_3_6_cast"/></StgValue>
</operation>

<operation id="728" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="909" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader.preheader_ifconv:806  %tmp149 = add i2 %tmp_74_3_4_cast, %tmp_74_3_5_cast

]]></node>
<StgValue><ssdm name="tmp149"/></StgValue>
</operation>

<operation id="729" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="910" bw="3" op_0_bw="2">
<![CDATA[
.preheader.preheader_ifconv:807  %tmp703_cast = zext i2 %tmp149 to i3

]]></node>
<StgValue><ssdm name="tmp703_cast"/></StgValue>
</operation>

<operation id="730" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="911" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader.preheader_ifconv:808  %tmp150 = add i2 %tmp_74_2_6_cast, %tmp_74_2_4_cast

]]></node>
<StgValue><ssdm name="tmp150"/></StgValue>
</operation>

<operation id="731" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="912" bw="3" op_0_bw="2">
<![CDATA[
.preheader.preheader_ifconv:809  %tmp704_cast = zext i2 %tmp150 to i3

]]></node>
<StgValue><ssdm name="tmp704_cast"/></StgValue>
</operation>

<operation id="732" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="913" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader.preheader_ifconv:810  %tmp151 = add i3 %tmp704_cast, %tmp703_cast

]]></node>
<StgValue><ssdm name="tmp151"/></StgValue>
</operation>

<operation id="733" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="914" bw="4" op_0_bw="3">
<![CDATA[
.preheader.preheader_ifconv:811  %tmp702_cast = zext i3 %tmp151 to i4

]]></node>
<StgValue><ssdm name="tmp702_cast"/></StgValue>
</operation>

<operation id="734" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="915" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader.preheader_ifconv:812  %tmp152 = add i2 %tmp_74_1_4_cast, %tmp_74_3_6_cast

]]></node>
<StgValue><ssdm name="tmp152"/></StgValue>
</operation>

<operation id="735" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="916" bw="3" op_0_bw="2">
<![CDATA[
.preheader.preheader_ifconv:813  %tmp707_cast = zext i2 %tmp152 to i3

]]></node>
<StgValue><ssdm name="tmp707_cast"/></StgValue>
</operation>

<operation id="736" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="917" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader.preheader_ifconv:814  %tmp153 = add i3 %tmp707_cast, %tmp518_cast

]]></node>
<StgValue><ssdm name="tmp153"/></StgValue>
</operation>

<operation id="737" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="918" bw="4" op_0_bw="3">
<![CDATA[
.preheader.preheader_ifconv:815  %tmp705_cast = zext i3 %tmp153 to i4

]]></node>
<StgValue><ssdm name="tmp705_cast"/></StgValue>
</operation>

<operation id="738" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="919" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader.preheader_ifconv:816  %neighbours_V_8_3_6 = add i4 %tmp705_cast, %tmp702_cast

]]></node>
<StgValue><ssdm name="neighbours_V_8_3_6"/></StgValue>
</operation>

<operation id="739" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="920" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
.preheader.preheader_ifconv:817  %value_V_3_6 = call i32 @_ssdm_op_BitSet.i32.i32.i32.i1(i32 %p_0926_1_3_5, i32 6, i1 %tmp_37)

]]></node>
<StgValue><ssdm name="value_V_3_6"/></StgValue>
</operation>

<operation id="740" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="921" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader_ifconv:818  %value_V_1_3_6 = or i32 %p_0926_1_3_5, 64

]]></node>
<StgValue><ssdm name="value_V_1_3_6"/></StgValue>
</operation>

<operation id="741" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="922" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader.preheader_ifconv:819  %sel_tmp108 = icmp eq i4 %neighbours_V_8_3_6, 3

]]></node>
<StgValue><ssdm name="sel_tmp108"/></StgValue>
</operation>

<operation id="742" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="923" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader.preheader_ifconv:820  %sel_tmp109 = select i1 %sel_tmp108, i32 %value_V_1_3_6, i32 %p_0926_1_3_5

]]></node>
<StgValue><ssdm name="sel_tmp109"/></StgValue>
</operation>

<operation id="743" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="924" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader.preheader_ifconv:821  %sel_tmp110 = icmp eq i4 %neighbours_V_8_3_6, 2

]]></node>
<StgValue><ssdm name="sel_tmp110"/></StgValue>
</operation>

<operation id="744" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="925" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader.preheader_ifconv:822  %p_0926_1_3_6 = select i1 %sel_tmp110, i32 %value_V_3_6, i32 %sel_tmp109

]]></node>
<StgValue><ssdm name="p_0926_1_3_6"/></StgValue>
</operation>

<operation id="745" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="926" bw="2" op_0_bw="1">
<![CDATA[
.preheader.preheader_ifconv:823  %tmp_74_3_7_cast = zext i1 %tmp_49 to i2

]]></node>
<StgValue><ssdm name="tmp_74_3_7_cast"/></StgValue>
</operation>

<operation id="746" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="927" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader.preheader_ifconv:824  %tmp154 = add i2 %tmp_74_3_5_cast, %tmp_74_3_6_cast

]]></node>
<StgValue><ssdm name="tmp154"/></StgValue>
</operation>

<operation id="747" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="928" bw="3" op_0_bw="2">
<![CDATA[
.preheader.preheader_ifconv:825  %tmp714_cast = zext i2 %tmp154 to i3

]]></node>
<StgValue><ssdm name="tmp714_cast"/></StgValue>
</operation>

<operation id="748" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="929" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader.preheader_ifconv:826  %tmp155 = add i2 %tmp_74_2_7_cast, %tmp_74_2_5_cast

]]></node>
<StgValue><ssdm name="tmp155"/></StgValue>
</operation>

<operation id="749" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="930" bw="3" op_0_bw="2">
<![CDATA[
.preheader.preheader_ifconv:827  %tmp715_cast = zext i2 %tmp155 to i3

]]></node>
<StgValue><ssdm name="tmp715_cast"/></StgValue>
</operation>

<operation id="750" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="931" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader.preheader_ifconv:828  %tmp156 = add i3 %tmp715_cast, %tmp714_cast

]]></node>
<StgValue><ssdm name="tmp156"/></StgValue>
</operation>

<operation id="751" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="932" bw="4" op_0_bw="3">
<![CDATA[
.preheader.preheader_ifconv:829  %tmp713_cast = zext i3 %tmp156 to i4

]]></node>
<StgValue><ssdm name="tmp713_cast"/></StgValue>
</operation>

<operation id="752" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="933" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader.preheader_ifconv:830  %tmp157 = add i2 %tmp_74_1_5_cast, %tmp_74_3_7_cast

]]></node>
<StgValue><ssdm name="tmp157"/></StgValue>
</operation>

<operation id="753" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="934" bw="3" op_0_bw="2">
<![CDATA[
.preheader.preheader_ifconv:831  %tmp718_cast = zext i2 %tmp157 to i3

]]></node>
<StgValue><ssdm name="tmp718_cast"/></StgValue>
</operation>

<operation id="754" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="935" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader.preheader_ifconv:832  %tmp158 = add i3 %tmp718_cast, %tmp529_cast

]]></node>
<StgValue><ssdm name="tmp158"/></StgValue>
</operation>

<operation id="755" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="936" bw="4" op_0_bw="3">
<![CDATA[
.preheader.preheader_ifconv:833  %tmp716_cast = zext i3 %tmp158 to i4

]]></node>
<StgValue><ssdm name="tmp716_cast"/></StgValue>
</operation>

<operation id="756" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="937" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader.preheader_ifconv:834  %neighbours_V_8_3_7 = add i4 %tmp716_cast, %tmp713_cast

]]></node>
<StgValue><ssdm name="neighbours_V_8_3_7"/></StgValue>
</operation>

<operation id="757" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="940" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader.preheader_ifconv:837  %sel_tmp111 = icmp eq i4 %neighbours_V_8_3_7, 3

]]></node>
<StgValue><ssdm name="sel_tmp111"/></StgValue>
</operation>

<operation id="758" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="942" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader.preheader_ifconv:839  %sel_tmp113 = icmp eq i4 %neighbours_V_8_3_7, 2

]]></node>
<StgValue><ssdm name="sel_tmp113"/></StgValue>
</operation>

<operation id="759" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="976" bw="2" op_0_bw="1">
<![CDATA[
.preheader.preheader_ifconv:873  %tmp_49_4_cast = zext i1 %tmp_51 to i2

]]></node>
<StgValue><ssdm name="tmp_49_4_cast"/></StgValue>
</operation>

<operation id="760" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="977" bw="2" op_0_bw="1">
<![CDATA[
.preheader.preheader_ifconv:874  %tmp_52_4_cast = zext i1 %tmp_52 to i2

]]></node>
<StgValue><ssdm name="tmp_52_4_cast"/></StgValue>
</operation>

<operation id="761" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="978" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader.preheader_ifconv:875  %tmp167 = add i2 %tmp_52_2_cast, %tmp_52_3_cast

]]></node>
<StgValue><ssdm name="tmp167"/></StgValue>
</operation>

<operation id="762" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="979" bw="3" op_0_bw="2">
<![CDATA[
.preheader.preheader_ifconv:876  %tmp737_cast = zext i2 %tmp167 to i3

]]></node>
<StgValue><ssdm name="tmp737_cast"/></StgValue>
</operation>

<operation id="763" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="980" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader.preheader_ifconv:877  %tmp168 = add i2 %tmp_49_4_cast, %tmp_52_4_cast

]]></node>
<StgValue><ssdm name="tmp168"/></StgValue>
</operation>

<operation id="764" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="981" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader.preheader_ifconv:878  %tmp169 = add i2 %tmp168, %tmp_49_2_cast

]]></node>
<StgValue><ssdm name="tmp169"/></StgValue>
</operation>

<operation id="765" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="982" bw="3" op_0_bw="2">
<![CDATA[
.preheader.preheader_ifconv:879  %tmp738_cast = zext i2 %tmp169 to i3

]]></node>
<StgValue><ssdm name="tmp738_cast"/></StgValue>
</operation>

<operation id="766" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="983" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader.preheader_ifconv:880  %neighbours_V_6_4 = add i3 %tmp738_cast, %tmp737_cast

]]></node>
<StgValue><ssdm name="neighbours_V_6_4"/></StgValue>
</operation>

<operation id="767" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="984" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
.preheader.preheader_ifconv:881  %value_V_4 = call i32 @_ssdm_op_BitSet.i32.i32.i32.i1(i32 0, i32 0, i1 %tmp_41)

]]></node>
<StgValue><ssdm name="value_V_4"/></StgValue>
</operation>

<operation id="768" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="985" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader.preheader_ifconv:882  %sel_tmp120 = icmp eq i3 %neighbours_V_6_4, 3

]]></node>
<StgValue><ssdm name="sel_tmp120"/></StgValue>
</operation>

<operation id="769" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="986" bw="32" op_0_bw="1">
<![CDATA[
.preheader.preheader_ifconv:883  %sel_tmp121 = zext i1 %sel_tmp120 to i32

]]></node>
<StgValue><ssdm name="sel_tmp121"/></StgValue>
</operation>

<operation id="770" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="987" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader.preheader_ifconv:884  %sel_tmp122 = icmp eq i3 %neighbours_V_6_4, 2

]]></node>
<StgValue><ssdm name="sel_tmp122"/></StgValue>
</operation>

<operation id="771" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="988" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader.preheader_ifconv:885  %p_0926_1_4 = select i1 %sel_tmp122, i32 %value_V_4, i32 %sel_tmp121

]]></node>
<StgValue><ssdm name="p_0926_1_4"/></StgValue>
</operation>

<operation id="772" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="989" bw="2" op_0_bw="1">
<![CDATA[
.preheader.preheader_ifconv:886  %tmp_74_4_1_cast = zext i1 %tmp_53 to i2

]]></node>
<StgValue><ssdm name="tmp_74_4_1_cast"/></StgValue>
</operation>

<operation id="773" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="990" bw="3" op_0_bw="2">
<![CDATA[
.preheader.preheader_ifconv:887  %tmp746_cast = zext i2 %tmp168 to i3

]]></node>
<StgValue><ssdm name="tmp746_cast"/></StgValue>
</operation>

<operation id="774" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="991" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader.preheader_ifconv:888  %tmp170 = add i2 %tmp_74_3_1_cast, %tmp_49_3_cast

]]></node>
<StgValue><ssdm name="tmp170"/></StgValue>
</operation>

<operation id="775" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="992" bw="3" op_0_bw="2">
<![CDATA[
.preheader.preheader_ifconv:889  %tmp747_cast = zext i2 %tmp170 to i3

]]></node>
<StgValue><ssdm name="tmp747_cast"/></StgValue>
</operation>

<operation id="776" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="993" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader.preheader_ifconv:890  %tmp171 = add i3 %tmp747_cast, %tmp746_cast

]]></node>
<StgValue><ssdm name="tmp171"/></StgValue>
</operation>

<operation id="777" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="994" bw="4" op_0_bw="3">
<![CDATA[
.preheader.preheader_ifconv:891  %tmp745_cast = zext i3 %tmp171 to i4

]]></node>
<StgValue><ssdm name="tmp745_cast"/></StgValue>
</operation>

<operation id="778" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="995" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader.preheader_ifconv:892  %tmp172 = add i2 %tmp_49_2_cast, %tmp_74_4_1_cast

]]></node>
<StgValue><ssdm name="tmp172"/></StgValue>
</operation>

<operation id="779" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="996" bw="3" op_0_bw="2">
<![CDATA[
.preheader.preheader_ifconv:893  %tmp750_cast = zext i2 %tmp172 to i3

]]></node>
<StgValue><ssdm name="tmp750_cast"/></StgValue>
</operation>

<operation id="780" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="997" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader.preheader_ifconv:894  %tmp173 = add i3 %tmp750_cast, %tmp561_cast

]]></node>
<StgValue><ssdm name="tmp173"/></StgValue>
</operation>

<operation id="781" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="998" bw="4" op_0_bw="3">
<![CDATA[
.preheader.preheader_ifconv:895  %tmp748_cast = zext i3 %tmp173 to i4

]]></node>
<StgValue><ssdm name="tmp748_cast"/></StgValue>
</operation>

<operation id="782" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="999" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader.preheader_ifconv:896  %neighbours_V_8_4_1 = add i4 %tmp748_cast, %tmp745_cast

]]></node>
<StgValue><ssdm name="neighbours_V_8_4_1"/></StgValue>
</operation>

<operation id="783" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1000" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
.preheader.preheader_ifconv:897  %value_V_4_1 = call i32 @_ssdm_op_BitSet.i32.i32.i32.i1(i32 %p_0926_1_4, i32 1, i1 %tmp_42)

]]></node>
<StgValue><ssdm name="value_V_4_1"/></StgValue>
</operation>

<operation id="784" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1001" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader_ifconv:898  %value_V_1_4_1 = or i32 %p_0926_1_4, 2

]]></node>
<StgValue><ssdm name="value_V_1_4_1"/></StgValue>
</operation>

<operation id="785" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1002" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader.preheader_ifconv:899  %sel_tmp123 = icmp eq i4 %neighbours_V_8_4_1, 3

]]></node>
<StgValue><ssdm name="sel_tmp123"/></StgValue>
</operation>

<operation id="786" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1003" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader.preheader_ifconv:900  %sel_tmp124 = select i1 %sel_tmp123, i32 %value_V_1_4_1, i32 %p_0926_1_4

]]></node>
<StgValue><ssdm name="sel_tmp124"/></StgValue>
</operation>

<operation id="787" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1004" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader.preheader_ifconv:901  %sel_tmp125 = icmp eq i4 %neighbours_V_8_4_1, 2

]]></node>
<StgValue><ssdm name="sel_tmp125"/></StgValue>
</operation>

<operation id="788" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1005" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader.preheader_ifconv:902  %p_0926_1_4_1 = select i1 %sel_tmp125, i32 %value_V_4_1, i32 %sel_tmp124

]]></node>
<StgValue><ssdm name="p_0926_1_4_1"/></StgValue>
</operation>

<operation id="789" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1006" bw="2" op_0_bw="1">
<![CDATA[
.preheader.preheader_ifconv:903  %tmp_74_4_2_cast = zext i1 %tmp_54 to i2

]]></node>
<StgValue><ssdm name="tmp_74_4_2_cast"/></StgValue>
</operation>

<operation id="790" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1007" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader.preheader_ifconv:904  %tmp174 = add i2 %tmp_52_4_cast, %tmp_74_4_1_cast

]]></node>
<StgValue><ssdm name="tmp174"/></StgValue>
</operation>

<operation id="791" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1008" bw="3" op_0_bw="2">
<![CDATA[
.preheader.preheader_ifconv:905  %tmp757_cast = zext i2 %tmp174 to i3

]]></node>
<StgValue><ssdm name="tmp757_cast"/></StgValue>
</operation>

<operation id="792" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1009" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader.preheader_ifconv:906  %tmp175 = add i2 %tmp_74_3_2_cast, %tmp_52_3_cast

]]></node>
<StgValue><ssdm name="tmp175"/></StgValue>
</operation>

<operation id="793" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1010" bw="3" op_0_bw="2">
<![CDATA[
.preheader.preheader_ifconv:907  %tmp758_cast = zext i2 %tmp175 to i3

]]></node>
<StgValue><ssdm name="tmp758_cast"/></StgValue>
</operation>

<operation id="794" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1011" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader.preheader_ifconv:908  %tmp176 = add i3 %tmp758_cast, %tmp757_cast

]]></node>
<StgValue><ssdm name="tmp176"/></StgValue>
</operation>

<operation id="795" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1012" bw="4" op_0_bw="3">
<![CDATA[
.preheader.preheader_ifconv:909  %tmp756_cast = zext i3 %tmp176 to i4

]]></node>
<StgValue><ssdm name="tmp756_cast"/></StgValue>
</operation>

<operation id="796" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1013" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader.preheader_ifconv:910  %tmp177 = add i2 %tmp_52_2_cast, %tmp_74_4_2_cast

]]></node>
<StgValue><ssdm name="tmp177"/></StgValue>
</operation>

<operation id="797" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1014" bw="3" op_0_bw="2">
<![CDATA[
.preheader.preheader_ifconv:911  %tmp761_cast = zext i2 %tmp177 to i3

]]></node>
<StgValue><ssdm name="tmp761_cast"/></StgValue>
</operation>

<operation id="798" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1015" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader.preheader_ifconv:912  %tmp178 = add i3 %tmp761_cast, %tmp572_cast

]]></node>
<StgValue><ssdm name="tmp178"/></StgValue>
</operation>

<operation id="799" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1016" bw="4" op_0_bw="3">
<![CDATA[
.preheader.preheader_ifconv:913  %tmp759_cast = zext i3 %tmp178 to i4

]]></node>
<StgValue><ssdm name="tmp759_cast"/></StgValue>
</operation>

<operation id="800" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1017" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader.preheader_ifconv:914  %neighbours_V_8_4_2 = add i4 %tmp759_cast, %tmp756_cast

]]></node>
<StgValue><ssdm name="neighbours_V_8_4_2"/></StgValue>
</operation>

<operation id="801" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1018" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
.preheader.preheader_ifconv:915  %value_V_4_2 = call i32 @_ssdm_op_BitSet.i32.i32.i32.i1(i32 %p_0926_1_4_1, i32 2, i1 %tmp_43)

]]></node>
<StgValue><ssdm name="value_V_4_2"/></StgValue>
</operation>

<operation id="802" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1019" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader_ifconv:916  %value_V_1_4_2 = or i32 %p_0926_1_4_1, 4

]]></node>
<StgValue><ssdm name="value_V_1_4_2"/></StgValue>
</operation>

<operation id="803" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1020" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader.preheader_ifconv:917  %sel_tmp126 = icmp eq i4 %neighbours_V_8_4_2, 3

]]></node>
<StgValue><ssdm name="sel_tmp126"/></StgValue>
</operation>

<operation id="804" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1021" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader.preheader_ifconv:918  %sel_tmp127 = select i1 %sel_tmp126, i32 %value_V_1_4_2, i32 %p_0926_1_4_1

]]></node>
<StgValue><ssdm name="sel_tmp127"/></StgValue>
</operation>

<operation id="805" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1022" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader.preheader_ifconv:919  %sel_tmp128 = icmp eq i4 %neighbours_V_8_4_2, 2

]]></node>
<StgValue><ssdm name="sel_tmp128"/></StgValue>
</operation>

<operation id="806" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1023" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader.preheader_ifconv:920  %p_0926_1_4_2 = select i1 %sel_tmp128, i32 %value_V_4_2, i32 %sel_tmp127

]]></node>
<StgValue><ssdm name="p_0926_1_4_2"/></StgValue>
</operation>

<operation id="807" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1024" bw="2" op_0_bw="1">
<![CDATA[
.preheader.preheader_ifconv:921  %tmp_74_4_3_cast = zext i1 %tmp_55 to i2

]]></node>
<StgValue><ssdm name="tmp_74_4_3_cast"/></StgValue>
</operation>

<operation id="808" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1025" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader.preheader_ifconv:922  %tmp179 = add i2 %tmp_74_4_1_cast, %tmp_74_4_2_cast

]]></node>
<StgValue><ssdm name="tmp179"/></StgValue>
</operation>

<operation id="809" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1026" bw="3" op_0_bw="2">
<![CDATA[
.preheader.preheader_ifconv:923  %tmp768_cast = zext i2 %tmp179 to i3

]]></node>
<StgValue><ssdm name="tmp768_cast"/></StgValue>
</operation>

<operation id="810" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1027" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader.preheader_ifconv:924  %tmp180 = add i2 %tmp_74_3_3_cast, %tmp_74_3_1_cast

]]></node>
<StgValue><ssdm name="tmp180"/></StgValue>
</operation>

<operation id="811" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1028" bw="3" op_0_bw="2">
<![CDATA[
.preheader.preheader_ifconv:925  %tmp769_cast = zext i2 %tmp180 to i3

]]></node>
<StgValue><ssdm name="tmp769_cast"/></StgValue>
</operation>

<operation id="812" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1029" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader.preheader_ifconv:926  %tmp181 = add i3 %tmp769_cast, %tmp768_cast

]]></node>
<StgValue><ssdm name="tmp181"/></StgValue>
</operation>

<operation id="813" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1030" bw="4" op_0_bw="3">
<![CDATA[
.preheader.preheader_ifconv:927  %tmp767_cast = zext i3 %tmp181 to i4

]]></node>
<StgValue><ssdm name="tmp767_cast"/></StgValue>
</operation>

<operation id="814" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1031" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader.preheader_ifconv:928  %tmp182 = add i2 %tmp_74_2_1_cast, %tmp_74_4_3_cast

]]></node>
<StgValue><ssdm name="tmp182"/></StgValue>
</operation>

<operation id="815" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1032" bw="3" op_0_bw="2">
<![CDATA[
.preheader.preheader_ifconv:929  %tmp772_cast = zext i2 %tmp182 to i3

]]></node>
<StgValue><ssdm name="tmp772_cast"/></StgValue>
</operation>

<operation id="816" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1033" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader.preheader_ifconv:930  %tmp183 = add i3 %tmp772_cast, %tmp583_cast

]]></node>
<StgValue><ssdm name="tmp183"/></StgValue>
</operation>

<operation id="817" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1034" bw="4" op_0_bw="3">
<![CDATA[
.preheader.preheader_ifconv:931  %tmp770_cast = zext i3 %tmp183 to i4

]]></node>
<StgValue><ssdm name="tmp770_cast"/></StgValue>
</operation>

<operation id="818" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1035" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader.preheader_ifconv:932  %neighbours_V_8_4_3 = add i4 %tmp770_cast, %tmp767_cast

]]></node>
<StgValue><ssdm name="neighbours_V_8_4_3"/></StgValue>
</operation>

<operation id="819" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1038" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader.preheader_ifconv:935  %sel_tmp129 = icmp eq i4 %neighbours_V_8_4_3, 3

]]></node>
<StgValue><ssdm name="sel_tmp129"/></StgValue>
</operation>

<operation id="820" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1040" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader.preheader_ifconv:937  %sel_tmp131 = icmp eq i4 %neighbours_V_8_4_3, 2

]]></node>
<StgValue><ssdm name="sel_tmp131"/></StgValue>
</operation>

<operation id="821" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1042" bw="2" op_0_bw="1">
<![CDATA[
.preheader.preheader_ifconv:939  %tmp_74_4_4_cast = zext i1 %tmp_56 to i2

]]></node>
<StgValue><ssdm name="tmp_74_4_4_cast"/></StgValue>
</operation>

<operation id="822" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1043" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader.preheader_ifconv:940  %tmp184 = add i2 %tmp_74_4_2_cast, %tmp_74_4_3_cast

]]></node>
<StgValue><ssdm name="tmp184"/></StgValue>
</operation>

<operation id="823" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1044" bw="3" op_0_bw="2">
<![CDATA[
.preheader.preheader_ifconv:941  %tmp779_cast = zext i2 %tmp184 to i3

]]></node>
<StgValue><ssdm name="tmp779_cast"/></StgValue>
</operation>

<operation id="824" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1045" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader.preheader_ifconv:942  %tmp185 = add i2 %tmp_74_3_4_cast, %tmp_74_3_2_cast

]]></node>
<StgValue><ssdm name="tmp185"/></StgValue>
</operation>

<operation id="825" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1046" bw="3" op_0_bw="2">
<![CDATA[
.preheader.preheader_ifconv:943  %tmp780_cast = zext i2 %tmp185 to i3

]]></node>
<StgValue><ssdm name="tmp780_cast"/></StgValue>
</operation>

<operation id="826" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1047" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader.preheader_ifconv:944  %tmp186 = add i3 %tmp780_cast, %tmp779_cast

]]></node>
<StgValue><ssdm name="tmp186"/></StgValue>
</operation>

<operation id="827" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1048" bw="4" op_0_bw="3">
<![CDATA[
.preheader.preheader_ifconv:945  %tmp778_cast = zext i3 %tmp186 to i4

]]></node>
<StgValue><ssdm name="tmp778_cast"/></StgValue>
</operation>

<operation id="828" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1049" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader.preheader_ifconv:946  %tmp187 = add i2 %tmp_74_2_2_cast, %tmp_74_4_4_cast

]]></node>
<StgValue><ssdm name="tmp187"/></StgValue>
</operation>

<operation id="829" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1050" bw="3" op_0_bw="2">
<![CDATA[
.preheader.preheader_ifconv:947  %tmp783_cast = zext i2 %tmp187 to i3

]]></node>
<StgValue><ssdm name="tmp783_cast"/></StgValue>
</operation>

<operation id="830" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1051" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader.preheader_ifconv:948  %tmp188 = add i3 %tmp783_cast, %tmp594_cast

]]></node>
<StgValue><ssdm name="tmp188"/></StgValue>
</operation>

<operation id="831" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1052" bw="4" op_0_bw="3">
<![CDATA[
.preheader.preheader_ifconv:949  %tmp781_cast = zext i3 %tmp188 to i4

]]></node>
<StgValue><ssdm name="tmp781_cast"/></StgValue>
</operation>

<operation id="832" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1053" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader.preheader_ifconv:950  %neighbours_V_8_4_4 = add i4 %tmp781_cast, %tmp778_cast

]]></node>
<StgValue><ssdm name="neighbours_V_8_4_4"/></StgValue>
</operation>

<operation id="833" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1056" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader.preheader_ifconv:953  %sel_tmp132 = icmp eq i4 %neighbours_V_8_4_4, 3

]]></node>
<StgValue><ssdm name="sel_tmp132"/></StgValue>
</operation>

<operation id="834" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1058" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader.preheader_ifconv:955  %sel_tmp134 = icmp eq i4 %neighbours_V_8_4_4, 2

]]></node>
<StgValue><ssdm name="sel_tmp134"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="835" st_id="7" stage="1" lat="1">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="237" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader_ifconv:134  %tmp_V_16 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %input_V_V)

]]></node>
<StgValue><ssdm name="tmp_V_16"/></StgValue>
</operation>

<operation id="836" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="238" bw="1" op_0_bw="32">
<![CDATA[
.preheader.preheader_ifconv:135  %tmp_61 = trunc i32 %tmp_V_16 to i1

]]></node>
<StgValue><ssdm name="tmp_61"/></StgValue>
</operation>

<operation id="837" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="239" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader_ifconv:136  store i1 %tmp_61, i1* @matrix_V_6_0, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="838" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="240" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader.preheader_ifconv:137  %tmp_62 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %tmp_V_16, i32 1)

]]></node>
<StgValue><ssdm name="tmp_62"/></StgValue>
</operation>

<operation id="839" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="241" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader_ifconv:138  store i1 %tmp_62, i1* @matrix_V_6_1, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="840" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="242" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader.preheader_ifconv:139  %tmp_63 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %tmp_V_16, i32 2)

]]></node>
<StgValue><ssdm name="tmp_63"/></StgValue>
</operation>

<operation id="841" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="243" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader_ifconv:140  store i1 %tmp_63, i1* @matrix_V_6_2, align 2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="842" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="244" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader.preheader_ifconv:141  %tmp_64 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %tmp_V_16, i32 3)

]]></node>
<StgValue><ssdm name="tmp_64"/></StgValue>
</operation>

<operation id="843" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="245" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader_ifconv:142  store i1 %tmp_64, i1* @matrix_V_6_3, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="844" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="246" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader.preheader_ifconv:143  %tmp_65 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %tmp_V_16, i32 4)

]]></node>
<StgValue><ssdm name="tmp_65"/></StgValue>
</operation>

<operation id="845" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="247" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader_ifconv:144  store i1 %tmp_65, i1* @matrix_V_6_4, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="846" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="248" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader.preheader_ifconv:145  %tmp_66 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %tmp_V_16, i32 5)

]]></node>
<StgValue><ssdm name="tmp_66"/></StgValue>
</operation>

<operation id="847" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="249" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader_ifconv:146  store i1 %tmp_66, i1* @matrix_V_6_5, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="848" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="250" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader.preheader_ifconv:147  %tmp_67 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %tmp_V_16, i32 6)

]]></node>
<StgValue><ssdm name="tmp_67"/></StgValue>
</operation>

<operation id="849" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="251" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader_ifconv:148  store i1 %tmp_67, i1* @matrix_V_6_6, align 2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="850" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="252" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader.preheader_ifconv:149  %tmp_68 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %tmp_V_16, i32 7)

]]></node>
<StgValue><ssdm name="tmp_68"/></StgValue>
</operation>

<operation id="851" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="253" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader_ifconv:150  store i1 %tmp_68, i1* @matrix_V_6_7, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="852" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="254" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader.preheader_ifconv:151  %tmp_69 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %tmp_V_16, i32 8)

]]></node>
<StgValue><ssdm name="tmp_69"/></StgValue>
</operation>

<operation id="853" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="255" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader_ifconv:152  store i1 %tmp_69, i1* @matrix_V_6_8, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="854" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="256" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader.preheader_ifconv:153  %tmp_70 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %tmp_V_16, i32 9)

]]></node>
<StgValue><ssdm name="tmp_70"/></StgValue>
</operation>

<operation id="855" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="257" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader_ifconv:154  store i1 %tmp_70, i1* @matrix_V_6_9, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="856" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="92">
<or_exp><and_exp><literal name="sel_tmp113" val="1"/>
</and_exp></or_exp>
</condition>

<node id="938" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
.preheader.preheader_ifconv:835  %value_V_3_7 = call i32 @_ssdm_op_BitSet.i32.i32.i32.i1(i32 %p_0926_1_3_6, i32 7, i1 %tmp_38)

]]></node>
<StgValue><ssdm name="value_V_3_7"/></StgValue>
</operation>

<operation id="857" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="94">
<or_exp><and_exp><literal name="sel_tmp111" val="1"/>
<literal name="sel_tmp113" val="0"/>
</and_exp></or_exp>
</condition>

<node id="939" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader_ifconv:836  %value_V_1_3_7 = or i32 %p_0926_1_3_6, 128

]]></node>
<StgValue><ssdm name="value_V_1_3_7"/></StgValue>
</operation>

<operation id="858" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="93">
<or_exp><and_exp><literal name="sel_tmp113" val="0"/>
</and_exp></or_exp>
</condition>

<node id="941" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader.preheader_ifconv:838  %sel_tmp112 = select i1 %sel_tmp111, i32 %value_V_1_3_7, i32 %p_0926_1_3_6

]]></node>
<StgValue><ssdm name="sel_tmp112"/></StgValue>
</operation>

<operation id="859" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="943" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader.preheader_ifconv:840  %p_0926_1_3_7 = select i1 %sel_tmp113, i32 %value_V_3_7, i32 %sel_tmp112

]]></node>
<StgValue><ssdm name="p_0926_1_3_7"/></StgValue>
</operation>

<operation id="860" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="944" bw="2" op_0_bw="1">
<![CDATA[
.preheader.preheader_ifconv:841  %tmp_74_3_8_cast = zext i1 %tmp_50 to i2

]]></node>
<StgValue><ssdm name="tmp_74_3_8_cast"/></StgValue>
</operation>

<operation id="861" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="945" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader.preheader_ifconv:842  %tmp159 = add i2 %tmp_74_3_6_cast, %tmp_74_3_7_cast

]]></node>
<StgValue><ssdm name="tmp159"/></StgValue>
</operation>

<operation id="862" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="946" bw="3" op_0_bw="2">
<![CDATA[
.preheader.preheader_ifconv:843  %tmp725_cast = zext i2 %tmp159 to i3

]]></node>
<StgValue><ssdm name="tmp725_cast"/></StgValue>
</operation>

<operation id="863" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="947" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader.preheader_ifconv:844  %tmp160 = add i2 %tmp_74_2_8_cast, %tmp_74_2_6_cast

]]></node>
<StgValue><ssdm name="tmp160"/></StgValue>
</operation>

<operation id="864" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="948" bw="3" op_0_bw="2">
<![CDATA[
.preheader.preheader_ifconv:845  %tmp726_cast = zext i2 %tmp160 to i3

]]></node>
<StgValue><ssdm name="tmp726_cast"/></StgValue>
</operation>

<operation id="865" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="949" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader.preheader_ifconv:846  %tmp161 = add i3 %tmp726_cast, %tmp725_cast

]]></node>
<StgValue><ssdm name="tmp161"/></StgValue>
</operation>

<operation id="866" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="950" bw="4" op_0_bw="3">
<![CDATA[
.preheader.preheader_ifconv:847  %tmp724_cast = zext i3 %tmp161 to i4

]]></node>
<StgValue><ssdm name="tmp724_cast"/></StgValue>
</operation>

<operation id="867" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="951" bw="3" op_0_bw="2">
<![CDATA[
.preheader.preheader_ifconv:848  %tmp728_cast = zext i2 %tmp74 to i3

]]></node>
<StgValue><ssdm name="tmp728_cast"/></StgValue>
</operation>

<operation id="868" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="952" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader.preheader_ifconv:849  %tmp162 = add i2 %tmp_74_1_6_cast, %tmp_74_3_8_cast

]]></node>
<StgValue><ssdm name="tmp162"/></StgValue>
</operation>

<operation id="869" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="953" bw="3" op_0_bw="2">
<![CDATA[
.preheader.preheader_ifconv:850  %tmp729_cast = zext i2 %tmp162 to i3

]]></node>
<StgValue><ssdm name="tmp729_cast"/></StgValue>
</operation>

<operation id="870" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="954" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader.preheader_ifconv:851  %tmp163 = add i3 %tmp729_cast, %tmp728_cast

]]></node>
<StgValue><ssdm name="tmp163"/></StgValue>
</operation>

<operation id="871" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="955" bw="4" op_0_bw="3">
<![CDATA[
.preheader.preheader_ifconv:852  %tmp727_cast = zext i3 %tmp163 to i4

]]></node>
<StgValue><ssdm name="tmp727_cast"/></StgValue>
</operation>

<operation id="872" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="956" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader.preheader_ifconv:853  %neighbours_V_8_3_8 = add i4 %tmp727_cast, %tmp724_cast

]]></node>
<StgValue><ssdm name="neighbours_V_8_3_8"/></StgValue>
</operation>

<operation id="873" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="957" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
.preheader.preheader_ifconv:854  %value_V_3_8 = call i32 @_ssdm_op_BitSet.i32.i32.i32.i1(i32 %p_0926_1_3_7, i32 8, i1 %tmp_39)

]]></node>
<StgValue><ssdm name="value_V_3_8"/></StgValue>
</operation>

<operation id="874" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="958" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader_ifconv:855  %value_V_1_3_8 = or i32 %p_0926_1_3_7, 256

]]></node>
<StgValue><ssdm name="value_V_1_3_8"/></StgValue>
</operation>

<operation id="875" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="959" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader.preheader_ifconv:856  %sel_tmp114 = icmp eq i4 %neighbours_V_8_3_8, 3

]]></node>
<StgValue><ssdm name="sel_tmp114"/></StgValue>
</operation>

<operation id="876" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="960" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader.preheader_ifconv:857  %sel_tmp115 = select i1 %sel_tmp114, i32 %value_V_1_3_8, i32 %p_0926_1_3_7

]]></node>
<StgValue><ssdm name="sel_tmp115"/></StgValue>
</operation>

<operation id="877" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="961" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader.preheader_ifconv:858  %sel_tmp116 = icmp eq i4 %neighbours_V_8_3_8, 2

]]></node>
<StgValue><ssdm name="sel_tmp116"/></StgValue>
</operation>

<operation id="878" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="962" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader.preheader_ifconv:859  %p_0926_1_3_8 = select i1 %sel_tmp116, i32 %value_V_3_8, i32 %sel_tmp115

]]></node>
<StgValue><ssdm name="p_0926_1_3_8"/></StgValue>
</operation>

<operation id="879" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="963" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader.preheader_ifconv:860  %tmp164 = add i2 %tmp_74_1_7_cast, %tmp_74_2_7_cast

]]></node>
<StgValue><ssdm name="tmp164"/></StgValue>
</operation>

<operation id="880" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="964" bw="3" op_0_bw="2">
<![CDATA[
.preheader.preheader_ifconv:861  %tmp732_cast = zext i2 %tmp164 to i3

]]></node>
<StgValue><ssdm name="tmp732_cast"/></StgValue>
</operation>

<operation id="881" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="965" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader.preheader_ifconv:862  %tmp165 = add i2 %tmp_74_3_8_cast, %tmp_74_3_7_cast

]]></node>
<StgValue><ssdm name="tmp165"/></StgValue>
</operation>

<operation id="882" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="966" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader.preheader_ifconv:863  %tmp166 = add i2 %tmp165, %tmp_74_1_8_cast

]]></node>
<StgValue><ssdm name="tmp166"/></StgValue>
</operation>

<operation id="883" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="967" bw="3" op_0_bw="2">
<![CDATA[
.preheader.preheader_ifconv:864  %tmp733_cast = zext i2 %tmp166 to i3

]]></node>
<StgValue><ssdm name="tmp733_cast"/></StgValue>
</operation>

<operation id="884" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="968" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader.preheader_ifconv:865  %neighbours_V_7_3_9 = add i3 %tmp733_cast, %tmp732_cast

]]></node>
<StgValue><ssdm name="neighbours_V_7_3_9"/></StgValue>
</operation>

<operation id="885" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="969" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
.preheader.preheader_ifconv:866  %value_V_3_9 = call i32 @_ssdm_op_BitSet.i32.i32.i32.i1(i32 %p_0926_1_3_8, i32 9, i1 %tmp_40)

]]></node>
<StgValue><ssdm name="value_V_3_9"/></StgValue>
</operation>

<operation id="886" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="970" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader_ifconv:867  %value_V_1_3_9 = or i32 %p_0926_1_3_8, 512

]]></node>
<StgValue><ssdm name="value_V_1_3_9"/></StgValue>
</operation>

<operation id="887" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="971" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader.preheader_ifconv:868  %sel_tmp117 = icmp eq i3 %neighbours_V_7_3_9, 3

]]></node>
<StgValue><ssdm name="sel_tmp117"/></StgValue>
</operation>

<operation id="888" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="972" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader.preheader_ifconv:869  %sel_tmp118 = select i1 %sel_tmp117, i32 %value_V_1_3_9, i32 %p_0926_1_3_8

]]></node>
<StgValue><ssdm name="sel_tmp118"/></StgValue>
</operation>

<operation id="889" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="973" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader.preheader_ifconv:870  %sel_tmp119 = icmp eq i3 %neighbours_V_7_3_9, 2

]]></node>
<StgValue><ssdm name="sel_tmp119"/></StgValue>
</operation>

<operation id="890" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="974" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader.preheader_ifconv:871  %tmp_V_5 = select i1 %sel_tmp119, i32 %value_V_3_9, i32 %sel_tmp118

]]></node>
<StgValue><ssdm name="tmp_V_5"/></StgValue>
</operation>

<operation id="891" st_id="7" stage="1" lat="1">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="975" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader.preheader_ifconv:872  call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %output_V_V, i32 %tmp_V_5)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="892" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="99">
<or_exp><and_exp><literal name="sel_tmp131" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1036" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
.preheader.preheader_ifconv:933  %value_V_4_3 = call i32 @_ssdm_op_BitSet.i32.i32.i32.i1(i32 %p_0926_1_4_2, i32 3, i1 %tmp_44)

]]></node>
<StgValue><ssdm name="value_V_4_3"/></StgValue>
</operation>

<operation id="893" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="101">
<or_exp><and_exp><literal name="sel_tmp129" val="1"/>
<literal name="sel_tmp131" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1037" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader_ifconv:934  %value_V_1_4_3 = or i32 %p_0926_1_4_2, 8

]]></node>
<StgValue><ssdm name="value_V_1_4_3"/></StgValue>
</operation>

<operation id="894" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="100">
<or_exp><and_exp><literal name="sel_tmp131" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1039" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader.preheader_ifconv:936  %sel_tmp130 = select i1 %sel_tmp129, i32 %value_V_1_4_3, i32 %p_0926_1_4_2

]]></node>
<StgValue><ssdm name="sel_tmp130"/></StgValue>
</operation>

<operation id="895" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1041" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader.preheader_ifconv:938  %p_0926_1_4_3 = select i1 %sel_tmp131, i32 %value_V_4_3, i32 %sel_tmp130

]]></node>
<StgValue><ssdm name="p_0926_1_4_3"/></StgValue>
</operation>

<operation id="896" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="106">
<or_exp><and_exp><literal name="sel_tmp134" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1054" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
.preheader.preheader_ifconv:951  %value_V_4_4 = call i32 @_ssdm_op_BitSet.i32.i32.i32.i1(i32 %p_0926_1_4_3, i32 4, i1 %tmp_45)

]]></node>
<StgValue><ssdm name="value_V_4_4"/></StgValue>
</operation>

<operation id="897" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="108">
<or_exp><and_exp><literal name="sel_tmp132" val="1"/>
<literal name="sel_tmp134" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1055" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader_ifconv:952  %value_V_1_4_4 = or i32 %p_0926_1_4_3, 16

]]></node>
<StgValue><ssdm name="value_V_1_4_4"/></StgValue>
</operation>

<operation id="898" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="107">
<or_exp><and_exp><literal name="sel_tmp134" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1057" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader.preheader_ifconv:954  %sel_tmp133 = select i1 %sel_tmp132, i32 %value_V_1_4_4, i32 %p_0926_1_4_3

]]></node>
<StgValue><ssdm name="sel_tmp133"/></StgValue>
</operation>

<operation id="899" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1059" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader.preheader_ifconv:956  %p_0926_1_4_4 = select i1 %sel_tmp134, i32 %value_V_4_4, i32 %sel_tmp133

]]></node>
<StgValue><ssdm name="p_0926_1_4_4"/></StgValue>
</operation>

<operation id="900" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1060" bw="2" op_0_bw="1">
<![CDATA[
.preheader.preheader_ifconv:957  %tmp_74_4_5_cast = zext i1 %tmp_57 to i2

]]></node>
<StgValue><ssdm name="tmp_74_4_5_cast"/></StgValue>
</operation>

<operation id="901" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1061" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader.preheader_ifconv:958  %tmp189 = add i2 %tmp_74_4_3_cast, %tmp_74_4_4_cast

]]></node>
<StgValue><ssdm name="tmp189"/></StgValue>
</operation>

<operation id="902" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1062" bw="3" op_0_bw="2">
<![CDATA[
.preheader.preheader_ifconv:959  %tmp790_cast = zext i2 %tmp189 to i3

]]></node>
<StgValue><ssdm name="tmp790_cast"/></StgValue>
</operation>

<operation id="903" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1063" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader.preheader_ifconv:960  %tmp190 = add i2 %tmp_74_3_5_cast, %tmp_74_3_3_cast

]]></node>
<StgValue><ssdm name="tmp190"/></StgValue>
</operation>

<operation id="904" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1064" bw="3" op_0_bw="2">
<![CDATA[
.preheader.preheader_ifconv:961  %tmp791_cast = zext i2 %tmp190 to i3

]]></node>
<StgValue><ssdm name="tmp791_cast"/></StgValue>
</operation>

<operation id="905" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1065" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader.preheader_ifconv:962  %tmp191 = add i3 %tmp791_cast, %tmp790_cast

]]></node>
<StgValue><ssdm name="tmp191"/></StgValue>
</operation>

<operation id="906" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1066" bw="4" op_0_bw="3">
<![CDATA[
.preheader.preheader_ifconv:963  %tmp789_cast = zext i3 %tmp191 to i4

]]></node>
<StgValue><ssdm name="tmp789_cast"/></StgValue>
</operation>

<operation id="907" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1067" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader.preheader_ifconv:964  %tmp192 = add i2 %tmp_74_2_3_cast, %tmp_74_4_5_cast

]]></node>
<StgValue><ssdm name="tmp192"/></StgValue>
</operation>

<operation id="908" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1068" bw="3" op_0_bw="2">
<![CDATA[
.preheader.preheader_ifconv:965  %tmp794_cast = zext i2 %tmp192 to i3

]]></node>
<StgValue><ssdm name="tmp794_cast"/></StgValue>
</operation>

<operation id="909" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1069" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader.preheader_ifconv:966  %tmp193 = add i3 %tmp794_cast, %tmp605_cast

]]></node>
<StgValue><ssdm name="tmp193"/></StgValue>
</operation>

<operation id="910" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1070" bw="4" op_0_bw="3">
<![CDATA[
.preheader.preheader_ifconv:967  %tmp792_cast = zext i3 %tmp193 to i4

]]></node>
<StgValue><ssdm name="tmp792_cast"/></StgValue>
</operation>

<operation id="911" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1071" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader.preheader_ifconv:968  %neighbours_V_8_4_5 = add i4 %tmp792_cast, %tmp789_cast

]]></node>
<StgValue><ssdm name="neighbours_V_8_4_5"/></StgValue>
</operation>

<operation id="912" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1072" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
.preheader.preheader_ifconv:969  %value_V_4_5 = call i32 @_ssdm_op_BitSet.i32.i32.i32.i1(i32 %p_0926_1_4_4, i32 5, i1 %tmp_46)

]]></node>
<StgValue><ssdm name="value_V_4_5"/></StgValue>
</operation>

<operation id="913" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1073" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader_ifconv:970  %value_V_1_4_5 = or i32 %p_0926_1_4_4, 32

]]></node>
<StgValue><ssdm name="value_V_1_4_5"/></StgValue>
</operation>

<operation id="914" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1074" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader.preheader_ifconv:971  %sel_tmp135 = icmp eq i4 %neighbours_V_8_4_5, 3

]]></node>
<StgValue><ssdm name="sel_tmp135"/></StgValue>
</operation>

<operation id="915" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1075" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader.preheader_ifconv:972  %sel_tmp136 = select i1 %sel_tmp135, i32 %value_V_1_4_5, i32 %p_0926_1_4_4

]]></node>
<StgValue><ssdm name="sel_tmp136"/></StgValue>
</operation>

<operation id="916" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1076" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader.preheader_ifconv:973  %sel_tmp137 = icmp eq i4 %neighbours_V_8_4_5, 2

]]></node>
<StgValue><ssdm name="sel_tmp137"/></StgValue>
</operation>

<operation id="917" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1077" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader.preheader_ifconv:974  %p_0926_1_4_5 = select i1 %sel_tmp137, i32 %value_V_4_5, i32 %sel_tmp136

]]></node>
<StgValue><ssdm name="p_0926_1_4_5"/></StgValue>
</operation>

<operation id="918" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1078" bw="2" op_0_bw="1">
<![CDATA[
.preheader.preheader_ifconv:975  %tmp_74_4_6_cast = zext i1 %tmp_58 to i2

]]></node>
<StgValue><ssdm name="tmp_74_4_6_cast"/></StgValue>
</operation>

<operation id="919" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1079" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader.preheader_ifconv:976  %tmp194 = add i2 %tmp_74_4_4_cast, %tmp_74_4_5_cast

]]></node>
<StgValue><ssdm name="tmp194"/></StgValue>
</operation>

<operation id="920" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1080" bw="3" op_0_bw="2">
<![CDATA[
.preheader.preheader_ifconv:977  %tmp801_cast = zext i2 %tmp194 to i3

]]></node>
<StgValue><ssdm name="tmp801_cast"/></StgValue>
</operation>

<operation id="921" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1081" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader.preheader_ifconv:978  %tmp195 = add i2 %tmp_74_3_6_cast, %tmp_74_3_4_cast

]]></node>
<StgValue><ssdm name="tmp195"/></StgValue>
</operation>

<operation id="922" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1082" bw="3" op_0_bw="2">
<![CDATA[
.preheader.preheader_ifconv:979  %tmp802_cast = zext i2 %tmp195 to i3

]]></node>
<StgValue><ssdm name="tmp802_cast"/></StgValue>
</operation>

<operation id="923" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1083" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader.preheader_ifconv:980  %tmp196 = add i3 %tmp802_cast, %tmp801_cast

]]></node>
<StgValue><ssdm name="tmp196"/></StgValue>
</operation>

<operation id="924" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1084" bw="4" op_0_bw="3">
<![CDATA[
.preheader.preheader_ifconv:981  %tmp800_cast = zext i3 %tmp196 to i4

]]></node>
<StgValue><ssdm name="tmp800_cast"/></StgValue>
</operation>

<operation id="925" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1085" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader.preheader_ifconv:982  %tmp197 = add i2 %tmp_74_2_4_cast, %tmp_74_4_6_cast

]]></node>
<StgValue><ssdm name="tmp197"/></StgValue>
</operation>

<operation id="926" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1086" bw="3" op_0_bw="2">
<![CDATA[
.preheader.preheader_ifconv:983  %tmp805_cast = zext i2 %tmp197 to i3

]]></node>
<StgValue><ssdm name="tmp805_cast"/></StgValue>
</operation>

<operation id="927" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1087" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader.preheader_ifconv:984  %tmp198 = add i3 %tmp805_cast, %tmp616_cast

]]></node>
<StgValue><ssdm name="tmp198"/></StgValue>
</operation>

<operation id="928" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1088" bw="4" op_0_bw="3">
<![CDATA[
.preheader.preheader_ifconv:985  %tmp803_cast = zext i3 %tmp198 to i4

]]></node>
<StgValue><ssdm name="tmp803_cast"/></StgValue>
</operation>

<operation id="929" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1089" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader.preheader_ifconv:986  %neighbours_V_8_4_6 = add i4 %tmp803_cast, %tmp800_cast

]]></node>
<StgValue><ssdm name="neighbours_V_8_4_6"/></StgValue>
</operation>

<operation id="930" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1090" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
.preheader.preheader_ifconv:987  %value_V_4_6 = call i32 @_ssdm_op_BitSet.i32.i32.i32.i1(i32 %p_0926_1_4_5, i32 6, i1 %tmp_47)

]]></node>
<StgValue><ssdm name="value_V_4_6"/></StgValue>
</operation>

<operation id="931" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1091" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader_ifconv:988  %value_V_1_4_6 = or i32 %p_0926_1_4_5, 64

]]></node>
<StgValue><ssdm name="value_V_1_4_6"/></StgValue>
</operation>

<operation id="932" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1092" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader.preheader_ifconv:989  %sel_tmp138 = icmp eq i4 %neighbours_V_8_4_6, 3

]]></node>
<StgValue><ssdm name="sel_tmp138"/></StgValue>
</operation>

<operation id="933" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1093" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader.preheader_ifconv:990  %sel_tmp139 = select i1 %sel_tmp138, i32 %value_V_1_4_6, i32 %p_0926_1_4_5

]]></node>
<StgValue><ssdm name="sel_tmp139"/></StgValue>
</operation>

<operation id="934" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1094" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader.preheader_ifconv:991  %sel_tmp140 = icmp eq i4 %neighbours_V_8_4_6, 2

]]></node>
<StgValue><ssdm name="sel_tmp140"/></StgValue>
</operation>

<operation id="935" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1095" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader.preheader_ifconv:992  %p_0926_1_4_6 = select i1 %sel_tmp140, i32 %value_V_4_6, i32 %sel_tmp139

]]></node>
<StgValue><ssdm name="p_0926_1_4_6"/></StgValue>
</operation>

<operation id="936" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1096" bw="2" op_0_bw="1">
<![CDATA[
.preheader.preheader_ifconv:993  %tmp_74_4_7_cast = zext i1 %tmp_59 to i2

]]></node>
<StgValue><ssdm name="tmp_74_4_7_cast"/></StgValue>
</operation>

<operation id="937" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1097" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader.preheader_ifconv:994  %tmp199 = add i2 %tmp_74_4_5_cast, %tmp_74_4_6_cast

]]></node>
<StgValue><ssdm name="tmp199"/></StgValue>
</operation>

<operation id="938" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1098" bw="3" op_0_bw="2">
<![CDATA[
.preheader.preheader_ifconv:995  %tmp812_cast = zext i2 %tmp199 to i3

]]></node>
<StgValue><ssdm name="tmp812_cast"/></StgValue>
</operation>

<operation id="939" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1099" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader.preheader_ifconv:996  %tmp200 = add i2 %tmp_74_3_7_cast, %tmp_74_3_5_cast

]]></node>
<StgValue><ssdm name="tmp200"/></StgValue>
</operation>

<operation id="940" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1100" bw="3" op_0_bw="2">
<![CDATA[
.preheader.preheader_ifconv:997  %tmp813_cast = zext i2 %tmp200 to i3

]]></node>
<StgValue><ssdm name="tmp813_cast"/></StgValue>
</operation>

<operation id="941" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1101" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader.preheader_ifconv:998  %tmp201 = add i3 %tmp813_cast, %tmp812_cast

]]></node>
<StgValue><ssdm name="tmp201"/></StgValue>
</operation>

<operation id="942" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1102" bw="4" op_0_bw="3">
<![CDATA[
.preheader.preheader_ifconv:999  %tmp811_cast = zext i3 %tmp201 to i4

]]></node>
<StgValue><ssdm name="tmp811_cast"/></StgValue>
</operation>

<operation id="943" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1103" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader.preheader_ifconv:1000  %tmp202 = add i2 %tmp_74_2_5_cast, %tmp_74_4_7_cast

]]></node>
<StgValue><ssdm name="tmp202"/></StgValue>
</operation>

<operation id="944" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1104" bw="3" op_0_bw="2">
<![CDATA[
.preheader.preheader_ifconv:1001  %tmp816_cast = zext i2 %tmp202 to i3

]]></node>
<StgValue><ssdm name="tmp816_cast"/></StgValue>
</operation>

<operation id="945" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1105" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader.preheader_ifconv:1002  %tmp203 = add i3 %tmp816_cast, %tmp627_cast

]]></node>
<StgValue><ssdm name="tmp203"/></StgValue>
</operation>

<operation id="946" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1106" bw="4" op_0_bw="3">
<![CDATA[
.preheader.preheader_ifconv:1003  %tmp814_cast = zext i3 %tmp203 to i4

]]></node>
<StgValue><ssdm name="tmp814_cast"/></StgValue>
</operation>

<operation id="947" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1107" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader.preheader_ifconv:1004  %neighbours_V_8_4_7 = add i4 %tmp814_cast, %tmp811_cast

]]></node>
<StgValue><ssdm name="neighbours_V_8_4_7"/></StgValue>
</operation>

<operation id="948" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1110" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader.preheader_ifconv:1007  %sel_tmp141 = icmp eq i4 %neighbours_V_8_4_7, 3

]]></node>
<StgValue><ssdm name="sel_tmp141"/></StgValue>
</operation>

<operation id="949" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1112" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader.preheader_ifconv:1009  %sel_tmp143 = icmp eq i4 %neighbours_V_8_4_7, 2

]]></node>
<StgValue><ssdm name="sel_tmp143"/></StgValue>
</operation>

<operation id="950" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1146" bw="2" op_0_bw="1">
<![CDATA[
.preheader.preheader_ifconv:1043  %tmp_49_5_cast = zext i1 %tmp_61 to i2

]]></node>
<StgValue><ssdm name="tmp_49_5_cast"/></StgValue>
</operation>

<operation id="951" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1147" bw="2" op_0_bw="1">
<![CDATA[
.preheader.preheader_ifconv:1044  %tmp_52_5_cast = zext i1 %tmp_62 to i2

]]></node>
<StgValue><ssdm name="tmp_52_5_cast"/></StgValue>
</operation>

<operation id="952" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1148" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader.preheader_ifconv:1045  %tmp212 = add i2 %tmp_52_3_cast, %tmp_52_4_cast

]]></node>
<StgValue><ssdm name="tmp212"/></StgValue>
</operation>

<operation id="953" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1149" bw="3" op_0_bw="2">
<![CDATA[
.preheader.preheader_ifconv:1046  %tmp835_cast = zext i2 %tmp212 to i3

]]></node>
<StgValue><ssdm name="tmp835_cast"/></StgValue>
</operation>

<operation id="954" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1150" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader.preheader_ifconv:1047  %tmp213 = add i2 %tmp_49_5_cast, %tmp_52_5_cast

]]></node>
<StgValue><ssdm name="tmp213"/></StgValue>
</operation>

<operation id="955" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1151" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader.preheader_ifconv:1048  %tmp214 = add i2 %tmp213, %tmp_49_3_cast

]]></node>
<StgValue><ssdm name="tmp214"/></StgValue>
</operation>

<operation id="956" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1152" bw="3" op_0_bw="2">
<![CDATA[
.preheader.preheader_ifconv:1049  %tmp836_cast = zext i2 %tmp214 to i3

]]></node>
<StgValue><ssdm name="tmp836_cast"/></StgValue>
</operation>

<operation id="957" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1153" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader.preheader_ifconv:1050  %neighbours_V_6_5 = add i3 %tmp836_cast, %tmp835_cast

]]></node>
<StgValue><ssdm name="neighbours_V_6_5"/></StgValue>
</operation>

<operation id="958" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1154" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
.preheader.preheader_ifconv:1051  %value_V_5 = call i32 @_ssdm_op_BitSet.i32.i32.i32.i1(i32 0, i32 0, i1 %tmp_51)

]]></node>
<StgValue><ssdm name="value_V_5"/></StgValue>
</operation>

<operation id="959" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1155" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader.preheader_ifconv:1052  %sel_tmp150 = icmp eq i3 %neighbours_V_6_5, 3

]]></node>
<StgValue><ssdm name="sel_tmp150"/></StgValue>
</operation>

<operation id="960" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1156" bw="32" op_0_bw="1">
<![CDATA[
.preheader.preheader_ifconv:1053  %sel_tmp151 = zext i1 %sel_tmp150 to i32

]]></node>
<StgValue><ssdm name="sel_tmp151"/></StgValue>
</operation>

<operation id="961" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1157" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader.preheader_ifconv:1054  %sel_tmp152 = icmp eq i3 %neighbours_V_6_5, 2

]]></node>
<StgValue><ssdm name="sel_tmp152"/></StgValue>
</operation>

<operation id="962" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1158" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader.preheader_ifconv:1055  %p_0926_1_5 = select i1 %sel_tmp152, i32 %value_V_5, i32 %sel_tmp151

]]></node>
<StgValue><ssdm name="p_0926_1_5"/></StgValue>
</operation>

<operation id="963" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1159" bw="2" op_0_bw="1">
<![CDATA[
.preheader.preheader_ifconv:1056  %tmp_74_5_1_cast = zext i1 %tmp_63 to i2

]]></node>
<StgValue><ssdm name="tmp_74_5_1_cast"/></StgValue>
</operation>

<operation id="964" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1160" bw="3" op_0_bw="2">
<![CDATA[
.preheader.preheader_ifconv:1057  %tmp844_cast = zext i2 %tmp213 to i3

]]></node>
<StgValue><ssdm name="tmp844_cast"/></StgValue>
</operation>

<operation id="965" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1161" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader.preheader_ifconv:1058  %tmp215 = add i2 %tmp_74_4_1_cast, %tmp_49_4_cast

]]></node>
<StgValue><ssdm name="tmp215"/></StgValue>
</operation>

<operation id="966" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1162" bw="3" op_0_bw="2">
<![CDATA[
.preheader.preheader_ifconv:1059  %tmp845_cast = zext i2 %tmp215 to i3

]]></node>
<StgValue><ssdm name="tmp845_cast"/></StgValue>
</operation>

<operation id="967" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1163" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader.preheader_ifconv:1060  %tmp216 = add i3 %tmp845_cast, %tmp844_cast

]]></node>
<StgValue><ssdm name="tmp216"/></StgValue>
</operation>

<operation id="968" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1164" bw="4" op_0_bw="3">
<![CDATA[
.preheader.preheader_ifconv:1061  %tmp843_cast = zext i3 %tmp216 to i4

]]></node>
<StgValue><ssdm name="tmp843_cast"/></StgValue>
</operation>

<operation id="969" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1165" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader.preheader_ifconv:1062  %tmp217 = add i2 %tmp_49_3_cast, %tmp_74_5_1_cast

]]></node>
<StgValue><ssdm name="tmp217"/></StgValue>
</operation>

<operation id="970" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1166" bw="3" op_0_bw="2">
<![CDATA[
.preheader.preheader_ifconv:1063  %tmp848_cast = zext i2 %tmp217 to i3

]]></node>
<StgValue><ssdm name="tmp848_cast"/></StgValue>
</operation>

<operation id="971" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1167" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader.preheader_ifconv:1064  %tmp218 = add i3 %tmp848_cast, %tmp659_cast

]]></node>
<StgValue><ssdm name="tmp218"/></StgValue>
</operation>

<operation id="972" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1168" bw="4" op_0_bw="3">
<![CDATA[
.preheader.preheader_ifconv:1065  %tmp846_cast = zext i3 %tmp218 to i4

]]></node>
<StgValue><ssdm name="tmp846_cast"/></StgValue>
</operation>

<operation id="973" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1169" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader.preheader_ifconv:1066  %neighbours_V_8_5_1 = add i4 %tmp846_cast, %tmp843_cast

]]></node>
<StgValue><ssdm name="neighbours_V_8_5_1"/></StgValue>
</operation>

<operation id="974" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1170" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
.preheader.preheader_ifconv:1067  %value_V_5_1 = call i32 @_ssdm_op_BitSet.i32.i32.i32.i1(i32 %p_0926_1_5, i32 1, i1 %tmp_52)

]]></node>
<StgValue><ssdm name="value_V_5_1"/></StgValue>
</operation>

<operation id="975" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1171" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader_ifconv:1068  %value_V_1_5_1 = or i32 %p_0926_1_5, 2

]]></node>
<StgValue><ssdm name="value_V_1_5_1"/></StgValue>
</operation>

<operation id="976" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1172" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader.preheader_ifconv:1069  %sel_tmp153 = icmp eq i4 %neighbours_V_8_5_1, 3

]]></node>
<StgValue><ssdm name="sel_tmp153"/></StgValue>
</operation>

<operation id="977" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1173" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader.preheader_ifconv:1070  %sel_tmp154 = select i1 %sel_tmp153, i32 %value_V_1_5_1, i32 %p_0926_1_5

]]></node>
<StgValue><ssdm name="sel_tmp154"/></StgValue>
</operation>

<operation id="978" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1174" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader.preheader_ifconv:1071  %sel_tmp155 = icmp eq i4 %neighbours_V_8_5_1, 2

]]></node>
<StgValue><ssdm name="sel_tmp155"/></StgValue>
</operation>

<operation id="979" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1175" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader.preheader_ifconv:1072  %p_0926_1_5_1 = select i1 %sel_tmp155, i32 %value_V_5_1, i32 %sel_tmp154

]]></node>
<StgValue><ssdm name="p_0926_1_5_1"/></StgValue>
</operation>

<operation id="980" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1176" bw="2" op_0_bw="1">
<![CDATA[
.preheader.preheader_ifconv:1073  %tmp_74_5_2_cast = zext i1 %tmp_64 to i2

]]></node>
<StgValue><ssdm name="tmp_74_5_2_cast"/></StgValue>
</operation>

<operation id="981" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1177" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader.preheader_ifconv:1074  %tmp219 = add i2 %tmp_52_5_cast, %tmp_74_5_1_cast

]]></node>
<StgValue><ssdm name="tmp219"/></StgValue>
</operation>

<operation id="982" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1178" bw="3" op_0_bw="2">
<![CDATA[
.preheader.preheader_ifconv:1075  %tmp855_cast = zext i2 %tmp219 to i3

]]></node>
<StgValue><ssdm name="tmp855_cast"/></StgValue>
</operation>

<operation id="983" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1179" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader.preheader_ifconv:1076  %tmp220 = add i2 %tmp_74_4_2_cast, %tmp_52_4_cast

]]></node>
<StgValue><ssdm name="tmp220"/></StgValue>
</operation>

<operation id="984" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1180" bw="3" op_0_bw="2">
<![CDATA[
.preheader.preheader_ifconv:1077  %tmp856_cast = zext i2 %tmp220 to i3

]]></node>
<StgValue><ssdm name="tmp856_cast"/></StgValue>
</operation>

<operation id="985" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1181" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader.preheader_ifconv:1078  %tmp221 = add i3 %tmp856_cast, %tmp855_cast

]]></node>
<StgValue><ssdm name="tmp221"/></StgValue>
</operation>

<operation id="986" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1182" bw="4" op_0_bw="3">
<![CDATA[
.preheader.preheader_ifconv:1079  %tmp854_cast = zext i3 %tmp221 to i4

]]></node>
<StgValue><ssdm name="tmp854_cast"/></StgValue>
</operation>

<operation id="987" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1183" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader.preheader_ifconv:1080  %tmp222 = add i2 %tmp_52_3_cast, %tmp_74_5_2_cast

]]></node>
<StgValue><ssdm name="tmp222"/></StgValue>
</operation>

<operation id="988" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1184" bw="3" op_0_bw="2">
<![CDATA[
.preheader.preheader_ifconv:1081  %tmp859_cast = zext i2 %tmp222 to i3

]]></node>
<StgValue><ssdm name="tmp859_cast"/></StgValue>
</operation>

<operation id="989" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1185" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader.preheader_ifconv:1082  %tmp223 = add i3 %tmp859_cast, %tmp670_cast

]]></node>
<StgValue><ssdm name="tmp223"/></StgValue>
</operation>

<operation id="990" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1186" bw="4" op_0_bw="3">
<![CDATA[
.preheader.preheader_ifconv:1083  %tmp857_cast = zext i3 %tmp223 to i4

]]></node>
<StgValue><ssdm name="tmp857_cast"/></StgValue>
</operation>

<operation id="991" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1187" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader.preheader_ifconv:1084  %neighbours_V_8_5_2 = add i4 %tmp857_cast, %tmp854_cast

]]></node>
<StgValue><ssdm name="neighbours_V_8_5_2"/></StgValue>
</operation>

<operation id="992" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1188" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
.preheader.preheader_ifconv:1085  %value_V_5_2 = call i32 @_ssdm_op_BitSet.i32.i32.i32.i1(i32 %p_0926_1_5_1, i32 2, i1 %tmp_53)

]]></node>
<StgValue><ssdm name="value_V_5_2"/></StgValue>
</operation>

<operation id="993" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1189" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader_ifconv:1086  %value_V_1_5_2 = or i32 %p_0926_1_5_1, 4

]]></node>
<StgValue><ssdm name="value_V_1_5_2"/></StgValue>
</operation>

<operation id="994" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1190" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader.preheader_ifconv:1087  %sel_tmp156 = icmp eq i4 %neighbours_V_8_5_2, 3

]]></node>
<StgValue><ssdm name="sel_tmp156"/></StgValue>
</operation>

<operation id="995" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1191" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader.preheader_ifconv:1088  %sel_tmp157 = select i1 %sel_tmp156, i32 %value_V_1_5_2, i32 %p_0926_1_5_1

]]></node>
<StgValue><ssdm name="sel_tmp157"/></StgValue>
</operation>

<operation id="996" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1192" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader.preheader_ifconv:1089  %sel_tmp158 = icmp eq i4 %neighbours_V_8_5_2, 2

]]></node>
<StgValue><ssdm name="sel_tmp158"/></StgValue>
</operation>

<operation id="997" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1193" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader.preheader_ifconv:1090  %p_0926_1_5_2 = select i1 %sel_tmp158, i32 %value_V_5_2, i32 %sel_tmp157

]]></node>
<StgValue><ssdm name="p_0926_1_5_2"/></StgValue>
</operation>

<operation id="998" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1194" bw="2" op_0_bw="1">
<![CDATA[
.preheader.preheader_ifconv:1091  %tmp_74_5_3_cast = zext i1 %tmp_65 to i2

]]></node>
<StgValue><ssdm name="tmp_74_5_3_cast"/></StgValue>
</operation>

<operation id="999" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1195" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader.preheader_ifconv:1092  %tmp224 = add i2 %tmp_74_5_1_cast, %tmp_74_5_2_cast

]]></node>
<StgValue><ssdm name="tmp224"/></StgValue>
</operation>

<operation id="1000" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1196" bw="3" op_0_bw="2">
<![CDATA[
.preheader.preheader_ifconv:1093  %tmp866_cast = zext i2 %tmp224 to i3

]]></node>
<StgValue><ssdm name="tmp866_cast"/></StgValue>
</operation>

<operation id="1001" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1197" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader.preheader_ifconv:1094  %tmp225 = add i2 %tmp_74_4_3_cast, %tmp_74_4_1_cast

]]></node>
<StgValue><ssdm name="tmp225"/></StgValue>
</operation>

<operation id="1002" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1198" bw="3" op_0_bw="2">
<![CDATA[
.preheader.preheader_ifconv:1095  %tmp867_cast = zext i2 %tmp225 to i3

]]></node>
<StgValue><ssdm name="tmp867_cast"/></StgValue>
</operation>

<operation id="1003" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1199" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader.preheader_ifconv:1096  %tmp226 = add i3 %tmp867_cast, %tmp866_cast

]]></node>
<StgValue><ssdm name="tmp226"/></StgValue>
</operation>

<operation id="1004" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1200" bw="4" op_0_bw="3">
<![CDATA[
.preheader.preheader_ifconv:1097  %tmp865_cast = zext i3 %tmp226 to i4

]]></node>
<StgValue><ssdm name="tmp865_cast"/></StgValue>
</operation>

<operation id="1005" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1201" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader.preheader_ifconv:1098  %tmp227 = add i2 %tmp_74_3_1_cast, %tmp_74_5_3_cast

]]></node>
<StgValue><ssdm name="tmp227"/></StgValue>
</operation>

<operation id="1006" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1202" bw="3" op_0_bw="2">
<![CDATA[
.preheader.preheader_ifconv:1099  %tmp870_cast = zext i2 %tmp227 to i3

]]></node>
<StgValue><ssdm name="tmp870_cast"/></StgValue>
</operation>

<operation id="1007" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1203" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader.preheader_ifconv:1100  %tmp228 = add i3 %tmp870_cast, %tmp681_cast

]]></node>
<StgValue><ssdm name="tmp228"/></StgValue>
</operation>

<operation id="1008" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1204" bw="4" op_0_bw="3">
<![CDATA[
.preheader.preheader_ifconv:1101  %tmp868_cast = zext i3 %tmp228 to i4

]]></node>
<StgValue><ssdm name="tmp868_cast"/></StgValue>
</operation>

<operation id="1009" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1205" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader.preheader_ifconv:1102  %neighbours_V_8_5_3 = add i4 %tmp868_cast, %tmp865_cast

]]></node>
<StgValue><ssdm name="neighbours_V_8_5_3"/></StgValue>
</operation>

<operation id="1010" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1208" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader.preheader_ifconv:1105  %sel_tmp159 = icmp eq i4 %neighbours_V_8_5_3, 3

]]></node>
<StgValue><ssdm name="sel_tmp159"/></StgValue>
</operation>

<operation id="1011" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1210" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader.preheader_ifconv:1107  %sel_tmp161 = icmp eq i4 %neighbours_V_8_5_3, 2

]]></node>
<StgValue><ssdm name="sel_tmp161"/></StgValue>
</operation>

<operation id="1012" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1212" bw="2" op_0_bw="1">
<![CDATA[
.preheader.preheader_ifconv:1109  %tmp_74_5_4_cast = zext i1 %tmp_66 to i2

]]></node>
<StgValue><ssdm name="tmp_74_5_4_cast"/></StgValue>
</operation>

<operation id="1013" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1213" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader.preheader_ifconv:1110  %tmp229 = add i2 %tmp_74_5_2_cast, %tmp_74_5_3_cast

]]></node>
<StgValue><ssdm name="tmp229"/></StgValue>
</operation>

<operation id="1014" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1214" bw="3" op_0_bw="2">
<![CDATA[
.preheader.preheader_ifconv:1111  %tmp877_cast = zext i2 %tmp229 to i3

]]></node>
<StgValue><ssdm name="tmp877_cast"/></StgValue>
</operation>

<operation id="1015" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1215" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader.preheader_ifconv:1112  %tmp230 = add i2 %tmp_74_4_4_cast, %tmp_74_4_2_cast

]]></node>
<StgValue><ssdm name="tmp230"/></StgValue>
</operation>

<operation id="1016" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1216" bw="3" op_0_bw="2">
<![CDATA[
.preheader.preheader_ifconv:1113  %tmp878_cast = zext i2 %tmp230 to i3

]]></node>
<StgValue><ssdm name="tmp878_cast"/></StgValue>
</operation>

<operation id="1017" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1217" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader.preheader_ifconv:1114  %tmp231 = add i3 %tmp878_cast, %tmp877_cast

]]></node>
<StgValue><ssdm name="tmp231"/></StgValue>
</operation>

<operation id="1018" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1218" bw="4" op_0_bw="3">
<![CDATA[
.preheader.preheader_ifconv:1115  %tmp876_cast = zext i3 %tmp231 to i4

]]></node>
<StgValue><ssdm name="tmp876_cast"/></StgValue>
</operation>

<operation id="1019" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1219" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader.preheader_ifconv:1116  %tmp232 = add i2 %tmp_74_3_2_cast, %tmp_74_5_4_cast

]]></node>
<StgValue><ssdm name="tmp232"/></StgValue>
</operation>

<operation id="1020" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1220" bw="3" op_0_bw="2">
<![CDATA[
.preheader.preheader_ifconv:1117  %tmp881_cast = zext i2 %tmp232 to i3

]]></node>
<StgValue><ssdm name="tmp881_cast"/></StgValue>
</operation>

<operation id="1021" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1221" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader.preheader_ifconv:1118  %tmp233 = add i3 %tmp881_cast, %tmp692_cast

]]></node>
<StgValue><ssdm name="tmp233"/></StgValue>
</operation>

<operation id="1022" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1222" bw="4" op_0_bw="3">
<![CDATA[
.preheader.preheader_ifconv:1119  %tmp879_cast = zext i3 %tmp233 to i4

]]></node>
<StgValue><ssdm name="tmp879_cast"/></StgValue>
</operation>

<operation id="1023" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1223" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader.preheader_ifconv:1120  %neighbours_V_8_5_4 = add i4 %tmp879_cast, %tmp876_cast

]]></node>
<StgValue><ssdm name="neighbours_V_8_5_4"/></StgValue>
</operation>

<operation id="1024" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1226" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader.preheader_ifconv:1123  %sel_tmp162 = icmp eq i4 %neighbours_V_8_5_4, 3

]]></node>
<StgValue><ssdm name="sel_tmp162"/></StgValue>
</operation>

<operation id="1025" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1228" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader.preheader_ifconv:1125  %sel_tmp164 = icmp eq i4 %neighbours_V_8_5_4, 2

]]></node>
<StgValue><ssdm name="sel_tmp164"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="1026" st_id="8" stage="1" lat="1">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="258" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader_ifconv:155  %tmp_V_17 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %input_V_V)

]]></node>
<StgValue><ssdm name="tmp_V_17"/></StgValue>
</operation>

<operation id="1027" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="259" bw="1" op_0_bw="32">
<![CDATA[
.preheader.preheader_ifconv:156  %tmp_71 = trunc i32 %tmp_V_17 to i1

]]></node>
<StgValue><ssdm name="tmp_71"/></StgValue>
</operation>

<operation id="1028" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="260" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader_ifconv:157  store i1 %tmp_71, i1* @matrix_V_7_0, align 2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1029" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="261" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader.preheader_ifconv:158  %tmp_72 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %tmp_V_17, i32 1)

]]></node>
<StgValue><ssdm name="tmp_72"/></StgValue>
</operation>

<operation id="1030" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="262" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader_ifconv:159  store i1 %tmp_72, i1* @matrix_V_7_1, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1031" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="263" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader.preheader_ifconv:160  %tmp_73 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %tmp_V_17, i32 2)

]]></node>
<StgValue><ssdm name="tmp_73"/></StgValue>
</operation>

<operation id="1032" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="264" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader_ifconv:161  store i1 %tmp_73, i1* @matrix_V_7_2, align 2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1033" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="265" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader.preheader_ifconv:162  %tmp_74 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %tmp_V_17, i32 3)

]]></node>
<StgValue><ssdm name="tmp_74"/></StgValue>
</operation>

<operation id="1034" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="266" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader_ifconv:163  store i1 %tmp_74, i1* @matrix_V_7_3, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1035" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="267" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader.preheader_ifconv:164  %tmp_75 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %tmp_V_17, i32 4)

]]></node>
<StgValue><ssdm name="tmp_75"/></StgValue>
</operation>

<operation id="1036" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="268" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader_ifconv:165  store i1 %tmp_75, i1* @matrix_V_7_4, align 2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1037" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="269" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader.preheader_ifconv:166  %tmp_76 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %tmp_V_17, i32 5)

]]></node>
<StgValue><ssdm name="tmp_76"/></StgValue>
</operation>

<operation id="1038" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="270" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader_ifconv:167  store i1 %tmp_76, i1* @matrix_V_7_5, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1039" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="271" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader.preheader_ifconv:168  %tmp_77 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %tmp_V_17, i32 6)

]]></node>
<StgValue><ssdm name="tmp_77"/></StgValue>
</operation>

<operation id="1040" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="272" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader_ifconv:169  store i1 %tmp_77, i1* @matrix_V_7_6, align 2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1041" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="273" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader.preheader_ifconv:170  %tmp_78 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %tmp_V_17, i32 7)

]]></node>
<StgValue><ssdm name="tmp_78"/></StgValue>
</operation>

<operation id="1042" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="274" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader_ifconv:171  store i1 %tmp_78, i1* @matrix_V_7_7, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1043" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="275" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader.preheader_ifconv:172  %tmp_79 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %tmp_V_17, i32 8)

]]></node>
<StgValue><ssdm name="tmp_79"/></StgValue>
</operation>

<operation id="1044" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="276" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader_ifconv:173  store i1 %tmp_79, i1* @matrix_V_7_8, align 2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1045" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="277" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader.preheader_ifconv:174  %tmp_80 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %tmp_V_17, i32 9)

]]></node>
<StgValue><ssdm name="tmp_80"/></StgValue>
</operation>

<operation id="1046" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="278" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader_ifconv:175  store i1 %tmp_80, i1* @matrix_V_7_9, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1047" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="113">
<or_exp><and_exp><literal name="sel_tmp143" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1108" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
.preheader.preheader_ifconv:1005  %value_V_4_7 = call i32 @_ssdm_op_BitSet.i32.i32.i32.i1(i32 %p_0926_1_4_6, i32 7, i1 %tmp_48)

]]></node>
<StgValue><ssdm name="value_V_4_7"/></StgValue>
</operation>

<operation id="1048" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="115">
<or_exp><and_exp><literal name="sel_tmp141" val="1"/>
<literal name="sel_tmp143" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1109" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader_ifconv:1006  %value_V_1_4_7 = or i32 %p_0926_1_4_6, 128

]]></node>
<StgValue><ssdm name="value_V_1_4_7"/></StgValue>
</operation>

<operation id="1049" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="114">
<or_exp><and_exp><literal name="sel_tmp143" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1111" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader.preheader_ifconv:1008  %sel_tmp142 = select i1 %sel_tmp141, i32 %value_V_1_4_7, i32 %p_0926_1_4_6

]]></node>
<StgValue><ssdm name="sel_tmp142"/></StgValue>
</operation>

<operation id="1050" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1113" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader.preheader_ifconv:1010  %p_0926_1_4_7 = select i1 %sel_tmp143, i32 %value_V_4_7, i32 %sel_tmp142

]]></node>
<StgValue><ssdm name="p_0926_1_4_7"/></StgValue>
</operation>

<operation id="1051" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1114" bw="2" op_0_bw="1">
<![CDATA[
.preheader.preheader_ifconv:1011  %tmp_74_4_8_cast = zext i1 %tmp_60 to i2

]]></node>
<StgValue><ssdm name="tmp_74_4_8_cast"/></StgValue>
</operation>

<operation id="1052" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1115" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader.preheader_ifconv:1012  %tmp204 = add i2 %tmp_74_4_6_cast, %tmp_74_4_7_cast

]]></node>
<StgValue><ssdm name="tmp204"/></StgValue>
</operation>

<operation id="1053" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1116" bw="3" op_0_bw="2">
<![CDATA[
.preheader.preheader_ifconv:1013  %tmp823_cast = zext i2 %tmp204 to i3

]]></node>
<StgValue><ssdm name="tmp823_cast"/></StgValue>
</operation>

<operation id="1054" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1117" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader.preheader_ifconv:1014  %tmp205 = add i2 %tmp_74_3_8_cast, %tmp_74_3_6_cast

]]></node>
<StgValue><ssdm name="tmp205"/></StgValue>
</operation>

<operation id="1055" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1118" bw="3" op_0_bw="2">
<![CDATA[
.preheader.preheader_ifconv:1015  %tmp824_cast = zext i2 %tmp205 to i3

]]></node>
<StgValue><ssdm name="tmp824_cast"/></StgValue>
</operation>

<operation id="1056" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1119" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader.preheader_ifconv:1016  %tmp206 = add i3 %tmp824_cast, %tmp823_cast

]]></node>
<StgValue><ssdm name="tmp206"/></StgValue>
</operation>

<operation id="1057" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1120" bw="4" op_0_bw="3">
<![CDATA[
.preheader.preheader_ifconv:1017  %tmp822_cast = zext i3 %tmp206 to i4

]]></node>
<StgValue><ssdm name="tmp822_cast"/></StgValue>
</operation>

<operation id="1058" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1121" bw="3" op_0_bw="2">
<![CDATA[
.preheader.preheader_ifconv:1018  %tmp826_cast = zext i2 %tmp120 to i3

]]></node>
<StgValue><ssdm name="tmp826_cast"/></StgValue>
</operation>

<operation id="1059" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1122" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader.preheader_ifconv:1019  %tmp207 = add i2 %tmp_74_2_6_cast, %tmp_74_4_8_cast

]]></node>
<StgValue><ssdm name="tmp207"/></StgValue>
</operation>

<operation id="1060" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1123" bw="3" op_0_bw="2">
<![CDATA[
.preheader.preheader_ifconv:1020  %tmp827_cast = zext i2 %tmp207 to i3

]]></node>
<StgValue><ssdm name="tmp827_cast"/></StgValue>
</operation>

<operation id="1061" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1124" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader.preheader_ifconv:1021  %tmp208 = add i3 %tmp827_cast, %tmp826_cast

]]></node>
<StgValue><ssdm name="tmp208"/></StgValue>
</operation>

<operation id="1062" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1125" bw="4" op_0_bw="3">
<![CDATA[
.preheader.preheader_ifconv:1022  %tmp825_cast = zext i3 %tmp208 to i4

]]></node>
<StgValue><ssdm name="tmp825_cast"/></StgValue>
</operation>

<operation id="1063" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1126" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader.preheader_ifconv:1023  %neighbours_V_8_4_8 = add i4 %tmp825_cast, %tmp822_cast

]]></node>
<StgValue><ssdm name="neighbours_V_8_4_8"/></StgValue>
</operation>

<operation id="1064" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1127" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
.preheader.preheader_ifconv:1024  %value_V_4_8 = call i32 @_ssdm_op_BitSet.i32.i32.i32.i1(i32 %p_0926_1_4_7, i32 8, i1 %tmp_49)

]]></node>
<StgValue><ssdm name="value_V_4_8"/></StgValue>
</operation>

<operation id="1065" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1128" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader_ifconv:1025  %value_V_1_4_8 = or i32 %p_0926_1_4_7, 256

]]></node>
<StgValue><ssdm name="value_V_1_4_8"/></StgValue>
</operation>

<operation id="1066" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1129" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader.preheader_ifconv:1026  %sel_tmp144 = icmp eq i4 %neighbours_V_8_4_8, 3

]]></node>
<StgValue><ssdm name="sel_tmp144"/></StgValue>
</operation>

<operation id="1067" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1130" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader.preheader_ifconv:1027  %sel_tmp145 = select i1 %sel_tmp144, i32 %value_V_1_4_8, i32 %p_0926_1_4_7

]]></node>
<StgValue><ssdm name="sel_tmp145"/></StgValue>
</operation>

<operation id="1068" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1131" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader.preheader_ifconv:1028  %sel_tmp146 = icmp eq i4 %neighbours_V_8_4_8, 2

]]></node>
<StgValue><ssdm name="sel_tmp146"/></StgValue>
</operation>

<operation id="1069" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1132" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader.preheader_ifconv:1029  %p_0926_1_4_8 = select i1 %sel_tmp146, i32 %value_V_4_8, i32 %sel_tmp145

]]></node>
<StgValue><ssdm name="p_0926_1_4_8"/></StgValue>
</operation>

<operation id="1070" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1133" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader.preheader_ifconv:1030  %tmp209 = add i2 %tmp_74_2_7_cast, %tmp_74_3_7_cast

]]></node>
<StgValue><ssdm name="tmp209"/></StgValue>
</operation>

<operation id="1071" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1134" bw="3" op_0_bw="2">
<![CDATA[
.preheader.preheader_ifconv:1031  %tmp830_cast = zext i2 %tmp209 to i3

]]></node>
<StgValue><ssdm name="tmp830_cast"/></StgValue>
</operation>

<operation id="1072" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1135" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader.preheader_ifconv:1032  %tmp210 = add i2 %tmp_74_4_8_cast, %tmp_74_4_7_cast

]]></node>
<StgValue><ssdm name="tmp210"/></StgValue>
</operation>

<operation id="1073" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1136" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader.preheader_ifconv:1033  %tmp211 = add i2 %tmp210, %tmp_74_2_8_cast

]]></node>
<StgValue><ssdm name="tmp211"/></StgValue>
</operation>

<operation id="1074" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1137" bw="3" op_0_bw="2">
<![CDATA[
.preheader.preheader_ifconv:1034  %tmp831_cast = zext i2 %tmp211 to i3

]]></node>
<StgValue><ssdm name="tmp831_cast"/></StgValue>
</operation>

<operation id="1075" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1138" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader.preheader_ifconv:1035  %neighbours_V_7_4_9 = add i3 %tmp831_cast, %tmp830_cast

]]></node>
<StgValue><ssdm name="neighbours_V_7_4_9"/></StgValue>
</operation>

<operation id="1076" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1139" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
.preheader.preheader_ifconv:1036  %value_V_4_9 = call i32 @_ssdm_op_BitSet.i32.i32.i32.i1(i32 %p_0926_1_4_8, i32 9, i1 %tmp_50)

]]></node>
<StgValue><ssdm name="value_V_4_9"/></StgValue>
</operation>

<operation id="1077" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1140" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader_ifconv:1037  %value_V_1_4_9 = or i32 %p_0926_1_4_8, 512

]]></node>
<StgValue><ssdm name="value_V_1_4_9"/></StgValue>
</operation>

<operation id="1078" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1141" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader.preheader_ifconv:1038  %sel_tmp147 = icmp eq i3 %neighbours_V_7_4_9, 3

]]></node>
<StgValue><ssdm name="sel_tmp147"/></StgValue>
</operation>

<operation id="1079" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1142" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader.preheader_ifconv:1039  %sel_tmp148 = select i1 %sel_tmp147, i32 %value_V_1_4_9, i32 %p_0926_1_4_8

]]></node>
<StgValue><ssdm name="sel_tmp148"/></StgValue>
</operation>

<operation id="1080" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1143" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader.preheader_ifconv:1040  %sel_tmp149 = icmp eq i3 %neighbours_V_7_4_9, 2

]]></node>
<StgValue><ssdm name="sel_tmp149"/></StgValue>
</operation>

<operation id="1081" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1144" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader.preheader_ifconv:1041  %tmp_V_6 = select i1 %sel_tmp149, i32 %value_V_4_9, i32 %sel_tmp148

]]></node>
<StgValue><ssdm name="tmp_V_6"/></StgValue>
</operation>

<operation id="1082" st_id="8" stage="1" lat="1">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1145" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader.preheader_ifconv:1042  call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %output_V_V, i32 %tmp_V_6)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1083" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="120">
<or_exp><and_exp><literal name="sel_tmp161" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1206" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
.preheader.preheader_ifconv:1103  %value_V_5_3 = call i32 @_ssdm_op_BitSet.i32.i32.i32.i1(i32 %p_0926_1_5_2, i32 3, i1 %tmp_54)

]]></node>
<StgValue><ssdm name="value_V_5_3"/></StgValue>
</operation>

<operation id="1084" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="122">
<or_exp><and_exp><literal name="sel_tmp159" val="1"/>
<literal name="sel_tmp161" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1207" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader_ifconv:1104  %value_V_1_5_3 = or i32 %p_0926_1_5_2, 8

]]></node>
<StgValue><ssdm name="value_V_1_5_3"/></StgValue>
</operation>

<operation id="1085" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="121">
<or_exp><and_exp><literal name="sel_tmp161" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1209" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader.preheader_ifconv:1106  %sel_tmp160 = select i1 %sel_tmp159, i32 %value_V_1_5_3, i32 %p_0926_1_5_2

]]></node>
<StgValue><ssdm name="sel_tmp160"/></StgValue>
</operation>

<operation id="1086" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1211" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader.preheader_ifconv:1108  %p_0926_1_5_3 = select i1 %sel_tmp161, i32 %value_V_5_3, i32 %sel_tmp160

]]></node>
<StgValue><ssdm name="p_0926_1_5_3"/></StgValue>
</operation>

<operation id="1087" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="127">
<or_exp><and_exp><literal name="sel_tmp164" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1224" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
.preheader.preheader_ifconv:1121  %value_V_5_4 = call i32 @_ssdm_op_BitSet.i32.i32.i32.i1(i32 %p_0926_1_5_3, i32 4, i1 %tmp_55)

]]></node>
<StgValue><ssdm name="value_V_5_4"/></StgValue>
</operation>

<operation id="1088" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="129">
<or_exp><and_exp><literal name="sel_tmp162" val="1"/>
<literal name="sel_tmp164" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1225" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader_ifconv:1122  %value_V_1_5_4 = or i32 %p_0926_1_5_3, 16

]]></node>
<StgValue><ssdm name="value_V_1_5_4"/></StgValue>
</operation>

<operation id="1089" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="128">
<or_exp><and_exp><literal name="sel_tmp164" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1227" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader.preheader_ifconv:1124  %sel_tmp163 = select i1 %sel_tmp162, i32 %value_V_1_5_4, i32 %p_0926_1_5_3

]]></node>
<StgValue><ssdm name="sel_tmp163"/></StgValue>
</operation>

<operation id="1090" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1229" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader.preheader_ifconv:1126  %p_0926_1_5_4 = select i1 %sel_tmp164, i32 %value_V_5_4, i32 %sel_tmp163

]]></node>
<StgValue><ssdm name="p_0926_1_5_4"/></StgValue>
</operation>

<operation id="1091" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1230" bw="2" op_0_bw="1">
<![CDATA[
.preheader.preheader_ifconv:1127  %tmp_74_5_5_cast = zext i1 %tmp_67 to i2

]]></node>
<StgValue><ssdm name="tmp_74_5_5_cast"/></StgValue>
</operation>

<operation id="1092" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1231" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader.preheader_ifconv:1128  %tmp234 = add i2 %tmp_74_5_3_cast, %tmp_74_5_4_cast

]]></node>
<StgValue><ssdm name="tmp234"/></StgValue>
</operation>

<operation id="1093" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1232" bw="3" op_0_bw="2">
<![CDATA[
.preheader.preheader_ifconv:1129  %tmp888_cast = zext i2 %tmp234 to i3

]]></node>
<StgValue><ssdm name="tmp888_cast"/></StgValue>
</operation>

<operation id="1094" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1233" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader.preheader_ifconv:1130  %tmp235 = add i2 %tmp_74_4_5_cast, %tmp_74_4_3_cast

]]></node>
<StgValue><ssdm name="tmp235"/></StgValue>
</operation>

<operation id="1095" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1234" bw="3" op_0_bw="2">
<![CDATA[
.preheader.preheader_ifconv:1131  %tmp889_cast = zext i2 %tmp235 to i3

]]></node>
<StgValue><ssdm name="tmp889_cast"/></StgValue>
</operation>

<operation id="1096" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1235" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader.preheader_ifconv:1132  %tmp236 = add i3 %tmp889_cast, %tmp888_cast

]]></node>
<StgValue><ssdm name="tmp236"/></StgValue>
</operation>

<operation id="1097" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1236" bw="4" op_0_bw="3">
<![CDATA[
.preheader.preheader_ifconv:1133  %tmp887_cast = zext i3 %tmp236 to i4

]]></node>
<StgValue><ssdm name="tmp887_cast"/></StgValue>
</operation>

<operation id="1098" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1237" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader.preheader_ifconv:1134  %tmp237 = add i2 %tmp_74_3_3_cast, %tmp_74_5_5_cast

]]></node>
<StgValue><ssdm name="tmp237"/></StgValue>
</operation>

<operation id="1099" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1238" bw="3" op_0_bw="2">
<![CDATA[
.preheader.preheader_ifconv:1135  %tmp892_cast = zext i2 %tmp237 to i3

]]></node>
<StgValue><ssdm name="tmp892_cast"/></StgValue>
</operation>

<operation id="1100" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1239" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader.preheader_ifconv:1136  %tmp238 = add i3 %tmp892_cast, %tmp703_cast

]]></node>
<StgValue><ssdm name="tmp238"/></StgValue>
</operation>

<operation id="1101" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1240" bw="4" op_0_bw="3">
<![CDATA[
.preheader.preheader_ifconv:1137  %tmp890_cast = zext i3 %tmp238 to i4

]]></node>
<StgValue><ssdm name="tmp890_cast"/></StgValue>
</operation>

<operation id="1102" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1241" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader.preheader_ifconv:1138  %neighbours_V_8_5_5 = add i4 %tmp890_cast, %tmp887_cast

]]></node>
<StgValue><ssdm name="neighbours_V_8_5_5"/></StgValue>
</operation>

<operation id="1103" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1242" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
.preheader.preheader_ifconv:1139  %value_V_5_5 = call i32 @_ssdm_op_BitSet.i32.i32.i32.i1(i32 %p_0926_1_5_4, i32 5, i1 %tmp_56)

]]></node>
<StgValue><ssdm name="value_V_5_5"/></StgValue>
</operation>

<operation id="1104" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1243" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader_ifconv:1140  %value_V_1_5_5 = or i32 %p_0926_1_5_4, 32

]]></node>
<StgValue><ssdm name="value_V_1_5_5"/></StgValue>
</operation>

<operation id="1105" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1244" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader.preheader_ifconv:1141  %sel_tmp165 = icmp eq i4 %neighbours_V_8_5_5, 3

]]></node>
<StgValue><ssdm name="sel_tmp165"/></StgValue>
</operation>

<operation id="1106" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1245" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader.preheader_ifconv:1142  %sel_tmp166 = select i1 %sel_tmp165, i32 %value_V_1_5_5, i32 %p_0926_1_5_4

]]></node>
<StgValue><ssdm name="sel_tmp166"/></StgValue>
</operation>

<operation id="1107" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1246" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader.preheader_ifconv:1143  %sel_tmp167 = icmp eq i4 %neighbours_V_8_5_5, 2

]]></node>
<StgValue><ssdm name="sel_tmp167"/></StgValue>
</operation>

<operation id="1108" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1247" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader.preheader_ifconv:1144  %p_0926_1_5_5 = select i1 %sel_tmp167, i32 %value_V_5_5, i32 %sel_tmp166

]]></node>
<StgValue><ssdm name="p_0926_1_5_5"/></StgValue>
</operation>

<operation id="1109" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1248" bw="2" op_0_bw="1">
<![CDATA[
.preheader.preheader_ifconv:1145  %tmp_74_5_6_cast = zext i1 %tmp_68 to i2

]]></node>
<StgValue><ssdm name="tmp_74_5_6_cast"/></StgValue>
</operation>

<operation id="1110" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1249" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader.preheader_ifconv:1146  %tmp239 = add i2 %tmp_74_5_4_cast, %tmp_74_5_5_cast

]]></node>
<StgValue><ssdm name="tmp239"/></StgValue>
</operation>

<operation id="1111" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1250" bw="3" op_0_bw="2">
<![CDATA[
.preheader.preheader_ifconv:1147  %tmp899_cast = zext i2 %tmp239 to i3

]]></node>
<StgValue><ssdm name="tmp899_cast"/></StgValue>
</operation>

<operation id="1112" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1251" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader.preheader_ifconv:1148  %tmp240 = add i2 %tmp_74_4_6_cast, %tmp_74_4_4_cast

]]></node>
<StgValue><ssdm name="tmp240"/></StgValue>
</operation>

<operation id="1113" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1252" bw="3" op_0_bw="2">
<![CDATA[
.preheader.preheader_ifconv:1149  %tmp900_cast = zext i2 %tmp240 to i3

]]></node>
<StgValue><ssdm name="tmp900_cast"/></StgValue>
</operation>

<operation id="1114" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1253" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader.preheader_ifconv:1150  %tmp241 = add i3 %tmp900_cast, %tmp899_cast

]]></node>
<StgValue><ssdm name="tmp241"/></StgValue>
</operation>

<operation id="1115" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1254" bw="4" op_0_bw="3">
<![CDATA[
.preheader.preheader_ifconv:1151  %tmp898_cast = zext i3 %tmp241 to i4

]]></node>
<StgValue><ssdm name="tmp898_cast"/></StgValue>
</operation>

<operation id="1116" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1255" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader.preheader_ifconv:1152  %tmp242 = add i2 %tmp_74_3_4_cast, %tmp_74_5_6_cast

]]></node>
<StgValue><ssdm name="tmp242"/></StgValue>
</operation>

<operation id="1117" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1256" bw="3" op_0_bw="2">
<![CDATA[
.preheader.preheader_ifconv:1153  %tmp903_cast = zext i2 %tmp242 to i3

]]></node>
<StgValue><ssdm name="tmp903_cast"/></StgValue>
</operation>

<operation id="1118" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1257" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader.preheader_ifconv:1154  %tmp243 = add i3 %tmp903_cast, %tmp714_cast

]]></node>
<StgValue><ssdm name="tmp243"/></StgValue>
</operation>

<operation id="1119" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1258" bw="4" op_0_bw="3">
<![CDATA[
.preheader.preheader_ifconv:1155  %tmp901_cast = zext i3 %tmp243 to i4

]]></node>
<StgValue><ssdm name="tmp901_cast"/></StgValue>
</operation>

<operation id="1120" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1259" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader.preheader_ifconv:1156  %neighbours_V_8_5_6 = add i4 %tmp901_cast, %tmp898_cast

]]></node>
<StgValue><ssdm name="neighbours_V_8_5_6"/></StgValue>
</operation>

<operation id="1121" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1260" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
.preheader.preheader_ifconv:1157  %value_V_5_6 = call i32 @_ssdm_op_BitSet.i32.i32.i32.i1(i32 %p_0926_1_5_5, i32 6, i1 %tmp_57)

]]></node>
<StgValue><ssdm name="value_V_5_6"/></StgValue>
</operation>

<operation id="1122" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1261" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader_ifconv:1158  %value_V_1_5_6 = or i32 %p_0926_1_5_5, 64

]]></node>
<StgValue><ssdm name="value_V_1_5_6"/></StgValue>
</operation>

<operation id="1123" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1262" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader.preheader_ifconv:1159  %sel_tmp168 = icmp eq i4 %neighbours_V_8_5_6, 3

]]></node>
<StgValue><ssdm name="sel_tmp168"/></StgValue>
</operation>

<operation id="1124" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1263" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader.preheader_ifconv:1160  %sel_tmp169 = select i1 %sel_tmp168, i32 %value_V_1_5_6, i32 %p_0926_1_5_5

]]></node>
<StgValue><ssdm name="sel_tmp169"/></StgValue>
</operation>

<operation id="1125" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1264" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader.preheader_ifconv:1161  %sel_tmp170 = icmp eq i4 %neighbours_V_8_5_6, 2

]]></node>
<StgValue><ssdm name="sel_tmp170"/></StgValue>
</operation>

<operation id="1126" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1265" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader.preheader_ifconv:1162  %p_0926_1_5_6 = select i1 %sel_tmp170, i32 %value_V_5_6, i32 %sel_tmp169

]]></node>
<StgValue><ssdm name="p_0926_1_5_6"/></StgValue>
</operation>

<operation id="1127" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1266" bw="2" op_0_bw="1">
<![CDATA[
.preheader.preheader_ifconv:1163  %tmp_74_5_7_cast = zext i1 %tmp_69 to i2

]]></node>
<StgValue><ssdm name="tmp_74_5_7_cast"/></StgValue>
</operation>

<operation id="1128" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1267" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader.preheader_ifconv:1164  %tmp244 = add i2 %tmp_74_5_5_cast, %tmp_74_5_6_cast

]]></node>
<StgValue><ssdm name="tmp244"/></StgValue>
</operation>

<operation id="1129" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1268" bw="3" op_0_bw="2">
<![CDATA[
.preheader.preheader_ifconv:1165  %tmp910_cast = zext i2 %tmp244 to i3

]]></node>
<StgValue><ssdm name="tmp910_cast"/></StgValue>
</operation>

<operation id="1130" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1269" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader.preheader_ifconv:1166  %tmp245 = add i2 %tmp_74_4_7_cast, %tmp_74_4_5_cast

]]></node>
<StgValue><ssdm name="tmp245"/></StgValue>
</operation>

<operation id="1131" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1270" bw="3" op_0_bw="2">
<![CDATA[
.preheader.preheader_ifconv:1167  %tmp911_cast = zext i2 %tmp245 to i3

]]></node>
<StgValue><ssdm name="tmp911_cast"/></StgValue>
</operation>

<operation id="1132" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1271" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader.preheader_ifconv:1168  %tmp246 = add i3 %tmp911_cast, %tmp910_cast

]]></node>
<StgValue><ssdm name="tmp246"/></StgValue>
</operation>

<operation id="1133" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1272" bw="4" op_0_bw="3">
<![CDATA[
.preheader.preheader_ifconv:1169  %tmp909_cast = zext i3 %tmp246 to i4

]]></node>
<StgValue><ssdm name="tmp909_cast"/></StgValue>
</operation>

<operation id="1134" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1273" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader.preheader_ifconv:1170  %tmp247 = add i2 %tmp_74_3_5_cast, %tmp_74_5_7_cast

]]></node>
<StgValue><ssdm name="tmp247"/></StgValue>
</operation>

<operation id="1135" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1274" bw="3" op_0_bw="2">
<![CDATA[
.preheader.preheader_ifconv:1171  %tmp914_cast = zext i2 %tmp247 to i3

]]></node>
<StgValue><ssdm name="tmp914_cast"/></StgValue>
</operation>

<operation id="1136" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1275" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader.preheader_ifconv:1172  %tmp248 = add i3 %tmp914_cast, %tmp725_cast

]]></node>
<StgValue><ssdm name="tmp248"/></StgValue>
</operation>

<operation id="1137" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1276" bw="4" op_0_bw="3">
<![CDATA[
.preheader.preheader_ifconv:1173  %tmp912_cast = zext i3 %tmp248 to i4

]]></node>
<StgValue><ssdm name="tmp912_cast"/></StgValue>
</operation>

<operation id="1138" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1277" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader.preheader_ifconv:1174  %neighbours_V_8_5_7 = add i4 %tmp912_cast, %tmp909_cast

]]></node>
<StgValue><ssdm name="neighbours_V_8_5_7"/></StgValue>
</operation>

<operation id="1139" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1280" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader.preheader_ifconv:1177  %sel_tmp171 = icmp eq i4 %neighbours_V_8_5_7, 3

]]></node>
<StgValue><ssdm name="sel_tmp171"/></StgValue>
</operation>

<operation id="1140" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1282" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader.preheader_ifconv:1179  %sel_tmp173 = icmp eq i4 %neighbours_V_8_5_7, 2

]]></node>
<StgValue><ssdm name="sel_tmp173"/></StgValue>
</operation>

<operation id="1141" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1316" bw="2" op_0_bw="1">
<![CDATA[
.preheader.preheader_ifconv:1213  %tmp_49_6_cast = zext i1 %tmp_71 to i2

]]></node>
<StgValue><ssdm name="tmp_49_6_cast"/></StgValue>
</operation>

<operation id="1142" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1317" bw="2" op_0_bw="1">
<![CDATA[
.preheader.preheader_ifconv:1214  %tmp_52_6_cast = zext i1 %tmp_72 to i2

]]></node>
<StgValue><ssdm name="tmp_52_6_cast"/></StgValue>
</operation>

<operation id="1143" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1318" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader.preheader_ifconv:1215  %tmp257 = add i2 %tmp_52_4_cast, %tmp_52_5_cast

]]></node>
<StgValue><ssdm name="tmp257"/></StgValue>
</operation>

<operation id="1144" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1319" bw="3" op_0_bw="2">
<![CDATA[
.preheader.preheader_ifconv:1216  %tmp933_cast = zext i2 %tmp257 to i3

]]></node>
<StgValue><ssdm name="tmp933_cast"/></StgValue>
</operation>

<operation id="1145" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1320" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader.preheader_ifconv:1217  %tmp258 = add i2 %tmp_49_6_cast, %tmp_52_6_cast

]]></node>
<StgValue><ssdm name="tmp258"/></StgValue>
</operation>

<operation id="1146" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1321" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader.preheader_ifconv:1218  %tmp259 = add i2 %tmp258, %tmp_49_4_cast

]]></node>
<StgValue><ssdm name="tmp259"/></StgValue>
</operation>

<operation id="1147" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1322" bw="3" op_0_bw="2">
<![CDATA[
.preheader.preheader_ifconv:1219  %tmp934_cast = zext i2 %tmp259 to i3

]]></node>
<StgValue><ssdm name="tmp934_cast"/></StgValue>
</operation>

<operation id="1148" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1323" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader.preheader_ifconv:1220  %neighbours_V_6_6 = add i3 %tmp934_cast, %tmp933_cast

]]></node>
<StgValue><ssdm name="neighbours_V_6_6"/></StgValue>
</operation>

<operation id="1149" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1324" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
.preheader.preheader_ifconv:1221  %value_V_6 = call i32 @_ssdm_op_BitSet.i32.i32.i32.i1(i32 0, i32 0, i1 %tmp_61)

]]></node>
<StgValue><ssdm name="value_V_6"/></StgValue>
</operation>

<operation id="1150" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1325" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader.preheader_ifconv:1222  %sel_tmp180 = icmp eq i3 %neighbours_V_6_6, 3

]]></node>
<StgValue><ssdm name="sel_tmp180"/></StgValue>
</operation>

<operation id="1151" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1326" bw="32" op_0_bw="1">
<![CDATA[
.preheader.preheader_ifconv:1223  %sel_tmp181 = zext i1 %sel_tmp180 to i32

]]></node>
<StgValue><ssdm name="sel_tmp181"/></StgValue>
</operation>

<operation id="1152" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1327" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader.preheader_ifconv:1224  %sel_tmp182 = icmp eq i3 %neighbours_V_6_6, 2

]]></node>
<StgValue><ssdm name="sel_tmp182"/></StgValue>
</operation>

<operation id="1153" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1328" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader.preheader_ifconv:1225  %p_0926_1_6 = select i1 %sel_tmp182, i32 %value_V_6, i32 %sel_tmp181

]]></node>
<StgValue><ssdm name="p_0926_1_6"/></StgValue>
</operation>

<operation id="1154" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1329" bw="2" op_0_bw="1">
<![CDATA[
.preheader.preheader_ifconv:1226  %tmp_74_6_1_cast = zext i1 %tmp_73 to i2

]]></node>
<StgValue><ssdm name="tmp_74_6_1_cast"/></StgValue>
</operation>

<operation id="1155" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1330" bw="3" op_0_bw="2">
<![CDATA[
.preheader.preheader_ifconv:1227  %tmp942_cast = zext i2 %tmp258 to i3

]]></node>
<StgValue><ssdm name="tmp942_cast"/></StgValue>
</operation>

<operation id="1156" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1331" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader.preheader_ifconv:1228  %tmp260 = add i2 %tmp_74_5_1_cast, %tmp_49_5_cast

]]></node>
<StgValue><ssdm name="tmp260"/></StgValue>
</operation>

<operation id="1157" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1332" bw="3" op_0_bw="2">
<![CDATA[
.preheader.preheader_ifconv:1229  %tmp943_cast = zext i2 %tmp260 to i3

]]></node>
<StgValue><ssdm name="tmp943_cast"/></StgValue>
</operation>

<operation id="1158" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1333" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader.preheader_ifconv:1230  %tmp261 = add i3 %tmp943_cast, %tmp942_cast

]]></node>
<StgValue><ssdm name="tmp261"/></StgValue>
</operation>

<operation id="1159" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1334" bw="4" op_0_bw="3">
<![CDATA[
.preheader.preheader_ifconv:1231  %tmp941_cast = zext i3 %tmp261 to i4

]]></node>
<StgValue><ssdm name="tmp941_cast"/></StgValue>
</operation>

<operation id="1160" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1335" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader.preheader_ifconv:1232  %tmp262 = add i2 %tmp_49_4_cast, %tmp_74_6_1_cast

]]></node>
<StgValue><ssdm name="tmp262"/></StgValue>
</operation>

<operation id="1161" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1336" bw="3" op_0_bw="2">
<![CDATA[
.preheader.preheader_ifconv:1233  %tmp946_cast = zext i2 %tmp262 to i3

]]></node>
<StgValue><ssdm name="tmp946_cast"/></StgValue>
</operation>

<operation id="1162" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1337" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader.preheader_ifconv:1234  %tmp263 = add i3 %tmp946_cast, %tmp757_cast

]]></node>
<StgValue><ssdm name="tmp263"/></StgValue>
</operation>

<operation id="1163" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1338" bw="4" op_0_bw="3">
<![CDATA[
.preheader.preheader_ifconv:1235  %tmp944_cast = zext i3 %tmp263 to i4

]]></node>
<StgValue><ssdm name="tmp944_cast"/></StgValue>
</operation>

<operation id="1164" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1339" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader.preheader_ifconv:1236  %neighbours_V_8_6_1 = add i4 %tmp944_cast, %tmp941_cast

]]></node>
<StgValue><ssdm name="neighbours_V_8_6_1"/></StgValue>
</operation>

<operation id="1165" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1340" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
.preheader.preheader_ifconv:1237  %value_V_6_1 = call i32 @_ssdm_op_BitSet.i32.i32.i32.i1(i32 %p_0926_1_6, i32 1, i1 %tmp_62)

]]></node>
<StgValue><ssdm name="value_V_6_1"/></StgValue>
</operation>

<operation id="1166" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1341" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader_ifconv:1238  %value_V_1_6_1 = or i32 %p_0926_1_6, 2

]]></node>
<StgValue><ssdm name="value_V_1_6_1"/></StgValue>
</operation>

<operation id="1167" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1342" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader.preheader_ifconv:1239  %sel_tmp183 = icmp eq i4 %neighbours_V_8_6_1, 3

]]></node>
<StgValue><ssdm name="sel_tmp183"/></StgValue>
</operation>

<operation id="1168" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1343" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader.preheader_ifconv:1240  %sel_tmp184 = select i1 %sel_tmp183, i32 %value_V_1_6_1, i32 %p_0926_1_6

]]></node>
<StgValue><ssdm name="sel_tmp184"/></StgValue>
</operation>

<operation id="1169" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1344" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader.preheader_ifconv:1241  %sel_tmp185 = icmp eq i4 %neighbours_V_8_6_1, 2

]]></node>
<StgValue><ssdm name="sel_tmp185"/></StgValue>
</operation>

<operation id="1170" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1345" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader.preheader_ifconv:1242  %p_0926_1_6_1 = select i1 %sel_tmp185, i32 %value_V_6_1, i32 %sel_tmp184

]]></node>
<StgValue><ssdm name="p_0926_1_6_1"/></StgValue>
</operation>

<operation id="1171" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1346" bw="2" op_0_bw="1">
<![CDATA[
.preheader.preheader_ifconv:1243  %tmp_74_6_2_cast = zext i1 %tmp_74 to i2

]]></node>
<StgValue><ssdm name="tmp_74_6_2_cast"/></StgValue>
</operation>

<operation id="1172" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1347" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader.preheader_ifconv:1244  %tmp264 = add i2 %tmp_52_6_cast, %tmp_74_6_1_cast

]]></node>
<StgValue><ssdm name="tmp264"/></StgValue>
</operation>

<operation id="1173" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1348" bw="3" op_0_bw="2">
<![CDATA[
.preheader.preheader_ifconv:1245  %tmp953_cast = zext i2 %tmp264 to i3

]]></node>
<StgValue><ssdm name="tmp953_cast"/></StgValue>
</operation>

<operation id="1174" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1349" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader.preheader_ifconv:1246  %tmp265 = add i2 %tmp_74_5_2_cast, %tmp_52_5_cast

]]></node>
<StgValue><ssdm name="tmp265"/></StgValue>
</operation>

<operation id="1175" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1350" bw="3" op_0_bw="2">
<![CDATA[
.preheader.preheader_ifconv:1247  %tmp954_cast = zext i2 %tmp265 to i3

]]></node>
<StgValue><ssdm name="tmp954_cast"/></StgValue>
</operation>

<operation id="1176" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1351" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader.preheader_ifconv:1248  %tmp266 = add i3 %tmp954_cast, %tmp953_cast

]]></node>
<StgValue><ssdm name="tmp266"/></StgValue>
</operation>

<operation id="1177" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1352" bw="4" op_0_bw="3">
<![CDATA[
.preheader.preheader_ifconv:1249  %tmp952_cast = zext i3 %tmp266 to i4

]]></node>
<StgValue><ssdm name="tmp952_cast"/></StgValue>
</operation>

<operation id="1178" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1353" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader.preheader_ifconv:1250  %tmp267 = add i2 %tmp_52_4_cast, %tmp_74_6_2_cast

]]></node>
<StgValue><ssdm name="tmp267"/></StgValue>
</operation>

<operation id="1179" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1354" bw="3" op_0_bw="2">
<![CDATA[
.preheader.preheader_ifconv:1251  %tmp957_cast = zext i2 %tmp267 to i3

]]></node>
<StgValue><ssdm name="tmp957_cast"/></StgValue>
</operation>

<operation id="1180" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1355" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader.preheader_ifconv:1252  %tmp268 = add i3 %tmp957_cast, %tmp768_cast

]]></node>
<StgValue><ssdm name="tmp268"/></StgValue>
</operation>

<operation id="1181" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1356" bw="4" op_0_bw="3">
<![CDATA[
.preheader.preheader_ifconv:1253  %tmp955_cast = zext i3 %tmp268 to i4

]]></node>
<StgValue><ssdm name="tmp955_cast"/></StgValue>
</operation>

<operation id="1182" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1357" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader.preheader_ifconv:1254  %neighbours_V_8_6_2 = add i4 %tmp955_cast, %tmp952_cast

]]></node>
<StgValue><ssdm name="neighbours_V_8_6_2"/></StgValue>
</operation>

<operation id="1183" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1358" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
.preheader.preheader_ifconv:1255  %value_V_6_2 = call i32 @_ssdm_op_BitSet.i32.i32.i32.i1(i32 %p_0926_1_6_1, i32 2, i1 %tmp_63)

]]></node>
<StgValue><ssdm name="value_V_6_2"/></StgValue>
</operation>

<operation id="1184" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1359" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader_ifconv:1256  %value_V_1_6_2 = or i32 %p_0926_1_6_1, 4

]]></node>
<StgValue><ssdm name="value_V_1_6_2"/></StgValue>
</operation>

<operation id="1185" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1360" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader.preheader_ifconv:1257  %sel_tmp186 = icmp eq i4 %neighbours_V_8_6_2, 3

]]></node>
<StgValue><ssdm name="sel_tmp186"/></StgValue>
</operation>

<operation id="1186" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1361" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader.preheader_ifconv:1258  %sel_tmp187 = select i1 %sel_tmp186, i32 %value_V_1_6_2, i32 %p_0926_1_6_1

]]></node>
<StgValue><ssdm name="sel_tmp187"/></StgValue>
</operation>

<operation id="1187" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1362" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader.preheader_ifconv:1259  %sel_tmp188 = icmp eq i4 %neighbours_V_8_6_2, 2

]]></node>
<StgValue><ssdm name="sel_tmp188"/></StgValue>
</operation>

<operation id="1188" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1363" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader.preheader_ifconv:1260  %p_0926_1_6_2 = select i1 %sel_tmp188, i32 %value_V_6_2, i32 %sel_tmp187

]]></node>
<StgValue><ssdm name="p_0926_1_6_2"/></StgValue>
</operation>

<operation id="1189" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1364" bw="2" op_0_bw="1">
<![CDATA[
.preheader.preheader_ifconv:1261  %tmp_74_6_3_cast = zext i1 %tmp_75 to i2

]]></node>
<StgValue><ssdm name="tmp_74_6_3_cast"/></StgValue>
</operation>

<operation id="1190" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1365" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader.preheader_ifconv:1262  %tmp269 = add i2 %tmp_74_6_1_cast, %tmp_74_6_2_cast

]]></node>
<StgValue><ssdm name="tmp269"/></StgValue>
</operation>

<operation id="1191" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1366" bw="3" op_0_bw="2">
<![CDATA[
.preheader.preheader_ifconv:1263  %tmp964_cast = zext i2 %tmp269 to i3

]]></node>
<StgValue><ssdm name="tmp964_cast"/></StgValue>
</operation>

<operation id="1192" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1367" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader.preheader_ifconv:1264  %tmp270 = add i2 %tmp_74_5_3_cast, %tmp_74_5_1_cast

]]></node>
<StgValue><ssdm name="tmp270"/></StgValue>
</operation>

<operation id="1193" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1368" bw="3" op_0_bw="2">
<![CDATA[
.preheader.preheader_ifconv:1265  %tmp965_cast = zext i2 %tmp270 to i3

]]></node>
<StgValue><ssdm name="tmp965_cast"/></StgValue>
</operation>

<operation id="1194" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1369" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader.preheader_ifconv:1266  %tmp271 = add i3 %tmp965_cast, %tmp964_cast

]]></node>
<StgValue><ssdm name="tmp271"/></StgValue>
</operation>

<operation id="1195" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1370" bw="4" op_0_bw="3">
<![CDATA[
.preheader.preheader_ifconv:1267  %tmp963_cast = zext i3 %tmp271 to i4

]]></node>
<StgValue><ssdm name="tmp963_cast"/></StgValue>
</operation>

<operation id="1196" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1371" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader.preheader_ifconv:1268  %tmp272 = add i2 %tmp_74_4_1_cast, %tmp_74_6_3_cast

]]></node>
<StgValue><ssdm name="tmp272"/></StgValue>
</operation>

<operation id="1197" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1372" bw="3" op_0_bw="2">
<![CDATA[
.preheader.preheader_ifconv:1269  %tmp968_cast = zext i2 %tmp272 to i3

]]></node>
<StgValue><ssdm name="tmp968_cast"/></StgValue>
</operation>

<operation id="1198" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1373" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader.preheader_ifconv:1270  %tmp273 = add i3 %tmp968_cast, %tmp779_cast

]]></node>
<StgValue><ssdm name="tmp273"/></StgValue>
</operation>

<operation id="1199" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1374" bw="4" op_0_bw="3">
<![CDATA[
.preheader.preheader_ifconv:1271  %tmp966_cast = zext i3 %tmp273 to i4

]]></node>
<StgValue><ssdm name="tmp966_cast"/></StgValue>
</operation>

<operation id="1200" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1375" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader.preheader_ifconv:1272  %neighbours_V_8_6_3 = add i4 %tmp966_cast, %tmp963_cast

]]></node>
<StgValue><ssdm name="neighbours_V_8_6_3"/></StgValue>
</operation>

<operation id="1201" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1378" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader.preheader_ifconv:1275  %sel_tmp189 = icmp eq i4 %neighbours_V_8_6_3, 3

]]></node>
<StgValue><ssdm name="sel_tmp189"/></StgValue>
</operation>

<operation id="1202" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1380" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader.preheader_ifconv:1277  %sel_tmp191 = icmp eq i4 %neighbours_V_8_6_3, 2

]]></node>
<StgValue><ssdm name="sel_tmp191"/></StgValue>
</operation>

<operation id="1203" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1382" bw="2" op_0_bw="1">
<![CDATA[
.preheader.preheader_ifconv:1279  %tmp_74_6_4_cast = zext i1 %tmp_76 to i2

]]></node>
<StgValue><ssdm name="tmp_74_6_4_cast"/></StgValue>
</operation>

<operation id="1204" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1383" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader.preheader_ifconv:1280  %tmp274 = add i2 %tmp_74_6_2_cast, %tmp_74_6_3_cast

]]></node>
<StgValue><ssdm name="tmp274"/></StgValue>
</operation>

<operation id="1205" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1384" bw="3" op_0_bw="2">
<![CDATA[
.preheader.preheader_ifconv:1281  %tmp975_cast = zext i2 %tmp274 to i3

]]></node>
<StgValue><ssdm name="tmp975_cast"/></StgValue>
</operation>

<operation id="1206" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1385" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader.preheader_ifconv:1282  %tmp275 = add i2 %tmp_74_5_4_cast, %tmp_74_5_2_cast

]]></node>
<StgValue><ssdm name="tmp275"/></StgValue>
</operation>

<operation id="1207" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1386" bw="3" op_0_bw="2">
<![CDATA[
.preheader.preheader_ifconv:1283  %tmp976_cast = zext i2 %tmp275 to i3

]]></node>
<StgValue><ssdm name="tmp976_cast"/></StgValue>
</operation>

<operation id="1208" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1387" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader.preheader_ifconv:1284  %tmp276 = add i3 %tmp976_cast, %tmp975_cast

]]></node>
<StgValue><ssdm name="tmp276"/></StgValue>
</operation>

<operation id="1209" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1388" bw="4" op_0_bw="3">
<![CDATA[
.preheader.preheader_ifconv:1285  %tmp974_cast = zext i3 %tmp276 to i4

]]></node>
<StgValue><ssdm name="tmp974_cast"/></StgValue>
</operation>

<operation id="1210" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1389" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader.preheader_ifconv:1286  %tmp277 = add i2 %tmp_74_4_2_cast, %tmp_74_6_4_cast

]]></node>
<StgValue><ssdm name="tmp277"/></StgValue>
</operation>

<operation id="1211" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1390" bw="3" op_0_bw="2">
<![CDATA[
.preheader.preheader_ifconv:1287  %tmp979_cast = zext i2 %tmp277 to i3

]]></node>
<StgValue><ssdm name="tmp979_cast"/></StgValue>
</operation>

<operation id="1212" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1391" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader.preheader_ifconv:1288  %tmp278 = add i3 %tmp979_cast, %tmp790_cast

]]></node>
<StgValue><ssdm name="tmp278"/></StgValue>
</operation>

<operation id="1213" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1392" bw="4" op_0_bw="3">
<![CDATA[
.preheader.preheader_ifconv:1289  %tmp977_cast = zext i3 %tmp278 to i4

]]></node>
<StgValue><ssdm name="tmp977_cast"/></StgValue>
</operation>

<operation id="1214" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1393" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader.preheader_ifconv:1290  %neighbours_V_8_6_4 = add i4 %tmp977_cast, %tmp974_cast

]]></node>
<StgValue><ssdm name="neighbours_V_8_6_4"/></StgValue>
</operation>

<operation id="1215" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1396" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader.preheader_ifconv:1293  %sel_tmp192 = icmp eq i4 %neighbours_V_8_6_4, 3

]]></node>
<StgValue><ssdm name="sel_tmp192"/></StgValue>
</operation>

<operation id="1216" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1398" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader.preheader_ifconv:1295  %sel_tmp194 = icmp eq i4 %neighbours_V_8_6_4, 2

]]></node>
<StgValue><ssdm name="sel_tmp194"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="1217" st_id="9" stage="1" lat="1">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="279" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader_ifconv:176  %tmp_V_18 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %input_V_V)

]]></node>
<StgValue><ssdm name="tmp_V_18"/></StgValue>
</operation>

<operation id="1218" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="280" bw="1" op_0_bw="32">
<![CDATA[
.preheader.preheader_ifconv:177  %tmp_81 = trunc i32 %tmp_V_18 to i1

]]></node>
<StgValue><ssdm name="tmp_81"/></StgValue>
</operation>

<operation id="1219" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="281" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader_ifconv:178  store i1 %tmp_81, i1* @matrix_V_8_0, align 16

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1220" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="282" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader.preheader_ifconv:179  %tmp_82 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %tmp_V_18, i32 1)

]]></node>
<StgValue><ssdm name="tmp_82"/></StgValue>
</operation>

<operation id="1221" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="283" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader_ifconv:180  store i1 %tmp_82, i1* @matrix_V_8_1, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1222" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="284" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader.preheader_ifconv:181  %tmp_83 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %tmp_V_18, i32 2)

]]></node>
<StgValue><ssdm name="tmp_83"/></StgValue>
</operation>

<operation id="1223" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="285" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader_ifconv:182  store i1 %tmp_83, i1* @matrix_V_8_2, align 2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1224" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="286" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader.preheader_ifconv:183  %tmp_84 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %tmp_V_18, i32 3)

]]></node>
<StgValue><ssdm name="tmp_84"/></StgValue>
</operation>

<operation id="1225" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="287" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader_ifconv:184  store i1 %tmp_84, i1* @matrix_V_8_3, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1226" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="288" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader.preheader_ifconv:185  %tmp_85 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %tmp_V_18, i32 4)

]]></node>
<StgValue><ssdm name="tmp_85"/></StgValue>
</operation>

<operation id="1227" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="289" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader_ifconv:186  store i1 %tmp_85, i1* @matrix_V_8_4, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1228" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="290" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader.preheader_ifconv:187  %tmp_86 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %tmp_V_18, i32 5)

]]></node>
<StgValue><ssdm name="tmp_86"/></StgValue>
</operation>

<operation id="1229" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="291" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader_ifconv:188  store i1 %tmp_86, i1* @matrix_V_8_5, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1230" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="292" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader.preheader_ifconv:189  %tmp_87 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %tmp_V_18, i32 6)

]]></node>
<StgValue><ssdm name="tmp_87"/></StgValue>
</operation>

<operation id="1231" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="293" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader_ifconv:190  store i1 %tmp_87, i1* @matrix_V_8_6, align 2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1232" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="294" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader.preheader_ifconv:191  %tmp_88 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %tmp_V_18, i32 7)

]]></node>
<StgValue><ssdm name="tmp_88"/></StgValue>
</operation>

<operation id="1233" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="295" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader_ifconv:192  store i1 %tmp_88, i1* @matrix_V_8_7, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1234" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="296" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader.preheader_ifconv:193  %tmp_89 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %tmp_V_18, i32 8)

]]></node>
<StgValue><ssdm name="tmp_89"/></StgValue>
</operation>

<operation id="1235" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="297" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader_ifconv:194  store i1 %tmp_89, i1* @matrix_V_8_8, align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1236" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="298" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader.preheader_ifconv:195  %tmp_90 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %tmp_V_18, i32 9)

]]></node>
<StgValue><ssdm name="tmp_90"/></StgValue>
</operation>

<operation id="1237" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="299" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader_ifconv:196  store i1 %tmp_90, i1* @matrix_V_8_9, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1238" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="134">
<or_exp><and_exp><literal name="sel_tmp173" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1278" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
.preheader.preheader_ifconv:1175  %value_V_5_7 = call i32 @_ssdm_op_BitSet.i32.i32.i32.i1(i32 %p_0926_1_5_6, i32 7, i1 %tmp_58)

]]></node>
<StgValue><ssdm name="value_V_5_7"/></StgValue>
</operation>

<operation id="1239" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="136">
<or_exp><and_exp><literal name="sel_tmp171" val="1"/>
<literal name="sel_tmp173" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1279" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader_ifconv:1176  %value_V_1_5_7 = or i32 %p_0926_1_5_6, 128

]]></node>
<StgValue><ssdm name="value_V_1_5_7"/></StgValue>
</operation>

<operation id="1240" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="135">
<or_exp><and_exp><literal name="sel_tmp173" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1281" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader.preheader_ifconv:1178  %sel_tmp172 = select i1 %sel_tmp171, i32 %value_V_1_5_7, i32 %p_0926_1_5_6

]]></node>
<StgValue><ssdm name="sel_tmp172"/></StgValue>
</operation>

<operation id="1241" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1283" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader.preheader_ifconv:1180  %p_0926_1_5_7 = select i1 %sel_tmp173, i32 %value_V_5_7, i32 %sel_tmp172

]]></node>
<StgValue><ssdm name="p_0926_1_5_7"/></StgValue>
</operation>

<operation id="1242" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1284" bw="2" op_0_bw="1">
<![CDATA[
.preheader.preheader_ifconv:1181  %tmp_74_5_8_cast = zext i1 %tmp_70 to i2

]]></node>
<StgValue><ssdm name="tmp_74_5_8_cast"/></StgValue>
</operation>

<operation id="1243" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1285" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader.preheader_ifconv:1182  %tmp249 = add i2 %tmp_74_5_6_cast, %tmp_74_5_7_cast

]]></node>
<StgValue><ssdm name="tmp249"/></StgValue>
</operation>

<operation id="1244" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1286" bw="3" op_0_bw="2">
<![CDATA[
.preheader.preheader_ifconv:1183  %tmp921_cast = zext i2 %tmp249 to i3

]]></node>
<StgValue><ssdm name="tmp921_cast"/></StgValue>
</operation>

<operation id="1245" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1287" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader.preheader_ifconv:1184  %tmp250 = add i2 %tmp_74_4_8_cast, %tmp_74_4_6_cast

]]></node>
<StgValue><ssdm name="tmp250"/></StgValue>
</operation>

<operation id="1246" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1288" bw="3" op_0_bw="2">
<![CDATA[
.preheader.preheader_ifconv:1185  %tmp922_cast = zext i2 %tmp250 to i3

]]></node>
<StgValue><ssdm name="tmp922_cast"/></StgValue>
</operation>

<operation id="1247" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1289" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader.preheader_ifconv:1186  %tmp251 = add i3 %tmp922_cast, %tmp921_cast

]]></node>
<StgValue><ssdm name="tmp251"/></StgValue>
</operation>

<operation id="1248" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1290" bw="4" op_0_bw="3">
<![CDATA[
.preheader.preheader_ifconv:1187  %tmp920_cast = zext i3 %tmp251 to i4

]]></node>
<StgValue><ssdm name="tmp920_cast"/></StgValue>
</operation>

<operation id="1249" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1291" bw="3" op_0_bw="2">
<![CDATA[
.preheader.preheader_ifconv:1188  %tmp924_cast = zext i2 %tmp165 to i3

]]></node>
<StgValue><ssdm name="tmp924_cast"/></StgValue>
</operation>

<operation id="1250" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1292" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader.preheader_ifconv:1189  %tmp252 = add i2 %tmp_74_3_6_cast, %tmp_74_5_8_cast

]]></node>
<StgValue><ssdm name="tmp252"/></StgValue>
</operation>

<operation id="1251" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1293" bw="3" op_0_bw="2">
<![CDATA[
.preheader.preheader_ifconv:1190  %tmp925_cast = zext i2 %tmp252 to i3

]]></node>
<StgValue><ssdm name="tmp925_cast"/></StgValue>
</operation>

<operation id="1252" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1294" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader.preheader_ifconv:1191  %tmp253 = add i3 %tmp925_cast, %tmp924_cast

]]></node>
<StgValue><ssdm name="tmp253"/></StgValue>
</operation>

<operation id="1253" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1295" bw="4" op_0_bw="3">
<![CDATA[
.preheader.preheader_ifconv:1192  %tmp923_cast = zext i3 %tmp253 to i4

]]></node>
<StgValue><ssdm name="tmp923_cast"/></StgValue>
</operation>

<operation id="1254" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1296" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader.preheader_ifconv:1193  %neighbours_V_8_5_8 = add i4 %tmp923_cast, %tmp920_cast

]]></node>
<StgValue><ssdm name="neighbours_V_8_5_8"/></StgValue>
</operation>

<operation id="1255" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1297" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
.preheader.preheader_ifconv:1194  %value_V_5_8 = call i32 @_ssdm_op_BitSet.i32.i32.i32.i1(i32 %p_0926_1_5_7, i32 8, i1 %tmp_59)

]]></node>
<StgValue><ssdm name="value_V_5_8"/></StgValue>
</operation>

<operation id="1256" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1298" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader_ifconv:1195  %value_V_1_5_8 = or i32 %p_0926_1_5_7, 256

]]></node>
<StgValue><ssdm name="value_V_1_5_8"/></StgValue>
</operation>

<operation id="1257" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1299" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader.preheader_ifconv:1196  %sel_tmp174 = icmp eq i4 %neighbours_V_8_5_8, 3

]]></node>
<StgValue><ssdm name="sel_tmp174"/></StgValue>
</operation>

<operation id="1258" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1300" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader.preheader_ifconv:1197  %sel_tmp175 = select i1 %sel_tmp174, i32 %value_V_1_5_8, i32 %p_0926_1_5_7

]]></node>
<StgValue><ssdm name="sel_tmp175"/></StgValue>
</operation>

<operation id="1259" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1301" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader.preheader_ifconv:1198  %sel_tmp176 = icmp eq i4 %neighbours_V_8_5_8, 2

]]></node>
<StgValue><ssdm name="sel_tmp176"/></StgValue>
</operation>

<operation id="1260" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1302" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader.preheader_ifconv:1199  %p_0926_1_5_8 = select i1 %sel_tmp176, i32 %value_V_5_8, i32 %sel_tmp175

]]></node>
<StgValue><ssdm name="p_0926_1_5_8"/></StgValue>
</operation>

<operation id="1261" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1303" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader.preheader_ifconv:1200  %tmp254 = add i2 %tmp_74_3_7_cast, %tmp_74_4_7_cast

]]></node>
<StgValue><ssdm name="tmp254"/></StgValue>
</operation>

<operation id="1262" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1304" bw="3" op_0_bw="2">
<![CDATA[
.preheader.preheader_ifconv:1201  %tmp928_cast = zext i2 %tmp254 to i3

]]></node>
<StgValue><ssdm name="tmp928_cast"/></StgValue>
</operation>

<operation id="1263" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1305" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader.preheader_ifconv:1202  %tmp255 = add i2 %tmp_74_5_8_cast, %tmp_74_5_7_cast

]]></node>
<StgValue><ssdm name="tmp255"/></StgValue>
</operation>

<operation id="1264" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1306" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader.preheader_ifconv:1203  %tmp256 = add i2 %tmp255, %tmp_74_3_8_cast

]]></node>
<StgValue><ssdm name="tmp256"/></StgValue>
</operation>

<operation id="1265" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1307" bw="3" op_0_bw="2">
<![CDATA[
.preheader.preheader_ifconv:1204  %tmp929_cast = zext i2 %tmp256 to i3

]]></node>
<StgValue><ssdm name="tmp929_cast"/></StgValue>
</operation>

<operation id="1266" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1308" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader.preheader_ifconv:1205  %neighbours_V_7_5_9 = add i3 %tmp929_cast, %tmp928_cast

]]></node>
<StgValue><ssdm name="neighbours_V_7_5_9"/></StgValue>
</operation>

<operation id="1267" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1309" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
.preheader.preheader_ifconv:1206  %value_V_5_9 = call i32 @_ssdm_op_BitSet.i32.i32.i32.i1(i32 %p_0926_1_5_8, i32 9, i1 %tmp_60)

]]></node>
<StgValue><ssdm name="value_V_5_9"/></StgValue>
</operation>

<operation id="1268" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1310" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader_ifconv:1207  %value_V_1_5_9 = or i32 %p_0926_1_5_8, 512

]]></node>
<StgValue><ssdm name="value_V_1_5_9"/></StgValue>
</operation>

<operation id="1269" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1311" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader.preheader_ifconv:1208  %sel_tmp177 = icmp eq i3 %neighbours_V_7_5_9, 3

]]></node>
<StgValue><ssdm name="sel_tmp177"/></StgValue>
</operation>

<operation id="1270" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1312" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader.preheader_ifconv:1209  %sel_tmp178 = select i1 %sel_tmp177, i32 %value_V_1_5_9, i32 %p_0926_1_5_8

]]></node>
<StgValue><ssdm name="sel_tmp178"/></StgValue>
</operation>

<operation id="1271" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1313" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader.preheader_ifconv:1210  %sel_tmp179 = icmp eq i3 %neighbours_V_7_5_9, 2

]]></node>
<StgValue><ssdm name="sel_tmp179"/></StgValue>
</operation>

<operation id="1272" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1314" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader.preheader_ifconv:1211  %tmp_V_7 = select i1 %sel_tmp179, i32 %value_V_5_9, i32 %sel_tmp178

]]></node>
<StgValue><ssdm name="tmp_V_7"/></StgValue>
</operation>

<operation id="1273" st_id="9" stage="1" lat="1">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1315" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader.preheader_ifconv:1212  call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %output_V_V, i32 %tmp_V_7)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1274" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="141">
<or_exp><and_exp><literal name="sel_tmp191" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1376" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
.preheader.preheader_ifconv:1273  %value_V_6_3 = call i32 @_ssdm_op_BitSet.i32.i32.i32.i1(i32 %p_0926_1_6_2, i32 3, i1 %tmp_64)

]]></node>
<StgValue><ssdm name="value_V_6_3"/></StgValue>
</operation>

<operation id="1275" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="143">
<or_exp><and_exp><literal name="sel_tmp189" val="1"/>
<literal name="sel_tmp191" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1377" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader_ifconv:1274  %value_V_1_6_3 = or i32 %p_0926_1_6_2, 8

]]></node>
<StgValue><ssdm name="value_V_1_6_3"/></StgValue>
</operation>

<operation id="1276" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="142">
<or_exp><and_exp><literal name="sel_tmp191" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1379" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader.preheader_ifconv:1276  %sel_tmp190 = select i1 %sel_tmp189, i32 %value_V_1_6_3, i32 %p_0926_1_6_2

]]></node>
<StgValue><ssdm name="sel_tmp190"/></StgValue>
</operation>

<operation id="1277" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1381" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader.preheader_ifconv:1278  %p_0926_1_6_3 = select i1 %sel_tmp191, i32 %value_V_6_3, i32 %sel_tmp190

]]></node>
<StgValue><ssdm name="p_0926_1_6_3"/></StgValue>
</operation>

<operation id="1278" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="148">
<or_exp><and_exp><literal name="sel_tmp194" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1394" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
.preheader.preheader_ifconv:1291  %value_V_6_4 = call i32 @_ssdm_op_BitSet.i32.i32.i32.i1(i32 %p_0926_1_6_3, i32 4, i1 %tmp_65)

]]></node>
<StgValue><ssdm name="value_V_6_4"/></StgValue>
</operation>

<operation id="1279" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="150">
<or_exp><and_exp><literal name="sel_tmp192" val="1"/>
<literal name="sel_tmp194" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1395" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader_ifconv:1292  %value_V_1_6_4 = or i32 %p_0926_1_6_3, 16

]]></node>
<StgValue><ssdm name="value_V_1_6_4"/></StgValue>
</operation>

<operation id="1280" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="149">
<or_exp><and_exp><literal name="sel_tmp194" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1397" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader.preheader_ifconv:1294  %sel_tmp193 = select i1 %sel_tmp192, i32 %value_V_1_6_4, i32 %p_0926_1_6_3

]]></node>
<StgValue><ssdm name="sel_tmp193"/></StgValue>
</operation>

<operation id="1281" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1399" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader.preheader_ifconv:1296  %p_0926_1_6_4 = select i1 %sel_tmp194, i32 %value_V_6_4, i32 %sel_tmp193

]]></node>
<StgValue><ssdm name="p_0926_1_6_4"/></StgValue>
</operation>

<operation id="1282" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1400" bw="2" op_0_bw="1">
<![CDATA[
.preheader.preheader_ifconv:1297  %tmp_74_6_5_cast = zext i1 %tmp_77 to i2

]]></node>
<StgValue><ssdm name="tmp_74_6_5_cast"/></StgValue>
</operation>

<operation id="1283" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1401" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader.preheader_ifconv:1298  %tmp279 = add i2 %tmp_74_6_3_cast, %tmp_74_6_4_cast

]]></node>
<StgValue><ssdm name="tmp279"/></StgValue>
</operation>

<operation id="1284" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1402" bw="3" op_0_bw="2">
<![CDATA[
.preheader.preheader_ifconv:1299  %tmp986_cast = zext i2 %tmp279 to i3

]]></node>
<StgValue><ssdm name="tmp986_cast"/></StgValue>
</operation>

<operation id="1285" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1403" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader.preheader_ifconv:1300  %tmp280 = add i2 %tmp_74_5_5_cast, %tmp_74_5_3_cast

]]></node>
<StgValue><ssdm name="tmp280"/></StgValue>
</operation>

<operation id="1286" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1404" bw="3" op_0_bw="2">
<![CDATA[
.preheader.preheader_ifconv:1301  %tmp987_cast = zext i2 %tmp280 to i3

]]></node>
<StgValue><ssdm name="tmp987_cast"/></StgValue>
</operation>

<operation id="1287" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1405" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader.preheader_ifconv:1302  %tmp281 = add i3 %tmp987_cast, %tmp986_cast

]]></node>
<StgValue><ssdm name="tmp281"/></StgValue>
</operation>

<operation id="1288" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1406" bw="4" op_0_bw="3">
<![CDATA[
.preheader.preheader_ifconv:1303  %tmp985_cast = zext i3 %tmp281 to i4

]]></node>
<StgValue><ssdm name="tmp985_cast"/></StgValue>
</operation>

<operation id="1289" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1407" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader.preheader_ifconv:1304  %tmp282 = add i2 %tmp_74_4_3_cast, %tmp_74_6_5_cast

]]></node>
<StgValue><ssdm name="tmp282"/></StgValue>
</operation>

<operation id="1290" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1408" bw="3" op_0_bw="2">
<![CDATA[
.preheader.preheader_ifconv:1305  %tmp990_cast = zext i2 %tmp282 to i3

]]></node>
<StgValue><ssdm name="tmp990_cast"/></StgValue>
</operation>

<operation id="1291" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1409" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader.preheader_ifconv:1306  %tmp283 = add i3 %tmp990_cast, %tmp801_cast

]]></node>
<StgValue><ssdm name="tmp283"/></StgValue>
</operation>

<operation id="1292" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1410" bw="4" op_0_bw="3">
<![CDATA[
.preheader.preheader_ifconv:1307  %tmp988_cast = zext i3 %tmp283 to i4

]]></node>
<StgValue><ssdm name="tmp988_cast"/></StgValue>
</operation>

<operation id="1293" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1411" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader.preheader_ifconv:1308  %neighbours_V_8_6_5 = add i4 %tmp988_cast, %tmp985_cast

]]></node>
<StgValue><ssdm name="neighbours_V_8_6_5"/></StgValue>
</operation>

<operation id="1294" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1412" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
.preheader.preheader_ifconv:1309  %value_V_6_5 = call i32 @_ssdm_op_BitSet.i32.i32.i32.i1(i32 %p_0926_1_6_4, i32 5, i1 %tmp_66)

]]></node>
<StgValue><ssdm name="value_V_6_5"/></StgValue>
</operation>

<operation id="1295" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1413" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader_ifconv:1310  %value_V_1_6_5 = or i32 %p_0926_1_6_4, 32

]]></node>
<StgValue><ssdm name="value_V_1_6_5"/></StgValue>
</operation>

<operation id="1296" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1414" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader.preheader_ifconv:1311  %sel_tmp195 = icmp eq i4 %neighbours_V_8_6_5, 3

]]></node>
<StgValue><ssdm name="sel_tmp195"/></StgValue>
</operation>

<operation id="1297" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1415" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader.preheader_ifconv:1312  %sel_tmp196 = select i1 %sel_tmp195, i32 %value_V_1_6_5, i32 %p_0926_1_6_4

]]></node>
<StgValue><ssdm name="sel_tmp196"/></StgValue>
</operation>

<operation id="1298" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1416" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader.preheader_ifconv:1313  %sel_tmp197 = icmp eq i4 %neighbours_V_8_6_5, 2

]]></node>
<StgValue><ssdm name="sel_tmp197"/></StgValue>
</operation>

<operation id="1299" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1417" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader.preheader_ifconv:1314  %p_0926_1_6_5 = select i1 %sel_tmp197, i32 %value_V_6_5, i32 %sel_tmp196

]]></node>
<StgValue><ssdm name="p_0926_1_6_5"/></StgValue>
</operation>

<operation id="1300" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1418" bw="2" op_0_bw="1">
<![CDATA[
.preheader.preheader_ifconv:1315  %tmp_74_6_6_cast = zext i1 %tmp_78 to i2

]]></node>
<StgValue><ssdm name="tmp_74_6_6_cast"/></StgValue>
</operation>

<operation id="1301" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1419" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader.preheader_ifconv:1316  %tmp284 = add i2 %tmp_74_6_4_cast, %tmp_74_6_5_cast

]]></node>
<StgValue><ssdm name="tmp284"/></StgValue>
</operation>

<operation id="1302" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1420" bw="3" op_0_bw="2">
<![CDATA[
.preheader.preheader_ifconv:1317  %tmp997_cast = zext i2 %tmp284 to i3

]]></node>
<StgValue><ssdm name="tmp997_cast"/></StgValue>
</operation>

<operation id="1303" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1421" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader.preheader_ifconv:1318  %tmp285 = add i2 %tmp_74_5_6_cast, %tmp_74_5_4_cast

]]></node>
<StgValue><ssdm name="tmp285"/></StgValue>
</operation>

<operation id="1304" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1422" bw="3" op_0_bw="2">
<![CDATA[
.preheader.preheader_ifconv:1319  %tmp998_cast = zext i2 %tmp285 to i3

]]></node>
<StgValue><ssdm name="tmp998_cast"/></StgValue>
</operation>

<operation id="1305" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1423" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader.preheader_ifconv:1320  %tmp286 = add i3 %tmp998_cast, %tmp997_cast

]]></node>
<StgValue><ssdm name="tmp286"/></StgValue>
</operation>

<operation id="1306" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1424" bw="4" op_0_bw="3">
<![CDATA[
.preheader.preheader_ifconv:1321  %tmp996_cast = zext i3 %tmp286 to i4

]]></node>
<StgValue><ssdm name="tmp996_cast"/></StgValue>
</operation>

<operation id="1307" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1425" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader.preheader_ifconv:1322  %tmp287 = add i2 %tmp_74_4_4_cast, %tmp_74_6_6_cast

]]></node>
<StgValue><ssdm name="tmp287"/></StgValue>
</operation>

<operation id="1308" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1426" bw="3" op_0_bw="2">
<![CDATA[
.preheader.preheader_ifconv:1323  %tmp1001_cast = zext i2 %tmp287 to i3

]]></node>
<StgValue><ssdm name="tmp1001_cast"/></StgValue>
</operation>

<operation id="1309" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1427" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader.preheader_ifconv:1324  %tmp288 = add i3 %tmp1001_cast, %tmp812_cast

]]></node>
<StgValue><ssdm name="tmp288"/></StgValue>
</operation>

<operation id="1310" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1428" bw="4" op_0_bw="3">
<![CDATA[
.preheader.preheader_ifconv:1325  %tmp999_cast = zext i3 %tmp288 to i4

]]></node>
<StgValue><ssdm name="tmp999_cast"/></StgValue>
</operation>

<operation id="1311" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1429" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader.preheader_ifconv:1326  %neighbours_V_8_6_6 = add i4 %tmp999_cast, %tmp996_cast

]]></node>
<StgValue><ssdm name="neighbours_V_8_6_6"/></StgValue>
</operation>

<operation id="1312" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1430" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
.preheader.preheader_ifconv:1327  %value_V_6_6 = call i32 @_ssdm_op_BitSet.i32.i32.i32.i1(i32 %p_0926_1_6_5, i32 6, i1 %tmp_67)

]]></node>
<StgValue><ssdm name="value_V_6_6"/></StgValue>
</operation>

<operation id="1313" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1431" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader_ifconv:1328  %value_V_1_6_6 = or i32 %p_0926_1_6_5, 64

]]></node>
<StgValue><ssdm name="value_V_1_6_6"/></StgValue>
</operation>

<operation id="1314" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1432" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader.preheader_ifconv:1329  %sel_tmp198 = icmp eq i4 %neighbours_V_8_6_6, 3

]]></node>
<StgValue><ssdm name="sel_tmp198"/></StgValue>
</operation>

<operation id="1315" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1433" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader.preheader_ifconv:1330  %sel_tmp199 = select i1 %sel_tmp198, i32 %value_V_1_6_6, i32 %p_0926_1_6_5

]]></node>
<StgValue><ssdm name="sel_tmp199"/></StgValue>
</operation>

<operation id="1316" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1434" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader.preheader_ifconv:1331  %sel_tmp200 = icmp eq i4 %neighbours_V_8_6_6, 2

]]></node>
<StgValue><ssdm name="sel_tmp200"/></StgValue>
</operation>

<operation id="1317" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1435" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader.preheader_ifconv:1332  %p_0926_1_6_6 = select i1 %sel_tmp200, i32 %value_V_6_6, i32 %sel_tmp199

]]></node>
<StgValue><ssdm name="p_0926_1_6_6"/></StgValue>
</operation>

<operation id="1318" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1436" bw="2" op_0_bw="1">
<![CDATA[
.preheader.preheader_ifconv:1333  %tmp_74_6_7_cast = zext i1 %tmp_79 to i2

]]></node>
<StgValue><ssdm name="tmp_74_6_7_cast"/></StgValue>
</operation>

<operation id="1319" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1437" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader.preheader_ifconv:1334  %tmp289 = add i2 %tmp_74_6_5_cast, %tmp_74_6_6_cast

]]></node>
<StgValue><ssdm name="tmp289"/></StgValue>
</operation>

<operation id="1320" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1438" bw="3" op_0_bw="2">
<![CDATA[
.preheader.preheader_ifconv:1335  %tmp1008_cast = zext i2 %tmp289 to i3

]]></node>
<StgValue><ssdm name="tmp1008_cast"/></StgValue>
</operation>

<operation id="1321" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1439" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader.preheader_ifconv:1336  %tmp290 = add i2 %tmp_74_5_7_cast, %tmp_74_5_5_cast

]]></node>
<StgValue><ssdm name="tmp290"/></StgValue>
</operation>

<operation id="1322" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1440" bw="3" op_0_bw="2">
<![CDATA[
.preheader.preheader_ifconv:1337  %tmp1009_cast = zext i2 %tmp290 to i3

]]></node>
<StgValue><ssdm name="tmp1009_cast"/></StgValue>
</operation>

<operation id="1323" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1441" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader.preheader_ifconv:1338  %tmp291 = add i3 %tmp1009_cast, %tmp1008_cast

]]></node>
<StgValue><ssdm name="tmp291"/></StgValue>
</operation>

<operation id="1324" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1442" bw="4" op_0_bw="3">
<![CDATA[
.preheader.preheader_ifconv:1339  %tmp1007_cast = zext i3 %tmp291 to i4

]]></node>
<StgValue><ssdm name="tmp1007_cast"/></StgValue>
</operation>

<operation id="1325" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1443" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader.preheader_ifconv:1340  %tmp292 = add i2 %tmp_74_4_5_cast, %tmp_74_6_7_cast

]]></node>
<StgValue><ssdm name="tmp292"/></StgValue>
</operation>

<operation id="1326" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1444" bw="3" op_0_bw="2">
<![CDATA[
.preheader.preheader_ifconv:1341  %tmp1012_cast = zext i2 %tmp292 to i3

]]></node>
<StgValue><ssdm name="tmp1012_cast"/></StgValue>
</operation>

<operation id="1327" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1445" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader.preheader_ifconv:1342  %tmp293 = add i3 %tmp1012_cast, %tmp823_cast

]]></node>
<StgValue><ssdm name="tmp293"/></StgValue>
</operation>

<operation id="1328" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1446" bw="4" op_0_bw="3">
<![CDATA[
.preheader.preheader_ifconv:1343  %tmp1010_cast = zext i3 %tmp293 to i4

]]></node>
<StgValue><ssdm name="tmp1010_cast"/></StgValue>
</operation>

<operation id="1329" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1447" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader.preheader_ifconv:1344  %neighbours_V_8_6_7 = add i4 %tmp1010_cast, %tmp1007_cast

]]></node>
<StgValue><ssdm name="neighbours_V_8_6_7"/></StgValue>
</operation>

<operation id="1330" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1450" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader.preheader_ifconv:1347  %sel_tmp201 = icmp eq i4 %neighbours_V_8_6_7, 3

]]></node>
<StgValue><ssdm name="sel_tmp201"/></StgValue>
</operation>

<operation id="1331" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1452" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader.preheader_ifconv:1349  %sel_tmp203 = icmp eq i4 %neighbours_V_8_6_7, 2

]]></node>
<StgValue><ssdm name="sel_tmp203"/></StgValue>
</operation>

<operation id="1332" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1486" bw="2" op_0_bw="1">
<![CDATA[
.preheader.preheader_ifconv:1383  %tmp_49_7_cast = zext i1 %tmp_81 to i2

]]></node>
<StgValue><ssdm name="tmp_49_7_cast"/></StgValue>
</operation>

<operation id="1333" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1487" bw="2" op_0_bw="1">
<![CDATA[
.preheader.preheader_ifconv:1384  %tmp_52_7_cast = zext i1 %tmp_82 to i2

]]></node>
<StgValue><ssdm name="tmp_52_7_cast"/></StgValue>
</operation>

<operation id="1334" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1488" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader.preheader_ifconv:1385  %tmp302 = add i2 %tmp_52_5_cast, %tmp_52_6_cast

]]></node>
<StgValue><ssdm name="tmp302"/></StgValue>
</operation>

<operation id="1335" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1489" bw="3" op_0_bw="2">
<![CDATA[
.preheader.preheader_ifconv:1386  %tmp1031_cast = zext i2 %tmp302 to i3

]]></node>
<StgValue><ssdm name="tmp1031_cast"/></StgValue>
</operation>

<operation id="1336" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1490" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader.preheader_ifconv:1387  %tmp303 = add i2 %tmp_49_7_cast, %tmp_52_7_cast

]]></node>
<StgValue><ssdm name="tmp303"/></StgValue>
</operation>

<operation id="1337" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1491" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader.preheader_ifconv:1388  %tmp304 = add i2 %tmp303, %tmp_49_5_cast

]]></node>
<StgValue><ssdm name="tmp304"/></StgValue>
</operation>

<operation id="1338" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1492" bw="3" op_0_bw="2">
<![CDATA[
.preheader.preheader_ifconv:1389  %tmp1032_cast = zext i2 %tmp304 to i3

]]></node>
<StgValue><ssdm name="tmp1032_cast"/></StgValue>
</operation>

<operation id="1339" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1493" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader.preheader_ifconv:1390  %neighbours_V_6_7 = add i3 %tmp1032_cast, %tmp1031_cast

]]></node>
<StgValue><ssdm name="neighbours_V_6_7"/></StgValue>
</operation>

<operation id="1340" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1494" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
.preheader.preheader_ifconv:1391  %value_V_7 = call i32 @_ssdm_op_BitSet.i32.i32.i32.i1(i32 0, i32 0, i1 %tmp_71)

]]></node>
<StgValue><ssdm name="value_V_7"/></StgValue>
</operation>

<operation id="1341" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1495" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader.preheader_ifconv:1392  %sel_tmp210 = icmp eq i3 %neighbours_V_6_7, 3

]]></node>
<StgValue><ssdm name="sel_tmp210"/></StgValue>
</operation>

<operation id="1342" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1496" bw="32" op_0_bw="1">
<![CDATA[
.preheader.preheader_ifconv:1393  %sel_tmp211 = zext i1 %sel_tmp210 to i32

]]></node>
<StgValue><ssdm name="sel_tmp211"/></StgValue>
</operation>

<operation id="1343" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1497" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader.preheader_ifconv:1394  %sel_tmp212 = icmp eq i3 %neighbours_V_6_7, 2

]]></node>
<StgValue><ssdm name="sel_tmp212"/></StgValue>
</operation>

<operation id="1344" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1498" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader.preheader_ifconv:1395  %p_0926_1_7 = select i1 %sel_tmp212, i32 %value_V_7, i32 %sel_tmp211

]]></node>
<StgValue><ssdm name="p_0926_1_7"/></StgValue>
</operation>

<operation id="1345" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1499" bw="2" op_0_bw="1">
<![CDATA[
.preheader.preheader_ifconv:1396  %tmp_74_7_1_cast = zext i1 %tmp_83 to i2

]]></node>
<StgValue><ssdm name="tmp_74_7_1_cast"/></StgValue>
</operation>

<operation id="1346" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1500" bw="3" op_0_bw="2">
<![CDATA[
.preheader.preheader_ifconv:1397  %tmp1040_cast = zext i2 %tmp303 to i3

]]></node>
<StgValue><ssdm name="tmp1040_cast"/></StgValue>
</operation>

<operation id="1347" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1501" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader.preheader_ifconv:1398  %tmp305 = add i2 %tmp_74_6_1_cast, %tmp_49_6_cast

]]></node>
<StgValue><ssdm name="tmp305"/></StgValue>
</operation>

<operation id="1348" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1502" bw="3" op_0_bw="2">
<![CDATA[
.preheader.preheader_ifconv:1399  %tmp1041_cast = zext i2 %tmp305 to i3

]]></node>
<StgValue><ssdm name="tmp1041_cast"/></StgValue>
</operation>

<operation id="1349" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1503" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader.preheader_ifconv:1400  %tmp306 = add i3 %tmp1041_cast, %tmp1040_cast

]]></node>
<StgValue><ssdm name="tmp306"/></StgValue>
</operation>

<operation id="1350" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1504" bw="4" op_0_bw="3">
<![CDATA[
.preheader.preheader_ifconv:1401  %tmp1039_cast = zext i3 %tmp306 to i4

]]></node>
<StgValue><ssdm name="tmp1039_cast"/></StgValue>
</operation>

<operation id="1351" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1505" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader.preheader_ifconv:1402  %tmp307 = add i2 %tmp_49_5_cast, %tmp_74_7_1_cast

]]></node>
<StgValue><ssdm name="tmp307"/></StgValue>
</operation>

<operation id="1352" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1506" bw="3" op_0_bw="2">
<![CDATA[
.preheader.preheader_ifconv:1403  %tmp1044_cast = zext i2 %tmp307 to i3

]]></node>
<StgValue><ssdm name="tmp1044_cast"/></StgValue>
</operation>

<operation id="1353" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1507" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader.preheader_ifconv:1404  %tmp308 = add i3 %tmp1044_cast, %tmp855_cast

]]></node>
<StgValue><ssdm name="tmp308"/></StgValue>
</operation>

<operation id="1354" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1508" bw="4" op_0_bw="3">
<![CDATA[
.preheader.preheader_ifconv:1405  %tmp1042_cast = zext i3 %tmp308 to i4

]]></node>
<StgValue><ssdm name="tmp1042_cast"/></StgValue>
</operation>

<operation id="1355" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1509" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader.preheader_ifconv:1406  %neighbours_V_8_7_1 = add i4 %tmp1042_cast, %tmp1039_cast

]]></node>
<StgValue><ssdm name="neighbours_V_8_7_1"/></StgValue>
</operation>

<operation id="1356" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1510" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
.preheader.preheader_ifconv:1407  %value_V_7_1 = call i32 @_ssdm_op_BitSet.i32.i32.i32.i1(i32 %p_0926_1_7, i32 1, i1 %tmp_72)

]]></node>
<StgValue><ssdm name="value_V_7_1"/></StgValue>
</operation>

<operation id="1357" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1511" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader_ifconv:1408  %value_V_1_7_1 = or i32 %p_0926_1_7, 2

]]></node>
<StgValue><ssdm name="value_V_1_7_1"/></StgValue>
</operation>

<operation id="1358" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1512" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader.preheader_ifconv:1409  %sel_tmp213 = icmp eq i4 %neighbours_V_8_7_1, 3

]]></node>
<StgValue><ssdm name="sel_tmp213"/></StgValue>
</operation>

<operation id="1359" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1513" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader.preheader_ifconv:1410  %sel_tmp214 = select i1 %sel_tmp213, i32 %value_V_1_7_1, i32 %p_0926_1_7

]]></node>
<StgValue><ssdm name="sel_tmp214"/></StgValue>
</operation>

<operation id="1360" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1514" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader.preheader_ifconv:1411  %sel_tmp215 = icmp eq i4 %neighbours_V_8_7_1, 2

]]></node>
<StgValue><ssdm name="sel_tmp215"/></StgValue>
</operation>

<operation id="1361" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1515" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader.preheader_ifconv:1412  %p_0926_1_7_1 = select i1 %sel_tmp215, i32 %value_V_7_1, i32 %sel_tmp214

]]></node>
<StgValue><ssdm name="p_0926_1_7_1"/></StgValue>
</operation>

<operation id="1362" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1516" bw="2" op_0_bw="1">
<![CDATA[
.preheader.preheader_ifconv:1413  %tmp_74_7_2_cast = zext i1 %tmp_84 to i2

]]></node>
<StgValue><ssdm name="tmp_74_7_2_cast"/></StgValue>
</operation>

<operation id="1363" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1517" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader.preheader_ifconv:1414  %tmp309 = add i2 %tmp_52_7_cast, %tmp_74_7_1_cast

]]></node>
<StgValue><ssdm name="tmp309"/></StgValue>
</operation>

<operation id="1364" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1518" bw="3" op_0_bw="2">
<![CDATA[
.preheader.preheader_ifconv:1415  %tmp1051_cast = zext i2 %tmp309 to i3

]]></node>
<StgValue><ssdm name="tmp1051_cast"/></StgValue>
</operation>

<operation id="1365" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1519" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader.preheader_ifconv:1416  %tmp310 = add i2 %tmp_74_6_2_cast, %tmp_52_6_cast

]]></node>
<StgValue><ssdm name="tmp310"/></StgValue>
</operation>

<operation id="1366" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1520" bw="3" op_0_bw="2">
<![CDATA[
.preheader.preheader_ifconv:1417  %tmp1052_cast = zext i2 %tmp310 to i3

]]></node>
<StgValue><ssdm name="tmp1052_cast"/></StgValue>
</operation>

<operation id="1367" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1521" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader.preheader_ifconv:1418  %tmp311 = add i3 %tmp1052_cast, %tmp1051_cast

]]></node>
<StgValue><ssdm name="tmp311"/></StgValue>
</operation>

<operation id="1368" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1522" bw="4" op_0_bw="3">
<![CDATA[
.preheader.preheader_ifconv:1419  %tmp1050_cast = zext i3 %tmp311 to i4

]]></node>
<StgValue><ssdm name="tmp1050_cast"/></StgValue>
</operation>

<operation id="1369" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1523" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader.preheader_ifconv:1420  %tmp312 = add i2 %tmp_52_5_cast, %tmp_74_7_2_cast

]]></node>
<StgValue><ssdm name="tmp312"/></StgValue>
</operation>

<operation id="1370" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1524" bw="3" op_0_bw="2">
<![CDATA[
.preheader.preheader_ifconv:1421  %tmp1055_cast = zext i2 %tmp312 to i3

]]></node>
<StgValue><ssdm name="tmp1055_cast"/></StgValue>
</operation>

<operation id="1371" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1525" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader.preheader_ifconv:1422  %tmp313 = add i3 %tmp1055_cast, %tmp866_cast

]]></node>
<StgValue><ssdm name="tmp313"/></StgValue>
</operation>

<operation id="1372" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1526" bw="4" op_0_bw="3">
<![CDATA[
.preheader.preheader_ifconv:1423  %tmp1053_cast = zext i3 %tmp313 to i4

]]></node>
<StgValue><ssdm name="tmp1053_cast"/></StgValue>
</operation>

<operation id="1373" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1527" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader.preheader_ifconv:1424  %neighbours_V_8_7_2 = add i4 %tmp1053_cast, %tmp1050_cast

]]></node>
<StgValue><ssdm name="neighbours_V_8_7_2"/></StgValue>
</operation>

<operation id="1374" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1528" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
.preheader.preheader_ifconv:1425  %value_V_7_2 = call i32 @_ssdm_op_BitSet.i32.i32.i32.i1(i32 %p_0926_1_7_1, i32 2, i1 %tmp_73)

]]></node>
<StgValue><ssdm name="value_V_7_2"/></StgValue>
</operation>

<operation id="1375" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1529" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader_ifconv:1426  %value_V_1_7_2 = or i32 %p_0926_1_7_1, 4

]]></node>
<StgValue><ssdm name="value_V_1_7_2"/></StgValue>
</operation>

<operation id="1376" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1530" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader.preheader_ifconv:1427  %sel_tmp216 = icmp eq i4 %neighbours_V_8_7_2, 3

]]></node>
<StgValue><ssdm name="sel_tmp216"/></StgValue>
</operation>

<operation id="1377" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1531" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader.preheader_ifconv:1428  %sel_tmp217 = select i1 %sel_tmp216, i32 %value_V_1_7_2, i32 %p_0926_1_7_1

]]></node>
<StgValue><ssdm name="sel_tmp217"/></StgValue>
</operation>

<operation id="1378" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1532" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader.preheader_ifconv:1429  %sel_tmp218 = icmp eq i4 %neighbours_V_8_7_2, 2

]]></node>
<StgValue><ssdm name="sel_tmp218"/></StgValue>
</operation>

<operation id="1379" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1533" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader.preheader_ifconv:1430  %p_0926_1_7_2 = select i1 %sel_tmp218, i32 %value_V_7_2, i32 %sel_tmp217

]]></node>
<StgValue><ssdm name="p_0926_1_7_2"/></StgValue>
</operation>

<operation id="1380" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1534" bw="2" op_0_bw="1">
<![CDATA[
.preheader.preheader_ifconv:1431  %tmp_74_7_3_cast = zext i1 %tmp_85 to i2

]]></node>
<StgValue><ssdm name="tmp_74_7_3_cast"/></StgValue>
</operation>

<operation id="1381" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1535" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader.preheader_ifconv:1432  %tmp314 = add i2 %tmp_74_7_1_cast, %tmp_74_7_2_cast

]]></node>
<StgValue><ssdm name="tmp314"/></StgValue>
</operation>

<operation id="1382" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1536" bw="3" op_0_bw="2">
<![CDATA[
.preheader.preheader_ifconv:1433  %tmp1062_cast = zext i2 %tmp314 to i3

]]></node>
<StgValue><ssdm name="tmp1062_cast"/></StgValue>
</operation>

<operation id="1383" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1537" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader.preheader_ifconv:1434  %tmp315 = add i2 %tmp_74_6_3_cast, %tmp_74_6_1_cast

]]></node>
<StgValue><ssdm name="tmp315"/></StgValue>
</operation>

<operation id="1384" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1538" bw="3" op_0_bw="2">
<![CDATA[
.preheader.preheader_ifconv:1435  %tmp1063_cast = zext i2 %tmp315 to i3

]]></node>
<StgValue><ssdm name="tmp1063_cast"/></StgValue>
</operation>

<operation id="1385" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1539" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader.preheader_ifconv:1436  %tmp316 = add i3 %tmp1063_cast, %tmp1062_cast

]]></node>
<StgValue><ssdm name="tmp316"/></StgValue>
</operation>

<operation id="1386" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1540" bw="4" op_0_bw="3">
<![CDATA[
.preheader.preheader_ifconv:1437  %tmp1061_cast = zext i3 %tmp316 to i4

]]></node>
<StgValue><ssdm name="tmp1061_cast"/></StgValue>
</operation>

<operation id="1387" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1541" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader.preheader_ifconv:1438  %tmp317 = add i2 %tmp_74_5_1_cast, %tmp_74_7_3_cast

]]></node>
<StgValue><ssdm name="tmp317"/></StgValue>
</operation>

<operation id="1388" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1542" bw="3" op_0_bw="2">
<![CDATA[
.preheader.preheader_ifconv:1439  %tmp1066_cast = zext i2 %tmp317 to i3

]]></node>
<StgValue><ssdm name="tmp1066_cast"/></StgValue>
</operation>

<operation id="1389" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1543" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader.preheader_ifconv:1440  %tmp318 = add i3 %tmp1066_cast, %tmp877_cast

]]></node>
<StgValue><ssdm name="tmp318"/></StgValue>
</operation>

<operation id="1390" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1544" bw="4" op_0_bw="3">
<![CDATA[
.preheader.preheader_ifconv:1441  %tmp1064_cast = zext i3 %tmp318 to i4

]]></node>
<StgValue><ssdm name="tmp1064_cast"/></StgValue>
</operation>

<operation id="1391" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1545" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader.preheader_ifconv:1442  %neighbours_V_8_7_3 = add i4 %tmp1064_cast, %tmp1061_cast

]]></node>
<StgValue><ssdm name="neighbours_V_8_7_3"/></StgValue>
</operation>

<operation id="1392" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1548" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader.preheader_ifconv:1445  %sel_tmp219 = icmp eq i4 %neighbours_V_8_7_3, 3

]]></node>
<StgValue><ssdm name="sel_tmp219"/></StgValue>
</operation>

<operation id="1393" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1550" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader.preheader_ifconv:1447  %sel_tmp221 = icmp eq i4 %neighbours_V_8_7_3, 2

]]></node>
<StgValue><ssdm name="sel_tmp221"/></StgValue>
</operation>

<operation id="1394" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1552" bw="2" op_0_bw="1">
<![CDATA[
.preheader.preheader_ifconv:1449  %tmp_74_7_4_cast = zext i1 %tmp_86 to i2

]]></node>
<StgValue><ssdm name="tmp_74_7_4_cast"/></StgValue>
</operation>

<operation id="1395" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1553" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader.preheader_ifconv:1450  %tmp319 = add i2 %tmp_74_7_2_cast, %tmp_74_7_3_cast

]]></node>
<StgValue><ssdm name="tmp319"/></StgValue>
</operation>

<operation id="1396" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1554" bw="3" op_0_bw="2">
<![CDATA[
.preheader.preheader_ifconv:1451  %tmp1073_cast = zext i2 %tmp319 to i3

]]></node>
<StgValue><ssdm name="tmp1073_cast"/></StgValue>
</operation>

<operation id="1397" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1555" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader.preheader_ifconv:1452  %tmp320 = add i2 %tmp_74_6_4_cast, %tmp_74_6_2_cast

]]></node>
<StgValue><ssdm name="tmp320"/></StgValue>
</operation>

<operation id="1398" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1556" bw="3" op_0_bw="2">
<![CDATA[
.preheader.preheader_ifconv:1453  %tmp1074_cast = zext i2 %tmp320 to i3

]]></node>
<StgValue><ssdm name="tmp1074_cast"/></StgValue>
</operation>

<operation id="1399" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1557" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader.preheader_ifconv:1454  %tmp321 = add i3 %tmp1074_cast, %tmp1073_cast

]]></node>
<StgValue><ssdm name="tmp321"/></StgValue>
</operation>

<operation id="1400" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1558" bw="4" op_0_bw="3">
<![CDATA[
.preheader.preheader_ifconv:1455  %tmp1072_cast = zext i3 %tmp321 to i4

]]></node>
<StgValue><ssdm name="tmp1072_cast"/></StgValue>
</operation>

<operation id="1401" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1559" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader.preheader_ifconv:1456  %tmp322 = add i2 %tmp_74_5_2_cast, %tmp_74_7_4_cast

]]></node>
<StgValue><ssdm name="tmp322"/></StgValue>
</operation>

<operation id="1402" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1560" bw="3" op_0_bw="2">
<![CDATA[
.preheader.preheader_ifconv:1457  %tmp1077_cast = zext i2 %tmp322 to i3

]]></node>
<StgValue><ssdm name="tmp1077_cast"/></StgValue>
</operation>

<operation id="1403" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1561" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader.preheader_ifconv:1458  %tmp323 = add i3 %tmp1077_cast, %tmp888_cast

]]></node>
<StgValue><ssdm name="tmp323"/></StgValue>
</operation>

<operation id="1404" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1562" bw="4" op_0_bw="3">
<![CDATA[
.preheader.preheader_ifconv:1459  %tmp1075_cast = zext i3 %tmp323 to i4

]]></node>
<StgValue><ssdm name="tmp1075_cast"/></StgValue>
</operation>

<operation id="1405" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1563" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader.preheader_ifconv:1460  %neighbours_V_8_7_4 = add i4 %tmp1075_cast, %tmp1072_cast

]]></node>
<StgValue><ssdm name="neighbours_V_8_7_4"/></StgValue>
</operation>

<operation id="1406" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1566" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader.preheader_ifconv:1463  %sel_tmp222 = icmp eq i4 %neighbours_V_8_7_4, 3

]]></node>
<StgValue><ssdm name="sel_tmp222"/></StgValue>
</operation>

<operation id="1407" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1568" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader.preheader_ifconv:1465  %sel_tmp224 = icmp eq i4 %neighbours_V_8_7_4, 2

]]></node>
<StgValue><ssdm name="sel_tmp224"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="1408" st_id="10" stage="1" lat="1">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="300" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader_ifconv:197  %tmp_V_19 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %input_V_V)

]]></node>
<StgValue><ssdm name="tmp_V_19"/></StgValue>
</operation>

<operation id="1409" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="301" bw="1" op_0_bw="32">
<![CDATA[
.preheader.preheader_ifconv:198  %tmp_91 = trunc i32 %tmp_V_19 to i1

]]></node>
<StgValue><ssdm name="tmp_91"/></StgValue>
</operation>

<operation id="1410" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="302" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader_ifconv:199  store i1 %tmp_91, i1* @matrix_V_9_0, align 2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1411" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="303" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader.preheader_ifconv:200  %tmp_92 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %tmp_V_19, i32 1)

]]></node>
<StgValue><ssdm name="tmp_92"/></StgValue>
</operation>

<operation id="1412" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="304" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader_ifconv:201  store i1 %tmp_92, i1* @matrix_V_9_1, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1413" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="305" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader.preheader_ifconv:202  %tmp_93 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %tmp_V_19, i32 2)

]]></node>
<StgValue><ssdm name="tmp_93"/></StgValue>
</operation>

<operation id="1414" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="306" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader_ifconv:203  store i1 %tmp_93, i1* @matrix_V_9_2, align 2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1415" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="307" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader.preheader_ifconv:204  %tmp_94 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %tmp_V_19, i32 3)

]]></node>
<StgValue><ssdm name="tmp_94"/></StgValue>
</operation>

<operation id="1416" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="308" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader_ifconv:205  store i1 %tmp_94, i1* @matrix_V_9_3, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1417" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="309" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader.preheader_ifconv:206  %tmp_95 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %tmp_V_19, i32 4)

]]></node>
<StgValue><ssdm name="tmp_95"/></StgValue>
</operation>

<operation id="1418" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="310" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader_ifconv:207  store i1 %tmp_95, i1* @matrix_V_9_4, align 2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1419" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="311" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader.preheader_ifconv:208  %tmp_96 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %tmp_V_19, i32 5)

]]></node>
<StgValue><ssdm name="tmp_96"/></StgValue>
</operation>

<operation id="1420" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="312" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader_ifconv:209  store i1 %tmp_96, i1* @matrix_V_9_5, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1421" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="313" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader.preheader_ifconv:210  %tmp_97 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %tmp_V_19, i32 6)

]]></node>
<StgValue><ssdm name="tmp_97"/></StgValue>
</operation>

<operation id="1422" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="314" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader_ifconv:211  store i1 %tmp_97, i1* @matrix_V_9_6, align 2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1423" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="315" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader.preheader_ifconv:212  %tmp_98 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %tmp_V_19, i32 7)

]]></node>
<StgValue><ssdm name="tmp_98"/></StgValue>
</operation>

<operation id="1424" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="316" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader_ifconv:213  store i1 %tmp_98, i1* @matrix_V_9_7, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1425" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="317" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader.preheader_ifconv:214  %tmp_99 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %tmp_V_19, i32 8)

]]></node>
<StgValue><ssdm name="tmp_99"/></StgValue>
</operation>

<operation id="1426" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="318" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader_ifconv:215  store i1 %tmp_99, i1* @matrix_V_9_8, align 2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1427" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="319" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader.preheader_ifconv:216  %tmp_100 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %tmp_V_19, i32 9)

]]></node>
<StgValue><ssdm name="tmp_100"/></StgValue>
</operation>

<operation id="1428" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="320" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader_ifconv:217  store i1 %tmp_100, i1* @matrix_V_9_9, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1429" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="155">
<or_exp><and_exp><literal name="sel_tmp203" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1448" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
.preheader.preheader_ifconv:1345  %value_V_6_7 = call i32 @_ssdm_op_BitSet.i32.i32.i32.i1(i32 %p_0926_1_6_6, i32 7, i1 %tmp_68)

]]></node>
<StgValue><ssdm name="value_V_6_7"/></StgValue>
</operation>

<operation id="1430" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="157">
<or_exp><and_exp><literal name="sel_tmp201" val="1"/>
<literal name="sel_tmp203" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1449" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader_ifconv:1346  %value_V_1_6_7 = or i32 %p_0926_1_6_6, 128

]]></node>
<StgValue><ssdm name="value_V_1_6_7"/></StgValue>
</operation>

<operation id="1431" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="156">
<or_exp><and_exp><literal name="sel_tmp203" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1451" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader.preheader_ifconv:1348  %sel_tmp202 = select i1 %sel_tmp201, i32 %value_V_1_6_7, i32 %p_0926_1_6_6

]]></node>
<StgValue><ssdm name="sel_tmp202"/></StgValue>
</operation>

<operation id="1432" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1453" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader.preheader_ifconv:1350  %p_0926_1_6_7 = select i1 %sel_tmp203, i32 %value_V_6_7, i32 %sel_tmp202

]]></node>
<StgValue><ssdm name="p_0926_1_6_7"/></StgValue>
</operation>

<operation id="1433" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1454" bw="2" op_0_bw="1">
<![CDATA[
.preheader.preheader_ifconv:1351  %tmp_74_6_8_cast = zext i1 %tmp_80 to i2

]]></node>
<StgValue><ssdm name="tmp_74_6_8_cast"/></StgValue>
</operation>

<operation id="1434" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1455" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader.preheader_ifconv:1352  %tmp294 = add i2 %tmp_74_6_6_cast, %tmp_74_6_7_cast

]]></node>
<StgValue><ssdm name="tmp294"/></StgValue>
</operation>

<operation id="1435" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1456" bw="3" op_0_bw="2">
<![CDATA[
.preheader.preheader_ifconv:1353  %tmp1019_cast = zext i2 %tmp294 to i3

]]></node>
<StgValue><ssdm name="tmp1019_cast"/></StgValue>
</operation>

<operation id="1436" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1457" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader.preheader_ifconv:1354  %tmp295 = add i2 %tmp_74_5_8_cast, %tmp_74_5_6_cast

]]></node>
<StgValue><ssdm name="tmp295"/></StgValue>
</operation>

<operation id="1437" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1458" bw="3" op_0_bw="2">
<![CDATA[
.preheader.preheader_ifconv:1355  %tmp1020_cast = zext i2 %tmp295 to i3

]]></node>
<StgValue><ssdm name="tmp1020_cast"/></StgValue>
</operation>

<operation id="1438" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1459" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader.preheader_ifconv:1356  %tmp296 = add i3 %tmp1020_cast, %tmp1019_cast

]]></node>
<StgValue><ssdm name="tmp296"/></StgValue>
</operation>

<operation id="1439" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1460" bw="4" op_0_bw="3">
<![CDATA[
.preheader.preheader_ifconv:1357  %tmp1018_cast = zext i3 %tmp296 to i4

]]></node>
<StgValue><ssdm name="tmp1018_cast"/></StgValue>
</operation>

<operation id="1440" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1461" bw="3" op_0_bw="2">
<![CDATA[
.preheader.preheader_ifconv:1358  %tmp1022_cast = zext i2 %tmp210 to i3

]]></node>
<StgValue><ssdm name="tmp1022_cast"/></StgValue>
</operation>

<operation id="1441" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1462" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader.preheader_ifconv:1359  %tmp297 = add i2 %tmp_74_4_6_cast, %tmp_74_6_8_cast

]]></node>
<StgValue><ssdm name="tmp297"/></StgValue>
</operation>

<operation id="1442" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1463" bw="3" op_0_bw="2">
<![CDATA[
.preheader.preheader_ifconv:1360  %tmp1023_cast = zext i2 %tmp297 to i3

]]></node>
<StgValue><ssdm name="tmp1023_cast"/></StgValue>
</operation>

<operation id="1443" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1464" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader.preheader_ifconv:1361  %tmp298 = add i3 %tmp1023_cast, %tmp1022_cast

]]></node>
<StgValue><ssdm name="tmp298"/></StgValue>
</operation>

<operation id="1444" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1465" bw="4" op_0_bw="3">
<![CDATA[
.preheader.preheader_ifconv:1362  %tmp1021_cast = zext i3 %tmp298 to i4

]]></node>
<StgValue><ssdm name="tmp1021_cast"/></StgValue>
</operation>

<operation id="1445" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1466" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader.preheader_ifconv:1363  %neighbours_V_8_6_8 = add i4 %tmp1021_cast, %tmp1018_cast

]]></node>
<StgValue><ssdm name="neighbours_V_8_6_8"/></StgValue>
</operation>

<operation id="1446" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1467" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
.preheader.preheader_ifconv:1364  %value_V_6_8 = call i32 @_ssdm_op_BitSet.i32.i32.i32.i1(i32 %p_0926_1_6_7, i32 8, i1 %tmp_69)

]]></node>
<StgValue><ssdm name="value_V_6_8"/></StgValue>
</operation>

<operation id="1447" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1468" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader_ifconv:1365  %value_V_1_6_8 = or i32 %p_0926_1_6_7, 256

]]></node>
<StgValue><ssdm name="value_V_1_6_8"/></StgValue>
</operation>

<operation id="1448" st_id="10" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1469" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader.preheader_ifconv:1366  %sel_tmp204 = icmp eq i4 %neighbours_V_8_6_8, 3

]]></node>
<StgValue><ssdm name="sel_tmp204"/></StgValue>
</operation>

<operation id="1449" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1470" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader.preheader_ifconv:1367  %sel_tmp205 = select i1 %sel_tmp204, i32 %value_V_1_6_8, i32 %p_0926_1_6_7

]]></node>
<StgValue><ssdm name="sel_tmp205"/></StgValue>
</operation>

<operation id="1450" st_id="10" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1471" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader.preheader_ifconv:1368  %sel_tmp206 = icmp eq i4 %neighbours_V_8_6_8, 2

]]></node>
<StgValue><ssdm name="sel_tmp206"/></StgValue>
</operation>

<operation id="1451" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1472" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader.preheader_ifconv:1369  %p_0926_1_6_8 = select i1 %sel_tmp206, i32 %value_V_6_8, i32 %sel_tmp205

]]></node>
<StgValue><ssdm name="p_0926_1_6_8"/></StgValue>
</operation>

<operation id="1452" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1473" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader.preheader_ifconv:1370  %tmp299 = add i2 %tmp_74_4_7_cast, %tmp_74_5_7_cast

]]></node>
<StgValue><ssdm name="tmp299"/></StgValue>
</operation>

<operation id="1453" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1474" bw="3" op_0_bw="2">
<![CDATA[
.preheader.preheader_ifconv:1371  %tmp1026_cast = zext i2 %tmp299 to i3

]]></node>
<StgValue><ssdm name="tmp1026_cast"/></StgValue>
</operation>

<operation id="1454" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1475" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader.preheader_ifconv:1372  %tmp300 = add i2 %tmp_74_6_8_cast, %tmp_74_6_7_cast

]]></node>
<StgValue><ssdm name="tmp300"/></StgValue>
</operation>

<operation id="1455" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1476" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader.preheader_ifconv:1373  %tmp301 = add i2 %tmp300, %tmp_74_4_8_cast

]]></node>
<StgValue><ssdm name="tmp301"/></StgValue>
</operation>

<operation id="1456" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1477" bw="3" op_0_bw="2">
<![CDATA[
.preheader.preheader_ifconv:1374  %tmp1027_cast = zext i2 %tmp301 to i3

]]></node>
<StgValue><ssdm name="tmp1027_cast"/></StgValue>
</operation>

<operation id="1457" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1478" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader.preheader_ifconv:1375  %neighbours_V_7_6_9 = add i3 %tmp1027_cast, %tmp1026_cast

]]></node>
<StgValue><ssdm name="neighbours_V_7_6_9"/></StgValue>
</operation>

<operation id="1458" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1479" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
.preheader.preheader_ifconv:1376  %value_V_6_9 = call i32 @_ssdm_op_BitSet.i32.i32.i32.i1(i32 %p_0926_1_6_8, i32 9, i1 %tmp_70)

]]></node>
<StgValue><ssdm name="value_V_6_9"/></StgValue>
</operation>

<operation id="1459" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1480" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader_ifconv:1377  %value_V_1_6_9 = or i32 %p_0926_1_6_8, 512

]]></node>
<StgValue><ssdm name="value_V_1_6_9"/></StgValue>
</operation>

<operation id="1460" st_id="10" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1481" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader.preheader_ifconv:1378  %sel_tmp207 = icmp eq i3 %neighbours_V_7_6_9, 3

]]></node>
<StgValue><ssdm name="sel_tmp207"/></StgValue>
</operation>

<operation id="1461" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1482" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader.preheader_ifconv:1379  %sel_tmp208 = select i1 %sel_tmp207, i32 %value_V_1_6_9, i32 %p_0926_1_6_8

]]></node>
<StgValue><ssdm name="sel_tmp208"/></StgValue>
</operation>

<operation id="1462" st_id="10" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1483" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader.preheader_ifconv:1380  %sel_tmp209 = icmp eq i3 %neighbours_V_7_6_9, 2

]]></node>
<StgValue><ssdm name="sel_tmp209"/></StgValue>
</operation>

<operation id="1463" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1484" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader.preheader_ifconv:1381  %tmp_V_8 = select i1 %sel_tmp209, i32 %value_V_6_9, i32 %sel_tmp208

]]></node>
<StgValue><ssdm name="tmp_V_8"/></StgValue>
</operation>

<operation id="1464" st_id="10" stage="1" lat="1">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1485" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader.preheader_ifconv:1382  call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %output_V_V, i32 %tmp_V_8)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1465" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="162">
<or_exp><and_exp><literal name="sel_tmp221" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1546" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
.preheader.preheader_ifconv:1443  %value_V_7_3 = call i32 @_ssdm_op_BitSet.i32.i32.i32.i1(i32 %p_0926_1_7_2, i32 3, i1 %tmp_74)

]]></node>
<StgValue><ssdm name="value_V_7_3"/></StgValue>
</operation>

<operation id="1466" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="164">
<or_exp><and_exp><literal name="sel_tmp219" val="1"/>
<literal name="sel_tmp221" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1547" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader_ifconv:1444  %value_V_1_7_3 = or i32 %p_0926_1_7_2, 8

]]></node>
<StgValue><ssdm name="value_V_1_7_3"/></StgValue>
</operation>

<operation id="1467" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="163">
<or_exp><and_exp><literal name="sel_tmp221" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1549" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader.preheader_ifconv:1446  %sel_tmp220 = select i1 %sel_tmp219, i32 %value_V_1_7_3, i32 %p_0926_1_7_2

]]></node>
<StgValue><ssdm name="sel_tmp220"/></StgValue>
</operation>

<operation id="1468" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1551" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader.preheader_ifconv:1448  %p_0926_1_7_3 = select i1 %sel_tmp221, i32 %value_V_7_3, i32 %sel_tmp220

]]></node>
<StgValue><ssdm name="p_0926_1_7_3"/></StgValue>
</operation>

<operation id="1469" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="169">
<or_exp><and_exp><literal name="sel_tmp224" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1564" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
.preheader.preheader_ifconv:1461  %value_V_7_4 = call i32 @_ssdm_op_BitSet.i32.i32.i32.i1(i32 %p_0926_1_7_3, i32 4, i1 %tmp_75)

]]></node>
<StgValue><ssdm name="value_V_7_4"/></StgValue>
</operation>

<operation id="1470" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="171">
<or_exp><and_exp><literal name="sel_tmp222" val="1"/>
<literal name="sel_tmp224" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1565" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader_ifconv:1462  %value_V_1_7_4 = or i32 %p_0926_1_7_3, 16

]]></node>
<StgValue><ssdm name="value_V_1_7_4"/></StgValue>
</operation>

<operation id="1471" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="170">
<or_exp><and_exp><literal name="sel_tmp224" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1567" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader.preheader_ifconv:1464  %sel_tmp223 = select i1 %sel_tmp222, i32 %value_V_1_7_4, i32 %p_0926_1_7_3

]]></node>
<StgValue><ssdm name="sel_tmp223"/></StgValue>
</operation>

<operation id="1472" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1569" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader.preheader_ifconv:1466  %p_0926_1_7_4 = select i1 %sel_tmp224, i32 %value_V_7_4, i32 %sel_tmp223

]]></node>
<StgValue><ssdm name="p_0926_1_7_4"/></StgValue>
</operation>

<operation id="1473" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1570" bw="2" op_0_bw="1">
<![CDATA[
.preheader.preheader_ifconv:1467  %tmp_74_7_5_cast = zext i1 %tmp_87 to i2

]]></node>
<StgValue><ssdm name="tmp_74_7_5_cast"/></StgValue>
</operation>

<operation id="1474" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1571" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader.preheader_ifconv:1468  %tmp324 = add i2 %tmp_74_7_3_cast, %tmp_74_7_4_cast

]]></node>
<StgValue><ssdm name="tmp324"/></StgValue>
</operation>

<operation id="1475" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1572" bw="3" op_0_bw="2">
<![CDATA[
.preheader.preheader_ifconv:1469  %tmp1084_cast = zext i2 %tmp324 to i3

]]></node>
<StgValue><ssdm name="tmp1084_cast"/></StgValue>
</operation>

<operation id="1476" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1573" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader.preheader_ifconv:1470  %tmp325 = add i2 %tmp_74_6_5_cast, %tmp_74_6_3_cast

]]></node>
<StgValue><ssdm name="tmp325"/></StgValue>
</operation>

<operation id="1477" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1574" bw="3" op_0_bw="2">
<![CDATA[
.preheader.preheader_ifconv:1471  %tmp1085_cast = zext i2 %tmp325 to i3

]]></node>
<StgValue><ssdm name="tmp1085_cast"/></StgValue>
</operation>

<operation id="1478" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1575" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader.preheader_ifconv:1472  %tmp326 = add i3 %tmp1085_cast, %tmp1084_cast

]]></node>
<StgValue><ssdm name="tmp326"/></StgValue>
</operation>

<operation id="1479" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1576" bw="4" op_0_bw="3">
<![CDATA[
.preheader.preheader_ifconv:1473  %tmp1083_cast = zext i3 %tmp326 to i4

]]></node>
<StgValue><ssdm name="tmp1083_cast"/></StgValue>
</operation>

<operation id="1480" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1577" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader.preheader_ifconv:1474  %tmp327 = add i2 %tmp_74_5_3_cast, %tmp_74_7_5_cast

]]></node>
<StgValue><ssdm name="tmp327"/></StgValue>
</operation>

<operation id="1481" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1578" bw="3" op_0_bw="2">
<![CDATA[
.preheader.preheader_ifconv:1475  %tmp1088_cast = zext i2 %tmp327 to i3

]]></node>
<StgValue><ssdm name="tmp1088_cast"/></StgValue>
</operation>

<operation id="1482" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1579" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader.preheader_ifconv:1476  %tmp328 = add i3 %tmp1088_cast, %tmp899_cast

]]></node>
<StgValue><ssdm name="tmp328"/></StgValue>
</operation>

<operation id="1483" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1580" bw="4" op_0_bw="3">
<![CDATA[
.preheader.preheader_ifconv:1477  %tmp1086_cast = zext i3 %tmp328 to i4

]]></node>
<StgValue><ssdm name="tmp1086_cast"/></StgValue>
</operation>

<operation id="1484" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1581" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader.preheader_ifconv:1478  %neighbours_V_8_7_5 = add i4 %tmp1086_cast, %tmp1083_cast

]]></node>
<StgValue><ssdm name="neighbours_V_8_7_5"/></StgValue>
</operation>

<operation id="1485" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1582" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
.preheader.preheader_ifconv:1479  %value_V_7_5 = call i32 @_ssdm_op_BitSet.i32.i32.i32.i1(i32 %p_0926_1_7_4, i32 5, i1 %tmp_76)

]]></node>
<StgValue><ssdm name="value_V_7_5"/></StgValue>
</operation>

<operation id="1486" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1583" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader_ifconv:1480  %value_V_1_7_5 = or i32 %p_0926_1_7_4, 32

]]></node>
<StgValue><ssdm name="value_V_1_7_5"/></StgValue>
</operation>

<operation id="1487" st_id="10" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1584" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader.preheader_ifconv:1481  %sel_tmp225 = icmp eq i4 %neighbours_V_8_7_5, 3

]]></node>
<StgValue><ssdm name="sel_tmp225"/></StgValue>
</operation>

<operation id="1488" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1585" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader.preheader_ifconv:1482  %sel_tmp226 = select i1 %sel_tmp225, i32 %value_V_1_7_5, i32 %p_0926_1_7_4

]]></node>
<StgValue><ssdm name="sel_tmp226"/></StgValue>
</operation>

<operation id="1489" st_id="10" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1586" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader.preheader_ifconv:1483  %sel_tmp227 = icmp eq i4 %neighbours_V_8_7_5, 2

]]></node>
<StgValue><ssdm name="sel_tmp227"/></StgValue>
</operation>

<operation id="1490" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1587" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader.preheader_ifconv:1484  %p_0926_1_7_5 = select i1 %sel_tmp227, i32 %value_V_7_5, i32 %sel_tmp226

]]></node>
<StgValue><ssdm name="p_0926_1_7_5"/></StgValue>
</operation>

<operation id="1491" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1588" bw="2" op_0_bw="1">
<![CDATA[
.preheader.preheader_ifconv:1485  %tmp_74_7_6_cast = zext i1 %tmp_88 to i2

]]></node>
<StgValue><ssdm name="tmp_74_7_6_cast"/></StgValue>
</operation>

<operation id="1492" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1589" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader.preheader_ifconv:1486  %tmp329 = add i2 %tmp_74_7_4_cast, %tmp_74_7_5_cast

]]></node>
<StgValue><ssdm name="tmp329"/></StgValue>
</operation>

<operation id="1493" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1590" bw="3" op_0_bw="2">
<![CDATA[
.preheader.preheader_ifconv:1487  %tmp1095_cast = zext i2 %tmp329 to i3

]]></node>
<StgValue><ssdm name="tmp1095_cast"/></StgValue>
</operation>

<operation id="1494" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1591" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader.preheader_ifconv:1488  %tmp330 = add i2 %tmp_74_6_6_cast, %tmp_74_6_4_cast

]]></node>
<StgValue><ssdm name="tmp330"/></StgValue>
</operation>

<operation id="1495" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1592" bw="3" op_0_bw="2">
<![CDATA[
.preheader.preheader_ifconv:1489  %tmp1096_cast = zext i2 %tmp330 to i3

]]></node>
<StgValue><ssdm name="tmp1096_cast"/></StgValue>
</operation>

<operation id="1496" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1593" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader.preheader_ifconv:1490  %tmp331 = add i3 %tmp1096_cast, %tmp1095_cast

]]></node>
<StgValue><ssdm name="tmp331"/></StgValue>
</operation>

<operation id="1497" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1594" bw="4" op_0_bw="3">
<![CDATA[
.preheader.preheader_ifconv:1491  %tmp1094_cast = zext i3 %tmp331 to i4

]]></node>
<StgValue><ssdm name="tmp1094_cast"/></StgValue>
</operation>

<operation id="1498" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1595" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader.preheader_ifconv:1492  %tmp332 = add i2 %tmp_74_5_4_cast, %tmp_74_7_6_cast

]]></node>
<StgValue><ssdm name="tmp332"/></StgValue>
</operation>

<operation id="1499" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1596" bw="3" op_0_bw="2">
<![CDATA[
.preheader.preheader_ifconv:1493  %tmp1099_cast = zext i2 %tmp332 to i3

]]></node>
<StgValue><ssdm name="tmp1099_cast"/></StgValue>
</operation>

<operation id="1500" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1597" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader.preheader_ifconv:1494  %tmp333 = add i3 %tmp1099_cast, %tmp910_cast

]]></node>
<StgValue><ssdm name="tmp333"/></StgValue>
</operation>

<operation id="1501" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1598" bw="4" op_0_bw="3">
<![CDATA[
.preheader.preheader_ifconv:1495  %tmp1097_cast = zext i3 %tmp333 to i4

]]></node>
<StgValue><ssdm name="tmp1097_cast"/></StgValue>
</operation>

<operation id="1502" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1599" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader.preheader_ifconv:1496  %neighbours_V_8_7_6 = add i4 %tmp1097_cast, %tmp1094_cast

]]></node>
<StgValue><ssdm name="neighbours_V_8_7_6"/></StgValue>
</operation>

<operation id="1503" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1600" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
.preheader.preheader_ifconv:1497  %value_V_7_6 = call i32 @_ssdm_op_BitSet.i32.i32.i32.i1(i32 %p_0926_1_7_5, i32 6, i1 %tmp_77)

]]></node>
<StgValue><ssdm name="value_V_7_6"/></StgValue>
</operation>

<operation id="1504" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1601" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader_ifconv:1498  %value_V_1_7_6 = or i32 %p_0926_1_7_5, 64

]]></node>
<StgValue><ssdm name="value_V_1_7_6"/></StgValue>
</operation>

<operation id="1505" st_id="10" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1602" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader.preheader_ifconv:1499  %sel_tmp228 = icmp eq i4 %neighbours_V_8_7_6, 3

]]></node>
<StgValue><ssdm name="sel_tmp228"/></StgValue>
</operation>

<operation id="1506" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1603" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader.preheader_ifconv:1500  %sel_tmp229 = select i1 %sel_tmp228, i32 %value_V_1_7_6, i32 %p_0926_1_7_5

]]></node>
<StgValue><ssdm name="sel_tmp229"/></StgValue>
</operation>

<operation id="1507" st_id="10" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1604" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader.preheader_ifconv:1501  %sel_tmp230 = icmp eq i4 %neighbours_V_8_7_6, 2

]]></node>
<StgValue><ssdm name="sel_tmp230"/></StgValue>
</operation>

<operation id="1508" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1605" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader.preheader_ifconv:1502  %p_0926_1_7_6 = select i1 %sel_tmp230, i32 %value_V_7_6, i32 %sel_tmp229

]]></node>
<StgValue><ssdm name="p_0926_1_7_6"/></StgValue>
</operation>

<operation id="1509" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1606" bw="2" op_0_bw="1">
<![CDATA[
.preheader.preheader_ifconv:1503  %tmp_74_7_7_cast = zext i1 %tmp_89 to i2

]]></node>
<StgValue><ssdm name="tmp_74_7_7_cast"/></StgValue>
</operation>

<operation id="1510" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1607" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader.preheader_ifconv:1504  %tmp334 = add i2 %tmp_74_7_5_cast, %tmp_74_7_6_cast

]]></node>
<StgValue><ssdm name="tmp334"/></StgValue>
</operation>

<operation id="1511" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1608" bw="3" op_0_bw="2">
<![CDATA[
.preheader.preheader_ifconv:1505  %tmp1106_cast = zext i2 %tmp334 to i3

]]></node>
<StgValue><ssdm name="tmp1106_cast"/></StgValue>
</operation>

<operation id="1512" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1609" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader.preheader_ifconv:1506  %tmp335 = add i2 %tmp_74_6_7_cast, %tmp_74_6_5_cast

]]></node>
<StgValue><ssdm name="tmp335"/></StgValue>
</operation>

<operation id="1513" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1610" bw="3" op_0_bw="2">
<![CDATA[
.preheader.preheader_ifconv:1507  %tmp1107_cast = zext i2 %tmp335 to i3

]]></node>
<StgValue><ssdm name="tmp1107_cast"/></StgValue>
</operation>

<operation id="1514" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1611" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader.preheader_ifconv:1508  %tmp336 = add i3 %tmp1107_cast, %tmp1106_cast

]]></node>
<StgValue><ssdm name="tmp336"/></StgValue>
</operation>

<operation id="1515" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1612" bw="4" op_0_bw="3">
<![CDATA[
.preheader.preheader_ifconv:1509  %tmp1105_cast = zext i3 %tmp336 to i4

]]></node>
<StgValue><ssdm name="tmp1105_cast"/></StgValue>
</operation>

<operation id="1516" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1613" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader.preheader_ifconv:1510  %tmp337 = add i2 %tmp_74_5_5_cast, %tmp_74_7_7_cast

]]></node>
<StgValue><ssdm name="tmp337"/></StgValue>
</operation>

<operation id="1517" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1614" bw="3" op_0_bw="2">
<![CDATA[
.preheader.preheader_ifconv:1511  %tmp1110_cast = zext i2 %tmp337 to i3

]]></node>
<StgValue><ssdm name="tmp1110_cast"/></StgValue>
</operation>

<operation id="1518" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1615" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader.preheader_ifconv:1512  %tmp338 = add i3 %tmp1110_cast, %tmp921_cast

]]></node>
<StgValue><ssdm name="tmp338"/></StgValue>
</operation>

<operation id="1519" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1616" bw="4" op_0_bw="3">
<![CDATA[
.preheader.preheader_ifconv:1513  %tmp1108_cast = zext i3 %tmp338 to i4

]]></node>
<StgValue><ssdm name="tmp1108_cast"/></StgValue>
</operation>

<operation id="1520" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1617" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader.preheader_ifconv:1514  %neighbours_V_8_7_7 = add i4 %tmp1108_cast, %tmp1105_cast

]]></node>
<StgValue><ssdm name="neighbours_V_8_7_7"/></StgValue>
</operation>

<operation id="1521" st_id="10" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1620" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader.preheader_ifconv:1517  %sel_tmp231 = icmp eq i4 %neighbours_V_8_7_7, 3

]]></node>
<StgValue><ssdm name="sel_tmp231"/></StgValue>
</operation>

<operation id="1522" st_id="10" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1622" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader.preheader_ifconv:1519  %sel_tmp233 = icmp eq i4 %neighbours_V_8_7_7, 2

]]></node>
<StgValue><ssdm name="sel_tmp233"/></StgValue>
</operation>

<operation id="1523" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1624" bw="2" op_0_bw="1">
<![CDATA[
.preheader.preheader_ifconv:1521  %tmp_74_7_8_cast = zext i1 %tmp_90 to i2

]]></node>
<StgValue><ssdm name="tmp_74_7_8_cast"/></StgValue>
</operation>

<operation id="1524" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1625" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader.preheader_ifconv:1522  %tmp339 = add i2 %tmp_74_7_6_cast, %tmp_74_7_7_cast

]]></node>
<StgValue><ssdm name="tmp339"/></StgValue>
</operation>

<operation id="1525" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1626" bw="3" op_0_bw="2">
<![CDATA[
.preheader.preheader_ifconv:1523  %tmp1117_cast = zext i2 %tmp339 to i3

]]></node>
<StgValue><ssdm name="tmp1117_cast"/></StgValue>
</operation>

<operation id="1526" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1627" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader.preheader_ifconv:1524  %tmp340 = add i2 %tmp_74_6_8_cast, %tmp_74_6_6_cast

]]></node>
<StgValue><ssdm name="tmp340"/></StgValue>
</operation>

<operation id="1527" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1628" bw="3" op_0_bw="2">
<![CDATA[
.preheader.preheader_ifconv:1525  %tmp1118_cast = zext i2 %tmp340 to i3

]]></node>
<StgValue><ssdm name="tmp1118_cast"/></StgValue>
</operation>

<operation id="1528" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1629" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader.preheader_ifconv:1526  %tmp341 = add i3 %tmp1118_cast, %tmp1117_cast

]]></node>
<StgValue><ssdm name="tmp341"/></StgValue>
</operation>

<operation id="1529" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1630" bw="4" op_0_bw="3">
<![CDATA[
.preheader.preheader_ifconv:1527  %tmp1116_cast = zext i3 %tmp341 to i4

]]></node>
<StgValue><ssdm name="tmp1116_cast"/></StgValue>
</operation>

<operation id="1530" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1631" bw="3" op_0_bw="2">
<![CDATA[
.preheader.preheader_ifconv:1528  %tmp1120_cast = zext i2 %tmp255 to i3

]]></node>
<StgValue><ssdm name="tmp1120_cast"/></StgValue>
</operation>

<operation id="1531" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1632" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader.preheader_ifconv:1529  %tmp342 = add i2 %tmp_74_5_6_cast, %tmp_74_7_8_cast

]]></node>
<StgValue><ssdm name="tmp342"/></StgValue>
</operation>

<operation id="1532" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1633" bw="3" op_0_bw="2">
<![CDATA[
.preheader.preheader_ifconv:1530  %tmp1121_cast = zext i2 %tmp342 to i3

]]></node>
<StgValue><ssdm name="tmp1121_cast"/></StgValue>
</operation>

<operation id="1533" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1634" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader.preheader_ifconv:1531  %tmp343 = add i3 %tmp1121_cast, %tmp1120_cast

]]></node>
<StgValue><ssdm name="tmp343"/></StgValue>
</operation>

<operation id="1534" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1635" bw="4" op_0_bw="3">
<![CDATA[
.preheader.preheader_ifconv:1532  %tmp1119_cast = zext i3 %tmp343 to i4

]]></node>
<StgValue><ssdm name="tmp1119_cast"/></StgValue>
</operation>

<operation id="1535" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1636" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader.preheader_ifconv:1533  %neighbours_V_8_7_8 = add i4 %tmp1119_cast, %tmp1116_cast

]]></node>
<StgValue><ssdm name="neighbours_V_8_7_8"/></StgValue>
</operation>

<operation id="1536" st_id="10" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1639" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader.preheader_ifconv:1536  %sel_tmp234 = icmp eq i4 %neighbours_V_8_7_8, 3

]]></node>
<StgValue><ssdm name="sel_tmp234"/></StgValue>
</operation>

<operation id="1537" st_id="10" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1641" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader.preheader_ifconv:1538  %sel_tmp236 = icmp eq i4 %neighbours_V_8_7_8, 2

]]></node>
<StgValue><ssdm name="sel_tmp236"/></StgValue>
</operation>

<operation id="1538" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1643" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader.preheader_ifconv:1540  %tmp344 = add i2 %tmp_74_5_7_cast, %tmp_74_6_7_cast

]]></node>
<StgValue><ssdm name="tmp344"/></StgValue>
</operation>

<operation id="1539" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1644" bw="3" op_0_bw="2">
<![CDATA[
.preheader.preheader_ifconv:1541  %tmp1124_cast = zext i2 %tmp344 to i3

]]></node>
<StgValue><ssdm name="tmp1124_cast"/></StgValue>
</operation>

<operation id="1540" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1645" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader.preheader_ifconv:1542  %tmp345 = add i2 %tmp_74_7_8_cast, %tmp_74_7_7_cast

]]></node>
<StgValue><ssdm name="tmp345"/></StgValue>
</operation>

<operation id="1541" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1646" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader.preheader_ifconv:1543  %tmp346 = add i2 %tmp345, %tmp_74_5_8_cast

]]></node>
<StgValue><ssdm name="tmp346"/></StgValue>
</operation>

<operation id="1542" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1647" bw="3" op_0_bw="2">
<![CDATA[
.preheader.preheader_ifconv:1544  %tmp1125_cast = zext i2 %tmp346 to i3

]]></node>
<StgValue><ssdm name="tmp1125_cast"/></StgValue>
</operation>

<operation id="1543" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1648" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader.preheader_ifconv:1545  %neighbours_V_7_7_9 = add i3 %tmp1125_cast, %tmp1124_cast

]]></node>
<StgValue><ssdm name="neighbours_V_7_7_9"/></StgValue>
</operation>

<operation id="1544" st_id="10" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1651" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader.preheader_ifconv:1548  %sel_tmp237 = icmp eq i3 %neighbours_V_7_7_9, 3

]]></node>
<StgValue><ssdm name="sel_tmp237"/></StgValue>
</operation>

<operation id="1545" st_id="10" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1653" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader.preheader_ifconv:1550  %sel_tmp239 = icmp eq i3 %neighbours_V_7_7_9, 2

]]></node>
<StgValue><ssdm name="sel_tmp239"/></StgValue>
</operation>

<operation id="1546" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1656" bw="2" op_0_bw="1">
<![CDATA[
.preheader.preheader_ifconv:1553  %tmp_49_8_cast = zext i1 %tmp_91 to i2

]]></node>
<StgValue><ssdm name="tmp_49_8_cast"/></StgValue>
</operation>

<operation id="1547" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1657" bw="2" op_0_bw="1">
<![CDATA[
.preheader.preheader_ifconv:1554  %tmp_52_8_cast = zext i1 %tmp_92 to i2

]]></node>
<StgValue><ssdm name="tmp_52_8_cast"/></StgValue>
</operation>

<operation id="1548" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1658" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader.preheader_ifconv:1555  %tmp347 = add i2 %tmp_52_6_cast, %tmp_52_7_cast

]]></node>
<StgValue><ssdm name="tmp347"/></StgValue>
</operation>

<operation id="1549" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1659" bw="3" op_0_bw="2">
<![CDATA[
.preheader.preheader_ifconv:1556  %tmp1129_cast = zext i2 %tmp347 to i3

]]></node>
<StgValue><ssdm name="tmp1129_cast"/></StgValue>
</operation>

<operation id="1550" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1660" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader.preheader_ifconv:1557  %tmp348 = add i2 %tmp_49_8_cast, %tmp_52_8_cast

]]></node>
<StgValue><ssdm name="tmp348"/></StgValue>
</operation>

<operation id="1551" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1661" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader.preheader_ifconv:1558  %tmp349 = add i2 %tmp348, %tmp_49_6_cast

]]></node>
<StgValue><ssdm name="tmp349"/></StgValue>
</operation>

<operation id="1552" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1662" bw="3" op_0_bw="2">
<![CDATA[
.preheader.preheader_ifconv:1559  %tmp1130_cast = zext i2 %tmp349 to i3

]]></node>
<StgValue><ssdm name="tmp1130_cast"/></StgValue>
</operation>

<operation id="1553" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1663" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader.preheader_ifconv:1560  %neighbours_V_6_8 = add i3 %tmp1130_cast, %tmp1129_cast

]]></node>
<StgValue><ssdm name="neighbours_V_6_8"/></StgValue>
</operation>

<operation id="1554" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1664" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
.preheader.preheader_ifconv:1561  %value_V_8 = call i32 @_ssdm_op_BitSet.i32.i32.i32.i1(i32 0, i32 0, i1 %tmp_81)

]]></node>
<StgValue><ssdm name="value_V_8"/></StgValue>
</operation>

<operation id="1555" st_id="10" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1665" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader.preheader_ifconv:1562  %sel_tmp240 = icmp eq i3 %neighbours_V_6_8, 3

]]></node>
<StgValue><ssdm name="sel_tmp240"/></StgValue>
</operation>

<operation id="1556" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1666" bw="32" op_0_bw="1">
<![CDATA[
.preheader.preheader_ifconv:1563  %sel_tmp241 = zext i1 %sel_tmp240 to i32

]]></node>
<StgValue><ssdm name="sel_tmp241"/></StgValue>
</operation>

<operation id="1557" st_id="10" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1667" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader.preheader_ifconv:1564  %sel_tmp242 = icmp eq i3 %neighbours_V_6_8, 2

]]></node>
<StgValue><ssdm name="sel_tmp242"/></StgValue>
</operation>

<operation id="1558" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1668" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader.preheader_ifconv:1565  %p_0926_1_8 = select i1 %sel_tmp242, i32 %value_V_8, i32 %sel_tmp241

]]></node>
<StgValue><ssdm name="p_0926_1_8"/></StgValue>
</operation>

<operation id="1559" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1669" bw="2" op_0_bw="1">
<![CDATA[
.preheader.preheader_ifconv:1566  %tmp_74_8_1_cast = zext i1 %tmp_93 to i2

]]></node>
<StgValue><ssdm name="tmp_74_8_1_cast"/></StgValue>
</operation>

<operation id="1560" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1670" bw="3" op_0_bw="2">
<![CDATA[
.preheader.preheader_ifconv:1567  %tmp1138_cast = zext i2 %tmp348 to i3

]]></node>
<StgValue><ssdm name="tmp1138_cast"/></StgValue>
</operation>

<operation id="1561" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1671" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader.preheader_ifconv:1568  %tmp350 = add i2 %tmp_74_7_1_cast, %tmp_49_7_cast

]]></node>
<StgValue><ssdm name="tmp350"/></StgValue>
</operation>

<operation id="1562" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1672" bw="3" op_0_bw="2">
<![CDATA[
.preheader.preheader_ifconv:1569  %tmp1139_cast = zext i2 %tmp350 to i3

]]></node>
<StgValue><ssdm name="tmp1139_cast"/></StgValue>
</operation>

<operation id="1563" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1673" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader.preheader_ifconv:1570  %tmp351 = add i3 %tmp1139_cast, %tmp1138_cast

]]></node>
<StgValue><ssdm name="tmp351"/></StgValue>
</operation>

<operation id="1564" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1674" bw="4" op_0_bw="3">
<![CDATA[
.preheader.preheader_ifconv:1571  %tmp1137_cast = zext i3 %tmp351 to i4

]]></node>
<StgValue><ssdm name="tmp1137_cast"/></StgValue>
</operation>

<operation id="1565" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1675" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader.preheader_ifconv:1572  %tmp352 = add i2 %tmp_49_6_cast, %tmp_74_8_1_cast

]]></node>
<StgValue><ssdm name="tmp352"/></StgValue>
</operation>

<operation id="1566" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1676" bw="3" op_0_bw="2">
<![CDATA[
.preheader.preheader_ifconv:1573  %tmp1142_cast = zext i2 %tmp352 to i3

]]></node>
<StgValue><ssdm name="tmp1142_cast"/></StgValue>
</operation>

<operation id="1567" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1677" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader.preheader_ifconv:1574  %tmp353 = add i3 %tmp1142_cast, %tmp953_cast

]]></node>
<StgValue><ssdm name="tmp353"/></StgValue>
</operation>

<operation id="1568" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1678" bw="4" op_0_bw="3">
<![CDATA[
.preheader.preheader_ifconv:1575  %tmp1140_cast = zext i3 %tmp353 to i4

]]></node>
<StgValue><ssdm name="tmp1140_cast"/></StgValue>
</operation>

<operation id="1569" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1679" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader.preheader_ifconv:1576  %neighbours_V_8_8_1 = add i4 %tmp1140_cast, %tmp1137_cast

]]></node>
<StgValue><ssdm name="neighbours_V_8_8_1"/></StgValue>
</operation>

<operation id="1570" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1680" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
.preheader.preheader_ifconv:1577  %value_V_8_1 = call i32 @_ssdm_op_BitSet.i32.i32.i32.i1(i32 %p_0926_1_8, i32 1, i1 %tmp_82)

]]></node>
<StgValue><ssdm name="value_V_8_1"/></StgValue>
</operation>

<operation id="1571" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1681" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader_ifconv:1578  %value_V_1_8_1 = or i32 %p_0926_1_8, 2

]]></node>
<StgValue><ssdm name="value_V_1_8_1"/></StgValue>
</operation>

<operation id="1572" st_id="10" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1682" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader.preheader_ifconv:1579  %sel_tmp243 = icmp eq i4 %neighbours_V_8_8_1, 3

]]></node>
<StgValue><ssdm name="sel_tmp243"/></StgValue>
</operation>

<operation id="1573" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1683" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader.preheader_ifconv:1580  %sel_tmp244 = select i1 %sel_tmp243, i32 %value_V_1_8_1, i32 %p_0926_1_8

]]></node>
<StgValue><ssdm name="sel_tmp244"/></StgValue>
</operation>

<operation id="1574" st_id="10" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1684" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader.preheader_ifconv:1581  %sel_tmp245 = icmp eq i4 %neighbours_V_8_8_1, 2

]]></node>
<StgValue><ssdm name="sel_tmp245"/></StgValue>
</operation>

<operation id="1575" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1685" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader.preheader_ifconv:1582  %p_0926_1_8_1 = select i1 %sel_tmp245, i32 %value_V_8_1, i32 %sel_tmp244

]]></node>
<StgValue><ssdm name="p_0926_1_8_1"/></StgValue>
</operation>

<operation id="1576" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1686" bw="2" op_0_bw="1">
<![CDATA[
.preheader.preheader_ifconv:1583  %tmp_74_8_2_cast = zext i1 %tmp_94 to i2

]]></node>
<StgValue><ssdm name="tmp_74_8_2_cast"/></StgValue>
</operation>

<operation id="1577" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1687" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader.preheader_ifconv:1584  %tmp354 = add i2 %tmp_52_8_cast, %tmp_74_8_1_cast

]]></node>
<StgValue><ssdm name="tmp354"/></StgValue>
</operation>

<operation id="1578" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1688" bw="3" op_0_bw="2">
<![CDATA[
.preheader.preheader_ifconv:1585  %tmp1149_cast = zext i2 %tmp354 to i3

]]></node>
<StgValue><ssdm name="tmp1149_cast"/></StgValue>
</operation>

<operation id="1579" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1689" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader.preheader_ifconv:1586  %tmp355 = add i2 %tmp_74_7_2_cast, %tmp_52_7_cast

]]></node>
<StgValue><ssdm name="tmp355"/></StgValue>
</operation>

<operation id="1580" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1690" bw="3" op_0_bw="2">
<![CDATA[
.preheader.preheader_ifconv:1587  %tmp1150_cast = zext i2 %tmp355 to i3

]]></node>
<StgValue><ssdm name="tmp1150_cast"/></StgValue>
</operation>

<operation id="1581" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1691" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader.preheader_ifconv:1588  %tmp356 = add i3 %tmp1150_cast, %tmp1149_cast

]]></node>
<StgValue><ssdm name="tmp356"/></StgValue>
</operation>

<operation id="1582" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1692" bw="4" op_0_bw="3">
<![CDATA[
.preheader.preheader_ifconv:1589  %tmp1148_cast = zext i3 %tmp356 to i4

]]></node>
<StgValue><ssdm name="tmp1148_cast"/></StgValue>
</operation>

<operation id="1583" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1693" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader.preheader_ifconv:1590  %tmp357 = add i2 %tmp_52_6_cast, %tmp_74_8_2_cast

]]></node>
<StgValue><ssdm name="tmp357"/></StgValue>
</operation>

<operation id="1584" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1694" bw="3" op_0_bw="2">
<![CDATA[
.preheader.preheader_ifconv:1591  %tmp1153_cast = zext i2 %tmp357 to i3

]]></node>
<StgValue><ssdm name="tmp1153_cast"/></StgValue>
</operation>

<operation id="1585" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1695" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader.preheader_ifconv:1592  %tmp358 = add i3 %tmp1153_cast, %tmp964_cast

]]></node>
<StgValue><ssdm name="tmp358"/></StgValue>
</operation>

<operation id="1586" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1696" bw="4" op_0_bw="3">
<![CDATA[
.preheader.preheader_ifconv:1593  %tmp1151_cast = zext i3 %tmp358 to i4

]]></node>
<StgValue><ssdm name="tmp1151_cast"/></StgValue>
</operation>

<operation id="1587" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1697" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader.preheader_ifconv:1594  %neighbours_V_8_8_2 = add i4 %tmp1151_cast, %tmp1148_cast

]]></node>
<StgValue><ssdm name="neighbours_V_8_8_2"/></StgValue>
</operation>

<operation id="1588" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1698" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
.preheader.preheader_ifconv:1595  %value_V_8_2 = call i32 @_ssdm_op_BitSet.i32.i32.i32.i1(i32 %p_0926_1_8_1, i32 2, i1 %tmp_83)

]]></node>
<StgValue><ssdm name="value_V_8_2"/></StgValue>
</operation>

<operation id="1589" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1699" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader_ifconv:1596  %value_V_1_8_2 = or i32 %p_0926_1_8_1, 4

]]></node>
<StgValue><ssdm name="value_V_1_8_2"/></StgValue>
</operation>

<operation id="1590" st_id="10" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1700" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader.preheader_ifconv:1597  %sel_tmp246 = icmp eq i4 %neighbours_V_8_8_2, 3

]]></node>
<StgValue><ssdm name="sel_tmp246"/></StgValue>
</operation>

<operation id="1591" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1701" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader.preheader_ifconv:1598  %sel_tmp247 = select i1 %sel_tmp246, i32 %value_V_1_8_2, i32 %p_0926_1_8_1

]]></node>
<StgValue><ssdm name="sel_tmp247"/></StgValue>
</operation>

<operation id="1592" st_id="10" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1702" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader.preheader_ifconv:1599  %sel_tmp248 = icmp eq i4 %neighbours_V_8_8_2, 2

]]></node>
<StgValue><ssdm name="sel_tmp248"/></StgValue>
</operation>

<operation id="1593" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1703" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader.preheader_ifconv:1600  %p_0926_1_8_2 = select i1 %sel_tmp248, i32 %value_V_8_2, i32 %sel_tmp247

]]></node>
<StgValue><ssdm name="p_0926_1_8_2"/></StgValue>
</operation>

<operation id="1594" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1704" bw="2" op_0_bw="1">
<![CDATA[
.preheader.preheader_ifconv:1601  %tmp_74_8_3_cast = zext i1 %tmp_95 to i2

]]></node>
<StgValue><ssdm name="tmp_74_8_3_cast"/></StgValue>
</operation>

<operation id="1595" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1705" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader.preheader_ifconv:1602  %tmp359 = add i2 %tmp_74_8_1_cast, %tmp_74_8_2_cast

]]></node>
<StgValue><ssdm name="tmp359"/></StgValue>
</operation>

<operation id="1596" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1706" bw="3" op_0_bw="2">
<![CDATA[
.preheader.preheader_ifconv:1603  %tmp1160_cast = zext i2 %tmp359 to i3

]]></node>
<StgValue><ssdm name="tmp1160_cast"/></StgValue>
</operation>

<operation id="1597" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1707" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader.preheader_ifconv:1604  %tmp360 = add i2 %tmp_74_7_3_cast, %tmp_74_7_1_cast

]]></node>
<StgValue><ssdm name="tmp360"/></StgValue>
</operation>

<operation id="1598" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1708" bw="3" op_0_bw="2">
<![CDATA[
.preheader.preheader_ifconv:1605  %tmp1161_cast = zext i2 %tmp360 to i3

]]></node>
<StgValue><ssdm name="tmp1161_cast"/></StgValue>
</operation>

<operation id="1599" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1709" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader.preheader_ifconv:1606  %tmp361 = add i3 %tmp1161_cast, %tmp1160_cast

]]></node>
<StgValue><ssdm name="tmp361"/></StgValue>
</operation>

<operation id="1600" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1710" bw="4" op_0_bw="3">
<![CDATA[
.preheader.preheader_ifconv:1607  %tmp1159_cast = zext i3 %tmp361 to i4

]]></node>
<StgValue><ssdm name="tmp1159_cast"/></StgValue>
</operation>

<operation id="1601" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1711" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader.preheader_ifconv:1608  %tmp362 = add i2 %tmp_74_6_1_cast, %tmp_74_8_3_cast

]]></node>
<StgValue><ssdm name="tmp362"/></StgValue>
</operation>

<operation id="1602" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1712" bw="3" op_0_bw="2">
<![CDATA[
.preheader.preheader_ifconv:1609  %tmp1164_cast = zext i2 %tmp362 to i3

]]></node>
<StgValue><ssdm name="tmp1164_cast"/></StgValue>
</operation>

<operation id="1603" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1713" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader.preheader_ifconv:1610  %tmp363 = add i3 %tmp1164_cast, %tmp975_cast

]]></node>
<StgValue><ssdm name="tmp363"/></StgValue>
</operation>

<operation id="1604" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1714" bw="4" op_0_bw="3">
<![CDATA[
.preheader.preheader_ifconv:1611  %tmp1162_cast = zext i3 %tmp363 to i4

]]></node>
<StgValue><ssdm name="tmp1162_cast"/></StgValue>
</operation>

<operation id="1605" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1715" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader.preheader_ifconv:1612  %neighbours_V_8_8_3 = add i4 %tmp1162_cast, %tmp1159_cast

]]></node>
<StgValue><ssdm name="neighbours_V_8_8_3"/></StgValue>
</operation>

<operation id="1606" st_id="10" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1718" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader.preheader_ifconv:1615  %sel_tmp249 = icmp eq i4 %neighbours_V_8_8_3, 3

]]></node>
<StgValue><ssdm name="sel_tmp249"/></StgValue>
</operation>

<operation id="1607" st_id="10" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1720" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader.preheader_ifconv:1617  %sel_tmp251 = icmp eq i4 %neighbours_V_8_8_3, 2

]]></node>
<StgValue><ssdm name="sel_tmp251"/></StgValue>
</operation>

<operation id="1608" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1722" bw="2" op_0_bw="1">
<![CDATA[
.preheader.preheader_ifconv:1619  %tmp_74_8_4_cast = zext i1 %tmp_96 to i2

]]></node>
<StgValue><ssdm name="tmp_74_8_4_cast"/></StgValue>
</operation>

<operation id="1609" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1723" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader.preheader_ifconv:1620  %tmp364 = add i2 %tmp_74_8_2_cast, %tmp_74_8_3_cast

]]></node>
<StgValue><ssdm name="tmp364"/></StgValue>
</operation>

<operation id="1610" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1724" bw="3" op_0_bw="2">
<![CDATA[
.preheader.preheader_ifconv:1621  %tmp1171_cast = zext i2 %tmp364 to i3

]]></node>
<StgValue><ssdm name="tmp1171_cast"/></StgValue>
</operation>

<operation id="1611" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1725" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader.preheader_ifconv:1622  %tmp365 = add i2 %tmp_74_7_4_cast, %tmp_74_7_2_cast

]]></node>
<StgValue><ssdm name="tmp365"/></StgValue>
</operation>

<operation id="1612" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1726" bw="3" op_0_bw="2">
<![CDATA[
.preheader.preheader_ifconv:1623  %tmp1172_cast = zext i2 %tmp365 to i3

]]></node>
<StgValue><ssdm name="tmp1172_cast"/></StgValue>
</operation>

<operation id="1613" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1727" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader.preheader_ifconv:1624  %tmp366 = add i3 %tmp1172_cast, %tmp1171_cast

]]></node>
<StgValue><ssdm name="tmp366"/></StgValue>
</operation>

<operation id="1614" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1728" bw="4" op_0_bw="3">
<![CDATA[
.preheader.preheader_ifconv:1625  %tmp1170_cast = zext i3 %tmp366 to i4

]]></node>
<StgValue><ssdm name="tmp1170_cast"/></StgValue>
</operation>

<operation id="1615" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1729" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader.preheader_ifconv:1626  %tmp367 = add i2 %tmp_74_6_2_cast, %tmp_74_8_4_cast

]]></node>
<StgValue><ssdm name="tmp367"/></StgValue>
</operation>

<operation id="1616" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1730" bw="3" op_0_bw="2">
<![CDATA[
.preheader.preheader_ifconv:1627  %tmp1175_cast = zext i2 %tmp367 to i3

]]></node>
<StgValue><ssdm name="tmp1175_cast"/></StgValue>
</operation>

<operation id="1617" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1731" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader.preheader_ifconv:1628  %tmp368 = add i3 %tmp1175_cast, %tmp986_cast

]]></node>
<StgValue><ssdm name="tmp368"/></StgValue>
</operation>

<operation id="1618" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1732" bw="4" op_0_bw="3">
<![CDATA[
.preheader.preheader_ifconv:1629  %tmp1173_cast = zext i3 %tmp368 to i4

]]></node>
<StgValue><ssdm name="tmp1173_cast"/></StgValue>
</operation>

<operation id="1619" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1733" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader.preheader_ifconv:1630  %neighbours_V_8_8_4 = add i4 %tmp1173_cast, %tmp1170_cast

]]></node>
<StgValue><ssdm name="neighbours_V_8_8_4"/></StgValue>
</operation>

<operation id="1620" st_id="10" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1736" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader.preheader_ifconv:1633  %sel_tmp252 = icmp eq i4 %neighbours_V_8_8_4, 3

]]></node>
<StgValue><ssdm name="sel_tmp252"/></StgValue>
</operation>

<operation id="1621" st_id="10" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1738" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader.preheader_ifconv:1635  %sel_tmp254 = icmp eq i4 %neighbours_V_8_8_4, 2

]]></node>
<StgValue><ssdm name="sel_tmp254"/></StgValue>
</operation>

<operation id="1622" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1740" bw="2" op_0_bw="1">
<![CDATA[
.preheader.preheader_ifconv:1637  %tmp_74_8_5_cast = zext i1 %tmp_97 to i2

]]></node>
<StgValue><ssdm name="tmp_74_8_5_cast"/></StgValue>
</operation>

<operation id="1623" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1741" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader.preheader_ifconv:1638  %tmp369 = add i2 %tmp_74_8_3_cast, %tmp_74_8_4_cast

]]></node>
<StgValue><ssdm name="tmp369"/></StgValue>
</operation>

<operation id="1624" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1742" bw="3" op_0_bw="2">
<![CDATA[
.preheader.preheader_ifconv:1639  %tmp1182_cast = zext i2 %tmp369 to i3

]]></node>
<StgValue><ssdm name="tmp1182_cast"/></StgValue>
</operation>

<operation id="1625" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1743" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader.preheader_ifconv:1640  %tmp370 = add i2 %tmp_74_7_5_cast, %tmp_74_7_3_cast

]]></node>
<StgValue><ssdm name="tmp370"/></StgValue>
</operation>

<operation id="1626" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1744" bw="3" op_0_bw="2">
<![CDATA[
.preheader.preheader_ifconv:1641  %tmp1183_cast = zext i2 %tmp370 to i3

]]></node>
<StgValue><ssdm name="tmp1183_cast"/></StgValue>
</operation>

<operation id="1627" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1745" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader.preheader_ifconv:1642  %tmp371 = add i3 %tmp1183_cast, %tmp1182_cast

]]></node>
<StgValue><ssdm name="tmp371"/></StgValue>
</operation>

<operation id="1628" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1746" bw="4" op_0_bw="3">
<![CDATA[
.preheader.preheader_ifconv:1643  %tmp1181_cast = zext i3 %tmp371 to i4

]]></node>
<StgValue><ssdm name="tmp1181_cast"/></StgValue>
</operation>

<operation id="1629" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1747" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader.preheader_ifconv:1644  %tmp372 = add i2 %tmp_74_6_3_cast, %tmp_74_8_5_cast

]]></node>
<StgValue><ssdm name="tmp372"/></StgValue>
</operation>

<operation id="1630" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1748" bw="3" op_0_bw="2">
<![CDATA[
.preheader.preheader_ifconv:1645  %tmp1186_cast = zext i2 %tmp372 to i3

]]></node>
<StgValue><ssdm name="tmp1186_cast"/></StgValue>
</operation>

<operation id="1631" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1749" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader.preheader_ifconv:1646  %tmp373 = add i3 %tmp1186_cast, %tmp997_cast

]]></node>
<StgValue><ssdm name="tmp373"/></StgValue>
</operation>

<operation id="1632" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1750" bw="4" op_0_bw="3">
<![CDATA[
.preheader.preheader_ifconv:1647  %tmp1184_cast = zext i3 %tmp373 to i4

]]></node>
<StgValue><ssdm name="tmp1184_cast"/></StgValue>
</operation>

<operation id="1633" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1751" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader.preheader_ifconv:1648  %neighbours_V_8_8_5 = add i4 %tmp1184_cast, %tmp1181_cast

]]></node>
<StgValue><ssdm name="neighbours_V_8_8_5"/></StgValue>
</operation>

<operation id="1634" st_id="10" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1754" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader.preheader_ifconv:1651  %sel_tmp255 = icmp eq i4 %neighbours_V_8_8_5, 3

]]></node>
<StgValue><ssdm name="sel_tmp255"/></StgValue>
</operation>

<operation id="1635" st_id="10" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1756" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader.preheader_ifconv:1653  %sel_tmp257 = icmp eq i4 %neighbours_V_8_8_5, 2

]]></node>
<StgValue><ssdm name="sel_tmp257"/></StgValue>
</operation>

<operation id="1636" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1758" bw="2" op_0_bw="1">
<![CDATA[
.preheader.preheader_ifconv:1655  %tmp_74_8_6_cast = zext i1 %tmp_98 to i2

]]></node>
<StgValue><ssdm name="tmp_74_8_6_cast"/></StgValue>
</operation>

<operation id="1637" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1759" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader.preheader_ifconv:1656  %tmp374 = add i2 %tmp_74_8_4_cast, %tmp_74_8_5_cast

]]></node>
<StgValue><ssdm name="tmp374"/></StgValue>
</operation>

<operation id="1638" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1760" bw="3" op_0_bw="2">
<![CDATA[
.preheader.preheader_ifconv:1657  %tmp1193_cast = zext i2 %tmp374 to i3

]]></node>
<StgValue><ssdm name="tmp1193_cast"/></StgValue>
</operation>

<operation id="1639" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1761" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader.preheader_ifconv:1658  %tmp375 = add i2 %tmp_74_7_6_cast, %tmp_74_7_4_cast

]]></node>
<StgValue><ssdm name="tmp375"/></StgValue>
</operation>

<operation id="1640" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1762" bw="3" op_0_bw="2">
<![CDATA[
.preheader.preheader_ifconv:1659  %tmp1194_cast = zext i2 %tmp375 to i3

]]></node>
<StgValue><ssdm name="tmp1194_cast"/></StgValue>
</operation>

<operation id="1641" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1763" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader.preheader_ifconv:1660  %tmp376 = add i3 %tmp1194_cast, %tmp1193_cast

]]></node>
<StgValue><ssdm name="tmp376"/></StgValue>
</operation>

<operation id="1642" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1764" bw="4" op_0_bw="3">
<![CDATA[
.preheader.preheader_ifconv:1661  %tmp1192_cast = zext i3 %tmp376 to i4

]]></node>
<StgValue><ssdm name="tmp1192_cast"/></StgValue>
</operation>

<operation id="1643" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1765" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader.preheader_ifconv:1662  %tmp377 = add i2 %tmp_74_6_4_cast, %tmp_74_8_6_cast

]]></node>
<StgValue><ssdm name="tmp377"/></StgValue>
</operation>

<operation id="1644" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1766" bw="3" op_0_bw="2">
<![CDATA[
.preheader.preheader_ifconv:1663  %tmp1197_cast = zext i2 %tmp377 to i3

]]></node>
<StgValue><ssdm name="tmp1197_cast"/></StgValue>
</operation>

<operation id="1645" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1767" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader.preheader_ifconv:1664  %tmp378 = add i3 %tmp1197_cast, %tmp1008_cast

]]></node>
<StgValue><ssdm name="tmp378"/></StgValue>
</operation>

<operation id="1646" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1768" bw="4" op_0_bw="3">
<![CDATA[
.preheader.preheader_ifconv:1665  %tmp1195_cast = zext i3 %tmp378 to i4

]]></node>
<StgValue><ssdm name="tmp1195_cast"/></StgValue>
</operation>

<operation id="1647" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1769" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader.preheader_ifconv:1666  %neighbours_V_8_8_6 = add i4 %tmp1195_cast, %tmp1192_cast

]]></node>
<StgValue><ssdm name="neighbours_V_8_8_6"/></StgValue>
</operation>

<operation id="1648" st_id="10" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1772" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader.preheader_ifconv:1669  %sel_tmp258 = icmp eq i4 %neighbours_V_8_8_6, 3

]]></node>
<StgValue><ssdm name="sel_tmp258"/></StgValue>
</operation>

<operation id="1649" st_id="10" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1774" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader.preheader_ifconv:1671  %sel_tmp260 = icmp eq i4 %neighbours_V_8_8_6, 2

]]></node>
<StgValue><ssdm name="sel_tmp260"/></StgValue>
</operation>

<operation id="1650" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1776" bw="2" op_0_bw="1">
<![CDATA[
.preheader.preheader_ifconv:1673  %tmp_74_8_7_cast = zext i1 %tmp_99 to i2

]]></node>
<StgValue><ssdm name="tmp_74_8_7_cast"/></StgValue>
</operation>

<operation id="1651" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1777" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader.preheader_ifconv:1674  %tmp379 = add i2 %tmp_74_8_5_cast, %tmp_74_8_6_cast

]]></node>
<StgValue><ssdm name="tmp379"/></StgValue>
</operation>

<operation id="1652" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1778" bw="3" op_0_bw="2">
<![CDATA[
.preheader.preheader_ifconv:1675  %tmp1204_cast = zext i2 %tmp379 to i3

]]></node>
<StgValue><ssdm name="tmp1204_cast"/></StgValue>
</operation>

<operation id="1653" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1779" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader.preheader_ifconv:1676  %tmp380 = add i2 %tmp_74_7_7_cast, %tmp_74_7_5_cast

]]></node>
<StgValue><ssdm name="tmp380"/></StgValue>
</operation>

<operation id="1654" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1780" bw="3" op_0_bw="2">
<![CDATA[
.preheader.preheader_ifconv:1677  %tmp1205_cast = zext i2 %tmp380 to i3

]]></node>
<StgValue><ssdm name="tmp1205_cast"/></StgValue>
</operation>

<operation id="1655" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1781" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader.preheader_ifconv:1678  %tmp381 = add i3 %tmp1205_cast, %tmp1204_cast

]]></node>
<StgValue><ssdm name="tmp381"/></StgValue>
</operation>

<operation id="1656" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1782" bw="4" op_0_bw="3">
<![CDATA[
.preheader.preheader_ifconv:1679  %tmp1203_cast = zext i3 %tmp381 to i4

]]></node>
<StgValue><ssdm name="tmp1203_cast"/></StgValue>
</operation>

<operation id="1657" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1783" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader.preheader_ifconv:1680  %tmp382 = add i2 %tmp_74_6_5_cast, %tmp_74_8_7_cast

]]></node>
<StgValue><ssdm name="tmp382"/></StgValue>
</operation>

<operation id="1658" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1784" bw="3" op_0_bw="2">
<![CDATA[
.preheader.preheader_ifconv:1681  %tmp1208_cast = zext i2 %tmp382 to i3

]]></node>
<StgValue><ssdm name="tmp1208_cast"/></StgValue>
</operation>

<operation id="1659" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1785" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader.preheader_ifconv:1682  %tmp383 = add i3 %tmp1208_cast, %tmp1019_cast

]]></node>
<StgValue><ssdm name="tmp383"/></StgValue>
</operation>

<operation id="1660" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1786" bw="4" op_0_bw="3">
<![CDATA[
.preheader.preheader_ifconv:1683  %tmp1206_cast = zext i3 %tmp383 to i4

]]></node>
<StgValue><ssdm name="tmp1206_cast"/></StgValue>
</operation>

<operation id="1661" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1787" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader.preheader_ifconv:1684  %neighbours_V_8_8_7 = add i4 %tmp1206_cast, %tmp1203_cast

]]></node>
<StgValue><ssdm name="neighbours_V_8_8_7"/></StgValue>
</operation>

<operation id="1662" st_id="10" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1790" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader.preheader_ifconv:1687  %sel_tmp261 = icmp eq i4 %neighbours_V_8_8_7, 3

]]></node>
<StgValue><ssdm name="sel_tmp261"/></StgValue>
</operation>

<operation id="1663" st_id="10" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1792" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader.preheader_ifconv:1689  %sel_tmp263 = icmp eq i4 %neighbours_V_8_8_7, 2

]]></node>
<StgValue><ssdm name="sel_tmp263"/></StgValue>
</operation>

<operation id="1664" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1794" bw="2" op_0_bw="1">
<![CDATA[
.preheader.preheader_ifconv:1691  %tmp_74_8_8_cast = zext i1 %tmp_100 to i2

]]></node>
<StgValue><ssdm name="tmp_74_8_8_cast"/></StgValue>
</operation>

<operation id="1665" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1795" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader.preheader_ifconv:1692  %tmp384 = add i2 %tmp_74_8_6_cast, %tmp_74_8_7_cast

]]></node>
<StgValue><ssdm name="tmp384"/></StgValue>
</operation>

<operation id="1666" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1796" bw="3" op_0_bw="2">
<![CDATA[
.preheader.preheader_ifconv:1693  %tmp1215_cast = zext i2 %tmp384 to i3

]]></node>
<StgValue><ssdm name="tmp1215_cast"/></StgValue>
</operation>

<operation id="1667" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1797" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader.preheader_ifconv:1694  %tmp385 = add i2 %tmp_74_7_8_cast, %tmp_74_7_6_cast

]]></node>
<StgValue><ssdm name="tmp385"/></StgValue>
</operation>

<operation id="1668" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1798" bw="3" op_0_bw="2">
<![CDATA[
.preheader.preheader_ifconv:1695  %tmp1216_cast = zext i2 %tmp385 to i3

]]></node>
<StgValue><ssdm name="tmp1216_cast"/></StgValue>
</operation>

<operation id="1669" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1799" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader.preheader_ifconv:1696  %tmp386 = add i3 %tmp1216_cast, %tmp1215_cast

]]></node>
<StgValue><ssdm name="tmp386"/></StgValue>
</operation>

<operation id="1670" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1800" bw="4" op_0_bw="3">
<![CDATA[
.preheader.preheader_ifconv:1697  %tmp1214_cast = zext i3 %tmp386 to i4

]]></node>
<StgValue><ssdm name="tmp1214_cast"/></StgValue>
</operation>

<operation id="1671" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1801" bw="3" op_0_bw="2">
<![CDATA[
.preheader.preheader_ifconv:1698  %tmp1218_cast = zext i2 %tmp300 to i3

]]></node>
<StgValue><ssdm name="tmp1218_cast"/></StgValue>
</operation>

<operation id="1672" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1802" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader.preheader_ifconv:1699  %tmp387 = add i2 %tmp_74_6_6_cast, %tmp_74_8_8_cast

]]></node>
<StgValue><ssdm name="tmp387"/></StgValue>
</operation>

<operation id="1673" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1803" bw="3" op_0_bw="2">
<![CDATA[
.preheader.preheader_ifconv:1700  %tmp1219_cast = zext i2 %tmp387 to i3

]]></node>
<StgValue><ssdm name="tmp1219_cast"/></StgValue>
</operation>

<operation id="1674" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1804" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader.preheader_ifconv:1701  %tmp388 = add i3 %tmp1219_cast, %tmp1218_cast

]]></node>
<StgValue><ssdm name="tmp388"/></StgValue>
</operation>

<operation id="1675" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1805" bw="4" op_0_bw="3">
<![CDATA[
.preheader.preheader_ifconv:1702  %tmp1217_cast = zext i3 %tmp388 to i4

]]></node>
<StgValue><ssdm name="tmp1217_cast"/></StgValue>
</operation>

<operation id="1676" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1806" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader.preheader_ifconv:1703  %neighbours_V_8_8_8 = add i4 %tmp1217_cast, %tmp1214_cast

]]></node>
<StgValue><ssdm name="neighbours_V_8_8_8"/></StgValue>
</operation>

<operation id="1677" st_id="10" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1809" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader.preheader_ifconv:1706  %sel_tmp264 = icmp eq i4 %neighbours_V_8_8_8, 3

]]></node>
<StgValue><ssdm name="sel_tmp264"/></StgValue>
</operation>

<operation id="1678" st_id="10" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1811" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader.preheader_ifconv:1708  %sel_tmp266 = icmp eq i4 %neighbours_V_8_8_8, 2

]]></node>
<StgValue><ssdm name="sel_tmp266"/></StgValue>
</operation>

<operation id="1679" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1813" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader.preheader_ifconv:1710  %tmp389 = add i2 %tmp_74_6_7_cast, %tmp_74_7_7_cast

]]></node>
<StgValue><ssdm name="tmp389"/></StgValue>
</operation>

<operation id="1680" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1814" bw="3" op_0_bw="2">
<![CDATA[
.preheader.preheader_ifconv:1711  %tmp1222_cast = zext i2 %tmp389 to i3

]]></node>
<StgValue><ssdm name="tmp1222_cast"/></StgValue>
</operation>

<operation id="1681" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1815" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader.preheader_ifconv:1712  %tmp390 = add i2 %tmp_74_8_8_cast, %tmp_74_8_7_cast

]]></node>
<StgValue><ssdm name="tmp390"/></StgValue>
</operation>

<operation id="1682" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1816" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader.preheader_ifconv:1713  %tmp391 = add i2 %tmp390, %tmp_74_6_8_cast

]]></node>
<StgValue><ssdm name="tmp391"/></StgValue>
</operation>

<operation id="1683" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1817" bw="3" op_0_bw="2">
<![CDATA[
.preheader.preheader_ifconv:1714  %tmp1223_cast = zext i2 %tmp391 to i3

]]></node>
<StgValue><ssdm name="tmp1223_cast"/></StgValue>
</operation>

<operation id="1684" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1818" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader.preheader_ifconv:1715  %neighbours_V_7_8_9 = add i3 %tmp1223_cast, %tmp1222_cast

]]></node>
<StgValue><ssdm name="neighbours_V_7_8_9"/></StgValue>
</operation>

<operation id="1685" st_id="10" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1821" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader.preheader_ifconv:1718  %sel_tmp267 = icmp eq i3 %neighbours_V_7_8_9, 3

]]></node>
<StgValue><ssdm name="sel_tmp267"/></StgValue>
</operation>

<operation id="1686" st_id="10" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1823" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader.preheader_ifconv:1720  %sel_tmp269 = icmp eq i3 %neighbours_V_7_8_9, 2

]]></node>
<StgValue><ssdm name="sel_tmp269"/></StgValue>
</operation>

<operation id="1687" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1826" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader.preheader_ifconv:1723  %tmp392 = add i2 %tmp_49_7_cast, %tmp_52_8_cast

]]></node>
<StgValue><ssdm name="tmp392"/></StgValue>
</operation>

<operation id="1688" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1827" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader.preheader_ifconv:1724  %neighbours_V_1_9 = add i2 %tmp392, %tmp_52_7_cast

]]></node>
<StgValue><ssdm name="neighbours_V_1_9"/></StgValue>
</operation>

<operation id="1689" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1833" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader.preheader_ifconv:1730  %tmp393 = add i2 %tmp_74_8_1_cast, %tmp_74_7_1_cast

]]></node>
<StgValue><ssdm name="tmp393"/></StgValue>
</operation>

<operation id="1690" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1834" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader.preheader_ifconv:1731  %tmp394 = add i2 %tmp393, %tmp_49_8_cast

]]></node>
<StgValue><ssdm name="tmp394"/></StgValue>
</operation>

<operation id="1691" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1835" bw="3" op_0_bw="2">
<![CDATA[
.preheader.preheader_ifconv:1732  %tmp1229_cast = zext i2 %tmp394 to i3

]]></node>
<StgValue><ssdm name="tmp1229_cast"/></StgValue>
</operation>

<operation id="1692" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1836" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader.preheader_ifconv:1733  %neighbours_V_5_9_1 = add i3 %tmp1229_cast, %tmp1040_cast

]]></node>
<StgValue><ssdm name="neighbours_V_5_9_1"/></StgValue>
</operation>

<operation id="1693" st_id="10" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1839" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader.preheader_ifconv:1736  %sel_tmp273 = icmp eq i3 %neighbours_V_5_9_1, 3

]]></node>
<StgValue><ssdm name="sel_tmp273"/></StgValue>
</operation>

<operation id="1694" st_id="10" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1841" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader.preheader_ifconv:1738  %sel_tmp275 = icmp eq i3 %neighbours_V_5_9_1, 2

]]></node>
<StgValue><ssdm name="sel_tmp275"/></StgValue>
</operation>

<operation id="1695" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1843" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader.preheader_ifconv:1740  %tmp395 = add i2 %tmp_74_8_2_cast, %tmp_74_7_2_cast

]]></node>
<StgValue><ssdm name="tmp395"/></StgValue>
</operation>

<operation id="1696" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1844" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader.preheader_ifconv:1741  %tmp396 = add i2 %tmp395, %tmp_52_8_cast

]]></node>
<StgValue><ssdm name="tmp396"/></StgValue>
</operation>

<operation id="1697" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1845" bw="3" op_0_bw="2">
<![CDATA[
.preheader.preheader_ifconv:1742  %tmp1234_cast = zext i2 %tmp396 to i3

]]></node>
<StgValue><ssdm name="tmp1234_cast"/></StgValue>
</operation>

<operation id="1698" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1846" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader.preheader_ifconv:1743  %neighbours_V_5_9_2 = add i3 %tmp1234_cast, %tmp1051_cast

]]></node>
<StgValue><ssdm name="neighbours_V_5_9_2"/></StgValue>
</operation>

<operation id="1699" st_id="10" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1849" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader.preheader_ifconv:1746  %sel_tmp276 = icmp eq i3 %neighbours_V_5_9_2, 3

]]></node>
<StgValue><ssdm name="sel_tmp276"/></StgValue>
</operation>

<operation id="1700" st_id="10" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1851" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader.preheader_ifconv:1748  %sel_tmp278 = icmp eq i3 %neighbours_V_5_9_2, 2

]]></node>
<StgValue><ssdm name="sel_tmp278"/></StgValue>
</operation>

<operation id="1701" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1853" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader.preheader_ifconv:1750  %tmp397 = add i2 %tmp_74_8_3_cast, %tmp_74_7_3_cast

]]></node>
<StgValue><ssdm name="tmp397"/></StgValue>
</operation>

<operation id="1702" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1854" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader.preheader_ifconv:1751  %tmp398 = add i2 %tmp397, %tmp_74_8_1_cast

]]></node>
<StgValue><ssdm name="tmp398"/></StgValue>
</operation>

<operation id="1703" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1855" bw="3" op_0_bw="2">
<![CDATA[
.preheader.preheader_ifconv:1752  %tmp1239_cast = zext i2 %tmp398 to i3

]]></node>
<StgValue><ssdm name="tmp1239_cast"/></StgValue>
</operation>

<operation id="1704" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1856" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader.preheader_ifconv:1753  %neighbours_V_5_9_3 = add i3 %tmp1239_cast, %tmp1062_cast

]]></node>
<StgValue><ssdm name="neighbours_V_5_9_3"/></StgValue>
</operation>

<operation id="1705" st_id="10" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1859" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader.preheader_ifconv:1756  %sel_tmp279 = icmp eq i3 %neighbours_V_5_9_3, 3

]]></node>
<StgValue><ssdm name="sel_tmp279"/></StgValue>
</operation>

<operation id="1706" st_id="10" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1861" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader.preheader_ifconv:1758  %sel_tmp281 = icmp eq i3 %neighbours_V_5_9_3, 2

]]></node>
<StgValue><ssdm name="sel_tmp281"/></StgValue>
</operation>

<operation id="1707" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1863" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader.preheader_ifconv:1760  %tmp399 = add i2 %tmp_74_8_4_cast, %tmp_74_7_4_cast

]]></node>
<StgValue><ssdm name="tmp399"/></StgValue>
</operation>

<operation id="1708" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1864" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader.preheader_ifconv:1761  %tmp400 = add i2 %tmp399, %tmp_74_8_2_cast

]]></node>
<StgValue><ssdm name="tmp400"/></StgValue>
</operation>

<operation id="1709" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1865" bw="3" op_0_bw="2">
<![CDATA[
.preheader.preheader_ifconv:1762  %tmp1244_cast = zext i2 %tmp400 to i3

]]></node>
<StgValue><ssdm name="tmp1244_cast"/></StgValue>
</operation>

<operation id="1710" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1866" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader.preheader_ifconv:1763  %neighbours_V_5_9_4 = add i3 %tmp1244_cast, %tmp1073_cast

]]></node>
<StgValue><ssdm name="neighbours_V_5_9_4"/></StgValue>
</operation>

<operation id="1711" st_id="10" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1869" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader.preheader_ifconv:1766  %sel_tmp282 = icmp eq i3 %neighbours_V_5_9_4, 3

]]></node>
<StgValue><ssdm name="sel_tmp282"/></StgValue>
</operation>

<operation id="1712" st_id="10" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1871" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader.preheader_ifconv:1768  %sel_tmp284 = icmp eq i3 %neighbours_V_5_9_4, 2

]]></node>
<StgValue><ssdm name="sel_tmp284"/></StgValue>
</operation>

<operation id="1713" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1873" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader.preheader_ifconv:1770  %tmp401 = add i2 %tmp_74_8_5_cast, %tmp_74_7_5_cast

]]></node>
<StgValue><ssdm name="tmp401"/></StgValue>
</operation>

<operation id="1714" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1874" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader.preheader_ifconv:1771  %tmp402 = add i2 %tmp401, %tmp_74_8_3_cast

]]></node>
<StgValue><ssdm name="tmp402"/></StgValue>
</operation>

<operation id="1715" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1875" bw="3" op_0_bw="2">
<![CDATA[
.preheader.preheader_ifconv:1772  %tmp1249_cast = zext i2 %tmp402 to i3

]]></node>
<StgValue><ssdm name="tmp1249_cast"/></StgValue>
</operation>

<operation id="1716" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1876" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader.preheader_ifconv:1773  %neighbours_V_5_9_5 = add i3 %tmp1249_cast, %tmp1084_cast

]]></node>
<StgValue><ssdm name="neighbours_V_5_9_5"/></StgValue>
</operation>

<operation id="1717" st_id="10" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1879" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader.preheader_ifconv:1776  %sel_tmp285 = icmp eq i3 %neighbours_V_5_9_5, 3

]]></node>
<StgValue><ssdm name="sel_tmp285"/></StgValue>
</operation>

<operation id="1718" st_id="10" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1881" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader.preheader_ifconv:1778  %sel_tmp287 = icmp eq i3 %neighbours_V_5_9_5, 2

]]></node>
<StgValue><ssdm name="sel_tmp287"/></StgValue>
</operation>

<operation id="1719" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1883" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader.preheader_ifconv:1780  %tmp403 = add i2 %tmp_74_8_6_cast, %tmp_74_7_6_cast

]]></node>
<StgValue><ssdm name="tmp403"/></StgValue>
</operation>

<operation id="1720" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1884" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader.preheader_ifconv:1781  %tmp404 = add i2 %tmp403, %tmp_74_8_4_cast

]]></node>
<StgValue><ssdm name="tmp404"/></StgValue>
</operation>

<operation id="1721" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1885" bw="3" op_0_bw="2">
<![CDATA[
.preheader.preheader_ifconv:1782  %tmp1254_cast = zext i2 %tmp404 to i3

]]></node>
<StgValue><ssdm name="tmp1254_cast"/></StgValue>
</operation>

<operation id="1722" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1886" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader.preheader_ifconv:1783  %neighbours_V_5_9_6 = add i3 %tmp1254_cast, %tmp1095_cast

]]></node>
<StgValue><ssdm name="neighbours_V_5_9_6"/></StgValue>
</operation>

<operation id="1723" st_id="10" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1889" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader.preheader_ifconv:1786  %sel_tmp288 = icmp eq i3 %neighbours_V_5_9_6, 3

]]></node>
<StgValue><ssdm name="sel_tmp288"/></StgValue>
</operation>

<operation id="1724" st_id="10" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1891" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader.preheader_ifconv:1788  %sel_tmp290 = icmp eq i3 %neighbours_V_5_9_6, 2

]]></node>
<StgValue><ssdm name="sel_tmp290"/></StgValue>
</operation>

<operation id="1725" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1893" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader.preheader_ifconv:1790  %tmp405 = add i2 %tmp_74_8_7_cast, %tmp_74_7_7_cast

]]></node>
<StgValue><ssdm name="tmp405"/></StgValue>
</operation>

<operation id="1726" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1894" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader.preheader_ifconv:1791  %tmp406 = add i2 %tmp405, %tmp_74_8_5_cast

]]></node>
<StgValue><ssdm name="tmp406"/></StgValue>
</operation>

<operation id="1727" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1895" bw="3" op_0_bw="2">
<![CDATA[
.preheader.preheader_ifconv:1792  %tmp1259_cast = zext i2 %tmp406 to i3

]]></node>
<StgValue><ssdm name="tmp1259_cast"/></StgValue>
</operation>

<operation id="1728" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1896" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader.preheader_ifconv:1793  %neighbours_V_5_9_7 = add i3 %tmp1259_cast, %tmp1106_cast

]]></node>
<StgValue><ssdm name="neighbours_V_5_9_7"/></StgValue>
</operation>

<operation id="1729" st_id="10" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1899" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader.preheader_ifconv:1796  %sel_tmp291 = icmp eq i3 %neighbours_V_5_9_7, 3

]]></node>
<StgValue><ssdm name="sel_tmp291"/></StgValue>
</operation>

<operation id="1730" st_id="10" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1901" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader.preheader_ifconv:1798  %sel_tmp293 = icmp eq i3 %neighbours_V_5_9_7, 2

]]></node>
<StgValue><ssdm name="sel_tmp293"/></StgValue>
</operation>

<operation id="1731" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1903" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader.preheader_ifconv:1800  %tmp407 = add i2 %tmp_74_8_8_cast, %tmp_74_7_8_cast

]]></node>
<StgValue><ssdm name="tmp407"/></StgValue>
</operation>

<operation id="1732" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1904" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader.preheader_ifconv:1801  %tmp408 = add i2 %tmp407, %tmp_74_8_6_cast

]]></node>
<StgValue><ssdm name="tmp408"/></StgValue>
</operation>

<operation id="1733" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1905" bw="3" op_0_bw="2">
<![CDATA[
.preheader.preheader_ifconv:1802  %tmp1264_cast = zext i2 %tmp408 to i3

]]></node>
<StgValue><ssdm name="tmp1264_cast"/></StgValue>
</operation>

<operation id="1734" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1906" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader.preheader_ifconv:1803  %neighbours_V_5_9_8 = add i3 %tmp1264_cast, %tmp1117_cast

]]></node>
<StgValue><ssdm name="neighbours_V_5_9_8"/></StgValue>
</operation>

<operation id="1735" st_id="10" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1909" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader.preheader_ifconv:1806  %sel_tmp294 = icmp eq i3 %neighbours_V_5_9_8, 3

]]></node>
<StgValue><ssdm name="sel_tmp294"/></StgValue>
</operation>

<operation id="1736" st_id="10" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1911" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader.preheader_ifconv:1808  %sel_tmp296 = icmp eq i3 %neighbours_V_5_9_8, 2

]]></node>
<StgValue><ssdm name="sel_tmp296"/></StgValue>
</operation>

<operation id="1737" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1913" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader.preheader_ifconv:1810  %neighbours_V_3_9_9 = add i2 %tmp405, %tmp_74_7_8_cast

]]></node>
<StgValue><ssdm name="neighbours_V_3_9_9"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="1738" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="176">
<or_exp><and_exp><literal name="sel_tmp233" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1618" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
.preheader.preheader_ifconv:1515  %value_V_7_7 = call i32 @_ssdm_op_BitSet.i32.i32.i32.i1(i32 %p_0926_1_7_6, i32 7, i1 %tmp_78)

]]></node>
<StgValue><ssdm name="value_V_7_7"/></StgValue>
</operation>

<operation id="1739" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="178">
<or_exp><and_exp><literal name="sel_tmp231" val="1"/>
<literal name="sel_tmp233" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1619" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader_ifconv:1516  %value_V_1_7_7 = or i32 %p_0926_1_7_6, 128

]]></node>
<StgValue><ssdm name="value_V_1_7_7"/></StgValue>
</operation>

<operation id="1740" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="177">
<or_exp><and_exp><literal name="sel_tmp233" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1621" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader.preheader_ifconv:1518  %sel_tmp232 = select i1 %sel_tmp231, i32 %value_V_1_7_7, i32 %p_0926_1_7_6

]]></node>
<StgValue><ssdm name="sel_tmp232"/></StgValue>
</operation>

<operation id="1741" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1623" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader.preheader_ifconv:1520  %p_0926_1_7_7 = select i1 %sel_tmp233, i32 %value_V_7_7, i32 %sel_tmp232

]]></node>
<StgValue><ssdm name="p_0926_1_7_7"/></StgValue>
</operation>

<operation id="1742" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="183">
<or_exp><and_exp><literal name="sel_tmp236" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1637" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
.preheader.preheader_ifconv:1534  %value_V_7_8 = call i32 @_ssdm_op_BitSet.i32.i32.i32.i1(i32 %p_0926_1_7_7, i32 8, i1 %tmp_79)

]]></node>
<StgValue><ssdm name="value_V_7_8"/></StgValue>
</operation>

<operation id="1743" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="185">
<or_exp><and_exp><literal name="sel_tmp234" val="1"/>
<literal name="sel_tmp236" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1638" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader_ifconv:1535  %value_V_1_7_8 = or i32 %p_0926_1_7_7, 256

]]></node>
<StgValue><ssdm name="value_V_1_7_8"/></StgValue>
</operation>

<operation id="1744" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="184">
<or_exp><and_exp><literal name="sel_tmp236" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1640" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader.preheader_ifconv:1537  %sel_tmp235 = select i1 %sel_tmp234, i32 %value_V_1_7_8, i32 %p_0926_1_7_7

]]></node>
<StgValue><ssdm name="sel_tmp235"/></StgValue>
</operation>

<operation id="1745" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1642" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader.preheader_ifconv:1539  %p_0926_1_7_8 = select i1 %sel_tmp236, i32 %value_V_7_8, i32 %sel_tmp235

]]></node>
<StgValue><ssdm name="p_0926_1_7_8"/></StgValue>
</operation>

<operation id="1746" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="190">
<or_exp><and_exp><literal name="sel_tmp239" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1649" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
.preheader.preheader_ifconv:1546  %value_V_7_9 = call i32 @_ssdm_op_BitSet.i32.i32.i32.i1(i32 %p_0926_1_7_8, i32 9, i1 %tmp_80)

]]></node>
<StgValue><ssdm name="value_V_7_9"/></StgValue>
</operation>

<operation id="1747" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="192">
<or_exp><and_exp><literal name="sel_tmp237" val="1"/>
<literal name="sel_tmp239" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1650" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader_ifconv:1547  %value_V_1_7_9 = or i32 %p_0926_1_7_8, 512

]]></node>
<StgValue><ssdm name="value_V_1_7_9"/></StgValue>
</operation>

<operation id="1748" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="191">
<or_exp><and_exp><literal name="sel_tmp239" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1652" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader.preheader_ifconv:1549  %sel_tmp238 = select i1 %sel_tmp237, i32 %value_V_1_7_9, i32 %p_0926_1_7_8

]]></node>
<StgValue><ssdm name="sel_tmp238"/></StgValue>
</operation>

<operation id="1749" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1654" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader.preheader_ifconv:1551  %tmp_V_9 = select i1 %sel_tmp239, i32 %value_V_7_9, i32 %sel_tmp238

]]></node>
<StgValue><ssdm name="tmp_V_9"/></StgValue>
</operation>

<operation id="1750" st_id="11" stage="1" lat="1">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1655" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader.preheader_ifconv:1552  call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %output_V_V, i32 %tmp_V_9)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1751" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="197">
<or_exp><and_exp><literal name="sel_tmp251" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1716" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
.preheader.preheader_ifconv:1613  %value_V_8_3 = call i32 @_ssdm_op_BitSet.i32.i32.i32.i1(i32 %p_0926_1_8_2, i32 3, i1 %tmp_84)

]]></node>
<StgValue><ssdm name="value_V_8_3"/></StgValue>
</operation>

<operation id="1752" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="199">
<or_exp><and_exp><literal name="sel_tmp249" val="1"/>
<literal name="sel_tmp251" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1717" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader_ifconv:1614  %value_V_1_8_3 = or i32 %p_0926_1_8_2, 8

]]></node>
<StgValue><ssdm name="value_V_1_8_3"/></StgValue>
</operation>

<operation id="1753" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="198">
<or_exp><and_exp><literal name="sel_tmp251" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1719" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader.preheader_ifconv:1616  %sel_tmp250 = select i1 %sel_tmp249, i32 %value_V_1_8_3, i32 %p_0926_1_8_2

]]></node>
<StgValue><ssdm name="sel_tmp250"/></StgValue>
</operation>

<operation id="1754" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1721" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader.preheader_ifconv:1618  %p_0926_1_8_3 = select i1 %sel_tmp251, i32 %value_V_8_3, i32 %sel_tmp250

]]></node>
<StgValue><ssdm name="p_0926_1_8_3"/></StgValue>
</operation>

<operation id="1755" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="204">
<or_exp><and_exp><literal name="sel_tmp254" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1734" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
.preheader.preheader_ifconv:1631  %value_V_8_4 = call i32 @_ssdm_op_BitSet.i32.i32.i32.i1(i32 %p_0926_1_8_3, i32 4, i1 %tmp_85)

]]></node>
<StgValue><ssdm name="value_V_8_4"/></StgValue>
</operation>

<operation id="1756" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="206">
<or_exp><and_exp><literal name="sel_tmp252" val="1"/>
<literal name="sel_tmp254" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1735" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader_ifconv:1632  %value_V_1_8_4 = or i32 %p_0926_1_8_3, 16

]]></node>
<StgValue><ssdm name="value_V_1_8_4"/></StgValue>
</operation>

<operation id="1757" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="205">
<or_exp><and_exp><literal name="sel_tmp254" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1737" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader.preheader_ifconv:1634  %sel_tmp253 = select i1 %sel_tmp252, i32 %value_V_1_8_4, i32 %p_0926_1_8_3

]]></node>
<StgValue><ssdm name="sel_tmp253"/></StgValue>
</operation>

<operation id="1758" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1739" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader.preheader_ifconv:1636  %p_0926_1_8_4 = select i1 %sel_tmp254, i32 %value_V_8_4, i32 %sel_tmp253

]]></node>
<StgValue><ssdm name="p_0926_1_8_4"/></StgValue>
</operation>

<operation id="1759" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="211">
<or_exp><and_exp><literal name="sel_tmp257" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1752" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
.preheader.preheader_ifconv:1649  %value_V_8_5 = call i32 @_ssdm_op_BitSet.i32.i32.i32.i1(i32 %p_0926_1_8_4, i32 5, i1 %tmp_86)

]]></node>
<StgValue><ssdm name="value_V_8_5"/></StgValue>
</operation>

<operation id="1760" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="213">
<or_exp><and_exp><literal name="sel_tmp255" val="1"/>
<literal name="sel_tmp257" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1753" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader_ifconv:1650  %value_V_1_8_5 = or i32 %p_0926_1_8_4, 32

]]></node>
<StgValue><ssdm name="value_V_1_8_5"/></StgValue>
</operation>

<operation id="1761" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="212">
<or_exp><and_exp><literal name="sel_tmp257" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1755" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader.preheader_ifconv:1652  %sel_tmp256 = select i1 %sel_tmp255, i32 %value_V_1_8_5, i32 %p_0926_1_8_4

]]></node>
<StgValue><ssdm name="sel_tmp256"/></StgValue>
</operation>

<operation id="1762" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1757" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader.preheader_ifconv:1654  %p_0926_1_8_5 = select i1 %sel_tmp257, i32 %value_V_8_5, i32 %sel_tmp256

]]></node>
<StgValue><ssdm name="p_0926_1_8_5"/></StgValue>
</operation>

<operation id="1763" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="218">
<or_exp><and_exp><literal name="sel_tmp260" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1770" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
.preheader.preheader_ifconv:1667  %value_V_8_6 = call i32 @_ssdm_op_BitSet.i32.i32.i32.i1(i32 %p_0926_1_8_5, i32 6, i1 %tmp_87)

]]></node>
<StgValue><ssdm name="value_V_8_6"/></StgValue>
</operation>

<operation id="1764" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="220">
<or_exp><and_exp><literal name="sel_tmp258" val="1"/>
<literal name="sel_tmp260" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1771" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader_ifconv:1668  %value_V_1_8_6 = or i32 %p_0926_1_8_5, 64

]]></node>
<StgValue><ssdm name="value_V_1_8_6"/></StgValue>
</operation>

<operation id="1765" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="219">
<or_exp><and_exp><literal name="sel_tmp260" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1773" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader.preheader_ifconv:1670  %sel_tmp259 = select i1 %sel_tmp258, i32 %value_V_1_8_6, i32 %p_0926_1_8_5

]]></node>
<StgValue><ssdm name="sel_tmp259"/></StgValue>
</operation>

<operation id="1766" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1775" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader.preheader_ifconv:1672  %p_0926_1_8_6 = select i1 %sel_tmp260, i32 %value_V_8_6, i32 %sel_tmp259

]]></node>
<StgValue><ssdm name="p_0926_1_8_6"/></StgValue>
</operation>

<operation id="1767" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1828" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
.preheader.preheader_ifconv:1725  %value_V_9 = call i32 @_ssdm_op_BitSet.i32.i32.i32.i1(i32 0, i32 0, i1 %tmp_91)

]]></node>
<StgValue><ssdm name="value_V_9"/></StgValue>
</operation>

<operation id="1768" st_id="11" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1829" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader.preheader_ifconv:1726  %sel_tmp270 = icmp eq i2 %neighbours_V_1_9, -1

]]></node>
<StgValue><ssdm name="sel_tmp270"/></StgValue>
</operation>

<operation id="1769" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1830" bw="32" op_0_bw="1">
<![CDATA[
.preheader.preheader_ifconv:1727  %sel_tmp271 = zext i1 %sel_tmp270 to i32

]]></node>
<StgValue><ssdm name="sel_tmp271"/></StgValue>
</operation>

<operation id="1770" st_id="11" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1831" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader.preheader_ifconv:1728  %sel_tmp272 = icmp eq i2 %neighbours_V_1_9, -2

]]></node>
<StgValue><ssdm name="sel_tmp272"/></StgValue>
</operation>

<operation id="1771" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1832" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader.preheader_ifconv:1729  %p_0926_1_9 = select i1 %sel_tmp272, i32 %value_V_9, i32 %sel_tmp271

]]></node>
<StgValue><ssdm name="p_0926_1_9"/></StgValue>
</operation>

<operation id="1772" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225">
<or_exp><and_exp><literal name="sel_tmp275" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1837" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
.preheader.preheader_ifconv:1734  %value_V_9_1 = call i32 @_ssdm_op_BitSet.i32.i32.i32.i1(i32 %p_0926_1_9, i32 1, i1 %tmp_92)

]]></node>
<StgValue><ssdm name="value_V_9_1"/></StgValue>
</operation>

<operation id="1773" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227">
<or_exp><and_exp><literal name="sel_tmp273" val="1"/>
<literal name="sel_tmp275" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1838" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader_ifconv:1735  %value_V_1_9_1 = or i32 %p_0926_1_9, 2

]]></node>
<StgValue><ssdm name="value_V_1_9_1"/></StgValue>
</operation>

<operation id="1774" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226">
<or_exp><and_exp><literal name="sel_tmp275" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1840" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader.preheader_ifconv:1737  %sel_tmp274 = select i1 %sel_tmp273, i32 %value_V_1_9_1, i32 %p_0926_1_9

]]></node>
<StgValue><ssdm name="sel_tmp274"/></StgValue>
</operation>

<operation id="1775" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1842" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader.preheader_ifconv:1739  %p_0926_1_9_1 = select i1 %sel_tmp275, i32 %value_V_9_1, i32 %sel_tmp274

]]></node>
<StgValue><ssdm name="p_0926_1_9_1"/></StgValue>
</operation>

<operation id="1776" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="232">
<or_exp><and_exp><literal name="sel_tmp278" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1847" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
.preheader.preheader_ifconv:1744  %value_V_9_2 = call i32 @_ssdm_op_BitSet.i32.i32.i32.i1(i32 %p_0926_1_9_1, i32 2, i1 %tmp_93)

]]></node>
<StgValue><ssdm name="value_V_9_2"/></StgValue>
</operation>

<operation id="1777" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="234">
<or_exp><and_exp><literal name="sel_tmp276" val="1"/>
<literal name="sel_tmp278" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1848" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader_ifconv:1745  %value_V_1_9_2 = or i32 %p_0926_1_9_1, 4

]]></node>
<StgValue><ssdm name="value_V_1_9_2"/></StgValue>
</operation>

<operation id="1778" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="233">
<or_exp><and_exp><literal name="sel_tmp278" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1850" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader.preheader_ifconv:1747  %sel_tmp277 = select i1 %sel_tmp276, i32 %value_V_1_9_2, i32 %p_0926_1_9_1

]]></node>
<StgValue><ssdm name="sel_tmp277"/></StgValue>
</operation>

<operation id="1779" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1852" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader.preheader_ifconv:1749  %p_0926_1_9_2 = select i1 %sel_tmp278, i32 %value_V_9_2, i32 %sel_tmp277

]]></node>
<StgValue><ssdm name="p_0926_1_9_2"/></StgValue>
</operation>

<operation id="1780" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="239">
<or_exp><and_exp><literal name="sel_tmp281" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1857" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
.preheader.preheader_ifconv:1754  %value_V_9_3 = call i32 @_ssdm_op_BitSet.i32.i32.i32.i1(i32 %p_0926_1_9_2, i32 3, i1 %tmp_94)

]]></node>
<StgValue><ssdm name="value_V_9_3"/></StgValue>
</operation>

<operation id="1781" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="241">
<or_exp><and_exp><literal name="sel_tmp279" val="1"/>
<literal name="sel_tmp281" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1858" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader_ifconv:1755  %value_V_1_9_3 = or i32 %p_0926_1_9_2, 8

]]></node>
<StgValue><ssdm name="value_V_1_9_3"/></StgValue>
</operation>

<operation id="1782" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="240">
<or_exp><and_exp><literal name="sel_tmp281" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1860" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader.preheader_ifconv:1757  %sel_tmp280 = select i1 %sel_tmp279, i32 %value_V_1_9_3, i32 %p_0926_1_9_2

]]></node>
<StgValue><ssdm name="sel_tmp280"/></StgValue>
</operation>

<operation id="1783" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1862" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader.preheader_ifconv:1759  %p_0926_1_9_3 = select i1 %sel_tmp281, i32 %value_V_9_3, i32 %sel_tmp280

]]></node>
<StgValue><ssdm name="p_0926_1_9_3"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="1784" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="246">
<or_exp><and_exp><literal name="sel_tmp263" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1788" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
.preheader.preheader_ifconv:1685  %value_V_8_7 = call i32 @_ssdm_op_BitSet.i32.i32.i32.i1(i32 %p_0926_1_8_6, i32 7, i1 %tmp_88)

]]></node>
<StgValue><ssdm name="value_V_8_7"/></StgValue>
</operation>

<operation id="1785" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="248">
<or_exp><and_exp><literal name="sel_tmp261" val="1"/>
<literal name="sel_tmp263" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1789" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader_ifconv:1686  %value_V_1_8_7 = or i32 %p_0926_1_8_6, 128

]]></node>
<StgValue><ssdm name="value_V_1_8_7"/></StgValue>
</operation>

<operation id="1786" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="247">
<or_exp><and_exp><literal name="sel_tmp263" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1791" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader.preheader_ifconv:1688  %sel_tmp262 = select i1 %sel_tmp261, i32 %value_V_1_8_7, i32 %p_0926_1_8_6

]]></node>
<StgValue><ssdm name="sel_tmp262"/></StgValue>
</operation>

<operation id="1787" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1793" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader.preheader_ifconv:1690  %p_0926_1_8_7 = select i1 %sel_tmp263, i32 %value_V_8_7, i32 %sel_tmp262

]]></node>
<StgValue><ssdm name="p_0926_1_8_7"/></StgValue>
</operation>

<operation id="1788" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="253">
<or_exp><and_exp><literal name="sel_tmp266" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1807" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
.preheader.preheader_ifconv:1704  %value_V_8_8 = call i32 @_ssdm_op_BitSet.i32.i32.i32.i1(i32 %p_0926_1_8_7, i32 8, i1 %tmp_89)

]]></node>
<StgValue><ssdm name="value_V_8_8"/></StgValue>
</operation>

<operation id="1789" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="255">
<or_exp><and_exp><literal name="sel_tmp264" val="1"/>
<literal name="sel_tmp266" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1808" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader_ifconv:1705  %value_V_1_8_8 = or i32 %p_0926_1_8_7, 256

]]></node>
<StgValue><ssdm name="value_V_1_8_8"/></StgValue>
</operation>

<operation id="1790" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="254">
<or_exp><and_exp><literal name="sel_tmp266" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1810" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader.preheader_ifconv:1707  %sel_tmp265 = select i1 %sel_tmp264, i32 %value_V_1_8_8, i32 %p_0926_1_8_7

]]></node>
<StgValue><ssdm name="sel_tmp265"/></StgValue>
</operation>

<operation id="1791" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1812" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader.preheader_ifconv:1709  %p_0926_1_8_8 = select i1 %sel_tmp266, i32 %value_V_8_8, i32 %sel_tmp265

]]></node>
<StgValue><ssdm name="p_0926_1_8_8"/></StgValue>
</operation>

<operation id="1792" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="260">
<or_exp><and_exp><literal name="sel_tmp269" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1819" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
.preheader.preheader_ifconv:1716  %value_V_8_9 = call i32 @_ssdm_op_BitSet.i32.i32.i32.i1(i32 %p_0926_1_8_8, i32 9, i1 %tmp_90)

]]></node>
<StgValue><ssdm name="value_V_8_9"/></StgValue>
</operation>

<operation id="1793" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="262">
<or_exp><and_exp><literal name="sel_tmp267" val="1"/>
<literal name="sel_tmp269" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1820" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader_ifconv:1717  %value_V_1_8_9 = or i32 %p_0926_1_8_8, 512

]]></node>
<StgValue><ssdm name="value_V_1_8_9"/></StgValue>
</operation>

<operation id="1794" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="261">
<or_exp><and_exp><literal name="sel_tmp269" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1822" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader.preheader_ifconv:1719  %sel_tmp268 = select i1 %sel_tmp267, i32 %value_V_1_8_9, i32 %p_0926_1_8_8

]]></node>
<StgValue><ssdm name="sel_tmp268"/></StgValue>
</operation>

<operation id="1795" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1824" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader.preheader_ifconv:1721  %tmp_V_20 = select i1 %sel_tmp269, i32 %value_V_8_9, i32 %sel_tmp268

]]></node>
<StgValue><ssdm name="tmp_V_20"/></StgValue>
</operation>

<operation id="1796" st_id="12" stage="1" lat="1">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1825" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader.preheader_ifconv:1722  call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %output_V_V, i32 %tmp_V_20)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1797" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="267">
<or_exp><and_exp><literal name="sel_tmp284" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1867" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
.preheader.preheader_ifconv:1764  %value_V_9_4 = call i32 @_ssdm_op_BitSet.i32.i32.i32.i1(i32 %p_0926_1_9_3, i32 4, i1 %tmp_95)

]]></node>
<StgValue><ssdm name="value_V_9_4"/></StgValue>
</operation>

<operation id="1798" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="269">
<or_exp><and_exp><literal name="sel_tmp282" val="1"/>
<literal name="sel_tmp284" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1868" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader_ifconv:1765  %value_V_1_9_4 = or i32 %p_0926_1_9_3, 16

]]></node>
<StgValue><ssdm name="value_V_1_9_4"/></StgValue>
</operation>

<operation id="1799" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="268">
<or_exp><and_exp><literal name="sel_tmp284" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1870" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader.preheader_ifconv:1767  %sel_tmp283 = select i1 %sel_tmp282, i32 %value_V_1_9_4, i32 %p_0926_1_9_3

]]></node>
<StgValue><ssdm name="sel_tmp283"/></StgValue>
</operation>

<operation id="1800" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1872" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader.preheader_ifconv:1769  %p_0926_1_9_4 = select i1 %sel_tmp284, i32 %value_V_9_4, i32 %sel_tmp283

]]></node>
<StgValue><ssdm name="p_0926_1_9_4"/></StgValue>
</operation>

<operation id="1801" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="274">
<or_exp><and_exp><literal name="sel_tmp287" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1877" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
.preheader.preheader_ifconv:1774  %value_V_9_5 = call i32 @_ssdm_op_BitSet.i32.i32.i32.i1(i32 %p_0926_1_9_4, i32 5, i1 %tmp_96)

]]></node>
<StgValue><ssdm name="value_V_9_5"/></StgValue>
</operation>

<operation id="1802" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="276">
<or_exp><and_exp><literal name="sel_tmp285" val="1"/>
<literal name="sel_tmp287" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1878" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader_ifconv:1775  %value_V_1_9_5 = or i32 %p_0926_1_9_4, 32

]]></node>
<StgValue><ssdm name="value_V_1_9_5"/></StgValue>
</operation>

<operation id="1803" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="275">
<or_exp><and_exp><literal name="sel_tmp287" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1880" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader.preheader_ifconv:1777  %sel_tmp286 = select i1 %sel_tmp285, i32 %value_V_1_9_5, i32 %p_0926_1_9_4

]]></node>
<StgValue><ssdm name="sel_tmp286"/></StgValue>
</operation>

<operation id="1804" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1882" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader.preheader_ifconv:1779  %p_0926_1_9_5 = select i1 %sel_tmp287, i32 %value_V_9_5, i32 %sel_tmp286

]]></node>
<StgValue><ssdm name="p_0926_1_9_5"/></StgValue>
</operation>

<operation id="1805" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="281">
<or_exp><and_exp><literal name="sel_tmp290" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1887" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
.preheader.preheader_ifconv:1784  %value_V_9_6 = call i32 @_ssdm_op_BitSet.i32.i32.i32.i1(i32 %p_0926_1_9_5, i32 6, i1 %tmp_97)

]]></node>
<StgValue><ssdm name="value_V_9_6"/></StgValue>
</operation>

<operation id="1806" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="283">
<or_exp><and_exp><literal name="sel_tmp288" val="1"/>
<literal name="sel_tmp290" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1888" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader_ifconv:1785  %value_V_1_9_6 = or i32 %p_0926_1_9_5, 64

]]></node>
<StgValue><ssdm name="value_V_1_9_6"/></StgValue>
</operation>

<operation id="1807" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="282">
<or_exp><and_exp><literal name="sel_tmp290" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1890" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader.preheader_ifconv:1787  %sel_tmp289 = select i1 %sel_tmp288, i32 %value_V_1_9_6, i32 %p_0926_1_9_5

]]></node>
<StgValue><ssdm name="sel_tmp289"/></StgValue>
</operation>

<operation id="1808" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1892" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader.preheader_ifconv:1789  %p_0926_1_9_6 = select i1 %sel_tmp290, i32 %value_V_9_6, i32 %sel_tmp289

]]></node>
<StgValue><ssdm name="p_0926_1_9_6"/></StgValue>
</operation>

<operation id="1809" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="288">
<or_exp><and_exp><literal name="sel_tmp293" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1897" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
.preheader.preheader_ifconv:1794  %value_V_9_7 = call i32 @_ssdm_op_BitSet.i32.i32.i32.i1(i32 %p_0926_1_9_6, i32 7, i1 %tmp_98)

]]></node>
<StgValue><ssdm name="value_V_9_7"/></StgValue>
</operation>

<operation id="1810" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="290">
<or_exp><and_exp><literal name="sel_tmp291" val="1"/>
<literal name="sel_tmp293" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1898" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader_ifconv:1795  %value_V_1_9_7 = or i32 %p_0926_1_9_6, 128

]]></node>
<StgValue><ssdm name="value_V_1_9_7"/></StgValue>
</operation>

<operation id="1811" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="289">
<or_exp><and_exp><literal name="sel_tmp293" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1900" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader.preheader_ifconv:1797  %sel_tmp292 = select i1 %sel_tmp291, i32 %value_V_1_9_7, i32 %p_0926_1_9_6

]]></node>
<StgValue><ssdm name="sel_tmp292"/></StgValue>
</operation>

<operation id="1812" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1902" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader.preheader_ifconv:1799  %p_0926_1_9_7 = select i1 %sel_tmp293, i32 %value_V_9_7, i32 %sel_tmp292

]]></node>
<StgValue><ssdm name="p_0926_1_9_7"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="1813" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="103" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8">
<![CDATA[
.preheader.preheader_ifconv:0  call void (...)* @_ssdm_op_SpecInterface(i32* %output_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1814" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="104" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8">
<![CDATA[
.preheader.preheader_ifconv:1  call void (...)* @_ssdm_op_SpecInterface(i32* %input_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1815" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="105" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
.preheader.preheader_ifconv:2  call void (...)* @_ssdm_op_SpecBitsMap(i32* %input_V_V), !map !685

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1816" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="106" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
.preheader.preheader_ifconv:3  call void (...)* @_ssdm_op_SpecBitsMap(i32* %output_V_V), !map !689

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1817" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="107" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
.preheader.preheader_ifconv:4  call void (...)* @_ssdm_op_SpecTopModule([9 x i8]* @toplevel_str) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1818" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="108" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="32" op_6_bw="8" op_7_bw="8" op_8_bw="8">
<![CDATA[
.preheader.preheader_ifconv:5  call void (...)* @_ssdm_op_SpecIFCore(i32* %input_V_V, [1 x i8]* @p_str2, [11 x i8]* @p_str3, [1 x i8]* @p_str2, i32 -1, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1819" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="109" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="32" op_6_bw="8" op_7_bw="8" op_8_bw="8">
<![CDATA[
.preheader.preheader_ifconv:6  call void (...)* @_ssdm_op_SpecIFCore(i32* %output_V_V, [1 x i8]* @p_str2, [11 x i8]* @p_str3, [1 x i8]* @p_str2, i32 -1, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1820" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="110" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8">
<![CDATA[
.preheader.preheader_ifconv:7  call void (...)* @_ssdm_op_SpecInterface(i32 0, [13 x i8]* @p_str4, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1821" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="295">
<or_exp><and_exp><literal name="sel_tmp296" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1907" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
.preheader.preheader_ifconv:1804  %value_V_9_8 = call i32 @_ssdm_op_BitSet.i32.i32.i32.i1(i32 %p_0926_1_9_7, i32 8, i1 %tmp_99)

]]></node>
<StgValue><ssdm name="value_V_9_8"/></StgValue>
</operation>

<operation id="1822" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="297">
<or_exp><and_exp><literal name="sel_tmp294" val="1"/>
<literal name="sel_tmp296" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1908" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader_ifconv:1805  %value_V_1_9_8 = or i32 %p_0926_1_9_7, 256

]]></node>
<StgValue><ssdm name="value_V_1_9_8"/></StgValue>
</operation>

<operation id="1823" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="296">
<or_exp><and_exp><literal name="sel_tmp296" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1910" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader.preheader_ifconv:1807  %sel_tmp295 = select i1 %sel_tmp294, i32 %value_V_1_9_8, i32 %p_0926_1_9_7

]]></node>
<StgValue><ssdm name="sel_tmp295"/></StgValue>
</operation>

<operation id="1824" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1912" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader.preheader_ifconv:1809  %p_0926_1_9_8 = select i1 %sel_tmp296, i32 %value_V_9_8, i32 %sel_tmp295

]]></node>
<StgValue><ssdm name="p_0926_1_9_8"/></StgValue>
</operation>

<operation id="1825" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1914" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
.preheader.preheader_ifconv:1811  %value_V_9_9 = call i32 @_ssdm_op_BitSet.i32.i32.i32.i1(i32 %p_0926_1_9_8, i32 9, i1 %tmp_100)

]]></node>
<StgValue><ssdm name="value_V_9_9"/></StgValue>
</operation>

<operation id="1826" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1915" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader_ifconv:1812  %value_V_1_9_9 = or i32 %p_0926_1_9_8, 512

]]></node>
<StgValue><ssdm name="value_V_1_9_9"/></StgValue>
</operation>

<operation id="1827" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1916" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader.preheader_ifconv:1813  %sel_tmp297 = icmp eq i2 %neighbours_V_3_9_9, -1

]]></node>
<StgValue><ssdm name="sel_tmp297"/></StgValue>
</operation>

<operation id="1828" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1917" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader.preheader_ifconv:1814  %sel_tmp298 = select i1 %sel_tmp297, i32 %value_V_1_9_9, i32 %p_0926_1_9_8

]]></node>
<StgValue><ssdm name="sel_tmp298"/></StgValue>
</operation>

<operation id="1829" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1918" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader.preheader_ifconv:1815  %sel_tmp299 = icmp eq i2 %neighbours_V_3_9_9, -2

]]></node>
<StgValue><ssdm name="sel_tmp299"/></StgValue>
</operation>

<operation id="1830" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1919" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader.preheader_ifconv:1816  %tmp_V_21 = select i1 %sel_tmp299, i32 %value_V_9_9, i32 %sel_tmp298

]]></node>
<StgValue><ssdm name="tmp_V_21"/></StgValue>
</operation>

<operation id="1831" st_id="13" stage="1" lat="1">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1920" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader.preheader_ifconv:1817  call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %output_V_V, i32 %tmp_V_21)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1832" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1921" bw="0">
<![CDATA[
.preheader.preheader_ifconv:1818  ret void

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
