# -------------------------------------------------------------------------- #
#
# Copyright (C) 1991-2013 Altera Corporation
# Your use of Altera Corporation's design tools, logic functions 
# and other software and tools, and its AMPP partner logic 
# functions, and any output files from any of the foregoing 
# (including device programming or simulation files), and any 
# associated documentation or information are expressly subject 
# to the terms and conditions of the Altera Program License 
# Subscription Agreement, Altera MegaCore Function License 
# Agreement, or other applicable license agreement, including, 
# without limitation, that your use is for the sole purpose of 
# programming logic devices manufactured by Altera and sold by 
# Altera or its authorized distributors.  Please refer to the 
# applicable agreement for further details.
#
# -------------------------------------------------------------------------- #
#
# Quartus II 64-Bit
# Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
# Date created = 16:39:34  April 09, 2021
#
# -------------------------------------------------------------------------- #
#
# Notes:
#
# 1) The default values for assignments are stored in the file:
#		usb_system_assignment_defaults.qdf
#    If this file doesn't exist, see file:
#		assignment_defaults.qdf
#
# 2) Altera recommends that you do not modify this file. This
#    file is updated automatically by the Quartus II software
#    and any changes you make may be lost or overwritten.
#
# -------------------------------------------------------------------------- #


set_global_assignment -name FAMILY "MAX 10"
set_global_assignment -name DEVICE 10M50DAF484C6GES
set_global_assignment -name TOP_LEVEL_ENTITY Top
set_global_assignment -name ORIGINAL_QUARTUS_VERSION "13.0 SP1"
set_global_assignment -name PROJECT_CREATION_TIME_DATE "16:39:34  APRIL 09, 2021"
set_global_assignment -name LAST_QUARTUS_VERSION "20.1.1 Lite Edition"
set_global_assignment -name PROJECT_OUTPUT_DIRECTORY output_files
set_global_assignment -name MIN_CORE_JUNCTION_TEMP 0
set_global_assignment -name MAX_CORE_JUNCTION_TEMP 85
set_global_assignment -name DEVICE_FILTER_PIN_COUNT 484
set_global_assignment -name ERROR_CHECK_FREQUENCY_DIVISOR 2
set_global_assignment -name EDA_SIMULATION_TOOL "ModelSim-Altera (VHDL)"
set_global_assignment -name EDA_OUTPUT_DATA_FORMAT VHDL -section_id eda_simulation
set_global_assignment -name STRATIX_DEVICE_IO_STANDARD "3.3-V LVTTL"
set_location_assignment PIN_Y5 -to jtag_tck
set_location_assignment PIN_W8 -to jtag_tdi
set_location_assignment PIN_W6 -to jtag_tdo
set_location_assignment PIN_AB8 -to jtag_tms
set_location_assignment PIN_H21 -to button
set_location_assignment PIN_C7 -to led0
set_location_assignment PIN_C8 -to led1
set_location_assignment PIN_A6 -to led2
set_global_assignment -name ENABLE_SIGNALTAP ON
set_global_assignment -name USE_SIGNALTAP_FILE stp1.stp
set_global_assignment -name VERILOG_SHOW_LMF_MAPPING_MESSAGES OFF
set_global_assignment -name VERILOG_MACRO "SYNTHESIS=<None>"
set_global_assignment -name DEVICE_FILTER_SPEED_GRADE 6
set_global_assignment -name ENABLE_OCT_DONE OFF
set_global_assignment -name EXTERNAL_FLASH_FALLBACK_ADDRESS 00000000
set_global_assignment -name USE_CONFIGURATION_DEVICE OFF
set_global_assignment -name INTERNAL_FLASH_UPDATE_MODE "SINGLE COMP IMAGE WITH ERAM"
set_global_assignment -name CRC_ERROR_OPEN_DRAIN OFF
set_global_assignment -name OUTPUT_IO_TIMING_NEAR_END_VMEAS "HALF VCCIO" -rise
set_global_assignment -name OUTPUT_IO_TIMING_NEAR_END_VMEAS "HALF VCCIO" -fall
set_global_assignment -name OUTPUT_IO_TIMING_FAR_END_VMEAS "HALF SIGNAL SWING" -rise
set_global_assignment -name OUTPUT_IO_TIMING_FAR_END_VMEAS "HALF SIGNAL SWING" -fall
set_global_assignment -name IOBANK_VCCIO 1.2V -section_id 8
set_global_assignment -name IOBANK_VCCIO 1.8V -section_id 7
set_global_assignment -name IOBANK_VCCIO 2.5V -section_id 1A
set_global_assignment -name IOBANK_VCCIO 2.5V -section_id 1B
set_global_assignment -name IOBANK_VCCIO 2.5V -section_id 2
set_global_assignment -name IOBANK_VCCIO 3.3V -section_id 3
set_global_assignment -name IOBANK_VCCIO 3.3V -section_id 4
set_global_assignment -name IOBANK_VCCIO 1.5V -section_id 6
set_global_assignment -name IOBANK_VCCIO 1.5V -section_id 5
set_global_assignment -name POWER_PRESET_COOLING_SOLUTION "23 MM HEAT SINK WITH 200 LFPM AIRFLOW"
set_global_assignment -name POWER_BOARD_THERMAL_MODEL "NONE (CONSERVATIVE)"
set_global_assignment -name FORCE_CONFIGURATION_VCCIO ON
set_global_assignment -name AUTO_RESTART_CONFIGURATION OFF
set_global_assignment -name ENABLE_CONFIGURATION_PINS OFF
set_global_assignment -name ENABLE_BOOT_SEL_PIN OFF

set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -section_id Top
set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -section_id Top
set_global_assignment -name PARTITION_COLOR 16764057 -section_id Top
set_instance_assignment -name IO_STANDARD "1.5 V" -to button
set_instance_assignment -name IO_STANDARD "1.2 V" -to led0
set_instance_assignment -name IO_STANDARD "1.2 V" -to led1
set_instance_assignment -name IO_STANDARD "1.2 V" -to led2
set_location_assignment PIN_M8 -to osc_clk_in
set_instance_assignment -name IO_STANDARD "2.5 V" -to osc_clk_in
set_location_assignment PIN_H11 -to ulpi_clk
set_instance_assignment -name IO_STANDARD "1.2 V" -to ulpi_clk
set_instance_assignment -name IO_STANDARD "1.8 V" -to ulpi_data[7]
set_instance_assignment -name IO_STANDARD "1.8 V" -to ulpi_data[6]
set_instance_assignment -name IO_STANDARD "1.8 V" -to ulpi_data[5]
set_instance_assignment -name IO_STANDARD "1.8 V" -to ulpi_data[4]
set_instance_assignment -name IO_STANDARD "1.8 V" -to ulpi_data[3]
set_instance_assignment -name IO_STANDARD "1.8 V" -to ulpi_data[2]
set_instance_assignment -name IO_STANDARD "1.8 V" -to ulpi_data[1]
set_instance_assignment -name IO_STANDARD "1.8 V" -to ulpi_data[0]
set_instance_assignment -name IO_STANDARD "1.8 V" -to ulpi_direction
set_instance_assignment -name IO_STANDARD "1.8 V" -to ulpi_nxt
set_instance_assignment -name IO_STANDARD "1.8 V" -to ulpi_stp
set_location_assignment PIN_E12 -to ulpi_data[0]
set_location_assignment PIN_E13 -to ulpi_data[1]
set_location_assignment PIN_H13 -to ulpi_data[2]
set_location_assignment PIN_E14 -to ulpi_data[3]
set_location_assignment PIN_H14 -to ulpi_data[4]
set_location_assignment PIN_D15 -to ulpi_data[5]
set_location_assignment PIN_E15 -to ulpi_data[6]
set_location_assignment PIN_F15 -to ulpi_data[7]
set_location_assignment PIN_H12 -to ulpi_nxt
set_location_assignment PIN_J13 -to ulpi_direction
set_location_assignment PIN_J12 -to ulpi_stp
set_location_assignment PIN_J11 -to ulpi_cs
set_instance_assignment -name IO_STANDARD "1.8 V" -to ulpi_cs
set_location_assignment PIN_D8 -to ulpi_fault_
set_instance_assignment -name IO_STANDARD "1.2 V" -to ulpi_fault_
set_instance_assignment -name IO_STANDARD "1.8 V" -to ulpi_reset_
set_location_assignment PIN_E16 -to ulpi_reset_
set_global_assignment -name SDC_FILE usb_system.sdc
set_global_assignment -name QIP_FILE ../altera_models/jtag_uart/jtag_uart/jtag_uart.qip
set_global_assignment -name VERILOG_FILE ../spinal/Top.v
set_global_assignment -name SIGNALTAP_FILE stp1.stp
set_instance_assignment -name FAST_OUTPUT_REGISTER OFF -to ulpi_data[*]
set_instance_assignment -name FAST_OUTPUT_REGISTER OFF -to ulpi_stp
set_instance_assignment -name FAST_INPUT_REGISTER OFF -to ulpi_data[*]
set_instance_assignment -name FAST_INPUT_REGISTER OFF -to ulpi_nxt
set_instance_assignment -name FAST_INPUT_REGISTER OFF -to ulpi_direction
set_global_assignment -name QIP_FILE ../altera_models/pll/pll.qip
set_location_assignment PIN_B7 -to led3
set_instance_assignment -name IO_STANDARD "1.2 V" -to led3
set_global_assignment -name QIP_FILE ../altera_models/ulpi_pll/ulpi_pll.qip
set_instance_assignment -name PAD_TO_CORE_DELAY 10 -to ulpi_nxt
set_global_assignment -name STATE_MACHINE_PROCESSING "USER-ENCODED"
set_global_assignment -name SLD_FILE db/stp1_auto_stripped.stp
set_instance_assignment -name PARTITION_HIERARCHY root_partition -to | -section_id Top