// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
// Version: 2020.1
// Copyright (C) 1986-2020 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="VMRouterTop_L3PHIB,hls_ip_2020_1,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=1,HLS_INPUT_PART=xcvu7p-flvb2104-1-e,HLS_INPUT_CLOCK=4.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=3.399500,HLS_SYN_LAT=112,HLS_SYN_TPT=none,HLS_SYN_MEM=1,HLS_SYN_DSP=0,HLS_SYN_FF=971,HLS_SYN_LUT=2656,HLS_VERSION=2020_1}" *)

module VMRouterTop_L3PHIB (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        bx_V,
        bx_o_V,
        bx_o_V_ap_vld,
        inputStubs_0_dataarray_data_V_address0,
        inputStubs_0_dataarray_data_V_ce0,
        inputStubs_0_dataarray_data_V_q0,
        inputStubs_1_dataarray_data_V_address0,
        inputStubs_1_dataarray_data_V_ce0,
        inputStubs_1_dataarray_data_V_q0,
        inputStubs_2_dataarray_data_V_address0,
        inputStubs_2_dataarray_data_V_ce0,
        inputStubs_2_dataarray_data_V_q0,
        inputStubs_3_dataarray_data_V_address0,
        inputStubs_3_dataarray_data_V_ce0,
        inputStubs_3_dataarray_data_V_q0,
        inputStubs_0_nentries_0_V,
        inputStubs_0_nentries_1_V,
        inputStubs_1_nentries_0_V,
        inputStubs_1_nentries_1_V,
        inputStubs_2_nentries_0_V,
        inputStubs_2_nentries_1_V,
        inputStubs_3_nentries_0_V,
        inputStubs_3_nentries_1_V,
        memoriesAS_0_dataarray_data_V_address0,
        memoriesAS_0_dataarray_data_V_ce0,
        memoriesAS_0_dataarray_data_V_we0,
        memoriesAS_0_dataarray_data_V_d0,
        memoriesME_0_dataarray_data_V_address0,
        memoriesME_0_dataarray_data_V_ce0,
        memoriesME_0_dataarray_data_V_we0,
        memoriesME_0_dataarray_data_V_d0,
        memoriesME_1_dataarray_data_V_address0,
        memoriesME_1_dataarray_data_V_ce0,
        memoriesME_1_dataarray_data_V_we0,
        memoriesME_1_dataarray_data_V_d0,
        memoriesME_2_dataarray_data_V_address0,
        memoriesME_2_dataarray_data_V_ce0,
        memoriesME_2_dataarray_data_V_we0,
        memoriesME_2_dataarray_data_V_d0,
        memoriesME_3_dataarray_data_V_address0,
        memoriesME_3_dataarray_data_V_ce0,
        memoriesME_3_dataarray_data_V_we0,
        memoriesME_3_dataarray_data_V_d0,
        memoriesME_4_dataarray_data_V_address0,
        memoriesME_4_dataarray_data_V_ce0,
        memoriesME_4_dataarray_data_V_we0,
        memoriesME_4_dataarray_data_V_d0,
        memoriesME_5_dataarray_data_V_address0,
        memoriesME_5_dataarray_data_V_ce0,
        memoriesME_5_dataarray_data_V_we0,
        memoriesME_5_dataarray_data_V_d0,
        memoriesME_6_dataarray_data_V_address0,
        memoriesME_6_dataarray_data_V_ce0,
        memoriesME_6_dataarray_data_V_we0,
        memoriesME_6_dataarray_data_V_d0,
        memoriesME_7_dataarray_data_V_address0,
        memoriesME_7_dataarray_data_V_ce0,
        memoriesME_7_dataarray_data_V_we0,
        memoriesME_7_dataarray_data_V_d0
);

parameter    ap_ST_fsm_state1 = 2'd1;
parameter    ap_ST_fsm_pp0_stage0 = 2'd2;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [2:0] bx_V;
output  [2:0] bx_o_V;
output   bx_o_V_ap_vld;
output  [7:0] inputStubs_0_dataarray_data_V_address0;
output   inputStubs_0_dataarray_data_V_ce0;
input  [35:0] inputStubs_0_dataarray_data_V_q0;
output  [7:0] inputStubs_1_dataarray_data_V_address0;
output   inputStubs_1_dataarray_data_V_ce0;
input  [35:0] inputStubs_1_dataarray_data_V_q0;
output  [7:0] inputStubs_2_dataarray_data_V_address0;
output   inputStubs_2_dataarray_data_V_ce0;
input  [35:0] inputStubs_2_dataarray_data_V_q0;
output  [7:0] inputStubs_3_dataarray_data_V_address0;
output   inputStubs_3_dataarray_data_V_ce0;
input  [35:0] inputStubs_3_dataarray_data_V_q0;
input  [6:0] inputStubs_0_nentries_0_V;
input  [6:0] inputStubs_0_nentries_1_V;
input  [6:0] inputStubs_1_nentries_0_V;
input  [6:0] inputStubs_1_nentries_1_V;
input  [6:0] inputStubs_2_nentries_0_V;
input  [6:0] inputStubs_2_nentries_1_V;
input  [6:0] inputStubs_3_nentries_0_V;
input  [6:0] inputStubs_3_nentries_1_V;
output  [9:0] memoriesAS_0_dataarray_data_V_address0;
output   memoriesAS_0_dataarray_data_V_ce0;
output   memoriesAS_0_dataarray_data_V_we0;
output  [35:0] memoriesAS_0_dataarray_data_V_d0;
output  [9:0] memoriesME_0_dataarray_data_V_address0;
output   memoriesME_0_dataarray_data_V_ce0;
output   memoriesME_0_dataarray_data_V_we0;
output  [15:0] memoriesME_0_dataarray_data_V_d0;
output  [9:0] memoriesME_1_dataarray_data_V_address0;
output   memoriesME_1_dataarray_data_V_ce0;
output   memoriesME_1_dataarray_data_V_we0;
output  [15:0] memoriesME_1_dataarray_data_V_d0;
output  [9:0] memoriesME_2_dataarray_data_V_address0;
output   memoriesME_2_dataarray_data_V_ce0;
output   memoriesME_2_dataarray_data_V_we0;
output  [15:0] memoriesME_2_dataarray_data_V_d0;
output  [9:0] memoriesME_3_dataarray_data_V_address0;
output   memoriesME_3_dataarray_data_V_ce0;
output   memoriesME_3_dataarray_data_V_we0;
output  [15:0] memoriesME_3_dataarray_data_V_d0;
output  [9:0] memoriesME_4_dataarray_data_V_address0;
output   memoriesME_4_dataarray_data_V_ce0;
output   memoriesME_4_dataarray_data_V_we0;
output  [15:0] memoriesME_4_dataarray_data_V_d0;
output  [9:0] memoriesME_5_dataarray_data_V_address0;
output   memoriesME_5_dataarray_data_V_ce0;
output   memoriesME_5_dataarray_data_V_we0;
output  [15:0] memoriesME_5_dataarray_data_V_d0;
output  [9:0] memoriesME_6_dataarray_data_V_address0;
output   memoriesME_6_dataarray_data_V_ce0;
output   memoriesME_6_dataarray_data_V_we0;
output  [15:0] memoriesME_6_dataarray_data_V_d0;
output  [9:0] memoriesME_7_dataarray_data_V_address0;
output   memoriesME_7_dataarray_data_V_ce0;
output   memoriesME_7_dataarray_data_V_we0;
output  [15:0] memoriesME_7_dataarray_data_V_d0;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg inputStubs_0_dataarray_data_V_ce0;
reg inputStubs_1_dataarray_data_V_ce0;
reg inputStubs_2_dataarray_data_V_ce0;
reg inputStubs_3_dataarray_data_V_ce0;
reg memoriesAS_0_dataarray_data_V_ce0;
reg memoriesAS_0_dataarray_data_V_we0;
reg memoriesME_0_dataarray_data_V_ce0;
reg memoriesME_0_dataarray_data_V_we0;
reg memoriesME_1_dataarray_data_V_ce0;
reg memoriesME_1_dataarray_data_V_we0;
reg memoriesME_2_dataarray_data_V_ce0;
reg memoriesME_2_dataarray_data_V_we0;
reg memoriesME_3_dataarray_data_V_ce0;
reg memoriesME_3_dataarray_data_V_we0;
reg memoriesME_4_dataarray_data_V_ce0;
reg memoriesME_4_dataarray_data_V_we0;
reg memoriesME_5_dataarray_data_V_ce0;
reg memoriesME_5_dataarray_data_V_we0;
reg memoriesME_6_dataarray_data_V_ce0;
reg memoriesME_6_dataarray_data_V_we0;
reg memoriesME_7_dataarray_data_V_ce0;
reg memoriesME_7_dataarray_data_V_we0;

(* fsm_encoding = "none" *) reg   [1:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
wire   [0:0] icmp_ln672_fu_1542_p2;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_enable_reg_pp0_iter0;
wire    ap_block_state2_pp0_stage0_iter0;
wire    ap_block_state3_pp0_stage0_iter1;
wire    ap_block_state4_pp0_stage0_iter2;
wire    ap_block_state5_pp0_stage0_iter3;
wire    ap_block_state6_pp0_stage0_iter4;
reg    bx_o_V_1_ack_in;
reg    ap_block_state7_pp0_stage0_iter5;
reg    ap_enable_reg_pp0_iter5;
reg    ap_block_pp0_stage0_11001;
reg   [2:0] bx_o_V_1_data_reg;
reg    bx_o_V_1_vld_reg;
reg    bx_o_V_1_vld_in;
wire   [5:0] lut_address0;
reg    lut_ce0;
wire   [13:0] lut_q0;
wire   [10:0] lut_1_address0;
reg    lut_1_ce0;
wire   [5:0] lut_1_q0;
reg   [0:0] do_init_reg_822;
reg   [6:0] addr_index_assign7_reg_838;
reg   [6:0] addr_index_assign7_reg_838_pp0_iter1_reg;
reg   [6:0] addr_index_assign7_reg_838_pp0_iter2_reg;
reg   [6:0] addr_index_assign7_reg_838_pp0_iter3_reg;
reg   [6:0] addr_index_assign7_reg_838_pp0_iter4_reg;
reg   [6:0] nInputs_3_V_1_rewind_reg_853;
reg   [6:0] nInputs_2_V_rewind_reg_867;
reg   [6:0] nInputs_1_V_rewind_reg_881;
reg   [6:0] nInputs_0_V_rewind_reg_895;
reg   [0:0] p_rewind_reg_909;
reg   [2:0] bx_V8_rewind_reg_923;
reg   [3:0] p_what2_5_rewind_reg_937;
reg   [6:0] nInputs_3_V_01_rewind_reg_951;
reg   [6:0] nInputs_2_V_02_rewind_reg_965;
reg   [6:0] nInputs_3_V3_rewind_reg_979;
reg   [6:0] nInputs_3_V_24_rewind_reg_993;
reg   [6:0] p_06_reg_1007;
reg   [6:0] nInputs_3_V_1_phi_reg_1071;
reg   [6:0] nInputs_2_V_phi_reg_1083;
reg   [6:0] nInputs_1_V_phi_reg_1095;
reg   [6:0] nInputs_0_V_phi_reg_1107;
reg   [0:0] p_phi_reg_1119;
reg   [2:0] bx_V8_phi_reg_1131;
reg   [2:0] bx_V8_phi_reg_1131_pp0_iter2_reg;
reg   [2:0] bx_V8_phi_reg_1131_pp0_iter3_reg;
reg   [2:0] bx_V8_phi_reg_1131_pp0_iter4_reg;
reg   [0:0] ap_phi_mux_do_init_phi_fu_826_p6;
wire   [0:0] trunc_ln209_fu_1144_p1;
wire   [6:0] nInputs_0_V_fu_1148_p3;
wire   [6:0] nInputs_1_V_fu_1162_p3;
wire   [6:0] nInputs_2_V_fu_1176_p3;
wire   [6:0] nInputs_3_V_fu_1190_p3;
wire   [3:0] p_Result_12_3_fu_1204_p5;
wire   [6:0] i_fu_1536_p2;
reg   [6:0] i_reg_3807;
reg   [0:0] icmp_ln672_reg_3812;
reg   [0:0] icmp_ln672_reg_3812_pp0_iter1_reg;
reg   [0:0] icmp_ln672_reg_3812_pp0_iter2_reg;
reg   [0:0] icmp_ln672_reg_3812_pp0_iter3_reg;
reg   [0:0] icmp_ln672_reg_3812_pp0_iter4_reg;
wire   [0:0] noStubsLeft_fu_1548_p2;
reg   [0:0] noStubsLeft_reg_3816;
reg   [0:0] noStubsLeft_reg_3816_pp0_iter2_reg;
reg   [0:0] noStubsLeft_reg_3816_pp0_iter3_reg;
reg   [0:0] noStubsLeft_reg_3816_pp0_iter4_reg;
wire   [0:0] icmp_ln687_fu_1576_p2;
reg   [0:0] icmp_ln687_reg_3822;
reg   [0:0] icmp_ln687_reg_3822_pp0_iter2_reg;
wire   [1:0] trunc_ln42_fu_1598_p1;
reg   [1:0] trunc_ln42_reg_3848;
reg   [1:0] trunc_ln42_reg_3848_pp0_iter2_reg;
wire   [6:0] nInputs_3_V_8_fu_1688_p3;
reg   [6:0] nInputs_3_V_8_reg_3853;
reg    ap_enable_reg_pp0_iter1;
wire   [6:0] nInputs_3_V_9_fu_1712_p3;
reg   [6:0] nInputs_3_V_9_reg_3858;
wire   [6:0] nInputs_3_V_11_fu_1728_p3;
reg   [6:0] nInputs_3_V_11_reg_3863;
wire   [6:0] nInputs_3_V_12_fu_1736_p3;
reg   [6:0] nInputs_3_V_12_reg_3868;
wire   [3:0] p_what2_s_fu_1744_p3;
reg   [3:0] p_what2_s_reg_3873;
wire   [6:0] read_addr_V_1_fu_1770_p3;
reg   [6:0] read_addr_V_1_reg_3878;
wire   [35:0] p_Val2_s_fu_1798_p3;
reg   [35:0] p_Val2_s_reg_3883;
reg   [35:0] p_Val2_s_reg_3883_pp0_iter4_reg;
wire   [0:0] or_ln675_3_fu_1805_p2;
reg   [0:0] or_ln675_3_reg_3889;
reg   [0:0] or_ln675_3_reg_3889_pp0_iter4_reg;
wire   [2:0] bend_V_fu_1819_p1;
reg   [2:0] bend_V_reg_3897;
reg   [2:0] bend_V_reg_3897_pp0_iter4_reg;
reg   [0:0] tmp_31_reg_3912;
wire   [13:0] trunc_ln214_fu_1960_p1;
reg   [13:0] trunc_ln214_reg_3917;
reg    ap_block_pp0_stage0_subdone;
reg    ap_enable_reg_pp0_iter2;
reg    ap_enable_reg_pp0_iter3;
reg    ap_enable_reg_pp0_iter4;
wire    ap_block_pp0_stage0;
reg   [6:0] ap_phi_mux_addr_index_assign7_phi_fu_842_p6;
reg   [6:0] ap_phi_mux_nInputs_3_V_1_rewind_phi_fu_857_p6;
reg   [6:0] ap_phi_mux_nInputs_2_V_rewind_phi_fu_871_p6;
reg   [6:0] ap_phi_mux_nInputs_1_V_rewind_phi_fu_885_p6;
reg   [6:0] ap_phi_mux_nInputs_0_V_rewind_phi_fu_899_p6;
reg   [0:0] ap_phi_mux_p_rewind_phi_fu_913_p6;
reg   [2:0] ap_phi_mux_bx_V8_rewind_phi_fu_927_p6;
reg   [3:0] ap_phi_mux_p_what2_5_rewind_phi_fu_941_p6;
reg   [6:0] ap_phi_mux_nInputs_3_V_01_rewind_phi_fu_955_p6;
reg   [6:0] ap_phi_mux_nInputs_2_V_02_rewind_phi_fu_969_p6;
reg   [6:0] ap_phi_mux_nInputs_3_V3_rewind_phi_fu_983_p6;
reg   [6:0] ap_phi_mux_nInputs_3_V_24_rewind_phi_fu_997_p6;
reg   [6:0] ap_phi_mux_p_06_phi_fu_1011_p6;
reg   [3:0] ap_phi_mux_p_what2_5_phi_fu_1024_p4;
wire   [3:0] ap_phi_reg_pp0_iter0_p_what2_5_reg_1021;
reg   [3:0] ap_phi_reg_pp0_iter1_p_what2_5_reg_1021;
reg   [6:0] ap_phi_mux_nInputs_3_V_24_phi_fu_1034_p4;
wire   [6:0] ap_phi_reg_pp0_iter0_nInputs_3_V_24_reg_1031;
reg   [6:0] ap_phi_reg_pp0_iter1_nInputs_3_V_24_reg_1031;
reg   [6:0] ap_phi_mux_nInputs_3_V3_phi_fu_1044_p4;
wire   [6:0] ap_phi_reg_pp0_iter0_nInputs_3_V3_reg_1041;
reg   [6:0] ap_phi_reg_pp0_iter1_nInputs_3_V3_reg_1041;
reg   [6:0] ap_phi_mux_nInputs_2_V_02_phi_fu_1054_p4;
wire   [6:0] ap_phi_reg_pp0_iter0_nInputs_2_V_02_reg_1051;
reg   [6:0] ap_phi_reg_pp0_iter1_nInputs_2_V_02_reg_1051;
reg   [6:0] ap_phi_mux_nInputs_3_V_01_phi_fu_1064_p4;
wire   [6:0] ap_phi_reg_pp0_iter0_nInputs_3_V_01_reg_1061;
reg   [6:0] ap_phi_reg_pp0_iter1_nInputs_3_V_01_reg_1061;
wire   [6:0] ap_phi_reg_pp0_iter0_nInputs_3_V_1_phi_reg_1071;
reg   [6:0] ap_phi_reg_pp0_iter1_nInputs_3_V_1_phi_reg_1071;
wire   [6:0] ap_phi_reg_pp0_iter0_nInputs_2_V_phi_reg_1083;
reg   [6:0] ap_phi_reg_pp0_iter1_nInputs_2_V_phi_reg_1083;
wire   [6:0] ap_phi_reg_pp0_iter0_nInputs_1_V_phi_reg_1095;
reg   [6:0] ap_phi_reg_pp0_iter1_nInputs_1_V_phi_reg_1095;
wire   [6:0] ap_phi_reg_pp0_iter0_nInputs_0_V_phi_reg_1107;
reg   [6:0] ap_phi_reg_pp0_iter1_nInputs_0_V_phi_reg_1107;
reg   [0:0] ap_phi_mux_p_phi_phi_fu_1123_p4;
wire   [0:0] ap_phi_reg_pp0_iter0_p_phi_reg_1119;
reg   [0:0] ap_phi_reg_pp0_iter1_p_phi_reg_1119;
wire   [2:0] ap_phi_reg_pp0_iter0_bx_V8_phi_reg_1131;
reg   [2:0] ap_phi_reg_pp0_iter1_bx_V8_phi_reg_1131;
wire   [63:0] zext_ln42_fu_1590_p1;
wire   [63:0] zext_ln544_fu_1847_p1;
wire   [63:0] zext_ln544_1_fu_1904_p1;
wire   [63:0] zext_ln321_fu_1972_p1;
wire   [63:0] zext_ln321_1_fu_2238_p1;
wire   [0:0] or_ln768_fu_2154_p2;
wire   [0:0] icmp_ln66_fu_2206_p2;
wire   [63:0] zext_ln321_2_fu_2385_p1;
wire   [0:0] or_ln768_1_fu_2301_p2;
wire   [0:0] icmp_ln66_1_fu_2353_p2;
wire   [63:0] zext_ln321_3_fu_2532_p1;
wire   [0:0] or_ln768_2_fu_2448_p2;
wire   [0:0] icmp_ln66_2_fu_2500_p2;
wire   [63:0] zext_ln321_4_fu_2679_p1;
wire   [0:0] or_ln768_3_fu_2595_p2;
wire   [0:0] icmp_ln66_3_fu_2647_p2;
wire   [63:0] zext_ln321_5_fu_2826_p1;
wire   [0:0] or_ln768_4_fu_2742_p2;
wire   [0:0] icmp_ln66_4_fu_2794_p2;
wire   [63:0] zext_ln321_6_fu_2973_p1;
wire   [0:0] or_ln768_5_fu_2889_p2;
wire   [0:0] icmp_ln66_5_fu_2941_p2;
wire   [63:0] zext_ln321_7_fu_3120_p1;
wire   [0:0] or_ln768_6_fu_3036_p2;
wire   [0:0] icmp_ln66_6_fu_3088_p2;
wire   [63:0] zext_ln321_8_fu_3267_p1;
wire   [0:0] or_ln768_7_fu_3183_p2;
wire   [0:0] icmp_ln66_7_fu_3235_p2;
reg   [4:0] addrCountME_0_0_V_fu_310;
wire   [4:0] addrCountME_0_0_V_2_fu_2243_p2;
wire   [2:0] select_ln675_10_fu_2120_p3;
reg   [4:0] addrCountME_0_1_V_fu_314;
reg   [4:0] addrCountME_0_2_V_fu_318;
reg   [4:0] addrCountME_0_3_V_fu_322;
reg   [4:0] addrCountME_0_4_V_fu_326;
reg   [4:0] addrCountME_0_5_V_fu_330;
reg   [4:0] addrCountME_0_6_V_fu_334;
reg   [4:0] addrCountME_0_7_V_fu_338;
reg   [4:0] addrCountME_1_0_V_fu_342;
wire   [4:0] addrCountME_1_0_V_2_fu_2390_p2;
reg   [4:0] addrCountME_1_1_V_fu_346;
reg   [4:0] addrCountME_1_2_V_fu_350;
reg   [4:0] addrCountME_1_3_V_fu_354;
reg   [4:0] addrCountME_1_4_V_fu_358;
reg   [4:0] addrCountME_1_5_V_fu_362;
reg   [4:0] addrCountME_1_6_V_fu_366;
reg   [4:0] addrCountME_1_7_V_fu_370;
reg   [4:0] addrCountME_2_0_V_fu_374;
wire   [4:0] addrCountME_2_0_V_2_fu_2537_p2;
reg   [4:0] addrCountME_2_1_V_fu_378;
reg   [4:0] addrCountME_2_2_V_fu_382;
reg   [4:0] addrCountME_2_3_V_fu_386;
reg   [4:0] addrCountME_2_4_V_fu_390;
reg   [4:0] addrCountME_2_5_V_fu_394;
reg   [4:0] addrCountME_2_6_V_fu_398;
reg   [4:0] addrCountME_2_7_V_fu_402;
reg   [4:0] addrCountME_3_0_V_fu_406;
wire   [4:0] addrCountME_3_0_V_2_fu_2684_p2;
reg   [4:0] addrCountME_3_1_V_fu_410;
reg   [4:0] addrCountME_3_2_V_fu_414;
reg   [4:0] addrCountME_3_3_V_fu_418;
reg   [4:0] addrCountME_3_4_V_fu_422;
reg   [4:0] addrCountME_3_5_V_fu_426;
reg   [4:0] addrCountME_3_6_V_fu_430;
reg   [4:0] addrCountME_3_7_V_fu_434;
reg   [4:0] addrCountME_4_0_V_fu_438;
wire   [4:0] addrCountME_4_0_V_2_fu_2831_p2;
reg   [4:0] addrCountME_4_1_V_fu_442;
reg   [4:0] addrCountME_4_2_V_fu_446;
reg   [4:0] addrCountME_4_3_V_fu_450;
reg   [4:0] addrCountME_4_4_V_fu_454;
reg   [4:0] addrCountME_4_5_V_fu_458;
reg   [4:0] addrCountME_4_6_V_fu_462;
reg   [4:0] addrCountME_4_7_V_fu_466;
reg   [4:0] addrCountME_5_0_V_fu_470;
wire   [4:0] addrCountME_5_0_V_2_fu_2978_p2;
reg   [4:0] addrCountME_5_1_V_fu_474;
reg   [4:0] addrCountME_5_2_V_fu_478;
reg   [4:0] addrCountME_5_3_V_fu_482;
reg   [4:0] addrCountME_5_4_V_fu_486;
reg   [4:0] addrCountME_5_5_V_fu_490;
reg   [4:0] addrCountME_5_6_V_fu_494;
reg   [4:0] addrCountME_5_7_V_fu_498;
reg   [4:0] addrCountME_6_0_V_fu_502;
wire   [4:0] addrCountME_6_0_V_2_fu_3125_p2;
reg   [4:0] addrCountME_6_1_V_fu_506;
reg   [4:0] addrCountME_6_2_V_fu_510;
reg   [4:0] addrCountME_6_3_V_fu_514;
reg   [4:0] addrCountME_6_4_V_fu_518;
reg   [4:0] addrCountME_6_5_V_fu_522;
reg   [4:0] addrCountME_6_6_V_fu_526;
reg   [4:0] addrCountME_6_7_V_fu_530;
reg   [4:0] addrCountME_7_0_V_fu_534;
wire   [4:0] addrCountME_7_0_V_2_fu_3272_p2;
reg   [4:0] addrCountME_7_1_V_fu_538;
reg   [4:0] addrCountME_7_2_V_fu_542;
reg   [4:0] addrCountME_7_3_V_fu_546;
reg   [4:0] addrCountME_7_4_V_fu_550;
reg   [4:0] addrCountME_7_5_V_fu_554;
reg   [4:0] addrCountME_7_6_V_fu_558;
reg   [4:0] addrCountME_7_7_V_fu_562;
reg    ap_block_pp0_stage0_01001;
wire   [15:0] stubME_data_V_2_fu_2127_p3;
wire   [0:0] icmp_ln841_3_fu_1198_p2;
wire   [0:0] icmp_ln841_2_fu_1184_p2;
wire   [0:0] icmp_ln841_1_fu_1170_p2;
wire   [0:0] icmp_ln841_fu_1156_p2;
wire   [31:0] zext_ln684_fu_1554_p1;
reg   [31:0] mem_index_fu_1558_p3;
wire   [29:0] tmp_17_fu_1566_p4;
wire   [7:0] tmp_18_fu_1582_p3;
wire   [6:0] tmp_fu_1602_p6;
wire   [0:0] resetNext_fu_1616_p2;
wire   [0:0] p_Repl2_s_fu_1622_p2;
wire   [0:0] icmp_ln701_2_fu_1656_p2;
wire   [6:0] nInputs_3_V_10_fu_1638_p2;
wire   [0:0] icmp_ln701_1_fu_1650_p2;
wire   [0:0] icmp_ln701_fu_1644_p2;
wire   [0:0] or_ln675_fu_1670_p2;
wire   [0:0] or_ln675_1_fu_1676_p2;
wire   [0:0] or_ln675_2_fu_1682_p2;
wire   [6:0] select_ln675_fu_1696_p3;
wire   [6:0] select_ln675_1_fu_1704_p3;
wire   [6:0] select_ln675_3_fu_1720_p3;
wire   [6:0] nInputs_3_V_7_fu_1662_p3;
reg   [3:0] p_Result_s_fu_1628_p4;
wire   [0:0] xor_ln675_fu_1752_p2;
wire   [0:0] and_ln675_fu_1758_p2;
wire   [6:0] read_addr_V_fu_1764_p2;
wire   [35:0] stub_data_V_fu_1778_p6;
wire   [35:0] select_ln687_fu_1791_p3;
wire   [6:0] r_V_fu_1809_p4;
wire   [6:0] ret_V_fu_1823_p2;
wire   [2:0] rBin_V_fu_1829_p4;
wire   [5:0] tmp_i_i_fu_1839_p3;
wire   [6:0] tmp_20_fu_1852_p4;
wire   [10:0] and_ln1503_1_fu_1862_p3;
wire   [10:0] xor_ln1503_fu_1870_p2;
wire   [6:0] tmp_i_fu_1886_p4;
wire   [3:0] indexr_V_fu_1876_p4;
wire   [10:0] finebinindex_V_fu_1896_p3;
wire   [13:0] phi_V_fu_1909_p4;
wire   [15:0] zext_ln215_fu_1918_p1;
wire  signed [15:0] sext_ln215_fu_1922_p1;
wire   [15:0] ret_V_2_fu_1926_p2;
wire   [0:0] tmp_30_fu_1936_p3;
wire   [14:0] trunc_ln1354_fu_1932_p1;
wire   [14:0] phiCorr_V_2_fu_1944_p3;
wire   [9:0] tmp_19_fu_1964_p3;
wire   [13:0] phiCorr_V_fu_1985_p3;
wire   [6:0] tmp_V_fu_2011_p4;
wire   [6:0] tmp_V_6_fu_2021_p2;
wire   [6:0] tmp_V_7_fu_2037_p2;
wire   [4:0] minus_V_fu_2043_p4;
wire   [4:0] iphivm_V_fu_2001_p4;
wire   [0:0] icmp_ln268_fu_2053_p2;
wire   [4:0] plus_V_fu_2027_p4;
wire   [0:0] icmp_ln270_fu_2067_p2;
wire   [2:0] p_Result_i6_i_fu_1991_p4;
wire   [2:0] trunc_ln301_fu_2081_p1;
wire   [4:0] ivmPlus_fu_2073_p3;
wire   [4:0] ivmMinus_fu_2059_p3;
wire   [2:0] trunc_ln5_fu_2110_p4;
wire   [15:0] p_Result_2_fu_2085_p5;
wire   [15:0] p_Result_1_fu_1977_p3;
wire   [4:0] select_ln675_9_fu_2103_p3;
wire   [4:0] select_ln675_8_fu_2096_p3;
wire   [0:0] icmp_ln768_fu_2142_p2;
wire   [0:0] icmp_ln768_1_fu_2148_p2;
wire   [4:0] tmp_2_fu_2184_p10;
wire   [6:0] zext_ln1353_fu_2220_p1;
wire   [6:0] shl_ln_fu_2212_p3;
wire   [6:0] add_ln1353_fu_2224_p2;
wire   [9:0] tmp_21_fu_2230_p3;
wire   [0:0] icmp_ln768_2_fu_2289_p2;
wire   [0:0] icmp_ln768_3_fu_2295_p2;
wire   [4:0] tmp_5_fu_2331_p10;
wire   [6:0] zext_ln1353_1_fu_2367_p1;
wire   [6:0] shl_ln1352_1_fu_2359_p3;
wire   [6:0] add_ln1353_1_fu_2371_p2;
wire   [9:0] tmp_22_fu_2377_p3;
wire   [0:0] icmp_ln768_4_fu_2436_p2;
wire   [0:0] icmp_ln768_5_fu_2442_p2;
wire   [4:0] tmp_6_fu_2478_p10;
wire   [6:0] zext_ln1353_2_fu_2514_p1;
wire   [6:0] shl_ln1352_2_fu_2506_p3;
wire   [6:0] add_ln1353_2_fu_2518_p2;
wire   [9:0] tmp_23_fu_2524_p3;
wire   [0:0] icmp_ln768_6_fu_2583_p2;
wire   [0:0] icmp_ln768_7_fu_2589_p2;
wire   [4:0] tmp_8_fu_2625_p10;
wire   [6:0] zext_ln1353_3_fu_2661_p1;
wire   [6:0] shl_ln1352_3_fu_2653_p3;
wire   [6:0] add_ln1353_3_fu_2665_p2;
wire   [9:0] tmp_24_fu_2671_p3;
wire   [0:0] icmp_ln768_8_fu_2730_p2;
wire   [0:0] icmp_ln768_9_fu_2736_p2;
wire   [4:0] tmp_10_fu_2772_p10;
wire   [6:0] zext_ln1353_4_fu_2808_p1;
wire   [6:0] shl_ln1352_4_fu_2800_p3;
wire   [6:0] add_ln1353_4_fu_2812_p2;
wire   [9:0] tmp_25_fu_2818_p3;
wire   [0:0] icmp_ln768_10_fu_2877_p2;
wire   [0:0] icmp_ln768_11_fu_2883_p2;
wire   [4:0] tmp_12_fu_2919_p10;
wire   [6:0] zext_ln1353_5_fu_2955_p1;
wire   [6:0] shl_ln1352_5_fu_2947_p3;
wire   [6:0] add_ln1353_5_fu_2959_p2;
wire   [9:0] tmp_26_fu_2965_p3;
wire   [0:0] icmp_ln768_12_fu_3024_p2;
wire   [0:0] icmp_ln768_13_fu_3030_p2;
wire   [4:0] tmp_14_fu_3066_p10;
wire   [6:0] zext_ln1353_6_fu_3102_p1;
wire   [6:0] shl_ln1352_6_fu_3094_p3;
wire   [6:0] add_ln1353_6_fu_3106_p2;
wire   [9:0] tmp_27_fu_3112_p3;
wire   [0:0] icmp_ln768_14_fu_3171_p2;
wire   [0:0] icmp_ln768_15_fu_3177_p2;
wire   [4:0] tmp_16_fu_3213_p10;
wire   [6:0] zext_ln1353_7_fu_3249_p1;
wire   [6:0] shl_ln1352_7_fu_3241_p3;
wire   [6:0] add_ln1353_7_fu_3253_p2;
wire   [9:0] tmp_28_fu_3259_p3;
reg   [1:0] ap_NS_fsm;
reg    ap_idle_pp0_0to4;
reg    ap_reset_idle_pp0;
reg    ap_idle_pp0;
wire    ap_enable_pp0;
reg    ap_condition_1797;
reg    ap_condition_1802;
reg    ap_condition_1805;
reg    ap_condition_1808;
reg    ap_condition_1811;
reg    ap_condition_1814;
reg    ap_condition_1817;
reg    ap_condition_1820;
reg    ap_condition_1823;
reg    ap_condition_1827;
reg    ap_condition_1830;
reg    ap_condition_1833;
reg    ap_condition_1836;
reg    ap_condition_1839;
reg    ap_condition_1842;
reg    ap_condition_1845;
reg    ap_condition_1848;
reg    ap_condition_1852;
reg    ap_condition_1855;
reg    ap_condition_1858;
reg    ap_condition_1861;
reg    ap_condition_1864;
reg    ap_condition_1867;
reg    ap_condition_1870;
reg    ap_condition_1873;
reg    ap_condition_1877;
reg    ap_condition_1880;
reg    ap_condition_1883;
reg    ap_condition_1886;
reg    ap_condition_1889;
reg    ap_condition_1892;
reg    ap_condition_1895;
reg    ap_condition_1898;
reg    ap_condition_1902;
reg    ap_condition_1905;
reg    ap_condition_1908;
reg    ap_condition_1911;
reg    ap_condition_1914;
reg    ap_condition_1917;
reg    ap_condition_1920;
reg    ap_condition_1923;
reg    ap_condition_1927;
reg    ap_condition_1930;
reg    ap_condition_1933;
reg    ap_condition_1936;
reg    ap_condition_1939;
reg    ap_condition_1942;
reg    ap_condition_1945;
reg    ap_condition_1948;
reg    ap_condition_1952;
reg    ap_condition_1955;
reg    ap_condition_1958;
reg    ap_condition_1961;
reg    ap_condition_1964;
reg    ap_condition_1967;
reg    ap_condition_1970;
reg    ap_condition_1973;
reg    ap_condition_1977;
reg    ap_condition_1980;
reg    ap_condition_1983;
reg    ap_condition_1986;
reg    ap_condition_1989;
reg    ap_condition_1992;
reg    ap_condition_1995;
reg    ap_condition_1998;
reg    ap_condition_362;
reg    ap_condition_49;
reg    ap_condition_310;

// power-on initialization
initial begin
#0 ap_CS_fsm = 2'd1;
#0 ap_enable_reg_pp0_iter5 = 1'b0;
#0 bx_o_V_1_data_reg = 3'd0;
#0 bx_o_V_1_vld_reg = 1'b0;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
#0 ap_enable_reg_pp0_iter4 = 1'b0;
end

VMRouterTop_L3PHIB_lut #(
    .DataWidth( 14 ),
    .AddressRange( 64 ),
    .AddressWidth( 6 ))
lut_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(lut_address0),
    .ce0(lut_ce0),
    .q0(lut_q0)
);

VMRouterTop_L3PHIB_lut_1 #(
    .DataWidth( 6 ),
    .AddressRange( 2048 ),
    .AddressWidth( 11 ))
lut_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(lut_1_address0),
    .ce0(lut_1_ce0),
    .q0(lut_1_q0)
);

VMRouterTop_L3PHIB_mux_42_7_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 7 ),
    .din1_WIDTH( 7 ),
    .din2_WIDTH( 7 ),
    .din3_WIDTH( 7 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 7 ))
VMRouterTop_L3PHIB_mux_42_7_1_1_U1(
    .din0(ap_phi_mux_nInputs_3_V_24_phi_fu_1034_p4),
    .din1(ap_phi_mux_nInputs_3_V3_phi_fu_1044_p4),
    .din2(ap_phi_mux_nInputs_2_V_02_phi_fu_1054_p4),
    .din3(ap_phi_mux_nInputs_3_V_01_phi_fu_1064_p4),
    .din4(trunc_ln42_fu_1598_p1),
    .dout(tmp_fu_1602_p6)
);

VMRouterTop_L3PHIB_mux_42_36_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 36 ),
    .din1_WIDTH( 36 ),
    .din2_WIDTH( 36 ),
    .din3_WIDTH( 36 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 36 ))
VMRouterTop_L3PHIB_mux_42_36_1_1_U2(
    .din0(inputStubs_0_dataarray_data_V_q0),
    .din1(inputStubs_1_dataarray_data_V_q0),
    .din2(inputStubs_2_dataarray_data_V_q0),
    .din3(inputStubs_3_dataarray_data_V_q0),
    .din4(trunc_ln42_reg_3848_pp0_iter2_reg),
    .dout(stub_data_V_fu_1778_p6)
);

VMRouterTop_L3PHIB_mux_83_5_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 5 ),
    .din1_WIDTH( 5 ),
    .din2_WIDTH( 5 ),
    .din3_WIDTH( 5 ),
    .din4_WIDTH( 5 ),
    .din5_WIDTH( 5 ),
    .din6_WIDTH( 5 ),
    .din7_WIDTH( 5 ),
    .din8_WIDTH( 3 ),
    .dout_WIDTH( 5 ))
VMRouterTop_L3PHIB_mux_83_5_1_1_U3(
    .din0(addrCountME_0_0_V_fu_310),
    .din1(addrCountME_0_1_V_fu_314),
    .din2(addrCountME_0_2_V_fu_318),
    .din3(addrCountME_0_3_V_fu_322),
    .din4(addrCountME_0_4_V_fu_326),
    .din5(addrCountME_0_5_V_fu_330),
    .din6(addrCountME_0_6_V_fu_334),
    .din7(addrCountME_0_7_V_fu_338),
    .din8(select_ln675_10_fu_2120_p3),
    .dout(tmp_2_fu_2184_p10)
);

VMRouterTop_L3PHIB_mux_83_5_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 5 ),
    .din1_WIDTH( 5 ),
    .din2_WIDTH( 5 ),
    .din3_WIDTH( 5 ),
    .din4_WIDTH( 5 ),
    .din5_WIDTH( 5 ),
    .din6_WIDTH( 5 ),
    .din7_WIDTH( 5 ),
    .din8_WIDTH( 3 ),
    .dout_WIDTH( 5 ))
VMRouterTop_L3PHIB_mux_83_5_1_1_U4(
    .din0(addrCountME_1_0_V_fu_342),
    .din1(addrCountME_1_1_V_fu_346),
    .din2(addrCountME_1_2_V_fu_350),
    .din3(addrCountME_1_3_V_fu_354),
    .din4(addrCountME_1_4_V_fu_358),
    .din5(addrCountME_1_5_V_fu_362),
    .din6(addrCountME_1_6_V_fu_366),
    .din7(addrCountME_1_7_V_fu_370),
    .din8(select_ln675_10_fu_2120_p3),
    .dout(tmp_5_fu_2331_p10)
);

VMRouterTop_L3PHIB_mux_83_5_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 5 ),
    .din1_WIDTH( 5 ),
    .din2_WIDTH( 5 ),
    .din3_WIDTH( 5 ),
    .din4_WIDTH( 5 ),
    .din5_WIDTH( 5 ),
    .din6_WIDTH( 5 ),
    .din7_WIDTH( 5 ),
    .din8_WIDTH( 3 ),
    .dout_WIDTH( 5 ))
VMRouterTop_L3PHIB_mux_83_5_1_1_U5(
    .din0(addrCountME_2_0_V_fu_374),
    .din1(addrCountME_2_1_V_fu_378),
    .din2(addrCountME_2_2_V_fu_382),
    .din3(addrCountME_2_3_V_fu_386),
    .din4(addrCountME_2_4_V_fu_390),
    .din5(addrCountME_2_5_V_fu_394),
    .din6(addrCountME_2_6_V_fu_398),
    .din7(addrCountME_2_7_V_fu_402),
    .din8(select_ln675_10_fu_2120_p3),
    .dout(tmp_6_fu_2478_p10)
);

VMRouterTop_L3PHIB_mux_83_5_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 5 ),
    .din1_WIDTH( 5 ),
    .din2_WIDTH( 5 ),
    .din3_WIDTH( 5 ),
    .din4_WIDTH( 5 ),
    .din5_WIDTH( 5 ),
    .din6_WIDTH( 5 ),
    .din7_WIDTH( 5 ),
    .din8_WIDTH( 3 ),
    .dout_WIDTH( 5 ))
VMRouterTop_L3PHIB_mux_83_5_1_1_U6(
    .din0(addrCountME_3_0_V_fu_406),
    .din1(addrCountME_3_1_V_fu_410),
    .din2(addrCountME_3_2_V_fu_414),
    .din3(addrCountME_3_3_V_fu_418),
    .din4(addrCountME_3_4_V_fu_422),
    .din5(addrCountME_3_5_V_fu_426),
    .din6(addrCountME_3_6_V_fu_430),
    .din7(addrCountME_3_7_V_fu_434),
    .din8(select_ln675_10_fu_2120_p3),
    .dout(tmp_8_fu_2625_p10)
);

VMRouterTop_L3PHIB_mux_83_5_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 5 ),
    .din1_WIDTH( 5 ),
    .din2_WIDTH( 5 ),
    .din3_WIDTH( 5 ),
    .din4_WIDTH( 5 ),
    .din5_WIDTH( 5 ),
    .din6_WIDTH( 5 ),
    .din7_WIDTH( 5 ),
    .din8_WIDTH( 3 ),
    .dout_WIDTH( 5 ))
VMRouterTop_L3PHIB_mux_83_5_1_1_U7(
    .din0(addrCountME_4_0_V_fu_438),
    .din1(addrCountME_4_1_V_fu_442),
    .din2(addrCountME_4_2_V_fu_446),
    .din3(addrCountME_4_3_V_fu_450),
    .din4(addrCountME_4_4_V_fu_454),
    .din5(addrCountME_4_5_V_fu_458),
    .din6(addrCountME_4_6_V_fu_462),
    .din7(addrCountME_4_7_V_fu_466),
    .din8(select_ln675_10_fu_2120_p3),
    .dout(tmp_10_fu_2772_p10)
);

VMRouterTop_L3PHIB_mux_83_5_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 5 ),
    .din1_WIDTH( 5 ),
    .din2_WIDTH( 5 ),
    .din3_WIDTH( 5 ),
    .din4_WIDTH( 5 ),
    .din5_WIDTH( 5 ),
    .din6_WIDTH( 5 ),
    .din7_WIDTH( 5 ),
    .din8_WIDTH( 3 ),
    .dout_WIDTH( 5 ))
VMRouterTop_L3PHIB_mux_83_5_1_1_U8(
    .din0(addrCountME_5_0_V_fu_470),
    .din1(addrCountME_5_1_V_fu_474),
    .din2(addrCountME_5_2_V_fu_478),
    .din3(addrCountME_5_3_V_fu_482),
    .din4(addrCountME_5_4_V_fu_486),
    .din5(addrCountME_5_5_V_fu_490),
    .din6(addrCountME_5_6_V_fu_494),
    .din7(addrCountME_5_7_V_fu_498),
    .din8(select_ln675_10_fu_2120_p3),
    .dout(tmp_12_fu_2919_p10)
);

VMRouterTop_L3PHIB_mux_83_5_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 5 ),
    .din1_WIDTH( 5 ),
    .din2_WIDTH( 5 ),
    .din3_WIDTH( 5 ),
    .din4_WIDTH( 5 ),
    .din5_WIDTH( 5 ),
    .din6_WIDTH( 5 ),
    .din7_WIDTH( 5 ),
    .din8_WIDTH( 3 ),
    .dout_WIDTH( 5 ))
VMRouterTop_L3PHIB_mux_83_5_1_1_U9(
    .din0(addrCountME_6_0_V_fu_502),
    .din1(addrCountME_6_1_V_fu_506),
    .din2(addrCountME_6_2_V_fu_510),
    .din3(addrCountME_6_3_V_fu_514),
    .din4(addrCountME_6_4_V_fu_518),
    .din5(addrCountME_6_5_V_fu_522),
    .din6(addrCountME_6_6_V_fu_526),
    .din7(addrCountME_6_7_V_fu_530),
    .din8(select_ln675_10_fu_2120_p3),
    .dout(tmp_14_fu_3066_p10)
);

VMRouterTop_L3PHIB_mux_83_5_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 5 ),
    .din1_WIDTH( 5 ),
    .din2_WIDTH( 5 ),
    .din3_WIDTH( 5 ),
    .din4_WIDTH( 5 ),
    .din5_WIDTH( 5 ),
    .din6_WIDTH( 5 ),
    .din7_WIDTH( 5 ),
    .din8_WIDTH( 3 ),
    .dout_WIDTH( 5 ))
VMRouterTop_L3PHIB_mux_83_5_1_1_U10(
    .din0(addrCountME_7_0_V_fu_534),
    .din1(addrCountME_7_1_V_fu_538),
    .din2(addrCountME_7_2_V_fu_542),
    .din3(addrCountME_7_3_V_fu_546),
    .din4(addrCountME_7_4_V_fu_550),
    .din5(addrCountME_7_5_V_fu_554),
    .din6(addrCountME_7_6_V_fu_558),
    .din7(addrCountME_7_7_V_fu_562),
    .din8(select_ln675_10_fu_2120_p3),
    .dout(tmp_16_fu_3213_p10)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter1 <= ap_start;
        end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter4 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter5 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
        end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
            ap_enable_reg_pp0_iter5 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if ((1'b1 == ap_condition_1802)) begin
            addrCountME_0_0_V_fu_310 <= addrCountME_0_0_V_2_fu_2243_p2;
        end else if ((1'b1 == ap_condition_1797)) begin
            addrCountME_0_0_V_fu_310 <= 5'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if ((1'b1 == ap_condition_1805)) begin
            addrCountME_0_1_V_fu_314 <= addrCountME_0_0_V_2_fu_2243_p2;
        end else if ((1'b1 == ap_condition_1797)) begin
            addrCountME_0_1_V_fu_314 <= 5'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if ((1'b1 == ap_condition_1808)) begin
            addrCountME_0_2_V_fu_318 <= addrCountME_0_0_V_2_fu_2243_p2;
        end else if ((1'b1 == ap_condition_1797)) begin
            addrCountME_0_2_V_fu_318 <= 5'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if ((1'b1 == ap_condition_1811)) begin
            addrCountME_0_3_V_fu_322 <= addrCountME_0_0_V_2_fu_2243_p2;
        end else if ((1'b1 == ap_condition_1797)) begin
            addrCountME_0_3_V_fu_322 <= 5'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if ((1'b1 == ap_condition_1814)) begin
            addrCountME_0_4_V_fu_326 <= addrCountME_0_0_V_2_fu_2243_p2;
        end else if ((1'b1 == ap_condition_1797)) begin
            addrCountME_0_4_V_fu_326 <= 5'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if ((1'b1 == ap_condition_1817)) begin
            addrCountME_0_5_V_fu_330 <= addrCountME_0_0_V_2_fu_2243_p2;
        end else if ((1'b1 == ap_condition_1797)) begin
            addrCountME_0_5_V_fu_330 <= 5'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if ((1'b1 == ap_condition_1820)) begin
            addrCountME_0_6_V_fu_334 <= addrCountME_0_0_V_2_fu_2243_p2;
        end else if ((1'b1 == ap_condition_1797)) begin
            addrCountME_0_6_V_fu_334 <= 5'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if ((1'b1 == ap_condition_1823)) begin
            addrCountME_0_7_V_fu_338 <= addrCountME_0_0_V_2_fu_2243_p2;
        end else if ((1'b1 == ap_condition_1797)) begin
            addrCountME_0_7_V_fu_338 <= 5'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if ((1'b1 == ap_condition_1827)) begin
            addrCountME_1_0_V_fu_342 <= addrCountME_1_0_V_2_fu_2390_p2;
        end else if ((1'b1 == ap_condition_1797)) begin
            addrCountME_1_0_V_fu_342 <= 5'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if ((1'b1 == ap_condition_1830)) begin
            addrCountME_1_1_V_fu_346 <= addrCountME_1_0_V_2_fu_2390_p2;
        end else if ((1'b1 == ap_condition_1797)) begin
            addrCountME_1_1_V_fu_346 <= 5'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if ((1'b1 == ap_condition_1833)) begin
            addrCountME_1_2_V_fu_350 <= addrCountME_1_0_V_2_fu_2390_p2;
        end else if ((1'b1 == ap_condition_1797)) begin
            addrCountME_1_2_V_fu_350 <= 5'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if ((1'b1 == ap_condition_1836)) begin
            addrCountME_1_3_V_fu_354 <= addrCountME_1_0_V_2_fu_2390_p2;
        end else if ((1'b1 == ap_condition_1797)) begin
            addrCountME_1_3_V_fu_354 <= 5'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if ((1'b1 == ap_condition_1839)) begin
            addrCountME_1_4_V_fu_358 <= addrCountME_1_0_V_2_fu_2390_p2;
        end else if ((1'b1 == ap_condition_1797)) begin
            addrCountME_1_4_V_fu_358 <= 5'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if ((1'b1 == ap_condition_1842)) begin
            addrCountME_1_5_V_fu_362 <= addrCountME_1_0_V_2_fu_2390_p2;
        end else if ((1'b1 == ap_condition_1797)) begin
            addrCountME_1_5_V_fu_362 <= 5'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if ((1'b1 == ap_condition_1845)) begin
            addrCountME_1_6_V_fu_366 <= addrCountME_1_0_V_2_fu_2390_p2;
        end else if ((1'b1 == ap_condition_1797)) begin
            addrCountME_1_6_V_fu_366 <= 5'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if ((1'b1 == ap_condition_1848)) begin
            addrCountME_1_7_V_fu_370 <= addrCountME_1_0_V_2_fu_2390_p2;
        end else if ((1'b1 == ap_condition_1797)) begin
            addrCountME_1_7_V_fu_370 <= 5'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if ((1'b1 == ap_condition_1852)) begin
            addrCountME_2_0_V_fu_374 <= addrCountME_2_0_V_2_fu_2537_p2;
        end else if ((1'b1 == ap_condition_1797)) begin
            addrCountME_2_0_V_fu_374 <= 5'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if ((1'b1 == ap_condition_1855)) begin
            addrCountME_2_1_V_fu_378 <= addrCountME_2_0_V_2_fu_2537_p2;
        end else if ((1'b1 == ap_condition_1797)) begin
            addrCountME_2_1_V_fu_378 <= 5'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if ((1'b1 == ap_condition_1858)) begin
            addrCountME_2_2_V_fu_382 <= addrCountME_2_0_V_2_fu_2537_p2;
        end else if ((1'b1 == ap_condition_1797)) begin
            addrCountME_2_2_V_fu_382 <= 5'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if ((1'b1 == ap_condition_1861)) begin
            addrCountME_2_3_V_fu_386 <= addrCountME_2_0_V_2_fu_2537_p2;
        end else if ((1'b1 == ap_condition_1797)) begin
            addrCountME_2_3_V_fu_386 <= 5'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if ((1'b1 == ap_condition_1864)) begin
            addrCountME_2_4_V_fu_390 <= addrCountME_2_0_V_2_fu_2537_p2;
        end else if ((1'b1 == ap_condition_1797)) begin
            addrCountME_2_4_V_fu_390 <= 5'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if ((1'b1 == ap_condition_1867)) begin
            addrCountME_2_5_V_fu_394 <= addrCountME_2_0_V_2_fu_2537_p2;
        end else if ((1'b1 == ap_condition_1797)) begin
            addrCountME_2_5_V_fu_394 <= 5'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if ((1'b1 == ap_condition_1870)) begin
            addrCountME_2_6_V_fu_398 <= addrCountME_2_0_V_2_fu_2537_p2;
        end else if ((1'b1 == ap_condition_1797)) begin
            addrCountME_2_6_V_fu_398 <= 5'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if ((1'b1 == ap_condition_1873)) begin
            addrCountME_2_7_V_fu_402 <= addrCountME_2_0_V_2_fu_2537_p2;
        end else if ((1'b1 == ap_condition_1797)) begin
            addrCountME_2_7_V_fu_402 <= 5'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if ((1'b1 == ap_condition_1877)) begin
            addrCountME_3_0_V_fu_406 <= addrCountME_3_0_V_2_fu_2684_p2;
        end else if ((1'b1 == ap_condition_1797)) begin
            addrCountME_3_0_V_fu_406 <= 5'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if ((1'b1 == ap_condition_1880)) begin
            addrCountME_3_1_V_fu_410 <= addrCountME_3_0_V_2_fu_2684_p2;
        end else if ((1'b1 == ap_condition_1797)) begin
            addrCountME_3_1_V_fu_410 <= 5'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if ((1'b1 == ap_condition_1883)) begin
            addrCountME_3_2_V_fu_414 <= addrCountME_3_0_V_2_fu_2684_p2;
        end else if ((1'b1 == ap_condition_1797)) begin
            addrCountME_3_2_V_fu_414 <= 5'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if ((1'b1 == ap_condition_1886)) begin
            addrCountME_3_3_V_fu_418 <= addrCountME_3_0_V_2_fu_2684_p2;
        end else if ((1'b1 == ap_condition_1797)) begin
            addrCountME_3_3_V_fu_418 <= 5'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if ((1'b1 == ap_condition_1889)) begin
            addrCountME_3_4_V_fu_422 <= addrCountME_3_0_V_2_fu_2684_p2;
        end else if ((1'b1 == ap_condition_1797)) begin
            addrCountME_3_4_V_fu_422 <= 5'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if ((1'b1 == ap_condition_1892)) begin
            addrCountME_3_5_V_fu_426 <= addrCountME_3_0_V_2_fu_2684_p2;
        end else if ((1'b1 == ap_condition_1797)) begin
            addrCountME_3_5_V_fu_426 <= 5'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if ((1'b1 == ap_condition_1895)) begin
            addrCountME_3_6_V_fu_430 <= addrCountME_3_0_V_2_fu_2684_p2;
        end else if ((1'b1 == ap_condition_1797)) begin
            addrCountME_3_6_V_fu_430 <= 5'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if ((1'b1 == ap_condition_1898)) begin
            addrCountME_3_7_V_fu_434 <= addrCountME_3_0_V_2_fu_2684_p2;
        end else if ((1'b1 == ap_condition_1797)) begin
            addrCountME_3_7_V_fu_434 <= 5'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if ((1'b1 == ap_condition_1902)) begin
            addrCountME_4_0_V_fu_438 <= addrCountME_4_0_V_2_fu_2831_p2;
        end else if ((1'b1 == ap_condition_1797)) begin
            addrCountME_4_0_V_fu_438 <= 5'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if ((1'b1 == ap_condition_1905)) begin
            addrCountME_4_1_V_fu_442 <= addrCountME_4_0_V_2_fu_2831_p2;
        end else if ((1'b1 == ap_condition_1797)) begin
            addrCountME_4_1_V_fu_442 <= 5'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if ((1'b1 == ap_condition_1908)) begin
            addrCountME_4_2_V_fu_446 <= addrCountME_4_0_V_2_fu_2831_p2;
        end else if ((1'b1 == ap_condition_1797)) begin
            addrCountME_4_2_V_fu_446 <= 5'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if ((1'b1 == ap_condition_1911)) begin
            addrCountME_4_3_V_fu_450 <= addrCountME_4_0_V_2_fu_2831_p2;
        end else if ((1'b1 == ap_condition_1797)) begin
            addrCountME_4_3_V_fu_450 <= 5'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if ((1'b1 == ap_condition_1914)) begin
            addrCountME_4_4_V_fu_454 <= addrCountME_4_0_V_2_fu_2831_p2;
        end else if ((1'b1 == ap_condition_1797)) begin
            addrCountME_4_4_V_fu_454 <= 5'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if ((1'b1 == ap_condition_1917)) begin
            addrCountME_4_5_V_fu_458 <= addrCountME_4_0_V_2_fu_2831_p2;
        end else if ((1'b1 == ap_condition_1797)) begin
            addrCountME_4_5_V_fu_458 <= 5'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if ((1'b1 == ap_condition_1920)) begin
            addrCountME_4_6_V_fu_462 <= addrCountME_4_0_V_2_fu_2831_p2;
        end else if ((1'b1 == ap_condition_1797)) begin
            addrCountME_4_6_V_fu_462 <= 5'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if ((1'b1 == ap_condition_1923)) begin
            addrCountME_4_7_V_fu_466 <= addrCountME_4_0_V_2_fu_2831_p2;
        end else if ((1'b1 == ap_condition_1797)) begin
            addrCountME_4_7_V_fu_466 <= 5'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if ((1'b1 == ap_condition_1927)) begin
            addrCountME_5_0_V_fu_470 <= addrCountME_5_0_V_2_fu_2978_p2;
        end else if ((1'b1 == ap_condition_1797)) begin
            addrCountME_5_0_V_fu_470 <= 5'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if ((1'b1 == ap_condition_1930)) begin
            addrCountME_5_1_V_fu_474 <= addrCountME_5_0_V_2_fu_2978_p2;
        end else if ((1'b1 == ap_condition_1797)) begin
            addrCountME_5_1_V_fu_474 <= 5'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if ((1'b1 == ap_condition_1933)) begin
            addrCountME_5_2_V_fu_478 <= addrCountME_5_0_V_2_fu_2978_p2;
        end else if ((1'b1 == ap_condition_1797)) begin
            addrCountME_5_2_V_fu_478 <= 5'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if ((1'b1 == ap_condition_1936)) begin
            addrCountME_5_3_V_fu_482 <= addrCountME_5_0_V_2_fu_2978_p2;
        end else if ((1'b1 == ap_condition_1797)) begin
            addrCountME_5_3_V_fu_482 <= 5'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if ((1'b1 == ap_condition_1939)) begin
            addrCountME_5_4_V_fu_486 <= addrCountME_5_0_V_2_fu_2978_p2;
        end else if ((1'b1 == ap_condition_1797)) begin
            addrCountME_5_4_V_fu_486 <= 5'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if ((1'b1 == ap_condition_1942)) begin
            addrCountME_5_5_V_fu_490 <= addrCountME_5_0_V_2_fu_2978_p2;
        end else if ((1'b1 == ap_condition_1797)) begin
            addrCountME_5_5_V_fu_490 <= 5'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if ((1'b1 == ap_condition_1945)) begin
            addrCountME_5_6_V_fu_494 <= addrCountME_5_0_V_2_fu_2978_p2;
        end else if ((1'b1 == ap_condition_1797)) begin
            addrCountME_5_6_V_fu_494 <= 5'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if ((1'b1 == ap_condition_1948)) begin
            addrCountME_5_7_V_fu_498 <= addrCountME_5_0_V_2_fu_2978_p2;
        end else if ((1'b1 == ap_condition_1797)) begin
            addrCountME_5_7_V_fu_498 <= 5'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if ((1'b1 == ap_condition_1952)) begin
            addrCountME_6_0_V_fu_502 <= addrCountME_6_0_V_2_fu_3125_p2;
        end else if ((1'b1 == ap_condition_1797)) begin
            addrCountME_6_0_V_fu_502 <= 5'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if ((1'b1 == ap_condition_1955)) begin
            addrCountME_6_1_V_fu_506 <= addrCountME_6_0_V_2_fu_3125_p2;
        end else if ((1'b1 == ap_condition_1797)) begin
            addrCountME_6_1_V_fu_506 <= 5'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if ((1'b1 == ap_condition_1958)) begin
            addrCountME_6_2_V_fu_510 <= addrCountME_6_0_V_2_fu_3125_p2;
        end else if ((1'b1 == ap_condition_1797)) begin
            addrCountME_6_2_V_fu_510 <= 5'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if ((1'b1 == ap_condition_1961)) begin
            addrCountME_6_3_V_fu_514 <= addrCountME_6_0_V_2_fu_3125_p2;
        end else if ((1'b1 == ap_condition_1797)) begin
            addrCountME_6_3_V_fu_514 <= 5'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if ((1'b1 == ap_condition_1964)) begin
            addrCountME_6_4_V_fu_518 <= addrCountME_6_0_V_2_fu_3125_p2;
        end else if ((1'b1 == ap_condition_1797)) begin
            addrCountME_6_4_V_fu_518 <= 5'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if ((1'b1 == ap_condition_1967)) begin
            addrCountME_6_5_V_fu_522 <= addrCountME_6_0_V_2_fu_3125_p2;
        end else if ((1'b1 == ap_condition_1797)) begin
            addrCountME_6_5_V_fu_522 <= 5'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if ((1'b1 == ap_condition_1970)) begin
            addrCountME_6_6_V_fu_526 <= addrCountME_6_0_V_2_fu_3125_p2;
        end else if ((1'b1 == ap_condition_1797)) begin
            addrCountME_6_6_V_fu_526 <= 5'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if ((1'b1 == ap_condition_1973)) begin
            addrCountME_6_7_V_fu_530 <= addrCountME_6_0_V_2_fu_3125_p2;
        end else if ((1'b1 == ap_condition_1797)) begin
            addrCountME_6_7_V_fu_530 <= 5'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if ((1'b1 == ap_condition_1977)) begin
            addrCountME_7_0_V_fu_534 <= addrCountME_7_0_V_2_fu_3272_p2;
        end else if ((1'b1 == ap_condition_1797)) begin
            addrCountME_7_0_V_fu_534 <= 5'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if ((1'b1 == ap_condition_1980)) begin
            addrCountME_7_1_V_fu_538 <= addrCountME_7_0_V_2_fu_3272_p2;
        end else if ((1'b1 == ap_condition_1797)) begin
            addrCountME_7_1_V_fu_538 <= 5'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if ((1'b1 == ap_condition_1983)) begin
            addrCountME_7_2_V_fu_542 <= addrCountME_7_0_V_2_fu_3272_p2;
        end else if ((1'b1 == ap_condition_1797)) begin
            addrCountME_7_2_V_fu_542 <= 5'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if ((1'b1 == ap_condition_1986)) begin
            addrCountME_7_3_V_fu_546 <= addrCountME_7_0_V_2_fu_3272_p2;
        end else if ((1'b1 == ap_condition_1797)) begin
            addrCountME_7_3_V_fu_546 <= 5'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if ((1'b1 == ap_condition_1989)) begin
            addrCountME_7_4_V_fu_550 <= addrCountME_7_0_V_2_fu_3272_p2;
        end else if ((1'b1 == ap_condition_1797)) begin
            addrCountME_7_4_V_fu_550 <= 5'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if ((1'b1 == ap_condition_1992)) begin
            addrCountME_7_5_V_fu_554 <= addrCountME_7_0_V_2_fu_3272_p2;
        end else if ((1'b1 == ap_condition_1797)) begin
            addrCountME_7_5_V_fu_554 <= 5'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if ((1'b1 == ap_condition_1995)) begin
            addrCountME_7_6_V_fu_558 <= addrCountME_7_0_V_2_fu_3272_p2;
        end else if ((1'b1 == ap_condition_1797)) begin
            addrCountME_7_6_V_fu_558 <= 5'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if ((1'b1 == ap_condition_1998)) begin
            addrCountME_7_7_V_fu_562 <= addrCountME_7_0_V_2_fu_3272_p2;
        end else if ((1'b1 == ap_condition_1797)) begin
            addrCountME_7_7_V_fu_562 <= 5'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln672_reg_3812 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        addr_index_assign7_reg_838 <= i_reg_3807;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln672_reg_3812 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)))) begin
        addr_index_assign7_reg_838 <= 7'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_49)) begin
        if ((ap_phi_mux_do_init_phi_fu_826_p6 == 1'd1)) begin
            ap_phi_reg_pp0_iter1_bx_V8_phi_reg_1131 <= bx_V;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_bx_V8_phi_reg_1131 <= ap_phi_reg_pp0_iter0_bx_V8_phi_reg_1131;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_49)) begin
        if ((ap_phi_mux_do_init_phi_fu_826_p6 == 1'd1)) begin
            ap_phi_reg_pp0_iter1_nInputs_0_V_phi_reg_1107 <= nInputs_0_V_fu_1148_p3;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_nInputs_0_V_phi_reg_1107 <= ap_phi_reg_pp0_iter0_nInputs_0_V_phi_reg_1107;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_49)) begin
        if ((ap_phi_mux_do_init_phi_fu_826_p6 == 1'd1)) begin
            ap_phi_reg_pp0_iter1_nInputs_1_V_phi_reg_1095 <= nInputs_1_V_fu_1162_p3;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_nInputs_1_V_phi_reg_1095 <= ap_phi_reg_pp0_iter0_nInputs_1_V_phi_reg_1095;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_49)) begin
        if ((ap_phi_mux_do_init_phi_fu_826_p6 == 1'd1)) begin
            ap_phi_reg_pp0_iter1_nInputs_2_V_02_reg_1051 <= nInputs_2_V_fu_1176_p3;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_nInputs_2_V_02_reg_1051 <= ap_phi_reg_pp0_iter0_nInputs_2_V_02_reg_1051;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_49)) begin
        if ((ap_phi_mux_do_init_phi_fu_826_p6 == 1'd1)) begin
            ap_phi_reg_pp0_iter1_nInputs_2_V_phi_reg_1083 <= nInputs_2_V_fu_1176_p3;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_nInputs_2_V_phi_reg_1083 <= ap_phi_reg_pp0_iter0_nInputs_2_V_phi_reg_1083;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_49)) begin
        if ((ap_phi_mux_do_init_phi_fu_826_p6 == 1'd1)) begin
            ap_phi_reg_pp0_iter1_nInputs_3_V3_reg_1041 <= nInputs_1_V_fu_1162_p3;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_nInputs_3_V3_reg_1041 <= ap_phi_reg_pp0_iter0_nInputs_3_V3_reg_1041;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_49)) begin
        if ((ap_phi_mux_do_init_phi_fu_826_p6 == 1'd1)) begin
            ap_phi_reg_pp0_iter1_nInputs_3_V_01_reg_1061 <= nInputs_3_V_fu_1190_p3;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_nInputs_3_V_01_reg_1061 <= ap_phi_reg_pp0_iter0_nInputs_3_V_01_reg_1061;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_49)) begin
        if ((ap_phi_mux_do_init_phi_fu_826_p6 == 1'd1)) begin
            ap_phi_reg_pp0_iter1_nInputs_3_V_1_phi_reg_1071 <= nInputs_3_V_fu_1190_p3;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_nInputs_3_V_1_phi_reg_1071 <= ap_phi_reg_pp0_iter0_nInputs_3_V_1_phi_reg_1071;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_49)) begin
        if ((ap_phi_mux_do_init_phi_fu_826_p6 == 1'd1)) begin
            ap_phi_reg_pp0_iter1_nInputs_3_V_24_reg_1031 <= nInputs_0_V_fu_1148_p3;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_nInputs_3_V_24_reg_1031 <= ap_phi_reg_pp0_iter0_nInputs_3_V_24_reg_1031;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_49)) begin
        if ((ap_phi_mux_do_init_phi_fu_826_p6 == 1'd1)) begin
            ap_phi_reg_pp0_iter1_p_phi_reg_1119 <= trunc_ln209_fu_1144_p1;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_p_phi_reg_1119 <= ap_phi_reg_pp0_iter0_p_phi_reg_1119;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_49)) begin
        if ((ap_phi_mux_do_init_phi_fu_826_p6 == 1'd1)) begin
            ap_phi_reg_pp0_iter1_p_what2_5_reg_1021 <= p_Result_12_3_fu_1204_p5;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_p_what2_5_reg_1021 <= ap_phi_reg_pp0_iter0_p_what2_5_reg_1021;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_310)) begin
        if ((do_init_reg_822 == 1'd0)) begin
            bx_V8_phi_reg_1131 <= ap_phi_mux_bx_V8_rewind_phi_fu_927_p6;
        end else if ((1'b1 == 1'b1)) begin
            bx_V8_phi_reg_1131 <= ap_phi_reg_pp0_iter1_bx_V8_phi_reg_1131;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1)) & (bx_o_V_1_vld_reg == 1'b0) & (bx_o_V_1_vld_in == 1'b1))) begin
        bx_o_V_1_vld_reg <= 1'b1;
    end else if (((bx_o_V_1_vld_in == 1'b0) & (1'b1 == 1'b1) & (bx_o_V_1_vld_reg == 1'b1))) begin
        bx_o_V_1_vld_reg <= 1'b0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln672_reg_3812 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        do_init_reg_822 <= 1'd0;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln672_reg_3812 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)))) begin
        do_init_reg_822 <= 1'd1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_310)) begin
        if ((do_init_reg_822 == 1'd0)) begin
            nInputs_0_V_phi_reg_1107 <= ap_phi_mux_nInputs_0_V_rewind_phi_fu_899_p6;
        end else if ((1'b1 == 1'b1)) begin
            nInputs_0_V_phi_reg_1107 <= ap_phi_reg_pp0_iter1_nInputs_0_V_phi_reg_1107;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_310)) begin
        if ((do_init_reg_822 == 1'd0)) begin
            nInputs_1_V_phi_reg_1095 <= ap_phi_mux_nInputs_1_V_rewind_phi_fu_885_p6;
        end else if ((1'b1 == 1'b1)) begin
            nInputs_1_V_phi_reg_1095 <= ap_phi_reg_pp0_iter1_nInputs_1_V_phi_reg_1095;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_310)) begin
        if ((do_init_reg_822 == 1'd0)) begin
            nInputs_2_V_phi_reg_1083 <= ap_phi_mux_nInputs_2_V_rewind_phi_fu_871_p6;
        end else if ((1'b1 == 1'b1)) begin
            nInputs_2_V_phi_reg_1083 <= ap_phi_reg_pp0_iter1_nInputs_2_V_phi_reg_1083;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_310)) begin
        if ((do_init_reg_822 == 1'd0)) begin
            nInputs_3_V_1_phi_reg_1071 <= ap_phi_mux_nInputs_3_V_1_rewind_phi_fu_857_p6;
        end else if ((1'b1 == 1'b1)) begin
            nInputs_3_V_1_phi_reg_1071 <= ap_phi_reg_pp0_iter1_nInputs_3_V_1_phi_reg_1071;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln672_reg_3812_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        p_06_reg_1007 <= read_addr_V_1_reg_3878;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln672_reg_3812_pp0_iter1_reg == 1'd1) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)))) begin
        p_06_reg_1007 <= 7'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_310)) begin
        if ((do_init_reg_822 == 1'd0)) begin
            p_phi_reg_1119 <= ap_phi_mux_p_rewind_phi_fu_913_p6;
        end else if ((1'b1 == 1'b1)) begin
            p_phi_reg_1119 <= ap_phi_reg_pp0_iter1_p_phi_reg_1119;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        addr_index_assign7_reg_838_pp0_iter1_reg <= addr_index_assign7_reg_838;
        icmp_ln672_reg_3812 <= icmp_ln672_fu_1542_p2;
        icmp_ln672_reg_3812_pp0_iter1_reg <= icmp_ln672_reg_3812;
        icmp_ln687_reg_3822 <= icmp_ln687_fu_1576_p2;
        noStubsLeft_reg_3816 <= noStubsLeft_fu_1548_p2;
        trunc_ln42_reg_3848 <= trunc_ln42_fu_1598_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        addr_index_assign7_reg_838_pp0_iter2_reg <= addr_index_assign7_reg_838_pp0_iter1_reg;
        addr_index_assign7_reg_838_pp0_iter3_reg <= addr_index_assign7_reg_838_pp0_iter2_reg;
        addr_index_assign7_reg_838_pp0_iter4_reg <= addr_index_assign7_reg_838_pp0_iter3_reg;
        bend_V_reg_3897_pp0_iter4_reg <= bend_V_reg_3897;
        bx_V8_phi_reg_1131_pp0_iter2_reg <= bx_V8_phi_reg_1131;
        bx_V8_phi_reg_1131_pp0_iter3_reg <= bx_V8_phi_reg_1131_pp0_iter2_reg;
        bx_V8_phi_reg_1131_pp0_iter4_reg <= bx_V8_phi_reg_1131_pp0_iter3_reg;
        icmp_ln672_reg_3812_pp0_iter2_reg <= icmp_ln672_reg_3812_pp0_iter1_reg;
        icmp_ln672_reg_3812_pp0_iter3_reg <= icmp_ln672_reg_3812_pp0_iter2_reg;
        icmp_ln672_reg_3812_pp0_iter4_reg <= icmp_ln672_reg_3812_pp0_iter3_reg;
        icmp_ln687_reg_3822_pp0_iter2_reg <= icmp_ln687_reg_3822;
        noStubsLeft_reg_3816_pp0_iter2_reg <= noStubsLeft_reg_3816;
        noStubsLeft_reg_3816_pp0_iter3_reg <= noStubsLeft_reg_3816_pp0_iter2_reg;
        noStubsLeft_reg_3816_pp0_iter4_reg <= noStubsLeft_reg_3816_pp0_iter3_reg;
        or_ln675_3_reg_3889 <= or_ln675_3_fu_1805_p2;
        or_ln675_3_reg_3889_pp0_iter4_reg <= or_ln675_3_reg_3889;
        p_Val2_s_reg_3883 <= p_Val2_s_fu_1798_p3;
        p_Val2_s_reg_3883_pp0_iter4_reg <= p_Val2_s_reg_3883;
        trunc_ln42_reg_3848_pp0_iter2_reg <= trunc_ln42_reg_3848;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (noStubsLeft_reg_3816_pp0_iter2_reg == 1'd0))) begin
        bend_V_reg_3897 <= bend_V_fu_1819_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln672_reg_3812_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        bx_V8_rewind_reg_923 <= bx_V8_phi_reg_1131;
        nInputs_0_V_rewind_reg_895 <= nInputs_0_V_phi_reg_1107;
        nInputs_1_V_rewind_reg_881 <= nInputs_1_V_phi_reg_1095;
        nInputs_2_V_02_rewind_reg_965 <= nInputs_3_V_9_reg_3858;
        nInputs_2_V_rewind_reg_867 <= nInputs_2_V_phi_reg_1083;
        nInputs_3_V3_rewind_reg_979 <= nInputs_3_V_11_reg_3863;
        nInputs_3_V_01_rewind_reg_951 <= nInputs_3_V_8_reg_3853;
        nInputs_3_V_1_rewind_reg_853 <= nInputs_3_V_1_phi_reg_1071;
        nInputs_3_V_24_rewind_reg_993 <= nInputs_3_V_12_reg_3868;
        p_rewind_reg_909 <= p_phi_reg_1119;
        p_what2_5_rewind_reg_937 <= p_what2_s_reg_3873;
    end
end

always @ (posedge ap_clk) begin
    if (((~((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1)) & (bx_o_V_1_vld_reg == 1'b0) & (bx_o_V_1_vld_in == 1'b1)) | (~((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1)) & (1'b1 == 1'b1) & (bx_o_V_1_vld_in == 1'b1) & (bx_o_V_1_vld_reg == 1'b1)))) begin
        bx_o_V_1_data_reg <= bx_V8_phi_reg_1131_pp0_iter3_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        i_reg_3807 <= i_fu_1536_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        nInputs_3_V_11_reg_3863 <= nInputs_3_V_11_fu_1728_p3;
        nInputs_3_V_12_reg_3868 <= nInputs_3_V_12_fu_1736_p3;
        nInputs_3_V_8_reg_3853 <= nInputs_3_V_8_fu_1688_p3;
        nInputs_3_V_9_reg_3858 <= nInputs_3_V_9_fu_1712_p3;
        p_what2_s_reg_3873 <= p_what2_s_fu_1744_p3;
        read_addr_V_1_reg_3878 <= read_addr_V_1_fu_1770_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (noStubsLeft_reg_3816_pp0_iter3_reg == 1'd0))) begin
        tmp_31_reg_3912 <= phiCorr_V_2_fu_1944_p3[32'd14];
        trunc_ln214_reg_3917 <= trunc_ln214_fu_1960_p1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln672_reg_3812_pp0_iter4_reg == 1'd1) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0_0to4 = 1'b1;
    end else begin
        ap_idle_pp0_0to4 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_362)) begin
        if ((icmp_ln672_reg_3812 == 1'd1)) begin
            ap_phi_mux_addr_index_assign7_phi_fu_842_p6 = 7'd0;
        end else if ((icmp_ln672_reg_3812 == 1'd0)) begin
            ap_phi_mux_addr_index_assign7_phi_fu_842_p6 = i_reg_3807;
        end else begin
            ap_phi_mux_addr_index_assign7_phi_fu_842_p6 = addr_index_assign7_reg_838;
        end
    end else begin
        ap_phi_mux_addr_index_assign7_phi_fu_842_p6 = addr_index_assign7_reg_838;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (icmp_ln672_reg_3812_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        ap_phi_mux_bx_V8_rewind_phi_fu_927_p6 = bx_V8_phi_reg_1131;
    end else begin
        ap_phi_mux_bx_V8_rewind_phi_fu_927_p6 = bx_V8_rewind_reg_923;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_362)) begin
        if ((icmp_ln672_reg_3812 == 1'd1)) begin
            ap_phi_mux_do_init_phi_fu_826_p6 = 1'd1;
        end else if ((icmp_ln672_reg_3812 == 1'd0)) begin
            ap_phi_mux_do_init_phi_fu_826_p6 = 1'd0;
        end else begin
            ap_phi_mux_do_init_phi_fu_826_p6 = do_init_reg_822;
        end
    end else begin
        ap_phi_mux_do_init_phi_fu_826_p6 = do_init_reg_822;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (icmp_ln672_reg_3812_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        ap_phi_mux_nInputs_0_V_rewind_phi_fu_899_p6 = nInputs_0_V_phi_reg_1107;
    end else begin
        ap_phi_mux_nInputs_0_V_rewind_phi_fu_899_p6 = nInputs_0_V_rewind_reg_895;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (icmp_ln672_reg_3812_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        ap_phi_mux_nInputs_1_V_rewind_phi_fu_885_p6 = nInputs_1_V_phi_reg_1095;
    end else begin
        ap_phi_mux_nInputs_1_V_rewind_phi_fu_885_p6 = nInputs_1_V_rewind_reg_881;
    end
end

always @ (*) begin
    if ((do_init_reg_822 == 1'd0)) begin
        ap_phi_mux_nInputs_2_V_02_phi_fu_1054_p4 = ap_phi_mux_nInputs_2_V_02_rewind_phi_fu_969_p6;
    end else begin
        ap_phi_mux_nInputs_2_V_02_phi_fu_1054_p4 = ap_phi_reg_pp0_iter1_nInputs_2_V_02_reg_1051;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (icmp_ln672_reg_3812_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        ap_phi_mux_nInputs_2_V_02_rewind_phi_fu_969_p6 = nInputs_3_V_9_reg_3858;
    end else begin
        ap_phi_mux_nInputs_2_V_02_rewind_phi_fu_969_p6 = nInputs_2_V_02_rewind_reg_965;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (icmp_ln672_reg_3812_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        ap_phi_mux_nInputs_2_V_rewind_phi_fu_871_p6 = nInputs_2_V_phi_reg_1083;
    end else begin
        ap_phi_mux_nInputs_2_V_rewind_phi_fu_871_p6 = nInputs_2_V_rewind_reg_867;
    end
end

always @ (*) begin
    if ((do_init_reg_822 == 1'd0)) begin
        ap_phi_mux_nInputs_3_V3_phi_fu_1044_p4 = ap_phi_mux_nInputs_3_V3_rewind_phi_fu_983_p6;
    end else begin
        ap_phi_mux_nInputs_3_V3_phi_fu_1044_p4 = ap_phi_reg_pp0_iter1_nInputs_3_V3_reg_1041;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (icmp_ln672_reg_3812_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        ap_phi_mux_nInputs_3_V3_rewind_phi_fu_983_p6 = nInputs_3_V_11_reg_3863;
    end else begin
        ap_phi_mux_nInputs_3_V3_rewind_phi_fu_983_p6 = nInputs_3_V3_rewind_reg_979;
    end
end

always @ (*) begin
    if ((do_init_reg_822 == 1'd0)) begin
        ap_phi_mux_nInputs_3_V_01_phi_fu_1064_p4 = ap_phi_mux_nInputs_3_V_01_rewind_phi_fu_955_p6;
    end else begin
        ap_phi_mux_nInputs_3_V_01_phi_fu_1064_p4 = ap_phi_reg_pp0_iter1_nInputs_3_V_01_reg_1061;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (icmp_ln672_reg_3812_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        ap_phi_mux_nInputs_3_V_01_rewind_phi_fu_955_p6 = nInputs_3_V_8_reg_3853;
    end else begin
        ap_phi_mux_nInputs_3_V_01_rewind_phi_fu_955_p6 = nInputs_3_V_01_rewind_reg_951;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (icmp_ln672_reg_3812_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        ap_phi_mux_nInputs_3_V_1_rewind_phi_fu_857_p6 = nInputs_3_V_1_phi_reg_1071;
    end else begin
        ap_phi_mux_nInputs_3_V_1_rewind_phi_fu_857_p6 = nInputs_3_V_1_rewind_reg_853;
    end
end

always @ (*) begin
    if ((do_init_reg_822 == 1'd0)) begin
        ap_phi_mux_nInputs_3_V_24_phi_fu_1034_p4 = ap_phi_mux_nInputs_3_V_24_rewind_phi_fu_997_p6;
    end else begin
        ap_phi_mux_nInputs_3_V_24_phi_fu_1034_p4 = ap_phi_reg_pp0_iter1_nInputs_3_V_24_reg_1031;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (icmp_ln672_reg_3812_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        ap_phi_mux_nInputs_3_V_24_rewind_phi_fu_997_p6 = nInputs_3_V_12_reg_3868;
    end else begin
        ap_phi_mux_nInputs_3_V_24_rewind_phi_fu_997_p6 = nInputs_3_V_24_rewind_reg_993;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        if ((icmp_ln672_reg_3812_pp0_iter1_reg == 1'd1)) begin
            ap_phi_mux_p_06_phi_fu_1011_p6 = 7'd0;
        end else if ((icmp_ln672_reg_3812_pp0_iter1_reg == 1'd0)) begin
            ap_phi_mux_p_06_phi_fu_1011_p6 = read_addr_V_1_reg_3878;
        end else begin
            ap_phi_mux_p_06_phi_fu_1011_p6 = p_06_reg_1007;
        end
    end else begin
        ap_phi_mux_p_06_phi_fu_1011_p6 = p_06_reg_1007;
    end
end

always @ (*) begin
    if ((do_init_reg_822 == 1'd0)) begin
        ap_phi_mux_p_phi_phi_fu_1123_p4 = ap_phi_mux_p_rewind_phi_fu_913_p6;
    end else begin
        ap_phi_mux_p_phi_phi_fu_1123_p4 = ap_phi_reg_pp0_iter1_p_phi_reg_1119;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (icmp_ln672_reg_3812_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        ap_phi_mux_p_rewind_phi_fu_913_p6 = p_phi_reg_1119;
    end else begin
        ap_phi_mux_p_rewind_phi_fu_913_p6 = p_rewind_reg_909;
    end
end

always @ (*) begin
    if ((do_init_reg_822 == 1'd0)) begin
        ap_phi_mux_p_what2_5_phi_fu_1024_p4 = ap_phi_mux_p_what2_5_rewind_phi_fu_941_p6;
    end else begin
        ap_phi_mux_p_what2_5_phi_fu_1024_p4 = ap_phi_reg_pp0_iter1_p_what2_5_reg_1021;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (icmp_ln672_reg_3812_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        ap_phi_mux_p_what2_5_rewind_phi_fu_941_p6 = p_what2_s_reg_3873;
    end else begin
        ap_phi_mux_p_what2_5_rewind_phi_fu_941_p6 = p_what2_5_rewind_reg_937;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln672_fu_1542_p2 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (ap_idle_pp0_0to4 == 1'b1))) begin
        ap_reset_idle_pp0 = 1'b1;
    end else begin
        ap_reset_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((bx_o_V_1_vld_reg == 1'b0) | ((1'b1 == 1'b1) & (bx_o_V_1_vld_reg == 1'b1)))) begin
        bx_o_V_1_ack_in = 1'b1;
    end else begin
        bx_o_V_1_ack_in = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln672_reg_3812_pp0_iter3_reg == 1'd1) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        bx_o_V_1_vld_in = 1'b1;
    end else begin
        bx_o_V_1_vld_in = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        inputStubs_0_dataarray_data_V_ce0 = 1'b1;
    end else begin
        inputStubs_0_dataarray_data_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        inputStubs_1_dataarray_data_V_ce0 = 1'b1;
    end else begin
        inputStubs_1_dataarray_data_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        inputStubs_2_dataarray_data_V_ce0 = 1'b1;
    end else begin
        inputStubs_2_dataarray_data_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        inputStubs_3_dataarray_data_V_ce0 = 1'b1;
    end else begin
        inputStubs_3_dataarray_data_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1)))) begin
        lut_1_ce0 = 1'b1;
    end else begin
        lut_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        lut_ce0 = 1'b1;
    end else begin
        lut_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        memoriesAS_0_dataarray_data_V_ce0 = 1'b1;
    end else begin
        memoriesAS_0_dataarray_data_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (noStubsLeft_reg_3816_pp0_iter4_reg == 1'd0) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        memoriesAS_0_dataarray_data_V_we0 = 1'b1;
    end else begin
        memoriesAS_0_dataarray_data_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        memoriesME_0_dataarray_data_V_ce0 = 1'b1;
    end else begin
        memoriesME_0_dataarray_data_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (noStubsLeft_reg_3816_pp0_iter4_reg == 1'd0) & (icmp_ln66_fu_2206_p2 == 1'd1) & (or_ln768_fu_2154_p2 == 1'd1) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        memoriesME_0_dataarray_data_V_we0 = 1'b1;
    end else begin
        memoriesME_0_dataarray_data_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        memoriesME_1_dataarray_data_V_ce0 = 1'b1;
    end else begin
        memoriesME_1_dataarray_data_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (noStubsLeft_reg_3816_pp0_iter4_reg == 1'd0) & (icmp_ln66_1_fu_2353_p2 == 1'd1) & (or_ln768_1_fu_2301_p2 == 1'd1) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        memoriesME_1_dataarray_data_V_we0 = 1'b1;
    end else begin
        memoriesME_1_dataarray_data_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        memoriesME_2_dataarray_data_V_ce0 = 1'b1;
    end else begin
        memoriesME_2_dataarray_data_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (noStubsLeft_reg_3816_pp0_iter4_reg == 1'd0) & (icmp_ln66_2_fu_2500_p2 == 1'd1) & (or_ln768_2_fu_2448_p2 == 1'd1) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        memoriesME_2_dataarray_data_V_we0 = 1'b1;
    end else begin
        memoriesME_2_dataarray_data_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        memoriesME_3_dataarray_data_V_ce0 = 1'b1;
    end else begin
        memoriesME_3_dataarray_data_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (noStubsLeft_reg_3816_pp0_iter4_reg == 1'd0) & (icmp_ln66_3_fu_2647_p2 == 1'd1) & (or_ln768_3_fu_2595_p2 == 1'd1) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        memoriesME_3_dataarray_data_V_we0 = 1'b1;
    end else begin
        memoriesME_3_dataarray_data_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        memoriesME_4_dataarray_data_V_ce0 = 1'b1;
    end else begin
        memoriesME_4_dataarray_data_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (noStubsLeft_reg_3816_pp0_iter4_reg == 1'd0) & (icmp_ln66_4_fu_2794_p2 == 1'd1) & (or_ln768_4_fu_2742_p2 == 1'd1) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        memoriesME_4_dataarray_data_V_we0 = 1'b1;
    end else begin
        memoriesME_4_dataarray_data_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        memoriesME_5_dataarray_data_V_ce0 = 1'b1;
    end else begin
        memoriesME_5_dataarray_data_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (noStubsLeft_reg_3816_pp0_iter4_reg == 1'd0) & (icmp_ln66_5_fu_2941_p2 == 1'd1) & (or_ln768_5_fu_2889_p2 == 1'd1) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        memoriesME_5_dataarray_data_V_we0 = 1'b1;
    end else begin
        memoriesME_5_dataarray_data_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        memoriesME_6_dataarray_data_V_ce0 = 1'b1;
    end else begin
        memoriesME_6_dataarray_data_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (noStubsLeft_reg_3816_pp0_iter4_reg == 1'd0) & (icmp_ln66_6_fu_3088_p2 == 1'd1) & (or_ln768_6_fu_3036_p2 == 1'd1) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        memoriesME_6_dataarray_data_V_we0 = 1'b1;
    end else begin
        memoriesME_6_dataarray_data_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        memoriesME_7_dataarray_data_V_ce0 = 1'b1;
    end else begin
        memoriesME_7_dataarray_data_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (noStubsLeft_reg_3816_pp0_iter4_reg == 1'd0) & (icmp_ln66_7_fu_3235_p2 == 1'd1) & (or_ln768_7_fu_3183_p2 == 1'd1) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        memoriesME_7_dataarray_data_V_we0 = 1'b1;
    end else begin
        memoriesME_7_dataarray_data_V_we0 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_pp0_stage0 : begin
            if ((ap_reset_idle_pp0 == 1'b0)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_reset_idle_pp0 == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln1353_1_fu_2371_p2 = (zext_ln1353_1_fu_2367_p1 + shl_ln1352_1_fu_2359_p3);

assign add_ln1353_2_fu_2518_p2 = (zext_ln1353_2_fu_2514_p1 + shl_ln1352_2_fu_2506_p3);

assign add_ln1353_3_fu_2665_p2 = (zext_ln1353_3_fu_2661_p1 + shl_ln1352_3_fu_2653_p3);

assign add_ln1353_4_fu_2812_p2 = (zext_ln1353_4_fu_2808_p1 + shl_ln1352_4_fu_2800_p3);

assign add_ln1353_5_fu_2959_p2 = (zext_ln1353_5_fu_2955_p1 + shl_ln1352_5_fu_2947_p3);

assign add_ln1353_6_fu_3106_p2 = (zext_ln1353_6_fu_3102_p1 + shl_ln1352_6_fu_3094_p3);

assign add_ln1353_7_fu_3253_p2 = (zext_ln1353_7_fu_3249_p1 + shl_ln1352_7_fu_3241_p3);

assign add_ln1353_fu_2224_p2 = (zext_ln1353_fu_2220_p1 + shl_ln_fu_2212_p3);

assign addrCountME_0_0_V_2_fu_2243_p2 = (tmp_2_fu_2184_p10 + 5'd1);

assign addrCountME_1_0_V_2_fu_2390_p2 = (tmp_5_fu_2331_p10 + 5'd1);

assign addrCountME_2_0_V_2_fu_2537_p2 = (tmp_6_fu_2478_p10 + 5'd1);

assign addrCountME_3_0_V_2_fu_2684_p2 = (tmp_8_fu_2625_p10 + 5'd1);

assign addrCountME_4_0_V_2_fu_2831_p2 = (tmp_10_fu_2772_p10 + 5'd1);

assign addrCountME_5_0_V_2_fu_2978_p2 = (tmp_12_fu_2919_p10 + 5'd1);

assign addrCountME_6_0_V_2_fu_3125_p2 = (tmp_14_fu_3066_p10 + 5'd1);

assign addrCountME_7_0_V_2_fu_3272_p2 = (tmp_16_fu_3213_p10 + 5'd1);

assign and_ln1503_1_fu_1862_p3 = {{tmp_20_fu_1852_p4}, {4'd0}};

assign and_ln675_fu_1758_p2 = (xor_ln675_fu_1752_p2 & resetNext_fu_1616_p2);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_01001 = ((bx_o_V_1_ack_in == 1'b0) & (ap_enable_reg_pp0_iter5 == 1'b1));
end

always @ (*) begin
    ap_block_pp0_stage0_11001 = ((bx_o_V_1_ack_in == 1'b0) & (ap_enable_reg_pp0_iter5 == 1'b1));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = ((bx_o_V_1_ack_in == 1'b0) & (ap_enable_reg_pp0_iter5 == 1'b1));
end

assign ap_block_state2_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter4 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state7_pp0_stage0_iter5 = (bx_o_V_1_ack_in == 1'b0);
end

always @ (*) begin
    ap_condition_1797 = ((ap_phi_mux_do_init_phi_fu_826_p6 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0));
end

always @ (*) begin
    ap_condition_1802 = ((select_ln675_10_fu_2120_p3 == 3'd0) & (noStubsLeft_reg_3816_pp0_iter4_reg == 1'd0) & (or_ln768_fu_2154_p2 == 1'd1) & (ap_enable_reg_pp0_iter5 == 1'b1));
end

always @ (*) begin
    ap_condition_1805 = ((select_ln675_10_fu_2120_p3 == 3'd1) & (noStubsLeft_reg_3816_pp0_iter4_reg == 1'd0) & (or_ln768_fu_2154_p2 == 1'd1) & (ap_enable_reg_pp0_iter5 == 1'b1));
end

always @ (*) begin
    ap_condition_1808 = ((select_ln675_10_fu_2120_p3 == 3'd2) & (noStubsLeft_reg_3816_pp0_iter4_reg == 1'd0) & (or_ln768_fu_2154_p2 == 1'd1) & (ap_enable_reg_pp0_iter5 == 1'b1));
end

always @ (*) begin
    ap_condition_1811 = ((select_ln675_10_fu_2120_p3 == 3'd3) & (noStubsLeft_reg_3816_pp0_iter4_reg == 1'd0) & (or_ln768_fu_2154_p2 == 1'd1) & (ap_enable_reg_pp0_iter5 == 1'b1));
end

always @ (*) begin
    ap_condition_1814 = ((select_ln675_10_fu_2120_p3 == 3'd4) & (noStubsLeft_reg_3816_pp0_iter4_reg == 1'd0) & (or_ln768_fu_2154_p2 == 1'd1) & (ap_enable_reg_pp0_iter5 == 1'b1));
end

always @ (*) begin
    ap_condition_1817 = ((select_ln675_10_fu_2120_p3 == 3'd5) & (noStubsLeft_reg_3816_pp0_iter4_reg == 1'd0) & (or_ln768_fu_2154_p2 == 1'd1) & (ap_enable_reg_pp0_iter5 == 1'b1));
end

always @ (*) begin
    ap_condition_1820 = ((select_ln675_10_fu_2120_p3 == 3'd6) & (noStubsLeft_reg_3816_pp0_iter4_reg == 1'd0) & (or_ln768_fu_2154_p2 == 1'd1) & (ap_enable_reg_pp0_iter5 == 1'b1));
end

always @ (*) begin
    ap_condition_1823 = ((select_ln675_10_fu_2120_p3 == 3'd7) & (noStubsLeft_reg_3816_pp0_iter4_reg == 1'd0) & (or_ln768_fu_2154_p2 == 1'd1) & (ap_enable_reg_pp0_iter5 == 1'b1));
end

always @ (*) begin
    ap_condition_1827 = ((select_ln675_10_fu_2120_p3 == 3'd0) & (noStubsLeft_reg_3816_pp0_iter4_reg == 1'd0) & (or_ln768_1_fu_2301_p2 == 1'd1) & (ap_enable_reg_pp0_iter5 == 1'b1));
end

always @ (*) begin
    ap_condition_1830 = ((select_ln675_10_fu_2120_p3 == 3'd1) & (noStubsLeft_reg_3816_pp0_iter4_reg == 1'd0) & (or_ln768_1_fu_2301_p2 == 1'd1) & (ap_enable_reg_pp0_iter5 == 1'b1));
end

always @ (*) begin
    ap_condition_1833 = ((select_ln675_10_fu_2120_p3 == 3'd2) & (noStubsLeft_reg_3816_pp0_iter4_reg == 1'd0) & (or_ln768_1_fu_2301_p2 == 1'd1) & (ap_enable_reg_pp0_iter5 == 1'b1));
end

always @ (*) begin
    ap_condition_1836 = ((select_ln675_10_fu_2120_p3 == 3'd3) & (noStubsLeft_reg_3816_pp0_iter4_reg == 1'd0) & (or_ln768_1_fu_2301_p2 == 1'd1) & (ap_enable_reg_pp0_iter5 == 1'b1));
end

always @ (*) begin
    ap_condition_1839 = ((select_ln675_10_fu_2120_p3 == 3'd4) & (noStubsLeft_reg_3816_pp0_iter4_reg == 1'd0) & (or_ln768_1_fu_2301_p2 == 1'd1) & (ap_enable_reg_pp0_iter5 == 1'b1));
end

always @ (*) begin
    ap_condition_1842 = ((select_ln675_10_fu_2120_p3 == 3'd5) & (noStubsLeft_reg_3816_pp0_iter4_reg == 1'd0) & (or_ln768_1_fu_2301_p2 == 1'd1) & (ap_enable_reg_pp0_iter5 == 1'b1));
end

always @ (*) begin
    ap_condition_1845 = ((select_ln675_10_fu_2120_p3 == 3'd6) & (noStubsLeft_reg_3816_pp0_iter4_reg == 1'd0) & (or_ln768_1_fu_2301_p2 == 1'd1) & (ap_enable_reg_pp0_iter5 == 1'b1));
end

always @ (*) begin
    ap_condition_1848 = ((select_ln675_10_fu_2120_p3 == 3'd7) & (noStubsLeft_reg_3816_pp0_iter4_reg == 1'd0) & (or_ln768_1_fu_2301_p2 == 1'd1) & (ap_enable_reg_pp0_iter5 == 1'b1));
end

always @ (*) begin
    ap_condition_1852 = ((select_ln675_10_fu_2120_p3 == 3'd0) & (noStubsLeft_reg_3816_pp0_iter4_reg == 1'd0) & (or_ln768_2_fu_2448_p2 == 1'd1) & (ap_enable_reg_pp0_iter5 == 1'b1));
end

always @ (*) begin
    ap_condition_1855 = ((select_ln675_10_fu_2120_p3 == 3'd1) & (noStubsLeft_reg_3816_pp0_iter4_reg == 1'd0) & (or_ln768_2_fu_2448_p2 == 1'd1) & (ap_enable_reg_pp0_iter5 == 1'b1));
end

always @ (*) begin
    ap_condition_1858 = ((select_ln675_10_fu_2120_p3 == 3'd2) & (noStubsLeft_reg_3816_pp0_iter4_reg == 1'd0) & (or_ln768_2_fu_2448_p2 == 1'd1) & (ap_enable_reg_pp0_iter5 == 1'b1));
end

always @ (*) begin
    ap_condition_1861 = ((select_ln675_10_fu_2120_p3 == 3'd3) & (noStubsLeft_reg_3816_pp0_iter4_reg == 1'd0) & (or_ln768_2_fu_2448_p2 == 1'd1) & (ap_enable_reg_pp0_iter5 == 1'b1));
end

always @ (*) begin
    ap_condition_1864 = ((select_ln675_10_fu_2120_p3 == 3'd4) & (noStubsLeft_reg_3816_pp0_iter4_reg == 1'd0) & (or_ln768_2_fu_2448_p2 == 1'd1) & (ap_enable_reg_pp0_iter5 == 1'b1));
end

always @ (*) begin
    ap_condition_1867 = ((select_ln675_10_fu_2120_p3 == 3'd5) & (noStubsLeft_reg_3816_pp0_iter4_reg == 1'd0) & (or_ln768_2_fu_2448_p2 == 1'd1) & (ap_enable_reg_pp0_iter5 == 1'b1));
end

always @ (*) begin
    ap_condition_1870 = ((select_ln675_10_fu_2120_p3 == 3'd6) & (noStubsLeft_reg_3816_pp0_iter4_reg == 1'd0) & (or_ln768_2_fu_2448_p2 == 1'd1) & (ap_enable_reg_pp0_iter5 == 1'b1));
end

always @ (*) begin
    ap_condition_1873 = ((select_ln675_10_fu_2120_p3 == 3'd7) & (noStubsLeft_reg_3816_pp0_iter4_reg == 1'd0) & (or_ln768_2_fu_2448_p2 == 1'd1) & (ap_enable_reg_pp0_iter5 == 1'b1));
end

always @ (*) begin
    ap_condition_1877 = ((select_ln675_10_fu_2120_p3 == 3'd0) & (noStubsLeft_reg_3816_pp0_iter4_reg == 1'd0) & (or_ln768_3_fu_2595_p2 == 1'd1) & (ap_enable_reg_pp0_iter5 == 1'b1));
end

always @ (*) begin
    ap_condition_1880 = ((select_ln675_10_fu_2120_p3 == 3'd1) & (noStubsLeft_reg_3816_pp0_iter4_reg == 1'd0) & (or_ln768_3_fu_2595_p2 == 1'd1) & (ap_enable_reg_pp0_iter5 == 1'b1));
end

always @ (*) begin
    ap_condition_1883 = ((select_ln675_10_fu_2120_p3 == 3'd2) & (noStubsLeft_reg_3816_pp0_iter4_reg == 1'd0) & (or_ln768_3_fu_2595_p2 == 1'd1) & (ap_enable_reg_pp0_iter5 == 1'b1));
end

always @ (*) begin
    ap_condition_1886 = ((select_ln675_10_fu_2120_p3 == 3'd3) & (noStubsLeft_reg_3816_pp0_iter4_reg == 1'd0) & (or_ln768_3_fu_2595_p2 == 1'd1) & (ap_enable_reg_pp0_iter5 == 1'b1));
end

always @ (*) begin
    ap_condition_1889 = ((select_ln675_10_fu_2120_p3 == 3'd4) & (noStubsLeft_reg_3816_pp0_iter4_reg == 1'd0) & (or_ln768_3_fu_2595_p2 == 1'd1) & (ap_enable_reg_pp0_iter5 == 1'b1));
end

always @ (*) begin
    ap_condition_1892 = ((select_ln675_10_fu_2120_p3 == 3'd5) & (noStubsLeft_reg_3816_pp0_iter4_reg == 1'd0) & (or_ln768_3_fu_2595_p2 == 1'd1) & (ap_enable_reg_pp0_iter5 == 1'b1));
end

always @ (*) begin
    ap_condition_1895 = ((select_ln675_10_fu_2120_p3 == 3'd6) & (noStubsLeft_reg_3816_pp0_iter4_reg == 1'd0) & (or_ln768_3_fu_2595_p2 == 1'd1) & (ap_enable_reg_pp0_iter5 == 1'b1));
end

always @ (*) begin
    ap_condition_1898 = ((select_ln675_10_fu_2120_p3 == 3'd7) & (noStubsLeft_reg_3816_pp0_iter4_reg == 1'd0) & (or_ln768_3_fu_2595_p2 == 1'd1) & (ap_enable_reg_pp0_iter5 == 1'b1));
end

always @ (*) begin
    ap_condition_1902 = ((select_ln675_10_fu_2120_p3 == 3'd0) & (noStubsLeft_reg_3816_pp0_iter4_reg == 1'd0) & (or_ln768_4_fu_2742_p2 == 1'd1) & (ap_enable_reg_pp0_iter5 == 1'b1));
end

always @ (*) begin
    ap_condition_1905 = ((select_ln675_10_fu_2120_p3 == 3'd1) & (noStubsLeft_reg_3816_pp0_iter4_reg == 1'd0) & (or_ln768_4_fu_2742_p2 == 1'd1) & (ap_enable_reg_pp0_iter5 == 1'b1));
end

always @ (*) begin
    ap_condition_1908 = ((select_ln675_10_fu_2120_p3 == 3'd2) & (noStubsLeft_reg_3816_pp0_iter4_reg == 1'd0) & (or_ln768_4_fu_2742_p2 == 1'd1) & (ap_enable_reg_pp0_iter5 == 1'b1));
end

always @ (*) begin
    ap_condition_1911 = ((select_ln675_10_fu_2120_p3 == 3'd3) & (noStubsLeft_reg_3816_pp0_iter4_reg == 1'd0) & (or_ln768_4_fu_2742_p2 == 1'd1) & (ap_enable_reg_pp0_iter5 == 1'b1));
end

always @ (*) begin
    ap_condition_1914 = ((select_ln675_10_fu_2120_p3 == 3'd4) & (noStubsLeft_reg_3816_pp0_iter4_reg == 1'd0) & (or_ln768_4_fu_2742_p2 == 1'd1) & (ap_enable_reg_pp0_iter5 == 1'b1));
end

always @ (*) begin
    ap_condition_1917 = ((select_ln675_10_fu_2120_p3 == 3'd5) & (noStubsLeft_reg_3816_pp0_iter4_reg == 1'd0) & (or_ln768_4_fu_2742_p2 == 1'd1) & (ap_enable_reg_pp0_iter5 == 1'b1));
end

always @ (*) begin
    ap_condition_1920 = ((select_ln675_10_fu_2120_p3 == 3'd6) & (noStubsLeft_reg_3816_pp0_iter4_reg == 1'd0) & (or_ln768_4_fu_2742_p2 == 1'd1) & (ap_enable_reg_pp0_iter5 == 1'b1));
end

always @ (*) begin
    ap_condition_1923 = ((select_ln675_10_fu_2120_p3 == 3'd7) & (noStubsLeft_reg_3816_pp0_iter4_reg == 1'd0) & (or_ln768_4_fu_2742_p2 == 1'd1) & (ap_enable_reg_pp0_iter5 == 1'b1));
end

always @ (*) begin
    ap_condition_1927 = ((select_ln675_10_fu_2120_p3 == 3'd0) & (noStubsLeft_reg_3816_pp0_iter4_reg == 1'd0) & (or_ln768_5_fu_2889_p2 == 1'd1) & (ap_enable_reg_pp0_iter5 == 1'b1));
end

always @ (*) begin
    ap_condition_1930 = ((select_ln675_10_fu_2120_p3 == 3'd1) & (noStubsLeft_reg_3816_pp0_iter4_reg == 1'd0) & (or_ln768_5_fu_2889_p2 == 1'd1) & (ap_enable_reg_pp0_iter5 == 1'b1));
end

always @ (*) begin
    ap_condition_1933 = ((select_ln675_10_fu_2120_p3 == 3'd2) & (noStubsLeft_reg_3816_pp0_iter4_reg == 1'd0) & (or_ln768_5_fu_2889_p2 == 1'd1) & (ap_enable_reg_pp0_iter5 == 1'b1));
end

always @ (*) begin
    ap_condition_1936 = ((select_ln675_10_fu_2120_p3 == 3'd3) & (noStubsLeft_reg_3816_pp0_iter4_reg == 1'd0) & (or_ln768_5_fu_2889_p2 == 1'd1) & (ap_enable_reg_pp0_iter5 == 1'b1));
end

always @ (*) begin
    ap_condition_1939 = ((select_ln675_10_fu_2120_p3 == 3'd4) & (noStubsLeft_reg_3816_pp0_iter4_reg == 1'd0) & (or_ln768_5_fu_2889_p2 == 1'd1) & (ap_enable_reg_pp0_iter5 == 1'b1));
end

always @ (*) begin
    ap_condition_1942 = ((select_ln675_10_fu_2120_p3 == 3'd5) & (noStubsLeft_reg_3816_pp0_iter4_reg == 1'd0) & (or_ln768_5_fu_2889_p2 == 1'd1) & (ap_enable_reg_pp0_iter5 == 1'b1));
end

always @ (*) begin
    ap_condition_1945 = ((select_ln675_10_fu_2120_p3 == 3'd6) & (noStubsLeft_reg_3816_pp0_iter4_reg == 1'd0) & (or_ln768_5_fu_2889_p2 == 1'd1) & (ap_enable_reg_pp0_iter5 == 1'b1));
end

always @ (*) begin
    ap_condition_1948 = ((select_ln675_10_fu_2120_p3 == 3'd7) & (noStubsLeft_reg_3816_pp0_iter4_reg == 1'd0) & (or_ln768_5_fu_2889_p2 == 1'd1) & (ap_enable_reg_pp0_iter5 == 1'b1));
end

always @ (*) begin
    ap_condition_1952 = ((select_ln675_10_fu_2120_p3 == 3'd0) & (noStubsLeft_reg_3816_pp0_iter4_reg == 1'd0) & (or_ln768_6_fu_3036_p2 == 1'd1) & (ap_enable_reg_pp0_iter5 == 1'b1));
end

always @ (*) begin
    ap_condition_1955 = ((select_ln675_10_fu_2120_p3 == 3'd1) & (noStubsLeft_reg_3816_pp0_iter4_reg == 1'd0) & (or_ln768_6_fu_3036_p2 == 1'd1) & (ap_enable_reg_pp0_iter5 == 1'b1));
end

always @ (*) begin
    ap_condition_1958 = ((select_ln675_10_fu_2120_p3 == 3'd2) & (noStubsLeft_reg_3816_pp0_iter4_reg == 1'd0) & (or_ln768_6_fu_3036_p2 == 1'd1) & (ap_enable_reg_pp0_iter5 == 1'b1));
end

always @ (*) begin
    ap_condition_1961 = ((select_ln675_10_fu_2120_p3 == 3'd3) & (noStubsLeft_reg_3816_pp0_iter4_reg == 1'd0) & (or_ln768_6_fu_3036_p2 == 1'd1) & (ap_enable_reg_pp0_iter5 == 1'b1));
end

always @ (*) begin
    ap_condition_1964 = ((select_ln675_10_fu_2120_p3 == 3'd4) & (noStubsLeft_reg_3816_pp0_iter4_reg == 1'd0) & (or_ln768_6_fu_3036_p2 == 1'd1) & (ap_enable_reg_pp0_iter5 == 1'b1));
end

always @ (*) begin
    ap_condition_1967 = ((select_ln675_10_fu_2120_p3 == 3'd5) & (noStubsLeft_reg_3816_pp0_iter4_reg == 1'd0) & (or_ln768_6_fu_3036_p2 == 1'd1) & (ap_enable_reg_pp0_iter5 == 1'b1));
end

always @ (*) begin
    ap_condition_1970 = ((select_ln675_10_fu_2120_p3 == 3'd6) & (noStubsLeft_reg_3816_pp0_iter4_reg == 1'd0) & (or_ln768_6_fu_3036_p2 == 1'd1) & (ap_enable_reg_pp0_iter5 == 1'b1));
end

always @ (*) begin
    ap_condition_1973 = ((select_ln675_10_fu_2120_p3 == 3'd7) & (noStubsLeft_reg_3816_pp0_iter4_reg == 1'd0) & (or_ln768_6_fu_3036_p2 == 1'd1) & (ap_enable_reg_pp0_iter5 == 1'b1));
end

always @ (*) begin
    ap_condition_1977 = ((select_ln675_10_fu_2120_p3 == 3'd0) & (noStubsLeft_reg_3816_pp0_iter4_reg == 1'd0) & (or_ln768_7_fu_3183_p2 == 1'd1) & (ap_enable_reg_pp0_iter5 == 1'b1));
end

always @ (*) begin
    ap_condition_1980 = ((select_ln675_10_fu_2120_p3 == 3'd1) & (noStubsLeft_reg_3816_pp0_iter4_reg == 1'd0) & (or_ln768_7_fu_3183_p2 == 1'd1) & (ap_enable_reg_pp0_iter5 == 1'b1));
end

always @ (*) begin
    ap_condition_1983 = ((select_ln675_10_fu_2120_p3 == 3'd2) & (noStubsLeft_reg_3816_pp0_iter4_reg == 1'd0) & (or_ln768_7_fu_3183_p2 == 1'd1) & (ap_enable_reg_pp0_iter5 == 1'b1));
end

always @ (*) begin
    ap_condition_1986 = ((select_ln675_10_fu_2120_p3 == 3'd3) & (noStubsLeft_reg_3816_pp0_iter4_reg == 1'd0) & (or_ln768_7_fu_3183_p2 == 1'd1) & (ap_enable_reg_pp0_iter5 == 1'b1));
end

always @ (*) begin
    ap_condition_1989 = ((select_ln675_10_fu_2120_p3 == 3'd4) & (noStubsLeft_reg_3816_pp0_iter4_reg == 1'd0) & (or_ln768_7_fu_3183_p2 == 1'd1) & (ap_enable_reg_pp0_iter5 == 1'b1));
end

always @ (*) begin
    ap_condition_1992 = ((select_ln675_10_fu_2120_p3 == 3'd5) & (noStubsLeft_reg_3816_pp0_iter4_reg == 1'd0) & (or_ln768_7_fu_3183_p2 == 1'd1) & (ap_enable_reg_pp0_iter5 == 1'b1));
end

always @ (*) begin
    ap_condition_1995 = ((select_ln675_10_fu_2120_p3 == 3'd6) & (noStubsLeft_reg_3816_pp0_iter4_reg == 1'd0) & (or_ln768_7_fu_3183_p2 == 1'd1) & (ap_enable_reg_pp0_iter5 == 1'b1));
end

always @ (*) begin
    ap_condition_1998 = ((select_ln675_10_fu_2120_p3 == 3'd7) & (noStubsLeft_reg_3816_pp0_iter4_reg == 1'd0) & (or_ln768_7_fu_3183_p2 == 1'd1) & (ap_enable_reg_pp0_iter5 == 1'b1));
end

always @ (*) begin
    ap_condition_310 = ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0));
end

always @ (*) begin
    ap_condition_362 = ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0));
end

always @ (*) begin
    ap_condition_49 = ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0));
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_reg_pp0_iter0 = ap_start;

assign ap_phi_reg_pp0_iter0_bx_V8_phi_reg_1131 = 'bx;

assign ap_phi_reg_pp0_iter0_nInputs_0_V_phi_reg_1107 = 'bx;

assign ap_phi_reg_pp0_iter0_nInputs_1_V_phi_reg_1095 = 'bx;

assign ap_phi_reg_pp0_iter0_nInputs_2_V_02_reg_1051 = 'bx;

assign ap_phi_reg_pp0_iter0_nInputs_2_V_phi_reg_1083 = 'bx;

assign ap_phi_reg_pp0_iter0_nInputs_3_V3_reg_1041 = 'bx;

assign ap_phi_reg_pp0_iter0_nInputs_3_V_01_reg_1061 = 'bx;

assign ap_phi_reg_pp0_iter0_nInputs_3_V_1_phi_reg_1071 = 'bx;

assign ap_phi_reg_pp0_iter0_nInputs_3_V_24_reg_1031 = 'bx;

assign ap_phi_reg_pp0_iter0_p_phi_reg_1119 = 'bx;

assign ap_phi_reg_pp0_iter0_p_what2_5_reg_1021 = 'bx;

assign bend_V_fu_1819_p1 = p_Val2_s_fu_1798_p3[2:0];

assign bx_o_V = bx_o_V_1_data_reg;

assign bx_o_V_ap_vld = bx_o_V_1_vld_reg;

assign finebinindex_V_fu_1896_p3 = {{tmp_i_fu_1886_p4}, {indexr_V_fu_1876_p4}};

assign i_fu_1536_p2 = (7'd1 + ap_phi_mux_addr_index_assign7_phi_fu_842_p6);

assign icmp_ln268_fu_2053_p2 = ((minus_V_fu_2043_p4 > iphivm_V_fu_2001_p4) ? 1'b1 : 1'b0);

assign icmp_ln270_fu_2067_p2 = ((plus_V_fu_2027_p4 < iphivm_V_fu_2001_p4) ? 1'b1 : 1'b0);

assign icmp_ln66_1_fu_2353_p2 = ((tmp_5_fu_2331_p10 < 5'd15) ? 1'b1 : 1'b0);

assign icmp_ln66_2_fu_2500_p2 = ((tmp_6_fu_2478_p10 < 5'd15) ? 1'b1 : 1'b0);

assign icmp_ln66_3_fu_2647_p2 = ((tmp_8_fu_2625_p10 < 5'd15) ? 1'b1 : 1'b0);

assign icmp_ln66_4_fu_2794_p2 = ((tmp_10_fu_2772_p10 < 5'd15) ? 1'b1 : 1'b0);

assign icmp_ln66_5_fu_2941_p2 = ((tmp_12_fu_2919_p10 < 5'd15) ? 1'b1 : 1'b0);

assign icmp_ln66_6_fu_3088_p2 = ((tmp_14_fu_3066_p10 < 5'd15) ? 1'b1 : 1'b0);

assign icmp_ln66_7_fu_3235_p2 = ((tmp_16_fu_3213_p10 < 5'd15) ? 1'b1 : 1'b0);

assign icmp_ln66_fu_2206_p2 = ((tmp_2_fu_2184_p10 < 5'd15) ? 1'b1 : 1'b0);

assign icmp_ln672_fu_1542_p2 = ((ap_phi_mux_addr_index_assign7_phi_fu_842_p6 == 7'd107) ? 1'b1 : 1'b0);

assign icmp_ln687_fu_1576_p2 = ((tmp_17_fu_1566_p4 == 30'd0) ? 1'b1 : 1'b0);

assign icmp_ln701_1_fu_1650_p2 = ((trunc_ln42_fu_1598_p1 == 2'd1) ? 1'b1 : 1'b0);

assign icmp_ln701_2_fu_1656_p2 = ((trunc_ln42_fu_1598_p1 == 2'd0) ? 1'b1 : 1'b0);

assign icmp_ln701_fu_1644_p2 = ((trunc_ln42_fu_1598_p1 == 2'd2) ? 1'b1 : 1'b0);

assign icmp_ln768_10_fu_2877_p2 = ((select_ln675_9_fu_2103_p3 == 5'd13) ? 1'b1 : 1'b0);

assign icmp_ln768_11_fu_2883_p2 = ((select_ln675_8_fu_2096_p3 == 5'd13) ? 1'b1 : 1'b0);

assign icmp_ln768_12_fu_3024_p2 = ((select_ln675_9_fu_2103_p3 == 5'd14) ? 1'b1 : 1'b0);

assign icmp_ln768_13_fu_3030_p2 = ((select_ln675_8_fu_2096_p3 == 5'd14) ? 1'b1 : 1'b0);

assign icmp_ln768_14_fu_3171_p2 = ((select_ln675_9_fu_2103_p3 == 5'd15) ? 1'b1 : 1'b0);

assign icmp_ln768_15_fu_3177_p2 = ((select_ln675_8_fu_2096_p3 == 5'd15) ? 1'b1 : 1'b0);

assign icmp_ln768_1_fu_2148_p2 = ((select_ln675_8_fu_2096_p3 == 5'd8) ? 1'b1 : 1'b0);

assign icmp_ln768_2_fu_2289_p2 = ((select_ln675_9_fu_2103_p3 == 5'd9) ? 1'b1 : 1'b0);

assign icmp_ln768_3_fu_2295_p2 = ((select_ln675_8_fu_2096_p3 == 5'd9) ? 1'b1 : 1'b0);

assign icmp_ln768_4_fu_2436_p2 = ((select_ln675_9_fu_2103_p3 == 5'd10) ? 1'b1 : 1'b0);

assign icmp_ln768_5_fu_2442_p2 = ((select_ln675_8_fu_2096_p3 == 5'd10) ? 1'b1 : 1'b0);

assign icmp_ln768_6_fu_2583_p2 = ((select_ln675_9_fu_2103_p3 == 5'd11) ? 1'b1 : 1'b0);

assign icmp_ln768_7_fu_2589_p2 = ((select_ln675_8_fu_2096_p3 == 5'd11) ? 1'b1 : 1'b0);

assign icmp_ln768_8_fu_2730_p2 = ((select_ln675_9_fu_2103_p3 == 5'd12) ? 1'b1 : 1'b0);

assign icmp_ln768_9_fu_2736_p2 = ((select_ln675_8_fu_2096_p3 == 5'd12) ? 1'b1 : 1'b0);

assign icmp_ln768_fu_2142_p2 = ((select_ln675_9_fu_2103_p3 == 5'd8) ? 1'b1 : 1'b0);

assign icmp_ln841_1_fu_1170_p2 = ((nInputs_1_V_fu_1162_p3 != 7'd0) ? 1'b1 : 1'b0);

assign icmp_ln841_2_fu_1184_p2 = ((nInputs_2_V_fu_1176_p3 != 7'd0) ? 1'b1 : 1'b0);

assign icmp_ln841_3_fu_1198_p2 = ((nInputs_3_V_fu_1190_p3 != 7'd0) ? 1'b1 : 1'b0);

assign icmp_ln841_fu_1156_p2 = ((nInputs_0_V_fu_1148_p3 != 7'd0) ? 1'b1 : 1'b0);

assign indexr_V_fu_1876_p4 = {{ret_V_fu_1823_p2[6:3]}};

assign inputStubs_0_dataarray_data_V_address0 = zext_ln42_fu_1590_p1;

assign inputStubs_1_dataarray_data_V_address0 = zext_ln42_fu_1590_p1;

assign inputStubs_2_dataarray_data_V_address0 = zext_ln42_fu_1590_p1;

assign inputStubs_3_dataarray_data_V_address0 = zext_ln42_fu_1590_p1;

assign iphivm_V_fu_2001_p4 = {{phiCorr_V_fu_1985_p3[13:9]}};

assign ivmMinus_fu_2059_p3 = ((icmp_ln268_fu_2053_p2[0:0] === 1'b1) ? 5'd0 : minus_V_fu_2043_p4);

assign ivmPlus_fu_2073_p3 = ((icmp_ln270_fu_2067_p2[0:0] === 1'b1) ? 5'd31 : plus_V_fu_2027_p4);

assign lut_1_address0 = zext_ln544_1_fu_1904_p1;

assign lut_address0 = zext_ln544_fu_1847_p1;


always @ (zext_ln684_fu_1554_p1) begin
    if (zext_ln684_fu_1554_p1[0] == 1'b1) begin
        mem_index_fu_1558_p3 = 32'd0;
    end else if (zext_ln684_fu_1554_p1[1] == 1'b1) begin
        mem_index_fu_1558_p3 = 32'd1;
    end else if (zext_ln684_fu_1554_p1[2] == 1'b1) begin
        mem_index_fu_1558_p3 = 32'd2;
    end else if (zext_ln684_fu_1554_p1[3] == 1'b1) begin
        mem_index_fu_1558_p3 = 32'd3;
    end else if (zext_ln684_fu_1554_p1[4] == 1'b1) begin
        mem_index_fu_1558_p3 = 32'd4;
    end else if (zext_ln684_fu_1554_p1[5] == 1'b1) begin
        mem_index_fu_1558_p3 = 32'd5;
    end else if (zext_ln684_fu_1554_p1[6] == 1'b1) begin
        mem_index_fu_1558_p3 = 32'd6;
    end else if (zext_ln684_fu_1554_p1[7] == 1'b1) begin
        mem_index_fu_1558_p3 = 32'd7;
    end else if (zext_ln684_fu_1554_p1[8] == 1'b1) begin
        mem_index_fu_1558_p3 = 32'd8;
    end else if (zext_ln684_fu_1554_p1[9] == 1'b1) begin
        mem_index_fu_1558_p3 = 32'd9;
    end else if (zext_ln684_fu_1554_p1[10] == 1'b1) begin
        mem_index_fu_1558_p3 = 32'd10;
    end else if (zext_ln684_fu_1554_p1[11] == 1'b1) begin
        mem_index_fu_1558_p3 = 32'd11;
    end else if (zext_ln684_fu_1554_p1[12] == 1'b1) begin
        mem_index_fu_1558_p3 = 32'd12;
    end else if (zext_ln684_fu_1554_p1[13] == 1'b1) begin
        mem_index_fu_1558_p3 = 32'd13;
    end else if (zext_ln684_fu_1554_p1[14] == 1'b1) begin
        mem_index_fu_1558_p3 = 32'd14;
    end else if (zext_ln684_fu_1554_p1[15] == 1'b1) begin
        mem_index_fu_1558_p3 = 32'd15;
    end else if (zext_ln684_fu_1554_p1[16] == 1'b1) begin
        mem_index_fu_1558_p3 = 32'd16;
    end else if (zext_ln684_fu_1554_p1[17] == 1'b1) begin
        mem_index_fu_1558_p3 = 32'd17;
    end else if (zext_ln684_fu_1554_p1[18] == 1'b1) begin
        mem_index_fu_1558_p3 = 32'd18;
    end else if (zext_ln684_fu_1554_p1[19] == 1'b1) begin
        mem_index_fu_1558_p3 = 32'd19;
    end else if (zext_ln684_fu_1554_p1[20] == 1'b1) begin
        mem_index_fu_1558_p3 = 32'd20;
    end else if (zext_ln684_fu_1554_p1[21] == 1'b1) begin
        mem_index_fu_1558_p3 = 32'd21;
    end else if (zext_ln684_fu_1554_p1[22] == 1'b1) begin
        mem_index_fu_1558_p3 = 32'd22;
    end else if (zext_ln684_fu_1554_p1[23] == 1'b1) begin
        mem_index_fu_1558_p3 = 32'd23;
    end else if (zext_ln684_fu_1554_p1[24] == 1'b1) begin
        mem_index_fu_1558_p3 = 32'd24;
    end else if (zext_ln684_fu_1554_p1[25] == 1'b1) begin
        mem_index_fu_1558_p3 = 32'd25;
    end else if (zext_ln684_fu_1554_p1[26] == 1'b1) begin
        mem_index_fu_1558_p3 = 32'd26;
    end else if (zext_ln684_fu_1554_p1[27] == 1'b1) begin
        mem_index_fu_1558_p3 = 32'd27;
    end else if (zext_ln684_fu_1554_p1[28] == 1'b1) begin
        mem_index_fu_1558_p3 = 32'd28;
    end else if (zext_ln684_fu_1554_p1[29] == 1'b1) begin
        mem_index_fu_1558_p3 = 32'd29;
    end else if (zext_ln684_fu_1554_p1[30] == 1'b1) begin
        mem_index_fu_1558_p3 = 32'd30;
    end else if (zext_ln684_fu_1554_p1[31] == 1'b1) begin
        mem_index_fu_1558_p3 = 32'd31;
    end else begin
        mem_index_fu_1558_p3 = 32'd32;
    end
end

assign memoriesAS_0_dataarray_data_V_address0 = zext_ln321_fu_1972_p1;

assign memoriesAS_0_dataarray_data_V_d0 = p_Val2_s_reg_3883_pp0_iter4_reg;

assign memoriesME_0_dataarray_data_V_address0 = zext_ln321_1_fu_2238_p1;

assign memoriesME_0_dataarray_data_V_d0 = stubME_data_V_2_fu_2127_p3;

assign memoriesME_1_dataarray_data_V_address0 = zext_ln321_2_fu_2385_p1;

assign memoriesME_1_dataarray_data_V_d0 = stubME_data_V_2_fu_2127_p3;

assign memoriesME_2_dataarray_data_V_address0 = zext_ln321_3_fu_2532_p1;

assign memoriesME_2_dataarray_data_V_d0 = stubME_data_V_2_fu_2127_p3;

assign memoriesME_3_dataarray_data_V_address0 = zext_ln321_4_fu_2679_p1;

assign memoriesME_3_dataarray_data_V_d0 = stubME_data_V_2_fu_2127_p3;

assign memoriesME_4_dataarray_data_V_address0 = zext_ln321_5_fu_2826_p1;

assign memoriesME_4_dataarray_data_V_d0 = stubME_data_V_2_fu_2127_p3;

assign memoriesME_5_dataarray_data_V_address0 = zext_ln321_6_fu_2973_p1;

assign memoriesME_5_dataarray_data_V_d0 = stubME_data_V_2_fu_2127_p3;

assign memoriesME_6_dataarray_data_V_address0 = zext_ln321_7_fu_3120_p1;

assign memoriesME_6_dataarray_data_V_d0 = stubME_data_V_2_fu_2127_p3;

assign memoriesME_7_dataarray_data_V_address0 = zext_ln321_8_fu_3267_p1;

assign memoriesME_7_dataarray_data_V_d0 = stubME_data_V_2_fu_2127_p3;

assign minus_V_fu_2043_p4 = {{tmp_V_7_fu_2037_p2[6:2]}};

assign nInputs_0_V_fu_1148_p3 = ((trunc_ln209_fu_1144_p1[0:0] === 1'b1) ? inputStubs_0_nentries_1_V : inputStubs_0_nentries_0_V);

assign nInputs_1_V_fu_1162_p3 = ((trunc_ln209_fu_1144_p1[0:0] === 1'b1) ? inputStubs_1_nentries_1_V : inputStubs_1_nentries_0_V);

assign nInputs_2_V_fu_1176_p3 = ((trunc_ln209_fu_1144_p1[0:0] === 1'b1) ? inputStubs_2_nentries_1_V : inputStubs_2_nentries_0_V);

assign nInputs_3_V_10_fu_1638_p2 = ($signed(7'd127) + $signed(tmp_fu_1602_p6));

assign nInputs_3_V_11_fu_1728_p3 = ((or_ln675_fu_1670_p2[0:0] === 1'b1) ? ap_phi_mux_nInputs_3_V3_phi_fu_1044_p4 : select_ln675_3_fu_1720_p3);

assign nInputs_3_V_12_fu_1736_p3 = ((noStubsLeft_fu_1548_p2[0:0] === 1'b1) ? ap_phi_mux_nInputs_3_V_24_phi_fu_1034_p4 : nInputs_3_V_7_fu_1662_p3);

assign nInputs_3_V_7_fu_1662_p3 = ((icmp_ln701_2_fu_1656_p2[0:0] === 1'b1) ? nInputs_3_V_10_fu_1638_p2 : ap_phi_mux_nInputs_3_V_24_phi_fu_1034_p4);

assign nInputs_3_V_8_fu_1688_p3 = ((or_ln675_2_fu_1682_p2[0:0] === 1'b1) ? ap_phi_mux_nInputs_3_V_01_phi_fu_1064_p4 : nInputs_3_V_10_fu_1638_p2);

assign nInputs_3_V_9_fu_1712_p3 = ((or_ln675_2_fu_1682_p2[0:0] === 1'b1) ? select_ln675_1_fu_1704_p3 : ap_phi_mux_nInputs_2_V_02_phi_fu_1054_p4);

assign nInputs_3_V_fu_1190_p3 = ((trunc_ln209_fu_1144_p1[0:0] === 1'b1) ? inputStubs_3_nentries_1_V : inputStubs_3_nentries_0_V);

assign noStubsLeft_fu_1548_p2 = ((ap_phi_mux_p_what2_5_phi_fu_1024_p4 == 4'd0) ? 1'b1 : 1'b0);

assign or_ln675_1_fu_1676_p2 = (icmp_ln701_fu_1644_p2 | icmp_ln701_1_fu_1650_p2);

assign or_ln675_2_fu_1682_p2 = (or_ln675_fu_1670_p2 | or_ln675_1_fu_1676_p2);

assign or_ln675_3_fu_1805_p2 = (noStubsLeft_reg_3816_pp0_iter2_reg | icmp_ln687_reg_3822_pp0_iter2_reg);

assign or_ln675_fu_1670_p2 = (noStubsLeft_fu_1548_p2 | icmp_ln701_2_fu_1656_p2);

assign or_ln768_1_fu_2301_p2 = (icmp_ln768_3_fu_2295_p2 | icmp_ln768_2_fu_2289_p2);

assign or_ln768_2_fu_2448_p2 = (icmp_ln768_5_fu_2442_p2 | icmp_ln768_4_fu_2436_p2);

assign or_ln768_3_fu_2595_p2 = (icmp_ln768_7_fu_2589_p2 | icmp_ln768_6_fu_2583_p2);

assign or_ln768_4_fu_2742_p2 = (icmp_ln768_9_fu_2736_p2 | icmp_ln768_8_fu_2730_p2);

assign or_ln768_5_fu_2889_p2 = (icmp_ln768_11_fu_2883_p2 | icmp_ln768_10_fu_2877_p2);

assign or_ln768_6_fu_3036_p2 = (icmp_ln768_13_fu_3030_p2 | icmp_ln768_12_fu_3024_p2);

assign or_ln768_7_fu_3183_p2 = (icmp_ln768_15_fu_3177_p2 | icmp_ln768_14_fu_3171_p2);

assign or_ln768_fu_2154_p2 = (icmp_ln768_fu_2142_p2 | icmp_ln768_1_fu_2148_p2);

assign p_Repl2_s_fu_1622_p2 = (resetNext_fu_1616_p2 ^ 1'd1);

assign p_Result_12_3_fu_1204_p5 = {{{{icmp_ln841_3_fu_1198_p2}, {icmp_ln841_2_fu_1184_p2}}, {icmp_ln841_1_fu_1170_p2}}, {icmp_ln841_fu_1156_p2}};

assign p_Result_1_fu_1977_p3 = {{addr_index_assign7_reg_838_pp0_iter4_reg}, {9'd0}};

assign p_Result_2_fu_2085_p5 = {{{{addr_index_assign7_reg_838_pp0_iter4_reg}, {bend_V_reg_3897_pp0_iter4_reg}}, {p_Result_i6_i_fu_1991_p4}}, {trunc_ln301_fu_2081_p1}};

assign p_Result_i6_i_fu_1991_p4 = {{phiCorr_V_fu_1985_p3[8:6]}};

always @ (*) begin
    p_Result_s_fu_1628_p4 = ap_phi_mux_p_what2_5_phi_fu_1024_p4;
    p_Result_s_fu_1628_p4[mem_index_fu_1558_p3] = |(p_Repl2_s_fu_1622_p2);
end

assign p_Val2_s_fu_1798_p3 = ((noStubsLeft_reg_3816_pp0_iter2_reg[0:0] === 1'b1) ? 36'd0 : select_ln687_fu_1791_p3);

assign p_what2_s_fu_1744_p3 = ((noStubsLeft_fu_1548_p2[0:0] === 1'b1) ? 4'd0 : p_Result_s_fu_1628_p4);

assign phiCorr_V_2_fu_1944_p3 = ((tmp_30_fu_1936_p3[0:0] === 1'b1) ? 15'd0 : trunc_ln1354_fu_1932_p1);

assign phiCorr_V_fu_1985_p3 = ((tmp_31_reg_3912[0:0] === 1'b1) ? 14'd16383 : trunc_ln214_reg_3917);

assign phi_V_fu_1909_p4 = {{p_Val2_s_reg_3883[16:3]}};

assign plus_V_fu_2027_p4 = {{tmp_V_6_fu_2021_p2[6:2]}};

assign rBin_V_fu_1829_p4 = {{ret_V_fu_1823_p2[6:4]}};

assign r_V_fu_1809_p4 = {{p_Val2_s_fu_1798_p3[35:29]}};

assign read_addr_V_1_fu_1770_p3 = ((and_ln675_fu_1758_p2[0:0] === 1'b1) ? 7'd0 : read_addr_V_fu_1764_p2);

assign read_addr_V_fu_1764_p2 = (7'd1 + ap_phi_mux_p_06_phi_fu_1011_p6);

assign resetNext_fu_1616_p2 = ((tmp_fu_1602_p6 == 7'd1) ? 1'b1 : 1'b0);

assign ret_V_2_fu_1926_p2 = ($signed(zext_ln215_fu_1918_p1) - $signed(sext_ln215_fu_1922_p1));

assign ret_V_fu_1823_p2 = (r_V_fu_1809_p4 ^ 7'd64);

assign select_ln675_10_fu_2120_p3 = ((or_ln675_3_reg_3889_pp0_iter4_reg[0:0] === 1'b1) ? trunc_ln5_fu_2110_p4 : 3'd4);

assign select_ln675_1_fu_1704_p3 = ((or_ln675_fu_1670_p2[0:0] === 1'b1) ? ap_phi_mux_nInputs_2_V_02_phi_fu_1054_p4 : select_ln675_fu_1696_p3);

assign select_ln675_3_fu_1720_p3 = ((icmp_ln701_1_fu_1650_p2[0:0] === 1'b1) ? nInputs_3_V_10_fu_1638_p2 : ap_phi_mux_nInputs_3_V3_phi_fu_1044_p4);

assign select_ln675_8_fu_2096_p3 = ((or_ln675_3_reg_3889_pp0_iter4_reg[0:0] === 1'b1) ? ivmPlus_fu_2073_p3 : 5'd0);

assign select_ln675_9_fu_2103_p3 = ((or_ln675_3_reg_3889_pp0_iter4_reg[0:0] === 1'b1) ? ivmMinus_fu_2059_p3 : 5'd0);

assign select_ln675_fu_1696_p3 = ((icmp_ln701_1_fu_1650_p2[0:0] === 1'b1) ? ap_phi_mux_nInputs_2_V_02_phi_fu_1054_p4 : nInputs_3_V_10_fu_1638_p2);

assign select_ln687_fu_1791_p3 = ((icmp_ln687_reg_3822_pp0_iter2_reg[0:0] === 1'b1) ? stub_data_V_fu_1778_p6 : 36'd0);

assign sext_ln215_fu_1922_p1 = $signed(lut_q0);

assign shl_ln1352_1_fu_2359_p3 = {{select_ln675_10_fu_2120_p3}, {4'd0}};

assign shl_ln1352_2_fu_2506_p3 = {{select_ln675_10_fu_2120_p3}, {4'd0}};

assign shl_ln1352_3_fu_2653_p3 = {{select_ln675_10_fu_2120_p3}, {4'd0}};

assign shl_ln1352_4_fu_2800_p3 = {{select_ln675_10_fu_2120_p3}, {4'd0}};

assign shl_ln1352_5_fu_2947_p3 = {{select_ln675_10_fu_2120_p3}, {4'd0}};

assign shl_ln1352_6_fu_3094_p3 = {{select_ln675_10_fu_2120_p3}, {4'd0}};

assign shl_ln1352_7_fu_3241_p3 = {{select_ln675_10_fu_2120_p3}, {4'd0}};

assign shl_ln_fu_2212_p3 = {{select_ln675_10_fu_2120_p3}, {4'd0}};

assign stubME_data_V_2_fu_2127_p3 = ((or_ln675_3_reg_3889_pp0_iter4_reg[0:0] === 1'b1) ? p_Result_2_fu_2085_p5 : p_Result_1_fu_1977_p3);

assign tmp_17_fu_1566_p4 = {{mem_index_fu_1558_p3[31:2]}};

assign tmp_18_fu_1582_p3 = {{ap_phi_mux_p_phi_phi_fu_1123_p4}, {ap_phi_mux_p_06_phi_fu_1011_p6}};

assign tmp_19_fu_1964_p3 = {{bx_V8_phi_reg_1131_pp0_iter4_reg}, {addr_index_assign7_reg_838_pp0_iter4_reg}};

assign tmp_20_fu_1852_p4 = {{p_Val2_s_fu_1798_p3[28:22]}};

assign tmp_21_fu_2230_p3 = {{bx_V8_phi_reg_1131_pp0_iter4_reg}, {add_ln1353_fu_2224_p2}};

assign tmp_22_fu_2377_p3 = {{bx_V8_phi_reg_1131_pp0_iter4_reg}, {add_ln1353_1_fu_2371_p2}};

assign tmp_23_fu_2524_p3 = {{bx_V8_phi_reg_1131_pp0_iter4_reg}, {add_ln1353_2_fu_2518_p2}};

assign tmp_24_fu_2671_p3 = {{bx_V8_phi_reg_1131_pp0_iter4_reg}, {add_ln1353_3_fu_2665_p2}};

assign tmp_25_fu_2818_p3 = {{bx_V8_phi_reg_1131_pp0_iter4_reg}, {add_ln1353_4_fu_2812_p2}};

assign tmp_26_fu_2965_p3 = {{bx_V8_phi_reg_1131_pp0_iter4_reg}, {add_ln1353_5_fu_2959_p2}};

assign tmp_27_fu_3112_p3 = {{bx_V8_phi_reg_1131_pp0_iter4_reg}, {add_ln1353_6_fu_3106_p2}};

assign tmp_28_fu_3259_p3 = {{bx_V8_phi_reg_1131_pp0_iter4_reg}, {add_ln1353_7_fu_3253_p2}};

assign tmp_30_fu_1936_p3 = ret_V_2_fu_1926_p2[32'd15];

assign tmp_V_6_fu_2021_p2 = (7'd1 + tmp_V_fu_2011_p4);

assign tmp_V_7_fu_2037_p2 = ($signed(7'd127) + $signed(tmp_V_fu_2011_p4));

assign tmp_V_fu_2011_p4 = {{phiCorr_V_fu_1985_p3[13:7]}};

assign tmp_i_fu_1886_p4 = {{xor_ln1503_fu_1870_p2[10:4]}};

assign tmp_i_i_fu_1839_p3 = {{bend_V_fu_1819_p1}, {rBin_V_fu_1829_p4}};

assign trunc_ln1354_fu_1932_p1 = ret_V_2_fu_1926_p2[14:0];

assign trunc_ln209_fu_1144_p1 = bx_V[0:0];

assign trunc_ln214_fu_1960_p1 = phiCorr_V_2_fu_1944_p3[13:0];

assign trunc_ln301_fu_2081_p1 = lut_1_q0[2:0];

assign trunc_ln42_fu_1598_p1 = mem_index_fu_1558_p3[1:0];

assign trunc_ln5_fu_2110_p4 = {{lut_1_q0[5:3]}};

assign xor_ln1503_fu_1870_p2 = (11'd1024 ^ and_ln1503_1_fu_1862_p3);

assign xor_ln675_fu_1752_p2 = (noStubsLeft_fu_1548_p2 ^ 1'd1);

assign zext_ln1353_1_fu_2367_p1 = tmp_5_fu_2331_p10;

assign zext_ln1353_2_fu_2514_p1 = tmp_6_fu_2478_p10;

assign zext_ln1353_3_fu_2661_p1 = tmp_8_fu_2625_p10;

assign zext_ln1353_4_fu_2808_p1 = tmp_10_fu_2772_p10;

assign zext_ln1353_5_fu_2955_p1 = tmp_12_fu_2919_p10;

assign zext_ln1353_6_fu_3102_p1 = tmp_14_fu_3066_p10;

assign zext_ln1353_7_fu_3249_p1 = tmp_16_fu_3213_p10;

assign zext_ln1353_fu_2220_p1 = tmp_2_fu_2184_p10;

assign zext_ln215_fu_1918_p1 = phi_V_fu_1909_p4;

assign zext_ln321_1_fu_2238_p1 = tmp_21_fu_2230_p3;

assign zext_ln321_2_fu_2385_p1 = tmp_22_fu_2377_p3;

assign zext_ln321_3_fu_2532_p1 = tmp_23_fu_2524_p3;

assign zext_ln321_4_fu_2679_p1 = tmp_24_fu_2671_p3;

assign zext_ln321_5_fu_2826_p1 = tmp_25_fu_2818_p3;

assign zext_ln321_6_fu_2973_p1 = tmp_26_fu_2965_p3;

assign zext_ln321_7_fu_3120_p1 = tmp_27_fu_3112_p3;

assign zext_ln321_8_fu_3267_p1 = tmp_28_fu_3259_p3;

assign zext_ln321_fu_1972_p1 = tmp_19_fu_1964_p3;

assign zext_ln42_fu_1590_p1 = tmp_18_fu_1582_p3;

assign zext_ln544_1_fu_1904_p1 = finebinindex_V_fu_1896_p3;

assign zext_ln544_fu_1847_p1 = tmp_i_i_fu_1839_p3;

assign zext_ln684_fu_1554_p1 = ap_phi_mux_p_what2_5_phi_fu_1024_p4;

endmodule //VMRouterTop_L3PHIB
