$date
	Sat Oct 22 19:01:39 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#62456
b1100 !
1"
#62458
b1100 &
b1100 %
1$
#62459
0"
#62462
b110 &
b110 %
#62466
b11 &
b11 %
#62470
b1010 &
b1010 %
#62474
b101 &
b101 %
#62478
b10000 &
b10000 %
#62482
b1000 &
b1000 %
#62486
b100 &
b100 %
#62490
b10 &
b10 %
#62494
b1 &
1#
b1 %
#62498
b0 &
b0 %
0#
0$
#1069929
b10000 !
1"
#1069930
b10000 &
b10000 %
1$
#1069931
0"
#1069934
b1000 &
b1000 %
#1069938
b100 &
b100 %
#1069942
b10 &
b10 %
#1069946
b1 &
b1 %
1#
#1069950
b0 &
0#
b0 %
0$
#2127447
b1011 !
1"
#2127450
b1011 &
b1011 %
1$
#2127451
0"
#2127454
b100010 &
b100010 %
#2127458
b10001 &
b10001 %
#2127462
b110100 &
b110100 %
#2127466
b11010 &
b11010 %
#2127470
b1101 &
b1101 %
#2127474
b101000 &
b101000 %
#2127478
b10100 &
b10100 %
#2127482
b1010 &
b1010 %
#2127486
b101 &
b101 %
#2127490
b10000 &
b10000 %
#2127494
b1000 &
b1000 %
#2127498
b100 &
b100 %
#2127502
b10 &
b10 %
#2127506
b1 &
b1 %
1#
#2127510
b0 &
0#
b0 %
0$
#4500012
