OPT_DESIGN_PATH=D:/RTL_FPGA/VERILOG/comparator_2bits/cod=BCD821_EX3/sim_cod8421_ex3/work/@_opt
