#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Wed Nov 20 21:18:02 2019
# Process ID: 11352
# Current directory: C:/Vivado/projects/CSCI460_Final_Project_Yocto_on_Microblaze/arty_linux
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent8328 C:\Vivado\projects\CSCI460_Final_Project_Yocto_on_Microblaze\arty_linux\arty_linux.xpr
# Log file: C:/Vivado/projects/CSCI460_Final_Project_Yocto_on_Microblaze/arty_linux/vivado.log
# Journal file: C:/Vivado/projects/CSCI460_Final_Project_Yocto_on_Microblaze/arty_linux\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Vivado/projects/CSCI460_Final_Project_Yocto_on_Microblaze/arty_linux/arty_linux.xpr
update_compile_order -fileset sources_1
open_bd_design {C:/Vivado/projects/CSCI460_Final_Project_Yocto_on_Microblaze/arty_linux/arty_linux.srcs/sources_1/bd/design_1/design_1.bd}
reset_run synth_1
reset_run design_1_ilmb_v10_0_synth_1
reset_run design_1_ilmb_bram_if_cntlr_0_synth_1
reset_run design_1_axi_gpio_1_0_synth_1
reset_run design_1_axi_quad_spi_0_0_synth_1
reset_run design_1_axi_uartlite_0_0_synth_1
reset_run design_1_axi_timer_0_0_synth_1
reset_run design_1_axi_gpio_0_0_synth_1
reset_run design_1_clk_wiz_0_0_synth_1
reset_run design_1_microblaze_0_0_synth_1
reset_run design_1_dlmb_v10_0_synth_1
reset_run design_1_dlmb_bram_if_cntlr_0_synth_1
reset_run design_1_lmb_bram_0_synth_1
reset_run design_1_mdm_1_0_synth_1
reset_run design_1_axi_smc_0_synth_1
reset_run design_1_axi_ethernetlite_0_0_synth_1
reset_run design_1_mig_7series_0_1_synth_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
set_property location {1581 579} [get_bd_intf_ports rgb_led]
set_property location {0.5 -266 854} [get_bd_cells mdm_1]
set_property location {1 -281 858} [get_bd_cells mdm_1]
regenerate_bd_layout -routing
set_property location {3.5 906 859} [get_bd_cells microblaze_0_local_memory]
regenerate_bd_layout -routing
set_property location {0.5 -204 140} [get_bd_cells clk_wiz_0]
set_property location {3 644 133} [get_bd_cells mig_7series_0]
set_property location {3 472 306} [get_bd_cells axi_timer_0]
set_property location {2 55 125} [get_bd_cells rst_mig_7series_0_83M]
set_property location {2 56 493} [get_bd_cells rst_mig_7series_0_83M]
set_property location {4.5 1200 146} [get_bd_cells axi_smc]
set_property location {5 1207 156} [get_bd_cells axi_smc]
set_property location {3.5 822 438} [get_bd_cells mig_7series_0]
set_property location {3.5 725 104} [get_bd_cells microblaze_0]
set_property location {4 713 137} [get_bd_cells microblaze_0]
set_property location {4.5 1053 757} [get_bd_cells mig_7series_0]
set_property location {5.5 1147 135} [get_bd_cells microblaze_0]
regenerate_bd_layout -routing
set_property location {0.5 -59 291} [get_bd_cells clk_wiz_0]
regenerate_bd_layout -routing
set_property location {1 205 625} [get_bd_cells rst_mig_7series_0_83M]
set_property location {0.5 -172 413} [get_bd_cells clk_wiz_0]
set_property location {3 591 274} [get_bd_cells microblaze_0]
set_property location {4 1069 494} [get_bd_cells axi_smc]
set_property location {2 138 260} [get_bd_cells rst_mig_7series_0_83M]
set_property location {2 137 413} [get_bd_cells mdm_1]
set_property location {2 121 610} [get_bd_cells rst_mig_7series_0_83M]
set_property location {2 126 256} [get_bd_cells mdm_1]
regenerate_bd_layout -routing
set_property location {3 731 278} [get_bd_cells mig_7series_0]
set_property location {2 451 99} [get_bd_cells axi_timer_0]
set_property location {1728 239} [get_bd_intf_ports ddr3_sdram]
set_property location {5 1564 483} [get_bd_cells axi_ethernetlite_0]
set_property location {1809 409} [get_bd_ports eth_ref_clk]
set_property location {1720 484} [get_bd_intf_ports eth_mdio_mdc]
set_property location {2 435 460} [get_bd_cells axi_timer_0]
set_property location {3 822 433} [get_bd_cells mig_7series_0]
set_property location {1733 336} [get_bd_ports eth_ref_clk]
regenerate_bd_layout -routing
set_property location {0.5 -26 475} [get_bd_cells mig_7series_0]
set_property location {0.5 -311 474} [get_bd_cells clk_wiz_0]
regenerate_bd_layout -routing
set_property location {1930 689} [get_bd_intf_ports led_4bits]
set_property location {1960 700} [get_bd_intf_ports push_buttons_4bits]
undo
regenerate_bd_layout -routing
regenerate_bd_layout -routing
set_property location {2 323 555} [get_bd_cells axi_timer_0]
set_property location {1 118 549} [get_bd_cells mig_7series_0]
set_property location {0.5 -182 539} [get_bd_cells clk_wiz_0]
regenerate_bd_layout -routing
set_property location {1 98 537} [get_bd_cells clk_wiz_0]
regenerate_bd_layout -routing
launch_runs impl_1 -jobs 4
wait_on_run impl_1
export_ip_user_files -of_objects  [get_files C:/Vivado/projects/CSCI460_Final_Project_Yocto_on_Microblaze/arty_linux/arty_linux.srcs/sources_1/bd/design_1/design_1.bd] -no_script -reset -force -quiet
remove_files  C:/Vivado/projects/CSCI460_Final_Project_Yocto_on_Microblaze/arty_linux/arty_linux.srcs/sources_1/bd/design_1/design_1.bd
export_ip_user_files -of_objects  [get_files C:/Vivado/projects/CSCI460_Final_Project_Yocto_on_Microblaze/arty_linux/arty_linux.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd] -no_script -reset -force -quiet
remove_files  C:/Vivado/projects/CSCI460_Final_Project_Yocto_on_Microblaze/arty_linux/arty_linux.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd
create_bd_design "arty_microblaze_01"
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:clk_wiz:6.0 clk_wiz_0
apply_board_connection -board_interface "sys_clock" -ip_intf "clk_wiz_0/clock_CLK_IN1" -diagram "arty_microblaze_01" 
endgroup
startgroup
set_property -dict [list CONFIG.CLKOUT2_USED {true} CONFIG.CLKOUT3_USED {true} CONFIG.CLKOUT1_REQUESTED_OUT_FREQ {166.667} CONFIG.CLKOUT2_REQUESTED_OUT_FREQ {200.000} CONFIG.CLKOUT3_REQUESTED_OUT_FREQ {25} CONFIG.RESET_TYPE {ACTIVE_LOW} CONFIG.MMCM_CLKOUT0_DIVIDE_F {6.000} CONFIG.MMCM_CLKOUT1_DIVIDE {5} CONFIG.MMCM_CLKOUT2_DIVIDE {40} CONFIG.NUM_OUT_CLKS {3} CONFIG.RESET_PORT {resetn} CONFIG.CLKOUT1_JITTER {118.758} CONFIG.CLKOUT2_JITTER {114.829} CONFIG.CLKOUT2_PHASE_ERROR {98.575} CONFIG.CLKOUT3_JITTER {175.402} CONFIG.CLKOUT3_PHASE_ERROR {98.575}] [get_bd_cells clk_wiz_0]
endgroup
create_bd_port -dir O eth_clk
startgroup
connect_bd_net [get_bd_ports eth_clk] [get_bd_pins clk_wiz_0/clk_out3]
endgroup
set_property location {239 97} [get_bd_ports eth_clk]
set_property name eth_ref_clk [get_bd_ports eth_clk]
apply_bd_automation -rule xilinx.com:bd_rule:board -config { Board_Interface {reset ( System Reset ) } Manual_Source {New External Port (ACTIVE_LOW)}}  [get_bd_pins clk_wiz_0/resetn]
regenerate_bd_layout -routing
set_property location {-11 78} [get_bd_ports reset]
set_property location {-16 98} [get_bd_ports sys_clock]
set_property location {-14 70} [get_bd_ports reset]
set_property location {-19 28} [get_bd_ports reset]
set_property location {-14 78} [get_bd_ports reset]
regenerate_bd_layout -routing
save_bd_design
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:mig_7series:4.2 mig_7series_0
apply_board_connection -board_interface "ddr3_sdram" -ip_intf "mig_7series_0/mig_ddr_interface" -diagram "arty_microblaze_01" 
endgroup
delete_bd_objs [get_bd_cells mig_7series_0]
save_bd_design
