T_1 int F_1 ( unsigned long V_1 , unsigned long V_2 ,\r\nunsigned long V_3 , unsigned long V_4 ,\r\nstruct V_5 V_6 )\r\n{\r\nstruct V_5 * V_7 = F_2 ( & V_6 , 0 ) ;\r\nint V_8 [ 2 ] ;\r\nint error ;\r\nerror = F_3 ( V_8 , 0 ) ;\r\nif ( ! error ) {\r\nV_7 -> V_7 [ 1 ] = V_8 [ 1 ] ;\r\nreturn V_8 [ 0 ] ;\r\n}\r\nreturn error ;\r\n}\r\nT_1 T_2 F_4 ( unsigned int V_8 , char T_3 * V_9 ,\r\nT_4 V_10 , long V_11 , T_5 V_12 )\r\n{\r\nreturn F_5 ( V_8 , V_9 , V_10 , V_12 ) ;\r\n}\r\nT_1 T_2 F_6 ( unsigned int V_8 , const char T_3 * V_9 ,\r\nT_4 V_10 , long V_11 , T_5 V_12 )\r\n{\r\nreturn F_7 ( V_8 , V_9 , V_10 , V_12 ) ;\r\n}\r\nT_1 int F_8 ( int V_8 , T_6 V_13 , T_6 V_14 ,\r\nT_6 V_15 , T_6 V_16 , int V_17 )\r\n{\r\n#ifdef F_9\r\nreturn F_10 ( V_8 , ( V_18 ) V_14 << 32 | V_13 ,\r\n( V_18 ) V_16 << 32 | V_15 , V_17 ) ;\r\n#else\r\nreturn F_10 ( V_8 , ( V_18 ) V_13 << 32 | V_14 ,\r\n( V_18 ) V_15 << 32 | V_16 , V_17 ) ;\r\n#endif\r\n}\r\nint F_11 ( const char * V_19 ,\r\nconst char * const V_20 [] ,\r\nconst char * const V_21 [] )\r\n{\r\nregister long T_7 V_22 ( L_1 ) = V_23 ;\r\nregister long T_8 V_22 ( L_2 ) = ( long ) V_19 ;\r\nregister long T_9 V_22 ( L_3 ) = ( long ) V_20 ;\r\nregister long T_10 V_22 ( L_4 ) = ( long ) V_21 ;\r\n__asm__ __volatile__ (SYSCALL_ARG3 : "=z" (__sc0)\r\n: "0" (__sc0), "r" (__sc4), "r" (__sc5), "r" (__sc6)\r\n: "memory");\r\nreturn T_7 ;\r\n}
