;redcode
;assert 1
	SPL 0, <332
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	DJN -1, @-20
	MOV 0, 332
	CMP #48, -33
	MOV -7, <-20
	ADD <0, @2
	DJN -7, @-20
	MOV -7, <-20
	ADD 210, 30
	SUB 21, 101
	ADD <-30, 0
	ADD <308, @90
	ADD <308, @90
	JMP -7, @-20
	SLT <-30, 9
	JMN <121, 103
	SUB @121, 103
	SUB #48, -33
	SUB -1, <0
	CMP @127, 106
	ADD <308, @90
	SUB <800, @202
	JMN 0, #2
	ADD <0, @2
	SUB 1, 22
	ADD <0, @2
	ADD 210, 32
	ADD 270, 63
	DJN -7, @-20
	ADD <308, @90
	JMN <127, 106
	ADD @0, @2
	SLT -1, <0
	SPL -100, -320
	ADD <308, @90
	SLT <0, @2
	ADD <0, @2
	CMP 210, 32
	JMP -7, @-20
	SUB @127, 106
	MOV -7, <-20
	CMP @127, 106
	ADD 270, 63
	JMN 48, -33
	CMP @127, 106
	SPL 0, <332
	DJN -1, @-20
