vendor_name = ModelSim
source_file = 1, C:/Users/blabla/Downloads/uni/ANUL3/sem2/pdp/lab2_final/structural/NOT.vhd
source_file = 1, C:/Users/blabla/Downloads/uni/ANUL3/sem2/pdp/lab2_final/structural/AND3.vhd
source_file = 1, C:/Users/blabla/Downloads/uni/ANUL3/sem2/pdp/lab2_final/structural/AND2.vhd
source_file = 1, C:/Users/blabla/Downloads/uni/ANUL3/sem2/pdp/lab2_final/structural/OR3.vhd
source_file = 1, C:/Users/blabla/Downloads/uni/ANUL3/sem2/pdp/lab2_final/structural/Lab2.vhd
source_file = 1, C:/Users/blabla/Downloads/uni/ANUL3/sem2/pdp/lab2_final/structural/Waveform.vwf
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/vhdl/ieee/timing_p.vhd
source_file = 1, C:/Users/blabla/Downloads/uni/ANUL3/sem2/pdp/lab2_final/structural/db/structural.cbx.xml
design_name = hard_block
design_name = Lab2
instance = comp, \F~output\, F~output, Lab2, 1
instance = comp, \x3~input\, x3~input, Lab2, 1
instance = comp, \x2~input\, x2~input, Lab2, 1
instance = comp, \x0~input\, x0~input, Lab2, 1
instance = comp, \x1~input\, x1~input, Lab2, 1
instance = comp, \OR3_0|F~0\, OR3_0|F~0, Lab2, 1
