[
 {
  "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/top_module.v",
  "InstLine" : 1,
  "InstName" : "top_module",
  "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/top_module.v",
  "ModuleLine" : 1,
  "ModuleName" : "top_module"
 },
 {
  "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/ave_pool.v",
  "InstLine" : 1,
  "InstName" : "avg_pool",
  "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/ave_pool.v",
  "ModuleLine" : 1,
  "ModuleName" : "avg_pool",
  "SubInsts" : [
   {
    "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/ave_pool.v",
    "InstLine" : 15,
    "InstName" : "[0].[0].ag",
    "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
    "ModuleLine" : 1,
    "ModuleName" : "avg",
    "SubInsts" : [
     {
      "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
      "InstLine" : 8,
      "InstName" : "avg_add0",
      "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/float_add.v",
      "ModuleLine" : 1,
      "ModuleName" : "floatAdd"
     },
     {
      "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
      "InstLine" : 14,
      "InstName" : "avg_add1",
      "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/float_add.v",
      "ModuleLine" : 1,
      "ModuleName" : "floatAdd"
     },
     {
      "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
      "InstLine" : 20,
      "InstName" : "avg_add2",
      "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/float_add.v",
      "ModuleLine" : 1,
      "ModuleName" : "floatAdd"
     },
     {
      "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
      "InstLine" : 26,
      "InstName" : "avg_mult0",
      "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/float_mult.v",
      "ModuleLine" : 1,
      "ModuleName" : "floatMult"
     }
    ]
   },
   {
    "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/ave_pool.v",
    "InstLine" : 15,
    "InstName" : "[0].[2].ag",
    "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
    "ModuleLine" : 1,
    "ModuleName" : "avg",
    "SubInsts" : [
     {
      "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
      "InstLine" : 8,
      "InstName" : "avg_add0",
      "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/float_add.v",
      "ModuleLine" : 1,
      "ModuleName" : "floatAdd"
     },
     {
      "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
      "InstLine" : 14,
      "InstName" : "avg_add1",
      "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/float_add.v",
      "ModuleLine" : 1,
      "ModuleName" : "floatAdd"
     },
     {
      "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
      "InstLine" : 20,
      "InstName" : "avg_add2",
      "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/float_add.v",
      "ModuleLine" : 1,
      "ModuleName" : "floatAdd"
     },
     {
      "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
      "InstLine" : 26,
      "InstName" : "avg_mult0",
      "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/float_mult.v",
      "ModuleLine" : 1,
      "ModuleName" : "floatMult"
     }
    ]
   },
   {
    "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/ave_pool.v",
    "InstLine" : 15,
    "InstName" : "[0].[4].ag",
    "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
    "ModuleLine" : 1,
    "ModuleName" : "avg",
    "SubInsts" : [
     {
      "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
      "InstLine" : 8,
      "InstName" : "avg_add0",
      "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/float_add.v",
      "ModuleLine" : 1,
      "ModuleName" : "floatAdd"
     },
     {
      "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
      "InstLine" : 14,
      "InstName" : "avg_add1",
      "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/float_add.v",
      "ModuleLine" : 1,
      "ModuleName" : "floatAdd"
     },
     {
      "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
      "InstLine" : 20,
      "InstName" : "avg_add2",
      "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/float_add.v",
      "ModuleLine" : 1,
      "ModuleName" : "floatAdd"
     },
     {
      "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
      "InstLine" : 26,
      "InstName" : "avg_mult0",
      "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/float_mult.v",
      "ModuleLine" : 1,
      "ModuleName" : "floatMult"
     }
    ]
   },
   {
    "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/ave_pool.v",
    "InstLine" : 15,
    "InstName" : "[0].[6].ag",
    "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
    "ModuleLine" : 1,
    "ModuleName" : "avg",
    "SubInsts" : [
     {
      "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
      "InstLine" : 8,
      "InstName" : "avg_add0",
      "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/float_add.v",
      "ModuleLine" : 1,
      "ModuleName" : "floatAdd"
     },
     {
      "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
      "InstLine" : 14,
      "InstName" : "avg_add1",
      "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/float_add.v",
      "ModuleLine" : 1,
      "ModuleName" : "floatAdd"
     },
     {
      "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
      "InstLine" : 20,
      "InstName" : "avg_add2",
      "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/float_add.v",
      "ModuleLine" : 1,
      "ModuleName" : "floatAdd"
     },
     {
      "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
      "InstLine" : 26,
      "InstName" : "avg_mult0",
      "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/float_mult.v",
      "ModuleLine" : 1,
      "ModuleName" : "floatMult"
     }
    ]
   },
   {
    "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/ave_pool.v",
    "InstLine" : 15,
    "InstName" : "[0].[8].ag",
    "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
    "ModuleLine" : 1,
    "ModuleName" : "avg",
    "SubInsts" : [
     {
      "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
      "InstLine" : 8,
      "InstName" : "avg_add0",
      "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/float_add.v",
      "ModuleLine" : 1,
      "ModuleName" : "floatAdd"
     },
     {
      "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
      "InstLine" : 14,
      "InstName" : "avg_add1",
      "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/float_add.v",
      "ModuleLine" : 1,
      "ModuleName" : "floatAdd"
     },
     {
      "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
      "InstLine" : 20,
      "InstName" : "avg_add2",
      "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/float_add.v",
      "ModuleLine" : 1,
      "ModuleName" : "floatAdd"
     },
     {
      "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
      "InstLine" : 26,
      "InstName" : "avg_mult0",
      "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/float_mult.v",
      "ModuleLine" : 1,
      "ModuleName" : "floatMult"
     }
    ]
   },
   {
    "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/ave_pool.v",
    "InstLine" : 15,
    "InstName" : "[0].[10].ag",
    "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
    "ModuleLine" : 1,
    "ModuleName" : "avg",
    "SubInsts" : [
     {
      "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
      "InstLine" : 8,
      "InstName" : "avg_add0",
      "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/float_add.v",
      "ModuleLine" : 1,
      "ModuleName" : "floatAdd"
     },
     {
      "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
      "InstLine" : 14,
      "InstName" : "avg_add1",
      "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/float_add.v",
      "ModuleLine" : 1,
      "ModuleName" : "floatAdd"
     },
     {
      "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
      "InstLine" : 20,
      "InstName" : "avg_add2",
      "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/float_add.v",
      "ModuleLine" : 1,
      "ModuleName" : "floatAdd"
     },
     {
      "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
      "InstLine" : 26,
      "InstName" : "avg_mult0",
      "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/float_mult.v",
      "ModuleLine" : 1,
      "ModuleName" : "floatMult"
     }
    ]
   },
   {
    "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/ave_pool.v",
    "InstLine" : 15,
    "InstName" : "[0].[12].ag",
    "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
    "ModuleLine" : 1,
    "ModuleName" : "avg",
    "SubInsts" : [
     {
      "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
      "InstLine" : 8,
      "InstName" : "avg_add0",
      "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/float_add.v",
      "ModuleLine" : 1,
      "ModuleName" : "floatAdd"
     },
     {
      "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
      "InstLine" : 14,
      "InstName" : "avg_add1",
      "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/float_add.v",
      "ModuleLine" : 1,
      "ModuleName" : "floatAdd"
     },
     {
      "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
      "InstLine" : 20,
      "InstName" : "avg_add2",
      "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/float_add.v",
      "ModuleLine" : 1,
      "ModuleName" : "floatAdd"
     },
     {
      "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
      "InstLine" : 26,
      "InstName" : "avg_mult0",
      "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/float_mult.v",
      "ModuleLine" : 1,
      "ModuleName" : "floatMult"
     }
    ]
   },
   {
    "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/ave_pool.v",
    "InstLine" : 15,
    "InstName" : "[0].[14].ag",
    "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
    "ModuleLine" : 1,
    "ModuleName" : "avg",
    "SubInsts" : [
     {
      "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
      "InstLine" : 8,
      "InstName" : "avg_add0",
      "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/float_add.v",
      "ModuleLine" : 1,
      "ModuleName" : "floatAdd"
     },
     {
      "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
      "InstLine" : 14,
      "InstName" : "avg_add1",
      "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/float_add.v",
      "ModuleLine" : 1,
      "ModuleName" : "floatAdd"
     },
     {
      "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
      "InstLine" : 20,
      "InstName" : "avg_add2",
      "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/float_add.v",
      "ModuleLine" : 1,
      "ModuleName" : "floatAdd"
     },
     {
      "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
      "InstLine" : 26,
      "InstName" : "avg_mult0",
      "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/float_mult.v",
      "ModuleLine" : 1,
      "ModuleName" : "floatMult"
     }
    ]
   },
   {
    "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/ave_pool.v",
    "InstLine" : 15,
    "InstName" : "[0].[16].ag",
    "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
    "ModuleLine" : 1,
    "ModuleName" : "avg",
    "SubInsts" : [
     {
      "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
      "InstLine" : 8,
      "InstName" : "avg_add0",
      "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/float_add.v",
      "ModuleLine" : 1,
      "ModuleName" : "floatAdd"
     },
     {
      "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
      "InstLine" : 14,
      "InstName" : "avg_add1",
      "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/float_add.v",
      "ModuleLine" : 1,
      "ModuleName" : "floatAdd"
     },
     {
      "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
      "InstLine" : 20,
      "InstName" : "avg_add2",
      "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/float_add.v",
      "ModuleLine" : 1,
      "ModuleName" : "floatAdd"
     },
     {
      "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
      "InstLine" : 26,
      "InstName" : "avg_mult0",
      "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/float_mult.v",
      "ModuleLine" : 1,
      "ModuleName" : "floatMult"
     }
    ]
   },
   {
    "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/ave_pool.v",
    "InstLine" : 15,
    "InstName" : "[0].[18].ag",
    "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
    "ModuleLine" : 1,
    "ModuleName" : "avg",
    "SubInsts" : [
     {
      "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
      "InstLine" : 8,
      "InstName" : "avg_add0",
      "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/float_add.v",
      "ModuleLine" : 1,
      "ModuleName" : "floatAdd"
     },
     {
      "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
      "InstLine" : 14,
      "InstName" : "avg_add1",
      "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/float_add.v",
      "ModuleLine" : 1,
      "ModuleName" : "floatAdd"
     },
     {
      "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
      "InstLine" : 20,
      "InstName" : "avg_add2",
      "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/float_add.v",
      "ModuleLine" : 1,
      "ModuleName" : "floatAdd"
     },
     {
      "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
      "InstLine" : 26,
      "InstName" : "avg_mult0",
      "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/float_mult.v",
      "ModuleLine" : 1,
      "ModuleName" : "floatMult"
     }
    ]
   },
   {
    "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/ave_pool.v",
    "InstLine" : 15,
    "InstName" : "[0].[20].ag",
    "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
    "ModuleLine" : 1,
    "ModuleName" : "avg",
    "SubInsts" : [
     {
      "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
      "InstLine" : 8,
      "InstName" : "avg_add0",
      "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/float_add.v",
      "ModuleLine" : 1,
      "ModuleName" : "floatAdd"
     },
     {
      "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
      "InstLine" : 14,
      "InstName" : "avg_add1",
      "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/float_add.v",
      "ModuleLine" : 1,
      "ModuleName" : "floatAdd"
     },
     {
      "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
      "InstLine" : 20,
      "InstName" : "avg_add2",
      "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/float_add.v",
      "ModuleLine" : 1,
      "ModuleName" : "floatAdd"
     },
     {
      "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
      "InstLine" : 26,
      "InstName" : "avg_mult0",
      "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/float_mult.v",
      "ModuleLine" : 1,
      "ModuleName" : "floatMult"
     }
    ]
   },
   {
    "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/ave_pool.v",
    "InstLine" : 15,
    "InstName" : "[0].[22].ag",
    "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
    "ModuleLine" : 1,
    "ModuleName" : "avg",
    "SubInsts" : [
     {
      "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
      "InstLine" : 8,
      "InstName" : "avg_add0",
      "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/float_add.v",
      "ModuleLine" : 1,
      "ModuleName" : "floatAdd"
     },
     {
      "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
      "InstLine" : 14,
      "InstName" : "avg_add1",
      "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/float_add.v",
      "ModuleLine" : 1,
      "ModuleName" : "floatAdd"
     },
     {
      "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
      "InstLine" : 20,
      "InstName" : "avg_add2",
      "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/float_add.v",
      "ModuleLine" : 1,
      "ModuleName" : "floatAdd"
     },
     {
      "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
      "InstLine" : 26,
      "InstName" : "avg_mult0",
      "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/float_mult.v",
      "ModuleLine" : 1,
      "ModuleName" : "floatMult"
     }
    ]
   },
   {
    "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/ave_pool.v",
    "InstLine" : 15,
    "InstName" : "[0].[24].ag",
    "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
    "ModuleLine" : 1,
    "ModuleName" : "avg",
    "SubInsts" : [
     {
      "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
      "InstLine" : 8,
      "InstName" : "avg_add0",
      "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/float_add.v",
      "ModuleLine" : 1,
      "ModuleName" : "floatAdd"
     },
     {
      "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
      "InstLine" : 14,
      "InstName" : "avg_add1",
      "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/float_add.v",
      "ModuleLine" : 1,
      "ModuleName" : "floatAdd"
     },
     {
      "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
      "InstLine" : 20,
      "InstName" : "avg_add2",
      "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/float_add.v",
      "ModuleLine" : 1,
      "ModuleName" : "floatAdd"
     },
     {
      "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
      "InstLine" : 26,
      "InstName" : "avg_mult0",
      "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/float_mult.v",
      "ModuleLine" : 1,
      "ModuleName" : "floatMult"
     }
    ]
   },
   {
    "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/ave_pool.v",
    "InstLine" : 15,
    "InstName" : "[0].[26].ag",
    "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
    "ModuleLine" : 1,
    "ModuleName" : "avg",
    "SubInsts" : [
     {
      "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
      "InstLine" : 8,
      "InstName" : "avg_add0",
      "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/float_add.v",
      "ModuleLine" : 1,
      "ModuleName" : "floatAdd"
     },
     {
      "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
      "InstLine" : 14,
      "InstName" : "avg_add1",
      "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/float_add.v",
      "ModuleLine" : 1,
      "ModuleName" : "floatAdd"
     },
     {
      "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
      "InstLine" : 20,
      "InstName" : "avg_add2",
      "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/float_add.v",
      "ModuleLine" : 1,
      "ModuleName" : "floatAdd"
     },
     {
      "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
      "InstLine" : 26,
      "InstName" : "avg_mult0",
      "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/float_mult.v",
      "ModuleLine" : 1,
      "ModuleName" : "floatMult"
     }
    ]
   },
   {
    "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/ave_pool.v",
    "InstLine" : 15,
    "InstName" : "[2].[0].ag",
    "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
    "ModuleLine" : 1,
    "ModuleName" : "avg",
    "SubInsts" : [
     {
      "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
      "InstLine" : 8,
      "InstName" : "avg_add0",
      "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/float_add.v",
      "ModuleLine" : 1,
      "ModuleName" : "floatAdd"
     },
     {
      "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
      "InstLine" : 14,
      "InstName" : "avg_add1",
      "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/float_add.v",
      "ModuleLine" : 1,
      "ModuleName" : "floatAdd"
     },
     {
      "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
      "InstLine" : 20,
      "InstName" : "avg_add2",
      "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/float_add.v",
      "ModuleLine" : 1,
      "ModuleName" : "floatAdd"
     },
     {
      "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
      "InstLine" : 26,
      "InstName" : "avg_mult0",
      "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/float_mult.v",
      "ModuleLine" : 1,
      "ModuleName" : "floatMult"
     }
    ]
   },
   {
    "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/ave_pool.v",
    "InstLine" : 15,
    "InstName" : "[2].[2].ag",
    "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
    "ModuleLine" : 1,
    "ModuleName" : "avg",
    "SubInsts" : [
     {
      "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
      "InstLine" : 8,
      "InstName" : "avg_add0",
      "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/float_add.v",
      "ModuleLine" : 1,
      "ModuleName" : "floatAdd"
     },
     {
      "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
      "InstLine" : 14,
      "InstName" : "avg_add1",
      "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/float_add.v",
      "ModuleLine" : 1,
      "ModuleName" : "floatAdd"
     },
     {
      "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
      "InstLine" : 20,
      "InstName" : "avg_add2",
      "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/float_add.v",
      "ModuleLine" : 1,
      "ModuleName" : "floatAdd"
     },
     {
      "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
      "InstLine" : 26,
      "InstName" : "avg_mult0",
      "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/float_mult.v",
      "ModuleLine" : 1,
      "ModuleName" : "floatMult"
     }
    ]
   },
   {
    "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/ave_pool.v",
    "InstLine" : 15,
    "InstName" : "[2].[4].ag",
    "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
    "ModuleLine" : 1,
    "ModuleName" : "avg",
    "SubInsts" : [
     {
      "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
      "InstLine" : 8,
      "InstName" : "avg_add0",
      "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/float_add.v",
      "ModuleLine" : 1,
      "ModuleName" : "floatAdd"
     },
     {
      "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
      "InstLine" : 14,
      "InstName" : "avg_add1",
      "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/float_add.v",
      "ModuleLine" : 1,
      "ModuleName" : "floatAdd"
     },
     {
      "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
      "InstLine" : 20,
      "InstName" : "avg_add2",
      "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/float_add.v",
      "ModuleLine" : 1,
      "ModuleName" : "floatAdd"
     },
     {
      "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
      "InstLine" : 26,
      "InstName" : "avg_mult0",
      "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/float_mult.v",
      "ModuleLine" : 1,
      "ModuleName" : "floatMult"
     }
    ]
   },
   {
    "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/ave_pool.v",
    "InstLine" : 15,
    "InstName" : "[2].[6].ag",
    "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
    "ModuleLine" : 1,
    "ModuleName" : "avg",
    "SubInsts" : [
     {
      "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
      "InstLine" : 8,
      "InstName" : "avg_add0",
      "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/float_add.v",
      "ModuleLine" : 1,
      "ModuleName" : "floatAdd"
     },
     {
      "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
      "InstLine" : 14,
      "InstName" : "avg_add1",
      "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/float_add.v",
      "ModuleLine" : 1,
      "ModuleName" : "floatAdd"
     },
     {
      "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
      "InstLine" : 20,
      "InstName" : "avg_add2",
      "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/float_add.v",
      "ModuleLine" : 1,
      "ModuleName" : "floatAdd"
     },
     {
      "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
      "InstLine" : 26,
      "InstName" : "avg_mult0",
      "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/float_mult.v",
      "ModuleLine" : 1,
      "ModuleName" : "floatMult"
     }
    ]
   },
   {
    "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/ave_pool.v",
    "InstLine" : 15,
    "InstName" : "[2].[8].ag",
    "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
    "ModuleLine" : 1,
    "ModuleName" : "avg",
    "SubInsts" : [
     {
      "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
      "InstLine" : 8,
      "InstName" : "avg_add0",
      "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/float_add.v",
      "ModuleLine" : 1,
      "ModuleName" : "floatAdd"
     },
     {
      "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
      "InstLine" : 14,
      "InstName" : "avg_add1",
      "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/float_add.v",
      "ModuleLine" : 1,
      "ModuleName" : "floatAdd"
     },
     {
      "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
      "InstLine" : 20,
      "InstName" : "avg_add2",
      "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/float_add.v",
      "ModuleLine" : 1,
      "ModuleName" : "floatAdd"
     },
     {
      "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
      "InstLine" : 26,
      "InstName" : "avg_mult0",
      "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/float_mult.v",
      "ModuleLine" : 1,
      "ModuleName" : "floatMult"
     }
    ]
   },
   {
    "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/ave_pool.v",
    "InstLine" : 15,
    "InstName" : "[2].[10].ag",
    "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
    "ModuleLine" : 1,
    "ModuleName" : "avg",
    "SubInsts" : [
     {
      "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
      "InstLine" : 8,
      "InstName" : "avg_add0",
      "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/float_add.v",
      "ModuleLine" : 1,
      "ModuleName" : "floatAdd"
     },
     {
      "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
      "InstLine" : 14,
      "InstName" : "avg_add1",
      "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/float_add.v",
      "ModuleLine" : 1,
      "ModuleName" : "floatAdd"
     },
     {
      "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
      "InstLine" : 20,
      "InstName" : "avg_add2",
      "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/float_add.v",
      "ModuleLine" : 1,
      "ModuleName" : "floatAdd"
     },
     {
      "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
      "InstLine" : 26,
      "InstName" : "avg_mult0",
      "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/float_mult.v",
      "ModuleLine" : 1,
      "ModuleName" : "floatMult"
     }
    ]
   },
   {
    "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/ave_pool.v",
    "InstLine" : 15,
    "InstName" : "[2].[12].ag",
    "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
    "ModuleLine" : 1,
    "ModuleName" : "avg",
    "SubInsts" : [
     {
      "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
      "InstLine" : 8,
      "InstName" : "avg_add0",
      "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/float_add.v",
      "ModuleLine" : 1,
      "ModuleName" : "floatAdd"
     },
     {
      "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
      "InstLine" : 14,
      "InstName" : "avg_add1",
      "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/float_add.v",
      "ModuleLine" : 1,
      "ModuleName" : "floatAdd"
     },
     {
      "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
      "InstLine" : 20,
      "InstName" : "avg_add2",
      "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/float_add.v",
      "ModuleLine" : 1,
      "ModuleName" : "floatAdd"
     },
     {
      "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
      "InstLine" : 26,
      "InstName" : "avg_mult0",
      "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/float_mult.v",
      "ModuleLine" : 1,
      "ModuleName" : "floatMult"
     }
    ]
   },
   {
    "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/ave_pool.v",
    "InstLine" : 15,
    "InstName" : "[2].[14].ag",
    "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
    "ModuleLine" : 1,
    "ModuleName" : "avg",
    "SubInsts" : [
     {
      "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
      "InstLine" : 8,
      "InstName" : "avg_add0",
      "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/float_add.v",
      "ModuleLine" : 1,
      "ModuleName" : "floatAdd"
     },
     {
      "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
      "InstLine" : 14,
      "InstName" : "avg_add1",
      "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/float_add.v",
      "ModuleLine" : 1,
      "ModuleName" : "floatAdd"
     },
     {
      "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
      "InstLine" : 20,
      "InstName" : "avg_add2",
      "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/float_add.v",
      "ModuleLine" : 1,
      "ModuleName" : "floatAdd"
     },
     {
      "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
      "InstLine" : 26,
      "InstName" : "avg_mult0",
      "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/float_mult.v",
      "ModuleLine" : 1,
      "ModuleName" : "floatMult"
     }
    ]
   },
   {
    "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/ave_pool.v",
    "InstLine" : 15,
    "InstName" : "[2].[16].ag",
    "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
    "ModuleLine" : 1,
    "ModuleName" : "avg",
    "SubInsts" : [
     {
      "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
      "InstLine" : 8,
      "InstName" : "avg_add0",
      "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/float_add.v",
      "ModuleLine" : 1,
      "ModuleName" : "floatAdd"
     },
     {
      "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
      "InstLine" : 14,
      "InstName" : "avg_add1",
      "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/float_add.v",
      "ModuleLine" : 1,
      "ModuleName" : "floatAdd"
     },
     {
      "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
      "InstLine" : 20,
      "InstName" : "avg_add2",
      "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/float_add.v",
      "ModuleLine" : 1,
      "ModuleName" : "floatAdd"
     },
     {
      "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
      "InstLine" : 26,
      "InstName" : "avg_mult0",
      "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/float_mult.v",
      "ModuleLine" : 1,
      "ModuleName" : "floatMult"
     }
    ]
   },
   {
    "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/ave_pool.v",
    "InstLine" : 15,
    "InstName" : "[2].[18].ag",
    "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
    "ModuleLine" : 1,
    "ModuleName" : "avg",
    "SubInsts" : [
     {
      "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
      "InstLine" : 8,
      "InstName" : "avg_add0",
      "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/float_add.v",
      "ModuleLine" : 1,
      "ModuleName" : "floatAdd"
     },
     {
      "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
      "InstLine" : 14,
      "InstName" : "avg_add1",
      "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/float_add.v",
      "ModuleLine" : 1,
      "ModuleName" : "floatAdd"
     },
     {
      "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
      "InstLine" : 20,
      "InstName" : "avg_add2",
      "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/float_add.v",
      "ModuleLine" : 1,
      "ModuleName" : "floatAdd"
     },
     {
      "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
      "InstLine" : 26,
      "InstName" : "avg_mult0",
      "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/float_mult.v",
      "ModuleLine" : 1,
      "ModuleName" : "floatMult"
     }
    ]
   },
   {
    "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/ave_pool.v",
    "InstLine" : 15,
    "InstName" : "[2].[20].ag",
    "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
    "ModuleLine" : 1,
    "ModuleName" : "avg",
    "SubInsts" : [
     {
      "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
      "InstLine" : 8,
      "InstName" : "avg_add0",
      "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/float_add.v",
      "ModuleLine" : 1,
      "ModuleName" : "floatAdd"
     },
     {
      "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
      "InstLine" : 14,
      "InstName" : "avg_add1",
      "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/float_add.v",
      "ModuleLine" : 1,
      "ModuleName" : "floatAdd"
     },
     {
      "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
      "InstLine" : 20,
      "InstName" : "avg_add2",
      "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/float_add.v",
      "ModuleLine" : 1,
      "ModuleName" : "floatAdd"
     },
     {
      "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
      "InstLine" : 26,
      "InstName" : "avg_mult0",
      "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/float_mult.v",
      "ModuleLine" : 1,
      "ModuleName" : "floatMult"
     }
    ]
   },
   {
    "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/ave_pool.v",
    "InstLine" : 15,
    "InstName" : "[2].[22].ag",
    "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
    "ModuleLine" : 1,
    "ModuleName" : "avg",
    "SubInsts" : [
     {
      "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
      "InstLine" : 8,
      "InstName" : "avg_add0",
      "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/float_add.v",
      "ModuleLine" : 1,
      "ModuleName" : "floatAdd"
     },
     {
      "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
      "InstLine" : 14,
      "InstName" : "avg_add1",
      "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/float_add.v",
      "ModuleLine" : 1,
      "ModuleName" : "floatAdd"
     },
     {
      "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
      "InstLine" : 20,
      "InstName" : "avg_add2",
      "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/float_add.v",
      "ModuleLine" : 1,
      "ModuleName" : "floatAdd"
     },
     {
      "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
      "InstLine" : 26,
      "InstName" : "avg_mult0",
      "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/float_mult.v",
      "ModuleLine" : 1,
      "ModuleName" : "floatMult"
     }
    ]
   },
   {
    "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/ave_pool.v",
    "InstLine" : 15,
    "InstName" : "[2].[24].ag",
    "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
    "ModuleLine" : 1,
    "ModuleName" : "avg",
    "SubInsts" : [
     {
      "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
      "InstLine" : 8,
      "InstName" : "avg_add0",
      "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/float_add.v",
      "ModuleLine" : 1,
      "ModuleName" : "floatAdd"
     },
     {
      "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
      "InstLine" : 14,
      "InstName" : "avg_add1",
      "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/float_add.v",
      "ModuleLine" : 1,
      "ModuleName" : "floatAdd"
     },
     {
      "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
      "InstLine" : 20,
      "InstName" : "avg_add2",
      "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/float_add.v",
      "ModuleLine" : 1,
      "ModuleName" : "floatAdd"
     },
     {
      "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
      "InstLine" : 26,
      "InstName" : "avg_mult0",
      "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/float_mult.v",
      "ModuleLine" : 1,
      "ModuleName" : "floatMult"
     }
    ]
   },
   {
    "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/ave_pool.v",
    "InstLine" : 15,
    "InstName" : "[2].[26].ag",
    "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
    "ModuleLine" : 1,
    "ModuleName" : "avg",
    "SubInsts" : [
     {
      "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
      "InstLine" : 8,
      "InstName" : "avg_add0",
      "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/float_add.v",
      "ModuleLine" : 1,
      "ModuleName" : "floatAdd"
     },
     {
      "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
      "InstLine" : 14,
      "InstName" : "avg_add1",
      "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/float_add.v",
      "ModuleLine" : 1,
      "ModuleName" : "floatAdd"
     },
     {
      "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
      "InstLine" : 20,
      "InstName" : "avg_add2",
      "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/float_add.v",
      "ModuleLine" : 1,
      "ModuleName" : "floatAdd"
     },
     {
      "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
      "InstLine" : 26,
      "InstName" : "avg_mult0",
      "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/float_mult.v",
      "ModuleLine" : 1,
      "ModuleName" : "floatMult"
     }
    ]
   },
   {
    "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/ave_pool.v",
    "InstLine" : 15,
    "InstName" : "[4].[0].ag",
    "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
    "ModuleLine" : 1,
    "ModuleName" : "avg",
    "SubInsts" : [
     {
      "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
      "InstLine" : 8,
      "InstName" : "avg_add0",
      "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/float_add.v",
      "ModuleLine" : 1,
      "ModuleName" : "floatAdd"
     },
     {
      "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
      "InstLine" : 14,
      "InstName" : "avg_add1",
      "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/float_add.v",
      "ModuleLine" : 1,
      "ModuleName" : "floatAdd"
     },
     {
      "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
      "InstLine" : 20,
      "InstName" : "avg_add2",
      "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/float_add.v",
      "ModuleLine" : 1,
      "ModuleName" : "floatAdd"
     },
     {
      "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
      "InstLine" : 26,
      "InstName" : "avg_mult0",
      "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/float_mult.v",
      "ModuleLine" : 1,
      "ModuleName" : "floatMult"
     }
    ]
   },
   {
    "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/ave_pool.v",
    "InstLine" : 15,
    "InstName" : "[4].[2].ag",
    "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
    "ModuleLine" : 1,
    "ModuleName" : "avg",
    "SubInsts" : [
     {
      "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
      "InstLine" : 8,
      "InstName" : "avg_add0",
      "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/float_add.v",
      "ModuleLine" : 1,
      "ModuleName" : "floatAdd"
     },
     {
      "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
      "InstLine" : 14,
      "InstName" : "avg_add1",
      "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/float_add.v",
      "ModuleLine" : 1,
      "ModuleName" : "floatAdd"
     },
     {
      "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
      "InstLine" : 20,
      "InstName" : "avg_add2",
      "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/float_add.v",
      "ModuleLine" : 1,
      "ModuleName" : "floatAdd"
     },
     {
      "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
      "InstLine" : 26,
      "InstName" : "avg_mult0",
      "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/float_mult.v",
      "ModuleLine" : 1,
      "ModuleName" : "floatMult"
     }
    ]
   },
   {
    "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/ave_pool.v",
    "InstLine" : 15,
    "InstName" : "[4].[4].ag",
    "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
    "ModuleLine" : 1,
    "ModuleName" : "avg",
    "SubInsts" : [
     {
      "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
      "InstLine" : 8,
      "InstName" : "avg_add0",
      "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/float_add.v",
      "ModuleLine" : 1,
      "ModuleName" : "floatAdd"
     },
     {
      "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
      "InstLine" : 14,
      "InstName" : "avg_add1",
      "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/float_add.v",
      "ModuleLine" : 1,
      "ModuleName" : "floatAdd"
     },
     {
      "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
      "InstLine" : 20,
      "InstName" : "avg_add2",
      "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/float_add.v",
      "ModuleLine" : 1,
      "ModuleName" : "floatAdd"
     },
     {
      "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
      "InstLine" : 26,
      "InstName" : "avg_mult0",
      "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/float_mult.v",
      "ModuleLine" : 1,
      "ModuleName" : "floatMult"
     }
    ]
   },
   {
    "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/ave_pool.v",
    "InstLine" : 15,
    "InstName" : "[4].[6].ag",
    "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
    "ModuleLine" : 1,
    "ModuleName" : "avg",
    "SubInsts" : [
     {
      "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
      "InstLine" : 8,
      "InstName" : "avg_add0",
      "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/float_add.v",
      "ModuleLine" : 1,
      "ModuleName" : "floatAdd"
     },
     {
      "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
      "InstLine" : 14,
      "InstName" : "avg_add1",
      "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/float_add.v",
      "ModuleLine" : 1,
      "ModuleName" : "floatAdd"
     },
     {
      "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
      "InstLine" : 20,
      "InstName" : "avg_add2",
      "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/float_add.v",
      "ModuleLine" : 1,
      "ModuleName" : "floatAdd"
     },
     {
      "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
      "InstLine" : 26,
      "InstName" : "avg_mult0",
      "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/float_mult.v",
      "ModuleLine" : 1,
      "ModuleName" : "floatMult"
     }
    ]
   },
   {
    "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/ave_pool.v",
    "InstLine" : 15,
    "InstName" : "[4].[8].ag",
    "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
    "ModuleLine" : 1,
    "ModuleName" : "avg",
    "SubInsts" : [
     {
      "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
      "InstLine" : 8,
      "InstName" : "avg_add0",
      "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/float_add.v",
      "ModuleLine" : 1,
      "ModuleName" : "floatAdd"
     },
     {
      "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
      "InstLine" : 14,
      "InstName" : "avg_add1",
      "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/float_add.v",
      "ModuleLine" : 1,
      "ModuleName" : "floatAdd"
     },
     {
      "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
      "InstLine" : 20,
      "InstName" : "avg_add2",
      "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/float_add.v",
      "ModuleLine" : 1,
      "ModuleName" : "floatAdd"
     },
     {
      "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
      "InstLine" : 26,
      "InstName" : "avg_mult0",
      "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/float_mult.v",
      "ModuleLine" : 1,
      "ModuleName" : "floatMult"
     }
    ]
   },
   {
    "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/ave_pool.v",
    "InstLine" : 15,
    "InstName" : "[4].[10].ag",
    "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
    "ModuleLine" : 1,
    "ModuleName" : "avg",
    "SubInsts" : [
     {
      "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
      "InstLine" : 8,
      "InstName" : "avg_add0",
      "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/float_add.v",
      "ModuleLine" : 1,
      "ModuleName" : "floatAdd"
     },
     {
      "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
      "InstLine" : 14,
      "InstName" : "avg_add1",
      "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/float_add.v",
      "ModuleLine" : 1,
      "ModuleName" : "floatAdd"
     },
     {
      "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
      "InstLine" : 20,
      "InstName" : "avg_add2",
      "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/float_add.v",
      "ModuleLine" : 1,
      "ModuleName" : "floatAdd"
     },
     {
      "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
      "InstLine" : 26,
      "InstName" : "avg_mult0",
      "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/float_mult.v",
      "ModuleLine" : 1,
      "ModuleName" : "floatMult"
     }
    ]
   },
   {
    "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/ave_pool.v",
    "InstLine" : 15,
    "InstName" : "[4].[12].ag",
    "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
    "ModuleLine" : 1,
    "ModuleName" : "avg",
    "SubInsts" : [
     {
      "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
      "InstLine" : 8,
      "InstName" : "avg_add0",
      "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/float_add.v",
      "ModuleLine" : 1,
      "ModuleName" : "floatAdd"
     },
     {
      "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
      "InstLine" : 14,
      "InstName" : "avg_add1",
      "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/float_add.v",
      "ModuleLine" : 1,
      "ModuleName" : "floatAdd"
     },
     {
      "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
      "InstLine" : 20,
      "InstName" : "avg_add2",
      "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/float_add.v",
      "ModuleLine" : 1,
      "ModuleName" : "floatAdd"
     },
     {
      "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
      "InstLine" : 26,
      "InstName" : "avg_mult0",
      "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/float_mult.v",
      "ModuleLine" : 1,
      "ModuleName" : "floatMult"
     }
    ]
   },
   {
    "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/ave_pool.v",
    "InstLine" : 15,
    "InstName" : "[4].[14].ag",
    "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
    "ModuleLine" : 1,
    "ModuleName" : "avg",
    "SubInsts" : [
     {
      "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
      "InstLine" : 8,
      "InstName" : "avg_add0",
      "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/float_add.v",
      "ModuleLine" : 1,
      "ModuleName" : "floatAdd"
     },
     {
      "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
      "InstLine" : 14,
      "InstName" : "avg_add1",
      "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/float_add.v",
      "ModuleLine" : 1,
      "ModuleName" : "floatAdd"
     },
     {
      "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
      "InstLine" : 20,
      "InstName" : "avg_add2",
      "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/float_add.v",
      "ModuleLine" : 1,
      "ModuleName" : "floatAdd"
     },
     {
      "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
      "InstLine" : 26,
      "InstName" : "avg_mult0",
      "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/float_mult.v",
      "ModuleLine" : 1,
      "ModuleName" : "floatMult"
     }
    ]
   },
   {
    "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/ave_pool.v",
    "InstLine" : 15,
    "InstName" : "[4].[16].ag",
    "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
    "ModuleLine" : 1,
    "ModuleName" : "avg",
    "SubInsts" : [
     {
      "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
      "InstLine" : 8,
      "InstName" : "avg_add0",
      "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/float_add.v",
      "ModuleLine" : 1,
      "ModuleName" : "floatAdd"
     },
     {
      "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
      "InstLine" : 14,
      "InstName" : "avg_add1",
      "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/float_add.v",
      "ModuleLine" : 1,
      "ModuleName" : "floatAdd"
     },
     {
      "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
      "InstLine" : 20,
      "InstName" : "avg_add2",
      "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/float_add.v",
      "ModuleLine" : 1,
      "ModuleName" : "floatAdd"
     },
     {
      "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
      "InstLine" : 26,
      "InstName" : "avg_mult0",
      "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/float_mult.v",
      "ModuleLine" : 1,
      "ModuleName" : "floatMult"
     }
    ]
   },
   {
    "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/ave_pool.v",
    "InstLine" : 15,
    "InstName" : "[4].[18].ag",
    "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
    "ModuleLine" : 1,
    "ModuleName" : "avg",
    "SubInsts" : [
     {
      "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
      "InstLine" : 8,
      "InstName" : "avg_add0",
      "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/float_add.v",
      "ModuleLine" : 1,
      "ModuleName" : "floatAdd"
     },
     {
      "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
      "InstLine" : 14,
      "InstName" : "avg_add1",
      "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/float_add.v",
      "ModuleLine" : 1,
      "ModuleName" : "floatAdd"
     },
     {
      "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
      "InstLine" : 20,
      "InstName" : "avg_add2",
      "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/float_add.v",
      "ModuleLine" : 1,
      "ModuleName" : "floatAdd"
     },
     {
      "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
      "InstLine" : 26,
      "InstName" : "avg_mult0",
      "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/float_mult.v",
      "ModuleLine" : 1,
      "ModuleName" : "floatMult"
     }
    ]
   },
   {
    "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/ave_pool.v",
    "InstLine" : 15,
    "InstName" : "[4].[20].ag",
    "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
    "ModuleLine" : 1,
    "ModuleName" : "avg",
    "SubInsts" : [
     {
      "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
      "InstLine" : 8,
      "InstName" : "avg_add0",
      "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/float_add.v",
      "ModuleLine" : 1,
      "ModuleName" : "floatAdd"
     },
     {
      "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
      "InstLine" : 14,
      "InstName" : "avg_add1",
      "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/float_add.v",
      "ModuleLine" : 1,
      "ModuleName" : "floatAdd"
     },
     {
      "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
      "InstLine" : 20,
      "InstName" : "avg_add2",
      "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/float_add.v",
      "ModuleLine" : 1,
      "ModuleName" : "floatAdd"
     },
     {
      "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
      "InstLine" : 26,
      "InstName" : "avg_mult0",
      "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/float_mult.v",
      "ModuleLine" : 1,
      "ModuleName" : "floatMult"
     }
    ]
   },
   {
    "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/ave_pool.v",
    "InstLine" : 15,
    "InstName" : "[4].[22].ag",
    "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
    "ModuleLine" : 1,
    "ModuleName" : "avg",
    "SubInsts" : [
     {
      "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
      "InstLine" : 8,
      "InstName" : "avg_add0",
      "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/float_add.v",
      "ModuleLine" : 1,
      "ModuleName" : "floatAdd"
     },
     {
      "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
      "InstLine" : 14,
      "InstName" : "avg_add1",
      "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/float_add.v",
      "ModuleLine" : 1,
      "ModuleName" : "floatAdd"
     },
     {
      "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
      "InstLine" : 20,
      "InstName" : "avg_add2",
      "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/float_add.v",
      "ModuleLine" : 1,
      "ModuleName" : "floatAdd"
     },
     {
      "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
      "InstLine" : 26,
      "InstName" : "avg_mult0",
      "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/float_mult.v",
      "ModuleLine" : 1,
      "ModuleName" : "floatMult"
     }
    ]
   },
   {
    "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/ave_pool.v",
    "InstLine" : 15,
    "InstName" : "[4].[24].ag",
    "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
    "ModuleLine" : 1,
    "ModuleName" : "avg",
    "SubInsts" : [
     {
      "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
      "InstLine" : 8,
      "InstName" : "avg_add0",
      "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/float_add.v",
      "ModuleLine" : 1,
      "ModuleName" : "floatAdd"
     },
     {
      "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
      "InstLine" : 14,
      "InstName" : "avg_add1",
      "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/float_add.v",
      "ModuleLine" : 1,
      "ModuleName" : "floatAdd"
     },
     {
      "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
      "InstLine" : 20,
      "InstName" : "avg_add2",
      "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/float_add.v",
      "ModuleLine" : 1,
      "ModuleName" : "floatAdd"
     },
     {
      "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
      "InstLine" : 26,
      "InstName" : "avg_mult0",
      "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/float_mult.v",
      "ModuleLine" : 1,
      "ModuleName" : "floatMult"
     }
    ]
   },
   {
    "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/ave_pool.v",
    "InstLine" : 15,
    "InstName" : "[4].[26].ag",
    "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
    "ModuleLine" : 1,
    "ModuleName" : "avg",
    "SubInsts" : [
     {
      "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
      "InstLine" : 8,
      "InstName" : "avg_add0",
      "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/float_add.v",
      "ModuleLine" : 1,
      "ModuleName" : "floatAdd"
     },
     {
      "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
      "InstLine" : 14,
      "InstName" : "avg_add1",
      "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/float_add.v",
      "ModuleLine" : 1,
      "ModuleName" : "floatAdd"
     },
     {
      "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
      "InstLine" : 20,
      "InstName" : "avg_add2",
      "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/float_add.v",
      "ModuleLine" : 1,
      "ModuleName" : "floatAdd"
     },
     {
      "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
      "InstLine" : 26,
      "InstName" : "avg_mult0",
      "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/float_mult.v",
      "ModuleLine" : 1,
      "ModuleName" : "floatMult"
     }
    ]
   },
   {
    "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/ave_pool.v",
    "InstLine" : 15,
    "InstName" : "[6].[0].ag",
    "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
    "ModuleLine" : 1,
    "ModuleName" : "avg",
    "SubInsts" : [
     {
      "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
      "InstLine" : 8,
      "InstName" : "avg_add0",
      "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/float_add.v",
      "ModuleLine" : 1,
      "ModuleName" : "floatAdd"
     },
     {
      "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
      "InstLine" : 14,
      "InstName" : "avg_add1",
      "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/float_add.v",
      "ModuleLine" : 1,
      "ModuleName" : "floatAdd"
     },
     {
      "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
      "InstLine" : 20,
      "InstName" : "avg_add2",
      "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/float_add.v",
      "ModuleLine" : 1,
      "ModuleName" : "floatAdd"
     },
     {
      "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
      "InstLine" : 26,
      "InstName" : "avg_mult0",
      "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/float_mult.v",
      "ModuleLine" : 1,
      "ModuleName" : "floatMult"
     }
    ]
   },
   {
    "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/ave_pool.v",
    "InstLine" : 15,
    "InstName" : "[6].[2].ag",
    "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
    "ModuleLine" : 1,
    "ModuleName" : "avg",
    "SubInsts" : [
     {
      "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
      "InstLine" : 8,
      "InstName" : "avg_add0",
      "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/float_add.v",
      "ModuleLine" : 1,
      "ModuleName" : "floatAdd"
     },
     {
      "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
      "InstLine" : 14,
      "InstName" : "avg_add1",
      "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/float_add.v",
      "ModuleLine" : 1,
      "ModuleName" : "floatAdd"
     },
     {
      "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
      "InstLine" : 20,
      "InstName" : "avg_add2",
      "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/float_add.v",
      "ModuleLine" : 1,
      "ModuleName" : "floatAdd"
     },
     {
      "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
      "InstLine" : 26,
      "InstName" : "avg_mult0",
      "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/float_mult.v",
      "ModuleLine" : 1,
      "ModuleName" : "floatMult"
     }
    ]
   },
   {
    "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/ave_pool.v",
    "InstLine" : 15,
    "InstName" : "[6].[4].ag",
    "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
    "ModuleLine" : 1,
    "ModuleName" : "avg",
    "SubInsts" : [
     {
      "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
      "InstLine" : 8,
      "InstName" : "avg_add0",
      "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/float_add.v",
      "ModuleLine" : 1,
      "ModuleName" : "floatAdd"
     },
     {
      "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
      "InstLine" : 14,
      "InstName" : "avg_add1",
      "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/float_add.v",
      "ModuleLine" : 1,
      "ModuleName" : "floatAdd"
     },
     {
      "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
      "InstLine" : 20,
      "InstName" : "avg_add2",
      "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/float_add.v",
      "ModuleLine" : 1,
      "ModuleName" : "floatAdd"
     },
     {
      "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
      "InstLine" : 26,
      "InstName" : "avg_mult0",
      "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/float_mult.v",
      "ModuleLine" : 1,
      "ModuleName" : "floatMult"
     }
    ]
   },
   {
    "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/ave_pool.v",
    "InstLine" : 15,
    "InstName" : "[6].[6].ag",
    "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
    "ModuleLine" : 1,
    "ModuleName" : "avg",
    "SubInsts" : [
     {
      "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
      "InstLine" : 8,
      "InstName" : "avg_add0",
      "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/float_add.v",
      "ModuleLine" : 1,
      "ModuleName" : "floatAdd"
     },
     {
      "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
      "InstLine" : 14,
      "InstName" : "avg_add1",
      "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/float_add.v",
      "ModuleLine" : 1,
      "ModuleName" : "floatAdd"
     },
     {
      "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
      "InstLine" : 20,
      "InstName" : "avg_add2",
      "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/float_add.v",
      "ModuleLine" : 1,
      "ModuleName" : "floatAdd"
     },
     {
      "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
      "InstLine" : 26,
      "InstName" : "avg_mult0",
      "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/float_mult.v",
      "ModuleLine" : 1,
      "ModuleName" : "floatMult"
     }
    ]
   },
   {
    "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/ave_pool.v",
    "InstLine" : 15,
    "InstName" : "[6].[8].ag",
    "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
    "ModuleLine" : 1,
    "ModuleName" : "avg",
    "SubInsts" : [
     {
      "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
      "InstLine" : 8,
      "InstName" : "avg_add0",
      "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/float_add.v",
      "ModuleLine" : 1,
      "ModuleName" : "floatAdd"
     },
     {
      "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
      "InstLine" : 14,
      "InstName" : "avg_add1",
      "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/float_add.v",
      "ModuleLine" : 1,
      "ModuleName" : "floatAdd"
     },
     {
      "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
      "InstLine" : 20,
      "InstName" : "avg_add2",
      "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/float_add.v",
      "ModuleLine" : 1,
      "ModuleName" : "floatAdd"
     },
     {
      "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
      "InstLine" : 26,
      "InstName" : "avg_mult0",
      "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/float_mult.v",
      "ModuleLine" : 1,
      "ModuleName" : "floatMult"
     }
    ]
   },
   {
    "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/ave_pool.v",
    "InstLine" : 15,
    "InstName" : "[6].[10].ag",
    "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
    "ModuleLine" : 1,
    "ModuleName" : "avg",
    "SubInsts" : [
     {
      "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
      "InstLine" : 8,
      "InstName" : "avg_add0",
      "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/float_add.v",
      "ModuleLine" : 1,
      "ModuleName" : "floatAdd"
     },
     {
      "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
      "InstLine" : 14,
      "InstName" : "avg_add1",
      "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/float_add.v",
      "ModuleLine" : 1,
      "ModuleName" : "floatAdd"
     },
     {
      "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
      "InstLine" : 20,
      "InstName" : "avg_add2",
      "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/float_add.v",
      "ModuleLine" : 1,
      "ModuleName" : "floatAdd"
     },
     {
      "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
      "InstLine" : 26,
      "InstName" : "avg_mult0",
      "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/float_mult.v",
      "ModuleLine" : 1,
      "ModuleName" : "floatMult"
     }
    ]
   },
   {
    "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/ave_pool.v",
    "InstLine" : 15,
    "InstName" : "[6].[12].ag",
    "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
    "ModuleLine" : 1,
    "ModuleName" : "avg",
    "SubInsts" : [
     {
      "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
      "InstLine" : 8,
      "InstName" : "avg_add0",
      "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/float_add.v",
      "ModuleLine" : 1,
      "ModuleName" : "floatAdd"
     },
     {
      "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
      "InstLine" : 14,
      "InstName" : "avg_add1",
      "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/float_add.v",
      "ModuleLine" : 1,
      "ModuleName" : "floatAdd"
     },
     {
      "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
      "InstLine" : 20,
      "InstName" : "avg_add2",
      "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/float_add.v",
      "ModuleLine" : 1,
      "ModuleName" : "floatAdd"
     },
     {
      "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
      "InstLine" : 26,
      "InstName" : "avg_mult0",
      "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/float_mult.v",
      "ModuleLine" : 1,
      "ModuleName" : "floatMult"
     }
    ]
   },
   {
    "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/ave_pool.v",
    "InstLine" : 15,
    "InstName" : "[6].[14].ag",
    "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
    "ModuleLine" : 1,
    "ModuleName" : "avg",
    "SubInsts" : [
     {
      "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
      "InstLine" : 8,
      "InstName" : "avg_add0",
      "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/float_add.v",
      "ModuleLine" : 1,
      "ModuleName" : "floatAdd"
     },
     {
      "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
      "InstLine" : 14,
      "InstName" : "avg_add1",
      "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/float_add.v",
      "ModuleLine" : 1,
      "ModuleName" : "floatAdd"
     },
     {
      "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
      "InstLine" : 20,
      "InstName" : "avg_add2",
      "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/float_add.v",
      "ModuleLine" : 1,
      "ModuleName" : "floatAdd"
     },
     {
      "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
      "InstLine" : 26,
      "InstName" : "avg_mult0",
      "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/float_mult.v",
      "ModuleLine" : 1,
      "ModuleName" : "floatMult"
     }
    ]
   },
   {
    "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/ave_pool.v",
    "InstLine" : 15,
    "InstName" : "[6].[16].ag",
    "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
    "ModuleLine" : 1,
    "ModuleName" : "avg",
    "SubInsts" : [
     {
      "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
      "InstLine" : 8,
      "InstName" : "avg_add0",
      "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/float_add.v",
      "ModuleLine" : 1,
      "ModuleName" : "floatAdd"
     },
     {
      "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
      "InstLine" : 14,
      "InstName" : "avg_add1",
      "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/float_add.v",
      "ModuleLine" : 1,
      "ModuleName" : "floatAdd"
     },
     {
      "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
      "InstLine" : 20,
      "InstName" : "avg_add2",
      "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/float_add.v",
      "ModuleLine" : 1,
      "ModuleName" : "floatAdd"
     },
     {
      "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
      "InstLine" : 26,
      "InstName" : "avg_mult0",
      "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/float_mult.v",
      "ModuleLine" : 1,
      "ModuleName" : "floatMult"
     }
    ]
   },
   {
    "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/ave_pool.v",
    "InstLine" : 15,
    "InstName" : "[6].[18].ag",
    "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
    "ModuleLine" : 1,
    "ModuleName" : "avg",
    "SubInsts" : [
     {
      "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
      "InstLine" : 8,
      "InstName" : "avg_add0",
      "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/float_add.v",
      "ModuleLine" : 1,
      "ModuleName" : "floatAdd"
     },
     {
      "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
      "InstLine" : 14,
      "InstName" : "avg_add1",
      "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/float_add.v",
      "ModuleLine" : 1,
      "ModuleName" : "floatAdd"
     },
     {
      "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
      "InstLine" : 20,
      "InstName" : "avg_add2",
      "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/float_add.v",
      "ModuleLine" : 1,
      "ModuleName" : "floatAdd"
     },
     {
      "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
      "InstLine" : 26,
      "InstName" : "avg_mult0",
      "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/float_mult.v",
      "ModuleLine" : 1,
      "ModuleName" : "floatMult"
     }
    ]
   },
   {
    "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/ave_pool.v",
    "InstLine" : 15,
    "InstName" : "[6].[20].ag",
    "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
    "ModuleLine" : 1,
    "ModuleName" : "avg",
    "SubInsts" : [
     {
      "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
      "InstLine" : 8,
      "InstName" : "avg_add0",
      "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/float_add.v",
      "ModuleLine" : 1,
      "ModuleName" : "floatAdd"
     },
     {
      "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
      "InstLine" : 14,
      "InstName" : "avg_add1",
      "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/float_add.v",
      "ModuleLine" : 1,
      "ModuleName" : "floatAdd"
     },
     {
      "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
      "InstLine" : 20,
      "InstName" : "avg_add2",
      "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/float_add.v",
      "ModuleLine" : 1,
      "ModuleName" : "floatAdd"
     },
     {
      "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
      "InstLine" : 26,
      "InstName" : "avg_mult0",
      "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/float_mult.v",
      "ModuleLine" : 1,
      "ModuleName" : "floatMult"
     }
    ]
   },
   {
    "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/ave_pool.v",
    "InstLine" : 15,
    "InstName" : "[6].[22].ag",
    "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
    "ModuleLine" : 1,
    "ModuleName" : "avg",
    "SubInsts" : [
     {
      "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
      "InstLine" : 8,
      "InstName" : "avg_add0",
      "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/float_add.v",
      "ModuleLine" : 1,
      "ModuleName" : "floatAdd"
     },
     {
      "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
      "InstLine" : 14,
      "InstName" : "avg_add1",
      "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/float_add.v",
      "ModuleLine" : 1,
      "ModuleName" : "floatAdd"
     },
     {
      "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
      "InstLine" : 20,
      "InstName" : "avg_add2",
      "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/float_add.v",
      "ModuleLine" : 1,
      "ModuleName" : "floatAdd"
     },
     {
      "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
      "InstLine" : 26,
      "InstName" : "avg_mult0",
      "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/float_mult.v",
      "ModuleLine" : 1,
      "ModuleName" : "floatMult"
     }
    ]
   },
   {
    "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/ave_pool.v",
    "InstLine" : 15,
    "InstName" : "[6].[24].ag",
    "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
    "ModuleLine" : 1,
    "ModuleName" : "avg",
    "SubInsts" : [
     {
      "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
      "InstLine" : 8,
      "InstName" : "avg_add0",
      "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/float_add.v",
      "ModuleLine" : 1,
      "ModuleName" : "floatAdd"
     },
     {
      "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
      "InstLine" : 14,
      "InstName" : "avg_add1",
      "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/float_add.v",
      "ModuleLine" : 1,
      "ModuleName" : "floatAdd"
     },
     {
      "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
      "InstLine" : 20,
      "InstName" : "avg_add2",
      "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/float_add.v",
      "ModuleLine" : 1,
      "ModuleName" : "floatAdd"
     },
     {
      "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
      "InstLine" : 26,
      "InstName" : "avg_mult0",
      "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/float_mult.v",
      "ModuleLine" : 1,
      "ModuleName" : "floatMult"
     }
    ]
   },
   {
    "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/ave_pool.v",
    "InstLine" : 15,
    "InstName" : "[6].[26].ag",
    "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
    "ModuleLine" : 1,
    "ModuleName" : "avg",
    "SubInsts" : [
     {
      "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
      "InstLine" : 8,
      "InstName" : "avg_add0",
      "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/float_add.v",
      "ModuleLine" : 1,
      "ModuleName" : "floatAdd"
     },
     {
      "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
      "InstLine" : 14,
      "InstName" : "avg_add1",
      "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/float_add.v",
      "ModuleLine" : 1,
      "ModuleName" : "floatAdd"
     },
     {
      "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
      "InstLine" : 20,
      "InstName" : "avg_add2",
      "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/float_add.v",
      "ModuleLine" : 1,
      "ModuleName" : "floatAdd"
     },
     {
      "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
      "InstLine" : 26,
      "InstName" : "avg_mult0",
      "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/float_mult.v",
      "ModuleLine" : 1,
      "ModuleName" : "floatMult"
     }
    ]
   },
   {
    "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/ave_pool.v",
    "InstLine" : 15,
    "InstName" : "[8].[0].ag",
    "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
    "ModuleLine" : 1,
    "ModuleName" : "avg",
    "SubInsts" : [
     {
      "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
      "InstLine" : 8,
      "InstName" : "avg_add0",
      "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/float_add.v",
      "ModuleLine" : 1,
      "ModuleName" : "floatAdd"
     },
     {
      "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
      "InstLine" : 14,
      "InstName" : "avg_add1",
      "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/float_add.v",
      "ModuleLine" : 1,
      "ModuleName" : "floatAdd"
     },
     {
      "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
      "InstLine" : 20,
      "InstName" : "avg_add2",
      "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/float_add.v",
      "ModuleLine" : 1,
      "ModuleName" : "floatAdd"
     },
     {
      "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
      "InstLine" : 26,
      "InstName" : "avg_mult0",
      "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/float_mult.v",
      "ModuleLine" : 1,
      "ModuleName" : "floatMult"
     }
    ]
   },
   {
    "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/ave_pool.v",
    "InstLine" : 15,
    "InstName" : "[8].[2].ag",
    "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
    "ModuleLine" : 1,
    "ModuleName" : "avg",
    "SubInsts" : [
     {
      "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
      "InstLine" : 8,
      "InstName" : "avg_add0",
      "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/float_add.v",
      "ModuleLine" : 1,
      "ModuleName" : "floatAdd"
     },
     {
      "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
      "InstLine" : 14,
      "InstName" : "avg_add1",
      "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/float_add.v",
      "ModuleLine" : 1,
      "ModuleName" : "floatAdd"
     },
     {
      "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
      "InstLine" : 20,
      "InstName" : "avg_add2",
      "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/float_add.v",
      "ModuleLine" : 1,
      "ModuleName" : "floatAdd"
     },
     {
      "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
      "InstLine" : 26,
      "InstName" : "avg_mult0",
      "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/float_mult.v",
      "ModuleLine" : 1,
      "ModuleName" : "floatMult"
     }
    ]
   },
   {
    "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/ave_pool.v",
    "InstLine" : 15,
    "InstName" : "[8].[4].ag",
    "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
    "ModuleLine" : 1,
    "ModuleName" : "avg",
    "SubInsts" : [
     {
      "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
      "InstLine" : 8,
      "InstName" : "avg_add0",
      "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/float_add.v",
      "ModuleLine" : 1,
      "ModuleName" : "floatAdd"
     },
     {
      "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
      "InstLine" : 14,
      "InstName" : "avg_add1",
      "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/float_add.v",
      "ModuleLine" : 1,
      "ModuleName" : "floatAdd"
     },
     {
      "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
      "InstLine" : 20,
      "InstName" : "avg_add2",
      "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/float_add.v",
      "ModuleLine" : 1,
      "ModuleName" : "floatAdd"
     },
     {
      "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
      "InstLine" : 26,
      "InstName" : "avg_mult0",
      "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/float_mult.v",
      "ModuleLine" : 1,
      "ModuleName" : "floatMult"
     }
    ]
   },
   {
    "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/ave_pool.v",
    "InstLine" : 15,
    "InstName" : "[8].[6].ag",
    "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
    "ModuleLine" : 1,
    "ModuleName" : "avg",
    "SubInsts" : [
     {
      "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
      "InstLine" : 8,
      "InstName" : "avg_add0",
      "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/float_add.v",
      "ModuleLine" : 1,
      "ModuleName" : "floatAdd"
     },
     {
      "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
      "InstLine" : 14,
      "InstName" : "avg_add1",
      "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/float_add.v",
      "ModuleLine" : 1,
      "ModuleName" : "floatAdd"
     },
     {
      "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
      "InstLine" : 20,
      "InstName" : "avg_add2",
      "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/float_add.v",
      "ModuleLine" : 1,
      "ModuleName" : "floatAdd"
     },
     {
      "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
      "InstLine" : 26,
      "InstName" : "avg_mult0",
      "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/float_mult.v",
      "ModuleLine" : 1,
      "ModuleName" : "floatMult"
     }
    ]
   },
   {
    "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/ave_pool.v",
    "InstLine" : 15,
    "InstName" : "[8].[8].ag",
    "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
    "ModuleLine" : 1,
    "ModuleName" : "avg",
    "SubInsts" : [
     {
      "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
      "InstLine" : 8,
      "InstName" : "avg_add0",
      "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/float_add.v",
      "ModuleLine" : 1,
      "ModuleName" : "floatAdd"
     },
     {
      "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
      "InstLine" : 14,
      "InstName" : "avg_add1",
      "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/float_add.v",
      "ModuleLine" : 1,
      "ModuleName" : "floatAdd"
     },
     {
      "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
      "InstLine" : 20,
      "InstName" : "avg_add2",
      "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/float_add.v",
      "ModuleLine" : 1,
      "ModuleName" : "floatAdd"
     },
     {
      "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
      "InstLine" : 26,
      "InstName" : "avg_mult0",
      "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/float_mult.v",
      "ModuleLine" : 1,
      "ModuleName" : "floatMult"
     }
    ]
   },
   {
    "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/ave_pool.v",
    "InstLine" : 15,
    "InstName" : "[8].[10].ag",
    "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
    "ModuleLine" : 1,
    "ModuleName" : "avg",
    "SubInsts" : [
     {
      "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
      "InstLine" : 8,
      "InstName" : "avg_add0",
      "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/float_add.v",
      "ModuleLine" : 1,
      "ModuleName" : "floatAdd"
     },
     {
      "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
      "InstLine" : 14,
      "InstName" : "avg_add1",
      "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/float_add.v",
      "ModuleLine" : 1,
      "ModuleName" : "floatAdd"
     },
     {
      "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
      "InstLine" : 20,
      "InstName" : "avg_add2",
      "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/float_add.v",
      "ModuleLine" : 1,
      "ModuleName" : "floatAdd"
     },
     {
      "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
      "InstLine" : 26,
      "InstName" : "avg_mult0",
      "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/float_mult.v",
      "ModuleLine" : 1,
      "ModuleName" : "floatMult"
     }
    ]
   },
   {
    "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/ave_pool.v",
    "InstLine" : 15,
    "InstName" : "[8].[12].ag",
    "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
    "ModuleLine" : 1,
    "ModuleName" : "avg",
    "SubInsts" : [
     {
      "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
      "InstLine" : 8,
      "InstName" : "avg_add0",
      "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/float_add.v",
      "ModuleLine" : 1,
      "ModuleName" : "floatAdd"
     },
     {
      "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
      "InstLine" : 14,
      "InstName" : "avg_add1",
      "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/float_add.v",
      "ModuleLine" : 1,
      "ModuleName" : "floatAdd"
     },
     {
      "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
      "InstLine" : 20,
      "InstName" : "avg_add2",
      "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/float_add.v",
      "ModuleLine" : 1,
      "ModuleName" : "floatAdd"
     },
     {
      "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
      "InstLine" : 26,
      "InstName" : "avg_mult0",
      "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/float_mult.v",
      "ModuleLine" : 1,
      "ModuleName" : "floatMult"
     }
    ]
   },
   {
    "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/ave_pool.v",
    "InstLine" : 15,
    "InstName" : "[8].[14].ag",
    "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
    "ModuleLine" : 1,
    "ModuleName" : "avg",
    "SubInsts" : [
     {
      "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
      "InstLine" : 8,
      "InstName" : "avg_add0",
      "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/float_add.v",
      "ModuleLine" : 1,
      "ModuleName" : "floatAdd"
     },
     {
      "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
      "InstLine" : 14,
      "InstName" : "avg_add1",
      "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/float_add.v",
      "ModuleLine" : 1,
      "ModuleName" : "floatAdd"
     },
     {
      "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
      "InstLine" : 20,
      "InstName" : "avg_add2",
      "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/float_add.v",
      "ModuleLine" : 1,
      "ModuleName" : "floatAdd"
     },
     {
      "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
      "InstLine" : 26,
      "InstName" : "avg_mult0",
      "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/float_mult.v",
      "ModuleLine" : 1,
      "ModuleName" : "floatMult"
     }
    ]
   },
   {
    "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/ave_pool.v",
    "InstLine" : 15,
    "InstName" : "[8].[16].ag",
    "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
    "ModuleLine" : 1,
    "ModuleName" : "avg",
    "SubInsts" : [
     {
      "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
      "InstLine" : 8,
      "InstName" : "avg_add0",
      "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/float_add.v",
      "ModuleLine" : 1,
      "ModuleName" : "floatAdd"
     },
     {
      "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
      "InstLine" : 14,
      "InstName" : "avg_add1",
      "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/float_add.v",
      "ModuleLine" : 1,
      "ModuleName" : "floatAdd"
     },
     {
      "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
      "InstLine" : 20,
      "InstName" : "avg_add2",
      "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/float_add.v",
      "ModuleLine" : 1,
      "ModuleName" : "floatAdd"
     },
     {
      "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
      "InstLine" : 26,
      "InstName" : "avg_mult0",
      "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/float_mult.v",
      "ModuleLine" : 1,
      "ModuleName" : "floatMult"
     }
    ]
   },
   {
    "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/ave_pool.v",
    "InstLine" : 15,
    "InstName" : "[8].[18].ag",
    "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
    "ModuleLine" : 1,
    "ModuleName" : "avg",
    "SubInsts" : [
     {
      "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
      "InstLine" : 8,
      "InstName" : "avg_add0",
      "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/float_add.v",
      "ModuleLine" : 1,
      "ModuleName" : "floatAdd"
     },
     {
      "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
      "InstLine" : 14,
      "InstName" : "avg_add1",
      "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/float_add.v",
      "ModuleLine" : 1,
      "ModuleName" : "floatAdd"
     },
     {
      "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
      "InstLine" : 20,
      "InstName" : "avg_add2",
      "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/float_add.v",
      "ModuleLine" : 1,
      "ModuleName" : "floatAdd"
     },
     {
      "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
      "InstLine" : 26,
      "InstName" : "avg_mult0",
      "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/float_mult.v",
      "ModuleLine" : 1,
      "ModuleName" : "floatMult"
     }
    ]
   },
   {
    "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/ave_pool.v",
    "InstLine" : 15,
    "InstName" : "[8].[20].ag",
    "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
    "ModuleLine" : 1,
    "ModuleName" : "avg",
    "SubInsts" : [
     {
      "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
      "InstLine" : 8,
      "InstName" : "avg_add0",
      "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/float_add.v",
      "ModuleLine" : 1,
      "ModuleName" : "floatAdd"
     },
     {
      "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
      "InstLine" : 14,
      "InstName" : "avg_add1",
      "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/float_add.v",
      "ModuleLine" : 1,
      "ModuleName" : "floatAdd"
     },
     {
      "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
      "InstLine" : 20,
      "InstName" : "avg_add2",
      "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/float_add.v",
      "ModuleLine" : 1,
      "ModuleName" : "floatAdd"
     },
     {
      "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
      "InstLine" : 26,
      "InstName" : "avg_mult0",
      "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/float_mult.v",
      "ModuleLine" : 1,
      "ModuleName" : "floatMult"
     }
    ]
   },
   {
    "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/ave_pool.v",
    "InstLine" : 15,
    "InstName" : "[8].[22].ag",
    "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
    "ModuleLine" : 1,
    "ModuleName" : "avg",
    "SubInsts" : [
     {
      "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
      "InstLine" : 8,
      "InstName" : "avg_add0",
      "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/float_add.v",
      "ModuleLine" : 1,
      "ModuleName" : "floatAdd"
     },
     {
      "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
      "InstLine" : 14,
      "InstName" : "avg_add1",
      "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/float_add.v",
      "ModuleLine" : 1,
      "ModuleName" : "floatAdd"
     },
     {
      "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
      "InstLine" : 20,
      "InstName" : "avg_add2",
      "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/float_add.v",
      "ModuleLine" : 1,
      "ModuleName" : "floatAdd"
     },
     {
      "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
      "InstLine" : 26,
      "InstName" : "avg_mult0",
      "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/float_mult.v",
      "ModuleLine" : 1,
      "ModuleName" : "floatMult"
     }
    ]
   },
   {
    "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/ave_pool.v",
    "InstLine" : 15,
    "InstName" : "[8].[24].ag",
    "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
    "ModuleLine" : 1,
    "ModuleName" : "avg",
    "SubInsts" : [
     {
      "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
      "InstLine" : 8,
      "InstName" : "avg_add0",
      "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/float_add.v",
      "ModuleLine" : 1,
      "ModuleName" : "floatAdd"
     },
     {
      "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
      "InstLine" : 14,
      "InstName" : "avg_add1",
      "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/float_add.v",
      "ModuleLine" : 1,
      "ModuleName" : "floatAdd"
     },
     {
      "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
      "InstLine" : 20,
      "InstName" : "avg_add2",
      "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/float_add.v",
      "ModuleLine" : 1,
      "ModuleName" : "floatAdd"
     },
     {
      "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
      "InstLine" : 26,
      "InstName" : "avg_mult0",
      "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/float_mult.v",
      "ModuleLine" : 1,
      "ModuleName" : "floatMult"
     }
    ]
   },
   {
    "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/ave_pool.v",
    "InstLine" : 15,
    "InstName" : "[8].[26].ag",
    "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
    "ModuleLine" : 1,
    "ModuleName" : "avg",
    "SubInsts" : [
     {
      "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
      "InstLine" : 8,
      "InstName" : "avg_add0",
      "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/float_add.v",
      "ModuleLine" : 1,
      "ModuleName" : "floatAdd"
     },
     {
      "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
      "InstLine" : 14,
      "InstName" : "avg_add1",
      "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/float_add.v",
      "ModuleLine" : 1,
      "ModuleName" : "floatAdd"
     },
     {
      "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
      "InstLine" : 20,
      "InstName" : "avg_add2",
      "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/float_add.v",
      "ModuleLine" : 1,
      "ModuleName" : "floatAdd"
     },
     {
      "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
      "InstLine" : 26,
      "InstName" : "avg_mult0",
      "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/float_mult.v",
      "ModuleLine" : 1,
      "ModuleName" : "floatMult"
     }
    ]
   },
   {
    "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/ave_pool.v",
    "InstLine" : 15,
    "InstName" : "[10].[0].ag",
    "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
    "ModuleLine" : 1,
    "ModuleName" : "avg",
    "SubInsts" : [
     {
      "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
      "InstLine" : 8,
      "InstName" : "avg_add0",
      "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/float_add.v",
      "ModuleLine" : 1,
      "ModuleName" : "floatAdd"
     },
     {
      "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
      "InstLine" : 14,
      "InstName" : "avg_add1",
      "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/float_add.v",
      "ModuleLine" : 1,
      "ModuleName" : "floatAdd"
     },
     {
      "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
      "InstLine" : 20,
      "InstName" : "avg_add2",
      "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/float_add.v",
      "ModuleLine" : 1,
      "ModuleName" : "floatAdd"
     },
     {
      "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
      "InstLine" : 26,
      "InstName" : "avg_mult0",
      "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/float_mult.v",
      "ModuleLine" : 1,
      "ModuleName" : "floatMult"
     }
    ]
   },
   {
    "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/ave_pool.v",
    "InstLine" : 15,
    "InstName" : "[10].[2].ag",
    "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
    "ModuleLine" : 1,
    "ModuleName" : "avg",
    "SubInsts" : [
     {
      "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
      "InstLine" : 8,
      "InstName" : "avg_add0",
      "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/float_add.v",
      "ModuleLine" : 1,
      "ModuleName" : "floatAdd"
     },
     {
      "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
      "InstLine" : 14,
      "InstName" : "avg_add1",
      "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/float_add.v",
      "ModuleLine" : 1,
      "ModuleName" : "floatAdd"
     },
     {
      "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
      "InstLine" : 20,
      "InstName" : "avg_add2",
      "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/float_add.v",
      "ModuleLine" : 1,
      "ModuleName" : "floatAdd"
     },
     {
      "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
      "InstLine" : 26,
      "InstName" : "avg_mult0",
      "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/float_mult.v",
      "ModuleLine" : 1,
      "ModuleName" : "floatMult"
     }
    ]
   },
   {
    "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/ave_pool.v",
    "InstLine" : 15,
    "InstName" : "[10].[4].ag",
    "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
    "ModuleLine" : 1,
    "ModuleName" : "avg",
    "SubInsts" : [
     {
      "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
      "InstLine" : 8,
      "InstName" : "avg_add0",
      "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/float_add.v",
      "ModuleLine" : 1,
      "ModuleName" : "floatAdd"
     },
     {
      "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
      "InstLine" : 14,
      "InstName" : "avg_add1",
      "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/float_add.v",
      "ModuleLine" : 1,
      "ModuleName" : "floatAdd"
     },
     {
      "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
      "InstLine" : 20,
      "InstName" : "avg_add2",
      "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/float_add.v",
      "ModuleLine" : 1,
      "ModuleName" : "floatAdd"
     },
     {
      "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
      "InstLine" : 26,
      "InstName" : "avg_mult0",
      "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/float_mult.v",
      "ModuleLine" : 1,
      "ModuleName" : "floatMult"
     }
    ]
   },
   {
    "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/ave_pool.v",
    "InstLine" : 15,
    "InstName" : "[10].[6].ag",
    "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
    "ModuleLine" : 1,
    "ModuleName" : "avg",
    "SubInsts" : [
     {
      "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
      "InstLine" : 8,
      "InstName" : "avg_add0",
      "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/float_add.v",
      "ModuleLine" : 1,
      "ModuleName" : "floatAdd"
     },
     {
      "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
      "InstLine" : 14,
      "InstName" : "avg_add1",
      "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/float_add.v",
      "ModuleLine" : 1,
      "ModuleName" : "floatAdd"
     },
     {
      "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
      "InstLine" : 20,
      "InstName" : "avg_add2",
      "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/float_add.v",
      "ModuleLine" : 1,
      "ModuleName" : "floatAdd"
     },
     {
      "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
      "InstLine" : 26,
      "InstName" : "avg_mult0",
      "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/float_mult.v",
      "ModuleLine" : 1,
      "ModuleName" : "floatMult"
     }
    ]
   },
   {
    "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/ave_pool.v",
    "InstLine" : 15,
    "InstName" : "[10].[8].ag",
    "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
    "ModuleLine" : 1,
    "ModuleName" : "avg",
    "SubInsts" : [
     {
      "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
      "InstLine" : 8,
      "InstName" : "avg_add0",
      "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/float_add.v",
      "ModuleLine" : 1,
      "ModuleName" : "floatAdd"
     },
     {
      "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
      "InstLine" : 14,
      "InstName" : "avg_add1",
      "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/float_add.v",
      "ModuleLine" : 1,
      "ModuleName" : "floatAdd"
     },
     {
      "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
      "InstLine" : 20,
      "InstName" : "avg_add2",
      "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/float_add.v",
      "ModuleLine" : 1,
      "ModuleName" : "floatAdd"
     },
     {
      "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
      "InstLine" : 26,
      "InstName" : "avg_mult0",
      "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/float_mult.v",
      "ModuleLine" : 1,
      "ModuleName" : "floatMult"
     }
    ]
   },
   {
    "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/ave_pool.v",
    "InstLine" : 15,
    "InstName" : "[10].[10].ag",
    "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
    "ModuleLine" : 1,
    "ModuleName" : "avg",
    "SubInsts" : [
     {
      "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
      "InstLine" : 8,
      "InstName" : "avg_add0",
      "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/float_add.v",
      "ModuleLine" : 1,
      "ModuleName" : "floatAdd"
     },
     {
      "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
      "InstLine" : 14,
      "InstName" : "avg_add1",
      "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/float_add.v",
      "ModuleLine" : 1,
      "ModuleName" : "floatAdd"
     },
     {
      "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
      "InstLine" : 20,
      "InstName" : "avg_add2",
      "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/float_add.v",
      "ModuleLine" : 1,
      "ModuleName" : "floatAdd"
     },
     {
      "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
      "InstLine" : 26,
      "InstName" : "avg_mult0",
      "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/float_mult.v",
      "ModuleLine" : 1,
      "ModuleName" : "floatMult"
     }
    ]
   },
   {
    "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/ave_pool.v",
    "InstLine" : 15,
    "InstName" : "[10].[12].ag",
    "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
    "ModuleLine" : 1,
    "ModuleName" : "avg",
    "SubInsts" : [
     {
      "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
      "InstLine" : 8,
      "InstName" : "avg_add0",
      "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/float_add.v",
      "ModuleLine" : 1,
      "ModuleName" : "floatAdd"
     },
     {
      "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
      "InstLine" : 14,
      "InstName" : "avg_add1",
      "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/float_add.v",
      "ModuleLine" : 1,
      "ModuleName" : "floatAdd"
     },
     {
      "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
      "InstLine" : 20,
      "InstName" : "avg_add2",
      "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/float_add.v",
      "ModuleLine" : 1,
      "ModuleName" : "floatAdd"
     },
     {
      "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
      "InstLine" : 26,
      "InstName" : "avg_mult0",
      "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/float_mult.v",
      "ModuleLine" : 1,
      "ModuleName" : "floatMult"
     }
    ]
   },
   {
    "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/ave_pool.v",
    "InstLine" : 15,
    "InstName" : "[10].[14].ag",
    "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
    "ModuleLine" : 1,
    "ModuleName" : "avg",
    "SubInsts" : [
     {
      "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
      "InstLine" : 8,
      "InstName" : "avg_add0",
      "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/float_add.v",
      "ModuleLine" : 1,
      "ModuleName" : "floatAdd"
     },
     {
      "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
      "InstLine" : 14,
      "InstName" : "avg_add1",
      "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/float_add.v",
      "ModuleLine" : 1,
      "ModuleName" : "floatAdd"
     },
     {
      "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
      "InstLine" : 20,
      "InstName" : "avg_add2",
      "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/float_add.v",
      "ModuleLine" : 1,
      "ModuleName" : "floatAdd"
     },
     {
      "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
      "InstLine" : 26,
      "InstName" : "avg_mult0",
      "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/float_mult.v",
      "ModuleLine" : 1,
      "ModuleName" : "floatMult"
     }
    ]
   },
   {
    "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/ave_pool.v",
    "InstLine" : 15,
    "InstName" : "[10].[16].ag",
    "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
    "ModuleLine" : 1,
    "ModuleName" : "avg",
    "SubInsts" : [
     {
      "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
      "InstLine" : 8,
      "InstName" : "avg_add0",
      "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/float_add.v",
      "ModuleLine" : 1,
      "ModuleName" : "floatAdd"
     },
     {
      "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
      "InstLine" : 14,
      "InstName" : "avg_add1",
      "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/float_add.v",
      "ModuleLine" : 1,
      "ModuleName" : "floatAdd"
     },
     {
      "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
      "InstLine" : 20,
      "InstName" : "avg_add2",
      "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/float_add.v",
      "ModuleLine" : 1,
      "ModuleName" : "floatAdd"
     },
     {
      "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
      "InstLine" : 26,
      "InstName" : "avg_mult0",
      "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/float_mult.v",
      "ModuleLine" : 1,
      "ModuleName" : "floatMult"
     }
    ]
   },
   {
    "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/ave_pool.v",
    "InstLine" : 15,
    "InstName" : "[10].[18].ag",
    "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
    "ModuleLine" : 1,
    "ModuleName" : "avg",
    "SubInsts" : [
     {
      "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
      "InstLine" : 8,
      "InstName" : "avg_add0",
      "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/float_add.v",
      "ModuleLine" : 1,
      "ModuleName" : "floatAdd"
     },
     {
      "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
      "InstLine" : 14,
      "InstName" : "avg_add1",
      "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/float_add.v",
      "ModuleLine" : 1,
      "ModuleName" : "floatAdd"
     },
     {
      "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
      "InstLine" : 20,
      "InstName" : "avg_add2",
      "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/float_add.v",
      "ModuleLine" : 1,
      "ModuleName" : "floatAdd"
     },
     {
      "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
      "InstLine" : 26,
      "InstName" : "avg_mult0",
      "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/float_mult.v",
      "ModuleLine" : 1,
      "ModuleName" : "floatMult"
     }
    ]
   },
   {
    "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/ave_pool.v",
    "InstLine" : 15,
    "InstName" : "[10].[20].ag",
    "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
    "ModuleLine" : 1,
    "ModuleName" : "avg",
    "SubInsts" : [
     {
      "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
      "InstLine" : 8,
      "InstName" : "avg_add0",
      "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/float_add.v",
      "ModuleLine" : 1,
      "ModuleName" : "floatAdd"
     },
     {
      "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
      "InstLine" : 14,
      "InstName" : "avg_add1",
      "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/float_add.v",
      "ModuleLine" : 1,
      "ModuleName" : "floatAdd"
     },
     {
      "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
      "InstLine" : 20,
      "InstName" : "avg_add2",
      "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/float_add.v",
      "ModuleLine" : 1,
      "ModuleName" : "floatAdd"
     },
     {
      "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
      "InstLine" : 26,
      "InstName" : "avg_mult0",
      "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/float_mult.v",
      "ModuleLine" : 1,
      "ModuleName" : "floatMult"
     }
    ]
   },
   {
    "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/ave_pool.v",
    "InstLine" : 15,
    "InstName" : "[10].[22].ag",
    "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
    "ModuleLine" : 1,
    "ModuleName" : "avg",
    "SubInsts" : [
     {
      "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
      "InstLine" : 8,
      "InstName" : "avg_add0",
      "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/float_add.v",
      "ModuleLine" : 1,
      "ModuleName" : "floatAdd"
     },
     {
      "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
      "InstLine" : 14,
      "InstName" : "avg_add1",
      "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/float_add.v",
      "ModuleLine" : 1,
      "ModuleName" : "floatAdd"
     },
     {
      "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
      "InstLine" : 20,
      "InstName" : "avg_add2",
      "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/float_add.v",
      "ModuleLine" : 1,
      "ModuleName" : "floatAdd"
     },
     {
      "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
      "InstLine" : 26,
      "InstName" : "avg_mult0",
      "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/float_mult.v",
      "ModuleLine" : 1,
      "ModuleName" : "floatMult"
     }
    ]
   },
   {
    "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/ave_pool.v",
    "InstLine" : 15,
    "InstName" : "[10].[24].ag",
    "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
    "ModuleLine" : 1,
    "ModuleName" : "avg",
    "SubInsts" : [
     {
      "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
      "InstLine" : 8,
      "InstName" : "avg_add0",
      "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/float_add.v",
      "ModuleLine" : 1,
      "ModuleName" : "floatAdd"
     },
     {
      "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
      "InstLine" : 14,
      "InstName" : "avg_add1",
      "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/float_add.v",
      "ModuleLine" : 1,
      "ModuleName" : "floatAdd"
     },
     {
      "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
      "InstLine" : 20,
      "InstName" : "avg_add2",
      "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/float_add.v",
      "ModuleLine" : 1,
      "ModuleName" : "floatAdd"
     },
     {
      "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
      "InstLine" : 26,
      "InstName" : "avg_mult0",
      "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/float_mult.v",
      "ModuleLine" : 1,
      "ModuleName" : "floatMult"
     }
    ]
   },
   {
    "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/ave_pool.v",
    "InstLine" : 15,
    "InstName" : "[10].[26].ag",
    "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
    "ModuleLine" : 1,
    "ModuleName" : "avg",
    "SubInsts" : [
     {
      "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
      "InstLine" : 8,
      "InstName" : "avg_add0",
      "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/float_add.v",
      "ModuleLine" : 1,
      "ModuleName" : "floatAdd"
     },
     {
      "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
      "InstLine" : 14,
      "InstName" : "avg_add1",
      "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/float_add.v",
      "ModuleLine" : 1,
      "ModuleName" : "floatAdd"
     },
     {
      "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
      "InstLine" : 20,
      "InstName" : "avg_add2",
      "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/float_add.v",
      "ModuleLine" : 1,
      "ModuleName" : "floatAdd"
     },
     {
      "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
      "InstLine" : 26,
      "InstName" : "avg_mult0",
      "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/float_mult.v",
      "ModuleLine" : 1,
      "ModuleName" : "floatMult"
     }
    ]
   },
   {
    "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/ave_pool.v",
    "InstLine" : 15,
    "InstName" : "[12].[0].ag",
    "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
    "ModuleLine" : 1,
    "ModuleName" : "avg",
    "SubInsts" : [
     {
      "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
      "InstLine" : 8,
      "InstName" : "avg_add0",
      "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/float_add.v",
      "ModuleLine" : 1,
      "ModuleName" : "floatAdd"
     },
     {
      "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
      "InstLine" : 14,
      "InstName" : "avg_add1",
      "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/float_add.v",
      "ModuleLine" : 1,
      "ModuleName" : "floatAdd"
     },
     {
      "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
      "InstLine" : 20,
      "InstName" : "avg_add2",
      "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/float_add.v",
      "ModuleLine" : 1,
      "ModuleName" : "floatAdd"
     },
     {
      "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
      "InstLine" : 26,
      "InstName" : "avg_mult0",
      "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/float_mult.v",
      "ModuleLine" : 1,
      "ModuleName" : "floatMult"
     }
    ]
   },
   {
    "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/ave_pool.v",
    "InstLine" : 15,
    "InstName" : "[12].[2].ag",
    "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
    "ModuleLine" : 1,
    "ModuleName" : "avg",
    "SubInsts" : [
     {
      "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
      "InstLine" : 8,
      "InstName" : "avg_add0",
      "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/float_add.v",
      "ModuleLine" : 1,
      "ModuleName" : "floatAdd"
     },
     {
      "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
      "InstLine" : 14,
      "InstName" : "avg_add1",
      "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/float_add.v",
      "ModuleLine" : 1,
      "ModuleName" : "floatAdd"
     },
     {
      "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
      "InstLine" : 20,
      "InstName" : "avg_add2",
      "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/float_add.v",
      "ModuleLine" : 1,
      "ModuleName" : "floatAdd"
     },
     {
      "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
      "InstLine" : 26,
      "InstName" : "avg_mult0",
      "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/float_mult.v",
      "ModuleLine" : 1,
      "ModuleName" : "floatMult"
     }
    ]
   },
   {
    "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/ave_pool.v",
    "InstLine" : 15,
    "InstName" : "[12].[4].ag",
    "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
    "ModuleLine" : 1,
    "ModuleName" : "avg",
    "SubInsts" : [
     {
      "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
      "InstLine" : 8,
      "InstName" : "avg_add0",
      "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/float_add.v",
      "ModuleLine" : 1,
      "ModuleName" : "floatAdd"
     },
     {
      "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
      "InstLine" : 14,
      "InstName" : "avg_add1",
      "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/float_add.v",
      "ModuleLine" : 1,
      "ModuleName" : "floatAdd"
     },
     {
      "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
      "InstLine" : 20,
      "InstName" : "avg_add2",
      "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/float_add.v",
      "ModuleLine" : 1,
      "ModuleName" : "floatAdd"
     },
     {
      "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
      "InstLine" : 26,
      "InstName" : "avg_mult0",
      "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/float_mult.v",
      "ModuleLine" : 1,
      "ModuleName" : "floatMult"
     }
    ]
   },
   {
    "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/ave_pool.v",
    "InstLine" : 15,
    "InstName" : "[12].[6].ag",
    "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
    "ModuleLine" : 1,
    "ModuleName" : "avg",
    "SubInsts" : [
     {
      "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
      "InstLine" : 8,
      "InstName" : "avg_add0",
      "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/float_add.v",
      "ModuleLine" : 1,
      "ModuleName" : "floatAdd"
     },
     {
      "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
      "InstLine" : 14,
      "InstName" : "avg_add1",
      "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/float_add.v",
      "ModuleLine" : 1,
      "ModuleName" : "floatAdd"
     },
     {
      "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
      "InstLine" : 20,
      "InstName" : "avg_add2",
      "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/float_add.v",
      "ModuleLine" : 1,
      "ModuleName" : "floatAdd"
     },
     {
      "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
      "InstLine" : 26,
      "InstName" : "avg_mult0",
      "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/float_mult.v",
      "ModuleLine" : 1,
      "ModuleName" : "floatMult"
     }
    ]
   },
   {
    "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/ave_pool.v",
    "InstLine" : 15,
    "InstName" : "[12].[8].ag",
    "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
    "ModuleLine" : 1,
    "ModuleName" : "avg",
    "SubInsts" : [
     {
      "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
      "InstLine" : 8,
      "InstName" : "avg_add0",
      "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/float_add.v",
      "ModuleLine" : 1,
      "ModuleName" : "floatAdd"
     },
     {
      "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
      "InstLine" : 14,
      "InstName" : "avg_add1",
      "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/float_add.v",
      "ModuleLine" : 1,
      "ModuleName" : "floatAdd"
     },
     {
      "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
      "InstLine" : 20,
      "InstName" : "avg_add2",
      "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/float_add.v",
      "ModuleLine" : 1,
      "ModuleName" : "floatAdd"
     },
     {
      "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
      "InstLine" : 26,
      "InstName" : "avg_mult0",
      "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/float_mult.v",
      "ModuleLine" : 1,
      "ModuleName" : "floatMult"
     }
    ]
   },
   {
    "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/ave_pool.v",
    "InstLine" : 15,
    "InstName" : "[12].[10].ag",
    "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
    "ModuleLine" : 1,
    "ModuleName" : "avg",
    "SubInsts" : [
     {
      "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
      "InstLine" : 8,
      "InstName" : "avg_add0",
      "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/float_add.v",
      "ModuleLine" : 1,
      "ModuleName" : "floatAdd"
     },
     {
      "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
      "InstLine" : 14,
      "InstName" : "avg_add1",
      "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/float_add.v",
      "ModuleLine" : 1,
      "ModuleName" : "floatAdd"
     },
     {
      "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
      "InstLine" : 20,
      "InstName" : "avg_add2",
      "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/float_add.v",
      "ModuleLine" : 1,
      "ModuleName" : "floatAdd"
     },
     {
      "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
      "InstLine" : 26,
      "InstName" : "avg_mult0",
      "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/float_mult.v",
      "ModuleLine" : 1,
      "ModuleName" : "floatMult"
     }
    ]
   },
   {
    "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/ave_pool.v",
    "InstLine" : 15,
    "InstName" : "[12].[12].ag",
    "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
    "ModuleLine" : 1,
    "ModuleName" : "avg",
    "SubInsts" : [
     {
      "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
      "InstLine" : 8,
      "InstName" : "avg_add0",
      "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/float_add.v",
      "ModuleLine" : 1,
      "ModuleName" : "floatAdd"
     },
     {
      "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
      "InstLine" : 14,
      "InstName" : "avg_add1",
      "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/float_add.v",
      "ModuleLine" : 1,
      "ModuleName" : "floatAdd"
     },
     {
      "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
      "InstLine" : 20,
      "InstName" : "avg_add2",
      "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/float_add.v",
      "ModuleLine" : 1,
      "ModuleName" : "floatAdd"
     },
     {
      "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
      "InstLine" : 26,
      "InstName" : "avg_mult0",
      "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/float_mult.v",
      "ModuleLine" : 1,
      "ModuleName" : "floatMult"
     }
    ]
   },
   {
    "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/ave_pool.v",
    "InstLine" : 15,
    "InstName" : "[12].[14].ag",
    "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
    "ModuleLine" : 1,
    "ModuleName" : "avg",
    "SubInsts" : [
     {
      "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
      "InstLine" : 8,
      "InstName" : "avg_add0",
      "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/float_add.v",
      "ModuleLine" : 1,
      "ModuleName" : "floatAdd"
     },
     {
      "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
      "InstLine" : 14,
      "InstName" : "avg_add1",
      "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/float_add.v",
      "ModuleLine" : 1,
      "ModuleName" : "floatAdd"
     },
     {
      "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
      "InstLine" : 20,
      "InstName" : "avg_add2",
      "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/float_add.v",
      "ModuleLine" : 1,
      "ModuleName" : "floatAdd"
     },
     {
      "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
      "InstLine" : 26,
      "InstName" : "avg_mult0",
      "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/float_mult.v",
      "ModuleLine" : 1,
      "ModuleName" : "floatMult"
     }
    ]
   },
   {
    "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/ave_pool.v",
    "InstLine" : 15,
    "InstName" : "[12].[16].ag",
    "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
    "ModuleLine" : 1,
    "ModuleName" : "avg",
    "SubInsts" : [
     {
      "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
      "InstLine" : 8,
      "InstName" : "avg_add0",
      "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/float_add.v",
      "ModuleLine" : 1,
      "ModuleName" : "floatAdd"
     },
     {
      "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
      "InstLine" : 14,
      "InstName" : "avg_add1",
      "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/float_add.v",
      "ModuleLine" : 1,
      "ModuleName" : "floatAdd"
     },
     {
      "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
      "InstLine" : 20,
      "InstName" : "avg_add2",
      "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/float_add.v",
      "ModuleLine" : 1,
      "ModuleName" : "floatAdd"
     },
     {
      "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
      "InstLine" : 26,
      "InstName" : "avg_mult0",
      "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/float_mult.v",
      "ModuleLine" : 1,
      "ModuleName" : "floatMult"
     }
    ]
   },
   {
    "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/ave_pool.v",
    "InstLine" : 15,
    "InstName" : "[12].[18].ag",
    "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
    "ModuleLine" : 1,
    "ModuleName" : "avg",
    "SubInsts" : [
     {
      "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
      "InstLine" : 8,
      "InstName" : "avg_add0",
      "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/float_add.v",
      "ModuleLine" : 1,
      "ModuleName" : "floatAdd"
     },
     {
      "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
      "InstLine" : 14,
      "InstName" : "avg_add1",
      "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/float_add.v",
      "ModuleLine" : 1,
      "ModuleName" : "floatAdd"
     },
     {
      "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
      "InstLine" : 20,
      "InstName" : "avg_add2",
      "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/float_add.v",
      "ModuleLine" : 1,
      "ModuleName" : "floatAdd"
     },
     {
      "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
      "InstLine" : 26,
      "InstName" : "avg_mult0",
      "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/float_mult.v",
      "ModuleLine" : 1,
      "ModuleName" : "floatMult"
     }
    ]
   },
   {
    "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/ave_pool.v",
    "InstLine" : 15,
    "InstName" : "[12].[20].ag",
    "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
    "ModuleLine" : 1,
    "ModuleName" : "avg",
    "SubInsts" : [
     {
      "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
      "InstLine" : 8,
      "InstName" : "avg_add0",
      "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/float_add.v",
      "ModuleLine" : 1,
      "ModuleName" : "floatAdd"
     },
     {
      "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
      "InstLine" : 14,
      "InstName" : "avg_add1",
      "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/float_add.v",
      "ModuleLine" : 1,
      "ModuleName" : "floatAdd"
     },
     {
      "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
      "InstLine" : 20,
      "InstName" : "avg_add2",
      "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/float_add.v",
      "ModuleLine" : 1,
      "ModuleName" : "floatAdd"
     },
     {
      "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
      "InstLine" : 26,
      "InstName" : "avg_mult0",
      "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/float_mult.v",
      "ModuleLine" : 1,
      "ModuleName" : "floatMult"
     }
    ]
   },
   {
    "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/ave_pool.v",
    "InstLine" : 15,
    "InstName" : "[12].[22].ag",
    "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
    "ModuleLine" : 1,
    "ModuleName" : "avg",
    "SubInsts" : [
     {
      "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
      "InstLine" : 8,
      "InstName" : "avg_add0",
      "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/float_add.v",
      "ModuleLine" : 1,
      "ModuleName" : "floatAdd"
     },
     {
      "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
      "InstLine" : 14,
      "InstName" : "avg_add1",
      "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/float_add.v",
      "ModuleLine" : 1,
      "ModuleName" : "floatAdd"
     },
     {
      "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
      "InstLine" : 20,
      "InstName" : "avg_add2",
      "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/float_add.v",
      "ModuleLine" : 1,
      "ModuleName" : "floatAdd"
     },
     {
      "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
      "InstLine" : 26,
      "InstName" : "avg_mult0",
      "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/float_mult.v",
      "ModuleLine" : 1,
      "ModuleName" : "floatMult"
     }
    ]
   },
   {
    "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/ave_pool.v",
    "InstLine" : 15,
    "InstName" : "[12].[24].ag",
    "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
    "ModuleLine" : 1,
    "ModuleName" : "avg",
    "SubInsts" : [
     {
      "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
      "InstLine" : 8,
      "InstName" : "avg_add0",
      "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/float_add.v",
      "ModuleLine" : 1,
      "ModuleName" : "floatAdd"
     },
     {
      "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
      "InstLine" : 14,
      "InstName" : "avg_add1",
      "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/float_add.v",
      "ModuleLine" : 1,
      "ModuleName" : "floatAdd"
     },
     {
      "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
      "InstLine" : 20,
      "InstName" : "avg_add2",
      "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/float_add.v",
      "ModuleLine" : 1,
      "ModuleName" : "floatAdd"
     },
     {
      "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
      "InstLine" : 26,
      "InstName" : "avg_mult0",
      "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/float_mult.v",
      "ModuleLine" : 1,
      "ModuleName" : "floatMult"
     }
    ]
   },
   {
    "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/ave_pool.v",
    "InstLine" : 15,
    "InstName" : "[12].[26].ag",
    "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
    "ModuleLine" : 1,
    "ModuleName" : "avg",
    "SubInsts" : [
     {
      "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
      "InstLine" : 8,
      "InstName" : "avg_add0",
      "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/float_add.v",
      "ModuleLine" : 1,
      "ModuleName" : "floatAdd"
     },
     {
      "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
      "InstLine" : 14,
      "InstName" : "avg_add1",
      "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/float_add.v",
      "ModuleLine" : 1,
      "ModuleName" : "floatAdd"
     },
     {
      "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
      "InstLine" : 20,
      "InstName" : "avg_add2",
      "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/float_add.v",
      "ModuleLine" : 1,
      "ModuleName" : "floatAdd"
     },
     {
      "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
      "InstLine" : 26,
      "InstName" : "avg_mult0",
      "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/float_mult.v",
      "ModuleLine" : 1,
      "ModuleName" : "floatMult"
     }
    ]
   },
   {
    "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/ave_pool.v",
    "InstLine" : 15,
    "InstName" : "[14].[0].ag",
    "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
    "ModuleLine" : 1,
    "ModuleName" : "avg",
    "SubInsts" : [
     {
      "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
      "InstLine" : 8,
      "InstName" : "avg_add0",
      "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/float_add.v",
      "ModuleLine" : 1,
      "ModuleName" : "floatAdd"
     },
     {
      "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
      "InstLine" : 14,
      "InstName" : "avg_add1",
      "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/float_add.v",
      "ModuleLine" : 1,
      "ModuleName" : "floatAdd"
     },
     {
      "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
      "InstLine" : 20,
      "InstName" : "avg_add2",
      "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/float_add.v",
      "ModuleLine" : 1,
      "ModuleName" : "floatAdd"
     },
     {
      "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
      "InstLine" : 26,
      "InstName" : "avg_mult0",
      "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/float_mult.v",
      "ModuleLine" : 1,
      "ModuleName" : "floatMult"
     }
    ]
   },
   {
    "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/ave_pool.v",
    "InstLine" : 15,
    "InstName" : "[14].[2].ag",
    "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
    "ModuleLine" : 1,
    "ModuleName" : "avg",
    "SubInsts" : [
     {
      "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
      "InstLine" : 8,
      "InstName" : "avg_add0",
      "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/float_add.v",
      "ModuleLine" : 1,
      "ModuleName" : "floatAdd"
     },
     {
      "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
      "InstLine" : 14,
      "InstName" : "avg_add1",
      "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/float_add.v",
      "ModuleLine" : 1,
      "ModuleName" : "floatAdd"
     },
     {
      "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
      "InstLine" : 20,
      "InstName" : "avg_add2",
      "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/float_add.v",
      "ModuleLine" : 1,
      "ModuleName" : "floatAdd"
     },
     {
      "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
      "InstLine" : 26,
      "InstName" : "avg_mult0",
      "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/float_mult.v",
      "ModuleLine" : 1,
      "ModuleName" : "floatMult"
     }
    ]
   },
   {
    "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/ave_pool.v",
    "InstLine" : 15,
    "InstName" : "[14].[4].ag",
    "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
    "ModuleLine" : 1,
    "ModuleName" : "avg",
    "SubInsts" : [
     {
      "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
      "InstLine" : 8,
      "InstName" : "avg_add0",
      "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/float_add.v",
      "ModuleLine" : 1,
      "ModuleName" : "floatAdd"
     },
     {
      "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
      "InstLine" : 14,
      "InstName" : "avg_add1",
      "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/float_add.v",
      "ModuleLine" : 1,
      "ModuleName" : "floatAdd"
     },
     {
      "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
      "InstLine" : 20,
      "InstName" : "avg_add2",
      "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/float_add.v",
      "ModuleLine" : 1,
      "ModuleName" : "floatAdd"
     },
     {
      "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
      "InstLine" : 26,
      "InstName" : "avg_mult0",
      "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/float_mult.v",
      "ModuleLine" : 1,
      "ModuleName" : "floatMult"
     }
    ]
   },
   {
    "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/ave_pool.v",
    "InstLine" : 15,
    "InstName" : "[14].[6].ag",
    "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
    "ModuleLine" : 1,
    "ModuleName" : "avg",
    "SubInsts" : [
     {
      "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
      "InstLine" : 8,
      "InstName" : "avg_add0",
      "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/float_add.v",
      "ModuleLine" : 1,
      "ModuleName" : "floatAdd"
     },
     {
      "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
      "InstLine" : 14,
      "InstName" : "avg_add1",
      "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/float_add.v",
      "ModuleLine" : 1,
      "ModuleName" : "floatAdd"
     },
     {
      "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
      "InstLine" : 20,
      "InstName" : "avg_add2",
      "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/float_add.v",
      "ModuleLine" : 1,
      "ModuleName" : "floatAdd"
     },
     {
      "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
      "InstLine" : 26,
      "InstName" : "avg_mult0",
      "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/float_mult.v",
      "ModuleLine" : 1,
      "ModuleName" : "floatMult"
     }
    ]
   },
   {
    "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/ave_pool.v",
    "InstLine" : 15,
    "InstName" : "[14].[8].ag",
    "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
    "ModuleLine" : 1,
    "ModuleName" : "avg",
    "SubInsts" : [
     {
      "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
      "InstLine" : 8,
      "InstName" : "avg_add0",
      "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/float_add.v",
      "ModuleLine" : 1,
      "ModuleName" : "floatAdd"
     },
     {
      "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
      "InstLine" : 14,
      "InstName" : "avg_add1",
      "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/float_add.v",
      "ModuleLine" : 1,
      "ModuleName" : "floatAdd"
     },
     {
      "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
      "InstLine" : 20,
      "InstName" : "avg_add2",
      "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/float_add.v",
      "ModuleLine" : 1,
      "ModuleName" : "floatAdd"
     },
     {
      "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
      "InstLine" : 26,
      "InstName" : "avg_mult0",
      "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/float_mult.v",
      "ModuleLine" : 1,
      "ModuleName" : "floatMult"
     }
    ]
   },
   {
    "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/ave_pool.v",
    "InstLine" : 15,
    "InstName" : "[14].[10].ag",
    "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
    "ModuleLine" : 1,
    "ModuleName" : "avg",
    "SubInsts" : [
     {
      "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
      "InstLine" : 8,
      "InstName" : "avg_add0",
      "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/float_add.v",
      "ModuleLine" : 1,
      "ModuleName" : "floatAdd"
     },
     {
      "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
      "InstLine" : 14,
      "InstName" : "avg_add1",
      "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/float_add.v",
      "ModuleLine" : 1,
      "ModuleName" : "floatAdd"
     },
     {
      "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
      "InstLine" : 20,
      "InstName" : "avg_add2",
      "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/float_add.v",
      "ModuleLine" : 1,
      "ModuleName" : "floatAdd"
     },
     {
      "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
      "InstLine" : 26,
      "InstName" : "avg_mult0",
      "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/float_mult.v",
      "ModuleLine" : 1,
      "ModuleName" : "floatMult"
     }
    ]
   },
   {
    "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/ave_pool.v",
    "InstLine" : 15,
    "InstName" : "[14].[12].ag",
    "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
    "ModuleLine" : 1,
    "ModuleName" : "avg",
    "SubInsts" : [
     {
      "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
      "InstLine" : 8,
      "InstName" : "avg_add0",
      "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/float_add.v",
      "ModuleLine" : 1,
      "ModuleName" : "floatAdd"
     },
     {
      "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
      "InstLine" : 14,
      "InstName" : "avg_add1",
      "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/float_add.v",
      "ModuleLine" : 1,
      "ModuleName" : "floatAdd"
     },
     {
      "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
      "InstLine" : 20,
      "InstName" : "avg_add2",
      "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/float_add.v",
      "ModuleLine" : 1,
      "ModuleName" : "floatAdd"
     },
     {
      "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
      "InstLine" : 26,
      "InstName" : "avg_mult0",
      "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/float_mult.v",
      "ModuleLine" : 1,
      "ModuleName" : "floatMult"
     }
    ]
   },
   {
    "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/ave_pool.v",
    "InstLine" : 15,
    "InstName" : "[14].[14].ag",
    "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
    "ModuleLine" : 1,
    "ModuleName" : "avg",
    "SubInsts" : [
     {
      "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
      "InstLine" : 8,
      "InstName" : "avg_add0",
      "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/float_add.v",
      "ModuleLine" : 1,
      "ModuleName" : "floatAdd"
     },
     {
      "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
      "InstLine" : 14,
      "InstName" : "avg_add1",
      "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/float_add.v",
      "ModuleLine" : 1,
      "ModuleName" : "floatAdd"
     },
     {
      "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
      "InstLine" : 20,
      "InstName" : "avg_add2",
      "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/float_add.v",
      "ModuleLine" : 1,
      "ModuleName" : "floatAdd"
     },
     {
      "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
      "InstLine" : 26,
      "InstName" : "avg_mult0",
      "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/float_mult.v",
      "ModuleLine" : 1,
      "ModuleName" : "floatMult"
     }
    ]
   },
   {
    "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/ave_pool.v",
    "InstLine" : 15,
    "InstName" : "[14].[16].ag",
    "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
    "ModuleLine" : 1,
    "ModuleName" : "avg",
    "SubInsts" : [
     {
      "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
      "InstLine" : 8,
      "InstName" : "avg_add0",
      "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/float_add.v",
      "ModuleLine" : 1,
      "ModuleName" : "floatAdd"
     },
     {
      "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
      "InstLine" : 14,
      "InstName" : "avg_add1",
      "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/float_add.v",
      "ModuleLine" : 1,
      "ModuleName" : "floatAdd"
     },
     {
      "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
      "InstLine" : 20,
      "InstName" : "avg_add2",
      "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/float_add.v",
      "ModuleLine" : 1,
      "ModuleName" : "floatAdd"
     },
     {
      "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
      "InstLine" : 26,
      "InstName" : "avg_mult0",
      "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/float_mult.v",
      "ModuleLine" : 1,
      "ModuleName" : "floatMult"
     }
    ]
   },
   {
    "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/ave_pool.v",
    "InstLine" : 15,
    "InstName" : "[14].[18].ag",
    "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
    "ModuleLine" : 1,
    "ModuleName" : "avg",
    "SubInsts" : [
     {
      "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
      "InstLine" : 8,
      "InstName" : "avg_add0",
      "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/float_add.v",
      "ModuleLine" : 1,
      "ModuleName" : "floatAdd"
     },
     {
      "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
      "InstLine" : 14,
      "InstName" : "avg_add1",
      "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/float_add.v",
      "ModuleLine" : 1,
      "ModuleName" : "floatAdd"
     },
     {
      "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
      "InstLine" : 20,
      "InstName" : "avg_add2",
      "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/float_add.v",
      "ModuleLine" : 1,
      "ModuleName" : "floatAdd"
     },
     {
      "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
      "InstLine" : 26,
      "InstName" : "avg_mult0",
      "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/float_mult.v",
      "ModuleLine" : 1,
      "ModuleName" : "floatMult"
     }
    ]
   },
   {
    "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/ave_pool.v",
    "InstLine" : 15,
    "InstName" : "[14].[20].ag",
    "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
    "ModuleLine" : 1,
    "ModuleName" : "avg",
    "SubInsts" : [
     {
      "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
      "InstLine" : 8,
      "InstName" : "avg_add0",
      "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/float_add.v",
      "ModuleLine" : 1,
      "ModuleName" : "floatAdd"
     },
     {
      "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
      "InstLine" : 14,
      "InstName" : "avg_add1",
      "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/float_add.v",
      "ModuleLine" : 1,
      "ModuleName" : "floatAdd"
     },
     {
      "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
      "InstLine" : 20,
      "InstName" : "avg_add2",
      "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/float_add.v",
      "ModuleLine" : 1,
      "ModuleName" : "floatAdd"
     },
     {
      "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
      "InstLine" : 26,
      "InstName" : "avg_mult0",
      "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/float_mult.v",
      "ModuleLine" : 1,
      "ModuleName" : "floatMult"
     }
    ]
   },
   {
    "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/ave_pool.v",
    "InstLine" : 15,
    "InstName" : "[14].[22].ag",
    "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
    "ModuleLine" : 1,
    "ModuleName" : "avg",
    "SubInsts" : [
     {
      "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
      "InstLine" : 8,
      "InstName" : "avg_add0",
      "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/float_add.v",
      "ModuleLine" : 1,
      "ModuleName" : "floatAdd"
     },
     {
      "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
      "InstLine" : 14,
      "InstName" : "avg_add1",
      "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/float_add.v",
      "ModuleLine" : 1,
      "ModuleName" : "floatAdd"
     },
     {
      "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
      "InstLine" : 20,
      "InstName" : "avg_add2",
      "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/float_add.v",
      "ModuleLine" : 1,
      "ModuleName" : "floatAdd"
     },
     {
      "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
      "InstLine" : 26,
      "InstName" : "avg_mult0",
      "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/float_mult.v",
      "ModuleLine" : 1,
      "ModuleName" : "floatMult"
     }
    ]
   },
   {
    "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/ave_pool.v",
    "InstLine" : 15,
    "InstName" : "[14].[24].ag",
    "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
    "ModuleLine" : 1,
    "ModuleName" : "avg",
    "SubInsts" : [
     {
      "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
      "InstLine" : 8,
      "InstName" : "avg_add0",
      "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/float_add.v",
      "ModuleLine" : 1,
      "ModuleName" : "floatAdd"
     },
     {
      "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
      "InstLine" : 14,
      "InstName" : "avg_add1",
      "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/float_add.v",
      "ModuleLine" : 1,
      "ModuleName" : "floatAdd"
     },
     {
      "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
      "InstLine" : 20,
      "InstName" : "avg_add2",
      "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/float_add.v",
      "ModuleLine" : 1,
      "ModuleName" : "floatAdd"
     },
     {
      "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
      "InstLine" : 26,
      "InstName" : "avg_mult0",
      "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/float_mult.v",
      "ModuleLine" : 1,
      "ModuleName" : "floatMult"
     }
    ]
   },
   {
    "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/ave_pool.v",
    "InstLine" : 15,
    "InstName" : "[14].[26].ag",
    "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
    "ModuleLine" : 1,
    "ModuleName" : "avg",
    "SubInsts" : [
     {
      "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
      "InstLine" : 8,
      "InstName" : "avg_add0",
      "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/float_add.v",
      "ModuleLine" : 1,
      "ModuleName" : "floatAdd"
     },
     {
      "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
      "InstLine" : 14,
      "InstName" : "avg_add1",
      "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/float_add.v",
      "ModuleLine" : 1,
      "ModuleName" : "floatAdd"
     },
     {
      "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
      "InstLine" : 20,
      "InstName" : "avg_add2",
      "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/float_add.v",
      "ModuleLine" : 1,
      "ModuleName" : "floatAdd"
     },
     {
      "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
      "InstLine" : 26,
      "InstName" : "avg_mult0",
      "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/float_mult.v",
      "ModuleLine" : 1,
      "ModuleName" : "floatMult"
     }
    ]
   },
   {
    "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/ave_pool.v",
    "InstLine" : 15,
    "InstName" : "[16].[0].ag",
    "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
    "ModuleLine" : 1,
    "ModuleName" : "avg",
    "SubInsts" : [
     {
      "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
      "InstLine" : 8,
      "InstName" : "avg_add0",
      "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/float_add.v",
      "ModuleLine" : 1,
      "ModuleName" : "floatAdd"
     },
     {
      "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
      "InstLine" : 14,
      "InstName" : "avg_add1",
      "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/float_add.v",
      "ModuleLine" : 1,
      "ModuleName" : "floatAdd"
     },
     {
      "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
      "InstLine" : 20,
      "InstName" : "avg_add2",
      "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/float_add.v",
      "ModuleLine" : 1,
      "ModuleName" : "floatAdd"
     },
     {
      "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
      "InstLine" : 26,
      "InstName" : "avg_mult0",
      "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/float_mult.v",
      "ModuleLine" : 1,
      "ModuleName" : "floatMult"
     }
    ]
   },
   {
    "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/ave_pool.v",
    "InstLine" : 15,
    "InstName" : "[16].[2].ag",
    "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
    "ModuleLine" : 1,
    "ModuleName" : "avg",
    "SubInsts" : [
     {
      "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
      "InstLine" : 8,
      "InstName" : "avg_add0",
      "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/float_add.v",
      "ModuleLine" : 1,
      "ModuleName" : "floatAdd"
     },
     {
      "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
      "InstLine" : 14,
      "InstName" : "avg_add1",
      "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/float_add.v",
      "ModuleLine" : 1,
      "ModuleName" : "floatAdd"
     },
     {
      "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
      "InstLine" : 20,
      "InstName" : "avg_add2",
      "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/float_add.v",
      "ModuleLine" : 1,
      "ModuleName" : "floatAdd"
     },
     {
      "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
      "InstLine" : 26,
      "InstName" : "avg_mult0",
      "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/float_mult.v",
      "ModuleLine" : 1,
      "ModuleName" : "floatMult"
     }
    ]
   },
   {
    "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/ave_pool.v",
    "InstLine" : 15,
    "InstName" : "[16].[4].ag",
    "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
    "ModuleLine" : 1,
    "ModuleName" : "avg",
    "SubInsts" : [
     {
      "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
      "InstLine" : 8,
      "InstName" : "avg_add0",
      "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/float_add.v",
      "ModuleLine" : 1,
      "ModuleName" : "floatAdd"
     },
     {
      "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
      "InstLine" : 14,
      "InstName" : "avg_add1",
      "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/float_add.v",
      "ModuleLine" : 1,
      "ModuleName" : "floatAdd"
     },
     {
      "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
      "InstLine" : 20,
      "InstName" : "avg_add2",
      "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/float_add.v",
      "ModuleLine" : 1,
      "ModuleName" : "floatAdd"
     },
     {
      "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
      "InstLine" : 26,
      "InstName" : "avg_mult0",
      "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/float_mult.v",
      "ModuleLine" : 1,
      "ModuleName" : "floatMult"
     }
    ]
   },
   {
    "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/ave_pool.v",
    "InstLine" : 15,
    "InstName" : "[16].[6].ag",
    "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
    "ModuleLine" : 1,
    "ModuleName" : "avg",
    "SubInsts" : [
     {
      "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
      "InstLine" : 8,
      "InstName" : "avg_add0",
      "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/float_add.v",
      "ModuleLine" : 1,
      "ModuleName" : "floatAdd"
     },
     {
      "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
      "InstLine" : 14,
      "InstName" : "avg_add1",
      "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/float_add.v",
      "ModuleLine" : 1,
      "ModuleName" : "floatAdd"
     },
     {
      "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
      "InstLine" : 20,
      "InstName" : "avg_add2",
      "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/float_add.v",
      "ModuleLine" : 1,
      "ModuleName" : "floatAdd"
     },
     {
      "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
      "InstLine" : 26,
      "InstName" : "avg_mult0",
      "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/float_mult.v",
      "ModuleLine" : 1,
      "ModuleName" : "floatMult"
     }
    ]
   },
   {
    "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/ave_pool.v",
    "InstLine" : 15,
    "InstName" : "[16].[8].ag",
    "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
    "ModuleLine" : 1,
    "ModuleName" : "avg",
    "SubInsts" : [
     {
      "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
      "InstLine" : 8,
      "InstName" : "avg_add0",
      "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/float_add.v",
      "ModuleLine" : 1,
      "ModuleName" : "floatAdd"
     },
     {
      "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
      "InstLine" : 14,
      "InstName" : "avg_add1",
      "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/float_add.v",
      "ModuleLine" : 1,
      "ModuleName" : "floatAdd"
     },
     {
      "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
      "InstLine" : 20,
      "InstName" : "avg_add2",
      "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/float_add.v",
      "ModuleLine" : 1,
      "ModuleName" : "floatAdd"
     },
     {
      "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
      "InstLine" : 26,
      "InstName" : "avg_mult0",
      "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/float_mult.v",
      "ModuleLine" : 1,
      "ModuleName" : "floatMult"
     }
    ]
   },
   {
    "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/ave_pool.v",
    "InstLine" : 15,
    "InstName" : "[16].[10].ag",
    "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
    "ModuleLine" : 1,
    "ModuleName" : "avg",
    "SubInsts" : [
     {
      "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
      "InstLine" : 8,
      "InstName" : "avg_add0",
      "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/float_add.v",
      "ModuleLine" : 1,
      "ModuleName" : "floatAdd"
     },
     {
      "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
      "InstLine" : 14,
      "InstName" : "avg_add1",
      "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/float_add.v",
      "ModuleLine" : 1,
      "ModuleName" : "floatAdd"
     },
     {
      "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
      "InstLine" : 20,
      "InstName" : "avg_add2",
      "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/float_add.v",
      "ModuleLine" : 1,
      "ModuleName" : "floatAdd"
     },
     {
      "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
      "InstLine" : 26,
      "InstName" : "avg_mult0",
      "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/float_mult.v",
      "ModuleLine" : 1,
      "ModuleName" : "floatMult"
     }
    ]
   },
   {
    "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/ave_pool.v",
    "InstLine" : 15,
    "InstName" : "[16].[12].ag",
    "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
    "ModuleLine" : 1,
    "ModuleName" : "avg",
    "SubInsts" : [
     {
      "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
      "InstLine" : 8,
      "InstName" : "avg_add0",
      "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/float_add.v",
      "ModuleLine" : 1,
      "ModuleName" : "floatAdd"
     },
     {
      "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
      "InstLine" : 14,
      "InstName" : "avg_add1",
      "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/float_add.v",
      "ModuleLine" : 1,
      "ModuleName" : "floatAdd"
     },
     {
      "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
      "InstLine" : 20,
      "InstName" : "avg_add2",
      "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/float_add.v",
      "ModuleLine" : 1,
      "ModuleName" : "floatAdd"
     },
     {
      "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
      "InstLine" : 26,
      "InstName" : "avg_mult0",
      "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/float_mult.v",
      "ModuleLine" : 1,
      "ModuleName" : "floatMult"
     }
    ]
   },
   {
    "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/ave_pool.v",
    "InstLine" : 15,
    "InstName" : "[16].[14].ag",
    "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
    "ModuleLine" : 1,
    "ModuleName" : "avg",
    "SubInsts" : [
     {
      "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
      "InstLine" : 8,
      "InstName" : "avg_add0",
      "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/float_add.v",
      "ModuleLine" : 1,
      "ModuleName" : "floatAdd"
     },
     {
      "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
      "InstLine" : 14,
      "InstName" : "avg_add1",
      "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/float_add.v",
      "ModuleLine" : 1,
      "ModuleName" : "floatAdd"
     },
     {
      "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
      "InstLine" : 20,
      "InstName" : "avg_add2",
      "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/float_add.v",
      "ModuleLine" : 1,
      "ModuleName" : "floatAdd"
     },
     {
      "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
      "InstLine" : 26,
      "InstName" : "avg_mult0",
      "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/float_mult.v",
      "ModuleLine" : 1,
      "ModuleName" : "floatMult"
     }
    ]
   },
   {
    "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/ave_pool.v",
    "InstLine" : 15,
    "InstName" : "[16].[16].ag",
    "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
    "ModuleLine" : 1,
    "ModuleName" : "avg",
    "SubInsts" : [
     {
      "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
      "InstLine" : 8,
      "InstName" : "avg_add0",
      "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/float_add.v",
      "ModuleLine" : 1,
      "ModuleName" : "floatAdd"
     },
     {
      "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
      "InstLine" : 14,
      "InstName" : "avg_add1",
      "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/float_add.v",
      "ModuleLine" : 1,
      "ModuleName" : "floatAdd"
     },
     {
      "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
      "InstLine" : 20,
      "InstName" : "avg_add2",
      "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/float_add.v",
      "ModuleLine" : 1,
      "ModuleName" : "floatAdd"
     },
     {
      "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
      "InstLine" : 26,
      "InstName" : "avg_mult0",
      "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/float_mult.v",
      "ModuleLine" : 1,
      "ModuleName" : "floatMult"
     }
    ]
   },
   {
    "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/ave_pool.v",
    "InstLine" : 15,
    "InstName" : "[16].[18].ag",
    "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
    "ModuleLine" : 1,
    "ModuleName" : "avg",
    "SubInsts" : [
     {
      "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
      "InstLine" : 8,
      "InstName" : "avg_add0",
      "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/float_add.v",
      "ModuleLine" : 1,
      "ModuleName" : "floatAdd"
     },
     {
      "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
      "InstLine" : 14,
      "InstName" : "avg_add1",
      "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/float_add.v",
      "ModuleLine" : 1,
      "ModuleName" : "floatAdd"
     },
     {
      "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
      "InstLine" : 20,
      "InstName" : "avg_add2",
      "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/float_add.v",
      "ModuleLine" : 1,
      "ModuleName" : "floatAdd"
     },
     {
      "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
      "InstLine" : 26,
      "InstName" : "avg_mult0",
      "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/float_mult.v",
      "ModuleLine" : 1,
      "ModuleName" : "floatMult"
     }
    ]
   },
   {
    "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/ave_pool.v",
    "InstLine" : 15,
    "InstName" : "[16].[20].ag",
    "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
    "ModuleLine" : 1,
    "ModuleName" : "avg",
    "SubInsts" : [
     {
      "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
      "InstLine" : 8,
      "InstName" : "avg_add0",
      "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/float_add.v",
      "ModuleLine" : 1,
      "ModuleName" : "floatAdd"
     },
     {
      "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
      "InstLine" : 14,
      "InstName" : "avg_add1",
      "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/float_add.v",
      "ModuleLine" : 1,
      "ModuleName" : "floatAdd"
     },
     {
      "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
      "InstLine" : 20,
      "InstName" : "avg_add2",
      "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/float_add.v",
      "ModuleLine" : 1,
      "ModuleName" : "floatAdd"
     },
     {
      "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
      "InstLine" : 26,
      "InstName" : "avg_mult0",
      "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/float_mult.v",
      "ModuleLine" : 1,
      "ModuleName" : "floatMult"
     }
    ]
   },
   {
    "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/ave_pool.v",
    "InstLine" : 15,
    "InstName" : "[16].[22].ag",
    "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
    "ModuleLine" : 1,
    "ModuleName" : "avg",
    "SubInsts" : [
     {
      "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
      "InstLine" : 8,
      "InstName" : "avg_add0",
      "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/float_add.v",
      "ModuleLine" : 1,
      "ModuleName" : "floatAdd"
     },
     {
      "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
      "InstLine" : 14,
      "InstName" : "avg_add1",
      "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/float_add.v",
      "ModuleLine" : 1,
      "ModuleName" : "floatAdd"
     },
     {
      "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
      "InstLine" : 20,
      "InstName" : "avg_add2",
      "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/float_add.v",
      "ModuleLine" : 1,
      "ModuleName" : "floatAdd"
     },
     {
      "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
      "InstLine" : 26,
      "InstName" : "avg_mult0",
      "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/float_mult.v",
      "ModuleLine" : 1,
      "ModuleName" : "floatMult"
     }
    ]
   },
   {
    "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/ave_pool.v",
    "InstLine" : 15,
    "InstName" : "[16].[24].ag",
    "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
    "ModuleLine" : 1,
    "ModuleName" : "avg",
    "SubInsts" : [
     {
      "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
      "InstLine" : 8,
      "InstName" : "avg_add0",
      "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/float_add.v",
      "ModuleLine" : 1,
      "ModuleName" : "floatAdd"
     },
     {
      "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
      "InstLine" : 14,
      "InstName" : "avg_add1",
      "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/float_add.v",
      "ModuleLine" : 1,
      "ModuleName" : "floatAdd"
     },
     {
      "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
      "InstLine" : 20,
      "InstName" : "avg_add2",
      "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/float_add.v",
      "ModuleLine" : 1,
      "ModuleName" : "floatAdd"
     },
     {
      "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
      "InstLine" : 26,
      "InstName" : "avg_mult0",
      "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/float_mult.v",
      "ModuleLine" : 1,
      "ModuleName" : "floatMult"
     }
    ]
   },
   {
    "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/ave_pool.v",
    "InstLine" : 15,
    "InstName" : "[16].[26].ag",
    "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
    "ModuleLine" : 1,
    "ModuleName" : "avg",
    "SubInsts" : [
     {
      "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
      "InstLine" : 8,
      "InstName" : "avg_add0",
      "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/float_add.v",
      "ModuleLine" : 1,
      "ModuleName" : "floatAdd"
     },
     {
      "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
      "InstLine" : 14,
      "InstName" : "avg_add1",
      "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/float_add.v",
      "ModuleLine" : 1,
      "ModuleName" : "floatAdd"
     },
     {
      "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
      "InstLine" : 20,
      "InstName" : "avg_add2",
      "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/float_add.v",
      "ModuleLine" : 1,
      "ModuleName" : "floatAdd"
     },
     {
      "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
      "InstLine" : 26,
      "InstName" : "avg_mult0",
      "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/float_mult.v",
      "ModuleLine" : 1,
      "ModuleName" : "floatMult"
     }
    ]
   },
   {
    "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/ave_pool.v",
    "InstLine" : 15,
    "InstName" : "[18].[0].ag",
    "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
    "ModuleLine" : 1,
    "ModuleName" : "avg",
    "SubInsts" : [
     {
      "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
      "InstLine" : 8,
      "InstName" : "avg_add0",
      "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/float_add.v",
      "ModuleLine" : 1,
      "ModuleName" : "floatAdd"
     },
     {
      "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
      "InstLine" : 14,
      "InstName" : "avg_add1",
      "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/float_add.v",
      "ModuleLine" : 1,
      "ModuleName" : "floatAdd"
     },
     {
      "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
      "InstLine" : 20,
      "InstName" : "avg_add2",
      "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/float_add.v",
      "ModuleLine" : 1,
      "ModuleName" : "floatAdd"
     },
     {
      "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
      "InstLine" : 26,
      "InstName" : "avg_mult0",
      "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/float_mult.v",
      "ModuleLine" : 1,
      "ModuleName" : "floatMult"
     }
    ]
   },
   {
    "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/ave_pool.v",
    "InstLine" : 15,
    "InstName" : "[18].[2].ag",
    "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
    "ModuleLine" : 1,
    "ModuleName" : "avg",
    "SubInsts" : [
     {
      "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
      "InstLine" : 8,
      "InstName" : "avg_add0",
      "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/float_add.v",
      "ModuleLine" : 1,
      "ModuleName" : "floatAdd"
     },
     {
      "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
      "InstLine" : 14,
      "InstName" : "avg_add1",
      "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/float_add.v",
      "ModuleLine" : 1,
      "ModuleName" : "floatAdd"
     },
     {
      "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
      "InstLine" : 20,
      "InstName" : "avg_add2",
      "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/float_add.v",
      "ModuleLine" : 1,
      "ModuleName" : "floatAdd"
     },
     {
      "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
      "InstLine" : 26,
      "InstName" : "avg_mult0",
      "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/float_mult.v",
      "ModuleLine" : 1,
      "ModuleName" : "floatMult"
     }
    ]
   },
   {
    "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/ave_pool.v",
    "InstLine" : 15,
    "InstName" : "[18].[4].ag",
    "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
    "ModuleLine" : 1,
    "ModuleName" : "avg",
    "SubInsts" : [
     {
      "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
      "InstLine" : 8,
      "InstName" : "avg_add0",
      "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/float_add.v",
      "ModuleLine" : 1,
      "ModuleName" : "floatAdd"
     },
     {
      "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
      "InstLine" : 14,
      "InstName" : "avg_add1",
      "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/float_add.v",
      "ModuleLine" : 1,
      "ModuleName" : "floatAdd"
     },
     {
      "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
      "InstLine" : 20,
      "InstName" : "avg_add2",
      "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/float_add.v",
      "ModuleLine" : 1,
      "ModuleName" : "floatAdd"
     },
     {
      "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
      "InstLine" : 26,
      "InstName" : "avg_mult0",
      "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/float_mult.v",
      "ModuleLine" : 1,
      "ModuleName" : "floatMult"
     }
    ]
   },
   {
    "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/ave_pool.v",
    "InstLine" : 15,
    "InstName" : "[18].[6].ag",
    "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
    "ModuleLine" : 1,
    "ModuleName" : "avg",
    "SubInsts" : [
     {
      "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
      "InstLine" : 8,
      "InstName" : "avg_add0",
      "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/float_add.v",
      "ModuleLine" : 1,
      "ModuleName" : "floatAdd"
     },
     {
      "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
      "InstLine" : 14,
      "InstName" : "avg_add1",
      "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/float_add.v",
      "ModuleLine" : 1,
      "ModuleName" : "floatAdd"
     },
     {
      "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
      "InstLine" : 20,
      "InstName" : "avg_add2",
      "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/float_add.v",
      "ModuleLine" : 1,
      "ModuleName" : "floatAdd"
     },
     {
      "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
      "InstLine" : 26,
      "InstName" : "avg_mult0",
      "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/float_mult.v",
      "ModuleLine" : 1,
      "ModuleName" : "floatMult"
     }
    ]
   },
   {
    "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/ave_pool.v",
    "InstLine" : 15,
    "InstName" : "[18].[8].ag",
    "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
    "ModuleLine" : 1,
    "ModuleName" : "avg",
    "SubInsts" : [
     {
      "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
      "InstLine" : 8,
      "InstName" : "avg_add0",
      "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/float_add.v",
      "ModuleLine" : 1,
      "ModuleName" : "floatAdd"
     },
     {
      "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
      "InstLine" : 14,
      "InstName" : "avg_add1",
      "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/float_add.v",
      "ModuleLine" : 1,
      "ModuleName" : "floatAdd"
     },
     {
      "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
      "InstLine" : 20,
      "InstName" : "avg_add2",
      "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/float_add.v",
      "ModuleLine" : 1,
      "ModuleName" : "floatAdd"
     },
     {
      "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
      "InstLine" : 26,
      "InstName" : "avg_mult0",
      "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/float_mult.v",
      "ModuleLine" : 1,
      "ModuleName" : "floatMult"
     }
    ]
   },
   {
    "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/ave_pool.v",
    "InstLine" : 15,
    "InstName" : "[18].[10].ag",
    "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
    "ModuleLine" : 1,
    "ModuleName" : "avg",
    "SubInsts" : [
     {
      "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
      "InstLine" : 8,
      "InstName" : "avg_add0",
      "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/float_add.v",
      "ModuleLine" : 1,
      "ModuleName" : "floatAdd"
     },
     {
      "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
      "InstLine" : 14,
      "InstName" : "avg_add1",
      "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/float_add.v",
      "ModuleLine" : 1,
      "ModuleName" : "floatAdd"
     },
     {
      "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
      "InstLine" : 20,
      "InstName" : "avg_add2",
      "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/float_add.v",
      "ModuleLine" : 1,
      "ModuleName" : "floatAdd"
     },
     {
      "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
      "InstLine" : 26,
      "InstName" : "avg_mult0",
      "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/float_mult.v",
      "ModuleLine" : 1,
      "ModuleName" : "floatMult"
     }
    ]
   },
   {
    "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/ave_pool.v",
    "InstLine" : 15,
    "InstName" : "[18].[12].ag",
    "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
    "ModuleLine" : 1,
    "ModuleName" : "avg",
    "SubInsts" : [
     {
      "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
      "InstLine" : 8,
      "InstName" : "avg_add0",
      "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/float_add.v",
      "ModuleLine" : 1,
      "ModuleName" : "floatAdd"
     },
     {
      "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
      "InstLine" : 14,
      "InstName" : "avg_add1",
      "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/float_add.v",
      "ModuleLine" : 1,
      "ModuleName" : "floatAdd"
     },
     {
      "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
      "InstLine" : 20,
      "InstName" : "avg_add2",
      "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/float_add.v",
      "ModuleLine" : 1,
      "ModuleName" : "floatAdd"
     },
     {
      "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
      "InstLine" : 26,
      "InstName" : "avg_mult0",
      "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/float_mult.v",
      "ModuleLine" : 1,
      "ModuleName" : "floatMult"
     }
    ]
   },
   {
    "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/ave_pool.v",
    "InstLine" : 15,
    "InstName" : "[18].[14].ag",
    "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
    "ModuleLine" : 1,
    "ModuleName" : "avg",
    "SubInsts" : [
     {
      "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
      "InstLine" : 8,
      "InstName" : "avg_add0",
      "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/float_add.v",
      "ModuleLine" : 1,
      "ModuleName" : "floatAdd"
     },
     {
      "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
      "InstLine" : 14,
      "InstName" : "avg_add1",
      "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/float_add.v",
      "ModuleLine" : 1,
      "ModuleName" : "floatAdd"
     },
     {
      "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
      "InstLine" : 20,
      "InstName" : "avg_add2",
      "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/float_add.v",
      "ModuleLine" : 1,
      "ModuleName" : "floatAdd"
     },
     {
      "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
      "InstLine" : 26,
      "InstName" : "avg_mult0",
      "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/float_mult.v",
      "ModuleLine" : 1,
      "ModuleName" : "floatMult"
     }
    ]
   },
   {
    "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/ave_pool.v",
    "InstLine" : 15,
    "InstName" : "[18].[16].ag",
    "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
    "ModuleLine" : 1,
    "ModuleName" : "avg",
    "SubInsts" : [
     {
      "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
      "InstLine" : 8,
      "InstName" : "avg_add0",
      "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/float_add.v",
      "ModuleLine" : 1,
      "ModuleName" : "floatAdd"
     },
     {
      "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
      "InstLine" : 14,
      "InstName" : "avg_add1",
      "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/float_add.v",
      "ModuleLine" : 1,
      "ModuleName" : "floatAdd"
     },
     {
      "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
      "InstLine" : 20,
      "InstName" : "avg_add2",
      "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/float_add.v",
      "ModuleLine" : 1,
      "ModuleName" : "floatAdd"
     },
     {
      "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
      "InstLine" : 26,
      "InstName" : "avg_mult0",
      "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/float_mult.v",
      "ModuleLine" : 1,
      "ModuleName" : "floatMult"
     }
    ]
   },
   {
    "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/ave_pool.v",
    "InstLine" : 15,
    "InstName" : "[18].[18].ag",
    "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
    "ModuleLine" : 1,
    "ModuleName" : "avg",
    "SubInsts" : [
     {
      "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
      "InstLine" : 8,
      "InstName" : "avg_add0",
      "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/float_add.v",
      "ModuleLine" : 1,
      "ModuleName" : "floatAdd"
     },
     {
      "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
      "InstLine" : 14,
      "InstName" : "avg_add1",
      "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/float_add.v",
      "ModuleLine" : 1,
      "ModuleName" : "floatAdd"
     },
     {
      "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
      "InstLine" : 20,
      "InstName" : "avg_add2",
      "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/float_add.v",
      "ModuleLine" : 1,
      "ModuleName" : "floatAdd"
     },
     {
      "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
      "InstLine" : 26,
      "InstName" : "avg_mult0",
      "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/float_mult.v",
      "ModuleLine" : 1,
      "ModuleName" : "floatMult"
     }
    ]
   },
   {
    "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/ave_pool.v",
    "InstLine" : 15,
    "InstName" : "[18].[20].ag",
    "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
    "ModuleLine" : 1,
    "ModuleName" : "avg",
    "SubInsts" : [
     {
      "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
      "InstLine" : 8,
      "InstName" : "avg_add0",
      "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/float_add.v",
      "ModuleLine" : 1,
      "ModuleName" : "floatAdd"
     },
     {
      "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
      "InstLine" : 14,
      "InstName" : "avg_add1",
      "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/float_add.v",
      "ModuleLine" : 1,
      "ModuleName" : "floatAdd"
     },
     {
      "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
      "InstLine" : 20,
      "InstName" : "avg_add2",
      "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/float_add.v",
      "ModuleLine" : 1,
      "ModuleName" : "floatAdd"
     },
     {
      "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
      "InstLine" : 26,
      "InstName" : "avg_mult0",
      "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/float_mult.v",
      "ModuleLine" : 1,
      "ModuleName" : "floatMult"
     }
    ]
   },
   {
    "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/ave_pool.v",
    "InstLine" : 15,
    "InstName" : "[18].[22].ag",
    "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
    "ModuleLine" : 1,
    "ModuleName" : "avg",
    "SubInsts" : [
     {
      "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
      "InstLine" : 8,
      "InstName" : "avg_add0",
      "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/float_add.v",
      "ModuleLine" : 1,
      "ModuleName" : "floatAdd"
     },
     {
      "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
      "InstLine" : 14,
      "InstName" : "avg_add1",
      "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/float_add.v",
      "ModuleLine" : 1,
      "ModuleName" : "floatAdd"
     },
     {
      "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
      "InstLine" : 20,
      "InstName" : "avg_add2",
      "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/float_add.v",
      "ModuleLine" : 1,
      "ModuleName" : "floatAdd"
     },
     {
      "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
      "InstLine" : 26,
      "InstName" : "avg_mult0",
      "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/float_mult.v",
      "ModuleLine" : 1,
      "ModuleName" : "floatMult"
     }
    ]
   },
   {
    "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/ave_pool.v",
    "InstLine" : 15,
    "InstName" : "[18].[24].ag",
    "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
    "ModuleLine" : 1,
    "ModuleName" : "avg",
    "SubInsts" : [
     {
      "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
      "InstLine" : 8,
      "InstName" : "avg_add0",
      "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/float_add.v",
      "ModuleLine" : 1,
      "ModuleName" : "floatAdd"
     },
     {
      "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
      "InstLine" : 14,
      "InstName" : "avg_add1",
      "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/float_add.v",
      "ModuleLine" : 1,
      "ModuleName" : "floatAdd"
     },
     {
      "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
      "InstLine" : 20,
      "InstName" : "avg_add2",
      "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/float_add.v",
      "ModuleLine" : 1,
      "ModuleName" : "floatAdd"
     },
     {
      "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
      "InstLine" : 26,
      "InstName" : "avg_mult0",
      "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/float_mult.v",
      "ModuleLine" : 1,
      "ModuleName" : "floatMult"
     }
    ]
   },
   {
    "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/ave_pool.v",
    "InstLine" : 15,
    "InstName" : "[18].[26].ag",
    "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
    "ModuleLine" : 1,
    "ModuleName" : "avg",
    "SubInsts" : [
     {
      "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
      "InstLine" : 8,
      "InstName" : "avg_add0",
      "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/float_add.v",
      "ModuleLine" : 1,
      "ModuleName" : "floatAdd"
     },
     {
      "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
      "InstLine" : 14,
      "InstName" : "avg_add1",
      "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/float_add.v",
      "ModuleLine" : 1,
      "ModuleName" : "floatAdd"
     },
     {
      "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
      "InstLine" : 20,
      "InstName" : "avg_add2",
      "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/float_add.v",
      "ModuleLine" : 1,
      "ModuleName" : "floatAdd"
     },
     {
      "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
      "InstLine" : 26,
      "InstName" : "avg_mult0",
      "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/float_mult.v",
      "ModuleLine" : 1,
      "ModuleName" : "floatMult"
     }
    ]
   },
   {
    "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/ave_pool.v",
    "InstLine" : 15,
    "InstName" : "[20].[0].ag",
    "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
    "ModuleLine" : 1,
    "ModuleName" : "avg",
    "SubInsts" : [
     {
      "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
      "InstLine" : 8,
      "InstName" : "avg_add0",
      "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/float_add.v",
      "ModuleLine" : 1,
      "ModuleName" : "floatAdd"
     },
     {
      "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
      "InstLine" : 14,
      "InstName" : "avg_add1",
      "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/float_add.v",
      "ModuleLine" : 1,
      "ModuleName" : "floatAdd"
     },
     {
      "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
      "InstLine" : 20,
      "InstName" : "avg_add2",
      "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/float_add.v",
      "ModuleLine" : 1,
      "ModuleName" : "floatAdd"
     },
     {
      "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
      "InstLine" : 26,
      "InstName" : "avg_mult0",
      "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/float_mult.v",
      "ModuleLine" : 1,
      "ModuleName" : "floatMult"
     }
    ]
   },
   {
    "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/ave_pool.v",
    "InstLine" : 15,
    "InstName" : "[20].[2].ag",
    "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
    "ModuleLine" : 1,
    "ModuleName" : "avg",
    "SubInsts" : [
     {
      "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
      "InstLine" : 8,
      "InstName" : "avg_add0",
      "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/float_add.v",
      "ModuleLine" : 1,
      "ModuleName" : "floatAdd"
     },
     {
      "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
      "InstLine" : 14,
      "InstName" : "avg_add1",
      "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/float_add.v",
      "ModuleLine" : 1,
      "ModuleName" : "floatAdd"
     },
     {
      "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
      "InstLine" : 20,
      "InstName" : "avg_add2",
      "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/float_add.v",
      "ModuleLine" : 1,
      "ModuleName" : "floatAdd"
     },
     {
      "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
      "InstLine" : 26,
      "InstName" : "avg_mult0",
      "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/float_mult.v",
      "ModuleLine" : 1,
      "ModuleName" : "floatMult"
     }
    ]
   },
   {
    "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/ave_pool.v",
    "InstLine" : 15,
    "InstName" : "[20].[4].ag",
    "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
    "ModuleLine" : 1,
    "ModuleName" : "avg",
    "SubInsts" : [
     {
      "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
      "InstLine" : 8,
      "InstName" : "avg_add0",
      "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/float_add.v",
      "ModuleLine" : 1,
      "ModuleName" : "floatAdd"
     },
     {
      "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
      "InstLine" : 14,
      "InstName" : "avg_add1",
      "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/float_add.v",
      "ModuleLine" : 1,
      "ModuleName" : "floatAdd"
     },
     {
      "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
      "InstLine" : 20,
      "InstName" : "avg_add2",
      "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/float_add.v",
      "ModuleLine" : 1,
      "ModuleName" : "floatAdd"
     },
     {
      "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
      "InstLine" : 26,
      "InstName" : "avg_mult0",
      "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/float_mult.v",
      "ModuleLine" : 1,
      "ModuleName" : "floatMult"
     }
    ]
   },
   {
    "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/ave_pool.v",
    "InstLine" : 15,
    "InstName" : "[20].[6].ag",
    "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
    "ModuleLine" : 1,
    "ModuleName" : "avg",
    "SubInsts" : [
     {
      "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
      "InstLine" : 8,
      "InstName" : "avg_add0",
      "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/float_add.v",
      "ModuleLine" : 1,
      "ModuleName" : "floatAdd"
     },
     {
      "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
      "InstLine" : 14,
      "InstName" : "avg_add1",
      "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/float_add.v",
      "ModuleLine" : 1,
      "ModuleName" : "floatAdd"
     },
     {
      "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
      "InstLine" : 20,
      "InstName" : "avg_add2",
      "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/float_add.v",
      "ModuleLine" : 1,
      "ModuleName" : "floatAdd"
     },
     {
      "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
      "InstLine" : 26,
      "InstName" : "avg_mult0",
      "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/float_mult.v",
      "ModuleLine" : 1,
      "ModuleName" : "floatMult"
     }
    ]
   },
   {
    "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/ave_pool.v",
    "InstLine" : 15,
    "InstName" : "[20].[8].ag",
    "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
    "ModuleLine" : 1,
    "ModuleName" : "avg",
    "SubInsts" : [
     {
      "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
      "InstLine" : 8,
      "InstName" : "avg_add0",
      "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/float_add.v",
      "ModuleLine" : 1,
      "ModuleName" : "floatAdd"
     },
     {
      "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
      "InstLine" : 14,
      "InstName" : "avg_add1",
      "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/float_add.v",
      "ModuleLine" : 1,
      "ModuleName" : "floatAdd"
     },
     {
      "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
      "InstLine" : 20,
      "InstName" : "avg_add2",
      "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/float_add.v",
      "ModuleLine" : 1,
      "ModuleName" : "floatAdd"
     },
     {
      "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
      "InstLine" : 26,
      "InstName" : "avg_mult0",
      "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/float_mult.v",
      "ModuleLine" : 1,
      "ModuleName" : "floatMult"
     }
    ]
   },
   {
    "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/ave_pool.v",
    "InstLine" : 15,
    "InstName" : "[20].[10].ag",
    "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
    "ModuleLine" : 1,
    "ModuleName" : "avg",
    "SubInsts" : [
     {
      "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
      "InstLine" : 8,
      "InstName" : "avg_add0",
      "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/float_add.v",
      "ModuleLine" : 1,
      "ModuleName" : "floatAdd"
     },
     {
      "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
      "InstLine" : 14,
      "InstName" : "avg_add1",
      "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/float_add.v",
      "ModuleLine" : 1,
      "ModuleName" : "floatAdd"
     },
     {
      "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
      "InstLine" : 20,
      "InstName" : "avg_add2",
      "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/float_add.v",
      "ModuleLine" : 1,
      "ModuleName" : "floatAdd"
     },
     {
      "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
      "InstLine" : 26,
      "InstName" : "avg_mult0",
      "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/float_mult.v",
      "ModuleLine" : 1,
      "ModuleName" : "floatMult"
     }
    ]
   },
   {
    "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/ave_pool.v",
    "InstLine" : 15,
    "InstName" : "[20].[12].ag",
    "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
    "ModuleLine" : 1,
    "ModuleName" : "avg",
    "SubInsts" : [
     {
      "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
      "InstLine" : 8,
      "InstName" : "avg_add0",
      "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/float_add.v",
      "ModuleLine" : 1,
      "ModuleName" : "floatAdd"
     },
     {
      "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
      "InstLine" : 14,
      "InstName" : "avg_add1",
      "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/float_add.v",
      "ModuleLine" : 1,
      "ModuleName" : "floatAdd"
     },
     {
      "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
      "InstLine" : 20,
      "InstName" : "avg_add2",
      "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/float_add.v",
      "ModuleLine" : 1,
      "ModuleName" : "floatAdd"
     },
     {
      "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
      "InstLine" : 26,
      "InstName" : "avg_mult0",
      "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/float_mult.v",
      "ModuleLine" : 1,
      "ModuleName" : "floatMult"
     }
    ]
   },
   {
    "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/ave_pool.v",
    "InstLine" : 15,
    "InstName" : "[20].[14].ag",
    "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
    "ModuleLine" : 1,
    "ModuleName" : "avg",
    "SubInsts" : [
     {
      "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
      "InstLine" : 8,
      "InstName" : "avg_add0",
      "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/float_add.v",
      "ModuleLine" : 1,
      "ModuleName" : "floatAdd"
     },
     {
      "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
      "InstLine" : 14,
      "InstName" : "avg_add1",
      "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/float_add.v",
      "ModuleLine" : 1,
      "ModuleName" : "floatAdd"
     },
     {
      "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
      "InstLine" : 20,
      "InstName" : "avg_add2",
      "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/float_add.v",
      "ModuleLine" : 1,
      "ModuleName" : "floatAdd"
     },
     {
      "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
      "InstLine" : 26,
      "InstName" : "avg_mult0",
      "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/float_mult.v",
      "ModuleLine" : 1,
      "ModuleName" : "floatMult"
     }
    ]
   },
   {
    "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/ave_pool.v",
    "InstLine" : 15,
    "InstName" : "[20].[16].ag",
    "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
    "ModuleLine" : 1,
    "ModuleName" : "avg",
    "SubInsts" : [
     {
      "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
      "InstLine" : 8,
      "InstName" : "avg_add0",
      "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/float_add.v",
      "ModuleLine" : 1,
      "ModuleName" : "floatAdd"
     },
     {
      "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
      "InstLine" : 14,
      "InstName" : "avg_add1",
      "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/float_add.v",
      "ModuleLine" : 1,
      "ModuleName" : "floatAdd"
     },
     {
      "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
      "InstLine" : 20,
      "InstName" : "avg_add2",
      "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/float_add.v",
      "ModuleLine" : 1,
      "ModuleName" : "floatAdd"
     },
     {
      "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
      "InstLine" : 26,
      "InstName" : "avg_mult0",
      "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/float_mult.v",
      "ModuleLine" : 1,
      "ModuleName" : "floatMult"
     }
    ]
   },
   {
    "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/ave_pool.v",
    "InstLine" : 15,
    "InstName" : "[20].[18].ag",
    "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
    "ModuleLine" : 1,
    "ModuleName" : "avg",
    "SubInsts" : [
     {
      "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
      "InstLine" : 8,
      "InstName" : "avg_add0",
      "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/float_add.v",
      "ModuleLine" : 1,
      "ModuleName" : "floatAdd"
     },
     {
      "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
      "InstLine" : 14,
      "InstName" : "avg_add1",
      "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/float_add.v",
      "ModuleLine" : 1,
      "ModuleName" : "floatAdd"
     },
     {
      "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
      "InstLine" : 20,
      "InstName" : "avg_add2",
      "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/float_add.v",
      "ModuleLine" : 1,
      "ModuleName" : "floatAdd"
     },
     {
      "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
      "InstLine" : 26,
      "InstName" : "avg_mult0",
      "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/float_mult.v",
      "ModuleLine" : 1,
      "ModuleName" : "floatMult"
     }
    ]
   },
   {
    "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/ave_pool.v",
    "InstLine" : 15,
    "InstName" : "[20].[20].ag",
    "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
    "ModuleLine" : 1,
    "ModuleName" : "avg",
    "SubInsts" : [
     {
      "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
      "InstLine" : 8,
      "InstName" : "avg_add0",
      "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/float_add.v",
      "ModuleLine" : 1,
      "ModuleName" : "floatAdd"
     },
     {
      "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
      "InstLine" : 14,
      "InstName" : "avg_add1",
      "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/float_add.v",
      "ModuleLine" : 1,
      "ModuleName" : "floatAdd"
     },
     {
      "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
      "InstLine" : 20,
      "InstName" : "avg_add2",
      "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/float_add.v",
      "ModuleLine" : 1,
      "ModuleName" : "floatAdd"
     },
     {
      "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
      "InstLine" : 26,
      "InstName" : "avg_mult0",
      "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/float_mult.v",
      "ModuleLine" : 1,
      "ModuleName" : "floatMult"
     }
    ]
   },
   {
    "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/ave_pool.v",
    "InstLine" : 15,
    "InstName" : "[20].[22].ag",
    "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
    "ModuleLine" : 1,
    "ModuleName" : "avg",
    "SubInsts" : [
     {
      "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
      "InstLine" : 8,
      "InstName" : "avg_add0",
      "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/float_add.v",
      "ModuleLine" : 1,
      "ModuleName" : "floatAdd"
     },
     {
      "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
      "InstLine" : 14,
      "InstName" : "avg_add1",
      "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/float_add.v",
      "ModuleLine" : 1,
      "ModuleName" : "floatAdd"
     },
     {
      "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
      "InstLine" : 20,
      "InstName" : "avg_add2",
      "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/float_add.v",
      "ModuleLine" : 1,
      "ModuleName" : "floatAdd"
     },
     {
      "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
      "InstLine" : 26,
      "InstName" : "avg_mult0",
      "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/float_mult.v",
      "ModuleLine" : 1,
      "ModuleName" : "floatMult"
     }
    ]
   },
   {
    "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/ave_pool.v",
    "InstLine" : 15,
    "InstName" : "[20].[24].ag",
    "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
    "ModuleLine" : 1,
    "ModuleName" : "avg",
    "SubInsts" : [
     {
      "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
      "InstLine" : 8,
      "InstName" : "avg_add0",
      "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/float_add.v",
      "ModuleLine" : 1,
      "ModuleName" : "floatAdd"
     },
     {
      "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
      "InstLine" : 14,
      "InstName" : "avg_add1",
      "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/float_add.v",
      "ModuleLine" : 1,
      "ModuleName" : "floatAdd"
     },
     {
      "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
      "InstLine" : 20,
      "InstName" : "avg_add2",
      "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/float_add.v",
      "ModuleLine" : 1,
      "ModuleName" : "floatAdd"
     },
     {
      "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
      "InstLine" : 26,
      "InstName" : "avg_mult0",
      "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/float_mult.v",
      "ModuleLine" : 1,
      "ModuleName" : "floatMult"
     }
    ]
   },
   {
    "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/ave_pool.v",
    "InstLine" : 15,
    "InstName" : "[20].[26].ag",
    "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
    "ModuleLine" : 1,
    "ModuleName" : "avg",
    "SubInsts" : [
     {
      "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
      "InstLine" : 8,
      "InstName" : "avg_add0",
      "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/float_add.v",
      "ModuleLine" : 1,
      "ModuleName" : "floatAdd"
     },
     {
      "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
      "InstLine" : 14,
      "InstName" : "avg_add1",
      "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/float_add.v",
      "ModuleLine" : 1,
      "ModuleName" : "floatAdd"
     },
     {
      "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
      "InstLine" : 20,
      "InstName" : "avg_add2",
      "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/float_add.v",
      "ModuleLine" : 1,
      "ModuleName" : "floatAdd"
     },
     {
      "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
      "InstLine" : 26,
      "InstName" : "avg_mult0",
      "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/float_mult.v",
      "ModuleLine" : 1,
      "ModuleName" : "floatMult"
     }
    ]
   },
   {
    "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/ave_pool.v",
    "InstLine" : 15,
    "InstName" : "[22].[0].ag",
    "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
    "ModuleLine" : 1,
    "ModuleName" : "avg",
    "SubInsts" : [
     {
      "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
      "InstLine" : 8,
      "InstName" : "avg_add0",
      "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/float_add.v",
      "ModuleLine" : 1,
      "ModuleName" : "floatAdd"
     },
     {
      "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
      "InstLine" : 14,
      "InstName" : "avg_add1",
      "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/float_add.v",
      "ModuleLine" : 1,
      "ModuleName" : "floatAdd"
     },
     {
      "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
      "InstLine" : 20,
      "InstName" : "avg_add2",
      "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/float_add.v",
      "ModuleLine" : 1,
      "ModuleName" : "floatAdd"
     },
     {
      "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
      "InstLine" : 26,
      "InstName" : "avg_mult0",
      "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/float_mult.v",
      "ModuleLine" : 1,
      "ModuleName" : "floatMult"
     }
    ]
   },
   {
    "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/ave_pool.v",
    "InstLine" : 15,
    "InstName" : "[22].[2].ag",
    "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
    "ModuleLine" : 1,
    "ModuleName" : "avg",
    "SubInsts" : [
     {
      "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
      "InstLine" : 8,
      "InstName" : "avg_add0",
      "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/float_add.v",
      "ModuleLine" : 1,
      "ModuleName" : "floatAdd"
     },
     {
      "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
      "InstLine" : 14,
      "InstName" : "avg_add1",
      "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/float_add.v",
      "ModuleLine" : 1,
      "ModuleName" : "floatAdd"
     },
     {
      "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
      "InstLine" : 20,
      "InstName" : "avg_add2",
      "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/float_add.v",
      "ModuleLine" : 1,
      "ModuleName" : "floatAdd"
     },
     {
      "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
      "InstLine" : 26,
      "InstName" : "avg_mult0",
      "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/float_mult.v",
      "ModuleLine" : 1,
      "ModuleName" : "floatMult"
     }
    ]
   },
   {
    "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/ave_pool.v",
    "InstLine" : 15,
    "InstName" : "[22].[4].ag",
    "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
    "ModuleLine" : 1,
    "ModuleName" : "avg",
    "SubInsts" : [
     {
      "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
      "InstLine" : 8,
      "InstName" : "avg_add0",
      "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/float_add.v",
      "ModuleLine" : 1,
      "ModuleName" : "floatAdd"
     },
     {
      "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
      "InstLine" : 14,
      "InstName" : "avg_add1",
      "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/float_add.v",
      "ModuleLine" : 1,
      "ModuleName" : "floatAdd"
     },
     {
      "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
      "InstLine" : 20,
      "InstName" : "avg_add2",
      "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/float_add.v",
      "ModuleLine" : 1,
      "ModuleName" : "floatAdd"
     },
     {
      "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
      "InstLine" : 26,
      "InstName" : "avg_mult0",
      "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/float_mult.v",
      "ModuleLine" : 1,
      "ModuleName" : "floatMult"
     }
    ]
   },
   {
    "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/ave_pool.v",
    "InstLine" : 15,
    "InstName" : "[22].[6].ag",
    "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
    "ModuleLine" : 1,
    "ModuleName" : "avg",
    "SubInsts" : [
     {
      "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
      "InstLine" : 8,
      "InstName" : "avg_add0",
      "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/float_add.v",
      "ModuleLine" : 1,
      "ModuleName" : "floatAdd"
     },
     {
      "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
      "InstLine" : 14,
      "InstName" : "avg_add1",
      "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/float_add.v",
      "ModuleLine" : 1,
      "ModuleName" : "floatAdd"
     },
     {
      "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
      "InstLine" : 20,
      "InstName" : "avg_add2",
      "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/float_add.v",
      "ModuleLine" : 1,
      "ModuleName" : "floatAdd"
     },
     {
      "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
      "InstLine" : 26,
      "InstName" : "avg_mult0",
      "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/float_mult.v",
      "ModuleLine" : 1,
      "ModuleName" : "floatMult"
     }
    ]
   },
   {
    "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/ave_pool.v",
    "InstLine" : 15,
    "InstName" : "[22].[8].ag",
    "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
    "ModuleLine" : 1,
    "ModuleName" : "avg",
    "SubInsts" : [
     {
      "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
      "InstLine" : 8,
      "InstName" : "avg_add0",
      "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/float_add.v",
      "ModuleLine" : 1,
      "ModuleName" : "floatAdd"
     },
     {
      "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
      "InstLine" : 14,
      "InstName" : "avg_add1",
      "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/float_add.v",
      "ModuleLine" : 1,
      "ModuleName" : "floatAdd"
     },
     {
      "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
      "InstLine" : 20,
      "InstName" : "avg_add2",
      "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/float_add.v",
      "ModuleLine" : 1,
      "ModuleName" : "floatAdd"
     },
     {
      "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
      "InstLine" : 26,
      "InstName" : "avg_mult0",
      "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/float_mult.v",
      "ModuleLine" : 1,
      "ModuleName" : "floatMult"
     }
    ]
   },
   {
    "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/ave_pool.v",
    "InstLine" : 15,
    "InstName" : "[22].[10].ag",
    "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
    "ModuleLine" : 1,
    "ModuleName" : "avg",
    "SubInsts" : [
     {
      "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
      "InstLine" : 8,
      "InstName" : "avg_add0",
      "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/float_add.v",
      "ModuleLine" : 1,
      "ModuleName" : "floatAdd"
     },
     {
      "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
      "InstLine" : 14,
      "InstName" : "avg_add1",
      "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/float_add.v",
      "ModuleLine" : 1,
      "ModuleName" : "floatAdd"
     },
     {
      "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
      "InstLine" : 20,
      "InstName" : "avg_add2",
      "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/float_add.v",
      "ModuleLine" : 1,
      "ModuleName" : "floatAdd"
     },
     {
      "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
      "InstLine" : 26,
      "InstName" : "avg_mult0",
      "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/float_mult.v",
      "ModuleLine" : 1,
      "ModuleName" : "floatMult"
     }
    ]
   },
   {
    "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/ave_pool.v",
    "InstLine" : 15,
    "InstName" : "[22].[12].ag",
    "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
    "ModuleLine" : 1,
    "ModuleName" : "avg",
    "SubInsts" : [
     {
      "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
      "InstLine" : 8,
      "InstName" : "avg_add0",
      "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/float_add.v",
      "ModuleLine" : 1,
      "ModuleName" : "floatAdd"
     },
     {
      "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
      "InstLine" : 14,
      "InstName" : "avg_add1",
      "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/float_add.v",
      "ModuleLine" : 1,
      "ModuleName" : "floatAdd"
     },
     {
      "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
      "InstLine" : 20,
      "InstName" : "avg_add2",
      "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/float_add.v",
      "ModuleLine" : 1,
      "ModuleName" : "floatAdd"
     },
     {
      "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
      "InstLine" : 26,
      "InstName" : "avg_mult0",
      "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/float_mult.v",
      "ModuleLine" : 1,
      "ModuleName" : "floatMult"
     }
    ]
   },
   {
    "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/ave_pool.v",
    "InstLine" : 15,
    "InstName" : "[22].[14].ag",
    "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
    "ModuleLine" : 1,
    "ModuleName" : "avg",
    "SubInsts" : [
     {
      "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
      "InstLine" : 8,
      "InstName" : "avg_add0",
      "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/float_add.v",
      "ModuleLine" : 1,
      "ModuleName" : "floatAdd"
     },
     {
      "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
      "InstLine" : 14,
      "InstName" : "avg_add1",
      "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/float_add.v",
      "ModuleLine" : 1,
      "ModuleName" : "floatAdd"
     },
     {
      "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
      "InstLine" : 20,
      "InstName" : "avg_add2",
      "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/float_add.v",
      "ModuleLine" : 1,
      "ModuleName" : "floatAdd"
     },
     {
      "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
      "InstLine" : 26,
      "InstName" : "avg_mult0",
      "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/float_mult.v",
      "ModuleLine" : 1,
      "ModuleName" : "floatMult"
     }
    ]
   },
   {
    "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/ave_pool.v",
    "InstLine" : 15,
    "InstName" : "[22].[16].ag",
    "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
    "ModuleLine" : 1,
    "ModuleName" : "avg",
    "SubInsts" : [
     {
      "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
      "InstLine" : 8,
      "InstName" : "avg_add0",
      "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/float_add.v",
      "ModuleLine" : 1,
      "ModuleName" : "floatAdd"
     },
     {
      "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
      "InstLine" : 14,
      "InstName" : "avg_add1",
      "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/float_add.v",
      "ModuleLine" : 1,
      "ModuleName" : "floatAdd"
     },
     {
      "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
      "InstLine" : 20,
      "InstName" : "avg_add2",
      "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/float_add.v",
      "ModuleLine" : 1,
      "ModuleName" : "floatAdd"
     },
     {
      "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
      "InstLine" : 26,
      "InstName" : "avg_mult0",
      "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/float_mult.v",
      "ModuleLine" : 1,
      "ModuleName" : "floatMult"
     }
    ]
   },
   {
    "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/ave_pool.v",
    "InstLine" : 15,
    "InstName" : "[22].[18].ag",
    "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
    "ModuleLine" : 1,
    "ModuleName" : "avg",
    "SubInsts" : [
     {
      "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
      "InstLine" : 8,
      "InstName" : "avg_add0",
      "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/float_add.v",
      "ModuleLine" : 1,
      "ModuleName" : "floatAdd"
     },
     {
      "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
      "InstLine" : 14,
      "InstName" : "avg_add1",
      "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/float_add.v",
      "ModuleLine" : 1,
      "ModuleName" : "floatAdd"
     },
     {
      "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
      "InstLine" : 20,
      "InstName" : "avg_add2",
      "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/float_add.v",
      "ModuleLine" : 1,
      "ModuleName" : "floatAdd"
     },
     {
      "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
      "InstLine" : 26,
      "InstName" : "avg_mult0",
      "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/float_mult.v",
      "ModuleLine" : 1,
      "ModuleName" : "floatMult"
     }
    ]
   },
   {
    "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/ave_pool.v",
    "InstLine" : 15,
    "InstName" : "[22].[20].ag",
    "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
    "ModuleLine" : 1,
    "ModuleName" : "avg",
    "SubInsts" : [
     {
      "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
      "InstLine" : 8,
      "InstName" : "avg_add0",
      "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/float_add.v",
      "ModuleLine" : 1,
      "ModuleName" : "floatAdd"
     },
     {
      "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
      "InstLine" : 14,
      "InstName" : "avg_add1",
      "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/float_add.v",
      "ModuleLine" : 1,
      "ModuleName" : "floatAdd"
     },
     {
      "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
      "InstLine" : 20,
      "InstName" : "avg_add2",
      "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/float_add.v",
      "ModuleLine" : 1,
      "ModuleName" : "floatAdd"
     },
     {
      "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
      "InstLine" : 26,
      "InstName" : "avg_mult0",
      "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/float_mult.v",
      "ModuleLine" : 1,
      "ModuleName" : "floatMult"
     }
    ]
   },
   {
    "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/ave_pool.v",
    "InstLine" : 15,
    "InstName" : "[22].[22].ag",
    "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
    "ModuleLine" : 1,
    "ModuleName" : "avg",
    "SubInsts" : [
     {
      "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
      "InstLine" : 8,
      "InstName" : "avg_add0",
      "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/float_add.v",
      "ModuleLine" : 1,
      "ModuleName" : "floatAdd"
     },
     {
      "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
      "InstLine" : 14,
      "InstName" : "avg_add1",
      "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/float_add.v",
      "ModuleLine" : 1,
      "ModuleName" : "floatAdd"
     },
     {
      "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
      "InstLine" : 20,
      "InstName" : "avg_add2",
      "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/float_add.v",
      "ModuleLine" : 1,
      "ModuleName" : "floatAdd"
     },
     {
      "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
      "InstLine" : 26,
      "InstName" : "avg_mult0",
      "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/float_mult.v",
      "ModuleLine" : 1,
      "ModuleName" : "floatMult"
     }
    ]
   },
   {
    "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/ave_pool.v",
    "InstLine" : 15,
    "InstName" : "[22].[24].ag",
    "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
    "ModuleLine" : 1,
    "ModuleName" : "avg",
    "SubInsts" : [
     {
      "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
      "InstLine" : 8,
      "InstName" : "avg_add0",
      "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/float_add.v",
      "ModuleLine" : 1,
      "ModuleName" : "floatAdd"
     },
     {
      "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
      "InstLine" : 14,
      "InstName" : "avg_add1",
      "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/float_add.v",
      "ModuleLine" : 1,
      "ModuleName" : "floatAdd"
     },
     {
      "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
      "InstLine" : 20,
      "InstName" : "avg_add2",
      "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/float_add.v",
      "ModuleLine" : 1,
      "ModuleName" : "floatAdd"
     },
     {
      "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
      "InstLine" : 26,
      "InstName" : "avg_mult0",
      "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/float_mult.v",
      "ModuleLine" : 1,
      "ModuleName" : "floatMult"
     }
    ]
   },
   {
    "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/ave_pool.v",
    "InstLine" : 15,
    "InstName" : "[22].[26].ag",
    "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
    "ModuleLine" : 1,
    "ModuleName" : "avg",
    "SubInsts" : [
     {
      "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
      "InstLine" : 8,
      "InstName" : "avg_add0",
      "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/float_add.v",
      "ModuleLine" : 1,
      "ModuleName" : "floatAdd"
     },
     {
      "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
      "InstLine" : 14,
      "InstName" : "avg_add1",
      "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/float_add.v",
      "ModuleLine" : 1,
      "ModuleName" : "floatAdd"
     },
     {
      "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
      "InstLine" : 20,
      "InstName" : "avg_add2",
      "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/float_add.v",
      "ModuleLine" : 1,
      "ModuleName" : "floatAdd"
     },
     {
      "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
      "InstLine" : 26,
      "InstName" : "avg_mult0",
      "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/float_mult.v",
      "ModuleLine" : 1,
      "ModuleName" : "floatMult"
     }
    ]
   },
   {
    "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/ave_pool.v",
    "InstLine" : 15,
    "InstName" : "[24].[0].ag",
    "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
    "ModuleLine" : 1,
    "ModuleName" : "avg",
    "SubInsts" : [
     {
      "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
      "InstLine" : 8,
      "InstName" : "avg_add0",
      "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/float_add.v",
      "ModuleLine" : 1,
      "ModuleName" : "floatAdd"
     },
     {
      "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
      "InstLine" : 14,
      "InstName" : "avg_add1",
      "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/float_add.v",
      "ModuleLine" : 1,
      "ModuleName" : "floatAdd"
     },
     {
      "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
      "InstLine" : 20,
      "InstName" : "avg_add2",
      "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/float_add.v",
      "ModuleLine" : 1,
      "ModuleName" : "floatAdd"
     },
     {
      "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
      "InstLine" : 26,
      "InstName" : "avg_mult0",
      "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/float_mult.v",
      "ModuleLine" : 1,
      "ModuleName" : "floatMult"
     }
    ]
   },
   {
    "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/ave_pool.v",
    "InstLine" : 15,
    "InstName" : "[24].[2].ag",
    "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
    "ModuleLine" : 1,
    "ModuleName" : "avg",
    "SubInsts" : [
     {
      "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
      "InstLine" : 8,
      "InstName" : "avg_add0",
      "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/float_add.v",
      "ModuleLine" : 1,
      "ModuleName" : "floatAdd"
     },
     {
      "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
      "InstLine" : 14,
      "InstName" : "avg_add1",
      "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/float_add.v",
      "ModuleLine" : 1,
      "ModuleName" : "floatAdd"
     },
     {
      "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
      "InstLine" : 20,
      "InstName" : "avg_add2",
      "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/float_add.v",
      "ModuleLine" : 1,
      "ModuleName" : "floatAdd"
     },
     {
      "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
      "InstLine" : 26,
      "InstName" : "avg_mult0",
      "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/float_mult.v",
      "ModuleLine" : 1,
      "ModuleName" : "floatMult"
     }
    ]
   },
   {
    "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/ave_pool.v",
    "InstLine" : 15,
    "InstName" : "[24].[4].ag",
    "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
    "ModuleLine" : 1,
    "ModuleName" : "avg",
    "SubInsts" : [
     {
      "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
      "InstLine" : 8,
      "InstName" : "avg_add0",
      "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/float_add.v",
      "ModuleLine" : 1,
      "ModuleName" : "floatAdd"
     },
     {
      "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
      "InstLine" : 14,
      "InstName" : "avg_add1",
      "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/float_add.v",
      "ModuleLine" : 1,
      "ModuleName" : "floatAdd"
     },
     {
      "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
      "InstLine" : 20,
      "InstName" : "avg_add2",
      "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/float_add.v",
      "ModuleLine" : 1,
      "ModuleName" : "floatAdd"
     },
     {
      "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
      "InstLine" : 26,
      "InstName" : "avg_mult0",
      "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/float_mult.v",
      "ModuleLine" : 1,
      "ModuleName" : "floatMult"
     }
    ]
   },
   {
    "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/ave_pool.v",
    "InstLine" : 15,
    "InstName" : "[24].[6].ag",
    "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
    "ModuleLine" : 1,
    "ModuleName" : "avg",
    "SubInsts" : [
     {
      "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
      "InstLine" : 8,
      "InstName" : "avg_add0",
      "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/float_add.v",
      "ModuleLine" : 1,
      "ModuleName" : "floatAdd"
     },
     {
      "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
      "InstLine" : 14,
      "InstName" : "avg_add1",
      "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/float_add.v",
      "ModuleLine" : 1,
      "ModuleName" : "floatAdd"
     },
     {
      "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
      "InstLine" : 20,
      "InstName" : "avg_add2",
      "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/float_add.v",
      "ModuleLine" : 1,
      "ModuleName" : "floatAdd"
     },
     {
      "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
      "InstLine" : 26,
      "InstName" : "avg_mult0",
      "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/float_mult.v",
      "ModuleLine" : 1,
      "ModuleName" : "floatMult"
     }
    ]
   },
   {
    "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/ave_pool.v",
    "InstLine" : 15,
    "InstName" : "[24].[8].ag",
    "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
    "ModuleLine" : 1,
    "ModuleName" : "avg",
    "SubInsts" : [
     {
      "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
      "InstLine" : 8,
      "InstName" : "avg_add0",
      "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/float_add.v",
      "ModuleLine" : 1,
      "ModuleName" : "floatAdd"
     },
     {
      "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
      "InstLine" : 14,
      "InstName" : "avg_add1",
      "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/float_add.v",
      "ModuleLine" : 1,
      "ModuleName" : "floatAdd"
     },
     {
      "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
      "InstLine" : 20,
      "InstName" : "avg_add2",
      "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/float_add.v",
      "ModuleLine" : 1,
      "ModuleName" : "floatAdd"
     },
     {
      "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
      "InstLine" : 26,
      "InstName" : "avg_mult0",
      "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/float_mult.v",
      "ModuleLine" : 1,
      "ModuleName" : "floatMult"
     }
    ]
   },
   {
    "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/ave_pool.v",
    "InstLine" : 15,
    "InstName" : "[24].[10].ag",
    "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
    "ModuleLine" : 1,
    "ModuleName" : "avg",
    "SubInsts" : [
     {
      "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
      "InstLine" : 8,
      "InstName" : "avg_add0",
      "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/float_add.v",
      "ModuleLine" : 1,
      "ModuleName" : "floatAdd"
     },
     {
      "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
      "InstLine" : 14,
      "InstName" : "avg_add1",
      "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/float_add.v",
      "ModuleLine" : 1,
      "ModuleName" : "floatAdd"
     },
     {
      "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
      "InstLine" : 20,
      "InstName" : "avg_add2",
      "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/float_add.v",
      "ModuleLine" : 1,
      "ModuleName" : "floatAdd"
     },
     {
      "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
      "InstLine" : 26,
      "InstName" : "avg_mult0",
      "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/float_mult.v",
      "ModuleLine" : 1,
      "ModuleName" : "floatMult"
     }
    ]
   },
   {
    "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/ave_pool.v",
    "InstLine" : 15,
    "InstName" : "[24].[12].ag",
    "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
    "ModuleLine" : 1,
    "ModuleName" : "avg",
    "SubInsts" : [
     {
      "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
      "InstLine" : 8,
      "InstName" : "avg_add0",
      "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/float_add.v",
      "ModuleLine" : 1,
      "ModuleName" : "floatAdd"
     },
     {
      "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
      "InstLine" : 14,
      "InstName" : "avg_add1",
      "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/float_add.v",
      "ModuleLine" : 1,
      "ModuleName" : "floatAdd"
     },
     {
      "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
      "InstLine" : 20,
      "InstName" : "avg_add2",
      "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/float_add.v",
      "ModuleLine" : 1,
      "ModuleName" : "floatAdd"
     },
     {
      "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
      "InstLine" : 26,
      "InstName" : "avg_mult0",
      "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/float_mult.v",
      "ModuleLine" : 1,
      "ModuleName" : "floatMult"
     }
    ]
   },
   {
    "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/ave_pool.v",
    "InstLine" : 15,
    "InstName" : "[24].[14].ag",
    "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
    "ModuleLine" : 1,
    "ModuleName" : "avg",
    "SubInsts" : [
     {
      "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
      "InstLine" : 8,
      "InstName" : "avg_add0",
      "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/float_add.v",
      "ModuleLine" : 1,
      "ModuleName" : "floatAdd"
     },
     {
      "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
      "InstLine" : 14,
      "InstName" : "avg_add1",
      "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/float_add.v",
      "ModuleLine" : 1,
      "ModuleName" : "floatAdd"
     },
     {
      "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
      "InstLine" : 20,
      "InstName" : "avg_add2",
      "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/float_add.v",
      "ModuleLine" : 1,
      "ModuleName" : "floatAdd"
     },
     {
      "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
      "InstLine" : 26,
      "InstName" : "avg_mult0",
      "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/float_mult.v",
      "ModuleLine" : 1,
      "ModuleName" : "floatMult"
     }
    ]
   },
   {
    "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/ave_pool.v",
    "InstLine" : 15,
    "InstName" : "[24].[16].ag",
    "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
    "ModuleLine" : 1,
    "ModuleName" : "avg",
    "SubInsts" : [
     {
      "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
      "InstLine" : 8,
      "InstName" : "avg_add0",
      "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/float_add.v",
      "ModuleLine" : 1,
      "ModuleName" : "floatAdd"
     },
     {
      "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
      "InstLine" : 14,
      "InstName" : "avg_add1",
      "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/float_add.v",
      "ModuleLine" : 1,
      "ModuleName" : "floatAdd"
     },
     {
      "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
      "InstLine" : 20,
      "InstName" : "avg_add2",
      "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/float_add.v",
      "ModuleLine" : 1,
      "ModuleName" : "floatAdd"
     },
     {
      "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
      "InstLine" : 26,
      "InstName" : "avg_mult0",
      "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/float_mult.v",
      "ModuleLine" : 1,
      "ModuleName" : "floatMult"
     }
    ]
   },
   {
    "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/ave_pool.v",
    "InstLine" : 15,
    "InstName" : "[24].[18].ag",
    "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
    "ModuleLine" : 1,
    "ModuleName" : "avg",
    "SubInsts" : [
     {
      "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
      "InstLine" : 8,
      "InstName" : "avg_add0",
      "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/float_add.v",
      "ModuleLine" : 1,
      "ModuleName" : "floatAdd"
     },
     {
      "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
      "InstLine" : 14,
      "InstName" : "avg_add1",
      "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/float_add.v",
      "ModuleLine" : 1,
      "ModuleName" : "floatAdd"
     },
     {
      "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
      "InstLine" : 20,
      "InstName" : "avg_add2",
      "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/float_add.v",
      "ModuleLine" : 1,
      "ModuleName" : "floatAdd"
     },
     {
      "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
      "InstLine" : 26,
      "InstName" : "avg_mult0",
      "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/float_mult.v",
      "ModuleLine" : 1,
      "ModuleName" : "floatMult"
     }
    ]
   },
   {
    "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/ave_pool.v",
    "InstLine" : 15,
    "InstName" : "[24].[20].ag",
    "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
    "ModuleLine" : 1,
    "ModuleName" : "avg",
    "SubInsts" : [
     {
      "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
      "InstLine" : 8,
      "InstName" : "avg_add0",
      "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/float_add.v",
      "ModuleLine" : 1,
      "ModuleName" : "floatAdd"
     },
     {
      "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
      "InstLine" : 14,
      "InstName" : "avg_add1",
      "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/float_add.v",
      "ModuleLine" : 1,
      "ModuleName" : "floatAdd"
     },
     {
      "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
      "InstLine" : 20,
      "InstName" : "avg_add2",
      "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/float_add.v",
      "ModuleLine" : 1,
      "ModuleName" : "floatAdd"
     },
     {
      "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
      "InstLine" : 26,
      "InstName" : "avg_mult0",
      "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/float_mult.v",
      "ModuleLine" : 1,
      "ModuleName" : "floatMult"
     }
    ]
   },
   {
    "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/ave_pool.v",
    "InstLine" : 15,
    "InstName" : "[24].[22].ag",
    "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
    "ModuleLine" : 1,
    "ModuleName" : "avg",
    "SubInsts" : [
     {
      "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
      "InstLine" : 8,
      "InstName" : "avg_add0",
      "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/float_add.v",
      "ModuleLine" : 1,
      "ModuleName" : "floatAdd"
     },
     {
      "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
      "InstLine" : 14,
      "InstName" : "avg_add1",
      "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/float_add.v",
      "ModuleLine" : 1,
      "ModuleName" : "floatAdd"
     },
     {
      "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
      "InstLine" : 20,
      "InstName" : "avg_add2",
      "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/float_add.v",
      "ModuleLine" : 1,
      "ModuleName" : "floatAdd"
     },
     {
      "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
      "InstLine" : 26,
      "InstName" : "avg_mult0",
      "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/float_mult.v",
      "ModuleLine" : 1,
      "ModuleName" : "floatMult"
     }
    ]
   },
   {
    "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/ave_pool.v",
    "InstLine" : 15,
    "InstName" : "[24].[24].ag",
    "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
    "ModuleLine" : 1,
    "ModuleName" : "avg",
    "SubInsts" : [
     {
      "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
      "InstLine" : 8,
      "InstName" : "avg_add0",
      "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/float_add.v",
      "ModuleLine" : 1,
      "ModuleName" : "floatAdd"
     },
     {
      "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
      "InstLine" : 14,
      "InstName" : "avg_add1",
      "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/float_add.v",
      "ModuleLine" : 1,
      "ModuleName" : "floatAdd"
     },
     {
      "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
      "InstLine" : 20,
      "InstName" : "avg_add2",
      "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/float_add.v",
      "ModuleLine" : 1,
      "ModuleName" : "floatAdd"
     },
     {
      "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
      "InstLine" : 26,
      "InstName" : "avg_mult0",
      "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/float_mult.v",
      "ModuleLine" : 1,
      "ModuleName" : "floatMult"
     }
    ]
   },
   {
    "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/ave_pool.v",
    "InstLine" : 15,
    "InstName" : "[24].[26].ag",
    "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
    "ModuleLine" : 1,
    "ModuleName" : "avg",
    "SubInsts" : [
     {
      "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
      "InstLine" : 8,
      "InstName" : "avg_add0",
      "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/float_add.v",
      "ModuleLine" : 1,
      "ModuleName" : "floatAdd"
     },
     {
      "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
      "InstLine" : 14,
      "InstName" : "avg_add1",
      "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/float_add.v",
      "ModuleLine" : 1,
      "ModuleName" : "floatAdd"
     },
     {
      "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
      "InstLine" : 20,
      "InstName" : "avg_add2",
      "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/float_add.v",
      "ModuleLine" : 1,
      "ModuleName" : "floatAdd"
     },
     {
      "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
      "InstLine" : 26,
      "InstName" : "avg_mult0",
      "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/float_mult.v",
      "ModuleLine" : 1,
      "ModuleName" : "floatMult"
     }
    ]
   },
   {
    "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/ave_pool.v",
    "InstLine" : 15,
    "InstName" : "[26].[0].ag",
    "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
    "ModuleLine" : 1,
    "ModuleName" : "avg",
    "SubInsts" : [
     {
      "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
      "InstLine" : 8,
      "InstName" : "avg_add0",
      "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/float_add.v",
      "ModuleLine" : 1,
      "ModuleName" : "floatAdd"
     },
     {
      "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
      "InstLine" : 14,
      "InstName" : "avg_add1",
      "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/float_add.v",
      "ModuleLine" : 1,
      "ModuleName" : "floatAdd"
     },
     {
      "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
      "InstLine" : 20,
      "InstName" : "avg_add2",
      "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/float_add.v",
      "ModuleLine" : 1,
      "ModuleName" : "floatAdd"
     },
     {
      "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
      "InstLine" : 26,
      "InstName" : "avg_mult0",
      "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/float_mult.v",
      "ModuleLine" : 1,
      "ModuleName" : "floatMult"
     }
    ]
   },
   {
    "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/ave_pool.v",
    "InstLine" : 15,
    "InstName" : "[26].[2].ag",
    "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
    "ModuleLine" : 1,
    "ModuleName" : "avg",
    "SubInsts" : [
     {
      "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
      "InstLine" : 8,
      "InstName" : "avg_add0",
      "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/float_add.v",
      "ModuleLine" : 1,
      "ModuleName" : "floatAdd"
     },
     {
      "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
      "InstLine" : 14,
      "InstName" : "avg_add1",
      "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/float_add.v",
      "ModuleLine" : 1,
      "ModuleName" : "floatAdd"
     },
     {
      "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
      "InstLine" : 20,
      "InstName" : "avg_add2",
      "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/float_add.v",
      "ModuleLine" : 1,
      "ModuleName" : "floatAdd"
     },
     {
      "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
      "InstLine" : 26,
      "InstName" : "avg_mult0",
      "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/float_mult.v",
      "ModuleLine" : 1,
      "ModuleName" : "floatMult"
     }
    ]
   },
   {
    "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/ave_pool.v",
    "InstLine" : 15,
    "InstName" : "[26].[4].ag",
    "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
    "ModuleLine" : 1,
    "ModuleName" : "avg",
    "SubInsts" : [
     {
      "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
      "InstLine" : 8,
      "InstName" : "avg_add0",
      "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/float_add.v",
      "ModuleLine" : 1,
      "ModuleName" : "floatAdd"
     },
     {
      "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
      "InstLine" : 14,
      "InstName" : "avg_add1",
      "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/float_add.v",
      "ModuleLine" : 1,
      "ModuleName" : "floatAdd"
     },
     {
      "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
      "InstLine" : 20,
      "InstName" : "avg_add2",
      "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/float_add.v",
      "ModuleLine" : 1,
      "ModuleName" : "floatAdd"
     },
     {
      "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
      "InstLine" : 26,
      "InstName" : "avg_mult0",
      "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/float_mult.v",
      "ModuleLine" : 1,
      "ModuleName" : "floatMult"
     }
    ]
   },
   {
    "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/ave_pool.v",
    "InstLine" : 15,
    "InstName" : "[26].[6].ag",
    "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
    "ModuleLine" : 1,
    "ModuleName" : "avg",
    "SubInsts" : [
     {
      "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
      "InstLine" : 8,
      "InstName" : "avg_add0",
      "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/float_add.v",
      "ModuleLine" : 1,
      "ModuleName" : "floatAdd"
     },
     {
      "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
      "InstLine" : 14,
      "InstName" : "avg_add1",
      "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/float_add.v",
      "ModuleLine" : 1,
      "ModuleName" : "floatAdd"
     },
     {
      "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
      "InstLine" : 20,
      "InstName" : "avg_add2",
      "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/float_add.v",
      "ModuleLine" : 1,
      "ModuleName" : "floatAdd"
     },
     {
      "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
      "InstLine" : 26,
      "InstName" : "avg_mult0",
      "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/float_mult.v",
      "ModuleLine" : 1,
      "ModuleName" : "floatMult"
     }
    ]
   },
   {
    "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/ave_pool.v",
    "InstLine" : 15,
    "InstName" : "[26].[8].ag",
    "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
    "ModuleLine" : 1,
    "ModuleName" : "avg",
    "SubInsts" : [
     {
      "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
      "InstLine" : 8,
      "InstName" : "avg_add0",
      "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/float_add.v",
      "ModuleLine" : 1,
      "ModuleName" : "floatAdd"
     },
     {
      "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
      "InstLine" : 14,
      "InstName" : "avg_add1",
      "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/float_add.v",
      "ModuleLine" : 1,
      "ModuleName" : "floatAdd"
     },
     {
      "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
      "InstLine" : 20,
      "InstName" : "avg_add2",
      "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/float_add.v",
      "ModuleLine" : 1,
      "ModuleName" : "floatAdd"
     },
     {
      "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
      "InstLine" : 26,
      "InstName" : "avg_mult0",
      "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/float_mult.v",
      "ModuleLine" : 1,
      "ModuleName" : "floatMult"
     }
    ]
   },
   {
    "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/ave_pool.v",
    "InstLine" : 15,
    "InstName" : "[26].[10].ag",
    "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
    "ModuleLine" : 1,
    "ModuleName" : "avg",
    "SubInsts" : [
     {
      "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
      "InstLine" : 8,
      "InstName" : "avg_add0",
      "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/float_add.v",
      "ModuleLine" : 1,
      "ModuleName" : "floatAdd"
     },
     {
      "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
      "InstLine" : 14,
      "InstName" : "avg_add1",
      "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/float_add.v",
      "ModuleLine" : 1,
      "ModuleName" : "floatAdd"
     },
     {
      "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
      "InstLine" : 20,
      "InstName" : "avg_add2",
      "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/float_add.v",
      "ModuleLine" : 1,
      "ModuleName" : "floatAdd"
     },
     {
      "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
      "InstLine" : 26,
      "InstName" : "avg_mult0",
      "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/float_mult.v",
      "ModuleLine" : 1,
      "ModuleName" : "floatMult"
     }
    ]
   },
   {
    "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/ave_pool.v",
    "InstLine" : 15,
    "InstName" : "[26].[12].ag",
    "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
    "ModuleLine" : 1,
    "ModuleName" : "avg",
    "SubInsts" : [
     {
      "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
      "InstLine" : 8,
      "InstName" : "avg_add0",
      "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/float_add.v",
      "ModuleLine" : 1,
      "ModuleName" : "floatAdd"
     },
     {
      "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
      "InstLine" : 14,
      "InstName" : "avg_add1",
      "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/float_add.v",
      "ModuleLine" : 1,
      "ModuleName" : "floatAdd"
     },
     {
      "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
      "InstLine" : 20,
      "InstName" : "avg_add2",
      "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/float_add.v",
      "ModuleLine" : 1,
      "ModuleName" : "floatAdd"
     },
     {
      "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
      "InstLine" : 26,
      "InstName" : "avg_mult0",
      "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/float_mult.v",
      "ModuleLine" : 1,
      "ModuleName" : "floatMult"
     }
    ]
   },
   {
    "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/ave_pool.v",
    "InstLine" : 15,
    "InstName" : "[26].[14].ag",
    "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
    "ModuleLine" : 1,
    "ModuleName" : "avg",
    "SubInsts" : [
     {
      "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
      "InstLine" : 8,
      "InstName" : "avg_add0",
      "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/float_add.v",
      "ModuleLine" : 1,
      "ModuleName" : "floatAdd"
     },
     {
      "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
      "InstLine" : 14,
      "InstName" : "avg_add1",
      "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/float_add.v",
      "ModuleLine" : 1,
      "ModuleName" : "floatAdd"
     },
     {
      "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
      "InstLine" : 20,
      "InstName" : "avg_add2",
      "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/float_add.v",
      "ModuleLine" : 1,
      "ModuleName" : "floatAdd"
     },
     {
      "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
      "InstLine" : 26,
      "InstName" : "avg_mult0",
      "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/float_mult.v",
      "ModuleLine" : 1,
      "ModuleName" : "floatMult"
     }
    ]
   },
   {
    "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/ave_pool.v",
    "InstLine" : 15,
    "InstName" : "[26].[16].ag",
    "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
    "ModuleLine" : 1,
    "ModuleName" : "avg",
    "SubInsts" : [
     {
      "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
      "InstLine" : 8,
      "InstName" : "avg_add0",
      "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/float_add.v",
      "ModuleLine" : 1,
      "ModuleName" : "floatAdd"
     },
     {
      "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
      "InstLine" : 14,
      "InstName" : "avg_add1",
      "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/float_add.v",
      "ModuleLine" : 1,
      "ModuleName" : "floatAdd"
     },
     {
      "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
      "InstLine" : 20,
      "InstName" : "avg_add2",
      "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/float_add.v",
      "ModuleLine" : 1,
      "ModuleName" : "floatAdd"
     },
     {
      "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
      "InstLine" : 26,
      "InstName" : "avg_mult0",
      "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/float_mult.v",
      "ModuleLine" : 1,
      "ModuleName" : "floatMult"
     }
    ]
   },
   {
    "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/ave_pool.v",
    "InstLine" : 15,
    "InstName" : "[26].[18].ag",
    "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
    "ModuleLine" : 1,
    "ModuleName" : "avg",
    "SubInsts" : [
     {
      "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
      "InstLine" : 8,
      "InstName" : "avg_add0",
      "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/float_add.v",
      "ModuleLine" : 1,
      "ModuleName" : "floatAdd"
     },
     {
      "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
      "InstLine" : 14,
      "InstName" : "avg_add1",
      "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/float_add.v",
      "ModuleLine" : 1,
      "ModuleName" : "floatAdd"
     },
     {
      "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
      "InstLine" : 20,
      "InstName" : "avg_add2",
      "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/float_add.v",
      "ModuleLine" : 1,
      "ModuleName" : "floatAdd"
     },
     {
      "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
      "InstLine" : 26,
      "InstName" : "avg_mult0",
      "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/float_mult.v",
      "ModuleLine" : 1,
      "ModuleName" : "floatMult"
     }
    ]
   },
   {
    "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/ave_pool.v",
    "InstLine" : 15,
    "InstName" : "[26].[20].ag",
    "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
    "ModuleLine" : 1,
    "ModuleName" : "avg",
    "SubInsts" : [
     {
      "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
      "InstLine" : 8,
      "InstName" : "avg_add0",
      "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/float_add.v",
      "ModuleLine" : 1,
      "ModuleName" : "floatAdd"
     },
     {
      "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
      "InstLine" : 14,
      "InstName" : "avg_add1",
      "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/float_add.v",
      "ModuleLine" : 1,
      "ModuleName" : "floatAdd"
     },
     {
      "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
      "InstLine" : 20,
      "InstName" : "avg_add2",
      "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/float_add.v",
      "ModuleLine" : 1,
      "ModuleName" : "floatAdd"
     },
     {
      "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
      "InstLine" : 26,
      "InstName" : "avg_mult0",
      "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/float_mult.v",
      "ModuleLine" : 1,
      "ModuleName" : "floatMult"
     }
    ]
   },
   {
    "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/ave_pool.v",
    "InstLine" : 15,
    "InstName" : "[26].[22].ag",
    "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
    "ModuleLine" : 1,
    "ModuleName" : "avg",
    "SubInsts" : [
     {
      "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
      "InstLine" : 8,
      "InstName" : "avg_add0",
      "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/float_add.v",
      "ModuleLine" : 1,
      "ModuleName" : "floatAdd"
     },
     {
      "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
      "InstLine" : 14,
      "InstName" : "avg_add1",
      "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/float_add.v",
      "ModuleLine" : 1,
      "ModuleName" : "floatAdd"
     },
     {
      "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
      "InstLine" : 20,
      "InstName" : "avg_add2",
      "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/float_add.v",
      "ModuleLine" : 1,
      "ModuleName" : "floatAdd"
     },
     {
      "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
      "InstLine" : 26,
      "InstName" : "avg_mult0",
      "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/float_mult.v",
      "ModuleLine" : 1,
      "ModuleName" : "floatMult"
     }
    ]
   },
   {
    "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/ave_pool.v",
    "InstLine" : 15,
    "InstName" : "[26].[24].ag",
    "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
    "ModuleLine" : 1,
    "ModuleName" : "avg",
    "SubInsts" : [
     {
      "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
      "InstLine" : 8,
      "InstName" : "avg_add0",
      "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/float_add.v",
      "ModuleLine" : 1,
      "ModuleName" : "floatAdd"
     },
     {
      "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
      "InstLine" : 14,
      "InstName" : "avg_add1",
      "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/float_add.v",
      "ModuleLine" : 1,
      "ModuleName" : "floatAdd"
     },
     {
      "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
      "InstLine" : 20,
      "InstName" : "avg_add2",
      "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/float_add.v",
      "ModuleLine" : 1,
      "ModuleName" : "floatAdd"
     },
     {
      "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
      "InstLine" : 26,
      "InstName" : "avg_mult0",
      "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/float_mult.v",
      "ModuleLine" : 1,
      "ModuleName" : "floatMult"
     }
    ]
   },
   {
    "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/ave_pool.v",
    "InstLine" : 15,
    "InstName" : "[26].[26].ag",
    "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
    "ModuleLine" : 1,
    "ModuleName" : "avg",
    "SubInsts" : [
     {
      "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
      "InstLine" : 8,
      "InstName" : "avg_add0",
      "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/float_add.v",
      "ModuleLine" : 1,
      "ModuleName" : "floatAdd"
     },
     {
      "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
      "InstLine" : 14,
      "InstName" : "avg_add1",
      "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/float_add.v",
      "ModuleLine" : 1,
      "ModuleName" : "floatAdd"
     },
     {
      "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
      "InstLine" : 20,
      "InstName" : "avg_add2",
      "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/float_add.v",
      "ModuleLine" : 1,
      "ModuleName" : "floatAdd"
     },
     {
      "InstFile" : "D:/FYP/FYP_FPGA/FYP/src/avg_4.v",
      "InstLine" : 26,
      "InstName" : "avg_mult0",
      "ModuleFile" : "D:/FYP/FYP_FPGA/FYP/src/float_mult.v",
      "ModuleLine" : 1,
      "ModuleName" : "floatMult"
     }
    ]
   }
  ]
 }
]