<root><simulation><result_generated_time />2023-05-13 01:45:46<layer><layer_spec />{'B': 1, 'K': 960, 'C': 160, 'OY': 7, 'OX': 7, 'IY': 7, 'IX': 7, 'FY': 1, 'FX': 1, 'SY': 1, 'SX': 1, 'SFY': 1, 'SFX': 1, 'G': 1}<im2col_enable />False<total_MAC_operation />7526400<total_data_size_element />{'W': 153600, 'I': 7840, 'O': 47040}<total_data_reuse />{'W': 49, 'I': 960.0, 'O': 160}</layer><search_engine><mem_hierarchy_search><mode />fixed<mem_scheme_index />1/1</mem_hierarchy_search><spatial_mapping_search><mode />hint-driven search<spatial_mapping_hint_list />[[{'Col': ['C_16', 'K_2']}, {'Row': ['OY_32']}]]<unrolling_scheme_index />1/1</spatial_mapping_search><temporal_mapping_search><mode />loma search<valid_temporal_mapping_found />10080</temporal_mapping_search></search_engine><hw_spec><PE_array><precision_bit />{'W': 8, 'I': 8, 'O_partial': 8, 'O_final': 8}<MAC_array_size />{'Col': 32, 'Row': 32}</PE_array><memory_hierarchy><mem_name_in_the_hierarchy><W />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<I />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<O />['spad_32byte', 'buffer_2Mbyte', 'sram_big']</mem_name_in_the_hierarchy><mem_size_bit />{'W': [512, 33554432, 34359738368], 'I': [512, 33554432, 34359738368], 'O': [512, 33554432, 34359738368]}<mem_bw_bit_per_cycle_or_mem_wordlength />{'W': [[64, 64], [512, 512], [2048, 2048]], 'I': [[64, 64], [512, 512], [2048, 2048]], 'O': [[64, 64], [512, 512], [2048, 2048]]}<mem_access_energy_per_word />{'W': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]], 'I': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]], 'O': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]]}<mem_type />{'W': ['dp_sb', 'dp_db', 'dp_sb'], 'I': ['dp_sb', 'dp_db', 'dp_sb'], 'O': ['dp_sb', 'dp_db', 'dp_sb']}<mem_share />{0: [('W', 'buffer_2Mbyte'), ('I', 'buffer_2Mbyte'), ('O', 'buffer_2Mbyte')], 1: [('W', 'sram_big'), ('I', 'sram_big'), ('O', 'sram_big')]}<mem_area_single_module />{'W': [0.000693826, 27.0113, 93.2871], 'I': [0.000693826, 27.0113, 93.2871], 'O': [0.000693826, 27.0113, 93.2871]}<mem_unroll />{'W': [32, 1, 1], 'I': [56, 1, 1], 'O': [28, 1, 1]}</memory_hierarchy></hw_spec><results><basic_info><spatial_unrolling><W />[[[], [('OY', 7)]], [[('C', 8), ('K', 4)], []], [], []]<I />[[[('K', 4)], []], [[('C', 8)], [('OY', 7)]], [], []]<O />[[[('C', 8)], []], [[('K', 4)], [('OY', 7)]], [], []]<greedy_mapping />False</spatial_unrolling><temporal_mapping><W />[[('K', 3), ('C', 5), ('OX', 7)], [('K', 80), ('C', 2), ('C', 2)], []]<I />[[('K', 3), ('C', 5), ('OX', 7), ('K', 80)], [('C', 2), ('C', 2)], []]<O />[[('K', 3), ('C', 5)], [('OX', 7), ('K', 80), ('C', 2), ('C', 2)], []]<fully_PE_level_output_stationary />False</temporal_mapping><data_reuse />{'W': [7.0, 7, 1, 1], 'I': [4.0, 240.0, 1.0, 1.0], 'O': [8.0, 5, 4, 1]}<I_pr_diagonally_broadcast_or_fifo_effect />'I': [False, False, False, False]<used_mem_size_bit />{'W': [120, 1228800, 1228800], 'I': [280, 62720, 62720], 'O': [24, 376320, 376320], 'O_partial': [24, 376320, 0], 'O_final': [0, 0, 376320]}<actual_mem_utilization_individual />{'W': [0.23, 0.04, 0.0], 'I': [0.55, 0.0, 0.0], 'O': [0.05, 0.01, 0.0]}<actual_mem_utilization_shared />{'W': [0.23, 0.05, 0.0], 'I': [0.55, 0.05, 0.0], 'O': [0.05, 0.05, 0.0]}<effective_mem_size_bit />{'W': [120, 15360, 1228800], 'I': [280, 31360, 62720], 'O': [24, 376320, 376320], 'O_partial': [24, 376320, 0], 'O_final': [0, 0, 376320]}<total_unit_count />{'W': [224, 32, 1, 1], 'I': [224, 56, 1, 1], 'O': [224, 28, 1, 1]}<unique_unit_count />{'W': [32, 32, 1, 1], 'I': [56, 56, 1, 1], 'O': [28, 28, 1, 1]}<duplicate_unit_count />{'W': [7.0, 1.0, 1.0, 1.0], 'I': [4.0, 1.0, 1.0, 1.0], 'O': [8.0, 1.0, 1.0, 1.0]}<mem_access_count_elem><W />[[1075200, 153600], [153600, 153600], [153600, 0]]<I />[[627200, 7840], [7840, 7840], [7840, 0]]<O />[[(893760, 940800), (188160, 141120)], [(141120, 188160), (47040, 0)], [(0, 47040), (0, 0)]]<O_partial />[[(893760, 940800), (188160, 141120)], [(141120, 188160), (0, 0)], [(0, 0), (0, 0)]]<O_final />[[(0, 0), (0, 0)], [(0, 0), (47040, 0)], [(0, 47040), (0, 0)]]</mem_access_count_elem><mem_access_count_word><W />[[134400, 19200], [2400, 2400], [600, 0]]<I />[[78400, 980], [122, 122], [31, 0]]<O />[[(111720, 117600), (23520, 17640)], [(2205, 2940), (735, 0)], [(0, 184), (0, 0)]]<O_partial />[([111720, 117600], [23520, 17640]), ([2205, 2940], [0, 0]), ([0, 0], [0, 0])]<O_final />[([0, 0], [0, 0]), ([0, 0], [735, 0]), ([0, 184], [0, 0])]</mem_access_count_word><mac_count><active />7526400<idle />26880000</mac_count></basic_info><energy><total_energy />17799051.2<mem_energy_breakdown><W />[52.2, 475.6, 799.1]<I />[26.7, 24.3, 40.8]<O />[94.7, 582.7, 244.7]</mem_energy_breakdown><MAC_energy><active_MAC />16452710.4<idle_MAC />1344000.0<total />17796710.4</MAC_energy></energy><performance><mac_array_utilization><utilization_with_data_loading />0.2034<utilization_without_data_loading />0.2188<utilization_spatial />0.2188<utilization_temporal_with_data_loading />0.9299<mac_utilize_temporal_without_data_loading />1.0</mac_array_utilization><latency><latency_cycle_with_data_loading />36131<latency_cycle_without_data_loading />33600<ideal_computing_cycle />33600<data_loading><load_cycle_total />2531<load_cycle_individual />{'W': [8, 2400, 0], 'I': [31, 123, 0]}<load_cycle_combined />{'W': 2400, 'I': 123}</data_loading><mem_stalling><mem_stall_cycle_total />0<mem_stall_cycle_individual />{'W': [[-33599], [-32857, -31262], [-33600, -33600]], 'I': [[-33599], [-303, -222], [-33600, -33600]], 'O': [[-33600], [-33600, -31360], [-32865, -33416]]}<mem_stall_cycle_shared />{'W': [[-33599], [-32857, 0], [0, 0]], 'I': [[-33599], [-303, 0], [0, 0]], 'O': [[-33600], [-33600, -31360], [-32865, -33416]]}<latency_deep_analysis><data_size_each_level_unrolled />{'W': [120, 1228800, 1228800], 'I': [280, 62720, 62720], 'O': [24, 376320, 376320], 'O_partial': [24, 376320, 0], 'O_final': [0, 0, 376320]}<data_size_each_level_total />{'W': [3840, 1228800, 1228800], 'I': [15680, 62720, 62720], 'O': [672, 376320, 376320]}<loop_cycles_each_level />{'W': [105, 33600, 33600], 'I': [8400, 33600, 33600], 'O': [15, 33600, 33600]}<top_ir_loop_size />{'W': [7, 1, 1], 'I': [80, 1, 1], 'O': [5, 4, 1]}<req_aver_mem_bw />{'W': [[8.0, 1.1], [36.6, 36.6], [36.6, 36.6]], 'I': [[8.0, 0.0], [1.9, 1.9], [1.9, 1.9]], 'O': [[8.0, 1.6], [44.8, 11.2], [11.2, 11.2]]}<req_inst_mem_bw />{'W': [[8.0, 8.0], [256.0, 36.6], [36.6, 36.6]], 'I': [[8.0, 2.7], [149.3, 1.9], [1.9, 1.9]], 'O': [[8.0, 8.0], [224.0, 44.8], [44.8, 11.2]]}<req_mem_bw_bit_per_cycle_individual />{'W': [[8.0, 1.1], [36.6, 36.6], [36.6, 0]], 'I': [[8.0, 2.7], [149.3, 1.9], [1.9, 0]], 'O': [[8.0, 1.6], [44.8, 11.2], [11.2, 0]]}<req_mem_bw_bit_per_cycle_shared />{'W': [[8.0, 1.1], [241.9, 83.2], [38.4, 11.2]], 'I': [[8.0, 2.7], [241.9, 83.2], [38.4, 11.2]], 'O': [[8.0, 1.6], [241.9, 83.2], [38.4, 11.2]]}<output_distinguish />[('psum', 'psum'), ('psum', 'fsum'), ('fsum', 'fsum')]<mem_bw_requirement_meet />{'W': [[True, True], [True, True], [True, True]], 'I': [[True, True], [True, True], [True, True]], 'O': [[True, True], [True, True], [True, True]]}<trans_time_ideal />{'W': [[1, 1, 33600], [105, 105, 320], [33600, 33600, 1]], 'I': [[1, 1, 33600], [105, 8400, 4], [33600, 33600, 1]], 'O': [[1, 1, 33600], [15, 15, 2240], [33600, 33600, 1]]}<trans_time_real />{'W': [[0, 1, 33600], [[2, 105, 320], [8, 105, 320]], [[2400, 33600, 1], [600, 33600, 1]]], 'I': [[0, 1, 33600], [[4, 8400, 4], [31, 8400, 4]], [[122, 33600, 1], [31, 33600, 1]]], 'O': [[0, 1, 33600], [[0, 15, 2240], [1, 15, 2240]], [[735, 33600, 1], [184, 33600, 1]]]}<single_stall_cycle />{'W': [[-1], [-103, -98], [-31200, -33000]], 'I': [[-1], [-101, -74], [-33478, -33569]], 'O': [[-1], [-15, -14], [-32865, -33416]]}<single_stall_count />{'W': [33599, 319, 0], 'I': [33599, 3, 0], 'O': [33600, 2240, 1]}<mem_compute_overlap_cc_for_shared_mem />{0: {'W': [2552, 0], 'I': [93, 0], 'O': [2240, 735]}, 1: {'W': [0, 0], 'I': [0, 0], 'O': [735, 0]}}<mem_compute_overlap_stall_for_shared_mem_LH />{0: [[-28715, -33600], [-31360, -32865]], 1: [[-33600, -33600], [-32865, -33600]]}</latency_deep_analysis></mem_stalling></latency></performance><area><total_area />120.7<mem_area />120.4<mem_area_percentage />99.8 %</area></results><elapsed_time_second />0</simulation></root>