---
title: X8664
---
**[Home](Home "Home") \* [Hardware](Hardware "Hardware") \* x86-64**



[ Quad-core [AMD](AMD "AMD") [Opteron](https://en.wikipedia.org/wiki/Opteron) processor [[1]](#cite_note-1)
**x86-64** or x64,  

an 64-bit [x86](X86 "X86")-extension, designed by [AMD](AMD "AMD") as Hammer- or [K8](https://en.wikipedia.org/wiki/Athlon_64) architecture with [Athlon 64](https://en.wikipedia.org/wiki/Athlon_64) and [Opteron](https://en.wikipedia.org/wiki/Opteron) cpus. It has been cloned by [Intel](Intel "Intel") under the name *EMT64* and later [Intel 64](https://en.wikipedia.org/wiki/X86-64#Intel_64). Beside 64-bit general purpose extensions, x86-64 supports [MMX](MMX "MMX")-, x87- as well as the 128-bit SSE- and [SSE2](SSE2 "SSE2")-instruction sets. According to the CPUID-instructions, further [SIMD](SIMD_and_SWAR_Techniques "SIMD and SWAR Techniques") Streamig Extensions, such as [SSE3](SSE3 "SSE3"), [SSSE3](SSSE3 "SSSE3") (Intel only), [SSE4](SSE4 "SSE4") (Core2, [K10](https://en.wikipedia.org/wiki/AMD_K10)), [AVX](AVX "AVX"), [AVX2](AVX2 "AVX2") and [AVX-512](AVX-512 "AVX-512"), and AMD's [3DNow!](https://en.wikipedia.org/wiki/3DNow!), Enhanced 3DNow! and [XOP](XOP "XOP"). 



### General Purpose


The 16 general purpose registers may be treated as 64 bit [Quad Word](Quad_Word "Quad Word") ([bitboard](Bitboards "Bitboards")), 32 bit [Double Word](Double_Word "Double Word"), 16 bit [Word](Word "Word") and high (partly), low [Byte](Byte "Byte") [[2]](#cite_note-2):





|  64
 |  32
 |  16
 |  8 high
 |  8 low
 |  Purpose
 |
| --- | --- | --- | --- | --- | --- |
|  RAX
 |  EAX
 |  AX
 |  AH
 |  AL
 |  GP, Accumulator
 |
|  RBX
 |  EBX
 |  BX
 |  BH
 |  BL
 |  GP, Index Register
 |
|  RCX
 |  ECX
 |  CX
 |  CH
 |  CL
 |  GP, Counter, variable shift, rotate via CL
 |
|  RDX
 |  EDX
 |  DX
 |  DH
 |  DL
 |  GP, high Accumulator mul/div
 |
|  RSI
 |  ESI
 |  SI
 |  -
 |  -
 |  GP, Source Index
 |
|  RDI
 |  EDI
 |  DI
 |  -
 |  -
 |  GP, Destination Index
 |
|  RSP
 |  ESP
 |  SP
 |  -
 |  -
 |  Stack Pointer
 |
|  RBP
 |  EBP
 |  BP
 |  -
 |  -
 |  GP, Base Pointer
 |
|  R08
 |  R08D
 |  R08W
 |  -
 |  R08B
 |  GP
 |
|  R..
 |  R..D
 |  R..W
 |  -
 |  R..B
 |  GP
 |
|  R15
 |  R15D
 |  R15W
 |  -
 |  R15B
 |  GP
 |


### [MMX](MMX "MMX")


Eight 64-bit MMX-Registers: **MM0** - **MM7**.
Treated as [Double](Double "Double"), [Quad Word](Quad_Word "Quad Word") or vector of two [Floats](Float "Float"), [Double Words](Double_Word "Double Word"), vector if four [Words](Word "Word") or eight [Bytes](Byte "Byte").



### [SSE](SSE "SSE")/[SSE\*](SSE2 "SSE2")


Sixteen 128-bit XMM-Registers: **XMM0** - **XMM15**.
Treated as vector of two [Doubles](Double "Double") or [Quad Words](Quad_Word "Quad Word"), as vector of four [Floats](Float "Float") or [Double Words](Double_Word "Double Word"), and as vector of eight [Words](Word "Word") or 16 [Bytes](Byte "Byte").



### [AVX](AVX "AVX"), [AVX2](AVX2 "AVX2")/[XOP](XOP "XOP")


[Intel](Intel "Intel") [Sandy Bridge](https://en.wikipedia.org/wiki/Sandy_Bridge_%28microarchitecture%29) and [AMD](AMD "AMD") [Bulldozer](https://en.wikipedia.org/wiki/Bulldozer_%28processor%29)
Sixteen 256-bit YMM-Registers: **YMM0** - **YMM15** (shared by XMM as lower half).
Treated as vector of four [Doubles](Double "Double") or [Quad Words](Quad_Word "Quad Word"), as vector of eight [Floats](Float "Float") or [Double Words](Double_Word "Double Word"), and as vector of 15 [Words](Word "Word") or 32 [Bytes](Byte "Byte").



### [AVX-512](AVX-512 "AVX-512")


[Intel](Intel "Intel") [Xeon Phi](https://en.wikipedia.org/wiki/Xeon_Phi) (2015)
32 512-bit ZMM-Registers: **ZMM0** - **ZMM31**
Eight vector mask registers



## Instructions


Useful instructions for [bitboard-applications](Bitboards "Bitboards") are by default not supported by high-level programming languages. Available through (inline) [Assembly](Assembly "Assembly") or compiler intrinsics of various C-Compilers [[3]](#cite_note-3).




### General Purpose


[x86-64 Instructions](Template:X86-64_Instructions "Template:X86-64 Instructions"), [C](C "C")-[Intrinsic](https://en.wikipedia.org/wiki/Intrinsic_function) reference from [x64 (amd64) Intrinsics List | Microsoft Docs](https://docs.microsoft.com/en-us/cpp/intrinsics/x64-amd64-intrinsics-list)





|  Mnemonic
 |  Description
 |  C-Intrinsic
 |  Remark
 |
| --- | --- | --- | --- |
|  bsf
 | [bit scan forward](BitScan#Bitscanforward "BitScan") | [\_BitScanForward64](https://docs.microsoft.com/en-us/cpp/intrinsics/bitscanforward-bitscanforward64) |  |
|  bsr
 | [bit scan reverse](BitScan#Bitscanreverse "BitScan") | [\_BitScanReverse64](https://docs.microsoft.com/en-us/cpp/intrinsics/bitscanreverse-bitscanreverse64) |  |
|  bswap
 | [byte swap](Flipping_Mirroring_and_Rotating#FlipVertically "Flipping Mirroring and Rotating") | [\_byteswap\_uint64](https://docs.microsoft.com/en-us/cpp/c-runtime-library/reference/byteswap-uint64-byteswap-ulong-byteswap-ushort) |  |
|  bt
 | [bit test](General_Setwise_Operations#BitbySquare "General Setwise Operations") | [\_bittest64](https://docs.microsoft.com/en-us/cpp/intrinsics/bittest-bittest64) |  |
|  btc
 | [bit test and complement](General_Setwise_Operations#BitbySquare "General Setwise Operations") | [\_bittestandcomplement64](https://docs.microsoft.com/en-us/cpp/intrinsics/bittestandcomplement-bittestandcomplement64) |  |
|  btr
 | [bit test and reset](General_Setwise_Operations#BitbySquare "General Setwise Operations") | [\_bittestandreset64](https://docs.microsoft.com/en-us/cpp/intrinsics/bittestandreset-bittestandreset64) |  |
|  bts
 | [bit test and set](General_Setwise_Operations#BitbySquare "General Setwise Operations") | [\_bittestandset64](https://docs.microsoft.com/en-us/cpp/intrinsics/bittestandset-bittestandset64) |  |
|  cpuid
 |  cpuid
 | [\_cpuid](https://docs.microsoft.com/en-us/cpp/intrinsics/cpuid-cpuidex) | [cpuid](https://en.wikipedia.org/wiki/CPUID) |
|  imul
 |  signed multiplication
 | [\_mulh](https://docs.microsoft.com/en-us/cpp/intrinsics/mulh), [\_mul128](https://docs.microsoft.com/en-us/cpp/intrinsics/mul128) |  |
|  lzcnt
 | [leading zero count](BitScan#LeadingZeroCount "BitScan") | [\_lzcnt16, \_lzcnt, \_lzcnt64](https://docs.microsoft.com/en-us/cpp/intrinsics/lzcnt16-lzcnt-lzcnt64) | [cpuid](https://en.wikipedia.org/wiki/CPUID), [SSE4a](SSE4#SSE4a "SSE4") |
|  mul
 | [unsigned multiplication](General_Setwise_Operations#Multiplication "General Setwise Operations") | [\_umulh](https://docs.microsoft.com/en-us/cpp/intrinsics/umulh), [\_umul128](https://docs.microsoft.com/en-us/cpp/intrinsics/umul128) |  |
|  popcnt
 | [population count](Population_Count "Population Count") | [\_popcnt16, \_popcnt, \_popcnt64](https://docs.microsoft.com/en-us/cpp/intrinsics/popcnt16-popcnt-popcnt64) | [cpuid](https://en.wikipedia.org/wiki/CPUID), [SSE4.2](SSE4#SSE4.2 "SSE4"), [SSE4a](SSE4#SSE4a "SSE4") |
|  rdtsc
 |  read performance counter
 | [\_rdtsc](https://docs.microsoft.com/en-us/cpp/intrinsics/rdtsc) |  |
|  rol, ror
 | [rotate left, right](General_Setwise_Operations#Rotate "General Setwise Operations") | [\_rotl, \_rotl64, \_rotr, \_rotr64](https://docs.microsoft.com/en-us/cpp/c-runtime-library/reference/rotl-rotl64-rotr-rotr64) |  |


### Bit-Manipulation


* [ABM](SSE4#ABM "SSE4")
* [BMI1](BMI1 "BMI1")
* [BMI2](BMI2 "BMI2")
* [TBM](TBM "TBM")


### [SSE2](SSE2 "SSE2")


[x86](X86 "X86") and x86-64 - [SSE2 Instructions](Template:SSE2_Instructions "Template:SSE2 Instructions"), [C](C "C")-[Intrinsic](https://en.wikipedia.org/wiki/Intrinsic_function) reference from [Intel Intrinsics Guide](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#)





|  Mnemonic
 |  Description
 |  C-Intrinsic
 |
| --- | --- | --- |
|  bitwise logical
 |  return
 |  |  parameter
 |
|  pand
 |  packed and, r := a & b
 |  \_m128i
 | [\_mm\_and\_si128](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_and_si128) |  (\_m128i a, \_m128i b)
 |
|  pandn
 |  packed and not, r := ~a & b
 |  \_m128i
 | [\_mm\_andnot\_si128](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_andnot_si128) |  (\_m128i a, \_m128i b)
 |
|  por
 |  packed or, r := a | b
 |  \_m128i
 | [\_mm\_or\_si128](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_or_si128) |  (\_m128i a, \_m128i b)
 |
|  pxor
 |  packed xor, r:= a ^ b
 |  \_m128i
 | [\_mm\_xor\_si128](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_xor_si128) |  (\_m128i a, \_m128i b)
 |
|  quad word shifts
 |  return
 |  |  parameter
 |
|  psrlq
 |  packed shift right logical quad
 |  \_m128i
 | [\_mm\_srl\_epi64](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_srl_epi64) |  (\_m128i a, \_m128i cnt)
 |
|  immediate
 |  \_m128i
 | [\_mm\_srli\_epi64](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_srli_epi64) |  (\_m128i a, int cnt)
 |
|  psllq
 |  packed shift left logical quad
 |  \_m128i
 | [\_mm\_sll\_epi64](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_sll_epi64) |  (\_m128i a, \_m128i cnt)
 |
|  immediate
 |  \_m128i
 | [\_mm\_slli\_epi64](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_slli_epi64) |  (\_m128i a, int cnt)
 |
|  arithmetical
 |  return
 |  |  parameter
 |
|  paddb
 |  packed add bytes
 |  \_m128i
 | [\_mm\_add\_epi8](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_add_epi8) |  (\_m128i a, \_m128i b)
 |
|  psubb
 |  packed subtract bytes
 |  \_m128i
 | [\_mm\_sub\_epi8](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_sub_epi8) |  (\_m128i a, \_m128i b)
 |
|  psadbw
 |  packed sum of absolute differencesof bytes into a word
 |  \_m128i
 | [\_mm\_sad\_epu8](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_sad_epu8) |  (\_m128i a, \_m128i b)
 |
|  pmaxsw
 |  packed maximum signed words
 |  \_m128i
 | [\_mm\_max\_epi16](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_max_epi16) |  (\_m128i a, \_m128i b)
 |
|  pmaxub
 |  packed maximum unsigned bytes
 |  \_m128i
 | [\_mm\_max\_epu8](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_max_epu8) |  (\_m128i a, \_m128i b)
 |
|  pminsw
 |  packed minimum signed words
 |  \_m128i
 | [\_mm\_min\_epi16](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_min_epi16) |  (\_m128i a, \_m128i b)
 |
|  pminub
 |  packed minimum unsigned bytes
 |  \_m128i
 | [\_mm\_min\_epu8](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_min_epu8) |  (\_m128i a, \_m128i b)
 |
|  pcmpeqb
 |  packed compare equal bytes
 |  \_m128i
 | [\_mm\_cmpeq\_epi8](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_cmpeq_epi8) |  (\_m128i a, \_m128i b)
 |
|  pmullw
 |  packed multiply mow signed (unsigned) word
 |  \_m128i
 | [\_mm\_mullo\_epi16](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_mullo_epi16) |  (\_m128i a, \_m128i b)
 |
|  pmulhw
 |  packed multiply high signed word
 |  \_m128i
 | [\_mm\_mulhi\_epi16](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_mulhi_epi16) |  (\_m128i a, \_m128i b)
 |
|  pmulhuw
 |  packed multiply high unsigned word
 |  \_m128i
 | [\_mm\_mulhi\_epu16](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_mulhi_epu16) |  (\_m128i a, \_m128i b)
 |
|  pmaddwd
 |  packed multiply words and add doublewords
 |  \_m128
 | [\_mm\_madd\_epi16](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_madd_epi16) |  (\_m128i a, \_m128i b)
 |
|  unpack, shuffle
 |  return
 |  |  parameter
 |
|  punpcklbw
 |  unpack and interleave low bytes`gGhHfFeE:dDcCbBaA :=``xxxxxxxx:GHFEDCBA #``xxxxxxxx:ghfedcba` |  \_m128i
 | [\_mm\_unpacklo\_epi8](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_unpacklo_epi8) |  (\_m128i A, \_m128i a)
 |
|  punpckhbw
 |  unpack and interleave high bytes`gGhHfFeE:dDcCbBaA :=``GHFEDCBA:xxxxxxxx #``ghfedcba:xxxxxxxx` |  \_m128i
 | [\_mm\_unpackhi\_epi8](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_unpackhi_epi8) |  (\_m128i A, \_m128i a)
 |
|  punpcklwd
 |  unpack and interleave low words`dDcC:bBaA := xxxx:DCBA#xxxx:dcba` |  \_m128i
 | [\_mm\_unpacklo\_epi16](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_unpacklo_epi16) |  (\_m128i A, \_m128i a)
 |
|  punpckhwd
 |  unpack and interleave high words`dDcC:bBaA := DCBA:xxxx#dcba:xxxx` |  \_m128i
 | [\_mm\_unpackhi\_epi16](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_unpackhi_epi16) |  (\_m128i A, \_m128i a)
 |
|  punpckldq
 |  unpack and interleave low doublewords`bB:aA := xx:BA # xx:ba` |  \_m128i
 | [\_mm\_unpacklo\_epi32](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_unpacklo_epi32) |  (\_m128i A, \_m128i a)
 |
|  punpckhdq
 |  unpack and interleave high doublewords`bB:aA := BA:xx # ba:xx` |  \_m128i
 | [\_mm\_unpackhi\_epi32](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_unpackhi_epi32) |  (\_m128i A, \_m128i a)
 |
|  punpcklqdq
 |  unpack and interleave low quadwords`a:A := x:A # x:a` |  \_m128i
 | [\_mm\_unpacklo\_epi64](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_unpacklo_epi64) |  (\_m128i A, \_m128i a)
 |
|  punpckhqdq
 |  unpack and interleave high quadwords`a:A := A:x # a:x` |  \_m128i
 | [\_mm\_unpackhi\_epi64](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_unpackhi_epi64) |  (\_m128i A, \_m128i a)
 |
|  pshuflw
 |  packed shuffle low words
 |  \_m128i
 | [\_mm\_shufflelo\_epi16](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_shufflelo_epi16) |  (\_m128i a, int imm)
 |
|  pshufhw
 |  packed shuffle high words
 |  \_m128i
 | [\_mm\_shufflehi\_epi16](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_shufflehi_epi16) |  (\_m128i a, int imm)
 |
|  pshufd
 |  packed shuffle doublewords
 |  \_m128i
 | [\_mm\_shuffle\_epi32](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_shuffle_epi32) |  (\_m128i a, int imm)
 |
|  load, store, moves
 |  return
 |  |  parameter
 |
|  movdqa
 |  move aligned double quadwordxmm := \*p
 |  \_m128i
 | [\_mm\_load\_si128](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_load_si128) |  (\_m128i const \*p)
 |
|  movdqu
 |  move unaligned double quadwordxmm := \*p
 |  \_m128i
 | [\_mm\_loadu\_si128](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_loadu_si128) |  (\_m128i const\*p)
 |
|  movdqa
 |  move aligned double quadword\*p := xmm
 |  void
 | [\_mm\_store\_si128](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_store_si128) |  (\_m128i \*p, \_m128i a)
 |
|  movdqu
 |  move unaligned double quadword\*p := xmm
 |  void
 | [\_mm\_storeu\_si128](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_storeu_si128) |  (\_m128i \*p, \_m128i a)
 |
|  movq
 |  move quadword, xmm := gp64
 |  \_m128i
 | [\_mm\_cvtsi64\_si128](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_storeu_si128) |  (\_int64 a)
 |
|  movq
 |  move quadword, gp64 := xmm
 |  \_int64
 | [\_mm\_cvtsi128\_si64](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_cvtsi128_si64) |  (\_m128i a)
 |
|  movd
 |  move double word or quadwordxmm := gp64
 |  \_m128i
 | [\_mm\_cvtsi64x\_si128](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_cvtsi64x_si128) |  (\_int64 value)
 |
|  movd
 |  move doubleword, xmm := gp32
 |  \_m128i
 | [\_mm\_cvtsi32\_si128](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_cvtsi32_si128) |  (int a)
 |
|  movd
 |  move doubleword, gp32 := xmm
 |  int
 | [\_mm\_cvtsi128\_si32](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_cvtsi128_si32) |  (\_m128i a)
 |
|  pextrw
 |  extract packed word, gp16 := xmm[i]
 |  int
 | [\_mm\_extract\_epi16](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_extract_epi16) |  (\_m128i a, int imm)
 |
|  pinsrw
 |  packed insert word, xmm[i] := gp16
 |  \_m128i
 | [\_mm\_insert\_epi16](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_insert_epi16) |  (\_m128i a, int b, int imm)
 |
|  pmovmskb
 |  packed move mask byte,gp32 := 16 sign-bits(xmm)
 |  int
 | [\_mm\_movemask\_epi](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_movemask_epi) |  (\_m128i a)
 |
|  cache support
 |  return
 |  |  parameter
 |
|  prefetch
 |  |  void
 | [\_mm\_prefetch](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_prefetch) |  (char const\* p , int i)
 |


## Software


### Operating Systems


* [Linux 64](Linux "Linux")
* [Tru64 UNIX](Unix "Unix")
* [BSD](Unix "Unix")
* [Mac OS X](Mac_OS "Mac OS")
* [Windows 64](Windows "Windows")
* [Solaris](Unix "Unix")


### Development


### Assembly


* [MASM64](Assembly#x86 "Assembly")
* [GNU Assembler](Assembly#x86 "Assembly")


### C-Compiler


* [Microsoft Visual C++](https://en.wikipedia.org/wiki/Microsoft_Visual_C%2B%2B)
* [Intel-C](https://en.wikipedia.org/wiki/Intel_C%2B%2B_Compiler)
* [GCC](Free_Software_Foundation#GCC "Free Software Foundation")
* [Clang](index.php?title=Clang&action=edit&redlink=1 "Clang (page does not exist)")


## See also


* [asmFish](AsmFish "AsmFish")
* [AMX](index.php?title=AMX&action=edit&redlink=1 "AMX (page does not exist)") [[4]](#cite_note-4)
* [AVX](AVX "AVX")
* [AVX2](AVX2 "AVX2")
* [AVX-512](AVX-512 "AVX-512")
* [Bitboards](Bitboards "Bitboards")


 [General Setwise Operations](General_Setwise_Operations "General Setwise Operations")
 [BitScan](BitScan "BitScan")
* [BMI1](BMI1 "BMI1")
* [BMI2](BMI2 "BMI2")
* [Itanium](Itanium "Itanium")
* [NUMA](NUMA "NUMA")
* [SIMD and SWAR Techniques](SIMD_and_SWAR_Techniques "SIMD and SWAR Techniques")
* [SMP](SMP "SMP")
* [SSE2](SSE2 "SSE2")
* [SSE3](SSE3 "SSE3")
* [SSSE3](SSSE3 "SSSE3")
* [SSE4](SSE4 "SSE4")
* [SSE5](SSE5 "SSE5")
* [x86](X86 "X86")
* [TBM](TBM "TBM")
* [XOP](XOP "XOP")


## Publications


* [Georg Hager](https://www.rrze.fau.de/wir-ueber-uns/organigramm/mitarbeiter/index.shtml/georg-hager.shtml) [[5]](#cite_note-5), [Jan Treibig](http://dblp.uni-trier.de/pers/hd/t/Treibig:Jan), [Gerhard Wellein](http://dblp.uni-trier.de/pers/hd/w/Wellein:Gerhard) (**2013**). *The Practitioner's Cookbook for Good Parallel Performance on Multi- and Many-Core Systems*. [RRZE](https://de.wikipedia.org/wiki/Regionales_Rechenzentrum_Erlangen), [SC13](http://sc13.supercomputing.org/), [slides as pdf](https://blogs.fau.de/hager/files/2013/11/sc13_tutorial_134.pdf)
* [S. Ali Mirsoleimani](S._Ali_Mirsoleimani "S. Ali Mirsoleimani"), [Aske Plaat](Aske_Plaat "Aske Plaat"), [Jaap van den Herik](Jaap_van_den_Herik "Jaap van den Herik"), [Jos Vermaseren](Jos_Vermaseren "Jos Vermaseren") (**2014**). *Performance analysis of a 240 thread tournament level MCTS Go program on the Intel Xeon Phi*. [CoRR abs/1409.4297](http://arxiv.org/abs/1409.4297) » [Go](Go "Go")
* [S. Ali Mirsoleimani](S._Ali_Mirsoleimani "S. Ali Mirsoleimani"), [Aske Plaat](Aske_Plaat "Aske Plaat"), [Jaap van den Herik](Jaap_van_den_Herik "Jaap van den Herik"), [Jos Vermaseren](Jos_Vermaseren "Jos Vermaseren") (**2015**). *Scaling Monte Carlo Tree Search on Intel Xeon Phi*. [CoRR abs/1507.04383](http://arxiv.org/abs/1507.04383) » [Hex](Hex "Hex"), [MCTS](Monte-Carlo_Tree_Search "Monte-Carlo Tree Search"), [Parallel Search](Parallel_Search "Parallel Search")






## Manuals


### Agner Fog


* [Agner Fog's manuals](http://www.agner.org/optimize/#manuals)
* [Agner`s CPU blog](http://www.agner.org/optimize/blog/) by [Agner Fog](http://www.agner.org/)


### AMD


* [AMD Tech Docs](http://developer.amd.com/resources/developer-guides-manuals/)


### Instructions


* [Volume 1: Application Programming](http://support.amd.com/TechDocs/24592.pdf) (pdf)
* [Volume 2: System Programming](http://support.amd.com/TechDocs/24593.pdf) (pdf)
* [Volume 3: General-Purpose and System Instructions](http://support.amd.com/TechDocs/24594.pdf) (pdf)
* [Volume 4: 128-Bit and 256-Bit Media Instructions](http://support.amd.com/TechDocs/26568.pdf) (pdf)
* [Volume 5: 64-Bit Media and x87 Floating-Point Instructions](http://support.amd.com/TechDocs/26569_APM_v5.pdf) (pdf)


### Optimization Guides


* [Software Optimization Guide for AMD64 Processors](http://support.amd.com/TechDocs/25112.PDF) (pdf)
* [Software Optimization Guide for AMD Family 15h Processors](http://support.amd.com/TechDocs/47414_15h_sw_opt_guide.pdf) (pdf)
* [Performance Guidelines for AMD Athlon™ 64 and AMD Opteron™ ccNUMA Multiprocessor Systems](http://support.amd.com/TechDocs/40555.pdf) (pdf)


### Intel


### Instructions


* [Intel® 64 and IA-32 Architectures Software Developer’s Manual Volume 2A: Instruction Set Reference, A-M](http://www.intel.com/Assets/PDF/manual/253666.pdf) (pdf)
* [Intel® 64 and IA-32 Architectures Software Developer’s Manual Volume 2B: Instruction Set Reference, N-Z](http://www.intel.com/Assets/PDF/manual/253667.pdf) (pdf)
* [Intel-AVX-Programming-Reference](http://software.intel.com/file/36945) (pdf)


### Optimization Guides


* [Intel® 64 and IA-32 Architectures Optimization Reference Manual](https://software.intel.com/content/www/us/en/develop/download/intel-64-and-ia-32-architectures-optimization-reference-manual.html)


## Forum Posts


### 2003 ...


* [IA-64 vs OOOE (attn Taylor, Hyatt)](https://www.stmintz.com/ccc/index.php?id=283740) by [Tom Kerrigan](Tom_Kerrigan "Tom Kerrigan"), [CCC](CCC "CCC"), February 11, 2003 » [Itanium](Itanium "Itanium")
* [Opteron NUMA/SMP question](https://www.stmintz.com/ccc/index.php?id=410357) by Matthew Hull, [CCC](CCC "CCC"), February 09, 2005 » [NUMA](NUMA "NUMA"), [SMP](SMP "SMP")
* [core2 popcnt](http://www.talkchess.com/forum/viewtopic.php?t=26542) by [Frank Phillips](Frank_Phillips "Frank Phillips"), [CCC](CCC "CCC"), February 13, 2009 » [Population Count](Population_Count "Population Count")


### 2010 ...


* [Ivy Bridge vs Sandy Bridge for computer chess](http://www.talkchess.com/forum/viewtopic.php?t=45167) by [Larry Kaufman](Larry_Kaufman "Larry Kaufman"), [CCC](CCC "CCC"), September 15, 2012
* [What is your take on AMD's new processor?](http://www.talkchess.com/forum/viewtopic.php?t=45707) by Tano-Urayoan Russi Roman, [CCC](CCC "CCC"), October 24, 2012
* [Intel i3 L2 cache](http://www.talkchess.com/forum/viewtopic.php?t=51087) by [Harm Geert Muller](Harm_Geert_Muller "Harm Geert Muller"), [CCC](CCC "CCC"), January 28, 2014 » [Memory](Memory "Memory") [[6]](#cite_note-6)
* [Core Port Saturation](http://www.talkchess.com/forum/viewtopic.php?t=51996) by [Natale Galioto](index.php?title=Natale_Galioto&action=edit&redlink=1 "Natale Galioto (page does not exist)"), [CCC](CCC "CCC"), April 14, 2014


### 2015 ...


* [syzygy users (and Ronald)](http://www.talkchess.com/forum/viewtopic.php?t=61559) by [Robert Hyatt](Robert_Hyatt "Robert Hyatt"), [CCC](CCC "CCC"), September 29, 2016 » [BitScan](BitScan "BitScan"), [Population Count](Population_Count "Population Count")
* [New AMD processors](https://groups.google.com/d/msg/computer-go-archive/mXE2UsBDeyA/ljUckKn-AgAJ) by [Ingo Althöfer](Ingo_Alth%C3%B6fer "Ingo Althöfer"), [The Computer-go Archives](http://computer-go.org/pipermail/computer-go/), March 03, 2017
* [Ryzen and BMI2: Strange behavior and high latencies](https://www.reddit.com/r/Amd/comments/60i6er/ryzen_and_bmi2_strange_behavior_and_high_latencies/) by DonnieTinyHands, [Reddit](https://en.wikipedia.org/wiki/Reddit), March 20, 2017 » [AMD](AMD "AMD"), [BMI2](BMI2 "BMI2")
* [Is anyone here already using a Ryzen 1800X processor ?](http://www.talkchess.com/forum/viewtopic.php?t=63564) by Aloisio Ponti, [CCC](CCC "CCC"), March 26, 2017 » [AMD](AMD "AMD")
* [Intel CPU performance-loss by security-patch?!?](http://www.talkchess.com/forum/viewtopic.php?t=66224) by [Stefan Pohl](index.php?title=Stefan_Pohl&action=edit&redlink=1 "Stefan Pohl (page does not exist)"), [CCC](CCC "CCC"), January 03, 2018
* [Re: Komodo 11.3](http://www.talkchess.com/forum/viewtopic.php?t=66737&start=4) by [Mark Lefler](Mark_Lefler "Mark Lefler"), [CCC](CCC "CCC"), March 04, 2018 » [AMD](AMD "AMD"), [BMI2 PEXT](BMI2#PEXT "BMI2"), [Komodo 11.3](Komodo#11 "Komodo")
* [Some x64 assembler for the curious](http://www.talkchess.com/forum3/viewtopic.php?f=7&t=70283) by [Michael Sherwin](Michael_Sherwin "Michael Sherwin"), [CCC](CCC "CCC"), March 22, 2019 » [Assembly](Assembly "Assembly")
* [Ryzen problems - AGAIN!](http://www.talkchess.com/forum3/viewtopic.php?f=2&t=72137) by [noobpwnftw](Bojun_Guo "Bojun Guo"), [CCC](CCC "CCC"), October 22, 2019


### 2020 ...


* [Intel AMX with TMUL on Xeon Sapphire Rapids (2021?)](http://www.talkchess.com/forum3/viewtopic.php?f=7&t=74377) by [Srdja Matovic](Srdja_Matovic "Srdja Matovic"), [CCC](CCC "CCC"), July 05, 2020 » [AMX](index.php?title=AMX&action=edit&redlink=1 "AMX (page does not exist)")
* [Can somebody compare the AMD Ryzen processors to the intel processors](http://www.talkchess.com/forum3/viewtopic.php?f=2&t=76931) by George Pichard, [CCC](CCC "CCC"), March 24, 2021


## External Links


* [x86-64 from Wikipedia](https://en.wikipedia.org/wiki/X86-64)
* [x86-64 calling conventions from Wikipedia](https://en.wikipedia.org/wiki/X86_calling_conventions#x86-64_calling_conventions)
* [x86 Addressing modes from Wikipedia](https://en.wikipedia.org/wiki/X86#Addressing_modes)
* [X32 ABI from Wikipedia](https://en.wikipedia.org/wiki/X32_ABI) [[7]](#cite_note-7)
* [Stack frame layout on x86-64](http://eli.thegreenplace.net/2011/09/06/stack-frame-layout-on-x86-64/) from [Eli Bendersky's website](http://eli.thegreenplace.net/), September 06, 2011 » [Stack](Stack "Stack")
* [Introduction to x64 Assembly](http://software.intel.com/en-us/articles/introduction-to-x64-assembly) by [Chris Lomont](http://www.lomont.org/), March 2012


### AMD


* [List of AMD CPU microarchitectures from Wikipedia](https://en.wikipedia.org/wiki/List_of_AMD_CPU_microarchitectures)
* [AMD K8 from Wikipedia](https://en.wikipedia.org/wiki/AMD_K8)
	+ [Athlon 64](https://en.wikipedia.org/wiki/Athlon_64)
	+ [Athlon 64 FX](https://en.wikipedia.org/wiki/Athlon_64#Athlon_64_FX)
	+ [Opteron](https://en.wikipedia.org/wiki/Opteron)
	+ [Athlon 64 X2](https://en.wikipedia.org/wiki/Athlon_64_X2) dual-core
	+ [Turion 64 X2](https://en.wikipedia.org/wiki/AMD_Turion#Turion_64_X2) dual-core
* [Inside AMD's Hammer: the 64-bit architecture behind the Opteron and Athlon 64](http://arstechnica.com/articles/paedia/cpu/amd-hammer-1.ars) by Jon Stokes, [ars technica](http://arstechnica.com/index.ars), February 01, 2005
* [Understanding the detailed Architecture of AMD's 64 bit Core](http://chip-architect.com/news/2003_09_21_Detailed_Architecture_of_AMDs_64bit_Core.html) by [Hans de Vries](http://www.chip-architect.com/), September 21, 2003
* [AMD K8](http://www.7-cpu.com/cpu/K8.html) from [7-Zip LZMA Benchmark](http://www.7-cpu.com/)
* [AMD K9 from Wikipedia](https://en.wikipedia.org/wiki/AMD_K9)
* [AMD 10h from Wikipedia](https://en.wikipedia.org/wiki/AMD_10h)
* [AMD K10 (Phenom)](http://www.7-cpu.com/cpu/K10.html) from [7-Zip LZMA Benchmark](http://www.7-cpu.com/)
* [Phenom](https://en.wikipedia.org/wiki/Phenom_%28processor%29) triple-core, quad-core
* [Bobcat (microarchitecture) from Wikipedia](https://en.wikipedia.org/wiki/Bobcat_%28microarchitecture%29)
* [Bulldozer (microarchitecture) from Wikipedia](https://en.wikipedia.org/wiki/Bulldozer_%28microarchitecture%29)
* [Piledriver (microarchitecture) from Wikipedia](https://en.wikipedia.org/wiki/Piledriver_%28microarchitecture%29)
* [Steamroller (microarchitecture) from Wikipedia](https://en.wikipedia.org/wiki/Steamroller_%28microarchitecture%29)
* [Excavator (microarchitecture) from Wikipedia](https://en.wikipedia.org/wiki/Excavator_%28microarchitecture%29)
* [Zen (microarchitecture) from Wikipedia](https://en.wikipedia.org/wiki/Zen_(microarchitecture))
* [Zen (first generation microarchitecture) from Wikipedia](https://en.wikipedia.org/wiki/Zen_(first_generation_microarchitecture))
* [Zen+ from Wikipedia](https://en.wikipedia.org/wiki/Zen%2B)
* [Zen 2 from Wikipedia](https://en.wikipedia.org/wiki/Zen_2)
* [Zen 3 from Wikipedia](https://en.wikipedia.org/wiki/Zen_3)
* [Zen 4 from Wikipedia](https://en.wikipedia.org/wiki/Zen_4)


### Intel


* [List of Intel CPU microarchitectures from Wikipedia](https://en.wikipedia.org/wiki/List_of_Intel_CPU_microarchitectures)
* [EMT64 from Wikipedia](https://en.wikipedia.org/wiki/X86-64#Intel_64)
* [Tick-Tock model from Wikipedia](https://en.wikipedia.org/wiki/Tick-Tock_model)
* [Intel Core (microarchitecture from Wikipedia](https://en.wikipedia.org/wiki/Intel_Core_%28microarchitecture%29)
* [Intel Atom from Wikipedia](https://en.wikipedia.org/wiki/Intel_Atom)
* [Nehalem (microarchitecture) from Wikipedia](https://en.wikipedia.org/wiki/Nehalem_%28microarchitecture%29)
* [Sandy Bridge (microarchitecture) from Wikipedia](https://en.wikipedia.org/wiki/Sandy_Bridge_%28microarchitecture%29)
* [Intel Sandy Bridge](http://www.7-cpu.com/cpu/SandyBridge.html) from [7-Zip LZMA Benchmark](http://www.7-cpu.com/)
* [Ivy Bridge (microarchitecture) from Wikipedia](https://en.wikipedia.org/wiki/Ivy_Bridge_%28microarchitecture%29)
* [Intel Ivy Bridge](http://www.7-cpu.com/cpu/IvyBridge.html) from [7-Zip LZMA Benchmark](http://www.7-cpu.com/)
* [Haswell (microarchitecture) from Wikipedia](https://en.wikipedia.org/wiki/Haswell_%28microarchitecture%29)
* [Intel Haswell](http://www.7-cpu.com/cpu/Haswell.html) from [7-Zip LZMA Benchmark](http://www.7-cpu.com/)
* [Intel's Haswell CPU Microarchitecture](http://www.realworldtech.com/haswell-cpu/) by [David Kanter](http://www.realworldtech.com/author/dkanter/), November 13, 2012
* [Broadwell (microarchitecture) from Wikipedia](https://en.wikipedia.org/wiki/Broadwell_%28microarchitecture%29)
* [Skylake (microarchitecture) from Wikipedia](https://en.wikipedia.org/wiki/Skylake_%28microarchitecture%29)
* [Kaby Lake from Wikipedia](https://en.wikipedia.org/wiki/Kaby_Lake)
* [Xeon Phi from Wikipedia](https://en.wikipedia.org/wiki/Xeon_Phi)


### Instruction Sets


* [x87 from Wikipedia](https://en.wikipedia.org/wiki/X87)
* [MMX from Wikipedia](https://en.wikipedia.org/wiki/MMX_%28instruction_set%29)
* [3DNow! from Wikipedia](https://en.wikipedia.org/wiki/3DNow)
* [Streaming SIMD Extensions from Wikipedia](https://en.wikipedia.org/wiki/Streaming_SIMD_Extensions)
* [SSE2 from Wikipedia](https://en.wikipedia.org/wiki/SSE2) » [SSE2](SSE2 "SSE2")
* [SSE3 from Wikipedia](https://en.wikipedia.org/wiki/SSE3) » [SSE3](SSE3 "SSE3")
* [SSSE3 from Wikipedia](https://en.wikipedia.org/wiki/SSSE3) » [SSSE3](SSSE3 "SSSE3")
* [SSE4 from Wikipedia](https://en.wikipedia.org/wiki/SSE4) » [SSE4](SSE4 "SSE4")
* [SSE4a from Wikipedia](http://de.wikipedia.org/wiki/SSE4a)
* [SSE5 from Wikipedia](https://en.wikipedia.org/wiki/SSE5) » [SSE5](SSE5 "SSE5")
* [XOP instruction set from Wikipedia](https://en.wikipedia.org/wiki/XOP_instruction_set) » [XOP](XOP "XOP")
* [Advanced Vector Extensions (AVX) from Wikipedia](https://en.wikipedia.org/wiki/Advanced_Vector_Extensions) » [AVX](AVX "AVX")


 [AVX-512 from Wikipedia](https://en.wikipedia.org/wiki/AVX-512) » [AVX-512](AVX-512 "AVX-512")
* [Transactional Synchronization Extensions (TSX) from Wikipedia](https://en.wikipedia.org/wiki/Transactional_Synchronization_Extensions) ([Haswell](https://en.wikipedia.org/wiki/Haswell_%28microarchitecture%29))
* [Intel Intrinsics Guide](http://software.intel.com/sites/landingpage/IntrinsicsGuide/)
* [Advanced Matrix Extension (AMX) - x86 - WikiChip](https://en.wikichip.org/wiki/x86/amx)
* [Bit manipulation instruction set from Wikipedia](https://en.wikipedia.org/wiki/Bit_manipulation_instruction_set)


### Security Vulnerability


* [Meltdown (security vulnerability) from Wikipedia](https://en.wikipedia.org/wiki/Meltdown_(security_vulnerability))
* [Spectre (security vulnerability) from Wikipedia](https://en.wikipedia.org/wiki/Spectre_(security_vulnerability))
* [Project Zero: Reading privileged memory with a side-channel](https://googleprojectzero.blogspot.de/2018/01/reading-privileged-memory-with-side.html) by [Jann Horn](https://thejh.net/), [Project Zero](https://en.wikipedia.org/wiki/Project_Zero), January 03, 2018


## References


1. [↑](#cite_ref-1) [Die](https://en.wikipedia.org/wiki/Die_%28integrated_circuit%29) shot of [AMD](AMD "AMD") [Opteron](https://en.wikipedia.org/wiki/Opteron) quad-core processor, [Wikimedia Commons](https://en.wikipedia.org/wiki/Wikimedia_Commons)
2. [↑](#cite_ref-2) [Introduction to x64 Assembly | Intel® Software](https://software.intel.com/en-us/articles/introduction-to-x64-assembly)
3. [↑](#cite_ref-3) [Intel(R) C++ Compiler User and Reference Guides](http://software.intel.com/sites/products/documentation/hpc/compilerpro/en-us/cpp/win/compiler_c/index.htm) covers Intrinsics
4. [↑](#cite_ref-4) [Advanced Matrix Extension (AMX) - x86 - WikiChip](https://en.wikichip.org/wiki/x86/amx)
5. [↑](#cite_ref-5) [Georg Hager's Blog | Random thoughts on High Performance Computing](https://blogs.fau.de/hager/)
6. [↑](#cite_ref-6) [Intel Nehalem Core i3](https://en.wikipedia.org/wiki/Intel_Core#Core_i3)
7. [↑](#cite_ref-7) [Application binary interface from Wikipedia](https://en.wikipedia.org/wiki/Application_binary_interface)

**[Up one Level](Hardware "Hardware")**







 
