{"Source Block": ["hdl/library/axi_dmac/dest_axi_stream.v@113:131@HdlStmProcess", "  if (req_ready == 1'b1) begin\n    req_xlast_d <= req_xlast;\n  end\nend\n\nalways @(posedge s_axis_aclk) begin\n  if (s_axis_aresetn == 1'b0) begin\n    active <= 1'b0;\n  end else if (req_valid == 1'b1) begin\n    active <= 1'b1;\n  end else if (fifo_eot_beat == 1'b1) begin\n    active <= 1'b0;\n  end\nend\n\nalways @(posedge s_axis_aclk) begin\n  if (s_axis_aresetn == 1'b0) begin\n    id <= 'h00;\n  end else if (fifo_last_beat == 1'b1) begin\n"], "Clone Blocks": [], "Diff Content": {"Delete": [[118, "always @(posedge s_axis_aclk) begin\n"], [119, "  if (s_axis_aresetn == 1'b0) begin\n"], [120, "    active <= 1'b0;\n"], [121, "  end else if (req_valid == 1'b1) begin\n"], [122, "    active <= 1'b1;\n"], [123, "  end else if (fifo_eot_beat == 1'b1) begin\n"], [124, "    active <= 1'b0;\n"], [126, "end\n"]], "Add": [[124, "  always @(posedge s_axis_aclk) begin\n"], [124, "    if (s_axis_aresetn == 1'b0) begin\n"], [124, "      active <= 1'b0;\n"], [124, "    end else if (req_valid == 1'b1) begin\n"], [124, "      active <= 1'b1;\n"], [124, "    end else if (fifo_eot_beat == 1'b1) begin\n"], [124, "      active <= 1'b0;\n"], [124, "    end\n"]]}}