<stg><name>correlation_accel_v2</name>


<trans_list>

<trans id="1197" from="1" to="2">
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1198" from="2" to="3">
<condition id="276">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1199" from="2" to="7">
<condition id="275">
<or_exp><and_exp><literal name="exitcond_i" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1201" from="3" to="4">
<condition id="278">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1202" from="4" to="5">
<condition id="279">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1203" from="5" to="6">
<condition id="280">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1204" from="6" to="2">
<condition id="282">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1205" from="7" to="8">
<condition id="283">
<or_exp><and_exp><literal name="tmp_78_i" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1206" from="7" to="15">
<condition id="284">
<or_exp><and_exp><literal name="tmp_78_i" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1208" from="8" to="9">
<condition id="286">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1209" from="9" to="10">
<condition id="287">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1210" from="10" to="11">
<condition id="288">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1211" from="11" to="12">
<condition id="289">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1212" from="12" to="13">
<condition id="290">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1213" from="13" to="14">
<condition id="291">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1214" from="14" to="7">
<condition id="293">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1216" from="15" to="16">
<condition id="295">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1217" from="16" to="17">
<condition id="297">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1540" from="17" to="60">
<condition id="584">
<or_exp><and_exp><literal name="tmp_6" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1541" from="17" to="18">
<condition id="627">
<or_exp><and_exp><literal name="tmp_6" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1498" from="18" to="19">
<condition id="585">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1499" from="19" to="20">
<condition id="586">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1500" from="20" to="21">
<condition id="587">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1501" from="21" to="22">
<condition id="588">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1502" from="22" to="23">
<condition id="589">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1503" from="23" to="24">
<condition id="590">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1504" from="24" to="25">
<condition id="591">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1505" from="25" to="26">
<condition id="592">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1506" from="26" to="27">
<condition id="593">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1507" from="27" to="28">
<condition id="594">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1508" from="28" to="29">
<condition id="595">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1509" from="29" to="30">
<condition id="596">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1510" from="30" to="31">
<condition id="597">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1511" from="31" to="32">
<condition id="598">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1512" from="32" to="33">
<condition id="599">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1513" from="33" to="34">
<condition id="600">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1514" from="34" to="35">
<condition id="601">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1515" from="35" to="36">
<condition id="602">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1516" from="36" to="37">
<condition id="603">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1517" from="37" to="38">
<condition id="604">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1518" from="38" to="39">
<condition id="605">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1519" from="39" to="40">
<condition id="606">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1520" from="40" to="41">
<condition id="607">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1521" from="41" to="42">
<condition id="608">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1522" from="42" to="43">
<condition id="609">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1523" from="43" to="44">
<condition id="610">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1524" from="44" to="45">
<condition id="611">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1525" from="45" to="46">
<condition id="612">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1526" from="46" to="47">
<condition id="613">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1527" from="47" to="48">
<condition id="614">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1528" from="48" to="49">
<condition id="615">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1529" from="49" to="50">
<condition id="616">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1530" from="50" to="51">
<condition id="617">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1531" from="51" to="52">
<condition id="618">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1532" from="52" to="53">
<condition id="619">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1533" from="53" to="54">
<condition id="620">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1534" from="54" to="55">
<condition id="621">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1535" from="55" to="56">
<condition id="622">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1536" from="56" to="57">
<condition id="623">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1537" from="57" to="58">
<condition id="624">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1538" from="58" to="59">
<condition id="625">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1539" from="59" to="17">
<condition id="626">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1551" from="60" to="69">
<condition id="628">
<or_exp><and_exp><literal name="exitcond2" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1552" from="60" to="61">
<condition id="637">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1543" from="61" to="62">
<condition id="629">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1544" from="62" to="63">
<condition id="630">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1545" from="63" to="64">
<condition id="631">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1546" from="64" to="65">
<condition id="632">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1547" from="65" to="66">
<condition id="633">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1548" from="66" to="67">
<condition id="634">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1549" from="67" to="68">
<condition id="635">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1550" from="68" to="60">
<condition id="636">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1274" from="69" to="70">
<condition id="358">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1275" from="70" to="71">
<condition id="359">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1276" from="71" to="72">
<condition id="360">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1277" from="72" to="73">
<condition id="361">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1278" from="73" to="74">
<condition id="362">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1279" from="74" to="75">
<condition id="363">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1280" from="75" to="76">
<condition id="364">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1281" from="76" to="77">
<condition id="365">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1282" from="77" to="78">
<condition id="366">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1283" from="78" to="79">
<condition id="367">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1284" from="79" to="80">
<condition id="368">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1285" from="80" to="81">
<condition id="369">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1286" from="81" to="82">
<condition id="370">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1287" from="82" to="83">
<condition id="371">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1288" from="83" to="84">
<condition id="372">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1289" from="84" to="85">
<condition id="373">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1290" from="85" to="86">
<condition id="374">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1291" from="86" to="87">
<condition id="375">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1292" from="87" to="88">
<condition id="376">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1293" from="88" to="89">
<condition id="377">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1294" from="89" to="90">
<condition id="378">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1295" from="90" to="91">
<condition id="379">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1296" from="91" to="92">
<condition id="380">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1297" from="92" to="93">
<condition id="381">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1298" from="93" to="94">
<condition id="382">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1299" from="94" to="95">
<condition id="383">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1300" from="95" to="96">
<condition id="384">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1301" from="96" to="97">
<condition id="385">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1302" from="97" to="98">
<condition id="386">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1303" from="98" to="99">
<condition id="387">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1304" from="99" to="100">
<condition id="388">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1305" from="100" to="101">
<condition id="389">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1306" from="101" to="102">
<condition id="390">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1307" from="102" to="103">
<condition id="391">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1308" from="103" to="104">
<condition id="392">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1309" from="104" to="105">
<condition id="393">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1310" from="105" to="106">
<condition id="394">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1311" from="106" to="107">
<condition id="395">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1312" from="107" to="108">
<condition id="396">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1313" from="108" to="109">
<condition id="397">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1314" from="109" to="110">
<condition id="398">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1315" from="110" to="111">
<condition id="399">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1316" from="111" to="112">
<condition id="400">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1317" from="112" to="113">
<condition id="401">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1318" from="113" to="114">
<condition id="402">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1319" from="114" to="115">
<condition id="403">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1320" from="115" to="116">
<condition id="404">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1321" from="116" to="117">
<condition id="405">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1322" from="117" to="118">
<condition id="406">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1323" from="118" to="119">
<condition id="407">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1324" from="119" to="120">
<condition id="408">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1325" from="120" to="121">
<condition id="409">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1326" from="121" to="122">
<condition id="410">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1327" from="122" to="123">
<condition id="411">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1328" from="123" to="124">
<condition id="412">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1329" from="124" to="125">
<condition id="414">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1330" from="125" to="126">
<condition id="415">
<or_exp><and_exp><literal name="tmp_29" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1332" from="126" to="127">
<condition id="417">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1333" from="127" to="128">
<condition id="418">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1596" from="128" to="171">
<condition id="638">
<or_exp><and_exp><literal name="tmp_34" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1597" from="128" to="129">
<condition id="681">
<or_exp><and_exp><literal name="tmp_34" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1554" from="129" to="130">
<condition id="639">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1555" from="130" to="131">
<condition id="640">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1556" from="131" to="132">
<condition id="641">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1557" from="132" to="133">
<condition id="642">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1558" from="133" to="134">
<condition id="643">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1559" from="134" to="135">
<condition id="644">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1560" from="135" to="136">
<condition id="645">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1561" from="136" to="137">
<condition id="646">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1562" from="137" to="138">
<condition id="647">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1563" from="138" to="139">
<condition id="648">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1564" from="139" to="140">
<condition id="649">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1565" from="140" to="141">
<condition id="650">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1566" from="141" to="142">
<condition id="651">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1567" from="142" to="143">
<condition id="652">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1568" from="143" to="144">
<condition id="653">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1569" from="144" to="145">
<condition id="654">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1570" from="145" to="146">
<condition id="655">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1571" from="146" to="147">
<condition id="656">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1572" from="147" to="148">
<condition id="657">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1573" from="148" to="149">
<condition id="658">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1574" from="149" to="150">
<condition id="659">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1575" from="150" to="151">
<condition id="660">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1576" from="151" to="152">
<condition id="661">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1577" from="152" to="153">
<condition id="662">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1578" from="153" to="154">
<condition id="663">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1579" from="154" to="155">
<condition id="664">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1580" from="155" to="156">
<condition id="665">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1581" from="156" to="157">
<condition id="666">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1582" from="157" to="158">
<condition id="667">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1583" from="158" to="159">
<condition id="668">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1584" from="159" to="160">
<condition id="669">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1585" from="160" to="161">
<condition id="670">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1586" from="161" to="162">
<condition id="671">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1587" from="162" to="163">
<condition id="672">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1588" from="163" to="164">
<condition id="673">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1589" from="164" to="165">
<condition id="674">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1590" from="165" to="166">
<condition id="675">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1591" from="166" to="167">
<condition id="676">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1592" from="167" to="168">
<condition id="677">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1593" from="168" to="169">
<condition id="678">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1594" from="169" to="170">
<condition id="679">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1595" from="170" to="128">
<condition id="680">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1379" from="171" to="172">
<condition id="465">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1380" from="172" to="173">
<condition id="466">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1381" from="173" to="174">
<condition id="467">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1382" from="174" to="175">
<condition id="468">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1383" from="175" to="176">
<condition id="469">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1384" from="176" to="177">
<condition id="470">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1385" from="177" to="178">
<condition id="471">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1386" from="178" to="179">
<condition id="472">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1387" from="179" to="180">
<condition id="473">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1388" from="180" to="181">
<condition id="474">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1389" from="181" to="182">
<condition id="475">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1390" from="182" to="183">
<condition id="476">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1391" from="183" to="184">
<condition id="477">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1392" from="184" to="185">
<condition id="478">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1393" from="185" to="186">
<condition id="479">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1394" from="186" to="187">
<condition id="480">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1395" from="187" to="188">
<condition id="481">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1396" from="188" to="189">
<condition id="482">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1397" from="189" to="190">
<condition id="483">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1398" from="190" to="191">
<condition id="484">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1399" from="191" to="192">
<condition id="485">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1400" from="192" to="193">
<condition id="486">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1401" from="193" to="194">
<condition id="487">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1402" from="194" to="195">
<condition id="488">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1403" from="195" to="196">
<condition id="489">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1404" from="196" to="197">
<condition id="490">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1405" from="197" to="198">
<condition id="491">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1406" from="198" to="199">
<condition id="492">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1407" from="199" to="200">
<condition id="493">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1408" from="200" to="201">
<condition id="494">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1409" from="201" to="202">
<condition id="495">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1410" from="202" to="203">
<condition id="496">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1411" from="203" to="204">
<condition id="497">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1412" from="204" to="205">
<condition id="498">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1413" from="205" to="206">
<condition id="499">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1414" from="206" to="207">
<condition id="500">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1415" from="207" to="208">
<condition id="501">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1416" from="208" to="209">
<condition id="502">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1417" from="209" to="210">
<condition id="503">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1418" from="210" to="211">
<condition id="504">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1419" from="211" to="212">
<condition id="505">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1420" from="212" to="213">
<condition id="506">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1421" from="213" to="214">
<condition id="507">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1422" from="214" to="215">
<condition id="508">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1423" from="215" to="216">
<condition id="509">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1424" from="216" to="217">
<condition id="510">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1425" from="217" to="218">
<condition id="511">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1426" from="218" to="219">
<condition id="512">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1427" from="219" to="220">
<condition id="513">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1428" from="220" to="221">
<condition id="514">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1429" from="221" to="222">
<condition id="515">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1430" from="222" to="223">
<condition id="516">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1431" from="223" to="224">
<condition id="517">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1432" from="224" to="225">
<condition id="518">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1433" from="225" to="226">
<condition id="519">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1434" from="226" to="227">
<condition id="520">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1435" from="227" to="228">
<condition id="521">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1436" from="228" to="229">
<condition id="522">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1437" from="229" to="230">
<condition id="523">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1438" from="230" to="231">
<condition id="524">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1439" from="231" to="232">
<condition id="525">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1440" from="232" to="233">
<condition id="526">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1441" from="233" to="234">
<condition id="527">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1442" from="234" to="235">
<condition id="528">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1443" from="235" to="236">
<condition id="529">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1444" from="236" to="237">
<condition id="530">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1445" from="237" to="238">
<condition id="531">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1446" from="238" to="239">
<condition id="532">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1447" from="239" to="240">
<condition id="533">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1448" from="240" to="241">
<condition id="534">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1449" from="241" to="242">
<condition id="535">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1450" from="242" to="243">
<condition id="536">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1451" from="243" to="244">
<condition id="537">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1452" from="244" to="245">
<condition id="538">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1453" from="245" to="246">
<condition id="539">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1454" from="246" to="247">
<condition id="540">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1455" from="247" to="248">
<condition id="541">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1456" from="248" to="249">
<condition id="542">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1457" from="249" to="250">
<condition id="543">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1458" from="250" to="251">
<condition id="544">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1459" from="251" to="252">
<condition id="545">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1460" from="252" to="253">
<condition id="546">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1461" from="253" to="254">
<condition id="547">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1462" from="254" to="255">
<condition id="548">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1463" from="255" to="256">
<condition id="549">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1464" from="256" to="257">
<condition id="550">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1465" from="257" to="258">
<condition id="551">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1466" from="258" to="259">
<condition id="552">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1467" from="259" to="260">
<condition id="553">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1468" from="260" to="261">
<condition id="554">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1469" from="261" to="262">
<condition id="555">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1470" from="262" to="263">
<condition id="556">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1471" from="263" to="264">
<condition id="557">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1472" from="264" to="265">
<condition id="558">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1473" from="265" to="266">
<condition id="559">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1474" from="266" to="267">
<condition id="560">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1475" from="267" to="268">
<condition id="561">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1476" from="268" to="269">
<condition id="562">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1477" from="269" to="270">
<condition id="563">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1478" from="270" to="271">
<condition id="564">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1479" from="271" to="272">
<condition id="565">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1480" from="272" to="273">
<condition id="566">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1481" from="273" to="274">
<condition id="567">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1482" from="274" to="275">
<condition id="568">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1483" from="275" to="276">
<condition id="569">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1484" from="276" to="277">
<condition id="570">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1485" from="277" to="278">
<condition id="571">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1486" from="278" to="279">
<condition id="572">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1487" from="279" to="280">
<condition id="573">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1488" from="280" to="281">
<condition id="574">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1489" from="281" to="282">
<condition id="575">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1490" from="282" to="283">
<condition id="576">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1491" from="283" to="284">
<condition id="577">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1492" from="284" to="285">
<condition id="578">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1493" from="285" to="286">
<condition id="579">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1494" from="286" to="287">
<condition id="580">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1495" from="287" to="288">
<condition id="581">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1496" from="288" to="125">
<condition id="583">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="289" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="70">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="19" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %number_of_indices_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %number_of_indices)

]]></node>
<StgValue><ssdm name="number_of_indices_read"/></StgValue>
</operation>

<operation id="290" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="70">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="20" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %number_of_days_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %number_of_days)

]]></node>
<StgValue><ssdm name="number_of_days_read"/></StgValue>
</operation>

<operation id="291" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="70">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="21" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:2  call void (...)* @_ssdm_op_SpecBitsMap(i32 %number_of_days), !map !7

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="292" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="70">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="22" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:3  call void (...)* @_ssdm_op_SpecBitsMap(i32 %number_of_indices), !map !13

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="293" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="70">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="23" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:4  call void (...)* @_ssdm_op_SpecBitsMap(i32* %in_indices_data_V), !map !17

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="294" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="70">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="24" bw="0" op_0_bw="0" op_1_bw="4">
<![CDATA[
:5  call void (...)* @_ssdm_op_SpecBitsMap(i4* %in_indices_keep_V), !map !23

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="295" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="70">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="25" bw="0" op_0_bw="0" op_1_bw="4">
<![CDATA[
:6  call void (...)* @_ssdm_op_SpecBitsMap(i4* %in_indices_strb_V), !map !27

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="296" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="70">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="26" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
:7  call void (...)* @_ssdm_op_SpecBitsMap(i1* %in_indices_user_V), !map !31

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="297" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="70">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="27" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
:8  call void (...)* @_ssdm_op_SpecBitsMap(i1* %in_indices_last_V), !map !35

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="298" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="70">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="28" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
:9  call void (...)* @_ssdm_op_SpecBitsMap(i1* %in_indices_id_V), !map !39

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="299" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="70">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="29" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
:10  call void (...)* @_ssdm_op_SpecBitsMap(i1* %in_indices_dest_V), !map !43

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="300" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="70">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="30" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:11  call void (...)* @_ssdm_op_SpecBitsMap(i32* %out_correlation_data_V), !map !47

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="301" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="70">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="31" bw="0" op_0_bw="0" op_1_bw="4">
<![CDATA[
:12  call void (...)* @_ssdm_op_SpecBitsMap(i4* %out_correlation_keep_V), !map !53

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="302" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="70">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="32" bw="0" op_0_bw="0" op_1_bw="4">
<![CDATA[
:13  call void (...)* @_ssdm_op_SpecBitsMap(i4* %out_correlation_strb_V), !map !57

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="303" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="70">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="33" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
:14  call void (...)* @_ssdm_op_SpecBitsMap(i1* %out_correlation_user_V), !map !61

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="304" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="70">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="34" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
:15  call void (...)* @_ssdm_op_SpecBitsMap(i1* %out_correlation_last_V), !map !65

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="305" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="70">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="35" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
:16  call void (...)* @_ssdm_op_SpecBitsMap(i1* %out_correlation_id_V), !map !69

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="306" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="70">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="36" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
:17  call void (...)* @_ssdm_op_SpecBitsMap(i1* %out_correlation_dest_V), !map !73

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="307" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="70">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="37" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
:18  call void (...)* @_ssdm_op_SpecTopModule([21 x i8]* @str) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="308" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="70">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="38" bw="4" op_0_bw="64">
<![CDATA[
:19  %tmp1_keep_V = alloca i4, align 1

]]></node>
<StgValue><ssdm name="tmp1_keep_V"/></StgValue>
</operation>

<operation id="309" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="70">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="39" bw="4" op_0_bw="64">
<![CDATA[
:20  %tmp1_strb_V = alloca i4, align 1

]]></node>
<StgValue><ssdm name="tmp1_strb_V"/></StgValue>
</operation>

<operation id="310" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="70">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="40" bw="1" op_0_bw="64">
<![CDATA[
:21  %tmp1_user_V = alloca i1, align 1

]]></node>
<StgValue><ssdm name="tmp1_user_V"/></StgValue>
</operation>

<operation id="311" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="70">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="41" bw="1" op_0_bw="64">
<![CDATA[
:22  %tmp1_last_V = alloca i1, align 1

]]></node>
<StgValue><ssdm name="tmp1_last_V"/></StgValue>
</operation>

<operation id="312" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="70">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="42" bw="1" op_0_bw="64">
<![CDATA[
:23  %tmp1_id_V = alloca i1, align 1

]]></node>
<StgValue><ssdm name="tmp1_id_V"/></StgValue>
</operation>

<operation id="313" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="70">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="43" bw="1" op_0_bw="64">
<![CDATA[
:24  %tmp1_dest_V = alloca i1, align 1

]]></node>
<StgValue><ssdm name="tmp1_dest_V"/></StgValue>
</operation>

<operation id="314" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="70">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="44" bw="32" op_0_bw="64">
<![CDATA[
:25  %acc_return = alloca [6 x float], align 16

]]></node>
<StgValue><ssdm name="acc_return"/></StgValue>
</operation>

<operation id="315" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="70">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="45" bw="32" op_0_bw="64">
<![CDATA[
:26  %acc_weight_returnSquare = alloca [6 x float], align 16

]]></node>
<StgValue><ssdm name="acc_weight_returnSquare"/></StgValue>
</operation>

<operation id="316" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="70">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="46" bw="32" op_0_bw="64">
<![CDATA[
:27  %acc_weight_return = alloca [6 x float], align 16

]]></node>
<StgValue><ssdm name="acc_weight_return"/></StgValue>
</operation>

<operation id="317" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="70">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="47" bw="32" op_0_bw="64">
<![CDATA[
:28  %acc_weight_returnA_returnB = alloca [6 x float], align 16

]]></node>
<StgValue><ssdm name="acc_weight_returnA_returnB"/></StgValue>
</operation>

<operation id="318" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="70">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="48" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="8">
<![CDATA[
:29  call void (...)* @_ssdm_op_SpecLatency(i32 1, i32 65535, [1 x i8]* @p_str) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="319" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="70">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="49" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="4" op_3_bw="4" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="8" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="8" op_14_bw="8" op_15_bw="8">
<![CDATA[
:30  call void (...)* @_ssdm_op_SpecInterface(i32* %out_correlation_data_V, i4* %out_correlation_keep_V, i4* %out_correlation_strb_V, i1* %out_correlation_user_V, i1* %out_correlation_last_V, i1* %out_correlation_id_V, i1* %out_correlation_dest_V, [5 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="320" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="70">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="50" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="4" op_3_bw="4" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="8" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="8" op_14_bw="8" op_15_bw="8">
<![CDATA[
:31  call void (...)* @_ssdm_op_SpecInterface(i32* %in_indices_data_V, i4* %in_indices_keep_V, i4* %in_indices_strb_V, i1* %in_indices_user_V, i1* %in_indices_last_V, i1* %in_indices_id_V, i1* %in_indices_dest_V, [5 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="321" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="70">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="51" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8">
<![CDATA[
:32  call void (...)* @_ssdm_op_SpecInterface(i32 0, [11 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="322" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="70">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="52" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:33  store float 1.000000e+00, float* getelementptr inbounds ([252 x float]* @weight_rom, i64 0, i64 0), align 16

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="323" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="70">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="53" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:34  store float 1.000000e+00, float* getelementptr inbounds ([252 x float]* @weight_rom, i64 0, i64 1), align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="324" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="70">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="54" bw="0" op_0_bw="0">
<![CDATA[
:35  br label %1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="325" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="56" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:0  %tmp_i = phi float [ 1.000000e+00, %0 ], [ %tmp_i_3, %2 ]

]]></node>
<StgValue><ssdm name="tmp_i"/></StgValue>
</operation>

<operation id="326" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="57" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
:1  %i_i = phi i8 [ 2, %0 ], [ %i_3, %2 ]

]]></node>
<StgValue><ssdm name="i_i"/></StgValue>
</operation>

<operation id="327" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="58" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
:2  %exitcond_i = icmp eq i8 %i_i, -4

]]></node>
<StgValue><ssdm name="exitcond_i"/></StgValue>
</operation>

<operation id="328" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="59" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:3  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 250, i64 250, i64 250)

]]></node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="329" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="60" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %exitcond_i, label %.preheader.i, label %2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="330" st_id="2" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="63" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %tmp_i_3 = fmul float %tmp_i, 0x3FEE147AE0000000

]]></node>
<StgValue><ssdm name="tmp_i_3"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="331" st_id="3" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="63" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %tmp_i_3 = fmul float %tmp_i, 0x3FEE147AE0000000

]]></node>
<StgValue><ssdm name="tmp_i_3"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="332" st_id="4" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="75">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="63" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %tmp_i_3 = fmul float %tmp_i, 0x3FEE147AE0000000

]]></node>
<StgValue><ssdm name="tmp_i_3"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="333" st_id="5" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="76">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="63" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %tmp_i_3 = fmul float %tmp_i, 0x3FEE147AE0000000

]]></node>
<StgValue><ssdm name="tmp_i_3"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="334" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="77">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="62" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecLoopName([16 x i8]* @p_str11) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="335" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="77">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="64" bw="64" op_0_bw="8">
<![CDATA[
:2  %tmp_79_i = zext i8 %i_i to i64

]]></node>
<StgValue><ssdm name="tmp_79_i"/></StgValue>
</operation>

<operation id="336" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="77">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="65" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %weight_rom_addr_2 = getelementptr [252 x float]* @weight_rom, i64 0, i64 %tmp_79_i

]]></node>
<StgValue><ssdm name="weight_rom_addr_2"/></StgValue>
</operation>

<operation id="337" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="77">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="66" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
:4  store float %tmp_i_3, float* %weight_rom_addr_2, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="338" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="77">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="67" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:5  %i_3 = add i8 %i_i, 1

]]></node>
<StgValue><ssdm name="i_3"/></StgValue>
</operation>

<operation id="339" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="77">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="68" bw="0" op_0_bw="0">
<![CDATA[
:6  br label %1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="340" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="78">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="70" bw="31" op_0_bw="31" op_1_bw="0">
<![CDATA[
.preheader.i:0  %i1_i = phi i31 [ %i_4, %3 ], [ 2, %1 ]

]]></node>
<StgValue><ssdm name="i1_i"/></StgValue>
</operation>

<operation id="341" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="78">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="71" bw="32" op_0_bw="31">
<![CDATA[
.preheader.i:1  %i1_i_cast = zext i31 %i1_i to i32

]]></node>
<StgValue><ssdm name="i1_i_cast"/></StgValue>
</operation>

<operation id="342" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="78">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="72" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.i:2  %tmp_78_i = icmp slt i32 %i1_i_cast, %number_of_days_read

]]></node>
<StgValue><ssdm name="tmp_78_i"/></StgValue>
</operation>

<operation id="343" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="78">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="73" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader.i:3  %empty_4 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 0, i64 2147483645, i64 0)

]]></node>
<StgValue><ssdm name="empty_4"/></StgValue>
</operation>

<operation id="344" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="78">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="74" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader.i:4  br i1 %tmp_78_i, label %3, label %weight_rom_init.exit

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="345" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="80">
<or_exp><and_exp><literal name="tmp_78_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="77" bw="64" op_0_bw="31">
<![CDATA[
:1  %tmp_80_i = zext i31 %i1_i to i64

]]></node>
<StgValue><ssdm name="tmp_80_i"/></StgValue>
</operation>

<operation id="346" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="80">
<or_exp><and_exp><literal name="tmp_78_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="78" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %weight_rom_addr_3 = getelementptr [252 x float]* @weight_rom, i64 0, i64 %tmp_80_i

]]></node>
<StgValue><ssdm name="weight_rom_addr_3"/></StgValue>
</operation>

<operation id="347" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="80">
<or_exp><and_exp><literal name="tmp_78_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="79" bw="32" op_0_bw="8">
<![CDATA[
:3  %weight_rom_load = load float* %weight_rom_addr_3, align 4

]]></node>
<StgValue><ssdm name="weight_rom_load"/></StgValue>
</operation>

<operation id="348" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="80">
<or_exp><and_exp><literal name="tmp_78_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="80" bw="32" op_0_bw="32">
<![CDATA[
:4  %weight_rom_load_1 = load float* getelementptr inbounds ([252 x float]* @weight_rom, i64 0, i64 0), align 16

]]></node>
<StgValue><ssdm name="weight_rom_load_1"/></StgValue>
</operation>

<operation id="349" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="80">
<or_exp><and_exp><literal name="tmp_78_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="83" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
:7  %i_4 = add i31 %i1_i, 1

]]></node>
<StgValue><ssdm name="i_4"/></StgValue>
</operation>

<operation id="350" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="82">
<or_exp><and_exp><literal name="tmp_78_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="87" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
weight_rom_init.exit:1  %acc_return_addr = getelementptr inbounds [6 x float]* %acc_return, i64 0, i64 0

]]></node>
<StgValue><ssdm name="acc_return_addr"/></StgValue>
</operation>

<operation id="351" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="82">
<or_exp><and_exp><literal name="tmp_78_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="88" bw="0" op_0_bw="32" op_1_bw="3">
<![CDATA[
weight_rom_init.exit:2  store float 0.000000e+00, float* %acc_return_addr, align 16

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="352" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="82">
<or_exp><and_exp><literal name="tmp_78_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="89" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
weight_rom_init.exit:3  %acc_weight_returnSquare_addr = getelementptr inbounds [6 x float]* %acc_weight_returnSquare, i64 0, i64 0

]]></node>
<StgValue><ssdm name="acc_weight_returnSquare_addr"/></StgValue>
</operation>

<operation id="353" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="82">
<or_exp><and_exp><literal name="tmp_78_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="90" bw="0" op_0_bw="32" op_1_bw="3">
<![CDATA[
weight_rom_init.exit:4  store float 0.000000e+00, float* %acc_weight_returnSquare_addr, align 16

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="354" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="82">
<or_exp><and_exp><literal name="tmp_78_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="91" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
weight_rom_init.exit:5  %acc_weight_return_addr = getelementptr inbounds [6 x float]* %acc_weight_return, i64 0, i64 0

]]></node>
<StgValue><ssdm name="acc_weight_return_addr"/></StgValue>
</operation>

<operation id="355" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="82">
<or_exp><and_exp><literal name="tmp_78_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="92" bw="0" op_0_bw="32" op_1_bw="3">
<![CDATA[
weight_rom_init.exit:6  store float 0.000000e+00, float* %acc_weight_return_addr, align 16

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="356" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="82">
<or_exp><and_exp><literal name="tmp_78_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="93" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
weight_rom_init.exit:7  %acc_return_addr_3 = getelementptr inbounds [6 x float]* %acc_return, i64 0, i64 1

]]></node>
<StgValue><ssdm name="acc_return_addr_3"/></StgValue>
</operation>

<operation id="357" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="82">
<or_exp><and_exp><literal name="tmp_78_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="94" bw="0" op_0_bw="32" op_1_bw="3">
<![CDATA[
weight_rom_init.exit:8  store float 0.000000e+00, float* %acc_return_addr_3, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="358" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="82">
<or_exp><and_exp><literal name="tmp_78_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="95" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
weight_rom_init.exit:9  %acc_weight_returnSquare_addr_3 = getelementptr inbounds [6 x float]* %acc_weight_returnSquare, i64 0, i64 1

]]></node>
<StgValue><ssdm name="acc_weight_returnSquare_addr_3"/></StgValue>
</operation>

<operation id="359" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="82">
<or_exp><and_exp><literal name="tmp_78_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="96" bw="0" op_0_bw="32" op_1_bw="3">
<![CDATA[
weight_rom_init.exit:10  store float 0.000000e+00, float* %acc_weight_returnSquare_addr_3, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="360" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="82">
<or_exp><and_exp><literal name="tmp_78_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="97" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
weight_rom_init.exit:11  %acc_weight_return_addr_3 = getelementptr inbounds [6 x float]* %acc_weight_return, i64 0, i64 1

]]></node>
<StgValue><ssdm name="acc_weight_return_addr_3"/></StgValue>
</operation>

<operation id="361" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="82">
<or_exp><and_exp><literal name="tmp_78_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="98" bw="0" op_0_bw="32" op_1_bw="3">
<![CDATA[
weight_rom_init.exit:12  store float 0.000000e+00, float* %acc_weight_return_addr_3, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="362" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="83">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="79" bw="32" op_0_bw="8">
<![CDATA[
:3  %weight_rom_load = load float* %weight_rom_addr_3, align 4

]]></node>
<StgValue><ssdm name="weight_rom_load"/></StgValue>
</operation>

<operation id="363" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="83">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="80" bw="32" op_0_bw="32">
<![CDATA[
:4  %weight_rom_load_1 = load float* getelementptr inbounds ([252 x float]* @weight_rom, i64 0, i64 0), align 16

]]></node>
<StgValue><ssdm name="weight_rom_load_1"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="364" st_id="9" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="84">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="81" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %tmp_81_i = fadd float %weight_rom_load_1, %weight_rom_load

]]></node>
<StgValue><ssdm name="tmp_81_i"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="365" st_id="10" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="85">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="81" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %tmp_81_i = fadd float %weight_rom_load_1, %weight_rom_load

]]></node>
<StgValue><ssdm name="tmp_81_i"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="366" st_id="11" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="81" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %tmp_81_i = fadd float %weight_rom_load_1, %weight_rom_load

]]></node>
<StgValue><ssdm name="tmp_81_i"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="367" st_id="12" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="87">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="81" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %tmp_81_i = fadd float %weight_rom_load_1, %weight_rom_load

]]></node>
<StgValue><ssdm name="tmp_81_i"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="368" st_id="13" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="88">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="81" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %tmp_81_i = fadd float %weight_rom_load_1, %weight_rom_load

]]></node>
<StgValue><ssdm name="tmp_81_i"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="369" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="89">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="76" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecLoopName([19 x i8]* @p_str12) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="370" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="89">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="82" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6  store float %tmp_81_i, float* getelementptr inbounds ([252 x float]* @weight_rom, i64 0, i64 0), align 16

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="371" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="89">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="84" bw="0" op_0_bw="0">
<![CDATA[
:8  br label %.preheader.i

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="372" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="90">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="86" bw="32" op_0_bw="32">
<![CDATA[
weight_rom_init.exit:0  %sum_weight = load float* getelementptr inbounds ([252 x float]* @weight_rom, i64 0, i64 0), align 16

]]></node>
<StgValue><ssdm name="sum_weight"/></StgValue>
</operation>

<operation id="373" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="90">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="99" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
weight_rom_init.exit:13  %acc_return_addr_4 = getelementptr inbounds [6 x float]* %acc_return, i64 0, i64 2

]]></node>
<StgValue><ssdm name="acc_return_addr_4"/></StgValue>
</operation>

<operation id="374" st_id="15" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="90">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="100" bw="0" op_0_bw="32" op_1_bw="3">
<![CDATA[
weight_rom_init.exit:14  store float 0.000000e+00, float* %acc_return_addr_4, align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="375" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="90">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="101" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
weight_rom_init.exit:15  %acc_weight_returnSquare_addr_4 = getelementptr inbounds [6 x float]* %acc_weight_returnSquare, i64 0, i64 2

]]></node>
<StgValue><ssdm name="acc_weight_returnSquare_addr_4"/></StgValue>
</operation>

<operation id="376" st_id="15" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="90">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="102" bw="0" op_0_bw="32" op_1_bw="3">
<![CDATA[
weight_rom_init.exit:16  store float 0.000000e+00, float* %acc_weight_returnSquare_addr_4, align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="377" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="90">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="103" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
weight_rom_init.exit:17  %acc_weight_return_addr_4 = getelementptr inbounds [6 x float]* %acc_weight_return, i64 0, i64 2

]]></node>
<StgValue><ssdm name="acc_weight_return_addr_4"/></StgValue>
</operation>

<operation id="378" st_id="15" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="90">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="104" bw="0" op_0_bw="32" op_1_bw="3">
<![CDATA[
weight_rom_init.exit:18  store float 0.000000e+00, float* %acc_weight_return_addr_4, align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="379" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="90">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="105" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
weight_rom_init.exit:19  %acc_return_addr_6 = getelementptr inbounds [6 x float]* %acc_return, i64 0, i64 3

]]></node>
<StgValue><ssdm name="acc_return_addr_6"/></StgValue>
</operation>

<operation id="380" st_id="15" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="90">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="106" bw="0" op_0_bw="32" op_1_bw="3">
<![CDATA[
weight_rom_init.exit:20  store float 0.000000e+00, float* %acc_return_addr_6, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="381" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="90">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="107" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
weight_rom_init.exit:21  %acc_weight_returnSquare_addr_6 = getelementptr inbounds [6 x float]* %acc_weight_returnSquare, i64 0, i64 3

]]></node>
<StgValue><ssdm name="acc_weight_returnSquare_addr_6"/></StgValue>
</operation>

<operation id="382" st_id="15" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="90">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="108" bw="0" op_0_bw="32" op_1_bw="3">
<![CDATA[
weight_rom_init.exit:22  store float 0.000000e+00, float* %acc_weight_returnSquare_addr_6, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="383" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="90">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="109" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
weight_rom_init.exit:23  %acc_weight_return_addr_6 = getelementptr inbounds [6 x float]* %acc_weight_return, i64 0, i64 3

]]></node>
<StgValue><ssdm name="acc_weight_return_addr_6"/></StgValue>
</operation>

<operation id="384" st_id="15" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="90">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="110" bw="0" op_0_bw="32" op_1_bw="3">
<![CDATA[
weight_rom_init.exit:24  store float 0.000000e+00, float* %acc_weight_return_addr_6, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="385" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="91">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="86" bw="32" op_0_bw="32">
<![CDATA[
weight_rom_init.exit:0  %sum_weight = load float* getelementptr inbounds ([252 x float]* @weight_rom, i64 0, i64 0), align 16

]]></node>
<StgValue><ssdm name="sum_weight"/></StgValue>
</operation>

<operation id="386" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="91">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="111" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
weight_rom_init.exit:25  %acc_return_addr_7 = getelementptr inbounds [6 x float]* %acc_return, i64 0, i64 4

]]></node>
<StgValue><ssdm name="acc_return_addr_7"/></StgValue>
</operation>

<operation id="387" st_id="16" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="91">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="112" bw="0" op_0_bw="32" op_1_bw="3">
<![CDATA[
weight_rom_init.exit:26  store float 0.000000e+00, float* %acc_return_addr_7, align 16

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="388" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="91">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="113" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
weight_rom_init.exit:27  %acc_weight_returnSquare_addr_7 = getelementptr inbounds [6 x float]* %acc_weight_returnSquare, i64 0, i64 4

]]></node>
<StgValue><ssdm name="acc_weight_returnSquare_addr_7"/></StgValue>
</operation>

<operation id="389" st_id="16" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="91">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="114" bw="0" op_0_bw="32" op_1_bw="3">
<![CDATA[
weight_rom_init.exit:28  store float 0.000000e+00, float* %acc_weight_returnSquare_addr_7, align 16

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="390" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="91">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="115" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
weight_rom_init.exit:29  %acc_weight_return_addr_7 = getelementptr inbounds [6 x float]* %acc_weight_return, i64 0, i64 4

]]></node>
<StgValue><ssdm name="acc_weight_return_addr_7"/></StgValue>
</operation>

<operation id="391" st_id="16" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="91">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="116" bw="0" op_0_bw="32" op_1_bw="3">
<![CDATA[
weight_rom_init.exit:30  store float 0.000000e+00, float* %acc_weight_return_addr_7, align 16

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="392" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="91">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="117" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
weight_rom_init.exit:31  %acc_return_addr_8 = getelementptr inbounds [6 x float]* %acc_return, i64 0, i64 5

]]></node>
<StgValue><ssdm name="acc_return_addr_8"/></StgValue>
</operation>

<operation id="393" st_id="16" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="91">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="118" bw="0" op_0_bw="32" op_1_bw="3">
<![CDATA[
weight_rom_init.exit:32  store float 0.000000e+00, float* %acc_return_addr_8, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="394" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="91">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="119" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
weight_rom_init.exit:33  %acc_weight_returnSquare_addr_8 = getelementptr inbounds [6 x float]* %acc_weight_returnSquare, i64 0, i64 5

]]></node>
<StgValue><ssdm name="acc_weight_returnSquare_addr_8"/></StgValue>
</operation>

<operation id="395" st_id="16" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="91">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="120" bw="0" op_0_bw="32" op_1_bw="3">
<![CDATA[
weight_rom_init.exit:34  store float 0.000000e+00, float* %acc_weight_returnSquare_addr_8, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="396" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="91">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="121" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
weight_rom_init.exit:35  %acc_weight_return_addr_8 = getelementptr inbounds [6 x float]* %acc_weight_return, i64 0, i64 5

]]></node>
<StgValue><ssdm name="acc_weight_return_addr_8"/></StgValue>
</operation>

<operation id="397" st_id="16" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="91">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="122" bw="0" op_0_bw="32" op_1_bw="3">
<![CDATA[
weight_rom_init.exit:36  store float 0.000000e+00, float* %acc_weight_return_addr_8, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="398" st_id="16" stage="1" lat="1">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="91">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="123" bw="44" op_0_bw="44" op_1_bw="32" op_2_bw="4" op_3_bw="4" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1">
<![CDATA[
weight_rom_init.exit:37  %empty_5 = call { i32, i4, i4, i1, i1, i1, i1 } @_ssdm_op_Read.axis.volatile.i32P.i4P.i4P.i1P.i1P.i1P.i1P(i32* %in_indices_data_V, i4* %in_indices_keep_V, i4* %in_indices_strb_V, i1* %in_indices_user_V, i1* %in_indices_last_V, i1* %in_indices_id_V, i1* %in_indices_dest_V)

]]></node>
<StgValue><ssdm name="empty_5"/></StgValue>
</operation>

<operation id="399" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="91">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="124" bw="32" op_0_bw="44">
<![CDATA[
weight_rom_init.exit:38  %in_indices_data_V_val = extractvalue { i32, i4, i4, i1, i1, i1, i1 } %empty_5, 0

]]></node>
<StgValue><ssdm name="in_indices_data_V_val"/></StgValue>
</operation>

<operation id="400" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="91">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="125" bw="4" op_0_bw="44">
<![CDATA[
weight_rom_init.exit:39  %tmp1_keep_V_1 = extractvalue { i32, i4, i4, i1, i1, i1, i1 } %empty_5, 1

]]></node>
<StgValue><ssdm name="tmp1_keep_V_1"/></StgValue>
</operation>

<operation id="401" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="91">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="126" bw="4" op_0_bw="44">
<![CDATA[
weight_rom_init.exit:40  %tmp1_strb_V_1 = extractvalue { i32, i4, i4, i1, i1, i1, i1 } %empty_5, 2

]]></node>
<StgValue><ssdm name="tmp1_strb_V_1"/></StgValue>
</operation>

<operation id="402" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="91">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="127" bw="1" op_0_bw="44">
<![CDATA[
weight_rom_init.exit:41  %tmp1_user_V_1 = extractvalue { i32, i4, i4, i1, i1, i1, i1 } %empty_5, 3

]]></node>
<StgValue><ssdm name="tmp1_user_V_1"/></StgValue>
</operation>

<operation id="403" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="91">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="128" bw="1" op_0_bw="44">
<![CDATA[
weight_rom_init.exit:42  %tmp1_last_V_1 = extractvalue { i32, i4, i4, i1, i1, i1, i1 } %empty_5, 4

]]></node>
<StgValue><ssdm name="tmp1_last_V_1"/></StgValue>
</operation>

<operation id="404" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="91">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="129" bw="1" op_0_bw="44">
<![CDATA[
weight_rom_init.exit:43  %tmp1_id_V_1 = extractvalue { i32, i4, i4, i1, i1, i1, i1 } %empty_5, 5

]]></node>
<StgValue><ssdm name="tmp1_id_V_1"/></StgValue>
</operation>

<operation id="405" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="91">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="130" bw="1" op_0_bw="44">
<![CDATA[
weight_rom_init.exit:44  %tmp1_dest_V_1 = extractvalue { i32, i4, i4, i1, i1, i1, i1 } %empty_5, 6

]]></node>
<StgValue><ssdm name="tmp1_dest_V_1"/></StgValue>
</operation>

<operation id="406" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="91">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="131" bw="32" op_0_bw="32">
<![CDATA[
weight_rom_init.exit:45  %tmp = bitcast i32 %in_indices_data_V_val to float

]]></node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="407" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="91">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="132" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
weight_rom_init.exit:46  store volatile i4 %tmp1_keep_V_1, i4* %tmp1_keep_V, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="408" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="91">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="133" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
weight_rom_init.exit:47  store volatile i4 %tmp1_strb_V_1, i4* %tmp1_strb_V, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="409" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="91">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="134" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
weight_rom_init.exit:48  store volatile i1 %tmp1_user_V_1, i1* %tmp1_user_V, align 2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="410" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="91">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="135" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
weight_rom_init.exit:49  store volatile i1 %tmp1_last_V_1, i1* %tmp1_last_V, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="411" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="91">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="136" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
weight_rom_init.exit:50  store volatile i1 %tmp1_id_V_1, i1* %tmp1_id_V, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="412" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="91">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="137" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
weight_rom_init.exit:51  store volatile i1 %tmp1_dest_V_1, i1* %tmp1_dest_V, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="413" st_id="16" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="91">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="138" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
weight_rom_init.exit:52  %tmp_1 = add nsw i32 %number_of_days_read, -1

]]></node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="414" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="91">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="139" bw="0" op_0_bw="0">
<![CDATA[
weight_rom_init.exit:53  br label %4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="415" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="141" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:0  %tmp_4 = phi float [ %tmp, %weight_rom_init.exit ], [ %tmp_4_tmp_5, %5 ]

]]></node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="416" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="142" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:1  %tmp_5 = phi float [ undef, %weight_rom_init.exit ], [ %tmp_16, %5 ]

]]></node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="417" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="143" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:2  %i1 = phi i32 [ 1, %weight_rom_init.exit ], [ %i_1, %5 ]

]]></node>
<StgValue><ssdm name="i1"/></StgValue>
</operation>

<operation id="418" st_id="17" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="144" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %tmp_6 = icmp sgt i32 %i1, %tmp_1

]]></node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="419" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="145" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %tmp_6, label %.preheader148, label %5

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="420" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="147" bw="31" op_0_bw="32">
<![CDATA[
:0  %tmp_32 = trunc i32 %i1 to i31

]]></node>
<StgValue><ssdm name="tmp_32"/></StgValue>
</operation>

<operation id="421" st_id="17" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="151" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %tmp_7 = icmp eq i32 %i1, 1

]]></node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="422" st_id="17" stage="1" lat="1">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="152" bw="44" op_0_bw="44" op_1_bw="32" op_2_bw="4" op_3_bw="4" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1">
<![CDATA[
:5  %empty_6 = call { i32, i4, i4, i1, i1, i1, i1 } @_ssdm_op_Read.axis.volatile.i32P.i4P.i4P.i1P.i1P.i1P.i1P(i32* %in_indices_data_V, i4* %in_indices_keep_V, i4* %in_indices_strb_V, i1* %in_indices_user_V, i1* %in_indices_last_V, i1* %in_indices_id_V, i1* %in_indices_dest_V)

]]></node>
<StgValue><ssdm name="empty_6"/></StgValue>
</operation>

<operation id="423" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="153" bw="32" op_0_bw="44">
<![CDATA[
:6  %in_indices_data_V_val7 = extractvalue { i32, i4, i4, i1, i1, i1, i1 } %empty_6, 0

]]></node>
<StgValue><ssdm name="in_indices_data_V_val7"/></StgValue>
</operation>

<operation id="424" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="154" bw="4" op_0_bw="44">
<![CDATA[
:7  %in_indices_keep_V_val8 = extractvalue { i32, i4, i4, i1, i1, i1, i1 } %empty_6, 1

]]></node>
<StgValue><ssdm name="in_indices_keep_V_val8"/></StgValue>
</operation>

<operation id="425" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="155" bw="4" op_0_bw="44">
<![CDATA[
:8  %in_indices_strb_V_val9 = extractvalue { i32, i4, i4, i1, i1, i1, i1 } %empty_6, 2

]]></node>
<StgValue><ssdm name="in_indices_strb_V_val9"/></StgValue>
</operation>

<operation id="426" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="156" bw="1" op_0_bw="44">
<![CDATA[
:9  %in_indices_user_V_val = extractvalue { i32, i4, i4, i1, i1, i1, i1 } %empty_6, 3

]]></node>
<StgValue><ssdm name="in_indices_user_V_val"/></StgValue>
</operation>

<operation id="427" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="157" bw="1" op_0_bw="44">
<![CDATA[
:10  %in_indices_last_V_val = extractvalue { i32, i4, i4, i1, i1, i1, i1 } %empty_6, 4

]]></node>
<StgValue><ssdm name="in_indices_last_V_val"/></StgValue>
</operation>

<operation id="428" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="158" bw="1" op_0_bw="44">
<![CDATA[
:11  %in_indices_id_V_val = extractvalue { i32, i4, i4, i1, i1, i1, i1 } %empty_6, 5

]]></node>
<StgValue><ssdm name="in_indices_id_V_val"/></StgValue>
</operation>

<operation id="429" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="159" bw="1" op_0_bw="44">
<![CDATA[
:12  %in_indices_dest_V_val = extractvalue { i32, i4, i4, i1, i1, i1, i1 } %empty_6, 6

]]></node>
<StgValue><ssdm name="in_indices_dest_V_val"/></StgValue>
</operation>

<operation id="430" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="160" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
:13  store volatile i4 %in_indices_keep_V_val8, i4* %tmp1_keep_V, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="431" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="161" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
:14  store volatile i4 %in_indices_strb_V_val9, i4* %tmp1_strb_V, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="432" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="162" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
:15  store volatile i1 %in_indices_user_V_val, i1* %tmp1_user_V, align 2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="433" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="163" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
:16  store volatile i1 %in_indices_last_V_val, i1* %tmp1_last_V, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="434" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="164" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
:17  store volatile i1 %in_indices_id_V_val, i1* %tmp1_id_V, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="435" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="165" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
:18  store volatile i1 %in_indices_dest_V_val, i1* %tmp1_dest_V, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="436" st_id="17" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="166" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:19  %tmp_4_tmp_5 = select i1 %tmp_7, float %tmp_4, float %tmp_5

]]></node>
<StgValue><ssdm name="tmp_4_tmp_5"/></StgValue>
</operation>

<operation id="437" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="167" bw="32" op_0_bw="32">
<![CDATA[
:20  %tmp_16 = bitcast i32 %in_indices_data_V_val7 to float

]]></node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>

<operation id="438" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="170" bw="64" op_0_bw="32">
<![CDATA[
:23  %tmp_19 = zext i32 %i1 to i64

]]></node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>

<operation id="439" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="171" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:24  %weight_rom_addr = getelementptr inbounds [252 x float]* @weight_rom, i64 0, i64 %tmp_19

]]></node>
<StgValue><ssdm name="weight_rom_addr"/></StgValue>
</operation>

<operation id="440" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="172" bw="32" op_0_bw="8">
<![CDATA[
:25  %weight = load float* %weight_rom_addr, align 4

]]></node>
<StgValue><ssdm name="weight"/></StgValue>
</operation>

<operation id="441" st_id="17" stage="36" lat="36">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="173" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:26  %channel = urem i32 %i1, 6

]]></node>
<StgValue><ssdm name="channel"/></StgValue>
</operation>

<operation id="442" st_id="17" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="195" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:48  %i_1 = add nsw i32 %i1, 1

]]></node>
<StgValue><ssdm name="i_1"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="443" st_id="18" stage="16" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="168" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:21  %tmp_18 = fdiv float %tmp_4_tmp_5, %tmp_16

]]></node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>

<operation id="444" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="172" bw="32" op_0_bw="8">
<![CDATA[
:25  %weight = load float* %weight_rom_addr, align 4

]]></node>
<StgValue><ssdm name="weight"/></StgValue>
</operation>

<operation id="445" st_id="18" stage="35" lat="36">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="173" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:26  %channel = urem i32 %i1, 6

]]></node>
<StgValue><ssdm name="channel"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="446" st_id="19" stage="15" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="168" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:21  %tmp_18 = fdiv float %tmp_4_tmp_5, %tmp_16

]]></node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>

<operation id="447" st_id="19" stage="34" lat="36">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="173" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:26  %channel = urem i32 %i1, 6

]]></node>
<StgValue><ssdm name="channel"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="448" st_id="20" stage="14" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="168" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:21  %tmp_18 = fdiv float %tmp_4_tmp_5, %tmp_16

]]></node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>

<operation id="449" st_id="20" stage="33" lat="36">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="173" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:26  %channel = urem i32 %i1, 6

]]></node>
<StgValue><ssdm name="channel"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="450" st_id="21" stage="13" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="168" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:21  %tmp_18 = fdiv float %tmp_4_tmp_5, %tmp_16

]]></node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>

<operation id="451" st_id="21" stage="32" lat="36">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="173" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:26  %channel = urem i32 %i1, 6

]]></node>
<StgValue><ssdm name="channel"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="452" st_id="22" stage="12" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="168" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:21  %tmp_18 = fdiv float %tmp_4_tmp_5, %tmp_16

]]></node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>

<operation id="453" st_id="22" stage="31" lat="36">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="173" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:26  %channel = urem i32 %i1, 6

]]></node>
<StgValue><ssdm name="channel"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="454" st_id="23" stage="11" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="168" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:21  %tmp_18 = fdiv float %tmp_4_tmp_5, %tmp_16

]]></node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>

<operation id="455" st_id="23" stage="30" lat="36">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="173" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:26  %channel = urem i32 %i1, 6

]]></node>
<StgValue><ssdm name="channel"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="456" st_id="24" stage="10" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="168" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:21  %tmp_18 = fdiv float %tmp_4_tmp_5, %tmp_16

]]></node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>

<operation id="457" st_id="24" stage="29" lat="36">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="173" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:26  %channel = urem i32 %i1, 6

]]></node>
<StgValue><ssdm name="channel"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="458" st_id="25" stage="9" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="168" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:21  %tmp_18 = fdiv float %tmp_4_tmp_5, %tmp_16

]]></node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>

<operation id="459" st_id="25" stage="28" lat="36">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="173" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:26  %channel = urem i32 %i1, 6

]]></node>
<StgValue><ssdm name="channel"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="460" st_id="26" stage="8" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="168" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:21  %tmp_18 = fdiv float %tmp_4_tmp_5, %tmp_16

]]></node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>

<operation id="461" st_id="26" stage="27" lat="36">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="173" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:26  %channel = urem i32 %i1, 6

]]></node>
<StgValue><ssdm name="channel"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="462" st_id="27" stage="7" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="168" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:21  %tmp_18 = fdiv float %tmp_4_tmp_5, %tmp_16

]]></node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>

<operation id="463" st_id="27" stage="26" lat="36">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="173" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:26  %channel = urem i32 %i1, 6

]]></node>
<StgValue><ssdm name="channel"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="464" st_id="28" stage="6" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="168" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:21  %tmp_18 = fdiv float %tmp_4_tmp_5, %tmp_16

]]></node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>

<operation id="465" st_id="28" stage="25" lat="36">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="173" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:26  %channel = urem i32 %i1, 6

]]></node>
<StgValue><ssdm name="channel"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="466" st_id="29" stage="5" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="168" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:21  %tmp_18 = fdiv float %tmp_4_tmp_5, %tmp_16

]]></node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>

<operation id="467" st_id="29" stage="24" lat="36">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="173" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:26  %channel = urem i32 %i1, 6

]]></node>
<StgValue><ssdm name="channel"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="468" st_id="30" stage="4" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="168" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:21  %tmp_18 = fdiv float %tmp_4_tmp_5, %tmp_16

]]></node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>

<operation id="469" st_id="30" stage="23" lat="36">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="173" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:26  %channel = urem i32 %i1, 6

]]></node>
<StgValue><ssdm name="channel"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="470" st_id="31" stage="3" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="168" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:21  %tmp_18 = fdiv float %tmp_4_tmp_5, %tmp_16

]]></node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>

<operation id="471" st_id="31" stage="22" lat="36">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="173" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:26  %channel = urem i32 %i1, 6

]]></node>
<StgValue><ssdm name="channel"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="472" st_id="32" stage="2" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="168" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:21  %tmp_18 = fdiv float %tmp_4_tmp_5, %tmp_16

]]></node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>

<operation id="473" st_id="32" stage="21" lat="36">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="173" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:26  %channel = urem i32 %i1, 6

]]></node>
<StgValue><ssdm name="channel"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="474" st_id="33" stage="1" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="168" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:21  %tmp_18 = fdiv float %tmp_4_tmp_5, %tmp_16

]]></node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>

<operation id="475" st_id="33" stage="20" lat="36">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="173" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:26  %channel = urem i32 %i1, 6

]]></node>
<StgValue><ssdm name="channel"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="476" st_id="34" stage="13" lat="13">
<core>FLog</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="169" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:22  %lnReturn = call float @llvm.log.f32(float %tmp_18)

]]></node>
<StgValue><ssdm name="lnReturn"/></StgValue>
</operation>

<operation id="477" st_id="34" stage="19" lat="36">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="173" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:26  %channel = urem i32 %i1, 6

]]></node>
<StgValue><ssdm name="channel"/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="478" st_id="35" stage="12" lat="13">
<core>FLog</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="169" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:22  %lnReturn = call float @llvm.log.f32(float %tmp_18)

]]></node>
<StgValue><ssdm name="lnReturn"/></StgValue>
</operation>

<operation id="479" st_id="35" stage="18" lat="36">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="173" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:26  %channel = urem i32 %i1, 6

]]></node>
<StgValue><ssdm name="channel"/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="480" st_id="36" stage="11" lat="13">
<core>FLog</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="169" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:22  %lnReturn = call float @llvm.log.f32(float %tmp_18)

]]></node>
<StgValue><ssdm name="lnReturn"/></StgValue>
</operation>

<operation id="481" st_id="36" stage="17" lat="36">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="173" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:26  %channel = urem i32 %i1, 6

]]></node>
<StgValue><ssdm name="channel"/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="482" st_id="37" stage="10" lat="13">
<core>FLog</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="169" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:22  %lnReturn = call float @llvm.log.f32(float %tmp_18)

]]></node>
<StgValue><ssdm name="lnReturn"/></StgValue>
</operation>

<operation id="483" st_id="37" stage="16" lat="36">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="173" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:26  %channel = urem i32 %i1, 6

]]></node>
<StgValue><ssdm name="channel"/></StgValue>
</operation>
</state>

<state id="38" st_id="38">

<operation id="484" st_id="38" stage="9" lat="13">
<core>FLog</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="169" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:22  %lnReturn = call float @llvm.log.f32(float %tmp_18)

]]></node>
<StgValue><ssdm name="lnReturn"/></StgValue>
</operation>

<operation id="485" st_id="38" stage="15" lat="36">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="173" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:26  %channel = urem i32 %i1, 6

]]></node>
<StgValue><ssdm name="channel"/></StgValue>
</operation>
</state>

<state id="39" st_id="39">

<operation id="486" st_id="39" stage="8" lat="13">
<core>FLog</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="169" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:22  %lnReturn = call float @llvm.log.f32(float %tmp_18)

]]></node>
<StgValue><ssdm name="lnReturn"/></StgValue>
</operation>

<operation id="487" st_id="39" stage="14" lat="36">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="173" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:26  %channel = urem i32 %i1, 6

]]></node>
<StgValue><ssdm name="channel"/></StgValue>
</operation>
</state>

<state id="40" st_id="40">

<operation id="488" st_id="40" stage="7" lat="13">
<core>FLog</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="169" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:22  %lnReturn = call float @llvm.log.f32(float %tmp_18)

]]></node>
<StgValue><ssdm name="lnReturn"/></StgValue>
</operation>

<operation id="489" st_id="40" stage="13" lat="36">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="173" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:26  %channel = urem i32 %i1, 6

]]></node>
<StgValue><ssdm name="channel"/></StgValue>
</operation>
</state>

<state id="41" st_id="41">

<operation id="490" st_id="41" stage="6" lat="13">
<core>FLog</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="169" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:22  %lnReturn = call float @llvm.log.f32(float %tmp_18)

]]></node>
<StgValue><ssdm name="lnReturn"/></StgValue>
</operation>

<operation id="491" st_id="41" stage="12" lat="36">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="173" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:26  %channel = urem i32 %i1, 6

]]></node>
<StgValue><ssdm name="channel"/></StgValue>
</operation>
</state>

<state id="42" st_id="42">

<operation id="492" st_id="42" stage="5" lat="13">
<core>FLog</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="169" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:22  %lnReturn = call float @llvm.log.f32(float %tmp_18)

]]></node>
<StgValue><ssdm name="lnReturn"/></StgValue>
</operation>

<operation id="493" st_id="42" stage="11" lat="36">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="173" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:26  %channel = urem i32 %i1, 6

]]></node>
<StgValue><ssdm name="channel"/></StgValue>
</operation>
</state>

<state id="43" st_id="43">

<operation id="494" st_id="43" stage="4" lat="13">
<core>FLog</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="169" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:22  %lnReturn = call float @llvm.log.f32(float %tmp_18)

]]></node>
<StgValue><ssdm name="lnReturn"/></StgValue>
</operation>

<operation id="495" st_id="43" stage="10" lat="36">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="173" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:26  %channel = urem i32 %i1, 6

]]></node>
<StgValue><ssdm name="channel"/></StgValue>
</operation>
</state>

<state id="44" st_id="44">

<operation id="496" st_id="44" stage="3" lat="13">
<core>FLog</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="169" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:22  %lnReturn = call float @llvm.log.f32(float %tmp_18)

]]></node>
<StgValue><ssdm name="lnReturn"/></StgValue>
</operation>

<operation id="497" st_id="44" stage="9" lat="36">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="173" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:26  %channel = urem i32 %i1, 6

]]></node>
<StgValue><ssdm name="channel"/></StgValue>
</operation>
</state>

<state id="45" st_id="45">

<operation id="498" st_id="45" stage="2" lat="13">
<core>FLog</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="169" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:22  %lnReturn = call float @llvm.log.f32(float %tmp_18)

]]></node>
<StgValue><ssdm name="lnReturn"/></StgValue>
</operation>

<operation id="499" st_id="45" stage="8" lat="36">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="173" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:26  %channel = urem i32 %i1, 6

]]></node>
<StgValue><ssdm name="channel"/></StgValue>
</operation>
</state>

<state id="46" st_id="46">

<operation id="500" st_id="46" stage="1" lat="13">
<core>FLog</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="169" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:22  %lnReturn = call float @llvm.log.f32(float %tmp_18)

]]></node>
<StgValue><ssdm name="lnReturn"/></StgValue>
</operation>

<operation id="501" st_id="46" stage="7" lat="36">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="173" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:26  %channel = urem i32 %i1, 6

]]></node>
<StgValue><ssdm name="channel"/></StgValue>
</operation>
</state>

<state id="47" st_id="47">

<operation id="502" st_id="47" stage="6" lat="36">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="173" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:26  %channel = urem i32 %i1, 6

]]></node>
<StgValue><ssdm name="channel"/></StgValue>
</operation>

<operation id="503" st_id="47" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="179" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:32  %tmp_22 = fmul float %lnReturn, %lnReturn

]]></node>
<StgValue><ssdm name="tmp_22"/></StgValue>
</operation>

<operation id="504" st_id="47" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="190" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
:43  %tmp_27 = add i31 %tmp_32, -1

]]></node>
<StgValue><ssdm name="tmp_27"/></StgValue>
</operation>

<operation id="505" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="191" bw="64" op_0_bw="31">
<![CDATA[
:44  %tmp_28 = zext i31 %tmp_27 to i64

]]></node>
<StgValue><ssdm name="tmp_28"/></StgValue>
</operation>

<operation id="506" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="192" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:45  %lnReturnA_addr = getelementptr inbounds [252 x float]* @lnReturnA, i64 0, i64 %tmp_28

]]></node>
<StgValue><ssdm name="lnReturnA_addr"/></StgValue>
</operation>

<operation id="507" st_id="47" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="193" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
:46  store float %lnReturn, float* %lnReturnA_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="48" st_id="48">

<operation id="508" st_id="48" stage="5" lat="36">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="173" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:26  %channel = urem i32 %i1, 6

]]></node>
<StgValue><ssdm name="channel"/></StgValue>
</operation>

<operation id="509" st_id="48" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="179" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:32  %tmp_22 = fmul float %lnReturn, %lnReturn

]]></node>
<StgValue><ssdm name="tmp_22"/></StgValue>
</operation>
</state>

<state id="49" st_id="49">

<operation id="510" st_id="49" stage="4" lat="36">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="173" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:26  %channel = urem i32 %i1, 6

]]></node>
<StgValue><ssdm name="channel"/></StgValue>
</operation>

<operation id="511" st_id="49" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="179" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:32  %tmp_22 = fmul float %lnReturn, %lnReturn

]]></node>
<StgValue><ssdm name="tmp_22"/></StgValue>
</operation>

<operation id="512" st_id="49" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="185" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:38  %tmp_25 = fmul float %lnReturn, %weight

]]></node>
<StgValue><ssdm name="tmp_25"/></StgValue>
</operation>
</state>

<state id="50" st_id="50">

<operation id="513" st_id="50" stage="3" lat="36">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="173" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:26  %channel = urem i32 %i1, 6

]]></node>
<StgValue><ssdm name="channel"/></StgValue>
</operation>

<operation id="514" st_id="50" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="179" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:32  %tmp_22 = fmul float %lnReturn, %lnReturn

]]></node>
<StgValue><ssdm name="tmp_22"/></StgValue>
</operation>

<operation id="515" st_id="50" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="185" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:38  %tmp_25 = fmul float %lnReturn, %weight

]]></node>
<StgValue><ssdm name="tmp_25"/></StgValue>
</operation>
</state>

<state id="51" st_id="51">

<operation id="516" st_id="51" stage="2" lat="36">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="173" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:26  %channel = urem i32 %i1, 6

]]></node>
<StgValue><ssdm name="channel"/></StgValue>
</operation>

<operation id="517" st_id="51" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="180" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:33  %tmp_23 = fmul float %tmp_22, %weight

]]></node>
<StgValue><ssdm name="tmp_23"/></StgValue>
</operation>

<operation id="518" st_id="51" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="185" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:38  %tmp_25 = fmul float %lnReturn, %weight

]]></node>
<StgValue><ssdm name="tmp_25"/></StgValue>
</operation>
</state>

<state id="52" st_id="52">

<operation id="519" st_id="52" stage="1" lat="36">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="173" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:26  %channel = urem i32 %i1, 6

]]></node>
<StgValue><ssdm name="channel"/></StgValue>
</operation>

<operation id="520" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="174" bw="64" op_0_bw="32">
<![CDATA[
:27  %tmp_20 = zext i32 %channel to i64

]]></node>
<StgValue><ssdm name="tmp_20"/></StgValue>
</operation>

<operation id="521" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="175" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:28  %acc_return_addr_2 = getelementptr inbounds [6 x float]* %acc_return, i64 0, i64 %tmp_20

]]></node>
<StgValue><ssdm name="acc_return_addr_2"/></StgValue>
</operation>

<operation id="522" st_id="52" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="176" bw="32" op_0_bw="3">
<![CDATA[
:29  %acc_return_load_1 = load float* %acc_return_addr_2, align 4

]]></node>
<StgValue><ssdm name="acc_return_load_1"/></StgValue>
</operation>

<operation id="523" st_id="52" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="180" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:33  %tmp_23 = fmul float %tmp_22, %weight

]]></node>
<StgValue><ssdm name="tmp_23"/></StgValue>
</operation>

<operation id="524" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="181" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:34  %acc_weight_returnSquare_addr_2 = getelementptr inbounds [6 x float]* %acc_weight_returnSquare, i64 0, i64 %tmp_20

]]></node>
<StgValue><ssdm name="acc_weight_returnSquare_addr_2"/></StgValue>
</operation>

<operation id="525" st_id="52" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="185" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:38  %tmp_25 = fmul float %lnReturn, %weight

]]></node>
<StgValue><ssdm name="tmp_25"/></StgValue>
</operation>

<operation id="526" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="186" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:39  %acc_weight_return_addr_2 = getelementptr inbounds [6 x float]* %acc_weight_return, i64 0, i64 %tmp_20

]]></node>
<StgValue><ssdm name="acc_weight_return_addr_2"/></StgValue>
</operation>

<operation id="527" st_id="52" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="187" bw="32" op_0_bw="3">
<![CDATA[
:40  %acc_weight_return_load_1 = load float* %acc_weight_return_addr_2, align 4

]]></node>
<StgValue><ssdm name="acc_weight_return_load_1"/></StgValue>
</operation>
</state>

<state id="53" st_id="53">

<operation id="528" st_id="53" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="176" bw="32" op_0_bw="3">
<![CDATA[
:29  %acc_return_load_1 = load float* %acc_return_addr_2, align 4

]]></node>
<StgValue><ssdm name="acc_return_load_1"/></StgValue>
</operation>

<operation id="529" st_id="53" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="177" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:30  %tmp_21 = fadd float %acc_return_load_1, %lnReturn

]]></node>
<StgValue><ssdm name="tmp_21"/></StgValue>
</operation>

<operation id="530" st_id="53" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="180" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:33  %tmp_23 = fmul float %tmp_22, %weight

]]></node>
<StgValue><ssdm name="tmp_23"/></StgValue>
</operation>

<operation id="531" st_id="53" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="187" bw="32" op_0_bw="3">
<![CDATA[
:40  %acc_weight_return_load_1 = load float* %acc_weight_return_addr_2, align 4

]]></node>
<StgValue><ssdm name="acc_weight_return_load_1"/></StgValue>
</operation>

<operation id="532" st_id="53" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="188" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:41  %tmp_26 = fadd float %acc_weight_return_load_1, %tmp_25

]]></node>
<StgValue><ssdm name="tmp_26"/></StgValue>
</operation>
</state>

<state id="54" st_id="54">

<operation id="533" st_id="54" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="177" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:30  %tmp_21 = fadd float %acc_return_load_1, %lnReturn

]]></node>
<StgValue><ssdm name="tmp_21"/></StgValue>
</operation>

<operation id="534" st_id="54" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="180" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:33  %tmp_23 = fmul float %tmp_22, %weight

]]></node>
<StgValue><ssdm name="tmp_23"/></StgValue>
</operation>

<operation id="535" st_id="54" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="182" bw="32" op_0_bw="3">
<![CDATA[
:35  %acc_weight_returnSquare_load_1 = load float* %acc_weight_returnSquare_addr_2, align 4

]]></node>
<StgValue><ssdm name="acc_weight_returnSquare_load_1"/></StgValue>
</operation>

<operation id="536" st_id="54" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="188" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:41  %tmp_26 = fadd float %acc_weight_return_load_1, %tmp_25

]]></node>
<StgValue><ssdm name="tmp_26"/></StgValue>
</operation>
</state>

<state id="55" st_id="55">

<operation id="537" st_id="55" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="177" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:30  %tmp_21 = fadd float %acc_return_load_1, %lnReturn

]]></node>
<StgValue><ssdm name="tmp_21"/></StgValue>
</operation>

<operation id="538" st_id="55" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="182" bw="32" op_0_bw="3">
<![CDATA[
:35  %acc_weight_returnSquare_load_1 = load float* %acc_weight_returnSquare_addr_2, align 4

]]></node>
<StgValue><ssdm name="acc_weight_returnSquare_load_1"/></StgValue>
</operation>

<operation id="539" st_id="55" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="183" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:36  %tmp_24 = fadd float %acc_weight_returnSquare_load_1, %tmp_23

]]></node>
<StgValue><ssdm name="tmp_24"/></StgValue>
</operation>

<operation id="540" st_id="55" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="188" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:41  %tmp_26 = fadd float %acc_weight_return_load_1, %tmp_25

]]></node>
<StgValue><ssdm name="tmp_26"/></StgValue>
</operation>
</state>

<state id="56" st_id="56">

<operation id="541" st_id="56" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="177" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:30  %tmp_21 = fadd float %acc_return_load_1, %lnReturn

]]></node>
<StgValue><ssdm name="tmp_21"/></StgValue>
</operation>

<operation id="542" st_id="56" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="183" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:36  %tmp_24 = fadd float %acc_weight_returnSquare_load_1, %tmp_23

]]></node>
<StgValue><ssdm name="tmp_24"/></StgValue>
</operation>

<operation id="543" st_id="56" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="188" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:41  %tmp_26 = fadd float %acc_weight_return_load_1, %tmp_25

]]></node>
<StgValue><ssdm name="tmp_26"/></StgValue>
</operation>
</state>

<state id="57" st_id="57">

<operation id="544" st_id="57" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="177" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:30  %tmp_21 = fadd float %acc_return_load_1, %lnReturn

]]></node>
<StgValue><ssdm name="tmp_21"/></StgValue>
</operation>

<operation id="545" st_id="57" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="178" bw="0" op_0_bw="32" op_1_bw="3">
<![CDATA[
:31  store float %tmp_21, float* %acc_return_addr_2, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="546" st_id="57" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="183" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:36  %tmp_24 = fadd float %acc_weight_returnSquare_load_1, %tmp_23

]]></node>
<StgValue><ssdm name="tmp_24"/></StgValue>
</operation>

<operation id="547" st_id="57" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="188" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:41  %tmp_26 = fadd float %acc_weight_return_load_1, %tmp_25

]]></node>
<StgValue><ssdm name="tmp_26"/></StgValue>
</operation>

<operation id="548" st_id="57" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="189" bw="0" op_0_bw="32" op_1_bw="3">
<![CDATA[
:42  store float %tmp_26, float* %acc_weight_return_addr_2, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="58" st_id="58">

<operation id="549" st_id="58" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="183" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:36  %tmp_24 = fadd float %acc_weight_returnSquare_load_1, %tmp_23

]]></node>
<StgValue><ssdm name="tmp_24"/></StgValue>
</operation>
</state>

<state id="59" st_id="59">

<operation id="550" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="148" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
:1  call void (...)* @_ssdm_op_SpecLoopName([30 x i8]* @p_str5) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="551" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="149" bw="32" op_0_bw="32" op_1_bw="8">
<![CDATA[
:2  %tmp_2 = call i32 (...)* @_ssdm_op_SpecRegionBegin([30 x i8]* @p_str5)

]]></node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="552" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="150" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="8">
<![CDATA[
:3  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="553" st_id="59" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="183" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:36  %tmp_24 = fadd float %acc_weight_returnSquare_load_1, %tmp_23

]]></node>
<StgValue><ssdm name="tmp_24"/></StgValue>
</operation>

<operation id="554" st_id="59" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="184" bw="0" op_0_bw="32" op_1_bw="3">
<![CDATA[
:37  store float %tmp_24, float* %acc_weight_returnSquare_addr_2, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="555" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="194" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="32">
<![CDATA[
:47  %empty_7 = call i32 (...)* @_ssdm_op_SpecRegionEnd([30 x i8]* @p_str5, i32 %tmp_2)

]]></node>
<StgValue><ssdm name="empty_7"/></StgValue>
</operation>

<operation id="556" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="196" bw="0" op_0_bw="0">
<![CDATA[
:49  br label %4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="60" st_id="60">

<operation id="557" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="198" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader148:0  %sum_returnA = phi float [ %sum_returnA_1, %6 ], [ 0.000000e+00, %4 ]

]]></node>
<StgValue><ssdm name="sum_returnA"/></StgValue>
</operation>

<operation id="558" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="199" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader148:1  %sum_weight_returnSquareA = phi float [ %sum_weight_returnSquareA_1, %6 ], [ 0.000000e+00, %4 ]

]]></node>
<StgValue><ssdm name="sum_weight_returnSquareA"/></StgValue>
</operation>

<operation id="559" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="200" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader148:2  %sum_weight_returnA = phi float [ %sum_weight_returnA_1, %6 ], [ 0.000000e+00, %4 ]

]]></node>
<StgValue><ssdm name="sum_weight_returnA"/></StgValue>
</operation>

<operation id="560" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="201" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
.preheader148:3  %i2 = phi i3 [ %i, %6 ], [ 0, %4 ]

]]></node>
<StgValue><ssdm name="i2"/></StgValue>
</operation>

<operation id="561" st_id="60" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="202" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader148:4  %exitcond2 = icmp eq i3 %i2, -2

]]></node>
<StgValue><ssdm name="exitcond2"/></StgValue>
</operation>

<operation id="562" st_id="60" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="203" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader148:5  %i = add i3 %i2, 1

]]></node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="563" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="204" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader148:6  br i1 %exitcond2, label %.preheader147.preheader, label %6

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="564" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="210" bw="64" op_0_bw="3">
<![CDATA[
:4  %tmp_15 = zext i3 %i2 to i64

]]></node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>

<operation id="565" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="211" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:5  %acc_return_addr_1 = getelementptr inbounds [6 x float]* %acc_return, i64 0, i64 %tmp_15

]]></node>
<StgValue><ssdm name="acc_return_addr_1"/></StgValue>
</operation>

<operation id="566" st_id="60" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="212" bw="32" op_0_bw="3">
<![CDATA[
:6  %acc_return_load = load float* %acc_return_addr_1, align 4

]]></node>
<StgValue><ssdm name="acc_return_load"/></StgValue>
</operation>
</state>

<state id="61" st_id="61">

<operation id="567" st_id="61" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="212" bw="32" op_0_bw="3">
<![CDATA[
:6  %acc_return_load = load float* %acc_return_addr_1, align 4

]]></node>
<StgValue><ssdm name="acc_return_load"/></StgValue>
</operation>

<operation id="568" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="214" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:8  %acc_weight_returnSquare_addr_1 = getelementptr inbounds [6 x float]* %acc_weight_returnSquare, i64 0, i64 %tmp_15

]]></node>
<StgValue><ssdm name="acc_weight_returnSquare_addr_1"/></StgValue>
</operation>

<operation id="569" st_id="61" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="215" bw="32" op_0_bw="3">
<![CDATA[
:9  %acc_weight_returnSquare_load = load float* %acc_weight_returnSquare_addr_1, align 4

]]></node>
<StgValue><ssdm name="acc_weight_returnSquare_load"/></StgValue>
</operation>

<operation id="570" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="217" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:11  %acc_weight_return_addr_1 = getelementptr inbounds [6 x float]* %acc_weight_return, i64 0, i64 %tmp_15

]]></node>
<StgValue><ssdm name="acc_weight_return_addr_1"/></StgValue>
</operation>

<operation id="571" st_id="61" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="218" bw="32" op_0_bw="3">
<![CDATA[
:12  %acc_weight_return_load = load float* %acc_weight_return_addr_1, align 4

]]></node>
<StgValue><ssdm name="acc_weight_return_load"/></StgValue>
</operation>
</state>

<state id="62" st_id="62">

<operation id="572" st_id="62" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="213" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:7  %sum_returnA_1 = fadd float %sum_returnA, %acc_return_load

]]></node>
<StgValue><ssdm name="sum_returnA_1"/></StgValue>
</operation>

<operation id="573" st_id="62" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="215" bw="32" op_0_bw="3">
<![CDATA[
:9  %acc_weight_returnSquare_load = load float* %acc_weight_returnSquare_addr_1, align 4

]]></node>
<StgValue><ssdm name="acc_weight_returnSquare_load"/></StgValue>
</operation>

<operation id="574" st_id="62" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="218" bw="32" op_0_bw="3">
<![CDATA[
:12  %acc_weight_return_load = load float* %acc_weight_return_addr_1, align 4

]]></node>
<StgValue><ssdm name="acc_weight_return_load"/></StgValue>
</operation>
</state>

<state id="63" st_id="63">

<operation id="575" st_id="63" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="213" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:7  %sum_returnA_1 = fadd float %sum_returnA, %acc_return_load

]]></node>
<StgValue><ssdm name="sum_returnA_1"/></StgValue>
</operation>

<operation id="576" st_id="63" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="216" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:10  %sum_weight_returnSquareA_1 = fadd float %sum_weight_returnSquareA, %acc_weight_returnSquare_load

]]></node>
<StgValue><ssdm name="sum_weight_returnSquareA_1"/></StgValue>
</operation>
</state>

<state id="64" st_id="64">

<operation id="577" st_id="64" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="213" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:7  %sum_returnA_1 = fadd float %sum_returnA, %acc_return_load

]]></node>
<StgValue><ssdm name="sum_returnA_1"/></StgValue>
</operation>

<operation id="578" st_id="64" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="216" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:10  %sum_weight_returnSquareA_1 = fadd float %sum_weight_returnSquareA, %acc_weight_returnSquare_load

]]></node>
<StgValue><ssdm name="sum_weight_returnSquareA_1"/></StgValue>
</operation>

<operation id="579" st_id="64" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="219" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:13  %sum_weight_returnA_1 = fadd float %sum_weight_returnA, %acc_weight_return_load

]]></node>
<StgValue><ssdm name="sum_weight_returnA_1"/></StgValue>
</operation>
</state>

<state id="65" st_id="65">

<operation id="580" st_id="65" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="213" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:7  %sum_returnA_1 = fadd float %sum_returnA, %acc_return_load

]]></node>
<StgValue><ssdm name="sum_returnA_1"/></StgValue>
</operation>

<operation id="581" st_id="65" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="216" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:10  %sum_weight_returnSquareA_1 = fadd float %sum_weight_returnSquareA, %acc_weight_returnSquare_load

]]></node>
<StgValue><ssdm name="sum_weight_returnSquareA_1"/></StgValue>
</operation>

<operation id="582" st_id="65" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="219" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:13  %sum_weight_returnA_1 = fadd float %sum_weight_returnA, %acc_weight_return_load

]]></node>
<StgValue><ssdm name="sum_weight_returnA_1"/></StgValue>
</operation>
</state>

<state id="66" st_id="66">

<operation id="583" st_id="66" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="213" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:7  %sum_returnA_1 = fadd float %sum_returnA, %acc_return_load

]]></node>
<StgValue><ssdm name="sum_returnA_1"/></StgValue>
</operation>

<operation id="584" st_id="66" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="216" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:10  %sum_weight_returnSquareA_1 = fadd float %sum_weight_returnSquareA, %acc_weight_returnSquare_load

]]></node>
<StgValue><ssdm name="sum_weight_returnSquareA_1"/></StgValue>
</operation>

<operation id="585" st_id="66" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="219" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:13  %sum_weight_returnA_1 = fadd float %sum_weight_returnA, %acc_weight_return_load

]]></node>
<StgValue><ssdm name="sum_weight_returnA_1"/></StgValue>
</operation>
</state>

<state id="67" st_id="67">

<operation id="586" st_id="67" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="216" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:10  %sum_weight_returnSquareA_1 = fadd float %sum_weight_returnSquareA, %acc_weight_returnSquare_load

]]></node>
<StgValue><ssdm name="sum_weight_returnSquareA_1"/></StgValue>
</operation>

<operation id="587" st_id="67" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="219" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:13  %sum_weight_returnA_1 = fadd float %sum_weight_returnA, %acc_weight_return_load

]]></node>
<StgValue><ssdm name="sum_weight_returnA_1"/></StgValue>
</operation>
</state>

<state id="68" st_id="68">

<operation id="588" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="206" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:0  %empty_8 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 6, i64 6, i64 6)

]]></node>
<StgValue><ssdm name="empty_8"/></StgValue>
</operation>

<operation id="589" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="207" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
:1  call void (...)* @_ssdm_op_SpecLoopName([28 x i8]* @p_str6) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="590" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="208" bw="32" op_0_bw="32" op_1_bw="8">
<![CDATA[
:2  %tmp_14 = call i32 (...)* @_ssdm_op_SpecRegionBegin([28 x i8]* @p_str6)

]]></node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>

<operation id="591" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="209" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="8">
<![CDATA[
:3  call void (...)* @_ssdm_op_SpecPipeline(i32 5, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="592" st_id="68" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="219" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:13  %sum_weight_returnA_1 = fadd float %sum_weight_returnA, %acc_weight_return_load

]]></node>
<StgValue><ssdm name="sum_weight_returnA_1"/></StgValue>
</operation>

<operation id="593" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="220" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="32">
<![CDATA[
:14  %empty_9 = call i32 (...)* @_ssdm_op_SpecRegionEnd([28 x i8]* @p_str6, i32 %tmp_14)

]]></node>
<StgValue><ssdm name="empty_9"/></StgValue>
</operation>

<operation id="594" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="221" bw="0" op_0_bw="0">
<![CDATA[
:15  br label %.preheader148

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="69" st_id="69">

<operation id="595" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="92">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="223" bw="32" op_0_bw="64">
<![CDATA[
.preheader147.preheader:0  %tmp_17 = alloca float, align 4

]]></node>
<StgValue><ssdm name="tmp_17"/></StgValue>
</operation>

<operation id="596" st_id="69" stage="6" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="92">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="224" bw="32" op_0_bw="32">
<![CDATA[
.preheader147.preheader:1  %tmp_3 = sitofp i32 %tmp_1 to float

]]></node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="597" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="92">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="239" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader147.preheader:16  store float %tmp_5, float* %tmp_17, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="70" st_id="70">

<operation id="598" st_id="70" stage="5" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="93">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="224" bw="32" op_0_bw="32">
<![CDATA[
.preheader147.preheader:1  %tmp_3 = sitofp i32 %tmp_1 to float

]]></node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>
</state>

<state id="71" st_id="71">

<operation id="599" st_id="71" stage="4" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="94">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="224" bw="32" op_0_bw="32">
<![CDATA[
.preheader147.preheader:1  %tmp_3 = sitofp i32 %tmp_1 to float

]]></node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>
</state>

<state id="72" st_id="72">

<operation id="600" st_id="72" stage="3" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="95">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="224" bw="32" op_0_bw="32">
<![CDATA[
.preheader147.preheader:1  %tmp_3 = sitofp i32 %tmp_1 to float

]]></node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>
</state>

<state id="73" st_id="73">

<operation id="601" st_id="73" stage="2" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="96">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="224" bw="32" op_0_bw="32">
<![CDATA[
.preheader147.preheader:1  %tmp_3 = sitofp i32 %tmp_1 to float

]]></node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>
</state>

<state id="74" st_id="74">

<operation id="602" st_id="74" stage="1" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="97">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="224" bw="32" op_0_bw="32">
<![CDATA[
.preheader147.preheader:1  %tmp_3 = sitofp i32 %tmp_1 to float

]]></node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>
</state>

<state id="75" st_id="75">

<operation id="603" st_id="75" stage="16" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="98">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="225" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader147.preheader:2  %meanReturnA = fdiv float %sum_returnA, %tmp_3

]]></node>
<StgValue><ssdm name="meanReturnA"/></StgValue>
</operation>
</state>

<state id="76" st_id="76">

<operation id="604" st_id="76" stage="15" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="99">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="225" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader147.preheader:2  %meanReturnA = fdiv float %sum_returnA, %tmp_3

]]></node>
<StgValue><ssdm name="meanReturnA"/></StgValue>
</operation>
</state>

<state id="77" st_id="77">

<operation id="605" st_id="77" stage="14" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="100">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="225" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader147.preheader:2  %meanReturnA = fdiv float %sum_returnA, %tmp_3

]]></node>
<StgValue><ssdm name="meanReturnA"/></StgValue>
</operation>
</state>

<state id="78" st_id="78">

<operation id="606" st_id="78" stage="13" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="101">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="225" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader147.preheader:2  %meanReturnA = fdiv float %sum_returnA, %tmp_3

]]></node>
<StgValue><ssdm name="meanReturnA"/></StgValue>
</operation>
</state>

<state id="79" st_id="79">

<operation id="607" st_id="79" stage="12" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="225" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader147.preheader:2  %meanReturnA = fdiv float %sum_returnA, %tmp_3

]]></node>
<StgValue><ssdm name="meanReturnA"/></StgValue>
</operation>
</state>

<state id="80" st_id="80">

<operation id="608" st_id="80" stage="11" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="103">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="225" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader147.preheader:2  %meanReturnA = fdiv float %sum_returnA, %tmp_3

]]></node>
<StgValue><ssdm name="meanReturnA"/></StgValue>
</operation>
</state>

<state id="81" st_id="81">

<operation id="609" st_id="81" stage="10" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="104">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="225" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader147.preheader:2  %meanReturnA = fdiv float %sum_returnA, %tmp_3

]]></node>
<StgValue><ssdm name="meanReturnA"/></StgValue>
</operation>
</state>

<state id="82" st_id="82">

<operation id="610" st_id="82" stage="9" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="105">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="225" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader147.preheader:2  %meanReturnA = fdiv float %sum_returnA, %tmp_3

]]></node>
<StgValue><ssdm name="meanReturnA"/></StgValue>
</operation>
</state>

<state id="83" st_id="83">

<operation id="611" st_id="83" stage="8" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="106">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="225" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader147.preheader:2  %meanReturnA = fdiv float %sum_returnA, %tmp_3

]]></node>
<StgValue><ssdm name="meanReturnA"/></StgValue>
</operation>
</state>

<state id="84" st_id="84">

<operation id="612" st_id="84" stage="7" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="107">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="225" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader147.preheader:2  %meanReturnA = fdiv float %sum_returnA, %tmp_3

]]></node>
<StgValue><ssdm name="meanReturnA"/></StgValue>
</operation>
</state>

<state id="85" st_id="85">

<operation id="613" st_id="85" stage="6" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="108">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="225" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader147.preheader:2  %meanReturnA = fdiv float %sum_returnA, %tmp_3

]]></node>
<StgValue><ssdm name="meanReturnA"/></StgValue>
</operation>
</state>

<state id="86" st_id="86">

<operation id="614" st_id="86" stage="5" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="109">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="225" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader147.preheader:2  %meanReturnA = fdiv float %sum_returnA, %tmp_3

]]></node>
<StgValue><ssdm name="meanReturnA"/></StgValue>
</operation>
</state>

<state id="87" st_id="87">

<operation id="615" st_id="87" stage="4" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="110">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="225" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader147.preheader:2  %meanReturnA = fdiv float %sum_returnA, %tmp_3

]]></node>
<StgValue><ssdm name="meanReturnA"/></StgValue>
</operation>
</state>

<state id="88" st_id="88">

<operation id="616" st_id="88" stage="3" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="111">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="225" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader147.preheader:2  %meanReturnA = fdiv float %sum_returnA, %tmp_3

]]></node>
<StgValue><ssdm name="meanReturnA"/></StgValue>
</operation>
</state>

<state id="89" st_id="89">

<operation id="617" st_id="89" stage="2" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="112">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="225" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader147.preheader:2  %meanReturnA = fdiv float %sum_returnA, %tmp_3

]]></node>
<StgValue><ssdm name="meanReturnA"/></StgValue>
</operation>
</state>

<state id="90" st_id="90">

<operation id="618" st_id="90" stage="1" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="113">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="225" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader147.preheader:2  %meanReturnA = fdiv float %sum_returnA, %tmp_3

]]></node>
<StgValue><ssdm name="meanReturnA"/></StgValue>
</operation>
</state>

<state id="91" st_id="91">

<operation id="619" st_id="91" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="114">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="226" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader147.preheader:3  %tmp_s = fmul float %meanReturnA, 2.000000e+00

]]></node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>
</state>

<state id="92" st_id="92">

<operation id="620" st_id="92" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="115">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="226" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader147.preheader:3  %tmp_s = fmul float %meanReturnA, 2.000000e+00

]]></node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>
</state>

<state id="93" st_id="93">

<operation id="621" st_id="93" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="116">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="226" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader147.preheader:3  %tmp_s = fmul float %meanReturnA, 2.000000e+00

]]></node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>
</state>

<state id="94" st_id="94">

<operation id="622" st_id="94" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="117">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="226" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader147.preheader:3  %tmp_s = fmul float %meanReturnA, 2.000000e+00

]]></node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>
</state>

<state id="95" st_id="95">

<operation id="623" st_id="95" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="118">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="227" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader147.preheader:4  %tmp_8 = fmul float %tmp_s, %sum_weight_returnA

]]></node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>
</state>

<state id="96" st_id="96">

<operation id="624" st_id="96" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="119">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="227" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader147.preheader:4  %tmp_8 = fmul float %tmp_s, %sum_weight_returnA

]]></node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>
</state>

<state id="97" st_id="97">

<operation id="625" st_id="97" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="120">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="227" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader147.preheader:4  %tmp_8 = fmul float %tmp_s, %sum_weight_returnA

]]></node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>
</state>

<state id="98" st_id="98">

<operation id="626" st_id="98" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="121">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="227" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader147.preheader:4  %tmp_8 = fmul float %tmp_s, %sum_weight_returnA

]]></node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>
</state>

<state id="99" st_id="99">

<operation id="627" st_id="99" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="122">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="228" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader147.preheader:5  %tmp_9 = fsub float %sum_weight_returnSquareA, %tmp_8

]]></node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>
</state>

<state id="100" st_id="100">

<operation id="628" st_id="100" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="123">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="228" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader147.preheader:5  %tmp_9 = fsub float %sum_weight_returnSquareA, %tmp_8

]]></node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>
</state>

<state id="101" st_id="101">

<operation id="629" st_id="101" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="124">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="228" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader147.preheader:5  %tmp_9 = fsub float %sum_weight_returnSquareA, %tmp_8

]]></node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>
</state>

<state id="102" st_id="102">

<operation id="630" st_id="102" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="125">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="228" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader147.preheader:5  %tmp_9 = fsub float %sum_weight_returnSquareA, %tmp_8

]]></node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>
</state>

<state id="103" st_id="103">

<operation id="631" st_id="103" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="126">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="228" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader147.preheader:5  %tmp_9 = fsub float %sum_weight_returnSquareA, %tmp_8

]]></node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>
</state>

<state id="104" st_id="104">

<operation id="632" st_id="104" stage="16" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="127">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="229" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader147.preheader:6  %tmp_10 = fdiv float %tmp_9, %sum_weight

]]></node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>
</state>

<state id="105" st_id="105">

<operation id="633" st_id="105" stage="15" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="128">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="229" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader147.preheader:6  %tmp_10 = fdiv float %tmp_9, %sum_weight

]]></node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>
</state>

<state id="106" st_id="106">

<operation id="634" st_id="106" stage="14" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="129">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="229" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader147.preheader:6  %tmp_10 = fdiv float %tmp_9, %sum_weight

]]></node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>
</state>

<state id="107" st_id="107">

<operation id="635" st_id="107" stage="13" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="130">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="229" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader147.preheader:6  %tmp_10 = fdiv float %tmp_9, %sum_weight

]]></node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>
</state>

<state id="108" st_id="108">

<operation id="636" st_id="108" stage="12" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="131">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="229" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader147.preheader:6  %tmp_10 = fdiv float %tmp_9, %sum_weight

]]></node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>
</state>

<state id="109" st_id="109">

<operation id="637" st_id="109" stage="11" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="132">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="229" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader147.preheader:6  %tmp_10 = fdiv float %tmp_9, %sum_weight

]]></node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>
</state>

<state id="110" st_id="110">

<operation id="638" st_id="110" stage="10" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="133">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="229" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader147.preheader:6  %tmp_10 = fdiv float %tmp_9, %sum_weight

]]></node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>
</state>

<state id="111" st_id="111">

<operation id="639" st_id="111" stage="9" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="134">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="229" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader147.preheader:6  %tmp_10 = fdiv float %tmp_9, %sum_weight

]]></node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>
</state>

<state id="112" st_id="112">

<operation id="640" st_id="112" stage="8" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="135">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="229" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader147.preheader:6  %tmp_10 = fdiv float %tmp_9, %sum_weight

]]></node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>
</state>

<state id="113" st_id="113">

<operation id="641" st_id="113" stage="7" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="136">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="229" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader147.preheader:6  %tmp_10 = fdiv float %tmp_9, %sum_weight

]]></node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>
</state>

<state id="114" st_id="114">

<operation id="642" st_id="114" stage="6" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="137">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="229" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader147.preheader:6  %tmp_10 = fdiv float %tmp_9, %sum_weight

]]></node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>
</state>

<state id="115" st_id="115">

<operation id="643" st_id="115" stage="5" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="138">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="229" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader147.preheader:6  %tmp_10 = fdiv float %tmp_9, %sum_weight

]]></node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>
</state>

<state id="116" st_id="116">

<operation id="644" st_id="116" stage="4" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="139">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="229" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader147.preheader:6  %tmp_10 = fdiv float %tmp_9, %sum_weight

]]></node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="645" st_id="116" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="139">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="230" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader147.preheader:7  %tmp_11 = fmul float %meanReturnA, %meanReturnA

]]></node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>
</state>

<state id="117" st_id="117">

<operation id="646" st_id="117" stage="3" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="140">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="229" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader147.preheader:6  %tmp_10 = fdiv float %tmp_9, %sum_weight

]]></node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="647" st_id="117" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="140">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="230" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader147.preheader:7  %tmp_11 = fmul float %meanReturnA, %meanReturnA

]]></node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>
</state>

<state id="118" st_id="118">

<operation id="648" st_id="118" stage="2" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="141">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="229" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader147.preheader:6  %tmp_10 = fdiv float %tmp_9, %sum_weight

]]></node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="649" st_id="118" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="141">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="230" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader147.preheader:7  %tmp_11 = fmul float %meanReturnA, %meanReturnA

]]></node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>
</state>

<state id="119" st_id="119">

<operation id="650" st_id="119" stage="1" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="142">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="229" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader147.preheader:6  %tmp_10 = fdiv float %tmp_9, %sum_weight

]]></node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="651" st_id="119" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="142">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="230" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader147.preheader:7  %tmp_11 = fmul float %meanReturnA, %meanReturnA

]]></node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>
</state>

<state id="120" st_id="120">

<operation id="652" st_id="120" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="143">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="231" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader147.preheader:8  %tmp_12 = fadd float %tmp_10, %tmp_11

]]></node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>
</state>

<state id="121" st_id="121">

<operation id="653" st_id="121" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="144">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="231" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader147.preheader:8  %tmp_12 = fadd float %tmp_10, %tmp_11

]]></node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>
</state>

<state id="122" st_id="122">

<operation id="654" st_id="122" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="145">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="231" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader147.preheader:8  %tmp_12 = fadd float %tmp_10, %tmp_11

]]></node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>
</state>

<state id="123" st_id="123">

<operation id="655" st_id="123" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="146">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="231" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader147.preheader:8  %tmp_12 = fadd float %tmp_10, %tmp_11

]]></node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>
</state>

<state id="124" st_id="124">

<operation id="656" st_id="124" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="147">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="231" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader147.preheader:8  %tmp_12 = fadd float %tmp_10, %tmp_11

]]></node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>

<operation id="657" st_id="124" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="147">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="232" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader147.preheader:9  %tmp_13 = add nsw i32 %number_of_indices_read, -1

]]></node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>

<operation id="658" st_id="124" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="147">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="233" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader147.preheader:10  %acc_weight_returnA_returnB_add = getelementptr inbounds [6 x float]* %acc_weight_returnA_returnB, i64 0, i64 0

]]></node>
<StgValue><ssdm name="acc_weight_returnA_returnB_add"/></StgValue>
</operation>

<operation id="659" st_id="124" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="147">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="234" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader147.preheader:11  %acc_weight_returnA_returnB_add_1 = getelementptr inbounds [6 x float]* %acc_weight_returnA_returnB, i64 0, i64 1

]]></node>
<StgValue><ssdm name="acc_weight_returnA_returnB_add_1"/></StgValue>
</operation>

<operation id="660" st_id="124" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="147">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="235" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader147.preheader:12  %acc_weight_returnA_returnB_add_2 = getelementptr inbounds [6 x float]* %acc_weight_returnA_returnB, i64 0, i64 2

]]></node>
<StgValue><ssdm name="acc_weight_returnA_returnB_add_2"/></StgValue>
</operation>

<operation id="661" st_id="124" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="147">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="236" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader147.preheader:13  %acc_weight_returnA_returnB_add_3 = getelementptr inbounds [6 x float]* %acc_weight_returnA_returnB, i64 0, i64 3

]]></node>
<StgValue><ssdm name="acc_weight_returnA_returnB_add_3"/></StgValue>
</operation>

<operation id="662" st_id="124" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="147">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="237" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader147.preheader:14  %acc_weight_returnA_returnB_add_4 = getelementptr inbounds [6 x float]* %acc_weight_returnA_returnB, i64 0, i64 4

]]></node>
<StgValue><ssdm name="acc_weight_returnA_returnB_add_4"/></StgValue>
</operation>

<operation id="663" st_id="124" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="147">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="238" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader147.preheader:15  %acc_weight_returnA_returnB_add_5 = getelementptr inbounds [6 x float]* %acc_weight_returnA_returnB, i64 0, i64 5

]]></node>
<StgValue><ssdm name="acc_weight_returnA_returnB_add_5"/></StgValue>
</operation>

<operation id="664" st_id="124" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="147">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="240" bw="0" op_0_bw="0">
<![CDATA[
.preheader147.preheader:17  br label %.preheader147

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="125" st_id="125">

<operation id="665" st_id="125" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="148">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="242" bw="31" op_0_bw="31" op_1_bw="0">
<![CDATA[
.preheader147:0  %column_index = phi i31 [ %column_index_1, %.preheader.0 ], [ 1, %.preheader147.preheader ]

]]></node>
<StgValue><ssdm name="column_index"/></StgValue>
</operation>

<operation id="666" st_id="125" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="148">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="243" bw="32" op_0_bw="31">
<![CDATA[
.preheader147:1  %column_index_cast = zext i31 %column_index to i32

]]></node>
<StgValue><ssdm name="column_index_cast"/></StgValue>
</operation>

<operation id="667" st_id="125" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="148">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="244" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader147:2  %tmp_29 = icmp slt i32 %column_index_cast, %number_of_indices_read

]]></node>
<StgValue><ssdm name="tmp_29"/></StgValue>
</operation>

<operation id="668" st_id="125" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="148">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="245" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader147:3  br i1 %tmp_29, label %7, label %10

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="669" st_id="125" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="149">
<or_exp><and_exp><literal name="tmp_29" val="1"/>
</and_exp></or_exp>
</condition>

<node id="249" bw="0" op_0_bw="32" op_1_bw="3">
<![CDATA[
:2  store float 0.000000e+00, float* %acc_return_addr, align 16

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="670" st_id="125" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="149">
<or_exp><and_exp><literal name="tmp_29" val="1"/>
</and_exp></or_exp>
</condition>

<node id="250" bw="0" op_0_bw="32" op_1_bw="3">
<![CDATA[
:3  store float 0.000000e+00, float* %acc_weight_returnSquare_addr, align 16

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="671" st_id="125" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="149">
<or_exp><and_exp><literal name="tmp_29" val="1"/>
</and_exp></or_exp>
</condition>

<node id="251" bw="0" op_0_bw="32" op_1_bw="3">
<![CDATA[
:4  store float 0.000000e+00, float* %acc_weight_return_addr, align 16

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="672" st_id="125" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="149">
<or_exp><and_exp><literal name="tmp_29" val="1"/>
</and_exp></or_exp>
</condition>

<node id="252" bw="0" op_0_bw="32" op_1_bw="3">
<![CDATA[
:5  store float 0.000000e+00, float* %acc_weight_returnA_returnB_add, align 16

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="673" st_id="125" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="149">
<or_exp><and_exp><literal name="tmp_29" val="1"/>
</and_exp></or_exp>
</condition>

<node id="253" bw="0" op_0_bw="32" op_1_bw="3">
<![CDATA[
:6  store float 0.000000e+00, float* %acc_return_addr_3, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="674" st_id="125" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="149">
<or_exp><and_exp><literal name="tmp_29" val="1"/>
</and_exp></or_exp>
</condition>

<node id="254" bw="0" op_0_bw="32" op_1_bw="3">
<![CDATA[
:7  store float 0.000000e+00, float* %acc_weight_returnSquare_addr_3, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="675" st_id="125" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="149">
<or_exp><and_exp><literal name="tmp_29" val="1"/>
</and_exp></or_exp>
</condition>

<node id="255" bw="0" op_0_bw="32" op_1_bw="3">
<![CDATA[
:8  store float 0.000000e+00, float* %acc_weight_return_addr_3, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="676" st_id="125" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="149">
<or_exp><and_exp><literal name="tmp_29" val="1"/>
</and_exp></or_exp>
</condition>

<node id="256" bw="0" op_0_bw="32" op_1_bw="3">
<![CDATA[
:9  store float 0.000000e+00, float* %acc_weight_returnA_returnB_add_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="677" st_id="125" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="tmp_29" val="0"/>
</and_exp></or_exp>
</condition>

<node id="428" bw="0">
<![CDATA[
:0  ret void

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="126" st_id="126">

<operation id="678" st_id="126" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="152">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="257" bw="0" op_0_bw="32" op_1_bw="3">
<![CDATA[
:10  store float 0.000000e+00, float* %acc_return_addr_4, align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="679" st_id="126" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="152">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="258" bw="0" op_0_bw="32" op_1_bw="3">
<![CDATA[
:11  store float 0.000000e+00, float* %acc_weight_returnSquare_addr_4, align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="680" st_id="126" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="152">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="259" bw="0" op_0_bw="32" op_1_bw="3">
<![CDATA[
:12  store float 0.000000e+00, float* %acc_weight_return_addr_4, align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="681" st_id="126" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="152">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="260" bw="0" op_0_bw="32" op_1_bw="3">
<![CDATA[
:13  store float 0.000000e+00, float* %acc_weight_returnA_returnB_add_2, align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="682" st_id="126" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="152">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="261" bw="0" op_0_bw="32" op_1_bw="3">
<![CDATA[
:14  store float 0.000000e+00, float* %acc_return_addr_6, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="683" st_id="126" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="152">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="262" bw="0" op_0_bw="32" op_1_bw="3">
<![CDATA[
:15  store float 0.000000e+00, float* %acc_weight_returnSquare_addr_6, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="684" st_id="126" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="152">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="263" bw="0" op_0_bw="32" op_1_bw="3">
<![CDATA[
:16  store float 0.000000e+00, float* %acc_weight_return_addr_6, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="685" st_id="126" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="152">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="264" bw="0" op_0_bw="32" op_1_bw="3">
<![CDATA[
:17  store float 0.000000e+00, float* %acc_weight_returnA_returnB_add_3, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="127" st_id="127">

<operation id="686" st_id="127" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="153">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="247" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:0  %empty_10 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 0, i64 2147483646, i64 0)

]]></node>
<StgValue><ssdm name="empty_10"/></StgValue>
</operation>

<operation id="687" st_id="127" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="153">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="248" bw="32" op_0_bw="32" op_1_bw="8">
<![CDATA[
:1  %tmp_30 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str7)

]]></node>
<StgValue><ssdm name="tmp_30"/></StgValue>
</operation>

<operation id="688" st_id="127" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="153">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="265" bw="0" op_0_bw="32" op_1_bw="3">
<![CDATA[
:18  store float 0.000000e+00, float* %acc_return_addr_7, align 16

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="689" st_id="127" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="153">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="266" bw="0" op_0_bw="32" op_1_bw="3">
<![CDATA[
:19  store float 0.000000e+00, float* %acc_weight_returnSquare_addr_7, align 16

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="690" st_id="127" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="153">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="267" bw="0" op_0_bw="32" op_1_bw="3">
<![CDATA[
:20  store float 0.000000e+00, float* %acc_weight_return_addr_7, align 16

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="691" st_id="127" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="153">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="268" bw="0" op_0_bw="32" op_1_bw="3">
<![CDATA[
:21  store float 0.000000e+00, float* %acc_weight_returnA_returnB_add_4, align 16

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="692" st_id="127" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="153">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="269" bw="0" op_0_bw="32" op_1_bw="3">
<![CDATA[
:22  store float 0.000000e+00, float* %acc_return_addr_8, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="693" st_id="127" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="153">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="270" bw="0" op_0_bw="32" op_1_bw="3">
<![CDATA[
:23  store float 0.000000e+00, float* %acc_weight_returnSquare_addr_8, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="694" st_id="127" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="153">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="271" bw="0" op_0_bw="32" op_1_bw="3">
<![CDATA[
:24  store float 0.000000e+00, float* %acc_weight_return_addr_8, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="695" st_id="127" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="153">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="272" bw="0" op_0_bw="32" op_1_bw="3">
<![CDATA[
:25  store float 0.000000e+00, float* %acc_weight_returnA_returnB_add_5, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="696" st_id="127" stage="1" lat="1">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="153">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="273" bw="44" op_0_bw="44" op_1_bw="32" op_2_bw="4" op_3_bw="4" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1">
<![CDATA[
:26  %empty_11 = call { i32, i4, i4, i1, i1, i1, i1 } @_ssdm_op_Read.axis.volatile.i32P.i4P.i4P.i1P.i1P.i1P.i1P(i32* %in_indices_data_V, i4* %in_indices_keep_V, i4* %in_indices_strb_V, i1* %in_indices_user_V, i1* %in_indices_last_V, i1* %in_indices_id_V, i1* %in_indices_dest_V)

]]></node>
<StgValue><ssdm name="empty_11"/></StgValue>
</operation>

<operation id="697" st_id="127" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="153">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="274" bw="32" op_0_bw="44">
<![CDATA[
:27  %in_indices_data_V_val1 = extractvalue { i32, i4, i4, i1, i1, i1, i1 } %empty_11, 0

]]></node>
<StgValue><ssdm name="in_indices_data_V_val1"/></StgValue>
</operation>

<operation id="698" st_id="127" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="153">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="275" bw="4" op_0_bw="44">
<![CDATA[
:28  %tmp1_keep_V_2 = extractvalue { i32, i4, i4, i1, i1, i1, i1 } %empty_11, 1

]]></node>
<StgValue><ssdm name="tmp1_keep_V_2"/></StgValue>
</operation>

<operation id="699" st_id="127" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="153">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="276" bw="4" op_0_bw="44">
<![CDATA[
:29  %tmp1_strb_V_2 = extractvalue { i32, i4, i4, i1, i1, i1, i1 } %empty_11, 2

]]></node>
<StgValue><ssdm name="tmp1_strb_V_2"/></StgValue>
</operation>

<operation id="700" st_id="127" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="153">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="277" bw="1" op_0_bw="44">
<![CDATA[
:30  %tmp1_user_V_2 = extractvalue { i32, i4, i4, i1, i1, i1, i1 } %empty_11, 3

]]></node>
<StgValue><ssdm name="tmp1_user_V_2"/></StgValue>
</operation>

<operation id="701" st_id="127" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="153">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="278" bw="1" op_0_bw="44">
<![CDATA[
:31  %tmp1_last_V_2 = extractvalue { i32, i4, i4, i1, i1, i1, i1 } %empty_11, 4

]]></node>
<StgValue><ssdm name="tmp1_last_V_2"/></StgValue>
</operation>

<operation id="702" st_id="127" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="153">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="279" bw="1" op_0_bw="44">
<![CDATA[
:32  %tmp1_id_V_2 = extractvalue { i32, i4, i4, i1, i1, i1, i1 } %empty_11, 5

]]></node>
<StgValue><ssdm name="tmp1_id_V_2"/></StgValue>
</operation>

<operation id="703" st_id="127" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="153">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="280" bw="1" op_0_bw="44">
<![CDATA[
:33  %tmp1_dest_V_2 = extractvalue { i32, i4, i4, i1, i1, i1, i1 } %empty_11, 6

]]></node>
<StgValue><ssdm name="tmp1_dest_V_2"/></StgValue>
</operation>

<operation id="704" st_id="127" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="153">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="281" bw="32" op_0_bw="32">
<![CDATA[
:34  %tmp_31 = bitcast i32 %in_indices_data_V_val1 to float

]]></node>
<StgValue><ssdm name="tmp_31"/></StgValue>
</operation>

<operation id="705" st_id="127" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="153">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="282" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
:35  store volatile i4 %tmp1_keep_V_2, i4* %tmp1_keep_V, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="706" st_id="127" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="153">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="283" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
:36  store volatile i4 %tmp1_strb_V_2, i4* %tmp1_strb_V, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="707" st_id="127" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="153">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="284" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
:37  store volatile i1 %tmp1_user_V_2, i1* %tmp1_user_V, align 2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="708" st_id="127" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="153">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="285" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
:38  store volatile i1 %tmp1_last_V_2, i1* %tmp1_last_V, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="709" st_id="127" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="153">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="286" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
:39  store volatile i1 %tmp1_id_V_2, i1* %tmp1_id_V, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="710" st_id="127" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="153">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="287" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
:40  store volatile i1 %tmp1_dest_V_2, i1* %tmp1_dest_V, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="711" st_id="127" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="153">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="288" bw="0" op_0_bw="0">
<![CDATA[
:41  br label %8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="128" st_id="128">

<operation id="712" st_id="128" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="290" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:0  %tmp_33 = phi float [ %tmp_31, %7 ], [ %tmp_34_tmp_s, %9 ]

]]></node>
<StgValue><ssdm name="tmp_33"/></StgValue>
</operation>

<operation id="713" st_id="128" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="291" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:1  %i4 = phi i32 [ 1, %7 ], [ %i_2, %9 ]

]]></node>
<StgValue><ssdm name="i4"/></StgValue>
</operation>

<operation id="714" st_id="128" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="292" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %tmp_34 = icmp sgt i32 %i4, %tmp_1

]]></node>
<StgValue><ssdm name="tmp_34"/></StgValue>
</operation>

<operation id="715" st_id="128" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="293" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3  br i1 %tmp_34, label %.preheader.0, label %9

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="716" st_id="128" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="tmp_34" val="0"/>
</and_exp></or_exp>
</condition>

<node id="295" bw="32" op_0_bw="32">
<![CDATA[
:0  %tmp_17_load = load float* %tmp_17, align 4

]]></node>
<StgValue><ssdm name="tmp_17_load"/></StgValue>
</operation>

<operation id="717" st_id="128" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="tmp_34" val="0"/>
</and_exp></or_exp>
</condition>

<node id="296" bw="31" op_0_bw="32">
<![CDATA[
:1  %tmp_66 = trunc i32 %i4 to i31

]]></node>
<StgValue><ssdm name="tmp_66"/></StgValue>
</operation>

<operation id="718" st_id="128" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="tmp_34" val="0"/>
</and_exp></or_exp>
</condition>

<node id="300" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %tmp_39 = icmp eq i32 %i4, 1

]]></node>
<StgValue><ssdm name="tmp_39"/></StgValue>
</operation>

<operation id="719" st_id="128" stage="1" lat="1">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="tmp_34" val="0"/>
</and_exp></or_exp>
</condition>

<node id="301" bw="44" op_0_bw="44" op_1_bw="32" op_2_bw="4" op_3_bw="4" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1">
<![CDATA[
:6  %empty_12 = call { i32, i4, i4, i1, i1, i1, i1 } @_ssdm_op_Read.axis.volatile.i32P.i4P.i4P.i1P.i1P.i1P.i1P(i32* %in_indices_data_V, i4* %in_indices_keep_V, i4* %in_indices_strb_V, i1* %in_indices_user_V, i1* %in_indices_last_V, i1* %in_indices_id_V, i1* %in_indices_dest_V)

]]></node>
<StgValue><ssdm name="empty_12"/></StgValue>
</operation>

<operation id="720" st_id="128" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="tmp_34" val="0"/>
</and_exp></or_exp>
</condition>

<node id="302" bw="32" op_0_bw="44">
<![CDATA[
:7  %in_indices_data_V_val2 = extractvalue { i32, i4, i4, i1, i1, i1, i1 } %empty_12, 0

]]></node>
<StgValue><ssdm name="in_indices_data_V_val2"/></StgValue>
</operation>

<operation id="721" st_id="128" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="tmp_34" val="0"/>
</and_exp></or_exp>
</condition>

<node id="303" bw="4" op_0_bw="44">
<![CDATA[
:8  %in_indices_keep_V_val = extractvalue { i32, i4, i4, i1, i1, i1, i1 } %empty_12, 1

]]></node>
<StgValue><ssdm name="in_indices_keep_V_val"/></StgValue>
</operation>

<operation id="722" st_id="128" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="tmp_34" val="0"/>
</and_exp></or_exp>
</condition>

<node id="304" bw="4" op_0_bw="44">
<![CDATA[
:9  %in_indices_strb_V_val = extractvalue { i32, i4, i4, i1, i1, i1, i1 } %empty_12, 2

]]></node>
<StgValue><ssdm name="in_indices_strb_V_val"/></StgValue>
</operation>

<operation id="723" st_id="128" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="tmp_34" val="0"/>
</and_exp></or_exp>
</condition>

<node id="305" bw="1" op_0_bw="44">
<![CDATA[
:10  %in_indices_user_V_val2 = extractvalue { i32, i4, i4, i1, i1, i1, i1 } %empty_12, 3

]]></node>
<StgValue><ssdm name="in_indices_user_V_val2"/></StgValue>
</operation>

<operation id="724" st_id="128" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="tmp_34" val="0"/>
</and_exp></or_exp>
</condition>

<node id="306" bw="1" op_0_bw="44">
<![CDATA[
:11  %in_indices_last_V_val2 = extractvalue { i32, i4, i4, i1, i1, i1, i1 } %empty_12, 4

]]></node>
<StgValue><ssdm name="in_indices_last_V_val2"/></StgValue>
</operation>

<operation id="725" st_id="128" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="tmp_34" val="0"/>
</and_exp></or_exp>
</condition>

<node id="307" bw="1" op_0_bw="44">
<![CDATA[
:12  %in_indices_id_V_val2 = extractvalue { i32, i4, i4, i1, i1, i1, i1 } %empty_12, 5

]]></node>
<StgValue><ssdm name="in_indices_id_V_val2"/></StgValue>
</operation>

<operation id="726" st_id="128" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="tmp_34" val="0"/>
</and_exp></or_exp>
</condition>

<node id="308" bw="1" op_0_bw="44">
<![CDATA[
:13  %in_indices_dest_V_val2 = extractvalue { i32, i4, i4, i1, i1, i1, i1 } %empty_12, 6

]]></node>
<StgValue><ssdm name="in_indices_dest_V_val2"/></StgValue>
</operation>

<operation id="727" st_id="128" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="tmp_34" val="0"/>
</and_exp></or_exp>
</condition>

<node id="309" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
:14  store volatile i4 %in_indices_keep_V_val, i4* %tmp1_keep_V, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="728" st_id="128" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="tmp_34" val="0"/>
</and_exp></or_exp>
</condition>

<node id="310" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
:15  store volatile i4 %in_indices_strb_V_val, i4* %tmp1_strb_V, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="729" st_id="128" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="tmp_34" val="0"/>
</and_exp></or_exp>
</condition>

<node id="311" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
:16  store volatile i1 %in_indices_user_V_val2, i1* %tmp1_user_V, align 2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="730" st_id="128" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="tmp_34" val="0"/>
</and_exp></or_exp>
</condition>

<node id="312" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
:17  store volatile i1 %in_indices_last_V_val2, i1* %tmp1_last_V, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="731" st_id="128" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="tmp_34" val="0"/>
</and_exp></or_exp>
</condition>

<node id="313" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
:18  store volatile i1 %in_indices_id_V_val2, i1* %tmp1_id_V, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="732" st_id="128" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="tmp_34" val="0"/>
</and_exp></or_exp>
</condition>

<node id="314" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
:19  store volatile i1 %in_indices_dest_V_val2, i1* %tmp1_dest_V, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="733" st_id="128" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="tmp_34" val="0"/>
</and_exp></or_exp>
</condition>

<node id="315" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:20  %tmp_34_tmp_s = select i1 %tmp_39, float %tmp_33, float %tmp_17_load

]]></node>
<StgValue><ssdm name="tmp_34_tmp_s"/></StgValue>
</operation>

<operation id="734" st_id="128" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="tmp_34" val="0"/>
</and_exp></or_exp>
</condition>

<node id="316" bw="32" op_0_bw="32">
<![CDATA[
:21  %tmp_51 = bitcast i32 %in_indices_data_V_val2 to float

]]></node>
<StgValue><ssdm name="tmp_51"/></StgValue>
</operation>

<operation id="735" st_id="128" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="tmp_34" val="0"/>
</and_exp></or_exp>
</condition>

<node id="319" bw="64" op_0_bw="32">
<![CDATA[
:24  %tmp_53 = zext i32 %i4 to i64

]]></node>
<StgValue><ssdm name="tmp_53"/></StgValue>
</operation>

<operation id="736" st_id="128" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="tmp_34" val="0"/>
</and_exp></or_exp>
</condition>

<node id="320" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:25  %weight_rom_addr_1 = getelementptr inbounds [252 x float]* @weight_rom, i64 0, i64 %tmp_53

]]></node>
<StgValue><ssdm name="weight_rom_addr_1"/></StgValue>
</operation>

<operation id="737" st_id="128" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="tmp_34" val="0"/>
</and_exp></or_exp>
</condition>

<node id="321" bw="32" op_0_bw="8">
<![CDATA[
:26  %weight_1 = load float* %weight_rom_addr_1, align 4

]]></node>
<StgValue><ssdm name="weight_1"/></StgValue>
</operation>

<operation id="738" st_id="128" stage="36" lat="36">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="tmp_34" val="0"/>
</and_exp></or_exp>
</condition>

<node id="322" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:27  %channel_1 = urem i32 %i4, 6

]]></node>
<StgValue><ssdm name="channel_1"/></StgValue>
</operation>

<operation id="739" st_id="128" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="tmp_34" val="0"/>
</and_exp></or_exp>
</condition>

<node id="350" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:55  %i_2 = add nsw i32 %i4, 1

]]></node>
<StgValue><ssdm name="i_2"/></StgValue>
</operation>

<operation id="740" st_id="128" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="tmp_34" val="0"/>
</and_exp></or_exp>
</condition>

<node id="351" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:56  store float %tmp_51, float* %tmp_17, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="129" st_id="129">

<operation id="741" st_id="129" stage="16" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="tmp_34" val="0"/>
</and_exp></or_exp>
</condition>

<node id="317" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:22  %tmp_52 = fdiv float %tmp_34_tmp_s, %tmp_51

]]></node>
<StgValue><ssdm name="tmp_52"/></StgValue>
</operation>

<operation id="742" st_id="129" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="tmp_34" val="0"/>
</and_exp></or_exp>
</condition>

<node id="321" bw="32" op_0_bw="8">
<![CDATA[
:26  %weight_1 = load float* %weight_rom_addr_1, align 4

]]></node>
<StgValue><ssdm name="weight_1"/></StgValue>
</operation>

<operation id="743" st_id="129" stage="35" lat="36">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="tmp_34" val="0"/>
</and_exp></or_exp>
</condition>

<node id="322" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:27  %channel_1 = urem i32 %i4, 6

]]></node>
<StgValue><ssdm name="channel_1"/></StgValue>
</operation>
</state>

<state id="130" st_id="130">

<operation id="744" st_id="130" stage="15" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="tmp_34" val="0"/>
</and_exp></or_exp>
</condition>

<node id="317" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:22  %tmp_52 = fdiv float %tmp_34_tmp_s, %tmp_51

]]></node>
<StgValue><ssdm name="tmp_52"/></StgValue>
</operation>

<operation id="745" st_id="130" stage="34" lat="36">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="tmp_34" val="0"/>
</and_exp></or_exp>
</condition>

<node id="322" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:27  %channel_1 = urem i32 %i4, 6

]]></node>
<StgValue><ssdm name="channel_1"/></StgValue>
</operation>
</state>

<state id="131" st_id="131">

<operation id="746" st_id="131" stage="14" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="tmp_34" val="0"/>
</and_exp></or_exp>
</condition>

<node id="317" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:22  %tmp_52 = fdiv float %tmp_34_tmp_s, %tmp_51

]]></node>
<StgValue><ssdm name="tmp_52"/></StgValue>
</operation>

<operation id="747" st_id="131" stage="33" lat="36">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="tmp_34" val="0"/>
</and_exp></or_exp>
</condition>

<node id="322" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:27  %channel_1 = urem i32 %i4, 6

]]></node>
<StgValue><ssdm name="channel_1"/></StgValue>
</operation>
</state>

<state id="132" st_id="132">

<operation id="748" st_id="132" stage="13" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="tmp_34" val="0"/>
</and_exp></or_exp>
</condition>

<node id="317" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:22  %tmp_52 = fdiv float %tmp_34_tmp_s, %tmp_51

]]></node>
<StgValue><ssdm name="tmp_52"/></StgValue>
</operation>

<operation id="749" st_id="132" stage="32" lat="36">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="tmp_34" val="0"/>
</and_exp></or_exp>
</condition>

<node id="322" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:27  %channel_1 = urem i32 %i4, 6

]]></node>
<StgValue><ssdm name="channel_1"/></StgValue>
</operation>
</state>

<state id="133" st_id="133">

<operation id="750" st_id="133" stage="12" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="tmp_34" val="0"/>
</and_exp></or_exp>
</condition>

<node id="317" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:22  %tmp_52 = fdiv float %tmp_34_tmp_s, %tmp_51

]]></node>
<StgValue><ssdm name="tmp_52"/></StgValue>
</operation>

<operation id="751" st_id="133" stage="31" lat="36">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="tmp_34" val="0"/>
</and_exp></or_exp>
</condition>

<node id="322" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:27  %channel_1 = urem i32 %i4, 6

]]></node>
<StgValue><ssdm name="channel_1"/></StgValue>
</operation>
</state>

<state id="134" st_id="134">

<operation id="752" st_id="134" stage="11" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="tmp_34" val="0"/>
</and_exp></or_exp>
</condition>

<node id="317" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:22  %tmp_52 = fdiv float %tmp_34_tmp_s, %tmp_51

]]></node>
<StgValue><ssdm name="tmp_52"/></StgValue>
</operation>

<operation id="753" st_id="134" stage="30" lat="36">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="tmp_34" val="0"/>
</and_exp></or_exp>
</condition>

<node id="322" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:27  %channel_1 = urem i32 %i4, 6

]]></node>
<StgValue><ssdm name="channel_1"/></StgValue>
</operation>
</state>

<state id="135" st_id="135">

<operation id="754" st_id="135" stage="10" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="tmp_34" val="0"/>
</and_exp></or_exp>
</condition>

<node id="317" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:22  %tmp_52 = fdiv float %tmp_34_tmp_s, %tmp_51

]]></node>
<StgValue><ssdm name="tmp_52"/></StgValue>
</operation>

<operation id="755" st_id="135" stage="29" lat="36">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="tmp_34" val="0"/>
</and_exp></or_exp>
</condition>

<node id="322" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:27  %channel_1 = urem i32 %i4, 6

]]></node>
<StgValue><ssdm name="channel_1"/></StgValue>
</operation>
</state>

<state id="136" st_id="136">

<operation id="756" st_id="136" stage="9" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="tmp_34" val="0"/>
</and_exp></or_exp>
</condition>

<node id="317" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:22  %tmp_52 = fdiv float %tmp_34_tmp_s, %tmp_51

]]></node>
<StgValue><ssdm name="tmp_52"/></StgValue>
</operation>

<operation id="757" st_id="136" stage="28" lat="36">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="tmp_34" val="0"/>
</and_exp></or_exp>
</condition>

<node id="322" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:27  %channel_1 = urem i32 %i4, 6

]]></node>
<StgValue><ssdm name="channel_1"/></StgValue>
</operation>
</state>

<state id="137" st_id="137">

<operation id="758" st_id="137" stage="8" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="tmp_34" val="0"/>
</and_exp></or_exp>
</condition>

<node id="317" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:22  %tmp_52 = fdiv float %tmp_34_tmp_s, %tmp_51

]]></node>
<StgValue><ssdm name="tmp_52"/></StgValue>
</operation>

<operation id="759" st_id="137" stage="27" lat="36">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="tmp_34" val="0"/>
</and_exp></or_exp>
</condition>

<node id="322" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:27  %channel_1 = urem i32 %i4, 6

]]></node>
<StgValue><ssdm name="channel_1"/></StgValue>
</operation>
</state>

<state id="138" st_id="138">

<operation id="760" st_id="138" stage="7" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="tmp_34" val="0"/>
</and_exp></or_exp>
</condition>

<node id="317" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:22  %tmp_52 = fdiv float %tmp_34_tmp_s, %tmp_51

]]></node>
<StgValue><ssdm name="tmp_52"/></StgValue>
</operation>

<operation id="761" st_id="138" stage="26" lat="36">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="tmp_34" val="0"/>
</and_exp></or_exp>
</condition>

<node id="322" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:27  %channel_1 = urem i32 %i4, 6

]]></node>
<StgValue><ssdm name="channel_1"/></StgValue>
</operation>
</state>

<state id="139" st_id="139">

<operation id="762" st_id="139" stage="6" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="tmp_34" val="0"/>
</and_exp></or_exp>
</condition>

<node id="317" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:22  %tmp_52 = fdiv float %tmp_34_tmp_s, %tmp_51

]]></node>
<StgValue><ssdm name="tmp_52"/></StgValue>
</operation>

<operation id="763" st_id="139" stage="25" lat="36">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="tmp_34" val="0"/>
</and_exp></or_exp>
</condition>

<node id="322" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:27  %channel_1 = urem i32 %i4, 6

]]></node>
<StgValue><ssdm name="channel_1"/></StgValue>
</operation>
</state>

<state id="140" st_id="140">

<operation id="764" st_id="140" stage="5" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="tmp_34" val="0"/>
</and_exp></or_exp>
</condition>

<node id="317" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:22  %tmp_52 = fdiv float %tmp_34_tmp_s, %tmp_51

]]></node>
<StgValue><ssdm name="tmp_52"/></StgValue>
</operation>

<operation id="765" st_id="140" stage="24" lat="36">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="tmp_34" val="0"/>
</and_exp></or_exp>
</condition>

<node id="322" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:27  %channel_1 = urem i32 %i4, 6

]]></node>
<StgValue><ssdm name="channel_1"/></StgValue>
</operation>
</state>

<state id="141" st_id="141">

<operation id="766" st_id="141" stage="4" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="tmp_34" val="0"/>
</and_exp></or_exp>
</condition>

<node id="317" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:22  %tmp_52 = fdiv float %tmp_34_tmp_s, %tmp_51

]]></node>
<StgValue><ssdm name="tmp_52"/></StgValue>
</operation>

<operation id="767" st_id="141" stage="23" lat="36">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="tmp_34" val="0"/>
</and_exp></or_exp>
</condition>

<node id="322" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:27  %channel_1 = urem i32 %i4, 6

]]></node>
<StgValue><ssdm name="channel_1"/></StgValue>
</operation>
</state>

<state id="142" st_id="142">

<operation id="768" st_id="142" stage="3" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="tmp_34" val="0"/>
</and_exp></or_exp>
</condition>

<node id="317" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:22  %tmp_52 = fdiv float %tmp_34_tmp_s, %tmp_51

]]></node>
<StgValue><ssdm name="tmp_52"/></StgValue>
</operation>

<operation id="769" st_id="142" stage="22" lat="36">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="tmp_34" val="0"/>
</and_exp></or_exp>
</condition>

<node id="322" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:27  %channel_1 = urem i32 %i4, 6

]]></node>
<StgValue><ssdm name="channel_1"/></StgValue>
</operation>
</state>

<state id="143" st_id="143">

<operation id="770" st_id="143" stage="2" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="tmp_34" val="0"/>
</and_exp></or_exp>
</condition>

<node id="317" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:22  %tmp_52 = fdiv float %tmp_34_tmp_s, %tmp_51

]]></node>
<StgValue><ssdm name="tmp_52"/></StgValue>
</operation>

<operation id="771" st_id="143" stage="21" lat="36">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="tmp_34" val="0"/>
</and_exp></or_exp>
</condition>

<node id="322" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:27  %channel_1 = urem i32 %i4, 6

]]></node>
<StgValue><ssdm name="channel_1"/></StgValue>
</operation>
</state>

<state id="144" st_id="144">

<operation id="772" st_id="144" stage="1" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="tmp_34" val="0"/>
</and_exp></or_exp>
</condition>

<node id="317" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:22  %tmp_52 = fdiv float %tmp_34_tmp_s, %tmp_51

]]></node>
<StgValue><ssdm name="tmp_52"/></StgValue>
</operation>

<operation id="773" st_id="144" stage="20" lat="36">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="tmp_34" val="0"/>
</and_exp></or_exp>
</condition>

<node id="322" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:27  %channel_1 = urem i32 %i4, 6

]]></node>
<StgValue><ssdm name="channel_1"/></StgValue>
</operation>
</state>

<state id="145" st_id="145">

<operation id="774" st_id="145" stage="13" lat="13">
<core>FLog</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="tmp_34" val="0"/>
</and_exp></or_exp>
</condition>

<node id="318" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:23  %lnReturn_1 = call float @llvm.log.f32(float %tmp_52)

]]></node>
<StgValue><ssdm name="lnReturn_1"/></StgValue>
</operation>

<operation id="775" st_id="145" stage="19" lat="36">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="tmp_34" val="0"/>
</and_exp></or_exp>
</condition>

<node id="322" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:27  %channel_1 = urem i32 %i4, 6

]]></node>
<StgValue><ssdm name="channel_1"/></StgValue>
</operation>
</state>

<state id="146" st_id="146">

<operation id="776" st_id="146" stage="12" lat="13">
<core>FLog</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="tmp_34" val="0"/>
</and_exp></or_exp>
</condition>

<node id="318" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:23  %lnReturn_1 = call float @llvm.log.f32(float %tmp_52)

]]></node>
<StgValue><ssdm name="lnReturn_1"/></StgValue>
</operation>

<operation id="777" st_id="146" stage="18" lat="36">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="tmp_34" val="0"/>
</and_exp></or_exp>
</condition>

<node id="322" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:27  %channel_1 = urem i32 %i4, 6

]]></node>
<StgValue><ssdm name="channel_1"/></StgValue>
</operation>
</state>

<state id="147" st_id="147">

<operation id="778" st_id="147" stage="11" lat="13">
<core>FLog</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="tmp_34" val="0"/>
</and_exp></or_exp>
</condition>

<node id="318" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:23  %lnReturn_1 = call float @llvm.log.f32(float %tmp_52)

]]></node>
<StgValue><ssdm name="lnReturn_1"/></StgValue>
</operation>

<operation id="779" st_id="147" stage="17" lat="36">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="tmp_34" val="0"/>
</and_exp></or_exp>
</condition>

<node id="322" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:27  %channel_1 = urem i32 %i4, 6

]]></node>
<StgValue><ssdm name="channel_1"/></StgValue>
</operation>
</state>

<state id="148" st_id="148">

<operation id="780" st_id="148" stage="10" lat="13">
<core>FLog</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="tmp_34" val="0"/>
</and_exp></or_exp>
</condition>

<node id="318" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:23  %lnReturn_1 = call float @llvm.log.f32(float %tmp_52)

]]></node>
<StgValue><ssdm name="lnReturn_1"/></StgValue>
</operation>

<operation id="781" st_id="148" stage="16" lat="36">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="tmp_34" val="0"/>
</and_exp></or_exp>
</condition>

<node id="322" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:27  %channel_1 = urem i32 %i4, 6

]]></node>
<StgValue><ssdm name="channel_1"/></StgValue>
</operation>
</state>

<state id="149" st_id="149">

<operation id="782" st_id="149" stage="9" lat="13">
<core>FLog</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="tmp_34" val="0"/>
</and_exp></or_exp>
</condition>

<node id="318" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:23  %lnReturn_1 = call float @llvm.log.f32(float %tmp_52)

]]></node>
<StgValue><ssdm name="lnReturn_1"/></StgValue>
</operation>

<operation id="783" st_id="149" stage="15" lat="36">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="tmp_34" val="0"/>
</and_exp></or_exp>
</condition>

<node id="322" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:27  %channel_1 = urem i32 %i4, 6

]]></node>
<StgValue><ssdm name="channel_1"/></StgValue>
</operation>
</state>

<state id="150" st_id="150">

<operation id="784" st_id="150" stage="8" lat="13">
<core>FLog</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="tmp_34" val="0"/>
</and_exp></or_exp>
</condition>

<node id="318" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:23  %lnReturn_1 = call float @llvm.log.f32(float %tmp_52)

]]></node>
<StgValue><ssdm name="lnReturn_1"/></StgValue>
</operation>

<operation id="785" st_id="150" stage="14" lat="36">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="tmp_34" val="0"/>
</and_exp></or_exp>
</condition>

<node id="322" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:27  %channel_1 = urem i32 %i4, 6

]]></node>
<StgValue><ssdm name="channel_1"/></StgValue>
</operation>
</state>

<state id="151" st_id="151">

<operation id="786" st_id="151" stage="7" lat="13">
<core>FLog</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="tmp_34" val="0"/>
</and_exp></or_exp>
</condition>

<node id="318" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:23  %lnReturn_1 = call float @llvm.log.f32(float %tmp_52)

]]></node>
<StgValue><ssdm name="lnReturn_1"/></StgValue>
</operation>

<operation id="787" st_id="151" stage="13" lat="36">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="tmp_34" val="0"/>
</and_exp></or_exp>
</condition>

<node id="322" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:27  %channel_1 = urem i32 %i4, 6

]]></node>
<StgValue><ssdm name="channel_1"/></StgValue>
</operation>
</state>

<state id="152" st_id="152">

<operation id="788" st_id="152" stage="6" lat="13">
<core>FLog</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="tmp_34" val="0"/>
</and_exp></or_exp>
</condition>

<node id="318" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:23  %lnReturn_1 = call float @llvm.log.f32(float %tmp_52)

]]></node>
<StgValue><ssdm name="lnReturn_1"/></StgValue>
</operation>

<operation id="789" st_id="152" stage="12" lat="36">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="tmp_34" val="0"/>
</and_exp></or_exp>
</condition>

<node id="322" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:27  %channel_1 = urem i32 %i4, 6

]]></node>
<StgValue><ssdm name="channel_1"/></StgValue>
</operation>
</state>

<state id="153" st_id="153">

<operation id="790" st_id="153" stage="5" lat="13">
<core>FLog</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="tmp_34" val="0"/>
</and_exp></or_exp>
</condition>

<node id="318" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:23  %lnReturn_1 = call float @llvm.log.f32(float %tmp_52)

]]></node>
<StgValue><ssdm name="lnReturn_1"/></StgValue>
</operation>

<operation id="791" st_id="153" stage="11" lat="36">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="tmp_34" val="0"/>
</and_exp></or_exp>
</condition>

<node id="322" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:27  %channel_1 = urem i32 %i4, 6

]]></node>
<StgValue><ssdm name="channel_1"/></StgValue>
</operation>
</state>

<state id="154" st_id="154">

<operation id="792" st_id="154" stage="4" lat="13">
<core>FLog</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="tmp_34" val="0"/>
</and_exp></or_exp>
</condition>

<node id="318" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:23  %lnReturn_1 = call float @llvm.log.f32(float %tmp_52)

]]></node>
<StgValue><ssdm name="lnReturn_1"/></StgValue>
</operation>

<operation id="793" st_id="154" stage="10" lat="36">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="tmp_34" val="0"/>
</and_exp></or_exp>
</condition>

<node id="322" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:27  %channel_1 = urem i32 %i4, 6

]]></node>
<StgValue><ssdm name="channel_1"/></StgValue>
</operation>
</state>

<state id="155" st_id="155">

<operation id="794" st_id="155" stage="3" lat="13">
<core>FLog</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="tmp_34" val="0"/>
</and_exp></or_exp>
</condition>

<node id="318" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:23  %lnReturn_1 = call float @llvm.log.f32(float %tmp_52)

]]></node>
<StgValue><ssdm name="lnReturn_1"/></StgValue>
</operation>

<operation id="795" st_id="155" stage="9" lat="36">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="tmp_34" val="0"/>
</and_exp></or_exp>
</condition>

<node id="322" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:27  %channel_1 = urem i32 %i4, 6

]]></node>
<StgValue><ssdm name="channel_1"/></StgValue>
</operation>
</state>

<state id="156" st_id="156">

<operation id="796" st_id="156" stage="2" lat="13">
<core>FLog</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="tmp_34" val="0"/>
</and_exp></or_exp>
</condition>

<node id="318" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:23  %lnReturn_1 = call float @llvm.log.f32(float %tmp_52)

]]></node>
<StgValue><ssdm name="lnReturn_1"/></StgValue>
</operation>

<operation id="797" st_id="156" stage="8" lat="36">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="tmp_34" val="0"/>
</and_exp></or_exp>
</condition>

<node id="322" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:27  %channel_1 = urem i32 %i4, 6

]]></node>
<StgValue><ssdm name="channel_1"/></StgValue>
</operation>

<operation id="798" st_id="156" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="tmp_34" val="0"/>
</and_exp></or_exp>
</condition>

<node id="339" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
:44  %tmp_61 = add i31 %tmp_66, -1

]]></node>
<StgValue><ssdm name="tmp_61"/></StgValue>
</operation>

<operation id="799" st_id="156" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="tmp_34" val="0"/>
</and_exp></or_exp>
</condition>

<node id="340" bw="64" op_0_bw="31">
<![CDATA[
:45  %tmp_62 = zext i31 %tmp_61 to i64

]]></node>
<StgValue><ssdm name="tmp_62"/></StgValue>
</operation>

<operation id="800" st_id="156" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="tmp_34" val="0"/>
</and_exp></or_exp>
</condition>

<node id="341" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:46  %lnReturnA_addr_1 = getelementptr inbounds [252 x float]* @lnReturnA, i64 0, i64 %tmp_62

]]></node>
<StgValue><ssdm name="lnReturnA_addr_1"/></StgValue>
</operation>

<operation id="801" st_id="156" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="tmp_34" val="0"/>
</and_exp></or_exp>
</condition>

<node id="342" bw="32" op_0_bw="8">
<![CDATA[
:47  %lnReturnA_load = load float* %lnReturnA_addr_1, align 4

]]></node>
<StgValue><ssdm name="lnReturnA_load"/></StgValue>
</operation>
</state>

<state id="157" st_id="157">

<operation id="802" st_id="157" stage="1" lat="13">
<core>FLog</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="tmp_34" val="0"/>
</and_exp></or_exp>
</condition>

<node id="318" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:23  %lnReturn_1 = call float @llvm.log.f32(float %tmp_52)

]]></node>
<StgValue><ssdm name="lnReturn_1"/></StgValue>
</operation>

<operation id="803" st_id="157" stage="7" lat="36">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="tmp_34" val="0"/>
</and_exp></or_exp>
</condition>

<node id="322" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:27  %channel_1 = urem i32 %i4, 6

]]></node>
<StgValue><ssdm name="channel_1"/></StgValue>
</operation>

<operation id="804" st_id="157" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="tmp_34" val="0"/>
</and_exp></or_exp>
</condition>

<node id="342" bw="32" op_0_bw="8">
<![CDATA[
:47  %lnReturnA_load = load float* %lnReturnA_addr_1, align 4

]]></node>
<StgValue><ssdm name="lnReturnA_load"/></StgValue>
</operation>
</state>

<state id="158" st_id="158">

<operation id="805" st_id="158" stage="6" lat="36">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="tmp_34" val="0"/>
</and_exp></or_exp>
</condition>

<node id="322" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:27  %channel_1 = urem i32 %i4, 6

]]></node>
<StgValue><ssdm name="channel_1"/></StgValue>
</operation>

<operation id="806" st_id="158" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="tmp_34" val="0"/>
</and_exp></or_exp>
</condition>

<node id="328" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:33  %tmp_56 = fmul float %lnReturn_1, %lnReturn_1

]]></node>
<StgValue><ssdm name="tmp_56"/></StgValue>
</operation>

<operation id="807" st_id="158" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="tmp_34" val="0"/>
</and_exp></or_exp>
</condition>

<node id="343" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:48  %tmp_63 = fmul float %lnReturnA_load, %lnReturn_1

]]></node>
<StgValue><ssdm name="tmp_63"/></StgValue>
</operation>
</state>

<state id="159" st_id="159">

<operation id="808" st_id="159" stage="5" lat="36">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="tmp_34" val="0"/>
</and_exp></or_exp>
</condition>

<node id="322" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:27  %channel_1 = urem i32 %i4, 6

]]></node>
<StgValue><ssdm name="channel_1"/></StgValue>
</operation>

<operation id="809" st_id="159" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="tmp_34" val="0"/>
</and_exp></or_exp>
</condition>

<node id="328" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:33  %tmp_56 = fmul float %lnReturn_1, %lnReturn_1

]]></node>
<StgValue><ssdm name="tmp_56"/></StgValue>
</operation>

<operation id="810" st_id="159" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="tmp_34" val="0"/>
</and_exp></or_exp>
</condition>

<node id="343" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:48  %tmp_63 = fmul float %lnReturnA_load, %lnReturn_1

]]></node>
<StgValue><ssdm name="tmp_63"/></StgValue>
</operation>
</state>

<state id="160" st_id="160">

<operation id="811" st_id="160" stage="4" lat="36">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="tmp_34" val="0"/>
</and_exp></or_exp>
</condition>

<node id="322" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:27  %channel_1 = urem i32 %i4, 6

]]></node>
<StgValue><ssdm name="channel_1"/></StgValue>
</operation>

<operation id="812" st_id="160" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="tmp_34" val="0"/>
</and_exp></or_exp>
</condition>

<node id="328" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:33  %tmp_56 = fmul float %lnReturn_1, %lnReturn_1

]]></node>
<StgValue><ssdm name="tmp_56"/></StgValue>
</operation>

<operation id="813" st_id="160" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="tmp_34" val="0"/>
</and_exp></or_exp>
</condition>

<node id="334" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:39  %tmp_59 = fmul float %lnReturn_1, %weight_1

]]></node>
<StgValue><ssdm name="tmp_59"/></StgValue>
</operation>

<operation id="814" st_id="160" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="tmp_34" val="0"/>
</and_exp></or_exp>
</condition>

<node id="343" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:48  %tmp_63 = fmul float %lnReturnA_load, %lnReturn_1

]]></node>
<StgValue><ssdm name="tmp_63"/></StgValue>
</operation>
</state>

<state id="161" st_id="161">

<operation id="815" st_id="161" stage="3" lat="36">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="tmp_34" val="0"/>
</and_exp></or_exp>
</condition>

<node id="322" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:27  %channel_1 = urem i32 %i4, 6

]]></node>
<StgValue><ssdm name="channel_1"/></StgValue>
</operation>

<operation id="816" st_id="161" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="tmp_34" val="0"/>
</and_exp></or_exp>
</condition>

<node id="328" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:33  %tmp_56 = fmul float %lnReturn_1, %lnReturn_1

]]></node>
<StgValue><ssdm name="tmp_56"/></StgValue>
</operation>

<operation id="817" st_id="161" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="tmp_34" val="0"/>
</and_exp></or_exp>
</condition>

<node id="334" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:39  %tmp_59 = fmul float %lnReturn_1, %weight_1

]]></node>
<StgValue><ssdm name="tmp_59"/></StgValue>
</operation>

<operation id="818" st_id="161" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="tmp_34" val="0"/>
</and_exp></or_exp>
</condition>

<node id="343" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:48  %tmp_63 = fmul float %lnReturnA_load, %lnReturn_1

]]></node>
<StgValue><ssdm name="tmp_63"/></StgValue>
</operation>
</state>

<state id="162" st_id="162">

<operation id="819" st_id="162" stage="2" lat="36">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="tmp_34" val="0"/>
</and_exp></or_exp>
</condition>

<node id="322" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:27  %channel_1 = urem i32 %i4, 6

]]></node>
<StgValue><ssdm name="channel_1"/></StgValue>
</operation>

<operation id="820" st_id="162" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="tmp_34" val="0"/>
</and_exp></or_exp>
</condition>

<node id="329" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:34  %tmp_57 = fmul float %tmp_56, %weight_1

]]></node>
<StgValue><ssdm name="tmp_57"/></StgValue>
</operation>

<operation id="821" st_id="162" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="tmp_34" val="0"/>
</and_exp></or_exp>
</condition>

<node id="334" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:39  %tmp_59 = fmul float %lnReturn_1, %weight_1

]]></node>
<StgValue><ssdm name="tmp_59"/></StgValue>
</operation>

<operation id="822" st_id="162" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="tmp_34" val="0"/>
</and_exp></or_exp>
</condition>

<node id="344" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:49  %tmp_64 = fmul float %tmp_63, %weight_1

]]></node>
<StgValue><ssdm name="tmp_64"/></StgValue>
</operation>
</state>

<state id="163" st_id="163">

<operation id="823" st_id="163" stage="1" lat="36">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="tmp_34" val="0"/>
</and_exp></or_exp>
</condition>

<node id="322" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:27  %channel_1 = urem i32 %i4, 6

]]></node>
<StgValue><ssdm name="channel_1"/></StgValue>
</operation>

<operation id="824" st_id="163" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="tmp_34" val="0"/>
</and_exp></or_exp>
</condition>

<node id="323" bw="64" op_0_bw="32">
<![CDATA[
:28  %tmp_54 = zext i32 %channel_1 to i64

]]></node>
<StgValue><ssdm name="tmp_54"/></StgValue>
</operation>

<operation id="825" st_id="163" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="tmp_34" val="0"/>
</and_exp></or_exp>
</condition>

<node id="324" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:29  %acc_return_addr_5 = getelementptr inbounds [6 x float]* %acc_return, i64 0, i64 %tmp_54

]]></node>
<StgValue><ssdm name="acc_return_addr_5"/></StgValue>
</operation>

<operation id="826" st_id="163" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="tmp_34" val="0"/>
</and_exp></or_exp>
</condition>

<node id="325" bw="32" op_0_bw="3">
<![CDATA[
:30  %acc_return_load_3 = load float* %acc_return_addr_5, align 4

]]></node>
<StgValue><ssdm name="acc_return_load_3"/></StgValue>
</operation>

<operation id="827" st_id="163" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="tmp_34" val="0"/>
</and_exp></or_exp>
</condition>

<node id="329" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:34  %tmp_57 = fmul float %tmp_56, %weight_1

]]></node>
<StgValue><ssdm name="tmp_57"/></StgValue>
</operation>

<operation id="828" st_id="163" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="tmp_34" val="0"/>
</and_exp></or_exp>
</condition>

<node id="330" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:35  %acc_weight_returnSquare_addr_5 = getelementptr inbounds [6 x float]* %acc_weight_returnSquare, i64 0, i64 %tmp_54

]]></node>
<StgValue><ssdm name="acc_weight_returnSquare_addr_5"/></StgValue>
</operation>

<operation id="829" st_id="163" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="tmp_34" val="0"/>
</and_exp></or_exp>
</condition>

<node id="334" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:39  %tmp_59 = fmul float %lnReturn_1, %weight_1

]]></node>
<StgValue><ssdm name="tmp_59"/></StgValue>
</operation>

<operation id="830" st_id="163" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="tmp_34" val="0"/>
</and_exp></or_exp>
</condition>

<node id="335" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:40  %acc_weight_return_addr_5 = getelementptr inbounds [6 x float]* %acc_weight_return, i64 0, i64 %tmp_54

]]></node>
<StgValue><ssdm name="acc_weight_return_addr_5"/></StgValue>
</operation>

<operation id="831" st_id="163" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="tmp_34" val="0"/>
</and_exp></or_exp>
</condition>

<node id="336" bw="32" op_0_bw="3">
<![CDATA[
:41  %acc_weight_return_load_3 = load float* %acc_weight_return_addr_5, align 4

]]></node>
<StgValue><ssdm name="acc_weight_return_load_3"/></StgValue>
</operation>

<operation id="832" st_id="163" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="tmp_34" val="0"/>
</and_exp></or_exp>
</condition>

<node id="344" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:49  %tmp_64 = fmul float %tmp_63, %weight_1

]]></node>
<StgValue><ssdm name="tmp_64"/></StgValue>
</operation>

<operation id="833" st_id="163" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="tmp_34" val="0"/>
</and_exp></or_exp>
</condition>

<node id="345" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:50  %acc_weight_returnA_returnB_add_6 = getelementptr inbounds [6 x float]* %acc_weight_returnA_returnB, i64 0, i64 %tmp_54

]]></node>
<StgValue><ssdm name="acc_weight_returnA_returnB_add_6"/></StgValue>
</operation>
</state>

<state id="164" st_id="164">

<operation id="834" st_id="164" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="tmp_34" val="0"/>
</and_exp></or_exp>
</condition>

<node id="325" bw="32" op_0_bw="3">
<![CDATA[
:30  %acc_return_load_3 = load float* %acc_return_addr_5, align 4

]]></node>
<StgValue><ssdm name="acc_return_load_3"/></StgValue>
</operation>

<operation id="835" st_id="164" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="tmp_34" val="0"/>
</and_exp></or_exp>
</condition>

<node id="326" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:31  %tmp_55 = fadd float %acc_return_load_3, %lnReturn_1

]]></node>
<StgValue><ssdm name="tmp_55"/></StgValue>
</operation>

<operation id="836" st_id="164" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="tmp_34" val="0"/>
</and_exp></or_exp>
</condition>

<node id="329" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:34  %tmp_57 = fmul float %tmp_56, %weight_1

]]></node>
<StgValue><ssdm name="tmp_57"/></StgValue>
</operation>

<operation id="837" st_id="164" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="tmp_34" val="0"/>
</and_exp></or_exp>
</condition>

<node id="336" bw="32" op_0_bw="3">
<![CDATA[
:41  %acc_weight_return_load_3 = load float* %acc_weight_return_addr_5, align 4

]]></node>
<StgValue><ssdm name="acc_weight_return_load_3"/></StgValue>
</operation>

<operation id="838" st_id="164" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="tmp_34" val="0"/>
</and_exp></or_exp>
</condition>

<node id="337" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:42  %tmp_60 = fadd float %acc_weight_return_load_3, %tmp_59

]]></node>
<StgValue><ssdm name="tmp_60"/></StgValue>
</operation>

<operation id="839" st_id="164" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="tmp_34" val="0"/>
</and_exp></or_exp>
</condition>

<node id="344" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:49  %tmp_64 = fmul float %tmp_63, %weight_1

]]></node>
<StgValue><ssdm name="tmp_64"/></StgValue>
</operation>
</state>

<state id="165" st_id="165">

<operation id="840" st_id="165" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="tmp_34" val="0"/>
</and_exp></or_exp>
</condition>

<node id="326" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:31  %tmp_55 = fadd float %acc_return_load_3, %lnReturn_1

]]></node>
<StgValue><ssdm name="tmp_55"/></StgValue>
</operation>

<operation id="841" st_id="165" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="tmp_34" val="0"/>
</and_exp></or_exp>
</condition>

<node id="329" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:34  %tmp_57 = fmul float %tmp_56, %weight_1

]]></node>
<StgValue><ssdm name="tmp_57"/></StgValue>
</operation>

<operation id="842" st_id="165" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="tmp_34" val="0"/>
</and_exp></or_exp>
</condition>

<node id="331" bw="32" op_0_bw="3">
<![CDATA[
:36  %acc_weight_returnSquare_load_3 = load float* %acc_weight_returnSquare_addr_5, align 4

]]></node>
<StgValue><ssdm name="acc_weight_returnSquare_load_3"/></StgValue>
</operation>

<operation id="843" st_id="165" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="tmp_34" val="0"/>
</and_exp></or_exp>
</condition>

<node id="337" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:42  %tmp_60 = fadd float %acc_weight_return_load_3, %tmp_59

]]></node>
<StgValue><ssdm name="tmp_60"/></StgValue>
</operation>

<operation id="844" st_id="165" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="tmp_34" val="0"/>
</and_exp></or_exp>
</condition>

<node id="344" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:49  %tmp_64 = fmul float %tmp_63, %weight_1

]]></node>
<StgValue><ssdm name="tmp_64"/></StgValue>
</operation>

<operation id="845" st_id="165" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="tmp_34" val="0"/>
</and_exp></or_exp>
</condition>

<node id="346" bw="32" op_0_bw="3">
<![CDATA[
:51  %acc_weight_returnA_returnB_loa = load float* %acc_weight_returnA_returnB_add_6, align 4

]]></node>
<StgValue><ssdm name="acc_weight_returnA_returnB_loa"/></StgValue>
</operation>
</state>

<state id="166" st_id="166">

<operation id="846" st_id="166" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="tmp_34" val="0"/>
</and_exp></or_exp>
</condition>

<node id="326" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:31  %tmp_55 = fadd float %acc_return_load_3, %lnReturn_1

]]></node>
<StgValue><ssdm name="tmp_55"/></StgValue>
</operation>

<operation id="847" st_id="166" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="tmp_34" val="0"/>
</and_exp></or_exp>
</condition>

<node id="331" bw="32" op_0_bw="3">
<![CDATA[
:36  %acc_weight_returnSquare_load_3 = load float* %acc_weight_returnSquare_addr_5, align 4

]]></node>
<StgValue><ssdm name="acc_weight_returnSquare_load_3"/></StgValue>
</operation>

<operation id="848" st_id="166" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="tmp_34" val="0"/>
</and_exp></or_exp>
</condition>

<node id="332" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:37  %tmp_58 = fadd float %acc_weight_returnSquare_load_3, %tmp_57

]]></node>
<StgValue><ssdm name="tmp_58"/></StgValue>
</operation>

<operation id="849" st_id="166" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="tmp_34" val="0"/>
</and_exp></or_exp>
</condition>

<node id="337" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:42  %tmp_60 = fadd float %acc_weight_return_load_3, %tmp_59

]]></node>
<StgValue><ssdm name="tmp_60"/></StgValue>
</operation>

<operation id="850" st_id="166" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="tmp_34" val="0"/>
</and_exp></or_exp>
</condition>

<node id="346" bw="32" op_0_bw="3">
<![CDATA[
:51  %acc_weight_returnA_returnB_loa = load float* %acc_weight_returnA_returnB_add_6, align 4

]]></node>
<StgValue><ssdm name="acc_weight_returnA_returnB_loa"/></StgValue>
</operation>

<operation id="851" st_id="166" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="tmp_34" val="0"/>
</and_exp></or_exp>
</condition>

<node id="347" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:52  %tmp_65 = fadd float %acc_weight_returnA_returnB_loa, %tmp_64

]]></node>
<StgValue><ssdm name="tmp_65"/></StgValue>
</operation>
</state>

<state id="167" st_id="167">

<operation id="852" st_id="167" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="tmp_34" val="0"/>
</and_exp></or_exp>
</condition>

<node id="326" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:31  %tmp_55 = fadd float %acc_return_load_3, %lnReturn_1

]]></node>
<StgValue><ssdm name="tmp_55"/></StgValue>
</operation>

<operation id="853" st_id="167" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="tmp_34" val="0"/>
</and_exp></or_exp>
</condition>

<node id="332" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:37  %tmp_58 = fadd float %acc_weight_returnSquare_load_3, %tmp_57

]]></node>
<StgValue><ssdm name="tmp_58"/></StgValue>
</operation>

<operation id="854" st_id="167" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="tmp_34" val="0"/>
</and_exp></or_exp>
</condition>

<node id="337" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:42  %tmp_60 = fadd float %acc_weight_return_load_3, %tmp_59

]]></node>
<StgValue><ssdm name="tmp_60"/></StgValue>
</operation>

<operation id="855" st_id="167" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="tmp_34" val="0"/>
</and_exp></or_exp>
</condition>

<node id="347" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:52  %tmp_65 = fadd float %acc_weight_returnA_returnB_loa, %tmp_64

]]></node>
<StgValue><ssdm name="tmp_65"/></StgValue>
</operation>
</state>

<state id="168" st_id="168">

<operation id="856" st_id="168" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="tmp_34" val="0"/>
</and_exp></or_exp>
</condition>

<node id="326" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:31  %tmp_55 = fadd float %acc_return_load_3, %lnReturn_1

]]></node>
<StgValue><ssdm name="tmp_55"/></StgValue>
</operation>

<operation id="857" st_id="168" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="tmp_34" val="0"/>
</and_exp></or_exp>
</condition>

<node id="327" bw="0" op_0_bw="32" op_1_bw="3">
<![CDATA[
:32  store float %tmp_55, float* %acc_return_addr_5, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="858" st_id="168" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="tmp_34" val="0"/>
</and_exp></or_exp>
</condition>

<node id="332" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:37  %tmp_58 = fadd float %acc_weight_returnSquare_load_3, %tmp_57

]]></node>
<StgValue><ssdm name="tmp_58"/></StgValue>
</operation>

<operation id="859" st_id="168" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="tmp_34" val="0"/>
</and_exp></or_exp>
</condition>

<node id="337" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:42  %tmp_60 = fadd float %acc_weight_return_load_3, %tmp_59

]]></node>
<StgValue><ssdm name="tmp_60"/></StgValue>
</operation>

<operation id="860" st_id="168" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="tmp_34" val="0"/>
</and_exp></or_exp>
</condition>

<node id="338" bw="0" op_0_bw="32" op_1_bw="3">
<![CDATA[
:43  store float %tmp_60, float* %acc_weight_return_addr_5, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="861" st_id="168" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="tmp_34" val="0"/>
</and_exp></or_exp>
</condition>

<node id="347" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:52  %tmp_65 = fadd float %acc_weight_returnA_returnB_loa, %tmp_64

]]></node>
<StgValue><ssdm name="tmp_65"/></StgValue>
</operation>
</state>

<state id="169" st_id="169">

<operation id="862" st_id="169" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="tmp_34" val="0"/>
</and_exp></or_exp>
</condition>

<node id="332" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:37  %tmp_58 = fadd float %acc_weight_returnSquare_load_3, %tmp_57

]]></node>
<StgValue><ssdm name="tmp_58"/></StgValue>
</operation>

<operation id="863" st_id="169" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="tmp_34" val="0"/>
</and_exp></or_exp>
</condition>

<node id="347" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:52  %tmp_65 = fadd float %acc_weight_returnA_returnB_loa, %tmp_64

]]></node>
<StgValue><ssdm name="tmp_65"/></StgValue>
</operation>
</state>

<state id="170" st_id="170">

<operation id="864" st_id="170" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="tmp_34" val="0"/>
</and_exp></or_exp>
</condition>

<node id="297" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
:2  call void (...)* @_ssdm_op_SpecLoopName([33 x i8]* @p_str9) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="865" st_id="170" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="tmp_34" val="0"/>
</and_exp></or_exp>
</condition>

<node id="298" bw="32" op_0_bw="32" op_1_bw="8">
<![CDATA[
:3  %tmp_50 = call i32 (...)* @_ssdm_op_SpecRegionBegin([33 x i8]* @p_str9)

]]></node>
<StgValue><ssdm name="tmp_50"/></StgValue>
</operation>

<operation id="866" st_id="170" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="tmp_34" val="0"/>
</and_exp></or_exp>
</condition>

<node id="299" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="8">
<![CDATA[
:4  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="867" st_id="170" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="tmp_34" val="0"/>
</and_exp></or_exp>
</condition>

<node id="332" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:37  %tmp_58 = fadd float %acc_weight_returnSquare_load_3, %tmp_57

]]></node>
<StgValue><ssdm name="tmp_58"/></StgValue>
</operation>

<operation id="868" st_id="170" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="tmp_34" val="0"/>
</and_exp></or_exp>
</condition>

<node id="333" bw="0" op_0_bw="32" op_1_bw="3">
<![CDATA[
:38  store float %tmp_58, float* %acc_weight_returnSquare_addr_5, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="869" st_id="170" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="tmp_34" val="0"/>
</and_exp></or_exp>
</condition>

<node id="347" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:52  %tmp_65 = fadd float %acc_weight_returnA_returnB_loa, %tmp_64

]]></node>
<StgValue><ssdm name="tmp_65"/></StgValue>
</operation>

<operation id="870" st_id="170" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="tmp_34" val="0"/>
</and_exp></or_exp>
</condition>

<node id="348" bw="0" op_0_bw="32" op_1_bw="3">
<![CDATA[
:53  store float %tmp_65, float* %acc_weight_returnA_returnB_add_6, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="871" st_id="170" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="tmp_34" val="0"/>
</and_exp></or_exp>
</condition>

<node id="349" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="32">
<![CDATA[
:54  %empty_13 = call i32 (...)* @_ssdm_op_SpecRegionEnd([33 x i8]* @p_str9, i32 %tmp_50)

]]></node>
<StgValue><ssdm name="empty_13"/></StgValue>
</operation>

<operation id="872" st_id="170" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="tmp_34" val="0"/>
</and_exp></or_exp>
</condition>

<node id="352" bw="0" op_0_bw="0">
<![CDATA[
:57  br label %8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="171" st_id="171">

<operation id="873" st_id="171" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="154">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="354" bw="32" op_0_bw="3">
<![CDATA[
.preheader.0:0  %acc_return_load_2 = load float* %acc_return_addr, align 16

]]></node>
<StgValue><ssdm name="acc_return_load_2"/></StgValue>
</operation>

<operation id="874" st_id="171" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="154">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="422" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0:68  %tmp_49 = icmp eq i32 %column_index_cast, %tmp_13

]]></node>
<StgValue><ssdm name="tmp_49"/></StgValue>
</operation>

<operation id="875" st_id="171" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="154">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="425" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
.preheader.0:71  %column_index_1 = add i31 %column_index, 1

]]></node>
<StgValue><ssdm name="column_index_1"/></StgValue>
</operation>
</state>

<state id="172" st_id="172">

<operation id="876" st_id="172" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="155">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="354" bw="32" op_0_bw="3">
<![CDATA[
.preheader.0:0  %acc_return_load_2 = load float* %acc_return_addr, align 16

]]></node>
<StgValue><ssdm name="acc_return_load_2"/></StgValue>
</operation>
</state>

<state id="173" st_id="173">

<operation id="877" st_id="173" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="156">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="355" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0:1  %sum_return_1 = fadd float %acc_return_load_2, 0.000000e+00

]]></node>
<StgValue><ssdm name="sum_return_1"/></StgValue>
</operation>
</state>

<state id="174" st_id="174">

<operation id="878" st_id="174" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="157">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="355" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0:1  %sum_return_1 = fadd float %acc_return_load_2, 0.000000e+00

]]></node>
<StgValue><ssdm name="sum_return_1"/></StgValue>
</operation>
</state>

<state id="175" st_id="175">

<operation id="879" st_id="175" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="158">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="355" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0:1  %sum_return_1 = fadd float %acc_return_load_2, 0.000000e+00

]]></node>
<StgValue><ssdm name="sum_return_1"/></StgValue>
</operation>
</state>

<state id="176" st_id="176">

<operation id="880" st_id="176" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="159">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="355" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0:1  %sum_return_1 = fadd float %acc_return_load_2, 0.000000e+00

]]></node>
<StgValue><ssdm name="sum_return_1"/></StgValue>
</operation>

<operation id="881" st_id="176" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="159">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="362" bw="32" op_0_bw="3">
<![CDATA[
.preheader.0:8  %acc_return_load_4 = load float* %acc_return_addr_3, align 4

]]></node>
<StgValue><ssdm name="acc_return_load_4"/></StgValue>
</operation>
</state>

<state id="177" st_id="177">

<operation id="882" st_id="177" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="160">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="355" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0:1  %sum_return_1 = fadd float %acc_return_load_2, 0.000000e+00

]]></node>
<StgValue><ssdm name="sum_return_1"/></StgValue>
</operation>

<operation id="883" st_id="177" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="160">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="362" bw="32" op_0_bw="3">
<![CDATA[
.preheader.0:8  %acc_return_load_4 = load float* %acc_return_addr_3, align 4

]]></node>
<StgValue><ssdm name="acc_return_load_4"/></StgValue>
</operation>
</state>

<state id="178" st_id="178">

<operation id="884" st_id="178" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="161">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="363" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0:9  %sum_return_1_1 = fadd float %sum_return_1, %acc_return_load_4

]]></node>
<StgValue><ssdm name="sum_return_1_1"/></StgValue>
</operation>
</state>

<state id="179" st_id="179">

<operation id="885" st_id="179" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="162">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="363" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0:9  %sum_return_1_1 = fadd float %sum_return_1, %acc_return_load_4

]]></node>
<StgValue><ssdm name="sum_return_1_1"/></StgValue>
</operation>
</state>

<state id="180" st_id="180">

<operation id="886" st_id="180" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="163">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="363" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0:9  %sum_return_1_1 = fadd float %sum_return_1, %acc_return_load_4

]]></node>
<StgValue><ssdm name="sum_return_1_1"/></StgValue>
</operation>
</state>

<state id="181" st_id="181">

<operation id="887" st_id="181" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="164">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="363" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0:9  %sum_return_1_1 = fadd float %sum_return_1, %acc_return_load_4

]]></node>
<StgValue><ssdm name="sum_return_1_1"/></StgValue>
</operation>

<operation id="888" st_id="181" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="164">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="370" bw="32" op_0_bw="3">
<![CDATA[
.preheader.0:16  %acc_return_load_5 = load float* %acc_return_addr_4, align 8

]]></node>
<StgValue><ssdm name="acc_return_load_5"/></StgValue>
</operation>
</state>

<state id="182" st_id="182">

<operation id="889" st_id="182" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="358" bw="32" op_0_bw="3">
<![CDATA[
.preheader.0:4  %acc_weight_return_load_2 = load float* %acc_weight_return_addr, align 16

]]></node>
<StgValue><ssdm name="acc_weight_return_load_2"/></StgValue>
</operation>

<operation id="890" st_id="182" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="363" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0:9  %sum_return_1_1 = fadd float %sum_return_1, %acc_return_load_4

]]></node>
<StgValue><ssdm name="sum_return_1_1"/></StgValue>
</operation>

<operation id="891" st_id="182" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="370" bw="32" op_0_bw="3">
<![CDATA[
.preheader.0:16  %acc_return_load_5 = load float* %acc_return_addr_4, align 8

]]></node>
<StgValue><ssdm name="acc_return_load_5"/></StgValue>
</operation>
</state>

<state id="183" st_id="183">

<operation id="892" st_id="183" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="166">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="358" bw="32" op_0_bw="3">
<![CDATA[
.preheader.0:4  %acc_weight_return_load_2 = load float* %acc_weight_return_addr, align 16

]]></node>
<StgValue><ssdm name="acc_weight_return_load_2"/></StgValue>
</operation>

<operation id="893" st_id="183" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="166">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="371" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0:17  %sum_return_1_2 = fadd float %sum_return_1_1, %acc_return_load_5

]]></node>
<StgValue><ssdm name="sum_return_1_2"/></StgValue>
</operation>
</state>

<state id="184" st_id="184">

<operation id="894" st_id="184" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="167">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="359" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0:5  %sum_weight_return_1 = fadd float %acc_weight_return_load_2, 0.000000e+00

]]></node>
<StgValue><ssdm name="sum_weight_return_1"/></StgValue>
</operation>

<operation id="895" st_id="184" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="167">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="371" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0:17  %sum_return_1_2 = fadd float %sum_return_1_1, %acc_return_load_5

]]></node>
<StgValue><ssdm name="sum_return_1_2"/></StgValue>
</operation>
</state>

<state id="185" st_id="185">

<operation id="896" st_id="185" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="168">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="359" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0:5  %sum_weight_return_1 = fadd float %acc_weight_return_load_2, 0.000000e+00

]]></node>
<StgValue><ssdm name="sum_weight_return_1"/></StgValue>
</operation>

<operation id="897" st_id="185" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="168">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="371" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0:17  %sum_return_1_2 = fadd float %sum_return_1_1, %acc_return_load_5

]]></node>
<StgValue><ssdm name="sum_return_1_2"/></StgValue>
</operation>
</state>

<state id="186" st_id="186">

<operation id="898" st_id="186" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="169">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="359" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0:5  %sum_weight_return_1 = fadd float %acc_weight_return_load_2, 0.000000e+00

]]></node>
<StgValue><ssdm name="sum_weight_return_1"/></StgValue>
</operation>

<operation id="899" st_id="186" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="169">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="360" bw="32" op_0_bw="3">
<![CDATA[
.preheader.0:6  %acc_weight_returnA_returnB_loa_1 = load float* %acc_weight_returnA_returnB_add, align 16

]]></node>
<StgValue><ssdm name="acc_weight_returnA_returnB_loa_1"/></StgValue>
</operation>

<operation id="900" st_id="186" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="169">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="371" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0:17  %sum_return_1_2 = fadd float %sum_return_1_1, %acc_return_load_5

]]></node>
<StgValue><ssdm name="sum_return_1_2"/></StgValue>
</operation>

<operation id="901" st_id="186" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="169">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="378" bw="32" op_0_bw="3">
<![CDATA[
.preheader.0:24  %acc_return_load_6 = load float* %acc_return_addr_6, align 4

]]></node>
<StgValue><ssdm name="acc_return_load_6"/></StgValue>
</operation>
</state>

<state id="187" st_id="187">

<operation id="902" st_id="187" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="170">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="359" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0:5  %sum_weight_return_1 = fadd float %acc_weight_return_load_2, 0.000000e+00

]]></node>
<StgValue><ssdm name="sum_weight_return_1"/></StgValue>
</operation>

<operation id="903" st_id="187" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="170">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="360" bw="32" op_0_bw="3">
<![CDATA[
.preheader.0:6  %acc_weight_returnA_returnB_loa_1 = load float* %acc_weight_returnA_returnB_add, align 16

]]></node>
<StgValue><ssdm name="acc_weight_returnA_returnB_loa_1"/></StgValue>
</operation>

<operation id="904" st_id="187" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="170">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="366" bw="32" op_0_bw="3">
<![CDATA[
.preheader.0:12  %acc_weight_return_load_4 = load float* %acc_weight_return_addr_3, align 4

]]></node>
<StgValue><ssdm name="acc_weight_return_load_4"/></StgValue>
</operation>

<operation id="905" st_id="187" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="170">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="371" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0:17  %sum_return_1_2 = fadd float %sum_return_1_1, %acc_return_load_5

]]></node>
<StgValue><ssdm name="sum_return_1_2"/></StgValue>
</operation>

<operation id="906" st_id="187" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="170">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="378" bw="32" op_0_bw="3">
<![CDATA[
.preheader.0:24  %acc_return_load_6 = load float* %acc_return_addr_6, align 4

]]></node>
<StgValue><ssdm name="acc_return_load_6"/></StgValue>
</operation>
</state>

<state id="188" st_id="188">

<operation id="907" st_id="188" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="171">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="359" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0:5  %sum_weight_return_1 = fadd float %acc_weight_return_load_2, 0.000000e+00

]]></node>
<StgValue><ssdm name="sum_weight_return_1"/></StgValue>
</operation>

<operation id="908" st_id="188" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="171">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="361" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0:7  %sum_weight_returnA_returnB_1 = fadd float %acc_weight_returnA_returnB_loa_1, 0.000000e+00

]]></node>
<StgValue><ssdm name="sum_weight_returnA_returnB_1"/></StgValue>
</operation>

<operation id="909" st_id="188" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="171">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="366" bw="32" op_0_bw="3">
<![CDATA[
.preheader.0:12  %acc_weight_return_load_4 = load float* %acc_weight_return_addr_3, align 4

]]></node>
<StgValue><ssdm name="acc_weight_return_load_4"/></StgValue>
</operation>

<operation id="910" st_id="188" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="171">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="379" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0:25  %sum_return_1_3 = fadd float %sum_return_1_2, %acc_return_load_6

]]></node>
<StgValue><ssdm name="sum_return_1_3"/></StgValue>
</operation>
</state>

<state id="189" st_id="189">

<operation id="911" st_id="189" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="172">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="361" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0:7  %sum_weight_returnA_returnB_1 = fadd float %acc_weight_returnA_returnB_loa_1, 0.000000e+00

]]></node>
<StgValue><ssdm name="sum_weight_returnA_returnB_1"/></StgValue>
</operation>

<operation id="912" st_id="189" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="172">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="367" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0:13  %sum_weight_return_1_1 = fadd float %sum_weight_return_1, %acc_weight_return_load_4

]]></node>
<StgValue><ssdm name="sum_weight_return_1_1"/></StgValue>
</operation>

<operation id="913" st_id="189" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="172">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="379" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0:25  %sum_return_1_3 = fadd float %sum_return_1_2, %acc_return_load_6

]]></node>
<StgValue><ssdm name="sum_return_1_3"/></StgValue>
</operation>
</state>

<state id="190" st_id="190">

<operation id="914" st_id="190" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="173">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="361" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0:7  %sum_weight_returnA_returnB_1 = fadd float %acc_weight_returnA_returnB_loa_1, 0.000000e+00

]]></node>
<StgValue><ssdm name="sum_weight_returnA_returnB_1"/></StgValue>
</operation>

<operation id="915" st_id="190" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="173">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="367" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0:13  %sum_weight_return_1_1 = fadd float %sum_weight_return_1, %acc_weight_return_load_4

]]></node>
<StgValue><ssdm name="sum_weight_return_1_1"/></StgValue>
</operation>

<operation id="916" st_id="190" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="173">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="379" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0:25  %sum_return_1_3 = fadd float %sum_return_1_2, %acc_return_load_6

]]></node>
<StgValue><ssdm name="sum_return_1_3"/></StgValue>
</operation>
</state>

<state id="191" st_id="191">

<operation id="917" st_id="191" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="174">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="361" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0:7  %sum_weight_returnA_returnB_1 = fadd float %acc_weight_returnA_returnB_loa_1, 0.000000e+00

]]></node>
<StgValue><ssdm name="sum_weight_returnA_returnB_1"/></StgValue>
</operation>

<operation id="918" st_id="191" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="174">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="367" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0:13  %sum_weight_return_1_1 = fadd float %sum_weight_return_1, %acc_weight_return_load_4

]]></node>
<StgValue><ssdm name="sum_weight_return_1_1"/></StgValue>
</operation>

<operation id="919" st_id="191" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="174">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="368" bw="32" op_0_bw="3">
<![CDATA[
.preheader.0:14  %acc_weight_returnA_returnB_loa_2 = load float* %acc_weight_returnA_returnB_add_1, align 4

]]></node>
<StgValue><ssdm name="acc_weight_returnA_returnB_loa_2"/></StgValue>
</operation>

<operation id="920" st_id="191" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="174">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="379" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0:25  %sum_return_1_3 = fadd float %sum_return_1_2, %acc_return_load_6

]]></node>
<StgValue><ssdm name="sum_return_1_3"/></StgValue>
</operation>

<operation id="921" st_id="191" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="174">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="386" bw="32" op_0_bw="3">
<![CDATA[
.preheader.0:32  %acc_return_load_7 = load float* %acc_return_addr_7, align 16

]]></node>
<StgValue><ssdm name="acc_return_load_7"/></StgValue>
</operation>
</state>

<state id="192" st_id="192">

<operation id="922" st_id="192" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="175">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="361" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0:7  %sum_weight_returnA_returnB_1 = fadd float %acc_weight_returnA_returnB_loa_1, 0.000000e+00

]]></node>
<StgValue><ssdm name="sum_weight_returnA_returnB_1"/></StgValue>
</operation>

<operation id="923" st_id="192" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="175">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="367" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0:13  %sum_weight_return_1_1 = fadd float %sum_weight_return_1, %acc_weight_return_load_4

]]></node>
<StgValue><ssdm name="sum_weight_return_1_1"/></StgValue>
</operation>

<operation id="924" st_id="192" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="175">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="368" bw="32" op_0_bw="3">
<![CDATA[
.preheader.0:14  %acc_weight_returnA_returnB_loa_2 = load float* %acc_weight_returnA_returnB_add_1, align 4

]]></node>
<StgValue><ssdm name="acc_weight_returnA_returnB_loa_2"/></StgValue>
</operation>

<operation id="925" st_id="192" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="175">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="374" bw="32" op_0_bw="3">
<![CDATA[
.preheader.0:20  %acc_weight_return_load_5 = load float* %acc_weight_return_addr_4, align 8

]]></node>
<StgValue><ssdm name="acc_weight_return_load_5"/></StgValue>
</operation>

<operation id="926" st_id="192" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="175">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="379" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0:25  %sum_return_1_3 = fadd float %sum_return_1_2, %acc_return_load_6

]]></node>
<StgValue><ssdm name="sum_return_1_3"/></StgValue>
</operation>

<operation id="927" st_id="192" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="175">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="386" bw="32" op_0_bw="3">
<![CDATA[
.preheader.0:32  %acc_return_load_7 = load float* %acc_return_addr_7, align 16

]]></node>
<StgValue><ssdm name="acc_return_load_7"/></StgValue>
</operation>
</state>

<state id="193" st_id="193">

<operation id="928" st_id="193" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="176">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="367" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0:13  %sum_weight_return_1_1 = fadd float %sum_weight_return_1, %acc_weight_return_load_4

]]></node>
<StgValue><ssdm name="sum_weight_return_1_1"/></StgValue>
</operation>

<operation id="929" st_id="193" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="176">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="369" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0:15  %sum_weight_returnA_returnB_1_1 = fadd float %sum_weight_returnA_returnB_1, %acc_weight_returnA_returnB_loa_2

]]></node>
<StgValue><ssdm name="sum_weight_returnA_returnB_1_1"/></StgValue>
</operation>

<operation id="930" st_id="193" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="176">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="374" bw="32" op_0_bw="3">
<![CDATA[
.preheader.0:20  %acc_weight_return_load_5 = load float* %acc_weight_return_addr_4, align 8

]]></node>
<StgValue><ssdm name="acc_weight_return_load_5"/></StgValue>
</operation>

<operation id="931" st_id="193" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="176">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="387" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0:33  %sum_return_1_4 = fadd float %sum_return_1_3, %acc_return_load_7

]]></node>
<StgValue><ssdm name="sum_return_1_4"/></StgValue>
</operation>
</state>

<state id="194" st_id="194">

<operation id="932" st_id="194" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="177">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="369" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0:15  %sum_weight_returnA_returnB_1_1 = fadd float %sum_weight_returnA_returnB_1, %acc_weight_returnA_returnB_loa_2

]]></node>
<StgValue><ssdm name="sum_weight_returnA_returnB_1_1"/></StgValue>
</operation>

<operation id="933" st_id="194" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="177">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="375" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0:21  %sum_weight_return_1_2 = fadd float %sum_weight_return_1_1, %acc_weight_return_load_5

]]></node>
<StgValue><ssdm name="sum_weight_return_1_2"/></StgValue>
</operation>

<operation id="934" st_id="194" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="177">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="387" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0:33  %sum_return_1_4 = fadd float %sum_return_1_3, %acc_return_load_7

]]></node>
<StgValue><ssdm name="sum_return_1_4"/></StgValue>
</operation>
</state>

<state id="195" st_id="195">

<operation id="935" st_id="195" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="178">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="356" bw="32" op_0_bw="3">
<![CDATA[
.preheader.0:2  %acc_weight_returnSquare_load_2 = load float* %acc_weight_returnSquare_addr, align 16

]]></node>
<StgValue><ssdm name="acc_weight_returnSquare_load_2"/></StgValue>
</operation>

<operation id="936" st_id="195" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="178">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="369" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0:15  %sum_weight_returnA_returnB_1_1 = fadd float %sum_weight_returnA_returnB_1, %acc_weight_returnA_returnB_loa_2

]]></node>
<StgValue><ssdm name="sum_weight_returnA_returnB_1_1"/></StgValue>
</operation>

<operation id="937" st_id="195" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="178">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="375" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0:21  %sum_weight_return_1_2 = fadd float %sum_weight_return_1_1, %acc_weight_return_load_5

]]></node>
<StgValue><ssdm name="sum_weight_return_1_2"/></StgValue>
</operation>

<operation id="938" st_id="195" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="178">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="387" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0:33  %sum_return_1_4 = fadd float %sum_return_1_3, %acc_return_load_7

]]></node>
<StgValue><ssdm name="sum_return_1_4"/></StgValue>
</operation>
</state>

<state id="196" st_id="196">

<operation id="939" st_id="196" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="179">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="356" bw="32" op_0_bw="3">
<![CDATA[
.preheader.0:2  %acc_weight_returnSquare_load_2 = load float* %acc_weight_returnSquare_addr, align 16

]]></node>
<StgValue><ssdm name="acc_weight_returnSquare_load_2"/></StgValue>
</operation>

<operation id="940" st_id="196" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="179">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="369" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0:15  %sum_weight_returnA_returnB_1_1 = fadd float %sum_weight_returnA_returnB_1, %acc_weight_returnA_returnB_loa_2

]]></node>
<StgValue><ssdm name="sum_weight_returnA_returnB_1_1"/></StgValue>
</operation>

<operation id="941" st_id="196" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="179">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="375" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0:21  %sum_weight_return_1_2 = fadd float %sum_weight_return_1_1, %acc_weight_return_load_5

]]></node>
<StgValue><ssdm name="sum_weight_return_1_2"/></StgValue>
</operation>

<operation id="942" st_id="196" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="179">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="376" bw="32" op_0_bw="3">
<![CDATA[
.preheader.0:22  %acc_weight_returnA_returnB_loa_3 = load float* %acc_weight_returnA_returnB_add_2, align 8

]]></node>
<StgValue><ssdm name="acc_weight_returnA_returnB_loa_3"/></StgValue>
</operation>

<operation id="943" st_id="196" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="179">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="387" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0:33  %sum_return_1_4 = fadd float %sum_return_1_3, %acc_return_load_7

]]></node>
<StgValue><ssdm name="sum_return_1_4"/></StgValue>
</operation>

<operation id="944" st_id="196" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="179">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="394" bw="32" op_0_bw="3">
<![CDATA[
.preheader.0:40  %acc_return_load_8 = load float* %acc_return_addr_8, align 4

]]></node>
<StgValue><ssdm name="acc_return_load_8"/></StgValue>
</operation>
</state>

<state id="197" st_id="197">

<operation id="945" st_id="197" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="180">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="357" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0:3  %sum_weight_returnSquare_1 = fadd float %acc_weight_returnSquare_load_2, 0.000000e+00

]]></node>
<StgValue><ssdm name="sum_weight_returnSquare_1"/></StgValue>
</operation>

<operation id="946" st_id="197" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="180">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="369" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0:15  %sum_weight_returnA_returnB_1_1 = fadd float %sum_weight_returnA_returnB_1, %acc_weight_returnA_returnB_loa_2

]]></node>
<StgValue><ssdm name="sum_weight_returnA_returnB_1_1"/></StgValue>
</operation>

<operation id="947" st_id="197" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="180">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="375" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0:21  %sum_weight_return_1_2 = fadd float %sum_weight_return_1_1, %acc_weight_return_load_5

]]></node>
<StgValue><ssdm name="sum_weight_return_1_2"/></StgValue>
</operation>

<operation id="948" st_id="197" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="180">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="376" bw="32" op_0_bw="3">
<![CDATA[
.preheader.0:22  %acc_weight_returnA_returnB_loa_3 = load float* %acc_weight_returnA_returnB_add_2, align 8

]]></node>
<StgValue><ssdm name="acc_weight_returnA_returnB_loa_3"/></StgValue>
</operation>

<operation id="949" st_id="197" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="180">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="382" bw="32" op_0_bw="3">
<![CDATA[
.preheader.0:28  %acc_weight_return_load_6 = load float* %acc_weight_return_addr_6, align 4

]]></node>
<StgValue><ssdm name="acc_weight_return_load_6"/></StgValue>
</operation>

<operation id="950" st_id="197" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="180">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="387" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0:33  %sum_return_1_4 = fadd float %sum_return_1_3, %acc_return_load_7

]]></node>
<StgValue><ssdm name="sum_return_1_4"/></StgValue>
</operation>

<operation id="951" st_id="197" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="180">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="394" bw="32" op_0_bw="3">
<![CDATA[
.preheader.0:40  %acc_return_load_8 = load float* %acc_return_addr_8, align 4

]]></node>
<StgValue><ssdm name="acc_return_load_8"/></StgValue>
</operation>
</state>

<state id="198" st_id="198">

<operation id="952" st_id="198" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="357" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0:3  %sum_weight_returnSquare_1 = fadd float %acc_weight_returnSquare_load_2, 0.000000e+00

]]></node>
<StgValue><ssdm name="sum_weight_returnSquare_1"/></StgValue>
</operation>

<operation id="953" st_id="198" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="375" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0:21  %sum_weight_return_1_2 = fadd float %sum_weight_return_1_1, %acc_weight_return_load_5

]]></node>
<StgValue><ssdm name="sum_weight_return_1_2"/></StgValue>
</operation>

<operation id="954" st_id="198" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="377" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0:23  %sum_weight_returnA_returnB_1_2 = fadd float %sum_weight_returnA_returnB_1_1, %acc_weight_returnA_returnB_loa_3

]]></node>
<StgValue><ssdm name="sum_weight_returnA_returnB_1_2"/></StgValue>
</operation>

<operation id="955" st_id="198" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="382" bw="32" op_0_bw="3">
<![CDATA[
.preheader.0:28  %acc_weight_return_load_6 = load float* %acc_weight_return_addr_6, align 4

]]></node>
<StgValue><ssdm name="acc_weight_return_load_6"/></StgValue>
</operation>

<operation id="956" st_id="198" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="395" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0:41  %sum_return_1_5 = fadd float %sum_return_1_4, %acc_return_load_8

]]></node>
<StgValue><ssdm name="sum_return_1_5"/></StgValue>
</operation>
</state>

<state id="199" st_id="199">

<operation id="957" st_id="199" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="182">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="357" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0:3  %sum_weight_returnSquare_1 = fadd float %acc_weight_returnSquare_load_2, 0.000000e+00

]]></node>
<StgValue><ssdm name="sum_weight_returnSquare_1"/></StgValue>
</operation>

<operation id="958" st_id="199" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="182">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="377" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0:23  %sum_weight_returnA_returnB_1_2 = fadd float %sum_weight_returnA_returnB_1_1, %acc_weight_returnA_returnB_loa_3

]]></node>
<StgValue><ssdm name="sum_weight_returnA_returnB_1_2"/></StgValue>
</operation>

<operation id="959" st_id="199" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="182">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="383" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0:29  %sum_weight_return_1_3 = fadd float %sum_weight_return_1_2, %acc_weight_return_load_6

]]></node>
<StgValue><ssdm name="sum_weight_return_1_3"/></StgValue>
</operation>

<operation id="960" st_id="199" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="182">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="395" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0:41  %sum_return_1_5 = fadd float %sum_return_1_4, %acc_return_load_8

]]></node>
<StgValue><ssdm name="sum_return_1_5"/></StgValue>
</operation>
</state>

<state id="200" st_id="200">

<operation id="961" st_id="200" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="183">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="357" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0:3  %sum_weight_returnSquare_1 = fadd float %acc_weight_returnSquare_load_2, 0.000000e+00

]]></node>
<StgValue><ssdm name="sum_weight_returnSquare_1"/></StgValue>
</operation>

<operation id="962" st_id="200" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="183">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="364" bw="32" op_0_bw="3">
<![CDATA[
.preheader.0:10  %acc_weight_returnSquare_load_4 = load float* %acc_weight_returnSquare_addr_3, align 4

]]></node>
<StgValue><ssdm name="acc_weight_returnSquare_load_4"/></StgValue>
</operation>

<operation id="963" st_id="200" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="183">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="377" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0:23  %sum_weight_returnA_returnB_1_2 = fadd float %sum_weight_returnA_returnB_1_1, %acc_weight_returnA_returnB_loa_3

]]></node>
<StgValue><ssdm name="sum_weight_returnA_returnB_1_2"/></StgValue>
</operation>

<operation id="964" st_id="200" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="183">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="383" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0:29  %sum_weight_return_1_3 = fadd float %sum_weight_return_1_2, %acc_weight_return_load_6

]]></node>
<StgValue><ssdm name="sum_weight_return_1_3"/></StgValue>
</operation>

<operation id="965" st_id="200" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="183">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="395" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0:41  %sum_return_1_5 = fadd float %sum_return_1_4, %acc_return_load_8

]]></node>
<StgValue><ssdm name="sum_return_1_5"/></StgValue>
</operation>
</state>

<state id="201" st_id="201">

<operation id="966" st_id="201" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="184">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="357" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0:3  %sum_weight_returnSquare_1 = fadd float %acc_weight_returnSquare_load_2, 0.000000e+00

]]></node>
<StgValue><ssdm name="sum_weight_returnSquare_1"/></StgValue>
</operation>

<operation id="967" st_id="201" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="184">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="364" bw="32" op_0_bw="3">
<![CDATA[
.preheader.0:10  %acc_weight_returnSquare_load_4 = load float* %acc_weight_returnSquare_addr_3, align 4

]]></node>
<StgValue><ssdm name="acc_weight_returnSquare_load_4"/></StgValue>
</operation>

<operation id="968" st_id="201" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="184">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="377" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0:23  %sum_weight_returnA_returnB_1_2 = fadd float %sum_weight_returnA_returnB_1_1, %acc_weight_returnA_returnB_loa_3

]]></node>
<StgValue><ssdm name="sum_weight_returnA_returnB_1_2"/></StgValue>
</operation>

<operation id="969" st_id="201" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="184">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="383" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0:29  %sum_weight_return_1_3 = fadd float %sum_weight_return_1_2, %acc_weight_return_load_6

]]></node>
<StgValue><ssdm name="sum_weight_return_1_3"/></StgValue>
</operation>

<operation id="970" st_id="201" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="184">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="384" bw="32" op_0_bw="3">
<![CDATA[
.preheader.0:30  %acc_weight_returnA_returnB_loa_4 = load float* %acc_weight_returnA_returnB_add_3, align 4

]]></node>
<StgValue><ssdm name="acc_weight_returnA_returnB_loa_4"/></StgValue>
</operation>

<operation id="971" st_id="201" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="184">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="395" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0:41  %sum_return_1_5 = fadd float %sum_return_1_4, %acc_return_load_8

]]></node>
<StgValue><ssdm name="sum_return_1_5"/></StgValue>
</operation>
</state>

<state id="202" st_id="202">

<operation id="972" st_id="202" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="185">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="365" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0:11  %sum_weight_returnSquare_1_1 = fadd float %sum_weight_returnSquare_1, %acc_weight_returnSquare_load_4

]]></node>
<StgValue><ssdm name="sum_weight_returnSquare_1_1"/></StgValue>
</operation>

<operation id="973" st_id="202" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="185">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="377" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0:23  %sum_weight_returnA_returnB_1_2 = fadd float %sum_weight_returnA_returnB_1_1, %acc_weight_returnA_returnB_loa_3

]]></node>
<StgValue><ssdm name="sum_weight_returnA_returnB_1_2"/></StgValue>
</operation>

<operation id="974" st_id="202" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="185">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="383" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0:29  %sum_weight_return_1_3 = fadd float %sum_weight_return_1_2, %acc_weight_return_load_6

]]></node>
<StgValue><ssdm name="sum_weight_return_1_3"/></StgValue>
</operation>

<operation id="975" st_id="202" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="185">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="384" bw="32" op_0_bw="3">
<![CDATA[
.preheader.0:30  %acc_weight_returnA_returnB_loa_4 = load float* %acc_weight_returnA_returnB_add_3, align 4

]]></node>
<StgValue><ssdm name="acc_weight_returnA_returnB_loa_4"/></StgValue>
</operation>

<operation id="976" st_id="202" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="185">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="390" bw="32" op_0_bw="3">
<![CDATA[
.preheader.0:36  %acc_weight_return_load_7 = load float* %acc_weight_return_addr_7, align 16

]]></node>
<StgValue><ssdm name="acc_weight_return_load_7"/></StgValue>
</operation>

<operation id="977" st_id="202" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="185">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="395" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0:41  %sum_return_1_5 = fadd float %sum_return_1_4, %acc_return_load_8

]]></node>
<StgValue><ssdm name="sum_return_1_5"/></StgValue>
</operation>
</state>

<state id="203" st_id="203">

<operation id="978" st_id="203" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="186">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="365" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0:11  %sum_weight_returnSquare_1_1 = fadd float %sum_weight_returnSquare_1, %acc_weight_returnSquare_load_4

]]></node>
<StgValue><ssdm name="sum_weight_returnSquare_1_1"/></StgValue>
</operation>

<operation id="979" st_id="203" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="186">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="383" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0:29  %sum_weight_return_1_3 = fadd float %sum_weight_return_1_2, %acc_weight_return_load_6

]]></node>
<StgValue><ssdm name="sum_weight_return_1_3"/></StgValue>
</operation>

<operation id="980" st_id="203" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="186">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="385" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0:31  %sum_weight_returnA_returnB_1_3 = fadd float %sum_weight_returnA_returnB_1_2, %acc_weight_returnA_returnB_loa_4

]]></node>
<StgValue><ssdm name="sum_weight_returnA_returnB_1_3"/></StgValue>
</operation>

<operation id="981" st_id="203" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="186">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="390" bw="32" op_0_bw="3">
<![CDATA[
.preheader.0:36  %acc_weight_return_load_7 = load float* %acc_weight_return_addr_7, align 16

]]></node>
<StgValue><ssdm name="acc_weight_return_load_7"/></StgValue>
</operation>

<operation id="982" st_id="203" stage="16" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="186">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="402" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0:48  %meanReturnB = fdiv float %sum_return_1_5, %tmp_3

]]></node>
<StgValue><ssdm name="meanReturnB"/></StgValue>
</operation>
</state>

<state id="204" st_id="204">

<operation id="983" st_id="204" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="187">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="365" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0:11  %sum_weight_returnSquare_1_1 = fadd float %sum_weight_returnSquare_1, %acc_weight_returnSquare_load_4

]]></node>
<StgValue><ssdm name="sum_weight_returnSquare_1_1"/></StgValue>
</operation>

<operation id="984" st_id="204" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="187">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="385" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0:31  %sum_weight_returnA_returnB_1_3 = fadd float %sum_weight_returnA_returnB_1_2, %acc_weight_returnA_returnB_loa_4

]]></node>
<StgValue><ssdm name="sum_weight_returnA_returnB_1_3"/></StgValue>
</operation>

<operation id="985" st_id="204" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="187">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="391" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0:37  %sum_weight_return_1_4 = fadd float %sum_weight_return_1_3, %acc_weight_return_load_7

]]></node>
<StgValue><ssdm name="sum_weight_return_1_4"/></StgValue>
</operation>

<operation id="986" st_id="204" stage="15" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="187">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="402" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0:48  %meanReturnB = fdiv float %sum_return_1_5, %tmp_3

]]></node>
<StgValue><ssdm name="meanReturnB"/></StgValue>
</operation>
</state>

<state id="205" st_id="205">

<operation id="987" st_id="205" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="188">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="365" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0:11  %sum_weight_returnSquare_1_1 = fadd float %sum_weight_returnSquare_1, %acc_weight_returnSquare_load_4

]]></node>
<StgValue><ssdm name="sum_weight_returnSquare_1_1"/></StgValue>
</operation>

<operation id="988" st_id="205" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="188">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="372" bw="32" op_0_bw="3">
<![CDATA[
.preheader.0:18  %acc_weight_returnSquare_load_5 = load float* %acc_weight_returnSquare_addr_4, align 8

]]></node>
<StgValue><ssdm name="acc_weight_returnSquare_load_5"/></StgValue>
</operation>

<operation id="989" st_id="205" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="188">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="385" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0:31  %sum_weight_returnA_returnB_1_3 = fadd float %sum_weight_returnA_returnB_1_2, %acc_weight_returnA_returnB_loa_4

]]></node>
<StgValue><ssdm name="sum_weight_returnA_returnB_1_3"/></StgValue>
</operation>

<operation id="990" st_id="205" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="188">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="391" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0:37  %sum_weight_return_1_4 = fadd float %sum_weight_return_1_3, %acc_weight_return_load_7

]]></node>
<StgValue><ssdm name="sum_weight_return_1_4"/></StgValue>
</operation>

<operation id="991" st_id="205" stage="14" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="188">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="402" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0:48  %meanReturnB = fdiv float %sum_return_1_5, %tmp_3

]]></node>
<StgValue><ssdm name="meanReturnB"/></StgValue>
</operation>
</state>

<state id="206" st_id="206">

<operation id="992" st_id="206" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="189">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="365" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0:11  %sum_weight_returnSquare_1_1 = fadd float %sum_weight_returnSquare_1, %acc_weight_returnSquare_load_4

]]></node>
<StgValue><ssdm name="sum_weight_returnSquare_1_1"/></StgValue>
</operation>

<operation id="993" st_id="206" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="189">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="372" bw="32" op_0_bw="3">
<![CDATA[
.preheader.0:18  %acc_weight_returnSquare_load_5 = load float* %acc_weight_returnSquare_addr_4, align 8

]]></node>
<StgValue><ssdm name="acc_weight_returnSquare_load_5"/></StgValue>
</operation>

<operation id="994" st_id="206" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="189">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="385" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0:31  %sum_weight_returnA_returnB_1_3 = fadd float %sum_weight_returnA_returnB_1_2, %acc_weight_returnA_returnB_loa_4

]]></node>
<StgValue><ssdm name="sum_weight_returnA_returnB_1_3"/></StgValue>
</operation>

<operation id="995" st_id="206" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="189">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="391" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0:37  %sum_weight_return_1_4 = fadd float %sum_weight_return_1_3, %acc_weight_return_load_7

]]></node>
<StgValue><ssdm name="sum_weight_return_1_4"/></StgValue>
</operation>

<operation id="996" st_id="206" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="189">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="392" bw="32" op_0_bw="3">
<![CDATA[
.preheader.0:38  %acc_weight_returnA_returnB_loa_5 = load float* %acc_weight_returnA_returnB_add_4, align 16

]]></node>
<StgValue><ssdm name="acc_weight_returnA_returnB_loa_5"/></StgValue>
</operation>

<operation id="997" st_id="206" stage="13" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="189">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="402" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0:48  %meanReturnB = fdiv float %sum_return_1_5, %tmp_3

]]></node>
<StgValue><ssdm name="meanReturnB"/></StgValue>
</operation>
</state>

<state id="207" st_id="207">

<operation id="998" st_id="207" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="190">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="373" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0:19  %sum_weight_returnSquare_1_2 = fadd float %sum_weight_returnSquare_1_1, %acc_weight_returnSquare_load_5

]]></node>
<StgValue><ssdm name="sum_weight_returnSquare_1_2"/></StgValue>
</operation>

<operation id="999" st_id="207" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="190">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="385" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0:31  %sum_weight_returnA_returnB_1_3 = fadd float %sum_weight_returnA_returnB_1_2, %acc_weight_returnA_returnB_loa_4

]]></node>
<StgValue><ssdm name="sum_weight_returnA_returnB_1_3"/></StgValue>
</operation>

<operation id="1000" st_id="207" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="190">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="391" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0:37  %sum_weight_return_1_4 = fadd float %sum_weight_return_1_3, %acc_weight_return_load_7

]]></node>
<StgValue><ssdm name="sum_weight_return_1_4"/></StgValue>
</operation>

<operation id="1001" st_id="207" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="190">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="392" bw="32" op_0_bw="3">
<![CDATA[
.preheader.0:38  %acc_weight_returnA_returnB_loa_5 = load float* %acc_weight_returnA_returnB_add_4, align 16

]]></node>
<StgValue><ssdm name="acc_weight_returnA_returnB_loa_5"/></StgValue>
</operation>

<operation id="1002" st_id="207" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="190">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="398" bw="32" op_0_bw="3">
<![CDATA[
.preheader.0:44  %acc_weight_return_load_8 = load float* %acc_weight_return_addr_8, align 4

]]></node>
<StgValue><ssdm name="acc_weight_return_load_8"/></StgValue>
</operation>

<operation id="1003" st_id="207" stage="12" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="190">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="402" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0:48  %meanReturnB = fdiv float %sum_return_1_5, %tmp_3

]]></node>
<StgValue><ssdm name="meanReturnB"/></StgValue>
</operation>
</state>

<state id="208" st_id="208">

<operation id="1004" st_id="208" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="191">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="373" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0:19  %sum_weight_returnSquare_1_2 = fadd float %sum_weight_returnSquare_1_1, %acc_weight_returnSquare_load_5

]]></node>
<StgValue><ssdm name="sum_weight_returnSquare_1_2"/></StgValue>
</operation>

<operation id="1005" st_id="208" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="191">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="391" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0:37  %sum_weight_return_1_4 = fadd float %sum_weight_return_1_3, %acc_weight_return_load_7

]]></node>
<StgValue><ssdm name="sum_weight_return_1_4"/></StgValue>
</operation>

<operation id="1006" st_id="208" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="191">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="393" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0:39  %sum_weight_returnA_returnB_1_4 = fadd float %sum_weight_returnA_returnB_1_3, %acc_weight_returnA_returnB_loa_5

]]></node>
<StgValue><ssdm name="sum_weight_returnA_returnB_1_4"/></StgValue>
</operation>

<operation id="1007" st_id="208" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="191">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="398" bw="32" op_0_bw="3">
<![CDATA[
.preheader.0:44  %acc_weight_return_load_8 = load float* %acc_weight_return_addr_8, align 4

]]></node>
<StgValue><ssdm name="acc_weight_return_load_8"/></StgValue>
</operation>

<operation id="1008" st_id="208" stage="11" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="191">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="402" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0:48  %meanReturnB = fdiv float %sum_return_1_5, %tmp_3

]]></node>
<StgValue><ssdm name="meanReturnB"/></StgValue>
</operation>
</state>

<state id="209" st_id="209">

<operation id="1009" st_id="209" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="192">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="373" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0:19  %sum_weight_returnSquare_1_2 = fadd float %sum_weight_returnSquare_1_1, %acc_weight_returnSquare_load_5

]]></node>
<StgValue><ssdm name="sum_weight_returnSquare_1_2"/></StgValue>
</operation>

<operation id="1010" st_id="209" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="192">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="393" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0:39  %sum_weight_returnA_returnB_1_4 = fadd float %sum_weight_returnA_returnB_1_3, %acc_weight_returnA_returnB_loa_5

]]></node>
<StgValue><ssdm name="sum_weight_returnA_returnB_1_4"/></StgValue>
</operation>

<operation id="1011" st_id="209" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="192">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="399" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0:45  %sum_weight_return_1_5 = fadd float %sum_weight_return_1_4, %acc_weight_return_load_8

]]></node>
<StgValue><ssdm name="sum_weight_return_1_5"/></StgValue>
</operation>

<operation id="1012" st_id="209" stage="10" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="192">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="402" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0:48  %meanReturnB = fdiv float %sum_return_1_5, %tmp_3

]]></node>
<StgValue><ssdm name="meanReturnB"/></StgValue>
</operation>
</state>

<state id="210" st_id="210">

<operation id="1013" st_id="210" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="193">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="373" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0:19  %sum_weight_returnSquare_1_2 = fadd float %sum_weight_returnSquare_1_1, %acc_weight_returnSquare_load_5

]]></node>
<StgValue><ssdm name="sum_weight_returnSquare_1_2"/></StgValue>
</operation>

<operation id="1014" st_id="210" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="193">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="380" bw="32" op_0_bw="3">
<![CDATA[
.preheader.0:26  %acc_weight_returnSquare_load_6 = load float* %acc_weight_returnSquare_addr_6, align 4

]]></node>
<StgValue><ssdm name="acc_weight_returnSquare_load_6"/></StgValue>
</operation>

<operation id="1015" st_id="210" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="193">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="393" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0:39  %sum_weight_returnA_returnB_1_4 = fadd float %sum_weight_returnA_returnB_1_3, %acc_weight_returnA_returnB_loa_5

]]></node>
<StgValue><ssdm name="sum_weight_returnA_returnB_1_4"/></StgValue>
</operation>

<operation id="1016" st_id="210" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="193">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="399" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0:45  %sum_weight_return_1_5 = fadd float %sum_weight_return_1_4, %acc_weight_return_load_8

]]></node>
<StgValue><ssdm name="sum_weight_return_1_5"/></StgValue>
</operation>

<operation id="1017" st_id="210" stage="9" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="193">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="402" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0:48  %meanReturnB = fdiv float %sum_return_1_5, %tmp_3

]]></node>
<StgValue><ssdm name="meanReturnB"/></StgValue>
</operation>
</state>

<state id="211" st_id="211">

<operation id="1018" st_id="211" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="194">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="373" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0:19  %sum_weight_returnSquare_1_2 = fadd float %sum_weight_returnSquare_1_1, %acc_weight_returnSquare_load_5

]]></node>
<StgValue><ssdm name="sum_weight_returnSquare_1_2"/></StgValue>
</operation>

<operation id="1019" st_id="211" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="194">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="380" bw="32" op_0_bw="3">
<![CDATA[
.preheader.0:26  %acc_weight_returnSquare_load_6 = load float* %acc_weight_returnSquare_addr_6, align 4

]]></node>
<StgValue><ssdm name="acc_weight_returnSquare_load_6"/></StgValue>
</operation>

<operation id="1020" st_id="211" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="194">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="393" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0:39  %sum_weight_returnA_returnB_1_4 = fadd float %sum_weight_returnA_returnB_1_3, %acc_weight_returnA_returnB_loa_5

]]></node>
<StgValue><ssdm name="sum_weight_returnA_returnB_1_4"/></StgValue>
</operation>

<operation id="1021" st_id="211" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="194">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="399" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0:45  %sum_weight_return_1_5 = fadd float %sum_weight_return_1_4, %acc_weight_return_load_8

]]></node>
<StgValue><ssdm name="sum_weight_return_1_5"/></StgValue>
</operation>

<operation id="1022" st_id="211" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="194">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="400" bw="32" op_0_bw="3">
<![CDATA[
.preheader.0:46  %acc_weight_returnA_returnB_loa_6 = load float* %acc_weight_returnA_returnB_add_5, align 4

]]></node>
<StgValue><ssdm name="acc_weight_returnA_returnB_loa_6"/></StgValue>
</operation>

<operation id="1023" st_id="211" stage="8" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="194">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="402" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0:48  %meanReturnB = fdiv float %sum_return_1_5, %tmp_3

]]></node>
<StgValue><ssdm name="meanReturnB"/></StgValue>
</operation>
</state>

<state id="212" st_id="212">

<operation id="1024" st_id="212" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="195">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="381" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0:27  %sum_weight_returnSquare_1_3 = fadd float %sum_weight_returnSquare_1_2, %acc_weight_returnSquare_load_6

]]></node>
<StgValue><ssdm name="sum_weight_returnSquare_1_3"/></StgValue>
</operation>

<operation id="1025" st_id="212" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="195">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="393" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0:39  %sum_weight_returnA_returnB_1_4 = fadd float %sum_weight_returnA_returnB_1_3, %acc_weight_returnA_returnB_loa_5

]]></node>
<StgValue><ssdm name="sum_weight_returnA_returnB_1_4"/></StgValue>
</operation>

<operation id="1026" st_id="212" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="195">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="399" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0:45  %sum_weight_return_1_5 = fadd float %sum_weight_return_1_4, %acc_weight_return_load_8

]]></node>
<StgValue><ssdm name="sum_weight_return_1_5"/></StgValue>
</operation>

<operation id="1027" st_id="212" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="195">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="400" bw="32" op_0_bw="3">
<![CDATA[
.preheader.0:46  %acc_weight_returnA_returnB_loa_6 = load float* %acc_weight_returnA_returnB_add_5, align 4

]]></node>
<StgValue><ssdm name="acc_weight_returnA_returnB_loa_6"/></StgValue>
</operation>

<operation id="1028" st_id="212" stage="7" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="195">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="402" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0:48  %meanReturnB = fdiv float %sum_return_1_5, %tmp_3

]]></node>
<StgValue><ssdm name="meanReturnB"/></StgValue>
</operation>
</state>

<state id="213" st_id="213">

<operation id="1029" st_id="213" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="196">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="381" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0:27  %sum_weight_returnSquare_1_3 = fadd float %sum_weight_returnSquare_1_2, %acc_weight_returnSquare_load_6

]]></node>
<StgValue><ssdm name="sum_weight_returnSquare_1_3"/></StgValue>
</operation>

<operation id="1030" st_id="213" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="196">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="399" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0:45  %sum_weight_return_1_5 = fadd float %sum_weight_return_1_4, %acc_weight_return_load_8

]]></node>
<StgValue><ssdm name="sum_weight_return_1_5"/></StgValue>
</operation>

<operation id="1031" st_id="213" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="196">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="401" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0:47  %sum_weight_returnA_returnB_1_5 = fadd float %sum_weight_returnA_returnB_1_4, %acc_weight_returnA_returnB_loa_6

]]></node>
<StgValue><ssdm name="sum_weight_returnA_returnB_1_5"/></StgValue>
</operation>

<operation id="1032" st_id="213" stage="6" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="196">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="402" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0:48  %meanReturnB = fdiv float %sum_return_1_5, %tmp_3

]]></node>
<StgValue><ssdm name="meanReturnB"/></StgValue>
</operation>
</state>

<state id="214" st_id="214">

<operation id="1033" st_id="214" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="197">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="381" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0:27  %sum_weight_returnSquare_1_3 = fadd float %sum_weight_returnSquare_1_2, %acc_weight_returnSquare_load_6

]]></node>
<StgValue><ssdm name="sum_weight_returnSquare_1_3"/></StgValue>
</operation>

<operation id="1034" st_id="214" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="197">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="401" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0:47  %sum_weight_returnA_returnB_1_5 = fadd float %sum_weight_returnA_returnB_1_4, %acc_weight_returnA_returnB_loa_6

]]></node>
<StgValue><ssdm name="sum_weight_returnA_returnB_1_5"/></StgValue>
</operation>

<operation id="1035" st_id="214" stage="5" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="197">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="402" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0:48  %meanReturnB = fdiv float %sum_return_1_5, %tmp_3

]]></node>
<StgValue><ssdm name="meanReturnB"/></StgValue>
</operation>

<operation id="1036" st_id="214" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="197">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="411" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0:57  %tmp_42 = fmul float %meanReturnA, %sum_weight_return_1_5

]]></node>
<StgValue><ssdm name="tmp_42"/></StgValue>
</operation>
</state>

<state id="215" st_id="215">

<operation id="1037" st_id="215" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="198">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="381" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0:27  %sum_weight_returnSquare_1_3 = fadd float %sum_weight_returnSquare_1_2, %acc_weight_returnSquare_load_6

]]></node>
<StgValue><ssdm name="sum_weight_returnSquare_1_3"/></StgValue>
</operation>

<operation id="1038" st_id="215" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="198">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="388" bw="32" op_0_bw="3">
<![CDATA[
.preheader.0:34  %acc_weight_returnSquare_load_7 = load float* %acc_weight_returnSquare_addr_7, align 16

]]></node>
<StgValue><ssdm name="acc_weight_returnSquare_load_7"/></StgValue>
</operation>

<operation id="1039" st_id="215" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="198">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="401" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0:47  %sum_weight_returnA_returnB_1_5 = fadd float %sum_weight_returnA_returnB_1_4, %acc_weight_returnA_returnB_loa_6

]]></node>
<StgValue><ssdm name="sum_weight_returnA_returnB_1_5"/></StgValue>
</operation>

<operation id="1040" st_id="215" stage="4" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="198">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="402" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0:48  %meanReturnB = fdiv float %sum_return_1_5, %tmp_3

]]></node>
<StgValue><ssdm name="meanReturnB"/></StgValue>
</operation>

<operation id="1041" st_id="215" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="198">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="411" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0:57  %tmp_42 = fmul float %meanReturnA, %sum_weight_return_1_5

]]></node>
<StgValue><ssdm name="tmp_42"/></StgValue>
</operation>
</state>

<state id="216" st_id="216">

<operation id="1042" st_id="216" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="199">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="381" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0:27  %sum_weight_returnSquare_1_3 = fadd float %sum_weight_returnSquare_1_2, %acc_weight_returnSquare_load_6

]]></node>
<StgValue><ssdm name="sum_weight_returnSquare_1_3"/></StgValue>
</operation>

<operation id="1043" st_id="216" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="199">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="388" bw="32" op_0_bw="3">
<![CDATA[
.preheader.0:34  %acc_weight_returnSquare_load_7 = load float* %acc_weight_returnSquare_addr_7, align 16

]]></node>
<StgValue><ssdm name="acc_weight_returnSquare_load_7"/></StgValue>
</operation>

<operation id="1044" st_id="216" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="199">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="401" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0:47  %sum_weight_returnA_returnB_1_5 = fadd float %sum_weight_returnA_returnB_1_4, %acc_weight_returnA_returnB_loa_6

]]></node>
<StgValue><ssdm name="sum_weight_returnA_returnB_1_5"/></StgValue>
</operation>

<operation id="1045" st_id="216" stage="3" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="199">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="402" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0:48  %meanReturnB = fdiv float %sum_return_1_5, %tmp_3

]]></node>
<StgValue><ssdm name="meanReturnB"/></StgValue>
</operation>

<operation id="1046" st_id="216" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="199">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="411" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0:57  %tmp_42 = fmul float %meanReturnA, %sum_weight_return_1_5

]]></node>
<StgValue><ssdm name="tmp_42"/></StgValue>
</operation>
</state>

<state id="217" st_id="217">

<operation id="1047" st_id="217" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="200">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="389" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0:35  %sum_weight_returnSquare_1_4 = fadd float %sum_weight_returnSquare_1_3, %acc_weight_returnSquare_load_7

]]></node>
<StgValue><ssdm name="sum_weight_returnSquare_1_4"/></StgValue>
</operation>

<operation id="1048" st_id="217" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="200">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="401" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0:47  %sum_weight_returnA_returnB_1_5 = fadd float %sum_weight_returnA_returnB_1_4, %acc_weight_returnA_returnB_loa_6

]]></node>
<StgValue><ssdm name="sum_weight_returnA_returnB_1_5"/></StgValue>
</operation>

<operation id="1049" st_id="217" stage="2" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="200">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="402" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0:48  %meanReturnB = fdiv float %sum_return_1_5, %tmp_3

]]></node>
<StgValue><ssdm name="meanReturnB"/></StgValue>
</operation>

<operation id="1050" st_id="217" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="200">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="411" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0:57  %tmp_42 = fmul float %meanReturnA, %sum_weight_return_1_5

]]></node>
<StgValue><ssdm name="tmp_42"/></StgValue>
</operation>
</state>

<state id="218" st_id="218">

<operation id="1051" st_id="218" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="201">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="389" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0:35  %sum_weight_returnSquare_1_4 = fadd float %sum_weight_returnSquare_1_3, %acc_weight_returnSquare_load_7

]]></node>
<StgValue><ssdm name="sum_weight_returnSquare_1_4"/></StgValue>
</operation>

<operation id="1052" st_id="218" stage="1" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="201">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="402" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0:48  %meanReturnB = fdiv float %sum_return_1_5, %tmp_3

]]></node>
<StgValue><ssdm name="meanReturnB"/></StgValue>
</operation>

<operation id="1053" st_id="218" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="201">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="412" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0:58  %tmp_43 = fsub float %sum_weight_returnA_returnB_1_5, %tmp_42

]]></node>
<StgValue><ssdm name="tmp_43"/></StgValue>
</operation>
</state>

<state id="219" st_id="219">

<operation id="1054" st_id="219" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="202">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="389" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0:35  %sum_weight_returnSquare_1_4 = fadd float %sum_weight_returnSquare_1_3, %acc_weight_returnSquare_load_7

]]></node>
<StgValue><ssdm name="sum_weight_returnSquare_1_4"/></StgValue>
</operation>

<operation id="1055" st_id="219" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="202">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="404" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0:50  %tmp_35 = fmul float %meanReturnB, 2.000000e+00

]]></node>
<StgValue><ssdm name="tmp_35"/></StgValue>
</operation>

<operation id="1056" st_id="219" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="202">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="412" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0:58  %tmp_43 = fsub float %sum_weight_returnA_returnB_1_5, %tmp_42

]]></node>
<StgValue><ssdm name="tmp_43"/></StgValue>
</operation>

<operation id="1057" st_id="219" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="202">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="413" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0:59  %tmp_44 = fmul float %meanReturnB, %sum_weight_returnA

]]></node>
<StgValue><ssdm name="tmp_44"/></StgValue>
</operation>
</state>

<state id="220" st_id="220">

<operation id="1058" st_id="220" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="203">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="389" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0:35  %sum_weight_returnSquare_1_4 = fadd float %sum_weight_returnSquare_1_3, %acc_weight_returnSquare_load_7

]]></node>
<StgValue><ssdm name="sum_weight_returnSquare_1_4"/></StgValue>
</operation>

<operation id="1059" st_id="220" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="203">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="396" bw="32" op_0_bw="3">
<![CDATA[
.preheader.0:42  %acc_weight_returnSquare_load_8 = load float* %acc_weight_returnSquare_addr_8, align 4

]]></node>
<StgValue><ssdm name="acc_weight_returnSquare_load_8"/></StgValue>
</operation>

<operation id="1060" st_id="220" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="203">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="404" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0:50  %tmp_35 = fmul float %meanReturnB, 2.000000e+00

]]></node>
<StgValue><ssdm name="tmp_35"/></StgValue>
</operation>

<operation id="1061" st_id="220" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="203">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="412" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0:58  %tmp_43 = fsub float %sum_weight_returnA_returnB_1_5, %tmp_42

]]></node>
<StgValue><ssdm name="tmp_43"/></StgValue>
</operation>

<operation id="1062" st_id="220" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="203">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="413" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0:59  %tmp_44 = fmul float %meanReturnB, %sum_weight_returnA

]]></node>
<StgValue><ssdm name="tmp_44"/></StgValue>
</operation>
</state>

<state id="221" st_id="221">

<operation id="1063" st_id="221" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="204">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="389" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0:35  %sum_weight_returnSquare_1_4 = fadd float %sum_weight_returnSquare_1_3, %acc_weight_returnSquare_load_7

]]></node>
<StgValue><ssdm name="sum_weight_returnSquare_1_4"/></StgValue>
</operation>

<operation id="1064" st_id="221" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="204">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="396" bw="32" op_0_bw="3">
<![CDATA[
.preheader.0:42  %acc_weight_returnSquare_load_8 = load float* %acc_weight_returnSquare_addr_8, align 4

]]></node>
<StgValue><ssdm name="acc_weight_returnSquare_load_8"/></StgValue>
</operation>

<operation id="1065" st_id="221" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="204">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="404" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0:50  %tmp_35 = fmul float %meanReturnB, 2.000000e+00

]]></node>
<StgValue><ssdm name="tmp_35"/></StgValue>
</operation>

<operation id="1066" st_id="221" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="204">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="412" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0:58  %tmp_43 = fsub float %sum_weight_returnA_returnB_1_5, %tmp_42

]]></node>
<StgValue><ssdm name="tmp_43"/></StgValue>
</operation>

<operation id="1067" st_id="221" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="204">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="413" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0:59  %tmp_44 = fmul float %meanReturnB, %sum_weight_returnA

]]></node>
<StgValue><ssdm name="tmp_44"/></StgValue>
</operation>
</state>

<state id="222" st_id="222">

<operation id="1068" st_id="222" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="205">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="397" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0:43  %sum_weight_returnSquare_1_5 = fadd float %sum_weight_returnSquare_1_4, %acc_weight_returnSquare_load_8

]]></node>
<StgValue><ssdm name="sum_weight_returnSquare_1_5"/></StgValue>
</operation>

<operation id="1069" st_id="222" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="205">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="404" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0:50  %tmp_35 = fmul float %meanReturnB, 2.000000e+00

]]></node>
<StgValue><ssdm name="tmp_35"/></StgValue>
</operation>

<operation id="1070" st_id="222" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="205">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="412" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0:58  %tmp_43 = fsub float %sum_weight_returnA_returnB_1_5, %tmp_42

]]></node>
<StgValue><ssdm name="tmp_43"/></StgValue>
</operation>

<operation id="1071" st_id="222" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="205">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="413" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0:59  %tmp_44 = fmul float %meanReturnB, %sum_weight_returnA

]]></node>
<StgValue><ssdm name="tmp_44"/></StgValue>
</operation>
</state>

<state id="223" st_id="223">

<operation id="1072" st_id="223" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="206">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="397" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0:43  %sum_weight_returnSquare_1_5 = fadd float %sum_weight_returnSquare_1_4, %acc_weight_returnSquare_load_8

]]></node>
<StgValue><ssdm name="sum_weight_returnSquare_1_5"/></StgValue>
</operation>

<operation id="1073" st_id="223" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="206">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="405" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0:51  %tmp_36 = fmul float %tmp_35, %sum_weight_return_1_5

]]></node>
<StgValue><ssdm name="tmp_36"/></StgValue>
</operation>

<operation id="1074" st_id="223" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="206">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="414" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0:60  %tmp_45 = fsub float %tmp_43, %tmp_44

]]></node>
<StgValue><ssdm name="tmp_45"/></StgValue>
</operation>
</state>

<state id="224" st_id="224">

<operation id="1075" st_id="224" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="207">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="397" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0:43  %sum_weight_returnSquare_1_5 = fadd float %sum_weight_returnSquare_1_4, %acc_weight_returnSquare_load_8

]]></node>
<StgValue><ssdm name="sum_weight_returnSquare_1_5"/></StgValue>
</operation>

<operation id="1076" st_id="224" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="207">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="405" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0:51  %tmp_36 = fmul float %tmp_35, %sum_weight_return_1_5

]]></node>
<StgValue><ssdm name="tmp_36"/></StgValue>
</operation>

<operation id="1077" st_id="224" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="207">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="414" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0:60  %tmp_45 = fsub float %tmp_43, %tmp_44

]]></node>
<StgValue><ssdm name="tmp_45"/></StgValue>
</operation>
</state>

<state id="225" st_id="225">

<operation id="1078" st_id="225" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="208">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="397" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0:43  %sum_weight_returnSquare_1_5 = fadd float %sum_weight_returnSquare_1_4, %acc_weight_returnSquare_load_8

]]></node>
<StgValue><ssdm name="sum_weight_returnSquare_1_5"/></StgValue>
</operation>

<operation id="1079" st_id="225" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="208">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="405" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0:51  %tmp_36 = fmul float %tmp_35, %sum_weight_return_1_5

]]></node>
<StgValue><ssdm name="tmp_36"/></StgValue>
</operation>

<operation id="1080" st_id="225" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="208">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="414" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0:60  %tmp_45 = fsub float %tmp_43, %tmp_44

]]></node>
<StgValue><ssdm name="tmp_45"/></StgValue>
</operation>
</state>

<state id="226" st_id="226">

<operation id="1081" st_id="226" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="209">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="397" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0:43  %sum_weight_returnSquare_1_5 = fadd float %sum_weight_returnSquare_1_4, %acc_weight_returnSquare_load_8

]]></node>
<StgValue><ssdm name="sum_weight_returnSquare_1_5"/></StgValue>
</operation>

<operation id="1082" st_id="226" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="209">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="405" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0:51  %tmp_36 = fmul float %tmp_35, %sum_weight_return_1_5

]]></node>
<StgValue><ssdm name="tmp_36"/></StgValue>
</operation>

<operation id="1083" st_id="226" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="209">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="414" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0:60  %tmp_45 = fsub float %tmp_43, %tmp_44

]]></node>
<StgValue><ssdm name="tmp_45"/></StgValue>
</operation>
</state>

<state id="227" st_id="227">

<operation id="1084" st_id="227" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="210">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="406" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0:52  %tmp_37 = fsub float %sum_weight_returnSquare_1_5, %tmp_36

]]></node>
<StgValue><ssdm name="tmp_37"/></StgValue>
</operation>

<operation id="1085" st_id="227" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="210">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="414" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0:60  %tmp_45 = fsub float %tmp_43, %tmp_44

]]></node>
<StgValue><ssdm name="tmp_45"/></StgValue>
</operation>
</state>

<state id="228" st_id="228">

<operation id="1086" st_id="228" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="211">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="406" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0:52  %tmp_37 = fsub float %sum_weight_returnSquare_1_5, %tmp_36

]]></node>
<StgValue><ssdm name="tmp_37"/></StgValue>
</operation>

<operation id="1087" st_id="228" stage="16" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="211">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="415" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0:61  %tmp_46 = fdiv float %tmp_45, %sum_weight

]]></node>
<StgValue><ssdm name="tmp_46"/></StgValue>
</operation>
</state>

<state id="229" st_id="229">

<operation id="1088" st_id="229" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="212">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="406" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0:52  %tmp_37 = fsub float %sum_weight_returnSquare_1_5, %tmp_36

]]></node>
<StgValue><ssdm name="tmp_37"/></StgValue>
</operation>

<operation id="1089" st_id="229" stage="15" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="212">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="415" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0:61  %tmp_46 = fdiv float %tmp_45, %sum_weight

]]></node>
<StgValue><ssdm name="tmp_46"/></StgValue>
</operation>
</state>

<state id="230" st_id="230">

<operation id="1090" st_id="230" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="213">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="406" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0:52  %tmp_37 = fsub float %sum_weight_returnSquare_1_5, %tmp_36

]]></node>
<StgValue><ssdm name="tmp_37"/></StgValue>
</operation>

<operation id="1091" st_id="230" stage="14" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="213">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="415" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0:61  %tmp_46 = fdiv float %tmp_45, %sum_weight

]]></node>
<StgValue><ssdm name="tmp_46"/></StgValue>
</operation>
</state>

<state id="231" st_id="231">

<operation id="1092" st_id="231" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="214">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="406" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0:52  %tmp_37 = fsub float %sum_weight_returnSquare_1_5, %tmp_36

]]></node>
<StgValue><ssdm name="tmp_37"/></StgValue>
</operation>

<operation id="1093" st_id="231" stage="13" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="214">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="415" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0:61  %tmp_46 = fdiv float %tmp_45, %sum_weight

]]></node>
<StgValue><ssdm name="tmp_46"/></StgValue>
</operation>
</state>

<state id="232" st_id="232">

<operation id="1094" st_id="232" stage="16" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="215">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="407" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0:53  %tmp_38 = fdiv float %tmp_37, %sum_weight

]]></node>
<StgValue><ssdm name="tmp_38"/></StgValue>
</operation>

<operation id="1095" st_id="232" stage="12" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="215">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="415" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0:61  %tmp_46 = fdiv float %tmp_45, %sum_weight

]]></node>
<StgValue><ssdm name="tmp_46"/></StgValue>
</operation>
</state>

<state id="233" st_id="233">

<operation id="1096" st_id="233" stage="15" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="216">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="407" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0:53  %tmp_38 = fdiv float %tmp_37, %sum_weight

]]></node>
<StgValue><ssdm name="tmp_38"/></StgValue>
</operation>

<operation id="1097" st_id="233" stage="11" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="216">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="415" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0:61  %tmp_46 = fdiv float %tmp_45, %sum_weight

]]></node>
<StgValue><ssdm name="tmp_46"/></StgValue>
</operation>
</state>

<state id="234" st_id="234">

<operation id="1098" st_id="234" stage="14" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="217">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="407" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0:53  %tmp_38 = fdiv float %tmp_37, %sum_weight

]]></node>
<StgValue><ssdm name="tmp_38"/></StgValue>
</operation>

<operation id="1099" st_id="234" stage="10" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="217">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="415" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0:61  %tmp_46 = fdiv float %tmp_45, %sum_weight

]]></node>
<StgValue><ssdm name="tmp_46"/></StgValue>
</operation>
</state>

<state id="235" st_id="235">

<operation id="1100" st_id="235" stage="13" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="218">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="407" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0:53  %tmp_38 = fdiv float %tmp_37, %sum_weight

]]></node>
<StgValue><ssdm name="tmp_38"/></StgValue>
</operation>

<operation id="1101" st_id="235" stage="9" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="218">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="415" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0:61  %tmp_46 = fdiv float %tmp_45, %sum_weight

]]></node>
<StgValue><ssdm name="tmp_46"/></StgValue>
</operation>
</state>

<state id="236" st_id="236">

<operation id="1102" st_id="236" stage="12" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="219">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="407" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0:53  %tmp_38 = fdiv float %tmp_37, %sum_weight

]]></node>
<StgValue><ssdm name="tmp_38"/></StgValue>
</operation>

<operation id="1103" st_id="236" stage="8" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="219">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="415" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0:61  %tmp_46 = fdiv float %tmp_45, %sum_weight

]]></node>
<StgValue><ssdm name="tmp_46"/></StgValue>
</operation>
</state>

<state id="237" st_id="237">

<operation id="1104" st_id="237" stage="11" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="220">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="407" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0:53  %tmp_38 = fdiv float %tmp_37, %sum_weight

]]></node>
<StgValue><ssdm name="tmp_38"/></StgValue>
</operation>

<operation id="1105" st_id="237" stage="7" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="220">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="415" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0:61  %tmp_46 = fdiv float %tmp_45, %sum_weight

]]></node>
<StgValue><ssdm name="tmp_46"/></StgValue>
</operation>
</state>

<state id="238" st_id="238">

<operation id="1106" st_id="238" stage="10" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="221">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="407" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0:53  %tmp_38 = fdiv float %tmp_37, %sum_weight

]]></node>
<StgValue><ssdm name="tmp_38"/></StgValue>
</operation>

<operation id="1107" st_id="238" stage="6" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="221">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="415" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0:61  %tmp_46 = fdiv float %tmp_45, %sum_weight

]]></node>
<StgValue><ssdm name="tmp_46"/></StgValue>
</operation>
</state>

<state id="239" st_id="239">

<operation id="1108" st_id="239" stage="9" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="222">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="407" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0:53  %tmp_38 = fdiv float %tmp_37, %sum_weight

]]></node>
<StgValue><ssdm name="tmp_38"/></StgValue>
</operation>

<operation id="1109" st_id="239" stage="5" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="222">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="415" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0:61  %tmp_46 = fdiv float %tmp_45, %sum_weight

]]></node>
<StgValue><ssdm name="tmp_46"/></StgValue>
</operation>
</state>

<state id="240" st_id="240">

<operation id="1110" st_id="240" stage="8" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="223">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="407" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0:53  %tmp_38 = fdiv float %tmp_37, %sum_weight

]]></node>
<StgValue><ssdm name="tmp_38"/></StgValue>
</operation>

<operation id="1111" st_id="240" stage="4" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="223">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="415" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0:61  %tmp_46 = fdiv float %tmp_45, %sum_weight

]]></node>
<StgValue><ssdm name="tmp_46"/></StgValue>
</operation>

<operation id="1112" st_id="240" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="223">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="416" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0:62  %tmp_47 = fmul float %meanReturnA, %meanReturnB

]]></node>
<StgValue><ssdm name="tmp_47"/></StgValue>
</operation>
</state>

<state id="241" st_id="241">

<operation id="1113" st_id="241" stage="7" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="224">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="407" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0:53  %tmp_38 = fdiv float %tmp_37, %sum_weight

]]></node>
<StgValue><ssdm name="tmp_38"/></StgValue>
</operation>

<operation id="1114" st_id="241" stage="3" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="224">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="415" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0:61  %tmp_46 = fdiv float %tmp_45, %sum_weight

]]></node>
<StgValue><ssdm name="tmp_46"/></StgValue>
</operation>

<operation id="1115" st_id="241" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="224">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="416" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0:62  %tmp_47 = fmul float %meanReturnA, %meanReturnB

]]></node>
<StgValue><ssdm name="tmp_47"/></StgValue>
</operation>
</state>

<state id="242" st_id="242">

<operation id="1116" st_id="242" stage="6" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="407" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0:53  %tmp_38 = fdiv float %tmp_37, %sum_weight

]]></node>
<StgValue><ssdm name="tmp_38"/></StgValue>
</operation>

<operation id="1117" st_id="242" stage="2" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="415" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0:61  %tmp_46 = fdiv float %tmp_45, %sum_weight

]]></node>
<StgValue><ssdm name="tmp_46"/></StgValue>
</operation>

<operation id="1118" st_id="242" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="416" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0:62  %tmp_47 = fmul float %meanReturnA, %meanReturnB

]]></node>
<StgValue><ssdm name="tmp_47"/></StgValue>
</operation>
</state>

<state id="243" st_id="243">

<operation id="1119" st_id="243" stage="5" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="407" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0:53  %tmp_38 = fdiv float %tmp_37, %sum_weight

]]></node>
<StgValue><ssdm name="tmp_38"/></StgValue>
</operation>

<operation id="1120" st_id="243" stage="1" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="415" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0:61  %tmp_46 = fdiv float %tmp_45, %sum_weight

]]></node>
<StgValue><ssdm name="tmp_46"/></StgValue>
</operation>

<operation id="1121" st_id="243" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="416" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0:62  %tmp_47 = fmul float %meanReturnA, %meanReturnB

]]></node>
<StgValue><ssdm name="tmp_47"/></StgValue>
</operation>
</state>

<state id="244" st_id="244">

<operation id="1122" st_id="244" stage="4" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="407" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0:53  %tmp_38 = fdiv float %tmp_37, %sum_weight

]]></node>
<StgValue><ssdm name="tmp_38"/></StgValue>
</operation>

<operation id="1123" st_id="244" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="408" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0:54  %tmp_40 = fmul float %meanReturnB, %meanReturnB

]]></node>
<StgValue><ssdm name="tmp_40"/></StgValue>
</operation>

<operation id="1124" st_id="244" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="417" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0:63  %covariance = fadd float %tmp_46, %tmp_47

]]></node>
<StgValue><ssdm name="covariance"/></StgValue>
</operation>
</state>

<state id="245" st_id="245">

<operation id="1125" st_id="245" stage="3" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="228">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="407" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0:53  %tmp_38 = fdiv float %tmp_37, %sum_weight

]]></node>
<StgValue><ssdm name="tmp_38"/></StgValue>
</operation>

<operation id="1126" st_id="245" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="228">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="408" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0:54  %tmp_40 = fmul float %meanReturnB, %meanReturnB

]]></node>
<StgValue><ssdm name="tmp_40"/></StgValue>
</operation>

<operation id="1127" st_id="245" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="228">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="417" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0:63  %covariance = fadd float %tmp_46, %tmp_47

]]></node>
<StgValue><ssdm name="covariance"/></StgValue>
</operation>
</state>

<state id="246" st_id="246">

<operation id="1128" st_id="246" stage="2" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="229">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="407" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0:53  %tmp_38 = fdiv float %tmp_37, %sum_weight

]]></node>
<StgValue><ssdm name="tmp_38"/></StgValue>
</operation>

<operation id="1129" st_id="246" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="229">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="408" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0:54  %tmp_40 = fmul float %meanReturnB, %meanReturnB

]]></node>
<StgValue><ssdm name="tmp_40"/></StgValue>
</operation>

<operation id="1130" st_id="246" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="229">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="417" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0:63  %covariance = fadd float %tmp_46, %tmp_47

]]></node>
<StgValue><ssdm name="covariance"/></StgValue>
</operation>
</state>

<state id="247" st_id="247">

<operation id="1131" st_id="247" stage="1" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="230">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="407" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0:53  %tmp_38 = fdiv float %tmp_37, %sum_weight

]]></node>
<StgValue><ssdm name="tmp_38"/></StgValue>
</operation>

<operation id="1132" st_id="247" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="230">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="408" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0:54  %tmp_40 = fmul float %meanReturnB, %meanReturnB

]]></node>
<StgValue><ssdm name="tmp_40"/></StgValue>
</operation>

<operation id="1133" st_id="247" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="230">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="417" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0:63  %covariance = fadd float %tmp_46, %tmp_47

]]></node>
<StgValue><ssdm name="covariance"/></StgValue>
</operation>
</state>

<state id="248" st_id="248">

<operation id="1134" st_id="248" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="231">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="409" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0:55  %tmp_41 = fadd float %tmp_38, %tmp_40

]]></node>
<StgValue><ssdm name="tmp_41"/></StgValue>
</operation>

<operation id="1135" st_id="248" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="231">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="417" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0:63  %covariance = fadd float %tmp_46, %tmp_47

]]></node>
<StgValue><ssdm name="covariance"/></StgValue>
</operation>
</state>

<state id="249" st_id="249">

<operation id="1136" st_id="249" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="232">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="409" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0:55  %tmp_41 = fadd float %tmp_38, %tmp_40

]]></node>
<StgValue><ssdm name="tmp_41"/></StgValue>
</operation>
</state>

<state id="250" st_id="250">

<operation id="1137" st_id="250" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="233">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="409" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0:55  %tmp_41 = fadd float %tmp_38, %tmp_40

]]></node>
<StgValue><ssdm name="tmp_41"/></StgValue>
</operation>
</state>

<state id="251" st_id="251">

<operation id="1138" st_id="251" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="234">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="409" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0:55  %tmp_41 = fadd float %tmp_38, %tmp_40

]]></node>
<StgValue><ssdm name="tmp_41"/></StgValue>
</operation>
</state>

<state id="252" st_id="252">

<operation id="1139" st_id="252" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="235">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="409" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0:55  %tmp_41 = fadd float %tmp_38, %tmp_40

]]></node>
<StgValue><ssdm name="tmp_41"/></StgValue>
</operation>
</state>

<state id="253" st_id="253">

<operation id="1140" st_id="253" stage="16" lat="16">
<core>FSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="236">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="403" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0:49  %volatilityA = call float @llvm.sqrt.f32(float %tmp_12)

]]></node>
<StgValue><ssdm name="volatilityA"/></StgValue>
</operation>

<operation id="1141" st_id="253" stage="16" lat="16">
<core>FSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="236">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="410" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0:56  %volatilityB = call float @llvm.sqrt.f32(float %tmp_41)

]]></node>
<StgValue><ssdm name="volatilityB"/></StgValue>
</operation>
</state>

<state id="254" st_id="254">

<operation id="1142" st_id="254" stage="15" lat="16">
<core>FSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="237">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="403" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0:49  %volatilityA = call float @llvm.sqrt.f32(float %tmp_12)

]]></node>
<StgValue><ssdm name="volatilityA"/></StgValue>
</operation>

<operation id="1143" st_id="254" stage="15" lat="16">
<core>FSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="237">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="410" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0:56  %volatilityB = call float @llvm.sqrt.f32(float %tmp_41)

]]></node>
<StgValue><ssdm name="volatilityB"/></StgValue>
</operation>
</state>

<state id="255" st_id="255">

<operation id="1144" st_id="255" stage="14" lat="16">
<core>FSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="238">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="403" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0:49  %volatilityA = call float @llvm.sqrt.f32(float %tmp_12)

]]></node>
<StgValue><ssdm name="volatilityA"/></StgValue>
</operation>

<operation id="1145" st_id="255" stage="14" lat="16">
<core>FSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="238">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="410" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0:56  %volatilityB = call float @llvm.sqrt.f32(float %tmp_41)

]]></node>
<StgValue><ssdm name="volatilityB"/></StgValue>
</operation>
</state>

<state id="256" st_id="256">

<operation id="1146" st_id="256" stage="13" lat="16">
<core>FSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="239">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="403" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0:49  %volatilityA = call float @llvm.sqrt.f32(float %tmp_12)

]]></node>
<StgValue><ssdm name="volatilityA"/></StgValue>
</operation>

<operation id="1147" st_id="256" stage="13" lat="16">
<core>FSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="239">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="410" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0:56  %volatilityB = call float @llvm.sqrt.f32(float %tmp_41)

]]></node>
<StgValue><ssdm name="volatilityB"/></StgValue>
</operation>
</state>

<state id="257" st_id="257">

<operation id="1148" st_id="257" stage="12" lat="16">
<core>FSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="240">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="403" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0:49  %volatilityA = call float @llvm.sqrt.f32(float %tmp_12)

]]></node>
<StgValue><ssdm name="volatilityA"/></StgValue>
</operation>

<operation id="1149" st_id="257" stage="12" lat="16">
<core>FSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="240">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="410" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0:56  %volatilityB = call float @llvm.sqrt.f32(float %tmp_41)

]]></node>
<StgValue><ssdm name="volatilityB"/></StgValue>
</operation>
</state>

<state id="258" st_id="258">

<operation id="1150" st_id="258" stage="11" lat="16">
<core>FSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="241">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="403" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0:49  %volatilityA = call float @llvm.sqrt.f32(float %tmp_12)

]]></node>
<StgValue><ssdm name="volatilityA"/></StgValue>
</operation>

<operation id="1151" st_id="258" stage="11" lat="16">
<core>FSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="241">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="410" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0:56  %volatilityB = call float @llvm.sqrt.f32(float %tmp_41)

]]></node>
<StgValue><ssdm name="volatilityB"/></StgValue>
</operation>
</state>

<state id="259" st_id="259">

<operation id="1152" st_id="259" stage="10" lat="16">
<core>FSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="242">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="403" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0:49  %volatilityA = call float @llvm.sqrt.f32(float %tmp_12)

]]></node>
<StgValue><ssdm name="volatilityA"/></StgValue>
</operation>

<operation id="1153" st_id="259" stage="10" lat="16">
<core>FSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="242">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="410" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0:56  %volatilityB = call float @llvm.sqrt.f32(float %tmp_41)

]]></node>
<StgValue><ssdm name="volatilityB"/></StgValue>
</operation>
</state>

<state id="260" st_id="260">

<operation id="1154" st_id="260" stage="9" lat="16">
<core>FSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="243">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="403" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0:49  %volatilityA = call float @llvm.sqrt.f32(float %tmp_12)

]]></node>
<StgValue><ssdm name="volatilityA"/></StgValue>
</operation>

<operation id="1155" st_id="260" stage="9" lat="16">
<core>FSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="243">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="410" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0:56  %volatilityB = call float @llvm.sqrt.f32(float %tmp_41)

]]></node>
<StgValue><ssdm name="volatilityB"/></StgValue>
</operation>
</state>

<state id="261" st_id="261">

<operation id="1156" st_id="261" stage="8" lat="16">
<core>FSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="244">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="403" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0:49  %volatilityA = call float @llvm.sqrt.f32(float %tmp_12)

]]></node>
<StgValue><ssdm name="volatilityA"/></StgValue>
</operation>

<operation id="1157" st_id="261" stage="8" lat="16">
<core>FSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="244">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="410" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0:56  %volatilityB = call float @llvm.sqrt.f32(float %tmp_41)

]]></node>
<StgValue><ssdm name="volatilityB"/></StgValue>
</operation>
</state>

<state id="262" st_id="262">

<operation id="1158" st_id="262" stage="7" lat="16">
<core>FSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="245">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="403" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0:49  %volatilityA = call float @llvm.sqrt.f32(float %tmp_12)

]]></node>
<StgValue><ssdm name="volatilityA"/></StgValue>
</operation>

<operation id="1159" st_id="262" stage="7" lat="16">
<core>FSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="245">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="410" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0:56  %volatilityB = call float @llvm.sqrt.f32(float %tmp_41)

]]></node>
<StgValue><ssdm name="volatilityB"/></StgValue>
</operation>
</state>

<state id="263" st_id="263">

<operation id="1160" st_id="263" stage="6" lat="16">
<core>FSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="246">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="403" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0:49  %volatilityA = call float @llvm.sqrt.f32(float %tmp_12)

]]></node>
<StgValue><ssdm name="volatilityA"/></StgValue>
</operation>

<operation id="1161" st_id="263" stage="6" lat="16">
<core>FSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="246">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="410" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0:56  %volatilityB = call float @llvm.sqrt.f32(float %tmp_41)

]]></node>
<StgValue><ssdm name="volatilityB"/></StgValue>
</operation>
</state>

<state id="264" st_id="264">

<operation id="1162" st_id="264" stage="5" lat="16">
<core>FSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="247">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="403" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0:49  %volatilityA = call float @llvm.sqrt.f32(float %tmp_12)

]]></node>
<StgValue><ssdm name="volatilityA"/></StgValue>
</operation>

<operation id="1163" st_id="264" stage="5" lat="16">
<core>FSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="247">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="410" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0:56  %volatilityB = call float @llvm.sqrt.f32(float %tmp_41)

]]></node>
<StgValue><ssdm name="volatilityB"/></StgValue>
</operation>
</state>

<state id="265" st_id="265">

<operation id="1164" st_id="265" stage="4" lat="16">
<core>FSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="248">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="403" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0:49  %volatilityA = call float @llvm.sqrt.f32(float %tmp_12)

]]></node>
<StgValue><ssdm name="volatilityA"/></StgValue>
</operation>

<operation id="1165" st_id="265" stage="4" lat="16">
<core>FSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="248">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="410" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0:56  %volatilityB = call float @llvm.sqrt.f32(float %tmp_41)

]]></node>
<StgValue><ssdm name="volatilityB"/></StgValue>
</operation>
</state>

<state id="266" st_id="266">

<operation id="1166" st_id="266" stage="3" lat="16">
<core>FSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="249">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="403" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0:49  %volatilityA = call float @llvm.sqrt.f32(float %tmp_12)

]]></node>
<StgValue><ssdm name="volatilityA"/></StgValue>
</operation>

<operation id="1167" st_id="266" stage="3" lat="16">
<core>FSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="249">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="410" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0:56  %volatilityB = call float @llvm.sqrt.f32(float %tmp_41)

]]></node>
<StgValue><ssdm name="volatilityB"/></StgValue>
</operation>
</state>

<state id="267" st_id="267">

<operation id="1168" st_id="267" stage="2" lat="16">
<core>FSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="250">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="403" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0:49  %volatilityA = call float @llvm.sqrt.f32(float %tmp_12)

]]></node>
<StgValue><ssdm name="volatilityA"/></StgValue>
</operation>

<operation id="1169" st_id="267" stage="2" lat="16">
<core>FSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="250">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="410" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0:56  %volatilityB = call float @llvm.sqrt.f32(float %tmp_41)

]]></node>
<StgValue><ssdm name="volatilityB"/></StgValue>
</operation>
</state>

<state id="268" st_id="268">

<operation id="1170" st_id="268" stage="1" lat="16">
<core>FSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="251">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="403" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0:49  %volatilityA = call float @llvm.sqrt.f32(float %tmp_12)

]]></node>
<StgValue><ssdm name="volatilityA"/></StgValue>
</operation>

<operation id="1171" st_id="268" stage="1" lat="16">
<core>FSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="251">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="410" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0:56  %volatilityB = call float @llvm.sqrt.f32(float %tmp_41)

]]></node>
<StgValue><ssdm name="volatilityB"/></StgValue>
</operation>
</state>

<state id="269" st_id="269">

<operation id="1172" st_id="269" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="252">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="418" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0:64  %tmp_48 = fmul float %volatilityA, %volatilityB

]]></node>
<StgValue><ssdm name="tmp_48"/></StgValue>
</operation>
</state>

<state id="270" st_id="270">

<operation id="1173" st_id="270" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="253">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="418" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0:64  %tmp_48 = fmul float %volatilityA, %volatilityB

]]></node>
<StgValue><ssdm name="tmp_48"/></StgValue>
</operation>
</state>

<state id="271" st_id="271">

<operation id="1174" st_id="271" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="254">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="418" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0:64  %tmp_48 = fmul float %volatilityA, %volatilityB

]]></node>
<StgValue><ssdm name="tmp_48"/></StgValue>
</operation>
</state>

<state id="272" st_id="272">

<operation id="1175" st_id="272" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="255">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="418" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0:64  %tmp_48 = fmul float %volatilityA, %volatilityB

]]></node>
<StgValue><ssdm name="tmp_48"/></StgValue>
</operation>
</state>

<state id="273" st_id="273">

<operation id="1176" st_id="273" stage="16" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="256">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="419" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0:65  %corr_temp = fdiv float %covariance, %tmp_48

]]></node>
<StgValue><ssdm name="corr_temp"/></StgValue>
</operation>
</state>

<state id="274" st_id="274">

<operation id="1177" st_id="274" stage="15" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="257">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="419" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0:65  %corr_temp = fdiv float %covariance, %tmp_48

]]></node>
<StgValue><ssdm name="corr_temp"/></StgValue>
</operation>
</state>

<state id="275" st_id="275">

<operation id="1178" st_id="275" stage="14" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="258">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="419" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0:65  %corr_temp = fdiv float %covariance, %tmp_48

]]></node>
<StgValue><ssdm name="corr_temp"/></StgValue>
</operation>
</state>

<state id="276" st_id="276">

<operation id="1179" st_id="276" stage="13" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="259">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="419" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0:65  %corr_temp = fdiv float %covariance, %tmp_48

]]></node>
<StgValue><ssdm name="corr_temp"/></StgValue>
</operation>
</state>

<state id="277" st_id="277">

<operation id="1180" st_id="277" stage="12" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="260">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="419" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0:65  %corr_temp = fdiv float %covariance, %tmp_48

]]></node>
<StgValue><ssdm name="corr_temp"/></StgValue>
</operation>
</state>

<state id="278" st_id="278">

<operation id="1181" st_id="278" stage="11" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="261">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="419" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0:65  %corr_temp = fdiv float %covariance, %tmp_48

]]></node>
<StgValue><ssdm name="corr_temp"/></StgValue>
</operation>
</state>

<state id="279" st_id="279">

<operation id="1182" st_id="279" stage="10" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="262">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="419" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0:65  %corr_temp = fdiv float %covariance, %tmp_48

]]></node>
<StgValue><ssdm name="corr_temp"/></StgValue>
</operation>
</state>

<state id="280" st_id="280">

<operation id="1183" st_id="280" stage="9" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="263">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="419" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0:65  %corr_temp = fdiv float %covariance, %tmp_48

]]></node>
<StgValue><ssdm name="corr_temp"/></StgValue>
</operation>
</state>

<state id="281" st_id="281">

<operation id="1184" st_id="281" stage="8" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="419" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0:65  %corr_temp = fdiv float %covariance, %tmp_48

]]></node>
<StgValue><ssdm name="corr_temp"/></StgValue>
</operation>
</state>

<state id="282" st_id="282">

<operation id="1185" st_id="282" stage="7" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="265">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="419" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0:65  %corr_temp = fdiv float %covariance, %tmp_48

]]></node>
<StgValue><ssdm name="corr_temp"/></StgValue>
</operation>
</state>

<state id="283" st_id="283">

<operation id="1186" st_id="283" stage="6" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="266">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="419" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0:65  %corr_temp = fdiv float %covariance, %tmp_48

]]></node>
<StgValue><ssdm name="corr_temp"/></StgValue>
</operation>
</state>

<state id="284" st_id="284">

<operation id="1187" st_id="284" stage="5" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="267">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="419" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0:65  %corr_temp = fdiv float %covariance, %tmp_48

]]></node>
<StgValue><ssdm name="corr_temp"/></StgValue>
</operation>
</state>

<state id="285" st_id="285">

<operation id="1188" st_id="285" stage="4" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="268">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="419" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0:65  %corr_temp = fdiv float %covariance, %tmp_48

]]></node>
<StgValue><ssdm name="corr_temp"/></StgValue>
</operation>
</state>

<state id="286" st_id="286">

<operation id="1189" st_id="286" stage="3" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="269">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="419" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0:65  %corr_temp = fdiv float %covariance, %tmp_48

]]></node>
<StgValue><ssdm name="corr_temp"/></StgValue>
</operation>
</state>

<state id="287" st_id="287">

<operation id="1190" st_id="287" stage="2" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="270">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="419" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0:65  %corr_temp = fdiv float %covariance, %tmp_48

]]></node>
<StgValue><ssdm name="corr_temp"/></StgValue>
</operation>
</state>

<state id="288" st_id="288">

<operation id="1191" st_id="288" stage="1" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="271">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="419" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0:65  %corr_temp = fdiv float %covariance, %tmp_48

]]></node>
<StgValue><ssdm name="corr_temp"/></StgValue>
</operation>

<operation id="1192" st_id="288" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="271">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="420" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="8">
<![CDATA[
.preheader.0:66  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1193" st_id="288" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="271">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="421" bw="32" op_0_bw="32">
<![CDATA[
.preheader.0:67  %val_assign = bitcast float %corr_temp to i32

]]></node>
<StgValue><ssdm name="val_assign"/></StgValue>
</operation>

<operation id="1194" st_id="288" stage="1" lat="1">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="271">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="423" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="4" op_3_bw="4" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="32" op_9_bw="4" op_10_bw="4" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1">
<![CDATA[
.preheader.0:69  call void @_ssdm_op_Write.axis.volatile.i32P.i4P.i4P.i1P.i1P.i1P.i1P(i32* %out_correlation_data_V, i4* %out_correlation_keep_V, i4* %out_correlation_strb_V, i1* %out_correlation_user_V, i1* %out_correlation_last_V, i1* %out_correlation_id_V, i1* %out_correlation_dest_V, i32 %val_assign, i4 -1, i4 1, i1 false, i1 %tmp_49, i1 false, i1 false)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1195" st_id="288" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="271">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="424" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0:70  %empty_14 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str7, i32 %tmp_30)

]]></node>
<StgValue><ssdm name="empty_14"/></StgValue>
</operation>

<operation id="1196" st_id="288" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="271">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="426" bw="0" op_0_bw="0">
<![CDATA[
.preheader.0:72  br label %.preheader147

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
