/*
 * dts file for Xilinx ZynqMP
 *
 * (C) Copyright 2014-2022 Xilinx, Inc.
 * (C) Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
 *
 * Michal Simek <michal.simek@xilinx.com>
 *
 * This program is free software; you can redistribute it and/or
 * modify it under the terms of the GNU General Public License as
 * published by the Free Software Foundation; either version 2 of
 * the License, or (at your option) any later version.
 */

/dts-v1/;

/ {
        compatible = "xlnx,zuboard_1cg";
        #address-cells = <0x2>;
        #size-cells = <0x2>;
        model = "Xilinx ZynqMP";
        board = "zuboard_1cg";
        device_id = "xczu1cg";
        slrcount = <0x1>;
        pruned-sdt = <0x1>;

        options {

                u-boot {
                        compatible = "u-boot,config";
                        bootscr-address = <0x0 0x20000000>;
                };
        };

        cpus_a53: cpus-a53@0 {
                #address-cells = <0x1>;
                #size-cells = <0x0>;
                compatible = "cpus,cluster";
                address-map = <0x0 0xf0000000 &amba 0x0 0xf0000000 0x0 0x10000000>,
                 <0x0 0x0 &zynqmp_reset 0x0 0x0 0x0 0x0>,
                 <0x0 0x0 &pinctrl0 0x0 0x0 0x0 0x0>,
                 <0x0 0xffa50800 &ams_ps 0x0 0xffa50800 0x0 0x400>,
                 <0x0 0xffa50c00 &ams_pl 0x0 0xffa50c00 0x0 0x400>,
                 <0x0 0xfffc0000 &psu_ocm_ram_0_memory 0x0 0xfffc0000 0x0 0x40000>,
                 <0x0 0xff300000 &ipi0 0x0 0xff300000 0x0 0x10000>,
                 <0x0 0x0 &psu_ddr_0_memory 0x0 0x0 0x0 0x3ff00000>,
                 <0x0 0xa0000000 &axi_gpio_0 0x0 0xa0000000 0x0 0x10000>,
                 <0x0 0xa0010000 &axi_quad_spi_0 0x0 0xa0010000 0x0 0x10000>,
                 <0x0 0xa0020000 &axi_iic_0 0x0 0xa0020000 0x0 0x10000>,
                 <0x0 0xa0030000 &axi_gpio_1 0x0 0xa0030000 0x0 0x10000>,
                 <0x0 0xf9010000 &gic_a53 0x0 0xf9010000 0x0 0x70000>,
                 <0x0 0xffa80000 &lpd_dma_chan1 0x0 0xffa80000 0x0 0x10000>,
                 <0x0 0xffa90000 &lpd_dma_chan2 0x0 0xffa90000 0x0 0x10000>,
                 <0x0 0xffaa0000 &lpd_dma_chan3 0x0 0xffaa0000 0x0 0x10000>,
                 <0x0 0xffab0000 &lpd_dma_chan4 0x0 0xffab0000 0x0 0x10000>,
                 <0x0 0xffac0000 &lpd_dma_chan5 0x0 0xffac0000 0x0 0x10000>,
                 <0x0 0xffad0000 &lpd_dma_chan6 0x0 0xffad0000 0x0 0x10000>,
                 <0x0 0xffae0000 &lpd_dma_chan7 0x0 0xffae0000 0x0 0x10000>,
                 <0x0 0xffaf0000 &lpd_dma_chan8 0x0 0xffaf0000 0x0 0x10000>,
                 <0x0 0xfd360000 &psu_afi_0 0x0 0xfd360000 0x0 0x10000>,
                 <0x0 0xfd370000 &psu_afi_1 0x0 0xfd370000 0x0 0x10000>,
                 <0x0 0xfd380000 &psu_afi_2 0x0 0xfd380000 0x0 0x10000>,
                 <0x0 0xfd390000 &psu_afi_3 0x0 0xfd390000 0x0 0x10000>,
                 <0x0 0xfd3a0000 &psu_afi_4 0x0 0xfd3a0000 0x0 0x10000>,
                 <0x0 0xfd3b0000 &psu_afi_5 0x0 0xfd3b0000 0x0 0x10000>,
                 <0x0 0xff9b0000 &psu_afi_6 0x0 0xff9b0000 0x0 0x10000>,
                 <0x0 0xffa50000 &xilinx_ams 0x0 0xffa50000 0x0 0x10000>,
                 <0x0 0xfd0b0000 &perf_monitor_ddr 0x0 0xfd0b0000 0x0 0x10000>,
                 <0x0 0xffa00000 &perf_monitor_ocm 0x0 0xffa00000 0x0 0x10000>,
                 <0x0 0xffa10000 &perf_monitor_lpd 0x0 0xffa10000 0x0 0x10000>,
                 <0x0 0xfd490000 &perf_monitor_cci 0x0 0xfd490000 0x0 0x10000>,
                 <0x0 0xfd5c0000 &psu_apu 0x0 0xfd5c0000 0x0 0x10000>,
                 <0x0 0xfd6e0000 &psu_cci_gpv 0x0 0xfd6e0000 0x0 0x10000>,
                 <0x0 0xfd5e0000 &psu_cci_reg 0x0 0xfd5e0000 0x0 0x10000>,
                 <0x0 0xfe800000 &coresight_0 0x0 0xfe800000 0x0 0x800000>,
                 <0x0 0xfd1a0000 &psu_crf_apb 0x0 0xfd1a0000 0x0 0x140000>,
                 <0x0 0xff5e0000 &psu_crl_apb 0x0 0xff5e0000 0x0 0x280000>,
                 <0x0 0xffca0000 &psu_csu_0 0x0 0xffca0000 0x0 0x10000>,
                 <0x0 0xffc80000 &csudma_0 0x0 0xffc80000 0x0 0x20000>,
                 <0x0 0xff380000 &psu_ctrl_ipi 0x0 0xff380000 0x0 0x80000>,
                 <0x0 0xfd080000 &psu_ddr_phy 0x0 0xfd080000 0x0 0x10000>,
                 <0x0 0xfd090000 &psu_ddr_qos_ctrl 0x0 0xfd090000 0x0 0x10000>,
                 <0x0 0xfd000000 &psu_ddr_xmpu0_cfg 0x0 0xfd000000 0x0 0x10000>,
                 <0x0 0xfd010000 &psu_ddr_xmpu1_cfg 0x0 0xfd010000 0x0 0x10000>,
                 <0x0 0xfd020000 &psu_ddr_xmpu2_cfg 0x0 0xfd020000 0x0 0x10000>,
                 <0x0 0xfd030000 &psu_ddr_xmpu3_cfg 0x0 0xfd030000 0x0 0x10000>,
                 <0x0 0xfd040000 &psu_ddr_xmpu4_cfg 0x0 0xfd040000 0x0 0x10000>,
                 <0x0 0xfd050000 &psu_ddr_xmpu5_cfg 0x0 0xfd050000 0x0 0x10000>,
                 <0x0 0xfd070000 &mc 0x0 0xfd070000 0x0 0x1000>,
                 <0x0 0xffcc0000 &psu_efuse 0x0 0xffcc0000 0x0 0x10000>,
                 <0x0 0xff0d0000 &gem2 0x0 0xff0d0000 0x0 0x10000>,
                 <0x0 0xfd700000 &psu_fpd_gpv 0x0 0xfd700000 0x0 0x100000>,
                 <0x0 0xfd610000 &psu_fpd_slcr 0x0 0xfd610000 0x0 0x80000>,
                 <0x0 0xfd690000 &psu_fpd_slcr_secure 0x0 0xfd690000 0x0 0x40000>,
                 <0x0 0xfd5d0000 &psu_fpd_xmpu_cfg 0x0 0xfd5d0000 0x0 0x10000>,
                 <0x0 0xfd4f0000 &psu_fpd_xmpu_sink 0x0 0xfd4f0000 0x0 0x10000>,
                 <0x0 0xfd500000 &fpd_dma_chan1 0x0 0xfd500000 0x0 0x10000>,
                 <0x0 0xfd510000 &fpd_dma_chan2 0x0 0xfd510000 0x0 0x10000>,
                 <0x0 0xfd520000 &fpd_dma_chan3 0x0 0xfd520000 0x0 0x10000>,
                 <0x0 0xfd530000 &fpd_dma_chan4 0x0 0xfd530000 0x0 0x10000>,
                 <0x0 0xfd540000 &fpd_dma_chan5 0x0 0xfd540000 0x0 0x10000>,
                 <0x0 0xfd550000 &fpd_dma_chan6 0x0 0xfd550000 0x0 0x10000>,
                 <0x0 0xfd560000 &fpd_dma_chan7 0x0 0xfd560000 0x0 0x10000>,
                 <0x0 0xfd570000 &fpd_dma_chan8 0x0 0xfd570000 0x0 0x10000>,
                 <0x0 0xff0a0000 &gpio 0x0 0xff0a0000 0x0 0x10000>,
                 <0x0 0xff030000 &i2c1 0x0 0xff030000 0x0 0x10000>,
                 <0x0 0xff250000 &psu_iou_scntr 0x0 0xff250000 0x0 0x10000>,
                 <0x0 0xff260000 &psu_iou_scntrs 0x0 0xff260000 0x0 0x10000>,
                 <0x0 0xff240000 &psu_iousecure_slcr 0x0 0xff240000 0x0 0x10000>,
                 <0x0 0xff180000 &psu_iouslcr_0 0x0 0xff180000 0x0 0xc0000>,
                 <0x0 0xff410000 &psu_lpd_slcr 0x0 0xff410000 0x0 0xa0000>,
                 <0x0 0xff4b0000 &psu_lpd_slcr_secure 0x0 0xff4b0000 0x0 0x30000>,
                 <0x0 0xff980000 &lpd_xppu 0x0 0xff980000 0x0 0x10000>,
                 <0x0 0xff9c0000 &psu_lpd_xppu_sink 0x0 0xff9c0000 0x0 0x10000>,
                 <0x0 0xffcf0000 &psu_mbistjtag 0x0 0xffcf0000 0x0 0x10000>,
                 <0x0 0xff990000 &psu_message_buffers 0x0 0xff990000 0x0 0x10000>,
                 <0x0 0xff960000 &ocm 0x0 0xff960000 0x0 0x10000>,
                 <0x0 0xffa70000 &psu_ocm_xmpu_cfg 0x0 0xffa70000 0x0 0x10000>,
                 <0x0 0xffd80000 &psu_pmu_global_0 0x0 0xffd80000 0x0 0x40000>,
                 <0x0 0xff0f0000 &qspi 0x0 0xff0f0000 0x0 0x10000>,
                 <0x0 0xc0000000 &psu_qspi_linear_0_memory 0x0 0xc0000000 0x0 0x20000000>,
                 <0x0 0xffe00000 &psu_r5_0_atcm_global 0x0 0xffe00000 0x0 0x10000>,
                 <0x0 0xffe20000 &psu_r5_0_btcm_global 0x0 0xffe20000 0x0 0x10000>,
                 <0x0 0xffe90000 &psu_r5_1_atcm_global 0x0 0xffe90000 0x0 0x10000>,
                 <0x0 0xffeb0000 &psu_r5_1_btcm_global 0x0 0xffeb0000 0x0 0x10000>,
                 <0x0 0xffe00000 &psu_r5_tcm_ram_global 0x0 0xffe00000 0x0 0x40000>,
                 <0x0 0xff9a0000 &psu_rpu 0x0 0xff9a0000 0x0 0x10000>,
                 <0x0 0xffce0000 &psu_rsa 0x0 0xffce0000 0x0 0x10000>,
                 <0x0 0xffa60000 &rtc 0x0 0xffa60000 0x0 0x10000>,
                 <0x0 0xff170000 &sdhci1 0x0 0xff170000 0x0 0x10000>,
                 <0x0 0xfd400000 &psgtr 0x0 0xfd400000 0x0 0x80000>,
                 <0x0 0xfd3d0000 &psu_siou 0x0 0xfd3d0000 0x0 0x10000>,
                 <0x0 0xfd800000 &smmu 0x0 0xfd800000 0x0 0x800000>,
                 <0x0 0xfd5f0000 &psu_smmu_reg 0x0 0xfd5f0000 0x0 0x10000>,
                 <0x0 0xff040000 &spi0 0x0 0xff040000 0x0 0x10000>,
                 <0x0 0xff110000 &ttc0 0x0 0xff110000 0x0 0x10000>,
                 <0x0 0xff120000 &ttc1 0x0 0xff120000 0x0 0x10000>,
                 <0x0 0xff130000 &ttc2 0x0 0xff130000 0x0 0x10000>,
                 <0x0 0xff140000 &ttc3 0x0 0xff140000 0x0 0x10000>,
                 <0x0 0xff000000 &uart0 0x0 0xff000000 0x0 0x10000>,
                 <0x0 0xff9e0000 &usb1 0x0 0xff9e0000 0x0 0x10000>,
                 <0x0 0xfe300000 &dwc3_1 0x0 0xfe300000 0x0 0x100000>,
                 <0x0 0xff150000 &lpd_watchdog 0x0 0xff150000 0x0 0x10000>,
                 <0x0 0xfd4d0000 &watchdog0 0x0 0xfd4d0000 0x0 0x10000>;
                #ranges-address-cells = <0x2>;
                #ranges-size-cells = <0x2>;
                phandle = <0x97>;

                psu_cortexa53_0: cpu@0 {
                        compatible = "arm,cortex-a53";
                        device_type = "cpu";
                        enable-method = "psci";
                        operating-points-v2 = <0x6c>;
                        reg = <0x0>;
                        cpu-idle-states = <0x6d>;
                        next-level-cache = <0x6e>;
                        clocks = <&zynqmp_clk 0xa>;
                        xlnx,psu-ep = <0x1>;
                        xlnx,rable = <0x0>;
                        xlnx,pss-video-ref-clk-freq = <0x1fc9f08>;
                        xlnx,ip-name = "psu_cortexa53";
                        xlnx,cpu-1x-clk-freq-hz = <0x0>;
                        xlnx,psu-silicon-version = <0x3>;
                        cpu-frequency = <0x47868c00>;
                        xlnx,cpu-clk-freq-hz = <0x47868c00>;
                        xlnx,pss-gt-ref-clk-freq = <0x1fc9f08>;
                        xlnx,pss-ref-clk-freq = <0x1fca055>;
                        bus-handle = <0x1>;
                        xlnx,pss-aux-ref-clk-freq = <0x1fc9f08>;
                        xlnx,psu-device = "PS8a";
                        xlnx,timestamp-clk-freq = <0x5f5e100>;
                        stamp-frequency = <0x5f5e100>;
                        xlnx,pss-alt-ref-clk-freq = <0x1fc9f08>;
                        phandle = <0x84>;
                };

                psu_cortexa53_1: cpu@1 {
                        compatible = "arm,cortex-a53";
                        device_type = "cpu";
                        enable-method = "psci";
                        reg = <0x1>;
                        operating-points-v2 = <0x6c>;
                        cpu-idle-states = <0x6d>;
                        next-level-cache = <0x6e>;
                        xlnx,psu-ep = <0x1>;
                        xlnx,rable = <0x0>;
                        xlnx,ip-name = "psu_cortexa53";
                        xlnx,cpu-1x-clk-freq-hz = <0x0>;
                        cpu-frequency = <0x47868c00>;
                        xlnx,cpu-clk-freq-hz = <0x47868c00>;
                        xlnx,psu-silicon-version = <0x3>;
                        xlnx,pss-ref-clk-freq = <0x1fca055>;
                        bus-handle = <0x1>;
                        xlnx,psu-device = "PS8a";
                        stamp-frequency = <0x5f5e100>;
                        xlnx,timestamp-clk-freq = <0x5f5e100>;
                        phandle = <0x85>;
                };

                psu_cortexa53_2: cpu@2 {
                        compatible = "arm,cortex-a53";
                        device_type = "cpu";
                        enable-method = "psci";
                        reg = <0x2>;
                        operating-points-v2 = <0x6c>;
                        cpu-idle-states = <0x6d>;
                        next-level-cache = <0x6e>;
                        phandle = <0x86>;
                };

                psu_cortexa53_3: cpu@3 {
                        compatible = "arm,cortex-a53";
                        device_type = "cpu";
                        enable-method = "psci";
                        reg = <0x3>;
                        operating-points-v2 = <0x6c>;
                        cpu-idle-states = <0x6d>;
                        next-level-cache = <0x6e>;
                        phandle = <0x87>;
                };

                L2: l2-cache {
                        compatible = "cache";
                        cache-level = <0x2>;
                        phandle = <0x6e>;
                };

                idle-states {
                        entry-method = "psci";

                        CPU_SLEEP_0: cpu-sleep-0 {
                                compatible = "arm,idle-state";
                                arm,psci-suspend-param = "@", "", "";
                                local-timer-stop;
                                entry-latency-us = <0x12c>;
                                exit-latency-us = <0x258>;
                                min-residency-us = <0x2710>;
                                phandle = <0x6d>;
                        };
                };
        };

        cpu_opp_table: opp-table-cpu {
                compatible = "operating-points-v2";
                opp-shared;
                phandle = <0x6c>;

                opp00 {
                        opp-hz = <0x0 0x47868bf4>;
                        opp-microvolt = <0xf4240>;
                        clock-latency-ns = <0x7a120>;
                };

                opp01 {
                        opp-hz = <0x0 0x23c345fa>;
                        opp-microvolt = <0xf4240>;
                        clock-latency-ns = <0x7a120>;
                };

                opp02 {
                        opp-hz = <0x0 0x17d783fc>;
                        opp-microvolt = <0xf4240>;
                        clock-latency-ns = <0x7a120>;
                };

                opp03 {
                        opp-hz = <0x0 0x11e1a2fd>;
                        opp-microvolt = <0xf4240>;
                        clock-latency-ns = <0x7a120>;
                };
        };

        zynqmp_ipi: zynqmp-ipi {
                bootph-all;
                compatible = "xlnx,zynqmp-ipi-mailbox";
                interrupt-parent = <&gic_a53>;
                interrupts = <0x0 0x23 0x4>;
                xlnx,ipi-id = <0x0>;
                #address-cells = <0x2>;
                #size-cells = <0x2>;
                ranges;
                phandle = <0x9e>;

                ipi_mailbox_pmu1: mailbox@ff9905c0 {
                        bootph-all;
                        reg = <0x0 0xff9905c0 0x0 0x20 0x0 0xff9905e0 0x0 0x20 0x0 0xff990e80 0x0 0x20 0x0 0xff990ea0 0x0 0x20>;
                        reg-names = "local_request_region", "local_response_region", "remote_request_region", "remote_response_region";
                        #mbox-cells = <0x1>;
                        xlnx,ipi-id = <0x4>;
                        phandle = <0x88>;
                };
        };

        pmu {
                compatible = "arm,armv8-pmuv3";
                interrupt-parent = <&gic_a53>;
                interrupts = <0x0 0x8f 0x4 0x0 0x90 0x4 0x0 0x91 0x4 0x0 0x92 0x4>;
                interrupt-affinity = <0x84 0x85 0x86 0x87>;
        };

        psci {
                compatible = "arm,psci-0.2";
                method = "smc";
        };

        firmware {

                zynqmp_firmware: zynqmp-firmware {
                        compatible = "xlnx,zynqmp-firmware";
                        bootph-all;
                        method = "smc";
                        #power-domain-cells = <0x1>;
                        phandle = <0x78>;

                        zynqmp_power: zynqmp-power {
                                bootph-all;
                                compatible = "xlnx,zynqmp-power";
                                interrupt-parent = <&gic_a53>;
                                interrupts = <0x0 0x23 0x4>;
                                mboxes = <0x88 0x0 0x88 0x1>;
                                mbox-names = "tx", "rx";
                                phandle = <0xa0>;
                        };

                        nvmem-firmware {
                                compatible = "xlnx,zynqmp-nvmem-fw";
                                #address-cells = <0x1>;
                                #size-cells = <0x1>;

                                soc_revision: soc-revision@0 {
                                        reg = <0x0 0x4>;
                                        phandle = <0xa1>;
                                };

                                efuse_dna: efuse-dna@c {
                                        reg = <0xc 0xc>;
                                        phandle = <0xa2>;
                                };

                                efuse_usr0: efuse-usr0@20 {
                                        reg = <0x20 0x4>;
                                        phandle = <0xa3>;
                                };

                                efuse_usr1: efuse-usr1@24 {
                                        reg = <0x24 0x4>;
                                        phandle = <0xa4>;
                                };

                                efuse_usr2: efuse-usr2@28 {
                                        reg = <0x28 0x4>;
                                        phandle = <0xa5>;
                                };

                                efuse_usr3: efuse-usr3@2c {
                                        reg = <0x2c 0x4>;
                                        phandle = <0xa6>;
                                };

                                efuse_usr4: efuse-usr4@30 {
                                        reg = <0x30 0x4>;
                                        phandle = <0xa7>;
                                };

                                efuse_usr5: efuse-usr5@34 {
                                        reg = <0x34 0x4>;
                                        phandle = <0xa8>;
                                };

                                efuse_usr6: efuse-usr6@38 {
                                        reg = <0x38 0x4>;
                                        phandle = <0xa9>;
                                };

                                efuse_usr7: efuse-usr7@3c {
                                        reg = <0x3c 0x4>;
                                        phandle = <0xaa>;
                                };

                                efuse_miscusr: efuse-miscusr@40 {
                                        reg = <0x40 0x4>;
                                        phandle = <0xab>;
                                };

                                efuse_chash: efuse-chash@50 {
                                        reg = <0x50 0x4>;
                                        phandle = <0xac>;
                                };

                                efuse_pufmisc: efuse-pufmisc@54 {
                                        reg = <0x54 0x4>;
                                        phandle = <0xad>;
                                };

                                efuse_sec: efuse-sec@58 {
                                        reg = <0x58 0x4>;
                                        phandle = <0xae>;
                                };

                                efuse_spkid: efuse-spkid@5c {
                                        reg = <0x5c 0x4>;
                                        phandle = <0xaf>;
                                };

                                efuse_aeskey: efuse-aeskey@60 {
                                        reg = <0x60 0x20>;
                                        phandle = <0xb0>;
                                };

                                efuse_ppk0hash: efuse-ppk0hash@a0 {
                                        reg = <0xa0 0x30>;
                                        phandle = <0xb1>;
                                };

                                efuse_ppk1hash: efuse-ppk1hash@d0 {
                                        reg = <0xd0 0x30>;
                                        phandle = <0xb2>;
                                };

                                efuse_pufuser: efuse-pufuser@100 {
                                        reg = <0x100 0x7f>;
                                        phandle = <0xb3>;
                                };
                        };

                        zynqmp_pcap: pcap {
                                compatible = "xlnx,zynqmp-pcap-fpga";
                                phandle = <0x8e>;
                        };

                        zynqmp_reset: reset-controller {
                                compatible = "xlnx,zynqmp-reset";
                                #reset-cells = <0x1>;
                                status = "okay";
                                phandle = <0x3>;
                        };

                        pinctrl0: pinctrl {
                                compatible = "xlnx,zynqmp-pinctrl";
                                status = "okay";
                                phandle = <0x4>;
                        };

                        modepin_gpio: gpio {
                                compatible = "xlnx,zynqmp-gpio-modepin";
                                gpio-controller;
                                #gpio-cells = <0x2>;
                                phandle = <0x91>;
                        };

                        zynqmp_clk: clock-controller {
                                bootph-all;
                                #clock-cells = <0x1>;
                                compatible = "xlnx,zynqmp-clk";
                                clocks = <&pss_ref_clk>,
                                 <&video_clk>,
                                 <&pss_alt_ref_clk>,
                                 <&aux_ref_clk>,
                                 <&gt_crx_ref_clk>;
                                clock-names = "pss_ref_clk", "video_clk", "pss_alt_ref_clk", "aux_ref_clk", "gt_crx_ref_clk";
                                phandle = <0x6f>;
                        };
                };
        };

        timer {
                compatible = "arm,armv8-timer";
                interrupt-parent = <&gic_a53>;
                interrupts = <0x1 0xd 0xf08 0x1 0xe 0xf08 0x1 0xb 0xf08 0x1 0xa 0xf08>;
        };

        edac {
                compatible = "arm,cortex-a53-edac";
        };

        fpga_full: fpga-full {
                compatible = "fpga-region";
                fpga-mgr = <0x8e>;
                #address-cells = <0x2>;
                #size-cells = <0x2>;
                ranges;
                phandle = <0xb4>;
        };

        amba_rpu: rpu-bus {
                compatible = "indirect-bus";
                #address-cells = <0x2>;
                #size-cells = <0x1>;
                phandle = <0x70>;
        };

        amba: axi {
                compatible = "simple-bus";
                bootph-all;
                #address-cells = <0x2>;
                #size-cells = <0x2>;
                ranges;
                interrupt-parent = <&gic_a53>;
                /* Proxy Interrupt Controller */
                phandle = <0x1>;

                fpd_dma_chan1: dma-controller@fd500000 {
                        status = "okay";
                        compatible = "xlnx,zynqmp-dma-1.0";
                        reg = <0x0 0xfd500000 0x0 0x1000>;
                        interrupt-parent = <&gic_a53>;
                        interrupts = <0x0 0x7c 0x4>;
                        clock-names = "clk_main", "clk_apb";
                        #dma-cells = <0x1>;
                        xlnx,bus-width = <0x80>;
                        iommus = <&smmu 0x14e8>;
                        power-domains = <0x78 0x2a>;
                        clocks = <&zynqmp_clk 0x13>,
                         <&zynqmp_clk 0x1f>;
                        xlnx,rable = <0x0>;
                        xlnx,interconnect-s-axi-masters = "psu_cortexa53_0.M_AXI_DP , & , psu_cortexa53_1.M_AXI_DP , & , psu_cortexa53_2.M_AXI_DP , & , psu_cortexa53_3.M_AXI_DP , & , psu_cortexr5_0.M_AXI_DP , & , psu_cortexr5_1.M_AXI_DP , & , psu_pmu_0.M_AXI_DP";
                        xlnx,ip-name = "psu_gdma";
                        xlnx,dma-mode = <0x0>;
                        xlnx,dma-type = <0x0>;
                        xlnx,name = "psu_gdma_0";
                        phandle = <0x3c>;
                };

                fpd_dma_chan2: dma-controller@fd510000 {
                        status = "okay";
                        compatible = "xlnx,zynqmp-dma-1.0";
                        reg = <0x0 0xfd510000 0x0 0x1000>;
                        interrupt-parent = <&gic_a53>;
                        interrupts = <0x0 0x7d 0x4>;
                        clock-names = "clk_main", "clk_apb";
                        #dma-cells = <0x1>;
                        xlnx,bus-width = <0x80>;
                        iommus = <&smmu 0x14e9>;
                        power-domains = <0x78 0x2a>;
                        clocks = <&zynqmp_clk 0x13>,
                         <&zynqmp_clk 0x1f>;
                        xlnx,rable = <0x0>;
                        xlnx,interconnect-s-axi-masters = "psu_cortexa53_0.M_AXI_DP , & , psu_cortexa53_1.M_AXI_DP , & , psu_cortexa53_2.M_AXI_DP , & , psu_cortexa53_3.M_AXI_DP , & , psu_cortexr5_0.M_AXI_DP , & , psu_cortexr5_1.M_AXI_DP , & , psu_pmu_0.M_AXI_DP";
                        xlnx,ip-name = "psu_gdma";
                        xlnx,dma-mode = <0x0>;
                        xlnx,dma-type = <0x0>;
                        xlnx,name = "psu_gdma_1";
                        phandle = <0x3d>;
                };

                fpd_dma_chan3: dma-controller@fd520000 {
                        status = "okay";
                        compatible = "xlnx,zynqmp-dma-1.0";
                        reg = <0x0 0xfd520000 0x0 0x1000>;
                        interrupt-parent = <&gic_a53>;
                        interrupts = <0x0 0x7e 0x4>;
                        clock-names = "clk_main", "clk_apb";
                        #dma-cells = <0x1>;
                        xlnx,bus-width = <0x80>;
                        iommus = <&smmu 0x14ea>;
                        power-domains = <0x78 0x2a>;
                        clocks = <&zynqmp_clk 0x13>,
                         <&zynqmp_clk 0x1f>;
                        xlnx,rable = <0x0>;
                        xlnx,interconnect-s-axi-masters = "psu_cortexa53_0.M_AXI_DP , & , psu_cortexa53_1.M_AXI_DP , & , psu_cortexa53_2.M_AXI_DP , & , psu_cortexa53_3.M_AXI_DP , & , psu_cortexr5_0.M_AXI_DP , & , psu_cortexr5_1.M_AXI_DP , & , psu_pmu_0.M_AXI_DP";
                        xlnx,ip-name = "psu_gdma";
                        xlnx,dma-mode = <0x0>;
                        xlnx,dma-type = <0x0>;
                        xlnx,name = "psu_gdma_2";
                        phandle = <0x3e>;
                };

                fpd_dma_chan4: dma-controller@fd530000 {
                        status = "okay";
                        compatible = "xlnx,zynqmp-dma-1.0";
                        reg = <0x0 0xfd530000 0x0 0x1000>;
                        interrupt-parent = <&gic_a53>;
                        interrupts = <0x0 0x7f 0x4>;
                        clock-names = "clk_main", "clk_apb";
                        #dma-cells = <0x1>;
                        xlnx,bus-width = <0x80>;
                        iommus = <&smmu 0x14eb>;
                        power-domains = <0x78 0x2a>;
                        clocks = <&zynqmp_clk 0x13>,
                         <&zynqmp_clk 0x1f>;
                        xlnx,rable = <0x0>;
                        xlnx,interconnect-s-axi-masters = "psu_cortexa53_0.M_AXI_DP , & , psu_cortexa53_1.M_AXI_DP , & , psu_cortexa53_2.M_AXI_DP , & , psu_cortexa53_3.M_AXI_DP , & , psu_cortexr5_0.M_AXI_DP , & , psu_cortexr5_1.M_AXI_DP , & , psu_pmu_0.M_AXI_DP";
                        xlnx,ip-name = "psu_gdma";
                        xlnx,dma-mode = <0x0>;
                        xlnx,dma-type = <0x0>;
                        xlnx,name = "psu_gdma_3";
                        phandle = <0x3f>;
                };

                fpd_dma_chan5: dma-controller@fd540000 {
                        status = "okay";
                        compatible = "xlnx,zynqmp-dma-1.0";
                        reg = <0x0 0xfd540000 0x0 0x1000>;
                        interrupt-parent = <&gic_a53>;
                        interrupts = <0x0 0x80 0x4>;
                        clock-names = "clk_main", "clk_apb";
                        #dma-cells = <0x1>;
                        xlnx,bus-width = <0x80>;
                        iommus = <&smmu 0x14ec>;
                        power-domains = <0x78 0x2a>;
                        clocks = <&zynqmp_clk 0x13>,
                         <&zynqmp_clk 0x1f>;
                        xlnx,rable = <0x0>;
                        xlnx,interconnect-s-axi-masters = "psu_cortexa53_0.M_AXI_DP , & , psu_cortexa53_1.M_AXI_DP , & , psu_cortexa53_2.M_AXI_DP , & , psu_cortexa53_3.M_AXI_DP , & , psu_cortexr5_0.M_AXI_DP , & , psu_cortexr5_1.M_AXI_DP , & , psu_pmu_0.M_AXI_DP";
                        xlnx,ip-name = "psu_gdma";
                        xlnx,dma-mode = <0x0>;
                        xlnx,dma-type = <0x0>;
                        xlnx,name = "psu_gdma_4";
                        phandle = <0x40>;
                };

                fpd_dma_chan6: dma-controller@fd550000 {
                        status = "okay";
                        compatible = "xlnx,zynqmp-dma-1.0";
                        reg = <0x0 0xfd550000 0x0 0x1000>;
                        interrupt-parent = <&gic_a53>;
                        interrupts = <0x0 0x81 0x4>;
                        clock-names = "clk_main", "clk_apb";
                        #dma-cells = <0x1>;
                        xlnx,bus-width = <0x80>;
                        iommus = <&smmu 0x14ed>;
                        power-domains = <0x78 0x2a>;
                        clocks = <&zynqmp_clk 0x13>,
                         <&zynqmp_clk 0x1f>;
                        xlnx,rable = <0x0>;
                        xlnx,interconnect-s-axi-masters = "psu_cortexa53_0.M_AXI_DP , & , psu_cortexa53_1.M_AXI_DP , & , psu_cortexa53_2.M_AXI_DP , & , psu_cortexa53_3.M_AXI_DP , & , psu_cortexr5_0.M_AXI_DP , & , psu_cortexr5_1.M_AXI_DP , & , psu_pmu_0.M_AXI_DP";
                        xlnx,ip-name = "psu_gdma";
                        xlnx,dma-mode = <0x0>;
                        xlnx,dma-type = <0x0>;
                        xlnx,name = "psu_gdma_5";
                        phandle = <0x41>;
                };

                fpd_dma_chan7: dma-controller@fd560000 {
                        status = "okay";
                        compatible = "xlnx,zynqmp-dma-1.0";
                        reg = <0x0 0xfd560000 0x0 0x1000>;
                        interrupt-parent = <&gic_a53>;
                        interrupts = <0x0 0x82 0x4>;
                        clock-names = "clk_main", "clk_apb";
                        #dma-cells = <0x1>;
                        xlnx,bus-width = <0x80>;
                        iommus = <&smmu 0x14ee>;
                        power-domains = <0x78 0x2a>;
                        clocks = <&zynqmp_clk 0x13>,
                         <&zynqmp_clk 0x1f>;
                        xlnx,rable = <0x0>;
                        xlnx,interconnect-s-axi-masters = "psu_cortexa53_0.M_AXI_DP , & , psu_cortexa53_1.M_AXI_DP , & , psu_cortexa53_2.M_AXI_DP , & , psu_cortexa53_3.M_AXI_DP , & , psu_cortexr5_0.M_AXI_DP , & , psu_cortexr5_1.M_AXI_DP , & , psu_pmu_0.M_AXI_DP";
                        xlnx,ip-name = "psu_gdma";
                        xlnx,dma-mode = <0x0>;
                        xlnx,dma-type = <0x0>;
                        xlnx,name = "psu_gdma_6";
                        phandle = <0x42>;
                };

                fpd_dma_chan8: dma-controller@fd570000 {
                        status = "okay";
                        compatible = "xlnx,zynqmp-dma-1.0";
                        reg = <0x0 0xfd570000 0x0 0x1000>;
                        interrupt-parent = <&gic_a53>;
                        interrupts = <0x0 0x83 0x4>;
                        clock-names = "clk_main", "clk_apb";
                        #dma-cells = <0x1>;
                        xlnx,bus-width = <0x80>;
                        iommus = <&smmu 0x14ef>;
                        power-domains = <0x78 0x2a>;
                        clocks = <&zynqmp_clk 0x13>,
                         <&zynqmp_clk 0x1f>;
                        xlnx,rable = <0x0>;
                        xlnx,interconnect-s-axi-masters = "psu_cortexa53_0.M_AXI_DP , & , psu_cortexa53_1.M_AXI_DP , & , psu_cortexa53_2.M_AXI_DP , & , psu_cortexa53_3.M_AXI_DP , & , psu_cortexr5_0.M_AXI_DP , & , psu_cortexr5_1.M_AXI_DP , & , psu_pmu_0.M_AXI_DP";
                        xlnx,ip-name = "psu_gdma";
                        xlnx,dma-mode = <0x0>;
                        xlnx,dma-type = <0x0>;
                        xlnx,name = "psu_gdma_7";
                        phandle = <0x43>;
                };

                lpd_dma_chan1: dma-controller@ffa80000 {
                        status = "okay";
                        compatible = "xlnx,zynqmp-dma-1.0";
                        reg = <0x0 0xffa80000 0x0 0x1000>;
                        interrupt-parent = <&gic_a53>;
                        interrupts = <0x0 0x4d 0x4>;
                        clock-names = "clk_main", "clk_apb";
                        #dma-cells = <0x1>;
                        xlnx,bus-width = <0x40>;
                        /*	iommus = <&smmu 0x868>; */
                        power-domains = <0x78 0x2b>;
                        clocks = <&zynqmp_clk 0x44>,
                         <&zynqmp_clk 0x1f>;
                        xlnx,rable = <0x0>;
                        xlnx,is-cache-coherent = <0x0>;
                        xlnx,interconnect-s-axi-masters = "psu_cortexa53_0.M_AXI_DP , & , psu_cortexa53_1.M_AXI_DP , & , psu_cortexa53_2.M_AXI_DP , & , psu_cortexa53_3.M_AXI_DP , & , psu_cortexr5_0.M_AXI_DP , & , psu_cortexr5_1.M_AXI_DP , & , psu_pmu_0.M_AXI_DP";
                        xlnx,ip-name = "psu_adma";
                        xlnx,dma-mode = <0x1>;
                        xlnx,dma-type = <0x1>;
                        xlnx,name = "psu_adma_0";
                        phandle = <0xf>;
                };

                lpd_dma_chan2: dma-controller@ffa90000 {
                        status = "okay";
                        compatible = "xlnx,zynqmp-dma-1.0";
                        reg = <0x0 0xffa90000 0x0 0x1000>;
                        interrupt-parent = <&gic_a53>;
                        interrupts = <0x0 0x4e 0x4>;
                        clock-names = "clk_main", "clk_apb";
                        #dma-cells = <0x1>;
                        xlnx,bus-width = <0x40>;
                        /*	iommus = <&smmu 0x869>; */
                        power-domains = <0x78 0x2b>;
                        clocks = <&zynqmp_clk 0x44>,
                         <&zynqmp_clk 0x1f>;
                        xlnx,rable = <0x0>;
                        xlnx,is-cache-coherent = <0x0>;
                        xlnx,interconnect-s-axi-masters = "psu_cortexa53_0.M_AXI_DP , & , psu_cortexa53_1.M_AXI_DP , & , psu_cortexa53_2.M_AXI_DP , & , psu_cortexa53_3.M_AXI_DP , & , psu_cortexr5_0.M_AXI_DP , & , psu_cortexr5_1.M_AXI_DP , & , psu_pmu_0.M_AXI_DP";
                        xlnx,ip-name = "psu_adma";
                        xlnx,dma-mode = <0x1>;
                        xlnx,dma-type = <0x1>;
                        xlnx,name = "psu_adma_1";
                        phandle = <0x10>;
                };

                lpd_dma_chan3: dma-controller@ffaa0000 {
                        status = "okay";
                        compatible = "xlnx,zynqmp-dma-1.0";
                        reg = <0x0 0xffaa0000 0x0 0x1000>;
                        interrupt-parent = <&gic_a53>;
                        interrupts = <0x0 0x4f 0x4>;
                        clock-names = "clk_main", "clk_apb";
                        #dma-cells = <0x1>;
                        xlnx,bus-width = <0x40>;
                        /*	iommus = <&smmu 0x86a>; */
                        power-domains = <0x78 0x2b>;
                        clocks = <&zynqmp_clk 0x44>,
                         <&zynqmp_clk 0x1f>;
                        xlnx,rable = <0x0>;
                        xlnx,is-cache-coherent = <0x0>;
                        xlnx,interconnect-s-axi-masters = "psu_cortexa53_0.M_AXI_DP , & , psu_cortexa53_1.M_AXI_DP , & , psu_cortexa53_2.M_AXI_DP , & , psu_cortexa53_3.M_AXI_DP , & , psu_cortexr5_0.M_AXI_DP , & , psu_cortexr5_1.M_AXI_DP , & , psu_pmu_0.M_AXI_DP";
                        xlnx,ip-name = "psu_adma";
                        xlnx,dma-mode = <0x1>;
                        xlnx,dma-type = <0x1>;
                        xlnx,name = "psu_adma_2";
                        phandle = <0x11>;
                };

                lpd_dma_chan4: dma-controller@ffab0000 {
                        status = "okay";
                        compatible = "xlnx,zynqmp-dma-1.0";
                        reg = <0x0 0xffab0000 0x0 0x1000>;
                        interrupt-parent = <&gic_a53>;
                        interrupts = <0x0 0x50 0x4>;
                        clock-names = "clk_main", "clk_apb";
                        #dma-cells = <0x1>;
                        xlnx,bus-width = <0x40>;
                        /*	iommus = <&smmu 0x86b>; */
                        power-domains = <0x78 0x2b>;
                        clocks = <&zynqmp_clk 0x44>,
                         <&zynqmp_clk 0x1f>;
                        xlnx,rable = <0x0>;
                        xlnx,is-cache-coherent = <0x0>;
                        xlnx,interconnect-s-axi-masters = "psu_cortexa53_0.M_AXI_DP , & , psu_cortexa53_1.M_AXI_DP , & , psu_cortexa53_2.M_AXI_DP , & , psu_cortexa53_3.M_AXI_DP , & , psu_cortexr5_0.M_AXI_DP , & , psu_cortexr5_1.M_AXI_DP , & , psu_pmu_0.M_AXI_DP";
                        xlnx,ip-name = "psu_adma";
                        xlnx,dma-mode = <0x1>;
                        xlnx,dma-type = <0x1>;
                        xlnx,name = "psu_adma_3";
                        phandle = <0x12>;
                };

                lpd_dma_chan5: dma-controller@ffac0000 {
                        status = "okay";
                        compatible = "xlnx,zynqmp-dma-1.0";
                        reg = <0x0 0xffac0000 0x0 0x1000>;
                        interrupt-parent = <&gic_a53>;
                        interrupts = <0x0 0x51 0x4>;
                        clock-names = "clk_main", "clk_apb";
                        #dma-cells = <0x1>;
                        xlnx,bus-width = <0x40>;
                        /*	iommus = <&smmu 0x86c>; */
                        power-domains = <0x78 0x2b>;
                        clocks = <&zynqmp_clk 0x44>,
                         <&zynqmp_clk 0x1f>;
                        xlnx,rable = <0x0>;
                        xlnx,is-cache-coherent = <0x0>;
                        xlnx,interconnect-s-axi-masters = "psu_cortexa53_0.M_AXI_DP , & , psu_cortexa53_1.M_AXI_DP , & , psu_cortexa53_2.M_AXI_DP , & , psu_cortexa53_3.M_AXI_DP , & , psu_cortexr5_0.M_AXI_DP , & , psu_cortexr5_1.M_AXI_DP , & , psu_pmu_0.M_AXI_DP";
                        xlnx,ip-name = "psu_adma";
                        xlnx,dma-mode = <0x1>;
                        xlnx,dma-type = <0x1>;
                        xlnx,name = "psu_adma_4";
                        phandle = <0x13>;
                };

                lpd_dma_chan6: dma-controller@ffad0000 {
                        status = "okay";
                        compatible = "xlnx,zynqmp-dma-1.0";
                        reg = <0x0 0xffad0000 0x0 0x1000>;
                        interrupt-parent = <&gic_a53>;
                        interrupts = <0x0 0x52 0x4>;
                        clock-names = "clk_main", "clk_apb";
                        #dma-cells = <0x1>;
                        xlnx,bus-width = <0x40>;
                        /*	iommus = <&smmu 0x86d>; */
                        power-domains = <0x78 0x2b>;
                        clocks = <&zynqmp_clk 0x44>,
                         <&zynqmp_clk 0x1f>;
                        xlnx,rable = <0x0>;
                        xlnx,is-cache-coherent = <0x0>;
                        xlnx,interconnect-s-axi-masters = "psu_cortexa53_0.M_AXI_DP , & , psu_cortexa53_1.M_AXI_DP , & , psu_cortexa53_2.M_AXI_DP , & , psu_cortexa53_3.M_AXI_DP , & , psu_cortexr5_0.M_AXI_DP , & , psu_cortexr5_1.M_AXI_DP , & , psu_pmu_0.M_AXI_DP";
                        xlnx,ip-name = "psu_adma";
                        xlnx,dma-mode = <0x1>;
                        xlnx,dma-type = <0x1>;
                        xlnx,name = "psu_adma_5";
                        phandle = <0x14>;
                };

                lpd_dma_chan7: dma-controller@ffae0000 {
                        status = "okay";
                        compatible = "xlnx,zynqmp-dma-1.0";
                        reg = <0x0 0xffae0000 0x0 0x1000>;
                        interrupt-parent = <&gic_a53>;
                        interrupts = <0x0 0x53 0x4>;
                        clock-names = "clk_main", "clk_apb";
                        xlnx,bus-width = <0x40>;
                        /*	iommus = <&smmu 0x86e>; */
                        power-domains = <0x78 0x2b>;
                        clocks = <&zynqmp_clk 0x44>,
                         <&zynqmp_clk 0x1f>;
                        xlnx,rable = <0x0>;
                        xlnx,is-cache-coherent = <0x0>;
                        xlnx,interconnect-s-axi-masters = "psu_cortexa53_0.M_AXI_DP , & , psu_cortexa53_1.M_AXI_DP , & , psu_cortexa53_2.M_AXI_DP , & , psu_cortexa53_3.M_AXI_DP , & , psu_cortexr5_0.M_AXI_DP , & , psu_cortexr5_1.M_AXI_DP , & , psu_pmu_0.M_AXI_DP";
                        xlnx,ip-name = "psu_adma";
                        xlnx,dma-mode = <0x1>;
                        xlnx,dma-type = <0x1>;
                        xlnx,name = "psu_adma_6";
                        phandle = <0x15>;
                };

                lpd_dma_chan8: dma-controller@ffaf0000 {
                        status = "okay";
                        compatible = "xlnx,zynqmp-dma-1.0";
                        reg = <0x0 0xffaf0000 0x0 0x1000>;
                        interrupt-parent = <&gic_a53>;
                        interrupts = <0x0 0x54 0x4>;
                        clock-names = "clk_main", "clk_apb";
                        #dma-cells = <0x1>;
                        xlnx,bus-width = <0x40>;
                        /*	iommus = <&smmu 0x86f>; */
                        power-domains = <0x78 0x2b>;
                        clocks = <&zynqmp_clk 0x44>,
                         <&zynqmp_clk 0x1f>;
                        xlnx,rable = <0x0>;
                        xlnx,is-cache-coherent = <0x0>;
                        xlnx,interconnect-s-axi-masters = "psu_cortexa53_0.M_AXI_DP , & , psu_cortexa53_1.M_AXI_DP , & , psu_cortexa53_2.M_AXI_DP , & , psu_cortexa53_3.M_AXI_DP , & , psu_cortexr5_0.M_AXI_DP , & , psu_cortexr5_1.M_AXI_DP , & , psu_pmu_0.M_AXI_DP";
                        xlnx,ip-name = "psu_adma";
                        xlnx,dma-mode = <0x1>;
                        xlnx,dma-type = <0x1>;
                        xlnx,name = "psu_adma_7";
                        phandle = <0x16>;
                };

                mc: memory-controller@fd070000 {
                        compatible = "xlnx,zynqmp-ddrc-2.40a";
                        reg = <0x0 0xfd070000 0x0 0x30000>;
                        interrupt-parent = <&gic_a53>;
                        interrupts = <0x0 0x70 0x4>;
                        xlnx,has-ecc = <0x0>;
                        xlnx,ddr-freq = <0x1fca0541>;
                        xlnx,rable = <0x0>;
                        xlnx,interconnect-s-axi-masters = "psu_cortexa53_0.M_AXI_DP , & , psu_cortexa53_1.M_AXI_DP , & , psu_cortexa53_2.M_AXI_DP , & , psu_cortexa53_3.M_AXI_DP , & , psu_cortexr5_0.M_AXI_DP , & , psu_cortexr5_1.M_AXI_DP , & , psu_pmu_0.M_AXI_DP";
                        xlnx,ip-name = "psu_ddrc";
                        xlnx,ddrc-2nd-clock = <0x0>;
                        xlnx,brc-mapping = <0x0>;
                        xlnx,ddrc-address-copy = <0x1>;
                        xlnx,ddrc-data-mask-and-dbi = <0x7>;
                        xlnx,ddrc-memory-type = <0x5>;
                        xlnx,ddrc-max-operating-temparature = <0x0>;
                        status = "okay";
                        xlnx,ddrc-address-mirroring = <0x0>;
                        xlnx,ddrc-clk-freq-hz = <0xfe502a0>;
                        xlnx,qos-enable = <0x0>;
                        xlnx,ddrc-power-down-enable = <0x0>;
                        xlnx,video-buf-size = <0x0>;
                        xlnx,ddrc-memory-address-map = <0x0>;
                        xlnx,name = "psu_ddrc_0";
                        xlnx,dddrc-ecc = <0x0>;
                        xlnx,ddrc-clock-stop = <0x0>;
                        xlnx,ddrc-dynamic-ddr-config-enabled = <0x0>;
                        phandle = <0x34>;
                };

                gem2: ethernet@ff0d0000 {
                        compatible = "xlnx,zynqmp-gem", "cdns,gem";
                        status = "okay";
                        interrupt-parent = <&gic_a53>;
                        interrupts = <0x0 0x3d 0x4 0x0 0x3d 0x4>;
                        reg = <0x0 0xff0d0000 0x0 0x1000>;
                        clock-names = "pclk", "hclk", "tx_clk", "rx_clk", "tsu_clk";
                        #address-cells = <0x1>;
                        #size-cells = <0x0>;
                        iommus = <&smmu 0x876>;
                        power-domains = <0x78 0x1f>;
                        resets = <0x3 0x1f>;
                        reset-names = "gem2_rst";
                        clocks = <&zynqmp_clk 0x1f>,
                         <&zynqmp_clk 0x6a>,
                         <&zynqmp_clk 0x2f>,
                         <&zynqmp_clk 0x33>,
                         <&zynqmp_clk 0x2c>;
                        assigned-clocks = <0x6f 0x2c>;
                        xlnx,is-cache-coherent = <0x0>;
                        xlnx,has-mdio = <0x2faf080>;
                        xlnx,gem-board-interface = "custom";
                        phy-mode = "rgmii-id";
                        xlnx,tz-nonsecure = <0x1>;
                        xlnx,enet-slcr-1000mbps-div0 = <0xc>;
                        xlnx,enet-slcr-10mbps-div0 = <0x3c>;
                        xlnx,rable = <0x0>;
                        xlnx,enet-slcr-1000mbps-div1 = <0x1>;
                        xlnx,enet-slcr-10mbps-div1 = <0xa>;
                        xlnx,enet-tsu-clk-freq-hz = <0xee6b280>;
                        xlnx,interconnect-s-axi-masters = "psu_cortexa53_0.M_AXI_DP , & , psu_cortexa53_1.M_AXI_DP , & , psu_cortexa53_2.M_AXI_DP , & , psu_cortexa53_3.M_AXI_DP , & , psu_cortexr5_0.M_AXI_DP , & , psu_cortexr5_1.M_AXI_DP , & , psu_pmu_0.M_AXI_DP";
                        xlnx,ip-name = "psu_ethernet";
                        xlnx,eth-mode = <0x1>;
                        xlnx,enet-reset = <0x2faf080>;
                        xlnx,enet-clk-freq-hz = <0x7735940>;
                        xlnx,enet-slcr-100mbps-div0 = <0x3c>;
                        xlnx,ptp-enet-clock = <0x0>;
                        local-mac-address = [00 0A 23 00 00 00];
                        xlnx,enet-slcr-100mbps-div1 = <0x1>;
                        xlnx,name = "psu_ethernet_2";
                        phandle = <0x36>;
                };

                gpio: gpio@ff0a0000 {
                        compatible = "xlnx,zynqmp-gpio-1.0";
                        status = "okay";
                        #gpio-cells = <0x2>;
                        gpio-controller;
                        interrupt-parent = <&gic_a53>;
                        interrupts = <0x0 0x10 0x4>;
                        interrupt-controller;
                        #interrupt-cells = <0x2>;
                        reg = <0x0 0xff0a0000 0x0 0x1000>;
                        power-domains = <0x78 0x2e>;
                        clocks = <&zynqmp_clk 0x1f>;
                        xlnx,rable = <0x0>;
                        xlnx,mio-gpio-mask = <0x5600>;
                        xlnx,gpio-board-interface = "custom";
                        gpio-mask-high = <0x0>;
                        xlnx,interconnect-s-axi-masters = "psu_cortexa53_0.M_AXI_DP , & , psu_cortexa53_1.M_AXI_DP , & , psu_cortexa53_2.M_AXI_DP , & , psu_cortexa53_3.M_AXI_DP , & , psu_cortexr5_0.M_AXI_DP , & , psu_cortexr5_1.M_AXI_DP , & , psu_pmu_0.M_AXI_DP";
                        xlnx,emio-gpio-width = <0x20>;
                        xlnx,ip-name = "psu_gpio";
                        gpio-mask-low = <0x5600>;
                        emio-gpio-width = <0x20>;
                        xlnx,name = "psu_gpio_0";
                        phandle = <0x44>;
                };

                i2c1: i2c@ff030000 {
                        compatible = "cdns,i2c-r1p14";
                        status = "okay";
                        interrupt-parent = <&gic_a53>;
                        interrupts = <0x0 0x12 0x4>;
                        clock-frequency = <0x61a80>;
                        reg = <0x0 0xff030000 0x0 0x1000>;
                        #address-cells = <0x1>;
                        #size-cells = <0x0>;
                        power-domains = <0x78 0x26>;
                        clocks = <&zynqmp_clk 0x3e>;
                        xlnx,rable = <0x0>;
                        xlnx,i2c-reset = <0x0>;
                        xlnx,has-interrupt = <0x2faf080>;
                        xlnx,clock-freq = <0x5f5e100>;
                        xlnx,interconnect-s-axi-masters = "psu_cortexa53_0.M_AXI_DP , & , psu_cortexa53_1.M_AXI_DP , & , psu_cortexa53_2.M_AXI_DP , & , psu_cortexa53_3.M_AXI_DP , & , psu_cortexr5_0.M_AXI_DP , & , psu_cortexr5_1.M_AXI_DP , & , psu_pmu_0.M_AXI_DP";
                        xlnx,i2c-clk-freq-hz = <0x5f5e100>;
                        xlnx,ip-name = "psu_i2c";
                        xlnx,iic-board-interface = "custom";
                        xlnx,name = "psu_i2c_1";
                        phandle = <0x45>;
                };

                ocm: memory-controller@ff960000 {
                        compatible = "xlnx,zynqmp-ocmc-1.0";
                        reg = <0x0 0xff960000 0x0 0x1000>;
                        interrupt-parent = <&gic_a53>;
                        interrupts = <0x0 0xa 0x4>;
                        xlnx,rable = <0x0>;
                        status = "okay";
                        xlnx,interconnect-s-axi-masters = "psu_cortexa53_0.M_AXI_DP , & , psu_cortexa53_1.M_AXI_DP , & , psu_cortexa53_2.M_AXI_DP , & , psu_cortexa53_3.M_AXI_DP , & , psu_cortexr5_0.M_AXI_DP , & , psu_cortexr5_1.M_AXI_DP , & , psu_pmu_0.M_AXI_DP";
                        xlnx,ip-name = "psu_ocm";
                        xlnx,name = "psu_ocm";
                        phandle = <0x50>;
                };

                perf_monitor_ocm: perf-monitor@ffa00000 {
                        compatible = "xlnx,axi-perf-monitor";
                        reg = <0x0 0xffa00000 0x0 0x10000>;
                        interrupts = <0x0 0x19 0x4>;
                        interrupt-parent = <&gic_a53>;
                        xlnx,enable-profile = <0x0>;
                        xlnx,enable-trace = <0x0>;
                        xlnx,num-monitor-slots = <0x1>;
                        xlnx,enable-event-count = <0x1>;
                        xlnx,enable-event-log = <0x0>;
                        xlnx,have-sampled-metric-cnt = <0x1>;
                        xlnx,num-of-counters = <0x3>;
                        xlnx,metric-count-width = <0x20>;
                        xlnx,metrics-sample-count-width = <0x20>;
                        xlnx,global-count-width = <0x20>;
                        xlnx,metric-count-scale = <0x1>;
                        clocks = <&zynqmp_clk 0x1f>;
                        xlnx,enable-32bit-filter-id = <0x1>;
                        xlnx,rable = <0x0>;
                        xlnx,interconnect-s-axi-masters = "psu_cortexa53_0.M_AXI_DP , & , psu_cortexa53_1.M_AXI_DP , & , psu_cortexa53_2.M_AXI_DP , & , psu_cortexa53_3.M_AXI_DP , & , psu_cortexr5_0.M_AXI_DP , & , psu_cortexr5_1.M_AXI_DP , & , psu_pmu_0.M_AXI_DP";
                        xlnx,ip-name = "psu_apm";
                        xlnx,fifo-axis-tid-width = <0x1>;
                        xlnx,enable-advanced = <0x1>;
                        xlnx,can-clk-freq-hz = <0x2faf080>;
                        status = "okay";
                        xlnx,fifo-axis-tdata-width = <0x38>;
                        xlnx,fifo-axis-depth = <0x20>;
                        xlnx,name = "psu_apm_1";
                        phandle = <0x20>;
                };

                perf_monitor_ddr: perf-monitor@fd0b0000 {
                        compatible = "xlnx,axi-perf-monitor";
                        reg = <0x0 0xfd0b0000 0x0 0x10000>;
                        interrupts = <0x0 0x7b 0x4>;
                        interrupt-parent = <&gic_a53>;
                        xlnx,enable-profile = <0x0>;
                        xlnx,enable-trace = <0x0>;
                        xlnx,num-monitor-slots = <0x6>;
                        xlnx,enable-event-count = <0x1>;
                        xlnx,enable-event-log = <0x0>;
                        xlnx,have-sampled-metric-cnt = <0x1>;
                        xlnx,num-of-counters = <0xa>;
                        xlnx,metric-count-width = <0x20>;
                        xlnx,metrics-sample-count-width = <0x20>;
                        xlnx,global-count-width = <0x20>;
                        xlnx,metric-count-scale = <0x1>;
                        clocks = <&zynqmp_clk 0x1c>;
                        xlnx,enable-32bit-filter-id = <0x1>;
                        xlnx,rable = <0x0>;
                        xlnx,interconnect-s-axi-masters = "psu_cortexa53_0.M_AXI_DP , & , psu_cortexa53_1.M_AXI_DP , & , psu_cortexa53_2.M_AXI_DP , & , psu_cortexa53_3.M_AXI_DP , & , psu_cortexr5_0.M_AXI_DP , & , psu_cortexr5_1.M_AXI_DP , & , psu_pmu_0.M_AXI_DP";
                        xlnx,ip-name = "psu_apm";
                        xlnx,fifo-axis-tid-width = <0x1>;
                        xlnx,enable-advanced = <0x1>;
                        xlnx,can-clk-freq-hz = <0x2faf080>;
                        status = "okay";
                        xlnx,fifo-axis-tdata-width = <0x38>;
                        xlnx,fifo-axis-depth = <0x20>;
                        xlnx,name = "psu_apm_0";
                        phandle = <0x1f>;
                };

                perf_monitor_cci: perf-monitor@fd490000 {
                        compatible = "xlnx,axi-perf-monitor";
                        reg = <0x0 0xfd490000 0x0 0x10000>;
                        interrupts = <0x0 0x7b 0x4>;
                        interrupt-parent = <&gic_a53>;
                        xlnx,enable-profile = <0x0>;
                        xlnx,enable-trace = <0x0>;
                        xlnx,num-monitor-slots = <0x1>;
                        xlnx,enable-event-count = <0x1>;
                        xlnx,enable-event-log = <0x0>;
                        xlnx,have-sampled-metric-cnt = <0x1>;
                        xlnx,num-of-counters = <0x3>;
                        xlnx,metric-count-width = <0x20>;
                        xlnx,metrics-sample-count-width = <0x20>;
                        xlnx,global-count-width = <0x20>;
                        xlnx,metric-count-scale = <0x1>;
                        clocks = <&zynqmp_clk 0x1c>;
                        xlnx,enable-32bit-filter-id = <0x1>;
                        xlnx,rable = <0x0>;
                        xlnx,interconnect-s-axi-masters = "psu_cortexa53_0.M_AXI_DP , & , psu_cortexa53_1.M_AXI_DP , & , psu_cortexa53_2.M_AXI_DP , & , psu_cortexa53_3.M_AXI_DP , & , psu_cortexr5_0.M_AXI_DP , & , psu_cortexr5_1.M_AXI_DP , & , psu_pmu_0.M_AXI_DP";
                        xlnx,ip-name = "psu_apm";
                        xlnx,fifo-axis-tid-width = <0x1>;
                        xlnx,enable-advanced = <0x1>;
                        xlnx,can-clk-freq-hz = <0x2faf080>;
                        status = "okay";
                        xlnx,fifo-axis-tdata-width = <0x38>;
                        xlnx,fifo-axis-depth = <0x20>;
                        xlnx,name = "psu_apm_5";
                        phandle = <0x22>;
                };

                perf_monitor_lpd: perf-monitor@ffa10000 {
                        compatible = "xlnx,axi-perf-monitor";
                        reg = <0x0 0xffa10000 0x0 0x10000>;
                        interrupts = <0x0 0x19 0x4>;
                        interrupt-parent = <&gic_a53>;
                        xlnx,enable-profile = <0x0>;
                        xlnx,enable-trace = <0x0>;
                        xlnx,num-monitor-slots = <0x1>;
                        xlnx,enable-event-count = <0x1>;
                        xlnx,enable-event-log = <0x0>;
                        xlnx,have-sampled-metric-cnt = <0x1>;
                        xlnx,num-of-counters = <0x3>;
                        xlnx,metric-count-width = <0x20>;
                        xlnx,metrics-sample-count-width = <0x20>;
                        xlnx,global-count-width = <0x20>;
                        xlnx,metric-count-scale = <0x1>;
                        clocks = <&zynqmp_clk 0x1f>;
                        xlnx,enable-32bit-filter-id = <0x1>;
                        xlnx,rable = <0x0>;
                        xlnx,interconnect-s-axi-masters = "psu_cortexa53_0.M_AXI_DP , & , psu_cortexa53_1.M_AXI_DP , & , psu_cortexa53_2.M_AXI_DP , & , psu_cortexa53_3.M_AXI_DP , & , psu_cortexr5_0.M_AXI_DP , & , psu_cortexr5_1.M_AXI_DP , & , psu_pmu_0.M_AXI_DP";
                        xlnx,ip-name = "psu_apm";
                        xlnx,fifo-axis-tid-width = <0x1>;
                        xlnx,enable-advanced = <0x1>;
                        xlnx,can-clk-freq-hz = <0x2faf080>;
                        status = "okay";
                        xlnx,fifo-axis-tdata-width = <0x38>;
                        xlnx,fifo-axis-depth = <0x20>;
                        xlnx,name = "psu_apm_2";
                        phandle = <0x21>;
                };

                qspi: spi@ff0f0000 {
                        bootph-all;
                        compatible = "xlnx,zynqmp-qspi-1.0";
                        status = "okay";
                        clock-names = "ref_clk", "pclk";
                        interrupts = <0x0 0xf 0x4>;
                        interrupt-parent = <&gic_a53>;
                        num-cs = <0x1>;
                        reg = <0x0 0xff0f0000 0x0 0x1000 0x0 0xc0000000 0x0 0x8000000>;
                        #address-cells = <0x1>;
                        #size-cells = <0x0>;
                        iommus = <&smmu 0x873>;
                        power-domains = <0x78 0x2d>;
                        clocks = <&zynqmp_clk 0x35>,
                         <&zynqmp_clk 0x1f>;
                        xlnx,is-cache-coherent = <0x0>;
                        xlnx,tz-nonsecure = <0x1>;
                        xlnx,qspi-clk-freq-hz = <0x11e1a300>;
                        xlnx,rable = <0x0>;
                        xlnx,bus-width = <0x2>;
                        xlnx,ip-name = "psu_qspi";
                        xlnx,interconnect-s-axi-masters = "psu_cortexa53_0.M_AXI_DP , & , psu_cortexa53_1.M_AXI_DP , & , psu_cortexa53_2.M_AXI_DP , & , psu_cortexa53_3.M_AXI_DP , & , psu_cortexr5_0.M_AXI_DP , & , psu_cortexr5_1.M_AXI_DP , & , psu_pmu_0.M_AXI_DP";
                        xlnx,qspi-board-interface = "custom";
                        spi-rx-bus-width = <0x4>;
                        xlnx,connection-mode = <0x0>;
                        spi-tx-bus-width = <0x4>;
                        qspi-fbclk = <0x0>;
                        xlnx,clock-freq = <0x11e1a300>;
                        xlnx,fb-clk = <0x1>;
                        xlnx,qspi-mode = <0x0>;
                        is-dual = <0x0>;
                        xlnx,name = "psu_qspi_0";
                        xlnx,qspi-bus-width = <0x2>;
                        phandle = <0x53>;
                };

                psgtr: phy@fd400000 {
                        compatible = "xlnx,zynqmp-psgtr-v1.1";
                        status = "okay";
                        reg = <0x0 0xfd400000 0x0 0x40000 0x0 0xfd3d0000 0x0 0x1000>;
                        reg-names = "serdes", "siou";
                        #phy-cells = <0x4>;
                        xlnx,rable = <0x0>;
                        xlnx,interconnect-s-axi-masters = "psu_cortexa53_0.M_AXI_DP , & , psu_cortexa53_1.M_AXI_DP , & , psu_cortexa53_2.M_AXI_DP , & , psu_cortexa53_3.M_AXI_DP , & , psu_cortexr5_0.M_AXI_DP , & , psu_cortexr5_1.M_AXI_DP , & , psu_pmu_0.M_AXI_DP";
                        xlnx,ip-name = "psu_serdes";
                        xlnx,name = "psu_serdes";
                        phandle = <0x5e>;
                };

                rtc: rtc@ffa60000 {
                        compatible = "xlnx,zynqmp-rtc";
                        status = "okay";
                        reg = <0x0 0xffa60000 0x0 0x100>;
                        interrupt-parent = <&gic_a53>;
                        interrupts = <0x0 0x1a 0x4 0x0 0x1b 0x4>;
                        interrupt-names = "alarm", "sec";
                        calibration = <0x7fff>;
                        xlnx,rable = <0x0>;
                        xlnx,interconnect-s-axi-masters = "psu_cortexa53_0.M_AXI_DP , & , psu_cortexa53_1.M_AXI_DP , & , psu_cortexa53_2.M_AXI_DP , & , psu_cortexa53_3.M_AXI_DP , & , psu_cortexr5_0.M_AXI_DP , & , psu_cortexr5_1.M_AXI_DP , & , psu_pmu_0.M_AXI_DP";
                        xlnx,ip-name = "psu_rtc";
                        xlnx,name = "psu_rtc";
                        phandle = <0x5c>;
                };

                sdhci1: mmc@ff170000 {
                        bootph-all;
                        compatible = "xlnx,zynqmp-8.9a", "arasan,sdhci-8.9a";
                        status = "okay";
                        interrupt-parent = <&gic_a53>;
                        interrupts = <0x0 0x31 0x4>;
                        reg = <0x0 0xff170000 0x0 0x1000>;
                        clock-names = "clk_xin", "clk_ahb";
                        iommus = <&smmu 0x871>;
                        power-domains = <0x78 0x28>;
                        #clock-cells = <0x1>;
                        clock-output-names = "clk_out_sd1", "clk_in_sd1";
                        resets = <0x3 0x27>;
                        clocks = <&zynqmp_clk 0x37>,
                         <&zynqmp_clk 0x1f>;
                        assigned-clocks = <0x6f 0x37>;
                        xlnx,sd-board-interface = "custom";
                        xlnx,is-cache-coherent = <0x0>;
                        xlnx,clk-50-ddr-otap-dly = <0x0>;
                        xlnx,clk-50-sdr-itap-dly = <0x15>;
                        xlnx,has-emio = <0x0>;
                        clock-frequency = <0xb2d05e0>;
                        xlnx,tz-nonsecure = <0x1>;
                        xlnx,clk-100-sdr-otap-dly = <0x0>;
                        xlnx,rable = <0x0>;
                        xlnx,mio-bank = <0x1>;
                        xlnx,interconnect-s-axi-masters = "psu_cortexa53_0.M_AXI_DP , & , psu_cortexa53_1.M_AXI_DP , & , psu_cortexa53_2.M_AXI_DP , & , psu_cortexa53_3.M_AXI_DP , & , psu_cortexr5_0.M_AXI_DP , & , psu_cortexr5_1.M_AXI_DP , & , psu_pmu_0.M_AXI_DP";
                        xlnx,ip-name = "psu_sd";
                        xlnx,bus-width = <0x4>;
                        xlnx,card-detect = <0x1>;
                        xlnx,has-wp = <0x0>;
                        xlnx,has-cd = <0x1>;
                        xlnx,slot-type = <0x2>;
                        xlnx,clk-50-sdr-otap-dly = <0x5>;
                        xlnx,clk-50-ddr-itap-dly = <0x0>;
                        xlnx,has-power = <0x0>;
                        xlnx,clk-200-sdr-otap-dly = <0x0>;
                        xlnx,sdio-clk-freq-hz = <0xb2d05e0>;
                        xlnx,write-protect = <0x0>;
                        xlnx,name = "psu_sd_1";
                        phandle = <0x5d>;
                };

                smmu: smmu@fd800000 {
                        compatible = "arm,mmu-500";
                        reg = <0x0 0xfd800000 0x0 0x20000>;
                        #iommu-cells = <0x1>;
                        status = "okay";
                        #global-interrupts = <0x1>;
                        interrupt-parent = <&gic_a53>;
                        interrupts = <0x0 0x9b 0x4 0x0 0x9b 0x4 0x0 0x9b 0x4 0x0 0x9b 0x4 0x0 0x9b 0x4 0x0 0x9b 0x4 0x0 0x9b 0x4 0x0 0x9b 0x4 0x0 0x9b 0x4 0x0 0x9b 0x4 0x0 0x9b 0x4 0x0 0x9b 0x4 0x0 0x9b 0x4 0x0 0x9b 0x4 0x0 0x9b 0x4 0x0 0x9b 0x4 0x0 0x9b 0x4>;
                        xlnx,rable = <0x0>;
                        xlnx,interconnect-s-axi-masters = "psu_cortexa53_0.M_AXI_DP , & , psu_cortexa53_1.M_AXI_DP , & , psu_cortexa53_2.M_AXI_DP , & , psu_cortexa53_3.M_AXI_DP , & , psu_cortexr5_0.M_AXI_DP , & , psu_cortexr5_1.M_AXI_DP , & , psu_pmu_0.M_AXI_DP";
                        xlnx,ip-name = "psu_smmu_gpv";
                        xlnx,name = "psu_smmu_gpv";
                        phandle = <0x60>;
                };

                spi0: spi@ff040000 {
                        compatible = "cdns,spi-r1p6";
                        status = "okay";
                        interrupt-parent = <&gic_a53>;
                        interrupts = <0x0 0x13 0x4>;
                        reg = <0x0 0xff040000 0x0 0x1000>;
                        clock-names = "ref_clk", "pclk";
                        #address-cells = <0x1>;
                        #size-cells = <0x0>;
                        power-domains = <0x78 0x23>;
                        clocks = <&zynqmp_clk 0x3a>,
                         <&zynqmp_clk 0x1f>;
                        xlnx,rable = <0x0>;
                        xlnx,spi-board-interface = "custom";
                        xlnx,interconnect-s-axi-masters = "psu_cortexa53_0.M_AXI_DP , & , psu_cortexa53_1.M_AXI_DP , & , psu_cortexa53_2.M_AXI_DP , & , psu_cortexa53_3.M_AXI_DP , & , psu_cortexr5_0.M_AXI_DP , & , psu_cortexr5_1.M_AXI_DP , & , psu_pmu_0.M_AXI_DP";
                        xlnx,has-ss0 = <0x1>;
                        xlnx,ip-name = "psu_spi";
                        xlnx,has-ss1 = <0x0>;
                        num-cs = <0x1>;
                        xlnx,spi-clk-freq-hz = <0xb2d05e0>;
                        xlnx,has-ss2 = <0x0>;
                        xlnx,name = "psu_spi_0";
                        phandle = <0x62>;
                };

                ttc0: timer@ff110000 {
                        compatible = "cdns,ttc";
                        status = "okay";
                        interrupt-parent = <&gic_a53>;
                        interrupts = <0x0 0x24 0x4 0x0 0x25 0x4 0x0 0x26 0x4>;
                        reg = <0x0 0xff110000 0x0 0x1000>;
                        timer-width = <0x20>;
                        power-domains = <0x78 0x18>;
                        clocks = <&zynqmp_clk 0x1f>;
                        xlnx,ttc-clk2-freq-hz = <0x5f5e100>;
                        xlnx,ttc-board-interface = "custom";
                        xlnx,rable = <0x0>;
                        xlnx,clock-freq = <0x5f5e100>;
                        xlnx,interconnect-s-axi-masters = "psu_cortexa53_0.M_AXI_DP , & , psu_cortexa53_1.M_AXI_DP , & , psu_cortexa53_2.M_AXI_DP , & , psu_cortexa53_3.M_AXI_DP , & , psu_cortexr5_0.M_AXI_DP , & , psu_cortexr5_1.M_AXI_DP , & , psu_pmu_0.M_AXI_DP";
                        xlnx,ip-name = "psu_ttc";
                        xlnx,ttc-clk0-freq-hz = <0x5f5e100>;
                        xlnx,ttc-clk1-freq-hz = <0x5f5e100>;
                        xlnx,name = "psu_ttc_0";
                        phandle = <0x63>;
                };

                ttc1: timer@ff120000 {
                        compatible = "cdns,ttc";
                        status = "okay";
                        interrupt-parent = <&gic_a53>;
                        interrupts = <0x0 0x27 0x4 0x0 0x28 0x4 0x0 0x29 0x4>;
                        reg = <0x0 0xff120000 0x0 0x1000>;
                        timer-width = <0x20>;
                        power-domains = <0x78 0x19>;
                        clocks = <&zynqmp_clk 0x1f>;
                        xlnx,ttc-clk2-freq-hz = <0x5f5e100>;
                        xlnx,ttc-board-interface = "custom";
                        xlnx,rable = <0x0>;
                        xlnx,clock-freq = <0x5f5e100>;
                        xlnx,interconnect-s-axi-masters = "psu_cortexa53_0.M_AXI_DP , & , psu_cortexa53_1.M_AXI_DP , & , psu_cortexa53_2.M_AXI_DP , & , psu_cortexa53_3.M_AXI_DP , & , psu_cortexr5_0.M_AXI_DP , & , psu_cortexr5_1.M_AXI_DP , & , psu_pmu_0.M_AXI_DP";
                        xlnx,ip-name = "psu_ttc";
                        xlnx,ttc-clk0-freq-hz = <0x5f5e100>;
                        xlnx,ttc-clk1-freq-hz = <0x5f5e100>;
                        xlnx,name = "psu_ttc_1";
                        phandle = <0x64>;
                };

                ttc2: timer@ff130000 {
                        compatible = "cdns,ttc";
                        status = "okay";
                        interrupt-parent = <&gic_a53>;
                        interrupts = <0x0 0x2a 0x4 0x0 0x2b 0x4 0x0 0x2c 0x4>;
                        reg = <0x0 0xff130000 0x0 0x1000>;
                        timer-width = <0x20>;
                        power-domains = <0x78 0x1a>;
                        clocks = <&zynqmp_clk 0x1f>;
                        xlnx,ttc-clk2-freq-hz = <0x5f5e100>;
                        xlnx,ttc-board-interface = "custom";
                        xlnx,rable = <0x0>;
                        xlnx,clock-freq = <0x5f5e100>;
                        xlnx,interconnect-s-axi-masters = "psu_cortexa53_0.M_AXI_DP , & , psu_cortexa53_1.M_AXI_DP , & , psu_cortexa53_2.M_AXI_DP , & , psu_cortexa53_3.M_AXI_DP , & , psu_cortexr5_0.M_AXI_DP , & , psu_cortexr5_1.M_AXI_DP , & , psu_pmu_0.M_AXI_DP";
                        xlnx,ip-name = "psu_ttc";
                        xlnx,ttc-clk0-freq-hz = <0x5f5e100>;
                        xlnx,ttc-clk1-freq-hz = <0x5f5e100>;
                        xlnx,name = "psu_ttc_2";
                        phandle = <0x65>;
                };

                ttc3: timer@ff140000 {
                        compatible = "cdns,ttc";
                        status = "okay";
                        interrupt-parent = <&gic_a53>;
                        interrupts = <0x0 0x2d 0x4 0x0 0x2e 0x4 0x0 0x2f 0x4>;
                        reg = <0x0 0xff140000 0x0 0x1000>;
                        timer-width = <0x20>;
                        power-domains = <0x78 0x1b>;
                        clocks = <&zynqmp_clk 0x1f>;
                        xlnx,ttc-clk2-freq-hz = <0x5f5e100>;
                        xlnx,ttc-board-interface = "custom";
                        xlnx,rable = <0x0>;
                        xlnx,clock-freq = <0x5f5e100>;
                        xlnx,interconnect-s-axi-masters = "psu_cortexa53_0.M_AXI_DP , & , psu_cortexa53_1.M_AXI_DP , & , psu_cortexa53_2.M_AXI_DP , & , psu_cortexa53_3.M_AXI_DP , & , psu_cortexr5_0.M_AXI_DP , & , psu_cortexr5_1.M_AXI_DP , & , psu_pmu_0.M_AXI_DP";
                        xlnx,ip-name = "psu_ttc";
                        xlnx,ttc-clk0-freq-hz = <0x5f5e100>;
                        xlnx,ttc-clk1-freq-hz = <0x5f5e100>;
                        xlnx,name = "psu_ttc_3";
                        phandle = <0x66>;
                };

                uart0: serial@ff000000 {
                        bootph-all;
                        compatible = "xlnx,zynqmp-uart", "cdns,uart-r1p12";
                        status = "okay";
                        interrupt-parent = <&gic_a53>;
                        interrupts = <0x0 0x15 0x4>;
                        reg = <0x0 0xff000000 0x0 0x1000>;
                        clock-names = "uart_clk", "pclk";
                        power-domains = <0x78 0x21>;
                        clocks = <&zynqmp_clk 0x38>,
                         <&zynqmp_clk 0x1f>;
                        xlnx,has-modem = <0x0>;
                        xlnx,uart-clk-freq-hz = <0x5f5e100>;
                        port-number = <0x0>;
                        xlnx,rable = <0x0>;
                        xlnx,ip-name = "psu_uart";
                        xlnx,interconnect-s-axi-masters = "psu_cortexa53_0.M_AXI_DP , & , psu_cortexa53_1.M_AXI_DP , & , psu_cortexa53_2.M_AXI_DP , & , psu_cortexa53_3.M_AXI_DP , & , psu_cortexr5_0.M_AXI_DP , & , psu_cortexr5_1.M_AXI_DP , & , psu_pmu_0.M_AXI_DP";
                        xlnx,uart-board-interface = "custom";
                        xlnx,baudrate = <0x1c200>;
                        cts-override;
                        u-boot,dm-pre-reloc;
                        xlnx,clock-freq = <0x5f5e100>;
                        xlnx,name = "psu_uart_0";
                        phandle = <0x67>;
                };

                usb1: usb@ff9e0000 {
                        #address-cells = <0x2>;
                        #size-cells = <0x2>;
                        status = "okay";
                        compatible = "xlnx,zynqmp-dwc3";
                        reg = <0x0 0xff9e0000 0x0 0x100>;
                        clock-names = "bus_clk", "ref_clk";
                        power-domains = <0x78 0x17>;
                        resets = <0x3 0x3c 0x3 0x3e 0x3 0x40>;
                        reset-names = "usb_crst", "usb_hibrst", "usb_apbrst";
                        ranges;
                        clocks = <&zynqmp_clk 0x21>,
                         <&zynqmp_clk 0x22>;
                        assigned-clocks = <0x6f 0x21 0x6f 0x22>;
                        xlnx,rable = <0x0>;
                        xlnx,is-cache-coherent = <0x0>;
                        xlnx,usb-polarity = <0x0>;
                        xlnx,interconnect-s-axi-masters = "psu_cortexa53_0.M_AXI_DP , & , psu_cortexa53_1.M_AXI_DP , & , psu_cortexa53_2.M_AXI_DP , & , psu_cortexa53_3.M_AXI_DP , & , psu_cortexr5_0.M_AXI_DP , & , psu_cortexr5_1.M_AXI_DP , & , psu_pmu_0.M_AXI_DP";
                        xlnx,ip-name = "psu_usb";
                        xlnx,usb-reset-mode = <0x0>;
                        xlnx,usb-board-interface = "custom";
                        xlnx,tz-nonsecure = <0x0>;
                        xlnx,name = "psu_usb_1";
                        phandle = <0x68>;

                        dwc3_1: usb@fe300000 {
                                compatible = "snps,dwc3";
                                status = "okay";
                                reg = <0x0 0xfe300000 0x0 0x40000>;
                                interrupt-parent = <&gic_a53>;
                                interrupt-names = "host", "peripheral", "otg", "hiber";
                                interrupts = <0x0 0x46 0x4 0x0 0x46 0x4 0x0 0x4a 0x4 0x0 0x4c 0x4>;
                                iommus = <&smmu 0x861>;
                                snps,quirk-frame-length-adjustment = <0x20>;
                                clock-names = "ref";
                                snps,enable_guctl1_ipd_quirk;
                                snps,resume-hs-terminations;
                                /* dma-coherent; */
                                clocks = <&zynqmp_clk 0x22>;
                                xlnx,rable = <0x0>;
                                xlnx,is-cache-coherent = <0x0>;
                                xlnx,interconnect-s-axi-masters = "psu_cortexa53_0.M_AXI_DP , & , psu_cortexa53_1.M_AXI_DP , & , psu_cortexa53_2.M_AXI_DP , & , psu_cortexa53_3.M_AXI_DP , & , psu_cortexr5_0.M_AXI_DP , & , psu_cortexr5_1.M_AXI_DP , & , psu_pmu_0.M_AXI_DP";
                                xlnx,ip-name = "psu_usb_xhci";
                                xlnx,usb-board-interface = "custom";
                                xlnx,name = "psu_usb_xhci_1";
                                phandle = <0x69>;
                        };
                };

                watchdog0: watchdog@fd4d0000 {
                        compatible = "cdns,wdt-r1p2";
                        status = "okay";
                        interrupt-parent = <&gic_a53>;
                        interrupts = <0x0 0x71 0x1>;
                        reg = <0x0 0xfd4d0000 0x0 0x1000>;
                        timeout-sec = <0x3c>;
                        reset-on-timeout;
                        clocks = <&zynqmp_clk 0x4b>;
                        xlnx,rable = <0x0>;
                        xlnx,interconnect-s-axi-masters = "psu_cortexa53_0.M_AXI_DP , & , psu_cortexa53_1.M_AXI_DP , & , psu_cortexa53_2.M_AXI_DP , & , psu_cortexa53_3.M_AXI_DP , & , psu_cortexr5_0.M_AXI_DP , & , psu_cortexr5_1.M_AXI_DP , & , psu_pmu_0.M_AXI_DP";
                        xlnx,ip-name = "psu_wdt";
                        xlnx,wdt-clk-freq-hz = <0x5f5e100>;
                        xlnx,swdt-board-interface = "custom";
                        xlnx,name = "psu_wdt_1";
                        phandle = <0x6b>;
                };

                lpd_watchdog: watchdog@ff150000 {
                        compatible = "cdns,wdt-r1p2";
                        status = "okay";
                        interrupt-parent = <&gic_a53>;
                        interrupts = <0x0 0x34 0x1>;
                        reg = <0x0 0xff150000 0x0 0x1000>;
                        timeout-sec = <0xa>;
                        clocks = <&zynqmp_clk 0x70>;
                        xlnx,rable = <0x0>;
                        xlnx,interconnect-s-axi-masters = "psu_cortexa53_0.M_AXI_DP , & , psu_cortexa53_1.M_AXI_DP , & , psu_cortexa53_2.M_AXI_DP , & , psu_cortexa53_3.M_AXI_DP , & , psu_cortexr5_0.M_AXI_DP , & , psu_cortexr5_1.M_AXI_DP , & , psu_pmu_0.M_AXI_DP";
                        xlnx,ip-name = "psu_wdt";
                        xlnx,wdt-clk-freq-hz = <0x5f5e100>;
                        xlnx,swdt-board-interface = "custom";
                        xlnx,name = "psu_wdt_0";
                        phandle = <0x6a>;
                };

                xilinx_ams: ams@ffa50000 {
                        compatible = "xlnx,zynqmp-ams";
                        status = "okay";
                        interrupt-parent = <&gic_a53>;
                        interrupts = <0x0 0x38 0x4>;
                        reg = <0x0 0xffa50000 0x0 0x800>;
                        #address-cells = <0x1>;
                        #size-cells = <0x1>;
                        #io-channel-cells = <0x1>;
                        ranges = <0x0 0x0 0xffa50800 0x800>;
                        clocks = <&zynqmp_clk 0x46>;
                        xlnx,rable = <0x0>;
                        xlnx,clock-freq = <0x32>;
                        xlnx,interconnect-s-axi-masters = "psu_cortexa53_0.M_AXI_DP , & , psu_cortexa53_1.M_AXI_DP , & , psu_cortexa53_2.M_AXI_DP , & , psu_cortexa53_3.M_AXI_DP , & , psu_cortexr5_0.M_AXI_DP , & , psu_cortexr5_1.M_AXI_DP , & , psu_pmu_0.M_AXI_DP";
                        xlnx,ip-name = "psu_ams";
                        xlnx,name = "psu_ams";
                        phandle = <0x1e>;

                        ams_ps: ams-ps@0 {
                                compatible = "xlnx,zynqmp-ams-ps";
                                status = "okay";
                                reg = <0x0 0x400>;
                                phandle = <0x5>;
                        };

                        ams_pl: ams-pl@400 {
                                compatible = "xlnx,zynqmp-ams-pl";
                                status = "okay";
                                reg = <0x400 0x400>;
                                phandle = <0x6>;
                        };
                };

                zynqmp_dpaud_setting: dp-aud@fd4ac000 {
                        compatible = "xlnx,zynqmp-dpaud-setting", "syscon";
                        reg = <0x0 0xfd4ac000 0x0 0x1000>;
                        phandle = <0x92>;
                };

                coresight_0: coresight@fe800000 {
                        compatible = "xlnx,coresight-1.0";
                        status = "okay";
                        reg = <0x0 0xfe800000 0x0 0x10000>;
                        xlnx,rable = <0x0>;
                        xlnx,interconnect-s-axi-masters = "psu_cortexa53_0.M_AXI_DP , & , psu_cortexa53_1.M_AXI_DP , & , psu_cortexa53_2.M_AXI_DP , & , psu_cortexa53_3.M_AXI_DP , & , psu_cortexr5_0.M_AXI_DP , & , psu_cortexr5_1.M_AXI_DP , & , psu_pmu_0.M_AXI_DP";
                        xlnx,ip-name = "psu_coresight_0";
                        xlnx,name = "psu_coresight_0";
                        phandle = <0x26>;
                };

                csudma_0: dma@ffc80000 {
                        status = "okay";
                        compatible = "xlnx,zynqmp-csudma-1.0";
                        interrupt-parent = <&gic_a53>;
                        interrupts = <0x0 0x56 0x4>;
                        reg = <0x0 0xffc80000 0x0 0x40000>;
                        xlnx,rable = <0x0>;
                        xlnx,interconnect-s-axi-masters = "psu_cortexa53_0.M_AXI_DP , & , psu_cortexa53_1.M_AXI_DP , & , psu_cortexa53_2.M_AXI_DP , & , psu_cortexa53_3.M_AXI_DP , & , psu_cortexr5_0.M_AXI_DP , & , psu_cortexr5_1.M_AXI_DP , & , psu_pmu_0.M_AXI_DP";
                        xlnx,ip-name = "psu_csudma";
                        xlnx,dma-type = <0x0>;
                        xlnx,name = "psu_csudma";
                        phandle = <0x2a>;
                };

                ipi0: ipi@ff300000 {
                        status = "okay";
                        compatible = "xlnx,zynqmp-ipi-mailbox";
                        interrupt-parent = <&gic_a53>;
                        interrupts = <0x0 0x23 0x4>;
                        reg = <0x0 0xff300000 0x0 0x20>;
                        xlnx,ipi-bitmask = <0x1>;
                        xlnx,ipi-id = <0x0>;
                        xlnx,ipi-buf-index = <0x2>;
                        #address-cells = <0x2>;
                        #size-cells = <0x2>;
                        bootph-all;
                        ranges;
                        xlnx,cpu-name = "APU";
                        xlnx,rable = <0x0>;
                        xlnx,ip-name = "psu_ipi";
                        xlnx,interconnect-s-axi-masters = "psu_cortexa53_0.M_AXI_DP , & , psu_cortexa53_1.M_AXI_DP , & , psu_cortexa53_2.M_AXI_DP , & , psu_cortexa53_3.M_AXI_DP , & , psu_cortexr5_0.M_AXI_DP , & , psu_cortexr5_1.M_AXI_DP , & , psu_pmu_0.M_AXI_DP";
                        xlnx,bit-position = <0x0>;
                        xlnx,buffer-base = <0xff990400>;
                        xlnx,ipi-target-count = <0x7>;
                        xlnx,int-id = <0x43>;
                        xlnx,base-address = <0xff300000>;
                        xlnx,buffer-index = <0x2>;
                        xlnx,name = "psu_ipi_0";
                        phandle = <0x8>;

                        psu_ipi_0_0: child@0 {
                                xlnx,ipi-bitmask = <0x1>;
                                xlnx,ipi-rsp-msg-buf = <0xff9904a0>;
                                xlnx,ipi-id = <0x0>;
                                xlnx,ipi-buf-index = <0x2>;
                                xlnx,ipi-req-msg-buf = <0xff990480>;
                                phandle = <0xc6>;
                        };

                        psu_ipi_0_1: child@1 {
                                xlnx,ipi-bitmask = <0x100>;
                                xlnx,ipi-rsp-msg-buf = <0xff990420>;
                                xlnx,ipi-id = <0x1>;
                                xlnx,ipi-buf-index = <0x0>;
                                xlnx,ipi-req-msg-buf = <0xff990400>;
                                phandle = <0xc7>;
                        };

                        psu_ipi_0_2: child@2 {
                                xlnx,ipi-bitmask = <0x200>;
                                xlnx,ipi-rsp-msg-buf = <0xff990460>;
                                xlnx,ipi-id = <0x2>;
                                xlnx,ipi-buf-index = <0x1>;
                                xlnx,ipi-req-msg-buf = <0xff990440>;
                                phandle = <0xc8>;
                        };

                        psu_ipi_0_3: child@3 {
                                xlnx,ipi-bitmask = <0x10000>;
                                xlnx,ipi-rsp-msg-buf = <0xff9905e0>;
                                xlnx,ipi-id = <0x3>;
                                xlnx,ipi-buf-index = <0x7>;
                                xlnx,ipi-req-msg-buf = <0xff9905c0>;
                                phandle = <0xc9>;
                        };

                        psu_ipi_0_4: child@4 {
                                xlnx,ipi-bitmask = <0x20000>;
                                xlnx,ipi-rsp-msg-buf = <0xff9905e0>;
                                xlnx,ipi-id = <0x4>;
                                xlnx,ipi-buf-index = <0x7>;
                                xlnx,ipi-req-msg-buf = <0xff9905c0>;
                                phandle = <0xca>;
                        };

                        psu_ipi_0_5: child@5 {
                                xlnx,ipi-bitmask = <0x40000>;
                                xlnx,ipi-rsp-msg-buf = <0xff9905e0>;
                                xlnx,ipi-id = <0x5>;
                                xlnx,ipi-buf-index = <0x7>;
                                xlnx,ipi-req-msg-buf = <0xff9905c0>;
                                phandle = <0xcb>;
                        };

                        psu_ipi_0_6: child@6 {
                                xlnx,ipi-bitmask = <0x80000>;
                                xlnx,ipi-rsp-msg-buf = <0xff9905e0>;
                                xlnx,ipi-id = <0x6>;
                                xlnx,ipi-buf-index = <0x7>;
                                xlnx,ipi-req-msg-buf = <0xff9905c0>;
                                phandle = <0xcc>;
                        };
                };

                psu_r5_tcm_ram_global: psu_r5_tcm_ram@ffe00000 {
                        xlnx,rable = <0x0>;
                        compatible = "xlnx,psu-r5-tcm-ram-1.0", "mmio-sram";
                        status = "okay";
                        power-domains = <0x78 0xf>;
                        xlnx,interconnect-s-axi-masters = "psu_cortexa53_0.M_AXI_DP , & , psu_cortexa53_1.M_AXI_DP , & , psu_cortexa53_2.M_AXI_DP , & , psu_cortexa53_3.M_AXI_DP , & , psu_pmu_0.M_AXI_DP";
                        xlnx,ip-name = "psu_r5_tcm_ram";
                        reg = <0x0 0xffe00000 0x0 0x40000>;
                        xlnx,name = "psu_r5_tcm_ram_global";
                        phandle = <0x59>;
                };

                psu_r5_tcm_ram_0: psu_r5_tcm_ram@0 {
                        xlnx,rable = <0x0>;
                        compatible = "xlnx,psu-r5-tcm-ram-1.0";
                        status = "okay";
                        power-domains = <0x78 0xf>;
                        xlnx,interconnect-s-axi-masters = "psu_cortexr5_0.M_AXI_DP , & , psu_cortexr5_1.M_AXI_DP";
                        xlnx,ip-name = "psu_r5_tcm_ram";
                        reg = <0x0 0x0 0x0 0x40000>;
                        xlnx,name = "psu_r5_tcm_ram_0";
                        phandle = <0x76>;
                };

                psu_r5_1_btcm: psu_r5_1_btcm@20000 {
                        xlnx,rable = <0x0>;
                        compatible = "xlnx,psu-r5-1-btcm-1.0";
                        status = "okay";
                        power-domains = <0x78 0x12>;
                        xlnx,interconnect-s-axi-masters = "psu_cortexr5_0.M_AXI_DP , & , psu_cortexr5_1.M_AXI_DP";
                        xlnx,ip-name = "psu_r5_1_btcm";
                        reg = <0x0 0x20000 0x0 0x10000>;
                        xlnx,name = "psu_r5_1_btcm";
                        phandle = <0x7b>;
                };

                psu_r5_1_btcm_global: psu_r5_1_btcm_global@ffeb0000 {
                        xlnx,rable = <0x0>;
                        compatible = "xlnx,psu-r5-1-btcm-global-1.0", "mmio-sram";
                        status = "okay";
                        power-domains = <0x78 0x12>;
                        xlnx,interconnect-s-axi-masters = "psu_cortexa53_0.M_AXI_DP , & , psu_cortexa53_1.M_AXI_DP , & , psu_cortexa53_2.M_AXI_DP , & , psu_cortexa53_3.M_AXI_DP , & , psu_pmu_0.M_AXI_DP";
                        xlnx,ip-name = "psu_r5_1_btcm_global";
                        reg = <0x0 0xffeb0000 0x0 0x10000>;
                        xlnx,name = "psu_r5_1_btcm_global";
                        phandle = <0x58>;
                };

                psu_r5_1_atcm: psu_r5_1_atcm@0 {
                        xlnx,rable = <0x0>;
                        compatible = "xlnx,psu-r5-1-atcm-1.0";
                        status = "okay";
                        power-domains = <0x78 0x11>;
                        xlnx,interconnect-s-axi-masters = "psu_cortexr5_0.M_AXI_DP , & , psu_cortexr5_1.M_AXI_DP";
                        xlnx,ip-name = "psu_r5_1_atcm";
                        reg = <0x0 0x0 0x0 0x10000>;
                        xlnx,name = "psu_r5_1_atcm";
                        phandle = <0x7a>;
                };

                psu_r5_1_atcm_global: psu_r5_1_atcm_global@ffe90000 {
                        xlnx,rable = <0x0>;
                        compatible = "xlnx,psu-r5-1-atcm-global-1.0", "mmio-sram";
                        status = "okay";
                        power-domains = <0x78 0x11>;
                        xlnx,interconnect-s-axi-masters = "psu_cortexa53_0.M_AXI_DP , & , psu_cortexa53_1.M_AXI_DP , & , psu_cortexa53_2.M_AXI_DP , & , psu_cortexa53_3.M_AXI_DP , & , psu_pmu_0.M_AXI_DP";
                        xlnx,ip-name = "psu_r5_1_atcm_global";
                        reg = <0x0 0xffe90000 0x0 0x10000>;
                        xlnx,name = "psu_r5_1_atcm_global";
                        phandle = <0x57>;
                };

                psu_r5_0_btcm_lockstep: psu_r5_0_btcm_lockstep@ffe30000 {
                        xlnx,rable = <0x0>;
                        compatible = "xlnx,psu-r5-0-btcm-lockstep-1.0", "mmio-sram";
                        status = "okay";
                        power-domains = <0x78 0x10>;
                        xlnx,interconnect-s-axi-masters = "psu_cortexa53_0.M_AXI_DP , & , psu_cortexa53_1.M_AXI_DP , & , psu_cortexa53_2.M_AXI_DP , & , psu_cortexa53_3.M_AXI_DP , & , psu_pmu_0.M_AXI_DP";
                        xlnx,ip-name = "psu_r5_0_btcm_lockstep";
                        xlnx,is-hierarchy;
                        reg = <0x0 0xffe30000 0x0 0x10000>;
                        xlnx,name = "psu_r5_0_btcm_lockstep";
                        phandle = <0xfc>;
                };

                psu_r5_0_btcm: psu_r5_0_btcm@20000 {
                        xlnx,rable = <0x0>;
                        compatible = "xlnx,psu-r5-0-btcm-1.0";
                        status = "okay";
                        power-domains = <0x78 0x10>;
                        xlnx,interconnect-s-axi-masters = "psu_cortexr5_0.M_AXI_DP , & , psu_cortexr5_1.M_AXI_DP";
                        xlnx,ip-name = "psu_r5_0_btcm";
                        reg = <0x0 0x20000 0x0 0x10000>;
                        xlnx,name = "psu_r5_0_btcm";
                        phandle = <0x75>;
                };

                psu_r5_0_btcm_global: psu_r5_0_btcm_global@ffe20000 {
                        xlnx,rable = <0x0>;
                        compatible = "xlnx,psu-r5-0-btcm-global-1.0", "mmio-sram";
                        status = "okay";
                        power-domains = <0x78 0x10>;
                        xlnx,interconnect-s-axi-masters = "psu_cortexa53_0.M_AXI_DP , & , psu_cortexa53_1.M_AXI_DP , & , psu_cortexa53_2.M_AXI_DP , & , psu_cortexa53_3.M_AXI_DP , & , psu_pmu_0.M_AXI_DP";
                        xlnx,ip-name = "psu_r5_0_btcm_global";
                        reg = <0x0 0xffe20000 0x0 0x10000>;
                        xlnx,name = "psu_r5_0_btcm_global";
                        phandle = <0x56>;
                };

                psu_r5_0_atcm_lockstep: psu_r5_0_atcm_lockstep@ffe10000 {
                        xlnx,rable = <0x0>;
                        compatible = "xlnx,psu-r5-0-atcm-lockstep-1.0", "mmio-sram";
                        status = "okay";
                        power-domains = <0x78 0xf>;
                        xlnx,interconnect-s-axi-masters = "psu_cortexr5_0.M_AXI_DP , & , psu_cortexr5_1.M_AXI_DP";
                        xlnx,ip-name = "psu_r5_0_atcm_lockstep";
                        xlnx,is-hierarchy;
                        reg = <0x0 0xffe10000 0x0 0x10000>;
                        xlnx,name = "psu_r5_0_atcm_lockstep";
                        phandle = <0xfd>;
                };

                psu_r5_0_atcm: psu_r5_0_atcm@0 {
                        xlnx,rable = <0x0>;
                        compatible = "xlnx,psu-r5-0-atcm-1.0";
                        status = "okay";
                        power-domains = <0x78 0xf>;
                        xlnx,interconnect-s-axi-masters = "psu_cortexr5_0.M_AXI_DP , & , psu_cortexr5_1.M_AXI_DP";
                        xlnx,ip-name = "psu_r5_0_atcm";
                        reg = <0x0 0x0 0x0 0x10000>;
                        xlnx,name = "psu_r5_0_atcm";
                        phandle = <0x74>;
                };

                psu_r5_0_atcm_global: psu_r5_0_atcm_global@ffe00000 {
                        xlnx,rable = <0x0>;
                        compatible = "xlnx,psu-r5-0-atcm-global-1.0", "mmio-sram";
                        status = "okay";
                        power-domains = <0x78 0xf>;
                        xlnx,interconnect-s-axi-masters = "psu_cortexa53_0.M_AXI_DP , & , psu_cortexa53_1.M_AXI_DP , & , psu_cortexa53_2.M_AXI_DP , & , psu_cortexa53_3.M_AXI_DP , & , psu_pmu_0.M_AXI_DP";
                        xlnx,ip-name = "psu_r5_0_atcm_global";
                        reg = <0x0 0xffe00000 0x0 0x10000>;
                        xlnx,name = "psu_r5_0_atcm_global";
                        phandle = <0x55>;
                };

                psu_pmu_global_0: psu_pmu_global_0@ffd80000 {
                        xlnx,rable = <0x0>;
                        compatible = "xlnx,psu-pmu-global-0-1.0";
                        status = "okay";
                        xlnx,interconnect-s-axi-masters = "psu_cortexa53_0.M_AXI_DP , & , psu_cortexa53_1.M_AXI_DP , & , psu_cortexa53_2.M_AXI_DP , & , psu_cortexa53_3.M_AXI_DP , & , psu_cortexr5_0.M_AXI_DP , & , psu_cortexr5_1.M_AXI_DP , & , psu_pmu_0.M_AXI_DP";
                        xlnx,ip-name = "psu_pmu_global_0";
                        reg = <0x0 0xffd80000 0x0 0x40000>;
                        xlnx,name = "psu_pmu_global_0";
                        phandle = <0x52>;
                };

                psu_mbistjtag: psu_mbistjtag@ffcf0000 {
                        xlnx,rable = <0x0>;
                        compatible = "xlnx,psu-mbistjtag-1.0";
                        status = "okay";
                        xlnx,interconnect-s-axi-masters = "psu_cortexa53_0.M_AXI_DP , & , psu_cortexa53_1.M_AXI_DP , & , psu_cortexa53_2.M_AXI_DP , & , psu_cortexa53_3.M_AXI_DP , & , psu_cortexr5_0.M_AXI_DP , & , psu_cortexr5_1.M_AXI_DP , & , psu_pmu_0.M_AXI_DP";
                        xlnx,ip-name = "psu_mbistjtag";
                        reg = <0x0 0xffcf0000 0x0 0x10000>;
                        xlnx,name = "psu_mbistjtag";
                        phandle = <0x4e>;
                };

                psu_rsa: psu_rsa@ffce0000 {
                        xlnx,rable = <0x0>;
                        compatible = "xlnx,psu-rsa-1.0";
                        status = "okay";
                        xlnx,interconnect-s-axi-masters = "psu_cortexa53_0.M_AXI_DP , & , psu_cortexa53_1.M_AXI_DP , & , psu_cortexa53_2.M_AXI_DP , & , psu_cortexa53_3.M_AXI_DP , & , psu_cortexr5_0.M_AXI_DP , & , psu_cortexr5_1.M_AXI_DP , & , psu_pmu_0.M_AXI_DP";
                        xlnx,ip-name = "psu_rsa";
                        reg = <0x0 0xffce0000 0x0 0x10000>;
                        xlnx,name = "psu_rsa";
                        phandle = <0x5b>;
                };

                psu_efuse: psu_efuse@ffcc0000 {
                        xlnx,rable = <0x0>;
                        compatible = "xlnx,psu-efuse-1.0";
                        status = "okay";
                        xlnx,interconnect-s-axi-masters = "psu_cortexa53_0.M_AXI_DP , & , psu_cortexa53_1.M_AXI_DP , & , psu_cortexa53_2.M_AXI_DP , & , psu_cortexa53_3.M_AXI_DP , & , psu_cortexr5_0.M_AXI_DP , & , psu_cortexr5_1.M_AXI_DP , & , psu_pmu_0.M_AXI_DP";
                        xlnx,ip-name = "psu_efuse";
                        reg = <0x0 0xffcc0000 0x0 0x10000>;
                        xlnx,name = "psu_efuse";
                        phandle = <0x35>;
                };

                psu_csu_0: psu_csu@ffca0000 {
                        xlnx,rable = <0x0>;
                        xlnx,csu-board-interface = "custom";
                        compatible = "xlnx,psu-csu-1.0";
                        status = "okay";
                        xlnx,interconnect-s-axi-masters = "psu_cortexa53_0.M_AXI_DP , & , psu_cortexa53_1.M_AXI_DP , & , psu_cortexa53_2.M_AXI_DP , & , psu_cortexa53_3.M_AXI_DP , & , psu_cortexr5_0.M_AXI_DP , & , psu_cortexr5_1.M_AXI_DP , & , psu_pmu_0.M_AXI_DP";
                        xlnx,can-clk-freq-hz = <0x1dcd6500>;
                        xlnx,ip-name = "psu_csu";
                        reg = <0x0 0xffca0000 0x0 0x10000>;
                        xlnx,name = "psu_csu_0";
                        phandle = <0x29>;
                };

                psu_fpd_gpv: psu_fpd_gpv@fd700000 {
                        xlnx,rable = <0x0>;
                        compatible = "xlnx,psu-fpd-gpv-1.0";
                        status = "okay";
                        xlnx,interconnect-s-axi-masters = "psu_cortexa53_0.M_AXI_DP , & , psu_cortexa53_1.M_AXI_DP , & , psu_cortexa53_2.M_AXI_DP , & , psu_cortexa53_3.M_AXI_DP , & , psu_cortexr5_0.M_AXI_DP , & , psu_cortexr5_1.M_AXI_DP , & , psu_pmu_0.M_AXI_DP";
                        xlnx,ip-name = "psu_fpd_gpv";
                        reg = <0x0 0xfd700000 0x0 0x100000>;
                        xlnx,name = "psu_fpd_gpv";
                        phandle = <0x37>;
                };

                psu_cci_gpv: psu_cci_gpv@fd6e0000 {
                        xlnx,rable = <0x0>;
                        compatible = "xlnx,psu-cci-gpv-1.0";
                        status = "okay";
                        xlnx,interconnect-s-axi-masters = "psu_cortexa53_0.M_AXI_DP , & , psu_cortexa53_1.M_AXI_DP , & , psu_cortexa53_2.M_AXI_DP , & , psu_cortexa53_3.M_AXI_DP , & , psu_cortexr5_0.M_AXI_DP , & , psu_cortexr5_1.M_AXI_DP , & , psu_pmu_0.M_AXI_DP";
                        xlnx,ip-name = "psu_cci_gpv";
                        reg = <0x0 0xfd6e0000 0x0 0x10000>;
                        xlnx,name = "psu_cci_gpv";
                        phandle = <0x24>;
                };

                psu_fpd_slcr_secure: psu_fpd_slcr_secure@fd690000 {
                        xlnx,rable = <0x0>;
                        compatible = "xlnx,psu-fpd-slcr-secure-1.0";
                        status = "okay";
                        xlnx,interconnect-s-axi-masters = "psu_cortexa53_0.M_AXI_DP , & , psu_cortexa53_1.M_AXI_DP , & , psu_cortexa53_2.M_AXI_DP , & , psu_cortexa53_3.M_AXI_DP , & , psu_cortexr5_0.M_AXI_DP , & , psu_cortexr5_1.M_AXI_DP , & , psu_pmu_0.M_AXI_DP";
                        xlnx,ip-name = "psu_fpd_slcr_secure";
                        reg = <0x0 0xfd690000 0x0 0x40000>;
                        xlnx,name = "psu_fpd_slcr_secure";
                        phandle = <0x39>;
                };

                psu_fpd_slcr: psu_fpd_slcr@fd610000 {
                        xlnx,rable = <0x0>;
                        compatible = "xlnx,psu-fpd-slcr-1.0";
                        status = "okay";
                        xlnx,interconnect-s-axi-masters = "psu_cortexa53_0.M_AXI_DP , & , psu_cortexa53_1.M_AXI_DP , & , psu_cortexa53_2.M_AXI_DP , & , psu_cortexa53_3.M_AXI_DP , & , psu_cortexr5_0.M_AXI_DP , & , psu_cortexr5_1.M_AXI_DP , & , psu_pmu_0.M_AXI_DP";
                        xlnx,ip-name = "psu_fpd_slcr";
                        reg = <0x0 0xfd610000 0x0 0x80000>;
                        xlnx,name = "psu_fpd_slcr";
                        phandle = <0x38>;
                };

                psu_smmu_reg: psu_smmu_reg@fd5f0000 {
                        xlnx,rable = <0x0>;
                        compatible = "xlnx,psu-smmu-reg-1.0";
                        status = "okay";
                        xlnx,interconnect-s-axi-masters = "psu_cortexa53_0.M_AXI_DP , & , psu_cortexa53_1.M_AXI_DP , & , psu_cortexa53_2.M_AXI_DP , & , psu_cortexa53_3.M_AXI_DP , & , psu_cortexr5_0.M_AXI_DP , & , psu_cortexr5_1.M_AXI_DP , & , psu_pmu_0.M_AXI_DP";
                        xlnx,ip-name = "psu_smmu_reg";
                        reg = <0x0 0xfd5f0000 0x0 0x10000>;
                        xlnx,name = "psu_smmu_reg";
                        phandle = <0x61>;
                };

                psu_cci_reg: psu_cci_reg@fd5e0000 {
                        xlnx,rable = <0x0>;
                        compatible = "xlnx,psu-cci-reg-1.0";
                        status = "okay";
                        xlnx,interconnect-s-axi-masters = "psu_cortexa53_0.M_AXI_DP , & , psu_cortexa53_1.M_AXI_DP , & , psu_cortexa53_2.M_AXI_DP , & , psu_cortexa53_3.M_AXI_DP , & , psu_cortexr5_0.M_AXI_DP , & , psu_cortexr5_1.M_AXI_DP , & , psu_pmu_0.M_AXI_DP";
                        xlnx,ip-name = "psu_cci_reg";
                        reg = <0x0 0xfd5e0000 0x0 0x10000>;
                        xlnx,name = "psu_cci_reg";
                        phandle = <0x25>;
                };

                psu_fpd_xmpu_cfg: psu_fpd_xmpu_cfg@fd5d0000 {
                        xlnx,rable = <0x0>;
                        compatible = "xlnx,psu-fpd-xmpu-cfg-1.0";
                        status = "okay";
                        xlnx,interconnect-s-axi-masters = "psu_cortexa53_0.M_AXI_DP , & , psu_cortexa53_1.M_AXI_DP , & , psu_cortexa53_2.M_AXI_DP , & , psu_cortexa53_3.M_AXI_DP , & , psu_cortexr5_0.M_AXI_DP , & , psu_cortexr5_1.M_AXI_DP , & , psu_pmu_0.M_AXI_DP";
                        xlnx,ip-name = "psu_fpd_xmpu_cfg";
                        reg = <0x0 0xfd5d0000 0x0 0x10000>;
                        xlnx,name = "psu_fpd_xmpu_cfg";
                        phandle = <0x3a>;
                };

                psu_apu: psu_apu@fd5c0000 {
                        xlnx,rable = <0x0>;
                        compatible = "xlnx,psu-apu-1.0";
                        status = "okay";
                        xlnx,interconnect-s-axi-masters = "psu_cortexa53_0.M_AXI_DP , & , psu_cortexa53_1.M_AXI_DP , & , psu_cortexa53_2.M_AXI_DP , & , psu_cortexa53_3.M_AXI_DP , & , psu_cortexr5_0.M_AXI_DP , & , psu_cortexr5_1.M_AXI_DP , & , psu_pmu_0.M_AXI_DP";
                        xlnx,ip-name = "psu_apu";
                        reg = <0x0 0xfd5c0000 0x0 0x10000>;
                        xlnx,name = "psu_apu";
                        phandle = <0x23>;
                };

                psu_fpd_xmpu_sink: psu_fpd_xmpu_sink@fd4f0000 {
                        xlnx,rable = <0x0>;
                        compatible = "xlnx,psu-fpd-xmpu-sink-1.0";
                        status = "okay";
                        xlnx,interconnect-s-axi-masters = "psu_cortexa53_0.M_AXI_DP , & , psu_cortexa53_1.M_AXI_DP , & , psu_cortexa53_2.M_AXI_DP , & , psu_cortexa53_3.M_AXI_DP , & , psu_cortexr5_0.M_AXI_DP , & , psu_cortexr5_1.M_AXI_DP , & , psu_pmu_0.M_AXI_DP";
                        xlnx,ip-name = "psu_fpd_xmpu_sink";
                        reg = <0x0 0xfd4f0000 0x0 0x10000>;
                        xlnx,name = "psu_fpd_xmpu_sink";
                        phandle = <0x3b>;
                };

                psu_siou: psu_siou@fd3d0000 {
                        xlnx,rable = <0x0>;
                        compatible = "xlnx,psu-siou-1.0";
                        status = "okay";
                        xlnx,interconnect-s-axi-masters = "psu_cortexa53_0.M_AXI_DP , & , psu_cortexa53_1.M_AXI_DP , & , psu_cortexa53_2.M_AXI_DP , & , psu_cortexa53_3.M_AXI_DP , & , psu_cortexr5_0.M_AXI_DP , & , psu_cortexr5_1.M_AXI_DP , & , psu_pmu_0.M_AXI_DP";
                        xlnx,ip-name = "psu_siou";
                        reg = <0x0 0xfd3d0000 0x0 0x10000>;
                        xlnx,name = "psu_siou";
                        phandle = <0x5f>;
                };

                psu_afi_5: psu_afi@fd3b0000 {
                        xlnx,rable = <0x0>;
                        compatible = "xlnx,psu-afi-1.0";
                        status = "okay";
                        xlnx,interconnect-s-axi-masters = "psu_cortexa53_0.M_AXI_DP , & , psu_cortexa53_1.M_AXI_DP , & , psu_cortexa53_2.M_AXI_DP , & , psu_cortexa53_3.M_AXI_DP , & , psu_cortexr5_0.M_AXI_DP , & , psu_cortexr5_1.M_AXI_DP , & , psu_pmu_0.M_AXI_DP";
                        xlnx,ip-name = "psu_afi";
                        reg = <0x0 0xfd3b0000 0x0 0x10000>;
                        xlnx,name = "psu_afi_5";
                        phandle = <0x1c>;
                };

                psu_afi_4: psu_afi@fd3a0000 {
                        xlnx,rable = <0x0>;
                        compatible = "xlnx,psu-afi-1.0";
                        status = "okay";
                        xlnx,interconnect-s-axi-masters = "psu_cortexa53_0.M_AXI_DP , & , psu_cortexa53_1.M_AXI_DP , & , psu_cortexa53_2.M_AXI_DP , & , psu_cortexa53_3.M_AXI_DP , & , psu_cortexr5_0.M_AXI_DP , & , psu_cortexr5_1.M_AXI_DP , & , psu_pmu_0.M_AXI_DP";
                        xlnx,ip-name = "psu_afi";
                        reg = <0x0 0xfd3a0000 0x0 0x10000>;
                        xlnx,name = "psu_afi_4";
                        phandle = <0x1b>;
                };

                psu_afi_3: psu_afi@fd390000 {
                        xlnx,rable = <0x0>;
                        compatible = "xlnx,psu-afi-1.0";
                        status = "okay";
                        xlnx,interconnect-s-axi-masters = "psu_cortexa53_0.M_AXI_DP , & , psu_cortexa53_1.M_AXI_DP , & , psu_cortexa53_2.M_AXI_DP , & , psu_cortexa53_3.M_AXI_DP , & , psu_cortexr5_0.M_AXI_DP , & , psu_cortexr5_1.M_AXI_DP , & , psu_pmu_0.M_AXI_DP";
                        xlnx,ip-name = "psu_afi";
                        reg = <0x0 0xfd390000 0x0 0x10000>;
                        xlnx,name = "psu_afi_3";
                        phandle = <0x1a>;
                };

                psu_afi_2: psu_afi@fd380000 {
                        xlnx,rable = <0x0>;
                        compatible = "xlnx,psu-afi-1.0";
                        status = "okay";
                        xlnx,interconnect-s-axi-masters = "psu_cortexa53_0.M_AXI_DP , & , psu_cortexa53_1.M_AXI_DP , & , psu_cortexa53_2.M_AXI_DP , & , psu_cortexa53_3.M_AXI_DP , & , psu_cortexr5_0.M_AXI_DP , & , psu_cortexr5_1.M_AXI_DP , & , psu_pmu_0.M_AXI_DP";
                        xlnx,ip-name = "psu_afi";
                        reg = <0x0 0xfd380000 0x0 0x10000>;
                        xlnx,name = "psu_afi_2";
                        phandle = <0x19>;
                };

                psu_afi_1: psu_afi@fd370000 {
                        xlnx,rable = <0x0>;
                        compatible = "xlnx,psu-afi-1.0";
                        status = "okay";
                        xlnx,interconnect-s-axi-masters = "psu_cortexa53_0.M_AXI_DP , & , psu_cortexa53_1.M_AXI_DP , & , psu_cortexa53_2.M_AXI_DP , & , psu_cortexa53_3.M_AXI_DP , & , psu_cortexr5_0.M_AXI_DP , & , psu_cortexr5_1.M_AXI_DP , & , psu_pmu_0.M_AXI_DP";
                        xlnx,ip-name = "psu_afi";
                        reg = <0x0 0xfd370000 0x0 0x10000>;
                        xlnx,name = "psu_afi_1";
                        phandle = <0x18>;
                };

                psu_afi_0: psu_afi@fd360000 {
                        xlnx,rable = <0x0>;
                        compatible = "xlnx,psu-afi-1.0";
                        status = "okay";
                        xlnx,interconnect-s-axi-masters = "psu_cortexa53_0.M_AXI_DP , & , psu_cortexa53_1.M_AXI_DP , & , psu_cortexa53_2.M_AXI_DP , & , psu_cortexa53_3.M_AXI_DP , & , psu_cortexr5_0.M_AXI_DP , & , psu_cortexr5_1.M_AXI_DP , & , psu_pmu_0.M_AXI_DP";
                        xlnx,ip-name = "psu_afi";
                        reg = <0x0 0xfd360000 0x0 0x10000>;
                        xlnx,name = "psu_afi_0";
                        phandle = <0x17>;
                };

                psu_crf_apb: psu_crf_apb@fd1a0000 {
                        xlnx,rable = <0x0>;
                        compatible = "xlnx,psu-crf-apb-1.0";
                        status = "okay";
                        xlnx,interconnect-s-axi-masters = "psu_cortexa53_0.M_AXI_DP , & , psu_cortexa53_1.M_AXI_DP , & , psu_cortexa53_2.M_AXI_DP , & , psu_cortexa53_3.M_AXI_DP , & , psu_cortexr5_0.M_AXI_DP , & , psu_cortexr5_1.M_AXI_DP , & , psu_pmu_0.M_AXI_DP";
                        xlnx,ip-name = "psu_crf_apb";
                        reg = <0x0 0xfd1a0000 0x0 0x140000>;
                        xlnx,name = "psu_crf_apb";
                        phandle = <0x27>;
                };

                psu_ddr_qos_ctrl: psu_ddr_qos_ctrl@fd090000 {
                        xlnx,rable = <0x0>;
                        compatible = "xlnx,psu-ddr-qos-ctrl-1.0";
                        status = "okay";
                        xlnx,interconnect-s-axi-masters = "psu_cortexa53_0.M_AXI_DP , & , psu_cortexa53_1.M_AXI_DP , & , psu_cortexa53_2.M_AXI_DP , & , psu_cortexa53_3.M_AXI_DP , & , psu_cortexr5_0.M_AXI_DP , & , psu_cortexr5_1.M_AXI_DP , & , psu_pmu_0.M_AXI_DP";
                        xlnx,ip-name = "psu_ddr_qos_ctrl";
                        reg = <0x0 0xfd090000 0x0 0x10000>;
                        xlnx,name = "psu_ddr_qos_ctrl";
                        phandle = <0x2d>;
                };

                psu_ddr_phy: psu_ddr_phy@fd080000 {
                        xlnx,rable = <0x0>;
                        compatible = "xlnx,psu-ddr-phy-1.0";
                        status = "okay";
                        xlnx,interconnect-s-axi-masters = "psu_cortexa53_0.M_AXI_DP , & , psu_cortexa53_1.M_AXI_DP , & , psu_cortexa53_2.M_AXI_DP , & , psu_cortexa53_3.M_AXI_DP , & , psu_cortexr5_0.M_AXI_DP , & , psu_cortexr5_1.M_AXI_DP , & , psu_pmu_0.M_AXI_DP";
                        xlnx,ip-name = "psu_ddr_phy";
                        reg = <0x0 0xfd080000 0x0 0x10000>;
                        xlnx,name = "psu_ddr_phy";
                        phandle = <0x2c>;
                };

                psu_ddr_xmpu5_cfg: psu_ddr_xmpu5_cfg@fd050000 {
                        xlnx,rable = <0x0>;
                        compatible = "xlnx,psu-ddr-xmpu5-cfg-1.0";
                        status = "okay";
                        xlnx,interconnect-s-axi-masters = "psu_cortexa53_0.M_AXI_DP , & , psu_cortexa53_1.M_AXI_DP , & , psu_cortexa53_2.M_AXI_DP , & , psu_cortexa53_3.M_AXI_DP , & , psu_cortexr5_0.M_AXI_DP , & , psu_cortexr5_1.M_AXI_DP , & , psu_pmu_0.M_AXI_DP";
                        xlnx,ip-name = "psu_ddr_xmpu5_cfg";
                        reg = <0x0 0xfd050000 0x0 0x10000>;
                        xlnx,name = "psu_ddr_xmpu5_cfg";
                        phandle = <0x33>;
                };

                psu_ddr_xmpu4_cfg: psu_ddr_xmpu4_cfg@fd040000 {
                        xlnx,rable = <0x0>;
                        compatible = "xlnx,psu-ddr-xmpu4-cfg-1.0";
                        status = "okay";
                        xlnx,interconnect-s-axi-masters = "psu_cortexa53_0.M_AXI_DP , & , psu_cortexa53_1.M_AXI_DP , & , psu_cortexa53_2.M_AXI_DP , & , psu_cortexa53_3.M_AXI_DP , & , psu_cortexr5_0.M_AXI_DP , & , psu_cortexr5_1.M_AXI_DP , & , psu_pmu_0.M_AXI_DP";
                        xlnx,ip-name = "psu_ddr_xmpu4_cfg";
                        reg = <0x0 0xfd040000 0x0 0x10000>;
                        xlnx,name = "psu_ddr_xmpu4_cfg";
                        phandle = <0x32>;
                };

                psu_ddr_xmpu3_cfg: psu_ddr_xmpu3_cfg@fd030000 {
                        xlnx,rable = <0x0>;
                        compatible = "xlnx,psu-ddr-xmpu3-cfg-1.0";
                        status = "okay";
                        xlnx,interconnect-s-axi-masters = "psu_cortexa53_0.M_AXI_DP , & , psu_cortexa53_1.M_AXI_DP , & , psu_cortexa53_2.M_AXI_DP , & , psu_cortexa53_3.M_AXI_DP , & , psu_cortexr5_0.M_AXI_DP , & , psu_cortexr5_1.M_AXI_DP , & , psu_pmu_0.M_AXI_DP";
                        xlnx,ip-name = "psu_ddr_xmpu3_cfg";
                        reg = <0x0 0xfd030000 0x0 0x10000>;
                        xlnx,name = "psu_ddr_xmpu3_cfg";
                        phandle = <0x31>;
                };

                psu_ddr_xmpu2_cfg: psu_ddr_xmpu2_cfg@fd020000 {
                        xlnx,rable = <0x0>;
                        compatible = "xlnx,psu-ddr-xmpu2-cfg-1.0";
                        status = "okay";
                        xlnx,interconnect-s-axi-masters = "psu_cortexa53_0.M_AXI_DP , & , psu_cortexa53_1.M_AXI_DP , & , psu_cortexa53_2.M_AXI_DP , & , psu_cortexa53_3.M_AXI_DP , & , psu_cortexr5_0.M_AXI_DP , & , psu_cortexr5_1.M_AXI_DP , & , psu_pmu_0.M_AXI_DP";
                        xlnx,ip-name = "psu_ddr_xmpu2_cfg";
                        reg = <0x0 0xfd020000 0x0 0x10000>;
                        xlnx,name = "psu_ddr_xmpu2_cfg";
                        phandle = <0x30>;
                };

                psu_ddr_xmpu1_cfg: psu_ddr_xmpu1_cfg@fd010000 {
                        xlnx,rable = <0x0>;
                        compatible = "xlnx,psu-ddr-xmpu1-cfg-1.0";
                        status = "okay";
                        xlnx,interconnect-s-axi-masters = "psu_cortexa53_0.M_AXI_DP , & , psu_cortexa53_1.M_AXI_DP , & , psu_cortexa53_2.M_AXI_DP , & , psu_cortexa53_3.M_AXI_DP , & , psu_cortexr5_0.M_AXI_DP , & , psu_cortexr5_1.M_AXI_DP , & , psu_pmu_0.M_AXI_DP";
                        xlnx,ip-name = "psu_ddr_xmpu1_cfg";
                        reg = <0x0 0xfd010000 0x0 0x10000>;
                        xlnx,name = "psu_ddr_xmpu1_cfg";
                        phandle = <0x2f>;
                };

                psu_ddr_xmpu0_cfg: psu_ddr_xmpu0_cfg@fd000000 {
                        xlnx,rable = <0x0>;
                        compatible = "xlnx,psu-ddr-xmpu0-cfg-1.0";
                        status = "okay";
                        xlnx,interconnect-s-axi-masters = "psu_cortexa53_0.M_AXI_DP , & , psu_cortexa53_1.M_AXI_DP , & , psu_cortexa53_2.M_AXI_DP , & , psu_cortexa53_3.M_AXI_DP , & , psu_cortexr5_0.M_AXI_DP , & , psu_cortexr5_1.M_AXI_DP , & , psu_pmu_0.M_AXI_DP";
                        xlnx,ip-name = "psu_ddr_xmpu0_cfg";
                        reg = <0x0 0xfd000000 0x0 0x10000>;
                        xlnx,name = "psu_ddr_xmpu0_cfg";
                        phandle = <0x2e>;
                };

                psu_ocm_xmpu_cfg: psu_ocm_xmpu_cfg@ffa70000 {
                        xlnx,rable = <0x0>;
                        compatible = "xlnx,psu-ocm-xmpu-cfg-1.0";
                        status = "okay";
                        xlnx,interconnect-s-axi-masters = "psu_cortexa53_0.M_AXI_DP , & , psu_cortexa53_1.M_AXI_DP , & , psu_cortexa53_2.M_AXI_DP , & , psu_cortexa53_3.M_AXI_DP , & , psu_cortexr5_0.M_AXI_DP , & , psu_cortexr5_1.M_AXI_DP , & , psu_pmu_0.M_AXI_DP";
                        xlnx,ip-name = "psu_ocm_xmpu_cfg";
                        reg = <0x0 0xffa70000 0x0 0x10000>;
                        xlnx,name = "psu_ocm_xmpu_cfg";
                        phandle = <0x51>;
                };

                psu_lpd_xppu_sink: psu_lpd_xppu_sink@ff9c0000 {
                        xlnx,rable = <0x0>;
                        compatible = "xlnx,psu-lpd-xppu-sink-1.0";
                        status = "okay";
                        xlnx,interconnect-s-axi-masters = "psu_cortexa53_0.M_AXI_DP , & , psu_cortexa53_1.M_AXI_DP , & , psu_cortexa53_2.M_AXI_DP , & , psu_cortexa53_3.M_AXI_DP , & , psu_cortexr5_0.M_AXI_DP , & , psu_cortexr5_1.M_AXI_DP , & , psu_pmu_0.M_AXI_DP";
                        xlnx,ip-name = "psu_lpd_xppu_sink";
                        reg = <0x0 0xff9c0000 0x0 0x10000>;
                        xlnx,name = "psu_lpd_xppu_sink";
                        phandle = <0x4d>;
                };

                psu_afi_6: psu_afi@ff9b0000 {
                        xlnx,rable = <0x0>;
                        compatible = "xlnx,psu-afi-1.0";
                        status = "okay";
                        xlnx,interconnect-s-axi-masters = "psu_cortexa53_0.M_AXI_DP , & , psu_cortexa53_1.M_AXI_DP , & , psu_cortexa53_2.M_AXI_DP , & , psu_cortexa53_3.M_AXI_DP , & , psu_cortexr5_0.M_AXI_DP , & , psu_cortexr5_1.M_AXI_DP , & , psu_pmu_0.M_AXI_DP";
                        xlnx,ip-name = "psu_afi";
                        reg = <0x0 0xff9b0000 0x0 0x10000>;
                        xlnx,name = "psu_afi_6";
                        phandle = <0x1d>;
                };

                psu_rpu: psu_rpu@ff9a0000 {
                        xlnx,rable = <0x0>;
                        xlnx,is-cache-coherent = <0x0>;
                        compatible = "xlnx,psu-rpu-1.0";
                        status = "okay";
                        xlnx,interconnect-s-axi-masters = "psu_cortexa53_0.M_AXI_DP , & , psu_cortexa53_1.M_AXI_DP , & , psu_cortexa53_2.M_AXI_DP , & , psu_cortexa53_3.M_AXI_DP , & , psu_cortexr5_0.M_AXI_DP , & , psu_cortexr5_1.M_AXI_DP , & , psu_pmu_0.M_AXI_DP";
                        xlnx,ip-name = "psu_rpu";
                        reg = <0x0 0xff9a0000 0x0 0x10000>;
                        xlnx,name = "psu_rpu";
                        phandle = <0x5a>;
                };

                psu_crl_apb: psu_crl_apb@ff5e0000 {
                        xlnx,rable = <0x0>;
                        compatible = "xlnx,psu-crl-apb-1.0";
                        status = "okay";
                        xlnx,interconnect-s-axi-masters = "psu_cortexa53_0.M_AXI_DP , & , psu_cortexa53_1.M_AXI_DP , & , psu_cortexa53_2.M_AXI_DP , & , psu_cortexa53_3.M_AXI_DP , & , psu_cortexr5_0.M_AXI_DP , & , psu_cortexr5_1.M_AXI_DP , & , psu_pmu_0.M_AXI_DP";
                        xlnx,ip-name = "psu_crl_apb";
                        reg = <0x0 0xff5e0000 0x0 0x280000>;
                        xlnx,name = "psu_crl_apb";
                        phandle = <0x28>;
                };

                psu_lpd_slcr_secure: psu_lpd_slcr_secure@ff4b0000 {
                        xlnx,rable = <0x0>;
                        compatible = "xlnx,psu-lpd-slcr-secure-1.0";
                        status = "okay";
                        xlnx,interconnect-s-axi-masters = "psu_cortexa53_0.M_AXI_DP , & , psu_cortexa53_1.M_AXI_DP , & , psu_cortexa53_2.M_AXI_DP , & , psu_cortexa53_3.M_AXI_DP , & , psu_cortexr5_0.M_AXI_DP , & , psu_cortexr5_1.M_AXI_DP , & , psu_pmu_0.M_AXI_DP";
                        xlnx,ip-name = "psu_lpd_slcr_secure";
                        reg = <0x0 0xff4b0000 0x0 0x30000>;
                        xlnx,name = "psu_lpd_slcr_secure";
                        phandle = <0x4b>;
                };

                psu_lpd_slcr: psu_lpd_slcr@ff410000 {
                        xlnx,rable = <0x0>;
                        compatible = "xlnx,psu-lpd-slcr-1.0";
                        status = "okay";
                        xlnx,interconnect-s-axi-masters = "psu_cortexa53_0.M_AXI_DP , & , psu_cortexa53_1.M_AXI_DP , & , psu_cortexa53_2.M_AXI_DP , & , psu_cortexa53_3.M_AXI_DP , & , psu_cortexr5_0.M_AXI_DP , & , psu_cortexr5_1.M_AXI_DP , & , psu_pmu_0.M_AXI_DP";
                        xlnx,ip-name = "psu_lpd_slcr";
                        reg = <0x0 0xff410000 0x0 0xa0000>;
                        xlnx,name = "psu_lpd_slcr";
                        phandle = <0x4a>;
                };

                psu_ctrl_ipi: PERIPHERAL@ff380000 {
                        xlnx,rable = <0x0>;
                        compatible = "xlnx,PERIPHERAL-1.0";
                        xlnx,interconnect-s-axi-masters = "psu_cortexa53_0.M_AXI_DP , & , psu_cortexa53_1.M_AXI_DP , & , psu_cortexa53_2.M_AXI_DP , & , psu_cortexa53_3.M_AXI_DP , & , psu_cortexr5_0.M_AXI_DP , & , psu_cortexr5_1.M_AXI_DP , & , psu_pmu_0.M_AXI_DP";
                        reg = <0x0 0xff380000 0x0 0x80000>;
                        phandle = <0x2b>;
                };

                psu_message_buffers: PERIPHERAL@ff990000 {
                        xlnx,rable = <0x0>;
                        compatible = "xlnx,PERIPHERAL-1.0";
                        xlnx,interconnect-s-axi-masters = "psu_cortexa53_0.M_AXI_DP , & , psu_cortexa53_1.M_AXI_DP , & , psu_cortexa53_2.M_AXI_DP , & , psu_cortexa53_3.M_AXI_DP , & , psu_cortexr5_0.M_AXI_DP , & , psu_cortexr5_1.M_AXI_DP , & , psu_pmu_0.M_AXI_DP";
                        reg = <0x0 0xff990000 0x0 0x10000>;
                        phandle = <0x4f>;
                };

                psu_iou_scntrs: psu_iou_scntrs@ff260000 {
                        xlnx,rable = <0x0>;
                        compatible = "xlnx,psu-iou-scntrs-1.0";
                        status = "okay";
                        xlnx,interconnect-s-axi-masters = "psu_cortexa53_0.M_AXI_DP , & , psu_cortexa53_1.M_AXI_DP , & , psu_cortexa53_2.M_AXI_DP , & , psu_cortexa53_3.M_AXI_DP , & , psu_cortexr5_0.M_AXI_DP , & , psu_cortexr5_1.M_AXI_DP , & , psu_pmu_0.M_AXI_DP";
                        xlnx,ip-name = "psu_iou_scntrs";
                        reg = <0x0 0xff260000 0x0 0x10000>;
                        xlnx,name = "psu_iou_scntrs";
                        phandle = <0x47>;
                };

                psu_iou_scntr: psu_iou_scntr@ff250000 {
                        xlnx,rable = <0x0>;
                        compatible = "xlnx,psu-iou-scntr-1.0";
                        status = "okay";
                        xlnx,interconnect-s-axi-masters = "psu_cortexa53_0.M_AXI_DP , & , psu_cortexa53_1.M_AXI_DP , & , psu_cortexa53_2.M_AXI_DP , & , psu_cortexa53_3.M_AXI_DP , & , psu_cortexr5_0.M_AXI_DP , & , psu_cortexr5_1.M_AXI_DP , & , psu_pmu_0.M_AXI_DP";
                        xlnx,ip-name = "psu_iou_scntr";
                        reg = <0x0 0xff250000 0x0 0x10000>;
                        xlnx,name = "psu_iou_scntr";
                        phandle = <0x46>;
                };

                psu_iousecure_slcr: psu_iousecure_slcr@ff240000 {
                        xlnx,rable = <0x0>;
                        compatible = "xlnx,psu-iousecure-slcr-1.0";
                        status = "okay";
                        xlnx,interconnect-s-axi-masters = "psu_cortexa53_0.M_AXI_DP , & , psu_cortexa53_1.M_AXI_DP , & , psu_cortexa53_2.M_AXI_DP , & , psu_cortexa53_3.M_AXI_DP , & , psu_cortexr5_0.M_AXI_DP , & , psu_cortexr5_1.M_AXI_DP , & , psu_pmu_0.M_AXI_DP";
                        xlnx,ip-name = "psu_iousecure_slcr";
                        reg = <0x0 0xff240000 0x0 0x10000>;
                        xlnx,name = "psu_iousecure_slcr";
                        phandle = <0x48>;
                };

                psu_iouslcr_0: psu_iouslcr@ff180000 {
                        xlnx,rable = <0x0>;
                        compatible = "xlnx,psu-iouslcr-1.0";
                        status = "okay";
                        xlnx,interconnect-s-axi-masters = "psu_cortexa53_0.M_AXI_DP , & , psu_cortexa53_1.M_AXI_DP , & , psu_cortexa53_2.M_AXI_DP , & , psu_cortexa53_3.M_AXI_DP , & , psu_cortexr5_0.M_AXI_DP , & , psu_cortexr5_1.M_AXI_DP , & , psu_pmu_0.M_AXI_DP";
                        xlnx,ip-name = "psu_iouslcr";
                        reg = <0x0 0xff180000 0x0 0xc0000>;
                        xlnx,name = "psu_iouslcr_0";
                        phandle = <0x49>;
                };

                psu_qspi_linear_0: psu_qspi_linear@c0000000 {
                        reg = <0x0 0xc0000000 0x0 0x20000000>;
                        phandle = <0x100>;
                };

                gic_a53: interrupt-controller@f9010000 {
                        phandle = <0xe>;
                        xlnx,name = "psu_acpu_gic";
                        xlnx,ip-name = "psu_acpu_gic";
                        xlnx,interconnect-s-axi-masters = "psu_cortexa53_0.M_AXI_DP , & , psu_cortexa53_1.M_AXI_DP , & , psu_cortexa53_2.M_AXI_DP , & , psu_cortexa53_3.M_AXI_DP , & , psu_cortexr5_0.M_AXI_DP , & , psu_cortexr5_1.M_AXI_DP , & , psu_pmu_0.M_AXI_DP";
                        xlnx,rable = <0x0>;
                        status = "okay";
                        interrupts = <0x1 0x9 0xf04>;
                        interrupt-parent = <&gic_a53>;
                        interrupt-controller;
                        reg = <0x0 0xf9010000 0x0 0x10000 0x0 0xf9020000 0x0 0x20000 0x0 0xf9040000 0x0 0x20000 0x0 0xf9060000 0x0 0x20000>;
                        #interrupt-cells = <0x3>;
                        compatible = "arm,gic-400";
                };
        };

        amba_xppu: indirect-bus@1 {
                compatible = "indirect-bus";
                #address-cells = <0x2>;
                #size-cells = <0x2>;
                phandle = <0x101>;

                lpd_xppu: xppu@ff980000 {
                        compatible = "xlnx,xppu";
                        #firewall-cells = <0x0>;
                        reg = <0x0 0xff980000 0x0 0x1000>;
                        status = "okay";
                        xlnx,rable = <0x0>;
                        xlnx,interconnect-s-axi-masters = "psu_cortexa53_0.M_AXI_DP , & , psu_cortexa53_1.M_AXI_DP , & , psu_cortexa53_2.M_AXI_DP , & , psu_cortexa53_3.M_AXI_DP , & , psu_cortexr5_0.M_AXI_DP , & , psu_cortexr5_1.M_AXI_DP , & , psu_pmu_0.M_AXI_DP";
                        xlnx,ip-name = "psu_lpd_xppu";
                        xlnx,name = "psu_lpd_xppu";
                        phandle = <0x4c>;
                };
        };

        pss_ref_clk: pss_ref_clk {
                bootph-all;
                compatible = "fixed-clock";
                #clock-cells = <0x0>;
                clock-frequency = <0x1fca055>;
                phandle = <0x89>;
        };

        video_clk: video_clk {
                bootph-all;
                compatible = "fixed-clock";
                #clock-cells = <0x0>;
                clock-frequency = <0x19bfcc0>;
                phandle = <0x8a>;
        };

        pss_alt_ref_clk: pss_alt_ref_clk {
                bootph-all;
                compatible = "fixed-clock";
                #clock-cells = <0x0>;
                clock-frequency = <0x0>;
                phandle = <0x8b>;
        };

        gt_crx_ref_clk: gt_crx_ref_clk {
                bootph-all;
                compatible = "fixed-clock";
                #clock-cells = <0x0>;
                clock-frequency = <0x66ff300>;
                phandle = <0x8d>;
        };

        aux_ref_clk: aux_ref_clk {
                bootph-all;
                compatible = "fixed-clock";
                #clock-cells = <0x0>;
                clock-frequency = <0x19bfcc0>;
                phandle = <0x8c>;
        };

        amba_pl: amba_pl {
                ranges;
                compatible = "simple-bus";
                #address-cells = <0x2>;
                #size-cells = <0x2>;
                firmware-name = "ZUB_PL_adcTest_v2_202411251055.bit.bin";
                phandle = <0x106>;

                axi_gpio_0: axi_gpio@a0000000 {
                        xlnx,gpio-board-interface = "Custom";
                        compatible = "xlnx,axi-gpio-2.0", "xlnx,xps-gpio-1.00.a";
                        xlnx,all-outputs = <0x1>;
                        #gpio-cells = <0x2>;
                        xlnx,gpio-width = <0x3>;
                        xlnx,rable = <0x0>;
                        xlnx,dout-default = <0x0>;
                        xlnx,is-dual = <0x1>;
                        xlnx,ip-name = "axi_gpio";
                        xlnx,tri-default-2 = <0xffffffff>;
                        reg = <0x0 0xa0000000 0x0 0x10000>;
                        xlnx,all-inputs-2 = <0x0>;
                        clocks = <&zynqmp_clk 0x47>;
                        xlnx,all-outputs-2 = <0x1>;
                        gpio-controller;
                        xlnx,interrupt-present = <0x0>;
                        xlnx,gpio2-board-interface = "Custom";
                        xlnx,edk-iptype = "PERIPHERAL";
                        xlnx,dout-default-2 = <0x0>;
                        xlnx,gpio2-width = <0x3>;
                        status = "okay";
                        clock-names = "s_axi_aclk";
                        xlnx,tri-default = <0xffffffff>;
                        xlnx,name = "axi_gpio_0";
                        xlnx,all-inputs = <0x0>;
                        phandle = <0xa>;
                };

                axi_gpio_1: axi_gpio@a0030000 {
                        xlnx,gpio-board-interface = "Custom";
                        compatible = "xlnx,axi-gpio-2.0", "xlnx,xps-gpio-1.00.a";
                        xlnx,all-outputs = <0x1>;
                        #gpio-cells = <0x2>;
                        xlnx,gpio-width = <0x1>;
                        xlnx,rable = <0x0>;
                        xlnx,dout-default = <0x0>;
                        xlnx,is-dual = <0x0>;
                        xlnx,ip-name = "axi_gpio";
                        xlnx,tri-default-2 = <0xffffffff>;
                        reg = <0x0 0xa0030000 0x0 0x10000>;
                        xlnx,all-inputs-2 = <0x0>;
                        clocks = <&zynqmp_clk 0x47>;
                        xlnx,all-outputs-2 = <0x0>;
                        gpio-controller;
                        xlnx,interrupt-present = <0x0>;
                        xlnx,gpio2-board-interface = "Custom";
                        xlnx,edk-iptype = "PERIPHERAL";
                        xlnx,dout-default-2 = <0x0>;
                        xlnx,gpio2-width = <0x20>;
                        status = "okay";
                        clock-names = "s_axi_aclk";
                        xlnx,use-board-flow;
                        xlnx,tri-default = <0xffffffff>;
                        xlnx,name = "axi_gpio_1";
                        xlnx,all-inputs = <0x0>;
                        phandle = <0xd>;
                };

                axi_iic_0: axi_iic@a0020000 {
                        xlnx,iic-freq-khz = <0x64>;
                        compatible = "xlnx,axi-iic-2.1", "xlnx,xps-iic-2.00.a";
                        xlnx,scl-inertial-delay = <0x0>;
                        xlnx,rable = <0x0>;
                        xlnx,ip-name = "axi_iic";
                        xlnx,disable-setup-violation-check = <0x0>;
                        reg = <0x0 0xa0020000 0x0 0x10000>;
                        clocks = <&zynqmp_clk 0x47>;
                        xlnx,gpo-width = <0x1>;
                        xlnx,edk-iptype = "PERIPHERAL";
                        xlnx,static-timing-reg-width = <0x0>;
                        xlnx,sda-level = <0x1>;
                        status = "okay";
                        clock-names = "s_axi_aclk";
                        xlnx,use-board-flow;
                        xlnx,ten-bit-adr = <0x0>;
                        xlnx,default-value = <0x0>;
                        xlnx,timing-reg-width = <0x20>;
                        xlnx,iic-board-interface = "Custom";
                        xlnx,iic-freq = <0x186a0>;
                        xlnx,smbus-pmbus-host = <0x0>;
                        xlnx,sda-inertial-delay = <0x0>;
                        xlnx,name = "axi_iic_0";
                        xlnx,axi-aclk-freq-mhz = <0x5f5dd19>;
                        phandle = <0xc>;
                };

                axi_quad_spi_0: axi_quad_spi@a0010000 {
                        xlnx,select-xpm = <0x0>;
                        xlnx,num-ss-bits = <0x1>;
                        compatible = "xlnx,axi-quad-spi-3.2", "xlnx,xps-spi-2.00.a";
                        xlnx,lsb-stup = <0x0>;
                        xlnx,hasfifos = <0x1>;
                        xlnx,xip-mode = <0x0>;
                        xlnx,use-startup-ext = <0x0>;
                        xlnx,s-axi4-addr-width = <0x18>;
                        xlnx,byte-level-interrupt-en = <0x0>;
                        num-cs = <0x1>;
                        xlnx,xip-perf-mode = <0x1>;
                        xlnx,sck-ratio = <0x10>;
                        xlnx,s-axi4-id-width = <0x4>;
                        fifo-size = <0x10>;
                        xlnx,rable = <0x0>;
                        xlnx,multiples16 = <0x1>;
                        xlnx,master-mode = <0x1>;
                        xlnx,shared-startup = <0x0>;
                        xlnx,ip-name = "axi_quad_spi";
                        xlnx,qspi-board-interface = "Custom";
                        xlnx,new-seq-en = <0x1>;
                        reg = <0x0 0xa0010000 0x0 0x10000>;
                        xlnx,dual-quad-mode = <0x0>;
                        bits-per-word = <0x8>;
                        clocks = <&zynqmp_clk 0x47>,
                         <&zynqmp_clk 0x47>;
                        xlnx,num-transfer-bits = <0x8>;
                        xlnx,spi-memory = <0x1>;
                        xlnx,s-axi4-data-width = <0x20>;
                        xlnx,edk-iptype = "PERIPHERAL";
                        xlnx,slaveonly = <0x0>;
                        xlnx,use-startup-int = <0x0>;
                        xlnx,use-startup = <0x0>;
                        xlnx,type-of-axi4-interface = <0x0>;
                        xlnx,async-clk = <0x0>;
                        xlnx,spi-mode = <0x0>;
                        xlnx,sck-ratio1 = <0x1>;
                        status = "okay";
                        xlnx,fifo-depth = <0x10>;
                        clock-names = "ext_spi_clk", "s_axi_aclk";
                        xlnx,uc-family = <0x1>;
                        xlnx,spi-mem-addr-bits = <0x18>;
                        xlnx,axi-interface = <0x0>;
                        xlnx,Axi4-address = <0x0>;
                        xlnx,sub-family = "zynquplus";
                        xlnx,name = "axi_quad_spi_0";
                        xlnx,fifo-included = <0x1>;
                        phandle = <0xb>;
                };

                clocking0: clocking0 {
                        compatible = "xlnx,fclk";
                        assigned-clocks = <0x6f 0x47>;
                        assigned-clock-rates = <0x5f5e100>;
                        #clock-cells = <0x0>;
                        clock-output-names = "fabric_clk";
                        clocks = <&zynqmp_clk 0x47>;
                        phandle = <0x107>;
                };
        };

        psu_ocm_ram_0_memory: memory@fffc0000 {
                compatible = "xlnx,psu-ocm-ram-0-1.0", "mmio-sram";
                xlnx,ip-name = "psu_ocm_ram_0";
                device_type = "memory";
                memory_type = "memory";
                reg = <0x0 0xfffc0000 0x0 0x40000>;
                phandle = <0x7>;
        };

        psu_ddr_0_memory: memory@0 {
                compatible = "xlnx,psu-ddr-1.0";
                xlnx,ip-name = "psu_ddr";
                device_type = "memory";
                memory_type = "memory";
                reg = <0x0 0x0 0x0 0x3ff00000>;
                phandle = <0x9>;
        };

        psu_qspi_linear_0_memory: memory@c0000000 {
                compatible = "xlnx,psu-qspi-linear-1.0-memory";
                xlnx,ip-name = "psu_qspi_linear";
                device_type = "memory";
                memory_type = "linear_flash";
                reg = <0x0 0xc0000000 0x0 0x20000000>;
                phandle = <0x54>;
        };

        cpus {
        };

        chosen {
                bootargs = "earlycon console=ttyPS0,115200 clk_ignore_unused init_fatal_sh=1";
                stdout-path = "serial0:115200n8";
        };

        aliases {
                serial0 = "/axi/serial@ff000000";
                spi0 = "/axi/spi@ff0f0000";
                serial1 = "/axi/coresight@fe800000";
                spi1 = "/amba_pl/axi_quad_spi@a0010000";
                i2c0 = "/amba_pl/axi_iic@a0020000";
                i2c1 = "/axi/i2c@ff030000";
                ethernet0 = "/axi/ethernet@ff0d0000";
        };

        __symbols__ {
                cpus_a53 = "/cpus-a53@0";
                psu_cortexa53_0 = "/cpus-a53@0/cpu@0";
                psu_cortexa53_1 = "/cpus-a53@0/cpu@1";
                psu_cortexa53_2 = "/cpus-a53@0/cpu@2";
                psu_cortexa53_3 = "/cpus-a53@0/cpu@3";
                L2 = "/cpus-a53@0/l2-cache";
                CPU_SLEEP_0 = "/cpus-a53@0/idle-states/cpu-sleep-0";
                cpu_opp_table = "/opp-table-cpu";
                zynqmp_ipi = "/zynqmp-ipi";
                ipi_mailbox_pmu1 = "/zynqmp-ipi/mailbox@ff9905c0";
                zynqmp_firmware = "/firmware/zynqmp-firmware";
                zynqmp_power = "/firmware/zynqmp-firmware/zynqmp-power";
                soc_revision = "/firmware/zynqmp-firmware/nvmem-firmware/soc-revision@0";
                efuse_dna = "/firmware/zynqmp-firmware/nvmem-firmware/efuse-dna@c";
                efuse_usr0 = "/firmware/zynqmp-firmware/nvmem-firmware/efuse-usr0@20";
                efuse_usr1 = "/firmware/zynqmp-firmware/nvmem-firmware/efuse-usr1@24";
                efuse_usr2 = "/firmware/zynqmp-firmware/nvmem-firmware/efuse-usr2@28";
                efuse_usr3 = "/firmware/zynqmp-firmware/nvmem-firmware/efuse-usr3@2c";
                efuse_usr4 = "/firmware/zynqmp-firmware/nvmem-firmware/efuse-usr4@30";
                efuse_usr5 = "/firmware/zynqmp-firmware/nvmem-firmware/efuse-usr5@34";
                efuse_usr6 = "/firmware/zynqmp-firmware/nvmem-firmware/efuse-usr6@38";
                efuse_usr7 = "/firmware/zynqmp-firmware/nvmem-firmware/efuse-usr7@3c";
                efuse_miscusr = "/firmware/zynqmp-firmware/nvmem-firmware/efuse-miscusr@40";
                efuse_chash = "/firmware/zynqmp-firmware/nvmem-firmware/efuse-chash@50";
                efuse_pufmisc = "/firmware/zynqmp-firmware/nvmem-firmware/efuse-pufmisc@54";
                efuse_sec = "/firmware/zynqmp-firmware/nvmem-firmware/efuse-sec@58";
                efuse_spkid = "/firmware/zynqmp-firmware/nvmem-firmware/efuse-spkid@5c";
                efuse_aeskey = "/firmware/zynqmp-firmware/nvmem-firmware/efuse-aeskey@60";
                efuse_ppk0hash = "/firmware/zynqmp-firmware/nvmem-firmware/efuse-ppk0hash@a0";
                efuse_ppk1hash = "/firmware/zynqmp-firmware/nvmem-firmware/efuse-ppk1hash@d0";
                efuse_pufuser = "/firmware/zynqmp-firmware/nvmem-firmware/efuse-pufuser@100";
                zynqmp_pcap = "/firmware/zynqmp-firmware/pcap";
                zynqmp_reset = "/firmware/zynqmp-firmware/reset-controller";
                pinctrl0 = "/firmware/zynqmp-firmware/pinctrl";
                modepin_gpio = "/firmware/zynqmp-firmware/gpio";
                zynqmp_clk = "/firmware/zynqmp-firmware/clock-controller";
                fpga_full = "/fpga-full";
                amba_apu = "/apu-bus";
                gic_a53 = "/axi/interrupt-controller@f9010000";
                amba_rpu = "/rpu-bus";
                amba = "/axi";
                imux = "/axi/interrupt-multiplex";
                fpd_dma_chan1 = "/axi/dma-controller@fd500000";
                fpd_dma_chan2 = "/axi/dma-controller@fd510000";
                fpd_dma_chan3 = "/axi/dma-controller@fd520000";
                fpd_dma_chan4 = "/axi/dma-controller@fd530000";
                fpd_dma_chan5 = "/axi/dma-controller@fd540000";
                fpd_dma_chan6 = "/axi/dma-controller@fd550000";
                fpd_dma_chan7 = "/axi/dma-controller@fd560000";
                fpd_dma_chan8 = "/axi/dma-controller@fd570000";
                lpd_dma_chan1 = "/axi/dma-controller@ffa80000";
                lpd_dma_chan2 = "/axi/dma-controller@ffa90000";
                lpd_dma_chan3 = "/axi/dma-controller@ffaa0000";
                lpd_dma_chan4 = "/axi/dma-controller@ffab0000";
                lpd_dma_chan5 = "/axi/dma-controller@ffac0000";
                lpd_dma_chan6 = "/axi/dma-controller@ffad0000";
                lpd_dma_chan7 = "/axi/dma-controller@ffae0000";
                lpd_dma_chan8 = "/axi/dma-controller@ffaf0000";
                mc = "/axi/memory-controller@fd070000";
                gem2 = "/axi/ethernet@ff0d0000";
                gpio = "/axi/gpio@ff0a0000";
                i2c1 = "/axi/i2c@ff030000";
                ocm = "/axi/memory-controller@ff960000";
                perf_monitor_ocm = "/axi/perf-monitor@ffa00000";
                perf_monitor_ddr = "/axi/perf-monitor@fd0b0000";
                perf_monitor_cci = "/axi/perf-monitor@fd490000";
                perf_monitor_lpd = "/axi/perf-monitor@ffa10000";
                qspi = "/axi/spi@ff0f0000";
                psgtr = "/axi/phy@fd400000";
                rtc = "/axi/rtc@ffa60000";
                sdhci1 = "/axi/mmc@ff170000";
                smmu = "/axi/smmu@fd800000";
                spi0 = "/axi/spi@ff040000";
                ttc0 = "/axi/timer@ff110000";
                ttc1 = "/axi/timer@ff120000";
                ttc2 = "/axi/timer@ff130000";
                ttc3 = "/axi/timer@ff140000";
                uart0 = "/axi/serial@ff000000";
                usb1 = "/axi/usb@ff9e0000";
                dwc3_1 = "/axi/usb@ff9e0000/usb@fe300000";
                watchdog0 = "/axi/watchdog@fd4d0000";
                lpd_watchdog = "/axi/watchdog@ff150000";
                xilinx_ams = "/axi/ams@ffa50000";
                ams_ps = "/axi/ams@ffa50000/ams-ps@0";
                ams_pl = "/axi/ams@ffa50000/ams-pl@400";
                zynqmp_dpaud_setting = "/axi/dp-aud@fd4ac000";
                coresight_0 = "/axi/coresight@fe800000";
                csudma_0 = "/axi/dma@ffc80000";
                ipi0 = "/axi/ipi@ff300000";
                psu_ipi_0_0 = "/axi/ipi@ff300000/child@0";
                psu_ipi_0_1 = "/axi/ipi@ff300000/child@1";
                psu_ipi_0_2 = "/axi/ipi@ff300000/child@2";
                psu_ipi_0_3 = "/axi/ipi@ff300000/child@3";
                psu_ipi_0_4 = "/axi/ipi@ff300000/child@4";
                psu_ipi_0_5 = "/axi/ipi@ff300000/child@5";
                psu_ipi_0_6 = "/axi/ipi@ff300000/child@6";
                psu_r5_tcm_ram_global = "/axi/psu_r5_tcm_ram@ffe00000";
                psu_r5_tcm_ram_0 = "/axi/psu_r5_tcm_ram@0";
                psu_r5_1_btcm = "/axi/psu_r5_1_btcm@20000";
                psu_r5_1_btcm_global = "/axi/psu_r5_1_btcm_global@ffeb0000";
                psu_r5_1_atcm = "/axi/psu_r5_1_atcm@0";
                psu_r5_1_atcm_global = "/axi/psu_r5_1_atcm_global@ffe90000";
                psu_r5_0_btcm_lockstep = "/axi/psu_r5_0_btcm_lockstep@ffe30000";
                psu_r5_0_btcm = "/axi/psu_r5_0_btcm@20000";
                psu_r5_0_btcm_global = "/axi/psu_r5_0_btcm_global@ffe20000";
                psu_r5_0_atcm_lockstep = "/axi/psu_r5_0_atcm_lockstep@ffe10000";
                psu_r5_0_atcm = "/axi/psu_r5_0_atcm@0";
                psu_r5_0_atcm_global = "/axi/psu_r5_0_atcm_global@ffe00000";
                psu_pmu_global_0 = "/axi/psu_pmu_global_0@ffd80000";
                psu_mbistjtag = "/axi/psu_mbistjtag@ffcf0000";
                psu_rsa = "/axi/psu_rsa@ffce0000";
                psu_efuse = "/axi/psu_efuse@ffcc0000";
                psu_csu_0 = "/axi/psu_csu@ffca0000";
                psu_fpd_gpv = "/axi/psu_fpd_gpv@fd700000";
                psu_cci_gpv = "/axi/psu_cci_gpv@fd6e0000";
                psu_fpd_slcr_secure = "/axi/psu_fpd_slcr_secure@fd690000";
                psu_fpd_slcr = "/axi/psu_fpd_slcr@fd610000";
                psu_smmu_reg = "/axi/psu_smmu_reg@fd5f0000";
                psu_cci_reg = "/axi/psu_cci_reg@fd5e0000";
                psu_fpd_xmpu_cfg = "/axi/psu_fpd_xmpu_cfg@fd5d0000";
                psu_apu = "/axi/psu_apu@fd5c0000";
                psu_fpd_xmpu_sink = "/axi/psu_fpd_xmpu_sink@fd4f0000";
                psu_siou = "/axi/psu_siou@fd3d0000";
                psu_afi_5 = "/axi/psu_afi@fd3b0000";
                psu_afi_4 = "/axi/psu_afi@fd3a0000";
                psu_afi_3 = "/axi/psu_afi@fd390000";
                psu_afi_2 = "/axi/psu_afi@fd380000";
                psu_afi_1 = "/axi/psu_afi@fd370000";
                psu_afi_0 = "/axi/psu_afi@fd360000";
                psu_crf_apb = "/axi/psu_crf_apb@fd1a0000";
                psu_ddr_qos_ctrl = "/axi/psu_ddr_qos_ctrl@fd090000";
                psu_ddr_phy = "/axi/psu_ddr_phy@fd080000";
                psu_ddr_xmpu5_cfg = "/axi/psu_ddr_xmpu5_cfg@fd050000";
                psu_ddr_xmpu4_cfg = "/axi/psu_ddr_xmpu4_cfg@fd040000";
                psu_ddr_xmpu3_cfg = "/axi/psu_ddr_xmpu3_cfg@fd030000";
                psu_ddr_xmpu2_cfg = "/axi/psu_ddr_xmpu2_cfg@fd020000";
                psu_ddr_xmpu1_cfg = "/axi/psu_ddr_xmpu1_cfg@fd010000";
                psu_ddr_xmpu0_cfg = "/axi/psu_ddr_xmpu0_cfg@fd000000";
                psu_ocm_xmpu_cfg = "/axi/psu_ocm_xmpu_cfg@ffa70000";
                psu_lpd_xppu_sink = "/axi/psu_lpd_xppu_sink@ff9c0000";
                psu_afi_6 = "/axi/psu_afi@ff9b0000";
                psu_rpu = "/axi/psu_rpu@ff9a0000";
                psu_crl_apb = "/axi/psu_crl_apb@ff5e0000";
                psu_lpd_slcr_secure = "/axi/psu_lpd_slcr_secure@ff4b0000";
                psu_lpd_slcr = "/axi/psu_lpd_slcr@ff410000";
                psu_ctrl_ipi = "/axi/PERIPHERAL@ff380000";
                psu_message_buffers = "/axi/PERIPHERAL@ff990000";
                psu_iou_scntrs = "/axi/psu_iou_scntrs@ff260000";
                psu_iou_scntr = "/axi/psu_iou_scntr@ff250000";
                psu_iousecure_slcr = "/axi/psu_iousecure_slcr@ff240000";
                psu_iouslcr_0 = "/axi/psu_iouslcr@ff180000";
                psu_qspi_linear_0 = "/axi/psu_qspi_linear@c0000000";
                amba_xppu = "/indirect-bus@1";
                lpd_xppu = "/indirect-bus@1/xppu@ff980000";
                pss_ref_clk = "/pss_ref_clk";
                video_clk = "/video_clk";
                pss_alt_ref_clk = "/pss_alt_ref_clk";
                gt_crx_ref_clk = "/gt_crx_ref_clk";
                aux_ref_clk = "/aux_ref_clk";
                amba_pl = "/amba_pl";
                axi_gpio_0 = "/amba_pl/axi_gpio@a0000000";
                axi_gpio_1 = "/amba_pl/axi_gpio@a0030000";
                axi_iic_0 = "/amba_pl/axi_iic@a0020000";
                axi_quad_spi_0 = "/amba_pl/axi_quad_spi@a0010000";
                clocking0 = "/amba_pl/clocking0";
                psu_ocm_ram_0_memory = "/memory@fffc0000";
                psu_ddr_0_memory = "/memory@0";
                psu_qspi_linear_0_memory = "/memory@c0000000";
        };
};
