Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.1 (lin64) Build 3247384 Thu Jun 10 19:36:07 MDT 2021
| Date         : Mon May 13 03:25:28 2024
| Host         : adrien-OptiPlex-5050 running 64-bit Ubuntu 22.04.4 LTS
| Command      : report_timing -nworst 1 -delay_type max -sort_by group -file reports_cva6_fpga_impl/cva6_fpga.timing.rpt
| Design       : cva6_zybo_z7_20
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
--------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.157ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mult_valid_q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_ariane/i_cva6/ex_stage_i/i_mult/i_multiplier/simd_smaqa128_result_q_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@20.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        19.859ns  (logic 7.223ns (36.372%)  route 12.636ns (63.628%))
  Logic Levels:           26  (CARRY4=10 LUT2=2 LUT3=4 LUT4=3 LUT5=1 LUT6=6)
  Clock Path Skew:        0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.504ns = ( 18.496 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.053ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=20873, routed)       1.639    -1.053    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/clk_out1
    SLICE_X50Y96         FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mult_valid_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y96         FDCE (Prop_fdce_C_Q)         0.518    -0.535 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mult_valid_q_reg/Q
                         net (fo=206, routed)         0.782     0.247    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mult_valid_id_ex
    SLICE_X51Y96         LUT2 (Prop_lut2_I0_O)        0.153     0.400 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/operator_q[3]_i_1/O
                         net (fo=18, routed)          0.815     1.215    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mult_valid_q_reg_180
    SLICE_X51Y99         LUT2 (Prop_lut2_I0_O)        0.353     1.568 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mult_result_d_i_38/O
                         net (fo=2, routed)           0.651     2.219    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mult_result_d_i_38_n_2
    SLICE_X53Y99         LUT6 (Prop_lut6_I1_O)        0.326     2.545 f  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mult_result_d_i_36/O
                         net (fo=45, routed)          0.631     3.176    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mult_valid_q_reg_22
    SLICE_X52Y101        LUT6 (Prop_lut6_I0_O)        0.124     3.300 f  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/simd_mult_result_q[31]_i_50/O
                         net (fo=125, routed)         1.522     4.822    i_ariane/i_cva6/ex_stage_i/i_mult/i_multiplier/sign_a2_in
    SLICE_X57Y126        LUT6 (Prop_lut6_I5_O)        0.124     4.946 f  i_ariane/i_cva6/ex_stage_i/i_mult/i_multiplier/simd_smaqa128_result_q[31]_i_758/O
                         net (fo=12, routed)          0.501     5.447    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/simd_smaqa128_result_q_reg[31]_i_285_1
    SLICE_X54Y125        LUT6 (Prop_lut6_I5_O)        0.124     5.571 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/simd_smaqa128_result_q[31]_i_495/O
                         net (fo=1, routed)           0.721     6.292    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/simd_smaqa128_result_q[31]_i_495_n_2
    SLICE_X52Y123        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     6.799 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/simd_smaqa128_result_q_reg[31]_i_285/CO[3]
                         net (fo=4, routed)           1.104     7.903    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/simd_smaqa128_result_q_reg[31]_i_285_n_2
    SLICE_X51Y125        LUT3 (Prop_lut3_I0_O)        0.124     8.027 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/simd_smaqa128_result_q[23]_i_235/O
                         net (fo=1, routed)           0.433     8.460    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/simd_smaqa128_result_q[23]_i_235_n_2
    SLICE_X51Y123        LUT6 (Prop_lut6_I5_O)        0.124     8.584 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/simd_smaqa128_result_q[23]_i_123/O
                         net (fo=1, routed)           0.000     8.584    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/simd_smaqa128_result_q[23]_i_123_n_2
    SLICE_X51Y123        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.985 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/simd_smaqa128_result_q_reg[23]_i_72/CO[3]
                         net (fo=1, routed)           0.000     8.985    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/simd_smaqa128_result_q_reg[23]_i_72_n_2
    SLICE_X51Y124        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.207 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/simd_smaqa128_result_q_reg[31]_i_87/O[0]
                         net (fo=2, routed)           0.924    10.131    i_ariane_n_1055
    SLICE_X55Y120        LUT3 (Prop_lut3_I1_O)        0.299    10.430 r  simd_smaqa128_result_q[23]_i_40/O
                         net (fo=2, routed)           0.650    11.080    simd_smaqa128_result_q[23]_i_40_n_2
    SLICE_X54Y120        LUT4 (Prop_lut4_I3_O)        0.124    11.204 r  simd_smaqa128_result_q[23]_i_44/O
                         net (fo=1, routed)           0.000    11.204    simd_smaqa128_result_q[23]_i_44_n_2
    SLICE_X54Y120        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.737 r  simd_smaqa128_result_q_reg[23]_i_26/CO[3]
                         net (fo=1, routed)           0.000    11.737    simd_smaqa128_result_q_reg[23]_i_26_n_2
    SLICE_X54Y121        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    11.894 f  simd_smaqa128_result_q_reg[31]_i_39/CO[1]
                         net (fo=16, routed)          0.935    12.829    simd_smaqa128_result_q_reg[31]_i_39_n_4
    SLICE_X48Y120        LUT3 (Prop_lut3_I1_O)        0.332    13.161 r  simd_smaqa128_result_q[31]_i_16/O
                         net (fo=27, routed)          0.879    14.040    simd_smaqa128_result_q[31]_i_16_n_2
    SLICE_X49Y117        LUT4 (Prop_lut4_I0_O)        0.124    14.164 r  simd_smaqa128_result_q[23]_i_16/O
                         net (fo=1, routed)           0.000    14.164    simd_smaqa128_result_q[23]_i_16_n_2
    SLICE_X49Y117        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    14.565 r  simd_smaqa128_result_q_reg[23]_i_12/CO[3]
                         net (fo=1, routed)           0.000    14.565    simd_smaqa128_result_q_reg[23]_i_12_n_2
    SLICE_X49Y118        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    14.804 r  simd_smaqa128_result_q_reg[27]_i_12/O[2]
                         net (fo=2, routed)           0.457    15.261    i_ariane/i_cva6/ex_stage_i/i_mult/i_multiplier/simd_smaqa128_result_q_reg[23]_i_3_0[2]
    SLICE_X46Y117        LUT3 (Prop_lut3_I0_O)        0.302    15.563 r  i_ariane/i_cva6/ex_stage_i/i_mult/i_multiplier/simd_smaqa128_result_q[23]_i_4/O
                         net (fo=2, routed)           0.579    16.142    i_ariane/i_cva6/ex_stage_i/i_mult/i_multiplier/simd_smaqa128_result_q[23]_i_4_n_2
    SLICE_X45Y117        LUT4 (Prop_lut4_I3_O)        0.124    16.266 r  i_ariane/i_cva6/ex_stage_i/i_mult/i_multiplier/simd_smaqa128_result_q[23]_i_8/O
                         net (fo=1, routed)           0.000    16.266    i_ariane/i_cva6/ex_stage_i/i_mult/i_multiplier/simd_smaqa128_result_q[23]_i_8_n_2
    SLICE_X45Y117        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    16.667 r  i_ariane/i_cva6/ex_stage_i/i_mult/i_multiplier/simd_smaqa128_result_q_reg[23]_i_3/CO[3]
                         net (fo=1, routed)           0.000    16.667    i_ariane/i_cva6/ex_stage_i/i_mult/i_multiplier/simd_smaqa128_result_q_reg[23]_i_3_n_2
    SLICE_X45Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.781 r  i_ariane/i_cva6/ex_stage_i/i_mult/i_multiplier/simd_smaqa128_result_q_reg[27]_i_3/CO[3]
                         net (fo=1, routed)           0.000    16.781    i_ariane_n_1201
    SLICE_X45Y119        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    17.094 r  simd_smaqa128_result_q_reg[31]_i_3/O[3]
                         net (fo=1, routed)           0.600    17.693    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/simd_smaqa128_result_q_reg[31][3]
    SLICE_X46Y120        LUT5 (Prop_lut5_I4_O)        0.332    18.025 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/simd_smaqa128_result_q[31]_i_2/O
                         net (fo=1, routed)           0.452    18.478    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/simd_smaqa128_result_q[31]_i_2_n_2
    SLICE_X46Y120        LUT6 (Prop_lut6_I1_O)        0.328    18.806 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/simd_smaqa128_result_q[31]_i_1/O
                         net (fo=1, routed)           0.000    18.806    i_ariane/i_cva6/ex_stage_i/i_mult/i_multiplier/simd_smaqa128_result_q_reg[31]_1[31]
    SLICE_X46Y120        FDCE                                         r  i_ariane/i_cva6/ex_stage_i/i_mult/i_multiplier/simd_smaqa128_result_q_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    20.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    21.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    14.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    16.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=20873, routed)       1.641    18.496    i_ariane/i_cva6/ex_stage_i/i_mult/i_multiplier/clk_out1
    SLICE_X46Y120        FDCE                                         r  i_ariane/i_cva6/ex_stage_i/i_mult/i_multiplier/simd_smaqa128_result_q_reg[31]/C
                         clock pessimism              0.467    18.963    
                         clock uncertainty           -0.079    18.884    
    SLICE_X46Y120        FDCE (Setup_fdce_C_D)        0.079    18.963    i_ariane/i_cva6/ex_stage_i/i_mult/i_multiplier/simd_smaqa128_result_q_reg[31]
  -------------------------------------------------------------------
                         required time                         18.963    
                         arrival time                         -18.806    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             1.497ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_jtag_tap/td_o_reg/C
                            (falling edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tdo
                            (output port clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck
  Path Type:              Max at Slow Process Corner
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        5.681ns  (logic 4.015ns (70.685%)  route 1.665ns (29.315%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           5.000ns
  Clock Path Skew:        -7.321ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    7.321ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.501ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MaxDelay Path 20.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck fall edge)        0.000     0.000 f  
    H15                                               0.000     0.000 f  tck (IN)
                         net (fo=0)                   0.000     0.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500     1.500 f  tck_IBUF_inst/O
                         net (fo=1, routed)           3.659     5.159    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     5.260 f  tck_IBUF_BUFG_inst/O
                         net (fo=258, routed)         2.061     7.321    i_dmi_jtag/i_dmi_jtag_tap/tck_ni
    SLICE_X113Y100       FDCE                                         r  i_dmi_jtag/i_dmi_jtag_tap/td_o_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y100       FDCE (Prop_fdce_C_Q)         0.459     7.780 r  i_dmi_jtag/i_dmi_jtag_tap/td_o_reg/Q
                         net (fo=1, routed)           1.665     9.446    tdo_OBUF
    J15                  OBUF (Prop_obuf_I_O)         3.556    13.002 r  tdo_OBUF_inst/O
                         net (fo=0)                   0.000    13.002    tdo
    J15                                                               r  tdo (OUT)
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
                         clock pessimism              0.000    20.000    
                         clock uncertainty           -0.501    19.499    
                         output delay                -5.000    14.499    
  -------------------------------------------------------------------
                         required time                         14.499    
                         arrival time                         -13.002    
  -------------------------------------------------------------------
                         slack                                  1.497    

Slack (MET) :             16.774ns  (required time - arrival time)
  Source:                 i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/PRE
                            (recovery check against rising-edge clock clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@20.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        2.720ns  (logic 0.718ns (26.402%)  route 2.002ns (73.598%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.525ns = ( 18.475 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.891ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=20873, routed)       1.801    -0.891    i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X97Y41         FDRE                                         r  i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y41         FDRE (Prop_fdre_C_Q)         0.419    -0.472 f  i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.900     0.428    i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X97Y41         LUT3 (Prop_lut3_I1_O)        0.299     0.727 f  i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          1.102     1.828    i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X92Y39         FDPE                                         f  i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    20.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    21.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    14.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    16.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=20873, routed)       1.620    18.475    i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X92Y39         FDPE                                         r  i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/C
                         clock pessimism              0.567    19.043    
                         clock uncertainty           -0.079    18.963    
    SLICE_X92Y39         FDPE (Recov_fdpe_C_PRE)     -0.361    18.602    i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg
  -------------------------------------------------------------------
                         required time                         18.602    
                         arrival time                          -1.828    
  -------------------------------------------------------------------
                         slack                                 16.774    




