; riscv instruction bus master
[master ibus]
slaves = 
    oc_mem_ibus

; riscv data bus master
[master dbus]
slaves =
    oc_mem_dbus
    switch
    leds
    spi_lms
    lms_ctr_gpio
    Av_FIFO_Int0
    i2c_opencores_0
    spi_1_DAC
    spi_1_ADF
    

; oc_mem
[slave oc_mem_dbus]
offset=0
; 32768 Bytes
size=0x8000
[slave oc_mem_ibus]
offset=0
; The same 32768 Bytes
size=0x8000

[slave switch]
datawidth=8
offset=0x000110b0
size=32

[slave leds]
datawidth=8
offset=0x000110a0
size=32

[slave spi_lms]
datawidth=32
offset=0x00011040
size=32

[slave lms_ctr_gpio]
datawidth=8
offset=0x00011060
size=32

[slave Av_FIFO_Int0]
datawidth=32
offset=0x000110c0
size=32


[slave i2c_opencores_0]
datawidth=8
offset=0x00011080
size=32


[slave spi_1_DAC]
datawidth=32
offset=0x00011020
size=32

[slave spi_1_ADF]
datawidth=32
offset=0x00011000
size=32


[slave reset_gpio]
datawidth=8
offset=0x00020000
size=32






