Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (lin64) Build 3526262 Mon Apr 18 15:47:01 MDT 2022
| Date         : Tue Dec 13 22:47:50 2022
| Host         : EECS-DIGITAL-02 running 64-bit Ubuntu 20.04.5 LTS
| Command      : report_timing_summary -file /tmp/tmp.zdfiin/obj/synthrpt_report_timing_summary.rpt
| Design       : top_level
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
----------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (52)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (40)
5. checking no_input_delay (32)
6. checking no_output_delay (31)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (52)
-------------------------
 There are 20 register/latch pins with no clock driven by root clock pin: cam_clk_in_reg/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: mssc/segment_state_reg[0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: mssc/segment_state_reg[1]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: mssc/segment_state_reg[2]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: mssc/segment_state_reg[3]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: mssc/segment_state_reg[4]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: mssc/segment_state_reg[5]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: mssc/segment_state_reg[6]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: mssc/segment_state_reg[7]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (40)
-------------------------------------------------
 There are 40 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (32)
-------------------------------
 There are 32 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (31)
--------------------------------
 There are 31 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.724        0.000                      0                11046        0.079        0.000                      0                11046        3.000        0.000                       0                  5107  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)       Period(ns)      Frequency(MHz)
-----                 ------------       ----------      --------------
sys_clk_pin           {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0  {0.000 7.692}      15.385          65.000          
  clkfbout_clk_wiz_0  {0.000 25.000}     50.000          20.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin                                                                                                                                                             3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0        4.724        0.000                      0                11046        0.079        0.000                      0                11046        6.712        0.000                       0                  5103  
  clkfbout_clk_wiz_0                                                                                                                                                   47.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_100mhz }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751                clk_gen/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000               clk_gen/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000                clk_gen/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000                clk_gen/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        4.724ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.079ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        6.712ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.724ns  (required time - arrival time)
  Source:                 genblk1[0].filterm/mbuff/vcount_pipe_reg[1][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            genblk1[0].filterm/mconv/vcount_pipe_reg[2][4]_srl3/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0 rise@15.385ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.341ns  (logic 4.819ns (46.601%)  route 5.522ns (53.399%))
  Logic Levels:           14  (CARRY4=7 LUT4=3 LUT6=4)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.238ns = ( 13.147 - 15.385 ) 
    Source Clock Delay      (SCD):    -1.562ns
    Clock Pessimism Removal (CPR):    0.531ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.066    clk_gen/clk_in1_clk_wiz_0
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.111    -3.045 r  clk_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.803    -2.242    clk_gen/clk_out1_clk_wiz_0
                         BUFG (Prop_bufg_I_O)         0.096    -2.146 r  clk_gen/clkout1_buf/O
                         net (fo=5108, unplaced)      0.584    -1.562    genblk1[0].filterm/mbuff/clkb
                         FDRE                                         r  genblk1[0].filterm/mbuff/vcount_pipe_reg[1][2]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478    -1.084 r  genblk1[0].filterm/mbuff/vcount_pipe_reg[1][2]/Q
                         net (fo=48, unplaced)        0.844    -0.240    genblk1[0].filterm/mbuff/vcount_pipe_reg[1]_4[2]
                         LUT4 (Prop_lut4_I1_O)        0.295     0.055 r  genblk1[0].filterm/mbuff/vcount_out0_carry__0_i_10/O
                         net (fo=9, unplaced)         0.490     0.545    genblk1[0].filterm/mbuff/vcount_out0_carry__0_i_10_n_0
                         LUT4 (Prop_lut4_I1_O)        0.124     0.669 r  genblk1[0].filterm/mbuff/vcount_out0_carry__0_i_9/O
                         net (fo=37, unplaced)        0.524     1.193    genblk1[0].filterm/mbuff/vcount_out0_carry__0_i_9_n_0
                         LUT6 (Prop_lut6_I0_O)        0.124     1.317 r  genblk1[0].filterm/mbuff/vcount_out0_carry__0_i_2/O
                         net (fo=2, unplaced)         0.485     1.802    genblk1[0].filterm/mbuff/vcount_out0_carry__0_i_2_n_0
                         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404     2.206 r  genblk1[0].filterm/mbuff/vcount_out0__21_carry__0/CO[3]
                         net (fo=1, unplaced)         0.000     2.206    genblk1[0].filterm/mbuff/vcount_out0__21_carry__0_n_0
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     2.537 r  genblk1[0].filterm/mbuff/vcount_out0__21_carry__1/O[3]
                         net (fo=2, unplaced)         0.459     2.996    genblk1[0].filterm/mbuff/vcount_out0__21_carry__1_n_4
                         LUT4 (Prop_lut4_I3_O)        0.307     3.303 r  genblk1[0].filterm/mbuff/vcount_out0__56_carry__2_i_1/O
                         net (fo=2, unplaced)         0.430     3.733    genblk1[0].filterm/mbuff/vcount_out0__56_carry__2_i_1_n_0
                         LUT6 (Prop_lut6_I0_O)        0.124     3.857 r  genblk1[0].filterm/mbuff/vcount_out0__56_carry__2_i_4/O
                         net (fo=1, unplaced)         0.000     3.857    genblk1[0].filterm/mbuff/vcount_out0__56_carry__2_i_4_n_0
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     4.233 r  genblk1[0].filterm/mbuff/vcount_out0__56_carry__2/CO[3]
                         net (fo=1, unplaced)         0.000     4.233    genblk1[0].filterm/mbuff/vcount_out0__56_carry__2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.350 r  genblk1[0].filterm/mbuff/vcount_out0__56_carry__3/CO[3]
                         net (fo=1, unplaced)         0.000     4.350    genblk1[0].filterm/mbuff/vcount_out0__56_carry__3_n_0
                         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.232     4.582 r  genblk1[0].filterm/mbuff/vcount_out0__56_carry__4/O[0]
                         net (fo=2, unplaced)         0.677     5.259    genblk1[0].filterm/mbuff/vcount_out0__56_carry__4_n_7
                         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.722     5.981 r  genblk1[0].filterm/mbuff/vcount_out0__104_carry/O[1]
                         net (fo=1, unplaced)         0.312     6.293    genblk1[0].filterm/mbuff/vcount_out0__104_carry_n_6
                         LUT6 (Prop_lut6_I5_O)        0.306     6.599 r  genblk1[0].filterm/mbuff/vcount_out0__113_carry__0_i_4/O
                         net (fo=1, unplaced)         0.000     6.599    genblk1[0].filterm/mbuff/vcount_out0__113_carry__0_i_4_n_0
                         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     7.177 f  genblk1[0].filterm/mbuff/vcount_out0__113_carry__0/O[2]
                         net (fo=4, unplaced)         0.968     8.145    genblk1[0].filterm/mbuff/vcount_out0__113_carry__0_n_5
                         LUT6 (Prop_lut6_I0_O)        0.301     8.446 r  genblk1[0].filterm/mbuff/vcount_pipe_reg[2][4]_srl3_i_1/O
                         net (fo=1, unplaced)         0.333     8.779    genblk1[0].filterm/mconv/vcount_buff[0]
                         SRL16E                                       r  genblk1[0].filterm/mconv/vcount_pipe_reg[2][4]_srl3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clk_gen/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clk_gen/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    17.235    clk_gen/clk_in1_clk_wiz_0
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.381    11.854 r  clk_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.763    12.617    clk_gen/clk_out1_clk_wiz_0
                         BUFG (Prop_bufg_I_O)         0.091    12.708 r  clk_gen/clkout1_buf/O
                         net (fo=5108, unplaced)      0.439    13.147    genblk1[0].filterm/mconv/clkb
                         SRL16E                                       r  genblk1[0].filterm/mconv/vcount_pipe_reg[2][4]_srl3/CLK
                         clock pessimism              0.531    13.677    
                         clock uncertainty           -0.130    13.547    
                         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.044    13.503    genblk1[0].filterm/mconv/vcount_pipe_reg[2][4]_srl3
  -------------------------------------------------------------------
                         required time                         13.503    
                         arrival time                          -8.779    
  -------------------------------------------------------------------
                         slack                                  4.724    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 rgbtohsv_m/hue_div1/U0/i_synth/i_nd_to_rdy/opt_has_pipe.first_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            rgbtohsv_m/hue_div1/U0/i_synth/i_nd_to_rdy/opt_has_pipe.i_pipe[17].pipe_reg[17][0]_srl16/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.147ns (51.079%)  route 0.141ns (48.921%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.070ns
    Source Clock Delay      (SCD):    -0.935ns
    Clock Pessimism Removal (CPR):    -0.280ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.114     0.364    clk_gen/clk_in1_clk_wiz_0
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.777    -1.414 r  clk_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.338    -1.075    clk_gen/clk_out1_clk_wiz_0
                         BUFG (Prop_bufg_I_O)         0.026    -1.049 r  clk_gen/clkout1_buf/O
                         net (fo=5108, unplaced)      0.114    -0.935    rgbtohsv_m/hue_div1/U0/i_synth/i_nd_to_rdy/aclk
                         FDRE                                         r  rgbtohsv_m/hue_div1/U0/i_synth/i_nd_to_rdy/opt_has_pipe.first_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147    -0.788 r  rgbtohsv_m/hue_div1/U0/i_synth/i_nd_to_rdy/opt_has_pipe.first_q_reg[0]/Q
                         net (fo=1, unplaced)         0.141    -0.648    rgbtohsv_m/hue_div1/U0/i_synth/i_nd_to_rdy/opt_has_pipe.first_q
                         SRL16E                                       r  rgbtohsv_m/hue_div1/U0/i_synth/i_nd_to_rdy/opt_has_pipe.i_pipe[17].pipe_reg[17][0]_srl16/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.259     0.697    clk_gen/clk_in1_clk_wiz_0
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.411    -1.715 r  clk_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.356    -1.358    clk_gen/clk_out1_clk_wiz_0
                         BUFG (Prop_bufg_I_O)         0.029    -1.329 r  clk_gen/clkout1_buf/O
                         net (fo=5108, unplaced)      0.259    -1.070    rgbtohsv_m/hue_div1/U0/i_synth/i_nd_to_rdy/aclk
                         SRL16E                                       r  rgbtohsv_m/hue_div1/U0/i_synth/i_nd_to_rdy/opt_has_pipe.i_pipe[17].pipe_reg[17][0]_srl16/CLK
                         clock pessimism              0.280    -0.790    
                         SRL16E (Hold_srl16e_CLK_D)
                                                      0.064    -0.726    rgbtohsv_m/hue_div1/U0/i_synth/i_nd_to_rdy/opt_has_pipe.i_pipe[17].pipe_reg[17][0]_srl16
  -------------------------------------------------------------------
                         required time                          0.726    
                         arrival time                          -0.648    
  -------------------------------------------------------------------
                         slack                                  0.079    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 7.692 }
Period(ns):         15.385
Sources:            { clk_gen/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period        n/a     DSP48E1/CLK         n/a            3.884         15.385      11.501               filtern/mconv/multiplied_blue_cache_reg[0][0]/CLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       15.385      197.975              clk_gen/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         7.692       6.712                blank_pipe_reg[24]_srl26/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         7.692       6.712                blank_pipe_reg[24]_srl26/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       47.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { clk_gen/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period  n/a     BUFG/I              n/a            2.155         50.000      47.845               clk_gen/clkf_buf/I
Max Period  n/a     MMCME2_ADV/CLKFBIN  n/a            100.000       50.000      50.000               clk_gen/mmcm_adv_inst/CLKFBIN



