Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto ffe16b907ee14f37a56995170d36612f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot CPU_TB_behav xil_defaultlib.CPU_TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 64 for port 'ALUin2' [C:/Users/jblan/Documents/GitHub/Hardware-Projects/Processor2/Processor2.srcs/sim_1/new/CPU_TB.v:29]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 64 for port 'a' [C:/Users/jblan/Documents/GitHub/Hardware-Projects/Processor2/Processor2.srcs/sources_1/new/CPU.v:66]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 64 for port 'ALUresult' [C:/Users/jblan/Documents/GitHub/Hardware-Projects/Processor2/Processor2.srcs/sources_1/new/CPU.v:69]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.InstructionMemory
Compiling module xil_defaultlib.Registers
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.DataMemory
Compiling module xil_defaultlib.CPU
Compiling module xil_defaultlib.CPU_TB
Compiling module xil_defaultlib.glbl
Built simulation snapshot CPU_TB_behav
