xmverilog: 22.09-s007: (c) Copyright 1995-2023 Cadence Design Systems, Inc.
TOOL:	xmverilog	22.09-s007: Started on Jul 29, 2024 at 06:30:08 UTC
ncverilog
	+access+r
	test32.v
	top.v
	mips32.v
	devices.v
	busarb.v
	addrdec.v
	sram.v
	timer.v
xmverilog: *W,NCEXDEP: Executable (ncverilog) is deprecated. Use (xmverilog) instead.
Recompiling... reason: file './top.v' is newer than expected.
	expected: Thu Jul 25 06:30:55 2024
	actual:   Mon Jul 29 06:30:06 2024
file: top.v
	module worklib.top:v
		errors: 0, warnings: 0
		Caching library 'worklib' ....... Done
	Elaborating the design hierarchy:
	Building instance overlay tables: .................... Done
	Generating native compiled code:
		worklib.zerodetect:v <0x26f8b0df>
			streams:   1, words:   121
		worklib.alu:v <0x29af4823>
			streams:   5, words:  1207
		worklib.regfile:v <0x2799782b>
			streams:   4, words:  1253
		worklib.flopenr:v <0x6dd86746>
			streams:   2, words:   473
		worklib.flopen:v <0x7a8c5a90>
			streams:   2, words:   304
		worklib.datapath:v <0x3680dd1e>
			streams:   6, words:  1159
		worklib.alucontrol:v <0x22019197>
			streams:   2, words:  1144
		worklib.controller:v <0x5b64764d>
			streams:  20, words:  9762
		worklib.top:v <0x4d156f8e>
			streams:   4, words:  1162
		worklib.test32:v <0x2f8520fd>
			streams:   6, words:  3588
		worklib.mips32:v <0x257804f2>
			streams:   1, words:   189
	Building instance specific data structures.
	Loading native compiled code:     .................... Done
	Design hierarchy summary:
		                  Instances  Unique
		Modules:                 28      19
		Registers:               36      29
		Scalar wires:            30       -
		Expanded wires:           4       1
		Vectored wires:          51       -
		Always blocks:           23      16
		Initial blocks:           1       1
		Cont. assignments:       25      30
		Pseudo assignments:       8       8
		Simulation timescale:  10ps
	Writing initial simulation snapshot: worklib.test32:v
Loading snapshot worklib.test32:v .................... Done
xcelium> source /home/cad/cadence/XCELIUM2209/tools/xcelium/files/xmsimrc
xcelium> run
Data [  20] is stored in Address [         7]
Simulation completely successful
Simulation complete via $finish(1) at time 560 NS + 1
./test32.v:54 		$finish;
xcelium> exit
TOOL:	xmverilog	22.09-s007: Exiting on Jul 29, 2024 at 06:30:12 UTC  (total: 00:00:04)
