m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 dD:/altera_project/logicDesignLab/midTerm2/simulation/modelsim
vflipflop
Z1 !s110 1545374513
!i10b 1
!s100 7;0B78Td_@UnYRUYVnJUH3
IKaEeMVDn3BYC^0SIKOJlM1
Z2 V`JN@9S9cnhjKRR_L]QIcM3
R0
Z3 w1545374448
Z4 8D:/altera_project/logicDesignLab/midTerm2/mid2.v
Z5 FD:/altera_project/logicDesignLab/midTerm2/mid2.v
L0 29
Z6 OV;L;10.3c;59
r1
!s85 0
31
Z7 !s108 1545374513.824000
Z8 !s107 D:/altera_project/logicDesignLab/midTerm2/mid2.v|
Z9 !s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+D:/altera_project/logicDesignLab/midTerm2|D:/altera_project/logicDesignLab/midTerm2/mid2.v|
!i113 1
Z10 o-vlog01compat -work work
Z11 !s92 -vlog01compat -work work +incdir+D:/altera_project/logicDesignLab/midTerm2
vmid2
R1
!i10b 1
!s100 0E6V`QeUaR@^Yo>X:=_z01
I9O6cMeIl]88Z1X^m9E46S1
R2
R0
R3
R4
R5
L0 1
R6
r1
!s85 0
31
R7
R8
R9
!i113 1
R10
R11
vtestbench
!s110 1545374514
!i10b 1
!s100 ?iXF:8FYW:VJc>2oWHR3n3
ITSDK:nmf0Zi5nKIn]g:Jm0
R2
R0
w1545372886
8D:/altera_project/logicDesignLab/midTerm2/testbench.v
FD:/altera_project/logicDesignLab/midTerm2/testbench.v
L0 4
R6
r1
!s85 0
31
!s108 1545374514.120000
!s107 D:/altera_project/logicDesignLab/midTerm2/testbench.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+D:/altera_project/logicDesignLab/midTerm2|D:/altera_project/logicDesignLab/midTerm2/testbench.v|
!i113 1
R10
R11
