

================================================================
== Vitis HLS Report for 'zeropad2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_1u_config2_s'
================================================================
* Date:           Tue Aug  1 14:26:23 2023

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        processapa
* Solution:       solution1 (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcvu11p-flga2577-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  3.828 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    65549|    65549|  0.655 ms|  0.655 ms|  65549|  65549|       no|
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        +------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------+---------+---------+-----------+-----------+-------+-------+---------+
        |                                                                                          |                                                                                |  Latency (cycles) |   Latency (absolute)  |    Interval   | Pipeline|
        |                                         Instance                                         |                                     Module                                     |   min   |   max   |    min    |    max    |  min  |  max  |   Type  |
        +------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------+---------+---------+-----------+-----------+-------+-------+---------+
        |grp_zeropad2d_cl_array_array_ap_fixed_1u_config2_Pipeline_PadTop_PadTopWidth_fu_22        |zeropad2d_cl_array_array_ap_fixed_1u_config2_Pipeline_PadTop_PadTopWidth        |     2050|     2050|  20.500 us|  20.500 us|   2050|   2050|       no|
        |grp_zeropad2d_cl_array_array_ap_fixed_1u_config2_Pipeline_PadMain_CopyMain_fu_28          |zeropad2d_cl_array_array_ap_fixed_1u_config2_Pipeline_PadMain_CopyMain          |    61442|    61442|   0.614 ms|   0.614 ms|  61442|  61442|       no|
        |grp_zeropad2d_cl_array_array_ap_fixed_1u_config2_Pipeline_PadBottom_PadBottomWidth_fu_36  |zeropad2d_cl_array_array_ap_fixed_1u_config2_Pipeline_PadBottom_PadBottomWidth  |     2050|     2050|  20.500 us|  20.500 us|   2050|   2050|       no|
        +------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------+---------+---------+-----------+-----------+-------+-------+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|        2|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|       49|      282|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|      110|    -|
|Register             |        -|     -|       13|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     0|       62|      394|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3072|   864000|   432000|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9216|  2592000|  1296000|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------+---------+----+----+-----+-----+
    |                                         Instance                                         |                                     Module                                     | BRAM_18K| DSP| FF | LUT | URAM|
    +------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------+---------+----+----+-----+-----+
    |grp_zeropad2d_cl_array_array_ap_fixed_1u_config2_Pipeline_PadBottom_PadBottomWidth_fu_36  |zeropad2d_cl_array_array_ap_fixed_1u_config2_Pipeline_PadBottom_PadBottomWidth  |        0|   0|  15|   88|    0|
    |grp_zeropad2d_cl_array_array_ap_fixed_1u_config2_Pipeline_PadMain_CopyMain_fu_28          |zeropad2d_cl_array_array_ap_fixed_1u_config2_Pipeline_PadMain_CopyMain          |        0|   0|  19|  106|    0|
    |grp_zeropad2d_cl_array_array_ap_fixed_1u_config2_Pipeline_PadTop_PadTopWidth_fu_22        |zeropad2d_cl_array_array_ap_fixed_1u_config2_Pipeline_PadTop_PadTopWidth        |        0|   0|  15|   88|    0|
    +------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------+---------+----+----+-----+-----+
    |Total                                                                                     |                                                                                |        0|   0|  49|  282|    0|
    +------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------+---------+----+----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------+----------+----+---+----+------------+------------+
    |  Variable Name  | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------+----------+----+---+----+------------+------------+
    |ap_block_state1  |        or|   0|  0|   2|           1|           1|
    +-----------------+----------+----+---+----+------------+------------+
    |Total            |          |   0|  0|   2|           1|           1|
    +-----------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------+----+-----------+-----+-----------+
    |            Name           | LUT| Input Size| Bits| Total Bits|
    +---------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                  |  49|          9|    1|          9|
    |ap_done                    |   9|          2|    1|          2|
    |layer2_out_din             |  14|          3|   16|         48|
    |layer2_out_write           |  20|          4|    1|          4|
    |real_start                 |   9|          2|    1|          2|
    |zero_padding2d_input_read  |   9|          2|    1|          2|
    +---------------------------+----+-----------+-----+-----------+
    |Total                      | 110|         22|   21|         67|
    +---------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------------------------------------------------------------------------+---+----+-----+-----------+
    |                                                  Name                                                 | FF| LUT| Bits| Const Bits|
    +-------------------------------------------------------------------------------------------------------+---+----+-----+-----------+
    |ap_CS_fsm                                                                                              |  8|   0|    8|          0|
    |ap_done_reg                                                                                            |  1|   0|    1|          0|
    |grp_zeropad2d_cl_array_array_ap_fixed_1u_config2_Pipeline_PadBottom_PadBottomWidth_fu_36_ap_start_reg  |  1|   0|    1|          0|
    |grp_zeropad2d_cl_array_array_ap_fixed_1u_config2_Pipeline_PadMain_CopyMain_fu_28_ap_start_reg          |  1|   0|    1|          0|
    |grp_zeropad2d_cl_array_array_ap_fixed_1u_config2_Pipeline_PadTop_PadTopWidth_fu_22_ap_start_reg        |  1|   0|    1|          0|
    |start_once_reg                                                                                         |  1|   0|    1|          0|
    +-------------------------------------------------------------------------------------------------------+---+----+-----+-----------+
    |Total                                                                                                  | 13|   0|   13|          0|
    +-------------------------------------------------------------------------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------------+-----+-----+------------+-------------------------------------------------------------------------+--------------+
|           RTL Ports          | Dir | Bits|  Protocol  |                              Source Object                              |    C Type    |
+------------------------------+-----+-----+------------+-------------------------------------------------------------------------+--------------+
|ap_clk                        |   in|    1|  ap_ctrl_hs|  zeropad2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,1u>,config2>|  return value|
|ap_rst                        |   in|    1|  ap_ctrl_hs|  zeropad2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,1u>,config2>|  return value|
|ap_start                      |   in|    1|  ap_ctrl_hs|  zeropad2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,1u>,config2>|  return value|
|start_full_n                  |   in|    1|  ap_ctrl_hs|  zeropad2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,1u>,config2>|  return value|
|ap_done                       |  out|    1|  ap_ctrl_hs|  zeropad2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,1u>,config2>|  return value|
|ap_continue                   |   in|    1|  ap_ctrl_hs|  zeropad2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,1u>,config2>|  return value|
|ap_idle                       |  out|    1|  ap_ctrl_hs|  zeropad2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,1u>,config2>|  return value|
|ap_ready                      |  out|    1|  ap_ctrl_hs|  zeropad2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,1u>,config2>|  return value|
|start_out                     |  out|    1|  ap_ctrl_hs|  zeropad2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,1u>,config2>|  return value|
|start_write                   |  out|    1|  ap_ctrl_hs|  zeropad2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,1u>,config2>|  return value|
|zero_padding2d_input_dout     |   in|   15|     ap_fifo|                                                     zero_padding2d_input|       pointer|
|zero_padding2d_input_empty_n  |   in|    1|     ap_fifo|                                                     zero_padding2d_input|       pointer|
|zero_padding2d_input_read     |  out|    1|     ap_fifo|                                                     zero_padding2d_input|       pointer|
|layer2_out_din                |  out|   16|     ap_fifo|                                                               layer2_out|       pointer|
|layer2_out_num_data_valid     |   in|   17|     ap_fifo|                                                               layer2_out|       pointer|
|layer2_out_fifo_cap           |   in|   17|     ap_fifo|                                                               layer2_out|       pointer|
|layer2_out_full_n             |   in|    1|     ap_fifo|                                                               layer2_out|       pointer|
|layer2_out_write              |  out|    1|     ap_fifo|                                                               layer2_out|       pointer|
+------------------------------+-----+-----+------------+-------------------------------------------------------------------------+--------------+

