{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1687558616221 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1687558616221 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jun 23 17:16:56 2023 " "Processing started: Fri Jun 23 17:16:56 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1687558616221 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687558616221 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off P-Automated-Farm -c P-Automated-Farm " "Command: quartus_map --read_settings_files=on --write_settings_files=off P-Automated-Farm -c P-Automated-Farm" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687558616221 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1687558616671 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1687558616671 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "main.vhd 2 1 " "Found 2 design units, including 1 entities, in source file main.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 main-cerebro " "Found design unit 1: main-cerebro" {  } { { "main.vhd" "" { Text "C:/intelFPGA_lite/20.1/proyects/P-Automated-Farm/main.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687558630458 ""} { "Info" "ISGN_ENTITY_NAME" "1 main " "Found entity 1: main" {  } { { "main.vhd" "" { Text "C:/intelFPGA_lite/20.1/proyects/P-Automated-Farm/main.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687558630458 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687558630458 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "contador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file contador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 contador-con " "Found design unit 1: contador-con" {  } { { "contador.vhd" "" { Text "C:/intelFPGA_lite/20.1/proyects/P-Automated-Farm/contador.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687558630458 ""} { "Info" "ISGN_ENTITY_NAME" "1 contador " "Found entity 1: contador" {  } { { "contador.vhd" "" { Text "C:/intelFPGA_lite/20.1/proyects/P-Automated-Farm/contador.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687558630458 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687558630458 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ffjk.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ffjk.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ffJK-memoria " "Found design unit 1: ffJK-memoria" {  } { { "ffJK.vhd" "" { Text "C:/intelFPGA_lite/20.1/proyects/P-Automated-Farm/ffJK.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687558630458 ""} { "Info" "ISGN_ENTITY_NAME" "1 ffJK " "Found entity 1: ffJK" {  } { { "ffJK.vhd" "" { Text "C:/intelFPGA_lite/20.1/proyects/P-Automated-Farm/ffJK.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687558630458 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687558630458 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "div_frec.vhd 2 1 " "Found 2 design units, including 1 entities, in source file div_frec.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 div_frec-divisor " "Found design unit 1: div_frec-divisor" {  } { { "div_frec.vhd" "" { Text "C:/intelFPGA_lite/20.1/proyects/P-Automated-Farm/div_frec.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687558630468 ""} { "Info" "ISGN_ENTITY_NAME" "1 div_frec " "Found entity 1: div_frec" {  } { { "div_frec.vhd" "" { Text "C:/intelFPGA_lite/20.1/proyects/P-Automated-Farm/div_frec.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687558630468 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687558630468 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "anti_rebote.vhd 2 1 " "Found 2 design units, including 1 entities, in source file anti_rebote.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 anti_rebote-registro " "Found design unit 1: anti_rebote-registro" {  } { { "anti_rebote.vhd" "" { Text "C:/intelFPGA_lite/20.1/proyects/P-Automated-Farm/anti_rebote.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687558630468 ""} { "Info" "ISGN_ENTITY_NAME" "1 anti_rebote " "Found entity 1: anti_rebote" {  } { { "anti_rebote.vhd" "" { Text "C:/intelFPGA_lite/20.1/proyects/P-Automated-Farm/anti_rebote.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687558630468 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687558630468 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "senal_pwm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file senal_pwm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 senal_PWM-control " "Found design unit 1: senal_PWM-control" {  } { { "senal_PWM.vhd" "" { Text "C:/intelFPGA_lite/20.1/proyects/P-Automated-Farm/senal_PWM.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687558630468 ""} { "Info" "ISGN_ENTITY_NAME" "1 senal_PWM " "Found entity 1: senal_PWM" {  } { { "senal_PWM.vhd" "" { Text "C:/intelFPGA_lite/20.1/proyects/P-Automated-Farm/senal_PWM.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687558630468 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687558630468 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ffd.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ffd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ffD-state " "Found design unit 1: ffD-state" {  } { { "ffD.vhd" "" { Text "C:/intelFPGA_lite/20.1/proyects/P-Automated-Farm/ffD.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687558630468 ""} { "Info" "ISGN_ENTITY_NAME" "1 ffD " "Found entity 1: ffD" {  } { { "ffD.vhd" "" { Text "C:/intelFPGA_lite/20.1/proyects/P-Automated-Farm/ffD.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687558630468 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687558630468 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fsm_lf.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fsm_lf.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FSM_LF-LF " "Found design unit 1: FSM_LF-LF" {  } { { "FSM_LF.vhd" "" { Text "C:/intelFPGA_lite/20.1/proyects/P-Automated-Farm/FSM_LF.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687558630468 ""} { "Info" "ISGN_ENTITY_NAME" "1 FSM_LF " "Found entity 1: FSM_LF" {  } { { "FSM_LF.vhd" "" { Text "C:/intelFPGA_lite/20.1/proyects/P-Automated-Farm/FSM_LF.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687558630468 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687558630468 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fsm_c.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fsm_c.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FSM_C-C " "Found design unit 1: FSM_C-C" {  } { { "FSM_C.vhd" "" { Text "C:/intelFPGA_lite/20.1/proyects/P-Automated-Farm/FSM_C.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687558630478 ""} { "Info" "ISGN_ENTITY_NAME" "1 FSM_C " "Found entity 1: FSM_C" {  } { { "FSM_C.vhd" "" { Text "C:/intelFPGA_lite/20.1/proyects/P-Automated-Farm/FSM_C.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687558630478 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687558630478 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "main " "Elaborating entity \"main\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1687558630558 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "puerta main.vhd(13) " "VHDL Signal Declaration warning at main.vhd(13): used implicit default value for signal \"puerta\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "main.vhd" "" { Text "C:/intelFPGA_lite/20.1/proyects/P-Automated-Farm/main.vhd" 13 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1687558630692 "|main"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "comedero main.vhd(13) " "VHDL Signal Declaration warning at main.vhd(13): used implicit default value for signal \"comedero\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "main.vhd" "" { Text "C:/intelFPGA_lite/20.1/proyects/P-Automated-Farm/main.vhd" 13 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1687558630692 "|main"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Sc main.vhd(113) " "Verilog HDL or VHDL warning at main.vhd(113): object \"Sc\" assigned a value but never read" {  } { { "main.vhd" "" { Text "C:/intelFPGA_lite/20.1/proyects/P-Automated-Farm/main.vhd" 113 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1687558630692 "|main"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Slf main.vhd(113) " "Verilog HDL or VHDL warning at main.vhd(113): object \"Slf\" assigned a value but never read" {  } { { "main.vhd" "" { Text "C:/intelFPGA_lite/20.1/proyects/P-Automated-Farm/main.vhd" 113 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1687558630692 "|main"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "div_frec div_frec:div_cont " "Elaborating entity \"div_frec\" for hierarchy \"div_frec:div_cont\"" {  } { { "main.vhd" "div_cont" { Text "C:/intelFPGA_lite/20.1/proyects/P-Automated-Farm/main.vhd" 119 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687558630762 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "contador contador:cont_C " "Elaborating entity \"contador\" for hierarchy \"contador:cont_C\"" {  } { { "main.vhd" "cont_C" { Text "C:/intelFPGA_lite/20.1/proyects/P-Automated-Farm/main.vhd" 124 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687558630802 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ffJK contador:cont_C\|ffJK:cont_0 " "Elaborating entity \"ffJK\" for hierarchy \"contador:cont_C\|ffJK:cont_0\"" {  } { { "contador.vhd" "cont_0" { Text "C:/intelFPGA_lite/20.1/proyects/P-Automated-Farm/contador.vhd" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687558630852 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FSM_C FSM_C:fsm_0 " "Elaborating entity \"FSM_C\" for hierarchy \"FSM_C:fsm_0\"" {  } { { "main.vhd" "fsm_0" { Text "C:/intelFPGA_lite/20.1/proyects/P-Automated-Farm/main.vhd" 129 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687558630852 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ffD FSM_C:fsm_0\|ffD:FQ0 " "Elaborating entity \"ffD\" for hierarchy \"FSM_C:fsm_0\|ffD:FQ0\"" {  } { { "FSM_C.vhd" "FQ0" { Text "C:/intelFPGA_lite/20.1/proyects/P-Automated-Farm/FSM_C.vhd" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687558630872 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "set ffD.vhd(33) " "VHDL Process Statement warning at ffD.vhd(33): signal \"set\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ffD.vhd" "" { Text "C:/intelFPGA_lite/20.1/proyects/P-Automated-Farm/ffD.vhd" 33 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1687558630882 "|main|ffD:FQ0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rst ffD.vhd(35) " "VHDL Process Statement warning at ffD.vhd(35): signal \"rst\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ffD.vhd" "" { Text "C:/intelFPGA_lite/20.1/proyects/P-Automated-Farm/ffD.vhd" 35 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1687558630882 "|main|ffD:FQ0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FSM_LF FSM_LF:fsm_1 " "Elaborating entity \"FSM_LF\" for hierarchy \"FSM_LF:fsm_1\"" {  } { { "main.vhd" "fsm_1" { Text "C:/intelFPGA_lite/20.1/proyects/P-Automated-Farm/main.vhd" 138 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687558630882 ""}
{ "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX" "" "Clock multiplexers are found and protected" { { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "f_FSM\[1\]~0 " "Found clock multiplexer f_FSM\[1\]~0" {  } { { "main.vhd" "" { Text "C:/intelFPGA_lite/20.1/proyects/P-Automated-Farm/main.vhd" 109 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1687558631402 "|main|f_FSM[1]~0"}  } {  } 0 19016 "Clock multiplexers are found and protected" 0 0 "Analysis & Synthesis" 0 -1 1687558631402 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "puerta GND " "Pin \"puerta\" is stuck at GND" {  } { { "main.vhd" "" { Text "C:/intelFPGA_lite/20.1/proyects/P-Automated-Farm/main.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1687558631912 "|main|puerta"} { "Warning" "WMLS_MLS_STUCK_PIN" "comedero GND " "Pin \"comedero\" is stuck at GND" {  } { { "main.vhd" "" { Text "C:/intelFPGA_lite/20.1/proyects/P-Automated-Farm/main.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1687558631912 "|main|comedero"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1687558631912 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1687558632032 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1687558632902 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687558632902 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "btn " "No output dependent on input pin \"btn\"" {  } { { "main.vhd" "" { Text "C:/intelFPGA_lite/20.1/proyects/P-Automated-Farm/main.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1687558632982 "|main|btn"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "calor " "No output dependent on input pin \"calor\"" {  } { { "main.vhd" "" { Text "C:/intelFPGA_lite/20.1/proyects/P-Automated-Farm/main.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1687558632982 "|main|calor"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1687558632982 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "124 " "Implemented 124 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "6 " "Implemented 6 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1687558632982 ""} { "Info" "ICUT_CUT_TM_OPINS" "6 " "Implemented 6 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1687558632982 ""} { "Info" "ICUT_CUT_TM_LCELLS" "112 " "Implemented 112 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1687558632982 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1687558632982 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 15 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 15 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4782 " "Peak virtual memory: 4782 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1687558633002 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jun 23 17:17:13 2023 " "Processing ended: Fri Jun 23 17:17:13 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1687558633002 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:17 " "Elapsed time: 00:00:17" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1687558633002 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:36 " "Total CPU time (on all processors): 00:00:36" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1687558633002 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1687558633002 ""}
