/*****************************************************************************
 * dsp1.h
 *****************************************************************************/

#ifndef __DSP1_H__
#define __DSP1_H__

#include "version.h"
#include "defines.h"

// general includes
#include <stdio.h>     				// Get declaration of puts and definition of NULL
#include <stdint.h>    				// Get definition of uint32_t
#include <assert.h>    				// Get the definition of support for standard C asserts
#include <builtins.h>  				// Get definitions of compiler built-in functions
#include <platform_include.h>      	// System and IOP register bit and address definitions
#include <processor_include.h>	   	// Get definitions of the part being built
#include <services/int/adi_int.h>  	// Interrupt HAndler API header
#include "adi_initialize.h"
#include <math.h>
#include <string.h>
#include <matrix.h>
#include <vector.h>
#include <stats.h>

// include for fir, iir, biquad, fft, etc.
#include <filter.h>                 // vectorized version
//#include <filters.h>              // scalar version for fir, iir, biquad
//#include <trans.h>                // scalar version for fft
#include <window.h>

// includes for hardware-pins
#include <sru.h>
#include <sysreg.h>
#include <signal.h>

// global variables
extern volatile int audioProcessing;
extern volatile int audioReady;
extern volatile bool spiNewRxDataReady;
extern int audioTx_tcb[8][BUFFER_COUNT][4];
extern int audioRx_tcb[8][BUFFER_COUNT][4];
extern uint32_t cyclesAudio;
extern uint32_t cyclesMain;
extern uint32_t cyclesTotal;

typedef struct {
	// filter-coefficients
	double a[3];
	double b[3];
} sLR12;

typedef struct {
	// filter-coefficients
	double a[5];
	double b[5];
} sLR24;

typedef struct {
	// filter-data from i.MX25
	float value_threshold; // linear
	float value_gainmin; // linear
	float value_coeff_attack;
	float value_hold_ticks; // number of sample-ticks
	float value_coeff_release;
	bool use_rms;

	// online parameters
	int holdTimer;
} sGate;

typedef struct {
	// filter-data from i.MX25
	float value_thresholdDb; // indB
	//float value_threshold; // linear
	float value_1_minus_1_by_ratio; // here the precalculated (1.0f - 1.0f/ratio) is sent by OMC
	float value_coeff_attack;
	float value_hold_ticks; // number of sample-ticks
	float value_coeff_release;
	bool use_rms;

	// online parameters
	int holdTimer;
} sCompressor;

struct {
	float samplerate;

	// SURCOS_EQ2404_PATCH_V1
    // Two interleaved biquads per channel: 10 coefficients, 4 states.
    float pm lowcutCoeffs_2404[MAX_CHAN_FULLFEATURED][10];
    float dm lowcutStates_2404[MAX_CHAN_FULLFEATURED][4];

	#if USE_HIGHCUT == 1
	float highcutCoeff[MAX_CHAN_FULLFEATURED];
	float highcutStates[MAX_CHAN_FULLFEATURED];
	#endif

	float gateEnvelope[MAX_CHAN_FULLFEATURED];

	float compressorEnvelope[MAX_CHAN_FULLFEATURED];
	float compressorMakeup[MAX_CHAN_FULLFEATURED];
	//float compressorGainSmoothed[MAX_CHAN_FULLFEATURED];

	float pm peqCoeffs_4BD_EQ[CHANNELS_WITH_4BD_EQ][5 * EQ_4BD_BANDS]; // store in program memory
	float dm peqStates_4BD_EQ[CHANNELS_WITH_4BD_EQ][2 * EQ_4BD_BANDS]; // store in data memory
	float pm peqCoeffs_6BD_EQ[CHANNELS_WITH_6BD_EQ][5 * EQ_6BD_BANDS]; // store in program memory
	float dm peqStates_6BD_EQ[CHANNELS_WITH_6BD_EQ][2 * EQ_6BD_BANDS]; // store in data memory

	// volume-settings
	float channelVolume[MAX_CHAN_FPGA + MAX_DSP2_FXRETURN + MAX_MIXBUS]; // in p.u.
	float channelVolumeSet[MAX_CHAN_FPGA + MAX_DSP2_FXRETURN + MAX_MIXBUS]; // in p.u.
	#if TEST_MATRIXMULTIPLICATION_MIXBUS == 1
		float channelSendMixbusVolume[MAX_CHAN_FPGA + MAX_DSP2_FXRETURN][MAX_MIXBUS]; // in p.u.
	#else
		float channelSendMixbusVolume[MAX_MIXBUS][MAX_CHAN_FPGA + MAX_DSP2_FXRETURN]; // in p.u.
	#endif
	short channelSendMixbusTapPoint[MAX_MIXBUS][MAX_CHAN_FPGA + MAX_DSP2_FXRETURN];

	#pragma align 8 // align for 2 floats
	float pm channelSendMainLeftVolume[MAX_CHAN_FPGA + MAX_DSP2_FXRETURN + MAX_MIXBUS]; // in p.u.
	#pragma align 8
	float pm channelSendMainRightVolume[MAX_CHAN_FPGA + MAX_DSP2_FXRETURN + MAX_MIXBUS]; // in p.u.
	#pragma align 8
	float pm channelSendMainSubVolume[MAX_CHAN_FPGA + MAX_DSP2_FXRETURN + MAX_MIXBUS]; // in p.u.


	#if DEBUG_DISABLE_MATRIX == 0
		float sendMatrixVolume[MAX_MATRIX][MAX_MIXBUS + MAX_MAIN];
		short sendMatrixTapPoint[MAX_MATRIX][MAX_MIXBUS + MAX_MAIN];

		float matrixVolume[MAX_MATRIX];
		bool matrixSolo[MAX_MATRIX];
	#endif

	float mainVolumeSet[3]; // left, right, sub
	float mainVolume[3]; // left, right, sub
	bool mainLrSolo;
	bool mainSubSolo;

	float* inputSourcePtr[MAX_CHAN_FPGA];
	float* outputSourcePtr[MAX_CHAN_FPGA + MAX_CHAN_DSP2];

	sGate dspChannelGate[MAX_CHAN_FULLFEATURED];
	sCompressor dspChannelCompressor[MAX_CHAN_FULLFEATURED];
	bool dspChannelSolo[MAX_CHAN_FPGA + MAX_DSP2_FXRETURN + MAX_MIXBUS];

	short monitorChannelTapPoint;
	short monitorMatrixTapPoint;
	short monitorMainTapPoint;
	float monitorVolume;
	bool soloActive;
} dsp;

enum eBufferIndex {
    TAP_INPUT,
	TAP_PRE_EQ,
	TAP_POST_EQ,
	TAP_PRE_FADER,
	TAP_POST_FADER
};


// function prototypes
/*
static void timerIsr(uint32_t iid, void* handlerArg);
void delay(int i);
*/
void openx32Init(void);

#endif /* __DSP1_H__ */
