{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1542770291605 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1542770291605 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 20 22:18:11 2018 " "Processing started: Tue Nov 20 22:18:11 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1542770291605 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542770291605 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off handshake -c handshake " "Command: quartus_map --read_settings_files=on --write_settings_files=off handshake -c handshake" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542770291605 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1542770292027 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1542770292027 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "handshake.v(439) " "Verilog HDL information at handshake.v(439): always construct contains both blocking and non-blocking assignments" {  } { { "handshake.v" "" { Text "C:/Users/hhalb/Desktop/ECE241/FinalProject/Week2/testHandshakeFSM/handshake.v" 439 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1542770301637 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "handshake.v 4 4 " "Found 4 design units, including 4 entities, in source file handshake.v" { { "Info" "ISGN_ENTITY_NAME" "1 handshake " "Found entity 1: handshake" {  } { { "handshake.v" "" { Text "C:/Users/hhalb/Desktop/ECE241/FinalProject/Week2/testHandshakeFSM/handshake.v" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542770301637 ""} { "Info" "ISGN_ENTITY_NAME" "2 positionControl " "Found entity 2: positionControl" {  } { { "handshake.v" "" { Text "C:/Users/hhalb/Desktop/ECE241/FinalProject/Week2/testHandshakeFSM/handshake.v" 116 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542770301637 ""} { "Info" "ISGN_ENTITY_NAME" "3 positionDatapath " "Found entity 3: positionDatapath" {  } { { "handshake.v" "" { Text "C:/Users/hhalb/Desktop/ECE241/FinalProject/Week2/testHandshakeFSM/handshake.v" 235 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542770301637 ""} { "Info" "ISGN_ENTITY_NAME" "4 legalControl " "Found entity 4: legalControl" {  } { { "handshake.v" "" { Text "C:/Users/hhalb/Desktop/ECE241/FinalProject/Week2/testHandshakeFSM/handshake.v" 368 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542770301637 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542770301637 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "nextState handshake.v(417) " "Verilog HDL error at handshake.v(417): object \"nextState\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "handshake.v" "" { Text "C:/Users/hhalb/Desktop/ECE241/FinalProject/Week2/testHandshakeFSM/handshake.v" 417 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1542770301637 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "nextState handshake.v(419) " "Verilog HDL error at handshake.v(419): object \"nextState\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "handshake.v" "" { Text "C:/Users/hhalb/Desktop/ECE241/FinalProject/Week2/testHandshakeFSM/handshake.v" 419 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1542770301637 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/hhalb/Desktop/ECE241/FinalProject/Week2/testHandshakeFSM/output_files/handshake.map.smsg " "Generated suppressed messages file C:/Users/hhalb/Desktop/ECE241/FinalProject/Week2/testHandshakeFSM/output_files/handshake.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542770301652 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4790 " "Peak virtual memory: 4790 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1542770301746 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue Nov 20 22:18:21 2018 " "Processing ended: Tue Nov 20 22:18:21 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1542770301746 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1542770301746 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:26 " "Total CPU time (on all processors): 00:00:26" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1542770301746 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1542770301746 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 1  " "Quartus Prime Full Compilation was unsuccessful. 4 errors, 1 warning" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1542770302418 ""}
