{"experiment_name": "Experiment", "vgs_address": "GPIB0::26::INSTR", "vgs_channel": "com0", "vds_address": "GPIB0::23::INSTR", "drain_voltage": 0.5, "start_voltage": -0.2, "end_voltage": 1.0, "voltage_step": 0.01, "drain_current_limit": 80.0, "gate_current_limit": 10.0, "cell_names": ["A C", "A W2"], "cell_channel_mapping": {"A C": "ch10", "A W2": "ch4"}, "reference_channel_mapping": {}, "mux_address": "PXI1Slot2", "mux_topology": "2524/1-Wire 128x1 Mux", "stability_threshold": 0.01}