{
  "metadata": {
    "domain": "hardware",
    "dataset": "OR1200 processor documentation",
    "created": "2026-01-02",
    "labeler": "Manual review",
    "description": "Ground truth entity matches between RTL components and documentation entities"
  },
  "ground_truth": [
    {
      "source_id": "port_clk_1",
      "source_name": "clk",
      "source_type": "port",
      "source_parent": "or1200_alu",
      "candidate_id": "entity_clock_signal",
      "candidate_name": "Clock Signal",
      "candidate_type": "signal",
      "candidate_description": "System clock input",
      "true_match": true,
      "confidence": "high",
      "notes": "Clear match - standard clock naming"
    },
    {
      "source_id": "port_rst_1",
      "source_name": "rst",
      "source_type": "port",
      "source_parent": "or1200_alu",
      "candidate_id": "entity_reset_signal",
      "candidate_name": "Reset Signal",
      "candidate_type": "signal",
      "candidate_description": "Asynchronous reset input",
      "true_match": true,
      "confidence": "high",
      "notes": "Clear match - standard reset naming"
    },
    {
      "source_id": "signal_alu_result_1",
      "source_name": "alu_result",
      "source_type": "signal",
      "source_parent": "or1200_alu",
      "candidate_id": "entity_alu_output",
      "candidate_name": "ALU Output Register",
      "candidate_type": "register",
      "candidate_description": "Arithmetic Logic Unit computation result",
      "true_match": true,
      "confidence": "high",
      "notes": "Match - ALU result is stored in output register"
    },
    {
      "source_id": "signal_alu_result_1",
      "source_name": "alu_result",
      "source_type": "signal",
      "source_parent": "or1200_alu",
      "candidate_id": "entity_load_unit",
      "candidate_name": "Load Unit",
      "candidate_type": "module",
      "candidate_description": "Memory load operations controller",
      "true_match": false,
      "confidence": "high",
      "notes": "No match - wrong type, wrong function"
    },
    {
      "source_id": "port_esr_1",
      "source_name": "esr",
      "source_type": "port",
      "source_parent": "or1200_except",
      "candidate_id": "entity_exception_status",
      "candidate_name": "Exception Status Register",
      "candidate_type": "register",
      "candidate_description": "Exception handling status and control register for processor exceptions",
      "true_match": true,
      "confidence": "high",
      "notes": "Match - ESR acronym with parent context (exception module)"
    },
    {
      "source_id": "port_esr_1",
      "source_name": "esr",
      "source_type": "port",
      "source_parent": "or1200_except",
      "candidate_id": "entity_error_signal_register",
      "candidate_name": "Error Signal Register",
      "candidate_type": "register",
      "candidate_description": "General error signaling register",
      "true_match": false,
      "confidence": "medium",
      "notes": "Possible match but less specific - exception context should prefer Exception Status"
    },
    {
      "source_id": "signal_add_result",
      "source_name": "add_result",
      "source_type": "signal",
      "source_parent": "or1200_alu",
      "candidate_id": "entity_add_instruction",
      "candidate_name": "ADD Instruction",
      "candidate_type": "instruction",
      "candidate_description": "Addition instruction opcode",
      "true_match": false,
      "confidence": "high",
      "notes": "No match - signal vs instruction (different types)"
    },
    {
      "source_id": "module_or1200_mult_mac",
      "source_name": "or1200_mult_mac",
      "source_type": "module",
      "source_parent": "or1200_cpu",
      "candidate_id": "entity_multiplier",
      "candidate_name": "Multiplier Unit",
      "candidate_type": "component",
      "candidate_description": "Hardware multiplier with multiply-accumulate support",
      "true_match": true,
      "confidence": "high",
      "notes": "Match - mult_mac = multiplier with MAC"
    },
    {
      "source_id": "signal_pc",
      "source_name": "pc",
      "source_type": "signal",
      "source_parent": "or1200_ctrl",
      "candidate_id": "entity_program_counter",
      "candidate_name": "Program Counter",
      "candidate_type": "register",
      "candidate_description": "Current instruction address pointer",
      "true_match": true,
      "confidence": "high",
      "notes": "Match - PC is standard acronym"
    },
    {
      "source_id": "signal_pc",
      "source_name": "pc",
      "source_type": "signal",
      "source_parent": "or1200_ctrl",
      "candidate_id": "entity_power_control",
      "candidate_name": "Power Control",
      "candidate_type": "module",
      "candidate_description": "Power management unit",
      "true_match": false,
      "confidence": "high",
      "notes": "No match - PC in CPU context means Program Counter"
    },
    {
      "source_id": "port_if_insn",
      "source_name": "if_insn",
      "source_type": "port",
      "source_parent": "or1200_if",
      "candidate_id": "entity_instruction_fetch",
      "candidate_name": "Instruction Fetch Unit",
      "candidate_type": "component",
      "candidate_description": "Fetches instructions from memory in the IF pipeline stage",
      "true_match": true,
      "confidence": "high",
      "notes": "Match - if_insn in or1200_if module (instruction fetch)"
    },
    {
      "source_id": "signal_branch_taken",
      "source_name": "branch_taken",
      "source_type": "signal",
      "source_parent": "or1200_ctrl",
      "candidate_id": "entity_branch_predictor",
      "candidate_name": "Branch Prediction Unit",
      "candidate_type": "component",
      "candidate_description": "Predicts branch outcomes",
      "true_match": false,
      "confidence": "medium",
      "notes": "Related but not same - signal vs predictor unit"
    },
    {
      "source_id": "port_dmmu_en",
      "source_name": "dmmu_en",
      "source_type": "port",
      "source_parent": "or1200_cpu",
      "candidate_id": "entity_data_mmu",
      "candidate_name": "Data Memory Management Unit",
      "candidate_type": "component",
      "candidate_description": "MMU for data memory address translation",
      "true_match": true,
      "confidence": "high",
      "notes": "Match - dmmu = data MMU, en = enable signal"
    },
    {
      "source_id": "port_dmmu_en",
      "source_name": "dmmu_en",
      "source_type": "port",
      "source_parent": "or1200_cpu",
      "candidate_id": "entity_debug_unit",
      "candidate_name": "Debug Unit",
      "candidate_type": "component",
      "candidate_description": "Debugging and trace interface",
      "true_match": false,
      "confidence": "high",
      "notes": "No match - name similarity but different function"
    },
    {
      "source_id": "signal_alu_op",
      "source_name": "alu_op",
      "source_type": "signal",
      "source_parent": "or1200_alu",
      "candidate_id": "entity_alu_opcode",
      "candidate_name": "ALU Operation Code",
      "candidate_type": "signal",
      "candidate_description": "Operation code for ALU control within arithmetic unit",
      "true_match": true,
      "confidence": "high",
      "notes": "Match - alu_op is ALU operation code"
    }
  ],
  "statistics": {
    "total_pairs": 15,
    "true_matches": 9,
    "false_matches": 6,
    "match_rate": 0.6
  }
}

