Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2019.2 (lin64) Build 2708876 Wed Nov  6 21:39:14 MST 2019
| Date              : Mon Aug 17 10:38:28 2020
| Host              : rsaradhy-acer running 64-bit Ubuntu 18.04.5 LTS
| Command           : report_timing_summary -max_paths 10 -file main_timing_summary_routed.rpt -pb main_timing_summary_routed.pb -rpx main_timing_summary_routed.rpx -warn_on_violation
| Design            : main
| Device            : xczu2cg-sfvc784
| Speed File        : -1  PRODUCTION 1.26 08-13-2019
| Temperature Grade : E
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.716        0.000                      0                10702        0.015        0.000                      0                10702        1.166        0.000                       0                  3655  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock      Waveform(ns)         Period(ns)      Frequency(MHz)
-----      ------------         ----------      --------------
CLK_REF_N  {0.000 0.750}        1.500           666.667         
clk_pl_0   {0.000 2.667}        5.333           187.512         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_pl_0            0.716        0.000                      0                10702        0.015        0.000                      0                10702        1.166        0.000                       0                  3655  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_pl_0
  To Clock:  clk_pl_0

Setup :            0  Failing Endpoints,  Worst Slack        0.716ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.015ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.166ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.716ns  (required time - arrival time)
  Source:                 COUNTER_TC_MACRO_inst/genblk1_0.DSP48E_BL/DSP_OUTPUT_INST/CLK
                            (falling edge-triggered cell DSP_OUTPUT clocked by clk_pl_0  {rise@0.000ns fall@2.667ns period=5.333ns})
  Destination:            DDMTD1/FIFOs_Ultrascale_1/FIFO36E2_inst/DIN[31]
                            (rising edge-triggered cell FIFO36E2 clocked by clk_pl_0  {rise@0.000ns fall@2.667ns period=5.333ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.667ns  (clk_pl_0 rise@5.333ns - clk_pl_0 fall@2.667ns)
  Data Path Delay:        1.201ns  (logic 0.439ns (36.553%)  route 0.762ns (63.447%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.141ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.948ns = ( 7.281 - 5.333 ) 
    Source Clock Delay      (SCD):    2.266ns = ( 4.932 - 2.667 ) 
    Clock Pessimism Removal (CPR):    0.177ns
  Clock Uncertainty:      0.312ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.213ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      2.059ns (routing 0.814ns, distribution 1.245ns)
  Clock Net Delay (Destination): 1.781ns (routing 0.736ns, distribution 1.045ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 fall edge)
                                                      2.667     2.667 f  
    PS8_X0Y0             PS8                          0.000     2.667 f  my_design/design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     2.845    my_design/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     2.874 f  my_design/design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=3660, routed)        2.059     4.932    COUNTER_TC_MACRO_inst/genblk1_0.DSP48E_BL/CLK
    DSP48E2_X0Y0         DSP_OUTPUT                                   r  COUNTER_TC_MACRO_inst/genblk1_0.DSP48E_BL/DSP_OUTPUT_INST/CLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X0Y0         DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_CLK_P[31])
                                                      0.268     5.201 r  COUNTER_TC_MACRO_inst/genblk1_0.DSP48E_BL/DSP_OUTPUT_INST/P[31]
                         net (fo=1, routed)           0.299     5.499    COUNTER_TC_MACRO_inst/CNTR_OUT_INT[31]
    SLICE_X4Y2           LUT2 (Prop_A5LUT_SLICEM_I0_O)
                                                      0.171     5.670 r  COUNTER_TC_MACRO_inst/FIFO36E2_inst_i_1/O
                         net (fo=2, routed)           0.463     6.133    DDMTD1/FIFOs_Ultrascale_1/data_in[31]
    RAMB36_X1Y0          FIFO36E2                                     r  DDMTD1/FIFOs_Ultrascale_1/FIFO36E2_inst/DIN[31]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      5.333     5.333 r  
    PS8_X0Y0             PS8                          0.000     5.333 r  my_design/design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     5.473    my_design/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     5.500 r  my_design/design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=3660, routed)        1.781     7.281    DDMTD1/FIFOs_Ultrascale_1/CLK
    RAMB36_X1Y0          FIFO36E2                                     r  DDMTD1/FIFOs_Ultrascale_1/FIFO36E2_inst/WRCLK
                         clock pessimism              0.177     7.458    
                         clock uncertainty           -0.312     7.146    
    RAMB36_X1Y0          FIFO36E2 (Setup_FIFO36E2_FIFO36_WRCLK_DIN[31])
                                                     -0.296     6.850    DDMTD1/FIFOs_Ultrascale_1/FIFO36E2_inst
  -------------------------------------------------------------------
                         required time                          6.850    
                         arrival time                          -6.134    
  -------------------------------------------------------------------
                         slack                                  0.716    

Slack (MET) :             0.765ns  (required time - arrival time)
  Source:                 COUNTER_TC_MACRO_inst/genblk1_0.DSP48E_BL/DSP_OUTPUT_INST/CLK
                            (falling edge-triggered cell DSP_OUTPUT clocked by clk_pl_0  {rise@0.000ns fall@2.667ns period=5.333ns})
  Destination:            DDMTD1/FIFOs_Ultrascale_1/FIFO36E2_inst/DIN[24]
                            (rising edge-triggered cell FIFO36E2 clocked by clk_pl_0  {rise@0.000ns fall@2.667ns period=5.333ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.667ns  (clk_pl_0 rise@5.333ns - clk_pl_0 fall@2.667ns)
  Data Path Delay:        1.165ns  (logic 0.444ns (38.112%)  route 0.721ns (61.888%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.141ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.948ns = ( 7.281 - 5.333 ) 
    Source Clock Delay      (SCD):    2.266ns = ( 4.932 - 2.667 ) 
    Clock Pessimism Removal (CPR):    0.177ns
  Clock Uncertainty:      0.312ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.213ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      2.059ns (routing 0.814ns, distribution 1.245ns)
  Clock Net Delay (Destination): 1.781ns (routing 0.736ns, distribution 1.045ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 fall edge)
                                                      2.667     2.667 f  
    PS8_X0Y0             PS8                          0.000     2.667 f  my_design/design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     2.845    my_design/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     2.874 f  my_design/design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=3660, routed)        2.059     4.932    COUNTER_TC_MACRO_inst/genblk1_0.DSP48E_BL/CLK
    DSP48E2_X0Y0         DSP_OUTPUT                                   r  COUNTER_TC_MACRO_inst/genblk1_0.DSP48E_BL/DSP_OUTPUT_INST/CLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X0Y0         DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_CLK_P[24])
                                                      0.316     5.248 r  COUNTER_TC_MACRO_inst/genblk1_0.DSP48E_BL/DSP_OUTPUT_INST/P[24]
                         net (fo=1, routed)           0.181     5.430    COUNTER_TC_MACRO_inst/CNTR_OUT_INT[24]
    SLICE_X4Y2           LUT2 (Prop_F5LUT_SLICEM_I0_O)
                                                      0.128     5.557 r  COUNTER_TC_MACRO_inst/FIFO36E2_inst_i_8/O
                         net (fo=2, routed)           0.540     6.097    DDMTD1/FIFOs_Ultrascale_1/data_in[24]
    RAMB36_X1Y0          FIFO36E2                                     r  DDMTD1/FIFOs_Ultrascale_1/FIFO36E2_inst/DIN[24]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      5.333     5.333 r  
    PS8_X0Y0             PS8                          0.000     5.333 r  my_design/design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     5.473    my_design/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     5.500 r  my_design/design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=3660, routed)        1.781     7.281    DDMTD1/FIFOs_Ultrascale_1/CLK
    RAMB36_X1Y0          FIFO36E2                                     r  DDMTD1/FIFOs_Ultrascale_1/FIFO36E2_inst/WRCLK
                         clock pessimism              0.177     7.458    
                         clock uncertainty           -0.312     7.146    
    RAMB36_X1Y0          FIFO36E2 (Setup_FIFO36E2_FIFO36_WRCLK_DIN[24])
                                                     -0.283     6.863    DDMTD1/FIFOs_Ultrascale_1/FIFO36E2_inst
  -------------------------------------------------------------------
                         required time                          6.863    
                         arrival time                          -6.098    
  -------------------------------------------------------------------
                         slack                                  0.765    

Slack (MET) :             0.779ns  (required time - arrival time)
  Source:                 COUNTER_TC_MACRO_inst/genblk1_0.DSP48E_BL/DSP_OUTPUT_INST/CLK
                            (falling edge-triggered cell DSP_OUTPUT clocked by clk_pl_0  {rise@0.000ns fall@2.667ns period=5.333ns})
  Destination:            DDMTD1/FIFOs_Ultrascale_1/FIFO36E2_inst/DIN[7]
                            (rising edge-triggered cell FIFO36E2 clocked by clk_pl_0  {rise@0.000ns fall@2.667ns period=5.333ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.667ns  (clk_pl_0 rise@5.333ns - clk_pl_0 fall@2.667ns)
  Data Path Delay:        1.120ns  (logic 0.388ns (34.643%)  route 0.732ns (65.357%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.141ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.948ns = ( 7.281 - 5.333 ) 
    Source Clock Delay      (SCD):    2.266ns = ( 4.932 - 2.667 ) 
    Clock Pessimism Removal (CPR):    0.177ns
  Clock Uncertainty:      0.312ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.213ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      2.059ns (routing 0.814ns, distribution 1.245ns)
  Clock Net Delay (Destination): 1.781ns (routing 0.736ns, distribution 1.045ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 fall edge)
                                                      2.667     2.667 f  
    PS8_X0Y0             PS8                          0.000     2.667 f  my_design/design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     2.845    my_design/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     2.874 f  my_design/design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=3660, routed)        2.059     4.932    COUNTER_TC_MACRO_inst/genblk1_0.DSP48E_BL/CLK
    DSP48E2_X0Y0         DSP_OUTPUT                                   r  COUNTER_TC_MACRO_inst/genblk1_0.DSP48E_BL/DSP_OUTPUT_INST/CLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X0Y0         DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_CLK_P[7])
                                                      0.250     5.182 r  COUNTER_TC_MACRO_inst/genblk1_0.DSP48E_BL/DSP_OUTPUT_INST/P[7]
                         net (fo=1, routed)           0.300     5.483    COUNTER_TC_MACRO_inst/CNTR_OUT_INT[7]
    SLICE_X4Y2           LUT2 (Prop_G5LUT_SLICEM_I0_O)
                                                      0.138     5.621 r  COUNTER_TC_MACRO_inst/FIFO36E2_inst_i_25/O
                         net (fo=2, routed)           0.432     6.053    DDMTD1/FIFOs_Ultrascale_1/data_in[7]
    RAMB36_X1Y0          FIFO36E2                                     r  DDMTD1/FIFOs_Ultrascale_1/FIFO36E2_inst/DIN[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      5.333     5.333 r  
    PS8_X0Y0             PS8                          0.000     5.333 r  my_design/design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     5.473    my_design/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     5.500 r  my_design/design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=3660, routed)        1.781     7.281    DDMTD1/FIFOs_Ultrascale_1/CLK
    RAMB36_X1Y0          FIFO36E2                                     r  DDMTD1/FIFOs_Ultrascale_1/FIFO36E2_inst/WRCLK
                         clock pessimism              0.177     7.458    
                         clock uncertainty           -0.312     7.146    
    RAMB36_X1Y0          FIFO36E2 (Setup_FIFO36E2_FIFO36_WRCLK_DIN[7])
                                                     -0.314     6.832    DDMTD1/FIFOs_Ultrascale_1/FIFO36E2_inst
  -------------------------------------------------------------------
                         required time                          6.832    
                         arrival time                          -6.052    
  -------------------------------------------------------------------
                         slack                                  0.779    

Slack (MET) :             0.786ns  (required time - arrival time)
  Source:                 COUNTER_TC_MACRO_inst/genblk1_0.DSP48E_BL/DSP_OUTPUT_INST/CLK
                            (falling edge-triggered cell DSP_OUTPUT clocked by clk_pl_0  {rise@0.000ns fall@2.667ns period=5.333ns})
  Destination:            DDMTD1/FIFOs_Ultrascale_1/FIFO36E2_inst/DIN[1]
                            (rising edge-triggered cell FIFO36E2 clocked by clk_pl_0  {rise@0.000ns fall@2.667ns period=5.333ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.667ns  (clk_pl_0 rise@5.333ns - clk_pl_0 fall@2.667ns)
  Data Path Delay:        1.133ns  (logic 0.383ns (33.804%)  route 0.750ns (66.196%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.141ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.948ns = ( 7.281 - 5.333 ) 
    Source Clock Delay      (SCD):    2.266ns = ( 4.932 - 2.667 ) 
    Clock Pessimism Removal (CPR):    0.177ns
  Clock Uncertainty:      0.312ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.213ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      2.059ns (routing 0.814ns, distribution 1.245ns)
  Clock Net Delay (Destination): 1.781ns (routing 0.736ns, distribution 1.045ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 fall edge)
                                                      2.667     2.667 f  
    PS8_X0Y0             PS8                          0.000     2.667 f  my_design/design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     2.845    my_design/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     2.874 f  my_design/design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=3660, routed)        2.059     4.932    COUNTER_TC_MACRO_inst/genblk1_0.DSP48E_BL/CLK
    DSP48E2_X0Y0         DSP_OUTPUT                                   r  COUNTER_TC_MACRO_inst/genblk1_0.DSP48E_BL/DSP_OUTPUT_INST/CLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X0Y0         DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_CLK_P[1])
                                                      0.267     5.200 r  COUNTER_TC_MACRO_inst/genblk1_0.DSP48E_BL/DSP_OUTPUT_INST/P[1]
                         net (fo=1, routed)           0.310     5.510    COUNTER_TC_MACRO_inst/CNTR_OUT_INT[1]
    SLICE_X4Y2           LUT2 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.116     5.626 r  COUNTER_TC_MACRO_inst/FIFO36E2_inst_i_31/O
                         net (fo=2, routed)           0.440     6.066    DDMTD1/FIFOs_Ultrascale_1/data_in[1]
    RAMB36_X1Y0          FIFO36E2                                     r  DDMTD1/FIFOs_Ultrascale_1/FIFO36E2_inst/DIN[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      5.333     5.333 r  
    PS8_X0Y0             PS8                          0.000     5.333 r  my_design/design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     5.473    my_design/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     5.500 r  my_design/design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=3660, routed)        1.781     7.281    DDMTD1/FIFOs_Ultrascale_1/CLK
    RAMB36_X1Y0          FIFO36E2                                     r  DDMTD1/FIFOs_Ultrascale_1/FIFO36E2_inst/WRCLK
                         clock pessimism              0.177     7.458    
                         clock uncertainty           -0.312     7.146    
    RAMB36_X1Y0          FIFO36E2 (Setup_FIFO36E2_FIFO36_WRCLK_DIN[1])
                                                     -0.294     6.852    DDMTD1/FIFOs_Ultrascale_1/FIFO36E2_inst
  -------------------------------------------------------------------
                         required time                          6.852    
                         arrival time                          -6.066    
  -------------------------------------------------------------------
                         slack                                  0.786    

Slack (MET) :             0.822ns  (required time - arrival time)
  Source:                 COUNTER_TC_MACRO_inst/genblk1_0.DSP48E_BL/DSP_OUTPUT_INST/CLK
                            (falling edge-triggered cell DSP_OUTPUT clocked by clk_pl_0  {rise@0.000ns fall@2.667ns period=5.333ns})
  Destination:            DDMTD1/FIFOs_Ultrascale_1/FIFO36E2_inst/DIN[23]
                            (rising edge-triggered cell FIFO36E2 clocked by clk_pl_0  {rise@0.000ns fall@2.667ns period=5.333ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.667ns  (clk_pl_0 rise@5.333ns - clk_pl_0 fall@2.667ns)
  Data Path Delay:        1.090ns  (logic 0.394ns (36.147%)  route 0.696ns (63.853%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.141ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.948ns = ( 7.281 - 5.333 ) 
    Source Clock Delay      (SCD):    2.266ns = ( 4.932 - 2.667 ) 
    Clock Pessimism Removal (CPR):    0.177ns
  Clock Uncertainty:      0.312ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.213ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      2.059ns (routing 0.814ns, distribution 1.245ns)
  Clock Net Delay (Destination): 1.781ns (routing 0.736ns, distribution 1.045ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 fall edge)
                                                      2.667     2.667 f  
    PS8_X0Y0             PS8                          0.000     2.667 f  my_design/design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     2.845    my_design/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     2.874 f  my_design/design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=3660, routed)        2.059     4.932    COUNTER_TC_MACRO_inst/genblk1_0.DSP48E_BL/CLK
    DSP48E2_X0Y0         DSP_OUTPUT                                   r  COUNTER_TC_MACRO_inst/genblk1_0.DSP48E_BL/DSP_OUTPUT_INST/CLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X0Y0         DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_CLK_P[23])
                                                      0.268     5.201 r  COUNTER_TC_MACRO_inst/genblk1_0.DSP48E_BL/DSP_OUTPUT_INST/P[23]
                         net (fo=1, routed)           0.269     5.470    COUNTER_TC_MACRO_inst/CNTR_OUT_INT[23]
    SLICE_X4Y2           LUT2 (Prop_B5LUT_SLICEM_I0_O)
                                                      0.126     5.595 r  COUNTER_TC_MACRO_inst/FIFO36E2_inst_i_9/O
                         net (fo=2, routed)           0.427     6.023    DDMTD1/FIFOs_Ultrascale_1/data_in[23]
    RAMB36_X1Y0          FIFO36E2                                     r  DDMTD1/FIFOs_Ultrascale_1/FIFO36E2_inst/DIN[23]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      5.333     5.333 r  
    PS8_X0Y0             PS8                          0.000     5.333 r  my_design/design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     5.473    my_design/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     5.500 r  my_design/design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=3660, routed)        1.781     7.281    DDMTD1/FIFOs_Ultrascale_1/CLK
    RAMB36_X1Y0          FIFO36E2                                     r  DDMTD1/FIFOs_Ultrascale_1/FIFO36E2_inst/WRCLK
                         clock pessimism              0.177     7.458    
                         clock uncertainty           -0.312     7.146    
    RAMB36_X1Y0          FIFO36E2 (Setup_FIFO36E2_FIFO36_WRCLK_DIN[23])
                                                     -0.301     6.845    DDMTD1/FIFOs_Ultrascale_1/FIFO36E2_inst
  -------------------------------------------------------------------
                         required time                          6.845    
                         arrival time                          -6.023    
  -------------------------------------------------------------------
                         slack                                  0.822    

Slack (MET) :             0.829ns  (required time - arrival time)
  Source:                 COUNTER_TC_MACRO_inst/genblk1_0.DSP48E_BL/DSP_OUTPUT_INST/CLK
                            (falling edge-triggered cell DSP_OUTPUT clocked by clk_pl_0  {rise@0.000ns fall@2.667ns period=5.333ns})
  Destination:            DDMTD1/FIFOs_Ultrascale_1/FIFO36E2_inst/DIN[15]
                            (rising edge-triggered cell FIFO36E2 clocked by clk_pl_0  {rise@0.000ns fall@2.667ns period=5.333ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.667ns  (clk_pl_0 rise@5.333ns - clk_pl_0 fall@2.667ns)
  Data Path Delay:        1.088ns  (logic 0.408ns (37.500%)  route 0.680ns (62.500%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.141ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.948ns = ( 7.281 - 5.333 ) 
    Source Clock Delay      (SCD):    2.266ns = ( 4.932 - 2.667 ) 
    Clock Pessimism Removal (CPR):    0.177ns
  Clock Uncertainty:      0.312ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.213ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      2.059ns (routing 0.814ns, distribution 1.245ns)
  Clock Net Delay (Destination): 1.781ns (routing 0.736ns, distribution 1.045ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 fall edge)
                                                      2.667     2.667 f  
    PS8_X0Y0             PS8                          0.000     2.667 f  my_design/design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     2.845    my_design/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     2.874 f  my_design/design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=3660, routed)        2.059     4.932    COUNTER_TC_MACRO_inst/genblk1_0.DSP48E_BL/CLK
    DSP48E2_X0Y0         DSP_OUTPUT                                   r  COUNTER_TC_MACRO_inst/genblk1_0.DSP48E_BL/DSP_OUTPUT_INST/CLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X0Y0         DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_CLK_P[15])
                                                      0.241     5.174 r  COUNTER_TC_MACRO_inst/genblk1_0.DSP48E_BL/DSP_OUTPUT_INST/P[15]
                         net (fo=1, routed)           0.175     5.349    COUNTER_TC_MACRO_inst/CNTR_OUT_INT[15]
    SLICE_X4Y1           LUT2 (Prop_D5LUT_SLICEM_I0_O)
                                                      0.167     5.516 r  COUNTER_TC_MACRO_inst/FIFO36E2_inst_i_17/O
                         net (fo=2, routed)           0.505     6.021    DDMTD1/FIFOs_Ultrascale_1/data_in[15]
    RAMB36_X1Y0          FIFO36E2                                     r  DDMTD1/FIFOs_Ultrascale_1/FIFO36E2_inst/DIN[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      5.333     5.333 r  
    PS8_X0Y0             PS8                          0.000     5.333 r  my_design/design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     5.473    my_design/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     5.500 r  my_design/design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=3660, routed)        1.781     7.281    DDMTD1/FIFOs_Ultrascale_1/CLK
    RAMB36_X1Y0          FIFO36E2                                     r  DDMTD1/FIFOs_Ultrascale_1/FIFO36E2_inst/WRCLK
                         clock pessimism              0.177     7.458    
                         clock uncertainty           -0.312     7.146    
    RAMB36_X1Y0          FIFO36E2 (Setup_FIFO36E2_FIFO36_WRCLK_DIN[15])
                                                     -0.296     6.850    DDMTD1/FIFOs_Ultrascale_1/FIFO36E2_inst
  -------------------------------------------------------------------
                         required time                          6.850    
                         arrival time                          -6.021    
  -------------------------------------------------------------------
                         slack                                  0.829    

Slack (MET) :             0.833ns  (required time - arrival time)
  Source:                 COUNTER_TC_MACRO_inst/genblk1_0.DSP48E_BL/DSP_OUTPUT_INST/CLK
                            (falling edge-triggered cell DSP_OUTPUT clocked by clk_pl_0  {rise@0.000ns fall@2.667ns period=5.333ns})
  Destination:            DDMTD1/FIFOs_Ultrascale_1/FIFO36E2_inst/DIN[29]
                            (rising edge-triggered cell FIFO36E2 clocked by clk_pl_0  {rise@0.000ns fall@2.667ns period=5.333ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.667ns  (clk_pl_0 rise@5.333ns - clk_pl_0 fall@2.667ns)
  Data Path Delay:        1.108ns  (logic 0.334ns (30.144%)  route 0.774ns (69.856%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.141ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.948ns = ( 7.281 - 5.333 ) 
    Source Clock Delay      (SCD):    2.266ns = ( 4.932 - 2.667 ) 
    Clock Pessimism Removal (CPR):    0.177ns
  Clock Uncertainty:      0.312ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.213ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      2.059ns (routing 0.814ns, distribution 1.245ns)
  Clock Net Delay (Destination): 1.781ns (routing 0.736ns, distribution 1.045ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 fall edge)
                                                      2.667     2.667 f  
    PS8_X0Y0             PS8                          0.000     2.667 f  my_design/design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     2.845    my_design/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     2.874 f  my_design/design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=3660, routed)        2.059     4.932    COUNTER_TC_MACRO_inst/genblk1_0.DSP48E_BL/CLK
    DSP48E2_X0Y0         DSP_OUTPUT                                   r  COUNTER_TC_MACRO_inst/genblk1_0.DSP48E_BL/DSP_OUTPUT_INST/CLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X0Y0         DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_CLK_P[29])
                                                      0.252     5.184 r  COUNTER_TC_MACRO_inst/genblk1_0.DSP48E_BL/DSP_OUTPUT_INST/P[29]
                         net (fo=1, routed)           0.280     5.464    COUNTER_TC_MACRO_inst/CNTR_OUT_INT[29]
    SLICE_X4Y3           LUT2 (Prop_D5LUT_SLICEM_I0_O)
                                                      0.082     5.546 r  COUNTER_TC_MACRO_inst/FIFO36E2_inst_i_3/O
                         net (fo=2, routed)           0.494     6.040    DDMTD1/FIFOs_Ultrascale_1/data_in[29]
    RAMB36_X1Y0          FIFO36E2                                     r  DDMTD1/FIFOs_Ultrascale_1/FIFO36E2_inst/DIN[29]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      5.333     5.333 r  
    PS8_X0Y0             PS8                          0.000     5.333 r  my_design/design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     5.473    my_design/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     5.500 r  my_design/design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=3660, routed)        1.781     7.281    DDMTD1/FIFOs_Ultrascale_1/CLK
    RAMB36_X1Y0          FIFO36E2                                     r  DDMTD1/FIFOs_Ultrascale_1/FIFO36E2_inst/WRCLK
                         clock pessimism              0.177     7.458    
                         clock uncertainty           -0.312     7.146    
    RAMB36_X1Y0          FIFO36E2 (Setup_FIFO36E2_FIFO36_WRCLK_DIN[29])
                                                     -0.272     6.874    DDMTD1/FIFOs_Ultrascale_1/FIFO36E2_inst
  -------------------------------------------------------------------
                         required time                          6.874    
                         arrival time                          -6.041    
  -------------------------------------------------------------------
                         slack                                  0.833    

Slack (MET) :             0.836ns  (required time - arrival time)
  Source:                 COUNTER_TC_MACRO_inst/genblk1_0.DSP48E_BL/DSP_OUTPUT_INST/CLK
                            (falling edge-triggered cell DSP_OUTPUT clocked by clk_pl_0  {rise@0.000ns fall@2.667ns period=5.333ns})
  Destination:            DDMTD1/FIFOs_Ultrascale_1/FIFO36E2_inst/DIN[9]
                            (rising edge-triggered cell FIFO36E2 clocked by clk_pl_0  {rise@0.000ns fall@2.667ns period=5.333ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.667ns  (clk_pl_0 rise@5.333ns - clk_pl_0 fall@2.667ns)
  Data Path Delay:        1.106ns  (logic 0.384ns (34.720%)  route 0.722ns (65.280%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.141ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.948ns = ( 7.281 - 5.333 ) 
    Source Clock Delay      (SCD):    2.266ns = ( 4.932 - 2.667 ) 
    Clock Pessimism Removal (CPR):    0.177ns
  Clock Uncertainty:      0.312ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.213ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      2.059ns (routing 0.814ns, distribution 1.245ns)
  Clock Net Delay (Destination): 1.781ns (routing 0.736ns, distribution 1.045ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 fall edge)
                                                      2.667     2.667 f  
    PS8_X0Y0             PS8                          0.000     2.667 f  my_design/design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     2.845    my_design/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     2.874 f  my_design/design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=3660, routed)        2.059     4.932    COUNTER_TC_MACRO_inst/genblk1_0.DSP48E_BL/CLK
    DSP48E2_X0Y0         DSP_OUTPUT                                   r  COUNTER_TC_MACRO_inst/genblk1_0.DSP48E_BL/DSP_OUTPUT_INST/CLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X0Y0         DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_CLK_P[9])
                                                      0.263     5.195 r  COUNTER_TC_MACRO_inst/genblk1_0.DSP48E_BL/DSP_OUTPUT_INST/P[9]
                         net (fo=1, routed)           0.237     5.432    COUNTER_TC_MACRO_inst/CNTR_OUT_INT[9]
    SLICE_X4Y1           LUT2 (Prop_C5LUT_SLICEM_I0_O)
                                                      0.121     5.553 r  COUNTER_TC_MACRO_inst/FIFO36E2_inst_i_23/O
                         net (fo=2, routed)           0.485     6.038    DDMTD1/FIFOs_Ultrascale_1/data_in[9]
    RAMB36_X1Y0          FIFO36E2                                     r  DDMTD1/FIFOs_Ultrascale_1/FIFO36E2_inst/DIN[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      5.333     5.333 r  
    PS8_X0Y0             PS8                          0.000     5.333 r  my_design/design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     5.473    my_design/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     5.500 r  my_design/design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=3660, routed)        1.781     7.281    DDMTD1/FIFOs_Ultrascale_1/CLK
    RAMB36_X1Y0          FIFO36E2                                     r  DDMTD1/FIFOs_Ultrascale_1/FIFO36E2_inst/WRCLK
                         clock pessimism              0.177     7.458    
                         clock uncertainty           -0.312     7.146    
    RAMB36_X1Y0          FIFO36E2 (Setup_FIFO36E2_FIFO36_WRCLK_DIN[9])
                                                     -0.271     6.875    DDMTD1/FIFOs_Ultrascale_1/FIFO36E2_inst
  -------------------------------------------------------------------
                         required time                          6.875    
                         arrival time                          -6.039    
  -------------------------------------------------------------------
                         slack                                  0.836    

Slack (MET) :             0.847ns  (required time - arrival time)
  Source:                 COUNTER_TC_MACRO_inst/genblk1_0.DSP48E_BL/DSP_OUTPUT_INST/CLK
                            (falling edge-triggered cell DSP_OUTPUT clocked by clk_pl_0  {rise@0.000ns fall@2.667ns period=5.333ns})
  Destination:            DDMTD1/FIFOs_Ultrascale_1/FIFO36E2_inst/DIN[27]
                            (rising edge-triggered cell FIFO36E2 clocked by clk_pl_0  {rise@0.000ns fall@2.667ns period=5.333ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.667ns  (clk_pl_0 rise@5.333ns - clk_pl_0 fall@2.667ns)
  Data Path Delay:        1.065ns  (logic 0.356ns (33.427%)  route 0.709ns (66.573%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.141ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.948ns = ( 7.281 - 5.333 ) 
    Source Clock Delay      (SCD):    2.266ns = ( 4.932 - 2.667 ) 
    Clock Pessimism Removal (CPR):    0.177ns
  Clock Uncertainty:      0.312ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.213ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      2.059ns (routing 0.814ns, distribution 1.245ns)
  Clock Net Delay (Destination): 1.781ns (routing 0.736ns, distribution 1.045ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 fall edge)
                                                      2.667     2.667 f  
    PS8_X0Y0             PS8                          0.000     2.667 f  my_design/design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     2.845    my_design/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     2.874 f  my_design/design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=3660, routed)        2.059     4.932    COUNTER_TC_MACRO_inst/genblk1_0.DSP48E_BL/CLK
    DSP48E2_X0Y0         DSP_OUTPUT                                   r  COUNTER_TC_MACRO_inst/genblk1_0.DSP48E_BL/DSP_OUTPUT_INST/CLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X0Y0         DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_CLK_P[27])
                                                      0.272     5.204 r  COUNTER_TC_MACRO_inst/genblk1_0.DSP48E_BL/DSP_OUTPUT_INST/P[27]
                         net (fo=1, routed)           0.217     5.421    COUNTER_TC_MACRO_inst/CNTR_OUT_INT[27]
    SLICE_X4Y2           LUT2 (Prop_C5LUT_SLICEM_I0_O)
                                                      0.084     5.505 r  COUNTER_TC_MACRO_inst/FIFO36E2_inst_i_5/O
                         net (fo=2, routed)           0.492     5.997    DDMTD1/FIFOs_Ultrascale_1/data_in[27]
    RAMB36_X1Y0          FIFO36E2                                     r  DDMTD1/FIFOs_Ultrascale_1/FIFO36E2_inst/DIN[27]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      5.333     5.333 r  
    PS8_X0Y0             PS8                          0.000     5.333 r  my_design/design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     5.473    my_design/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     5.500 r  my_design/design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=3660, routed)        1.781     7.281    DDMTD1/FIFOs_Ultrascale_1/CLK
    RAMB36_X1Y0          FIFO36E2                                     r  DDMTD1/FIFOs_Ultrascale_1/FIFO36E2_inst/WRCLK
                         clock pessimism              0.177     7.458    
                         clock uncertainty           -0.312     7.146    
    RAMB36_X1Y0          FIFO36E2 (Setup_FIFO36E2_FIFO36_WRCLK_DIN[27])
                                                     -0.301     6.845    DDMTD1/FIFOs_Ultrascale_1/FIFO36E2_inst
  -------------------------------------------------------------------
                         required time                          6.845    
                         arrival time                          -5.998    
  -------------------------------------------------------------------
                         slack                                  0.847    

Slack (MET) :             0.867ns  (required time - arrival time)
  Source:                 COUNTER_TC_MACRO_inst/genblk1_0.DSP48E_BL/DSP_OUTPUT_INST/CLK
                            (falling edge-triggered cell DSP_OUTPUT clocked by clk_pl_0  {rise@0.000ns fall@2.667ns period=5.333ns})
  Destination:            DDMTD1/FIFOs_Ultrascale_1/FIFO36E2_inst/DIN[0]
                            (rising edge-triggered cell FIFO36E2 clocked by clk_pl_0  {rise@0.000ns fall@2.667ns period=5.333ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.667ns  (clk_pl_0 rise@5.333ns - clk_pl_0 fall@2.667ns)
  Data Path Delay:        1.038ns  (logic 0.404ns (38.921%)  route 0.634ns (61.079%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.141ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.948ns = ( 7.281 - 5.333 ) 
    Source Clock Delay      (SCD):    2.266ns = ( 4.932 - 2.667 ) 
    Clock Pessimism Removal (CPR):    0.177ns
  Clock Uncertainty:      0.312ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.213ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      2.059ns (routing 0.814ns, distribution 1.245ns)
  Clock Net Delay (Destination): 1.781ns (routing 0.736ns, distribution 1.045ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 fall edge)
                                                      2.667     2.667 f  
    PS8_X0Y0             PS8                          0.000     2.667 f  my_design/design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     2.845    my_design/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     2.874 f  my_design/design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=3660, routed)        2.059     4.932    COUNTER_TC_MACRO_inst/genblk1_0.DSP48E_BL/CLK
    DSP48E2_X0Y0         DSP_OUTPUT                                   r  COUNTER_TC_MACRO_inst/genblk1_0.DSP48E_BL/DSP_OUTPUT_INST/CLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X0Y0         DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_CLK_P[0])
                                                      0.268     5.201 r  COUNTER_TC_MACRO_inst/genblk1_0.DSP48E_BL/DSP_OUTPUT_INST/P[0]
                         net (fo=1, routed)           0.175     5.376    COUNTER_TC_MACRO_inst/CNTR_OUT_INT[0]
    SLICE_X4Y0           LUT2 (Prop_D5LUT_SLICEM_I0_O)
                                                      0.136     5.512 r  COUNTER_TC_MACRO_inst/FIFO36E2_inst_i_32/O
                         net (fo=2, routed)           0.459     5.971    DDMTD1/FIFOs_Ultrascale_1/data_in[0]
    RAMB36_X1Y0          FIFO36E2                                     r  DDMTD1/FIFOs_Ultrascale_1/FIFO36E2_inst/DIN[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      5.333     5.333 r  
    PS8_X0Y0             PS8                          0.000     5.333 r  my_design/design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     5.473    my_design/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     5.500 r  my_design/design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=3660, routed)        1.781     7.281    DDMTD1/FIFOs_Ultrascale_1/CLK
    RAMB36_X1Y0          FIFO36E2                                     r  DDMTD1/FIFOs_Ultrascale_1/FIFO36E2_inst/WRCLK
                         clock pessimism              0.177     7.458    
                         clock uncertainty           -0.312     7.146    
    RAMB36_X1Y0          FIFO36E2 (Setup_FIFO36E2_FIFO36_WRCLK_DIN[0])
                                                     -0.308     6.838    DDMTD1/FIFOs_Ultrascale_1/FIFO36E2_inst
  -------------------------------------------------------------------
                         required time                          6.838    
                         arrival time                          -5.970    
  -------------------------------------------------------------------
                         slack                                  0.867    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.015ns  (arrival time - required time)
  Source:                 my_design/design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum_reg[bytes][8][userdata][7]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@2.667ns period=5.333ns})
  Destination:            my_design/design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_84_97/RAMG/I
                            (rising edge-triggered cell RAMD32 clocked by clk_pl_0  {rise@0.000ns fall@2.667ns period=5.333ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.189ns  (logic 0.070ns (37.037%)  route 0.119ns (62.963%))
  Logic Levels:           0  
  Clock Path Skew:        0.092ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.272ns
    Source Clock Delay      (SCD):    1.931ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Net Delay (Source):      1.764ns (routing 0.736ns, distribution 1.028ns)
  Clock Net Delay (Destination): 2.065ns (routing 0.814ns, distribution 1.251ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  my_design/design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    my_design/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  my_design/design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=3660, routed)        1.764     1.931    my_design/design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/s_sc_aclk
    SLICE_X2Y25          FDRE                                         r  my_design/design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum_reg[bytes][8][userdata][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y25          FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.070     2.001 r  my_design/design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum_reg[bytes][8][userdata][7]/Q
                         net (fo=1, routed)           0.119     2.120    my_design/design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_84_97/DIG0
    SLICE_X1Y25          RAMD32                                       r  my_design/design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_84_97/RAMG/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  my_design/design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    my_design/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  my_design/design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=3660, routed)        2.065     2.272    my_design/design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_84_97/WCLK
    SLICE_X1Y25          RAMD32                                       r  my_design/design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_84_97/RAMG/CLK
                         clock pessimism             -0.249     2.023    
    SLICE_X1Y25          RAMD32 (Hold_G5LUT_SLICEM_CLK_I)
                                                      0.082     2.105    my_design/design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_84_97/RAMG
  -------------------------------------------------------------------
                         required time                         -2.105    
                         arrival time                           2.120    
  -------------------------------------------------------------------
                         slack                                  0.015    

Slack (MET) :             0.016ns  (arrival time - required time)
  Source:                 my_design/design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum_reg[bytes][12][userdata][4]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@2.667ns period=5.333ns})
  Destination:            my_design/design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_126_139/RAMB_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk_pl_0  {rise@0.000ns fall@2.667ns period=5.333ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.172ns  (logic 0.069ns (40.116%)  route 0.103ns (59.884%))
  Logic Levels:           0  
  Clock Path Skew:        0.092ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.268ns
    Source Clock Delay      (SCD):    1.926ns
    Clock Pessimism Removal (CPR):    0.250ns
  Clock Net Delay (Source):      1.759ns (routing 0.736ns, distribution 1.023ns)
  Clock Net Delay (Destination): 2.061ns (routing 0.814ns, distribution 1.247ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  my_design/design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    my_design/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  my_design/design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=3660, routed)        1.759     1.926    my_design/design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/s_sc_aclk
    SLICE_X2Y28          FDRE                                         r  my_design/design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum_reg[bytes][12][userdata][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y28          FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.069     1.995 r  my_design/design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum_reg[bytes][12][userdata][4]/Q
                         net (fo=1, routed)           0.103     2.098    my_design/design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_126_139/DIB1
    SLICE_X1Y28          RAMD32                                       r  my_design/design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_126_139/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  my_design/design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    my_design/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  my_design/design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=3660, routed)        2.061     2.268    my_design/design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_126_139/WCLK
    SLICE_X1Y28          RAMD32                                       r  my_design/design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_126_139/RAMB_D1/CLK
                         clock pessimism             -0.250     2.018    
    SLICE_X1Y28          RAMD32 (Hold_B6LUT_SLICEM_CLK_I)
                                                      0.064     2.082    my_design/design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_126_139/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -2.082    
                         arrival time                           2.098    
  -------------------------------------------------------------------
                         slack                                  0.016    

Slack (MET) :             0.019ns  (arrival time - required time)
  Source:                 my_design/design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_READ.axi2ip_rdaddr_i_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@2.667ns period=5.333ns})
  Destination:            my_design/design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_READ.axi2ip_rdaddr_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@2.667ns period=5.333ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.072ns  (logic 0.039ns (54.167%)  route 0.033ns (45.833%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.297ns
    Source Clock Delay      (SCD):    1.141ns
    Clock Pessimism Removal (CPR):    0.150ns
  Clock Net Delay (Source):      1.030ns (routing 0.411ns, distribution 0.619ns)
  Clock Net Delay (Destination): 1.159ns (routing 0.457ns, distribution 0.702ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  my_design/design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    my_design/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  my_design/design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=3660, routed)        1.030     1.141    my_design/design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/s_axi_lite_aclk
    SLICE_X8Y126         FDRE                                         r  my_design/design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_READ.axi2ip_rdaddr_i_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y126         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     1.180 r  my_design/design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_READ.axi2ip_rdaddr_i_reg[7]/Q
                         net (fo=1, routed)           0.033     1.213    my_design/design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_i[7]
    SLICE_X8Y126         FDRE                                         r  my_design/design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_READ.axi2ip_rdaddr_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  my_design/design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    my_design/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  my_design/design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=3660, routed)        1.159     1.297    my_design/design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/s_axi_lite_aclk
    SLICE_X8Y126         FDRE                                         r  my_design/design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_READ.axi2ip_rdaddr_reg[7]/C
                         clock pessimism             -0.150     1.147    
    SLICE_X8Y126         FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.047     1.194    my_design/design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_READ.axi2ip_rdaddr_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.194    
                         arrival time                           1.213    
  -------------------------------------------------------------------
                         slack                                  0.019    

Slack (MET) :             0.019ns  (arrival time - required time)
  Source:                 my_design/design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@2.667ns period=5.333ns})
  Destination:            my_design/design_1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[33]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@2.667ns period=5.333ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.294ns  (logic 0.099ns (33.673%)  route 0.195ns (66.327%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.220ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.241ns
    Source Clock Delay      (SCD):    1.903ns
    Clock Pessimism Removal (CPR):    0.118ns
  Clock Net Delay (Source):      1.736ns (routing 0.736ns, distribution 1.000ns)
  Clock Net Delay (Destination): 2.034ns (routing 0.814ns, distribution 1.220ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  my_design/design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    my_design/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  my_design/design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=3660, routed)        1.736     1.903    my_design/design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X6Y118         FDRE                                         r  my_design/design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y118         FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.072     1.975 r  my_design/design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[30]/Q
                         net (fo=1, routed)           0.157     2.132    my_design/design_1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_axi_rdata[62]
    SLICE_X4Y120         LUT6 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.027     2.159 r  my_design/design_1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[33]_i_1/O
                         net (fo=2, routed)           0.038     2.197    my_design/design_1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[33]
    SLICE_X4Y120         FDRE                                         r  my_design/design_1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[33]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  my_design/design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    my_design/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  my_design/design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=3660, routed)        2.034     2.241    my_design/design_1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X4Y120         FDRE                                         r  my_design/design_1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[33]/C
                         clock pessimism             -0.118     2.123    
    SLICE_X4Y120         FDRE (Hold_FFF2_SLICEM_C_D)
                                                      0.055     2.178    my_design/design_1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[33]
  -------------------------------------------------------------------
                         required time                         -2.178    
                         arrival time                           2.197    
  -------------------------------------------------------------------
                         slack                                  0.019    

Slack (MET) :             0.019ns  (arrival time - required time)
  Source:                 my_design/design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@2.667ns period=5.333ns})
  Destination:            my_design/design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_56_69/RAMA/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_pl_0  {rise@0.000ns fall@2.667ns period=5.333ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.072ns (27.068%)  route 0.194ns (72.932%))
  Logic Levels:           0  
  Clock Path Skew:        0.154ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.250ns
    Source Clock Delay      (SCD):    1.922ns
    Clock Pessimism Removal (CPR):    0.174ns
  Clock Net Delay (Source):      1.755ns (routing 0.736ns, distribution 1.019ns)
  Clock Net Delay (Destination): 2.043ns (routing 0.814ns, distribution 1.229ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  my_design/design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    my_design/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  my_design/design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=3660, routed)        1.755     1.922    my_design/design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/s_sc_aclk
    SLICE_X3Y19          FDRE                                         r  my_design/design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y19          FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.072     1.994 r  my_design/design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[1]/Q
                         net (fo=183, routed)         0.194     2.188    my_design/design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_56_69/ADDRH1
    SLICE_X4Y24          RAMD32                                       r  my_design/design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_56_69/RAMA/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  my_design/design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    my_design/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  my_design/design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=3660, routed)        2.043     2.250    my_design/design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_56_69/WCLK
    SLICE_X4Y24          RAMD32                                       r  my_design/design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_56_69/RAMA/CLK
                         clock pessimism             -0.174     2.076    
    SLICE_X4Y24          RAMD32 (Hold_A5LUT_SLICEM_CLK_WADR1)
                                                      0.093     2.169    my_design/design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_56_69/RAMA
  -------------------------------------------------------------------
                         required time                         -2.169    
                         arrival time                           2.188    
  -------------------------------------------------------------------
                         slack                                  0.019    

Slack (MET) :             0.019ns  (arrival time - required time)
  Source:                 my_design/design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@2.667ns period=5.333ns})
  Destination:            my_design/design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_56_69/RAMA_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_pl_0  {rise@0.000ns fall@2.667ns period=5.333ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.072ns (27.068%)  route 0.194ns (72.932%))
  Logic Levels:           0  
  Clock Path Skew:        0.154ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.250ns
    Source Clock Delay      (SCD):    1.922ns
    Clock Pessimism Removal (CPR):    0.174ns
  Clock Net Delay (Source):      1.755ns (routing 0.736ns, distribution 1.019ns)
  Clock Net Delay (Destination): 2.043ns (routing 0.814ns, distribution 1.229ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  my_design/design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    my_design/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  my_design/design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=3660, routed)        1.755     1.922    my_design/design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/s_sc_aclk
    SLICE_X3Y19          FDRE                                         r  my_design/design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y19          FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.072     1.994 r  my_design/design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[1]/Q
                         net (fo=183, routed)         0.194     2.188    my_design/design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_56_69/ADDRH1
    SLICE_X4Y24          RAMD32                                       r  my_design/design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_56_69/RAMA_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  my_design/design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    my_design/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  my_design/design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=3660, routed)        2.043     2.250    my_design/design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_56_69/WCLK
    SLICE_X4Y24          RAMD32                                       r  my_design/design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_56_69/RAMA_D1/CLK
                         clock pessimism             -0.174     2.076    
    SLICE_X4Y24          RAMD32 (Hold_A6LUT_SLICEM_CLK_WADR1)
                                                      0.093     2.169    my_design/design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_56_69/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -2.169    
                         arrival time                           2.188    
  -------------------------------------------------------------------
                         slack                                  0.019    

Slack (MET) :             0.019ns  (arrival time - required time)
  Source:                 my_design/design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@2.667ns period=5.333ns})
  Destination:            my_design/design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_56_69/RAMB/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_pl_0  {rise@0.000ns fall@2.667ns period=5.333ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.072ns (27.068%)  route 0.194ns (72.932%))
  Logic Levels:           0  
  Clock Path Skew:        0.154ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.250ns
    Source Clock Delay      (SCD):    1.922ns
    Clock Pessimism Removal (CPR):    0.174ns
  Clock Net Delay (Source):      1.755ns (routing 0.736ns, distribution 1.019ns)
  Clock Net Delay (Destination): 2.043ns (routing 0.814ns, distribution 1.229ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  my_design/design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    my_design/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  my_design/design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=3660, routed)        1.755     1.922    my_design/design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/s_sc_aclk
    SLICE_X3Y19          FDRE                                         r  my_design/design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y19          FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.072     1.994 r  my_design/design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[1]/Q
                         net (fo=183, routed)         0.194     2.188    my_design/design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_56_69/ADDRH1
    SLICE_X4Y24          RAMD32                                       r  my_design/design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_56_69/RAMB/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  my_design/design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    my_design/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  my_design/design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=3660, routed)        2.043     2.250    my_design/design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_56_69/WCLK
    SLICE_X4Y24          RAMD32                                       r  my_design/design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_56_69/RAMB/CLK
                         clock pessimism             -0.174     2.076    
    SLICE_X4Y24          RAMD32 (Hold_B5LUT_SLICEM_CLK_WADR1)
                                                      0.093     2.169    my_design/design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_56_69/RAMB
  -------------------------------------------------------------------
                         required time                         -2.169    
                         arrival time                           2.188    
  -------------------------------------------------------------------
                         slack                                  0.019    

Slack (MET) :             0.019ns  (arrival time - required time)
  Source:                 my_design/design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@2.667ns period=5.333ns})
  Destination:            my_design/design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_56_69/RAMB_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_pl_0  {rise@0.000ns fall@2.667ns period=5.333ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.072ns (27.068%)  route 0.194ns (72.932%))
  Logic Levels:           0  
  Clock Path Skew:        0.154ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.250ns
    Source Clock Delay      (SCD):    1.922ns
    Clock Pessimism Removal (CPR):    0.174ns
  Clock Net Delay (Source):      1.755ns (routing 0.736ns, distribution 1.019ns)
  Clock Net Delay (Destination): 2.043ns (routing 0.814ns, distribution 1.229ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  my_design/design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    my_design/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  my_design/design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=3660, routed)        1.755     1.922    my_design/design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/s_sc_aclk
    SLICE_X3Y19          FDRE                                         r  my_design/design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y19          FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.072     1.994 r  my_design/design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[1]/Q
                         net (fo=183, routed)         0.194     2.188    my_design/design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_56_69/ADDRH1
    SLICE_X4Y24          RAMD32                                       r  my_design/design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_56_69/RAMB_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  my_design/design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    my_design/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  my_design/design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=3660, routed)        2.043     2.250    my_design/design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_56_69/WCLK
    SLICE_X4Y24          RAMD32                                       r  my_design/design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_56_69/RAMB_D1/CLK
                         clock pessimism             -0.174     2.076    
    SLICE_X4Y24          RAMD32 (Hold_B6LUT_SLICEM_CLK_WADR1)
                                                      0.093     2.169    my_design/design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_56_69/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -2.169    
                         arrival time                           2.188    
  -------------------------------------------------------------------
                         slack                                  0.019    

Slack (MET) :             0.019ns  (arrival time - required time)
  Source:                 my_design/design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@2.667ns period=5.333ns})
  Destination:            my_design/design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_56_69/RAMC/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_pl_0  {rise@0.000ns fall@2.667ns period=5.333ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.072ns (27.068%)  route 0.194ns (72.932%))
  Logic Levels:           0  
  Clock Path Skew:        0.154ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.250ns
    Source Clock Delay      (SCD):    1.922ns
    Clock Pessimism Removal (CPR):    0.174ns
  Clock Net Delay (Source):      1.755ns (routing 0.736ns, distribution 1.019ns)
  Clock Net Delay (Destination): 2.043ns (routing 0.814ns, distribution 1.229ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  my_design/design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    my_design/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  my_design/design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=3660, routed)        1.755     1.922    my_design/design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/s_sc_aclk
    SLICE_X3Y19          FDRE                                         r  my_design/design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y19          FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.072     1.994 r  my_design/design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[1]/Q
                         net (fo=183, routed)         0.194     2.188    my_design/design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_56_69/ADDRH1
    SLICE_X4Y24          RAMD32                                       r  my_design/design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_56_69/RAMC/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  my_design/design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    my_design/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  my_design/design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=3660, routed)        2.043     2.250    my_design/design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_56_69/WCLK
    SLICE_X4Y24          RAMD32                                       r  my_design/design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_56_69/RAMC/CLK
                         clock pessimism             -0.174     2.076    
    SLICE_X4Y24          RAMD32 (Hold_C5LUT_SLICEM_CLK_WADR1)
                                                      0.093     2.169    my_design/design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_56_69/RAMC
  -------------------------------------------------------------------
                         required time                         -2.169    
                         arrival time                           2.188    
  -------------------------------------------------------------------
                         slack                                  0.019    

Slack (MET) :             0.019ns  (arrival time - required time)
  Source:                 my_design/design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@2.667ns period=5.333ns})
  Destination:            my_design/design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_56_69/RAMC_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_pl_0  {rise@0.000ns fall@2.667ns period=5.333ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.072ns (27.068%)  route 0.194ns (72.932%))
  Logic Levels:           0  
  Clock Path Skew:        0.154ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.250ns
    Source Clock Delay      (SCD):    1.922ns
    Clock Pessimism Removal (CPR):    0.174ns
  Clock Net Delay (Source):      1.755ns (routing 0.736ns, distribution 1.019ns)
  Clock Net Delay (Destination): 2.043ns (routing 0.814ns, distribution 1.229ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  my_design/design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    my_design/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  my_design/design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=3660, routed)        1.755     1.922    my_design/design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/s_sc_aclk
    SLICE_X3Y19          FDRE                                         r  my_design/design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y19          FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.072     1.994 r  my_design/design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[1]/Q
                         net (fo=183, routed)         0.194     2.188    my_design/design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_56_69/ADDRH1
    SLICE_X4Y24          RAMD32                                       r  my_design/design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_56_69/RAMC_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  my_design/design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    my_design/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  my_design/design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=3660, routed)        2.043     2.250    my_design/design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_56_69/WCLK
    SLICE_X4Y24          RAMD32                                       r  my_design/design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_56_69/RAMC_D1/CLK
                         clock pessimism             -0.174     2.076    
    SLICE_X4Y24          RAMD32 (Hold_C6LUT_SLICEM_CLK_WADR1)
                                                      0.093     2.169    my_design/design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_56_69/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -2.169    
                         arrival time                           2.188    
  -------------------------------------------------------------------
                         slack                                  0.019    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_pl_0
Waveform(ns):       { 0.000 2.667 }
Period(ns):         5.333
Sources:            { my_design/design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0] }

Check Type        Corner  Lib Pin          Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location     Pin
Min Period        n/a     PS8/MAXIGP2ACLK  n/a            3.000         5.333       2.333      PS8_X0Y0     my_design/design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP2ACLK
Min Period        n/a     PS8/SAXIGP2RCLK  n/a            3.000         5.333       2.333      PS8_X0Y0     my_design/design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP2RCLK
Min Period        n/a     PS8/SAXIGP2WCLK  n/a            3.000         5.333       2.333      PS8_X0Y0     my_design/design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP2WCLK
Min Period        n/a     FIFO36E2/RDCLK   n/a            1.550         5.333       3.783      RAMB36_X1Y6  DDMTD1/FIFOs_Ultrascale_1/fifo_inst[6].i_FIFO36E2_inst/RDCLK
Min Period        n/a     FIFO36E2/WRCLK   n/a            1.550         5.333       3.783      RAMB36_X1Y6  DDMTD1/FIFOs_Ultrascale_1/fifo_inst[6].i_FIFO36E2_inst/WRCLK
Min Period        n/a     FIFO36E2/RDCLK   n/a            1.550         5.333       3.783      RAMB36_X0Y8  DDMTD2/FIFOs_Ultrascale_1/fifo_inst[8].i_FIFO36E2_inst/RDCLK
Min Period        n/a     FIFO36E2/WRCLK   n/a            1.550         5.333       3.783      RAMB36_X0Y8  DDMTD2/FIFOs_Ultrascale_1/fifo_inst[8].i_FIFO36E2_inst/WRCLK
Min Period        n/a     FIFO36E2/RDCLK   n/a            1.550         5.333       3.783      RAMB36_X1Y0  DDMTD1/FIFOs_Ultrascale_1/FIFO36E2_inst/RDCLK
Min Period        n/a     FIFO36E2/WRCLK   n/a            1.550         5.333       3.783      RAMB36_X1Y0  DDMTD1/FIFOs_Ultrascale_1/FIFO36E2_inst/WRCLK
Min Period        n/a     FIFO36E2/RDCLK   n/a            1.550         5.333       3.783      RAMB36_X0Y1  DDMTD2/FIFOs_Ultrascale_1/fifo_inst[1].i_FIFO36E2_inst/RDCLK
Low Pulse Width   Fast    PS8/SAXIGP2RCLK  n/a            1.500         2.666       1.166      PS8_X0Y0     my_design/design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP2RCLK
Low Pulse Width   Fast    PS8/SAXIGP2WCLK  n/a            1.500         2.666       1.166      PS8_X0Y0     my_design/design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP2WCLK
Low Pulse Width   Slow    PS8/MAXIGP2ACLK  n/a            1.500         2.667       1.166      PS8_X0Y0     my_design/design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP2ACLK
Low Pulse Width   Fast    PS8/MAXIGP2ACLK  n/a            1.500         2.667       1.167      PS8_X0Y0     my_design/design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP2ACLK
Low Pulse Width   Slow    PS8/SAXIGP2RCLK  n/a            1.500         2.667       1.167      PS8_X0Y0     my_design/design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP2RCLK
Low Pulse Width   Slow    PS8/SAXIGP2WCLK  n/a            1.500         2.667       1.167      PS8_X0Y0     my_design/design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP2WCLK
Low Pulse Width   Fast    SRL16E/CLK       n/a            0.573         2.666       2.093      SLICE_X4Y34  my_design/design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][47]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK       n/a            0.573         2.666       2.093      SLICE_X4Y34  my_design/design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][48]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK       n/a            0.573         2.666       2.093      SLICE_X4Y34  my_design/design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][49]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK       n/a            0.573         2.666       2.093      SLICE_X4Y34  my_design/design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][50]_srl4/CLK
High Pulse Width  Slow    PS8/MAXIGP2ACLK  n/a            1.500         2.667       1.167      PS8_X0Y0     my_design/design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP2ACLK
High Pulse Width  Fast    PS8/MAXIGP2ACLK  n/a            1.500         2.667       1.167      PS8_X0Y0     my_design/design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP2ACLK
High Pulse Width  Slow    PS8/SAXIGP2RCLK  n/a            1.500         2.667       1.167      PS8_X0Y0     my_design/design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP2RCLK
High Pulse Width  Fast    PS8/SAXIGP2RCLK  n/a            1.500         2.667       1.167      PS8_X0Y0     my_design/design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP2RCLK
High Pulse Width  Slow    PS8/SAXIGP2WCLK  n/a            1.500         2.667       1.167      PS8_X0Y0     my_design/design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP2WCLK
High Pulse Width  Fast    PS8/SAXIGP2WCLK  n/a            1.500         2.667       1.167      PS8_X0Y0     my_design/design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP2WCLK
High Pulse Width  Slow    RAMD32/CLK       n/a            0.573         2.667       2.094      SLICE_X4Y40  my_design/design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_12/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK       n/a            0.573         2.667       2.094      SLICE_X4Y40  my_design/design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_12/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK       n/a            0.573         2.667       2.094      SLICE_X4Y40  my_design/design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_12/RAMC_D1/CLK
High Pulse Width  Slow    RAMD32/CLK       n/a            0.573         2.667       2.094      SLICE_X4Y40  my_design/design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_12/RAMD/CLK



