//[File]            : ip1_bn0_wf_agg_top.h
//[Revision time]   : Mon Dec 13 14:23:27 2021
//[Description]     : This file is auto generated by CODA
//[Copyright]       : Copyright (C) 2021 Mediatek Incorportion. All rights reserved.

#ifndef __IP1_BN0_WF_AGG_TOP_REGS_H__
#define __IP1_BN0_WF_AGG_TOP_REGS_H__

#include "hal_common.h"

#ifdef __cplusplus
extern "C" {
#endif



#define IP1_BN0_WF_AGG_TOP_BASE                                0x830e2000

#define IP1_BN0_WF_AGG_TOP_SCR_ADDR                            (IP1_BN0_WF_AGG_TOP_BASE + 0x0) // 2000
#define IP1_BN0_WF_AGG_TOP_SCR0_ADDR                           (IP1_BN0_WF_AGG_TOP_BASE + 0x4) // 2004
#define IP1_BN0_WF_AGG_TOP_SCR1_ADDR                           (IP1_BN0_WF_AGG_TOP_BASE + 0x8) // 2008
#define IP1_BN0_WF_AGG_TOP_BCR_ADDR                            (IP1_BN0_WF_AGG_TOP_BASE + 0xc) // 200C
#define IP1_BN0_WF_AGG_TOP_BWCR_ADDR                           (IP1_BN0_WF_AGG_TOP_BASE + 0x10) // 2010
#define IP1_BN0_WF_AGG_TOP_ARCR0_ADDR                          (IP1_BN0_WF_AGG_TOP_BASE + 0x14) // 2014
#define IP1_BN0_WF_AGG_TOP_ARUCR_ADDR                          (IP1_BN0_WF_AGG_TOP_BASE + 0x18) // 2018
#define IP1_BN0_WF_AGG_TOP_ARDCR_ADDR                          (IP1_BN0_WF_AGG_TOP_BASE + 0x1c) // 201C
#define IP1_BN0_WF_AGG_TOP_AALCR0_ADDR                         (IP1_BN0_WF_AGG_TOP_BASE + 0x20) // 2020
#define IP1_BN0_WF_AGG_TOP_AALCR1_ADDR                         (IP1_BN0_WF_AGG_TOP_BASE + 0x24) // 2024
#define IP1_BN0_WF_AGG_TOP_PCR0_ADDR                           (IP1_BN0_WF_AGG_TOP_BASE + 0x28) // 2028
#define IP1_BN0_WF_AGG_TOP_PCR1_ADDR                           (IP1_BN0_WF_AGG_TOP_BASE + 0x2c) // 202C
#define IP1_BN0_WF_AGG_TOP_TTCR0_ADDR                          (IP1_BN0_WF_AGG_TOP_BASE + 0x30) // 2030
#define IP1_BN0_WF_AGG_TOP_TTCR1_ADDR                          (IP1_BN0_WF_AGG_TOP_BASE + 0x34) // 2034
#define IP1_BN0_WF_AGG_TOP_ACR1_ADDR                           (IP1_BN0_WF_AGG_TOP_BASE + 0x38) // 2038
#define IP1_BN0_WF_AGG_TOP_ACR4_ADDR                           (IP1_BN0_WF_AGG_TOP_BASE + 0x3c) // 203C
#define IP1_BN0_WF_AGG_TOP_ACR5_ADDR                           (IP1_BN0_WF_AGG_TOP_BASE + 0x40) // 2040
#define IP1_BN0_WF_AGG_TOP_ACR6_ADDR                           (IP1_BN0_WF_AGG_TOP_BASE + 0x44) // 2044
#define IP1_BN0_WF_AGG_TOP_ACR8_ADDR                           (IP1_BN0_WF_AGG_TOP_BASE + 0x4c) // 204C
#define IP1_BN0_WF_AGG_TOP_MRCR_ADDR                           (IP1_BN0_WF_AGG_TOP_BASE + 0x50) // 2050
#define IP1_BN0_WF_AGG_TOP_MMPDR_ADDR                          (IP1_BN0_WF_AGG_TOP_BASE + 0x54) // 2054
#define IP1_BN0_WF_AGG_TOP_GFPDR_ADDR                          (IP1_BN0_WF_AGG_TOP_BASE + 0x58) // 2058
#define IP1_BN0_WF_AGG_TOP_VHTPDR_ADDR                         (IP1_BN0_WF_AGG_TOP_BASE + 0x5c) // 205C
#define IP1_BN0_WF_AGG_TOP_HEPDR_ADDR                          (IP1_BN0_WF_AGG_TOP_BASE + 0x60) // 2060
#define IP1_BN0_WF_AGG_TOP_CTCR_ADDR                           (IP1_BN0_WF_AGG_TOP_BASE + 0x64) // 2064
#define IP1_BN0_WF_AGG_TOP_ATCR3_ADDR                          (IP1_BN0_WF_AGG_TOP_BASE + 0x68) // 2068
#define IP1_BN0_WF_AGG_TOP_SRCR_ADDR                           (IP1_BN0_WF_AGG_TOP_BASE + 0x6c) // 206C
#define IP1_BN0_WF_AGG_TOP_VBCR_ADDR                           (IP1_BN0_WF_AGG_TOP_BASE + 0x70) // 2070
#define IP1_BN0_WF_AGG_TOP_TCR_ADDR                            (IP1_BN0_WF_AGG_TOP_BASE + 0x74) // 2074
#define IP1_BN0_WF_AGG_TOP_SRHS_ADDR                           (IP1_BN0_WF_AGG_TOP_BASE + 0x78) // 2078
#define IP1_BN0_WF_AGG_TOP_DBRCR0_ADDR                         (IP1_BN0_WF_AGG_TOP_BASE + 0x7c) // 207C
#define IP1_BN0_WF_AGG_TOP_DBRCR1_ADDR                         (IP1_BN0_WF_AGG_TOP_BASE + 0x80) // 2080
#define IP1_BN0_WF_AGG_TOP_CTETCR_ADDR                         (IP1_BN0_WF_AGG_TOP_BASE + 0x84) // 2084
#define IP1_BN0_WF_AGG_TOP_WPDR_ADDR                           (IP1_BN0_WF_AGG_TOP_BASE + 0x88) // 2088
#define IP1_BN0_WF_AGG_TOP_PLRPDR_ADDR                         (IP1_BN0_WF_AGG_TOP_BASE + 0x8c) // 208C
#define IP1_BN0_WF_AGG_TOP_CECR_ADDR                           (IP1_BN0_WF_AGG_TOP_BASE + 0x90) // 2090
#define IP1_BN0_WF_AGG_TOP_OMRCR0_ADDR                         (IP1_BN0_WF_AGG_TOP_BASE + 0x94) // 2094
#define IP1_BN0_WF_AGG_TOP_OMRCR1_ADDR                         (IP1_BN0_WF_AGG_TOP_BASE + 0x98) // 2098
#define IP1_BN0_WF_AGG_TOP_OMRCR2_ADDR                         (IP1_BN0_WF_AGG_TOP_BASE + 0x9c) // 209C
#define IP1_BN0_WF_AGG_TOP_OMRCR3_ADDR                         (IP1_BN0_WF_AGG_TOP_BASE + 0xa0) // 20A0
#define IP1_BN0_WF_AGG_TOP_TMCR_ADDR                           (IP1_BN0_WF_AGG_TOP_BASE + 0xa4) // 20A4
#define IP1_BN0_WF_AGG_TOP_TWTCR_ADDR                          (IP1_BN0_WF_AGG_TOP_BASE + 0xa8) // 20A8
#define IP1_BN0_WF_AGG_TOP_TWTSTACR_ADDR                       (IP1_BN0_WF_AGG_TOP_BASE + 0xac) // 20AC
#define IP1_BN0_WF_AGG_TOP_TWTE0TB_ADDR                        (IP1_BN0_WF_AGG_TOP_BASE + 0xb0) // 20B0
#define IP1_BN0_WF_AGG_TOP_TWTE1TB_ADDR                        (IP1_BN0_WF_AGG_TOP_BASE + 0xb4) // 20B4
#define IP1_BN0_WF_AGG_TOP_TWTE2TB_ADDR                        (IP1_BN0_WF_AGG_TOP_BASE + 0xb8) // 20B8
#define IP1_BN0_WF_AGG_TOP_TWTE3TB_ADDR                        (IP1_BN0_WF_AGG_TOP_BASE + 0xbc) // 20BC
#define IP1_BN0_WF_AGG_TOP_TWTE4TB_ADDR                        (IP1_BN0_WF_AGG_TOP_BASE + 0xc0) // 20C0
#define IP1_BN0_WF_AGG_TOP_TWTE5TB_ADDR                        (IP1_BN0_WF_AGG_TOP_BASE + 0xc4) // 20C4
#define IP1_BN0_WF_AGG_TOP_TWTE6TB_ADDR                        (IP1_BN0_WF_AGG_TOP_BASE + 0xc8) // 20C8
#define IP1_BN0_WF_AGG_TOP_TWTE7TB_ADDR                        (IP1_BN0_WF_AGG_TOP_BASE + 0xcc) // 20CC
#define IP1_BN0_WF_AGG_TOP_TWTE8TB_ADDR                        (IP1_BN0_WF_AGG_TOP_BASE + 0xd0) // 20D0
#define IP1_BN0_WF_AGG_TOP_TWTE9TB_ADDR                        (IP1_BN0_WF_AGG_TOP_BASE + 0xd4) // 20D4
#define IP1_BN0_WF_AGG_TOP_TWTEATB_ADDR                        (IP1_BN0_WF_AGG_TOP_BASE + 0xd8) // 20D8
#define IP1_BN0_WF_AGG_TOP_TWTEBTB_ADDR                        (IP1_BN0_WF_AGG_TOP_BASE + 0xdc) // 20DC
#define IP1_BN0_WF_AGG_TOP_TWTECTB_ADDR                        (IP1_BN0_WF_AGG_TOP_BASE + 0xe0) // 20E0
#define IP1_BN0_WF_AGG_TOP_TWTEDTB_ADDR                        (IP1_BN0_WF_AGG_TOP_BASE + 0xe4) // 20E4
#define IP1_BN0_WF_AGG_TOP_TWTEETB_ADDR                        (IP1_BN0_WF_AGG_TOP_BASE + 0xe8) // 20E8
#define IP1_BN0_WF_AGG_TOP_TWTEFTB_ADDR                        (IP1_BN0_WF_AGG_TOP_BASE + 0xec) // 20EC
#define IP1_BN0_WF_AGG_TOP_B0SPPSCR_ADDR                       (IP1_BN0_WF_AGG_TOP_BASE + 0xf0) // 20F0
#define IP1_BN0_WF_AGG_TOP_B0SPPCR_ADDR                        (IP1_BN0_WF_AGG_TOP_BASE + 0xf4) // 20F4
#define IP1_BN0_WF_AGG_TOP_B0ACR_ADDR                          (IP1_BN0_WF_AGG_TOP_BASE + 0xf8) // 20F8
#define IP1_BN0_WF_AGG_TOP_ATCR0_ADDR                          (IP1_BN0_WF_AGG_TOP_BASE + 0xfc) // 20FC
#define IP1_BN0_WF_AGG_TOP_ATCR1_ADDR                          (IP1_BN0_WF_AGG_TOP_BASE + 0x100) // 2100
#define IP1_BN0_WF_AGG_TOP_B1SPPSCR_ADDR                       (IP1_BN0_WF_AGG_TOP_BASE + 0x104) // 2104
#define IP1_BN0_WF_AGG_TOP_B1SPPCR_ADDR                        (IP1_BN0_WF_AGG_TOP_BASE + 0x108) // 2108
#define IP1_BN0_WF_AGG_TOP_B1ACR_ADDR                          (IP1_BN0_WF_AGG_TOP_BASE + 0x10c) // 210C
#define IP1_BN0_WF_AGG_TOP_B2SPPSCR_ADDR                       (IP1_BN0_WF_AGG_TOP_BASE + 0x110) // 2110
#define IP1_BN0_WF_AGG_TOP_B2SPPCR_ADDR                        (IP1_BN0_WF_AGG_TOP_BASE + 0x114) // 2114
#define IP1_BN0_WF_AGG_TOP_B2ACR_ADDR                          (IP1_BN0_WF_AGG_TOP_BASE + 0x118) // 2118
#define IP1_BN0_WF_AGG_TOP_B3SPPSCR_ADDR                       (IP1_BN0_WF_AGG_TOP_BASE + 0x11c) // 211C
#define IP1_BN0_WF_AGG_TOP_B3SPPCR_ADDR                        (IP1_BN0_WF_AGG_TOP_BASE + 0x120) // 2120
#define IP1_BN0_WF_AGG_TOP_B3ACR_ADDR                          (IP1_BN0_WF_AGG_TOP_BASE + 0x124) // 2124
#define IP1_BN0_WF_AGG_TOP_AALCR2_ADDR                         (IP1_BN0_WF_AGG_TOP_BASE + 0x128) // 2128
#define IP1_BN0_WF_AGG_TOP_AALCR3_ADDR                         (IP1_BN0_WF_AGG_TOP_BASE + 0x12c) // 212C
#define IP1_BN0_WF_AGG_TOP_AALCR4_ADDR                         (IP1_BN0_WF_AGG_TOP_BASE + 0x130) // 2130
#define IP1_BN0_WF_AGG_TOP_AALCR5_ADDR                         (IP1_BN0_WF_AGG_TOP_BASE + 0x134) // 2134
#define IP1_BN0_WF_AGG_TOP_AALCR6_ADDR                         (IP1_BN0_WF_AGG_TOP_BASE + 0x138) // 2138
#define IP1_BN0_WF_AGG_TOP_AALCR7_ADDR                         (IP1_BN0_WF_AGG_TOP_BASE + 0x13c) // 213C
#define IP1_BN0_WF_AGG_TOP_TCCR_ADDR                           (IP1_BN0_WF_AGG_TOP_BASE + 0x140) // 2140
#define IP1_BN0_WF_AGG_TOP_TFCR_ADDR                           (IP1_BN0_WF_AGG_TOP_BASE + 0x144) // 2144
#define IP1_BN0_WF_AGG_TOP_MUCR0_ADDR                          (IP1_BN0_WF_AGG_TOP_BASE + 0x148) // 2148
#define IP1_BN0_WF_AGG_TOP_MUCR1_ADDR                          (IP1_BN0_WF_AGG_TOP_BASE + 0x14c) // 214C
#define IP1_BN0_WF_AGG_TOP_CSDCR0_ADDR                         (IP1_BN0_WF_AGG_TOP_BASE + 0x150) // 2150
#define IP1_BN0_WF_AGG_TOP_CSDCR1_ADDR                         (IP1_BN0_WF_AGG_TOP_BASE + 0x154) // 2154
#define IP1_BN0_WF_AGG_TOP_CSDCR2_ADDR                         (IP1_BN0_WF_AGG_TOP_BASE + 0x158) // 2158
#define IP1_BN0_WF_AGG_TOP_CSDCR3_ADDR                         (IP1_BN0_WF_AGG_TOP_BASE + 0x15c) // 215C
#define IP1_BN0_WF_AGG_TOP_CSDCR4_ADDR                         (IP1_BN0_WF_AGG_TOP_BASE + 0x160) // 2160
#define IP1_BN0_WF_AGG_TOP_TBCR_ADDR                           (IP1_BN0_WF_AGG_TOP_BASE + 0x168) // 2168
#define IP1_BN0_WF_AGG_TOP_DYNSCR_ADDR                         (IP1_BN0_WF_AGG_TOP_BASE + 0x16c) // 216C
#define IP1_BN0_WF_AGG_TOP_DYNSSCR_ADDR                        (IP1_BN0_WF_AGG_TOP_BASE + 0x18c) // 218C
#define IP1_BN0_WF_AGG_TOP_TCDCNT0_ADDR                        (IP1_BN0_WF_AGG_TOP_BASE + 0x2c8) // 22C8
#define IP1_BN0_WF_AGG_TOP_TCDCNT1_ADDR                        (IP1_BN0_WF_AGG_TOP_BASE + 0x2cc) // 22CC
#define IP1_BN0_WF_AGG_TOP_TCSR0_ADDR                          (IP1_BN0_WF_AGG_TOP_BASE + 0x2d0) // 22D0
#define IP1_BN0_WF_AGG_TOP_TCSR1_ADDR                          (IP1_BN0_WF_AGG_TOP_BASE + 0x2d4) // 22D4
#define IP1_BN0_WF_AGG_TOP_TCSR2_ADDR                          (IP1_BN0_WF_AGG_TOP_BASE + 0x2d8) // 22D8
#define IP1_BN0_WF_AGG_TOP_CHDCR0_ADDR                         (IP1_BN0_WF_AGG_TOP_BASE + 0x2dc) // 22DC
#define IP1_BN0_WF_AGG_TOP_CHDCR1_ADDR                         (IP1_BN0_WF_AGG_TOP_BASE + 0x2e0) // 22E0
#define IP1_BN0_WF_AGG_TOP_DCR_ADDR                            (IP1_BN0_WF_AGG_TOP_BASE + 0x2e4) // 22E4
#define IP1_BN0_WF_AGG_TOP_SMDCR_ADDR                          (IP1_BN0_WF_AGG_TOP_BASE + 0x2e8) // 22E8
#define IP1_BN0_WF_AGG_TOP_TXCMDSMCR_ADDR                      (IP1_BN0_WF_AGG_TOP_BASE + 0x2ec) // 22EC
#define IP1_BN0_WF_AGG_TOP_SMCR0_ADDR                          (IP1_BN0_WF_AGG_TOP_BASE + 0x2f0) // 22F0
#define IP1_BN0_WF_AGG_TOP_SMCR1_ADDR                          (IP1_BN0_WF_AGG_TOP_BASE + 0x2f4) // 22F4
#define IP1_BN0_WF_AGG_TOP_SMCR2_ADDR                          (IP1_BN0_WF_AGG_TOP_BASE + 0x2f8) // 22F8
#define IP1_BN0_WF_AGG_TOP_SMCR3_ADDR                          (IP1_BN0_WF_AGG_TOP_BASE + 0x2fc) // 22FC




#define IP1_BN0_WF_AGG_TOP_SCR_SPARE_ADDR                      IP1_BN0_WF_AGG_TOP_SCR_ADDR
#define IP1_BN0_WF_AGG_TOP_SCR_SPARE_MASK                      0xFFFFFFFF                // SPARE[31..0]
#define IP1_BN0_WF_AGG_TOP_SCR_SPARE_SHFT                      0

#define IP1_BN0_WF_AGG_TOP_SCR0_SPARE0_ADDR                    IP1_BN0_WF_AGG_TOP_SCR0_ADDR
#define IP1_BN0_WF_AGG_TOP_SCR0_SPARE0_MASK                    0xFFFFFFFF                // SPARE0[31..0]
#define IP1_BN0_WF_AGG_TOP_SCR0_SPARE0_SHFT                    0

#define IP1_BN0_WF_AGG_TOP_SCR1_SPARE1_ADDR                    IP1_BN0_WF_AGG_TOP_SCR1_ADDR
#define IP1_BN0_WF_AGG_TOP_SCR1_SPARE1_MASK                    0xFFFFFFFF                // SPARE1[31..0]
#define IP1_BN0_WF_AGG_TOP_SCR1_SPARE1_SHFT                    0

#define IP1_BN0_WF_AGG_TOP_BCR_QUE_BUSY0_SEL_ADDR              IP1_BN0_WF_AGG_TOP_BCR_ADDR
#define IP1_BN0_WF_AGG_TOP_BCR_QUE_BUSY0_SEL_MASK              0x00008000                // QUE_BUSY0_SEL[15]
#define IP1_BN0_WF_AGG_TOP_BCR_QUE_BUSY0_SEL_SHFT              15
#define IP1_BN0_WF_AGG_TOP_BCR_NAF_BUSY_EN_ADDR                IP1_BN0_WF_AGG_TOP_BCR_ADDR
#define IP1_BN0_WF_AGG_TOP_BCR_NAF_BUSY_EN_MASK                0x00000010                // NAF_BUSY_EN[4]
#define IP1_BN0_WF_AGG_TOP_BCR_NAF_BUSY_EN_SHFT                4
#define IP1_BN0_WF_AGG_TOP_BCR_NBCN_BUSY_EN_ADDR               IP1_BN0_WF_AGG_TOP_BCR_ADDR
#define IP1_BN0_WF_AGG_TOP_BCR_NBCN_BUSY_EN_MASK               0x00000008                // NBCN_BUSY_EN[3]
#define IP1_BN0_WF_AGG_TOP_BCR_NBCN_BUSY_EN_SHFT               3
#define IP1_BN0_WF_AGG_TOP_BCR_BMC_BUSY0_EN_ADDR               IP1_BN0_WF_AGG_TOP_BCR_ADDR
#define IP1_BN0_WF_AGG_TOP_BCR_BMC_BUSY0_EN_MASK               0x00000002                // BMC_BUSY0_EN[1]
#define IP1_BN0_WF_AGG_TOP_BCR_BMC_BUSY0_EN_SHFT               1
#define IP1_BN0_WF_AGG_TOP_BCR_BCN_BUSY0_EN_ADDR               IP1_BN0_WF_AGG_TOP_BCR_ADDR
#define IP1_BN0_WF_AGG_TOP_BCR_BCN_BUSY0_EN_MASK               0x00000001                // BCN_BUSY0_EN[0]
#define IP1_BN0_WF_AGG_TOP_BCR_BCN_BUSY0_EN_SHFT               0

#define IP1_BN0_WF_AGG_TOP_BWCR_HONOR_CFP_DURREMAINING_ADDR    IP1_BN0_WF_AGG_TOP_BWCR_ADDR
#define IP1_BN0_WF_AGG_TOP_BWCR_HONOR_CFP_DURREMAINING_MASK    0x00000020                // HONOR_CFP_DURREMAINING[5]
#define IP1_BN0_WF_AGG_TOP_BWCR_HONOR_CFP_DURREMAINING_SHFT    5

#define IP1_BN0_WF_AGG_TOP_ARCR0_DUAL_BTIM_EN_ADDR             IP1_BN0_WF_AGG_TOP_ARCR0_ADDR
#define IP1_BN0_WF_AGG_TOP_ARCR0_DUAL_BTIM_EN_MASK             0x80000000                // DUAL_BTIM_EN[31]
#define IP1_BN0_WF_AGG_TOP_ARCR0_DUAL_BTIM_EN_SHFT             31
#define IP1_BN0_WF_AGG_TOP_ARCR0_DS_DMCS_TH_ADDR               IP1_BN0_WF_AGG_TOP_ARCR0_ADDR
#define IP1_BN0_WF_AGG_TOP_ARCR0_DS_DMCS_TH_MASK               0x07000000                // DS_DMCS_TH[26..24]
#define IP1_BN0_WF_AGG_TOP_ARCR0_DS_DMCS_TH_SHFT               24
#define IP1_BN0_WF_AGG_TOP_ARCR0_RATE_UP_EXTRA_TH_ADDR         IP1_BN0_WF_AGG_TOP_ARCR0_ADDR
#define IP1_BN0_WF_AGG_TOP_ARCR0_RATE_UP_EXTRA_TH_MASK         0x00700000                // RATE_UP_EXTRA_TH[22..20]
#define IP1_BN0_WF_AGG_TOP_ARCR0_RATE_UP_EXTRA_TH_SHFT         20
#define IP1_BN0_WF_AGG_TOP_ARCR0_RATE_DOWN_EXTRA_RATIO_EN_ADDR IP1_BN0_WF_AGG_TOP_ARCR0_ADDR
#define IP1_BN0_WF_AGG_TOP_ARCR0_RATE_DOWN_EXTRA_RATIO_EN_MASK 0x00080000                // RATE_DOWN_EXTRA_RATIO_EN[19]
#define IP1_BN0_WF_AGG_TOP_ARCR0_RATE_DOWN_EXTRA_RATIO_EN_SHFT 19
#define IP1_BN0_WF_AGG_TOP_ARCR0_RATE_DOWN_EXTRA_RATIO_ADDR    IP1_BN0_WF_AGG_TOP_ARCR0_ADDR
#define IP1_BN0_WF_AGG_TOP_ARCR0_RATE_DOWN_EXTRA_RATIO_MASK    0x00030000                // RATE_DOWN_EXTRA_RATIO[17..16]
#define IP1_BN0_WF_AGG_TOP_ARCR0_RATE_DOWN_EXTRA_RATIO_SHFT    16
#define IP1_BN0_WF_AGG_TOP_ARCR0_RTS_RATE_DOWN_TH_ADDR         IP1_BN0_WF_AGG_TOP_ARCR0_ADDR
#define IP1_BN0_WF_AGG_TOP_ARCR0_RTS_RATE_DOWN_TH_MASK         0x00001F00                // RTS_RATE_DOWN_TH[12..8]
#define IP1_BN0_WF_AGG_TOP_ARCR0_RTS_RATE_DOWN_TH_SHFT         8
#define IP1_BN0_WF_AGG_TOP_ARCR0_SRWIN_AR_EN_ADDR              IP1_BN0_WF_AGG_TOP_ARCR0_ADDR
#define IP1_BN0_WF_AGG_TOP_ARCR0_SRWIN_AR_EN_MASK              0x00000008                // SRWIN_AR_EN[3]
#define IP1_BN0_WF_AGG_TOP_ARCR0_SRWIN_AR_EN_SHFT              3
#define IP1_BN0_WF_AGG_TOP_ARCR0_INI_RATE1_MODE_ADDR           IP1_BN0_WF_AGG_TOP_ARCR0_ADDR
#define IP1_BN0_WF_AGG_TOP_ARCR0_INI_RATE1_MODE_MASK           0x00000004                // INI_RATE1_MODE[2]
#define IP1_BN0_WF_AGG_TOP_ARCR0_INI_RATE1_MODE_SHFT           2
#define IP1_BN0_WF_AGG_TOP_ARCR0_FB_SGI_DIS_ADDR               IP1_BN0_WF_AGG_TOP_ARCR0_ADDR
#define IP1_BN0_WF_AGG_TOP_ARCR0_FB_SGI_DIS_MASK               0x00000002                // FB_SGI_DIS[1]
#define IP1_BN0_WF_AGG_TOP_ARCR0_FB_SGI_DIS_SHFT               1
#define IP1_BN0_WF_AGG_TOP_ARCR0_INI_RATE1_ADDR                IP1_BN0_WF_AGG_TOP_ARCR0_ADDR
#define IP1_BN0_WF_AGG_TOP_ARCR0_INI_RATE1_MASK                0x00000001                // INI_RATE1[0]
#define IP1_BN0_WF_AGG_TOP_ARCR0_INI_RATE1_SHFT                0

#define IP1_BN0_WF_AGG_TOP_ARUCR_RATE8_UP0_MPDU_LIMIT_ADDR     IP1_BN0_WF_AGG_TOP_ARUCR_ADDR
#define IP1_BN0_WF_AGG_TOP_ARUCR_RATE8_UP0_MPDU_LIMIT_MASK     0x70000000                // RATE8_UP0_MPDU_LIMIT[30..28]
#define IP1_BN0_WF_AGG_TOP_ARUCR_RATE8_UP0_MPDU_LIMIT_SHFT     28
#define IP1_BN0_WF_AGG_TOP_ARUCR_RATE7_UP0_MPDU_LIMIT_ADDR     IP1_BN0_WF_AGG_TOP_ARUCR_ADDR
#define IP1_BN0_WF_AGG_TOP_ARUCR_RATE7_UP0_MPDU_LIMIT_MASK     0x07000000                // RATE7_UP0_MPDU_LIMIT[26..24]
#define IP1_BN0_WF_AGG_TOP_ARUCR_RATE7_UP0_MPDU_LIMIT_SHFT     24
#define IP1_BN0_WF_AGG_TOP_ARUCR_RATE6_UP0_MPDU_LIMIT_ADDR     IP1_BN0_WF_AGG_TOP_ARUCR_ADDR
#define IP1_BN0_WF_AGG_TOP_ARUCR_RATE6_UP0_MPDU_LIMIT_MASK     0x00700000                // RATE6_UP0_MPDU_LIMIT[22..20]
#define IP1_BN0_WF_AGG_TOP_ARUCR_RATE6_UP0_MPDU_LIMIT_SHFT     20
#define IP1_BN0_WF_AGG_TOP_ARUCR_RATE5_UP0_MPDU_LIMIT_ADDR     IP1_BN0_WF_AGG_TOP_ARUCR_ADDR
#define IP1_BN0_WF_AGG_TOP_ARUCR_RATE5_UP0_MPDU_LIMIT_MASK     0x00070000                // RATE5_UP0_MPDU_LIMIT[18..16]
#define IP1_BN0_WF_AGG_TOP_ARUCR_RATE5_UP0_MPDU_LIMIT_SHFT     16
#define IP1_BN0_WF_AGG_TOP_ARUCR_RATE4_UP0_MPDU_LIMIT_ADDR     IP1_BN0_WF_AGG_TOP_ARUCR_ADDR
#define IP1_BN0_WF_AGG_TOP_ARUCR_RATE4_UP0_MPDU_LIMIT_MASK     0x00007000                // RATE4_UP0_MPDU_LIMIT[14..12]
#define IP1_BN0_WF_AGG_TOP_ARUCR_RATE4_UP0_MPDU_LIMIT_SHFT     12
#define IP1_BN0_WF_AGG_TOP_ARUCR_RATE3_UP0_MPDU_LIMIT_ADDR     IP1_BN0_WF_AGG_TOP_ARUCR_ADDR
#define IP1_BN0_WF_AGG_TOP_ARUCR_RATE3_UP0_MPDU_LIMIT_MASK     0x00000700                // RATE3_UP0_MPDU_LIMIT[10..8]
#define IP1_BN0_WF_AGG_TOP_ARUCR_RATE3_UP0_MPDU_LIMIT_SHFT     8
#define IP1_BN0_WF_AGG_TOP_ARUCR_RATE2_UP0_MPDU_LIMIT_ADDR     IP1_BN0_WF_AGG_TOP_ARUCR_ADDR
#define IP1_BN0_WF_AGG_TOP_ARUCR_RATE2_UP0_MPDU_LIMIT_MASK     0x00000070                // RATE2_UP0_MPDU_LIMIT[6..4]
#define IP1_BN0_WF_AGG_TOP_ARUCR_RATE2_UP0_MPDU_LIMIT_SHFT     4
#define IP1_BN0_WF_AGG_TOP_ARUCR_RATE1_UP0_MPDU_LIMIT_ADDR     IP1_BN0_WF_AGG_TOP_ARUCR_ADDR
#define IP1_BN0_WF_AGG_TOP_ARUCR_RATE1_UP0_MPDU_LIMIT_MASK     0x00000007                // RATE1_UP0_MPDU_LIMIT[2..0]
#define IP1_BN0_WF_AGG_TOP_ARUCR_RATE1_UP0_MPDU_LIMIT_SHFT     0

#define IP1_BN0_WF_AGG_TOP_ARDCR_RATE8_DOWN0_MPDU_LIMIT_ADDR   IP1_BN0_WF_AGG_TOP_ARDCR_ADDR
#define IP1_BN0_WF_AGG_TOP_ARDCR_RATE8_DOWN0_MPDU_LIMIT_MASK   0x70000000                // RATE8_DOWN0_MPDU_LIMIT[30..28]
#define IP1_BN0_WF_AGG_TOP_ARDCR_RATE8_DOWN0_MPDU_LIMIT_SHFT   28
#define IP1_BN0_WF_AGG_TOP_ARDCR_RATE7_DOWN0_MPDU_LIMIT_ADDR   IP1_BN0_WF_AGG_TOP_ARDCR_ADDR
#define IP1_BN0_WF_AGG_TOP_ARDCR_RATE7_DOWN0_MPDU_LIMIT_MASK   0x07000000                // RATE7_DOWN0_MPDU_LIMIT[26..24]
#define IP1_BN0_WF_AGG_TOP_ARDCR_RATE7_DOWN0_MPDU_LIMIT_SHFT   24
#define IP1_BN0_WF_AGG_TOP_ARDCR_RATE6_DOWN0_MPDU_LIMIT_ADDR   IP1_BN0_WF_AGG_TOP_ARDCR_ADDR
#define IP1_BN0_WF_AGG_TOP_ARDCR_RATE6_DOWN0_MPDU_LIMIT_MASK   0x00700000                // RATE6_DOWN0_MPDU_LIMIT[22..20]
#define IP1_BN0_WF_AGG_TOP_ARDCR_RATE6_DOWN0_MPDU_LIMIT_SHFT   20
#define IP1_BN0_WF_AGG_TOP_ARDCR_RATE5_DOWN0_MPDU_LIMIT_ADDR   IP1_BN0_WF_AGG_TOP_ARDCR_ADDR
#define IP1_BN0_WF_AGG_TOP_ARDCR_RATE5_DOWN0_MPDU_LIMIT_MASK   0x00070000                // RATE5_DOWN0_MPDU_LIMIT[18..16]
#define IP1_BN0_WF_AGG_TOP_ARDCR_RATE5_DOWN0_MPDU_LIMIT_SHFT   16
#define IP1_BN0_WF_AGG_TOP_ARDCR_RATE4_DOWN0_MPDU_LIMIT_ADDR   IP1_BN0_WF_AGG_TOP_ARDCR_ADDR
#define IP1_BN0_WF_AGG_TOP_ARDCR_RATE4_DOWN0_MPDU_LIMIT_MASK   0x00007000                // RATE4_DOWN0_MPDU_LIMIT[14..12]
#define IP1_BN0_WF_AGG_TOP_ARDCR_RATE4_DOWN0_MPDU_LIMIT_SHFT   12
#define IP1_BN0_WF_AGG_TOP_ARDCR_RATE3_DOWN0_MPDU_LIMIT_ADDR   IP1_BN0_WF_AGG_TOP_ARDCR_ADDR
#define IP1_BN0_WF_AGG_TOP_ARDCR_RATE3_DOWN0_MPDU_LIMIT_MASK   0x00000700                // RATE3_DOWN0_MPDU_LIMIT[10..8]
#define IP1_BN0_WF_AGG_TOP_ARDCR_RATE3_DOWN0_MPDU_LIMIT_SHFT   8
#define IP1_BN0_WF_AGG_TOP_ARDCR_RATE2_DOWN0_MPDU_LIMIT_ADDR   IP1_BN0_WF_AGG_TOP_ARDCR_ADDR
#define IP1_BN0_WF_AGG_TOP_ARDCR_RATE2_DOWN0_MPDU_LIMIT_MASK   0x00000070                // RATE2_DOWN0_MPDU_LIMIT[6..4]
#define IP1_BN0_WF_AGG_TOP_ARDCR_RATE2_DOWN0_MPDU_LIMIT_SHFT   4
#define IP1_BN0_WF_AGG_TOP_ARDCR_RATE1_DOWN0_MPDU_LIMIT_ADDR   IP1_BN0_WF_AGG_TOP_ARDCR_ADDR
#define IP1_BN0_WF_AGG_TOP_ARDCR_RATE1_DOWN0_MPDU_LIMIT_MASK   0x00000007                // RATE1_DOWN0_MPDU_LIMIT[2..0]
#define IP1_BN0_WF_AGG_TOP_ARDCR_RATE1_DOWN0_MPDU_LIMIT_SHFT   0

#define IP1_BN0_WF_AGG_TOP_AALCR0_AC01_AGG_LIMIT_ADDR          IP1_BN0_WF_AGG_TOP_AALCR0_ADDR
#define IP1_BN0_WF_AGG_TOP_AALCR0_AC01_AGG_LIMIT_MASK          0x03FF0000                // AC01_AGG_LIMIT[25..16]
#define IP1_BN0_WF_AGG_TOP_AALCR0_AC01_AGG_LIMIT_SHFT          16
#define IP1_BN0_WF_AGG_TOP_AALCR0_AC00_AGG_LIMIT_ADDR          IP1_BN0_WF_AGG_TOP_AALCR0_ADDR
#define IP1_BN0_WF_AGG_TOP_AALCR0_AC00_AGG_LIMIT_MASK          0x000003FF                // AC00_AGG_LIMIT[9..0]
#define IP1_BN0_WF_AGG_TOP_AALCR0_AC00_AGG_LIMIT_SHFT          0

#define IP1_BN0_WF_AGG_TOP_AALCR1_AC03_AGG_LIMIT_ADDR          IP1_BN0_WF_AGG_TOP_AALCR1_ADDR
#define IP1_BN0_WF_AGG_TOP_AALCR1_AC03_AGG_LIMIT_MASK          0x03FF0000                // AC03_AGG_LIMIT[25..16]
#define IP1_BN0_WF_AGG_TOP_AALCR1_AC03_AGG_LIMIT_SHFT          16
#define IP1_BN0_WF_AGG_TOP_AALCR1_AC02_AGG_LIMIT_ADDR          IP1_BN0_WF_AGG_TOP_AALCR1_ADDR
#define IP1_BN0_WF_AGG_TOP_AALCR1_AC02_AGG_LIMIT_MASK          0x000003FF                // AC02_AGG_LIMIT[9..0]
#define IP1_BN0_WF_AGG_TOP_AALCR1_AC02_AGG_LIMIT_SHFT          0

#define IP1_BN0_WF_AGG_TOP_PCR0_PTEC_PRMB_PUNC_EN_ADDR         IP1_BN0_WF_AGG_TOP_PCR0_ADDR
#define IP1_BN0_WF_AGG_TOP_PCR0_PTEC_PRMB_PUNC_EN_MASK         0x000C0000                // PTEC_PRMB_PUNC_EN[19..18]
#define IP1_BN0_WF_AGG_TOP_PCR0_PTEC_PRMB_PUNC_EN_SHFT         18
#define IP1_BN0_WF_AGG_TOP_PCR0_SNAV_NO_PROTECT_RTS_EN_ADDR    IP1_BN0_WF_AGG_TOP_PCR0_ADDR
#define IP1_BN0_WF_AGG_TOP_PCR0_SNAV_NO_PROTECT_RTS_EN_MASK    0x00020000                // SNAV_NO_PROTECT_RTS_EN[17]
#define IP1_BN0_WF_AGG_TOP_PCR0_SNAV_NO_PROTECT_RTS_EN_SHFT    17
#define IP1_BN0_WF_AGG_TOP_PCR0_RTS_HPR_RETRY_MID_TXOP_EN_ADDR IP1_BN0_WF_AGG_TOP_PCR0_ADDR
#define IP1_BN0_WF_AGG_TOP_PCR0_RTS_HPR_RETRY_MID_TXOP_EN_MASK 0x00010000                // RTS_HPR_RETRY_MID_TXOP_EN[16]
#define IP1_BN0_WF_AGG_TOP_PCR0_RTS_HPR_RETRY_MID_TXOP_EN_SHFT 16
#define IP1_BN0_WF_AGG_TOP_PCR0_PROTECTION_DIS_IN_PTA_WIN0_ADDR IP1_BN0_WF_AGG_TOP_PCR0_ADDR
#define IP1_BN0_WF_AGG_TOP_PCR0_PROTECTION_DIS_IN_PTA_WIN0_MASK 0x00008000                // PROTECTION_DIS_IN_PTA_WIN0[15]
#define IP1_BN0_WF_AGG_TOP_PCR0_PROTECTION_DIS_IN_PTA_WIN0_SHFT 15
#define IP1_BN0_WF_AGG_TOP_PCR0_TXOP_MODE0_ADDR                IP1_BN0_WF_AGG_TOP_PCR0_ADDR
#define IP1_BN0_WF_AGG_TOP_PCR0_TXOP_MODE0_MASK                0x00004000                // TXOP_MODE0[14]
#define IP1_BN0_WF_AGG_TOP_PCR0_TXOP_MODE0_SHFT                14
#define IP1_BN0_WF_AGG_TOP_PCR0_VHT_PROTECTION0_ADDR           IP1_BN0_WF_AGG_TOP_PCR0_ADDR
#define IP1_BN0_WF_AGG_TOP_PCR0_VHT_PROTECTION0_MASK           0x00002000                // VHT_PROTECTION0[13]
#define IP1_BN0_WF_AGG_TOP_PCR0_VHT_PROTECTION0_SHFT           13
#define IP1_BN0_WF_AGG_TOP_PCR0_ERP_PROTECTION0_ADDR           IP1_BN0_WF_AGG_TOP_PCR0_ADDR
#define IP1_BN0_WF_AGG_TOP_PCR0_ERP_PROTECTION0_MASK           0x00001F00                // ERP_PROTECTION0[12..8]
#define IP1_BN0_WF_AGG_TOP_PCR0_ERP_PROTECTION0_SHFT           8
#define IP1_BN0_WF_AGG_TOP_PCR0_BW160_PROTECTION0_ADDR         IP1_BN0_WF_AGG_TOP_PCR0_ADDR
#define IP1_BN0_WF_AGG_TOP_PCR0_BW160_PROTECTION0_MASK         0x00000080                // BW160_PROTECTION0[7]
#define IP1_BN0_WF_AGG_TOP_PCR0_BW160_PROTECTION0_SHFT         7
#define IP1_BN0_WF_AGG_TOP_PCR0_BW80_PROTECTION0_ADDR          IP1_BN0_WF_AGG_TOP_PCR0_ADDR
#define IP1_BN0_WF_AGG_TOP_PCR0_BW80_PROTECTION0_MASK          0x00000040                // BW80_PROTECTION0[6]
#define IP1_BN0_WF_AGG_TOP_PCR0_BW80_PROTECTION0_SHFT          6
#define IP1_BN0_WF_AGG_TOP_PCR0_RIFS_PROTECTION0_ADDR          IP1_BN0_WF_AGG_TOP_PCR0_ADDR
#define IP1_BN0_WF_AGG_TOP_PCR0_RIFS_PROTECTION0_MASK          0x00000020                // RIFS_PROTECTION0[5]
#define IP1_BN0_WF_AGG_TOP_PCR0_RIFS_PROTECTION0_SHFT          5
#define IP1_BN0_WF_AGG_TOP_PCR0_BW40_PROTECTION0_ADDR          IP1_BN0_WF_AGG_TOP_PCR0_ADDR
#define IP1_BN0_WF_AGG_TOP_PCR0_BW40_PROTECTION0_MASK          0x00000010                // BW40_PROTECTION0[4]
#define IP1_BN0_WF_AGG_TOP_PCR0_BW40_PROTECTION0_SHFT          4
#define IP1_BN0_WF_AGG_TOP_PCR0_PROTECTION_MODE0_ADDR          IP1_BN0_WF_AGG_TOP_PCR0_ADDR
#define IP1_BN0_WF_AGG_TOP_PCR0_PROTECTION_MODE0_MASK          0x00000008                // PROTECTION_MODE0[3]
#define IP1_BN0_WF_AGG_TOP_PCR0_PROTECTION_MODE0_SHFT          3
#define IP1_BN0_WF_AGG_TOP_PCR0_BW20_PROTECTION0_ADDR          IP1_BN0_WF_AGG_TOP_PCR0_ADDR
#define IP1_BN0_WF_AGG_TOP_PCR0_BW20_PROTECTION0_MASK          0x00000004                // BW20_PROTECTION0[2]
#define IP1_BN0_WF_AGG_TOP_PCR0_BW20_PROTECTION0_SHFT          2
#define IP1_BN0_WF_AGG_TOP_PCR0_GF_PROTECTION0_ADDR            IP1_BN0_WF_AGG_TOP_PCR0_ADDR
#define IP1_BN0_WF_AGG_TOP_PCR0_GF_PROTECTION0_MASK            0x00000002                // GF_PROTECTION0[1]
#define IP1_BN0_WF_AGG_TOP_PCR0_GF_PROTECTION0_SHFT            1
#define IP1_BN0_WF_AGG_TOP_PCR0_MM_PROTECTION0_ADDR            IP1_BN0_WF_AGG_TOP_PCR0_ADDR
#define IP1_BN0_WF_AGG_TOP_PCR0_MM_PROTECTION0_MASK            0x00000001                // MM_PROTECTION0[0]
#define IP1_BN0_WF_AGG_TOP_PCR0_MM_PROTECTION0_SHFT            0

#define IP1_BN0_WF_AGG_TOP_PCR1_RTS0_PKT_NUM_THRESHOLD_ADDR    IP1_BN0_WF_AGG_TOP_PCR1_ADDR
#define IP1_BN0_WF_AGG_TOP_PCR1_RTS0_PKT_NUM_THRESHOLD_MASK    0x3F000000                // RTS0_PKT_NUM_THRESHOLD[29..24]
#define IP1_BN0_WF_AGG_TOP_PCR1_RTS0_PKT_NUM_THRESHOLD_SHFT    24
#define IP1_BN0_WF_AGG_TOP_PCR1_RTS0_PKT_LEN_THRESHOLD_ADDR    IP1_BN0_WF_AGG_TOP_PCR1_ADDR
#define IP1_BN0_WF_AGG_TOP_PCR1_RTS0_PKT_LEN_THRESHOLD_MASK    0x007FFFFF                // RTS0_PKT_LEN_THRESHOLD[22..0]
#define IP1_BN0_WF_AGG_TOP_PCR1_RTS0_PKT_LEN_THRESHOLD_SHFT    0

#define IP1_BN0_WF_AGG_TOP_TTCR0_DYN_TXOP_TRUNC_MPDU_TH_2_ADDR IP1_BN0_WF_AGG_TOP_TTCR0_ADDR
#define IP1_BN0_WF_AGG_TOP_TTCR0_DYN_TXOP_TRUNC_MPDU_TH_2_MASK 0xFF000000                // DYN_TXOP_TRUNC_MPDU_TH_2[31..24]
#define IP1_BN0_WF_AGG_TOP_TTCR0_DYN_TXOP_TRUNC_MPDU_TH_2_SHFT 24
#define IP1_BN0_WF_AGG_TOP_TTCR0_DYN_TXOP_TRUNC_MPDU_TH_1_ADDR IP1_BN0_WF_AGG_TOP_TTCR0_ADDR
#define IP1_BN0_WF_AGG_TOP_TTCR0_DYN_TXOP_TRUNC_MPDU_TH_1_MASK 0x00FF0000                // DYN_TXOP_TRUNC_MPDU_TH_1[23..16]
#define IP1_BN0_WF_AGG_TOP_TTCR0_DYN_TXOP_TRUNC_MPDU_TH_1_SHFT 16
#define IP1_BN0_WF_AGG_TOP_TTCR0_DYN_TXOP_TRUNC_MPDU_TH_0_ADDR IP1_BN0_WF_AGG_TOP_TTCR0_ADDR
#define IP1_BN0_WF_AGG_TOP_TTCR0_DYN_TXOP_TRUNC_MPDU_TH_0_MASK 0x0000FF00                // DYN_TXOP_TRUNC_MPDU_TH_0[15..8]
#define IP1_BN0_WF_AGG_TOP_TTCR0_DYN_TXOP_TRUNC_MPDU_TH_0_SHFT 8
#define IP1_BN0_WF_AGG_TOP_TTCR0_TXOP_TRUNC_UNDER_PRIMARY_USER_CHANGE_ADDR IP1_BN0_WF_AGG_TOP_TTCR0_ADDR
#define IP1_BN0_WF_AGG_TOP_TTCR0_TXOP_TRUNC_UNDER_PRIMARY_USER_CHANGE_MASK 0x00000002                // TXOP_TRUNC_UNDER_PRIMARY_USER_CHANGE[1]
#define IP1_BN0_WF_AGG_TOP_TTCR0_TXOP_TRUNC_UNDER_PRIMARY_USER_CHANGE_SHFT 1
#define IP1_BN0_WF_AGG_TOP_TTCR0_DYNAMIC_TXOP_TRUNCATION_ADDR  IP1_BN0_WF_AGG_TOP_TTCR0_ADDR
#define IP1_BN0_WF_AGG_TOP_TTCR0_DYNAMIC_TXOP_TRUNCATION_MASK  0x00000001                // DYNAMIC_TXOP_TRUNCATION[0]
#define IP1_BN0_WF_AGG_TOP_TTCR0_DYNAMIC_TXOP_TRUNCATION_SHFT  0

#define IP1_BN0_WF_AGG_TOP_TTCR1_DYN_TXOP_TRUNC_MPDU_TH_6_ADDR IP1_BN0_WF_AGG_TOP_TTCR1_ADDR
#define IP1_BN0_WF_AGG_TOP_TTCR1_DYN_TXOP_TRUNC_MPDU_TH_6_MASK 0xFF000000                // DYN_TXOP_TRUNC_MPDU_TH_6[31..24]
#define IP1_BN0_WF_AGG_TOP_TTCR1_DYN_TXOP_TRUNC_MPDU_TH_6_SHFT 24
#define IP1_BN0_WF_AGG_TOP_TTCR1_DYN_TXOP_TRUNC_MPDU_TH_5_ADDR IP1_BN0_WF_AGG_TOP_TTCR1_ADDR
#define IP1_BN0_WF_AGG_TOP_TTCR1_DYN_TXOP_TRUNC_MPDU_TH_5_MASK 0x00FF0000                // DYN_TXOP_TRUNC_MPDU_TH_5[23..16]
#define IP1_BN0_WF_AGG_TOP_TTCR1_DYN_TXOP_TRUNC_MPDU_TH_5_SHFT 16
#define IP1_BN0_WF_AGG_TOP_TTCR1_DYN_TXOP_TRUNC_MPDU_TH_4_ADDR IP1_BN0_WF_AGG_TOP_TTCR1_ADDR
#define IP1_BN0_WF_AGG_TOP_TTCR1_DYN_TXOP_TRUNC_MPDU_TH_4_MASK 0x0000FF00                // DYN_TXOP_TRUNC_MPDU_TH_4[15..8]
#define IP1_BN0_WF_AGG_TOP_TTCR1_DYN_TXOP_TRUNC_MPDU_TH_4_SHFT 8
#define IP1_BN0_WF_AGG_TOP_TTCR1_DYN_TXOP_TRUNC_MPDU_TH_3_ADDR IP1_BN0_WF_AGG_TOP_TTCR1_ADDR
#define IP1_BN0_WF_AGG_TOP_TTCR1_DYN_TXOP_TRUNC_MPDU_TH_3_MASK 0x000000FF                // DYN_TXOP_TRUNC_MPDU_TH_3[7..0]
#define IP1_BN0_WF_AGG_TOP_TTCR1_DYN_TXOP_TRUNC_MPDU_TH_3_SHFT 0

#define IP1_BN0_WF_AGG_TOP_ACR1_BAR0_SPE_IDX_ADDR              IP1_BN0_WF_AGG_TOP_ACR1_ADDR
#define IP1_BN0_WF_AGG_TOP_ACR1_BAR0_SPE_IDX_MASK              0x1F000000                // BAR0_SPE_IDX[28..24]
#define IP1_BN0_WF_AGG_TOP_ACR1_BAR0_SPE_IDX_SHFT              24
#define IP1_BN0_WF_AGG_TOP_ACR1_CFEND0_SPE_IDX_ADDR            IP1_BN0_WF_AGG_TOP_ACR1_ADDR
#define IP1_BN0_WF_AGG_TOP_ACR1_CFEND0_SPE_IDX_MASK            0x001F0000                // CFEND0_SPE_IDX[20..16]
#define IP1_BN0_WF_AGG_TOP_ACR1_CFEND0_SPE_IDX_SHFT            16
#define IP1_BN0_WF_AGG_TOP_ACR1_MLO_LAST_FID_EN_ADDR           IP1_BN0_WF_AGG_TOP_ACR1_ADDR
#define IP1_BN0_WF_AGG_TOP_ACR1_MLO_LAST_FID_EN_MASK           0x00002000                // MLO_LAST_FID_EN[13]
#define IP1_BN0_WF_AGG_TOP_ACR1_MLO_LAST_FID_EN_SHFT           13
#define IP1_BN0_WF_AGG_TOP_ACR1_COTX0_SPE_IDX_ADDR             IP1_BN0_WF_AGG_TOP_ACR1_ADDR
#define IP1_BN0_WF_AGG_TOP_ACR1_COTX0_SPE_IDX_MASK             0x00001F00                // COTX0_SPE_IDX[12..8]
#define IP1_BN0_WF_AGG_TOP_ACR1_COTX0_SPE_IDX_SHFT             8
#define IP1_BN0_WF_AGG_TOP_ACR1_RIFS_REQ_EN_ADDR               IP1_BN0_WF_AGG_TOP_ACR1_ADDR
#define IP1_BN0_WF_AGG_TOP_ACR1_RIFS_REQ_EN_MASK               0x00000080                // RIFS_REQ_EN[7]
#define IP1_BN0_WF_AGG_TOP_ACR1_RIFS_REQ_EN_SHFT               7
#define IP1_BN0_WF_AGG_TOP_ACR1_IGNORE_LP_TBTT_REMAINTIME_B0_ADDR IP1_BN0_WF_AGG_TOP_ACR1_ADDR
#define IP1_BN0_WF_AGG_TOP_ACR1_IGNORE_LP_TBTT_REMAINTIME_B0_MASK 0x00000040                // IGNORE_LP_TBTT_REMAINTIME_B0[6]
#define IP1_BN0_WF_AGG_TOP_ACR1_IGNORE_LP_TBTT_REMAINTIME_B0_SHFT 6
#define IP1_BN0_WF_AGG_TOP_ACR1_ALWAYS_TX_RESTART_B0_ADDR      IP1_BN0_WF_AGG_TOP_ACR1_ADDR
#define IP1_BN0_WF_AGG_TOP_ACR1_ALWAYS_TX_RESTART_B0_MASK      0x00000020                // ALWAYS_TX_RESTART_B0[5]
#define IP1_BN0_WF_AGG_TOP_ACR1_ALWAYS_TX_RESTART_B0_SHFT      5
#define IP1_BN0_WF_AGG_TOP_ACR1_RDG0_RESP_TX_DUR_EN_ADDR       IP1_BN0_WF_AGG_TOP_ACR1_ADDR
#define IP1_BN0_WF_AGG_TOP_ACR1_RDG0_RESP_TX_DUR_EN_MASK       0x00000008                // RDG0_RESP_TX_DUR_EN[3]
#define IP1_BN0_WF_AGG_TOP_ACR1_RDG0_RESP_TX_DUR_EN_SHFT       3
#define IP1_BN0_WF_AGG_TOP_ACR1_FW0_PKT_TIME_EN_ADDR           IP1_BN0_WF_AGG_TOP_ACR1_ADDR
#define IP1_BN0_WF_AGG_TOP_ACR1_FW0_PKT_TIME_EN_MASK           0x00000004                // FW0_PKT_TIME_EN[2]
#define IP1_BN0_WF_AGG_TOP_ACR1_FW0_PKT_TIME_EN_SHFT           2
#define IP1_BN0_WF_AGG_TOP_ACR1_AMPDU0_NO_BA_AR_RULE_ADDR      IP1_BN0_WF_AGG_TOP_ACR1_ADDR
#define IP1_BN0_WF_AGG_TOP_ACR1_AMPDU0_NO_BA_AR_RULE_MASK      0x00000002                // AMPDU0_NO_BA_AR_RULE[1]
#define IP1_BN0_WF_AGG_TOP_ACR1_AMPDU0_NO_BA_AR_RULE_SHFT      1
#define IP1_BN0_WF_AGG_TOP_ACR1_AMPDU0_NO_BA_RULE_ADDR         IP1_BN0_WF_AGG_TOP_ACR1_ADDR
#define IP1_BN0_WF_AGG_TOP_ACR1_AMPDU0_NO_BA_RULE_MASK         0x00000001                // AMPDU0_NO_BA_RULE[0]
#define IP1_BN0_WF_AGG_TOP_ACR1_AMPDU0_NO_BA_RULE_SHFT         0

#define IP1_BN0_WF_AGG_TOP_ACR4_AGGINFO_BURST_W_TH_ADDR        IP1_BN0_WF_AGG_TOP_ACR4_ADDR
#define IP1_BN0_WF_AGG_TOP_ACR4_AGGINFO_BURST_W_TH_MASK        0x001F0000                // AGGINFO_BURST_W_TH[20..16]
#define IP1_BN0_WF_AGG_TOP_ACR4_AGGINFO_BURST_W_TH_SHFT        16
#define IP1_BN0_WF_AGG_TOP_ACR4_PPDU_TXS2H_EN_B0_ADDR          IP1_BN0_WF_AGG_TOP_ACR4_ADDR
#define IP1_BN0_WF_AGG_TOP_ACR4_PPDU_TXS2H_EN_B0_MASK          0x00000002                // PPDU_TXS2H_EN_B0[1]
#define IP1_BN0_WF_AGG_TOP_ACR4_PPDU_TXS2H_EN_B0_SHFT          1
#define IP1_BN0_WF_AGG_TOP_ACR4_PPDU_TXS2M_EN_B0_ADDR          IP1_BN0_WF_AGG_TOP_ACR4_ADDR
#define IP1_BN0_WF_AGG_TOP_ACR4_PPDU_TXS2M_EN_B0_MASK          0x00000001                // PPDU_TXS2M_EN_B0[0]
#define IP1_BN0_WF_AGG_TOP_ACR4_PPDU_TXS2M_EN_B0_SHFT          0

#define IP1_BN0_WF_AGG_TOP_ACR5_STA_UL_HE_MU_SIGB_DCM_ADDR     IP1_BN0_WF_AGG_TOP_ACR5_ADDR
#define IP1_BN0_WF_AGG_TOP_ACR5_STA_UL_HE_MU_SIGB_DCM_MASK     0xF0000000                // STA_UL_HE_MU_SIGB_DCM[31..28]
#define IP1_BN0_WF_AGG_TOP_ACR5_STA_UL_HE_MU_SIGB_DCM_SHFT     28
#define IP1_BN0_WF_AGG_TOP_ACR5_STA_UL_HE_MU_SIGB_MCS_ADDR     IP1_BN0_WF_AGG_TOP_ACR5_ADDR
#define IP1_BN0_WF_AGG_TOP_ACR5_STA_UL_HE_MU_SIGB_MCS_MASK     0x0FFF0000                // STA_UL_HE_MU_SIGB_MCS[27..16]
#define IP1_BN0_WF_AGG_TOP_ACR5_STA_UL_HE_MU_SIGB_MCS_SHFT     16
#define IP1_BN0_WF_AGG_TOP_ACR5_STA_UL_HE_MU_SIGB_NSYM_ADDR    IP1_BN0_WF_AGG_TOP_ACR5_ADDR
#define IP1_BN0_WF_AGG_TOP_ACR5_STA_UL_HE_MU_SIGB_NSYM_MASK    0x00007F00                // STA_UL_HE_MU_SIGB_NSYM[14..8]
#define IP1_BN0_WF_AGG_TOP_ACR5_STA_UL_HE_MU_SIGB_NSYM_SHFT    8
#define IP1_BN0_WF_AGG_TOP_ACR5_STA_UL_HE_MU_PROP_EN_ADDR      IP1_BN0_WF_AGG_TOP_ACR5_ADDR
#define IP1_BN0_WF_AGG_TOP_ACR5_STA_UL_HE_MU_PROP_EN_MASK      0x00000020                // STA_UL_HE_MU_PROP_EN[5]
#define IP1_BN0_WF_AGG_TOP_ACR5_STA_UL_HE_MU_PROP_EN_SHFT      5
#define IP1_BN0_WF_AGG_TOP_ACR5_STA_UL_HE_MU_OM3_EN_ADDR       IP1_BN0_WF_AGG_TOP_ACR5_ADDR
#define IP1_BN0_WF_AGG_TOP_ACR5_STA_UL_HE_MU_OM3_EN_MASK       0x00000010                // STA_UL_HE_MU_OM3_EN[4]
#define IP1_BN0_WF_AGG_TOP_ACR5_STA_UL_HE_MU_OM3_EN_SHFT       4
#define IP1_BN0_WF_AGG_TOP_ACR5_STA_UL_HE_MU_OM2_EN_ADDR       IP1_BN0_WF_AGG_TOP_ACR5_ADDR
#define IP1_BN0_WF_AGG_TOP_ACR5_STA_UL_HE_MU_OM2_EN_MASK       0x00000008                // STA_UL_HE_MU_OM2_EN[3]
#define IP1_BN0_WF_AGG_TOP_ACR5_STA_UL_HE_MU_OM2_EN_SHFT       3
#define IP1_BN0_WF_AGG_TOP_ACR5_STA_UL_HE_MU_OM1_EN_ADDR       IP1_BN0_WF_AGG_TOP_ACR5_ADDR
#define IP1_BN0_WF_AGG_TOP_ACR5_STA_UL_HE_MU_OM1_EN_MASK       0x00000004                // STA_UL_HE_MU_OM1_EN[2]
#define IP1_BN0_WF_AGG_TOP_ACR5_STA_UL_HE_MU_OM1_EN_SHFT       2
#define IP1_BN0_WF_AGG_TOP_ACR5_STA_UL_HE_MU_OM0_EN_ADDR       IP1_BN0_WF_AGG_TOP_ACR5_ADDR
#define IP1_BN0_WF_AGG_TOP_ACR5_STA_UL_HE_MU_OM0_EN_MASK       0x00000002                // STA_UL_HE_MU_OM0_EN[1]
#define IP1_BN0_WF_AGG_TOP_ACR5_STA_UL_HE_MU_OM0_EN_SHFT       1
#define IP1_BN0_WF_AGG_TOP_ACR5_STA_UL_HE_MU_OMX_EN_ADDR       IP1_BN0_WF_AGG_TOP_ACR5_ADDR
#define IP1_BN0_WF_AGG_TOP_ACR5_STA_UL_HE_MU_OMX_EN_MASK       0x00000001                // STA_UL_HE_MU_OMX_EN[0]
#define IP1_BN0_WF_AGG_TOP_ACR5_STA_UL_HE_MU_OMX_EN_SHFT       0

#define IP1_BN0_WF_AGG_TOP_ACR6_DMA_NOT_IDLE_MODE_ADDR         IP1_BN0_WF_AGG_TOP_ACR6_ADDR
#define IP1_BN0_WF_AGG_TOP_ACR6_DMA_NOT_IDLE_MODE_MASK         0x08000000                // DMA_NOT_IDLE_MODE[27]
#define IP1_BN0_WF_AGG_TOP_ACR6_DMA_NOT_IDLE_MODE_SHFT         27
#define IP1_BN0_WF_AGG_TOP_ACR6_NOT_IDLE_MODE_ADDR             IP1_BN0_WF_AGG_TOP_ACR6_ADDR
#define IP1_BN0_WF_AGG_TOP_ACR6_NOT_IDLE_MODE_MASK             0x04000000                // NOT_IDLE_MODE[26]
#define IP1_BN0_WF_AGG_TOP_ACR6_NOT_IDLE_MODE_SHFT             26
#define IP1_BN0_WF_AGG_TOP_ACR6_BUSY_START_ABORT_EN_ADDR       IP1_BN0_WF_AGG_TOP_ACR6_ADDR
#define IP1_BN0_WF_AGG_TOP_ACR6_BUSY_START_ABORT_EN_MASK       0x00100000                // BUSY_START_ABORT_EN[20]
#define IP1_BN0_WF_AGG_TOP_ACR6_BUSY_START_ABORT_EN_SHFT       20
#define IP1_BN0_WF_AGG_TOP_ACR6_SN_WB_MODE_ADDR                IP1_BN0_WF_AGG_TOP_ACR6_ADDR
#define IP1_BN0_WF_AGG_TOP_ACR6_SN_WB_MODE_MASK                0x00010000                // SN_WB_MODE[16]
#define IP1_BN0_WF_AGG_TOP_ACR6_SN_WB_MODE_SHFT                16
#define IP1_BN0_WF_AGG_TOP_ACR6_RTS_FAIL_DROP_MODE_ADDR        IP1_BN0_WF_AGG_TOP_ACR6_ADDR
#define IP1_BN0_WF_AGG_TOP_ACR6_RTS_FAIL_DROP_MODE_MASK        0x00008000                // RTS_FAIL_DROP_MODE[15]
#define IP1_BN0_WF_AGG_TOP_ACR6_RTS_FAIL_DROP_MODE_SHFT        15
#define IP1_BN0_WF_AGG_TOP_ACR6_RTS_FAIL_WTBL_TXCNT_MODE_ADDR  IP1_BN0_WF_AGG_TOP_ACR6_ADDR
#define IP1_BN0_WF_AGG_TOP_ACR6_RTS_FAIL_WTBL_TXCNT_MODE_MASK  0x00004000                // RTS_FAIL_WTBL_TXCNT_MODE[14]
#define IP1_BN0_WF_AGG_TOP_ACR6_RTS_FAIL_WTBL_TXCNT_MODE_SHFT  14
#define IP1_BN0_WF_AGG_TOP_ACR6_SR_DIS_TXOP_ADDR               IP1_BN0_WF_AGG_TOP_ACR6_ADDR
#define IP1_BN0_WF_AGG_TOP_ACR6_SR_DIS_TXOP_MASK               0x00002000                // SR_DIS_TXOP[13]
#define IP1_BN0_WF_AGG_TOP_ACR6_SR_DIS_TXOP_SHFT               13
#define IP1_BN0_WF_AGG_TOP_ACR6_FIX_RATE_DIS_TXOP_ADDR         IP1_BN0_WF_AGG_TOP_ACR6_ADDR
#define IP1_BN0_WF_AGG_TOP_ACR6_FIX_RATE_DIS_TXOP_MASK         0x00001000                // FIX_RATE_DIS_TXOP[12]
#define IP1_BN0_WF_AGG_TOP_ACR6_FIX_RATE_DIS_TXOP_SHFT         12
#define IP1_BN0_WF_AGG_TOP_ACR6_NON_QOSDATA_DIS_TXOP_ADDR      IP1_BN0_WF_AGG_TOP_ACR6_ADDR
#define IP1_BN0_WF_AGG_TOP_ACR6_NON_QOSDATA_DIS_TXOP_MASK      0x00000800                // NON_QOSDATA_DIS_TXOP[11]
#define IP1_BN0_WF_AGG_TOP_ACR6_NON_QOSDATA_DIS_TXOP_SHFT      11
#define IP1_BN0_WF_AGG_TOP_ACR6_HW_BAR_DIS_TXOP_ADDR           IP1_BN0_WF_AGG_TOP_ACR6_ADDR
#define IP1_BN0_WF_AGG_TOP_ACR6_HW_BAR_DIS_TXOP_MASK           0x00000400                // HW_BAR_DIS_TXOP[10]
#define IP1_BN0_WF_AGG_TOP_ACR6_HW_BAR_DIS_TXOP_SHFT           10
#define IP1_BN0_WF_AGG_TOP_ACR6_TXS_DISABLE_ADDR               IP1_BN0_WF_AGG_TOP_ACR6_ADDR
#define IP1_BN0_WF_AGG_TOP_ACR6_TXS_DISABLE_MASK               0x00000080                // TXS_DISABLE[7]
#define IP1_BN0_WF_AGG_TOP_ACR6_TXS_DISABLE_SHFT               7
#define IP1_BN0_WF_AGG_TOP_ACR6_ALWAYS_RLS_QUE_ADDR            IP1_BN0_WF_AGG_TOP_ACR6_ADDR
#define IP1_BN0_WF_AGG_TOP_ACR6_ALWAYS_RLS_QUE_MASK            0x00000040                // ALWAYS_RLS_QUE[6]
#define IP1_BN0_WF_AGG_TOP_ACR6_ALWAYS_RLS_QUE_SHFT            6
#define IP1_BN0_WF_AGG_TOP_ACR6_NLNAV_MID_PTEC_DIS_ADDR        IP1_BN0_WF_AGG_TOP_ACR6_ADDR
#define IP1_BN0_WF_AGG_TOP_ACR6_NLNAV_MID_PTEC_DIS_MASK        0x00000008                // NLNAV_MID_PTEC_DIS[3]
#define IP1_BN0_WF_AGG_TOP_ACR6_NLNAV_MID_PTEC_DIS_SHFT        3
#define IP1_BN0_WF_AGG_TOP_ACR6_CCK_PROTECT_OVER_BW20_ALL_ADDR IP1_BN0_WF_AGG_TOP_ACR6_ADDR
#define IP1_BN0_WF_AGG_TOP_ACR6_CCK_PROTECT_OVER_BW20_ALL_MASK 0x00000004                // CCK_PROTECT_OVER_BW20_ALL[2]
#define IP1_BN0_WF_AGG_TOP_ACR6_CCK_PROTECT_OVER_BW20_ALL_SHFT 2
#define IP1_BN0_WF_AGG_TOP_ACR6_CCK_PROTECT_OVER_BW20_1ST_ADDR IP1_BN0_WF_AGG_TOP_ACR6_ADDR
#define IP1_BN0_WF_AGG_TOP_ACR6_CCK_PROTECT_OVER_BW20_1ST_MASK 0x00000002                // CCK_PROTECT_OVER_BW20_1ST[1]
#define IP1_BN0_WF_AGG_TOP_ACR6_CCK_PROTECT_OVER_BW20_1ST_SHFT 1
#define IP1_BN0_WF_AGG_TOP_ACR6_EDCF_TXOP_CHK_DIS_ADDR         IP1_BN0_WF_AGG_TOP_ACR6_ADDR
#define IP1_BN0_WF_AGG_TOP_ACR6_EDCF_TXOP_CHK_DIS_MASK         0x00000001                // EDCF_TXOP_CHK_DIS[0]
#define IP1_BN0_WF_AGG_TOP_ACR6_EDCF_TXOP_CHK_DIS_SHFT         0

#define IP1_BN0_WF_AGG_TOP_ACR8_TOT_PTEC_DUR_ADDR              IP1_BN0_WF_AGG_TOP_ACR8_ADDR
#define IP1_BN0_WF_AGG_TOP_ACR8_TOT_PTEC_DUR_MASK              0xFFFF0000                // TOT_PTEC_DUR[31..16]
#define IP1_BN0_WF_AGG_TOP_ACR8_TOT_PTEC_DUR_SHFT              16
#define IP1_BN0_WF_AGG_TOP_ACR8_STA_EHT_MRU_EN_ADDR            IP1_BN0_WF_AGG_TOP_ACR8_ADDR
#define IP1_BN0_WF_AGG_TOP_ACR8_STA_EHT_MRU_EN_MASK            0x00000001                // STA_EHT_MRU_EN[0]
#define IP1_BN0_WF_AGG_TOP_ACR8_STA_EHT_MRU_EN_SHFT            0

#define IP1_BN0_WF_AGG_TOP_MRCR_TXCMD_RTS_FAIL_CNT_LIMIT_ADDR  IP1_BN0_WF_AGG_TOP_MRCR_ADDR
#define IP1_BN0_WF_AGG_TOP_MRCR_TXCMD_RTS_FAIL_CNT_LIMIT_MASK  0x1F000000                // TXCMD_RTS_FAIL_CNT_LIMIT[28..24]
#define IP1_BN0_WF_AGG_TOP_MRCR_TXCMD_RTS_FAIL_CNT_LIMIT_SHFT  24
#define IP1_BN0_WF_AGG_TOP_MRCR_BAR_TX_CNT_LIMIT_ADDR          IP1_BN0_WF_AGG_TOP_MRCR_ADDR
#define IP1_BN0_WF_AGG_TOP_MRCR_BAR_TX_CNT_LIMIT_MASK          0x0000F000                // BAR_TX_CNT_LIMIT[15..12]
#define IP1_BN0_WF_AGG_TOP_MRCR_BAR_TX_CNT_LIMIT_SHFT          12
#define IP1_BN0_WF_AGG_TOP_MRCR_RTS_FAIL_CNT_LIMIT_ADDR        IP1_BN0_WF_AGG_TOP_MRCR_ADDR
#define IP1_BN0_WF_AGG_TOP_MRCR_RTS_FAIL_CNT_LIMIT_MASK        0x00000F80                // RTS_FAIL_CNT_LIMIT[11..7]
#define IP1_BN0_WF_AGG_TOP_MRCR_RTS_FAIL_CNT_LIMIT_SHFT        7
#define IP1_BN0_WF_AGG_TOP_MRCR_LAST_RTS_AS_CTS_EN_ADDR        IP1_BN0_WF_AGG_TOP_MRCR_ADDR
#define IP1_BN0_WF_AGG_TOP_MRCR_LAST_RTS_AS_CTS_EN_MASK        0x00000040                // LAST_RTS_AS_CTS_EN[6]
#define IP1_BN0_WF_AGG_TOP_MRCR_LAST_RTS_AS_CTS_EN_SHFT        6
#define IP1_BN0_WF_AGG_TOP_MRCR_RTY_MODE0_ADDR                 IP1_BN0_WF_AGG_TOP_MRCR_ADDR
#define IP1_BN0_WF_AGG_TOP_MRCR_RTY_MODE0_MASK                 0x00000003                // RTY_MODE0[1..0]
#define IP1_BN0_WF_AGG_TOP_MRCR_RTY_MODE0_SHFT                 0

#define IP1_BN0_WF_AGG_TOP_MMPDR_MAX_MM_PSDU_DUR0_ADDR         IP1_BN0_WF_AGG_TOP_MMPDR_ADDR
#define IP1_BN0_WF_AGG_TOP_MMPDR_MAX_MM_PSDU_DUR0_MASK         0x00007FFF                // MAX_MM_PSDU_DUR0[14..0]
#define IP1_BN0_WF_AGG_TOP_MMPDR_MAX_MM_PSDU_DUR0_SHFT         0

#define IP1_BN0_WF_AGG_TOP_GFPDR_MAX_GF_PSDU_DUR0_ADDR         IP1_BN0_WF_AGG_TOP_GFPDR_ADDR
#define IP1_BN0_WF_AGG_TOP_GFPDR_MAX_GF_PSDU_DUR0_MASK         0x00007FFF                // MAX_GF_PSDU_DUR0[14..0]
#define IP1_BN0_WF_AGG_TOP_GFPDR_MAX_GF_PSDU_DUR0_SHFT         0

#define IP1_BN0_WF_AGG_TOP_VHTPDR_MAX_VHT_PSDU_DUR0_ADDR       IP1_BN0_WF_AGG_TOP_VHTPDR_ADDR
#define IP1_BN0_WF_AGG_TOP_VHTPDR_MAX_VHT_PSDU_DUR0_MASK       0x00007FFF                // MAX_VHT_PSDU_DUR0[14..0]
#define IP1_BN0_WF_AGG_TOP_VHTPDR_MAX_VHT_PSDU_DUR0_SHFT       0

#define IP1_BN0_WF_AGG_TOP_HEPDR_MAX_EHT_PSDU_DUR0_ADDR        IP1_BN0_WF_AGG_TOP_HEPDR_ADDR
#define IP1_BN0_WF_AGG_TOP_HEPDR_MAX_EHT_PSDU_DUR0_MASK        0x7FFF0000                // MAX_EHT_PSDU_DUR0[30..16]
#define IP1_BN0_WF_AGG_TOP_HEPDR_MAX_EHT_PSDU_DUR0_SHFT        16
#define IP1_BN0_WF_AGG_TOP_HEPDR_MAX_HE_PSDU_DUR0_ADDR         IP1_BN0_WF_AGG_TOP_HEPDR_ADDR
#define IP1_BN0_WF_AGG_TOP_HEPDR_MAX_HE_PSDU_DUR0_MASK         0x00007FFF                // MAX_HE_PSDU_DUR0[14..0]
#define IP1_BN0_WF_AGG_TOP_HEPDR_MAX_HE_PSDU_DUR0_SHFT         0

#define IP1_BN0_WF_AGG_TOP_CTCR_AGG_CNT_CT_EN_ADDR             IP1_BN0_WF_AGG_TOP_CTCR_ADDR
#define IP1_BN0_WF_AGG_TOP_CTCR_AGG_CNT_CT_EN_MASK             0x00008000                // AGG_CNT_CT_EN[15]
#define IP1_BN0_WF_AGG_TOP_CTCR_AGG_CNT_CT_EN_SHFT             15
#define IP1_BN0_WF_AGG_TOP_CTCR_CT_BW_CHG_EN_ADDR              IP1_BN0_WF_AGG_TOP_CTCR_ADDR
#define IP1_BN0_WF_AGG_TOP_CTCR_CT_BW_CHG_EN_MASK              0x00000004                // CT_BW_CHG_EN[2]
#define IP1_BN0_WF_AGG_TOP_CTCR_CT_BW_CHG_EN_SHFT              2
#define IP1_BN0_WF_AGG_TOP_CTCR_TXOP_TXDLY_CTS_ADDR            IP1_BN0_WF_AGG_TOP_CTCR_ADDR
#define IP1_BN0_WF_AGG_TOP_CTCR_TXOP_TXDLY_CTS_MASK            0x00000002                // TXOP_TXDLY_CTS[1]
#define IP1_BN0_WF_AGG_TOP_CTCR_TXOP_TXDLY_CTS_SHFT            1

#define IP1_BN0_WF_AGG_TOP_ATCR3_BF_CHARGE_WLANID_ADDR         IP1_BN0_WF_AGG_TOP_ATCR3_ADDR
#define IP1_BN0_WF_AGG_TOP_ATCR3_BF_CHARGE_WLANID_MASK         0x0FFF0000                // BF_CHARGE_WLANID[27..16]
#define IP1_BN0_WF_AGG_TOP_ATCR3_BF_CHARGE_WLANID_SHFT         16
#define IP1_BN0_WF_AGG_TOP_ATCR3_STA_MPDU_FAIL_LOCK_EN_B0_ADDR IP1_BN0_WF_AGG_TOP_ATCR3_ADDR
#define IP1_BN0_WF_AGG_TOP_ATCR3_STA_MPDU_FAIL_LOCK_EN_B0_MASK 0x00000002                // STA_MPDU_FAIL_LOCK_EN_B0[1]
#define IP1_BN0_WF_AGG_TOP_ATCR3_STA_MPDU_FAIL_LOCK_EN_B0_SHFT 1
#define IP1_BN0_WF_AGG_TOP_ATCR3_LOCK_DRR_EN_B0_ADDR           IP1_BN0_WF_AGG_TOP_ATCR3_ADDR
#define IP1_BN0_WF_AGG_TOP_ATCR3_LOCK_DRR_EN_B0_MASK           0x00000001                // LOCK_DRR_EN_B0[0]
#define IP1_BN0_WF_AGG_TOP_ATCR3_LOCK_DRR_EN_B0_SHFT           0

#define IP1_BN0_WF_AGG_TOP_SRCR_SR_WIN_TXCMD_DL_RATE_SEL_ADDR  IP1_BN0_WF_AGG_TOP_SRCR_ADDR
#define IP1_BN0_WF_AGG_TOP_SRCR_SR_WIN_TXCMD_DL_RATE_SEL_MASK  0x00000004                // SR_WIN_TXCMD_DL_RATE_SEL[2]
#define IP1_BN0_WF_AGG_TOP_SRCR_SR_WIN_TXCMD_DL_RATE_SEL_SHFT  2
#define IP1_BN0_WF_AGG_TOP_SRCR_PROTECTION_DIS_IN_SR_WIN_ADDR  IP1_BN0_WF_AGG_TOP_SRCR_ADDR
#define IP1_BN0_WF_AGG_TOP_SRCR_PROTECTION_DIS_IN_SR_WIN_MASK  0x00000002                // PROTECTION_DIS_IN_SR_WIN[1]
#define IP1_BN0_WF_AGG_TOP_SRCR_PROTECTION_DIS_IN_SR_WIN_SHFT  1
#define IP1_BN0_WF_AGG_TOP_SRCR_SR_REM_TIME_EN_ADDR            IP1_BN0_WF_AGG_TOP_SRCR_ADDR
#define IP1_BN0_WF_AGG_TOP_SRCR_SR_REM_TIME_EN_MASK            0x00000001                // SR_REM_TIME_EN[0]
#define IP1_BN0_WF_AGG_TOP_SRCR_SR_REM_TIME_EN_SHFT            0

#define IP1_BN0_WF_AGG_TOP_VBCR_ADM_BYTE_CNT_INCLUDE_MGNT_ADDR IP1_BN0_WF_AGG_TOP_VBCR_ADDR
#define IP1_BN0_WF_AGG_TOP_VBCR_ADM_BYTE_CNT_INCLUDE_MGNT_MASK 0x00000001                // ADM_BYTE_CNT_INCLUDE_MGNT[0]
#define IP1_BN0_WF_AGG_TOP_VBCR_ADM_BYTE_CNT_INCLUDE_MGNT_SHFT 0

#define IP1_BN0_WF_AGG_TOP_TCR_REM_TXOP_THRESHOLD_ADDR         IP1_BN0_WF_AGG_TOP_TCR_ADDR
#define IP1_BN0_WF_AGG_TOP_TCR_REM_TXOP_THRESHOLD_MASK         0x0000000F                // REM_TXOP_THRESHOLD[3..0]
#define IP1_BN0_WF_AGG_TOP_TCR_REM_TXOP_THRESHOLD_SHFT         0

#define IP1_BN0_WF_AGG_TOP_SRHS_SMALL_RU_SIZE_OM3_AC_VLD_ADDR  IP1_BN0_WF_AGG_TOP_SRHS_ADDR
#define IP1_BN0_WF_AGG_TOP_SRHS_SMALL_RU_SIZE_OM3_AC_VLD_MASK  0x80000000                // SMALL_RU_SIZE_OM3_AC_VLD[31]
#define IP1_BN0_WF_AGG_TOP_SRHS_SMALL_RU_SIZE_OM3_AC_VLD_SHFT  31
#define IP1_BN0_WF_AGG_TOP_SRHS_SMALL_RU_SIZE_OM3_AC_ADDR      IP1_BN0_WF_AGG_TOP_SRHS_ADDR
#define IP1_BN0_WF_AGG_TOP_SRHS_SMALL_RU_SIZE_OM3_AC_MASK      0x03000000                // SMALL_RU_SIZE_OM3_AC[25..24]
#define IP1_BN0_WF_AGG_TOP_SRHS_SMALL_RU_SIZE_OM3_AC_SHFT      24
#define IP1_BN0_WF_AGG_TOP_SRHS_SMALL_RU_SIZE_OM2_AC_VLD_ADDR  IP1_BN0_WF_AGG_TOP_SRHS_ADDR
#define IP1_BN0_WF_AGG_TOP_SRHS_SMALL_RU_SIZE_OM2_AC_VLD_MASK  0x00800000                // SMALL_RU_SIZE_OM2_AC_VLD[23]
#define IP1_BN0_WF_AGG_TOP_SRHS_SMALL_RU_SIZE_OM2_AC_VLD_SHFT  23
#define IP1_BN0_WF_AGG_TOP_SRHS_SMALL_RU_SIZE_OM2_AC_ADDR      IP1_BN0_WF_AGG_TOP_SRHS_ADDR
#define IP1_BN0_WF_AGG_TOP_SRHS_SMALL_RU_SIZE_OM2_AC_MASK      0x00030000                // SMALL_RU_SIZE_OM2_AC[17..16]
#define IP1_BN0_WF_AGG_TOP_SRHS_SMALL_RU_SIZE_OM2_AC_SHFT      16
#define IP1_BN0_WF_AGG_TOP_SRHS_SMALL_RU_SIZE_OM1_AC_VLD_ADDR  IP1_BN0_WF_AGG_TOP_SRHS_ADDR
#define IP1_BN0_WF_AGG_TOP_SRHS_SMALL_RU_SIZE_OM1_AC_VLD_MASK  0x00008000                // SMALL_RU_SIZE_OM1_AC_VLD[15]
#define IP1_BN0_WF_AGG_TOP_SRHS_SMALL_RU_SIZE_OM1_AC_VLD_SHFT  15
#define IP1_BN0_WF_AGG_TOP_SRHS_SMALL_RU_SIZE_OM1_AC_ADDR      IP1_BN0_WF_AGG_TOP_SRHS_ADDR
#define IP1_BN0_WF_AGG_TOP_SRHS_SMALL_RU_SIZE_OM1_AC_MASK      0x00000300                // SMALL_RU_SIZE_OM1_AC[9..8]
#define IP1_BN0_WF_AGG_TOP_SRHS_SMALL_RU_SIZE_OM1_AC_SHFT      8
#define IP1_BN0_WF_AGG_TOP_SRHS_SMALL_RU_SIZE_OM0_AC_VLD_ADDR  IP1_BN0_WF_AGG_TOP_SRHS_ADDR
#define IP1_BN0_WF_AGG_TOP_SRHS_SMALL_RU_SIZE_OM0_AC_VLD_MASK  0x00000080                // SMALL_RU_SIZE_OM0_AC_VLD[7]
#define IP1_BN0_WF_AGG_TOP_SRHS_SMALL_RU_SIZE_OM0_AC_VLD_SHFT  7
#define IP1_BN0_WF_AGG_TOP_SRHS_SMALL_RU_SIZE_OM0_AC_ADDR      IP1_BN0_WF_AGG_TOP_SRHS_ADDR
#define IP1_BN0_WF_AGG_TOP_SRHS_SMALL_RU_SIZE_OM0_AC_MASK      0x00000003                // SMALL_RU_SIZE_OM0_AC[1..0]
#define IP1_BN0_WF_AGG_TOP_SRHS_SMALL_RU_SIZE_OM0_AC_SHFT      0

#define IP1_BN0_WF_AGG_TOP_DBRCR0_DUR_BASED_RTS_THRESHOLD_OM_1_ADDR IP1_BN0_WF_AGG_TOP_DBRCR0_ADDR
#define IP1_BN0_WF_AGG_TOP_DBRCR0_DUR_BASED_RTS_THRESHOLD_OM_1_MASK 0x03FF0000                // DUR_BASED_RTS_THRESHOLD_OM_1[25..16]
#define IP1_BN0_WF_AGG_TOP_DBRCR0_DUR_BASED_RTS_THRESHOLD_OM_1_SHFT 16
#define IP1_BN0_WF_AGG_TOP_DBRCR0_DUR_BASED_RTS_THRESHOLD_OM_0_ADDR IP1_BN0_WF_AGG_TOP_DBRCR0_ADDR
#define IP1_BN0_WF_AGG_TOP_DBRCR0_DUR_BASED_RTS_THRESHOLD_OM_0_MASK 0x000003FF                // DUR_BASED_RTS_THRESHOLD_OM_0[9..0]
#define IP1_BN0_WF_AGG_TOP_DBRCR0_DUR_BASED_RTS_THRESHOLD_OM_0_SHFT 0

#define IP1_BN0_WF_AGG_TOP_DBRCR1_DUR_BASED_RTS_THRESHOLD_OM_3_ADDR IP1_BN0_WF_AGG_TOP_DBRCR1_ADDR
#define IP1_BN0_WF_AGG_TOP_DBRCR1_DUR_BASED_RTS_THRESHOLD_OM_3_MASK 0x03FF0000                // DUR_BASED_RTS_THRESHOLD_OM_3[25..16]
#define IP1_BN0_WF_AGG_TOP_DBRCR1_DUR_BASED_RTS_THRESHOLD_OM_3_SHFT 16
#define IP1_BN0_WF_AGG_TOP_DBRCR1_DUR_BASED_RTS_THRESHOLD_OM_2_ADDR IP1_BN0_WF_AGG_TOP_DBRCR1_ADDR
#define IP1_BN0_WF_AGG_TOP_DBRCR1_DUR_BASED_RTS_THRESHOLD_OM_2_MASK 0x000003FF                // DUR_BASED_RTS_THRESHOLD_OM_2[9..0]
#define IP1_BN0_WF_AGG_TOP_DBRCR1_DUR_BASED_RTS_THRESHOLD_OM_2_SHFT 0

#define IP1_BN0_WF_AGG_TOP_CTETCR_VHT_EXTRA_TXTIME_THRESHOLD_ADDR IP1_BN0_WF_AGG_TOP_CTETCR_ADDR
#define IP1_BN0_WF_AGG_TOP_CTETCR_VHT_EXTRA_TXTIME_THRESHOLD_MASK 0x0000FF00                // VHT_EXTRA_TXTIME_THRESHOLD[15..8]
#define IP1_BN0_WF_AGG_TOP_CTETCR_VHT_EXTRA_TXTIME_THRESHOLD_SHFT 8
#define IP1_BN0_WF_AGG_TOP_CTETCR_VHT_EXTRA_TXTIME_ADDR        IP1_BN0_WF_AGG_TOP_CTETCR_ADDR
#define IP1_BN0_WF_AGG_TOP_CTETCR_VHT_EXTRA_TXTIME_MASK        0x000000FF                // VHT_EXTRA_TXTIME[7..0]
#define IP1_BN0_WF_AGG_TOP_CTETCR_VHT_EXTRA_TXTIME_SHFT        0

#define IP1_BN0_WF_AGG_TOP_WPDR_TEST_MODE_PSDU_DUR_EN_ADDR     IP1_BN0_WF_AGG_TOP_WPDR_ADDR
#define IP1_BN0_WF_AGG_TOP_WPDR_TEST_MODE_PSDU_DUR_EN_MASK     0x80000000                // TEST_MODE_PSDU_DUR_EN[31]
#define IP1_BN0_WF_AGG_TOP_WPDR_TEST_MODE_PSDU_DUR_EN_SHFT     31
#define IP1_BN0_WF_AGG_TOP_WPDR_TEST_MODE_PSDU_DUR_ADDR        IP1_BN0_WF_AGG_TOP_WPDR_ADDR
#define IP1_BN0_WF_AGG_TOP_WPDR_TEST_MODE_PSDU_DUR_MASK        0x7FFF0000                // TEST_MODE_PSDU_DUR[30..16]
#define IP1_BN0_WF_AGG_TOP_WPDR_TEST_MODE_PSDU_DUR_SHFT        16
#define IP1_BN0_WF_AGG_TOP_WPDR_WARN_PSDU_DUR0_ADDR            IP1_BN0_WF_AGG_TOP_WPDR_ADDR
#define IP1_BN0_WF_AGG_TOP_WPDR_WARN_PSDU_DUR0_MASK            0x00007FFF                // WARN_PSDU_DUR0[14..0]
#define IP1_BN0_WF_AGG_TOP_WPDR_WARN_PSDU_DUR0_SHFT            0

#define IP1_BN0_WF_AGG_TOP_PLRPDR_MAX_PLR_PSDU_DUR0_ADDR       IP1_BN0_WF_AGG_TOP_PLRPDR_ADDR
#define IP1_BN0_WF_AGG_TOP_PLRPDR_MAX_PLR_PSDU_DUR0_MASK       0x00007FFF                // MAX_PLR_PSDU_DUR0[14..0]
#define IP1_BN0_WF_AGG_TOP_PLRPDR_MAX_PLR_PSDU_DUR0_SHFT       0

#define IP1_BN0_WF_AGG_TOP_CECR_COEX_RW_PRIORITY_TAG_ADDR      IP1_BN0_WF_AGG_TOP_CECR_ADDR
#define IP1_BN0_WF_AGG_TOP_CECR_COEX_RW_PRIORITY_TAG_MASK      0x0000C000                // COEX_RW_PRIORITY_TAG[15..14]
#define IP1_BN0_WF_AGG_TOP_CECR_COEX_RW_PRIORITY_TAG_SHFT      14

#define IP1_BN0_WF_AGG_TOP_OMRCR0_OM_REMAP_3_ISNON_TX_ADDR     IP1_BN0_WF_AGG_TOP_OMRCR0_ADDR
#define IP1_BN0_WF_AGG_TOP_OMRCR0_OM_REMAP_3_ISNON_TX_MASK     0x80000000                // OM_REMAP_3_ISNON_TX[31]
#define IP1_BN0_WF_AGG_TOP_OMRCR0_OM_REMAP_3_ISNON_TX_SHFT     31
#define IP1_BN0_WF_AGG_TOP_OMRCR0_OM_REMAP_CR_3_ADDR           IP1_BN0_WF_AGG_TOP_OMRCR0_ADDR
#define IP1_BN0_WF_AGG_TOP_OMRCR0_OM_REMAP_CR_3_MASK           0x3F000000                // OM_REMAP_CR_3[29..24]
#define IP1_BN0_WF_AGG_TOP_OMRCR0_OM_REMAP_CR_3_SHFT           24
#define IP1_BN0_WF_AGG_TOP_OMRCR0_OM_REMAP_2_ISNON_TX_ADDR     IP1_BN0_WF_AGG_TOP_OMRCR0_ADDR
#define IP1_BN0_WF_AGG_TOP_OMRCR0_OM_REMAP_2_ISNON_TX_MASK     0x00800000                // OM_REMAP_2_ISNON_TX[23]
#define IP1_BN0_WF_AGG_TOP_OMRCR0_OM_REMAP_2_ISNON_TX_SHFT     23
#define IP1_BN0_WF_AGG_TOP_OMRCR0_OM_REMAP_CR_2_ADDR           IP1_BN0_WF_AGG_TOP_OMRCR0_ADDR
#define IP1_BN0_WF_AGG_TOP_OMRCR0_OM_REMAP_CR_2_MASK           0x003F0000                // OM_REMAP_CR_2[21..16]
#define IP1_BN0_WF_AGG_TOP_OMRCR0_OM_REMAP_CR_2_SHFT           16
#define IP1_BN0_WF_AGG_TOP_OMRCR0_OM_REMAP_1_ISNON_TX_ADDR     IP1_BN0_WF_AGG_TOP_OMRCR0_ADDR
#define IP1_BN0_WF_AGG_TOP_OMRCR0_OM_REMAP_1_ISNON_TX_MASK     0x00008000                // OM_REMAP_1_ISNON_TX[15]
#define IP1_BN0_WF_AGG_TOP_OMRCR0_OM_REMAP_1_ISNON_TX_SHFT     15
#define IP1_BN0_WF_AGG_TOP_OMRCR0_OM_REMAP_CR_1_ADDR           IP1_BN0_WF_AGG_TOP_OMRCR0_ADDR
#define IP1_BN0_WF_AGG_TOP_OMRCR0_OM_REMAP_CR_1_MASK           0x00003F00                // OM_REMAP_CR_1[13..8]
#define IP1_BN0_WF_AGG_TOP_OMRCR0_OM_REMAP_CR_1_SHFT           8
#define IP1_BN0_WF_AGG_TOP_OMRCR0_OM_REMAP_0_ISNON_TX_ADDR     IP1_BN0_WF_AGG_TOP_OMRCR0_ADDR
#define IP1_BN0_WF_AGG_TOP_OMRCR0_OM_REMAP_0_ISNON_TX_MASK     0x00000080                // OM_REMAP_0_ISNON_TX[7]
#define IP1_BN0_WF_AGG_TOP_OMRCR0_OM_REMAP_0_ISNON_TX_SHFT     7
#define IP1_BN0_WF_AGG_TOP_OMRCR0_OM_REMAP_CR_0_ADDR           IP1_BN0_WF_AGG_TOP_OMRCR0_ADDR
#define IP1_BN0_WF_AGG_TOP_OMRCR0_OM_REMAP_CR_0_MASK           0x0000003F                // OM_REMAP_CR_0[5..0]
#define IP1_BN0_WF_AGG_TOP_OMRCR0_OM_REMAP_CR_0_SHFT           0

#define IP1_BN0_WF_AGG_TOP_OMRCR1_OM_REMAP_7_ISNON_TX_ADDR     IP1_BN0_WF_AGG_TOP_OMRCR1_ADDR
#define IP1_BN0_WF_AGG_TOP_OMRCR1_OM_REMAP_7_ISNON_TX_MASK     0x80000000                // OM_REMAP_7_ISNON_TX[31]
#define IP1_BN0_WF_AGG_TOP_OMRCR1_OM_REMAP_7_ISNON_TX_SHFT     31
#define IP1_BN0_WF_AGG_TOP_OMRCR1_OM_REMAP_CR_7_ADDR           IP1_BN0_WF_AGG_TOP_OMRCR1_ADDR
#define IP1_BN0_WF_AGG_TOP_OMRCR1_OM_REMAP_CR_7_MASK           0x3F000000                // OM_REMAP_CR_7[29..24]
#define IP1_BN0_WF_AGG_TOP_OMRCR1_OM_REMAP_CR_7_SHFT           24
#define IP1_BN0_WF_AGG_TOP_OMRCR1_OM_REMAP_6_ISNON_TX_ADDR     IP1_BN0_WF_AGG_TOP_OMRCR1_ADDR
#define IP1_BN0_WF_AGG_TOP_OMRCR1_OM_REMAP_6_ISNON_TX_MASK     0x00800000                // OM_REMAP_6_ISNON_TX[23]
#define IP1_BN0_WF_AGG_TOP_OMRCR1_OM_REMAP_6_ISNON_TX_SHFT     23
#define IP1_BN0_WF_AGG_TOP_OMRCR1_OM_REMAP_CR_6_ADDR           IP1_BN0_WF_AGG_TOP_OMRCR1_ADDR
#define IP1_BN0_WF_AGG_TOP_OMRCR1_OM_REMAP_CR_6_MASK           0x003F0000                // OM_REMAP_CR_6[21..16]
#define IP1_BN0_WF_AGG_TOP_OMRCR1_OM_REMAP_CR_6_SHFT           16
#define IP1_BN0_WF_AGG_TOP_OMRCR1_OM_REMAP_5_ISNON_TX_ADDR     IP1_BN0_WF_AGG_TOP_OMRCR1_ADDR
#define IP1_BN0_WF_AGG_TOP_OMRCR1_OM_REMAP_5_ISNON_TX_MASK     0x00008000                // OM_REMAP_5_ISNON_TX[15]
#define IP1_BN0_WF_AGG_TOP_OMRCR1_OM_REMAP_5_ISNON_TX_SHFT     15
#define IP1_BN0_WF_AGG_TOP_OMRCR1_OM_REMAP_CR_5_ADDR           IP1_BN0_WF_AGG_TOP_OMRCR1_ADDR
#define IP1_BN0_WF_AGG_TOP_OMRCR1_OM_REMAP_CR_5_MASK           0x00003F00                // OM_REMAP_CR_5[13..8]
#define IP1_BN0_WF_AGG_TOP_OMRCR1_OM_REMAP_CR_5_SHFT           8
#define IP1_BN0_WF_AGG_TOP_OMRCR1_OM_REMAP_4_ISNON_TX_ADDR     IP1_BN0_WF_AGG_TOP_OMRCR1_ADDR
#define IP1_BN0_WF_AGG_TOP_OMRCR1_OM_REMAP_4_ISNON_TX_MASK     0x00000080                // OM_REMAP_4_ISNON_TX[7]
#define IP1_BN0_WF_AGG_TOP_OMRCR1_OM_REMAP_4_ISNON_TX_SHFT     7
#define IP1_BN0_WF_AGG_TOP_OMRCR1_OM_REMAP_CR_4_ADDR           IP1_BN0_WF_AGG_TOP_OMRCR1_ADDR
#define IP1_BN0_WF_AGG_TOP_OMRCR1_OM_REMAP_CR_4_MASK           0x0000003F                // OM_REMAP_CR_4[5..0]
#define IP1_BN0_WF_AGG_TOP_OMRCR1_OM_REMAP_CR_4_SHFT           0

#define IP1_BN0_WF_AGG_TOP_OMRCR2_OM_REMAP_B_ISNON_TX_ADDR     IP1_BN0_WF_AGG_TOP_OMRCR2_ADDR
#define IP1_BN0_WF_AGG_TOP_OMRCR2_OM_REMAP_B_ISNON_TX_MASK     0x80000000                // OM_REMAP_B_ISNON_TX[31]
#define IP1_BN0_WF_AGG_TOP_OMRCR2_OM_REMAP_B_ISNON_TX_SHFT     31
#define IP1_BN0_WF_AGG_TOP_OMRCR2_OM_REMAP_CR_B_ADDR           IP1_BN0_WF_AGG_TOP_OMRCR2_ADDR
#define IP1_BN0_WF_AGG_TOP_OMRCR2_OM_REMAP_CR_B_MASK           0x3F000000                // OM_REMAP_CR_B[29..24]
#define IP1_BN0_WF_AGG_TOP_OMRCR2_OM_REMAP_CR_B_SHFT           24
#define IP1_BN0_WF_AGG_TOP_OMRCR2_OM_REMAP_A_ISNON_TX_ADDR     IP1_BN0_WF_AGG_TOP_OMRCR2_ADDR
#define IP1_BN0_WF_AGG_TOP_OMRCR2_OM_REMAP_A_ISNON_TX_MASK     0x00800000                // OM_REMAP_A_ISNON_TX[23]
#define IP1_BN0_WF_AGG_TOP_OMRCR2_OM_REMAP_A_ISNON_TX_SHFT     23
#define IP1_BN0_WF_AGG_TOP_OMRCR2_OM_REMAP_CR_A_ADDR           IP1_BN0_WF_AGG_TOP_OMRCR2_ADDR
#define IP1_BN0_WF_AGG_TOP_OMRCR2_OM_REMAP_CR_A_MASK           0x003F0000                // OM_REMAP_CR_A[21..16]
#define IP1_BN0_WF_AGG_TOP_OMRCR2_OM_REMAP_CR_A_SHFT           16
#define IP1_BN0_WF_AGG_TOP_OMRCR2_OM_REMAP_9_ISNON_TX_ADDR     IP1_BN0_WF_AGG_TOP_OMRCR2_ADDR
#define IP1_BN0_WF_AGG_TOP_OMRCR2_OM_REMAP_9_ISNON_TX_MASK     0x00008000                // OM_REMAP_9_ISNON_TX[15]
#define IP1_BN0_WF_AGG_TOP_OMRCR2_OM_REMAP_9_ISNON_TX_SHFT     15
#define IP1_BN0_WF_AGG_TOP_OMRCR2_OM_REMAP_CR_9_ADDR           IP1_BN0_WF_AGG_TOP_OMRCR2_ADDR
#define IP1_BN0_WF_AGG_TOP_OMRCR2_OM_REMAP_CR_9_MASK           0x00003F00                // OM_REMAP_CR_9[13..8]
#define IP1_BN0_WF_AGG_TOP_OMRCR2_OM_REMAP_CR_9_SHFT           8
#define IP1_BN0_WF_AGG_TOP_OMRCR2_OM_REMAP_8_ISNON_TX_ADDR     IP1_BN0_WF_AGG_TOP_OMRCR2_ADDR
#define IP1_BN0_WF_AGG_TOP_OMRCR2_OM_REMAP_8_ISNON_TX_MASK     0x00000080                // OM_REMAP_8_ISNON_TX[7]
#define IP1_BN0_WF_AGG_TOP_OMRCR2_OM_REMAP_8_ISNON_TX_SHFT     7
#define IP1_BN0_WF_AGG_TOP_OMRCR2_OM_REMAP_CR_8_ADDR           IP1_BN0_WF_AGG_TOP_OMRCR2_ADDR
#define IP1_BN0_WF_AGG_TOP_OMRCR2_OM_REMAP_CR_8_MASK           0x0000003F                // OM_REMAP_CR_8[5..0]
#define IP1_BN0_WF_AGG_TOP_OMRCR2_OM_REMAP_CR_8_SHFT           0

#define IP1_BN0_WF_AGG_TOP_OMRCR3_OM_REMAP_F_ISNON_TX_ADDR     IP1_BN0_WF_AGG_TOP_OMRCR3_ADDR
#define IP1_BN0_WF_AGG_TOP_OMRCR3_OM_REMAP_F_ISNON_TX_MASK     0x80000000                // OM_REMAP_F_ISNON_TX[31]
#define IP1_BN0_WF_AGG_TOP_OMRCR3_OM_REMAP_F_ISNON_TX_SHFT     31
#define IP1_BN0_WF_AGG_TOP_OMRCR3_OM_REMAP_CR_F_ADDR           IP1_BN0_WF_AGG_TOP_OMRCR3_ADDR
#define IP1_BN0_WF_AGG_TOP_OMRCR3_OM_REMAP_CR_F_MASK           0x3F000000                // OM_REMAP_CR_F[29..24]
#define IP1_BN0_WF_AGG_TOP_OMRCR3_OM_REMAP_CR_F_SHFT           24
#define IP1_BN0_WF_AGG_TOP_OMRCR3_OM_REMAP_E_ISNON_TX_ADDR     IP1_BN0_WF_AGG_TOP_OMRCR3_ADDR
#define IP1_BN0_WF_AGG_TOP_OMRCR3_OM_REMAP_E_ISNON_TX_MASK     0x00800000                // OM_REMAP_E_ISNON_TX[23]
#define IP1_BN0_WF_AGG_TOP_OMRCR3_OM_REMAP_E_ISNON_TX_SHFT     23
#define IP1_BN0_WF_AGG_TOP_OMRCR3_OM_REMAP_CR_E_ADDR           IP1_BN0_WF_AGG_TOP_OMRCR3_ADDR
#define IP1_BN0_WF_AGG_TOP_OMRCR3_OM_REMAP_CR_E_MASK           0x003F0000                // OM_REMAP_CR_E[21..16]
#define IP1_BN0_WF_AGG_TOP_OMRCR3_OM_REMAP_CR_E_SHFT           16
#define IP1_BN0_WF_AGG_TOP_OMRCR3_OM_REMAP_D_ISNON_TX_ADDR     IP1_BN0_WF_AGG_TOP_OMRCR3_ADDR
#define IP1_BN0_WF_AGG_TOP_OMRCR3_OM_REMAP_D_ISNON_TX_MASK     0x00008000                // OM_REMAP_D_ISNON_TX[15]
#define IP1_BN0_WF_AGG_TOP_OMRCR3_OM_REMAP_D_ISNON_TX_SHFT     15
#define IP1_BN0_WF_AGG_TOP_OMRCR3_OM_REMAP_CR_D_ADDR           IP1_BN0_WF_AGG_TOP_OMRCR3_ADDR
#define IP1_BN0_WF_AGG_TOP_OMRCR3_OM_REMAP_CR_D_MASK           0x00003F00                // OM_REMAP_CR_D[13..8]
#define IP1_BN0_WF_AGG_TOP_OMRCR3_OM_REMAP_CR_D_SHFT           8
#define IP1_BN0_WF_AGG_TOP_OMRCR3_OM_REMAP_C_ISNON_TX_ADDR     IP1_BN0_WF_AGG_TOP_OMRCR3_ADDR
#define IP1_BN0_WF_AGG_TOP_OMRCR3_OM_REMAP_C_ISNON_TX_MASK     0x00000080                // OM_REMAP_C_ISNON_TX[7]
#define IP1_BN0_WF_AGG_TOP_OMRCR3_OM_REMAP_C_ISNON_TX_SHFT     7
#define IP1_BN0_WF_AGG_TOP_OMRCR3_OM_REMAP_CR_C_ADDR           IP1_BN0_WF_AGG_TOP_OMRCR3_ADDR
#define IP1_BN0_WF_AGG_TOP_OMRCR3_OM_REMAP_CR_C_MASK           0x0000003F                // OM_REMAP_CR_C[5..0]
#define IP1_BN0_WF_AGG_TOP_OMRCR3_OM_REMAP_CR_C_SHFT           0

#define IP1_BN0_WF_AGG_TOP_TMCR_THERMAL_PSDU_DUR_EN_ADDR       IP1_BN0_WF_AGG_TOP_TMCR_ADDR
#define IP1_BN0_WF_AGG_TOP_TMCR_THERMAL_PSDU_DUR_EN_MASK       0x00010000                // THERMAL_PSDU_DUR_EN[16]
#define IP1_BN0_WF_AGG_TOP_TMCR_THERMAL_PSDU_DUR_EN_SHFT       16
#define IP1_BN0_WF_AGG_TOP_TMCR_THERMAL_PSDU_DUR_ADDR          IP1_BN0_WF_AGG_TOP_TMCR_ADDR
#define IP1_BN0_WF_AGG_TOP_TMCR_THERMAL_PSDU_DUR_MASK          0x00007FFF                // THERMAL_PSDU_DUR[14..0]
#define IP1_BN0_WF_AGG_TOP_TMCR_THERMAL_PSDU_DUR_SHFT          0

#define IP1_BN0_WF_AGG_TOP_TWTCR_TWTTXCTRL_ADDR                IP1_BN0_WF_AGG_TOP_TWTCR_ADDR
#define IP1_BN0_WF_AGG_TOP_TWTCR_TWTTXCTRL_MASK                0x00000001                // TWTTXCTRL[0]
#define IP1_BN0_WF_AGG_TOP_TWTCR_TWTTXCTRL_SHFT                0

#define IP1_BN0_WF_AGG_TOP_TWTSTACR_TWTSTA_VALID3_ADDR         IP1_BN0_WF_AGG_TOP_TWTSTACR_ADDR
#define IP1_BN0_WF_AGG_TOP_TWTSTACR_TWTSTA_VALID3_MASK         0x80000000                // TWTSTA_VALID3[31]
#define IP1_BN0_WF_AGG_TOP_TWTSTACR_TWTSTA_VALID3_SHFT         31
#define IP1_BN0_WF_AGG_TOP_TWTSTACR_TWTSTA_TBLIDX3_ADDR        IP1_BN0_WF_AGG_TOP_TWTSTACR_ADDR
#define IP1_BN0_WF_AGG_TOP_TWTSTACR_TWTSTA_TBLIDX3_MASK        0x0F000000                // TWTSTA_TBLIDX3[27..24]
#define IP1_BN0_WF_AGG_TOP_TWTSTACR_TWTSTA_TBLIDX3_SHFT        24
#define IP1_BN0_WF_AGG_TOP_TWTSTACR_TWTSTA_VALID2_ADDR         IP1_BN0_WF_AGG_TOP_TWTSTACR_ADDR
#define IP1_BN0_WF_AGG_TOP_TWTSTACR_TWTSTA_VALID2_MASK         0x00800000                // TWTSTA_VALID2[23]
#define IP1_BN0_WF_AGG_TOP_TWTSTACR_TWTSTA_VALID2_SHFT         23
#define IP1_BN0_WF_AGG_TOP_TWTSTACR_TWTSTA_TBLIDX2_ADDR        IP1_BN0_WF_AGG_TOP_TWTSTACR_ADDR
#define IP1_BN0_WF_AGG_TOP_TWTSTACR_TWTSTA_TBLIDX2_MASK        0x000F0000                // TWTSTA_TBLIDX2[19..16]
#define IP1_BN0_WF_AGG_TOP_TWTSTACR_TWTSTA_TBLIDX2_SHFT        16
#define IP1_BN0_WF_AGG_TOP_TWTSTACR_TWTSTA_VALID1_ADDR         IP1_BN0_WF_AGG_TOP_TWTSTACR_ADDR
#define IP1_BN0_WF_AGG_TOP_TWTSTACR_TWTSTA_VALID1_MASK         0x00008000                // TWTSTA_VALID1[15]
#define IP1_BN0_WF_AGG_TOP_TWTSTACR_TWTSTA_VALID1_SHFT         15
#define IP1_BN0_WF_AGG_TOP_TWTSTACR_TWTSTA_TBLIDX1_ADDR        IP1_BN0_WF_AGG_TOP_TWTSTACR_ADDR
#define IP1_BN0_WF_AGG_TOP_TWTSTACR_TWTSTA_TBLIDX1_MASK        0x00000F00                // TWTSTA_TBLIDX1[11..8]
#define IP1_BN0_WF_AGG_TOP_TWTSTACR_TWTSTA_TBLIDX1_SHFT        8
#define IP1_BN0_WF_AGG_TOP_TWTSTACR_TWTSTA_VALID0_ADDR         IP1_BN0_WF_AGG_TOP_TWTSTACR_ADDR
#define IP1_BN0_WF_AGG_TOP_TWTSTACR_TWTSTA_VALID0_MASK         0x00000080                // TWTSTA_VALID0[7]
#define IP1_BN0_WF_AGG_TOP_TWTSTACR_TWTSTA_VALID0_SHFT         7
#define IP1_BN0_WF_AGG_TOP_TWTSTACR_TWTSTA_TBLIDX0_ADDR        IP1_BN0_WF_AGG_TOP_TWTSTACR_ADDR
#define IP1_BN0_WF_AGG_TOP_TWTSTACR_TWTSTA_TBLIDX0_MASK        0x0000000F                // TWTSTA_TBLIDX0[3..0]
#define IP1_BN0_WF_AGG_TOP_TWTSTACR_TWTSTA_TBLIDX0_SHFT        0

#define IP1_BN0_WF_AGG_TOP_TWTE0TB_TWTE0TB1_END_TSF_ADDR       IP1_BN0_WF_AGG_TOP_TWTE0TB_ADDR
#define IP1_BN0_WF_AGG_TOP_TWTE0TB_TWTE0TB1_END_TSF_MASK       0xFFF00000                // TWTE0TB1_END_TSF[31..20]
#define IP1_BN0_WF_AGG_TOP_TWTE0TB_TWTE0TB1_END_TSF_SHFT       20
#define IP1_BN0_WF_AGG_TOP_TWTE0TB_TWTE0TB1_START_TSF_ADDR     IP1_BN0_WF_AGG_TOP_TWTE0TB_ADDR
#define IP1_BN0_WF_AGG_TOP_TWTE0TB_TWTE0TB1_START_TSF_MASK     0x000FFFFF                // TWTE0TB1_START_TSF[19..0]
#define IP1_BN0_WF_AGG_TOP_TWTE0TB_TWTE0TB1_START_TSF_SHFT     0

#define IP1_BN0_WF_AGG_TOP_TWTE1TB_TWTE1TB1_END_TSF_ADDR       IP1_BN0_WF_AGG_TOP_TWTE1TB_ADDR
#define IP1_BN0_WF_AGG_TOP_TWTE1TB_TWTE1TB1_END_TSF_MASK       0xFFF00000                // TWTE1TB1_END_TSF[31..20]
#define IP1_BN0_WF_AGG_TOP_TWTE1TB_TWTE1TB1_END_TSF_SHFT       20
#define IP1_BN0_WF_AGG_TOP_TWTE1TB_TWTE1TB1_START_TSF_ADDR     IP1_BN0_WF_AGG_TOP_TWTE1TB_ADDR
#define IP1_BN0_WF_AGG_TOP_TWTE1TB_TWTE1TB1_START_TSF_MASK     0x000FFFFF                // TWTE1TB1_START_TSF[19..0]
#define IP1_BN0_WF_AGG_TOP_TWTE1TB_TWTE1TB1_START_TSF_SHFT     0

#define IP1_BN0_WF_AGG_TOP_TWTE2TB_TWTE2TB1_END_TSF_ADDR       IP1_BN0_WF_AGG_TOP_TWTE2TB_ADDR
#define IP1_BN0_WF_AGG_TOP_TWTE2TB_TWTE2TB1_END_TSF_MASK       0xFFF00000                // TWTE2TB1_END_TSF[31..20]
#define IP1_BN0_WF_AGG_TOP_TWTE2TB_TWTE2TB1_END_TSF_SHFT       20
#define IP1_BN0_WF_AGG_TOP_TWTE2TB_TWTE2TB1_START_TSF_ADDR     IP1_BN0_WF_AGG_TOP_TWTE2TB_ADDR
#define IP1_BN0_WF_AGG_TOP_TWTE2TB_TWTE2TB1_START_TSF_MASK     0x000FFFFF                // TWTE2TB1_START_TSF[19..0]
#define IP1_BN0_WF_AGG_TOP_TWTE2TB_TWTE2TB1_START_TSF_SHFT     0

#define IP1_BN0_WF_AGG_TOP_TWTE3TB_TWTE3TB1_END_TSF_ADDR       IP1_BN0_WF_AGG_TOP_TWTE3TB_ADDR
#define IP1_BN0_WF_AGG_TOP_TWTE3TB_TWTE3TB1_END_TSF_MASK       0xFFF00000                // TWTE3TB1_END_TSF[31..20]
#define IP1_BN0_WF_AGG_TOP_TWTE3TB_TWTE3TB1_END_TSF_SHFT       20
#define IP1_BN0_WF_AGG_TOP_TWTE3TB_TWTE3TB1_START_TSF_ADDR     IP1_BN0_WF_AGG_TOP_TWTE3TB_ADDR
#define IP1_BN0_WF_AGG_TOP_TWTE3TB_TWTE3TB1_START_TSF_MASK     0x000FFFFF                // TWTE3TB1_START_TSF[19..0]
#define IP1_BN0_WF_AGG_TOP_TWTE3TB_TWTE3TB1_START_TSF_SHFT     0

#define IP1_BN0_WF_AGG_TOP_TWTE4TB_TWTE4TB1_END_TSF_ADDR       IP1_BN0_WF_AGG_TOP_TWTE4TB_ADDR
#define IP1_BN0_WF_AGG_TOP_TWTE4TB_TWTE4TB1_END_TSF_MASK       0xFFF00000                // TWTE4TB1_END_TSF[31..20]
#define IP1_BN0_WF_AGG_TOP_TWTE4TB_TWTE4TB1_END_TSF_SHFT       20
#define IP1_BN0_WF_AGG_TOP_TWTE4TB_TWTE4TB1_START_TSF_ADDR     IP1_BN0_WF_AGG_TOP_TWTE4TB_ADDR
#define IP1_BN0_WF_AGG_TOP_TWTE4TB_TWTE4TB1_START_TSF_MASK     0x000FFFFF                // TWTE4TB1_START_TSF[19..0]
#define IP1_BN0_WF_AGG_TOP_TWTE4TB_TWTE4TB1_START_TSF_SHFT     0

#define IP1_BN0_WF_AGG_TOP_TWTE5TB_TWTE5TB1_END_TSF_ADDR       IP1_BN0_WF_AGG_TOP_TWTE5TB_ADDR
#define IP1_BN0_WF_AGG_TOP_TWTE5TB_TWTE5TB1_END_TSF_MASK       0xFFF00000                // TWTE5TB1_END_TSF[31..20]
#define IP1_BN0_WF_AGG_TOP_TWTE5TB_TWTE5TB1_END_TSF_SHFT       20
#define IP1_BN0_WF_AGG_TOP_TWTE5TB_TWTE5TB1_START_TSF_ADDR     IP1_BN0_WF_AGG_TOP_TWTE5TB_ADDR
#define IP1_BN0_WF_AGG_TOP_TWTE5TB_TWTE5TB1_START_TSF_MASK     0x000FFFFF                // TWTE5TB1_START_TSF[19..0]
#define IP1_BN0_WF_AGG_TOP_TWTE5TB_TWTE5TB1_START_TSF_SHFT     0

#define IP1_BN0_WF_AGG_TOP_TWTE6TB_TWTE6TB1_END_TSF_ADDR       IP1_BN0_WF_AGG_TOP_TWTE6TB_ADDR
#define IP1_BN0_WF_AGG_TOP_TWTE6TB_TWTE6TB1_END_TSF_MASK       0xFFF00000                // TWTE6TB1_END_TSF[31..20]
#define IP1_BN0_WF_AGG_TOP_TWTE6TB_TWTE6TB1_END_TSF_SHFT       20
#define IP1_BN0_WF_AGG_TOP_TWTE6TB_TWTE6TB1_START_TSF_ADDR     IP1_BN0_WF_AGG_TOP_TWTE6TB_ADDR
#define IP1_BN0_WF_AGG_TOP_TWTE6TB_TWTE6TB1_START_TSF_MASK     0x000FFFFF                // TWTE6TB1_START_TSF[19..0]
#define IP1_BN0_WF_AGG_TOP_TWTE6TB_TWTE6TB1_START_TSF_SHFT     0

#define IP1_BN0_WF_AGG_TOP_TWTE7TB_TWTE7TB1_END_TSF_ADDR       IP1_BN0_WF_AGG_TOP_TWTE7TB_ADDR
#define IP1_BN0_WF_AGG_TOP_TWTE7TB_TWTE7TB1_END_TSF_MASK       0xFFF00000                // TWTE7TB1_END_TSF[31..20]
#define IP1_BN0_WF_AGG_TOP_TWTE7TB_TWTE7TB1_END_TSF_SHFT       20
#define IP1_BN0_WF_AGG_TOP_TWTE7TB_TWTE7TB1_START_TSF_ADDR     IP1_BN0_WF_AGG_TOP_TWTE7TB_ADDR
#define IP1_BN0_WF_AGG_TOP_TWTE7TB_TWTE7TB1_START_TSF_MASK     0x000FFFFF                // TWTE7TB1_START_TSF[19..0]
#define IP1_BN0_WF_AGG_TOP_TWTE7TB_TWTE7TB1_START_TSF_SHFT     0

#define IP1_BN0_WF_AGG_TOP_TWTE8TB_TWTE8TB1_END_TSF_ADDR       IP1_BN0_WF_AGG_TOP_TWTE8TB_ADDR
#define IP1_BN0_WF_AGG_TOP_TWTE8TB_TWTE8TB1_END_TSF_MASK       0xFFF00000                // TWTE8TB1_END_TSF[31..20]
#define IP1_BN0_WF_AGG_TOP_TWTE8TB_TWTE8TB1_END_TSF_SHFT       20
#define IP1_BN0_WF_AGG_TOP_TWTE8TB_TWTE8TB1_START_TSF_ADDR     IP1_BN0_WF_AGG_TOP_TWTE8TB_ADDR
#define IP1_BN0_WF_AGG_TOP_TWTE8TB_TWTE8TB1_START_TSF_MASK     0x000FFFFF                // TWTE8TB1_START_TSF[19..0]
#define IP1_BN0_WF_AGG_TOP_TWTE8TB_TWTE8TB1_START_TSF_SHFT     0

#define IP1_BN0_WF_AGG_TOP_TWTE9TB_TWTE9TB1_END_TSF_ADDR       IP1_BN0_WF_AGG_TOP_TWTE9TB_ADDR
#define IP1_BN0_WF_AGG_TOP_TWTE9TB_TWTE9TB1_END_TSF_MASK       0xFFF00000                // TWTE9TB1_END_TSF[31..20]
#define IP1_BN0_WF_AGG_TOP_TWTE9TB_TWTE9TB1_END_TSF_SHFT       20
#define IP1_BN0_WF_AGG_TOP_TWTE9TB_TWTE9TB1_START_TSF_ADDR     IP1_BN0_WF_AGG_TOP_TWTE9TB_ADDR
#define IP1_BN0_WF_AGG_TOP_TWTE9TB_TWTE9TB1_START_TSF_MASK     0x000FFFFF                // TWTE9TB1_START_TSF[19..0]
#define IP1_BN0_WF_AGG_TOP_TWTE9TB_TWTE9TB1_START_TSF_SHFT     0

#define IP1_BN0_WF_AGG_TOP_TWTEATB_TWTEATB1_END_TSF_ADDR       IP1_BN0_WF_AGG_TOP_TWTEATB_ADDR
#define IP1_BN0_WF_AGG_TOP_TWTEATB_TWTEATB1_END_TSF_MASK       0xFFF00000                // TWTEATB1_END_TSF[31..20]
#define IP1_BN0_WF_AGG_TOP_TWTEATB_TWTEATB1_END_TSF_SHFT       20
#define IP1_BN0_WF_AGG_TOP_TWTEATB_TWTEATB1_START_TSF_ADDR     IP1_BN0_WF_AGG_TOP_TWTEATB_ADDR
#define IP1_BN0_WF_AGG_TOP_TWTEATB_TWTEATB1_START_TSF_MASK     0x000FFFFF                // TWTEATB1_START_TSF[19..0]
#define IP1_BN0_WF_AGG_TOP_TWTEATB_TWTEATB1_START_TSF_SHFT     0

#define IP1_BN0_WF_AGG_TOP_TWTEBTB_TWTEBTB1_END_TSF_ADDR       IP1_BN0_WF_AGG_TOP_TWTEBTB_ADDR
#define IP1_BN0_WF_AGG_TOP_TWTEBTB_TWTEBTB1_END_TSF_MASK       0xFFF00000                // TWTEBTB1_END_TSF[31..20]
#define IP1_BN0_WF_AGG_TOP_TWTEBTB_TWTEBTB1_END_TSF_SHFT       20
#define IP1_BN0_WF_AGG_TOP_TWTEBTB_TWTEBTB1_START_TSF_ADDR     IP1_BN0_WF_AGG_TOP_TWTEBTB_ADDR
#define IP1_BN0_WF_AGG_TOP_TWTEBTB_TWTEBTB1_START_TSF_MASK     0x000FFFFF                // TWTEBTB1_START_TSF[19..0]
#define IP1_BN0_WF_AGG_TOP_TWTEBTB_TWTEBTB1_START_TSF_SHFT     0

#define IP1_BN0_WF_AGG_TOP_TWTECTB_TWTECTB1_END_TSF_ADDR       IP1_BN0_WF_AGG_TOP_TWTECTB_ADDR
#define IP1_BN0_WF_AGG_TOP_TWTECTB_TWTECTB1_END_TSF_MASK       0xFFF00000                // TWTECTB1_END_TSF[31..20]
#define IP1_BN0_WF_AGG_TOP_TWTECTB_TWTECTB1_END_TSF_SHFT       20
#define IP1_BN0_WF_AGG_TOP_TWTECTB_TWTECTB1_START_TSF_ADDR     IP1_BN0_WF_AGG_TOP_TWTECTB_ADDR
#define IP1_BN0_WF_AGG_TOP_TWTECTB_TWTECTB1_START_TSF_MASK     0x000FFFFF                // TWTECTB1_START_TSF[19..0]
#define IP1_BN0_WF_AGG_TOP_TWTECTB_TWTECTB1_START_TSF_SHFT     0

#define IP1_BN0_WF_AGG_TOP_TWTEDTB_TWTEDTB1_END_TSF_ADDR       IP1_BN0_WF_AGG_TOP_TWTEDTB_ADDR
#define IP1_BN0_WF_AGG_TOP_TWTEDTB_TWTEDTB1_END_TSF_MASK       0xFFF00000                // TWTEDTB1_END_TSF[31..20]
#define IP1_BN0_WF_AGG_TOP_TWTEDTB_TWTEDTB1_END_TSF_SHFT       20
#define IP1_BN0_WF_AGG_TOP_TWTEDTB_TWTEDTB1_START_TSF_ADDR     IP1_BN0_WF_AGG_TOP_TWTEDTB_ADDR
#define IP1_BN0_WF_AGG_TOP_TWTEDTB_TWTEDTB1_START_TSF_MASK     0x000FFFFF                // TWTEDTB1_START_TSF[19..0]
#define IP1_BN0_WF_AGG_TOP_TWTEDTB_TWTEDTB1_START_TSF_SHFT     0

#define IP1_BN0_WF_AGG_TOP_TWTEETB_TWTEETB1_END_TSF_ADDR       IP1_BN0_WF_AGG_TOP_TWTEETB_ADDR
#define IP1_BN0_WF_AGG_TOP_TWTEETB_TWTEETB1_END_TSF_MASK       0xFFF00000                // TWTEETB1_END_TSF[31..20]
#define IP1_BN0_WF_AGG_TOP_TWTEETB_TWTEETB1_END_TSF_SHFT       20
#define IP1_BN0_WF_AGG_TOP_TWTEETB_TWTEETB1_START_TSF_ADDR     IP1_BN0_WF_AGG_TOP_TWTEETB_ADDR
#define IP1_BN0_WF_AGG_TOP_TWTEETB_TWTEETB1_START_TSF_MASK     0x000FFFFF                // TWTEETB1_START_TSF[19..0]
#define IP1_BN0_WF_AGG_TOP_TWTEETB_TWTEETB1_START_TSF_SHFT     0

#define IP1_BN0_WF_AGG_TOP_TWTEFTB_TWTEFTB1_END_TSF_ADDR       IP1_BN0_WF_AGG_TOP_TWTEFTB_ADDR
#define IP1_BN0_WF_AGG_TOP_TWTEFTB_TWTEFTB1_END_TSF_MASK       0xFFF00000                // TWTEFTB1_END_TSF[31..20]
#define IP1_BN0_WF_AGG_TOP_TWTEFTB_TWTEFTB1_END_TSF_SHFT       20
#define IP1_BN0_WF_AGG_TOP_TWTEFTB_TWTEFTB1_START_TSF_ADDR     IP1_BN0_WF_AGG_TOP_TWTEFTB_ADDR
#define IP1_BN0_WF_AGG_TOP_TWTEFTB_TWTEFTB1_START_TSF_MASK     0x000FFFFF                // TWTEFTB1_START_TSF[19..0]
#define IP1_BN0_WF_AGG_TOP_TWTEFTB_TWTEFTB1_START_TSF_SHFT     0

#define IP1_BN0_WF_AGG_TOP_B0SPPSCR_BSSID0_BF_STATIC_PP_MAP_ADDR IP1_BN0_WF_AGG_TOP_B0SPPSCR_ADDR
#define IP1_BN0_WF_AGG_TOP_B0SPPSCR_BSSID0_BF_STATIC_PP_MAP_MASK 0x0000FFFF                // BSSID0_BF_STATIC_PP_MAP[15..0]
#define IP1_BN0_WF_AGG_TOP_B0SPPSCR_BSSID0_BF_STATIC_PP_MAP_SHFT 0

#define IP1_BN0_WF_AGG_TOP_B0SPPCR_BSSID0_STATIC_PP_MAP_ADDR   IP1_BN0_WF_AGG_TOP_B0SPPCR_ADDR
#define IP1_BN0_WF_AGG_TOP_B0SPPCR_BSSID0_STATIC_PP_MAP_MASK   0x0000FFFF                // BSSID0_STATIC_PP_MAP[15..0]
#define IP1_BN0_WF_AGG_TOP_B0SPPCR_BSSID0_STATIC_PP_MAP_SHFT   0

#define IP1_BN0_WF_AGG_TOP_B0ACR_BSSID0_SRS_EN_ADDR            IP1_BN0_WF_AGG_TOP_B0ACR_ADDR
#define IP1_BN0_WF_AGG_TOP_B0ACR_BSSID0_SRS_EN_MASK            0x00000001                // BSSID0_SRS_EN[0]
#define IP1_BN0_WF_AGG_TOP_B0ACR_BSSID0_SRS_EN_SHFT            0

#define IP1_BN0_WF_AGG_TOP_ATCR0_BFF_TIME_OVER_MAX_STS_ADDR    IP1_BN0_WF_AGG_TOP_ATCR0_ADDR
#define IP1_BN0_WF_AGG_TOP_ATCR0_BFF_TIME_OVER_MAX_STS_MASK    0x80000000                // BFF_TIME_OVER_MAX_STS[31]
#define IP1_BN0_WF_AGG_TOP_ATCR0_BFF_TIME_OVER_MAX_STS_SHFT    31
#define IP1_BN0_WF_AGG_TOP_ATCR0_MAX_BFF_TIME_EN_ADDR          IP1_BN0_WF_AGG_TOP_ATCR0_ADDR
#define IP1_BN0_WF_AGG_TOP_ATCR0_MAX_BFF_TIME_EN_MASK          0x40000000                // MAX_BFF_TIME_EN[30]
#define IP1_BN0_WF_AGG_TOP_ATCR0_MAX_BFF_TIME_EN_SHFT          30
#define IP1_BN0_WF_AGG_TOP_ATCR0_MAX_BFF_TIME_ADDR             IP1_BN0_WF_AGG_TOP_ATCR0_ADDR
#define IP1_BN0_WF_AGG_TOP_ATCR0_MAX_BFF_TIME_MASK             0x000FFFFF                // MAX_BFF_TIME[19..0]
#define IP1_BN0_WF_AGG_TOP_ATCR0_MAX_BFF_TIME_SHFT             0

#define IP1_BN0_WF_AGG_TOP_ATCR1_RTS_FAIL_PKT_DROP_CHARGE_CHARGE_TIME_ADDR IP1_BN0_WF_AGG_TOP_ATCR1_ADDR
#define IP1_BN0_WF_AGG_TOP_ATCR1_RTS_FAIL_PKT_DROP_CHARGE_CHARGE_TIME_MASK 0xFFFF0000                // RTS_FAIL_PKT_DROP_CHARGE_CHARGE_TIME[31..16]
#define IP1_BN0_WF_AGG_TOP_ATCR1_RTS_FAIL_PKT_DROP_CHARGE_CHARGE_TIME_SHFT 16
#define IP1_BN0_WF_AGG_TOP_ATCR1_RTS_FAIL_PKT_DROP_CHARGE_CHARGE_EN_ADDR IP1_BN0_WF_AGG_TOP_ATCR1_ADDR
#define IP1_BN0_WF_AGG_TOP_ATCR1_RTS_FAIL_PKT_DROP_CHARGE_CHARGE_EN_MASK 0x00000002                // RTS_FAIL_PKT_DROP_CHARGE_CHARGE_EN[1]
#define IP1_BN0_WF_AGG_TOP_ATCR1_RTS_FAIL_PKT_DROP_CHARGE_CHARGE_EN_SHFT 1
#define IP1_BN0_WF_AGG_TOP_ATCR1_RTS_FAIL_CHARGE_DIS_ADDR      IP1_BN0_WF_AGG_TOP_ATCR1_ADDR
#define IP1_BN0_WF_AGG_TOP_ATCR1_RTS_FAIL_CHARGE_DIS_MASK      0x00000001                // RTS_FAIL_CHARGE_DIS[0]
#define IP1_BN0_WF_AGG_TOP_ATCR1_RTS_FAIL_CHARGE_DIS_SHFT      0

#define IP1_BN0_WF_AGG_TOP_B1SPPSCR_BSSID1_BF_STATIC_PP_MAP_ADDR IP1_BN0_WF_AGG_TOP_B1SPPSCR_ADDR
#define IP1_BN0_WF_AGG_TOP_B1SPPSCR_BSSID1_BF_STATIC_PP_MAP_MASK 0x0000FFFF                // BSSID1_BF_STATIC_PP_MAP[15..0]
#define IP1_BN0_WF_AGG_TOP_B1SPPSCR_BSSID1_BF_STATIC_PP_MAP_SHFT 0

#define IP1_BN0_WF_AGG_TOP_B1SPPCR_BSSID1_STATIC_PP_MAP_ADDR   IP1_BN0_WF_AGG_TOP_B1SPPCR_ADDR
#define IP1_BN0_WF_AGG_TOP_B1SPPCR_BSSID1_STATIC_PP_MAP_MASK   0x0000FFFF                // BSSID1_STATIC_PP_MAP[15..0]
#define IP1_BN0_WF_AGG_TOP_B1SPPCR_BSSID1_STATIC_PP_MAP_SHFT   0

#define IP1_BN0_WF_AGG_TOP_B1ACR_BSSID1_SRS_EN_ADDR            IP1_BN0_WF_AGG_TOP_B1ACR_ADDR
#define IP1_BN0_WF_AGG_TOP_B1ACR_BSSID1_SRS_EN_MASK            0x00000001                // BSSID1_SRS_EN[0]
#define IP1_BN0_WF_AGG_TOP_B1ACR_BSSID1_SRS_EN_SHFT            0

#define IP1_BN0_WF_AGG_TOP_B2SPPSCR_BSSID2_BF_STATIC_PP_MAP_ADDR IP1_BN0_WF_AGG_TOP_B2SPPSCR_ADDR
#define IP1_BN0_WF_AGG_TOP_B2SPPSCR_BSSID2_BF_STATIC_PP_MAP_MASK 0x0000FFFF                // BSSID2_BF_STATIC_PP_MAP[15..0]
#define IP1_BN0_WF_AGG_TOP_B2SPPSCR_BSSID2_BF_STATIC_PP_MAP_SHFT 0

#define IP1_BN0_WF_AGG_TOP_B2SPPCR_BSSID2_STATIC_PP_MAP_ADDR   IP1_BN0_WF_AGG_TOP_B2SPPCR_ADDR
#define IP1_BN0_WF_AGG_TOP_B2SPPCR_BSSID2_STATIC_PP_MAP_MASK   0x0000FFFF                // BSSID2_STATIC_PP_MAP[15..0]
#define IP1_BN0_WF_AGG_TOP_B2SPPCR_BSSID2_STATIC_PP_MAP_SHFT   0

#define IP1_BN0_WF_AGG_TOP_B2ACR_BSSID2_SRS_EN_ADDR            IP1_BN0_WF_AGG_TOP_B2ACR_ADDR
#define IP1_BN0_WF_AGG_TOP_B2ACR_BSSID2_SRS_EN_MASK            0x00000001                // BSSID2_SRS_EN[0]
#define IP1_BN0_WF_AGG_TOP_B2ACR_BSSID2_SRS_EN_SHFT            0

#define IP1_BN0_WF_AGG_TOP_B3SPPSCR_BSSID3_BF_STATIC_PP_MAP_ADDR IP1_BN0_WF_AGG_TOP_B3SPPSCR_ADDR
#define IP1_BN0_WF_AGG_TOP_B3SPPSCR_BSSID3_BF_STATIC_PP_MAP_MASK 0x0000FFFF                // BSSID3_BF_STATIC_PP_MAP[15..0]
#define IP1_BN0_WF_AGG_TOP_B3SPPSCR_BSSID3_BF_STATIC_PP_MAP_SHFT 0

#define IP1_BN0_WF_AGG_TOP_B3SPPCR_BSSID3_STATIC_PP_MAP_ADDR   IP1_BN0_WF_AGG_TOP_B3SPPCR_ADDR
#define IP1_BN0_WF_AGG_TOP_B3SPPCR_BSSID3_STATIC_PP_MAP_MASK   0x0000FFFF                // BSSID3_STATIC_PP_MAP[15..0]
#define IP1_BN0_WF_AGG_TOP_B3SPPCR_BSSID3_STATIC_PP_MAP_SHFT   0

#define IP1_BN0_WF_AGG_TOP_B3ACR_BSSID3_SRS_EN_ADDR            IP1_BN0_WF_AGG_TOP_B3ACR_ADDR
#define IP1_BN0_WF_AGG_TOP_B3ACR_BSSID3_SRS_EN_MASK            0x00000001                // BSSID3_SRS_EN[0]
#define IP1_BN0_WF_AGG_TOP_B3ACR_BSSID3_SRS_EN_SHFT            0

#define IP1_BN0_WF_AGG_TOP_AALCR2_AC11_AGG_LIMIT_ADDR          IP1_BN0_WF_AGG_TOP_AALCR2_ADDR
#define IP1_BN0_WF_AGG_TOP_AALCR2_AC11_AGG_LIMIT_MASK          0x03FF0000                // AC11_AGG_LIMIT[25..16]
#define IP1_BN0_WF_AGG_TOP_AALCR2_AC11_AGG_LIMIT_SHFT          16
#define IP1_BN0_WF_AGG_TOP_AALCR2_AC10_AGG_LIMIT_ADDR          IP1_BN0_WF_AGG_TOP_AALCR2_ADDR
#define IP1_BN0_WF_AGG_TOP_AALCR2_AC10_AGG_LIMIT_MASK          0x000003FF                // AC10_AGG_LIMIT[9..0]
#define IP1_BN0_WF_AGG_TOP_AALCR2_AC10_AGG_LIMIT_SHFT          0

#define IP1_BN0_WF_AGG_TOP_AALCR3_AC13_AGG_LIMIT_ADDR          IP1_BN0_WF_AGG_TOP_AALCR3_ADDR
#define IP1_BN0_WF_AGG_TOP_AALCR3_AC13_AGG_LIMIT_MASK          0x03FF0000                // AC13_AGG_LIMIT[25..16]
#define IP1_BN0_WF_AGG_TOP_AALCR3_AC13_AGG_LIMIT_SHFT          16
#define IP1_BN0_WF_AGG_TOP_AALCR3_AC12_AGG_LIMIT_ADDR          IP1_BN0_WF_AGG_TOP_AALCR3_ADDR
#define IP1_BN0_WF_AGG_TOP_AALCR3_AC12_AGG_LIMIT_MASK          0x000003FF                // AC12_AGG_LIMIT[9..0]
#define IP1_BN0_WF_AGG_TOP_AALCR3_AC12_AGG_LIMIT_SHFT          0

#define IP1_BN0_WF_AGG_TOP_AALCR4_AC21_AGG_LIMIT_ADDR          IP1_BN0_WF_AGG_TOP_AALCR4_ADDR
#define IP1_BN0_WF_AGG_TOP_AALCR4_AC21_AGG_LIMIT_MASK          0x03FF0000                // AC21_AGG_LIMIT[25..16]
#define IP1_BN0_WF_AGG_TOP_AALCR4_AC21_AGG_LIMIT_SHFT          16
#define IP1_BN0_WF_AGG_TOP_AALCR4_AC20_AGG_LIMIT_ADDR          IP1_BN0_WF_AGG_TOP_AALCR4_ADDR
#define IP1_BN0_WF_AGG_TOP_AALCR4_AC20_AGG_LIMIT_MASK          0x000003FF                // AC20_AGG_LIMIT[9..0]
#define IP1_BN0_WF_AGG_TOP_AALCR4_AC20_AGG_LIMIT_SHFT          0

#define IP1_BN0_WF_AGG_TOP_AALCR5_AC23_AGG_LIMIT_ADDR          IP1_BN0_WF_AGG_TOP_AALCR5_ADDR
#define IP1_BN0_WF_AGG_TOP_AALCR5_AC23_AGG_LIMIT_MASK          0x03FF0000                // AC23_AGG_LIMIT[25..16]
#define IP1_BN0_WF_AGG_TOP_AALCR5_AC23_AGG_LIMIT_SHFT          16
#define IP1_BN0_WF_AGG_TOP_AALCR5_AC22_AGG_LIMIT_ADDR          IP1_BN0_WF_AGG_TOP_AALCR5_ADDR
#define IP1_BN0_WF_AGG_TOP_AALCR5_AC22_AGG_LIMIT_MASK          0x000003FF                // AC22_AGG_LIMIT[9..0]
#define IP1_BN0_WF_AGG_TOP_AALCR5_AC22_AGG_LIMIT_SHFT          0

#define IP1_BN0_WF_AGG_TOP_AALCR6_AC31_AGG_LIMIT_ADDR          IP1_BN0_WF_AGG_TOP_AALCR6_ADDR
#define IP1_BN0_WF_AGG_TOP_AALCR6_AC31_AGG_LIMIT_MASK          0x03FF0000                // AC31_AGG_LIMIT[25..16]
#define IP1_BN0_WF_AGG_TOP_AALCR6_AC31_AGG_LIMIT_SHFT          16
#define IP1_BN0_WF_AGG_TOP_AALCR6_AC30_AGG_LIMIT_ADDR          IP1_BN0_WF_AGG_TOP_AALCR6_ADDR
#define IP1_BN0_WF_AGG_TOP_AALCR6_AC30_AGG_LIMIT_MASK          0x000003FF                // AC30_AGG_LIMIT[9..0]
#define IP1_BN0_WF_AGG_TOP_AALCR6_AC30_AGG_LIMIT_SHFT          0

#define IP1_BN0_WF_AGG_TOP_AALCR7_AC33_AGG_LIMIT_ADDR          IP1_BN0_WF_AGG_TOP_AALCR7_ADDR
#define IP1_BN0_WF_AGG_TOP_AALCR7_AC33_AGG_LIMIT_MASK          0x03FF0000                // AC33_AGG_LIMIT[25..16]
#define IP1_BN0_WF_AGG_TOP_AALCR7_AC33_AGG_LIMIT_SHFT          16
#define IP1_BN0_WF_AGG_TOP_AALCR7_AC32_AGG_LIMIT_ADDR          IP1_BN0_WF_AGG_TOP_AALCR7_ADDR
#define IP1_BN0_WF_AGG_TOP_AALCR7_AC32_AGG_LIMIT_MASK          0x000003FF                // AC32_AGG_LIMIT[9..0]
#define IP1_BN0_WF_AGG_TOP_AALCR7_AC32_AGG_LIMIT_SHFT          0

#define IP1_BN0_WF_AGG_TOP_TCCR_TXCMD_PDA_OVERHEAD_ADDR        IP1_BN0_WF_AGG_TOP_TCCR_ADDR
#define IP1_BN0_WF_AGG_TOP_TCCR_TXCMD_PDA_OVERHEAD_MASK        0x00000FE0                // TXCMD_PDA_OVERHEAD[11..5]
#define IP1_BN0_WF_AGG_TOP_TCCR_TXCMD_PDA_OVERHEAD_SHFT        5
#define IP1_BN0_WF_AGG_TOP_TCCR_TXCMD_ICS_SERID_MODE_ADDR      IP1_BN0_WF_AGG_TOP_TCCR_ADDR
#define IP1_BN0_WF_AGG_TOP_TCCR_TXCMD_ICS_SERID_MODE_MASK      0x00000010                // TXCMD_ICS_SERID_MODE[4]
#define IP1_BN0_WF_AGG_TOP_TCCR_TXCMD_ICS_SERID_MODE_SHFT      4
#define IP1_BN0_WF_AGG_TOP_TCCR_IGNORE_SD_LP_TBTT_REMAINTIME_ADDR IP1_BN0_WF_AGG_TOP_TCCR_ADDR
#define IP1_BN0_WF_AGG_TOP_TCCR_IGNORE_SD_LP_TBTT_REMAINTIME_MASK 0x00000008                // IGNORE_SD_LP_TBTT_REMAINTIME[3]
#define IP1_BN0_WF_AGG_TOP_TCCR_IGNORE_SD_LP_TBTT_REMAINTIME_SHFT 3
#define IP1_BN0_WF_AGG_TOP_TCCR_TXCMD_BF_DISABLE_ADDR          IP1_BN0_WF_AGG_TOP_TCCR_ADDR
#define IP1_BN0_WF_AGG_TOP_TCCR_TXCMD_BF_DISABLE_MASK          0x00000004                // TXCMD_BF_DISABLE[2]
#define IP1_BN0_WF_AGG_TOP_TCCR_TXCMD_BF_DISABLE_SHFT          2
#define IP1_BN0_WF_AGG_TOP_TCCR_IGNORE_TRIG_LP_TBTT_REMAINTIME_ADDR IP1_BN0_WF_AGG_TOP_TCCR_ADDR
#define IP1_BN0_WF_AGG_TOP_TCCR_IGNORE_TRIG_LP_TBTT_REMAINTIME_MASK 0x00000002                // IGNORE_TRIG_LP_TBTT_REMAINTIME[1]
#define IP1_BN0_WF_AGG_TOP_TCCR_IGNORE_TRIG_LP_TBTT_REMAINTIME_SHFT 1
#define IP1_BN0_WF_AGG_TOP_TCCR_BW_MISMATCH_RLS_TXCMD_ADDR     IP1_BN0_WF_AGG_TOP_TCCR_ADDR
#define IP1_BN0_WF_AGG_TOP_TCCR_BW_MISMATCH_RLS_TXCMD_MASK     0x00000001                // BW_MISMATCH_RLS_TXCMD[0]
#define IP1_BN0_WF_AGG_TOP_TCCR_BW_MISMATCH_RLS_TXCMD_SHFT     0

#define IP1_BN0_WF_AGG_TOP_TFCR_TXCMD_TWT_UL_FLUSH_EN_ADDR     IP1_BN0_WF_AGG_TOP_TFCR_ADDR
#define IP1_BN0_WF_AGG_TOP_TFCR_TXCMD_TWT_UL_FLUSH_EN_MASK     0x00100000                // TXCMD_TWT_UL_FLUSH_EN[20]
#define IP1_BN0_WF_AGG_TOP_TFCR_TXCMD_TWT_UL_FLUSH_EN_SHFT     20
#define IP1_BN0_WF_AGG_TOP_TFCR_TXCMD_TWT_DL_FLUSH_EN_ADDR     IP1_BN0_WF_AGG_TOP_TFCR_ADDR
#define IP1_BN0_WF_AGG_TOP_TFCR_TXCMD_TWT_DL_FLUSH_EN_MASK     0x00080000                // TXCMD_TWT_DL_FLUSH_EN[19]
#define IP1_BN0_WF_AGG_TOP_TFCR_TXCMD_TWT_DL_FLUSH_EN_SHFT     19
#define IP1_BN0_WF_AGG_TOP_TFCR_TXCMD_TWT_TSF_TF_FLUSH_EN_ADDR IP1_BN0_WF_AGG_TOP_TFCR_ADDR
#define IP1_BN0_WF_AGG_TOP_TFCR_TXCMD_TWT_TSF_TF_FLUSH_EN_MASK 0x00040000                // TXCMD_TWT_TSF_TF_FLUSH_EN[18]
#define IP1_BN0_WF_AGG_TOP_TFCR_TXCMD_TWT_TSF_TF_FLUSH_EN_SHFT 18
#define IP1_BN0_WF_AGG_TOP_TFCR_TXCMD_TF_FLUSH_EN_ADDR         IP1_BN0_WF_AGG_TOP_TFCR_ADDR
#define IP1_BN0_WF_AGG_TOP_TFCR_TXCMD_TF_FLUSH_EN_MASK         0x00020000                // TXCMD_TF_FLUSH_EN[17]
#define IP1_BN0_WF_AGG_TOP_TFCR_TXCMD_TF_FLUSH_EN_SHFT         17
#define IP1_BN0_WF_AGG_TOP_TFCR_TXCMD_ALTXCMD_FLUSH_EN_ADDR    IP1_BN0_WF_AGG_TOP_TFCR_ADDR
#define IP1_BN0_WF_AGG_TOP_TFCR_TXCMD_ALTXCMD_FLUSH_EN_MASK    0x00010000                // TXCMD_ALTXCMD_FLUSH_EN[16]
#define IP1_BN0_WF_AGG_TOP_TFCR_TXCMD_ALTXCMD_FLUSH_EN_SHFT    16
#define IP1_BN0_WF_AGG_TOP_TFCR_TXCMD_AC33_FLUSH_EN_ADDR       IP1_BN0_WF_AGG_TOP_TFCR_ADDR
#define IP1_BN0_WF_AGG_TOP_TFCR_TXCMD_AC33_FLUSH_EN_MASK       0x00008000                // TXCMD_AC33_FLUSH_EN[15]
#define IP1_BN0_WF_AGG_TOP_TFCR_TXCMD_AC33_FLUSH_EN_SHFT       15
#define IP1_BN0_WF_AGG_TOP_TFCR_TXCMD_AC32_FLUSH_EN_ADDR       IP1_BN0_WF_AGG_TOP_TFCR_ADDR
#define IP1_BN0_WF_AGG_TOP_TFCR_TXCMD_AC32_FLUSH_EN_MASK       0x00004000                // TXCMD_AC32_FLUSH_EN[14]
#define IP1_BN0_WF_AGG_TOP_TFCR_TXCMD_AC32_FLUSH_EN_SHFT       14
#define IP1_BN0_WF_AGG_TOP_TFCR_TXCMD_AC31_FLUSH_EN_ADDR       IP1_BN0_WF_AGG_TOP_TFCR_ADDR
#define IP1_BN0_WF_AGG_TOP_TFCR_TXCMD_AC31_FLUSH_EN_MASK       0x00002000                // TXCMD_AC31_FLUSH_EN[13]
#define IP1_BN0_WF_AGG_TOP_TFCR_TXCMD_AC31_FLUSH_EN_SHFT       13
#define IP1_BN0_WF_AGG_TOP_TFCR_TXCMD_AC30_FLUSH_EN_ADDR       IP1_BN0_WF_AGG_TOP_TFCR_ADDR
#define IP1_BN0_WF_AGG_TOP_TFCR_TXCMD_AC30_FLUSH_EN_MASK       0x00001000                // TXCMD_AC30_FLUSH_EN[12]
#define IP1_BN0_WF_AGG_TOP_TFCR_TXCMD_AC30_FLUSH_EN_SHFT       12
#define IP1_BN0_WF_AGG_TOP_TFCR_TXCMD_AC23_FLUSH_EN_ADDR       IP1_BN0_WF_AGG_TOP_TFCR_ADDR
#define IP1_BN0_WF_AGG_TOP_TFCR_TXCMD_AC23_FLUSH_EN_MASK       0x00000800                // TXCMD_AC23_FLUSH_EN[11]
#define IP1_BN0_WF_AGG_TOP_TFCR_TXCMD_AC23_FLUSH_EN_SHFT       11
#define IP1_BN0_WF_AGG_TOP_TFCR_TXCMD_AC22_FLUSH_EN_ADDR       IP1_BN0_WF_AGG_TOP_TFCR_ADDR
#define IP1_BN0_WF_AGG_TOP_TFCR_TXCMD_AC22_FLUSH_EN_MASK       0x00000400                // TXCMD_AC22_FLUSH_EN[10]
#define IP1_BN0_WF_AGG_TOP_TFCR_TXCMD_AC22_FLUSH_EN_SHFT       10
#define IP1_BN0_WF_AGG_TOP_TFCR_TXCMD_AC21_FLUSH_EN_ADDR       IP1_BN0_WF_AGG_TOP_TFCR_ADDR
#define IP1_BN0_WF_AGG_TOP_TFCR_TXCMD_AC21_FLUSH_EN_MASK       0x00000200                // TXCMD_AC21_FLUSH_EN[9]
#define IP1_BN0_WF_AGG_TOP_TFCR_TXCMD_AC21_FLUSH_EN_SHFT       9
#define IP1_BN0_WF_AGG_TOP_TFCR_TXCMD_AC20_FLUSH_EN_ADDR       IP1_BN0_WF_AGG_TOP_TFCR_ADDR
#define IP1_BN0_WF_AGG_TOP_TFCR_TXCMD_AC20_FLUSH_EN_MASK       0x00000100                // TXCMD_AC20_FLUSH_EN[8]
#define IP1_BN0_WF_AGG_TOP_TFCR_TXCMD_AC20_FLUSH_EN_SHFT       8
#define IP1_BN0_WF_AGG_TOP_TFCR_TXCMD_AC13_FLUSH_EN_ADDR       IP1_BN0_WF_AGG_TOP_TFCR_ADDR
#define IP1_BN0_WF_AGG_TOP_TFCR_TXCMD_AC13_FLUSH_EN_MASK       0x00000080                // TXCMD_AC13_FLUSH_EN[7]
#define IP1_BN0_WF_AGG_TOP_TFCR_TXCMD_AC13_FLUSH_EN_SHFT       7
#define IP1_BN0_WF_AGG_TOP_TFCR_TXCMD_AC12_FLUSH_EN_ADDR       IP1_BN0_WF_AGG_TOP_TFCR_ADDR
#define IP1_BN0_WF_AGG_TOP_TFCR_TXCMD_AC12_FLUSH_EN_MASK       0x00000040                // TXCMD_AC12_FLUSH_EN[6]
#define IP1_BN0_WF_AGG_TOP_TFCR_TXCMD_AC12_FLUSH_EN_SHFT       6
#define IP1_BN0_WF_AGG_TOP_TFCR_TXCMD_AC11_FLUSH_EN_ADDR       IP1_BN0_WF_AGG_TOP_TFCR_ADDR
#define IP1_BN0_WF_AGG_TOP_TFCR_TXCMD_AC11_FLUSH_EN_MASK       0x00000020                // TXCMD_AC11_FLUSH_EN[5]
#define IP1_BN0_WF_AGG_TOP_TFCR_TXCMD_AC11_FLUSH_EN_SHFT       5
#define IP1_BN0_WF_AGG_TOP_TFCR_TXCMD_AC10_FLUSH_EN_ADDR       IP1_BN0_WF_AGG_TOP_TFCR_ADDR
#define IP1_BN0_WF_AGG_TOP_TFCR_TXCMD_AC10_FLUSH_EN_MASK       0x00000010                // TXCMD_AC10_FLUSH_EN[4]
#define IP1_BN0_WF_AGG_TOP_TFCR_TXCMD_AC10_FLUSH_EN_SHFT       4
#define IP1_BN0_WF_AGG_TOP_TFCR_TXCMD_AC03_FLUSH_EN_ADDR       IP1_BN0_WF_AGG_TOP_TFCR_ADDR
#define IP1_BN0_WF_AGG_TOP_TFCR_TXCMD_AC03_FLUSH_EN_MASK       0x00000008                // TXCMD_AC03_FLUSH_EN[3]
#define IP1_BN0_WF_AGG_TOP_TFCR_TXCMD_AC03_FLUSH_EN_SHFT       3
#define IP1_BN0_WF_AGG_TOP_TFCR_TXCMD_AC02_FLUSH_EN_ADDR       IP1_BN0_WF_AGG_TOP_TFCR_ADDR
#define IP1_BN0_WF_AGG_TOP_TFCR_TXCMD_AC02_FLUSH_EN_MASK       0x00000004                // TXCMD_AC02_FLUSH_EN[2]
#define IP1_BN0_WF_AGG_TOP_TFCR_TXCMD_AC02_FLUSH_EN_SHFT       2
#define IP1_BN0_WF_AGG_TOP_TFCR_TXCMD_AC01_FLUSH_EN_ADDR       IP1_BN0_WF_AGG_TOP_TFCR_ADDR
#define IP1_BN0_WF_AGG_TOP_TFCR_TXCMD_AC01_FLUSH_EN_MASK       0x00000002                // TXCMD_AC01_FLUSH_EN[1]
#define IP1_BN0_WF_AGG_TOP_TFCR_TXCMD_AC01_FLUSH_EN_SHFT       1
#define IP1_BN0_WF_AGG_TOP_TFCR_TXCMD_AC00_FLUSH_EN_ADDR       IP1_BN0_WF_AGG_TOP_TFCR_ADDR
#define IP1_BN0_WF_AGG_TOP_TFCR_TXCMD_AC00_FLUSH_EN_MASK       0x00000001                // TXCMD_AC00_FLUSH_EN[0]
#define IP1_BN0_WF_AGG_TOP_TFCR_TXCMD_AC00_FLUSH_EN_SHFT       0

#define IP1_BN0_WF_AGG_TOP_MUCR0_MU_NSS_FNL_ADDR               IP1_BN0_WF_AGG_TOP_MUCR0_ADDR
#define IP1_BN0_WF_AGG_TOP_MUCR0_MU_NSS_FNL_MASK               0x001E0000                // MU_NSS_FNL[20..17]
#define IP1_BN0_WF_AGG_TOP_MUCR0_MU_NSS_FNL_SHFT               17
#define IP1_BN0_WF_AGG_TOP_MUCR0_MU_NSS_FNL_SEL_ADDR           IP1_BN0_WF_AGG_TOP_MUCR0_ADDR
#define IP1_BN0_WF_AGG_TOP_MUCR0_MU_NSS_FNL_SEL_MASK           0x00010000                // MU_NSS_FNL_SEL[16]
#define IP1_BN0_WF_AGG_TOP_MUCR0_MU_NSS_FNL_SEL_SHFT           16
#define IP1_BN0_WF_AGG_TOP_MUCR0_MURTS_AUTOBW_EN_ADDR          IP1_BN0_WF_AGG_TOP_MUCR0_ADDR
#define IP1_BN0_WF_AGG_TOP_MUCR0_MURTS_AUTOBW_EN_MASK          0x00001000                // MURTS_AUTOBW_EN[12]
#define IP1_BN0_WF_AGG_TOP_MUCR0_MURTS_AUTOBW_EN_SHFT          12
#define IP1_BN0_WF_AGG_TOP_MUCR0_MUBAR_TF_PAD_ADDR             IP1_BN0_WF_AGG_TOP_MUCR0_ADDR
#define IP1_BN0_WF_AGG_TOP_MUCR0_MUBAR_TF_PAD_MASK             0x00000380                // MUBAR_TF_PAD[9..7]
#define IP1_BN0_WF_AGG_TOP_MUCR0_MUBAR_TF_PAD_SHFT             7
#define IP1_BN0_WF_AGG_TOP_MUCR0_SW_THEN_HW_PRMB_PUNC_EN_ADDR  IP1_BN0_WF_AGG_TOP_MUCR0_ADDR
#define IP1_BN0_WF_AGG_TOP_MUCR0_SW_THEN_HW_PRMB_PUNC_EN_MASK  0x00000001                // SW_THEN_HW_PRMB_PUNC_EN[0]
#define IP1_BN0_WF_AGG_TOP_MUCR0_SW_THEN_HW_PRMB_PUNC_EN_SHFT  0

#define IP1_BN0_WF_AGG_TOP_MUCR1_EHT_UL_AUTOBW_THEN_PUNC_EN_ADDR IP1_BN0_WF_AGG_TOP_MUCR1_ADDR
#define IP1_BN0_WF_AGG_TOP_MUCR1_EHT_UL_AUTOBW_THEN_PUNC_EN_MASK 0x02000000                // EHT_UL_AUTOBW_THEN_PUNC_EN[25]
#define IP1_BN0_WF_AGG_TOP_MUCR1_EHT_UL_AUTOBW_THEN_PUNC_EN_SHFT 25
#define IP1_BN0_WF_AGG_TOP_MUCR1_EHT_UL_PRMB_PUNC_EN_ADDR      IP1_BN0_WF_AGG_TOP_MUCR1_ADDR
#define IP1_BN0_WF_AGG_TOP_MUCR1_EHT_UL_PRMB_PUNC_EN_MASK      0x01000000                // EHT_UL_PRMB_PUNC_EN[24]
#define IP1_BN0_WF_AGG_TOP_MUCR1_EHT_UL_PRMB_PUNC_EN_SHFT      24
#define IP1_BN0_WF_AGG_TOP_MUCR1_EHT_UL_AUTOBW_EN_ADDR         IP1_BN0_WF_AGG_TOP_MUCR1_ADDR
#define IP1_BN0_WF_AGG_TOP_MUCR1_EHT_UL_AUTOBW_EN_MASK         0x00800000                // EHT_UL_AUTOBW_EN[23]
#define IP1_BN0_WF_AGG_TOP_MUCR1_EHT_UL_AUTOBW_EN_SHFT         23
#define IP1_BN0_WF_AGG_TOP_MUCR1_EHT_UL_NON_OFDMA_AUTOBW_EN_ADDR IP1_BN0_WF_AGG_TOP_MUCR1_ADDR
#define IP1_BN0_WF_AGG_TOP_MUCR1_EHT_UL_NON_OFDMA_AUTOBW_EN_MASK 0x00400000                // EHT_UL_NON_OFDMA_AUTOBW_EN[22]
#define IP1_BN0_WF_AGG_TOP_MUCR1_EHT_UL_NON_OFDMA_AUTOBW_EN_SHFT 22
#define IP1_BN0_WF_AGG_TOP_MUCR1_EHT_UL_NON_OFDMA_MRU_EN_ADDR  IP1_BN0_WF_AGG_TOP_MUCR1_ADDR
#define IP1_BN0_WF_AGG_TOP_MUCR1_EHT_UL_NON_OFDMA_MRU_EN_MASK  0x00200000                // EHT_UL_NON_OFDMA_MRU_EN[21]
#define IP1_BN0_WF_AGG_TOP_MUCR1_EHT_UL_NON_OFDMA_MRU_EN_SHFT  21
#define IP1_BN0_WF_AGG_TOP_MUCR1_EHT_AUTOBW_THEN_PUNC_EN_ADDR  IP1_BN0_WF_AGG_TOP_MUCR1_ADDR
#define IP1_BN0_WF_AGG_TOP_MUCR1_EHT_AUTOBW_THEN_PUNC_EN_MASK  0x00100000                // EHT_AUTOBW_THEN_PUNC_EN[20]
#define IP1_BN0_WF_AGG_TOP_MUCR1_EHT_AUTOBW_THEN_PUNC_EN_SHFT  20
#define IP1_BN0_WF_AGG_TOP_MUCR1_EHT_MU_PRMB_PUNC_EN_ADDR      IP1_BN0_WF_AGG_TOP_MUCR1_ADDR
#define IP1_BN0_WF_AGG_TOP_MUCR1_EHT_MU_PRMB_PUNC_EN_MASK      0x00080000                // EHT_MU_PRMB_PUNC_EN[19]
#define IP1_BN0_WF_AGG_TOP_MUCR1_EHT_MU_PRMB_PUNC_EN_SHFT      19
#define IP1_BN0_WF_AGG_TOP_MUCR1_EHT_MU_AUTOBW_EN_ADDR         IP1_BN0_WF_AGG_TOP_MUCR1_ADDR
#define IP1_BN0_WF_AGG_TOP_MUCR1_EHT_MU_AUTOBW_EN_MASK         0x00040000                // EHT_MU_AUTOBW_EN[18]
#define IP1_BN0_WF_AGG_TOP_MUCR1_EHT_MU_AUTOBW_EN_SHFT         18
#define IP1_BN0_WF_AGG_TOP_MUCR1_EHT_MU_NON_OFDMA_AUTOBW_EN_ADDR IP1_BN0_WF_AGG_TOP_MUCR1_ADDR
#define IP1_BN0_WF_AGG_TOP_MUCR1_EHT_MU_NON_OFDMA_AUTOBW_EN_MASK 0x00020000                // EHT_MU_NON_OFDMA_AUTOBW_EN[17]
#define IP1_BN0_WF_AGG_TOP_MUCR1_EHT_MU_NON_OFDMA_AUTOBW_EN_SHFT 17
#define IP1_BN0_WF_AGG_TOP_MUCR1_EHT_MU_NON_OFDMA_MRU_EN_ADDR  IP1_BN0_WF_AGG_TOP_MUCR1_ADDR
#define IP1_BN0_WF_AGG_TOP_MUCR1_EHT_MU_NON_OFDMA_MRU_EN_MASK  0x00010000                // EHT_MU_NON_OFDMA_MRU_EN[16]
#define IP1_BN0_WF_AGG_TOP_MUCR1_EHT_MU_NON_OFDMA_MRU_EN_SHFT  16
#define IP1_BN0_WF_AGG_TOP_MUCR1_HE_UL_AUTOBW_THEN_PUNC_EN_ADDR IP1_BN0_WF_AGG_TOP_MUCR1_ADDR
#define IP1_BN0_WF_AGG_TOP_MUCR1_HE_UL_AUTOBW_THEN_PUNC_EN_MASK 0x00000080                // HE_UL_AUTOBW_THEN_PUNC_EN[7]
#define IP1_BN0_WF_AGG_TOP_MUCR1_HE_UL_AUTOBW_THEN_PUNC_EN_SHFT 7
#define IP1_BN0_WF_AGG_TOP_MUCR1_HE_UL_PRMB_PUNC_EN_ADDR       IP1_BN0_WF_AGG_TOP_MUCR1_ADDR
#define IP1_BN0_WF_AGG_TOP_MUCR1_HE_UL_PRMB_PUNC_EN_MASK       0x00000040                // HE_UL_PRMB_PUNC_EN[6]
#define IP1_BN0_WF_AGG_TOP_MUCR1_HE_UL_PRMB_PUNC_EN_SHFT       6
#define IP1_BN0_WF_AGG_TOP_MUCR1_HE_UL_AUTOBW_EN_ADDR          IP1_BN0_WF_AGG_TOP_MUCR1_ADDR
#define IP1_BN0_WF_AGG_TOP_MUCR1_HE_UL_AUTOBW_EN_MASK          0x00000020                // HE_UL_AUTOBW_EN[5]
#define IP1_BN0_WF_AGG_TOP_MUCR1_HE_UL_AUTOBW_EN_SHFT          5
#define IP1_BN0_WF_AGG_TOP_MUCR1_HE_UL_NON_OFDMA_AUTOBW_EN_ADDR IP1_BN0_WF_AGG_TOP_MUCR1_ADDR
#define IP1_BN0_WF_AGG_TOP_MUCR1_HE_UL_NON_OFDMA_AUTOBW_EN_MASK 0x00000010                // HE_UL_NON_OFDMA_AUTOBW_EN[4]
#define IP1_BN0_WF_AGG_TOP_MUCR1_HE_UL_NON_OFDMA_AUTOBW_EN_SHFT 4
#define IP1_BN0_WF_AGG_TOP_MUCR1_HE_AUTOBW_THEN_PUNC_EN_ADDR   IP1_BN0_WF_AGG_TOP_MUCR1_ADDR
#define IP1_BN0_WF_AGG_TOP_MUCR1_HE_AUTOBW_THEN_PUNC_EN_MASK   0x00000008                // HE_AUTOBW_THEN_PUNC_EN[3]
#define IP1_BN0_WF_AGG_TOP_MUCR1_HE_AUTOBW_THEN_PUNC_EN_SHFT   3
#define IP1_BN0_WF_AGG_TOP_MUCR1_HE_MU_PRMB_PUNC_EN_ADDR       IP1_BN0_WF_AGG_TOP_MUCR1_ADDR
#define IP1_BN0_WF_AGG_TOP_MUCR1_HE_MU_PRMB_PUNC_EN_MASK       0x00000004                // HE_MU_PRMB_PUNC_EN[2]
#define IP1_BN0_WF_AGG_TOP_MUCR1_HE_MU_PRMB_PUNC_EN_SHFT       2
#define IP1_BN0_WF_AGG_TOP_MUCR1_HE_MU_AUTOBW_EN_ADDR          IP1_BN0_WF_AGG_TOP_MUCR1_ADDR
#define IP1_BN0_WF_AGG_TOP_MUCR1_HE_MU_AUTOBW_EN_MASK          0x00000002                // HE_MU_AUTOBW_EN[1]
#define IP1_BN0_WF_AGG_TOP_MUCR1_HE_MU_AUTOBW_EN_SHFT          1
#define IP1_BN0_WF_AGG_TOP_MUCR1_HE_MU_NON_OFDMA_AUTOBW_EN_ADDR IP1_BN0_WF_AGG_TOP_MUCR1_ADDR
#define IP1_BN0_WF_AGG_TOP_MUCR1_HE_MU_NON_OFDMA_AUTOBW_EN_MASK 0x00000001                // HE_MU_NON_OFDMA_AUTOBW_EN[0]
#define IP1_BN0_WF_AGG_TOP_MUCR1_HE_MU_NON_OFDMA_AUTOBW_EN_SHFT 0

#define IP1_BN0_WF_AGG_TOP_CSDCR0_CSD_INFO_MU_BAR_1_ADDR       IP1_BN0_WF_AGG_TOP_CSDCR0_ADDR
#define IP1_BN0_WF_AGG_TOP_CSDCR0_CSD_INFO_MU_BAR_1_MASK       0xFFFFFFFF                // CSD_INFO_MU_BAR_1[31..0]
#define IP1_BN0_WF_AGG_TOP_CSDCR0_CSD_INFO_MU_BAR_1_SHFT       0

#define IP1_BN0_WF_AGG_TOP_CSDCR1_CSD_INFO_MU_BAR_2_ADDR       IP1_BN0_WF_AGG_TOP_CSDCR1_ADDR
#define IP1_BN0_WF_AGG_TOP_CSDCR1_CSD_INFO_MU_BAR_2_MASK       0xFFFFFFFF                // CSD_INFO_MU_BAR_2[31..0]
#define IP1_BN0_WF_AGG_TOP_CSDCR1_CSD_INFO_MU_BAR_2_SHFT       0

#define IP1_BN0_WF_AGG_TOP_CSDCR2_CSD_INFO_DEFAULT_1_ADDR      IP1_BN0_WF_AGG_TOP_CSDCR2_ADDR
#define IP1_BN0_WF_AGG_TOP_CSDCR2_CSD_INFO_DEFAULT_1_MASK      0xFFFFFFFF                // CSD_INFO_DEFAULT_1[31..0]
#define IP1_BN0_WF_AGG_TOP_CSDCR2_CSD_INFO_DEFAULT_1_SHFT      0

#define IP1_BN0_WF_AGG_TOP_CSDCR3_CSD_INFO_DEFAULT_2_ADDR      IP1_BN0_WF_AGG_TOP_CSDCR3_ADDR
#define IP1_BN0_WF_AGG_TOP_CSDCR3_CSD_INFO_DEFAULT_2_MASK      0xFFFFFFFF                // CSD_INFO_DEFAULT_2[31..0]
#define IP1_BN0_WF_AGG_TOP_CSDCR3_CSD_INFO_DEFAULT_2_SHFT      0

#define IP1_BN0_WF_AGG_TOP_CSDCR4_CE_NONSF_ADDR                IP1_BN0_WF_AGG_TOP_CSDCR4_ADDR
#define IP1_BN0_WF_AGG_TOP_CSDCR4_CE_NONSF_MASK                0xFFFFFFFF                // CE_NONSF[31..0]
#define IP1_BN0_WF_AGG_TOP_CSDCR4_CE_NONSF_SHFT                0

#define IP1_BN0_WF_AGG_TOP_TBCR_BSSID3_TB_RATE_MAVG_ADDR       IP1_BN0_WF_AGG_TOP_TBCR_ADDR
#define IP1_BN0_WF_AGG_TOP_TBCR_BSSID3_TB_RATE_MAVG_MASK       0x0F000000                // BSSID3_TB_RATE_MAVG[27..24]
#define IP1_BN0_WF_AGG_TOP_TBCR_BSSID3_TB_RATE_MAVG_SHFT       24
#define IP1_BN0_WF_AGG_TOP_TBCR_BSSID2_TB_RATE_MAVG_ADDR       IP1_BN0_WF_AGG_TOP_TBCR_ADDR
#define IP1_BN0_WF_AGG_TOP_TBCR_BSSID2_TB_RATE_MAVG_MASK       0x000F0000                // BSSID2_TB_RATE_MAVG[19..16]
#define IP1_BN0_WF_AGG_TOP_TBCR_BSSID2_TB_RATE_MAVG_SHFT       16
#define IP1_BN0_WF_AGG_TOP_TBCR_BSSID1_TB_RATE_MAVG_ADDR       IP1_BN0_WF_AGG_TOP_TBCR_ADDR
#define IP1_BN0_WF_AGG_TOP_TBCR_BSSID1_TB_RATE_MAVG_MASK       0x00000F00                // BSSID1_TB_RATE_MAVG[11..8]
#define IP1_BN0_WF_AGG_TOP_TBCR_BSSID1_TB_RATE_MAVG_SHFT       8
#define IP1_BN0_WF_AGG_TOP_TBCR_TB_RATE_MAVG_FACTOR_ADDR       IP1_BN0_WF_AGG_TOP_TBCR_ADDR
#define IP1_BN0_WF_AGG_TOP_TBCR_TB_RATE_MAVG_FACTOR_MASK       0x000000C0                // TB_RATE_MAVG_FACTOR[7..6]
#define IP1_BN0_WF_AGG_TOP_TBCR_TB_RATE_MAVG_FACTOR_SHFT       6
#define IP1_BN0_WF_AGG_TOP_TBCR_BSSID0_TB_RATE_MAVG_ADDR       IP1_BN0_WF_AGG_TOP_TBCR_ADDR
#define IP1_BN0_WF_AGG_TOP_TBCR_BSSID0_TB_RATE_MAVG_MASK       0x0000000F                // BSSID0_TB_RATE_MAVG[3..0]
#define IP1_BN0_WF_AGG_TOP_TBCR_BSSID0_TB_RATE_MAVG_SHFT       0

#define IP1_BN0_WF_AGG_TOP_DYNSCR_DS_EN_ADDR                   IP1_BN0_WF_AGG_TOP_DYNSCR_ADDR
#define IP1_BN0_WF_AGG_TOP_DYNSCR_DS_EN_MASK                   0xFFFFFFFF                // DS_EN[31..0]
#define IP1_BN0_WF_AGG_TOP_DYNSCR_DS_EN_SHFT                   0

#define IP1_BN0_WF_AGG_TOP_DYNSSCR_DS_STATUS_ADDR              IP1_BN0_WF_AGG_TOP_DYNSSCR_ADDR
#define IP1_BN0_WF_AGG_TOP_DYNSSCR_DS_STATUS_MASK              0xFFFFFFFF                // DS_STATUS[31..0]
#define IP1_BN0_WF_AGG_TOP_DYNSSCR_DS_STATUS_SHFT              0

#define IP1_BN0_WF_AGG_TOP_TCDCNT0_TCDCNT_CLR_ADDR             IP1_BN0_WF_AGG_TOP_TCDCNT0_ADDR
#define IP1_BN0_WF_AGG_TOP_TCDCNT0_TCDCNT_CLR_MASK             0x80000000                // TCDCNT_CLR[31]
#define IP1_BN0_WF_AGG_TOP_TCDCNT0_TCDCNT_CLR_SHFT             31
#define IP1_BN0_WF_AGG_TOP_TCDCNT0_TXCMD_TRIG_RPT_CNT_ADDR     IP1_BN0_WF_AGG_TOP_TCDCNT0_ADDR
#define IP1_BN0_WF_AGG_TOP_TCDCNT0_TXCMD_TRIG_RPT_CNT_MASK     0x7FFF8000                // TXCMD_TRIG_RPT_CNT[30..15]
#define IP1_BN0_WF_AGG_TOP_TCDCNT0_TXCMD_TRIG_RPT_CNT_SHFT     15
#define IP1_BN0_WF_AGG_TOP_TCDCNT0_TXCMD_DEFER_CNT_ADDR        IP1_BN0_WF_AGG_TOP_TCDCNT0_ADDR
#define IP1_BN0_WF_AGG_TOP_TCDCNT0_TXCMD_DEFER_CNT_MASK        0x00007FFF                // TXCMD_DEFER_CNT[14..0]
#define IP1_BN0_WF_AGG_TOP_TCDCNT0_TXCMD_DEFER_CNT_SHFT        0

#define IP1_BN0_WF_AGG_TOP_TCDCNT1_TXCMD_RPT_DONE_CNT_ADDR     IP1_BN0_WF_AGG_TOP_TCDCNT1_ADDR
#define IP1_BN0_WF_AGG_TOP_TCDCNT1_TXCMD_RPT_DONE_CNT_MASK     0xFFFF0000                // TXCMD_RPT_DONE_CNT[31..16]
#define IP1_BN0_WF_AGG_TOP_TCDCNT1_TXCMD_RPT_DONE_CNT_SHFT     16
#define IP1_BN0_WF_AGG_TOP_TCDCNT1_TXCMD_RLS_CNT_ADDR          IP1_BN0_WF_AGG_TOP_TCDCNT1_ADDR
#define IP1_BN0_WF_AGG_TOP_TCDCNT1_TXCMD_RLS_CNT_MASK          0x0000FFFF                // TXCMD_RLS_CNT[15..0]
#define IP1_BN0_WF_AGG_TOP_TCDCNT1_TXCMD_RLS_CNT_SHFT          0

#define IP1_BN0_WF_AGG_TOP_TCSR0_HW_MUBAR_TRIG_CNT_ADDR        IP1_BN0_WF_AGG_TOP_TCSR0_ADDR
#define IP1_BN0_WF_AGG_TOP_TCSR0_HW_MUBAR_TRIG_CNT_MASK        0xFF000000                // HW_MUBAR_TRIG_CNT[31..24]
#define IP1_BN0_WF_AGG_TOP_TCSR0_HW_MUBAR_TRIG_CNT_SHFT        24
#define IP1_BN0_WF_AGG_TOP_TCSR0_SW_BRP_TRIG_CNT_ADDR          IP1_BN0_WF_AGG_TOP_TCSR0_ADDR
#define IP1_BN0_WF_AGG_TOP_TCSR0_SW_BRP_TRIG_CNT_MASK          0x00FF0000                // SW_BRP_TRIG_CNT[23..16]
#define IP1_BN0_WF_AGG_TOP_TCSR0_SW_BRP_TRIG_CNT_SHFT          16
#define IP1_BN0_WF_AGG_TOP_TCSR0_SW_BASIC_TRIG_CNT_ADDR        IP1_BN0_WF_AGG_TOP_TCSR0_ADDR
#define IP1_BN0_WF_AGG_TOP_TCSR0_SW_BASIC_TRIG_CNT_MASK        0x0000FF00                // SW_BASIC_TRIG_CNT[15..8]
#define IP1_BN0_WF_AGG_TOP_TCSR0_SW_BASIC_TRIG_CNT_SHFT        8
#define IP1_BN0_WF_AGG_TOP_TCSR0_HW_BASIC_TRIG_CNT_ADDR        IP1_BN0_WF_AGG_TOP_TCSR0_ADDR
#define IP1_BN0_WF_AGG_TOP_TCSR0_HW_BASIC_TRIG_CNT_MASK        0x000000FF                // HW_BASIC_TRIG_CNT[7..0]
#define IP1_BN0_WF_AGG_TOP_TCSR0_HW_BASIC_TRIG_CNT_SHFT        0

#define IP1_BN0_WF_AGG_TOP_TCSR1_SW_BQRP_TRIG_CNT_ADDR         IP1_BN0_WF_AGG_TOP_TCSR1_ADDR
#define IP1_BN0_WF_AGG_TOP_TCSR1_SW_BQRP_TRIG_CNT_MASK         0xFF000000                // SW_BQRP_TRIG_CNT[31..24]
#define IP1_BN0_WF_AGG_TOP_TCSR1_SW_BQRP_TRIG_CNT_SHFT         24
#define IP1_BN0_WF_AGG_TOP_TCSR1_SW_GCRMUBAR_TRIG_CNT_ADDR     IP1_BN0_WF_AGG_TOP_TCSR1_ADDR
#define IP1_BN0_WF_AGG_TOP_TCSR1_SW_GCRMUBAR_TRIG_CNT_MASK     0x00FF0000                // SW_GCRMUBAR_TRIG_CNT[23..16]
#define IP1_BN0_WF_AGG_TOP_TCSR1_SW_GCRMUBAR_TRIG_CNT_SHFT     16
#define IP1_BN0_WF_AGG_TOP_TCSR1_SW_BSRP_TRIG_CNT_ADDR         IP1_BN0_WF_AGG_TOP_TCSR1_ADDR
#define IP1_BN0_WF_AGG_TOP_TCSR1_SW_BSRP_TRIG_CNT_MASK         0x0000FF00                // SW_BSRP_TRIG_CNT[15..8]
#define IP1_BN0_WF_AGG_TOP_TCSR1_SW_BSRP_TRIG_CNT_SHFT         8
#define IP1_BN0_WF_AGG_TOP_TCSR1_HW_MURTS_TRIG_CNT_ADDR        IP1_BN0_WF_AGG_TOP_TCSR1_ADDR
#define IP1_BN0_WF_AGG_TOP_TCSR1_HW_MURTS_TRIG_CNT_MASK        0x000000FF                // HW_MURTS_TRIG_CNT[7..0]
#define IP1_BN0_WF_AGG_TOP_TCSR1_HW_MURTS_TRIG_CNT_SHFT        0

#define IP1_BN0_WF_AGG_TOP_TCSR2_TRIG_DBG_CNT_CLR_ADDR         IP1_BN0_WF_AGG_TOP_TCSR2_ADDR
#define IP1_BN0_WF_AGG_TOP_TCSR2_TRIG_DBG_CNT_CLR_MASK         0x80000000                // TRIG_DBG_CNT_CLR[31]
#define IP1_BN0_WF_AGG_TOP_TCSR2_TRIG_DBG_CNT_CLR_SHFT         31
#define IP1_BN0_WF_AGG_TOP_TCSR2_SW_NDPFRP_TRIG_CNT_ADDR       IP1_BN0_WF_AGG_TOP_TCSR2_ADDR
#define IP1_BN0_WF_AGG_TOP_TCSR2_SW_NDPFRP_TRIG_CNT_MASK       0x000000FF                // SW_NDPFRP_TRIG_CNT[7..0]
#define IP1_BN0_WF_AGG_TOP_TCSR2_SW_NDPFRP_TRIG_CNT_SHFT       0

#define IP1_BN0_WF_AGG_TOP_CHDCR0_CH_DBG_0_ADDR                IP1_BN0_WF_AGG_TOP_CHDCR0_ADDR
#define IP1_BN0_WF_AGG_TOP_CHDCR0_CH_DBG_0_MASK                0xFFFFFFFF                // CH_DBG_0[31..0]
#define IP1_BN0_WF_AGG_TOP_CHDCR0_CH_DBG_0_SHFT                0

#define IP1_BN0_WF_AGG_TOP_CHDCR1_CH_DBG_1_ADDR                IP1_BN0_WF_AGG_TOP_CHDCR1_ADDR
#define IP1_BN0_WF_AGG_TOP_CHDCR1_CH_DBG_1_MASK                0xFFFFFFFF                // CH_DBG_1[31..0]
#define IP1_BN0_WF_AGG_TOP_CHDCR1_CH_DBG_1_SHFT                0

#define IP1_BN0_WF_AGG_TOP_DCR_DBG_EXTRA_SEL3_ADDR             IP1_BN0_WF_AGG_TOP_DCR_ADDR
#define IP1_BN0_WF_AGG_TOP_DCR_DBG_EXTRA_SEL3_MASK             0x3F000000                // DBG_EXTRA_SEL3[29..24]
#define IP1_BN0_WF_AGG_TOP_DCR_DBG_EXTRA_SEL3_SHFT             24
#define IP1_BN0_WF_AGG_TOP_DCR_DBG_EXTRA_SEL2_ADDR             IP1_BN0_WF_AGG_TOP_DCR_ADDR
#define IP1_BN0_WF_AGG_TOP_DCR_DBG_EXTRA_SEL2_MASK             0x003F0000                // DBG_EXTRA_SEL2[21..16]
#define IP1_BN0_WF_AGG_TOP_DCR_DBG_EXTRA_SEL2_SHFT             16
#define IP1_BN0_WF_AGG_TOP_DCR_DBG_EXTRA_SEL1_ADDR             IP1_BN0_WF_AGG_TOP_DCR_ADDR
#define IP1_BN0_WF_AGG_TOP_DCR_DBG_EXTRA_SEL1_MASK             0x00003F00                // DBG_EXTRA_SEL1[13..8]
#define IP1_BN0_WF_AGG_TOP_DCR_DBG_EXTRA_SEL1_SHFT             8
#define IP1_BN0_WF_AGG_TOP_DCR_DBG_EXTRA_SEL0_ADDR             IP1_BN0_WF_AGG_TOP_DCR_ADDR
#define IP1_BN0_WF_AGG_TOP_DCR_DBG_EXTRA_SEL0_MASK             0x0000003F                // DBG_EXTRA_SEL0[5..0]
#define IP1_BN0_WF_AGG_TOP_DCR_DBG_EXTRA_SEL0_SHFT             0

#define IP1_BN0_WF_AGG_TOP_SMDCR_SMDBG_EXTRA_SEL3_ADDR         IP1_BN0_WF_AGG_TOP_SMDCR_ADDR
#define IP1_BN0_WF_AGG_TOP_SMDCR_SMDBG_EXTRA_SEL3_MASK         0x3F000000                // SMDBG_EXTRA_SEL3[29..24]
#define IP1_BN0_WF_AGG_TOP_SMDCR_SMDBG_EXTRA_SEL3_SHFT         24
#define IP1_BN0_WF_AGG_TOP_SMDCR_SMDBG_EXTRA_SEL2_ADDR         IP1_BN0_WF_AGG_TOP_SMDCR_ADDR
#define IP1_BN0_WF_AGG_TOP_SMDCR_SMDBG_EXTRA_SEL2_MASK         0x003F0000                // SMDBG_EXTRA_SEL2[21..16]
#define IP1_BN0_WF_AGG_TOP_SMDCR_SMDBG_EXTRA_SEL2_SHFT         16
#define IP1_BN0_WF_AGG_TOP_SMDCR_SMDBG_EXTRA_SEL1_ADDR         IP1_BN0_WF_AGG_TOP_SMDCR_ADDR
#define IP1_BN0_WF_AGG_TOP_SMDCR_SMDBG_EXTRA_SEL1_MASK         0x00003F00                // SMDBG_EXTRA_SEL1[13..8]
#define IP1_BN0_WF_AGG_TOP_SMDCR_SMDBG_EXTRA_SEL1_SHFT         8
#define IP1_BN0_WF_AGG_TOP_SMDCR_SMDBG_EXTRA_SEL0_ADDR         IP1_BN0_WF_AGG_TOP_SMDCR_ADDR
#define IP1_BN0_WF_AGG_TOP_SMDCR_SMDBG_EXTRA_SEL0_MASK         0x0000003F                // SMDBG_EXTRA_SEL0[5..0]
#define IP1_BN0_WF_AGG_TOP_SMDCR_SMDBG_EXTRA_SEL0_SHFT         0

#define IP1_BN0_WF_AGG_TOP_TXCMDSMCR_BAR_CS_ADDR               IP1_BN0_WF_AGG_TOP_TXCMDSMCR_ADDR
#define IP1_BN0_WF_AGG_TOP_TXCMDSMCR_BAR_CS_MASK               0x00003000                // BAR_CS[13..12]
#define IP1_BN0_WF_AGG_TOP_TXCMDSMCR_BAR_CS_SHFT               12
#define IP1_BN0_WF_AGG_TOP_TXCMDSMCR_RPT_CS_ADDR               IP1_BN0_WF_AGG_TOP_TXCMDSMCR_ADDR
#define IP1_BN0_WF_AGG_TOP_TXCMDSMCR_RPT_CS_MASK               0x00000700                // RPT_CS[10..8]
#define IP1_BN0_WF_AGG_TOP_TXCMDSMCR_RPT_CS_SHFT               8
#define IP1_BN0_WF_AGG_TOP_TXCMDSMCR_ADDIFD_CS_ADDR            IP1_BN0_WF_AGG_TOP_TXCMDSMCR_ADDR
#define IP1_BN0_WF_AGG_TOP_TXCMDSMCR_ADDIFD_CS_MASK            0x00000070                // ADDIFD_CS[6..4]
#define IP1_BN0_WF_AGG_TOP_TXCMDSMCR_ADDIFD_CS_SHFT            4
#define IP1_BN0_WF_AGG_TOP_TXCMDSMCR_TXCMD_CS_ADDR             IP1_BN0_WF_AGG_TOP_TXCMDSMCR_ADDR
#define IP1_BN0_WF_AGG_TOP_TXCMDSMCR_TXCMD_CS_MASK             0x00000007                // TXCMD_CS[2..0]
#define IP1_BN0_WF_AGG_TOP_TXCMDSMCR_TXCMD_CS_SHFT             0

#define IP1_BN0_WF_AGG_TOP_SMCR0_FTWTBL_CS0_ADDR               IP1_BN0_WF_AGG_TOP_SMCR0_ADDR
#define IP1_BN0_WF_AGG_TOP_SMCR0_FTWTBL_CS0_MASK               0x00300000                // FTWTBL_CS0[21..20]
#define IP1_BN0_WF_AGG_TOP_SMCR0_FTWTBL_CS0_SHFT               20
#define IP1_BN0_WF_AGG_TOP_SMCR0_FTMPDU_CS0_ADDR               IP1_BN0_WF_AGG_TOP_SMCR0_ADDR
#define IP1_BN0_WF_AGG_TOP_SMCR0_FTMPDU_CS0_MASK               0x00030000                // FTMPDU_CS0[17..16]
#define IP1_BN0_WF_AGG_TOP_SMCR0_FTMPDU_CS0_SHFT               16
#define IP1_BN0_WF_AGG_TOP_SMCR0_AGG_CS0_ADDR                  IP1_BN0_WF_AGG_TOP_SMCR0_ADDR
#define IP1_BN0_WF_AGG_TOP_SMCR0_AGG_CS0_MASK                  0x00007000                // AGG_CS0[14..12]
#define IP1_BN0_WF_AGG_TOP_SMCR0_AGG_CS0_SHFT                  12
#define IP1_BN0_WF_AGG_TOP_SMCR0_PP_CS0_ADDR                   IP1_BN0_WF_AGG_TOP_SMCR0_ADDR
#define IP1_BN0_WF_AGG_TOP_SMCR0_PP_CS0_MASK                   0x00000700                // PP_CS0[10..8]
#define IP1_BN0_WF_AGG_TOP_SMCR0_PP_CS0_SHFT                   8
#define IP1_BN0_WF_AGG_TOP_SMCR0_PS_CS0_ADDR                   IP1_BN0_WF_AGG_TOP_SMCR0_ADDR
#define IP1_BN0_WF_AGG_TOP_SMCR0_PS_CS0_MASK                   0x00000070                // PS_CS0[6..4]
#define IP1_BN0_WF_AGG_TOP_SMCR0_PS_CS0_SHFT                   4
#define IP1_BN0_WF_AGG_TOP_SMCR0_SRCH_CS0_ADDR                 IP1_BN0_WF_AGG_TOP_SMCR0_ADDR
#define IP1_BN0_WF_AGG_TOP_SMCR0_SRCH_CS0_MASK                 0x0000000F                // SRCH_CS0[3..0]
#define IP1_BN0_WF_AGG_TOP_SMCR0_SRCH_CS0_SHFT                 0

#define IP1_BN0_WF_AGG_TOP_SMCR1_FTWTBL_CS1_ADDR               IP1_BN0_WF_AGG_TOP_SMCR1_ADDR
#define IP1_BN0_WF_AGG_TOP_SMCR1_FTWTBL_CS1_MASK               0x00300000                // FTWTBL_CS1[21..20]
#define IP1_BN0_WF_AGG_TOP_SMCR1_FTWTBL_CS1_SHFT               20
#define IP1_BN0_WF_AGG_TOP_SMCR1_FTMPDU_CS1_ADDR               IP1_BN0_WF_AGG_TOP_SMCR1_ADDR
#define IP1_BN0_WF_AGG_TOP_SMCR1_FTMPDU_CS1_MASK               0x00030000                // FTMPDU_CS1[17..16]
#define IP1_BN0_WF_AGG_TOP_SMCR1_FTMPDU_CS1_SHFT               16
#define IP1_BN0_WF_AGG_TOP_SMCR1_AGG_CS1_ADDR                  IP1_BN0_WF_AGG_TOP_SMCR1_ADDR
#define IP1_BN0_WF_AGG_TOP_SMCR1_AGG_CS1_MASK                  0x00007000                // AGG_CS1[14..12]
#define IP1_BN0_WF_AGG_TOP_SMCR1_AGG_CS1_SHFT                  12
#define IP1_BN0_WF_AGG_TOP_SMCR1_PP_CS1_ADDR                   IP1_BN0_WF_AGG_TOP_SMCR1_ADDR
#define IP1_BN0_WF_AGG_TOP_SMCR1_PP_CS1_MASK                   0x00000700                // PP_CS1[10..8]
#define IP1_BN0_WF_AGG_TOP_SMCR1_PP_CS1_SHFT                   8
#define IP1_BN0_WF_AGG_TOP_SMCR1_PS_CS1_ADDR                   IP1_BN0_WF_AGG_TOP_SMCR1_ADDR
#define IP1_BN0_WF_AGG_TOP_SMCR1_PS_CS1_MASK                   0x00000070                // PS_CS1[6..4]
#define IP1_BN0_WF_AGG_TOP_SMCR1_PS_CS1_SHFT                   4
#define IP1_BN0_WF_AGG_TOP_SMCR1_SRCH_CS1_ADDR                 IP1_BN0_WF_AGG_TOP_SMCR1_ADDR
#define IP1_BN0_WF_AGG_TOP_SMCR1_SRCH_CS1_MASK                 0x0000000F                // SRCH_CS1[3..0]
#define IP1_BN0_WF_AGG_TOP_SMCR1_SRCH_CS1_SHFT                 0

#define IP1_BN0_WF_AGG_TOP_SMCR2_FTWTBL_CS2_ADDR               IP1_BN0_WF_AGG_TOP_SMCR2_ADDR
#define IP1_BN0_WF_AGG_TOP_SMCR2_FTWTBL_CS2_MASK               0x00300000                // FTWTBL_CS2[21..20]
#define IP1_BN0_WF_AGG_TOP_SMCR2_FTWTBL_CS2_SHFT               20
#define IP1_BN0_WF_AGG_TOP_SMCR2_FTMPDU_CS2_ADDR               IP1_BN0_WF_AGG_TOP_SMCR2_ADDR
#define IP1_BN0_WF_AGG_TOP_SMCR2_FTMPDU_CS2_MASK               0x00030000                // FTMPDU_CS2[17..16]
#define IP1_BN0_WF_AGG_TOP_SMCR2_FTMPDU_CS2_SHFT               16
#define IP1_BN0_WF_AGG_TOP_SMCR2_AGG_CS2_ADDR                  IP1_BN0_WF_AGG_TOP_SMCR2_ADDR
#define IP1_BN0_WF_AGG_TOP_SMCR2_AGG_CS2_MASK                  0x00007000                // AGG_CS2[14..12]
#define IP1_BN0_WF_AGG_TOP_SMCR2_AGG_CS2_SHFT                  12
#define IP1_BN0_WF_AGG_TOP_SMCR2_PP_CS2_ADDR                   IP1_BN0_WF_AGG_TOP_SMCR2_ADDR
#define IP1_BN0_WF_AGG_TOP_SMCR2_PP_CS2_MASK                   0x00000700                // PP_CS2[10..8]
#define IP1_BN0_WF_AGG_TOP_SMCR2_PP_CS2_SHFT                   8
#define IP1_BN0_WF_AGG_TOP_SMCR2_PS_CS2_ADDR                   IP1_BN0_WF_AGG_TOP_SMCR2_ADDR
#define IP1_BN0_WF_AGG_TOP_SMCR2_PS_CS2_MASK                   0x00000070                // PS_CS2[6..4]
#define IP1_BN0_WF_AGG_TOP_SMCR2_PS_CS2_SHFT                   4
#define IP1_BN0_WF_AGG_TOP_SMCR2_SRCH_CS2_ADDR                 IP1_BN0_WF_AGG_TOP_SMCR2_ADDR
#define IP1_BN0_WF_AGG_TOP_SMCR2_SRCH_CS2_MASK                 0x0000000F                // SRCH_CS2[3..0]
#define IP1_BN0_WF_AGG_TOP_SMCR2_SRCH_CS2_SHFT                 0

#define IP1_BN0_WF_AGG_TOP_SMCR3_FTWTBL_CS3_ADDR               IP1_BN0_WF_AGG_TOP_SMCR3_ADDR
#define IP1_BN0_WF_AGG_TOP_SMCR3_FTWTBL_CS3_MASK               0x00300000                // FTWTBL_CS3[21..20]
#define IP1_BN0_WF_AGG_TOP_SMCR3_FTWTBL_CS3_SHFT               20
#define IP1_BN0_WF_AGG_TOP_SMCR3_FTMPDU_CS3_ADDR               IP1_BN0_WF_AGG_TOP_SMCR3_ADDR
#define IP1_BN0_WF_AGG_TOP_SMCR3_FTMPDU_CS3_MASK               0x00030000                // FTMPDU_CS3[17..16]
#define IP1_BN0_WF_AGG_TOP_SMCR3_FTMPDU_CS3_SHFT               16
#define IP1_BN0_WF_AGG_TOP_SMCR3_AGG_CS3_ADDR                  IP1_BN0_WF_AGG_TOP_SMCR3_ADDR
#define IP1_BN0_WF_AGG_TOP_SMCR3_AGG_CS3_MASK                  0x00007000                // AGG_CS3[14..12]
#define IP1_BN0_WF_AGG_TOP_SMCR3_AGG_CS3_SHFT                  12
#define IP1_BN0_WF_AGG_TOP_SMCR3_PP_CS3_ADDR                   IP1_BN0_WF_AGG_TOP_SMCR3_ADDR
#define IP1_BN0_WF_AGG_TOP_SMCR3_PP_CS3_MASK                   0x00000700                // PP_CS3[10..8]
#define IP1_BN0_WF_AGG_TOP_SMCR3_PP_CS3_SHFT                   8
#define IP1_BN0_WF_AGG_TOP_SMCR3_PS_CS3_ADDR                   IP1_BN0_WF_AGG_TOP_SMCR3_ADDR
#define IP1_BN0_WF_AGG_TOP_SMCR3_PS_CS3_MASK                   0x00000070                // PS_CS3[6..4]
#define IP1_BN0_WF_AGG_TOP_SMCR3_PS_CS3_SHFT                   4
#define IP1_BN0_WF_AGG_TOP_SMCR3_SRCH_CS3_ADDR                 IP1_BN0_WF_AGG_TOP_SMCR3_ADDR
#define IP1_BN0_WF_AGG_TOP_SMCR3_SRCH_CS3_MASK                 0x0000000F                // SRCH_CS3[3..0]
#define IP1_BN0_WF_AGG_TOP_SMCR3_SRCH_CS3_SHFT                 0

#ifdef __cplusplus
}
#endif

#endif // __IP1_BN0_WF_AGG_TOP_REGS_H__
