--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -o
mojo_top_0.twr -v 30 -l 30 mojo_top_0_routed.ncd mojo_top_0.pcf

Design file:              mojo_top_0_routed.ncd
Physical constraint file: mojo_top_0.pcf
Device,package,speed:     xc6slx9,tqg144,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report, limited to 30 items per constraint

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 544522850 paths analyzed, 512 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  19.384ns.
--------------------------------------------------------------------------------
Slack:                  0.616ns (requirement - (data path - clock path skew + uncertainty))
  Source:               test/M_state_q_FSM_FFd40 (FF)
  Destination:          test/M_counter_q_25 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.281ns (Levels of Logic = 16)
  Clock Path Skew:      -0.068ns (0.683 - 0.751)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: test/M_state_q_FSM_FFd40 to test/M_counter_q_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y28.AQ       Tcko                  0.476   test/M_state_q_FSM_FFd42
                                                       test/M_state_q_FSM_FFd40
    SLICE_X6Y28.D6       net (fanout=13)       0.671   test/M_state_q_FSM_FFd40
    SLICE_X6Y28.D        Tilo                  0.235   test/M_state_q_FSM_FFd42
                                                       test/M_state_q__n1021_SW0
    SLICE_X11Y26.D5      net (fanout=1)        0.742   test/N71
    SLICE_X11Y26.D       Tilo                  0.259   test/M_state_q_FSM_FFd10_1
                                                       test/M_state_q__n1021
    SLICE_X11Y27.C6      net (fanout=4)        0.342   test/_n1021
    SLICE_X11Y27.C       Tilo                  0.259   test/N15
                                                       test/Mmux__n1058_A81
    SLICE_X12Y22.AX      net (fanout=1)        1.220   test/Mmux__n1058_rs_A[0]
    SLICE_X12Y22.CMUX    Taxc                  0.391   test/Mmux__n1058_rs_cy[3]
                                                       test/Mmux__n1058_rs_cy<3>
    SLICE_X13Y18.C6      net (fanout=12)       0.804   test/_n1058[2]
    SLICE_X13Y18.C       Tilo                  0.259   test/alu/adder/Mmult_PWR_5_o_PWR_5_o_MuLt_21_OUT_Madd_41
                                                       test/Mmux_M_alu_op1611_1
    SLICE_X12Y16.B4      net (fanout=7)        1.270   test/Mmux_M_alu_op1611
    SLICE_X12Y16.DMUX    Topbd                 0.695   test/alu/adder/Mmult_PWR_5_o_PWR_5_o_MuLt_21_OUT_Madd2_cy[4]
                                                       test/alu/adder/Mmult_PWR_5_o_PWR_5_o_MuLt_21_OUT_Madd2_lut<2>
                                                       test/alu/adder/Mmult_PWR_5_o_PWR_5_o_MuLt_21_OUT_Madd2_cy<4>
    SLICE_X13Y16.A1      net (fanout=15)       0.595   test/alu/adder/PWR_5_o_PWR_5_o_MuLt_21_OUT[4]
    SLICE_X13Y16.A       Tilo                  0.259   test/alu/Mmux_out820
                                                       test/alu/adder/PWR_5_o_PWR_5_o_OR_31_o1_SW0
    SLICE_X13Y16.B4      net (fanout=1)        1.199   test/alu/N355
    SLICE_X13Y16.B       Tilo                  0.259   test/alu/Mmux_out820
                                                       test/alu/Mmux_out711
    SLICE_X11Y19.A5      net (fanout=4)        0.950   test/alu/Mmux_out71
    SLICE_X11Y19.A       Tilo                  0.259   test/alu/N439
                                                       test/alu/Mmux_out616_SW2_SW0
    SLICE_X11Y20.B1      net (fanout=2)        0.713   test/alu/N439
    SLICE_X11Y20.B       Tilo                  0.259   test/alu/adder/N489
                                                       test/alu/Mmux_out616_SW3
    SLICE_X8Y29.A2       net (fanout=1)        1.222   test/alu/N422
    SLICE_X8Y29.A        Tilo                  0.254   test/M_alu_out[7]_GND_3_o_equal_179_o<7>1
                                                       test/alu/Mmux_out620
    SLICE_X8Y33.C6       net (fanout=17)       1.233   M_test_out[4]
    SLICE_X8Y33.CMUX     Tilo                  0.430   test/alu/Mmux_out312
                                                       test/M_alu_out[7]_GND_3_o_equal_325_o<7>1_SW1_G
                                                       test/M_alu_out[7]_GND_3_o_equal_325_o<7>1_SW1
    SLICE_X9Y33.D2       net (fanout=2)        0.764   test/N169
    SLICE_X9Y33.D        Tilo                  0.259   test/N302
                                                       test/Mmux_M_counter_d101512_SW0
    SLICE_X9Y33.A3       net (fanout=1)        0.359   test/N302
    SLICE_X9Y33.A        Tilo                  0.259   test/N302
                                                       test/Mmux_M_counter_d101530_SW0
    SLICE_X10Y43.A6      net (fanout=2)        1.043   test/N178
    SLICE_X10Y43.A       Tilo                  0.235   test/M_counter_q[9]
                                                       test/Mmux_M_counter_d101530
    SLICE_X13Y43.B5      net (fanout=14)       0.734   test/Mmux_M_counter_d1015
    SLICE_X13Y43.CLK     Tas                   0.373   test/M_counter_q[3]
                                                       test/Mmux_M_counter_d511
                                                       test/M_counter_q_25
    -------------------------------------------------  ---------------------------
    Total                                     19.281ns (5.420ns logic, 13.861ns route)
                                                       (28.1% logic, 71.9% route)

--------------------------------------------------------------------------------
Slack:                  0.618ns (requirement - (data path - clock path skew + uncertainty))
  Source:               test/M_state_q_FSM_FFd25 (FF)
  Destination:          test/M_counter_q_25 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.286ns (Levels of Logic = 16)
  Clock Path Skew:      -0.061ns (0.683 - 0.744)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: test/M_state_q_FSM_FFd25 to test/M_counter_q_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y25.DMUX     Tshcko                0.535   test/M_state_q_FSM_FFd26
                                                       test/M_state_q_FSM_FFd25
    SLICE_X9Y27.A1       net (fanout=19)       1.091   test/M_state_q_FSM_FFd25
    SLICE_X9Y27.A        Tilo                  0.259   test/M_state_q_FSM_FFd32
                                                       test/Mmux_M_alu_op2812
    SLICE_X9Y22.B1       net (fanout=1)        1.147   test/Mmux_M_alu_op2811
    SLICE_X9Y22.B        Tilo                  0.259   test/Mmux_M_alu_op2814
                                                       test/Mmux_M_alu_op2813
    SLICE_X9Y22.D2       net (fanout=10)       0.568   test/Mmux_M_alu_op2812
    SLICE_X9Y22.D        Tilo                  0.259   test/Mmux_M_alu_op2814
                                                       test/Mmux_M_alu_op2814_1
    SLICE_X9Y19.C3       net (fanout=4)        0.807   test/Mmux_M_alu_op2814
    SLICE_X9Y19.C        Tilo                  0.259   test/alu/N294
                                                       test/alu/adder/Mmult_PWR_5_o_PWR_5_o_MuLt_21_OUT_Madd2_lut<1>_SW3
    SLICE_X12Y16.A5      net (fanout=1)        1.319   test/alu/adder/N491
    SLICE_X12Y16.AMUX    Topaa                 0.456   test/alu/adder/Mmult_PWR_5_o_PWR_5_o_MuLt_21_OUT_Madd2_cy[4]
                                                       test/alu/adder/Mmult_PWR_5_o_PWR_5_o_MuLt_21_OUT_Madd2_lut<1>
                                                       test/alu/adder/Mmult_PWR_5_o_PWR_5_o_MuLt_21_OUT_Madd2_cy<4>
    SLICE_X11Y18.A4      net (fanout=9)        1.291   test/alu/adder/PWR_5_o_PWR_5_o_MuLt_21_OUT[1]
    SLICE_X11Y18.A       Tilo                  0.259   M_test_r_op1[0]
                                                       test/alu/adder/PWR_5_o_PWR_5_o_OR_28_o_SW0
    SLICE_X13Y19.A6      net (fanout=1)        0.622   test/alu/adder/N89
    SLICE_X13Y19.A       Tilo                  0.259   test/alu/N187
                                                       test/alu/adder/PWR_5_o_PWR_5_o_OR_28_o
    SLICE_X13Y18.A6      net (fanout=10)       0.358   test/alu/GND_5_o_PWR_5_o_sub_30_OUT<0>1
    SLICE_X13Y18.A       Tilo                  0.259   test/alu/adder/Mmult_PWR_5_o_PWR_5_o_MuLt_21_OUT_Madd_41
                                                       test/alu/adder/Madd_op1[6]_GND_5_o_add_25_OUT2
    SLICE_X13Y18.B5      net (fanout=5)        0.467   test/alu/Madd_op1[6]_GND_5_o_add_25_OUT
    SLICE_X13Y18.B       Tilo                  0.259   test/alu/adder/Mmult_PWR_5_o_PWR_5_o_MuLt_21_OUT_Madd_41
                                                       test/alu/Mmux_out616_SW0_SW0
    SLICE_X13Y20.A4      net (fanout=2)        0.929   test/alu/N435
    SLICE_X13Y20.A       Tilo                  0.259   test/Mmux_M_alu_op17111
                                                       test/alu/Mmux_out616_SW0
    SLICE_X8Y29.A3       net (fanout=1)        1.422   test/alu/N419
    SLICE_X8Y29.A        Tilo                  0.254   test/M_alu_out[7]_GND_3_o_equal_179_o<7>1
                                                       test/alu/Mmux_out620
    SLICE_X8Y33.C6       net (fanout=17)       1.233   M_test_out[4]
    SLICE_X8Y33.CMUX     Tilo                  0.430   test/alu/Mmux_out312
                                                       test/M_alu_out[7]_GND_3_o_equal_325_o<7>1_SW1_G
                                                       test/M_alu_out[7]_GND_3_o_equal_325_o<7>1_SW1
    SLICE_X9Y33.D2       net (fanout=2)        0.764   test/N169
    SLICE_X9Y33.D        Tilo                  0.259   test/N302
                                                       test/Mmux_M_counter_d101512_SW0
    SLICE_X9Y33.A3       net (fanout=1)        0.359   test/N302
    SLICE_X9Y33.A        Tilo                  0.259   test/N302
                                                       test/Mmux_M_counter_d101530_SW0
    SLICE_X10Y43.A6      net (fanout=2)        1.043   test/N178
    SLICE_X10Y43.A       Tilo                  0.235   test/M_counter_q[9]
                                                       test/Mmux_M_counter_d101530
    SLICE_X13Y43.B5      net (fanout=14)       0.734   test/Mmux_M_counter_d1015
    SLICE_X13Y43.CLK     Tas                   0.373   test/M_counter_q[3]
                                                       test/Mmux_M_counter_d511
                                                       test/M_counter_q_25
    -------------------------------------------------  ---------------------------
    Total                                     19.286ns (5.132ns logic, 14.154ns route)
                                                       (26.6% logic, 73.4% route)

--------------------------------------------------------------------------------
Slack:                  0.621ns (requirement - (data path - clock path skew + uncertainty))
  Source:               test/M_state_q_FSM_FFd40 (FF)
  Destination:          test/M_counter_q_24 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.276ns (Levels of Logic = 16)
  Clock Path Skew:      -0.068ns (0.683 - 0.751)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: test/M_state_q_FSM_FFd40 to test/M_counter_q_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y28.AQ       Tcko                  0.476   test/M_state_q_FSM_FFd42
                                                       test/M_state_q_FSM_FFd40
    SLICE_X6Y28.D6       net (fanout=13)       0.671   test/M_state_q_FSM_FFd40
    SLICE_X6Y28.D        Tilo                  0.235   test/M_state_q_FSM_FFd42
                                                       test/M_state_q__n1021_SW0
    SLICE_X11Y26.D5      net (fanout=1)        0.742   test/N71
    SLICE_X11Y26.D       Tilo                  0.259   test/M_state_q_FSM_FFd10_1
                                                       test/M_state_q__n1021
    SLICE_X11Y27.C6      net (fanout=4)        0.342   test/_n1021
    SLICE_X11Y27.C       Tilo                  0.259   test/N15
                                                       test/Mmux__n1058_A81
    SLICE_X12Y22.AX      net (fanout=1)        1.220   test/Mmux__n1058_rs_A[0]
    SLICE_X12Y22.CMUX    Taxc                  0.391   test/Mmux__n1058_rs_cy[3]
                                                       test/Mmux__n1058_rs_cy<3>
    SLICE_X13Y18.C6      net (fanout=12)       0.804   test/_n1058[2]
    SLICE_X13Y18.C       Tilo                  0.259   test/alu/adder/Mmult_PWR_5_o_PWR_5_o_MuLt_21_OUT_Madd_41
                                                       test/Mmux_M_alu_op1611_1
    SLICE_X12Y16.B4      net (fanout=7)        1.270   test/Mmux_M_alu_op1611
    SLICE_X12Y16.DMUX    Topbd                 0.695   test/alu/adder/Mmult_PWR_5_o_PWR_5_o_MuLt_21_OUT_Madd2_cy[4]
                                                       test/alu/adder/Mmult_PWR_5_o_PWR_5_o_MuLt_21_OUT_Madd2_lut<2>
                                                       test/alu/adder/Mmult_PWR_5_o_PWR_5_o_MuLt_21_OUT_Madd2_cy<4>
    SLICE_X13Y16.A1      net (fanout=15)       0.595   test/alu/adder/PWR_5_o_PWR_5_o_MuLt_21_OUT[4]
    SLICE_X13Y16.A       Tilo                  0.259   test/alu/Mmux_out820
                                                       test/alu/adder/PWR_5_o_PWR_5_o_OR_31_o1_SW0
    SLICE_X13Y16.B4      net (fanout=1)        1.199   test/alu/N355
    SLICE_X13Y16.B       Tilo                  0.259   test/alu/Mmux_out820
                                                       test/alu/Mmux_out711
    SLICE_X11Y19.A5      net (fanout=4)        0.950   test/alu/Mmux_out71
    SLICE_X11Y19.A       Tilo                  0.259   test/alu/N439
                                                       test/alu/Mmux_out616_SW2_SW0
    SLICE_X11Y20.B1      net (fanout=2)        0.713   test/alu/N439
    SLICE_X11Y20.B       Tilo                  0.259   test/alu/adder/N489
                                                       test/alu/Mmux_out616_SW3
    SLICE_X8Y29.A2       net (fanout=1)        1.222   test/alu/N422
    SLICE_X8Y29.A        Tilo                  0.254   test/M_alu_out[7]_GND_3_o_equal_179_o<7>1
                                                       test/alu/Mmux_out620
    SLICE_X8Y33.C6       net (fanout=17)       1.233   M_test_out[4]
    SLICE_X8Y33.CMUX     Tilo                  0.430   test/alu/Mmux_out312
                                                       test/M_alu_out[7]_GND_3_o_equal_325_o<7>1_SW1_G
                                                       test/M_alu_out[7]_GND_3_o_equal_325_o<7>1_SW1
    SLICE_X9Y33.D2       net (fanout=2)        0.764   test/N169
    SLICE_X9Y33.D        Tilo                  0.259   test/N302
                                                       test/Mmux_M_counter_d101512_SW0
    SLICE_X9Y33.A3       net (fanout=1)        0.359   test/N302
    SLICE_X9Y33.A        Tilo                  0.259   test/N302
                                                       test/Mmux_M_counter_d101530_SW0
    SLICE_X10Y43.A6      net (fanout=2)        1.043   test/N178
    SLICE_X10Y43.A       Tilo                  0.235   test/M_counter_q[9]
                                                       test/Mmux_M_counter_d101530
    SLICE_X13Y43.A5      net (fanout=14)       0.729   test/Mmux_M_counter_d1015
    SLICE_X13Y43.CLK     Tas                   0.373   test/M_counter_q[3]
                                                       test/Mmux_M_counter_d611
                                                       test/M_counter_q_24
    -------------------------------------------------  ---------------------------
    Total                                     19.276ns (5.420ns logic, 13.856ns route)
                                                       (28.1% logic, 71.9% route)

--------------------------------------------------------------------------------
Slack:                  0.623ns (requirement - (data path - clock path skew + uncertainty))
  Source:               test/M_state_q_FSM_FFd25 (FF)
  Destination:          test/M_counter_q_24 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.281ns (Levels of Logic = 16)
  Clock Path Skew:      -0.061ns (0.683 - 0.744)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: test/M_state_q_FSM_FFd25 to test/M_counter_q_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y25.DMUX     Tshcko                0.535   test/M_state_q_FSM_FFd26
                                                       test/M_state_q_FSM_FFd25
    SLICE_X9Y27.A1       net (fanout=19)       1.091   test/M_state_q_FSM_FFd25
    SLICE_X9Y27.A        Tilo                  0.259   test/M_state_q_FSM_FFd32
                                                       test/Mmux_M_alu_op2812
    SLICE_X9Y22.B1       net (fanout=1)        1.147   test/Mmux_M_alu_op2811
    SLICE_X9Y22.B        Tilo                  0.259   test/Mmux_M_alu_op2814
                                                       test/Mmux_M_alu_op2813
    SLICE_X9Y22.D2       net (fanout=10)       0.568   test/Mmux_M_alu_op2812
    SLICE_X9Y22.D        Tilo                  0.259   test/Mmux_M_alu_op2814
                                                       test/Mmux_M_alu_op2814_1
    SLICE_X9Y19.C3       net (fanout=4)        0.807   test/Mmux_M_alu_op2814
    SLICE_X9Y19.C        Tilo                  0.259   test/alu/N294
                                                       test/alu/adder/Mmult_PWR_5_o_PWR_5_o_MuLt_21_OUT_Madd2_lut<1>_SW3
    SLICE_X12Y16.A5      net (fanout=1)        1.319   test/alu/adder/N491
    SLICE_X12Y16.AMUX    Topaa                 0.456   test/alu/adder/Mmult_PWR_5_o_PWR_5_o_MuLt_21_OUT_Madd2_cy[4]
                                                       test/alu/adder/Mmult_PWR_5_o_PWR_5_o_MuLt_21_OUT_Madd2_lut<1>
                                                       test/alu/adder/Mmult_PWR_5_o_PWR_5_o_MuLt_21_OUT_Madd2_cy<4>
    SLICE_X11Y18.A4      net (fanout=9)        1.291   test/alu/adder/PWR_5_o_PWR_5_o_MuLt_21_OUT[1]
    SLICE_X11Y18.A       Tilo                  0.259   M_test_r_op1[0]
                                                       test/alu/adder/PWR_5_o_PWR_5_o_OR_28_o_SW0
    SLICE_X13Y19.A6      net (fanout=1)        0.622   test/alu/adder/N89
    SLICE_X13Y19.A       Tilo                  0.259   test/alu/N187
                                                       test/alu/adder/PWR_5_o_PWR_5_o_OR_28_o
    SLICE_X13Y18.A6      net (fanout=10)       0.358   test/alu/GND_5_o_PWR_5_o_sub_30_OUT<0>1
    SLICE_X13Y18.A       Tilo                  0.259   test/alu/adder/Mmult_PWR_5_o_PWR_5_o_MuLt_21_OUT_Madd_41
                                                       test/alu/adder/Madd_op1[6]_GND_5_o_add_25_OUT2
    SLICE_X13Y18.B5      net (fanout=5)        0.467   test/alu/Madd_op1[6]_GND_5_o_add_25_OUT
    SLICE_X13Y18.B       Tilo                  0.259   test/alu/adder/Mmult_PWR_5_o_PWR_5_o_MuLt_21_OUT_Madd_41
                                                       test/alu/Mmux_out616_SW0_SW0
    SLICE_X13Y20.A4      net (fanout=2)        0.929   test/alu/N435
    SLICE_X13Y20.A       Tilo                  0.259   test/Mmux_M_alu_op17111
                                                       test/alu/Mmux_out616_SW0
    SLICE_X8Y29.A3       net (fanout=1)        1.422   test/alu/N419
    SLICE_X8Y29.A        Tilo                  0.254   test/M_alu_out[7]_GND_3_o_equal_179_o<7>1
                                                       test/alu/Mmux_out620
    SLICE_X8Y33.C6       net (fanout=17)       1.233   M_test_out[4]
    SLICE_X8Y33.CMUX     Tilo                  0.430   test/alu/Mmux_out312
                                                       test/M_alu_out[7]_GND_3_o_equal_325_o<7>1_SW1_G
                                                       test/M_alu_out[7]_GND_3_o_equal_325_o<7>1_SW1
    SLICE_X9Y33.D2       net (fanout=2)        0.764   test/N169
    SLICE_X9Y33.D        Tilo                  0.259   test/N302
                                                       test/Mmux_M_counter_d101512_SW0
    SLICE_X9Y33.A3       net (fanout=1)        0.359   test/N302
    SLICE_X9Y33.A        Tilo                  0.259   test/N302
                                                       test/Mmux_M_counter_d101530_SW0
    SLICE_X10Y43.A6      net (fanout=2)        1.043   test/N178
    SLICE_X10Y43.A       Tilo                  0.235   test/M_counter_q[9]
                                                       test/Mmux_M_counter_d101530
    SLICE_X13Y43.A5      net (fanout=14)       0.729   test/Mmux_M_counter_d1015
    SLICE_X13Y43.CLK     Tas                   0.373   test/M_counter_q[3]
                                                       test/Mmux_M_counter_d611
                                                       test/M_counter_q_24
    -------------------------------------------------  ---------------------------
    Total                                     19.281ns (5.132ns logic, 14.149ns route)
                                                       (26.6% logic, 73.4% route)

--------------------------------------------------------------------------------
Slack:                  0.623ns (requirement - (data path - clock path skew + uncertainty))
  Source:               test/M_state_q_FSM_FFd11_1 (FF)
  Destination:          test/M_counter_q_25 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.320ns (Levels of Logic = 15)
  Clock Path Skew:      -0.022ns (0.683 - 0.705)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: test/M_state_q_FSM_FFd11_1 to test/M_counter_q_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y24.AQ      Tcko                  0.430   test/M_state_q_FSM_FFd11_1
                                                       test/M_state_q_FSM_FFd11_1
    SLICE_X15Y23.A1      net (fanout=3)        2.278   test/M_state_q_FSM_FFd11_1
    SLICE_X15Y23.A       Tilo                  0.259   test/Mmux__n1058_rs_A[2]
                                                       test/Mmux__n1058_rs_B<1>1
    SLICE_X12Y22.A2      net (fanout=7)        0.774   test/Mmux__n1058_rs_B[1]
    SLICE_X12Y22.AMUX    Topaa                 0.456   test/Mmux__n1058_rs_cy[3]
                                                       test/Mmux__n1058_rs_lut<0>
                                                       test/Mmux__n1058_rs_cy<3>
    SLICE_X15Y16.A1      net (fanout=20)       2.185   test/_n1058[0]
    SLICE_X15Y16.A       Tilo                  0.259   test/alu/adder/N347
                                                       test/alu/adder/Mmult_PWR_5_o_PWR_5_o_MuLt_21_OUT_op1<0>_x_op2<1>_mand1
    SLICE_X12Y16.AX      net (fanout=1)        0.506   test/alu/adder/Mmult_PWR_5_o_PWR_5_o_MuLt_21_OUT_op1<0>_x_op2<1>_mand1
    SLICE_X12Y16.BMUX    Taxb                  0.292   test/alu/adder/Mmult_PWR_5_o_PWR_5_o_MuLt_21_OUT_Madd2_cy[4]
                                                       test/alu/adder/Mmult_PWR_5_o_PWR_5_o_MuLt_21_OUT_Madd2_cy<4>
    SLICE_X11Y18.A6      net (fanout=11)       0.845   test/alu/adder/PWR_5_o_PWR_5_o_MuLt_21_OUT[2]
    SLICE_X11Y18.A       Tilo                  0.259   M_test_r_op1[0]
                                                       test/alu/adder/PWR_5_o_PWR_5_o_OR_28_o_SW0
    SLICE_X13Y19.A6      net (fanout=1)        0.622   test/alu/adder/N89
    SLICE_X13Y19.A       Tilo                  0.259   test/alu/N187
                                                       test/alu/adder/PWR_5_o_PWR_5_o_OR_28_o
    SLICE_X13Y18.A6      net (fanout=10)       0.358   test/alu/GND_5_o_PWR_5_o_sub_30_OUT<0>1
    SLICE_X13Y18.A       Tilo                  0.259   test/alu/adder/Mmult_PWR_5_o_PWR_5_o_MuLt_21_OUT_Madd_41
                                                       test/alu/adder/Madd_op1[6]_GND_5_o_add_25_OUT2
    SLICE_X13Y18.B5      net (fanout=5)        0.467   test/alu/Madd_op1[6]_GND_5_o_add_25_OUT
    SLICE_X13Y18.B       Tilo                  0.259   test/alu/adder/Mmult_PWR_5_o_PWR_5_o_MuLt_21_OUT_Madd_41
                                                       test/alu/Mmux_out616_SW0_SW0
    SLICE_X13Y20.A4      net (fanout=2)        0.929   test/alu/N435
    SLICE_X13Y20.A       Tilo                  0.259   test/Mmux_M_alu_op17111
                                                       test/alu/Mmux_out616_SW0
    SLICE_X8Y29.A3       net (fanout=1)        1.422   test/alu/N419
    SLICE_X8Y29.A        Tilo                  0.254   test/M_alu_out[7]_GND_3_o_equal_179_o<7>1
                                                       test/alu/Mmux_out620
    SLICE_X8Y33.C6       net (fanout=17)       1.233   M_test_out[4]
    SLICE_X8Y33.CMUX     Tilo                  0.430   test/alu/Mmux_out312
                                                       test/M_alu_out[7]_GND_3_o_equal_325_o<7>1_SW1_G
                                                       test/M_alu_out[7]_GND_3_o_equal_325_o<7>1_SW1
    SLICE_X9Y33.D2       net (fanout=2)        0.764   test/N169
    SLICE_X9Y33.D        Tilo                  0.259   test/N302
                                                       test/Mmux_M_counter_d101512_SW0
    SLICE_X9Y33.A3       net (fanout=1)        0.359   test/N302
    SLICE_X9Y33.A        Tilo                  0.259   test/N302
                                                       test/Mmux_M_counter_d101530_SW0
    SLICE_X10Y43.A6      net (fanout=2)        1.043   test/N178
    SLICE_X10Y43.A       Tilo                  0.235   test/M_counter_q[9]
                                                       test/Mmux_M_counter_d101530
    SLICE_X13Y43.B5      net (fanout=14)       0.734   test/Mmux_M_counter_d1015
    SLICE_X13Y43.CLK     Tas                   0.373   test/M_counter_q[3]
                                                       test/Mmux_M_counter_d511
                                                       test/M_counter_q_25
    -------------------------------------------------  ---------------------------
    Total                                     19.320ns (4.801ns logic, 14.519ns route)
                                                       (24.8% logic, 75.2% route)

--------------------------------------------------------------------------------
Slack:                  0.624ns (requirement - (data path - clock path skew + uncertainty))
  Source:               test/M_state_q_FSM_FFd40 (FF)
  Destination:          test/M_counter_q_25 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.273ns (Levels of Logic = 17)
  Clock Path Skew:      -0.068ns (0.683 - 0.751)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: test/M_state_q_FSM_FFd40 to test/M_counter_q_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y28.AQ       Tcko                  0.476   test/M_state_q_FSM_FFd42
                                                       test/M_state_q_FSM_FFd40
    SLICE_X6Y28.D6       net (fanout=13)       0.671   test/M_state_q_FSM_FFd40
    SLICE_X6Y28.D        Tilo                  0.235   test/M_state_q_FSM_FFd42
                                                       test/M_state_q__n1021_SW0
    SLICE_X11Y26.D5      net (fanout=1)        0.742   test/N71
    SLICE_X11Y26.D       Tilo                  0.259   test/M_state_q_FSM_FFd10_1
                                                       test/M_state_q__n1021
    SLICE_X11Y27.C6      net (fanout=4)        0.342   test/_n1021
    SLICE_X11Y27.C       Tilo                  0.259   test/N15
                                                       test/Mmux__n1058_A81
    SLICE_X12Y22.AX      net (fanout=1)        1.220   test/Mmux__n1058_rs_A[0]
    SLICE_X12Y22.CMUX    Taxc                  0.391   test/Mmux__n1058_rs_cy[3]
                                                       test/Mmux__n1058_rs_cy<3>
    SLICE_X13Y18.C6      net (fanout=12)       0.804   test/_n1058[2]
    SLICE_X13Y18.C       Tilo                  0.259   test/alu/adder/Mmult_PWR_5_o_PWR_5_o_MuLt_21_OUT_Madd_41
                                                       test/Mmux_M_alu_op1611_1
    SLICE_X12Y16.B4      net (fanout=7)        1.270   test/Mmux_M_alu_op1611
    SLICE_X12Y16.BMUX    Topbb                 0.464   test/alu/adder/Mmult_PWR_5_o_PWR_5_o_MuLt_21_OUT_Madd2_cy[4]
                                                       test/alu/adder/Mmult_PWR_5_o_PWR_5_o_MuLt_21_OUT_Madd2_lut<2>
                                                       test/alu/adder/Mmult_PWR_5_o_PWR_5_o_MuLt_21_OUT_Madd2_cy<4>
    SLICE_X11Y18.A6      net (fanout=11)       0.845   test/alu/adder/PWR_5_o_PWR_5_o_MuLt_21_OUT[2]
    SLICE_X11Y18.A       Tilo                  0.259   M_test_r_op1[0]
                                                       test/alu/adder/PWR_5_o_PWR_5_o_OR_28_o_SW0
    SLICE_X13Y19.A6      net (fanout=1)        0.622   test/alu/adder/N89
    SLICE_X13Y19.A       Tilo                  0.259   test/alu/N187
                                                       test/alu/adder/PWR_5_o_PWR_5_o_OR_28_o
    SLICE_X13Y18.A6      net (fanout=10)       0.358   test/alu/GND_5_o_PWR_5_o_sub_30_OUT<0>1
    SLICE_X13Y18.A       Tilo                  0.259   test/alu/adder/Mmult_PWR_5_o_PWR_5_o_MuLt_21_OUT_Madd_41
                                                       test/alu/adder/Madd_op1[6]_GND_5_o_add_25_OUT2
    SLICE_X13Y18.B5      net (fanout=5)        0.467   test/alu/Madd_op1[6]_GND_5_o_add_25_OUT
    SLICE_X13Y18.B       Tilo                  0.259   test/alu/adder/Mmult_PWR_5_o_PWR_5_o_MuLt_21_OUT_Madd_41
                                                       test/alu/Mmux_out616_SW0_SW0
    SLICE_X13Y20.A4      net (fanout=2)        0.929   test/alu/N435
    SLICE_X13Y20.A       Tilo                  0.259   test/Mmux_M_alu_op17111
                                                       test/alu/Mmux_out616_SW0
    SLICE_X8Y29.A3       net (fanout=1)        1.422   test/alu/N419
    SLICE_X8Y29.A        Tilo                  0.254   test/M_alu_out[7]_GND_3_o_equal_179_o<7>1
                                                       test/alu/Mmux_out620
    SLICE_X8Y33.C6       net (fanout=17)       1.233   M_test_out[4]
    SLICE_X8Y33.CMUX     Tilo                  0.430   test/alu/Mmux_out312
                                                       test/M_alu_out[7]_GND_3_o_equal_325_o<7>1_SW1_G
                                                       test/M_alu_out[7]_GND_3_o_equal_325_o<7>1_SW1
    SLICE_X9Y33.D2       net (fanout=2)        0.764   test/N169
    SLICE_X9Y33.D        Tilo                  0.259   test/N302
                                                       test/Mmux_M_counter_d101512_SW0
    SLICE_X9Y33.A3       net (fanout=1)        0.359   test/N302
    SLICE_X9Y33.A        Tilo                  0.259   test/N302
                                                       test/Mmux_M_counter_d101530_SW0
    SLICE_X10Y43.A6      net (fanout=2)        1.043   test/N178
    SLICE_X10Y43.A       Tilo                  0.235   test/M_counter_q[9]
                                                       test/Mmux_M_counter_d101530
    SLICE_X13Y43.B5      net (fanout=14)       0.734   test/Mmux_M_counter_d1015
    SLICE_X13Y43.CLK     Tas                   0.373   test/M_counter_q[3]
                                                       test/Mmux_M_counter_d511
                                                       test/M_counter_q_25
    -------------------------------------------------  ---------------------------
    Total                                     19.273ns (5.448ns logic, 13.825ns route)
                                                       (28.3% logic, 71.7% route)

--------------------------------------------------------------------------------
Slack:                  0.624ns (requirement - (data path - clock path skew + uncertainty))
  Source:               test/M_state_q_FSM_FFd54_1 (FF)
  Destination:          test/M_counter_q_25 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.311ns (Levels of Logic = 15)
  Clock Path Skew:      -0.030ns (0.683 - 0.713)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: test/M_state_q_FSM_FFd54_1 to test/M_counter_q_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y27.AQ      Tcko                  0.476   test/M_state_q_FSM_FFd54_2
                                                       test/M_state_q_FSM_FFd54_1
    SLICE_X11Y27.D6      net (fanout=4)        0.897   test/M_state_q_FSM_FFd54_1
    SLICE_X11Y27.D       Tilo                  0.259   test/N15
                                                       test/Mmux__n1058_A81_SW0
    SLICE_X11Y27.C2      net (fanout=2)        1.123   test/N15
    SLICE_X11Y27.C       Tilo                  0.259   test/N15
                                                       test/Mmux__n1058_A81
    SLICE_X12Y22.AX      net (fanout=1)        1.220   test/Mmux__n1058_rs_A[0]
    SLICE_X12Y22.CMUX    Taxc                  0.391   test/Mmux__n1058_rs_cy[3]
                                                       test/Mmux__n1058_rs_cy<3>
    SLICE_X13Y18.C6      net (fanout=12)       0.804   test/_n1058[2]
    SLICE_X13Y18.C       Tilo                  0.259   test/alu/adder/Mmult_PWR_5_o_PWR_5_o_MuLt_21_OUT_Madd_41
                                                       test/Mmux_M_alu_op1611_1
    SLICE_X12Y16.B4      net (fanout=7)        1.270   test/Mmux_M_alu_op1611
    SLICE_X12Y16.DMUX    Topbd                 0.695   test/alu/adder/Mmult_PWR_5_o_PWR_5_o_MuLt_21_OUT_Madd2_cy[4]
                                                       test/alu/adder/Mmult_PWR_5_o_PWR_5_o_MuLt_21_OUT_Madd2_lut<2>
                                                       test/alu/adder/Mmult_PWR_5_o_PWR_5_o_MuLt_21_OUT_Madd2_cy<4>
    SLICE_X13Y16.A1      net (fanout=15)       0.595   test/alu/adder/PWR_5_o_PWR_5_o_MuLt_21_OUT[4]
    SLICE_X13Y16.A       Tilo                  0.259   test/alu/Mmux_out820
                                                       test/alu/adder/PWR_5_o_PWR_5_o_OR_31_o1_SW0
    SLICE_X13Y16.B4      net (fanout=1)        1.199   test/alu/N355
    SLICE_X13Y16.B       Tilo                  0.259   test/alu/Mmux_out820
                                                       test/alu/Mmux_out711
    SLICE_X11Y19.A5      net (fanout=4)        0.950   test/alu/Mmux_out71
    SLICE_X11Y19.A       Tilo                  0.259   test/alu/N439
                                                       test/alu/Mmux_out616_SW2_SW0
    SLICE_X11Y20.B1      net (fanout=2)        0.713   test/alu/N439
    SLICE_X11Y20.B       Tilo                  0.259   test/alu/adder/N489
                                                       test/alu/Mmux_out616_SW3
    SLICE_X8Y29.A2       net (fanout=1)        1.222   test/alu/N422
    SLICE_X8Y29.A        Tilo                  0.254   test/M_alu_out[7]_GND_3_o_equal_179_o<7>1
                                                       test/alu/Mmux_out620
    SLICE_X8Y33.C6       net (fanout=17)       1.233   M_test_out[4]
    SLICE_X8Y33.CMUX     Tilo                  0.430   test/alu/Mmux_out312
                                                       test/M_alu_out[7]_GND_3_o_equal_325_o<7>1_SW1_G
                                                       test/M_alu_out[7]_GND_3_o_equal_325_o<7>1_SW1
    SLICE_X9Y33.D2       net (fanout=2)        0.764   test/N169
    SLICE_X9Y33.D        Tilo                  0.259   test/N302
                                                       test/Mmux_M_counter_d101512_SW0
    SLICE_X9Y33.A3       net (fanout=1)        0.359   test/N302
    SLICE_X9Y33.A        Tilo                  0.259   test/N302
                                                       test/Mmux_M_counter_d101530_SW0
    SLICE_X10Y43.A6      net (fanout=2)        1.043   test/N178
    SLICE_X10Y43.A       Tilo                  0.235   test/M_counter_q[9]
                                                       test/Mmux_M_counter_d101530
    SLICE_X13Y43.B5      net (fanout=14)       0.734   test/Mmux_M_counter_d1015
    SLICE_X13Y43.CLK     Tas                   0.373   test/M_counter_q[3]
                                                       test/Mmux_M_counter_d511
                                                       test/M_counter_q_25
    -------------------------------------------------  ---------------------------
    Total                                     19.311ns (5.185ns logic, 14.126ns route)
                                                       (26.8% logic, 73.2% route)

--------------------------------------------------------------------------------
Slack:                  0.628ns (requirement - (data path - clock path skew + uncertainty))
  Source:               test/M_state_q_FSM_FFd11_1 (FF)
  Destination:          test/M_counter_q_24 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.315ns (Levels of Logic = 15)
  Clock Path Skew:      -0.022ns (0.683 - 0.705)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: test/M_state_q_FSM_FFd11_1 to test/M_counter_q_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y24.AQ      Tcko                  0.430   test/M_state_q_FSM_FFd11_1
                                                       test/M_state_q_FSM_FFd11_1
    SLICE_X15Y23.A1      net (fanout=3)        2.278   test/M_state_q_FSM_FFd11_1
    SLICE_X15Y23.A       Tilo                  0.259   test/Mmux__n1058_rs_A[2]
                                                       test/Mmux__n1058_rs_B<1>1
    SLICE_X12Y22.A2      net (fanout=7)        0.774   test/Mmux__n1058_rs_B[1]
    SLICE_X12Y22.AMUX    Topaa                 0.456   test/Mmux__n1058_rs_cy[3]
                                                       test/Mmux__n1058_rs_lut<0>
                                                       test/Mmux__n1058_rs_cy<3>
    SLICE_X15Y16.A1      net (fanout=20)       2.185   test/_n1058[0]
    SLICE_X15Y16.A       Tilo                  0.259   test/alu/adder/N347
                                                       test/alu/adder/Mmult_PWR_5_o_PWR_5_o_MuLt_21_OUT_op1<0>_x_op2<1>_mand1
    SLICE_X12Y16.AX      net (fanout=1)        0.506   test/alu/adder/Mmult_PWR_5_o_PWR_5_o_MuLt_21_OUT_op1<0>_x_op2<1>_mand1
    SLICE_X12Y16.BMUX    Taxb                  0.292   test/alu/adder/Mmult_PWR_5_o_PWR_5_o_MuLt_21_OUT_Madd2_cy[4]
                                                       test/alu/adder/Mmult_PWR_5_o_PWR_5_o_MuLt_21_OUT_Madd2_cy<4>
    SLICE_X11Y18.A6      net (fanout=11)       0.845   test/alu/adder/PWR_5_o_PWR_5_o_MuLt_21_OUT[2]
    SLICE_X11Y18.A       Tilo                  0.259   M_test_r_op1[0]
                                                       test/alu/adder/PWR_5_o_PWR_5_o_OR_28_o_SW0
    SLICE_X13Y19.A6      net (fanout=1)        0.622   test/alu/adder/N89
    SLICE_X13Y19.A       Tilo                  0.259   test/alu/N187
                                                       test/alu/adder/PWR_5_o_PWR_5_o_OR_28_o
    SLICE_X13Y18.A6      net (fanout=10)       0.358   test/alu/GND_5_o_PWR_5_o_sub_30_OUT<0>1
    SLICE_X13Y18.A       Tilo                  0.259   test/alu/adder/Mmult_PWR_5_o_PWR_5_o_MuLt_21_OUT_Madd_41
                                                       test/alu/adder/Madd_op1[6]_GND_5_o_add_25_OUT2
    SLICE_X13Y18.B5      net (fanout=5)        0.467   test/alu/Madd_op1[6]_GND_5_o_add_25_OUT
    SLICE_X13Y18.B       Tilo                  0.259   test/alu/adder/Mmult_PWR_5_o_PWR_5_o_MuLt_21_OUT_Madd_41
                                                       test/alu/Mmux_out616_SW0_SW0
    SLICE_X13Y20.A4      net (fanout=2)        0.929   test/alu/N435
    SLICE_X13Y20.A       Tilo                  0.259   test/Mmux_M_alu_op17111
                                                       test/alu/Mmux_out616_SW0
    SLICE_X8Y29.A3       net (fanout=1)        1.422   test/alu/N419
    SLICE_X8Y29.A        Tilo                  0.254   test/M_alu_out[7]_GND_3_o_equal_179_o<7>1
                                                       test/alu/Mmux_out620
    SLICE_X8Y33.C6       net (fanout=17)       1.233   M_test_out[4]
    SLICE_X8Y33.CMUX     Tilo                  0.430   test/alu/Mmux_out312
                                                       test/M_alu_out[7]_GND_3_o_equal_325_o<7>1_SW1_G
                                                       test/M_alu_out[7]_GND_3_o_equal_325_o<7>1_SW1
    SLICE_X9Y33.D2       net (fanout=2)        0.764   test/N169
    SLICE_X9Y33.D        Tilo                  0.259   test/N302
                                                       test/Mmux_M_counter_d101512_SW0
    SLICE_X9Y33.A3       net (fanout=1)        0.359   test/N302
    SLICE_X9Y33.A        Tilo                  0.259   test/N302
                                                       test/Mmux_M_counter_d101530_SW0
    SLICE_X10Y43.A6      net (fanout=2)        1.043   test/N178
    SLICE_X10Y43.A       Tilo                  0.235   test/M_counter_q[9]
                                                       test/Mmux_M_counter_d101530
    SLICE_X13Y43.A5      net (fanout=14)       0.729   test/Mmux_M_counter_d1015
    SLICE_X13Y43.CLK     Tas                   0.373   test/M_counter_q[3]
                                                       test/Mmux_M_counter_d611
                                                       test/M_counter_q_24
    -------------------------------------------------  ---------------------------
    Total                                     19.315ns (4.801ns logic, 14.514ns route)
                                                       (24.9% logic, 75.1% route)

--------------------------------------------------------------------------------
Slack:                  0.629ns (requirement - (data path - clock path skew + uncertainty))
  Source:               test/M_state_q_FSM_FFd54_1 (FF)
  Destination:          test/M_counter_q_24 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.306ns (Levels of Logic = 15)
  Clock Path Skew:      -0.030ns (0.683 - 0.713)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: test/M_state_q_FSM_FFd54_1 to test/M_counter_q_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y27.AQ      Tcko                  0.476   test/M_state_q_FSM_FFd54_2
                                                       test/M_state_q_FSM_FFd54_1
    SLICE_X11Y27.D6      net (fanout=4)        0.897   test/M_state_q_FSM_FFd54_1
    SLICE_X11Y27.D       Tilo                  0.259   test/N15
                                                       test/Mmux__n1058_A81_SW0
    SLICE_X11Y27.C2      net (fanout=2)        1.123   test/N15
    SLICE_X11Y27.C       Tilo                  0.259   test/N15
                                                       test/Mmux__n1058_A81
    SLICE_X12Y22.AX      net (fanout=1)        1.220   test/Mmux__n1058_rs_A[0]
    SLICE_X12Y22.CMUX    Taxc                  0.391   test/Mmux__n1058_rs_cy[3]
                                                       test/Mmux__n1058_rs_cy<3>
    SLICE_X13Y18.C6      net (fanout=12)       0.804   test/_n1058[2]
    SLICE_X13Y18.C       Tilo                  0.259   test/alu/adder/Mmult_PWR_5_o_PWR_5_o_MuLt_21_OUT_Madd_41
                                                       test/Mmux_M_alu_op1611_1
    SLICE_X12Y16.B4      net (fanout=7)        1.270   test/Mmux_M_alu_op1611
    SLICE_X12Y16.DMUX    Topbd                 0.695   test/alu/adder/Mmult_PWR_5_o_PWR_5_o_MuLt_21_OUT_Madd2_cy[4]
                                                       test/alu/adder/Mmult_PWR_5_o_PWR_5_o_MuLt_21_OUT_Madd2_lut<2>
                                                       test/alu/adder/Mmult_PWR_5_o_PWR_5_o_MuLt_21_OUT_Madd2_cy<4>
    SLICE_X13Y16.A1      net (fanout=15)       0.595   test/alu/adder/PWR_5_o_PWR_5_o_MuLt_21_OUT[4]
    SLICE_X13Y16.A       Tilo                  0.259   test/alu/Mmux_out820
                                                       test/alu/adder/PWR_5_o_PWR_5_o_OR_31_o1_SW0
    SLICE_X13Y16.B4      net (fanout=1)        1.199   test/alu/N355
    SLICE_X13Y16.B       Tilo                  0.259   test/alu/Mmux_out820
                                                       test/alu/Mmux_out711
    SLICE_X11Y19.A5      net (fanout=4)        0.950   test/alu/Mmux_out71
    SLICE_X11Y19.A       Tilo                  0.259   test/alu/N439
                                                       test/alu/Mmux_out616_SW2_SW0
    SLICE_X11Y20.B1      net (fanout=2)        0.713   test/alu/N439
    SLICE_X11Y20.B       Tilo                  0.259   test/alu/adder/N489
                                                       test/alu/Mmux_out616_SW3
    SLICE_X8Y29.A2       net (fanout=1)        1.222   test/alu/N422
    SLICE_X8Y29.A        Tilo                  0.254   test/M_alu_out[7]_GND_3_o_equal_179_o<7>1
                                                       test/alu/Mmux_out620
    SLICE_X8Y33.C6       net (fanout=17)       1.233   M_test_out[4]
    SLICE_X8Y33.CMUX     Tilo                  0.430   test/alu/Mmux_out312
                                                       test/M_alu_out[7]_GND_3_o_equal_325_o<7>1_SW1_G
                                                       test/M_alu_out[7]_GND_3_o_equal_325_o<7>1_SW1
    SLICE_X9Y33.D2       net (fanout=2)        0.764   test/N169
    SLICE_X9Y33.D        Tilo                  0.259   test/N302
                                                       test/Mmux_M_counter_d101512_SW0
    SLICE_X9Y33.A3       net (fanout=1)        0.359   test/N302
    SLICE_X9Y33.A        Tilo                  0.259   test/N302
                                                       test/Mmux_M_counter_d101530_SW0
    SLICE_X10Y43.A6      net (fanout=2)        1.043   test/N178
    SLICE_X10Y43.A       Tilo                  0.235   test/M_counter_q[9]
                                                       test/Mmux_M_counter_d101530
    SLICE_X13Y43.A5      net (fanout=14)       0.729   test/Mmux_M_counter_d1015
    SLICE_X13Y43.CLK     Tas                   0.373   test/M_counter_q[3]
                                                       test/Mmux_M_counter_d611
                                                       test/M_counter_q_24
    -------------------------------------------------  ---------------------------
    Total                                     19.306ns (5.185ns logic, 14.121ns route)
                                                       (26.9% logic, 73.1% route)

--------------------------------------------------------------------------------
Slack:                  0.629ns (requirement - (data path - clock path skew + uncertainty))
  Source:               test/M_state_q_FSM_FFd40 (FF)
  Destination:          test/M_counter_q_24 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.268ns (Levels of Logic = 17)
  Clock Path Skew:      -0.068ns (0.683 - 0.751)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: test/M_state_q_FSM_FFd40 to test/M_counter_q_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y28.AQ       Tcko                  0.476   test/M_state_q_FSM_FFd42
                                                       test/M_state_q_FSM_FFd40
    SLICE_X6Y28.D6       net (fanout=13)       0.671   test/M_state_q_FSM_FFd40
    SLICE_X6Y28.D        Tilo                  0.235   test/M_state_q_FSM_FFd42
                                                       test/M_state_q__n1021_SW0
    SLICE_X11Y26.D5      net (fanout=1)        0.742   test/N71
    SLICE_X11Y26.D       Tilo                  0.259   test/M_state_q_FSM_FFd10_1
                                                       test/M_state_q__n1021
    SLICE_X11Y27.C6      net (fanout=4)        0.342   test/_n1021
    SLICE_X11Y27.C       Tilo                  0.259   test/N15
                                                       test/Mmux__n1058_A81
    SLICE_X12Y22.AX      net (fanout=1)        1.220   test/Mmux__n1058_rs_A[0]
    SLICE_X12Y22.CMUX    Taxc                  0.391   test/Mmux__n1058_rs_cy[3]
                                                       test/Mmux__n1058_rs_cy<3>
    SLICE_X13Y18.C6      net (fanout=12)       0.804   test/_n1058[2]
    SLICE_X13Y18.C       Tilo                  0.259   test/alu/adder/Mmult_PWR_5_o_PWR_5_o_MuLt_21_OUT_Madd_41
                                                       test/Mmux_M_alu_op1611_1
    SLICE_X12Y16.B4      net (fanout=7)        1.270   test/Mmux_M_alu_op1611
    SLICE_X12Y16.BMUX    Topbb                 0.464   test/alu/adder/Mmult_PWR_5_o_PWR_5_o_MuLt_21_OUT_Madd2_cy[4]
                                                       test/alu/adder/Mmult_PWR_5_o_PWR_5_o_MuLt_21_OUT_Madd2_lut<2>
                                                       test/alu/adder/Mmult_PWR_5_o_PWR_5_o_MuLt_21_OUT_Madd2_cy<4>
    SLICE_X11Y18.A6      net (fanout=11)       0.845   test/alu/adder/PWR_5_o_PWR_5_o_MuLt_21_OUT[2]
    SLICE_X11Y18.A       Tilo                  0.259   M_test_r_op1[0]
                                                       test/alu/adder/PWR_5_o_PWR_5_o_OR_28_o_SW0
    SLICE_X13Y19.A6      net (fanout=1)        0.622   test/alu/adder/N89
    SLICE_X13Y19.A       Tilo                  0.259   test/alu/N187
                                                       test/alu/adder/PWR_5_o_PWR_5_o_OR_28_o
    SLICE_X13Y18.A6      net (fanout=10)       0.358   test/alu/GND_5_o_PWR_5_o_sub_30_OUT<0>1
    SLICE_X13Y18.A       Tilo                  0.259   test/alu/adder/Mmult_PWR_5_o_PWR_5_o_MuLt_21_OUT_Madd_41
                                                       test/alu/adder/Madd_op1[6]_GND_5_o_add_25_OUT2
    SLICE_X13Y18.B5      net (fanout=5)        0.467   test/alu/Madd_op1[6]_GND_5_o_add_25_OUT
    SLICE_X13Y18.B       Tilo                  0.259   test/alu/adder/Mmult_PWR_5_o_PWR_5_o_MuLt_21_OUT_Madd_41
                                                       test/alu/Mmux_out616_SW0_SW0
    SLICE_X13Y20.A4      net (fanout=2)        0.929   test/alu/N435
    SLICE_X13Y20.A       Tilo                  0.259   test/Mmux_M_alu_op17111
                                                       test/alu/Mmux_out616_SW0
    SLICE_X8Y29.A3       net (fanout=1)        1.422   test/alu/N419
    SLICE_X8Y29.A        Tilo                  0.254   test/M_alu_out[7]_GND_3_o_equal_179_o<7>1
                                                       test/alu/Mmux_out620
    SLICE_X8Y33.C6       net (fanout=17)       1.233   M_test_out[4]
    SLICE_X8Y33.CMUX     Tilo                  0.430   test/alu/Mmux_out312
                                                       test/M_alu_out[7]_GND_3_o_equal_325_o<7>1_SW1_G
                                                       test/M_alu_out[7]_GND_3_o_equal_325_o<7>1_SW1
    SLICE_X9Y33.D2       net (fanout=2)        0.764   test/N169
    SLICE_X9Y33.D        Tilo                  0.259   test/N302
                                                       test/Mmux_M_counter_d101512_SW0
    SLICE_X9Y33.A3       net (fanout=1)        0.359   test/N302
    SLICE_X9Y33.A        Tilo                  0.259   test/N302
                                                       test/Mmux_M_counter_d101530_SW0
    SLICE_X10Y43.A6      net (fanout=2)        1.043   test/N178
    SLICE_X10Y43.A       Tilo                  0.235   test/M_counter_q[9]
                                                       test/Mmux_M_counter_d101530
    SLICE_X13Y43.A5      net (fanout=14)       0.729   test/Mmux_M_counter_d1015
    SLICE_X13Y43.CLK     Tas                   0.373   test/M_counter_q[3]
                                                       test/Mmux_M_counter_d611
                                                       test/M_counter_q_24
    -------------------------------------------------  ---------------------------
    Total                                     19.268ns (5.448ns logic, 13.820ns route)
                                                       (28.3% logic, 71.7% route)

--------------------------------------------------------------------------------
Slack:                  0.632ns (requirement - (data path - clock path skew + uncertainty))
  Source:               test/M_state_q_FSM_FFd54_1 (FF)
  Destination:          test/M_counter_q_25 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.303ns (Levels of Logic = 16)
  Clock Path Skew:      -0.030ns (0.683 - 0.713)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: test/M_state_q_FSM_FFd54_1 to test/M_counter_q_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y27.AQ      Tcko                  0.476   test/M_state_q_FSM_FFd54_2
                                                       test/M_state_q_FSM_FFd54_1
    SLICE_X11Y27.D6      net (fanout=4)        0.897   test/M_state_q_FSM_FFd54_1
    SLICE_X11Y27.D       Tilo                  0.259   test/N15
                                                       test/Mmux__n1058_A81_SW0
    SLICE_X11Y27.C2      net (fanout=2)        1.123   test/N15
    SLICE_X11Y27.C       Tilo                  0.259   test/N15
                                                       test/Mmux__n1058_A81
    SLICE_X12Y22.AX      net (fanout=1)        1.220   test/Mmux__n1058_rs_A[0]
    SLICE_X12Y22.CMUX    Taxc                  0.391   test/Mmux__n1058_rs_cy[3]
                                                       test/Mmux__n1058_rs_cy<3>
    SLICE_X13Y18.C6      net (fanout=12)       0.804   test/_n1058[2]
    SLICE_X13Y18.C       Tilo                  0.259   test/alu/adder/Mmult_PWR_5_o_PWR_5_o_MuLt_21_OUT_Madd_41
                                                       test/Mmux_M_alu_op1611_1
    SLICE_X12Y16.B4      net (fanout=7)        1.270   test/Mmux_M_alu_op1611
    SLICE_X12Y16.BMUX    Topbb                 0.464   test/alu/adder/Mmult_PWR_5_o_PWR_5_o_MuLt_21_OUT_Madd2_cy[4]
                                                       test/alu/adder/Mmult_PWR_5_o_PWR_5_o_MuLt_21_OUT_Madd2_lut<2>
                                                       test/alu/adder/Mmult_PWR_5_o_PWR_5_o_MuLt_21_OUT_Madd2_cy<4>
    SLICE_X11Y18.A6      net (fanout=11)       0.845   test/alu/adder/PWR_5_o_PWR_5_o_MuLt_21_OUT[2]
    SLICE_X11Y18.A       Tilo                  0.259   M_test_r_op1[0]
                                                       test/alu/adder/PWR_5_o_PWR_5_o_OR_28_o_SW0
    SLICE_X13Y19.A6      net (fanout=1)        0.622   test/alu/adder/N89
    SLICE_X13Y19.A       Tilo                  0.259   test/alu/N187
                                                       test/alu/adder/PWR_5_o_PWR_5_o_OR_28_o
    SLICE_X13Y18.A6      net (fanout=10)       0.358   test/alu/GND_5_o_PWR_5_o_sub_30_OUT<0>1
    SLICE_X13Y18.A       Tilo                  0.259   test/alu/adder/Mmult_PWR_5_o_PWR_5_o_MuLt_21_OUT_Madd_41
                                                       test/alu/adder/Madd_op1[6]_GND_5_o_add_25_OUT2
    SLICE_X13Y18.B5      net (fanout=5)        0.467   test/alu/Madd_op1[6]_GND_5_o_add_25_OUT
    SLICE_X13Y18.B       Tilo                  0.259   test/alu/adder/Mmult_PWR_5_o_PWR_5_o_MuLt_21_OUT_Madd_41
                                                       test/alu/Mmux_out616_SW0_SW0
    SLICE_X13Y20.A4      net (fanout=2)        0.929   test/alu/N435
    SLICE_X13Y20.A       Tilo                  0.259   test/Mmux_M_alu_op17111
                                                       test/alu/Mmux_out616_SW0
    SLICE_X8Y29.A3       net (fanout=1)        1.422   test/alu/N419
    SLICE_X8Y29.A        Tilo                  0.254   test/M_alu_out[7]_GND_3_o_equal_179_o<7>1
                                                       test/alu/Mmux_out620
    SLICE_X8Y33.C6       net (fanout=17)       1.233   M_test_out[4]
    SLICE_X8Y33.CMUX     Tilo                  0.430   test/alu/Mmux_out312
                                                       test/M_alu_out[7]_GND_3_o_equal_325_o<7>1_SW1_G
                                                       test/M_alu_out[7]_GND_3_o_equal_325_o<7>1_SW1
    SLICE_X9Y33.D2       net (fanout=2)        0.764   test/N169
    SLICE_X9Y33.D        Tilo                  0.259   test/N302
                                                       test/Mmux_M_counter_d101512_SW0
    SLICE_X9Y33.A3       net (fanout=1)        0.359   test/N302
    SLICE_X9Y33.A        Tilo                  0.259   test/N302
                                                       test/Mmux_M_counter_d101530_SW0
    SLICE_X10Y43.A6      net (fanout=2)        1.043   test/N178
    SLICE_X10Y43.A       Tilo                  0.235   test/M_counter_q[9]
                                                       test/Mmux_M_counter_d101530
    SLICE_X13Y43.B5      net (fanout=14)       0.734   test/Mmux_M_counter_d1015
    SLICE_X13Y43.CLK     Tas                   0.373   test/M_counter_q[3]
                                                       test/Mmux_M_counter_d511
                                                       test/M_counter_q_25
    -------------------------------------------------  ---------------------------
    Total                                     19.303ns (5.213ns logic, 14.090ns route)
                                                       (27.0% logic, 73.0% route)

--------------------------------------------------------------------------------
Slack:                  0.637ns (requirement - (data path - clock path skew + uncertainty))
  Source:               test/M_state_q_FSM_FFd54_1 (FF)
  Destination:          test/M_counter_q_24 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.298ns (Levels of Logic = 16)
  Clock Path Skew:      -0.030ns (0.683 - 0.713)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: test/M_state_q_FSM_FFd54_1 to test/M_counter_q_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y27.AQ      Tcko                  0.476   test/M_state_q_FSM_FFd54_2
                                                       test/M_state_q_FSM_FFd54_1
    SLICE_X11Y27.D6      net (fanout=4)        0.897   test/M_state_q_FSM_FFd54_1
    SLICE_X11Y27.D       Tilo                  0.259   test/N15
                                                       test/Mmux__n1058_A81_SW0
    SLICE_X11Y27.C2      net (fanout=2)        1.123   test/N15
    SLICE_X11Y27.C       Tilo                  0.259   test/N15
                                                       test/Mmux__n1058_A81
    SLICE_X12Y22.AX      net (fanout=1)        1.220   test/Mmux__n1058_rs_A[0]
    SLICE_X12Y22.CMUX    Taxc                  0.391   test/Mmux__n1058_rs_cy[3]
                                                       test/Mmux__n1058_rs_cy<3>
    SLICE_X13Y18.C6      net (fanout=12)       0.804   test/_n1058[2]
    SLICE_X13Y18.C       Tilo                  0.259   test/alu/adder/Mmult_PWR_5_o_PWR_5_o_MuLt_21_OUT_Madd_41
                                                       test/Mmux_M_alu_op1611_1
    SLICE_X12Y16.B4      net (fanout=7)        1.270   test/Mmux_M_alu_op1611
    SLICE_X12Y16.BMUX    Topbb                 0.464   test/alu/adder/Mmult_PWR_5_o_PWR_5_o_MuLt_21_OUT_Madd2_cy[4]
                                                       test/alu/adder/Mmult_PWR_5_o_PWR_5_o_MuLt_21_OUT_Madd2_lut<2>
                                                       test/alu/adder/Mmult_PWR_5_o_PWR_5_o_MuLt_21_OUT_Madd2_cy<4>
    SLICE_X11Y18.A6      net (fanout=11)       0.845   test/alu/adder/PWR_5_o_PWR_5_o_MuLt_21_OUT[2]
    SLICE_X11Y18.A       Tilo                  0.259   M_test_r_op1[0]
                                                       test/alu/adder/PWR_5_o_PWR_5_o_OR_28_o_SW0
    SLICE_X13Y19.A6      net (fanout=1)        0.622   test/alu/adder/N89
    SLICE_X13Y19.A       Tilo                  0.259   test/alu/N187
                                                       test/alu/adder/PWR_5_o_PWR_5_o_OR_28_o
    SLICE_X13Y18.A6      net (fanout=10)       0.358   test/alu/GND_5_o_PWR_5_o_sub_30_OUT<0>1
    SLICE_X13Y18.A       Tilo                  0.259   test/alu/adder/Mmult_PWR_5_o_PWR_5_o_MuLt_21_OUT_Madd_41
                                                       test/alu/adder/Madd_op1[6]_GND_5_o_add_25_OUT2
    SLICE_X13Y18.B5      net (fanout=5)        0.467   test/alu/Madd_op1[6]_GND_5_o_add_25_OUT
    SLICE_X13Y18.B       Tilo                  0.259   test/alu/adder/Mmult_PWR_5_o_PWR_5_o_MuLt_21_OUT_Madd_41
                                                       test/alu/Mmux_out616_SW0_SW0
    SLICE_X13Y20.A4      net (fanout=2)        0.929   test/alu/N435
    SLICE_X13Y20.A       Tilo                  0.259   test/Mmux_M_alu_op17111
                                                       test/alu/Mmux_out616_SW0
    SLICE_X8Y29.A3       net (fanout=1)        1.422   test/alu/N419
    SLICE_X8Y29.A        Tilo                  0.254   test/M_alu_out[7]_GND_3_o_equal_179_o<7>1
                                                       test/alu/Mmux_out620
    SLICE_X8Y33.C6       net (fanout=17)       1.233   M_test_out[4]
    SLICE_X8Y33.CMUX     Tilo                  0.430   test/alu/Mmux_out312
                                                       test/M_alu_out[7]_GND_3_o_equal_325_o<7>1_SW1_G
                                                       test/M_alu_out[7]_GND_3_o_equal_325_o<7>1_SW1
    SLICE_X9Y33.D2       net (fanout=2)        0.764   test/N169
    SLICE_X9Y33.D        Tilo                  0.259   test/N302
                                                       test/Mmux_M_counter_d101512_SW0
    SLICE_X9Y33.A3       net (fanout=1)        0.359   test/N302
    SLICE_X9Y33.A        Tilo                  0.259   test/N302
                                                       test/Mmux_M_counter_d101530_SW0
    SLICE_X10Y43.A6      net (fanout=2)        1.043   test/N178
    SLICE_X10Y43.A       Tilo                  0.235   test/M_counter_q[9]
                                                       test/Mmux_M_counter_d101530
    SLICE_X13Y43.A5      net (fanout=14)       0.729   test/Mmux_M_counter_d1015
    SLICE_X13Y43.CLK     Tas                   0.373   test/M_counter_q[3]
                                                       test/Mmux_M_counter_d611
                                                       test/M_counter_q_24
    -------------------------------------------------  ---------------------------
    Total                                     19.298ns (5.213ns logic, 14.085ns route)
                                                       (27.0% logic, 73.0% route)

--------------------------------------------------------------------------------
Slack:                  0.638ns (requirement - (data path - clock path skew + uncertainty))
  Source:               test/M_state_q_FSM_FFd40 (FF)
  Destination:          test/M_counter_q_22 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.259ns (Levels of Logic = 16)
  Clock Path Skew:      -0.068ns (0.683 - 0.751)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: test/M_state_q_FSM_FFd40 to test/M_counter_q_22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y28.AQ       Tcko                  0.476   test/M_state_q_FSM_FFd42
                                                       test/M_state_q_FSM_FFd40
    SLICE_X6Y28.D6       net (fanout=13)       0.671   test/M_state_q_FSM_FFd40
    SLICE_X6Y28.D        Tilo                  0.235   test/M_state_q_FSM_FFd42
                                                       test/M_state_q__n1021_SW0
    SLICE_X11Y26.D5      net (fanout=1)        0.742   test/N71
    SLICE_X11Y26.D       Tilo                  0.259   test/M_state_q_FSM_FFd10_1
                                                       test/M_state_q__n1021
    SLICE_X11Y27.C6      net (fanout=4)        0.342   test/_n1021
    SLICE_X11Y27.C       Tilo                  0.259   test/N15
                                                       test/Mmux__n1058_A81
    SLICE_X12Y22.AX      net (fanout=1)        1.220   test/Mmux__n1058_rs_A[0]
    SLICE_X12Y22.CMUX    Taxc                  0.391   test/Mmux__n1058_rs_cy[3]
                                                       test/Mmux__n1058_rs_cy<3>
    SLICE_X13Y18.C6      net (fanout=12)       0.804   test/_n1058[2]
    SLICE_X13Y18.C       Tilo                  0.259   test/alu/adder/Mmult_PWR_5_o_PWR_5_o_MuLt_21_OUT_Madd_41
                                                       test/Mmux_M_alu_op1611_1
    SLICE_X12Y16.B4      net (fanout=7)        1.270   test/Mmux_M_alu_op1611
    SLICE_X12Y16.DMUX    Topbd                 0.695   test/alu/adder/Mmult_PWR_5_o_PWR_5_o_MuLt_21_OUT_Madd2_cy[4]
                                                       test/alu/adder/Mmult_PWR_5_o_PWR_5_o_MuLt_21_OUT_Madd2_lut<2>
                                                       test/alu/adder/Mmult_PWR_5_o_PWR_5_o_MuLt_21_OUT_Madd2_cy<4>
    SLICE_X13Y16.A1      net (fanout=15)       0.595   test/alu/adder/PWR_5_o_PWR_5_o_MuLt_21_OUT[4]
    SLICE_X13Y16.A       Tilo                  0.259   test/alu/Mmux_out820
                                                       test/alu/adder/PWR_5_o_PWR_5_o_OR_31_o1_SW0
    SLICE_X13Y16.B4      net (fanout=1)        1.199   test/alu/N355
    SLICE_X13Y16.B       Tilo                  0.259   test/alu/Mmux_out820
                                                       test/alu/Mmux_out711
    SLICE_X11Y19.A5      net (fanout=4)        0.950   test/alu/Mmux_out71
    SLICE_X11Y19.A       Tilo                  0.259   test/alu/N439
                                                       test/alu/Mmux_out616_SW2_SW0
    SLICE_X11Y20.B1      net (fanout=2)        0.713   test/alu/N439
    SLICE_X11Y20.B       Tilo                  0.259   test/alu/adder/N489
                                                       test/alu/Mmux_out616_SW3
    SLICE_X8Y29.A2       net (fanout=1)        1.222   test/alu/N422
    SLICE_X8Y29.A        Tilo                  0.254   test/M_alu_out[7]_GND_3_o_equal_179_o<7>1
                                                       test/alu/Mmux_out620
    SLICE_X8Y33.C6       net (fanout=17)       1.233   M_test_out[4]
    SLICE_X8Y33.CMUX     Tilo                  0.430   test/alu/Mmux_out312
                                                       test/M_alu_out[7]_GND_3_o_equal_325_o<7>1_SW1_G
                                                       test/M_alu_out[7]_GND_3_o_equal_325_o<7>1_SW1
    SLICE_X9Y33.D2       net (fanout=2)        0.764   test/N169
    SLICE_X9Y33.D        Tilo                  0.259   test/N302
                                                       test/Mmux_M_counter_d101512_SW0
    SLICE_X9Y33.A3       net (fanout=1)        0.359   test/N302
    SLICE_X9Y33.A        Tilo                  0.259   test/N302
                                                       test/Mmux_M_counter_d101530_SW0
    SLICE_X10Y43.A6      net (fanout=2)        1.043   test/N178
    SLICE_X10Y43.A       Tilo                  0.235   test/M_counter_q[9]
                                                       test/Mmux_M_counter_d101530
    SLICE_X12Y43.A5      net (fanout=14)       0.746   test/Mmux_M_counter_d1015
    SLICE_X12Y43.CLK     Tas                   0.339   test/M_counter_q[2]
                                                       test/Mmux_M_counter_d811
                                                       test/M_counter_q_22
    -------------------------------------------------  ---------------------------
    Total                                     19.259ns (5.386ns logic, 13.873ns route)
                                                       (28.0% logic, 72.0% route)

--------------------------------------------------------------------------------
Slack:                  0.640ns (requirement - (data path - clock path skew + uncertainty))
  Source:               test/M_state_q_FSM_FFd25 (FF)
  Destination:          test/M_counter_q_22 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.264ns (Levels of Logic = 16)
  Clock Path Skew:      -0.061ns (0.683 - 0.744)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: test/M_state_q_FSM_FFd25 to test/M_counter_q_22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y25.DMUX     Tshcko                0.535   test/M_state_q_FSM_FFd26
                                                       test/M_state_q_FSM_FFd25
    SLICE_X9Y27.A1       net (fanout=19)       1.091   test/M_state_q_FSM_FFd25
    SLICE_X9Y27.A        Tilo                  0.259   test/M_state_q_FSM_FFd32
                                                       test/Mmux_M_alu_op2812
    SLICE_X9Y22.B1       net (fanout=1)        1.147   test/Mmux_M_alu_op2811
    SLICE_X9Y22.B        Tilo                  0.259   test/Mmux_M_alu_op2814
                                                       test/Mmux_M_alu_op2813
    SLICE_X9Y22.D2       net (fanout=10)       0.568   test/Mmux_M_alu_op2812
    SLICE_X9Y22.D        Tilo                  0.259   test/Mmux_M_alu_op2814
                                                       test/Mmux_M_alu_op2814_1
    SLICE_X9Y19.C3       net (fanout=4)        0.807   test/Mmux_M_alu_op2814
    SLICE_X9Y19.C        Tilo                  0.259   test/alu/N294
                                                       test/alu/adder/Mmult_PWR_5_o_PWR_5_o_MuLt_21_OUT_Madd2_lut<1>_SW3
    SLICE_X12Y16.A5      net (fanout=1)        1.319   test/alu/adder/N491
    SLICE_X12Y16.AMUX    Topaa                 0.456   test/alu/adder/Mmult_PWR_5_o_PWR_5_o_MuLt_21_OUT_Madd2_cy[4]
                                                       test/alu/adder/Mmult_PWR_5_o_PWR_5_o_MuLt_21_OUT_Madd2_lut<1>
                                                       test/alu/adder/Mmult_PWR_5_o_PWR_5_o_MuLt_21_OUT_Madd2_cy<4>
    SLICE_X11Y18.A4      net (fanout=9)        1.291   test/alu/adder/PWR_5_o_PWR_5_o_MuLt_21_OUT[1]
    SLICE_X11Y18.A       Tilo                  0.259   M_test_r_op1[0]
                                                       test/alu/adder/PWR_5_o_PWR_5_o_OR_28_o_SW0
    SLICE_X13Y19.A6      net (fanout=1)        0.622   test/alu/adder/N89
    SLICE_X13Y19.A       Tilo                  0.259   test/alu/N187
                                                       test/alu/adder/PWR_5_o_PWR_5_o_OR_28_o
    SLICE_X13Y18.A6      net (fanout=10)       0.358   test/alu/GND_5_o_PWR_5_o_sub_30_OUT<0>1
    SLICE_X13Y18.A       Tilo                  0.259   test/alu/adder/Mmult_PWR_5_o_PWR_5_o_MuLt_21_OUT_Madd_41
                                                       test/alu/adder/Madd_op1[6]_GND_5_o_add_25_OUT2
    SLICE_X13Y18.B5      net (fanout=5)        0.467   test/alu/Madd_op1[6]_GND_5_o_add_25_OUT
    SLICE_X13Y18.B       Tilo                  0.259   test/alu/adder/Mmult_PWR_5_o_PWR_5_o_MuLt_21_OUT_Madd_41
                                                       test/alu/Mmux_out616_SW0_SW0
    SLICE_X13Y20.A4      net (fanout=2)        0.929   test/alu/N435
    SLICE_X13Y20.A       Tilo                  0.259   test/Mmux_M_alu_op17111
                                                       test/alu/Mmux_out616_SW0
    SLICE_X8Y29.A3       net (fanout=1)        1.422   test/alu/N419
    SLICE_X8Y29.A        Tilo                  0.254   test/M_alu_out[7]_GND_3_o_equal_179_o<7>1
                                                       test/alu/Mmux_out620
    SLICE_X8Y33.C6       net (fanout=17)       1.233   M_test_out[4]
    SLICE_X8Y33.CMUX     Tilo                  0.430   test/alu/Mmux_out312
                                                       test/M_alu_out[7]_GND_3_o_equal_325_o<7>1_SW1_G
                                                       test/M_alu_out[7]_GND_3_o_equal_325_o<7>1_SW1
    SLICE_X9Y33.D2       net (fanout=2)        0.764   test/N169
    SLICE_X9Y33.D        Tilo                  0.259   test/N302
                                                       test/Mmux_M_counter_d101512_SW0
    SLICE_X9Y33.A3       net (fanout=1)        0.359   test/N302
    SLICE_X9Y33.A        Tilo                  0.259   test/N302
                                                       test/Mmux_M_counter_d101530_SW0
    SLICE_X10Y43.A6      net (fanout=2)        1.043   test/N178
    SLICE_X10Y43.A       Tilo                  0.235   test/M_counter_q[9]
                                                       test/Mmux_M_counter_d101530
    SLICE_X12Y43.A5      net (fanout=14)       0.746   test/Mmux_M_counter_d1015
    SLICE_X12Y43.CLK     Tas                   0.339   test/M_counter_q[2]
                                                       test/Mmux_M_counter_d811
                                                       test/M_counter_q_22
    -------------------------------------------------  ---------------------------
    Total                                     19.264ns (5.098ns logic, 14.166ns route)
                                                       (26.5% logic, 73.5% route)

--------------------------------------------------------------------------------
Slack:                  0.645ns (requirement - (data path - clock path skew + uncertainty))
  Source:               test/M_state_q_FSM_FFd11_1 (FF)
  Destination:          test/M_counter_q_22 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.298ns (Levels of Logic = 15)
  Clock Path Skew:      -0.022ns (0.683 - 0.705)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: test/M_state_q_FSM_FFd11_1 to test/M_counter_q_22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y24.AQ      Tcko                  0.430   test/M_state_q_FSM_FFd11_1
                                                       test/M_state_q_FSM_FFd11_1
    SLICE_X15Y23.A1      net (fanout=3)        2.278   test/M_state_q_FSM_FFd11_1
    SLICE_X15Y23.A       Tilo                  0.259   test/Mmux__n1058_rs_A[2]
                                                       test/Mmux__n1058_rs_B<1>1
    SLICE_X12Y22.A2      net (fanout=7)        0.774   test/Mmux__n1058_rs_B[1]
    SLICE_X12Y22.AMUX    Topaa                 0.456   test/Mmux__n1058_rs_cy[3]
                                                       test/Mmux__n1058_rs_lut<0>
                                                       test/Mmux__n1058_rs_cy<3>
    SLICE_X15Y16.A1      net (fanout=20)       2.185   test/_n1058[0]
    SLICE_X15Y16.A       Tilo                  0.259   test/alu/adder/N347
                                                       test/alu/adder/Mmult_PWR_5_o_PWR_5_o_MuLt_21_OUT_op1<0>_x_op2<1>_mand1
    SLICE_X12Y16.AX      net (fanout=1)        0.506   test/alu/adder/Mmult_PWR_5_o_PWR_5_o_MuLt_21_OUT_op1<0>_x_op2<1>_mand1
    SLICE_X12Y16.BMUX    Taxb                  0.292   test/alu/adder/Mmult_PWR_5_o_PWR_5_o_MuLt_21_OUT_Madd2_cy[4]
                                                       test/alu/adder/Mmult_PWR_5_o_PWR_5_o_MuLt_21_OUT_Madd2_cy<4>
    SLICE_X11Y18.A6      net (fanout=11)       0.845   test/alu/adder/PWR_5_o_PWR_5_o_MuLt_21_OUT[2]
    SLICE_X11Y18.A       Tilo                  0.259   M_test_r_op1[0]
                                                       test/alu/adder/PWR_5_o_PWR_5_o_OR_28_o_SW0
    SLICE_X13Y19.A6      net (fanout=1)        0.622   test/alu/adder/N89
    SLICE_X13Y19.A       Tilo                  0.259   test/alu/N187
                                                       test/alu/adder/PWR_5_o_PWR_5_o_OR_28_o
    SLICE_X13Y18.A6      net (fanout=10)       0.358   test/alu/GND_5_o_PWR_5_o_sub_30_OUT<0>1
    SLICE_X13Y18.A       Tilo                  0.259   test/alu/adder/Mmult_PWR_5_o_PWR_5_o_MuLt_21_OUT_Madd_41
                                                       test/alu/adder/Madd_op1[6]_GND_5_o_add_25_OUT2
    SLICE_X13Y18.B5      net (fanout=5)        0.467   test/alu/Madd_op1[6]_GND_5_o_add_25_OUT
    SLICE_X13Y18.B       Tilo                  0.259   test/alu/adder/Mmult_PWR_5_o_PWR_5_o_MuLt_21_OUT_Madd_41
                                                       test/alu/Mmux_out616_SW0_SW0
    SLICE_X13Y20.A4      net (fanout=2)        0.929   test/alu/N435
    SLICE_X13Y20.A       Tilo                  0.259   test/Mmux_M_alu_op17111
                                                       test/alu/Mmux_out616_SW0
    SLICE_X8Y29.A3       net (fanout=1)        1.422   test/alu/N419
    SLICE_X8Y29.A        Tilo                  0.254   test/M_alu_out[7]_GND_3_o_equal_179_o<7>1
                                                       test/alu/Mmux_out620
    SLICE_X8Y33.C6       net (fanout=17)       1.233   M_test_out[4]
    SLICE_X8Y33.CMUX     Tilo                  0.430   test/alu/Mmux_out312
                                                       test/M_alu_out[7]_GND_3_o_equal_325_o<7>1_SW1_G
                                                       test/M_alu_out[7]_GND_3_o_equal_325_o<7>1_SW1
    SLICE_X9Y33.D2       net (fanout=2)        0.764   test/N169
    SLICE_X9Y33.D        Tilo                  0.259   test/N302
                                                       test/Mmux_M_counter_d101512_SW0
    SLICE_X9Y33.A3       net (fanout=1)        0.359   test/N302
    SLICE_X9Y33.A        Tilo                  0.259   test/N302
                                                       test/Mmux_M_counter_d101530_SW0
    SLICE_X10Y43.A6      net (fanout=2)        1.043   test/N178
    SLICE_X10Y43.A       Tilo                  0.235   test/M_counter_q[9]
                                                       test/Mmux_M_counter_d101530
    SLICE_X12Y43.A5      net (fanout=14)       0.746   test/Mmux_M_counter_d1015
    SLICE_X12Y43.CLK     Tas                   0.339   test/M_counter_q[2]
                                                       test/Mmux_M_counter_d811
                                                       test/M_counter_q_22
    -------------------------------------------------  ---------------------------
    Total                                     19.298ns (4.767ns logic, 14.531ns route)
                                                       (24.7% logic, 75.3% route)

--------------------------------------------------------------------------------
Slack:                  0.646ns (requirement - (data path - clock path skew + uncertainty))
  Source:               test/M_state_q_FSM_FFd40 (FF)
  Destination:          test/M_counter_q_22 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.251ns (Levels of Logic = 17)
  Clock Path Skew:      -0.068ns (0.683 - 0.751)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: test/M_state_q_FSM_FFd40 to test/M_counter_q_22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y28.AQ       Tcko                  0.476   test/M_state_q_FSM_FFd42
                                                       test/M_state_q_FSM_FFd40
    SLICE_X6Y28.D6       net (fanout=13)       0.671   test/M_state_q_FSM_FFd40
    SLICE_X6Y28.D        Tilo                  0.235   test/M_state_q_FSM_FFd42
                                                       test/M_state_q__n1021_SW0
    SLICE_X11Y26.D5      net (fanout=1)        0.742   test/N71
    SLICE_X11Y26.D       Tilo                  0.259   test/M_state_q_FSM_FFd10_1
                                                       test/M_state_q__n1021
    SLICE_X11Y27.C6      net (fanout=4)        0.342   test/_n1021
    SLICE_X11Y27.C       Tilo                  0.259   test/N15
                                                       test/Mmux__n1058_A81
    SLICE_X12Y22.AX      net (fanout=1)        1.220   test/Mmux__n1058_rs_A[0]
    SLICE_X12Y22.CMUX    Taxc                  0.391   test/Mmux__n1058_rs_cy[3]
                                                       test/Mmux__n1058_rs_cy<3>
    SLICE_X13Y18.C6      net (fanout=12)       0.804   test/_n1058[2]
    SLICE_X13Y18.C       Tilo                  0.259   test/alu/adder/Mmult_PWR_5_o_PWR_5_o_MuLt_21_OUT_Madd_41
                                                       test/Mmux_M_alu_op1611_1
    SLICE_X12Y16.B4      net (fanout=7)        1.270   test/Mmux_M_alu_op1611
    SLICE_X12Y16.BMUX    Topbb                 0.464   test/alu/adder/Mmult_PWR_5_o_PWR_5_o_MuLt_21_OUT_Madd2_cy[4]
                                                       test/alu/adder/Mmult_PWR_5_o_PWR_5_o_MuLt_21_OUT_Madd2_lut<2>
                                                       test/alu/adder/Mmult_PWR_5_o_PWR_5_o_MuLt_21_OUT_Madd2_cy<4>
    SLICE_X11Y18.A6      net (fanout=11)       0.845   test/alu/adder/PWR_5_o_PWR_5_o_MuLt_21_OUT[2]
    SLICE_X11Y18.A       Tilo                  0.259   M_test_r_op1[0]
                                                       test/alu/adder/PWR_5_o_PWR_5_o_OR_28_o_SW0
    SLICE_X13Y19.A6      net (fanout=1)        0.622   test/alu/adder/N89
    SLICE_X13Y19.A       Tilo                  0.259   test/alu/N187
                                                       test/alu/adder/PWR_5_o_PWR_5_o_OR_28_o
    SLICE_X13Y18.A6      net (fanout=10)       0.358   test/alu/GND_5_o_PWR_5_o_sub_30_OUT<0>1
    SLICE_X13Y18.A       Tilo                  0.259   test/alu/adder/Mmult_PWR_5_o_PWR_5_o_MuLt_21_OUT_Madd_41
                                                       test/alu/adder/Madd_op1[6]_GND_5_o_add_25_OUT2
    SLICE_X13Y18.B5      net (fanout=5)        0.467   test/alu/Madd_op1[6]_GND_5_o_add_25_OUT
    SLICE_X13Y18.B       Tilo                  0.259   test/alu/adder/Mmult_PWR_5_o_PWR_5_o_MuLt_21_OUT_Madd_41
                                                       test/alu/Mmux_out616_SW0_SW0
    SLICE_X13Y20.A4      net (fanout=2)        0.929   test/alu/N435
    SLICE_X13Y20.A       Tilo                  0.259   test/Mmux_M_alu_op17111
                                                       test/alu/Mmux_out616_SW0
    SLICE_X8Y29.A3       net (fanout=1)        1.422   test/alu/N419
    SLICE_X8Y29.A        Tilo                  0.254   test/M_alu_out[7]_GND_3_o_equal_179_o<7>1
                                                       test/alu/Mmux_out620
    SLICE_X8Y33.C6       net (fanout=17)       1.233   M_test_out[4]
    SLICE_X8Y33.CMUX     Tilo                  0.430   test/alu/Mmux_out312
                                                       test/M_alu_out[7]_GND_3_o_equal_325_o<7>1_SW1_G
                                                       test/M_alu_out[7]_GND_3_o_equal_325_o<7>1_SW1
    SLICE_X9Y33.D2       net (fanout=2)        0.764   test/N169
    SLICE_X9Y33.D        Tilo                  0.259   test/N302
                                                       test/Mmux_M_counter_d101512_SW0
    SLICE_X9Y33.A3       net (fanout=1)        0.359   test/N302
    SLICE_X9Y33.A        Tilo                  0.259   test/N302
                                                       test/Mmux_M_counter_d101530_SW0
    SLICE_X10Y43.A6      net (fanout=2)        1.043   test/N178
    SLICE_X10Y43.A       Tilo                  0.235   test/M_counter_q[9]
                                                       test/Mmux_M_counter_d101530
    SLICE_X12Y43.A5      net (fanout=14)       0.746   test/Mmux_M_counter_d1015
    SLICE_X12Y43.CLK     Tas                   0.339   test/M_counter_q[2]
                                                       test/Mmux_M_counter_d811
                                                       test/M_counter_q_22
    -------------------------------------------------  ---------------------------
    Total                                     19.251ns (5.414ns logic, 13.837ns route)
                                                       (28.1% logic, 71.9% route)

--------------------------------------------------------------------------------
Slack:                  0.646ns (requirement - (data path - clock path skew + uncertainty))
  Source:               test/M_state_q_FSM_FFd54_1 (FF)
  Destination:          test/M_counter_q_22 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.289ns (Levels of Logic = 15)
  Clock Path Skew:      -0.030ns (0.683 - 0.713)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: test/M_state_q_FSM_FFd54_1 to test/M_counter_q_22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y27.AQ      Tcko                  0.476   test/M_state_q_FSM_FFd54_2
                                                       test/M_state_q_FSM_FFd54_1
    SLICE_X11Y27.D6      net (fanout=4)        0.897   test/M_state_q_FSM_FFd54_1
    SLICE_X11Y27.D       Tilo                  0.259   test/N15
                                                       test/Mmux__n1058_A81_SW0
    SLICE_X11Y27.C2      net (fanout=2)        1.123   test/N15
    SLICE_X11Y27.C       Tilo                  0.259   test/N15
                                                       test/Mmux__n1058_A81
    SLICE_X12Y22.AX      net (fanout=1)        1.220   test/Mmux__n1058_rs_A[0]
    SLICE_X12Y22.CMUX    Taxc                  0.391   test/Mmux__n1058_rs_cy[3]
                                                       test/Mmux__n1058_rs_cy<3>
    SLICE_X13Y18.C6      net (fanout=12)       0.804   test/_n1058[2]
    SLICE_X13Y18.C       Tilo                  0.259   test/alu/adder/Mmult_PWR_5_o_PWR_5_o_MuLt_21_OUT_Madd_41
                                                       test/Mmux_M_alu_op1611_1
    SLICE_X12Y16.B4      net (fanout=7)        1.270   test/Mmux_M_alu_op1611
    SLICE_X12Y16.DMUX    Topbd                 0.695   test/alu/adder/Mmult_PWR_5_o_PWR_5_o_MuLt_21_OUT_Madd2_cy[4]
                                                       test/alu/adder/Mmult_PWR_5_o_PWR_5_o_MuLt_21_OUT_Madd2_lut<2>
                                                       test/alu/adder/Mmult_PWR_5_o_PWR_5_o_MuLt_21_OUT_Madd2_cy<4>
    SLICE_X13Y16.A1      net (fanout=15)       0.595   test/alu/adder/PWR_5_o_PWR_5_o_MuLt_21_OUT[4]
    SLICE_X13Y16.A       Tilo                  0.259   test/alu/Mmux_out820
                                                       test/alu/adder/PWR_5_o_PWR_5_o_OR_31_o1_SW0
    SLICE_X13Y16.B4      net (fanout=1)        1.199   test/alu/N355
    SLICE_X13Y16.B       Tilo                  0.259   test/alu/Mmux_out820
                                                       test/alu/Mmux_out711
    SLICE_X11Y19.A5      net (fanout=4)        0.950   test/alu/Mmux_out71
    SLICE_X11Y19.A       Tilo                  0.259   test/alu/N439
                                                       test/alu/Mmux_out616_SW2_SW0
    SLICE_X11Y20.B1      net (fanout=2)        0.713   test/alu/N439
    SLICE_X11Y20.B       Tilo                  0.259   test/alu/adder/N489
                                                       test/alu/Mmux_out616_SW3
    SLICE_X8Y29.A2       net (fanout=1)        1.222   test/alu/N422
    SLICE_X8Y29.A        Tilo                  0.254   test/M_alu_out[7]_GND_3_o_equal_179_o<7>1
                                                       test/alu/Mmux_out620
    SLICE_X8Y33.C6       net (fanout=17)       1.233   M_test_out[4]
    SLICE_X8Y33.CMUX     Tilo                  0.430   test/alu/Mmux_out312
                                                       test/M_alu_out[7]_GND_3_o_equal_325_o<7>1_SW1_G
                                                       test/M_alu_out[7]_GND_3_o_equal_325_o<7>1_SW1
    SLICE_X9Y33.D2       net (fanout=2)        0.764   test/N169
    SLICE_X9Y33.D        Tilo                  0.259   test/N302
                                                       test/Mmux_M_counter_d101512_SW0
    SLICE_X9Y33.A3       net (fanout=1)        0.359   test/N302
    SLICE_X9Y33.A        Tilo                  0.259   test/N302
                                                       test/Mmux_M_counter_d101530_SW0
    SLICE_X10Y43.A6      net (fanout=2)        1.043   test/N178
    SLICE_X10Y43.A       Tilo                  0.235   test/M_counter_q[9]
                                                       test/Mmux_M_counter_d101530
    SLICE_X12Y43.A5      net (fanout=14)       0.746   test/Mmux_M_counter_d1015
    SLICE_X12Y43.CLK     Tas                   0.339   test/M_counter_q[2]
                                                       test/Mmux_M_counter_d811
                                                       test/M_counter_q_22
    -------------------------------------------------  ---------------------------
    Total                                     19.289ns (5.151ns logic, 14.138ns route)
                                                       (26.7% logic, 73.3% route)

--------------------------------------------------------------------------------
Slack:                  0.654ns (requirement - (data path - clock path skew + uncertainty))
  Source:               test/M_state_q_FSM_FFd54_1 (FF)
  Destination:          test/M_counter_q_22 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.281ns (Levels of Logic = 16)
  Clock Path Skew:      -0.030ns (0.683 - 0.713)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: test/M_state_q_FSM_FFd54_1 to test/M_counter_q_22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y27.AQ      Tcko                  0.476   test/M_state_q_FSM_FFd54_2
                                                       test/M_state_q_FSM_FFd54_1
    SLICE_X11Y27.D6      net (fanout=4)        0.897   test/M_state_q_FSM_FFd54_1
    SLICE_X11Y27.D       Tilo                  0.259   test/N15
                                                       test/Mmux__n1058_A81_SW0
    SLICE_X11Y27.C2      net (fanout=2)        1.123   test/N15
    SLICE_X11Y27.C       Tilo                  0.259   test/N15
                                                       test/Mmux__n1058_A81
    SLICE_X12Y22.AX      net (fanout=1)        1.220   test/Mmux__n1058_rs_A[0]
    SLICE_X12Y22.CMUX    Taxc                  0.391   test/Mmux__n1058_rs_cy[3]
                                                       test/Mmux__n1058_rs_cy<3>
    SLICE_X13Y18.C6      net (fanout=12)       0.804   test/_n1058[2]
    SLICE_X13Y18.C       Tilo                  0.259   test/alu/adder/Mmult_PWR_5_o_PWR_5_o_MuLt_21_OUT_Madd_41
                                                       test/Mmux_M_alu_op1611_1
    SLICE_X12Y16.B4      net (fanout=7)        1.270   test/Mmux_M_alu_op1611
    SLICE_X12Y16.BMUX    Topbb                 0.464   test/alu/adder/Mmult_PWR_5_o_PWR_5_o_MuLt_21_OUT_Madd2_cy[4]
                                                       test/alu/adder/Mmult_PWR_5_o_PWR_5_o_MuLt_21_OUT_Madd2_lut<2>
                                                       test/alu/adder/Mmult_PWR_5_o_PWR_5_o_MuLt_21_OUT_Madd2_cy<4>
    SLICE_X11Y18.A6      net (fanout=11)       0.845   test/alu/adder/PWR_5_o_PWR_5_o_MuLt_21_OUT[2]
    SLICE_X11Y18.A       Tilo                  0.259   M_test_r_op1[0]
                                                       test/alu/adder/PWR_5_o_PWR_5_o_OR_28_o_SW0
    SLICE_X13Y19.A6      net (fanout=1)        0.622   test/alu/adder/N89
    SLICE_X13Y19.A       Tilo                  0.259   test/alu/N187
                                                       test/alu/adder/PWR_5_o_PWR_5_o_OR_28_o
    SLICE_X13Y18.A6      net (fanout=10)       0.358   test/alu/GND_5_o_PWR_5_o_sub_30_OUT<0>1
    SLICE_X13Y18.A       Tilo                  0.259   test/alu/adder/Mmult_PWR_5_o_PWR_5_o_MuLt_21_OUT_Madd_41
                                                       test/alu/adder/Madd_op1[6]_GND_5_o_add_25_OUT2
    SLICE_X13Y18.B5      net (fanout=5)        0.467   test/alu/Madd_op1[6]_GND_5_o_add_25_OUT
    SLICE_X13Y18.B       Tilo                  0.259   test/alu/adder/Mmult_PWR_5_o_PWR_5_o_MuLt_21_OUT_Madd_41
                                                       test/alu/Mmux_out616_SW0_SW0
    SLICE_X13Y20.A4      net (fanout=2)        0.929   test/alu/N435
    SLICE_X13Y20.A       Tilo                  0.259   test/Mmux_M_alu_op17111
                                                       test/alu/Mmux_out616_SW0
    SLICE_X8Y29.A3       net (fanout=1)        1.422   test/alu/N419
    SLICE_X8Y29.A        Tilo                  0.254   test/M_alu_out[7]_GND_3_o_equal_179_o<7>1
                                                       test/alu/Mmux_out620
    SLICE_X8Y33.C6       net (fanout=17)       1.233   M_test_out[4]
    SLICE_X8Y33.CMUX     Tilo                  0.430   test/alu/Mmux_out312
                                                       test/M_alu_out[7]_GND_3_o_equal_325_o<7>1_SW1_G
                                                       test/M_alu_out[7]_GND_3_o_equal_325_o<7>1_SW1
    SLICE_X9Y33.D2       net (fanout=2)        0.764   test/N169
    SLICE_X9Y33.D        Tilo                  0.259   test/N302
                                                       test/Mmux_M_counter_d101512_SW0
    SLICE_X9Y33.A3       net (fanout=1)        0.359   test/N302
    SLICE_X9Y33.A        Tilo                  0.259   test/N302
                                                       test/Mmux_M_counter_d101530_SW0
    SLICE_X10Y43.A6      net (fanout=2)        1.043   test/N178
    SLICE_X10Y43.A       Tilo                  0.235   test/M_counter_q[9]
                                                       test/Mmux_M_counter_d101530
    SLICE_X12Y43.A5      net (fanout=14)       0.746   test/Mmux_M_counter_d1015
    SLICE_X12Y43.CLK     Tas                   0.339   test/M_counter_q[2]
                                                       test/Mmux_M_counter_d811
                                                       test/M_counter_q_22
    -------------------------------------------------  ---------------------------
    Total                                     19.281ns (5.179ns logic, 14.102ns route)
                                                       (26.9% logic, 73.1% route)

--------------------------------------------------------------------------------
Slack:                  0.657ns (requirement - (data path - clock path skew + uncertainty))
  Source:               test/M_state_q_FSM_FFd25 (FF)
  Destination:          test/M_counter_q_25 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.247ns (Levels of Logic = 16)
  Clock Path Skew:      -0.061ns (0.683 - 0.744)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: test/M_state_q_FSM_FFd25 to test/M_counter_q_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y25.DMUX     Tshcko                0.535   test/M_state_q_FSM_FFd26
                                                       test/M_state_q_FSM_FFd25
    SLICE_X9Y27.A1       net (fanout=19)       1.091   test/M_state_q_FSM_FFd25
    SLICE_X9Y27.A        Tilo                  0.259   test/M_state_q_FSM_FFd32
                                                       test/Mmux_M_alu_op2812
    SLICE_X9Y22.B1       net (fanout=1)        1.147   test/Mmux_M_alu_op2811
    SLICE_X9Y22.B        Tilo                  0.259   test/Mmux_M_alu_op2814
                                                       test/Mmux_M_alu_op2813
    SLICE_X9Y22.D2       net (fanout=10)       0.568   test/Mmux_M_alu_op2812
    SLICE_X9Y22.D        Tilo                  0.259   test/Mmux_M_alu_op2814
                                                       test/Mmux_M_alu_op2814_1
    SLICE_X9Y19.C3       net (fanout=4)        0.807   test/Mmux_M_alu_op2814
    SLICE_X9Y19.C        Tilo                  0.259   test/alu/N294
                                                       test/alu/adder/Mmult_PWR_5_o_PWR_5_o_MuLt_21_OUT_Madd2_lut<1>_SW3
    SLICE_X12Y16.A5      net (fanout=1)        1.319   test/alu/adder/N491
    SLICE_X12Y16.AMUX    Topaa                 0.456   test/alu/adder/Mmult_PWR_5_o_PWR_5_o_MuLt_21_OUT_Madd2_cy[4]
                                                       test/alu/adder/Mmult_PWR_5_o_PWR_5_o_MuLt_21_OUT_Madd2_lut<1>
                                                       test/alu/adder/Mmult_PWR_5_o_PWR_5_o_MuLt_21_OUT_Madd2_cy<4>
    SLICE_X11Y18.A4      net (fanout=9)        1.291   test/alu/adder/PWR_5_o_PWR_5_o_MuLt_21_OUT[1]
    SLICE_X11Y18.A       Tilo                  0.259   M_test_r_op1[0]
                                                       test/alu/adder/PWR_5_o_PWR_5_o_OR_28_o_SW0
    SLICE_X13Y19.A6      net (fanout=1)        0.622   test/alu/adder/N89
    SLICE_X13Y19.A       Tilo                  0.259   test/alu/N187
                                                       test/alu/adder/PWR_5_o_PWR_5_o_OR_28_o
    SLICE_X13Y18.A6      net (fanout=10)       0.358   test/alu/GND_5_o_PWR_5_o_sub_30_OUT<0>1
    SLICE_X13Y18.A       Tilo                  0.259   test/alu/adder/Mmult_PWR_5_o_PWR_5_o_MuLt_21_OUT_Madd_41
                                                       test/alu/adder/Madd_op1[6]_GND_5_o_add_25_OUT2
    SLICE_X13Y20.B5      net (fanout=5)        0.629   test/alu/Madd_op1[6]_GND_5_o_add_25_OUT
    SLICE_X13Y20.B       Tilo                  0.259   test/Mmux_M_alu_op17111
                                                       test/alu/Mmux_out615
    SLICE_X13Y22.C3      net (fanout=4)        1.002   test/alu/Mmux_out620
    SLICE_X13Y22.C       Tilo                  0.259   test/Mmux_M_alu_op1311
                                                       test/alu/Mmux_out616_SW1
    SLICE_X8Y29.A4       net (fanout=1)        1.148   test/alu/N420
    SLICE_X8Y29.A        Tilo                  0.254   test/M_alu_out[7]_GND_3_o_equal_179_o<7>1
                                                       test/alu/Mmux_out620
    SLICE_X8Y33.C6       net (fanout=17)       1.233   M_test_out[4]
    SLICE_X8Y33.CMUX     Tilo                  0.430   test/alu/Mmux_out312
                                                       test/M_alu_out[7]_GND_3_o_equal_325_o<7>1_SW1_G
                                                       test/M_alu_out[7]_GND_3_o_equal_325_o<7>1_SW1
    SLICE_X9Y33.D2       net (fanout=2)        0.764   test/N169
    SLICE_X9Y33.D        Tilo                  0.259   test/N302
                                                       test/Mmux_M_counter_d101512_SW0
    SLICE_X9Y33.A3       net (fanout=1)        0.359   test/N302
    SLICE_X9Y33.A        Tilo                  0.259   test/N302
                                                       test/Mmux_M_counter_d101530_SW0
    SLICE_X10Y43.A6      net (fanout=2)        1.043   test/N178
    SLICE_X10Y43.A       Tilo                  0.235   test/M_counter_q[9]
                                                       test/Mmux_M_counter_d101530
    SLICE_X13Y43.B5      net (fanout=14)       0.734   test/Mmux_M_counter_d1015
    SLICE_X13Y43.CLK     Tas                   0.373   test/M_counter_q[3]
                                                       test/Mmux_M_counter_d511
                                                       test/M_counter_q_25
    -------------------------------------------------  ---------------------------
    Total                                     19.247ns (5.132ns logic, 14.115ns route)
                                                       (26.7% logic, 73.3% route)

--------------------------------------------------------------------------------
Slack:                  0.662ns (requirement - (data path - clock path skew + uncertainty))
  Source:               test/M_state_q_FSM_FFd25 (FF)
  Destination:          test/M_counter_q_24 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.242ns (Levels of Logic = 16)
  Clock Path Skew:      -0.061ns (0.683 - 0.744)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: test/M_state_q_FSM_FFd25 to test/M_counter_q_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y25.DMUX     Tshcko                0.535   test/M_state_q_FSM_FFd26
                                                       test/M_state_q_FSM_FFd25
    SLICE_X9Y27.A1       net (fanout=19)       1.091   test/M_state_q_FSM_FFd25
    SLICE_X9Y27.A        Tilo                  0.259   test/M_state_q_FSM_FFd32
                                                       test/Mmux_M_alu_op2812
    SLICE_X9Y22.B1       net (fanout=1)        1.147   test/Mmux_M_alu_op2811
    SLICE_X9Y22.B        Tilo                  0.259   test/Mmux_M_alu_op2814
                                                       test/Mmux_M_alu_op2813
    SLICE_X9Y22.D2       net (fanout=10)       0.568   test/Mmux_M_alu_op2812
    SLICE_X9Y22.D        Tilo                  0.259   test/Mmux_M_alu_op2814
                                                       test/Mmux_M_alu_op2814_1
    SLICE_X9Y19.C3       net (fanout=4)        0.807   test/Mmux_M_alu_op2814
    SLICE_X9Y19.C        Tilo                  0.259   test/alu/N294
                                                       test/alu/adder/Mmult_PWR_5_o_PWR_5_o_MuLt_21_OUT_Madd2_lut<1>_SW3
    SLICE_X12Y16.A5      net (fanout=1)        1.319   test/alu/adder/N491
    SLICE_X12Y16.AMUX    Topaa                 0.456   test/alu/adder/Mmult_PWR_5_o_PWR_5_o_MuLt_21_OUT_Madd2_cy[4]
                                                       test/alu/adder/Mmult_PWR_5_o_PWR_5_o_MuLt_21_OUT_Madd2_lut<1>
                                                       test/alu/adder/Mmult_PWR_5_o_PWR_5_o_MuLt_21_OUT_Madd2_cy<4>
    SLICE_X11Y18.A4      net (fanout=9)        1.291   test/alu/adder/PWR_5_o_PWR_5_o_MuLt_21_OUT[1]
    SLICE_X11Y18.A       Tilo                  0.259   M_test_r_op1[0]
                                                       test/alu/adder/PWR_5_o_PWR_5_o_OR_28_o_SW0
    SLICE_X13Y19.A6      net (fanout=1)        0.622   test/alu/adder/N89
    SLICE_X13Y19.A       Tilo                  0.259   test/alu/N187
                                                       test/alu/adder/PWR_5_o_PWR_5_o_OR_28_o
    SLICE_X13Y18.A6      net (fanout=10)       0.358   test/alu/GND_5_o_PWR_5_o_sub_30_OUT<0>1
    SLICE_X13Y18.A       Tilo                  0.259   test/alu/adder/Mmult_PWR_5_o_PWR_5_o_MuLt_21_OUT_Madd_41
                                                       test/alu/adder/Madd_op1[6]_GND_5_o_add_25_OUT2
    SLICE_X13Y20.B5      net (fanout=5)        0.629   test/alu/Madd_op1[6]_GND_5_o_add_25_OUT
    SLICE_X13Y20.B       Tilo                  0.259   test/Mmux_M_alu_op17111
                                                       test/alu/Mmux_out615
    SLICE_X13Y22.C3      net (fanout=4)        1.002   test/alu/Mmux_out620
    SLICE_X13Y22.C       Tilo                  0.259   test/Mmux_M_alu_op1311
                                                       test/alu/Mmux_out616_SW1
    SLICE_X8Y29.A4       net (fanout=1)        1.148   test/alu/N420
    SLICE_X8Y29.A        Tilo                  0.254   test/M_alu_out[7]_GND_3_o_equal_179_o<7>1
                                                       test/alu/Mmux_out620
    SLICE_X8Y33.C6       net (fanout=17)       1.233   M_test_out[4]
    SLICE_X8Y33.CMUX     Tilo                  0.430   test/alu/Mmux_out312
                                                       test/M_alu_out[7]_GND_3_o_equal_325_o<7>1_SW1_G
                                                       test/M_alu_out[7]_GND_3_o_equal_325_o<7>1_SW1
    SLICE_X9Y33.D2       net (fanout=2)        0.764   test/N169
    SLICE_X9Y33.D        Tilo                  0.259   test/N302
                                                       test/Mmux_M_counter_d101512_SW0
    SLICE_X9Y33.A3       net (fanout=1)        0.359   test/N302
    SLICE_X9Y33.A        Tilo                  0.259   test/N302
                                                       test/Mmux_M_counter_d101530_SW0
    SLICE_X10Y43.A6      net (fanout=2)        1.043   test/N178
    SLICE_X10Y43.A       Tilo                  0.235   test/M_counter_q[9]
                                                       test/Mmux_M_counter_d101530
    SLICE_X13Y43.A5      net (fanout=14)       0.729   test/Mmux_M_counter_d1015
    SLICE_X13Y43.CLK     Tas                   0.373   test/M_counter_q[3]
                                                       test/Mmux_M_counter_d611
                                                       test/M_counter_q_24
    -------------------------------------------------  ---------------------------
    Total                                     19.242ns (5.132ns logic, 14.110ns route)
                                                       (26.7% logic, 73.3% route)

--------------------------------------------------------------------------------
Slack:                  0.662ns (requirement - (data path - clock path skew + uncertainty))
  Source:               test/M_state_q_FSM_FFd11_1 (FF)
  Destination:          test/M_counter_q_25 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.281ns (Levels of Logic = 15)
  Clock Path Skew:      -0.022ns (0.683 - 0.705)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: test/M_state_q_FSM_FFd11_1 to test/M_counter_q_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y24.AQ      Tcko                  0.430   test/M_state_q_FSM_FFd11_1
                                                       test/M_state_q_FSM_FFd11_1
    SLICE_X15Y23.A1      net (fanout=3)        2.278   test/M_state_q_FSM_FFd11_1
    SLICE_X15Y23.A       Tilo                  0.259   test/Mmux__n1058_rs_A[2]
                                                       test/Mmux__n1058_rs_B<1>1
    SLICE_X12Y22.A2      net (fanout=7)        0.774   test/Mmux__n1058_rs_B[1]
    SLICE_X12Y22.AMUX    Topaa                 0.456   test/Mmux__n1058_rs_cy[3]
                                                       test/Mmux__n1058_rs_lut<0>
                                                       test/Mmux__n1058_rs_cy<3>
    SLICE_X15Y16.A1      net (fanout=20)       2.185   test/_n1058[0]
    SLICE_X15Y16.A       Tilo                  0.259   test/alu/adder/N347
                                                       test/alu/adder/Mmult_PWR_5_o_PWR_5_o_MuLt_21_OUT_op1<0>_x_op2<1>_mand1
    SLICE_X12Y16.AX      net (fanout=1)        0.506   test/alu/adder/Mmult_PWR_5_o_PWR_5_o_MuLt_21_OUT_op1<0>_x_op2<1>_mand1
    SLICE_X12Y16.BMUX    Taxb                  0.292   test/alu/adder/Mmult_PWR_5_o_PWR_5_o_MuLt_21_OUT_Madd2_cy[4]
                                                       test/alu/adder/Mmult_PWR_5_o_PWR_5_o_MuLt_21_OUT_Madd2_cy<4>
    SLICE_X11Y18.A6      net (fanout=11)       0.845   test/alu/adder/PWR_5_o_PWR_5_o_MuLt_21_OUT[2]
    SLICE_X11Y18.A       Tilo                  0.259   M_test_r_op1[0]
                                                       test/alu/adder/PWR_5_o_PWR_5_o_OR_28_o_SW0
    SLICE_X13Y19.A6      net (fanout=1)        0.622   test/alu/adder/N89
    SLICE_X13Y19.A       Tilo                  0.259   test/alu/N187
                                                       test/alu/adder/PWR_5_o_PWR_5_o_OR_28_o
    SLICE_X13Y18.A6      net (fanout=10)       0.358   test/alu/GND_5_o_PWR_5_o_sub_30_OUT<0>1
    SLICE_X13Y18.A       Tilo                  0.259   test/alu/adder/Mmult_PWR_5_o_PWR_5_o_MuLt_21_OUT_Madd_41
                                                       test/alu/adder/Madd_op1[6]_GND_5_o_add_25_OUT2
    SLICE_X13Y20.B5      net (fanout=5)        0.629   test/alu/Madd_op1[6]_GND_5_o_add_25_OUT
    SLICE_X13Y20.B       Tilo                  0.259   test/Mmux_M_alu_op17111
                                                       test/alu/Mmux_out615
    SLICE_X13Y22.C3      net (fanout=4)        1.002   test/alu/Mmux_out620
    SLICE_X13Y22.C       Tilo                  0.259   test/Mmux_M_alu_op1311
                                                       test/alu/Mmux_out616_SW1
    SLICE_X8Y29.A4       net (fanout=1)        1.148   test/alu/N420
    SLICE_X8Y29.A        Tilo                  0.254   test/M_alu_out[7]_GND_3_o_equal_179_o<7>1
                                                       test/alu/Mmux_out620
    SLICE_X8Y33.C6       net (fanout=17)       1.233   M_test_out[4]
    SLICE_X8Y33.CMUX     Tilo                  0.430   test/alu/Mmux_out312
                                                       test/M_alu_out[7]_GND_3_o_equal_325_o<7>1_SW1_G
                                                       test/M_alu_out[7]_GND_3_o_equal_325_o<7>1_SW1
    SLICE_X9Y33.D2       net (fanout=2)        0.764   test/N169
    SLICE_X9Y33.D        Tilo                  0.259   test/N302
                                                       test/Mmux_M_counter_d101512_SW0
    SLICE_X9Y33.A3       net (fanout=1)        0.359   test/N302
    SLICE_X9Y33.A        Tilo                  0.259   test/N302
                                                       test/Mmux_M_counter_d101530_SW0
    SLICE_X10Y43.A6      net (fanout=2)        1.043   test/N178
    SLICE_X10Y43.A       Tilo                  0.235   test/M_counter_q[9]
                                                       test/Mmux_M_counter_d101530
    SLICE_X13Y43.B5      net (fanout=14)       0.734   test/Mmux_M_counter_d1015
    SLICE_X13Y43.CLK     Tas                   0.373   test/M_counter_q[3]
                                                       test/Mmux_M_counter_d511
                                                       test/M_counter_q_25
    -------------------------------------------------  ---------------------------
    Total                                     19.281ns (4.801ns logic, 14.480ns route)
                                                       (24.9% logic, 75.1% route)

--------------------------------------------------------------------------------
Slack:                  0.663ns (requirement - (data path - clock path skew + uncertainty))
  Source:               test/M_state_q_FSM_FFd40 (FF)
  Destination:          test/M_counter_q_25 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.234ns (Levels of Logic = 16)
  Clock Path Skew:      -0.068ns (0.683 - 0.751)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: test/M_state_q_FSM_FFd40 to test/M_counter_q_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y28.AQ       Tcko                  0.476   test/M_state_q_FSM_FFd42
                                                       test/M_state_q_FSM_FFd40
    SLICE_X6Y28.D6       net (fanout=13)       0.671   test/M_state_q_FSM_FFd40
    SLICE_X6Y28.D        Tilo                  0.235   test/M_state_q_FSM_FFd42
                                                       test/M_state_q__n1021_SW0
    SLICE_X11Y26.D5      net (fanout=1)        0.742   test/N71
    SLICE_X11Y26.D       Tilo                  0.259   test/M_state_q_FSM_FFd10_1
                                                       test/M_state_q__n1021
    SLICE_X11Y27.C6      net (fanout=4)        0.342   test/_n1021
    SLICE_X11Y27.C       Tilo                  0.259   test/N15
                                                       test/Mmux__n1058_A81
    SLICE_X12Y22.AX      net (fanout=1)        1.220   test/Mmux__n1058_rs_A[0]
    SLICE_X12Y22.CMUX    Taxc                  0.391   test/Mmux__n1058_rs_cy[3]
                                                       test/Mmux__n1058_rs_cy<3>
    SLICE_X13Y18.C6      net (fanout=12)       0.804   test/_n1058[2]
    SLICE_X13Y18.C       Tilo                  0.259   test/alu/adder/Mmult_PWR_5_o_PWR_5_o_MuLt_21_OUT_Madd_41
                                                       test/Mmux_M_alu_op1611_1
    SLICE_X12Y16.B4      net (fanout=7)        1.270   test/Mmux_M_alu_op1611
    SLICE_X12Y16.CMUX    Topbc                 0.650   test/alu/adder/Mmult_PWR_5_o_PWR_5_o_MuLt_21_OUT_Madd2_cy[4]
                                                       test/alu/adder/Mmult_PWR_5_o_PWR_5_o_MuLt_21_OUT_Madd2_lut<2>
                                                       test/alu/adder/Mmult_PWR_5_o_PWR_5_o_MuLt_21_OUT_Madd2_cy<4>
    SLICE_X14Y17.A4      net (fanout=15)       0.749   test/alu/adder/PWR_5_o_PWR_5_o_MuLt_21_OUT[3]
    SLICE_X14Y17.A       Tilo                  0.235   test/alu/adder/N345
                                                       test/alu/adder/Mmux__n0339171111
    SLICE_X13Y19.C4      net (fanout=3)        0.754   test/alu/adder/Mmux__n033917111
    SLICE_X13Y19.C       Tilo                  0.259   test/alu/N187
                                                       test/alu/adder/Mmux_PWR_5_o_PWR_5_o_mux_31_OUT32
    SLICE_X13Y19.D5      net (fanout=2)        0.244   test/alu/PWR_5_o_PWR_5_o_mux_31_OUT[2]
    SLICE_X13Y19.D       Tilo                  0.259   test/alu/N187
                                                       test/alu/Mmux_out412_SW0
    SLICE_X9Y26.C2       net (fanout=3)        2.076   test/alu/N187
    SLICE_X9Y26.C        Tilo                  0.259   test/M_state_q_FSM_FFd13
                                                       test/alu/Mmux_out414_SW0
    SLICE_X6Y30.A6       net (fanout=3)        0.865   test/alu/N457
    SLICE_X6Y30.A        Tilo                  0.235   test/Mmux_out417
                                                       test/alu/Mmux_out417_1
    SLICE_X8Y33.C2       net (fanout=4)        1.265   test/Mmux_out4171
    SLICE_X8Y33.CMUX     Tilo                  0.430   test/alu/Mmux_out312
                                                       test/M_alu_out[7]_GND_3_o_equal_325_o<7>1_SW1_G
                                                       test/M_alu_out[7]_GND_3_o_equal_325_o<7>1_SW1
    SLICE_X9Y33.D2       net (fanout=2)        0.764   test/N169
    SLICE_X9Y33.D        Tilo                  0.259   test/N302
                                                       test/Mmux_M_counter_d101512_SW0
    SLICE_X9Y33.A3       net (fanout=1)        0.359   test/N302
    SLICE_X9Y33.A        Tilo                  0.259   test/N302
                                                       test/Mmux_M_counter_d101530_SW0
    SLICE_X10Y43.A6      net (fanout=2)        1.043   test/N178
    SLICE_X10Y43.A       Tilo                  0.235   test/M_counter_q[9]
                                                       test/Mmux_M_counter_d101530
    SLICE_X13Y43.B5      net (fanout=14)       0.734   test/Mmux_M_counter_d1015
    SLICE_X13Y43.CLK     Tas                   0.373   test/M_counter_q[3]
                                                       test/Mmux_M_counter_d511
                                                       test/M_counter_q_25
    -------------------------------------------------  ---------------------------
    Total                                     19.234ns (5.332ns logic, 13.902ns route)
                                                       (27.7% logic, 72.3% route)

--------------------------------------------------------------------------------
Slack:                  0.663ns (requirement - (data path - clock path skew + uncertainty))
  Source:               test/M_state_q_FSM_FFd40 (FF)
  Destination:          test/M_counter_q_25 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.234ns (Levels of Logic = 17)
  Clock Path Skew:      -0.068ns (0.683 - 0.751)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: test/M_state_q_FSM_FFd40 to test/M_counter_q_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y28.AQ       Tcko                  0.476   test/M_state_q_FSM_FFd42
                                                       test/M_state_q_FSM_FFd40
    SLICE_X6Y28.D6       net (fanout=13)       0.671   test/M_state_q_FSM_FFd40
    SLICE_X6Y28.D        Tilo                  0.235   test/M_state_q_FSM_FFd42
                                                       test/M_state_q__n1021_SW0
    SLICE_X11Y26.D5      net (fanout=1)        0.742   test/N71
    SLICE_X11Y26.D       Tilo                  0.259   test/M_state_q_FSM_FFd10_1
                                                       test/M_state_q__n1021
    SLICE_X11Y27.C6      net (fanout=4)        0.342   test/_n1021
    SLICE_X11Y27.C       Tilo                  0.259   test/N15
                                                       test/Mmux__n1058_A81
    SLICE_X12Y22.AX      net (fanout=1)        1.220   test/Mmux__n1058_rs_A[0]
    SLICE_X12Y22.CMUX    Taxc                  0.391   test/Mmux__n1058_rs_cy[3]
                                                       test/Mmux__n1058_rs_cy<3>
    SLICE_X13Y18.C6      net (fanout=12)       0.804   test/_n1058[2]
    SLICE_X13Y18.C       Tilo                  0.259   test/alu/adder/Mmult_PWR_5_o_PWR_5_o_MuLt_21_OUT_Madd_41
                                                       test/Mmux_M_alu_op1611_1
    SLICE_X12Y16.B4      net (fanout=7)        1.270   test/Mmux_M_alu_op1611
    SLICE_X12Y16.BMUX    Topbb                 0.464   test/alu/adder/Mmult_PWR_5_o_PWR_5_o_MuLt_21_OUT_Madd2_cy[4]
                                                       test/alu/adder/Mmult_PWR_5_o_PWR_5_o_MuLt_21_OUT_Madd2_lut<2>
                                                       test/alu/adder/Mmult_PWR_5_o_PWR_5_o_MuLt_21_OUT_Madd2_cy<4>
    SLICE_X11Y18.A6      net (fanout=11)       0.845   test/alu/adder/PWR_5_o_PWR_5_o_MuLt_21_OUT[2]
    SLICE_X11Y18.A       Tilo                  0.259   M_test_r_op1[0]
                                                       test/alu/adder/PWR_5_o_PWR_5_o_OR_28_o_SW0
    SLICE_X13Y19.A6      net (fanout=1)        0.622   test/alu/adder/N89
    SLICE_X13Y19.A       Tilo                  0.259   test/alu/N187
                                                       test/alu/adder/PWR_5_o_PWR_5_o_OR_28_o
    SLICE_X13Y18.A6      net (fanout=10)       0.358   test/alu/GND_5_o_PWR_5_o_sub_30_OUT<0>1
    SLICE_X13Y18.A       Tilo                  0.259   test/alu/adder/Mmult_PWR_5_o_PWR_5_o_MuLt_21_OUT_Madd_41
                                                       test/alu/adder/Madd_op1[6]_GND_5_o_add_25_OUT2
    SLICE_X13Y20.B5      net (fanout=5)        0.629   test/alu/Madd_op1[6]_GND_5_o_add_25_OUT
    SLICE_X13Y20.B       Tilo                  0.259   test/Mmux_M_alu_op17111
                                                       test/alu/Mmux_out615
    SLICE_X13Y22.C3      net (fanout=4)        1.002   test/alu/Mmux_out620
    SLICE_X13Y22.C       Tilo                  0.259   test/Mmux_M_alu_op1311
                                                       test/alu/Mmux_out616_SW1
    SLICE_X8Y29.A4       net (fanout=1)        1.148   test/alu/N420
    SLICE_X8Y29.A        Tilo                  0.254   test/M_alu_out[7]_GND_3_o_equal_179_o<7>1
                                                       test/alu/Mmux_out620
    SLICE_X8Y33.C6       net (fanout=17)       1.233   M_test_out[4]
    SLICE_X8Y33.CMUX     Tilo                  0.430   test/alu/Mmux_out312
                                                       test/M_alu_out[7]_GND_3_o_equal_325_o<7>1_SW1_G
                                                       test/M_alu_out[7]_GND_3_o_equal_325_o<7>1_SW1
    SLICE_X9Y33.D2       net (fanout=2)        0.764   test/N169
    SLICE_X9Y33.D        Tilo                  0.259   test/N302
                                                       test/Mmux_M_counter_d101512_SW0
    SLICE_X9Y33.A3       net (fanout=1)        0.359   test/N302
    SLICE_X9Y33.A        Tilo                  0.259   test/N302
                                                       test/Mmux_M_counter_d101530_SW0
    SLICE_X10Y43.A6      net (fanout=2)        1.043   test/N178
    SLICE_X10Y43.A       Tilo                  0.235   test/M_counter_q[9]
                                                       test/Mmux_M_counter_d101530
    SLICE_X13Y43.B5      net (fanout=14)       0.734   test/Mmux_M_counter_d1015
    SLICE_X13Y43.CLK     Tas                   0.373   test/M_counter_q[3]
                                                       test/Mmux_M_counter_d511
                                                       test/M_counter_q_25
    -------------------------------------------------  ---------------------------
    Total                                     19.234ns (5.448ns logic, 13.786ns route)
                                                       (28.3% logic, 71.7% route)

--------------------------------------------------------------------------------
Slack:                  0.666ns (requirement - (data path - clock path skew + uncertainty))
  Source:               test/M_state_q_FSM_FFd40 (FF)
  Destination:          test/M_counter_q_25 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.231ns (Levels of Logic = 16)
  Clock Path Skew:      -0.068ns (0.683 - 0.751)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: test/M_state_q_FSM_FFd40 to test/M_counter_q_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y28.AQ       Tcko                  0.476   test/M_state_q_FSM_FFd42
                                                       test/M_state_q_FSM_FFd40
    SLICE_X6Y28.D6       net (fanout=13)       0.671   test/M_state_q_FSM_FFd40
    SLICE_X6Y28.D        Tilo                  0.235   test/M_state_q_FSM_FFd42
                                                       test/M_state_q__n1021_SW0
    SLICE_X11Y26.D5      net (fanout=1)        0.742   test/N71
    SLICE_X11Y26.D       Tilo                  0.259   test/M_state_q_FSM_FFd10_1
                                                       test/M_state_q__n1021
    SLICE_X11Y27.C6      net (fanout=4)        0.342   test/_n1021
    SLICE_X11Y27.C       Tilo                  0.259   test/N15
                                                       test/Mmux__n1058_A81
    SLICE_X12Y22.AX      net (fanout=1)        1.220   test/Mmux__n1058_rs_A[0]
    SLICE_X12Y22.CMUX    Taxc                  0.391   test/Mmux__n1058_rs_cy[3]
                                                       test/Mmux__n1058_rs_cy<3>
    SLICE_X13Y18.C6      net (fanout=12)       0.804   test/_n1058[2]
    SLICE_X13Y18.C       Tilo                  0.259   test/alu/adder/Mmult_PWR_5_o_PWR_5_o_MuLt_21_OUT_Madd_41
                                                       test/Mmux_M_alu_op1611_1
    SLICE_X12Y16.C5      net (fanout=7)        1.379   test/Mmux_M_alu_op1611
    SLICE_X12Y16.DMUX    Topcd                 0.536   test/alu/adder/Mmult_PWR_5_o_PWR_5_o_MuLt_21_OUT_Madd2_cy[4]
                                                       test/alu/adder/Mmult_PWR_5_o_PWR_5_o_MuLt_21_OUT_Madd2_lut<3>
                                                       test/alu/adder/Mmult_PWR_5_o_PWR_5_o_MuLt_21_OUT_Madd2_cy<4>
    SLICE_X13Y16.A1      net (fanout=15)       0.595   test/alu/adder/PWR_5_o_PWR_5_o_MuLt_21_OUT[4]
    SLICE_X13Y16.A       Tilo                  0.259   test/alu/Mmux_out820
                                                       test/alu/adder/PWR_5_o_PWR_5_o_OR_31_o1_SW0
    SLICE_X13Y16.B4      net (fanout=1)        1.199   test/alu/N355
    SLICE_X13Y16.B       Tilo                  0.259   test/alu/Mmux_out820
                                                       test/alu/Mmux_out711
    SLICE_X11Y19.A5      net (fanout=4)        0.950   test/alu/Mmux_out71
    SLICE_X11Y19.A       Tilo                  0.259   test/alu/N439
                                                       test/alu/Mmux_out616_SW2_SW0
    SLICE_X11Y20.B1      net (fanout=2)        0.713   test/alu/N439
    SLICE_X11Y20.B       Tilo                  0.259   test/alu/adder/N489
                                                       test/alu/Mmux_out616_SW3
    SLICE_X8Y29.A2       net (fanout=1)        1.222   test/alu/N422
    SLICE_X8Y29.A        Tilo                  0.254   test/M_alu_out[7]_GND_3_o_equal_179_o<7>1
                                                       test/alu/Mmux_out620
    SLICE_X8Y33.C6       net (fanout=17)       1.233   M_test_out[4]
    SLICE_X8Y33.CMUX     Tilo                  0.430   test/alu/Mmux_out312
                                                       test/M_alu_out[7]_GND_3_o_equal_325_o<7>1_SW1_G
                                                       test/M_alu_out[7]_GND_3_o_equal_325_o<7>1_SW1
    SLICE_X9Y33.D2       net (fanout=2)        0.764   test/N169
    SLICE_X9Y33.D        Tilo                  0.259   test/N302
                                                       test/Mmux_M_counter_d101512_SW0
    SLICE_X9Y33.A3       net (fanout=1)        0.359   test/N302
    SLICE_X9Y33.A        Tilo                  0.259   test/N302
                                                       test/Mmux_M_counter_d101530_SW0
    SLICE_X10Y43.A6      net (fanout=2)        1.043   test/N178
    SLICE_X10Y43.A       Tilo                  0.235   test/M_counter_q[9]
                                                       test/Mmux_M_counter_d101530
    SLICE_X13Y43.B5      net (fanout=14)       0.734   test/Mmux_M_counter_d1015
    SLICE_X13Y43.CLK     Tas                   0.373   test/M_counter_q[3]
                                                       test/Mmux_M_counter_d511
                                                       test/M_counter_q_25
    -------------------------------------------------  ---------------------------
    Total                                     19.231ns (5.261ns logic, 13.970ns route)
                                                       (27.4% logic, 72.6% route)

--------------------------------------------------------------------------------
Slack:                  0.667ns (requirement - (data path - clock path skew + uncertainty))
  Source:               test/M_state_q_FSM_FFd11_1 (FF)
  Destination:          test/M_counter_q_24 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.276ns (Levels of Logic = 15)
  Clock Path Skew:      -0.022ns (0.683 - 0.705)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: test/M_state_q_FSM_FFd11_1 to test/M_counter_q_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y24.AQ      Tcko                  0.430   test/M_state_q_FSM_FFd11_1
                                                       test/M_state_q_FSM_FFd11_1
    SLICE_X15Y23.A1      net (fanout=3)        2.278   test/M_state_q_FSM_FFd11_1
    SLICE_X15Y23.A       Tilo                  0.259   test/Mmux__n1058_rs_A[2]
                                                       test/Mmux__n1058_rs_B<1>1
    SLICE_X12Y22.A2      net (fanout=7)        0.774   test/Mmux__n1058_rs_B[1]
    SLICE_X12Y22.AMUX    Topaa                 0.456   test/Mmux__n1058_rs_cy[3]
                                                       test/Mmux__n1058_rs_lut<0>
                                                       test/Mmux__n1058_rs_cy<3>
    SLICE_X15Y16.A1      net (fanout=20)       2.185   test/_n1058[0]
    SLICE_X15Y16.A       Tilo                  0.259   test/alu/adder/N347
                                                       test/alu/adder/Mmult_PWR_5_o_PWR_5_o_MuLt_21_OUT_op1<0>_x_op2<1>_mand1
    SLICE_X12Y16.AX      net (fanout=1)        0.506   test/alu/adder/Mmult_PWR_5_o_PWR_5_o_MuLt_21_OUT_op1<0>_x_op2<1>_mand1
    SLICE_X12Y16.BMUX    Taxb                  0.292   test/alu/adder/Mmult_PWR_5_o_PWR_5_o_MuLt_21_OUT_Madd2_cy[4]
                                                       test/alu/adder/Mmult_PWR_5_o_PWR_5_o_MuLt_21_OUT_Madd2_cy<4>
    SLICE_X11Y18.A6      net (fanout=11)       0.845   test/alu/adder/PWR_5_o_PWR_5_o_MuLt_21_OUT[2]
    SLICE_X11Y18.A       Tilo                  0.259   M_test_r_op1[0]
                                                       test/alu/adder/PWR_5_o_PWR_5_o_OR_28_o_SW0
    SLICE_X13Y19.A6      net (fanout=1)        0.622   test/alu/adder/N89
    SLICE_X13Y19.A       Tilo                  0.259   test/alu/N187
                                                       test/alu/adder/PWR_5_o_PWR_5_o_OR_28_o
    SLICE_X13Y18.A6      net (fanout=10)       0.358   test/alu/GND_5_o_PWR_5_o_sub_30_OUT<0>1
    SLICE_X13Y18.A       Tilo                  0.259   test/alu/adder/Mmult_PWR_5_o_PWR_5_o_MuLt_21_OUT_Madd_41
                                                       test/alu/adder/Madd_op1[6]_GND_5_o_add_25_OUT2
    SLICE_X13Y20.B5      net (fanout=5)        0.629   test/alu/Madd_op1[6]_GND_5_o_add_25_OUT
    SLICE_X13Y20.B       Tilo                  0.259   test/Mmux_M_alu_op17111
                                                       test/alu/Mmux_out615
    SLICE_X13Y22.C3      net (fanout=4)        1.002   test/alu/Mmux_out620
    SLICE_X13Y22.C       Tilo                  0.259   test/Mmux_M_alu_op1311
                                                       test/alu/Mmux_out616_SW1
    SLICE_X8Y29.A4       net (fanout=1)        1.148   test/alu/N420
    SLICE_X8Y29.A        Tilo                  0.254   test/M_alu_out[7]_GND_3_o_equal_179_o<7>1
                                                       test/alu/Mmux_out620
    SLICE_X8Y33.C6       net (fanout=17)       1.233   M_test_out[4]
    SLICE_X8Y33.CMUX     Tilo                  0.430   test/alu/Mmux_out312
                                                       test/M_alu_out[7]_GND_3_o_equal_325_o<7>1_SW1_G
                                                       test/M_alu_out[7]_GND_3_o_equal_325_o<7>1_SW1
    SLICE_X9Y33.D2       net (fanout=2)        0.764   test/N169
    SLICE_X9Y33.D        Tilo                  0.259   test/N302
                                                       test/Mmux_M_counter_d101512_SW0
    SLICE_X9Y33.A3       net (fanout=1)        0.359   test/N302
    SLICE_X9Y33.A        Tilo                  0.259   test/N302
                                                       test/Mmux_M_counter_d101530_SW0
    SLICE_X10Y43.A6      net (fanout=2)        1.043   test/N178
    SLICE_X10Y43.A       Tilo                  0.235   test/M_counter_q[9]
                                                       test/Mmux_M_counter_d101530
    SLICE_X13Y43.A5      net (fanout=14)       0.729   test/Mmux_M_counter_d1015
    SLICE_X13Y43.CLK     Tas                   0.373   test/M_counter_q[3]
                                                       test/Mmux_M_counter_d611
                                                       test/M_counter_q_24
    -------------------------------------------------  ---------------------------
    Total                                     19.276ns (4.801ns logic, 14.475ns route)
                                                       (24.9% logic, 75.1% route)

--------------------------------------------------------------------------------
Slack:                  0.668ns (requirement - (data path - clock path skew + uncertainty))
  Source:               test/M_state_q_FSM_FFd40 (FF)
  Destination:          test/M_counter_q_24 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.229ns (Levels of Logic = 17)
  Clock Path Skew:      -0.068ns (0.683 - 0.751)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: test/M_state_q_FSM_FFd40 to test/M_counter_q_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y28.AQ       Tcko                  0.476   test/M_state_q_FSM_FFd42
                                                       test/M_state_q_FSM_FFd40
    SLICE_X6Y28.D6       net (fanout=13)       0.671   test/M_state_q_FSM_FFd40
    SLICE_X6Y28.D        Tilo                  0.235   test/M_state_q_FSM_FFd42
                                                       test/M_state_q__n1021_SW0
    SLICE_X11Y26.D5      net (fanout=1)        0.742   test/N71
    SLICE_X11Y26.D       Tilo                  0.259   test/M_state_q_FSM_FFd10_1
                                                       test/M_state_q__n1021
    SLICE_X11Y27.C6      net (fanout=4)        0.342   test/_n1021
    SLICE_X11Y27.C       Tilo                  0.259   test/N15
                                                       test/Mmux__n1058_A81
    SLICE_X12Y22.AX      net (fanout=1)        1.220   test/Mmux__n1058_rs_A[0]
    SLICE_X12Y22.CMUX    Taxc                  0.391   test/Mmux__n1058_rs_cy[3]
                                                       test/Mmux__n1058_rs_cy<3>
    SLICE_X13Y18.C6      net (fanout=12)       0.804   test/_n1058[2]
    SLICE_X13Y18.C       Tilo                  0.259   test/alu/adder/Mmult_PWR_5_o_PWR_5_o_MuLt_21_OUT_Madd_41
                                                       test/Mmux_M_alu_op1611_1
    SLICE_X12Y16.B4      net (fanout=7)        1.270   test/Mmux_M_alu_op1611
    SLICE_X12Y16.BMUX    Topbb                 0.464   test/alu/adder/Mmult_PWR_5_o_PWR_5_o_MuLt_21_OUT_Madd2_cy[4]
                                                       test/alu/adder/Mmult_PWR_5_o_PWR_5_o_MuLt_21_OUT_Madd2_lut<2>
                                                       test/alu/adder/Mmult_PWR_5_o_PWR_5_o_MuLt_21_OUT_Madd2_cy<4>
    SLICE_X11Y18.A6      net (fanout=11)       0.845   test/alu/adder/PWR_5_o_PWR_5_o_MuLt_21_OUT[2]
    SLICE_X11Y18.A       Tilo                  0.259   M_test_r_op1[0]
                                                       test/alu/adder/PWR_5_o_PWR_5_o_OR_28_o_SW0
    SLICE_X13Y19.A6      net (fanout=1)        0.622   test/alu/adder/N89
    SLICE_X13Y19.A       Tilo                  0.259   test/alu/N187
                                                       test/alu/adder/PWR_5_o_PWR_5_o_OR_28_o
    SLICE_X13Y18.A6      net (fanout=10)       0.358   test/alu/GND_5_o_PWR_5_o_sub_30_OUT<0>1
    SLICE_X13Y18.A       Tilo                  0.259   test/alu/adder/Mmult_PWR_5_o_PWR_5_o_MuLt_21_OUT_Madd_41
                                                       test/alu/adder/Madd_op1[6]_GND_5_o_add_25_OUT2
    SLICE_X13Y20.B5      net (fanout=5)        0.629   test/alu/Madd_op1[6]_GND_5_o_add_25_OUT
    SLICE_X13Y20.B       Tilo                  0.259   test/Mmux_M_alu_op17111
                                                       test/alu/Mmux_out615
    SLICE_X13Y22.C3      net (fanout=4)        1.002   test/alu/Mmux_out620
    SLICE_X13Y22.C       Tilo                  0.259   test/Mmux_M_alu_op1311
                                                       test/alu/Mmux_out616_SW1
    SLICE_X8Y29.A4       net (fanout=1)        1.148   test/alu/N420
    SLICE_X8Y29.A        Tilo                  0.254   test/M_alu_out[7]_GND_3_o_equal_179_o<7>1
                                                       test/alu/Mmux_out620
    SLICE_X8Y33.C6       net (fanout=17)       1.233   M_test_out[4]
    SLICE_X8Y33.CMUX     Tilo                  0.430   test/alu/Mmux_out312
                                                       test/M_alu_out[7]_GND_3_o_equal_325_o<7>1_SW1_G
                                                       test/M_alu_out[7]_GND_3_o_equal_325_o<7>1_SW1
    SLICE_X9Y33.D2       net (fanout=2)        0.764   test/N169
    SLICE_X9Y33.D        Tilo                  0.259   test/N302
                                                       test/Mmux_M_counter_d101512_SW0
    SLICE_X9Y33.A3       net (fanout=1)        0.359   test/N302
    SLICE_X9Y33.A        Tilo                  0.259   test/N302
                                                       test/Mmux_M_counter_d101530_SW0
    SLICE_X10Y43.A6      net (fanout=2)        1.043   test/N178
    SLICE_X10Y43.A       Tilo                  0.235   test/M_counter_q[9]
                                                       test/Mmux_M_counter_d101530
    SLICE_X13Y43.A5      net (fanout=14)       0.729   test/Mmux_M_counter_d1015
    SLICE_X13Y43.CLK     Tas                   0.373   test/M_counter_q[3]
                                                       test/Mmux_M_counter_d611
                                                       test/M_counter_q_24
    -------------------------------------------------  ---------------------------
    Total                                     19.229ns (5.448ns logic, 13.781ns route)
                                                       (28.3% logic, 71.7% route)

--------------------------------------------------------------------------------
Slack:                  0.668ns (requirement - (data path - clock path skew + uncertainty))
  Source:               test/M_state_q_FSM_FFd40 (FF)
  Destination:          test/M_counter_q_24 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.229ns (Levels of Logic = 16)
  Clock Path Skew:      -0.068ns (0.683 - 0.751)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: test/M_state_q_FSM_FFd40 to test/M_counter_q_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y28.AQ       Tcko                  0.476   test/M_state_q_FSM_FFd42
                                                       test/M_state_q_FSM_FFd40
    SLICE_X6Y28.D6       net (fanout=13)       0.671   test/M_state_q_FSM_FFd40
    SLICE_X6Y28.D        Tilo                  0.235   test/M_state_q_FSM_FFd42
                                                       test/M_state_q__n1021_SW0
    SLICE_X11Y26.D5      net (fanout=1)        0.742   test/N71
    SLICE_X11Y26.D       Tilo                  0.259   test/M_state_q_FSM_FFd10_1
                                                       test/M_state_q__n1021
    SLICE_X11Y27.C6      net (fanout=4)        0.342   test/_n1021
    SLICE_X11Y27.C       Tilo                  0.259   test/N15
                                                       test/Mmux__n1058_A81
    SLICE_X12Y22.AX      net (fanout=1)        1.220   test/Mmux__n1058_rs_A[0]
    SLICE_X12Y22.CMUX    Taxc                  0.391   test/Mmux__n1058_rs_cy[3]
                                                       test/Mmux__n1058_rs_cy<3>
    SLICE_X13Y18.C6      net (fanout=12)       0.804   test/_n1058[2]
    SLICE_X13Y18.C       Tilo                  0.259   test/alu/adder/Mmult_PWR_5_o_PWR_5_o_MuLt_21_OUT_Madd_41
                                                       test/Mmux_M_alu_op1611_1
    SLICE_X12Y16.B4      net (fanout=7)        1.270   test/Mmux_M_alu_op1611
    SLICE_X12Y16.CMUX    Topbc                 0.650   test/alu/adder/Mmult_PWR_5_o_PWR_5_o_MuLt_21_OUT_Madd2_cy[4]
                                                       test/alu/adder/Mmult_PWR_5_o_PWR_5_o_MuLt_21_OUT_Madd2_lut<2>
                                                       test/alu/adder/Mmult_PWR_5_o_PWR_5_o_MuLt_21_OUT_Madd2_cy<4>
    SLICE_X14Y17.A4      net (fanout=15)       0.749   test/alu/adder/PWR_5_o_PWR_5_o_MuLt_21_OUT[3]
    SLICE_X14Y17.A       Tilo                  0.235   test/alu/adder/N345
                                                       test/alu/adder/Mmux__n0339171111
    SLICE_X13Y19.C4      net (fanout=3)        0.754   test/alu/adder/Mmux__n033917111
    SLICE_X13Y19.C       Tilo                  0.259   test/alu/N187
                                                       test/alu/adder/Mmux_PWR_5_o_PWR_5_o_mux_31_OUT32
    SLICE_X13Y19.D5      net (fanout=2)        0.244   test/alu/PWR_5_o_PWR_5_o_mux_31_OUT[2]
    SLICE_X13Y19.D       Tilo                  0.259   test/alu/N187
                                                       test/alu/Mmux_out412_SW0
    SLICE_X9Y26.C2       net (fanout=3)        2.076   test/alu/N187
    SLICE_X9Y26.C        Tilo                  0.259   test/M_state_q_FSM_FFd13
                                                       test/alu/Mmux_out414_SW0
    SLICE_X6Y30.A6       net (fanout=3)        0.865   test/alu/N457
    SLICE_X6Y30.A        Tilo                  0.235   test/Mmux_out417
                                                       test/alu/Mmux_out417_1
    SLICE_X8Y33.C2       net (fanout=4)        1.265   test/Mmux_out4171
    SLICE_X8Y33.CMUX     Tilo                  0.430   test/alu/Mmux_out312
                                                       test/M_alu_out[7]_GND_3_o_equal_325_o<7>1_SW1_G
                                                       test/M_alu_out[7]_GND_3_o_equal_325_o<7>1_SW1
    SLICE_X9Y33.D2       net (fanout=2)        0.764   test/N169
    SLICE_X9Y33.D        Tilo                  0.259   test/N302
                                                       test/Mmux_M_counter_d101512_SW0
    SLICE_X9Y33.A3       net (fanout=1)        0.359   test/N302
    SLICE_X9Y33.A        Tilo                  0.259   test/N302
                                                       test/Mmux_M_counter_d101530_SW0
    SLICE_X10Y43.A6      net (fanout=2)        1.043   test/N178
    SLICE_X10Y43.A       Tilo                  0.235   test/M_counter_q[9]
                                                       test/Mmux_M_counter_d101530
    SLICE_X13Y43.A5      net (fanout=14)       0.729   test/Mmux_M_counter_d1015
    SLICE_X13Y43.CLK     Tas                   0.373   test/M_counter_q[3]
                                                       test/Mmux_M_counter_d611
                                                       test/M_counter_q_24
    -------------------------------------------------  ---------------------------
    Total                                     19.229ns (5.332ns logic, 13.897ns route)
                                                       (27.7% logic, 72.3% route)

--------------------------------------------------------------------------------
Slack:                  0.669ns (requirement - (data path - clock path skew + uncertainty))
  Source:               test/M_state_q_FSM_FFd40 (FF)
  Destination:          test/M_counter_q_12 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.257ns (Levels of Logic = 16)
  Clock Path Skew:      -0.039ns (0.712 - 0.751)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: test/M_state_q_FSM_FFd40 to test/M_counter_q_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y28.AQ       Tcko                  0.476   test/M_state_q_FSM_FFd42
                                                       test/M_state_q_FSM_FFd40
    SLICE_X6Y28.D6       net (fanout=13)       0.671   test/M_state_q_FSM_FFd40
    SLICE_X6Y28.D        Tilo                  0.235   test/M_state_q_FSM_FFd42
                                                       test/M_state_q__n1021_SW0
    SLICE_X11Y26.D5      net (fanout=1)        0.742   test/N71
    SLICE_X11Y26.D       Tilo                  0.259   test/M_state_q_FSM_FFd10_1
                                                       test/M_state_q__n1021
    SLICE_X11Y27.C6      net (fanout=4)        0.342   test/_n1021
    SLICE_X11Y27.C       Tilo                  0.259   test/N15
                                                       test/Mmux__n1058_A81
    SLICE_X12Y22.AX      net (fanout=1)        1.220   test/Mmux__n1058_rs_A[0]
    SLICE_X12Y22.CMUX    Taxc                  0.391   test/Mmux__n1058_rs_cy[3]
                                                       test/Mmux__n1058_rs_cy<3>
    SLICE_X13Y18.C6      net (fanout=12)       0.804   test/_n1058[2]
    SLICE_X13Y18.C       Tilo                  0.259   test/alu/adder/Mmult_PWR_5_o_PWR_5_o_MuLt_21_OUT_Madd_41
                                                       test/Mmux_M_alu_op1611_1
    SLICE_X12Y16.B4      net (fanout=7)        1.270   test/Mmux_M_alu_op1611
    SLICE_X12Y16.DMUX    Topbd                 0.695   test/alu/adder/Mmult_PWR_5_o_PWR_5_o_MuLt_21_OUT_Madd2_cy[4]
                                                       test/alu/adder/Mmult_PWR_5_o_PWR_5_o_MuLt_21_OUT_Madd2_lut<2>
                                                       test/alu/adder/Mmult_PWR_5_o_PWR_5_o_MuLt_21_OUT_Madd2_cy<4>
    SLICE_X13Y16.A1      net (fanout=15)       0.595   test/alu/adder/PWR_5_o_PWR_5_o_MuLt_21_OUT[4]
    SLICE_X13Y16.A       Tilo                  0.259   test/alu/Mmux_out820
                                                       test/alu/adder/PWR_5_o_PWR_5_o_OR_31_o1_SW0
    SLICE_X13Y16.B4      net (fanout=1)        1.199   test/alu/N355
    SLICE_X13Y16.B       Tilo                  0.259   test/alu/Mmux_out820
                                                       test/alu/Mmux_out711
    SLICE_X11Y19.A5      net (fanout=4)        0.950   test/alu/Mmux_out71
    SLICE_X11Y19.A       Tilo                  0.259   test/alu/N439
                                                       test/alu/Mmux_out616_SW2_SW0
    SLICE_X11Y20.B1      net (fanout=2)        0.713   test/alu/N439
    SLICE_X11Y20.B       Tilo                  0.259   test/alu/adder/N489
                                                       test/alu/Mmux_out616_SW3
    SLICE_X8Y29.A2       net (fanout=1)        1.222   test/alu/N422
    SLICE_X8Y29.A        Tilo                  0.254   test/M_alu_out[7]_GND_3_o_equal_179_o<7>1
                                                       test/alu/Mmux_out620
    SLICE_X8Y33.C6       net (fanout=17)       1.233   M_test_out[4]
    SLICE_X8Y33.CMUX     Tilo                  0.430   test/alu/Mmux_out312
                                                       test/M_alu_out[7]_GND_3_o_equal_325_o<7>1_SW1_G
                                                       test/M_alu_out[7]_GND_3_o_equal_325_o<7>1_SW1
    SLICE_X9Y33.D2       net (fanout=2)        0.764   test/N169
    SLICE_X9Y33.D        Tilo                  0.259   test/N302
                                                       test/Mmux_M_counter_d101512_SW0
    SLICE_X9Y33.A3       net (fanout=1)        0.359   test/N302
    SLICE_X9Y33.A        Tilo                  0.259   test/N302
                                                       test/Mmux_M_counter_d101530_SW0
    SLICE_X10Y42.B6      net (fanout=2)        0.859   test/N178
    SLICE_X10Y42.B       Tilo                  0.235   test/M_counter_q[21]
                                                       test/Mmux_M_counter_d101530_1
    SLICE_X11Y43.C4      net (fanout=13)       0.894   test/Mmux_M_counter_d101530
    SLICE_X11Y43.CLK     Tas                   0.373   test/M_counter_q[13]
                                                       test/Mmux_M_counter_d1811
                                                       test/M_counter_q_12
    -------------------------------------------------  ---------------------------
    Total                                     19.257ns (5.420ns logic, 13.837ns route)
                                                       (28.1% logic, 71.9% route)

--------------------------------------------------------------------------------
Slack:                  0.671ns (requirement - (data path - clock path skew + uncertainty))
  Source:               test/M_state_q_FSM_FFd40 (FF)
  Destination:          test/M_counter_q_24 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.226ns (Levels of Logic = 16)
  Clock Path Skew:      -0.068ns (0.683 - 0.751)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: test/M_state_q_FSM_FFd40 to test/M_counter_q_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y28.AQ       Tcko                  0.476   test/M_state_q_FSM_FFd42
                                                       test/M_state_q_FSM_FFd40
    SLICE_X6Y28.D6       net (fanout=13)       0.671   test/M_state_q_FSM_FFd40
    SLICE_X6Y28.D        Tilo                  0.235   test/M_state_q_FSM_FFd42
                                                       test/M_state_q__n1021_SW0
    SLICE_X11Y26.D5      net (fanout=1)        0.742   test/N71
    SLICE_X11Y26.D       Tilo                  0.259   test/M_state_q_FSM_FFd10_1
                                                       test/M_state_q__n1021
    SLICE_X11Y27.C6      net (fanout=4)        0.342   test/_n1021
    SLICE_X11Y27.C       Tilo                  0.259   test/N15
                                                       test/Mmux__n1058_A81
    SLICE_X12Y22.AX      net (fanout=1)        1.220   test/Mmux__n1058_rs_A[0]
    SLICE_X12Y22.CMUX    Taxc                  0.391   test/Mmux__n1058_rs_cy[3]
                                                       test/Mmux__n1058_rs_cy<3>
    SLICE_X13Y18.C6      net (fanout=12)       0.804   test/_n1058[2]
    SLICE_X13Y18.C       Tilo                  0.259   test/alu/adder/Mmult_PWR_5_o_PWR_5_o_MuLt_21_OUT_Madd_41
                                                       test/Mmux_M_alu_op1611_1
    SLICE_X12Y16.C5      net (fanout=7)        1.379   test/Mmux_M_alu_op1611
    SLICE_X12Y16.DMUX    Topcd                 0.536   test/alu/adder/Mmult_PWR_5_o_PWR_5_o_MuLt_21_OUT_Madd2_cy[4]
                                                       test/alu/adder/Mmult_PWR_5_o_PWR_5_o_MuLt_21_OUT_Madd2_lut<3>
                                                       test/alu/adder/Mmult_PWR_5_o_PWR_5_o_MuLt_21_OUT_Madd2_cy<4>
    SLICE_X13Y16.A1      net (fanout=15)       0.595   test/alu/adder/PWR_5_o_PWR_5_o_MuLt_21_OUT[4]
    SLICE_X13Y16.A       Tilo                  0.259   test/alu/Mmux_out820
                                                       test/alu/adder/PWR_5_o_PWR_5_o_OR_31_o1_SW0
    SLICE_X13Y16.B4      net (fanout=1)        1.199   test/alu/N355
    SLICE_X13Y16.B       Tilo                  0.259   test/alu/Mmux_out820
                                                       test/alu/Mmux_out711
    SLICE_X11Y19.A5      net (fanout=4)        0.950   test/alu/Mmux_out71
    SLICE_X11Y19.A       Tilo                  0.259   test/alu/N439
                                                       test/alu/Mmux_out616_SW2_SW0
    SLICE_X11Y20.B1      net (fanout=2)        0.713   test/alu/N439
    SLICE_X11Y20.B       Tilo                  0.259   test/alu/adder/N489
                                                       test/alu/Mmux_out616_SW3
    SLICE_X8Y29.A2       net (fanout=1)        1.222   test/alu/N422
    SLICE_X8Y29.A        Tilo                  0.254   test/M_alu_out[7]_GND_3_o_equal_179_o<7>1
                                                       test/alu/Mmux_out620
    SLICE_X8Y33.C6       net (fanout=17)       1.233   M_test_out[4]
    SLICE_X8Y33.CMUX     Tilo                  0.430   test/alu/Mmux_out312
                                                       test/M_alu_out[7]_GND_3_o_equal_325_o<7>1_SW1_G
                                                       test/M_alu_out[7]_GND_3_o_equal_325_o<7>1_SW1
    SLICE_X9Y33.D2       net (fanout=2)        0.764   test/N169
    SLICE_X9Y33.D        Tilo                  0.259   test/N302
                                                       test/Mmux_M_counter_d101512_SW0
    SLICE_X9Y33.A3       net (fanout=1)        0.359   test/N302
    SLICE_X9Y33.A        Tilo                  0.259   test/N302
                                                       test/Mmux_M_counter_d101530_SW0
    SLICE_X10Y43.A6      net (fanout=2)        1.043   test/N178
    SLICE_X10Y43.A       Tilo                  0.235   test/M_counter_q[9]
                                                       test/Mmux_M_counter_d101530
    SLICE_X13Y43.A5      net (fanout=14)       0.729   test/Mmux_M_counter_d1015
    SLICE_X13Y43.CLK     Tas                   0.373   test/M_counter_q[3]
                                                       test/Mmux_M_counter_d611
                                                       test/M_counter_q_24
    -------------------------------------------------  ---------------------------
    Total                                     19.226ns (5.261ns logic, 13.965ns route)
                                                       (27.4% logic, 72.6% route)

--------------------------------------------------------------------------------
Slack:                  0.671ns (requirement - (data path - clock path skew + uncertainty))
  Source:               test/M_state_q_FSM_FFd25 (FF)
  Destination:          test/M_counter_q_12 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.262ns (Levels of Logic = 16)
  Clock Path Skew:      -0.032ns (0.712 - 0.744)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: test/M_state_q_FSM_FFd25 to test/M_counter_q_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y25.DMUX     Tshcko                0.535   test/M_state_q_FSM_FFd26
                                                       test/M_state_q_FSM_FFd25
    SLICE_X9Y27.A1       net (fanout=19)       1.091   test/M_state_q_FSM_FFd25
    SLICE_X9Y27.A        Tilo                  0.259   test/M_state_q_FSM_FFd32
                                                       test/Mmux_M_alu_op2812
    SLICE_X9Y22.B1       net (fanout=1)        1.147   test/Mmux_M_alu_op2811
    SLICE_X9Y22.B        Tilo                  0.259   test/Mmux_M_alu_op2814
                                                       test/Mmux_M_alu_op2813
    SLICE_X9Y22.D2       net (fanout=10)       0.568   test/Mmux_M_alu_op2812
    SLICE_X9Y22.D        Tilo                  0.259   test/Mmux_M_alu_op2814
                                                       test/Mmux_M_alu_op2814_1
    SLICE_X9Y19.C3       net (fanout=4)        0.807   test/Mmux_M_alu_op2814
    SLICE_X9Y19.C        Tilo                  0.259   test/alu/N294
                                                       test/alu/adder/Mmult_PWR_5_o_PWR_5_o_MuLt_21_OUT_Madd2_lut<1>_SW3
    SLICE_X12Y16.A5      net (fanout=1)        1.319   test/alu/adder/N491
    SLICE_X12Y16.AMUX    Topaa                 0.456   test/alu/adder/Mmult_PWR_5_o_PWR_5_o_MuLt_21_OUT_Madd2_cy[4]
                                                       test/alu/adder/Mmult_PWR_5_o_PWR_5_o_MuLt_21_OUT_Madd2_lut<1>
                                                       test/alu/adder/Mmult_PWR_5_o_PWR_5_o_MuLt_21_OUT_Madd2_cy<4>
    SLICE_X11Y18.A4      net (fanout=9)        1.291   test/alu/adder/PWR_5_o_PWR_5_o_MuLt_21_OUT[1]
    SLICE_X11Y18.A       Tilo                  0.259   M_test_r_op1[0]
                                                       test/alu/adder/PWR_5_o_PWR_5_o_OR_28_o_SW0
    SLICE_X13Y19.A6      net (fanout=1)        0.622   test/alu/adder/N89
    SLICE_X13Y19.A       Tilo                  0.259   test/alu/N187
                                                       test/alu/adder/PWR_5_o_PWR_5_o_OR_28_o
    SLICE_X13Y18.A6      net (fanout=10)       0.358   test/alu/GND_5_o_PWR_5_o_sub_30_OUT<0>1
    SLICE_X13Y18.A       Tilo                  0.259   test/alu/adder/Mmult_PWR_5_o_PWR_5_o_MuLt_21_OUT_Madd_41
                                                       test/alu/adder/Madd_op1[6]_GND_5_o_add_25_OUT2
    SLICE_X13Y18.B5      net (fanout=5)        0.467   test/alu/Madd_op1[6]_GND_5_o_add_25_OUT
    SLICE_X13Y18.B       Tilo                  0.259   test/alu/adder/Mmult_PWR_5_o_PWR_5_o_MuLt_21_OUT_Madd_41
                                                       test/alu/Mmux_out616_SW0_SW0
    SLICE_X13Y20.A4      net (fanout=2)        0.929   test/alu/N435
    SLICE_X13Y20.A       Tilo                  0.259   test/Mmux_M_alu_op17111
                                                       test/alu/Mmux_out616_SW0
    SLICE_X8Y29.A3       net (fanout=1)        1.422   test/alu/N419
    SLICE_X8Y29.A        Tilo                  0.254   test/M_alu_out[7]_GND_3_o_equal_179_o<7>1
                                                       test/alu/Mmux_out620
    SLICE_X8Y33.C6       net (fanout=17)       1.233   M_test_out[4]
    SLICE_X8Y33.CMUX     Tilo                  0.430   test/alu/Mmux_out312
                                                       test/M_alu_out[7]_GND_3_o_equal_325_o<7>1_SW1_G
                                                       test/M_alu_out[7]_GND_3_o_equal_325_o<7>1_SW1
    SLICE_X9Y33.D2       net (fanout=2)        0.764   test/N169
    SLICE_X9Y33.D        Tilo                  0.259   test/N302
                                                       test/Mmux_M_counter_d101512_SW0
    SLICE_X9Y33.A3       net (fanout=1)        0.359   test/N302
    SLICE_X9Y33.A        Tilo                  0.259   test/N302
                                                       test/Mmux_M_counter_d101530_SW0
    SLICE_X10Y42.B6      net (fanout=2)        0.859   test/N178
    SLICE_X10Y42.B       Tilo                  0.235   test/M_counter_q[21]
                                                       test/Mmux_M_counter_d101530_1
    SLICE_X11Y43.C4      net (fanout=13)       0.894   test/Mmux_M_counter_d101530
    SLICE_X11Y43.CLK     Tas                   0.373   test/M_counter_q[13]
                                                       test/Mmux_M_counter_d1811
                                                       test/M_counter_q_12
    -------------------------------------------------  ---------------------------
    Total                                     19.262ns (5.132ns logic, 14.130ns route)
                                                       (26.6% logic, 73.4% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 17.334ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X2Y11.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_state_q_FSM_FFd16/CLK
  Logical resource: test/M_state_q_FSM_FFd15/CK
  Location pin: SLICE_X8Y22.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_state_q_FSM_FFd16/CLK
  Logical resource: test/M_state_q_FSM_FFd16/CK
  Location pin: SLICE_X8Y22.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: test/M_state_q_FSM_FFd10/CLK
  Logical resource: test/M_state_q_FSM_FFd8/CK
  Location pin: SLICE_X8Y27.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: test/M_state_q_FSM_FFd10/CLK
  Logical resource: test/M_state_q_FSM_FFd9/CK
  Location pin: SLICE_X8Y27.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: test/M_state_q_FSM_FFd10/CLK
  Logical resource: test/M_state_q_FSM_FFd10/CK
  Location pin: SLICE_X8Y27.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_state_q_FSM_FFd30/CLK
  Logical resource: test/M_state_q_FSM_FFd20/CK
  Location pin: SLICE_X8Y28.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_state_q_FSM_FFd30/CLK
  Logical resource: test/M_state_q_FSM_FFd21/CK
  Location pin: SLICE_X8Y28.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_state_q_FSM_FFd30/CLK
  Logical resource: test/M_state_q_FSM_FFd30/CK
  Location pin: SLICE_X8Y28.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_state_q_FSM_FFd7/CLK
  Logical resource: test/M_state_q_FSM_FFd7/CK
  Location pin: SLICE_X12Y27.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: test/M_state_q_FSM_FFd51/CLK
  Logical resource: test/M_state_q_FSM_FFd49/CK
  Location pin: SLICE_X12Y28.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: test/M_state_q_FSM_FFd51/CLK
  Logical resource: test/M_state_q_FSM_FFd47/CK
  Location pin: SLICE_X12Y28.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: test/M_state_q_FSM_FFd51/CLK
  Logical resource: test/M_state_q_FSM_FFd50/CK
  Location pin: SLICE_X12Y28.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: test/M_state_q_FSM_FFd51/CLK
  Logical resource: test/M_state_q_FSM_FFd51/CK
  Location pin: SLICE_X12Y28.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: test/M_counter_q[14]/CLK
  Logical resource: test/M_counter_q_14/CK
  Location pin: SLICE_X12Y42.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: test/M_counter_q[2]/CLK
  Logical resource: test/M_counter_q_22/CK
  Location pin: SLICE_X12Y43.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: test/M_counter_q[2]/CLK
  Logical resource: test/M_counter_q_1/CK
  Location pin: SLICE_X12Y43.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: test/M_counter_q[2]/CLK
  Logical resource: test/M_counter_q_2/CK
  Location pin: SLICE_X12Y43.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.524ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 0.238ns (Trpw)
  Physical resource: test/M_state_q_FSM_FFd26/SR
  Logical resource: test/M_state_q_FSM_FFd23/SR
  Location pin: SLICE_X6Y25.SR
  Clock network: M_reset_cond_out
--------------------------------------------------------------------------------
Slack: 19.524ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 0.238ns (Trpw)
  Physical resource: test/M_state_q_FSM_FFd26/SR
  Logical resource: test/M_state_q_FSM_FFd25/SR
  Location pin: SLICE_X6Y25.SR
  Clock network: M_reset_cond_out
--------------------------------------------------------------------------------
Slack: 19.524ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 0.238ns (Trpw)
  Physical resource: test/M_state_q_FSM_FFd42/SR
  Logical resource: test/M_state_q_FSM_FFd41/SR
  Location pin: SLICE_X6Y28.SR
  Clock network: M_reset_cond_out
--------------------------------------------------------------------------------
Slack: 19.524ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 0.238ns (Trpw)
  Physical resource: test/N106/SR
  Logical resource: test/M_state_q_FSM_FFd43/SR
  Location pin: SLICE_X14Y28.SR
  Clock network: M_reset_cond_out
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: seg/ctr/M_ctr_q[3]/CLK
  Logical resource: seg/ctr/M_ctr_q_0/CK
  Location pin: SLICE_X2Y14.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: seg/ctr/M_ctr_q[3]/CLK
  Logical resource: seg/ctr/M_ctr_q_1/CK
  Location pin: SLICE_X2Y14.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: seg/ctr/M_ctr_q[3]/CLK
  Logical resource: seg/ctr/M_ctr_q_2/CK
  Location pin: SLICE_X2Y14.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: seg/ctr/M_ctr_q[3]/CLK
  Logical resource: seg/ctr/M_ctr_q_3/CK
  Location pin: SLICE_X2Y14.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: seg/ctr/M_ctr_q[7]/CLK
  Logical resource: seg/ctr/M_ctr_q_4/CK
  Location pin: SLICE_X2Y15.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: seg/ctr/M_ctr_q[7]/CLK
  Logical resource: seg/ctr/M_ctr_q_5/CK
  Location pin: SLICE_X2Y15.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: seg/ctr/M_ctr_q[7]/CLK
  Logical resource: seg/ctr/M_ctr_q_6/CK
  Location pin: SLICE_X2Y15.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: seg/ctr/M_ctr_q[7]/CLK
  Logical resource: seg/ctr/M_ctr_q_7/CK
  Location pin: SLICE_X2Y15.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |   19.384|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 544522850 paths, 0 nets, and 3812 connections

Design statistics:
   Minimum period:  19.384ns{1}   (Maximum frequency:  51.589MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Fri Oct 20 10:51:55 2017 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 400 MB



