<!DOCTYPE html>
<html><head><title>joekychen/linux » arch › sh › kernel › cpu › sh3 › pinmux-sh7720.c

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../../../index.html"></a><h1>pinmux-sh7720.c</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/*</span>
<span class="cm"> * SH7720 Pinmux</span>
<span class="cm"> *</span>
<span class="cm"> *  Copyright (C) 2008  Magnus Damm</span>
<span class="cm"> *</span>
<span class="cm"> * This file is subject to the terms and conditions of the GNU General Public</span>
<span class="cm"> * License.  See the file &quot;COPYING&quot; in the main directory of this archive</span>
<span class="cm"> * for more details.</span>
<span class="cm"> */</span>

<span class="cp">#include &lt;linux/init.h&gt;</span>
<span class="cp">#include &lt;linux/kernel.h&gt;</span>
<span class="cp">#include &lt;linux/gpio.h&gt;</span>
<span class="cp">#include &lt;cpu/sh7720.h&gt;</span>

<span class="k">enum</span> <span class="p">{</span>
	<span class="n">PINMUX_RESERVED</span> <span class="o">=</span> <span class="mi">0</span><span class="p">,</span>

	<span class="n">PINMUX_DATA_BEGIN</span><span class="p">,</span>
	<span class="n">PTA7_DATA</span><span class="p">,</span> <span class="n">PTA6_DATA</span><span class="p">,</span> <span class="n">PTA5_DATA</span><span class="p">,</span> <span class="n">PTA4_DATA</span><span class="p">,</span>
	<span class="n">PTA3_DATA</span><span class="p">,</span> <span class="n">PTA2_DATA</span><span class="p">,</span> <span class="n">PTA1_DATA</span><span class="p">,</span> <span class="n">PTA0_DATA</span><span class="p">,</span>
	<span class="n">PTB7_DATA</span><span class="p">,</span> <span class="n">PTB6_DATA</span><span class="p">,</span> <span class="n">PTB5_DATA</span><span class="p">,</span> <span class="n">PTB4_DATA</span><span class="p">,</span>
	<span class="n">PTB3_DATA</span><span class="p">,</span> <span class="n">PTB2_DATA</span><span class="p">,</span> <span class="n">PTB1_DATA</span><span class="p">,</span> <span class="n">PTB0_DATA</span><span class="p">,</span>
	<span class="n">PTC7_DATA</span><span class="p">,</span> <span class="n">PTC6_DATA</span><span class="p">,</span> <span class="n">PTC5_DATA</span><span class="p">,</span> <span class="n">PTC4_DATA</span><span class="p">,</span>
	<span class="n">PTC3_DATA</span><span class="p">,</span> <span class="n">PTC2_DATA</span><span class="p">,</span> <span class="n">PTC1_DATA</span><span class="p">,</span> <span class="n">PTC0_DATA</span><span class="p">,</span>
	<span class="n">PTD7_DATA</span><span class="p">,</span> <span class="n">PTD6_DATA</span><span class="p">,</span> <span class="n">PTD5_DATA</span><span class="p">,</span> <span class="n">PTD4_DATA</span><span class="p">,</span>
	<span class="n">PTD3_DATA</span><span class="p">,</span> <span class="n">PTD2_DATA</span><span class="p">,</span> <span class="n">PTD1_DATA</span><span class="p">,</span> <span class="n">PTD0_DATA</span><span class="p">,</span>
	<span class="n">PTE6_DATA</span><span class="p">,</span> <span class="n">PTE5_DATA</span><span class="p">,</span> <span class="n">PTE4_DATA</span><span class="p">,</span>
	<span class="n">PTE3_DATA</span><span class="p">,</span> <span class="n">PTE2_DATA</span><span class="p">,</span> <span class="n">PTE1_DATA</span><span class="p">,</span> <span class="n">PTE0_DATA</span><span class="p">,</span>
	<span class="n">PTF6_DATA</span><span class="p">,</span> <span class="n">PTF5_DATA</span><span class="p">,</span> <span class="n">PTF4_DATA</span><span class="p">,</span>
	<span class="n">PTF3_DATA</span><span class="p">,</span> <span class="n">PTF2_DATA</span><span class="p">,</span> <span class="n">PTF1_DATA</span><span class="p">,</span> <span class="n">PTF0_DATA</span><span class="p">,</span>
	<span class="n">PTG6_DATA</span><span class="p">,</span> <span class="n">PTG5_DATA</span><span class="p">,</span> <span class="n">PTG4_DATA</span><span class="p">,</span>
	<span class="n">PTG3_DATA</span><span class="p">,</span> <span class="n">PTG2_DATA</span><span class="p">,</span> <span class="n">PTG1_DATA</span><span class="p">,</span> <span class="n">PTG0_DATA</span><span class="p">,</span>
	<span class="n">PTH6_DATA</span><span class="p">,</span> <span class="n">PTH5_DATA</span><span class="p">,</span> <span class="n">PTH4_DATA</span><span class="p">,</span>
	<span class="n">PTH3_DATA</span><span class="p">,</span> <span class="n">PTH2_DATA</span><span class="p">,</span> <span class="n">PTH1_DATA</span><span class="p">,</span> <span class="n">PTH0_DATA</span><span class="p">,</span>
	<span class="n">PTJ6_DATA</span><span class="p">,</span> <span class="n">PTJ5_DATA</span><span class="p">,</span> <span class="n">PTJ4_DATA</span><span class="p">,</span>
	<span class="n">PTJ3_DATA</span><span class="p">,</span> <span class="n">PTJ2_DATA</span><span class="p">,</span> <span class="n">PTJ1_DATA</span><span class="p">,</span> <span class="n">PTJ0_DATA</span><span class="p">,</span>
	<span class="n">PTK3_DATA</span><span class="p">,</span> <span class="n">PTK2_DATA</span><span class="p">,</span> <span class="n">PTK1_DATA</span><span class="p">,</span> <span class="n">PTK0_DATA</span><span class="p">,</span>
	<span class="n">PTL7_DATA</span><span class="p">,</span> <span class="n">PTL6_DATA</span><span class="p">,</span> <span class="n">PTL5_DATA</span><span class="p">,</span> <span class="n">PTL4_DATA</span><span class="p">,</span> <span class="n">PTL3_DATA</span><span class="p">,</span>
	<span class="n">PTM7_DATA</span><span class="p">,</span> <span class="n">PTM6_DATA</span><span class="p">,</span> <span class="n">PTM5_DATA</span><span class="p">,</span> <span class="n">PTM4_DATA</span><span class="p">,</span>
	<span class="n">PTM3_DATA</span><span class="p">,</span> <span class="n">PTM2_DATA</span><span class="p">,</span> <span class="n">PTM1_DATA</span><span class="p">,</span> <span class="n">PTM0_DATA</span><span class="p">,</span>
	<span class="n">PTP4_DATA</span><span class="p">,</span> <span class="n">PTP3_DATA</span><span class="p">,</span> <span class="n">PTP2_DATA</span><span class="p">,</span> <span class="n">PTP1_DATA</span><span class="p">,</span> <span class="n">PTP0_DATA</span><span class="p">,</span>
	<span class="n">PTR7_DATA</span><span class="p">,</span> <span class="n">PTR6_DATA</span><span class="p">,</span> <span class="n">PTR5_DATA</span><span class="p">,</span> <span class="n">PTR4_DATA</span><span class="p">,</span>
	<span class="n">PTR3_DATA</span><span class="p">,</span> <span class="n">PTR2_DATA</span><span class="p">,</span> <span class="n">PTR1_DATA</span><span class="p">,</span> <span class="n">PTR0_DATA</span><span class="p">,</span>
	<span class="n">PTS4_DATA</span><span class="p">,</span> <span class="n">PTS3_DATA</span><span class="p">,</span> <span class="n">PTS2_DATA</span><span class="p">,</span> <span class="n">PTS1_DATA</span><span class="p">,</span> <span class="n">PTS0_DATA</span><span class="p">,</span>
	<span class="n">PTT4_DATA</span><span class="p">,</span> <span class="n">PTT3_DATA</span><span class="p">,</span> <span class="n">PTT2_DATA</span><span class="p">,</span> <span class="n">PTT1_DATA</span><span class="p">,</span> <span class="n">PTT0_DATA</span><span class="p">,</span>
	<span class="n">PTU4_DATA</span><span class="p">,</span> <span class="n">PTU3_DATA</span><span class="p">,</span> <span class="n">PTU2_DATA</span><span class="p">,</span> <span class="n">PTU1_DATA</span><span class="p">,</span> <span class="n">PTU0_DATA</span><span class="p">,</span>
	<span class="n">PTV4_DATA</span><span class="p">,</span> <span class="n">PTV3_DATA</span><span class="p">,</span> <span class="n">PTV2_DATA</span><span class="p">,</span> <span class="n">PTV1_DATA</span><span class="p">,</span> <span class="n">PTV0_DATA</span><span class="p">,</span>
	<span class="n">PINMUX_DATA_END</span><span class="p">,</span>

	<span class="n">PINMUX_INPUT_BEGIN</span><span class="p">,</span>
	<span class="n">PTA7_IN</span><span class="p">,</span> <span class="n">PTA6_IN</span><span class="p">,</span> <span class="n">PTA5_IN</span><span class="p">,</span> <span class="n">PTA4_IN</span><span class="p">,</span>
	<span class="n">PTA3_IN</span><span class="p">,</span> <span class="n">PTA2_IN</span><span class="p">,</span> <span class="n">PTA1_IN</span><span class="p">,</span> <span class="n">PTA0_IN</span><span class="p">,</span>
	<span class="n">PTB7_IN</span><span class="p">,</span> <span class="n">PTB6_IN</span><span class="p">,</span> <span class="n">PTB5_IN</span><span class="p">,</span> <span class="n">PTB4_IN</span><span class="p">,</span>
	<span class="n">PTB3_IN</span><span class="p">,</span> <span class="n">PTB2_IN</span><span class="p">,</span> <span class="n">PTB1_IN</span><span class="p">,</span> <span class="n">PTB0_IN</span><span class="p">,</span>
	<span class="n">PTC7_IN</span><span class="p">,</span> <span class="n">PTC6_IN</span><span class="p">,</span> <span class="n">PTC5_IN</span><span class="p">,</span> <span class="n">PTC4_IN</span><span class="p">,</span>
	<span class="n">PTC3_IN</span><span class="p">,</span> <span class="n">PTC2_IN</span><span class="p">,</span> <span class="n">PTC1_IN</span><span class="p">,</span> <span class="n">PTC0_IN</span><span class="p">,</span>
	<span class="n">PTD7_IN</span><span class="p">,</span> <span class="n">PTD6_IN</span><span class="p">,</span> <span class="n">PTD5_IN</span><span class="p">,</span> <span class="n">PTD4_IN</span><span class="p">,</span>
	<span class="n">PTD3_IN</span><span class="p">,</span> <span class="n">PTD2_IN</span><span class="p">,</span> <span class="n">PTD1_IN</span><span class="p">,</span> <span class="n">PTD0_IN</span><span class="p">,</span>
	<span class="n">PTE6_IN</span><span class="p">,</span> <span class="n">PTE5_IN</span><span class="p">,</span> <span class="n">PTE4_IN</span><span class="p">,</span>
	<span class="n">PTE3_IN</span><span class="p">,</span> <span class="n">PTE2_IN</span><span class="p">,</span> <span class="n">PTE1_IN</span><span class="p">,</span> <span class="n">PTE0_IN</span><span class="p">,</span>
	<span class="n">PTF6_IN</span><span class="p">,</span> <span class="n">PTF5_IN</span><span class="p">,</span> <span class="n">PTF4_IN</span><span class="p">,</span>
	<span class="n">PTF3_IN</span><span class="p">,</span> <span class="n">PTF2_IN</span><span class="p">,</span> <span class="n">PTF1_IN</span><span class="p">,</span> <span class="n">PTF0_IN</span><span class="p">,</span>
	<span class="n">PTG6_IN</span><span class="p">,</span> <span class="n">PTG5_IN</span><span class="p">,</span> <span class="n">PTG4_IN</span><span class="p">,</span>
	<span class="n">PTG3_IN</span><span class="p">,</span> <span class="n">PTG2_IN</span><span class="p">,</span> <span class="n">PTG1_IN</span><span class="p">,</span> <span class="n">PTG0_IN</span><span class="p">,</span>
	<span class="n">PTH6_IN</span><span class="p">,</span> <span class="n">PTH5_IN</span><span class="p">,</span> <span class="n">PTH4_IN</span><span class="p">,</span>
	<span class="n">PTH3_IN</span><span class="p">,</span> <span class="n">PTH2_IN</span><span class="p">,</span> <span class="n">PTH1_IN</span><span class="p">,</span> <span class="n">PTH0_IN</span><span class="p">,</span>
	<span class="n">PTJ6_IN</span><span class="p">,</span> <span class="n">PTJ5_IN</span><span class="p">,</span> <span class="n">PTJ4_IN</span><span class="p">,</span>
	<span class="n">PTJ3_IN</span><span class="p">,</span> <span class="n">PTJ2_IN</span><span class="p">,</span> <span class="n">PTJ1_IN</span><span class="p">,</span> <span class="n">PTJ0_IN</span><span class="p">,</span>
	<span class="n">PTK3_IN</span><span class="p">,</span> <span class="n">PTK2_IN</span><span class="p">,</span> <span class="n">PTK1_IN</span><span class="p">,</span> <span class="n">PTK0_IN</span><span class="p">,</span>
	<span class="n">PTL7_IN</span><span class="p">,</span> <span class="n">PTL6_IN</span><span class="p">,</span> <span class="n">PTL5_IN</span><span class="p">,</span> <span class="n">PTL4_IN</span><span class="p">,</span> <span class="n">PTL3_IN</span><span class="p">,</span>
	<span class="n">PTM7_IN</span><span class="p">,</span> <span class="n">PTM6_IN</span><span class="p">,</span> <span class="n">PTM5_IN</span><span class="p">,</span> <span class="n">PTM4_IN</span><span class="p">,</span>
	<span class="n">PTM3_IN</span><span class="p">,</span> <span class="n">PTM2_IN</span><span class="p">,</span> <span class="n">PTM1_IN</span><span class="p">,</span> <span class="n">PTM0_IN</span><span class="p">,</span>
	<span class="n">PTP4_IN</span><span class="p">,</span> <span class="n">PTP3_IN</span><span class="p">,</span> <span class="n">PTP2_IN</span><span class="p">,</span> <span class="n">PTP1_IN</span><span class="p">,</span> <span class="n">PTP0_IN</span><span class="p">,</span>
	<span class="n">PTR7_IN</span><span class="p">,</span> <span class="n">PTR6_IN</span><span class="p">,</span> <span class="n">PTR5_IN</span><span class="p">,</span> <span class="n">PTR4_IN</span><span class="p">,</span>
	<span class="n">PTR3_IN</span><span class="p">,</span> <span class="n">PTR2_IN</span><span class="p">,</span> <span class="n">PTR1_IN</span><span class="p">,</span> <span class="n">PTR0_IN</span><span class="p">,</span>
	<span class="n">PTS4_IN</span><span class="p">,</span> <span class="n">PTS3_IN</span><span class="p">,</span> <span class="n">PTS2_IN</span><span class="p">,</span> <span class="n">PTS1_IN</span><span class="p">,</span> <span class="n">PTS0_IN</span><span class="p">,</span>
	<span class="n">PTT4_IN</span><span class="p">,</span> <span class="n">PTT3_IN</span><span class="p">,</span> <span class="n">PTT2_IN</span><span class="p">,</span> <span class="n">PTT1_IN</span><span class="p">,</span> <span class="n">PTT0_IN</span><span class="p">,</span>
	<span class="n">PTU4_IN</span><span class="p">,</span> <span class="n">PTU3_IN</span><span class="p">,</span> <span class="n">PTU2_IN</span><span class="p">,</span> <span class="n">PTU1_IN</span><span class="p">,</span> <span class="n">PTU0_IN</span><span class="p">,</span>
	<span class="n">PTV4_IN</span><span class="p">,</span> <span class="n">PTV3_IN</span><span class="p">,</span> <span class="n">PTV2_IN</span><span class="p">,</span> <span class="n">PTV1_IN</span><span class="p">,</span> <span class="n">PTV0_IN</span><span class="p">,</span>
	<span class="n">PINMUX_INPUT_END</span><span class="p">,</span>

	<span class="n">PINMUX_INPUT_PULLUP_BEGIN</span><span class="p">,</span>
	<span class="n">PTA7_IN_PU</span><span class="p">,</span> <span class="n">PTA6_IN_PU</span><span class="p">,</span> <span class="n">PTA5_IN_PU</span><span class="p">,</span> <span class="n">PTA4_IN_PU</span><span class="p">,</span>
	<span class="n">PTA3_IN_PU</span><span class="p">,</span> <span class="n">PTA2_IN_PU</span><span class="p">,</span> <span class="n">PTA1_IN_PU</span><span class="p">,</span> <span class="n">PTA0_IN_PU</span><span class="p">,</span>
	<span class="n">PTB7_IN_PU</span><span class="p">,</span> <span class="n">PTB6_IN_PU</span><span class="p">,</span> <span class="n">PTB5_IN_PU</span><span class="p">,</span> <span class="n">PTB4_IN_PU</span><span class="p">,</span>
	<span class="n">PTB3_IN_PU</span><span class="p">,</span> <span class="n">PTB2_IN_PU</span><span class="p">,</span> <span class="n">PTB1_IN_PU</span><span class="p">,</span> <span class="n">PTB0_IN_PU</span><span class="p">,</span>
	<span class="n">PTC7_IN_PU</span><span class="p">,</span> <span class="n">PTC6_IN_PU</span><span class="p">,</span> <span class="n">PTC5_IN_PU</span><span class="p">,</span> <span class="n">PTC4_IN_PU</span><span class="p">,</span>
	<span class="n">PTC3_IN_PU</span><span class="p">,</span> <span class="n">PTC2_IN_PU</span><span class="p">,</span> <span class="n">PTC1_IN_PU</span><span class="p">,</span> <span class="n">PTC0_IN_PU</span><span class="p">,</span>
	<span class="n">PTD7_IN_PU</span><span class="p">,</span> <span class="n">PTD6_IN_PU</span><span class="p">,</span> <span class="n">PTD5_IN_PU</span><span class="p">,</span> <span class="n">PTD4_IN_PU</span><span class="p">,</span>
	<span class="n">PTD3_IN_PU</span><span class="p">,</span> <span class="n">PTD2_IN_PU</span><span class="p">,</span> <span class="n">PTD1_IN_PU</span><span class="p">,</span> <span class="n">PTD0_IN_PU</span><span class="p">,</span>
	<span class="n">PTE4_IN_PU</span><span class="p">,</span> <span class="n">PTE3_IN_PU</span><span class="p">,</span> <span class="n">PTE2_IN_PU</span><span class="p">,</span> <span class="n">PTE1_IN_PU</span><span class="p">,</span> <span class="n">PTE0_IN_PU</span><span class="p">,</span>
	<span class="n">PTF0_IN_PU</span><span class="p">,</span>
	<span class="n">PTG6_IN_PU</span><span class="p">,</span> <span class="n">PTG5_IN_PU</span><span class="p">,</span> <span class="n">PTG4_IN_PU</span><span class="p">,</span>
	<span class="n">PTG3_IN_PU</span><span class="p">,</span> <span class="n">PTG2_IN_PU</span><span class="p">,</span> <span class="n">PTG1_IN_PU</span><span class="p">,</span> <span class="n">PTG0_IN_PU</span><span class="p">,</span>
	<span class="n">PTH6_IN_PU</span><span class="p">,</span> <span class="n">PTH5_IN_PU</span><span class="p">,</span> <span class="n">PTH4_IN_PU</span><span class="p">,</span>
	<span class="n">PTH3_IN_PU</span><span class="p">,</span> <span class="n">PTH2_IN_PU</span><span class="p">,</span> <span class="n">PTH1_IN_PU</span><span class="p">,</span> <span class="n">PTH0_IN_PU</span><span class="p">,</span>
	<span class="n">PTJ6_IN_PU</span><span class="p">,</span> <span class="n">PTJ5_IN_PU</span><span class="p">,</span> <span class="n">PTJ4_IN_PU</span><span class="p">,</span>
	<span class="n">PTJ3_IN_PU</span><span class="p">,</span> <span class="n">PTJ2_IN_PU</span><span class="p">,</span> <span class="n">PTJ1_IN_PU</span><span class="p">,</span> <span class="n">PTJ0_IN_PU</span><span class="p">,</span>
	<span class="n">PTK3_IN_PU</span><span class="p">,</span> <span class="n">PTK2_IN_PU</span><span class="p">,</span> <span class="n">PTK1_IN_PU</span><span class="p">,</span> <span class="n">PTK0_IN_PU</span><span class="p">,</span>
	<span class="n">PTL7_IN_PU</span><span class="p">,</span> <span class="n">PTL6_IN_PU</span><span class="p">,</span> <span class="n">PTL5_IN_PU</span><span class="p">,</span> <span class="n">PTL4_IN_PU</span><span class="p">,</span> <span class="n">PTL3_IN_PU</span><span class="p">,</span>
	<span class="n">PTM7_IN_PU</span><span class="p">,</span> <span class="n">PTM6_IN_PU</span><span class="p">,</span> <span class="n">PTM5_IN_PU</span><span class="p">,</span> <span class="n">PTM4_IN_PU</span><span class="p">,</span>
	<span class="n">PTM3_IN_PU</span><span class="p">,</span> <span class="n">PTM2_IN_PU</span><span class="p">,</span> <span class="n">PTM1_IN_PU</span><span class="p">,</span> <span class="n">PTM0_IN_PU</span><span class="p">,</span>
	<span class="n">PTP4_IN_PU</span><span class="p">,</span> <span class="n">PTP3_IN_PU</span><span class="p">,</span> <span class="n">PTP2_IN_PU</span><span class="p">,</span> <span class="n">PTP1_IN_PU</span><span class="p">,</span> <span class="n">PTP0_IN_PU</span><span class="p">,</span>
	<span class="n">PTR7_IN_PU</span><span class="p">,</span> <span class="n">PTR6_IN_PU</span><span class="p">,</span> <span class="n">PTR5_IN_PU</span><span class="p">,</span> <span class="n">PTR4_IN_PU</span><span class="p">,</span>
	<span class="n">PTR3_IN_PU</span><span class="p">,</span> <span class="n">PTR2_IN_PU</span><span class="p">,</span> <span class="n">PTR1_IN_PU</span><span class="p">,</span> <span class="n">PTR0_IN_PU</span><span class="p">,</span>
	<span class="n">PTS4_IN_PU</span><span class="p">,</span> <span class="n">PTS3_IN_PU</span><span class="p">,</span> <span class="n">PTS2_IN_PU</span><span class="p">,</span> <span class="n">PTS1_IN_PU</span><span class="p">,</span> <span class="n">PTS0_IN_PU</span><span class="p">,</span>
	<span class="n">PTT4_IN_PU</span><span class="p">,</span> <span class="n">PTT3_IN_PU</span><span class="p">,</span> <span class="n">PTT2_IN_PU</span><span class="p">,</span> <span class="n">PTT1_IN_PU</span><span class="p">,</span> <span class="n">PTT0_IN_PU</span><span class="p">,</span>
	<span class="n">PTU4_IN_PU</span><span class="p">,</span> <span class="n">PTU3_IN_PU</span><span class="p">,</span> <span class="n">PTU2_IN_PU</span><span class="p">,</span> <span class="n">PTU1_IN_PU</span><span class="p">,</span> <span class="n">PTU0_IN_PU</span><span class="p">,</span>
	<span class="n">PTV4_IN_PU</span><span class="p">,</span> <span class="n">PTV3_IN_PU</span><span class="p">,</span> <span class="n">PTV2_IN_PU</span><span class="p">,</span> <span class="n">PTV1_IN_PU</span><span class="p">,</span> <span class="n">PTV0_IN_PU</span><span class="p">,</span>
	<span class="n">PINMUX_INPUT_PULLUP_END</span><span class="p">,</span>

	<span class="n">PINMUX_OUTPUT_BEGIN</span><span class="p">,</span>
	<span class="n">PTA7_OUT</span><span class="p">,</span> <span class="n">PTA6_OUT</span><span class="p">,</span> <span class="n">PTA5_OUT</span><span class="p">,</span> <span class="n">PTA4_OUT</span><span class="p">,</span>
	<span class="n">PTA3_OUT</span><span class="p">,</span> <span class="n">PTA2_OUT</span><span class="p">,</span> <span class="n">PTA1_OUT</span><span class="p">,</span> <span class="n">PTA0_OUT</span><span class="p">,</span>
	<span class="n">PTB7_OUT</span><span class="p">,</span> <span class="n">PTB6_OUT</span><span class="p">,</span> <span class="n">PTB5_OUT</span><span class="p">,</span> <span class="n">PTB4_OUT</span><span class="p">,</span>
	<span class="n">PTB3_OUT</span><span class="p">,</span> <span class="n">PTB2_OUT</span><span class="p">,</span> <span class="n">PTB1_OUT</span><span class="p">,</span> <span class="n">PTB0_OUT</span><span class="p">,</span>
	<span class="n">PTC7_OUT</span><span class="p">,</span> <span class="n">PTC6_OUT</span><span class="p">,</span> <span class="n">PTC5_OUT</span><span class="p">,</span> <span class="n">PTC4_OUT</span><span class="p">,</span>
	<span class="n">PTC3_OUT</span><span class="p">,</span> <span class="n">PTC2_OUT</span><span class="p">,</span> <span class="n">PTC1_OUT</span><span class="p">,</span> <span class="n">PTC0_OUT</span><span class="p">,</span>
	<span class="n">PTD7_OUT</span><span class="p">,</span> <span class="n">PTD6_OUT</span><span class="p">,</span> <span class="n">PTD5_OUT</span><span class="p">,</span> <span class="n">PTD4_OUT</span><span class="p">,</span>
	<span class="n">PTD3_OUT</span><span class="p">,</span> <span class="n">PTD2_OUT</span><span class="p">,</span> <span class="n">PTD1_OUT</span><span class="p">,</span> <span class="n">PTD0_OUT</span><span class="p">,</span>
	<span class="n">PTE4_OUT</span><span class="p">,</span> <span class="n">PTE3_OUT</span><span class="p">,</span> <span class="n">PTE2_OUT</span><span class="p">,</span> <span class="n">PTE1_OUT</span><span class="p">,</span> <span class="n">PTE0_OUT</span><span class="p">,</span>
	<span class="n">PTF0_OUT</span><span class="p">,</span>
	<span class="n">PTG6_OUT</span><span class="p">,</span> <span class="n">PTG5_OUT</span><span class="p">,</span> <span class="n">PTG4_OUT</span><span class="p">,</span>
	<span class="n">PTG3_OUT</span><span class="p">,</span> <span class="n">PTG2_OUT</span><span class="p">,</span> <span class="n">PTG1_OUT</span><span class="p">,</span> <span class="n">PTG0_OUT</span><span class="p">,</span>
	<span class="n">PTH6_OUT</span><span class="p">,</span> <span class="n">PTH5_OUT</span><span class="p">,</span> <span class="n">PTH4_OUT</span><span class="p">,</span>
	<span class="n">PTH3_OUT</span><span class="p">,</span> <span class="n">PTH2_OUT</span><span class="p">,</span> <span class="n">PTH1_OUT</span><span class="p">,</span> <span class="n">PTH0_OUT</span><span class="p">,</span>
	<span class="n">PTJ6_OUT</span><span class="p">,</span> <span class="n">PTJ5_OUT</span><span class="p">,</span> <span class="n">PTJ4_OUT</span><span class="p">,</span>
	<span class="n">PTJ3_OUT</span><span class="p">,</span> <span class="n">PTJ2_OUT</span><span class="p">,</span> <span class="n">PTJ1_OUT</span><span class="p">,</span> <span class="n">PTJ0_OUT</span><span class="p">,</span>
	<span class="n">PTK3_OUT</span><span class="p">,</span> <span class="n">PTK2_OUT</span><span class="p">,</span> <span class="n">PTK1_OUT</span><span class="p">,</span> <span class="n">PTK0_OUT</span><span class="p">,</span>
	<span class="n">PTL7_OUT</span><span class="p">,</span> <span class="n">PTL6_OUT</span><span class="p">,</span> <span class="n">PTL5_OUT</span><span class="p">,</span> <span class="n">PTL4_OUT</span><span class="p">,</span> <span class="n">PTL3_OUT</span><span class="p">,</span>
	<span class="n">PTM7_OUT</span><span class="p">,</span> <span class="n">PTM6_OUT</span><span class="p">,</span> <span class="n">PTM5_OUT</span><span class="p">,</span> <span class="n">PTM4_OUT</span><span class="p">,</span>
	<span class="n">PTM3_OUT</span><span class="p">,</span> <span class="n">PTM2_OUT</span><span class="p">,</span> <span class="n">PTM1_OUT</span><span class="p">,</span> <span class="n">PTM0_OUT</span><span class="p">,</span>
	<span class="n">PTP4_OUT</span><span class="p">,</span> <span class="n">PTP3_OUT</span><span class="p">,</span> <span class="n">PTP2_OUT</span><span class="p">,</span> <span class="n">PTP1_OUT</span><span class="p">,</span> <span class="n">PTP0_OUT</span><span class="p">,</span>
	<span class="n">PTR7_OUT</span><span class="p">,</span> <span class="n">PTR6_OUT</span><span class="p">,</span> <span class="n">PTR5_OUT</span><span class="p">,</span> <span class="n">PTR4_OUT</span><span class="p">,</span>
	<span class="n">PTR3_OUT</span><span class="p">,</span> <span class="n">PTR2_OUT</span><span class="p">,</span> <span class="n">PTR1_OUT</span><span class="p">,</span> <span class="n">PTR0_OUT</span><span class="p">,</span>
	<span class="n">PTS4_OUT</span><span class="p">,</span> <span class="n">PTS3_OUT</span><span class="p">,</span> <span class="n">PTS2_OUT</span><span class="p">,</span> <span class="n">PTS1_OUT</span><span class="p">,</span> <span class="n">PTS0_OUT</span><span class="p">,</span>
	<span class="n">PTT4_OUT</span><span class="p">,</span> <span class="n">PTT3_OUT</span><span class="p">,</span> <span class="n">PTT2_OUT</span><span class="p">,</span> <span class="n">PTT1_OUT</span><span class="p">,</span> <span class="n">PTT0_OUT</span><span class="p">,</span>
	<span class="n">PTU4_OUT</span><span class="p">,</span> <span class="n">PTU3_OUT</span><span class="p">,</span> <span class="n">PTU2_OUT</span><span class="p">,</span> <span class="n">PTU1_OUT</span><span class="p">,</span> <span class="n">PTU0_OUT</span><span class="p">,</span>
	<span class="n">PTV4_OUT</span><span class="p">,</span> <span class="n">PTV3_OUT</span><span class="p">,</span> <span class="n">PTV2_OUT</span><span class="p">,</span> <span class="n">PTV1_OUT</span><span class="p">,</span> <span class="n">PTV0_OUT</span><span class="p">,</span>
	<span class="n">PINMUX_OUTPUT_END</span><span class="p">,</span>

	<span class="n">PINMUX_FUNCTION_BEGIN</span><span class="p">,</span>
	<span class="n">PTA7_FN</span><span class="p">,</span> <span class="n">PTA6_FN</span><span class="p">,</span> <span class="n">PTA5_FN</span><span class="p">,</span> <span class="n">PTA4_FN</span><span class="p">,</span>
	<span class="n">PTA3_FN</span><span class="p">,</span> <span class="n">PTA2_FN</span><span class="p">,</span> <span class="n">PTA1_FN</span><span class="p">,</span> <span class="n">PTA0_FN</span><span class="p">,</span>
	<span class="n">PTB7_FN</span><span class="p">,</span> <span class="n">PTB6_FN</span><span class="p">,</span> <span class="n">PTB5_FN</span><span class="p">,</span> <span class="n">PTB4_FN</span><span class="p">,</span>
	<span class="n">PTB3_FN</span><span class="p">,</span> <span class="n">PTB2_FN</span><span class="p">,</span> <span class="n">PTB1_FN</span><span class="p">,</span> <span class="n">PTB0_FN</span><span class="p">,</span>
	<span class="n">PTC7_FN</span><span class="p">,</span> <span class="n">PTC6_FN</span><span class="p">,</span> <span class="n">PTC5_FN</span><span class="p">,</span> <span class="n">PTC4_FN</span><span class="p">,</span>
	<span class="n">PTC3_FN</span><span class="p">,</span> <span class="n">PTC2_FN</span><span class="p">,</span> <span class="n">PTC1_FN</span><span class="p">,</span> <span class="n">PTC0_FN</span><span class="p">,</span>
	<span class="n">PTD7_FN</span><span class="p">,</span> <span class="n">PTD6_FN</span><span class="p">,</span> <span class="n">PTD5_FN</span><span class="p">,</span> <span class="n">PTD4_FN</span><span class="p">,</span>
	<span class="n">PTD3_FN</span><span class="p">,</span> <span class="n">PTD2_FN</span><span class="p">,</span> <span class="n">PTD1_FN</span><span class="p">,</span> <span class="n">PTD0_FN</span><span class="p">,</span>
	<span class="n">PTE6_FN</span><span class="p">,</span> <span class="n">PTE5_FN</span><span class="p">,</span> <span class="n">PTE4_FN</span><span class="p">,</span>
	<span class="n">PTE3_FN</span><span class="p">,</span> <span class="n">PTE2_FN</span><span class="p">,</span> <span class="n">PTE1_FN</span><span class="p">,</span> <span class="n">PTE0_FN</span><span class="p">,</span>
	<span class="n">PTF6_FN</span><span class="p">,</span> <span class="n">PTF5_FN</span><span class="p">,</span> <span class="n">PTF4_FN</span><span class="p">,</span>
	<span class="n">PTF3_FN</span><span class="p">,</span> <span class="n">PTF2_FN</span><span class="p">,</span> <span class="n">PTF1_FN</span><span class="p">,</span> <span class="n">PTF0_FN</span><span class="p">,</span>
	<span class="n">PTG6_FN</span><span class="p">,</span> <span class="n">PTG5_FN</span><span class="p">,</span> <span class="n">PTG4_FN</span><span class="p">,</span>
	<span class="n">PTG3_FN</span><span class="p">,</span> <span class="n">PTG2_FN</span><span class="p">,</span> <span class="n">PTG1_FN</span><span class="p">,</span> <span class="n">PTG0_FN</span><span class="p">,</span>
	<span class="n">PTH6_FN</span><span class="p">,</span> <span class="n">PTH5_FN</span><span class="p">,</span> <span class="n">PTH4_FN</span><span class="p">,</span>
	<span class="n">PTH3_FN</span><span class="p">,</span> <span class="n">PTH2_FN</span><span class="p">,</span> <span class="n">PTH1_FN</span><span class="p">,</span> <span class="n">PTH0_FN</span><span class="p">,</span>
	<span class="n">PTJ6_FN</span><span class="p">,</span> <span class="n">PTJ5_FN</span><span class="p">,</span> <span class="n">PTJ4_FN</span><span class="p">,</span>
	<span class="n">PTJ3_FN</span><span class="p">,</span> <span class="n">PTJ2_FN</span><span class="p">,</span> <span class="n">PTJ1_FN</span><span class="p">,</span> <span class="n">PTJ0_FN</span><span class="p">,</span>
	<span class="n">PTK3_FN</span><span class="p">,</span> <span class="n">PTK2_FN</span><span class="p">,</span> <span class="n">PTK1_FN</span><span class="p">,</span> <span class="n">PTK0_FN</span><span class="p">,</span>
	<span class="n">PTL7_FN</span><span class="p">,</span> <span class="n">PTL6_FN</span><span class="p">,</span> <span class="n">PTL5_FN</span><span class="p">,</span> <span class="n">PTL4_FN</span><span class="p">,</span> <span class="n">PTL3_FN</span><span class="p">,</span>
	<span class="n">PTM7_FN</span><span class="p">,</span> <span class="n">PTM6_FN</span><span class="p">,</span> <span class="n">PTM5_FN</span><span class="p">,</span> <span class="n">PTM4_FN</span><span class="p">,</span>
	<span class="n">PTM3_FN</span><span class="p">,</span> <span class="n">PTM2_FN</span><span class="p">,</span> <span class="n">PTM1_FN</span><span class="p">,</span> <span class="n">PTM0_FN</span><span class="p">,</span>
	<span class="n">PTP4_FN</span><span class="p">,</span> <span class="n">PTP3_FN</span><span class="p">,</span> <span class="n">PTP2_FN</span><span class="p">,</span> <span class="n">PTP1_FN</span><span class="p">,</span> <span class="n">PTP0_FN</span><span class="p">,</span>
	<span class="n">PTR7_FN</span><span class="p">,</span> <span class="n">PTR6_FN</span><span class="p">,</span> <span class="n">PTR5_FN</span><span class="p">,</span> <span class="n">PTR4_FN</span><span class="p">,</span>
	<span class="n">PTR3_FN</span><span class="p">,</span> <span class="n">PTR2_FN</span><span class="p">,</span> <span class="n">PTR1_FN</span><span class="p">,</span> <span class="n">PTR0_FN</span><span class="p">,</span>
	<span class="n">PTS4_FN</span><span class="p">,</span> <span class="n">PTS3_FN</span><span class="p">,</span> <span class="n">PTS2_FN</span><span class="p">,</span> <span class="n">PTS1_FN</span><span class="p">,</span> <span class="n">PTS0_FN</span><span class="p">,</span>
	<span class="n">PTT4_FN</span><span class="p">,</span> <span class="n">PTT3_FN</span><span class="p">,</span> <span class="n">PTT2_FN</span><span class="p">,</span> <span class="n">PTT1_FN</span><span class="p">,</span> <span class="n">PTT0_FN</span><span class="p">,</span>
	<span class="n">PTU4_FN</span><span class="p">,</span> <span class="n">PTU3_FN</span><span class="p">,</span> <span class="n">PTU2_FN</span><span class="p">,</span> <span class="n">PTU1_FN</span><span class="p">,</span> <span class="n">PTU0_FN</span><span class="p">,</span>
	<span class="n">PTV4_FN</span><span class="p">,</span> <span class="n">PTV3_FN</span><span class="p">,</span> <span class="n">PTV2_FN</span><span class="p">,</span> <span class="n">PTV1_FN</span><span class="p">,</span> <span class="n">PTV0_FN</span><span class="p">,</span>

	<span class="n">PSELA_1_0_00</span><span class="p">,</span> <span class="n">PSELA_1_0_01</span><span class="p">,</span> <span class="n">PSELA_1_0_10</span><span class="p">,</span>
	<span class="n">PSELA_3_2_00</span><span class="p">,</span> <span class="n">PSELA_3_2_01</span><span class="p">,</span> <span class="n">PSELA_3_2_10</span><span class="p">,</span> <span class="n">PSELA_3_2_11</span><span class="p">,</span>
	<span class="n">PSELA_5_4_00</span><span class="p">,</span> <span class="n">PSELA_5_4_01</span><span class="p">,</span> <span class="n">PSELA_5_4_10</span><span class="p">,</span> <span class="n">PSELA_5_4_11</span><span class="p">,</span>
	<span class="n">PSELA_7_6_00</span><span class="p">,</span> <span class="n">PSELA_7_6_01</span><span class="p">,</span> <span class="n">PSELA_7_6_10</span><span class="p">,</span>
	<span class="n">PSELA_9_8_00</span><span class="p">,</span> <span class="n">PSELA_9_8_01</span><span class="p">,</span> <span class="n">PSELA_9_8_10</span><span class="p">,</span>
	<span class="n">PSELA_11_10_00</span><span class="p">,</span> <span class="n">PSELA_11_10_01</span><span class="p">,</span> <span class="n">PSELA_11_10_10</span><span class="p">,</span>
	<span class="n">PSELA_13_12_00</span><span class="p">,</span> <span class="n">PSELA_13_12_10</span><span class="p">,</span>
	<span class="n">PSELA_15_14_00</span><span class="p">,</span> <span class="n">PSELA_15_14_10</span><span class="p">,</span>
	<span class="n">PSELB_9_8_00</span><span class="p">,</span> <span class="n">PSELB_9_8_11</span><span class="p">,</span>
	<span class="n">PSELB_11_10_00</span><span class="p">,</span> <span class="n">PSELB_11_10_01</span><span class="p">,</span> <span class="n">PSELB_11_10_10</span><span class="p">,</span> <span class="n">PSELB_11_10_11</span><span class="p">,</span>
	<span class="n">PSELB_13_12_00</span><span class="p">,</span> <span class="n">PSELB_13_12_01</span><span class="p">,</span> <span class="n">PSELB_13_12_10</span><span class="p">,</span> <span class="n">PSELB_13_12_11</span><span class="p">,</span>
	<span class="n">PSELB_15_14_00</span><span class="p">,</span> <span class="n">PSELB_15_14_11</span><span class="p">,</span>
	<span class="n">PSELC_9_8_00</span><span class="p">,</span> <span class="n">PSELC_9_8_10</span><span class="p">,</span>
	<span class="n">PSELC_11_10_00</span><span class="p">,</span> <span class="n">PSELC_11_10_10</span><span class="p">,</span>
	<span class="n">PSELC_13_12_00</span><span class="p">,</span>	<span class="n">PSELC_13_12_01</span><span class="p">,</span>	<span class="n">PSELC_13_12_10</span><span class="p">,</span>
	<span class="n">PSELC_15_14_00</span><span class="p">,</span>	<span class="n">PSELC_15_14_01</span><span class="p">,</span>	<span class="n">PSELC_15_14_10</span><span class="p">,</span>
	<span class="n">PSELD_1_0_00</span><span class="p">,</span> <span class="n">PSELD_1_0_10</span><span class="p">,</span>
	<span class="n">PSELD_11_10_00</span><span class="p">,</span>	<span class="n">PSELD_11_10_01</span><span class="p">,</span>
	<span class="n">PSELD_15_14_00</span><span class="p">,</span>	<span class="n">PSELD_15_14_01</span><span class="p">,</span>	<span class="n">PSELD_15_14_10</span><span class="p">,</span>
	<span class="n">PINMUX_FUNCTION_END</span><span class="p">,</span>

	<span class="n">PINMUX_MARK_BEGIN</span><span class="p">,</span>
	<span class="n">D31_MARK</span><span class="p">,</span> <span class="n">D30_MARK</span><span class="p">,</span> <span class="n">D29_MARK</span><span class="p">,</span> <span class="n">D28_MARK</span><span class="p">,</span>
	<span class="n">D27_MARK</span><span class="p">,</span> <span class="n">D26_MARK</span><span class="p">,</span> <span class="n">D25_MARK</span><span class="p">,</span> <span class="n">D24_MARK</span><span class="p">,</span>
	<span class="n">D23_MARK</span><span class="p">,</span> <span class="n">D22_MARK</span><span class="p">,</span> <span class="n">D21_MARK</span><span class="p">,</span> <span class="n">D20_MARK</span><span class="p">,</span>
	<span class="n">D19_MARK</span><span class="p">,</span> <span class="n">D18_MARK</span><span class="p">,</span> <span class="n">D17_MARK</span><span class="p">,</span> <span class="n">D16_MARK</span><span class="p">,</span>
	<span class="n">IOIS16_MARK</span><span class="p">,</span> <span class="n">RAS_MARK</span><span class="p">,</span> <span class="n">CAS_MARK</span><span class="p">,</span> <span class="n">CKE_MARK</span><span class="p">,</span>
	<span class="n">CS5B_CE1A_MARK</span><span class="p">,</span> <span class="n">CS6B_CE1B_MARK</span><span class="p">,</span>
	<span class="n">A25_MARK</span><span class="p">,</span> <span class="n">A24_MARK</span><span class="p">,</span> <span class="n">A23_MARK</span><span class="p">,</span> <span class="n">A22_MARK</span><span class="p">,</span>
	<span class="n">A21_MARK</span><span class="p">,</span> <span class="n">A20_MARK</span><span class="p">,</span> <span class="n">A19_MARK</span><span class="p">,</span> <span class="n">A0_MARK</span><span class="p">,</span>
	<span class="n">REFOUT_MARK</span><span class="p">,</span> <span class="n">IRQOUT_MARK</span><span class="p">,</span>
	<span class="n">LCD_DATA15_MARK</span><span class="p">,</span> <span class="n">LCD_DATA14_MARK</span><span class="p">,</span>
	<span class="n">LCD_DATA13_MARK</span><span class="p">,</span> <span class="n">LCD_DATA12_MARK</span><span class="p">,</span>
	<span class="n">LCD_DATA11_MARK</span><span class="p">,</span> <span class="n">LCD_DATA10_MARK</span><span class="p">,</span>
	<span class="n">LCD_DATA9_MARK</span><span class="p">,</span> <span class="n">LCD_DATA8_MARK</span><span class="p">,</span>
	<span class="n">LCD_DATA7_MARK</span><span class="p">,</span> <span class="n">LCD_DATA6_MARK</span><span class="p">,</span>
	<span class="n">LCD_DATA5_MARK</span><span class="p">,</span> <span class="n">LCD_DATA4_MARK</span><span class="p">,</span>
	<span class="n">LCD_DATA3_MARK</span><span class="p">,</span> <span class="n">LCD_DATA2_MARK</span><span class="p">,</span>
	<span class="n">LCD_DATA1_MARK</span><span class="p">,</span> <span class="n">LCD_DATA0_MARK</span><span class="p">,</span>
	<span class="n">LCD_M_DISP_MARK</span><span class="p">,</span>
	<span class="n">LCD_CL1_MARK</span><span class="p">,</span> <span class="n">LCD_CL2_MARK</span><span class="p">,</span>
	<span class="n">LCD_DON_MARK</span><span class="p">,</span> <span class="n">LCD_FLM_MARK</span><span class="p">,</span>
	<span class="n">LCD_VEPWC_MARK</span><span class="p">,</span> <span class="n">LCD_VCPWC_MARK</span><span class="p">,</span>
	<span class="n">AFE_RXIN_MARK</span><span class="p">,</span> <span class="n">AFE_RDET_MARK</span><span class="p">,</span>
	<span class="n">AFE_FS_MARK</span><span class="p">,</span> <span class="n">AFE_TXOUT_MARK</span><span class="p">,</span>
	<span class="n">AFE_SCLK_MARK</span><span class="p">,</span> <span class="n">AFE_RLYCNT_MARK</span><span class="p">,</span>
	<span class="n">AFE_HC1_MARK</span><span class="p">,</span>
	<span class="n">IIC_SCL_MARK</span><span class="p">,</span> <span class="n">IIC_SDA_MARK</span><span class="p">,</span>
	<span class="n">DA1_MARK</span><span class="p">,</span> <span class="n">DA0_MARK</span><span class="p">,</span>
	<span class="n">AN3_MARK</span><span class="p">,</span> <span class="n">AN2_MARK</span><span class="p">,</span> <span class="n">AN1_MARK</span><span class="p">,</span> <span class="n">AN0_MARK</span><span class="p">,</span> <span class="n">ADTRG_MARK</span><span class="p">,</span>
	<span class="n">USB1D_RCV_MARK</span><span class="p">,</span> <span class="n">USB1D_TXSE0_MARK</span><span class="p">,</span>
	<span class="n">USB1D_TXDPLS_MARK</span><span class="p">,</span> <span class="n">USB1D_DMNS_MARK</span><span class="p">,</span>
	<span class="n">USB1D_DPLS_MARK</span><span class="p">,</span> <span class="n">USB1D_SPEED_MARK</span><span class="p">,</span>
	<span class="n">USB1D_TXENL_MARK</span><span class="p">,</span>
	<span class="n">USB2_PWR_EN_MARK</span><span class="p">,</span> <span class="n">USB1_PWR_EN_USBF_UPLUP_MARK</span><span class="p">,</span> <span class="n">USB1D_SUSPEND_MARK</span><span class="p">,</span>
	<span class="n">IRQ5_MARK</span><span class="p">,</span> <span class="n">IRQ4_MARK</span><span class="p">,</span>
	<span class="n">IRQ3_IRL3_MARK</span><span class="p">,</span> <span class="n">IRQ2_IRL2_MARK</span><span class="p">,</span>
	<span class="n">IRQ1_IRL1_MARK</span><span class="p">,</span> <span class="n">IRQ0_IRL0_MARK</span><span class="p">,</span>
	<span class="n">PCC_REG_MARK</span><span class="p">,</span> <span class="n">PCC_DRV_MARK</span><span class="p">,</span>
	<span class="n">PCC_BVD2_MARK</span><span class="p">,</span> <span class="n">PCC_BVD1_MARK</span><span class="p">,</span>
	<span class="n">PCC_CD2_MARK</span><span class="p">,</span> <span class="n">PCC_CD1_MARK</span><span class="p">,</span>
	<span class="n">PCC_RESET_MARK</span><span class="p">,</span> <span class="n">PCC_RDY_MARK</span><span class="p">,</span>
	<span class="n">PCC_VS2_MARK</span><span class="p">,</span> <span class="n">PCC_VS1_MARK</span><span class="p">,</span>
	<span class="n">AUDATA3_MARK</span><span class="p">,</span> <span class="n">AUDATA2_MARK</span><span class="p">,</span> <span class="n">AUDATA1_MARK</span><span class="p">,</span> <span class="n">AUDATA0_MARK</span><span class="p">,</span>
	<span class="n">AUDCK_MARK</span><span class="p">,</span> <span class="n">AUDSYNC_MARK</span><span class="p">,</span> <span class="n">ASEBRKAK_MARK</span><span class="p">,</span> <span class="n">TRST_MARK</span><span class="p">,</span>
	<span class="n">TMS_MARK</span><span class="p">,</span> <span class="n">TDO_MARK</span><span class="p">,</span> <span class="n">TDI_MARK</span><span class="p">,</span> <span class="n">TCK_MARK</span><span class="p">,</span>
	<span class="n">DACK1_MARK</span><span class="p">,</span> <span class="n">DREQ1_MARK</span><span class="p">,</span> <span class="n">DACK0_MARK</span><span class="p">,</span> <span class="n">DREQ0_MARK</span><span class="p">,</span>
	<span class="n">TEND1_MARK</span><span class="p">,</span> <span class="n">TEND0_MARK</span><span class="p">,</span>
	<span class="n">SIOF0_SYNC_MARK</span><span class="p">,</span> <span class="n">SIOF0_MCLK_MARK</span><span class="p">,</span>
	<span class="n">SIOF0_TXD_MARK</span><span class="p">,</span> <span class="n">SIOF0_RXD_MARK</span><span class="p">,</span>
	<span class="n">SIOF0_SCK_MARK</span><span class="p">,</span>
	<span class="n">SIOF1_SYNC_MARK</span><span class="p">,</span> <span class="n">SIOF1_MCLK_MARK</span><span class="p">,</span>
	<span class="n">SIOF1_TXD_MARK</span><span class="p">,</span> <span class="n">SIOF1_RXD_MARK</span><span class="p">,</span>
	<span class="n">SIOF1_SCK_MARK</span><span class="p">,</span>
	<span class="n">SCIF0_TXD_MARK</span><span class="p">,</span> <span class="n">SCIF0_RXD_MARK</span><span class="p">,</span>
	<span class="n">SCIF0_RTS_MARK</span><span class="p">,</span> <span class="n">SCIF0_CTS_MARK</span><span class="p">,</span> <span class="n">SCIF0_SCK_MARK</span><span class="p">,</span>
	<span class="n">SCIF1_TXD_MARK</span><span class="p">,</span> <span class="n">SCIF1_RXD_MARK</span><span class="p">,</span>
	<span class="n">SCIF1_RTS_MARK</span><span class="p">,</span> <span class="n">SCIF1_CTS_MARK</span><span class="p">,</span> <span class="n">SCIF1_SCK_MARK</span><span class="p">,</span>
	<span class="n">TPU_TO1_MARK</span><span class="p">,</span> <span class="n">TPU_TO0_MARK</span><span class="p">,</span>
	<span class="n">TPU_TI3B_MARK</span><span class="p">,</span> <span class="n">TPU_TI3A_MARK</span><span class="p">,</span>
	<span class="n">TPU_TI2B_MARK</span><span class="p">,</span> <span class="n">TPU_TI2A_MARK</span><span class="p">,</span>
	<span class="n">TPU_TO3_MARK</span><span class="p">,</span> <span class="n">TPU_TO2_MARK</span><span class="p">,</span>
	<span class="n">SIM_D_MARK</span><span class="p">,</span> <span class="n">SIM_CLK_MARK</span><span class="p">,</span> <span class="n">SIM_RST_MARK</span><span class="p">,</span>
	<span class="n">MMC_DAT_MARK</span><span class="p">,</span> <span class="n">MMC_CMD_MARK</span><span class="p">,</span>
	<span class="n">MMC_CLK_MARK</span><span class="p">,</span> <span class="n">MMC_VDDON_MARK</span><span class="p">,</span>
	<span class="n">MMC_ODMOD_MARK</span><span class="p">,</span>
	<span class="n">STATUS0_MARK</span><span class="p">,</span> <span class="n">STATUS1_MARK</span><span class="p">,</span>
	<span class="n">PINMUX_MARK_END</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="n">pinmux_enum_t</span> <span class="n">pinmux_data</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="cm">/* PTA GPIO */</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PTA7_DATA</span><span class="p">,</span> <span class="n">PTA7_IN</span><span class="p">,</span> <span class="n">PTA7_OUT</span><span class="p">,</span> <span class="n">PTA7_IN_PU</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PTA6_DATA</span><span class="p">,</span> <span class="n">PTA6_IN</span><span class="p">,</span> <span class="n">PTA6_OUT</span><span class="p">,</span> <span class="n">PTA6_IN_PU</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PTA5_DATA</span><span class="p">,</span> <span class="n">PTA5_IN</span><span class="p">,</span> <span class="n">PTA5_OUT</span><span class="p">,</span> <span class="n">PTA5_IN_PU</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PTA4_DATA</span><span class="p">,</span> <span class="n">PTA4_IN</span><span class="p">,</span> <span class="n">PTA4_OUT</span><span class="p">,</span> <span class="n">PTA4_IN_PU</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PTA3_DATA</span><span class="p">,</span> <span class="n">PTA3_IN</span><span class="p">,</span> <span class="n">PTA3_OUT</span><span class="p">,</span> <span class="n">PTA3_IN_PU</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PTA2_DATA</span><span class="p">,</span> <span class="n">PTA2_IN</span><span class="p">,</span> <span class="n">PTA2_OUT</span><span class="p">,</span> <span class="n">PTA2_IN_PU</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PTA1_DATA</span><span class="p">,</span> <span class="n">PTA1_IN</span><span class="p">,</span> <span class="n">PTA1_OUT</span><span class="p">,</span> <span class="n">PTA1_IN_PU</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PTA0_DATA</span><span class="p">,</span> <span class="n">PTA0_IN</span><span class="p">,</span> <span class="n">PTA0_OUT</span><span class="p">,</span> <span class="n">PTA0_IN_PU</span><span class="p">),</span>

	<span class="cm">/* PTB GPIO */</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PTB7_DATA</span><span class="p">,</span> <span class="n">PTB7_IN</span><span class="p">,</span> <span class="n">PTB7_OUT</span><span class="p">,</span> <span class="n">PTB7_IN_PU</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PTB6_DATA</span><span class="p">,</span> <span class="n">PTB6_IN</span><span class="p">,</span> <span class="n">PTB6_OUT</span><span class="p">,</span> <span class="n">PTB6_IN_PU</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PTB5_DATA</span><span class="p">,</span> <span class="n">PTB5_IN</span><span class="p">,</span> <span class="n">PTB5_OUT</span><span class="p">,</span> <span class="n">PTB5_IN_PU</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PTB4_DATA</span><span class="p">,</span> <span class="n">PTB4_IN</span><span class="p">,</span> <span class="n">PTB4_OUT</span><span class="p">,</span> <span class="n">PTB4_IN_PU</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PTB3_DATA</span><span class="p">,</span> <span class="n">PTB3_IN</span><span class="p">,</span> <span class="n">PTB3_OUT</span><span class="p">,</span> <span class="n">PTB3_IN_PU</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PTB2_DATA</span><span class="p">,</span> <span class="n">PTB2_IN</span><span class="p">,</span> <span class="n">PTB2_OUT</span><span class="p">,</span> <span class="n">PTB2_IN_PU</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PTB1_DATA</span><span class="p">,</span> <span class="n">PTB1_IN</span><span class="p">,</span> <span class="n">PTB1_OUT</span><span class="p">,</span> <span class="n">PTB1_IN_PU</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PTB0_DATA</span><span class="p">,</span> <span class="n">PTB0_IN</span><span class="p">,</span> <span class="n">PTB0_OUT</span><span class="p">,</span> <span class="n">PTB0_IN_PU</span><span class="p">),</span>

	<span class="cm">/* PTC GPIO */</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PTC7_DATA</span><span class="p">,</span> <span class="n">PTC7_IN</span><span class="p">,</span> <span class="n">PTC7_OUT</span><span class="p">,</span> <span class="n">PTC7_IN_PU</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PTC6_DATA</span><span class="p">,</span> <span class="n">PTC6_IN</span><span class="p">,</span> <span class="n">PTC6_OUT</span><span class="p">,</span> <span class="n">PTC6_IN_PU</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PTC5_DATA</span><span class="p">,</span> <span class="n">PTC5_IN</span><span class="p">,</span> <span class="n">PTC5_OUT</span><span class="p">,</span> <span class="n">PTC5_IN_PU</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PTC4_DATA</span><span class="p">,</span> <span class="n">PTC4_IN</span><span class="p">,</span> <span class="n">PTC4_OUT</span><span class="p">,</span> <span class="n">PTC4_IN_PU</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PTC3_DATA</span><span class="p">,</span> <span class="n">PTC3_IN</span><span class="p">,</span> <span class="n">PTC3_OUT</span><span class="p">,</span> <span class="n">PTC3_IN_PU</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PTC2_DATA</span><span class="p">,</span> <span class="n">PTC2_IN</span><span class="p">,</span> <span class="n">PTC2_OUT</span><span class="p">,</span> <span class="n">PTC2_IN_PU</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PTC1_DATA</span><span class="p">,</span> <span class="n">PTC1_IN</span><span class="p">,</span> <span class="n">PTC1_OUT</span><span class="p">,</span> <span class="n">PTC1_IN_PU</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PTC0_DATA</span><span class="p">,</span> <span class="n">PTC0_IN</span><span class="p">,</span> <span class="n">PTC0_OUT</span><span class="p">,</span> <span class="n">PTC0_IN_PU</span><span class="p">),</span>

	<span class="cm">/* PTD GPIO */</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PTD7_DATA</span><span class="p">,</span> <span class="n">PTD7_IN</span><span class="p">,</span> <span class="n">PTD7_OUT</span><span class="p">,</span> <span class="n">PTD7_IN_PU</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PTD6_DATA</span><span class="p">,</span> <span class="n">PTD6_IN</span><span class="p">,</span> <span class="n">PTD6_OUT</span><span class="p">,</span> <span class="n">PTD6_IN_PU</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PTD5_DATA</span><span class="p">,</span> <span class="n">PTD5_IN</span><span class="p">,</span> <span class="n">PTD5_OUT</span><span class="p">,</span> <span class="n">PTD5_IN_PU</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PTD4_DATA</span><span class="p">,</span> <span class="n">PTD4_IN</span><span class="p">,</span> <span class="n">PTD4_OUT</span><span class="p">,</span> <span class="n">PTD4_IN_PU</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PTD3_DATA</span><span class="p">,</span> <span class="n">PTD3_IN</span><span class="p">,</span> <span class="n">PTD3_OUT</span><span class="p">,</span> <span class="n">PTD3_IN_PU</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PTD2_DATA</span><span class="p">,</span> <span class="n">PTD2_IN</span><span class="p">,</span> <span class="n">PTD2_OUT</span><span class="p">,</span> <span class="n">PTD2_IN_PU</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PTD1_DATA</span><span class="p">,</span> <span class="n">PTD1_IN</span><span class="p">,</span> <span class="n">PTD1_OUT</span><span class="p">,</span> <span class="n">PTD1_IN_PU</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PTD0_DATA</span><span class="p">,</span> <span class="n">PTD0_IN</span><span class="p">,</span> <span class="n">PTD0_OUT</span><span class="p">,</span> <span class="n">PTD0_IN_PU</span><span class="p">),</span>

	<span class="cm">/* PTE GPIO */</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PTE6_DATA</span><span class="p">,</span> <span class="n">PTE6_IN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PTE5_DATA</span><span class="p">,</span> <span class="n">PTE5_IN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PTE4_DATA</span><span class="p">,</span> <span class="n">PTE4_IN</span><span class="p">,</span> <span class="n">PTE4_OUT</span><span class="p">,</span> <span class="n">PTE4_IN_PU</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PTE3_DATA</span><span class="p">,</span> <span class="n">PTE3_IN</span><span class="p">,</span> <span class="n">PTE3_OUT</span><span class="p">,</span> <span class="n">PTE3_IN_PU</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PTE2_DATA</span><span class="p">,</span> <span class="n">PTE2_IN</span><span class="p">,</span> <span class="n">PTE2_OUT</span><span class="p">,</span> <span class="n">PTE2_IN_PU</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PTE1_DATA</span><span class="p">,</span> <span class="n">PTE1_IN</span><span class="p">,</span> <span class="n">PTE1_OUT</span><span class="p">,</span> <span class="n">PTE1_IN_PU</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PTE0_DATA</span><span class="p">,</span> <span class="n">PTE0_IN</span><span class="p">,</span> <span class="n">PTE0_OUT</span><span class="p">,</span> <span class="n">PTE0_IN_PU</span><span class="p">),</span>

	<span class="cm">/* PTF GPIO */</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PTF6_DATA</span><span class="p">,</span> <span class="n">PTF6_IN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PTF5_DATA</span><span class="p">,</span> <span class="n">PTF5_IN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PTF4_DATA</span><span class="p">,</span> <span class="n">PTF4_IN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PTF3_DATA</span><span class="p">,</span> <span class="n">PTF3_IN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PTF2_DATA</span><span class="p">,</span> <span class="n">PTF2_IN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PTF1_DATA</span><span class="p">,</span> <span class="n">PTF1_IN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PTF0_DATA</span><span class="p">,</span> <span class="n">PTF0_IN</span><span class="p">,</span> <span class="n">PTF0_OUT</span><span class="p">,</span> <span class="n">PTF0_IN_PU</span><span class="p">),</span>

	<span class="cm">/* PTG GPIO */</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PTG6_DATA</span><span class="p">,</span> <span class="n">PTG6_IN</span><span class="p">,</span> <span class="n">PTG6_OUT</span><span class="p">,</span> <span class="n">PTG6_IN_PU</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PTG5_DATA</span><span class="p">,</span> <span class="n">PTG5_IN</span><span class="p">,</span> <span class="n">PTG5_OUT</span><span class="p">,</span> <span class="n">PTG5_IN_PU</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PTG4_DATA</span><span class="p">,</span> <span class="n">PTG4_IN</span><span class="p">,</span> <span class="n">PTG4_OUT</span><span class="p">,</span> <span class="n">PTG4_IN_PU</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PTG3_DATA</span><span class="p">,</span> <span class="n">PTG3_IN</span><span class="p">,</span> <span class="n">PTG3_OUT</span><span class="p">,</span> <span class="n">PTG3_IN_PU</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PTG2_DATA</span><span class="p">,</span> <span class="n">PTG2_IN</span><span class="p">,</span> <span class="n">PTG2_OUT</span><span class="p">,</span> <span class="n">PTG2_IN_PU</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PTG1_DATA</span><span class="p">,</span> <span class="n">PTG1_IN</span><span class="p">,</span> <span class="n">PTG1_OUT</span><span class="p">,</span> <span class="n">PTG1_IN_PU</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PTG0_DATA</span><span class="p">,</span> <span class="n">PTG0_IN</span><span class="p">,</span> <span class="n">PTG0_OUT</span><span class="p">,</span> <span class="n">PTG0_IN_PU</span><span class="p">),</span>

	<span class="cm">/* PTH GPIO */</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PTH6_DATA</span><span class="p">,</span> <span class="n">PTH6_IN</span><span class="p">,</span> <span class="n">PTH6_OUT</span><span class="p">,</span> <span class="n">PTH6_IN_PU</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PTH5_DATA</span><span class="p">,</span> <span class="n">PTH5_IN</span><span class="p">,</span> <span class="n">PTH5_OUT</span><span class="p">,</span> <span class="n">PTH5_IN_PU</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PTH4_DATA</span><span class="p">,</span> <span class="n">PTH4_IN</span><span class="p">,</span> <span class="n">PTH4_OUT</span><span class="p">,</span> <span class="n">PTH4_IN_PU</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PTH3_DATA</span><span class="p">,</span> <span class="n">PTH3_IN</span><span class="p">,</span> <span class="n">PTH3_OUT</span><span class="p">,</span> <span class="n">PTH3_IN_PU</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PTH2_DATA</span><span class="p">,</span> <span class="n">PTH2_IN</span><span class="p">,</span> <span class="n">PTH2_OUT</span><span class="p">,</span> <span class="n">PTH2_IN_PU</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PTH1_DATA</span><span class="p">,</span> <span class="n">PTH1_IN</span><span class="p">,</span> <span class="n">PTH1_OUT</span><span class="p">,</span> <span class="n">PTH1_IN_PU</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PTH0_DATA</span><span class="p">,</span> <span class="n">PTH0_IN</span><span class="p">,</span> <span class="n">PTH0_OUT</span><span class="p">,</span> <span class="n">PTH0_IN_PU</span><span class="p">),</span>

	<span class="cm">/* PTJ GPIO */</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PTJ6_DATA</span><span class="p">,</span> <span class="n">PTJ6_IN</span><span class="p">,</span> <span class="n">PTJ6_OUT</span><span class="p">,</span> <span class="n">PTJ6_IN_PU</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PTJ5_DATA</span><span class="p">,</span> <span class="n">PTJ5_IN</span><span class="p">,</span> <span class="n">PTJ5_OUT</span><span class="p">,</span> <span class="n">PTJ5_IN_PU</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PTJ4_DATA</span><span class="p">,</span> <span class="n">PTJ4_IN</span><span class="p">,</span> <span class="n">PTJ4_OUT</span><span class="p">,</span> <span class="n">PTJ4_IN_PU</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PTJ3_DATA</span><span class="p">,</span> <span class="n">PTJ3_IN</span><span class="p">,</span> <span class="n">PTJ3_OUT</span><span class="p">,</span> <span class="n">PTJ3_IN_PU</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PTJ2_DATA</span><span class="p">,</span> <span class="n">PTJ2_IN</span><span class="p">,</span> <span class="n">PTJ2_OUT</span><span class="p">,</span> <span class="n">PTJ2_IN_PU</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PTJ1_DATA</span><span class="p">,</span> <span class="n">PTJ1_IN</span><span class="p">,</span> <span class="n">PTJ1_OUT</span><span class="p">,</span> <span class="n">PTJ1_IN_PU</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PTJ0_DATA</span><span class="p">,</span> <span class="n">PTJ0_IN</span><span class="p">,</span> <span class="n">PTJ0_OUT</span><span class="p">,</span> <span class="n">PTJ0_IN_PU</span><span class="p">),</span>

	<span class="cm">/* PTK GPIO */</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PTK3_DATA</span><span class="p">,</span> <span class="n">PTK3_IN</span><span class="p">,</span> <span class="n">PTK3_OUT</span><span class="p">,</span> <span class="n">PTK3_IN_PU</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PTK2_DATA</span><span class="p">,</span> <span class="n">PTK2_IN</span><span class="p">,</span> <span class="n">PTK2_OUT</span><span class="p">,</span> <span class="n">PTK2_IN_PU</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PTK1_DATA</span><span class="p">,</span> <span class="n">PTK1_IN</span><span class="p">,</span> <span class="n">PTK1_OUT</span><span class="p">,</span> <span class="n">PTK1_IN_PU</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PTK0_DATA</span><span class="p">,</span> <span class="n">PTK0_IN</span><span class="p">,</span> <span class="n">PTK0_OUT</span><span class="p">,</span> <span class="n">PTK0_IN_PU</span><span class="p">),</span>

	<span class="cm">/* PTL GPIO */</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PTL7_DATA</span><span class="p">,</span> <span class="n">PTL7_IN</span><span class="p">,</span> <span class="n">PTL7_OUT</span><span class="p">,</span> <span class="n">PTL7_IN_PU</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PTL6_DATA</span><span class="p">,</span> <span class="n">PTL6_IN</span><span class="p">,</span> <span class="n">PTL6_OUT</span><span class="p">,</span> <span class="n">PTL6_IN_PU</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PTL5_DATA</span><span class="p">,</span> <span class="n">PTL5_IN</span><span class="p">,</span> <span class="n">PTL5_OUT</span><span class="p">,</span> <span class="n">PTL5_IN_PU</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PTL4_DATA</span><span class="p">,</span> <span class="n">PTL4_IN</span><span class="p">,</span> <span class="n">PTL4_OUT</span><span class="p">,</span> <span class="n">PTL4_IN_PU</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PTL3_DATA</span><span class="p">,</span> <span class="n">PTL3_IN</span><span class="p">,</span> <span class="n">PTL3_OUT</span><span class="p">,</span> <span class="n">PTL3_IN_PU</span><span class="p">),</span>

	<span class="cm">/* PTM GPIO */</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PTM7_DATA</span><span class="p">,</span> <span class="n">PTM7_IN</span><span class="p">,</span> <span class="n">PTM7_OUT</span><span class="p">,</span> <span class="n">PTM7_IN_PU</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PTM6_DATA</span><span class="p">,</span> <span class="n">PTM6_IN</span><span class="p">,</span> <span class="n">PTM6_OUT</span><span class="p">,</span> <span class="n">PTM6_IN_PU</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PTM5_DATA</span><span class="p">,</span> <span class="n">PTM5_IN</span><span class="p">,</span> <span class="n">PTM5_OUT</span><span class="p">,</span> <span class="n">PTM5_IN_PU</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PTM4_DATA</span><span class="p">,</span> <span class="n">PTM4_IN</span><span class="p">,</span> <span class="n">PTM4_OUT</span><span class="p">,</span> <span class="n">PTM4_IN_PU</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PTM3_DATA</span><span class="p">,</span> <span class="n">PTM3_IN</span><span class="p">,</span> <span class="n">PTM3_OUT</span><span class="p">,</span> <span class="n">PTM3_IN_PU</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PTM2_DATA</span><span class="p">,</span> <span class="n">PTM2_IN</span><span class="p">,</span> <span class="n">PTM2_OUT</span><span class="p">,</span> <span class="n">PTM2_IN_PU</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PTM1_DATA</span><span class="p">,</span> <span class="n">PTM1_IN</span><span class="p">,</span> <span class="n">PTM1_OUT</span><span class="p">,</span> <span class="n">PTM1_IN_PU</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PTM0_DATA</span><span class="p">,</span> <span class="n">PTM0_IN</span><span class="p">,</span> <span class="n">PTM0_OUT</span><span class="p">,</span> <span class="n">PTM0_IN_PU</span><span class="p">),</span>

	<span class="cm">/* PTP GPIO */</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PTP4_DATA</span><span class="p">,</span> <span class="n">PTP4_IN</span><span class="p">,</span> <span class="n">PTP4_OUT</span><span class="p">,</span> <span class="n">PTP4_IN_PU</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PTP3_DATA</span><span class="p">,</span> <span class="n">PTP3_IN</span><span class="p">,</span> <span class="n">PTP3_OUT</span><span class="p">,</span> <span class="n">PTP3_IN_PU</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PTP2_DATA</span><span class="p">,</span> <span class="n">PTP2_IN</span><span class="p">,</span> <span class="n">PTP2_OUT</span><span class="p">,</span> <span class="n">PTP2_IN_PU</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PTP1_DATA</span><span class="p">,</span> <span class="n">PTP1_IN</span><span class="p">,</span> <span class="n">PTP1_OUT</span><span class="p">,</span> <span class="n">PTP1_IN_PU</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PTP0_DATA</span><span class="p">,</span> <span class="n">PTP0_IN</span><span class="p">,</span> <span class="n">PTP0_OUT</span><span class="p">,</span> <span class="n">PTP0_IN_PU</span><span class="p">),</span>

	<span class="cm">/* PTR GPIO */</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PTR7_DATA</span><span class="p">,</span> <span class="n">PTR7_IN</span><span class="p">,</span> <span class="n">PTR7_OUT</span><span class="p">,</span> <span class="n">PTR7_IN_PU</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PTR6_DATA</span><span class="p">,</span> <span class="n">PTR6_IN</span><span class="p">,</span> <span class="n">PTR6_OUT</span><span class="p">,</span> <span class="n">PTR6_IN_PU</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PTR5_DATA</span><span class="p">,</span> <span class="n">PTR5_IN</span><span class="p">,</span> <span class="n">PTR5_OUT</span><span class="p">,</span> <span class="n">PTR5_IN_PU</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PTR4_DATA</span><span class="p">,</span> <span class="n">PTR4_IN</span><span class="p">,</span> <span class="n">PTR4_OUT</span><span class="p">,</span> <span class="n">PTR4_IN_PU</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PTR3_DATA</span><span class="p">,</span> <span class="n">PTR3_IN</span><span class="p">,</span> <span class="n">PTR3_OUT</span><span class="p">,</span> <span class="n">PTR3_IN_PU</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PTR2_DATA</span><span class="p">,</span> <span class="n">PTR2_IN</span><span class="p">,</span> <span class="n">PTR2_OUT</span><span class="p">,</span> <span class="n">PTR2_IN_PU</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PTR1_DATA</span><span class="p">,</span> <span class="n">PTR1_IN</span><span class="p">,</span> <span class="n">PTR1_OUT</span><span class="p">,</span> <span class="n">PTR1_IN_PU</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PTR0_DATA</span><span class="p">,</span> <span class="n">PTR0_IN</span><span class="p">,</span> <span class="n">PTR0_OUT</span><span class="p">,</span> <span class="n">PTR0_IN_PU</span><span class="p">),</span>

	<span class="cm">/* PTS GPIO */</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PTS4_DATA</span><span class="p">,</span> <span class="n">PTS4_IN</span><span class="p">,</span> <span class="n">PTS4_OUT</span><span class="p">,</span> <span class="n">PTS4_IN_PU</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PTS3_DATA</span><span class="p">,</span> <span class="n">PTS3_IN</span><span class="p">,</span> <span class="n">PTS3_OUT</span><span class="p">,</span> <span class="n">PTS3_IN_PU</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PTS2_DATA</span><span class="p">,</span> <span class="n">PTS2_IN</span><span class="p">,</span> <span class="n">PTS2_OUT</span><span class="p">,</span> <span class="n">PTS2_IN_PU</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PTS1_DATA</span><span class="p">,</span> <span class="n">PTS1_IN</span><span class="p">,</span> <span class="n">PTS1_OUT</span><span class="p">,</span> <span class="n">PTS1_IN_PU</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PTS0_DATA</span><span class="p">,</span> <span class="n">PTS0_IN</span><span class="p">,</span> <span class="n">PTS0_OUT</span><span class="p">,</span> <span class="n">PTS0_IN_PU</span><span class="p">),</span>

	<span class="cm">/* PTT GPIO */</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PTT4_DATA</span><span class="p">,</span> <span class="n">PTT4_IN</span><span class="p">,</span> <span class="n">PTT4_OUT</span><span class="p">,</span> <span class="n">PTT4_IN_PU</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PTT3_DATA</span><span class="p">,</span> <span class="n">PTT3_IN</span><span class="p">,</span> <span class="n">PTT3_OUT</span><span class="p">,</span> <span class="n">PTT3_IN_PU</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PTT2_DATA</span><span class="p">,</span> <span class="n">PTT2_IN</span><span class="p">,</span> <span class="n">PTT2_OUT</span><span class="p">,</span> <span class="n">PTT2_IN_PU</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PTT1_DATA</span><span class="p">,</span> <span class="n">PTT1_IN</span><span class="p">,</span> <span class="n">PTT1_OUT</span><span class="p">,</span> <span class="n">PTT1_IN_PU</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PTT0_DATA</span><span class="p">,</span> <span class="n">PTT0_IN</span><span class="p">,</span> <span class="n">PTT0_OUT</span><span class="p">,</span> <span class="n">PTT0_IN_PU</span><span class="p">),</span>

	<span class="cm">/* PTU GPIO */</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PTU4_DATA</span><span class="p">,</span> <span class="n">PTU4_IN</span><span class="p">,</span> <span class="n">PTU4_OUT</span><span class="p">,</span> <span class="n">PTU4_IN_PU</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PTU3_DATA</span><span class="p">,</span> <span class="n">PTU3_IN</span><span class="p">,</span> <span class="n">PTU3_OUT</span><span class="p">,</span> <span class="n">PTU3_IN_PU</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PTU2_DATA</span><span class="p">,</span> <span class="n">PTU2_IN</span><span class="p">,</span> <span class="n">PTU2_OUT</span><span class="p">,</span> <span class="n">PTU2_IN_PU</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PTU1_DATA</span><span class="p">,</span> <span class="n">PTU1_IN</span><span class="p">,</span> <span class="n">PTU1_OUT</span><span class="p">,</span> <span class="n">PTU1_IN_PU</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PTU0_DATA</span><span class="p">,</span> <span class="n">PTU0_IN</span><span class="p">,</span> <span class="n">PTU0_OUT</span><span class="p">,</span> <span class="n">PTU0_IN_PU</span><span class="p">),</span>

	<span class="cm">/* PTV GPIO */</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PTV4_DATA</span><span class="p">,</span> <span class="n">PTV4_IN</span><span class="p">,</span> <span class="n">PTV4_OUT</span><span class="p">,</span> <span class="n">PTV4_IN_PU</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PTV3_DATA</span><span class="p">,</span> <span class="n">PTV3_IN</span><span class="p">,</span> <span class="n">PTV3_OUT</span><span class="p">,</span> <span class="n">PTV3_IN_PU</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PTV2_DATA</span><span class="p">,</span> <span class="n">PTV2_IN</span><span class="p">,</span> <span class="n">PTV2_OUT</span><span class="p">,</span> <span class="n">PTV2_IN_PU</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PTV1_DATA</span><span class="p">,</span> <span class="n">PTV1_IN</span><span class="p">,</span> <span class="n">PTV1_OUT</span><span class="p">,</span> <span class="n">PTV1_IN_PU</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PTV0_DATA</span><span class="p">,</span> <span class="n">PTV0_IN</span><span class="p">,</span> <span class="n">PTV0_OUT</span><span class="p">,</span> <span class="n">PTV0_IN_PU</span><span class="p">),</span>

	<span class="cm">/* PTA FN */</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">D23_MARK</span><span class="p">,</span> <span class="n">PTA7_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">D22_MARK</span><span class="p">,</span> <span class="n">PTA6_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">D21_MARK</span><span class="p">,</span> <span class="n">PTA5_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">D20_MARK</span><span class="p">,</span> <span class="n">PTA4_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">D19_MARK</span><span class="p">,</span> <span class="n">PTA3_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">D18_MARK</span><span class="p">,</span> <span class="n">PTA2_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">D17_MARK</span><span class="p">,</span> <span class="n">PTA1_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">D16_MARK</span><span class="p">,</span> <span class="n">PTA0_FN</span><span class="p">),</span>

	<span class="cm">/* PTB FN */</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">D31_MARK</span><span class="p">,</span> <span class="n">PTB7_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">D30_MARK</span><span class="p">,</span> <span class="n">PTB6_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">D29_MARK</span><span class="p">,</span> <span class="n">PTB5_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">D28_MARK</span><span class="p">,</span> <span class="n">PTB4_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">D27_MARK</span><span class="p">,</span> <span class="n">PTB3_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">D26_MARK</span><span class="p">,</span> <span class="n">PTB2_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">D25_MARK</span><span class="p">,</span> <span class="n">PTB1_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">D24_MARK</span><span class="p">,</span> <span class="n">PTB0_FN</span><span class="p">),</span>

	<span class="cm">/* PTC FN */</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">LCD_DATA7_MARK</span><span class="p">,</span> <span class="n">PTC7_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">LCD_DATA6_MARK</span><span class="p">,</span> <span class="n">PTC6_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">LCD_DATA5_MARK</span><span class="p">,</span> <span class="n">PTC5_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">LCD_DATA4_MARK</span><span class="p">,</span> <span class="n">PTC4_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">LCD_DATA3_MARK</span><span class="p">,</span> <span class="n">PTC3_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">LCD_DATA2_MARK</span><span class="p">,</span> <span class="n">PTC2_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">LCD_DATA1_MARK</span><span class="p">,</span> <span class="n">PTC1_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">LCD_DATA0_MARK</span><span class="p">,</span> <span class="n">PTC0_FN</span><span class="p">),</span>

	<span class="cm">/* PTD FN */</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">LCD_DATA15_MARK</span><span class="p">,</span> <span class="n">PTD7_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">LCD_DATA14_MARK</span><span class="p">,</span> <span class="n">PTD6_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">LCD_DATA13_MARK</span><span class="p">,</span> <span class="n">PTD5_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">LCD_DATA12_MARK</span><span class="p">,</span> <span class="n">PTD4_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">LCD_DATA11_MARK</span><span class="p">,</span> <span class="n">PTD3_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">LCD_DATA10_MARK</span><span class="p">,</span> <span class="n">PTD2_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">LCD_DATA9_MARK</span><span class="p">,</span> <span class="n">PTD1_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">LCD_DATA8_MARK</span><span class="p">,</span> <span class="n">PTD0_FN</span><span class="p">),</span>

	<span class="cm">/* PTE FN */</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">IIC_SCL_MARK</span><span class="p">,</span> <span class="n">PSELB_9_8_00</span><span class="p">,</span> <span class="n">PTE6_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">AFE_RXIN_MARK</span><span class="p">,</span> <span class="n">PSELB_9_8_11</span><span class="p">,</span> <span class="n">PTE6_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">IIC_SDA_MARK</span><span class="p">,</span> <span class="n">PSELB_9_8_00</span><span class="p">,</span> <span class="n">PTE5_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">AFE_RDET_MARK</span><span class="p">,</span> <span class="n">PSELB_9_8_11</span><span class="p">,</span> <span class="n">PTE5_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">LCD_M_DISP_MARK</span><span class="p">,</span> <span class="n">PTE4_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">LCD_CL1_MARK</span><span class="p">,</span> <span class="n">PTE3_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">LCD_CL2_MARK</span><span class="p">,</span> <span class="n">PTE2_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">LCD_DON_MARK</span><span class="p">,</span> <span class="n">PTE1_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">LCD_FLM_MARK</span><span class="p">,</span> <span class="n">PTE0_FN</span><span class="p">),</span>

	<span class="cm">/* PTF FN */</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">DA1_MARK</span><span class="p">,</span> <span class="n">PTF6_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">DA0_MARK</span><span class="p">,</span> <span class="n">PTF5_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">AN3_MARK</span><span class="p">,</span> <span class="n">PTF4_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">AN2_MARK</span><span class="p">,</span> <span class="n">PTF3_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">AN1_MARK</span><span class="p">,</span> <span class="n">PTF2_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">AN0_MARK</span><span class="p">,</span> <span class="n">PTF1_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">ADTRG_MARK</span><span class="p">,</span> <span class="n">PTF0_FN</span><span class="p">),</span>

	<span class="cm">/* PTG FN */</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">USB1D_RCV_MARK</span><span class="p">,</span> <span class="n">PSELA_3_2_00</span><span class="p">,</span> <span class="n">PTG6_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">AFE_FS_MARK</span><span class="p">,</span> <span class="n">PSELA_3_2_01</span><span class="p">,</span> <span class="n">PTG6_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PCC_REG_MARK</span><span class="p">,</span> <span class="n">PSELA_3_2_10</span><span class="p">,</span> <span class="n">PTG6_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">IRQ5_MARK</span><span class="p">,</span> <span class="n">PSELA_3_2_11</span><span class="p">,</span> <span class="n">PTG6_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">USB1D_TXSE0_MARK</span><span class="p">,</span> <span class="n">PSELA_5_4_00</span><span class="p">,</span> <span class="n">PTG5_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">AFE_TXOUT_MARK</span><span class="p">,</span> <span class="n">PSELA_5_4_01</span><span class="p">,</span> <span class="n">PTG5_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PCC_DRV_MARK</span><span class="p">,</span> <span class="n">PSELA_5_4_10</span><span class="p">,</span> <span class="n">PTG5_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">IRQ4_MARK</span><span class="p">,</span> <span class="n">PSELA_5_4_11</span><span class="p">,</span> <span class="n">PTG5_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">USB1D_TXDPLS_MARK</span><span class="p">,</span> <span class="n">PSELA_7_6_00</span><span class="p">,</span> <span class="n">PTG4_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">AFE_SCLK_MARK</span><span class="p">,</span> <span class="n">PSELA_7_6_01</span><span class="p">,</span> <span class="n">PTG4_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">IOIS16_MARK</span><span class="p">,</span> <span class="n">PSELA_7_6_10</span><span class="p">,</span> <span class="n">PTG4_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">USB1D_DMNS_MARK</span><span class="p">,</span> <span class="n">PSELA_9_8_00</span><span class="p">,</span> <span class="n">PTG3_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">AFE_RLYCNT_MARK</span><span class="p">,</span> <span class="n">PSELA_9_8_01</span><span class="p">,</span> <span class="n">PTG3_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PCC_BVD2_MARK</span><span class="p">,</span> <span class="n">PSELA_9_8_10</span><span class="p">,</span> <span class="n">PTG3_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">USB1D_DPLS_MARK</span><span class="p">,</span> <span class="n">PSELA_11_10_00</span><span class="p">,</span> <span class="n">PTG2_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">AFE_HC1_MARK</span><span class="p">,</span> <span class="n">PSELA_11_10_01</span><span class="p">,</span> <span class="n">PTG2_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PCC_BVD1_MARK</span><span class="p">,</span> <span class="n">PSELA_11_10_10</span><span class="p">,</span> <span class="n">PTG2_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">USB1D_SPEED_MARK</span><span class="p">,</span> <span class="n">PSELA_13_12_00</span><span class="p">,</span> <span class="n">PTG1_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PCC_CD2_MARK</span><span class="p">,</span> <span class="n">PSELA_13_12_10</span><span class="p">,</span> <span class="n">PTG1_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">USB1D_TXENL_MARK</span><span class="p">,</span> <span class="n">PSELA_15_14_00</span><span class="p">,</span> <span class="n">PTG0_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PCC_CD1_MARK</span><span class="p">,</span> <span class="n">PSELA_15_14_10</span><span class="p">,</span> <span class="n">PTG0_FN</span><span class="p">),</span>

	<span class="cm">/* PTH FN */</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">RAS_MARK</span><span class="p">,</span> <span class="n">PTH6_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">CAS_MARK</span><span class="p">,</span> <span class="n">PTH5_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">CKE_MARK</span><span class="p">,</span> <span class="n">PTH4_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">STATUS1_MARK</span><span class="p">,</span> <span class="n">PTH3_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">STATUS0_MARK</span><span class="p">,</span> <span class="n">PTH2_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">USB2_PWR_EN_MARK</span><span class="p">,</span> <span class="n">PTH1_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">USB1_PWR_EN_USBF_UPLUP_MARK</span><span class="p">,</span> <span class="n">PTH0_FN</span><span class="p">),</span>

	<span class="cm">/* PTJ FN */</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">AUDCK_MARK</span><span class="p">,</span> <span class="n">PTJ6_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">ASEBRKAK_MARK</span><span class="p">,</span> <span class="n">PTJ5_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">AUDATA3_MARK</span><span class="p">,</span> <span class="n">PTJ4_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">AUDATA2_MARK</span><span class="p">,</span> <span class="n">PTJ3_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">AUDATA1_MARK</span><span class="p">,</span> <span class="n">PTJ2_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">AUDATA0_MARK</span><span class="p">,</span> <span class="n">PTJ1_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">AUDSYNC_MARK</span><span class="p">,</span> <span class="n">PTJ0_FN</span><span class="p">),</span>

	<span class="cm">/* PTK FN */</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PCC_RESET_MARK</span><span class="p">,</span> <span class="n">PTK3_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PCC_RDY_MARK</span><span class="p">,</span> <span class="n">PTK2_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PCC_VS2_MARK</span><span class="p">,</span> <span class="n">PTK1_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PCC_VS1_MARK</span><span class="p">,</span> <span class="n">PTK0_FN</span><span class="p">),</span>

	<span class="cm">/* PTL FN */</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">TRST_MARK</span><span class="p">,</span> <span class="n">PTL7_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">TMS_MARK</span><span class="p">,</span> <span class="n">PTL6_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">TDO_MARK</span><span class="p">,</span> <span class="n">PTL5_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">TDI_MARK</span><span class="p">,</span> <span class="n">PTL4_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">TCK_MARK</span><span class="p">,</span> <span class="n">PTL3_FN</span><span class="p">),</span>

	<span class="cm">/* PTM FN */</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">DREQ1_MARK</span><span class="p">,</span> <span class="n">PTM7_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">DREQ0_MARK</span><span class="p">,</span> <span class="n">PTM6_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">DACK1_MARK</span><span class="p">,</span> <span class="n">PTM5_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">DACK0_MARK</span><span class="p">,</span> <span class="n">PTM4_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">TEND1_MARK</span><span class="p">,</span> <span class="n">PTM3_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">TEND0_MARK</span><span class="p">,</span> <span class="n">PTM2_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">CS5B_CE1A_MARK</span><span class="p">,</span> <span class="n">PTM1_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">CS6B_CE1B_MARK</span><span class="p">,</span> <span class="n">PTM0_FN</span><span class="p">),</span>

	<span class="cm">/* PTP FN */</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">USB1D_SUSPEND_MARK</span><span class="p">,</span> <span class="n">PSELA_1_0_00</span><span class="p">,</span> <span class="n">PTP4_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">REFOUT_MARK</span><span class="p">,</span> <span class="n">PSELA_1_0_01</span><span class="p">,</span> <span class="n">PTP4_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">IRQOUT_MARK</span><span class="p">,</span> <span class="n">PSELA_1_0_10</span><span class="p">,</span> <span class="n">PTP4_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">IRQ3_IRL3_MARK</span><span class="p">,</span> <span class="n">PTP3_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">IRQ2_IRL2_MARK</span><span class="p">,</span> <span class="n">PTP2_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">IRQ1_IRL1_MARK</span><span class="p">,</span> <span class="n">PTP1_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">IRQ0_IRL0_MARK</span><span class="p">,</span> <span class="n">PTP0_FN</span><span class="p">),</span>

	<span class="cm">/* PTR FN */</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">A25_MARK</span><span class="p">,</span> <span class="n">PTR7_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">A24_MARK</span><span class="p">,</span> <span class="n">PTR6_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">A23_MARK</span><span class="p">,</span> <span class="n">PTR5_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">A22_MARK</span><span class="p">,</span> <span class="n">PTR4_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">A21_MARK</span><span class="p">,</span> <span class="n">PTR3_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">A20_MARK</span><span class="p">,</span> <span class="n">PTR2_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">A19_MARK</span><span class="p">,</span> <span class="n">PTR1_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">A0_MARK</span><span class="p">,</span> <span class="n">PTR0_FN</span><span class="p">),</span>

	<span class="cm">/* PTS FN */</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">SIOF0_SYNC_MARK</span><span class="p">,</span> <span class="n">PTS4_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">SIOF0_MCLK_MARK</span><span class="p">,</span> <span class="n">PTS3_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">SIOF0_TXD_MARK</span><span class="p">,</span> <span class="n">PTS2_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">SIOF0_RXD_MARK</span><span class="p">,</span> <span class="n">PTS1_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">SIOF0_SCK_MARK</span><span class="p">,</span> <span class="n">PTS0_FN</span><span class="p">),</span>

	<span class="cm">/* PTT FN */</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">SCIF0_CTS_MARK</span><span class="p">,</span> <span class="n">PSELB_15_14_00</span><span class="p">,</span> <span class="n">PTT4_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">TPU_TO1_MARK</span><span class="p">,</span> <span class="n">PSELB_15_14_11</span><span class="p">,</span> <span class="n">PTT4_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">SCIF0_RTS_MARK</span><span class="p">,</span> <span class="n">PSELB_15_14_00</span><span class="p">,</span> <span class="n">PTT3_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">TPU_TO0_MARK</span><span class="p">,</span> <span class="n">PSELB_15_14_11</span><span class="p">,</span> <span class="n">PTT3_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">SCIF0_TXD_MARK</span><span class="p">,</span> <span class="n">PTT2_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">SCIF0_RXD_MARK</span><span class="p">,</span> <span class="n">PTT1_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">SCIF0_SCK_MARK</span><span class="p">,</span> <span class="n">PTT0_FN</span><span class="p">),</span>

	<span class="cm">/* PTU FN */</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">SIOF1_SYNC_MARK</span><span class="p">,</span> <span class="n">PTU4_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">SIOF1_MCLK_MARK</span><span class="p">,</span> <span class="n">PSELD_11_10_00</span><span class="p">,</span> <span class="n">PTU3_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">TPU_TI3B_MARK</span><span class="p">,</span> <span class="n">PSELD_11_10_01</span><span class="p">,</span> <span class="n">PTU3_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">SIOF1_TXD_MARK</span><span class="p">,</span> <span class="n">PSELD_15_14_00</span><span class="p">,</span> <span class="n">PTU2_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">TPU_TI3A_MARK</span><span class="p">,</span> <span class="n">PSELD_15_14_01</span><span class="p">,</span> <span class="n">PTU2_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">MMC_DAT_MARK</span><span class="p">,</span> <span class="n">PSELD_15_14_10</span><span class="p">,</span> <span class="n">PTU2_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">SIOF1_RXD_MARK</span><span class="p">,</span> <span class="n">PSELC_13_12_00</span><span class="p">,</span> <span class="n">PTU1_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">TPU_TI2B_MARK</span><span class="p">,</span> <span class="n">PSELC_13_12_01</span><span class="p">,</span> <span class="n">PTU1_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">MMC_CMD_MARK</span><span class="p">,</span> <span class="n">PSELC_13_12_10</span><span class="p">,</span> <span class="n">PTU1_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">SIOF1_SCK_MARK</span><span class="p">,</span> <span class="n">PSELC_15_14_00</span><span class="p">,</span> <span class="n">PTU0_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">TPU_TI2A_MARK</span><span class="p">,</span> <span class="n">PSELC_15_14_01</span><span class="p">,</span> <span class="n">PTU0_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">MMC_CLK_MARK</span><span class="p">,</span> <span class="n">PSELC_15_14_10</span><span class="p">,</span> <span class="n">PTU0_FN</span><span class="p">),</span>

	<span class="cm">/* PTV FN */</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">SCIF1_CTS_MARK</span><span class="p">,</span> <span class="n">PSELB_11_10_00</span><span class="p">,</span> <span class="n">PTV4_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">TPU_TO3_MARK</span><span class="p">,</span> <span class="n">PSELB_11_10_01</span><span class="p">,</span> <span class="n">PTV4_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">MMC_VDDON_MARK</span><span class="p">,</span> <span class="n">PSELB_11_10_10</span><span class="p">,</span> <span class="n">PTV4_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">LCD_VEPWC_MARK</span><span class="p">,</span> <span class="n">PSELB_11_10_11</span><span class="p">,</span> <span class="n">PTV4_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">SCIF1_RTS_MARK</span><span class="p">,</span> <span class="n">PSELB_13_12_00</span><span class="p">,</span> <span class="n">PTV3_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">TPU_TO2_MARK</span><span class="p">,</span> <span class="n">PSELB_13_12_01</span><span class="p">,</span> <span class="n">PTV3_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">MMC_ODMOD_MARK</span><span class="p">,</span> <span class="n">PSELB_13_12_10</span><span class="p">,</span> <span class="n">PTV3_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">LCD_VCPWC_MARK</span><span class="p">,</span> <span class="n">PSELB_13_12_11</span><span class="p">,</span> <span class="n">PTV3_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">SCIF1_TXD_MARK</span><span class="p">,</span> <span class="n">PSELC_9_8_00</span><span class="p">,</span> <span class="n">PTV2_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">SIM_D_MARK</span><span class="p">,</span> <span class="n">PSELC_9_8_10</span><span class="p">,</span> <span class="n">PTV2_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">SCIF1_RXD_MARK</span><span class="p">,</span> <span class="n">PSELC_11_10_00</span><span class="p">,</span> <span class="n">PTV1_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">SIM_RST_MARK</span><span class="p">,</span> <span class="n">PSELC_11_10_10</span><span class="p">,</span> <span class="n">PTV1_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">SCIF1_SCK_MARK</span><span class="p">,</span> <span class="n">PSELD_1_0_00</span><span class="p">,</span> <span class="n">PTV0_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">SIM_CLK_MARK</span><span class="p">,</span> <span class="n">PSELD_1_0_10</span><span class="p">,</span> <span class="n">PTV0_FN</span><span class="p">),</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">pinmux_gpio</span> <span class="n">pinmux_gpios</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="cm">/* PTA */</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PTA7</span><span class="p">,</span> <span class="n">PTA7_DATA</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PTA6</span><span class="p">,</span> <span class="n">PTA6_DATA</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PTA5</span><span class="p">,</span> <span class="n">PTA5_DATA</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PTA4</span><span class="p">,</span> <span class="n">PTA4_DATA</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PTA3</span><span class="p">,</span> <span class="n">PTA3_DATA</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PTA2</span><span class="p">,</span> <span class="n">PTA2_DATA</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PTA1</span><span class="p">,</span> <span class="n">PTA1_DATA</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PTA0</span><span class="p">,</span> <span class="n">PTA0_DATA</span><span class="p">),</span>

	<span class="cm">/* PTB */</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PTB7</span><span class="p">,</span> <span class="n">PTB7_DATA</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PTB6</span><span class="p">,</span> <span class="n">PTB6_DATA</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PTB5</span><span class="p">,</span> <span class="n">PTB5_DATA</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PTB4</span><span class="p">,</span> <span class="n">PTB4_DATA</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PTB3</span><span class="p">,</span> <span class="n">PTB3_DATA</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PTB2</span><span class="p">,</span> <span class="n">PTB2_DATA</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PTB1</span><span class="p">,</span> <span class="n">PTB1_DATA</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PTB0</span><span class="p">,</span> <span class="n">PTB0_DATA</span><span class="p">),</span>

	<span class="cm">/* PTC */</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PTC7</span><span class="p">,</span> <span class="n">PTC7_DATA</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PTC6</span><span class="p">,</span> <span class="n">PTC6_DATA</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PTC5</span><span class="p">,</span> <span class="n">PTC5_DATA</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PTC4</span><span class="p">,</span> <span class="n">PTC4_DATA</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PTC3</span><span class="p">,</span> <span class="n">PTC3_DATA</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PTC2</span><span class="p">,</span> <span class="n">PTC2_DATA</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PTC1</span><span class="p">,</span> <span class="n">PTC1_DATA</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PTC0</span><span class="p">,</span> <span class="n">PTC0_DATA</span><span class="p">),</span>

	<span class="cm">/* PTD */</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PTD7</span><span class="p">,</span> <span class="n">PTD7_DATA</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PTD6</span><span class="p">,</span> <span class="n">PTD6_DATA</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PTD5</span><span class="p">,</span> <span class="n">PTD5_DATA</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PTD4</span><span class="p">,</span> <span class="n">PTD4_DATA</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PTD3</span><span class="p">,</span> <span class="n">PTD3_DATA</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PTD2</span><span class="p">,</span> <span class="n">PTD2_DATA</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PTD1</span><span class="p">,</span> <span class="n">PTD1_DATA</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PTD0</span><span class="p">,</span> <span class="n">PTD0_DATA</span><span class="p">),</span>

	<span class="cm">/* PTE */</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PTE6</span><span class="p">,</span> <span class="n">PTE6_DATA</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PTE5</span><span class="p">,</span> <span class="n">PTE5_DATA</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PTE4</span><span class="p">,</span> <span class="n">PTE4_DATA</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PTE3</span><span class="p">,</span> <span class="n">PTE3_DATA</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PTE2</span><span class="p">,</span> <span class="n">PTE2_DATA</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PTE1</span><span class="p">,</span> <span class="n">PTE1_DATA</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PTE0</span><span class="p">,</span> <span class="n">PTE0_DATA</span><span class="p">),</span>

	<span class="cm">/* PTF */</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PTF6</span><span class="p">,</span> <span class="n">PTF6_DATA</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PTF5</span><span class="p">,</span> <span class="n">PTF5_DATA</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PTF4</span><span class="p">,</span> <span class="n">PTF4_DATA</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PTF3</span><span class="p">,</span> <span class="n">PTF3_DATA</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PTF2</span><span class="p">,</span> <span class="n">PTF2_DATA</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PTF1</span><span class="p">,</span> <span class="n">PTF1_DATA</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PTF0</span><span class="p">,</span> <span class="n">PTF0_DATA</span><span class="p">),</span>

	<span class="cm">/* PTG */</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PTG6</span><span class="p">,</span> <span class="n">PTG6_DATA</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PTG5</span><span class="p">,</span> <span class="n">PTG5_DATA</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PTG4</span><span class="p">,</span> <span class="n">PTG4_DATA</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PTG3</span><span class="p">,</span> <span class="n">PTG3_DATA</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PTG2</span><span class="p">,</span> <span class="n">PTG2_DATA</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PTG1</span><span class="p">,</span> <span class="n">PTG1_DATA</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PTG0</span><span class="p">,</span> <span class="n">PTG0_DATA</span><span class="p">),</span>

	<span class="cm">/* PTH */</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PTH6</span><span class="p">,</span> <span class="n">PTH6_DATA</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PTH5</span><span class="p">,</span> <span class="n">PTH5_DATA</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PTH4</span><span class="p">,</span> <span class="n">PTH4_DATA</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PTH3</span><span class="p">,</span> <span class="n">PTH3_DATA</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PTH2</span><span class="p">,</span> <span class="n">PTH2_DATA</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PTH1</span><span class="p">,</span> <span class="n">PTH1_DATA</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PTH0</span><span class="p">,</span> <span class="n">PTH0_DATA</span><span class="p">),</span>

	<span class="cm">/* PTJ */</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PTJ6</span><span class="p">,</span> <span class="n">PTJ6_DATA</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PTJ5</span><span class="p">,</span> <span class="n">PTJ5_DATA</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PTJ4</span><span class="p">,</span> <span class="n">PTJ4_DATA</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PTJ3</span><span class="p">,</span> <span class="n">PTJ3_DATA</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PTJ2</span><span class="p">,</span> <span class="n">PTJ2_DATA</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PTJ1</span><span class="p">,</span> <span class="n">PTJ1_DATA</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PTJ0</span><span class="p">,</span> <span class="n">PTJ0_DATA</span><span class="p">),</span>

	<span class="cm">/* PTK */</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PTK3</span><span class="p">,</span> <span class="n">PTK3_DATA</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PTK2</span><span class="p">,</span> <span class="n">PTK2_DATA</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PTK1</span><span class="p">,</span> <span class="n">PTK1_DATA</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PTK0</span><span class="p">,</span> <span class="n">PTK0_DATA</span><span class="p">),</span>

	<span class="cm">/* PTL */</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PTL7</span><span class="p">,</span> <span class="n">PTL7_DATA</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PTL6</span><span class="p">,</span> <span class="n">PTL6_DATA</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PTL5</span><span class="p">,</span> <span class="n">PTL5_DATA</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PTL4</span><span class="p">,</span> <span class="n">PTL4_DATA</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PTL3</span><span class="p">,</span> <span class="n">PTL3_DATA</span><span class="p">),</span>

	<span class="cm">/* PTM */</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PTM7</span><span class="p">,</span> <span class="n">PTM7_DATA</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PTM6</span><span class="p">,</span> <span class="n">PTM6_DATA</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PTM5</span><span class="p">,</span> <span class="n">PTM5_DATA</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PTM4</span><span class="p">,</span> <span class="n">PTM4_DATA</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PTM3</span><span class="p">,</span> <span class="n">PTM3_DATA</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PTM2</span><span class="p">,</span> <span class="n">PTM2_DATA</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PTM1</span><span class="p">,</span> <span class="n">PTM1_DATA</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PTM0</span><span class="p">,</span> <span class="n">PTM0_DATA</span><span class="p">),</span>

	<span class="cm">/* PTP */</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PTP4</span><span class="p">,</span> <span class="n">PTP4_DATA</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PTP3</span><span class="p">,</span> <span class="n">PTP3_DATA</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PTP2</span><span class="p">,</span> <span class="n">PTP2_DATA</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PTP1</span><span class="p">,</span> <span class="n">PTP1_DATA</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PTP0</span><span class="p">,</span> <span class="n">PTP0_DATA</span><span class="p">),</span>

	<span class="cm">/* PTR */</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PTR7</span><span class="p">,</span> <span class="n">PTR7_DATA</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PTR6</span><span class="p">,</span> <span class="n">PTR6_DATA</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PTR5</span><span class="p">,</span> <span class="n">PTR5_DATA</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PTR4</span><span class="p">,</span> <span class="n">PTR4_DATA</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PTR3</span><span class="p">,</span> <span class="n">PTR3_DATA</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PTR2</span><span class="p">,</span> <span class="n">PTR2_DATA</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PTR1</span><span class="p">,</span> <span class="n">PTR1_DATA</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PTR0</span><span class="p">,</span> <span class="n">PTR0_DATA</span><span class="p">),</span>

	<span class="cm">/* PTS */</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PTS4</span><span class="p">,</span> <span class="n">PTS4_DATA</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PTS3</span><span class="p">,</span> <span class="n">PTS3_DATA</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PTS2</span><span class="p">,</span> <span class="n">PTS2_DATA</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PTS1</span><span class="p">,</span> <span class="n">PTS1_DATA</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PTS0</span><span class="p">,</span> <span class="n">PTS0_DATA</span><span class="p">),</span>

	<span class="cm">/* PTT */</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PTT4</span><span class="p">,</span> <span class="n">PTT4_DATA</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PTT3</span><span class="p">,</span> <span class="n">PTT3_DATA</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PTT2</span><span class="p">,</span> <span class="n">PTT2_DATA</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PTT1</span><span class="p">,</span> <span class="n">PTT1_DATA</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PTT0</span><span class="p">,</span> <span class="n">PTT0_DATA</span><span class="p">),</span>

	<span class="cm">/* PTU */</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PTU4</span><span class="p">,</span> <span class="n">PTU4_DATA</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PTU3</span><span class="p">,</span> <span class="n">PTU3_DATA</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PTU2</span><span class="p">,</span> <span class="n">PTU2_DATA</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PTU1</span><span class="p">,</span> <span class="n">PTU1_DATA</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PTU0</span><span class="p">,</span> <span class="n">PTU0_DATA</span><span class="p">),</span>

	<span class="cm">/* PTV */</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PTV4</span><span class="p">,</span> <span class="n">PTV4_DATA</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PTV3</span><span class="p">,</span> <span class="n">PTV3_DATA</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PTV2</span><span class="p">,</span> <span class="n">PTV2_DATA</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PTV1</span><span class="p">,</span> <span class="n">PTV1_DATA</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PTV0</span><span class="p">,</span> <span class="n">PTV0_DATA</span><span class="p">),</span>

	<span class="cm">/* BSC */</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_D31</span><span class="p">,</span> <span class="n">D31_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_D30</span><span class="p">,</span> <span class="n">D30_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_D29</span><span class="p">,</span> <span class="n">D29_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_D28</span><span class="p">,</span> <span class="n">D28_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_D27</span><span class="p">,</span> <span class="n">D27_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_D26</span><span class="p">,</span> <span class="n">D26_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_D25</span><span class="p">,</span> <span class="n">D25_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_D24</span><span class="p">,</span> <span class="n">D24_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_D23</span><span class="p">,</span> <span class="n">D23_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_D22</span><span class="p">,</span> <span class="n">D22_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_D21</span><span class="p">,</span> <span class="n">D21_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_D20</span><span class="p">,</span> <span class="n">D20_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_D19</span><span class="p">,</span> <span class="n">D19_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_D18</span><span class="p">,</span> <span class="n">D18_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_D17</span><span class="p">,</span> <span class="n">D17_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_D16</span><span class="p">,</span> <span class="n">D16_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_IOIS16</span><span class="p">,</span> <span class="n">IOIS16_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_RAS</span><span class="p">,</span> <span class="n">RAS_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_CAS</span><span class="p">,</span> <span class="n">CAS_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_CKE</span><span class="p">,</span> <span class="n">CKE_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_CS5B_CE1A</span><span class="p">,</span> <span class="n">CS5B_CE1A_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_CS6B_CE1B</span><span class="p">,</span> <span class="n">CS6B_CE1B_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_A25</span><span class="p">,</span> <span class="n">A25_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_A24</span><span class="p">,</span> <span class="n">A24_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_A23</span><span class="p">,</span> <span class="n">A23_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_A22</span><span class="p">,</span> <span class="n">A22_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_A21</span><span class="p">,</span> <span class="n">A21_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_A20</span><span class="p">,</span> <span class="n">A20_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_A19</span><span class="p">,</span> <span class="n">A19_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_A0</span><span class="p">,</span> <span class="n">A0_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_REFOUT</span><span class="p">,</span> <span class="n">REFOUT_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_IRQOUT</span><span class="p">,</span> <span class="n">IRQOUT_MARK</span><span class="p">),</span>

	<span class="cm">/* LCDC */</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_LCD_DATA15</span><span class="p">,</span> <span class="n">LCD_DATA15_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_LCD_DATA14</span><span class="p">,</span> <span class="n">LCD_DATA14_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_LCD_DATA13</span><span class="p">,</span> <span class="n">LCD_DATA13_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_LCD_DATA12</span><span class="p">,</span> <span class="n">LCD_DATA12_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_LCD_DATA11</span><span class="p">,</span> <span class="n">LCD_DATA11_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_LCD_DATA10</span><span class="p">,</span> <span class="n">LCD_DATA10_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_LCD_DATA9</span><span class="p">,</span> <span class="n">LCD_DATA9_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_LCD_DATA8</span><span class="p">,</span> <span class="n">LCD_DATA8_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_LCD_DATA7</span><span class="p">,</span> <span class="n">LCD_DATA7_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_LCD_DATA6</span><span class="p">,</span> <span class="n">LCD_DATA6_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_LCD_DATA5</span><span class="p">,</span> <span class="n">LCD_DATA5_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_LCD_DATA4</span><span class="p">,</span> <span class="n">LCD_DATA4_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_LCD_DATA3</span><span class="p">,</span> <span class="n">LCD_DATA3_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_LCD_DATA2</span><span class="p">,</span> <span class="n">LCD_DATA2_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_LCD_DATA1</span><span class="p">,</span> <span class="n">LCD_DATA1_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_LCD_DATA0</span><span class="p">,</span> <span class="n">LCD_DATA0_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_LCD_M_DISP</span><span class="p">,</span> <span class="n">LCD_M_DISP_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_LCD_CL1</span><span class="p">,</span> <span class="n">LCD_CL1_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_LCD_CL2</span><span class="p">,</span> <span class="n">LCD_CL2_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_LCD_DON</span><span class="p">,</span> <span class="n">LCD_DON_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_LCD_FLM</span><span class="p">,</span> <span class="n">LCD_FLM_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_LCD_VEPWC</span><span class="p">,</span> <span class="n">LCD_VEPWC_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_LCD_VCPWC</span><span class="p">,</span> <span class="n">LCD_VCPWC_MARK</span><span class="p">),</span>

	<span class="cm">/* AFEIF */</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_AFE_RXIN</span><span class="p">,</span> <span class="n">AFE_RXIN_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_AFE_RDET</span><span class="p">,</span> <span class="n">AFE_RDET_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_AFE_FS</span><span class="p">,</span> <span class="n">AFE_FS_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_AFE_TXOUT</span><span class="p">,</span> <span class="n">AFE_TXOUT_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_AFE_SCLK</span><span class="p">,</span> <span class="n">AFE_SCLK_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_AFE_RLYCNT</span><span class="p">,</span> <span class="n">AFE_RLYCNT_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_AFE_HC1</span><span class="p">,</span> <span class="n">AFE_HC1_MARK</span><span class="p">),</span>

	<span class="cm">/* IIC */</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_IIC_SCL</span><span class="p">,</span> <span class="n">IIC_SCL_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_IIC_SDA</span><span class="p">,</span> <span class="n">IIC_SDA_MARK</span><span class="p">),</span>

	<span class="cm">/* DAC */</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_DA1</span><span class="p">,</span> <span class="n">DA1_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_DA0</span><span class="p">,</span> <span class="n">DA0_MARK</span><span class="p">),</span>

	<span class="cm">/* ADC */</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_AN3</span><span class="p">,</span> <span class="n">AN3_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_AN2</span><span class="p">,</span> <span class="n">AN2_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_AN1</span><span class="p">,</span> <span class="n">AN1_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_AN0</span><span class="p">,</span> <span class="n">AN0_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_ADTRG</span><span class="p">,</span> <span class="n">ADTRG_MARK</span><span class="p">),</span>

	<span class="cm">/* USB */</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_USB1D_RCV</span><span class="p">,</span> <span class="n">USB1D_RCV_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_USB1D_TXSE0</span><span class="p">,</span> <span class="n">USB1D_TXSE0_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_USB1D_TXDPLS</span><span class="p">,</span> <span class="n">USB1D_TXDPLS_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_USB1D_DMNS</span><span class="p">,</span> <span class="n">USB1D_DMNS_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_USB1D_DPLS</span><span class="p">,</span> <span class="n">USB1D_DPLS_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_USB1D_SPEED</span><span class="p">,</span> <span class="n">USB1D_SPEED_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_USB1D_TXENL</span><span class="p">,</span> <span class="n">USB1D_TXENL_MARK</span><span class="p">),</span>

	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_USB2_PWR_EN</span><span class="p">,</span> <span class="n">USB2_PWR_EN_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_USB1_PWR_EN_USBF_UPLUP</span><span class="p">,</span>
		    <span class="n">USB1_PWR_EN_USBF_UPLUP_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_USB1D_SUSPEND</span><span class="p">,</span> <span class="n">USB1D_SUSPEND_MARK</span><span class="p">),</span>

	<span class="cm">/* INTC */</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_IRQ5</span><span class="p">,</span> <span class="n">IRQ5_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_IRQ4</span><span class="p">,</span> <span class="n">IRQ4_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_IRQ3_IRL3</span><span class="p">,</span> <span class="n">IRQ3_IRL3_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_IRQ2_IRL2</span><span class="p">,</span> <span class="n">IRQ2_IRL2_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_IRQ1_IRL1</span><span class="p">,</span> <span class="n">IRQ1_IRL1_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_IRQ0_IRL0</span><span class="p">,</span> <span class="n">IRQ0_IRL0_MARK</span><span class="p">),</span>

	<span class="cm">/* PCC */</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_PCC_REG</span><span class="p">,</span> <span class="n">PCC_REG_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_PCC_DRV</span><span class="p">,</span> <span class="n">PCC_DRV_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_PCC_BVD2</span><span class="p">,</span> <span class="n">PCC_BVD2_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_PCC_BVD1</span><span class="p">,</span> <span class="n">PCC_BVD1_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_PCC_CD2</span><span class="p">,</span> <span class="n">PCC_CD2_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_PCC_CD1</span><span class="p">,</span> <span class="n">PCC_CD1_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_PCC_RESET</span><span class="p">,</span> <span class="n">PCC_RESET_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_PCC_RDY</span><span class="p">,</span> <span class="n">PCC_RDY_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_PCC_VS2</span><span class="p">,</span> <span class="n">PCC_VS2_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_PCC_VS1</span><span class="p">,</span> <span class="n">PCC_VS1_MARK</span><span class="p">),</span>

	<span class="cm">/* HUDI */</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_AUDATA3</span><span class="p">,</span> <span class="n">AUDATA3_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_AUDATA2</span><span class="p">,</span> <span class="n">AUDATA2_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_AUDATA1</span><span class="p">,</span> <span class="n">AUDATA1_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_AUDATA0</span><span class="p">,</span> <span class="n">AUDATA0_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_AUDCK</span><span class="p">,</span> <span class="n">AUDCK_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_AUDSYNC</span><span class="p">,</span> <span class="n">AUDSYNC_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_ASEBRKAK</span><span class="p">,</span> <span class="n">ASEBRKAK_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_TRST</span><span class="p">,</span> <span class="n">TRST_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_TMS</span><span class="p">,</span> <span class="n">TMS_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_TDO</span><span class="p">,</span> <span class="n">TDO_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_TDI</span><span class="p">,</span> <span class="n">TDI_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_TCK</span><span class="p">,</span> <span class="n">TCK_MARK</span><span class="p">),</span>

	<span class="cm">/* DMAC */</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_DACK1</span><span class="p">,</span> <span class="n">DACK1_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_DREQ1</span><span class="p">,</span> <span class="n">DREQ1_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_DACK0</span><span class="p">,</span> <span class="n">DACK0_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_DREQ0</span><span class="p">,</span> <span class="n">DREQ0_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_TEND1</span><span class="p">,</span> <span class="n">TEND1_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_TEND0</span><span class="p">,</span> <span class="n">TEND0_MARK</span><span class="p">),</span>

	<span class="cm">/* SIOF0 */</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_SIOF0_SYNC</span><span class="p">,</span> <span class="n">SIOF0_SYNC_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_SIOF0_MCLK</span><span class="p">,</span> <span class="n">SIOF0_MCLK_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_SIOF0_TXD</span><span class="p">,</span> <span class="n">SIOF0_TXD_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_SIOF0_RXD</span><span class="p">,</span> <span class="n">SIOF0_RXD_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_SIOF0_SCK</span><span class="p">,</span> <span class="n">SIOF0_SCK_MARK</span><span class="p">),</span>

	<span class="cm">/* SIOF1 */</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_SIOF1_SYNC</span><span class="p">,</span> <span class="n">SIOF1_SYNC_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_SIOF1_MCLK</span><span class="p">,</span> <span class="n">SIOF1_MCLK_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_SIOF1_TXD</span><span class="p">,</span> <span class="n">SIOF1_TXD_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_SIOF1_RXD</span><span class="p">,</span> <span class="n">SIOF1_RXD_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_SIOF1_SCK</span><span class="p">,</span> <span class="n">SIOF1_SCK_MARK</span><span class="p">),</span>

	<span class="cm">/* SCIF0 */</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_SCIF0_TXD</span><span class="p">,</span> <span class="n">SCIF0_TXD_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_SCIF0_RXD</span><span class="p">,</span> <span class="n">SCIF0_RXD_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_SCIF0_RTS</span><span class="p">,</span> <span class="n">SCIF0_RTS_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_SCIF0_CTS</span><span class="p">,</span> <span class="n">SCIF0_CTS_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_SCIF0_SCK</span><span class="p">,</span> <span class="n">SCIF0_SCK_MARK</span><span class="p">),</span>

	<span class="cm">/* SCIF1 */</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_SCIF1_TXD</span><span class="p">,</span> <span class="n">SCIF1_TXD_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_SCIF1_RXD</span><span class="p">,</span> <span class="n">SCIF1_RXD_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_SCIF1_RTS</span><span class="p">,</span> <span class="n">SCIF1_RTS_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_SCIF1_CTS</span><span class="p">,</span> <span class="n">SCIF1_CTS_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_SCIF1_SCK</span><span class="p">,</span> <span class="n">SCIF1_SCK_MARK</span><span class="p">),</span>

	<span class="cm">/* TPU */</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_TPU_TO1</span><span class="p">,</span> <span class="n">TPU_TO1_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_TPU_TO0</span><span class="p">,</span> <span class="n">TPU_TO0_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_TPU_TI3B</span><span class="p">,</span> <span class="n">TPU_TI3B_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_TPU_TI3A</span><span class="p">,</span> <span class="n">TPU_TI3A_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_TPU_TI2B</span><span class="p">,</span> <span class="n">TPU_TI2B_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_TPU_TI2A</span><span class="p">,</span> <span class="n">TPU_TI2A_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_TPU_TO3</span><span class="p">,</span> <span class="n">TPU_TO3_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_TPU_TO2</span><span class="p">,</span> <span class="n">TPU_TO2_MARK</span><span class="p">),</span>

	<span class="cm">/* SIM */</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_SIM_D</span><span class="p">,</span> <span class="n">SIM_D_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_SIM_CLK</span><span class="p">,</span> <span class="n">SIM_CLK_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_SIM_RST</span><span class="p">,</span> <span class="n">SIM_RST_MARK</span><span class="p">),</span>

	<span class="cm">/* MMC */</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_MMC_DAT</span><span class="p">,</span> <span class="n">MMC_DAT_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_MMC_CMD</span><span class="p">,</span> <span class="n">MMC_CMD_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_MMC_CLK</span><span class="p">,</span> <span class="n">MMC_CLK_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_MMC_VDDON</span><span class="p">,</span> <span class="n">MMC_VDDON_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_MMC_ODMOD</span><span class="p">,</span> <span class="n">MMC_ODMOD_MARK</span><span class="p">),</span>

	<span class="cm">/* SYSC */</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_STATUS0</span><span class="p">,</span> <span class="n">STATUS0_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_STATUS1</span><span class="p">,</span> <span class="n">STATUS1_MARK</span><span class="p">),</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">pinmux_cfg_reg</span> <span class="n">pinmux_config_regs</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span> <span class="n">PINMUX_CFG_REG</span><span class="p">(</span><span class="s">&quot;PACR&quot;</span><span class="p">,</span> <span class="mh">0xa4050100</span><span class="p">,</span> <span class="mi">16</span><span class="p">,</span> <span class="mi">2</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">PTA7_FN</span><span class="p">,</span> <span class="n">PTA7_OUT</span><span class="p">,</span> <span class="n">PTA7_IN_PU</span><span class="p">,</span> <span class="n">PTA7_IN</span><span class="p">,</span>
		<span class="n">PTA6_FN</span><span class="p">,</span> <span class="n">PTA6_OUT</span><span class="p">,</span> <span class="n">PTA6_IN_PU</span><span class="p">,</span> <span class="n">PTA6_IN</span><span class="p">,</span>
		<span class="n">PTA5_FN</span><span class="p">,</span> <span class="n">PTA5_OUT</span><span class="p">,</span> <span class="n">PTA5_IN_PU</span><span class="p">,</span> <span class="n">PTA5_IN</span><span class="p">,</span>
		<span class="n">PTA4_FN</span><span class="p">,</span> <span class="n">PTA4_OUT</span><span class="p">,</span> <span class="n">PTA4_IN_PU</span><span class="p">,</span> <span class="n">PTA4_IN</span><span class="p">,</span>
		<span class="n">PTA3_FN</span><span class="p">,</span> <span class="n">PTA3_OUT</span><span class="p">,</span> <span class="n">PTA3_IN_PU</span><span class="p">,</span> <span class="n">PTA3_IN</span><span class="p">,</span>
		<span class="n">PTA2_FN</span><span class="p">,</span> <span class="n">PTA2_OUT</span><span class="p">,</span> <span class="n">PTA2_IN_PU</span><span class="p">,</span> <span class="n">PTA2_IN</span><span class="p">,</span>
		<span class="n">PTA1_FN</span><span class="p">,</span> <span class="n">PTA1_OUT</span><span class="p">,</span> <span class="n">PTA1_IN_PU</span><span class="p">,</span> <span class="n">PTA1_IN</span><span class="p">,</span>
		<span class="n">PTA0_FN</span><span class="p">,</span> <span class="n">PTA0_OUT</span><span class="p">,</span> <span class="n">PTA0_IN_PU</span><span class="p">,</span> <span class="n">PTA0_IN</span> <span class="p">}</span>
	<span class="p">},</span>
	<span class="p">{</span> <span class="n">PINMUX_CFG_REG</span><span class="p">(</span><span class="s">&quot;PBCR&quot;</span><span class="p">,</span> <span class="mh">0xa4050102</span><span class="p">,</span> <span class="mi">16</span><span class="p">,</span> <span class="mi">2</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">PTB7_FN</span><span class="p">,</span> <span class="n">PTB7_OUT</span><span class="p">,</span> <span class="n">PTB7_IN_PU</span><span class="p">,</span> <span class="n">PTB7_IN</span><span class="p">,</span>
		<span class="n">PTB6_FN</span><span class="p">,</span> <span class="n">PTB6_OUT</span><span class="p">,</span> <span class="n">PTB6_IN_PU</span><span class="p">,</span> <span class="n">PTB6_IN</span><span class="p">,</span>
		<span class="n">PTB5_FN</span><span class="p">,</span> <span class="n">PTB5_OUT</span><span class="p">,</span> <span class="n">PTB5_IN_PU</span><span class="p">,</span> <span class="n">PTB5_IN</span><span class="p">,</span>
		<span class="n">PTB4_FN</span><span class="p">,</span> <span class="n">PTB4_OUT</span><span class="p">,</span> <span class="n">PTB4_IN_PU</span><span class="p">,</span> <span class="n">PTB4_IN</span><span class="p">,</span>
		<span class="n">PTB3_FN</span><span class="p">,</span> <span class="n">PTB3_OUT</span><span class="p">,</span> <span class="n">PTB3_IN_PU</span><span class="p">,</span> <span class="n">PTB3_IN</span><span class="p">,</span>
		<span class="n">PTB2_FN</span><span class="p">,</span> <span class="n">PTB2_OUT</span><span class="p">,</span> <span class="n">PTB2_IN_PU</span><span class="p">,</span> <span class="n">PTB2_IN</span><span class="p">,</span>
		<span class="n">PTB1_FN</span><span class="p">,</span> <span class="n">PTB1_OUT</span><span class="p">,</span> <span class="n">PTB1_IN_PU</span><span class="p">,</span> <span class="n">PTB1_IN</span><span class="p">,</span>
		<span class="n">PTB0_FN</span><span class="p">,</span> <span class="n">PTB0_OUT</span><span class="p">,</span> <span class="n">PTB0_IN_PU</span><span class="p">,</span> <span class="n">PTB0_IN</span> <span class="p">}</span>
	<span class="p">},</span>
	<span class="p">{</span> <span class="n">PINMUX_CFG_REG</span><span class="p">(</span><span class="s">&quot;PCCR&quot;</span><span class="p">,</span> <span class="mh">0xa4050104</span><span class="p">,</span> <span class="mi">16</span><span class="p">,</span> <span class="mi">2</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">PTC7_FN</span><span class="p">,</span> <span class="n">PTC7_OUT</span><span class="p">,</span> <span class="n">PTC7_IN_PU</span><span class="p">,</span> <span class="n">PTC7_IN</span><span class="p">,</span>
		<span class="n">PTC6_FN</span><span class="p">,</span> <span class="n">PTC6_OUT</span><span class="p">,</span> <span class="n">PTC6_IN_PU</span><span class="p">,</span> <span class="n">PTC6_IN</span><span class="p">,</span>
		<span class="n">PTC5_FN</span><span class="p">,</span> <span class="n">PTC5_OUT</span><span class="p">,</span> <span class="n">PTC5_IN_PU</span><span class="p">,</span> <span class="n">PTC5_IN</span><span class="p">,</span>
		<span class="n">PTC4_FN</span><span class="p">,</span> <span class="n">PTC4_OUT</span><span class="p">,</span> <span class="n">PTC4_IN_PU</span><span class="p">,</span> <span class="n">PTC4_IN</span><span class="p">,</span>
		<span class="n">PTC3_FN</span><span class="p">,</span> <span class="n">PTC3_OUT</span><span class="p">,</span> <span class="n">PTC3_IN_PU</span><span class="p">,</span> <span class="n">PTC3_IN</span><span class="p">,</span>
		<span class="n">PTC2_FN</span><span class="p">,</span> <span class="n">PTC2_OUT</span><span class="p">,</span> <span class="n">PTC2_IN_PU</span><span class="p">,</span> <span class="n">PTC2_IN</span><span class="p">,</span>
		<span class="n">PTC1_FN</span><span class="p">,</span> <span class="n">PTC1_OUT</span><span class="p">,</span> <span class="n">PTC1_IN_PU</span><span class="p">,</span> <span class="n">PTC1_IN</span><span class="p">,</span>
		<span class="n">PTC0_FN</span><span class="p">,</span> <span class="n">PTC0_OUT</span><span class="p">,</span> <span class="n">PTC0_IN_PU</span><span class="p">,</span> <span class="n">PTC0_IN</span> <span class="p">}</span>
	<span class="p">},</span>
	<span class="p">{</span> <span class="n">PINMUX_CFG_REG</span><span class="p">(</span><span class="s">&quot;PDCR&quot;</span><span class="p">,</span> <span class="mh">0xa4050106</span><span class="p">,</span> <span class="mi">16</span><span class="p">,</span> <span class="mi">2</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">PTD7_FN</span><span class="p">,</span> <span class="n">PTD7_OUT</span><span class="p">,</span> <span class="n">PTD7_IN_PU</span><span class="p">,</span> <span class="n">PTD7_IN</span><span class="p">,</span>
		<span class="n">PTD6_FN</span><span class="p">,</span> <span class="n">PTD6_OUT</span><span class="p">,</span> <span class="n">PTD6_IN_PU</span><span class="p">,</span> <span class="n">PTD6_IN</span><span class="p">,</span>
		<span class="n">PTD5_FN</span><span class="p">,</span> <span class="n">PTD5_OUT</span><span class="p">,</span> <span class="n">PTD5_IN_PU</span><span class="p">,</span> <span class="n">PTD5_IN</span><span class="p">,</span>
		<span class="n">PTD4_FN</span><span class="p">,</span> <span class="n">PTD4_OUT</span><span class="p">,</span> <span class="n">PTD4_IN_PU</span><span class="p">,</span> <span class="n">PTD4_IN</span><span class="p">,</span>
		<span class="n">PTD3_FN</span><span class="p">,</span> <span class="n">PTD3_OUT</span><span class="p">,</span> <span class="n">PTD3_IN_PU</span><span class="p">,</span> <span class="n">PTD3_IN</span><span class="p">,</span>
		<span class="n">PTD2_FN</span><span class="p">,</span> <span class="n">PTD2_OUT</span><span class="p">,</span> <span class="n">PTD2_IN_PU</span><span class="p">,</span> <span class="n">PTD2_IN</span><span class="p">,</span>
		<span class="n">PTD1_FN</span><span class="p">,</span> <span class="n">PTD1_OUT</span><span class="p">,</span> <span class="n">PTD1_IN_PU</span><span class="p">,</span> <span class="n">PTD1_IN</span><span class="p">,</span>
		<span class="n">PTD0_FN</span><span class="p">,</span> <span class="n">PTD0_OUT</span><span class="p">,</span> <span class="n">PTD0_IN_PU</span><span class="p">,</span> <span class="n">PTD0_IN</span> <span class="p">}</span>
	<span class="p">},</span>
	<span class="p">{</span> <span class="n">PINMUX_CFG_REG</span><span class="p">(</span><span class="s">&quot;PECR&quot;</span><span class="p">,</span> <span class="mh">0xa4050108</span><span class="p">,</span> <span class="mi">16</span><span class="p">,</span> <span class="mi">2</span><span class="p">)</span> <span class="p">{</span>
		<span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
		<span class="n">PTE6_FN</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">PTE6_IN</span><span class="p">,</span>
		<span class="n">PTE5_FN</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">PTE5_IN</span><span class="p">,</span>
		<span class="n">PTE4_FN</span><span class="p">,</span> <span class="n">PTE4_OUT</span><span class="p">,</span> <span class="n">PTE4_IN_PU</span><span class="p">,</span> <span class="n">PTE4_IN</span><span class="p">,</span>
		<span class="n">PTE3_FN</span><span class="p">,</span> <span class="n">PTE3_OUT</span><span class="p">,</span> <span class="n">PTE3_IN_PU</span><span class="p">,</span> <span class="n">PTE3_IN</span><span class="p">,</span>
		<span class="n">PTE2_FN</span><span class="p">,</span> <span class="n">PTE2_OUT</span><span class="p">,</span> <span class="n">PTE2_IN_PU</span><span class="p">,</span> <span class="n">PTE2_IN</span><span class="p">,</span>
		<span class="n">PTE1_FN</span><span class="p">,</span> <span class="n">PTE1_OUT</span><span class="p">,</span> <span class="n">PTE1_IN_PU</span><span class="p">,</span> <span class="n">PTE1_IN</span><span class="p">,</span>
		<span class="n">PTE0_FN</span><span class="p">,</span> <span class="n">PTE0_OUT</span><span class="p">,</span> <span class="n">PTE0_IN_PU</span><span class="p">,</span> <span class="n">PTE0_IN</span> <span class="p">}</span>
	<span class="p">},</span>
	<span class="p">{</span> <span class="n">PINMUX_CFG_REG</span><span class="p">(</span><span class="s">&quot;PFCR&quot;</span><span class="p">,</span> <span class="mh">0xa405010a</span><span class="p">,</span> <span class="mi">16</span><span class="p">,</span> <span class="mi">2</span><span class="p">)</span> <span class="p">{</span>
		<span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
		<span class="n">PTF6_FN</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">PTF6_IN</span><span class="p">,</span>
		<span class="n">PTF5_FN</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">PTF5_IN</span><span class="p">,</span>
		<span class="n">PTF4_FN</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">PTF4_IN</span><span class="p">,</span>
		<span class="n">PTF3_FN</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">PTF3_IN</span><span class="p">,</span>
		<span class="n">PTF2_FN</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">PTF2_IN</span><span class="p">,</span>
		<span class="n">PTF1_FN</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">PTF1_IN</span><span class="p">,</span>
		<span class="n">PTF0_FN</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">PTF0_IN</span> <span class="p">}</span>
	<span class="p">},</span>
	<span class="p">{</span> <span class="n">PINMUX_CFG_REG</span><span class="p">(</span><span class="s">&quot;PGCR&quot;</span><span class="p">,</span> <span class="mh">0xa405010c</span><span class="p">,</span> <span class="mi">16</span><span class="p">,</span> <span class="mi">2</span><span class="p">)</span> <span class="p">{</span>
		<span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
		<span class="n">PTG6_FN</span><span class="p">,</span> <span class="n">PTG6_OUT</span><span class="p">,</span> <span class="n">PTG6_IN_PU</span><span class="p">,</span> <span class="n">PTG6_IN</span><span class="p">,</span>
		<span class="n">PTG5_FN</span><span class="p">,</span> <span class="n">PTG5_OUT</span><span class="p">,</span> <span class="n">PTG5_IN_PU</span><span class="p">,</span> <span class="n">PTG5_IN</span><span class="p">,</span>
		<span class="n">PTG4_FN</span><span class="p">,</span> <span class="n">PTG4_OUT</span><span class="p">,</span> <span class="n">PTG4_IN_PU</span><span class="p">,</span> <span class="n">PTG4_IN</span><span class="p">,</span>
		<span class="n">PTG3_FN</span><span class="p">,</span> <span class="n">PTG3_OUT</span><span class="p">,</span> <span class="n">PTG3_IN_PU</span><span class="p">,</span> <span class="n">PTG3_IN</span><span class="p">,</span>
		<span class="n">PTG2_FN</span><span class="p">,</span> <span class="n">PTG2_OUT</span><span class="p">,</span> <span class="n">PTG2_IN_PU</span><span class="p">,</span> <span class="n">PTG2_IN</span><span class="p">,</span>
		<span class="n">PTG1_FN</span><span class="p">,</span> <span class="n">PTG1_OUT</span><span class="p">,</span> <span class="n">PTG1_IN_PU</span><span class="p">,</span> <span class="n">PTG1_IN</span><span class="p">,</span>
		<span class="n">PTG0_FN</span><span class="p">,</span> <span class="n">PTG0_OUT</span><span class="p">,</span> <span class="n">PTG0_IN_PU</span><span class="p">,</span> <span class="n">PTG0_IN</span> <span class="p">}</span>
	<span class="p">},</span>
	<span class="p">{</span> <span class="n">PINMUX_CFG_REG</span><span class="p">(</span><span class="s">&quot;PHCR&quot;</span><span class="p">,</span> <span class="mh">0xa405010e</span><span class="p">,</span> <span class="mi">16</span><span class="p">,</span> <span class="mi">2</span><span class="p">)</span> <span class="p">{</span>
		<span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
		<span class="n">PTH6_FN</span><span class="p">,</span> <span class="n">PTH6_OUT</span><span class="p">,</span> <span class="n">PTH6_IN_PU</span><span class="p">,</span> <span class="n">PTH6_IN</span><span class="p">,</span>
		<span class="n">PTH5_FN</span><span class="p">,</span> <span class="n">PTH5_OUT</span><span class="p">,</span> <span class="n">PTH5_IN_PU</span><span class="p">,</span> <span class="n">PTH5_IN</span><span class="p">,</span>
		<span class="n">PTH4_FN</span><span class="p">,</span> <span class="n">PTH4_OUT</span><span class="p">,</span> <span class="n">PTH4_IN_PU</span><span class="p">,</span> <span class="n">PTH4_IN</span><span class="p">,</span>
		<span class="n">PTH3_FN</span><span class="p">,</span> <span class="n">PTH3_OUT</span><span class="p">,</span> <span class="n">PTH3_IN_PU</span><span class="p">,</span> <span class="n">PTH3_IN</span><span class="p">,</span>
		<span class="n">PTH2_FN</span><span class="p">,</span> <span class="n">PTH2_OUT</span><span class="p">,</span> <span class="n">PTH2_IN_PU</span><span class="p">,</span> <span class="n">PTH2_IN</span><span class="p">,</span>
		<span class="n">PTH1_FN</span><span class="p">,</span> <span class="n">PTH1_OUT</span><span class="p">,</span> <span class="n">PTH1_IN_PU</span><span class="p">,</span> <span class="n">PTH1_IN</span><span class="p">,</span>
		<span class="n">PTH0_FN</span><span class="p">,</span> <span class="n">PTH0_OUT</span><span class="p">,</span> <span class="n">PTH0_IN_PU</span><span class="p">,</span> <span class="n">PTH0_IN</span> <span class="p">}</span>
	<span class="p">},</span>
	<span class="p">{</span> <span class="n">PINMUX_CFG_REG</span><span class="p">(</span><span class="s">&quot;PJCR&quot;</span><span class="p">,</span> <span class="mh">0xa4050110</span><span class="p">,</span> <span class="mi">16</span><span class="p">,</span> <span class="mi">2</span><span class="p">)</span> <span class="p">{</span>
		<span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
		<span class="n">PTJ6_FN</span><span class="p">,</span> <span class="n">PTJ6_OUT</span><span class="p">,</span> <span class="n">PTJ6_IN_PU</span><span class="p">,</span> <span class="n">PTJ6_IN</span><span class="p">,</span>
		<span class="n">PTJ5_FN</span><span class="p">,</span> <span class="n">PTJ5_OUT</span><span class="p">,</span> <span class="n">PTJ5_IN_PU</span><span class="p">,</span> <span class="n">PTJ5_IN</span><span class="p">,</span>
		<span class="n">PTJ4_FN</span><span class="p">,</span> <span class="n">PTJ4_OUT</span><span class="p">,</span> <span class="n">PTJ4_IN_PU</span><span class="p">,</span> <span class="n">PTJ4_IN</span><span class="p">,</span>
		<span class="n">PTJ3_FN</span><span class="p">,</span> <span class="n">PTJ3_OUT</span><span class="p">,</span> <span class="n">PTJ3_IN_PU</span><span class="p">,</span> <span class="n">PTJ3_IN</span><span class="p">,</span>
		<span class="n">PTJ2_FN</span><span class="p">,</span> <span class="n">PTJ2_OUT</span><span class="p">,</span> <span class="n">PTJ2_IN_PU</span><span class="p">,</span> <span class="n">PTJ2_IN</span><span class="p">,</span>
		<span class="n">PTJ1_FN</span><span class="p">,</span> <span class="n">PTJ1_OUT</span><span class="p">,</span> <span class="n">PTJ1_IN_PU</span><span class="p">,</span> <span class="n">PTJ1_IN</span><span class="p">,</span>
		<span class="n">PTJ0_FN</span><span class="p">,</span> <span class="n">PTJ0_OUT</span><span class="p">,</span> <span class="n">PTJ0_IN_PU</span><span class="p">,</span> <span class="n">PTJ0_IN</span> <span class="p">}</span>
	<span class="p">},</span>
	<span class="p">{</span> <span class="n">PINMUX_CFG_REG</span><span class="p">(</span><span class="s">&quot;PKCR&quot;</span><span class="p">,</span> <span class="mh">0xa4050112</span><span class="p">,</span> <span class="mi">16</span><span class="p">,</span> <span class="mi">2</span><span class="p">)</span> <span class="p">{</span>
		<span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
		<span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
		<span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
		<span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
		<span class="n">PTK3_FN</span><span class="p">,</span> <span class="n">PTK3_OUT</span><span class="p">,</span> <span class="n">PTK3_IN_PU</span><span class="p">,</span> <span class="n">PTK3_IN</span><span class="p">,</span>
		<span class="n">PTK2_FN</span><span class="p">,</span> <span class="n">PTK2_OUT</span><span class="p">,</span> <span class="n">PTK2_IN_PU</span><span class="p">,</span> <span class="n">PTK2_IN</span><span class="p">,</span>
		<span class="n">PTK1_FN</span><span class="p">,</span> <span class="n">PTK1_OUT</span><span class="p">,</span> <span class="n">PTK1_IN_PU</span><span class="p">,</span> <span class="n">PTK1_IN</span><span class="p">,</span>
		<span class="n">PTK0_FN</span><span class="p">,</span> <span class="n">PTK0_OUT</span><span class="p">,</span> <span class="n">PTK0_IN_PU</span><span class="p">,</span> <span class="n">PTK0_IN</span> <span class="p">}</span>
	<span class="p">},</span>
	<span class="p">{</span> <span class="n">PINMUX_CFG_REG</span><span class="p">(</span><span class="s">&quot;PLCR&quot;</span><span class="p">,</span> <span class="mh">0xa4050114</span><span class="p">,</span> <span class="mi">16</span><span class="p">,</span> <span class="mi">2</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">PTL7_FN</span><span class="p">,</span> <span class="n">PTL7_OUT</span><span class="p">,</span> <span class="n">PTL7_IN_PU</span><span class="p">,</span> <span class="n">PTL7_IN</span><span class="p">,</span>
		<span class="n">PTL6_FN</span><span class="p">,</span> <span class="n">PTL6_OUT</span><span class="p">,</span> <span class="n">PTL6_IN_PU</span><span class="p">,</span> <span class="n">PTL6_IN</span><span class="p">,</span>
		<span class="n">PTL5_FN</span><span class="p">,</span> <span class="n">PTL5_OUT</span><span class="p">,</span> <span class="n">PTL5_IN_PU</span><span class="p">,</span> <span class="n">PTL5_IN</span><span class="p">,</span>
		<span class="n">PTL4_FN</span><span class="p">,</span> <span class="n">PTL4_OUT</span><span class="p">,</span> <span class="n">PTL4_IN_PU</span><span class="p">,</span> <span class="n">PTL4_IN</span><span class="p">,</span>
		<span class="n">PTL3_FN</span><span class="p">,</span> <span class="n">PTL3_OUT</span><span class="p">,</span> <span class="n">PTL3_IN_PU</span><span class="p">,</span> <span class="n">PTL3_IN</span><span class="p">,</span>
		<span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
		<span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
		<span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span> <span class="p">}</span>
	<span class="p">},</span>
	<span class="p">{</span> <span class="n">PINMUX_CFG_REG</span><span class="p">(</span><span class="s">&quot;PMCR&quot;</span><span class="p">,</span> <span class="mh">0xa4050116</span><span class="p">,</span> <span class="mi">16</span><span class="p">,</span> <span class="mi">2</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">PTM7_FN</span><span class="p">,</span> <span class="n">PTM7_OUT</span><span class="p">,</span> <span class="n">PTM7_IN_PU</span><span class="p">,</span> <span class="n">PTM7_IN</span><span class="p">,</span>
		<span class="n">PTM6_FN</span><span class="p">,</span> <span class="n">PTM6_OUT</span><span class="p">,</span> <span class="n">PTM6_IN_PU</span><span class="p">,</span> <span class="n">PTM6_IN</span><span class="p">,</span>
		<span class="n">PTM5_FN</span><span class="p">,</span> <span class="n">PTM5_OUT</span><span class="p">,</span> <span class="n">PTM5_IN_PU</span><span class="p">,</span> <span class="n">PTM5_IN</span><span class="p">,</span>
		<span class="n">PTM4_FN</span><span class="p">,</span> <span class="n">PTM4_OUT</span><span class="p">,</span> <span class="n">PTM4_IN_PU</span><span class="p">,</span> <span class="n">PTM4_IN</span><span class="p">,</span>
		<span class="n">PTM3_FN</span><span class="p">,</span> <span class="n">PTM3_OUT</span><span class="p">,</span> <span class="n">PTM3_IN_PU</span><span class="p">,</span> <span class="n">PTM3_IN</span><span class="p">,</span>
		<span class="n">PTM2_FN</span><span class="p">,</span> <span class="n">PTM2_OUT</span><span class="p">,</span> <span class="n">PTM2_IN_PU</span><span class="p">,</span> <span class="n">PTM2_IN</span><span class="p">,</span>
		<span class="n">PTM1_FN</span><span class="p">,</span> <span class="n">PTM1_OUT</span><span class="p">,</span> <span class="n">PTM1_IN_PU</span><span class="p">,</span> <span class="n">PTM1_IN</span><span class="p">,</span>
		<span class="n">PTM0_FN</span><span class="p">,</span> <span class="n">PTM0_OUT</span><span class="p">,</span> <span class="n">PTM0_IN_PU</span><span class="p">,</span> <span class="n">PTM0_IN</span> <span class="p">}</span>
	<span class="p">},</span>
	<span class="p">{</span> <span class="n">PINMUX_CFG_REG</span><span class="p">(</span><span class="s">&quot;PPCR&quot;</span><span class="p">,</span> <span class="mh">0xa4050118</span><span class="p">,</span> <span class="mi">16</span><span class="p">,</span> <span class="mi">2</span><span class="p">)</span> <span class="p">{</span>
		<span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
		<span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
		<span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
		<span class="n">PTP4_FN</span><span class="p">,</span> <span class="n">PTP4_OUT</span><span class="p">,</span> <span class="n">PTP4_IN_PU</span><span class="p">,</span> <span class="n">PTP4_IN</span><span class="p">,</span>
		<span class="n">PTP3_FN</span><span class="p">,</span> <span class="n">PTP3_OUT</span><span class="p">,</span> <span class="n">PTP3_IN_PU</span><span class="p">,</span> <span class="n">PTP3_IN</span><span class="p">,</span>
		<span class="n">PTP2_FN</span><span class="p">,</span> <span class="n">PTP2_OUT</span><span class="p">,</span> <span class="n">PTP2_IN_PU</span><span class="p">,</span> <span class="n">PTP2_IN</span><span class="p">,</span>
		<span class="n">PTP1_FN</span><span class="p">,</span> <span class="n">PTP1_OUT</span><span class="p">,</span> <span class="n">PTP1_IN_PU</span><span class="p">,</span> <span class="n">PTP1_IN</span><span class="p">,</span>
		<span class="n">PTP0_FN</span><span class="p">,</span> <span class="n">PTP0_OUT</span><span class="p">,</span> <span class="n">PTP0_IN_PU</span><span class="p">,</span> <span class="n">PTP0_IN</span> <span class="p">}</span>
	<span class="p">},</span>
	<span class="p">{</span> <span class="n">PINMUX_CFG_REG</span><span class="p">(</span><span class="s">&quot;PRCR&quot;</span><span class="p">,</span> <span class="mh">0xa405011a</span><span class="p">,</span> <span class="mi">16</span><span class="p">,</span> <span class="mi">2</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">PTR7_FN</span><span class="p">,</span> <span class="n">PTR7_OUT</span><span class="p">,</span> <span class="n">PTR7_IN_PU</span><span class="p">,</span> <span class="n">PTR7_IN</span><span class="p">,</span>
		<span class="n">PTR6_FN</span><span class="p">,</span> <span class="n">PTR6_OUT</span><span class="p">,</span> <span class="n">PTR6_IN_PU</span><span class="p">,</span> <span class="n">PTR6_IN</span><span class="p">,</span>
		<span class="n">PTR5_FN</span><span class="p">,</span> <span class="n">PTR5_OUT</span><span class="p">,</span> <span class="n">PTR5_IN_PU</span><span class="p">,</span> <span class="n">PTR5_IN</span><span class="p">,</span>
		<span class="n">PTR4_FN</span><span class="p">,</span> <span class="n">PTR4_OUT</span><span class="p">,</span> <span class="n">PTR4_IN_PU</span><span class="p">,</span> <span class="n">PTR4_IN</span><span class="p">,</span>
		<span class="n">PTR3_FN</span><span class="p">,</span> <span class="n">PTR3_OUT</span><span class="p">,</span> <span class="n">PTR3_IN_PU</span><span class="p">,</span> <span class="n">PTR3_IN</span><span class="p">,</span>
		<span class="n">PTR2_FN</span><span class="p">,</span> <span class="n">PTR2_OUT</span><span class="p">,</span> <span class="n">PTR2_IN_PU</span><span class="p">,</span> <span class="n">PTR2_IN</span><span class="p">,</span>
		<span class="n">PTR1_FN</span><span class="p">,</span> <span class="n">PTR1_OUT</span><span class="p">,</span> <span class="n">PTR1_IN_PU</span><span class="p">,</span> <span class="n">PTR1_IN</span><span class="p">,</span>
		<span class="n">PTR0_FN</span><span class="p">,</span> <span class="n">PTR0_OUT</span><span class="p">,</span> <span class="n">PTR0_IN_PU</span><span class="p">,</span> <span class="n">PTR0_IN</span> <span class="p">}</span>
	<span class="p">},</span>
	<span class="p">{</span> <span class="n">PINMUX_CFG_REG</span><span class="p">(</span><span class="s">&quot;PSCR&quot;</span><span class="p">,</span> <span class="mh">0xa405011c</span><span class="p">,</span> <span class="mi">16</span><span class="p">,</span> <span class="mi">2</span><span class="p">)</span> <span class="p">{</span>
		<span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
		<span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
		<span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
		<span class="n">PTS4_FN</span><span class="p">,</span> <span class="n">PTS4_OUT</span><span class="p">,</span> <span class="n">PTS4_IN_PU</span><span class="p">,</span> <span class="n">PTS4_IN</span><span class="p">,</span>
		<span class="n">PTS3_FN</span><span class="p">,</span> <span class="n">PTS3_OUT</span><span class="p">,</span> <span class="n">PTS3_IN_PU</span><span class="p">,</span> <span class="n">PTS3_IN</span><span class="p">,</span>
		<span class="n">PTS2_FN</span><span class="p">,</span> <span class="n">PTS2_OUT</span><span class="p">,</span> <span class="n">PTS2_IN_PU</span><span class="p">,</span> <span class="n">PTS2_IN</span><span class="p">,</span>
		<span class="n">PTS1_FN</span><span class="p">,</span> <span class="n">PTS1_OUT</span><span class="p">,</span> <span class="n">PTS1_IN_PU</span><span class="p">,</span> <span class="n">PTS1_IN</span><span class="p">,</span>
		<span class="n">PTS0_FN</span><span class="p">,</span> <span class="n">PTS0_OUT</span><span class="p">,</span> <span class="n">PTS0_IN_PU</span><span class="p">,</span> <span class="n">PTS0_IN</span> <span class="p">}</span>
	<span class="p">},</span>
	<span class="p">{</span> <span class="n">PINMUX_CFG_REG</span><span class="p">(</span><span class="s">&quot;PTCR&quot;</span><span class="p">,</span> <span class="mh">0xa405011e</span><span class="p">,</span> <span class="mi">16</span><span class="p">,</span> <span class="mi">2</span><span class="p">)</span> <span class="p">{</span>
		<span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
		<span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
		<span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
		<span class="n">PTT4_FN</span><span class="p">,</span> <span class="n">PTT4_OUT</span><span class="p">,</span> <span class="n">PTT4_IN_PU</span><span class="p">,</span> <span class="n">PTT4_IN</span><span class="p">,</span>
		<span class="n">PTT3_FN</span><span class="p">,</span> <span class="n">PTT3_OUT</span><span class="p">,</span> <span class="n">PTT3_IN_PU</span><span class="p">,</span> <span class="n">PTT3_IN</span><span class="p">,</span>
		<span class="n">PTT2_FN</span><span class="p">,</span> <span class="n">PTT2_OUT</span><span class="p">,</span> <span class="n">PTT2_IN_PU</span><span class="p">,</span> <span class="n">PTT2_IN</span><span class="p">,</span>
		<span class="n">PTT1_FN</span><span class="p">,</span> <span class="n">PTT1_OUT</span><span class="p">,</span> <span class="n">PTT1_IN_PU</span><span class="p">,</span> <span class="n">PTT1_IN</span><span class="p">,</span>
		<span class="n">PTT0_FN</span><span class="p">,</span> <span class="n">PTT0_OUT</span><span class="p">,</span> <span class="n">PTT0_IN_PU</span><span class="p">,</span> <span class="n">PTT0_IN</span> <span class="p">}</span>
	<span class="p">},</span>
	<span class="p">{</span> <span class="n">PINMUX_CFG_REG</span><span class="p">(</span><span class="s">&quot;PUCR&quot;</span><span class="p">,</span> <span class="mh">0xa4050120</span><span class="p">,</span> <span class="mi">16</span><span class="p">,</span> <span class="mi">2</span><span class="p">)</span> <span class="p">{</span>
		<span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
		<span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
		<span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
		<span class="n">PTU4_FN</span><span class="p">,</span> <span class="n">PTU4_OUT</span><span class="p">,</span> <span class="n">PTU4_IN_PU</span><span class="p">,</span> <span class="n">PTU4_IN</span><span class="p">,</span>
		<span class="n">PTU3_FN</span><span class="p">,</span> <span class="n">PTU3_OUT</span><span class="p">,</span> <span class="n">PTU3_IN_PU</span><span class="p">,</span> <span class="n">PTU3_IN</span><span class="p">,</span>
		<span class="n">PTU2_FN</span><span class="p">,</span> <span class="n">PTU2_OUT</span><span class="p">,</span> <span class="n">PTU2_IN_PU</span><span class="p">,</span> <span class="n">PTU2_IN</span><span class="p">,</span>
		<span class="n">PTU1_FN</span><span class="p">,</span> <span class="n">PTU1_OUT</span><span class="p">,</span> <span class="n">PTU1_IN_PU</span><span class="p">,</span> <span class="n">PTU1_IN</span><span class="p">,</span>
		<span class="n">PTU0_FN</span><span class="p">,</span> <span class="n">PTU0_OUT</span><span class="p">,</span> <span class="n">PTU0_IN_PU</span><span class="p">,</span> <span class="n">PTU0_IN</span> <span class="p">}</span>
	<span class="p">},</span>
	<span class="p">{</span> <span class="n">PINMUX_CFG_REG</span><span class="p">(</span><span class="s">&quot;PVCR&quot;</span><span class="p">,</span> <span class="mh">0xa4050122</span><span class="p">,</span> <span class="mi">16</span><span class="p">,</span> <span class="mi">2</span><span class="p">)</span> <span class="p">{</span>
		<span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
		<span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
		<span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
		<span class="n">PTV4_FN</span><span class="p">,</span> <span class="n">PTV4_OUT</span><span class="p">,</span> <span class="n">PTV4_IN_PU</span><span class="p">,</span> <span class="n">PTV4_IN</span><span class="p">,</span>
		<span class="n">PTV3_FN</span><span class="p">,</span> <span class="n">PTV3_OUT</span><span class="p">,</span> <span class="n">PTV3_IN_PU</span><span class="p">,</span> <span class="n">PTV3_IN</span><span class="p">,</span>
		<span class="n">PTV2_FN</span><span class="p">,</span> <span class="n">PTV2_OUT</span><span class="p">,</span> <span class="n">PTV2_IN_PU</span><span class="p">,</span> <span class="n">PTV2_IN</span><span class="p">,</span>
		<span class="n">PTV1_FN</span><span class="p">,</span> <span class="n">PTV1_OUT</span><span class="p">,</span> <span class="n">PTV1_IN_PU</span><span class="p">,</span> <span class="n">PTV1_IN</span><span class="p">,</span>
		<span class="n">PTV0_FN</span><span class="p">,</span> <span class="n">PTV0_OUT</span><span class="p">,</span> <span class="n">PTV0_IN_PU</span><span class="p">,</span> <span class="n">PTV0_IN</span> <span class="p">}</span>
	<span class="p">},</span>
	<span class="p">{}</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">pinmux_data_reg</span> <span class="n">pinmux_data_regs</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span> <span class="n">PINMUX_DATA_REG</span><span class="p">(</span><span class="s">&quot;PADR&quot;</span><span class="p">,</span> <span class="mh">0xa4050140</span><span class="p">,</span> <span class="mi">8</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">PTA7_DATA</span><span class="p">,</span> <span class="n">PTA6_DATA</span><span class="p">,</span> <span class="n">PTA5_DATA</span><span class="p">,</span> <span class="n">PTA4_DATA</span><span class="p">,</span>
		<span class="n">PTA3_DATA</span><span class="p">,</span> <span class="n">PTA2_DATA</span><span class="p">,</span> <span class="n">PTA1_DATA</span><span class="p">,</span> <span class="n">PTA0_DATA</span> <span class="p">}</span>
	<span class="p">},</span>
	<span class="p">{</span> <span class="n">PINMUX_DATA_REG</span><span class="p">(</span><span class="s">&quot;PBDR&quot;</span><span class="p">,</span> <span class="mh">0xa4050142</span><span class="p">,</span> <span class="mi">8</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">PTB7_DATA</span><span class="p">,</span> <span class="n">PTB6_DATA</span><span class="p">,</span> <span class="n">PTB5_DATA</span><span class="p">,</span> <span class="n">PTB4_DATA</span><span class="p">,</span>
		<span class="n">PTB3_DATA</span><span class="p">,</span> <span class="n">PTB2_DATA</span><span class="p">,</span> <span class="n">PTB1_DATA</span><span class="p">,</span> <span class="n">PTB0_DATA</span> <span class="p">}</span>
	<span class="p">},</span>
	<span class="p">{</span> <span class="n">PINMUX_DATA_REG</span><span class="p">(</span><span class="s">&quot;PCDR&quot;</span><span class="p">,</span> <span class="mh">0xa4050144</span><span class="p">,</span> <span class="mi">8</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">PTC7_DATA</span><span class="p">,</span> <span class="n">PTC6_DATA</span><span class="p">,</span> <span class="n">PTC5_DATA</span><span class="p">,</span> <span class="n">PTC4_DATA</span><span class="p">,</span>
		<span class="n">PTC3_DATA</span><span class="p">,</span> <span class="n">PTC2_DATA</span><span class="p">,</span> <span class="n">PTC1_DATA</span><span class="p">,</span> <span class="n">PTC0_DATA</span> <span class="p">}</span>
	<span class="p">},</span>
	<span class="p">{</span> <span class="n">PINMUX_DATA_REG</span><span class="p">(</span><span class="s">&quot;PDDR&quot;</span><span class="p">,</span> <span class="mh">0xa4050126</span><span class="p">,</span> <span class="mi">8</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">PTD7_DATA</span><span class="p">,</span> <span class="n">PTD6_DATA</span><span class="p">,</span> <span class="n">PTD5_DATA</span><span class="p">,</span> <span class="n">PTD4_DATA</span><span class="p">,</span>
		<span class="n">PTD3_DATA</span><span class="p">,</span> <span class="n">PTD2_DATA</span><span class="p">,</span> <span class="n">PTD1_DATA</span><span class="p">,</span> <span class="n">PTD0_DATA</span> <span class="p">}</span>
	<span class="p">},</span>
	<span class="p">{</span> <span class="n">PINMUX_DATA_REG</span><span class="p">(</span><span class="s">&quot;PEDR&quot;</span><span class="p">,</span> <span class="mh">0xa4050148</span><span class="p">,</span> <span class="mi">8</span><span class="p">)</span> <span class="p">{</span>
		<span class="mi">0</span><span class="p">,</span> <span class="n">PTE6_DATA</span><span class="p">,</span> <span class="n">PTE5_DATA</span><span class="p">,</span> <span class="n">PTE4_DATA</span><span class="p">,</span>
		<span class="n">PTE3_DATA</span><span class="p">,</span> <span class="n">PTE2_DATA</span><span class="p">,</span> <span class="n">PTE1_DATA</span><span class="p">,</span> <span class="n">PTE0_DATA</span> <span class="p">}</span>
	<span class="p">},</span>
	<span class="p">{</span> <span class="n">PINMUX_DATA_REG</span><span class="p">(</span><span class="s">&quot;PFDR&quot;</span><span class="p">,</span> <span class="mh">0xa405014a</span><span class="p">,</span> <span class="mi">8</span><span class="p">)</span> <span class="p">{</span>
		<span class="mi">0</span><span class="p">,</span> <span class="n">PTF6_DATA</span><span class="p">,</span> <span class="n">PTF5_DATA</span><span class="p">,</span> <span class="n">PTF4_DATA</span><span class="p">,</span>
		<span class="n">PTF3_DATA</span><span class="p">,</span> <span class="n">PTF2_DATA</span><span class="p">,</span> <span class="n">PTF1_DATA</span><span class="p">,</span> <span class="n">PTF0_DATA</span> <span class="p">}</span>
	<span class="p">},</span>
	<span class="p">{</span> <span class="n">PINMUX_DATA_REG</span><span class="p">(</span><span class="s">&quot;PGDR&quot;</span><span class="p">,</span> <span class="mh">0xa405014c</span><span class="p">,</span> <span class="mi">8</span><span class="p">)</span> <span class="p">{</span>
		<span class="mi">0</span><span class="p">,</span> <span class="n">PTG6_DATA</span><span class="p">,</span> <span class="n">PTG5_DATA</span><span class="p">,</span> <span class="n">PTG4_DATA</span><span class="p">,</span>
		<span class="n">PTG3_DATA</span><span class="p">,</span> <span class="n">PTG2_DATA</span><span class="p">,</span> <span class="n">PTG1_DATA</span><span class="p">,</span> <span class="n">PTG0_DATA</span> <span class="p">}</span>
	<span class="p">},</span>
	<span class="p">{</span> <span class="n">PINMUX_DATA_REG</span><span class="p">(</span><span class="s">&quot;PHDR&quot;</span><span class="p">,</span> <span class="mh">0xa405014e</span><span class="p">,</span> <span class="mi">8</span><span class="p">)</span> <span class="p">{</span>
		<span class="mi">0</span><span class="p">,</span> <span class="n">PTH6_DATA</span><span class="p">,</span> <span class="n">PTH5_DATA</span><span class="p">,</span> <span class="n">PTH4_DATA</span><span class="p">,</span>
		<span class="n">PTH3_DATA</span><span class="p">,</span> <span class="n">PTH2_DATA</span><span class="p">,</span> <span class="n">PTH1_DATA</span><span class="p">,</span> <span class="n">PTH0_DATA</span> <span class="p">}</span>
	<span class="p">},</span>
	<span class="p">{</span> <span class="n">PINMUX_DATA_REG</span><span class="p">(</span><span class="s">&quot;PJDR&quot;</span><span class="p">,</span> <span class="mh">0xa4050150</span><span class="p">,</span> <span class="mi">8</span><span class="p">)</span> <span class="p">{</span>
		<span class="mi">0</span><span class="p">,</span> <span class="n">PTJ6_DATA</span><span class="p">,</span> <span class="n">PTJ5_DATA</span><span class="p">,</span> <span class="n">PTJ4_DATA</span><span class="p">,</span>
		<span class="n">PTJ3_DATA</span><span class="p">,</span> <span class="n">PTJ2_DATA</span><span class="p">,</span> <span class="n">PTJ1_DATA</span><span class="p">,</span> <span class="n">PTJ0_DATA</span> <span class="p">}</span>
	<span class="p">},</span>
	<span class="p">{</span> <span class="n">PINMUX_DATA_REG</span><span class="p">(</span><span class="s">&quot;PKDR&quot;</span><span class="p">,</span> <span class="mh">0xa4050152</span><span class="p">,</span> <span class="mi">8</span><span class="p">)</span> <span class="p">{</span>
		<span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
		<span class="n">PTK3_DATA</span><span class="p">,</span> <span class="n">PTK2_DATA</span><span class="p">,</span> <span class="n">PTK1_DATA</span><span class="p">,</span> <span class="n">PTK0_DATA</span> <span class="p">}</span>
	<span class="p">},</span>
	<span class="p">{</span> <span class="n">PINMUX_DATA_REG</span><span class="p">(</span><span class="s">&quot;PLDR&quot;</span><span class="p">,</span> <span class="mh">0xa4050154</span><span class="p">,</span> <span class="mi">8</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">PTL7_DATA</span><span class="p">,</span> <span class="n">PTL6_DATA</span><span class="p">,</span> <span class="n">PTL5_DATA</span><span class="p">,</span> <span class="n">PTL4_DATA</span><span class="p">,</span>
		<span class="n">PTL3_DATA</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span> <span class="p">}</span>
	<span class="p">},</span>
	<span class="p">{</span> <span class="n">PINMUX_DATA_REG</span><span class="p">(</span><span class="s">&quot;PMDR&quot;</span><span class="p">,</span> <span class="mh">0xa4050156</span><span class="p">,</span> <span class="mi">8</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">PTM7_DATA</span><span class="p">,</span> <span class="n">PTM6_DATA</span><span class="p">,</span> <span class="n">PTM5_DATA</span><span class="p">,</span> <span class="n">PTM4_DATA</span><span class="p">,</span>
		<span class="n">PTM3_DATA</span><span class="p">,</span> <span class="n">PTM2_DATA</span><span class="p">,</span> <span class="n">PTM1_DATA</span><span class="p">,</span> <span class="n">PTM0_DATA</span> <span class="p">}</span>
	<span class="p">},</span>
	<span class="p">{</span> <span class="n">PINMUX_DATA_REG</span><span class="p">(</span><span class="s">&quot;PPDR&quot;</span><span class="p">,</span> <span class="mh">0xa4050158</span><span class="p">,</span> <span class="mi">8</span><span class="p">)</span> <span class="p">{</span>
		<span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">PTP4_DATA</span><span class="p">,</span>
		<span class="n">PTP3_DATA</span><span class="p">,</span> <span class="n">PTP2_DATA</span><span class="p">,</span> <span class="n">PTP1_DATA</span><span class="p">,</span> <span class="n">PTP0_DATA</span> <span class="p">}</span>
	<span class="p">},</span>
	<span class="p">{</span> <span class="n">PINMUX_DATA_REG</span><span class="p">(</span><span class="s">&quot;PRDR&quot;</span><span class="p">,</span> <span class="mh">0xa405015a</span><span class="p">,</span> <span class="mi">8</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">PTR7_DATA</span><span class="p">,</span> <span class="n">PTR6_DATA</span><span class="p">,</span> <span class="n">PTR5_DATA</span><span class="p">,</span> <span class="n">PTR4_DATA</span><span class="p">,</span>
		<span class="n">PTR3_DATA</span><span class="p">,</span> <span class="n">PTR2_DATA</span><span class="p">,</span> <span class="n">PTR1_DATA</span><span class="p">,</span> <span class="n">PTR0_DATA</span> <span class="p">}</span>
	<span class="p">},</span>
	<span class="p">{</span> <span class="n">PINMUX_DATA_REG</span><span class="p">(</span><span class="s">&quot;PSDR&quot;</span><span class="p">,</span> <span class="mh">0xa405015c</span><span class="p">,</span> <span class="mi">8</span><span class="p">)</span> <span class="p">{</span>
		<span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">PTS4_DATA</span><span class="p">,</span>
		<span class="n">PTS3_DATA</span><span class="p">,</span> <span class="n">PTS2_DATA</span><span class="p">,</span> <span class="n">PTS1_DATA</span><span class="p">,</span> <span class="n">PTS0_DATA</span> <span class="p">}</span>
	<span class="p">},</span>
	<span class="p">{</span> <span class="n">PINMUX_DATA_REG</span><span class="p">(</span><span class="s">&quot;PTDR&quot;</span><span class="p">,</span> <span class="mh">0xa405015e</span><span class="p">,</span> <span class="mi">8</span><span class="p">)</span> <span class="p">{</span>
		<span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">PTT4_DATA</span><span class="p">,</span>
		<span class="n">PTT3_DATA</span><span class="p">,</span> <span class="n">PTT2_DATA</span><span class="p">,</span> <span class="n">PTT1_DATA</span><span class="p">,</span> <span class="n">PTT0_DATA</span> <span class="p">}</span>
	<span class="p">},</span>
	<span class="p">{</span> <span class="n">PINMUX_DATA_REG</span><span class="p">(</span><span class="s">&quot;PUDR&quot;</span><span class="p">,</span> <span class="mh">0xa4050160</span><span class="p">,</span> <span class="mi">8</span><span class="p">)</span> <span class="p">{</span>
		<span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">PTU4_DATA</span><span class="p">,</span>
		<span class="n">PTU3_DATA</span><span class="p">,</span> <span class="n">PTU2_DATA</span><span class="p">,</span> <span class="n">PTU1_DATA</span><span class="p">,</span> <span class="n">PTU0_DATA</span> <span class="p">}</span>
	<span class="p">},</span>
	<span class="p">{</span> <span class="n">PINMUX_DATA_REG</span><span class="p">(</span><span class="s">&quot;PVDR&quot;</span><span class="p">,</span> <span class="mh">0xa4050162</span><span class="p">,</span> <span class="mi">8</span><span class="p">)</span> <span class="p">{</span>
		<span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">PTV4_DATA</span><span class="p">,</span>
		<span class="n">PTV3_DATA</span><span class="p">,</span> <span class="n">PTV2_DATA</span><span class="p">,</span> <span class="n">PTV1_DATA</span><span class="p">,</span> <span class="n">PTV0_DATA</span> <span class="p">}</span>
	<span class="p">},</span>
	<span class="p">{</span> <span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">pinmux_info</span> <span class="n">sh7720_pinmux_info</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span> <span class="o">=</span> <span class="s">&quot;sh7720_pfc&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">reserved_id</span> <span class="o">=</span> <span class="n">PINMUX_RESERVED</span><span class="p">,</span>
	<span class="p">.</span><span class="n">data</span> <span class="o">=</span> <span class="p">{</span> <span class="n">PINMUX_DATA_BEGIN</span><span class="p">,</span> <span class="n">PINMUX_DATA_END</span> <span class="p">},</span>
	<span class="p">.</span><span class="n">input</span> <span class="o">=</span> <span class="p">{</span> <span class="n">PINMUX_INPUT_BEGIN</span><span class="p">,</span> <span class="n">PINMUX_INPUT_END</span> <span class="p">},</span>
	<span class="p">.</span><span class="n">input_pu</span> <span class="o">=</span> <span class="p">{</span> <span class="n">PINMUX_INPUT_PULLUP_BEGIN</span><span class="p">,</span> <span class="n">PINMUX_INPUT_PULLUP_END</span> <span class="p">},</span>
	<span class="p">.</span><span class="n">output</span> <span class="o">=</span> <span class="p">{</span> <span class="n">PINMUX_OUTPUT_BEGIN</span><span class="p">,</span> <span class="n">PINMUX_OUTPUT_END</span> <span class="p">},</span>
	<span class="p">.</span><span class="n">mark</span> <span class="o">=</span> <span class="p">{</span> <span class="n">PINMUX_MARK_BEGIN</span><span class="p">,</span> <span class="n">PINMUX_MARK_END</span> <span class="p">},</span>
	<span class="p">.</span><span class="n">function</span> <span class="o">=</span> <span class="p">{</span> <span class="n">PINMUX_FUNCTION_BEGIN</span><span class="p">,</span> <span class="n">PINMUX_FUNCTION_END</span> <span class="p">},</span>

	<span class="p">.</span><span class="n">first_gpio</span> <span class="o">=</span> <span class="n">GPIO_PTA7</span><span class="p">,</span>
	<span class="p">.</span><span class="n">last_gpio</span> <span class="o">=</span> <span class="n">GPIO_FN_STATUS1</span><span class="p">,</span>

	<span class="p">.</span><span class="n">gpios</span> <span class="o">=</span> <span class="n">pinmux_gpios</span><span class="p">,</span>
	<span class="p">.</span><span class="n">cfg_regs</span> <span class="o">=</span> <span class="n">pinmux_config_regs</span><span class="p">,</span>
	<span class="p">.</span><span class="n">data_regs</span> <span class="o">=</span> <span class="n">pinmux_data_regs</span><span class="p">,</span>

	<span class="p">.</span><span class="n">gpio_data</span> <span class="o">=</span> <span class="n">pinmux_data</span><span class="p">,</span>
	<span class="p">.</span><span class="n">gpio_data_size</span> <span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">pinmux_data</span><span class="p">),</span>
<span class="p">};</span>

<span class="k">static</span> <span class="kt">int</span> <span class="n">__init</span> <span class="nf">plat_pinmux_setup</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">return</span> <span class="n">register_pinmux</span><span class="p">(</span><span class="o">&amp;</span><span class="n">sh7720_pinmux_info</span><span class="p">);</span>
<span class="p">}</span>

<span class="n">arch_initcall</span><span class="p">(</span><span class="n">plat_pinmux_setup</span><span class="p">);</span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:5}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../../../javascript/docco.min.js"></script>
</html>
