
---------- Begin Simulation Statistics ----------
final_tick                               588650075000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  77270                       # Simulator instruction rate (inst/s)
host_mem_usage                                 701760                       # Number of bytes of host memory used
host_op_rate                                    77527                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  7927.70                       # Real time elapsed on the host
host_tick_rate                               74252275                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   612570613                       # Number of instructions simulated
sim_ops                                     614608212                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.588650                       # Number of seconds simulated
sim_ticks                                588650075000                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            84.767051                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits               78092166                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups            92125614                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect          7105569                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted        123697874                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits          12605616                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups       12763870                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses          158254                       # Number of indirect misses.
system.cpu0.branchPred.lookups              159676398                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted      1061959                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                       1018202                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts          4969260                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                 143207885                       # Number of branches committed
system.cpu0.commit.bw_lim_events             20263861                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls        3058512                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts       63233262                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts           580306196                       # Number of instructions committed
system.cpu0.commit.committedOps             581325693                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples   1044144433                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.556748                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.390740                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0    776368589     74.35%     74.35% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1    159210704     15.25%     89.60% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2     37561824      3.60%     93.20% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3     32914807      3.15%     96.35% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4     10938732      1.05%     97.40% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5      1923883      0.18%     97.58% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6      1972542      0.19%     97.77% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7      2989491      0.29%     98.06% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8     20263861      1.94%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total   1044144433                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                        65                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls            11887934                       # Number of function calls committed.
system.cpu0.commit.int_insts                561306816                       # Number of committed integer instructions.
system.cpu0.commit.loads                    179956691                       # Number of loads committed
system.cpu0.commit.membars                    2037588                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass      2037597      0.35%      0.35% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu       322236372     55.43%     55.78% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult        4135846      0.71%     56.49% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv         1017777      0.18%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd             0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp             6      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt            16      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv             2      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc            6      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead      180974881     31.13%     87.80% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite      70923155     12.20%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead           12      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite           23      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total        581325693                       # Class of committed instruction
system.cpu0.commit.refs                     251898071                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                  580306196                       # Number of Instructions Simulated
system.cpu0.committedOps                    581325693                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              2.013653                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        2.013653                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles            192408180                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred              2146688                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved            77246731                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts             657657437                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles               395279696                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                458486598                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles               4977054                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts              7138960                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles              3940140                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                  159676398                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                114600412                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                    655856641                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes              2644872                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles          170                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                     669571366                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                  55                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles           83                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles               14226752                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.136647                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles         392121343                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches          90697782                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.573001                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples        1055091668                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.635577                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.880899                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0               574259404     54.43%     54.43% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1               358911433     34.02%     88.44% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                73137009      6.93%     95.38% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                36998647      3.51%     98.88% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                 6735871      0.64%     99.52% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                 3858011      0.37%     99.89% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                  165746      0.02%     99.90% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                 1021791      0.10%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                    3756      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total          1055091668                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                       56                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                      33                       # number of floating regfile writes
system.cpu0.idleCycles                      113443637                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts             5041288                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches               150810195                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.546210                       # Inst execution rate
system.cpu0.iew.exec_refs                   286605349                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                  80276034                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles              158906419                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts            205792732                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts           1021571                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts          2586971                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts            81304526                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts          644541169                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts            206329315                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts          3811242                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts            638265735                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents                987605                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents              3803564                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles               4977054                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles              5934578                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked        78378                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads        11524863                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses        28142                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation         8212                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads      4120615                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads     25836041                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores      9363146                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents          8212                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect       851559                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect       4189729                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                270283649                       # num instructions consuming a value
system.cpu0.iew.wb_count                    630715070                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.851611                       # average fanout of values written-back
system.cpu0.iew.wb_producers                230176436                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.539748                       # insts written-back per cycle
system.cpu0.iew.wb_sent                     630804540                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads               776940465                       # number of integer regfile reads
system.cpu0.int_regfile_writes              404318943                       # number of integer regfile writes
system.cpu0.ipc                              0.496610                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.496610                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass          2038472      0.32%      0.32% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu            346905873     54.03%     54.35% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult             4139438      0.64%     54.99% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv              1018077      0.16%     55.15% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                  0      0.00%     55.15% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                  6      0.00%     55.15% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                 16      0.00%     55.15% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     55.15% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     55.15% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                  2      0.00%     55.15% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc                 6      0.00%     55.15% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     55.15% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     55.15% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     55.15% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     55.15% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     55.15% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     55.15% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     55.15% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     55.15% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     55.15% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     55.15% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     55.15% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     55.15% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     55.15% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     55.15% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     55.15% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     55.15% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     55.15% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     55.15% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     55.15% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     55.15% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     55.15% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     55.15% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     55.15% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     55.15% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     55.15% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     55.15% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     55.15% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     55.15% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     55.15% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     55.15% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     55.15% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     55.15% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     55.15% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     55.15% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     55.15% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     55.15% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead           208435757     32.46%     87.61% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite           79539293     12.39%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead             15      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite            23      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total             642076978                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                     71                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads                139                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses           67                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes                75                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                    1343778                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.002093                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                 257991     19.20%     19.20% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     0      0.00%     19.20% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0      0.00%     19.20% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     19.20% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     19.20% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     19.20% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     19.20% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     19.20% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     19.20% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%     19.20% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     19.20% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     19.20% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     19.20% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     19.20% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     19.20% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     19.20% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     19.20% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     19.20% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     19.20% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     19.20% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     19.20% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     19.20% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     19.20% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     19.20% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     19.20% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     19.20% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     19.20% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     19.20% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     19.20% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     19.20% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     19.20% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     19.20% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     19.20% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     19.20% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     19.20% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     19.20% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     19.20% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     19.20% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     19.20% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     19.20% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     19.20% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     19.20% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     19.20% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     19.20% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     19.20% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     19.20% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead                924356     68.79%     87.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite               161428     12.01%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               3      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses             641382213                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads        2340667409                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses    630715003                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes        707763846                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                 641481818                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued                642076978                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded            3059351                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined       63215472                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued            78147                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved           839                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined     13738734                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples   1055091668                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.608551                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.818266                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0          590395964     55.96%     55.96% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1          323627499     30.67%     86.63% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2          114288152     10.83%     97.46% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3           20338520      1.93%     99.39% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4            4245037      0.40%     99.79% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5            1567217      0.15%     99.94% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6             436715      0.04%     99.98% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7             119420      0.01%     99.99% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8              73144      0.01%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total     1055091668                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.549472                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads          9750427                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores         2060691                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads           205792732                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores           81304526                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                    903                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                    30                       # number of misc regfile writes
system.cpu0.numCycles                      1168535305                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                     8765634                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles              172187701                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps            370579481                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents               6885298                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles               401118090                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents               6500502                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents                10497                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups            795082748                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts             652127470                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands          419845223                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                456025800                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents               6989257                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles               4977054                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles             20610294                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps                49265737                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups               56                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups       795082692                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles        172729                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts              2857                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                 14401857                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts          2854                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                  1668428425                       # The number of ROB reads
system.cpu0.rob.rob_writes                 1300076580                       # The number of ROB writes
system.cpu0.timesIdled                       12249303                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                  859                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            73.992535                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits                4541630                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups             6137957                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect           824074                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted          7789417                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits            266748                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups         403721                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses          136973                       # Number of indirect misses.
system.cpu1.branchPred.lookups                8772250                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted         3170                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                       1017928                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts           487128                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                   7095575                       # Number of branches committed
system.cpu1.commit.bw_lim_events               817208                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls        3054450                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts        4459488                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts            32264417                       # Number of instructions committed
system.cpu1.commit.committedOps              33282519                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples    193366078                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.172122                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     0.824111                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0    179568927     92.86%     92.86% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1      6955133      3.60%     96.46% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      2297648      1.19%     97.65% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      2018493      1.04%     98.69% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4       511819      0.26%     98.96% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       164194      0.08%     99.04% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6       957891      0.50%     99.54% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7        74765      0.04%     99.58% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8       817208      0.42%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total    193366078                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls              320862                       # Number of function calls committed.
system.cpu1.commit.int_insts                 31049323                       # Number of committed integer instructions.
system.cpu1.commit.loads                      9248717                       # Number of loads committed
system.cpu1.commit.membars                    2035982                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass      2035982      6.12%      6.12% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        19083467     57.34%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult             42      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv              84      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead       10266645     30.85%     94.30% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       1896287      5.70%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total         33282519                       # Class of committed instruction
system.cpu1.commit.refs                      12162944                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                   32264417                       # Number of Instructions Simulated
system.cpu1.committedOps                     33282519                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              6.028534                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        6.028534                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles            173363910                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred               340226                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved             4372710                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts              39821091                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                 5421546                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                 12641891                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles                487335                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts               613856                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles              2317579                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                    8772250                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                  4997469                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                    187897427                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes                59537                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.IcacheWaitRetryStallCycles           11                       # Number of stall cycles due to full MSHR
system.cpu1.fetch.Insts                      40629934                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                   2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.SquashCycles                1648562                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.045100                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles           5510540                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches           4808378                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.208887                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples         194232261                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.214425                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.653666                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0               169111983     87.07%     87.07% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                14769801      7.60%     94.67% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                 6047052      3.11%     97.78% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                 2905902      1.50%     99.28% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                 1000656      0.52%     99.80% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                  317462      0.16%     99.96% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                   79197      0.04%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                      55      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                     153      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total           194232261                       # Number of instructions fetched each cycle (Total)
system.cpu1.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu1.idleCycles                         274869                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts              520790                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                 7719224                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.187056                       # Inst execution rate
system.cpu1.iew.exec_refs                    13001846                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                   2943818                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles              150530588                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts             10104433                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts           1018616                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts           599897                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts             2975863                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts           37734522                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts             10058028                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts           590640                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts             36383799                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents                751280                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents              1534348                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles                487335                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles              3477357                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked        21157                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads          139086                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses         4258                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation          163                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads          298                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads       855716                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores        61636                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents           163                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect        91517                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect        429273                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                 21317244                       # num instructions consuming a value
system.cpu1.iew.wb_count                     36078501                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.866723                       # average fanout of values written-back
system.cpu1.iew.wb_producers                 18476139                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.185487                       # insts written-back per cycle
system.cpu1.iew.wb_sent                      36086509                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads                44716481                       # number of integer regfile reads
system.cpu1.int_regfile_writes               24600111                       # number of integer regfile writes
system.cpu1.ipc                              0.165878                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.165878                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass          2036089      5.51%      5.51% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             21864006     59.13%     64.64% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                  44      0.00%     64.64% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                   84      0.00%     64.64% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     64.64% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     64.64% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     64.64% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     64.64% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     64.64% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     64.64% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     64.64% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     64.64% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     64.64% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     64.64% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     64.64% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     64.64% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     64.64% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     64.64% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     64.64% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     64.64% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     64.64% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     64.64% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     64.64% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     64.64% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     64.64% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     64.64% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     64.64% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     64.64% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     64.64% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     64.64% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     64.64% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     64.64% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     64.64% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     64.64% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     64.64% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     64.64% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     64.64% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     64.64% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     64.64% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     64.64% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     64.64% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     64.64% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     64.64% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     64.64% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     64.64% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     64.64% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     64.64% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead            11140956     30.13%     94.77% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            1933248      5.23%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total              36974439                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                     15                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                 27                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                    1145583                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.030983                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                 222780     19.45%     19.45% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     19.45% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     19.45% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     19.45% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     19.45% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     19.45% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     19.45% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     19.45% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     19.45% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     19.45% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     19.45% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     19.45% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     19.45% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     19.45% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     19.45% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     19.45% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     19.45% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     19.45% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     19.45% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     19.45% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     19.45% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     19.45% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     19.45% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     19.45% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     19.45% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     19.45% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     19.45% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     19.45% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     19.45% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     19.45% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     19.45% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     19.45% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     19.45% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     19.45% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     19.45% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     19.45% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     19.45% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     19.45% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     19.45% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     19.45% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     19.45% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     19.45% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     19.45% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     19.45% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     19.45% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     19.45% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead                815123     71.15%     90.60% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite               107677      9.40%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               3      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses              36083918                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads         269405118                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses     36078489                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes         42186625                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                  34679840                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                 36974439                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded            3054682                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined        4452002                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued            78423                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved           232                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined      1504171                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples    194232261                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.190362                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.653449                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0          171978414     88.54%     88.54% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           14267706      7.35%     95.89% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2            4454273      2.29%     98.18% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            1484106      0.76%     98.95% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4            1400863      0.72%     99.67% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5             282794      0.15%     99.81% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6             256253      0.13%     99.94% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7              71887      0.04%     99.98% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8              35965      0.02%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total      194232261                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.190093                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads          6169471                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores          531255                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads            10104433                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores            2975863                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                    107                       # number of misc regfile reads
system.cpu1.numCycles                       194507130                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                   982785701                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles              161319070                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps             22413792                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents               6552325                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                 6533514                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents               1158708                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents                 5661                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups             47969687                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts              38904731                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands           26814833                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                 13163387                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents               4586977                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles                487335                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles             12703220                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                 4401041                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu1.rename.int_rename_lookups        47969675                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles         25735                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts               583                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                 13977802                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts           583                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   230290578                       # The number of ROB reads
system.cpu1.rob.rob_writes                   76352060                       # The number of ROB writes
system.cpu1.timesIdled                           3802                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu2.branchPred.lookups                      0                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                             0                       # Number of atomic instructions committed
system.cpu2.commit.branches                         0                       # Number of branches committed
system.cpu2.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu2.commit.committedInsts                   0                       # Number of instructions committed
system.cpu2.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls                   0                       # Number of function calls committed.
system.cpu2.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu2.commit.loads                            0                       # Number of loads committed
system.cpu2.commit.membars                          0                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu2.commit.refs                             0                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                          0                       # Number of Instructions Simulated
system.cpu2.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu2.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu2.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu2.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                       0                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                         nan                       # Inst execution rate
system.cpu2.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                         0                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu2.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu2.iew.wb_producers                        0                       # num instructions producing a value
system.cpu2.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu2.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu2.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu2.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu2.iq.rate                               nan                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                           0                       # The number of ROB reads
system.cpu2.rob.rob_writes                          0                       # The number of ROB writes
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu3.branchPred.lookups                      0                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                             0                       # Number of atomic instructions committed
system.cpu3.commit.branches                         0                       # Number of branches committed
system.cpu3.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu3.commit.committedInsts                   0                       # Number of instructions committed
system.cpu3.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls                   0                       # Number of function calls committed.
system.cpu3.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu3.commit.loads                            0                       # Number of loads committed
system.cpu3.commit.membars                          0                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu3.commit.refs                             0                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                          0                       # Number of Instructions Simulated
system.cpu3.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu3.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu3.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu3.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                       0                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                         nan                       # Inst execution rate
system.cpu3.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                         0                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu3.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu3.iew.wb_producers                        0                       # num instructions producing a value
system.cpu3.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu3.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu3.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu3.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu3.iq.rate                               nan                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                           0                       # The number of ROB reads
system.cpu3.rob.rob_writes                          0                       # The number of ROB writes
system.l2.prefetcher.num_hwpf_issued          2598225                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit               706309                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified             3754473                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull               3675                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage               1000976                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      3844837                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       7648755                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests        87594                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops        38752                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     36262777                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      2785120                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     72500899                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        2823872                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 588650075000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            2406200                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      1657681                       # Transaction distribution
system.membus.trans_dist::CleanEvict          2146152                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              369                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq            268                       # Transaction distribution
system.membus.trans_dist::ReadExReq           1437755                       # Transaction distribution
system.membus.trans_dist::ReadExResp          1437752                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       2406200                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           330                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     11492707                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               11492707                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    352104512                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               352104512                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                              543                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           3844922                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 3844922    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             3844922                       # Request fanout histogram
system.membus.respLayer1.occupancy        20191884400                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              3.4                       # Layer utilization (%)
system.membus.reqLayer0.occupancy         15281180983                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               2.6                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.pwrStateResidencyTicks::ON   588650075000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 588650075000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 588650075000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 588650075000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.replacements                     0                       # number of replacements
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 588650075000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.pwrStateResidencyTicks::ON   588650075000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 588650075000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 588650075000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 588650075000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.replacements                     0                       # number of replacements
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 588650075000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu0.numPwrStateTransitions                 12                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples            6                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean       730470000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   1145026952.649020                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10            6    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value        19000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value   2880301000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total              6                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   584267255000                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED   4382820000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 588650075000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst     98698731                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        98698731                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst     98698731                       # number of overall hits
system.cpu0.icache.overall_hits::total       98698731                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst     15901680                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total      15901680                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst     15901680                       # number of overall misses
system.cpu0.icache.overall_misses::total     15901680                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst 224204394996                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total 224204394996                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst 224204394996                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total 224204394996                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst    114600411                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total    114600411                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst    114600411                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total    114600411                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.138758                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.138758                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.138758                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.138758                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 14099.415596                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 14099.415596                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 14099.415596                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 14099.415596                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         2649                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               52                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    50.942308                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks     14876561                       # number of writebacks
system.cpu0.icache.writebacks::total         14876561                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst      1025085                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total      1025085                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst      1025085                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total      1025085                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst     14876595                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total     14876595                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst     14876595                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total     14876595                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst 199590023498                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total 199590023498                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst 199590023498                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total 199590023498                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.129813                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.129813                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.129813                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.129813                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 13416.378109                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 13416.378109                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 13416.378109                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 13416.378109                       # average overall mshr miss latency
system.cpu0.icache.replacements              14876561                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst     98698731                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       98698731                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst     15901680                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total     15901680                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst 224204394996                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total 224204394996                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst    114600411                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total    114600411                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.138758                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.138758                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 14099.415596                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 14099.415596                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst      1025085                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total      1025085                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst     14876595                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total     14876595                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst 199590023498                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total 199590023498                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.129813                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.129813                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 13416.378109                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 13416.378109                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 588650075000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           31.999897                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs          113575064                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs         14876561                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs             7.634497                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            87500                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    31.999897                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999997                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999997                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        244077415                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       244077415                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 588650075000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data    232325864                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total       232325864                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data    232325864                       # number of overall hits
system.cpu0.dcache.overall_hits::total      232325864                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data     28952610                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      28952610                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data     28952610                       # number of overall misses
system.cpu0.dcache.overall_misses::total     28952610                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 723484656277                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 723484656277                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 723484656277                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 723484656277                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data    261278474                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    261278474                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data    261278474                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    261278474                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.110811                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.110811                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.110811                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.110811                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 24988.581557                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 24988.581557                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 24988.581557                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 24988.581557                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs      3677212                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets       227881                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs            91444                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets           3026                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    40.212720                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    75.307667                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks     20286669                       # number of writebacks
system.cpu0.dcache.writebacks::total         20286669                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data      9059866                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total      9059866                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data      9059866                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total      9059866                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data     19892744                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total     19892744                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data     19892744                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total     19892744                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 360655980438                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 360655980438                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 360655980438                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 360655980438                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.076136                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.076136                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.076136                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.076136                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 18130.026729                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 18130.026729                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 18130.026729                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 18130.026729                       # average overall mshr miss latency
system.cpu0.dcache.replacements              20286669                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data    167761028                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total      167761028                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data     22596122                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     22596122                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 491093108000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 491093108000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data    190357150                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    190357150                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.118704                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.118704                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 21733.512857                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 21733.512857                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data      5372012                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total      5372012                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data     17224110                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total     17224110                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 273885813500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 273885813500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.090483                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.090483                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 15901.304247                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 15901.304247                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data     64564836                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total      64564836                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data      6356488                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total      6356488                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data 232391548277                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 232391548277                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data     70921324                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total     70921324                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.089627                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.089627                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 36559.739950                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 36559.739950                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data      3687854                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total      3687854                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data      2668634                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total      2668634                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data  86770166938                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total  86770166938                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.037628                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.037628                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 32514.824790                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 32514.824790                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data         1121                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         1121                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data          780                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total          780                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data     54365500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total     54365500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data         1901                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         1901                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.410310                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.410310                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data 69699.358974                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 69699.358974                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data          765                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total          765                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data           15                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total           15                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data       809000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total       809000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.007891                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.007891                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 53933.333333                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 53933.333333                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data         1710                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         1710                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data          143                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total          143                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data       569000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total       569000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data         1853                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         1853                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.077172                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.077172                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  3979.020979                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  3979.020979                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data          142                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total          142                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data       428000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total       428000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.076632                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.076632                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  3014.084507                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  3014.084507                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_miss_latency::.cpu0.data        15500                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::total        15500                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::.cpu0.data        14500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total        14500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data       611491                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total         611491                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data       406711                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total       406711                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data  34346468000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total  34346468000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data      1018202                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total      1018202                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.399440                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.399440                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 84449.321508                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 84449.321508                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data       406711                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total       406711                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data  33939757000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total  33939757000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.399440                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.399440                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 83449.321508                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 83449.321508                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 588650075000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.972139                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          253238687                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         20299157                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            12.475330                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           256500                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.972139                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.999129                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999129                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           29                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1            3                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        544900049                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       544900049                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 588650075000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst            14676706                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data            18925914                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst                2310                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data              199255                       # number of demand (read+write) hits
system.l2.demand_hits::total                 33804185                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst           14676706                       # number of overall hits
system.l2.overall_hits::.cpu0.data           18925914                       # number of overall hits
system.l2.overall_hits::.cpu1.inst               2310                       # number of overall hits
system.l2.overall_hits::.cpu1.data             199255                       # number of overall hits
system.l2.overall_hits::total                33804185                       # number of overall hits
system.l2.demand_misses::.cpu0.inst            199888                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data           1359400                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst              2355                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data            869728                       # number of demand (read+write) misses
system.l2.demand_misses::total                2431371                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst           199888                       # number of overall misses
system.l2.overall_misses::.cpu0.data          1359400                       # number of overall misses
system.l2.overall_misses::.cpu1.inst             2355                       # number of overall misses
system.l2.overall_misses::.cpu1.data           869728                       # number of overall misses
system.l2.overall_misses::total               2431371                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst  16325464500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 128846294821                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    216316500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data  86871722384                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     232259798205                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst  16325464500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 128846294821                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    216316500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data  86871722384                       # number of overall miss cycles
system.l2.overall_miss_latency::total    232259798205                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst        14876594                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data        20285314                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst            4665                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data         1068983                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             36235556                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst       14876594                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data       20285314                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst           4665                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data        1068983                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            36235556                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.013436                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.067014                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.504823                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.813603                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.067099                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.013436                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.067014                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.504823                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.813603                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.067099                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 81673.059413                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 94781.738135                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 91854.140127                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 99883.782498                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 95526.268186                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 81673.059413                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 94781.738135                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 91854.140127                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 99883.782498                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 95526.268186                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs              79123                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                      1990                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs      39.760302                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                   1125393                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks             1657681                       # number of writebacks
system.l2.writebacks::total                   1657681                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst             43                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data          30986                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst             12                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data           5991                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total               37032                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst            43                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data         30986                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst            12                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data          5991                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total              37032                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst       199845                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data      1328414                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         2343                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data       863737                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           2394339                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst       199845                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data      1328414                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         2343                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data       863737                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher      1469485                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          3863824                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst  14325314000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 113411094358                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    192214500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data  77786237889                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 205714860747                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst  14325314000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 113411094358                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    192214500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data  77786237889                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher 131845026639                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 337559887386                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.013434                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.065486                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.502251                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.807999                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.066077                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.013434                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.065486                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.502251                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.807999                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.106631                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 71682.123646                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 85373.305579                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 82037.772087                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 90057.781349                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 85917.182465                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 71682.123646                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 85373.305579                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 82037.772087                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 90057.781349                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 89721.927505                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 87364.198624                       # average overall mshr miss latency
system.l2.replacements                        6580290                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      4992228                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          4992228                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      4992228                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      4992228                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks     31159829                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total         31159829                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks     31159829                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total     31159829                       # number of WritebackClean accesses(hits+misses)
system.l2.HardPFReq_mshr_misses::.l2.prefetcher      1469485                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total        1469485                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher 131845026639                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total 131845026639                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 89721.927505                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 89721.927505                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu0.data              16                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data              11                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                   27                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data            84                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                 84                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data      1270500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total      1270500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data          100                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data           11                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total              111                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.840000                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.756757                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data        15125                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total        15125                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_misses::.cpu0.data           84                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total            84                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data      1693000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total      1693000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.840000                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.756757                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 20154.761905                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 20154.761905                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu1.data             5                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                  5                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu1.data           13                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total               13                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_accesses::.cpu1.data           18                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total             18                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.722222                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.722222                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data           13                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total           13                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data       263500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total       263500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.722222                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.722222                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data 20269.230769                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 20269.230769                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data          2254651                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data            94164                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total               2348815                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data         806952                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data         651125                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             1458077                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data  76291518425                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data  64070954478                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  140362472903                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data      3061603                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data       745289                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           3806892                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.263572                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.873654                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.383010                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 94542.820917                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 98400.390828                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 96265.473568                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data        16776                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data         3900                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total            20676                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data       790176                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data       647225                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        1437401                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data  67128516943                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data  57292275479                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 124420792422                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.258092                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.868422                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.377579                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 84953.879823                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 88519.874045                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 86559.556047                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst      14676706                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst          2310                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total           14679016                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst       199888                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst         2355                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total           202243                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst  16325464500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    216316500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total  16541781000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst     14876594                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst         4665                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total       14881259                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.013436                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.504823                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.013590                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 81673.059413                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 91854.140127                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 81791.612071                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst           43                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst           12                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total            55                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst       199845                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         2343                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total       202188                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst  14325314000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    192214500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total  14517528500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.013434                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.502251                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.013587                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 71682.123646                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 82037.772087                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 71802.127228                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data     16671263                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data       105091                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total          16776354                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data       552448                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data       218603                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          771051                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data  52554776396                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data  22800767906                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  75355544302                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data     17223711                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data       323694                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      17547405                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.032075                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.675338                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.043941                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 95130.720712                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 104302.172916                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 97730.946853                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data        14210                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data         2091                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total        16301                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data       538238                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data       216512                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       754750                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data  46282577415                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data  20493962410                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  66776539825                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.031250                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.668879                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.043012                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 85989.055799                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 94655.087986                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 88475.044485                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data          389                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu1.data           10                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total               399                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data          431                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data           18                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total             449                       # number of InvalidateReq misses
system.l2.InvalidateReq_miss_latency::.cpu0.data      9314999                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu1.data       536999                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::total      9851998                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_accesses::.cpu0.data          820                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data           28                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total           848                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.525610                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data     0.642857                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.529481                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_miss_latency::.cpu0.data 21612.526682                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu1.data 29833.277778                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::total 21942.089087                       # average InvalidateReq miss latency
system.l2.InvalidateReq_mshr_hits::.cpu0.data          111                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu1.data            8                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::total          119                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_misses::.cpu0.data          320                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data           10                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total          330                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data      6237996                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data       203999                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total      6441995                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.390244                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data     0.357143                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.389151                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 19493.737500                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data 20399.900000                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 19521.196970                       # average InvalidateReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 588650075000                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 588650075000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.999809                       # Cycle average of tags in use
system.l2.tags.total_refs                    73800495                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   6580808                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     11.214504                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      26.015970                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        4.141993                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data       12.897914                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.010935                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        2.725545                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher    18.207452                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.406500                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.064719                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.201530                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000171                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.042587                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.284491                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999997                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024            64                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           64                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 585689600                       # Number of tag accesses
system.l2.tags.data_accesses                585689600                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 588650075000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst      12790080                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data      85041728                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        149952                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data      55283776                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher     92747392                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          246012928                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst     12790080                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       149952                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total      12940032                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    106091584                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       106091584                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst         199845                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data        1328777                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           2343                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data         863809                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher      1449178                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             3843952                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      1657681                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            1657681                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst         21727815                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        144469068                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst           254739                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data         93916196                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher    157559467                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             417927286                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst     21727815                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst       254739                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         21982554                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      180228609                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            180228609                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      180228609                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst        21727815                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       144469068                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst          254739                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data        93916196                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher    157559467                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            598155894                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   1606547.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples    199845.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples   1262964.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      2343.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples    850155.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples   1446501.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.004262579500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        97781                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        97781                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             7792977                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            1512658                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     3843952                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    1657681                       # Number of write requests accepted
system.mem_ctrls.readBursts                   3843952                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  1657681                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  82144                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 51134                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            151489                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            148849                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            170557                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            555592                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            374597                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            359770                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            295585                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            238214                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            246580                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            200696                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           189286                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           168657                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           171207                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           158836                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           177425                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           154468                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             67798                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             65392                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             65450                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             65085                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            138710                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            148198                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            196168                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            149698                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            130508                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            112138                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            94327                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            82204                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            77466                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            74038                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            71449                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            67891                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       2.83                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.94                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 122150735635                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                18809040000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            192684635635                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     32471.28                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                51221.28                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  2546152                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 1020527                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 67.68                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                63.52                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               3843952                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              1657681                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 1559442                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  747454                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  277664                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  196710                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  158678                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                  129786                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                  109714                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                   93916                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                   80588                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                   70771                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                  73018                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                 104613                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                  54872                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                  34641                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                  26946                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                  20643                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                  14230                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                   6976                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                    912                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                    234                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  11870                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  14858                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  42539                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  77865                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  95050                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  98903                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  99732                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 100738                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 104918                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 105090                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 105115                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 107082                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 102958                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 101731                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 101189                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  99753                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  99553                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 100660                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   6547                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   4487                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   3475                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   2739                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   2209                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   1912                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   1692                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   1474                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   1445                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   1315                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   1149                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   1026                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    999                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    829                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    769                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    707                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    635                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    599                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    575                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    612                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    584                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    616                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    339                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    107                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                     22                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                     24                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                     33                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      8                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      1801637                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    190.699778                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   116.418009                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   249.788725                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      1059544     58.81%     58.81% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       374562     20.79%     79.60% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       108380      6.02%     85.62% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        63110      3.50%     89.12% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        40584      2.25%     91.37% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        29246      1.62%     92.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        21447      1.19%     94.19% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        14807      0.82%     95.01% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        89957      4.99%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      1801637                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        97781                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      38.470204                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    226.383691                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-4095        97776     99.99%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-8191            4      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::65536-69631            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         97781                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        97781                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.429777                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.399898                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.048834                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            80359     82.18%     82.18% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             2423      2.48%     84.66% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             9071      9.28%     93.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             3924      4.01%     97.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20             1218      1.25%     99.20% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              407      0.42%     99.61% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22              184      0.19%     99.80% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23               79      0.08%     99.88% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24               45      0.05%     99.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25               32      0.03%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26               13      0.01%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::27                6      0.01%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28                4      0.00%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::29                5      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::30                5      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::31                3      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::33                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::34                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         97781                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              240755712                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 5257216                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               102817280                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               246012928                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            106091584                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       409.00                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       174.67                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    417.93                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    180.23                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         4.56                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     3.20                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.36                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  588650058500                       # Total gap between requests
system.mem_ctrls.avgGap                     106995.52                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst     12790080                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data     80829696                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       149952                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data     54409920                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher     92576064                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    102817280                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 21727815.120043940842                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 137313659.562516838312                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 254738.776683244301                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 92431687.875007912517                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 157268414.516043335199                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 174666214.049153059721                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst       199845                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data      1328777                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         2343                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data       863809                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher      1449178                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      1657681                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst   6083586769                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data  58788524499                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst     94068854                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data  41969640585                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher  85748814928                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 14073398507613                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     30441.53                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     44242.58                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     40148.89                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     48586.71                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     59170.66                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   8489811.07                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    66.44                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           5930791020                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           3152271210                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         10475486700                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         3706309620                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     46467398640.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     127712775570                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy     118494028320                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       315939061080                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        536.717949                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 306612245360                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  19656260000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 262381569640                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           6932982840                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           3684941205                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         16383822420                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         4679724780                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     46467398640.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     198923287110                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      58527281760                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       335599438755                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        570.117041                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 150039950653                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  19656260000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 418953864347                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions                167                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples           84                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    5845312166.666667                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   28086149608.107563                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10           81     96.43%     96.43% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::5e+10-1e+11            1      1.19%     97.62% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1e+11-1.5e+11            1      1.19%     98.81% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::2e+11-2.5e+11            1      1.19%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        20500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value 223872506000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total             84                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON    97643853000                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED 491006222000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 588650075000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst      4991431                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         4991431                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst      4991431                       # number of overall hits
system.cpu1.icache.overall_hits::total        4991431                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst         6038                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total          6038                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst         6038                       # number of overall misses
system.cpu1.icache.overall_misses::total         6038                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst    322651500                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total    322651500                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst    322651500                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total    322651500                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst      4997469                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      4997469                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst      4997469                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      4997469                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.001208                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.001208                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.001208                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.001208                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 53436.816827                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 53436.816827                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 53436.816827                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 53436.816827                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs          211                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets          193                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                3                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              1                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs    70.333333                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          193                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks         4633                       # number of writebacks
system.cpu1.icache.writebacks::total             4633                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst         1373                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total         1373                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst         1373                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total         1373                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst         4665                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total         4665                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst         4665                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total         4665                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst    249189500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    249189500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst    249189500                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    249189500                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.000933                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000933                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.000933                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000933                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 53416.827438                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 53416.827438                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 53416.827438                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 53416.827438                       # average overall mshr miss latency
system.cpu1.icache.replacements                  4633                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst      4991431                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        4991431                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst         6038                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total         6038                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst    322651500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total    322651500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst      4997469                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      4997469                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.001208                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.001208                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 53436.816827                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 53436.816827                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst         1373                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total         1373                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst         4665                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total         4665                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst    249189500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    249189500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.000933                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000933                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 53416.827438                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 53416.827438                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 588650075000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           31.203172                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs            4741537                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs             4633                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs          1023.426937                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle        390345000                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst    31.203172                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.975099                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.975099                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0           14                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3           15                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4            3                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses          9999603                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses         9999603                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 588650075000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data      9143039                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         9143039                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data      9143039                       # number of overall hits
system.cpu1.dcache.overall_hits::total        9143039                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data      2581654                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       2581654                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data      2581654                       # number of overall misses
system.cpu1.dcache.overall_misses::total      2581654                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 211852166021                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 211852166021                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 211852166021                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 211852166021                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data     11724693                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     11724693                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data     11724693                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     11724693                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.220189                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.220189                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.220189                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.220189                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 82060.634779                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 82060.634779                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 82060.634779                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 82060.634779                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs      1031376                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets       192652                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs            20793                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets           2659                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    49.602078                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    72.452802                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      1069016                       # number of writebacks
system.cpu1.dcache.writebacks::total          1069016                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data      1925008                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      1925008                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data      1925008                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      1925008                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data       656646                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total       656646                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data       656646                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total       656646                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data  55430029287                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total  55430029287                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data  55430029287                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total  55430029287                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.056005                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.056005                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.056005                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.056005                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 84413.868792                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 84413.868792                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 84413.868792                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 84413.868792                       # average overall mshr miss latency
system.cpu1.dcache.replacements               1069016                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data      8266669                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        8266669                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data      1562158                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      1562158                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 119929865000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 119929865000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data      9828827                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      9828827                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.158936                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.158936                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 76771.917437                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 76771.917437                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data      1237550                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      1237550                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data       324608                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total       324608                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data  24694136500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  24694136500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.033026                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.033026                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 76073.715066                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 76073.715066                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data       876370                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        876370                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data      1019496                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total      1019496                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data  91922301021                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total  91922301021                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      1895866                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      1895866                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.537747                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.537747                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 90164.454810                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 90164.454810                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data       687458                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total       687458                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data       332038                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       332038                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data  30735892787                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total  30735892787                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.175138                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.175138                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 92567.395259                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 92567.395259                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data          302                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          302                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data          155                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          155                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data      4983000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total      4983000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data          457                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          457                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.339168                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.339168                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 32148.387097                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 32148.387097                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data          155                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          155                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data          301                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          301                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data          132                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total          132                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data       958000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total       958000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data          433                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          433                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.304850                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.304850                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  7257.575758                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  7257.575758                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data          132                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total          132                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data       826000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total       826000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.304850                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.304850                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  6257.575758                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  6257.575758                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data       592287                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total         592287                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data       425641                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total       425641                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data  36244652000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total  36244652000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data      1017928                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total      1017928                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.418145                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.418145                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 85153.103202                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 85153.103202                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data       425641                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total       425641                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data  35819011000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total  35819011000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.418145                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.418145                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 84153.103202                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 84153.103202                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 588650075000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           29.597399                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           10817293                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          1082145                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs             9.996159                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle        390356500                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    29.597399                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.924919                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.924919                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           28                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0            5                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3           23                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.875000                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         26569195                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        26569195                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 588650075000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          32429979                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      6649909                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean     31244631                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         4922609                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq          2608503                       # Transaction distribution
system.tol2bus.trans_dist::HardPFResp               2                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq             396                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq           273                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp            669                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq            1                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp            1                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          3831792                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         3831792                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq      14881259                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     17548721                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq          848                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp          848                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side     44629748                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side     60872509                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        13963                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      3220463                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total             108736683                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side   1904201856                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side   2596606528                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side       595072                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side    136831168                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             4638234624                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         9215552                       # Total snoops (count)
system.tol2bus.snoopTraffic                 107769600                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         45452455                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.065468                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.250774                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               42515516     93.54%     93.54% # Request fanout histogram
system.tol2bus.snoop_fanout::1                2898185      6.38%     99.91% # Request fanout histogram
system.tol2bus.snoop_fanout::2                  38753      0.09%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      1      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              3                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           45452455                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        72487671276                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             12.3                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       30450438966                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             5.2                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy       22327804119                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             3.8                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy        1623869973                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.3                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy           7010474                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy             3005                       # Layer occupancy (ticks)
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               2408231393500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  70156                       # Simulator instruction rate (inst/s)
host_mem_usage                                 703476                       # Number of bytes of host memory used
host_op_rate                                    70225                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 35184.82                       # Real time elapsed on the host
host_tick_rate                               51714955                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  2468424175                       # Number of instructions simulated
sim_ops                                    2470856926                       # Number of ops (including micro ops) simulated
sim_seconds                                  1.819581                       # Number of seconds simulated
sim_ticks                                1819581318500                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            99.623792                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits              163663274                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups           164281314                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect         13062836                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted        185492213                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits            306072                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups         323743                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses           17671                       # Number of indirect misses.
system.cpu0.branchPred.lookups              195786078                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted        10676                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                        200596                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts         13045600                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                 124619114                       # Number of branches committed
system.cpu0.commit.bw_lim_events             33242290                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls         608232                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts      246034491                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts           931541939                       # Number of instructions committed
system.cpu0.commit.committedOps             931742292                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples   3583883131                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.259981                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.219408                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0   3353795706     93.58%     93.58% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1     82768153      2.31%     95.89% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2     19584548      0.55%     96.44% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3      9684380      0.27%     96.71% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4      8869021      0.25%     96.95% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5      5844526      0.16%     97.12% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6     40546680      1.13%     98.25% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7     29547827      0.82%     99.07% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8     33242290      0.93%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total   3583883131                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                 319102329                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls              681230                       # Number of function calls committed.
system.cpu0.commit.int_insts                763725164                       # Number of committed integer instructions.
system.cpu0.commit.loads                    247259497                       # Number of loads committed
system.cpu0.commit.membars                     397281                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass       398292      0.04%      0.04% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu       469842504     50.43%     50.47% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult          13641      0.00%     50.47% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv            1994      0.00%     50.47% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd     118370534     12.70%     63.17% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp           994      0.00%     63.17% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt      36866839      3.96%     67.13% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult      8455558      0.91%     68.04% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     68.04% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv      12142129      1.30%     69.34% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc     12361427      1.33%     70.67% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     70.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     70.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     70.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     70.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     70.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     70.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     70.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     70.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     70.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     70.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     70.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     70.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     70.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     70.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     70.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     70.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     70.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     70.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     70.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     70.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     70.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     70.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     70.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     70.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     70.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     70.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     70.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     70.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     70.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     70.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     70.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     70.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     70.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     70.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     70.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     70.67% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead      141667167     15.20%     85.87% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite        716365      0.08%     85.95% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead    105792926     11.35%     97.30% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite     25111922      2.70%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total        931742292                       # Class of committed instruction
system.cpu0.commit.refs                     273288380                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                  931541939                       # Number of Instructions Simulated
system.cpu0.committedOps                    931742292                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              3.905857                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        3.905857                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles           3167366345                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred                17340                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved           143286402                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts            1279737014                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles               101770042                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                269608488                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles              13867851                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts                26867                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles             70320137                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                  195786078                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                 78954331                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                   3522555559                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes              1683559                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles           82                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                    1459131773                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                  10                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.SquashCycles               27770174                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.053810                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles          86492125                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches         163969346                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.401029                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples        3622932863                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.402830                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            1.006836                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0              2783770811     76.84%     76.84% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1               601602330     16.61%     93.44% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                44001426      1.21%     94.66% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3               130664297      3.61%     98.26% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                 5922976      0.16%     98.43% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                  595526      0.02%     98.44% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                43486201      1.20%     99.64% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                12874943      0.36%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                   14353      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total          3622932863                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                359951741                       # number of floating regfile reads
system.cpu0.fp_regfile_writes               316213469                       # number of floating regfile writes
system.cpu0.idleCycles                       15537050                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts            15116893                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches               146377990                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.429686                       # Inst execution rate
system.cpu0.iew.exec_refs                   823225522                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                  27911686                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles             1357566204                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts            309731514                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts            258894                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts         17823190                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts            32800975                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts         1176123242                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts            795313836                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts         12978946                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts           1563398876                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents              12093299                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents            959311364                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles              13867851                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles            984758844                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked     52538538                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads          392673                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses          250                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation      1009725                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads           15                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads     62472017                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores      6772092                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents       1009725                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect      7098126                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect       8018767                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                828224961                       # num instructions consuming a value
system.cpu0.iew.wb_count                   1032914198                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.839965                       # average fanout of values written-back
system.cpu0.iew.wb_producers                695679678                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.283887                       # insts written-back per cycle
system.cpu0.iew.wb_sent                    1036978044                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads              1615839422                       # number of integer regfile reads
system.cpu0.int_regfile_writes              546855406                       # number of integer regfile writes
system.cpu0.ipc                              0.256026                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.256026                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass           401274      0.03%      0.03% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu            541367185     34.34%     34.37% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult               14102      0.00%     34.37% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv                 1994      0.00%     34.37% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd          125229007      7.94%     42.31% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp               1017      0.00%     42.31% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt           47892229      3.04%     45.35% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult           8848927      0.56%     45.91% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     45.91% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv           12142129      0.77%     46.68% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc          13694936      0.87%     47.55% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     47.55% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     47.55% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     47.55% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     47.55% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     47.55% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     47.55% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     47.55% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     47.55% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     47.55% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     47.55% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     47.55% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     47.55% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     47.55% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     47.55% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     47.55% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     47.55% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     47.55% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     47.55% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     47.55% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     47.55% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     47.55% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     47.55% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     47.55% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     47.55% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     47.55% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     47.55% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     47.55% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     47.55% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     47.55% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     47.55% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     47.55% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     47.55% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     47.55% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     47.55% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     47.55% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     47.55% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead           488449308     30.99%     78.54% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite             729461      0.05%     78.58% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead      310544631     19.70%     98.28% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite      27061621      1.72%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total            1576377821                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses              637007441                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads         1182942897                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses    342995186                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes         514790495                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                  193744326                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.122905                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                7000865      3.61%      3.61% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     0      0.00%      3.61% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0      0.00%      3.61% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                65174      0.03%      3.65% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%      3.65% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt               118033      0.06%      3.71% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult               55177      0.03%      3.74% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%      3.74% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv             57196580     29.52%     33.26% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc              210676      0.11%     33.37% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     33.37% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     33.37% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     33.37% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     33.37% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     33.37% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     33.37% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     33.37% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     33.37% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     33.37% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     33.37% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     33.37% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     33.37% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     33.37% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     33.37% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     33.37% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     33.37% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     33.37% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     33.37% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     33.37% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     33.37% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     33.37% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     33.37% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     33.37% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     33.37% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     33.37% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     33.37% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     33.37% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     33.37% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     33.37% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     33.37% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     33.37% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     33.37% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     33.37% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     33.37% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     33.37% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     33.37% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead              95140604     49.11%     82.47% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite                 9913      0.01%     82.48% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead         33942331     17.52%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite            4973      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses            1132713432                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads        5790376617                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses    689919012                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes        906721960                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                1175373680                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued               1576377821                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded             749562                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined      244380953                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued          3886682                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved        141330                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined    199545443                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples   3622932863                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.435111                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       1.199833                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0         3023953026     83.47%     83.47% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1          224509824      6.20%     89.66% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2          113079348      3.12%     92.79% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3           66500745      1.84%     94.62% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4          106551425      2.94%     97.56% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5           56325378      1.55%     99.12% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6           15148683      0.42%     99.53% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7            7433094      0.21%     99.74% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8            9431340      0.26%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total     3622932863                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.433253                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads         17644951                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores        10843096                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads           309731514                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores           32800975                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads              365118178                       # number of misc regfile reads
system.cpu0.misc_regfile_writes             188197481                       # number of misc regfile writes
system.cpu0.numCycles                      3638469913                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                      692958                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles             2524999133                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps            781342821                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents             159167937                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles               134755270                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents             552815800                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents              8607271                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups           1745046031                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts            1233805653                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands         1035316517                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                291454510                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents               1551491                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles              13867851                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles            657373507                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps               253973701                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups        492503947                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups      1252542084                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles        482592                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts             11581                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                425241519                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts         11410                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                  4728364883                       # The number of ROB reads
system.cpu0.rob.rob_writes                 2394650724                       # The number of ROB writes
system.cpu0.timesIdled                         161007                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                 2982                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            99.714480                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits              161855906                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups           162319361                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect         12613843                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted        182653240                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits            267662                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups         275765                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses            8103                       # Number of indirect misses.
system.cpu1.branchPred.lookups              192488888                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted         4147                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                        192293                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts         12605367                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                 123505670                       # Number of branches committed
system.cpu1.commit.bw_lim_events             32403889                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls         587306                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts      237638796                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts           924311623                       # Number of instructions committed
system.cpu1.commit.committedOps             924506422                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples   3581714367                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.258118                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     1.215873                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0   3354304935     93.65%     93.65% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1     81425331      2.27%     95.92% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2     19010896      0.53%     96.45% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      9570081      0.27%     96.72% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4      8706645      0.24%     96.97% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5      5697811      0.16%     97.12% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6     40361144      1.13%     98.25% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7     30233635      0.84%     99.10% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8     32403889      0.90%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total   3581714367                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                 315816446                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls              600092                       # Number of function calls committed.
system.cpu1.commit.int_insts                758889618                       # Number of committed integer instructions.
system.cpu1.commit.loads                    245784579                       # Number of loads committed
system.cpu1.commit.membars                     385295                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass       385295      0.04%      0.04% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu       467483775     50.57%     50.61% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult            966      0.00%     50.61% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv             672      0.00%     50.61% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd     117310442     12.69%     63.30% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     63.30% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt      35989280      3.89%     67.19% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult      8170682      0.88%     68.07% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     68.07% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv      12142080      1.31%     69.39% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc     11923120      1.29%     70.68% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     70.68% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     70.68% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     70.68% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     70.68% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     70.68% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     70.68% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     70.68% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     70.68% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     70.68% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     70.68% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     70.68% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     70.68% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     70.68% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     70.68% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     70.68% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     70.68% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     70.68% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     70.68% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     70.68% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     70.68% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     70.68% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     70.68% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     70.68% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     70.68% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     70.68% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     70.68% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     70.68% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     70.68% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     70.68% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     70.68% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     70.68% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     70.68% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     70.68% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     70.68% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     70.68% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     70.68% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead      140369294     15.18%     85.86% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite        449974      0.05%     85.91% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead    105607578     11.42%     97.33% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite     24673264      2.67%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total        924506422                       # Class of committed instruction
system.cpu1.commit.refs                     271100110                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                  924311623                       # Number of Instructions Simulated
system.cpu1.committedOps                    924506422                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              3.918747                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        3.918747                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles           3175612638                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred                 8502                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved           141880461                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts            1260862289                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                96239593                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                264349240                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles              13395738                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts                18102                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles             69848005                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                  192488888                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                 75770463                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                   3525722719                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes              1595365                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.Insts                    1435516138                       # Number of instructions fetch has processed
system.cpu1.fetch.SquashCycles               26808428                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.053142                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles          80318281                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches         162123568                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.396317                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples        3619445214                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.396691                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.995070                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0              2789202135     77.06%     77.06% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1               596539786     16.48%     93.54% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                43392518      1.20%     94.74% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3               129885634      3.59%     98.33% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                 5735107      0.16%     98.49% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                  557129      0.02%     98.50% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                41841552      1.16%     99.66% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                12286730      0.34%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                    4623      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total          3619445214                       # Number of instructions fetched each cycle (Total)
system.cpu1.fp_regfile_reads                354829385                       # number of floating regfile reads
system.cpu1.fp_regfile_writes               312586174                       # number of floating regfile writes
system.cpu1.idleCycles                        2698070                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts            14600666                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches               144517300                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.427479                       # Inst execution rate
system.cpu1.iew.exec_refs                   816122408                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                  27133713                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles             1375347049                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts            306154658                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts            246525                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts         17103370                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts            31822688                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts         1160515571                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts            788988695                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts         12534432                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts           1548391283                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents              12243481                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents            956494327                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles              13395738                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles            982098249                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked     52140700                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads          372364                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses          175                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation       970364                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads     60370079                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores      6507157                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents        970364                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect      6821530                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect       7779136                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                821200021                       # num instructions consuming a value
system.cpu1.iew.wb_count                   1022104708                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.841171                       # average fanout of values written-back
system.cpu1.iew.wb_producers                690769485                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.282182                       # insts written-back per cycle
system.cpu1.iew.wb_sent                    1026027316                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads              1602186842                       # number of integer regfile reads
system.cpu1.int_regfile_writes              542122124                       # number of integer regfile writes
system.cpu1.ipc                              0.255184                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.255184                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass           387664      0.02%      0.02% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu            536526918     34.37%     34.40% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                 969      0.00%     34.40% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                  672      0.00%     34.40% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd          123930659      7.94%     42.34% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     42.34% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt           46604965      2.99%     45.32% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult           8545529      0.55%     45.87% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     45.87% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv           12142080      0.78%     46.65% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc          13215098      0.85%     47.49% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     47.49% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     47.49% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     47.49% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     47.49% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     47.49% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     47.49% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     47.49% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     47.49% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     47.49% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     47.49% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     47.49% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     47.49% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     47.49% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     47.49% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     47.49% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     47.49% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     47.49% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     47.49% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     47.49% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     47.49% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     47.49% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     47.49% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     47.49% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     47.49% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     47.49% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     47.49% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     47.49% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     47.49% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     47.49% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     47.49% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     47.49% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     47.49% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     47.49% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     47.49% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     47.49% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     47.49% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead           483603578     30.98%     78.48% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite             455540      0.03%     78.51% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead      308953241     19.79%     98.30% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite      26558802      1.70%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total            1560925715                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses              631497846                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads         1171951045                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses    338870133                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes         504655658                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                  193092478                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.123704                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                7072266      3.66%      3.66% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%      3.66% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%      3.66% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                61604      0.03%      3.69% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%      3.69% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                99596      0.05%      3.75% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult               51983      0.03%      3.77% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%      3.77% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv             57284555     29.67%     33.44% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc              200909      0.10%     33.54% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     33.54% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     33.54% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     33.54% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     33.54% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     33.54% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     33.54% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     33.54% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     33.54% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     33.54% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     33.54% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     33.54% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     33.54% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     33.54% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     33.54% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     33.54% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     33.54% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     33.54% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     33.54% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     33.54% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     33.54% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     33.54% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     33.54% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     33.54% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     33.54% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     33.54% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     33.54% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     33.54% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     33.54% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     33.54% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     33.54% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     33.54% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     33.54% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     33.54% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     33.54% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     33.54% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     33.54% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead              94472077     48.93%     82.47% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                  663      0.00%     82.47% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead         33844399     17.53%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite            4426      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses            1122132683                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads        5766220904                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses    683234575                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes        892837900                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                1159797705                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued               1560925715                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded             717866                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined      236009149                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued          3782827                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved        130560                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined    192826319                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples   3619445214                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.431261                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       1.196657                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0         3027367670     83.64%     83.64% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1          221667159      6.12%     89.77% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2          111479838      3.08%     92.85% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3           65735067      1.82%     94.66% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4          105407460      2.91%     97.57% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5           55746076      1.54%     99.11% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6           15069187      0.42%     99.53% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7            7463719      0.21%     99.74% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8            9509038      0.26%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total     3619445214                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.430940                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads         16978166                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores        10430411                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads           306154658                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores           31822688                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads              360184595                       # number of misc regfile reads
system.cpu1.misc_regfile_writes             185535604                       # number of misc regfile writes
system.cpu1.numCycles                      3622143284                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                    16886350                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles             2536757334                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps            775893887                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents             158039975                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles               128877719                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents             549841508                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents              8379733                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups           1720240237                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts            1216205267                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands         1021224038                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                286181564                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents               1584404                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles              13395738                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles            653787606                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps               245330151                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.fp_rename_lookups        482549350                       # Number of floating rename lookups
system.cpu1.rename.int_rename_lookups      1237690887                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles        445253                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts             11494                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                422886806                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts         11586                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                  4711422494                       # The number of ROB reads
system.cpu1.rob.rob_writes                 2362068314                       # The number of ROB writes
system.cpu1.timesIdled                          34573                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu2.branchPred.lookups                      0                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                             0                       # Number of atomic instructions committed
system.cpu2.commit.branches                         0                       # Number of branches committed
system.cpu2.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu2.commit.committedInsts                   0                       # Number of instructions committed
system.cpu2.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls                   0                       # Number of function calls committed.
system.cpu2.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu2.commit.loads                            0                       # Number of loads committed
system.cpu2.commit.membars                          0                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu2.commit.refs                             0                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                          0                       # Number of Instructions Simulated
system.cpu2.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu2.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu2.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu2.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                       0                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                         nan                       # Inst execution rate
system.cpu2.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                         0                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu2.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu2.iew.wb_producers                        0                       # num instructions producing a value
system.cpu2.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu2.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu2.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu2.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu2.iq.rate                               nan                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                           0                       # The number of ROB reads
system.cpu2.rob.rob_writes                          0                       # The number of ROB writes
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu3.branchPred.lookups                      0                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                             0                       # Number of atomic instructions committed
system.cpu3.commit.branches                         0                       # Number of branches committed
system.cpu3.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu3.commit.committedInsts                   0                       # Number of instructions committed
system.cpu3.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls                   0                       # Number of function calls committed.
system.cpu3.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu3.commit.loads                            0                       # Number of loads committed
system.cpu3.commit.membars                          0                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu3.commit.refs                             0                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                          0                       # Number of Instructions Simulated
system.cpu3.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu3.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu3.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu3.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                       0                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                         nan                       # Inst execution rate
system.cpu3.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                         0                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu3.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu3.iew.wb_producers                        0                       # num instructions producing a value
system.cpu3.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu3.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu3.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu3.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu3.iq.rate                               nan                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                           0                       # The number of ROB reads
system.cpu3.rob.rob_writes                          0                       # The number of ROB writes
system.l2.prefetcher.num_hwpf_issued         83396663                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit             24577902                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified           125092962                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull              21169                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage              35806098                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests    167602296                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests     330851994                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests      8528664                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops      3803325                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests    139655264                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops    112274317                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests    279181289                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops      116077642                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 1819581318500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp          165243912                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      4320492                       # Transaction distribution
system.membus.trans_dist::CleanEvict        158929621                       # Transaction distribution
system.membus.trans_dist::UpgradeReq           252198                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq           4606                       # Transaction distribution
system.membus.trans_dist::ReadExReq           2101164                       # Transaction distribution
system.membus.trans_dist::ReadExResp          2099614                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq     165243913                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port    498195520                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total              498195520                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port  10986497152                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total             10986497152                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                           234232                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples         167601881                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0               167601881    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total           167601881                       # Request fanout histogram
system.membus.respLayer1.occupancy       867400048313                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             47.7                       # Layer utilization (%)
system.membus.reqLayer0.occupancy        396397640650                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization              21.8                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.pwrStateResidencyTicks::ON   1819581318500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 1819581318500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 1819581318500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 1819581318500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.replacements                     0                       # number of replacements
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1819581318500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.pwrStateResidencyTicks::ON   1819581318500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 1819581318500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 1819581318500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 1819581318500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.replacements                     0                       # number of replacements
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1819581318500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu0.numPwrStateTransitions               1168                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples          584                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    593785.958904                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   382860.646793                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10          584    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value        15000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value      1487500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total            584                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   1819234547500                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED    346771000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 1819581318500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst     78787568                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        78787568                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst     78787568                       # number of overall hits
system.cpu0.icache.overall_hits::total       78787568                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst       166763                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total        166763                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst       166763                       # number of overall misses
system.cpu0.icache.overall_misses::total       166763                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst  11794746499                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total  11794746499                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst  11794746499                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total  11794746499                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst     78954331                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     78954331                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst     78954331                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     78954331                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.002112                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.002112                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.002112                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.002112                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 70727.598442                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 70727.598442                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 70727.598442                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 70727.598442                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         4995                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs              119                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    41.974790                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks       151550                       # number of writebacks
system.cpu0.icache.writebacks::total           151550                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst        15213                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total        15213                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst        15213                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total        15213                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst       151550                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total       151550                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst       151550                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total       151550                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst  10753653000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total  10753653000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst  10753653000                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total  10753653000                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.001919                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.001919                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.001919                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.001919                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 70957.789508                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 70957.789508                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 70957.789508                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 70957.789508                       # average overall mshr miss latency
system.cpu0.icache.replacements                151550                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst     78787568                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       78787568                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst       166763                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total       166763                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst  11794746499                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total  11794746499                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst     78954331                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     78954331                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.002112                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.002112                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 70727.598442                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 70727.598442                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst        15213                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total        15213                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst       151550                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total       151550                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst  10753653000                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total  10753653000                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.001919                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.001919                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 70957.789508                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 70957.789508                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 1819581318500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs           78939378                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs           151582                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs           520.770131                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst           32                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        158060212                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       158060212                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 1819581318500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data    148148591                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total       148148591                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data    148148591                       # number of overall hits
system.cpu0.dcache.overall_hits::total      148148591                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data    157589227                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total     157589227                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data    157589227                       # number of overall misses
system.cpu0.dcache.overall_misses::total    157589227                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 11222465267711                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 11222465267711                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 11222465267711                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 11222465267711                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data    305737818                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    305737818                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data    305737818                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    305737818                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.515439                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.515439                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.515439                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.515439                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 71213.403869                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 71213.403869                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 71213.403869                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 71213.403869                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs   2412186607                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets       621029                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs         53870129                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets           9375                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    44.777814                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    66.243093                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks     69616256                       # number of writebacks
system.cpu0.dcache.writebacks::total         69616256                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data     87773108                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total     87773108                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data     87773108                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total     87773108                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data     69816119                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total     69816119                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data     69816119                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total     69816119                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 6043504274256                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 6043504274256                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 6043504274256                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 6043504274256                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.228353                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.228353                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.228353                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.228353                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 86563.165653                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 86563.165653                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 86563.165653                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 86563.165653                       # average overall mshr miss latency
system.cpu0.dcache.replacements              69616200                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data    130063105                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total      130063105                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data    149852788                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total    149852788                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 10900836493500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 10900836493500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data    279915893                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    279915893                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.535349                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.535349                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 72743.634863                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 72743.634863                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data     81405373                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total     81405373                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data     68447415                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total     68447415                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 5948014397000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 5948014397000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.244529                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.244529                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 86899.036246                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 86899.036246                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data     18085486                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total      18085486                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data      7736439                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total      7736439                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data 321628774211                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 321628774211                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data     25821925                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total     25821925                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.299607                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.299607                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 41573.232105                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 41573.232105                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data      6367735                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total      6367735                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data      1368704                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total      1368704                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data  95489877256                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total  95489877256                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.053005                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.053005                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 69766.638554                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 69766.638554                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data         5524                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         5524                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data         1692                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total         1692                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data     70056500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total     70056500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data         7216                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         7216                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.234479                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.234479                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data 41404.550827                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 41404.550827                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data         1406                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total         1406                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data          286                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total          286                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data      1333000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total      1333000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.039634                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.039634                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data  4660.839161                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total  4660.839161                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data         4219                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         4219                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data         2086                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total         2086                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data      9976500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total      9976500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data         6305                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         6305                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.330849                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.330849                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  4782.598274                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  4782.598274                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data         2074                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total         2074                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data      7905500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total      7905500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.328945                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.328945                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  3811.716490                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  3811.716490                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_miss_latency::.cpu0.data        46000                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::total        46000                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::.cpu0.data        43000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total        43000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data         6988                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total           6988                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data       193608                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total       193608                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data   6356709498                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total   6356709498                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data       200596                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total       200596                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.965164                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.965164                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 32832.886544                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 32832.886544                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data       193608                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total       193608                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data   6163101498                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total   6163101498                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.965164                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.965164                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 31832.886544                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 31832.886544                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1819581318500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.945054                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          218315222                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         69877394                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs             3.124261                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.945054                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.998283                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.998283                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        681781232                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       681781232                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 1819581318500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst               22956                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data            10051995                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst               14459                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data             9937352                       # number of demand (read+write) hits
system.l2.demand_hits::total                 20026762                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst              22956                       # number of overall hits
system.l2.overall_hits::.cpu0.data           10051995                       # number of overall hits
system.l2.overall_hits::.cpu1.inst              14459                       # number of overall hits
system.l2.overall_hits::.cpu1.data            9937352                       # number of overall hits
system.l2.overall_hits::total                20026762                       # number of overall hits
system.l2.demand_misses::.cpu0.inst            128595                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data          59569166                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst             23681                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data          59276719                       # number of demand (read+write) misses
system.l2.demand_misses::total              118998161                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst           128595                       # number of overall misses
system.l2.overall_misses::.cpu0.data         59569166                       # number of overall misses
system.l2.overall_misses::.cpu1.inst            23681                       # number of overall misses
system.l2.overall_misses::.cpu1.data         59276719                       # number of overall misses
system.l2.overall_misses::total             118998161                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst  10254719993                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 5795474032231                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst   1976353499                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data 5769229096483                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     11576934202206                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst  10254719993                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 5795474032231                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst   1976353499                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data 5769229096483                       # number of overall miss cycles
system.l2.overall_miss_latency::total    11576934202206                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst          151551                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data        69621161                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst           38140                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data        69214071                       # number of demand (read+write) accesses
system.l2.demand_accesses::total            139024923                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst         151551                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data       69621161                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst          38140                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data       69214071                       # number of overall (read+write) accesses
system.l2.overall_accesses::total           139024923                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.848526                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.855619                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.620897                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.856426                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.855948                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.848526                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.855619                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.620897                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.856426                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.855948                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 79744.313488                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 97289.829981                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 83457.349732                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 97327.065226                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 97286.664810                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 79744.313488                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 97289.829981                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 83457.349732                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 97327.065226                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 97286.664810                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs           14995209                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                    630800                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs      23.771733                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                  43247014                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks             4320492                       # number of writebacks
system.l2.writebacks::total                   4320492                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst            769                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data        1608441                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst            622                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data        1570210                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total             3180042                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst           769                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data       1608441                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst           622                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data       1570210                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total            3180042                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst       127826                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data     57960725                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst        23059                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data     57706509                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total         115818119                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst       127826                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data     57960725                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst        23059                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data     57706509                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher     53928149                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total        169746268                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst   8925175495                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 5126718418235                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst   1718219001                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data 5104875010351                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 10242236823082                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst   8925175495                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 5126718418235                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst   1718219001                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data 5104875010351                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher 4704786616736                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 14947023439818                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.843452                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.832516                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.604588                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.833740                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.833075                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.843452                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.832516                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.604588                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.833740                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      1.220977                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 69822.848990                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 88451.592319                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 74514.029273                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 88462.724549                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 88433.803895                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 69822.848990                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 88451.592319                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 74514.029273                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 88462.724549                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 87241.759711                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 88055.093145                       # average overall mshr miss latency
system.l2.replacements                      276896325                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      5321028                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          5321028                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      5321028                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      5321028                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks    125583817                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total        125583817                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks    125583817                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total    125583817                       # number of WritebackClean accesses(hits+misses)
system.l2.HardPFReq_mshr_misses::.l2.prefetcher     53928149                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total       53928149                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher 4704786616736                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total 4704786616736                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 87241.759711                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 87241.759711                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu0.data           37906                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data           36934                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                74840                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data         12029                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data         11381                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total              23410                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data    145772996                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu1.data    132918498                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total    278691494                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data        49935                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data        48315                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total            98250                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.240893                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.235558                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.238270                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data 12118.463380                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu1.data 11678.982339                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total 11904.805382                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_hits::.cpu0.data          159                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::.cpu1.data          123                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::total             282                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_misses::.cpu0.data        11870                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data        11258                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total         23128                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data    243594359                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data    229007366                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total    472601725                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.237709                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.233013                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.235399                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 20521.849958                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 20341.745070                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 20434.180431                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu0.data           145                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu1.data           259                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                404                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data            7                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data          112                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total              119                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_accesses::.cpu0.data          152                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data          371                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total            523                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data     0.046053                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.301887                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.227533                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data            7                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data          112                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total          119                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data       140500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data      2220000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total      2360500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data     0.046053                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.301887                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.227533                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data 20071.428571                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data 19821.428571                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 19836.134454                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data           256357                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data           225083                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                481440                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data        1069340                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data        1036660                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             2106000                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data  93845531995                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data  91404901910                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  185250433905                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data      1325697                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data      1261743                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           2587440                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.806625                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.821609                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.813932                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 87760.237151                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 88172.498129                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 87963.168996                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data         2916                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data         2924                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total             5840                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data      1066424                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data      1033736                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        2100160                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data  82999795995                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data  80884140410                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 163883936405                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.804425                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.819292                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.811675                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 77830.015074                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 78244.484482                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 78034.024267                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst         22956                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst         14459                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total              37415                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst       128595                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst        23681                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total           152276                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst  10254719993                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst   1976353499                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total  12231073492                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst       151551                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst        38140                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         189691                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.848526                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.620897                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.802758                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 79744.313488                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 83457.349732                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 80321.741391                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst          769                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst          622                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total          1391                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst       127826                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst        23059                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total       150885                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst   8925175495                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst   1718219001                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total  10643394496                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.843452                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.604588                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.795425                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 69822.848990                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 74514.029273                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 70539.778613                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data      9795638                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data      9712269                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total          19507907                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data     58499826                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data     58240059                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total       116739885                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data 5701628500236                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data 5677824194573                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 11379452694809                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data     68295464                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data     67952328                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total     136247792                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.856570                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.857072                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.856820                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 97464.024940                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 97490.014469                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 97476.990789                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data      1605525                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data      1567286                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total      3172811                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data     56894301                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data     56672773                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total    113567074                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data 5043718622240                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data 5023990869941                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 10067709492181                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.833061                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.834008                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.833533                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 88650.682645                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 88649.109687                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 88649.897700                       # average ReadSharedReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 1819581318500                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 1819581318500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                           64                       # Cycle average of tags in use
system.l2.tags.total_refs                   318360178                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                 276896389                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.149745                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      24.937957                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        0.142658                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data       13.050523                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.017886                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data       12.961113                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher    12.889863                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.389656                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.002229                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.203914                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000279                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.202517                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.201404                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            1.000000                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024            64                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           64                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                2437156133                       # Number of tag accesses
system.l2.tags.data_accesses               2437156133                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 1819581318500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst       8180864                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data    3710025344                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst       1475776                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data    3693704384                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher   3296599296                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total        10709985664                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst      8180864                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst      1475776                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       9656640                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    276511488                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       276511488                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst         127826                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data       57969146                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst          23059                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data       57714131                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher     51509364                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total           167343526                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      4320492                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            4320492                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst          4496015                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data       2038944512                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst           811053                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data       2029974888                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher   1811735075                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            5885961542                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst      4496015                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst       811053                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          5307067                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      151964348                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            151964348                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      151964348                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst         4496015                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data      2038944512                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst          811053                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data      2029974888                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher   1811735075                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           6037925890                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   3331735.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples    127827.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples  57435579.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples     23059.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples  57186346.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples  50893391.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.003572258250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       206916                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       206916                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState           265763517                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            3139746                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                   167343527                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    4320492                       # Number of write requests accepted
system.mem_ctrls.readBursts                 167343527                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  4320492                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                1677325                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                988757                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0           5206114                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1           4669862                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2           4288452                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3           4125930                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4           4214217                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5           4719184                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6          36300832                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7          25923825                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8          20527930                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9          13964664                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10          9869067                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11          8213363                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12          6642242                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13          6047141                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14          5101127                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15          5852252                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            168048                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            168460                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            168398                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            241695                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            245509                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            254757                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            209024                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            209571                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            283869                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            252730                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           285000                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           172456                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           168003                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           168021                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           168232                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           167961                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       6.39                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.84                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 5399749339545                       # Total ticks spent queuing
system.mem_ctrls.totBusLat               828331010000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            8505990627045                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     32594.15                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                51344.15                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                137223609                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 3052548                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 82.83                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                91.62                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6             167343527                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              4320492                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                10494221                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                18605432                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                24427043                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                24464391                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                18570811                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                13916877                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                10479335                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                 8140439                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                 6576625                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                 5592798                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                5420592                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                7352413                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                4160711                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                2605581                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                1980504                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                1433553                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                 945085                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                 429943                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                  55820                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                  14028                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   3624                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   5557                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                 120133                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 181204                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 206452                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 212553                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 215218                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 217196                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 217178                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 217911                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 219414                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 221500                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 214666                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 212490                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 211996                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 211496                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 210716                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 210871                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                  11134                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   3680                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   1900                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   1199                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    832                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    666                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    523                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    385                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    245                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    197                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    167                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    109                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    108                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                     97                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                     93                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                     78                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                     54                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                     33                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                     12                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      9                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                     11                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                     11                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                     12                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples     28721778                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    376.573717                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   214.190983                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   372.779587                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      9908208     34.50%     34.50% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255      5878013     20.47%     54.96% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383      2487644      8.66%     63.62% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511      1598171      5.56%     69.19% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639      1183247      4.12%     73.31% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767       931069      3.24%     76.55% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895       749459      2.61%     79.16% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023       601008      2.09%     81.25% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151      5384959     18.75%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total     28721778                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       206916                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     800.645078                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean    198.236266                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   2563.329764                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-2047       192758     93.16%     93.16% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-4095         5935      2.87%     96.03% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-6143         1965      0.95%     96.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6144-8191         1763      0.85%     97.83% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8192-10239          839      0.41%     98.23% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::10240-12287          789      0.38%     98.61% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::12288-14335          473      0.23%     98.84% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::14336-16383          574      0.28%     99.12% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16384-18431          743      0.36%     99.48% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::18432-20479          319      0.15%     99.63% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::20480-22527          159      0.08%     99.71% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::22528-24575          207      0.10%     99.81% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::24576-26623          155      0.07%     99.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::26624-28671           40      0.02%     99.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::28672-30719           38      0.02%     99.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::30720-32767           78      0.04%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32768-34815           65      0.03%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::34816-36863           16      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        206916                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       206916                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.101867                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.090618                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.684051                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           199071     96.21%     96.21% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             1982      0.96%     97.17% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             3184      1.54%     98.71% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             1328      0.64%     99.35% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              605      0.29%     99.64% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              184      0.09%     99.73% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22              100      0.05%     99.78% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23               98      0.05%     99.82% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24               59      0.03%     99.85% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25               61      0.03%     99.88% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26               51      0.02%     99.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::27               51      0.02%     99.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28               32      0.02%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::29               37      0.02%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::30               23      0.01%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::31               16      0.01%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32               11      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::33               10      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::34                3      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::35                7      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::37                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::38                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::39                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        206916                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM            10602636928                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ               107348800                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               213230976                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys             10709985728                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            276511488                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      5826.97                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       117.19                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   5885.96                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    151.96                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        46.44                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    45.52                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.92                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  1819581311500                       # Total gap between requests
system.mem_ctrls.avgGap                      10599.67                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst      8180928                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data   3675877056                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst      1475776                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data   3659926144                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher   3257177024                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    213230976                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 4496049.677375273779                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 2020177399.397717475891                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 811052.512462910265                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 2011411145.404106855392                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 1790069501.639588356018                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 117186835.142811998725                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst       127827                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data     57969146                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst        23059                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data     57714131                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher     51509364                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      4320492                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst   3644763617                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data 2720423039913                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst    762109982                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data 2709074426447                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher 3072086287086                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 45317077368215                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     28513.25                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     46928.81                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     33050.44                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     46939.53                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     59641.32                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  10488869.64                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    83.00                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy         109612580280                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy          58260468090                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy        544194992040                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         8697939840                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     143635836240.000031                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     822767577870                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy       5862318720                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       1693031713080                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        930.451250                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   8160746386                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  60759660000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 1750660912114                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy          95460914640                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy          50738679420                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy        638661683100                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         8693711640                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     143635836240.000031                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     823228726680                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       5473982880                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       1765893534600                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        970.494430                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   7007926233                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  60759660000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 1751813732267                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions               2616                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples         1309                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    6501398.395722                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   9133504.529648                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10         1309    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value         7000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value     70162000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total           1309                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON   1811070988000                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED   8510330500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 1819581318500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst     75729996                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        75729996                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst     75729996                       # number of overall hits
system.cpu1.icache.overall_hits::total       75729996                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst        40467                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         40467                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst        40467                       # number of overall misses
system.cpu1.icache.overall_misses::total        40467                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst   2357113500                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total   2357113500                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst   2357113500                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total   2357113500                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst     75770463                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     75770463                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst     75770463                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     75770463                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.000534                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000534                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.000534                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000534                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 58247.794499                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 58247.794499                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 58247.794499                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 58247.794499                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs           99                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                4                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs    24.750000                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks        38140                       # number of writebacks
system.cpu1.icache.writebacks::total            38140                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst         2327                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total         2327                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst         2327                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total         2327                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst        38140                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total        38140                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst        38140                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        38140                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst   2199076500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total   2199076500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst   2199076500                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total   2199076500                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.000503                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000503                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.000503                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000503                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 57658.009963                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 57658.009963                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 57658.009963                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 57658.009963                       # average overall mshr miss latency
system.cpu1.icache.replacements                 38140                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst     75729996                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       75729996                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst        40467                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        40467                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst   2357113500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total   2357113500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst     75770463                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     75770463                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.000534                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000534                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 58247.794499                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 58247.794499                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst         2327                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total         2327                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst        38140                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total        38140                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst   2199076500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total   2199076500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.000503                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000503                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 57658.009963                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 57658.009963                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 1819581318500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           76022695                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            38172                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs          1991.582705                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst           32                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1           23                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3            8                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses        151579066                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses       151579066                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 1819581318500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data    144737427                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total       144737427                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data    144737427                       # number of overall hits
system.cpu1.dcache.overall_hits::total      144737427                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data    157642564                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total     157642564                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data    157642564                       # number of overall misses
system.cpu1.dcache.overall_misses::total    157642564                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 11240073673839                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 11240073673839                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 11240073673839                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 11240073673839                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data    302379991                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total    302379991                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data    302379991                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total    302379991                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.521339                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.521339                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.521339                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.521339                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 71301.007727                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 71301.007727                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 71301.007727                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 71301.007727                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs   2397386818                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets       622444                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs         53445984                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets           9168                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    44.856257                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    67.893106                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks     69199960                       # number of writebacks
system.cpu1.dcache.writebacks::total         69199960                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data     88230928                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total     88230928                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data     88230928                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total     88230928                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data     69411636                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total     69411636                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data     69411636                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total     69411636                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data 6014998015981                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total 6014998015981                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data 6014998015981                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total 6014998015981                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.229551                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.229551                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.229551                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.229551                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 86656.911760                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 86656.911760                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 86656.911760                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 86656.911760                       # average overall mshr miss latency
system.cpu1.dcache.replacements              69199910                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data    127175329                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total      127175329                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data    150088773                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total    150088773                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 10927148321000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 10927148321000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data    277264102                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total    277264102                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.541321                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.541321                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 72804.568274                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 72804.568274                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data     81982012                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total     81982012                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data     68106761                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total     68106761                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data 5922491983000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total 5922491983000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.245639                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.245639                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 86958.943518                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 86958.943518                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data     17562098                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total      17562098                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data      7553791                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total      7553791                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data 312925352839                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total 312925352839                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data     25115889                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total     25115889                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.300757                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.300757                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 41426.265678                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 41426.265678                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data      6248916                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total      6248916                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data      1304875                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total      1304875                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data  92506032981                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total  92506032981                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.051954                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.051954                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 70892.639510                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 70892.639510                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data         6603                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         6603                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data         1625                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total         1625                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data     67907000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total     67907000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data         8228                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         8228                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.197496                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.197496                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 41788.923077                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 41788.923077                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data         1306                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total         1306                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data          319                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total          319                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data      1223000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total      1223000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.038770                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.038770                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data  3833.855799                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total  3833.855799                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data         4237                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         4237                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data         2940                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total         2940                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data     17607500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total     17607500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data         7177                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         7177                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.409642                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.409642                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  5988.945578                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  5988.945578                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data         2939                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total         2939                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data     14668500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total     14668500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.409503                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.409503                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  4990.983328                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  4990.983328                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data         3979                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total           3979                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data       188314                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total       188314                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data   6277490999                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total   6277490999                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data       192293                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total       192293                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.979308                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.979308                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 33335.232638                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 33335.232638                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_hits::.cpu1.data           16                       # number of SwapReq MSHR hits
system.cpu1.dcache.SwapReq_mshr_hits::total           16                       # number of SwapReq MSHR hits
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data       188298                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total       188298                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data   6089176999                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total   6089176999                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.979224                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.979224                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 32337.980218                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 32337.980218                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1819581318500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           31.919850                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs          214492890                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs         69468589                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs             3.087624                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    31.919850                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.997495                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.997495                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           24                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1           24                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.750000                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses        674643939                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses       674643939                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 1819581318500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp         136741652                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      9641520                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean    133684465                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict       272575833                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq         91464279                       # Transaction distribution
system.tol2bus.trans_dist::HardPFResp             281                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq          326445                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq          5010                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp         331455                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq            3                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp            3                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          2794064                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         2794064                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        189691                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq    136551962                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side       454651                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side    209330896                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side       114420                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side    208096677                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total             417996644                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side     19398400                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side   8911189632                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side      4881920                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side   8858494592                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total            17793964544                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                       369104364                       # Total snoops (count)
system.tol2bus.snoopTraffic                 309220480                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples        508346746                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.253484                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.451877                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0              383292434     75.40%     75.40% # Request fanout histogram
system.tol2bus.snoop_fanout::1              121250987     23.85%     99.25% # Request fanout histogram
system.tol2bus.snoop_fanout::2                3803325      0.75%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total          508346746                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy       278762052041                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             15.3                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy      105124318791                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             5.8                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         227772602                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy      104513167598                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             5.7                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy          57558800                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy           421721                       # Layer occupancy (ticks)
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
