{
    "profile_id": "ryan-munar-48a8806",
    "first_name": "Ryan",
    "last_name": "Munar",
    "sub_title": "Principal IC Layout Engineer at Bruco Integrated Circuits B.V.",
    "profile_picture": null,
    "background_image": null,
    "profile_type": "personal",
    "entity_urn": "ACoAAAEySqoBnQVMmN9rn_2B17hmubjw--wlnyc",
    "object_urn": 20073130,
    "birth_date": null,
    "summary": "Having years of involvement in variety of Integrated Circuit (IC) Layout Design from 0.6um, 350nm, 180nm; down to 90nm, 65nm, 55nm, 45nm: up to sub-nano\u2019s 28nm, 22nm, 20nm, 14nm FinFET, to 10nm FinFET process nodes. Extensive experience from floor planning - to chip layout - to tapeout works, of the following Design Units: Flash Memory, RF Design, IPN, Power Design, Precision Converters, Automotive, Healthcare, Test Device, Design Enablement, Process migration, Process Integration, and Foundry transfer.\n \nCustomer focused performer who is committed to quality in every task from personal interaction with coworkers and users to high level of service provided to company and customer both from local and foreign countries. \n\nValued contributor who performs confidently and effectively under pressure and thrives on challenge.",
    "location": {
        "country": "Netherlands",
        "short": "Hengelo, Overijssel",
        "city": "Hengelo",
        "state": "Overijssel",
        "default": "Hengelo, Overijssel, Netherlands"
    },
    "premium": false,
    "influencer": false,
    "treasury_media": [
        {
            "url": null,
            "title": "RyanMunarCV_2020.pdf",
            "description": "Resume",
            "image": "https://media.licdn.com/dms/image/C562DAQGLBvZEvqnh2g/profile-treasury-document-cover-images_1920/0/1599056030133?e=1696424400&v=beta&t=_G9CvSMVpAc5ivp6qU2KzY1V-GG92uyR9RjlEMGVyzk"
        }
    ],
    "languages": {
        "primary_locale": {
            "country": "US",
            "language": "en"
        },
        "supported_locales": [
            {
                "country": "US",
                "language": "en"
            }
        ],
        "profile_languages": []
    },
    "industry": "Semiconductors",
    "education": [
        {
            "date": {
                "start": {
                    "month": null,
                    "day": null,
                    "year": 2009
                },
                "end": {
                    "month": null,
                    "day": null,
                    "year": null
                }
            },
            "school": {
                "name": "Saint Louis University (PH)",
                "logo": "https://media.licdn.com/dms/image/C510BAQECOaendRbqMQ/company-logo_400_400/0/1585638953056?e=1703721600&v=beta&t=HRxdNDz8zjx-ivmRZ9ZZsvWj-CQZ6GaUd4LSEjLszQ4",
                "url": "https://www.linkedin.com/school/saint-louis-university-ph-/"
            },
            "degree_name": "Master's degree",
            "field_of_study": "Electrical and Electronics Engineering",
            "grade": null
        },
        {
            "date": {
                "start": {
                    "month": null,
                    "day": null,
                    "year": 1996
                },
                "end": {
                    "month": null,
                    "day": null,
                    "year": 2003
                }
            },
            "school": {
                "name": "Saint Louis University (PH)",
                "logo": "https://media.licdn.com/dms/image/C510BAQECOaendRbqMQ/company-logo_400_400/0/1585638953056?e=1703721600&v=beta&t=HRxdNDz8zjx-ivmRZ9ZZsvWj-CQZ6GaUd4LSEjLszQ4",
                "url": "https://www.linkedin.com/school/saint-louis-university-ph-/"
            },
            "degree_name": "Bachelor of Science (BS)",
            "field_of_study": "Electrical and Electronics Engineering",
            "grade": null
        }
    ],
    "patents": [],
    "awards": [],
    "certifications": [],
    "organizations": [],
    "projects": [],
    "publications": [
        {
            "name": "Demo Presentation RDL Checker",
            "publisher": "China Technical Conference 2015",
            "url": null,
            "date": {
                "month": null,
                "day": null,
                "year": 2015
            },
            "authors": [
                {
                    "type": "standardizedContributor",
                    "first_name": "Ryan",
                    "last_name": "Munar",
                    "name": null,
                    "headline": "Principal IC Layout Engineer at Bruco Integrated Circuits B.V."
                },
                {
                    "type": "standardizedContributor",
                    "first_name": "Bryan",
                    "last_name": "A.",
                    "name": null,
                    "headline": "Staff R&D Engineer at Nordic Semiconductor ASA"
                },
                {
                    "type": "nonStandardizedContributor",
                    "first_name": null,
                    "last_name": null,
                    "name": "Reinier Lazarte",
                    "headline": null
                }
            ]
        }
    ],
    "courses": [],
    "test_scores": [],
    "position_groups": [
        {
            "company": {
                "id": 138224,
                "name": "Bruco Integrated Circuits B.V.",
                "logo": "https://media.licdn.com/dms/image/C560BAQE5qL_u2b-9iw/company-logo_400_400/0/1519889348855?e=1703721600&v=beta&t=0EtG-m0kmeW7-vNImakm_TKgGrdSZQPt6-wMOS1INnc",
                "url": "https://www.linkedin.com/company/bruco-b-v-/",
                "employees": {
                    "start": 11,
                    "end": 50
                }
            },
            "date": {
                "start": {
                    "month": 7,
                    "day": null,
                    "year": 2018
                },
                "end": {
                    "month": null,
                    "day": null,
                    "year": null
                }
            },
            "profile_positions": [
                {
                    "location": "Oostermaat 2, 7623 CS Borne, Netherlands",
                    "date": {
                        "start": {
                            "month": 7,
                            "day": null,
                            "year": 2018
                        },
                        "end": {
                            "month": null,
                            "day": null,
                            "year": null
                        }
                    },
                    "company": "Bruco Integrated Circuits B.V.",
                    "description": "My responsibilities include but are not limited to: \n\u2022\tLayout Full Custom Chip, RF, Automotive, Analogue, Mixed Signal, IP level and block level layout design. \n\u2022\tLayout design of Analog, Mixed Signal and RF design. \n\u2022\tLayout design using different technologies from Analog technologies to RF technologies. \n\u2022\tLayout design using different layout and verification tools. (Custom Design, Virtuoso L and XL; Calibre LVS, DRC, MRC, Antenna, DFM, Smart tile, ERC; PVS tools; abstract generator; and parasitic extraction) \n\u2022\tLayout Consultant to other layout designers and schematic designers.\n\nAccomplished jobs: \n\u2022\tAccomplished Full Chip design layout from 0 level to Top. \n\u2022\tCompleted Full RF switches, mixed signal and Analog Chip. \n\u2022\tTape-out and sign-off. \n\u2022\tFinal Reviewing, Mentoring and Supervising layout designs of other layout designer.\n\u2022\tLayout Consultant to other layout designers and schematic designers.",
                    "title": "Principal IC Layout Engineer",
                    "employment_type": null
                }
            ]
        },
        {
            "company": {
                "id": 1088,
                "name": "NXP Semiconductors",
                "logo": "https://media.licdn.com/dms/image/C510BAQFopDEhRcpz9g/company-logo_400_400/0/1519855915315?e=1703721600&v=beta&t=eX4VOzxpSqMPm7vRUcHWlZJuKSUSTb8F8TdbyJUHXl8",
                "url": "https://www.linkedin.com/company/nxp-semiconductors/",
                "employees": {
                    "start": 10001,
                    "end": null
                }
            },
            "date": {
                "start": {
                    "month": 2,
                    "day": null,
                    "year": 2017
                },
                "end": {
                    "month": 7,
                    "day": null,
                    "year": 2018
                }
            },
            "profile_positions": [
                {
                    "location": "HTC, 5656AE Eindhoven, The Netherlands",
                    "date": {
                        "start": {
                            "month": 2,
                            "day": null,
                            "year": 2017
                        },
                        "end": {
                            "month": 7,
                            "day": null,
                            "year": 2018
                        }
                    },
                    "company": "NXP Semiconductors",
                    "description": "\u2022\tLayout design of Analog and RF design.\n\u2022\tLayout design using different technologies from large technologies to sub nano highspeed RF technologies.\n\u2022\tLayout design using different layout and verification tools. ( Virtuoso L and XL; Calibre LVS, DRC, MRC, Antenna, DFM, Smart tile, QPE and ERC; PVS tools; abstract generator; and parasitic extraction)\n\u2022\tAccomplished ESD Test chip, Chip level Mixed Signal Layout, IP level and block level layout.\n\u2022\tDone block level of various technologies from 180 nm, 130 nm, 65nm, 40nm, upto 28nm.",
                    "title": "RF / Analog Layout Design Engineer",
                    "employment_type": null
                }
            ]
        },
        {
            "company": {
                "id": 3450,
                "name": "Analog Devices",
                "logo": "https://media.licdn.com/dms/image/C4E0BAQFIPofjzp1AXA/company-logo_400_400/0/1639584615569?e=1703721600&v=beta&t=K2DQHcLoBvtZvmhONklxq2mBR2jGYZUtSR36G_f-M1Q",
                "url": "https://www.linkedin.com/company/analog-devices/",
                "employees": {
                    "start": 10001,
                    "end": null
                }
            },
            "date": {
                "start": {
                    "month": 3,
                    "day": null,
                    "year": 2014
                },
                "end": {
                    "month": 12,
                    "day": null,
                    "year": 2016
                }
            },
            "profile_positions": [
                {
                    "location": "Region IVA - Calabarzon, Philippines",
                    "date": {
                        "start": {
                            "month": 3,
                            "day": null,
                            "year": 2014
                        },
                        "end": {
                            "month": 12,
                            "day": null,
                            "year": 2016
                        }
                    },
                    "company": "Analog Devices",
                    "description": "\u2022\tLayout Full Custom Chip, toplevel blocks, blocks and standard cells; of  RF, IPN, Power, Precision Converters and Decoders\n\u2022\tLayout Full Chip with Multiple Generics.\n\u2022\tLayout  design of Ultra Low power design, sigma-delta ADC, DAC, VCO, LDO, Switch Mux, Oscillator, Modulator, clock generator, fuse  and LDO.\n\u2022\tMigration/transfer/porting of layout between foundries ( Local ADI tech, TSMC, Globalfoundries) and processes (0.6um, .35um, .18um)\n\u2022\tLayout tools: VirtuosoXL (5.1 and 6.1) and Calibredrv\n\u2022\tVerification tools: Calibre, Hercules and Dracula (DRC, LVS, ERC, Antenna, XOR,ESD and Latchup Verification, Parasitic extraction)\n\u2022\tBonding Diagram: Bondi, DraftSight\n\u2022\tTapeout (Web base System, Automatic System, Shuttle)\n\u2022\tCommunicate with design engineers, layout engineers and layout enhancement engineers from different sites with different time zones\n\u2022\tDesignate Layout Task\n\u2022\tMentor layout engineers\n\u2022\tLayout and Design Review and Technical Presentation\n\u2022\tProject Planner (Schedule, number of People for the Project and Layout Task for the whole Chip Project, Contact Persons)\n\u2022\tProject Lead Layout",
                    "title": "Senior IC Layout Design Engineer",
                    "employment_type": null
                }
            ]
        },
        {
            "company": {
                "id": 241309,
                "name": "GLOBALFOUNDRIES Singapore PTE LTD",
                "logo": "https://media.licdn.com/dms/image/D4E0BAQHSFD4YeIEDBg/company-logo_400_400/0/1681925661922?e=1703721600&v=beta&t=XFzpj-MYlBVIOp6g_n5hfIGtZvypJHKm5tMu5Gbvzio",
                "url": "https://www.linkedin.com/company/globalfoundries/",
                "employees": {
                    "start": 10001,
                    "end": null
                }
            },
            "date": {
                "start": {
                    "month": 12,
                    "day": null,
                    "year": 2010
                },
                "end": {
                    "month": 12,
                    "day": null,
                    "year": 2013
                }
            },
            "profile_positions": [
                {
                    "location": "60 Woodlands Industrial Park D Street 2, Singapore 738406",
                    "date": {
                        "start": {
                            "month": 12,
                            "day": null,
                            "year": 2010
                        },
                        "end": {
                            "month": 12,
                            "day": null,
                            "year": 2013
                        }
                    },
                    "company": "GlobalFoundries",
                    "description": "\u2022\tTest Device Design Layout (transistors, resistors, capacitors, efuse, sram cells, fet cores, ESD transistors) for Functional Testing, Process Integration, Process Development or Yield enhancement.\n\u2022\tTest Macro Design Layout (Ring Oscillators, Seal Rings,Via chains, BEOL,FEOL , SRAM, SEMBAR, ESD devices, and also, Resistors,  Capacitors Diodes and Transistors devices) for Functional Testing, Process Integration, Process Development and Yield enhancement.\n\u2022\tExpert in Process Technology nodes: 130nm, 65nm, 55nm, 45nm, 32nm, 28nm, 22nm, 20nm, 14nm FinFET, 10nm FinFET\n\u2022\tExperienced in Building and Developing P-Cell (parameterized cell) for Devices, standard cells and Test Macros; using SKILL programming, Cadence Graphical User Interface P-cell and Cadence Componenent Description Format.\n\u2022\tExpert in Layout Design Tools: Calibredrv, VIRTUOSO XL and LE, Laker and Custom Designer\n\u2022\tVerification tools: CALIBRE and Hercules (DRC, LVS and DRV).\n\u2022\tTechnology Environment Manipulation\n\u2022\tProject Lead Layout",
                    "title": "Engineering Design Enablement",
                    "employment_type": null
                }
            ]
        },
        {
            "company": {
                "id": 1389055,
                "name": "APAC IC Layout Consultant, Inc.",
                "logo": null,
                "url": "https://www.linkedin.com/company/apac-ic-layout-consultant-inc./",
                "employees": {
                    "start": null,
                    "end": null
                }
            },
            "date": {
                "start": {
                    "month": 5,
                    "day": null,
                    "year": 2010
                },
                "end": {
                    "month": 11,
                    "day": null,
                    "year": 2010
                }
            },
            "profile_positions": [
                {
                    "location": "Penthouse 3 Richville Tower, Zapote Alabang Road, Muntinlupa, Philippines",
                    "date": {
                        "start": {
                            "month": 5,
                            "day": null,
                            "year": 2010
                        },
                        "end": {
                            "month": 11,
                            "day": null,
                            "year": 2010
                        }
                    },
                    "company": "APAC IC Layout Consultant, Inc.",
                    "description": "\u2022\tVLSI Design using Layout tool: Virtuoso, Laker and Custom Design\n\u2022\tLayout Design on 28nm process node\n\u2022\tDesign Automation\n\u2022\tInfrastructure\n\u2022\tBack end and Front End CAD\n\u2022\tSupport on Web Design and Development",
                    "title": "Design Automation/Physical Design Engineer",
                    "employment_type": null
                }
            ]
        },
        {
            "company": {
                "id": 788714,
                "name": "Sanyo Manufacturing Corporation",
                "logo": "https://media.licdn.com/dms/image/C4E0BAQG4A5jDBeQSoQ/company-logo_400_400/0/1519888022490?e=1703721600&v=beta&t=Sb815je4WDrNMqCxlxxi1u5M4aaAH3DqlvvSNRXu9pI",
                "url": "https://www.linkedin.com/company/sanyo-manufacturing/",
                "employees": {
                    "start": 501,
                    "end": 1000
                }
            },
            "date": {
                "start": {
                    "month": 9,
                    "day": null,
                    "year": 2004
                },
                "end": {
                    "month": 5,
                    "day": null,
                    "year": 2010
                }
            },
            "profile_positions": [
                {
                    "location": "Luisita Industrial Park SEPZ, San Miguel, Tarlac, Philippines",
                    "date": {
                        "start": {
                            "month": 9,
                            "day": null,
                            "year": 2004
                        },
                        "end": {
                            "month": 5,
                            "day": null,
                            "year": 2010
                        }
                    },
                    "company": "Sanyo Manufacturing Corporation",
                    "description": "\u2022\tFlash Memory Layout, Digital and Mixed Analog layout design.\n\u2022\tPhysical Design (blocks, standard cell, IP, chip, floor plan, Pitch blocks, memory cells, decoders, Mixed Analog Signal, Compaction, Layout Arrangement, Placement and Route Design\n\u2022\tLayout device IP\u2019s, blocks, TEG and CHIP using 0.15\u00b5m, 0.18\u00b5m, 0.25\u00b5m, 0.35\u00b5m, 0.8\u00b5m and 1.6\u00b5m technology.\n\u2022\tCommunicate with Japanese Layout and Designer counterparts\n\u2022\tLead layout in standard cell and Full CHIP Flash memory layout design.\n\u2022\tSupport Layout on different Groups: Bi-polar layout , Pure CMOS, Audio layout, Video Layout, Display Layout, Special IP, Standard IP, and Special Controllers groups.\n\u2022\tCreate automation and CAD tools using UNIX shell and SKILL language program.\n\u2022\tSupervise disseminated work.\n\u2022\tDiscuss and presents accomplished work, new ideas and programs for the benefit of the group.\n\u2022\tConducts Lecture to New Employees.\n\u2022\tLearn Japanese Language",
                    "title": "IC Layout Design Engineer",
                    "employment_type": null
                }
            ]
        }
    ],
    "volunteer_experiences": [],
    "skills": [
        "IC",
        "DRC",
        "Semiconductors",
        "ASIC",
        "LVS",
        "CMOS",
        "Physical Design",
        "Virtuoso",
        "Analog",
        "Cadence",
        "Layout Versus Schematic (LVS)",
        "Design Rule Checking (DRC)",
        "Cadence Virtuoso",
        "EDA",
        "Integrated Circuits (IC)",
        "Application-Specific Integrated Circuits (ASIC)",
        "Layout",
        "Mixed Signal",
        "RF",
        "Signal Integrity"
    ],
    "network_info": null,
    "related_profiles": null,
    "contact_info": null
}