Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.4 (win64) Build 1756540 Mon Jan 23 19:11:23 MST 2017
| Date         : Fri Feb 07 18:38:41 2020
| Host         : ece-bel215-15 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file gcd_wrapper_timing_summary_routed.rpt -rpx gcd_wrapper_timing_summary_routed.rpx
| Design       : gcd_wrapper
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
---------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 8 register/latch pins with no clock driven by root clock pin: d_temp2_enb_reg/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: d_temp_enb_reg/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: state_reg[0]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: state_reg[1]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: state_reg[2]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 28 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 6 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.081        0.000                      0                   95        0.134        0.000                      0                   95        3.500        0.000                       0                    47  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)         Period(ns)      Frequency(MHz)
-----        ------------         ----------      --------------
sys_clk_pin  {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.081        0.000                      0                   92        0.134        0.000                      0                   92        3.500        0.000                       0                    47  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  sys_clk_pin        sys_clk_pin              6.307        0.000                      0                    3        0.450        0.000                      0                    3  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.081ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.134ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.081ns  (required time - arrival time)
  Source:                 gcd_core1/dp1/x_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            gcd_core1/dp1/y_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.451ns  (logic 1.310ns (37.962%)  route 2.141ns (62.038%))
  Logic Levels:           3  (CARRY4=1 LUT4=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.969ns = ( 12.969 - 8.000 ) 
    Source Clock Delay      (SCD):    5.424ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.756     5.424    gcd_core1/dp1/CLK
    SLICE_X42Y42         FDRE                                         r  gcd_core1/dp1/x_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y42         FDRE (Prop_fdre_C_Q)         0.518     5.942 r  gcd_core1/dp1/x_reg[2]/Q
                         net (fo=7, routed)           0.844     6.786    gcd_core1/dp1/gcd_core_result[2]
    SLICE_X41Y41         LUT4 (Prop_lut4_I0_O)        0.124     6.910 r  gcd_core1/dp1/x_gt_y_carry_i_7/O
                         net (fo=1, routed)           0.000     6.910    gcd_core1/dp1/x_gt_y_carry_i_7_n_0
    SLICE_X41Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.460 f  gcd_core1/dp1/x_gt_y_carry/CO[3]
                         net (fo=2, routed)           0.773     8.233    gcd_core1/fsm1/CO[0]
    SLICE_X40Y41         LUT4 (Prop_lut4_I2_O)        0.118     8.351 r  gcd_core1/fsm1/y[7]_i_1/O
                         net (fo=8, routed)           0.524     8.875    gcd_core1/dp1/state_reg[2]_0[0]
    SLICE_X41Y40         FDRE                                         r  gcd_core1/dp1/y_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.577    12.969    gcd_core1/dp1/CLK
    SLICE_X41Y40         FDRE                                         r  gcd_core1/dp1/y_reg[2]/C
                         clock pessimism              0.429    13.398    
                         clock uncertainty           -0.035    13.363    
    SLICE_X41Y40         FDRE (Setup_fdre_C_CE)      -0.407    12.956    gcd_core1/dp1/y_reg[2]
  -------------------------------------------------------------------
                         required time                         12.956    
                         arrival time                          -8.875    
  -------------------------------------------------------------------
                         slack                                  4.081    

Slack (MET) :             4.081ns  (required time - arrival time)
  Source:                 gcd_core1/dp1/x_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            gcd_core1/dp1/y_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.451ns  (logic 1.310ns (37.962%)  route 2.141ns (62.038%))
  Logic Levels:           3  (CARRY4=1 LUT4=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.969ns = ( 12.969 - 8.000 ) 
    Source Clock Delay      (SCD):    5.424ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.756     5.424    gcd_core1/dp1/CLK
    SLICE_X42Y42         FDRE                                         r  gcd_core1/dp1/x_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y42         FDRE (Prop_fdre_C_Q)         0.518     5.942 r  gcd_core1/dp1/x_reg[2]/Q
                         net (fo=7, routed)           0.844     6.786    gcd_core1/dp1/gcd_core_result[2]
    SLICE_X41Y41         LUT4 (Prop_lut4_I0_O)        0.124     6.910 r  gcd_core1/dp1/x_gt_y_carry_i_7/O
                         net (fo=1, routed)           0.000     6.910    gcd_core1/dp1/x_gt_y_carry_i_7_n_0
    SLICE_X41Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.460 f  gcd_core1/dp1/x_gt_y_carry/CO[3]
                         net (fo=2, routed)           0.773     8.233    gcd_core1/fsm1/CO[0]
    SLICE_X40Y41         LUT4 (Prop_lut4_I2_O)        0.118     8.351 r  gcd_core1/fsm1/y[7]_i_1/O
                         net (fo=8, routed)           0.524     8.875    gcd_core1/dp1/state_reg[2]_0[0]
    SLICE_X41Y40         FDRE                                         r  gcd_core1/dp1/y_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.577    12.969    gcd_core1/dp1/CLK
    SLICE_X41Y40         FDRE                                         r  gcd_core1/dp1/y_reg[3]/C
                         clock pessimism              0.429    13.398    
                         clock uncertainty           -0.035    13.363    
    SLICE_X41Y40         FDRE (Setup_fdre_C_CE)      -0.407    12.956    gcd_core1/dp1/y_reg[3]
  -------------------------------------------------------------------
                         required time                         12.956    
                         arrival time                          -8.875    
  -------------------------------------------------------------------
                         slack                                  4.081    

Slack (MET) :             4.081ns  (required time - arrival time)
  Source:                 gcd_core1/dp1/x_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            gcd_core1/dp1/y_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.451ns  (logic 1.310ns (37.962%)  route 2.141ns (62.038%))
  Logic Levels:           3  (CARRY4=1 LUT4=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.969ns = ( 12.969 - 8.000 ) 
    Source Clock Delay      (SCD):    5.424ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.756     5.424    gcd_core1/dp1/CLK
    SLICE_X42Y42         FDRE                                         r  gcd_core1/dp1/x_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y42         FDRE (Prop_fdre_C_Q)         0.518     5.942 r  gcd_core1/dp1/x_reg[2]/Q
                         net (fo=7, routed)           0.844     6.786    gcd_core1/dp1/gcd_core_result[2]
    SLICE_X41Y41         LUT4 (Prop_lut4_I0_O)        0.124     6.910 r  gcd_core1/dp1/x_gt_y_carry_i_7/O
                         net (fo=1, routed)           0.000     6.910    gcd_core1/dp1/x_gt_y_carry_i_7_n_0
    SLICE_X41Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.460 f  gcd_core1/dp1/x_gt_y_carry/CO[3]
                         net (fo=2, routed)           0.773     8.233    gcd_core1/fsm1/CO[0]
    SLICE_X40Y41         LUT4 (Prop_lut4_I2_O)        0.118     8.351 r  gcd_core1/fsm1/y[7]_i_1/O
                         net (fo=8, routed)           0.524     8.875    gcd_core1/dp1/state_reg[2]_0[0]
    SLICE_X41Y40         FDRE                                         r  gcd_core1/dp1/y_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.577    12.969    gcd_core1/dp1/CLK
    SLICE_X41Y40         FDRE                                         r  gcd_core1/dp1/y_reg[6]/C
                         clock pessimism              0.429    13.398    
                         clock uncertainty           -0.035    13.363    
    SLICE_X41Y40         FDRE (Setup_fdre_C_CE)      -0.407    12.956    gcd_core1/dp1/y_reg[6]
  -------------------------------------------------------------------
                         required time                         12.956    
                         arrival time                          -8.875    
  -------------------------------------------------------------------
                         slack                                  4.081    

Slack (MET) :             4.081ns  (required time - arrival time)
  Source:                 gcd_core1/dp1/x_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            gcd_core1/dp1/y_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.451ns  (logic 1.310ns (37.962%)  route 2.141ns (62.038%))
  Logic Levels:           3  (CARRY4=1 LUT4=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.969ns = ( 12.969 - 8.000 ) 
    Source Clock Delay      (SCD):    5.424ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.756     5.424    gcd_core1/dp1/CLK
    SLICE_X42Y42         FDRE                                         r  gcd_core1/dp1/x_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y42         FDRE (Prop_fdre_C_Q)         0.518     5.942 r  gcd_core1/dp1/x_reg[2]/Q
                         net (fo=7, routed)           0.844     6.786    gcd_core1/dp1/gcd_core_result[2]
    SLICE_X41Y41         LUT4 (Prop_lut4_I0_O)        0.124     6.910 r  gcd_core1/dp1/x_gt_y_carry_i_7/O
                         net (fo=1, routed)           0.000     6.910    gcd_core1/dp1/x_gt_y_carry_i_7_n_0
    SLICE_X41Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.460 f  gcd_core1/dp1/x_gt_y_carry/CO[3]
                         net (fo=2, routed)           0.773     8.233    gcd_core1/fsm1/CO[0]
    SLICE_X40Y41         LUT4 (Prop_lut4_I2_O)        0.118     8.351 r  gcd_core1/fsm1/y[7]_i_1/O
                         net (fo=8, routed)           0.524     8.875    gcd_core1/dp1/state_reg[2]_0[0]
    SLICE_X41Y40         FDRE                                         r  gcd_core1/dp1/y_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.577    12.969    gcd_core1/dp1/CLK
    SLICE_X41Y40         FDRE                                         r  gcd_core1/dp1/y_reg[7]/C
                         clock pessimism              0.429    13.398    
                         clock uncertainty           -0.035    13.363    
    SLICE_X41Y40         FDRE (Setup_fdre_C_CE)      -0.407    12.956    gcd_core1/dp1/y_reg[7]
  -------------------------------------------------------------------
                         required time                         12.956    
                         arrival time                          -8.875    
  -------------------------------------------------------------------
                         slack                                  4.081    

Slack (MET) :             4.206ns  (required time - arrival time)
  Source:                 gcd_core1/dp1/x_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            gcd_core1/dp1/x_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.589ns  (logic 1.316ns (36.665%)  route 2.273ns (63.335%))
  Logic Levels:           3  (CARRY4=1 LUT4=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.970ns = ( 12.970 - 8.000 ) 
    Source Clock Delay      (SCD):    5.424ns
    Clock Pessimism Removal (CPR):    0.454ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.756     5.424    gcd_core1/dp1/CLK
    SLICE_X42Y42         FDRE                                         r  gcd_core1/dp1/x_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y42         FDRE (Prop_fdre_C_Q)         0.518     5.942 r  gcd_core1/dp1/x_reg[2]/Q
                         net (fo=7, routed)           0.844     6.786    gcd_core1/dp1/gcd_core_result[2]
    SLICE_X41Y41         LUT4 (Prop_lut4_I0_O)        0.124     6.910 r  gcd_core1/dp1/x_gt_y_carry_i_7/O
                         net (fo=1, routed)           0.000     6.910    gcd_core1/dp1/x_gt_y_carry_i_7_n_0
    SLICE_X41Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.460 r  gcd_core1/dp1/x_gt_y_carry/CO[3]
                         net (fo=2, routed)           0.773     8.233    gcd_core1/fsm1/CO[0]
    SLICE_X40Y41         LUT4 (Prop_lut4_I1_O)        0.124     8.357 r  gcd_core1/fsm1/x[7]_i_1/O
                         net (fo=8, routed)           0.656     9.014    gcd_core1/dp1/E[0]
    SLICE_X42Y42         FDRE                                         r  gcd_core1/dp1/x_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.578    12.970    gcd_core1/dp1/CLK
    SLICE_X42Y42         FDRE                                         r  gcd_core1/dp1/x_reg[0]/C
                         clock pessimism              0.454    13.424    
                         clock uncertainty           -0.035    13.389    
    SLICE_X42Y42         FDRE (Setup_fdre_C_CE)      -0.169    13.220    gcd_core1/dp1/x_reg[0]
  -------------------------------------------------------------------
                         required time                         13.220    
                         arrival time                          -9.014    
  -------------------------------------------------------------------
                         slack                                  4.206    

Slack (MET) :             4.206ns  (required time - arrival time)
  Source:                 gcd_core1/dp1/x_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            gcd_core1/dp1/x_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.589ns  (logic 1.316ns (36.665%)  route 2.273ns (63.335%))
  Logic Levels:           3  (CARRY4=1 LUT4=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.970ns = ( 12.970 - 8.000 ) 
    Source Clock Delay      (SCD):    5.424ns
    Clock Pessimism Removal (CPR):    0.454ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.756     5.424    gcd_core1/dp1/CLK
    SLICE_X42Y42         FDRE                                         r  gcd_core1/dp1/x_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y42         FDRE (Prop_fdre_C_Q)         0.518     5.942 r  gcd_core1/dp1/x_reg[2]/Q
                         net (fo=7, routed)           0.844     6.786    gcd_core1/dp1/gcd_core_result[2]
    SLICE_X41Y41         LUT4 (Prop_lut4_I0_O)        0.124     6.910 r  gcd_core1/dp1/x_gt_y_carry_i_7/O
                         net (fo=1, routed)           0.000     6.910    gcd_core1/dp1/x_gt_y_carry_i_7_n_0
    SLICE_X41Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.460 r  gcd_core1/dp1/x_gt_y_carry/CO[3]
                         net (fo=2, routed)           0.773     8.233    gcd_core1/fsm1/CO[0]
    SLICE_X40Y41         LUT4 (Prop_lut4_I1_O)        0.124     8.357 r  gcd_core1/fsm1/x[7]_i_1/O
                         net (fo=8, routed)           0.656     9.014    gcd_core1/dp1/E[0]
    SLICE_X42Y42         FDRE                                         r  gcd_core1/dp1/x_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.578    12.970    gcd_core1/dp1/CLK
    SLICE_X42Y42         FDRE                                         r  gcd_core1/dp1/x_reg[2]/C
                         clock pessimism              0.454    13.424    
                         clock uncertainty           -0.035    13.389    
    SLICE_X42Y42         FDRE (Setup_fdre_C_CE)      -0.169    13.220    gcd_core1/dp1/x_reg[2]
  -------------------------------------------------------------------
                         required time                         13.220    
                         arrival time                          -9.014    
  -------------------------------------------------------------------
                         slack                                  4.206    

Slack (MET) :             4.206ns  (required time - arrival time)
  Source:                 gcd_core1/dp1/x_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            gcd_core1/dp1/x_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.589ns  (logic 1.316ns (36.665%)  route 2.273ns (63.335%))
  Logic Levels:           3  (CARRY4=1 LUT4=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.970ns = ( 12.970 - 8.000 ) 
    Source Clock Delay      (SCD):    5.424ns
    Clock Pessimism Removal (CPR):    0.454ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.756     5.424    gcd_core1/dp1/CLK
    SLICE_X42Y42         FDRE                                         r  gcd_core1/dp1/x_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y42         FDRE (Prop_fdre_C_Q)         0.518     5.942 r  gcd_core1/dp1/x_reg[2]/Q
                         net (fo=7, routed)           0.844     6.786    gcd_core1/dp1/gcd_core_result[2]
    SLICE_X41Y41         LUT4 (Prop_lut4_I0_O)        0.124     6.910 r  gcd_core1/dp1/x_gt_y_carry_i_7/O
                         net (fo=1, routed)           0.000     6.910    gcd_core1/dp1/x_gt_y_carry_i_7_n_0
    SLICE_X41Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.460 r  gcd_core1/dp1/x_gt_y_carry/CO[3]
                         net (fo=2, routed)           0.773     8.233    gcd_core1/fsm1/CO[0]
    SLICE_X40Y41         LUT4 (Prop_lut4_I1_O)        0.124     8.357 r  gcd_core1/fsm1/x[7]_i_1/O
                         net (fo=8, routed)           0.656     9.014    gcd_core1/dp1/E[0]
    SLICE_X42Y42         FDRE                                         r  gcd_core1/dp1/x_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.578    12.970    gcd_core1/dp1/CLK
    SLICE_X42Y42         FDRE                                         r  gcd_core1/dp1/x_reg[4]/C
                         clock pessimism              0.454    13.424    
                         clock uncertainty           -0.035    13.389    
    SLICE_X42Y42         FDRE (Setup_fdre_C_CE)      -0.169    13.220    gcd_core1/dp1/x_reg[4]
  -------------------------------------------------------------------
                         required time                         13.220    
                         arrival time                          -9.014    
  -------------------------------------------------------------------
                         slack                                  4.206    

Slack (MET) :             4.206ns  (required time - arrival time)
  Source:                 gcd_core1/dp1/x_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            gcd_core1/dp1/x_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.589ns  (logic 1.316ns (36.665%)  route 2.273ns (63.335%))
  Logic Levels:           3  (CARRY4=1 LUT4=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.970ns = ( 12.970 - 8.000 ) 
    Source Clock Delay      (SCD):    5.424ns
    Clock Pessimism Removal (CPR):    0.454ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.756     5.424    gcd_core1/dp1/CLK
    SLICE_X42Y42         FDRE                                         r  gcd_core1/dp1/x_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y42         FDRE (Prop_fdre_C_Q)         0.518     5.942 r  gcd_core1/dp1/x_reg[2]/Q
                         net (fo=7, routed)           0.844     6.786    gcd_core1/dp1/gcd_core_result[2]
    SLICE_X41Y41         LUT4 (Prop_lut4_I0_O)        0.124     6.910 r  gcd_core1/dp1/x_gt_y_carry_i_7/O
                         net (fo=1, routed)           0.000     6.910    gcd_core1/dp1/x_gt_y_carry_i_7_n_0
    SLICE_X41Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.460 r  gcd_core1/dp1/x_gt_y_carry/CO[3]
                         net (fo=2, routed)           0.773     8.233    gcd_core1/fsm1/CO[0]
    SLICE_X40Y41         LUT4 (Prop_lut4_I1_O)        0.124     8.357 r  gcd_core1/fsm1/x[7]_i_1/O
                         net (fo=8, routed)           0.656     9.014    gcd_core1/dp1/E[0]
    SLICE_X42Y42         FDRE                                         r  gcd_core1/dp1/x_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.578    12.970    gcd_core1/dp1/CLK
    SLICE_X42Y42         FDRE                                         r  gcd_core1/dp1/x_reg[6]/C
                         clock pessimism              0.454    13.424    
                         clock uncertainty           -0.035    13.389    
    SLICE_X42Y42         FDRE (Setup_fdre_C_CE)      -0.169    13.220    gcd_core1/dp1/x_reg[6]
  -------------------------------------------------------------------
                         required time                         13.220    
                         arrival time                          -9.014    
  -------------------------------------------------------------------
                         slack                                  4.206    

Slack (MET) :             4.270ns  (required time - arrival time)
  Source:                 gcd_core1/dp1/x_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            gcd_core1/dp1/y_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.262ns  (logic 1.310ns (40.165%)  route 1.952ns (59.835%))
  Logic Levels:           3  (CARRY4=1 LUT4=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.969ns = ( 12.969 - 8.000 ) 
    Source Clock Delay      (SCD):    5.424ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.756     5.424    gcd_core1/dp1/CLK
    SLICE_X42Y42         FDRE                                         r  gcd_core1/dp1/x_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y42         FDRE (Prop_fdre_C_Q)         0.518     5.942 r  gcd_core1/dp1/x_reg[2]/Q
                         net (fo=7, routed)           0.844     6.786    gcd_core1/dp1/gcd_core_result[2]
    SLICE_X41Y41         LUT4 (Prop_lut4_I0_O)        0.124     6.910 r  gcd_core1/dp1/x_gt_y_carry_i_7/O
                         net (fo=1, routed)           0.000     6.910    gcd_core1/dp1/x_gt_y_carry_i_7_n_0
    SLICE_X41Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.460 f  gcd_core1/dp1/x_gt_y_carry/CO[3]
                         net (fo=2, routed)           0.773     8.233    gcd_core1/fsm1/CO[0]
    SLICE_X40Y41         LUT4 (Prop_lut4_I2_O)        0.118     8.351 r  gcd_core1/fsm1/y[7]_i_1/O
                         net (fo=8, routed)           0.335     8.686    gcd_core1/dp1/state_reg[2]_0[0]
    SLICE_X40Y40         FDRE                                         r  gcd_core1/dp1/y_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.577    12.969    gcd_core1/dp1/CLK
    SLICE_X40Y40         FDRE                                         r  gcd_core1/dp1/y_reg[0]/C
                         clock pessimism              0.429    13.398    
                         clock uncertainty           -0.035    13.363    
    SLICE_X40Y40         FDRE (Setup_fdre_C_CE)      -0.407    12.956    gcd_core1/dp1/y_reg[0]
  -------------------------------------------------------------------
                         required time                         12.956    
                         arrival time                          -8.686    
  -------------------------------------------------------------------
                         slack                                  4.270    

Slack (MET) :             4.270ns  (required time - arrival time)
  Source:                 gcd_core1/dp1/x_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            gcd_core1/dp1/y_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.262ns  (logic 1.310ns (40.165%)  route 1.952ns (59.835%))
  Logic Levels:           3  (CARRY4=1 LUT4=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.969ns = ( 12.969 - 8.000 ) 
    Source Clock Delay      (SCD):    5.424ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.756     5.424    gcd_core1/dp1/CLK
    SLICE_X42Y42         FDRE                                         r  gcd_core1/dp1/x_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y42         FDRE (Prop_fdre_C_Q)         0.518     5.942 r  gcd_core1/dp1/x_reg[2]/Q
                         net (fo=7, routed)           0.844     6.786    gcd_core1/dp1/gcd_core_result[2]
    SLICE_X41Y41         LUT4 (Prop_lut4_I0_O)        0.124     6.910 r  gcd_core1/dp1/x_gt_y_carry_i_7/O
                         net (fo=1, routed)           0.000     6.910    gcd_core1/dp1/x_gt_y_carry_i_7_n_0
    SLICE_X41Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.460 f  gcd_core1/dp1/x_gt_y_carry/CO[3]
                         net (fo=2, routed)           0.773     8.233    gcd_core1/fsm1/CO[0]
    SLICE_X40Y41         LUT4 (Prop_lut4_I2_O)        0.118     8.351 r  gcd_core1/fsm1/y[7]_i_1/O
                         net (fo=8, routed)           0.335     8.686    gcd_core1/dp1/state_reg[2]_0[0]
    SLICE_X40Y40         FDRE                                         r  gcd_core1/dp1/y_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.577    12.969    gcd_core1/dp1/CLK
    SLICE_X40Y40         FDRE                                         r  gcd_core1/dp1/y_reg[1]/C
                         clock pessimism              0.429    13.398    
                         clock uncertainty           -0.035    13.363    
    SLICE_X40Y40         FDRE (Setup_fdre_C_CE)      -0.407    12.956    gcd_core1/dp1/y_reg[1]
  -------------------------------------------------------------------
                         required time                         12.956    
                         arrival time                          -8.686    
  -------------------------------------------------------------------
                         slack                                  4.270    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 debouce1/lfsr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            debouce1/lfsr_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.209ns  (logic 0.141ns (67.454%)  route 0.068ns (32.546%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    1.503ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.591     1.503    debouce1/CLK
    SLICE_X39Y42         FDRE                                         r  debouce1/lfsr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y42         FDRE (Prop_fdre_C_Q)         0.141     1.644 r  debouce1/lfsr_reg[1]/Q
                         net (fo=2, routed)           0.068     1.712    debouce1/lfsr[1]
    SLICE_X39Y42         FDRE                                         r  debouce1/lfsr_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.860     2.019    debouce1/CLK
    SLICE_X39Y42         FDRE                                         r  debouce1/lfsr_reg[2]/C
                         clock pessimism             -0.516     1.503    
    SLICE_X39Y42         FDRE (Hold_fdre_C_D)         0.075     1.578    debouce1/lfsr_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.712    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 gcd_core1/fsm1/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            gcd_core1/dp1/x_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.186ns (51.058%)  route 0.178ns (48.942%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.503ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.591     1.503    gcd_core1/fsm1/CLK
    SLICE_X39Y42         FDRE                                         r  gcd_core1/fsm1/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y42         FDRE (Prop_fdre_C_Q)         0.141     1.644 r  gcd_core1/fsm1/state_reg[1]/Q
                         net (fo=22, routed)          0.178     1.822    gcd_core1/fsm1/state[1]
    SLICE_X42Y42         LUT5 (Prop_lut5_I4_O)        0.045     1.867 r  gcd_core1/fsm1/x[4]_i_1/O
                         net (fo=1, routed)           0.000     1.867    gcd_core1/dp1/state_reg[0]_0[4]
    SLICE_X42Y42         FDRE                                         r  gcd_core1/dp1/x_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.862     2.021    gcd_core1/dp1/CLK
    SLICE_X42Y42         FDRE                                         r  gcd_core1/dp1/x_reg[4]/C
                         clock pessimism             -0.480     1.541    
    SLICE_X42Y42         FDRE (Hold_fdre_C_D)         0.121     1.662    gcd_core1/dp1/x_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.662    
                         arrival time                           1.867    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 debouce1/load_sreg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            debouce1/load_sreg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.141ns (44.432%)  route 0.176ns (55.568%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.592     1.504    debouce1/CLK
    SLICE_X39Y43         FDRE                                         r  debouce1/load_sreg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y43         FDRE (Prop_fdre_C_Q)         0.141     1.645 r  debouce1/load_sreg_reg[3]/Q
                         net (fo=2, routed)           0.176     1.821    debouce1/load_sreg_reg_n_0_[3]
    SLICE_X41Y43         FDRE                                         r  debouce1/load_sreg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.863     2.022    debouce1/CLK
    SLICE_X41Y43         FDRE                                         r  debouce1/load_sreg_reg[2]/C
                         clock pessimism             -0.480     1.542    
    SLICE_X41Y43         FDRE (Hold_fdre_C_D)         0.070     1.612    debouce1/load_sreg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.612    
                         arrival time                           1.821    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.246ns  (arrival time - required time)
  Source:                 state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            d_temp_enb_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.209ns (54.604%)  route 0.174ns (45.396%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    1.503ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.591     1.503    clk_IBUF_BUFG
    SLICE_X38Y41         FDCE                                         r  state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y41         FDCE (Prop_fdce_C_Q)         0.164     1.667 r  state_reg[0]/Q
                         net (fo=19, routed)          0.174     1.840    debouce1/Q[0]
    SLICE_X38Y42         LUT6 (Prop_lut6_I4_O)        0.045     1.885 r  debouce1/d_temp_enb_i_1/O
                         net (fo=1, routed)           0.000     1.885    debouce1_n_5
    SLICE_X38Y42         FDRE                                         r  d_temp_enb_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.860     2.019    clk_IBUF_BUFG
    SLICE_X38Y42         FDRE                                         r  d_temp_enb_reg/C
                         clock pessimism             -0.500     1.519    
    SLICE_X38Y42         FDRE (Hold_fdre_C_D)         0.121     1.640    d_temp_enb_reg
  -------------------------------------------------------------------
                         required time                         -1.640    
                         arrival time                           1.885    
  -------------------------------------------------------------------
                         slack                                  0.246    

Slack (MET) :             0.246ns  (arrival time - required time)
  Source:                 debouce1/lfsr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            debouce1/lfsr_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.128ns (48.640%)  route 0.135ns (51.360%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    1.503ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.591     1.503    debouce1/CLK
    SLICE_X39Y42         FDRE                                         r  debouce1/lfsr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y42         FDRE (Prop_fdre_C_Q)         0.128     1.631 r  debouce1/lfsr_reg[2]/Q
                         net (fo=2, routed)           0.135     1.766    debouce1/lfsr[2]
    SLICE_X39Y42         FDRE                                         r  debouce1/lfsr_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.860     2.019    debouce1/CLK
    SLICE_X39Y42         FDRE                                         r  debouce1/lfsr_reg[3]/C
                         clock pessimism             -0.516     1.503    
    SLICE_X39Y42         FDRE (Hold_fdre_C_D)         0.017     1.520    debouce1/lfsr_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.520    
                         arrival time                           1.766    
  -------------------------------------------------------------------
                         slack                                  0.246    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            d_temp2_enb_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.209ns (54.320%)  route 0.176ns (45.680%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    1.503ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.591     1.503    clk_IBUF_BUFG
    SLICE_X38Y41         FDCE                                         r  state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y41         FDCE (Prop_fdce_C_Q)         0.164     1.667 r  state_reg[0]/Q
                         net (fo=19, routed)          0.176     1.842    debouce1/Q[0]
    SLICE_X38Y42         LUT6 (Prop_lut6_I3_O)        0.045     1.887 r  debouce1/d_temp2_enb_i_1/O
                         net (fo=1, routed)           0.000     1.887    debouce1_n_4
    SLICE_X38Y42         FDRE                                         r  d_temp2_enb_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.860     2.019    clk_IBUF_BUFG
    SLICE_X38Y42         FDRE                                         r  d_temp2_enb_reg/C
                         clock pessimism             -0.500     1.519    
    SLICE_X38Y42         FDRE (Hold_fdre_C_D)         0.120     1.639    d_temp2_enb_reg
  -------------------------------------------------------------------
                         required time                         -1.639    
                         arrival time                           1.887    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.260ns  (arrival time - required time)
  Source:                 debouce1/lfsr_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            debouce1/lfsr_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.141ns (42.783%)  route 0.189ns (57.217%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    1.503ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.591     1.503    debouce1/CLK
    SLICE_X39Y41         FDRE                                         r  debouce1/lfsr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y41         FDRE (Prop_fdre_C_Q)         0.141     1.644 r  debouce1/lfsr_reg[7]/Q
                         net (fo=3, routed)           0.189     1.832    debouce1/lfsr[7]
    SLICE_X39Y41         FDRE                                         r  debouce1/lfsr_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.860     2.019    debouce1/CLK
    SLICE_X39Y41         FDRE                                         r  debouce1/lfsr_reg[8]/C
                         clock pessimism             -0.516     1.503    
    SLICE_X39Y41         FDRE (Hold_fdre_C_D)         0.070     1.573    debouce1/lfsr_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.832    
  -------------------------------------------------------------------
                         slack                                  0.260    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 debouce1/load_sreg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            debouce1/load_deb_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.397ns  (logic 0.209ns (52.596%)  route 0.188ns (47.404%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.592     1.504    debouce1/CLK
    SLICE_X38Y43         FDRE                                         r  debouce1/load_sreg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y43         FDRE (Prop_fdre_C_Q)         0.164     1.668 f  debouce1/load_sreg_reg[6]/Q
                         net (fo=2, routed)           0.188     1.856    debouce1/load_sreg_reg_n_0_[6]
    SLICE_X38Y42         LUT6 (Prop_lut6_I2_O)        0.045     1.901 r  debouce1/load_deb_i_1/O
                         net (fo=1, routed)           0.000     1.901    debouce1/load_deb_i_1_n_0
    SLICE_X38Y42         FDRE                                         r  debouce1/load_deb_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.860     2.019    debouce1/CLK
    SLICE_X38Y42         FDRE                                         r  debouce1/load_deb_reg/C
                         clock pessimism             -0.500     1.519    
    SLICE_X38Y42         FDRE (Hold_fdre_C_D)         0.121     1.640    debouce1/load_deb_reg
  -------------------------------------------------------------------
                         required time                         -1.640    
                         arrival time                           1.901    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.270ns  (arrival time - required time)
  Source:                 gcd_core1/fsm1/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            gcd_core1/dp1/x_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.429ns  (logic 0.186ns (43.337%)  route 0.243ns (56.663%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.503ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.591     1.503    gcd_core1/fsm1/CLK
    SLICE_X39Y42         FDRE                                         r  gcd_core1/fsm1/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y42         FDRE (Prop_fdre_C_Q)         0.141     1.644 r  gcd_core1/fsm1/state_reg[1]/Q
                         net (fo=22, routed)          0.243     1.887    gcd_core1/fsm1/state[1]
    SLICE_X42Y42         LUT5 (Prop_lut5_I4_O)        0.045     1.932 r  gcd_core1/fsm1/x[6]_i_1/O
                         net (fo=1, routed)           0.000     1.932    gcd_core1/dp1/state_reg[0]_0[6]
    SLICE_X42Y42         FDRE                                         r  gcd_core1/dp1/x_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.862     2.021    gcd_core1/dp1/CLK
    SLICE_X42Y42         FDRE                                         r  gcd_core1/dp1/x_reg[6]/C
                         clock pessimism             -0.480     1.541    
    SLICE_X42Y42         FDRE (Hold_fdre_C_D)         0.121     1.662    gcd_core1/dp1/x_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.662    
                         arrival time                           1.932    
  -------------------------------------------------------------------
                         slack                                  0.270    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 debouce1/lfsr_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            debouce1/lfsr_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.141ns (40.063%)  route 0.211ns (59.937%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    1.503ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.591     1.503    debouce1/CLK
    SLICE_X39Y41         FDRE                                         r  debouce1/lfsr_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y41         FDRE (Prop_fdre_C_Q)         0.141     1.644 r  debouce1/lfsr_reg[8]/Q
                         net (fo=3, routed)           0.211     1.855    debouce1/lfsr[8]
    SLICE_X39Y41         FDRE                                         r  debouce1/lfsr_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.860     2.019    debouce1/CLK
    SLICE_X39Y41         FDRE                                         r  debouce1/lfsr_reg[9]/C
                         clock pessimism             -0.516     1.503    
    SLICE_X39Y41         FDRE (Hold_fdre_C_D)         0.072     1.575    debouce1/lfsr_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.575    
                         arrival time                           1.855    
  -------------------------------------------------------------------
                         slack                                  0.280    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         8.000       5.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X38Y42    d_temp2_enb_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X38Y42    d_temp_enb_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X39Y42    debouce1/lfsr_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X39Y42    debouce1/lfsr_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X39Y42    debouce1/lfsr_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X39Y42    debouce1/lfsr_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X39Y42    debouce1/lfsr_reg[5]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X39Y41    debouce1/lfsr_reg[6]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X39Y41    debouce1/lfsr_reg[7]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X38Y42    d_temp2_enb_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X38Y42    d_temp_enb_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X39Y42    debouce1/lfsr_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X39Y42    debouce1/lfsr_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X39Y42    debouce1/lfsr_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X39Y42    debouce1/lfsr_reg[4]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X39Y42    debouce1/lfsr_reg[5]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X39Y41    debouce1/lfsr_reg[6]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X39Y41    debouce1/lfsr_reg[7]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X39Y41    debouce1/lfsr_reg[8]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X38Y42    d_temp2_enb_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X38Y42    d_temp_enb_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X39Y42    debouce1/lfsr_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X39Y42    debouce1/lfsr_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X39Y42    debouce1/lfsr_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X39Y42    debouce1/lfsr_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X39Y42    debouce1/lfsr_reg[5]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X39Y41    debouce1/lfsr_reg[6]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X39Y41    debouce1/lfsr_reg[7]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X39Y41    debouce1/lfsr_reg[8]/C



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        6.307ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.450ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.307ns  (required time - arrival time)
  Source:                 debouce1/rst_sreg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            state_reg[2]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.233ns  (logic 0.518ns (42.026%)  route 0.715ns (57.974%))
  Logic Levels:           0  
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.969ns = ( 12.969 - 8.000 ) 
    Source Clock Delay      (SCD):    5.424ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.756     5.424    debouce1/CLK
    SLICE_X42Y41         FDRE                                         r  debouce1/rst_sreg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y41         FDRE (Prop_fdre_C_Q)         0.518     5.942 f  debouce1/rst_sreg_reg[0]/Q
                         net (fo=28, routed)          0.715     6.657    rst_deb
    SLICE_X38Y41         FDCE                                         f  state_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.577    12.969    clk_IBUF_BUFG
    SLICE_X38Y41         FDCE                                         r  state_reg[2]/C
                         clock pessimism              0.391    13.360    
                         clock uncertainty           -0.035    13.325    
    SLICE_X38Y41         FDCE (Recov_fdce_C_CLR)     -0.361    12.964    state_reg[2]
  -------------------------------------------------------------------
                         required time                         12.964    
                         arrival time                          -6.657    
  -------------------------------------------------------------------
                         slack                                  6.307    

Slack (MET) :             6.349ns  (required time - arrival time)
  Source:                 debouce1/rst_sreg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            state_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.233ns  (logic 0.518ns (42.026%)  route 0.715ns (57.974%))
  Logic Levels:           0  
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.969ns = ( 12.969 - 8.000 ) 
    Source Clock Delay      (SCD):    5.424ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.756     5.424    debouce1/CLK
    SLICE_X42Y41         FDRE                                         r  debouce1/rst_sreg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y41         FDRE (Prop_fdre_C_Q)         0.518     5.942 f  debouce1/rst_sreg_reg[0]/Q
                         net (fo=28, routed)          0.715     6.657    rst_deb
    SLICE_X38Y41         FDCE                                         f  state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.577    12.969    clk_IBUF_BUFG
    SLICE_X38Y41         FDCE                                         r  state_reg[0]/C
                         clock pessimism              0.391    13.360    
                         clock uncertainty           -0.035    13.325    
    SLICE_X38Y41         FDCE (Recov_fdce_C_CLR)     -0.319    13.006    state_reg[0]
  -------------------------------------------------------------------
                         required time                         13.006    
                         arrival time                          -6.657    
  -------------------------------------------------------------------
                         slack                                  6.349    

Slack (MET) :             6.349ns  (required time - arrival time)
  Source:                 debouce1/rst_sreg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            state_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.233ns  (logic 0.518ns (42.026%)  route 0.715ns (57.974%))
  Logic Levels:           0  
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.969ns = ( 12.969 - 8.000 ) 
    Source Clock Delay      (SCD):    5.424ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.756     5.424    debouce1/CLK
    SLICE_X42Y41         FDRE                                         r  debouce1/rst_sreg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y41         FDRE (Prop_fdre_C_Q)         0.518     5.942 f  debouce1/rst_sreg_reg[0]/Q
                         net (fo=28, routed)          0.715     6.657    rst_deb
    SLICE_X38Y41         FDCE                                         f  state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.577    12.969    clk_IBUF_BUFG
    SLICE_X38Y41         FDCE                                         r  state_reg[1]/C
                         clock pessimism              0.391    13.360    
                         clock uncertainty           -0.035    13.325    
    SLICE_X38Y41         FDCE (Recov_fdce_C_CLR)     -0.319    13.006    state_reg[1]
  -------------------------------------------------------------------
                         required time                         13.006    
                         arrival time                          -6.657    
  -------------------------------------------------------------------
                         slack                                  6.349    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.450ns  (arrival time - required time)
  Source:                 debouce1/rst_sreg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            state_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.417ns  (logic 0.164ns (39.368%)  route 0.253ns (60.632%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    1.505ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.593     1.505    debouce1/CLK
    SLICE_X42Y41         FDRE                                         r  debouce1/rst_sreg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y41         FDRE (Prop_fdre_C_Q)         0.164     1.669 f  debouce1/rst_sreg_reg[0]/Q
                         net (fo=28, routed)          0.253     1.921    rst_deb
    SLICE_X38Y41         FDCE                                         f  state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.860     2.019    clk_IBUF_BUFG
    SLICE_X38Y41         FDCE                                         r  state_reg[0]/C
                         clock pessimism             -0.480     1.539    
    SLICE_X38Y41         FDCE (Remov_fdce_C_CLR)     -0.067     1.472    state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.472    
                         arrival time                           1.921    
  -------------------------------------------------------------------
                         slack                                  0.450    

Slack (MET) :             0.450ns  (arrival time - required time)
  Source:                 debouce1/rst_sreg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            state_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.417ns  (logic 0.164ns (39.368%)  route 0.253ns (60.632%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    1.505ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.593     1.505    debouce1/CLK
    SLICE_X42Y41         FDRE                                         r  debouce1/rst_sreg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y41         FDRE (Prop_fdre_C_Q)         0.164     1.669 f  debouce1/rst_sreg_reg[0]/Q
                         net (fo=28, routed)          0.253     1.921    rst_deb
    SLICE_X38Y41         FDCE                                         f  state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.860     2.019    clk_IBUF_BUFG
    SLICE_X38Y41         FDCE                                         r  state_reg[1]/C
                         clock pessimism             -0.480     1.539    
    SLICE_X38Y41         FDCE (Remov_fdce_C_CLR)     -0.067     1.472    state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.472    
                         arrival time                           1.921    
  -------------------------------------------------------------------
                         slack                                  0.450    

Slack (MET) :             0.450ns  (arrival time - required time)
  Source:                 debouce1/rst_sreg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            state_reg[2]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.417ns  (logic 0.164ns (39.368%)  route 0.253ns (60.632%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    1.505ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.593     1.505    debouce1/CLK
    SLICE_X42Y41         FDRE                                         r  debouce1/rst_sreg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y41         FDRE (Prop_fdre_C_Q)         0.164     1.669 f  debouce1/rst_sreg_reg[0]/Q
                         net (fo=28, routed)          0.253     1.921    rst_deb
    SLICE_X38Y41         FDCE                                         f  state_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.860     2.019    clk_IBUF_BUFG
    SLICE_X38Y41         FDCE                                         r  state_reg[2]/C
                         clock pessimism             -0.480     1.539    
    SLICE_X38Y41         FDCE (Remov_fdce_C_CLR)     -0.067     1.472    state_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.472    
                         arrival time                           1.921    
  -------------------------------------------------------------------
                         slack                                  0.450    





