Running: C:\Xilinx\13.4\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -o C:/VGAProject/PaletteDisplay256/TopModuleFixture_isim_beh.exe -prj C:/VGAProject/PaletteDisplay256/TopModuleFixture_beh.prj work.TopModuleFixture work.glbl 
ISim O.87xd (signature 0xc3576ebc)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Analyzing Verilog file "C:/VGAProject/PaletteDisplay256/VgaDriver.v" into library work
Analyzing Verilog file "C:/VGAProject/PaletteDisplay256/ImageController.v" into library work
Analyzing Verilog file "C:/VGAProject/PaletteDisplay256/TopModule.v" into library work
Analyzing Verilog file "C:/VGAProject/PaletteDisplay256/TopModuleFixture.v" into library work
Analyzing Verilog file "C:/Xilinx/13.4/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
Completed static elaboration
Compiling module VgaDriver
Compiling module ImageController
Compiling module TopModule
Compiling module TopModuleFixture
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 5 Verilog Units
Built simulation executable C:/VGAProject/PaletteDisplay256/TopModuleFixture_isim_beh.exe
Fuse Memory Usage: 27472 KB
Fuse CPU Usage: 1481 ms
