INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1.1 (lin64) Build 2580384 Sat Jun 29 08:04:45 MDT 2019
| Date         : Fri Aug  2 18:33:13 2024
| Host         : ee-tik-eda2 running 64-bit CentOS Linux release 7.9.2009 (Core)
| Command      : report_timing
| Design       : if_loop_1
| Device       : 7k160t-fbg484
| Speed File   : -2  PRODUCTION 1.12 2017-02-17
--------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.869ns  (required time - arrival time)
  Source:                 fork0/generateBlocks[0].regblock/reg_value_reg/C
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            mux2/tehb1/data_reg_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (clk rise@6.000ns - clk rise@0.000ns)
  Data Path Delay:        4.845ns  (logic 0.950ns (19.608%)  route 3.895ns (80.392%))
  Logic Levels:           11  (CARRY4=4 LUT3=1 LUT4=1 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.137ns = ( 7.137 - 6.000 ) 
    Source Clock Delay      (SCD):    1.272ns
    Clock Pessimism Removal (CPR):    0.085ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=707, unset)          1.272     1.272    fork0/generateBlocks[0].regblock/clk
    SLICE_X11Y129        FDPE                                         r  fork0/generateBlocks[0].regblock/reg_value_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y129        FDPE (Prop_fdpe_C_Q)         0.223     1.495 r  fork0/generateBlocks[0].regblock/reg_value_reg/Q
                         net (fo=14, routed)          0.497     1.992    control_merge3/oehb1/reg_value
    SLICE_X11Y130        LUT5 (Prop_lut5_I2_O)        0.043     2.035 r  control_merge3/oehb1/full_reg_i_3__1/O
                         net (fo=22, routed)          0.462     2.498    control_merge3/oehb1/data_reg_reg[0]_0
    SLICE_X15Y131        LUT3 (Prop_lut3_I1_O)        0.043     2.541 r  control_merge3/oehb1/data_reg[31]_i_4/O
                         net (fo=64, routed)          0.553     3.094    mux2/tehb1/data_reg_reg[31]_0
    SLICE_X22Y125        LUT5 (Prop_lut5_I3_O)        0.043     3.137 r  mux2/tehb1/data_reg[3]_i_1/O
                         net (fo=3, routed)           0.559     3.696    mux0/tehb1/D[3]
    SLICE_X19Y125        LUT4 (Prop_lut4_I3_O)        0.043     3.739 r  mux0/tehb1/dataOutArray[0]0_carry_i_7__0/O
                         net (fo=1, routed)           0.000     3.739    cmpi1/S[1]
    SLICE_X19Y125        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     4.006 r  cmpi1/dataOutArray[0]0_carry/CO[3]
                         net (fo=1, routed)           0.000     4.006    cmpi1/dataOutArray[0]0_carry_n_0
    SLICE_X19Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     4.059 r  cmpi1/dataOutArray[0]0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.059    cmpi1/dataOutArray[0]0_carry__0_n_0
    SLICE_X19Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     4.112 r  cmpi1/dataOutArray[0]0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.112    cmpi1/dataOutArray[0]0_carry__1_n_0
    SLICE_X19Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     4.165 r  cmpi1/dataOutArray[0]0_carry__2/CO[3]
                         net (fo=15, routed)          0.630     4.796    control_merge3/oehb1/O68[0]
    SLICE_X11Y130        LUT5 (Prop_lut5_I4_O)        0.043     4.839 r  control_merge3/oehb1/full_reg_i_7/O
                         net (fo=1, routed)           0.264     5.103    fork5/generateBlocks[3].regblock/reg_value_reg_2
    SLICE_X12Y130        LUT6 (Prop_lut6_I5_O)        0.043     5.146 r  fork5/generateBlocks[3].regblock/full_reg_i_4__0/O
                         net (fo=12, routed)          0.328     5.474    control_merge3/fork_C1/generateBlocks[1].regblock/data_reg_reg[0]_0
    SLICE_X14Y132        LUT6 (Prop_lut6_I2_O)        0.043     5.517 r  control_merge3/fork_C1/generateBlocks[1].regblock/data_reg[31]_i_1__0/O
                         net (fo=32, routed)          0.600     6.117    mux2/tehb1/E[0]
    SLICE_X23Y125        FDCE                                         r  mux2/tehb1/data_reg_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        6.000     6.000 r  
                                                      0.000     6.000 r  clk (IN)
                         net (fo=707, unset)          1.137     7.137    mux2/tehb1/clk
    SLICE_X23Y125        FDCE                                         r  mux2/tehb1/data_reg_reg[1]/C
                         clock pessimism              0.085     7.222    
                         clock uncertainty           -0.035     7.187    
    SLICE_X23Y125        FDCE (Setup_fdce_C_CE)      -0.201     6.986    mux2/tehb1/data_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          6.986    
                         arrival time                          -6.117    
  -------------------------------------------------------------------
                         slack                                  0.869    




