<root><simulation><result_generated_time />2023-05-13 00:23:49<layer><layer_spec />{'B': 1, 'K': 16, 'C': 32, 'OY': 112, 'OX': 112, 'IY': 112, 'IX': 112, 'FY': 1, 'FX': 1, 'SY': 1, 'SX': 1, 'SFY': 1, 'SFX': 1, 'G': 1}<im2col_enable />False<total_MAC_operation />6422528<total_data_size_element />{'W': 512, 'I': 401408, 'O': 200704}<total_data_reuse />{'W': 12544, 'I': 16.0, 'O': 32}</layer><search_engine><mem_hierarchy_search><mode />fixed<mem_scheme_index />1/1</mem_hierarchy_search><spatial_mapping_search><mode />hint-driven search<spatial_mapping_hint_list />[[{'Col': ['C_2', 'K_16']}, {'Row': ['C_32']}]]<unrolling_scheme_index />1/1</spatial_mapping_search><temporal_mapping_search><mode />loma search<valid_temporal_mapping_found />10080</temporal_mapping_search></search_engine><hw_spec><PE_array><precision_bit />{'W': 8, 'I': 8, 'O_partial': 8, 'O_final': 8}<MAC_array_size />{'Col': 32, 'Row': 32}</PE_array><memory_hierarchy><mem_name_in_the_hierarchy><W />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<I />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<O />['spad_32byte', 'buffer_2Mbyte', 'sram_big']</mem_name_in_the_hierarchy><mem_size_bit />{'W': [512, 33554432, 34359738368], 'I': [512, 33554432, 34359738368], 'O': [512, 33554432, 34359738368]}<mem_bw_bit_per_cycle_or_mem_wordlength />{'W': [[64, 64], [512, 512], [2048, 2048]], 'I': [[64, 64], [512, 512], [2048, 2048]], 'O': [[64, 64], [512, 512], [2048, 2048]]}<mem_access_energy_per_word />{'W': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]], 'I': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]], 'O': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]]}<mem_type />{'W': ['dp_sb', 'dp_db', 'dp_sb'], 'I': ['dp_sb', 'dp_db', 'dp_sb'], 'O': ['dp_sb', 'dp_db', 'dp_sb']}<mem_share />{0: [('W', 'buffer_2Mbyte'), ('I', 'buffer_2Mbyte'), ('O', 'buffer_2Mbyte')], 1: [('W', 'sram_big'), ('I', 'sram_big'), ('O', 'sram_big')]}<mem_area_single_module />{'W': [0.000693826, 27.0113, 93.2871], 'I': [0.000693826, 27.0113, 93.2871], 'O': [0.000693826, 27.0113, 93.2871]}<mem_unroll />{'W': [1024, 1, 1], 'I': [512, 1, 1], 'O': [2, 1, 1]}</memory_hierarchy></hw_spec><results><basic_info><spatial_unrolling><W />[[], [[('C', 16), ('K', 2)], [('C', 32)]], [], []]<I />[[[('K', 2)], []], [[('C', 16)], [('C', 32)]], [], []]<O />[[[('C', 16)], [('C', 32)]], [[('K', 2)], []], [], []]<greedy_mapping />False</spatial_unrolling><temporal_mapping><W />[[('OY', 4), ('OX', 4), ('OX', 4), ('K', 2), ('K', 4), ('OX', 7), ('OY', 4), ('OY', 7)], [], []]<I />[[('OY', 4), ('OX', 4), ('OX', 4), ('K', 2), ('K', 4)], [('OX', 7), ('OY', 4)], [('OY', 7)]]<O />[[('OY', 4), ('OX', 4)], [('OX', 4), ('K', 2), ('K', 4), ('OX', 7), ('OY', 4)], [('OY', 7)]]<fully_PE_level_output_stationary />True</temporal_mapping><data_reuse />{'W': [1.0, 12544, 1, 1], 'I': [2.0, 8.0, 1.0, 1.0], 'O': [512.0, 1, 1, 1]}<I_pr_diagonally_broadcast_or_fifo_effect />'I': [False, False, False, False]<used_mem_size_bit />{'W': [64, 65536, 65536], 'I': [512, 7340032, 51380224], 'O': [128, 229376, 1605632], 'O_partial': [0, 0, 0], 'O_final': [128, 229376, 1605632]}<actual_mem_utilization_individual />{'W': [0.12, 0.0, 0.0], 'I': [1.0, 0.22, 0.0], 'O': [0.25, 0.01, 0.0]}<actual_mem_utilization_shared />{'W': [0.12, 0.23, 0.0], 'I': [1.0, 0.23, 0.0], 'O': [0.25, 0.23, 0.0]}<effective_mem_size_bit />{'W': [64, 65536, 65536], 'I': [512, 7340032, 51380224], 'O': [32, 57344, 229376], 'O_partial': [0, 0, 0], 'O_final': [32, 57344, 229376]}<total_unit_count />{'W': [1024, 1024, 1, 1], 'I': [1024, 512, 1, 1], 'O': [1024, 2, 1, 1]}<unique_unit_count />{'W': [1024, 1024, 1, 1], 'I': [512, 512, 1, 1], 'O': [2, 2, 1, 1]}<duplicate_unit_count />{'W': [1.0, 1.0, 1.0, 1.0], 'I': [2.0, 1.0, 1.0, 1.0], 'O': [512.0, 1.0, 1.0, 1.0]}<mem_access_count_elem><W />[[100352, 512], [512, 512], [512, 0]]<I />[[3211264, 401408], [401408, 401408], [401408, 0]]<O />[[(0, 200704), (200704, 0)], [(0, 200704), (200704, 0)], [(0, 200704), (0, 0)]]<O_partial />[[(0, 0), (0, 0)], [(0, 0), (0, 0)], [(0, 0), (0, 0)]]<O_final />[[(0, 200704), (200704, 0)], [(0, 200704), (200704, 0)], [(0, 200704), (0, 0)]]</mem_access_count_elem><mem_access_count_word><W />[[12544, 64], [8, 8], [2, 0]]<I />[[401408, 50176], [6272, 6272], [1568, 0]]<O />[[(0, 25088), (25088, 0)], [(0, 3136), (3136, 0)], [(0, 784), (0, 0)]]<O_partial />[([0, 0], [0, 0]), ([0, 0], [0, 0]), ([0, 0], [0, 0])]<O_final />[([0, 25088], [25088, 0]), ([0, 3136], [3136, 0]), ([0, 784], [0, 0])]</mem_access_count_word><mac_count><active />6422528<idle />0</mac_count></basic_info><energy><total_energy />14044822.5<mem_energy_breakdown><W />[4.2, 1.6, 2.7]<I />[153.2, 1243.0, 2088.3]<O />[17.6, 621.5, 1044.2]</mem_energy_breakdown><MAC_energy><active_MAC />14039646.2<idle_MAC />0.0<total />14039646.2</MAC_energy></energy><performance><mac_array_utilization><utilization_with_data_loading />0.496<utilization_without_data_loading />0.5346<utilization_spatial />1.0<utilization_temporal_with_data_loading />0.496<mac_utilize_temporal_without_data_loading />0.5346</mac_array_utilization><latency><latency_cycle_with_data_loading />202304<latency_cycle_without_data_loading />187712<ideal_computing_cycle />100352<data_loading><load_cycle_total />14592<load_cycle_individual />{'W': [128, 128, 0], 'I': [512, 14336, 0]}<load_cycle_combined />{'W': 129, 'I': 14336}</data_loading><mem_stalling><mem_stall_cycle_total />87360<mem_stall_cycle_individual />{'W': [[-100351], [-100352, -100352], [-100352, -100352]], 'I': [[-100351], [-10920, 87360], [0, -64512]], 'O': [[-100352], [-87808, -100352], [-97216, -99568]]}<mem_stall_cycle_shared />{'W': [[-100351], [-100352, 87360], [0, 0]], 'I': [[-100351], [-10920, 87360], [0, 0]], 'O': [[-100352], [-87808, -100352], [-97216, -99568]]}<latency_deep_analysis><data_size_each_level_unrolled />{'W': [64, 65536, 65536], 'I': [512, 7340032, 51380224], 'O': [128, 229376, 1605632], 'O_partial': [0, 0, 0], 'O_final': [128, 229376, 1605632]}<data_size_each_level_total />{'W': [65536, 65536, 65536], 'I': [262144, 7340032, 51380224], 'O': [256, 229376, 1605632]}<loop_cycles_each_level />{'W': [100352, 100352, 100352], 'I': [512, 14336, 100352], 'O': [16, 14336, 100352]}<top_ir_loop_size />{'W': [196, 1, 1], 'I': [8, 1, 1], 'O': [1, 1, 1]}<req_aver_mem_bw />{'W': [[8.0, 0.0], [0.7, 0.7], [0.7, 0.7]], 'I': [[8.0, 1.0], [512.0, 512.0], [512.0, 512.0]], 'O': [[8.0, 8.0], [16.0, 16.0], [16.0, 16.0]]}<req_inst_mem_bw />{'W': [[8.0, 0.1], [128.0, 0.7], [0.7, 0.7]], 'I': [[8.0, 8.0], [4096.0, 512.0], [512.0, 512.0]], 'O': [[8.0, 8.0], [16.0, 16.0], [16.0, 16.0]]}<req_mem_bw_bit_per_cycle_individual />{'W': [[8.0, 0.0], [0.7, 0.7], [0.7, 0]], 'I': [[8.0, 8.0], [4096.0, 512.0], [512.0, 0]], 'O': [[8.0, 8.0], [16.0, 16.0], [16.0, 0]]}<req_mem_bw_bit_per_cycle_shared />{'W': [[8.0, 0.0], [4112.7, 528.7], [512.7, 16.0]], 'I': [[8.0, 8.0], [4112.7, 528.7], [512.7, 16.0]], 'O': [[8.0, 8.0], [4112.7, 528.7], [512.7, 16.0]]}<output_distinguish />[('fsum', 'fsum'), ('fsum', 'fsum'), ('fsum', 'fsum')]<mem_bw_requirement_meet />{'W': [[True, True], [False, False], [True, True]], 'I': [[True, True], [False, False], [True, True]], 'O': [[True, True], [False, False], [True, True]]}<trans_time_ideal />{'W': [[1, 1, 100352], [100352, 100352, 1], [100352, 100352, 1]], 'I': [[1, 1, 100352], [64, 512, 196], [14336, 14336, 7]], 'O': [[1, 1, 100352], [16, 16, 6272], [14336, 14336, 7]]}<trans_time_real />{'W': [[0, 1, 100352], [[1, 100352, 1], [128, 100352, 1]], [[128, 100352, 1], [32, 100352, 1]]], 'I': [[0, 1, 100352], [[8, 512, 196], [512, 512, 196]], [[14336, 14336, 7], [3584, 14336, 7]]], 'O': [[0, 1, 100352], [[2, 16, 6272], [0, 16, 6272]], [[448, 14336, 7], [112, 14336, 7]]]}<single_stall_cycle />{'W': [[-1], [-100351, -100224], [-100224, -100320]], 'I': [[-1], [-56, 448], [0, -10752]], 'O': [[-1], [-14, -16], [-13888, -14224]]}<single_stall_count />{'W': [100351, 0, 0], 'I': [100351, 195, 6], 'O': [100352, 6272, 7]}<mem_compute_overlap_cc_for_shared_mem />{0: {'W': [0, 0], 'I': [12480, 86016], 'O': [12544, 3136]}, 1: {'W': [0, 0], 'I': [86016, 0], 'O': [3136, 0]}}<mem_compute_overlap_stall_for_shared_mem_LH />{0: [[-87872, -14336], [-87808, -97216]], 1: [[-14336, -100352], [-97216, -100352]]}</latency_deep_analysis></mem_stalling></latency></performance><area><total_area />121.4<mem_area />121.4<mem_area_percentage />100.0 %</area></results><elapsed_time_second />1</simulation></root>