#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Tue Mar 17 22:17:17 2020
# Process ID: 20108
# Current directory: E:/Projects/stm32 readout/uart trigger
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent16100 E:\Projects\stm32 readout\uart trigger\uart trigger.xpr
# Log file: E:/Projects/stm32 readout/uart trigger/vivado.log
# Journal file: E:/Projects/stm32 readout/uart trigger\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {E:/Projects/stm32 readout/uart trigger/uart trigger.xpr}
update_compile_order -fileset sources_1
launch_simulation
source uart_rx.tcl
restart
run 50 us
close_sim
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top uart_rx_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sim_1
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top top [current_fileset]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top uart_clkgen_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
launch_simulation
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top top [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sim_1
export_ip_user_files -of_objects  [get_files {{E:/Projects/stm32 readout/uart trigger/uart trigger.srcs/sim_1/new/uart_rx_tb.v}}] -no_script -reset -force -quiet
remove_files  -fileset sim_1 {{E:/Projects/stm32 readout/uart trigger/uart trigger.srcs/sim_1/new/uart_rx_tb.v}}
file delete -force {E:/Projects/stm32 readout/uart trigger/uart trigger.srcs/sim_1/new/uart_rx_tb.v}
launch_simulation
source top.tcl
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top uart_clkgen_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sim_1
launch_simulation
close_sim
