#! /d/a/fpga-toolchain-build/fpga-toolchain-build/iverilog/_install/bin/vvp
:ivl_version "11.0 (stable)" "(d3b0992)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\system.vpi";
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\v2005_math.vpi";
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\va_math.vpi";
S_00000231351ea9e0 .scope module, "datapath" "datapath" 2 8;
 .timescale 0 0;
L_00000231351fdbb0 .functor AND 1, L_000002313526d6e0, L_000002313526eae0, C4<1>, C4<1>;
L_0000023135320088 .functor BUFT 1, C4<00000001>, C4<0>, C4<0>, C4<0>;
v000002313526bc70_0 .net/2u *"_ivl_2", 7 0, L_0000023135320088;  1 drivers
v000002313526b130_0 .net *"_ivl_9", 7 0, L_000002313526b950;  1 drivers
v000002313526ccb0_0 .net "aluin", 7 0, L_000002313526b450;  1 drivers
v000002313526be50_0 .net "aluop", 2 0, L_000002313526b1d0;  1 drivers
v000002313526b6d0_0 .net "aluordm", 0 0, L_000002313526b4f0;  1 drivers
v000002313526c670_0 .net "aluout", 7 0, v00000231351e1a50_0;  1 drivers
v000002313526c8f0_0 .net "branch", 0 0, L_000002313526d6e0;  1 drivers
v000002313526cd50_0 .net "branchi", 7 0, v0000023135269080_0;  1 drivers
v000002313526c710_0 .net "branchornext", 0 0, L_00000231351fdbb0;  1 drivers
v000002313526c530_0 .var "clk", 0 0;
v000002313526c0d0_0 .net "data1", 7 0, v000002313526ad40_0;  1 drivers
v000002313526c5d0_0 .net "data2", 7 0, v000002313526aac0_0;  1 drivers
v000002313526c7b0_0 .net "dmout", 7 0, L_000002313526ddc0;  1 drivers
v000002313526bef0_0 .net "finalvalue", 7 0, L_000002313526f430;  1 drivers
v000002313526cb70_0 .net "instruction", 23 0, L_00000231351fe010;  1 drivers
v000002313526c850_0 .net "memwrite", 0 0, L_000002313526ea40;  1 drivers
v000002313526c030_0 .net "nexti", 7 0, L_000002313526bdb0;  1 drivers
v000002313526c990_0 .net "pcin", 7 0, L_000002313526cf30;  1 drivers
v000002313526ca30_0 .net "pcout", 7 0, v000002313526aa20_0;  1 drivers
v000002313526bd10_0 .net "regwrite", 0 0, L_000002313526f5f0;  1 drivers
v000002313526cdf0_0 .net "rori", 0 0, L_000002313526e4a0;  1 drivers
v000002313526ce90_0 .net "writedata", 7 0, L_000002313526c170;  1 drivers
v000002313526b310_0 .net "zero", 0 0, L_000002313526eae0;  1 drivers
L_000002313526bdb0 .arith/sum 8, v000002313526aa20_0, L_0000023135320088;
L_000002313526cf30 .functor MUXZ 8, L_000002313526bdb0, v0000023135269080_0, L_00000231351fdbb0, C4<>;
L_000002313526b950 .part L_00000231351fe010, 10, 8;
L_000002313526b450 .functor MUXZ 8, L_000002313526b950, v000002313526aac0_0, L_000002313526e4a0, C4<>;
L_000002313526c170 .functor MUXZ 8, L_000002313526ddc0, v00000231351e1a50_0, L_000002313526b4f0, C4<>;
L_000002313526e0e0 .part L_00000231351fe010, 18, 6;
L_000002313526df00 .part L_00000231351fe010, 5, 5;
L_000002313526dd20 .part L_00000231351fe010, 10, 5;
L_000002313526db40 .part L_00000231351fe010, 0, 5;
S_00000231351eab70 .scope module, "myAlu" "alu" 2 41, 3 7 0, S_00000231351ea9e0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a";
    .port_info 1 /INPUT 8 "b";
    .port_info 2 /INPUT 3 "ctrl";
    .port_info 3 /OUTPUT 8 "result";
    .port_info 4 /OUTPUT 1 "zero";
L_000002313526f3c0 .functor NOT 1, L_000002313526d640, C4<0>, C4<0>, C4<0>;
L_000002313526f350 .functor AND 1, L_000002313526dc80, L_000002313526f3c0, C4<1>, C4<1>;
L_000002313526fc80 .functor AND 1, L_000002313526dc80, L_000002313526d8c0, C4<1>, C4<1>;
L_000002313526fba0 .functor OR 1, L_000002313526f350, L_000002313526fc80, C4<0>, C4<0>;
L_000002313526f9e0 .functor NOT 1, L_000002313526d640, C4<0>, C4<0>, C4<0>;
L_000002313526ff90 .functor AND 1, L_000002313526f9e0, L_000002313526d8c0, C4<1>, C4<1>;
L_000002313526fdd0 .functor OR 1, L_000002313526fba0, L_000002313526ff90, C4<0>, C4<0>;
v00000231351e2e50_0 .net *"_ivl_18", 0 0, L_000002313526f3c0;  1 drivers
L_0000023135320310 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000231351e2ef0_0 .net/2u *"_ivl_2", 31 0, L_0000023135320310;  1 drivers
v00000231351e1f50_0 .net *"_ivl_21", 0 0, L_000002313526f350;  1 drivers
v00000231351e1870_0 .net *"_ivl_23", 0 0, L_000002313526fc80;  1 drivers
v00000231351e21d0_0 .net *"_ivl_25", 0 0, L_000002313526fba0;  1 drivers
v00000231351e3170_0 .net *"_ivl_26", 0 0, L_000002313526f9e0;  1 drivers
v00000231351e3210_0 .net *"_ivl_29", 0 0, L_000002313526ff90;  1 drivers
v00000231351e14b0_0 .net *"_ivl_31", 0 0, L_000002313526fdd0;  1 drivers
L_00000231353203a0 .functor BUFT 1, C4<0000000>, C4<0>, C4<0>, C4<0>;
v00000231351e1550_0 .net *"_ivl_35", 6 0, L_00000231353203a0;  1 drivers
v00000231351e1910_0 .net *"_ivl_4", 31 0, L_000002313526dbe0;  1 drivers
L_0000023135320358 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000231351e19b0_0 .net *"_ivl_7", 23 0, L_0000023135320358;  1 drivers
v00000231351e1a50_0 .var "_result", 7 0;
v000002313526ae80_0 .net "a", 7 0, v000002313526ad40_0;  alias, 1 drivers
v000002313526ab60_0 .net "asign", 0 0, L_000002313526dc80;  1 drivers
v000002313526a520_0 .net "b", 7 0, L_000002313526b450;  alias, 1 drivers
v000002313526a160_0 .net "bsign", 0 0, L_000002313526d640;  1 drivers
v0000023135269ee0_0 .net "ctrl", 2 0, L_000002313526b1d0;  alias, 1 drivers
v0000023135269d00_0 .net "diff", 7 0, L_000002313526d0a0;  1 drivers
v0000023135269b20_0 .net "diffsign", 0 0, L_000002313526d8c0;  1 drivers
v000002313526a020_0 .net "result", 7 0, v00000231351e1a50_0;  alias, 1 drivers
v0000023135269bc0_0 .net "slt", 7 0, L_000002313526ec20;  1 drivers
v000002313526a8e0_0 .net "zero", 0 0, L_000002313526eae0;  alias, 1 drivers
E_00000231352089c0/0 .event edge, v0000023135269ee0_0, v000002313526ae80_0, v000002313526a520_0, v0000023135269d00_0;
E_00000231352089c0/1 .event edge, v0000023135269bc0_0;
E_00000231352089c0 .event/or E_00000231352089c0/0, E_00000231352089c0/1;
L_000002313526dbe0 .concat [ 8 24 0 0], v00000231351e1a50_0, L_0000023135320358;
L_000002313526eae0 .cmp/eq 32, L_0000023135320310, L_000002313526dbe0;
L_000002313526d0a0 .arith/sub 8, v000002313526ad40_0, L_000002313526b450;
L_000002313526dc80 .part v000002313526ad40_0, 7, 1;
L_000002313526d640 .part L_000002313526b450, 7, 1;
L_000002313526d8c0 .part L_000002313526d0a0, 7, 1;
L_000002313526ec20 .concat [ 1 7 0 0], L_000002313526fdd0, L_00000231353203a0;
S_00000231351ead00 .scope module, "myControl" "control" 2 34, 4 3 0, S_00000231351ea9e0;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /OUTPUT 1 "regwrite";
    .port_info 2 /OUTPUT 1 "memwrite";
    .port_info 3 /OUTPUT 1 "rori";
    .port_info 4 /OUTPUT 1 "aluordm";
    .port_info 5 /OUTPUT 1 "branch";
    .port_info 6 /OUTPUT 3 "aluop";
L_000002313526f5f0 .functor OR 1, L_000002313526da00, L_000002313526e180, C4<0>, C4<0>;
v00000231352694e0_0 .net *"_ivl_10", 0 0, L_000002313526e180;  1 drivers
L_0000023135320160 .functor BUFT 1, C4<100>, C4<0>, C4<0>, C4<0>;
v0000023135269da0_0 .net/2u *"_ivl_14", 2 0, L_0000023135320160;  1 drivers
L_00000231353201a8 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0000023135269260_0 .net/2u *"_ivl_18", 2 0, L_00000231353201a8;  1 drivers
L_00000231353201f0 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v000002313526a200_0 .net/2u *"_ivl_22", 2 0, L_00000231353201f0;  1 drivers
v0000023135269e40_0 .net *"_ivl_7", 0 0, L_000002313526da00;  1 drivers
L_0000023135320118 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0000023135269120_0 .net/2u *"_ivl_8", 2 0, L_0000023135320118;  1 drivers
v0000023135269c60_0 .net "aluop", 2 0, L_000002313526b1d0;  alias, 1 drivers
v0000023135269300_0 .net "aluordm", 0 0, L_000002313526b4f0;  alias, 1 drivers
v000002313526a840_0 .net "branch", 0 0, L_000002313526d6e0;  alias, 1 drivers
v000002313526aca0_0 .net "memwrite", 0 0, L_000002313526ea40;  alias, 1 drivers
v00000231352696c0_0 .net "opcode", 5 0, L_000002313526e0e0;  1 drivers
v000002313526a2a0_0 .net "regwrite", 0 0, L_000002313526f5f0;  alias, 1 drivers
v0000023135269620_0 .net "rori", 0 0, L_000002313526e4a0;  alias, 1 drivers
v000002313526af20_0 .net "type", 2 0, L_000002313526c2b0;  1 drivers
L_000002313526c2b0 .part L_000002313526e0e0, 3, 3;
L_000002313526b1d0 .part L_000002313526e0e0, 0, 3;
L_000002313526b4f0 .part L_000002313526e0e0, 5, 1;
L_000002313526da00 .part L_000002313526e0e0, 5, 1;
L_000002313526e180 .cmp/eq 3, L_000002313526c2b0, L_0000023135320118;
L_000002313526e4a0 .cmp/eq 3, L_000002313526c2b0, L_0000023135320160;
L_000002313526d6e0 .cmp/eq 3, L_000002313526c2b0, L_00000231353201a8;
L_000002313526ea40 .cmp/eq 3, L_000002313526c2b0, L_00000231353201f0;
S_00000231351fcd00 .scope module, "myDm" "dm" 2 43, 5 3 0, S_00000231351ea9e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "memwrite";
    .port_info 2 /INPUT 8 "address";
    .port_info 3 /INPUT 8 "writedata";
    .port_info 4 /OUTPUT 8 "readdata";
v000002313526a340_0 .net *"_ivl_0", 7 0, L_000002313526d140;  1 drivers
v000002313526a3e0_0 .net *"_ivl_2", 8 0, L_000002313526e680;  1 drivers
L_00000231353203e8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000002313526a980_0 .net *"_ivl_5", 0 0, L_00000231353203e8;  1 drivers
v000002313526ac00_0 .net "address", 7 0, v000002313526aac0_0;  alias, 1 drivers
v0000023135269f80_0 .net "clk", 0 0, v000002313526c530_0;  1 drivers
v000002313526a480 .array "memory", 127 0, 7 0;
v000002313526a0c0_0 .net "memwrite", 0 0, L_000002313526ea40;  alias, 1 drivers
v000002313526ade0_0 .net "readdata", 7 0, L_000002313526ddc0;  alias, 1 drivers
v00000231352699e0_0 .net "writedata", 7 0, v000002313526ad40_0;  alias, 1 drivers
E_0000023135208ec0 .event posedge, v0000023135269f80_0;
L_000002313526d140 .array/port v000002313526a480, L_000002313526e680;
L_000002313526e680 .concat [ 8 1 0 0], v000002313526aac0_0, L_00000231353203e8;
L_000002313526ddc0 .functor MUXZ 8, L_000002313526d140, v000002313526ad40_0, L_000002313526ea40, C4<>;
S_00000231351fce90 .scope module, "myIm" "im" 2 33, 6 3 0, S_00000231351ea9e0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "address";
    .port_info 1 /OUTPUT 24 "instruction";
P_0000023135208700 .param/str "IM_DATA" 0 6 7, "im_data.txt";
L_00000231351fe010 .functor BUFZ 24, L_000002313526b090, C4<000000000000000000000000>, C4<000000000000000000000000>, C4<000000000000000000000000>;
v0000023135269a80_0 .net *"_ivl_0", 23 0, L_000002313526b090;  1 drivers
v0000023135269580_0 .net *"_ivl_2", 9 0, L_000002313526c210;  1 drivers
L_00000231353200d0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000023135269440_0 .net *"_ivl_5", 1 0, L_00000231353200d0;  1 drivers
v000002313526a5c0_0 .net "address", 7 0, v000002313526aa20_0;  alias, 1 drivers
v000002313526a660_0 .net "instruction", 23 0, L_00000231351fe010;  alias, 1 drivers
v000002313526a700 .array "memory", 255 0, 23 0;
L_000002313526b090 .array/port v000002313526a700, L_000002313526c210;
L_000002313526c210 .concat [ 8 2 0 0], v000002313526aa20_0, L_00000231353200d0;
S_00000231351fd020 .scope module, "myPc" "pc" 2 32, 7 3 0, S_00000231351ea9e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 8 "pcin";
    .port_info 2 /OUTPUT 8 "pcout";
v000002313526aa20_0 .var "_pcout", 7 0;
v0000023135269760_0 .net "clk", 0 0, v000002313526c530_0;  alias, 1 drivers
v0000023135269800_0 .net "pcin", 7 0, L_000002313526cf30;  alias, 1 drivers
v00000231352693a0_0 .net "pcout", 7 0, v000002313526aa20_0;  alias, 1 drivers
v000002313526a7a0_0 .var "reset", 0 0;
E_0000023135208900/0 .event negedge, v0000023135269f80_0;
E_0000023135208900/1 .event posedge, v000002313526a7a0_0;
E_0000023135208900 .event/or E_0000023135208900/0, E_0000023135208900/1;
S_00000231351fe870 .scope module, "myRegisters" "registers" 2 37, 8 4 0, S_00000231351ea9e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "regwrite";
    .port_info 2 /INPUT 5 "read1";
    .port_info 3 /INPUT 5 "read2";
    .port_info 4 /INPUT 5 "writereg";
    .port_info 5 /INPUT 8 "writedata";
    .port_info 6 /OUTPUT 8 "data1";
    .port_info 7 /OUTPUT 8 "data2";
    .port_info 8 /OUTPUT 8 "branchi";
    .port_info 9 /OUTPUT 8 "finalvalue";
v000002313526b770_1 .array/port v000002313526b770, 1;
L_000002313526f430 .functor BUFZ 8, v000002313526b770_1, C4<00000000>, C4<00000000>, C4<00000000>;
v0000023135269080_0 .var "_branchi", 7 0;
v000002313526ad40_0 .var "_data1", 7 0;
v000002313526aac0_0 .var "_data2", 7 0;
v00000231352691c0_0 .net *"_ivl_11", 7 0, L_000002313526daa0;  1 drivers
v00000231352698a0_0 .net *"_ivl_13", 6 0, L_000002313526d820;  1 drivers
L_0000023135320238 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000023135269940_0 .net *"_ivl_16", 1 0, L_0000023135320238;  1 drivers
v000002313526c350_0 .net *"_ivl_20", 7 0, L_000002313526d500;  1 drivers
v000002313526bb30_0 .net *"_ivl_22", 6 0, L_000002313526d780;  1 drivers
L_0000023135320280 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000002313526b810_0 .net *"_ivl_25", 1 0, L_0000023135320280;  1 drivers
v000002313526b590_0 .net *"_ivl_29", 7 0, L_000002313526d460;  1 drivers
v000002313526cad0_0 .net *"_ivl_31", 6 0, L_000002313526d280;  1 drivers
L_00000231353202c8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000002313526ba90_0 .net *"_ivl_34", 1 0, L_00000231353202c8;  1 drivers
v000002313526b9f0_0 .net "branchi", 7 0, v0000023135269080_0;  alias, 1 drivers
v000002313526cc10_0 .net "clk", 0 0, v000002313526c530_0;  alias, 1 drivers
v000002313526c3f0_0 .net "data1", 7 0, v000002313526ad40_0;  alias, 1 drivers
v000002313526b8b0_0 .net "data2", 7 0, v000002313526aac0_0;  alias, 1 drivers
v000002313526b3b0_0 .net "finalvalue", 7 0, L_000002313526f430;  alias, 1 drivers
v000002313526c490_0 .net "read1", 4 0, L_000002313526df00;  1 drivers
v000002313526b630_0 .net "read2", 4 0, L_000002313526dd20;  1 drivers
v000002313526b770 .array "regs", 0 31, 7 0;
v000002313526bbd0_0 .net "regwrite", 0 0, L_000002313526f5f0;  alias, 1 drivers
v000002313526bf90_0 .net "writedata", 7 0, L_000002313526c170;  alias, 1 drivers
v000002313526b270_0 .net "writereg", 4 0, L_000002313526db40;  1 drivers
E_0000023135208240 .event edge, L_000002313526d460, v000002313526b270_0;
E_00000231352084c0 .event edge, L_000002313526d500, v000002313526b630_0;
E_0000023135208780 .event edge, L_000002313526daa0, v000002313526c490_0;
L_000002313526daa0 .array/port v000002313526b770, L_000002313526d820;
L_000002313526d820 .concat [ 5 2 0 0], L_000002313526df00, L_0000023135320238;
L_000002313526d500 .array/port v000002313526b770, L_000002313526d780;
L_000002313526d780 .concat [ 5 2 0 0], L_000002313526dd20, L_0000023135320280;
L_000002313526d460 .array/port v000002313526b770, L_000002313526d280;
L_000002313526d280 .concat [ 5 2 0 0], L_000002313526db40, L_00000231353202c8;
    .scope S_00000231351fd020;
T_0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002313526a7a0_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002313526a7a0_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002313526a7a0_0, 0, 1;
    %end;
    .thread T_0;
    .scope S_00000231351fd020;
T_1 ;
    %wait E_0000023135208900;
    %load/vec4 v000002313526a7a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v000002313526aa20_0, 0, 8;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0000023135269800_0;
    %cmpi/e 255, 0, 8;
    %jmp/0xz  T_1.2, 4;
    %vpi_call 7 22 "$finish" {0 0 0};
    %jmp T_1.3;
T_1.2 ;
    %load/vec4 v0000023135269800_0;
    %store/vec4 v000002313526aa20_0, 0, 8;
T_1.3 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_00000231351fce90;
T_2 ;
    %vpi_call 6 10 "$readmemh", P_0000023135208700, v000002313526a700 {0 0 0};
    %end;
    .thread T_2;
    .scope S_00000231351fe870;
T_3 ;
    %wait E_0000023135208780;
    %load/vec4 v000002313526c490_0;
    %cmpi/e 0, 0, 5;
    %jmp/0xz  T_3.0, 4;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v000002313526ad40_0, 0, 8;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v000002313526c490_0;
    %load/vec4 v000002313526b270_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v000002313526bbd0_0;
    %and;
    %load/vec4 v000002313526cc10_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.2, 8;
    %load/vec4 v000002313526bf90_0;
    %store/vec4 v000002313526ad40_0, 0, 8;
    %jmp T_3.3;
T_3.2 ;
    %load/vec4 v000002313526c490_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v000002313526b770, 4;
    %store/vec4 v000002313526ad40_0, 0, 8;
T_3.3 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_00000231351fe870;
T_4 ;
    %wait E_00000231352084c0;
    %load/vec4 v000002313526b630_0;
    %cmpi/e 0, 0, 5;
    %jmp/0xz  T_4.0, 4;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v000002313526aac0_0, 0, 8;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v000002313526b630_0;
    %load/vec4 v000002313526b270_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v000002313526bbd0_0;
    %and;
    %load/vec4 v000002313526cc10_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.2, 8;
    %load/vec4 v000002313526bf90_0;
    %store/vec4 v000002313526aac0_0, 0, 8;
    %jmp T_4.3;
T_4.2 ;
    %load/vec4 v000002313526b630_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v000002313526b770, 4;
    %store/vec4 v000002313526aac0_0, 0, 8;
T_4.3 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_00000231351fe870;
T_5 ;
    %wait E_0000023135208240;
    %load/vec4 v000002313526b270_0;
    %cmpi/e 0, 0, 5;
    %jmp/0xz  T_5.0, 4;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0000023135269080_0, 0, 8;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v000002313526b270_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v000002313526b770, 4;
    %store/vec4 v0000023135269080_0, 0, 8;
T_5.1 ;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_00000231351fe870;
T_6 ;
    %wait E_0000023135208ec0;
    %load/vec4 v000002313526bbd0_0;
    %load/vec4 v000002313526b270_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %load/vec4 v000002313526bf90_0;
    %load/vec4 v000002313526b270_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002313526b770, 0, 4;
T_6.0 ;
    %jmp T_6;
    .thread T_6;
    .scope S_00000231351eab70;
T_7 ;
    %wait E_00000231352089c0;
    %load/vec4 v0000023135269ee0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_7.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_7.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_7.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_7.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_7.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_7.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_7.6, 6;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v00000231351e1a50_0, 0, 8;
    %jmp T_7.8;
T_7.0 ;
    %load/vec4 v000002313526ae80_0;
    %load/vec4 v000002313526a520_0;
    %add;
    %store/vec4 v00000231351e1a50_0, 0, 8;
    %jmp T_7.8;
T_7.1 ;
    %load/vec4 v0000023135269d00_0;
    %store/vec4 v00000231351e1a50_0, 0, 8;
    %jmp T_7.8;
T_7.2 ;
    %load/vec4 v000002313526ae80_0;
    %load/vec4 v000002313526a520_0;
    %and;
    %store/vec4 v00000231351e1a50_0, 0, 8;
    %jmp T_7.8;
T_7.3 ;
    %load/vec4 v000002313526ae80_0;
    %load/vec4 v000002313526a520_0;
    %or;
    %store/vec4 v00000231351e1a50_0, 0, 8;
    %jmp T_7.8;
T_7.4 ;
    %load/vec4 v0000023135269bc0_0;
    %store/vec4 v00000231351e1a50_0, 0, 8;
    %jmp T_7.8;
T_7.5 ;
    %load/vec4 v000002313526ae80_0;
    %ix/getv 4, v000002313526a520_0;
    %shiftl 4;
    %store/vec4 v00000231351e1a50_0, 0, 8;
    %jmp T_7.8;
T_7.6 ;
    %load/vec4 v000002313526ae80_0;
    %ix/getv 4, v000002313526a520_0;
    %shiftr 4;
    %store/vec4 v00000231351e1a50_0, 0, 8;
    %jmp T_7.8;
T_7.8 ;
    %pop/vec4 1;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_00000231351fcd00;
T_8 ;
    %wait E_0000023135208ec0;
    %load/vec4 v000002313526a0c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v00000231352699e0_0;
    %load/vec4 v000002313526ac00_0;
    %pad/u 9;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002313526a480, 0, 4;
T_8.0 ;
    %jmp T_8;
    .thread T_8;
    .scope S_00000231351ea9e0;
T_9 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002313526c530_0, 0, 1;
T_9.0 ;
    %delay 10, 0;
    %load/vec4 v000002313526c530_0;
    %nor/r;
    %store/vec4 v000002313526c530_0, 0, 1;
    %jmp T_9.0;
    %end;
    .thread T_9;
    .scope S_00000231351ea9e0;
T_10 ;
    %vpi_call 2 50 "$monitor", "%8b", v000002313526bef0_0 {0 0 0};
    %end;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 9;
    "N/A";
    "<interactive>";
    "datapath.v";
    "./alu.v";
    "./control.v";
    "./dm.v";
    "./im.v";
    "./pc.v";
    "./registers.v";
