DECL|ETMAUTHSTATUS|member|__IM uint32_t ETMAUTHSTATUS; /**< ETM Authentication Status Register */
DECL|ETMCCER|member|__IM uint32_t ETMCCER; /**< Configuration Code Extension Register */
DECL|ETMCCR|member|__IM uint32_t ETMCCR; /**< Configuration Code Register */
DECL|ETMCIDR0|member|__IM uint32_t ETMCIDR0; /**< Component ID0 Register */
DECL|ETMCIDR1|member|__IM uint32_t ETMCIDR1; /**< Component ID1 Register */
DECL|ETMCIDR2|member|__IM uint32_t ETMCIDR2; /**< Component ID2 Register */
DECL|ETMCIDR3|member|__IM uint32_t ETMCIDR3; /**< Component ID3 Register */
DECL|ETMCLAIMCLR|member|__IOM uint32_t ETMCLAIMCLR; /**< ETM Claim Tag Clear Register */
DECL|ETMCLAIMSET|member|__IOM uint32_t ETMCLAIMSET; /**< ETM Claim Tag Set Register */
DECL|ETMCNTRLDVR1|member|__IOM uint32_t ETMCNTRLDVR1; /**< Counter Reload Value */
DECL|ETMCR|member|__IOM uint32_t ETMCR; /**< Main Control Register */
DECL|ETMDEVTYPE|member|__IM uint32_t ETMDEVTYPE; /**< CoreSight Device Type Register */
DECL|ETMFFLR|member|__IOM uint32_t ETMFFLR; /**< ETM Fifo Full Level Register */
DECL|ETMIDR2|member|__IM uint32_t ETMIDR2; /**< ETM ID Register 2 */
DECL|ETMIDR|member|__IM uint32_t ETMIDR; /**< ID Register */
DECL|ETMISCIN|member|__IOM uint32_t ETMISCIN; /**< Integration Test Miscellaneous Inputs Register */
DECL|ETMITATBCTR0|member|__OM uint32_t ETMITATBCTR0; /**< ETM Integration Test ATB Control 0 Register */
DECL|ETMITATBCTR2|member|__IM uint32_t ETMITATBCTR2; /**< ETM Integration Test ATB Control 2 Register */
DECL|ETMITCTRL|member|__IOM uint32_t ETMITCTRL; /**< ETM Integration Control Register */
DECL|ETMLAR|member|__IOM uint32_t ETMLAR; /**< ETM Lock Access Register */
DECL|ETMLSR|member|__IM uint32_t ETMLSR; /**< Lock Status Register */
DECL|ETMPDSR|member|__IM uint32_t ETMPDSR; /**< Device Power-down Status Register */
DECL|ETMPIDR0|member|__IM uint32_t ETMPIDR0; /**< Peripheral ID0 Register */
DECL|ETMPIDR1|member|__IM uint32_t ETMPIDR1; /**< Peripheral ID1 Register */
DECL|ETMPIDR2|member|__IM uint32_t ETMPIDR2; /**< Peripheral ID2 Register */
DECL|ETMPIDR3|member|__IM uint32_t ETMPIDR3; /**< Peripheral ID3 Register */
DECL|ETMPIDR4|member|__IM uint32_t ETMPIDR4; /**< Peripheral ID4 Register */
DECL|ETMPIDR5|member|__OM uint32_t ETMPIDR5; /**< Peripheral ID5 Register */
DECL|ETMPIDR6|member|__OM uint32_t ETMPIDR6; /**< Peripheral ID6 Register */
DECL|ETMPIDR7|member|__OM uint32_t ETMPIDR7; /**< Peripheral ID7 Register */
DECL|ETMSCR|member|__IM uint32_t ETMSCR; /**< ETM System Configuration Register */
DECL|ETMSR|member|__IOM uint32_t ETMSR; /**< ETM Status Register */
DECL|ETMSYNCFR|member|__IOM uint32_t ETMSYNCFR; /**< Synchronisation Frequency Register */
DECL|ETMTECR1|member|__IOM uint32_t ETMTECR1; /**< ETM Trace control Register */
DECL|ETMTEEVR|member|__IOM uint32_t ETMTEEVR; /**< ETM TraceEnable Event Register */
DECL|ETMTESSEICR|member|__IOM uint32_t ETMTESSEICR; /**< TraceEnable Start/Stop EmbeddedICE Control Register */
DECL|ETMTRACEIDR|member|__IOM uint32_t ETMTRACEIDR; /**< CoreSight Trace ID Register */
DECL|ETMTRIGGER|member|__IOM uint32_t ETMTRIGGER; /**< ETM Trigger Event Register */
DECL|ETMTSEVR|member|__IOM uint32_t ETMTSEVR; /**< Timestamp Event Register */
DECL|ETM_ETMAUTHSTATUS_NONSECINVDBG_DEFAULT|macro|ETM_ETMAUTHSTATUS_NONSECINVDBG_DEFAULT
DECL|ETM_ETMAUTHSTATUS_NONSECNONINVDBG_DEFAULT|macro|ETM_ETMAUTHSTATUS_NONSECNONINVDBG_DEFAULT
DECL|ETM_ETMAUTHSTATUS_NONSECNONINVDBG_DISABLE|macro|ETM_ETMAUTHSTATUS_NONSECNONINVDBG_DISABLE
DECL|ETM_ETMAUTHSTATUS_NONSECNONINVDBG_ENABLE|macro|ETM_ETMAUTHSTATUS_NONSECNONINVDBG_ENABLE
DECL|ETM_ETMAUTHSTATUS_SECINVDBG_DEFAULT|macro|ETM_ETMAUTHSTATUS_SECINVDBG_DEFAULT
DECL|ETM_ETMAUTHSTATUS_SECNONINVDBG_DEFAULT|macro|ETM_ETMAUTHSTATUS_SECNONINVDBG_DEFAULT
DECL|ETM_ETMCCER_DADDRCMP_DEFAULT|macro|ETM_ETMCCER_DADDRCMP_DEFAULT
DECL|ETM_ETMCCER_DADDRCMP|macro|ETM_ETMCCER_DADDRCMP
DECL|ETM_ETMCCER_EICEIMP_DEFAULT|macro|ETM_ETMCCER_EICEIMP_DEFAULT
DECL|ETM_ETMCCER_EICEIMP|macro|ETM_ETMCCER_EICEIMP
DECL|ETM_ETMCCER_EICEWPNT_DEFAULT|macro|ETM_ETMCCER_EICEWPNT_DEFAULT
DECL|ETM_ETMCCER_EXTINPBUS_DEFAULT|macro|ETM_ETMCCER_EXTINPBUS_DEFAULT
DECL|ETM_ETMCCER_EXTINPSEL_DEFAULT|macro|ETM_ETMCCER_EXTINPSEL_DEFAULT
DECL|ETM_ETMCCER_INSTRES_DEFAULT|macro|ETM_ETMCCER_INSTRES_DEFAULT
DECL|ETM_ETMCCER_READREGS_DEFAULT|macro|ETM_ETMCCER_READREGS_DEFAULT
DECL|ETM_ETMCCER_READREGS|macro|ETM_ETMCCER_READREGS
DECL|ETM_ETMCCER_RFCNT_DEFAULT|macro|ETM_ETMCCER_RFCNT_DEFAULT
DECL|ETM_ETMCCER_RFCNT|macro|ETM_ETMCCER_RFCNT
DECL|ETM_ETMCCER_TEICEWPNT_DEFAULT|macro|ETM_ETMCCER_TEICEWPNT_DEFAULT
DECL|ETM_ETMCCER_TEICEWPNT|macro|ETM_ETMCCER_TEICEWPNT
DECL|ETM_ETMCCER_TENC_DEFAULT|macro|ETM_ETMCCER_TENC_DEFAULT
DECL|ETM_ETMCCER_TENC|macro|ETM_ETMCCER_TENC
DECL|ETM_ETMCCER_TIMP_DEFAULT|macro|ETM_ETMCCER_TIMP_DEFAULT
DECL|ETM_ETMCCER_TIMP|macro|ETM_ETMCCER_TIMP
DECL|ETM_ETMCCER_TSIZE_DEFAULT|macro|ETM_ETMCCER_TSIZE_DEFAULT
DECL|ETM_ETMCCER_TSIZE|macro|ETM_ETMCCER_TSIZE
DECL|ETM_ETMCCR_ADRCMPPAIR_DEFAULT|macro|ETM_ETMCCR_ADRCMPPAIR_DEFAULT
DECL|ETM_ETMCCR_COUNTNUM_DEFAULT|macro|ETM_ETMCCR_COUNTNUM_DEFAULT
DECL|ETM_ETMCCR_DATACMPNUM_DEFAULT|macro|ETM_ETMCCR_DATACMPNUM_DEFAULT
DECL|ETM_ETMCCR_ETMID_DEFAULT|macro|ETM_ETMCCR_ETMID_DEFAULT
DECL|ETM_ETMCCR_ETMID|macro|ETM_ETMCCR_ETMID
DECL|ETM_ETMCCR_EXTINPNUM_DEFAULT|macro|ETM_ETMCCR_EXTINPNUM_DEFAULT
DECL|ETM_ETMCCR_EXTINPNUM_ONE|macro|ETM_ETMCCR_EXTINPNUM_ONE
DECL|ETM_ETMCCR_EXTINPNUM_TWO|macro|ETM_ETMCCR_EXTINPNUM_TWO
DECL|ETM_ETMCCR_EXTINPNUM_ZERO|macro|ETM_ETMCCR_EXTINPNUM_ZERO
DECL|ETM_ETMCCR_EXTOUTNUM_DEFAULT|macro|ETM_ETMCCR_EXTOUTNUM_DEFAULT
DECL|ETM_ETMCCR_FIFOFULLPRES_DEFAULT|macro|ETM_ETMCCR_FIFOFULLPRES_DEFAULT
DECL|ETM_ETMCCR_FIFOFULLPRES|macro|ETM_ETMCCR_FIFOFULLPRES
DECL|ETM_ETMCCR_IDCOMPNUM_DEFAULT|macro|ETM_ETMCCR_IDCOMPNUM_DEFAULT
DECL|ETM_ETMCCR_MMACCESS_DEFAULT|macro|ETM_ETMCCR_MMACCESS_DEFAULT
DECL|ETM_ETMCCR_MMACCESS|macro|ETM_ETMCCR_MMACCESS
DECL|ETM_ETMCCR_MMDECCNT_DEFAULT|macro|ETM_ETMCCR_MMDECCNT_DEFAULT
DECL|ETM_ETMCCR_SEQPRES_DEFAULT|macro|ETM_ETMCCR_SEQPRES_DEFAULT
DECL|ETM_ETMCCR_SEQPRES|macro|ETM_ETMCCR_SEQPRES
DECL|ETM_ETMCCR_TRACESS_DEFAULT|macro|ETM_ETMCCR_TRACESS_DEFAULT
DECL|ETM_ETMCCR_TRACESS|macro|ETM_ETMCCR_TRACESS
DECL|ETM_ETMCIDR0_PREAMB_DEFAULT|macro|ETM_ETMCIDR0_PREAMB_DEFAULT
DECL|ETM_ETMCIDR1_PREAMB_DEFAULT|macro|ETM_ETMCIDR1_PREAMB_DEFAULT
DECL|ETM_ETMCIDR2_PREAMB_DEFAULT|macro|ETM_ETMCIDR2_PREAMB_DEFAULT
DECL|ETM_ETMCIDR3_PREAMB_DEFAULT|macro|ETM_ETMCIDR3_PREAMB_DEFAULT
DECL|ETM_ETMCLAIMCLR_CLRTAG_DEFAULT|macro|ETM_ETMCLAIMCLR_CLRTAG_DEFAULT
DECL|ETM_ETMCLAIMCLR_CLRTAG|macro|ETM_ETMCLAIMCLR_CLRTAG
DECL|ETM_ETMCLAIMSET_SETTAG_DEFAULT|macro|ETM_ETMCLAIMSET_SETTAG_DEFAULT
DECL|ETM_ETMCNTRLDVR1_COUNT_DEFAULT|macro|ETM_ETMCNTRLDVR1_COUNT_DEFAULT
DECL|ETM_ETMCR_BRANCHOUTPUT_DEFAULT|macro|ETM_ETMCR_BRANCHOUTPUT_DEFAULT
DECL|ETM_ETMCR_BRANCHOUTPUT|macro|ETM_ETMCR_BRANCHOUTPUT
DECL|ETM_ETMCR_DBGREQCTRL_DEFAULT|macro|ETM_ETMCR_DBGREQCTRL_DEFAULT
DECL|ETM_ETMCR_DBGREQCTRL|macro|ETM_ETMCR_DBGREQCTRL
DECL|ETM_ETMCR_EPORTSIZE_DEFAULT|macro|ETM_ETMCR_EPORTSIZE_DEFAULT
DECL|ETM_ETMCR_ETMPORTSEL_DEFAULT|macro|ETM_ETMCR_ETMPORTSEL_DEFAULT
DECL|ETM_ETMCR_ETMPORTSEL_ETMHIGH|macro|ETM_ETMCR_ETMPORTSEL_ETMHIGH
DECL|ETM_ETMCR_ETMPORTSEL_ETMLOW|macro|ETM_ETMCR_ETMPORTSEL_ETMLOW
DECL|ETM_ETMCR_ETMPORTSEL|macro|ETM_ETMCR_ETMPORTSEL
DECL|ETM_ETMCR_ETMPROG_DEFAULT|macro|ETM_ETMCR_ETMPROG_DEFAULT
DECL|ETM_ETMCR_ETMPROG|macro|ETM_ETMCR_ETMPROG
DECL|ETM_ETMCR_PORTMODE2_DEFAULT|macro|ETM_ETMCR_PORTMODE2_DEFAULT
DECL|ETM_ETMCR_PORTMODE2|macro|ETM_ETMCR_PORTMODE2
DECL|ETM_ETMCR_PORTMODE_DEFAULT|macro|ETM_ETMCR_PORTMODE_DEFAULT
DECL|ETM_ETMCR_PORTSIZE_DEFAULT|macro|ETM_ETMCR_PORTSIZE_DEFAULT
DECL|ETM_ETMCR_POWERDWN_DEFAULT|macro|ETM_ETMCR_POWERDWN_DEFAULT
DECL|ETM_ETMCR_POWERDWN|macro|ETM_ETMCR_POWERDWN
DECL|ETM_ETMCR_STALL_DEFAULT|macro|ETM_ETMCR_STALL_DEFAULT
DECL|ETM_ETMCR_STALL|macro|ETM_ETMCR_STALL
DECL|ETM_ETMCR_TSTAMPEN_DEFAULT|macro|ETM_ETMCR_TSTAMPEN_DEFAULT
DECL|ETM_ETMCR_TSTAMPEN|macro|ETM_ETMCR_TSTAMPEN
DECL|ETM_ETMDEVTYPE_PROCTRACE_DEFAULT|macro|ETM_ETMDEVTYPE_PROCTRACE_DEFAULT
DECL|ETM_ETMDEVTYPE_TRACESRC_DEFAULT|macro|ETM_ETMDEVTYPE_TRACESRC_DEFAULT
DECL|ETM_ETMFFLR_BYTENUM_DEFAULT|macro|ETM_ETMFFLR_BYTENUM_DEFAULT
DECL|ETM_ETMIDR2_RFE_CPSR|macro|ETM_ETMIDR2_RFE_CPSR
DECL|ETM_ETMIDR2_RFE_DEFAULT|macro|ETM_ETMIDR2_RFE_DEFAULT
DECL|ETM_ETMIDR2_RFE_PC|macro|ETM_ETMIDR2_RFE_PC
DECL|ETM_ETMIDR2_RFE|macro|ETM_ETMIDR2_RFE
DECL|ETM_ETMIDR2_SWP_DEFAULT|macro|ETM_ETMIDR2_SWP_DEFAULT
DECL|ETM_ETMIDR2_SWP_LOAD|macro|ETM_ETMIDR2_SWP_LOAD
DECL|ETM_ETMIDR2_SWP_STORE|macro|ETM_ETMIDR2_SWP_STORE
DECL|ETM_ETMIDR2_SWP|macro|ETM_ETMIDR2_SWP
DECL|ETM_ETMIDR_BPE_DEFAULT|macro|ETM_ETMIDR_BPE_DEFAULT
DECL|ETM_ETMIDR_BPE|macro|ETM_ETMIDR_BPE
DECL|ETM_ETMIDR_ETMMAJVER_DEFAULT|macro|ETM_ETMIDR_ETMMAJVER_DEFAULT
DECL|ETM_ETMIDR_ETMMINVER_DEFAULT|macro|ETM_ETMIDR_ETMMINVER_DEFAULT
DECL|ETM_ETMIDR_IMPCODE_DEFAULT|macro|ETM_ETMIDR_IMPCODE_DEFAULT
DECL|ETM_ETMIDR_IMPVER_DEFAULT|macro|ETM_ETMIDR_IMPVER_DEFAULT
DECL|ETM_ETMIDR_LPCF_DEFAULT|macro|ETM_ETMIDR_LPCF_DEFAULT
DECL|ETM_ETMIDR_LPCF|macro|ETM_ETMIDR_LPCF
DECL|ETM_ETMIDR_PROCFAM_DEFAULT|macro|ETM_ETMIDR_PROCFAM_DEFAULT
DECL|ETM_ETMIDR_SECEXT_DEFAULT|macro|ETM_ETMIDR_SECEXT_DEFAULT
DECL|ETM_ETMIDR_SECEXT|macro|ETM_ETMIDR_SECEXT
DECL|ETM_ETMIDR_THUMBT_DEFAULT|macro|ETM_ETMIDR_THUMBT_DEFAULT
DECL|ETM_ETMIDR_THUMBT|macro|ETM_ETMIDR_THUMBT
DECL|ETM_ETMISCIN_COREHALT_DEFAULT|macro|ETM_ETMISCIN_COREHALT_DEFAULT
DECL|ETM_ETMISCIN_COREHALT|macro|ETM_ETMISCIN_COREHALT
DECL|ETM_ETMISCIN_EXTIN_DEFAULT|macro|ETM_ETMISCIN_EXTIN_DEFAULT
DECL|ETM_ETMITATBCTR0_ATVALID_DEFAULT|macro|ETM_ETMITATBCTR0_ATVALID_DEFAULT
DECL|ETM_ETMITATBCTR0_ATVALID|macro|ETM_ETMITATBCTR0_ATVALID
DECL|ETM_ETMITATBCTR2_ATREADY_DEFAULT|macro|ETM_ETMITATBCTR2_ATREADY_DEFAULT
DECL|ETM_ETMITATBCTR2_ATREADY|macro|ETM_ETMITATBCTR2_ATREADY
DECL|ETM_ETMITCTRL_ITEN_DEFAULT|macro|ETM_ETMITCTRL_ITEN_DEFAULT
DECL|ETM_ETMITCTRL_ITEN|macro|ETM_ETMITCTRL_ITEN
DECL|ETM_ETMLAR_KEY_DEFAULT|macro|ETM_ETMLAR_KEY_DEFAULT
DECL|ETM_ETMLAR_KEY|macro|ETM_ETMLAR_KEY
DECL|ETM_ETMLSR_LOCKED_DEFAULT|macro|ETM_ETMLSR_LOCKED_DEFAULT
DECL|ETM_ETMLSR_LOCKED|macro|ETM_ETMLSR_LOCKED
DECL|ETM_ETMLSR_LOCKIMP_DEFAULT|macro|ETM_ETMLSR_LOCKIMP_DEFAULT
DECL|ETM_ETMLSR_LOCKIMP|macro|ETM_ETMLSR_LOCKIMP
DECL|ETM_ETMPDSR_ETMUP_DEFAULT|macro|ETM_ETMPDSR_ETMUP_DEFAULT
DECL|ETM_ETMPDSR_ETMUP|macro|ETM_ETMPDSR_ETMUP
DECL|ETM_ETMPIDR0_PARTNUM_DEFAULT|macro|ETM_ETMPIDR0_PARTNUM_DEFAULT
DECL|ETM_ETMPIDR1_IDCODE_DEFAULT|macro|ETM_ETMPIDR1_IDCODE_DEFAULT
DECL|ETM_ETMPIDR1_PARTNUM_DEFAULT|macro|ETM_ETMPIDR1_PARTNUM_DEFAULT
DECL|ETM_ETMPIDR2_ALWAYS1_DEFAULT|macro|ETM_ETMPIDR2_ALWAYS1_DEFAULT
DECL|ETM_ETMPIDR2_ALWAYS1|macro|ETM_ETMPIDR2_ALWAYS1
DECL|ETM_ETMPIDR2_IDCODE_DEFAULT|macro|ETM_ETMPIDR2_IDCODE_DEFAULT
DECL|ETM_ETMPIDR2_REV_DEFAULT|macro|ETM_ETMPIDR2_REV_DEFAULT
DECL|ETM_ETMPIDR3_CUSTMOD_DEFAULT|macro|ETM_ETMPIDR3_CUSTMOD_DEFAULT
DECL|ETM_ETMPIDR3_REVAND_DEFAULT|macro|ETM_ETMPIDR3_REVAND_DEFAULT
DECL|ETM_ETMPIDR4_CONTCODE_DEFAULT|macro|ETM_ETMPIDR4_CONTCODE_DEFAULT
DECL|ETM_ETMPIDR4_COUNT_DEFAULT|macro|ETM_ETMPIDR4_COUNT_DEFAULT
DECL|ETM_ETMSCR_FIFOFULL_DEFAULT|macro|ETM_ETMSCR_FIFOFULL_DEFAULT
DECL|ETM_ETMSCR_FIFOFULL|macro|ETM_ETMSCR_FIFOFULL
DECL|ETM_ETMSCR_MAXPORTSIZE3_DEFAULT|macro|ETM_ETMSCR_MAXPORTSIZE3_DEFAULT
DECL|ETM_ETMSCR_MAXPORTSIZE3|macro|ETM_ETMSCR_MAXPORTSIZE3
DECL|ETM_ETMSCR_MAXPORTSIZE_DEFAULT|macro|ETM_ETMSCR_MAXPORTSIZE_DEFAULT
DECL|ETM_ETMSCR_NOFETCHCOMP_DEFAULT|macro|ETM_ETMSCR_NOFETCHCOMP_DEFAULT
DECL|ETM_ETMSCR_NOFETCHCOMP|macro|ETM_ETMSCR_NOFETCHCOMP
DECL|ETM_ETMSCR_PORTMODE_DEFAULT|macro|ETM_ETMSCR_PORTMODE_DEFAULT
DECL|ETM_ETMSCR_PORTMODE|macro|ETM_ETMSCR_PORTMODE
DECL|ETM_ETMSCR_PORTSIZE_DEFAULT|macro|ETM_ETMSCR_PORTSIZE_DEFAULT
DECL|ETM_ETMSCR_PORTSIZE|macro|ETM_ETMSCR_PORTSIZE
DECL|ETM_ETMSCR_PROCNUM_DEFAULT|macro|ETM_ETMSCR_PROCNUM_DEFAULT
DECL|ETM_ETMSCR_Reserved_DEFAULT|macro|ETM_ETMSCR_Reserved_DEFAULT
DECL|ETM_ETMSCR_Reserved|macro|ETM_ETMSCR_Reserved
DECL|ETM_ETMSR_ETHOF_DEFAULT|macro|ETM_ETMSR_ETHOF_DEFAULT
DECL|ETM_ETMSR_ETHOF|macro|ETM_ETMSR_ETHOF
DECL|ETM_ETMSR_ETMPROGBIT_DEFAULT|macro|ETM_ETMSR_ETMPROGBIT_DEFAULT
DECL|ETM_ETMSR_ETMPROGBIT|macro|ETM_ETMSR_ETMPROGBIT
DECL|ETM_ETMSR_TRACESTAT_DEFAULT|macro|ETM_ETMSR_TRACESTAT_DEFAULT
DECL|ETM_ETMSR_TRACESTAT|macro|ETM_ETMSR_TRACESTAT
DECL|ETM_ETMSR_TRIGBIT_DEFAULT|macro|ETM_ETMSR_TRIGBIT_DEFAULT
DECL|ETM_ETMSR_TRIGBIT|macro|ETM_ETMSR_TRIGBIT
DECL|ETM_ETMSYNCFR_FREQ_DEFAULT|macro|ETM_ETMSYNCFR_FREQ_DEFAULT
DECL|ETM_ETMTECR1_ADRCMP_DEFAULT|macro|ETM_ETMTECR1_ADRCMP_DEFAULT
DECL|ETM_ETMTECR1_INCEXCTL_DEFAULT|macro|ETM_ETMTECR1_INCEXCTL_DEFAULT
DECL|ETM_ETMTECR1_INCEXCTL_EXC|macro|ETM_ETMTECR1_INCEXCTL_EXC
DECL|ETM_ETMTECR1_INCEXCTL_INC|macro|ETM_ETMTECR1_INCEXCTL_INC
DECL|ETM_ETMTECR1_INCEXCTL|macro|ETM_ETMTECR1_INCEXCTL
DECL|ETM_ETMTECR1_MEMMAP_DEFAULT|macro|ETM_ETMTECR1_MEMMAP_DEFAULT
DECL|ETM_ETMTECR1_TCE_DEFAULT|macro|ETM_ETMTECR1_TCE_DEFAULT
DECL|ETM_ETMTECR1_TCE_DIS|macro|ETM_ETMTECR1_TCE_DIS
DECL|ETM_ETMTECR1_TCE_EN|macro|ETM_ETMTECR1_TCE_EN
DECL|ETM_ETMTECR1_TCE|macro|ETM_ETMTECR1_TCE
DECL|ETM_ETMTEEVR_ETMFCNEN_DEFAULT|macro|ETM_ETMTEEVR_ETMFCNEN_DEFAULT
DECL|ETM_ETMTEEVR_RESA_DEFAULT|macro|ETM_ETMTEEVR_RESA_DEFAULT
DECL|ETM_ETMTEEVR_RESB_DEFAULT|macro|ETM_ETMTEEVR_RESB_DEFAULT
DECL|ETM_ETMTESSEICR_STARTRSEL_DEFAULT|macro|ETM_ETMTESSEICR_STARTRSEL_DEFAULT
DECL|ETM_ETMTESSEICR_STOPRSEL_DEFAULT|macro|ETM_ETMTESSEICR_STOPRSEL_DEFAULT
DECL|ETM_ETMTRACEIDR_TRACEID_DEFAULT|macro|ETM_ETMTRACEIDR_TRACEID_DEFAULT
DECL|ETM_ETMTRIGGER_ETMFCN_DEFAULT|macro|ETM_ETMTRIGGER_ETMFCN_DEFAULT
DECL|ETM_ETMTRIGGER_RESA_DEFAULT|macro|ETM_ETMTRIGGER_RESA_DEFAULT
DECL|ETM_ETMTRIGGER_RESB_DEFAULT|macro|ETM_ETMTRIGGER_RESB_DEFAULT
DECL|ETM_ETMTSEVR_ETMFCNEVT_DEFAULT|macro|ETM_ETMTSEVR_ETMFCNEVT_DEFAULT
DECL|ETM_ETMTSEVR_RESAEVT_DEFAULT|macro|ETM_ETMTSEVR_RESAEVT_DEFAULT
DECL|ETM_ETMTSEVR_RESBEVT_DEFAULT|macro|ETM_ETMTSEVR_RESBEVT_DEFAULT
DECL|ETM_ITTRIGOUT_TRIGGEROUT_DEFAULT|macro|ETM_ITTRIGOUT_TRIGGEROUT_DEFAULT
DECL|ETM_ITTRIGOUT_TRIGGEROUT|macro|ETM_ITTRIGOUT_TRIGGEROUT
DECL|ETM_TypeDef|typedef|} ETM_TypeDef; /** @} */
DECL|ITTRIGOUT|member|__OM uint32_t ITTRIGOUT; /**< Integration Test Trigger Out Register */
DECL|RESERVED0|member|uint32_t RESERVED0[1]; /**< Reserved for future use **/
DECL|RESERVED10|member|uint32_t RESERVED10[754]; /**< Reserved for future use **/
DECL|RESERVED11|member|uint32_t RESERVED11[1]; /**< Reserved for future use **/
DECL|RESERVED12|member|uint32_t RESERVED12[1]; /**< Reserved for future use **/
DECL|RESERVED13|member|uint32_t RESERVED13[1]; /**< Reserved for future use **/
DECL|RESERVED14|member|uint32_t RESERVED14[1]; /**< Reserved for future use **/
DECL|RESERVED15|member|uint32_t RESERVED15[39]; /**< Reserved for future use **/
DECL|RESERVED16|member|uint32_t RESERVED16[2]; /**< Reserved for future use **/
DECL|RESERVED17|member|uint32_t RESERVED17[4]; /**< Reserved for future use **/
DECL|RESERVED1|member|uint32_t RESERVED1[2]; /**< Reserved for future use **/
DECL|RESERVED2|member|uint32_t RESERVED2[1]; /**< Reserved for future use **/
DECL|RESERVED3|member|uint32_t RESERVED3[68]; /**< Reserved for future use **/
DECL|RESERVED4|member|uint32_t RESERVED4[39]; /**< Reserved for future use **/
DECL|RESERVED5|member|uint32_t RESERVED5[1]; /**< Reserved for future use **/
DECL|RESERVED6|member|uint32_t RESERVED6[1]; /**< Reserved for future use **/
DECL|RESERVED7|member|uint32_t RESERVED7[1]; /**< Reserved for future use **/
DECL|RESERVED8|member|uint32_t RESERVED8[1]; /**< Reserved for future use **/
DECL|RESERVED9|member|uint32_t RESERVED9[66]; /**< Reserved for future use **/
DECL|_ETM_ETMAUTHSTATUS_MASK|macro|_ETM_ETMAUTHSTATUS_MASK
DECL|_ETM_ETMAUTHSTATUS_NONSECINVDBG_DEFAULT|macro|_ETM_ETMAUTHSTATUS_NONSECINVDBG_DEFAULT
DECL|_ETM_ETMAUTHSTATUS_NONSECINVDBG_MASK|macro|_ETM_ETMAUTHSTATUS_NONSECINVDBG_MASK
DECL|_ETM_ETMAUTHSTATUS_NONSECINVDBG_SHIFT|macro|_ETM_ETMAUTHSTATUS_NONSECINVDBG_SHIFT
DECL|_ETM_ETMAUTHSTATUS_NONSECNONINVDBG_DEFAULT|macro|_ETM_ETMAUTHSTATUS_NONSECNONINVDBG_DEFAULT
DECL|_ETM_ETMAUTHSTATUS_NONSECNONINVDBG_DISABLE|macro|_ETM_ETMAUTHSTATUS_NONSECNONINVDBG_DISABLE
DECL|_ETM_ETMAUTHSTATUS_NONSECNONINVDBG_ENABLE|macro|_ETM_ETMAUTHSTATUS_NONSECNONINVDBG_ENABLE
DECL|_ETM_ETMAUTHSTATUS_NONSECNONINVDBG_MASK|macro|_ETM_ETMAUTHSTATUS_NONSECNONINVDBG_MASK
DECL|_ETM_ETMAUTHSTATUS_NONSECNONINVDBG_SHIFT|macro|_ETM_ETMAUTHSTATUS_NONSECNONINVDBG_SHIFT
DECL|_ETM_ETMAUTHSTATUS_RESETVALUE|macro|_ETM_ETMAUTHSTATUS_RESETVALUE
DECL|_ETM_ETMAUTHSTATUS_SECINVDBG_DEFAULT|macro|_ETM_ETMAUTHSTATUS_SECINVDBG_DEFAULT
DECL|_ETM_ETMAUTHSTATUS_SECINVDBG_MASK|macro|_ETM_ETMAUTHSTATUS_SECINVDBG_MASK
DECL|_ETM_ETMAUTHSTATUS_SECINVDBG_SHIFT|macro|_ETM_ETMAUTHSTATUS_SECINVDBG_SHIFT
DECL|_ETM_ETMAUTHSTATUS_SECNONINVDBG_DEFAULT|macro|_ETM_ETMAUTHSTATUS_SECNONINVDBG_DEFAULT
DECL|_ETM_ETMAUTHSTATUS_SECNONINVDBG_MASK|macro|_ETM_ETMAUTHSTATUS_SECNONINVDBG_MASK
DECL|_ETM_ETMAUTHSTATUS_SECNONINVDBG_SHIFT|macro|_ETM_ETMAUTHSTATUS_SECNONINVDBG_SHIFT
DECL|_ETM_ETMCCER_DADDRCMP_DEFAULT|macro|_ETM_ETMCCER_DADDRCMP_DEFAULT
DECL|_ETM_ETMCCER_DADDRCMP_MASK|macro|_ETM_ETMCCER_DADDRCMP_MASK
DECL|_ETM_ETMCCER_DADDRCMP_SHIFT|macro|_ETM_ETMCCER_DADDRCMP_SHIFT
DECL|_ETM_ETMCCER_EICEIMP_DEFAULT|macro|_ETM_ETMCCER_EICEIMP_DEFAULT
DECL|_ETM_ETMCCER_EICEIMP_MASK|macro|_ETM_ETMCCER_EICEIMP_MASK
DECL|_ETM_ETMCCER_EICEIMP_SHIFT|macro|_ETM_ETMCCER_EICEIMP_SHIFT
DECL|_ETM_ETMCCER_EICEWPNT_DEFAULT|macro|_ETM_ETMCCER_EICEWPNT_DEFAULT
DECL|_ETM_ETMCCER_EICEWPNT_MASK|macro|_ETM_ETMCCER_EICEWPNT_MASK
DECL|_ETM_ETMCCER_EICEWPNT_SHIFT|macro|_ETM_ETMCCER_EICEWPNT_SHIFT
DECL|_ETM_ETMCCER_EXTINPBUS_DEFAULT|macro|_ETM_ETMCCER_EXTINPBUS_DEFAULT
DECL|_ETM_ETMCCER_EXTINPBUS_MASK|macro|_ETM_ETMCCER_EXTINPBUS_MASK
DECL|_ETM_ETMCCER_EXTINPBUS_SHIFT|macro|_ETM_ETMCCER_EXTINPBUS_SHIFT
DECL|_ETM_ETMCCER_EXTINPSEL_DEFAULT|macro|_ETM_ETMCCER_EXTINPSEL_DEFAULT
DECL|_ETM_ETMCCER_EXTINPSEL_MASK|macro|_ETM_ETMCCER_EXTINPSEL_MASK
DECL|_ETM_ETMCCER_EXTINPSEL_SHIFT|macro|_ETM_ETMCCER_EXTINPSEL_SHIFT
DECL|_ETM_ETMCCER_INSTRES_DEFAULT|macro|_ETM_ETMCCER_INSTRES_DEFAULT
DECL|_ETM_ETMCCER_INSTRES_MASK|macro|_ETM_ETMCCER_INSTRES_MASK
DECL|_ETM_ETMCCER_INSTRES_SHIFT|macro|_ETM_ETMCCER_INSTRES_SHIFT
DECL|_ETM_ETMCCER_MASK|macro|_ETM_ETMCCER_MASK
DECL|_ETM_ETMCCER_READREGS_DEFAULT|macro|_ETM_ETMCCER_READREGS_DEFAULT
DECL|_ETM_ETMCCER_READREGS_MASK|macro|_ETM_ETMCCER_READREGS_MASK
DECL|_ETM_ETMCCER_READREGS_SHIFT|macro|_ETM_ETMCCER_READREGS_SHIFT
DECL|_ETM_ETMCCER_RESETVALUE|macro|_ETM_ETMCCER_RESETVALUE
DECL|_ETM_ETMCCER_RFCNT_DEFAULT|macro|_ETM_ETMCCER_RFCNT_DEFAULT
DECL|_ETM_ETMCCER_RFCNT_MASK|macro|_ETM_ETMCCER_RFCNT_MASK
DECL|_ETM_ETMCCER_RFCNT_SHIFT|macro|_ETM_ETMCCER_RFCNT_SHIFT
DECL|_ETM_ETMCCER_TEICEWPNT_DEFAULT|macro|_ETM_ETMCCER_TEICEWPNT_DEFAULT
DECL|_ETM_ETMCCER_TEICEWPNT_MASK|macro|_ETM_ETMCCER_TEICEWPNT_MASK
DECL|_ETM_ETMCCER_TEICEWPNT_SHIFT|macro|_ETM_ETMCCER_TEICEWPNT_SHIFT
DECL|_ETM_ETMCCER_TENC_DEFAULT|macro|_ETM_ETMCCER_TENC_DEFAULT
DECL|_ETM_ETMCCER_TENC_MASK|macro|_ETM_ETMCCER_TENC_MASK
DECL|_ETM_ETMCCER_TENC_SHIFT|macro|_ETM_ETMCCER_TENC_SHIFT
DECL|_ETM_ETMCCER_TIMP_DEFAULT|macro|_ETM_ETMCCER_TIMP_DEFAULT
DECL|_ETM_ETMCCER_TIMP_MASK|macro|_ETM_ETMCCER_TIMP_MASK
DECL|_ETM_ETMCCER_TIMP_SHIFT|macro|_ETM_ETMCCER_TIMP_SHIFT
DECL|_ETM_ETMCCER_TSIZE_DEFAULT|macro|_ETM_ETMCCER_TSIZE_DEFAULT
DECL|_ETM_ETMCCER_TSIZE_MASK|macro|_ETM_ETMCCER_TSIZE_MASK
DECL|_ETM_ETMCCER_TSIZE_SHIFT|macro|_ETM_ETMCCER_TSIZE_SHIFT
DECL|_ETM_ETMCCR_ADRCMPPAIR_DEFAULT|macro|_ETM_ETMCCR_ADRCMPPAIR_DEFAULT
DECL|_ETM_ETMCCR_ADRCMPPAIR_MASK|macro|_ETM_ETMCCR_ADRCMPPAIR_MASK
DECL|_ETM_ETMCCR_ADRCMPPAIR_SHIFT|macro|_ETM_ETMCCR_ADRCMPPAIR_SHIFT
DECL|_ETM_ETMCCR_COUNTNUM_DEFAULT|macro|_ETM_ETMCCR_COUNTNUM_DEFAULT
DECL|_ETM_ETMCCR_COUNTNUM_MASK|macro|_ETM_ETMCCR_COUNTNUM_MASK
DECL|_ETM_ETMCCR_COUNTNUM_SHIFT|macro|_ETM_ETMCCR_COUNTNUM_SHIFT
DECL|_ETM_ETMCCR_DATACMPNUM_DEFAULT|macro|_ETM_ETMCCR_DATACMPNUM_DEFAULT
DECL|_ETM_ETMCCR_DATACMPNUM_MASK|macro|_ETM_ETMCCR_DATACMPNUM_MASK
DECL|_ETM_ETMCCR_DATACMPNUM_SHIFT|macro|_ETM_ETMCCR_DATACMPNUM_SHIFT
DECL|_ETM_ETMCCR_ETMID_DEFAULT|macro|_ETM_ETMCCR_ETMID_DEFAULT
DECL|_ETM_ETMCCR_ETMID_MASK|macro|_ETM_ETMCCR_ETMID_MASK
DECL|_ETM_ETMCCR_ETMID_SHIFT|macro|_ETM_ETMCCR_ETMID_SHIFT
DECL|_ETM_ETMCCR_EXTINPNUM_DEFAULT|macro|_ETM_ETMCCR_EXTINPNUM_DEFAULT
DECL|_ETM_ETMCCR_EXTINPNUM_MASK|macro|_ETM_ETMCCR_EXTINPNUM_MASK
DECL|_ETM_ETMCCR_EXTINPNUM_ONE|macro|_ETM_ETMCCR_EXTINPNUM_ONE
DECL|_ETM_ETMCCR_EXTINPNUM_SHIFT|macro|_ETM_ETMCCR_EXTINPNUM_SHIFT
DECL|_ETM_ETMCCR_EXTINPNUM_TWO|macro|_ETM_ETMCCR_EXTINPNUM_TWO
DECL|_ETM_ETMCCR_EXTINPNUM_ZERO|macro|_ETM_ETMCCR_EXTINPNUM_ZERO
DECL|_ETM_ETMCCR_EXTOUTNUM_DEFAULT|macro|_ETM_ETMCCR_EXTOUTNUM_DEFAULT
DECL|_ETM_ETMCCR_EXTOUTNUM_MASK|macro|_ETM_ETMCCR_EXTOUTNUM_MASK
DECL|_ETM_ETMCCR_EXTOUTNUM_SHIFT|macro|_ETM_ETMCCR_EXTOUTNUM_SHIFT
DECL|_ETM_ETMCCR_FIFOFULLPRES_DEFAULT|macro|_ETM_ETMCCR_FIFOFULLPRES_DEFAULT
DECL|_ETM_ETMCCR_FIFOFULLPRES_MASK|macro|_ETM_ETMCCR_FIFOFULLPRES_MASK
DECL|_ETM_ETMCCR_FIFOFULLPRES_SHIFT|macro|_ETM_ETMCCR_FIFOFULLPRES_SHIFT
DECL|_ETM_ETMCCR_IDCOMPNUM_DEFAULT|macro|_ETM_ETMCCR_IDCOMPNUM_DEFAULT
DECL|_ETM_ETMCCR_IDCOMPNUM_MASK|macro|_ETM_ETMCCR_IDCOMPNUM_MASK
DECL|_ETM_ETMCCR_IDCOMPNUM_SHIFT|macro|_ETM_ETMCCR_IDCOMPNUM_SHIFT
DECL|_ETM_ETMCCR_MASK|macro|_ETM_ETMCCR_MASK
DECL|_ETM_ETMCCR_MMACCESS_DEFAULT|macro|_ETM_ETMCCR_MMACCESS_DEFAULT
DECL|_ETM_ETMCCR_MMACCESS_MASK|macro|_ETM_ETMCCR_MMACCESS_MASK
DECL|_ETM_ETMCCR_MMACCESS_SHIFT|macro|_ETM_ETMCCR_MMACCESS_SHIFT
DECL|_ETM_ETMCCR_MMDECCNT_DEFAULT|macro|_ETM_ETMCCR_MMDECCNT_DEFAULT
DECL|_ETM_ETMCCR_MMDECCNT_MASK|macro|_ETM_ETMCCR_MMDECCNT_MASK
DECL|_ETM_ETMCCR_MMDECCNT_SHIFT|macro|_ETM_ETMCCR_MMDECCNT_SHIFT
DECL|_ETM_ETMCCR_RESETVALUE|macro|_ETM_ETMCCR_RESETVALUE
DECL|_ETM_ETMCCR_SEQPRES_DEFAULT|macro|_ETM_ETMCCR_SEQPRES_DEFAULT
DECL|_ETM_ETMCCR_SEQPRES_MASK|macro|_ETM_ETMCCR_SEQPRES_MASK
DECL|_ETM_ETMCCR_SEQPRES_SHIFT|macro|_ETM_ETMCCR_SEQPRES_SHIFT
DECL|_ETM_ETMCCR_TRACESS_DEFAULT|macro|_ETM_ETMCCR_TRACESS_DEFAULT
DECL|_ETM_ETMCCR_TRACESS_MASK|macro|_ETM_ETMCCR_TRACESS_MASK
DECL|_ETM_ETMCCR_TRACESS_SHIFT|macro|_ETM_ETMCCR_TRACESS_SHIFT
DECL|_ETM_ETMCIDR0_MASK|macro|_ETM_ETMCIDR0_MASK
DECL|_ETM_ETMCIDR0_PREAMB_DEFAULT|macro|_ETM_ETMCIDR0_PREAMB_DEFAULT
DECL|_ETM_ETMCIDR0_PREAMB_MASK|macro|_ETM_ETMCIDR0_PREAMB_MASK
DECL|_ETM_ETMCIDR0_PREAMB_SHIFT|macro|_ETM_ETMCIDR0_PREAMB_SHIFT
DECL|_ETM_ETMCIDR0_RESETVALUE|macro|_ETM_ETMCIDR0_RESETVALUE
DECL|_ETM_ETMCIDR1_MASK|macro|_ETM_ETMCIDR1_MASK
DECL|_ETM_ETMCIDR1_PREAMB_DEFAULT|macro|_ETM_ETMCIDR1_PREAMB_DEFAULT
DECL|_ETM_ETMCIDR1_PREAMB_MASK|macro|_ETM_ETMCIDR1_PREAMB_MASK
DECL|_ETM_ETMCIDR1_PREAMB_SHIFT|macro|_ETM_ETMCIDR1_PREAMB_SHIFT
DECL|_ETM_ETMCIDR1_RESETVALUE|macro|_ETM_ETMCIDR1_RESETVALUE
DECL|_ETM_ETMCIDR2_MASK|macro|_ETM_ETMCIDR2_MASK
DECL|_ETM_ETMCIDR2_PREAMB_DEFAULT|macro|_ETM_ETMCIDR2_PREAMB_DEFAULT
DECL|_ETM_ETMCIDR2_PREAMB_MASK|macro|_ETM_ETMCIDR2_PREAMB_MASK
DECL|_ETM_ETMCIDR2_PREAMB_SHIFT|macro|_ETM_ETMCIDR2_PREAMB_SHIFT
DECL|_ETM_ETMCIDR2_RESETVALUE|macro|_ETM_ETMCIDR2_RESETVALUE
DECL|_ETM_ETMCIDR3_MASK|macro|_ETM_ETMCIDR3_MASK
DECL|_ETM_ETMCIDR3_PREAMB_DEFAULT|macro|_ETM_ETMCIDR3_PREAMB_DEFAULT
DECL|_ETM_ETMCIDR3_PREAMB_MASK|macro|_ETM_ETMCIDR3_PREAMB_MASK
DECL|_ETM_ETMCIDR3_PREAMB_SHIFT|macro|_ETM_ETMCIDR3_PREAMB_SHIFT
DECL|_ETM_ETMCIDR3_RESETVALUE|macro|_ETM_ETMCIDR3_RESETVALUE
DECL|_ETM_ETMCLAIMCLR_CLRTAG_DEFAULT|macro|_ETM_ETMCLAIMCLR_CLRTAG_DEFAULT
DECL|_ETM_ETMCLAIMCLR_CLRTAG_MASK|macro|_ETM_ETMCLAIMCLR_CLRTAG_MASK
DECL|_ETM_ETMCLAIMCLR_CLRTAG_SHIFT|macro|_ETM_ETMCLAIMCLR_CLRTAG_SHIFT
DECL|_ETM_ETMCLAIMCLR_MASK|macro|_ETM_ETMCLAIMCLR_MASK
DECL|_ETM_ETMCLAIMCLR_RESETVALUE|macro|_ETM_ETMCLAIMCLR_RESETVALUE
DECL|_ETM_ETMCLAIMSET_MASK|macro|_ETM_ETMCLAIMSET_MASK
DECL|_ETM_ETMCLAIMSET_RESETVALUE|macro|_ETM_ETMCLAIMSET_RESETVALUE
DECL|_ETM_ETMCLAIMSET_SETTAG_DEFAULT|macro|_ETM_ETMCLAIMSET_SETTAG_DEFAULT
DECL|_ETM_ETMCLAIMSET_SETTAG_MASK|macro|_ETM_ETMCLAIMSET_SETTAG_MASK
DECL|_ETM_ETMCLAIMSET_SETTAG_SHIFT|macro|_ETM_ETMCLAIMSET_SETTAG_SHIFT
DECL|_ETM_ETMCNTRLDVR1_COUNT_DEFAULT|macro|_ETM_ETMCNTRLDVR1_COUNT_DEFAULT
DECL|_ETM_ETMCNTRLDVR1_COUNT_MASK|macro|_ETM_ETMCNTRLDVR1_COUNT_MASK
DECL|_ETM_ETMCNTRLDVR1_COUNT_SHIFT|macro|_ETM_ETMCNTRLDVR1_COUNT_SHIFT
DECL|_ETM_ETMCNTRLDVR1_MASK|macro|_ETM_ETMCNTRLDVR1_MASK
DECL|_ETM_ETMCNTRLDVR1_RESETVALUE|macro|_ETM_ETMCNTRLDVR1_RESETVALUE
DECL|_ETM_ETMCR_BRANCHOUTPUT_DEFAULT|macro|_ETM_ETMCR_BRANCHOUTPUT_DEFAULT
DECL|_ETM_ETMCR_BRANCHOUTPUT_MASK|macro|_ETM_ETMCR_BRANCHOUTPUT_MASK
DECL|_ETM_ETMCR_BRANCHOUTPUT_SHIFT|macro|_ETM_ETMCR_BRANCHOUTPUT_SHIFT
DECL|_ETM_ETMCR_DBGREQCTRL_DEFAULT|macro|_ETM_ETMCR_DBGREQCTRL_DEFAULT
DECL|_ETM_ETMCR_DBGREQCTRL_MASK|macro|_ETM_ETMCR_DBGREQCTRL_MASK
DECL|_ETM_ETMCR_DBGREQCTRL_SHIFT|macro|_ETM_ETMCR_DBGREQCTRL_SHIFT
DECL|_ETM_ETMCR_EPORTSIZE_DEFAULT|macro|_ETM_ETMCR_EPORTSIZE_DEFAULT
DECL|_ETM_ETMCR_EPORTSIZE_MASK|macro|_ETM_ETMCR_EPORTSIZE_MASK
DECL|_ETM_ETMCR_EPORTSIZE_SHIFT|macro|_ETM_ETMCR_EPORTSIZE_SHIFT
DECL|_ETM_ETMCR_ETMPORTSEL_DEFAULT|macro|_ETM_ETMCR_ETMPORTSEL_DEFAULT
DECL|_ETM_ETMCR_ETMPORTSEL_ETMHIGH|macro|_ETM_ETMCR_ETMPORTSEL_ETMHIGH
DECL|_ETM_ETMCR_ETMPORTSEL_ETMLOW|macro|_ETM_ETMCR_ETMPORTSEL_ETMLOW
DECL|_ETM_ETMCR_ETMPORTSEL_MASK|macro|_ETM_ETMCR_ETMPORTSEL_MASK
DECL|_ETM_ETMCR_ETMPORTSEL_SHIFT|macro|_ETM_ETMCR_ETMPORTSEL_SHIFT
DECL|_ETM_ETMCR_ETMPROG_DEFAULT|macro|_ETM_ETMCR_ETMPROG_DEFAULT
DECL|_ETM_ETMCR_ETMPROG_MASK|macro|_ETM_ETMCR_ETMPROG_MASK
DECL|_ETM_ETMCR_ETMPROG_SHIFT|macro|_ETM_ETMCR_ETMPROG_SHIFT
DECL|_ETM_ETMCR_MASK|macro|_ETM_ETMCR_MASK
DECL|_ETM_ETMCR_PORTMODE2_DEFAULT|macro|_ETM_ETMCR_PORTMODE2_DEFAULT
DECL|_ETM_ETMCR_PORTMODE2_MASK|macro|_ETM_ETMCR_PORTMODE2_MASK
DECL|_ETM_ETMCR_PORTMODE2_SHIFT|macro|_ETM_ETMCR_PORTMODE2_SHIFT
DECL|_ETM_ETMCR_PORTMODE_DEFAULT|macro|_ETM_ETMCR_PORTMODE_DEFAULT
DECL|_ETM_ETMCR_PORTMODE_MASK|macro|_ETM_ETMCR_PORTMODE_MASK
DECL|_ETM_ETMCR_PORTMODE_SHIFT|macro|_ETM_ETMCR_PORTMODE_SHIFT
DECL|_ETM_ETMCR_PORTSIZE_DEFAULT|macro|_ETM_ETMCR_PORTSIZE_DEFAULT
DECL|_ETM_ETMCR_PORTSIZE_MASK|macro|_ETM_ETMCR_PORTSIZE_MASK
DECL|_ETM_ETMCR_PORTSIZE_SHIFT|macro|_ETM_ETMCR_PORTSIZE_SHIFT
DECL|_ETM_ETMCR_POWERDWN_DEFAULT|macro|_ETM_ETMCR_POWERDWN_DEFAULT
DECL|_ETM_ETMCR_POWERDWN_MASK|macro|_ETM_ETMCR_POWERDWN_MASK
DECL|_ETM_ETMCR_POWERDWN_SHIFT|macro|_ETM_ETMCR_POWERDWN_SHIFT
DECL|_ETM_ETMCR_RESETVALUE|macro|_ETM_ETMCR_RESETVALUE
DECL|_ETM_ETMCR_STALL_DEFAULT|macro|_ETM_ETMCR_STALL_DEFAULT
DECL|_ETM_ETMCR_STALL_MASK|macro|_ETM_ETMCR_STALL_MASK
DECL|_ETM_ETMCR_STALL_SHIFT|macro|_ETM_ETMCR_STALL_SHIFT
DECL|_ETM_ETMCR_TSTAMPEN_DEFAULT|macro|_ETM_ETMCR_TSTAMPEN_DEFAULT
DECL|_ETM_ETMCR_TSTAMPEN_MASK|macro|_ETM_ETMCR_TSTAMPEN_MASK
DECL|_ETM_ETMCR_TSTAMPEN_SHIFT|macro|_ETM_ETMCR_TSTAMPEN_SHIFT
DECL|_ETM_ETMDEVTYPE_MASK|macro|_ETM_ETMDEVTYPE_MASK
DECL|_ETM_ETMDEVTYPE_PROCTRACE_DEFAULT|macro|_ETM_ETMDEVTYPE_PROCTRACE_DEFAULT
DECL|_ETM_ETMDEVTYPE_PROCTRACE_MASK|macro|_ETM_ETMDEVTYPE_PROCTRACE_MASK
DECL|_ETM_ETMDEVTYPE_PROCTRACE_SHIFT|macro|_ETM_ETMDEVTYPE_PROCTRACE_SHIFT
DECL|_ETM_ETMDEVTYPE_RESETVALUE|macro|_ETM_ETMDEVTYPE_RESETVALUE
DECL|_ETM_ETMDEVTYPE_TRACESRC_DEFAULT|macro|_ETM_ETMDEVTYPE_TRACESRC_DEFAULT
DECL|_ETM_ETMDEVTYPE_TRACESRC_MASK|macro|_ETM_ETMDEVTYPE_TRACESRC_MASK
DECL|_ETM_ETMDEVTYPE_TRACESRC_SHIFT|macro|_ETM_ETMDEVTYPE_TRACESRC_SHIFT
DECL|_ETM_ETMFFLR_BYTENUM_DEFAULT|macro|_ETM_ETMFFLR_BYTENUM_DEFAULT
DECL|_ETM_ETMFFLR_BYTENUM_MASK|macro|_ETM_ETMFFLR_BYTENUM_MASK
DECL|_ETM_ETMFFLR_BYTENUM_SHIFT|macro|_ETM_ETMFFLR_BYTENUM_SHIFT
DECL|_ETM_ETMFFLR_MASK|macro|_ETM_ETMFFLR_MASK
DECL|_ETM_ETMFFLR_RESETVALUE|macro|_ETM_ETMFFLR_RESETVALUE
DECL|_ETM_ETMIDR2_MASK|macro|_ETM_ETMIDR2_MASK
DECL|_ETM_ETMIDR2_RESETVALUE|macro|_ETM_ETMIDR2_RESETVALUE
DECL|_ETM_ETMIDR2_RFE_CPSR|macro|_ETM_ETMIDR2_RFE_CPSR
DECL|_ETM_ETMIDR2_RFE_DEFAULT|macro|_ETM_ETMIDR2_RFE_DEFAULT
DECL|_ETM_ETMIDR2_RFE_MASK|macro|_ETM_ETMIDR2_RFE_MASK
DECL|_ETM_ETMIDR2_RFE_PC|macro|_ETM_ETMIDR2_RFE_PC
DECL|_ETM_ETMIDR2_RFE_SHIFT|macro|_ETM_ETMIDR2_RFE_SHIFT
DECL|_ETM_ETMIDR2_SWP_DEFAULT|macro|_ETM_ETMIDR2_SWP_DEFAULT
DECL|_ETM_ETMIDR2_SWP_LOAD|macro|_ETM_ETMIDR2_SWP_LOAD
DECL|_ETM_ETMIDR2_SWP_MASK|macro|_ETM_ETMIDR2_SWP_MASK
DECL|_ETM_ETMIDR2_SWP_SHIFT|macro|_ETM_ETMIDR2_SWP_SHIFT
DECL|_ETM_ETMIDR2_SWP_STORE|macro|_ETM_ETMIDR2_SWP_STORE
DECL|_ETM_ETMIDR_BPE_DEFAULT|macro|_ETM_ETMIDR_BPE_DEFAULT
DECL|_ETM_ETMIDR_BPE_MASK|macro|_ETM_ETMIDR_BPE_MASK
DECL|_ETM_ETMIDR_BPE_SHIFT|macro|_ETM_ETMIDR_BPE_SHIFT
DECL|_ETM_ETMIDR_ETMMAJVER_DEFAULT|macro|_ETM_ETMIDR_ETMMAJVER_DEFAULT
DECL|_ETM_ETMIDR_ETMMAJVER_MASK|macro|_ETM_ETMIDR_ETMMAJVER_MASK
DECL|_ETM_ETMIDR_ETMMAJVER_SHIFT|macro|_ETM_ETMIDR_ETMMAJVER_SHIFT
DECL|_ETM_ETMIDR_ETMMINVER_DEFAULT|macro|_ETM_ETMIDR_ETMMINVER_DEFAULT
DECL|_ETM_ETMIDR_ETMMINVER_MASK|macro|_ETM_ETMIDR_ETMMINVER_MASK
DECL|_ETM_ETMIDR_ETMMINVER_SHIFT|macro|_ETM_ETMIDR_ETMMINVER_SHIFT
DECL|_ETM_ETMIDR_IMPCODE_DEFAULT|macro|_ETM_ETMIDR_IMPCODE_DEFAULT
DECL|_ETM_ETMIDR_IMPCODE_MASK|macro|_ETM_ETMIDR_IMPCODE_MASK
DECL|_ETM_ETMIDR_IMPCODE_SHIFT|macro|_ETM_ETMIDR_IMPCODE_SHIFT
DECL|_ETM_ETMIDR_IMPVER_DEFAULT|macro|_ETM_ETMIDR_IMPVER_DEFAULT
DECL|_ETM_ETMIDR_IMPVER_MASK|macro|_ETM_ETMIDR_IMPVER_MASK
DECL|_ETM_ETMIDR_IMPVER_SHIFT|macro|_ETM_ETMIDR_IMPVER_SHIFT
DECL|_ETM_ETMIDR_LPCF_DEFAULT|macro|_ETM_ETMIDR_LPCF_DEFAULT
DECL|_ETM_ETMIDR_LPCF_MASK|macro|_ETM_ETMIDR_LPCF_MASK
DECL|_ETM_ETMIDR_LPCF_SHIFT|macro|_ETM_ETMIDR_LPCF_SHIFT
DECL|_ETM_ETMIDR_MASK|macro|_ETM_ETMIDR_MASK
DECL|_ETM_ETMIDR_PROCFAM_DEFAULT|macro|_ETM_ETMIDR_PROCFAM_DEFAULT
DECL|_ETM_ETMIDR_PROCFAM_MASK|macro|_ETM_ETMIDR_PROCFAM_MASK
DECL|_ETM_ETMIDR_PROCFAM_SHIFT|macro|_ETM_ETMIDR_PROCFAM_SHIFT
DECL|_ETM_ETMIDR_RESETVALUE|macro|_ETM_ETMIDR_RESETVALUE
DECL|_ETM_ETMIDR_SECEXT_DEFAULT|macro|_ETM_ETMIDR_SECEXT_DEFAULT
DECL|_ETM_ETMIDR_SECEXT_MASK|macro|_ETM_ETMIDR_SECEXT_MASK
DECL|_ETM_ETMIDR_SECEXT_SHIFT|macro|_ETM_ETMIDR_SECEXT_SHIFT
DECL|_ETM_ETMIDR_THUMBT_DEFAULT|macro|_ETM_ETMIDR_THUMBT_DEFAULT
DECL|_ETM_ETMIDR_THUMBT_MASK|macro|_ETM_ETMIDR_THUMBT_MASK
DECL|_ETM_ETMIDR_THUMBT_SHIFT|macro|_ETM_ETMIDR_THUMBT_SHIFT
DECL|_ETM_ETMISCIN_COREHALT_DEFAULT|macro|_ETM_ETMISCIN_COREHALT_DEFAULT
DECL|_ETM_ETMISCIN_COREHALT_MASK|macro|_ETM_ETMISCIN_COREHALT_MASK
DECL|_ETM_ETMISCIN_COREHALT_SHIFT|macro|_ETM_ETMISCIN_COREHALT_SHIFT
DECL|_ETM_ETMISCIN_EXTIN_DEFAULT|macro|_ETM_ETMISCIN_EXTIN_DEFAULT
DECL|_ETM_ETMISCIN_EXTIN_MASK|macro|_ETM_ETMISCIN_EXTIN_MASK
DECL|_ETM_ETMISCIN_EXTIN_SHIFT|macro|_ETM_ETMISCIN_EXTIN_SHIFT
DECL|_ETM_ETMISCIN_MASK|macro|_ETM_ETMISCIN_MASK
DECL|_ETM_ETMISCIN_RESETVALUE|macro|_ETM_ETMISCIN_RESETVALUE
DECL|_ETM_ETMITATBCTR0_ATVALID_DEFAULT|macro|_ETM_ETMITATBCTR0_ATVALID_DEFAULT
DECL|_ETM_ETMITATBCTR0_ATVALID_MASK|macro|_ETM_ETMITATBCTR0_ATVALID_MASK
DECL|_ETM_ETMITATBCTR0_ATVALID_SHIFT|macro|_ETM_ETMITATBCTR0_ATVALID_SHIFT
DECL|_ETM_ETMITATBCTR0_MASK|macro|_ETM_ETMITATBCTR0_MASK
DECL|_ETM_ETMITATBCTR0_RESETVALUE|macro|_ETM_ETMITATBCTR0_RESETVALUE
DECL|_ETM_ETMITATBCTR2_ATREADY_DEFAULT|macro|_ETM_ETMITATBCTR2_ATREADY_DEFAULT
DECL|_ETM_ETMITATBCTR2_ATREADY_MASK|macro|_ETM_ETMITATBCTR2_ATREADY_MASK
DECL|_ETM_ETMITATBCTR2_ATREADY_SHIFT|macro|_ETM_ETMITATBCTR2_ATREADY_SHIFT
DECL|_ETM_ETMITATBCTR2_MASK|macro|_ETM_ETMITATBCTR2_MASK
DECL|_ETM_ETMITATBCTR2_RESETVALUE|macro|_ETM_ETMITATBCTR2_RESETVALUE
DECL|_ETM_ETMITCTRL_ITEN_DEFAULT|macro|_ETM_ETMITCTRL_ITEN_DEFAULT
DECL|_ETM_ETMITCTRL_ITEN_MASK|macro|_ETM_ETMITCTRL_ITEN_MASK
DECL|_ETM_ETMITCTRL_ITEN_SHIFT|macro|_ETM_ETMITCTRL_ITEN_SHIFT
DECL|_ETM_ETMITCTRL_MASK|macro|_ETM_ETMITCTRL_MASK
DECL|_ETM_ETMITCTRL_RESETVALUE|macro|_ETM_ETMITCTRL_RESETVALUE
DECL|_ETM_ETMLAR_KEY_DEFAULT|macro|_ETM_ETMLAR_KEY_DEFAULT
DECL|_ETM_ETMLAR_KEY_MASK|macro|_ETM_ETMLAR_KEY_MASK
DECL|_ETM_ETMLAR_KEY_SHIFT|macro|_ETM_ETMLAR_KEY_SHIFT
DECL|_ETM_ETMLAR_MASK|macro|_ETM_ETMLAR_MASK
DECL|_ETM_ETMLAR_RESETVALUE|macro|_ETM_ETMLAR_RESETVALUE
DECL|_ETM_ETMLSR_LOCKED_DEFAULT|macro|_ETM_ETMLSR_LOCKED_DEFAULT
DECL|_ETM_ETMLSR_LOCKED_MASK|macro|_ETM_ETMLSR_LOCKED_MASK
DECL|_ETM_ETMLSR_LOCKED_SHIFT|macro|_ETM_ETMLSR_LOCKED_SHIFT
DECL|_ETM_ETMLSR_LOCKIMP_DEFAULT|macro|_ETM_ETMLSR_LOCKIMP_DEFAULT
DECL|_ETM_ETMLSR_LOCKIMP_MASK|macro|_ETM_ETMLSR_LOCKIMP_MASK
DECL|_ETM_ETMLSR_LOCKIMP_SHIFT|macro|_ETM_ETMLSR_LOCKIMP_SHIFT
DECL|_ETM_ETMLSR_MASK|macro|_ETM_ETMLSR_MASK
DECL|_ETM_ETMLSR_RESETVALUE|macro|_ETM_ETMLSR_RESETVALUE
DECL|_ETM_ETMPDSR_ETMUP_DEFAULT|macro|_ETM_ETMPDSR_ETMUP_DEFAULT
DECL|_ETM_ETMPDSR_ETMUP_MASK|macro|_ETM_ETMPDSR_ETMUP_MASK
DECL|_ETM_ETMPDSR_ETMUP_SHIFT|macro|_ETM_ETMPDSR_ETMUP_SHIFT
DECL|_ETM_ETMPDSR_MASK|macro|_ETM_ETMPDSR_MASK
DECL|_ETM_ETMPDSR_RESETVALUE|macro|_ETM_ETMPDSR_RESETVALUE
DECL|_ETM_ETMPIDR0_MASK|macro|_ETM_ETMPIDR0_MASK
DECL|_ETM_ETMPIDR0_PARTNUM_DEFAULT|macro|_ETM_ETMPIDR0_PARTNUM_DEFAULT
DECL|_ETM_ETMPIDR0_PARTNUM_MASK|macro|_ETM_ETMPIDR0_PARTNUM_MASK
DECL|_ETM_ETMPIDR0_PARTNUM_SHIFT|macro|_ETM_ETMPIDR0_PARTNUM_SHIFT
DECL|_ETM_ETMPIDR0_RESETVALUE|macro|_ETM_ETMPIDR0_RESETVALUE
DECL|_ETM_ETMPIDR1_IDCODE_DEFAULT|macro|_ETM_ETMPIDR1_IDCODE_DEFAULT
DECL|_ETM_ETMPIDR1_IDCODE_MASK|macro|_ETM_ETMPIDR1_IDCODE_MASK
DECL|_ETM_ETMPIDR1_IDCODE_SHIFT|macro|_ETM_ETMPIDR1_IDCODE_SHIFT
DECL|_ETM_ETMPIDR1_MASK|macro|_ETM_ETMPIDR1_MASK
DECL|_ETM_ETMPIDR1_PARTNUM_DEFAULT|macro|_ETM_ETMPIDR1_PARTNUM_DEFAULT
DECL|_ETM_ETMPIDR1_PARTNUM_MASK|macro|_ETM_ETMPIDR1_PARTNUM_MASK
DECL|_ETM_ETMPIDR1_PARTNUM_SHIFT|macro|_ETM_ETMPIDR1_PARTNUM_SHIFT
DECL|_ETM_ETMPIDR1_RESETVALUE|macro|_ETM_ETMPIDR1_RESETVALUE
DECL|_ETM_ETMPIDR2_ALWAYS1_DEFAULT|macro|_ETM_ETMPIDR2_ALWAYS1_DEFAULT
DECL|_ETM_ETMPIDR2_ALWAYS1_MASK|macro|_ETM_ETMPIDR2_ALWAYS1_MASK
DECL|_ETM_ETMPIDR2_ALWAYS1_SHIFT|macro|_ETM_ETMPIDR2_ALWAYS1_SHIFT
DECL|_ETM_ETMPIDR2_IDCODE_DEFAULT|macro|_ETM_ETMPIDR2_IDCODE_DEFAULT
DECL|_ETM_ETMPIDR2_IDCODE_MASK|macro|_ETM_ETMPIDR2_IDCODE_MASK
DECL|_ETM_ETMPIDR2_IDCODE_SHIFT|macro|_ETM_ETMPIDR2_IDCODE_SHIFT
DECL|_ETM_ETMPIDR2_MASK|macro|_ETM_ETMPIDR2_MASK
DECL|_ETM_ETMPIDR2_RESETVALUE|macro|_ETM_ETMPIDR2_RESETVALUE
DECL|_ETM_ETMPIDR2_REV_DEFAULT|macro|_ETM_ETMPIDR2_REV_DEFAULT
DECL|_ETM_ETMPIDR2_REV_MASK|macro|_ETM_ETMPIDR2_REV_MASK
DECL|_ETM_ETMPIDR2_REV_SHIFT|macro|_ETM_ETMPIDR2_REV_SHIFT
DECL|_ETM_ETMPIDR3_CUSTMOD_DEFAULT|macro|_ETM_ETMPIDR3_CUSTMOD_DEFAULT
DECL|_ETM_ETMPIDR3_CUSTMOD_MASK|macro|_ETM_ETMPIDR3_CUSTMOD_MASK
DECL|_ETM_ETMPIDR3_CUSTMOD_SHIFT|macro|_ETM_ETMPIDR3_CUSTMOD_SHIFT
DECL|_ETM_ETMPIDR3_MASK|macro|_ETM_ETMPIDR3_MASK
DECL|_ETM_ETMPIDR3_RESETVALUE|macro|_ETM_ETMPIDR3_RESETVALUE
DECL|_ETM_ETMPIDR3_REVAND_DEFAULT|macro|_ETM_ETMPIDR3_REVAND_DEFAULT
DECL|_ETM_ETMPIDR3_REVAND_MASK|macro|_ETM_ETMPIDR3_REVAND_MASK
DECL|_ETM_ETMPIDR3_REVAND_SHIFT|macro|_ETM_ETMPIDR3_REVAND_SHIFT
DECL|_ETM_ETMPIDR4_CONTCODE_DEFAULT|macro|_ETM_ETMPIDR4_CONTCODE_DEFAULT
DECL|_ETM_ETMPIDR4_CONTCODE_MASK|macro|_ETM_ETMPIDR4_CONTCODE_MASK
DECL|_ETM_ETMPIDR4_CONTCODE_SHIFT|macro|_ETM_ETMPIDR4_CONTCODE_SHIFT
DECL|_ETM_ETMPIDR4_COUNT_DEFAULT|macro|_ETM_ETMPIDR4_COUNT_DEFAULT
DECL|_ETM_ETMPIDR4_COUNT_MASK|macro|_ETM_ETMPIDR4_COUNT_MASK
DECL|_ETM_ETMPIDR4_COUNT_SHIFT|macro|_ETM_ETMPIDR4_COUNT_SHIFT
DECL|_ETM_ETMPIDR4_MASK|macro|_ETM_ETMPIDR4_MASK
DECL|_ETM_ETMPIDR4_RESETVALUE|macro|_ETM_ETMPIDR4_RESETVALUE
DECL|_ETM_ETMPIDR5_MASK|macro|_ETM_ETMPIDR5_MASK
DECL|_ETM_ETMPIDR5_RESETVALUE|macro|_ETM_ETMPIDR5_RESETVALUE
DECL|_ETM_ETMPIDR6_MASK|macro|_ETM_ETMPIDR6_MASK
DECL|_ETM_ETMPIDR6_RESETVALUE|macro|_ETM_ETMPIDR6_RESETVALUE
DECL|_ETM_ETMPIDR7_MASK|macro|_ETM_ETMPIDR7_MASK
DECL|_ETM_ETMPIDR7_RESETVALUE|macro|_ETM_ETMPIDR7_RESETVALUE
DECL|_ETM_ETMSCR_FIFOFULL_DEFAULT|macro|_ETM_ETMSCR_FIFOFULL_DEFAULT
DECL|_ETM_ETMSCR_FIFOFULL_MASK|macro|_ETM_ETMSCR_FIFOFULL_MASK
DECL|_ETM_ETMSCR_FIFOFULL_SHIFT|macro|_ETM_ETMSCR_FIFOFULL_SHIFT
DECL|_ETM_ETMSCR_MASK|macro|_ETM_ETMSCR_MASK
DECL|_ETM_ETMSCR_MAXPORTSIZE3_DEFAULT|macro|_ETM_ETMSCR_MAXPORTSIZE3_DEFAULT
DECL|_ETM_ETMSCR_MAXPORTSIZE3_MASK|macro|_ETM_ETMSCR_MAXPORTSIZE3_MASK
DECL|_ETM_ETMSCR_MAXPORTSIZE3_SHIFT|macro|_ETM_ETMSCR_MAXPORTSIZE3_SHIFT
DECL|_ETM_ETMSCR_MAXPORTSIZE_DEFAULT|macro|_ETM_ETMSCR_MAXPORTSIZE_DEFAULT
DECL|_ETM_ETMSCR_MAXPORTSIZE_MASK|macro|_ETM_ETMSCR_MAXPORTSIZE_MASK
DECL|_ETM_ETMSCR_MAXPORTSIZE_SHIFT|macro|_ETM_ETMSCR_MAXPORTSIZE_SHIFT
DECL|_ETM_ETMSCR_NOFETCHCOMP_DEFAULT|macro|_ETM_ETMSCR_NOFETCHCOMP_DEFAULT
DECL|_ETM_ETMSCR_NOFETCHCOMP_MASK|macro|_ETM_ETMSCR_NOFETCHCOMP_MASK
DECL|_ETM_ETMSCR_NOFETCHCOMP_SHIFT|macro|_ETM_ETMSCR_NOFETCHCOMP_SHIFT
DECL|_ETM_ETMSCR_PORTMODE_DEFAULT|macro|_ETM_ETMSCR_PORTMODE_DEFAULT
DECL|_ETM_ETMSCR_PORTMODE_MASK|macro|_ETM_ETMSCR_PORTMODE_MASK
DECL|_ETM_ETMSCR_PORTMODE_SHIFT|macro|_ETM_ETMSCR_PORTMODE_SHIFT
DECL|_ETM_ETMSCR_PORTSIZE_DEFAULT|macro|_ETM_ETMSCR_PORTSIZE_DEFAULT
DECL|_ETM_ETMSCR_PORTSIZE_MASK|macro|_ETM_ETMSCR_PORTSIZE_MASK
DECL|_ETM_ETMSCR_PORTSIZE_SHIFT|macro|_ETM_ETMSCR_PORTSIZE_SHIFT
DECL|_ETM_ETMSCR_PROCNUM_DEFAULT|macro|_ETM_ETMSCR_PROCNUM_DEFAULT
DECL|_ETM_ETMSCR_PROCNUM_MASK|macro|_ETM_ETMSCR_PROCNUM_MASK
DECL|_ETM_ETMSCR_PROCNUM_SHIFT|macro|_ETM_ETMSCR_PROCNUM_SHIFT
DECL|_ETM_ETMSCR_RESETVALUE|macro|_ETM_ETMSCR_RESETVALUE
DECL|_ETM_ETMSCR_Reserved_DEFAULT|macro|_ETM_ETMSCR_Reserved_DEFAULT
DECL|_ETM_ETMSCR_Reserved_MASK|macro|_ETM_ETMSCR_Reserved_MASK
DECL|_ETM_ETMSCR_Reserved_SHIFT|macro|_ETM_ETMSCR_Reserved_SHIFT
DECL|_ETM_ETMSR_ETHOF_DEFAULT|macro|_ETM_ETMSR_ETHOF_DEFAULT
DECL|_ETM_ETMSR_ETHOF_MASK|macro|_ETM_ETMSR_ETHOF_MASK
DECL|_ETM_ETMSR_ETHOF_SHIFT|macro|_ETM_ETMSR_ETHOF_SHIFT
DECL|_ETM_ETMSR_ETMPROGBIT_DEFAULT|macro|_ETM_ETMSR_ETMPROGBIT_DEFAULT
DECL|_ETM_ETMSR_ETMPROGBIT_MASK|macro|_ETM_ETMSR_ETMPROGBIT_MASK
DECL|_ETM_ETMSR_ETMPROGBIT_SHIFT|macro|_ETM_ETMSR_ETMPROGBIT_SHIFT
DECL|_ETM_ETMSR_MASK|macro|_ETM_ETMSR_MASK
DECL|_ETM_ETMSR_RESETVALUE|macro|_ETM_ETMSR_RESETVALUE
DECL|_ETM_ETMSR_TRACESTAT_DEFAULT|macro|_ETM_ETMSR_TRACESTAT_DEFAULT
DECL|_ETM_ETMSR_TRACESTAT_MASK|macro|_ETM_ETMSR_TRACESTAT_MASK
DECL|_ETM_ETMSR_TRACESTAT_SHIFT|macro|_ETM_ETMSR_TRACESTAT_SHIFT
DECL|_ETM_ETMSR_TRIGBIT_DEFAULT|macro|_ETM_ETMSR_TRIGBIT_DEFAULT
DECL|_ETM_ETMSR_TRIGBIT_MASK|macro|_ETM_ETMSR_TRIGBIT_MASK
DECL|_ETM_ETMSR_TRIGBIT_SHIFT|macro|_ETM_ETMSR_TRIGBIT_SHIFT
DECL|_ETM_ETMSYNCFR_FREQ_DEFAULT|macro|_ETM_ETMSYNCFR_FREQ_DEFAULT
DECL|_ETM_ETMSYNCFR_FREQ_MASK|macro|_ETM_ETMSYNCFR_FREQ_MASK
DECL|_ETM_ETMSYNCFR_FREQ_SHIFT|macro|_ETM_ETMSYNCFR_FREQ_SHIFT
DECL|_ETM_ETMSYNCFR_MASK|macro|_ETM_ETMSYNCFR_MASK
DECL|_ETM_ETMSYNCFR_RESETVALUE|macro|_ETM_ETMSYNCFR_RESETVALUE
DECL|_ETM_ETMTECR1_ADRCMP_DEFAULT|macro|_ETM_ETMTECR1_ADRCMP_DEFAULT
DECL|_ETM_ETMTECR1_ADRCMP_MASK|macro|_ETM_ETMTECR1_ADRCMP_MASK
DECL|_ETM_ETMTECR1_ADRCMP_SHIFT|macro|_ETM_ETMTECR1_ADRCMP_SHIFT
DECL|_ETM_ETMTECR1_INCEXCTL_DEFAULT|macro|_ETM_ETMTECR1_INCEXCTL_DEFAULT
DECL|_ETM_ETMTECR1_INCEXCTL_EXC|macro|_ETM_ETMTECR1_INCEXCTL_EXC
DECL|_ETM_ETMTECR1_INCEXCTL_INC|macro|_ETM_ETMTECR1_INCEXCTL_INC
DECL|_ETM_ETMTECR1_INCEXCTL_MASK|macro|_ETM_ETMTECR1_INCEXCTL_MASK
DECL|_ETM_ETMTECR1_INCEXCTL_SHIFT|macro|_ETM_ETMTECR1_INCEXCTL_SHIFT
DECL|_ETM_ETMTECR1_MASK|macro|_ETM_ETMTECR1_MASK
DECL|_ETM_ETMTECR1_MEMMAP_DEFAULT|macro|_ETM_ETMTECR1_MEMMAP_DEFAULT
DECL|_ETM_ETMTECR1_MEMMAP_MASK|macro|_ETM_ETMTECR1_MEMMAP_MASK
DECL|_ETM_ETMTECR1_MEMMAP_SHIFT|macro|_ETM_ETMTECR1_MEMMAP_SHIFT
DECL|_ETM_ETMTECR1_RESETVALUE|macro|_ETM_ETMTECR1_RESETVALUE
DECL|_ETM_ETMTECR1_TCE_DEFAULT|macro|_ETM_ETMTECR1_TCE_DEFAULT
DECL|_ETM_ETMTECR1_TCE_DIS|macro|_ETM_ETMTECR1_TCE_DIS
DECL|_ETM_ETMTECR1_TCE_EN|macro|_ETM_ETMTECR1_TCE_EN
DECL|_ETM_ETMTECR1_TCE_MASK|macro|_ETM_ETMTECR1_TCE_MASK
DECL|_ETM_ETMTECR1_TCE_SHIFT|macro|_ETM_ETMTECR1_TCE_SHIFT
DECL|_ETM_ETMTEEVR_ETMFCNEN_DEFAULT|macro|_ETM_ETMTEEVR_ETMFCNEN_DEFAULT
DECL|_ETM_ETMTEEVR_ETMFCNEN_MASK|macro|_ETM_ETMTEEVR_ETMFCNEN_MASK
DECL|_ETM_ETMTEEVR_ETMFCNEN_SHIFT|macro|_ETM_ETMTEEVR_ETMFCNEN_SHIFT
DECL|_ETM_ETMTEEVR_MASK|macro|_ETM_ETMTEEVR_MASK
DECL|_ETM_ETMTEEVR_RESA_DEFAULT|macro|_ETM_ETMTEEVR_RESA_DEFAULT
DECL|_ETM_ETMTEEVR_RESA_MASK|macro|_ETM_ETMTEEVR_RESA_MASK
DECL|_ETM_ETMTEEVR_RESA_SHIFT|macro|_ETM_ETMTEEVR_RESA_SHIFT
DECL|_ETM_ETMTEEVR_RESB_DEFAULT|macro|_ETM_ETMTEEVR_RESB_DEFAULT
DECL|_ETM_ETMTEEVR_RESB_MASK|macro|_ETM_ETMTEEVR_RESB_MASK
DECL|_ETM_ETMTEEVR_RESB_SHIFT|macro|_ETM_ETMTEEVR_RESB_SHIFT
DECL|_ETM_ETMTEEVR_RESETVALUE|macro|_ETM_ETMTEEVR_RESETVALUE
DECL|_ETM_ETMTESSEICR_MASK|macro|_ETM_ETMTESSEICR_MASK
DECL|_ETM_ETMTESSEICR_RESETVALUE|macro|_ETM_ETMTESSEICR_RESETVALUE
DECL|_ETM_ETMTESSEICR_STARTRSEL_DEFAULT|macro|_ETM_ETMTESSEICR_STARTRSEL_DEFAULT
DECL|_ETM_ETMTESSEICR_STARTRSEL_MASK|macro|_ETM_ETMTESSEICR_STARTRSEL_MASK
DECL|_ETM_ETMTESSEICR_STARTRSEL_SHIFT|macro|_ETM_ETMTESSEICR_STARTRSEL_SHIFT
DECL|_ETM_ETMTESSEICR_STOPRSEL_DEFAULT|macro|_ETM_ETMTESSEICR_STOPRSEL_DEFAULT
DECL|_ETM_ETMTESSEICR_STOPRSEL_MASK|macro|_ETM_ETMTESSEICR_STOPRSEL_MASK
DECL|_ETM_ETMTESSEICR_STOPRSEL_SHIFT|macro|_ETM_ETMTESSEICR_STOPRSEL_SHIFT
DECL|_ETM_ETMTRACEIDR_MASK|macro|_ETM_ETMTRACEIDR_MASK
DECL|_ETM_ETMTRACEIDR_RESETVALUE|macro|_ETM_ETMTRACEIDR_RESETVALUE
DECL|_ETM_ETMTRACEIDR_TRACEID_DEFAULT|macro|_ETM_ETMTRACEIDR_TRACEID_DEFAULT
DECL|_ETM_ETMTRACEIDR_TRACEID_MASK|macro|_ETM_ETMTRACEIDR_TRACEID_MASK
DECL|_ETM_ETMTRACEIDR_TRACEID_SHIFT|macro|_ETM_ETMTRACEIDR_TRACEID_SHIFT
DECL|_ETM_ETMTRIGGER_ETMFCN_DEFAULT|macro|_ETM_ETMTRIGGER_ETMFCN_DEFAULT
DECL|_ETM_ETMTRIGGER_ETMFCN_MASK|macro|_ETM_ETMTRIGGER_ETMFCN_MASK
DECL|_ETM_ETMTRIGGER_ETMFCN_SHIFT|macro|_ETM_ETMTRIGGER_ETMFCN_SHIFT
DECL|_ETM_ETMTRIGGER_MASK|macro|_ETM_ETMTRIGGER_MASK
DECL|_ETM_ETMTRIGGER_RESA_DEFAULT|macro|_ETM_ETMTRIGGER_RESA_DEFAULT
DECL|_ETM_ETMTRIGGER_RESA_MASK|macro|_ETM_ETMTRIGGER_RESA_MASK
DECL|_ETM_ETMTRIGGER_RESA_SHIFT|macro|_ETM_ETMTRIGGER_RESA_SHIFT
DECL|_ETM_ETMTRIGGER_RESB_DEFAULT|macro|_ETM_ETMTRIGGER_RESB_DEFAULT
DECL|_ETM_ETMTRIGGER_RESB_MASK|macro|_ETM_ETMTRIGGER_RESB_MASK
DECL|_ETM_ETMTRIGGER_RESB_SHIFT|macro|_ETM_ETMTRIGGER_RESB_SHIFT
DECL|_ETM_ETMTRIGGER_RESETVALUE|macro|_ETM_ETMTRIGGER_RESETVALUE
DECL|_ETM_ETMTSEVR_ETMFCNEVT_DEFAULT|macro|_ETM_ETMTSEVR_ETMFCNEVT_DEFAULT
DECL|_ETM_ETMTSEVR_ETMFCNEVT_MASK|macro|_ETM_ETMTSEVR_ETMFCNEVT_MASK
DECL|_ETM_ETMTSEVR_ETMFCNEVT_SHIFT|macro|_ETM_ETMTSEVR_ETMFCNEVT_SHIFT
DECL|_ETM_ETMTSEVR_MASK|macro|_ETM_ETMTSEVR_MASK
DECL|_ETM_ETMTSEVR_RESAEVT_DEFAULT|macro|_ETM_ETMTSEVR_RESAEVT_DEFAULT
DECL|_ETM_ETMTSEVR_RESAEVT_MASK|macro|_ETM_ETMTSEVR_RESAEVT_MASK
DECL|_ETM_ETMTSEVR_RESAEVT_SHIFT|macro|_ETM_ETMTSEVR_RESAEVT_SHIFT
DECL|_ETM_ETMTSEVR_RESBEVT_DEFAULT|macro|_ETM_ETMTSEVR_RESBEVT_DEFAULT
DECL|_ETM_ETMTSEVR_RESBEVT_MASK|macro|_ETM_ETMTSEVR_RESBEVT_MASK
DECL|_ETM_ETMTSEVR_RESBEVT_SHIFT|macro|_ETM_ETMTSEVR_RESBEVT_SHIFT
DECL|_ETM_ETMTSEVR_RESETVALUE|macro|_ETM_ETMTSEVR_RESETVALUE
DECL|_ETM_ITTRIGOUT_MASK|macro|_ETM_ITTRIGOUT_MASK
DECL|_ETM_ITTRIGOUT_RESETVALUE|macro|_ETM_ITTRIGOUT_RESETVALUE
DECL|_ETM_ITTRIGOUT_TRIGGEROUT_DEFAULT|macro|_ETM_ITTRIGOUT_TRIGGEROUT_DEFAULT
DECL|_ETM_ITTRIGOUT_TRIGGEROUT_MASK|macro|_ETM_ITTRIGOUT_TRIGGEROUT_MASK
DECL|_ETM_ITTRIGOUT_TRIGGEROUT_SHIFT|macro|_ETM_ITTRIGOUT_TRIGGEROUT_SHIFT
