# -------------------------------------------------------------------------- #
#
# Copyright (C) 2017  Intel Corporation. All rights reserved.
# Your use of Intel Corporation's design tools, logic functions 
# and other software and tools, and its AMPP partner logic 
# functions, and any output files from any of the foregoing 
# (including device programming or simulation files), and any 
# associated documentation or information are expressly subject 
# to the terms and conditions of the Intel Program License 
# Subscription Agreement, the Intel Quartus Prime License Agreement,
# the Intel FPGA IP License Agreement, or other applicable license
# agreement, including, without limitation, that your use is for
# the sole purpose of programming logic devices manufactured by
# Intel and sold by Intel or its authorized distributors.  Please
# refer to the applicable agreement for further details.
#
# -------------------------------------------------------------------------- #
#
# Quartus Prime
# Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition
# Date created = 15:34:03  April 20, 2018
#
# -------------------------------------------------------------------------- #
#
# Notes:
#
# 1) The default values for assignments are stored in the file:
#		test_2_assignment_defaults.qdf
#    If this file doesn't exist, see file:
#		assignment_defaults.qdf
#
# 2) Altera recommends that you do not modify this file. This
#    file is updated automatically by the Quartus Prime software
#    and any changes you make may be lost or overwritten.
#
# -------------------------------------------------------------------------- #


set_global_assignment -name FAMILY "MAX 10"
set_global_assignment -name DEVICE 10M50DAF484C7G
set_global_assignment -name TOP_LEVEL_ENTITY test_2
set_global_assignment -name ORIGINAL_QUARTUS_VERSION 17.1.0
set_global_assignment -name PROJECT_CREATION_TIME_DATE "15:34:03  APRIL 20, 2018"
set_global_assignment -name LAST_QUARTUS_VERSION "17.1.0 Lite Edition"
set_global_assignment -name PROJECT_OUTPUT_DIRECTORY output_files
set_global_assignment -name MIN_CORE_JUNCTION_TEMP 0
set_global_assignment -name MAX_CORE_JUNCTION_TEMP 85
set_global_assignment -name DEVICE_FILTER_PACKAGE FBGA
set_global_assignment -name DEVICE_FILTER_PIN_COUNT 484
set_global_assignment -name DEVICE_FILTER_SPEED_GRADE 7
set_global_assignment -name ERROR_CHECK_FREQUENCY_DIVISOR 256
set_global_assignment -name EDA_SIMULATION_TOOL "ModelSim-Altera (Verilog)"
set_global_assignment -name EDA_TIME_SCALE "1 ps" -section_id eda_simulation
set_global_assignment -name EDA_OUTPUT_DATA_FORMAT "VERILOG HDL" -section_id eda_simulation
set_global_assignment -name VERILOG_FILE test_2.v
set_global_assignment -name VERILOG_FILE ram.v
set_global_assignment -name VERILOG_FILE cache.v
set_global_assignment -name POWER_PRESET_COOLING_SOLUTION "23 MM HEAT SINK WITH 200 LFPM AIRFLOW"
set_global_assignment -name POWER_BOARD_THERMAL_MODEL "NONE (CONSERVATIVE)"
set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -section_id Top
set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -section_id Top
set_global_assignment -name PARTITION_COLOR 16764057 -section_id Top
set_location_assignment PIN_F15 -to addr[6]
set_location_assignment PIN_B14 -to addr[5]
set_location_assignment PIN_A14 -to addr[4]
set_location_assignment PIN_A13 -to addr[3]
set_location_assignment PIN_B12 -to addr[2]
set_location_assignment PIN_A12 -to addr[1]
set_location_assignment PIN_C12 -to addr[0]
set_location_assignment PIN_D12 -to data[1]
set_location_assignment PIN_C11 -to data[0]
set_location_assignment PIN_A16 -to first_bit[7]
set_location_assignment PIN_B17 -to first_bit[6]
set_location_assignment PIN_A18 -to first_bit[5]
set_location_assignment PIN_A17 -to first_bit[4]
set_location_assignment PIN_B16 -to first_bit[3]
set_location_assignment PIN_E18 -to first_bit[2]
set_location_assignment PIN_D18 -to first_bit[1]
set_location_assignment PIN_C18 -to first_bit[0]
set_location_assignment PIN_B11 -to out_addr[6]
set_location_assignment PIN_A11 -to out_addr[5]
set_location_assignment PIN_D14 -to out_addr[4]
set_location_assignment PIN_E14 -to out_addr[3]
set_location_assignment PIN_C13 -to out_addr[2]
set_location_assignment PIN_D13 -to out_addr[1]
set_location_assignment PIN_B10 -to out_addr[0]
set_location_assignment PIN_A10 -to out_data[1]
set_location_assignment PIN_A9 -to out_data[0]
set_location_assignment PIN_A8 -to out_write_mode
set_location_assignment PIN_C10 -to write_mode
set_location_assignment PIN_B8 -to switch
set_location_assignment PIN_C14 -to second_bit[0]
set_location_assignment PIN_E15 -to second_bit[1]
set_location_assignment PIN_C15 -to second_bit[2]
set_location_assignment PIN_C16 -to second_bit[3]
set_location_assignment PIN_E16 -to second_bit[4]
set_location_assignment PIN_D17 -to second_bit[5]
set_location_assignment PIN_C17 -to second_bit[6]
set_location_assignment PIN_D15 -to second_bit[7]
set_location_assignment PIN_P11 -to clk
set_global_assignment -name VERILOG_FILE cache_2way.v
set_global_assignment -name VERILOG_FILE old_ram.v
set_global_assignment -name VERILOG_FILE cache_4way.v
set_global_assignment -name VERILOG_FILE 2way_cache_old.v
set_global_assignment -name VERILOG_FILE cache_4way_old.v
set_instance_assignment -name PARTITION_HIERARCHY root_partition -to | -section_id Top