#-----------------------------------------------------------
# Vivado v2024.2 (64-bit)
# SW Build 5239630 on Fri Nov 08 22:35:27 MST 2024
# IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
# SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
# Start of session at: Mon Mar 31 11:23:44 2025
# Process ID         : 6924
# Current directory  : E:/Datum/Computer_Architecture_Project/project_1
# Command line       : vivado.exe -gui_launcher_event rodinguilauncherevent10192 E:\Datum\Computer_Architecture_Project\project_1\project_1.xpr
# Log file           : E:/Datum/Computer_Architecture_Project/project_1/vivado.log
# Journal file       : E:/Datum/Computer_Architecture_Project/project_1\vivado.jou
# Running On         : DESKTOP-QBI20TU
# Platform           : Windows Server 2016 or Windows 10
# Operating System   : 26100
# Processor Detail   : 12th Gen Intel(R) Core(TM) i5-12600K
# CPU Frequency      : 3686 MHz
# CPU Physical cores : 10
# CPU Logical cores  : 16
# Host memory        : 16983 MB
# Swap memory        : 3355 MB
# Total Virtual      : 20339 MB
# Available Virtual  : 10237 MB
#-----------------------------------------------------------
start_gui
open_project E:/Datum/Computer_Architecture_Project/project_1/project_1.xpr
INFO: [filemgmt 56-3] Default IP Output Path : Could not find the directory 'E:/Datum/Computer_Architecture_Project/project_1/project_1.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'E:/Application/VIVADO/Vivado/2024.2/data/ip'.
close [ open E:/Datum/Computer_Architecture_Project/project_1/project_1.srcs/sources_1/new/sign_extend.v w ]
add_files E:/Datum/Computer_Architecture_Project/project_1/project_1.srcs/sources_1/new/sign_extend.v
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open E:/Datum/Computer_Architecture_Project/project_1/project_1.srcs/sim_1/new/sign_extend_tb.v w ]
add_files -fileset sim_1 E:/Datum/Computer_Architecture_Project/project_1/project_1.srcs/sim_1/new/sign_extend_tb.v
set_property top sign_extend_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'sign_extend_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Datum/Computer_Architecture_Project/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'E:/Application/VIVADO/Vivado/2024.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'sign_extend_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'E:/Datum/Computer_Architecture_Project/project_1/project_1.sim/sim_1/behav/xsim/instructions.mem'
INFO: [SIM-utils-43] Exported 'E:/Datum/Computer_Architecture_Project/project_1/project_1.sim/sim_1/behav/xsim/instructions.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Datum/Computer_Architecture_Project/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj sign_extend_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Datum/Computer_Architecture_Project/project_1/project_1.srcs/sources_1/new/sign_extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sign_extend
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Datum/Computer_Architecture_Project/project_1/project_1.srcs/sim_1/new/sign_extend_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sign_extend_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Datum/Computer_Architecture_Project/project_1/project_1.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot sign_extend_tb_behav xil_defaultlib.sign_extend_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2024.2.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: E:/Application/VIVADO/Vivado/2024.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot sign_extend_tb_behav xil_defaultlib.sign_extend_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.sign_extend
Compiling module xil_defaultlib.sign_extend_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot sign_extend_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/Datum/Computer_Architecture_Project/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "sign_extend_tb_behav -key {Behavioral:sim_1:Functional:sign_extend_tb} -tclbatch {sign_extend_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source sign_extend_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Test 1 passed: imm = 0000, extended = 0000
Test 2 passed: imm = 0001, extended = 0001
Test 3 passed: imm = 0111, extended = 0007
Test 4 passed: imm = 1000, extended = fff8
Test 5 passed: imm = 1111, extended = ffff
$finish called at time : 50 ns : File "E:/Datum/Computer_Architecture_Project/project_1/project_1.srcs/sim_1/new/sign_extend_tb.v" Line 67
INFO: [USF-XSim-96] XSim completed. Design snapshot 'sign_extend_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:09 . Memory (MB): peak = 1165.707 ; gain = 3.301
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'sign_extend_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Datum/Computer_Architecture_Project/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'E:/Application/VIVADO/Vivado/2024.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'sign_extend_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'E:/Datum/Computer_Architecture_Project/project_1/project_1.sim/sim_1/behav/xsim/instructions.mem'
INFO: [SIM-utils-43] Exported 'E:/Datum/Computer_Architecture_Project/project_1/project_1.sim/sim_1/behav/xsim/instructions.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Datum/Computer_Architecture_Project/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj sign_extend_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Datum/Computer_Architecture_Project/file/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Datum/Computer_Architecture_Project/file/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Datum/Computer_Architecture_Project/project_1/project_1.srcs/sources_1/new/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Datum/Computer_Architecture_Project/project_1/project_1.srcs/sources_1/new/imem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imem
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Datum/Computer_Architecture_Project/project_1/project_1.srcs/sources_1/new/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Datum/Computer_Architecture_Project/project_1/project_1.srcs/sources_1/new/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Datum/Computer_Architecture_Project/project_1/project_1.srcs/sources_1/new/plus2adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module plus2adder
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Datum/Computer_Architecture_Project/project_1/project_1.srcs/sources_1/new/sl1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sl1
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Datum/Computer_Architecture_Project/project_1/project_1.srcs/sources_1/new/mux_2x1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_2x1
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Datum/Computer_Architecture_Project/project_1/project_1.srcs/sources_1/new/sign_extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sign_extend
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Datum/Computer_Architecture_Project/project_1/project_1.srcs/sim_1/new/alu_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Datum/Computer_Architecture_Project/project_1/project_1.srcs/sim_1/new/pc_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Datum/Computer_Architecture_Project/project_1/project_1.srcs/sim_1/new/imem_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imem_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Datum/Computer_Architecture_Project/project_1/project_1.srcs/sim_1/new/regfile_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Datum/Computer_Architecture_Project/project_1/project_1.srcs/sim_1/new/adder_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Datum/Computer_Architecture_Project/project_1/project_1.srcs/sim_1/new/sl1_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sl1_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Datum/Computer_Architecture_Project/project_1/project_1.srcs/sim_1/new/mux_2x1_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_2x1_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Datum/Computer_Architecture_Project/project_1/project_1.srcs/sim_1/new/sign_extend_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sign_extend_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Datum/Computer_Architecture_Project/project_1/project_1.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot sign_extend_tb_behav xil_defaultlib.sign_extend_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2024.2.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: E:/Application/VIVADO/Vivado/2024.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot sign_extend_tb_behav xil_defaultlib.sign_extend_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.sign_extend
Compiling module xil_defaultlib.sign_extend_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot sign_extend_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/Datum/Computer_Architecture_Project/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "sign_extend_tb_behav -key {Behavioral:sim_1:Functional:sign_extend_tb} -tclbatch {sign_extend_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source sign_extend_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Test 3 passed: imm = 0111, extended = 0007
Test 4 passed: imm = 1000, extended = fff8
$finish called at time : 20 ns : File "E:/Datum/Computer_Architecture_Project/project_1/project_1.srcs/sim_1/new/sign_extend_tb.v" Line 46
INFO: [USF-XSim-96] XSim completed. Design snapshot 'sign_extend_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1188.824 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'sign_extend_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Datum/Computer_Architecture_Project/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'E:/Application/VIVADO/Vivado/2024.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'sign_extend_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'E:/Datum/Computer_Architecture_Project/project_1/project_1.sim/sim_1/behav/xsim/instructions.mem'
INFO: [SIM-utils-43] Exported 'E:/Datum/Computer_Architecture_Project/project_1/project_1.sim/sim_1/behav/xsim/instructions.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Datum/Computer_Architecture_Project/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj sign_extend_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Datum/Computer_Architecture_Project/file/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Datum/Computer_Architecture_Project/file/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Datum/Computer_Architecture_Project/project_1/project_1.srcs/sources_1/new/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Datum/Computer_Architecture_Project/project_1/project_1.srcs/sources_1/new/imem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imem
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Datum/Computer_Architecture_Project/project_1/project_1.srcs/sources_1/new/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Datum/Computer_Architecture_Project/project_1/project_1.srcs/sources_1/new/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Datum/Computer_Architecture_Project/project_1/project_1.srcs/sources_1/new/plus2adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module plus2adder
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Datum/Computer_Architecture_Project/project_1/project_1.srcs/sources_1/new/sl1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sl1
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Datum/Computer_Architecture_Project/project_1/project_1.srcs/sources_1/new/mux_2x1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_2x1
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Datum/Computer_Architecture_Project/project_1/project_1.srcs/sources_1/new/sign_extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sign_extend
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Datum/Computer_Architecture_Project/project_1/project_1.srcs/sim_1/new/alu_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Datum/Computer_Architecture_Project/project_1/project_1.srcs/sim_1/new/pc_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Datum/Computer_Architecture_Project/project_1/project_1.srcs/sim_1/new/imem_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imem_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Datum/Computer_Architecture_Project/project_1/project_1.srcs/sim_1/new/regfile_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Datum/Computer_Architecture_Project/project_1/project_1.srcs/sim_1/new/adder_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Datum/Computer_Architecture_Project/project_1/project_1.srcs/sim_1/new/sl1_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sl1_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Datum/Computer_Architecture_Project/project_1/project_1.srcs/sim_1/new/mux_2x1_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_2x1_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Datum/Computer_Architecture_Project/project_1/project_1.srcs/sim_1/new/sign_extend_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sign_extend_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Datum/Computer_Architecture_Project/project_1/project_1.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot sign_extend_tb_behav xil_defaultlib.sign_extend_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2024.2.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: E:/Application/VIVADO/Vivado/2024.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot sign_extend_tb_behav xil_defaultlib.sign_extend_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.sign_extend
Compiling module xil_defaultlib.sign_extend_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot sign_extend_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/Datum/Computer_Architecture_Project/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "sign_extend_tb_behav -key {Behavioral:sim_1:Functional:sign_extend_tb} -tclbatch {sign_extend_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source sign_extend_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Test 1 passed: imm = 0111, extended = 0007
Test 2 passed: imm = 1000, extended = fff8
$finish called at time : 20 ns : File "E:/Datum/Computer_Architecture_Project/project_1/project_1.srcs/sim_1/new/sign_extend_tb.v" Line 46
INFO: [USF-XSim-96] XSim completed. Design snapshot 'sign_extend_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
close [ open E:/Datum/Computer_Architecture_Project/project_1/project_1.srcs/sources_1/new/dmem.v w ]
add_files E:/Datum/Computer_Architecture_Project/project_1/project_1.srcs/sources_1/new/dmem.v
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open E:/Datum/Computer_Architecture_Project/project_1/project_1.srcs/sim_1/new/dmem_tb.v w ]
add_files -fileset sim_1 E:/Datum/Computer_Architecture_Project/project_1/project_1.srcs/sim_1/new/dmem_tb.v
set_property top dmem_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'dmem_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Datum/Computer_Architecture_Project/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'E:/Application/VIVADO/Vivado/2024.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'dmem_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'E:/Datum/Computer_Architecture_Project/project_1/project_1.sim/sim_1/behav/xsim/instructions.mem'
INFO: [SIM-utils-43] Exported 'E:/Datum/Computer_Architecture_Project/project_1/project_1.sim/sim_1/behav/xsim/instructions.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Datum/Computer_Architecture_Project/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj dmem_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Datum/Computer_Architecture_Project/project_1/project_1.srcs/sources_1/new/dmem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dmem
ERROR: [VRFC 10-8885] declarations are not allowed in an unnamed block [E:/Datum/Computer_Architecture_Project/project_1/project_1.srcs/sources_1/new/dmem.v:37]
ERROR: [VRFC 10-8530] module 'dmem' is ignored due to previous errors [E:/Datum/Computer_Architecture_Project/project_1/project_1.srcs/sources_1/new/dmem.v:23]
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'E:/Datum/Computer_Architecture_Project/project_1/project_1.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'E:/Datum/Computer_Architecture_Project/project_1/project_1.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'dmem_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Datum/Computer_Architecture_Project/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'E:/Application/VIVADO/Vivado/2024.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'dmem_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'E:/Datum/Computer_Architecture_Project/project_1/project_1.sim/sim_1/behav/xsim/instructions.mem'
INFO: [SIM-utils-43] Exported 'E:/Datum/Computer_Architecture_Project/project_1/project_1.sim/sim_1/behav/xsim/instructions.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Datum/Computer_Architecture_Project/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj dmem_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Datum/Computer_Architecture_Project/project_1/project_1.srcs/sources_1/new/dmem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dmem
ERROR: [VRFC 10-8885] declarations are not allowed in an unnamed block [E:/Datum/Computer_Architecture_Project/project_1/project_1.srcs/sources_1/new/dmem.v:37]
ERROR: [VRFC 10-8530] module 'dmem' is ignored due to previous errors [E:/Datum/Computer_Architecture_Project/project_1/project_1.srcs/sources_1/new/dmem.v:23]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'E:/Datum/Computer_Architecture_Project/project_1/project_1.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'E:/Datum/Computer_Architecture_Project/project_1/project_1.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'dmem_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Datum/Computer_Architecture_Project/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'E:/Application/VIVADO/Vivado/2024.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'dmem_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'E:/Datum/Computer_Architecture_Project/project_1/project_1.sim/sim_1/behav/xsim/instructions.mem'
INFO: [SIM-utils-43] Exported 'E:/Datum/Computer_Architecture_Project/project_1/project_1.sim/sim_1/behav/xsim/instructions.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Datum/Computer_Architecture_Project/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj dmem_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Datum/Computer_Architecture_Project/project_1/project_1.srcs/sources_1/new/dmem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dmem
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Datum/Computer_Architecture_Project/project_1/project_1.srcs/sim_1/new/dmem_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dmem_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Datum/Computer_Architecture_Project/project_1/project_1.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot dmem_tb_behav xil_defaultlib.dmem_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2024.2.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: E:/Application/VIVADO/Vivado/2024.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot dmem_tb_behav xil_defaultlib.dmem_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.dmem
Compiling module xil_defaultlib.dmem_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot dmem_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/Datum/Computer_Architecture_Project/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "dmem_tb_behav -key {Behavioral:sim_1:Functional:dmem_tb} -tclbatch {dmem_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source dmem_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Test 1 passed: read_data = 0000
Test 3 passed: read_data = abcd
$finish called at time : 30 ns : File "E:/Datum/Computer_Architecture_Project/project_1/project_1.srcs/sim_1/new/dmem_tb.v" Line 63
INFO: [USF-XSim-96] XSim completed. Design snapshot 'dmem_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1218.137 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close [ open E:/Datum/Computer_Architecture_Project/project_1/project_1.srcs/sources_1/new/control_unit.v w ]
add_files E:/Datum/Computer_Architecture_Project/project_1/project_1.srcs/sources_1/new/control_unit.v
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open E:/Datum/Computer_Architecture_Project/project_1/project_1.srcs/sim_1/new/control_unit_tb.v w ]
add_files -fileset sim_1 E:/Datum/Computer_Architecture_Project/project_1/project_1.srcs/sim_1/new/control_unit_tb.v
set_property top control_unit_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'control_unit_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Datum/Computer_Architecture_Project/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'E:/Application/VIVADO/Vivado/2024.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'control_unit_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'E:/Datum/Computer_Architecture_Project/project_1/project_1.sim/sim_1/behav/xsim/instructions.mem'
INFO: [SIM-utils-43] Exported 'E:/Datum/Computer_Architecture_Project/project_1/project_1.sim/sim_1/behav/xsim/instructions.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Datum/Computer_Architecture_Project/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj control_unit_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Datum/Computer_Architecture_Project/file/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Datum/Computer_Architecture_Project/file/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Datum/Computer_Architecture_Project/project_1/project_1.srcs/sources_1/new/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Datum/Computer_Architecture_Project/project_1/project_1.srcs/sources_1/new/imem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imem
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Datum/Computer_Architecture_Project/project_1/project_1.srcs/sources_1/new/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Datum/Computer_Architecture_Project/project_1/project_1.srcs/sources_1/new/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Datum/Computer_Architecture_Project/project_1/project_1.srcs/sources_1/new/plus2adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module plus2adder
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Datum/Computer_Architecture_Project/project_1/project_1.srcs/sources_1/new/sl1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sl1
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Datum/Computer_Architecture_Project/project_1/project_1.srcs/sources_1/new/mux_2x1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_2x1
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Datum/Computer_Architecture_Project/project_1/project_1.srcs/sources_1/new/sign_extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sign_extend
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Datum/Computer_Architecture_Project/project_1/project_1.srcs/sources_1/new/dmem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dmem
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Datum/Computer_Architecture_Project/project_1/project_1.srcs/sources_1/new/control_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Datum/Computer_Architecture_Project/project_1/project_1.srcs/sim_1/new/alu_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Datum/Computer_Architecture_Project/project_1/project_1.srcs/sim_1/new/pc_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Datum/Computer_Architecture_Project/project_1/project_1.srcs/sim_1/new/imem_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imem_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Datum/Computer_Architecture_Project/project_1/project_1.srcs/sim_1/new/regfile_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Datum/Computer_Architecture_Project/project_1/project_1.srcs/sim_1/new/adder_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Datum/Computer_Architecture_Project/project_1/project_1.srcs/sim_1/new/sl1_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sl1_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Datum/Computer_Architecture_Project/project_1/project_1.srcs/sim_1/new/mux_2x1_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_2x1_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Datum/Computer_Architecture_Project/project_1/project_1.srcs/sim_1/new/sign_extend_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sign_extend_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Datum/Computer_Architecture_Project/project_1/project_1.srcs/sim_1/new/dmem_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dmem_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Datum/Computer_Architecture_Project/project_1/project_1.srcs/sim_1/new/control_unit_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_unit_tb
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Datum/Computer_Architecture_Project/project_1/project_1.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot control_unit_tb_behav xil_defaultlib.control_unit_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2024.2.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: E:/Application/VIVADO/Vivado/2024.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot control_unit_tb_behav xil_defaultlib.control_unit_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.control_unit
Compiling module xil_defaultlib.control_unit_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot control_unit_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/Datum/Computer_Architecture_Project/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "control_unit_tb_behav -key {Behavioral:sim_1:Functional:control_unit_tb} -tclbatch {control_unit_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source control_unit_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Time=0 opcode=0000 func=0000 RegWrite=1 MemtoReg=0 MemRead=0 MemWrite=0 ALUSrc=0 Branch=0 Jump=0 ALUControl=00
Time=10000 opcode=0000 func=0001 RegWrite=1 MemtoReg=0 MemRead=0 MemWrite=0 ALUSrc=0 Branch=0 Jump=0 ALUControl=01
Time=20000 opcode=0000 func=0010 RegWrite=1 MemtoReg=0 MemRead=0 MemWrite=0 ALUSrc=0 Branch=0 Jump=0 ALUControl=10
Time=30000 opcode=0000 func=0011 RegWrite=1 MemtoReg=0 MemRead=0 MemWrite=0 ALUSrc=0 Branch=0 Jump=0 ALUControl=11
Time=40000 opcode=0001 func=xxxx RegWrite=1 MemtoReg=1 MemRead=1 MemWrite=0 ALUSrc=1 Branch=0 Jump=0 ALUControl=00
Time=50000 opcode=0010 func=xxxx RegWrite=0 MemtoReg=0 MemRead=0 MemWrite=1 ALUSrc=1 Branch=0 Jump=0 ALUControl=00
Time=60000 opcode=0011 func=xxxx RegWrite=1 MemtoReg=0 MemRead=0 MemWrite=0 ALUSrc=1 Branch=0 Jump=0 ALUControl=00
Time=70000 opcode=0100 func=xxxx RegWrite=0 MemtoReg=0 MemRead=0 MemWrite=0 ALUSrc=0 Branch=1 Jump=0 ALUControl=01
Time=80000 opcode=0101 func=xxxx RegWrite=0 MemtoReg=0 MemRead=0 MemWrite=0 ALUSrc=0 Branch=1 Jump=0 ALUControl=01
Time=90000 opcode=0110 func=xxxx RegWrite=0 MemtoReg=0 MemRead=0 MemWrite=0 ALUSrc=0 Branch=0 Jump=1 ALUControl=00
Time=100000 opcode=1111 func=xxxx RegWrite=0 MemtoReg=0 MemRead=0 MemWrite=0 ALUSrc=0 Branch=0 Jump=0 ALUControl=00
$finish called at time : 110 ns : File "E:/Datum/Computer_Architecture_Project/project_1/project_1.srcs/sim_1/new/control_unit_tb.v" Line 79
INFO: [USF-XSim-96] XSim completed. Design snapshot 'control_unit_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 1231.703 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Mon Mar 31 22:49:31 2025...
