Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Fri Oct 28 11:41:40 2022
| Host         : CEAT-ENDV350-03 running 64-bit major release  (build 9200)
| Command      : report_timing -file route_report_timing_0.rpt -rpx route_report_timing_0.rpx
| Design       : top_demo
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
----------------------------------------------------------------------------------------------

Timing Report

Slack:                    inf
  Source:                 sw[1]
                            (input port)
  Destination:            sseg_cb
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.098ns  (logic 5.065ns (31.461%)  route 11.034ns (68.538%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U5                                                0.000     0.000 r  sw[1] (IN)
                         net (fo=0)                   0.000     0.000    sw[1]
    U5                   IBUF (Prop_ibuf_I_O)         1.432     1.432 r  sw_IBUF[1]_inst/O
                         net (fo=7, routed)           6.880     8.311    driver/sw_IBUF[1]
    SLICE_X113Y77        LUT5 (Prop_lut5_I2_O)        0.124     8.435 r  driver/sseg_cb_OBUF_inst_i_1/O
                         net (fo=1, routed)           4.154    12.589    sseg_cb_OBUF
    H17                  OBUF (Prop_obuf_I_O)         3.509    16.098 r  sseg_cb_OBUF_inst/O
                         net (fo=0)                   0.000    16.098    sseg_cb
    H17                                                               r  sseg_cb (OUT)
  -------------------------------------------------------------------    -------------------




