/*
 * Copyright (c) 2009-2016 ARM Limited. All rights reserved.
 * 
 * SPDX-License-Identifier: Apache-2.0
 * 
 * Licensed under the Apache License, Version 2.0 (the License); you may
 * not use this file except in compliance with the License.
 * You may obtain a copy of the License at
 * 
 * http://www.apache.org/licenses/LICENSE-2.0
 * 
 * Unless required by applicable law or agreed to in writing, software
 * distributed under the License is distributed on an AS IS BASIS, WITHOUT
 * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
 * See the License for the specific language governing permissions and
 * limitations under the License.
 *
 * @file     STM32F411xx.sfd
 * @brief    CMSIS-SVD SFD File
 * @version  1.0
 * @date     08. August 2017
 * @note     Generated by SVDConv V3.3.9 on Tuesday, 08.08.2017 15:03:05
 *           from File 'STM32F411xx.svd',
 *           last modified on Wednesday, 27.05.2015 08:44:10
 */




// --------------------------  Register Item Address: ADC_Common_CSR  -----------------------------
// SVD Line: 34

unsigned int ADC_Common_CSR __AT (0x40012300);



// -----------------------------  Field Item: ADC_Common_CSR_OVR3  --------------------------------
// SVD Line: 43

//  <item> SFDITEM_FIELD__ADC_Common_CSR_OVR3
//    <name> OVR3 </name>
//    <r> 
//    <i> [Bit 21] RO (@ 0x40012300) Overrun flag of ADC3 </i>
//    <check> 
//      <loc> ( (unsigned int) ADC_Common_CSR ) </loc>
//      <o.21..21> OVR3
//    </check>
//  </item>
//  


// ----------------------------  Field Item: ADC_Common_CSR_STRT3  --------------------------------
// SVD Line: 49

//  <item> SFDITEM_FIELD__ADC_Common_CSR_STRT3
//    <name> STRT3 </name>
//    <r> 
//    <i> [Bit 20] RO (@ 0x40012300) Regular channel Start flag of ADC  3 </i>
//    <check> 
//      <loc> ( (unsigned int) ADC_Common_CSR ) </loc>
//      <o.20..20> STRT3
//    </check>
//  </item>
//  


// ----------------------------  Field Item: ADC_Common_CSR_JSTRT3  -------------------------------
// SVD Line: 56

//  <item> SFDITEM_FIELD__ADC_Common_CSR_JSTRT3
//    <name> JSTRT3 </name>
//    <r> 
//    <i> [Bit 19] RO (@ 0x40012300) Injected channel Start flag of ADC  3 </i>
//    <check> 
//      <loc> ( (unsigned int) ADC_Common_CSR ) </loc>
//      <o.19..19> JSTRT3
//    </check>
//  </item>
//  


// ----------------------------  Field Item: ADC_Common_CSR_JEOC3  --------------------------------
// SVD Line: 63

//  <item> SFDITEM_FIELD__ADC_Common_CSR_JEOC3
//    <name> JEOC3 </name>
//    <r> 
//    <i> [Bit 18] RO (@ 0x40012300) Injected channel end of conversion of  ADC 3 </i>
//    <check> 
//      <loc> ( (unsigned int) ADC_Common_CSR ) </loc>
//      <o.18..18> JEOC3
//    </check>
//  </item>
//  


// -----------------------------  Field Item: ADC_Common_CSR_EOC3  --------------------------------
// SVD Line: 70

//  <item> SFDITEM_FIELD__ADC_Common_CSR_EOC3
//    <name> EOC3 </name>
//    <r> 
//    <i> [Bit 17] RO (@ 0x40012300) End of conversion of ADC 3 </i>
//    <check> 
//      <loc> ( (unsigned int) ADC_Common_CSR ) </loc>
//      <o.17..17> EOC3
//    </check>
//  </item>
//  


// -----------------------------  Field Item: ADC_Common_CSR_AWD3  --------------------------------
// SVD Line: 76

//  <item> SFDITEM_FIELD__ADC_Common_CSR_AWD3
//    <name> AWD3 </name>
//    <r> 
//    <i> [Bit 16] RO (@ 0x40012300) Analog watchdog flag of ADC  3 </i>
//    <check> 
//      <loc> ( (unsigned int) ADC_Common_CSR ) </loc>
//      <o.16..16> AWD3
//    </check>
//  </item>
//  


// -----------------------------  Field Item: ADC_Common_CSR_OVR2  --------------------------------
// SVD Line: 83

//  <item> SFDITEM_FIELD__ADC_Common_CSR_OVR2
//    <name> OVR2 </name>
//    <r> 
//    <i> [Bit 13] RO (@ 0x40012300) Overrun flag of ADC 2 </i>
//    <check> 
//      <loc> ( (unsigned int) ADC_Common_CSR ) </loc>
//      <o.13..13> OVR2
//    </check>
//  </item>
//  


// ----------------------------  Field Item: ADC_Common_CSR_STRT2  --------------------------------
// SVD Line: 89

//  <item> SFDITEM_FIELD__ADC_Common_CSR_STRT2
//    <name> STRT2 </name>
//    <r> 
//    <i> [Bit 12] RO (@ 0x40012300) Regular channel Start flag of ADC  2 </i>
//    <check> 
//      <loc> ( (unsigned int) ADC_Common_CSR ) </loc>
//      <o.12..12> STRT2
//    </check>
//  </item>
//  


// ----------------------------  Field Item: ADC_Common_CSR_JSTRT2  -------------------------------
// SVD Line: 96

//  <item> SFDITEM_FIELD__ADC_Common_CSR_JSTRT2
//    <name> JSTRT2 </name>
//    <r> 
//    <i> [Bit 11] RO (@ 0x40012300) Injected channel Start flag of ADC  2 </i>
//    <check> 
//      <loc> ( (unsigned int) ADC_Common_CSR ) </loc>
//      <o.11..11> JSTRT2
//    </check>
//  </item>
//  


// ----------------------------  Field Item: ADC_Common_CSR_JEOC2  --------------------------------
// SVD Line: 103

//  <item> SFDITEM_FIELD__ADC_Common_CSR_JEOC2
//    <name> JEOC2 </name>
//    <r> 
//    <i> [Bit 10] RO (@ 0x40012300) Injected channel end of conversion of  ADC 2 </i>
//    <check> 
//      <loc> ( (unsigned int) ADC_Common_CSR ) </loc>
//      <o.10..10> JEOC2
//    </check>
//  </item>
//  


// -----------------------------  Field Item: ADC_Common_CSR_EOC2  --------------------------------
// SVD Line: 110

//  <item> SFDITEM_FIELD__ADC_Common_CSR_EOC2
//    <name> EOC2 </name>
//    <r> 
//    <i> [Bit 9] RO (@ 0x40012300) End of conversion of ADC 2 </i>
//    <check> 
//      <loc> ( (unsigned int) ADC_Common_CSR ) </loc>
//      <o.9..9> EOC2
//    </check>
//  </item>
//  


// -----------------------------  Field Item: ADC_Common_CSR_AWD2  --------------------------------
// SVD Line: 116

//  <item> SFDITEM_FIELD__ADC_Common_CSR_AWD2
//    <name> AWD2 </name>
//    <r> 
//    <i> [Bit 8] RO (@ 0x40012300) Analog watchdog flag of ADC  2 </i>
//    <check> 
//      <loc> ( (unsigned int) ADC_Common_CSR ) </loc>
//      <o.8..8> AWD2
//    </check>
//  </item>
//  


// -----------------------------  Field Item: ADC_Common_CSR_OVR1  --------------------------------
// SVD Line: 123

//  <item> SFDITEM_FIELD__ADC_Common_CSR_OVR1
//    <name> OVR1 </name>
//    <r> 
//    <i> [Bit 5] RO (@ 0x40012300) Overrun flag of ADC 1 </i>
//    <check> 
//      <loc> ( (unsigned int) ADC_Common_CSR ) </loc>
//      <o.5..5> OVR1
//    </check>
//  </item>
//  


// ----------------------------  Field Item: ADC_Common_CSR_STRT1  --------------------------------
// SVD Line: 129

//  <item> SFDITEM_FIELD__ADC_Common_CSR_STRT1
//    <name> STRT1 </name>
//    <r> 
//    <i> [Bit 4] RO (@ 0x40012300) Regular channel Start flag of ADC  1 </i>
//    <check> 
//      <loc> ( (unsigned int) ADC_Common_CSR ) </loc>
//      <o.4..4> STRT1
//    </check>
//  </item>
//  


// ----------------------------  Field Item: ADC_Common_CSR_JSTRT1  -------------------------------
// SVD Line: 136

//  <item> SFDITEM_FIELD__ADC_Common_CSR_JSTRT1
//    <name> JSTRT1 </name>
//    <r> 
//    <i> [Bit 3] RO (@ 0x40012300) Injected channel Start flag of ADC  1 </i>
//    <check> 
//      <loc> ( (unsigned int) ADC_Common_CSR ) </loc>
//      <o.3..3> JSTRT1
//    </check>
//  </item>
//  


// ----------------------------  Field Item: ADC_Common_CSR_JEOC1  --------------------------------
// SVD Line: 143

//  <item> SFDITEM_FIELD__ADC_Common_CSR_JEOC1
//    <name> JEOC1 </name>
//    <r> 
//    <i> [Bit 2] RO (@ 0x40012300) Injected channel end of conversion of  ADC 1 </i>
//    <check> 
//      <loc> ( (unsigned int) ADC_Common_CSR ) </loc>
//      <o.2..2> JEOC1
//    </check>
//  </item>
//  


// -----------------------------  Field Item: ADC_Common_CSR_EOC1  --------------------------------
// SVD Line: 150

//  <item> SFDITEM_FIELD__ADC_Common_CSR_EOC1
//    <name> EOC1 </name>
//    <r> 
//    <i> [Bit 1] RO (@ 0x40012300) End of conversion of ADC 1 </i>
//    <check> 
//      <loc> ( (unsigned int) ADC_Common_CSR ) </loc>
//      <o.1..1> EOC1
//    </check>
//  </item>
//  


// -----------------------------  Field Item: ADC_Common_CSR_AWD1  --------------------------------
// SVD Line: 156

//  <item> SFDITEM_FIELD__ADC_Common_CSR_AWD1
//    <name> AWD1 </name>
//    <r> 
//    <i> [Bit 0] RO (@ 0x40012300) Analog watchdog flag of ADC  1 </i>
//    <check> 
//      <loc> ( (unsigned int) ADC_Common_CSR ) </loc>
//      <o.0..0> AWD1
//    </check>
//  </item>
//  


// -----------------------------  Register RTree: ADC_Common_CSR  ---------------------------------
// SVD Line: 34

//  <rtree> SFDITEM_REG__ADC_Common_CSR
//    <name> CSR </name>
//    <r> 
//    <i> [Bits 31..0] RO (@ 0x40012300) ADC Common status register </i>
//    <loc> ( (unsigned int)((ADC_Common_CSR >> 0) & 0xFFFFFFFF) ) </loc>
//    <item> SFDITEM_FIELD__ADC_Common_CSR_OVR3 </item>
//    <item> SFDITEM_FIELD__ADC_Common_CSR_STRT3 </item>
//    <item> SFDITEM_FIELD__ADC_Common_CSR_JSTRT3 </item>
//    <item> SFDITEM_FIELD__ADC_Common_CSR_JEOC3 </item>
//    <item> SFDITEM_FIELD__ADC_Common_CSR_EOC3 </item>
//    <item> SFDITEM_FIELD__ADC_Common_CSR_AWD3 </item>
//    <item> SFDITEM_FIELD__ADC_Common_CSR_OVR2 </item>
//    <item> SFDITEM_FIELD__ADC_Common_CSR_STRT2 </item>
//    <item> SFDITEM_FIELD__ADC_Common_CSR_JSTRT2 </item>
//    <item> SFDITEM_FIELD__ADC_Common_CSR_JEOC2 </item>
//    <item> SFDITEM_FIELD__ADC_Common_CSR_EOC2 </item>
//    <item> SFDITEM_FIELD__ADC_Common_CSR_AWD2 </item>
//    <item> SFDITEM_FIELD__ADC_Common_CSR_OVR1 </item>
//    <item> SFDITEM_FIELD__ADC_Common_CSR_STRT1 </item>
//    <item> SFDITEM_FIELD__ADC_Common_CSR_JSTRT1 </item>
//    <item> SFDITEM_FIELD__ADC_Common_CSR_JEOC1 </item>
//    <item> SFDITEM_FIELD__ADC_Common_CSR_EOC1 </item>
//    <item> SFDITEM_FIELD__ADC_Common_CSR_AWD1 </item>
//  </rtree>
//  


// --------------------------  Register Item Address: ADC_Common_CCR  -----------------------------
// SVD Line: 165

unsigned int ADC_Common_CCR __AT (0x40012304);



// ---------------------------  Field Item: ADC_Common_CCR_TSVREFE  -------------------------------
// SVD Line: 174

//  <item> SFDITEM_FIELD__ADC_Common_CCR_TSVREFE
//    <name> TSVREFE </name>
//    <rw> 
//    <i> [Bit 23] RW (@ 0x40012304) Temperature sensor and VREFINT  enable </i>
//    <check> 
//      <loc> ( (unsigned int) ADC_Common_CCR ) </loc>
//      <o.23..23> TSVREFE
//    </check>
//  </item>
//  


// ----------------------------  Field Item: ADC_Common_CCR_VBATE  --------------------------------
// SVD Line: 181

//  <item> SFDITEM_FIELD__ADC_Common_CCR_VBATE
//    <name> VBATE </name>
//    <rw> 
//    <i> [Bit 22] RW (@ 0x40012304) VBAT enable </i>
//    <check> 
//      <loc> ( (unsigned int) ADC_Common_CCR ) </loc>
//      <o.22..22> VBATE
//    </check>
//  </item>
//  


// ----------------------------  Field Item: ADC_Common_CCR_ADCPRE  -------------------------------
// SVD Line: 187

//  <item> SFDITEM_FIELD__ADC_Common_CCR_ADCPRE
//    <name> ADCPRE </name>
//    <rw> 
//    <i> [Bits 17..16] RW (@ 0x40012304) ADC prescaler </i>
//    <edit> 
//      <loc> ( (unsigned char)((ADC_Common_CCR >> 16) & 0x3), ((ADC_Common_CCR = (ADC_Common_CCR & ~(0x3UL << 16 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 16 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: ADC_Common_CCR_DMA  ---------------------------------
// SVD Line: 193

//  <item> SFDITEM_FIELD__ADC_Common_CCR_DMA
//    <name> DMA </name>
//    <rw> 
//    <i> [Bits 15..14] RW (@ 0x40012304) Direct memory access mode for multi ADC  mode </i>
//    <edit> 
//      <loc> ( (unsigned char)((ADC_Common_CCR >> 14) & 0x3), ((ADC_Common_CCR = (ADC_Common_CCR & ~(0x3UL << 14 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 14 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: ADC_Common_CCR_DDS  ---------------------------------
// SVD Line: 200

//  <item> SFDITEM_FIELD__ADC_Common_CCR_DDS
//    <name> DDS </name>
//    <rw> 
//    <i> [Bit 13] RW (@ 0x40012304) DMA disable selection for multi-ADC  mode </i>
//    <check> 
//      <loc> ( (unsigned int) ADC_Common_CCR ) </loc>
//      <o.13..13> DDS
//    </check>
//  </item>
//  


// ----------------------------  Field Item: ADC_Common_CCR_DELAY  --------------------------------
// SVD Line: 207

//  <item> SFDITEM_FIELD__ADC_Common_CCR_DELAY
//    <name> DELAY </name>
//    <rw> 
//    <i> [Bits 11..8] RW (@ 0x40012304) Delay between 2 sampling  phases </i>
//    <edit> 
//      <loc> ( (unsigned char)((ADC_Common_CCR >> 8) & 0xF), ((ADC_Common_CCR = (ADC_Common_CCR & ~(0xFUL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Register RTree: ADC_Common_CCR  ---------------------------------
// SVD Line: 165

//  <rtree> SFDITEM_REG__ADC_Common_CCR
//    <name> CCR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40012304) ADC common control register </i>
//    <loc> ( (unsigned int)((ADC_Common_CCR >> 0) & 0xFFFFFFFF), ((ADC_Common_CCR = (ADC_Common_CCR & ~(0xC3EF00UL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xC3EF00) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__ADC_Common_CCR_TSVREFE </item>
//    <item> SFDITEM_FIELD__ADC_Common_CCR_VBATE </item>
//    <item> SFDITEM_FIELD__ADC_Common_CCR_ADCPRE </item>
//    <item> SFDITEM_FIELD__ADC_Common_CCR_DMA </item>
//    <item> SFDITEM_FIELD__ADC_Common_CCR_DDS </item>
//    <item> SFDITEM_FIELD__ADC_Common_CCR_DELAY </item>
//  </rtree>
//  


// -------------------------------  Peripheral View: ADC_Common  ----------------------------------
// SVD Line: 18

//  <view> ADC_Common
//    <name> ADC_Common </name>
//    <item> SFDITEM_REG__ADC_Common_CSR </item>
//    <item> SFDITEM_REG__ADC_Common_CCR </item>
//  </view>
//  


// -----------------------------  Register Item Address: ADC1_SR  ---------------------------------
// SVD Line: 234

unsigned int ADC1_SR __AT (0x40012000);



// ---------------------------------  Field Item: ADC1_SR_OVR  ------------------------------------
// SVD Line: 243

//  <item> SFDITEM_FIELD__ADC1_SR_OVR
//    <name> OVR </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x40012000) Overrun </i>
//    <check> 
//      <loc> ( (unsigned int) ADC1_SR ) </loc>
//      <o.5..5> OVR
//    </check>
//  </item>
//  


// --------------------------------  Field Item: ADC1_SR_STRT  ------------------------------------
// SVD Line: 249

//  <item> SFDITEM_FIELD__ADC1_SR_STRT
//    <name> STRT </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x40012000) Regular channel start flag </i>
//    <check> 
//      <loc> ( (unsigned int) ADC1_SR ) </loc>
//      <o.4..4> STRT
//    </check>
//  </item>
//  


// --------------------------------  Field Item: ADC1_SR_JSTRT  -----------------------------------
// SVD Line: 255

//  <item> SFDITEM_FIELD__ADC1_SR_JSTRT
//    <name> JSTRT </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x40012000) Injected channel start  flag </i>
//    <check> 
//      <loc> ( (unsigned int) ADC1_SR ) </loc>
//      <o.3..3> JSTRT
//    </check>
//  </item>
//  


// --------------------------------  Field Item: ADC1_SR_JEOC  ------------------------------------
// SVD Line: 262

//  <item> SFDITEM_FIELD__ADC1_SR_JEOC
//    <name> JEOC </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x40012000) Injected channel end of  conversion </i>
//    <check> 
//      <loc> ( (unsigned int) ADC1_SR ) </loc>
//      <o.2..2> JEOC
//    </check>
//  </item>
//  


// ---------------------------------  Field Item: ADC1_SR_EOC  ------------------------------------
// SVD Line: 269

//  <item> SFDITEM_FIELD__ADC1_SR_EOC
//    <name> EOC </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x40012000) Regular channel end of  conversion </i>
//    <check> 
//      <loc> ( (unsigned int) ADC1_SR ) </loc>
//      <o.1..1> EOC
//    </check>
//  </item>
//  


// ---------------------------------  Field Item: ADC1_SR_AWD  ------------------------------------
// SVD Line: 276

//  <item> SFDITEM_FIELD__ADC1_SR_AWD
//    <name> AWD </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40012000) Analog watchdog flag </i>
//    <check> 
//      <loc> ( (unsigned int) ADC1_SR ) </loc>
//      <o.0..0> AWD
//    </check>
//  </item>
//  


// ---------------------------------  Register RTree: ADC1_SR  ------------------------------------
// SVD Line: 234

//  <rtree> SFDITEM_REG__ADC1_SR
//    <name> SR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40012000) status register </i>
//    <loc> ( (unsigned int)((ADC1_SR >> 0) & 0xFFFFFFFF), ((ADC1_SR = (ADC1_SR & ~(0x3FUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x3F) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__ADC1_SR_OVR </item>
//    <item> SFDITEM_FIELD__ADC1_SR_STRT </item>
//    <item> SFDITEM_FIELD__ADC1_SR_JSTRT </item>
//    <item> SFDITEM_FIELD__ADC1_SR_JEOC </item>
//    <item> SFDITEM_FIELD__ADC1_SR_EOC </item>
//    <item> SFDITEM_FIELD__ADC1_SR_AWD </item>
//  </rtree>
//  


// -----------------------------  Register Item Address: ADC1_CR1  --------------------------------
// SVD Line: 284

unsigned int ADC1_CR1 __AT (0x40012004);



// -------------------------------  Field Item: ADC1_CR1_OVRIE  -----------------------------------
// SVD Line: 293

//  <item> SFDITEM_FIELD__ADC1_CR1_OVRIE
//    <name> OVRIE </name>
//    <rw> 
//    <i> [Bit 26] RW (@ 0x40012004) Overrun interrupt enable </i>
//    <check> 
//      <loc> ( (unsigned int) ADC1_CR1 ) </loc>
//      <o.26..26> OVRIE
//    </check>
//  </item>
//  


// --------------------------------  Field Item: ADC1_CR1_RES  ------------------------------------
// SVD Line: 299

//  <item> SFDITEM_FIELD__ADC1_CR1_RES
//    <name> RES </name>
//    <rw> 
//    <i> [Bits 25..24] RW (@ 0x40012004) Resolution </i>
//    <edit> 
//      <loc> ( (unsigned char)((ADC1_CR1 >> 24) & 0x3), ((ADC1_CR1 = (ADC1_CR1 & ~(0x3UL << 24 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 24 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Field Item: ADC1_CR1_AWDEN  -----------------------------------
// SVD Line: 305

//  <item> SFDITEM_FIELD__ADC1_CR1_AWDEN
//    <name> AWDEN </name>
//    <rw> 
//    <i> [Bit 23] RW (@ 0x40012004) Analog watchdog enable on regular  channels </i>
//    <check> 
//      <loc> ( (unsigned int) ADC1_CR1 ) </loc>
//      <o.23..23> AWDEN
//    </check>
//  </item>
//  


// -------------------------------  Field Item: ADC1_CR1_JAWDEN  ----------------------------------
// SVD Line: 312

//  <item> SFDITEM_FIELD__ADC1_CR1_JAWDEN
//    <name> JAWDEN </name>
//    <rw> 
//    <i> [Bit 22] RW (@ 0x40012004) Analog watchdog enable on injected  channels </i>
//    <check> 
//      <loc> ( (unsigned int) ADC1_CR1 ) </loc>
//      <o.22..22> JAWDEN
//    </check>
//  </item>
//  


// ------------------------------  Field Item: ADC1_CR1_DISCNUM  ----------------------------------
// SVD Line: 319

//  <item> SFDITEM_FIELD__ADC1_CR1_DISCNUM
//    <name> DISCNUM </name>
//    <rw> 
//    <i> [Bits 15..13] RW (@ 0x40012004) Discontinuous mode channel  count </i>
//    <edit> 
//      <loc> ( (unsigned char)((ADC1_CR1 >> 13) & 0x7), ((ADC1_CR1 = (ADC1_CR1 & ~(0x7UL << 13 )) | ((unsigned long)(Gui_u8:GuiVal & 0x7) << 13 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: ADC1_CR1_JDISCEN  ----------------------------------
// SVD Line: 326

//  <item> SFDITEM_FIELD__ADC1_CR1_JDISCEN
//    <name> JDISCEN </name>
//    <rw> 
//    <i> [Bit 12] RW (@ 0x40012004) Discontinuous mode on injected  channels </i>
//    <check> 
//      <loc> ( (unsigned int) ADC1_CR1 ) </loc>
//      <o.12..12> JDISCEN
//    </check>
//  </item>
//  


// -------------------------------  Field Item: ADC1_CR1_DISCEN  ----------------------------------
// SVD Line: 333

//  <item> SFDITEM_FIELD__ADC1_CR1_DISCEN
//    <name> DISCEN </name>
//    <rw> 
//    <i> [Bit 11] RW (@ 0x40012004) Discontinuous mode on regular  channels </i>
//    <check> 
//      <loc> ( (unsigned int) ADC1_CR1 ) </loc>
//      <o.11..11> DISCEN
//    </check>
//  </item>
//  


// -------------------------------  Field Item: ADC1_CR1_JAUTO  -----------------------------------
// SVD Line: 340

//  <item> SFDITEM_FIELD__ADC1_CR1_JAUTO
//    <name> JAUTO </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x40012004) Automatic injected group  conversion </i>
//    <check> 
//      <loc> ( (unsigned int) ADC1_CR1 ) </loc>
//      <o.10..10> JAUTO
//    </check>
//  </item>
//  


// -------------------------------  Field Item: ADC1_CR1_AWDSGL  ----------------------------------
// SVD Line: 347

//  <item> SFDITEM_FIELD__ADC1_CR1_AWDSGL
//    <name> AWDSGL </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x40012004) Enable the watchdog on a single channel  in scan mode </i>
//    <check> 
//      <loc> ( (unsigned int) ADC1_CR1 ) </loc>
//      <o.9..9> AWDSGL
//    </check>
//  </item>
//  


// --------------------------------  Field Item: ADC1_CR1_SCAN  -----------------------------------
// SVD Line: 354

//  <item> SFDITEM_FIELD__ADC1_CR1_SCAN
//    <name> SCAN </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x40012004) Scan mode </i>
//    <check> 
//      <loc> ( (unsigned int) ADC1_CR1 ) </loc>
//      <o.8..8> SCAN
//    </check>
//  </item>
//  


// -------------------------------  Field Item: ADC1_CR1_JEOCIE  ----------------------------------
// SVD Line: 360

//  <item> SFDITEM_FIELD__ADC1_CR1_JEOCIE
//    <name> JEOCIE </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x40012004) Interrupt enable for injected  channels </i>
//    <check> 
//      <loc> ( (unsigned int) ADC1_CR1 ) </loc>
//      <o.7..7> JEOCIE
//    </check>
//  </item>
//  


// -------------------------------  Field Item: ADC1_CR1_AWDIE  -----------------------------------
// SVD Line: 367

//  <item> SFDITEM_FIELD__ADC1_CR1_AWDIE
//    <name> AWDIE </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x40012004) Analog watchdog interrupt  enable </i>
//    <check> 
//      <loc> ( (unsigned int) ADC1_CR1 ) </loc>
//      <o.6..6> AWDIE
//    </check>
//  </item>
//  


// -------------------------------  Field Item: ADC1_CR1_EOCIE  -----------------------------------
// SVD Line: 374

//  <item> SFDITEM_FIELD__ADC1_CR1_EOCIE
//    <name> EOCIE </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x40012004) Interrupt enable for EOC </i>
//    <check> 
//      <loc> ( (unsigned int) ADC1_CR1 ) </loc>
//      <o.5..5> EOCIE
//    </check>
//  </item>
//  


// -------------------------------  Field Item: ADC1_CR1_AWDCH  -----------------------------------
// SVD Line: 380

//  <item> SFDITEM_FIELD__ADC1_CR1_AWDCH
//    <name> AWDCH </name>
//    <rw> 
//    <i> [Bits 4..0] RW (@ 0x40012004) Analog watchdog channel select  bits </i>
//    <edit> 
//      <loc> ( (unsigned char)((ADC1_CR1 >> 0) & 0x1F), ((ADC1_CR1 = (ADC1_CR1 & ~(0x1FUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0x1F) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Register RTree: ADC1_CR1  ------------------------------------
// SVD Line: 284

//  <rtree> SFDITEM_REG__ADC1_CR1
//    <name> CR1 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40012004) control register 1 </i>
//    <loc> ( (unsigned int)((ADC1_CR1 >> 0) & 0xFFFFFFFF), ((ADC1_CR1 = (ADC1_CR1 & ~(0x7C0FFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x7C0FFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__ADC1_CR1_OVRIE </item>
//    <item> SFDITEM_FIELD__ADC1_CR1_RES </item>
//    <item> SFDITEM_FIELD__ADC1_CR1_AWDEN </item>
//    <item> SFDITEM_FIELD__ADC1_CR1_JAWDEN </item>
//    <item> SFDITEM_FIELD__ADC1_CR1_DISCNUM </item>
//    <item> SFDITEM_FIELD__ADC1_CR1_JDISCEN </item>
//    <item> SFDITEM_FIELD__ADC1_CR1_DISCEN </item>
//    <item> SFDITEM_FIELD__ADC1_CR1_JAUTO </item>
//    <item> SFDITEM_FIELD__ADC1_CR1_AWDSGL </item>
//    <item> SFDITEM_FIELD__ADC1_CR1_SCAN </item>
//    <item> SFDITEM_FIELD__ADC1_CR1_JEOCIE </item>
//    <item> SFDITEM_FIELD__ADC1_CR1_AWDIE </item>
//    <item> SFDITEM_FIELD__ADC1_CR1_EOCIE </item>
//    <item> SFDITEM_FIELD__ADC1_CR1_AWDCH </item>
//  </rtree>
//  


// -----------------------------  Register Item Address: ADC1_CR2  --------------------------------
// SVD Line: 389

unsigned int ADC1_CR2 __AT (0x40012008);



// ------------------------------  Field Item: ADC1_CR2_SWSTART  ----------------------------------
// SVD Line: 398

//  <item> SFDITEM_FIELD__ADC1_CR2_SWSTART
//    <name> SWSTART </name>
//    <rw> 
//    <i> [Bit 30] RW (@ 0x40012008) Start conversion of regular  channels </i>
//    <check> 
//      <loc> ( (unsigned int) ADC1_CR2 ) </loc>
//      <o.30..30> SWSTART
//    </check>
//  </item>
//  


// -------------------------------  Field Item: ADC1_CR2_EXTEN  -----------------------------------
// SVD Line: 405

//  <item> SFDITEM_FIELD__ADC1_CR2_EXTEN
//    <name> EXTEN </name>
//    <rw> 
//    <i> [Bits 29..28] RW (@ 0x40012008) External trigger enable for regular  channels </i>
//    <edit> 
//      <loc> ( (unsigned char)((ADC1_CR2 >> 28) & 0x3), ((ADC1_CR2 = (ADC1_CR2 & ~(0x3UL << 28 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 28 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Field Item: ADC1_CR2_EXTSEL  ----------------------------------
// SVD Line: 412

//  <item> SFDITEM_FIELD__ADC1_CR2_EXTSEL
//    <name> EXTSEL </name>
//    <rw> 
//    <i> [Bits 27..24] RW (@ 0x40012008) External event select for regular  group </i>
//    <edit> 
//      <loc> ( (unsigned char)((ADC1_CR2 >> 24) & 0xF), ((ADC1_CR2 = (ADC1_CR2 & ~(0xFUL << 24 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 24 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: ADC1_CR2_JSWSTART  ---------------------------------
// SVD Line: 419

//  <item> SFDITEM_FIELD__ADC1_CR2_JSWSTART
//    <name> JSWSTART </name>
//    <rw> 
//    <i> [Bit 22] RW (@ 0x40012008) Start conversion of injected  channels </i>
//    <check> 
//      <loc> ( (unsigned int) ADC1_CR2 ) </loc>
//      <o.22..22> JSWSTART
//    </check>
//  </item>
//  


// -------------------------------  Field Item: ADC1_CR2_JEXTEN  ----------------------------------
// SVD Line: 426

//  <item> SFDITEM_FIELD__ADC1_CR2_JEXTEN
//    <name> JEXTEN </name>
//    <rw> 
//    <i> [Bits 21..20] RW (@ 0x40012008) External trigger enable for injected  channels </i>
//    <edit> 
//      <loc> ( (unsigned char)((ADC1_CR2 >> 20) & 0x3), ((ADC1_CR2 = (ADC1_CR2 & ~(0x3UL << 20 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 20 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: ADC1_CR2_JEXTSEL  ----------------------------------
// SVD Line: 433

//  <item> SFDITEM_FIELD__ADC1_CR2_JEXTSEL
//    <name> JEXTSEL </name>
//    <rw> 
//    <i> [Bits 19..16] RW (@ 0x40012008) External event select for injected  group </i>
//    <edit> 
//      <loc> ( (unsigned char)((ADC1_CR2 >> 16) & 0xF), ((ADC1_CR2 = (ADC1_CR2 & ~(0xFUL << 16 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 16 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Field Item: ADC1_CR2_ALIGN  -----------------------------------
// SVD Line: 440

//  <item> SFDITEM_FIELD__ADC1_CR2_ALIGN
//    <name> ALIGN </name>
//    <rw> 
//    <i> [Bit 11] RW (@ 0x40012008) Data alignment </i>
//    <check> 
//      <loc> ( (unsigned int) ADC1_CR2 ) </loc>
//      <o.11..11> ALIGN
//    </check>
//  </item>
//  


// --------------------------------  Field Item: ADC1_CR2_EOCS  -----------------------------------
// SVD Line: 446

//  <item> SFDITEM_FIELD__ADC1_CR2_EOCS
//    <name> EOCS </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x40012008) End of conversion  selection </i>
//    <check> 
//      <loc> ( (unsigned int) ADC1_CR2 ) </loc>
//      <o.10..10> EOCS
//    </check>
//  </item>
//  


// --------------------------------  Field Item: ADC1_CR2_DDS  ------------------------------------
// SVD Line: 453

//  <item> SFDITEM_FIELD__ADC1_CR2_DDS
//    <name> DDS </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x40012008) DMA disable selection (for single ADC  mode) </i>
//    <check> 
//      <loc> ( (unsigned int) ADC1_CR2 ) </loc>
//      <o.9..9> DDS
//    </check>
//  </item>
//  


// --------------------------------  Field Item: ADC1_CR2_DMA  ------------------------------------
// SVD Line: 460

//  <item> SFDITEM_FIELD__ADC1_CR2_DMA
//    <name> DMA </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x40012008) Direct memory access mode (for single  ADC mode) </i>
//    <check> 
//      <loc> ( (unsigned int) ADC1_CR2 ) </loc>
//      <o.8..8> DMA
//    </check>
//  </item>
//  


// --------------------------------  Field Item: ADC1_CR2_CONT  -----------------------------------
// SVD Line: 467

//  <item> SFDITEM_FIELD__ADC1_CR2_CONT
//    <name> CONT </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x40012008) Continuous conversion </i>
//    <check> 
//      <loc> ( (unsigned int) ADC1_CR2 ) </loc>
//      <o.1..1> CONT
//    </check>
//  </item>
//  


// --------------------------------  Field Item: ADC1_CR2_ADON  -----------------------------------
// SVD Line: 473

//  <item> SFDITEM_FIELD__ADC1_CR2_ADON
//    <name> ADON </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40012008) A/D Converter ON / OFF </i>
//    <check> 
//      <loc> ( (unsigned int) ADC1_CR2 ) </loc>
//      <o.0..0> ADON
//    </check>
//  </item>
//  


// --------------------------------  Register RTree: ADC1_CR2  ------------------------------------
// SVD Line: 389

//  <rtree> SFDITEM_REG__ADC1_CR2
//    <name> CR2 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40012008) control register 2 </i>
//    <loc> ( (unsigned int)((ADC1_CR2 >> 0) & 0xFFFFFFFF), ((ADC1_CR2 = (ADC1_CR2 & ~(0x7F7F0F03UL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x7F7F0F03) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__ADC1_CR2_SWSTART </item>
//    <item> SFDITEM_FIELD__ADC1_CR2_EXTEN </item>
//    <item> SFDITEM_FIELD__ADC1_CR2_EXTSEL </item>
//    <item> SFDITEM_FIELD__ADC1_CR2_JSWSTART </item>
//    <item> SFDITEM_FIELD__ADC1_CR2_JEXTEN </item>
//    <item> SFDITEM_FIELD__ADC1_CR2_JEXTSEL </item>
//    <item> SFDITEM_FIELD__ADC1_CR2_ALIGN </item>
//    <item> SFDITEM_FIELD__ADC1_CR2_EOCS </item>
//    <item> SFDITEM_FIELD__ADC1_CR2_DDS </item>
//    <item> SFDITEM_FIELD__ADC1_CR2_DMA </item>
//    <item> SFDITEM_FIELD__ADC1_CR2_CONT </item>
//    <item> SFDITEM_FIELD__ADC1_CR2_ADON </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: ADC1_SMPR1  -------------------------------
// SVD Line: 481

unsigned int ADC1_SMPR1 __AT (0x4001200C);



// ------------------------------  Field Item: ADC1_SMPR1_SMPx_x  ---------------------------------
// SVD Line: 490

//  <item> SFDITEM_FIELD__ADC1_SMPR1_SMPx_x
//    <name> SMPx_x </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4001200C) Sample time bits </i>
//    <edit> 
//      <loc> ( (unsigned int)((ADC1_SMPR1 >> 0) & 0xFFFFFFFF), ((ADC1_SMPR1 = (ADC1_SMPR1 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: ADC1_SMPR1  -----------------------------------
// SVD Line: 481

//  <rtree> SFDITEM_REG__ADC1_SMPR1
//    <name> SMPR1 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4001200C) sample time register 1 </i>
//    <loc> ( (unsigned int)((ADC1_SMPR1 >> 0) & 0xFFFFFFFF), ((ADC1_SMPR1 = (ADC1_SMPR1 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__ADC1_SMPR1_SMPx_x </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: ADC1_SMPR2  -------------------------------
// SVD Line: 498

unsigned int ADC1_SMPR2 __AT (0x40012010);



// ------------------------------  Field Item: ADC1_SMPR2_SMPx_x  ---------------------------------
// SVD Line: 507

//  <item> SFDITEM_FIELD__ADC1_SMPR2_SMPx_x
//    <name> SMPx_x </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40012010) Sample time bits </i>
//    <edit> 
//      <loc> ( (unsigned int)((ADC1_SMPR2 >> 0) & 0xFFFFFFFF), ((ADC1_SMPR2 = (ADC1_SMPR2 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: ADC1_SMPR2  -----------------------------------
// SVD Line: 498

//  <rtree> SFDITEM_REG__ADC1_SMPR2
//    <name> SMPR2 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40012010) sample time register 2 </i>
//    <loc> ( (unsigned int)((ADC1_SMPR2 >> 0) & 0xFFFFFFFF), ((ADC1_SMPR2 = (ADC1_SMPR2 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__ADC1_SMPR2_SMPx_x </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: ADC1_JOFR1  -------------------------------
// SVD Line: 515

unsigned int ADC1_JOFR1 __AT (0x40012014);



// -----------------------------  Field Item: ADC1_JOFR1_JOFFSET1  --------------------------------
// SVD Line: 525

//  <item> SFDITEM_FIELD__ADC1_JOFR1_JOFFSET1
//    <name> JOFFSET1 </name>
//    <rw> 
//    <i> [Bits 11..0] RW (@ 0x40012014) Data offset for injected channel  x </i>
//    <edit> 
//      <loc> ( (unsigned short)((ADC1_JOFR1 >> 0) & 0xFFF), ((ADC1_JOFR1 = (ADC1_JOFR1 & ~(0xFFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: ADC1_JOFR1  -----------------------------------
// SVD Line: 515

//  <rtree> SFDITEM_REG__ADC1_JOFR1
//    <name> JOFR1 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40012014) injected channel data offset register  x </i>
//    <loc> ( (unsigned int)((ADC1_JOFR1 >> 0) & 0xFFFFFFFF), ((ADC1_JOFR1 = (ADC1_JOFR1 & ~(0xFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__ADC1_JOFR1_JOFFSET1 </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: ADC1_JOFR2  -------------------------------
// SVD Line: 534

unsigned int ADC1_JOFR2 __AT (0x40012018);



// -----------------------------  Field Item: ADC1_JOFR2_JOFFSET2  --------------------------------
// SVD Line: 544

//  <item> SFDITEM_FIELD__ADC1_JOFR2_JOFFSET2
//    <name> JOFFSET2 </name>
//    <rw> 
//    <i> [Bits 11..0] RW (@ 0x40012018) Data offset for injected channel  x </i>
//    <edit> 
//      <loc> ( (unsigned short)((ADC1_JOFR2 >> 0) & 0xFFF), ((ADC1_JOFR2 = (ADC1_JOFR2 & ~(0xFFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: ADC1_JOFR2  -----------------------------------
// SVD Line: 534

//  <rtree> SFDITEM_REG__ADC1_JOFR2
//    <name> JOFR2 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40012018) injected channel data offset register  x </i>
//    <loc> ( (unsigned int)((ADC1_JOFR2 >> 0) & 0xFFFFFFFF), ((ADC1_JOFR2 = (ADC1_JOFR2 & ~(0xFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__ADC1_JOFR2_JOFFSET2 </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: ADC1_JOFR3  -------------------------------
// SVD Line: 553

unsigned int ADC1_JOFR3 __AT (0x4001201C);



// -----------------------------  Field Item: ADC1_JOFR3_JOFFSET3  --------------------------------
// SVD Line: 563

//  <item> SFDITEM_FIELD__ADC1_JOFR3_JOFFSET3
//    <name> JOFFSET3 </name>
//    <rw> 
//    <i> [Bits 11..0] RW (@ 0x4001201C) Data offset for injected channel  x </i>
//    <edit> 
//      <loc> ( (unsigned short)((ADC1_JOFR3 >> 0) & 0xFFF), ((ADC1_JOFR3 = (ADC1_JOFR3 & ~(0xFFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: ADC1_JOFR3  -----------------------------------
// SVD Line: 553

//  <rtree> SFDITEM_REG__ADC1_JOFR3
//    <name> JOFR3 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4001201C) injected channel data offset register  x </i>
//    <loc> ( (unsigned int)((ADC1_JOFR3 >> 0) & 0xFFFFFFFF), ((ADC1_JOFR3 = (ADC1_JOFR3 & ~(0xFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__ADC1_JOFR3_JOFFSET3 </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: ADC1_JOFR4  -------------------------------
// SVD Line: 572

unsigned int ADC1_JOFR4 __AT (0x40012020);



// -----------------------------  Field Item: ADC1_JOFR4_JOFFSET4  --------------------------------
// SVD Line: 582

//  <item> SFDITEM_FIELD__ADC1_JOFR4_JOFFSET4
//    <name> JOFFSET4 </name>
//    <rw> 
//    <i> [Bits 11..0] RW (@ 0x40012020) Data offset for injected channel  x </i>
//    <edit> 
//      <loc> ( (unsigned short)((ADC1_JOFR4 >> 0) & 0xFFF), ((ADC1_JOFR4 = (ADC1_JOFR4 & ~(0xFFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: ADC1_JOFR4  -----------------------------------
// SVD Line: 572

//  <rtree> SFDITEM_REG__ADC1_JOFR4
//    <name> JOFR4 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40012020) injected channel data offset register  x </i>
//    <loc> ( (unsigned int)((ADC1_JOFR4 >> 0) & 0xFFFFFFFF), ((ADC1_JOFR4 = (ADC1_JOFR4 & ~(0xFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__ADC1_JOFR4_JOFFSET4 </item>
//  </rtree>
//  


// -----------------------------  Register Item Address: ADC1_HTR  --------------------------------
// SVD Line: 591

unsigned int ADC1_HTR __AT (0x40012024);



// ---------------------------------  Field Item: ADC1_HTR_HT  ------------------------------------
// SVD Line: 601

//  <item> SFDITEM_FIELD__ADC1_HTR_HT
//    <name> HT </name>
//    <rw> 
//    <i> [Bits 11..0] RW (@ 0x40012024) Analog watchdog higher  threshold </i>
//    <edit> 
//      <loc> ( (unsigned short)((ADC1_HTR >> 0) & 0xFFF), ((ADC1_HTR = (ADC1_HTR & ~(0xFFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Register RTree: ADC1_HTR  ------------------------------------
// SVD Line: 591

//  <rtree> SFDITEM_REG__ADC1_HTR
//    <name> HTR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40012024) watchdog higher threshold  register </i>
//    <loc> ( (unsigned int)((ADC1_HTR >> 0) & 0xFFFFFFFF), ((ADC1_HTR = (ADC1_HTR & ~(0xFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__ADC1_HTR_HT </item>
//  </rtree>
//  


// -----------------------------  Register Item Address: ADC1_LTR  --------------------------------
// SVD Line: 610

unsigned int ADC1_LTR __AT (0x40012028);



// ---------------------------------  Field Item: ADC1_LTR_LT  ------------------------------------
// SVD Line: 620

//  <item> SFDITEM_FIELD__ADC1_LTR_LT
//    <name> LT </name>
//    <rw> 
//    <i> [Bits 11..0] RW (@ 0x40012028) Analog watchdog lower  threshold </i>
//    <edit> 
//      <loc> ( (unsigned short)((ADC1_LTR >> 0) & 0xFFF), ((ADC1_LTR = (ADC1_LTR & ~(0xFFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Register RTree: ADC1_LTR  ------------------------------------
// SVD Line: 610

//  <rtree> SFDITEM_REG__ADC1_LTR
//    <name> LTR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40012028) watchdog lower threshold  register </i>
//    <loc> ( (unsigned int)((ADC1_LTR >> 0) & 0xFFFFFFFF), ((ADC1_LTR = (ADC1_LTR & ~(0xFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__ADC1_LTR_LT </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: ADC1_SQR1  --------------------------------
// SVD Line: 629

unsigned int ADC1_SQR1 __AT (0x4001202C);



// ---------------------------------  Field Item: ADC1_SQR1_L  ------------------------------------
// SVD Line: 638

//  <item> SFDITEM_FIELD__ADC1_SQR1_L
//    <name> L </name>
//    <rw> 
//    <i> [Bits 23..20] RW (@ 0x4001202C) Regular channel sequence  length </i>
//    <edit> 
//      <loc> ( (unsigned char)((ADC1_SQR1 >> 20) & 0xF), ((ADC1_SQR1 = (ADC1_SQR1 & ~(0xFUL << 20 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 20 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Field Item: ADC1_SQR1_SQ16  -----------------------------------
// SVD Line: 645

//  <item> SFDITEM_FIELD__ADC1_SQR1_SQ16
//    <name> SQ16 </name>
//    <rw> 
//    <i> [Bits 19..15] RW (@ 0x4001202C) 16th conversion in regular  sequence </i>
//    <edit> 
//      <loc> ( (unsigned char)((ADC1_SQR1 >> 15) & 0x1F), ((ADC1_SQR1 = (ADC1_SQR1 & ~(0x1FUL << 15 )) | ((unsigned long)(Gui_u8:GuiVal & 0x1F) << 15 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Field Item: ADC1_SQR1_SQ15  -----------------------------------
// SVD Line: 652

//  <item> SFDITEM_FIELD__ADC1_SQR1_SQ15
//    <name> SQ15 </name>
//    <rw> 
//    <i> [Bits 14..10] RW (@ 0x4001202C) 15th conversion in regular  sequence </i>
//    <edit> 
//      <loc> ( (unsigned char)((ADC1_SQR1 >> 10) & 0x1F), ((ADC1_SQR1 = (ADC1_SQR1 & ~(0x1FUL << 10 )) | ((unsigned long)(Gui_u8:GuiVal & 0x1F) << 10 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Field Item: ADC1_SQR1_SQ14  -----------------------------------
// SVD Line: 659

//  <item> SFDITEM_FIELD__ADC1_SQR1_SQ14
//    <name> SQ14 </name>
//    <rw> 
//    <i> [Bits 9..5] RW (@ 0x4001202C) 14th conversion in regular  sequence </i>
//    <edit> 
//      <loc> ( (unsigned char)((ADC1_SQR1 >> 5) & 0x1F), ((ADC1_SQR1 = (ADC1_SQR1 & ~(0x1FUL << 5 )) | ((unsigned long)(Gui_u8:GuiVal & 0x1F) << 5 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Field Item: ADC1_SQR1_SQ13  -----------------------------------
// SVD Line: 666

//  <item> SFDITEM_FIELD__ADC1_SQR1_SQ13
//    <name> SQ13 </name>
//    <rw> 
//    <i> [Bits 4..0] RW (@ 0x4001202C) 13th conversion in regular  sequence </i>
//    <edit> 
//      <loc> ( (unsigned char)((ADC1_SQR1 >> 0) & 0x1F), ((ADC1_SQR1 = (ADC1_SQR1 & ~(0x1FUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0x1F) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Register RTree: ADC1_SQR1  -----------------------------------
// SVD Line: 629

//  <rtree> SFDITEM_REG__ADC1_SQR1
//    <name> SQR1 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4001202C) regular sequence register 1 </i>
//    <loc> ( (unsigned int)((ADC1_SQR1 >> 0) & 0xFFFFFFFF), ((ADC1_SQR1 = (ADC1_SQR1 & ~(0xFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__ADC1_SQR1_L </item>
//    <item> SFDITEM_FIELD__ADC1_SQR1_SQ16 </item>
//    <item> SFDITEM_FIELD__ADC1_SQR1_SQ15 </item>
//    <item> SFDITEM_FIELD__ADC1_SQR1_SQ14 </item>
//    <item> SFDITEM_FIELD__ADC1_SQR1_SQ13 </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: ADC1_SQR2  --------------------------------
// SVD Line: 675

unsigned int ADC1_SQR2 __AT (0x40012030);



// -------------------------------  Field Item: ADC1_SQR2_SQ12  -----------------------------------
// SVD Line: 684

//  <item> SFDITEM_FIELD__ADC1_SQR2_SQ12
//    <name> SQ12 </name>
//    <rw> 
//    <i> [Bits 29..25] RW (@ 0x40012030) 12th conversion in regular  sequence </i>
//    <edit> 
//      <loc> ( (unsigned char)((ADC1_SQR2 >> 25) & 0x1F), ((ADC1_SQR2 = (ADC1_SQR2 & ~(0x1FUL << 25 )) | ((unsigned long)(Gui_u8:GuiVal & 0x1F) << 25 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Field Item: ADC1_SQR2_SQ11  -----------------------------------
// SVD Line: 691

//  <item> SFDITEM_FIELD__ADC1_SQR2_SQ11
//    <name> SQ11 </name>
//    <rw> 
//    <i> [Bits 24..20] RW (@ 0x40012030) 11th conversion in regular  sequence </i>
//    <edit> 
//      <loc> ( (unsigned char)((ADC1_SQR2 >> 20) & 0x1F), ((ADC1_SQR2 = (ADC1_SQR2 & ~(0x1FUL << 20 )) | ((unsigned long)(Gui_u8:GuiVal & 0x1F) << 20 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Field Item: ADC1_SQR2_SQ10  -----------------------------------
// SVD Line: 698

//  <item> SFDITEM_FIELD__ADC1_SQR2_SQ10
//    <name> SQ10 </name>
//    <rw> 
//    <i> [Bits 19..15] RW (@ 0x40012030) 10th conversion in regular  sequence </i>
//    <edit> 
//      <loc> ( (unsigned char)((ADC1_SQR2 >> 15) & 0x1F), ((ADC1_SQR2 = (ADC1_SQR2 & ~(0x1FUL << 15 )) | ((unsigned long)(Gui_u8:GuiVal & 0x1F) << 15 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Field Item: ADC1_SQR2_SQ9  -----------------------------------
// SVD Line: 705

//  <item> SFDITEM_FIELD__ADC1_SQR2_SQ9
//    <name> SQ9 </name>
//    <rw> 
//    <i> [Bits 14..10] RW (@ 0x40012030) 9th conversion in regular  sequence </i>
//    <edit> 
//      <loc> ( (unsigned char)((ADC1_SQR2 >> 10) & 0x1F), ((ADC1_SQR2 = (ADC1_SQR2 & ~(0x1FUL << 10 )) | ((unsigned long)(Gui_u8:GuiVal & 0x1F) << 10 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Field Item: ADC1_SQR2_SQ8  -----------------------------------
// SVD Line: 712

//  <item> SFDITEM_FIELD__ADC1_SQR2_SQ8
//    <name> SQ8 </name>
//    <rw> 
//    <i> [Bits 9..5] RW (@ 0x40012030) 8th conversion in regular  sequence </i>
//    <edit> 
//      <loc> ( (unsigned char)((ADC1_SQR2 >> 5) & 0x1F), ((ADC1_SQR2 = (ADC1_SQR2 & ~(0x1FUL << 5 )) | ((unsigned long)(Gui_u8:GuiVal & 0x1F) << 5 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Field Item: ADC1_SQR2_SQ7  -----------------------------------
// SVD Line: 719

//  <item> SFDITEM_FIELD__ADC1_SQR2_SQ7
//    <name> SQ7 </name>
//    <rw> 
//    <i> [Bits 4..0] RW (@ 0x40012030) 7th conversion in regular  sequence </i>
//    <edit> 
//      <loc> ( (unsigned char)((ADC1_SQR2 >> 0) & 0x1F), ((ADC1_SQR2 = (ADC1_SQR2 & ~(0x1FUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0x1F) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Register RTree: ADC1_SQR2  -----------------------------------
// SVD Line: 675

//  <rtree> SFDITEM_REG__ADC1_SQR2
//    <name> SQR2 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40012030) regular sequence register 2 </i>
//    <loc> ( (unsigned int)((ADC1_SQR2 >> 0) & 0xFFFFFFFF), ((ADC1_SQR2 = (ADC1_SQR2 & ~(0x3FFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x3FFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__ADC1_SQR2_SQ12 </item>
//    <item> SFDITEM_FIELD__ADC1_SQR2_SQ11 </item>
//    <item> SFDITEM_FIELD__ADC1_SQR2_SQ10 </item>
//    <item> SFDITEM_FIELD__ADC1_SQR2_SQ9 </item>
//    <item> SFDITEM_FIELD__ADC1_SQR2_SQ8 </item>
//    <item> SFDITEM_FIELD__ADC1_SQR2_SQ7 </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: ADC1_SQR3  --------------------------------
// SVD Line: 728

unsigned int ADC1_SQR3 __AT (0x40012034);



// --------------------------------  Field Item: ADC1_SQR3_SQ6  -----------------------------------
// SVD Line: 737

//  <item> SFDITEM_FIELD__ADC1_SQR3_SQ6
//    <name> SQ6 </name>
//    <rw> 
//    <i> [Bits 29..25] RW (@ 0x40012034) 6th conversion in regular  sequence </i>
//    <edit> 
//      <loc> ( (unsigned char)((ADC1_SQR3 >> 25) & 0x1F), ((ADC1_SQR3 = (ADC1_SQR3 & ~(0x1FUL << 25 )) | ((unsigned long)(Gui_u8:GuiVal & 0x1F) << 25 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Field Item: ADC1_SQR3_SQ5  -----------------------------------
// SVD Line: 744

//  <item> SFDITEM_FIELD__ADC1_SQR3_SQ5
//    <name> SQ5 </name>
//    <rw> 
//    <i> [Bits 24..20] RW (@ 0x40012034) 5th conversion in regular  sequence </i>
//    <edit> 
//      <loc> ( (unsigned char)((ADC1_SQR3 >> 20) & 0x1F), ((ADC1_SQR3 = (ADC1_SQR3 & ~(0x1FUL << 20 )) | ((unsigned long)(Gui_u8:GuiVal & 0x1F) << 20 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Field Item: ADC1_SQR3_SQ4  -----------------------------------
// SVD Line: 751

//  <item> SFDITEM_FIELD__ADC1_SQR3_SQ4
//    <name> SQ4 </name>
//    <rw> 
//    <i> [Bits 19..15] RW (@ 0x40012034) 4th conversion in regular  sequence </i>
//    <edit> 
//      <loc> ( (unsigned char)((ADC1_SQR3 >> 15) & 0x1F), ((ADC1_SQR3 = (ADC1_SQR3 & ~(0x1FUL << 15 )) | ((unsigned long)(Gui_u8:GuiVal & 0x1F) << 15 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Field Item: ADC1_SQR3_SQ3  -----------------------------------
// SVD Line: 758

//  <item> SFDITEM_FIELD__ADC1_SQR3_SQ3
//    <name> SQ3 </name>
//    <rw> 
//    <i> [Bits 14..10] RW (@ 0x40012034) 3rd conversion in regular  sequence </i>
//    <edit> 
//      <loc> ( (unsigned char)((ADC1_SQR3 >> 10) & 0x1F), ((ADC1_SQR3 = (ADC1_SQR3 & ~(0x1FUL << 10 )) | ((unsigned long)(Gui_u8:GuiVal & 0x1F) << 10 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Field Item: ADC1_SQR3_SQ2  -----------------------------------
// SVD Line: 765

//  <item> SFDITEM_FIELD__ADC1_SQR3_SQ2
//    <name> SQ2 </name>
//    <rw> 
//    <i> [Bits 9..5] RW (@ 0x40012034) 2nd conversion in regular  sequence </i>
//    <edit> 
//      <loc> ( (unsigned char)((ADC1_SQR3 >> 5) & 0x1F), ((ADC1_SQR3 = (ADC1_SQR3 & ~(0x1FUL << 5 )) | ((unsigned long)(Gui_u8:GuiVal & 0x1F) << 5 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Field Item: ADC1_SQR3_SQ1  -----------------------------------
// SVD Line: 772

//  <item> SFDITEM_FIELD__ADC1_SQR3_SQ1
//    <name> SQ1 </name>
//    <rw> 
//    <i> [Bits 4..0] RW (@ 0x40012034) 1st conversion in regular  sequence </i>
//    <edit> 
//      <loc> ( (unsigned char)((ADC1_SQR3 >> 0) & 0x1F), ((ADC1_SQR3 = (ADC1_SQR3 & ~(0x1FUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0x1F) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Register RTree: ADC1_SQR3  -----------------------------------
// SVD Line: 728

//  <rtree> SFDITEM_REG__ADC1_SQR3
//    <name> SQR3 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40012034) regular sequence register 3 </i>
//    <loc> ( (unsigned int)((ADC1_SQR3 >> 0) & 0xFFFFFFFF), ((ADC1_SQR3 = (ADC1_SQR3 & ~(0x3FFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x3FFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__ADC1_SQR3_SQ6 </item>
//    <item> SFDITEM_FIELD__ADC1_SQR3_SQ5 </item>
//    <item> SFDITEM_FIELD__ADC1_SQR3_SQ4 </item>
//    <item> SFDITEM_FIELD__ADC1_SQR3_SQ3 </item>
//    <item> SFDITEM_FIELD__ADC1_SQR3_SQ2 </item>
//    <item> SFDITEM_FIELD__ADC1_SQR3_SQ1 </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: ADC1_JSQR  --------------------------------
// SVD Line: 781

unsigned int ADC1_JSQR __AT (0x40012038);



// --------------------------------  Field Item: ADC1_JSQR_JL  ------------------------------------
// SVD Line: 790

//  <item> SFDITEM_FIELD__ADC1_JSQR_JL
//    <name> JL </name>
//    <rw> 
//    <i> [Bits 21..20] RW (@ 0x40012038) Injected sequence length </i>
//    <edit> 
//      <loc> ( (unsigned char)((ADC1_JSQR >> 20) & 0x3), ((ADC1_JSQR = (ADC1_JSQR & ~(0x3UL << 20 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 20 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Field Item: ADC1_JSQR_JSQ4  -----------------------------------
// SVD Line: 796

//  <item> SFDITEM_FIELD__ADC1_JSQR_JSQ4
//    <name> JSQ4 </name>
//    <rw> 
//    <i> [Bits 19..15] RW (@ 0x40012038) 4th conversion in injected  sequence </i>
//    <edit> 
//      <loc> ( (unsigned char)((ADC1_JSQR >> 15) & 0x1F), ((ADC1_JSQR = (ADC1_JSQR & ~(0x1FUL << 15 )) | ((unsigned long)(Gui_u8:GuiVal & 0x1F) << 15 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Field Item: ADC1_JSQR_JSQ3  -----------------------------------
// SVD Line: 803

//  <item> SFDITEM_FIELD__ADC1_JSQR_JSQ3
//    <name> JSQ3 </name>
//    <rw> 
//    <i> [Bits 14..10] RW (@ 0x40012038) 3rd conversion in injected  sequence </i>
//    <edit> 
//      <loc> ( (unsigned char)((ADC1_JSQR >> 10) & 0x1F), ((ADC1_JSQR = (ADC1_JSQR & ~(0x1FUL << 10 )) | ((unsigned long)(Gui_u8:GuiVal & 0x1F) << 10 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Field Item: ADC1_JSQR_JSQ2  -----------------------------------
// SVD Line: 810

//  <item> SFDITEM_FIELD__ADC1_JSQR_JSQ2
//    <name> JSQ2 </name>
//    <rw> 
//    <i> [Bits 9..5] RW (@ 0x40012038) 2nd conversion in injected  sequence </i>
//    <edit> 
//      <loc> ( (unsigned char)((ADC1_JSQR >> 5) & 0x1F), ((ADC1_JSQR = (ADC1_JSQR & ~(0x1FUL << 5 )) | ((unsigned long)(Gui_u8:GuiVal & 0x1F) << 5 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Field Item: ADC1_JSQR_JSQ1  -----------------------------------
// SVD Line: 817

//  <item> SFDITEM_FIELD__ADC1_JSQR_JSQ1
//    <name> JSQ1 </name>
//    <rw> 
//    <i> [Bits 4..0] RW (@ 0x40012038) 1st conversion in injected  sequence </i>
//    <edit> 
//      <loc> ( (unsigned char)((ADC1_JSQR >> 0) & 0x1F), ((ADC1_JSQR = (ADC1_JSQR & ~(0x1FUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0x1F) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Register RTree: ADC1_JSQR  -----------------------------------
// SVD Line: 781

//  <rtree> SFDITEM_REG__ADC1_JSQR
//    <name> JSQR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40012038) injected sequence register </i>
//    <loc> ( (unsigned int)((ADC1_JSQR >> 0) & 0xFFFFFFFF), ((ADC1_JSQR = (ADC1_JSQR & ~(0x3FFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x3FFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__ADC1_JSQR_JL </item>
//    <item> SFDITEM_FIELD__ADC1_JSQR_JSQ4 </item>
//    <item> SFDITEM_FIELD__ADC1_JSQR_JSQ3 </item>
//    <item> SFDITEM_FIELD__ADC1_JSQR_JSQ2 </item>
//    <item> SFDITEM_FIELD__ADC1_JSQR_JSQ1 </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: ADC1_JDR1  --------------------------------
// SVD Line: 826

unsigned int ADC1_JDR1 __AT (0x4001203C);



// -------------------------------  Field Item: ADC1_JDR1_JDATA  ----------------------------------
// SVD Line: 835

//  <item> SFDITEM_FIELD__ADC1_JDR1_JDATA
//    <name> JDATA </name>
//    <r> 
//    <i> [Bits 15..0] RO (@ 0x4001203C) Injected data </i>
//    <edit> 
//      <loc> ( (unsigned short)((ADC1_JDR1 >> 0) & 0xFFFF) ) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Register RTree: ADC1_JDR1  -----------------------------------
// SVD Line: 826

//  <rtree> SFDITEM_REG__ADC1_JDR1
//    <name> JDR1 </name>
//    <r> 
//    <i> [Bits 31..0] RO (@ 0x4001203C) injected data register x </i>
//    <loc> ( (unsigned int)((ADC1_JDR1 >> 0) & 0xFFFFFFFF) ) </loc>
//    <item> SFDITEM_FIELD__ADC1_JDR1_JDATA </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: ADC1_JDR2  --------------------------------
// SVD Line: 843

unsigned int ADC1_JDR2 __AT (0x40012040);



// -------------------------------  Field Item: ADC1_JDR2_JDATA  ----------------------------------
// SVD Line: 852

//  <item> SFDITEM_FIELD__ADC1_JDR2_JDATA
//    <name> JDATA </name>
//    <r> 
//    <i> [Bits 15..0] RO (@ 0x40012040) Injected data </i>
//    <edit> 
//      <loc> ( (unsigned short)((ADC1_JDR2 >> 0) & 0xFFFF) ) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Register RTree: ADC1_JDR2  -----------------------------------
// SVD Line: 843

//  <rtree> SFDITEM_REG__ADC1_JDR2
//    <name> JDR2 </name>
//    <r> 
//    <i> [Bits 31..0] RO (@ 0x40012040) injected data register x </i>
//    <loc> ( (unsigned int)((ADC1_JDR2 >> 0) & 0xFFFFFFFF) ) </loc>
//    <item> SFDITEM_FIELD__ADC1_JDR2_JDATA </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: ADC1_JDR3  --------------------------------
// SVD Line: 860

unsigned int ADC1_JDR3 __AT (0x40012044);



// -------------------------------  Field Item: ADC1_JDR3_JDATA  ----------------------------------
// SVD Line: 869

//  <item> SFDITEM_FIELD__ADC1_JDR3_JDATA
//    <name> JDATA </name>
//    <r> 
//    <i> [Bits 15..0] RO (@ 0x40012044) Injected data </i>
//    <edit> 
//      <loc> ( (unsigned short)((ADC1_JDR3 >> 0) & 0xFFFF) ) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Register RTree: ADC1_JDR3  -----------------------------------
// SVD Line: 860

//  <rtree> SFDITEM_REG__ADC1_JDR3
//    <name> JDR3 </name>
//    <r> 
//    <i> [Bits 31..0] RO (@ 0x40012044) injected data register x </i>
//    <loc> ( (unsigned int)((ADC1_JDR3 >> 0) & 0xFFFFFFFF) ) </loc>
//    <item> SFDITEM_FIELD__ADC1_JDR3_JDATA </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: ADC1_JDR4  --------------------------------
// SVD Line: 877

unsigned int ADC1_JDR4 __AT (0x40012048);



// -------------------------------  Field Item: ADC1_JDR4_JDATA  ----------------------------------
// SVD Line: 886

//  <item> SFDITEM_FIELD__ADC1_JDR4_JDATA
//    <name> JDATA </name>
//    <r> 
//    <i> [Bits 15..0] RO (@ 0x40012048) Injected data </i>
//    <edit> 
//      <loc> ( (unsigned short)((ADC1_JDR4 >> 0) & 0xFFFF) ) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Register RTree: ADC1_JDR4  -----------------------------------
// SVD Line: 877

//  <rtree> SFDITEM_REG__ADC1_JDR4
//    <name> JDR4 </name>
//    <r> 
//    <i> [Bits 31..0] RO (@ 0x40012048) injected data register x </i>
//    <loc> ( (unsigned int)((ADC1_JDR4 >> 0) & 0xFFFFFFFF) ) </loc>
//    <item> SFDITEM_FIELD__ADC1_JDR4_JDATA </item>
//  </rtree>
//  


// -----------------------------  Register Item Address: ADC1_DR  ---------------------------------
// SVD Line: 894

unsigned int ADC1_DR __AT (0x4001204C);



// --------------------------------  Field Item: ADC1_DR_DATA  ------------------------------------
// SVD Line: 903

//  <item> SFDITEM_FIELD__ADC1_DR_DATA
//    <name> DATA </name>
//    <r> 
//    <i> [Bits 15..0] RO (@ 0x4001204C) Regular data </i>
//    <edit> 
//      <loc> ( (unsigned short)((ADC1_DR >> 0) & 0xFFFF) ) </loc>
//    </edit>
//  </item>
//  


// ---------------------------------  Register RTree: ADC1_DR  ------------------------------------
// SVD Line: 894

//  <rtree> SFDITEM_REG__ADC1_DR
//    <name> DR </name>
//    <r> 
//    <i> [Bits 31..0] RO (@ 0x4001204C) regular data register </i>
//    <loc> ( (unsigned int)((ADC1_DR >> 0) & 0xFFFFFFFF) ) </loc>
//    <item> SFDITEM_FIELD__ADC1_DR_DATA </item>
//  </rtree>
//  


// ----------------------------------  Peripheral View: ADC1  -------------------------------------
// SVD Line: 218

//  <view> ADC1
//    <name> ADC1 </name>
//    <item> SFDITEM_REG__ADC1_SR </item>
//    <item> SFDITEM_REG__ADC1_CR1 </item>
//    <item> SFDITEM_REG__ADC1_CR2 </item>
//    <item> SFDITEM_REG__ADC1_SMPR1 </item>
//    <item> SFDITEM_REG__ADC1_SMPR2 </item>
//    <item> SFDITEM_REG__ADC1_JOFR1 </item>
//    <item> SFDITEM_REG__ADC1_JOFR2 </item>
//    <item> SFDITEM_REG__ADC1_JOFR3 </item>
//    <item> SFDITEM_REG__ADC1_JOFR4 </item>
//    <item> SFDITEM_REG__ADC1_HTR </item>
//    <item> SFDITEM_REG__ADC1_LTR </item>
//    <item> SFDITEM_REG__ADC1_SQR1 </item>
//    <item> SFDITEM_REG__ADC1_SQR2 </item>
//    <item> SFDITEM_REG__ADC1_SQR3 </item>
//    <item> SFDITEM_REG__ADC1_JSQR </item>
//    <item> SFDITEM_REG__ADC1_JDR1 </item>
//    <item> SFDITEM_REG__ADC1_JDR2 </item>
//    <item> SFDITEM_REG__ADC1_JDR3 </item>
//    <item> SFDITEM_REG__ADC1_JDR4 </item>
//    <item> SFDITEM_REG__ADC1_DR </item>
//  </view>
//  


// ------------------------------  Register Item Address: CRC_DR  ---------------------------------
// SVD Line: 924

unsigned int CRC_DR __AT (0x40023000);



// ----------------------------------  Field Item: CRC_DR_DR  -------------------------------------
// SVD Line: 933

//  <item> SFDITEM_FIELD__CRC_DR_DR
//    <name> DR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40023000) Data Register </i>
//    <edit> 
//      <loc> ( (unsigned int)((CRC_DR >> 0) & 0xFFFFFFFF), ((CRC_DR = (CRC_DR & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------------  Register RTree: CRC_DR  -------------------------------------
// SVD Line: 924

//  <rtree> SFDITEM_REG__CRC_DR
//    <name> DR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40023000) Data register </i>
//    <loc> ( (unsigned int)((CRC_DR >> 0) & 0xFFFFFFFF), ((CRC_DR = (CRC_DR & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__CRC_DR_DR </item>
//  </rtree>
//  


// -----------------------------  Register Item Address: CRC_IDR  ---------------------------------
// SVD Line: 941

unsigned int CRC_IDR __AT (0x40023004);



// ---------------------------------  Field Item: CRC_IDR_IDR  ------------------------------------
// SVD Line: 950

//  <item> SFDITEM_FIELD__CRC_IDR_IDR
//    <name> IDR </name>
//    <rw> 
//    <i> [Bits 7..0] RW (@ 0x40023004) Independent Data register </i>
//    <edit> 
//      <loc> ( (unsigned char)((CRC_IDR >> 0) & 0xFF), ((CRC_IDR = (CRC_IDR & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------------  Register RTree: CRC_IDR  ------------------------------------
// SVD Line: 941

//  <rtree> SFDITEM_REG__CRC_IDR
//    <name> IDR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40023004) Independent Data register </i>
//    <loc> ( (unsigned int)((CRC_IDR >> 0) & 0xFFFFFFFF), ((CRC_IDR = (CRC_IDR & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__CRC_IDR_IDR </item>
//  </rtree>
//  


// ------------------------------  Register Item Address: CRC_CR  ---------------------------------
// SVD Line: 958

unsigned int CRC_CR __AT (0x40023008);



// ----------------------------------  Field Item: CRC_CR_CR  -------------------------------------
// SVD Line: 967

//  <item> SFDITEM_FIELD__CRC_CR_CR
//    <name> CR </name>
//    <w> 
//    <i> [Bit 0] WO (@ 0x40023008) Control regidter </i>
//    <check> 
//      <loc> ( (unsigned int) CRC_CR ) </loc>
//      <o.0..0> CR
//    </check>
//  </item>
//  


// ---------------------------------  Register RTree: CRC_CR  -------------------------------------
// SVD Line: 958

//  <rtree> SFDITEM_REG__CRC_CR
//    <name> CR </name>
//    <w> 
//    <i> [Bits 31..0] WO (@ 0x40023008) Control register </i>
//    <loc> ( (unsigned int)((CRC_CR >> 0) & 0xFFFFFFFF), ((CRC_CR = (CRC_CR & ~(0x1UL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__CRC_CR_CR </item>
//  </rtree>
//  


// ----------------------------------  Peripheral View: CRC  --------------------------------------
// SVD Line: 913

//  <view> CRC
//    <name> CRC </name>
//    <item> SFDITEM_REG__CRC_DR </item>
//    <item> SFDITEM_REG__CRC_IDR </item>
//    <item> SFDITEM_REG__CRC_CR </item>
//  </view>
//  


// ------------------------  Register Item Address: DBG_DBGMCU_IDCODE  ----------------------------
// SVD Line: 988

unsigned int DBG_DBGMCU_IDCODE __AT (0xE0042000);



// --------------------------  Field Item: DBG_DBGMCU_IDCODE_DEV_ID  ------------------------------
// SVD Line: 997

//  <item> SFDITEM_FIELD__DBG_DBGMCU_IDCODE_DEV_ID
//    <name> DEV_ID </name>
//    <r> 
//    <i> [Bits 11..0] RO (@ 0xE0042000) DEV_ID </i>
//    <edit> 
//      <loc> ( (unsigned short)((DBG_DBGMCU_IDCODE >> 0) & 0xFFF) ) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: DBG_DBGMCU_IDCODE_REV_ID  ------------------------------
// SVD Line: 1003

//  <item> SFDITEM_FIELD__DBG_DBGMCU_IDCODE_REV_ID
//    <name> REV_ID </name>
//    <r> 
//    <i> [Bits 31..16] RO (@ 0xE0042000) REV_ID </i>
//    <edit> 
//      <loc> ( (unsigned short)((DBG_DBGMCU_IDCODE >> 16) & 0xFFFF) ) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Register RTree: DBG_DBGMCU_IDCODE  -------------------------------
// SVD Line: 988

//  <rtree> SFDITEM_REG__DBG_DBGMCU_IDCODE
//    <name> DBGMCU_IDCODE </name>
//    <r> 
//    <i> [Bits 31..0] RO (@ 0xE0042000) IDCODE </i>
//    <loc> ( (unsigned int)((DBG_DBGMCU_IDCODE >> 0) & 0xFFFFFFFF) ) </loc>
//    <item> SFDITEM_FIELD__DBG_DBGMCU_IDCODE_DEV_ID </item>
//    <item> SFDITEM_FIELD__DBG_DBGMCU_IDCODE_REV_ID </item>
//  </rtree>
//  


// --------------------------  Register Item Address: DBG_DBGMCU_CR  ------------------------------
// SVD Line: 1011

unsigned int DBG_DBGMCU_CR __AT (0xE0042004);



// ---------------------------  Field Item: DBG_DBGMCU_CR_DBG_SLEEP  ------------------------------
// SVD Line: 1020

//  <item> SFDITEM_FIELD__DBG_DBGMCU_CR_DBG_SLEEP
//    <name> DBG_SLEEP </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0xE0042004) DBG_SLEEP </i>
//    <check> 
//      <loc> ( (unsigned int) DBG_DBGMCU_CR ) </loc>
//      <o.0..0> DBG_SLEEP
//    </check>
//  </item>
//  


// ---------------------------  Field Item: DBG_DBGMCU_CR_DBG_STOP  -------------------------------
// SVD Line: 1026

//  <item> SFDITEM_FIELD__DBG_DBGMCU_CR_DBG_STOP
//    <name> DBG_STOP </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0xE0042004) DBG_STOP </i>
//    <check> 
//      <loc> ( (unsigned int) DBG_DBGMCU_CR ) </loc>
//      <o.1..1> DBG_STOP
//    </check>
//  </item>
//  


// --------------------------  Field Item: DBG_DBGMCU_CR_DBG_STANDBY  -----------------------------
// SVD Line: 1032

//  <item> SFDITEM_FIELD__DBG_DBGMCU_CR_DBG_STANDBY
//    <name> DBG_STANDBY </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0xE0042004) DBG_STANDBY </i>
//    <check> 
//      <loc> ( (unsigned int) DBG_DBGMCU_CR ) </loc>
//      <o.2..2> DBG_STANDBY
//    </check>
//  </item>
//  


// --------------------------  Field Item: DBG_DBGMCU_CR_TRACE_IOEN  ------------------------------
// SVD Line: 1038

//  <item> SFDITEM_FIELD__DBG_DBGMCU_CR_TRACE_IOEN
//    <name> TRACE_IOEN </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0xE0042004) TRACE_IOEN </i>
//    <check> 
//      <loc> ( (unsigned int) DBG_DBGMCU_CR ) </loc>
//      <o.5..5> TRACE_IOEN
//    </check>
//  </item>
//  


// --------------------------  Field Item: DBG_DBGMCU_CR_TRACE_MODE  ------------------------------
// SVD Line: 1044

//  <item> SFDITEM_FIELD__DBG_DBGMCU_CR_TRACE_MODE
//    <name> TRACE_MODE </name>
//    <rw> 
//    <i> [Bits 7..6] RW (@ 0xE0042004) TRACE_MODE </i>
//    <edit> 
//      <loc> ( (unsigned char)((DBG_DBGMCU_CR >> 6) & 0x3), ((DBG_DBGMCU_CR = (DBG_DBGMCU_CR & ~(0x3UL << 6 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 6 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Register RTree: DBG_DBGMCU_CR  ---------------------------------
// SVD Line: 1011

//  <rtree> SFDITEM_REG__DBG_DBGMCU_CR
//    <name> DBGMCU_CR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0xE0042004) Control Register </i>
//    <loc> ( (unsigned int)((DBG_DBGMCU_CR >> 0) & 0xFFFFFFFF), ((DBG_DBGMCU_CR = (DBG_DBGMCU_CR & ~(0xE7UL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xE7) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__DBG_DBGMCU_CR_DBG_SLEEP </item>
//    <item> SFDITEM_FIELD__DBG_DBGMCU_CR_DBG_STOP </item>
//    <item> SFDITEM_FIELD__DBG_DBGMCU_CR_DBG_STANDBY </item>
//    <item> SFDITEM_FIELD__DBG_DBGMCU_CR_TRACE_IOEN </item>
//    <item> SFDITEM_FIELD__DBG_DBGMCU_CR_TRACE_MODE </item>
//  </rtree>
//  


// ------------------------  Register Item Address: DBG_DBGMCU_APB1_FZ  ---------------------------
// SVD Line: 1052

unsigned int DBG_DBGMCU_APB1_FZ __AT (0xE0042008);



// ----------------------  Field Item: DBG_DBGMCU_APB1_FZ_DBG_TIM2_STOP  --------------------------
// SVD Line: 1061

//  <item> SFDITEM_FIELD__DBG_DBGMCU_APB1_FZ_DBG_TIM2_STOP
//    <name> DBG_TIM2_STOP </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0xE0042008) DBG_TIM2_STOP </i>
//    <check> 
//      <loc> ( (unsigned int) DBG_DBGMCU_APB1_FZ ) </loc>
//      <o.0..0> DBG_TIM2_STOP
//    </check>
//  </item>
//  


// ----------------------  Field Item: DBG_DBGMCU_APB1_FZ_DBG_TIM3_STOP  --------------------------
// SVD Line: 1067

//  <item> SFDITEM_FIELD__DBG_DBGMCU_APB1_FZ_DBG_TIM3_STOP
//    <name> DBG_TIM3_STOP </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0xE0042008) DBG_TIM3 _STOP </i>
//    <check> 
//      <loc> ( (unsigned int) DBG_DBGMCU_APB1_FZ ) </loc>
//      <o.1..1> DBG_TIM3_STOP
//    </check>
//  </item>
//  


// ----------------------  Field Item: DBG_DBGMCU_APB1_FZ_DBG_TIM4_STOP  --------------------------
// SVD Line: 1073

//  <item> SFDITEM_FIELD__DBG_DBGMCU_APB1_FZ_DBG_TIM4_STOP
//    <name> DBG_TIM4_STOP </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0xE0042008) DBG_TIM4_STOP </i>
//    <check> 
//      <loc> ( (unsigned int) DBG_DBGMCU_APB1_FZ ) </loc>
//      <o.2..2> DBG_TIM4_STOP
//    </check>
//  </item>
//  


// ----------------------  Field Item: DBG_DBGMCU_APB1_FZ_DBG_TIM5_STOP  --------------------------
// SVD Line: 1079

//  <item> SFDITEM_FIELD__DBG_DBGMCU_APB1_FZ_DBG_TIM5_STOP
//    <name> DBG_TIM5_STOP </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0xE0042008) DBG_TIM5_STOP </i>
//    <check> 
//      <loc> ( (unsigned int) DBG_DBGMCU_APB1_FZ ) </loc>
//      <o.3..3> DBG_TIM5_STOP
//    </check>
//  </item>
//  


// -----------------------  Field Item: DBG_DBGMCU_APB1_FZ_DBG_RTC_Stop  --------------------------
// SVD Line: 1085

//  <item> SFDITEM_FIELD__DBG_DBGMCU_APB1_FZ_DBG_RTC_Stop
//    <name> DBG_RTC_Stop </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0xE0042008) RTC stopped when Core is  halted </i>
//    <check> 
//      <loc> ( (unsigned int) DBG_DBGMCU_APB1_FZ ) </loc>
//      <o.10..10> DBG_RTC_Stop
//    </check>
//  </item>
//  


// ----------------------  Field Item: DBG_DBGMCU_APB1_FZ_DBG_WWDG_STOP  --------------------------
// SVD Line: 1092

//  <item> SFDITEM_FIELD__DBG_DBGMCU_APB1_FZ_DBG_WWDG_STOP
//    <name> DBG_WWDG_STOP </name>
//    <rw> 
//    <i> [Bit 11] RW (@ 0xE0042008) DBG_WWDG_STOP </i>
//    <check> 
//      <loc> ( (unsigned int) DBG_DBGMCU_APB1_FZ ) </loc>
//      <o.11..11> DBG_WWDG_STOP
//    </check>
//  </item>
//  


// ----------------------  Field Item: DBG_DBGMCU_APB1_FZ_DBG_IWDEG_STOP  -------------------------
// SVD Line: 1098

//  <item> SFDITEM_FIELD__DBG_DBGMCU_APB1_FZ_DBG_IWDEG_STOP
//    <name> DBG_IWDEG_STOP </name>
//    <rw> 
//    <i> [Bit 12] RW (@ 0xE0042008) DBG_IWDEG_STOP </i>
//    <check> 
//      <loc> ( (unsigned int) DBG_DBGMCU_APB1_FZ ) </loc>
//      <o.12..12> DBG_IWDEG_STOP
//    </check>
//  </item>
//  


// ------------------  Field Item: DBG_DBGMCU_APB1_FZ_DBG_I2C1_SMBUS_TIMEOUT  ---------------------
// SVD Line: 1104

//  <item> SFDITEM_FIELD__DBG_DBGMCU_APB1_FZ_DBG_I2C1_SMBUS_TIMEOUT
//    <name> DBG_I2C1_SMBUS_TIMEOUT </name>
//    <rw> 
//    <i> [Bit 21] RW (@ 0xE0042008) DBG_J2C1_SMBUS_TIMEOUT </i>
//    <check> 
//      <loc> ( (unsigned int) DBG_DBGMCU_APB1_FZ ) </loc>
//      <o.21..21> DBG_I2C1_SMBUS_TIMEOUT
//    </check>
//  </item>
//  


// ------------------  Field Item: DBG_DBGMCU_APB1_FZ_DBG_I2C2_SMBUS_TIMEOUT  ---------------------
// SVD Line: 1110

//  <item> SFDITEM_FIELD__DBG_DBGMCU_APB1_FZ_DBG_I2C2_SMBUS_TIMEOUT
//    <name> DBG_I2C2_SMBUS_TIMEOUT </name>
//    <rw> 
//    <i> [Bit 22] RW (@ 0xE0042008) DBG_J2C2_SMBUS_TIMEOUT </i>
//    <check> 
//      <loc> ( (unsigned int) DBG_DBGMCU_APB1_FZ ) </loc>
//      <o.22..22> DBG_I2C2_SMBUS_TIMEOUT
//    </check>
//  </item>
//  


// ------------------  Field Item: DBG_DBGMCU_APB1_FZ_DBG_I2C3SMBUS_TIMEOUT  ----------------------
// SVD Line: 1116

//  <item> SFDITEM_FIELD__DBG_DBGMCU_APB1_FZ_DBG_I2C3SMBUS_TIMEOUT
//    <name> DBG_I2C3SMBUS_TIMEOUT </name>
//    <rw> 
//    <i> [Bit 23] RW (@ 0xE0042008) DBG_J2C3SMBUS_TIMEOUT </i>
//    <check> 
//      <loc> ( (unsigned int) DBG_DBGMCU_APB1_FZ ) </loc>
//      <o.23..23> DBG_I2C3SMBUS_TIMEOUT
//    </check>
//  </item>
//  


// ---------------------------  Register RTree: DBG_DBGMCU_APB1_FZ  -------------------------------
// SVD Line: 1052

//  <rtree> SFDITEM_REG__DBG_DBGMCU_APB1_FZ
//    <name> DBGMCU_APB1_FZ </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0xE0042008) Debug MCU APB1 Freeze registe </i>
//    <loc> ( (unsigned int)((DBG_DBGMCU_APB1_FZ >> 0) & 0xFFFFFFFF), ((DBG_DBGMCU_APB1_FZ = (DBG_DBGMCU_APB1_FZ & ~(0xE01C0FUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xE01C0F) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__DBG_DBGMCU_APB1_FZ_DBG_TIM2_STOP </item>
//    <item> SFDITEM_FIELD__DBG_DBGMCU_APB1_FZ_DBG_TIM3_STOP </item>
//    <item> SFDITEM_FIELD__DBG_DBGMCU_APB1_FZ_DBG_TIM4_STOP </item>
//    <item> SFDITEM_FIELD__DBG_DBGMCU_APB1_FZ_DBG_TIM5_STOP </item>
//    <item> SFDITEM_FIELD__DBG_DBGMCU_APB1_FZ_DBG_RTC_Stop </item>
//    <item> SFDITEM_FIELD__DBG_DBGMCU_APB1_FZ_DBG_WWDG_STOP </item>
//    <item> SFDITEM_FIELD__DBG_DBGMCU_APB1_FZ_DBG_IWDEG_STOP </item>
//    <item> SFDITEM_FIELD__DBG_DBGMCU_APB1_FZ_DBG_I2C1_SMBUS_TIMEOUT </item>
//    <item> SFDITEM_FIELD__DBG_DBGMCU_APB1_FZ_DBG_I2C2_SMBUS_TIMEOUT </item>
//    <item> SFDITEM_FIELD__DBG_DBGMCU_APB1_FZ_DBG_I2C3SMBUS_TIMEOUT </item>
//  </rtree>
//  


// ------------------------  Register Item Address: DBG_DBGMCU_APB2_FZ  ---------------------------
// SVD Line: 1124

unsigned int DBG_DBGMCU_APB2_FZ __AT (0xE004200C);



// ----------------------  Field Item: DBG_DBGMCU_APB2_FZ_DBG_TIM1_STOP  --------------------------
// SVD Line: 1133

//  <item> SFDITEM_FIELD__DBG_DBGMCU_APB2_FZ_DBG_TIM1_STOP
//    <name> DBG_TIM1_STOP </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0xE004200C) TIM1 counter stopped when core is  halted </i>
//    <check> 
//      <loc> ( (unsigned int) DBG_DBGMCU_APB2_FZ ) </loc>
//      <o.0..0> DBG_TIM1_STOP
//    </check>
//  </item>
//  


// ----------------------  Field Item: DBG_DBGMCU_APB2_FZ_DBG_TIM9_STOP  --------------------------
// SVD Line: 1140

//  <item> SFDITEM_FIELD__DBG_DBGMCU_APB2_FZ_DBG_TIM9_STOP
//    <name> DBG_TIM9_STOP </name>
//    <rw> 
//    <i> [Bit 16] RW (@ 0xE004200C) TIM9 counter stopped when core is  halted </i>
//    <check> 
//      <loc> ( (unsigned int) DBG_DBGMCU_APB2_FZ ) </loc>
//      <o.16..16> DBG_TIM9_STOP
//    </check>
//  </item>
//  


// ----------------------  Field Item: DBG_DBGMCU_APB2_FZ_DBG_TIM10_STOP  -------------------------
// SVD Line: 1147

//  <item> SFDITEM_FIELD__DBG_DBGMCU_APB2_FZ_DBG_TIM10_STOP
//    <name> DBG_TIM10_STOP </name>
//    <rw> 
//    <i> [Bit 17] RW (@ 0xE004200C) TIM10 counter stopped when core is  halted </i>
//    <check> 
//      <loc> ( (unsigned int) DBG_DBGMCU_APB2_FZ ) </loc>
//      <o.17..17> DBG_TIM10_STOP
//    </check>
//  </item>
//  


// ----------------------  Field Item: DBG_DBGMCU_APB2_FZ_DBG_TIM11_STOP  -------------------------
// SVD Line: 1154

//  <item> SFDITEM_FIELD__DBG_DBGMCU_APB2_FZ_DBG_TIM11_STOP
//    <name> DBG_TIM11_STOP </name>
//    <rw> 
//    <i> [Bit 18] RW (@ 0xE004200C) TIM11 counter stopped when core is  halted </i>
//    <check> 
//      <loc> ( (unsigned int) DBG_DBGMCU_APB2_FZ ) </loc>
//      <o.18..18> DBG_TIM11_STOP
//    </check>
//  </item>
//  


// ---------------------------  Register RTree: DBG_DBGMCU_APB2_FZ  -------------------------------
// SVD Line: 1124

//  <rtree> SFDITEM_REG__DBG_DBGMCU_APB2_FZ
//    <name> DBGMCU_APB2_FZ </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0xE004200C) Debug MCU APB2 Freeze registe </i>
//    <loc> ( (unsigned int)((DBG_DBGMCU_APB2_FZ >> 0) & 0xFFFFFFFF), ((DBG_DBGMCU_APB2_FZ = (DBG_DBGMCU_APB2_FZ & ~(0x70001UL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x70001) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__DBG_DBGMCU_APB2_FZ_DBG_TIM1_STOP </item>
//    <item> SFDITEM_FIELD__DBG_DBGMCU_APB2_FZ_DBG_TIM9_STOP </item>
//    <item> SFDITEM_FIELD__DBG_DBGMCU_APB2_FZ_DBG_TIM10_STOP </item>
//    <item> SFDITEM_FIELD__DBG_DBGMCU_APB2_FZ_DBG_TIM11_STOP </item>
//  </rtree>
//  


// ----------------------------------  Peripheral View: DBG  --------------------------------------
// SVD Line: 977

//  <view> DBG
//    <name> DBG </name>
//    <item> SFDITEM_REG__DBG_DBGMCU_IDCODE </item>
//    <item> SFDITEM_REG__DBG_DBGMCU_CR </item>
//    <item> SFDITEM_REG__DBG_DBGMCU_APB1_FZ </item>
//    <item> SFDITEM_REG__DBG_DBGMCU_APB2_FZ </item>
//  </view>
//  


// -----------------------------  Register Item Address: EXTI_IMR  --------------------------------
// SVD Line: 1218

unsigned int EXTI_IMR __AT (0x40013C00);



// --------------------------------  Field Item: EXTI_IMR_MR0  ------------------------------------
// SVD Line: 1228

//  <item> SFDITEM_FIELD__EXTI_IMR_MR0
//    <name> MR0 </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40013C00) Interrupt Mask on line 0 </i>
//    <check> 
//      <loc> ( (unsigned int) EXTI_IMR ) </loc>
//      <o.0..0> MR0
//    </check>
//  </item>
//  


// --------------------------------  Field Item: EXTI_IMR_MR1  ------------------------------------
// SVD Line: 1234

//  <item> SFDITEM_FIELD__EXTI_IMR_MR1
//    <name> MR1 </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x40013C00) Interrupt Mask on line 1 </i>
//    <check> 
//      <loc> ( (unsigned int) EXTI_IMR ) </loc>
//      <o.1..1> MR1
//    </check>
//  </item>
//  


// --------------------------------  Field Item: EXTI_IMR_MR2  ------------------------------------
// SVD Line: 1240

//  <item> SFDITEM_FIELD__EXTI_IMR_MR2
//    <name> MR2 </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x40013C00) Interrupt Mask on line 2 </i>
//    <check> 
//      <loc> ( (unsigned int) EXTI_IMR ) </loc>
//      <o.2..2> MR2
//    </check>
//  </item>
//  


// --------------------------------  Field Item: EXTI_IMR_MR3  ------------------------------------
// SVD Line: 1246

//  <item> SFDITEM_FIELD__EXTI_IMR_MR3
//    <name> MR3 </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x40013C00) Interrupt Mask on line 3 </i>
//    <check> 
//      <loc> ( (unsigned int) EXTI_IMR ) </loc>
//      <o.3..3> MR3
//    </check>
//  </item>
//  


// --------------------------------  Field Item: EXTI_IMR_MR4  ------------------------------------
// SVD Line: 1252

//  <item> SFDITEM_FIELD__EXTI_IMR_MR4
//    <name> MR4 </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x40013C00) Interrupt Mask on line 4 </i>
//    <check> 
//      <loc> ( (unsigned int) EXTI_IMR ) </loc>
//      <o.4..4> MR4
//    </check>
//  </item>
//  


// --------------------------------  Field Item: EXTI_IMR_MR5  ------------------------------------
// SVD Line: 1258

//  <item> SFDITEM_FIELD__EXTI_IMR_MR5
//    <name> MR5 </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x40013C00) Interrupt Mask on line 5 </i>
//    <check> 
//      <loc> ( (unsigned int) EXTI_IMR ) </loc>
//      <o.5..5> MR5
//    </check>
//  </item>
//  


// --------------------------------  Field Item: EXTI_IMR_MR6  ------------------------------------
// SVD Line: 1264

//  <item> SFDITEM_FIELD__EXTI_IMR_MR6
//    <name> MR6 </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x40013C00) Interrupt Mask on line 6 </i>
//    <check> 
//      <loc> ( (unsigned int) EXTI_IMR ) </loc>
//      <o.6..6> MR6
//    </check>
//  </item>
//  


// --------------------------------  Field Item: EXTI_IMR_MR7  ------------------------------------
// SVD Line: 1270

//  <item> SFDITEM_FIELD__EXTI_IMR_MR7
//    <name> MR7 </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x40013C00) Interrupt Mask on line 7 </i>
//    <check> 
//      <loc> ( (unsigned int) EXTI_IMR ) </loc>
//      <o.7..7> MR7
//    </check>
//  </item>
//  


// --------------------------------  Field Item: EXTI_IMR_MR8  ------------------------------------
// SVD Line: 1276

//  <item> SFDITEM_FIELD__EXTI_IMR_MR8
//    <name> MR8 </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x40013C00) Interrupt Mask on line 8 </i>
//    <check> 
//      <loc> ( (unsigned int) EXTI_IMR ) </loc>
//      <o.8..8> MR8
//    </check>
//  </item>
//  


// --------------------------------  Field Item: EXTI_IMR_MR9  ------------------------------------
// SVD Line: 1282

//  <item> SFDITEM_FIELD__EXTI_IMR_MR9
//    <name> MR9 </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x40013C00) Interrupt Mask on line 9 </i>
//    <check> 
//      <loc> ( (unsigned int) EXTI_IMR ) </loc>
//      <o.9..9> MR9
//    </check>
//  </item>
//  


// --------------------------------  Field Item: EXTI_IMR_MR10  -----------------------------------
// SVD Line: 1288

//  <item> SFDITEM_FIELD__EXTI_IMR_MR10
//    <name> MR10 </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x40013C00) Interrupt Mask on line 10 </i>
//    <check> 
//      <loc> ( (unsigned int) EXTI_IMR ) </loc>
//      <o.10..10> MR10
//    </check>
//  </item>
//  


// --------------------------------  Field Item: EXTI_IMR_MR11  -----------------------------------
// SVD Line: 1294

//  <item> SFDITEM_FIELD__EXTI_IMR_MR11
//    <name> MR11 </name>
//    <rw> 
//    <i> [Bit 11] RW (@ 0x40013C00) Interrupt Mask on line 11 </i>
//    <check> 
//      <loc> ( (unsigned int) EXTI_IMR ) </loc>
//      <o.11..11> MR11
//    </check>
//  </item>
//  


// --------------------------------  Field Item: EXTI_IMR_MR12  -----------------------------------
// SVD Line: 1300

//  <item> SFDITEM_FIELD__EXTI_IMR_MR12
//    <name> MR12 </name>
//    <rw> 
//    <i> [Bit 12] RW (@ 0x40013C00) Interrupt Mask on line 12 </i>
//    <check> 
//      <loc> ( (unsigned int) EXTI_IMR ) </loc>
//      <o.12..12> MR12
//    </check>
//  </item>
//  


// --------------------------------  Field Item: EXTI_IMR_MR13  -----------------------------------
// SVD Line: 1306

//  <item> SFDITEM_FIELD__EXTI_IMR_MR13
//    <name> MR13 </name>
//    <rw> 
//    <i> [Bit 13] RW (@ 0x40013C00) Interrupt Mask on line 13 </i>
//    <check> 
//      <loc> ( (unsigned int) EXTI_IMR ) </loc>
//      <o.13..13> MR13
//    </check>
//  </item>
//  


// --------------------------------  Field Item: EXTI_IMR_MR14  -----------------------------------
// SVD Line: 1312

//  <item> SFDITEM_FIELD__EXTI_IMR_MR14
//    <name> MR14 </name>
//    <rw> 
//    <i> [Bit 14] RW (@ 0x40013C00) Interrupt Mask on line 14 </i>
//    <check> 
//      <loc> ( (unsigned int) EXTI_IMR ) </loc>
//      <o.14..14> MR14
//    </check>
//  </item>
//  


// --------------------------------  Field Item: EXTI_IMR_MR15  -----------------------------------
// SVD Line: 1318

//  <item> SFDITEM_FIELD__EXTI_IMR_MR15
//    <name> MR15 </name>
//    <rw> 
//    <i> [Bit 15] RW (@ 0x40013C00) Interrupt Mask on line 15 </i>
//    <check> 
//      <loc> ( (unsigned int) EXTI_IMR ) </loc>
//      <o.15..15> MR15
//    </check>
//  </item>
//  


// --------------------------------  Field Item: EXTI_IMR_MR16  -----------------------------------
// SVD Line: 1324

//  <item> SFDITEM_FIELD__EXTI_IMR_MR16
//    <name> MR16 </name>
//    <rw> 
//    <i> [Bit 16] RW (@ 0x40013C00) Interrupt Mask on line 16 </i>
//    <check> 
//      <loc> ( (unsigned int) EXTI_IMR ) </loc>
//      <o.16..16> MR16
//    </check>
//  </item>
//  


// --------------------------------  Field Item: EXTI_IMR_MR17  -----------------------------------
// SVD Line: 1330

//  <item> SFDITEM_FIELD__EXTI_IMR_MR17
//    <name> MR17 </name>
//    <rw> 
//    <i> [Bit 17] RW (@ 0x40013C00) Interrupt Mask on line 17 </i>
//    <check> 
//      <loc> ( (unsigned int) EXTI_IMR ) </loc>
//      <o.17..17> MR17
//    </check>
//  </item>
//  


// --------------------------------  Field Item: EXTI_IMR_MR18  -----------------------------------
// SVD Line: 1336

//  <item> SFDITEM_FIELD__EXTI_IMR_MR18
//    <name> MR18 </name>
//    <rw> 
//    <i> [Bit 18] RW (@ 0x40013C00) Interrupt Mask on line 18 </i>
//    <check> 
//      <loc> ( (unsigned int) EXTI_IMR ) </loc>
//      <o.18..18> MR18
//    </check>
//  </item>
//  


// --------------------------------  Field Item: EXTI_IMR_MR19  -----------------------------------
// SVD Line: 1342

//  <item> SFDITEM_FIELD__EXTI_IMR_MR19
//    <name> MR19 </name>
//    <rw> 
//    <i> [Bit 19] RW (@ 0x40013C00) Interrupt Mask on line 19 </i>
//    <check> 
//      <loc> ( (unsigned int) EXTI_IMR ) </loc>
//      <o.19..19> MR19
//    </check>
//  </item>
//  


// --------------------------------  Field Item: EXTI_IMR_MR20  -----------------------------------
// SVD Line: 1348

//  <item> SFDITEM_FIELD__EXTI_IMR_MR20
//    <name> MR20 </name>
//    <rw> 
//    <i> [Bit 20] RW (@ 0x40013C00) Interrupt Mask on line 20 </i>
//    <check> 
//      <loc> ( (unsigned int) EXTI_IMR ) </loc>
//      <o.20..20> MR20
//    </check>
//  </item>
//  


// --------------------------------  Field Item: EXTI_IMR_MR21  -----------------------------------
// SVD Line: 1354

//  <item> SFDITEM_FIELD__EXTI_IMR_MR21
//    <name> MR21 </name>
//    <rw> 
//    <i> [Bit 21] RW (@ 0x40013C00) Interrupt Mask on line 21 </i>
//    <check> 
//      <loc> ( (unsigned int) EXTI_IMR ) </loc>
//      <o.21..21> MR21
//    </check>
//  </item>
//  


// --------------------------------  Field Item: EXTI_IMR_MR22  -----------------------------------
// SVD Line: 1360

//  <item> SFDITEM_FIELD__EXTI_IMR_MR22
//    <name> MR22 </name>
//    <rw> 
//    <i> [Bit 22] RW (@ 0x40013C00) Interrupt Mask on line 22 </i>
//    <check> 
//      <loc> ( (unsigned int) EXTI_IMR ) </loc>
//      <o.22..22> MR22
//    </check>
//  </item>
//  


// --------------------------------  Register RTree: EXTI_IMR  ------------------------------------
// SVD Line: 1218

//  <rtree> SFDITEM_REG__EXTI_IMR
//    <name> IMR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40013C00) Interrupt mask register  (EXTI_IMR) </i>
//    <loc> ( (unsigned int)((EXTI_IMR >> 0) & 0xFFFFFFFF), ((EXTI_IMR = (EXTI_IMR & ~(0x7FFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x7FFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__EXTI_IMR_MR0 </item>
//    <item> SFDITEM_FIELD__EXTI_IMR_MR1 </item>
//    <item> SFDITEM_FIELD__EXTI_IMR_MR2 </item>
//    <item> SFDITEM_FIELD__EXTI_IMR_MR3 </item>
//    <item> SFDITEM_FIELD__EXTI_IMR_MR4 </item>
//    <item> SFDITEM_FIELD__EXTI_IMR_MR5 </item>
//    <item> SFDITEM_FIELD__EXTI_IMR_MR6 </item>
//    <item> SFDITEM_FIELD__EXTI_IMR_MR7 </item>
//    <item> SFDITEM_FIELD__EXTI_IMR_MR8 </item>
//    <item> SFDITEM_FIELD__EXTI_IMR_MR9 </item>
//    <item> SFDITEM_FIELD__EXTI_IMR_MR10 </item>
//    <item> SFDITEM_FIELD__EXTI_IMR_MR11 </item>
//    <item> SFDITEM_FIELD__EXTI_IMR_MR12 </item>
//    <item> SFDITEM_FIELD__EXTI_IMR_MR13 </item>
//    <item> SFDITEM_FIELD__EXTI_IMR_MR14 </item>
//    <item> SFDITEM_FIELD__EXTI_IMR_MR15 </item>
//    <item> SFDITEM_FIELD__EXTI_IMR_MR16 </item>
//    <item> SFDITEM_FIELD__EXTI_IMR_MR17 </item>
//    <item> SFDITEM_FIELD__EXTI_IMR_MR18 </item>
//    <item> SFDITEM_FIELD__EXTI_IMR_MR19 </item>
//    <item> SFDITEM_FIELD__EXTI_IMR_MR20 </item>
//    <item> SFDITEM_FIELD__EXTI_IMR_MR21 </item>
//    <item> SFDITEM_FIELD__EXTI_IMR_MR22 </item>
//  </rtree>
//  


// -----------------------------  Register Item Address: EXTI_EMR  --------------------------------
// SVD Line: 1368

unsigned int EXTI_EMR __AT (0x40013C04);



// --------------------------------  Field Item: EXTI_EMR_MR0  ------------------------------------
// SVD Line: 1377

//  <item> SFDITEM_FIELD__EXTI_EMR_MR0
//    <name> MR0 </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40013C04) Event Mask on line 0 </i>
//    <check> 
//      <loc> ( (unsigned int) EXTI_EMR ) </loc>
//      <o.0..0> MR0
//    </check>
//  </item>
//  


// --------------------------------  Field Item: EXTI_EMR_MR1  ------------------------------------
// SVD Line: 1383

//  <item> SFDITEM_FIELD__EXTI_EMR_MR1
//    <name> MR1 </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x40013C04) Event Mask on line 1 </i>
//    <check> 
//      <loc> ( (unsigned int) EXTI_EMR ) </loc>
//      <o.1..1> MR1
//    </check>
//  </item>
//  


// --------------------------------  Field Item: EXTI_EMR_MR2  ------------------------------------
// SVD Line: 1389

//  <item> SFDITEM_FIELD__EXTI_EMR_MR2
//    <name> MR2 </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x40013C04) Event Mask on line 2 </i>
//    <check> 
//      <loc> ( (unsigned int) EXTI_EMR ) </loc>
//      <o.2..2> MR2
//    </check>
//  </item>
//  


// --------------------------------  Field Item: EXTI_EMR_MR3  ------------------------------------
// SVD Line: 1395

//  <item> SFDITEM_FIELD__EXTI_EMR_MR3
//    <name> MR3 </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x40013C04) Event Mask on line 3 </i>
//    <check> 
//      <loc> ( (unsigned int) EXTI_EMR ) </loc>
//      <o.3..3> MR3
//    </check>
//  </item>
//  


// --------------------------------  Field Item: EXTI_EMR_MR4  ------------------------------------
// SVD Line: 1401

//  <item> SFDITEM_FIELD__EXTI_EMR_MR4
//    <name> MR4 </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x40013C04) Event Mask on line 4 </i>
//    <check> 
//      <loc> ( (unsigned int) EXTI_EMR ) </loc>
//      <o.4..4> MR4
//    </check>
//  </item>
//  


// --------------------------------  Field Item: EXTI_EMR_MR5  ------------------------------------
// SVD Line: 1407

//  <item> SFDITEM_FIELD__EXTI_EMR_MR5
//    <name> MR5 </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x40013C04) Event Mask on line 5 </i>
//    <check> 
//      <loc> ( (unsigned int) EXTI_EMR ) </loc>
//      <o.5..5> MR5
//    </check>
//  </item>
//  


// --------------------------------  Field Item: EXTI_EMR_MR6  ------------------------------------
// SVD Line: 1413

//  <item> SFDITEM_FIELD__EXTI_EMR_MR6
//    <name> MR6 </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x40013C04) Event Mask on line 6 </i>
//    <check> 
//      <loc> ( (unsigned int) EXTI_EMR ) </loc>
//      <o.6..6> MR6
//    </check>
//  </item>
//  


// --------------------------------  Field Item: EXTI_EMR_MR7  ------------------------------------
// SVD Line: 1419

//  <item> SFDITEM_FIELD__EXTI_EMR_MR7
//    <name> MR7 </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x40013C04) Event Mask on line 7 </i>
//    <check> 
//      <loc> ( (unsigned int) EXTI_EMR ) </loc>
//      <o.7..7> MR7
//    </check>
//  </item>
//  


// --------------------------------  Field Item: EXTI_EMR_MR8  ------------------------------------
// SVD Line: 1425

//  <item> SFDITEM_FIELD__EXTI_EMR_MR8
//    <name> MR8 </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x40013C04) Event Mask on line 8 </i>
//    <check> 
//      <loc> ( (unsigned int) EXTI_EMR ) </loc>
//      <o.8..8> MR8
//    </check>
//  </item>
//  


// --------------------------------  Field Item: EXTI_EMR_MR9  ------------------------------------
// SVD Line: 1431

//  <item> SFDITEM_FIELD__EXTI_EMR_MR9
//    <name> MR9 </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x40013C04) Event Mask on line 9 </i>
//    <check> 
//      <loc> ( (unsigned int) EXTI_EMR ) </loc>
//      <o.9..9> MR9
//    </check>
//  </item>
//  


// --------------------------------  Field Item: EXTI_EMR_MR10  -----------------------------------
// SVD Line: 1437

//  <item> SFDITEM_FIELD__EXTI_EMR_MR10
//    <name> MR10 </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x40013C04) Event Mask on line 10 </i>
//    <check> 
//      <loc> ( (unsigned int) EXTI_EMR ) </loc>
//      <o.10..10> MR10
//    </check>
//  </item>
//  


// --------------------------------  Field Item: EXTI_EMR_MR11  -----------------------------------
// SVD Line: 1443

//  <item> SFDITEM_FIELD__EXTI_EMR_MR11
//    <name> MR11 </name>
//    <rw> 
//    <i> [Bit 11] RW (@ 0x40013C04) Event Mask on line 11 </i>
//    <check> 
//      <loc> ( (unsigned int) EXTI_EMR ) </loc>
//      <o.11..11> MR11
//    </check>
//  </item>
//  


// --------------------------------  Field Item: EXTI_EMR_MR12  -----------------------------------
// SVD Line: 1449

//  <item> SFDITEM_FIELD__EXTI_EMR_MR12
//    <name> MR12 </name>
//    <rw> 
//    <i> [Bit 12] RW (@ 0x40013C04) Event Mask on line 12 </i>
//    <check> 
//      <loc> ( (unsigned int) EXTI_EMR ) </loc>
//      <o.12..12> MR12
//    </check>
//  </item>
//  


// --------------------------------  Field Item: EXTI_EMR_MR13  -----------------------------------
// SVD Line: 1455

//  <item> SFDITEM_FIELD__EXTI_EMR_MR13
//    <name> MR13 </name>
//    <rw> 
//    <i> [Bit 13] RW (@ 0x40013C04) Event Mask on line 13 </i>
//    <check> 
//      <loc> ( (unsigned int) EXTI_EMR ) </loc>
//      <o.13..13> MR13
//    </check>
//  </item>
//  


// --------------------------------  Field Item: EXTI_EMR_MR14  -----------------------------------
// SVD Line: 1461

//  <item> SFDITEM_FIELD__EXTI_EMR_MR14
//    <name> MR14 </name>
//    <rw> 
//    <i> [Bit 14] RW (@ 0x40013C04) Event Mask on line 14 </i>
//    <check> 
//      <loc> ( (unsigned int) EXTI_EMR ) </loc>
//      <o.14..14> MR14
//    </check>
//  </item>
//  


// --------------------------------  Field Item: EXTI_EMR_MR15  -----------------------------------
// SVD Line: 1467

//  <item> SFDITEM_FIELD__EXTI_EMR_MR15
//    <name> MR15 </name>
//    <rw> 
//    <i> [Bit 15] RW (@ 0x40013C04) Event Mask on line 15 </i>
//    <check> 
//      <loc> ( (unsigned int) EXTI_EMR ) </loc>
//      <o.15..15> MR15
//    </check>
//  </item>
//  


// --------------------------------  Field Item: EXTI_EMR_MR16  -----------------------------------
// SVD Line: 1473

//  <item> SFDITEM_FIELD__EXTI_EMR_MR16
//    <name> MR16 </name>
//    <rw> 
//    <i> [Bit 16] RW (@ 0x40013C04) Event Mask on line 16 </i>
//    <check> 
//      <loc> ( (unsigned int) EXTI_EMR ) </loc>
//      <o.16..16> MR16
//    </check>
//  </item>
//  


// --------------------------------  Field Item: EXTI_EMR_MR17  -----------------------------------
// SVD Line: 1479

//  <item> SFDITEM_FIELD__EXTI_EMR_MR17
//    <name> MR17 </name>
//    <rw> 
//    <i> [Bit 17] RW (@ 0x40013C04) Event Mask on line 17 </i>
//    <check> 
//      <loc> ( (unsigned int) EXTI_EMR ) </loc>
//      <o.17..17> MR17
//    </check>
//  </item>
//  


// --------------------------------  Field Item: EXTI_EMR_MR18  -----------------------------------
// SVD Line: 1485

//  <item> SFDITEM_FIELD__EXTI_EMR_MR18
//    <name> MR18 </name>
//    <rw> 
//    <i> [Bit 18] RW (@ 0x40013C04) Event Mask on line 18 </i>
//    <check> 
//      <loc> ( (unsigned int) EXTI_EMR ) </loc>
//      <o.18..18> MR18
//    </check>
//  </item>
//  


// --------------------------------  Field Item: EXTI_EMR_MR19  -----------------------------------
// SVD Line: 1491

//  <item> SFDITEM_FIELD__EXTI_EMR_MR19
//    <name> MR19 </name>
//    <rw> 
//    <i> [Bit 19] RW (@ 0x40013C04) Event Mask on line 19 </i>
//    <check> 
//      <loc> ( (unsigned int) EXTI_EMR ) </loc>
//      <o.19..19> MR19
//    </check>
//  </item>
//  


// --------------------------------  Field Item: EXTI_EMR_MR20  -----------------------------------
// SVD Line: 1497

//  <item> SFDITEM_FIELD__EXTI_EMR_MR20
//    <name> MR20 </name>
//    <rw> 
//    <i> [Bit 20] RW (@ 0x40013C04) Event Mask on line 20 </i>
//    <check> 
//      <loc> ( (unsigned int) EXTI_EMR ) </loc>
//      <o.20..20> MR20
//    </check>
//  </item>
//  


// --------------------------------  Field Item: EXTI_EMR_MR21  -----------------------------------
// SVD Line: 1503

//  <item> SFDITEM_FIELD__EXTI_EMR_MR21
//    <name> MR21 </name>
//    <rw> 
//    <i> [Bit 21] RW (@ 0x40013C04) Event Mask on line 21 </i>
//    <check> 
//      <loc> ( (unsigned int) EXTI_EMR ) </loc>
//      <o.21..21> MR21
//    </check>
//  </item>
//  


// --------------------------------  Field Item: EXTI_EMR_MR22  -----------------------------------
// SVD Line: 1509

//  <item> SFDITEM_FIELD__EXTI_EMR_MR22
//    <name> MR22 </name>
//    <rw> 
//    <i> [Bit 22] RW (@ 0x40013C04) Event Mask on line 22 </i>
//    <check> 
//      <loc> ( (unsigned int) EXTI_EMR ) </loc>
//      <o.22..22> MR22
//    </check>
//  </item>
//  


// --------------------------------  Register RTree: EXTI_EMR  ------------------------------------
// SVD Line: 1368

//  <rtree> SFDITEM_REG__EXTI_EMR
//    <name> EMR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40013C04) Event mask register (EXTI_EMR) </i>
//    <loc> ( (unsigned int)((EXTI_EMR >> 0) & 0xFFFFFFFF), ((EXTI_EMR = (EXTI_EMR & ~(0x7FFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x7FFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__EXTI_EMR_MR0 </item>
//    <item> SFDITEM_FIELD__EXTI_EMR_MR1 </item>
//    <item> SFDITEM_FIELD__EXTI_EMR_MR2 </item>
//    <item> SFDITEM_FIELD__EXTI_EMR_MR3 </item>
//    <item> SFDITEM_FIELD__EXTI_EMR_MR4 </item>
//    <item> SFDITEM_FIELD__EXTI_EMR_MR5 </item>
//    <item> SFDITEM_FIELD__EXTI_EMR_MR6 </item>
//    <item> SFDITEM_FIELD__EXTI_EMR_MR7 </item>
//    <item> SFDITEM_FIELD__EXTI_EMR_MR8 </item>
//    <item> SFDITEM_FIELD__EXTI_EMR_MR9 </item>
//    <item> SFDITEM_FIELD__EXTI_EMR_MR10 </item>
//    <item> SFDITEM_FIELD__EXTI_EMR_MR11 </item>
//    <item> SFDITEM_FIELD__EXTI_EMR_MR12 </item>
//    <item> SFDITEM_FIELD__EXTI_EMR_MR13 </item>
//    <item> SFDITEM_FIELD__EXTI_EMR_MR14 </item>
//    <item> SFDITEM_FIELD__EXTI_EMR_MR15 </item>
//    <item> SFDITEM_FIELD__EXTI_EMR_MR16 </item>
//    <item> SFDITEM_FIELD__EXTI_EMR_MR17 </item>
//    <item> SFDITEM_FIELD__EXTI_EMR_MR18 </item>
//    <item> SFDITEM_FIELD__EXTI_EMR_MR19 </item>
//    <item> SFDITEM_FIELD__EXTI_EMR_MR20 </item>
//    <item> SFDITEM_FIELD__EXTI_EMR_MR21 </item>
//    <item> SFDITEM_FIELD__EXTI_EMR_MR22 </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: EXTI_RTSR  --------------------------------
// SVD Line: 1517

unsigned int EXTI_RTSR __AT (0x40013C08);



// --------------------------------  Field Item: EXTI_RTSR_TR0  -----------------------------------
// SVD Line: 1527

//  <item> SFDITEM_FIELD__EXTI_RTSR_TR0
//    <name> TR0 </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40013C08) Rising trigger event configuration of  line 0 </i>
//    <check> 
//      <loc> ( (unsigned int) EXTI_RTSR ) </loc>
//      <o.0..0> TR0
//    </check>
//  </item>
//  


// --------------------------------  Field Item: EXTI_RTSR_TR1  -----------------------------------
// SVD Line: 1534

//  <item> SFDITEM_FIELD__EXTI_RTSR_TR1
//    <name> TR1 </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x40013C08) Rising trigger event configuration of  line 1 </i>
//    <check> 
//      <loc> ( (unsigned int) EXTI_RTSR ) </loc>
//      <o.1..1> TR1
//    </check>
//  </item>
//  


// --------------------------------  Field Item: EXTI_RTSR_TR2  -----------------------------------
// SVD Line: 1541

//  <item> SFDITEM_FIELD__EXTI_RTSR_TR2
//    <name> TR2 </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x40013C08) Rising trigger event configuration of  line 2 </i>
//    <check> 
//      <loc> ( (unsigned int) EXTI_RTSR ) </loc>
//      <o.2..2> TR2
//    </check>
//  </item>
//  


// --------------------------------  Field Item: EXTI_RTSR_TR3  -----------------------------------
// SVD Line: 1548

//  <item> SFDITEM_FIELD__EXTI_RTSR_TR3
//    <name> TR3 </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x40013C08) Rising trigger event configuration of  line 3 </i>
//    <check> 
//      <loc> ( (unsigned int) EXTI_RTSR ) </loc>
//      <o.3..3> TR3
//    </check>
//  </item>
//  


// --------------------------------  Field Item: EXTI_RTSR_TR4  -----------------------------------
// SVD Line: 1555

//  <item> SFDITEM_FIELD__EXTI_RTSR_TR4
//    <name> TR4 </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x40013C08) Rising trigger event configuration of  line 4 </i>
//    <check> 
//      <loc> ( (unsigned int) EXTI_RTSR ) </loc>
//      <o.4..4> TR4
//    </check>
//  </item>
//  


// --------------------------------  Field Item: EXTI_RTSR_TR5  -----------------------------------
// SVD Line: 1562

//  <item> SFDITEM_FIELD__EXTI_RTSR_TR5
//    <name> TR5 </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x40013C08) Rising trigger event configuration of  line 5 </i>
//    <check> 
//      <loc> ( (unsigned int) EXTI_RTSR ) </loc>
//      <o.5..5> TR5
//    </check>
//  </item>
//  


// --------------------------------  Field Item: EXTI_RTSR_TR6  -----------------------------------
// SVD Line: 1569

//  <item> SFDITEM_FIELD__EXTI_RTSR_TR6
//    <name> TR6 </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x40013C08) Rising trigger event configuration of  line 6 </i>
//    <check> 
//      <loc> ( (unsigned int) EXTI_RTSR ) </loc>
//      <o.6..6> TR6
//    </check>
//  </item>
//  


// --------------------------------  Field Item: EXTI_RTSR_TR7  -----------------------------------
// SVD Line: 1576

//  <item> SFDITEM_FIELD__EXTI_RTSR_TR7
//    <name> TR7 </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x40013C08) Rising trigger event configuration of  line 7 </i>
//    <check> 
//      <loc> ( (unsigned int) EXTI_RTSR ) </loc>
//      <o.7..7> TR7
//    </check>
//  </item>
//  


// --------------------------------  Field Item: EXTI_RTSR_TR8  -----------------------------------
// SVD Line: 1583

//  <item> SFDITEM_FIELD__EXTI_RTSR_TR8
//    <name> TR8 </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x40013C08) Rising trigger event configuration of  line 8 </i>
//    <check> 
//      <loc> ( (unsigned int) EXTI_RTSR ) </loc>
//      <o.8..8> TR8
//    </check>
//  </item>
//  


// --------------------------------  Field Item: EXTI_RTSR_TR9  -----------------------------------
// SVD Line: 1590

//  <item> SFDITEM_FIELD__EXTI_RTSR_TR9
//    <name> TR9 </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x40013C08) Rising trigger event configuration of  line 9 </i>
//    <check> 
//      <loc> ( (unsigned int) EXTI_RTSR ) </loc>
//      <o.9..9> TR9
//    </check>
//  </item>
//  


// -------------------------------  Field Item: EXTI_RTSR_TR10  -----------------------------------
// SVD Line: 1597

//  <item> SFDITEM_FIELD__EXTI_RTSR_TR10
//    <name> TR10 </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x40013C08) Rising trigger event configuration of  line 10 </i>
//    <check> 
//      <loc> ( (unsigned int) EXTI_RTSR ) </loc>
//      <o.10..10> TR10
//    </check>
//  </item>
//  


// -------------------------------  Field Item: EXTI_RTSR_TR11  -----------------------------------
// SVD Line: 1604

//  <item> SFDITEM_FIELD__EXTI_RTSR_TR11
//    <name> TR11 </name>
//    <rw> 
//    <i> [Bit 11] RW (@ 0x40013C08) Rising trigger event configuration of  line 11 </i>
//    <check> 
//      <loc> ( (unsigned int) EXTI_RTSR ) </loc>
//      <o.11..11> TR11
//    </check>
//  </item>
//  


// -------------------------------  Field Item: EXTI_RTSR_TR12  -----------------------------------
// SVD Line: 1611

//  <item> SFDITEM_FIELD__EXTI_RTSR_TR12
//    <name> TR12 </name>
//    <rw> 
//    <i> [Bit 12] RW (@ 0x40013C08) Rising trigger event configuration of  line 12 </i>
//    <check> 
//      <loc> ( (unsigned int) EXTI_RTSR ) </loc>
//      <o.12..12> TR12
//    </check>
//  </item>
//  


// -------------------------------  Field Item: EXTI_RTSR_TR13  -----------------------------------
// SVD Line: 1618

//  <item> SFDITEM_FIELD__EXTI_RTSR_TR13
//    <name> TR13 </name>
//    <rw> 
//    <i> [Bit 13] RW (@ 0x40013C08) Rising trigger event configuration of  line 13 </i>
//    <check> 
//      <loc> ( (unsigned int) EXTI_RTSR ) </loc>
//      <o.13..13> TR13
//    </check>
//  </item>
//  


// -------------------------------  Field Item: EXTI_RTSR_TR14  -----------------------------------
// SVD Line: 1625

//  <item> SFDITEM_FIELD__EXTI_RTSR_TR14
//    <name> TR14 </name>
//    <rw> 
//    <i> [Bit 14] RW (@ 0x40013C08) Rising trigger event configuration of  line 14 </i>
//    <check> 
//      <loc> ( (unsigned int) EXTI_RTSR ) </loc>
//      <o.14..14> TR14
//    </check>
//  </item>
//  


// -------------------------------  Field Item: EXTI_RTSR_TR15  -----------------------------------
// SVD Line: 1632

//  <item> SFDITEM_FIELD__EXTI_RTSR_TR15
//    <name> TR15 </name>
//    <rw> 
//    <i> [Bit 15] RW (@ 0x40013C08) Rising trigger event configuration of  line 15 </i>
//    <check> 
//      <loc> ( (unsigned int) EXTI_RTSR ) </loc>
//      <o.15..15> TR15
//    </check>
//  </item>
//  


// -------------------------------  Field Item: EXTI_RTSR_TR16  -----------------------------------
// SVD Line: 1639

//  <item> SFDITEM_FIELD__EXTI_RTSR_TR16
//    <name> TR16 </name>
//    <rw> 
//    <i> [Bit 16] RW (@ 0x40013C08) Rising trigger event configuration of  line 16 </i>
//    <check> 
//      <loc> ( (unsigned int) EXTI_RTSR ) </loc>
//      <o.16..16> TR16
//    </check>
//  </item>
//  


// -------------------------------  Field Item: EXTI_RTSR_TR17  -----------------------------------
// SVD Line: 1646

//  <item> SFDITEM_FIELD__EXTI_RTSR_TR17
//    <name> TR17 </name>
//    <rw> 
//    <i> [Bit 17] RW (@ 0x40013C08) Rising trigger event configuration of  line 17 </i>
//    <check> 
//      <loc> ( (unsigned int) EXTI_RTSR ) </loc>
//      <o.17..17> TR17
//    </check>
//  </item>
//  


// -------------------------------  Field Item: EXTI_RTSR_TR18  -----------------------------------
// SVD Line: 1653

//  <item> SFDITEM_FIELD__EXTI_RTSR_TR18
//    <name> TR18 </name>
//    <rw> 
//    <i> [Bit 18] RW (@ 0x40013C08) Rising trigger event configuration of  line 18 </i>
//    <check> 
//      <loc> ( (unsigned int) EXTI_RTSR ) </loc>
//      <o.18..18> TR18
//    </check>
//  </item>
//  


// -------------------------------  Field Item: EXTI_RTSR_TR19  -----------------------------------
// SVD Line: 1660

//  <item> SFDITEM_FIELD__EXTI_RTSR_TR19
//    <name> TR19 </name>
//    <rw> 
//    <i> [Bit 19] RW (@ 0x40013C08) Rising trigger event configuration of  line 19 </i>
//    <check> 
//      <loc> ( (unsigned int) EXTI_RTSR ) </loc>
//      <o.19..19> TR19
//    </check>
//  </item>
//  


// -------------------------------  Field Item: EXTI_RTSR_TR20  -----------------------------------
// SVD Line: 1667

//  <item> SFDITEM_FIELD__EXTI_RTSR_TR20
//    <name> TR20 </name>
//    <rw> 
//    <i> [Bit 20] RW (@ 0x40013C08) Rising trigger event configuration of  line 20 </i>
//    <check> 
//      <loc> ( (unsigned int) EXTI_RTSR ) </loc>
//      <o.20..20> TR20
//    </check>
//  </item>
//  


// -------------------------------  Field Item: EXTI_RTSR_TR21  -----------------------------------
// SVD Line: 1674

//  <item> SFDITEM_FIELD__EXTI_RTSR_TR21
//    <name> TR21 </name>
//    <rw> 
//    <i> [Bit 21] RW (@ 0x40013C08) Rising trigger event configuration of  line 21 </i>
//    <check> 
//      <loc> ( (unsigned int) EXTI_RTSR ) </loc>
//      <o.21..21> TR21
//    </check>
//  </item>
//  


// -------------------------------  Field Item: EXTI_RTSR_TR22  -----------------------------------
// SVD Line: 1681

//  <item> SFDITEM_FIELD__EXTI_RTSR_TR22
//    <name> TR22 </name>
//    <rw> 
//    <i> [Bit 22] RW (@ 0x40013C08) Rising trigger event configuration of  line 22 </i>
//    <check> 
//      <loc> ( (unsigned int) EXTI_RTSR ) </loc>
//      <o.22..22> TR22
//    </check>
//  </item>
//  


// --------------------------------  Register RTree: EXTI_RTSR  -----------------------------------
// SVD Line: 1517

//  <rtree> SFDITEM_REG__EXTI_RTSR
//    <name> RTSR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40013C08) Rising Trigger selection register  (EXTI_RTSR) </i>
//    <loc> ( (unsigned int)((EXTI_RTSR >> 0) & 0xFFFFFFFF), ((EXTI_RTSR = (EXTI_RTSR & ~(0x7FFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x7FFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__EXTI_RTSR_TR0 </item>
//    <item> SFDITEM_FIELD__EXTI_RTSR_TR1 </item>
//    <item> SFDITEM_FIELD__EXTI_RTSR_TR2 </item>
//    <item> SFDITEM_FIELD__EXTI_RTSR_TR3 </item>
//    <item> SFDITEM_FIELD__EXTI_RTSR_TR4 </item>
//    <item> SFDITEM_FIELD__EXTI_RTSR_TR5 </item>
//    <item> SFDITEM_FIELD__EXTI_RTSR_TR6 </item>
//    <item> SFDITEM_FIELD__EXTI_RTSR_TR7 </item>
//    <item> SFDITEM_FIELD__EXTI_RTSR_TR8 </item>
//    <item> SFDITEM_FIELD__EXTI_RTSR_TR9 </item>
//    <item> SFDITEM_FIELD__EXTI_RTSR_TR10 </item>
//    <item> SFDITEM_FIELD__EXTI_RTSR_TR11 </item>
//    <item> SFDITEM_FIELD__EXTI_RTSR_TR12 </item>
//    <item> SFDITEM_FIELD__EXTI_RTSR_TR13 </item>
//    <item> SFDITEM_FIELD__EXTI_RTSR_TR14 </item>
//    <item> SFDITEM_FIELD__EXTI_RTSR_TR15 </item>
//    <item> SFDITEM_FIELD__EXTI_RTSR_TR16 </item>
//    <item> SFDITEM_FIELD__EXTI_RTSR_TR17 </item>
//    <item> SFDITEM_FIELD__EXTI_RTSR_TR18 </item>
//    <item> SFDITEM_FIELD__EXTI_RTSR_TR19 </item>
//    <item> SFDITEM_FIELD__EXTI_RTSR_TR20 </item>
//    <item> SFDITEM_FIELD__EXTI_RTSR_TR21 </item>
//    <item> SFDITEM_FIELD__EXTI_RTSR_TR22 </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: EXTI_FTSR  --------------------------------
// SVD Line: 1690

unsigned int EXTI_FTSR __AT (0x40013C0C);



// --------------------------------  Field Item: EXTI_FTSR_TR0  -----------------------------------
// SVD Line: 1700

//  <item> SFDITEM_FIELD__EXTI_FTSR_TR0
//    <name> TR0 </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40013C0C) Falling trigger event configuration of  line 0 </i>
//    <check> 
//      <loc> ( (unsigned int) EXTI_FTSR ) </loc>
//      <o.0..0> TR0
//    </check>
//  </item>
//  


// --------------------------------  Field Item: EXTI_FTSR_TR1  -----------------------------------
// SVD Line: 1707

//  <item> SFDITEM_FIELD__EXTI_FTSR_TR1
//    <name> TR1 </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x40013C0C) Falling trigger event configuration of  line 1 </i>
//    <check> 
//      <loc> ( (unsigned int) EXTI_FTSR ) </loc>
//      <o.1..1> TR1
//    </check>
//  </item>
//  


// --------------------------------  Field Item: EXTI_FTSR_TR2  -----------------------------------
// SVD Line: 1714

//  <item> SFDITEM_FIELD__EXTI_FTSR_TR2
//    <name> TR2 </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x40013C0C) Falling trigger event configuration of  line 2 </i>
//    <check> 
//      <loc> ( (unsigned int) EXTI_FTSR ) </loc>
//      <o.2..2> TR2
//    </check>
//  </item>
//  


// --------------------------------  Field Item: EXTI_FTSR_TR3  -----------------------------------
// SVD Line: 1721

//  <item> SFDITEM_FIELD__EXTI_FTSR_TR3
//    <name> TR3 </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x40013C0C) Falling trigger event configuration of  line 3 </i>
//    <check> 
//      <loc> ( (unsigned int) EXTI_FTSR ) </loc>
//      <o.3..3> TR3
//    </check>
//  </item>
//  


// --------------------------------  Field Item: EXTI_FTSR_TR4  -----------------------------------
// SVD Line: 1728

//  <item> SFDITEM_FIELD__EXTI_FTSR_TR4
//    <name> TR4 </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x40013C0C) Falling trigger event configuration of  line 4 </i>
//    <check> 
//      <loc> ( (unsigned int) EXTI_FTSR ) </loc>
//      <o.4..4> TR4
//    </check>
//  </item>
//  


// --------------------------------  Field Item: EXTI_FTSR_TR5  -----------------------------------
// SVD Line: 1735

//  <item> SFDITEM_FIELD__EXTI_FTSR_TR5
//    <name> TR5 </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x40013C0C) Falling trigger event configuration of  line 5 </i>
//    <check> 
//      <loc> ( (unsigned int) EXTI_FTSR ) </loc>
//      <o.5..5> TR5
//    </check>
//  </item>
//  


// --------------------------------  Field Item: EXTI_FTSR_TR6  -----------------------------------
// SVD Line: 1742

//  <item> SFDITEM_FIELD__EXTI_FTSR_TR6
//    <name> TR6 </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x40013C0C) Falling trigger event configuration of  line 6 </i>
//    <check> 
//      <loc> ( (unsigned int) EXTI_FTSR ) </loc>
//      <o.6..6> TR6
//    </check>
//  </item>
//  


// --------------------------------  Field Item: EXTI_FTSR_TR7  -----------------------------------
// SVD Line: 1749

//  <item> SFDITEM_FIELD__EXTI_FTSR_TR7
//    <name> TR7 </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x40013C0C) Falling trigger event configuration of  line 7 </i>
//    <check> 
//      <loc> ( (unsigned int) EXTI_FTSR ) </loc>
//      <o.7..7> TR7
//    </check>
//  </item>
//  


// --------------------------------  Field Item: EXTI_FTSR_TR8  -----------------------------------
// SVD Line: 1756

//  <item> SFDITEM_FIELD__EXTI_FTSR_TR8
//    <name> TR8 </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x40013C0C) Falling trigger event configuration of  line 8 </i>
//    <check> 
//      <loc> ( (unsigned int) EXTI_FTSR ) </loc>
//      <o.8..8> TR8
//    </check>
//  </item>
//  


// --------------------------------  Field Item: EXTI_FTSR_TR9  -----------------------------------
// SVD Line: 1763

//  <item> SFDITEM_FIELD__EXTI_FTSR_TR9
//    <name> TR9 </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x40013C0C) Falling trigger event configuration of  line 9 </i>
//    <check> 
//      <loc> ( (unsigned int) EXTI_FTSR ) </loc>
//      <o.9..9> TR9
//    </check>
//  </item>
//  


// -------------------------------  Field Item: EXTI_FTSR_TR10  -----------------------------------
// SVD Line: 1770

//  <item> SFDITEM_FIELD__EXTI_FTSR_TR10
//    <name> TR10 </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x40013C0C) Falling trigger event configuration of  line 10 </i>
//    <check> 
//      <loc> ( (unsigned int) EXTI_FTSR ) </loc>
//      <o.10..10> TR10
//    </check>
//  </item>
//  


// -------------------------------  Field Item: EXTI_FTSR_TR11  -----------------------------------
// SVD Line: 1777

//  <item> SFDITEM_FIELD__EXTI_FTSR_TR11
//    <name> TR11 </name>
//    <rw> 
//    <i> [Bit 11] RW (@ 0x40013C0C) Falling trigger event configuration of  line 11 </i>
//    <check> 
//      <loc> ( (unsigned int) EXTI_FTSR ) </loc>
//      <o.11..11> TR11
//    </check>
//  </item>
//  


// -------------------------------  Field Item: EXTI_FTSR_TR12  -----------------------------------
// SVD Line: 1784

//  <item> SFDITEM_FIELD__EXTI_FTSR_TR12
//    <name> TR12 </name>
//    <rw> 
//    <i> [Bit 12] RW (@ 0x40013C0C) Falling trigger event configuration of  line 12 </i>
//    <check> 
//      <loc> ( (unsigned int) EXTI_FTSR ) </loc>
//      <o.12..12> TR12
//    </check>
//  </item>
//  


// -------------------------------  Field Item: EXTI_FTSR_TR13  -----------------------------------
// SVD Line: 1791

//  <item> SFDITEM_FIELD__EXTI_FTSR_TR13
//    <name> TR13 </name>
//    <rw> 
//    <i> [Bit 13] RW (@ 0x40013C0C) Falling trigger event configuration of  line 13 </i>
//    <check> 
//      <loc> ( (unsigned int) EXTI_FTSR ) </loc>
//      <o.13..13> TR13
//    </check>
//  </item>
//  


// -------------------------------  Field Item: EXTI_FTSR_TR14  -----------------------------------
// SVD Line: 1798

//  <item> SFDITEM_FIELD__EXTI_FTSR_TR14
//    <name> TR14 </name>
//    <rw> 
//    <i> [Bit 14] RW (@ 0x40013C0C) Falling trigger event configuration of  line 14 </i>
//    <check> 
//      <loc> ( (unsigned int) EXTI_FTSR ) </loc>
//      <o.14..14> TR14
//    </check>
//  </item>
//  


// -------------------------------  Field Item: EXTI_FTSR_TR15  -----------------------------------
// SVD Line: 1805

//  <item> SFDITEM_FIELD__EXTI_FTSR_TR15
//    <name> TR15 </name>
//    <rw> 
//    <i> [Bit 15] RW (@ 0x40013C0C) Falling trigger event configuration of  line 15 </i>
//    <check> 
//      <loc> ( (unsigned int) EXTI_FTSR ) </loc>
//      <o.15..15> TR15
//    </check>
//  </item>
//  


// -------------------------------  Field Item: EXTI_FTSR_TR16  -----------------------------------
// SVD Line: 1812

//  <item> SFDITEM_FIELD__EXTI_FTSR_TR16
//    <name> TR16 </name>
//    <rw> 
//    <i> [Bit 16] RW (@ 0x40013C0C) Falling trigger event configuration of  line 16 </i>
//    <check> 
//      <loc> ( (unsigned int) EXTI_FTSR ) </loc>
//      <o.16..16> TR16
//    </check>
//  </item>
//  


// -------------------------------  Field Item: EXTI_FTSR_TR17  -----------------------------------
// SVD Line: 1819

//  <item> SFDITEM_FIELD__EXTI_FTSR_TR17
//    <name> TR17 </name>
//    <rw> 
//    <i> [Bit 17] RW (@ 0x40013C0C) Falling trigger event configuration of  line 17 </i>
//    <check> 
//      <loc> ( (unsigned int) EXTI_FTSR ) </loc>
//      <o.17..17> TR17
//    </check>
//  </item>
//  


// -------------------------------  Field Item: EXTI_FTSR_TR18  -----------------------------------
// SVD Line: 1826

//  <item> SFDITEM_FIELD__EXTI_FTSR_TR18
//    <name> TR18 </name>
//    <rw> 
//    <i> [Bit 18] RW (@ 0x40013C0C) Falling trigger event configuration of  line 18 </i>
//    <check> 
//      <loc> ( (unsigned int) EXTI_FTSR ) </loc>
//      <o.18..18> TR18
//    </check>
//  </item>
//  


// -------------------------------  Field Item: EXTI_FTSR_TR19  -----------------------------------
// SVD Line: 1833

//  <item> SFDITEM_FIELD__EXTI_FTSR_TR19
//    <name> TR19 </name>
//    <rw> 
//    <i> [Bit 19] RW (@ 0x40013C0C) Falling trigger event configuration of  line 19 </i>
//    <check> 
//      <loc> ( (unsigned int) EXTI_FTSR ) </loc>
//      <o.19..19> TR19
//    </check>
//  </item>
//  


// -------------------------------  Field Item: EXTI_FTSR_TR20  -----------------------------------
// SVD Line: 1840

//  <item> SFDITEM_FIELD__EXTI_FTSR_TR20
//    <name> TR20 </name>
//    <rw> 
//    <i> [Bit 20] RW (@ 0x40013C0C) Falling trigger event configuration of  line 20 </i>
//    <check> 
//      <loc> ( (unsigned int) EXTI_FTSR ) </loc>
//      <o.20..20> TR20
//    </check>
//  </item>
//  


// -------------------------------  Field Item: EXTI_FTSR_TR21  -----------------------------------
// SVD Line: 1847

//  <item> SFDITEM_FIELD__EXTI_FTSR_TR21
//    <name> TR21 </name>
//    <rw> 
//    <i> [Bit 21] RW (@ 0x40013C0C) Falling trigger event configuration of  line 21 </i>
//    <check> 
//      <loc> ( (unsigned int) EXTI_FTSR ) </loc>
//      <o.21..21> TR21
//    </check>
//  </item>
//  


// -------------------------------  Field Item: EXTI_FTSR_TR22  -----------------------------------
// SVD Line: 1854

//  <item> SFDITEM_FIELD__EXTI_FTSR_TR22
//    <name> TR22 </name>
//    <rw> 
//    <i> [Bit 22] RW (@ 0x40013C0C) Falling trigger event configuration of  line 22 </i>
//    <check> 
//      <loc> ( (unsigned int) EXTI_FTSR ) </loc>
//      <o.22..22> TR22
//    </check>
//  </item>
//  


// --------------------------------  Register RTree: EXTI_FTSR  -----------------------------------
// SVD Line: 1690

//  <rtree> SFDITEM_REG__EXTI_FTSR
//    <name> FTSR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40013C0C) Falling Trigger selection register  (EXTI_FTSR) </i>
//    <loc> ( (unsigned int)((EXTI_FTSR >> 0) & 0xFFFFFFFF), ((EXTI_FTSR = (EXTI_FTSR & ~(0x7FFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x7FFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__EXTI_FTSR_TR0 </item>
//    <item> SFDITEM_FIELD__EXTI_FTSR_TR1 </item>
//    <item> SFDITEM_FIELD__EXTI_FTSR_TR2 </item>
//    <item> SFDITEM_FIELD__EXTI_FTSR_TR3 </item>
//    <item> SFDITEM_FIELD__EXTI_FTSR_TR4 </item>
//    <item> SFDITEM_FIELD__EXTI_FTSR_TR5 </item>
//    <item> SFDITEM_FIELD__EXTI_FTSR_TR6 </item>
//    <item> SFDITEM_FIELD__EXTI_FTSR_TR7 </item>
//    <item> SFDITEM_FIELD__EXTI_FTSR_TR8 </item>
//    <item> SFDITEM_FIELD__EXTI_FTSR_TR9 </item>
//    <item> SFDITEM_FIELD__EXTI_FTSR_TR10 </item>
//    <item> SFDITEM_FIELD__EXTI_FTSR_TR11 </item>
//    <item> SFDITEM_FIELD__EXTI_FTSR_TR12 </item>
//    <item> SFDITEM_FIELD__EXTI_FTSR_TR13 </item>
//    <item> SFDITEM_FIELD__EXTI_FTSR_TR14 </item>
//    <item> SFDITEM_FIELD__EXTI_FTSR_TR15 </item>
//    <item> SFDITEM_FIELD__EXTI_FTSR_TR16 </item>
//    <item> SFDITEM_FIELD__EXTI_FTSR_TR17 </item>
//    <item> SFDITEM_FIELD__EXTI_FTSR_TR18 </item>
//    <item> SFDITEM_FIELD__EXTI_FTSR_TR19 </item>
//    <item> SFDITEM_FIELD__EXTI_FTSR_TR20 </item>
//    <item> SFDITEM_FIELD__EXTI_FTSR_TR21 </item>
//    <item> SFDITEM_FIELD__EXTI_FTSR_TR22 </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: EXTI_SWIER  -------------------------------
// SVD Line: 1863

unsigned int EXTI_SWIER __AT (0x40013C10);



// ------------------------------  Field Item: EXTI_SWIER_SWIER0  ---------------------------------
// SVD Line: 1873

//  <item> SFDITEM_FIELD__EXTI_SWIER_SWIER0
//    <name> SWIER0 </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40013C10) Software Interrupt on line  0 </i>
//    <check> 
//      <loc> ( (unsigned int) EXTI_SWIER ) </loc>
//      <o.0..0> SWIER0
//    </check>
//  </item>
//  


// ------------------------------  Field Item: EXTI_SWIER_SWIER1  ---------------------------------
// SVD Line: 1880

//  <item> SFDITEM_FIELD__EXTI_SWIER_SWIER1
//    <name> SWIER1 </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x40013C10) Software Interrupt on line  1 </i>
//    <check> 
//      <loc> ( (unsigned int) EXTI_SWIER ) </loc>
//      <o.1..1> SWIER1
//    </check>
//  </item>
//  


// ------------------------------  Field Item: EXTI_SWIER_SWIER2  ---------------------------------
// SVD Line: 1887

//  <item> SFDITEM_FIELD__EXTI_SWIER_SWIER2
//    <name> SWIER2 </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x40013C10) Software Interrupt on line  2 </i>
//    <check> 
//      <loc> ( (unsigned int) EXTI_SWIER ) </loc>
//      <o.2..2> SWIER2
//    </check>
//  </item>
//  


// ------------------------------  Field Item: EXTI_SWIER_SWIER3  ---------------------------------
// SVD Line: 1894

//  <item> SFDITEM_FIELD__EXTI_SWIER_SWIER3
//    <name> SWIER3 </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x40013C10) Software Interrupt on line  3 </i>
//    <check> 
//      <loc> ( (unsigned int) EXTI_SWIER ) </loc>
//      <o.3..3> SWIER3
//    </check>
//  </item>
//  


// ------------------------------  Field Item: EXTI_SWIER_SWIER4  ---------------------------------
// SVD Line: 1901

//  <item> SFDITEM_FIELD__EXTI_SWIER_SWIER4
//    <name> SWIER4 </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x40013C10) Software Interrupt on line  4 </i>
//    <check> 
//      <loc> ( (unsigned int) EXTI_SWIER ) </loc>
//      <o.4..4> SWIER4
//    </check>
//  </item>
//  


// ------------------------------  Field Item: EXTI_SWIER_SWIER5  ---------------------------------
// SVD Line: 1908

//  <item> SFDITEM_FIELD__EXTI_SWIER_SWIER5
//    <name> SWIER5 </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x40013C10) Software Interrupt on line  5 </i>
//    <check> 
//      <loc> ( (unsigned int) EXTI_SWIER ) </loc>
//      <o.5..5> SWIER5
//    </check>
//  </item>
//  


// ------------------------------  Field Item: EXTI_SWIER_SWIER6  ---------------------------------
// SVD Line: 1915

//  <item> SFDITEM_FIELD__EXTI_SWIER_SWIER6
//    <name> SWIER6 </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x40013C10) Software Interrupt on line  6 </i>
//    <check> 
//      <loc> ( (unsigned int) EXTI_SWIER ) </loc>
//      <o.6..6> SWIER6
//    </check>
//  </item>
//  


// ------------------------------  Field Item: EXTI_SWIER_SWIER7  ---------------------------------
// SVD Line: 1922

//  <item> SFDITEM_FIELD__EXTI_SWIER_SWIER7
//    <name> SWIER7 </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x40013C10) Software Interrupt on line  7 </i>
//    <check> 
//      <loc> ( (unsigned int) EXTI_SWIER ) </loc>
//      <o.7..7> SWIER7
//    </check>
//  </item>
//  


// ------------------------------  Field Item: EXTI_SWIER_SWIER8  ---------------------------------
// SVD Line: 1929

//  <item> SFDITEM_FIELD__EXTI_SWIER_SWIER8
//    <name> SWIER8 </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x40013C10) Software Interrupt on line  8 </i>
//    <check> 
//      <loc> ( (unsigned int) EXTI_SWIER ) </loc>
//      <o.8..8> SWIER8
//    </check>
//  </item>
//  


// ------------------------------  Field Item: EXTI_SWIER_SWIER9  ---------------------------------
// SVD Line: 1936

//  <item> SFDITEM_FIELD__EXTI_SWIER_SWIER9
//    <name> SWIER9 </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x40013C10) Software Interrupt on line  9 </i>
//    <check> 
//      <loc> ( (unsigned int) EXTI_SWIER ) </loc>
//      <o.9..9> SWIER9
//    </check>
//  </item>
//  


// -----------------------------  Field Item: EXTI_SWIER_SWIER10  ---------------------------------
// SVD Line: 1943

//  <item> SFDITEM_FIELD__EXTI_SWIER_SWIER10
//    <name> SWIER10 </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x40013C10) Software Interrupt on line  10 </i>
//    <check> 
//      <loc> ( (unsigned int) EXTI_SWIER ) </loc>
//      <o.10..10> SWIER10
//    </check>
//  </item>
//  


// -----------------------------  Field Item: EXTI_SWIER_SWIER11  ---------------------------------
// SVD Line: 1950

//  <item> SFDITEM_FIELD__EXTI_SWIER_SWIER11
//    <name> SWIER11 </name>
//    <rw> 
//    <i> [Bit 11] RW (@ 0x40013C10) Software Interrupt on line  11 </i>
//    <check> 
//      <loc> ( (unsigned int) EXTI_SWIER ) </loc>
//      <o.11..11> SWIER11
//    </check>
//  </item>
//  


// -----------------------------  Field Item: EXTI_SWIER_SWIER12  ---------------------------------
// SVD Line: 1957

//  <item> SFDITEM_FIELD__EXTI_SWIER_SWIER12
//    <name> SWIER12 </name>
//    <rw> 
//    <i> [Bit 12] RW (@ 0x40013C10) Software Interrupt on line  12 </i>
//    <check> 
//      <loc> ( (unsigned int) EXTI_SWIER ) </loc>
//      <o.12..12> SWIER12
//    </check>
//  </item>
//  


// -----------------------------  Field Item: EXTI_SWIER_SWIER13  ---------------------------------
// SVD Line: 1964

//  <item> SFDITEM_FIELD__EXTI_SWIER_SWIER13
//    <name> SWIER13 </name>
//    <rw> 
//    <i> [Bit 13] RW (@ 0x40013C10) Software Interrupt on line  13 </i>
//    <check> 
//      <loc> ( (unsigned int) EXTI_SWIER ) </loc>
//      <o.13..13> SWIER13
//    </check>
//  </item>
//  


// -----------------------------  Field Item: EXTI_SWIER_SWIER14  ---------------------------------
// SVD Line: 1971

//  <item> SFDITEM_FIELD__EXTI_SWIER_SWIER14
//    <name> SWIER14 </name>
//    <rw> 
//    <i> [Bit 14] RW (@ 0x40013C10) Software Interrupt on line  14 </i>
//    <check> 
//      <loc> ( (unsigned int) EXTI_SWIER ) </loc>
//      <o.14..14> SWIER14
//    </check>
//  </item>
//  


// -----------------------------  Field Item: EXTI_SWIER_SWIER15  ---------------------------------
// SVD Line: 1978

//  <item> SFDITEM_FIELD__EXTI_SWIER_SWIER15
//    <name> SWIER15 </name>
//    <rw> 
//    <i> [Bit 15] RW (@ 0x40013C10) Software Interrupt on line  15 </i>
//    <check> 
//      <loc> ( (unsigned int) EXTI_SWIER ) </loc>
//      <o.15..15> SWIER15
//    </check>
//  </item>
//  


// -----------------------------  Field Item: EXTI_SWIER_SWIER16  ---------------------------------
// SVD Line: 1985

//  <item> SFDITEM_FIELD__EXTI_SWIER_SWIER16
//    <name> SWIER16 </name>
//    <rw> 
//    <i> [Bit 16] RW (@ 0x40013C10) Software Interrupt on line  16 </i>
//    <check> 
//      <loc> ( (unsigned int) EXTI_SWIER ) </loc>
//      <o.16..16> SWIER16
//    </check>
//  </item>
//  


// -----------------------------  Field Item: EXTI_SWIER_SWIER17  ---------------------------------
// SVD Line: 1992

//  <item> SFDITEM_FIELD__EXTI_SWIER_SWIER17
//    <name> SWIER17 </name>
//    <rw> 
//    <i> [Bit 17] RW (@ 0x40013C10) Software Interrupt on line  17 </i>
//    <check> 
//      <loc> ( (unsigned int) EXTI_SWIER ) </loc>
//      <o.17..17> SWIER17
//    </check>
//  </item>
//  


// -----------------------------  Field Item: EXTI_SWIER_SWIER18  ---------------------------------
// SVD Line: 1999

//  <item> SFDITEM_FIELD__EXTI_SWIER_SWIER18
//    <name> SWIER18 </name>
//    <rw> 
//    <i> [Bit 18] RW (@ 0x40013C10) Software Interrupt on line  18 </i>
//    <check> 
//      <loc> ( (unsigned int) EXTI_SWIER ) </loc>
//      <o.18..18> SWIER18
//    </check>
//  </item>
//  


// -----------------------------  Field Item: EXTI_SWIER_SWIER19  ---------------------------------
// SVD Line: 2006

//  <item> SFDITEM_FIELD__EXTI_SWIER_SWIER19
//    <name> SWIER19 </name>
//    <rw> 
//    <i> [Bit 19] RW (@ 0x40013C10) Software Interrupt on line  19 </i>
//    <check> 
//      <loc> ( (unsigned int) EXTI_SWIER ) </loc>
//      <o.19..19> SWIER19
//    </check>
//  </item>
//  


// -----------------------------  Field Item: EXTI_SWIER_SWIER20  ---------------------------------
// SVD Line: 2013

//  <item> SFDITEM_FIELD__EXTI_SWIER_SWIER20
//    <name> SWIER20 </name>
//    <rw> 
//    <i> [Bit 20] RW (@ 0x40013C10) Software Interrupt on line  20 </i>
//    <check> 
//      <loc> ( (unsigned int) EXTI_SWIER ) </loc>
//      <o.20..20> SWIER20
//    </check>
//  </item>
//  


// -----------------------------  Field Item: EXTI_SWIER_SWIER21  ---------------------------------
// SVD Line: 2020

//  <item> SFDITEM_FIELD__EXTI_SWIER_SWIER21
//    <name> SWIER21 </name>
//    <rw> 
//    <i> [Bit 21] RW (@ 0x40013C10) Software Interrupt on line  21 </i>
//    <check> 
//      <loc> ( (unsigned int) EXTI_SWIER ) </loc>
//      <o.21..21> SWIER21
//    </check>
//  </item>
//  


// -----------------------------  Field Item: EXTI_SWIER_SWIER22  ---------------------------------
// SVD Line: 2027

//  <item> SFDITEM_FIELD__EXTI_SWIER_SWIER22
//    <name> SWIER22 </name>
//    <rw> 
//    <i> [Bit 22] RW (@ 0x40013C10) Software Interrupt on line  22 </i>
//    <check> 
//      <loc> ( (unsigned int) EXTI_SWIER ) </loc>
//      <o.22..22> SWIER22
//    </check>
//  </item>
//  


// -------------------------------  Register RTree: EXTI_SWIER  -----------------------------------
// SVD Line: 1863

//  <rtree> SFDITEM_REG__EXTI_SWIER
//    <name> SWIER </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40013C10) Software interrupt event register  (EXTI_SWIER) </i>
//    <loc> ( (unsigned int)((EXTI_SWIER >> 0) & 0xFFFFFFFF), ((EXTI_SWIER = (EXTI_SWIER & ~(0x7FFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x7FFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__EXTI_SWIER_SWIER0 </item>
//    <item> SFDITEM_FIELD__EXTI_SWIER_SWIER1 </item>
//    <item> SFDITEM_FIELD__EXTI_SWIER_SWIER2 </item>
//    <item> SFDITEM_FIELD__EXTI_SWIER_SWIER3 </item>
//    <item> SFDITEM_FIELD__EXTI_SWIER_SWIER4 </item>
//    <item> SFDITEM_FIELD__EXTI_SWIER_SWIER5 </item>
//    <item> SFDITEM_FIELD__EXTI_SWIER_SWIER6 </item>
//    <item> SFDITEM_FIELD__EXTI_SWIER_SWIER7 </item>
//    <item> SFDITEM_FIELD__EXTI_SWIER_SWIER8 </item>
//    <item> SFDITEM_FIELD__EXTI_SWIER_SWIER9 </item>
//    <item> SFDITEM_FIELD__EXTI_SWIER_SWIER10 </item>
//    <item> SFDITEM_FIELD__EXTI_SWIER_SWIER11 </item>
//    <item> SFDITEM_FIELD__EXTI_SWIER_SWIER12 </item>
//    <item> SFDITEM_FIELD__EXTI_SWIER_SWIER13 </item>
//    <item> SFDITEM_FIELD__EXTI_SWIER_SWIER14 </item>
//    <item> SFDITEM_FIELD__EXTI_SWIER_SWIER15 </item>
//    <item> SFDITEM_FIELD__EXTI_SWIER_SWIER16 </item>
//    <item> SFDITEM_FIELD__EXTI_SWIER_SWIER17 </item>
//    <item> SFDITEM_FIELD__EXTI_SWIER_SWIER18 </item>
//    <item> SFDITEM_FIELD__EXTI_SWIER_SWIER19 </item>
//    <item> SFDITEM_FIELD__EXTI_SWIER_SWIER20 </item>
//    <item> SFDITEM_FIELD__EXTI_SWIER_SWIER21 </item>
//    <item> SFDITEM_FIELD__EXTI_SWIER_SWIER22 </item>
//  </rtree>
//  


// -----------------------------  Register Item Address: EXTI_PR  ---------------------------------
// SVD Line: 2036

unsigned int EXTI_PR __AT (0x40013C14);



// ---------------------------------  Field Item: EXTI_PR_PR0  ------------------------------------
// SVD Line: 2045

//  <item> SFDITEM_FIELD__EXTI_PR_PR0
//    <name> PR0 </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40013C14) Pending bit 0 </i>
//    <check> 
//      <loc> ( (unsigned int) EXTI_PR ) </loc>
//      <o.0..0> PR0
//    </check>
//  </item>
//  


// ---------------------------------  Field Item: EXTI_PR_PR1  ------------------------------------
// SVD Line: 2051

//  <item> SFDITEM_FIELD__EXTI_PR_PR1
//    <name> PR1 </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x40013C14) Pending bit 1 </i>
//    <check> 
//      <loc> ( (unsigned int) EXTI_PR ) </loc>
//      <o.1..1> PR1
//    </check>
//  </item>
//  


// ---------------------------------  Field Item: EXTI_PR_PR2  ------------------------------------
// SVD Line: 2057

//  <item> SFDITEM_FIELD__EXTI_PR_PR2
//    <name> PR2 </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x40013C14) Pending bit 2 </i>
//    <check> 
//      <loc> ( (unsigned int) EXTI_PR ) </loc>
//      <o.2..2> PR2
//    </check>
//  </item>
//  


// ---------------------------------  Field Item: EXTI_PR_PR3  ------------------------------------
// SVD Line: 2063

//  <item> SFDITEM_FIELD__EXTI_PR_PR3
//    <name> PR3 </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x40013C14) Pending bit 3 </i>
//    <check> 
//      <loc> ( (unsigned int) EXTI_PR ) </loc>
//      <o.3..3> PR3
//    </check>
//  </item>
//  


// ---------------------------------  Field Item: EXTI_PR_PR4  ------------------------------------
// SVD Line: 2069

//  <item> SFDITEM_FIELD__EXTI_PR_PR4
//    <name> PR4 </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x40013C14) Pending bit 4 </i>
//    <check> 
//      <loc> ( (unsigned int) EXTI_PR ) </loc>
//      <o.4..4> PR4
//    </check>
//  </item>
//  


// ---------------------------------  Field Item: EXTI_PR_PR5  ------------------------------------
// SVD Line: 2075

//  <item> SFDITEM_FIELD__EXTI_PR_PR5
//    <name> PR5 </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x40013C14) Pending bit 5 </i>
//    <check> 
//      <loc> ( (unsigned int) EXTI_PR ) </loc>
//      <o.5..5> PR5
//    </check>
//  </item>
//  


// ---------------------------------  Field Item: EXTI_PR_PR6  ------------------------------------
// SVD Line: 2081

//  <item> SFDITEM_FIELD__EXTI_PR_PR6
//    <name> PR6 </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x40013C14) Pending bit 6 </i>
//    <check> 
//      <loc> ( (unsigned int) EXTI_PR ) </loc>
//      <o.6..6> PR6
//    </check>
//  </item>
//  


// ---------------------------------  Field Item: EXTI_PR_PR7  ------------------------------------
// SVD Line: 2087

//  <item> SFDITEM_FIELD__EXTI_PR_PR7
//    <name> PR7 </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x40013C14) Pending bit 7 </i>
//    <check> 
//      <loc> ( (unsigned int) EXTI_PR ) </loc>
//      <o.7..7> PR7
//    </check>
//  </item>
//  


// ---------------------------------  Field Item: EXTI_PR_PR8  ------------------------------------
// SVD Line: 2093

//  <item> SFDITEM_FIELD__EXTI_PR_PR8
//    <name> PR8 </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x40013C14) Pending bit 8 </i>
//    <check> 
//      <loc> ( (unsigned int) EXTI_PR ) </loc>
//      <o.8..8> PR8
//    </check>
//  </item>
//  


// ---------------------------------  Field Item: EXTI_PR_PR9  ------------------------------------
// SVD Line: 2099

//  <item> SFDITEM_FIELD__EXTI_PR_PR9
//    <name> PR9 </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x40013C14) Pending bit 9 </i>
//    <check> 
//      <loc> ( (unsigned int) EXTI_PR ) </loc>
//      <o.9..9> PR9
//    </check>
//  </item>
//  


// --------------------------------  Field Item: EXTI_PR_PR10  ------------------------------------
// SVD Line: 2105

//  <item> SFDITEM_FIELD__EXTI_PR_PR10
//    <name> PR10 </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x40013C14) Pending bit 10 </i>
//    <check> 
//      <loc> ( (unsigned int) EXTI_PR ) </loc>
//      <o.10..10> PR10
//    </check>
//  </item>
//  


// --------------------------------  Field Item: EXTI_PR_PR11  ------------------------------------
// SVD Line: 2111

//  <item> SFDITEM_FIELD__EXTI_PR_PR11
//    <name> PR11 </name>
//    <rw> 
//    <i> [Bit 11] RW (@ 0x40013C14) Pending bit 11 </i>
//    <check> 
//      <loc> ( (unsigned int) EXTI_PR ) </loc>
//      <o.11..11> PR11
//    </check>
//  </item>
//  


// --------------------------------  Field Item: EXTI_PR_PR12  ------------------------------------
// SVD Line: 2117

//  <item> SFDITEM_FIELD__EXTI_PR_PR12
//    <name> PR12 </name>
//    <rw> 
//    <i> [Bit 12] RW (@ 0x40013C14) Pending bit 12 </i>
//    <check> 
//      <loc> ( (unsigned int) EXTI_PR ) </loc>
//      <o.12..12> PR12
//    </check>
//  </item>
//  


// --------------------------------  Field Item: EXTI_PR_PR13  ------------------------------------
// SVD Line: 2123

//  <item> SFDITEM_FIELD__EXTI_PR_PR13
//    <name> PR13 </name>
//    <rw> 
//    <i> [Bit 13] RW (@ 0x40013C14) Pending bit 13 </i>
//    <check> 
//      <loc> ( (unsigned int) EXTI_PR ) </loc>
//      <o.13..13> PR13
//    </check>
//  </item>
//  


// --------------------------------  Field Item: EXTI_PR_PR14  ------------------------------------
// SVD Line: 2129

//  <item> SFDITEM_FIELD__EXTI_PR_PR14
//    <name> PR14 </name>
//    <rw> 
//    <i> [Bit 14] RW (@ 0x40013C14) Pending bit 14 </i>
//    <check> 
//      <loc> ( (unsigned int) EXTI_PR ) </loc>
//      <o.14..14> PR14
//    </check>
//  </item>
//  


// --------------------------------  Field Item: EXTI_PR_PR15  ------------------------------------
// SVD Line: 2135

//  <item> SFDITEM_FIELD__EXTI_PR_PR15
//    <name> PR15 </name>
//    <rw> 
//    <i> [Bit 15] RW (@ 0x40013C14) Pending bit 15 </i>
//    <check> 
//      <loc> ( (unsigned int) EXTI_PR ) </loc>
//      <o.15..15> PR15
//    </check>
//  </item>
//  


// --------------------------------  Field Item: EXTI_PR_PR16  ------------------------------------
// SVD Line: 2141

//  <item> SFDITEM_FIELD__EXTI_PR_PR16
//    <name> PR16 </name>
//    <rw> 
//    <i> [Bit 16] RW (@ 0x40013C14) Pending bit 16 </i>
//    <check> 
//      <loc> ( (unsigned int) EXTI_PR ) </loc>
//      <o.16..16> PR16
//    </check>
//  </item>
//  


// --------------------------------  Field Item: EXTI_PR_PR17  ------------------------------------
// SVD Line: 2147

//  <item> SFDITEM_FIELD__EXTI_PR_PR17
//    <name> PR17 </name>
//    <rw> 
//    <i> [Bit 17] RW (@ 0x40013C14) Pending bit 17 </i>
//    <check> 
//      <loc> ( (unsigned int) EXTI_PR ) </loc>
//      <o.17..17> PR17
//    </check>
//  </item>
//  


// --------------------------------  Field Item: EXTI_PR_PR18  ------------------------------------
// SVD Line: 2153

//  <item> SFDITEM_FIELD__EXTI_PR_PR18
//    <name> PR18 </name>
//    <rw> 
//    <i> [Bit 18] RW (@ 0x40013C14) Pending bit 18 </i>
//    <check> 
//      <loc> ( (unsigned int) EXTI_PR ) </loc>
//      <o.18..18> PR18
//    </check>
//  </item>
//  


// --------------------------------  Field Item: EXTI_PR_PR19  ------------------------------------
// SVD Line: 2159

//  <item> SFDITEM_FIELD__EXTI_PR_PR19
//    <name> PR19 </name>
//    <rw> 
//    <i> [Bit 19] RW (@ 0x40013C14) Pending bit 19 </i>
//    <check> 
//      <loc> ( (unsigned int) EXTI_PR ) </loc>
//      <o.19..19> PR19
//    </check>
//  </item>
//  


// --------------------------------  Field Item: EXTI_PR_PR20  ------------------------------------
// SVD Line: 2165

//  <item> SFDITEM_FIELD__EXTI_PR_PR20
//    <name> PR20 </name>
//    <rw> 
//    <i> [Bit 20] RW (@ 0x40013C14) Pending bit 20 </i>
//    <check> 
//      <loc> ( (unsigned int) EXTI_PR ) </loc>
//      <o.20..20> PR20
//    </check>
//  </item>
//  


// --------------------------------  Field Item: EXTI_PR_PR21  ------------------------------------
// SVD Line: 2171

//  <item> SFDITEM_FIELD__EXTI_PR_PR21
//    <name> PR21 </name>
//    <rw> 
//    <i> [Bit 21] RW (@ 0x40013C14) Pending bit 21 </i>
//    <check> 
//      <loc> ( (unsigned int) EXTI_PR ) </loc>
//      <o.21..21> PR21
//    </check>
//  </item>
//  


// --------------------------------  Field Item: EXTI_PR_PR22  ------------------------------------
// SVD Line: 2177

//  <item> SFDITEM_FIELD__EXTI_PR_PR22
//    <name> PR22 </name>
//    <rw> 
//    <i> [Bit 22] RW (@ 0x40013C14) Pending bit 22 </i>
//    <check> 
//      <loc> ( (unsigned int) EXTI_PR ) </loc>
//      <o.22..22> PR22
//    </check>
//  </item>
//  


// ---------------------------------  Register RTree: EXTI_PR  ------------------------------------
// SVD Line: 2036

//  <rtree> SFDITEM_REG__EXTI_PR
//    <name> PR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40013C14) Pending register (EXTI_PR) </i>
//    <loc> ( (unsigned int)((EXTI_PR >> 0) & 0xFFFFFFFF), ((EXTI_PR = (EXTI_PR & ~(0x7FFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x7FFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__EXTI_PR_PR0 </item>
//    <item> SFDITEM_FIELD__EXTI_PR_PR1 </item>
//    <item> SFDITEM_FIELD__EXTI_PR_PR2 </item>
//    <item> SFDITEM_FIELD__EXTI_PR_PR3 </item>
//    <item> SFDITEM_FIELD__EXTI_PR_PR4 </item>
//    <item> SFDITEM_FIELD__EXTI_PR_PR5 </item>
//    <item> SFDITEM_FIELD__EXTI_PR_PR6 </item>
//    <item> SFDITEM_FIELD__EXTI_PR_PR7 </item>
//    <item> SFDITEM_FIELD__EXTI_PR_PR8 </item>
//    <item> SFDITEM_FIELD__EXTI_PR_PR9 </item>
//    <item> SFDITEM_FIELD__EXTI_PR_PR10 </item>
//    <item> SFDITEM_FIELD__EXTI_PR_PR11 </item>
//    <item> SFDITEM_FIELD__EXTI_PR_PR12 </item>
//    <item> SFDITEM_FIELD__EXTI_PR_PR13 </item>
//    <item> SFDITEM_FIELD__EXTI_PR_PR14 </item>
//    <item> SFDITEM_FIELD__EXTI_PR_PR15 </item>
//    <item> SFDITEM_FIELD__EXTI_PR_PR16 </item>
//    <item> SFDITEM_FIELD__EXTI_PR_PR17 </item>
//    <item> SFDITEM_FIELD__EXTI_PR_PR18 </item>
//    <item> SFDITEM_FIELD__EXTI_PR_PR19 </item>
//    <item> SFDITEM_FIELD__EXTI_PR_PR20 </item>
//    <item> SFDITEM_FIELD__EXTI_PR_PR21 </item>
//    <item> SFDITEM_FIELD__EXTI_PR_PR22 </item>
//  </rtree>
//  


// ----------------------------------  Peripheral View: EXTI  -------------------------------------
// SVD Line: 1165

//  <view> EXTI
//    <name> EXTI </name>
//    <item> SFDITEM_REG__EXTI_IMR </item>
//    <item> SFDITEM_REG__EXTI_EMR </item>
//    <item> SFDITEM_REG__EXTI_RTSR </item>
//    <item> SFDITEM_REG__EXTI_FTSR </item>
//    <item> SFDITEM_REG__EXTI_SWIER </item>
//    <item> SFDITEM_REG__EXTI_PR </item>
//  </view>
//  


// ----------------------------  Register Item Address: FLASH_ACR  --------------------------------
// SVD Line: 2203

unsigned int FLASH_ACR __AT (0x40023C00);



// ------------------------------  Field Item: FLASH_ACR_LATENCY  ---------------------------------
// SVD Line: 2211

//  <item> SFDITEM_FIELD__FLASH_ACR_LATENCY
//    <name> LATENCY </name>
//    <rw> 
//    <i> [Bits 2..0] RW (@ 0x40023C00) Latency </i>
//    <edit> 
//      <loc> ( (unsigned char)((FLASH_ACR >> 0) & 0x7), ((FLASH_ACR = (FLASH_ACR & ~(0x7UL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0x7) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: FLASH_ACR_PRFTEN  ----------------------------------
// SVD Line: 2218

//  <item> SFDITEM_FIELD__FLASH_ACR_PRFTEN
//    <name> PRFTEN </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x40023C00) Prefetch enable </i>
//    <check> 
//      <loc> ( (unsigned int) FLASH_ACR ) </loc>
//      <o.8..8> PRFTEN
//    </check>
//  </item>
//  


// -------------------------------  Field Item: FLASH_ACR_ICEN  -----------------------------------
// SVD Line: 2225

//  <item> SFDITEM_FIELD__FLASH_ACR_ICEN
//    <name> ICEN </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x40023C00) Instruction cache enable </i>
//    <check> 
//      <loc> ( (unsigned int) FLASH_ACR ) </loc>
//      <o.9..9> ICEN
//    </check>
//  </item>
//  


// -------------------------------  Field Item: FLASH_ACR_DCEN  -----------------------------------
// SVD Line: 2232

//  <item> SFDITEM_FIELD__FLASH_ACR_DCEN
//    <name> DCEN </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x40023C00) Data cache enable </i>
//    <check> 
//      <loc> ( (unsigned int) FLASH_ACR ) </loc>
//      <o.10..10> DCEN
//    </check>
//  </item>
//  


// -------------------------------  Field Item: FLASH_ACR_ICRST  ----------------------------------
// SVD Line: 2239

//  <item> SFDITEM_FIELD__FLASH_ACR_ICRST
//    <name> ICRST </name>
//    <w> 
//    <i> [Bit 11] WO (@ 0x40023C00) Instruction cache reset </i>
//    <check> 
//      <loc> ( (unsigned int) FLASH_ACR ) </loc>
//      <o.11..11> ICRST
//    </check>
//  </item>
//  


// -------------------------------  Field Item: FLASH_ACR_DCRST  ----------------------------------
// SVD Line: 2246

//  <item> SFDITEM_FIELD__FLASH_ACR_DCRST
//    <name> DCRST </name>
//    <rw> 
//    <i> [Bit 12] RW (@ 0x40023C00) Data cache reset </i>
//    <check> 
//      <loc> ( (unsigned int) FLASH_ACR ) </loc>
//      <o.12..12> DCRST
//    </check>
//  </item>
//  


// --------------------------------  Register RTree: FLASH_ACR  -----------------------------------
// SVD Line: 2203

//  <rtree> SFDITEM_REG__FLASH_ACR
//    <name> ACR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40023C00) Flash access control register </i>
//    <loc> ( (unsigned int)((FLASH_ACR >> 0) & 0xFFFFFFFF), ((FLASH_ACR = (FLASH_ACR & ~(0x1F07UL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1F07) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__FLASH_ACR_LATENCY </item>
//    <item> SFDITEM_FIELD__FLASH_ACR_PRFTEN </item>
//    <item> SFDITEM_FIELD__FLASH_ACR_ICEN </item>
//    <item> SFDITEM_FIELD__FLASH_ACR_DCEN </item>
//    <item> SFDITEM_FIELD__FLASH_ACR_ICRST </item>
//    <item> SFDITEM_FIELD__FLASH_ACR_DCRST </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: FLASH_KEYR  -------------------------------
// SVD Line: 2255

unsigned int FLASH_KEYR __AT (0x40023C04);



// -------------------------------  Field Item: FLASH_KEYR_KEY  -----------------------------------
// SVD Line: 2264

//  <item> SFDITEM_FIELD__FLASH_KEYR_KEY
//    <name> KEY </name>
//    <w> 
//    <i> [Bits 31..0] WO (@ 0x40023C04) FPEC key </i>
//    <edit> 
//      <loc> ( (unsigned int)((FLASH_KEYR >> 0) & 0x0), ((FLASH_KEYR = (FLASH_KEYR & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: FLASH_KEYR  -----------------------------------
// SVD Line: 2255

//  <rtree> SFDITEM_REG__FLASH_KEYR
//    <name> KEYR </name>
//    <w> 
//    <i> [Bits 31..0] WO (@ 0x40023C04) Flash key register </i>
//    <loc> ( (unsigned int)((FLASH_KEYR >> 0) & 0xFFFFFFFF), ((FLASH_KEYR = (FLASH_KEYR & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__FLASH_KEYR_KEY </item>
//  </rtree>
//  


// --------------------------  Register Item Address: FLASH_OPTKEYR  ------------------------------
// SVD Line: 2272

unsigned int FLASH_OPTKEYR __AT (0x40023C08);



// ----------------------------  Field Item: FLASH_OPTKEYR_OPTKEY  --------------------------------
// SVD Line: 2281

//  <item> SFDITEM_FIELD__FLASH_OPTKEYR_OPTKEY
//    <name> OPTKEY </name>
//    <w> 
//    <i> [Bits 31..0] WO (@ 0x40023C08) Option byte key </i>
//    <edit> 
//      <loc> ( (unsigned int)((FLASH_OPTKEYR >> 0) & 0x0), ((FLASH_OPTKEYR = (FLASH_OPTKEYR & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Register RTree: FLASH_OPTKEYR  ---------------------------------
// SVD Line: 2272

//  <rtree> SFDITEM_REG__FLASH_OPTKEYR
//    <name> OPTKEYR </name>
//    <w> 
//    <i> [Bits 31..0] WO (@ 0x40023C08) Flash option key register </i>
//    <loc> ( (unsigned int)((FLASH_OPTKEYR >> 0) & 0xFFFFFFFF), ((FLASH_OPTKEYR = (FLASH_OPTKEYR & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__FLASH_OPTKEYR_OPTKEY </item>
//  </rtree>
//  


// -----------------------------  Register Item Address: FLASH_SR  --------------------------------
// SVD Line: 2289

unsigned int FLASH_SR __AT (0x40023C0C);



// --------------------------------  Field Item: FLASH_SR_EOP  ------------------------------------
// SVD Line: 2297

//  <item> SFDITEM_FIELD__FLASH_SR_EOP
//    <name> EOP </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40023C0C) End of operation </i>
//    <check> 
//      <loc> ( (unsigned int) FLASH_SR ) </loc>
//      <o.0..0> EOP
//    </check>
//  </item>
//  


// -------------------------------  Field Item: FLASH_SR_OPERR  -----------------------------------
// SVD Line: 2304

//  <item> SFDITEM_FIELD__FLASH_SR_OPERR
//    <name> OPERR </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x40023C0C) Operation error </i>
//    <check> 
//      <loc> ( (unsigned int) FLASH_SR ) </loc>
//      <o.1..1> OPERR
//    </check>
//  </item>
//  


// -------------------------------  Field Item: FLASH_SR_WRPERR  ----------------------------------
// SVD Line: 2311

//  <item> SFDITEM_FIELD__FLASH_SR_WRPERR
//    <name> WRPERR </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x40023C0C) Write protection error </i>
//    <check> 
//      <loc> ( (unsigned int) FLASH_SR ) </loc>
//      <o.4..4> WRPERR
//    </check>
//  </item>
//  


// -------------------------------  Field Item: FLASH_SR_PGAERR  ----------------------------------
// SVD Line: 2318

//  <item> SFDITEM_FIELD__FLASH_SR_PGAERR
//    <name> PGAERR </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x40023C0C) Programming alignment  error </i>
//    <check> 
//      <loc> ( (unsigned int) FLASH_SR ) </loc>
//      <o.5..5> PGAERR
//    </check>
//  </item>
//  


// -------------------------------  Field Item: FLASH_SR_PGPERR  ----------------------------------
// SVD Line: 2326

//  <item> SFDITEM_FIELD__FLASH_SR_PGPERR
//    <name> PGPERR </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x40023C0C) Programming parallelism  error </i>
//    <check> 
//      <loc> ( (unsigned int) FLASH_SR ) </loc>
//      <o.6..6> PGPERR
//    </check>
//  </item>
//  


// -------------------------------  Field Item: FLASH_SR_PGSERR  ----------------------------------
// SVD Line: 2334

//  <item> SFDITEM_FIELD__FLASH_SR_PGSERR
//    <name> PGSERR </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x40023C0C) Programming sequence error </i>
//    <check> 
//      <loc> ( (unsigned int) FLASH_SR ) </loc>
//      <o.7..7> PGSERR
//    </check>
//  </item>
//  


// --------------------------------  Field Item: FLASH_SR_BSY  ------------------------------------
// SVD Line: 2341

//  <item> SFDITEM_FIELD__FLASH_SR_BSY
//    <name> BSY </name>
//    <r> 
//    <i> [Bit 16] RO (@ 0x40023C0C) Busy </i>
//    <check> 
//      <loc> ( (unsigned int) FLASH_SR ) </loc>
//      <o.16..16> BSY
//    </check>
//  </item>
//  


// --------------------------------  Register RTree: FLASH_SR  ------------------------------------
// SVD Line: 2289

//  <rtree> SFDITEM_REG__FLASH_SR
//    <name> SR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40023C0C) Status register </i>
//    <loc> ( (unsigned int)((FLASH_SR >> 0) & 0xFFFFFFFF), ((FLASH_SR = (FLASH_SR & ~(0xF3UL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xF3) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__FLASH_SR_EOP </item>
//    <item> SFDITEM_FIELD__FLASH_SR_OPERR </item>
//    <item> SFDITEM_FIELD__FLASH_SR_WRPERR </item>
//    <item> SFDITEM_FIELD__FLASH_SR_PGAERR </item>
//    <item> SFDITEM_FIELD__FLASH_SR_PGPERR </item>
//    <item> SFDITEM_FIELD__FLASH_SR_PGSERR </item>
//    <item> SFDITEM_FIELD__FLASH_SR_BSY </item>
//  </rtree>
//  


// -----------------------------  Register Item Address: FLASH_CR  --------------------------------
// SVD Line: 2350

unsigned int FLASH_CR __AT (0x40023C10);



// ---------------------------------  Field Item: FLASH_CR_PG  ------------------------------------
// SVD Line: 2359

//  <item> SFDITEM_FIELD__FLASH_CR_PG
//    <name> PG </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40023C10) Programming </i>
//    <check> 
//      <loc> ( (unsigned int) FLASH_CR ) </loc>
//      <o.0..0> PG
//    </check>
//  </item>
//  


// --------------------------------  Field Item: FLASH_CR_SER  ------------------------------------
// SVD Line: 2365

//  <item> SFDITEM_FIELD__FLASH_CR_SER
//    <name> SER </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x40023C10) Sector Erase </i>
//    <check> 
//      <loc> ( (unsigned int) FLASH_CR ) </loc>
//      <o.1..1> SER
//    </check>
//  </item>
//  


// --------------------------------  Field Item: FLASH_CR_MER  ------------------------------------
// SVD Line: 2371

//  <item> SFDITEM_FIELD__FLASH_CR_MER
//    <name> MER </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x40023C10) Mass Erase </i>
//    <check> 
//      <loc> ( (unsigned int) FLASH_CR ) </loc>
//      <o.2..2> MER
//    </check>
//  </item>
//  


// --------------------------------  Field Item: FLASH_CR_SNB  ------------------------------------
// SVD Line: 2377

//  <item> SFDITEM_FIELD__FLASH_CR_SNB
//    <name> SNB </name>
//    <rw> 
//    <i> [Bits 6..3] RW (@ 0x40023C10) Sector number </i>
//    <edit> 
//      <loc> ( (unsigned char)((FLASH_CR >> 3) & 0xF), ((FLASH_CR = (FLASH_CR & ~(0xFUL << 3 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 3 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Field Item: FLASH_CR_PSIZE  -----------------------------------
// SVD Line: 2383

//  <item> SFDITEM_FIELD__FLASH_CR_PSIZE
//    <name> PSIZE </name>
//    <rw> 
//    <i> [Bits 9..8] RW (@ 0x40023C10) Program size </i>
//    <edit> 
//      <loc> ( (unsigned char)((FLASH_CR >> 8) & 0x3), ((FLASH_CR = (FLASH_CR & ~(0x3UL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Field Item: FLASH_CR_STRT  -----------------------------------
// SVD Line: 2389

//  <item> SFDITEM_FIELD__FLASH_CR_STRT
//    <name> STRT </name>
//    <rw> 
//    <i> [Bit 16] RW (@ 0x40023C10) Start </i>
//    <check> 
//      <loc> ( (unsigned int) FLASH_CR ) </loc>
//      <o.16..16> STRT
//    </check>
//  </item>
//  


// -------------------------------  Field Item: FLASH_CR_EOPIE  -----------------------------------
// SVD Line: 2395

//  <item> SFDITEM_FIELD__FLASH_CR_EOPIE
//    <name> EOPIE </name>
//    <rw> 
//    <i> [Bit 24] RW (@ 0x40023C10) End of operation interrupt  enable </i>
//    <check> 
//      <loc> ( (unsigned int) FLASH_CR ) </loc>
//      <o.24..24> EOPIE
//    </check>
//  </item>
//  


// -------------------------------  Field Item: FLASH_CR_ERRIE  -----------------------------------
// SVD Line: 2402

//  <item> SFDITEM_FIELD__FLASH_CR_ERRIE
//    <name> ERRIE </name>
//    <rw> 
//    <i> [Bit 25] RW (@ 0x40023C10) Error interrupt enable </i>
//    <check> 
//      <loc> ( (unsigned int) FLASH_CR ) </loc>
//      <o.25..25> ERRIE
//    </check>
//  </item>
//  


// --------------------------------  Field Item: FLASH_CR_LOCK  -----------------------------------
// SVD Line: 2408

//  <item> SFDITEM_FIELD__FLASH_CR_LOCK
//    <name> LOCK </name>
//    <rw> 
//    <i> [Bit 31] RW (@ 0x40023C10) Lock </i>
//    <check> 
//      <loc> ( (unsigned int) FLASH_CR ) </loc>
//      <o.31..31> LOCK
//    </check>
//  </item>
//  


// --------------------------------  Register RTree: FLASH_CR  ------------------------------------
// SVD Line: 2350

//  <rtree> SFDITEM_REG__FLASH_CR
//    <name> CR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40023C10) Control register </i>
//    <loc> ( (unsigned int)((FLASH_CR >> 0) & 0xFFFFFFFF), ((FLASH_CR = (FLASH_CR & ~(0x8301037FUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x8301037F) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__FLASH_CR_PG </item>
//    <item> SFDITEM_FIELD__FLASH_CR_SER </item>
//    <item> SFDITEM_FIELD__FLASH_CR_MER </item>
//    <item> SFDITEM_FIELD__FLASH_CR_SNB </item>
//    <item> SFDITEM_FIELD__FLASH_CR_PSIZE </item>
//    <item> SFDITEM_FIELD__FLASH_CR_STRT </item>
//    <item> SFDITEM_FIELD__FLASH_CR_EOPIE </item>
//    <item> SFDITEM_FIELD__FLASH_CR_ERRIE </item>
//    <item> SFDITEM_FIELD__FLASH_CR_LOCK </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: FLASH_OPTCR  -------------------------------
// SVD Line: 2416

unsigned int FLASH_OPTCR __AT (0x40023C14);



// -----------------------------  Field Item: FLASH_OPTCR_OPTLOCK  --------------------------------
// SVD Line: 2425

//  <item> SFDITEM_FIELD__FLASH_OPTCR_OPTLOCK
//    <name> OPTLOCK </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40023C14) Option lock </i>
//    <check> 
//      <loc> ( (unsigned int) FLASH_OPTCR ) </loc>
//      <o.0..0> OPTLOCK
//    </check>
//  </item>
//  


// -----------------------------  Field Item: FLASH_OPTCR_OPTSTRT  --------------------------------
// SVD Line: 2431

//  <item> SFDITEM_FIELD__FLASH_OPTCR_OPTSTRT
//    <name> OPTSTRT </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x40023C14) Option start </i>
//    <check> 
//      <loc> ( (unsigned int) FLASH_OPTCR ) </loc>
//      <o.1..1> OPTSTRT
//    </check>
//  </item>
//  


// -----------------------------  Field Item: FLASH_OPTCR_BOR_LEV  --------------------------------
// SVD Line: 2437

//  <item> SFDITEM_FIELD__FLASH_OPTCR_BOR_LEV
//    <name> BOR_LEV </name>
//    <rw> 
//    <i> [Bits 3..2] RW (@ 0x40023C14) BOR reset Level </i>
//    <edit> 
//      <loc> ( (unsigned char)((FLASH_OPTCR >> 2) & 0x3), ((FLASH_OPTCR = (FLASH_OPTCR & ~(0x3UL << 2 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 2 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: FLASH_OPTCR_WDG_SW  ---------------------------------
// SVD Line: 2443

//  <item> SFDITEM_FIELD__FLASH_OPTCR_WDG_SW
//    <name> WDG_SW </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x40023C14) WDG_SW User option bytes </i>
//    <check> 
//      <loc> ( (unsigned int) FLASH_OPTCR ) </loc>
//      <o.5..5> WDG_SW
//    </check>
//  </item>
//  


// ----------------------------  Field Item: FLASH_OPTCR_nRST_STOP  -------------------------------
// SVD Line: 2449

//  <item> SFDITEM_FIELD__FLASH_OPTCR_nRST_STOP
//    <name> nRST_STOP </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x40023C14) nRST_STOP User option  bytes </i>
//    <check> 
//      <loc> ( (unsigned int) FLASH_OPTCR ) </loc>
//      <o.6..6> nRST_STOP
//    </check>
//  </item>
//  


// ---------------------------  Field Item: FLASH_OPTCR_nRST_STDBY  -------------------------------
// SVD Line: 2456

//  <item> SFDITEM_FIELD__FLASH_OPTCR_nRST_STDBY
//    <name> nRST_STDBY </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x40023C14) nRST_STDBY User option  bytes </i>
//    <check> 
//      <loc> ( (unsigned int) FLASH_OPTCR ) </loc>
//      <o.7..7> nRST_STDBY
//    </check>
//  </item>
//  


// -------------------------------  Field Item: FLASH_OPTCR_RDP  ----------------------------------
// SVD Line: 2463

//  <item> SFDITEM_FIELD__FLASH_OPTCR_RDP
//    <name> RDP </name>
//    <rw> 
//    <i> [Bits 15..8] RW (@ 0x40023C14) Read protect </i>
//    <edit> 
//      <loc> ( (unsigned char)((FLASH_OPTCR >> 8) & 0xFF), ((FLASH_OPTCR = (FLASH_OPTCR & ~(0xFFUL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: FLASH_OPTCR_nWRP  ----------------------------------
// SVD Line: 2469

//  <item> SFDITEM_FIELD__FLASH_OPTCR_nWRP
//    <name> nWRP </name>
//    <rw> 
//    <i> [Bits 27..16] RW (@ 0x40023C14) Not write protect </i>
//    <edit> 
//      <loc> ( (unsigned short)((FLASH_OPTCR >> 16) & 0xFFF), ((FLASH_OPTCR = (FLASH_OPTCR & ~(0xFFFUL << 16 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFF) << 16 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: FLASH_OPTCR  ----------------------------------
// SVD Line: 2416

//  <rtree> SFDITEM_REG__FLASH_OPTCR
//    <name> OPTCR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40023C14) Flash option control register </i>
//    <loc> ( (unsigned int)((FLASH_OPTCR >> 0) & 0xFFFFFFFF), ((FLASH_OPTCR = (FLASH_OPTCR & ~(0xFFFFFEFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFEF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__FLASH_OPTCR_OPTLOCK </item>
//    <item> SFDITEM_FIELD__FLASH_OPTCR_OPTSTRT </item>
//    <item> SFDITEM_FIELD__FLASH_OPTCR_BOR_LEV </item>
//    <item> SFDITEM_FIELD__FLASH_OPTCR_WDG_SW </item>
//    <item> SFDITEM_FIELD__FLASH_OPTCR_nRST_STOP </item>
//    <item> SFDITEM_FIELD__FLASH_OPTCR_nRST_STDBY </item>
//    <item> SFDITEM_FIELD__FLASH_OPTCR_RDP </item>
//    <item> SFDITEM_FIELD__FLASH_OPTCR_nWRP </item>
//  </rtree>
//  


// ---------------------------------  Peripheral View: FLASH  -------------------------------------
// SVD Line: 2187

//  <view> FLASH
//    <name> FLASH </name>
//    <item> SFDITEM_REG__FLASH_ACR </item>
//    <item> SFDITEM_REG__FLASH_KEYR </item>
//    <item> SFDITEM_REG__FLASH_OPTKEYR </item>
//    <item> SFDITEM_REG__FLASH_SR </item>
//    <item> SFDITEM_REG__FLASH_CR </item>
//    <item> SFDITEM_REG__FLASH_OPTCR </item>
//  </view>
//  


// -----------------------------  Register Item Address: IWDG_KR  ---------------------------------
// SVD Line: 2490

unsigned int IWDG_KR __AT (0x40003000);



// ---------------------------------  Field Item: IWDG_KR_KEY  ------------------------------------
// SVD Line: 2499

//  <item> SFDITEM_FIELD__IWDG_KR_KEY
//    <name> KEY </name>
//    <w> 
//    <i> [Bits 15..0] WO (@ 0x40003000) Key value </i>
//    <edit> 
//      <loc> ( (unsigned short)((IWDG_KR >> 0) & 0x0), ((IWDG_KR = (IWDG_KR & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------------  Register RTree: IWDG_KR  ------------------------------------
// SVD Line: 2490

//  <rtree> SFDITEM_REG__IWDG_KR
//    <name> KR </name>
//    <w> 
//    <i> [Bits 31..0] WO (@ 0x40003000) Key register </i>
//    <loc> ( (unsigned int)((IWDG_KR >> 0) & 0xFFFFFFFF), ((IWDG_KR = (IWDG_KR & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__IWDG_KR_KEY </item>
//  </rtree>
//  


// -----------------------------  Register Item Address: IWDG_PR  ---------------------------------
// SVD Line: 2507

unsigned int IWDG_PR __AT (0x40003004);



// ---------------------------------  Field Item: IWDG_PR_PR  -------------------------------------
// SVD Line: 2516

//  <item> SFDITEM_FIELD__IWDG_PR_PR
//    <name> PR </name>
//    <rw> 
//    <i> [Bits 2..0] RW (@ 0x40003004) Prescaler divider </i>
//    <edit> 
//      <loc> ( (unsigned char)((IWDG_PR >> 0) & 0x7), ((IWDG_PR = (IWDG_PR & ~(0x7UL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0x7) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------------  Register RTree: IWDG_PR  ------------------------------------
// SVD Line: 2507

//  <rtree> SFDITEM_REG__IWDG_PR
//    <name> PR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40003004) Prescaler register </i>
//    <loc> ( (unsigned int)((IWDG_PR >> 0) & 0xFFFFFFFF), ((IWDG_PR = (IWDG_PR & ~(0x7UL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x7) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__IWDG_PR_PR </item>
//  </rtree>
//  


// -----------------------------  Register Item Address: IWDG_RLR  --------------------------------
// SVD Line: 2524

unsigned int IWDG_RLR __AT (0x40003008);



// ---------------------------------  Field Item: IWDG_RLR_RL  ------------------------------------
// SVD Line: 2533

//  <item> SFDITEM_FIELD__IWDG_RLR_RL
//    <name> RL </name>
//    <rw> 
//    <i> [Bits 11..0] RW (@ 0x40003008) Watchdog counter reload  value </i>
//    <edit> 
//      <loc> ( (unsigned short)((IWDG_RLR >> 0) & 0xFFF), ((IWDG_RLR = (IWDG_RLR & ~(0xFFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Register RTree: IWDG_RLR  ------------------------------------
// SVD Line: 2524

//  <rtree> SFDITEM_REG__IWDG_RLR
//    <name> RLR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40003008) Reload register </i>
//    <loc> ( (unsigned int)((IWDG_RLR >> 0) & 0xFFFFFFFF), ((IWDG_RLR = (IWDG_RLR & ~(0xFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__IWDG_RLR_RL </item>
//  </rtree>
//  


// -----------------------------  Register Item Address: IWDG_SR  ---------------------------------
// SVD Line: 2542

unsigned int IWDG_SR __AT (0x4000300C);



// ---------------------------------  Field Item: IWDG_SR_RVU  ------------------------------------
// SVD Line: 2551

//  <item> SFDITEM_FIELD__IWDG_SR_RVU
//    <name> RVU </name>
//    <r> 
//    <i> [Bit 1] RO (@ 0x4000300C) Watchdog counter reload value  update </i>
//    <check> 
//      <loc> ( (unsigned int) IWDG_SR ) </loc>
//      <o.1..1> RVU
//    </check>
//  </item>
//  


// ---------------------------------  Field Item: IWDG_SR_PVU  ------------------------------------
// SVD Line: 2558

//  <item> SFDITEM_FIELD__IWDG_SR_PVU
//    <name> PVU </name>
//    <r> 
//    <i> [Bit 0] RO (@ 0x4000300C) Watchdog prescaler value  update </i>
//    <check> 
//      <loc> ( (unsigned int) IWDG_SR ) </loc>
//      <o.0..0> PVU
//    </check>
//  </item>
//  


// ---------------------------------  Register RTree: IWDG_SR  ------------------------------------
// SVD Line: 2542

//  <rtree> SFDITEM_REG__IWDG_SR
//    <name> SR </name>
//    <r> 
//    <i> [Bits 31..0] RO (@ 0x4000300C) Status register </i>
//    <loc> ( (unsigned int)((IWDG_SR >> 0) & 0xFFFFFFFF) ) </loc>
//    <item> SFDITEM_FIELD__IWDG_SR_RVU </item>
//    <item> SFDITEM_FIELD__IWDG_SR_PVU </item>
//  </rtree>
//  


// ----------------------------------  Peripheral View: IWDG  -------------------------------------
// SVD Line: 2479

//  <view> IWDG
//    <name> IWDG </name>
//    <item> SFDITEM_REG__IWDG_KR </item>
//    <item> SFDITEM_REG__IWDG_PR </item>
//    <item> SFDITEM_REG__IWDG_RLR </item>
//    <item> SFDITEM_REG__IWDG_SR </item>
//  </view>
//  


// ----------------------  Register Item Address: OTG_FS_DEVICE_FS_DCFG  --------------------------
// SVD Line: 2580

unsigned int OTG_FS_DEVICE_FS_DCFG __AT (0x50000800);



// -------------------------  Field Item: OTG_FS_DEVICE_FS_DCFG_DSPD  -----------------------------
// SVD Line: 2590

//  <item> SFDITEM_FIELD__OTG_FS_DEVICE_FS_DCFG_DSPD
//    <name> DSPD </name>
//    <rw> 
//    <i> [Bits 1..0] RW (@ 0x50000800) Device speed </i>
//    <edit> 
//      <loc> ( (unsigned char)((OTG_FS_DEVICE_FS_DCFG >> 0) & 0x3), ((OTG_FS_DEVICE_FS_DCFG = (OTG_FS_DEVICE_FS_DCFG & ~(0x3UL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------  Field Item: OTG_FS_DEVICE_FS_DCFG_NZLSOHSK  ---------------------------
// SVD Line: 2596

//  <item> SFDITEM_FIELD__OTG_FS_DEVICE_FS_DCFG_NZLSOHSK
//    <name> NZLSOHSK </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x50000800) Non-zero-length status OUT  handshake </i>
//    <check> 
//      <loc> ( (unsigned int) OTG_FS_DEVICE_FS_DCFG ) </loc>
//      <o.2..2> NZLSOHSK
//    </check>
//  </item>
//  


// --------------------------  Field Item: OTG_FS_DEVICE_FS_DCFG_DAD  -----------------------------
// SVD Line: 2603

//  <item> SFDITEM_FIELD__OTG_FS_DEVICE_FS_DCFG_DAD
//    <name> DAD </name>
//    <rw> 
//    <i> [Bits 10..4] RW (@ 0x50000800) Device address </i>
//    <edit> 
//      <loc> ( (unsigned char)((OTG_FS_DEVICE_FS_DCFG >> 4) & 0x7F), ((OTG_FS_DEVICE_FS_DCFG = (OTG_FS_DEVICE_FS_DCFG & ~(0x7FUL << 4 )) | ((unsigned long)(Gui_u8:GuiVal & 0x7F) << 4 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------  Field Item: OTG_FS_DEVICE_FS_DCFG_PFIVL  ----------------------------
// SVD Line: 2609

//  <item> SFDITEM_FIELD__OTG_FS_DEVICE_FS_DCFG_PFIVL
//    <name> PFIVL </name>
//    <rw> 
//    <i> [Bits 12..11] RW (@ 0x50000800) Periodic frame interval </i>
//    <edit> 
//      <loc> ( (unsigned char)((OTG_FS_DEVICE_FS_DCFG >> 11) & 0x3), ((OTG_FS_DEVICE_FS_DCFG = (OTG_FS_DEVICE_FS_DCFG & ~(0x3UL << 11 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 11 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Register RTree: OTG_FS_DEVICE_FS_DCFG  -----------------------------
// SVD Line: 2580

//  <rtree> SFDITEM_REG__OTG_FS_DEVICE_FS_DCFG
//    <name> FS_DCFG </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x50000800) OTG_FS device configuration register  (OTG_FS_DCFG) </i>
//    <loc> ( (unsigned int)((OTG_FS_DEVICE_FS_DCFG >> 0) & 0xFFFFFFFF), ((OTG_FS_DEVICE_FS_DCFG = (OTG_FS_DEVICE_FS_DCFG & ~(0x1FF7UL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1FF7) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__OTG_FS_DEVICE_FS_DCFG_DSPD </item>
//    <item> SFDITEM_FIELD__OTG_FS_DEVICE_FS_DCFG_NZLSOHSK </item>
//    <item> SFDITEM_FIELD__OTG_FS_DEVICE_FS_DCFG_DAD </item>
//    <item> SFDITEM_FIELD__OTG_FS_DEVICE_FS_DCFG_PFIVL </item>
//  </rtree>
//  


// ----------------------  Register Item Address: OTG_FS_DEVICE_FS_DCTL  --------------------------
// SVD Line: 2617

unsigned int OTG_FS_DEVICE_FS_DCTL __AT (0x50000804);



// ------------------------  Field Item: OTG_FS_DEVICE_FS_DCTL_RWUSIG  ----------------------------
// SVD Line: 2626

//  <item> SFDITEM_FIELD__OTG_FS_DEVICE_FS_DCTL_RWUSIG
//    <name> RWUSIG </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x50000804) Remote wakeup signaling </i>
//    <check> 
//      <loc> ( (unsigned int) OTG_FS_DEVICE_FS_DCTL ) </loc>
//      <o.0..0> RWUSIG
//    </check>
//  </item>
//  


// -------------------------  Field Item: OTG_FS_DEVICE_FS_DCTL_SDIS  -----------------------------
// SVD Line: 2633

//  <item> SFDITEM_FIELD__OTG_FS_DEVICE_FS_DCTL_SDIS
//    <name> SDIS </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x50000804) Soft disconnect </i>
//    <check> 
//      <loc> ( (unsigned int) OTG_FS_DEVICE_FS_DCTL ) </loc>
//      <o.1..1> SDIS
//    </check>
//  </item>
//  


// ------------------------  Field Item: OTG_FS_DEVICE_FS_DCTL_GINSTS  ----------------------------
// SVD Line: 2640

//  <item> SFDITEM_FIELD__OTG_FS_DEVICE_FS_DCTL_GINSTS
//    <name> GINSTS </name>
//    <r> 
//    <i> [Bit 2] RO (@ 0x50000804) Global IN NAK status </i>
//    <check> 
//      <loc> ( (unsigned int) OTG_FS_DEVICE_FS_DCTL ) </loc>
//      <o.2..2> GINSTS
//    </check>
//  </item>
//  


// ------------------------  Field Item: OTG_FS_DEVICE_FS_DCTL_GONSTS  ----------------------------
// SVD Line: 2647

//  <item> SFDITEM_FIELD__OTG_FS_DEVICE_FS_DCTL_GONSTS
//    <name> GONSTS </name>
//    <r> 
//    <i> [Bit 3] RO (@ 0x50000804) Global OUT NAK status </i>
//    <check> 
//      <loc> ( (unsigned int) OTG_FS_DEVICE_FS_DCTL ) </loc>
//      <o.3..3> GONSTS
//    </check>
//  </item>
//  


// -------------------------  Field Item: OTG_FS_DEVICE_FS_DCTL_TCTL  -----------------------------
// SVD Line: 2654

//  <item> SFDITEM_FIELD__OTG_FS_DEVICE_FS_DCTL_TCTL
//    <name> TCTL </name>
//    <rw> 
//    <i> [Bits 6..4] RW (@ 0x50000804) Test control </i>
//    <edit> 
//      <loc> ( (unsigned char)((OTG_FS_DEVICE_FS_DCTL >> 4) & 0x7), ((OTG_FS_DEVICE_FS_DCTL = (OTG_FS_DEVICE_FS_DCTL & ~(0x7UL << 4 )) | ((unsigned long)(Gui_u8:GuiVal & 0x7) << 4 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------  Field Item: OTG_FS_DEVICE_FS_DCTL_SGINAK  ----------------------------
// SVD Line: 2661

//  <item> SFDITEM_FIELD__OTG_FS_DEVICE_FS_DCTL_SGINAK
//    <name> SGINAK </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x50000804) Set global IN NAK </i>
//    <check> 
//      <loc> ( (unsigned int) OTG_FS_DEVICE_FS_DCTL ) </loc>
//      <o.7..7> SGINAK
//    </check>
//  </item>
//  


// ------------------------  Field Item: OTG_FS_DEVICE_FS_DCTL_CGINAK  ----------------------------
// SVD Line: 2668

//  <item> SFDITEM_FIELD__OTG_FS_DEVICE_FS_DCTL_CGINAK
//    <name> CGINAK </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x50000804) Clear global IN NAK </i>
//    <check> 
//      <loc> ( (unsigned int) OTG_FS_DEVICE_FS_DCTL ) </loc>
//      <o.8..8> CGINAK
//    </check>
//  </item>
//  


// ------------------------  Field Item: OTG_FS_DEVICE_FS_DCTL_SGONAK  ----------------------------
// SVD Line: 2675

//  <item> SFDITEM_FIELD__OTG_FS_DEVICE_FS_DCTL_SGONAK
//    <name> SGONAK </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x50000804) Set global OUT NAK </i>
//    <check> 
//      <loc> ( (unsigned int) OTG_FS_DEVICE_FS_DCTL ) </loc>
//      <o.9..9> SGONAK
//    </check>
//  </item>
//  


// ------------------------  Field Item: OTG_FS_DEVICE_FS_DCTL_CGONAK  ----------------------------
// SVD Line: 2682

//  <item> SFDITEM_FIELD__OTG_FS_DEVICE_FS_DCTL_CGONAK
//    <name> CGONAK </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x50000804) Clear global OUT NAK </i>
//    <check> 
//      <loc> ( (unsigned int) OTG_FS_DEVICE_FS_DCTL ) </loc>
//      <o.10..10> CGONAK
//    </check>
//  </item>
//  


// -----------------------  Field Item: OTG_FS_DEVICE_FS_DCTL_POPRGDNE  ---------------------------
// SVD Line: 2689

//  <item> SFDITEM_FIELD__OTG_FS_DEVICE_FS_DCTL_POPRGDNE
//    <name> POPRGDNE </name>
//    <rw> 
//    <i> [Bit 11] RW (@ 0x50000804) Power-on programming done </i>
//    <check> 
//      <loc> ( (unsigned int) OTG_FS_DEVICE_FS_DCTL ) </loc>
//      <o.11..11> POPRGDNE
//    </check>
//  </item>
//  


// --------------------------  Register RTree: OTG_FS_DEVICE_FS_DCTL  -----------------------------
// SVD Line: 2617

//  <rtree> SFDITEM_REG__OTG_FS_DEVICE_FS_DCTL
//    <name> FS_DCTL </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x50000804) OTG_FS device control register  (OTG_FS_DCTL) </i>
//    <loc> ( (unsigned int)((OTG_FS_DEVICE_FS_DCTL >> 0) & 0xFFFFFFFF), ((OTG_FS_DEVICE_FS_DCTL = (OTG_FS_DEVICE_FS_DCTL & ~(0xFF3UL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFF3) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__OTG_FS_DEVICE_FS_DCTL_RWUSIG </item>
//    <item> SFDITEM_FIELD__OTG_FS_DEVICE_FS_DCTL_SDIS </item>
//    <item> SFDITEM_FIELD__OTG_FS_DEVICE_FS_DCTL_GINSTS </item>
//    <item> SFDITEM_FIELD__OTG_FS_DEVICE_FS_DCTL_GONSTS </item>
//    <item> SFDITEM_FIELD__OTG_FS_DEVICE_FS_DCTL_TCTL </item>
//    <item> SFDITEM_FIELD__OTG_FS_DEVICE_FS_DCTL_SGINAK </item>
//    <item> SFDITEM_FIELD__OTG_FS_DEVICE_FS_DCTL_CGINAK </item>
//    <item> SFDITEM_FIELD__OTG_FS_DEVICE_FS_DCTL_SGONAK </item>
//    <item> SFDITEM_FIELD__OTG_FS_DEVICE_FS_DCTL_CGONAK </item>
//    <item> SFDITEM_FIELD__OTG_FS_DEVICE_FS_DCTL_POPRGDNE </item>
//  </rtree>
//  


// ----------------------  Register Item Address: OTG_FS_DEVICE_FS_DSTS  --------------------------
// SVD Line: 2698

unsigned int OTG_FS_DEVICE_FS_DSTS __AT (0x50000808);



// ------------------------  Field Item: OTG_FS_DEVICE_FS_DSTS_SUSPSTS  ---------------------------
// SVD Line: 2708

//  <item> SFDITEM_FIELD__OTG_FS_DEVICE_FS_DSTS_SUSPSTS
//    <name> SUSPSTS </name>
//    <r> 
//    <i> [Bit 0] RO (@ 0x50000808) Suspend status </i>
//    <check> 
//      <loc> ( (unsigned int) OTG_FS_DEVICE_FS_DSTS ) </loc>
//      <o.0..0> SUSPSTS
//    </check>
//  </item>
//  


// ------------------------  Field Item: OTG_FS_DEVICE_FS_DSTS_ENUMSPD  ---------------------------
// SVD Line: 2714

//  <item> SFDITEM_FIELD__OTG_FS_DEVICE_FS_DSTS_ENUMSPD
//    <name> ENUMSPD </name>
//    <r> 
//    <i> [Bits 2..1] RO (@ 0x50000808) Enumerated speed </i>
//    <edit> 
//      <loc> ( (unsigned char)((OTG_FS_DEVICE_FS_DSTS >> 1) & 0x3) ) </loc>
//    </edit>
//  </item>
//  


// -------------------------  Field Item: OTG_FS_DEVICE_FS_DSTS_EERR  -----------------------------
// SVD Line: 2720

//  <item> SFDITEM_FIELD__OTG_FS_DEVICE_FS_DSTS_EERR
//    <name> EERR </name>
//    <r> 
//    <i> [Bit 3] RO (@ 0x50000808) Erratic error </i>
//    <check> 
//      <loc> ( (unsigned int) OTG_FS_DEVICE_FS_DSTS ) </loc>
//      <o.3..3> EERR
//    </check>
//  </item>
//  


// -------------------------  Field Item: OTG_FS_DEVICE_FS_DSTS_FNSOF  ----------------------------
// SVD Line: 2726

//  <item> SFDITEM_FIELD__OTG_FS_DEVICE_FS_DSTS_FNSOF
//    <name> FNSOF </name>
//    <r> 
//    <i> [Bits 21..8] RO (@ 0x50000808) Frame number of the received  SOF </i>
//    <edit> 
//      <loc> ( (unsigned short)((OTG_FS_DEVICE_FS_DSTS >> 8) & 0x3FFF) ) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Register RTree: OTG_FS_DEVICE_FS_DSTS  -----------------------------
// SVD Line: 2698

//  <rtree> SFDITEM_REG__OTG_FS_DEVICE_FS_DSTS
//    <name> FS_DSTS </name>
//    <r> 
//    <i> [Bits 31..0] RO (@ 0x50000808) OTG_FS device status register  (OTG_FS_DSTS) </i>
//    <loc> ( (unsigned int)((OTG_FS_DEVICE_FS_DSTS >> 0) & 0xFFFFFFFF) ) </loc>
//    <item> SFDITEM_FIELD__OTG_FS_DEVICE_FS_DSTS_SUSPSTS </item>
//    <item> SFDITEM_FIELD__OTG_FS_DEVICE_FS_DSTS_ENUMSPD </item>
//    <item> SFDITEM_FIELD__OTG_FS_DEVICE_FS_DSTS_EERR </item>
//    <item> SFDITEM_FIELD__OTG_FS_DEVICE_FS_DSTS_FNSOF </item>
//  </rtree>
//  


// ---------------------  Register Item Address: OTG_FS_DEVICE_FS_DIEPMSK  ------------------------
// SVD Line: 2735

unsigned int OTG_FS_DEVICE_FS_DIEPMSK __AT (0x50000810);



// -----------------------  Field Item: OTG_FS_DEVICE_FS_DIEPMSK_XFRCM  ---------------------------
// SVD Line: 2745

//  <item> SFDITEM_FIELD__OTG_FS_DEVICE_FS_DIEPMSK_XFRCM
//    <name> XFRCM </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x50000810) Transfer completed interrupt  mask </i>
//    <check> 
//      <loc> ( (unsigned int) OTG_FS_DEVICE_FS_DIEPMSK ) </loc>
//      <o.0..0> XFRCM
//    </check>
//  </item>
//  


// ------------------------  Field Item: OTG_FS_DEVICE_FS_DIEPMSK_EPDM  ---------------------------
// SVD Line: 2752

//  <item> SFDITEM_FIELD__OTG_FS_DEVICE_FS_DIEPMSK_EPDM
//    <name> EPDM </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x50000810) Endpoint disabled interrupt  mask </i>
//    <check> 
//      <loc> ( (unsigned int) OTG_FS_DEVICE_FS_DIEPMSK ) </loc>
//      <o.1..1> EPDM
//    </check>
//  </item>
//  


// ------------------------  Field Item: OTG_FS_DEVICE_FS_DIEPMSK_TOM  ----------------------------
// SVD Line: 2759

//  <item> SFDITEM_FIELD__OTG_FS_DEVICE_FS_DIEPMSK_TOM
//    <name> TOM </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x50000810) Timeout condition mask (Non-isochronous  endpoints) </i>
//    <check> 
//      <loc> ( (unsigned int) OTG_FS_DEVICE_FS_DIEPMSK ) </loc>
//      <o.3..3> TOM
//    </check>
//  </item>
//  


// ---------------------  Field Item: OTG_FS_DEVICE_FS_DIEPMSK_ITTXFEMSK  -------------------------
// SVD Line: 2766

//  <item> SFDITEM_FIELD__OTG_FS_DEVICE_FS_DIEPMSK_ITTXFEMSK
//    <name> ITTXFEMSK </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x50000810) IN token received when TxFIFO empty  mask </i>
//    <check> 
//      <loc> ( (unsigned int) OTG_FS_DEVICE_FS_DIEPMSK ) </loc>
//      <o.4..4> ITTXFEMSK
//    </check>
//  </item>
//  


// ----------------------  Field Item: OTG_FS_DEVICE_FS_DIEPMSK_INEPNMM  --------------------------
// SVD Line: 2773

//  <item> SFDITEM_FIELD__OTG_FS_DEVICE_FS_DIEPMSK_INEPNMM
//    <name> INEPNMM </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x50000810) IN token received with EP mismatch  mask </i>
//    <check> 
//      <loc> ( (unsigned int) OTG_FS_DEVICE_FS_DIEPMSK ) </loc>
//      <o.5..5> INEPNMM
//    </check>
//  </item>
//  


// ----------------------  Field Item: OTG_FS_DEVICE_FS_DIEPMSK_INEPNEM  --------------------------
// SVD Line: 2780

//  <item> SFDITEM_FIELD__OTG_FS_DEVICE_FS_DIEPMSK_INEPNEM
//    <name> INEPNEM </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x50000810) IN endpoint NAK effective  mask </i>
//    <check> 
//      <loc> ( (unsigned int) OTG_FS_DEVICE_FS_DIEPMSK ) </loc>
//      <o.6..6> INEPNEM
//    </check>
//  </item>
//  


// ------------------------  Register RTree: OTG_FS_DEVICE_FS_DIEPMSK  ----------------------------
// SVD Line: 2735

//  <rtree> SFDITEM_REG__OTG_FS_DEVICE_FS_DIEPMSK
//    <name> FS_DIEPMSK </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x50000810) OTG_FS device IN endpoint common interrupt  mask register (OTG_FS_DIEPMSK) </i>
//    <loc> ( (unsigned int)((OTG_FS_DEVICE_FS_DIEPMSK >> 0) & 0xFFFFFFFF), ((OTG_FS_DEVICE_FS_DIEPMSK = (OTG_FS_DEVICE_FS_DIEPMSK & ~(0x7BUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x7B) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__OTG_FS_DEVICE_FS_DIEPMSK_XFRCM </item>
//    <item> SFDITEM_FIELD__OTG_FS_DEVICE_FS_DIEPMSK_EPDM </item>
//    <item> SFDITEM_FIELD__OTG_FS_DEVICE_FS_DIEPMSK_TOM </item>
//    <item> SFDITEM_FIELD__OTG_FS_DEVICE_FS_DIEPMSK_ITTXFEMSK </item>
//    <item> SFDITEM_FIELD__OTG_FS_DEVICE_FS_DIEPMSK_INEPNMM </item>
//    <item> SFDITEM_FIELD__OTG_FS_DEVICE_FS_DIEPMSK_INEPNEM </item>
//  </rtree>
//  


// ---------------------  Register Item Address: OTG_FS_DEVICE_FS_DOEPMSK  ------------------------
// SVD Line: 2789

unsigned int OTG_FS_DEVICE_FS_DOEPMSK __AT (0x50000814);



// -----------------------  Field Item: OTG_FS_DEVICE_FS_DOEPMSK_XFRCM  ---------------------------
// SVD Line: 2799

//  <item> SFDITEM_FIELD__OTG_FS_DEVICE_FS_DOEPMSK_XFRCM
//    <name> XFRCM </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x50000814) Transfer completed interrupt  mask </i>
//    <check> 
//      <loc> ( (unsigned int) OTG_FS_DEVICE_FS_DOEPMSK ) </loc>
//      <o.0..0> XFRCM
//    </check>
//  </item>
//  


// ------------------------  Field Item: OTG_FS_DEVICE_FS_DOEPMSK_EPDM  ---------------------------
// SVD Line: 2806

//  <item> SFDITEM_FIELD__OTG_FS_DEVICE_FS_DOEPMSK_EPDM
//    <name> EPDM </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x50000814) Endpoint disabled interrupt  mask </i>
//    <check> 
//      <loc> ( (unsigned int) OTG_FS_DEVICE_FS_DOEPMSK ) </loc>
//      <o.1..1> EPDM
//    </check>
//  </item>
//  


// -----------------------  Field Item: OTG_FS_DEVICE_FS_DOEPMSK_STUPM  ---------------------------
// SVD Line: 2813

//  <item> SFDITEM_FIELD__OTG_FS_DEVICE_FS_DOEPMSK_STUPM
//    <name> STUPM </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x50000814) SETUP phase done mask </i>
//    <check> 
//      <loc> ( (unsigned int) OTG_FS_DEVICE_FS_DOEPMSK ) </loc>
//      <o.3..3> STUPM
//    </check>
//  </item>
//  


// -----------------------  Field Item: OTG_FS_DEVICE_FS_DOEPMSK_OTEPDM  --------------------------
// SVD Line: 2819

//  <item> SFDITEM_FIELD__OTG_FS_DEVICE_FS_DOEPMSK_OTEPDM
//    <name> OTEPDM </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x50000814) OUT token received when endpoint  disabled mask </i>
//    <check> 
//      <loc> ( (unsigned int) OTG_FS_DEVICE_FS_DOEPMSK ) </loc>
//      <o.4..4> OTEPDM
//    </check>
//  </item>
//  


// ------------------------  Register RTree: OTG_FS_DEVICE_FS_DOEPMSK  ----------------------------
// SVD Line: 2789

//  <rtree> SFDITEM_REG__OTG_FS_DEVICE_FS_DOEPMSK
//    <name> FS_DOEPMSK </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x50000814) OTG_FS device OUT endpoint common interrupt  mask register (OTG_FS_DOEPMSK) </i>
//    <loc> ( (unsigned int)((OTG_FS_DEVICE_FS_DOEPMSK >> 0) & 0xFFFFFFFF), ((OTG_FS_DEVICE_FS_DOEPMSK = (OTG_FS_DEVICE_FS_DOEPMSK & ~(0x1BUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1B) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__OTG_FS_DEVICE_FS_DOEPMSK_XFRCM </item>
//    <item> SFDITEM_FIELD__OTG_FS_DEVICE_FS_DOEPMSK_EPDM </item>
//    <item> SFDITEM_FIELD__OTG_FS_DEVICE_FS_DOEPMSK_STUPM </item>
//    <item> SFDITEM_FIELD__OTG_FS_DEVICE_FS_DOEPMSK_OTEPDM </item>
//  </rtree>
//  


// ----------------------  Register Item Address: OTG_FS_DEVICE_FS_DAINT  -------------------------
// SVD Line: 2828

unsigned int OTG_FS_DEVICE_FS_DAINT __AT (0x50000818);



// ------------------------  Field Item: OTG_FS_DEVICE_FS_DAINT_IEPINT  ---------------------------
// SVD Line: 2838

//  <item> SFDITEM_FIELD__OTG_FS_DEVICE_FS_DAINT_IEPINT
//    <name> IEPINT </name>
//    <r> 
//    <i> [Bits 15..0] RO (@ 0x50000818) IN endpoint interrupt bits </i>
//    <edit> 
//      <loc> ( (unsigned short)((OTG_FS_DEVICE_FS_DAINT >> 0) & 0xFFFF) ) </loc>
//    </edit>
//  </item>
//  


// ------------------------  Field Item: OTG_FS_DEVICE_FS_DAINT_OEPINT  ---------------------------
// SVD Line: 2844

//  <item> SFDITEM_FIELD__OTG_FS_DEVICE_FS_DAINT_OEPINT
//    <name> OEPINT </name>
//    <r> 
//    <i> [Bits 31..16] RO (@ 0x50000818) OUT endpoint interrupt  bits </i>
//    <edit> 
//      <loc> ( (unsigned short)((OTG_FS_DEVICE_FS_DAINT >> 16) & 0xFFFF) ) </loc>
//    </edit>
//  </item>
//  


// -------------------------  Register RTree: OTG_FS_DEVICE_FS_DAINT  -----------------------------
// SVD Line: 2828

//  <rtree> SFDITEM_REG__OTG_FS_DEVICE_FS_DAINT
//    <name> FS_DAINT </name>
//    <r> 
//    <i> [Bits 31..0] RO (@ 0x50000818) OTG_FS device all endpoints interrupt  register (OTG_FS_DAINT) </i>
//    <loc> ( (unsigned int)((OTG_FS_DEVICE_FS_DAINT >> 0) & 0xFFFFFFFF) ) </loc>
//    <item> SFDITEM_FIELD__OTG_FS_DEVICE_FS_DAINT_IEPINT </item>
//    <item> SFDITEM_FIELD__OTG_FS_DEVICE_FS_DAINT_OEPINT </item>
//  </rtree>
//  


// --------------------  Register Item Address: OTG_FS_DEVICE_FS_DAINTMSK  ------------------------
// SVD Line: 2853

unsigned int OTG_FS_DEVICE_FS_DAINTMSK __AT (0x5000081C);



// -----------------------  Field Item: OTG_FS_DEVICE_FS_DAINTMSK_IEPM  ---------------------------
// SVD Line: 2863

//  <item> SFDITEM_FIELD__OTG_FS_DEVICE_FS_DAINTMSK_IEPM
//    <name> IEPM </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x5000081C) IN EP interrupt mask bits </i>
//    <edit> 
//      <loc> ( (unsigned short)((OTG_FS_DEVICE_FS_DAINTMSK >> 0) & 0xFFFF), ((OTG_FS_DEVICE_FS_DAINTMSK = (OTG_FS_DEVICE_FS_DAINTMSK & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------  Field Item: OTG_FS_DEVICE_FS_DAINTMSK_OEPINT  --------------------------
// SVD Line: 2869

//  <item> SFDITEM_FIELD__OTG_FS_DEVICE_FS_DAINTMSK_OEPINT
//    <name> OEPINT </name>
//    <rw> 
//    <i> [Bits 31..16] RW (@ 0x5000081C) OUT endpoint interrupt  bits </i>
//    <edit> 
//      <loc> ( (unsigned short)((OTG_FS_DEVICE_FS_DAINTMSK >> 16) & 0xFFFF), ((OTG_FS_DEVICE_FS_DAINTMSK = (OTG_FS_DEVICE_FS_DAINTMSK & ~(0xFFFFUL << 16 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFFF) << 16 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------  Register RTree: OTG_FS_DEVICE_FS_DAINTMSK  ---------------------------
// SVD Line: 2853

//  <rtree> SFDITEM_REG__OTG_FS_DEVICE_FS_DAINTMSK
//    <name> FS_DAINTMSK </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x5000081C) OTG_FS all endpoints interrupt mask register  (OTG_FS_DAINTMSK) </i>
//    <loc> ( (unsigned int)((OTG_FS_DEVICE_FS_DAINTMSK >> 0) & 0xFFFFFFFF), ((OTG_FS_DEVICE_FS_DAINTMSK = (OTG_FS_DEVICE_FS_DAINTMSK & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__OTG_FS_DEVICE_FS_DAINTMSK_IEPM </item>
//    <item> SFDITEM_FIELD__OTG_FS_DEVICE_FS_DAINTMSK_OEPINT </item>
//  </rtree>
//  


// ----------------------  Register Item Address: OTG_FS_DEVICE_DVBUSDIS  -------------------------
// SVD Line: 2878

unsigned int OTG_FS_DEVICE_DVBUSDIS __AT (0x50000828);



// ------------------------  Field Item: OTG_FS_DEVICE_DVBUSDIS_VBUSDT  ---------------------------
// SVD Line: 2888

//  <item> SFDITEM_FIELD__OTG_FS_DEVICE_DVBUSDIS_VBUSDT
//    <name> VBUSDT </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x50000828) Device VBUS discharge time </i>
//    <edit> 
//      <loc> ( (unsigned short)((OTG_FS_DEVICE_DVBUSDIS >> 0) & 0xFFFF), ((OTG_FS_DEVICE_DVBUSDIS = (OTG_FS_DEVICE_DVBUSDIS & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------  Register RTree: OTG_FS_DEVICE_DVBUSDIS  -----------------------------
// SVD Line: 2878

//  <rtree> SFDITEM_REG__OTG_FS_DEVICE_DVBUSDIS
//    <name> DVBUSDIS </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x50000828) OTG_FS device VBUS discharge time  register </i>
//    <loc> ( (unsigned int)((OTG_FS_DEVICE_DVBUSDIS >> 0) & 0xFFFFFFFF), ((OTG_FS_DEVICE_DVBUSDIS = (OTG_FS_DEVICE_DVBUSDIS & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__OTG_FS_DEVICE_DVBUSDIS_VBUSDT </item>
//  </rtree>
//  


// ---------------------  Register Item Address: OTG_FS_DEVICE_DVBUSPULSE  ------------------------
// SVD Line: 2896

unsigned int OTG_FS_DEVICE_DVBUSPULSE __AT (0x5000082C);



// -----------------------  Field Item: OTG_FS_DEVICE_DVBUSPULSE_DVBUSP  --------------------------
// SVD Line: 2906

//  <item> SFDITEM_FIELD__OTG_FS_DEVICE_DVBUSPULSE_DVBUSP
//    <name> DVBUSP </name>
//    <rw> 
//    <i> [Bits 11..0] RW (@ 0x5000082C) Device VBUS pulsing time </i>
//    <edit> 
//      <loc> ( (unsigned short)((OTG_FS_DEVICE_DVBUSPULSE >> 0) & 0xFFF), ((OTG_FS_DEVICE_DVBUSPULSE = (OTG_FS_DEVICE_DVBUSPULSE & ~(0xFFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------  Register RTree: OTG_FS_DEVICE_DVBUSPULSE  ----------------------------
// SVD Line: 2896

//  <rtree> SFDITEM_REG__OTG_FS_DEVICE_DVBUSPULSE
//    <name> DVBUSPULSE </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x5000082C) OTG_FS device VBUS pulsing time  register </i>
//    <loc> ( (unsigned int)((OTG_FS_DEVICE_DVBUSPULSE >> 0) & 0xFFFFFFFF), ((OTG_FS_DEVICE_DVBUSPULSE = (OTG_FS_DEVICE_DVBUSPULSE & ~(0xFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__OTG_FS_DEVICE_DVBUSPULSE_DVBUSP </item>
//  </rtree>
//  


// ---------------------  Register Item Address: OTG_FS_DEVICE_DIEPEMPMSK  ------------------------
// SVD Line: 2914

unsigned int OTG_FS_DEVICE_DIEPEMPMSK __AT (0x50000834);



// ---------------------  Field Item: OTG_FS_DEVICE_DIEPEMPMSK_INEPTXFEM  -------------------------
// SVD Line: 2924

//  <item> SFDITEM_FIELD__OTG_FS_DEVICE_DIEPEMPMSK_INEPTXFEM
//    <name> INEPTXFEM </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x50000834) IN EP Tx FIFO empty interrupt mask  bits </i>
//    <edit> 
//      <loc> ( (unsigned short)((OTG_FS_DEVICE_DIEPEMPMSK >> 0) & 0xFFFF), ((OTG_FS_DEVICE_DIEPEMPMSK = (OTG_FS_DEVICE_DIEPEMPMSK & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------  Register RTree: OTG_FS_DEVICE_DIEPEMPMSK  ----------------------------
// SVD Line: 2914

//  <rtree> SFDITEM_REG__OTG_FS_DEVICE_DIEPEMPMSK
//    <name> DIEPEMPMSK </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x50000834) OTG_FS device IN endpoint FIFO empty  interrupt mask register </i>
//    <loc> ( (unsigned int)((OTG_FS_DEVICE_DIEPEMPMSK >> 0) & 0xFFFFFFFF), ((OTG_FS_DEVICE_DIEPEMPMSK = (OTG_FS_DEVICE_DIEPEMPMSK & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__OTG_FS_DEVICE_DIEPEMPMSK_INEPTXFEM </item>
//  </rtree>
//  


// --------------------  Register Item Address: OTG_FS_DEVICE_FS_DIEPCTL0  ------------------------
// SVD Line: 2933

unsigned int OTG_FS_DEVICE_FS_DIEPCTL0 __AT (0x50000900);



// -----------------------  Field Item: OTG_FS_DEVICE_FS_DIEPCTL0_MPSIZ  --------------------------
// SVD Line: 2942

//  <item> SFDITEM_FIELD__OTG_FS_DEVICE_FS_DIEPCTL0_MPSIZ
//    <name> MPSIZ </name>
//    <rw> 
//    <i> [Bits 1..0] RW (@ 0x50000900) Maximum packet size </i>
//    <edit> 
//      <loc> ( (unsigned char)((OTG_FS_DEVICE_FS_DIEPCTL0 >> 0) & 0x3), ((OTG_FS_DEVICE_FS_DIEPCTL0 = (OTG_FS_DEVICE_FS_DIEPCTL0 & ~(0x3UL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------  Field Item: OTG_FS_DEVICE_FS_DIEPCTL0_USBAEP  --------------------------
// SVD Line: 2949

//  <item> SFDITEM_FIELD__OTG_FS_DEVICE_FS_DIEPCTL0_USBAEP
//    <name> USBAEP </name>
//    <r> 
//    <i> [Bit 15] RO (@ 0x50000900) USB active endpoint </i>
//    <check> 
//      <loc> ( (unsigned int) OTG_FS_DEVICE_FS_DIEPCTL0 ) </loc>
//      <o.15..15> USBAEP
//    </check>
//  </item>
//  


// ----------------------  Field Item: OTG_FS_DEVICE_FS_DIEPCTL0_NAKSTS  --------------------------
// SVD Line: 2956

//  <item> SFDITEM_FIELD__OTG_FS_DEVICE_FS_DIEPCTL0_NAKSTS
//    <name> NAKSTS </name>
//    <r> 
//    <i> [Bit 17] RO (@ 0x50000900) NAK status </i>
//    <check> 
//      <loc> ( (unsigned int) OTG_FS_DEVICE_FS_DIEPCTL0 ) </loc>
//      <o.17..17> NAKSTS
//    </check>
//  </item>
//  


// -----------------------  Field Item: OTG_FS_DEVICE_FS_DIEPCTL0_EPTYP  --------------------------
// SVD Line: 2963

//  <item> SFDITEM_FIELD__OTG_FS_DEVICE_FS_DIEPCTL0_EPTYP
//    <name> EPTYP </name>
//    <r> 
//    <i> [Bits 19..18] RO (@ 0x50000900) Endpoint type </i>
//    <edit> 
//      <loc> ( (unsigned char)((OTG_FS_DEVICE_FS_DIEPCTL0 >> 18) & 0x3) ) </loc>
//    </edit>
//  </item>
//  


// -----------------------  Field Item: OTG_FS_DEVICE_FS_DIEPCTL0_STALL  --------------------------
// SVD Line: 2970

//  <item> SFDITEM_FIELD__OTG_FS_DEVICE_FS_DIEPCTL0_STALL
//    <name> STALL </name>
//    <rw> 
//    <i> [Bit 21] RW (@ 0x50000900) STALL handshake </i>
//    <check> 
//      <loc> ( (unsigned int) OTG_FS_DEVICE_FS_DIEPCTL0 ) </loc>
//      <o.21..21> STALL
//    </check>
//  </item>
//  


// ----------------------  Field Item: OTG_FS_DEVICE_FS_DIEPCTL0_TXFNUM  --------------------------
// SVD Line: 2977

//  <item> SFDITEM_FIELD__OTG_FS_DEVICE_FS_DIEPCTL0_TXFNUM
//    <name> TXFNUM </name>
//    <rw> 
//    <i> [Bits 25..22] RW (@ 0x50000900) TxFIFO number </i>
//    <edit> 
//      <loc> ( (unsigned char)((OTG_FS_DEVICE_FS_DIEPCTL0 >> 22) & 0xF), ((OTG_FS_DEVICE_FS_DIEPCTL0 = (OTG_FS_DEVICE_FS_DIEPCTL0 & ~(0xFUL << 22 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 22 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------  Field Item: OTG_FS_DEVICE_FS_DIEPCTL0_CNAK  ---------------------------
// SVD Line: 2984

//  <item> SFDITEM_FIELD__OTG_FS_DEVICE_FS_DIEPCTL0_CNAK
//    <name> CNAK </name>
//    <w> 
//    <i> [Bit 26] WO (@ 0x50000900) Clear NAK </i>
//    <check> 
//      <loc> ( (unsigned int) OTG_FS_DEVICE_FS_DIEPCTL0 ) </loc>
//      <o.26..26> CNAK
//    </check>
//  </item>
//  


// -----------------------  Field Item: OTG_FS_DEVICE_FS_DIEPCTL0_SNAK  ---------------------------
// SVD Line: 2991

//  <item> SFDITEM_FIELD__OTG_FS_DEVICE_FS_DIEPCTL0_SNAK
//    <name> SNAK </name>
//    <w> 
//    <i> [Bit 27] WO (@ 0x50000900) Set NAK </i>
//    <check> 
//      <loc> ( (unsigned int) OTG_FS_DEVICE_FS_DIEPCTL0 ) </loc>
//      <o.27..27> SNAK
//    </check>
//  </item>
//  


// -----------------------  Field Item: OTG_FS_DEVICE_FS_DIEPCTL0_EPDIS  --------------------------
// SVD Line: 2998

//  <item> SFDITEM_FIELD__OTG_FS_DEVICE_FS_DIEPCTL0_EPDIS
//    <name> EPDIS </name>
//    <r> 
//    <i> [Bit 30] RO (@ 0x50000900) Endpoint disable </i>
//    <check> 
//      <loc> ( (unsigned int) OTG_FS_DEVICE_FS_DIEPCTL0 ) </loc>
//      <o.30..30> EPDIS
//    </check>
//  </item>
//  


// -----------------------  Field Item: OTG_FS_DEVICE_FS_DIEPCTL0_EPENA  --------------------------
// SVD Line: 3005

//  <item> SFDITEM_FIELD__OTG_FS_DEVICE_FS_DIEPCTL0_EPENA
//    <name> EPENA </name>
//    <r> 
//    <i> [Bit 31] RO (@ 0x50000900) Endpoint enable </i>
//    <check> 
//      <loc> ( (unsigned int) OTG_FS_DEVICE_FS_DIEPCTL0 ) </loc>
//      <o.31..31> EPENA
//    </check>
//  </item>
//  


// ------------------------  Register RTree: OTG_FS_DEVICE_FS_DIEPCTL0  ---------------------------
// SVD Line: 2933

//  <rtree> SFDITEM_REG__OTG_FS_DEVICE_FS_DIEPCTL0
//    <name> FS_DIEPCTL0 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x50000900) OTG_FS device control IN endpoint 0 control  register (OTG_FS_DIEPCTL0) </i>
//    <loc> ( (unsigned int)((OTG_FS_DEVICE_FS_DIEPCTL0 >> 0) & 0xFFFFFFFF), ((OTG_FS_DEVICE_FS_DIEPCTL0 = (OTG_FS_DEVICE_FS_DIEPCTL0 & ~(0xFE00003UL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFE00003) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__OTG_FS_DEVICE_FS_DIEPCTL0_MPSIZ </item>
//    <item> SFDITEM_FIELD__OTG_FS_DEVICE_FS_DIEPCTL0_USBAEP </item>
//    <item> SFDITEM_FIELD__OTG_FS_DEVICE_FS_DIEPCTL0_NAKSTS </item>
//    <item> SFDITEM_FIELD__OTG_FS_DEVICE_FS_DIEPCTL0_EPTYP </item>
//    <item> SFDITEM_FIELD__OTG_FS_DEVICE_FS_DIEPCTL0_STALL </item>
//    <item> SFDITEM_FIELD__OTG_FS_DEVICE_FS_DIEPCTL0_TXFNUM </item>
//    <item> SFDITEM_FIELD__OTG_FS_DEVICE_FS_DIEPCTL0_CNAK </item>
//    <item> SFDITEM_FIELD__OTG_FS_DEVICE_FS_DIEPCTL0_SNAK </item>
//    <item> SFDITEM_FIELD__OTG_FS_DEVICE_FS_DIEPCTL0_EPDIS </item>
//    <item> SFDITEM_FIELD__OTG_FS_DEVICE_FS_DIEPCTL0_EPENA </item>
//  </rtree>
//  


// ----------------------  Register Item Address: OTG_FS_DEVICE_DIEPCTL1  -------------------------
// SVD Line: 3014

unsigned int OTG_FS_DEVICE_DIEPCTL1 __AT (0x50000920);



// ------------------------  Field Item: OTG_FS_DEVICE_DIEPCTL1_EPENA  ----------------------------
// SVD Line: 3023

//  <item> SFDITEM_FIELD__OTG_FS_DEVICE_DIEPCTL1_EPENA
//    <name> EPENA </name>
//    <rw> 
//    <i> [Bit 31] RW (@ 0x50000920) EPENA </i>
//    <check> 
//      <loc> ( (unsigned int) OTG_FS_DEVICE_DIEPCTL1 ) </loc>
//      <o.31..31> EPENA
//    </check>
//  </item>
//  


// ------------------------  Field Item: OTG_FS_DEVICE_DIEPCTL1_EPDIS  ----------------------------
// SVD Line: 3030

//  <item> SFDITEM_FIELD__OTG_FS_DEVICE_DIEPCTL1_EPDIS
//    <name> EPDIS </name>
//    <rw> 
//    <i> [Bit 30] RW (@ 0x50000920) EPDIS </i>
//    <check> 
//      <loc> ( (unsigned int) OTG_FS_DEVICE_DIEPCTL1 ) </loc>
//      <o.30..30> EPDIS
//    </check>
//  </item>
//  


// --------------------  Field Item: OTG_FS_DEVICE_DIEPCTL1_SODDFRM_SD1PID  -----------------------
// SVD Line: 3037

//  <item> SFDITEM_FIELD__OTG_FS_DEVICE_DIEPCTL1_SODDFRM_SD1PID
//    <name> SODDFRM_SD1PID </name>
//    <w> 
//    <i> [Bit 29] WO (@ 0x50000920) SODDFRM/SD1PID </i>
//    <check> 
//      <loc> ( (unsigned int) OTG_FS_DEVICE_DIEPCTL1 ) </loc>
//      <o.29..29> SODDFRM_SD1PID
//    </check>
//  </item>
//  


// --------------------  Field Item: OTG_FS_DEVICE_DIEPCTL1_SD0PID_SEVNFRM  -----------------------
// SVD Line: 3044

//  <item> SFDITEM_FIELD__OTG_FS_DEVICE_DIEPCTL1_SD0PID_SEVNFRM
//    <name> SD0PID_SEVNFRM </name>
//    <w> 
//    <i> [Bit 28] WO (@ 0x50000920) SD0PID/SEVNFRM </i>
//    <check> 
//      <loc> ( (unsigned int) OTG_FS_DEVICE_DIEPCTL1 ) </loc>
//      <o.28..28> SD0PID_SEVNFRM
//    </check>
//  </item>
//  


// -------------------------  Field Item: OTG_FS_DEVICE_DIEPCTL1_SNAK  ----------------------------
// SVD Line: 3051

//  <item> SFDITEM_FIELD__OTG_FS_DEVICE_DIEPCTL1_SNAK
//    <name> SNAK </name>
//    <w> 
//    <i> [Bit 27] WO (@ 0x50000920) SNAK </i>
//    <check> 
//      <loc> ( (unsigned int) OTG_FS_DEVICE_DIEPCTL1 ) </loc>
//      <o.27..27> SNAK
//    </check>
//  </item>
//  


// -------------------------  Field Item: OTG_FS_DEVICE_DIEPCTL1_CNAK  ----------------------------
// SVD Line: 3058

//  <item> SFDITEM_FIELD__OTG_FS_DEVICE_DIEPCTL1_CNAK
//    <name> CNAK </name>
//    <w> 
//    <i> [Bit 26] WO (@ 0x50000920) CNAK </i>
//    <check> 
//      <loc> ( (unsigned int) OTG_FS_DEVICE_DIEPCTL1 ) </loc>
//      <o.26..26> CNAK
//    </check>
//  </item>
//  


// ------------------------  Field Item: OTG_FS_DEVICE_DIEPCTL1_TXFNUM  ---------------------------
// SVD Line: 3065

//  <item> SFDITEM_FIELD__OTG_FS_DEVICE_DIEPCTL1_TXFNUM
//    <name> TXFNUM </name>
//    <rw> 
//    <i> [Bits 25..22] RW (@ 0x50000920) TXFNUM </i>
//    <edit> 
//      <loc> ( (unsigned char)((OTG_FS_DEVICE_DIEPCTL1 >> 22) & 0xF), ((OTG_FS_DEVICE_DIEPCTL1 = (OTG_FS_DEVICE_DIEPCTL1 & ~(0xFUL << 22 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 22 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------  Field Item: OTG_FS_DEVICE_DIEPCTL1_Stall  ----------------------------
// SVD Line: 3072

//  <item> SFDITEM_FIELD__OTG_FS_DEVICE_DIEPCTL1_Stall
//    <name> Stall </name>
//    <rw> 
//    <i> [Bit 21] RW (@ 0x50000920) Stall </i>
//    <check> 
//      <loc> ( (unsigned int) OTG_FS_DEVICE_DIEPCTL1 ) </loc>
//      <o.21..21> Stall
//    </check>
//  </item>
//  


// ------------------------  Field Item: OTG_FS_DEVICE_DIEPCTL1_EPTYP  ----------------------------
// SVD Line: 3079

//  <item> SFDITEM_FIELD__OTG_FS_DEVICE_DIEPCTL1_EPTYP
//    <name> EPTYP </name>
//    <rw> 
//    <i> [Bits 19..18] RW (@ 0x50000920) EPTYP </i>
//    <edit> 
//      <loc> ( (unsigned char)((OTG_FS_DEVICE_DIEPCTL1 >> 18) & 0x3), ((OTG_FS_DEVICE_DIEPCTL1 = (OTG_FS_DEVICE_DIEPCTL1 & ~(0x3UL << 18 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 18 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------  Field Item: OTG_FS_DEVICE_DIEPCTL1_NAKSTS  ---------------------------
// SVD Line: 3086

//  <item> SFDITEM_FIELD__OTG_FS_DEVICE_DIEPCTL1_NAKSTS
//    <name> NAKSTS </name>
//    <r> 
//    <i> [Bit 17] RO (@ 0x50000920) NAKSTS </i>
//    <check> 
//      <loc> ( (unsigned int) OTG_FS_DEVICE_DIEPCTL1 ) </loc>
//      <o.17..17> NAKSTS
//    </check>
//  </item>
//  


// ----------------------  Field Item: OTG_FS_DEVICE_DIEPCTL1_EONUM_DPID  -------------------------
// SVD Line: 3093

//  <item> SFDITEM_FIELD__OTG_FS_DEVICE_DIEPCTL1_EONUM_DPID
//    <name> EONUM_DPID </name>
//    <r> 
//    <i> [Bit 16] RO (@ 0x50000920) EONUM/DPID </i>
//    <check> 
//      <loc> ( (unsigned int) OTG_FS_DEVICE_DIEPCTL1 ) </loc>
//      <o.16..16> EONUM_DPID
//    </check>
//  </item>
//  


// ------------------------  Field Item: OTG_FS_DEVICE_DIEPCTL1_USBAEP  ---------------------------
// SVD Line: 3100

//  <item> SFDITEM_FIELD__OTG_FS_DEVICE_DIEPCTL1_USBAEP
//    <name> USBAEP </name>
//    <rw> 
//    <i> [Bit 15] RW (@ 0x50000920) USBAEP </i>
//    <check> 
//      <loc> ( (unsigned int) OTG_FS_DEVICE_DIEPCTL1 ) </loc>
//      <o.15..15> USBAEP
//    </check>
//  </item>
//  


// ------------------------  Field Item: OTG_FS_DEVICE_DIEPCTL1_MPSIZ  ----------------------------
// SVD Line: 3107

//  <item> SFDITEM_FIELD__OTG_FS_DEVICE_DIEPCTL1_MPSIZ
//    <name> MPSIZ </name>
//    <rw> 
//    <i> [Bits 10..0] RW (@ 0x50000920) MPSIZ </i>
//    <edit> 
//      <loc> ( (unsigned short)((OTG_FS_DEVICE_DIEPCTL1 >> 0) & 0x7FF), ((OTG_FS_DEVICE_DIEPCTL1 = (OTG_FS_DEVICE_DIEPCTL1 & ~(0x7FFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0x7FF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------  Register RTree: OTG_FS_DEVICE_DIEPCTL1  -----------------------------
// SVD Line: 3014

//  <rtree> SFDITEM_REG__OTG_FS_DEVICE_DIEPCTL1
//    <name> DIEPCTL1 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x50000920) OTG device endpoint-1 control  register </i>
//    <loc> ( (unsigned int)((OTG_FS_DEVICE_DIEPCTL1 >> 0) & 0xFFFFFFFF), ((OTG_FS_DEVICE_DIEPCTL1 = (OTG_FS_DEVICE_DIEPCTL1 & ~(0xFFEC87FFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFEC87FF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__OTG_FS_DEVICE_DIEPCTL1_EPENA </item>
//    <item> SFDITEM_FIELD__OTG_FS_DEVICE_DIEPCTL1_EPDIS </item>
//    <item> SFDITEM_FIELD__OTG_FS_DEVICE_DIEPCTL1_SODDFRM_SD1PID </item>
//    <item> SFDITEM_FIELD__OTG_FS_DEVICE_DIEPCTL1_SD0PID_SEVNFRM </item>
//    <item> SFDITEM_FIELD__OTG_FS_DEVICE_DIEPCTL1_SNAK </item>
//    <item> SFDITEM_FIELD__OTG_FS_DEVICE_DIEPCTL1_CNAK </item>
//    <item> SFDITEM_FIELD__OTG_FS_DEVICE_DIEPCTL1_TXFNUM </item>
//    <item> SFDITEM_FIELD__OTG_FS_DEVICE_DIEPCTL1_Stall </item>
//    <item> SFDITEM_FIELD__OTG_FS_DEVICE_DIEPCTL1_EPTYP </item>
//    <item> SFDITEM_FIELD__OTG_FS_DEVICE_DIEPCTL1_NAKSTS </item>
//    <item> SFDITEM_FIELD__OTG_FS_DEVICE_DIEPCTL1_EONUM_DPID </item>
//    <item> SFDITEM_FIELD__OTG_FS_DEVICE_DIEPCTL1_USBAEP </item>
//    <item> SFDITEM_FIELD__OTG_FS_DEVICE_DIEPCTL1_MPSIZ </item>
//  </rtree>
//  


// ----------------------  Register Item Address: OTG_FS_DEVICE_DIEPCTL2  -------------------------
// SVD Line: 3116

unsigned int OTG_FS_DEVICE_DIEPCTL2 __AT (0x50000940);



// ------------------------  Field Item: OTG_FS_DEVICE_DIEPCTL2_EPENA  ----------------------------
// SVD Line: 3125

//  <item> SFDITEM_FIELD__OTG_FS_DEVICE_DIEPCTL2_EPENA
//    <name> EPENA </name>
//    <rw> 
//    <i> [Bit 31] RW (@ 0x50000940) EPENA </i>
//    <check> 
//      <loc> ( (unsigned int) OTG_FS_DEVICE_DIEPCTL2 ) </loc>
//      <o.31..31> EPENA
//    </check>
//  </item>
//  


// ------------------------  Field Item: OTG_FS_DEVICE_DIEPCTL2_EPDIS  ----------------------------
// SVD Line: 3132

//  <item> SFDITEM_FIELD__OTG_FS_DEVICE_DIEPCTL2_EPDIS
//    <name> EPDIS </name>
//    <rw> 
//    <i> [Bit 30] RW (@ 0x50000940) EPDIS </i>
//    <check> 
//      <loc> ( (unsigned int) OTG_FS_DEVICE_DIEPCTL2 ) </loc>
//      <o.30..30> EPDIS
//    </check>
//  </item>
//  


// -----------------------  Field Item: OTG_FS_DEVICE_DIEPCTL2_SODDFRM  ---------------------------
// SVD Line: 3139

//  <item> SFDITEM_FIELD__OTG_FS_DEVICE_DIEPCTL2_SODDFRM
//    <name> SODDFRM </name>
//    <w> 
//    <i> [Bit 29] WO (@ 0x50000940) SODDFRM </i>
//    <check> 
//      <loc> ( (unsigned int) OTG_FS_DEVICE_DIEPCTL2 ) </loc>
//      <o.29..29> SODDFRM
//    </check>
//  </item>
//  


// --------------------  Field Item: OTG_FS_DEVICE_DIEPCTL2_SD0PID_SEVNFRM  -----------------------
// SVD Line: 3146

//  <item> SFDITEM_FIELD__OTG_FS_DEVICE_DIEPCTL2_SD0PID_SEVNFRM
//    <name> SD0PID_SEVNFRM </name>
//    <w> 
//    <i> [Bit 28] WO (@ 0x50000940) SD0PID/SEVNFRM </i>
//    <check> 
//      <loc> ( (unsigned int) OTG_FS_DEVICE_DIEPCTL2 ) </loc>
//      <o.28..28> SD0PID_SEVNFRM
//    </check>
//  </item>
//  


// -------------------------  Field Item: OTG_FS_DEVICE_DIEPCTL2_SNAK  ----------------------------
// SVD Line: 3153

//  <item> SFDITEM_FIELD__OTG_FS_DEVICE_DIEPCTL2_SNAK
//    <name> SNAK </name>
//    <w> 
//    <i> [Bit 27] WO (@ 0x50000940) SNAK </i>
//    <check> 
//      <loc> ( (unsigned int) OTG_FS_DEVICE_DIEPCTL2 ) </loc>
//      <o.27..27> SNAK
//    </check>
//  </item>
//  


// -------------------------  Field Item: OTG_FS_DEVICE_DIEPCTL2_CNAK  ----------------------------
// SVD Line: 3160

//  <item> SFDITEM_FIELD__OTG_FS_DEVICE_DIEPCTL2_CNAK
//    <name> CNAK </name>
//    <w> 
//    <i> [Bit 26] WO (@ 0x50000940) CNAK </i>
//    <check> 
//      <loc> ( (unsigned int) OTG_FS_DEVICE_DIEPCTL2 ) </loc>
//      <o.26..26> CNAK
//    </check>
//  </item>
//  


// ------------------------  Field Item: OTG_FS_DEVICE_DIEPCTL2_TXFNUM  ---------------------------
// SVD Line: 3167

//  <item> SFDITEM_FIELD__OTG_FS_DEVICE_DIEPCTL2_TXFNUM
//    <name> TXFNUM </name>
//    <rw> 
//    <i> [Bits 25..22] RW (@ 0x50000940) TXFNUM </i>
//    <edit> 
//      <loc> ( (unsigned char)((OTG_FS_DEVICE_DIEPCTL2 >> 22) & 0xF), ((OTG_FS_DEVICE_DIEPCTL2 = (OTG_FS_DEVICE_DIEPCTL2 & ~(0xFUL << 22 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 22 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------  Field Item: OTG_FS_DEVICE_DIEPCTL2_Stall  ----------------------------
// SVD Line: 3174

//  <item> SFDITEM_FIELD__OTG_FS_DEVICE_DIEPCTL2_Stall
//    <name> Stall </name>
//    <rw> 
//    <i> [Bit 21] RW (@ 0x50000940) Stall </i>
//    <check> 
//      <loc> ( (unsigned int) OTG_FS_DEVICE_DIEPCTL2 ) </loc>
//      <o.21..21> Stall
//    </check>
//  </item>
//  


// ------------------------  Field Item: OTG_FS_DEVICE_DIEPCTL2_EPTYP  ----------------------------
// SVD Line: 3181

//  <item> SFDITEM_FIELD__OTG_FS_DEVICE_DIEPCTL2_EPTYP
//    <name> EPTYP </name>
//    <rw> 
//    <i> [Bits 19..18] RW (@ 0x50000940) EPTYP </i>
//    <edit> 
//      <loc> ( (unsigned char)((OTG_FS_DEVICE_DIEPCTL2 >> 18) & 0x3), ((OTG_FS_DEVICE_DIEPCTL2 = (OTG_FS_DEVICE_DIEPCTL2 & ~(0x3UL << 18 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 18 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------  Field Item: OTG_FS_DEVICE_DIEPCTL2_NAKSTS  ---------------------------
// SVD Line: 3188

//  <item> SFDITEM_FIELD__OTG_FS_DEVICE_DIEPCTL2_NAKSTS
//    <name> NAKSTS </name>
//    <r> 
//    <i> [Bit 17] RO (@ 0x50000940) NAKSTS </i>
//    <check> 
//      <loc> ( (unsigned int) OTG_FS_DEVICE_DIEPCTL2 ) </loc>
//      <o.17..17> NAKSTS
//    </check>
//  </item>
//  


// ----------------------  Field Item: OTG_FS_DEVICE_DIEPCTL2_EONUM_DPID  -------------------------
// SVD Line: 3195

//  <item> SFDITEM_FIELD__OTG_FS_DEVICE_DIEPCTL2_EONUM_DPID
//    <name> EONUM_DPID </name>
//    <r> 
//    <i> [Bit 16] RO (@ 0x50000940) EONUM/DPID </i>
//    <check> 
//      <loc> ( (unsigned int) OTG_FS_DEVICE_DIEPCTL2 ) </loc>
//      <o.16..16> EONUM_DPID
//    </check>
//  </item>
//  


// ------------------------  Field Item: OTG_FS_DEVICE_DIEPCTL2_USBAEP  ---------------------------
// SVD Line: 3202

//  <item> SFDITEM_FIELD__OTG_FS_DEVICE_DIEPCTL2_USBAEP
//    <name> USBAEP </name>
//    <rw> 
//    <i> [Bit 15] RW (@ 0x50000940) USBAEP </i>
//    <check> 
//      <loc> ( (unsigned int) OTG_FS_DEVICE_DIEPCTL2 ) </loc>
//      <o.15..15> USBAEP
//    </check>
//  </item>
//  


// ------------------------  Field Item: OTG_FS_DEVICE_DIEPCTL2_MPSIZ  ----------------------------
// SVD Line: 3209

//  <item> SFDITEM_FIELD__OTG_FS_DEVICE_DIEPCTL2_MPSIZ
//    <name> MPSIZ </name>
//    <rw> 
//    <i> [Bits 10..0] RW (@ 0x50000940) MPSIZ </i>
//    <edit> 
//      <loc> ( (unsigned short)((OTG_FS_DEVICE_DIEPCTL2 >> 0) & 0x7FF), ((OTG_FS_DEVICE_DIEPCTL2 = (OTG_FS_DEVICE_DIEPCTL2 & ~(0x7FFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0x7FF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------  Register RTree: OTG_FS_DEVICE_DIEPCTL2  -----------------------------
// SVD Line: 3116

//  <rtree> SFDITEM_REG__OTG_FS_DEVICE_DIEPCTL2
//    <name> DIEPCTL2 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x50000940) OTG device endpoint-2 control  register </i>
//    <loc> ( (unsigned int)((OTG_FS_DEVICE_DIEPCTL2 >> 0) & 0xFFFFFFFF), ((OTG_FS_DEVICE_DIEPCTL2 = (OTG_FS_DEVICE_DIEPCTL2 & ~(0xFFEC87FFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFEC87FF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__OTG_FS_DEVICE_DIEPCTL2_EPENA </item>
//    <item> SFDITEM_FIELD__OTG_FS_DEVICE_DIEPCTL2_EPDIS </item>
//    <item> SFDITEM_FIELD__OTG_FS_DEVICE_DIEPCTL2_SODDFRM </item>
//    <item> SFDITEM_FIELD__OTG_FS_DEVICE_DIEPCTL2_SD0PID_SEVNFRM </item>
//    <item> SFDITEM_FIELD__OTG_FS_DEVICE_DIEPCTL2_SNAK </item>
//    <item> SFDITEM_FIELD__OTG_FS_DEVICE_DIEPCTL2_CNAK </item>
//    <item> SFDITEM_FIELD__OTG_FS_DEVICE_DIEPCTL2_TXFNUM </item>
//    <item> SFDITEM_FIELD__OTG_FS_DEVICE_DIEPCTL2_Stall </item>
//    <item> SFDITEM_FIELD__OTG_FS_DEVICE_DIEPCTL2_EPTYP </item>
//    <item> SFDITEM_FIELD__OTG_FS_DEVICE_DIEPCTL2_NAKSTS </item>
//    <item> SFDITEM_FIELD__OTG_FS_DEVICE_DIEPCTL2_EONUM_DPID </item>
//    <item> SFDITEM_FIELD__OTG_FS_DEVICE_DIEPCTL2_USBAEP </item>
//    <item> SFDITEM_FIELD__OTG_FS_DEVICE_DIEPCTL2_MPSIZ </item>
//  </rtree>
//  


// ----------------------  Register Item Address: OTG_FS_DEVICE_DIEPCTL3  -------------------------
// SVD Line: 3218

unsigned int OTG_FS_DEVICE_DIEPCTL3 __AT (0x50000960);



// ------------------------  Field Item: OTG_FS_DEVICE_DIEPCTL3_EPENA  ----------------------------
// SVD Line: 3227

//  <item> SFDITEM_FIELD__OTG_FS_DEVICE_DIEPCTL3_EPENA
//    <name> EPENA </name>
//    <rw> 
//    <i> [Bit 31] RW (@ 0x50000960) EPENA </i>
//    <check> 
//      <loc> ( (unsigned int) OTG_FS_DEVICE_DIEPCTL3 ) </loc>
//      <o.31..31> EPENA
//    </check>
//  </item>
//  


// ------------------------  Field Item: OTG_FS_DEVICE_DIEPCTL3_EPDIS  ----------------------------
// SVD Line: 3234

//  <item> SFDITEM_FIELD__OTG_FS_DEVICE_DIEPCTL3_EPDIS
//    <name> EPDIS </name>
//    <rw> 
//    <i> [Bit 30] RW (@ 0x50000960) EPDIS </i>
//    <check> 
//      <loc> ( (unsigned int) OTG_FS_DEVICE_DIEPCTL3 ) </loc>
//      <o.30..30> EPDIS
//    </check>
//  </item>
//  


// -----------------------  Field Item: OTG_FS_DEVICE_DIEPCTL3_SODDFRM  ---------------------------
// SVD Line: 3241

//  <item> SFDITEM_FIELD__OTG_FS_DEVICE_DIEPCTL3_SODDFRM
//    <name> SODDFRM </name>
//    <w> 
//    <i> [Bit 29] WO (@ 0x50000960) SODDFRM </i>
//    <check> 
//      <loc> ( (unsigned int) OTG_FS_DEVICE_DIEPCTL3 ) </loc>
//      <o.29..29> SODDFRM
//    </check>
//  </item>
//  


// --------------------  Field Item: OTG_FS_DEVICE_DIEPCTL3_SD0PID_SEVNFRM  -----------------------
// SVD Line: 3248

//  <item> SFDITEM_FIELD__OTG_FS_DEVICE_DIEPCTL3_SD0PID_SEVNFRM
//    <name> SD0PID_SEVNFRM </name>
//    <w> 
//    <i> [Bit 28] WO (@ 0x50000960) SD0PID/SEVNFRM </i>
//    <check> 
//      <loc> ( (unsigned int) OTG_FS_DEVICE_DIEPCTL3 ) </loc>
//      <o.28..28> SD0PID_SEVNFRM
//    </check>
//  </item>
//  


// -------------------------  Field Item: OTG_FS_DEVICE_DIEPCTL3_SNAK  ----------------------------
// SVD Line: 3255

//  <item> SFDITEM_FIELD__OTG_FS_DEVICE_DIEPCTL3_SNAK
//    <name> SNAK </name>
//    <w> 
//    <i> [Bit 27] WO (@ 0x50000960) SNAK </i>
//    <check> 
//      <loc> ( (unsigned int) OTG_FS_DEVICE_DIEPCTL3 ) </loc>
//      <o.27..27> SNAK
//    </check>
//  </item>
//  


// -------------------------  Field Item: OTG_FS_DEVICE_DIEPCTL3_CNAK  ----------------------------
// SVD Line: 3262

//  <item> SFDITEM_FIELD__OTG_FS_DEVICE_DIEPCTL3_CNAK
//    <name> CNAK </name>
//    <w> 
//    <i> [Bit 26] WO (@ 0x50000960) CNAK </i>
//    <check> 
//      <loc> ( (unsigned int) OTG_FS_DEVICE_DIEPCTL3 ) </loc>
//      <o.26..26> CNAK
//    </check>
//  </item>
//  


// ------------------------  Field Item: OTG_FS_DEVICE_DIEPCTL3_TXFNUM  ---------------------------
// SVD Line: 3269

//  <item> SFDITEM_FIELD__OTG_FS_DEVICE_DIEPCTL3_TXFNUM
//    <name> TXFNUM </name>
//    <rw> 
//    <i> [Bits 25..22] RW (@ 0x50000960) TXFNUM </i>
//    <edit> 
//      <loc> ( (unsigned char)((OTG_FS_DEVICE_DIEPCTL3 >> 22) & 0xF), ((OTG_FS_DEVICE_DIEPCTL3 = (OTG_FS_DEVICE_DIEPCTL3 & ~(0xFUL << 22 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 22 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------  Field Item: OTG_FS_DEVICE_DIEPCTL3_Stall  ----------------------------
// SVD Line: 3276

//  <item> SFDITEM_FIELD__OTG_FS_DEVICE_DIEPCTL3_Stall
//    <name> Stall </name>
//    <rw> 
//    <i> [Bit 21] RW (@ 0x50000960) Stall </i>
//    <check> 
//      <loc> ( (unsigned int) OTG_FS_DEVICE_DIEPCTL3 ) </loc>
//      <o.21..21> Stall
//    </check>
//  </item>
//  


// ------------------------  Field Item: OTG_FS_DEVICE_DIEPCTL3_EPTYP  ----------------------------
// SVD Line: 3283

//  <item> SFDITEM_FIELD__OTG_FS_DEVICE_DIEPCTL3_EPTYP
//    <name> EPTYP </name>
//    <rw> 
//    <i> [Bits 19..18] RW (@ 0x50000960) EPTYP </i>
//    <edit> 
//      <loc> ( (unsigned char)((OTG_FS_DEVICE_DIEPCTL3 >> 18) & 0x3), ((OTG_FS_DEVICE_DIEPCTL3 = (OTG_FS_DEVICE_DIEPCTL3 & ~(0x3UL << 18 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 18 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------  Field Item: OTG_FS_DEVICE_DIEPCTL3_NAKSTS  ---------------------------
// SVD Line: 3290

//  <item> SFDITEM_FIELD__OTG_FS_DEVICE_DIEPCTL3_NAKSTS
//    <name> NAKSTS </name>
//    <r> 
//    <i> [Bit 17] RO (@ 0x50000960) NAKSTS </i>
//    <check> 
//      <loc> ( (unsigned int) OTG_FS_DEVICE_DIEPCTL3 ) </loc>
//      <o.17..17> NAKSTS
//    </check>
//  </item>
//  


// ----------------------  Field Item: OTG_FS_DEVICE_DIEPCTL3_EONUM_DPID  -------------------------
// SVD Line: 3297

//  <item> SFDITEM_FIELD__OTG_FS_DEVICE_DIEPCTL3_EONUM_DPID
//    <name> EONUM_DPID </name>
//    <r> 
//    <i> [Bit 16] RO (@ 0x50000960) EONUM/DPID </i>
//    <check> 
//      <loc> ( (unsigned int) OTG_FS_DEVICE_DIEPCTL3 ) </loc>
//      <o.16..16> EONUM_DPID
//    </check>
//  </item>
//  


// ------------------------  Field Item: OTG_FS_DEVICE_DIEPCTL3_USBAEP  ---------------------------
// SVD Line: 3304

//  <item> SFDITEM_FIELD__OTG_FS_DEVICE_DIEPCTL3_USBAEP
//    <name> USBAEP </name>
//    <rw> 
//    <i> [Bit 15] RW (@ 0x50000960) USBAEP </i>
//    <check> 
//      <loc> ( (unsigned int) OTG_FS_DEVICE_DIEPCTL3 ) </loc>
//      <o.15..15> USBAEP
//    </check>
//  </item>
//  


// ------------------------  Field Item: OTG_FS_DEVICE_DIEPCTL3_MPSIZ  ----------------------------
// SVD Line: 3311

//  <item> SFDITEM_FIELD__OTG_FS_DEVICE_DIEPCTL3_MPSIZ
//    <name> MPSIZ </name>
//    <rw> 
//    <i> [Bits 10..0] RW (@ 0x50000960) MPSIZ </i>
//    <edit> 
//      <loc> ( (unsigned short)((OTG_FS_DEVICE_DIEPCTL3 >> 0) & 0x7FF), ((OTG_FS_DEVICE_DIEPCTL3 = (OTG_FS_DEVICE_DIEPCTL3 & ~(0x7FFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0x7FF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------  Register RTree: OTG_FS_DEVICE_DIEPCTL3  -----------------------------
// SVD Line: 3218

//  <rtree> SFDITEM_REG__OTG_FS_DEVICE_DIEPCTL3
//    <name> DIEPCTL3 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x50000960) OTG device endpoint-3 control  register </i>
//    <loc> ( (unsigned int)((OTG_FS_DEVICE_DIEPCTL3 >> 0) & 0xFFFFFFFF), ((OTG_FS_DEVICE_DIEPCTL3 = (OTG_FS_DEVICE_DIEPCTL3 & ~(0xFFEC87FFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFEC87FF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__OTG_FS_DEVICE_DIEPCTL3_EPENA </item>
//    <item> SFDITEM_FIELD__OTG_FS_DEVICE_DIEPCTL3_EPDIS </item>
//    <item> SFDITEM_FIELD__OTG_FS_DEVICE_DIEPCTL3_SODDFRM </item>
//    <item> SFDITEM_FIELD__OTG_FS_DEVICE_DIEPCTL3_SD0PID_SEVNFRM </item>
//    <item> SFDITEM_FIELD__OTG_FS_DEVICE_DIEPCTL3_SNAK </item>
//    <item> SFDITEM_FIELD__OTG_FS_DEVICE_DIEPCTL3_CNAK </item>
//    <item> SFDITEM_FIELD__OTG_FS_DEVICE_DIEPCTL3_TXFNUM </item>
//    <item> SFDITEM_FIELD__OTG_FS_DEVICE_DIEPCTL3_Stall </item>
//    <item> SFDITEM_FIELD__OTG_FS_DEVICE_DIEPCTL3_EPTYP </item>
//    <item> SFDITEM_FIELD__OTG_FS_DEVICE_DIEPCTL3_NAKSTS </item>
//    <item> SFDITEM_FIELD__OTG_FS_DEVICE_DIEPCTL3_EONUM_DPID </item>
//    <item> SFDITEM_FIELD__OTG_FS_DEVICE_DIEPCTL3_USBAEP </item>
//    <item> SFDITEM_FIELD__OTG_FS_DEVICE_DIEPCTL3_MPSIZ </item>
//  </rtree>
//  


// ----------------------  Register Item Address: OTG_FS_DEVICE_DOEPCTL0  -------------------------
// SVD Line: 3320

unsigned int OTG_FS_DEVICE_DOEPCTL0 __AT (0x50000B00);



// ------------------------  Field Item: OTG_FS_DEVICE_DOEPCTL0_EPENA  ----------------------------
// SVD Line: 3329

//  <item> SFDITEM_FIELD__OTG_FS_DEVICE_DOEPCTL0_EPENA
//    <name> EPENA </name>
//    <w> 
//    <i> [Bit 31] WO (@ 0x50000B00) EPENA </i>
//    <check> 
//      <loc> ( (unsigned int) OTG_FS_DEVICE_DOEPCTL0 ) </loc>
//      <o.31..31> EPENA
//    </check>
//  </item>
//  


// ------------------------  Field Item: OTG_FS_DEVICE_DOEPCTL0_EPDIS  ----------------------------
// SVD Line: 3336

//  <item> SFDITEM_FIELD__OTG_FS_DEVICE_DOEPCTL0_EPDIS
//    <name> EPDIS </name>
//    <r> 
//    <i> [Bit 30] RO (@ 0x50000B00) EPDIS </i>
//    <check> 
//      <loc> ( (unsigned int) OTG_FS_DEVICE_DOEPCTL0 ) </loc>
//      <o.30..30> EPDIS
//    </check>
//  </item>
//  


// -------------------------  Field Item: OTG_FS_DEVICE_DOEPCTL0_SNAK  ----------------------------
// SVD Line: 3343

//  <item> SFDITEM_FIELD__OTG_FS_DEVICE_DOEPCTL0_SNAK
//    <name> SNAK </name>
//    <w> 
//    <i> [Bit 27] WO (@ 0x50000B00) SNAK </i>
//    <check> 
//      <loc> ( (unsigned int) OTG_FS_DEVICE_DOEPCTL0 ) </loc>
//      <o.27..27> SNAK
//    </check>
//  </item>
//  


// -------------------------  Field Item: OTG_FS_DEVICE_DOEPCTL0_CNAK  ----------------------------
// SVD Line: 3350

//  <item> SFDITEM_FIELD__OTG_FS_DEVICE_DOEPCTL0_CNAK
//    <name> CNAK </name>
//    <w> 
//    <i> [Bit 26] WO (@ 0x50000B00) CNAK </i>
//    <check> 
//      <loc> ( (unsigned int) OTG_FS_DEVICE_DOEPCTL0 ) </loc>
//      <o.26..26> CNAK
//    </check>
//  </item>
//  


// ------------------------  Field Item: OTG_FS_DEVICE_DOEPCTL0_Stall  ----------------------------
// SVD Line: 3357

//  <item> SFDITEM_FIELD__OTG_FS_DEVICE_DOEPCTL0_Stall
//    <name> Stall </name>
//    <rw> 
//    <i> [Bit 21] RW (@ 0x50000B00) Stall </i>
//    <check> 
//      <loc> ( (unsigned int) OTG_FS_DEVICE_DOEPCTL0 ) </loc>
//      <o.21..21> Stall
//    </check>
//  </item>
//  


// -------------------------  Field Item: OTG_FS_DEVICE_DOEPCTL0_SNPM  ----------------------------
// SVD Line: 3364

//  <item> SFDITEM_FIELD__OTG_FS_DEVICE_DOEPCTL0_SNPM
//    <name> SNPM </name>
//    <rw> 
//    <i> [Bit 20] RW (@ 0x50000B00) SNPM </i>
//    <check> 
//      <loc> ( (unsigned int) OTG_FS_DEVICE_DOEPCTL0 ) </loc>
//      <o.20..20> SNPM
//    </check>
//  </item>
//  


// ------------------------  Field Item: OTG_FS_DEVICE_DOEPCTL0_EPTYP  ----------------------------
// SVD Line: 3371

//  <item> SFDITEM_FIELD__OTG_FS_DEVICE_DOEPCTL0_EPTYP
//    <name> EPTYP </name>
//    <r> 
//    <i> [Bits 19..18] RO (@ 0x50000B00) EPTYP </i>
//    <edit> 
//      <loc> ( (unsigned char)((OTG_FS_DEVICE_DOEPCTL0 >> 18) & 0x3) ) </loc>
//    </edit>
//  </item>
//  


// ------------------------  Field Item: OTG_FS_DEVICE_DOEPCTL0_NAKSTS  ---------------------------
// SVD Line: 3378

//  <item> SFDITEM_FIELD__OTG_FS_DEVICE_DOEPCTL0_NAKSTS
//    <name> NAKSTS </name>
//    <r> 
//    <i> [Bit 17] RO (@ 0x50000B00) NAKSTS </i>
//    <check> 
//      <loc> ( (unsigned int) OTG_FS_DEVICE_DOEPCTL0 ) </loc>
//      <o.17..17> NAKSTS
//    </check>
//  </item>
//  


// ------------------------  Field Item: OTG_FS_DEVICE_DOEPCTL0_USBAEP  ---------------------------
// SVD Line: 3385

//  <item> SFDITEM_FIELD__OTG_FS_DEVICE_DOEPCTL0_USBAEP
//    <name> USBAEP </name>
//    <r> 
//    <i> [Bit 15] RO (@ 0x50000B00) USBAEP </i>
//    <check> 
//      <loc> ( (unsigned int) OTG_FS_DEVICE_DOEPCTL0 ) </loc>
//      <o.15..15> USBAEP
//    </check>
//  </item>
//  


// ------------------------  Field Item: OTG_FS_DEVICE_DOEPCTL0_MPSIZ  ----------------------------
// SVD Line: 3392

//  <item> SFDITEM_FIELD__OTG_FS_DEVICE_DOEPCTL0_MPSIZ
//    <name> MPSIZ </name>
//    <r> 
//    <i> [Bits 1..0] RO (@ 0x50000B00) MPSIZ </i>
//    <edit> 
//      <loc> ( (unsigned char)((OTG_FS_DEVICE_DOEPCTL0 >> 0) & 0x3) ) </loc>
//    </edit>
//  </item>
//  


// -------------------------  Register RTree: OTG_FS_DEVICE_DOEPCTL0  -----------------------------
// SVD Line: 3320

//  <rtree> SFDITEM_REG__OTG_FS_DEVICE_DOEPCTL0
//    <name> DOEPCTL0 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x50000B00) device endpoint-0 control  register </i>
//    <loc> ( (unsigned int)((OTG_FS_DEVICE_DOEPCTL0 >> 0) & 0xFFFFFFFF), ((OTG_FS_DEVICE_DOEPCTL0 = (OTG_FS_DEVICE_DOEPCTL0 & ~(0x8C300000UL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x8C300000) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__OTG_FS_DEVICE_DOEPCTL0_EPENA </item>
//    <item> SFDITEM_FIELD__OTG_FS_DEVICE_DOEPCTL0_EPDIS </item>
//    <item> SFDITEM_FIELD__OTG_FS_DEVICE_DOEPCTL0_SNAK </item>
//    <item> SFDITEM_FIELD__OTG_FS_DEVICE_DOEPCTL0_CNAK </item>
//    <item> SFDITEM_FIELD__OTG_FS_DEVICE_DOEPCTL0_Stall </item>
//    <item> SFDITEM_FIELD__OTG_FS_DEVICE_DOEPCTL0_SNPM </item>
//    <item> SFDITEM_FIELD__OTG_FS_DEVICE_DOEPCTL0_EPTYP </item>
//    <item> SFDITEM_FIELD__OTG_FS_DEVICE_DOEPCTL0_NAKSTS </item>
//    <item> SFDITEM_FIELD__OTG_FS_DEVICE_DOEPCTL0_USBAEP </item>
//    <item> SFDITEM_FIELD__OTG_FS_DEVICE_DOEPCTL0_MPSIZ </item>
//  </rtree>
//  


// ----------------------  Register Item Address: OTG_FS_DEVICE_DOEPCTL1  -------------------------
// SVD Line: 3401

unsigned int OTG_FS_DEVICE_DOEPCTL1 __AT (0x50000B20);



// ------------------------  Field Item: OTG_FS_DEVICE_DOEPCTL1_EPENA  ----------------------------
// SVD Line: 3410

//  <item> SFDITEM_FIELD__OTG_FS_DEVICE_DOEPCTL1_EPENA
//    <name> EPENA </name>
//    <rw> 
//    <i> [Bit 31] RW (@ 0x50000B20) EPENA </i>
//    <check> 
//      <loc> ( (unsigned int) OTG_FS_DEVICE_DOEPCTL1 ) </loc>
//      <o.31..31> EPENA
//    </check>
//  </item>
//  


// ------------------------  Field Item: OTG_FS_DEVICE_DOEPCTL1_EPDIS  ----------------------------
// SVD Line: 3417

//  <item> SFDITEM_FIELD__OTG_FS_DEVICE_DOEPCTL1_EPDIS
//    <name> EPDIS </name>
//    <rw> 
//    <i> [Bit 30] RW (@ 0x50000B20) EPDIS </i>
//    <check> 
//      <loc> ( (unsigned int) OTG_FS_DEVICE_DOEPCTL1 ) </loc>
//      <o.30..30> EPDIS
//    </check>
//  </item>
//  


// -----------------------  Field Item: OTG_FS_DEVICE_DOEPCTL1_SODDFRM  ---------------------------
// SVD Line: 3424

//  <item> SFDITEM_FIELD__OTG_FS_DEVICE_DOEPCTL1_SODDFRM
//    <name> SODDFRM </name>
//    <w> 
//    <i> [Bit 29] WO (@ 0x50000B20) SODDFRM </i>
//    <check> 
//      <loc> ( (unsigned int) OTG_FS_DEVICE_DOEPCTL1 ) </loc>
//      <o.29..29> SODDFRM
//    </check>
//  </item>
//  


// --------------------  Field Item: OTG_FS_DEVICE_DOEPCTL1_SD0PID_SEVNFRM  -----------------------
// SVD Line: 3431

//  <item> SFDITEM_FIELD__OTG_FS_DEVICE_DOEPCTL1_SD0PID_SEVNFRM
//    <name> SD0PID_SEVNFRM </name>
//    <w> 
//    <i> [Bit 28] WO (@ 0x50000B20) SD0PID/SEVNFRM </i>
//    <check> 
//      <loc> ( (unsigned int) OTG_FS_DEVICE_DOEPCTL1 ) </loc>
//      <o.28..28> SD0PID_SEVNFRM
//    </check>
//  </item>
//  


// -------------------------  Field Item: OTG_FS_DEVICE_DOEPCTL1_SNAK  ----------------------------
// SVD Line: 3438

//  <item> SFDITEM_FIELD__OTG_FS_DEVICE_DOEPCTL1_SNAK
//    <name> SNAK </name>
//    <w> 
//    <i> [Bit 27] WO (@ 0x50000B20) SNAK </i>
//    <check> 
//      <loc> ( (unsigned int) OTG_FS_DEVICE_DOEPCTL1 ) </loc>
//      <o.27..27> SNAK
//    </check>
//  </item>
//  


// -------------------------  Field Item: OTG_FS_DEVICE_DOEPCTL1_CNAK  ----------------------------
// SVD Line: 3445

//  <item> SFDITEM_FIELD__OTG_FS_DEVICE_DOEPCTL1_CNAK
//    <name> CNAK </name>
//    <w> 
//    <i> [Bit 26] WO (@ 0x50000B20) CNAK </i>
//    <check> 
//      <loc> ( (unsigned int) OTG_FS_DEVICE_DOEPCTL1 ) </loc>
//      <o.26..26> CNAK
//    </check>
//  </item>
//  


// ------------------------  Field Item: OTG_FS_DEVICE_DOEPCTL1_Stall  ----------------------------
// SVD Line: 3452

//  <item> SFDITEM_FIELD__OTG_FS_DEVICE_DOEPCTL1_Stall
//    <name> Stall </name>
//    <rw> 
//    <i> [Bit 21] RW (@ 0x50000B20) Stall </i>
//    <check> 
//      <loc> ( (unsigned int) OTG_FS_DEVICE_DOEPCTL1 ) </loc>
//      <o.21..21> Stall
//    </check>
//  </item>
//  


// -------------------------  Field Item: OTG_FS_DEVICE_DOEPCTL1_SNPM  ----------------------------
// SVD Line: 3459

//  <item> SFDITEM_FIELD__OTG_FS_DEVICE_DOEPCTL1_SNPM
//    <name> SNPM </name>
//    <rw> 
//    <i> [Bit 20] RW (@ 0x50000B20) SNPM </i>
//    <check> 
//      <loc> ( (unsigned int) OTG_FS_DEVICE_DOEPCTL1 ) </loc>
//      <o.20..20> SNPM
//    </check>
//  </item>
//  


// ------------------------  Field Item: OTG_FS_DEVICE_DOEPCTL1_EPTYP  ----------------------------
// SVD Line: 3466

//  <item> SFDITEM_FIELD__OTG_FS_DEVICE_DOEPCTL1_EPTYP
//    <name> EPTYP </name>
//    <rw> 
//    <i> [Bits 19..18] RW (@ 0x50000B20) EPTYP </i>
//    <edit> 
//      <loc> ( (unsigned char)((OTG_FS_DEVICE_DOEPCTL1 >> 18) & 0x3), ((OTG_FS_DEVICE_DOEPCTL1 = (OTG_FS_DEVICE_DOEPCTL1 & ~(0x3UL << 18 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 18 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------  Field Item: OTG_FS_DEVICE_DOEPCTL1_NAKSTS  ---------------------------
// SVD Line: 3473

//  <item> SFDITEM_FIELD__OTG_FS_DEVICE_DOEPCTL1_NAKSTS
//    <name> NAKSTS </name>
//    <r> 
//    <i> [Bit 17] RO (@ 0x50000B20) NAKSTS </i>
//    <check> 
//      <loc> ( (unsigned int) OTG_FS_DEVICE_DOEPCTL1 ) </loc>
//      <o.17..17> NAKSTS
//    </check>
//  </item>
//  


// ----------------------  Field Item: OTG_FS_DEVICE_DOEPCTL1_EONUM_DPID  -------------------------
// SVD Line: 3480

//  <item> SFDITEM_FIELD__OTG_FS_DEVICE_DOEPCTL1_EONUM_DPID
//    <name> EONUM_DPID </name>
//    <r> 
//    <i> [Bit 16] RO (@ 0x50000B20) EONUM/DPID </i>
//    <check> 
//      <loc> ( (unsigned int) OTG_FS_DEVICE_DOEPCTL1 ) </loc>
//      <o.16..16> EONUM_DPID
//    </check>
//  </item>
//  


// ------------------------  Field Item: OTG_FS_DEVICE_DOEPCTL1_USBAEP  ---------------------------
// SVD Line: 3487

//  <item> SFDITEM_FIELD__OTG_FS_DEVICE_DOEPCTL1_USBAEP
//    <name> USBAEP </name>
//    <rw> 
//    <i> [Bit 15] RW (@ 0x50000B20) USBAEP </i>
//    <check> 
//      <loc> ( (unsigned int) OTG_FS_DEVICE_DOEPCTL1 ) </loc>
//      <o.15..15> USBAEP
//    </check>
//  </item>
//  


// ------------------------  Field Item: OTG_FS_DEVICE_DOEPCTL1_MPSIZ  ----------------------------
// SVD Line: 3494

//  <item> SFDITEM_FIELD__OTG_FS_DEVICE_DOEPCTL1_MPSIZ
//    <name> MPSIZ </name>
//    <rw> 
//    <i> [Bits 10..0] RW (@ 0x50000B20) MPSIZ </i>
//    <edit> 
//      <loc> ( (unsigned short)((OTG_FS_DEVICE_DOEPCTL1 >> 0) & 0x7FF), ((OTG_FS_DEVICE_DOEPCTL1 = (OTG_FS_DEVICE_DOEPCTL1 & ~(0x7FFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0x7FF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------  Register RTree: OTG_FS_DEVICE_DOEPCTL1  -----------------------------
// SVD Line: 3401

//  <rtree> SFDITEM_REG__OTG_FS_DEVICE_DOEPCTL1
//    <name> DOEPCTL1 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x50000B20) device endpoint-1 control  register </i>
//    <loc> ( (unsigned int)((OTG_FS_DEVICE_DOEPCTL1 >> 0) & 0xFFFFFFFF), ((OTG_FS_DEVICE_DOEPCTL1 = (OTG_FS_DEVICE_DOEPCTL1 & ~(0xFC3C87FFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFC3C87FF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__OTG_FS_DEVICE_DOEPCTL1_EPENA </item>
//    <item> SFDITEM_FIELD__OTG_FS_DEVICE_DOEPCTL1_EPDIS </item>
//    <item> SFDITEM_FIELD__OTG_FS_DEVICE_DOEPCTL1_SODDFRM </item>
//    <item> SFDITEM_FIELD__OTG_FS_DEVICE_DOEPCTL1_SD0PID_SEVNFRM </item>
//    <item> SFDITEM_FIELD__OTG_FS_DEVICE_DOEPCTL1_SNAK </item>
//    <item> SFDITEM_FIELD__OTG_FS_DEVICE_DOEPCTL1_CNAK </item>
//    <item> SFDITEM_FIELD__OTG_FS_DEVICE_DOEPCTL1_Stall </item>
//    <item> SFDITEM_FIELD__OTG_FS_DEVICE_DOEPCTL1_SNPM </item>
//    <item> SFDITEM_FIELD__OTG_FS_DEVICE_DOEPCTL1_EPTYP </item>
//    <item> SFDITEM_FIELD__OTG_FS_DEVICE_DOEPCTL1_NAKSTS </item>
//    <item> SFDITEM_FIELD__OTG_FS_DEVICE_DOEPCTL1_EONUM_DPID </item>
//    <item> SFDITEM_FIELD__OTG_FS_DEVICE_DOEPCTL1_USBAEP </item>
//    <item> SFDITEM_FIELD__OTG_FS_DEVICE_DOEPCTL1_MPSIZ </item>
//  </rtree>
//  


// ----------------------  Register Item Address: OTG_FS_DEVICE_DOEPCTL2  -------------------------
// SVD Line: 3503

unsigned int OTG_FS_DEVICE_DOEPCTL2 __AT (0x50000B40);



// ------------------------  Field Item: OTG_FS_DEVICE_DOEPCTL2_EPENA  ----------------------------
// SVD Line: 3512

//  <item> SFDITEM_FIELD__OTG_FS_DEVICE_DOEPCTL2_EPENA
//    <name> EPENA </name>
//    <rw> 
//    <i> [Bit 31] RW (@ 0x50000B40) EPENA </i>
//    <check> 
//      <loc> ( (unsigned int) OTG_FS_DEVICE_DOEPCTL2 ) </loc>
//      <o.31..31> EPENA
//    </check>
//  </item>
//  


// ------------------------  Field Item: OTG_FS_DEVICE_DOEPCTL2_EPDIS  ----------------------------
// SVD Line: 3519

//  <item> SFDITEM_FIELD__OTG_FS_DEVICE_DOEPCTL2_EPDIS
//    <name> EPDIS </name>
//    <rw> 
//    <i> [Bit 30] RW (@ 0x50000B40) EPDIS </i>
//    <check> 
//      <loc> ( (unsigned int) OTG_FS_DEVICE_DOEPCTL2 ) </loc>
//      <o.30..30> EPDIS
//    </check>
//  </item>
//  


// -----------------------  Field Item: OTG_FS_DEVICE_DOEPCTL2_SODDFRM  ---------------------------
// SVD Line: 3526

//  <item> SFDITEM_FIELD__OTG_FS_DEVICE_DOEPCTL2_SODDFRM
//    <name> SODDFRM </name>
//    <w> 
//    <i> [Bit 29] WO (@ 0x50000B40) SODDFRM </i>
//    <check> 
//      <loc> ( (unsigned int) OTG_FS_DEVICE_DOEPCTL2 ) </loc>
//      <o.29..29> SODDFRM
//    </check>
//  </item>
//  


// --------------------  Field Item: OTG_FS_DEVICE_DOEPCTL2_SD0PID_SEVNFRM  -----------------------
// SVD Line: 3533

//  <item> SFDITEM_FIELD__OTG_FS_DEVICE_DOEPCTL2_SD0PID_SEVNFRM
//    <name> SD0PID_SEVNFRM </name>
//    <w> 
//    <i> [Bit 28] WO (@ 0x50000B40) SD0PID/SEVNFRM </i>
//    <check> 
//      <loc> ( (unsigned int) OTG_FS_DEVICE_DOEPCTL2 ) </loc>
//      <o.28..28> SD0PID_SEVNFRM
//    </check>
//  </item>
//  


// -------------------------  Field Item: OTG_FS_DEVICE_DOEPCTL2_SNAK  ----------------------------
// SVD Line: 3540

//  <item> SFDITEM_FIELD__OTG_FS_DEVICE_DOEPCTL2_SNAK
//    <name> SNAK </name>
//    <w> 
//    <i> [Bit 27] WO (@ 0x50000B40) SNAK </i>
//    <check> 
//      <loc> ( (unsigned int) OTG_FS_DEVICE_DOEPCTL2 ) </loc>
//      <o.27..27> SNAK
//    </check>
//  </item>
//  


// -------------------------  Field Item: OTG_FS_DEVICE_DOEPCTL2_CNAK  ----------------------------
// SVD Line: 3547

//  <item> SFDITEM_FIELD__OTG_FS_DEVICE_DOEPCTL2_CNAK
//    <name> CNAK </name>
//    <w> 
//    <i> [Bit 26] WO (@ 0x50000B40) CNAK </i>
//    <check> 
//      <loc> ( (unsigned int) OTG_FS_DEVICE_DOEPCTL2 ) </loc>
//      <o.26..26> CNAK
//    </check>
//  </item>
//  


// ------------------------  Field Item: OTG_FS_DEVICE_DOEPCTL2_Stall  ----------------------------
// SVD Line: 3554

//  <item> SFDITEM_FIELD__OTG_FS_DEVICE_DOEPCTL2_Stall
//    <name> Stall </name>
//    <rw> 
//    <i> [Bit 21] RW (@ 0x50000B40) Stall </i>
//    <check> 
//      <loc> ( (unsigned int) OTG_FS_DEVICE_DOEPCTL2 ) </loc>
//      <o.21..21> Stall
//    </check>
//  </item>
//  


// -------------------------  Field Item: OTG_FS_DEVICE_DOEPCTL2_SNPM  ----------------------------
// SVD Line: 3561

//  <item> SFDITEM_FIELD__OTG_FS_DEVICE_DOEPCTL2_SNPM
//    <name> SNPM </name>
//    <rw> 
//    <i> [Bit 20] RW (@ 0x50000B40) SNPM </i>
//    <check> 
//      <loc> ( (unsigned int) OTG_FS_DEVICE_DOEPCTL2 ) </loc>
//      <o.20..20> SNPM
//    </check>
//  </item>
//  


// ------------------------  Field Item: OTG_FS_DEVICE_DOEPCTL2_EPTYP  ----------------------------
// SVD Line: 3568

//  <item> SFDITEM_FIELD__OTG_FS_DEVICE_DOEPCTL2_EPTYP
//    <name> EPTYP </name>
//    <rw> 
//    <i> [Bits 19..18] RW (@ 0x50000B40) EPTYP </i>
//    <edit> 
//      <loc> ( (unsigned char)((OTG_FS_DEVICE_DOEPCTL2 >> 18) & 0x3), ((OTG_FS_DEVICE_DOEPCTL2 = (OTG_FS_DEVICE_DOEPCTL2 & ~(0x3UL << 18 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 18 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------  Field Item: OTG_FS_DEVICE_DOEPCTL2_NAKSTS  ---------------------------
// SVD Line: 3575

//  <item> SFDITEM_FIELD__OTG_FS_DEVICE_DOEPCTL2_NAKSTS
//    <name> NAKSTS </name>
//    <r> 
//    <i> [Bit 17] RO (@ 0x50000B40) NAKSTS </i>
//    <check> 
//      <loc> ( (unsigned int) OTG_FS_DEVICE_DOEPCTL2 ) </loc>
//      <o.17..17> NAKSTS
//    </check>
//  </item>
//  


// ----------------------  Field Item: OTG_FS_DEVICE_DOEPCTL2_EONUM_DPID  -------------------------
// SVD Line: 3582

//  <item> SFDITEM_FIELD__OTG_FS_DEVICE_DOEPCTL2_EONUM_DPID
//    <name> EONUM_DPID </name>
//    <r> 
//    <i> [Bit 16] RO (@ 0x50000B40) EONUM/DPID </i>
//    <check> 
//      <loc> ( (unsigned int) OTG_FS_DEVICE_DOEPCTL2 ) </loc>
//      <o.16..16> EONUM_DPID
//    </check>
//  </item>
//  


// ------------------------  Field Item: OTG_FS_DEVICE_DOEPCTL2_USBAEP  ---------------------------
// SVD Line: 3589

//  <item> SFDITEM_FIELD__OTG_FS_DEVICE_DOEPCTL2_USBAEP
//    <name> USBAEP </name>
//    <rw> 
//    <i> [Bit 15] RW (@ 0x50000B40) USBAEP </i>
//    <check> 
//      <loc> ( (unsigned int) OTG_FS_DEVICE_DOEPCTL2 ) </loc>
//      <o.15..15> USBAEP
//    </check>
//  </item>
//  


// ------------------------  Field Item: OTG_FS_DEVICE_DOEPCTL2_MPSIZ  ----------------------------
// SVD Line: 3596

//  <item> SFDITEM_FIELD__OTG_FS_DEVICE_DOEPCTL2_MPSIZ
//    <name> MPSIZ </name>
//    <rw> 
//    <i> [Bits 10..0] RW (@ 0x50000B40) MPSIZ </i>
//    <edit> 
//      <loc> ( (unsigned short)((OTG_FS_DEVICE_DOEPCTL2 >> 0) & 0x7FF), ((OTG_FS_DEVICE_DOEPCTL2 = (OTG_FS_DEVICE_DOEPCTL2 & ~(0x7FFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0x7FF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------  Register RTree: OTG_FS_DEVICE_DOEPCTL2  -----------------------------
// SVD Line: 3503

//  <rtree> SFDITEM_REG__OTG_FS_DEVICE_DOEPCTL2
//    <name> DOEPCTL2 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x50000B40) device endpoint-2 control  register </i>
//    <loc> ( (unsigned int)((OTG_FS_DEVICE_DOEPCTL2 >> 0) & 0xFFFFFFFF), ((OTG_FS_DEVICE_DOEPCTL2 = (OTG_FS_DEVICE_DOEPCTL2 & ~(0xFC3C87FFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFC3C87FF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__OTG_FS_DEVICE_DOEPCTL2_EPENA </item>
//    <item> SFDITEM_FIELD__OTG_FS_DEVICE_DOEPCTL2_EPDIS </item>
//    <item> SFDITEM_FIELD__OTG_FS_DEVICE_DOEPCTL2_SODDFRM </item>
//    <item> SFDITEM_FIELD__OTG_FS_DEVICE_DOEPCTL2_SD0PID_SEVNFRM </item>
//    <item> SFDITEM_FIELD__OTG_FS_DEVICE_DOEPCTL2_SNAK </item>
//    <item> SFDITEM_FIELD__OTG_FS_DEVICE_DOEPCTL2_CNAK </item>
//    <item> SFDITEM_FIELD__OTG_FS_DEVICE_DOEPCTL2_Stall </item>
//    <item> SFDITEM_FIELD__OTG_FS_DEVICE_DOEPCTL2_SNPM </item>
//    <item> SFDITEM_FIELD__OTG_FS_DEVICE_DOEPCTL2_EPTYP </item>
//    <item> SFDITEM_FIELD__OTG_FS_DEVICE_DOEPCTL2_NAKSTS </item>
//    <item> SFDITEM_FIELD__OTG_FS_DEVICE_DOEPCTL2_EONUM_DPID </item>
//    <item> SFDITEM_FIELD__OTG_FS_DEVICE_DOEPCTL2_USBAEP </item>
//    <item> SFDITEM_FIELD__OTG_FS_DEVICE_DOEPCTL2_MPSIZ </item>
//  </rtree>
//  


// ----------------------  Register Item Address: OTG_FS_DEVICE_DOEPCTL3  -------------------------
// SVD Line: 3605

unsigned int OTG_FS_DEVICE_DOEPCTL3 __AT (0x50000B60);



// ------------------------  Field Item: OTG_FS_DEVICE_DOEPCTL3_EPENA  ----------------------------
// SVD Line: 3614

//  <item> SFDITEM_FIELD__OTG_FS_DEVICE_DOEPCTL3_EPENA
//    <name> EPENA </name>
//    <rw> 
//    <i> [Bit 31] RW (@ 0x50000B60) EPENA </i>
//    <check> 
//      <loc> ( (unsigned int) OTG_FS_DEVICE_DOEPCTL3 ) </loc>
//      <o.31..31> EPENA
//    </check>
//  </item>
//  


// ------------------------  Field Item: OTG_FS_DEVICE_DOEPCTL3_EPDIS  ----------------------------
// SVD Line: 3621

//  <item> SFDITEM_FIELD__OTG_FS_DEVICE_DOEPCTL3_EPDIS
//    <name> EPDIS </name>
//    <rw> 
//    <i> [Bit 30] RW (@ 0x50000B60) EPDIS </i>
//    <check> 
//      <loc> ( (unsigned int) OTG_FS_DEVICE_DOEPCTL3 ) </loc>
//      <o.30..30> EPDIS
//    </check>
//  </item>
//  


// -----------------------  Field Item: OTG_FS_DEVICE_DOEPCTL3_SODDFRM  ---------------------------
// SVD Line: 3628

//  <item> SFDITEM_FIELD__OTG_FS_DEVICE_DOEPCTL3_SODDFRM
//    <name> SODDFRM </name>
//    <w> 
//    <i> [Bit 29] WO (@ 0x50000B60) SODDFRM </i>
//    <check> 
//      <loc> ( (unsigned int) OTG_FS_DEVICE_DOEPCTL3 ) </loc>
//      <o.29..29> SODDFRM
//    </check>
//  </item>
//  


// --------------------  Field Item: OTG_FS_DEVICE_DOEPCTL3_SD0PID_SEVNFRM  -----------------------
// SVD Line: 3635

//  <item> SFDITEM_FIELD__OTG_FS_DEVICE_DOEPCTL3_SD0PID_SEVNFRM
//    <name> SD0PID_SEVNFRM </name>
//    <w> 
//    <i> [Bit 28] WO (@ 0x50000B60) SD0PID/SEVNFRM </i>
//    <check> 
//      <loc> ( (unsigned int) OTG_FS_DEVICE_DOEPCTL3 ) </loc>
//      <o.28..28> SD0PID_SEVNFRM
//    </check>
//  </item>
//  


// -------------------------  Field Item: OTG_FS_DEVICE_DOEPCTL3_SNAK  ----------------------------
// SVD Line: 3642

//  <item> SFDITEM_FIELD__OTG_FS_DEVICE_DOEPCTL3_SNAK
//    <name> SNAK </name>
//    <w> 
//    <i> [Bit 27] WO (@ 0x50000B60) SNAK </i>
//    <check> 
//      <loc> ( (unsigned int) OTG_FS_DEVICE_DOEPCTL3 ) </loc>
//      <o.27..27> SNAK
//    </check>
//  </item>
//  


// -------------------------  Field Item: OTG_FS_DEVICE_DOEPCTL3_CNAK  ----------------------------
// SVD Line: 3649

//  <item> SFDITEM_FIELD__OTG_FS_DEVICE_DOEPCTL3_CNAK
//    <name> CNAK </name>
//    <w> 
//    <i> [Bit 26] WO (@ 0x50000B60) CNAK </i>
//    <check> 
//      <loc> ( (unsigned int) OTG_FS_DEVICE_DOEPCTL3 ) </loc>
//      <o.26..26> CNAK
//    </check>
//  </item>
//  


// ------------------------  Field Item: OTG_FS_DEVICE_DOEPCTL3_Stall  ----------------------------
// SVD Line: 3656

//  <item> SFDITEM_FIELD__OTG_FS_DEVICE_DOEPCTL3_Stall
//    <name> Stall </name>
//    <rw> 
//    <i> [Bit 21] RW (@ 0x50000B60) Stall </i>
//    <check> 
//      <loc> ( (unsigned int) OTG_FS_DEVICE_DOEPCTL3 ) </loc>
//      <o.21..21> Stall
//    </check>
//  </item>
//  


// -------------------------  Field Item: OTG_FS_DEVICE_DOEPCTL3_SNPM  ----------------------------
// SVD Line: 3663

//  <item> SFDITEM_FIELD__OTG_FS_DEVICE_DOEPCTL3_SNPM
//    <name> SNPM </name>
//    <rw> 
//    <i> [Bit 20] RW (@ 0x50000B60) SNPM </i>
//    <check> 
//      <loc> ( (unsigned int) OTG_FS_DEVICE_DOEPCTL3 ) </loc>
//      <o.20..20> SNPM
//    </check>
//  </item>
//  


// ------------------------  Field Item: OTG_FS_DEVICE_DOEPCTL3_EPTYP  ----------------------------
// SVD Line: 3670

//  <item> SFDITEM_FIELD__OTG_FS_DEVICE_DOEPCTL3_EPTYP
//    <name> EPTYP </name>
//    <rw> 
//    <i> [Bits 19..18] RW (@ 0x50000B60) EPTYP </i>
//    <edit> 
//      <loc> ( (unsigned char)((OTG_FS_DEVICE_DOEPCTL3 >> 18) & 0x3), ((OTG_FS_DEVICE_DOEPCTL3 = (OTG_FS_DEVICE_DOEPCTL3 & ~(0x3UL << 18 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 18 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------  Field Item: OTG_FS_DEVICE_DOEPCTL3_NAKSTS  ---------------------------
// SVD Line: 3677

//  <item> SFDITEM_FIELD__OTG_FS_DEVICE_DOEPCTL3_NAKSTS
//    <name> NAKSTS </name>
//    <r> 
//    <i> [Bit 17] RO (@ 0x50000B60) NAKSTS </i>
//    <check> 
//      <loc> ( (unsigned int) OTG_FS_DEVICE_DOEPCTL3 ) </loc>
//      <o.17..17> NAKSTS
//    </check>
//  </item>
//  


// ----------------------  Field Item: OTG_FS_DEVICE_DOEPCTL3_EONUM_DPID  -------------------------
// SVD Line: 3684

//  <item> SFDITEM_FIELD__OTG_FS_DEVICE_DOEPCTL3_EONUM_DPID
//    <name> EONUM_DPID </name>
//    <r> 
//    <i> [Bit 16] RO (@ 0x50000B60) EONUM/DPID </i>
//    <check> 
//      <loc> ( (unsigned int) OTG_FS_DEVICE_DOEPCTL3 ) </loc>
//      <o.16..16> EONUM_DPID
//    </check>
//  </item>
//  


// ------------------------  Field Item: OTG_FS_DEVICE_DOEPCTL3_USBAEP  ---------------------------
// SVD Line: 3691

//  <item> SFDITEM_FIELD__OTG_FS_DEVICE_DOEPCTL3_USBAEP
//    <name> USBAEP </name>
//    <rw> 
//    <i> [Bit 15] RW (@ 0x50000B60) USBAEP </i>
//    <check> 
//      <loc> ( (unsigned int) OTG_FS_DEVICE_DOEPCTL3 ) </loc>
//      <o.15..15> USBAEP
//    </check>
//  </item>
//  


// ------------------------  Field Item: OTG_FS_DEVICE_DOEPCTL3_MPSIZ  ----------------------------
// SVD Line: 3698

//  <item> SFDITEM_FIELD__OTG_FS_DEVICE_DOEPCTL3_MPSIZ
//    <name> MPSIZ </name>
//    <rw> 
//    <i> [Bits 10..0] RW (@ 0x50000B60) MPSIZ </i>
//    <edit> 
//      <loc> ( (unsigned short)((OTG_FS_DEVICE_DOEPCTL3 >> 0) & 0x7FF), ((OTG_FS_DEVICE_DOEPCTL3 = (OTG_FS_DEVICE_DOEPCTL3 & ~(0x7FFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0x7FF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------  Register RTree: OTG_FS_DEVICE_DOEPCTL3  -----------------------------
// SVD Line: 3605

//  <rtree> SFDITEM_REG__OTG_FS_DEVICE_DOEPCTL3
//    <name> DOEPCTL3 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x50000B60) device endpoint-3 control  register </i>
//    <loc> ( (unsigned int)((OTG_FS_DEVICE_DOEPCTL3 >> 0) & 0xFFFFFFFF), ((OTG_FS_DEVICE_DOEPCTL3 = (OTG_FS_DEVICE_DOEPCTL3 & ~(0xFC3C87FFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFC3C87FF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__OTG_FS_DEVICE_DOEPCTL3_EPENA </item>
//    <item> SFDITEM_FIELD__OTG_FS_DEVICE_DOEPCTL3_EPDIS </item>
//    <item> SFDITEM_FIELD__OTG_FS_DEVICE_DOEPCTL3_SODDFRM </item>
//    <item> SFDITEM_FIELD__OTG_FS_DEVICE_DOEPCTL3_SD0PID_SEVNFRM </item>
//    <item> SFDITEM_FIELD__OTG_FS_DEVICE_DOEPCTL3_SNAK </item>
//    <item> SFDITEM_FIELD__OTG_FS_DEVICE_DOEPCTL3_CNAK </item>
//    <item> SFDITEM_FIELD__OTG_FS_DEVICE_DOEPCTL3_Stall </item>
//    <item> SFDITEM_FIELD__OTG_FS_DEVICE_DOEPCTL3_SNPM </item>
//    <item> SFDITEM_FIELD__OTG_FS_DEVICE_DOEPCTL3_EPTYP </item>
//    <item> SFDITEM_FIELD__OTG_FS_DEVICE_DOEPCTL3_NAKSTS </item>
//    <item> SFDITEM_FIELD__OTG_FS_DEVICE_DOEPCTL3_EONUM_DPID </item>
//    <item> SFDITEM_FIELD__OTG_FS_DEVICE_DOEPCTL3_USBAEP </item>
//    <item> SFDITEM_FIELD__OTG_FS_DEVICE_DOEPCTL3_MPSIZ </item>
//  </rtree>
//  


// ----------------------  Register Item Address: OTG_FS_DEVICE_DIEPINT0  -------------------------
// SVD Line: 3707

unsigned int OTG_FS_DEVICE_DIEPINT0 __AT (0x50000908);



// -------------------------  Field Item: OTG_FS_DEVICE_DIEPINT0_TXFE  ----------------------------
// SVD Line: 3716

//  <item> SFDITEM_FIELD__OTG_FS_DEVICE_DIEPINT0_TXFE
//    <name> TXFE </name>
//    <r> 
//    <i> [Bit 7] RO (@ 0x50000908) TXFE </i>
//    <check> 
//      <loc> ( (unsigned int) OTG_FS_DEVICE_DIEPINT0 ) </loc>
//      <o.7..7> TXFE
//    </check>
//  </item>
//  


// ------------------------  Field Item: OTG_FS_DEVICE_DIEPINT0_INEPNE  ---------------------------
// SVD Line: 3723

//  <item> SFDITEM_FIELD__OTG_FS_DEVICE_DIEPINT0_INEPNE
//    <name> INEPNE </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x50000908) INEPNE </i>
//    <check> 
//      <loc> ( (unsigned int) OTG_FS_DEVICE_DIEPINT0 ) </loc>
//      <o.6..6> INEPNE
//    </check>
//  </item>
//  


// ------------------------  Field Item: OTG_FS_DEVICE_DIEPINT0_ITTXFE  ---------------------------
// SVD Line: 3730

//  <item> SFDITEM_FIELD__OTG_FS_DEVICE_DIEPINT0_ITTXFE
//    <name> ITTXFE </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x50000908) ITTXFE </i>
//    <check> 
//      <loc> ( (unsigned int) OTG_FS_DEVICE_DIEPINT0 ) </loc>
//      <o.4..4> ITTXFE
//    </check>
//  </item>
//  


// -------------------------  Field Item: OTG_FS_DEVICE_DIEPINT0_TOC  -----------------------------
// SVD Line: 3737

//  <item> SFDITEM_FIELD__OTG_FS_DEVICE_DIEPINT0_TOC
//    <name> TOC </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x50000908) TOC </i>
//    <check> 
//      <loc> ( (unsigned int) OTG_FS_DEVICE_DIEPINT0 ) </loc>
//      <o.3..3> TOC
//    </check>
//  </item>
//  


// ------------------------  Field Item: OTG_FS_DEVICE_DIEPINT0_EPDISD  ---------------------------
// SVD Line: 3744

//  <item> SFDITEM_FIELD__OTG_FS_DEVICE_DIEPINT0_EPDISD
//    <name> EPDISD </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x50000908) EPDISD </i>
//    <check> 
//      <loc> ( (unsigned int) OTG_FS_DEVICE_DIEPINT0 ) </loc>
//      <o.1..1> EPDISD
//    </check>
//  </item>
//  


// -------------------------  Field Item: OTG_FS_DEVICE_DIEPINT0_XFRC  ----------------------------
// SVD Line: 3751

//  <item> SFDITEM_FIELD__OTG_FS_DEVICE_DIEPINT0_XFRC
//    <name> XFRC </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x50000908) XFRC </i>
//    <check> 
//      <loc> ( (unsigned int) OTG_FS_DEVICE_DIEPINT0 ) </loc>
//      <o.0..0> XFRC
//    </check>
//  </item>
//  


// -------------------------  Register RTree: OTG_FS_DEVICE_DIEPINT0  -----------------------------
// SVD Line: 3707

//  <rtree> SFDITEM_REG__OTG_FS_DEVICE_DIEPINT0
//    <name> DIEPINT0 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x50000908) device endpoint-x interrupt  register </i>
//    <loc> ( (unsigned int)((OTG_FS_DEVICE_DIEPINT0 >> 0) & 0xFFFFFFFF), ((OTG_FS_DEVICE_DIEPINT0 = (OTG_FS_DEVICE_DIEPINT0 & ~(0x5BUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x5B) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__OTG_FS_DEVICE_DIEPINT0_TXFE </item>
//    <item> SFDITEM_FIELD__OTG_FS_DEVICE_DIEPINT0_INEPNE </item>
//    <item> SFDITEM_FIELD__OTG_FS_DEVICE_DIEPINT0_ITTXFE </item>
//    <item> SFDITEM_FIELD__OTG_FS_DEVICE_DIEPINT0_TOC </item>
//    <item> SFDITEM_FIELD__OTG_FS_DEVICE_DIEPINT0_EPDISD </item>
//    <item> SFDITEM_FIELD__OTG_FS_DEVICE_DIEPINT0_XFRC </item>
//  </rtree>
//  


// ----------------------  Register Item Address: OTG_FS_DEVICE_DIEPINT1  -------------------------
// SVD Line: 3760

unsigned int OTG_FS_DEVICE_DIEPINT1 __AT (0x50000928);



// -------------------------  Field Item: OTG_FS_DEVICE_DIEPINT1_TXFE  ----------------------------
// SVD Line: 3769

//  <item> SFDITEM_FIELD__OTG_FS_DEVICE_DIEPINT1_TXFE
//    <name> TXFE </name>
//    <r> 
//    <i> [Bit 7] RO (@ 0x50000928) TXFE </i>
//    <check> 
//      <loc> ( (unsigned int) OTG_FS_DEVICE_DIEPINT1 ) </loc>
//      <o.7..7> TXFE
//    </check>
//  </item>
//  


// ------------------------  Field Item: OTG_FS_DEVICE_DIEPINT1_INEPNE  ---------------------------
// SVD Line: 3776

//  <item> SFDITEM_FIELD__OTG_FS_DEVICE_DIEPINT1_INEPNE
//    <name> INEPNE </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x50000928) INEPNE </i>
//    <check> 
//      <loc> ( (unsigned int) OTG_FS_DEVICE_DIEPINT1 ) </loc>
//      <o.6..6> INEPNE
//    </check>
//  </item>
//  


// ------------------------  Field Item: OTG_FS_DEVICE_DIEPINT1_ITTXFE  ---------------------------
// SVD Line: 3783

//  <item> SFDITEM_FIELD__OTG_FS_DEVICE_DIEPINT1_ITTXFE
//    <name> ITTXFE </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x50000928) ITTXFE </i>
//    <check> 
//      <loc> ( (unsigned int) OTG_FS_DEVICE_DIEPINT1 ) </loc>
//      <o.4..4> ITTXFE
//    </check>
//  </item>
//  


// -------------------------  Field Item: OTG_FS_DEVICE_DIEPINT1_TOC  -----------------------------
// SVD Line: 3790

//  <item> SFDITEM_FIELD__OTG_FS_DEVICE_DIEPINT1_TOC
//    <name> TOC </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x50000928) TOC </i>
//    <check> 
//      <loc> ( (unsigned int) OTG_FS_DEVICE_DIEPINT1 ) </loc>
//      <o.3..3> TOC
//    </check>
//  </item>
//  


// ------------------------  Field Item: OTG_FS_DEVICE_DIEPINT1_EPDISD  ---------------------------
// SVD Line: 3797

//  <item> SFDITEM_FIELD__OTG_FS_DEVICE_DIEPINT1_EPDISD
//    <name> EPDISD </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x50000928) EPDISD </i>
//    <check> 
//      <loc> ( (unsigned int) OTG_FS_DEVICE_DIEPINT1 ) </loc>
//      <o.1..1> EPDISD
//    </check>
//  </item>
//  


// -------------------------  Field Item: OTG_FS_DEVICE_DIEPINT1_XFRC  ----------------------------
// SVD Line: 3804

//  <item> SFDITEM_FIELD__OTG_FS_DEVICE_DIEPINT1_XFRC
//    <name> XFRC </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x50000928) XFRC </i>
//    <check> 
//      <loc> ( (unsigned int) OTG_FS_DEVICE_DIEPINT1 ) </loc>
//      <o.0..0> XFRC
//    </check>
//  </item>
//  


// -------------------------  Register RTree: OTG_FS_DEVICE_DIEPINT1  -----------------------------
// SVD Line: 3760

//  <rtree> SFDITEM_REG__OTG_FS_DEVICE_DIEPINT1
//    <name> DIEPINT1 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x50000928) device endpoint-1 interrupt  register </i>
//    <loc> ( (unsigned int)((OTG_FS_DEVICE_DIEPINT1 >> 0) & 0xFFFFFFFF), ((OTG_FS_DEVICE_DIEPINT1 = (OTG_FS_DEVICE_DIEPINT1 & ~(0x5BUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x5B) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__OTG_FS_DEVICE_DIEPINT1_TXFE </item>
//    <item> SFDITEM_FIELD__OTG_FS_DEVICE_DIEPINT1_INEPNE </item>
//    <item> SFDITEM_FIELD__OTG_FS_DEVICE_DIEPINT1_ITTXFE </item>
//    <item> SFDITEM_FIELD__OTG_FS_DEVICE_DIEPINT1_TOC </item>
//    <item> SFDITEM_FIELD__OTG_FS_DEVICE_DIEPINT1_EPDISD </item>
//    <item> SFDITEM_FIELD__OTG_FS_DEVICE_DIEPINT1_XFRC </item>
//  </rtree>
//  


// ----------------------  Register Item Address: OTG_FS_DEVICE_DIEPINT2  -------------------------
// SVD Line: 3813

unsigned int OTG_FS_DEVICE_DIEPINT2 __AT (0x50000948);



// -------------------------  Field Item: OTG_FS_DEVICE_DIEPINT2_TXFE  ----------------------------
// SVD Line: 3822

//  <item> SFDITEM_FIELD__OTG_FS_DEVICE_DIEPINT2_TXFE
//    <name> TXFE </name>
//    <r> 
//    <i> [Bit 7] RO (@ 0x50000948) TXFE </i>
//    <check> 
//      <loc> ( (unsigned int) OTG_FS_DEVICE_DIEPINT2 ) </loc>
//      <o.7..7> TXFE
//    </check>
//  </item>
//  


// ------------------------  Field Item: OTG_FS_DEVICE_DIEPINT2_INEPNE  ---------------------------
// SVD Line: 3829

//  <item> SFDITEM_FIELD__OTG_FS_DEVICE_DIEPINT2_INEPNE
//    <name> INEPNE </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x50000948) INEPNE </i>
//    <check> 
//      <loc> ( (unsigned int) OTG_FS_DEVICE_DIEPINT2 ) </loc>
//      <o.6..6> INEPNE
//    </check>
//  </item>
//  


// ------------------------  Field Item: OTG_FS_DEVICE_DIEPINT2_ITTXFE  ---------------------------
// SVD Line: 3836

//  <item> SFDITEM_FIELD__OTG_FS_DEVICE_DIEPINT2_ITTXFE
//    <name> ITTXFE </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x50000948) ITTXFE </i>
//    <check> 
//      <loc> ( (unsigned int) OTG_FS_DEVICE_DIEPINT2 ) </loc>
//      <o.4..4> ITTXFE
//    </check>
//  </item>
//  


// -------------------------  Field Item: OTG_FS_DEVICE_DIEPINT2_TOC  -----------------------------
// SVD Line: 3843

//  <item> SFDITEM_FIELD__OTG_FS_DEVICE_DIEPINT2_TOC
//    <name> TOC </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x50000948) TOC </i>
//    <check> 
//      <loc> ( (unsigned int) OTG_FS_DEVICE_DIEPINT2 ) </loc>
//      <o.3..3> TOC
//    </check>
//  </item>
//  


// ------------------------  Field Item: OTG_FS_DEVICE_DIEPINT2_EPDISD  ---------------------------
// SVD Line: 3850

//  <item> SFDITEM_FIELD__OTG_FS_DEVICE_DIEPINT2_EPDISD
//    <name> EPDISD </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x50000948) EPDISD </i>
//    <check> 
//      <loc> ( (unsigned int) OTG_FS_DEVICE_DIEPINT2 ) </loc>
//      <o.1..1> EPDISD
//    </check>
//  </item>
//  


// -------------------------  Field Item: OTG_FS_DEVICE_DIEPINT2_XFRC  ----------------------------
// SVD Line: 3857

//  <item> SFDITEM_FIELD__OTG_FS_DEVICE_DIEPINT2_XFRC
//    <name> XFRC </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x50000948) XFRC </i>
//    <check> 
//      <loc> ( (unsigned int) OTG_FS_DEVICE_DIEPINT2 ) </loc>
//      <o.0..0> XFRC
//    </check>
//  </item>
//  


// -------------------------  Register RTree: OTG_FS_DEVICE_DIEPINT2  -----------------------------
// SVD Line: 3813

//  <rtree> SFDITEM_REG__OTG_FS_DEVICE_DIEPINT2
//    <name> DIEPINT2 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x50000948) device endpoint-2 interrupt  register </i>
//    <loc> ( (unsigned int)((OTG_FS_DEVICE_DIEPINT2 >> 0) & 0xFFFFFFFF), ((OTG_FS_DEVICE_DIEPINT2 = (OTG_FS_DEVICE_DIEPINT2 & ~(0x5BUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x5B) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__OTG_FS_DEVICE_DIEPINT2_TXFE </item>
//    <item> SFDITEM_FIELD__OTG_FS_DEVICE_DIEPINT2_INEPNE </item>
//    <item> SFDITEM_FIELD__OTG_FS_DEVICE_DIEPINT2_ITTXFE </item>
//    <item> SFDITEM_FIELD__OTG_FS_DEVICE_DIEPINT2_TOC </item>
//    <item> SFDITEM_FIELD__OTG_FS_DEVICE_DIEPINT2_EPDISD </item>
//    <item> SFDITEM_FIELD__OTG_FS_DEVICE_DIEPINT2_XFRC </item>
//  </rtree>
//  


// ----------------------  Register Item Address: OTG_FS_DEVICE_DIEPINT3  -------------------------
// SVD Line: 3866

unsigned int OTG_FS_DEVICE_DIEPINT3 __AT (0x50000968);



// -------------------------  Field Item: OTG_FS_DEVICE_DIEPINT3_TXFE  ----------------------------
// SVD Line: 3875

//  <item> SFDITEM_FIELD__OTG_FS_DEVICE_DIEPINT3_TXFE
//    <name> TXFE </name>
//    <r> 
//    <i> [Bit 7] RO (@ 0x50000968) TXFE </i>
//    <check> 
//      <loc> ( (unsigned int) OTG_FS_DEVICE_DIEPINT3 ) </loc>
//      <o.7..7> TXFE
//    </check>
//  </item>
//  


// ------------------------  Field Item: OTG_FS_DEVICE_DIEPINT3_INEPNE  ---------------------------
// SVD Line: 3882

//  <item> SFDITEM_FIELD__OTG_FS_DEVICE_DIEPINT3_INEPNE
//    <name> INEPNE </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x50000968) INEPNE </i>
//    <check> 
//      <loc> ( (unsigned int) OTG_FS_DEVICE_DIEPINT3 ) </loc>
//      <o.6..6> INEPNE
//    </check>
//  </item>
//  


// ------------------------  Field Item: OTG_FS_DEVICE_DIEPINT3_ITTXFE  ---------------------------
// SVD Line: 3889

//  <item> SFDITEM_FIELD__OTG_FS_DEVICE_DIEPINT3_ITTXFE
//    <name> ITTXFE </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x50000968) ITTXFE </i>
//    <check> 
//      <loc> ( (unsigned int) OTG_FS_DEVICE_DIEPINT3 ) </loc>
//      <o.4..4> ITTXFE
//    </check>
//  </item>
//  


// -------------------------  Field Item: OTG_FS_DEVICE_DIEPINT3_TOC  -----------------------------
// SVD Line: 3896

//  <item> SFDITEM_FIELD__OTG_FS_DEVICE_DIEPINT3_TOC
//    <name> TOC </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x50000968) TOC </i>
//    <check> 
//      <loc> ( (unsigned int) OTG_FS_DEVICE_DIEPINT3 ) </loc>
//      <o.3..3> TOC
//    </check>
//  </item>
//  


// ------------------------  Field Item: OTG_FS_DEVICE_DIEPINT3_EPDISD  ---------------------------
// SVD Line: 3903

//  <item> SFDITEM_FIELD__OTG_FS_DEVICE_DIEPINT3_EPDISD
//    <name> EPDISD </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x50000968) EPDISD </i>
//    <check> 
//      <loc> ( (unsigned int) OTG_FS_DEVICE_DIEPINT3 ) </loc>
//      <o.1..1> EPDISD
//    </check>
//  </item>
//  


// -------------------------  Field Item: OTG_FS_DEVICE_DIEPINT3_XFRC  ----------------------------
// SVD Line: 3910

//  <item> SFDITEM_FIELD__OTG_FS_DEVICE_DIEPINT3_XFRC
//    <name> XFRC </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x50000968) XFRC </i>
//    <check> 
//      <loc> ( (unsigned int) OTG_FS_DEVICE_DIEPINT3 ) </loc>
//      <o.0..0> XFRC
//    </check>
//  </item>
//  


// -------------------------  Register RTree: OTG_FS_DEVICE_DIEPINT3  -----------------------------
// SVD Line: 3866

//  <rtree> SFDITEM_REG__OTG_FS_DEVICE_DIEPINT3
//    <name> DIEPINT3 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x50000968) device endpoint-3 interrupt  register </i>
//    <loc> ( (unsigned int)((OTG_FS_DEVICE_DIEPINT3 >> 0) & 0xFFFFFFFF), ((OTG_FS_DEVICE_DIEPINT3 = (OTG_FS_DEVICE_DIEPINT3 & ~(0x5BUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x5B) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__OTG_FS_DEVICE_DIEPINT3_TXFE </item>
//    <item> SFDITEM_FIELD__OTG_FS_DEVICE_DIEPINT3_INEPNE </item>
//    <item> SFDITEM_FIELD__OTG_FS_DEVICE_DIEPINT3_ITTXFE </item>
//    <item> SFDITEM_FIELD__OTG_FS_DEVICE_DIEPINT3_TOC </item>
//    <item> SFDITEM_FIELD__OTG_FS_DEVICE_DIEPINT3_EPDISD </item>
//    <item> SFDITEM_FIELD__OTG_FS_DEVICE_DIEPINT3_XFRC </item>
//  </rtree>
//  


// ----------------------  Register Item Address: OTG_FS_DEVICE_DOEPINT0  -------------------------
// SVD Line: 3919

unsigned int OTG_FS_DEVICE_DOEPINT0 __AT (0x50000B08);



// -----------------------  Field Item: OTG_FS_DEVICE_DOEPINT0_B2BSTUP  ---------------------------
// SVD Line: 3929

//  <item> SFDITEM_FIELD__OTG_FS_DEVICE_DOEPINT0_B2BSTUP
//    <name> B2BSTUP </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x50000B08) B2BSTUP </i>
//    <check> 
//      <loc> ( (unsigned int) OTG_FS_DEVICE_DOEPINT0 ) </loc>
//      <o.6..6> B2BSTUP
//    </check>
//  </item>
//  


// -----------------------  Field Item: OTG_FS_DEVICE_DOEPINT0_OTEPDIS  ---------------------------
// SVD Line: 3935

//  <item> SFDITEM_FIELD__OTG_FS_DEVICE_DOEPINT0_OTEPDIS
//    <name> OTEPDIS </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x50000B08) OTEPDIS </i>
//    <check> 
//      <loc> ( (unsigned int) OTG_FS_DEVICE_DOEPINT0 ) </loc>
//      <o.4..4> OTEPDIS
//    </check>
//  </item>
//  


// -------------------------  Field Item: OTG_FS_DEVICE_DOEPINT0_STUP  ----------------------------
// SVD Line: 3941

//  <item> SFDITEM_FIELD__OTG_FS_DEVICE_DOEPINT0_STUP
//    <name> STUP </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x50000B08) STUP </i>
//    <check> 
//      <loc> ( (unsigned int) OTG_FS_DEVICE_DOEPINT0 ) </loc>
//      <o.3..3> STUP
//    </check>
//  </item>
//  


// ------------------------  Field Item: OTG_FS_DEVICE_DOEPINT0_EPDISD  ---------------------------
// SVD Line: 3947

//  <item> SFDITEM_FIELD__OTG_FS_DEVICE_DOEPINT0_EPDISD
//    <name> EPDISD </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x50000B08) EPDISD </i>
//    <check> 
//      <loc> ( (unsigned int) OTG_FS_DEVICE_DOEPINT0 ) </loc>
//      <o.1..1> EPDISD
//    </check>
//  </item>
//  


// -------------------------  Field Item: OTG_FS_DEVICE_DOEPINT0_XFRC  ----------------------------
// SVD Line: 3953

//  <item> SFDITEM_FIELD__OTG_FS_DEVICE_DOEPINT0_XFRC
//    <name> XFRC </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x50000B08) XFRC </i>
//    <check> 
//      <loc> ( (unsigned int) OTG_FS_DEVICE_DOEPINT0 ) </loc>
//      <o.0..0> XFRC
//    </check>
//  </item>
//  


// -------------------------  Register RTree: OTG_FS_DEVICE_DOEPINT0  -----------------------------
// SVD Line: 3919

//  <rtree> SFDITEM_REG__OTG_FS_DEVICE_DOEPINT0
//    <name> DOEPINT0 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x50000B08) device endpoint-0 interrupt  register </i>
//    <loc> ( (unsigned int)((OTG_FS_DEVICE_DOEPINT0 >> 0) & 0xFFFFFFFF), ((OTG_FS_DEVICE_DOEPINT0 = (OTG_FS_DEVICE_DOEPINT0 & ~(0x5BUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x5B) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__OTG_FS_DEVICE_DOEPINT0_B2BSTUP </item>
//    <item> SFDITEM_FIELD__OTG_FS_DEVICE_DOEPINT0_OTEPDIS </item>
//    <item> SFDITEM_FIELD__OTG_FS_DEVICE_DOEPINT0_STUP </item>
//    <item> SFDITEM_FIELD__OTG_FS_DEVICE_DOEPINT0_EPDISD </item>
//    <item> SFDITEM_FIELD__OTG_FS_DEVICE_DOEPINT0_XFRC </item>
//  </rtree>
//  


// ----------------------  Register Item Address: OTG_FS_DEVICE_DOEPINT1  -------------------------
// SVD Line: 3961

unsigned int OTG_FS_DEVICE_DOEPINT1 __AT (0x50000B28);



// -----------------------  Field Item: OTG_FS_DEVICE_DOEPINT1_B2BSTUP  ---------------------------
// SVD Line: 3971

//  <item> SFDITEM_FIELD__OTG_FS_DEVICE_DOEPINT1_B2BSTUP
//    <name> B2BSTUP </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x50000B28) B2BSTUP </i>
//    <check> 
//      <loc> ( (unsigned int) OTG_FS_DEVICE_DOEPINT1 ) </loc>
//      <o.6..6> B2BSTUP
//    </check>
//  </item>
//  


// -----------------------  Field Item: OTG_FS_DEVICE_DOEPINT1_OTEPDIS  ---------------------------
// SVD Line: 3977

//  <item> SFDITEM_FIELD__OTG_FS_DEVICE_DOEPINT1_OTEPDIS
//    <name> OTEPDIS </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x50000B28) OTEPDIS </i>
//    <check> 
//      <loc> ( (unsigned int) OTG_FS_DEVICE_DOEPINT1 ) </loc>
//      <o.4..4> OTEPDIS
//    </check>
//  </item>
//  


// -------------------------  Field Item: OTG_FS_DEVICE_DOEPINT1_STUP  ----------------------------
// SVD Line: 3983

//  <item> SFDITEM_FIELD__OTG_FS_DEVICE_DOEPINT1_STUP
//    <name> STUP </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x50000B28) STUP </i>
//    <check> 
//      <loc> ( (unsigned int) OTG_FS_DEVICE_DOEPINT1 ) </loc>
//      <o.3..3> STUP
//    </check>
//  </item>
//  


// ------------------------  Field Item: OTG_FS_DEVICE_DOEPINT1_EPDISD  ---------------------------
// SVD Line: 3989

//  <item> SFDITEM_FIELD__OTG_FS_DEVICE_DOEPINT1_EPDISD
//    <name> EPDISD </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x50000B28) EPDISD </i>
//    <check> 
//      <loc> ( (unsigned int) OTG_FS_DEVICE_DOEPINT1 ) </loc>
//      <o.1..1> EPDISD
//    </check>
//  </item>
//  


// -------------------------  Field Item: OTG_FS_DEVICE_DOEPINT1_XFRC  ----------------------------
// SVD Line: 3995

//  <item> SFDITEM_FIELD__OTG_FS_DEVICE_DOEPINT1_XFRC
//    <name> XFRC </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x50000B28) XFRC </i>
//    <check> 
//      <loc> ( (unsigned int) OTG_FS_DEVICE_DOEPINT1 ) </loc>
//      <o.0..0> XFRC
//    </check>
//  </item>
//  


// -------------------------  Register RTree: OTG_FS_DEVICE_DOEPINT1  -----------------------------
// SVD Line: 3961

//  <rtree> SFDITEM_REG__OTG_FS_DEVICE_DOEPINT1
//    <name> DOEPINT1 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x50000B28) device endpoint-1 interrupt  register </i>
//    <loc> ( (unsigned int)((OTG_FS_DEVICE_DOEPINT1 >> 0) & 0xFFFFFFFF), ((OTG_FS_DEVICE_DOEPINT1 = (OTG_FS_DEVICE_DOEPINT1 & ~(0x5BUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x5B) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__OTG_FS_DEVICE_DOEPINT1_B2BSTUP </item>
//    <item> SFDITEM_FIELD__OTG_FS_DEVICE_DOEPINT1_OTEPDIS </item>
//    <item> SFDITEM_FIELD__OTG_FS_DEVICE_DOEPINT1_STUP </item>
//    <item> SFDITEM_FIELD__OTG_FS_DEVICE_DOEPINT1_EPDISD </item>
//    <item> SFDITEM_FIELD__OTG_FS_DEVICE_DOEPINT1_XFRC </item>
//  </rtree>
//  


// ----------------------  Register Item Address: OTG_FS_DEVICE_DOEPINT2  -------------------------
// SVD Line: 4003

unsigned int OTG_FS_DEVICE_DOEPINT2 __AT (0x50000B48);



// -----------------------  Field Item: OTG_FS_DEVICE_DOEPINT2_B2BSTUP  ---------------------------
// SVD Line: 4013

//  <item> SFDITEM_FIELD__OTG_FS_DEVICE_DOEPINT2_B2BSTUP
//    <name> B2BSTUP </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x50000B48) B2BSTUP </i>
//    <check> 
//      <loc> ( (unsigned int) OTG_FS_DEVICE_DOEPINT2 ) </loc>
//      <o.6..6> B2BSTUP
//    </check>
//  </item>
//  


// -----------------------  Field Item: OTG_FS_DEVICE_DOEPINT2_OTEPDIS  ---------------------------
// SVD Line: 4019

//  <item> SFDITEM_FIELD__OTG_FS_DEVICE_DOEPINT2_OTEPDIS
//    <name> OTEPDIS </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x50000B48) OTEPDIS </i>
//    <check> 
//      <loc> ( (unsigned int) OTG_FS_DEVICE_DOEPINT2 ) </loc>
//      <o.4..4> OTEPDIS
//    </check>
//  </item>
//  


// -------------------------  Field Item: OTG_FS_DEVICE_DOEPINT2_STUP  ----------------------------
// SVD Line: 4025

//  <item> SFDITEM_FIELD__OTG_FS_DEVICE_DOEPINT2_STUP
//    <name> STUP </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x50000B48) STUP </i>
//    <check> 
//      <loc> ( (unsigned int) OTG_FS_DEVICE_DOEPINT2 ) </loc>
//      <o.3..3> STUP
//    </check>
//  </item>
//  


// ------------------------  Field Item: OTG_FS_DEVICE_DOEPINT2_EPDISD  ---------------------------
// SVD Line: 4031

//  <item> SFDITEM_FIELD__OTG_FS_DEVICE_DOEPINT2_EPDISD
//    <name> EPDISD </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x50000B48) EPDISD </i>
//    <check> 
//      <loc> ( (unsigned int) OTG_FS_DEVICE_DOEPINT2 ) </loc>
//      <o.1..1> EPDISD
//    </check>
//  </item>
//  


// -------------------------  Field Item: OTG_FS_DEVICE_DOEPINT2_XFRC  ----------------------------
// SVD Line: 4037

//  <item> SFDITEM_FIELD__OTG_FS_DEVICE_DOEPINT2_XFRC
//    <name> XFRC </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x50000B48) XFRC </i>
//    <check> 
//      <loc> ( (unsigned int) OTG_FS_DEVICE_DOEPINT2 ) </loc>
//      <o.0..0> XFRC
//    </check>
//  </item>
//  


// -------------------------  Register RTree: OTG_FS_DEVICE_DOEPINT2  -----------------------------
// SVD Line: 4003

//  <rtree> SFDITEM_REG__OTG_FS_DEVICE_DOEPINT2
//    <name> DOEPINT2 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x50000B48) device endpoint-2 interrupt  register </i>
//    <loc> ( (unsigned int)((OTG_FS_DEVICE_DOEPINT2 >> 0) & 0xFFFFFFFF), ((OTG_FS_DEVICE_DOEPINT2 = (OTG_FS_DEVICE_DOEPINT2 & ~(0x5BUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x5B) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__OTG_FS_DEVICE_DOEPINT2_B2BSTUP </item>
//    <item> SFDITEM_FIELD__OTG_FS_DEVICE_DOEPINT2_OTEPDIS </item>
//    <item> SFDITEM_FIELD__OTG_FS_DEVICE_DOEPINT2_STUP </item>
//    <item> SFDITEM_FIELD__OTG_FS_DEVICE_DOEPINT2_EPDISD </item>
//    <item> SFDITEM_FIELD__OTG_FS_DEVICE_DOEPINT2_XFRC </item>
//  </rtree>
//  


// ----------------------  Register Item Address: OTG_FS_DEVICE_DOEPINT3  -------------------------
// SVD Line: 4045

unsigned int OTG_FS_DEVICE_DOEPINT3 __AT (0x50000B68);



// -----------------------  Field Item: OTG_FS_DEVICE_DOEPINT3_B2BSTUP  ---------------------------
// SVD Line: 4055

//  <item> SFDITEM_FIELD__OTG_FS_DEVICE_DOEPINT3_B2BSTUP
//    <name> B2BSTUP </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x50000B68) B2BSTUP </i>
//    <check> 
//      <loc> ( (unsigned int) OTG_FS_DEVICE_DOEPINT3 ) </loc>
//      <o.6..6> B2BSTUP
//    </check>
//  </item>
//  


// -----------------------  Field Item: OTG_FS_DEVICE_DOEPINT3_OTEPDIS  ---------------------------
// SVD Line: 4061

//  <item> SFDITEM_FIELD__OTG_FS_DEVICE_DOEPINT3_OTEPDIS
//    <name> OTEPDIS </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x50000B68) OTEPDIS </i>
//    <check> 
//      <loc> ( (unsigned int) OTG_FS_DEVICE_DOEPINT3 ) </loc>
//      <o.4..4> OTEPDIS
//    </check>
//  </item>
//  


// -------------------------  Field Item: OTG_FS_DEVICE_DOEPINT3_STUP  ----------------------------
// SVD Line: 4067

//  <item> SFDITEM_FIELD__OTG_FS_DEVICE_DOEPINT3_STUP
//    <name> STUP </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x50000B68) STUP </i>
//    <check> 
//      <loc> ( (unsigned int) OTG_FS_DEVICE_DOEPINT3 ) </loc>
//      <o.3..3> STUP
//    </check>
//  </item>
//  


// ------------------------  Field Item: OTG_FS_DEVICE_DOEPINT3_EPDISD  ---------------------------
// SVD Line: 4073

//  <item> SFDITEM_FIELD__OTG_FS_DEVICE_DOEPINT3_EPDISD
//    <name> EPDISD </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x50000B68) EPDISD </i>
//    <check> 
//      <loc> ( (unsigned int) OTG_FS_DEVICE_DOEPINT3 ) </loc>
//      <o.1..1> EPDISD
//    </check>
//  </item>
//  


// -------------------------  Field Item: OTG_FS_DEVICE_DOEPINT3_XFRC  ----------------------------
// SVD Line: 4079

//  <item> SFDITEM_FIELD__OTG_FS_DEVICE_DOEPINT3_XFRC
//    <name> XFRC </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x50000B68) XFRC </i>
//    <check> 
//      <loc> ( (unsigned int) OTG_FS_DEVICE_DOEPINT3 ) </loc>
//      <o.0..0> XFRC
//    </check>
//  </item>
//  


// -------------------------  Register RTree: OTG_FS_DEVICE_DOEPINT3  -----------------------------
// SVD Line: 4045

//  <rtree> SFDITEM_REG__OTG_FS_DEVICE_DOEPINT3
//    <name> DOEPINT3 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x50000B68) device endpoint-3 interrupt  register </i>
//    <loc> ( (unsigned int)((OTG_FS_DEVICE_DOEPINT3 >> 0) & 0xFFFFFFFF), ((OTG_FS_DEVICE_DOEPINT3 = (OTG_FS_DEVICE_DOEPINT3 & ~(0x5BUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x5B) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__OTG_FS_DEVICE_DOEPINT3_B2BSTUP </item>
//    <item> SFDITEM_FIELD__OTG_FS_DEVICE_DOEPINT3_OTEPDIS </item>
//    <item> SFDITEM_FIELD__OTG_FS_DEVICE_DOEPINT3_STUP </item>
//    <item> SFDITEM_FIELD__OTG_FS_DEVICE_DOEPINT3_EPDISD </item>
//    <item> SFDITEM_FIELD__OTG_FS_DEVICE_DOEPINT3_XFRC </item>
//  </rtree>
//  


// ---------------------  Register Item Address: OTG_FS_DEVICE_DIEPTSIZ0  -------------------------
// SVD Line: 4087

unsigned int OTG_FS_DEVICE_DIEPTSIZ0 __AT (0x50000910);



// -----------------------  Field Item: OTG_FS_DEVICE_DIEPTSIZ0_PKTCNT  ---------------------------
// SVD Line: 4097

//  <item> SFDITEM_FIELD__OTG_FS_DEVICE_DIEPTSIZ0_PKTCNT
//    <name> PKTCNT </name>
//    <rw> 
//    <i> [Bits 20..19] RW (@ 0x50000910) Packet count </i>
//    <edit> 
//      <loc> ( (unsigned char)((OTG_FS_DEVICE_DIEPTSIZ0 >> 19) & 0x3), ((OTG_FS_DEVICE_DIEPTSIZ0 = (OTG_FS_DEVICE_DIEPTSIZ0 & ~(0x3UL << 19 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 19 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------  Field Item: OTG_FS_DEVICE_DIEPTSIZ0_XFRSIZ  ---------------------------
// SVD Line: 4103

//  <item> SFDITEM_FIELD__OTG_FS_DEVICE_DIEPTSIZ0_XFRSIZ
//    <name> XFRSIZ </name>
//    <rw> 
//    <i> [Bits 6..0] RW (@ 0x50000910) Transfer size </i>
//    <edit> 
//      <loc> ( (unsigned char)((OTG_FS_DEVICE_DIEPTSIZ0 >> 0) & 0x7F), ((OTG_FS_DEVICE_DIEPTSIZ0 = (OTG_FS_DEVICE_DIEPTSIZ0 & ~(0x7FUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0x7F) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------  Register RTree: OTG_FS_DEVICE_DIEPTSIZ0  ----------------------------
// SVD Line: 4087

//  <rtree> SFDITEM_REG__OTG_FS_DEVICE_DIEPTSIZ0
//    <name> DIEPTSIZ0 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x50000910) device endpoint-0 transfer size  register </i>
//    <loc> ( (unsigned int)((OTG_FS_DEVICE_DIEPTSIZ0 >> 0) & 0xFFFFFFFF), ((OTG_FS_DEVICE_DIEPTSIZ0 = (OTG_FS_DEVICE_DIEPTSIZ0 & ~(0x18007FUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x18007F) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__OTG_FS_DEVICE_DIEPTSIZ0_PKTCNT </item>
//    <item> SFDITEM_FIELD__OTG_FS_DEVICE_DIEPTSIZ0_XFRSIZ </item>
//  </rtree>
//  


// ---------------------  Register Item Address: OTG_FS_DEVICE_DOEPTSIZ0  -------------------------
// SVD Line: 4111

unsigned int OTG_FS_DEVICE_DOEPTSIZ0 __AT (0x50000B10);



// -----------------------  Field Item: OTG_FS_DEVICE_DOEPTSIZ0_STUPCNT  --------------------------
// SVD Line: 4121

//  <item> SFDITEM_FIELD__OTG_FS_DEVICE_DOEPTSIZ0_STUPCNT
//    <name> STUPCNT </name>
//    <rw> 
//    <i> [Bits 30..29] RW (@ 0x50000B10) SETUP packet count </i>
//    <edit> 
//      <loc> ( (unsigned char)((OTG_FS_DEVICE_DOEPTSIZ0 >> 29) & 0x3), ((OTG_FS_DEVICE_DOEPTSIZ0 = (OTG_FS_DEVICE_DOEPTSIZ0 & ~(0x3UL << 29 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 29 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------  Field Item: OTG_FS_DEVICE_DOEPTSIZ0_PKTCNT  ---------------------------
// SVD Line: 4127

//  <item> SFDITEM_FIELD__OTG_FS_DEVICE_DOEPTSIZ0_PKTCNT
//    <name> PKTCNT </name>
//    <rw> 
//    <i> [Bit 19] RW (@ 0x50000B10) Packet count </i>
//    <check> 
//      <loc> ( (unsigned int) OTG_FS_DEVICE_DOEPTSIZ0 ) </loc>
//      <o.19..19> PKTCNT
//    </check>
//  </item>
//  


// -----------------------  Field Item: OTG_FS_DEVICE_DOEPTSIZ0_XFRSIZ  ---------------------------
// SVD Line: 4133

//  <item> SFDITEM_FIELD__OTG_FS_DEVICE_DOEPTSIZ0_XFRSIZ
//    <name> XFRSIZ </name>
//    <rw> 
//    <i> [Bits 6..0] RW (@ 0x50000B10) Transfer size </i>
//    <edit> 
//      <loc> ( (unsigned char)((OTG_FS_DEVICE_DOEPTSIZ0 >> 0) & 0x7F), ((OTG_FS_DEVICE_DOEPTSIZ0 = (OTG_FS_DEVICE_DOEPTSIZ0 & ~(0x7FUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0x7F) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------  Register RTree: OTG_FS_DEVICE_DOEPTSIZ0  ----------------------------
// SVD Line: 4111

//  <rtree> SFDITEM_REG__OTG_FS_DEVICE_DOEPTSIZ0
//    <name> DOEPTSIZ0 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x50000B10) device OUT endpoint-0 transfer size  register </i>
//    <loc> ( (unsigned int)((OTG_FS_DEVICE_DOEPTSIZ0 >> 0) & 0xFFFFFFFF), ((OTG_FS_DEVICE_DOEPTSIZ0 = (OTG_FS_DEVICE_DOEPTSIZ0 & ~(0x6008007FUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x6008007F) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__OTG_FS_DEVICE_DOEPTSIZ0_STUPCNT </item>
//    <item> SFDITEM_FIELD__OTG_FS_DEVICE_DOEPTSIZ0_PKTCNT </item>
//    <item> SFDITEM_FIELD__OTG_FS_DEVICE_DOEPTSIZ0_XFRSIZ </item>
//  </rtree>
//  


// ---------------------  Register Item Address: OTG_FS_DEVICE_DIEPTSIZ1  -------------------------
// SVD Line: 4141

unsigned int OTG_FS_DEVICE_DIEPTSIZ1 __AT (0x50000930);



// ------------------------  Field Item: OTG_FS_DEVICE_DIEPTSIZ1_MCNT  ----------------------------
// SVD Line: 4151

//  <item> SFDITEM_FIELD__OTG_FS_DEVICE_DIEPTSIZ1_MCNT
//    <name> MCNT </name>
//    <rw> 
//    <i> [Bits 30..29] RW (@ 0x50000930) Multi count </i>
//    <edit> 
//      <loc> ( (unsigned char)((OTG_FS_DEVICE_DIEPTSIZ1 >> 29) & 0x3), ((OTG_FS_DEVICE_DIEPTSIZ1 = (OTG_FS_DEVICE_DIEPTSIZ1 & ~(0x3UL << 29 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 29 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------  Field Item: OTG_FS_DEVICE_DIEPTSIZ1_PKTCNT  ---------------------------
// SVD Line: 4157

//  <item> SFDITEM_FIELD__OTG_FS_DEVICE_DIEPTSIZ1_PKTCNT
//    <name> PKTCNT </name>
//    <rw> 
//    <i> [Bits 28..19] RW (@ 0x50000930) Packet count </i>
//    <edit> 
//      <loc> ( (unsigned short)((OTG_FS_DEVICE_DIEPTSIZ1 >> 19) & 0x3FF), ((OTG_FS_DEVICE_DIEPTSIZ1 = (OTG_FS_DEVICE_DIEPTSIZ1 & ~(0x3FFUL << 19 )) | ((unsigned long)(Gui_u16:GuiVal & 0x3FF) << 19 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------  Field Item: OTG_FS_DEVICE_DIEPTSIZ1_XFRSIZ  ---------------------------
// SVD Line: 4163

//  <item> SFDITEM_FIELD__OTG_FS_DEVICE_DIEPTSIZ1_XFRSIZ
//    <name> XFRSIZ </name>
//    <rw> 
//    <i> [Bits 18..0] RW (@ 0x50000930) Transfer size </i>
//    <edit> 
//      <loc> ( (unsigned int)((OTG_FS_DEVICE_DIEPTSIZ1 >> 0) & 0x7FFFF), ((OTG_FS_DEVICE_DIEPTSIZ1 = (OTG_FS_DEVICE_DIEPTSIZ1 & ~(0x7FFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x7FFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------  Register RTree: OTG_FS_DEVICE_DIEPTSIZ1  ----------------------------
// SVD Line: 4141

//  <rtree> SFDITEM_REG__OTG_FS_DEVICE_DIEPTSIZ1
//    <name> DIEPTSIZ1 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x50000930) device endpoint-1 transfer size  register </i>
//    <loc> ( (unsigned int)((OTG_FS_DEVICE_DIEPTSIZ1 >> 0) & 0xFFFFFFFF), ((OTG_FS_DEVICE_DIEPTSIZ1 = (OTG_FS_DEVICE_DIEPTSIZ1 & ~(0x7FFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x7FFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__OTG_FS_DEVICE_DIEPTSIZ1_MCNT </item>
//    <item> SFDITEM_FIELD__OTG_FS_DEVICE_DIEPTSIZ1_PKTCNT </item>
//    <item> SFDITEM_FIELD__OTG_FS_DEVICE_DIEPTSIZ1_XFRSIZ </item>
//  </rtree>
//  


// ---------------------  Register Item Address: OTG_FS_DEVICE_DIEPTSIZ2  -------------------------
// SVD Line: 4171

unsigned int OTG_FS_DEVICE_DIEPTSIZ2 __AT (0x50000950);



// ------------------------  Field Item: OTG_FS_DEVICE_DIEPTSIZ2_MCNT  ----------------------------
// SVD Line: 4181

//  <item> SFDITEM_FIELD__OTG_FS_DEVICE_DIEPTSIZ2_MCNT
//    <name> MCNT </name>
//    <rw> 
//    <i> [Bits 30..29] RW (@ 0x50000950) Multi count </i>
//    <edit> 
//      <loc> ( (unsigned char)((OTG_FS_DEVICE_DIEPTSIZ2 >> 29) & 0x3), ((OTG_FS_DEVICE_DIEPTSIZ2 = (OTG_FS_DEVICE_DIEPTSIZ2 & ~(0x3UL << 29 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 29 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------  Field Item: OTG_FS_DEVICE_DIEPTSIZ2_PKTCNT  ---------------------------
// SVD Line: 4187

//  <item> SFDITEM_FIELD__OTG_FS_DEVICE_DIEPTSIZ2_PKTCNT
//    <name> PKTCNT </name>
//    <rw> 
//    <i> [Bits 28..19] RW (@ 0x50000950) Packet count </i>
//    <edit> 
//      <loc> ( (unsigned short)((OTG_FS_DEVICE_DIEPTSIZ2 >> 19) & 0x3FF), ((OTG_FS_DEVICE_DIEPTSIZ2 = (OTG_FS_DEVICE_DIEPTSIZ2 & ~(0x3FFUL << 19 )) | ((unsigned long)(Gui_u16:GuiVal & 0x3FF) << 19 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------  Field Item: OTG_FS_DEVICE_DIEPTSIZ2_XFRSIZ  ---------------------------
// SVD Line: 4193

//  <item> SFDITEM_FIELD__OTG_FS_DEVICE_DIEPTSIZ2_XFRSIZ
//    <name> XFRSIZ </name>
//    <rw> 
//    <i> [Bits 18..0] RW (@ 0x50000950) Transfer size </i>
//    <edit> 
//      <loc> ( (unsigned int)((OTG_FS_DEVICE_DIEPTSIZ2 >> 0) & 0x7FFFF), ((OTG_FS_DEVICE_DIEPTSIZ2 = (OTG_FS_DEVICE_DIEPTSIZ2 & ~(0x7FFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x7FFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------  Register RTree: OTG_FS_DEVICE_DIEPTSIZ2  ----------------------------
// SVD Line: 4171

//  <rtree> SFDITEM_REG__OTG_FS_DEVICE_DIEPTSIZ2
//    <name> DIEPTSIZ2 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x50000950) device endpoint-2 transfer size  register </i>
//    <loc> ( (unsigned int)((OTG_FS_DEVICE_DIEPTSIZ2 >> 0) & 0xFFFFFFFF), ((OTG_FS_DEVICE_DIEPTSIZ2 = (OTG_FS_DEVICE_DIEPTSIZ2 & ~(0x7FFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x7FFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__OTG_FS_DEVICE_DIEPTSIZ2_MCNT </item>
//    <item> SFDITEM_FIELD__OTG_FS_DEVICE_DIEPTSIZ2_PKTCNT </item>
//    <item> SFDITEM_FIELD__OTG_FS_DEVICE_DIEPTSIZ2_XFRSIZ </item>
//  </rtree>
//  


// ---------------------  Register Item Address: OTG_FS_DEVICE_DIEPTSIZ3  -------------------------
// SVD Line: 4201

unsigned int OTG_FS_DEVICE_DIEPTSIZ3 __AT (0x50000970);



// ------------------------  Field Item: OTG_FS_DEVICE_DIEPTSIZ3_MCNT  ----------------------------
// SVD Line: 4211

//  <item> SFDITEM_FIELD__OTG_FS_DEVICE_DIEPTSIZ3_MCNT
//    <name> MCNT </name>
//    <rw> 
//    <i> [Bits 30..29] RW (@ 0x50000970) Multi count </i>
//    <edit> 
//      <loc> ( (unsigned char)((OTG_FS_DEVICE_DIEPTSIZ3 >> 29) & 0x3), ((OTG_FS_DEVICE_DIEPTSIZ3 = (OTG_FS_DEVICE_DIEPTSIZ3 & ~(0x3UL << 29 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 29 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------  Field Item: OTG_FS_DEVICE_DIEPTSIZ3_PKTCNT  ---------------------------
// SVD Line: 4217

//  <item> SFDITEM_FIELD__OTG_FS_DEVICE_DIEPTSIZ3_PKTCNT
//    <name> PKTCNT </name>
//    <rw> 
//    <i> [Bits 28..19] RW (@ 0x50000970) Packet count </i>
//    <edit> 
//      <loc> ( (unsigned short)((OTG_FS_DEVICE_DIEPTSIZ3 >> 19) & 0x3FF), ((OTG_FS_DEVICE_DIEPTSIZ3 = (OTG_FS_DEVICE_DIEPTSIZ3 & ~(0x3FFUL << 19 )) | ((unsigned long)(Gui_u16:GuiVal & 0x3FF) << 19 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------  Field Item: OTG_FS_DEVICE_DIEPTSIZ3_XFRSIZ  ---------------------------
// SVD Line: 4223

//  <item> SFDITEM_FIELD__OTG_FS_DEVICE_DIEPTSIZ3_XFRSIZ
//    <name> XFRSIZ </name>
//    <rw> 
//    <i> [Bits 18..0] RW (@ 0x50000970) Transfer size </i>
//    <edit> 
//      <loc> ( (unsigned int)((OTG_FS_DEVICE_DIEPTSIZ3 >> 0) & 0x7FFFF), ((OTG_FS_DEVICE_DIEPTSIZ3 = (OTG_FS_DEVICE_DIEPTSIZ3 & ~(0x7FFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x7FFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------  Register RTree: OTG_FS_DEVICE_DIEPTSIZ3  ----------------------------
// SVD Line: 4201

//  <rtree> SFDITEM_REG__OTG_FS_DEVICE_DIEPTSIZ3
//    <name> DIEPTSIZ3 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x50000970) device endpoint-3 transfer size  register </i>
//    <loc> ( (unsigned int)((OTG_FS_DEVICE_DIEPTSIZ3 >> 0) & 0xFFFFFFFF), ((OTG_FS_DEVICE_DIEPTSIZ3 = (OTG_FS_DEVICE_DIEPTSIZ3 & ~(0x7FFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x7FFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__OTG_FS_DEVICE_DIEPTSIZ3_MCNT </item>
//    <item> SFDITEM_FIELD__OTG_FS_DEVICE_DIEPTSIZ3_PKTCNT </item>
//    <item> SFDITEM_FIELD__OTG_FS_DEVICE_DIEPTSIZ3_XFRSIZ </item>
//  </rtree>
//  


// ----------------------  Register Item Address: OTG_FS_DEVICE_DTXFSTS0  -------------------------
// SVD Line: 4231

unsigned int OTG_FS_DEVICE_DTXFSTS0 __AT (0x50000918);



// ----------------------  Field Item: OTG_FS_DEVICE_DTXFSTS0_INEPTFSAV  --------------------------
// SVD Line: 4241

//  <item> SFDITEM_FIELD__OTG_FS_DEVICE_DTXFSTS0_INEPTFSAV
//    <name> INEPTFSAV </name>
//    <r> 
//    <i> [Bits 15..0] RO (@ 0x50000918) IN endpoint TxFIFO space  available </i>
//    <edit> 
//      <loc> ( (unsigned short)((OTG_FS_DEVICE_DTXFSTS0 >> 0) & 0xFFFF) ) </loc>
//    </edit>
//  </item>
//  


// -------------------------  Register RTree: OTG_FS_DEVICE_DTXFSTS0  -----------------------------
// SVD Line: 4231

//  <rtree> SFDITEM_REG__OTG_FS_DEVICE_DTXFSTS0
//    <name> DTXFSTS0 </name>
//    <r> 
//    <i> [Bits 31..0] RO (@ 0x50000918) OTG_FS device IN endpoint transmit FIFO  status register </i>
//    <loc> ( (unsigned int)((OTG_FS_DEVICE_DTXFSTS0 >> 0) & 0xFFFFFFFF) ) </loc>
//    <item> SFDITEM_FIELD__OTG_FS_DEVICE_DTXFSTS0_INEPTFSAV </item>
//  </rtree>
//  


// ----------------------  Register Item Address: OTG_FS_DEVICE_DTXFSTS1  -------------------------
// SVD Line: 4250

unsigned int OTG_FS_DEVICE_DTXFSTS1 __AT (0x50000938);



// ----------------------  Field Item: OTG_FS_DEVICE_DTXFSTS1_INEPTFSAV  --------------------------
// SVD Line: 4260

//  <item> SFDITEM_FIELD__OTG_FS_DEVICE_DTXFSTS1_INEPTFSAV
//    <name> INEPTFSAV </name>
//    <r> 
//    <i> [Bits 15..0] RO (@ 0x50000938) IN endpoint TxFIFO space  available </i>
//    <edit> 
//      <loc> ( (unsigned short)((OTG_FS_DEVICE_DTXFSTS1 >> 0) & 0xFFFF) ) </loc>
//    </edit>
//  </item>
//  


// -------------------------  Register RTree: OTG_FS_DEVICE_DTXFSTS1  -----------------------------
// SVD Line: 4250

//  <rtree> SFDITEM_REG__OTG_FS_DEVICE_DTXFSTS1
//    <name> DTXFSTS1 </name>
//    <r> 
//    <i> [Bits 31..0] RO (@ 0x50000938) OTG_FS device IN endpoint transmit FIFO  status register </i>
//    <loc> ( (unsigned int)((OTG_FS_DEVICE_DTXFSTS1 >> 0) & 0xFFFFFFFF) ) </loc>
//    <item> SFDITEM_FIELD__OTG_FS_DEVICE_DTXFSTS1_INEPTFSAV </item>
//  </rtree>
//  


// ----------------------  Register Item Address: OTG_FS_DEVICE_DTXFSTS2  -------------------------
// SVD Line: 4269

unsigned int OTG_FS_DEVICE_DTXFSTS2 __AT (0x50000958);



// ----------------------  Field Item: OTG_FS_DEVICE_DTXFSTS2_INEPTFSAV  --------------------------
// SVD Line: 4279

//  <item> SFDITEM_FIELD__OTG_FS_DEVICE_DTXFSTS2_INEPTFSAV
//    <name> INEPTFSAV </name>
//    <r> 
//    <i> [Bits 15..0] RO (@ 0x50000958) IN endpoint TxFIFO space  available </i>
//    <edit> 
//      <loc> ( (unsigned short)((OTG_FS_DEVICE_DTXFSTS2 >> 0) & 0xFFFF) ) </loc>
//    </edit>
//  </item>
//  


// -------------------------  Register RTree: OTG_FS_DEVICE_DTXFSTS2  -----------------------------
// SVD Line: 4269

//  <rtree> SFDITEM_REG__OTG_FS_DEVICE_DTXFSTS2
//    <name> DTXFSTS2 </name>
//    <r> 
//    <i> [Bits 31..0] RO (@ 0x50000958) OTG_FS device IN endpoint transmit FIFO  status register </i>
//    <loc> ( (unsigned int)((OTG_FS_DEVICE_DTXFSTS2 >> 0) & 0xFFFFFFFF) ) </loc>
//    <item> SFDITEM_FIELD__OTG_FS_DEVICE_DTXFSTS2_INEPTFSAV </item>
//  </rtree>
//  


// ----------------------  Register Item Address: OTG_FS_DEVICE_DTXFSTS3  -------------------------
// SVD Line: 4288

unsigned int OTG_FS_DEVICE_DTXFSTS3 __AT (0x50000978);



// ----------------------  Field Item: OTG_FS_DEVICE_DTXFSTS3_INEPTFSAV  --------------------------
// SVD Line: 4298

//  <item> SFDITEM_FIELD__OTG_FS_DEVICE_DTXFSTS3_INEPTFSAV
//    <name> INEPTFSAV </name>
//    <r> 
//    <i> [Bits 15..0] RO (@ 0x50000978) IN endpoint TxFIFO space  available </i>
//    <edit> 
//      <loc> ( (unsigned short)((OTG_FS_DEVICE_DTXFSTS3 >> 0) & 0xFFFF) ) </loc>
//    </edit>
//  </item>
//  


// -------------------------  Register RTree: OTG_FS_DEVICE_DTXFSTS3  -----------------------------
// SVD Line: 4288

//  <rtree> SFDITEM_REG__OTG_FS_DEVICE_DTXFSTS3
//    <name> DTXFSTS3 </name>
//    <r> 
//    <i> [Bits 31..0] RO (@ 0x50000978) OTG_FS device IN endpoint transmit FIFO  status register </i>
//    <loc> ( (unsigned int)((OTG_FS_DEVICE_DTXFSTS3 >> 0) & 0xFFFFFFFF) ) </loc>
//    <item> SFDITEM_FIELD__OTG_FS_DEVICE_DTXFSTS3_INEPTFSAV </item>
//  </rtree>
//  


// ---------------------  Register Item Address: OTG_FS_DEVICE_DOEPTSIZ1  -------------------------
// SVD Line: 4307

unsigned int OTG_FS_DEVICE_DOEPTSIZ1 __AT (0x50000B30);



// -------------------  Field Item: OTG_FS_DEVICE_DOEPTSIZ1_RXDPID_STUPCNT  -----------------------
// SVD Line: 4317

//  <item> SFDITEM_FIELD__OTG_FS_DEVICE_DOEPTSIZ1_RXDPID_STUPCNT
//    <name> RXDPID_STUPCNT </name>
//    <rw> 
//    <i> [Bits 30..29] RW (@ 0x50000B30) Received data PID/SETUP packet  count </i>
//    <edit> 
//      <loc> ( (unsigned char)((OTG_FS_DEVICE_DOEPTSIZ1 >> 29) & 0x3), ((OTG_FS_DEVICE_DOEPTSIZ1 = (OTG_FS_DEVICE_DOEPTSIZ1 & ~(0x3UL << 29 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 29 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------  Field Item: OTG_FS_DEVICE_DOEPTSIZ1_PKTCNT  ---------------------------
// SVD Line: 4324

//  <item> SFDITEM_FIELD__OTG_FS_DEVICE_DOEPTSIZ1_PKTCNT
//    <name> PKTCNT </name>
//    <rw> 
//    <i> [Bits 28..19] RW (@ 0x50000B30) Packet count </i>
//    <edit> 
//      <loc> ( (unsigned short)((OTG_FS_DEVICE_DOEPTSIZ1 >> 19) & 0x3FF), ((OTG_FS_DEVICE_DOEPTSIZ1 = (OTG_FS_DEVICE_DOEPTSIZ1 & ~(0x3FFUL << 19 )) | ((unsigned long)(Gui_u16:GuiVal & 0x3FF) << 19 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------  Field Item: OTG_FS_DEVICE_DOEPTSIZ1_XFRSIZ  ---------------------------
// SVD Line: 4330

//  <item> SFDITEM_FIELD__OTG_FS_DEVICE_DOEPTSIZ1_XFRSIZ
//    <name> XFRSIZ </name>
//    <rw> 
//    <i> [Bits 18..0] RW (@ 0x50000B30) Transfer size </i>
//    <edit> 
//      <loc> ( (unsigned int)((OTG_FS_DEVICE_DOEPTSIZ1 >> 0) & 0x7FFFF), ((OTG_FS_DEVICE_DOEPTSIZ1 = (OTG_FS_DEVICE_DOEPTSIZ1 & ~(0x7FFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x7FFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------  Register RTree: OTG_FS_DEVICE_DOEPTSIZ1  ----------------------------
// SVD Line: 4307

//  <rtree> SFDITEM_REG__OTG_FS_DEVICE_DOEPTSIZ1
//    <name> DOEPTSIZ1 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x50000B30) device OUT endpoint-1 transfer size  register </i>
//    <loc> ( (unsigned int)((OTG_FS_DEVICE_DOEPTSIZ1 >> 0) & 0xFFFFFFFF), ((OTG_FS_DEVICE_DOEPTSIZ1 = (OTG_FS_DEVICE_DOEPTSIZ1 & ~(0x7FFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x7FFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__OTG_FS_DEVICE_DOEPTSIZ1_RXDPID_STUPCNT </item>
//    <item> SFDITEM_FIELD__OTG_FS_DEVICE_DOEPTSIZ1_PKTCNT </item>
//    <item> SFDITEM_FIELD__OTG_FS_DEVICE_DOEPTSIZ1_XFRSIZ </item>
//  </rtree>
//  


// ---------------------  Register Item Address: OTG_FS_DEVICE_DOEPTSIZ2  -------------------------
// SVD Line: 4338

unsigned int OTG_FS_DEVICE_DOEPTSIZ2 __AT (0x50000B50);



// -------------------  Field Item: OTG_FS_DEVICE_DOEPTSIZ2_RXDPID_STUPCNT  -----------------------
// SVD Line: 4348

//  <item> SFDITEM_FIELD__OTG_FS_DEVICE_DOEPTSIZ2_RXDPID_STUPCNT
//    <name> RXDPID_STUPCNT </name>
//    <rw> 
//    <i> [Bits 30..29] RW (@ 0x50000B50) Received data PID/SETUP packet  count </i>
//    <edit> 
//      <loc> ( (unsigned char)((OTG_FS_DEVICE_DOEPTSIZ2 >> 29) & 0x3), ((OTG_FS_DEVICE_DOEPTSIZ2 = (OTG_FS_DEVICE_DOEPTSIZ2 & ~(0x3UL << 29 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 29 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------  Field Item: OTG_FS_DEVICE_DOEPTSIZ2_PKTCNT  ---------------------------
// SVD Line: 4355

//  <item> SFDITEM_FIELD__OTG_FS_DEVICE_DOEPTSIZ2_PKTCNT
//    <name> PKTCNT </name>
//    <rw> 
//    <i> [Bits 28..19] RW (@ 0x50000B50) Packet count </i>
//    <edit> 
//      <loc> ( (unsigned short)((OTG_FS_DEVICE_DOEPTSIZ2 >> 19) & 0x3FF), ((OTG_FS_DEVICE_DOEPTSIZ2 = (OTG_FS_DEVICE_DOEPTSIZ2 & ~(0x3FFUL << 19 )) | ((unsigned long)(Gui_u16:GuiVal & 0x3FF) << 19 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------  Field Item: OTG_FS_DEVICE_DOEPTSIZ2_XFRSIZ  ---------------------------
// SVD Line: 4361

//  <item> SFDITEM_FIELD__OTG_FS_DEVICE_DOEPTSIZ2_XFRSIZ
//    <name> XFRSIZ </name>
//    <rw> 
//    <i> [Bits 18..0] RW (@ 0x50000B50) Transfer size </i>
//    <edit> 
//      <loc> ( (unsigned int)((OTG_FS_DEVICE_DOEPTSIZ2 >> 0) & 0x7FFFF), ((OTG_FS_DEVICE_DOEPTSIZ2 = (OTG_FS_DEVICE_DOEPTSIZ2 & ~(0x7FFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x7FFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------  Register RTree: OTG_FS_DEVICE_DOEPTSIZ2  ----------------------------
// SVD Line: 4338

//  <rtree> SFDITEM_REG__OTG_FS_DEVICE_DOEPTSIZ2
//    <name> DOEPTSIZ2 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x50000B50) device OUT endpoint-2 transfer size  register </i>
//    <loc> ( (unsigned int)((OTG_FS_DEVICE_DOEPTSIZ2 >> 0) & 0xFFFFFFFF), ((OTG_FS_DEVICE_DOEPTSIZ2 = (OTG_FS_DEVICE_DOEPTSIZ2 & ~(0x7FFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x7FFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__OTG_FS_DEVICE_DOEPTSIZ2_RXDPID_STUPCNT </item>
//    <item> SFDITEM_FIELD__OTG_FS_DEVICE_DOEPTSIZ2_PKTCNT </item>
//    <item> SFDITEM_FIELD__OTG_FS_DEVICE_DOEPTSIZ2_XFRSIZ </item>
//  </rtree>
//  


// ---------------------  Register Item Address: OTG_FS_DEVICE_DOEPTSIZ3  -------------------------
// SVD Line: 4369

unsigned int OTG_FS_DEVICE_DOEPTSIZ3 __AT (0x50000B70);



// -------------------  Field Item: OTG_FS_DEVICE_DOEPTSIZ3_RXDPID_STUPCNT  -----------------------
// SVD Line: 4379

//  <item> SFDITEM_FIELD__OTG_FS_DEVICE_DOEPTSIZ3_RXDPID_STUPCNT
//    <name> RXDPID_STUPCNT </name>
//    <rw> 
//    <i> [Bits 30..29] RW (@ 0x50000B70) Received data PID/SETUP packet  count </i>
//    <edit> 
//      <loc> ( (unsigned char)((OTG_FS_DEVICE_DOEPTSIZ3 >> 29) & 0x3), ((OTG_FS_DEVICE_DOEPTSIZ3 = (OTG_FS_DEVICE_DOEPTSIZ3 & ~(0x3UL << 29 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 29 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------  Field Item: OTG_FS_DEVICE_DOEPTSIZ3_PKTCNT  ---------------------------
// SVD Line: 4386

//  <item> SFDITEM_FIELD__OTG_FS_DEVICE_DOEPTSIZ3_PKTCNT
//    <name> PKTCNT </name>
//    <rw> 
//    <i> [Bits 28..19] RW (@ 0x50000B70) Packet count </i>
//    <edit> 
//      <loc> ( (unsigned short)((OTG_FS_DEVICE_DOEPTSIZ3 >> 19) & 0x3FF), ((OTG_FS_DEVICE_DOEPTSIZ3 = (OTG_FS_DEVICE_DOEPTSIZ3 & ~(0x3FFUL << 19 )) | ((unsigned long)(Gui_u16:GuiVal & 0x3FF) << 19 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------  Field Item: OTG_FS_DEVICE_DOEPTSIZ3_XFRSIZ  ---------------------------
// SVD Line: 4392

//  <item> SFDITEM_FIELD__OTG_FS_DEVICE_DOEPTSIZ3_XFRSIZ
//    <name> XFRSIZ </name>
//    <rw> 
//    <i> [Bits 18..0] RW (@ 0x50000B70) Transfer size </i>
//    <edit> 
//      <loc> ( (unsigned int)((OTG_FS_DEVICE_DOEPTSIZ3 >> 0) & 0x7FFFF), ((OTG_FS_DEVICE_DOEPTSIZ3 = (OTG_FS_DEVICE_DOEPTSIZ3 & ~(0x7FFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x7FFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------  Register RTree: OTG_FS_DEVICE_DOEPTSIZ3  ----------------------------
// SVD Line: 4369

//  <rtree> SFDITEM_REG__OTG_FS_DEVICE_DOEPTSIZ3
//    <name> DOEPTSIZ3 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x50000B70) device OUT endpoint-3 transfer size  register </i>
//    <loc> ( (unsigned int)((OTG_FS_DEVICE_DOEPTSIZ3 >> 0) & 0xFFFFFFFF), ((OTG_FS_DEVICE_DOEPTSIZ3 = (OTG_FS_DEVICE_DOEPTSIZ3 & ~(0x7FFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x7FFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__OTG_FS_DEVICE_DOEPTSIZ3_RXDPID_STUPCNT </item>
//    <item> SFDITEM_FIELD__OTG_FS_DEVICE_DOEPTSIZ3_PKTCNT </item>
//    <item> SFDITEM_FIELD__OTG_FS_DEVICE_DOEPTSIZ3_XFRSIZ </item>
//  </rtree>
//  


// -----------------------------  Peripheral View: OTG_FS_DEVICE  ---------------------------------
// SVD Line: 2569

//  <view> OTG_FS_DEVICE
//    <name> OTG_FS_DEVICE </name>
//    <item> SFDITEM_REG__OTG_FS_DEVICE_FS_DCFG </item>
//    <item> SFDITEM_REG__OTG_FS_DEVICE_FS_DCTL </item>
//    <item> SFDITEM_REG__OTG_FS_DEVICE_FS_DSTS </item>
//    <item> SFDITEM_REG__OTG_FS_DEVICE_FS_DIEPMSK </item>
//    <item> SFDITEM_REG__OTG_FS_DEVICE_FS_DOEPMSK </item>
//    <item> SFDITEM_REG__OTG_FS_DEVICE_FS_DAINT </item>
//    <item> SFDITEM_REG__OTG_FS_DEVICE_FS_DAINTMSK </item>
//    <item> SFDITEM_REG__OTG_FS_DEVICE_DVBUSDIS </item>
//    <item> SFDITEM_REG__OTG_FS_DEVICE_DVBUSPULSE </item>
//    <item> SFDITEM_REG__OTG_FS_DEVICE_DIEPEMPMSK </item>
//    <item> SFDITEM_REG__OTG_FS_DEVICE_FS_DIEPCTL0 </item>
//    <item> SFDITEM_REG__OTG_FS_DEVICE_DIEPCTL1 </item>
//    <item> SFDITEM_REG__OTG_FS_DEVICE_DIEPCTL2 </item>
//    <item> SFDITEM_REG__OTG_FS_DEVICE_DIEPCTL3 </item>
//    <item> SFDITEM_REG__OTG_FS_DEVICE_DOEPCTL0 </item>
//    <item> SFDITEM_REG__OTG_FS_DEVICE_DOEPCTL1 </item>
//    <item> SFDITEM_REG__OTG_FS_DEVICE_DOEPCTL2 </item>
//    <item> SFDITEM_REG__OTG_FS_DEVICE_DOEPCTL3 </item>
//    <item> SFDITEM_REG__OTG_FS_DEVICE_DIEPINT0 </item>
//    <item> SFDITEM_REG__OTG_FS_DEVICE_DIEPINT1 </item>
//    <item> SFDITEM_REG__OTG_FS_DEVICE_DIEPINT2 </item>
//    <item> SFDITEM_REG__OTG_FS_DEVICE_DIEPINT3 </item>
//    <item> SFDITEM_REG__OTG_FS_DEVICE_DOEPINT0 </item>
//    <item> SFDITEM_REG__OTG_FS_DEVICE_DOEPINT1 </item>
//    <item> SFDITEM_REG__OTG_FS_DEVICE_DOEPINT2 </item>
//    <item> SFDITEM_REG__OTG_FS_DEVICE_DOEPINT3 </item>
//    <item> SFDITEM_REG__OTG_FS_DEVICE_DIEPTSIZ0 </item>
//    <item> SFDITEM_REG__OTG_FS_DEVICE_DOEPTSIZ0 </item>
//    <item> SFDITEM_REG__OTG_FS_DEVICE_DIEPTSIZ1 </item>
//    <item> SFDITEM_REG__OTG_FS_DEVICE_DIEPTSIZ2 </item>
//    <item> SFDITEM_REG__OTG_FS_DEVICE_DIEPTSIZ3 </item>
//    <item> SFDITEM_REG__OTG_FS_DEVICE_DTXFSTS0 </item>
//    <item> SFDITEM_REG__OTG_FS_DEVICE_DTXFSTS1 </item>
//    <item> SFDITEM_REG__OTG_FS_DEVICE_DTXFSTS2 </item>
//    <item> SFDITEM_REG__OTG_FS_DEVICE_DTXFSTS3 </item>
//    <item> SFDITEM_REG__OTG_FS_DEVICE_DOEPTSIZ1 </item>
//    <item> SFDITEM_REG__OTG_FS_DEVICE_DOEPTSIZ2 </item>
//    <item> SFDITEM_REG__OTG_FS_DEVICE_DOEPTSIZ3 </item>
//  </view>
//  


// ---------------------  Register Item Address: OTG_FS_GLOBAL_FS_GOTGCTL  ------------------------
// SVD Line: 4413

unsigned int OTG_FS_GLOBAL_FS_GOTGCTL __AT (0x50000000);



// -----------------------  Field Item: OTG_FS_GLOBAL_FS_GOTGCTL_SRQSCS  --------------------------
// SVD Line: 4422

//  <item> SFDITEM_FIELD__OTG_FS_GLOBAL_FS_GOTGCTL_SRQSCS
//    <name> SRQSCS </name>
//    <r> 
//    <i> [Bit 0] RO (@ 0x50000000) Session request success </i>
//    <check> 
//      <loc> ( (unsigned int) OTG_FS_GLOBAL_FS_GOTGCTL ) </loc>
//      <o.0..0> SRQSCS
//    </check>
//  </item>
//  


// ------------------------  Field Item: OTG_FS_GLOBAL_FS_GOTGCTL_SRQ  ----------------------------
// SVD Line: 4429

//  <item> SFDITEM_FIELD__OTG_FS_GLOBAL_FS_GOTGCTL_SRQ
//    <name> SRQ </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x50000000) Session request </i>
//    <check> 
//      <loc> ( (unsigned int) OTG_FS_GLOBAL_FS_GOTGCTL ) </loc>
//      <o.1..1> SRQ
//    </check>
//  </item>
//  


// -----------------------  Field Item: OTG_FS_GLOBAL_FS_GOTGCTL_HNGSCS  --------------------------
// SVD Line: 4436

//  <item> SFDITEM_FIELD__OTG_FS_GLOBAL_FS_GOTGCTL_HNGSCS
//    <name> HNGSCS </name>
//    <r> 
//    <i> [Bit 8] RO (@ 0x50000000) Host negotiation success </i>
//    <check> 
//      <loc> ( (unsigned int) OTG_FS_GLOBAL_FS_GOTGCTL ) </loc>
//      <o.8..8> HNGSCS
//    </check>
//  </item>
//  


// -----------------------  Field Item: OTG_FS_GLOBAL_FS_GOTGCTL_HNPRQ  ---------------------------
// SVD Line: 4443

//  <item> SFDITEM_FIELD__OTG_FS_GLOBAL_FS_GOTGCTL_HNPRQ
//    <name> HNPRQ </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x50000000) HNP request </i>
//    <check> 
//      <loc> ( (unsigned int) OTG_FS_GLOBAL_FS_GOTGCTL ) </loc>
//      <o.9..9> HNPRQ
//    </check>
//  </item>
//  


// ----------------------  Field Item: OTG_FS_GLOBAL_FS_GOTGCTL_HSHNPEN  --------------------------
// SVD Line: 4450

//  <item> SFDITEM_FIELD__OTG_FS_GLOBAL_FS_GOTGCTL_HSHNPEN
//    <name> HSHNPEN </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x50000000) Host set HNP enable </i>
//    <check> 
//      <loc> ( (unsigned int) OTG_FS_GLOBAL_FS_GOTGCTL ) </loc>
//      <o.10..10> HSHNPEN
//    </check>
//  </item>
//  


// -----------------------  Field Item: OTG_FS_GLOBAL_FS_GOTGCTL_DHNPEN  --------------------------
// SVD Line: 4457

//  <item> SFDITEM_FIELD__OTG_FS_GLOBAL_FS_GOTGCTL_DHNPEN
//    <name> DHNPEN </name>
//    <rw> 
//    <i> [Bit 11] RW (@ 0x50000000) Device HNP enabled </i>
//    <check> 
//      <loc> ( (unsigned int) OTG_FS_GLOBAL_FS_GOTGCTL ) </loc>
//      <o.11..11> DHNPEN
//    </check>
//  </item>
//  


// -----------------------  Field Item: OTG_FS_GLOBAL_FS_GOTGCTL_CIDSTS  --------------------------
// SVD Line: 4464

//  <item> SFDITEM_FIELD__OTG_FS_GLOBAL_FS_GOTGCTL_CIDSTS
//    <name> CIDSTS </name>
//    <r> 
//    <i> [Bit 16] RO (@ 0x50000000) Connector ID status </i>
//    <check> 
//      <loc> ( (unsigned int) OTG_FS_GLOBAL_FS_GOTGCTL ) </loc>
//      <o.16..16> CIDSTS
//    </check>
//  </item>
//  


// ------------------------  Field Item: OTG_FS_GLOBAL_FS_GOTGCTL_DBCT  ---------------------------
// SVD Line: 4471

//  <item> SFDITEM_FIELD__OTG_FS_GLOBAL_FS_GOTGCTL_DBCT
//    <name> DBCT </name>
//    <r> 
//    <i> [Bit 17] RO (@ 0x50000000) Long/short debounce time </i>
//    <check> 
//      <loc> ( (unsigned int) OTG_FS_GLOBAL_FS_GOTGCTL ) </loc>
//      <o.17..17> DBCT
//    </check>
//  </item>
//  


// -----------------------  Field Item: OTG_FS_GLOBAL_FS_GOTGCTL_ASVLD  ---------------------------
// SVD Line: 4478

//  <item> SFDITEM_FIELD__OTG_FS_GLOBAL_FS_GOTGCTL_ASVLD
//    <name> ASVLD </name>
//    <r> 
//    <i> [Bit 18] RO (@ 0x50000000) A-session valid </i>
//    <check> 
//      <loc> ( (unsigned int) OTG_FS_GLOBAL_FS_GOTGCTL ) </loc>
//      <o.18..18> ASVLD
//    </check>
//  </item>
//  


// -----------------------  Field Item: OTG_FS_GLOBAL_FS_GOTGCTL_BSVLD  ---------------------------
// SVD Line: 4485

//  <item> SFDITEM_FIELD__OTG_FS_GLOBAL_FS_GOTGCTL_BSVLD
//    <name> BSVLD </name>
//    <r> 
//    <i> [Bit 19] RO (@ 0x50000000) B-session valid </i>
//    <check> 
//      <loc> ( (unsigned int) OTG_FS_GLOBAL_FS_GOTGCTL ) </loc>
//      <o.19..19> BSVLD
//    </check>
//  </item>
//  


// ------------------------  Register RTree: OTG_FS_GLOBAL_FS_GOTGCTL  ----------------------------
// SVD Line: 4413

//  <rtree> SFDITEM_REG__OTG_FS_GLOBAL_FS_GOTGCTL
//    <name> FS_GOTGCTL </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x50000000) OTG_FS control and status register  (OTG_FS_GOTGCTL) </i>
//    <loc> ( (unsigned int)((OTG_FS_GLOBAL_FS_GOTGCTL >> 0) & 0xFFFFFFFF), ((OTG_FS_GLOBAL_FS_GOTGCTL = (OTG_FS_GLOBAL_FS_GOTGCTL & ~(0xE02UL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xE02) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__OTG_FS_GLOBAL_FS_GOTGCTL_SRQSCS </item>
//    <item> SFDITEM_FIELD__OTG_FS_GLOBAL_FS_GOTGCTL_SRQ </item>
//    <item> SFDITEM_FIELD__OTG_FS_GLOBAL_FS_GOTGCTL_HNGSCS </item>
//    <item> SFDITEM_FIELD__OTG_FS_GLOBAL_FS_GOTGCTL_HNPRQ </item>
//    <item> SFDITEM_FIELD__OTG_FS_GLOBAL_FS_GOTGCTL_HSHNPEN </item>
//    <item> SFDITEM_FIELD__OTG_FS_GLOBAL_FS_GOTGCTL_DHNPEN </item>
//    <item> SFDITEM_FIELD__OTG_FS_GLOBAL_FS_GOTGCTL_CIDSTS </item>
//    <item> SFDITEM_FIELD__OTG_FS_GLOBAL_FS_GOTGCTL_DBCT </item>
//    <item> SFDITEM_FIELD__OTG_FS_GLOBAL_FS_GOTGCTL_ASVLD </item>
//    <item> SFDITEM_FIELD__OTG_FS_GLOBAL_FS_GOTGCTL_BSVLD </item>
//  </rtree>
//  


// ---------------------  Register Item Address: OTG_FS_GLOBAL_FS_GOTGINT  ------------------------
// SVD Line: 4494

unsigned int OTG_FS_GLOBAL_FS_GOTGINT __AT (0x50000004);



// -----------------------  Field Item: OTG_FS_GLOBAL_FS_GOTGINT_SEDET  ---------------------------
// SVD Line: 4504

//  <item> SFDITEM_FIELD__OTG_FS_GLOBAL_FS_GOTGINT_SEDET
//    <name> SEDET </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x50000004) Session end detected </i>
//    <check> 
//      <loc> ( (unsigned int) OTG_FS_GLOBAL_FS_GOTGINT ) </loc>
//      <o.2..2> SEDET
//    </check>
//  </item>
//  


// ----------------------  Field Item: OTG_FS_GLOBAL_FS_GOTGINT_SRSSCHG  --------------------------
// SVD Line: 4510

//  <item> SFDITEM_FIELD__OTG_FS_GLOBAL_FS_GOTGINT_SRSSCHG
//    <name> SRSSCHG </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x50000004) Session request success status  change </i>
//    <check> 
//      <loc> ( (unsigned int) OTG_FS_GLOBAL_FS_GOTGINT ) </loc>
//      <o.8..8> SRSSCHG
//    </check>
//  </item>
//  


// ----------------------  Field Item: OTG_FS_GLOBAL_FS_GOTGINT_HNSSCHG  --------------------------
// SVD Line: 4517

//  <item> SFDITEM_FIELD__OTG_FS_GLOBAL_FS_GOTGINT_HNSSCHG
//    <name> HNSSCHG </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x50000004) Host negotiation success status  change </i>
//    <check> 
//      <loc> ( (unsigned int) OTG_FS_GLOBAL_FS_GOTGINT ) </loc>
//      <o.9..9> HNSSCHG
//    </check>
//  </item>
//  


// -----------------------  Field Item: OTG_FS_GLOBAL_FS_GOTGINT_HNGDET  --------------------------
// SVD Line: 4524

//  <item> SFDITEM_FIELD__OTG_FS_GLOBAL_FS_GOTGINT_HNGDET
//    <name> HNGDET </name>
//    <rw> 
//    <i> [Bit 17] RW (@ 0x50000004) Host negotiation detected </i>
//    <check> 
//      <loc> ( (unsigned int) OTG_FS_GLOBAL_FS_GOTGINT ) </loc>
//      <o.17..17> HNGDET
//    </check>
//  </item>
//  


// ----------------------  Field Item: OTG_FS_GLOBAL_FS_GOTGINT_ADTOCHG  --------------------------
// SVD Line: 4530

//  <item> SFDITEM_FIELD__OTG_FS_GLOBAL_FS_GOTGINT_ADTOCHG
//    <name> ADTOCHG </name>
//    <rw> 
//    <i> [Bit 18] RW (@ 0x50000004) A-device timeout change </i>
//    <check> 
//      <loc> ( (unsigned int) OTG_FS_GLOBAL_FS_GOTGINT ) </loc>
//      <o.18..18> ADTOCHG
//    </check>
//  </item>
//  


// -----------------------  Field Item: OTG_FS_GLOBAL_FS_GOTGINT_DBCDNE  --------------------------
// SVD Line: 4536

//  <item> SFDITEM_FIELD__OTG_FS_GLOBAL_FS_GOTGINT_DBCDNE
//    <name> DBCDNE </name>
//    <rw> 
//    <i> [Bit 19] RW (@ 0x50000004) Debounce done </i>
//    <check> 
//      <loc> ( (unsigned int) OTG_FS_GLOBAL_FS_GOTGINT ) </loc>
//      <o.19..19> DBCDNE
//    </check>
//  </item>
//  


// ------------------------  Register RTree: OTG_FS_GLOBAL_FS_GOTGINT  ----------------------------
// SVD Line: 4494

//  <rtree> SFDITEM_REG__OTG_FS_GLOBAL_FS_GOTGINT
//    <name> FS_GOTGINT </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x50000004) OTG_FS interrupt register  (OTG_FS_GOTGINT) </i>
//    <loc> ( (unsigned int)((OTG_FS_GLOBAL_FS_GOTGINT >> 0) & 0xFFFFFFFF), ((OTG_FS_GLOBAL_FS_GOTGINT = (OTG_FS_GLOBAL_FS_GOTGINT & ~(0xE0304UL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xE0304) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__OTG_FS_GLOBAL_FS_GOTGINT_SEDET </item>
//    <item> SFDITEM_FIELD__OTG_FS_GLOBAL_FS_GOTGINT_SRSSCHG </item>
//    <item> SFDITEM_FIELD__OTG_FS_GLOBAL_FS_GOTGINT_HNSSCHG </item>
//    <item> SFDITEM_FIELD__OTG_FS_GLOBAL_FS_GOTGINT_HNGDET </item>
//    <item> SFDITEM_FIELD__OTG_FS_GLOBAL_FS_GOTGINT_ADTOCHG </item>
//    <item> SFDITEM_FIELD__OTG_FS_GLOBAL_FS_GOTGINT_DBCDNE </item>
//  </rtree>
//  


// ---------------------  Register Item Address: OTG_FS_GLOBAL_FS_GAHBCFG  ------------------------
// SVD Line: 4544

unsigned int OTG_FS_GLOBAL_FS_GAHBCFG __AT (0x50000008);



// ------------------------  Field Item: OTG_FS_GLOBAL_FS_GAHBCFG_GINT  ---------------------------
// SVD Line: 4554

//  <item> SFDITEM_FIELD__OTG_FS_GLOBAL_FS_GAHBCFG_GINT
//    <name> GINT </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x50000008) Global interrupt mask </i>
//    <check> 
//      <loc> ( (unsigned int) OTG_FS_GLOBAL_FS_GAHBCFG ) </loc>
//      <o.0..0> GINT
//    </check>
//  </item>
//  


// ----------------------  Field Item: OTG_FS_GLOBAL_FS_GAHBCFG_TXFELVL  --------------------------
// SVD Line: 4560

//  <item> SFDITEM_FIELD__OTG_FS_GLOBAL_FS_GAHBCFG_TXFELVL
//    <name> TXFELVL </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x50000008) TxFIFO empty level </i>
//    <check> 
//      <loc> ( (unsigned int) OTG_FS_GLOBAL_FS_GAHBCFG ) </loc>
//      <o.7..7> TXFELVL
//    </check>
//  </item>
//  


// ----------------------  Field Item: OTG_FS_GLOBAL_FS_GAHBCFG_PTXFELVL  -------------------------
// SVD Line: 4566

//  <item> SFDITEM_FIELD__OTG_FS_GLOBAL_FS_GAHBCFG_PTXFELVL
//    <name> PTXFELVL </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x50000008) Periodic TxFIFO empty  level </i>
//    <check> 
//      <loc> ( (unsigned int) OTG_FS_GLOBAL_FS_GAHBCFG ) </loc>
//      <o.8..8> PTXFELVL
//    </check>
//  </item>
//  


// ------------------------  Register RTree: OTG_FS_GLOBAL_FS_GAHBCFG  ----------------------------
// SVD Line: 4544

//  <rtree> SFDITEM_REG__OTG_FS_GLOBAL_FS_GAHBCFG
//    <name> FS_GAHBCFG </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x50000008) OTG_FS AHB configuration register  (OTG_FS_GAHBCFG) </i>
//    <loc> ( (unsigned int)((OTG_FS_GLOBAL_FS_GAHBCFG >> 0) & 0xFFFFFFFF), ((OTG_FS_GLOBAL_FS_GAHBCFG = (OTG_FS_GLOBAL_FS_GAHBCFG & ~(0x181UL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x181) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__OTG_FS_GLOBAL_FS_GAHBCFG_GINT </item>
//    <item> SFDITEM_FIELD__OTG_FS_GLOBAL_FS_GAHBCFG_TXFELVL </item>
//    <item> SFDITEM_FIELD__OTG_FS_GLOBAL_FS_GAHBCFG_PTXFELVL </item>
//  </rtree>
//  


// ---------------------  Register Item Address: OTG_FS_GLOBAL_FS_GUSBCFG  ------------------------
// SVD Line: 4575

unsigned int OTG_FS_GLOBAL_FS_GUSBCFG __AT (0x5000000C);



// -----------------------  Field Item: OTG_FS_GLOBAL_FS_GUSBCFG_TOCAL  ---------------------------
// SVD Line: 4584

//  <item> SFDITEM_FIELD__OTG_FS_GLOBAL_FS_GUSBCFG_TOCAL
//    <name> TOCAL </name>
//    <rw> 
//    <i> [Bits 2..0] RW (@ 0x5000000C) FS timeout calibration </i>
//    <edit> 
//      <loc> ( (unsigned char)((OTG_FS_GLOBAL_FS_GUSBCFG >> 0) & 0x7), ((OTG_FS_GLOBAL_FS_GUSBCFG = (OTG_FS_GLOBAL_FS_GUSBCFG & ~(0x7UL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0x7) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------  Field Item: OTG_FS_GLOBAL_FS_GUSBCFG_PHYSEL  --------------------------
// SVD Line: 4591

//  <item> SFDITEM_FIELD__OTG_FS_GLOBAL_FS_GUSBCFG_PHYSEL
//    <name> PHYSEL </name>
//    <w> 
//    <i> [Bit 6] WO (@ 0x5000000C) Full Speed serial transceiver  select </i>
//    <check> 
//      <loc> ( (unsigned int) OTG_FS_GLOBAL_FS_GUSBCFG ) </loc>
//      <o.6..6> PHYSEL
//    </check>
//  </item>
//  


// -----------------------  Field Item: OTG_FS_GLOBAL_FS_GUSBCFG_SRPCAP  --------------------------
// SVD Line: 4599

//  <item> SFDITEM_FIELD__OTG_FS_GLOBAL_FS_GUSBCFG_SRPCAP
//    <name> SRPCAP </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x5000000C) SRP-capable </i>
//    <check> 
//      <loc> ( (unsigned int) OTG_FS_GLOBAL_FS_GUSBCFG ) </loc>
//      <o.8..8> SRPCAP
//    </check>
//  </item>
//  


// -----------------------  Field Item: OTG_FS_GLOBAL_FS_GUSBCFG_HNPCAP  --------------------------
// SVD Line: 4606

//  <item> SFDITEM_FIELD__OTG_FS_GLOBAL_FS_GUSBCFG_HNPCAP
//    <name> HNPCAP </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x5000000C) HNP-capable </i>
//    <check> 
//      <loc> ( (unsigned int) OTG_FS_GLOBAL_FS_GUSBCFG ) </loc>
//      <o.9..9> HNPCAP
//    </check>
//  </item>
//  


// ------------------------  Field Item: OTG_FS_GLOBAL_FS_GUSBCFG_TRDT  ---------------------------
// SVD Line: 4613

//  <item> SFDITEM_FIELD__OTG_FS_GLOBAL_FS_GUSBCFG_TRDT
//    <name> TRDT </name>
//    <rw> 
//    <i> [Bits 13..10] RW (@ 0x5000000C) USB turnaround time </i>
//    <edit> 
//      <loc> ( (unsigned char)((OTG_FS_GLOBAL_FS_GUSBCFG >> 10) & 0xF), ((OTG_FS_GLOBAL_FS_GUSBCFG = (OTG_FS_GLOBAL_FS_GUSBCFG & ~(0xFUL << 10 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 10 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------  Field Item: OTG_FS_GLOBAL_FS_GUSBCFG_FHMOD  ---------------------------
// SVD Line: 4620

//  <item> SFDITEM_FIELD__OTG_FS_GLOBAL_FS_GUSBCFG_FHMOD
//    <name> FHMOD </name>
//    <rw> 
//    <i> [Bit 29] RW (@ 0x5000000C) Force host mode </i>
//    <check> 
//      <loc> ( (unsigned int) OTG_FS_GLOBAL_FS_GUSBCFG ) </loc>
//      <o.29..29> FHMOD
//    </check>
//  </item>
//  


// -----------------------  Field Item: OTG_FS_GLOBAL_FS_GUSBCFG_FDMOD  ---------------------------
// SVD Line: 4627

//  <item> SFDITEM_FIELD__OTG_FS_GLOBAL_FS_GUSBCFG_FDMOD
//    <name> FDMOD </name>
//    <rw> 
//    <i> [Bit 30] RW (@ 0x5000000C) Force device mode </i>
//    <check> 
//      <loc> ( (unsigned int) OTG_FS_GLOBAL_FS_GUSBCFG ) </loc>
//      <o.30..30> FDMOD
//    </check>
//  </item>
//  


// -----------------------  Field Item: OTG_FS_GLOBAL_FS_GUSBCFG_CTXPKT  --------------------------
// SVD Line: 4634

//  <item> SFDITEM_FIELD__OTG_FS_GLOBAL_FS_GUSBCFG_CTXPKT
//    <name> CTXPKT </name>
//    <rw> 
//    <i> [Bit 31] RW (@ 0x5000000C) Corrupt Tx packet </i>
//    <check> 
//      <loc> ( (unsigned int) OTG_FS_GLOBAL_FS_GUSBCFG ) </loc>
//      <o.31..31> CTXPKT
//    </check>
//  </item>
//  


// ------------------------  Register RTree: OTG_FS_GLOBAL_FS_GUSBCFG  ----------------------------
// SVD Line: 4575

//  <rtree> SFDITEM_REG__OTG_FS_GLOBAL_FS_GUSBCFG
//    <name> FS_GUSBCFG </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x5000000C) OTG_FS USB configuration register  (OTG_FS_GUSBCFG) </i>
//    <loc> ( (unsigned int)((OTG_FS_GLOBAL_FS_GUSBCFG >> 0) & 0xFFFFFFFF), ((OTG_FS_GLOBAL_FS_GUSBCFG = (OTG_FS_GLOBAL_FS_GUSBCFG & ~(0xE0003F47UL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xE0003F47) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__OTG_FS_GLOBAL_FS_GUSBCFG_TOCAL </item>
//    <item> SFDITEM_FIELD__OTG_FS_GLOBAL_FS_GUSBCFG_PHYSEL </item>
//    <item> SFDITEM_FIELD__OTG_FS_GLOBAL_FS_GUSBCFG_SRPCAP </item>
//    <item> SFDITEM_FIELD__OTG_FS_GLOBAL_FS_GUSBCFG_HNPCAP </item>
//    <item> SFDITEM_FIELD__OTG_FS_GLOBAL_FS_GUSBCFG_TRDT </item>
//    <item> SFDITEM_FIELD__OTG_FS_GLOBAL_FS_GUSBCFG_FHMOD </item>
//    <item> SFDITEM_FIELD__OTG_FS_GLOBAL_FS_GUSBCFG_FDMOD </item>
//    <item> SFDITEM_FIELD__OTG_FS_GLOBAL_FS_GUSBCFG_CTXPKT </item>
//  </rtree>
//  


// ---------------------  Register Item Address: OTG_FS_GLOBAL_FS_GRSTCTL  ------------------------
// SVD Line: 4643

unsigned int OTG_FS_GLOBAL_FS_GRSTCTL __AT (0x50000010);



// -----------------------  Field Item: OTG_FS_GLOBAL_FS_GRSTCTL_CSRST  ---------------------------
// SVD Line: 4652

//  <item> SFDITEM_FIELD__OTG_FS_GLOBAL_FS_GRSTCTL_CSRST
//    <name> CSRST </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x50000010) Core soft reset </i>
//    <check> 
//      <loc> ( (unsigned int) OTG_FS_GLOBAL_FS_GRSTCTL ) </loc>
//      <o.0..0> CSRST
//    </check>
//  </item>
//  


// -----------------------  Field Item: OTG_FS_GLOBAL_FS_GRSTCTL_HSRST  ---------------------------
// SVD Line: 4659

//  <item> SFDITEM_FIELD__OTG_FS_GLOBAL_FS_GRSTCTL_HSRST
//    <name> HSRST </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x50000010) HCLK soft reset </i>
//    <check> 
//      <loc> ( (unsigned int) OTG_FS_GLOBAL_FS_GRSTCTL ) </loc>
//      <o.1..1> HSRST
//    </check>
//  </item>
//  


// -----------------------  Field Item: OTG_FS_GLOBAL_FS_GRSTCTL_FCRST  ---------------------------
// SVD Line: 4666

//  <item> SFDITEM_FIELD__OTG_FS_GLOBAL_FS_GRSTCTL_FCRST
//    <name> FCRST </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x50000010) Host frame counter reset </i>
//    <check> 
//      <loc> ( (unsigned int) OTG_FS_GLOBAL_FS_GRSTCTL ) </loc>
//      <o.2..2> FCRST
//    </check>
//  </item>
//  


// ----------------------  Field Item: OTG_FS_GLOBAL_FS_GRSTCTL_RXFFLSH  --------------------------
// SVD Line: 4673

//  <item> SFDITEM_FIELD__OTG_FS_GLOBAL_FS_GRSTCTL_RXFFLSH
//    <name> RXFFLSH </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x50000010) RxFIFO flush </i>
//    <check> 
//      <loc> ( (unsigned int) OTG_FS_GLOBAL_FS_GRSTCTL ) </loc>
//      <o.4..4> RXFFLSH
//    </check>
//  </item>
//  


// ----------------------  Field Item: OTG_FS_GLOBAL_FS_GRSTCTL_TXFFLSH  --------------------------
// SVD Line: 4680

//  <item> SFDITEM_FIELD__OTG_FS_GLOBAL_FS_GRSTCTL_TXFFLSH
//    <name> TXFFLSH </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x50000010) TxFIFO flush </i>
//    <check> 
//      <loc> ( (unsigned int) OTG_FS_GLOBAL_FS_GRSTCTL ) </loc>
//      <o.5..5> TXFFLSH
//    </check>
//  </item>
//  


// -----------------------  Field Item: OTG_FS_GLOBAL_FS_GRSTCTL_TXFNUM  --------------------------
// SVD Line: 4687

//  <item> SFDITEM_FIELD__OTG_FS_GLOBAL_FS_GRSTCTL_TXFNUM
//    <name> TXFNUM </name>
//    <rw> 
//    <i> [Bits 10..6] RW (@ 0x50000010) TxFIFO number </i>
//    <edit> 
//      <loc> ( (unsigned char)((OTG_FS_GLOBAL_FS_GRSTCTL >> 6) & 0x1F), ((OTG_FS_GLOBAL_FS_GRSTCTL = (OTG_FS_GLOBAL_FS_GRSTCTL & ~(0x1FUL << 6 )) | ((unsigned long)(Gui_u8:GuiVal & 0x1F) << 6 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------  Field Item: OTG_FS_GLOBAL_FS_GRSTCTL_AHBIDL  --------------------------
// SVD Line: 4694

//  <item> SFDITEM_FIELD__OTG_FS_GLOBAL_FS_GRSTCTL_AHBIDL
//    <name> AHBIDL </name>
//    <r> 
//    <i> [Bit 31] RO (@ 0x50000010) AHB master idle </i>
//    <check> 
//      <loc> ( (unsigned int) OTG_FS_GLOBAL_FS_GRSTCTL ) </loc>
//      <o.31..31> AHBIDL
//    </check>
//  </item>
//  


// ------------------------  Register RTree: OTG_FS_GLOBAL_FS_GRSTCTL  ----------------------------
// SVD Line: 4643

//  <rtree> SFDITEM_REG__OTG_FS_GLOBAL_FS_GRSTCTL
//    <name> FS_GRSTCTL </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x50000010) OTG_FS reset register  (OTG_FS_GRSTCTL) </i>
//    <loc> ( (unsigned int)((OTG_FS_GLOBAL_FS_GRSTCTL >> 0) & 0xFFFFFFFF), ((OTG_FS_GLOBAL_FS_GRSTCTL = (OTG_FS_GLOBAL_FS_GRSTCTL & ~(0x7F7UL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x7F7) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__OTG_FS_GLOBAL_FS_GRSTCTL_CSRST </item>
//    <item> SFDITEM_FIELD__OTG_FS_GLOBAL_FS_GRSTCTL_HSRST </item>
//    <item> SFDITEM_FIELD__OTG_FS_GLOBAL_FS_GRSTCTL_FCRST </item>
//    <item> SFDITEM_FIELD__OTG_FS_GLOBAL_FS_GRSTCTL_RXFFLSH </item>
//    <item> SFDITEM_FIELD__OTG_FS_GLOBAL_FS_GRSTCTL_TXFFLSH </item>
//    <item> SFDITEM_FIELD__OTG_FS_GLOBAL_FS_GRSTCTL_TXFNUM </item>
//    <item> SFDITEM_FIELD__OTG_FS_GLOBAL_FS_GRSTCTL_AHBIDL </item>
//  </rtree>
//  


// ---------------------  Register Item Address: OTG_FS_GLOBAL_FS_GINTSTS  ------------------------
// SVD Line: 4703

unsigned int OTG_FS_GLOBAL_FS_GINTSTS __AT (0x50000014);



// ------------------------  Field Item: OTG_FS_GLOBAL_FS_GINTSTS_CMOD  ---------------------------
// SVD Line: 4712

//  <item> SFDITEM_FIELD__OTG_FS_GLOBAL_FS_GINTSTS_CMOD
//    <name> CMOD </name>
//    <r> 
//    <i> [Bit 0] RO (@ 0x50000014) Current mode of operation </i>
//    <check> 
//      <loc> ( (unsigned int) OTG_FS_GLOBAL_FS_GINTSTS ) </loc>
//      <o.0..0> CMOD
//    </check>
//  </item>
//  


// ------------------------  Field Item: OTG_FS_GLOBAL_FS_GINTSTS_MMIS  ---------------------------
// SVD Line: 4719

//  <item> SFDITEM_FIELD__OTG_FS_GLOBAL_FS_GINTSTS_MMIS
//    <name> MMIS </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x50000014) Mode mismatch interrupt </i>
//    <check> 
//      <loc> ( (unsigned int) OTG_FS_GLOBAL_FS_GINTSTS ) </loc>
//      <o.1..1> MMIS
//    </check>
//  </item>
//  


// -----------------------  Field Item: OTG_FS_GLOBAL_FS_GINTSTS_OTGINT  --------------------------
// SVD Line: 4726

//  <item> SFDITEM_FIELD__OTG_FS_GLOBAL_FS_GINTSTS_OTGINT
//    <name> OTGINT </name>
//    <r> 
//    <i> [Bit 2] RO (@ 0x50000014) OTG interrupt </i>
//    <check> 
//      <loc> ( (unsigned int) OTG_FS_GLOBAL_FS_GINTSTS ) </loc>
//      <o.2..2> OTGINT
//    </check>
//  </item>
//  


// ------------------------  Field Item: OTG_FS_GLOBAL_FS_GINTSTS_SOF  ----------------------------
// SVD Line: 4733

//  <item> SFDITEM_FIELD__OTG_FS_GLOBAL_FS_GINTSTS_SOF
//    <name> SOF </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x50000014) Start of frame </i>
//    <check> 
//      <loc> ( (unsigned int) OTG_FS_GLOBAL_FS_GINTSTS ) </loc>
//      <o.3..3> SOF
//    </check>
//  </item>
//  


// -----------------------  Field Item: OTG_FS_GLOBAL_FS_GINTSTS_RXFLVL  --------------------------
// SVD Line: 4740

//  <item> SFDITEM_FIELD__OTG_FS_GLOBAL_FS_GINTSTS_RXFLVL
//    <name> RXFLVL </name>
//    <r> 
//    <i> [Bit 4] RO (@ 0x50000014) RxFIFO non-empty </i>
//    <check> 
//      <loc> ( (unsigned int) OTG_FS_GLOBAL_FS_GINTSTS ) </loc>
//      <o.4..4> RXFLVL
//    </check>
//  </item>
//  


// -----------------------  Field Item: OTG_FS_GLOBAL_FS_GINTSTS_NPTXFE  --------------------------
// SVD Line: 4747

//  <item> SFDITEM_FIELD__OTG_FS_GLOBAL_FS_GINTSTS_NPTXFE
//    <name> NPTXFE </name>
//    <r> 
//    <i> [Bit 5] RO (@ 0x50000014) Non-periodic TxFIFO empty </i>
//    <check> 
//      <loc> ( (unsigned int) OTG_FS_GLOBAL_FS_GINTSTS ) </loc>
//      <o.5..5> NPTXFE
//    </check>
//  </item>
//  


// ----------------------  Field Item: OTG_FS_GLOBAL_FS_GINTSTS_GINAKEFF  -------------------------
// SVD Line: 4754

//  <item> SFDITEM_FIELD__OTG_FS_GLOBAL_FS_GINTSTS_GINAKEFF
//    <name> GINAKEFF </name>
//    <r> 
//    <i> [Bit 6] RO (@ 0x50000014) Global IN non-periodic NAK  effective </i>
//    <check> 
//      <loc> ( (unsigned int) OTG_FS_GLOBAL_FS_GINTSTS ) </loc>
//      <o.6..6> GINAKEFF
//    </check>
//  </item>
//  


// ---------------------  Field Item: OTG_FS_GLOBAL_FS_GINTSTS_GOUTNAKEFF  ------------------------
// SVD Line: 4762

//  <item> SFDITEM_FIELD__OTG_FS_GLOBAL_FS_GINTSTS_GOUTNAKEFF
//    <name> GOUTNAKEFF </name>
//    <r> 
//    <i> [Bit 7] RO (@ 0x50000014) Global OUT NAK effective </i>
//    <check> 
//      <loc> ( (unsigned int) OTG_FS_GLOBAL_FS_GINTSTS ) </loc>
//      <o.7..7> GOUTNAKEFF
//    </check>
//  </item>
//  


// -----------------------  Field Item: OTG_FS_GLOBAL_FS_GINTSTS_ESUSP  ---------------------------
// SVD Line: 4769

//  <item> SFDITEM_FIELD__OTG_FS_GLOBAL_FS_GINTSTS_ESUSP
//    <name> ESUSP </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x50000014) Early suspend </i>
//    <check> 
//      <loc> ( (unsigned int) OTG_FS_GLOBAL_FS_GINTSTS ) </loc>
//      <o.10..10> ESUSP
//    </check>
//  </item>
//  


// ----------------------  Field Item: OTG_FS_GLOBAL_FS_GINTSTS_USBSUSP  --------------------------
// SVD Line: 4776

//  <item> SFDITEM_FIELD__OTG_FS_GLOBAL_FS_GINTSTS_USBSUSP
//    <name> USBSUSP </name>
//    <rw> 
//    <i> [Bit 11] RW (@ 0x50000014) USB suspend </i>
//    <check> 
//      <loc> ( (unsigned int) OTG_FS_GLOBAL_FS_GINTSTS ) </loc>
//      <o.11..11> USBSUSP
//    </check>
//  </item>
//  


// -----------------------  Field Item: OTG_FS_GLOBAL_FS_GINTSTS_USBRST  --------------------------
// SVD Line: 4783

//  <item> SFDITEM_FIELD__OTG_FS_GLOBAL_FS_GINTSTS_USBRST
//    <name> USBRST </name>
//    <rw> 
//    <i> [Bit 12] RW (@ 0x50000014) USB reset </i>
//    <check> 
//      <loc> ( (unsigned int) OTG_FS_GLOBAL_FS_GINTSTS ) </loc>
//      <o.12..12> USBRST
//    </check>
//  </item>
//  


// ----------------------  Field Item: OTG_FS_GLOBAL_FS_GINTSTS_ENUMDNE  --------------------------
// SVD Line: 4790

//  <item> SFDITEM_FIELD__OTG_FS_GLOBAL_FS_GINTSTS_ENUMDNE
//    <name> ENUMDNE </name>
//    <rw> 
//    <i> [Bit 13] RW (@ 0x50000014) Enumeration done </i>
//    <check> 
//      <loc> ( (unsigned int) OTG_FS_GLOBAL_FS_GINTSTS ) </loc>
//      <o.13..13> ENUMDNE
//    </check>
//  </item>
//  


// ----------------------  Field Item: OTG_FS_GLOBAL_FS_GINTSTS_ISOODRP  --------------------------
// SVD Line: 4797

//  <item> SFDITEM_FIELD__OTG_FS_GLOBAL_FS_GINTSTS_ISOODRP
//    <name> ISOODRP </name>
//    <rw> 
//    <i> [Bit 14] RW (@ 0x50000014) Isochronous OUT packet dropped  interrupt </i>
//    <check> 
//      <loc> ( (unsigned int) OTG_FS_GLOBAL_FS_GINTSTS ) </loc>
//      <o.14..14> ISOODRP
//    </check>
//  </item>
//  


// ------------------------  Field Item: OTG_FS_GLOBAL_FS_GINTSTS_EOPF  ---------------------------
// SVD Line: 4805

//  <item> SFDITEM_FIELD__OTG_FS_GLOBAL_FS_GINTSTS_EOPF
//    <name> EOPF </name>
//    <rw> 
//    <i> [Bit 15] RW (@ 0x50000014) End of periodic frame  interrupt </i>
//    <check> 
//      <loc> ( (unsigned int) OTG_FS_GLOBAL_FS_GINTSTS ) </loc>
//      <o.15..15> EOPF
//    </check>
//  </item>
//  


// -----------------------  Field Item: OTG_FS_GLOBAL_FS_GINTSTS_IEPINT  --------------------------
// SVD Line: 4813

//  <item> SFDITEM_FIELD__OTG_FS_GLOBAL_FS_GINTSTS_IEPINT
//    <name> IEPINT </name>
//    <r> 
//    <i> [Bit 18] RO (@ 0x50000014) IN endpoint interrupt </i>
//    <check> 
//      <loc> ( (unsigned int) OTG_FS_GLOBAL_FS_GINTSTS ) </loc>
//      <o.18..18> IEPINT
//    </check>
//  </item>
//  


// -----------------------  Field Item: OTG_FS_GLOBAL_FS_GINTSTS_OEPINT  --------------------------
// SVD Line: 4820

//  <item> SFDITEM_FIELD__OTG_FS_GLOBAL_FS_GINTSTS_OEPINT
//    <name> OEPINT </name>
//    <r> 
//    <i> [Bit 19] RO (@ 0x50000014) OUT endpoint interrupt </i>
//    <check> 
//      <loc> ( (unsigned int) OTG_FS_GLOBAL_FS_GINTSTS ) </loc>
//      <o.19..19> OEPINT
//    </check>
//  </item>
//  


// ----------------------  Field Item: OTG_FS_GLOBAL_FS_GINTSTS_IISOIXFR  -------------------------
// SVD Line: 4827

//  <item> SFDITEM_FIELD__OTG_FS_GLOBAL_FS_GINTSTS_IISOIXFR
//    <name> IISOIXFR </name>
//    <rw> 
//    <i> [Bit 20] RW (@ 0x50000014) Incomplete isochronous IN  transfer </i>
//    <check> 
//      <loc> ( (unsigned int) OTG_FS_GLOBAL_FS_GINTSTS ) </loc>
//      <o.20..20> IISOIXFR
//    </check>
//  </item>
//  


// -----------------  Field Item: OTG_FS_GLOBAL_FS_GINTSTS_IPXFR_INCOMPISOOUT  --------------------
// SVD Line: 4835

//  <item> SFDITEM_FIELD__OTG_FS_GLOBAL_FS_GINTSTS_IPXFR_INCOMPISOOUT
//    <name> IPXFR_INCOMPISOOUT </name>
//    <rw> 
//    <i> [Bit 21] RW (@ 0x50000014) Incomplete periodic transfer(Host  mode)/Incomplete isochronous OUT transfer(Device  mode) </i>
//    <check> 
//      <loc> ( (unsigned int) OTG_FS_GLOBAL_FS_GINTSTS ) </loc>
//      <o.21..21> IPXFR_INCOMPISOOUT
//    </check>
//  </item>
//  


// ----------------------  Field Item: OTG_FS_GLOBAL_FS_GINTSTS_HPRTINT  --------------------------
// SVD Line: 4844

//  <item> SFDITEM_FIELD__OTG_FS_GLOBAL_FS_GINTSTS_HPRTINT
//    <name> HPRTINT </name>
//    <r> 
//    <i> [Bit 24] RO (@ 0x50000014) Host port interrupt </i>
//    <check> 
//      <loc> ( (unsigned int) OTG_FS_GLOBAL_FS_GINTSTS ) </loc>
//      <o.24..24> HPRTINT
//    </check>
//  </item>
//  


// -----------------------  Field Item: OTG_FS_GLOBAL_FS_GINTSTS_HCINT  ---------------------------
// SVD Line: 4851

//  <item> SFDITEM_FIELD__OTG_FS_GLOBAL_FS_GINTSTS_HCINT
//    <name> HCINT </name>
//    <r> 
//    <i> [Bit 25] RO (@ 0x50000014) Host channels interrupt </i>
//    <check> 
//      <loc> ( (unsigned int) OTG_FS_GLOBAL_FS_GINTSTS ) </loc>
//      <o.25..25> HCINT
//    </check>
//  </item>
//  


// -----------------------  Field Item: OTG_FS_GLOBAL_FS_GINTSTS_PTXFE  ---------------------------
// SVD Line: 4858

//  <item> SFDITEM_FIELD__OTG_FS_GLOBAL_FS_GINTSTS_PTXFE
//    <name> PTXFE </name>
//    <r> 
//    <i> [Bit 26] RO (@ 0x50000014) Periodic TxFIFO empty </i>
//    <check> 
//      <loc> ( (unsigned int) OTG_FS_GLOBAL_FS_GINTSTS ) </loc>
//      <o.26..26> PTXFE
//    </check>
//  </item>
//  


// ----------------------  Field Item: OTG_FS_GLOBAL_FS_GINTSTS_CIDSCHG  --------------------------
// SVD Line: 4865

//  <item> SFDITEM_FIELD__OTG_FS_GLOBAL_FS_GINTSTS_CIDSCHG
//    <name> CIDSCHG </name>
//    <rw> 
//    <i> [Bit 28] RW (@ 0x50000014) Connector ID status change </i>
//    <check> 
//      <loc> ( (unsigned int) OTG_FS_GLOBAL_FS_GINTSTS ) </loc>
//      <o.28..28> CIDSCHG
//    </check>
//  </item>
//  


// ----------------------  Field Item: OTG_FS_GLOBAL_FS_GINTSTS_DISCINT  --------------------------
// SVD Line: 4872

//  <item> SFDITEM_FIELD__OTG_FS_GLOBAL_FS_GINTSTS_DISCINT
//    <name> DISCINT </name>
//    <rw> 
//    <i> [Bit 29] RW (@ 0x50000014) Disconnect detected  interrupt </i>
//    <check> 
//      <loc> ( (unsigned int) OTG_FS_GLOBAL_FS_GINTSTS ) </loc>
//      <o.29..29> DISCINT
//    </check>
//  </item>
//  


// -----------------------  Field Item: OTG_FS_GLOBAL_FS_GINTSTS_SRQINT  --------------------------
// SVD Line: 4880

//  <item> SFDITEM_FIELD__OTG_FS_GLOBAL_FS_GINTSTS_SRQINT
//    <name> SRQINT </name>
//    <rw> 
//    <i> [Bit 30] RW (@ 0x50000014) Session request/new session detected  interrupt </i>
//    <check> 
//      <loc> ( (unsigned int) OTG_FS_GLOBAL_FS_GINTSTS ) </loc>
//      <o.30..30> SRQINT
//    </check>
//  </item>
//  


// ----------------------  Field Item: OTG_FS_GLOBAL_FS_GINTSTS_WKUPINT  --------------------------
// SVD Line: 4888

//  <item> SFDITEM_FIELD__OTG_FS_GLOBAL_FS_GINTSTS_WKUPINT
//    <name> WKUPINT </name>
//    <rw> 
//    <i> [Bit 31] RW (@ 0x50000014) Resume/remote wakeup detected  interrupt </i>
//    <check> 
//      <loc> ( (unsigned int) OTG_FS_GLOBAL_FS_GINTSTS ) </loc>
//      <o.31..31> WKUPINT
//    </check>
//  </item>
//  


// ------------------------  Register RTree: OTG_FS_GLOBAL_FS_GINTSTS  ----------------------------
// SVD Line: 4703

//  <rtree> SFDITEM_REG__OTG_FS_GLOBAL_FS_GINTSTS
//    <name> FS_GINTSTS </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x50000014) OTG_FS core interrupt register  (OTG_FS_GINTSTS) </i>
//    <loc> ( (unsigned int)((OTG_FS_GLOBAL_FS_GINTSTS >> 0) & 0xFFFFFFFF), ((OTG_FS_GLOBAL_FS_GINTSTS = (OTG_FS_GLOBAL_FS_GINTSTS & ~(0xF030FC0AUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xF030FC0A) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__OTG_FS_GLOBAL_FS_GINTSTS_CMOD </item>
//    <item> SFDITEM_FIELD__OTG_FS_GLOBAL_FS_GINTSTS_MMIS </item>
//    <item> SFDITEM_FIELD__OTG_FS_GLOBAL_FS_GINTSTS_OTGINT </item>
//    <item> SFDITEM_FIELD__OTG_FS_GLOBAL_FS_GINTSTS_SOF </item>
//    <item> SFDITEM_FIELD__OTG_FS_GLOBAL_FS_GINTSTS_RXFLVL </item>
//    <item> SFDITEM_FIELD__OTG_FS_GLOBAL_FS_GINTSTS_NPTXFE </item>
//    <item> SFDITEM_FIELD__OTG_FS_GLOBAL_FS_GINTSTS_GINAKEFF </item>
//    <item> SFDITEM_FIELD__OTG_FS_GLOBAL_FS_GINTSTS_GOUTNAKEFF </item>
//    <item> SFDITEM_FIELD__OTG_FS_GLOBAL_FS_GINTSTS_ESUSP </item>
//    <item> SFDITEM_FIELD__OTG_FS_GLOBAL_FS_GINTSTS_USBSUSP </item>
//    <item> SFDITEM_FIELD__OTG_FS_GLOBAL_FS_GINTSTS_USBRST </item>
//    <item> SFDITEM_FIELD__OTG_FS_GLOBAL_FS_GINTSTS_ENUMDNE </item>
//    <item> SFDITEM_FIELD__OTG_FS_GLOBAL_FS_GINTSTS_ISOODRP </item>
//    <item> SFDITEM_FIELD__OTG_FS_GLOBAL_FS_GINTSTS_EOPF </item>
//    <item> SFDITEM_FIELD__OTG_FS_GLOBAL_FS_GINTSTS_IEPINT </item>
//    <item> SFDITEM_FIELD__OTG_FS_GLOBAL_FS_GINTSTS_OEPINT </item>
//    <item> SFDITEM_FIELD__OTG_FS_GLOBAL_FS_GINTSTS_IISOIXFR </item>
//    <item> SFDITEM_FIELD__OTG_FS_GLOBAL_FS_GINTSTS_IPXFR_INCOMPISOOUT </item>
//    <item> SFDITEM_FIELD__OTG_FS_GLOBAL_FS_GINTSTS_HPRTINT </item>
//    <item> SFDITEM_FIELD__OTG_FS_GLOBAL_FS_GINTSTS_HCINT </item>
//    <item> SFDITEM_FIELD__OTG_FS_GLOBAL_FS_GINTSTS_PTXFE </item>
//    <item> SFDITEM_FIELD__OTG_FS_GLOBAL_FS_GINTSTS_CIDSCHG </item>
//    <item> SFDITEM_FIELD__OTG_FS_GLOBAL_FS_GINTSTS_DISCINT </item>
//    <item> SFDITEM_FIELD__OTG_FS_GLOBAL_FS_GINTSTS_SRQINT </item>
//    <item> SFDITEM_FIELD__OTG_FS_GLOBAL_FS_GINTSTS_WKUPINT </item>
//  </rtree>
//  


// ---------------------  Register Item Address: OTG_FS_GLOBAL_FS_GINTMSK  ------------------------
// SVD Line: 4898

unsigned int OTG_FS_GLOBAL_FS_GINTMSK __AT (0x50000018);



// -----------------------  Field Item: OTG_FS_GLOBAL_FS_GINTMSK_MMISM  ---------------------------
// SVD Line: 4907

//  <item> SFDITEM_FIELD__OTG_FS_GLOBAL_FS_GINTMSK_MMISM
//    <name> MMISM </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x50000018) Mode mismatch interrupt  mask </i>
//    <check> 
//      <loc> ( (unsigned int) OTG_FS_GLOBAL_FS_GINTMSK ) </loc>
//      <o.1..1> MMISM
//    </check>
//  </item>
//  


// -----------------------  Field Item: OTG_FS_GLOBAL_FS_GINTMSK_OTGINT  --------------------------
// SVD Line: 4915

//  <item> SFDITEM_FIELD__OTG_FS_GLOBAL_FS_GINTMSK_OTGINT
//    <name> OTGINT </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x50000018) OTG interrupt mask </i>
//    <check> 
//      <loc> ( (unsigned int) OTG_FS_GLOBAL_FS_GINTMSK ) </loc>
//      <o.2..2> OTGINT
//    </check>
//  </item>
//  


// ------------------------  Field Item: OTG_FS_GLOBAL_FS_GINTMSK_SOFM  ---------------------------
// SVD Line: 4922

//  <item> SFDITEM_FIELD__OTG_FS_GLOBAL_FS_GINTMSK_SOFM
//    <name> SOFM </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x50000018) Start of frame mask </i>
//    <check> 
//      <loc> ( (unsigned int) OTG_FS_GLOBAL_FS_GINTMSK ) </loc>
//      <o.3..3> SOFM
//    </check>
//  </item>
//  


// ----------------------  Field Item: OTG_FS_GLOBAL_FS_GINTMSK_RXFLVLM  --------------------------
// SVD Line: 4929

//  <item> SFDITEM_FIELD__OTG_FS_GLOBAL_FS_GINTMSK_RXFLVLM
//    <name> RXFLVLM </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x50000018) Receive FIFO non-empty  mask </i>
//    <check> 
//      <loc> ( (unsigned int) OTG_FS_GLOBAL_FS_GINTMSK ) </loc>
//      <o.4..4> RXFLVLM
//    </check>
//  </item>
//  


// ----------------------  Field Item: OTG_FS_GLOBAL_FS_GINTMSK_NPTXFEM  --------------------------
// SVD Line: 4937

//  <item> SFDITEM_FIELD__OTG_FS_GLOBAL_FS_GINTMSK_NPTXFEM
//    <name> NPTXFEM </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x50000018) Non-periodic TxFIFO empty  mask </i>
//    <check> 
//      <loc> ( (unsigned int) OTG_FS_GLOBAL_FS_GINTMSK ) </loc>
//      <o.5..5> NPTXFEM
//    </check>
//  </item>
//  


// ---------------------  Field Item: OTG_FS_GLOBAL_FS_GINTMSK_GINAKEFFM  -------------------------
// SVD Line: 4945

//  <item> SFDITEM_FIELD__OTG_FS_GLOBAL_FS_GINTMSK_GINAKEFFM
//    <name> GINAKEFFM </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x50000018) Global non-periodic IN NAK effective  mask </i>
//    <check> 
//      <loc> ( (unsigned int) OTG_FS_GLOBAL_FS_GINTMSK ) </loc>
//      <o.6..6> GINAKEFFM
//    </check>
//  </item>
//  


// ---------------------  Field Item: OTG_FS_GLOBAL_FS_GINTMSK_GONAKEFFM  -------------------------
// SVD Line: 4953

//  <item> SFDITEM_FIELD__OTG_FS_GLOBAL_FS_GINTMSK_GONAKEFFM
//    <name> GONAKEFFM </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x50000018) Global OUT NAK effective  mask </i>
//    <check> 
//      <loc> ( (unsigned int) OTG_FS_GLOBAL_FS_GINTMSK ) </loc>
//      <o.7..7> GONAKEFFM
//    </check>
//  </item>
//  


// -----------------------  Field Item: OTG_FS_GLOBAL_FS_GINTMSK_ESUSPM  --------------------------
// SVD Line: 4961

//  <item> SFDITEM_FIELD__OTG_FS_GLOBAL_FS_GINTMSK_ESUSPM
//    <name> ESUSPM </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x50000018) Early suspend mask </i>
//    <check> 
//      <loc> ( (unsigned int) OTG_FS_GLOBAL_FS_GINTMSK ) </loc>
//      <o.10..10> ESUSPM
//    </check>
//  </item>
//  


// ----------------------  Field Item: OTG_FS_GLOBAL_FS_GINTMSK_USBSUSPM  -------------------------
// SVD Line: 4968

//  <item> SFDITEM_FIELD__OTG_FS_GLOBAL_FS_GINTMSK_USBSUSPM
//    <name> USBSUSPM </name>
//    <rw> 
//    <i> [Bit 11] RW (@ 0x50000018) USB suspend mask </i>
//    <check> 
//      <loc> ( (unsigned int) OTG_FS_GLOBAL_FS_GINTMSK ) </loc>
//      <o.11..11> USBSUSPM
//    </check>
//  </item>
//  


// -----------------------  Field Item: OTG_FS_GLOBAL_FS_GINTMSK_USBRST  --------------------------
// SVD Line: 4975

//  <item> SFDITEM_FIELD__OTG_FS_GLOBAL_FS_GINTMSK_USBRST
//    <name> USBRST </name>
//    <rw> 
//    <i> [Bit 12] RW (@ 0x50000018) USB reset mask </i>
//    <check> 
//      <loc> ( (unsigned int) OTG_FS_GLOBAL_FS_GINTMSK ) </loc>
//      <o.12..12> USBRST
//    </check>
//  </item>
//  


// ----------------------  Field Item: OTG_FS_GLOBAL_FS_GINTMSK_ENUMDNEM  -------------------------
// SVD Line: 4982

//  <item> SFDITEM_FIELD__OTG_FS_GLOBAL_FS_GINTMSK_ENUMDNEM
//    <name> ENUMDNEM </name>
//    <rw> 
//    <i> [Bit 13] RW (@ 0x50000018) Enumeration done mask </i>
//    <check> 
//      <loc> ( (unsigned int) OTG_FS_GLOBAL_FS_GINTMSK ) </loc>
//      <o.13..13> ENUMDNEM
//    </check>
//  </item>
//  


// ----------------------  Field Item: OTG_FS_GLOBAL_FS_GINTMSK_ISOODRPM  -------------------------
// SVD Line: 4989

//  <item> SFDITEM_FIELD__OTG_FS_GLOBAL_FS_GINTMSK_ISOODRPM
//    <name> ISOODRPM </name>
//    <rw> 
//    <i> [Bit 14] RW (@ 0x50000018) Isochronous OUT packet dropped interrupt  mask </i>
//    <check> 
//      <loc> ( (unsigned int) OTG_FS_GLOBAL_FS_GINTMSK ) </loc>
//      <o.14..14> ISOODRPM
//    </check>
//  </item>
//  


// -----------------------  Field Item: OTG_FS_GLOBAL_FS_GINTMSK_EOPFM  ---------------------------
// SVD Line: 4997

//  <item> SFDITEM_FIELD__OTG_FS_GLOBAL_FS_GINTMSK_EOPFM
//    <name> EOPFM </name>
//    <rw> 
//    <i> [Bit 15] RW (@ 0x50000018) End of periodic frame interrupt  mask </i>
//    <check> 
//      <loc> ( (unsigned int) OTG_FS_GLOBAL_FS_GINTMSK ) </loc>
//      <o.15..15> EOPFM
//    </check>
//  </item>
//  


// -----------------------  Field Item: OTG_FS_GLOBAL_FS_GINTMSK_EPMISM  --------------------------
// SVD Line: 5005

//  <item> SFDITEM_FIELD__OTG_FS_GLOBAL_FS_GINTMSK_EPMISM
//    <name> EPMISM </name>
//    <rw> 
//    <i> [Bit 17] RW (@ 0x50000018) Endpoint mismatch interrupt  mask </i>
//    <check> 
//      <loc> ( (unsigned int) OTG_FS_GLOBAL_FS_GINTMSK ) </loc>
//      <o.17..17> EPMISM
//    </check>
//  </item>
//  


// -----------------------  Field Item: OTG_FS_GLOBAL_FS_GINTMSK_IEPINT  --------------------------
// SVD Line: 5013

//  <item> SFDITEM_FIELD__OTG_FS_GLOBAL_FS_GINTMSK_IEPINT
//    <name> IEPINT </name>
//    <rw> 
//    <i> [Bit 18] RW (@ 0x50000018) IN endpoints interrupt  mask </i>
//    <check> 
//      <loc> ( (unsigned int) OTG_FS_GLOBAL_FS_GINTMSK ) </loc>
//      <o.18..18> IEPINT
//    </check>
//  </item>
//  


// -----------------------  Field Item: OTG_FS_GLOBAL_FS_GINTMSK_OEPINT  --------------------------
// SVD Line: 5021

//  <item> SFDITEM_FIELD__OTG_FS_GLOBAL_FS_GINTMSK_OEPINT
//    <name> OEPINT </name>
//    <rw> 
//    <i> [Bit 19] RW (@ 0x50000018) OUT endpoints interrupt  mask </i>
//    <check> 
//      <loc> ( (unsigned int) OTG_FS_GLOBAL_FS_GINTMSK ) </loc>
//      <o.19..19> OEPINT
//    </check>
//  </item>
//  


// ---------------------  Field Item: OTG_FS_GLOBAL_FS_GINTMSK_IISOIXFRM  -------------------------
// SVD Line: 5029

//  <item> SFDITEM_FIELD__OTG_FS_GLOBAL_FS_GINTMSK_IISOIXFRM
//    <name> IISOIXFRM </name>
//    <rw> 
//    <i> [Bit 20] RW (@ 0x50000018) Incomplete isochronous IN transfer  mask </i>
//    <check> 
//      <loc> ( (unsigned int) OTG_FS_GLOBAL_FS_GINTMSK ) </loc>
//      <o.20..20> IISOIXFRM
//    </check>
//  </item>
//  


// ------------------  Field Item: OTG_FS_GLOBAL_FS_GINTMSK_IPXFRM_IISOOXFRM  ---------------------
// SVD Line: 5037

//  <item> SFDITEM_FIELD__OTG_FS_GLOBAL_FS_GINTMSK_IPXFRM_IISOOXFRM
//    <name> IPXFRM_IISOOXFRM </name>
//    <rw> 
//    <i> [Bit 21] RW (@ 0x50000018) Incomplete periodic transfer mask(Host  mode)/Incomplete isochronous OUT transfer mask(Device  mode) </i>
//    <check> 
//      <loc> ( (unsigned int) OTG_FS_GLOBAL_FS_GINTMSK ) </loc>
//      <o.21..21> IPXFRM_IISOOXFRM
//    </check>
//  </item>
//  


// -----------------------  Field Item: OTG_FS_GLOBAL_FS_GINTMSK_PRTIM  ---------------------------
// SVD Line: 5046

//  <item> SFDITEM_FIELD__OTG_FS_GLOBAL_FS_GINTMSK_PRTIM
//    <name> PRTIM </name>
//    <r> 
//    <i> [Bit 24] RO (@ 0x50000018) Host port interrupt mask </i>
//    <check> 
//      <loc> ( (unsigned int) OTG_FS_GLOBAL_FS_GINTMSK ) </loc>
//      <o.24..24> PRTIM
//    </check>
//  </item>
//  


// ------------------------  Field Item: OTG_FS_GLOBAL_FS_GINTMSK_HCIM  ---------------------------
// SVD Line: 5053

//  <item> SFDITEM_FIELD__OTG_FS_GLOBAL_FS_GINTMSK_HCIM
//    <name> HCIM </name>
//    <rw> 
//    <i> [Bit 25] RW (@ 0x50000018) Host channels interrupt  mask </i>
//    <check> 
//      <loc> ( (unsigned int) OTG_FS_GLOBAL_FS_GINTMSK ) </loc>
//      <o.25..25> HCIM
//    </check>
//  </item>
//  


// -----------------------  Field Item: OTG_FS_GLOBAL_FS_GINTMSK_PTXFEM  --------------------------
// SVD Line: 5061

//  <item> SFDITEM_FIELD__OTG_FS_GLOBAL_FS_GINTMSK_PTXFEM
//    <name> PTXFEM </name>
//    <rw> 
//    <i> [Bit 26] RW (@ 0x50000018) Periodic TxFIFO empty mask </i>
//    <check> 
//      <loc> ( (unsigned int) OTG_FS_GLOBAL_FS_GINTMSK ) </loc>
//      <o.26..26> PTXFEM
//    </check>
//  </item>
//  


// ----------------------  Field Item: OTG_FS_GLOBAL_FS_GINTMSK_CIDSCHGM  -------------------------
// SVD Line: 5068

//  <item> SFDITEM_FIELD__OTG_FS_GLOBAL_FS_GINTMSK_CIDSCHGM
//    <name> CIDSCHGM </name>
//    <rw> 
//    <i> [Bit 28] RW (@ 0x50000018) Connector ID status change  mask </i>
//    <check> 
//      <loc> ( (unsigned int) OTG_FS_GLOBAL_FS_GINTMSK ) </loc>
//      <o.28..28> CIDSCHGM
//    </check>
//  </item>
//  


// ----------------------  Field Item: OTG_FS_GLOBAL_FS_GINTMSK_DISCINT  --------------------------
// SVD Line: 5076

//  <item> SFDITEM_FIELD__OTG_FS_GLOBAL_FS_GINTMSK_DISCINT
//    <name> DISCINT </name>
//    <rw> 
//    <i> [Bit 29] RW (@ 0x50000018) Disconnect detected interrupt  mask </i>
//    <check> 
//      <loc> ( (unsigned int) OTG_FS_GLOBAL_FS_GINTMSK ) </loc>
//      <o.29..29> DISCINT
//    </check>
//  </item>
//  


// -----------------------  Field Item: OTG_FS_GLOBAL_FS_GINTMSK_SRQIM  ---------------------------
// SVD Line: 5084

//  <item> SFDITEM_FIELD__OTG_FS_GLOBAL_FS_GINTMSK_SRQIM
//    <name> SRQIM </name>
//    <rw> 
//    <i> [Bit 30] RW (@ 0x50000018) Session request/new session detected  interrupt mask </i>
//    <check> 
//      <loc> ( (unsigned int) OTG_FS_GLOBAL_FS_GINTMSK ) </loc>
//      <o.30..30> SRQIM
//    </check>
//  </item>
//  


// ------------------------  Field Item: OTG_FS_GLOBAL_FS_GINTMSK_WUIM  ---------------------------
// SVD Line: 5092

//  <item> SFDITEM_FIELD__OTG_FS_GLOBAL_FS_GINTMSK_WUIM
//    <name> WUIM </name>
//    <rw> 
//    <i> [Bit 31] RW (@ 0x50000018) Resume/remote wakeup detected interrupt  mask </i>
//    <check> 
//      <loc> ( (unsigned int) OTG_FS_GLOBAL_FS_GINTMSK ) </loc>
//      <o.31..31> WUIM
//    </check>
//  </item>
//  


// ------------------------  Register RTree: OTG_FS_GLOBAL_FS_GINTMSK  ----------------------------
// SVD Line: 4898

//  <rtree> SFDITEM_REG__OTG_FS_GLOBAL_FS_GINTMSK
//    <name> FS_GINTMSK </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x50000018) OTG_FS interrupt mask register  (OTG_FS_GINTMSK) </i>
//    <loc> ( (unsigned int)((OTG_FS_GLOBAL_FS_GINTMSK >> 0) & 0xFFFFFFFF), ((OTG_FS_GLOBAL_FS_GINTMSK = (OTG_FS_GLOBAL_FS_GINTMSK & ~(0xF63EFCFEUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xF63EFCFE) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__OTG_FS_GLOBAL_FS_GINTMSK_MMISM </item>
//    <item> SFDITEM_FIELD__OTG_FS_GLOBAL_FS_GINTMSK_OTGINT </item>
//    <item> SFDITEM_FIELD__OTG_FS_GLOBAL_FS_GINTMSK_SOFM </item>
//    <item> SFDITEM_FIELD__OTG_FS_GLOBAL_FS_GINTMSK_RXFLVLM </item>
//    <item> SFDITEM_FIELD__OTG_FS_GLOBAL_FS_GINTMSK_NPTXFEM </item>
//    <item> SFDITEM_FIELD__OTG_FS_GLOBAL_FS_GINTMSK_GINAKEFFM </item>
//    <item> SFDITEM_FIELD__OTG_FS_GLOBAL_FS_GINTMSK_GONAKEFFM </item>
//    <item> SFDITEM_FIELD__OTG_FS_GLOBAL_FS_GINTMSK_ESUSPM </item>
//    <item> SFDITEM_FIELD__OTG_FS_GLOBAL_FS_GINTMSK_USBSUSPM </item>
//    <item> SFDITEM_FIELD__OTG_FS_GLOBAL_FS_GINTMSK_USBRST </item>
//    <item> SFDITEM_FIELD__OTG_FS_GLOBAL_FS_GINTMSK_ENUMDNEM </item>
//    <item> SFDITEM_FIELD__OTG_FS_GLOBAL_FS_GINTMSK_ISOODRPM </item>
//    <item> SFDITEM_FIELD__OTG_FS_GLOBAL_FS_GINTMSK_EOPFM </item>
//    <item> SFDITEM_FIELD__OTG_FS_GLOBAL_FS_GINTMSK_EPMISM </item>
//    <item> SFDITEM_FIELD__OTG_FS_GLOBAL_FS_GINTMSK_IEPINT </item>
//    <item> SFDITEM_FIELD__OTG_FS_GLOBAL_FS_GINTMSK_OEPINT </item>
//    <item> SFDITEM_FIELD__OTG_FS_GLOBAL_FS_GINTMSK_IISOIXFRM </item>
//    <item> SFDITEM_FIELD__OTG_FS_GLOBAL_FS_GINTMSK_IPXFRM_IISOOXFRM </item>
//    <item> SFDITEM_FIELD__OTG_FS_GLOBAL_FS_GINTMSK_PRTIM </item>
//    <item> SFDITEM_FIELD__OTG_FS_GLOBAL_FS_GINTMSK_HCIM </item>
//    <item> SFDITEM_FIELD__OTG_FS_GLOBAL_FS_GINTMSK_PTXFEM </item>
//    <item> SFDITEM_FIELD__OTG_FS_GLOBAL_FS_GINTMSK_CIDSCHGM </item>
//    <item> SFDITEM_FIELD__OTG_FS_GLOBAL_FS_GINTMSK_DISCINT </item>
//    <item> SFDITEM_FIELD__OTG_FS_GLOBAL_FS_GINTMSK_SRQIM </item>
//    <item> SFDITEM_FIELD__OTG_FS_GLOBAL_FS_GINTMSK_WUIM </item>
//  </rtree>
//  


// -----------------  Register Item Address: OTG_FS_GLOBAL_FS_GRXSTSR_Device  ---------------------
// SVD Line: 5102

unsigned int OTG_FS_GLOBAL_FS_GRXSTSR_Device __AT (0x5000001C);



// --------------------  Field Item: OTG_FS_GLOBAL_FS_GRXSTSR_Device_EPNUM  -----------------------
// SVD Line: 5112

//  <item> SFDITEM_FIELD__OTG_FS_GLOBAL_FS_GRXSTSR_Device_EPNUM
//    <name> EPNUM </name>
//    <r> 
//    <i> [Bits 3..0] RO (@ 0x5000001C) Endpoint number </i>
//    <edit> 
//      <loc> ( (unsigned char)((OTG_FS_GLOBAL_FS_GRXSTSR_Device >> 0) & 0xF) ) </loc>
//    </edit>
//  </item>
//  


// --------------------  Field Item: OTG_FS_GLOBAL_FS_GRXSTSR_Device_BCNT  ------------------------
// SVD Line: 5118

//  <item> SFDITEM_FIELD__OTG_FS_GLOBAL_FS_GRXSTSR_Device_BCNT
//    <name> BCNT </name>
//    <r> 
//    <i> [Bits 14..4] RO (@ 0x5000001C) Byte count </i>
//    <edit> 
//      <loc> ( (unsigned short)((OTG_FS_GLOBAL_FS_GRXSTSR_Device >> 4) & 0x7FF) ) </loc>
//    </edit>
//  </item>
//  


// --------------------  Field Item: OTG_FS_GLOBAL_FS_GRXSTSR_Device_DPID  ------------------------
// SVD Line: 5124

//  <item> SFDITEM_FIELD__OTG_FS_GLOBAL_FS_GRXSTSR_Device_DPID
//    <name> DPID </name>
//    <r> 
//    <i> [Bits 16..15] RO (@ 0x5000001C) Data PID </i>
//    <edit> 
//      <loc> ( (unsigned char)((OTG_FS_GLOBAL_FS_GRXSTSR_Device >> 15) & 0x3) ) </loc>
//    </edit>
//  </item>
//  


// -------------------  Field Item: OTG_FS_GLOBAL_FS_GRXSTSR_Device_PKTSTS  -----------------------
// SVD Line: 5130

//  <item> SFDITEM_FIELD__OTG_FS_GLOBAL_FS_GRXSTSR_Device_PKTSTS
//    <name> PKTSTS </name>
//    <r> 
//    <i> [Bits 20..17] RO (@ 0x5000001C) Packet status </i>
//    <edit> 
//      <loc> ( (unsigned char)((OTG_FS_GLOBAL_FS_GRXSTSR_Device >> 17) & 0xF) ) </loc>
//    </edit>
//  </item>
//  


// -------------------  Field Item: OTG_FS_GLOBAL_FS_GRXSTSR_Device_FRMNUM  -----------------------
// SVD Line: 5136

//  <item> SFDITEM_FIELD__OTG_FS_GLOBAL_FS_GRXSTSR_Device_FRMNUM
//    <name> FRMNUM </name>
//    <r> 
//    <i> [Bits 24..21] RO (@ 0x5000001C) Frame number </i>
//    <edit> 
//      <loc> ( (unsigned char)((OTG_FS_GLOBAL_FS_GRXSTSR_Device >> 21) & 0xF) ) </loc>
//    </edit>
//  </item>
//  


// ---------------------  Register RTree: OTG_FS_GLOBAL_FS_GRXSTSR_Device  ------------------------
// SVD Line: 5102

//  <rtree> SFDITEM_REG__OTG_FS_GLOBAL_FS_GRXSTSR_Device
//    <name> FS_GRXSTSR_Device </name>
//    <r> 
//    <i> [Bits 31..0] RO (@ 0x5000001C) OTG_FS Receive status debug read(Device  mode) </i>
//    <loc> ( (unsigned int)((OTG_FS_GLOBAL_FS_GRXSTSR_Device >> 0) & 0xFFFFFFFF) ) </loc>
//    <item> SFDITEM_FIELD__OTG_FS_GLOBAL_FS_GRXSTSR_Device_EPNUM </item>
//    <item> SFDITEM_FIELD__OTG_FS_GLOBAL_FS_GRXSTSR_Device_BCNT </item>
//    <item> SFDITEM_FIELD__OTG_FS_GLOBAL_FS_GRXSTSR_Device_DPID </item>
//    <item> SFDITEM_FIELD__OTG_FS_GLOBAL_FS_GRXSTSR_Device_PKTSTS </item>
//    <item> SFDITEM_FIELD__OTG_FS_GLOBAL_FS_GRXSTSR_Device_FRMNUM </item>
//  </rtree>
//  


// ------------------  Register Item Address: OTG_FS_GLOBAL_FS_GRXSTSR_Host  ----------------------
// SVD Line: 5144

unsigned int OTG_FS_GLOBAL_FS_GRXSTSR_Host __AT (0x5000001C);



// ---------------------  Field Item: OTG_FS_GLOBAL_FS_GRXSTSR_Host_EPNUM  ------------------------
// SVD Line: 5155

//  <item> SFDITEM_FIELD__OTG_FS_GLOBAL_FS_GRXSTSR_Host_EPNUM
//    <name> EPNUM </name>
//    <r> 
//    <i> [Bits 3..0] RO (@ 0x5000001C) Endpoint number </i>
//    <edit> 
//      <loc> ( (unsigned char)((OTG_FS_GLOBAL_FS_GRXSTSR_Host >> 0) & 0xF) ) </loc>
//    </edit>
//  </item>
//  


// ---------------------  Field Item: OTG_FS_GLOBAL_FS_GRXSTSR_Host_BCNT  -------------------------
// SVD Line: 5161

//  <item> SFDITEM_FIELD__OTG_FS_GLOBAL_FS_GRXSTSR_Host_BCNT
//    <name> BCNT </name>
//    <r> 
//    <i> [Bits 14..4] RO (@ 0x5000001C) Byte count </i>
//    <edit> 
//      <loc> ( (unsigned short)((OTG_FS_GLOBAL_FS_GRXSTSR_Host >> 4) & 0x7FF) ) </loc>
//    </edit>
//  </item>
//  


// ---------------------  Field Item: OTG_FS_GLOBAL_FS_GRXSTSR_Host_DPID  -------------------------
// SVD Line: 5167

//  <item> SFDITEM_FIELD__OTG_FS_GLOBAL_FS_GRXSTSR_Host_DPID
//    <name> DPID </name>
//    <r> 
//    <i> [Bits 16..15] RO (@ 0x5000001C) Data PID </i>
//    <edit> 
//      <loc> ( (unsigned char)((OTG_FS_GLOBAL_FS_GRXSTSR_Host >> 15) & 0x3) ) </loc>
//    </edit>
//  </item>
//  


// --------------------  Field Item: OTG_FS_GLOBAL_FS_GRXSTSR_Host_PKTSTS  ------------------------
// SVD Line: 5173

//  <item> SFDITEM_FIELD__OTG_FS_GLOBAL_FS_GRXSTSR_Host_PKTSTS
//    <name> PKTSTS </name>
//    <r> 
//    <i> [Bits 20..17] RO (@ 0x5000001C) Packet status </i>
//    <edit> 
//      <loc> ( (unsigned char)((OTG_FS_GLOBAL_FS_GRXSTSR_Host >> 17) & 0xF) ) </loc>
//    </edit>
//  </item>
//  


// --------------------  Field Item: OTG_FS_GLOBAL_FS_GRXSTSR_Host_FRMNUM  ------------------------
// SVD Line: 5179

//  <item> SFDITEM_FIELD__OTG_FS_GLOBAL_FS_GRXSTSR_Host_FRMNUM
//    <name> FRMNUM </name>
//    <r> 
//    <i> [Bits 24..21] RO (@ 0x5000001C) Frame number </i>
//    <edit> 
//      <loc> ( (unsigned char)((OTG_FS_GLOBAL_FS_GRXSTSR_Host >> 21) & 0xF) ) </loc>
//    </edit>
//  </item>
//  


// ----------------------  Register RTree: OTG_FS_GLOBAL_FS_GRXSTSR_Host  -------------------------
// SVD Line: 5144

//  <rtree> SFDITEM_REG__OTG_FS_GLOBAL_FS_GRXSTSR_Host
//    <name> FS_GRXSTSR_Host </name>
//    <r> 
//    <i> [Bits 31..0] RO (@ 0x5000001C) OTG_FS Receive status debug read(Host  mode) </i>
//    <loc> ( (unsigned int)((OTG_FS_GLOBAL_FS_GRXSTSR_Host >> 0) & 0xFFFFFFFF) ) </loc>
//    <item> SFDITEM_FIELD__OTG_FS_GLOBAL_FS_GRXSTSR_Host_EPNUM </item>
//    <item> SFDITEM_FIELD__OTG_FS_GLOBAL_FS_GRXSTSR_Host_BCNT </item>
//    <item> SFDITEM_FIELD__OTG_FS_GLOBAL_FS_GRXSTSR_Host_DPID </item>
//    <item> SFDITEM_FIELD__OTG_FS_GLOBAL_FS_GRXSTSR_Host_PKTSTS </item>
//    <item> SFDITEM_FIELD__OTG_FS_GLOBAL_FS_GRXSTSR_Host_FRMNUM </item>
//  </rtree>
//  


// ---------------------  Register Item Address: OTG_FS_GLOBAL_FS_GRXFSIZ  ------------------------
// SVD Line: 5187

unsigned int OTG_FS_GLOBAL_FS_GRXFSIZ __AT (0x50000024);



// ------------------------  Field Item: OTG_FS_GLOBAL_FS_GRXFSIZ_RXFD  ---------------------------
// SVD Line: 5197

//  <item> SFDITEM_FIELD__OTG_FS_GLOBAL_FS_GRXFSIZ_RXFD
//    <name> RXFD </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x50000024) RxFIFO depth </i>
//    <edit> 
//      <loc> ( (unsigned short)((OTG_FS_GLOBAL_FS_GRXFSIZ >> 0) & 0xFFFF), ((OTG_FS_GLOBAL_FS_GRXFSIZ = (OTG_FS_GLOBAL_FS_GRXFSIZ & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------  Register RTree: OTG_FS_GLOBAL_FS_GRXFSIZ  ----------------------------
// SVD Line: 5187

//  <rtree> SFDITEM_REG__OTG_FS_GLOBAL_FS_GRXFSIZ
//    <name> FS_GRXFSIZ </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x50000024) OTG_FS Receive FIFO size register  (OTG_FS_GRXFSIZ) </i>
//    <loc> ( (unsigned int)((OTG_FS_GLOBAL_FS_GRXFSIZ >> 0) & 0xFFFFFFFF), ((OTG_FS_GLOBAL_FS_GRXFSIZ = (OTG_FS_GLOBAL_FS_GRXFSIZ & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__OTG_FS_GLOBAL_FS_GRXFSIZ_RXFD </item>
//  </rtree>
//  


// ----------------  Register Item Address: OTG_FS_GLOBAL_FS_GNPTXFSIZ_Device  --------------------
// SVD Line: 5205

unsigned int OTG_FS_GLOBAL_FS_GNPTXFSIZ_Device __AT (0x50000028);



// ------------------  Field Item: OTG_FS_GLOBAL_FS_GNPTXFSIZ_Device_TX0FSA  ----------------------
// SVD Line: 5215

//  <item> SFDITEM_FIELD__OTG_FS_GLOBAL_FS_GNPTXFSIZ_Device_TX0FSA
//    <name> TX0FSA </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x50000028) Endpoint 0 transmit RAM start  address </i>
//    <edit> 
//      <loc> ( (unsigned short)((OTG_FS_GLOBAL_FS_GNPTXFSIZ_Device >> 0) & 0xFFFF), ((OTG_FS_GLOBAL_FS_GNPTXFSIZ_Device = (OTG_FS_GLOBAL_FS_GNPTXFSIZ_Device & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------  Field Item: OTG_FS_GLOBAL_FS_GNPTXFSIZ_Device_TX0FD  ----------------------
// SVD Line: 5222

//  <item> SFDITEM_FIELD__OTG_FS_GLOBAL_FS_GNPTXFSIZ_Device_TX0FD
//    <name> TX0FD </name>
//    <rw> 
//    <i> [Bits 31..16] RW (@ 0x50000028) Endpoint 0 TxFIFO depth </i>
//    <edit> 
//      <loc> ( (unsigned short)((OTG_FS_GLOBAL_FS_GNPTXFSIZ_Device >> 16) & 0xFFFF), ((OTG_FS_GLOBAL_FS_GNPTXFSIZ_Device = (OTG_FS_GLOBAL_FS_GNPTXFSIZ_Device & ~(0xFFFFUL << 16 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFFF) << 16 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------  Register RTree: OTG_FS_GLOBAL_FS_GNPTXFSIZ_Device  -----------------------
// SVD Line: 5205

//  <rtree> SFDITEM_REG__OTG_FS_GLOBAL_FS_GNPTXFSIZ_Device
//    <name> FS_GNPTXFSIZ_Device </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x50000028) OTG_FS non-periodic transmit FIFO size  register (Device mode) </i>
//    <loc> ( (unsigned int)((OTG_FS_GLOBAL_FS_GNPTXFSIZ_Device >> 0) & 0xFFFFFFFF), ((OTG_FS_GLOBAL_FS_GNPTXFSIZ_Device = (OTG_FS_GLOBAL_FS_GNPTXFSIZ_Device & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__OTG_FS_GLOBAL_FS_GNPTXFSIZ_Device_TX0FSA </item>
//    <item> SFDITEM_FIELD__OTG_FS_GLOBAL_FS_GNPTXFSIZ_Device_TX0FD </item>
//  </rtree>
//  


// -----------------  Register Item Address: OTG_FS_GLOBAL_FS_GNPTXFSIZ_Host  ---------------------
// SVD Line: 5230

unsigned int OTG_FS_GLOBAL_FS_GNPTXFSIZ_Host __AT (0x50000028);



// -------------------  Field Item: OTG_FS_GLOBAL_FS_GNPTXFSIZ_Host_NPTXFSA  ----------------------
// SVD Line: 5241

//  <item> SFDITEM_FIELD__OTG_FS_GLOBAL_FS_GNPTXFSIZ_Host_NPTXFSA
//    <name> NPTXFSA </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x50000028) Non-periodic transmit RAM start  address </i>
//    <edit> 
//      <loc> ( (unsigned short)((OTG_FS_GLOBAL_FS_GNPTXFSIZ_Host >> 0) & 0xFFFF), ((OTG_FS_GLOBAL_FS_GNPTXFSIZ_Host = (OTG_FS_GLOBAL_FS_GNPTXFSIZ_Host & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------  Field Item: OTG_FS_GLOBAL_FS_GNPTXFSIZ_Host_NPTXFD  -----------------------
// SVD Line: 5248

//  <item> SFDITEM_FIELD__OTG_FS_GLOBAL_FS_GNPTXFSIZ_Host_NPTXFD
//    <name> NPTXFD </name>
//    <rw> 
//    <i> [Bits 31..16] RW (@ 0x50000028) Non-periodic TxFIFO depth </i>
//    <edit> 
//      <loc> ( (unsigned short)((OTG_FS_GLOBAL_FS_GNPTXFSIZ_Host >> 16) & 0xFFFF), ((OTG_FS_GLOBAL_FS_GNPTXFSIZ_Host = (OTG_FS_GLOBAL_FS_GNPTXFSIZ_Host & ~(0xFFFFUL << 16 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFFF) << 16 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------  Register RTree: OTG_FS_GLOBAL_FS_GNPTXFSIZ_Host  ------------------------
// SVD Line: 5230

//  <rtree> SFDITEM_REG__OTG_FS_GLOBAL_FS_GNPTXFSIZ_Host
//    <name> FS_GNPTXFSIZ_Host </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x50000028) OTG_FS non-periodic transmit FIFO size  register (Host mode) </i>
//    <loc> ( (unsigned int)((OTG_FS_GLOBAL_FS_GNPTXFSIZ_Host >> 0) & 0xFFFFFFFF), ((OTG_FS_GLOBAL_FS_GNPTXFSIZ_Host = (OTG_FS_GLOBAL_FS_GNPTXFSIZ_Host & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__OTG_FS_GLOBAL_FS_GNPTXFSIZ_Host_NPTXFSA </item>
//    <item> SFDITEM_FIELD__OTG_FS_GLOBAL_FS_GNPTXFSIZ_Host_NPTXFD </item>
//  </rtree>
//  


// --------------------  Register Item Address: OTG_FS_GLOBAL_FS_GNPTXSTS  ------------------------
// SVD Line: 5256

unsigned int OTG_FS_GLOBAL_FS_GNPTXSTS __AT (0x5000002C);



// ---------------------  Field Item: OTG_FS_GLOBAL_FS_GNPTXSTS_NPTXFSAV  -------------------------
// SVD Line: 5266

//  <item> SFDITEM_FIELD__OTG_FS_GLOBAL_FS_GNPTXSTS_NPTXFSAV
//    <name> NPTXFSAV </name>
//    <r> 
//    <i> [Bits 15..0] RO (@ 0x5000002C) Non-periodic TxFIFO space  available </i>
//    <edit> 
//      <loc> ( (unsigned short)((OTG_FS_GLOBAL_FS_GNPTXSTS >> 0) & 0xFFFF) ) </loc>
//    </edit>
//  </item>
//  


// ---------------------  Field Item: OTG_FS_GLOBAL_FS_GNPTXSTS_NPTQXSAV  -------------------------
// SVD Line: 5273

//  <item> SFDITEM_FIELD__OTG_FS_GLOBAL_FS_GNPTXSTS_NPTQXSAV
//    <name> NPTQXSAV </name>
//    <r> 
//    <i> [Bits 23..16] RO (@ 0x5000002C) Non-periodic transmit request queue  space available </i>
//    <edit> 
//      <loc> ( (unsigned char)((OTG_FS_GLOBAL_FS_GNPTXSTS >> 16) & 0xFF) ) </loc>
//    </edit>
//  </item>
//  


// ---------------------  Field Item: OTG_FS_GLOBAL_FS_GNPTXSTS_NPTXQTOP  -------------------------
// SVD Line: 5280

//  <item> SFDITEM_FIELD__OTG_FS_GLOBAL_FS_GNPTXSTS_NPTXQTOP
//    <name> NPTXQTOP </name>
//    <r> 
//    <i> [Bits 30..24] RO (@ 0x5000002C) Top of the non-periodic transmit request  queue </i>
//    <edit> 
//      <loc> ( (unsigned char)((OTG_FS_GLOBAL_FS_GNPTXSTS >> 24) & 0x7F) ) </loc>
//    </edit>
//  </item>
//  


// ------------------------  Register RTree: OTG_FS_GLOBAL_FS_GNPTXSTS  ---------------------------
// SVD Line: 5256

//  <rtree> SFDITEM_REG__OTG_FS_GLOBAL_FS_GNPTXSTS
//    <name> FS_GNPTXSTS </name>
//    <r> 
//    <i> [Bits 31..0] RO (@ 0x5000002C) OTG_FS non-periodic transmit FIFO/queue  status register (OTG_FS_GNPTXSTS) </i>
//    <loc> ( (unsigned int)((OTG_FS_GLOBAL_FS_GNPTXSTS >> 0) & 0xFFFFFFFF) ) </loc>
//    <item> SFDITEM_FIELD__OTG_FS_GLOBAL_FS_GNPTXSTS_NPTXFSAV </item>
//    <item> SFDITEM_FIELD__OTG_FS_GLOBAL_FS_GNPTXSTS_NPTQXSAV </item>
//    <item> SFDITEM_FIELD__OTG_FS_GLOBAL_FS_GNPTXSTS_NPTXQTOP </item>
//  </rtree>
//  


// ----------------------  Register Item Address: OTG_FS_GLOBAL_FS_GCCFG  -------------------------
// SVD Line: 5289

unsigned int OTG_FS_GLOBAL_FS_GCCFG __AT (0x50000038);



// ------------------------  Field Item: OTG_FS_GLOBAL_FS_GCCFG_PWRDWN  ---------------------------
// SVD Line: 5299

//  <item> SFDITEM_FIELD__OTG_FS_GLOBAL_FS_GCCFG_PWRDWN
//    <name> PWRDWN </name>
//    <rw> 
//    <i> [Bit 16] RW (@ 0x50000038) Power down </i>
//    <check> 
//      <loc> ( (unsigned int) OTG_FS_GLOBAL_FS_GCCFG ) </loc>
//      <o.16..16> PWRDWN
//    </check>
//  </item>
//  


// -----------------------  Field Item: OTG_FS_GLOBAL_FS_GCCFG_VBUSASEN  --------------------------
// SVD Line: 5305

//  <item> SFDITEM_FIELD__OTG_FS_GLOBAL_FS_GCCFG_VBUSASEN
//    <name> VBUSASEN </name>
//    <rw> 
//    <i> [Bit 18] RW (@ 0x50000038) Enable the VBUS sensing  device </i>
//    <check> 
//      <loc> ( (unsigned int) OTG_FS_GLOBAL_FS_GCCFG ) </loc>
//      <o.18..18> VBUSASEN
//    </check>
//  </item>
//  


// -----------------------  Field Item: OTG_FS_GLOBAL_FS_GCCFG_VBUSBSEN  --------------------------
// SVD Line: 5312

//  <item> SFDITEM_FIELD__OTG_FS_GLOBAL_FS_GCCFG_VBUSBSEN
//    <name> VBUSBSEN </name>
//    <rw> 
//    <i> [Bit 19] RW (@ 0x50000038) Enable the VBUS sensing  device </i>
//    <check> 
//      <loc> ( (unsigned int) OTG_FS_GLOBAL_FS_GCCFG ) </loc>
//      <o.19..19> VBUSBSEN
//    </check>
//  </item>
//  


// -----------------------  Field Item: OTG_FS_GLOBAL_FS_GCCFG_SOFOUTEN  --------------------------
// SVD Line: 5319

//  <item> SFDITEM_FIELD__OTG_FS_GLOBAL_FS_GCCFG_SOFOUTEN
//    <name> SOFOUTEN </name>
//    <rw> 
//    <i> [Bit 20] RW (@ 0x50000038) SOF output enable </i>
//    <check> 
//      <loc> ( (unsigned int) OTG_FS_GLOBAL_FS_GCCFG ) </loc>
//      <o.20..20> SOFOUTEN
//    </check>
//  </item>
//  


// -------------------------  Register RTree: OTG_FS_GLOBAL_FS_GCCFG  -----------------------------
// SVD Line: 5289

//  <rtree> SFDITEM_REG__OTG_FS_GLOBAL_FS_GCCFG
//    <name> FS_GCCFG </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x50000038) OTG_FS general core configuration register  (OTG_FS_GCCFG) </i>
//    <loc> ( (unsigned int)((OTG_FS_GLOBAL_FS_GCCFG >> 0) & 0xFFFFFFFF), ((OTG_FS_GLOBAL_FS_GCCFG = (OTG_FS_GLOBAL_FS_GCCFG & ~(0x1D0000UL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1D0000) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__OTG_FS_GLOBAL_FS_GCCFG_PWRDWN </item>
//    <item> SFDITEM_FIELD__OTG_FS_GLOBAL_FS_GCCFG_VBUSASEN </item>
//    <item> SFDITEM_FIELD__OTG_FS_GLOBAL_FS_GCCFG_VBUSBSEN </item>
//    <item> SFDITEM_FIELD__OTG_FS_GLOBAL_FS_GCCFG_SOFOUTEN </item>
//  </rtree>
//  


// -----------------------  Register Item Address: OTG_FS_GLOBAL_FS_CID  --------------------------
// SVD Line: 5327

unsigned int OTG_FS_GLOBAL_FS_CID __AT (0x5000003C);



// -----------------------  Field Item: OTG_FS_GLOBAL_FS_CID_PRODUCT_ID  --------------------------
// SVD Line: 5336

//  <item> SFDITEM_FIELD__OTG_FS_GLOBAL_FS_CID_PRODUCT_ID
//    <name> PRODUCT_ID </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x5000003C) Product ID field </i>
//    <edit> 
//      <loc> ( (unsigned int)((OTG_FS_GLOBAL_FS_CID >> 0) & 0xFFFFFFFF), ((OTG_FS_GLOBAL_FS_CID = (OTG_FS_GLOBAL_FS_CID & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Register RTree: OTG_FS_GLOBAL_FS_CID  ------------------------------
// SVD Line: 5327

//  <rtree> SFDITEM_REG__OTG_FS_GLOBAL_FS_CID
//    <name> FS_CID </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x5000003C) core ID register </i>
//    <loc> ( (unsigned int)((OTG_FS_GLOBAL_FS_CID >> 0) & 0xFFFFFFFF), ((OTG_FS_GLOBAL_FS_CID = (OTG_FS_GLOBAL_FS_CID & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__OTG_FS_GLOBAL_FS_CID_PRODUCT_ID </item>
//  </rtree>
//  


// --------------------  Register Item Address: OTG_FS_GLOBAL_FS_HPTXFSIZ  ------------------------
// SVD Line: 5344

unsigned int OTG_FS_GLOBAL_FS_HPTXFSIZ __AT (0x50000100);



// -----------------------  Field Item: OTG_FS_GLOBAL_FS_HPTXFSIZ_PTXSA  --------------------------
// SVD Line: 5354

//  <item> SFDITEM_FIELD__OTG_FS_GLOBAL_FS_HPTXFSIZ_PTXSA
//    <name> PTXSA </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x50000100) Host periodic TxFIFO start  address </i>
//    <edit> 
//      <loc> ( (unsigned short)((OTG_FS_GLOBAL_FS_HPTXFSIZ >> 0) & 0xFFFF), ((OTG_FS_GLOBAL_FS_HPTXFSIZ = (OTG_FS_GLOBAL_FS_HPTXFSIZ & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------  Field Item: OTG_FS_GLOBAL_FS_HPTXFSIZ_PTXFSIZ  -------------------------
// SVD Line: 5361

//  <item> SFDITEM_FIELD__OTG_FS_GLOBAL_FS_HPTXFSIZ_PTXFSIZ
//    <name> PTXFSIZ </name>
//    <rw> 
//    <i> [Bits 31..16] RW (@ 0x50000100) Host periodic TxFIFO depth </i>
//    <edit> 
//      <loc> ( (unsigned short)((OTG_FS_GLOBAL_FS_HPTXFSIZ >> 16) & 0xFFFF), ((OTG_FS_GLOBAL_FS_HPTXFSIZ = (OTG_FS_GLOBAL_FS_HPTXFSIZ & ~(0xFFFFUL << 16 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFFF) << 16 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------  Register RTree: OTG_FS_GLOBAL_FS_HPTXFSIZ  ---------------------------
// SVD Line: 5344

//  <rtree> SFDITEM_REG__OTG_FS_GLOBAL_FS_HPTXFSIZ
//    <name> FS_HPTXFSIZ </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x50000100) OTG_FS Host periodic transmit FIFO size  register (OTG_FS_HPTXFSIZ) </i>
//    <loc> ( (unsigned int)((OTG_FS_GLOBAL_FS_HPTXFSIZ >> 0) & 0xFFFFFFFF), ((OTG_FS_GLOBAL_FS_HPTXFSIZ = (OTG_FS_GLOBAL_FS_HPTXFSIZ & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__OTG_FS_GLOBAL_FS_HPTXFSIZ_PTXSA </item>
//    <item> SFDITEM_FIELD__OTG_FS_GLOBAL_FS_HPTXFSIZ_PTXFSIZ </item>
//  </rtree>
//  


// --------------------  Register Item Address: OTG_FS_GLOBAL_FS_DIEPTXF1  ------------------------
// SVD Line: 5369

unsigned int OTG_FS_GLOBAL_FS_DIEPTXF1 __AT (0x50000104);



// ---------------------  Field Item: OTG_FS_GLOBAL_FS_DIEPTXF1_INEPTXSA  -------------------------
// SVD Line: 5379

//  <item> SFDITEM_FIELD__OTG_FS_GLOBAL_FS_DIEPTXF1_INEPTXSA
//    <name> INEPTXSA </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x50000104) IN endpoint FIFO2 transmit RAM start  address </i>
//    <edit> 
//      <loc> ( (unsigned short)((OTG_FS_GLOBAL_FS_DIEPTXF1 >> 0) & 0xFFFF), ((OTG_FS_GLOBAL_FS_DIEPTXF1 = (OTG_FS_GLOBAL_FS_DIEPTXF1 & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------  Field Item: OTG_FS_GLOBAL_FS_DIEPTXF1_INEPTXFD  -------------------------
// SVD Line: 5386

//  <item> SFDITEM_FIELD__OTG_FS_GLOBAL_FS_DIEPTXF1_INEPTXFD
//    <name> INEPTXFD </name>
//    <rw> 
//    <i> [Bits 31..16] RW (@ 0x50000104) IN endpoint TxFIFO depth </i>
//    <edit> 
//      <loc> ( (unsigned short)((OTG_FS_GLOBAL_FS_DIEPTXF1 >> 16) & 0xFFFF), ((OTG_FS_GLOBAL_FS_DIEPTXF1 = (OTG_FS_GLOBAL_FS_DIEPTXF1 & ~(0xFFFFUL << 16 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFFF) << 16 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------  Register RTree: OTG_FS_GLOBAL_FS_DIEPTXF1  ---------------------------
// SVD Line: 5369

//  <rtree> SFDITEM_REG__OTG_FS_GLOBAL_FS_DIEPTXF1
//    <name> FS_DIEPTXF1 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x50000104) OTG_FS device IN endpoint transmit FIFO size  register (OTG_FS_DIEPTXF2) </i>
//    <loc> ( (unsigned int)((OTG_FS_GLOBAL_FS_DIEPTXF1 >> 0) & 0xFFFFFFFF), ((OTG_FS_GLOBAL_FS_DIEPTXF1 = (OTG_FS_GLOBAL_FS_DIEPTXF1 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__OTG_FS_GLOBAL_FS_DIEPTXF1_INEPTXSA </item>
//    <item> SFDITEM_FIELD__OTG_FS_GLOBAL_FS_DIEPTXF1_INEPTXFD </item>
//  </rtree>
//  


// --------------------  Register Item Address: OTG_FS_GLOBAL_FS_DIEPTXF2  ------------------------
// SVD Line: 5394

unsigned int OTG_FS_GLOBAL_FS_DIEPTXF2 __AT (0x50000108);



// ---------------------  Field Item: OTG_FS_GLOBAL_FS_DIEPTXF2_INEPTXSA  -------------------------
// SVD Line: 5404

//  <item> SFDITEM_FIELD__OTG_FS_GLOBAL_FS_DIEPTXF2_INEPTXSA
//    <name> INEPTXSA </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x50000108) IN endpoint FIFO3 transmit RAM start  address </i>
//    <edit> 
//      <loc> ( (unsigned short)((OTG_FS_GLOBAL_FS_DIEPTXF2 >> 0) & 0xFFFF), ((OTG_FS_GLOBAL_FS_DIEPTXF2 = (OTG_FS_GLOBAL_FS_DIEPTXF2 & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------  Field Item: OTG_FS_GLOBAL_FS_DIEPTXF2_INEPTXFD  -------------------------
// SVD Line: 5411

//  <item> SFDITEM_FIELD__OTG_FS_GLOBAL_FS_DIEPTXF2_INEPTXFD
//    <name> INEPTXFD </name>
//    <rw> 
//    <i> [Bits 31..16] RW (@ 0x50000108) IN endpoint TxFIFO depth </i>
//    <edit> 
//      <loc> ( (unsigned short)((OTG_FS_GLOBAL_FS_DIEPTXF2 >> 16) & 0xFFFF), ((OTG_FS_GLOBAL_FS_DIEPTXF2 = (OTG_FS_GLOBAL_FS_DIEPTXF2 & ~(0xFFFFUL << 16 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFFF) << 16 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------  Register RTree: OTG_FS_GLOBAL_FS_DIEPTXF2  ---------------------------
// SVD Line: 5394

//  <rtree> SFDITEM_REG__OTG_FS_GLOBAL_FS_DIEPTXF2
//    <name> FS_DIEPTXF2 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x50000108) OTG_FS device IN endpoint transmit FIFO size  register (OTG_FS_DIEPTXF3) </i>
//    <loc> ( (unsigned int)((OTG_FS_GLOBAL_FS_DIEPTXF2 >> 0) & 0xFFFFFFFF), ((OTG_FS_GLOBAL_FS_DIEPTXF2 = (OTG_FS_GLOBAL_FS_DIEPTXF2 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__OTG_FS_GLOBAL_FS_DIEPTXF2_INEPTXSA </item>
//    <item> SFDITEM_FIELD__OTG_FS_GLOBAL_FS_DIEPTXF2_INEPTXFD </item>
//  </rtree>
//  


// --------------------  Register Item Address: OTG_FS_GLOBAL_FS_DIEPTXF3  ------------------------
// SVD Line: 5419

unsigned int OTG_FS_GLOBAL_FS_DIEPTXF3 __AT (0x5000010C);



// ---------------------  Field Item: OTG_FS_GLOBAL_FS_DIEPTXF3_INEPTXSA  -------------------------
// SVD Line: 5429

//  <item> SFDITEM_FIELD__OTG_FS_GLOBAL_FS_DIEPTXF3_INEPTXSA
//    <name> INEPTXSA </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x5000010C) IN endpoint FIFO4 transmit RAM start  address </i>
//    <edit> 
//      <loc> ( (unsigned short)((OTG_FS_GLOBAL_FS_DIEPTXF3 >> 0) & 0xFFFF), ((OTG_FS_GLOBAL_FS_DIEPTXF3 = (OTG_FS_GLOBAL_FS_DIEPTXF3 & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------  Field Item: OTG_FS_GLOBAL_FS_DIEPTXF3_INEPTXFD  -------------------------
// SVD Line: 5436

//  <item> SFDITEM_FIELD__OTG_FS_GLOBAL_FS_DIEPTXF3_INEPTXFD
//    <name> INEPTXFD </name>
//    <rw> 
//    <i> [Bits 31..16] RW (@ 0x5000010C) IN endpoint TxFIFO depth </i>
//    <edit> 
//      <loc> ( (unsigned short)((OTG_FS_GLOBAL_FS_DIEPTXF3 >> 16) & 0xFFFF), ((OTG_FS_GLOBAL_FS_DIEPTXF3 = (OTG_FS_GLOBAL_FS_DIEPTXF3 & ~(0xFFFFUL << 16 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFFF) << 16 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------  Register RTree: OTG_FS_GLOBAL_FS_DIEPTXF3  ---------------------------
// SVD Line: 5419

//  <rtree> SFDITEM_REG__OTG_FS_GLOBAL_FS_DIEPTXF3
//    <name> FS_DIEPTXF3 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x5000010C) OTG_FS device IN endpoint transmit FIFO size  register (OTG_FS_DIEPTXF4) </i>
//    <loc> ( (unsigned int)((OTG_FS_GLOBAL_FS_DIEPTXF3 >> 0) & 0xFFFFFFFF), ((OTG_FS_GLOBAL_FS_DIEPTXF3 = (OTG_FS_GLOBAL_FS_DIEPTXF3 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__OTG_FS_GLOBAL_FS_DIEPTXF3_INEPTXSA </item>
//    <item> SFDITEM_FIELD__OTG_FS_GLOBAL_FS_DIEPTXF3_INEPTXFD </item>
//  </rtree>
//  


// -----------------------------  Peripheral View: OTG_FS_GLOBAL  ---------------------------------
// SVD Line: 4402

//  <view> OTG_FS_GLOBAL
//    <name> OTG_FS_GLOBAL </name>
//    <item> SFDITEM_REG__OTG_FS_GLOBAL_FS_GOTGCTL </item>
//    <item> SFDITEM_REG__OTG_FS_GLOBAL_FS_GOTGINT </item>
//    <item> SFDITEM_REG__OTG_FS_GLOBAL_FS_GAHBCFG </item>
//    <item> SFDITEM_REG__OTG_FS_GLOBAL_FS_GUSBCFG </item>
//    <item> SFDITEM_REG__OTG_FS_GLOBAL_FS_GRSTCTL </item>
//    <item> SFDITEM_REG__OTG_FS_GLOBAL_FS_GINTSTS </item>
//    <item> SFDITEM_REG__OTG_FS_GLOBAL_FS_GINTMSK </item>
//    <item> SFDITEM_REG__OTG_FS_GLOBAL_FS_GRXSTSR_Device </item>
//    <item> SFDITEM_REG__OTG_FS_GLOBAL_FS_GRXSTSR_Host </item>
//    <item> SFDITEM_REG__OTG_FS_GLOBAL_FS_GRXFSIZ </item>
//    <item> SFDITEM_REG__OTG_FS_GLOBAL_FS_GNPTXFSIZ_Device </item>
//    <item> SFDITEM_REG__OTG_FS_GLOBAL_FS_GNPTXFSIZ_Host </item>
//    <item> SFDITEM_REG__OTG_FS_GLOBAL_FS_GNPTXSTS </item>
//    <item> SFDITEM_REG__OTG_FS_GLOBAL_FS_GCCFG </item>
//    <item> SFDITEM_REG__OTG_FS_GLOBAL_FS_CID </item>
//    <item> SFDITEM_REG__OTG_FS_GLOBAL_FS_HPTXFSIZ </item>
//    <item> SFDITEM_REG__OTG_FS_GLOBAL_FS_DIEPTXF1 </item>
//    <item> SFDITEM_REG__OTG_FS_GLOBAL_FS_DIEPTXF2 </item>
//    <item> SFDITEM_REG__OTG_FS_GLOBAL_FS_DIEPTXF3 </item>
//  </view>
//  


// -----------------------  Register Item Address: OTG_FS_HOST_FS_HCFG  ---------------------------
// SVD Line: 5457

unsigned int OTG_FS_HOST_FS_HCFG __AT (0x50000400);



// -------------------------  Field Item: OTG_FS_HOST_FS_HCFG_FSLSPCS  ----------------------------
// SVD Line: 5466

//  <item> SFDITEM_FIELD__OTG_FS_HOST_FS_HCFG_FSLSPCS
//    <name> FSLSPCS </name>
//    <rw> 
//    <i> [Bits 1..0] RW (@ 0x50000400) FS/LS PHY clock select </i>
//    <edit> 
//      <loc> ( (unsigned char)((OTG_FS_HOST_FS_HCFG >> 0) & 0x3), ((OTG_FS_HOST_FS_HCFG = (OTG_FS_HOST_FS_HCFG & ~(0x3UL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: OTG_FS_HOST_FS_HCFG_FSLSS  -----------------------------
// SVD Line: 5473

//  <item> SFDITEM_FIELD__OTG_FS_HOST_FS_HCFG_FSLSS
//    <name> FSLSS </name>
//    <r> 
//    <i> [Bit 2] RO (@ 0x50000400) FS- and LS-only support </i>
//    <check> 
//      <loc> ( (unsigned int) OTG_FS_HOST_FS_HCFG ) </loc>
//      <o.2..2> FSLSS
//    </check>
//  </item>
//  


// ---------------------------  Register RTree: OTG_FS_HOST_FS_HCFG  ------------------------------
// SVD Line: 5457

//  <rtree> SFDITEM_REG__OTG_FS_HOST_FS_HCFG
//    <name> FS_HCFG </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x50000400) OTG_FS host configuration register  (OTG_FS_HCFG) </i>
//    <loc> ( (unsigned int)((OTG_FS_HOST_FS_HCFG >> 0) & 0xFFFFFFFF), ((OTG_FS_HOST_FS_HCFG = (OTG_FS_HOST_FS_HCFG & ~(0x3UL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x3) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__OTG_FS_HOST_FS_HCFG_FSLSPCS </item>
//    <item> SFDITEM_FIELD__OTG_FS_HOST_FS_HCFG_FSLSS </item>
//  </rtree>
//  


// -------------------------  Register Item Address: OTG_FS_HOST_HFIR  ----------------------------
// SVD Line: 5482

unsigned int OTG_FS_HOST_HFIR __AT (0x50000404);



// ---------------------------  Field Item: OTG_FS_HOST_HFIR_FRIVL  -------------------------------
// SVD Line: 5492

//  <item> SFDITEM_FIELD__OTG_FS_HOST_HFIR_FRIVL
//    <name> FRIVL </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x50000404) Frame interval </i>
//    <edit> 
//      <loc> ( (unsigned short)((OTG_FS_HOST_HFIR >> 0) & 0xFFFF), ((OTG_FS_HOST_HFIR = (OTG_FS_HOST_HFIR & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Register RTree: OTG_FS_HOST_HFIR  --------------------------------
// SVD Line: 5482

//  <rtree> SFDITEM_REG__OTG_FS_HOST_HFIR
//    <name> HFIR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x50000404) OTG_FS Host frame interval  register </i>
//    <loc> ( (unsigned int)((OTG_FS_HOST_HFIR >> 0) & 0xFFFFFFFF), ((OTG_FS_HOST_HFIR = (OTG_FS_HOST_HFIR & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__OTG_FS_HOST_HFIR_FRIVL </item>
//  </rtree>
//  


// -----------------------  Register Item Address: OTG_FS_HOST_FS_HFNUM  --------------------------
// SVD Line: 5500

unsigned int OTG_FS_HOST_FS_HFNUM __AT (0x50000408);



// -------------------------  Field Item: OTG_FS_HOST_FS_HFNUM_FRNUM  -----------------------------
// SVD Line: 5510

//  <item> SFDITEM_FIELD__OTG_FS_HOST_FS_HFNUM_FRNUM
//    <name> FRNUM </name>
//    <r> 
//    <i> [Bits 15..0] RO (@ 0x50000408) Frame number </i>
//    <edit> 
//      <loc> ( (unsigned short)((OTG_FS_HOST_FS_HFNUM >> 0) & 0xFFFF) ) </loc>
//    </edit>
//  </item>
//  


// -------------------------  Field Item: OTG_FS_HOST_FS_HFNUM_FTREM  -----------------------------
// SVD Line: 5516

//  <item> SFDITEM_FIELD__OTG_FS_HOST_FS_HFNUM_FTREM
//    <name> FTREM </name>
//    <r> 
//    <i> [Bits 31..16] RO (@ 0x50000408) Frame time remaining </i>
//    <edit> 
//      <loc> ( (unsigned short)((OTG_FS_HOST_FS_HFNUM >> 16) & 0xFFFF) ) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Register RTree: OTG_FS_HOST_FS_HFNUM  ------------------------------
// SVD Line: 5500

//  <rtree> SFDITEM_REG__OTG_FS_HOST_FS_HFNUM
//    <name> FS_HFNUM </name>
//    <r> 
//    <i> [Bits 31..0] RO (@ 0x50000408) OTG_FS host frame number/frame time  remaining register (OTG_FS_HFNUM) </i>
//    <loc> ( (unsigned int)((OTG_FS_HOST_FS_HFNUM >> 0) & 0xFFFFFFFF) ) </loc>
//    <item> SFDITEM_FIELD__OTG_FS_HOST_FS_HFNUM_FRNUM </item>
//    <item> SFDITEM_FIELD__OTG_FS_HOST_FS_HFNUM_FTREM </item>
//  </rtree>
//  


// ----------------------  Register Item Address: OTG_FS_HOST_FS_HPTXSTS  -------------------------
// SVD Line: 5524

unsigned int OTG_FS_HOST_FS_HPTXSTS __AT (0x50000410);



// -----------------------  Field Item: OTG_FS_HOST_FS_HPTXSTS_PTXFSAVL  --------------------------
// SVD Line: 5533

//  <item> SFDITEM_FIELD__OTG_FS_HOST_FS_HPTXSTS_PTXFSAVL
//    <name> PTXFSAVL </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x50000410) Periodic transmit data FIFO space  available </i>
//    <edit> 
//      <loc> ( (unsigned short)((OTG_FS_HOST_FS_HPTXSTS >> 0) & 0xFFFF), ((OTG_FS_HOST_FS_HPTXSTS = (OTG_FS_HOST_FS_HPTXSTS & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------  Field Item: OTG_FS_HOST_FS_HPTXSTS_PTXQSAV  ---------------------------
// SVD Line: 5541

//  <item> SFDITEM_FIELD__OTG_FS_HOST_FS_HPTXSTS_PTXQSAV
//    <name> PTXQSAV </name>
//    <r> 
//    <i> [Bits 23..16] RO (@ 0x50000410) Periodic transmit request queue space  available </i>
//    <edit> 
//      <loc> ( (unsigned char)((OTG_FS_HOST_FS_HPTXSTS >> 16) & 0xFF) ) </loc>
//    </edit>
//  </item>
//  


// -----------------------  Field Item: OTG_FS_HOST_FS_HPTXSTS_PTXQTOP  ---------------------------
// SVD Line: 5549

//  <item> SFDITEM_FIELD__OTG_FS_HOST_FS_HPTXSTS_PTXQTOP
//    <name> PTXQTOP </name>
//    <r> 
//    <i> [Bits 31..24] RO (@ 0x50000410) Top of the periodic transmit request  queue </i>
//    <edit> 
//      <loc> ( (unsigned char)((OTG_FS_HOST_FS_HPTXSTS >> 24) & 0xFF) ) </loc>
//    </edit>
//  </item>
//  


// -------------------------  Register RTree: OTG_FS_HOST_FS_HPTXSTS  -----------------------------
// SVD Line: 5524

//  <rtree> SFDITEM_REG__OTG_FS_HOST_FS_HPTXSTS
//    <name> FS_HPTXSTS </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x50000410) OTG_FS_Host periodic transmit FIFO/queue  status register (OTG_FS_HPTXSTS) </i>
//    <loc> ( (unsigned int)((OTG_FS_HOST_FS_HPTXSTS >> 0) & 0xFFFFFFFF), ((OTG_FS_HOST_FS_HPTXSTS = (OTG_FS_HOST_FS_HPTXSTS & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__OTG_FS_HOST_FS_HPTXSTS_PTXFSAVL </item>
//    <item> SFDITEM_FIELD__OTG_FS_HOST_FS_HPTXSTS_PTXQSAV </item>
//    <item> SFDITEM_FIELD__OTG_FS_HOST_FS_HPTXSTS_PTXQTOP </item>
//  </rtree>
//  


// ------------------------  Register Item Address: OTG_FS_HOST_HAINT  ----------------------------
// SVD Line: 5559

unsigned int OTG_FS_HOST_HAINT __AT (0x50000414);



// ---------------------------  Field Item: OTG_FS_HOST_HAINT_HAINT  ------------------------------
// SVD Line: 5569

//  <item> SFDITEM_FIELD__OTG_FS_HOST_HAINT_HAINT
//    <name> HAINT </name>
//    <r> 
//    <i> [Bits 15..0] RO (@ 0x50000414) Channel interrupts </i>
//    <edit> 
//      <loc> ( (unsigned short)((OTG_FS_HOST_HAINT >> 0) & 0xFFFF) ) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Register RTree: OTG_FS_HOST_HAINT  -------------------------------
// SVD Line: 5559

//  <rtree> SFDITEM_REG__OTG_FS_HOST_HAINT
//    <name> HAINT </name>
//    <r> 
//    <i> [Bits 31..0] RO (@ 0x50000414) OTG_FS Host all channels interrupt  register </i>
//    <loc> ( (unsigned int)((OTG_FS_HOST_HAINT >> 0) & 0xFFFFFFFF) ) </loc>
//    <item> SFDITEM_FIELD__OTG_FS_HOST_HAINT_HAINT </item>
//  </rtree>
//  


// -----------------------  Register Item Address: OTG_FS_HOST_HAINTMSK  --------------------------
// SVD Line: 5577

unsigned int OTG_FS_HOST_HAINTMSK __AT (0x50000418);



// -------------------------  Field Item: OTG_FS_HOST_HAINTMSK_HAINTM  ----------------------------
// SVD Line: 5587

//  <item> SFDITEM_FIELD__OTG_FS_HOST_HAINTMSK_HAINTM
//    <name> HAINTM </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x50000418) Channel interrupt mask </i>
//    <edit> 
//      <loc> ( (unsigned short)((OTG_FS_HOST_HAINTMSK >> 0) & 0xFFFF), ((OTG_FS_HOST_HAINTMSK = (OTG_FS_HOST_HAINTMSK & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Register RTree: OTG_FS_HOST_HAINTMSK  ------------------------------
// SVD Line: 5577

//  <rtree> SFDITEM_REG__OTG_FS_HOST_HAINTMSK
//    <name> HAINTMSK </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x50000418) OTG_FS host all channels interrupt mask  register </i>
//    <loc> ( (unsigned int)((OTG_FS_HOST_HAINTMSK >> 0) & 0xFFFFFFFF), ((OTG_FS_HOST_HAINTMSK = (OTG_FS_HOST_HAINTMSK & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__OTG_FS_HOST_HAINTMSK_HAINTM </item>
//  </rtree>
//  


// -----------------------  Register Item Address: OTG_FS_HOST_FS_HPRT  ---------------------------
// SVD Line: 5595

unsigned int OTG_FS_HOST_FS_HPRT __AT (0x50000440);



// --------------------------  Field Item: OTG_FS_HOST_FS_HPRT_PCSTS  -----------------------------
// SVD Line: 5604

//  <item> SFDITEM_FIELD__OTG_FS_HOST_FS_HPRT_PCSTS
//    <name> PCSTS </name>
//    <r> 
//    <i> [Bit 0] RO (@ 0x50000440) Port connect status </i>
//    <check> 
//      <loc> ( (unsigned int) OTG_FS_HOST_FS_HPRT ) </loc>
//      <o.0..0> PCSTS
//    </check>
//  </item>
//  


// --------------------------  Field Item: OTG_FS_HOST_FS_HPRT_PCDET  -----------------------------
// SVD Line: 5611

//  <item> SFDITEM_FIELD__OTG_FS_HOST_FS_HPRT_PCDET
//    <name> PCDET </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x50000440) Port connect detected </i>
//    <check> 
//      <loc> ( (unsigned int) OTG_FS_HOST_FS_HPRT ) </loc>
//      <o.1..1> PCDET
//    </check>
//  </item>
//  


// --------------------------  Field Item: OTG_FS_HOST_FS_HPRT_PENA  ------------------------------
// SVD Line: 5618

//  <item> SFDITEM_FIELD__OTG_FS_HOST_FS_HPRT_PENA
//    <name> PENA </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x50000440) Port enable </i>
//    <check> 
//      <loc> ( (unsigned int) OTG_FS_HOST_FS_HPRT ) </loc>
//      <o.2..2> PENA
//    </check>
//  </item>
//  


// -------------------------  Field Item: OTG_FS_HOST_FS_HPRT_PENCHNG  ----------------------------
// SVD Line: 5625

//  <item> SFDITEM_FIELD__OTG_FS_HOST_FS_HPRT_PENCHNG
//    <name> PENCHNG </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x50000440) Port enable/disable change </i>
//    <check> 
//      <loc> ( (unsigned int) OTG_FS_HOST_FS_HPRT ) </loc>
//      <o.3..3> PENCHNG
//    </check>
//  </item>
//  


// --------------------------  Field Item: OTG_FS_HOST_FS_HPRT_POCA  ------------------------------
// SVD Line: 5632

//  <item> SFDITEM_FIELD__OTG_FS_HOST_FS_HPRT_POCA
//    <name> POCA </name>
//    <r> 
//    <i> [Bit 4] RO (@ 0x50000440) Port overcurrent active </i>
//    <check> 
//      <loc> ( (unsigned int) OTG_FS_HOST_FS_HPRT ) </loc>
//      <o.4..4> POCA
//    </check>
//  </item>
//  


// -------------------------  Field Item: OTG_FS_HOST_FS_HPRT_POCCHNG  ----------------------------
// SVD Line: 5639

//  <item> SFDITEM_FIELD__OTG_FS_HOST_FS_HPRT_POCCHNG
//    <name> POCCHNG </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x50000440) Port overcurrent change </i>
//    <check> 
//      <loc> ( (unsigned int) OTG_FS_HOST_FS_HPRT ) </loc>
//      <o.5..5> POCCHNG
//    </check>
//  </item>
//  


// --------------------------  Field Item: OTG_FS_HOST_FS_HPRT_PRES  ------------------------------
// SVD Line: 5646

//  <item> SFDITEM_FIELD__OTG_FS_HOST_FS_HPRT_PRES
//    <name> PRES </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x50000440) Port resume </i>
//    <check> 
//      <loc> ( (unsigned int) OTG_FS_HOST_FS_HPRT ) </loc>
//      <o.6..6> PRES
//    </check>
//  </item>
//  


// --------------------------  Field Item: OTG_FS_HOST_FS_HPRT_PSUSP  -----------------------------
// SVD Line: 5653

//  <item> SFDITEM_FIELD__OTG_FS_HOST_FS_HPRT_PSUSP
//    <name> PSUSP </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x50000440) Port suspend </i>
//    <check> 
//      <loc> ( (unsigned int) OTG_FS_HOST_FS_HPRT ) </loc>
//      <o.7..7> PSUSP
//    </check>
//  </item>
//  


// --------------------------  Field Item: OTG_FS_HOST_FS_HPRT_PRST  ------------------------------
// SVD Line: 5660

//  <item> SFDITEM_FIELD__OTG_FS_HOST_FS_HPRT_PRST
//    <name> PRST </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x50000440) Port reset </i>
//    <check> 
//      <loc> ( (unsigned int) OTG_FS_HOST_FS_HPRT ) </loc>
//      <o.8..8> PRST
//    </check>
//  </item>
//  


// --------------------------  Field Item: OTG_FS_HOST_FS_HPRT_PLSTS  -----------------------------
// SVD Line: 5667

//  <item> SFDITEM_FIELD__OTG_FS_HOST_FS_HPRT_PLSTS
//    <name> PLSTS </name>
//    <r> 
//    <i> [Bits 11..10] RO (@ 0x50000440) Port line status </i>
//    <edit> 
//      <loc> ( (unsigned char)((OTG_FS_HOST_FS_HPRT >> 10) & 0x3) ) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: OTG_FS_HOST_FS_HPRT_PPWR  ------------------------------
// SVD Line: 5674

//  <item> SFDITEM_FIELD__OTG_FS_HOST_FS_HPRT_PPWR
//    <name> PPWR </name>
//    <rw> 
//    <i> [Bit 12] RW (@ 0x50000440) Port power </i>
//    <check> 
//      <loc> ( (unsigned int) OTG_FS_HOST_FS_HPRT ) </loc>
//      <o.12..12> PPWR
//    </check>
//  </item>
//  


// --------------------------  Field Item: OTG_FS_HOST_FS_HPRT_PTCTL  -----------------------------
// SVD Line: 5681

//  <item> SFDITEM_FIELD__OTG_FS_HOST_FS_HPRT_PTCTL
//    <name> PTCTL </name>
//    <rw> 
//    <i> [Bits 16..13] RW (@ 0x50000440) Port test control </i>
//    <edit> 
//      <loc> ( (unsigned char)((OTG_FS_HOST_FS_HPRT >> 13) & 0xF), ((OTG_FS_HOST_FS_HPRT = (OTG_FS_HOST_FS_HPRT & ~(0xFUL << 13 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 13 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: OTG_FS_HOST_FS_HPRT_PSPD  ------------------------------
// SVD Line: 5688

//  <item> SFDITEM_FIELD__OTG_FS_HOST_FS_HPRT_PSPD
//    <name> PSPD </name>
//    <r> 
//    <i> [Bits 18..17] RO (@ 0x50000440) Port speed </i>
//    <edit> 
//      <loc> ( (unsigned char)((OTG_FS_HOST_FS_HPRT >> 17) & 0x3) ) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Register RTree: OTG_FS_HOST_FS_HPRT  ------------------------------
// SVD Line: 5595

//  <rtree> SFDITEM_REG__OTG_FS_HOST_FS_HPRT
//    <name> FS_HPRT </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x50000440) OTG_FS host port control and status register  (OTG_FS_HPRT) </i>
//    <loc> ( (unsigned int)((OTG_FS_HOST_FS_HPRT >> 0) & 0xFFFFFFFF), ((OTG_FS_HOST_FS_HPRT = (OTG_FS_HOST_FS_HPRT & ~(0x1F1EEUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1F1EE) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__OTG_FS_HOST_FS_HPRT_PCSTS </item>
//    <item> SFDITEM_FIELD__OTG_FS_HOST_FS_HPRT_PCDET </item>
//    <item> SFDITEM_FIELD__OTG_FS_HOST_FS_HPRT_PENA </item>
//    <item> SFDITEM_FIELD__OTG_FS_HOST_FS_HPRT_PENCHNG </item>
//    <item> SFDITEM_FIELD__OTG_FS_HOST_FS_HPRT_POCA </item>
//    <item> SFDITEM_FIELD__OTG_FS_HOST_FS_HPRT_POCCHNG </item>
//    <item> SFDITEM_FIELD__OTG_FS_HOST_FS_HPRT_PRES </item>
//    <item> SFDITEM_FIELD__OTG_FS_HOST_FS_HPRT_PSUSP </item>
//    <item> SFDITEM_FIELD__OTG_FS_HOST_FS_HPRT_PRST </item>
//    <item> SFDITEM_FIELD__OTG_FS_HOST_FS_HPRT_PLSTS </item>
//    <item> SFDITEM_FIELD__OTG_FS_HOST_FS_HPRT_PPWR </item>
//    <item> SFDITEM_FIELD__OTG_FS_HOST_FS_HPRT_PTCTL </item>
//    <item> SFDITEM_FIELD__OTG_FS_HOST_FS_HPRT_PSPD </item>
//  </rtree>
//  


// ----------------------  Register Item Address: OTG_FS_HOST_FS_HCCHAR0  -------------------------
// SVD Line: 5697

unsigned int OTG_FS_HOST_FS_HCCHAR0 __AT (0x50000500);



// ------------------------  Field Item: OTG_FS_HOST_FS_HCCHAR0_MPSIZ  ----------------------------
// SVD Line: 5707

//  <item> SFDITEM_FIELD__OTG_FS_HOST_FS_HCCHAR0_MPSIZ
//    <name> MPSIZ </name>
//    <rw> 
//    <i> [Bits 10..0] RW (@ 0x50000500) Maximum packet size </i>
//    <edit> 
//      <loc> ( (unsigned short)((OTG_FS_HOST_FS_HCCHAR0 >> 0) & 0x7FF), ((OTG_FS_HOST_FS_HCCHAR0 = (OTG_FS_HOST_FS_HCCHAR0 & ~(0x7FFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0x7FF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------  Field Item: OTG_FS_HOST_FS_HCCHAR0_EPNUM  ----------------------------
// SVD Line: 5713

//  <item> SFDITEM_FIELD__OTG_FS_HOST_FS_HCCHAR0_EPNUM
//    <name> EPNUM </name>
//    <rw> 
//    <i> [Bits 14..11] RW (@ 0x50000500) Endpoint number </i>
//    <edit> 
//      <loc> ( (unsigned char)((OTG_FS_HOST_FS_HCCHAR0 >> 11) & 0xF), ((OTG_FS_HOST_FS_HCCHAR0 = (OTG_FS_HOST_FS_HCCHAR0 & ~(0xFUL << 11 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 11 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------  Field Item: OTG_FS_HOST_FS_HCCHAR0_EPDIR  ----------------------------
// SVD Line: 5719

//  <item> SFDITEM_FIELD__OTG_FS_HOST_FS_HCCHAR0_EPDIR
//    <name> EPDIR </name>
//    <rw> 
//    <i> [Bit 15] RW (@ 0x50000500) Endpoint direction </i>
//    <check> 
//      <loc> ( (unsigned int) OTG_FS_HOST_FS_HCCHAR0 ) </loc>
//      <o.15..15> EPDIR
//    </check>
//  </item>
//  


// ------------------------  Field Item: OTG_FS_HOST_FS_HCCHAR0_LSDEV  ----------------------------
// SVD Line: 5725

//  <item> SFDITEM_FIELD__OTG_FS_HOST_FS_HCCHAR0_LSDEV
//    <name> LSDEV </name>
//    <rw> 
//    <i> [Bit 17] RW (@ 0x50000500) Low-speed device </i>
//    <check> 
//      <loc> ( (unsigned int) OTG_FS_HOST_FS_HCCHAR0 ) </loc>
//      <o.17..17> LSDEV
//    </check>
//  </item>
//  


// ------------------------  Field Item: OTG_FS_HOST_FS_HCCHAR0_EPTYP  ----------------------------
// SVD Line: 5731

//  <item> SFDITEM_FIELD__OTG_FS_HOST_FS_HCCHAR0_EPTYP
//    <name> EPTYP </name>
//    <rw> 
//    <i> [Bits 19..18] RW (@ 0x50000500) Endpoint type </i>
//    <edit> 
//      <loc> ( (unsigned char)((OTG_FS_HOST_FS_HCCHAR0 >> 18) & 0x3), ((OTG_FS_HOST_FS_HCCHAR0 = (OTG_FS_HOST_FS_HCCHAR0 & ~(0x3UL << 18 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 18 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------  Field Item: OTG_FS_HOST_FS_HCCHAR0_MCNT  ----------------------------
// SVD Line: 5737

//  <item> SFDITEM_FIELD__OTG_FS_HOST_FS_HCCHAR0_MCNT
//    <name> MCNT </name>
//    <rw> 
//    <i> [Bits 21..20] RW (@ 0x50000500) Multicount </i>
//    <edit> 
//      <loc> ( (unsigned char)((OTG_FS_HOST_FS_HCCHAR0 >> 20) & 0x3), ((OTG_FS_HOST_FS_HCCHAR0 = (OTG_FS_HOST_FS_HCCHAR0 & ~(0x3UL << 20 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 20 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------  Field Item: OTG_FS_HOST_FS_HCCHAR0_DAD  -----------------------------
// SVD Line: 5743

//  <item> SFDITEM_FIELD__OTG_FS_HOST_FS_HCCHAR0_DAD
//    <name> DAD </name>
//    <rw> 
//    <i> [Bits 28..22] RW (@ 0x50000500) Device address </i>
//    <edit> 
//      <loc> ( (unsigned char)((OTG_FS_HOST_FS_HCCHAR0 >> 22) & 0x7F), ((OTG_FS_HOST_FS_HCCHAR0 = (OTG_FS_HOST_FS_HCCHAR0 & ~(0x7FUL << 22 )) | ((unsigned long)(Gui_u8:GuiVal & 0x7F) << 22 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------  Field Item: OTG_FS_HOST_FS_HCCHAR0_ODDFRM  ---------------------------
// SVD Line: 5749

//  <item> SFDITEM_FIELD__OTG_FS_HOST_FS_HCCHAR0_ODDFRM
//    <name> ODDFRM </name>
//    <rw> 
//    <i> [Bit 29] RW (@ 0x50000500) Odd frame </i>
//    <check> 
//      <loc> ( (unsigned int) OTG_FS_HOST_FS_HCCHAR0 ) </loc>
//      <o.29..29> ODDFRM
//    </check>
//  </item>
//  


// ------------------------  Field Item: OTG_FS_HOST_FS_HCCHAR0_CHDIS  ----------------------------
// SVD Line: 5755

//  <item> SFDITEM_FIELD__OTG_FS_HOST_FS_HCCHAR0_CHDIS
//    <name> CHDIS </name>
//    <rw> 
//    <i> [Bit 30] RW (@ 0x50000500) Channel disable </i>
//    <check> 
//      <loc> ( (unsigned int) OTG_FS_HOST_FS_HCCHAR0 ) </loc>
//      <o.30..30> CHDIS
//    </check>
//  </item>
//  


// ------------------------  Field Item: OTG_FS_HOST_FS_HCCHAR0_CHENA  ----------------------------
// SVD Line: 5761

//  <item> SFDITEM_FIELD__OTG_FS_HOST_FS_HCCHAR0_CHENA
//    <name> CHENA </name>
//    <rw> 
//    <i> [Bit 31] RW (@ 0x50000500) Channel enable </i>
//    <check> 
//      <loc> ( (unsigned int) OTG_FS_HOST_FS_HCCHAR0 ) </loc>
//      <o.31..31> CHENA
//    </check>
//  </item>
//  


// -------------------------  Register RTree: OTG_FS_HOST_FS_HCCHAR0  -----------------------------
// SVD Line: 5697

//  <rtree> SFDITEM_REG__OTG_FS_HOST_FS_HCCHAR0
//    <name> FS_HCCHAR0 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x50000500) OTG_FS host channel-0 characteristics  register (OTG_FS_HCCHAR0) </i>
//    <loc> ( (unsigned int)((OTG_FS_HOST_FS_HCCHAR0 >> 0) & 0xFFFFFFFF), ((OTG_FS_HOST_FS_HCCHAR0 = (OTG_FS_HOST_FS_HCCHAR0 & ~(0xFFFEFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFEFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__OTG_FS_HOST_FS_HCCHAR0_MPSIZ </item>
//    <item> SFDITEM_FIELD__OTG_FS_HOST_FS_HCCHAR0_EPNUM </item>
//    <item> SFDITEM_FIELD__OTG_FS_HOST_FS_HCCHAR0_EPDIR </item>
//    <item> SFDITEM_FIELD__OTG_FS_HOST_FS_HCCHAR0_LSDEV </item>
//    <item> SFDITEM_FIELD__OTG_FS_HOST_FS_HCCHAR0_EPTYP </item>
//    <item> SFDITEM_FIELD__OTG_FS_HOST_FS_HCCHAR0_MCNT </item>
//    <item> SFDITEM_FIELD__OTG_FS_HOST_FS_HCCHAR0_DAD </item>
//    <item> SFDITEM_FIELD__OTG_FS_HOST_FS_HCCHAR0_ODDFRM </item>
//    <item> SFDITEM_FIELD__OTG_FS_HOST_FS_HCCHAR0_CHDIS </item>
//    <item> SFDITEM_FIELD__OTG_FS_HOST_FS_HCCHAR0_CHENA </item>
//  </rtree>
//  


// ----------------------  Register Item Address: OTG_FS_HOST_FS_HCCHAR1  -------------------------
// SVD Line: 5769

unsigned int OTG_FS_HOST_FS_HCCHAR1 __AT (0x50000520);



// ------------------------  Field Item: OTG_FS_HOST_FS_HCCHAR1_MPSIZ  ----------------------------
// SVD Line: 5779

//  <item> SFDITEM_FIELD__OTG_FS_HOST_FS_HCCHAR1_MPSIZ
//    <name> MPSIZ </name>
//    <rw> 
//    <i> [Bits 10..0] RW (@ 0x50000520) Maximum packet size </i>
//    <edit> 
//      <loc> ( (unsigned short)((OTG_FS_HOST_FS_HCCHAR1 >> 0) & 0x7FF), ((OTG_FS_HOST_FS_HCCHAR1 = (OTG_FS_HOST_FS_HCCHAR1 & ~(0x7FFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0x7FF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------  Field Item: OTG_FS_HOST_FS_HCCHAR1_EPNUM  ----------------------------
// SVD Line: 5785

//  <item> SFDITEM_FIELD__OTG_FS_HOST_FS_HCCHAR1_EPNUM
//    <name> EPNUM </name>
//    <rw> 
//    <i> [Bits 14..11] RW (@ 0x50000520) Endpoint number </i>
//    <edit> 
//      <loc> ( (unsigned char)((OTG_FS_HOST_FS_HCCHAR1 >> 11) & 0xF), ((OTG_FS_HOST_FS_HCCHAR1 = (OTG_FS_HOST_FS_HCCHAR1 & ~(0xFUL << 11 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 11 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------  Field Item: OTG_FS_HOST_FS_HCCHAR1_EPDIR  ----------------------------
// SVD Line: 5791

//  <item> SFDITEM_FIELD__OTG_FS_HOST_FS_HCCHAR1_EPDIR
//    <name> EPDIR </name>
//    <rw> 
//    <i> [Bit 15] RW (@ 0x50000520) Endpoint direction </i>
//    <check> 
//      <loc> ( (unsigned int) OTG_FS_HOST_FS_HCCHAR1 ) </loc>
//      <o.15..15> EPDIR
//    </check>
//  </item>
//  


// ------------------------  Field Item: OTG_FS_HOST_FS_HCCHAR1_LSDEV  ----------------------------
// SVD Line: 5797

//  <item> SFDITEM_FIELD__OTG_FS_HOST_FS_HCCHAR1_LSDEV
//    <name> LSDEV </name>
//    <rw> 
//    <i> [Bit 17] RW (@ 0x50000520) Low-speed device </i>
//    <check> 
//      <loc> ( (unsigned int) OTG_FS_HOST_FS_HCCHAR1 ) </loc>
//      <o.17..17> LSDEV
//    </check>
//  </item>
//  


// ------------------------  Field Item: OTG_FS_HOST_FS_HCCHAR1_EPTYP  ----------------------------
// SVD Line: 5803

//  <item> SFDITEM_FIELD__OTG_FS_HOST_FS_HCCHAR1_EPTYP
//    <name> EPTYP </name>
//    <rw> 
//    <i> [Bits 19..18] RW (@ 0x50000520) Endpoint type </i>
//    <edit> 
//      <loc> ( (unsigned char)((OTG_FS_HOST_FS_HCCHAR1 >> 18) & 0x3), ((OTG_FS_HOST_FS_HCCHAR1 = (OTG_FS_HOST_FS_HCCHAR1 & ~(0x3UL << 18 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 18 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------  Field Item: OTG_FS_HOST_FS_HCCHAR1_MCNT  ----------------------------
// SVD Line: 5809

//  <item> SFDITEM_FIELD__OTG_FS_HOST_FS_HCCHAR1_MCNT
//    <name> MCNT </name>
//    <rw> 
//    <i> [Bits 21..20] RW (@ 0x50000520) Multicount </i>
//    <edit> 
//      <loc> ( (unsigned char)((OTG_FS_HOST_FS_HCCHAR1 >> 20) & 0x3), ((OTG_FS_HOST_FS_HCCHAR1 = (OTG_FS_HOST_FS_HCCHAR1 & ~(0x3UL << 20 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 20 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------  Field Item: OTG_FS_HOST_FS_HCCHAR1_DAD  -----------------------------
// SVD Line: 5815

//  <item> SFDITEM_FIELD__OTG_FS_HOST_FS_HCCHAR1_DAD
//    <name> DAD </name>
//    <rw> 
//    <i> [Bits 28..22] RW (@ 0x50000520) Device address </i>
//    <edit> 
//      <loc> ( (unsigned char)((OTG_FS_HOST_FS_HCCHAR1 >> 22) & 0x7F), ((OTG_FS_HOST_FS_HCCHAR1 = (OTG_FS_HOST_FS_HCCHAR1 & ~(0x7FUL << 22 )) | ((unsigned long)(Gui_u8:GuiVal & 0x7F) << 22 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------  Field Item: OTG_FS_HOST_FS_HCCHAR1_ODDFRM  ---------------------------
// SVD Line: 5821

//  <item> SFDITEM_FIELD__OTG_FS_HOST_FS_HCCHAR1_ODDFRM
//    <name> ODDFRM </name>
//    <rw> 
//    <i> [Bit 29] RW (@ 0x50000520) Odd frame </i>
//    <check> 
//      <loc> ( (unsigned int) OTG_FS_HOST_FS_HCCHAR1 ) </loc>
//      <o.29..29> ODDFRM
//    </check>
//  </item>
//  


// ------------------------  Field Item: OTG_FS_HOST_FS_HCCHAR1_CHDIS  ----------------------------
// SVD Line: 5827

//  <item> SFDITEM_FIELD__OTG_FS_HOST_FS_HCCHAR1_CHDIS
//    <name> CHDIS </name>
//    <rw> 
//    <i> [Bit 30] RW (@ 0x50000520) Channel disable </i>
//    <check> 
//      <loc> ( (unsigned int) OTG_FS_HOST_FS_HCCHAR1 ) </loc>
//      <o.30..30> CHDIS
//    </check>
//  </item>
//  


// ------------------------  Field Item: OTG_FS_HOST_FS_HCCHAR1_CHENA  ----------------------------
// SVD Line: 5833

//  <item> SFDITEM_FIELD__OTG_FS_HOST_FS_HCCHAR1_CHENA
//    <name> CHENA </name>
//    <rw> 
//    <i> [Bit 31] RW (@ 0x50000520) Channel enable </i>
//    <check> 
//      <loc> ( (unsigned int) OTG_FS_HOST_FS_HCCHAR1 ) </loc>
//      <o.31..31> CHENA
//    </check>
//  </item>
//  


// -------------------------  Register RTree: OTG_FS_HOST_FS_HCCHAR1  -----------------------------
// SVD Line: 5769

//  <rtree> SFDITEM_REG__OTG_FS_HOST_FS_HCCHAR1
//    <name> FS_HCCHAR1 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x50000520) OTG_FS host channel-1 characteristics  register (OTG_FS_HCCHAR1) </i>
//    <loc> ( (unsigned int)((OTG_FS_HOST_FS_HCCHAR1 >> 0) & 0xFFFFFFFF), ((OTG_FS_HOST_FS_HCCHAR1 = (OTG_FS_HOST_FS_HCCHAR1 & ~(0xFFFEFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFEFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__OTG_FS_HOST_FS_HCCHAR1_MPSIZ </item>
//    <item> SFDITEM_FIELD__OTG_FS_HOST_FS_HCCHAR1_EPNUM </item>
//    <item> SFDITEM_FIELD__OTG_FS_HOST_FS_HCCHAR1_EPDIR </item>
//    <item> SFDITEM_FIELD__OTG_FS_HOST_FS_HCCHAR1_LSDEV </item>
//    <item> SFDITEM_FIELD__OTG_FS_HOST_FS_HCCHAR1_EPTYP </item>
//    <item> SFDITEM_FIELD__OTG_FS_HOST_FS_HCCHAR1_MCNT </item>
//    <item> SFDITEM_FIELD__OTG_FS_HOST_FS_HCCHAR1_DAD </item>
//    <item> SFDITEM_FIELD__OTG_FS_HOST_FS_HCCHAR1_ODDFRM </item>
//    <item> SFDITEM_FIELD__OTG_FS_HOST_FS_HCCHAR1_CHDIS </item>
//    <item> SFDITEM_FIELD__OTG_FS_HOST_FS_HCCHAR1_CHENA </item>
//  </rtree>
//  


// ----------------------  Register Item Address: OTG_FS_HOST_FS_HCCHAR2  -------------------------
// SVD Line: 5841

unsigned int OTG_FS_HOST_FS_HCCHAR2 __AT (0x50000540);



// ------------------------  Field Item: OTG_FS_HOST_FS_HCCHAR2_MPSIZ  ----------------------------
// SVD Line: 5851

//  <item> SFDITEM_FIELD__OTG_FS_HOST_FS_HCCHAR2_MPSIZ
//    <name> MPSIZ </name>
//    <rw> 
//    <i> [Bits 10..0] RW (@ 0x50000540) Maximum packet size </i>
//    <edit> 
//      <loc> ( (unsigned short)((OTG_FS_HOST_FS_HCCHAR2 >> 0) & 0x7FF), ((OTG_FS_HOST_FS_HCCHAR2 = (OTG_FS_HOST_FS_HCCHAR2 & ~(0x7FFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0x7FF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------  Field Item: OTG_FS_HOST_FS_HCCHAR2_EPNUM  ----------------------------
// SVD Line: 5857

//  <item> SFDITEM_FIELD__OTG_FS_HOST_FS_HCCHAR2_EPNUM
//    <name> EPNUM </name>
//    <rw> 
//    <i> [Bits 14..11] RW (@ 0x50000540) Endpoint number </i>
//    <edit> 
//      <loc> ( (unsigned char)((OTG_FS_HOST_FS_HCCHAR2 >> 11) & 0xF), ((OTG_FS_HOST_FS_HCCHAR2 = (OTG_FS_HOST_FS_HCCHAR2 & ~(0xFUL << 11 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 11 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------  Field Item: OTG_FS_HOST_FS_HCCHAR2_EPDIR  ----------------------------
// SVD Line: 5863

//  <item> SFDITEM_FIELD__OTG_FS_HOST_FS_HCCHAR2_EPDIR
//    <name> EPDIR </name>
//    <rw> 
//    <i> [Bit 15] RW (@ 0x50000540) Endpoint direction </i>
//    <check> 
//      <loc> ( (unsigned int) OTG_FS_HOST_FS_HCCHAR2 ) </loc>
//      <o.15..15> EPDIR
//    </check>
//  </item>
//  


// ------------------------  Field Item: OTG_FS_HOST_FS_HCCHAR2_LSDEV  ----------------------------
// SVD Line: 5869

//  <item> SFDITEM_FIELD__OTG_FS_HOST_FS_HCCHAR2_LSDEV
//    <name> LSDEV </name>
//    <rw> 
//    <i> [Bit 17] RW (@ 0x50000540) Low-speed device </i>
//    <check> 
//      <loc> ( (unsigned int) OTG_FS_HOST_FS_HCCHAR2 ) </loc>
//      <o.17..17> LSDEV
//    </check>
//  </item>
//  


// ------------------------  Field Item: OTG_FS_HOST_FS_HCCHAR2_EPTYP  ----------------------------
// SVD Line: 5875

//  <item> SFDITEM_FIELD__OTG_FS_HOST_FS_HCCHAR2_EPTYP
//    <name> EPTYP </name>
//    <rw> 
//    <i> [Bits 19..18] RW (@ 0x50000540) Endpoint type </i>
//    <edit> 
//      <loc> ( (unsigned char)((OTG_FS_HOST_FS_HCCHAR2 >> 18) & 0x3), ((OTG_FS_HOST_FS_HCCHAR2 = (OTG_FS_HOST_FS_HCCHAR2 & ~(0x3UL << 18 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 18 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------  Field Item: OTG_FS_HOST_FS_HCCHAR2_MCNT  ----------------------------
// SVD Line: 5881

//  <item> SFDITEM_FIELD__OTG_FS_HOST_FS_HCCHAR2_MCNT
//    <name> MCNT </name>
//    <rw> 
//    <i> [Bits 21..20] RW (@ 0x50000540) Multicount </i>
//    <edit> 
//      <loc> ( (unsigned char)((OTG_FS_HOST_FS_HCCHAR2 >> 20) & 0x3), ((OTG_FS_HOST_FS_HCCHAR2 = (OTG_FS_HOST_FS_HCCHAR2 & ~(0x3UL << 20 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 20 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------  Field Item: OTG_FS_HOST_FS_HCCHAR2_DAD  -----------------------------
// SVD Line: 5887

//  <item> SFDITEM_FIELD__OTG_FS_HOST_FS_HCCHAR2_DAD
//    <name> DAD </name>
//    <rw> 
//    <i> [Bits 28..22] RW (@ 0x50000540) Device address </i>
//    <edit> 
//      <loc> ( (unsigned char)((OTG_FS_HOST_FS_HCCHAR2 >> 22) & 0x7F), ((OTG_FS_HOST_FS_HCCHAR2 = (OTG_FS_HOST_FS_HCCHAR2 & ~(0x7FUL << 22 )) | ((unsigned long)(Gui_u8:GuiVal & 0x7F) << 22 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------  Field Item: OTG_FS_HOST_FS_HCCHAR2_ODDFRM  ---------------------------
// SVD Line: 5893

//  <item> SFDITEM_FIELD__OTG_FS_HOST_FS_HCCHAR2_ODDFRM
//    <name> ODDFRM </name>
//    <rw> 
//    <i> [Bit 29] RW (@ 0x50000540) Odd frame </i>
//    <check> 
//      <loc> ( (unsigned int) OTG_FS_HOST_FS_HCCHAR2 ) </loc>
//      <o.29..29> ODDFRM
//    </check>
//  </item>
//  


// ------------------------  Field Item: OTG_FS_HOST_FS_HCCHAR2_CHDIS  ----------------------------
// SVD Line: 5899

//  <item> SFDITEM_FIELD__OTG_FS_HOST_FS_HCCHAR2_CHDIS
//    <name> CHDIS </name>
//    <rw> 
//    <i> [Bit 30] RW (@ 0x50000540) Channel disable </i>
//    <check> 
//      <loc> ( (unsigned int) OTG_FS_HOST_FS_HCCHAR2 ) </loc>
//      <o.30..30> CHDIS
//    </check>
//  </item>
//  


// ------------------------  Field Item: OTG_FS_HOST_FS_HCCHAR2_CHENA  ----------------------------
// SVD Line: 5905

//  <item> SFDITEM_FIELD__OTG_FS_HOST_FS_HCCHAR2_CHENA
//    <name> CHENA </name>
//    <rw> 
//    <i> [Bit 31] RW (@ 0x50000540) Channel enable </i>
//    <check> 
//      <loc> ( (unsigned int) OTG_FS_HOST_FS_HCCHAR2 ) </loc>
//      <o.31..31> CHENA
//    </check>
//  </item>
//  


// -------------------------  Register RTree: OTG_FS_HOST_FS_HCCHAR2  -----------------------------
// SVD Line: 5841

//  <rtree> SFDITEM_REG__OTG_FS_HOST_FS_HCCHAR2
//    <name> FS_HCCHAR2 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x50000540) OTG_FS host channel-2 characteristics  register (OTG_FS_HCCHAR2) </i>
//    <loc> ( (unsigned int)((OTG_FS_HOST_FS_HCCHAR2 >> 0) & 0xFFFFFFFF), ((OTG_FS_HOST_FS_HCCHAR2 = (OTG_FS_HOST_FS_HCCHAR2 & ~(0xFFFEFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFEFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__OTG_FS_HOST_FS_HCCHAR2_MPSIZ </item>
//    <item> SFDITEM_FIELD__OTG_FS_HOST_FS_HCCHAR2_EPNUM </item>
//    <item> SFDITEM_FIELD__OTG_FS_HOST_FS_HCCHAR2_EPDIR </item>
//    <item> SFDITEM_FIELD__OTG_FS_HOST_FS_HCCHAR2_LSDEV </item>
//    <item> SFDITEM_FIELD__OTG_FS_HOST_FS_HCCHAR2_EPTYP </item>
//    <item> SFDITEM_FIELD__OTG_FS_HOST_FS_HCCHAR2_MCNT </item>
//    <item> SFDITEM_FIELD__OTG_FS_HOST_FS_HCCHAR2_DAD </item>
//    <item> SFDITEM_FIELD__OTG_FS_HOST_FS_HCCHAR2_ODDFRM </item>
//    <item> SFDITEM_FIELD__OTG_FS_HOST_FS_HCCHAR2_CHDIS </item>
//    <item> SFDITEM_FIELD__OTG_FS_HOST_FS_HCCHAR2_CHENA </item>
//  </rtree>
//  


// ----------------------  Register Item Address: OTG_FS_HOST_FS_HCCHAR3  -------------------------
// SVD Line: 5913

unsigned int OTG_FS_HOST_FS_HCCHAR3 __AT (0x50000560);



// ------------------------  Field Item: OTG_FS_HOST_FS_HCCHAR3_MPSIZ  ----------------------------
// SVD Line: 5923

//  <item> SFDITEM_FIELD__OTG_FS_HOST_FS_HCCHAR3_MPSIZ
//    <name> MPSIZ </name>
//    <rw> 
//    <i> [Bits 10..0] RW (@ 0x50000560) Maximum packet size </i>
//    <edit> 
//      <loc> ( (unsigned short)((OTG_FS_HOST_FS_HCCHAR3 >> 0) & 0x7FF), ((OTG_FS_HOST_FS_HCCHAR3 = (OTG_FS_HOST_FS_HCCHAR3 & ~(0x7FFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0x7FF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------  Field Item: OTG_FS_HOST_FS_HCCHAR3_EPNUM  ----------------------------
// SVD Line: 5929

//  <item> SFDITEM_FIELD__OTG_FS_HOST_FS_HCCHAR3_EPNUM
//    <name> EPNUM </name>
//    <rw> 
//    <i> [Bits 14..11] RW (@ 0x50000560) Endpoint number </i>
//    <edit> 
//      <loc> ( (unsigned char)((OTG_FS_HOST_FS_HCCHAR3 >> 11) & 0xF), ((OTG_FS_HOST_FS_HCCHAR3 = (OTG_FS_HOST_FS_HCCHAR3 & ~(0xFUL << 11 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 11 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------  Field Item: OTG_FS_HOST_FS_HCCHAR3_EPDIR  ----------------------------
// SVD Line: 5935

//  <item> SFDITEM_FIELD__OTG_FS_HOST_FS_HCCHAR3_EPDIR
//    <name> EPDIR </name>
//    <rw> 
//    <i> [Bit 15] RW (@ 0x50000560) Endpoint direction </i>
//    <check> 
//      <loc> ( (unsigned int) OTG_FS_HOST_FS_HCCHAR3 ) </loc>
//      <o.15..15> EPDIR
//    </check>
//  </item>
//  


// ------------------------  Field Item: OTG_FS_HOST_FS_HCCHAR3_LSDEV  ----------------------------
// SVD Line: 5941

//  <item> SFDITEM_FIELD__OTG_FS_HOST_FS_HCCHAR3_LSDEV
//    <name> LSDEV </name>
//    <rw> 
//    <i> [Bit 17] RW (@ 0x50000560) Low-speed device </i>
//    <check> 
//      <loc> ( (unsigned int) OTG_FS_HOST_FS_HCCHAR3 ) </loc>
//      <o.17..17> LSDEV
//    </check>
//  </item>
//  


// ------------------------  Field Item: OTG_FS_HOST_FS_HCCHAR3_EPTYP  ----------------------------
// SVD Line: 5947

//  <item> SFDITEM_FIELD__OTG_FS_HOST_FS_HCCHAR3_EPTYP
//    <name> EPTYP </name>
//    <rw> 
//    <i> [Bits 19..18] RW (@ 0x50000560) Endpoint type </i>
//    <edit> 
//      <loc> ( (unsigned char)((OTG_FS_HOST_FS_HCCHAR3 >> 18) & 0x3), ((OTG_FS_HOST_FS_HCCHAR3 = (OTG_FS_HOST_FS_HCCHAR3 & ~(0x3UL << 18 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 18 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------  Field Item: OTG_FS_HOST_FS_HCCHAR3_MCNT  ----------------------------
// SVD Line: 5953

//  <item> SFDITEM_FIELD__OTG_FS_HOST_FS_HCCHAR3_MCNT
//    <name> MCNT </name>
//    <rw> 
//    <i> [Bits 21..20] RW (@ 0x50000560) Multicount </i>
//    <edit> 
//      <loc> ( (unsigned char)((OTG_FS_HOST_FS_HCCHAR3 >> 20) & 0x3), ((OTG_FS_HOST_FS_HCCHAR3 = (OTG_FS_HOST_FS_HCCHAR3 & ~(0x3UL << 20 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 20 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------  Field Item: OTG_FS_HOST_FS_HCCHAR3_DAD  -----------------------------
// SVD Line: 5959

//  <item> SFDITEM_FIELD__OTG_FS_HOST_FS_HCCHAR3_DAD
//    <name> DAD </name>
//    <rw> 
//    <i> [Bits 28..22] RW (@ 0x50000560) Device address </i>
//    <edit> 
//      <loc> ( (unsigned char)((OTG_FS_HOST_FS_HCCHAR3 >> 22) & 0x7F), ((OTG_FS_HOST_FS_HCCHAR3 = (OTG_FS_HOST_FS_HCCHAR3 & ~(0x7FUL << 22 )) | ((unsigned long)(Gui_u8:GuiVal & 0x7F) << 22 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------  Field Item: OTG_FS_HOST_FS_HCCHAR3_ODDFRM  ---------------------------
// SVD Line: 5965

//  <item> SFDITEM_FIELD__OTG_FS_HOST_FS_HCCHAR3_ODDFRM
//    <name> ODDFRM </name>
//    <rw> 
//    <i> [Bit 29] RW (@ 0x50000560) Odd frame </i>
//    <check> 
//      <loc> ( (unsigned int) OTG_FS_HOST_FS_HCCHAR3 ) </loc>
//      <o.29..29> ODDFRM
//    </check>
//  </item>
//  


// ------------------------  Field Item: OTG_FS_HOST_FS_HCCHAR3_CHDIS  ----------------------------
// SVD Line: 5971

//  <item> SFDITEM_FIELD__OTG_FS_HOST_FS_HCCHAR3_CHDIS
//    <name> CHDIS </name>
//    <rw> 
//    <i> [Bit 30] RW (@ 0x50000560) Channel disable </i>
//    <check> 
//      <loc> ( (unsigned int) OTG_FS_HOST_FS_HCCHAR3 ) </loc>
//      <o.30..30> CHDIS
//    </check>
//  </item>
//  


// ------------------------  Field Item: OTG_FS_HOST_FS_HCCHAR3_CHENA  ----------------------------
// SVD Line: 5977

//  <item> SFDITEM_FIELD__OTG_FS_HOST_FS_HCCHAR3_CHENA
//    <name> CHENA </name>
//    <rw> 
//    <i> [Bit 31] RW (@ 0x50000560) Channel enable </i>
//    <check> 
//      <loc> ( (unsigned int) OTG_FS_HOST_FS_HCCHAR3 ) </loc>
//      <o.31..31> CHENA
//    </check>
//  </item>
//  


// -------------------------  Register RTree: OTG_FS_HOST_FS_HCCHAR3  -----------------------------
// SVD Line: 5913

//  <rtree> SFDITEM_REG__OTG_FS_HOST_FS_HCCHAR3
//    <name> FS_HCCHAR3 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x50000560) OTG_FS host channel-3 characteristics  register (OTG_FS_HCCHAR3) </i>
//    <loc> ( (unsigned int)((OTG_FS_HOST_FS_HCCHAR3 >> 0) & 0xFFFFFFFF), ((OTG_FS_HOST_FS_HCCHAR3 = (OTG_FS_HOST_FS_HCCHAR3 & ~(0xFFFEFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFEFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__OTG_FS_HOST_FS_HCCHAR3_MPSIZ </item>
//    <item> SFDITEM_FIELD__OTG_FS_HOST_FS_HCCHAR3_EPNUM </item>
//    <item> SFDITEM_FIELD__OTG_FS_HOST_FS_HCCHAR3_EPDIR </item>
//    <item> SFDITEM_FIELD__OTG_FS_HOST_FS_HCCHAR3_LSDEV </item>
//    <item> SFDITEM_FIELD__OTG_FS_HOST_FS_HCCHAR3_EPTYP </item>
//    <item> SFDITEM_FIELD__OTG_FS_HOST_FS_HCCHAR3_MCNT </item>
//    <item> SFDITEM_FIELD__OTG_FS_HOST_FS_HCCHAR3_DAD </item>
//    <item> SFDITEM_FIELD__OTG_FS_HOST_FS_HCCHAR3_ODDFRM </item>
//    <item> SFDITEM_FIELD__OTG_FS_HOST_FS_HCCHAR3_CHDIS </item>
//    <item> SFDITEM_FIELD__OTG_FS_HOST_FS_HCCHAR3_CHENA </item>
//  </rtree>
//  


// ----------------------  Register Item Address: OTG_FS_HOST_FS_HCCHAR4  -------------------------
// SVD Line: 5985

unsigned int OTG_FS_HOST_FS_HCCHAR4 __AT (0x50000580);



// ------------------------  Field Item: OTG_FS_HOST_FS_HCCHAR4_MPSIZ  ----------------------------
// SVD Line: 5995

//  <item> SFDITEM_FIELD__OTG_FS_HOST_FS_HCCHAR4_MPSIZ
//    <name> MPSIZ </name>
//    <rw> 
//    <i> [Bits 10..0] RW (@ 0x50000580) Maximum packet size </i>
//    <edit> 
//      <loc> ( (unsigned short)((OTG_FS_HOST_FS_HCCHAR4 >> 0) & 0x7FF), ((OTG_FS_HOST_FS_HCCHAR4 = (OTG_FS_HOST_FS_HCCHAR4 & ~(0x7FFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0x7FF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------  Field Item: OTG_FS_HOST_FS_HCCHAR4_EPNUM  ----------------------------
// SVD Line: 6001

//  <item> SFDITEM_FIELD__OTG_FS_HOST_FS_HCCHAR4_EPNUM
//    <name> EPNUM </name>
//    <rw> 
//    <i> [Bits 14..11] RW (@ 0x50000580) Endpoint number </i>
//    <edit> 
//      <loc> ( (unsigned char)((OTG_FS_HOST_FS_HCCHAR4 >> 11) & 0xF), ((OTG_FS_HOST_FS_HCCHAR4 = (OTG_FS_HOST_FS_HCCHAR4 & ~(0xFUL << 11 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 11 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------  Field Item: OTG_FS_HOST_FS_HCCHAR4_EPDIR  ----------------------------
// SVD Line: 6007

//  <item> SFDITEM_FIELD__OTG_FS_HOST_FS_HCCHAR4_EPDIR
//    <name> EPDIR </name>
//    <rw> 
//    <i> [Bit 15] RW (@ 0x50000580) Endpoint direction </i>
//    <check> 
//      <loc> ( (unsigned int) OTG_FS_HOST_FS_HCCHAR4 ) </loc>
//      <o.15..15> EPDIR
//    </check>
//  </item>
//  


// ------------------------  Field Item: OTG_FS_HOST_FS_HCCHAR4_LSDEV  ----------------------------
// SVD Line: 6013

//  <item> SFDITEM_FIELD__OTG_FS_HOST_FS_HCCHAR4_LSDEV
//    <name> LSDEV </name>
//    <rw> 
//    <i> [Bit 17] RW (@ 0x50000580) Low-speed device </i>
//    <check> 
//      <loc> ( (unsigned int) OTG_FS_HOST_FS_HCCHAR4 ) </loc>
//      <o.17..17> LSDEV
//    </check>
//  </item>
//  


// ------------------------  Field Item: OTG_FS_HOST_FS_HCCHAR4_EPTYP  ----------------------------
// SVD Line: 6019

//  <item> SFDITEM_FIELD__OTG_FS_HOST_FS_HCCHAR4_EPTYP
//    <name> EPTYP </name>
//    <rw> 
//    <i> [Bits 19..18] RW (@ 0x50000580) Endpoint type </i>
//    <edit> 
//      <loc> ( (unsigned char)((OTG_FS_HOST_FS_HCCHAR4 >> 18) & 0x3), ((OTG_FS_HOST_FS_HCCHAR4 = (OTG_FS_HOST_FS_HCCHAR4 & ~(0x3UL << 18 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 18 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------  Field Item: OTG_FS_HOST_FS_HCCHAR4_MCNT  ----------------------------
// SVD Line: 6025

//  <item> SFDITEM_FIELD__OTG_FS_HOST_FS_HCCHAR4_MCNT
//    <name> MCNT </name>
//    <rw> 
//    <i> [Bits 21..20] RW (@ 0x50000580) Multicount </i>
//    <edit> 
//      <loc> ( (unsigned char)((OTG_FS_HOST_FS_HCCHAR4 >> 20) & 0x3), ((OTG_FS_HOST_FS_HCCHAR4 = (OTG_FS_HOST_FS_HCCHAR4 & ~(0x3UL << 20 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 20 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------  Field Item: OTG_FS_HOST_FS_HCCHAR4_DAD  -----------------------------
// SVD Line: 6031

//  <item> SFDITEM_FIELD__OTG_FS_HOST_FS_HCCHAR4_DAD
//    <name> DAD </name>
//    <rw> 
//    <i> [Bits 28..22] RW (@ 0x50000580) Device address </i>
//    <edit> 
//      <loc> ( (unsigned char)((OTG_FS_HOST_FS_HCCHAR4 >> 22) & 0x7F), ((OTG_FS_HOST_FS_HCCHAR4 = (OTG_FS_HOST_FS_HCCHAR4 & ~(0x7FUL << 22 )) | ((unsigned long)(Gui_u8:GuiVal & 0x7F) << 22 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------  Field Item: OTG_FS_HOST_FS_HCCHAR4_ODDFRM  ---------------------------
// SVD Line: 6037

//  <item> SFDITEM_FIELD__OTG_FS_HOST_FS_HCCHAR4_ODDFRM
//    <name> ODDFRM </name>
//    <rw> 
//    <i> [Bit 29] RW (@ 0x50000580) Odd frame </i>
//    <check> 
//      <loc> ( (unsigned int) OTG_FS_HOST_FS_HCCHAR4 ) </loc>
//      <o.29..29> ODDFRM
//    </check>
//  </item>
//  


// ------------------------  Field Item: OTG_FS_HOST_FS_HCCHAR4_CHDIS  ----------------------------
// SVD Line: 6043

//  <item> SFDITEM_FIELD__OTG_FS_HOST_FS_HCCHAR4_CHDIS
//    <name> CHDIS </name>
//    <rw> 
//    <i> [Bit 30] RW (@ 0x50000580) Channel disable </i>
//    <check> 
//      <loc> ( (unsigned int) OTG_FS_HOST_FS_HCCHAR4 ) </loc>
//      <o.30..30> CHDIS
//    </check>
//  </item>
//  


// ------------------------  Field Item: OTG_FS_HOST_FS_HCCHAR4_CHENA  ----------------------------
// SVD Line: 6049

//  <item> SFDITEM_FIELD__OTG_FS_HOST_FS_HCCHAR4_CHENA
//    <name> CHENA </name>
//    <rw> 
//    <i> [Bit 31] RW (@ 0x50000580) Channel enable </i>
//    <check> 
//      <loc> ( (unsigned int) OTG_FS_HOST_FS_HCCHAR4 ) </loc>
//      <o.31..31> CHENA
//    </check>
//  </item>
//  


// -------------------------  Register RTree: OTG_FS_HOST_FS_HCCHAR4  -----------------------------
// SVD Line: 5985

//  <rtree> SFDITEM_REG__OTG_FS_HOST_FS_HCCHAR4
//    <name> FS_HCCHAR4 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x50000580) OTG_FS host channel-4 characteristics  register (OTG_FS_HCCHAR4) </i>
//    <loc> ( (unsigned int)((OTG_FS_HOST_FS_HCCHAR4 >> 0) & 0xFFFFFFFF), ((OTG_FS_HOST_FS_HCCHAR4 = (OTG_FS_HOST_FS_HCCHAR4 & ~(0xFFFEFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFEFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__OTG_FS_HOST_FS_HCCHAR4_MPSIZ </item>
//    <item> SFDITEM_FIELD__OTG_FS_HOST_FS_HCCHAR4_EPNUM </item>
//    <item> SFDITEM_FIELD__OTG_FS_HOST_FS_HCCHAR4_EPDIR </item>
//    <item> SFDITEM_FIELD__OTG_FS_HOST_FS_HCCHAR4_LSDEV </item>
//    <item> SFDITEM_FIELD__OTG_FS_HOST_FS_HCCHAR4_EPTYP </item>
//    <item> SFDITEM_FIELD__OTG_FS_HOST_FS_HCCHAR4_MCNT </item>
//    <item> SFDITEM_FIELD__OTG_FS_HOST_FS_HCCHAR4_DAD </item>
//    <item> SFDITEM_FIELD__OTG_FS_HOST_FS_HCCHAR4_ODDFRM </item>
//    <item> SFDITEM_FIELD__OTG_FS_HOST_FS_HCCHAR4_CHDIS </item>
//    <item> SFDITEM_FIELD__OTG_FS_HOST_FS_HCCHAR4_CHENA </item>
//  </rtree>
//  


// ----------------------  Register Item Address: OTG_FS_HOST_FS_HCCHAR5  -------------------------
// SVD Line: 6057

unsigned int OTG_FS_HOST_FS_HCCHAR5 __AT (0x500005A0);



// ------------------------  Field Item: OTG_FS_HOST_FS_HCCHAR5_MPSIZ  ----------------------------
// SVD Line: 6067

//  <item> SFDITEM_FIELD__OTG_FS_HOST_FS_HCCHAR5_MPSIZ
//    <name> MPSIZ </name>
//    <rw> 
//    <i> [Bits 10..0] RW (@ 0x500005A0) Maximum packet size </i>
//    <edit> 
//      <loc> ( (unsigned short)((OTG_FS_HOST_FS_HCCHAR5 >> 0) & 0x7FF), ((OTG_FS_HOST_FS_HCCHAR5 = (OTG_FS_HOST_FS_HCCHAR5 & ~(0x7FFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0x7FF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------  Field Item: OTG_FS_HOST_FS_HCCHAR5_EPNUM  ----------------------------
// SVD Line: 6073

//  <item> SFDITEM_FIELD__OTG_FS_HOST_FS_HCCHAR5_EPNUM
//    <name> EPNUM </name>
//    <rw> 
//    <i> [Bits 14..11] RW (@ 0x500005A0) Endpoint number </i>
//    <edit> 
//      <loc> ( (unsigned char)((OTG_FS_HOST_FS_HCCHAR5 >> 11) & 0xF), ((OTG_FS_HOST_FS_HCCHAR5 = (OTG_FS_HOST_FS_HCCHAR5 & ~(0xFUL << 11 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 11 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------  Field Item: OTG_FS_HOST_FS_HCCHAR5_EPDIR  ----------------------------
// SVD Line: 6079

//  <item> SFDITEM_FIELD__OTG_FS_HOST_FS_HCCHAR5_EPDIR
//    <name> EPDIR </name>
//    <rw> 
//    <i> [Bit 15] RW (@ 0x500005A0) Endpoint direction </i>
//    <check> 
//      <loc> ( (unsigned int) OTG_FS_HOST_FS_HCCHAR5 ) </loc>
//      <o.15..15> EPDIR
//    </check>
//  </item>
//  


// ------------------------  Field Item: OTG_FS_HOST_FS_HCCHAR5_LSDEV  ----------------------------
// SVD Line: 6085

//  <item> SFDITEM_FIELD__OTG_FS_HOST_FS_HCCHAR5_LSDEV
//    <name> LSDEV </name>
//    <rw> 
//    <i> [Bit 17] RW (@ 0x500005A0) Low-speed device </i>
//    <check> 
//      <loc> ( (unsigned int) OTG_FS_HOST_FS_HCCHAR5 ) </loc>
//      <o.17..17> LSDEV
//    </check>
//  </item>
//  


// ------------------------  Field Item: OTG_FS_HOST_FS_HCCHAR5_EPTYP  ----------------------------
// SVD Line: 6091

//  <item> SFDITEM_FIELD__OTG_FS_HOST_FS_HCCHAR5_EPTYP
//    <name> EPTYP </name>
//    <rw> 
//    <i> [Bits 19..18] RW (@ 0x500005A0) Endpoint type </i>
//    <edit> 
//      <loc> ( (unsigned char)((OTG_FS_HOST_FS_HCCHAR5 >> 18) & 0x3), ((OTG_FS_HOST_FS_HCCHAR5 = (OTG_FS_HOST_FS_HCCHAR5 & ~(0x3UL << 18 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 18 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------  Field Item: OTG_FS_HOST_FS_HCCHAR5_MCNT  ----------------------------
// SVD Line: 6097

//  <item> SFDITEM_FIELD__OTG_FS_HOST_FS_HCCHAR5_MCNT
//    <name> MCNT </name>
//    <rw> 
//    <i> [Bits 21..20] RW (@ 0x500005A0) Multicount </i>
//    <edit> 
//      <loc> ( (unsigned char)((OTG_FS_HOST_FS_HCCHAR5 >> 20) & 0x3), ((OTG_FS_HOST_FS_HCCHAR5 = (OTG_FS_HOST_FS_HCCHAR5 & ~(0x3UL << 20 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 20 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------  Field Item: OTG_FS_HOST_FS_HCCHAR5_DAD  -----------------------------
// SVD Line: 6103

//  <item> SFDITEM_FIELD__OTG_FS_HOST_FS_HCCHAR5_DAD
//    <name> DAD </name>
//    <rw> 
//    <i> [Bits 28..22] RW (@ 0x500005A0) Device address </i>
//    <edit> 
//      <loc> ( (unsigned char)((OTG_FS_HOST_FS_HCCHAR5 >> 22) & 0x7F), ((OTG_FS_HOST_FS_HCCHAR5 = (OTG_FS_HOST_FS_HCCHAR5 & ~(0x7FUL << 22 )) | ((unsigned long)(Gui_u8:GuiVal & 0x7F) << 22 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------  Field Item: OTG_FS_HOST_FS_HCCHAR5_ODDFRM  ---------------------------
// SVD Line: 6109

//  <item> SFDITEM_FIELD__OTG_FS_HOST_FS_HCCHAR5_ODDFRM
//    <name> ODDFRM </name>
//    <rw> 
//    <i> [Bit 29] RW (@ 0x500005A0) Odd frame </i>
//    <check> 
//      <loc> ( (unsigned int) OTG_FS_HOST_FS_HCCHAR5 ) </loc>
//      <o.29..29> ODDFRM
//    </check>
//  </item>
//  


// ------------------------  Field Item: OTG_FS_HOST_FS_HCCHAR5_CHDIS  ----------------------------
// SVD Line: 6115

//  <item> SFDITEM_FIELD__OTG_FS_HOST_FS_HCCHAR5_CHDIS
//    <name> CHDIS </name>
//    <rw> 
//    <i> [Bit 30] RW (@ 0x500005A0) Channel disable </i>
//    <check> 
//      <loc> ( (unsigned int) OTG_FS_HOST_FS_HCCHAR5 ) </loc>
//      <o.30..30> CHDIS
//    </check>
//  </item>
//  


// ------------------------  Field Item: OTG_FS_HOST_FS_HCCHAR5_CHENA  ----------------------------
// SVD Line: 6121

//  <item> SFDITEM_FIELD__OTG_FS_HOST_FS_HCCHAR5_CHENA
//    <name> CHENA </name>
//    <rw> 
//    <i> [Bit 31] RW (@ 0x500005A0) Channel enable </i>
//    <check> 
//      <loc> ( (unsigned int) OTG_FS_HOST_FS_HCCHAR5 ) </loc>
//      <o.31..31> CHENA
//    </check>
//  </item>
//  


// -------------------------  Register RTree: OTG_FS_HOST_FS_HCCHAR5  -----------------------------
// SVD Line: 6057

//  <rtree> SFDITEM_REG__OTG_FS_HOST_FS_HCCHAR5
//    <name> FS_HCCHAR5 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x500005A0) OTG_FS host channel-5 characteristics  register (OTG_FS_HCCHAR5) </i>
//    <loc> ( (unsigned int)((OTG_FS_HOST_FS_HCCHAR5 >> 0) & 0xFFFFFFFF), ((OTG_FS_HOST_FS_HCCHAR5 = (OTG_FS_HOST_FS_HCCHAR5 & ~(0xFFFEFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFEFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__OTG_FS_HOST_FS_HCCHAR5_MPSIZ </item>
//    <item> SFDITEM_FIELD__OTG_FS_HOST_FS_HCCHAR5_EPNUM </item>
//    <item> SFDITEM_FIELD__OTG_FS_HOST_FS_HCCHAR5_EPDIR </item>
//    <item> SFDITEM_FIELD__OTG_FS_HOST_FS_HCCHAR5_LSDEV </item>
//    <item> SFDITEM_FIELD__OTG_FS_HOST_FS_HCCHAR5_EPTYP </item>
//    <item> SFDITEM_FIELD__OTG_FS_HOST_FS_HCCHAR5_MCNT </item>
//    <item> SFDITEM_FIELD__OTG_FS_HOST_FS_HCCHAR5_DAD </item>
//    <item> SFDITEM_FIELD__OTG_FS_HOST_FS_HCCHAR5_ODDFRM </item>
//    <item> SFDITEM_FIELD__OTG_FS_HOST_FS_HCCHAR5_CHDIS </item>
//    <item> SFDITEM_FIELD__OTG_FS_HOST_FS_HCCHAR5_CHENA </item>
//  </rtree>
//  


// ----------------------  Register Item Address: OTG_FS_HOST_FS_HCCHAR6  -------------------------
// SVD Line: 6129

unsigned int OTG_FS_HOST_FS_HCCHAR6 __AT (0x500005C0);



// ------------------------  Field Item: OTG_FS_HOST_FS_HCCHAR6_MPSIZ  ----------------------------
// SVD Line: 6139

//  <item> SFDITEM_FIELD__OTG_FS_HOST_FS_HCCHAR6_MPSIZ
//    <name> MPSIZ </name>
//    <rw> 
//    <i> [Bits 10..0] RW (@ 0x500005C0) Maximum packet size </i>
//    <edit> 
//      <loc> ( (unsigned short)((OTG_FS_HOST_FS_HCCHAR6 >> 0) & 0x7FF), ((OTG_FS_HOST_FS_HCCHAR6 = (OTG_FS_HOST_FS_HCCHAR6 & ~(0x7FFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0x7FF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------  Field Item: OTG_FS_HOST_FS_HCCHAR6_EPNUM  ----------------------------
// SVD Line: 6145

//  <item> SFDITEM_FIELD__OTG_FS_HOST_FS_HCCHAR6_EPNUM
//    <name> EPNUM </name>
//    <rw> 
//    <i> [Bits 14..11] RW (@ 0x500005C0) Endpoint number </i>
//    <edit> 
//      <loc> ( (unsigned char)((OTG_FS_HOST_FS_HCCHAR6 >> 11) & 0xF), ((OTG_FS_HOST_FS_HCCHAR6 = (OTG_FS_HOST_FS_HCCHAR6 & ~(0xFUL << 11 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 11 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------  Field Item: OTG_FS_HOST_FS_HCCHAR6_EPDIR  ----------------------------
// SVD Line: 6151

//  <item> SFDITEM_FIELD__OTG_FS_HOST_FS_HCCHAR6_EPDIR
//    <name> EPDIR </name>
//    <rw> 
//    <i> [Bit 15] RW (@ 0x500005C0) Endpoint direction </i>
//    <check> 
//      <loc> ( (unsigned int) OTG_FS_HOST_FS_HCCHAR6 ) </loc>
//      <o.15..15> EPDIR
//    </check>
//  </item>
//  


// ------------------------  Field Item: OTG_FS_HOST_FS_HCCHAR6_LSDEV  ----------------------------
// SVD Line: 6157

//  <item> SFDITEM_FIELD__OTG_FS_HOST_FS_HCCHAR6_LSDEV
//    <name> LSDEV </name>
//    <rw> 
//    <i> [Bit 17] RW (@ 0x500005C0) Low-speed device </i>
//    <check> 
//      <loc> ( (unsigned int) OTG_FS_HOST_FS_HCCHAR6 ) </loc>
//      <o.17..17> LSDEV
//    </check>
//  </item>
//  


// ------------------------  Field Item: OTG_FS_HOST_FS_HCCHAR6_EPTYP  ----------------------------
// SVD Line: 6163

//  <item> SFDITEM_FIELD__OTG_FS_HOST_FS_HCCHAR6_EPTYP
//    <name> EPTYP </name>
//    <rw> 
//    <i> [Bits 19..18] RW (@ 0x500005C0) Endpoint type </i>
//    <edit> 
//      <loc> ( (unsigned char)((OTG_FS_HOST_FS_HCCHAR6 >> 18) & 0x3), ((OTG_FS_HOST_FS_HCCHAR6 = (OTG_FS_HOST_FS_HCCHAR6 & ~(0x3UL << 18 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 18 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------  Field Item: OTG_FS_HOST_FS_HCCHAR6_MCNT  ----------------------------
// SVD Line: 6169

//  <item> SFDITEM_FIELD__OTG_FS_HOST_FS_HCCHAR6_MCNT
//    <name> MCNT </name>
//    <rw> 
//    <i> [Bits 21..20] RW (@ 0x500005C0) Multicount </i>
//    <edit> 
//      <loc> ( (unsigned char)((OTG_FS_HOST_FS_HCCHAR6 >> 20) & 0x3), ((OTG_FS_HOST_FS_HCCHAR6 = (OTG_FS_HOST_FS_HCCHAR6 & ~(0x3UL << 20 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 20 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------  Field Item: OTG_FS_HOST_FS_HCCHAR6_DAD  -----------------------------
// SVD Line: 6175

//  <item> SFDITEM_FIELD__OTG_FS_HOST_FS_HCCHAR6_DAD
//    <name> DAD </name>
//    <rw> 
//    <i> [Bits 28..22] RW (@ 0x500005C0) Device address </i>
//    <edit> 
//      <loc> ( (unsigned char)((OTG_FS_HOST_FS_HCCHAR6 >> 22) & 0x7F), ((OTG_FS_HOST_FS_HCCHAR6 = (OTG_FS_HOST_FS_HCCHAR6 & ~(0x7FUL << 22 )) | ((unsigned long)(Gui_u8:GuiVal & 0x7F) << 22 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------  Field Item: OTG_FS_HOST_FS_HCCHAR6_ODDFRM  ---------------------------
// SVD Line: 6181

//  <item> SFDITEM_FIELD__OTG_FS_HOST_FS_HCCHAR6_ODDFRM
//    <name> ODDFRM </name>
//    <rw> 
//    <i> [Bit 29] RW (@ 0x500005C0) Odd frame </i>
//    <check> 
//      <loc> ( (unsigned int) OTG_FS_HOST_FS_HCCHAR6 ) </loc>
//      <o.29..29> ODDFRM
//    </check>
//  </item>
//  


// ------------------------  Field Item: OTG_FS_HOST_FS_HCCHAR6_CHDIS  ----------------------------
// SVD Line: 6187

//  <item> SFDITEM_FIELD__OTG_FS_HOST_FS_HCCHAR6_CHDIS
//    <name> CHDIS </name>
//    <rw> 
//    <i> [Bit 30] RW (@ 0x500005C0) Channel disable </i>
//    <check> 
//      <loc> ( (unsigned int) OTG_FS_HOST_FS_HCCHAR6 ) </loc>
//      <o.30..30> CHDIS
//    </check>
//  </item>
//  


// ------------------------  Field Item: OTG_FS_HOST_FS_HCCHAR6_CHENA  ----------------------------
// SVD Line: 6193

//  <item> SFDITEM_FIELD__OTG_FS_HOST_FS_HCCHAR6_CHENA
//    <name> CHENA </name>
//    <rw> 
//    <i> [Bit 31] RW (@ 0x500005C0) Channel enable </i>
//    <check> 
//      <loc> ( (unsigned int) OTG_FS_HOST_FS_HCCHAR6 ) </loc>
//      <o.31..31> CHENA
//    </check>
//  </item>
//  


// -------------------------  Register RTree: OTG_FS_HOST_FS_HCCHAR6  -----------------------------
// SVD Line: 6129

//  <rtree> SFDITEM_REG__OTG_FS_HOST_FS_HCCHAR6
//    <name> FS_HCCHAR6 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x500005C0) OTG_FS host channel-6 characteristics  register (OTG_FS_HCCHAR6) </i>
//    <loc> ( (unsigned int)((OTG_FS_HOST_FS_HCCHAR6 >> 0) & 0xFFFFFFFF), ((OTG_FS_HOST_FS_HCCHAR6 = (OTG_FS_HOST_FS_HCCHAR6 & ~(0xFFFEFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFEFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__OTG_FS_HOST_FS_HCCHAR6_MPSIZ </item>
//    <item> SFDITEM_FIELD__OTG_FS_HOST_FS_HCCHAR6_EPNUM </item>
//    <item> SFDITEM_FIELD__OTG_FS_HOST_FS_HCCHAR6_EPDIR </item>
//    <item> SFDITEM_FIELD__OTG_FS_HOST_FS_HCCHAR6_LSDEV </item>
//    <item> SFDITEM_FIELD__OTG_FS_HOST_FS_HCCHAR6_EPTYP </item>
//    <item> SFDITEM_FIELD__OTG_FS_HOST_FS_HCCHAR6_MCNT </item>
//    <item> SFDITEM_FIELD__OTG_FS_HOST_FS_HCCHAR6_DAD </item>
//    <item> SFDITEM_FIELD__OTG_FS_HOST_FS_HCCHAR6_ODDFRM </item>
//    <item> SFDITEM_FIELD__OTG_FS_HOST_FS_HCCHAR6_CHDIS </item>
//    <item> SFDITEM_FIELD__OTG_FS_HOST_FS_HCCHAR6_CHENA </item>
//  </rtree>
//  


// ----------------------  Register Item Address: OTG_FS_HOST_FS_HCCHAR7  -------------------------
// SVD Line: 6201

unsigned int OTG_FS_HOST_FS_HCCHAR7 __AT (0x500005E0);



// ------------------------  Field Item: OTG_FS_HOST_FS_HCCHAR7_MPSIZ  ----------------------------
// SVD Line: 6211

//  <item> SFDITEM_FIELD__OTG_FS_HOST_FS_HCCHAR7_MPSIZ
//    <name> MPSIZ </name>
//    <rw> 
//    <i> [Bits 10..0] RW (@ 0x500005E0) Maximum packet size </i>
//    <edit> 
//      <loc> ( (unsigned short)((OTG_FS_HOST_FS_HCCHAR7 >> 0) & 0x7FF), ((OTG_FS_HOST_FS_HCCHAR7 = (OTG_FS_HOST_FS_HCCHAR7 & ~(0x7FFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0x7FF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------  Field Item: OTG_FS_HOST_FS_HCCHAR7_EPNUM  ----------------------------
// SVD Line: 6217

//  <item> SFDITEM_FIELD__OTG_FS_HOST_FS_HCCHAR7_EPNUM
//    <name> EPNUM </name>
//    <rw> 
//    <i> [Bits 14..11] RW (@ 0x500005E0) Endpoint number </i>
//    <edit> 
//      <loc> ( (unsigned char)((OTG_FS_HOST_FS_HCCHAR7 >> 11) & 0xF), ((OTG_FS_HOST_FS_HCCHAR7 = (OTG_FS_HOST_FS_HCCHAR7 & ~(0xFUL << 11 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 11 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------  Field Item: OTG_FS_HOST_FS_HCCHAR7_EPDIR  ----------------------------
// SVD Line: 6223

//  <item> SFDITEM_FIELD__OTG_FS_HOST_FS_HCCHAR7_EPDIR
//    <name> EPDIR </name>
//    <rw> 
//    <i> [Bit 15] RW (@ 0x500005E0) Endpoint direction </i>
//    <check> 
//      <loc> ( (unsigned int) OTG_FS_HOST_FS_HCCHAR7 ) </loc>
//      <o.15..15> EPDIR
//    </check>
//  </item>
//  


// ------------------------  Field Item: OTG_FS_HOST_FS_HCCHAR7_LSDEV  ----------------------------
// SVD Line: 6229

//  <item> SFDITEM_FIELD__OTG_FS_HOST_FS_HCCHAR7_LSDEV
//    <name> LSDEV </name>
//    <rw> 
//    <i> [Bit 17] RW (@ 0x500005E0) Low-speed device </i>
//    <check> 
//      <loc> ( (unsigned int) OTG_FS_HOST_FS_HCCHAR7 ) </loc>
//      <o.17..17> LSDEV
//    </check>
//  </item>
//  


// ------------------------  Field Item: OTG_FS_HOST_FS_HCCHAR7_EPTYP  ----------------------------
// SVD Line: 6235

//  <item> SFDITEM_FIELD__OTG_FS_HOST_FS_HCCHAR7_EPTYP
//    <name> EPTYP </name>
//    <rw> 
//    <i> [Bits 19..18] RW (@ 0x500005E0) Endpoint type </i>
//    <edit> 
//      <loc> ( (unsigned char)((OTG_FS_HOST_FS_HCCHAR7 >> 18) & 0x3), ((OTG_FS_HOST_FS_HCCHAR7 = (OTG_FS_HOST_FS_HCCHAR7 & ~(0x3UL << 18 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 18 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------  Field Item: OTG_FS_HOST_FS_HCCHAR7_MCNT  ----------------------------
// SVD Line: 6241

//  <item> SFDITEM_FIELD__OTG_FS_HOST_FS_HCCHAR7_MCNT
//    <name> MCNT </name>
//    <rw> 
//    <i> [Bits 21..20] RW (@ 0x500005E0) Multicount </i>
//    <edit> 
//      <loc> ( (unsigned char)((OTG_FS_HOST_FS_HCCHAR7 >> 20) & 0x3), ((OTG_FS_HOST_FS_HCCHAR7 = (OTG_FS_HOST_FS_HCCHAR7 & ~(0x3UL << 20 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 20 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------  Field Item: OTG_FS_HOST_FS_HCCHAR7_DAD  -----------------------------
// SVD Line: 6247

//  <item> SFDITEM_FIELD__OTG_FS_HOST_FS_HCCHAR7_DAD
//    <name> DAD </name>
//    <rw> 
//    <i> [Bits 28..22] RW (@ 0x500005E0) Device address </i>
//    <edit> 
//      <loc> ( (unsigned char)((OTG_FS_HOST_FS_HCCHAR7 >> 22) & 0x7F), ((OTG_FS_HOST_FS_HCCHAR7 = (OTG_FS_HOST_FS_HCCHAR7 & ~(0x7FUL << 22 )) | ((unsigned long)(Gui_u8:GuiVal & 0x7F) << 22 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------  Field Item: OTG_FS_HOST_FS_HCCHAR7_ODDFRM  ---------------------------
// SVD Line: 6253

//  <item> SFDITEM_FIELD__OTG_FS_HOST_FS_HCCHAR7_ODDFRM
//    <name> ODDFRM </name>
//    <rw> 
//    <i> [Bit 29] RW (@ 0x500005E0) Odd frame </i>
//    <check> 
//      <loc> ( (unsigned int) OTG_FS_HOST_FS_HCCHAR7 ) </loc>
//      <o.29..29> ODDFRM
//    </check>
//  </item>
//  


// ------------------------  Field Item: OTG_FS_HOST_FS_HCCHAR7_CHDIS  ----------------------------
// SVD Line: 6259

//  <item> SFDITEM_FIELD__OTG_FS_HOST_FS_HCCHAR7_CHDIS
//    <name> CHDIS </name>
//    <rw> 
//    <i> [Bit 30] RW (@ 0x500005E0) Channel disable </i>
//    <check> 
//      <loc> ( (unsigned int) OTG_FS_HOST_FS_HCCHAR7 ) </loc>
//      <o.30..30> CHDIS
//    </check>
//  </item>
//  


// ------------------------  Field Item: OTG_FS_HOST_FS_HCCHAR7_CHENA  ----------------------------
// SVD Line: 6265

//  <item> SFDITEM_FIELD__OTG_FS_HOST_FS_HCCHAR7_CHENA
//    <name> CHENA </name>
//    <rw> 
//    <i> [Bit 31] RW (@ 0x500005E0) Channel enable </i>
//    <check> 
//      <loc> ( (unsigned int) OTG_FS_HOST_FS_HCCHAR7 ) </loc>
//      <o.31..31> CHENA
//    </check>
//  </item>
//  


// -------------------------  Register RTree: OTG_FS_HOST_FS_HCCHAR7  -----------------------------
// SVD Line: 6201

//  <rtree> SFDITEM_REG__OTG_FS_HOST_FS_HCCHAR7
//    <name> FS_HCCHAR7 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x500005E0) OTG_FS host channel-7 characteristics  register (OTG_FS_HCCHAR7) </i>
//    <loc> ( (unsigned int)((OTG_FS_HOST_FS_HCCHAR7 >> 0) & 0xFFFFFFFF), ((OTG_FS_HOST_FS_HCCHAR7 = (OTG_FS_HOST_FS_HCCHAR7 & ~(0xFFFEFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFEFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__OTG_FS_HOST_FS_HCCHAR7_MPSIZ </item>
//    <item> SFDITEM_FIELD__OTG_FS_HOST_FS_HCCHAR7_EPNUM </item>
//    <item> SFDITEM_FIELD__OTG_FS_HOST_FS_HCCHAR7_EPDIR </item>
//    <item> SFDITEM_FIELD__OTG_FS_HOST_FS_HCCHAR7_LSDEV </item>
//    <item> SFDITEM_FIELD__OTG_FS_HOST_FS_HCCHAR7_EPTYP </item>
//    <item> SFDITEM_FIELD__OTG_FS_HOST_FS_HCCHAR7_MCNT </item>
//    <item> SFDITEM_FIELD__OTG_FS_HOST_FS_HCCHAR7_DAD </item>
//    <item> SFDITEM_FIELD__OTG_FS_HOST_FS_HCCHAR7_ODDFRM </item>
//    <item> SFDITEM_FIELD__OTG_FS_HOST_FS_HCCHAR7_CHDIS </item>
//    <item> SFDITEM_FIELD__OTG_FS_HOST_FS_HCCHAR7_CHENA </item>
//  </rtree>
//  


// ----------------------  Register Item Address: OTG_FS_HOST_FS_HCINT0  --------------------------
// SVD Line: 6273

unsigned int OTG_FS_HOST_FS_HCINT0 __AT (0x50000508);



// -------------------------  Field Item: OTG_FS_HOST_FS_HCINT0_XFRC  -----------------------------
// SVD Line: 6283

//  <item> SFDITEM_FIELD__OTG_FS_HOST_FS_HCINT0_XFRC
//    <name> XFRC </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x50000508) Transfer completed </i>
//    <check> 
//      <loc> ( (unsigned int) OTG_FS_HOST_FS_HCINT0 ) </loc>
//      <o.0..0> XFRC
//    </check>
//  </item>
//  


// --------------------------  Field Item: OTG_FS_HOST_FS_HCINT0_CHH  -----------------------------
// SVD Line: 6289

//  <item> SFDITEM_FIELD__OTG_FS_HOST_FS_HCINT0_CHH
//    <name> CHH </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x50000508) Channel halted </i>
//    <check> 
//      <loc> ( (unsigned int) OTG_FS_HOST_FS_HCINT0 ) </loc>
//      <o.1..1> CHH
//    </check>
//  </item>
//  


// -------------------------  Field Item: OTG_FS_HOST_FS_HCINT0_STALL  ----------------------------
// SVD Line: 6295

//  <item> SFDITEM_FIELD__OTG_FS_HOST_FS_HCINT0_STALL
//    <name> STALL </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x50000508) STALL response received  interrupt </i>
//    <check> 
//      <loc> ( (unsigned int) OTG_FS_HOST_FS_HCINT0 ) </loc>
//      <o.3..3> STALL
//    </check>
//  </item>
//  


// --------------------------  Field Item: OTG_FS_HOST_FS_HCINT0_NAK  -----------------------------
// SVD Line: 6302

//  <item> SFDITEM_FIELD__OTG_FS_HOST_FS_HCINT0_NAK
//    <name> NAK </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x50000508) NAK response received  interrupt </i>
//    <check> 
//      <loc> ( (unsigned int) OTG_FS_HOST_FS_HCINT0 ) </loc>
//      <o.4..4> NAK
//    </check>
//  </item>
//  


// --------------------------  Field Item: OTG_FS_HOST_FS_HCINT0_ACK  -----------------------------
// SVD Line: 6309

//  <item> SFDITEM_FIELD__OTG_FS_HOST_FS_HCINT0_ACK
//    <name> ACK </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x50000508) ACK response received/transmitted  interrupt </i>
//    <check> 
//      <loc> ( (unsigned int) OTG_FS_HOST_FS_HCINT0 ) </loc>
//      <o.5..5> ACK
//    </check>
//  </item>
//  


// -------------------------  Field Item: OTG_FS_HOST_FS_HCINT0_TXERR  ----------------------------
// SVD Line: 6316

//  <item> SFDITEM_FIELD__OTG_FS_HOST_FS_HCINT0_TXERR
//    <name> TXERR </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x50000508) Transaction error </i>
//    <check> 
//      <loc> ( (unsigned int) OTG_FS_HOST_FS_HCINT0 ) </loc>
//      <o.7..7> TXERR
//    </check>
//  </item>
//  


// -------------------------  Field Item: OTG_FS_HOST_FS_HCINT0_BBERR  ----------------------------
// SVD Line: 6322

//  <item> SFDITEM_FIELD__OTG_FS_HOST_FS_HCINT0_BBERR
//    <name> BBERR </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x50000508) Babble error </i>
//    <check> 
//      <loc> ( (unsigned int) OTG_FS_HOST_FS_HCINT0 ) </loc>
//      <o.8..8> BBERR
//    </check>
//  </item>
//  


// -------------------------  Field Item: OTG_FS_HOST_FS_HCINT0_FRMOR  ----------------------------
// SVD Line: 6328

//  <item> SFDITEM_FIELD__OTG_FS_HOST_FS_HCINT0_FRMOR
//    <name> FRMOR </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x50000508) Frame overrun </i>
//    <check> 
//      <loc> ( (unsigned int) OTG_FS_HOST_FS_HCINT0 ) </loc>
//      <o.9..9> FRMOR
//    </check>
//  </item>
//  


// -------------------------  Field Item: OTG_FS_HOST_FS_HCINT0_DTERR  ----------------------------
// SVD Line: 6334

//  <item> SFDITEM_FIELD__OTG_FS_HOST_FS_HCINT0_DTERR
//    <name> DTERR </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x50000508) Data toggle error </i>
//    <check> 
//      <loc> ( (unsigned int) OTG_FS_HOST_FS_HCINT0 ) </loc>
//      <o.10..10> DTERR
//    </check>
//  </item>
//  


// --------------------------  Register RTree: OTG_FS_HOST_FS_HCINT0  -----------------------------
// SVD Line: 6273

//  <rtree> SFDITEM_REG__OTG_FS_HOST_FS_HCINT0
//    <name> FS_HCINT0 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x50000508) OTG_FS host channel-0 interrupt register  (OTG_FS_HCINT0) </i>
//    <loc> ( (unsigned int)((OTG_FS_HOST_FS_HCINT0 >> 0) & 0xFFFFFFFF), ((OTG_FS_HOST_FS_HCINT0 = (OTG_FS_HOST_FS_HCINT0 & ~(0x7BBUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x7BB) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__OTG_FS_HOST_FS_HCINT0_XFRC </item>
//    <item> SFDITEM_FIELD__OTG_FS_HOST_FS_HCINT0_CHH </item>
//    <item> SFDITEM_FIELD__OTG_FS_HOST_FS_HCINT0_STALL </item>
//    <item> SFDITEM_FIELD__OTG_FS_HOST_FS_HCINT0_NAK </item>
//    <item> SFDITEM_FIELD__OTG_FS_HOST_FS_HCINT0_ACK </item>
//    <item> SFDITEM_FIELD__OTG_FS_HOST_FS_HCINT0_TXERR </item>
//    <item> SFDITEM_FIELD__OTG_FS_HOST_FS_HCINT0_BBERR </item>
//    <item> SFDITEM_FIELD__OTG_FS_HOST_FS_HCINT0_FRMOR </item>
//    <item> SFDITEM_FIELD__OTG_FS_HOST_FS_HCINT0_DTERR </item>
//  </rtree>
//  


// ----------------------  Register Item Address: OTG_FS_HOST_FS_HCINT1  --------------------------
// SVD Line: 6342

unsigned int OTG_FS_HOST_FS_HCINT1 __AT (0x50000528);



// -------------------------  Field Item: OTG_FS_HOST_FS_HCINT1_XFRC  -----------------------------
// SVD Line: 6352

//  <item> SFDITEM_FIELD__OTG_FS_HOST_FS_HCINT1_XFRC
//    <name> XFRC </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x50000528) Transfer completed </i>
//    <check> 
//      <loc> ( (unsigned int) OTG_FS_HOST_FS_HCINT1 ) </loc>
//      <o.0..0> XFRC
//    </check>
//  </item>
//  


// --------------------------  Field Item: OTG_FS_HOST_FS_HCINT1_CHH  -----------------------------
// SVD Line: 6358

//  <item> SFDITEM_FIELD__OTG_FS_HOST_FS_HCINT1_CHH
//    <name> CHH </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x50000528) Channel halted </i>
//    <check> 
//      <loc> ( (unsigned int) OTG_FS_HOST_FS_HCINT1 ) </loc>
//      <o.1..1> CHH
//    </check>
//  </item>
//  


// -------------------------  Field Item: OTG_FS_HOST_FS_HCINT1_STALL  ----------------------------
// SVD Line: 6364

//  <item> SFDITEM_FIELD__OTG_FS_HOST_FS_HCINT1_STALL
//    <name> STALL </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x50000528) STALL response received  interrupt </i>
//    <check> 
//      <loc> ( (unsigned int) OTG_FS_HOST_FS_HCINT1 ) </loc>
//      <o.3..3> STALL
//    </check>
//  </item>
//  


// --------------------------  Field Item: OTG_FS_HOST_FS_HCINT1_NAK  -----------------------------
// SVD Line: 6371

//  <item> SFDITEM_FIELD__OTG_FS_HOST_FS_HCINT1_NAK
//    <name> NAK </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x50000528) NAK response received  interrupt </i>
//    <check> 
//      <loc> ( (unsigned int) OTG_FS_HOST_FS_HCINT1 ) </loc>
//      <o.4..4> NAK
//    </check>
//  </item>
//  


// --------------------------  Field Item: OTG_FS_HOST_FS_HCINT1_ACK  -----------------------------
// SVD Line: 6378

//  <item> SFDITEM_FIELD__OTG_FS_HOST_FS_HCINT1_ACK
//    <name> ACK </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x50000528) ACK response received/transmitted  interrupt </i>
//    <check> 
//      <loc> ( (unsigned int) OTG_FS_HOST_FS_HCINT1 ) </loc>
//      <o.5..5> ACK
//    </check>
//  </item>
//  


// -------------------------  Field Item: OTG_FS_HOST_FS_HCINT1_TXERR  ----------------------------
// SVD Line: 6385

//  <item> SFDITEM_FIELD__OTG_FS_HOST_FS_HCINT1_TXERR
//    <name> TXERR </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x50000528) Transaction error </i>
//    <check> 
//      <loc> ( (unsigned int) OTG_FS_HOST_FS_HCINT1 ) </loc>
//      <o.7..7> TXERR
//    </check>
//  </item>
//  


// -------------------------  Field Item: OTG_FS_HOST_FS_HCINT1_BBERR  ----------------------------
// SVD Line: 6391

//  <item> SFDITEM_FIELD__OTG_FS_HOST_FS_HCINT1_BBERR
//    <name> BBERR </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x50000528) Babble error </i>
//    <check> 
//      <loc> ( (unsigned int) OTG_FS_HOST_FS_HCINT1 ) </loc>
//      <o.8..8> BBERR
//    </check>
//  </item>
//  


// -------------------------  Field Item: OTG_FS_HOST_FS_HCINT1_FRMOR  ----------------------------
// SVD Line: 6397

//  <item> SFDITEM_FIELD__OTG_FS_HOST_FS_HCINT1_FRMOR
//    <name> FRMOR </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x50000528) Frame overrun </i>
//    <check> 
//      <loc> ( (unsigned int) OTG_FS_HOST_FS_HCINT1 ) </loc>
//      <o.9..9> FRMOR
//    </check>
//  </item>
//  


// -------------------------  Field Item: OTG_FS_HOST_FS_HCINT1_DTERR  ----------------------------
// SVD Line: 6403

//  <item> SFDITEM_FIELD__OTG_FS_HOST_FS_HCINT1_DTERR
//    <name> DTERR </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x50000528) Data toggle error </i>
//    <check> 
//      <loc> ( (unsigned int) OTG_FS_HOST_FS_HCINT1 ) </loc>
//      <o.10..10> DTERR
//    </check>
//  </item>
//  


// --------------------------  Register RTree: OTG_FS_HOST_FS_HCINT1  -----------------------------
// SVD Line: 6342

//  <rtree> SFDITEM_REG__OTG_FS_HOST_FS_HCINT1
//    <name> FS_HCINT1 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x50000528) OTG_FS host channel-1 interrupt register  (OTG_FS_HCINT1) </i>
//    <loc> ( (unsigned int)((OTG_FS_HOST_FS_HCINT1 >> 0) & 0xFFFFFFFF), ((OTG_FS_HOST_FS_HCINT1 = (OTG_FS_HOST_FS_HCINT1 & ~(0x7BBUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x7BB) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__OTG_FS_HOST_FS_HCINT1_XFRC </item>
//    <item> SFDITEM_FIELD__OTG_FS_HOST_FS_HCINT1_CHH </item>
//    <item> SFDITEM_FIELD__OTG_FS_HOST_FS_HCINT1_STALL </item>
//    <item> SFDITEM_FIELD__OTG_FS_HOST_FS_HCINT1_NAK </item>
//    <item> SFDITEM_FIELD__OTG_FS_HOST_FS_HCINT1_ACK </item>
//    <item> SFDITEM_FIELD__OTG_FS_HOST_FS_HCINT1_TXERR </item>
//    <item> SFDITEM_FIELD__OTG_FS_HOST_FS_HCINT1_BBERR </item>
//    <item> SFDITEM_FIELD__OTG_FS_HOST_FS_HCINT1_FRMOR </item>
//    <item> SFDITEM_FIELD__OTG_FS_HOST_FS_HCINT1_DTERR </item>
//  </rtree>
//  


// ----------------------  Register Item Address: OTG_FS_HOST_FS_HCINT2  --------------------------
// SVD Line: 6411

unsigned int OTG_FS_HOST_FS_HCINT2 __AT (0x50000548);



// -------------------------  Field Item: OTG_FS_HOST_FS_HCINT2_XFRC  -----------------------------
// SVD Line: 6421

//  <item> SFDITEM_FIELD__OTG_FS_HOST_FS_HCINT2_XFRC
//    <name> XFRC </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x50000548) Transfer completed </i>
//    <check> 
//      <loc> ( (unsigned int) OTG_FS_HOST_FS_HCINT2 ) </loc>
//      <o.0..0> XFRC
//    </check>
//  </item>
//  


// --------------------------  Field Item: OTG_FS_HOST_FS_HCINT2_CHH  -----------------------------
// SVD Line: 6427

//  <item> SFDITEM_FIELD__OTG_FS_HOST_FS_HCINT2_CHH
//    <name> CHH </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x50000548) Channel halted </i>
//    <check> 
//      <loc> ( (unsigned int) OTG_FS_HOST_FS_HCINT2 ) </loc>
//      <o.1..1> CHH
//    </check>
//  </item>
//  


// -------------------------  Field Item: OTG_FS_HOST_FS_HCINT2_STALL  ----------------------------
// SVD Line: 6433

//  <item> SFDITEM_FIELD__OTG_FS_HOST_FS_HCINT2_STALL
//    <name> STALL </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x50000548) STALL response received  interrupt </i>
//    <check> 
//      <loc> ( (unsigned int) OTG_FS_HOST_FS_HCINT2 ) </loc>
//      <o.3..3> STALL
//    </check>
//  </item>
//  


// --------------------------  Field Item: OTG_FS_HOST_FS_HCINT2_NAK  -----------------------------
// SVD Line: 6440

//  <item> SFDITEM_FIELD__OTG_FS_HOST_FS_HCINT2_NAK
//    <name> NAK </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x50000548) NAK response received  interrupt </i>
//    <check> 
//      <loc> ( (unsigned int) OTG_FS_HOST_FS_HCINT2 ) </loc>
//      <o.4..4> NAK
//    </check>
//  </item>
//  


// --------------------------  Field Item: OTG_FS_HOST_FS_HCINT2_ACK  -----------------------------
// SVD Line: 6447

//  <item> SFDITEM_FIELD__OTG_FS_HOST_FS_HCINT2_ACK
//    <name> ACK </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x50000548) ACK response received/transmitted  interrupt </i>
//    <check> 
//      <loc> ( (unsigned int) OTG_FS_HOST_FS_HCINT2 ) </loc>
//      <o.5..5> ACK
//    </check>
//  </item>
//  


// -------------------------  Field Item: OTG_FS_HOST_FS_HCINT2_TXERR  ----------------------------
// SVD Line: 6454

//  <item> SFDITEM_FIELD__OTG_FS_HOST_FS_HCINT2_TXERR
//    <name> TXERR </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x50000548) Transaction error </i>
//    <check> 
//      <loc> ( (unsigned int) OTG_FS_HOST_FS_HCINT2 ) </loc>
//      <o.7..7> TXERR
//    </check>
//  </item>
//  


// -------------------------  Field Item: OTG_FS_HOST_FS_HCINT2_BBERR  ----------------------------
// SVD Line: 6460

//  <item> SFDITEM_FIELD__OTG_FS_HOST_FS_HCINT2_BBERR
//    <name> BBERR </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x50000548) Babble error </i>
//    <check> 
//      <loc> ( (unsigned int) OTG_FS_HOST_FS_HCINT2 ) </loc>
//      <o.8..8> BBERR
//    </check>
//  </item>
//  


// -------------------------  Field Item: OTG_FS_HOST_FS_HCINT2_FRMOR  ----------------------------
// SVD Line: 6466

//  <item> SFDITEM_FIELD__OTG_FS_HOST_FS_HCINT2_FRMOR
//    <name> FRMOR </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x50000548) Frame overrun </i>
//    <check> 
//      <loc> ( (unsigned int) OTG_FS_HOST_FS_HCINT2 ) </loc>
//      <o.9..9> FRMOR
//    </check>
//  </item>
//  


// -------------------------  Field Item: OTG_FS_HOST_FS_HCINT2_DTERR  ----------------------------
// SVD Line: 6472

//  <item> SFDITEM_FIELD__OTG_FS_HOST_FS_HCINT2_DTERR
//    <name> DTERR </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x50000548) Data toggle error </i>
//    <check> 
//      <loc> ( (unsigned int) OTG_FS_HOST_FS_HCINT2 ) </loc>
//      <o.10..10> DTERR
//    </check>
//  </item>
//  


// --------------------------  Register RTree: OTG_FS_HOST_FS_HCINT2  -----------------------------
// SVD Line: 6411

//  <rtree> SFDITEM_REG__OTG_FS_HOST_FS_HCINT2
//    <name> FS_HCINT2 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x50000548) OTG_FS host channel-2 interrupt register  (OTG_FS_HCINT2) </i>
//    <loc> ( (unsigned int)((OTG_FS_HOST_FS_HCINT2 >> 0) & 0xFFFFFFFF), ((OTG_FS_HOST_FS_HCINT2 = (OTG_FS_HOST_FS_HCINT2 & ~(0x7BBUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x7BB) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__OTG_FS_HOST_FS_HCINT2_XFRC </item>
//    <item> SFDITEM_FIELD__OTG_FS_HOST_FS_HCINT2_CHH </item>
//    <item> SFDITEM_FIELD__OTG_FS_HOST_FS_HCINT2_STALL </item>
//    <item> SFDITEM_FIELD__OTG_FS_HOST_FS_HCINT2_NAK </item>
//    <item> SFDITEM_FIELD__OTG_FS_HOST_FS_HCINT2_ACK </item>
//    <item> SFDITEM_FIELD__OTG_FS_HOST_FS_HCINT2_TXERR </item>
//    <item> SFDITEM_FIELD__OTG_FS_HOST_FS_HCINT2_BBERR </item>
//    <item> SFDITEM_FIELD__OTG_FS_HOST_FS_HCINT2_FRMOR </item>
//    <item> SFDITEM_FIELD__OTG_FS_HOST_FS_HCINT2_DTERR </item>
//  </rtree>
//  


// ----------------------  Register Item Address: OTG_FS_HOST_FS_HCINT3  --------------------------
// SVD Line: 6480

unsigned int OTG_FS_HOST_FS_HCINT3 __AT (0x50000568);



// -------------------------  Field Item: OTG_FS_HOST_FS_HCINT3_XFRC  -----------------------------
// SVD Line: 6490

//  <item> SFDITEM_FIELD__OTG_FS_HOST_FS_HCINT3_XFRC
//    <name> XFRC </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x50000568) Transfer completed </i>
//    <check> 
//      <loc> ( (unsigned int) OTG_FS_HOST_FS_HCINT3 ) </loc>
//      <o.0..0> XFRC
//    </check>
//  </item>
//  


// --------------------------  Field Item: OTG_FS_HOST_FS_HCINT3_CHH  -----------------------------
// SVD Line: 6496

//  <item> SFDITEM_FIELD__OTG_FS_HOST_FS_HCINT3_CHH
//    <name> CHH </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x50000568) Channel halted </i>
//    <check> 
//      <loc> ( (unsigned int) OTG_FS_HOST_FS_HCINT3 ) </loc>
//      <o.1..1> CHH
//    </check>
//  </item>
//  


// -------------------------  Field Item: OTG_FS_HOST_FS_HCINT3_STALL  ----------------------------
// SVD Line: 6502

//  <item> SFDITEM_FIELD__OTG_FS_HOST_FS_HCINT3_STALL
//    <name> STALL </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x50000568) STALL response received  interrupt </i>
//    <check> 
//      <loc> ( (unsigned int) OTG_FS_HOST_FS_HCINT3 ) </loc>
//      <o.3..3> STALL
//    </check>
//  </item>
//  


// --------------------------  Field Item: OTG_FS_HOST_FS_HCINT3_NAK  -----------------------------
// SVD Line: 6509

//  <item> SFDITEM_FIELD__OTG_FS_HOST_FS_HCINT3_NAK
//    <name> NAK </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x50000568) NAK response received  interrupt </i>
//    <check> 
//      <loc> ( (unsigned int) OTG_FS_HOST_FS_HCINT3 ) </loc>
//      <o.4..4> NAK
//    </check>
//  </item>
//  


// --------------------------  Field Item: OTG_FS_HOST_FS_HCINT3_ACK  -----------------------------
// SVD Line: 6516

//  <item> SFDITEM_FIELD__OTG_FS_HOST_FS_HCINT3_ACK
//    <name> ACK </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x50000568) ACK response received/transmitted  interrupt </i>
//    <check> 
//      <loc> ( (unsigned int) OTG_FS_HOST_FS_HCINT3 ) </loc>
//      <o.5..5> ACK
//    </check>
//  </item>
//  


// -------------------------  Field Item: OTG_FS_HOST_FS_HCINT3_TXERR  ----------------------------
// SVD Line: 6523

//  <item> SFDITEM_FIELD__OTG_FS_HOST_FS_HCINT3_TXERR
//    <name> TXERR </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x50000568) Transaction error </i>
//    <check> 
//      <loc> ( (unsigned int) OTG_FS_HOST_FS_HCINT3 ) </loc>
//      <o.7..7> TXERR
//    </check>
//  </item>
//  


// -------------------------  Field Item: OTG_FS_HOST_FS_HCINT3_BBERR  ----------------------------
// SVD Line: 6529

//  <item> SFDITEM_FIELD__OTG_FS_HOST_FS_HCINT3_BBERR
//    <name> BBERR </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x50000568) Babble error </i>
//    <check> 
//      <loc> ( (unsigned int) OTG_FS_HOST_FS_HCINT3 ) </loc>
//      <o.8..8> BBERR
//    </check>
//  </item>
//  


// -------------------------  Field Item: OTG_FS_HOST_FS_HCINT3_FRMOR  ----------------------------
// SVD Line: 6535

//  <item> SFDITEM_FIELD__OTG_FS_HOST_FS_HCINT3_FRMOR
//    <name> FRMOR </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x50000568) Frame overrun </i>
//    <check> 
//      <loc> ( (unsigned int) OTG_FS_HOST_FS_HCINT3 ) </loc>
//      <o.9..9> FRMOR
//    </check>
//  </item>
//  


// -------------------------  Field Item: OTG_FS_HOST_FS_HCINT3_DTERR  ----------------------------
// SVD Line: 6541

//  <item> SFDITEM_FIELD__OTG_FS_HOST_FS_HCINT3_DTERR
//    <name> DTERR </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x50000568) Data toggle error </i>
//    <check> 
//      <loc> ( (unsigned int) OTG_FS_HOST_FS_HCINT3 ) </loc>
//      <o.10..10> DTERR
//    </check>
//  </item>
//  


// --------------------------  Register RTree: OTG_FS_HOST_FS_HCINT3  -----------------------------
// SVD Line: 6480

//  <rtree> SFDITEM_REG__OTG_FS_HOST_FS_HCINT3
//    <name> FS_HCINT3 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x50000568) OTG_FS host channel-3 interrupt register  (OTG_FS_HCINT3) </i>
//    <loc> ( (unsigned int)((OTG_FS_HOST_FS_HCINT3 >> 0) & 0xFFFFFFFF), ((OTG_FS_HOST_FS_HCINT3 = (OTG_FS_HOST_FS_HCINT3 & ~(0x7BBUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x7BB) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__OTG_FS_HOST_FS_HCINT3_XFRC </item>
//    <item> SFDITEM_FIELD__OTG_FS_HOST_FS_HCINT3_CHH </item>
//    <item> SFDITEM_FIELD__OTG_FS_HOST_FS_HCINT3_STALL </item>
//    <item> SFDITEM_FIELD__OTG_FS_HOST_FS_HCINT3_NAK </item>
//    <item> SFDITEM_FIELD__OTG_FS_HOST_FS_HCINT3_ACK </item>
//    <item> SFDITEM_FIELD__OTG_FS_HOST_FS_HCINT3_TXERR </item>
//    <item> SFDITEM_FIELD__OTG_FS_HOST_FS_HCINT3_BBERR </item>
//    <item> SFDITEM_FIELD__OTG_FS_HOST_FS_HCINT3_FRMOR </item>
//    <item> SFDITEM_FIELD__OTG_FS_HOST_FS_HCINT3_DTERR </item>
//  </rtree>
//  


// ----------------------  Register Item Address: OTG_FS_HOST_FS_HCINT4  --------------------------
// SVD Line: 6549

unsigned int OTG_FS_HOST_FS_HCINT4 __AT (0x50000588);



// -------------------------  Field Item: OTG_FS_HOST_FS_HCINT4_XFRC  -----------------------------
// SVD Line: 6559

//  <item> SFDITEM_FIELD__OTG_FS_HOST_FS_HCINT4_XFRC
//    <name> XFRC </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x50000588) Transfer completed </i>
//    <check> 
//      <loc> ( (unsigned int) OTG_FS_HOST_FS_HCINT4 ) </loc>
//      <o.0..0> XFRC
//    </check>
//  </item>
//  


// --------------------------  Field Item: OTG_FS_HOST_FS_HCINT4_CHH  -----------------------------
// SVD Line: 6565

//  <item> SFDITEM_FIELD__OTG_FS_HOST_FS_HCINT4_CHH
//    <name> CHH </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x50000588) Channel halted </i>
//    <check> 
//      <loc> ( (unsigned int) OTG_FS_HOST_FS_HCINT4 ) </loc>
//      <o.1..1> CHH
//    </check>
//  </item>
//  


// -------------------------  Field Item: OTG_FS_HOST_FS_HCINT4_STALL  ----------------------------
// SVD Line: 6571

//  <item> SFDITEM_FIELD__OTG_FS_HOST_FS_HCINT4_STALL
//    <name> STALL </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x50000588) STALL response received  interrupt </i>
//    <check> 
//      <loc> ( (unsigned int) OTG_FS_HOST_FS_HCINT4 ) </loc>
//      <o.3..3> STALL
//    </check>
//  </item>
//  


// --------------------------  Field Item: OTG_FS_HOST_FS_HCINT4_NAK  -----------------------------
// SVD Line: 6578

//  <item> SFDITEM_FIELD__OTG_FS_HOST_FS_HCINT4_NAK
//    <name> NAK </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x50000588) NAK response received  interrupt </i>
//    <check> 
//      <loc> ( (unsigned int) OTG_FS_HOST_FS_HCINT4 ) </loc>
//      <o.4..4> NAK
//    </check>
//  </item>
//  


// --------------------------  Field Item: OTG_FS_HOST_FS_HCINT4_ACK  -----------------------------
// SVD Line: 6585

//  <item> SFDITEM_FIELD__OTG_FS_HOST_FS_HCINT4_ACK
//    <name> ACK </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x50000588) ACK response received/transmitted  interrupt </i>
//    <check> 
//      <loc> ( (unsigned int) OTG_FS_HOST_FS_HCINT4 ) </loc>
//      <o.5..5> ACK
//    </check>
//  </item>
//  


// -------------------------  Field Item: OTG_FS_HOST_FS_HCINT4_TXERR  ----------------------------
// SVD Line: 6592

//  <item> SFDITEM_FIELD__OTG_FS_HOST_FS_HCINT4_TXERR
//    <name> TXERR </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x50000588) Transaction error </i>
//    <check> 
//      <loc> ( (unsigned int) OTG_FS_HOST_FS_HCINT4 ) </loc>
//      <o.7..7> TXERR
//    </check>
//  </item>
//  


// -------------------------  Field Item: OTG_FS_HOST_FS_HCINT4_BBERR  ----------------------------
// SVD Line: 6598

//  <item> SFDITEM_FIELD__OTG_FS_HOST_FS_HCINT4_BBERR
//    <name> BBERR </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x50000588) Babble error </i>
//    <check> 
//      <loc> ( (unsigned int) OTG_FS_HOST_FS_HCINT4 ) </loc>
//      <o.8..8> BBERR
//    </check>
//  </item>
//  


// -------------------------  Field Item: OTG_FS_HOST_FS_HCINT4_FRMOR  ----------------------------
// SVD Line: 6604

//  <item> SFDITEM_FIELD__OTG_FS_HOST_FS_HCINT4_FRMOR
//    <name> FRMOR </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x50000588) Frame overrun </i>
//    <check> 
//      <loc> ( (unsigned int) OTG_FS_HOST_FS_HCINT4 ) </loc>
//      <o.9..9> FRMOR
//    </check>
//  </item>
//  


// -------------------------  Field Item: OTG_FS_HOST_FS_HCINT4_DTERR  ----------------------------
// SVD Line: 6610

//  <item> SFDITEM_FIELD__OTG_FS_HOST_FS_HCINT4_DTERR
//    <name> DTERR </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x50000588) Data toggle error </i>
//    <check> 
//      <loc> ( (unsigned int) OTG_FS_HOST_FS_HCINT4 ) </loc>
//      <o.10..10> DTERR
//    </check>
//  </item>
//  


// --------------------------  Register RTree: OTG_FS_HOST_FS_HCINT4  -----------------------------
// SVD Line: 6549

//  <rtree> SFDITEM_REG__OTG_FS_HOST_FS_HCINT4
//    <name> FS_HCINT4 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x50000588) OTG_FS host channel-4 interrupt register  (OTG_FS_HCINT4) </i>
//    <loc> ( (unsigned int)((OTG_FS_HOST_FS_HCINT4 >> 0) & 0xFFFFFFFF), ((OTG_FS_HOST_FS_HCINT4 = (OTG_FS_HOST_FS_HCINT4 & ~(0x7BBUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x7BB) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__OTG_FS_HOST_FS_HCINT4_XFRC </item>
//    <item> SFDITEM_FIELD__OTG_FS_HOST_FS_HCINT4_CHH </item>
//    <item> SFDITEM_FIELD__OTG_FS_HOST_FS_HCINT4_STALL </item>
//    <item> SFDITEM_FIELD__OTG_FS_HOST_FS_HCINT4_NAK </item>
//    <item> SFDITEM_FIELD__OTG_FS_HOST_FS_HCINT4_ACK </item>
//    <item> SFDITEM_FIELD__OTG_FS_HOST_FS_HCINT4_TXERR </item>
//    <item> SFDITEM_FIELD__OTG_FS_HOST_FS_HCINT4_BBERR </item>
//    <item> SFDITEM_FIELD__OTG_FS_HOST_FS_HCINT4_FRMOR </item>
//    <item> SFDITEM_FIELD__OTG_FS_HOST_FS_HCINT4_DTERR </item>
//  </rtree>
//  


// ----------------------  Register Item Address: OTG_FS_HOST_FS_HCINT5  --------------------------
// SVD Line: 6618

unsigned int OTG_FS_HOST_FS_HCINT5 __AT (0x500005A8);



// -------------------------  Field Item: OTG_FS_HOST_FS_HCINT5_XFRC  -----------------------------
// SVD Line: 6628

//  <item> SFDITEM_FIELD__OTG_FS_HOST_FS_HCINT5_XFRC
//    <name> XFRC </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x500005A8) Transfer completed </i>
//    <check> 
//      <loc> ( (unsigned int) OTG_FS_HOST_FS_HCINT5 ) </loc>
//      <o.0..0> XFRC
//    </check>
//  </item>
//  


// --------------------------  Field Item: OTG_FS_HOST_FS_HCINT5_CHH  -----------------------------
// SVD Line: 6634

//  <item> SFDITEM_FIELD__OTG_FS_HOST_FS_HCINT5_CHH
//    <name> CHH </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x500005A8) Channel halted </i>
//    <check> 
//      <loc> ( (unsigned int) OTG_FS_HOST_FS_HCINT5 ) </loc>
//      <o.1..1> CHH
//    </check>
//  </item>
//  


// -------------------------  Field Item: OTG_FS_HOST_FS_HCINT5_STALL  ----------------------------
// SVD Line: 6640

//  <item> SFDITEM_FIELD__OTG_FS_HOST_FS_HCINT5_STALL
//    <name> STALL </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x500005A8) STALL response received  interrupt </i>
//    <check> 
//      <loc> ( (unsigned int) OTG_FS_HOST_FS_HCINT5 ) </loc>
//      <o.3..3> STALL
//    </check>
//  </item>
//  


// --------------------------  Field Item: OTG_FS_HOST_FS_HCINT5_NAK  -----------------------------
// SVD Line: 6647

//  <item> SFDITEM_FIELD__OTG_FS_HOST_FS_HCINT5_NAK
//    <name> NAK </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x500005A8) NAK response received  interrupt </i>
//    <check> 
//      <loc> ( (unsigned int) OTG_FS_HOST_FS_HCINT5 ) </loc>
//      <o.4..4> NAK
//    </check>
//  </item>
//  


// --------------------------  Field Item: OTG_FS_HOST_FS_HCINT5_ACK  -----------------------------
// SVD Line: 6654

//  <item> SFDITEM_FIELD__OTG_FS_HOST_FS_HCINT5_ACK
//    <name> ACK </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x500005A8) ACK response received/transmitted  interrupt </i>
//    <check> 
//      <loc> ( (unsigned int) OTG_FS_HOST_FS_HCINT5 ) </loc>
//      <o.5..5> ACK
//    </check>
//  </item>
//  


// -------------------------  Field Item: OTG_FS_HOST_FS_HCINT5_TXERR  ----------------------------
// SVD Line: 6661

//  <item> SFDITEM_FIELD__OTG_FS_HOST_FS_HCINT5_TXERR
//    <name> TXERR </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x500005A8) Transaction error </i>
//    <check> 
//      <loc> ( (unsigned int) OTG_FS_HOST_FS_HCINT5 ) </loc>
//      <o.7..7> TXERR
//    </check>
//  </item>
//  


// -------------------------  Field Item: OTG_FS_HOST_FS_HCINT5_BBERR  ----------------------------
// SVD Line: 6667

//  <item> SFDITEM_FIELD__OTG_FS_HOST_FS_HCINT5_BBERR
//    <name> BBERR </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x500005A8) Babble error </i>
//    <check> 
//      <loc> ( (unsigned int) OTG_FS_HOST_FS_HCINT5 ) </loc>
//      <o.8..8> BBERR
//    </check>
//  </item>
//  


// -------------------------  Field Item: OTG_FS_HOST_FS_HCINT5_FRMOR  ----------------------------
// SVD Line: 6673

//  <item> SFDITEM_FIELD__OTG_FS_HOST_FS_HCINT5_FRMOR
//    <name> FRMOR </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x500005A8) Frame overrun </i>
//    <check> 
//      <loc> ( (unsigned int) OTG_FS_HOST_FS_HCINT5 ) </loc>
//      <o.9..9> FRMOR
//    </check>
//  </item>
//  


// -------------------------  Field Item: OTG_FS_HOST_FS_HCINT5_DTERR  ----------------------------
// SVD Line: 6679

//  <item> SFDITEM_FIELD__OTG_FS_HOST_FS_HCINT5_DTERR
//    <name> DTERR </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x500005A8) Data toggle error </i>
//    <check> 
//      <loc> ( (unsigned int) OTG_FS_HOST_FS_HCINT5 ) </loc>
//      <o.10..10> DTERR
//    </check>
//  </item>
//  


// --------------------------  Register RTree: OTG_FS_HOST_FS_HCINT5  -----------------------------
// SVD Line: 6618

//  <rtree> SFDITEM_REG__OTG_FS_HOST_FS_HCINT5
//    <name> FS_HCINT5 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x500005A8) OTG_FS host channel-5 interrupt register  (OTG_FS_HCINT5) </i>
//    <loc> ( (unsigned int)((OTG_FS_HOST_FS_HCINT5 >> 0) & 0xFFFFFFFF), ((OTG_FS_HOST_FS_HCINT5 = (OTG_FS_HOST_FS_HCINT5 & ~(0x7BBUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x7BB) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__OTG_FS_HOST_FS_HCINT5_XFRC </item>
//    <item> SFDITEM_FIELD__OTG_FS_HOST_FS_HCINT5_CHH </item>
//    <item> SFDITEM_FIELD__OTG_FS_HOST_FS_HCINT5_STALL </item>
//    <item> SFDITEM_FIELD__OTG_FS_HOST_FS_HCINT5_NAK </item>
//    <item> SFDITEM_FIELD__OTG_FS_HOST_FS_HCINT5_ACK </item>
//    <item> SFDITEM_FIELD__OTG_FS_HOST_FS_HCINT5_TXERR </item>
//    <item> SFDITEM_FIELD__OTG_FS_HOST_FS_HCINT5_BBERR </item>
//    <item> SFDITEM_FIELD__OTG_FS_HOST_FS_HCINT5_FRMOR </item>
//    <item> SFDITEM_FIELD__OTG_FS_HOST_FS_HCINT5_DTERR </item>
//  </rtree>
//  


// ----------------------  Register Item Address: OTG_FS_HOST_FS_HCINT6  --------------------------
// SVD Line: 6687

unsigned int OTG_FS_HOST_FS_HCINT6 __AT (0x500005C8);



// -------------------------  Field Item: OTG_FS_HOST_FS_HCINT6_XFRC  -----------------------------
// SVD Line: 6697

//  <item> SFDITEM_FIELD__OTG_FS_HOST_FS_HCINT6_XFRC
//    <name> XFRC </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x500005C8) Transfer completed </i>
//    <check> 
//      <loc> ( (unsigned int) OTG_FS_HOST_FS_HCINT6 ) </loc>
//      <o.0..0> XFRC
//    </check>
//  </item>
//  


// --------------------------  Field Item: OTG_FS_HOST_FS_HCINT6_CHH  -----------------------------
// SVD Line: 6703

//  <item> SFDITEM_FIELD__OTG_FS_HOST_FS_HCINT6_CHH
//    <name> CHH </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x500005C8) Channel halted </i>
//    <check> 
//      <loc> ( (unsigned int) OTG_FS_HOST_FS_HCINT6 ) </loc>
//      <o.1..1> CHH
//    </check>
//  </item>
//  


// -------------------------  Field Item: OTG_FS_HOST_FS_HCINT6_STALL  ----------------------------
// SVD Line: 6709

//  <item> SFDITEM_FIELD__OTG_FS_HOST_FS_HCINT6_STALL
//    <name> STALL </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x500005C8) STALL response received  interrupt </i>
//    <check> 
//      <loc> ( (unsigned int) OTG_FS_HOST_FS_HCINT6 ) </loc>
//      <o.3..3> STALL
//    </check>
//  </item>
//  


// --------------------------  Field Item: OTG_FS_HOST_FS_HCINT6_NAK  -----------------------------
// SVD Line: 6716

//  <item> SFDITEM_FIELD__OTG_FS_HOST_FS_HCINT6_NAK
//    <name> NAK </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x500005C8) NAK response received  interrupt </i>
//    <check> 
//      <loc> ( (unsigned int) OTG_FS_HOST_FS_HCINT6 ) </loc>
//      <o.4..4> NAK
//    </check>
//  </item>
//  


// --------------------------  Field Item: OTG_FS_HOST_FS_HCINT6_ACK  -----------------------------
// SVD Line: 6723

//  <item> SFDITEM_FIELD__OTG_FS_HOST_FS_HCINT6_ACK
//    <name> ACK </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x500005C8) ACK response received/transmitted  interrupt </i>
//    <check> 
//      <loc> ( (unsigned int) OTG_FS_HOST_FS_HCINT6 ) </loc>
//      <o.5..5> ACK
//    </check>
//  </item>
//  


// -------------------------  Field Item: OTG_FS_HOST_FS_HCINT6_TXERR  ----------------------------
// SVD Line: 6730

//  <item> SFDITEM_FIELD__OTG_FS_HOST_FS_HCINT6_TXERR
//    <name> TXERR </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x500005C8) Transaction error </i>
//    <check> 
//      <loc> ( (unsigned int) OTG_FS_HOST_FS_HCINT6 ) </loc>
//      <o.7..7> TXERR
//    </check>
//  </item>
//  


// -------------------------  Field Item: OTG_FS_HOST_FS_HCINT6_BBERR  ----------------------------
// SVD Line: 6736

//  <item> SFDITEM_FIELD__OTG_FS_HOST_FS_HCINT6_BBERR
//    <name> BBERR </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x500005C8) Babble error </i>
//    <check> 
//      <loc> ( (unsigned int) OTG_FS_HOST_FS_HCINT6 ) </loc>
//      <o.8..8> BBERR
//    </check>
//  </item>
//  


// -------------------------  Field Item: OTG_FS_HOST_FS_HCINT6_FRMOR  ----------------------------
// SVD Line: 6742

//  <item> SFDITEM_FIELD__OTG_FS_HOST_FS_HCINT6_FRMOR
//    <name> FRMOR </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x500005C8) Frame overrun </i>
//    <check> 
//      <loc> ( (unsigned int) OTG_FS_HOST_FS_HCINT6 ) </loc>
//      <o.9..9> FRMOR
//    </check>
//  </item>
//  


// -------------------------  Field Item: OTG_FS_HOST_FS_HCINT6_DTERR  ----------------------------
// SVD Line: 6748

//  <item> SFDITEM_FIELD__OTG_FS_HOST_FS_HCINT6_DTERR
//    <name> DTERR </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x500005C8) Data toggle error </i>
//    <check> 
//      <loc> ( (unsigned int) OTG_FS_HOST_FS_HCINT6 ) </loc>
//      <o.10..10> DTERR
//    </check>
//  </item>
//  


// --------------------------  Register RTree: OTG_FS_HOST_FS_HCINT6  -----------------------------
// SVD Line: 6687

//  <rtree> SFDITEM_REG__OTG_FS_HOST_FS_HCINT6
//    <name> FS_HCINT6 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x500005C8) OTG_FS host channel-6 interrupt register  (OTG_FS_HCINT6) </i>
//    <loc> ( (unsigned int)((OTG_FS_HOST_FS_HCINT6 >> 0) & 0xFFFFFFFF), ((OTG_FS_HOST_FS_HCINT6 = (OTG_FS_HOST_FS_HCINT6 & ~(0x7BBUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x7BB) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__OTG_FS_HOST_FS_HCINT6_XFRC </item>
//    <item> SFDITEM_FIELD__OTG_FS_HOST_FS_HCINT6_CHH </item>
//    <item> SFDITEM_FIELD__OTG_FS_HOST_FS_HCINT6_STALL </item>
//    <item> SFDITEM_FIELD__OTG_FS_HOST_FS_HCINT6_NAK </item>
//    <item> SFDITEM_FIELD__OTG_FS_HOST_FS_HCINT6_ACK </item>
//    <item> SFDITEM_FIELD__OTG_FS_HOST_FS_HCINT6_TXERR </item>
//    <item> SFDITEM_FIELD__OTG_FS_HOST_FS_HCINT6_BBERR </item>
//    <item> SFDITEM_FIELD__OTG_FS_HOST_FS_HCINT6_FRMOR </item>
//    <item> SFDITEM_FIELD__OTG_FS_HOST_FS_HCINT6_DTERR </item>
//  </rtree>
//  


// ----------------------  Register Item Address: OTG_FS_HOST_FS_HCINT7  --------------------------
// SVD Line: 6756

unsigned int OTG_FS_HOST_FS_HCINT7 __AT (0x500005E8);



// -------------------------  Field Item: OTG_FS_HOST_FS_HCINT7_XFRC  -----------------------------
// SVD Line: 6766

//  <item> SFDITEM_FIELD__OTG_FS_HOST_FS_HCINT7_XFRC
//    <name> XFRC </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x500005E8) Transfer completed </i>
//    <check> 
//      <loc> ( (unsigned int) OTG_FS_HOST_FS_HCINT7 ) </loc>
//      <o.0..0> XFRC
//    </check>
//  </item>
//  


// --------------------------  Field Item: OTG_FS_HOST_FS_HCINT7_CHH  -----------------------------
// SVD Line: 6772

//  <item> SFDITEM_FIELD__OTG_FS_HOST_FS_HCINT7_CHH
//    <name> CHH </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x500005E8) Channel halted </i>
//    <check> 
//      <loc> ( (unsigned int) OTG_FS_HOST_FS_HCINT7 ) </loc>
//      <o.1..1> CHH
//    </check>
//  </item>
//  


// -------------------------  Field Item: OTG_FS_HOST_FS_HCINT7_STALL  ----------------------------
// SVD Line: 6778

//  <item> SFDITEM_FIELD__OTG_FS_HOST_FS_HCINT7_STALL
//    <name> STALL </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x500005E8) STALL response received  interrupt </i>
//    <check> 
//      <loc> ( (unsigned int) OTG_FS_HOST_FS_HCINT7 ) </loc>
//      <o.3..3> STALL
//    </check>
//  </item>
//  


// --------------------------  Field Item: OTG_FS_HOST_FS_HCINT7_NAK  -----------------------------
// SVD Line: 6785

//  <item> SFDITEM_FIELD__OTG_FS_HOST_FS_HCINT7_NAK
//    <name> NAK </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x500005E8) NAK response received  interrupt </i>
//    <check> 
//      <loc> ( (unsigned int) OTG_FS_HOST_FS_HCINT7 ) </loc>
//      <o.4..4> NAK
//    </check>
//  </item>
//  


// --------------------------  Field Item: OTG_FS_HOST_FS_HCINT7_ACK  -----------------------------
// SVD Line: 6792

//  <item> SFDITEM_FIELD__OTG_FS_HOST_FS_HCINT7_ACK
//    <name> ACK </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x500005E8) ACK response received/transmitted  interrupt </i>
//    <check> 
//      <loc> ( (unsigned int) OTG_FS_HOST_FS_HCINT7 ) </loc>
//      <o.5..5> ACK
//    </check>
//  </item>
//  


// -------------------------  Field Item: OTG_FS_HOST_FS_HCINT7_TXERR  ----------------------------
// SVD Line: 6799

//  <item> SFDITEM_FIELD__OTG_FS_HOST_FS_HCINT7_TXERR
//    <name> TXERR </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x500005E8) Transaction error </i>
//    <check> 
//      <loc> ( (unsigned int) OTG_FS_HOST_FS_HCINT7 ) </loc>
//      <o.7..7> TXERR
//    </check>
//  </item>
//  


// -------------------------  Field Item: OTG_FS_HOST_FS_HCINT7_BBERR  ----------------------------
// SVD Line: 6805

//  <item> SFDITEM_FIELD__OTG_FS_HOST_FS_HCINT7_BBERR
//    <name> BBERR </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x500005E8) Babble error </i>
//    <check> 
//      <loc> ( (unsigned int) OTG_FS_HOST_FS_HCINT7 ) </loc>
//      <o.8..8> BBERR
//    </check>
//  </item>
//  


// -------------------------  Field Item: OTG_FS_HOST_FS_HCINT7_FRMOR  ----------------------------
// SVD Line: 6811

//  <item> SFDITEM_FIELD__OTG_FS_HOST_FS_HCINT7_FRMOR
//    <name> FRMOR </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x500005E8) Frame overrun </i>
//    <check> 
//      <loc> ( (unsigned int) OTG_FS_HOST_FS_HCINT7 ) </loc>
//      <o.9..9> FRMOR
//    </check>
//  </item>
//  


// -------------------------  Field Item: OTG_FS_HOST_FS_HCINT7_DTERR  ----------------------------
// SVD Line: 6817

//  <item> SFDITEM_FIELD__OTG_FS_HOST_FS_HCINT7_DTERR
//    <name> DTERR </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x500005E8) Data toggle error </i>
//    <check> 
//      <loc> ( (unsigned int) OTG_FS_HOST_FS_HCINT7 ) </loc>
//      <o.10..10> DTERR
//    </check>
//  </item>
//  


// --------------------------  Register RTree: OTG_FS_HOST_FS_HCINT7  -----------------------------
// SVD Line: 6756

//  <rtree> SFDITEM_REG__OTG_FS_HOST_FS_HCINT7
//    <name> FS_HCINT7 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x500005E8) OTG_FS host channel-7 interrupt register  (OTG_FS_HCINT7) </i>
//    <loc> ( (unsigned int)((OTG_FS_HOST_FS_HCINT7 >> 0) & 0xFFFFFFFF), ((OTG_FS_HOST_FS_HCINT7 = (OTG_FS_HOST_FS_HCINT7 & ~(0x7BBUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x7BB) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__OTG_FS_HOST_FS_HCINT7_XFRC </item>
//    <item> SFDITEM_FIELD__OTG_FS_HOST_FS_HCINT7_CHH </item>
//    <item> SFDITEM_FIELD__OTG_FS_HOST_FS_HCINT7_STALL </item>
//    <item> SFDITEM_FIELD__OTG_FS_HOST_FS_HCINT7_NAK </item>
//    <item> SFDITEM_FIELD__OTG_FS_HOST_FS_HCINT7_ACK </item>
//    <item> SFDITEM_FIELD__OTG_FS_HOST_FS_HCINT7_TXERR </item>
//    <item> SFDITEM_FIELD__OTG_FS_HOST_FS_HCINT7_BBERR </item>
//    <item> SFDITEM_FIELD__OTG_FS_HOST_FS_HCINT7_FRMOR </item>
//    <item> SFDITEM_FIELD__OTG_FS_HOST_FS_HCINT7_DTERR </item>
//  </rtree>
//  


// ---------------------  Register Item Address: OTG_FS_HOST_FS_HCINTMSK0  ------------------------
// SVD Line: 6825

unsigned int OTG_FS_HOST_FS_HCINTMSK0 __AT (0x5000050C);



// -----------------------  Field Item: OTG_FS_HOST_FS_HCINTMSK0_XFRCM  ---------------------------
// SVD Line: 6835

//  <item> SFDITEM_FIELD__OTG_FS_HOST_FS_HCINTMSK0_XFRCM
//    <name> XFRCM </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x5000050C) Transfer completed mask </i>
//    <check> 
//      <loc> ( (unsigned int) OTG_FS_HOST_FS_HCINTMSK0 ) </loc>
//      <o.0..0> XFRCM
//    </check>
//  </item>
//  


// ------------------------  Field Item: OTG_FS_HOST_FS_HCINTMSK0_CHHM  ---------------------------
// SVD Line: 6841

//  <item> SFDITEM_FIELD__OTG_FS_HOST_FS_HCINTMSK0_CHHM
//    <name> CHHM </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x5000050C) Channel halted mask </i>
//    <check> 
//      <loc> ( (unsigned int) OTG_FS_HOST_FS_HCINTMSK0 ) </loc>
//      <o.1..1> CHHM
//    </check>
//  </item>
//  


// -----------------------  Field Item: OTG_FS_HOST_FS_HCINTMSK0_STALLM  --------------------------
// SVD Line: 6847

//  <item> SFDITEM_FIELD__OTG_FS_HOST_FS_HCINTMSK0_STALLM
//    <name> STALLM </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x5000050C) STALL response received interrupt  mask </i>
//    <check> 
//      <loc> ( (unsigned int) OTG_FS_HOST_FS_HCINTMSK0 ) </loc>
//      <o.3..3> STALLM
//    </check>
//  </item>
//  


// ------------------------  Field Item: OTG_FS_HOST_FS_HCINTMSK0_NAKM  ---------------------------
// SVD Line: 6854

//  <item> SFDITEM_FIELD__OTG_FS_HOST_FS_HCINTMSK0_NAKM
//    <name> NAKM </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x5000050C) NAK response received interrupt  mask </i>
//    <check> 
//      <loc> ( (unsigned int) OTG_FS_HOST_FS_HCINTMSK0 ) </loc>
//      <o.4..4> NAKM
//    </check>
//  </item>
//  


// ------------------------  Field Item: OTG_FS_HOST_FS_HCINTMSK0_ACKM  ---------------------------
// SVD Line: 6861

//  <item> SFDITEM_FIELD__OTG_FS_HOST_FS_HCINTMSK0_ACKM
//    <name> ACKM </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x5000050C) ACK response received/transmitted  interrupt mask </i>
//    <check> 
//      <loc> ( (unsigned int) OTG_FS_HOST_FS_HCINTMSK0 ) </loc>
//      <o.5..5> ACKM
//    </check>
//  </item>
//  


// ------------------------  Field Item: OTG_FS_HOST_FS_HCINTMSK0_NYET  ---------------------------
// SVD Line: 6868

//  <item> SFDITEM_FIELD__OTG_FS_HOST_FS_HCINTMSK0_NYET
//    <name> NYET </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x5000050C) response received interrupt  mask </i>
//    <check> 
//      <loc> ( (unsigned int) OTG_FS_HOST_FS_HCINTMSK0 ) </loc>
//      <o.6..6> NYET
//    </check>
//  </item>
//  


// -----------------------  Field Item: OTG_FS_HOST_FS_HCINTMSK0_TXERRM  --------------------------
// SVD Line: 6875

//  <item> SFDITEM_FIELD__OTG_FS_HOST_FS_HCINTMSK0_TXERRM
//    <name> TXERRM </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x5000050C) Transaction error mask </i>
//    <check> 
//      <loc> ( (unsigned int) OTG_FS_HOST_FS_HCINTMSK0 ) </loc>
//      <o.7..7> TXERRM
//    </check>
//  </item>
//  


// -----------------------  Field Item: OTG_FS_HOST_FS_HCINTMSK0_BBERRM  --------------------------
// SVD Line: 6881

//  <item> SFDITEM_FIELD__OTG_FS_HOST_FS_HCINTMSK0_BBERRM
//    <name> BBERRM </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x5000050C) Babble error mask </i>
//    <check> 
//      <loc> ( (unsigned int) OTG_FS_HOST_FS_HCINTMSK0 ) </loc>
//      <o.8..8> BBERRM
//    </check>
//  </item>
//  


// -----------------------  Field Item: OTG_FS_HOST_FS_HCINTMSK0_FRMORM  --------------------------
// SVD Line: 6887

//  <item> SFDITEM_FIELD__OTG_FS_HOST_FS_HCINTMSK0_FRMORM
//    <name> FRMORM </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x5000050C) Frame overrun mask </i>
//    <check> 
//      <loc> ( (unsigned int) OTG_FS_HOST_FS_HCINTMSK0 ) </loc>
//      <o.9..9> FRMORM
//    </check>
//  </item>
//  


// -----------------------  Field Item: OTG_FS_HOST_FS_HCINTMSK0_DTERRM  --------------------------
// SVD Line: 6893

//  <item> SFDITEM_FIELD__OTG_FS_HOST_FS_HCINTMSK0_DTERRM
//    <name> DTERRM </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x5000050C) Data toggle error mask </i>
//    <check> 
//      <loc> ( (unsigned int) OTG_FS_HOST_FS_HCINTMSK0 ) </loc>
//      <o.10..10> DTERRM
//    </check>
//  </item>
//  


// ------------------------  Register RTree: OTG_FS_HOST_FS_HCINTMSK0  ----------------------------
// SVD Line: 6825

//  <rtree> SFDITEM_REG__OTG_FS_HOST_FS_HCINTMSK0
//    <name> FS_HCINTMSK0 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x5000050C) OTG_FS host channel-0 mask register  (OTG_FS_HCINTMSK0) </i>
//    <loc> ( (unsigned int)((OTG_FS_HOST_FS_HCINTMSK0 >> 0) & 0xFFFFFFFF), ((OTG_FS_HOST_FS_HCINTMSK0 = (OTG_FS_HOST_FS_HCINTMSK0 & ~(0x7FBUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x7FB) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__OTG_FS_HOST_FS_HCINTMSK0_XFRCM </item>
//    <item> SFDITEM_FIELD__OTG_FS_HOST_FS_HCINTMSK0_CHHM </item>
//    <item> SFDITEM_FIELD__OTG_FS_HOST_FS_HCINTMSK0_STALLM </item>
//    <item> SFDITEM_FIELD__OTG_FS_HOST_FS_HCINTMSK0_NAKM </item>
//    <item> SFDITEM_FIELD__OTG_FS_HOST_FS_HCINTMSK0_ACKM </item>
//    <item> SFDITEM_FIELD__OTG_FS_HOST_FS_HCINTMSK0_NYET </item>
//    <item> SFDITEM_FIELD__OTG_FS_HOST_FS_HCINTMSK0_TXERRM </item>
//    <item> SFDITEM_FIELD__OTG_FS_HOST_FS_HCINTMSK0_BBERRM </item>
//    <item> SFDITEM_FIELD__OTG_FS_HOST_FS_HCINTMSK0_FRMORM </item>
//    <item> SFDITEM_FIELD__OTG_FS_HOST_FS_HCINTMSK0_DTERRM </item>
//  </rtree>
//  


// ---------------------  Register Item Address: OTG_FS_HOST_FS_HCINTMSK1  ------------------------
// SVD Line: 6901

unsigned int OTG_FS_HOST_FS_HCINTMSK1 __AT (0x5000052C);



// -----------------------  Field Item: OTG_FS_HOST_FS_HCINTMSK1_XFRCM  ---------------------------
// SVD Line: 6911

//  <item> SFDITEM_FIELD__OTG_FS_HOST_FS_HCINTMSK1_XFRCM
//    <name> XFRCM </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x5000052C) Transfer completed mask </i>
//    <check> 
//      <loc> ( (unsigned int) OTG_FS_HOST_FS_HCINTMSK1 ) </loc>
//      <o.0..0> XFRCM
//    </check>
//  </item>
//  


// ------------------------  Field Item: OTG_FS_HOST_FS_HCINTMSK1_CHHM  ---------------------------
// SVD Line: 6917

//  <item> SFDITEM_FIELD__OTG_FS_HOST_FS_HCINTMSK1_CHHM
//    <name> CHHM </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x5000052C) Channel halted mask </i>
//    <check> 
//      <loc> ( (unsigned int) OTG_FS_HOST_FS_HCINTMSK1 ) </loc>
//      <o.1..1> CHHM
//    </check>
//  </item>
//  


// -----------------------  Field Item: OTG_FS_HOST_FS_HCINTMSK1_STALLM  --------------------------
// SVD Line: 6923

//  <item> SFDITEM_FIELD__OTG_FS_HOST_FS_HCINTMSK1_STALLM
//    <name> STALLM </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x5000052C) STALL response received interrupt  mask </i>
//    <check> 
//      <loc> ( (unsigned int) OTG_FS_HOST_FS_HCINTMSK1 ) </loc>
//      <o.3..3> STALLM
//    </check>
//  </item>
//  


// ------------------------  Field Item: OTG_FS_HOST_FS_HCINTMSK1_NAKM  ---------------------------
// SVD Line: 6930

//  <item> SFDITEM_FIELD__OTG_FS_HOST_FS_HCINTMSK1_NAKM
//    <name> NAKM </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x5000052C) NAK response received interrupt  mask </i>
//    <check> 
//      <loc> ( (unsigned int) OTG_FS_HOST_FS_HCINTMSK1 ) </loc>
//      <o.4..4> NAKM
//    </check>
//  </item>
//  


// ------------------------  Field Item: OTG_FS_HOST_FS_HCINTMSK1_ACKM  ---------------------------
// SVD Line: 6937

//  <item> SFDITEM_FIELD__OTG_FS_HOST_FS_HCINTMSK1_ACKM
//    <name> ACKM </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x5000052C) ACK response received/transmitted  interrupt mask </i>
//    <check> 
//      <loc> ( (unsigned int) OTG_FS_HOST_FS_HCINTMSK1 ) </loc>
//      <o.5..5> ACKM
//    </check>
//  </item>
//  


// ------------------------  Field Item: OTG_FS_HOST_FS_HCINTMSK1_NYET  ---------------------------
// SVD Line: 6944

//  <item> SFDITEM_FIELD__OTG_FS_HOST_FS_HCINTMSK1_NYET
//    <name> NYET </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x5000052C) response received interrupt  mask </i>
//    <check> 
//      <loc> ( (unsigned int) OTG_FS_HOST_FS_HCINTMSK1 ) </loc>
//      <o.6..6> NYET
//    </check>
//  </item>
//  


// -----------------------  Field Item: OTG_FS_HOST_FS_HCINTMSK1_TXERRM  --------------------------
// SVD Line: 6951

//  <item> SFDITEM_FIELD__OTG_FS_HOST_FS_HCINTMSK1_TXERRM
//    <name> TXERRM </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x5000052C) Transaction error mask </i>
//    <check> 
//      <loc> ( (unsigned int) OTG_FS_HOST_FS_HCINTMSK1 ) </loc>
//      <o.7..7> TXERRM
//    </check>
//  </item>
//  


// -----------------------  Field Item: OTG_FS_HOST_FS_HCINTMSK1_BBERRM  --------------------------
// SVD Line: 6957

//  <item> SFDITEM_FIELD__OTG_FS_HOST_FS_HCINTMSK1_BBERRM
//    <name> BBERRM </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x5000052C) Babble error mask </i>
//    <check> 
//      <loc> ( (unsigned int) OTG_FS_HOST_FS_HCINTMSK1 ) </loc>
//      <o.8..8> BBERRM
//    </check>
//  </item>
//  


// -----------------------  Field Item: OTG_FS_HOST_FS_HCINTMSK1_FRMORM  --------------------------
// SVD Line: 6963

//  <item> SFDITEM_FIELD__OTG_FS_HOST_FS_HCINTMSK1_FRMORM
//    <name> FRMORM </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x5000052C) Frame overrun mask </i>
//    <check> 
//      <loc> ( (unsigned int) OTG_FS_HOST_FS_HCINTMSK1 ) </loc>
//      <o.9..9> FRMORM
//    </check>
//  </item>
//  


// -----------------------  Field Item: OTG_FS_HOST_FS_HCINTMSK1_DTERRM  --------------------------
// SVD Line: 6969

//  <item> SFDITEM_FIELD__OTG_FS_HOST_FS_HCINTMSK1_DTERRM
//    <name> DTERRM </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x5000052C) Data toggle error mask </i>
//    <check> 
//      <loc> ( (unsigned int) OTG_FS_HOST_FS_HCINTMSK1 ) </loc>
//      <o.10..10> DTERRM
//    </check>
//  </item>
//  


// ------------------------  Register RTree: OTG_FS_HOST_FS_HCINTMSK1  ----------------------------
// SVD Line: 6901

//  <rtree> SFDITEM_REG__OTG_FS_HOST_FS_HCINTMSK1
//    <name> FS_HCINTMSK1 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x5000052C) OTG_FS host channel-1 mask register  (OTG_FS_HCINTMSK1) </i>
//    <loc> ( (unsigned int)((OTG_FS_HOST_FS_HCINTMSK1 >> 0) & 0xFFFFFFFF), ((OTG_FS_HOST_FS_HCINTMSK1 = (OTG_FS_HOST_FS_HCINTMSK1 & ~(0x7FBUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x7FB) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__OTG_FS_HOST_FS_HCINTMSK1_XFRCM </item>
//    <item> SFDITEM_FIELD__OTG_FS_HOST_FS_HCINTMSK1_CHHM </item>
//    <item> SFDITEM_FIELD__OTG_FS_HOST_FS_HCINTMSK1_STALLM </item>
//    <item> SFDITEM_FIELD__OTG_FS_HOST_FS_HCINTMSK1_NAKM </item>
//    <item> SFDITEM_FIELD__OTG_FS_HOST_FS_HCINTMSK1_ACKM </item>
//    <item> SFDITEM_FIELD__OTG_FS_HOST_FS_HCINTMSK1_NYET </item>
//    <item> SFDITEM_FIELD__OTG_FS_HOST_FS_HCINTMSK1_TXERRM </item>
//    <item> SFDITEM_FIELD__OTG_FS_HOST_FS_HCINTMSK1_BBERRM </item>
//    <item> SFDITEM_FIELD__OTG_FS_HOST_FS_HCINTMSK1_FRMORM </item>
//    <item> SFDITEM_FIELD__OTG_FS_HOST_FS_HCINTMSK1_DTERRM </item>
//  </rtree>
//  


// ---------------------  Register Item Address: OTG_FS_HOST_FS_HCINTMSK2  ------------------------
// SVD Line: 6977

unsigned int OTG_FS_HOST_FS_HCINTMSK2 __AT (0x5000054C);



// -----------------------  Field Item: OTG_FS_HOST_FS_HCINTMSK2_XFRCM  ---------------------------
// SVD Line: 6987

//  <item> SFDITEM_FIELD__OTG_FS_HOST_FS_HCINTMSK2_XFRCM
//    <name> XFRCM </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x5000054C) Transfer completed mask </i>
//    <check> 
//      <loc> ( (unsigned int) OTG_FS_HOST_FS_HCINTMSK2 ) </loc>
//      <o.0..0> XFRCM
//    </check>
//  </item>
//  


// ------------------------  Field Item: OTG_FS_HOST_FS_HCINTMSK2_CHHM  ---------------------------
// SVD Line: 6993

//  <item> SFDITEM_FIELD__OTG_FS_HOST_FS_HCINTMSK2_CHHM
//    <name> CHHM </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x5000054C) Channel halted mask </i>
//    <check> 
//      <loc> ( (unsigned int) OTG_FS_HOST_FS_HCINTMSK2 ) </loc>
//      <o.1..1> CHHM
//    </check>
//  </item>
//  


// -----------------------  Field Item: OTG_FS_HOST_FS_HCINTMSK2_STALLM  --------------------------
// SVD Line: 6999

//  <item> SFDITEM_FIELD__OTG_FS_HOST_FS_HCINTMSK2_STALLM
//    <name> STALLM </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x5000054C) STALL response received interrupt  mask </i>
//    <check> 
//      <loc> ( (unsigned int) OTG_FS_HOST_FS_HCINTMSK2 ) </loc>
//      <o.3..3> STALLM
//    </check>
//  </item>
//  


// ------------------------  Field Item: OTG_FS_HOST_FS_HCINTMSK2_NAKM  ---------------------------
// SVD Line: 7006

//  <item> SFDITEM_FIELD__OTG_FS_HOST_FS_HCINTMSK2_NAKM
//    <name> NAKM </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x5000054C) NAK response received interrupt  mask </i>
//    <check> 
//      <loc> ( (unsigned int) OTG_FS_HOST_FS_HCINTMSK2 ) </loc>
//      <o.4..4> NAKM
//    </check>
//  </item>
//  


// ------------------------  Field Item: OTG_FS_HOST_FS_HCINTMSK2_ACKM  ---------------------------
// SVD Line: 7013

//  <item> SFDITEM_FIELD__OTG_FS_HOST_FS_HCINTMSK2_ACKM
//    <name> ACKM </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x5000054C) ACK response received/transmitted  interrupt mask </i>
//    <check> 
//      <loc> ( (unsigned int) OTG_FS_HOST_FS_HCINTMSK2 ) </loc>
//      <o.5..5> ACKM
//    </check>
//  </item>
//  


// ------------------------  Field Item: OTG_FS_HOST_FS_HCINTMSK2_NYET  ---------------------------
// SVD Line: 7020

//  <item> SFDITEM_FIELD__OTG_FS_HOST_FS_HCINTMSK2_NYET
//    <name> NYET </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x5000054C) response received interrupt  mask </i>
//    <check> 
//      <loc> ( (unsigned int) OTG_FS_HOST_FS_HCINTMSK2 ) </loc>
//      <o.6..6> NYET
//    </check>
//  </item>
//  


// -----------------------  Field Item: OTG_FS_HOST_FS_HCINTMSK2_TXERRM  --------------------------
// SVD Line: 7027

//  <item> SFDITEM_FIELD__OTG_FS_HOST_FS_HCINTMSK2_TXERRM
//    <name> TXERRM </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x5000054C) Transaction error mask </i>
//    <check> 
//      <loc> ( (unsigned int) OTG_FS_HOST_FS_HCINTMSK2 ) </loc>
//      <o.7..7> TXERRM
//    </check>
//  </item>
//  


// -----------------------  Field Item: OTG_FS_HOST_FS_HCINTMSK2_BBERRM  --------------------------
// SVD Line: 7033

//  <item> SFDITEM_FIELD__OTG_FS_HOST_FS_HCINTMSK2_BBERRM
//    <name> BBERRM </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x5000054C) Babble error mask </i>
//    <check> 
//      <loc> ( (unsigned int) OTG_FS_HOST_FS_HCINTMSK2 ) </loc>
//      <o.8..8> BBERRM
//    </check>
//  </item>
//  


// -----------------------  Field Item: OTG_FS_HOST_FS_HCINTMSK2_FRMORM  --------------------------
// SVD Line: 7039

//  <item> SFDITEM_FIELD__OTG_FS_HOST_FS_HCINTMSK2_FRMORM
//    <name> FRMORM </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x5000054C) Frame overrun mask </i>
//    <check> 
//      <loc> ( (unsigned int) OTG_FS_HOST_FS_HCINTMSK2 ) </loc>
//      <o.9..9> FRMORM
//    </check>
//  </item>
//  


// -----------------------  Field Item: OTG_FS_HOST_FS_HCINTMSK2_DTERRM  --------------------------
// SVD Line: 7045

//  <item> SFDITEM_FIELD__OTG_FS_HOST_FS_HCINTMSK2_DTERRM
//    <name> DTERRM </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x5000054C) Data toggle error mask </i>
//    <check> 
//      <loc> ( (unsigned int) OTG_FS_HOST_FS_HCINTMSK2 ) </loc>
//      <o.10..10> DTERRM
//    </check>
//  </item>
//  


// ------------------------  Register RTree: OTG_FS_HOST_FS_HCINTMSK2  ----------------------------
// SVD Line: 6977

//  <rtree> SFDITEM_REG__OTG_FS_HOST_FS_HCINTMSK2
//    <name> FS_HCINTMSK2 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x5000054C) OTG_FS host channel-2 mask register  (OTG_FS_HCINTMSK2) </i>
//    <loc> ( (unsigned int)((OTG_FS_HOST_FS_HCINTMSK2 >> 0) & 0xFFFFFFFF), ((OTG_FS_HOST_FS_HCINTMSK2 = (OTG_FS_HOST_FS_HCINTMSK2 & ~(0x7FBUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x7FB) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__OTG_FS_HOST_FS_HCINTMSK2_XFRCM </item>
//    <item> SFDITEM_FIELD__OTG_FS_HOST_FS_HCINTMSK2_CHHM </item>
//    <item> SFDITEM_FIELD__OTG_FS_HOST_FS_HCINTMSK2_STALLM </item>
//    <item> SFDITEM_FIELD__OTG_FS_HOST_FS_HCINTMSK2_NAKM </item>
//    <item> SFDITEM_FIELD__OTG_FS_HOST_FS_HCINTMSK2_ACKM </item>
//    <item> SFDITEM_FIELD__OTG_FS_HOST_FS_HCINTMSK2_NYET </item>
//    <item> SFDITEM_FIELD__OTG_FS_HOST_FS_HCINTMSK2_TXERRM </item>
//    <item> SFDITEM_FIELD__OTG_FS_HOST_FS_HCINTMSK2_BBERRM </item>
//    <item> SFDITEM_FIELD__OTG_FS_HOST_FS_HCINTMSK2_FRMORM </item>
//    <item> SFDITEM_FIELD__OTG_FS_HOST_FS_HCINTMSK2_DTERRM </item>
//  </rtree>
//  


// ---------------------  Register Item Address: OTG_FS_HOST_FS_HCINTMSK3  ------------------------
// SVD Line: 7053

unsigned int OTG_FS_HOST_FS_HCINTMSK3 __AT (0x5000056C);



// -----------------------  Field Item: OTG_FS_HOST_FS_HCINTMSK3_XFRCM  ---------------------------
// SVD Line: 7063

//  <item> SFDITEM_FIELD__OTG_FS_HOST_FS_HCINTMSK3_XFRCM
//    <name> XFRCM </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x5000056C) Transfer completed mask </i>
//    <check> 
//      <loc> ( (unsigned int) OTG_FS_HOST_FS_HCINTMSK3 ) </loc>
//      <o.0..0> XFRCM
//    </check>
//  </item>
//  


// ------------------------  Field Item: OTG_FS_HOST_FS_HCINTMSK3_CHHM  ---------------------------
// SVD Line: 7069

//  <item> SFDITEM_FIELD__OTG_FS_HOST_FS_HCINTMSK3_CHHM
//    <name> CHHM </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x5000056C) Channel halted mask </i>
//    <check> 
//      <loc> ( (unsigned int) OTG_FS_HOST_FS_HCINTMSK3 ) </loc>
//      <o.1..1> CHHM
//    </check>
//  </item>
//  


// -----------------------  Field Item: OTG_FS_HOST_FS_HCINTMSK3_STALLM  --------------------------
// SVD Line: 7075

//  <item> SFDITEM_FIELD__OTG_FS_HOST_FS_HCINTMSK3_STALLM
//    <name> STALLM </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x5000056C) STALL response received interrupt  mask </i>
//    <check> 
//      <loc> ( (unsigned int) OTG_FS_HOST_FS_HCINTMSK3 ) </loc>
//      <o.3..3> STALLM
//    </check>
//  </item>
//  


// ------------------------  Field Item: OTG_FS_HOST_FS_HCINTMSK3_NAKM  ---------------------------
// SVD Line: 7082

//  <item> SFDITEM_FIELD__OTG_FS_HOST_FS_HCINTMSK3_NAKM
//    <name> NAKM </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x5000056C) NAK response received interrupt  mask </i>
//    <check> 
//      <loc> ( (unsigned int) OTG_FS_HOST_FS_HCINTMSK3 ) </loc>
//      <o.4..4> NAKM
//    </check>
//  </item>
//  


// ------------------------  Field Item: OTG_FS_HOST_FS_HCINTMSK3_ACKM  ---------------------------
// SVD Line: 7089

//  <item> SFDITEM_FIELD__OTG_FS_HOST_FS_HCINTMSK3_ACKM
//    <name> ACKM </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x5000056C) ACK response received/transmitted  interrupt mask </i>
//    <check> 
//      <loc> ( (unsigned int) OTG_FS_HOST_FS_HCINTMSK3 ) </loc>
//      <o.5..5> ACKM
//    </check>
//  </item>
//  


// ------------------------  Field Item: OTG_FS_HOST_FS_HCINTMSK3_NYET  ---------------------------
// SVD Line: 7096

//  <item> SFDITEM_FIELD__OTG_FS_HOST_FS_HCINTMSK3_NYET
//    <name> NYET </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x5000056C) response received interrupt  mask </i>
//    <check> 
//      <loc> ( (unsigned int) OTG_FS_HOST_FS_HCINTMSK3 ) </loc>
//      <o.6..6> NYET
//    </check>
//  </item>
//  


// -----------------------  Field Item: OTG_FS_HOST_FS_HCINTMSK3_TXERRM  --------------------------
// SVD Line: 7103

//  <item> SFDITEM_FIELD__OTG_FS_HOST_FS_HCINTMSK3_TXERRM
//    <name> TXERRM </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x5000056C) Transaction error mask </i>
//    <check> 
//      <loc> ( (unsigned int) OTG_FS_HOST_FS_HCINTMSK3 ) </loc>
//      <o.7..7> TXERRM
//    </check>
//  </item>
//  


// -----------------------  Field Item: OTG_FS_HOST_FS_HCINTMSK3_BBERRM  --------------------------
// SVD Line: 7109

//  <item> SFDITEM_FIELD__OTG_FS_HOST_FS_HCINTMSK3_BBERRM
//    <name> BBERRM </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x5000056C) Babble error mask </i>
//    <check> 
//      <loc> ( (unsigned int) OTG_FS_HOST_FS_HCINTMSK3 ) </loc>
//      <o.8..8> BBERRM
//    </check>
//  </item>
//  


// -----------------------  Field Item: OTG_FS_HOST_FS_HCINTMSK3_FRMORM  --------------------------
// SVD Line: 7115

//  <item> SFDITEM_FIELD__OTG_FS_HOST_FS_HCINTMSK3_FRMORM
//    <name> FRMORM </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x5000056C) Frame overrun mask </i>
//    <check> 
//      <loc> ( (unsigned int) OTG_FS_HOST_FS_HCINTMSK3 ) </loc>
//      <o.9..9> FRMORM
//    </check>
//  </item>
//  


// -----------------------  Field Item: OTG_FS_HOST_FS_HCINTMSK3_DTERRM  --------------------------
// SVD Line: 7121

//  <item> SFDITEM_FIELD__OTG_FS_HOST_FS_HCINTMSK3_DTERRM
//    <name> DTERRM </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x5000056C) Data toggle error mask </i>
//    <check> 
//      <loc> ( (unsigned int) OTG_FS_HOST_FS_HCINTMSK3 ) </loc>
//      <o.10..10> DTERRM
//    </check>
//  </item>
//  


// ------------------------  Register RTree: OTG_FS_HOST_FS_HCINTMSK3  ----------------------------
// SVD Line: 7053

//  <rtree> SFDITEM_REG__OTG_FS_HOST_FS_HCINTMSK3
//    <name> FS_HCINTMSK3 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x5000056C) OTG_FS host channel-3 mask register  (OTG_FS_HCINTMSK3) </i>
//    <loc> ( (unsigned int)((OTG_FS_HOST_FS_HCINTMSK3 >> 0) & 0xFFFFFFFF), ((OTG_FS_HOST_FS_HCINTMSK3 = (OTG_FS_HOST_FS_HCINTMSK3 & ~(0x7FBUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x7FB) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__OTG_FS_HOST_FS_HCINTMSK3_XFRCM </item>
//    <item> SFDITEM_FIELD__OTG_FS_HOST_FS_HCINTMSK3_CHHM </item>
//    <item> SFDITEM_FIELD__OTG_FS_HOST_FS_HCINTMSK3_STALLM </item>
//    <item> SFDITEM_FIELD__OTG_FS_HOST_FS_HCINTMSK3_NAKM </item>
//    <item> SFDITEM_FIELD__OTG_FS_HOST_FS_HCINTMSK3_ACKM </item>
//    <item> SFDITEM_FIELD__OTG_FS_HOST_FS_HCINTMSK3_NYET </item>
//    <item> SFDITEM_FIELD__OTG_FS_HOST_FS_HCINTMSK3_TXERRM </item>
//    <item> SFDITEM_FIELD__OTG_FS_HOST_FS_HCINTMSK3_BBERRM </item>
//    <item> SFDITEM_FIELD__OTG_FS_HOST_FS_HCINTMSK3_FRMORM </item>
//    <item> SFDITEM_FIELD__OTG_FS_HOST_FS_HCINTMSK3_DTERRM </item>
//  </rtree>
//  


// ---------------------  Register Item Address: OTG_FS_HOST_FS_HCINTMSK4  ------------------------
// SVD Line: 7129

unsigned int OTG_FS_HOST_FS_HCINTMSK4 __AT (0x5000058C);



// -----------------------  Field Item: OTG_FS_HOST_FS_HCINTMSK4_XFRCM  ---------------------------
// SVD Line: 7139

//  <item> SFDITEM_FIELD__OTG_FS_HOST_FS_HCINTMSK4_XFRCM
//    <name> XFRCM </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x5000058C) Transfer completed mask </i>
//    <check> 
//      <loc> ( (unsigned int) OTG_FS_HOST_FS_HCINTMSK4 ) </loc>
//      <o.0..0> XFRCM
//    </check>
//  </item>
//  


// ------------------------  Field Item: OTG_FS_HOST_FS_HCINTMSK4_CHHM  ---------------------------
// SVD Line: 7145

//  <item> SFDITEM_FIELD__OTG_FS_HOST_FS_HCINTMSK4_CHHM
//    <name> CHHM </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x5000058C) Channel halted mask </i>
//    <check> 
//      <loc> ( (unsigned int) OTG_FS_HOST_FS_HCINTMSK4 ) </loc>
//      <o.1..1> CHHM
//    </check>
//  </item>
//  


// -----------------------  Field Item: OTG_FS_HOST_FS_HCINTMSK4_STALLM  --------------------------
// SVD Line: 7151

//  <item> SFDITEM_FIELD__OTG_FS_HOST_FS_HCINTMSK4_STALLM
//    <name> STALLM </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x5000058C) STALL response received interrupt  mask </i>
//    <check> 
//      <loc> ( (unsigned int) OTG_FS_HOST_FS_HCINTMSK4 ) </loc>
//      <o.3..3> STALLM
//    </check>
//  </item>
//  


// ------------------------  Field Item: OTG_FS_HOST_FS_HCINTMSK4_NAKM  ---------------------------
// SVD Line: 7158

//  <item> SFDITEM_FIELD__OTG_FS_HOST_FS_HCINTMSK4_NAKM
//    <name> NAKM </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x5000058C) NAK response received interrupt  mask </i>
//    <check> 
//      <loc> ( (unsigned int) OTG_FS_HOST_FS_HCINTMSK4 ) </loc>
//      <o.4..4> NAKM
//    </check>
//  </item>
//  


// ------------------------  Field Item: OTG_FS_HOST_FS_HCINTMSK4_ACKM  ---------------------------
// SVD Line: 7165

//  <item> SFDITEM_FIELD__OTG_FS_HOST_FS_HCINTMSK4_ACKM
//    <name> ACKM </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x5000058C) ACK response received/transmitted  interrupt mask </i>
//    <check> 
//      <loc> ( (unsigned int) OTG_FS_HOST_FS_HCINTMSK4 ) </loc>
//      <o.5..5> ACKM
//    </check>
//  </item>
//  


// ------------------------  Field Item: OTG_FS_HOST_FS_HCINTMSK4_NYET  ---------------------------
// SVD Line: 7172

//  <item> SFDITEM_FIELD__OTG_FS_HOST_FS_HCINTMSK4_NYET
//    <name> NYET </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x5000058C) response received interrupt  mask </i>
//    <check> 
//      <loc> ( (unsigned int) OTG_FS_HOST_FS_HCINTMSK4 ) </loc>
//      <o.6..6> NYET
//    </check>
//  </item>
//  


// -----------------------  Field Item: OTG_FS_HOST_FS_HCINTMSK4_TXERRM  --------------------------
// SVD Line: 7179

//  <item> SFDITEM_FIELD__OTG_FS_HOST_FS_HCINTMSK4_TXERRM
//    <name> TXERRM </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x5000058C) Transaction error mask </i>
//    <check> 
//      <loc> ( (unsigned int) OTG_FS_HOST_FS_HCINTMSK4 ) </loc>
//      <o.7..7> TXERRM
//    </check>
//  </item>
//  


// -----------------------  Field Item: OTG_FS_HOST_FS_HCINTMSK4_BBERRM  --------------------------
// SVD Line: 7185

//  <item> SFDITEM_FIELD__OTG_FS_HOST_FS_HCINTMSK4_BBERRM
//    <name> BBERRM </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x5000058C) Babble error mask </i>
//    <check> 
//      <loc> ( (unsigned int) OTG_FS_HOST_FS_HCINTMSK4 ) </loc>
//      <o.8..8> BBERRM
//    </check>
//  </item>
//  


// -----------------------  Field Item: OTG_FS_HOST_FS_HCINTMSK4_FRMORM  --------------------------
// SVD Line: 7191

//  <item> SFDITEM_FIELD__OTG_FS_HOST_FS_HCINTMSK4_FRMORM
//    <name> FRMORM </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x5000058C) Frame overrun mask </i>
//    <check> 
//      <loc> ( (unsigned int) OTG_FS_HOST_FS_HCINTMSK4 ) </loc>
//      <o.9..9> FRMORM
//    </check>
//  </item>
//  


// -----------------------  Field Item: OTG_FS_HOST_FS_HCINTMSK4_DTERRM  --------------------------
// SVD Line: 7197

//  <item> SFDITEM_FIELD__OTG_FS_HOST_FS_HCINTMSK4_DTERRM
//    <name> DTERRM </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x5000058C) Data toggle error mask </i>
//    <check> 
//      <loc> ( (unsigned int) OTG_FS_HOST_FS_HCINTMSK4 ) </loc>
//      <o.10..10> DTERRM
//    </check>
//  </item>
//  


// ------------------------  Register RTree: OTG_FS_HOST_FS_HCINTMSK4  ----------------------------
// SVD Line: 7129

//  <rtree> SFDITEM_REG__OTG_FS_HOST_FS_HCINTMSK4
//    <name> FS_HCINTMSK4 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x5000058C) OTG_FS host channel-4 mask register  (OTG_FS_HCINTMSK4) </i>
//    <loc> ( (unsigned int)((OTG_FS_HOST_FS_HCINTMSK4 >> 0) & 0xFFFFFFFF), ((OTG_FS_HOST_FS_HCINTMSK4 = (OTG_FS_HOST_FS_HCINTMSK4 & ~(0x7FBUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x7FB) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__OTG_FS_HOST_FS_HCINTMSK4_XFRCM </item>
//    <item> SFDITEM_FIELD__OTG_FS_HOST_FS_HCINTMSK4_CHHM </item>
//    <item> SFDITEM_FIELD__OTG_FS_HOST_FS_HCINTMSK4_STALLM </item>
//    <item> SFDITEM_FIELD__OTG_FS_HOST_FS_HCINTMSK4_NAKM </item>
//    <item> SFDITEM_FIELD__OTG_FS_HOST_FS_HCINTMSK4_ACKM </item>
//    <item> SFDITEM_FIELD__OTG_FS_HOST_FS_HCINTMSK4_NYET </item>
//    <item> SFDITEM_FIELD__OTG_FS_HOST_FS_HCINTMSK4_TXERRM </item>
//    <item> SFDITEM_FIELD__OTG_FS_HOST_FS_HCINTMSK4_BBERRM </item>
//    <item> SFDITEM_FIELD__OTG_FS_HOST_FS_HCINTMSK4_FRMORM </item>
//    <item> SFDITEM_FIELD__OTG_FS_HOST_FS_HCINTMSK4_DTERRM </item>
//  </rtree>
//  


// ---------------------  Register Item Address: OTG_FS_HOST_FS_HCINTMSK5  ------------------------
// SVD Line: 7205

unsigned int OTG_FS_HOST_FS_HCINTMSK5 __AT (0x500005AC);



// -----------------------  Field Item: OTG_FS_HOST_FS_HCINTMSK5_XFRCM  ---------------------------
// SVD Line: 7215

//  <item> SFDITEM_FIELD__OTG_FS_HOST_FS_HCINTMSK5_XFRCM
//    <name> XFRCM </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x500005AC) Transfer completed mask </i>
//    <check> 
//      <loc> ( (unsigned int) OTG_FS_HOST_FS_HCINTMSK5 ) </loc>
//      <o.0..0> XFRCM
//    </check>
//  </item>
//  


// ------------------------  Field Item: OTG_FS_HOST_FS_HCINTMSK5_CHHM  ---------------------------
// SVD Line: 7221

//  <item> SFDITEM_FIELD__OTG_FS_HOST_FS_HCINTMSK5_CHHM
//    <name> CHHM </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x500005AC) Channel halted mask </i>
//    <check> 
//      <loc> ( (unsigned int) OTG_FS_HOST_FS_HCINTMSK5 ) </loc>
//      <o.1..1> CHHM
//    </check>
//  </item>
//  


// -----------------------  Field Item: OTG_FS_HOST_FS_HCINTMSK5_STALLM  --------------------------
// SVD Line: 7227

//  <item> SFDITEM_FIELD__OTG_FS_HOST_FS_HCINTMSK5_STALLM
//    <name> STALLM </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x500005AC) STALL response received interrupt  mask </i>
//    <check> 
//      <loc> ( (unsigned int) OTG_FS_HOST_FS_HCINTMSK5 ) </loc>
//      <o.3..3> STALLM
//    </check>
//  </item>
//  


// ------------------------  Field Item: OTG_FS_HOST_FS_HCINTMSK5_NAKM  ---------------------------
// SVD Line: 7234

//  <item> SFDITEM_FIELD__OTG_FS_HOST_FS_HCINTMSK5_NAKM
//    <name> NAKM </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x500005AC) NAK response received interrupt  mask </i>
//    <check> 
//      <loc> ( (unsigned int) OTG_FS_HOST_FS_HCINTMSK5 ) </loc>
//      <o.4..4> NAKM
//    </check>
//  </item>
//  


// ------------------------  Field Item: OTG_FS_HOST_FS_HCINTMSK5_ACKM  ---------------------------
// SVD Line: 7241

//  <item> SFDITEM_FIELD__OTG_FS_HOST_FS_HCINTMSK5_ACKM
//    <name> ACKM </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x500005AC) ACK response received/transmitted  interrupt mask </i>
//    <check> 
//      <loc> ( (unsigned int) OTG_FS_HOST_FS_HCINTMSK5 ) </loc>
//      <o.5..5> ACKM
//    </check>
//  </item>
//  


// ------------------------  Field Item: OTG_FS_HOST_FS_HCINTMSK5_NYET  ---------------------------
// SVD Line: 7248

//  <item> SFDITEM_FIELD__OTG_FS_HOST_FS_HCINTMSK5_NYET
//    <name> NYET </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x500005AC) response received interrupt  mask </i>
//    <check> 
//      <loc> ( (unsigned int) OTG_FS_HOST_FS_HCINTMSK5 ) </loc>
//      <o.6..6> NYET
//    </check>
//  </item>
//  


// -----------------------  Field Item: OTG_FS_HOST_FS_HCINTMSK5_TXERRM  --------------------------
// SVD Line: 7255

//  <item> SFDITEM_FIELD__OTG_FS_HOST_FS_HCINTMSK5_TXERRM
//    <name> TXERRM </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x500005AC) Transaction error mask </i>
//    <check> 
//      <loc> ( (unsigned int) OTG_FS_HOST_FS_HCINTMSK5 ) </loc>
//      <o.7..7> TXERRM
//    </check>
//  </item>
//  


// -----------------------  Field Item: OTG_FS_HOST_FS_HCINTMSK5_BBERRM  --------------------------
// SVD Line: 7261

//  <item> SFDITEM_FIELD__OTG_FS_HOST_FS_HCINTMSK5_BBERRM
//    <name> BBERRM </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x500005AC) Babble error mask </i>
//    <check> 
//      <loc> ( (unsigned int) OTG_FS_HOST_FS_HCINTMSK5 ) </loc>
//      <o.8..8> BBERRM
//    </check>
//  </item>
//  


// -----------------------  Field Item: OTG_FS_HOST_FS_HCINTMSK5_FRMORM  --------------------------
// SVD Line: 7267

//  <item> SFDITEM_FIELD__OTG_FS_HOST_FS_HCINTMSK5_FRMORM
//    <name> FRMORM </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x500005AC) Frame overrun mask </i>
//    <check> 
//      <loc> ( (unsigned int) OTG_FS_HOST_FS_HCINTMSK5 ) </loc>
//      <o.9..9> FRMORM
//    </check>
//  </item>
//  


// -----------------------  Field Item: OTG_FS_HOST_FS_HCINTMSK5_DTERRM  --------------------------
// SVD Line: 7273

//  <item> SFDITEM_FIELD__OTG_FS_HOST_FS_HCINTMSK5_DTERRM
//    <name> DTERRM </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x500005AC) Data toggle error mask </i>
//    <check> 
//      <loc> ( (unsigned int) OTG_FS_HOST_FS_HCINTMSK5 ) </loc>
//      <o.10..10> DTERRM
//    </check>
//  </item>
//  


// ------------------------  Register RTree: OTG_FS_HOST_FS_HCINTMSK5  ----------------------------
// SVD Line: 7205

//  <rtree> SFDITEM_REG__OTG_FS_HOST_FS_HCINTMSK5
//    <name> FS_HCINTMSK5 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x500005AC) OTG_FS host channel-5 mask register  (OTG_FS_HCINTMSK5) </i>
//    <loc> ( (unsigned int)((OTG_FS_HOST_FS_HCINTMSK5 >> 0) & 0xFFFFFFFF), ((OTG_FS_HOST_FS_HCINTMSK5 = (OTG_FS_HOST_FS_HCINTMSK5 & ~(0x7FBUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x7FB) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__OTG_FS_HOST_FS_HCINTMSK5_XFRCM </item>
//    <item> SFDITEM_FIELD__OTG_FS_HOST_FS_HCINTMSK5_CHHM </item>
//    <item> SFDITEM_FIELD__OTG_FS_HOST_FS_HCINTMSK5_STALLM </item>
//    <item> SFDITEM_FIELD__OTG_FS_HOST_FS_HCINTMSK5_NAKM </item>
//    <item> SFDITEM_FIELD__OTG_FS_HOST_FS_HCINTMSK5_ACKM </item>
//    <item> SFDITEM_FIELD__OTG_FS_HOST_FS_HCINTMSK5_NYET </item>
//    <item> SFDITEM_FIELD__OTG_FS_HOST_FS_HCINTMSK5_TXERRM </item>
//    <item> SFDITEM_FIELD__OTG_FS_HOST_FS_HCINTMSK5_BBERRM </item>
//    <item> SFDITEM_FIELD__OTG_FS_HOST_FS_HCINTMSK5_FRMORM </item>
//    <item> SFDITEM_FIELD__OTG_FS_HOST_FS_HCINTMSK5_DTERRM </item>
//  </rtree>
//  


// ---------------------  Register Item Address: OTG_FS_HOST_FS_HCINTMSK6  ------------------------
// SVD Line: 7281

unsigned int OTG_FS_HOST_FS_HCINTMSK6 __AT (0x500005CC);



// -----------------------  Field Item: OTG_FS_HOST_FS_HCINTMSK6_XFRCM  ---------------------------
// SVD Line: 7291

//  <item> SFDITEM_FIELD__OTG_FS_HOST_FS_HCINTMSK6_XFRCM
//    <name> XFRCM </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x500005CC) Transfer completed mask </i>
//    <check> 
//      <loc> ( (unsigned int) OTG_FS_HOST_FS_HCINTMSK6 ) </loc>
//      <o.0..0> XFRCM
//    </check>
//  </item>
//  


// ------------------------  Field Item: OTG_FS_HOST_FS_HCINTMSK6_CHHM  ---------------------------
// SVD Line: 7297

//  <item> SFDITEM_FIELD__OTG_FS_HOST_FS_HCINTMSK6_CHHM
//    <name> CHHM </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x500005CC) Channel halted mask </i>
//    <check> 
//      <loc> ( (unsigned int) OTG_FS_HOST_FS_HCINTMSK6 ) </loc>
//      <o.1..1> CHHM
//    </check>
//  </item>
//  


// -----------------------  Field Item: OTG_FS_HOST_FS_HCINTMSK6_STALLM  --------------------------
// SVD Line: 7303

//  <item> SFDITEM_FIELD__OTG_FS_HOST_FS_HCINTMSK6_STALLM
//    <name> STALLM </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x500005CC) STALL response received interrupt  mask </i>
//    <check> 
//      <loc> ( (unsigned int) OTG_FS_HOST_FS_HCINTMSK6 ) </loc>
//      <o.3..3> STALLM
//    </check>
//  </item>
//  


// ------------------------  Field Item: OTG_FS_HOST_FS_HCINTMSK6_NAKM  ---------------------------
// SVD Line: 7310

//  <item> SFDITEM_FIELD__OTG_FS_HOST_FS_HCINTMSK6_NAKM
//    <name> NAKM </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x500005CC) NAK response received interrupt  mask </i>
//    <check> 
//      <loc> ( (unsigned int) OTG_FS_HOST_FS_HCINTMSK6 ) </loc>
//      <o.4..4> NAKM
//    </check>
//  </item>
//  


// ------------------------  Field Item: OTG_FS_HOST_FS_HCINTMSK6_ACKM  ---------------------------
// SVD Line: 7317

//  <item> SFDITEM_FIELD__OTG_FS_HOST_FS_HCINTMSK6_ACKM
//    <name> ACKM </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x500005CC) ACK response received/transmitted  interrupt mask </i>
//    <check> 
//      <loc> ( (unsigned int) OTG_FS_HOST_FS_HCINTMSK6 ) </loc>
//      <o.5..5> ACKM
//    </check>
//  </item>
//  


// ------------------------  Field Item: OTG_FS_HOST_FS_HCINTMSK6_NYET  ---------------------------
// SVD Line: 7324

//  <item> SFDITEM_FIELD__OTG_FS_HOST_FS_HCINTMSK6_NYET
//    <name> NYET </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x500005CC) response received interrupt  mask </i>
//    <check> 
//      <loc> ( (unsigned int) OTG_FS_HOST_FS_HCINTMSK6 ) </loc>
//      <o.6..6> NYET
//    </check>
//  </item>
//  


// -----------------------  Field Item: OTG_FS_HOST_FS_HCINTMSK6_TXERRM  --------------------------
// SVD Line: 7331

//  <item> SFDITEM_FIELD__OTG_FS_HOST_FS_HCINTMSK6_TXERRM
//    <name> TXERRM </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x500005CC) Transaction error mask </i>
//    <check> 
//      <loc> ( (unsigned int) OTG_FS_HOST_FS_HCINTMSK6 ) </loc>
//      <o.7..7> TXERRM
//    </check>
//  </item>
//  


// -----------------------  Field Item: OTG_FS_HOST_FS_HCINTMSK6_BBERRM  --------------------------
// SVD Line: 7337

//  <item> SFDITEM_FIELD__OTG_FS_HOST_FS_HCINTMSK6_BBERRM
//    <name> BBERRM </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x500005CC) Babble error mask </i>
//    <check> 
//      <loc> ( (unsigned int) OTG_FS_HOST_FS_HCINTMSK6 ) </loc>
//      <o.8..8> BBERRM
//    </check>
//  </item>
//  


// -----------------------  Field Item: OTG_FS_HOST_FS_HCINTMSK6_FRMORM  --------------------------
// SVD Line: 7343

//  <item> SFDITEM_FIELD__OTG_FS_HOST_FS_HCINTMSK6_FRMORM
//    <name> FRMORM </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x500005CC) Frame overrun mask </i>
//    <check> 
//      <loc> ( (unsigned int) OTG_FS_HOST_FS_HCINTMSK6 ) </loc>
//      <o.9..9> FRMORM
//    </check>
//  </item>
//  


// -----------------------  Field Item: OTG_FS_HOST_FS_HCINTMSK6_DTERRM  --------------------------
// SVD Line: 7349

//  <item> SFDITEM_FIELD__OTG_FS_HOST_FS_HCINTMSK6_DTERRM
//    <name> DTERRM </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x500005CC) Data toggle error mask </i>
//    <check> 
//      <loc> ( (unsigned int) OTG_FS_HOST_FS_HCINTMSK6 ) </loc>
//      <o.10..10> DTERRM
//    </check>
//  </item>
//  


// ------------------------  Register RTree: OTG_FS_HOST_FS_HCINTMSK6  ----------------------------
// SVD Line: 7281

//  <rtree> SFDITEM_REG__OTG_FS_HOST_FS_HCINTMSK6
//    <name> FS_HCINTMSK6 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x500005CC) OTG_FS host channel-6 mask register  (OTG_FS_HCINTMSK6) </i>
//    <loc> ( (unsigned int)((OTG_FS_HOST_FS_HCINTMSK6 >> 0) & 0xFFFFFFFF), ((OTG_FS_HOST_FS_HCINTMSK6 = (OTG_FS_HOST_FS_HCINTMSK6 & ~(0x7FBUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x7FB) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__OTG_FS_HOST_FS_HCINTMSK6_XFRCM </item>
//    <item> SFDITEM_FIELD__OTG_FS_HOST_FS_HCINTMSK6_CHHM </item>
//    <item> SFDITEM_FIELD__OTG_FS_HOST_FS_HCINTMSK6_STALLM </item>
//    <item> SFDITEM_FIELD__OTG_FS_HOST_FS_HCINTMSK6_NAKM </item>
//    <item> SFDITEM_FIELD__OTG_FS_HOST_FS_HCINTMSK6_ACKM </item>
//    <item> SFDITEM_FIELD__OTG_FS_HOST_FS_HCINTMSK6_NYET </item>
//    <item> SFDITEM_FIELD__OTG_FS_HOST_FS_HCINTMSK6_TXERRM </item>
//    <item> SFDITEM_FIELD__OTG_FS_HOST_FS_HCINTMSK6_BBERRM </item>
//    <item> SFDITEM_FIELD__OTG_FS_HOST_FS_HCINTMSK6_FRMORM </item>
//    <item> SFDITEM_FIELD__OTG_FS_HOST_FS_HCINTMSK6_DTERRM </item>
//  </rtree>
//  


// ---------------------  Register Item Address: OTG_FS_HOST_FS_HCINTMSK7  ------------------------
// SVD Line: 7357

unsigned int OTG_FS_HOST_FS_HCINTMSK7 __AT (0x500005EC);



// -----------------------  Field Item: OTG_FS_HOST_FS_HCINTMSK7_XFRCM  ---------------------------
// SVD Line: 7367

//  <item> SFDITEM_FIELD__OTG_FS_HOST_FS_HCINTMSK7_XFRCM
//    <name> XFRCM </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x500005EC) Transfer completed mask </i>
//    <check> 
//      <loc> ( (unsigned int) OTG_FS_HOST_FS_HCINTMSK7 ) </loc>
//      <o.0..0> XFRCM
//    </check>
//  </item>
//  


// ------------------------  Field Item: OTG_FS_HOST_FS_HCINTMSK7_CHHM  ---------------------------
// SVD Line: 7373

//  <item> SFDITEM_FIELD__OTG_FS_HOST_FS_HCINTMSK7_CHHM
//    <name> CHHM </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x500005EC) Channel halted mask </i>
//    <check> 
//      <loc> ( (unsigned int) OTG_FS_HOST_FS_HCINTMSK7 ) </loc>
//      <o.1..1> CHHM
//    </check>
//  </item>
//  


// -----------------------  Field Item: OTG_FS_HOST_FS_HCINTMSK7_STALLM  --------------------------
// SVD Line: 7379

//  <item> SFDITEM_FIELD__OTG_FS_HOST_FS_HCINTMSK7_STALLM
//    <name> STALLM </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x500005EC) STALL response received interrupt  mask </i>
//    <check> 
//      <loc> ( (unsigned int) OTG_FS_HOST_FS_HCINTMSK7 ) </loc>
//      <o.3..3> STALLM
//    </check>
//  </item>
//  


// ------------------------  Field Item: OTG_FS_HOST_FS_HCINTMSK7_NAKM  ---------------------------
// SVD Line: 7386

//  <item> SFDITEM_FIELD__OTG_FS_HOST_FS_HCINTMSK7_NAKM
//    <name> NAKM </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x500005EC) NAK response received interrupt  mask </i>
//    <check> 
//      <loc> ( (unsigned int) OTG_FS_HOST_FS_HCINTMSK7 ) </loc>
//      <o.4..4> NAKM
//    </check>
//  </item>
//  


// ------------------------  Field Item: OTG_FS_HOST_FS_HCINTMSK7_ACKM  ---------------------------
// SVD Line: 7393

//  <item> SFDITEM_FIELD__OTG_FS_HOST_FS_HCINTMSK7_ACKM
//    <name> ACKM </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x500005EC) ACK response received/transmitted  interrupt mask </i>
//    <check> 
//      <loc> ( (unsigned int) OTG_FS_HOST_FS_HCINTMSK7 ) </loc>
//      <o.5..5> ACKM
//    </check>
//  </item>
//  


// ------------------------  Field Item: OTG_FS_HOST_FS_HCINTMSK7_NYET  ---------------------------
// SVD Line: 7400

//  <item> SFDITEM_FIELD__OTG_FS_HOST_FS_HCINTMSK7_NYET
//    <name> NYET </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x500005EC) response received interrupt  mask </i>
//    <check> 
//      <loc> ( (unsigned int) OTG_FS_HOST_FS_HCINTMSK7 ) </loc>
//      <o.6..6> NYET
//    </check>
//  </item>
//  


// -----------------------  Field Item: OTG_FS_HOST_FS_HCINTMSK7_TXERRM  --------------------------
// SVD Line: 7407

//  <item> SFDITEM_FIELD__OTG_FS_HOST_FS_HCINTMSK7_TXERRM
//    <name> TXERRM </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x500005EC) Transaction error mask </i>
//    <check> 
//      <loc> ( (unsigned int) OTG_FS_HOST_FS_HCINTMSK7 ) </loc>
//      <o.7..7> TXERRM
//    </check>
//  </item>
//  


// -----------------------  Field Item: OTG_FS_HOST_FS_HCINTMSK7_BBERRM  --------------------------
// SVD Line: 7413

//  <item> SFDITEM_FIELD__OTG_FS_HOST_FS_HCINTMSK7_BBERRM
//    <name> BBERRM </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x500005EC) Babble error mask </i>
//    <check> 
//      <loc> ( (unsigned int) OTG_FS_HOST_FS_HCINTMSK7 ) </loc>
//      <o.8..8> BBERRM
//    </check>
//  </item>
//  


// -----------------------  Field Item: OTG_FS_HOST_FS_HCINTMSK7_FRMORM  --------------------------
// SVD Line: 7419

//  <item> SFDITEM_FIELD__OTG_FS_HOST_FS_HCINTMSK7_FRMORM
//    <name> FRMORM </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x500005EC) Frame overrun mask </i>
//    <check> 
//      <loc> ( (unsigned int) OTG_FS_HOST_FS_HCINTMSK7 ) </loc>
//      <o.9..9> FRMORM
//    </check>
//  </item>
//  


// -----------------------  Field Item: OTG_FS_HOST_FS_HCINTMSK7_DTERRM  --------------------------
// SVD Line: 7425

//  <item> SFDITEM_FIELD__OTG_FS_HOST_FS_HCINTMSK7_DTERRM
//    <name> DTERRM </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x500005EC) Data toggle error mask </i>
//    <check> 
//      <loc> ( (unsigned int) OTG_FS_HOST_FS_HCINTMSK7 ) </loc>
//      <o.10..10> DTERRM
//    </check>
//  </item>
//  


// ------------------------  Register RTree: OTG_FS_HOST_FS_HCINTMSK7  ----------------------------
// SVD Line: 7357

//  <rtree> SFDITEM_REG__OTG_FS_HOST_FS_HCINTMSK7
//    <name> FS_HCINTMSK7 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x500005EC) OTG_FS host channel-7 mask register  (OTG_FS_HCINTMSK7) </i>
//    <loc> ( (unsigned int)((OTG_FS_HOST_FS_HCINTMSK7 >> 0) & 0xFFFFFFFF), ((OTG_FS_HOST_FS_HCINTMSK7 = (OTG_FS_HOST_FS_HCINTMSK7 & ~(0x7FBUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x7FB) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__OTG_FS_HOST_FS_HCINTMSK7_XFRCM </item>
//    <item> SFDITEM_FIELD__OTG_FS_HOST_FS_HCINTMSK7_CHHM </item>
//    <item> SFDITEM_FIELD__OTG_FS_HOST_FS_HCINTMSK7_STALLM </item>
//    <item> SFDITEM_FIELD__OTG_FS_HOST_FS_HCINTMSK7_NAKM </item>
//    <item> SFDITEM_FIELD__OTG_FS_HOST_FS_HCINTMSK7_ACKM </item>
//    <item> SFDITEM_FIELD__OTG_FS_HOST_FS_HCINTMSK7_NYET </item>
//    <item> SFDITEM_FIELD__OTG_FS_HOST_FS_HCINTMSK7_TXERRM </item>
//    <item> SFDITEM_FIELD__OTG_FS_HOST_FS_HCINTMSK7_BBERRM </item>
//    <item> SFDITEM_FIELD__OTG_FS_HOST_FS_HCINTMSK7_FRMORM </item>
//    <item> SFDITEM_FIELD__OTG_FS_HOST_FS_HCINTMSK7_DTERRM </item>
//  </rtree>
//  


// ----------------------  Register Item Address: OTG_FS_HOST_FS_HCTSIZ0  -------------------------
// SVD Line: 7433

unsigned int OTG_FS_HOST_FS_HCTSIZ0 __AT (0x50000510);



// ------------------------  Field Item: OTG_FS_HOST_FS_HCTSIZ0_XFRSIZ  ---------------------------
// SVD Line: 7443

//  <item> SFDITEM_FIELD__OTG_FS_HOST_FS_HCTSIZ0_XFRSIZ
//    <name> XFRSIZ </name>
//    <rw> 
//    <i> [Bits 18..0] RW (@ 0x50000510) Transfer size </i>
//    <edit> 
//      <loc> ( (unsigned int)((OTG_FS_HOST_FS_HCTSIZ0 >> 0) & 0x7FFFF), ((OTG_FS_HOST_FS_HCTSIZ0 = (OTG_FS_HOST_FS_HCTSIZ0 & ~(0x7FFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x7FFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------  Field Item: OTG_FS_HOST_FS_HCTSIZ0_PKTCNT  ---------------------------
// SVD Line: 7449

//  <item> SFDITEM_FIELD__OTG_FS_HOST_FS_HCTSIZ0_PKTCNT
//    <name> PKTCNT </name>
//    <rw> 
//    <i> [Bits 28..19] RW (@ 0x50000510) Packet count </i>
//    <edit> 
//      <loc> ( (unsigned short)((OTG_FS_HOST_FS_HCTSIZ0 >> 19) & 0x3FF), ((OTG_FS_HOST_FS_HCTSIZ0 = (OTG_FS_HOST_FS_HCTSIZ0 & ~(0x3FFUL << 19 )) | ((unsigned long)(Gui_u16:GuiVal & 0x3FF) << 19 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------  Field Item: OTG_FS_HOST_FS_HCTSIZ0_DPID  ----------------------------
// SVD Line: 7455

//  <item> SFDITEM_FIELD__OTG_FS_HOST_FS_HCTSIZ0_DPID
//    <name> DPID </name>
//    <rw> 
//    <i> [Bits 30..29] RW (@ 0x50000510) Data PID </i>
//    <edit> 
//      <loc> ( (unsigned char)((OTG_FS_HOST_FS_HCTSIZ0 >> 29) & 0x3), ((OTG_FS_HOST_FS_HCTSIZ0 = (OTG_FS_HOST_FS_HCTSIZ0 & ~(0x3UL << 29 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 29 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------  Register RTree: OTG_FS_HOST_FS_HCTSIZ0  -----------------------------
// SVD Line: 7433

//  <rtree> SFDITEM_REG__OTG_FS_HOST_FS_HCTSIZ0
//    <name> FS_HCTSIZ0 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x50000510) OTG_FS host channel-0 transfer size  register </i>
//    <loc> ( (unsigned int)((OTG_FS_HOST_FS_HCTSIZ0 >> 0) & 0xFFFFFFFF), ((OTG_FS_HOST_FS_HCTSIZ0 = (OTG_FS_HOST_FS_HCTSIZ0 & ~(0x7FFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x7FFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__OTG_FS_HOST_FS_HCTSIZ0_XFRSIZ </item>
//    <item> SFDITEM_FIELD__OTG_FS_HOST_FS_HCTSIZ0_PKTCNT </item>
//    <item> SFDITEM_FIELD__OTG_FS_HOST_FS_HCTSIZ0_DPID </item>
//  </rtree>
//  


// ----------------------  Register Item Address: OTG_FS_HOST_FS_HCTSIZ1  -------------------------
// SVD Line: 7463

unsigned int OTG_FS_HOST_FS_HCTSIZ1 __AT (0x50000530);



// ------------------------  Field Item: OTG_FS_HOST_FS_HCTSIZ1_XFRSIZ  ---------------------------
// SVD Line: 7473

//  <item> SFDITEM_FIELD__OTG_FS_HOST_FS_HCTSIZ1_XFRSIZ
//    <name> XFRSIZ </name>
//    <rw> 
//    <i> [Bits 18..0] RW (@ 0x50000530) Transfer size </i>
//    <edit> 
//      <loc> ( (unsigned int)((OTG_FS_HOST_FS_HCTSIZ1 >> 0) & 0x7FFFF), ((OTG_FS_HOST_FS_HCTSIZ1 = (OTG_FS_HOST_FS_HCTSIZ1 & ~(0x7FFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x7FFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------  Field Item: OTG_FS_HOST_FS_HCTSIZ1_PKTCNT  ---------------------------
// SVD Line: 7479

//  <item> SFDITEM_FIELD__OTG_FS_HOST_FS_HCTSIZ1_PKTCNT
//    <name> PKTCNT </name>
//    <rw> 
//    <i> [Bits 28..19] RW (@ 0x50000530) Packet count </i>
//    <edit> 
//      <loc> ( (unsigned short)((OTG_FS_HOST_FS_HCTSIZ1 >> 19) & 0x3FF), ((OTG_FS_HOST_FS_HCTSIZ1 = (OTG_FS_HOST_FS_HCTSIZ1 & ~(0x3FFUL << 19 )) | ((unsigned long)(Gui_u16:GuiVal & 0x3FF) << 19 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------  Field Item: OTG_FS_HOST_FS_HCTSIZ1_DPID  ----------------------------
// SVD Line: 7485

//  <item> SFDITEM_FIELD__OTG_FS_HOST_FS_HCTSIZ1_DPID
//    <name> DPID </name>
//    <rw> 
//    <i> [Bits 30..29] RW (@ 0x50000530) Data PID </i>
//    <edit> 
//      <loc> ( (unsigned char)((OTG_FS_HOST_FS_HCTSIZ1 >> 29) & 0x3), ((OTG_FS_HOST_FS_HCTSIZ1 = (OTG_FS_HOST_FS_HCTSIZ1 & ~(0x3UL << 29 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 29 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------  Register RTree: OTG_FS_HOST_FS_HCTSIZ1  -----------------------------
// SVD Line: 7463

//  <rtree> SFDITEM_REG__OTG_FS_HOST_FS_HCTSIZ1
//    <name> FS_HCTSIZ1 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x50000530) OTG_FS host channel-1 transfer size  register </i>
//    <loc> ( (unsigned int)((OTG_FS_HOST_FS_HCTSIZ1 >> 0) & 0xFFFFFFFF), ((OTG_FS_HOST_FS_HCTSIZ1 = (OTG_FS_HOST_FS_HCTSIZ1 & ~(0x7FFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x7FFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__OTG_FS_HOST_FS_HCTSIZ1_XFRSIZ </item>
//    <item> SFDITEM_FIELD__OTG_FS_HOST_FS_HCTSIZ1_PKTCNT </item>
//    <item> SFDITEM_FIELD__OTG_FS_HOST_FS_HCTSIZ1_DPID </item>
//  </rtree>
//  


// ----------------------  Register Item Address: OTG_FS_HOST_FS_HCTSIZ2  -------------------------
// SVD Line: 7493

unsigned int OTG_FS_HOST_FS_HCTSIZ2 __AT (0x50000550);



// ------------------------  Field Item: OTG_FS_HOST_FS_HCTSIZ2_XFRSIZ  ---------------------------
// SVD Line: 7503

//  <item> SFDITEM_FIELD__OTG_FS_HOST_FS_HCTSIZ2_XFRSIZ
//    <name> XFRSIZ </name>
//    <rw> 
//    <i> [Bits 18..0] RW (@ 0x50000550) Transfer size </i>
//    <edit> 
//      <loc> ( (unsigned int)((OTG_FS_HOST_FS_HCTSIZ2 >> 0) & 0x7FFFF), ((OTG_FS_HOST_FS_HCTSIZ2 = (OTG_FS_HOST_FS_HCTSIZ2 & ~(0x7FFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x7FFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------  Field Item: OTG_FS_HOST_FS_HCTSIZ2_PKTCNT  ---------------------------
// SVD Line: 7509

//  <item> SFDITEM_FIELD__OTG_FS_HOST_FS_HCTSIZ2_PKTCNT
//    <name> PKTCNT </name>
//    <rw> 
//    <i> [Bits 28..19] RW (@ 0x50000550) Packet count </i>
//    <edit> 
//      <loc> ( (unsigned short)((OTG_FS_HOST_FS_HCTSIZ2 >> 19) & 0x3FF), ((OTG_FS_HOST_FS_HCTSIZ2 = (OTG_FS_HOST_FS_HCTSIZ2 & ~(0x3FFUL << 19 )) | ((unsigned long)(Gui_u16:GuiVal & 0x3FF) << 19 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------  Field Item: OTG_FS_HOST_FS_HCTSIZ2_DPID  ----------------------------
// SVD Line: 7515

//  <item> SFDITEM_FIELD__OTG_FS_HOST_FS_HCTSIZ2_DPID
//    <name> DPID </name>
//    <rw> 
//    <i> [Bits 30..29] RW (@ 0x50000550) Data PID </i>
//    <edit> 
//      <loc> ( (unsigned char)((OTG_FS_HOST_FS_HCTSIZ2 >> 29) & 0x3), ((OTG_FS_HOST_FS_HCTSIZ2 = (OTG_FS_HOST_FS_HCTSIZ2 & ~(0x3UL << 29 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 29 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------  Register RTree: OTG_FS_HOST_FS_HCTSIZ2  -----------------------------
// SVD Line: 7493

//  <rtree> SFDITEM_REG__OTG_FS_HOST_FS_HCTSIZ2
//    <name> FS_HCTSIZ2 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x50000550) OTG_FS host channel-2 transfer size  register </i>
//    <loc> ( (unsigned int)((OTG_FS_HOST_FS_HCTSIZ2 >> 0) & 0xFFFFFFFF), ((OTG_FS_HOST_FS_HCTSIZ2 = (OTG_FS_HOST_FS_HCTSIZ2 & ~(0x7FFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x7FFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__OTG_FS_HOST_FS_HCTSIZ2_XFRSIZ </item>
//    <item> SFDITEM_FIELD__OTG_FS_HOST_FS_HCTSIZ2_PKTCNT </item>
//    <item> SFDITEM_FIELD__OTG_FS_HOST_FS_HCTSIZ2_DPID </item>
//  </rtree>
//  


// ----------------------  Register Item Address: OTG_FS_HOST_FS_HCTSIZ3  -------------------------
// SVD Line: 7523

unsigned int OTG_FS_HOST_FS_HCTSIZ3 __AT (0x50000570);



// ------------------------  Field Item: OTG_FS_HOST_FS_HCTSIZ3_XFRSIZ  ---------------------------
// SVD Line: 7533

//  <item> SFDITEM_FIELD__OTG_FS_HOST_FS_HCTSIZ3_XFRSIZ
//    <name> XFRSIZ </name>
//    <rw> 
//    <i> [Bits 18..0] RW (@ 0x50000570) Transfer size </i>
//    <edit> 
//      <loc> ( (unsigned int)((OTG_FS_HOST_FS_HCTSIZ3 >> 0) & 0x7FFFF), ((OTG_FS_HOST_FS_HCTSIZ3 = (OTG_FS_HOST_FS_HCTSIZ3 & ~(0x7FFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x7FFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------  Field Item: OTG_FS_HOST_FS_HCTSIZ3_PKTCNT  ---------------------------
// SVD Line: 7539

//  <item> SFDITEM_FIELD__OTG_FS_HOST_FS_HCTSIZ3_PKTCNT
//    <name> PKTCNT </name>
//    <rw> 
//    <i> [Bits 28..19] RW (@ 0x50000570) Packet count </i>
//    <edit> 
//      <loc> ( (unsigned short)((OTG_FS_HOST_FS_HCTSIZ3 >> 19) & 0x3FF), ((OTG_FS_HOST_FS_HCTSIZ3 = (OTG_FS_HOST_FS_HCTSIZ3 & ~(0x3FFUL << 19 )) | ((unsigned long)(Gui_u16:GuiVal & 0x3FF) << 19 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------  Field Item: OTG_FS_HOST_FS_HCTSIZ3_DPID  ----------------------------
// SVD Line: 7545

//  <item> SFDITEM_FIELD__OTG_FS_HOST_FS_HCTSIZ3_DPID
//    <name> DPID </name>
//    <rw> 
//    <i> [Bits 30..29] RW (@ 0x50000570) Data PID </i>
//    <edit> 
//      <loc> ( (unsigned char)((OTG_FS_HOST_FS_HCTSIZ3 >> 29) & 0x3), ((OTG_FS_HOST_FS_HCTSIZ3 = (OTG_FS_HOST_FS_HCTSIZ3 & ~(0x3UL << 29 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 29 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------  Register RTree: OTG_FS_HOST_FS_HCTSIZ3  -----------------------------
// SVD Line: 7523

//  <rtree> SFDITEM_REG__OTG_FS_HOST_FS_HCTSIZ3
//    <name> FS_HCTSIZ3 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x50000570) OTG_FS host channel-3 transfer size  register </i>
//    <loc> ( (unsigned int)((OTG_FS_HOST_FS_HCTSIZ3 >> 0) & 0xFFFFFFFF), ((OTG_FS_HOST_FS_HCTSIZ3 = (OTG_FS_HOST_FS_HCTSIZ3 & ~(0x7FFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x7FFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__OTG_FS_HOST_FS_HCTSIZ3_XFRSIZ </item>
//    <item> SFDITEM_FIELD__OTG_FS_HOST_FS_HCTSIZ3_PKTCNT </item>
//    <item> SFDITEM_FIELD__OTG_FS_HOST_FS_HCTSIZ3_DPID </item>
//  </rtree>
//  


// ----------------------  Register Item Address: OTG_FS_HOST_FS_HCTSIZ4  -------------------------
// SVD Line: 7553

unsigned int OTG_FS_HOST_FS_HCTSIZ4 __AT (0x50000590);



// ------------------------  Field Item: OTG_FS_HOST_FS_HCTSIZ4_XFRSIZ  ---------------------------
// SVD Line: 7563

//  <item> SFDITEM_FIELD__OTG_FS_HOST_FS_HCTSIZ4_XFRSIZ
//    <name> XFRSIZ </name>
//    <rw> 
//    <i> [Bits 18..0] RW (@ 0x50000590) Transfer size </i>
//    <edit> 
//      <loc> ( (unsigned int)((OTG_FS_HOST_FS_HCTSIZ4 >> 0) & 0x7FFFF), ((OTG_FS_HOST_FS_HCTSIZ4 = (OTG_FS_HOST_FS_HCTSIZ4 & ~(0x7FFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x7FFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------  Field Item: OTG_FS_HOST_FS_HCTSIZ4_PKTCNT  ---------------------------
// SVD Line: 7569

//  <item> SFDITEM_FIELD__OTG_FS_HOST_FS_HCTSIZ4_PKTCNT
//    <name> PKTCNT </name>
//    <rw> 
//    <i> [Bits 28..19] RW (@ 0x50000590) Packet count </i>
//    <edit> 
//      <loc> ( (unsigned short)((OTG_FS_HOST_FS_HCTSIZ4 >> 19) & 0x3FF), ((OTG_FS_HOST_FS_HCTSIZ4 = (OTG_FS_HOST_FS_HCTSIZ4 & ~(0x3FFUL << 19 )) | ((unsigned long)(Gui_u16:GuiVal & 0x3FF) << 19 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------  Field Item: OTG_FS_HOST_FS_HCTSIZ4_DPID  ----------------------------
// SVD Line: 7575

//  <item> SFDITEM_FIELD__OTG_FS_HOST_FS_HCTSIZ4_DPID
//    <name> DPID </name>
//    <rw> 
//    <i> [Bits 30..29] RW (@ 0x50000590) Data PID </i>
//    <edit> 
//      <loc> ( (unsigned char)((OTG_FS_HOST_FS_HCTSIZ4 >> 29) & 0x3), ((OTG_FS_HOST_FS_HCTSIZ4 = (OTG_FS_HOST_FS_HCTSIZ4 & ~(0x3UL << 29 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 29 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------  Register RTree: OTG_FS_HOST_FS_HCTSIZ4  -----------------------------
// SVD Line: 7553

//  <rtree> SFDITEM_REG__OTG_FS_HOST_FS_HCTSIZ4
//    <name> FS_HCTSIZ4 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x50000590) OTG_FS host channel-x transfer size  register </i>
//    <loc> ( (unsigned int)((OTG_FS_HOST_FS_HCTSIZ4 >> 0) & 0xFFFFFFFF), ((OTG_FS_HOST_FS_HCTSIZ4 = (OTG_FS_HOST_FS_HCTSIZ4 & ~(0x7FFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x7FFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__OTG_FS_HOST_FS_HCTSIZ4_XFRSIZ </item>
//    <item> SFDITEM_FIELD__OTG_FS_HOST_FS_HCTSIZ4_PKTCNT </item>
//    <item> SFDITEM_FIELD__OTG_FS_HOST_FS_HCTSIZ4_DPID </item>
//  </rtree>
//  


// ----------------------  Register Item Address: OTG_FS_HOST_FS_HCTSIZ5  -------------------------
// SVD Line: 7583

unsigned int OTG_FS_HOST_FS_HCTSIZ5 __AT (0x500005B0);



// ------------------------  Field Item: OTG_FS_HOST_FS_HCTSIZ5_XFRSIZ  ---------------------------
// SVD Line: 7593

//  <item> SFDITEM_FIELD__OTG_FS_HOST_FS_HCTSIZ5_XFRSIZ
//    <name> XFRSIZ </name>
//    <rw> 
//    <i> [Bits 18..0] RW (@ 0x500005B0) Transfer size </i>
//    <edit> 
//      <loc> ( (unsigned int)((OTG_FS_HOST_FS_HCTSIZ5 >> 0) & 0x7FFFF), ((OTG_FS_HOST_FS_HCTSIZ5 = (OTG_FS_HOST_FS_HCTSIZ5 & ~(0x7FFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x7FFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------  Field Item: OTG_FS_HOST_FS_HCTSIZ5_PKTCNT  ---------------------------
// SVD Line: 7599

//  <item> SFDITEM_FIELD__OTG_FS_HOST_FS_HCTSIZ5_PKTCNT
//    <name> PKTCNT </name>
//    <rw> 
//    <i> [Bits 28..19] RW (@ 0x500005B0) Packet count </i>
//    <edit> 
//      <loc> ( (unsigned short)((OTG_FS_HOST_FS_HCTSIZ5 >> 19) & 0x3FF), ((OTG_FS_HOST_FS_HCTSIZ5 = (OTG_FS_HOST_FS_HCTSIZ5 & ~(0x3FFUL << 19 )) | ((unsigned long)(Gui_u16:GuiVal & 0x3FF) << 19 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------  Field Item: OTG_FS_HOST_FS_HCTSIZ5_DPID  ----------------------------
// SVD Line: 7605

//  <item> SFDITEM_FIELD__OTG_FS_HOST_FS_HCTSIZ5_DPID
//    <name> DPID </name>
//    <rw> 
//    <i> [Bits 30..29] RW (@ 0x500005B0) Data PID </i>
//    <edit> 
//      <loc> ( (unsigned char)((OTG_FS_HOST_FS_HCTSIZ5 >> 29) & 0x3), ((OTG_FS_HOST_FS_HCTSIZ5 = (OTG_FS_HOST_FS_HCTSIZ5 & ~(0x3UL << 29 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 29 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------  Register RTree: OTG_FS_HOST_FS_HCTSIZ5  -----------------------------
// SVD Line: 7583

//  <rtree> SFDITEM_REG__OTG_FS_HOST_FS_HCTSIZ5
//    <name> FS_HCTSIZ5 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x500005B0) OTG_FS host channel-5 transfer size  register </i>
//    <loc> ( (unsigned int)((OTG_FS_HOST_FS_HCTSIZ5 >> 0) & 0xFFFFFFFF), ((OTG_FS_HOST_FS_HCTSIZ5 = (OTG_FS_HOST_FS_HCTSIZ5 & ~(0x7FFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x7FFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__OTG_FS_HOST_FS_HCTSIZ5_XFRSIZ </item>
//    <item> SFDITEM_FIELD__OTG_FS_HOST_FS_HCTSIZ5_PKTCNT </item>
//    <item> SFDITEM_FIELD__OTG_FS_HOST_FS_HCTSIZ5_DPID </item>
//  </rtree>
//  


// ----------------------  Register Item Address: OTG_FS_HOST_FS_HCTSIZ6  -------------------------
// SVD Line: 7613

unsigned int OTG_FS_HOST_FS_HCTSIZ6 __AT (0x500005D0);



// ------------------------  Field Item: OTG_FS_HOST_FS_HCTSIZ6_XFRSIZ  ---------------------------
// SVD Line: 7623

//  <item> SFDITEM_FIELD__OTG_FS_HOST_FS_HCTSIZ6_XFRSIZ
//    <name> XFRSIZ </name>
//    <rw> 
//    <i> [Bits 18..0] RW (@ 0x500005D0) Transfer size </i>
//    <edit> 
//      <loc> ( (unsigned int)((OTG_FS_HOST_FS_HCTSIZ6 >> 0) & 0x7FFFF), ((OTG_FS_HOST_FS_HCTSIZ6 = (OTG_FS_HOST_FS_HCTSIZ6 & ~(0x7FFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x7FFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------  Field Item: OTG_FS_HOST_FS_HCTSIZ6_PKTCNT  ---------------------------
// SVD Line: 7629

//  <item> SFDITEM_FIELD__OTG_FS_HOST_FS_HCTSIZ6_PKTCNT
//    <name> PKTCNT </name>
//    <rw> 
//    <i> [Bits 28..19] RW (@ 0x500005D0) Packet count </i>
//    <edit> 
//      <loc> ( (unsigned short)((OTG_FS_HOST_FS_HCTSIZ6 >> 19) & 0x3FF), ((OTG_FS_HOST_FS_HCTSIZ6 = (OTG_FS_HOST_FS_HCTSIZ6 & ~(0x3FFUL << 19 )) | ((unsigned long)(Gui_u16:GuiVal & 0x3FF) << 19 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------  Field Item: OTG_FS_HOST_FS_HCTSIZ6_DPID  ----------------------------
// SVD Line: 7635

//  <item> SFDITEM_FIELD__OTG_FS_HOST_FS_HCTSIZ6_DPID
//    <name> DPID </name>
//    <rw> 
//    <i> [Bits 30..29] RW (@ 0x500005D0) Data PID </i>
//    <edit> 
//      <loc> ( (unsigned char)((OTG_FS_HOST_FS_HCTSIZ6 >> 29) & 0x3), ((OTG_FS_HOST_FS_HCTSIZ6 = (OTG_FS_HOST_FS_HCTSIZ6 & ~(0x3UL << 29 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 29 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------  Register RTree: OTG_FS_HOST_FS_HCTSIZ6  -----------------------------
// SVD Line: 7613

//  <rtree> SFDITEM_REG__OTG_FS_HOST_FS_HCTSIZ6
//    <name> FS_HCTSIZ6 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x500005D0) OTG_FS host channel-6 transfer size  register </i>
//    <loc> ( (unsigned int)((OTG_FS_HOST_FS_HCTSIZ6 >> 0) & 0xFFFFFFFF), ((OTG_FS_HOST_FS_HCTSIZ6 = (OTG_FS_HOST_FS_HCTSIZ6 & ~(0x7FFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x7FFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__OTG_FS_HOST_FS_HCTSIZ6_XFRSIZ </item>
//    <item> SFDITEM_FIELD__OTG_FS_HOST_FS_HCTSIZ6_PKTCNT </item>
//    <item> SFDITEM_FIELD__OTG_FS_HOST_FS_HCTSIZ6_DPID </item>
//  </rtree>
//  


// ----------------------  Register Item Address: OTG_FS_HOST_FS_HCTSIZ7  -------------------------
// SVD Line: 7643

unsigned int OTG_FS_HOST_FS_HCTSIZ7 __AT (0x500005F0);



// ------------------------  Field Item: OTG_FS_HOST_FS_HCTSIZ7_XFRSIZ  ---------------------------
// SVD Line: 7653

//  <item> SFDITEM_FIELD__OTG_FS_HOST_FS_HCTSIZ7_XFRSIZ
//    <name> XFRSIZ </name>
//    <rw> 
//    <i> [Bits 18..0] RW (@ 0x500005F0) Transfer size </i>
//    <edit> 
//      <loc> ( (unsigned int)((OTG_FS_HOST_FS_HCTSIZ7 >> 0) & 0x7FFFF), ((OTG_FS_HOST_FS_HCTSIZ7 = (OTG_FS_HOST_FS_HCTSIZ7 & ~(0x7FFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x7FFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------  Field Item: OTG_FS_HOST_FS_HCTSIZ7_PKTCNT  ---------------------------
// SVD Line: 7659

//  <item> SFDITEM_FIELD__OTG_FS_HOST_FS_HCTSIZ7_PKTCNT
//    <name> PKTCNT </name>
//    <rw> 
//    <i> [Bits 28..19] RW (@ 0x500005F0) Packet count </i>
//    <edit> 
//      <loc> ( (unsigned short)((OTG_FS_HOST_FS_HCTSIZ7 >> 19) & 0x3FF), ((OTG_FS_HOST_FS_HCTSIZ7 = (OTG_FS_HOST_FS_HCTSIZ7 & ~(0x3FFUL << 19 )) | ((unsigned long)(Gui_u16:GuiVal & 0x3FF) << 19 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------  Field Item: OTG_FS_HOST_FS_HCTSIZ7_DPID  ----------------------------
// SVD Line: 7665

//  <item> SFDITEM_FIELD__OTG_FS_HOST_FS_HCTSIZ7_DPID
//    <name> DPID </name>
//    <rw> 
//    <i> [Bits 30..29] RW (@ 0x500005F0) Data PID </i>
//    <edit> 
//      <loc> ( (unsigned char)((OTG_FS_HOST_FS_HCTSIZ7 >> 29) & 0x3), ((OTG_FS_HOST_FS_HCTSIZ7 = (OTG_FS_HOST_FS_HCTSIZ7 & ~(0x3UL << 29 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 29 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------  Register RTree: OTG_FS_HOST_FS_HCTSIZ7  -----------------------------
// SVD Line: 7643

//  <rtree> SFDITEM_REG__OTG_FS_HOST_FS_HCTSIZ7
//    <name> FS_HCTSIZ7 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x500005F0) OTG_FS host channel-7 transfer size  register </i>
//    <loc> ( (unsigned int)((OTG_FS_HOST_FS_HCTSIZ7 >> 0) & 0xFFFFFFFF), ((OTG_FS_HOST_FS_HCTSIZ7 = (OTG_FS_HOST_FS_HCTSIZ7 & ~(0x7FFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x7FFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__OTG_FS_HOST_FS_HCTSIZ7_XFRSIZ </item>
//    <item> SFDITEM_FIELD__OTG_FS_HOST_FS_HCTSIZ7_PKTCNT </item>
//    <item> SFDITEM_FIELD__OTG_FS_HOST_FS_HCTSIZ7_DPID </item>
//  </rtree>
//  


// ------------------------------  Peripheral View: OTG_FS_HOST  ----------------------------------
// SVD Line: 5446

//  <view> OTG_FS_HOST
//    <name> OTG_FS_HOST </name>
//    <item> SFDITEM_REG__OTG_FS_HOST_FS_HCFG </item>
//    <item> SFDITEM_REG__OTG_FS_HOST_HFIR </item>
//    <item> SFDITEM_REG__OTG_FS_HOST_FS_HFNUM </item>
//    <item> SFDITEM_REG__OTG_FS_HOST_FS_HPTXSTS </item>
//    <item> SFDITEM_REG__OTG_FS_HOST_HAINT </item>
//    <item> SFDITEM_REG__OTG_FS_HOST_HAINTMSK </item>
//    <item> SFDITEM_REG__OTG_FS_HOST_FS_HPRT </item>
//    <item> SFDITEM_REG__OTG_FS_HOST_FS_HCCHAR0 </item>
//    <item> SFDITEM_REG__OTG_FS_HOST_FS_HCCHAR1 </item>
//    <item> SFDITEM_REG__OTG_FS_HOST_FS_HCCHAR2 </item>
//    <item> SFDITEM_REG__OTG_FS_HOST_FS_HCCHAR3 </item>
//    <item> SFDITEM_REG__OTG_FS_HOST_FS_HCCHAR4 </item>
//    <item> SFDITEM_REG__OTG_FS_HOST_FS_HCCHAR5 </item>
//    <item> SFDITEM_REG__OTG_FS_HOST_FS_HCCHAR6 </item>
//    <item> SFDITEM_REG__OTG_FS_HOST_FS_HCCHAR7 </item>
//    <item> SFDITEM_REG__OTG_FS_HOST_FS_HCINT0 </item>
//    <item> SFDITEM_REG__OTG_FS_HOST_FS_HCINT1 </item>
//    <item> SFDITEM_REG__OTG_FS_HOST_FS_HCINT2 </item>
//    <item> SFDITEM_REG__OTG_FS_HOST_FS_HCINT3 </item>
//    <item> SFDITEM_REG__OTG_FS_HOST_FS_HCINT4 </item>
//    <item> SFDITEM_REG__OTG_FS_HOST_FS_HCINT5 </item>
//    <item> SFDITEM_REG__OTG_FS_HOST_FS_HCINT6 </item>
//    <item> SFDITEM_REG__OTG_FS_HOST_FS_HCINT7 </item>
//    <item> SFDITEM_REG__OTG_FS_HOST_FS_HCINTMSK0 </item>
//    <item> SFDITEM_REG__OTG_FS_HOST_FS_HCINTMSK1 </item>
//    <item> SFDITEM_REG__OTG_FS_HOST_FS_HCINTMSK2 </item>
//    <item> SFDITEM_REG__OTG_FS_HOST_FS_HCINTMSK3 </item>
//    <item> SFDITEM_REG__OTG_FS_HOST_FS_HCINTMSK4 </item>
//    <item> SFDITEM_REG__OTG_FS_HOST_FS_HCINTMSK5 </item>
//    <item> SFDITEM_REG__OTG_FS_HOST_FS_HCINTMSK6 </item>
//    <item> SFDITEM_REG__OTG_FS_HOST_FS_HCINTMSK7 </item>
//    <item> SFDITEM_REG__OTG_FS_HOST_FS_HCTSIZ0 </item>
//    <item> SFDITEM_REG__OTG_FS_HOST_FS_HCTSIZ1 </item>
//    <item> SFDITEM_REG__OTG_FS_HOST_FS_HCTSIZ2 </item>
//    <item> SFDITEM_REG__OTG_FS_HOST_FS_HCTSIZ3 </item>
//    <item> SFDITEM_REG__OTG_FS_HOST_FS_HCTSIZ4 </item>
//    <item> SFDITEM_REG__OTG_FS_HOST_FS_HCTSIZ5 </item>
//    <item> SFDITEM_REG__OTG_FS_HOST_FS_HCTSIZ6 </item>
//    <item> SFDITEM_REG__OTG_FS_HOST_FS_HCTSIZ7 </item>
//  </view>
//  


// ---------------------  Register Item Address: OTG_FS_PWRCLK_FS_PCGCCTL  ------------------------
// SVD Line: 7686

unsigned int OTG_FS_PWRCLK_FS_PCGCCTL __AT (0x50000E00);



// ----------------------  Field Item: OTG_FS_PWRCLK_FS_PCGCCTL_STPPCLK  --------------------------
// SVD Line: 7696

//  <item> SFDITEM_FIELD__OTG_FS_PWRCLK_FS_PCGCCTL_STPPCLK
//    <name> STPPCLK </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x50000E00) Stop PHY clock </i>
//    <check> 
//      <loc> ( (unsigned int) OTG_FS_PWRCLK_FS_PCGCCTL ) </loc>
//      <o.0..0> STPPCLK
//    </check>
//  </item>
//  


// ----------------------  Field Item: OTG_FS_PWRCLK_FS_PCGCCTL_GATEHCLK  -------------------------
// SVD Line: 7702

//  <item> SFDITEM_FIELD__OTG_FS_PWRCLK_FS_PCGCCTL_GATEHCLK
//    <name> GATEHCLK </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x50000E00) Gate HCLK </i>
//    <check> 
//      <loc> ( (unsigned int) OTG_FS_PWRCLK_FS_PCGCCTL ) </loc>
//      <o.1..1> GATEHCLK
//    </check>
//  </item>
//  


// ----------------------  Field Item: OTG_FS_PWRCLK_FS_PCGCCTL_PHYSUSP  --------------------------
// SVD Line: 7708

//  <item> SFDITEM_FIELD__OTG_FS_PWRCLK_FS_PCGCCTL_PHYSUSP
//    <name> PHYSUSP </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x50000E00) PHY Suspended </i>
//    <check> 
//      <loc> ( (unsigned int) OTG_FS_PWRCLK_FS_PCGCCTL ) </loc>
//      <o.4..4> PHYSUSP
//    </check>
//  </item>
//  


// ------------------------  Register RTree: OTG_FS_PWRCLK_FS_PCGCCTL  ----------------------------
// SVD Line: 7686

//  <rtree> SFDITEM_REG__OTG_FS_PWRCLK_FS_PCGCCTL
//    <name> FS_PCGCCTL </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x50000E00) OTG_FS power and clock gating control  register </i>
//    <loc> ( (unsigned int)((OTG_FS_PWRCLK_FS_PCGCCTL >> 0) & 0xFFFFFFFF), ((OTG_FS_PWRCLK_FS_PCGCCTL = (OTG_FS_PWRCLK_FS_PCGCCTL & ~(0x13UL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x13) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__OTG_FS_PWRCLK_FS_PCGCCTL_STPPCLK </item>
//    <item> SFDITEM_FIELD__OTG_FS_PWRCLK_FS_PCGCCTL_GATEHCLK </item>
//    <item> SFDITEM_FIELD__OTG_FS_PWRCLK_FS_PCGCCTL_PHYSUSP </item>
//  </rtree>
//  


// -----------------------------  Peripheral View: OTG_FS_PWRCLK  ---------------------------------
// SVD Line: 7675

//  <view> OTG_FS_PWRCLK
//    <name> OTG_FS_PWRCLK </name>
//    <item> SFDITEM_REG__OTG_FS_PWRCLK_FS_PCGCCTL </item>
//  </view>
//  


// ------------------------------  Register Item Address: PWR_CR  ---------------------------------
// SVD Line: 7729

unsigned int PWR_CR __AT (0x40007000);



// ---------------------------------  Field Item: PWR_CR_VOS  -------------------------------------
// SVD Line: 7738

//  <item> SFDITEM_FIELD__PWR_CR_VOS
//    <name> VOS </name>
//    <rw> 
//    <i> [Bits 15..14] RW (@ 0x40007000) Regulator voltage scaling output  selection </i>
//    <edit> 
//      <loc> ( (unsigned char)((PWR_CR >> 14) & 0x3), ((PWR_CR = (PWR_CR & ~(0x3UL << 14 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 14 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Field Item: PWR_CR_ADCDC1  -----------------------------------
// SVD Line: 7745

//  <item> SFDITEM_FIELD__PWR_CR_ADCDC1
//    <name> ADCDC1 </name>
//    <rw> 
//    <i> [Bit 13] RW (@ 0x40007000) ADCDC1 </i>
//    <check> 
//      <loc> ( (unsigned int) PWR_CR ) </loc>
//      <o.13..13> ADCDC1
//    </check>
//  </item>
//  


// ---------------------------------  Field Item: PWR_CR_FPDS  ------------------------------------
// SVD Line: 7751

//  <item> SFDITEM_FIELD__PWR_CR_FPDS
//    <name> FPDS </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x40007000) Flash power down in Stop  mode </i>
//    <check> 
//      <loc> ( (unsigned int) PWR_CR ) </loc>
//      <o.9..9> FPDS
//    </check>
//  </item>
//  


// ---------------------------------  Field Item: PWR_CR_DBP  -------------------------------------
// SVD Line: 7758

//  <item> SFDITEM_FIELD__PWR_CR_DBP
//    <name> DBP </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x40007000) Disable backup domain write  protection </i>
//    <check> 
//      <loc> ( (unsigned int) PWR_CR ) </loc>
//      <o.8..8> DBP
//    </check>
//  </item>
//  


// ---------------------------------  Field Item: PWR_CR_PLS  -------------------------------------
// SVD Line: 7765

//  <item> SFDITEM_FIELD__PWR_CR_PLS
//    <name> PLS </name>
//    <rw> 
//    <i> [Bits 7..5] RW (@ 0x40007000) PVD level selection </i>
//    <edit> 
//      <loc> ( (unsigned char)((PWR_CR >> 5) & 0x7), ((PWR_CR = (PWR_CR & ~(0x7UL << 5 )) | ((unsigned long)(Gui_u8:GuiVal & 0x7) << 5 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------------  Field Item: PWR_CR_PVDE  ------------------------------------
// SVD Line: 7771

//  <item> SFDITEM_FIELD__PWR_CR_PVDE
//    <name> PVDE </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x40007000) Power voltage detector  enable </i>
//    <check> 
//      <loc> ( (unsigned int) PWR_CR ) </loc>
//      <o.4..4> PVDE
//    </check>
//  </item>
//  


// ---------------------------------  Field Item: PWR_CR_CSBF  ------------------------------------
// SVD Line: 7778

//  <item> SFDITEM_FIELD__PWR_CR_CSBF
//    <name> CSBF </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x40007000) Clear standby flag </i>
//    <check> 
//      <loc> ( (unsigned int) PWR_CR ) </loc>
//      <o.3..3> CSBF
//    </check>
//  </item>
//  


// ---------------------------------  Field Item: PWR_CR_CWUF  ------------------------------------
// SVD Line: 7784

//  <item> SFDITEM_FIELD__PWR_CR_CWUF
//    <name> CWUF </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x40007000) Clear wakeup flag </i>
//    <check> 
//      <loc> ( (unsigned int) PWR_CR ) </loc>
//      <o.2..2> CWUF
//    </check>
//  </item>
//  


// ---------------------------------  Field Item: PWR_CR_PDDS  ------------------------------------
// SVD Line: 7790

//  <item> SFDITEM_FIELD__PWR_CR_PDDS
//    <name> PDDS </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x40007000) Power down deepsleep </i>
//    <check> 
//      <loc> ( (unsigned int) PWR_CR ) </loc>
//      <o.1..1> PDDS
//    </check>
//  </item>
//  


// ---------------------------------  Field Item: PWR_CR_LPDS  ------------------------------------
// SVD Line: 7796

//  <item> SFDITEM_FIELD__PWR_CR_LPDS
//    <name> LPDS </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40007000) Low-power deep sleep </i>
//    <check> 
//      <loc> ( (unsigned int) PWR_CR ) </loc>
//      <o.0..0> LPDS
//    </check>
//  </item>
//  


// ---------------------------------  Register RTree: PWR_CR  -------------------------------------
// SVD Line: 7729

//  <rtree> SFDITEM_REG__PWR_CR
//    <name> CR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40007000) power control register </i>
//    <loc> ( (unsigned int)((PWR_CR >> 0) & 0xFFFFFFFF), ((PWR_CR = (PWR_CR & ~(0xE3FFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xE3FF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__PWR_CR_VOS </item>
//    <item> SFDITEM_FIELD__PWR_CR_ADCDC1 </item>
//    <item> SFDITEM_FIELD__PWR_CR_FPDS </item>
//    <item> SFDITEM_FIELD__PWR_CR_DBP </item>
//    <item> SFDITEM_FIELD__PWR_CR_PLS </item>
//    <item> SFDITEM_FIELD__PWR_CR_PVDE </item>
//    <item> SFDITEM_FIELD__PWR_CR_CSBF </item>
//    <item> SFDITEM_FIELD__PWR_CR_CWUF </item>
//    <item> SFDITEM_FIELD__PWR_CR_PDDS </item>
//    <item> SFDITEM_FIELD__PWR_CR_LPDS </item>
//  </rtree>
//  


// -----------------------------  Register Item Address: PWR_CSR  ---------------------------------
// SVD Line: 7804

unsigned int PWR_CSR __AT (0x40007004);



// ---------------------------------  Field Item: PWR_CSR_WUF  ------------------------------------
// SVD Line: 7812

//  <item> SFDITEM_FIELD__PWR_CSR_WUF
//    <name> WUF </name>
//    <r> 
//    <i> [Bit 0] RO (@ 0x40007004) Wakeup flag </i>
//    <check> 
//      <loc> ( (unsigned int) PWR_CSR ) </loc>
//      <o.0..0> WUF
//    </check>
//  </item>
//  


// ---------------------------------  Field Item: PWR_CSR_SBF  ------------------------------------
// SVD Line: 7819

//  <item> SFDITEM_FIELD__PWR_CSR_SBF
//    <name> SBF </name>
//    <r> 
//    <i> [Bit 1] RO (@ 0x40007004) Standby flag </i>
//    <check> 
//      <loc> ( (unsigned int) PWR_CSR ) </loc>
//      <o.1..1> SBF
//    </check>
//  </item>
//  


// --------------------------------  Field Item: PWR_CSR_PVDO  ------------------------------------
// SVD Line: 7826

//  <item> SFDITEM_FIELD__PWR_CSR_PVDO
//    <name> PVDO </name>
//    <r> 
//    <i> [Bit 2] RO (@ 0x40007004) PVD output </i>
//    <check> 
//      <loc> ( (unsigned int) PWR_CSR ) </loc>
//      <o.2..2> PVDO
//    </check>
//  </item>
//  


// ---------------------------------  Field Item: PWR_CSR_BRR  ------------------------------------
// SVD Line: 7833

//  <item> SFDITEM_FIELD__PWR_CSR_BRR
//    <name> BRR </name>
//    <r> 
//    <i> [Bit 3] RO (@ 0x40007004) Backup regulator ready </i>
//    <check> 
//      <loc> ( (unsigned int) PWR_CSR ) </loc>
//      <o.3..3> BRR
//    </check>
//  </item>
//  


// --------------------------------  Field Item: PWR_CSR_EWUP  ------------------------------------
// SVD Line: 7840

//  <item> SFDITEM_FIELD__PWR_CSR_EWUP
//    <name> EWUP </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x40007004) Enable WKUP pin </i>
//    <check> 
//      <loc> ( (unsigned int) PWR_CSR ) </loc>
//      <o.8..8> EWUP
//    </check>
//  </item>
//  


// ---------------------------------  Field Item: PWR_CSR_BRE  ------------------------------------
// SVD Line: 7847

//  <item> SFDITEM_FIELD__PWR_CSR_BRE
//    <name> BRE </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x40007004) Backup regulator enable </i>
//    <check> 
//      <loc> ( (unsigned int) PWR_CSR ) </loc>
//      <o.9..9> BRE
//    </check>
//  </item>
//  


// -------------------------------  Field Item: PWR_CSR_VOSRDY  -----------------------------------
// SVD Line: 7854

//  <item> SFDITEM_FIELD__PWR_CSR_VOSRDY
//    <name> VOSRDY </name>
//    <rw> 
//    <i> [Bit 14] RW (@ 0x40007004) Regulator voltage scaling output  selection ready bit </i>
//    <check> 
//      <loc> ( (unsigned int) PWR_CSR ) </loc>
//      <o.14..14> VOSRDY
//    </check>
//  </item>
//  


// ---------------------------------  Register RTree: PWR_CSR  ------------------------------------
// SVD Line: 7804

//  <rtree> SFDITEM_REG__PWR_CSR
//    <name> CSR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40007004) power control/status register </i>
//    <loc> ( (unsigned int)((PWR_CSR >> 0) & 0xFFFFFFFF), ((PWR_CSR = (PWR_CSR & ~(0x4300UL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x4300) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__PWR_CSR_WUF </item>
//    <item> SFDITEM_FIELD__PWR_CSR_SBF </item>
//    <item> SFDITEM_FIELD__PWR_CSR_PVDO </item>
//    <item> SFDITEM_FIELD__PWR_CSR_BRR </item>
//    <item> SFDITEM_FIELD__PWR_CSR_EWUP </item>
//    <item> SFDITEM_FIELD__PWR_CSR_BRE </item>
//    <item> SFDITEM_FIELD__PWR_CSR_VOSRDY </item>
//  </rtree>
//  


// ----------------------------------  Peripheral View: PWR  --------------------------------------
// SVD Line: 7718

//  <view> PWR
//    <name> PWR </name>
//    <item> SFDITEM_REG__PWR_CR </item>
//    <item> SFDITEM_REG__PWR_CSR </item>
//  </view>
//  


// ------------------------------  Register Item Address: RCC_CR  ---------------------------------
// SVD Line: 7887

unsigned int RCC_CR __AT (0x40023800);



// ------------------------------  Field Item: RCC_CR_PLLI2SRDY  ----------------------------------
// SVD Line: 7895

//  <item> SFDITEM_FIELD__RCC_CR_PLLI2SRDY
//    <name> PLLI2SRDY </name>
//    <r> 
//    <i> [Bit 27] RO (@ 0x40023800) PLLI2S clock ready flag </i>
//    <check> 
//      <loc> ( (unsigned int) RCC_CR ) </loc>
//      <o.27..27> PLLI2SRDY
//    </check>
//  </item>
//  


// -------------------------------  Field Item: RCC_CR_PLLI2SON  ----------------------------------
// SVD Line: 7902

//  <item> SFDITEM_FIELD__RCC_CR_PLLI2SON
//    <name> PLLI2SON </name>
//    <rw> 
//    <i> [Bit 26] RW (@ 0x40023800) PLLI2S enable </i>
//    <check> 
//      <loc> ( (unsigned int) RCC_CR ) </loc>
//      <o.26..26> PLLI2SON
//    </check>
//  </item>
//  


// --------------------------------  Field Item: RCC_CR_PLLRDY  -----------------------------------
// SVD Line: 7909

//  <item> SFDITEM_FIELD__RCC_CR_PLLRDY
//    <name> PLLRDY </name>
//    <r> 
//    <i> [Bit 25] RO (@ 0x40023800) Main PLL (PLL) clock ready  flag </i>
//    <check> 
//      <loc> ( (unsigned int) RCC_CR ) </loc>
//      <o.25..25> PLLRDY
//    </check>
//  </item>
//  


// --------------------------------  Field Item: RCC_CR_PLLON  ------------------------------------
// SVD Line: 7917

//  <item> SFDITEM_FIELD__RCC_CR_PLLON
//    <name> PLLON </name>
//    <rw> 
//    <i> [Bit 24] RW (@ 0x40023800) Main PLL (PLL) enable </i>
//    <check> 
//      <loc> ( (unsigned int) RCC_CR ) </loc>
//      <o.24..24> PLLON
//    </check>
//  </item>
//  


// --------------------------------  Field Item: RCC_CR_CSSON  ------------------------------------
// SVD Line: 7924

//  <item> SFDITEM_FIELD__RCC_CR_CSSON
//    <name> CSSON </name>
//    <rw> 
//    <i> [Bit 19] RW (@ 0x40023800) Clock security system  enable </i>
//    <check> 
//      <loc> ( (unsigned int) RCC_CR ) </loc>
//      <o.19..19> CSSON
//    </check>
//  </item>
//  


// --------------------------------  Field Item: RCC_CR_HSEBYP  -----------------------------------
// SVD Line: 7932

//  <item> SFDITEM_FIELD__RCC_CR_HSEBYP
//    <name> HSEBYP </name>
//    <rw> 
//    <i> [Bit 18] RW (@ 0x40023800) HSE clock bypass </i>
//    <check> 
//      <loc> ( (unsigned int) RCC_CR ) </loc>
//      <o.18..18> HSEBYP
//    </check>
//  </item>
//  


// --------------------------------  Field Item: RCC_CR_HSERDY  -----------------------------------
// SVD Line: 7939

//  <item> SFDITEM_FIELD__RCC_CR_HSERDY
//    <name> HSERDY </name>
//    <r> 
//    <i> [Bit 17] RO (@ 0x40023800) HSE clock ready flag </i>
//    <check> 
//      <loc> ( (unsigned int) RCC_CR ) </loc>
//      <o.17..17> HSERDY
//    </check>
//  </item>
//  


// --------------------------------  Field Item: RCC_CR_HSEON  ------------------------------------
// SVD Line: 7946

//  <item> SFDITEM_FIELD__RCC_CR_HSEON
//    <name> HSEON </name>
//    <rw> 
//    <i> [Bit 16] RW (@ 0x40023800) HSE clock enable </i>
//    <check> 
//      <loc> ( (unsigned int) RCC_CR ) </loc>
//      <o.16..16> HSEON
//    </check>
//  </item>
//  


// --------------------------------  Field Item: RCC_CR_HSICAL  -----------------------------------
// SVD Line: 7953

//  <item> SFDITEM_FIELD__RCC_CR_HSICAL
//    <name> HSICAL </name>
//    <r> 
//    <i> [Bits 15..8] RO (@ 0x40023800) Internal high-speed clock  calibration </i>
//    <edit> 
//      <loc> ( (unsigned char)((RCC_CR >> 8) & 0xFF) ) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Field Item: RCC_CR_HSITRIM  -----------------------------------
// SVD Line: 7961

//  <item> SFDITEM_FIELD__RCC_CR_HSITRIM
//    <name> HSITRIM </name>
//    <rw> 
//    <i> [Bits 7..3] RW (@ 0x40023800) Internal high-speed clock  trimming </i>
//    <edit> 
//      <loc> ( (unsigned char)((RCC_CR >> 3) & 0x1F), ((RCC_CR = (RCC_CR & ~(0x1FUL << 3 )) | ((unsigned long)(Gui_u8:GuiVal & 0x1F) << 3 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Field Item: RCC_CR_HSIRDY  -----------------------------------
// SVD Line: 7969

//  <item> SFDITEM_FIELD__RCC_CR_HSIRDY
//    <name> HSIRDY </name>
//    <r> 
//    <i> [Bit 1] RO (@ 0x40023800) Internal high-speed clock ready  flag </i>
//    <check> 
//      <loc> ( (unsigned int) RCC_CR ) </loc>
//      <o.1..1> HSIRDY
//    </check>
//  </item>
//  


// --------------------------------  Field Item: RCC_CR_HSION  ------------------------------------
// SVD Line: 7977

//  <item> SFDITEM_FIELD__RCC_CR_HSION
//    <name> HSION </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40023800) Internal high-speed clock  enable </i>
//    <check> 
//      <loc> ( (unsigned int) RCC_CR ) </loc>
//      <o.0..0> HSION
//    </check>
//  </item>
//  


// ---------------------------------  Register RTree: RCC_CR  -------------------------------------
// SVD Line: 7887

//  <rtree> SFDITEM_REG__RCC_CR
//    <name> CR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40023800) clock control register </i>
//    <loc> ( (unsigned int)((RCC_CR >> 0) & 0xFFFFFFFF), ((RCC_CR = (RCC_CR & ~(0x50D00F9UL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x50D00F9) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__RCC_CR_PLLI2SRDY </item>
//    <item> SFDITEM_FIELD__RCC_CR_PLLI2SON </item>
//    <item> SFDITEM_FIELD__RCC_CR_PLLRDY </item>
//    <item> SFDITEM_FIELD__RCC_CR_PLLON </item>
//    <item> SFDITEM_FIELD__RCC_CR_CSSON </item>
//    <item> SFDITEM_FIELD__RCC_CR_HSEBYP </item>
//    <item> SFDITEM_FIELD__RCC_CR_HSERDY </item>
//    <item> SFDITEM_FIELD__RCC_CR_HSEON </item>
//    <item> SFDITEM_FIELD__RCC_CR_HSICAL </item>
//    <item> SFDITEM_FIELD__RCC_CR_HSITRIM </item>
//    <item> SFDITEM_FIELD__RCC_CR_HSIRDY </item>
//    <item> SFDITEM_FIELD__RCC_CR_HSION </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: RCC_PLLCFGR  -------------------------------
// SVD Line: 7987

unsigned int RCC_PLLCFGR __AT (0x40023804);



// ------------------------------  Field Item: RCC_PLLCFGR_PLLQ3  ---------------------------------
// SVD Line: 7996

//  <item> SFDITEM_FIELD__RCC_PLLCFGR_PLLQ3
//    <name> PLLQ3 </name>
//    <rw> 
//    <i> [Bit 27] RW (@ 0x40023804) Main PLL (PLL) division factor for USB  OTG FS, SDIO and random number generator  clocks </i>
//    <check> 
//      <loc> ( (unsigned int) RCC_PLLCFGR ) </loc>
//      <o.27..27> PLLQ3
//    </check>
//  </item>
//  


// ------------------------------  Field Item: RCC_PLLCFGR_PLLQ2  ---------------------------------
// SVD Line: 8004

//  <item> SFDITEM_FIELD__RCC_PLLCFGR_PLLQ2
//    <name> PLLQ2 </name>
//    <rw> 
//    <i> [Bit 26] RW (@ 0x40023804) Main PLL (PLL) division factor for USB  OTG FS, SDIO and random number generator  clocks </i>
//    <check> 
//      <loc> ( (unsigned int) RCC_PLLCFGR ) </loc>
//      <o.26..26> PLLQ2
//    </check>
//  </item>
//  


// ------------------------------  Field Item: RCC_PLLCFGR_PLLQ1  ---------------------------------
// SVD Line: 8012

//  <item> SFDITEM_FIELD__RCC_PLLCFGR_PLLQ1
//    <name> PLLQ1 </name>
//    <rw> 
//    <i> [Bit 25] RW (@ 0x40023804) Main PLL (PLL) division factor for USB  OTG FS, SDIO and random number generator  clocks </i>
//    <check> 
//      <loc> ( (unsigned int) RCC_PLLCFGR ) </loc>
//      <o.25..25> PLLQ1
//    </check>
//  </item>
//  


// ------------------------------  Field Item: RCC_PLLCFGR_PLLQ0  ---------------------------------
// SVD Line: 8020

//  <item> SFDITEM_FIELD__RCC_PLLCFGR_PLLQ0
//    <name> PLLQ0 </name>
//    <rw> 
//    <i> [Bit 24] RW (@ 0x40023804) Main PLL (PLL) division factor for USB  OTG FS, SDIO and random number generator  clocks </i>
//    <check> 
//      <loc> ( (unsigned int) RCC_PLLCFGR ) </loc>
//      <o.24..24> PLLQ0
//    </check>
//  </item>
//  


// -----------------------------  Field Item: RCC_PLLCFGR_PLLSRC  ---------------------------------
// SVD Line: 8028

//  <item> SFDITEM_FIELD__RCC_PLLCFGR_PLLSRC
//    <name> PLLSRC </name>
//    <rw> 
//    <i> [Bit 22] RW (@ 0x40023804) Main PLL(PLL) and audio PLL (PLLI2S)  entry clock source </i>
//    <check> 
//      <loc> ( (unsigned int) RCC_PLLCFGR ) </loc>
//      <o.22..22> PLLSRC
//    </check>
//  </item>
//  


// ------------------------------  Field Item: RCC_PLLCFGR_PLLP1  ---------------------------------
// SVD Line: 8035

//  <item> SFDITEM_FIELD__RCC_PLLCFGR_PLLP1
//    <name> PLLP1 </name>
//    <rw> 
//    <i> [Bit 17] RW (@ 0x40023804) Main PLL (PLL) division factor for main  system clock </i>
//    <check> 
//      <loc> ( (unsigned int) RCC_PLLCFGR ) </loc>
//      <o.17..17> PLLP1
//    </check>
//  </item>
//  


// ------------------------------  Field Item: RCC_PLLCFGR_PLLP0  ---------------------------------
// SVD Line: 8042

//  <item> SFDITEM_FIELD__RCC_PLLCFGR_PLLP0
//    <name> PLLP0 </name>
//    <rw> 
//    <i> [Bit 16] RW (@ 0x40023804) Main PLL (PLL) division factor for main  system clock </i>
//    <check> 
//      <loc> ( (unsigned int) RCC_PLLCFGR ) </loc>
//      <o.16..16> PLLP0
//    </check>
//  </item>
//  


// ------------------------------  Field Item: RCC_PLLCFGR_PLLN8  ---------------------------------
// SVD Line: 8049

//  <item> SFDITEM_FIELD__RCC_PLLCFGR_PLLN8
//    <name> PLLN8 </name>
//    <rw> 
//    <i> [Bit 14] RW (@ 0x40023804) Main PLL (PLL) multiplication factor for  VCO </i>
//    <check> 
//      <loc> ( (unsigned int) RCC_PLLCFGR ) </loc>
//      <o.14..14> PLLN8
//    </check>
//  </item>
//  


// ------------------------------  Field Item: RCC_PLLCFGR_PLLN7  ---------------------------------
// SVD Line: 8056

//  <item> SFDITEM_FIELD__RCC_PLLCFGR_PLLN7
//    <name> PLLN7 </name>
//    <rw> 
//    <i> [Bit 13] RW (@ 0x40023804) Main PLL (PLL) multiplication factor for  VCO </i>
//    <check> 
//      <loc> ( (unsigned int) RCC_PLLCFGR ) </loc>
//      <o.13..13> PLLN7
//    </check>
//  </item>
//  


// ------------------------------  Field Item: RCC_PLLCFGR_PLLN6  ---------------------------------
// SVD Line: 8063

//  <item> SFDITEM_FIELD__RCC_PLLCFGR_PLLN6
//    <name> PLLN6 </name>
//    <rw> 
//    <i> [Bit 12] RW (@ 0x40023804) Main PLL (PLL) multiplication factor for  VCO </i>
//    <check> 
//      <loc> ( (unsigned int) RCC_PLLCFGR ) </loc>
//      <o.12..12> PLLN6
//    </check>
//  </item>
//  


// ------------------------------  Field Item: RCC_PLLCFGR_PLLN5  ---------------------------------
// SVD Line: 8070

//  <item> SFDITEM_FIELD__RCC_PLLCFGR_PLLN5
//    <name> PLLN5 </name>
//    <rw> 
//    <i> [Bit 11] RW (@ 0x40023804) Main PLL (PLL) multiplication factor for  VCO </i>
//    <check> 
//      <loc> ( (unsigned int) RCC_PLLCFGR ) </loc>
//      <o.11..11> PLLN5
//    </check>
//  </item>
//  


// ------------------------------  Field Item: RCC_PLLCFGR_PLLN4  ---------------------------------
// SVD Line: 8077

//  <item> SFDITEM_FIELD__RCC_PLLCFGR_PLLN4
//    <name> PLLN4 </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x40023804) Main PLL (PLL) multiplication factor for  VCO </i>
//    <check> 
//      <loc> ( (unsigned int) RCC_PLLCFGR ) </loc>
//      <o.10..10> PLLN4
//    </check>
//  </item>
//  


// ------------------------------  Field Item: RCC_PLLCFGR_PLLN3  ---------------------------------
// SVD Line: 8084

//  <item> SFDITEM_FIELD__RCC_PLLCFGR_PLLN3
//    <name> PLLN3 </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x40023804) Main PLL (PLL) multiplication factor for  VCO </i>
//    <check> 
//      <loc> ( (unsigned int) RCC_PLLCFGR ) </loc>
//      <o.9..9> PLLN3
//    </check>
//  </item>
//  


// ------------------------------  Field Item: RCC_PLLCFGR_PLLN2  ---------------------------------
// SVD Line: 8091

//  <item> SFDITEM_FIELD__RCC_PLLCFGR_PLLN2
//    <name> PLLN2 </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x40023804) Main PLL (PLL) multiplication factor for  VCO </i>
//    <check> 
//      <loc> ( (unsigned int) RCC_PLLCFGR ) </loc>
//      <o.8..8> PLLN2
//    </check>
//  </item>
//  


// ------------------------------  Field Item: RCC_PLLCFGR_PLLN1  ---------------------------------
// SVD Line: 8098

//  <item> SFDITEM_FIELD__RCC_PLLCFGR_PLLN1
//    <name> PLLN1 </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x40023804) Main PLL (PLL) multiplication factor for  VCO </i>
//    <check> 
//      <loc> ( (unsigned int) RCC_PLLCFGR ) </loc>
//      <o.7..7> PLLN1
//    </check>
//  </item>
//  


// ------------------------------  Field Item: RCC_PLLCFGR_PLLN0  ---------------------------------
// SVD Line: 8105

//  <item> SFDITEM_FIELD__RCC_PLLCFGR_PLLN0
//    <name> PLLN0 </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x40023804) Main PLL (PLL) multiplication factor for  VCO </i>
//    <check> 
//      <loc> ( (unsigned int) RCC_PLLCFGR ) </loc>
//      <o.6..6> PLLN0
//    </check>
//  </item>
//  


// ------------------------------  Field Item: RCC_PLLCFGR_PLLM5  ---------------------------------
// SVD Line: 8112

//  <item> SFDITEM_FIELD__RCC_PLLCFGR_PLLM5
//    <name> PLLM5 </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x40023804) Division factor for the main PLL (PLL)  and audio PLL (PLLI2S) input clock </i>
//    <check> 
//      <loc> ( (unsigned int) RCC_PLLCFGR ) </loc>
//      <o.5..5> PLLM5
//    </check>
//  </item>
//  


// ------------------------------  Field Item: RCC_PLLCFGR_PLLM4  ---------------------------------
// SVD Line: 8119

//  <item> SFDITEM_FIELD__RCC_PLLCFGR_PLLM4
//    <name> PLLM4 </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x40023804) Division factor for the main PLL (PLL)  and audio PLL (PLLI2S) input clock </i>
//    <check> 
//      <loc> ( (unsigned int) RCC_PLLCFGR ) </loc>
//      <o.4..4> PLLM4
//    </check>
//  </item>
//  


// ------------------------------  Field Item: RCC_PLLCFGR_PLLM3  ---------------------------------
// SVD Line: 8126

//  <item> SFDITEM_FIELD__RCC_PLLCFGR_PLLM3
//    <name> PLLM3 </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x40023804) Division factor for the main PLL (PLL)  and audio PLL (PLLI2S) input clock </i>
//    <check> 
//      <loc> ( (unsigned int) RCC_PLLCFGR ) </loc>
//      <o.3..3> PLLM3
//    </check>
//  </item>
//  


// ------------------------------  Field Item: RCC_PLLCFGR_PLLM2  ---------------------------------
// SVD Line: 8133

//  <item> SFDITEM_FIELD__RCC_PLLCFGR_PLLM2
//    <name> PLLM2 </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x40023804) Division factor for the main PLL (PLL)  and audio PLL (PLLI2S) input clock </i>
//    <check> 
//      <loc> ( (unsigned int) RCC_PLLCFGR ) </loc>
//      <o.2..2> PLLM2
//    </check>
//  </item>
//  


// ------------------------------  Field Item: RCC_PLLCFGR_PLLM1  ---------------------------------
// SVD Line: 8140

//  <item> SFDITEM_FIELD__RCC_PLLCFGR_PLLM1
//    <name> PLLM1 </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x40023804) Division factor for the main PLL (PLL)  and audio PLL (PLLI2S) input clock </i>
//    <check> 
//      <loc> ( (unsigned int) RCC_PLLCFGR ) </loc>
//      <o.1..1> PLLM1
//    </check>
//  </item>
//  


// ------------------------------  Field Item: RCC_PLLCFGR_PLLM0  ---------------------------------
// SVD Line: 8147

//  <item> SFDITEM_FIELD__RCC_PLLCFGR_PLLM0
//    <name> PLLM0 </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40023804) Division factor for the main PLL (PLL)  and audio PLL (PLLI2S) input clock </i>
//    <check> 
//      <loc> ( (unsigned int) RCC_PLLCFGR ) </loc>
//      <o.0..0> PLLM0
//    </check>
//  </item>
//  


// -------------------------------  Register RTree: RCC_PLLCFGR  ----------------------------------
// SVD Line: 7987

//  <rtree> SFDITEM_REG__RCC_PLLCFGR
//    <name> PLLCFGR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40023804) PLL configuration register </i>
//    <loc> ( (unsigned int)((RCC_PLLCFGR >> 0) & 0xFFFFFFFF), ((RCC_PLLCFGR = (RCC_PLLCFGR & ~(0xF437FFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xF437FFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__RCC_PLLCFGR_PLLQ3 </item>
//    <item> SFDITEM_FIELD__RCC_PLLCFGR_PLLQ2 </item>
//    <item> SFDITEM_FIELD__RCC_PLLCFGR_PLLQ1 </item>
//    <item> SFDITEM_FIELD__RCC_PLLCFGR_PLLQ0 </item>
//    <item> SFDITEM_FIELD__RCC_PLLCFGR_PLLSRC </item>
//    <item> SFDITEM_FIELD__RCC_PLLCFGR_PLLP1 </item>
//    <item> SFDITEM_FIELD__RCC_PLLCFGR_PLLP0 </item>
//    <item> SFDITEM_FIELD__RCC_PLLCFGR_PLLN8 </item>
//    <item> SFDITEM_FIELD__RCC_PLLCFGR_PLLN7 </item>
//    <item> SFDITEM_FIELD__RCC_PLLCFGR_PLLN6 </item>
//    <item> SFDITEM_FIELD__RCC_PLLCFGR_PLLN5 </item>
//    <item> SFDITEM_FIELD__RCC_PLLCFGR_PLLN4 </item>
//    <item> SFDITEM_FIELD__RCC_PLLCFGR_PLLN3 </item>
//    <item> SFDITEM_FIELD__RCC_PLLCFGR_PLLN2 </item>
//    <item> SFDITEM_FIELD__RCC_PLLCFGR_PLLN1 </item>
//    <item> SFDITEM_FIELD__RCC_PLLCFGR_PLLN0 </item>
//    <item> SFDITEM_FIELD__RCC_PLLCFGR_PLLM5 </item>
//    <item> SFDITEM_FIELD__RCC_PLLCFGR_PLLM4 </item>
//    <item> SFDITEM_FIELD__RCC_PLLCFGR_PLLM3 </item>
//    <item> SFDITEM_FIELD__RCC_PLLCFGR_PLLM2 </item>
//    <item> SFDITEM_FIELD__RCC_PLLCFGR_PLLM1 </item>
//    <item> SFDITEM_FIELD__RCC_PLLCFGR_PLLM0 </item>
//  </rtree>
//  


// -----------------------------  Register Item Address: RCC_CFGR  --------------------------------
// SVD Line: 8156

unsigned int RCC_CFGR __AT (0x40023808);



// --------------------------------  Field Item: RCC_CFGR_MCO2  -----------------------------------
// SVD Line: 8164

//  <item> SFDITEM_FIELD__RCC_CFGR_MCO2
//    <name> MCO2 </name>
//    <rw> 
//    <i> [Bits 31..30] RW (@ 0x40023808) Microcontroller clock output  2 </i>
//    <edit> 
//      <loc> ( (unsigned char)((RCC_CFGR >> 30) & 0x3), ((RCC_CFGR = (RCC_CFGR & ~(0x3UL << 30 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 30 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: RCC_CFGR_MCO2PRE  ----------------------------------
// SVD Line: 8172

//  <item> SFDITEM_FIELD__RCC_CFGR_MCO2PRE
//    <name> MCO2PRE </name>
//    <rw> 
//    <i> [Bits 29..27] RW (@ 0x40023808) MCO2 prescaler </i>
//    <edit> 
//      <loc> ( (unsigned char)((RCC_CFGR >> 27) & 0x7), ((RCC_CFGR = (RCC_CFGR & ~(0x7UL << 27 )) | ((unsigned long)(Gui_u8:GuiVal & 0x7) << 27 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: RCC_CFGR_MCO1PRE  ----------------------------------
// SVD Line: 8179

//  <item> SFDITEM_FIELD__RCC_CFGR_MCO1PRE
//    <name> MCO1PRE </name>
//    <rw> 
//    <i> [Bits 26..24] RW (@ 0x40023808) MCO1 prescaler </i>
//    <edit> 
//      <loc> ( (unsigned char)((RCC_CFGR >> 24) & 0x7), ((RCC_CFGR = (RCC_CFGR & ~(0x7UL << 24 )) | ((unsigned long)(Gui_u8:GuiVal & 0x7) << 24 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Field Item: RCC_CFGR_I2SSRC  ----------------------------------
// SVD Line: 8186

//  <item> SFDITEM_FIELD__RCC_CFGR_I2SSRC
//    <name> I2SSRC </name>
//    <rw> 
//    <i> [Bit 23] RW (@ 0x40023808) I2S clock selection </i>
//    <check> 
//      <loc> ( (unsigned int) RCC_CFGR ) </loc>
//      <o.23..23> I2SSRC
//    </check>
//  </item>
//  


// --------------------------------  Field Item: RCC_CFGR_MCO1  -----------------------------------
// SVD Line: 8193

//  <item> SFDITEM_FIELD__RCC_CFGR_MCO1
//    <name> MCO1 </name>
//    <rw> 
//    <i> [Bits 22..21] RW (@ 0x40023808) Microcontroller clock output  1 </i>
//    <edit> 
//      <loc> ( (unsigned char)((RCC_CFGR >> 21) & 0x3), ((RCC_CFGR = (RCC_CFGR & ~(0x3UL << 21 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 21 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Field Item: RCC_CFGR_RTCPRE  ----------------------------------
// SVD Line: 8201

//  <item> SFDITEM_FIELD__RCC_CFGR_RTCPRE
//    <name> RTCPRE </name>
//    <rw> 
//    <i> [Bits 20..16] RW (@ 0x40023808) HSE division factor for RTC  clock </i>
//    <edit> 
//      <loc> ( (unsigned char)((RCC_CFGR >> 16) & 0x1F), ((RCC_CFGR = (RCC_CFGR & ~(0x1FUL << 16 )) | ((unsigned long)(Gui_u8:GuiVal & 0x1F) << 16 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Field Item: RCC_CFGR_PPRE2  -----------------------------------
// SVD Line: 8209

//  <item> SFDITEM_FIELD__RCC_CFGR_PPRE2
//    <name> PPRE2 </name>
//    <rw> 
//    <i> [Bits 15..13] RW (@ 0x40023808) APB high-speed prescaler  (APB2) </i>
//    <edit> 
//      <loc> ( (unsigned char)((RCC_CFGR >> 13) & 0x7), ((RCC_CFGR = (RCC_CFGR & ~(0x7UL << 13 )) | ((unsigned long)(Gui_u8:GuiVal & 0x7) << 13 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Field Item: RCC_CFGR_PPRE1  -----------------------------------
// SVD Line: 8217

//  <item> SFDITEM_FIELD__RCC_CFGR_PPRE1
//    <name> PPRE1 </name>
//    <rw> 
//    <i> [Bits 12..10] RW (@ 0x40023808) APB Low speed prescaler  (APB1) </i>
//    <edit> 
//      <loc> ( (unsigned char)((RCC_CFGR >> 10) & 0x7), ((RCC_CFGR = (RCC_CFGR & ~(0x7UL << 10 )) | ((unsigned long)(Gui_u8:GuiVal & 0x7) << 10 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Field Item: RCC_CFGR_HPRE  -----------------------------------
// SVD Line: 8225

//  <item> SFDITEM_FIELD__RCC_CFGR_HPRE
//    <name> HPRE </name>
//    <rw> 
//    <i> [Bits 7..4] RW (@ 0x40023808) AHB prescaler </i>
//    <edit> 
//      <loc> ( (unsigned char)((RCC_CFGR >> 4) & 0xF), ((RCC_CFGR = (RCC_CFGR & ~(0xFUL << 4 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 4 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Field Item: RCC_CFGR_SWS1  -----------------------------------
// SVD Line: 8232

//  <item> SFDITEM_FIELD__RCC_CFGR_SWS1
//    <name> SWS1 </name>
//    <r> 
//    <i> [Bit 3] RO (@ 0x40023808) System clock switch status </i>
//    <check> 
//      <loc> ( (unsigned int) RCC_CFGR ) </loc>
//      <o.3..3> SWS1
//    </check>
//  </item>
//  


// --------------------------------  Field Item: RCC_CFGR_SWS0  -----------------------------------
// SVD Line: 8239

//  <item> SFDITEM_FIELD__RCC_CFGR_SWS0
//    <name> SWS0 </name>
//    <r> 
//    <i> [Bit 2] RO (@ 0x40023808) System clock switch status </i>
//    <check> 
//      <loc> ( (unsigned int) RCC_CFGR ) </loc>
//      <o.2..2> SWS0
//    </check>
//  </item>
//  


// --------------------------------  Field Item: RCC_CFGR_SW1  ------------------------------------
// SVD Line: 8246

//  <item> SFDITEM_FIELD__RCC_CFGR_SW1
//    <name> SW1 </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x40023808) System clock switch </i>
//    <check> 
//      <loc> ( (unsigned int) RCC_CFGR ) </loc>
//      <o.1..1> SW1
//    </check>
//  </item>
//  


// --------------------------------  Field Item: RCC_CFGR_SW0  ------------------------------------
// SVD Line: 8253

//  <item> SFDITEM_FIELD__RCC_CFGR_SW0
//    <name> SW0 </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40023808) System clock switch </i>
//    <check> 
//      <loc> ( (unsigned int) RCC_CFGR ) </loc>
//      <o.0..0> SW0
//    </check>
//  </item>
//  


// --------------------------------  Register RTree: RCC_CFGR  ------------------------------------
// SVD Line: 8156

//  <rtree> SFDITEM_REG__RCC_CFGR
//    <name> CFGR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40023808) clock configuration register </i>
//    <loc> ( (unsigned int)((RCC_CFGR >> 0) & 0xFFFFFFFF), ((RCC_CFGR = (RCC_CFGR & ~(0xFFFFFCF3UL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFCF3) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__RCC_CFGR_MCO2 </item>
//    <item> SFDITEM_FIELD__RCC_CFGR_MCO2PRE </item>
//    <item> SFDITEM_FIELD__RCC_CFGR_MCO1PRE </item>
//    <item> SFDITEM_FIELD__RCC_CFGR_I2SSRC </item>
//    <item> SFDITEM_FIELD__RCC_CFGR_MCO1 </item>
//    <item> SFDITEM_FIELD__RCC_CFGR_RTCPRE </item>
//    <item> SFDITEM_FIELD__RCC_CFGR_PPRE2 </item>
//    <item> SFDITEM_FIELD__RCC_CFGR_PPRE1 </item>
//    <item> SFDITEM_FIELD__RCC_CFGR_HPRE </item>
//    <item> SFDITEM_FIELD__RCC_CFGR_SWS1 </item>
//    <item> SFDITEM_FIELD__RCC_CFGR_SWS0 </item>
//    <item> SFDITEM_FIELD__RCC_CFGR_SW1 </item>
//    <item> SFDITEM_FIELD__RCC_CFGR_SW0 </item>
//  </rtree>
//  


// -----------------------------  Register Item Address: RCC_CIR  ---------------------------------
// SVD Line: 8262

unsigned int RCC_CIR __AT (0x4002380C);



// --------------------------------  Field Item: RCC_CIR_CSSC  ------------------------------------
// SVD Line: 8270

//  <item> SFDITEM_FIELD__RCC_CIR_CSSC
//    <name> CSSC </name>
//    <w> 
//    <i> [Bit 23] WO (@ 0x4002380C) Clock security system interrupt  clear </i>
//    <check> 
//      <loc> ( (unsigned int) RCC_CIR ) </loc>
//      <o.23..23> CSSC
//    </check>
//  </item>
//  


// -----------------------------  Field Item: RCC_CIR_PLLI2SRDYC  ---------------------------------
// SVD Line: 8278

//  <item> SFDITEM_FIELD__RCC_CIR_PLLI2SRDYC
//    <name> PLLI2SRDYC </name>
//    <w> 
//    <i> [Bit 21] WO (@ 0x4002380C) PLLI2S ready interrupt  clear </i>
//    <check> 
//      <loc> ( (unsigned int) RCC_CIR ) </loc>
//      <o.21..21> PLLI2SRDYC
//    </check>
//  </item>
//  


// -------------------------------  Field Item: RCC_CIR_PLLRDYC  ----------------------------------
// SVD Line: 8286

//  <item> SFDITEM_FIELD__RCC_CIR_PLLRDYC
//    <name> PLLRDYC </name>
//    <w> 
//    <i> [Bit 20] WO (@ 0x4002380C) Main PLL(PLL) ready interrupt  clear </i>
//    <check> 
//      <loc> ( (unsigned int) RCC_CIR ) </loc>
//      <o.20..20> PLLRDYC
//    </check>
//  </item>
//  


// -------------------------------  Field Item: RCC_CIR_HSERDYC  ----------------------------------
// SVD Line: 8294

//  <item> SFDITEM_FIELD__RCC_CIR_HSERDYC
//    <name> HSERDYC </name>
//    <w> 
//    <i> [Bit 19] WO (@ 0x4002380C) HSE ready interrupt clear </i>
//    <check> 
//      <loc> ( (unsigned int) RCC_CIR ) </loc>
//      <o.19..19> HSERDYC
//    </check>
//  </item>
//  


// -------------------------------  Field Item: RCC_CIR_HSIRDYC  ----------------------------------
// SVD Line: 8301

//  <item> SFDITEM_FIELD__RCC_CIR_HSIRDYC
//    <name> HSIRDYC </name>
//    <w> 
//    <i> [Bit 18] WO (@ 0x4002380C) HSI ready interrupt clear </i>
//    <check> 
//      <loc> ( (unsigned int) RCC_CIR ) </loc>
//      <o.18..18> HSIRDYC
//    </check>
//  </item>
//  


// -------------------------------  Field Item: RCC_CIR_LSERDYC  ----------------------------------
// SVD Line: 8308

//  <item> SFDITEM_FIELD__RCC_CIR_LSERDYC
//    <name> LSERDYC </name>
//    <w> 
//    <i> [Bit 17] WO (@ 0x4002380C) LSE ready interrupt clear </i>
//    <check> 
//      <loc> ( (unsigned int) RCC_CIR ) </loc>
//      <o.17..17> LSERDYC
//    </check>
//  </item>
//  


// -------------------------------  Field Item: RCC_CIR_LSIRDYC  ----------------------------------
// SVD Line: 8315

//  <item> SFDITEM_FIELD__RCC_CIR_LSIRDYC
//    <name> LSIRDYC </name>
//    <w> 
//    <i> [Bit 16] WO (@ 0x4002380C) LSI ready interrupt clear </i>
//    <check> 
//      <loc> ( (unsigned int) RCC_CIR ) </loc>
//      <o.16..16> LSIRDYC
//    </check>
//  </item>
//  


// -----------------------------  Field Item: RCC_CIR_PLLI2SRDYIE  --------------------------------
// SVD Line: 8322

//  <item> SFDITEM_FIELD__RCC_CIR_PLLI2SRDYIE
//    <name> PLLI2SRDYIE </name>
//    <rw> 
//    <i> [Bit 13] RW (@ 0x4002380C) PLLI2S ready interrupt  enable </i>
//    <check> 
//      <loc> ( (unsigned int) RCC_CIR ) </loc>
//      <o.13..13> PLLI2SRDYIE
//    </check>
//  </item>
//  


// ------------------------------  Field Item: RCC_CIR_PLLRDYIE  ----------------------------------
// SVD Line: 8330

//  <item> SFDITEM_FIELD__RCC_CIR_PLLRDYIE
//    <name> PLLRDYIE </name>
//    <rw> 
//    <i> [Bit 12] RW (@ 0x4002380C) Main PLL (PLL) ready interrupt  enable </i>
//    <check> 
//      <loc> ( (unsigned int) RCC_CIR ) </loc>
//      <o.12..12> PLLRDYIE
//    </check>
//  </item>
//  


// ------------------------------  Field Item: RCC_CIR_HSERDYIE  ----------------------------------
// SVD Line: 8338

//  <item> SFDITEM_FIELD__RCC_CIR_HSERDYIE
//    <name> HSERDYIE </name>
//    <rw> 
//    <i> [Bit 11] RW (@ 0x4002380C) HSE ready interrupt enable </i>
//    <check> 
//      <loc> ( (unsigned int) RCC_CIR ) </loc>
//      <o.11..11> HSERDYIE
//    </check>
//  </item>
//  


// ------------------------------  Field Item: RCC_CIR_HSIRDYIE  ----------------------------------
// SVD Line: 8345

//  <item> SFDITEM_FIELD__RCC_CIR_HSIRDYIE
//    <name> HSIRDYIE </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x4002380C) HSI ready interrupt enable </i>
//    <check> 
//      <loc> ( (unsigned int) RCC_CIR ) </loc>
//      <o.10..10> HSIRDYIE
//    </check>
//  </item>
//  


// ------------------------------  Field Item: RCC_CIR_LSERDYIE  ----------------------------------
// SVD Line: 8352

//  <item> SFDITEM_FIELD__RCC_CIR_LSERDYIE
//    <name> LSERDYIE </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x4002380C) LSE ready interrupt enable </i>
//    <check> 
//      <loc> ( (unsigned int) RCC_CIR ) </loc>
//      <o.9..9> LSERDYIE
//    </check>
//  </item>
//  


// ------------------------------  Field Item: RCC_CIR_LSIRDYIE  ----------------------------------
// SVD Line: 8359

//  <item> SFDITEM_FIELD__RCC_CIR_LSIRDYIE
//    <name> LSIRDYIE </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x4002380C) LSI ready interrupt enable </i>
//    <check> 
//      <loc> ( (unsigned int) RCC_CIR ) </loc>
//      <o.8..8> LSIRDYIE
//    </check>
//  </item>
//  


// --------------------------------  Field Item: RCC_CIR_CSSF  ------------------------------------
// SVD Line: 8366

//  <item> SFDITEM_FIELD__RCC_CIR_CSSF
//    <name> CSSF </name>
//    <r> 
//    <i> [Bit 7] RO (@ 0x4002380C) Clock security system interrupt  flag </i>
//    <check> 
//      <loc> ( (unsigned int) RCC_CIR ) </loc>
//      <o.7..7> CSSF
//    </check>
//  </item>
//  


// -----------------------------  Field Item: RCC_CIR_PLLI2SRDYF  ---------------------------------
// SVD Line: 8374

//  <item> SFDITEM_FIELD__RCC_CIR_PLLI2SRDYF
//    <name> PLLI2SRDYF </name>
//    <r> 
//    <i> [Bit 5] RO (@ 0x4002380C) PLLI2S ready interrupt  flag </i>
//    <check> 
//      <loc> ( (unsigned int) RCC_CIR ) </loc>
//      <o.5..5> PLLI2SRDYF
//    </check>
//  </item>
//  


// -------------------------------  Field Item: RCC_CIR_PLLRDYF  ----------------------------------
// SVD Line: 8382

//  <item> SFDITEM_FIELD__RCC_CIR_PLLRDYF
//    <name> PLLRDYF </name>
//    <r> 
//    <i> [Bit 4] RO (@ 0x4002380C) Main PLL (PLL) ready interrupt  flag </i>
//    <check> 
//      <loc> ( (unsigned int) RCC_CIR ) </loc>
//      <o.4..4> PLLRDYF
//    </check>
//  </item>
//  


// -------------------------------  Field Item: RCC_CIR_HSERDYF  ----------------------------------
// SVD Line: 8390

//  <item> SFDITEM_FIELD__RCC_CIR_HSERDYF
//    <name> HSERDYF </name>
//    <r> 
//    <i> [Bit 3] RO (@ 0x4002380C) HSE ready interrupt flag </i>
//    <check> 
//      <loc> ( (unsigned int) RCC_CIR ) </loc>
//      <o.3..3> HSERDYF
//    </check>
//  </item>
//  


// -------------------------------  Field Item: RCC_CIR_HSIRDYF  ----------------------------------
// SVD Line: 8397

//  <item> SFDITEM_FIELD__RCC_CIR_HSIRDYF
//    <name> HSIRDYF </name>
//    <r> 
//    <i> [Bit 2] RO (@ 0x4002380C) HSI ready interrupt flag </i>
//    <check> 
//      <loc> ( (unsigned int) RCC_CIR ) </loc>
//      <o.2..2> HSIRDYF
//    </check>
//  </item>
//  


// -------------------------------  Field Item: RCC_CIR_LSERDYF  ----------------------------------
// SVD Line: 8404

//  <item> SFDITEM_FIELD__RCC_CIR_LSERDYF
//    <name> LSERDYF </name>
//    <r> 
//    <i> [Bit 1] RO (@ 0x4002380C) LSE ready interrupt flag </i>
//    <check> 
//      <loc> ( (unsigned int) RCC_CIR ) </loc>
//      <o.1..1> LSERDYF
//    </check>
//  </item>
//  


// -------------------------------  Field Item: RCC_CIR_LSIRDYF  ----------------------------------
// SVD Line: 8411

//  <item> SFDITEM_FIELD__RCC_CIR_LSIRDYF
//    <name> LSIRDYF </name>
//    <r> 
//    <i> [Bit 0] RO (@ 0x4002380C) LSI ready interrupt flag </i>
//    <check> 
//      <loc> ( (unsigned int) RCC_CIR ) </loc>
//      <o.0..0> LSIRDYF
//    </check>
//  </item>
//  


// ---------------------------------  Register RTree: RCC_CIR  ------------------------------------
// SVD Line: 8262

//  <rtree> SFDITEM_REG__RCC_CIR
//    <name> CIR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4002380C) clock interrupt register </i>
//    <loc> ( (unsigned int)((RCC_CIR >> 0) & 0xFFFFFFFF), ((RCC_CIR = (RCC_CIR & ~(0xBF3F00UL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xBF3F00) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__RCC_CIR_CSSC </item>
//    <item> SFDITEM_FIELD__RCC_CIR_PLLI2SRDYC </item>
//    <item> SFDITEM_FIELD__RCC_CIR_PLLRDYC </item>
//    <item> SFDITEM_FIELD__RCC_CIR_HSERDYC </item>
//    <item> SFDITEM_FIELD__RCC_CIR_HSIRDYC </item>
//    <item> SFDITEM_FIELD__RCC_CIR_LSERDYC </item>
//    <item> SFDITEM_FIELD__RCC_CIR_LSIRDYC </item>
//    <item> SFDITEM_FIELD__RCC_CIR_PLLI2SRDYIE </item>
//    <item> SFDITEM_FIELD__RCC_CIR_PLLRDYIE </item>
//    <item> SFDITEM_FIELD__RCC_CIR_HSERDYIE </item>
//    <item> SFDITEM_FIELD__RCC_CIR_HSIRDYIE </item>
//    <item> SFDITEM_FIELD__RCC_CIR_LSERDYIE </item>
//    <item> SFDITEM_FIELD__RCC_CIR_LSIRDYIE </item>
//    <item> SFDITEM_FIELD__RCC_CIR_CSSF </item>
//    <item> SFDITEM_FIELD__RCC_CIR_PLLI2SRDYF </item>
//    <item> SFDITEM_FIELD__RCC_CIR_PLLRDYF </item>
//    <item> SFDITEM_FIELD__RCC_CIR_HSERDYF </item>
//    <item> SFDITEM_FIELD__RCC_CIR_HSIRDYF </item>
//    <item> SFDITEM_FIELD__RCC_CIR_LSERDYF </item>
//    <item> SFDITEM_FIELD__RCC_CIR_LSIRDYF </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: RCC_AHB1RSTR  ------------------------------
// SVD Line: 8420

unsigned int RCC_AHB1RSTR __AT (0x40023810);



// ----------------------------  Field Item: RCC_AHB1RSTR_DMA2RST  --------------------------------
// SVD Line: 8429

//  <item> SFDITEM_FIELD__RCC_AHB1RSTR_DMA2RST
//    <name> DMA2RST </name>
//    <rw> 
//    <i> [Bit 22] RW (@ 0x40023810) DMA2 reset </i>
//    <check> 
//      <loc> ( (unsigned int) RCC_AHB1RSTR ) </loc>
//      <o.22..22> DMA2RST
//    </check>
//  </item>
//  


// ----------------------------  Field Item: RCC_AHB1RSTR_DMA1RST  --------------------------------
// SVD Line: 8435

//  <item> SFDITEM_FIELD__RCC_AHB1RSTR_DMA1RST
//    <name> DMA1RST </name>
//    <rw> 
//    <i> [Bit 21] RW (@ 0x40023810) DMA2 reset </i>
//    <check> 
//      <loc> ( (unsigned int) RCC_AHB1RSTR ) </loc>
//      <o.21..21> DMA1RST
//    </check>
//  </item>
//  


// -----------------------------  Field Item: RCC_AHB1RSTR_CRCRST  --------------------------------
// SVD Line: 8441

//  <item> SFDITEM_FIELD__RCC_AHB1RSTR_CRCRST
//    <name> CRCRST </name>
//    <rw> 
//    <i> [Bit 12] RW (@ 0x40023810) CRC reset </i>
//    <check> 
//      <loc> ( (unsigned int) RCC_AHB1RSTR ) </loc>
//      <o.12..12> CRCRST
//    </check>
//  </item>
//  


// ----------------------------  Field Item: RCC_AHB1RSTR_GPIOHRST  -------------------------------
// SVD Line: 8447

//  <item> SFDITEM_FIELD__RCC_AHB1RSTR_GPIOHRST
//    <name> GPIOHRST </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x40023810) IO port H reset </i>
//    <check> 
//      <loc> ( (unsigned int) RCC_AHB1RSTR ) </loc>
//      <o.7..7> GPIOHRST
//    </check>
//  </item>
//  


// ----------------------------  Field Item: RCC_AHB1RSTR_GPIOERST  -------------------------------
// SVD Line: 8453

//  <item> SFDITEM_FIELD__RCC_AHB1RSTR_GPIOERST
//    <name> GPIOERST </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x40023810) IO port E reset </i>
//    <check> 
//      <loc> ( (unsigned int) RCC_AHB1RSTR ) </loc>
//      <o.4..4> GPIOERST
//    </check>
//  </item>
//  


// ----------------------------  Field Item: RCC_AHB1RSTR_GPIODRST  -------------------------------
// SVD Line: 8459

//  <item> SFDITEM_FIELD__RCC_AHB1RSTR_GPIODRST
//    <name> GPIODRST </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x40023810) IO port D reset </i>
//    <check> 
//      <loc> ( (unsigned int) RCC_AHB1RSTR ) </loc>
//      <o.3..3> GPIODRST
//    </check>
//  </item>
//  


// ----------------------------  Field Item: RCC_AHB1RSTR_GPIOCRST  -------------------------------
// SVD Line: 8465

//  <item> SFDITEM_FIELD__RCC_AHB1RSTR_GPIOCRST
//    <name> GPIOCRST </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x40023810) IO port C reset </i>
//    <check> 
//      <loc> ( (unsigned int) RCC_AHB1RSTR ) </loc>
//      <o.2..2> GPIOCRST
//    </check>
//  </item>
//  


// ----------------------------  Field Item: RCC_AHB1RSTR_GPIOBRST  -------------------------------
// SVD Line: 8471

//  <item> SFDITEM_FIELD__RCC_AHB1RSTR_GPIOBRST
//    <name> GPIOBRST </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x40023810) IO port B reset </i>
//    <check> 
//      <loc> ( (unsigned int) RCC_AHB1RSTR ) </loc>
//      <o.1..1> GPIOBRST
//    </check>
//  </item>
//  


// ----------------------------  Field Item: RCC_AHB1RSTR_GPIOARST  -------------------------------
// SVD Line: 8477

//  <item> SFDITEM_FIELD__RCC_AHB1RSTR_GPIOARST
//    <name> GPIOARST </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40023810) IO port A reset </i>
//    <check> 
//      <loc> ( (unsigned int) RCC_AHB1RSTR ) </loc>
//      <o.0..0> GPIOARST
//    </check>
//  </item>
//  


// ------------------------------  Register RTree: RCC_AHB1RSTR  ----------------------------------
// SVD Line: 8420

//  <rtree> SFDITEM_REG__RCC_AHB1RSTR
//    <name> AHB1RSTR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40023810) AHB1 peripheral reset register </i>
//    <loc> ( (unsigned int)((RCC_AHB1RSTR >> 0) & 0xFFFFFFFF), ((RCC_AHB1RSTR = (RCC_AHB1RSTR & ~(0x60109FUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x60109F) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__RCC_AHB1RSTR_DMA2RST </item>
//    <item> SFDITEM_FIELD__RCC_AHB1RSTR_DMA1RST </item>
//    <item> SFDITEM_FIELD__RCC_AHB1RSTR_CRCRST </item>
//    <item> SFDITEM_FIELD__RCC_AHB1RSTR_GPIOHRST </item>
//    <item> SFDITEM_FIELD__RCC_AHB1RSTR_GPIOERST </item>
//    <item> SFDITEM_FIELD__RCC_AHB1RSTR_GPIODRST </item>
//    <item> SFDITEM_FIELD__RCC_AHB1RSTR_GPIOCRST </item>
//    <item> SFDITEM_FIELD__RCC_AHB1RSTR_GPIOBRST </item>
//    <item> SFDITEM_FIELD__RCC_AHB1RSTR_GPIOARST </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: RCC_AHB2RSTR  ------------------------------
// SVD Line: 8485

unsigned int RCC_AHB2RSTR __AT (0x40023814);



// ----------------------------  Field Item: RCC_AHB2RSTR_OTGFSRST  -------------------------------
// SVD Line: 8494

//  <item> SFDITEM_FIELD__RCC_AHB2RSTR_OTGFSRST
//    <name> OTGFSRST </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x40023814) USB OTG FS module reset </i>
//    <check> 
//      <loc> ( (unsigned int) RCC_AHB2RSTR ) </loc>
//      <o.7..7> OTGFSRST
//    </check>
//  </item>
//  


// ------------------------------  Register RTree: RCC_AHB2RSTR  ----------------------------------
// SVD Line: 8485

//  <rtree> SFDITEM_REG__RCC_AHB2RSTR
//    <name> AHB2RSTR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40023814) AHB2 peripheral reset register </i>
//    <loc> ( (unsigned int)((RCC_AHB2RSTR >> 0) & 0xFFFFFFFF), ((RCC_AHB2RSTR = (RCC_AHB2RSTR & ~(0x80UL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x80) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__RCC_AHB2RSTR_OTGFSRST </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: RCC_APB1RSTR  ------------------------------
// SVD Line: 8502

unsigned int RCC_APB1RSTR __AT (0x40023820);



// -----------------------------  Field Item: RCC_APB1RSTR_PWRRST  --------------------------------
// SVD Line: 8511

//  <item> SFDITEM_FIELD__RCC_APB1RSTR_PWRRST
//    <name> PWRRST </name>
//    <rw> 
//    <i> [Bit 28] RW (@ 0x40023820) Power interface reset </i>
//    <check> 
//      <loc> ( (unsigned int) RCC_APB1RSTR ) </loc>
//      <o.28..28> PWRRST
//    </check>
//  </item>
//  


// ----------------------------  Field Item: RCC_APB1RSTR_I2C3RST  --------------------------------
// SVD Line: 8517

//  <item> SFDITEM_FIELD__RCC_APB1RSTR_I2C3RST
//    <name> I2C3RST </name>
//    <rw> 
//    <i> [Bit 23] RW (@ 0x40023820) I2C3 reset </i>
//    <check> 
//      <loc> ( (unsigned int) RCC_APB1RSTR ) </loc>
//      <o.23..23> I2C3RST
//    </check>
//  </item>
//  


// ----------------------------  Field Item: RCC_APB1RSTR_I2C2RST  --------------------------------
// SVD Line: 8523

//  <item> SFDITEM_FIELD__RCC_APB1RSTR_I2C2RST
//    <name> I2C2RST </name>
//    <rw> 
//    <i> [Bit 22] RW (@ 0x40023820) I2C 2 reset </i>
//    <check> 
//      <loc> ( (unsigned int) RCC_APB1RSTR ) </loc>
//      <o.22..22> I2C2RST
//    </check>
//  </item>
//  


// ----------------------------  Field Item: RCC_APB1RSTR_I2C1RST  --------------------------------
// SVD Line: 8529

//  <item> SFDITEM_FIELD__RCC_APB1RSTR_I2C1RST
//    <name> I2C1RST </name>
//    <rw> 
//    <i> [Bit 21] RW (@ 0x40023820) I2C 1 reset </i>
//    <check> 
//      <loc> ( (unsigned int) RCC_APB1RSTR ) </loc>
//      <o.21..21> I2C1RST
//    </check>
//  </item>
//  


// ----------------------------  Field Item: RCC_APB1RSTR_UART2RST  -------------------------------
// SVD Line: 8535

//  <item> SFDITEM_FIELD__RCC_APB1RSTR_UART2RST
//    <name> UART2RST </name>
//    <rw> 
//    <i> [Bit 17] RW (@ 0x40023820) USART 2 reset </i>
//    <check> 
//      <loc> ( (unsigned int) RCC_APB1RSTR ) </loc>
//      <o.17..17> UART2RST
//    </check>
//  </item>
//  


// ----------------------------  Field Item: RCC_APB1RSTR_SPI3RST  --------------------------------
// SVD Line: 8541

//  <item> SFDITEM_FIELD__RCC_APB1RSTR_SPI3RST
//    <name> SPI3RST </name>
//    <rw> 
//    <i> [Bit 15] RW (@ 0x40023820) SPI 3 reset </i>
//    <check> 
//      <loc> ( (unsigned int) RCC_APB1RSTR ) </loc>
//      <o.15..15> SPI3RST
//    </check>
//  </item>
//  


// ----------------------------  Field Item: RCC_APB1RSTR_SPI2RST  --------------------------------
// SVD Line: 8547

//  <item> SFDITEM_FIELD__RCC_APB1RSTR_SPI2RST
//    <name> SPI2RST </name>
//    <rw> 
//    <i> [Bit 14] RW (@ 0x40023820) SPI 2 reset </i>
//    <check> 
//      <loc> ( (unsigned int) RCC_APB1RSTR ) </loc>
//      <o.14..14> SPI2RST
//    </check>
//  </item>
//  


// ----------------------------  Field Item: RCC_APB1RSTR_WWDGRST  --------------------------------
// SVD Line: 8553

//  <item> SFDITEM_FIELD__RCC_APB1RSTR_WWDGRST
//    <name> WWDGRST </name>
//    <rw> 
//    <i> [Bit 11] RW (@ 0x40023820) Window watchdog reset </i>
//    <check> 
//      <loc> ( (unsigned int) RCC_APB1RSTR ) </loc>
//      <o.11..11> WWDGRST
//    </check>
//  </item>
//  


// ----------------------------  Field Item: RCC_APB1RSTR_TIM5RST  --------------------------------
// SVD Line: 8559

//  <item> SFDITEM_FIELD__RCC_APB1RSTR_TIM5RST
//    <name> TIM5RST </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x40023820) TIM5 reset </i>
//    <check> 
//      <loc> ( (unsigned int) RCC_APB1RSTR ) </loc>
//      <o.3..3> TIM5RST
//    </check>
//  </item>
//  


// ----------------------------  Field Item: RCC_APB1RSTR_TIM4RST  --------------------------------
// SVD Line: 8565

//  <item> SFDITEM_FIELD__RCC_APB1RSTR_TIM4RST
//    <name> TIM4RST </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x40023820) TIM4 reset </i>
//    <check> 
//      <loc> ( (unsigned int) RCC_APB1RSTR ) </loc>
//      <o.2..2> TIM4RST
//    </check>
//  </item>
//  


// ----------------------------  Field Item: RCC_APB1RSTR_TIM3RST  --------------------------------
// SVD Line: 8571

//  <item> SFDITEM_FIELD__RCC_APB1RSTR_TIM3RST
//    <name> TIM3RST </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x40023820) TIM3 reset </i>
//    <check> 
//      <loc> ( (unsigned int) RCC_APB1RSTR ) </loc>
//      <o.1..1> TIM3RST
//    </check>
//  </item>
//  


// ----------------------------  Field Item: RCC_APB1RSTR_TIM2RST  --------------------------------
// SVD Line: 8577

//  <item> SFDITEM_FIELD__RCC_APB1RSTR_TIM2RST
//    <name> TIM2RST </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40023820) TIM2 reset </i>
//    <check> 
//      <loc> ( (unsigned int) RCC_APB1RSTR ) </loc>
//      <o.0..0> TIM2RST
//    </check>
//  </item>
//  


// ------------------------------  Register RTree: RCC_APB1RSTR  ----------------------------------
// SVD Line: 8502

//  <rtree> SFDITEM_REG__RCC_APB1RSTR
//    <name> APB1RSTR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40023820) APB1 peripheral reset register </i>
//    <loc> ( (unsigned int)((RCC_APB1RSTR >> 0) & 0xFFFFFFFF), ((RCC_APB1RSTR = (RCC_APB1RSTR & ~(0x10E2C80FUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x10E2C80F) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__RCC_APB1RSTR_PWRRST </item>
//    <item> SFDITEM_FIELD__RCC_APB1RSTR_I2C3RST </item>
//    <item> SFDITEM_FIELD__RCC_APB1RSTR_I2C2RST </item>
//    <item> SFDITEM_FIELD__RCC_APB1RSTR_I2C1RST </item>
//    <item> SFDITEM_FIELD__RCC_APB1RSTR_UART2RST </item>
//    <item> SFDITEM_FIELD__RCC_APB1RSTR_SPI3RST </item>
//    <item> SFDITEM_FIELD__RCC_APB1RSTR_SPI2RST </item>
//    <item> SFDITEM_FIELD__RCC_APB1RSTR_WWDGRST </item>
//    <item> SFDITEM_FIELD__RCC_APB1RSTR_TIM5RST </item>
//    <item> SFDITEM_FIELD__RCC_APB1RSTR_TIM4RST </item>
//    <item> SFDITEM_FIELD__RCC_APB1RSTR_TIM3RST </item>
//    <item> SFDITEM_FIELD__RCC_APB1RSTR_TIM2RST </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: RCC_APB2RSTR  ------------------------------
// SVD Line: 8585

unsigned int RCC_APB2RSTR __AT (0x40023824);



// ----------------------------  Field Item: RCC_APB2RSTR_TIM11RST  -------------------------------
// SVD Line: 8594

//  <item> SFDITEM_FIELD__RCC_APB2RSTR_TIM11RST
//    <name> TIM11RST </name>
//    <rw> 
//    <i> [Bit 18] RW (@ 0x40023824) TIM11 reset </i>
//    <check> 
//      <loc> ( (unsigned int) RCC_APB2RSTR ) </loc>
//      <o.18..18> TIM11RST
//    </check>
//  </item>
//  


// ----------------------------  Field Item: RCC_APB2RSTR_TIM10RST  -------------------------------
// SVD Line: 8600

//  <item> SFDITEM_FIELD__RCC_APB2RSTR_TIM10RST
//    <name> TIM10RST </name>
//    <rw> 
//    <i> [Bit 17] RW (@ 0x40023824) TIM10 reset </i>
//    <check> 
//      <loc> ( (unsigned int) RCC_APB2RSTR ) </loc>
//      <o.17..17> TIM10RST
//    </check>
//  </item>
//  


// ----------------------------  Field Item: RCC_APB2RSTR_TIM9RST  --------------------------------
// SVD Line: 8606

//  <item> SFDITEM_FIELD__RCC_APB2RSTR_TIM9RST
//    <name> TIM9RST </name>
//    <rw> 
//    <i> [Bit 16] RW (@ 0x40023824) TIM9 reset </i>
//    <check> 
//      <loc> ( (unsigned int) RCC_APB2RSTR ) </loc>
//      <o.16..16> TIM9RST
//    </check>
//  </item>
//  


// ---------------------------  Field Item: RCC_APB2RSTR_SYSCFGRST  -------------------------------
// SVD Line: 8612

//  <item> SFDITEM_FIELD__RCC_APB2RSTR_SYSCFGRST
//    <name> SYSCFGRST </name>
//    <rw> 
//    <i> [Bit 14] RW (@ 0x40023824) System configuration controller  reset </i>
//    <check> 
//      <loc> ( (unsigned int) RCC_APB2RSTR ) </loc>
//      <o.14..14> SYSCFGRST
//    </check>
//  </item>
//  


// ----------------------------  Field Item: RCC_APB2RSTR_SPI1RST  --------------------------------
// SVD Line: 8619

//  <item> SFDITEM_FIELD__RCC_APB2RSTR_SPI1RST
//    <name> SPI1RST </name>
//    <rw> 
//    <i> [Bit 12] RW (@ 0x40023824) SPI 1 reset </i>
//    <check> 
//      <loc> ( (unsigned int) RCC_APB2RSTR ) </loc>
//      <o.12..12> SPI1RST
//    </check>
//  </item>
//  


// ----------------------------  Field Item: RCC_APB2RSTR_SDIORST  --------------------------------
// SVD Line: 8625

//  <item> SFDITEM_FIELD__RCC_APB2RSTR_SDIORST
//    <name> SDIORST </name>
//    <rw> 
//    <i> [Bit 11] RW (@ 0x40023824) SDIO reset </i>
//    <check> 
//      <loc> ( (unsigned int) RCC_APB2RSTR ) </loc>
//      <o.11..11> SDIORST
//    </check>
//  </item>
//  


// -----------------------------  Field Item: RCC_APB2RSTR_ADCRST  --------------------------------
// SVD Line: 8631

//  <item> SFDITEM_FIELD__RCC_APB2RSTR_ADCRST
//    <name> ADCRST </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x40023824) ADC interface reset (common to all  ADCs) </i>
//    <check> 
//      <loc> ( (unsigned int) RCC_APB2RSTR ) </loc>
//      <o.8..8> ADCRST
//    </check>
//  </item>
//  


// ---------------------------  Field Item: RCC_APB2RSTR_USART6RST  -------------------------------
// SVD Line: 8638

//  <item> SFDITEM_FIELD__RCC_APB2RSTR_USART6RST
//    <name> USART6RST </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x40023824) USART6 reset </i>
//    <check> 
//      <loc> ( (unsigned int) RCC_APB2RSTR ) </loc>
//      <o.5..5> USART6RST
//    </check>
//  </item>
//  


// ---------------------------  Field Item: RCC_APB2RSTR_USART1RST  -------------------------------
// SVD Line: 8644

//  <item> SFDITEM_FIELD__RCC_APB2RSTR_USART1RST
//    <name> USART1RST </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x40023824) USART1 reset </i>
//    <check> 
//      <loc> ( (unsigned int) RCC_APB2RSTR ) </loc>
//      <o.4..4> USART1RST
//    </check>
//  </item>
//  


// ----------------------------  Field Item: RCC_APB2RSTR_TIM1RST  --------------------------------
// SVD Line: 8650

//  <item> SFDITEM_FIELD__RCC_APB2RSTR_TIM1RST
//    <name> TIM1RST </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40023824) TIM1 reset </i>
//    <check> 
//      <loc> ( (unsigned int) RCC_APB2RSTR ) </loc>
//      <o.0..0> TIM1RST
//    </check>
//  </item>
//  


// ------------------------------  Register RTree: RCC_APB2RSTR  ----------------------------------
// SVD Line: 8585

//  <rtree> SFDITEM_REG__RCC_APB2RSTR
//    <name> APB2RSTR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40023824) APB2 peripheral reset register </i>
//    <loc> ( (unsigned int)((RCC_APB2RSTR >> 0) & 0xFFFFFFFF), ((RCC_APB2RSTR = (RCC_APB2RSTR & ~(0x75931UL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x75931) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__RCC_APB2RSTR_TIM11RST </item>
//    <item> SFDITEM_FIELD__RCC_APB2RSTR_TIM10RST </item>
//    <item> SFDITEM_FIELD__RCC_APB2RSTR_TIM9RST </item>
//    <item> SFDITEM_FIELD__RCC_APB2RSTR_SYSCFGRST </item>
//    <item> SFDITEM_FIELD__RCC_APB2RSTR_SPI1RST </item>
//    <item> SFDITEM_FIELD__RCC_APB2RSTR_SDIORST </item>
//    <item> SFDITEM_FIELD__RCC_APB2RSTR_ADCRST </item>
//    <item> SFDITEM_FIELD__RCC_APB2RSTR_USART6RST </item>
//    <item> SFDITEM_FIELD__RCC_APB2RSTR_USART1RST </item>
//    <item> SFDITEM_FIELD__RCC_APB2RSTR_TIM1RST </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: RCC_AHB1ENR  -------------------------------
// SVD Line: 8658

unsigned int RCC_AHB1ENR __AT (0x40023830);



// -----------------------------  Field Item: RCC_AHB1ENR_DMA2EN  ---------------------------------
// SVD Line: 8667

//  <item> SFDITEM_FIELD__RCC_AHB1ENR_DMA2EN
//    <name> DMA2EN </name>
//    <rw> 
//    <i> [Bit 22] RW (@ 0x40023830) DMA2 clock enable </i>
//    <check> 
//      <loc> ( (unsigned int) RCC_AHB1ENR ) </loc>
//      <o.22..22> DMA2EN
//    </check>
//  </item>
//  


// -----------------------------  Field Item: RCC_AHB1ENR_DMA1EN  ---------------------------------
// SVD Line: 8673

//  <item> SFDITEM_FIELD__RCC_AHB1ENR_DMA1EN
//    <name> DMA1EN </name>
//    <rw> 
//    <i> [Bit 21] RW (@ 0x40023830) DMA1 clock enable </i>
//    <check> 
//      <loc> ( (unsigned int) RCC_AHB1ENR ) </loc>
//      <o.21..21> DMA1EN
//    </check>
//  </item>
//  


// ------------------------------  Field Item: RCC_AHB1ENR_CRCEN  ---------------------------------
// SVD Line: 8679

//  <item> SFDITEM_FIELD__RCC_AHB1ENR_CRCEN
//    <name> CRCEN </name>
//    <rw> 
//    <i> [Bit 12] RW (@ 0x40023830) CRC clock enable </i>
//    <check> 
//      <loc> ( (unsigned int) RCC_AHB1ENR ) </loc>
//      <o.12..12> CRCEN
//    </check>
//  </item>
//  


// -----------------------------  Field Item: RCC_AHB1ENR_GPIOHEN  --------------------------------
// SVD Line: 8685

//  <item> SFDITEM_FIELD__RCC_AHB1ENR_GPIOHEN
//    <name> GPIOHEN </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x40023830) IO port H clock enable </i>
//    <check> 
//      <loc> ( (unsigned int) RCC_AHB1ENR ) </loc>
//      <o.7..7> GPIOHEN
//    </check>
//  </item>
//  


// -----------------------------  Field Item: RCC_AHB1ENR_GPIOEEN  --------------------------------
// SVD Line: 8691

//  <item> SFDITEM_FIELD__RCC_AHB1ENR_GPIOEEN
//    <name> GPIOEEN </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x40023830) IO port E clock enable </i>
//    <check> 
//      <loc> ( (unsigned int) RCC_AHB1ENR ) </loc>
//      <o.4..4> GPIOEEN
//    </check>
//  </item>
//  


// -----------------------------  Field Item: RCC_AHB1ENR_GPIODEN  --------------------------------
// SVD Line: 8697

//  <item> SFDITEM_FIELD__RCC_AHB1ENR_GPIODEN
//    <name> GPIODEN </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x40023830) IO port D clock enable </i>
//    <check> 
//      <loc> ( (unsigned int) RCC_AHB1ENR ) </loc>
//      <o.3..3> GPIODEN
//    </check>
//  </item>
//  


// -----------------------------  Field Item: RCC_AHB1ENR_GPIOCEN  --------------------------------
// SVD Line: 8703

//  <item> SFDITEM_FIELD__RCC_AHB1ENR_GPIOCEN
//    <name> GPIOCEN </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x40023830) IO port C clock enable </i>
//    <check> 
//      <loc> ( (unsigned int) RCC_AHB1ENR ) </loc>
//      <o.2..2> GPIOCEN
//    </check>
//  </item>
//  


// -----------------------------  Field Item: RCC_AHB1ENR_GPIOBEN  --------------------------------
// SVD Line: 8709

//  <item> SFDITEM_FIELD__RCC_AHB1ENR_GPIOBEN
//    <name> GPIOBEN </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x40023830) IO port B clock enable </i>
//    <check> 
//      <loc> ( (unsigned int) RCC_AHB1ENR ) </loc>
//      <o.1..1> GPIOBEN
//    </check>
//  </item>
//  


// -----------------------------  Field Item: RCC_AHB1ENR_GPIOAEN  --------------------------------
// SVD Line: 8715

//  <item> SFDITEM_FIELD__RCC_AHB1ENR_GPIOAEN
//    <name> GPIOAEN </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40023830) IO port A clock enable </i>
//    <check> 
//      <loc> ( (unsigned int) RCC_AHB1ENR ) </loc>
//      <o.0..0> GPIOAEN
//    </check>
//  </item>
//  


// -------------------------------  Register RTree: RCC_AHB1ENR  ----------------------------------
// SVD Line: 8658

//  <rtree> SFDITEM_REG__RCC_AHB1ENR
//    <name> AHB1ENR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40023830) AHB1 peripheral clock register </i>
//    <loc> ( (unsigned int)((RCC_AHB1ENR >> 0) & 0xFFFFFFFF), ((RCC_AHB1ENR = (RCC_AHB1ENR & ~(0x60109FUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x60109F) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__RCC_AHB1ENR_DMA2EN </item>
//    <item> SFDITEM_FIELD__RCC_AHB1ENR_DMA1EN </item>
//    <item> SFDITEM_FIELD__RCC_AHB1ENR_CRCEN </item>
//    <item> SFDITEM_FIELD__RCC_AHB1ENR_GPIOHEN </item>
//    <item> SFDITEM_FIELD__RCC_AHB1ENR_GPIOEEN </item>
//    <item> SFDITEM_FIELD__RCC_AHB1ENR_GPIODEN </item>
//    <item> SFDITEM_FIELD__RCC_AHB1ENR_GPIOCEN </item>
//    <item> SFDITEM_FIELD__RCC_AHB1ENR_GPIOBEN </item>
//    <item> SFDITEM_FIELD__RCC_AHB1ENR_GPIOAEN </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: RCC_AHB2ENR  -------------------------------
// SVD Line: 8723

unsigned int RCC_AHB2ENR __AT (0x40023834);



// -----------------------------  Field Item: RCC_AHB2ENR_OTGFSEN  --------------------------------
// SVD Line: 8733

//  <item> SFDITEM_FIELD__RCC_AHB2ENR_OTGFSEN
//    <name> OTGFSEN </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x40023834) USB OTG FS clock enable </i>
//    <check> 
//      <loc> ( (unsigned int) RCC_AHB2ENR ) </loc>
//      <o.7..7> OTGFSEN
//    </check>
//  </item>
//  


// -------------------------------  Register RTree: RCC_AHB2ENR  ----------------------------------
// SVD Line: 8723

//  <rtree> SFDITEM_REG__RCC_AHB2ENR
//    <name> AHB2ENR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40023834) AHB2 peripheral clock enable  register </i>
//    <loc> ( (unsigned int)((RCC_AHB2ENR >> 0) & 0xFFFFFFFF), ((RCC_AHB2ENR = (RCC_AHB2ENR & ~(0x80UL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x80) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__RCC_AHB2ENR_OTGFSEN </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: RCC_APB1ENR  -------------------------------
// SVD Line: 8741

unsigned int RCC_APB1ENR __AT (0x40023840);



// ------------------------------  Field Item: RCC_APB1ENR_PWREN  ---------------------------------
// SVD Line: 8751

//  <item> SFDITEM_FIELD__RCC_APB1ENR_PWREN
//    <name> PWREN </name>
//    <rw> 
//    <i> [Bit 28] RW (@ 0x40023840) Power interface clock  enable </i>
//    <check> 
//      <loc> ( (unsigned int) RCC_APB1ENR ) </loc>
//      <o.28..28> PWREN
//    </check>
//  </item>
//  


// -----------------------------  Field Item: RCC_APB1ENR_I2C3EN  ---------------------------------
// SVD Line: 8758

//  <item> SFDITEM_FIELD__RCC_APB1ENR_I2C3EN
//    <name> I2C3EN </name>
//    <rw> 
//    <i> [Bit 23] RW (@ 0x40023840) I2C3 clock enable </i>
//    <check> 
//      <loc> ( (unsigned int) RCC_APB1ENR ) </loc>
//      <o.23..23> I2C3EN
//    </check>
//  </item>
//  


// -----------------------------  Field Item: RCC_APB1ENR_I2C2EN  ---------------------------------
// SVD Line: 8764

//  <item> SFDITEM_FIELD__RCC_APB1ENR_I2C2EN
//    <name> I2C2EN </name>
//    <rw> 
//    <i> [Bit 22] RW (@ 0x40023840) I2C2 clock enable </i>
//    <check> 
//      <loc> ( (unsigned int) RCC_APB1ENR ) </loc>
//      <o.22..22> I2C2EN
//    </check>
//  </item>
//  


// -----------------------------  Field Item: RCC_APB1ENR_I2C1EN  ---------------------------------
// SVD Line: 8770

//  <item> SFDITEM_FIELD__RCC_APB1ENR_I2C1EN
//    <name> I2C1EN </name>
//    <rw> 
//    <i> [Bit 21] RW (@ 0x40023840) I2C1 clock enable </i>
//    <check> 
//      <loc> ( (unsigned int) RCC_APB1ENR ) </loc>
//      <o.21..21> I2C1EN
//    </check>
//  </item>
//  


// ----------------------------  Field Item: RCC_APB1ENR_USART2EN  --------------------------------
// SVD Line: 8776

//  <item> SFDITEM_FIELD__RCC_APB1ENR_USART2EN
//    <name> USART2EN </name>
//    <rw> 
//    <i> [Bit 17] RW (@ 0x40023840) USART 2 clock enable </i>
//    <check> 
//      <loc> ( (unsigned int) RCC_APB1ENR ) </loc>
//      <o.17..17> USART2EN
//    </check>
//  </item>
//  


// -----------------------------  Field Item: RCC_APB1ENR_SPI3EN  ---------------------------------
// SVD Line: 8782

//  <item> SFDITEM_FIELD__RCC_APB1ENR_SPI3EN
//    <name> SPI3EN </name>
//    <rw> 
//    <i> [Bit 15] RW (@ 0x40023840) SPI3 clock enable </i>
//    <check> 
//      <loc> ( (unsigned int) RCC_APB1ENR ) </loc>
//      <o.15..15> SPI3EN
//    </check>
//  </item>
//  


// -----------------------------  Field Item: RCC_APB1ENR_SPI2EN  ---------------------------------
// SVD Line: 8788

//  <item> SFDITEM_FIELD__RCC_APB1ENR_SPI2EN
//    <name> SPI2EN </name>
//    <rw> 
//    <i> [Bit 14] RW (@ 0x40023840) SPI2 clock enable </i>
//    <check> 
//      <loc> ( (unsigned int) RCC_APB1ENR ) </loc>
//      <o.14..14> SPI2EN
//    </check>
//  </item>
//  


// -----------------------------  Field Item: RCC_APB1ENR_WWDGEN  ---------------------------------
// SVD Line: 8794

//  <item> SFDITEM_FIELD__RCC_APB1ENR_WWDGEN
//    <name> WWDGEN </name>
//    <rw> 
//    <i> [Bit 11] RW (@ 0x40023840) Window watchdog clock  enable </i>
//    <check> 
//      <loc> ( (unsigned int) RCC_APB1ENR ) </loc>
//      <o.11..11> WWDGEN
//    </check>
//  </item>
//  


// -----------------------------  Field Item: RCC_APB1ENR_TIM5EN  ---------------------------------
// SVD Line: 8801

//  <item> SFDITEM_FIELD__RCC_APB1ENR_TIM5EN
//    <name> TIM5EN </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x40023840) TIM5 clock enable </i>
//    <check> 
//      <loc> ( (unsigned int) RCC_APB1ENR ) </loc>
//      <o.3..3> TIM5EN
//    </check>
//  </item>
//  


// -----------------------------  Field Item: RCC_APB1ENR_TIM4EN  ---------------------------------
// SVD Line: 8807

//  <item> SFDITEM_FIELD__RCC_APB1ENR_TIM4EN
//    <name> TIM4EN </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x40023840) TIM4 clock enable </i>
//    <check> 
//      <loc> ( (unsigned int) RCC_APB1ENR ) </loc>
//      <o.2..2> TIM4EN
//    </check>
//  </item>
//  


// -----------------------------  Field Item: RCC_APB1ENR_TIM3EN  ---------------------------------
// SVD Line: 8813

//  <item> SFDITEM_FIELD__RCC_APB1ENR_TIM3EN
//    <name> TIM3EN </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x40023840) TIM3 clock enable </i>
//    <check> 
//      <loc> ( (unsigned int) RCC_APB1ENR ) </loc>
//      <o.1..1> TIM3EN
//    </check>
//  </item>
//  


// -----------------------------  Field Item: RCC_APB1ENR_TIM2EN  ---------------------------------
// SVD Line: 8819

//  <item> SFDITEM_FIELD__RCC_APB1ENR_TIM2EN
//    <name> TIM2EN </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40023840) TIM2 clock enable </i>
//    <check> 
//      <loc> ( (unsigned int) RCC_APB1ENR ) </loc>
//      <o.0..0> TIM2EN
//    </check>
//  </item>
//  


// -------------------------------  Register RTree: RCC_APB1ENR  ----------------------------------
// SVD Line: 8741

//  <rtree> SFDITEM_REG__RCC_APB1ENR
//    <name> APB1ENR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40023840) APB1 peripheral clock enable  register </i>
//    <loc> ( (unsigned int)((RCC_APB1ENR >> 0) & 0xFFFFFFFF), ((RCC_APB1ENR = (RCC_APB1ENR & ~(0x10E2C80FUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x10E2C80F) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__RCC_APB1ENR_PWREN </item>
//    <item> SFDITEM_FIELD__RCC_APB1ENR_I2C3EN </item>
//    <item> SFDITEM_FIELD__RCC_APB1ENR_I2C2EN </item>
//    <item> SFDITEM_FIELD__RCC_APB1ENR_I2C1EN </item>
//    <item> SFDITEM_FIELD__RCC_APB1ENR_USART2EN </item>
//    <item> SFDITEM_FIELD__RCC_APB1ENR_SPI3EN </item>
//    <item> SFDITEM_FIELD__RCC_APB1ENR_SPI2EN </item>
//    <item> SFDITEM_FIELD__RCC_APB1ENR_WWDGEN </item>
//    <item> SFDITEM_FIELD__RCC_APB1ENR_TIM5EN </item>
//    <item> SFDITEM_FIELD__RCC_APB1ENR_TIM4EN </item>
//    <item> SFDITEM_FIELD__RCC_APB1ENR_TIM3EN </item>
//    <item> SFDITEM_FIELD__RCC_APB1ENR_TIM2EN </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: RCC_APB2ENR  -------------------------------
// SVD Line: 8827

unsigned int RCC_APB2ENR __AT (0x40023844);



// -----------------------------  Field Item: RCC_APB2ENR_TIM1EN  ---------------------------------
// SVD Line: 8837

//  <item> SFDITEM_FIELD__RCC_APB2ENR_TIM1EN
//    <name> TIM1EN </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40023844) TIM1 clock enable </i>
//    <check> 
//      <loc> ( (unsigned int) RCC_APB2ENR ) </loc>
//      <o.0..0> TIM1EN
//    </check>
//  </item>
//  


// ----------------------------  Field Item: RCC_APB2ENR_USART1EN  --------------------------------
// SVD Line: 8843

//  <item> SFDITEM_FIELD__RCC_APB2ENR_USART1EN
//    <name> USART1EN </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x40023844) USART1 clock enable </i>
//    <check> 
//      <loc> ( (unsigned int) RCC_APB2ENR ) </loc>
//      <o.4..4> USART1EN
//    </check>
//  </item>
//  


// ----------------------------  Field Item: RCC_APB2ENR_USART6EN  --------------------------------
// SVD Line: 8849

//  <item> SFDITEM_FIELD__RCC_APB2ENR_USART6EN
//    <name> USART6EN </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x40023844) USART6 clock enable </i>
//    <check> 
//      <loc> ( (unsigned int) RCC_APB2ENR ) </loc>
//      <o.5..5> USART6EN
//    </check>
//  </item>
//  


// -----------------------------  Field Item: RCC_APB2ENR_ADC1EN  ---------------------------------
// SVD Line: 8855

//  <item> SFDITEM_FIELD__RCC_APB2ENR_ADC1EN
//    <name> ADC1EN </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x40023844) ADC1 clock enable </i>
//    <check> 
//      <loc> ( (unsigned int) RCC_APB2ENR ) </loc>
//      <o.8..8> ADC1EN
//    </check>
//  </item>
//  


// -----------------------------  Field Item: RCC_APB2ENR_SDIOEN  ---------------------------------
// SVD Line: 8861

//  <item> SFDITEM_FIELD__RCC_APB2ENR_SDIOEN
//    <name> SDIOEN </name>
//    <rw> 
//    <i> [Bit 11] RW (@ 0x40023844) SDIO clock enable </i>
//    <check> 
//      <loc> ( (unsigned int) RCC_APB2ENR ) </loc>
//      <o.11..11> SDIOEN
//    </check>
//  </item>
//  


// -----------------------------  Field Item: RCC_APB2ENR_SPI1EN  ---------------------------------
// SVD Line: 8867

//  <item> SFDITEM_FIELD__RCC_APB2ENR_SPI1EN
//    <name> SPI1EN </name>
//    <rw> 
//    <i> [Bit 12] RW (@ 0x40023844) SPI1 clock enable </i>
//    <check> 
//      <loc> ( (unsigned int) RCC_APB2ENR ) </loc>
//      <o.12..12> SPI1EN
//    </check>
//  </item>
//  


// -----------------------------  Field Item: RCC_APB2ENR_SPI4EN  ---------------------------------
// SVD Line: 8873

//  <item> SFDITEM_FIELD__RCC_APB2ENR_SPI4EN
//    <name> SPI4EN </name>
//    <rw> 
//    <i> [Bit 13] RW (@ 0x40023844) SPI4 clock enable </i>
//    <check> 
//      <loc> ( (unsigned int) RCC_APB2ENR ) </loc>
//      <o.13..13> SPI4EN
//    </check>
//  </item>
//  


// ----------------------------  Field Item: RCC_APB2ENR_SYSCFGEN  --------------------------------
// SVD Line: 8879

//  <item> SFDITEM_FIELD__RCC_APB2ENR_SYSCFGEN
//    <name> SYSCFGEN </name>
//    <rw> 
//    <i> [Bit 14] RW (@ 0x40023844) System configuration controller clock  enable </i>
//    <check> 
//      <loc> ( (unsigned int) RCC_APB2ENR ) </loc>
//      <o.14..14> SYSCFGEN
//    </check>
//  </item>
//  


// -----------------------------  Field Item: RCC_APB2ENR_TIM9EN  ---------------------------------
// SVD Line: 8886

//  <item> SFDITEM_FIELD__RCC_APB2ENR_TIM9EN
//    <name> TIM9EN </name>
//    <rw> 
//    <i> [Bit 16] RW (@ 0x40023844) TIM9 clock enable </i>
//    <check> 
//      <loc> ( (unsigned int) RCC_APB2ENR ) </loc>
//      <o.16..16> TIM9EN
//    </check>
//  </item>
//  


// -----------------------------  Field Item: RCC_APB2ENR_TIM10EN  --------------------------------
// SVD Line: 8892

//  <item> SFDITEM_FIELD__RCC_APB2ENR_TIM10EN
//    <name> TIM10EN </name>
//    <rw> 
//    <i> [Bit 17] RW (@ 0x40023844) TIM10 clock enable </i>
//    <check> 
//      <loc> ( (unsigned int) RCC_APB2ENR ) </loc>
//      <o.17..17> TIM10EN
//    </check>
//  </item>
//  


// -----------------------------  Field Item: RCC_APB2ENR_TIM11EN  --------------------------------
// SVD Line: 8898

//  <item> SFDITEM_FIELD__RCC_APB2ENR_TIM11EN
//    <name> TIM11EN </name>
//    <rw> 
//    <i> [Bit 18] RW (@ 0x40023844) TIM11 clock enable </i>
//    <check> 
//      <loc> ( (unsigned int) RCC_APB2ENR ) </loc>
//      <o.18..18> TIM11EN
//    </check>
//  </item>
//  


// -------------------------------  Register RTree: RCC_APB2ENR  ----------------------------------
// SVD Line: 8827

//  <rtree> SFDITEM_REG__RCC_APB2ENR
//    <name> APB2ENR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40023844) APB2 peripheral clock enable  register </i>
//    <loc> ( (unsigned int)((RCC_APB2ENR >> 0) & 0xFFFFFFFF), ((RCC_APB2ENR = (RCC_APB2ENR & ~(0x77931UL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x77931) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__RCC_APB2ENR_TIM1EN </item>
//    <item> SFDITEM_FIELD__RCC_APB2ENR_USART1EN </item>
//    <item> SFDITEM_FIELD__RCC_APB2ENR_USART6EN </item>
//    <item> SFDITEM_FIELD__RCC_APB2ENR_ADC1EN </item>
//    <item> SFDITEM_FIELD__RCC_APB2ENR_SDIOEN </item>
//    <item> SFDITEM_FIELD__RCC_APB2ENR_SPI1EN </item>
//    <item> SFDITEM_FIELD__RCC_APB2ENR_SPI4EN </item>
//    <item> SFDITEM_FIELD__RCC_APB2ENR_SYSCFGEN </item>
//    <item> SFDITEM_FIELD__RCC_APB2ENR_TIM9EN </item>
//    <item> SFDITEM_FIELD__RCC_APB2ENR_TIM10EN </item>
//    <item> SFDITEM_FIELD__RCC_APB2ENR_TIM11EN </item>
//  </rtree>
//  


// --------------------------  Register Item Address: RCC_AHB1LPENR  ------------------------------
// SVD Line: 8906

unsigned int RCC_AHB1LPENR __AT (0x40023850);



// ---------------------------  Field Item: RCC_AHB1LPENR_DMA2LPEN  -------------------------------
// SVD Line: 8916

//  <item> SFDITEM_FIELD__RCC_AHB1LPENR_DMA2LPEN
//    <name> DMA2LPEN </name>
//    <rw> 
//    <i> [Bit 22] RW (@ 0x40023850) DMA2 clock enable during Sleep  mode </i>
//    <check> 
//      <loc> ( (unsigned int) RCC_AHB1LPENR ) </loc>
//      <o.22..22> DMA2LPEN
//    </check>
//  </item>
//  


// ---------------------------  Field Item: RCC_AHB1LPENR_DMA1LPEN  -------------------------------
// SVD Line: 8923

//  <item> SFDITEM_FIELD__RCC_AHB1LPENR_DMA1LPEN
//    <name> DMA1LPEN </name>
//    <rw> 
//    <i> [Bit 21] RW (@ 0x40023850) DMA1 clock enable during Sleep  mode </i>
//    <check> 
//      <loc> ( (unsigned int) RCC_AHB1LPENR ) </loc>
//      <o.21..21> DMA1LPEN
//    </check>
//  </item>
//  


// ---------------------------  Field Item: RCC_AHB1LPENR_SRAM1LPEN  ------------------------------
// SVD Line: 8930

//  <item> SFDITEM_FIELD__RCC_AHB1LPENR_SRAM1LPEN
//    <name> SRAM1LPEN </name>
//    <rw> 
//    <i> [Bit 16] RW (@ 0x40023850) SRAM 1interface clock enable during  Sleep mode </i>
//    <check> 
//      <loc> ( (unsigned int) RCC_AHB1LPENR ) </loc>
//      <o.16..16> SRAM1LPEN
//    </check>
//  </item>
//  


// ---------------------------  Field Item: RCC_AHB1LPENR_FLITFLPEN  ------------------------------
// SVD Line: 8937

//  <item> SFDITEM_FIELD__RCC_AHB1LPENR_FLITFLPEN
//    <name> FLITFLPEN </name>
//    <rw> 
//    <i> [Bit 15] RW (@ 0x40023850) Flash interface clock enable during  Sleep mode </i>
//    <check> 
//      <loc> ( (unsigned int) RCC_AHB1LPENR ) </loc>
//      <o.15..15> FLITFLPEN
//    </check>
//  </item>
//  


// ----------------------------  Field Item: RCC_AHB1LPENR_CRCLPEN  -------------------------------
// SVD Line: 8944

//  <item> SFDITEM_FIELD__RCC_AHB1LPENR_CRCLPEN
//    <name> CRCLPEN </name>
//    <rw> 
//    <i> [Bit 12] RW (@ 0x40023850) CRC clock enable during Sleep  mode </i>
//    <check> 
//      <loc> ( (unsigned int) RCC_AHB1LPENR ) </loc>
//      <o.12..12> CRCLPEN
//    </check>
//  </item>
//  


// ---------------------------  Field Item: RCC_AHB1LPENR_GPIOHLPEN  ------------------------------
// SVD Line: 8951

//  <item> SFDITEM_FIELD__RCC_AHB1LPENR_GPIOHLPEN
//    <name> GPIOHLPEN </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x40023850) IO port H clock enable during Sleep  mode </i>
//    <check> 
//      <loc> ( (unsigned int) RCC_AHB1LPENR ) </loc>
//      <o.7..7> GPIOHLPEN
//    </check>
//  </item>
//  


// ---------------------------  Field Item: RCC_AHB1LPENR_GPIOELPEN  ------------------------------
// SVD Line: 8958

//  <item> SFDITEM_FIELD__RCC_AHB1LPENR_GPIOELPEN
//    <name> GPIOELPEN </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x40023850) IO port E clock enable during Sleep  mode </i>
//    <check> 
//      <loc> ( (unsigned int) RCC_AHB1LPENR ) </loc>
//      <o.4..4> GPIOELPEN
//    </check>
//  </item>
//  


// ---------------------------  Field Item: RCC_AHB1LPENR_GPIODLPEN  ------------------------------
// SVD Line: 8965

//  <item> SFDITEM_FIELD__RCC_AHB1LPENR_GPIODLPEN
//    <name> GPIODLPEN </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x40023850) IO port D clock enable during Sleep  mode </i>
//    <check> 
//      <loc> ( (unsigned int) RCC_AHB1LPENR ) </loc>
//      <o.3..3> GPIODLPEN
//    </check>
//  </item>
//  


// ---------------------------  Field Item: RCC_AHB1LPENR_GPIOCLPEN  ------------------------------
// SVD Line: 8972

//  <item> SFDITEM_FIELD__RCC_AHB1LPENR_GPIOCLPEN
//    <name> GPIOCLPEN </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x40023850) IO port C clock enable during Sleep  mode </i>
//    <check> 
//      <loc> ( (unsigned int) RCC_AHB1LPENR ) </loc>
//      <o.2..2> GPIOCLPEN
//    </check>
//  </item>
//  


// ---------------------------  Field Item: RCC_AHB1LPENR_GPIOBLPEN  ------------------------------
// SVD Line: 8979

//  <item> SFDITEM_FIELD__RCC_AHB1LPENR_GPIOBLPEN
//    <name> GPIOBLPEN </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x40023850) IO port B clock enable during Sleep  mode </i>
//    <check> 
//      <loc> ( (unsigned int) RCC_AHB1LPENR ) </loc>
//      <o.1..1> GPIOBLPEN
//    </check>
//  </item>
//  


// ---------------------------  Field Item: RCC_AHB1LPENR_GPIOALPEN  ------------------------------
// SVD Line: 8986

//  <item> SFDITEM_FIELD__RCC_AHB1LPENR_GPIOALPEN
//    <name> GPIOALPEN </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40023850) IO port A clock enable during sleep  mode </i>
//    <check> 
//      <loc> ( (unsigned int) RCC_AHB1LPENR ) </loc>
//      <o.0..0> GPIOALPEN
//    </check>
//  </item>
//  


// ------------------------------  Register RTree: RCC_AHB1LPENR  ---------------------------------
// SVD Line: 8906

//  <rtree> SFDITEM_REG__RCC_AHB1LPENR
//    <name> AHB1LPENR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40023850) AHB1 peripheral clock enable in low power  mode register </i>
//    <loc> ( (unsigned int)((RCC_AHB1LPENR >> 0) & 0xFFFFFFFF), ((RCC_AHB1LPENR = (RCC_AHB1LPENR & ~(0x61909FUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x61909F) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__RCC_AHB1LPENR_DMA2LPEN </item>
//    <item> SFDITEM_FIELD__RCC_AHB1LPENR_DMA1LPEN </item>
//    <item> SFDITEM_FIELD__RCC_AHB1LPENR_SRAM1LPEN </item>
//    <item> SFDITEM_FIELD__RCC_AHB1LPENR_FLITFLPEN </item>
//    <item> SFDITEM_FIELD__RCC_AHB1LPENR_CRCLPEN </item>
//    <item> SFDITEM_FIELD__RCC_AHB1LPENR_GPIOHLPEN </item>
//    <item> SFDITEM_FIELD__RCC_AHB1LPENR_GPIOELPEN </item>
//    <item> SFDITEM_FIELD__RCC_AHB1LPENR_GPIODLPEN </item>
//    <item> SFDITEM_FIELD__RCC_AHB1LPENR_GPIOCLPEN </item>
//    <item> SFDITEM_FIELD__RCC_AHB1LPENR_GPIOBLPEN </item>
//    <item> SFDITEM_FIELD__RCC_AHB1LPENR_GPIOALPEN </item>
//  </rtree>
//  


// --------------------------  Register Item Address: RCC_AHB2LPENR  ------------------------------
// SVD Line: 8995

unsigned int RCC_AHB2LPENR __AT (0x40023854);



// ---------------------------  Field Item: RCC_AHB2LPENR_OTGFSLPEN  ------------------------------
// SVD Line: 9005

//  <item> SFDITEM_FIELD__RCC_AHB2LPENR_OTGFSLPEN
//    <name> OTGFSLPEN </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x40023854) USB OTG FS clock enable during Sleep  mode </i>
//    <check> 
//      <loc> ( (unsigned int) RCC_AHB2LPENR ) </loc>
//      <o.7..7> OTGFSLPEN
//    </check>
//  </item>
//  


// ------------------------------  Register RTree: RCC_AHB2LPENR  ---------------------------------
// SVD Line: 8995

//  <rtree> SFDITEM_REG__RCC_AHB2LPENR
//    <name> AHB2LPENR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40023854) AHB2 peripheral clock enable in low power  mode register </i>
//    <loc> ( (unsigned int)((RCC_AHB2LPENR >> 0) & 0xFFFFFFFF), ((RCC_AHB2LPENR = (RCC_AHB2LPENR & ~(0x80UL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x80) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__RCC_AHB2LPENR_OTGFSLPEN </item>
//  </rtree>
//  


// --------------------------  Register Item Address: RCC_APB1LPENR  ------------------------------
// SVD Line: 9014

unsigned int RCC_APB1LPENR __AT (0x40023860);



// ----------------------------  Field Item: RCC_APB1LPENR_PWRLPEN  -------------------------------
// SVD Line: 9024

//  <item> SFDITEM_FIELD__RCC_APB1LPENR_PWRLPEN
//    <name> PWRLPEN </name>
//    <rw> 
//    <i> [Bit 28] RW (@ 0x40023860) Power interface clock enable during  Sleep mode </i>
//    <check> 
//      <loc> ( (unsigned int) RCC_APB1LPENR ) </loc>
//      <o.28..28> PWRLPEN
//    </check>
//  </item>
//  


// ---------------------------  Field Item: RCC_APB1LPENR_I2C3LPEN  -------------------------------
// SVD Line: 9031

//  <item> SFDITEM_FIELD__RCC_APB1LPENR_I2C3LPEN
//    <name> I2C3LPEN </name>
//    <rw> 
//    <i> [Bit 23] RW (@ 0x40023860) I2C3 clock enable during Sleep  mode </i>
//    <check> 
//      <loc> ( (unsigned int) RCC_APB1LPENR ) </loc>
//      <o.23..23> I2C3LPEN
//    </check>
//  </item>
//  


// ---------------------------  Field Item: RCC_APB1LPENR_I2C2LPEN  -------------------------------
// SVD Line: 9038

//  <item> SFDITEM_FIELD__RCC_APB1LPENR_I2C2LPEN
//    <name> I2C2LPEN </name>
//    <rw> 
//    <i> [Bit 22] RW (@ 0x40023860) I2C2 clock enable during Sleep  mode </i>
//    <check> 
//      <loc> ( (unsigned int) RCC_APB1LPENR ) </loc>
//      <o.22..22> I2C2LPEN
//    </check>
//  </item>
//  


// ---------------------------  Field Item: RCC_APB1LPENR_I2C1LPEN  -------------------------------
// SVD Line: 9045

//  <item> SFDITEM_FIELD__RCC_APB1LPENR_I2C1LPEN
//    <name> I2C1LPEN </name>
//    <rw> 
//    <i> [Bit 21] RW (@ 0x40023860) I2C1 clock enable during Sleep  mode </i>
//    <check> 
//      <loc> ( (unsigned int) RCC_APB1LPENR ) </loc>
//      <o.21..21> I2C1LPEN
//    </check>
//  </item>
//  


// --------------------------  Field Item: RCC_APB1LPENR_USART2LPEN  ------------------------------
// SVD Line: 9052

//  <item> SFDITEM_FIELD__RCC_APB1LPENR_USART2LPEN
//    <name> USART2LPEN </name>
//    <rw> 
//    <i> [Bit 17] RW (@ 0x40023860) USART2 clock enable during Sleep  mode </i>
//    <check> 
//      <loc> ( (unsigned int) RCC_APB1LPENR ) </loc>
//      <o.17..17> USART2LPEN
//    </check>
//  </item>
//  


// ---------------------------  Field Item: RCC_APB1LPENR_SPI3LPEN  -------------------------------
// SVD Line: 9059

//  <item> SFDITEM_FIELD__RCC_APB1LPENR_SPI3LPEN
//    <name> SPI3LPEN </name>
//    <rw> 
//    <i> [Bit 15] RW (@ 0x40023860) SPI3 clock enable during Sleep  mode </i>
//    <check> 
//      <loc> ( (unsigned int) RCC_APB1LPENR ) </loc>
//      <o.15..15> SPI3LPEN
//    </check>
//  </item>
//  


// ---------------------------  Field Item: RCC_APB1LPENR_SPI2LPEN  -------------------------------
// SVD Line: 9066

//  <item> SFDITEM_FIELD__RCC_APB1LPENR_SPI2LPEN
//    <name> SPI2LPEN </name>
//    <rw> 
//    <i> [Bit 14] RW (@ 0x40023860) SPI2 clock enable during Sleep  mode </i>
//    <check> 
//      <loc> ( (unsigned int) RCC_APB1LPENR ) </loc>
//      <o.14..14> SPI2LPEN
//    </check>
//  </item>
//  


// ---------------------------  Field Item: RCC_APB1LPENR_WWDGLPEN  -------------------------------
// SVD Line: 9073

//  <item> SFDITEM_FIELD__RCC_APB1LPENR_WWDGLPEN
//    <name> WWDGLPEN </name>
//    <rw> 
//    <i> [Bit 11] RW (@ 0x40023860) Window watchdog clock enable during  Sleep mode </i>
//    <check> 
//      <loc> ( (unsigned int) RCC_APB1LPENR ) </loc>
//      <o.11..11> WWDGLPEN
//    </check>
//  </item>
//  


// ---------------------------  Field Item: RCC_APB1LPENR_TIM5LPEN  -------------------------------
// SVD Line: 9080

//  <item> SFDITEM_FIELD__RCC_APB1LPENR_TIM5LPEN
//    <name> TIM5LPEN </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x40023860) TIM5 clock enable during Sleep  mode </i>
//    <check> 
//      <loc> ( (unsigned int) RCC_APB1LPENR ) </loc>
//      <o.3..3> TIM5LPEN
//    </check>
//  </item>
//  


// ---------------------------  Field Item: RCC_APB1LPENR_TIM4LPEN  -------------------------------
// SVD Line: 9087

//  <item> SFDITEM_FIELD__RCC_APB1LPENR_TIM4LPEN
//    <name> TIM4LPEN </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x40023860) TIM4 clock enable during Sleep  mode </i>
//    <check> 
//      <loc> ( (unsigned int) RCC_APB1LPENR ) </loc>
//      <o.2..2> TIM4LPEN
//    </check>
//  </item>
//  


// ---------------------------  Field Item: RCC_APB1LPENR_TIM3LPEN  -------------------------------
// SVD Line: 9094

//  <item> SFDITEM_FIELD__RCC_APB1LPENR_TIM3LPEN
//    <name> TIM3LPEN </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x40023860) TIM3 clock enable during Sleep  mode </i>
//    <check> 
//      <loc> ( (unsigned int) RCC_APB1LPENR ) </loc>
//      <o.1..1> TIM3LPEN
//    </check>
//  </item>
//  


// ---------------------------  Field Item: RCC_APB1LPENR_TIM2LPEN  -------------------------------
// SVD Line: 9101

//  <item> SFDITEM_FIELD__RCC_APB1LPENR_TIM2LPEN
//    <name> TIM2LPEN </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40023860) TIM2 clock enable during Sleep  mode </i>
//    <check> 
//      <loc> ( (unsigned int) RCC_APB1LPENR ) </loc>
//      <o.0..0> TIM2LPEN
//    </check>
//  </item>
//  


// ------------------------------  Register RTree: RCC_APB1LPENR  ---------------------------------
// SVD Line: 9014

//  <rtree> SFDITEM_REG__RCC_APB1LPENR
//    <name> APB1LPENR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40023860) APB1 peripheral clock enable in low power  mode register </i>
//    <loc> ( (unsigned int)((RCC_APB1LPENR >> 0) & 0xFFFFFFFF), ((RCC_APB1LPENR = (RCC_APB1LPENR & ~(0x10E2C80FUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x10E2C80F) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__RCC_APB1LPENR_PWRLPEN </item>
//    <item> SFDITEM_FIELD__RCC_APB1LPENR_I2C3LPEN </item>
//    <item> SFDITEM_FIELD__RCC_APB1LPENR_I2C2LPEN </item>
//    <item> SFDITEM_FIELD__RCC_APB1LPENR_I2C1LPEN </item>
//    <item> SFDITEM_FIELD__RCC_APB1LPENR_USART2LPEN </item>
//    <item> SFDITEM_FIELD__RCC_APB1LPENR_SPI3LPEN </item>
//    <item> SFDITEM_FIELD__RCC_APB1LPENR_SPI2LPEN </item>
//    <item> SFDITEM_FIELD__RCC_APB1LPENR_WWDGLPEN </item>
//    <item> SFDITEM_FIELD__RCC_APB1LPENR_TIM5LPEN </item>
//    <item> SFDITEM_FIELD__RCC_APB1LPENR_TIM4LPEN </item>
//    <item> SFDITEM_FIELD__RCC_APB1LPENR_TIM3LPEN </item>
//    <item> SFDITEM_FIELD__RCC_APB1LPENR_TIM2LPEN </item>
//  </rtree>
//  


// --------------------------  Register Item Address: RCC_APB2LPENR  ------------------------------
// SVD Line: 9110

unsigned int RCC_APB2LPENR __AT (0x40023864);



// ---------------------------  Field Item: RCC_APB2LPENR_TIM1LPEN  -------------------------------
// SVD Line: 9120

//  <item> SFDITEM_FIELD__RCC_APB2LPENR_TIM1LPEN
//    <name> TIM1LPEN </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40023864) TIM1 clock enable during Sleep  mode </i>
//    <check> 
//      <loc> ( (unsigned int) RCC_APB2LPENR ) </loc>
//      <o.0..0> TIM1LPEN
//    </check>
//  </item>
//  


// --------------------------  Field Item: RCC_APB2LPENR_USART1LPEN  ------------------------------
// SVD Line: 9127

//  <item> SFDITEM_FIELD__RCC_APB2LPENR_USART1LPEN
//    <name> USART1LPEN </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x40023864) USART1 clock enable during Sleep  mode </i>
//    <check> 
//      <loc> ( (unsigned int) RCC_APB2LPENR ) </loc>
//      <o.4..4> USART1LPEN
//    </check>
//  </item>
//  


// --------------------------  Field Item: RCC_APB2LPENR_USART6LPEN  ------------------------------
// SVD Line: 9134

//  <item> SFDITEM_FIELD__RCC_APB2LPENR_USART6LPEN
//    <name> USART6LPEN </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x40023864) USART6 clock enable during Sleep  mode </i>
//    <check> 
//      <loc> ( (unsigned int) RCC_APB2LPENR ) </loc>
//      <o.5..5> USART6LPEN
//    </check>
//  </item>
//  


// ---------------------------  Field Item: RCC_APB2LPENR_ADC1LPEN  -------------------------------
// SVD Line: 9141

//  <item> SFDITEM_FIELD__RCC_APB2LPENR_ADC1LPEN
//    <name> ADC1LPEN </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x40023864) ADC1 clock enable during Sleep  mode </i>
//    <check> 
//      <loc> ( (unsigned int) RCC_APB2LPENR ) </loc>
//      <o.8..8> ADC1LPEN
//    </check>
//  </item>
//  


// ---------------------------  Field Item: RCC_APB2LPENR_SDIOLPEN  -------------------------------
// SVD Line: 9148

//  <item> SFDITEM_FIELD__RCC_APB2LPENR_SDIOLPEN
//    <name> SDIOLPEN </name>
//    <rw> 
//    <i> [Bit 11] RW (@ 0x40023864) SDIO clock enable during Sleep  mode </i>
//    <check> 
//      <loc> ( (unsigned int) RCC_APB2LPENR ) </loc>
//      <o.11..11> SDIOLPEN
//    </check>
//  </item>
//  


// ---------------------------  Field Item: RCC_APB2LPENR_SPI1LPEN  -------------------------------
// SVD Line: 9155

//  <item> SFDITEM_FIELD__RCC_APB2LPENR_SPI1LPEN
//    <name> SPI1LPEN </name>
//    <rw> 
//    <i> [Bit 12] RW (@ 0x40023864) SPI 1 clock enable during Sleep  mode </i>
//    <check> 
//      <loc> ( (unsigned int) RCC_APB2LPENR ) </loc>
//      <o.12..12> SPI1LPEN
//    </check>
//  </item>
//  


// ---------------------------  Field Item: RCC_APB2LPENR_SPI4LPEN  -------------------------------
// SVD Line: 9162

//  <item> SFDITEM_FIELD__RCC_APB2LPENR_SPI4LPEN
//    <name> SPI4LPEN </name>
//    <rw> 
//    <i> [Bit 13] RW (@ 0x40023864) SPI4 clock enable during Sleep  mode </i>
//    <check> 
//      <loc> ( (unsigned int) RCC_APB2LPENR ) </loc>
//      <o.13..13> SPI4LPEN
//    </check>
//  </item>
//  


// --------------------------  Field Item: RCC_APB2LPENR_SYSCFGLPEN  ------------------------------
// SVD Line: 9169

//  <item> SFDITEM_FIELD__RCC_APB2LPENR_SYSCFGLPEN
//    <name> SYSCFGLPEN </name>
//    <rw> 
//    <i> [Bit 14] RW (@ 0x40023864) System configuration controller clock  enable during Sleep mode </i>
//    <check> 
//      <loc> ( (unsigned int) RCC_APB2LPENR ) </loc>
//      <o.14..14> SYSCFGLPEN
//    </check>
//  </item>
//  


// ---------------------------  Field Item: RCC_APB2LPENR_TIM9LPEN  -------------------------------
// SVD Line: 9176

//  <item> SFDITEM_FIELD__RCC_APB2LPENR_TIM9LPEN
//    <name> TIM9LPEN </name>
//    <rw> 
//    <i> [Bit 16] RW (@ 0x40023864) TIM9 clock enable during sleep  mode </i>
//    <check> 
//      <loc> ( (unsigned int) RCC_APB2LPENR ) </loc>
//      <o.16..16> TIM9LPEN
//    </check>
//  </item>
//  


// ---------------------------  Field Item: RCC_APB2LPENR_TIM10LPEN  ------------------------------
// SVD Line: 9183

//  <item> SFDITEM_FIELD__RCC_APB2LPENR_TIM10LPEN
//    <name> TIM10LPEN </name>
//    <rw> 
//    <i> [Bit 17] RW (@ 0x40023864) TIM10 clock enable during Sleep  mode </i>
//    <check> 
//      <loc> ( (unsigned int) RCC_APB2LPENR ) </loc>
//      <o.17..17> TIM10LPEN
//    </check>
//  </item>
//  


// ---------------------------  Field Item: RCC_APB2LPENR_TIM11LPEN  ------------------------------
// SVD Line: 9190

//  <item> SFDITEM_FIELD__RCC_APB2LPENR_TIM11LPEN
//    <name> TIM11LPEN </name>
//    <rw> 
//    <i> [Bit 18] RW (@ 0x40023864) TIM11 clock enable during Sleep  mode </i>
//    <check> 
//      <loc> ( (unsigned int) RCC_APB2LPENR ) </loc>
//      <o.18..18> TIM11LPEN
//    </check>
//  </item>
//  


// ------------------------------  Register RTree: RCC_APB2LPENR  ---------------------------------
// SVD Line: 9110

//  <rtree> SFDITEM_REG__RCC_APB2LPENR
//    <name> APB2LPENR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40023864) APB2 peripheral clock enabled in low power  mode register </i>
//    <loc> ( (unsigned int)((RCC_APB2LPENR >> 0) & 0xFFFFFFFF), ((RCC_APB2LPENR = (RCC_APB2LPENR & ~(0x77931UL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x77931) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__RCC_APB2LPENR_TIM1LPEN </item>
//    <item> SFDITEM_FIELD__RCC_APB2LPENR_USART1LPEN </item>
//    <item> SFDITEM_FIELD__RCC_APB2LPENR_USART6LPEN </item>
//    <item> SFDITEM_FIELD__RCC_APB2LPENR_ADC1LPEN </item>
//    <item> SFDITEM_FIELD__RCC_APB2LPENR_SDIOLPEN </item>
//    <item> SFDITEM_FIELD__RCC_APB2LPENR_SPI1LPEN </item>
//    <item> SFDITEM_FIELD__RCC_APB2LPENR_SPI4LPEN </item>
//    <item> SFDITEM_FIELD__RCC_APB2LPENR_SYSCFGLPEN </item>
//    <item> SFDITEM_FIELD__RCC_APB2LPENR_TIM9LPEN </item>
//    <item> SFDITEM_FIELD__RCC_APB2LPENR_TIM10LPEN </item>
//    <item> SFDITEM_FIELD__RCC_APB2LPENR_TIM11LPEN </item>
//  </rtree>
//  


// -----------------------------  Register Item Address: RCC_BDCR  --------------------------------
// SVD Line: 9199

unsigned int RCC_BDCR __AT (0x40023870);



// -------------------------------  Field Item: RCC_BDCR_BDRST  -----------------------------------
// SVD Line: 9207

//  <item> SFDITEM_FIELD__RCC_BDCR_BDRST
//    <name> BDRST </name>
//    <rw> 
//    <i> [Bit 16] RW (@ 0x40023870) Backup domain software  reset </i>
//    <check> 
//      <loc> ( (unsigned int) RCC_BDCR ) </loc>
//      <o.16..16> BDRST
//    </check>
//  </item>
//  


// -------------------------------  Field Item: RCC_BDCR_RTCEN  -----------------------------------
// SVD Line: 9215

//  <item> SFDITEM_FIELD__RCC_BDCR_RTCEN
//    <name> RTCEN </name>
//    <rw> 
//    <i> [Bit 15] RW (@ 0x40023870) RTC clock enable </i>
//    <check> 
//      <loc> ( (unsigned int) RCC_BDCR ) </loc>
//      <o.15..15> RTCEN
//    </check>
//  </item>
//  


// ------------------------------  Field Item: RCC_BDCR_RTCSEL1  ----------------------------------
// SVD Line: 9222

//  <item> SFDITEM_FIELD__RCC_BDCR_RTCSEL1
//    <name> RTCSEL1 </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x40023870) RTC clock source selection </i>
//    <check> 
//      <loc> ( (unsigned int) RCC_BDCR ) </loc>
//      <o.9..9> RTCSEL1
//    </check>
//  </item>
//  


// ------------------------------  Field Item: RCC_BDCR_RTCSEL0  ----------------------------------
// SVD Line: 9229

//  <item> SFDITEM_FIELD__RCC_BDCR_RTCSEL0
//    <name> RTCSEL0 </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x40023870) RTC clock source selection </i>
//    <check> 
//      <loc> ( (unsigned int) RCC_BDCR ) </loc>
//      <o.8..8> RTCSEL0
//    </check>
//  </item>
//  


// -------------------------------  Field Item: RCC_BDCR_LSEBYP  ----------------------------------
// SVD Line: 9236

//  <item> SFDITEM_FIELD__RCC_BDCR_LSEBYP
//    <name> LSEBYP </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x40023870) External low-speed oscillator  bypass </i>
//    <check> 
//      <loc> ( (unsigned int) RCC_BDCR ) </loc>
//      <o.2..2> LSEBYP
//    </check>
//  </item>
//  


// -------------------------------  Field Item: RCC_BDCR_LSERDY  ----------------------------------
// SVD Line: 9244

//  <item> SFDITEM_FIELD__RCC_BDCR_LSERDY
//    <name> LSERDY </name>
//    <r> 
//    <i> [Bit 1] RO (@ 0x40023870) External low-speed oscillator  ready </i>
//    <check> 
//      <loc> ( (unsigned int) RCC_BDCR ) </loc>
//      <o.1..1> LSERDY
//    </check>
//  </item>
//  


// -------------------------------  Field Item: RCC_BDCR_LSEON  -----------------------------------
// SVD Line: 9252

//  <item> SFDITEM_FIELD__RCC_BDCR_LSEON
//    <name> LSEON </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40023870) External low-speed oscillator  enable </i>
//    <check> 
//      <loc> ( (unsigned int) RCC_BDCR ) </loc>
//      <o.0..0> LSEON
//    </check>
//  </item>
//  


// --------------------------------  Register RTree: RCC_BDCR  ------------------------------------
// SVD Line: 9199

//  <rtree> SFDITEM_REG__RCC_BDCR
//    <name> BDCR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40023870) Backup domain control register </i>
//    <loc> ( (unsigned int)((RCC_BDCR >> 0) & 0xFFFFFFFF), ((RCC_BDCR = (RCC_BDCR & ~(0x18305UL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x18305) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__RCC_BDCR_BDRST </item>
//    <item> SFDITEM_FIELD__RCC_BDCR_RTCEN </item>
//    <item> SFDITEM_FIELD__RCC_BDCR_RTCSEL1 </item>
//    <item> SFDITEM_FIELD__RCC_BDCR_RTCSEL0 </item>
//    <item> SFDITEM_FIELD__RCC_BDCR_LSEBYP </item>
//    <item> SFDITEM_FIELD__RCC_BDCR_LSERDY </item>
//    <item> SFDITEM_FIELD__RCC_BDCR_LSEON </item>
//  </rtree>
//  


// -----------------------------  Register Item Address: RCC_CSR  ---------------------------------
// SVD Line: 9262

unsigned int RCC_CSR __AT (0x40023874);



// ------------------------------  Field Item: RCC_CSR_LPWRRSTF  ----------------------------------
// SVD Line: 9271

//  <item> SFDITEM_FIELD__RCC_CSR_LPWRRSTF
//    <name> LPWRRSTF </name>
//    <rw> 
//    <i> [Bit 31] RW (@ 0x40023874) Low-power reset flag </i>
//    <check> 
//      <loc> ( (unsigned int) RCC_CSR ) </loc>
//      <o.31..31> LPWRRSTF
//    </check>
//  </item>
//  


// ------------------------------  Field Item: RCC_CSR_WWDGRSTF  ----------------------------------
// SVD Line: 9278

//  <item> SFDITEM_FIELD__RCC_CSR_WWDGRSTF
//    <name> WWDGRSTF </name>
//    <rw> 
//    <i> [Bit 30] RW (@ 0x40023874) Window watchdog reset flag </i>
//    <check> 
//      <loc> ( (unsigned int) RCC_CSR ) </loc>
//      <o.30..30> WWDGRSTF
//    </check>
//  </item>
//  


// -------------------------------  Field Item: RCC_CSR_WDGRSTF  ----------------------------------
// SVD Line: 9285

//  <item> SFDITEM_FIELD__RCC_CSR_WDGRSTF
//    <name> WDGRSTF </name>
//    <rw> 
//    <i> [Bit 29] RW (@ 0x40023874) Independent watchdog reset  flag </i>
//    <check> 
//      <loc> ( (unsigned int) RCC_CSR ) </loc>
//      <o.29..29> WDGRSTF
//    </check>
//  </item>
//  


// -------------------------------  Field Item: RCC_CSR_SFTRSTF  ----------------------------------
// SVD Line: 9293

//  <item> SFDITEM_FIELD__RCC_CSR_SFTRSTF
//    <name> SFTRSTF </name>
//    <rw> 
//    <i> [Bit 28] RW (@ 0x40023874) Software reset flag </i>
//    <check> 
//      <loc> ( (unsigned int) RCC_CSR ) </loc>
//      <o.28..28> SFTRSTF
//    </check>
//  </item>
//  


// -------------------------------  Field Item: RCC_CSR_PORRSTF  ----------------------------------
// SVD Line: 9300

//  <item> SFDITEM_FIELD__RCC_CSR_PORRSTF
//    <name> PORRSTF </name>
//    <rw> 
//    <i> [Bit 27] RW (@ 0x40023874) POR/PDR reset flag </i>
//    <check> 
//      <loc> ( (unsigned int) RCC_CSR ) </loc>
//      <o.27..27> PORRSTF
//    </check>
//  </item>
//  


// -------------------------------  Field Item: RCC_CSR_PADRSTF  ----------------------------------
// SVD Line: 9307

//  <item> SFDITEM_FIELD__RCC_CSR_PADRSTF
//    <name> PADRSTF </name>
//    <rw> 
//    <i> [Bit 26] RW (@ 0x40023874) PIN reset flag </i>
//    <check> 
//      <loc> ( (unsigned int) RCC_CSR ) </loc>
//      <o.26..26> PADRSTF
//    </check>
//  </item>
//  


// -------------------------------  Field Item: RCC_CSR_BORRSTF  ----------------------------------
// SVD Line: 9314

//  <item> SFDITEM_FIELD__RCC_CSR_BORRSTF
//    <name> BORRSTF </name>
//    <rw> 
//    <i> [Bit 25] RW (@ 0x40023874) BOR reset flag </i>
//    <check> 
//      <loc> ( (unsigned int) RCC_CSR ) </loc>
//      <o.25..25> BORRSTF
//    </check>
//  </item>
//  


// --------------------------------  Field Item: RCC_CSR_RMVF  ------------------------------------
// SVD Line: 9321

//  <item> SFDITEM_FIELD__RCC_CSR_RMVF
//    <name> RMVF </name>
//    <rw> 
//    <i> [Bit 24] RW (@ 0x40023874) Remove reset flag </i>
//    <check> 
//      <loc> ( (unsigned int) RCC_CSR ) </loc>
//      <o.24..24> RMVF
//    </check>
//  </item>
//  


// -------------------------------  Field Item: RCC_CSR_LSIRDY  -----------------------------------
// SVD Line: 9328

//  <item> SFDITEM_FIELD__RCC_CSR_LSIRDY
//    <name> LSIRDY </name>
//    <r> 
//    <i> [Bit 1] RO (@ 0x40023874) Internal low-speed oscillator  ready </i>
//    <check> 
//      <loc> ( (unsigned int) RCC_CSR ) </loc>
//      <o.1..1> LSIRDY
//    </check>
//  </item>
//  


// --------------------------------  Field Item: RCC_CSR_LSION  -----------------------------------
// SVD Line: 9336

//  <item> SFDITEM_FIELD__RCC_CSR_LSION
//    <name> LSION </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40023874) Internal low-speed oscillator  enable </i>
//    <check> 
//      <loc> ( (unsigned int) RCC_CSR ) </loc>
//      <o.0..0> LSION
//    </check>
//  </item>
//  


// ---------------------------------  Register RTree: RCC_CSR  ------------------------------------
// SVD Line: 9262

//  <rtree> SFDITEM_REG__RCC_CSR
//    <name> CSR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40023874) clock control & status  register </i>
//    <loc> ( (unsigned int)((RCC_CSR >> 0) & 0xFFFFFFFF), ((RCC_CSR = (RCC_CSR & ~(0xFF000001UL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFF000001) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__RCC_CSR_LPWRRSTF </item>
//    <item> SFDITEM_FIELD__RCC_CSR_WWDGRSTF </item>
//    <item> SFDITEM_FIELD__RCC_CSR_WDGRSTF </item>
//    <item> SFDITEM_FIELD__RCC_CSR_SFTRSTF </item>
//    <item> SFDITEM_FIELD__RCC_CSR_PORRSTF </item>
//    <item> SFDITEM_FIELD__RCC_CSR_PADRSTF </item>
//    <item> SFDITEM_FIELD__RCC_CSR_BORRSTF </item>
//    <item> SFDITEM_FIELD__RCC_CSR_RMVF </item>
//    <item> SFDITEM_FIELD__RCC_CSR_LSIRDY </item>
//    <item> SFDITEM_FIELD__RCC_CSR_LSION </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: RCC_SSCGR  --------------------------------
// SVD Line: 9346

unsigned int RCC_SSCGR __AT (0x40023880);



// ------------------------------  Field Item: RCC_SSCGR_SSCGEN  ----------------------------------
// SVD Line: 9356

//  <item> SFDITEM_FIELD__RCC_SSCGR_SSCGEN
//    <name> SSCGEN </name>
//    <rw> 
//    <i> [Bit 31] RW (@ 0x40023880) Spread spectrum modulation  enable </i>
//    <check> 
//      <loc> ( (unsigned int) RCC_SSCGR ) </loc>
//      <o.31..31> SSCGEN
//    </check>
//  </item>
//  


// -----------------------------  Field Item: RCC_SSCGR_SPREADSEL  --------------------------------
// SVD Line: 9363

//  <item> SFDITEM_FIELD__RCC_SSCGR_SPREADSEL
//    <name> SPREADSEL </name>
//    <rw> 
//    <i> [Bit 30] RW (@ 0x40023880) Spread Select </i>
//    <check> 
//      <loc> ( (unsigned int) RCC_SSCGR ) </loc>
//      <o.30..30> SPREADSEL
//    </check>
//  </item>
//  


// ------------------------------  Field Item: RCC_SSCGR_INCSTEP  ---------------------------------
// SVD Line: 9369

//  <item> SFDITEM_FIELD__RCC_SSCGR_INCSTEP
//    <name> INCSTEP </name>
//    <rw> 
//    <i> [Bits 27..13] RW (@ 0x40023880) Incrementation step </i>
//    <edit> 
//      <loc> ( (unsigned short)((RCC_SSCGR >> 13) & 0x7FFF), ((RCC_SSCGR = (RCC_SSCGR & ~(0x7FFFUL << 13 )) | ((unsigned long)(Gui_u16:GuiVal & 0x7FFF) << 13 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: RCC_SSCGR_MODPER  ----------------------------------
// SVD Line: 9375

//  <item> SFDITEM_FIELD__RCC_SSCGR_MODPER
//    <name> MODPER </name>
//    <rw> 
//    <i> [Bits 12..0] RW (@ 0x40023880) Modulation period </i>
//    <edit> 
//      <loc> ( (unsigned short)((RCC_SSCGR >> 0) & 0x1FFF), ((RCC_SSCGR = (RCC_SSCGR & ~(0x1FFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0x1FFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Register RTree: RCC_SSCGR  -----------------------------------
// SVD Line: 9346

//  <rtree> SFDITEM_REG__RCC_SSCGR
//    <name> SSCGR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40023880) spread spectrum clock generation  register </i>
//    <loc> ( (unsigned int)((RCC_SSCGR >> 0) & 0xFFFFFFFF), ((RCC_SSCGR = (RCC_SSCGR & ~(0xCFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xCFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__RCC_SSCGR_SSCGEN </item>
//    <item> SFDITEM_FIELD__RCC_SSCGR_SPREADSEL </item>
//    <item> SFDITEM_FIELD__RCC_SSCGR_INCSTEP </item>
//    <item> SFDITEM_FIELD__RCC_SSCGR_MODPER </item>
//  </rtree>
//  


// --------------------------  Register Item Address: RCC_PLLI2SCFGR  -----------------------------
// SVD Line: 9383

unsigned int RCC_PLLI2SCFGR __AT (0x40023884);



// ---------------------------  Field Item: RCC_PLLI2SCFGR_PLLI2SRx  ------------------------------
// SVD Line: 9392

//  <item> SFDITEM_FIELD__RCC_PLLI2SCFGR_PLLI2SRx
//    <name> PLLI2SRx </name>
//    <rw> 
//    <i> [Bits 30..28] RW (@ 0x40023884) PLLI2S division factor for I2S  clocks </i>
//    <edit> 
//      <loc> ( (unsigned char)((RCC_PLLI2SCFGR >> 28) & 0x7), ((RCC_PLLI2SCFGR = (RCC_PLLI2SCFGR & ~(0x7UL << 28 )) | ((unsigned long)(Gui_u8:GuiVal & 0x7) << 28 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Field Item: RCC_PLLI2SCFGR_PLLI2SNx  ------------------------------
// SVD Line: 9399

//  <item> SFDITEM_FIELD__RCC_PLLI2SCFGR_PLLI2SNx
//    <name> PLLI2SNx </name>
//    <rw> 
//    <i> [Bits 14..6] RW (@ 0x40023884) PLLI2S multiplication factor for  VCO </i>
//    <edit> 
//      <loc> ( (unsigned short)((RCC_PLLI2SCFGR >> 6) & 0x1FF), ((RCC_PLLI2SCFGR = (RCC_PLLI2SCFGR & ~(0x1FFUL << 6 )) | ((unsigned long)(Gui_u16:GuiVal & 0x1FF) << 6 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Register RTree: RCC_PLLI2SCFGR  ---------------------------------
// SVD Line: 9383

//  <rtree> SFDITEM_REG__RCC_PLLI2SCFGR
//    <name> PLLI2SCFGR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40023884) PLLI2S configuration register </i>
//    <loc> ( (unsigned int)((RCC_PLLI2SCFGR >> 0) & 0xFFFFFFFF), ((RCC_PLLI2SCFGR = (RCC_PLLI2SCFGR & ~(0x70007FC0UL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x70007FC0) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__RCC_PLLI2SCFGR_PLLI2SRx </item>
//    <item> SFDITEM_FIELD__RCC_PLLI2SCFGR_PLLI2SNx </item>
//  </rtree>
//  


// ----------------------------------  Peripheral View: RCC  --------------------------------------
// SVD Line: 7866

//  <view> RCC
//    <name> RCC </name>
//    <item> SFDITEM_REG__RCC_CR </item>
//    <item> SFDITEM_REG__RCC_PLLCFGR </item>
//    <item> SFDITEM_REG__RCC_CFGR </item>
//    <item> SFDITEM_REG__RCC_CIR </item>
//    <item> SFDITEM_REG__RCC_AHB1RSTR </item>
//    <item> SFDITEM_REG__RCC_AHB2RSTR </item>
//    <item> SFDITEM_REG__RCC_APB1RSTR </item>
//    <item> SFDITEM_REG__RCC_APB2RSTR </item>
//    <item> SFDITEM_REG__RCC_AHB1ENR </item>
//    <item> SFDITEM_REG__RCC_AHB2ENR </item>
//    <item> SFDITEM_REG__RCC_APB1ENR </item>
//    <item> SFDITEM_REG__RCC_APB2ENR </item>
//    <item> SFDITEM_REG__RCC_AHB1LPENR </item>
//    <item> SFDITEM_REG__RCC_AHB2LPENR </item>
//    <item> SFDITEM_REG__RCC_APB1LPENR </item>
//    <item> SFDITEM_REG__RCC_APB2LPENR </item>
//    <item> SFDITEM_REG__RCC_BDCR </item>
//    <item> SFDITEM_REG__RCC_CSR </item>
//    <item> SFDITEM_REG__RCC_SSCGR </item>
//    <item> SFDITEM_REG__RCC_PLLI2SCFGR </item>
//  </view>
//  


// ------------------------------  Register Item Address: RTC_TR  ---------------------------------
// SVD Line: 9431

unsigned int RTC_TR __AT (0x40002800);



// ----------------------------------  Field Item: RTC_TR_PM  -------------------------------------
// SVD Line: 9440

//  <item> SFDITEM_FIELD__RTC_TR_PM
//    <name> PM </name>
//    <rw> 
//    <i> [Bit 22] RW (@ 0x40002800) AM/PM notation </i>
//    <check> 
//      <loc> ( (unsigned int) RTC_TR ) </loc>
//      <o.22..22> PM
//    </check>
//  </item>
//  


// ----------------------------------  Field Item: RTC_TR_HT  -------------------------------------
// SVD Line: 9446

//  <item> SFDITEM_FIELD__RTC_TR_HT
//    <name> HT </name>
//    <rw> 
//    <i> [Bits 21..20] RW (@ 0x40002800) Hour tens in BCD format </i>
//    <edit> 
//      <loc> ( (unsigned char)((RTC_TR >> 20) & 0x3), ((RTC_TR = (RTC_TR & ~(0x3UL << 20 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 20 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------------  Field Item: RTC_TR_HU  -------------------------------------
// SVD Line: 9452

//  <item> SFDITEM_FIELD__RTC_TR_HU
//    <name> HU </name>
//    <rw> 
//    <i> [Bits 19..16] RW (@ 0x40002800) Hour units in BCD format </i>
//    <edit> 
//      <loc> ( (unsigned char)((RTC_TR >> 16) & 0xF), ((RTC_TR = (RTC_TR & ~(0xFUL << 16 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 16 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------------  Field Item: RTC_TR_MNT  -------------------------------------
// SVD Line: 9458

//  <item> SFDITEM_FIELD__RTC_TR_MNT
//    <name> MNT </name>
//    <rw> 
//    <i> [Bits 14..12] RW (@ 0x40002800) Minute tens in BCD format </i>
//    <edit> 
//      <loc> ( (unsigned char)((RTC_TR >> 12) & 0x7), ((RTC_TR = (RTC_TR & ~(0x7UL << 12 )) | ((unsigned long)(Gui_u8:GuiVal & 0x7) << 12 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------------  Field Item: RTC_TR_MNU  -------------------------------------
// SVD Line: 9464

//  <item> SFDITEM_FIELD__RTC_TR_MNU
//    <name> MNU </name>
//    <rw> 
//    <i> [Bits 11..8] RW (@ 0x40002800) Minute units in BCD format </i>
//    <edit> 
//      <loc> ( (unsigned char)((RTC_TR >> 8) & 0xF), ((RTC_TR = (RTC_TR & ~(0xFUL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------------  Field Item: RTC_TR_ST  -------------------------------------
// SVD Line: 9470

//  <item> SFDITEM_FIELD__RTC_TR_ST
//    <name> ST </name>
//    <rw> 
//    <i> [Bits 6..4] RW (@ 0x40002800) Second tens in BCD format </i>
//    <edit> 
//      <loc> ( (unsigned char)((RTC_TR >> 4) & 0x7), ((RTC_TR = (RTC_TR & ~(0x7UL << 4 )) | ((unsigned long)(Gui_u8:GuiVal & 0x7) << 4 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------------  Field Item: RTC_TR_SU  -------------------------------------
// SVD Line: 9476

//  <item> SFDITEM_FIELD__RTC_TR_SU
//    <name> SU </name>
//    <rw> 
//    <i> [Bits 3..0] RW (@ 0x40002800) Second units in BCD format </i>
//    <edit> 
//      <loc> ( (unsigned char)((RTC_TR >> 0) & 0xF), ((RTC_TR = (RTC_TR & ~(0xFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------------  Register RTree: RTC_TR  -------------------------------------
// SVD Line: 9431

//  <rtree> SFDITEM_REG__RTC_TR
//    <name> TR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40002800) time register </i>
//    <loc> ( (unsigned int)((RTC_TR >> 0) & 0xFFFFFFFF), ((RTC_TR = (RTC_TR & ~(0x7F7F7FUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x7F7F7F) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__RTC_TR_PM </item>
//    <item> SFDITEM_FIELD__RTC_TR_HT </item>
//    <item> SFDITEM_FIELD__RTC_TR_HU </item>
//    <item> SFDITEM_FIELD__RTC_TR_MNT </item>
//    <item> SFDITEM_FIELD__RTC_TR_MNU </item>
//    <item> SFDITEM_FIELD__RTC_TR_ST </item>
//    <item> SFDITEM_FIELD__RTC_TR_SU </item>
//  </rtree>
//  


// ------------------------------  Register Item Address: RTC_DR  ---------------------------------
// SVD Line: 9484

unsigned int RTC_DR __AT (0x40002804);



// ----------------------------------  Field Item: RTC_DR_YT  -------------------------------------
// SVD Line: 9493

//  <item> SFDITEM_FIELD__RTC_DR_YT
//    <name> YT </name>
//    <rw> 
//    <i> [Bits 23..20] RW (@ 0x40002804) Year tens in BCD format </i>
//    <edit> 
//      <loc> ( (unsigned char)((RTC_DR >> 20) & 0xF), ((RTC_DR = (RTC_DR & ~(0xFUL << 20 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 20 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------------  Field Item: RTC_DR_YU  -------------------------------------
// SVD Line: 9499

//  <item> SFDITEM_FIELD__RTC_DR_YU
//    <name> YU </name>
//    <rw> 
//    <i> [Bits 19..16] RW (@ 0x40002804) Year units in BCD format </i>
//    <edit> 
//      <loc> ( (unsigned char)((RTC_DR >> 16) & 0xF), ((RTC_DR = (RTC_DR & ~(0xFUL << 16 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 16 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------------  Field Item: RTC_DR_WDU  -------------------------------------
// SVD Line: 9505

//  <item> SFDITEM_FIELD__RTC_DR_WDU
//    <name> WDU </name>
//    <rw> 
//    <i> [Bits 15..13] RW (@ 0x40002804) Week day units </i>
//    <edit> 
//      <loc> ( (unsigned char)((RTC_DR >> 13) & 0x7), ((RTC_DR = (RTC_DR & ~(0x7UL << 13 )) | ((unsigned long)(Gui_u8:GuiVal & 0x7) << 13 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------------  Field Item: RTC_DR_MT  -------------------------------------
// SVD Line: 9511

//  <item> SFDITEM_FIELD__RTC_DR_MT
//    <name> MT </name>
//    <rw> 
//    <i> [Bit 12] RW (@ 0x40002804) Month tens in BCD format </i>
//    <check> 
//      <loc> ( (unsigned int) RTC_DR ) </loc>
//      <o.12..12> MT
//    </check>
//  </item>
//  


// ----------------------------------  Field Item: RTC_DR_MU  -------------------------------------
// SVD Line: 9517

//  <item> SFDITEM_FIELD__RTC_DR_MU
//    <name> MU </name>
//    <rw> 
//    <i> [Bits 11..8] RW (@ 0x40002804) Month units in BCD format </i>
//    <edit> 
//      <loc> ( (unsigned char)((RTC_DR >> 8) & 0xF), ((RTC_DR = (RTC_DR & ~(0xFUL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------------  Field Item: RTC_DR_DT  -------------------------------------
// SVD Line: 9523

//  <item> SFDITEM_FIELD__RTC_DR_DT
//    <name> DT </name>
//    <rw> 
//    <i> [Bits 5..4] RW (@ 0x40002804) Date tens in BCD format </i>
//    <edit> 
//      <loc> ( (unsigned char)((RTC_DR >> 4) & 0x3), ((RTC_DR = (RTC_DR & ~(0x3UL << 4 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 4 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------------  Field Item: RTC_DR_DU  -------------------------------------
// SVD Line: 9529

//  <item> SFDITEM_FIELD__RTC_DR_DU
//    <name> DU </name>
//    <rw> 
//    <i> [Bits 3..0] RW (@ 0x40002804) Date units in BCD format </i>
//    <edit> 
//      <loc> ( (unsigned char)((RTC_DR >> 0) & 0xF), ((RTC_DR = (RTC_DR & ~(0xFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------------  Register RTree: RTC_DR  -------------------------------------
// SVD Line: 9484

//  <rtree> SFDITEM_REG__RTC_DR
//    <name> DR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40002804) date register </i>
//    <loc> ( (unsigned int)((RTC_DR >> 0) & 0xFFFFFFFF), ((RTC_DR = (RTC_DR & ~(0xFFFF3FUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF3F) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__RTC_DR_YT </item>
//    <item> SFDITEM_FIELD__RTC_DR_YU </item>
//    <item> SFDITEM_FIELD__RTC_DR_WDU </item>
//    <item> SFDITEM_FIELD__RTC_DR_MT </item>
//    <item> SFDITEM_FIELD__RTC_DR_MU </item>
//    <item> SFDITEM_FIELD__RTC_DR_DT </item>
//    <item> SFDITEM_FIELD__RTC_DR_DU </item>
//  </rtree>
//  


// ------------------------------  Register Item Address: RTC_CR  ---------------------------------
// SVD Line: 9537

unsigned int RTC_CR __AT (0x40002808);



// ---------------------------------  Field Item: RTC_CR_COE  -------------------------------------
// SVD Line: 9546

//  <item> SFDITEM_FIELD__RTC_CR_COE
//    <name> COE </name>
//    <rw> 
//    <i> [Bit 23] RW (@ 0x40002808) Calibration output enable </i>
//    <check> 
//      <loc> ( (unsigned int) RTC_CR ) </loc>
//      <o.23..23> COE
//    </check>
//  </item>
//  


// ---------------------------------  Field Item: RTC_CR_OSEL  ------------------------------------
// SVD Line: 9552

//  <item> SFDITEM_FIELD__RTC_CR_OSEL
//    <name> OSEL </name>
//    <rw> 
//    <i> [Bits 22..21] RW (@ 0x40002808) Output selection </i>
//    <edit> 
//      <loc> ( (unsigned char)((RTC_CR >> 21) & 0x3), ((RTC_CR = (RTC_CR & ~(0x3UL << 21 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 21 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------------  Field Item: RTC_CR_POL  -------------------------------------
// SVD Line: 9558

//  <item> SFDITEM_FIELD__RTC_CR_POL
//    <name> POL </name>
//    <rw> 
//    <i> [Bit 20] RW (@ 0x40002808) Output polarity </i>
//    <check> 
//      <loc> ( (unsigned int) RTC_CR ) </loc>
//      <o.20..20> POL
//    </check>
//  </item>
//  


// --------------------------------  Field Item: RTC_CR_COSEL  ------------------------------------
// SVD Line: 9564

//  <item> SFDITEM_FIELD__RTC_CR_COSEL
//    <name> COSEL </name>
//    <rw> 
//    <i> [Bit 19] RW (@ 0x40002808) Calibration Output  selection </i>
//    <check> 
//      <loc> ( (unsigned int) RTC_CR ) </loc>
//      <o.19..19> COSEL
//    </check>
//  </item>
//  


// ---------------------------------  Field Item: RTC_CR_BKP  -------------------------------------
// SVD Line: 9571

//  <item> SFDITEM_FIELD__RTC_CR_BKP
//    <name> BKP </name>
//    <rw> 
//    <i> [Bit 18] RW (@ 0x40002808) Backup </i>
//    <check> 
//      <loc> ( (unsigned int) RTC_CR ) </loc>
//      <o.18..18> BKP
//    </check>
//  </item>
//  


// --------------------------------  Field Item: RTC_CR_SUB1H  ------------------------------------
// SVD Line: 9577

//  <item> SFDITEM_FIELD__RTC_CR_SUB1H
//    <name> SUB1H </name>
//    <rw> 
//    <i> [Bit 17] RW (@ 0x40002808) Subtract 1 hour (winter time  change) </i>
//    <check> 
//      <loc> ( (unsigned int) RTC_CR ) </loc>
//      <o.17..17> SUB1H
//    </check>
//  </item>
//  


// --------------------------------  Field Item: RTC_CR_ADD1H  ------------------------------------
// SVD Line: 9584

//  <item> SFDITEM_FIELD__RTC_CR_ADD1H
//    <name> ADD1H </name>
//    <rw> 
//    <i> [Bit 16] RW (@ 0x40002808) Add 1 hour (summer time  change) </i>
//    <check> 
//      <loc> ( (unsigned int) RTC_CR ) </loc>
//      <o.16..16> ADD1H
//    </check>
//  </item>
//  


// ---------------------------------  Field Item: RTC_CR_TSIE  ------------------------------------
// SVD Line: 9591

//  <item> SFDITEM_FIELD__RTC_CR_TSIE
//    <name> TSIE </name>
//    <rw> 
//    <i> [Bit 15] RW (@ 0x40002808) Time-stamp interrupt  enable </i>
//    <check> 
//      <loc> ( (unsigned int) RTC_CR ) </loc>
//      <o.15..15> TSIE
//    </check>
//  </item>
//  


// --------------------------------  Field Item: RTC_CR_WUTIE  ------------------------------------
// SVD Line: 9598

//  <item> SFDITEM_FIELD__RTC_CR_WUTIE
//    <name> WUTIE </name>
//    <rw> 
//    <i> [Bit 14] RW (@ 0x40002808) Wakeup timer interrupt  enable </i>
//    <check> 
//      <loc> ( (unsigned int) RTC_CR ) </loc>
//      <o.14..14> WUTIE
//    </check>
//  </item>
//  


// --------------------------------  Field Item: RTC_CR_ALRBIE  -----------------------------------
// SVD Line: 9605

//  <item> SFDITEM_FIELD__RTC_CR_ALRBIE
//    <name> ALRBIE </name>
//    <rw> 
//    <i> [Bit 13] RW (@ 0x40002808) Alarm B interrupt enable </i>
//    <check> 
//      <loc> ( (unsigned int) RTC_CR ) </loc>
//      <o.13..13> ALRBIE
//    </check>
//  </item>
//  


// --------------------------------  Field Item: RTC_CR_ALRAIE  -----------------------------------
// SVD Line: 9611

//  <item> SFDITEM_FIELD__RTC_CR_ALRAIE
//    <name> ALRAIE </name>
//    <rw> 
//    <i> [Bit 12] RW (@ 0x40002808) Alarm A interrupt enable </i>
//    <check> 
//      <loc> ( (unsigned int) RTC_CR ) </loc>
//      <o.12..12> ALRAIE
//    </check>
//  </item>
//  


// ---------------------------------  Field Item: RTC_CR_TSE  -------------------------------------
// SVD Line: 9617

//  <item> SFDITEM_FIELD__RTC_CR_TSE
//    <name> TSE </name>
//    <rw> 
//    <i> [Bit 11] RW (@ 0x40002808) Time stamp enable </i>
//    <check> 
//      <loc> ( (unsigned int) RTC_CR ) </loc>
//      <o.11..11> TSE
//    </check>
//  </item>
//  


// ---------------------------------  Field Item: RTC_CR_WUTE  ------------------------------------
// SVD Line: 9623

//  <item> SFDITEM_FIELD__RTC_CR_WUTE
//    <name> WUTE </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x40002808) Wakeup timer enable </i>
//    <check> 
//      <loc> ( (unsigned int) RTC_CR ) </loc>
//      <o.10..10> WUTE
//    </check>
//  </item>
//  


// --------------------------------  Field Item: RTC_CR_ALRBE  ------------------------------------
// SVD Line: 9629

//  <item> SFDITEM_FIELD__RTC_CR_ALRBE
//    <name> ALRBE </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x40002808) Alarm B enable </i>
//    <check> 
//      <loc> ( (unsigned int) RTC_CR ) </loc>
//      <o.9..9> ALRBE
//    </check>
//  </item>
//  


// --------------------------------  Field Item: RTC_CR_ALRAE  ------------------------------------
// SVD Line: 9635

//  <item> SFDITEM_FIELD__RTC_CR_ALRAE
//    <name> ALRAE </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x40002808) Alarm A enable </i>
//    <check> 
//      <loc> ( (unsigned int) RTC_CR ) </loc>
//      <o.8..8> ALRAE
//    </check>
//  </item>
//  


// ---------------------------------  Field Item: RTC_CR_DCE  -------------------------------------
// SVD Line: 9641

//  <item> SFDITEM_FIELD__RTC_CR_DCE
//    <name> DCE </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x40002808) Coarse digital calibration  enable </i>
//    <check> 
//      <loc> ( (unsigned int) RTC_CR ) </loc>
//      <o.7..7> DCE
//    </check>
//  </item>
//  


// ---------------------------------  Field Item: RTC_CR_FMT  -------------------------------------
// SVD Line: 9648

//  <item> SFDITEM_FIELD__RTC_CR_FMT
//    <name> FMT </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x40002808) Hour format </i>
//    <check> 
//      <loc> ( (unsigned int) RTC_CR ) </loc>
//      <o.6..6> FMT
//    </check>
//  </item>
//  


// -------------------------------  Field Item: RTC_CR_BYPSHAD  -----------------------------------
// SVD Line: 9654

//  <item> SFDITEM_FIELD__RTC_CR_BYPSHAD
//    <name> BYPSHAD </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x40002808) Bypass the shadow  registers </i>
//    <check> 
//      <loc> ( (unsigned int) RTC_CR ) </loc>
//      <o.5..5> BYPSHAD
//    </check>
//  </item>
//  


// -------------------------------  Field Item: RTC_CR_REFCKON  -----------------------------------
// SVD Line: 9661

//  <item> SFDITEM_FIELD__RTC_CR_REFCKON
//    <name> REFCKON </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x40002808) Reference clock detection enable (50 or  60 Hz) </i>
//    <check> 
//      <loc> ( (unsigned int) RTC_CR ) </loc>
//      <o.4..4> REFCKON
//    </check>
//  </item>
//  


// --------------------------------  Field Item: RTC_CR_TSEDGE  -----------------------------------
// SVD Line: 9668

//  <item> SFDITEM_FIELD__RTC_CR_TSEDGE
//    <name> TSEDGE </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x40002808) Time-stamp event active  edge </i>
//    <check> 
//      <loc> ( (unsigned int) RTC_CR ) </loc>
//      <o.3..3> TSEDGE
//    </check>
//  </item>
//  


// --------------------------------  Field Item: RTC_CR_WCKSEL  -----------------------------------
// SVD Line: 9675

//  <item> SFDITEM_FIELD__RTC_CR_WCKSEL
//    <name> WCKSEL </name>
//    <rw> 
//    <i> [Bits 2..0] RW (@ 0x40002808) Wakeup clock selection </i>
//    <edit> 
//      <loc> ( (unsigned char)((RTC_CR >> 0) & 0x7), ((RTC_CR = (RTC_CR & ~(0x7UL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0x7) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------------  Register RTree: RTC_CR  -------------------------------------
// SVD Line: 9537

//  <rtree> SFDITEM_REG__RTC_CR
//    <name> CR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40002808) control register </i>
//    <loc> ( (unsigned int)((RTC_CR >> 0) & 0xFFFFFFFF), ((RTC_CR = (RTC_CR & ~(0xFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__RTC_CR_COE </item>
//    <item> SFDITEM_FIELD__RTC_CR_OSEL </item>
//    <item> SFDITEM_FIELD__RTC_CR_POL </item>
//    <item> SFDITEM_FIELD__RTC_CR_COSEL </item>
//    <item> SFDITEM_FIELD__RTC_CR_BKP </item>
//    <item> SFDITEM_FIELD__RTC_CR_SUB1H </item>
//    <item> SFDITEM_FIELD__RTC_CR_ADD1H </item>
//    <item> SFDITEM_FIELD__RTC_CR_TSIE </item>
//    <item> SFDITEM_FIELD__RTC_CR_WUTIE </item>
//    <item> SFDITEM_FIELD__RTC_CR_ALRBIE </item>
//    <item> SFDITEM_FIELD__RTC_CR_ALRAIE </item>
//    <item> SFDITEM_FIELD__RTC_CR_TSE </item>
//    <item> SFDITEM_FIELD__RTC_CR_WUTE </item>
//    <item> SFDITEM_FIELD__RTC_CR_ALRBE </item>
//    <item> SFDITEM_FIELD__RTC_CR_ALRAE </item>
//    <item> SFDITEM_FIELD__RTC_CR_DCE </item>
//    <item> SFDITEM_FIELD__RTC_CR_FMT </item>
//    <item> SFDITEM_FIELD__RTC_CR_BYPSHAD </item>
//    <item> SFDITEM_FIELD__RTC_CR_REFCKON </item>
//    <item> SFDITEM_FIELD__RTC_CR_TSEDGE </item>
//    <item> SFDITEM_FIELD__RTC_CR_WCKSEL </item>
//  </rtree>
//  


// -----------------------------  Register Item Address: RTC_ISR  ---------------------------------
// SVD Line: 9683

unsigned int RTC_ISR __AT (0x4000280C);



// -------------------------------  Field Item: RTC_ISR_ALRAWF  -----------------------------------
// SVD Line: 9692

//  <item> SFDITEM_FIELD__RTC_ISR_ALRAWF
//    <name> ALRAWF </name>
//    <r> 
//    <i> [Bit 0] RO (@ 0x4000280C) Alarm A write flag </i>
//    <check> 
//      <loc> ( (unsigned int) RTC_ISR ) </loc>
//      <o.0..0> ALRAWF
//    </check>
//  </item>
//  


// -------------------------------  Field Item: RTC_ISR_ALRBWF  -----------------------------------
// SVD Line: 9699

//  <item> SFDITEM_FIELD__RTC_ISR_ALRBWF
//    <name> ALRBWF </name>
//    <r> 
//    <i> [Bit 1] RO (@ 0x4000280C) Alarm B write flag </i>
//    <check> 
//      <loc> ( (unsigned int) RTC_ISR ) </loc>
//      <o.1..1> ALRBWF
//    </check>
//  </item>
//  


// --------------------------------  Field Item: RTC_ISR_WUTWF  -----------------------------------
// SVD Line: 9706

//  <item> SFDITEM_FIELD__RTC_ISR_WUTWF
//    <name> WUTWF </name>
//    <r> 
//    <i> [Bit 2] RO (@ 0x4000280C) Wakeup timer write flag </i>
//    <check> 
//      <loc> ( (unsigned int) RTC_ISR ) </loc>
//      <o.2..2> WUTWF
//    </check>
//  </item>
//  


// --------------------------------  Field Item: RTC_ISR_SHPF  ------------------------------------
// SVD Line: 9713

//  <item> SFDITEM_FIELD__RTC_ISR_SHPF
//    <name> SHPF </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x4000280C) Shift operation pending </i>
//    <check> 
//      <loc> ( (unsigned int) RTC_ISR ) </loc>
//      <o.3..3> SHPF
//    </check>
//  </item>
//  


// --------------------------------  Field Item: RTC_ISR_INITS  -----------------------------------
// SVD Line: 9720

//  <item> SFDITEM_FIELD__RTC_ISR_INITS
//    <name> INITS </name>
//    <r> 
//    <i> [Bit 4] RO (@ 0x4000280C) Initialization status flag </i>
//    <check> 
//      <loc> ( (unsigned int) RTC_ISR ) </loc>
//      <o.4..4> INITS
//    </check>
//  </item>
//  


// ---------------------------------  Field Item: RTC_ISR_RSF  ------------------------------------
// SVD Line: 9727

//  <item> SFDITEM_FIELD__RTC_ISR_RSF
//    <name> RSF </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x4000280C) Registers synchronization  flag </i>
//    <check> 
//      <loc> ( (unsigned int) RTC_ISR ) </loc>
//      <o.5..5> RSF
//    </check>
//  </item>
//  


// --------------------------------  Field Item: RTC_ISR_INITF  -----------------------------------
// SVD Line: 9735

//  <item> SFDITEM_FIELD__RTC_ISR_INITF
//    <name> INITF </name>
//    <r> 
//    <i> [Bit 6] RO (@ 0x4000280C) Initialization flag </i>
//    <check> 
//      <loc> ( (unsigned int) RTC_ISR ) </loc>
//      <o.6..6> INITF
//    </check>
//  </item>
//  


// --------------------------------  Field Item: RTC_ISR_INIT  ------------------------------------
// SVD Line: 9742

//  <item> SFDITEM_FIELD__RTC_ISR_INIT
//    <name> INIT </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x4000280C) Initialization mode </i>
//    <check> 
//      <loc> ( (unsigned int) RTC_ISR ) </loc>
//      <o.7..7> INIT
//    </check>
//  </item>
//  


// --------------------------------  Field Item: RTC_ISR_ALRAF  -----------------------------------
// SVD Line: 9749

//  <item> SFDITEM_FIELD__RTC_ISR_ALRAF
//    <name> ALRAF </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x4000280C) Alarm A flag </i>
//    <check> 
//      <loc> ( (unsigned int) RTC_ISR ) </loc>
//      <o.8..8> ALRAF
//    </check>
//  </item>
//  


// --------------------------------  Field Item: RTC_ISR_ALRBF  -----------------------------------
// SVD Line: 9756

//  <item> SFDITEM_FIELD__RTC_ISR_ALRBF
//    <name> ALRBF </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x4000280C) Alarm B flag </i>
//    <check> 
//      <loc> ( (unsigned int) RTC_ISR ) </loc>
//      <o.9..9> ALRBF
//    </check>
//  </item>
//  


// --------------------------------  Field Item: RTC_ISR_WUTF  ------------------------------------
// SVD Line: 9763

//  <item> SFDITEM_FIELD__RTC_ISR_WUTF
//    <name> WUTF </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x4000280C) Wakeup timer flag </i>
//    <check> 
//      <loc> ( (unsigned int) RTC_ISR ) </loc>
//      <o.10..10> WUTF
//    </check>
//  </item>
//  


// ---------------------------------  Field Item: RTC_ISR_TSF  ------------------------------------
// SVD Line: 9770

//  <item> SFDITEM_FIELD__RTC_ISR_TSF
//    <name> TSF </name>
//    <rw> 
//    <i> [Bit 11] RW (@ 0x4000280C) Time-stamp flag </i>
//    <check> 
//      <loc> ( (unsigned int) RTC_ISR ) </loc>
//      <o.11..11> TSF
//    </check>
//  </item>
//  


// --------------------------------  Field Item: RTC_ISR_TSOVF  -----------------------------------
// SVD Line: 9777

//  <item> SFDITEM_FIELD__RTC_ISR_TSOVF
//    <name> TSOVF </name>
//    <rw> 
//    <i> [Bit 12] RW (@ 0x4000280C) Time-stamp overflow flag </i>
//    <check> 
//      <loc> ( (unsigned int) RTC_ISR ) </loc>
//      <o.12..12> TSOVF
//    </check>
//  </item>
//  


// -------------------------------  Field Item: RTC_ISR_TAMP1F  -----------------------------------
// SVD Line: 9784

//  <item> SFDITEM_FIELD__RTC_ISR_TAMP1F
//    <name> TAMP1F </name>
//    <rw> 
//    <i> [Bit 13] RW (@ 0x4000280C) Tamper detection flag </i>
//    <check> 
//      <loc> ( (unsigned int) RTC_ISR ) </loc>
//      <o.13..13> TAMP1F
//    </check>
//  </item>
//  


// -------------------------------  Field Item: RTC_ISR_TAMP2F  -----------------------------------
// SVD Line: 9791

//  <item> SFDITEM_FIELD__RTC_ISR_TAMP2F
//    <name> TAMP2F </name>
//    <rw> 
//    <i> [Bit 14] RW (@ 0x4000280C) TAMPER2 detection flag </i>
//    <check> 
//      <loc> ( (unsigned int) RTC_ISR ) </loc>
//      <o.14..14> TAMP2F
//    </check>
//  </item>
//  


// -------------------------------  Field Item: RTC_ISR_RECALPF  ----------------------------------
// SVD Line: 9798

//  <item> SFDITEM_FIELD__RTC_ISR_RECALPF
//    <name> RECALPF </name>
//    <r> 
//    <i> [Bit 16] RO (@ 0x4000280C) Recalibration pending Flag </i>
//    <check> 
//      <loc> ( (unsigned int) RTC_ISR ) </loc>
//      <o.16..16> RECALPF
//    </check>
//  </item>
//  


// ---------------------------------  Register RTree: RTC_ISR  ------------------------------------
// SVD Line: 9683

//  <rtree> SFDITEM_REG__RTC_ISR
//    <name> ISR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4000280C) initialization and status  register </i>
//    <loc> ( (unsigned int)((RTC_ISR >> 0) & 0xFFFFFFFF), ((RTC_ISR = (RTC_ISR & ~(0x7FA8UL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x7FA8) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__RTC_ISR_ALRAWF </item>
//    <item> SFDITEM_FIELD__RTC_ISR_ALRBWF </item>
//    <item> SFDITEM_FIELD__RTC_ISR_WUTWF </item>
//    <item> SFDITEM_FIELD__RTC_ISR_SHPF </item>
//    <item> SFDITEM_FIELD__RTC_ISR_INITS </item>
//    <item> SFDITEM_FIELD__RTC_ISR_RSF </item>
//    <item> SFDITEM_FIELD__RTC_ISR_INITF </item>
//    <item> SFDITEM_FIELD__RTC_ISR_INIT </item>
//    <item> SFDITEM_FIELD__RTC_ISR_ALRAF </item>
//    <item> SFDITEM_FIELD__RTC_ISR_ALRBF </item>
//    <item> SFDITEM_FIELD__RTC_ISR_WUTF </item>
//    <item> SFDITEM_FIELD__RTC_ISR_TSF </item>
//    <item> SFDITEM_FIELD__RTC_ISR_TSOVF </item>
//    <item> SFDITEM_FIELD__RTC_ISR_TAMP1F </item>
//    <item> SFDITEM_FIELD__RTC_ISR_TAMP2F </item>
//    <item> SFDITEM_FIELD__RTC_ISR_RECALPF </item>
//  </rtree>
//  


// -----------------------------  Register Item Address: RTC_PRER  --------------------------------
// SVD Line: 9807

unsigned int RTC_PRER __AT (0x40002810);



// ------------------------------  Field Item: RTC_PRER_PREDIV_A  ---------------------------------
// SVD Line: 9816

//  <item> SFDITEM_FIELD__RTC_PRER_PREDIV_A
//    <name> PREDIV_A </name>
//    <rw> 
//    <i> [Bits 22..16] RW (@ 0x40002810) Asynchronous prescaler  factor </i>
//    <edit> 
//      <loc> ( (unsigned char)((RTC_PRER >> 16) & 0x7F), ((RTC_PRER = (RTC_PRER & ~(0x7FUL << 16 )) | ((unsigned long)(Gui_u8:GuiVal & 0x7F) << 16 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: RTC_PRER_PREDIV_S  ---------------------------------
// SVD Line: 9823

//  <item> SFDITEM_FIELD__RTC_PRER_PREDIV_S
//    <name> PREDIV_S </name>
//    <rw> 
//    <i> [Bits 14..0] RW (@ 0x40002810) Synchronous prescaler  factor </i>
//    <edit> 
//      <loc> ( (unsigned short)((RTC_PRER >> 0) & 0x7FFF), ((RTC_PRER = (RTC_PRER & ~(0x7FFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0x7FFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Register RTree: RTC_PRER  ------------------------------------
// SVD Line: 9807

//  <rtree> SFDITEM_REG__RTC_PRER
//    <name> PRER </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40002810) prescaler register </i>
//    <loc> ( (unsigned int)((RTC_PRER >> 0) & 0xFFFFFFFF), ((RTC_PRER = (RTC_PRER & ~(0x7F7FFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x7F7FFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__RTC_PRER_PREDIV_A </item>
//    <item> SFDITEM_FIELD__RTC_PRER_PREDIV_S </item>
//  </rtree>
//  


// -----------------------------  Register Item Address: RTC_WUTR  --------------------------------
// SVD Line: 9832

unsigned int RTC_WUTR __AT (0x40002814);



// --------------------------------  Field Item: RTC_WUTR_WUT  ------------------------------------
// SVD Line: 9841

//  <item> SFDITEM_FIELD__RTC_WUTR_WUT
//    <name> WUT </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x40002814) Wakeup auto-reload value  bits </i>
//    <edit> 
//      <loc> ( (unsigned short)((RTC_WUTR >> 0) & 0xFFFF), ((RTC_WUTR = (RTC_WUTR & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Register RTree: RTC_WUTR  ------------------------------------
// SVD Line: 9832

//  <rtree> SFDITEM_REG__RTC_WUTR
//    <name> WUTR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40002814) wakeup timer register </i>
//    <loc> ( (unsigned int)((RTC_WUTR >> 0) & 0xFFFFFFFF), ((RTC_WUTR = (RTC_WUTR & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__RTC_WUTR_WUT </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: RTC_CALIBR  -------------------------------
// SVD Line: 9850

unsigned int RTC_CALIBR __AT (0x40002818);



// -------------------------------  Field Item: RTC_CALIBR_DCS  -----------------------------------
// SVD Line: 9859

//  <item> SFDITEM_FIELD__RTC_CALIBR_DCS
//    <name> DCS </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x40002818) Digital calibration sign </i>
//    <check> 
//      <loc> ( (unsigned int) RTC_CALIBR ) </loc>
//      <o.7..7> DCS
//    </check>
//  </item>
//  


// --------------------------------  Field Item: RTC_CALIBR_DC  -----------------------------------
// SVD Line: 9865

//  <item> SFDITEM_FIELD__RTC_CALIBR_DC
//    <name> DC </name>
//    <rw> 
//    <i> [Bits 4..0] RW (@ 0x40002818) Digital calibration </i>
//    <edit> 
//      <loc> ( (unsigned char)((RTC_CALIBR >> 0) & 0x1F), ((RTC_CALIBR = (RTC_CALIBR & ~(0x1FUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0x1F) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: RTC_CALIBR  -----------------------------------
// SVD Line: 9850

//  <rtree> SFDITEM_REG__RTC_CALIBR
//    <name> CALIBR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40002818) calibration register </i>
//    <loc> ( (unsigned int)((RTC_CALIBR >> 0) & 0xFFFFFFFF), ((RTC_CALIBR = (RTC_CALIBR & ~(0x9FUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x9F) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__RTC_CALIBR_DCS </item>
//    <item> SFDITEM_FIELD__RTC_CALIBR_DC </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: RTC_ALRMAR  -------------------------------
// SVD Line: 9873

unsigned int RTC_ALRMAR __AT (0x4000281C);



// -------------------------------  Field Item: RTC_ALRMAR_MSK4  ----------------------------------
// SVD Line: 9882

//  <item> SFDITEM_FIELD__RTC_ALRMAR_MSK4
//    <name> MSK4 </name>
//    <rw> 
//    <i> [Bit 31] RW (@ 0x4000281C) Alarm A date mask </i>
//    <check> 
//      <loc> ( (unsigned int) RTC_ALRMAR ) </loc>
//      <o.31..31> MSK4
//    </check>
//  </item>
//  


// ------------------------------  Field Item: RTC_ALRMAR_WDSEL  ----------------------------------
// SVD Line: 9888

//  <item> SFDITEM_FIELD__RTC_ALRMAR_WDSEL
//    <name> WDSEL </name>
//    <rw> 
//    <i> [Bit 30] RW (@ 0x4000281C) Week day selection </i>
//    <check> 
//      <loc> ( (unsigned int) RTC_ALRMAR ) </loc>
//      <o.30..30> WDSEL
//    </check>
//  </item>
//  


// --------------------------------  Field Item: RTC_ALRMAR_DT  -----------------------------------
// SVD Line: 9894

//  <item> SFDITEM_FIELD__RTC_ALRMAR_DT
//    <name> DT </name>
//    <rw> 
//    <i> [Bits 29..28] RW (@ 0x4000281C) Date tens in BCD format </i>
//    <edit> 
//      <loc> ( (unsigned char)((RTC_ALRMAR >> 28) & 0x3), ((RTC_ALRMAR = (RTC_ALRMAR & ~(0x3UL << 28 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 28 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Field Item: RTC_ALRMAR_DU  -----------------------------------
// SVD Line: 9900

//  <item> SFDITEM_FIELD__RTC_ALRMAR_DU
//    <name> DU </name>
//    <rw> 
//    <i> [Bits 27..24] RW (@ 0x4000281C) Date units or day in BCD  format </i>
//    <edit> 
//      <loc> ( (unsigned char)((RTC_ALRMAR >> 24) & 0xF), ((RTC_ALRMAR = (RTC_ALRMAR & ~(0xFUL << 24 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 24 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Field Item: RTC_ALRMAR_MSK3  ----------------------------------
// SVD Line: 9907

//  <item> SFDITEM_FIELD__RTC_ALRMAR_MSK3
//    <name> MSK3 </name>
//    <rw> 
//    <i> [Bit 23] RW (@ 0x4000281C) Alarm A hours mask </i>
//    <check> 
//      <loc> ( (unsigned int) RTC_ALRMAR ) </loc>
//      <o.23..23> MSK3
//    </check>
//  </item>
//  


// --------------------------------  Field Item: RTC_ALRMAR_PM  -----------------------------------
// SVD Line: 9913

//  <item> SFDITEM_FIELD__RTC_ALRMAR_PM
//    <name> PM </name>
//    <rw> 
//    <i> [Bit 22] RW (@ 0x4000281C) AM/PM notation </i>
//    <check> 
//      <loc> ( (unsigned int) RTC_ALRMAR ) </loc>
//      <o.22..22> PM
//    </check>
//  </item>
//  


// --------------------------------  Field Item: RTC_ALRMAR_HT  -----------------------------------
// SVD Line: 9919

//  <item> SFDITEM_FIELD__RTC_ALRMAR_HT
//    <name> HT </name>
//    <rw> 
//    <i> [Bits 21..20] RW (@ 0x4000281C) Hour tens in BCD format </i>
//    <edit> 
//      <loc> ( (unsigned char)((RTC_ALRMAR >> 20) & 0x3), ((RTC_ALRMAR = (RTC_ALRMAR & ~(0x3UL << 20 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 20 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Field Item: RTC_ALRMAR_HU  -----------------------------------
// SVD Line: 9925

//  <item> SFDITEM_FIELD__RTC_ALRMAR_HU
//    <name> HU </name>
//    <rw> 
//    <i> [Bits 19..16] RW (@ 0x4000281C) Hour units in BCD format </i>
//    <edit> 
//      <loc> ( (unsigned char)((RTC_ALRMAR >> 16) & 0xF), ((RTC_ALRMAR = (RTC_ALRMAR & ~(0xFUL << 16 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 16 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Field Item: RTC_ALRMAR_MSK2  ----------------------------------
// SVD Line: 9931

//  <item> SFDITEM_FIELD__RTC_ALRMAR_MSK2
//    <name> MSK2 </name>
//    <rw> 
//    <i> [Bit 15] RW (@ 0x4000281C) Alarm A minutes mask </i>
//    <check> 
//      <loc> ( (unsigned int) RTC_ALRMAR ) </loc>
//      <o.15..15> MSK2
//    </check>
//  </item>
//  


// -------------------------------  Field Item: RTC_ALRMAR_MNT  -----------------------------------
// SVD Line: 9937

//  <item> SFDITEM_FIELD__RTC_ALRMAR_MNT
//    <name> MNT </name>
//    <rw> 
//    <i> [Bits 14..12] RW (@ 0x4000281C) Minute tens in BCD format </i>
//    <edit> 
//      <loc> ( (unsigned char)((RTC_ALRMAR >> 12) & 0x7), ((RTC_ALRMAR = (RTC_ALRMAR & ~(0x7UL << 12 )) | ((unsigned long)(Gui_u8:GuiVal & 0x7) << 12 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Field Item: RTC_ALRMAR_MNU  -----------------------------------
// SVD Line: 9943

//  <item> SFDITEM_FIELD__RTC_ALRMAR_MNU
//    <name> MNU </name>
//    <rw> 
//    <i> [Bits 11..8] RW (@ 0x4000281C) Minute units in BCD format </i>
//    <edit> 
//      <loc> ( (unsigned char)((RTC_ALRMAR >> 8) & 0xF), ((RTC_ALRMAR = (RTC_ALRMAR & ~(0xFUL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Field Item: RTC_ALRMAR_MSK1  ----------------------------------
// SVD Line: 9949

//  <item> SFDITEM_FIELD__RTC_ALRMAR_MSK1
//    <name> MSK1 </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x4000281C) Alarm A seconds mask </i>
//    <check> 
//      <loc> ( (unsigned int) RTC_ALRMAR ) </loc>
//      <o.7..7> MSK1
//    </check>
//  </item>
//  


// --------------------------------  Field Item: RTC_ALRMAR_ST  -----------------------------------
// SVD Line: 9955

//  <item> SFDITEM_FIELD__RTC_ALRMAR_ST
//    <name> ST </name>
//    <rw> 
//    <i> [Bits 6..4] RW (@ 0x4000281C) Second tens in BCD format </i>
//    <edit> 
//      <loc> ( (unsigned char)((RTC_ALRMAR >> 4) & 0x7), ((RTC_ALRMAR = (RTC_ALRMAR & ~(0x7UL << 4 )) | ((unsigned long)(Gui_u8:GuiVal & 0x7) << 4 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Field Item: RTC_ALRMAR_SU  -----------------------------------
// SVD Line: 9961

//  <item> SFDITEM_FIELD__RTC_ALRMAR_SU
//    <name> SU </name>
//    <rw> 
//    <i> [Bits 3..0] RW (@ 0x4000281C) Second units in BCD format </i>
//    <edit> 
//      <loc> ( (unsigned char)((RTC_ALRMAR >> 0) & 0xF), ((RTC_ALRMAR = (RTC_ALRMAR & ~(0xFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: RTC_ALRMAR  -----------------------------------
// SVD Line: 9873

//  <rtree> SFDITEM_REG__RTC_ALRMAR
//    <name> ALRMAR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4000281C) alarm A register </i>
//    <loc> ( (unsigned int)((RTC_ALRMAR >> 0) & 0xFFFFFFFF), ((RTC_ALRMAR = (RTC_ALRMAR & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__RTC_ALRMAR_MSK4 </item>
//    <item> SFDITEM_FIELD__RTC_ALRMAR_WDSEL </item>
//    <item> SFDITEM_FIELD__RTC_ALRMAR_DT </item>
//    <item> SFDITEM_FIELD__RTC_ALRMAR_DU </item>
//    <item> SFDITEM_FIELD__RTC_ALRMAR_MSK3 </item>
//    <item> SFDITEM_FIELD__RTC_ALRMAR_PM </item>
//    <item> SFDITEM_FIELD__RTC_ALRMAR_HT </item>
//    <item> SFDITEM_FIELD__RTC_ALRMAR_HU </item>
//    <item> SFDITEM_FIELD__RTC_ALRMAR_MSK2 </item>
//    <item> SFDITEM_FIELD__RTC_ALRMAR_MNT </item>
//    <item> SFDITEM_FIELD__RTC_ALRMAR_MNU </item>
//    <item> SFDITEM_FIELD__RTC_ALRMAR_MSK1 </item>
//    <item> SFDITEM_FIELD__RTC_ALRMAR_ST </item>
//    <item> SFDITEM_FIELD__RTC_ALRMAR_SU </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: RTC_ALRMBR  -------------------------------
// SVD Line: 9969

unsigned int RTC_ALRMBR __AT (0x40002820);



// -------------------------------  Field Item: RTC_ALRMBR_MSK4  ----------------------------------
// SVD Line: 9978

//  <item> SFDITEM_FIELD__RTC_ALRMBR_MSK4
//    <name> MSK4 </name>
//    <rw> 
//    <i> [Bit 31] RW (@ 0x40002820) Alarm B date mask </i>
//    <check> 
//      <loc> ( (unsigned int) RTC_ALRMBR ) </loc>
//      <o.31..31> MSK4
//    </check>
//  </item>
//  


// ------------------------------  Field Item: RTC_ALRMBR_WDSEL  ----------------------------------
// SVD Line: 9984

//  <item> SFDITEM_FIELD__RTC_ALRMBR_WDSEL
//    <name> WDSEL </name>
//    <rw> 
//    <i> [Bit 30] RW (@ 0x40002820) Week day selection </i>
//    <check> 
//      <loc> ( (unsigned int) RTC_ALRMBR ) </loc>
//      <o.30..30> WDSEL
//    </check>
//  </item>
//  


// --------------------------------  Field Item: RTC_ALRMBR_DT  -----------------------------------
// SVD Line: 9990

//  <item> SFDITEM_FIELD__RTC_ALRMBR_DT
//    <name> DT </name>
//    <rw> 
//    <i> [Bits 29..28] RW (@ 0x40002820) Date tens in BCD format </i>
//    <edit> 
//      <loc> ( (unsigned char)((RTC_ALRMBR >> 28) & 0x3), ((RTC_ALRMBR = (RTC_ALRMBR & ~(0x3UL << 28 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 28 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Field Item: RTC_ALRMBR_DU  -----------------------------------
// SVD Line: 9996

//  <item> SFDITEM_FIELD__RTC_ALRMBR_DU
//    <name> DU </name>
//    <rw> 
//    <i> [Bits 27..24] RW (@ 0x40002820) Date units or day in BCD  format </i>
//    <edit> 
//      <loc> ( (unsigned char)((RTC_ALRMBR >> 24) & 0xF), ((RTC_ALRMBR = (RTC_ALRMBR & ~(0xFUL << 24 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 24 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Field Item: RTC_ALRMBR_MSK3  ----------------------------------
// SVD Line: 10003

//  <item> SFDITEM_FIELD__RTC_ALRMBR_MSK3
//    <name> MSK3 </name>
//    <rw> 
//    <i> [Bit 23] RW (@ 0x40002820) Alarm B hours mask </i>
//    <check> 
//      <loc> ( (unsigned int) RTC_ALRMBR ) </loc>
//      <o.23..23> MSK3
//    </check>
//  </item>
//  


// --------------------------------  Field Item: RTC_ALRMBR_PM  -----------------------------------
// SVD Line: 10009

//  <item> SFDITEM_FIELD__RTC_ALRMBR_PM
//    <name> PM </name>
//    <rw> 
//    <i> [Bit 22] RW (@ 0x40002820) AM/PM notation </i>
//    <check> 
//      <loc> ( (unsigned int) RTC_ALRMBR ) </loc>
//      <o.22..22> PM
//    </check>
//  </item>
//  


// --------------------------------  Field Item: RTC_ALRMBR_HT  -----------------------------------
// SVD Line: 10015

//  <item> SFDITEM_FIELD__RTC_ALRMBR_HT
//    <name> HT </name>
//    <rw> 
//    <i> [Bits 21..20] RW (@ 0x40002820) Hour tens in BCD format </i>
//    <edit> 
//      <loc> ( (unsigned char)((RTC_ALRMBR >> 20) & 0x3), ((RTC_ALRMBR = (RTC_ALRMBR & ~(0x3UL << 20 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 20 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Field Item: RTC_ALRMBR_HU  -----------------------------------
// SVD Line: 10021

//  <item> SFDITEM_FIELD__RTC_ALRMBR_HU
//    <name> HU </name>
//    <rw> 
//    <i> [Bits 19..16] RW (@ 0x40002820) Hour units in BCD format </i>
//    <edit> 
//      <loc> ( (unsigned char)((RTC_ALRMBR >> 16) & 0xF), ((RTC_ALRMBR = (RTC_ALRMBR & ~(0xFUL << 16 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 16 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Field Item: RTC_ALRMBR_MSK2  ----------------------------------
// SVD Line: 10027

//  <item> SFDITEM_FIELD__RTC_ALRMBR_MSK2
//    <name> MSK2 </name>
//    <rw> 
//    <i> [Bit 15] RW (@ 0x40002820) Alarm B minutes mask </i>
//    <check> 
//      <loc> ( (unsigned int) RTC_ALRMBR ) </loc>
//      <o.15..15> MSK2
//    </check>
//  </item>
//  


// -------------------------------  Field Item: RTC_ALRMBR_MNT  -----------------------------------
// SVD Line: 10033

//  <item> SFDITEM_FIELD__RTC_ALRMBR_MNT
//    <name> MNT </name>
//    <rw> 
//    <i> [Bits 14..12] RW (@ 0x40002820) Minute tens in BCD format </i>
//    <edit> 
//      <loc> ( (unsigned char)((RTC_ALRMBR >> 12) & 0x7), ((RTC_ALRMBR = (RTC_ALRMBR & ~(0x7UL << 12 )) | ((unsigned long)(Gui_u8:GuiVal & 0x7) << 12 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Field Item: RTC_ALRMBR_MNU  -----------------------------------
// SVD Line: 10039

//  <item> SFDITEM_FIELD__RTC_ALRMBR_MNU
//    <name> MNU </name>
//    <rw> 
//    <i> [Bits 11..8] RW (@ 0x40002820) Minute units in BCD format </i>
//    <edit> 
//      <loc> ( (unsigned char)((RTC_ALRMBR >> 8) & 0xF), ((RTC_ALRMBR = (RTC_ALRMBR & ~(0xFUL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Field Item: RTC_ALRMBR_MSK1  ----------------------------------
// SVD Line: 10045

//  <item> SFDITEM_FIELD__RTC_ALRMBR_MSK1
//    <name> MSK1 </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x40002820) Alarm B seconds mask </i>
//    <check> 
//      <loc> ( (unsigned int) RTC_ALRMBR ) </loc>
//      <o.7..7> MSK1
//    </check>
//  </item>
//  


// --------------------------------  Field Item: RTC_ALRMBR_ST  -----------------------------------
// SVD Line: 10051

//  <item> SFDITEM_FIELD__RTC_ALRMBR_ST
//    <name> ST </name>
//    <rw> 
//    <i> [Bits 6..4] RW (@ 0x40002820) Second tens in BCD format </i>
//    <edit> 
//      <loc> ( (unsigned char)((RTC_ALRMBR >> 4) & 0x7), ((RTC_ALRMBR = (RTC_ALRMBR & ~(0x7UL << 4 )) | ((unsigned long)(Gui_u8:GuiVal & 0x7) << 4 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Field Item: RTC_ALRMBR_SU  -----------------------------------
// SVD Line: 10057

//  <item> SFDITEM_FIELD__RTC_ALRMBR_SU
//    <name> SU </name>
//    <rw> 
//    <i> [Bits 3..0] RW (@ 0x40002820) Second units in BCD format </i>
//    <edit> 
//      <loc> ( (unsigned char)((RTC_ALRMBR >> 0) & 0xF), ((RTC_ALRMBR = (RTC_ALRMBR & ~(0xFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: RTC_ALRMBR  -----------------------------------
// SVD Line: 9969

//  <rtree> SFDITEM_REG__RTC_ALRMBR
//    <name> ALRMBR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40002820) alarm B register </i>
//    <loc> ( (unsigned int)((RTC_ALRMBR >> 0) & 0xFFFFFFFF), ((RTC_ALRMBR = (RTC_ALRMBR & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__RTC_ALRMBR_MSK4 </item>
//    <item> SFDITEM_FIELD__RTC_ALRMBR_WDSEL </item>
//    <item> SFDITEM_FIELD__RTC_ALRMBR_DT </item>
//    <item> SFDITEM_FIELD__RTC_ALRMBR_DU </item>
//    <item> SFDITEM_FIELD__RTC_ALRMBR_MSK3 </item>
//    <item> SFDITEM_FIELD__RTC_ALRMBR_PM </item>
//    <item> SFDITEM_FIELD__RTC_ALRMBR_HT </item>
//    <item> SFDITEM_FIELD__RTC_ALRMBR_HU </item>
//    <item> SFDITEM_FIELD__RTC_ALRMBR_MSK2 </item>
//    <item> SFDITEM_FIELD__RTC_ALRMBR_MNT </item>
//    <item> SFDITEM_FIELD__RTC_ALRMBR_MNU </item>
//    <item> SFDITEM_FIELD__RTC_ALRMBR_MSK1 </item>
//    <item> SFDITEM_FIELD__RTC_ALRMBR_ST </item>
//    <item> SFDITEM_FIELD__RTC_ALRMBR_SU </item>
//  </rtree>
//  


// -----------------------------  Register Item Address: RTC_WPR  ---------------------------------
// SVD Line: 10065

unsigned int RTC_WPR __AT (0x40002824);



// ---------------------------------  Field Item: RTC_WPR_KEY  ------------------------------------
// SVD Line: 10074

//  <item> SFDITEM_FIELD__RTC_WPR_KEY
//    <name> KEY </name>
//    <w> 
//    <i> [Bits 7..0] WO (@ 0x40002824) Write protection key </i>
//    <edit> 
//      <loc> ( (unsigned char)((RTC_WPR >> 0) & 0x0), ((RTC_WPR = (RTC_WPR & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------------  Register RTree: RTC_WPR  ------------------------------------
// SVD Line: 10065

//  <rtree> SFDITEM_REG__RTC_WPR
//    <name> WPR </name>
//    <w> 
//    <i> [Bits 31..0] WO (@ 0x40002824) write protection register </i>
//    <loc> ( (unsigned int)((RTC_WPR >> 0) & 0xFFFFFFFF), ((RTC_WPR = (RTC_WPR & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__RTC_WPR_KEY </item>
//  </rtree>
//  


// -----------------------------  Register Item Address: RTC_SSR  ---------------------------------
// SVD Line: 10082

unsigned int RTC_SSR __AT (0x40002828);



// ---------------------------------  Field Item: RTC_SSR_SS  -------------------------------------
// SVD Line: 10091

//  <item> SFDITEM_FIELD__RTC_SSR_SS
//    <name> SS </name>
//    <r> 
//    <i> [Bits 15..0] RO (@ 0x40002828) Sub second value </i>
//    <edit> 
//      <loc> ( (unsigned short)((RTC_SSR >> 0) & 0xFFFF) ) </loc>
//    </edit>
//  </item>
//  


// ---------------------------------  Register RTree: RTC_SSR  ------------------------------------
// SVD Line: 10082

//  <rtree> SFDITEM_REG__RTC_SSR
//    <name> SSR </name>
//    <r> 
//    <i> [Bits 31..0] RO (@ 0x40002828) sub second register </i>
//    <loc> ( (unsigned int)((RTC_SSR >> 0) & 0xFFFFFFFF) ) </loc>
//    <item> SFDITEM_FIELD__RTC_SSR_SS </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: RTC_SHIFTR  -------------------------------
// SVD Line: 10099

unsigned int RTC_SHIFTR __AT (0x4000282C);



// ------------------------------  Field Item: RTC_SHIFTR_ADD1S  ----------------------------------
// SVD Line: 10108

//  <item> SFDITEM_FIELD__RTC_SHIFTR_ADD1S
//    <name> ADD1S </name>
//    <w> 
//    <i> [Bit 31] WO (@ 0x4000282C) Add one second </i>
//    <check> 
//      <loc> ( (unsigned int) RTC_SHIFTR ) </loc>
//      <o.31..31> ADD1S
//    </check>
//  </item>
//  


// ------------------------------  Field Item: RTC_SHIFTR_SUBFS  ----------------------------------
// SVD Line: 10114

//  <item> SFDITEM_FIELD__RTC_SHIFTR_SUBFS
//    <name> SUBFS </name>
//    <w> 
//    <i> [Bits 14..0] WO (@ 0x4000282C) Subtract a fraction of a  second </i>
//    <edit> 
//      <loc> ( (unsigned short)((RTC_SHIFTR >> 0) & 0x0), ((RTC_SHIFTR = (RTC_SHIFTR & ~(0x7FFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0x7FFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: RTC_SHIFTR  -----------------------------------
// SVD Line: 10099

//  <rtree> SFDITEM_REG__RTC_SHIFTR
//    <name> SHIFTR </name>
//    <w> 
//    <i> [Bits 31..0] WO (@ 0x4000282C) shift control register </i>
//    <loc> ( (unsigned int)((RTC_SHIFTR >> 0) & 0xFFFFFFFF), ((RTC_SHIFTR = (RTC_SHIFTR & ~(0x80007FFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x80007FFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__RTC_SHIFTR_ADD1S </item>
//    <item> SFDITEM_FIELD__RTC_SHIFTR_SUBFS </item>
//  </rtree>
//  


// -----------------------------  Register Item Address: RTC_TSTR  --------------------------------
// SVD Line: 10123

unsigned int RTC_TSTR __AT (0x40002830);



// ---------------------------------  Field Item: RTC_TSTR_PM  ------------------------------------
// SVD Line: 10132

//  <item> SFDITEM_FIELD__RTC_TSTR_PM
//    <name> PM </name>
//    <r> 
//    <i> [Bit 22] RO (@ 0x40002830) AM/PM notation </i>
//    <check> 
//      <loc> ( (unsigned int) RTC_TSTR ) </loc>
//      <o.22..22> PM
//    </check>
//  </item>
//  


// ---------------------------------  Field Item: RTC_TSTR_HT  ------------------------------------
// SVD Line: 10138

//  <item> SFDITEM_FIELD__RTC_TSTR_HT
//    <name> HT </name>
//    <r> 
//    <i> [Bits 21..20] RO (@ 0x40002830) Hour tens in BCD format </i>
//    <edit> 
//      <loc> ( (unsigned char)((RTC_TSTR >> 20) & 0x3) ) </loc>
//    </edit>
//  </item>
//  


// ---------------------------------  Field Item: RTC_TSTR_HU  ------------------------------------
// SVD Line: 10144

//  <item> SFDITEM_FIELD__RTC_TSTR_HU
//    <name> HU </name>
//    <r> 
//    <i> [Bits 19..16] RO (@ 0x40002830) Hour units in BCD format </i>
//    <edit> 
//      <loc> ( (unsigned char)((RTC_TSTR >> 16) & 0xF) ) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Field Item: RTC_TSTR_MNT  ------------------------------------
// SVD Line: 10150

//  <item> SFDITEM_FIELD__RTC_TSTR_MNT
//    <name> MNT </name>
//    <r> 
//    <i> [Bits 14..12] RO (@ 0x40002830) Minute tens in BCD format </i>
//    <edit> 
//      <loc> ( (unsigned char)((RTC_TSTR >> 12) & 0x7) ) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Field Item: RTC_TSTR_MNU  ------------------------------------
// SVD Line: 10156

//  <item> SFDITEM_FIELD__RTC_TSTR_MNU
//    <name> MNU </name>
//    <r> 
//    <i> [Bits 11..8] RO (@ 0x40002830) Minute units in BCD format </i>
//    <edit> 
//      <loc> ( (unsigned char)((RTC_TSTR >> 8) & 0xF) ) </loc>
//    </edit>
//  </item>
//  


// ---------------------------------  Field Item: RTC_TSTR_ST  ------------------------------------
// SVD Line: 10162

//  <item> SFDITEM_FIELD__RTC_TSTR_ST
//    <name> ST </name>
//    <r> 
//    <i> [Bits 6..4] RO (@ 0x40002830) Second tens in BCD format </i>
//    <edit> 
//      <loc> ( (unsigned char)((RTC_TSTR >> 4) & 0x7) ) </loc>
//    </edit>
//  </item>
//  


// ---------------------------------  Field Item: RTC_TSTR_SU  ------------------------------------
// SVD Line: 10168

//  <item> SFDITEM_FIELD__RTC_TSTR_SU
//    <name> SU </name>
//    <r> 
//    <i> [Bits 3..0] RO (@ 0x40002830) Second units in BCD format </i>
//    <edit> 
//      <loc> ( (unsigned char)((RTC_TSTR >> 0) & 0xF) ) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Register RTree: RTC_TSTR  ------------------------------------
// SVD Line: 10123

//  <rtree> SFDITEM_REG__RTC_TSTR
//    <name> TSTR </name>
//    <r> 
//    <i> [Bits 31..0] RO (@ 0x40002830) time stamp time register </i>
//    <loc> ( (unsigned int)((RTC_TSTR >> 0) & 0xFFFFFFFF) ) </loc>
//    <item> SFDITEM_FIELD__RTC_TSTR_PM </item>
//    <item> SFDITEM_FIELD__RTC_TSTR_HT </item>
//    <item> SFDITEM_FIELD__RTC_TSTR_HU </item>
//    <item> SFDITEM_FIELD__RTC_TSTR_MNT </item>
//    <item> SFDITEM_FIELD__RTC_TSTR_MNU </item>
//    <item> SFDITEM_FIELD__RTC_TSTR_ST </item>
//    <item> SFDITEM_FIELD__RTC_TSTR_SU </item>
//  </rtree>
//  


// -----------------------------  Register Item Address: RTC_TSDR  --------------------------------
// SVD Line: 10176

unsigned int RTC_TSDR __AT (0x40002834);



// --------------------------------  Field Item: RTC_TSDR_WDU  ------------------------------------
// SVD Line: 10185

//  <item> SFDITEM_FIELD__RTC_TSDR_WDU
//    <name> WDU </name>
//    <r> 
//    <i> [Bits 15..13] RO (@ 0x40002834) Week day units </i>
//    <edit> 
//      <loc> ( (unsigned char)((RTC_TSDR >> 13) & 0x7) ) </loc>
//    </edit>
//  </item>
//  


// ---------------------------------  Field Item: RTC_TSDR_MT  ------------------------------------
// SVD Line: 10191

//  <item> SFDITEM_FIELD__RTC_TSDR_MT
//    <name> MT </name>
//    <r> 
//    <i> [Bit 12] RO (@ 0x40002834) Month tens in BCD format </i>
//    <check> 
//      <loc> ( (unsigned int) RTC_TSDR ) </loc>
//      <o.12..12> MT
//    </check>
//  </item>
//  


// ---------------------------------  Field Item: RTC_TSDR_MU  ------------------------------------
// SVD Line: 10197

//  <item> SFDITEM_FIELD__RTC_TSDR_MU
//    <name> MU </name>
//    <r> 
//    <i> [Bits 11..8] RO (@ 0x40002834) Month units in BCD format </i>
//    <edit> 
//      <loc> ( (unsigned char)((RTC_TSDR >> 8) & 0xF) ) </loc>
//    </edit>
//  </item>
//  


// ---------------------------------  Field Item: RTC_TSDR_DT  ------------------------------------
// SVD Line: 10203

//  <item> SFDITEM_FIELD__RTC_TSDR_DT
//    <name> DT </name>
//    <r> 
//    <i> [Bits 5..4] RO (@ 0x40002834) Date tens in BCD format </i>
//    <edit> 
//      <loc> ( (unsigned char)((RTC_TSDR >> 4) & 0x3) ) </loc>
//    </edit>
//  </item>
//  


// ---------------------------------  Field Item: RTC_TSDR_DU  ------------------------------------
// SVD Line: 10209

//  <item> SFDITEM_FIELD__RTC_TSDR_DU
//    <name> DU </name>
//    <r> 
//    <i> [Bits 3..0] RO (@ 0x40002834) Date units in BCD format </i>
//    <edit> 
//      <loc> ( (unsigned char)((RTC_TSDR >> 0) & 0xF) ) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Register RTree: RTC_TSDR  ------------------------------------
// SVD Line: 10176

//  <rtree> SFDITEM_REG__RTC_TSDR
//    <name> TSDR </name>
//    <r> 
//    <i> [Bits 31..0] RO (@ 0x40002834) time stamp date register </i>
//    <loc> ( (unsigned int)((RTC_TSDR >> 0) & 0xFFFFFFFF) ) </loc>
//    <item> SFDITEM_FIELD__RTC_TSDR_WDU </item>
//    <item> SFDITEM_FIELD__RTC_TSDR_MT </item>
//    <item> SFDITEM_FIELD__RTC_TSDR_MU </item>
//    <item> SFDITEM_FIELD__RTC_TSDR_DT </item>
//    <item> SFDITEM_FIELD__RTC_TSDR_DU </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: RTC_TSSSR  --------------------------------
// SVD Line: 10217

unsigned int RTC_TSSSR __AT (0x40002838);



// --------------------------------  Field Item: RTC_TSSSR_SS  ------------------------------------
// SVD Line: 10226

//  <item> SFDITEM_FIELD__RTC_TSSSR_SS
//    <name> SS </name>
//    <r> 
//    <i> [Bits 15..0] RO (@ 0x40002838) Sub second value </i>
//    <edit> 
//      <loc> ( (unsigned short)((RTC_TSSSR >> 0) & 0xFFFF) ) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Register RTree: RTC_TSSSR  -----------------------------------
// SVD Line: 10217

//  <rtree> SFDITEM_REG__RTC_TSSSR
//    <name> TSSSR </name>
//    <r> 
//    <i> [Bits 31..0] RO (@ 0x40002838) timestamp sub second register </i>
//    <loc> ( (unsigned int)((RTC_TSSSR >> 0) & 0xFFFFFFFF) ) </loc>
//    <item> SFDITEM_FIELD__RTC_TSSSR_SS </item>
//  </rtree>
//  


// -----------------------------  Register Item Address: RTC_CALR  --------------------------------
// SVD Line: 10234

unsigned int RTC_CALR __AT (0x4000283C);



// --------------------------------  Field Item: RTC_CALR_CALP  -----------------------------------
// SVD Line: 10243

//  <item> SFDITEM_FIELD__RTC_CALR_CALP
//    <name> CALP </name>
//    <rw> 
//    <i> [Bit 15] RW (@ 0x4000283C) Increase frequency of RTC by 488.5  ppm </i>
//    <check> 
//      <loc> ( (unsigned int) RTC_CALR ) </loc>
//      <o.15..15> CALP
//    </check>
//  </item>
//  


// -------------------------------  Field Item: RTC_CALR_CALW8  -----------------------------------
// SVD Line: 10250

//  <item> SFDITEM_FIELD__RTC_CALR_CALW8
//    <name> CALW8 </name>
//    <rw> 
//    <i> [Bit 14] RW (@ 0x4000283C) Use an 8-second calibration cycle  period </i>
//    <check> 
//      <loc> ( (unsigned int) RTC_CALR ) </loc>
//      <o.14..14> CALW8
//    </check>
//  </item>
//  


// -------------------------------  Field Item: RTC_CALR_CALW16  ----------------------------------
// SVD Line: 10257

//  <item> SFDITEM_FIELD__RTC_CALR_CALW16
//    <name> CALW16 </name>
//    <rw> 
//    <i> [Bit 13] RW (@ 0x4000283C) Use a 16-second calibration cycle  period </i>
//    <check> 
//      <loc> ( (unsigned int) RTC_CALR ) </loc>
//      <o.13..13> CALW16
//    </check>
//  </item>
//  


// --------------------------------  Field Item: RTC_CALR_CALM  -----------------------------------
// SVD Line: 10264

//  <item> SFDITEM_FIELD__RTC_CALR_CALM
//    <name> CALM </name>
//    <rw> 
//    <i> [Bits 8..0] RW (@ 0x4000283C) Calibration minus </i>
//    <edit> 
//      <loc> ( (unsigned short)((RTC_CALR >> 0) & 0x1FF), ((RTC_CALR = (RTC_CALR & ~(0x1FFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0x1FF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Register RTree: RTC_CALR  ------------------------------------
// SVD Line: 10234

//  <rtree> SFDITEM_REG__RTC_CALR
//    <name> CALR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4000283C) calibration register </i>
//    <loc> ( (unsigned int)((RTC_CALR >> 0) & 0xFFFFFFFF), ((RTC_CALR = (RTC_CALR & ~(0xE1FFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xE1FF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__RTC_CALR_CALP </item>
//    <item> SFDITEM_FIELD__RTC_CALR_CALW8 </item>
//    <item> SFDITEM_FIELD__RTC_CALR_CALW16 </item>
//    <item> SFDITEM_FIELD__RTC_CALR_CALM </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: RTC_TAFCR  --------------------------------
// SVD Line: 10272

unsigned int RTC_TAFCR __AT (0x40002840);



// ---------------------------  Field Item: RTC_TAFCR_ALARMOUTTYPE  -------------------------------
// SVD Line: 10282

//  <item> SFDITEM_FIELD__RTC_TAFCR_ALARMOUTTYPE
//    <name> ALARMOUTTYPE </name>
//    <rw> 
//    <i> [Bit 18] RW (@ 0x40002840) AFO_ALARM output type </i>
//    <check> 
//      <loc> ( (unsigned int) RTC_TAFCR ) </loc>
//      <o.18..18> ALARMOUTTYPE
//    </check>
//  </item>
//  


// ------------------------------  Field Item: RTC_TAFCR_TSINSEL  ---------------------------------
// SVD Line: 10288

//  <item> SFDITEM_FIELD__RTC_TAFCR_TSINSEL
//    <name> TSINSEL </name>
//    <rw> 
//    <i> [Bit 17] RW (@ 0x40002840) TIMESTAMP mapping </i>
//    <check> 
//      <loc> ( (unsigned int) RTC_TAFCR ) </loc>
//      <o.17..17> TSINSEL
//    </check>
//  </item>
//  


// ----------------------------  Field Item: RTC_TAFCR_TAMP1INSEL  --------------------------------
// SVD Line: 10294

//  <item> SFDITEM_FIELD__RTC_TAFCR_TAMP1INSEL
//    <name> TAMP1INSEL </name>
//    <rw> 
//    <i> [Bit 16] RW (@ 0x40002840) TAMPER1 mapping </i>
//    <check> 
//      <loc> ( (unsigned int) RTC_TAFCR ) </loc>
//      <o.16..16> TAMP1INSEL
//    </check>
//  </item>
//  


// -----------------------------  Field Item: RTC_TAFCR_TAMPPUDIS  --------------------------------
// SVD Line: 10300

//  <item> SFDITEM_FIELD__RTC_TAFCR_TAMPPUDIS
//    <name> TAMPPUDIS </name>
//    <rw> 
//    <i> [Bit 15] RW (@ 0x40002840) TAMPER pull-up disable </i>
//    <check> 
//      <loc> ( (unsigned int) RTC_TAFCR ) </loc>
//      <o.15..15> TAMPPUDIS
//    </check>
//  </item>
//  


// -----------------------------  Field Item: RTC_TAFCR_TAMPPRCH  ---------------------------------
// SVD Line: 10306

//  <item> SFDITEM_FIELD__RTC_TAFCR_TAMPPRCH
//    <name> TAMPPRCH </name>
//    <rw> 
//    <i> [Bits 14..13] RW (@ 0x40002840) Tamper precharge duration </i>
//    <edit> 
//      <loc> ( (unsigned char)((RTC_TAFCR >> 13) & 0x3), ((RTC_TAFCR = (RTC_TAFCR & ~(0x3UL << 13 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 13 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: RTC_TAFCR_TAMPFLT  ---------------------------------
// SVD Line: 10312

//  <item> SFDITEM_FIELD__RTC_TAFCR_TAMPFLT
//    <name> TAMPFLT </name>
//    <rw> 
//    <i> [Bits 12..11] RW (@ 0x40002840) Tamper filter count </i>
//    <edit> 
//      <loc> ( (unsigned char)((RTC_TAFCR >> 11) & 0x3), ((RTC_TAFCR = (RTC_TAFCR & ~(0x3UL << 11 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 11 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: RTC_TAFCR_TAMPFREQ  ---------------------------------
// SVD Line: 10318

//  <item> SFDITEM_FIELD__RTC_TAFCR_TAMPFREQ
//    <name> TAMPFREQ </name>
//    <rw> 
//    <i> [Bits 10..8] RW (@ 0x40002840) Tamper sampling frequency </i>
//    <edit> 
//      <loc> ( (unsigned char)((RTC_TAFCR >> 8) & 0x7), ((RTC_TAFCR = (RTC_TAFCR & ~(0x7UL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0x7) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: RTC_TAFCR_TAMPTS  ----------------------------------
// SVD Line: 10324

//  <item> SFDITEM_FIELD__RTC_TAFCR_TAMPTS
//    <name> TAMPTS </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x40002840) Activate timestamp on tamper detection  event </i>
//    <check> 
//      <loc> ( (unsigned int) RTC_TAFCR ) </loc>
//      <o.7..7> TAMPTS
//    </check>
//  </item>
//  


// -----------------------------  Field Item: RTC_TAFCR_TAMP2TRG  ---------------------------------
// SVD Line: 10331

//  <item> SFDITEM_FIELD__RTC_TAFCR_TAMP2TRG
//    <name> TAMP2TRG </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x40002840) Active level for tamper 2 </i>
//    <check> 
//      <loc> ( (unsigned int) RTC_TAFCR ) </loc>
//      <o.4..4> TAMP2TRG
//    </check>
//  </item>
//  


// ------------------------------  Field Item: RTC_TAFCR_TAMP2E  ----------------------------------
// SVD Line: 10337

//  <item> SFDITEM_FIELD__RTC_TAFCR_TAMP2E
//    <name> TAMP2E </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x40002840) Tamper 2 detection enable </i>
//    <check> 
//      <loc> ( (unsigned int) RTC_TAFCR ) </loc>
//      <o.3..3> TAMP2E
//    </check>
//  </item>
//  


// ------------------------------  Field Item: RTC_TAFCR_TAMPIE  ----------------------------------
// SVD Line: 10343

//  <item> SFDITEM_FIELD__RTC_TAFCR_TAMPIE
//    <name> TAMPIE </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x40002840) Tamper interrupt enable </i>
//    <check> 
//      <loc> ( (unsigned int) RTC_TAFCR ) </loc>
//      <o.2..2> TAMPIE
//    </check>
//  </item>
//  


// -----------------------------  Field Item: RTC_TAFCR_TAMP1TRG  ---------------------------------
// SVD Line: 10349

//  <item> SFDITEM_FIELD__RTC_TAFCR_TAMP1TRG
//    <name> TAMP1TRG </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x40002840) Active level for tamper 1 </i>
//    <check> 
//      <loc> ( (unsigned int) RTC_TAFCR ) </loc>
//      <o.1..1> TAMP1TRG
//    </check>
//  </item>
//  


// ------------------------------  Field Item: RTC_TAFCR_TAMP1E  ----------------------------------
// SVD Line: 10355

//  <item> SFDITEM_FIELD__RTC_TAFCR_TAMP1E
//    <name> TAMP1E </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40002840) Tamper 1 detection enable </i>
//    <check> 
//      <loc> ( (unsigned int) RTC_TAFCR ) </loc>
//      <o.0..0> TAMP1E
//    </check>
//  </item>
//  


// --------------------------------  Register RTree: RTC_TAFCR  -----------------------------------
// SVD Line: 10272

//  <rtree> SFDITEM_REG__RTC_TAFCR
//    <name> TAFCR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40002840) tamper and alternate function configuration  register </i>
//    <loc> ( (unsigned int)((RTC_TAFCR >> 0) & 0xFFFFFFFF), ((RTC_TAFCR = (RTC_TAFCR & ~(0x7FF9FUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x7FF9F) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__RTC_TAFCR_ALARMOUTTYPE </item>
//    <item> SFDITEM_FIELD__RTC_TAFCR_TSINSEL </item>
//    <item> SFDITEM_FIELD__RTC_TAFCR_TAMP1INSEL </item>
//    <item> SFDITEM_FIELD__RTC_TAFCR_TAMPPUDIS </item>
//    <item> SFDITEM_FIELD__RTC_TAFCR_TAMPPRCH </item>
//    <item> SFDITEM_FIELD__RTC_TAFCR_TAMPFLT </item>
//    <item> SFDITEM_FIELD__RTC_TAFCR_TAMPFREQ </item>
//    <item> SFDITEM_FIELD__RTC_TAFCR_TAMPTS </item>
//    <item> SFDITEM_FIELD__RTC_TAFCR_TAMP2TRG </item>
//    <item> SFDITEM_FIELD__RTC_TAFCR_TAMP2E </item>
//    <item> SFDITEM_FIELD__RTC_TAFCR_TAMPIE </item>
//    <item> SFDITEM_FIELD__RTC_TAFCR_TAMP1TRG </item>
//    <item> SFDITEM_FIELD__RTC_TAFCR_TAMP1E </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: RTC_ALRMASSR  ------------------------------
// SVD Line: 10363

unsigned int RTC_ALRMASSR __AT (0x40002844);



// -----------------------------  Field Item: RTC_ALRMASSR_MASKSS  --------------------------------
// SVD Line: 10372

//  <item> SFDITEM_FIELD__RTC_ALRMASSR_MASKSS
//    <name> MASKSS </name>
//    <rw> 
//    <i> [Bits 27..24] RW (@ 0x40002844) Mask the most-significant bits starting  at this bit </i>
//    <edit> 
//      <loc> ( (unsigned char)((RTC_ALRMASSR >> 24) & 0xF), ((RTC_ALRMASSR = (RTC_ALRMASSR & ~(0xFUL << 24 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 24 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Field Item: RTC_ALRMASSR_SS  ----------------------------------
// SVD Line: 10379

//  <item> SFDITEM_FIELD__RTC_ALRMASSR_SS
//    <name> SS </name>
//    <rw> 
//    <i> [Bits 14..0] RW (@ 0x40002844) Sub seconds value </i>
//    <edit> 
//      <loc> ( (unsigned short)((RTC_ALRMASSR >> 0) & 0x7FFF), ((RTC_ALRMASSR = (RTC_ALRMASSR & ~(0x7FFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0x7FFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Register RTree: RTC_ALRMASSR  ----------------------------------
// SVD Line: 10363

//  <rtree> SFDITEM_REG__RTC_ALRMASSR
//    <name> ALRMASSR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40002844) alarm A sub second register </i>
//    <loc> ( (unsigned int)((RTC_ALRMASSR >> 0) & 0xFFFFFFFF), ((RTC_ALRMASSR = (RTC_ALRMASSR & ~(0xF007FFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xF007FFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__RTC_ALRMASSR_MASKSS </item>
//    <item> SFDITEM_FIELD__RTC_ALRMASSR_SS </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: RTC_ALRMBSSR  ------------------------------
// SVD Line: 10387

unsigned int RTC_ALRMBSSR __AT (0x40002848);



// -----------------------------  Field Item: RTC_ALRMBSSR_MASKSS  --------------------------------
// SVD Line: 10396

//  <item> SFDITEM_FIELD__RTC_ALRMBSSR_MASKSS
//    <name> MASKSS </name>
//    <rw> 
//    <i> [Bits 27..24] RW (@ 0x40002848) Mask the most-significant bits starting  at this bit </i>
//    <edit> 
//      <loc> ( (unsigned char)((RTC_ALRMBSSR >> 24) & 0xF), ((RTC_ALRMBSSR = (RTC_ALRMBSSR & ~(0xFUL << 24 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 24 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Field Item: RTC_ALRMBSSR_SS  ----------------------------------
// SVD Line: 10403

//  <item> SFDITEM_FIELD__RTC_ALRMBSSR_SS
//    <name> SS </name>
//    <rw> 
//    <i> [Bits 14..0] RW (@ 0x40002848) Sub seconds value </i>
//    <edit> 
//      <loc> ( (unsigned short)((RTC_ALRMBSSR >> 0) & 0x7FFF), ((RTC_ALRMBSSR = (RTC_ALRMBSSR & ~(0x7FFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0x7FFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Register RTree: RTC_ALRMBSSR  ----------------------------------
// SVD Line: 10387

//  <rtree> SFDITEM_REG__RTC_ALRMBSSR
//    <name> ALRMBSSR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40002848) alarm B sub second register </i>
//    <loc> ( (unsigned int)((RTC_ALRMBSSR >> 0) & 0xFFFFFFFF), ((RTC_ALRMBSSR = (RTC_ALRMBSSR & ~(0xF007FFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xF007FFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__RTC_ALRMBSSR_MASKSS </item>
//    <item> SFDITEM_FIELD__RTC_ALRMBSSR_SS </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: RTC_BKP0R  --------------------------------
// SVD Line: 10411

unsigned int RTC_BKP0R __AT (0x40002850);



// --------------------------------  Field Item: RTC_BKP0R_BKP  -----------------------------------
// SVD Line: 10420

//  <item> SFDITEM_FIELD__RTC_BKP0R_BKP
//    <name> BKP </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40002850) BKP </i>
//    <edit> 
//      <loc> ( (unsigned int)((RTC_BKP0R >> 0) & 0xFFFFFFFF), ((RTC_BKP0R = (RTC_BKP0R & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Register RTree: RTC_BKP0R  -----------------------------------
// SVD Line: 10411

//  <rtree> SFDITEM_REG__RTC_BKP0R
//    <name> BKP0R </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40002850) backup register </i>
//    <loc> ( (unsigned int)((RTC_BKP0R >> 0) & 0xFFFFFFFF), ((RTC_BKP0R = (RTC_BKP0R & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__RTC_BKP0R_BKP </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: RTC_BKP1R  --------------------------------
// SVD Line: 10428

unsigned int RTC_BKP1R __AT (0x40002854);



// --------------------------------  Field Item: RTC_BKP1R_BKP  -----------------------------------
// SVD Line: 10437

//  <item> SFDITEM_FIELD__RTC_BKP1R_BKP
//    <name> BKP </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40002854) BKP </i>
//    <edit> 
//      <loc> ( (unsigned int)((RTC_BKP1R >> 0) & 0xFFFFFFFF), ((RTC_BKP1R = (RTC_BKP1R & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Register RTree: RTC_BKP1R  -----------------------------------
// SVD Line: 10428

//  <rtree> SFDITEM_REG__RTC_BKP1R
//    <name> BKP1R </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40002854) backup register </i>
//    <loc> ( (unsigned int)((RTC_BKP1R >> 0) & 0xFFFFFFFF), ((RTC_BKP1R = (RTC_BKP1R & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__RTC_BKP1R_BKP </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: RTC_BKP2R  --------------------------------
// SVD Line: 10445

unsigned int RTC_BKP2R __AT (0x40002858);



// --------------------------------  Field Item: RTC_BKP2R_BKP  -----------------------------------
// SVD Line: 10454

//  <item> SFDITEM_FIELD__RTC_BKP2R_BKP
//    <name> BKP </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40002858) BKP </i>
//    <edit> 
//      <loc> ( (unsigned int)((RTC_BKP2R >> 0) & 0xFFFFFFFF), ((RTC_BKP2R = (RTC_BKP2R & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Register RTree: RTC_BKP2R  -----------------------------------
// SVD Line: 10445

//  <rtree> SFDITEM_REG__RTC_BKP2R
//    <name> BKP2R </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40002858) backup register </i>
//    <loc> ( (unsigned int)((RTC_BKP2R >> 0) & 0xFFFFFFFF), ((RTC_BKP2R = (RTC_BKP2R & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__RTC_BKP2R_BKP </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: RTC_BKP3R  --------------------------------
// SVD Line: 10462

unsigned int RTC_BKP3R __AT (0x4000285C);



// --------------------------------  Field Item: RTC_BKP3R_BKP  -----------------------------------
// SVD Line: 10471

//  <item> SFDITEM_FIELD__RTC_BKP3R_BKP
//    <name> BKP </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4000285C) BKP </i>
//    <edit> 
//      <loc> ( (unsigned int)((RTC_BKP3R >> 0) & 0xFFFFFFFF), ((RTC_BKP3R = (RTC_BKP3R & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Register RTree: RTC_BKP3R  -----------------------------------
// SVD Line: 10462

//  <rtree> SFDITEM_REG__RTC_BKP3R
//    <name> BKP3R </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4000285C) backup register </i>
//    <loc> ( (unsigned int)((RTC_BKP3R >> 0) & 0xFFFFFFFF), ((RTC_BKP3R = (RTC_BKP3R & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__RTC_BKP3R_BKP </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: RTC_BKP4R  --------------------------------
// SVD Line: 10479

unsigned int RTC_BKP4R __AT (0x40002860);



// --------------------------------  Field Item: RTC_BKP4R_BKP  -----------------------------------
// SVD Line: 10488

//  <item> SFDITEM_FIELD__RTC_BKP4R_BKP
//    <name> BKP </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40002860) BKP </i>
//    <edit> 
//      <loc> ( (unsigned int)((RTC_BKP4R >> 0) & 0xFFFFFFFF), ((RTC_BKP4R = (RTC_BKP4R & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Register RTree: RTC_BKP4R  -----------------------------------
// SVD Line: 10479

//  <rtree> SFDITEM_REG__RTC_BKP4R
//    <name> BKP4R </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40002860) backup register </i>
//    <loc> ( (unsigned int)((RTC_BKP4R >> 0) & 0xFFFFFFFF), ((RTC_BKP4R = (RTC_BKP4R & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__RTC_BKP4R_BKP </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: RTC_BKP5R  --------------------------------
// SVD Line: 10496

unsigned int RTC_BKP5R __AT (0x40002864);



// --------------------------------  Field Item: RTC_BKP5R_BKP  -----------------------------------
// SVD Line: 10505

//  <item> SFDITEM_FIELD__RTC_BKP5R_BKP
//    <name> BKP </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40002864) BKP </i>
//    <edit> 
//      <loc> ( (unsigned int)((RTC_BKP5R >> 0) & 0xFFFFFFFF), ((RTC_BKP5R = (RTC_BKP5R & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Register RTree: RTC_BKP5R  -----------------------------------
// SVD Line: 10496

//  <rtree> SFDITEM_REG__RTC_BKP5R
//    <name> BKP5R </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40002864) backup register </i>
//    <loc> ( (unsigned int)((RTC_BKP5R >> 0) & 0xFFFFFFFF), ((RTC_BKP5R = (RTC_BKP5R & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__RTC_BKP5R_BKP </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: RTC_BKP6R  --------------------------------
// SVD Line: 10513

unsigned int RTC_BKP6R __AT (0x40002868);



// --------------------------------  Field Item: RTC_BKP6R_BKP  -----------------------------------
// SVD Line: 10522

//  <item> SFDITEM_FIELD__RTC_BKP6R_BKP
//    <name> BKP </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40002868) BKP </i>
//    <edit> 
//      <loc> ( (unsigned int)((RTC_BKP6R >> 0) & 0xFFFFFFFF), ((RTC_BKP6R = (RTC_BKP6R & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Register RTree: RTC_BKP6R  -----------------------------------
// SVD Line: 10513

//  <rtree> SFDITEM_REG__RTC_BKP6R
//    <name> BKP6R </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40002868) backup register </i>
//    <loc> ( (unsigned int)((RTC_BKP6R >> 0) & 0xFFFFFFFF), ((RTC_BKP6R = (RTC_BKP6R & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__RTC_BKP6R_BKP </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: RTC_BKP7R  --------------------------------
// SVD Line: 10530

unsigned int RTC_BKP7R __AT (0x4000286C);



// --------------------------------  Field Item: RTC_BKP7R_BKP  -----------------------------------
// SVD Line: 10539

//  <item> SFDITEM_FIELD__RTC_BKP7R_BKP
//    <name> BKP </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4000286C) BKP </i>
//    <edit> 
//      <loc> ( (unsigned int)((RTC_BKP7R >> 0) & 0xFFFFFFFF), ((RTC_BKP7R = (RTC_BKP7R & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Register RTree: RTC_BKP7R  -----------------------------------
// SVD Line: 10530

//  <rtree> SFDITEM_REG__RTC_BKP7R
//    <name> BKP7R </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4000286C) backup register </i>
//    <loc> ( (unsigned int)((RTC_BKP7R >> 0) & 0xFFFFFFFF), ((RTC_BKP7R = (RTC_BKP7R & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__RTC_BKP7R_BKP </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: RTC_BKP8R  --------------------------------
// SVD Line: 10547

unsigned int RTC_BKP8R __AT (0x40002870);



// --------------------------------  Field Item: RTC_BKP8R_BKP  -----------------------------------
// SVD Line: 10556

//  <item> SFDITEM_FIELD__RTC_BKP8R_BKP
//    <name> BKP </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40002870) BKP </i>
//    <edit> 
//      <loc> ( (unsigned int)((RTC_BKP8R >> 0) & 0xFFFFFFFF), ((RTC_BKP8R = (RTC_BKP8R & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Register RTree: RTC_BKP8R  -----------------------------------
// SVD Line: 10547

//  <rtree> SFDITEM_REG__RTC_BKP8R
//    <name> BKP8R </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40002870) backup register </i>
//    <loc> ( (unsigned int)((RTC_BKP8R >> 0) & 0xFFFFFFFF), ((RTC_BKP8R = (RTC_BKP8R & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__RTC_BKP8R_BKP </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: RTC_BKP9R  --------------------------------
// SVD Line: 10564

unsigned int RTC_BKP9R __AT (0x40002874);



// --------------------------------  Field Item: RTC_BKP9R_BKP  -----------------------------------
// SVD Line: 10573

//  <item> SFDITEM_FIELD__RTC_BKP9R_BKP
//    <name> BKP </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40002874) BKP </i>
//    <edit> 
//      <loc> ( (unsigned int)((RTC_BKP9R >> 0) & 0xFFFFFFFF), ((RTC_BKP9R = (RTC_BKP9R & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Register RTree: RTC_BKP9R  -----------------------------------
// SVD Line: 10564

//  <rtree> SFDITEM_REG__RTC_BKP9R
//    <name> BKP9R </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40002874) backup register </i>
//    <loc> ( (unsigned int)((RTC_BKP9R >> 0) & 0xFFFFFFFF), ((RTC_BKP9R = (RTC_BKP9R & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__RTC_BKP9R_BKP </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: RTC_BKP10R  -------------------------------
// SVD Line: 10581

unsigned int RTC_BKP10R __AT (0x40002878);



// -------------------------------  Field Item: RTC_BKP10R_BKP  -----------------------------------
// SVD Line: 10590

//  <item> SFDITEM_FIELD__RTC_BKP10R_BKP
//    <name> BKP </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40002878) BKP </i>
//    <edit> 
//      <loc> ( (unsigned int)((RTC_BKP10R >> 0) & 0xFFFFFFFF), ((RTC_BKP10R = (RTC_BKP10R & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: RTC_BKP10R  -----------------------------------
// SVD Line: 10581

//  <rtree> SFDITEM_REG__RTC_BKP10R
//    <name> BKP10R </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40002878) backup register </i>
//    <loc> ( (unsigned int)((RTC_BKP10R >> 0) & 0xFFFFFFFF), ((RTC_BKP10R = (RTC_BKP10R & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__RTC_BKP10R_BKP </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: RTC_BKP11R  -------------------------------
// SVD Line: 10598

unsigned int RTC_BKP11R __AT (0x4000287C);



// -------------------------------  Field Item: RTC_BKP11R_BKP  -----------------------------------
// SVD Line: 10607

//  <item> SFDITEM_FIELD__RTC_BKP11R_BKP
//    <name> BKP </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4000287C) BKP </i>
//    <edit> 
//      <loc> ( (unsigned int)((RTC_BKP11R >> 0) & 0xFFFFFFFF), ((RTC_BKP11R = (RTC_BKP11R & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: RTC_BKP11R  -----------------------------------
// SVD Line: 10598

//  <rtree> SFDITEM_REG__RTC_BKP11R
//    <name> BKP11R </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4000287C) backup register </i>
//    <loc> ( (unsigned int)((RTC_BKP11R >> 0) & 0xFFFFFFFF), ((RTC_BKP11R = (RTC_BKP11R & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__RTC_BKP11R_BKP </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: RTC_BKP12R  -------------------------------
// SVD Line: 10615

unsigned int RTC_BKP12R __AT (0x40002880);



// -------------------------------  Field Item: RTC_BKP12R_BKP  -----------------------------------
// SVD Line: 10624

//  <item> SFDITEM_FIELD__RTC_BKP12R_BKP
//    <name> BKP </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40002880) BKP </i>
//    <edit> 
//      <loc> ( (unsigned int)((RTC_BKP12R >> 0) & 0xFFFFFFFF), ((RTC_BKP12R = (RTC_BKP12R & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: RTC_BKP12R  -----------------------------------
// SVD Line: 10615

//  <rtree> SFDITEM_REG__RTC_BKP12R
//    <name> BKP12R </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40002880) backup register </i>
//    <loc> ( (unsigned int)((RTC_BKP12R >> 0) & 0xFFFFFFFF), ((RTC_BKP12R = (RTC_BKP12R & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__RTC_BKP12R_BKP </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: RTC_BKP13R  -------------------------------
// SVD Line: 10632

unsigned int RTC_BKP13R __AT (0x40002884);



// -------------------------------  Field Item: RTC_BKP13R_BKP  -----------------------------------
// SVD Line: 10641

//  <item> SFDITEM_FIELD__RTC_BKP13R_BKP
//    <name> BKP </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40002884) BKP </i>
//    <edit> 
//      <loc> ( (unsigned int)((RTC_BKP13R >> 0) & 0xFFFFFFFF), ((RTC_BKP13R = (RTC_BKP13R & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: RTC_BKP13R  -----------------------------------
// SVD Line: 10632

//  <rtree> SFDITEM_REG__RTC_BKP13R
//    <name> BKP13R </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40002884) backup register </i>
//    <loc> ( (unsigned int)((RTC_BKP13R >> 0) & 0xFFFFFFFF), ((RTC_BKP13R = (RTC_BKP13R & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__RTC_BKP13R_BKP </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: RTC_BKP14R  -------------------------------
// SVD Line: 10649

unsigned int RTC_BKP14R __AT (0x40002888);



// -------------------------------  Field Item: RTC_BKP14R_BKP  -----------------------------------
// SVD Line: 10658

//  <item> SFDITEM_FIELD__RTC_BKP14R_BKP
//    <name> BKP </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40002888) BKP </i>
//    <edit> 
//      <loc> ( (unsigned int)((RTC_BKP14R >> 0) & 0xFFFFFFFF), ((RTC_BKP14R = (RTC_BKP14R & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: RTC_BKP14R  -----------------------------------
// SVD Line: 10649

//  <rtree> SFDITEM_REG__RTC_BKP14R
//    <name> BKP14R </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40002888) backup register </i>
//    <loc> ( (unsigned int)((RTC_BKP14R >> 0) & 0xFFFFFFFF), ((RTC_BKP14R = (RTC_BKP14R & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__RTC_BKP14R_BKP </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: RTC_BKP15R  -------------------------------
// SVD Line: 10666

unsigned int RTC_BKP15R __AT (0x4000288C);



// -------------------------------  Field Item: RTC_BKP15R_BKP  -----------------------------------
// SVD Line: 10675

//  <item> SFDITEM_FIELD__RTC_BKP15R_BKP
//    <name> BKP </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4000288C) BKP </i>
//    <edit> 
//      <loc> ( (unsigned int)((RTC_BKP15R >> 0) & 0xFFFFFFFF), ((RTC_BKP15R = (RTC_BKP15R & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: RTC_BKP15R  -----------------------------------
// SVD Line: 10666

//  <rtree> SFDITEM_REG__RTC_BKP15R
//    <name> BKP15R </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4000288C) backup register </i>
//    <loc> ( (unsigned int)((RTC_BKP15R >> 0) & 0xFFFFFFFF), ((RTC_BKP15R = (RTC_BKP15R & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__RTC_BKP15R_BKP </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: RTC_BKP16R  -------------------------------
// SVD Line: 10683

unsigned int RTC_BKP16R __AT (0x40002890);



// -------------------------------  Field Item: RTC_BKP16R_BKP  -----------------------------------
// SVD Line: 10692

//  <item> SFDITEM_FIELD__RTC_BKP16R_BKP
//    <name> BKP </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40002890) BKP </i>
//    <edit> 
//      <loc> ( (unsigned int)((RTC_BKP16R >> 0) & 0xFFFFFFFF), ((RTC_BKP16R = (RTC_BKP16R & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: RTC_BKP16R  -----------------------------------
// SVD Line: 10683

//  <rtree> SFDITEM_REG__RTC_BKP16R
//    <name> BKP16R </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40002890) backup register </i>
//    <loc> ( (unsigned int)((RTC_BKP16R >> 0) & 0xFFFFFFFF), ((RTC_BKP16R = (RTC_BKP16R & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__RTC_BKP16R_BKP </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: RTC_BKP17R  -------------------------------
// SVD Line: 10700

unsigned int RTC_BKP17R __AT (0x40002894);



// -------------------------------  Field Item: RTC_BKP17R_BKP  -----------------------------------
// SVD Line: 10709

//  <item> SFDITEM_FIELD__RTC_BKP17R_BKP
//    <name> BKP </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40002894) BKP </i>
//    <edit> 
//      <loc> ( (unsigned int)((RTC_BKP17R >> 0) & 0xFFFFFFFF), ((RTC_BKP17R = (RTC_BKP17R & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: RTC_BKP17R  -----------------------------------
// SVD Line: 10700

//  <rtree> SFDITEM_REG__RTC_BKP17R
//    <name> BKP17R </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40002894) backup register </i>
//    <loc> ( (unsigned int)((RTC_BKP17R >> 0) & 0xFFFFFFFF), ((RTC_BKP17R = (RTC_BKP17R & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__RTC_BKP17R_BKP </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: RTC_BKP18R  -------------------------------
// SVD Line: 10717

unsigned int RTC_BKP18R __AT (0x40002898);



// -------------------------------  Field Item: RTC_BKP18R_BKP  -----------------------------------
// SVD Line: 10726

//  <item> SFDITEM_FIELD__RTC_BKP18R_BKP
//    <name> BKP </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40002898) BKP </i>
//    <edit> 
//      <loc> ( (unsigned int)((RTC_BKP18R >> 0) & 0xFFFFFFFF), ((RTC_BKP18R = (RTC_BKP18R & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: RTC_BKP18R  -----------------------------------
// SVD Line: 10717

//  <rtree> SFDITEM_REG__RTC_BKP18R
//    <name> BKP18R </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40002898) backup register </i>
//    <loc> ( (unsigned int)((RTC_BKP18R >> 0) & 0xFFFFFFFF), ((RTC_BKP18R = (RTC_BKP18R & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__RTC_BKP18R_BKP </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: RTC_BKP19R  -------------------------------
// SVD Line: 10734

unsigned int RTC_BKP19R __AT (0x4000289C);



// -------------------------------  Field Item: RTC_BKP19R_BKP  -----------------------------------
// SVD Line: 10743

//  <item> SFDITEM_FIELD__RTC_BKP19R_BKP
//    <name> BKP </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4000289C) BKP </i>
//    <edit> 
//      <loc> ( (unsigned int)((RTC_BKP19R >> 0) & 0xFFFFFFFF), ((RTC_BKP19R = (RTC_BKP19R & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: RTC_BKP19R  -----------------------------------
// SVD Line: 10734

//  <rtree> SFDITEM_REG__RTC_BKP19R
//    <name> BKP19R </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4000289C) backup register </i>
//    <loc> ( (unsigned int)((RTC_BKP19R >> 0) & 0xFFFFFFFF), ((RTC_BKP19R = (RTC_BKP19R & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__RTC_BKP19R_BKP </item>
//  </rtree>
//  


// ----------------------------------  Peripheral View: RTC  --------------------------------------
// SVD Line: 9410

//  <view> RTC
//    <name> RTC </name>
//    <item> SFDITEM_REG__RTC_TR </item>
//    <item> SFDITEM_REG__RTC_DR </item>
//    <item> SFDITEM_REG__RTC_CR </item>
//    <item> SFDITEM_REG__RTC_ISR </item>
//    <item> SFDITEM_REG__RTC_PRER </item>
//    <item> SFDITEM_REG__RTC_WUTR </item>
//    <item> SFDITEM_REG__RTC_CALIBR </item>
//    <item> SFDITEM_REG__RTC_ALRMAR </item>
//    <item> SFDITEM_REG__RTC_ALRMBR </item>
//    <item> SFDITEM_REG__RTC_WPR </item>
//    <item> SFDITEM_REG__RTC_SSR </item>
//    <item> SFDITEM_REG__RTC_SHIFTR </item>
//    <item> SFDITEM_REG__RTC_TSTR </item>
//    <item> SFDITEM_REG__RTC_TSDR </item>
//    <item> SFDITEM_REG__RTC_TSSSR </item>
//    <item> SFDITEM_REG__RTC_CALR </item>
//    <item> SFDITEM_REG__RTC_TAFCR </item>
//    <item> SFDITEM_REG__RTC_ALRMASSR </item>
//    <item> SFDITEM_REG__RTC_ALRMBSSR </item>
//    <item> SFDITEM_REG__RTC_BKP0R </item>
//    <item> SFDITEM_REG__RTC_BKP1R </item>
//    <item> SFDITEM_REG__RTC_BKP2R </item>
//    <item> SFDITEM_REG__RTC_BKP3R </item>
//    <item> SFDITEM_REG__RTC_BKP4R </item>
//    <item> SFDITEM_REG__RTC_BKP5R </item>
//    <item> SFDITEM_REG__RTC_BKP6R </item>
//    <item> SFDITEM_REG__RTC_BKP7R </item>
//    <item> SFDITEM_REG__RTC_BKP8R </item>
//    <item> SFDITEM_REG__RTC_BKP9R </item>
//    <item> SFDITEM_REG__RTC_BKP10R </item>
//    <item> SFDITEM_REG__RTC_BKP11R </item>
//    <item> SFDITEM_REG__RTC_BKP12R </item>
//    <item> SFDITEM_REG__RTC_BKP13R </item>
//    <item> SFDITEM_REG__RTC_BKP14R </item>
//    <item> SFDITEM_REG__RTC_BKP15R </item>
//    <item> SFDITEM_REG__RTC_BKP16R </item>
//    <item> SFDITEM_REG__RTC_BKP17R </item>
//    <item> SFDITEM_REG__RTC_BKP18R </item>
//    <item> SFDITEM_REG__RTC_BKP19R </item>
//  </view>
//  


// ----------------------------  Register Item Address: SDIO_POWER  -------------------------------
// SVD Line: 10775

unsigned int SDIO_POWER __AT (0x40012C00);



// -----------------------------  Field Item: SDIO_POWER_PWRCTRL  ---------------------------------
// SVD Line: 10784

//  <item> SFDITEM_FIELD__SDIO_POWER_PWRCTRL
//    <name> PWRCTRL </name>
//    <rw> 
//    <i> [Bits 1..0] RW (@ 0x40012C00) PWRCTRL </i>
//    <edit> 
//      <loc> ( (unsigned char)((SDIO_POWER >> 0) & 0x3), ((SDIO_POWER = (SDIO_POWER & ~(0x3UL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: SDIO_POWER  -----------------------------------
// SVD Line: 10775

//  <rtree> SFDITEM_REG__SDIO_POWER
//    <name> POWER </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40012C00) power control register </i>
//    <loc> ( (unsigned int)((SDIO_POWER >> 0) & 0xFFFFFFFF), ((SDIO_POWER = (SDIO_POWER & ~(0x3UL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x3) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__SDIO_POWER_PWRCTRL </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: SDIO_CLKCR  -------------------------------
// SVD Line: 10792

unsigned int SDIO_CLKCR __AT (0x40012C04);



// -----------------------------  Field Item: SDIO_CLKCR_HWFC_EN  ---------------------------------
// SVD Line: 10801

//  <item> SFDITEM_FIELD__SDIO_CLKCR_HWFC_EN
//    <name> HWFC_EN </name>
//    <rw> 
//    <i> [Bit 14] RW (@ 0x40012C04) HW Flow Control enable </i>
//    <check> 
//      <loc> ( (unsigned int) SDIO_CLKCR ) </loc>
//      <o.14..14> HWFC_EN
//    </check>
//  </item>
//  


// -----------------------------  Field Item: SDIO_CLKCR_NEGEDGE  ---------------------------------
// SVD Line: 10807

//  <item> SFDITEM_FIELD__SDIO_CLKCR_NEGEDGE
//    <name> NEGEDGE </name>
//    <rw> 
//    <i> [Bit 13] RW (@ 0x40012C04) SDIO_CK dephasing selection  bit </i>
//    <check> 
//      <loc> ( (unsigned int) SDIO_CLKCR ) </loc>
//      <o.13..13> NEGEDGE
//    </check>
//  </item>
//  


// ------------------------------  Field Item: SDIO_CLKCR_WIDBUS  ---------------------------------
// SVD Line: 10814

//  <item> SFDITEM_FIELD__SDIO_CLKCR_WIDBUS
//    <name> WIDBUS </name>
//    <rw> 
//    <i> [Bits 12..11] RW (@ 0x40012C04) Wide bus mode enable bit </i>
//    <edit> 
//      <loc> ( (unsigned char)((SDIO_CLKCR >> 11) & 0x3), ((SDIO_CLKCR = (SDIO_CLKCR & ~(0x3UL << 11 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 11 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: SDIO_CLKCR_BYPASS  ---------------------------------
// SVD Line: 10820

//  <item> SFDITEM_FIELD__SDIO_CLKCR_BYPASS
//    <name> BYPASS </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x40012C04) Clock divider bypass enable  bit </i>
//    <check> 
//      <loc> ( (unsigned int) SDIO_CLKCR ) </loc>
//      <o.10..10> BYPASS
//    </check>
//  </item>
//  


// ------------------------------  Field Item: SDIO_CLKCR_PWRSAV  ---------------------------------
// SVD Line: 10827

//  <item> SFDITEM_FIELD__SDIO_CLKCR_PWRSAV
//    <name> PWRSAV </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x40012C04) Power saving configuration  bit </i>
//    <check> 
//      <loc> ( (unsigned int) SDIO_CLKCR ) </loc>
//      <o.9..9> PWRSAV
//    </check>
//  </item>
//  


// ------------------------------  Field Item: SDIO_CLKCR_CLKEN  ----------------------------------
// SVD Line: 10834

//  <item> SFDITEM_FIELD__SDIO_CLKCR_CLKEN
//    <name> CLKEN </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x40012C04) Clock enable bit </i>
//    <check> 
//      <loc> ( (unsigned int) SDIO_CLKCR ) </loc>
//      <o.8..8> CLKEN
//    </check>
//  </item>
//  


// ------------------------------  Field Item: SDIO_CLKCR_CLKDIV  ---------------------------------
// SVD Line: 10840

//  <item> SFDITEM_FIELD__SDIO_CLKCR_CLKDIV
//    <name> CLKDIV </name>
//    <rw> 
//    <i> [Bits 7..0] RW (@ 0x40012C04) Clock divide factor </i>
//    <edit> 
//      <loc> ( (unsigned char)((SDIO_CLKCR >> 0) & 0xFF), ((SDIO_CLKCR = (SDIO_CLKCR & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: SDIO_CLKCR  -----------------------------------
// SVD Line: 10792

//  <rtree> SFDITEM_REG__SDIO_CLKCR
//    <name> CLKCR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40012C04) SDI clock control register </i>
//    <loc> ( (unsigned int)((SDIO_CLKCR >> 0) & 0xFFFFFFFF), ((SDIO_CLKCR = (SDIO_CLKCR & ~(0x7FFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x7FFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__SDIO_CLKCR_HWFC_EN </item>
//    <item> SFDITEM_FIELD__SDIO_CLKCR_NEGEDGE </item>
//    <item> SFDITEM_FIELD__SDIO_CLKCR_WIDBUS </item>
//    <item> SFDITEM_FIELD__SDIO_CLKCR_BYPASS </item>
//    <item> SFDITEM_FIELD__SDIO_CLKCR_PWRSAV </item>
//    <item> SFDITEM_FIELD__SDIO_CLKCR_CLKEN </item>
//    <item> SFDITEM_FIELD__SDIO_CLKCR_CLKDIV </item>
//  </rtree>
//  


// -----------------------------  Register Item Address: SDIO_ARG  --------------------------------
// SVD Line: 10848

unsigned int SDIO_ARG __AT (0x40012C08);



// -------------------------------  Field Item: SDIO_ARG_CMDARG  ----------------------------------
// SVD Line: 10857

//  <item> SFDITEM_FIELD__SDIO_ARG_CMDARG
//    <name> CMDARG </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40012C08) Command argument </i>
//    <edit> 
//      <loc> ( (unsigned int)((SDIO_ARG >> 0) & 0xFFFFFFFF), ((SDIO_ARG = (SDIO_ARG & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Register RTree: SDIO_ARG  ------------------------------------
// SVD Line: 10848

//  <rtree> SFDITEM_REG__SDIO_ARG
//    <name> ARG </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40012C08) argument register </i>
//    <loc> ( (unsigned int)((SDIO_ARG >> 0) & 0xFFFFFFFF), ((SDIO_ARG = (SDIO_ARG & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__SDIO_ARG_CMDARG </item>
//  </rtree>
//  


// -----------------------------  Register Item Address: SDIO_CMD  --------------------------------
// SVD Line: 10865

unsigned int SDIO_CMD __AT (0x40012C0C);



// -----------------------------  Field Item: SDIO_CMD_CE_ATACMD  ---------------------------------
// SVD Line: 10874

//  <item> SFDITEM_FIELD__SDIO_CMD_CE_ATACMD
//    <name> CE_ATACMD </name>
//    <rw> 
//    <i> [Bit 14] RW (@ 0x40012C0C) CE-ATA command </i>
//    <check> 
//      <loc> ( (unsigned int) SDIO_CMD ) </loc>
//      <o.14..14> CE_ATACMD
//    </check>
//  </item>
//  


// --------------------------------  Field Item: SDIO_CMD_nIEN  -----------------------------------
// SVD Line: 10880

//  <item> SFDITEM_FIELD__SDIO_CMD_nIEN
//    <name> nIEN </name>
//    <rw> 
//    <i> [Bit 13] RW (@ 0x40012C0C) not Interrupt Enable </i>
//    <check> 
//      <loc> ( (unsigned int) SDIO_CMD ) </loc>
//      <o.13..13> nIEN
//    </check>
//  </item>
//  


// -----------------------------  Field Item: SDIO_CMD_ENCMDcompl  --------------------------------
// SVD Line: 10886

//  <item> SFDITEM_FIELD__SDIO_CMD_ENCMDcompl
//    <name> ENCMDcompl </name>
//    <rw> 
//    <i> [Bit 12] RW (@ 0x40012C0C) Enable CMD completion </i>
//    <check> 
//      <loc> ( (unsigned int) SDIO_CMD ) </loc>
//      <o.12..12> ENCMDcompl
//    </check>
//  </item>
//  


// ----------------------------  Field Item: SDIO_CMD_SDIOSuspend  --------------------------------
// SVD Line: 10892

//  <item> SFDITEM_FIELD__SDIO_CMD_SDIOSuspend
//    <name> SDIOSuspend </name>
//    <rw> 
//    <i> [Bit 11] RW (@ 0x40012C0C) SD I/O suspend command </i>
//    <check> 
//      <loc> ( (unsigned int) SDIO_CMD ) </loc>
//      <o.11..11> SDIOSuspend
//    </check>
//  </item>
//  


// -------------------------------  Field Item: SDIO_CMD_CPSMEN  ----------------------------------
// SVD Line: 10898

//  <item> SFDITEM_FIELD__SDIO_CMD_CPSMEN
//    <name> CPSMEN </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x40012C0C) Command path state machine (CPSM) Enable  bit </i>
//    <check> 
//      <loc> ( (unsigned int) SDIO_CMD ) </loc>
//      <o.10..10> CPSMEN
//    </check>
//  </item>
//  


// ------------------------------  Field Item: SDIO_CMD_WAITPEND  ---------------------------------
// SVD Line: 10905

//  <item> SFDITEM_FIELD__SDIO_CMD_WAITPEND
//    <name> WAITPEND </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x40012C0C) CPSM Waits for ends of data transfer  (CmdPend internal signal). </i>
//    <check> 
//      <loc> ( (unsigned int) SDIO_CMD ) </loc>
//      <o.9..9> WAITPEND
//    </check>
//  </item>
//  


// ------------------------------  Field Item: SDIO_CMD_WAITINT  ----------------------------------
// SVD Line: 10912

//  <item> SFDITEM_FIELD__SDIO_CMD_WAITINT
//    <name> WAITINT </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x40012C0C) CPSM waits for interrupt  request </i>
//    <check> 
//      <loc> ( (unsigned int) SDIO_CMD ) </loc>
//      <o.8..8> WAITINT
//    </check>
//  </item>
//  


// ------------------------------  Field Item: SDIO_CMD_WAITRESP  ---------------------------------
// SVD Line: 10919

//  <item> SFDITEM_FIELD__SDIO_CMD_WAITRESP
//    <name> WAITRESP </name>
//    <rw> 
//    <i> [Bits 7..6] RW (@ 0x40012C0C) Wait for response bits </i>
//    <edit> 
//      <loc> ( (unsigned char)((SDIO_CMD >> 6) & 0x3), ((SDIO_CMD = (SDIO_CMD & ~(0x3UL << 6 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 6 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: SDIO_CMD_CMDINDEX  ---------------------------------
// SVD Line: 10925

//  <item> SFDITEM_FIELD__SDIO_CMD_CMDINDEX
//    <name> CMDINDEX </name>
//    <rw> 
//    <i> [Bits 5..0] RW (@ 0x40012C0C) Command index </i>
//    <edit> 
//      <loc> ( (unsigned char)((SDIO_CMD >> 0) & 0x3F), ((SDIO_CMD = (SDIO_CMD & ~(0x3FUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3F) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Register RTree: SDIO_CMD  ------------------------------------
// SVD Line: 10865

//  <rtree> SFDITEM_REG__SDIO_CMD
//    <name> CMD </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40012C0C) command register </i>
//    <loc> ( (unsigned int)((SDIO_CMD >> 0) & 0xFFFFFFFF), ((SDIO_CMD = (SDIO_CMD & ~(0x7FFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x7FFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__SDIO_CMD_CE_ATACMD </item>
//    <item> SFDITEM_FIELD__SDIO_CMD_nIEN </item>
//    <item> SFDITEM_FIELD__SDIO_CMD_ENCMDcompl </item>
//    <item> SFDITEM_FIELD__SDIO_CMD_SDIOSuspend </item>
//    <item> SFDITEM_FIELD__SDIO_CMD_CPSMEN </item>
//    <item> SFDITEM_FIELD__SDIO_CMD_WAITPEND </item>
//    <item> SFDITEM_FIELD__SDIO_CMD_WAITINT </item>
//    <item> SFDITEM_FIELD__SDIO_CMD_WAITRESP </item>
//    <item> SFDITEM_FIELD__SDIO_CMD_CMDINDEX </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: SDIO_RESPCMD  ------------------------------
// SVD Line: 10933

unsigned int SDIO_RESPCMD __AT (0x40012C10);



// ----------------------------  Field Item: SDIO_RESPCMD_RESPCMD  --------------------------------
// SVD Line: 10942

//  <item> SFDITEM_FIELD__SDIO_RESPCMD_RESPCMD
//    <name> RESPCMD </name>
//    <r> 
//    <i> [Bits 5..0] RO (@ 0x40012C10) Response command index </i>
//    <edit> 
//      <loc> ( (unsigned char)((SDIO_RESPCMD >> 0) & 0x3F) ) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Register RTree: SDIO_RESPCMD  ----------------------------------
// SVD Line: 10933

//  <rtree> SFDITEM_REG__SDIO_RESPCMD
//    <name> RESPCMD </name>
//    <r> 
//    <i> [Bits 31..0] RO (@ 0x40012C10) command response register </i>
//    <loc> ( (unsigned int)((SDIO_RESPCMD >> 0) & 0xFFFFFFFF) ) </loc>
//    <item> SFDITEM_FIELD__SDIO_RESPCMD_RESPCMD </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: SDIO_RESP1  -------------------------------
// SVD Line: 10950

unsigned int SDIO_RESP1 __AT (0x40012C14);



// ---------------------------  Field Item: SDIO_RESP1_CARDSTATUS1  -------------------------------
// SVD Line: 10959

//  <item> SFDITEM_FIELD__SDIO_RESP1_CARDSTATUS1
//    <name> CARDSTATUS1 </name>
//    <r> 
//    <i> [Bits 31..0] RO (@ 0x40012C14) Card Status </i>
//    <edit> 
//      <loc> ( (unsigned int)((SDIO_RESP1 >> 0) & 0xFFFFFFFF) ) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: SDIO_RESP1  -----------------------------------
// SVD Line: 10950

//  <rtree> SFDITEM_REG__SDIO_RESP1
//    <name> RESP1 </name>
//    <r> 
//    <i> [Bits 31..0] RO (@ 0x40012C14) response 1..4 register </i>
//    <loc> ( (unsigned int)((SDIO_RESP1 >> 0) & 0xFFFFFFFF) ) </loc>
//    <item> SFDITEM_FIELD__SDIO_RESP1_CARDSTATUS1 </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: SDIO_RESP2  -------------------------------
// SVD Line: 10967

unsigned int SDIO_RESP2 __AT (0x40012C18);



// ---------------------------  Field Item: SDIO_RESP2_CARDSTATUS2  -------------------------------
// SVD Line: 10976

//  <item> SFDITEM_FIELD__SDIO_RESP2_CARDSTATUS2
//    <name> CARDSTATUS2 </name>
//    <r> 
//    <i> [Bits 31..0] RO (@ 0x40012C18) Card Status </i>
//    <edit> 
//      <loc> ( (unsigned int)((SDIO_RESP2 >> 0) & 0xFFFFFFFF) ) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: SDIO_RESP2  -----------------------------------
// SVD Line: 10967

//  <rtree> SFDITEM_REG__SDIO_RESP2
//    <name> RESP2 </name>
//    <r> 
//    <i> [Bits 31..0] RO (@ 0x40012C18) response 1..4 register </i>
//    <loc> ( (unsigned int)((SDIO_RESP2 >> 0) & 0xFFFFFFFF) ) </loc>
//    <item> SFDITEM_FIELD__SDIO_RESP2_CARDSTATUS2 </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: SDIO_RESP3  -------------------------------
// SVD Line: 10984

unsigned int SDIO_RESP3 __AT (0x40012C1C);



// ---------------------------  Field Item: SDIO_RESP3_CARDSTATUS3  -------------------------------
// SVD Line: 10993

//  <item> SFDITEM_FIELD__SDIO_RESP3_CARDSTATUS3
//    <name> CARDSTATUS3 </name>
//    <r> 
//    <i> [Bits 31..0] RO (@ 0x40012C1C) Card Status </i>
//    <edit> 
//      <loc> ( (unsigned int)((SDIO_RESP3 >> 0) & 0xFFFFFFFF) ) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: SDIO_RESP3  -----------------------------------
// SVD Line: 10984

//  <rtree> SFDITEM_REG__SDIO_RESP3
//    <name> RESP3 </name>
//    <r> 
//    <i> [Bits 31..0] RO (@ 0x40012C1C) response 1..4 register </i>
//    <loc> ( (unsigned int)((SDIO_RESP3 >> 0) & 0xFFFFFFFF) ) </loc>
//    <item> SFDITEM_FIELD__SDIO_RESP3_CARDSTATUS3 </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: SDIO_RESP4  -------------------------------
// SVD Line: 11001

unsigned int SDIO_RESP4 __AT (0x40012C20);



// ---------------------------  Field Item: SDIO_RESP4_CARDSTATUS4  -------------------------------
// SVD Line: 11010

//  <item> SFDITEM_FIELD__SDIO_RESP4_CARDSTATUS4
//    <name> CARDSTATUS4 </name>
//    <r> 
//    <i> [Bits 31..0] RO (@ 0x40012C20) Card Status </i>
//    <edit> 
//      <loc> ( (unsigned int)((SDIO_RESP4 >> 0) & 0xFFFFFFFF) ) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: SDIO_RESP4  -----------------------------------
// SVD Line: 11001

//  <rtree> SFDITEM_REG__SDIO_RESP4
//    <name> RESP4 </name>
//    <r> 
//    <i> [Bits 31..0] RO (@ 0x40012C20) response 1..4 register </i>
//    <loc> ( (unsigned int)((SDIO_RESP4 >> 0) & 0xFFFFFFFF) ) </loc>
//    <item> SFDITEM_FIELD__SDIO_RESP4_CARDSTATUS4 </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: SDIO_DTIMER  -------------------------------
// SVD Line: 11018

unsigned int SDIO_DTIMER __AT (0x40012C24);



// ----------------------------  Field Item: SDIO_DTIMER_DATATIME  --------------------------------
// SVD Line: 11027

//  <item> SFDITEM_FIELD__SDIO_DTIMER_DATATIME
//    <name> DATATIME </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40012C24) Data timeout period </i>
//    <edit> 
//      <loc> ( (unsigned int)((SDIO_DTIMER >> 0) & 0xFFFFFFFF), ((SDIO_DTIMER = (SDIO_DTIMER & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: SDIO_DTIMER  ----------------------------------
// SVD Line: 11018

//  <rtree> SFDITEM_REG__SDIO_DTIMER
//    <name> DTIMER </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40012C24) data timer register </i>
//    <loc> ( (unsigned int)((SDIO_DTIMER >> 0) & 0xFFFFFFFF), ((SDIO_DTIMER = (SDIO_DTIMER & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__SDIO_DTIMER_DATATIME </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: SDIO_DLEN  --------------------------------
// SVD Line: 11035

unsigned int SDIO_DLEN __AT (0x40012C28);



// ----------------------------  Field Item: SDIO_DLEN_DATALENGTH  --------------------------------
// SVD Line: 11044

//  <item> SFDITEM_FIELD__SDIO_DLEN_DATALENGTH
//    <name> DATALENGTH </name>
//    <rw> 
//    <i> [Bits 24..0] RW (@ 0x40012C28) Data length value </i>
//    <edit> 
//      <loc> ( (unsigned int)((SDIO_DLEN >> 0) & 0x1FFFFFF), ((SDIO_DLEN = (SDIO_DLEN & ~(0x1FFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1FFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Register RTree: SDIO_DLEN  -----------------------------------
// SVD Line: 11035

//  <rtree> SFDITEM_REG__SDIO_DLEN
//    <name> DLEN </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40012C28) data length register </i>
//    <loc> ( (unsigned int)((SDIO_DLEN >> 0) & 0xFFFFFFFF), ((SDIO_DLEN = (SDIO_DLEN & ~(0x1FFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1FFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__SDIO_DLEN_DATALENGTH </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: SDIO_DCTRL  -------------------------------
// SVD Line: 11052

unsigned int SDIO_DCTRL __AT (0x40012C2C);



// ------------------------------  Field Item: SDIO_DCTRL_SDIOEN  ---------------------------------
// SVD Line: 11061

//  <item> SFDITEM_FIELD__SDIO_DCTRL_SDIOEN
//    <name> SDIOEN </name>
//    <rw> 
//    <i> [Bit 11] RW (@ 0x40012C2C) SD I/O enable functions </i>
//    <check> 
//      <loc> ( (unsigned int) SDIO_DCTRL ) </loc>
//      <o.11..11> SDIOEN
//    </check>
//  </item>
//  


// ------------------------------  Field Item: SDIO_DCTRL_RWMOD  ----------------------------------
// SVD Line: 11067

//  <item> SFDITEM_FIELD__SDIO_DCTRL_RWMOD
//    <name> RWMOD </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x40012C2C) Read wait mode </i>
//    <check> 
//      <loc> ( (unsigned int) SDIO_DCTRL ) </loc>
//      <o.10..10> RWMOD
//    </check>
//  </item>
//  


// ------------------------------  Field Item: SDIO_DCTRL_RWSTOP  ---------------------------------
// SVD Line: 11073

//  <item> SFDITEM_FIELD__SDIO_DCTRL_RWSTOP
//    <name> RWSTOP </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x40012C2C) Read wait stop </i>
//    <check> 
//      <loc> ( (unsigned int) SDIO_DCTRL ) </loc>
//      <o.9..9> RWSTOP
//    </check>
//  </item>
//  


// -----------------------------  Field Item: SDIO_DCTRL_RWSTART  ---------------------------------
// SVD Line: 11079

//  <item> SFDITEM_FIELD__SDIO_DCTRL_RWSTART
//    <name> RWSTART </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x40012C2C) Read wait start </i>
//    <check> 
//      <loc> ( (unsigned int) SDIO_DCTRL ) </loc>
//      <o.8..8> RWSTART
//    </check>
//  </item>
//  


// ----------------------------  Field Item: SDIO_DCTRL_DBLOCKSIZE  -------------------------------
// SVD Line: 11085

//  <item> SFDITEM_FIELD__SDIO_DCTRL_DBLOCKSIZE
//    <name> DBLOCKSIZE </name>
//    <rw> 
//    <i> [Bits 7..4] RW (@ 0x40012C2C) Data block size </i>
//    <edit> 
//      <loc> ( (unsigned char)((SDIO_DCTRL >> 4) & 0xF), ((SDIO_DCTRL = (SDIO_DCTRL & ~(0xFUL << 4 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 4 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: SDIO_DCTRL_DMAEN  ----------------------------------
// SVD Line: 11091

//  <item> SFDITEM_FIELD__SDIO_DCTRL_DMAEN
//    <name> DMAEN </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x40012C2C) DMA enable bit </i>
//    <check> 
//      <loc> ( (unsigned int) SDIO_DCTRL ) </loc>
//      <o.3..3> DMAEN
//    </check>
//  </item>
//  


// ------------------------------  Field Item: SDIO_DCTRL_DTMODE  ---------------------------------
// SVD Line: 11097

//  <item> SFDITEM_FIELD__SDIO_DCTRL_DTMODE
//    <name> DTMODE </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x40012C2C) Data transfer mode selection 1: Stream  or SDIO multibyte data transfer. </i>
//    <check> 
//      <loc> ( (unsigned int) SDIO_DCTRL ) </loc>
//      <o.2..2> DTMODE
//    </check>
//  </item>
//  


// ------------------------------  Field Item: SDIO_DCTRL_DTDIR  ----------------------------------
// SVD Line: 11104

//  <item> SFDITEM_FIELD__SDIO_DCTRL_DTDIR
//    <name> DTDIR </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x40012C2C) Data transfer direction  selection </i>
//    <check> 
//      <loc> ( (unsigned int) SDIO_DCTRL ) </loc>
//      <o.1..1> DTDIR
//    </check>
//  </item>
//  


// -------------------------------  Field Item: SDIO_DCTRL_DTEN  ----------------------------------
// SVD Line: 11111

//  <item> SFDITEM_FIELD__SDIO_DCTRL_DTEN
//    <name> DTEN </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40012C2C) DTEN </i>
//    <check> 
//      <loc> ( (unsigned int) SDIO_DCTRL ) </loc>
//      <o.0..0> DTEN
//    </check>
//  </item>
//  


// -------------------------------  Register RTree: SDIO_DCTRL  -----------------------------------
// SVD Line: 11052

//  <rtree> SFDITEM_REG__SDIO_DCTRL
//    <name> DCTRL </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40012C2C) data control register </i>
//    <loc> ( (unsigned int)((SDIO_DCTRL >> 0) & 0xFFFFFFFF), ((SDIO_DCTRL = (SDIO_DCTRL & ~(0xFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__SDIO_DCTRL_SDIOEN </item>
//    <item> SFDITEM_FIELD__SDIO_DCTRL_RWMOD </item>
//    <item> SFDITEM_FIELD__SDIO_DCTRL_RWSTOP </item>
//    <item> SFDITEM_FIELD__SDIO_DCTRL_RWSTART </item>
//    <item> SFDITEM_FIELD__SDIO_DCTRL_DBLOCKSIZE </item>
//    <item> SFDITEM_FIELD__SDIO_DCTRL_DMAEN </item>
//    <item> SFDITEM_FIELD__SDIO_DCTRL_DTMODE </item>
//    <item> SFDITEM_FIELD__SDIO_DCTRL_DTDIR </item>
//    <item> SFDITEM_FIELD__SDIO_DCTRL_DTEN </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: SDIO_DCOUNT  -------------------------------
// SVD Line: 11119

unsigned int SDIO_DCOUNT __AT (0x40012C30);



// ----------------------------  Field Item: SDIO_DCOUNT_DATACOUNT  -------------------------------
// SVD Line: 11128

//  <item> SFDITEM_FIELD__SDIO_DCOUNT_DATACOUNT
//    <name> DATACOUNT </name>
//    <r> 
//    <i> [Bits 24..0] RO (@ 0x40012C30) Data count value </i>
//    <edit> 
//      <loc> ( (unsigned int)((SDIO_DCOUNT >> 0) & 0x1FFFFFF) ) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: SDIO_DCOUNT  ----------------------------------
// SVD Line: 11119

//  <rtree> SFDITEM_REG__SDIO_DCOUNT
//    <name> DCOUNT </name>
//    <r> 
//    <i> [Bits 31..0] RO (@ 0x40012C30) data counter register </i>
//    <loc> ( (unsigned int)((SDIO_DCOUNT >> 0) & 0xFFFFFFFF) ) </loc>
//    <item> SFDITEM_FIELD__SDIO_DCOUNT_DATACOUNT </item>
//  </rtree>
//  


// -----------------------------  Register Item Address: SDIO_STA  --------------------------------
// SVD Line: 11136

unsigned int SDIO_STA __AT (0x40012C34);



// ------------------------------  Field Item: SDIO_STA_CEATAEND  ---------------------------------
// SVD Line: 11145

//  <item> SFDITEM_FIELD__SDIO_STA_CEATAEND
//    <name> CEATAEND </name>
//    <r> 
//    <i> [Bit 23] RO (@ 0x40012C34) CE-ATA command completion signal  received for CMD61 </i>
//    <check> 
//      <loc> ( (unsigned int) SDIO_STA ) </loc>
//      <o.23..23> CEATAEND
//    </check>
//  </item>
//  


// -------------------------------  Field Item: SDIO_STA_SDIOIT  ----------------------------------
// SVD Line: 11152

//  <item> SFDITEM_FIELD__SDIO_STA_SDIOIT
//    <name> SDIOIT </name>
//    <r> 
//    <i> [Bit 22] RO (@ 0x40012C34) SDIO interrupt received </i>
//    <check> 
//      <loc> ( (unsigned int) SDIO_STA ) </loc>
//      <o.22..22> SDIOIT
//    </check>
//  </item>
//  


// -------------------------------  Field Item: SDIO_STA_RXDAVL  ----------------------------------
// SVD Line: 11158

//  <item> SFDITEM_FIELD__SDIO_STA_RXDAVL
//    <name> RXDAVL </name>
//    <r> 
//    <i> [Bit 21] RO (@ 0x40012C34) Data available in receive  FIFO </i>
//    <check> 
//      <loc> ( (unsigned int) SDIO_STA ) </loc>
//      <o.21..21> RXDAVL
//    </check>
//  </item>
//  


// -------------------------------  Field Item: SDIO_STA_TXDAVL  ----------------------------------
// SVD Line: 11165

//  <item> SFDITEM_FIELD__SDIO_STA_TXDAVL
//    <name> TXDAVL </name>
//    <r> 
//    <i> [Bit 20] RO (@ 0x40012C34) Data available in transmit  FIFO </i>
//    <check> 
//      <loc> ( (unsigned int) SDIO_STA ) </loc>
//      <o.20..20> TXDAVL
//    </check>
//  </item>
//  


// ------------------------------  Field Item: SDIO_STA_RXFIFOE  ----------------------------------
// SVD Line: 11172

//  <item> SFDITEM_FIELD__SDIO_STA_RXFIFOE
//    <name> RXFIFOE </name>
//    <r> 
//    <i> [Bit 19] RO (@ 0x40012C34) Receive FIFO empty </i>
//    <check> 
//      <loc> ( (unsigned int) SDIO_STA ) </loc>
//      <o.19..19> RXFIFOE
//    </check>
//  </item>
//  


// ------------------------------  Field Item: SDIO_STA_TXFIFOE  ----------------------------------
// SVD Line: 11178

//  <item> SFDITEM_FIELD__SDIO_STA_TXFIFOE
//    <name> TXFIFOE </name>
//    <r> 
//    <i> [Bit 18] RO (@ 0x40012C34) Transmit FIFO empty </i>
//    <check> 
//      <loc> ( (unsigned int) SDIO_STA ) </loc>
//      <o.18..18> TXFIFOE
//    </check>
//  </item>
//  


// ------------------------------  Field Item: SDIO_STA_RXFIFOF  ----------------------------------
// SVD Line: 11184

//  <item> SFDITEM_FIELD__SDIO_STA_RXFIFOF
//    <name> RXFIFOF </name>
//    <r> 
//    <i> [Bit 17] RO (@ 0x40012C34) Receive FIFO full </i>
//    <check> 
//      <loc> ( (unsigned int) SDIO_STA ) </loc>
//      <o.17..17> RXFIFOF
//    </check>
//  </item>
//  


// ------------------------------  Field Item: SDIO_STA_TXFIFOF  ----------------------------------
// SVD Line: 11190

//  <item> SFDITEM_FIELD__SDIO_STA_TXFIFOF
//    <name> TXFIFOF </name>
//    <r> 
//    <i> [Bit 16] RO (@ 0x40012C34) Transmit FIFO full </i>
//    <check> 
//      <loc> ( (unsigned int) SDIO_STA ) </loc>
//      <o.16..16> TXFIFOF
//    </check>
//  </item>
//  


// ------------------------------  Field Item: SDIO_STA_RXFIFOHF  ---------------------------------
// SVD Line: 11196

//  <item> SFDITEM_FIELD__SDIO_STA_RXFIFOHF
//    <name> RXFIFOHF </name>
//    <r> 
//    <i> [Bit 15] RO (@ 0x40012C34) Receive FIFO half full: there are at  least 8 words in the FIFO </i>
//    <check> 
//      <loc> ( (unsigned int) SDIO_STA ) </loc>
//      <o.15..15> RXFIFOHF
//    </check>
//  </item>
//  


// ------------------------------  Field Item: SDIO_STA_TXFIFOHE  ---------------------------------
// SVD Line: 11203

//  <item> SFDITEM_FIELD__SDIO_STA_TXFIFOHE
//    <name> TXFIFOHE </name>
//    <r> 
//    <i> [Bit 14] RO (@ 0x40012C34) Transmit FIFO half empty: at least 8  words can be written into the FIFO </i>
//    <check> 
//      <loc> ( (unsigned int) SDIO_STA ) </loc>
//      <o.14..14> TXFIFOHE
//    </check>
//  </item>
//  


// -------------------------------  Field Item: SDIO_STA_RXACT  -----------------------------------
// SVD Line: 11210

//  <item> SFDITEM_FIELD__SDIO_STA_RXACT
//    <name> RXACT </name>
//    <r> 
//    <i> [Bit 13] RO (@ 0x40012C34) Data receive in progress </i>
//    <check> 
//      <loc> ( (unsigned int) SDIO_STA ) </loc>
//      <o.13..13> RXACT
//    </check>
//  </item>
//  


// -------------------------------  Field Item: SDIO_STA_TXACT  -----------------------------------
// SVD Line: 11216

//  <item> SFDITEM_FIELD__SDIO_STA_TXACT
//    <name> TXACT </name>
//    <r> 
//    <i> [Bit 12] RO (@ 0x40012C34) Data transmit in progress </i>
//    <check> 
//      <loc> ( (unsigned int) SDIO_STA ) </loc>
//      <o.12..12> TXACT
//    </check>
//  </item>
//  


// -------------------------------  Field Item: SDIO_STA_CMDACT  ----------------------------------
// SVD Line: 11222

//  <item> SFDITEM_FIELD__SDIO_STA_CMDACT
//    <name> CMDACT </name>
//    <r> 
//    <i> [Bit 11] RO (@ 0x40012C34) Command transfer in  progress </i>
//    <check> 
//      <loc> ( (unsigned int) SDIO_STA ) </loc>
//      <o.11..11> CMDACT
//    </check>
//  </item>
//  


// ------------------------------  Field Item: SDIO_STA_DBCKEND  ----------------------------------
// SVD Line: 11229

//  <item> SFDITEM_FIELD__SDIO_STA_DBCKEND
//    <name> DBCKEND </name>
//    <r> 
//    <i> [Bit 10] RO (@ 0x40012C34) Data block sent/received (CRC check  passed) </i>
//    <check> 
//      <loc> ( (unsigned int) SDIO_STA ) </loc>
//      <o.10..10> DBCKEND
//    </check>
//  </item>
//  


// ------------------------------  Field Item: SDIO_STA_STBITERR  ---------------------------------
// SVD Line: 11236

//  <item> SFDITEM_FIELD__SDIO_STA_STBITERR
//    <name> STBITERR </name>
//    <r> 
//    <i> [Bit 9] RO (@ 0x40012C34) Start bit not detected on all data  signals in wide bus mode </i>
//    <check> 
//      <loc> ( (unsigned int) SDIO_STA ) </loc>
//      <o.9..9> STBITERR
//    </check>
//  </item>
//  


// ------------------------------  Field Item: SDIO_STA_DATAEND  ----------------------------------
// SVD Line: 11243

//  <item> SFDITEM_FIELD__SDIO_STA_DATAEND
//    <name> DATAEND </name>
//    <r> 
//    <i> [Bit 8] RO (@ 0x40012C34) Data end (data counter, SDIDCOUNT, is  zero) </i>
//    <check> 
//      <loc> ( (unsigned int) SDIO_STA ) </loc>
//      <o.8..8> DATAEND
//    </check>
//  </item>
//  


// ------------------------------  Field Item: SDIO_STA_CMDSENT  ----------------------------------
// SVD Line: 11250

//  <item> SFDITEM_FIELD__SDIO_STA_CMDSENT
//    <name> CMDSENT </name>
//    <r> 
//    <i> [Bit 7] RO (@ 0x40012C34) Command sent (no response  required) </i>
//    <check> 
//      <loc> ( (unsigned int) SDIO_STA ) </loc>
//      <o.7..7> CMDSENT
//    </check>
//  </item>
//  


// ------------------------------  Field Item: SDIO_STA_CMDREND  ----------------------------------
// SVD Line: 11257

//  <item> SFDITEM_FIELD__SDIO_STA_CMDREND
//    <name> CMDREND </name>
//    <r> 
//    <i> [Bit 6] RO (@ 0x40012C34) Command response received (CRC check  passed) </i>
//    <check> 
//      <loc> ( (unsigned int) SDIO_STA ) </loc>
//      <o.6..6> CMDREND
//    </check>
//  </item>
//  


// ------------------------------  Field Item: SDIO_STA_RXOVERR  ----------------------------------
// SVD Line: 11264

//  <item> SFDITEM_FIELD__SDIO_STA_RXOVERR
//    <name> RXOVERR </name>
//    <r> 
//    <i> [Bit 5] RO (@ 0x40012C34) Received FIFO overrun  error </i>
//    <check> 
//      <loc> ( (unsigned int) SDIO_STA ) </loc>
//      <o.5..5> RXOVERR
//    </check>
//  </item>
//  


// ------------------------------  Field Item: SDIO_STA_TXUNDERR  ---------------------------------
// SVD Line: 11271

//  <item> SFDITEM_FIELD__SDIO_STA_TXUNDERR
//    <name> TXUNDERR </name>
//    <r> 
//    <i> [Bit 4] RO (@ 0x40012C34) Transmit FIFO underrun  error </i>
//    <check> 
//      <loc> ( (unsigned int) SDIO_STA ) </loc>
//      <o.4..4> TXUNDERR
//    </check>
//  </item>
//  


// ------------------------------  Field Item: SDIO_STA_DTIMEOUT  ---------------------------------
// SVD Line: 11278

//  <item> SFDITEM_FIELD__SDIO_STA_DTIMEOUT
//    <name> DTIMEOUT </name>
//    <r> 
//    <i> [Bit 3] RO (@ 0x40012C34) Data timeout </i>
//    <check> 
//      <loc> ( (unsigned int) SDIO_STA ) </loc>
//      <o.3..3> DTIMEOUT
//    </check>
//  </item>
//  


// ------------------------------  Field Item: SDIO_STA_CTIMEOUT  ---------------------------------
// SVD Line: 11284

//  <item> SFDITEM_FIELD__SDIO_STA_CTIMEOUT
//    <name> CTIMEOUT </name>
//    <r> 
//    <i> [Bit 2] RO (@ 0x40012C34) Command response timeout </i>
//    <check> 
//      <loc> ( (unsigned int) SDIO_STA ) </loc>
//      <o.2..2> CTIMEOUT
//    </check>
//  </item>
//  


// ------------------------------  Field Item: SDIO_STA_DCRCFAIL  ---------------------------------
// SVD Line: 11290

//  <item> SFDITEM_FIELD__SDIO_STA_DCRCFAIL
//    <name> DCRCFAIL </name>
//    <r> 
//    <i> [Bit 1] RO (@ 0x40012C34) Data block sent/received (CRC check  failed) </i>
//    <check> 
//      <loc> ( (unsigned int) SDIO_STA ) </loc>
//      <o.1..1> DCRCFAIL
//    </check>
//  </item>
//  


// ------------------------------  Field Item: SDIO_STA_CCRCFAIL  ---------------------------------
// SVD Line: 11297

//  <item> SFDITEM_FIELD__SDIO_STA_CCRCFAIL
//    <name> CCRCFAIL </name>
//    <r> 
//    <i> [Bit 0] RO (@ 0x40012C34) Command response received (CRC check  failed) </i>
//    <check> 
//      <loc> ( (unsigned int) SDIO_STA ) </loc>
//      <o.0..0> CCRCFAIL
//    </check>
//  </item>
//  


// --------------------------------  Register RTree: SDIO_STA  ------------------------------------
// SVD Line: 11136

//  <rtree> SFDITEM_REG__SDIO_STA
//    <name> STA </name>
//    <r> 
//    <i> [Bits 31..0] RO (@ 0x40012C34) status register </i>
//    <loc> ( (unsigned int)((SDIO_STA >> 0) & 0xFFFFFFFF) ) </loc>
//    <item> SFDITEM_FIELD__SDIO_STA_CEATAEND </item>
//    <item> SFDITEM_FIELD__SDIO_STA_SDIOIT </item>
//    <item> SFDITEM_FIELD__SDIO_STA_RXDAVL </item>
//    <item> SFDITEM_FIELD__SDIO_STA_TXDAVL </item>
//    <item> SFDITEM_FIELD__SDIO_STA_RXFIFOE </item>
//    <item> SFDITEM_FIELD__SDIO_STA_TXFIFOE </item>
//    <item> SFDITEM_FIELD__SDIO_STA_RXFIFOF </item>
//    <item> SFDITEM_FIELD__SDIO_STA_TXFIFOF </item>
//    <item> SFDITEM_FIELD__SDIO_STA_RXFIFOHF </item>
//    <item> SFDITEM_FIELD__SDIO_STA_TXFIFOHE </item>
//    <item> SFDITEM_FIELD__SDIO_STA_RXACT </item>
//    <item> SFDITEM_FIELD__SDIO_STA_TXACT </item>
//    <item> SFDITEM_FIELD__SDIO_STA_CMDACT </item>
//    <item> SFDITEM_FIELD__SDIO_STA_DBCKEND </item>
//    <item> SFDITEM_FIELD__SDIO_STA_STBITERR </item>
//    <item> SFDITEM_FIELD__SDIO_STA_DATAEND </item>
//    <item> SFDITEM_FIELD__SDIO_STA_CMDSENT </item>
//    <item> SFDITEM_FIELD__SDIO_STA_CMDREND </item>
//    <item> SFDITEM_FIELD__SDIO_STA_RXOVERR </item>
//    <item> SFDITEM_FIELD__SDIO_STA_TXUNDERR </item>
//    <item> SFDITEM_FIELD__SDIO_STA_DTIMEOUT </item>
//    <item> SFDITEM_FIELD__SDIO_STA_CTIMEOUT </item>
//    <item> SFDITEM_FIELD__SDIO_STA_DCRCFAIL </item>
//    <item> SFDITEM_FIELD__SDIO_STA_CCRCFAIL </item>
//  </rtree>
//  


// -----------------------------  Register Item Address: SDIO_ICR  --------------------------------
// SVD Line: 11306

unsigned int SDIO_ICR __AT (0x40012C38);



// -----------------------------  Field Item: SDIO_ICR_CEATAENDC  ---------------------------------
// SVD Line: 11315

//  <item> SFDITEM_FIELD__SDIO_ICR_CEATAENDC
//    <name> CEATAENDC </name>
//    <rw> 
//    <i> [Bit 23] RW (@ 0x40012C38) CEATAEND flag clear bit </i>
//    <check> 
//      <loc> ( (unsigned int) SDIO_ICR ) </loc>
//      <o.23..23> CEATAENDC
//    </check>
//  </item>
//  


// ------------------------------  Field Item: SDIO_ICR_SDIOITC  ----------------------------------
// SVD Line: 11321

//  <item> SFDITEM_FIELD__SDIO_ICR_SDIOITC
//    <name> SDIOITC </name>
//    <rw> 
//    <i> [Bit 22] RW (@ 0x40012C38) SDIOIT flag clear bit </i>
//    <check> 
//      <loc> ( (unsigned int) SDIO_ICR ) </loc>
//      <o.22..22> SDIOITC
//    </check>
//  </item>
//  


// ------------------------------  Field Item: SDIO_ICR_DBCKENDC  ---------------------------------
// SVD Line: 11327

//  <item> SFDITEM_FIELD__SDIO_ICR_DBCKENDC
//    <name> DBCKENDC </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x40012C38) DBCKEND flag clear bit </i>
//    <check> 
//      <loc> ( (unsigned int) SDIO_ICR ) </loc>
//      <o.10..10> DBCKENDC
//    </check>
//  </item>
//  


// -----------------------------  Field Item: SDIO_ICR_STBITERRC  ---------------------------------
// SVD Line: 11333

//  <item> SFDITEM_FIELD__SDIO_ICR_STBITERRC
//    <name> STBITERRC </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x40012C38) STBITERR flag clear bit </i>
//    <check> 
//      <loc> ( (unsigned int) SDIO_ICR ) </loc>
//      <o.9..9> STBITERRC
//    </check>
//  </item>
//  


// ------------------------------  Field Item: SDIO_ICR_DATAENDC  ---------------------------------
// SVD Line: 11339

//  <item> SFDITEM_FIELD__SDIO_ICR_DATAENDC
//    <name> DATAENDC </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x40012C38) DATAEND flag clear bit </i>
//    <check> 
//      <loc> ( (unsigned int) SDIO_ICR ) </loc>
//      <o.8..8> DATAENDC
//    </check>
//  </item>
//  


// ------------------------------  Field Item: SDIO_ICR_CMDSENTC  ---------------------------------
// SVD Line: 11345

//  <item> SFDITEM_FIELD__SDIO_ICR_CMDSENTC
//    <name> CMDSENTC </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x40012C38) CMDSENT flag clear bit </i>
//    <check> 
//      <loc> ( (unsigned int) SDIO_ICR ) </loc>
//      <o.7..7> CMDSENTC
//    </check>
//  </item>
//  


// ------------------------------  Field Item: SDIO_ICR_CMDRENDC  ---------------------------------
// SVD Line: 11351

//  <item> SFDITEM_FIELD__SDIO_ICR_CMDRENDC
//    <name> CMDRENDC </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x40012C38) CMDREND flag clear bit </i>
//    <check> 
//      <loc> ( (unsigned int) SDIO_ICR ) </loc>
//      <o.6..6> CMDRENDC
//    </check>
//  </item>
//  


// ------------------------------  Field Item: SDIO_ICR_RXOVERRC  ---------------------------------
// SVD Line: 11357

//  <item> SFDITEM_FIELD__SDIO_ICR_RXOVERRC
//    <name> RXOVERRC </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x40012C38) RXOVERR flag clear bit </i>
//    <check> 
//      <loc> ( (unsigned int) SDIO_ICR ) </loc>
//      <o.5..5> RXOVERRC
//    </check>
//  </item>
//  


// -----------------------------  Field Item: SDIO_ICR_TXUNDERRC  ---------------------------------
// SVD Line: 11363

//  <item> SFDITEM_FIELD__SDIO_ICR_TXUNDERRC
//    <name> TXUNDERRC </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x40012C38) TXUNDERR flag clear bit </i>
//    <check> 
//      <loc> ( (unsigned int) SDIO_ICR ) </loc>
//      <o.4..4> TXUNDERRC
//    </check>
//  </item>
//  


// -----------------------------  Field Item: SDIO_ICR_DTIMEOUTC  ---------------------------------
// SVD Line: 11369

//  <item> SFDITEM_FIELD__SDIO_ICR_DTIMEOUTC
//    <name> DTIMEOUTC </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x40012C38) DTIMEOUT flag clear bit </i>
//    <check> 
//      <loc> ( (unsigned int) SDIO_ICR ) </loc>
//      <o.3..3> DTIMEOUTC
//    </check>
//  </item>
//  


// -----------------------------  Field Item: SDIO_ICR_CTIMEOUTC  ---------------------------------
// SVD Line: 11375

//  <item> SFDITEM_FIELD__SDIO_ICR_CTIMEOUTC
//    <name> CTIMEOUTC </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x40012C38) CTIMEOUT flag clear bit </i>
//    <check> 
//      <loc> ( (unsigned int) SDIO_ICR ) </loc>
//      <o.2..2> CTIMEOUTC
//    </check>
//  </item>
//  


// -----------------------------  Field Item: SDIO_ICR_DCRCFAILC  ---------------------------------
// SVD Line: 11381

//  <item> SFDITEM_FIELD__SDIO_ICR_DCRCFAILC
//    <name> DCRCFAILC </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x40012C38) DCRCFAIL flag clear bit </i>
//    <check> 
//      <loc> ( (unsigned int) SDIO_ICR ) </loc>
//      <o.1..1> DCRCFAILC
//    </check>
//  </item>
//  


// -----------------------------  Field Item: SDIO_ICR_CCRCFAILC  ---------------------------------
// SVD Line: 11387

//  <item> SFDITEM_FIELD__SDIO_ICR_CCRCFAILC
//    <name> CCRCFAILC </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40012C38) CCRCFAIL flag clear bit </i>
//    <check> 
//      <loc> ( (unsigned int) SDIO_ICR ) </loc>
//      <o.0..0> CCRCFAILC
//    </check>
//  </item>
//  


// --------------------------------  Register RTree: SDIO_ICR  ------------------------------------
// SVD Line: 11306

//  <rtree> SFDITEM_REG__SDIO_ICR
//    <name> ICR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40012C38) interrupt clear register </i>
//    <loc> ( (unsigned int)((SDIO_ICR >> 0) & 0xFFFFFFFF), ((SDIO_ICR = (SDIO_ICR & ~(0xC007FFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xC007FF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__SDIO_ICR_CEATAENDC </item>
//    <item> SFDITEM_FIELD__SDIO_ICR_SDIOITC </item>
//    <item> SFDITEM_FIELD__SDIO_ICR_DBCKENDC </item>
//    <item> SFDITEM_FIELD__SDIO_ICR_STBITERRC </item>
//    <item> SFDITEM_FIELD__SDIO_ICR_DATAENDC </item>
//    <item> SFDITEM_FIELD__SDIO_ICR_CMDSENTC </item>
//    <item> SFDITEM_FIELD__SDIO_ICR_CMDRENDC </item>
//    <item> SFDITEM_FIELD__SDIO_ICR_RXOVERRC </item>
//    <item> SFDITEM_FIELD__SDIO_ICR_TXUNDERRC </item>
//    <item> SFDITEM_FIELD__SDIO_ICR_DTIMEOUTC </item>
//    <item> SFDITEM_FIELD__SDIO_ICR_CTIMEOUTC </item>
//    <item> SFDITEM_FIELD__SDIO_ICR_DCRCFAILC </item>
//    <item> SFDITEM_FIELD__SDIO_ICR_CCRCFAILC </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: SDIO_MASK  --------------------------------
// SVD Line: 11395

unsigned int SDIO_MASK __AT (0x40012C3C);



// ----------------------------  Field Item: SDIO_MASK_CEATAENDIE  --------------------------------
// SVD Line: 11404

//  <item> SFDITEM_FIELD__SDIO_MASK_CEATAENDIE
//    <name> CEATAENDIE </name>
//    <rw> 
//    <i> [Bit 23] RW (@ 0x40012C3C) CE-ATA command completion signal  received interrupt enable </i>
//    <check> 
//      <loc> ( (unsigned int) SDIO_MASK ) </loc>
//      <o.23..23> CEATAENDIE
//    </check>
//  </item>
//  


// -----------------------------  Field Item: SDIO_MASK_SDIOITIE  ---------------------------------
// SVD Line: 11411

//  <item> SFDITEM_FIELD__SDIO_MASK_SDIOITIE
//    <name> SDIOITIE </name>
//    <rw> 
//    <i> [Bit 22] RW (@ 0x40012C3C) SDIO mode interrupt received interrupt  enable </i>
//    <check> 
//      <loc> ( (unsigned int) SDIO_MASK ) </loc>
//      <o.22..22> SDIOITIE
//    </check>
//  </item>
//  


// -----------------------------  Field Item: SDIO_MASK_RXDAVLIE  ---------------------------------
// SVD Line: 11418

//  <item> SFDITEM_FIELD__SDIO_MASK_RXDAVLIE
//    <name> RXDAVLIE </name>
//    <rw> 
//    <i> [Bit 21] RW (@ 0x40012C3C) Data available in Rx FIFO interrupt  enable </i>
//    <check> 
//      <loc> ( (unsigned int) SDIO_MASK ) </loc>
//      <o.21..21> RXDAVLIE
//    </check>
//  </item>
//  


// -----------------------------  Field Item: SDIO_MASK_TXDAVLIE  ---------------------------------
// SVD Line: 11425

//  <item> SFDITEM_FIELD__SDIO_MASK_TXDAVLIE
//    <name> TXDAVLIE </name>
//    <rw> 
//    <i> [Bit 20] RW (@ 0x40012C3C) Data available in Tx FIFO interrupt  enable </i>
//    <check> 
//      <loc> ( (unsigned int) SDIO_MASK ) </loc>
//      <o.20..20> TXDAVLIE
//    </check>
//  </item>
//  


// -----------------------------  Field Item: SDIO_MASK_RXFIFOEIE  --------------------------------
// SVD Line: 11432

//  <item> SFDITEM_FIELD__SDIO_MASK_RXFIFOEIE
//    <name> RXFIFOEIE </name>
//    <rw> 
//    <i> [Bit 19] RW (@ 0x40012C3C) Rx FIFO empty interrupt  enable </i>
//    <check> 
//      <loc> ( (unsigned int) SDIO_MASK ) </loc>
//      <o.19..19> RXFIFOEIE
//    </check>
//  </item>
//  


// -----------------------------  Field Item: SDIO_MASK_TXFIFOEIE  --------------------------------
// SVD Line: 11439

//  <item> SFDITEM_FIELD__SDIO_MASK_TXFIFOEIE
//    <name> TXFIFOEIE </name>
//    <rw> 
//    <i> [Bit 18] RW (@ 0x40012C3C) Tx FIFO empty interrupt  enable </i>
//    <check> 
//      <loc> ( (unsigned int) SDIO_MASK ) </loc>
//      <o.18..18> TXFIFOEIE
//    </check>
//  </item>
//  


// -----------------------------  Field Item: SDIO_MASK_RXFIFOFIE  --------------------------------
// SVD Line: 11446

//  <item> SFDITEM_FIELD__SDIO_MASK_RXFIFOFIE
//    <name> RXFIFOFIE </name>
//    <rw> 
//    <i> [Bit 17] RW (@ 0x40012C3C) Rx FIFO full interrupt  enable </i>
//    <check> 
//      <loc> ( (unsigned int) SDIO_MASK ) </loc>
//      <o.17..17> RXFIFOFIE
//    </check>
//  </item>
//  


// -----------------------------  Field Item: SDIO_MASK_TXFIFOFIE  --------------------------------
// SVD Line: 11453

//  <item> SFDITEM_FIELD__SDIO_MASK_TXFIFOFIE
//    <name> TXFIFOFIE </name>
//    <rw> 
//    <i> [Bit 16] RW (@ 0x40012C3C) Tx FIFO full interrupt  enable </i>
//    <check> 
//      <loc> ( (unsigned int) SDIO_MASK ) </loc>
//      <o.16..16> TXFIFOFIE
//    </check>
//  </item>
//  


// ----------------------------  Field Item: SDIO_MASK_RXFIFOHFIE  --------------------------------
// SVD Line: 11460

//  <item> SFDITEM_FIELD__SDIO_MASK_RXFIFOHFIE
//    <name> RXFIFOHFIE </name>
//    <rw> 
//    <i> [Bit 15] RW (@ 0x40012C3C) Rx FIFO half full interrupt  enable </i>
//    <check> 
//      <loc> ( (unsigned int) SDIO_MASK ) </loc>
//      <o.15..15> RXFIFOHFIE
//    </check>
//  </item>
//  


// ----------------------------  Field Item: SDIO_MASK_TXFIFOHEIE  --------------------------------
// SVD Line: 11467

//  <item> SFDITEM_FIELD__SDIO_MASK_TXFIFOHEIE
//    <name> TXFIFOHEIE </name>
//    <rw> 
//    <i> [Bit 14] RW (@ 0x40012C3C) Tx FIFO half empty interrupt  enable </i>
//    <check> 
//      <loc> ( (unsigned int) SDIO_MASK ) </loc>
//      <o.14..14> TXFIFOHEIE
//    </check>
//  </item>
//  


// ------------------------------  Field Item: SDIO_MASK_RXACTIE  ---------------------------------
// SVD Line: 11474

//  <item> SFDITEM_FIELD__SDIO_MASK_RXACTIE
//    <name> RXACTIE </name>
//    <rw> 
//    <i> [Bit 13] RW (@ 0x40012C3C) Data receive acting interrupt  enable </i>
//    <check> 
//      <loc> ( (unsigned int) SDIO_MASK ) </loc>
//      <o.13..13> RXACTIE
//    </check>
//  </item>
//  


// ------------------------------  Field Item: SDIO_MASK_TXACTIE  ---------------------------------
// SVD Line: 11481

//  <item> SFDITEM_FIELD__SDIO_MASK_TXACTIE
//    <name> TXACTIE </name>
//    <rw> 
//    <i> [Bit 12] RW (@ 0x40012C3C) Data transmit acting interrupt  enable </i>
//    <check> 
//      <loc> ( (unsigned int) SDIO_MASK ) </loc>
//      <o.12..12> TXACTIE
//    </check>
//  </item>
//  


// -----------------------------  Field Item: SDIO_MASK_CMDACTIE  ---------------------------------
// SVD Line: 11488

//  <item> SFDITEM_FIELD__SDIO_MASK_CMDACTIE
//    <name> CMDACTIE </name>
//    <rw> 
//    <i> [Bit 11] RW (@ 0x40012C3C) Command acting interrupt  enable </i>
//    <check> 
//      <loc> ( (unsigned int) SDIO_MASK ) </loc>
//      <o.11..11> CMDACTIE
//    </check>
//  </item>
//  


// -----------------------------  Field Item: SDIO_MASK_DBCKENDIE  --------------------------------
// SVD Line: 11495

//  <item> SFDITEM_FIELD__SDIO_MASK_DBCKENDIE
//    <name> DBCKENDIE </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x40012C3C) Data block end interrupt  enable </i>
//    <check> 
//      <loc> ( (unsigned int) SDIO_MASK ) </loc>
//      <o.10..10> DBCKENDIE
//    </check>
//  </item>
//  


// ----------------------------  Field Item: SDIO_MASK_STBITERRIE  --------------------------------
// SVD Line: 11502

//  <item> SFDITEM_FIELD__SDIO_MASK_STBITERRIE
//    <name> STBITERRIE </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x40012C3C) Start bit error interrupt  enable </i>
//    <check> 
//      <loc> ( (unsigned int) SDIO_MASK ) </loc>
//      <o.9..9> STBITERRIE
//    </check>
//  </item>
//  


// -----------------------------  Field Item: SDIO_MASK_DATAENDIE  --------------------------------
// SVD Line: 11509

//  <item> SFDITEM_FIELD__SDIO_MASK_DATAENDIE
//    <name> DATAENDIE </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x40012C3C) Data end interrupt enable </i>
//    <check> 
//      <loc> ( (unsigned int) SDIO_MASK ) </loc>
//      <o.8..8> DATAENDIE
//    </check>
//  </item>
//  


// -----------------------------  Field Item: SDIO_MASK_CMDSENTIE  --------------------------------
// SVD Line: 11515

//  <item> SFDITEM_FIELD__SDIO_MASK_CMDSENTIE
//    <name> CMDSENTIE </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x40012C3C) Command sent interrupt  enable </i>
//    <check> 
//      <loc> ( (unsigned int) SDIO_MASK ) </loc>
//      <o.7..7> CMDSENTIE
//    </check>
//  </item>
//  


// -----------------------------  Field Item: SDIO_MASK_CMDRENDIE  --------------------------------
// SVD Line: 11522

//  <item> SFDITEM_FIELD__SDIO_MASK_CMDRENDIE
//    <name> CMDRENDIE </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x40012C3C) Command response received interrupt  enable </i>
//    <check> 
//      <loc> ( (unsigned int) SDIO_MASK ) </loc>
//      <o.6..6> CMDRENDIE
//    </check>
//  </item>
//  


// -----------------------------  Field Item: SDIO_MASK_RXOVERRIE  --------------------------------
// SVD Line: 11529

//  <item> SFDITEM_FIELD__SDIO_MASK_RXOVERRIE
//    <name> RXOVERRIE </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x40012C3C) Rx FIFO overrun error interrupt  enable </i>
//    <check> 
//      <loc> ( (unsigned int) SDIO_MASK ) </loc>
//      <o.5..5> RXOVERRIE
//    </check>
//  </item>
//  


// ----------------------------  Field Item: SDIO_MASK_TXUNDERRIE  --------------------------------
// SVD Line: 11536

//  <item> SFDITEM_FIELD__SDIO_MASK_TXUNDERRIE
//    <name> TXUNDERRIE </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x40012C3C) Tx FIFO underrun error interrupt  enable </i>
//    <check> 
//      <loc> ( (unsigned int) SDIO_MASK ) </loc>
//      <o.4..4> TXUNDERRIE
//    </check>
//  </item>
//  


// ----------------------------  Field Item: SDIO_MASK_DTIMEOUTIE  --------------------------------
// SVD Line: 11543

//  <item> SFDITEM_FIELD__SDIO_MASK_DTIMEOUTIE
//    <name> DTIMEOUTIE </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x40012C3C) Data timeout interrupt  enable </i>
//    <check> 
//      <loc> ( (unsigned int) SDIO_MASK ) </loc>
//      <o.3..3> DTIMEOUTIE
//    </check>
//  </item>
//  


// ----------------------------  Field Item: SDIO_MASK_CTIMEOUTIE  --------------------------------
// SVD Line: 11550

//  <item> SFDITEM_FIELD__SDIO_MASK_CTIMEOUTIE
//    <name> CTIMEOUTIE </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x40012C3C) Command timeout interrupt  enable </i>
//    <check> 
//      <loc> ( (unsigned int) SDIO_MASK ) </loc>
//      <o.2..2> CTIMEOUTIE
//    </check>
//  </item>
//  


// ----------------------------  Field Item: SDIO_MASK_DCRCFAILIE  --------------------------------
// SVD Line: 11557

//  <item> SFDITEM_FIELD__SDIO_MASK_DCRCFAILIE
//    <name> DCRCFAILIE </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x40012C3C) Data CRC fail interrupt  enable </i>
//    <check> 
//      <loc> ( (unsigned int) SDIO_MASK ) </loc>
//      <o.1..1> DCRCFAILIE
//    </check>
//  </item>
//  


// ----------------------------  Field Item: SDIO_MASK_CCRCFAILIE  --------------------------------
// SVD Line: 11564

//  <item> SFDITEM_FIELD__SDIO_MASK_CCRCFAILIE
//    <name> CCRCFAILIE </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40012C3C) Command CRC fail interrupt  enable </i>
//    <check> 
//      <loc> ( (unsigned int) SDIO_MASK ) </loc>
//      <o.0..0> CCRCFAILIE
//    </check>
//  </item>
//  


// --------------------------------  Register RTree: SDIO_MASK  -----------------------------------
// SVD Line: 11395

//  <rtree> SFDITEM_REG__SDIO_MASK
//    <name> MASK </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40012C3C) mask register </i>
//    <loc> ( (unsigned int)((SDIO_MASK >> 0) & 0xFFFFFFFF), ((SDIO_MASK = (SDIO_MASK & ~(0xFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__SDIO_MASK_CEATAENDIE </item>
//    <item> SFDITEM_FIELD__SDIO_MASK_SDIOITIE </item>
//    <item> SFDITEM_FIELD__SDIO_MASK_RXDAVLIE </item>
//    <item> SFDITEM_FIELD__SDIO_MASK_TXDAVLIE </item>
//    <item> SFDITEM_FIELD__SDIO_MASK_RXFIFOEIE </item>
//    <item> SFDITEM_FIELD__SDIO_MASK_TXFIFOEIE </item>
//    <item> SFDITEM_FIELD__SDIO_MASK_RXFIFOFIE </item>
//    <item> SFDITEM_FIELD__SDIO_MASK_TXFIFOFIE </item>
//    <item> SFDITEM_FIELD__SDIO_MASK_RXFIFOHFIE </item>
//    <item> SFDITEM_FIELD__SDIO_MASK_TXFIFOHEIE </item>
//    <item> SFDITEM_FIELD__SDIO_MASK_RXACTIE </item>
//    <item> SFDITEM_FIELD__SDIO_MASK_TXACTIE </item>
//    <item> SFDITEM_FIELD__SDIO_MASK_CMDACTIE </item>
//    <item> SFDITEM_FIELD__SDIO_MASK_DBCKENDIE </item>
//    <item> SFDITEM_FIELD__SDIO_MASK_STBITERRIE </item>
//    <item> SFDITEM_FIELD__SDIO_MASK_DATAENDIE </item>
//    <item> SFDITEM_FIELD__SDIO_MASK_CMDSENTIE </item>
//    <item> SFDITEM_FIELD__SDIO_MASK_CMDRENDIE </item>
//    <item> SFDITEM_FIELD__SDIO_MASK_RXOVERRIE </item>
//    <item> SFDITEM_FIELD__SDIO_MASK_TXUNDERRIE </item>
//    <item> SFDITEM_FIELD__SDIO_MASK_DTIMEOUTIE </item>
//    <item> SFDITEM_FIELD__SDIO_MASK_CTIMEOUTIE </item>
//    <item> SFDITEM_FIELD__SDIO_MASK_DCRCFAILIE </item>
//    <item> SFDITEM_FIELD__SDIO_MASK_CCRCFAILIE </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: SDIO_FIFOCNT  ------------------------------
// SVD Line: 11573

unsigned int SDIO_FIFOCNT __AT (0x40012C48);



// ---------------------------  Field Item: SDIO_FIFOCNT_FIFOCOUNT  -------------------------------
// SVD Line: 11582

//  <item> SFDITEM_FIELD__SDIO_FIFOCNT_FIFOCOUNT
//    <name> FIFOCOUNT </name>
//    <r> 
//    <i> [Bits 23..0] RO (@ 0x40012C48) Remaining number of words to be written  to or read from the FIFO. </i>
//    <edit> 
//      <loc> ( (unsigned int)((SDIO_FIFOCNT >> 0) & 0xFFFFFF) ) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Register RTree: SDIO_FIFOCNT  ----------------------------------
// SVD Line: 11573

//  <rtree> SFDITEM_REG__SDIO_FIFOCNT
//    <name> FIFOCNT </name>
//    <r> 
//    <i> [Bits 31..0] RO (@ 0x40012C48) FIFO counter register </i>
//    <loc> ( (unsigned int)((SDIO_FIFOCNT >> 0) & 0xFFFFFFFF) ) </loc>
//    <item> SFDITEM_FIELD__SDIO_FIFOCNT_FIFOCOUNT </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: SDIO_FIFO  --------------------------------
// SVD Line: 11591

unsigned int SDIO_FIFO __AT (0x40012C80);



// -----------------------------  Field Item: SDIO_FIFO_FIFOData  ---------------------------------
// SVD Line: 11600

//  <item> SFDITEM_FIELD__SDIO_FIFO_FIFOData
//    <name> FIFOData </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40012C80) Receive and transmit FIFO  data </i>
//    <edit> 
//      <loc> ( (unsigned int)((SDIO_FIFO >> 0) & 0xFFFFFFFF), ((SDIO_FIFO = (SDIO_FIFO & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Register RTree: SDIO_FIFO  -----------------------------------
// SVD Line: 11591

//  <rtree> SFDITEM_REG__SDIO_FIFO
//    <name> FIFO </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40012C80) data FIFO register </i>
//    <loc> ( (unsigned int)((SDIO_FIFO >> 0) & 0xFFFFFFFF), ((SDIO_FIFO = (SDIO_FIFO & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__SDIO_FIFO_FIFOData </item>
//  </rtree>
//  


// ----------------------------------  Peripheral View: SDIO  -------------------------------------
// SVD Line: 10753

//  <view> SDIO
//    <name> SDIO </name>
//    <item> SFDITEM_REG__SDIO_POWER </item>
//    <item> SFDITEM_REG__SDIO_CLKCR </item>
//    <item> SFDITEM_REG__SDIO_ARG </item>
//    <item> SFDITEM_REG__SDIO_CMD </item>
//    <item> SFDITEM_REG__SDIO_RESPCMD </item>
//    <item> SFDITEM_REG__SDIO_RESP1 </item>
//    <item> SFDITEM_REG__SDIO_RESP2 </item>
//    <item> SFDITEM_REG__SDIO_RESP3 </item>
//    <item> SFDITEM_REG__SDIO_RESP4 </item>
//    <item> SFDITEM_REG__SDIO_DTIMER </item>
//    <item> SFDITEM_REG__SDIO_DLEN </item>
//    <item> SFDITEM_REG__SDIO_DCTRL </item>
//    <item> SFDITEM_REG__SDIO_DCOUNT </item>
//    <item> SFDITEM_REG__SDIO_STA </item>
//    <item> SFDITEM_REG__SDIO_ICR </item>
//    <item> SFDITEM_REG__SDIO_MASK </item>
//    <item> SFDITEM_REG__SDIO_FIFOCNT </item>
//    <item> SFDITEM_REG__SDIO_FIFO </item>
//  </view>
//  


// ---------------------------  Register Item Address: SYSCFG_MEMRM  ------------------------------
// SVD Line: 11622

unsigned int SYSCFG_MEMRM __AT (0x40013800);



// ----------------------------  Field Item: SYSCFG_MEMRM_MEM_MODE  -------------------------------
// SVD Line: 11631

//  <item> SFDITEM_FIELD__SYSCFG_MEMRM_MEM_MODE
//    <name> MEM_MODE </name>
//    <rw> 
//    <i> [Bits 1..0] RW (@ 0x40013800) MEM_MODE </i>
//    <edit> 
//      <loc> ( (unsigned char)((SYSCFG_MEMRM >> 0) & 0x3), ((SYSCFG_MEMRM = (SYSCFG_MEMRM & ~(0x3UL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Register RTree: SYSCFG_MEMRM  ----------------------------------
// SVD Line: 11622

//  <rtree> SFDITEM_REG__SYSCFG_MEMRM
//    <name> MEMRM </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40013800) memory remap register </i>
//    <loc> ( (unsigned int)((SYSCFG_MEMRM >> 0) & 0xFFFFFFFF), ((SYSCFG_MEMRM = (SYSCFG_MEMRM & ~(0x3UL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x3) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__SYSCFG_MEMRM_MEM_MODE </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: SYSCFG_PMC  -------------------------------
// SVD Line: 11639

unsigned int SYSCFG_PMC __AT (0x40013804);



// -----------------------------  Field Item: SYSCFG_PMC_ADC1DC2  ---------------------------------
// SVD Line: 11649

//  <item> SFDITEM_FIELD__SYSCFG_PMC_ADC1DC2
//    <name> ADC1DC2 </name>
//    <rw> 
//    <i> [Bit 16] RW (@ 0x40013804) ADC1DC2 </i>
//    <check> 
//      <loc> ( (unsigned int) SYSCFG_PMC ) </loc>
//      <o.16..16> ADC1DC2
//    </check>
//  </item>
//  


// -------------------------------  Register RTree: SYSCFG_PMC  -----------------------------------
// SVD Line: 11639

//  <rtree> SFDITEM_REG__SYSCFG_PMC
//    <name> PMC </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40013804) peripheral mode configuration  register </i>
//    <loc> ( (unsigned int)((SYSCFG_PMC >> 0) & 0xFFFFFFFF), ((SYSCFG_PMC = (SYSCFG_PMC & ~(0x10000UL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x10000) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__SYSCFG_PMC_ADC1DC2 </item>
//  </rtree>
//  


// --------------------------  Register Item Address: SYSCFG_EXTICR1  -----------------------------
// SVD Line: 11657

unsigned int SYSCFG_EXTICR1 __AT (0x40013808);



// ----------------------------  Field Item: SYSCFG_EXTICR1_EXTI3  --------------------------------
// SVD Line: 11667

//  <item> SFDITEM_FIELD__SYSCFG_EXTICR1_EXTI3
//    <name> EXTI3 </name>
//    <rw> 
//    <i> [Bits 15..12] RW (@ 0x40013808) EXTI x configuration (x = 0 to  3) </i>
//    <edit> 
//      <loc> ( (unsigned char)((SYSCFG_EXTICR1 >> 12) & 0xF), ((SYSCFG_EXTICR1 = (SYSCFG_EXTICR1 & ~(0xFUL << 12 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 12 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Field Item: SYSCFG_EXTICR1_EXTI2  --------------------------------
// SVD Line: 11674

//  <item> SFDITEM_FIELD__SYSCFG_EXTICR1_EXTI2
//    <name> EXTI2 </name>
//    <rw> 
//    <i> [Bits 11..8] RW (@ 0x40013808) EXTI x configuration (x = 0 to  3) </i>
//    <edit> 
//      <loc> ( (unsigned char)((SYSCFG_EXTICR1 >> 8) & 0xF), ((SYSCFG_EXTICR1 = (SYSCFG_EXTICR1 & ~(0xFUL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Field Item: SYSCFG_EXTICR1_EXTI1  --------------------------------
// SVD Line: 11681

//  <item> SFDITEM_FIELD__SYSCFG_EXTICR1_EXTI1
//    <name> EXTI1 </name>
//    <rw> 
//    <i> [Bits 7..4] RW (@ 0x40013808) EXTI x configuration (x = 0 to  3) </i>
//    <edit> 
//      <loc> ( (unsigned char)((SYSCFG_EXTICR1 >> 4) & 0xF), ((SYSCFG_EXTICR1 = (SYSCFG_EXTICR1 & ~(0xFUL << 4 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 4 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Field Item: SYSCFG_EXTICR1_EXTI0  --------------------------------
// SVD Line: 11688

//  <item> SFDITEM_FIELD__SYSCFG_EXTICR1_EXTI0
//    <name> EXTI0 </name>
//    <rw> 
//    <i> [Bits 3..0] RW (@ 0x40013808) EXTI x configuration (x = 0 to  3) </i>
//    <edit> 
//      <loc> ( (unsigned char)((SYSCFG_EXTICR1 >> 0) & 0xF), ((SYSCFG_EXTICR1 = (SYSCFG_EXTICR1 & ~(0xFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Register RTree: SYSCFG_EXTICR1  ---------------------------------
// SVD Line: 11657

//  <rtree> SFDITEM_REG__SYSCFG_EXTICR1
//    <name> EXTICR1 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40013808) external interrupt configuration register  1 </i>
//    <loc> ( (unsigned int)((SYSCFG_EXTICR1 >> 0) & 0xFFFFFFFF), ((SYSCFG_EXTICR1 = (SYSCFG_EXTICR1 & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__SYSCFG_EXTICR1_EXTI3 </item>
//    <item> SFDITEM_FIELD__SYSCFG_EXTICR1_EXTI2 </item>
//    <item> SFDITEM_FIELD__SYSCFG_EXTICR1_EXTI1 </item>
//    <item> SFDITEM_FIELD__SYSCFG_EXTICR1_EXTI0 </item>
//  </rtree>
//  


// --------------------------  Register Item Address: SYSCFG_EXTICR2  -----------------------------
// SVD Line: 11697

unsigned int SYSCFG_EXTICR2 __AT (0x4001380C);



// ----------------------------  Field Item: SYSCFG_EXTICR2_EXTI7  --------------------------------
// SVD Line: 11707

//  <item> SFDITEM_FIELD__SYSCFG_EXTICR2_EXTI7
//    <name> EXTI7 </name>
//    <rw> 
//    <i> [Bits 15..12] RW (@ 0x4001380C) EXTI x configuration (x = 4 to  7) </i>
//    <edit> 
//      <loc> ( (unsigned char)((SYSCFG_EXTICR2 >> 12) & 0xF), ((SYSCFG_EXTICR2 = (SYSCFG_EXTICR2 & ~(0xFUL << 12 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 12 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Field Item: SYSCFG_EXTICR2_EXTI6  --------------------------------
// SVD Line: 11714

//  <item> SFDITEM_FIELD__SYSCFG_EXTICR2_EXTI6
//    <name> EXTI6 </name>
//    <rw> 
//    <i> [Bits 11..8] RW (@ 0x4001380C) EXTI x configuration (x = 4 to  7) </i>
//    <edit> 
//      <loc> ( (unsigned char)((SYSCFG_EXTICR2 >> 8) & 0xF), ((SYSCFG_EXTICR2 = (SYSCFG_EXTICR2 & ~(0xFUL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Field Item: SYSCFG_EXTICR2_EXTI5  --------------------------------
// SVD Line: 11721

//  <item> SFDITEM_FIELD__SYSCFG_EXTICR2_EXTI5
//    <name> EXTI5 </name>
//    <rw> 
//    <i> [Bits 7..4] RW (@ 0x4001380C) EXTI x configuration (x = 4 to  7) </i>
//    <edit> 
//      <loc> ( (unsigned char)((SYSCFG_EXTICR2 >> 4) & 0xF), ((SYSCFG_EXTICR2 = (SYSCFG_EXTICR2 & ~(0xFUL << 4 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 4 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Field Item: SYSCFG_EXTICR2_EXTI4  --------------------------------
// SVD Line: 11728

//  <item> SFDITEM_FIELD__SYSCFG_EXTICR2_EXTI4
//    <name> EXTI4 </name>
//    <rw> 
//    <i> [Bits 3..0] RW (@ 0x4001380C) EXTI x configuration (x = 4 to  7) </i>
//    <edit> 
//      <loc> ( (unsigned char)((SYSCFG_EXTICR2 >> 0) & 0xF), ((SYSCFG_EXTICR2 = (SYSCFG_EXTICR2 & ~(0xFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Register RTree: SYSCFG_EXTICR2  ---------------------------------
// SVD Line: 11697

//  <rtree> SFDITEM_REG__SYSCFG_EXTICR2
//    <name> EXTICR2 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4001380C) external interrupt configuration register  2 </i>
//    <loc> ( (unsigned int)((SYSCFG_EXTICR2 >> 0) & 0xFFFFFFFF), ((SYSCFG_EXTICR2 = (SYSCFG_EXTICR2 & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__SYSCFG_EXTICR2_EXTI7 </item>
//    <item> SFDITEM_FIELD__SYSCFG_EXTICR2_EXTI6 </item>
//    <item> SFDITEM_FIELD__SYSCFG_EXTICR2_EXTI5 </item>
//    <item> SFDITEM_FIELD__SYSCFG_EXTICR2_EXTI4 </item>
//  </rtree>
//  


// --------------------------  Register Item Address: SYSCFG_EXTICR3  -----------------------------
// SVD Line: 11737

unsigned int SYSCFG_EXTICR3 __AT (0x40013810);



// ----------------------------  Field Item: SYSCFG_EXTICR3_EXTI11  -------------------------------
// SVD Line: 11747

//  <item> SFDITEM_FIELD__SYSCFG_EXTICR3_EXTI11
//    <name> EXTI11 </name>
//    <rw> 
//    <i> [Bits 15..12] RW (@ 0x40013810) EXTI x configuration (x = 8 to  11) </i>
//    <edit> 
//      <loc> ( (unsigned char)((SYSCFG_EXTICR3 >> 12) & 0xF), ((SYSCFG_EXTICR3 = (SYSCFG_EXTICR3 & ~(0xFUL << 12 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 12 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Field Item: SYSCFG_EXTICR3_EXTI10  -------------------------------
// SVD Line: 11754

//  <item> SFDITEM_FIELD__SYSCFG_EXTICR3_EXTI10
//    <name> EXTI10 </name>
//    <rw> 
//    <i> [Bits 11..8] RW (@ 0x40013810) EXTI10 </i>
//    <edit> 
//      <loc> ( (unsigned char)((SYSCFG_EXTICR3 >> 8) & 0xF), ((SYSCFG_EXTICR3 = (SYSCFG_EXTICR3 & ~(0xFUL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Field Item: SYSCFG_EXTICR3_EXTI9  --------------------------------
// SVD Line: 11760

//  <item> SFDITEM_FIELD__SYSCFG_EXTICR3_EXTI9
//    <name> EXTI9 </name>
//    <rw> 
//    <i> [Bits 7..4] RW (@ 0x40013810) EXTI x configuration (x = 8 to  11) </i>
//    <edit> 
//      <loc> ( (unsigned char)((SYSCFG_EXTICR3 >> 4) & 0xF), ((SYSCFG_EXTICR3 = (SYSCFG_EXTICR3 & ~(0xFUL << 4 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 4 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Field Item: SYSCFG_EXTICR3_EXTI8  --------------------------------
// SVD Line: 11767

//  <item> SFDITEM_FIELD__SYSCFG_EXTICR3_EXTI8
//    <name> EXTI8 </name>
//    <rw> 
//    <i> [Bits 3..0] RW (@ 0x40013810) EXTI x configuration (x = 8 to  11) </i>
//    <edit> 
//      <loc> ( (unsigned char)((SYSCFG_EXTICR3 >> 0) & 0xF), ((SYSCFG_EXTICR3 = (SYSCFG_EXTICR3 & ~(0xFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Register RTree: SYSCFG_EXTICR3  ---------------------------------
// SVD Line: 11737

//  <rtree> SFDITEM_REG__SYSCFG_EXTICR3
//    <name> EXTICR3 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40013810) external interrupt configuration register  3 </i>
//    <loc> ( (unsigned int)((SYSCFG_EXTICR3 >> 0) & 0xFFFFFFFF), ((SYSCFG_EXTICR3 = (SYSCFG_EXTICR3 & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__SYSCFG_EXTICR3_EXTI11 </item>
//    <item> SFDITEM_FIELD__SYSCFG_EXTICR3_EXTI10 </item>
//    <item> SFDITEM_FIELD__SYSCFG_EXTICR3_EXTI9 </item>
//    <item> SFDITEM_FIELD__SYSCFG_EXTICR3_EXTI8 </item>
//  </rtree>
//  


// --------------------------  Register Item Address: SYSCFG_EXTICR4  -----------------------------
// SVD Line: 11776

unsigned int SYSCFG_EXTICR4 __AT (0x40013814);



// ----------------------------  Field Item: SYSCFG_EXTICR4_EXTI15  -------------------------------
// SVD Line: 11786

//  <item> SFDITEM_FIELD__SYSCFG_EXTICR4_EXTI15
//    <name> EXTI15 </name>
//    <rw> 
//    <i> [Bits 15..12] RW (@ 0x40013814) EXTI x configuration (x = 12 to  15) </i>
//    <edit> 
//      <loc> ( (unsigned char)((SYSCFG_EXTICR4 >> 12) & 0xF), ((SYSCFG_EXTICR4 = (SYSCFG_EXTICR4 & ~(0xFUL << 12 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 12 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Field Item: SYSCFG_EXTICR4_EXTI14  -------------------------------
// SVD Line: 11793

//  <item> SFDITEM_FIELD__SYSCFG_EXTICR4_EXTI14
//    <name> EXTI14 </name>
//    <rw> 
//    <i> [Bits 11..8] RW (@ 0x40013814) EXTI x configuration (x = 12 to  15) </i>
//    <edit> 
//      <loc> ( (unsigned char)((SYSCFG_EXTICR4 >> 8) & 0xF), ((SYSCFG_EXTICR4 = (SYSCFG_EXTICR4 & ~(0xFUL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Field Item: SYSCFG_EXTICR4_EXTI13  -------------------------------
// SVD Line: 11800

//  <item> SFDITEM_FIELD__SYSCFG_EXTICR4_EXTI13
//    <name> EXTI13 </name>
//    <rw> 
//    <i> [Bits 7..4] RW (@ 0x40013814) EXTI x configuration (x = 12 to  15) </i>
//    <edit> 
//      <loc> ( (unsigned char)((SYSCFG_EXTICR4 >> 4) & 0xF), ((SYSCFG_EXTICR4 = (SYSCFG_EXTICR4 & ~(0xFUL << 4 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 4 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Field Item: SYSCFG_EXTICR4_EXTI12  -------------------------------
// SVD Line: 11807

//  <item> SFDITEM_FIELD__SYSCFG_EXTICR4_EXTI12
//    <name> EXTI12 </name>
//    <rw> 
//    <i> [Bits 3..0] RW (@ 0x40013814) EXTI x configuration (x = 12 to  15) </i>
//    <edit> 
//      <loc> ( (unsigned char)((SYSCFG_EXTICR4 >> 0) & 0xF), ((SYSCFG_EXTICR4 = (SYSCFG_EXTICR4 & ~(0xFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Register RTree: SYSCFG_EXTICR4  ---------------------------------
// SVD Line: 11776

//  <rtree> SFDITEM_REG__SYSCFG_EXTICR4
//    <name> EXTICR4 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40013814) external interrupt configuration register  4 </i>
//    <loc> ( (unsigned int)((SYSCFG_EXTICR4 >> 0) & 0xFFFFFFFF), ((SYSCFG_EXTICR4 = (SYSCFG_EXTICR4 & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__SYSCFG_EXTICR4_EXTI15 </item>
//    <item> SFDITEM_FIELD__SYSCFG_EXTICR4_EXTI14 </item>
//    <item> SFDITEM_FIELD__SYSCFG_EXTICR4_EXTI13 </item>
//    <item> SFDITEM_FIELD__SYSCFG_EXTICR4_EXTI12 </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: SYSCFG_CMPCR  ------------------------------
// SVD Line: 11816

unsigned int SYSCFG_CMPCR __AT (0x40013820);



// -----------------------------  Field Item: SYSCFG_CMPCR_READY  ---------------------------------
// SVD Line: 11826

//  <item> SFDITEM_FIELD__SYSCFG_CMPCR_READY
//    <name> READY </name>
//    <r> 
//    <i> [Bit 8] RO (@ 0x40013820) READY </i>
//    <check> 
//      <loc> ( (unsigned int) SYSCFG_CMPCR ) </loc>
//      <o.8..8> READY
//    </check>
//  </item>
//  


// -----------------------------  Field Item: SYSCFG_CMPCR_CMP_PD  --------------------------------
// SVD Line: 11832

//  <item> SFDITEM_FIELD__SYSCFG_CMPCR_CMP_PD
//    <name> CMP_PD </name>
//    <r> 
//    <i> [Bit 0] RO (@ 0x40013820) Compensation cell  power-down </i>
//    <check> 
//      <loc> ( (unsigned int) SYSCFG_CMPCR ) </loc>
//      <o.0..0> CMP_PD
//    </check>
//  </item>
//  


// ------------------------------  Register RTree: SYSCFG_CMPCR  ----------------------------------
// SVD Line: 11816

//  <rtree> SFDITEM_REG__SYSCFG_CMPCR
//    <name> CMPCR </name>
//    <r> 
//    <i> [Bits 31..0] RO (@ 0x40013820) Compensation cell control  register </i>
//    <loc> ( (unsigned int)((SYSCFG_CMPCR >> 0) & 0xFFFFFFFF) ) </loc>
//    <item> SFDITEM_FIELD__SYSCFG_CMPCR_READY </item>
//    <item> SFDITEM_FIELD__SYSCFG_CMPCR_CMP_PD </item>
//  </rtree>
//  


// ---------------------------------  Peripheral View: SYSCFG  ------------------------------------
// SVD Line: 11611

//  <view> SYSCFG
//    <name> SYSCFG </name>
//    <item> SFDITEM_REG__SYSCFG_MEMRM </item>
//    <item> SFDITEM_REG__SYSCFG_PMC </item>
//    <item> SFDITEM_REG__SYSCFG_EXTICR1 </item>
//    <item> SFDITEM_REG__SYSCFG_EXTICR2 </item>
//    <item> SFDITEM_REG__SYSCFG_EXTICR3 </item>
//    <item> SFDITEM_REG__SYSCFG_EXTICR4 </item>
//    <item> SFDITEM_REG__SYSCFG_CMPCR </item>
//  </view>
//  


// -----------------------------  Register Item Address: TIM1_CR1  --------------------------------
// SVD Line: 11854

unsigned int TIM1_CR1 __AT (0x40010000);



// --------------------------------  Field Item: TIM1_CR1_CKD  ------------------------------------
// SVD Line: 11863

//  <item> SFDITEM_FIELD__TIM1_CR1_CKD
//    <name> CKD </name>
//    <rw> 
//    <i> [Bits 9..8] RW (@ 0x40010000) Clock division </i>
//    <edit> 
//      <loc> ( (unsigned char)((TIM1_CR1 >> 8) & 0x3), ((TIM1_CR1 = (TIM1_CR1 & ~(0x3UL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Field Item: TIM1_CR1_ARPE  -----------------------------------
// SVD Line: 11869

//  <item> SFDITEM_FIELD__TIM1_CR1_ARPE
//    <name> ARPE </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x40010000) Auto-reload preload enable </i>
//    <check> 
//      <loc> ( (unsigned int) TIM1_CR1 ) </loc>
//      <o.7..7> ARPE
//    </check>
//  </item>
//  


// --------------------------------  Field Item: TIM1_CR1_CMS  ------------------------------------
// SVD Line: 11875

//  <item> SFDITEM_FIELD__TIM1_CR1_CMS
//    <name> CMS </name>
//    <rw> 
//    <i> [Bits 6..5] RW (@ 0x40010000) Center-aligned mode  selection </i>
//    <edit> 
//      <loc> ( (unsigned char)((TIM1_CR1 >> 5) & 0x3), ((TIM1_CR1 = (TIM1_CR1 & ~(0x3UL << 5 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 5 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Field Item: TIM1_CR1_DIR  ------------------------------------
// SVD Line: 11882

//  <item> SFDITEM_FIELD__TIM1_CR1_DIR
//    <name> DIR </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x40010000) Direction </i>
//    <check> 
//      <loc> ( (unsigned int) TIM1_CR1 ) </loc>
//      <o.4..4> DIR
//    </check>
//  </item>
//  


// --------------------------------  Field Item: TIM1_CR1_OPM  ------------------------------------
// SVD Line: 11888

//  <item> SFDITEM_FIELD__TIM1_CR1_OPM
//    <name> OPM </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x40010000) One-pulse mode </i>
//    <check> 
//      <loc> ( (unsigned int) TIM1_CR1 ) </loc>
//      <o.3..3> OPM
//    </check>
//  </item>
//  


// --------------------------------  Field Item: TIM1_CR1_URS  ------------------------------------
// SVD Line: 11894

//  <item> SFDITEM_FIELD__TIM1_CR1_URS
//    <name> URS </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x40010000) Update request source </i>
//    <check> 
//      <loc> ( (unsigned int) TIM1_CR1 ) </loc>
//      <o.2..2> URS
//    </check>
//  </item>
//  


// --------------------------------  Field Item: TIM1_CR1_UDIS  -----------------------------------
// SVD Line: 11900

//  <item> SFDITEM_FIELD__TIM1_CR1_UDIS
//    <name> UDIS </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x40010000) Update disable </i>
//    <check> 
//      <loc> ( (unsigned int) TIM1_CR1 ) </loc>
//      <o.1..1> UDIS
//    </check>
//  </item>
//  


// --------------------------------  Field Item: TIM1_CR1_CEN  ------------------------------------
// SVD Line: 11906

//  <item> SFDITEM_FIELD__TIM1_CR1_CEN
//    <name> CEN </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40010000) Counter enable </i>
//    <check> 
//      <loc> ( (unsigned int) TIM1_CR1 ) </loc>
//      <o.0..0> CEN
//    </check>
//  </item>
//  


// --------------------------------  Register RTree: TIM1_CR1  ------------------------------------
// SVD Line: 11854

//  <rtree> SFDITEM_REG__TIM1_CR1
//    <name> CR1 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40010000) control register 1 </i>
//    <loc> ( (unsigned int)((TIM1_CR1 >> 0) & 0xFFFFFFFF), ((TIM1_CR1 = (TIM1_CR1 & ~(0x3FFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x3FF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__TIM1_CR1_CKD </item>
//    <item> SFDITEM_FIELD__TIM1_CR1_ARPE </item>
//    <item> SFDITEM_FIELD__TIM1_CR1_CMS </item>
//    <item> SFDITEM_FIELD__TIM1_CR1_DIR </item>
//    <item> SFDITEM_FIELD__TIM1_CR1_OPM </item>
//    <item> SFDITEM_FIELD__TIM1_CR1_URS </item>
//    <item> SFDITEM_FIELD__TIM1_CR1_UDIS </item>
//    <item> SFDITEM_FIELD__TIM1_CR1_CEN </item>
//  </rtree>
//  


// -----------------------------  Register Item Address: TIM1_CR2  --------------------------------
// SVD Line: 11914

unsigned int TIM1_CR2 __AT (0x40010004);



// --------------------------------  Field Item: TIM1_CR2_OIS4  -----------------------------------
// SVD Line: 11923

//  <item> SFDITEM_FIELD__TIM1_CR2_OIS4
//    <name> OIS4 </name>
//    <rw> 
//    <i> [Bit 14] RW (@ 0x40010004) Output Idle state 4 </i>
//    <check> 
//      <loc> ( (unsigned int) TIM1_CR2 ) </loc>
//      <o.14..14> OIS4
//    </check>
//  </item>
//  


// -------------------------------  Field Item: TIM1_CR2_OIS3N  -----------------------------------
// SVD Line: 11929

//  <item> SFDITEM_FIELD__TIM1_CR2_OIS3N
//    <name> OIS3N </name>
//    <rw> 
//    <i> [Bit 13] RW (@ 0x40010004) Output Idle state 3 </i>
//    <check> 
//      <loc> ( (unsigned int) TIM1_CR2 ) </loc>
//      <o.13..13> OIS3N
//    </check>
//  </item>
//  


// --------------------------------  Field Item: TIM1_CR2_OIS3  -----------------------------------
// SVD Line: 11935

//  <item> SFDITEM_FIELD__TIM1_CR2_OIS3
//    <name> OIS3 </name>
//    <rw> 
//    <i> [Bit 12] RW (@ 0x40010004) Output Idle state 3 </i>
//    <check> 
//      <loc> ( (unsigned int) TIM1_CR2 ) </loc>
//      <o.12..12> OIS3
//    </check>
//  </item>
//  


// -------------------------------  Field Item: TIM1_CR2_OIS2N  -----------------------------------
// SVD Line: 11941

//  <item> SFDITEM_FIELD__TIM1_CR2_OIS2N
//    <name> OIS2N </name>
//    <rw> 
//    <i> [Bit 11] RW (@ 0x40010004) Output Idle state 2 </i>
//    <check> 
//      <loc> ( (unsigned int) TIM1_CR2 ) </loc>
//      <o.11..11> OIS2N
//    </check>
//  </item>
//  


// --------------------------------  Field Item: TIM1_CR2_OIS2  -----------------------------------
// SVD Line: 11947

//  <item> SFDITEM_FIELD__TIM1_CR2_OIS2
//    <name> OIS2 </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x40010004) Output Idle state 2 </i>
//    <check> 
//      <loc> ( (unsigned int) TIM1_CR2 ) </loc>
//      <o.10..10> OIS2
//    </check>
//  </item>
//  


// -------------------------------  Field Item: TIM1_CR2_OIS1N  -----------------------------------
// SVD Line: 11953

//  <item> SFDITEM_FIELD__TIM1_CR2_OIS1N
//    <name> OIS1N </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x40010004) Output Idle state 1 </i>
//    <check> 
//      <loc> ( (unsigned int) TIM1_CR2 ) </loc>
//      <o.9..9> OIS1N
//    </check>
//  </item>
//  


// --------------------------------  Field Item: TIM1_CR2_OIS1  -----------------------------------
// SVD Line: 11959

//  <item> SFDITEM_FIELD__TIM1_CR2_OIS1
//    <name> OIS1 </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x40010004) Output Idle state 1 </i>
//    <check> 
//      <loc> ( (unsigned int) TIM1_CR2 ) </loc>
//      <o.8..8> OIS1
//    </check>
//  </item>
//  


// --------------------------------  Field Item: TIM1_CR2_TI1S  -----------------------------------
// SVD Line: 11965

//  <item> SFDITEM_FIELD__TIM1_CR2_TI1S
//    <name> TI1S </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x40010004) TI1 selection </i>
//    <check> 
//      <loc> ( (unsigned int) TIM1_CR2 ) </loc>
//      <o.7..7> TI1S
//    </check>
//  </item>
//  


// --------------------------------  Field Item: TIM1_CR2_MMS  ------------------------------------
// SVD Line: 11971

//  <item> SFDITEM_FIELD__TIM1_CR2_MMS
//    <name> MMS </name>
//    <rw> 
//    <i> [Bits 6..4] RW (@ 0x40010004) Master mode selection </i>
//    <edit> 
//      <loc> ( (unsigned char)((TIM1_CR2 >> 4) & 0x7), ((TIM1_CR2 = (TIM1_CR2 & ~(0x7UL << 4 )) | ((unsigned long)(Gui_u8:GuiVal & 0x7) << 4 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Field Item: TIM1_CR2_CCDS  -----------------------------------
// SVD Line: 11977

//  <item> SFDITEM_FIELD__TIM1_CR2_CCDS
//    <name> CCDS </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x40010004) Capture/compare DMA  selection </i>
//    <check> 
//      <loc> ( (unsigned int) TIM1_CR2 ) </loc>
//      <o.3..3> CCDS
//    </check>
//  </item>
//  


// --------------------------------  Field Item: TIM1_CR2_CCUS  -----------------------------------
// SVD Line: 11984

//  <item> SFDITEM_FIELD__TIM1_CR2_CCUS
//    <name> CCUS </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x40010004) Capture/compare control update  selection </i>
//    <check> 
//      <loc> ( (unsigned int) TIM1_CR2 ) </loc>
//      <o.2..2> CCUS
//    </check>
//  </item>
//  


// --------------------------------  Field Item: TIM1_CR2_CCPC  -----------------------------------
// SVD Line: 11991

//  <item> SFDITEM_FIELD__TIM1_CR2_CCPC
//    <name> CCPC </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40010004) Capture/compare preloaded  control </i>
//    <check> 
//      <loc> ( (unsigned int) TIM1_CR2 ) </loc>
//      <o.0..0> CCPC
//    </check>
//  </item>
//  


// --------------------------------  Register RTree: TIM1_CR2  ------------------------------------
// SVD Line: 11914

//  <rtree> SFDITEM_REG__TIM1_CR2
//    <name> CR2 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40010004) control register 2 </i>
//    <loc> ( (unsigned int)((TIM1_CR2 >> 0) & 0xFFFFFFFF), ((TIM1_CR2 = (TIM1_CR2 & ~(0x7FFDUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x7FFD) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__TIM1_CR2_OIS4 </item>
//    <item> SFDITEM_FIELD__TIM1_CR2_OIS3N </item>
//    <item> SFDITEM_FIELD__TIM1_CR2_OIS3 </item>
//    <item> SFDITEM_FIELD__TIM1_CR2_OIS2N </item>
//    <item> SFDITEM_FIELD__TIM1_CR2_OIS2 </item>
//    <item> SFDITEM_FIELD__TIM1_CR2_OIS1N </item>
//    <item> SFDITEM_FIELD__TIM1_CR2_OIS1 </item>
//    <item> SFDITEM_FIELD__TIM1_CR2_TI1S </item>
//    <item> SFDITEM_FIELD__TIM1_CR2_MMS </item>
//    <item> SFDITEM_FIELD__TIM1_CR2_CCDS </item>
//    <item> SFDITEM_FIELD__TIM1_CR2_CCUS </item>
//    <item> SFDITEM_FIELD__TIM1_CR2_CCPC </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: TIM1_SMCR  --------------------------------
// SVD Line: 12000

unsigned int TIM1_SMCR __AT (0x40010008);



// --------------------------------  Field Item: TIM1_SMCR_ETP  -----------------------------------
// SVD Line: 12009

//  <item> SFDITEM_FIELD__TIM1_SMCR_ETP
//    <name> ETP </name>
//    <rw> 
//    <i> [Bit 15] RW (@ 0x40010008) External trigger polarity </i>
//    <check> 
//      <loc> ( (unsigned int) TIM1_SMCR ) </loc>
//      <o.15..15> ETP
//    </check>
//  </item>
//  


// --------------------------------  Field Item: TIM1_SMCR_ECE  -----------------------------------
// SVD Line: 12015

//  <item> SFDITEM_FIELD__TIM1_SMCR_ECE
//    <name> ECE </name>
//    <rw> 
//    <i> [Bit 14] RW (@ 0x40010008) External clock enable </i>
//    <check> 
//      <loc> ( (unsigned int) TIM1_SMCR ) </loc>
//      <o.14..14> ECE
//    </check>
//  </item>
//  


// -------------------------------  Field Item: TIM1_SMCR_ETPS  -----------------------------------
// SVD Line: 12021

//  <item> SFDITEM_FIELD__TIM1_SMCR_ETPS
//    <name> ETPS </name>
//    <rw> 
//    <i> [Bits 13..12] RW (@ 0x40010008) External trigger prescaler </i>
//    <edit> 
//      <loc> ( (unsigned char)((TIM1_SMCR >> 12) & 0x3), ((TIM1_SMCR = (TIM1_SMCR & ~(0x3UL << 12 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 12 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Field Item: TIM1_SMCR_ETF  -----------------------------------
// SVD Line: 12027

//  <item> SFDITEM_FIELD__TIM1_SMCR_ETF
//    <name> ETF </name>
//    <rw> 
//    <i> [Bits 11..8] RW (@ 0x40010008) External trigger filter </i>
//    <edit> 
//      <loc> ( (unsigned char)((TIM1_SMCR >> 8) & 0xF), ((TIM1_SMCR = (TIM1_SMCR & ~(0xFUL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Field Item: TIM1_SMCR_MSM  -----------------------------------
// SVD Line: 12033

//  <item> SFDITEM_FIELD__TIM1_SMCR_MSM
//    <name> MSM </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x40010008) Master/Slave mode </i>
//    <check> 
//      <loc> ( (unsigned int) TIM1_SMCR ) </loc>
//      <o.7..7> MSM
//    </check>
//  </item>
//  


// --------------------------------  Field Item: TIM1_SMCR_TS  ------------------------------------
// SVD Line: 12039

//  <item> SFDITEM_FIELD__TIM1_SMCR_TS
//    <name> TS </name>
//    <rw> 
//    <i> [Bits 6..4] RW (@ 0x40010008) Trigger selection </i>
//    <edit> 
//      <loc> ( (unsigned char)((TIM1_SMCR >> 4) & 0x7), ((TIM1_SMCR = (TIM1_SMCR & ~(0x7UL << 4 )) | ((unsigned long)(Gui_u8:GuiVal & 0x7) << 4 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Field Item: TIM1_SMCR_SMS  -----------------------------------
// SVD Line: 12045

//  <item> SFDITEM_FIELD__TIM1_SMCR_SMS
//    <name> SMS </name>
//    <rw> 
//    <i> [Bits 2..0] RW (@ 0x40010008) Slave mode selection </i>
//    <edit> 
//      <loc> ( (unsigned char)((TIM1_SMCR >> 0) & 0x7), ((TIM1_SMCR = (TIM1_SMCR & ~(0x7UL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0x7) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Register RTree: TIM1_SMCR  -----------------------------------
// SVD Line: 12000

//  <rtree> SFDITEM_REG__TIM1_SMCR
//    <name> SMCR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40010008) slave mode control register </i>
//    <loc> ( (unsigned int)((TIM1_SMCR >> 0) & 0xFFFFFFFF), ((TIM1_SMCR = (TIM1_SMCR & ~(0xFFF7UL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFF7) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__TIM1_SMCR_ETP </item>
//    <item> SFDITEM_FIELD__TIM1_SMCR_ECE </item>
//    <item> SFDITEM_FIELD__TIM1_SMCR_ETPS </item>
//    <item> SFDITEM_FIELD__TIM1_SMCR_ETF </item>
//    <item> SFDITEM_FIELD__TIM1_SMCR_MSM </item>
//    <item> SFDITEM_FIELD__TIM1_SMCR_TS </item>
//    <item> SFDITEM_FIELD__TIM1_SMCR_SMS </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: TIM1_DIER  --------------------------------
// SVD Line: 12053

unsigned int TIM1_DIER __AT (0x4001000C);



// --------------------------------  Field Item: TIM1_DIER_TDE  -----------------------------------
// SVD Line: 12062

//  <item> SFDITEM_FIELD__TIM1_DIER_TDE
//    <name> TDE </name>
//    <rw> 
//    <i> [Bit 14] RW (@ 0x4001000C) Trigger DMA request enable </i>
//    <check> 
//      <loc> ( (unsigned int) TIM1_DIER ) </loc>
//      <o.14..14> TDE
//    </check>
//  </item>
//  


// -------------------------------  Field Item: TIM1_DIER_COMDE  ----------------------------------
// SVD Line: 12068

//  <item> SFDITEM_FIELD__TIM1_DIER_COMDE
//    <name> COMDE </name>
//    <rw> 
//    <i> [Bit 13] RW (@ 0x4001000C) COM DMA request enable </i>
//    <check> 
//      <loc> ( (unsigned int) TIM1_DIER ) </loc>
//      <o.13..13> COMDE
//    </check>
//  </item>
//  


// -------------------------------  Field Item: TIM1_DIER_CC4DE  ----------------------------------
// SVD Line: 12074

//  <item> SFDITEM_FIELD__TIM1_DIER_CC4DE
//    <name> CC4DE </name>
//    <rw> 
//    <i> [Bit 12] RW (@ 0x4001000C) Capture/Compare 4 DMA request  enable </i>
//    <check> 
//      <loc> ( (unsigned int) TIM1_DIER ) </loc>
//      <o.12..12> CC4DE
//    </check>
//  </item>
//  


// -------------------------------  Field Item: TIM1_DIER_CC3DE  ----------------------------------
// SVD Line: 12081

//  <item> SFDITEM_FIELD__TIM1_DIER_CC3DE
//    <name> CC3DE </name>
//    <rw> 
//    <i> [Bit 11] RW (@ 0x4001000C) Capture/Compare 3 DMA request  enable </i>
//    <check> 
//      <loc> ( (unsigned int) TIM1_DIER ) </loc>
//      <o.11..11> CC3DE
//    </check>
//  </item>
//  


// -------------------------------  Field Item: TIM1_DIER_CC2DE  ----------------------------------
// SVD Line: 12088

//  <item> SFDITEM_FIELD__TIM1_DIER_CC2DE
//    <name> CC2DE </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x4001000C) Capture/Compare 2 DMA request  enable </i>
//    <check> 
//      <loc> ( (unsigned int) TIM1_DIER ) </loc>
//      <o.10..10> CC2DE
//    </check>
//  </item>
//  


// -------------------------------  Field Item: TIM1_DIER_CC1DE  ----------------------------------
// SVD Line: 12095

//  <item> SFDITEM_FIELD__TIM1_DIER_CC1DE
//    <name> CC1DE </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x4001000C) Capture/Compare 1 DMA request  enable </i>
//    <check> 
//      <loc> ( (unsigned int) TIM1_DIER ) </loc>
//      <o.9..9> CC1DE
//    </check>
//  </item>
//  


// --------------------------------  Field Item: TIM1_DIER_UDE  -----------------------------------
// SVD Line: 12102

//  <item> SFDITEM_FIELD__TIM1_DIER_UDE
//    <name> UDE </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x4001000C) Update DMA request enable </i>
//    <check> 
//      <loc> ( (unsigned int) TIM1_DIER ) </loc>
//      <o.8..8> UDE
//    </check>
//  </item>
//  


// --------------------------------  Field Item: TIM1_DIER_BIE  -----------------------------------
// SVD Line: 12108

//  <item> SFDITEM_FIELD__TIM1_DIER_BIE
//    <name> BIE </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x4001000C) Break interrupt enable </i>
//    <check> 
//      <loc> ( (unsigned int) TIM1_DIER ) </loc>
//      <o.7..7> BIE
//    </check>
//  </item>
//  


// --------------------------------  Field Item: TIM1_DIER_TIE  -----------------------------------
// SVD Line: 12114

//  <item> SFDITEM_FIELD__TIM1_DIER_TIE
//    <name> TIE </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x4001000C) Trigger interrupt enable </i>
//    <check> 
//      <loc> ( (unsigned int) TIM1_DIER ) </loc>
//      <o.6..6> TIE
//    </check>
//  </item>
//  


// -------------------------------  Field Item: TIM1_DIER_COMIE  ----------------------------------
// SVD Line: 12120

//  <item> SFDITEM_FIELD__TIM1_DIER_COMIE
//    <name> COMIE </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x4001000C) COM interrupt enable </i>
//    <check> 
//      <loc> ( (unsigned int) TIM1_DIER ) </loc>
//      <o.5..5> COMIE
//    </check>
//  </item>
//  


// -------------------------------  Field Item: TIM1_DIER_CC4IE  ----------------------------------
// SVD Line: 12126

//  <item> SFDITEM_FIELD__TIM1_DIER_CC4IE
//    <name> CC4IE </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x4001000C) Capture/Compare 4 interrupt  enable </i>
//    <check> 
//      <loc> ( (unsigned int) TIM1_DIER ) </loc>
//      <o.4..4> CC4IE
//    </check>
//  </item>
//  


// -------------------------------  Field Item: TIM1_DIER_CC3IE  ----------------------------------
// SVD Line: 12133

//  <item> SFDITEM_FIELD__TIM1_DIER_CC3IE
//    <name> CC3IE </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x4001000C) Capture/Compare 3 interrupt  enable </i>
//    <check> 
//      <loc> ( (unsigned int) TIM1_DIER ) </loc>
//      <o.3..3> CC3IE
//    </check>
//  </item>
//  


// -------------------------------  Field Item: TIM1_DIER_CC2IE  ----------------------------------
// SVD Line: 12140

//  <item> SFDITEM_FIELD__TIM1_DIER_CC2IE
//    <name> CC2IE </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x4001000C) Capture/Compare 2 interrupt  enable </i>
//    <check> 
//      <loc> ( (unsigned int) TIM1_DIER ) </loc>
//      <o.2..2> CC2IE
//    </check>
//  </item>
//  


// -------------------------------  Field Item: TIM1_DIER_CC1IE  ----------------------------------
// SVD Line: 12147

//  <item> SFDITEM_FIELD__TIM1_DIER_CC1IE
//    <name> CC1IE </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x4001000C) Capture/Compare 1 interrupt  enable </i>
//    <check> 
//      <loc> ( (unsigned int) TIM1_DIER ) </loc>
//      <o.1..1> CC1IE
//    </check>
//  </item>
//  


// --------------------------------  Field Item: TIM1_DIER_UIE  -----------------------------------
// SVD Line: 12154

//  <item> SFDITEM_FIELD__TIM1_DIER_UIE
//    <name> UIE </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x4001000C) Update interrupt enable </i>
//    <check> 
//      <loc> ( (unsigned int) TIM1_DIER ) </loc>
//      <o.0..0> UIE
//    </check>
//  </item>
//  


// --------------------------------  Register RTree: TIM1_DIER  -----------------------------------
// SVD Line: 12053

//  <rtree> SFDITEM_REG__TIM1_DIER
//    <name> DIER </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4001000C) DMA/Interrupt enable register </i>
//    <loc> ( (unsigned int)((TIM1_DIER >> 0) & 0xFFFFFFFF), ((TIM1_DIER = (TIM1_DIER & ~(0x7FFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x7FFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__TIM1_DIER_TDE </item>
//    <item> SFDITEM_FIELD__TIM1_DIER_COMDE </item>
//    <item> SFDITEM_FIELD__TIM1_DIER_CC4DE </item>
//    <item> SFDITEM_FIELD__TIM1_DIER_CC3DE </item>
//    <item> SFDITEM_FIELD__TIM1_DIER_CC2DE </item>
//    <item> SFDITEM_FIELD__TIM1_DIER_CC1DE </item>
//    <item> SFDITEM_FIELD__TIM1_DIER_UDE </item>
//    <item> SFDITEM_FIELD__TIM1_DIER_BIE </item>
//    <item> SFDITEM_FIELD__TIM1_DIER_TIE </item>
//    <item> SFDITEM_FIELD__TIM1_DIER_COMIE </item>
//    <item> SFDITEM_FIELD__TIM1_DIER_CC4IE </item>
//    <item> SFDITEM_FIELD__TIM1_DIER_CC3IE </item>
//    <item> SFDITEM_FIELD__TIM1_DIER_CC2IE </item>
//    <item> SFDITEM_FIELD__TIM1_DIER_CC1IE </item>
//    <item> SFDITEM_FIELD__TIM1_DIER_UIE </item>
//  </rtree>
//  


// -----------------------------  Register Item Address: TIM1_SR  ---------------------------------
// SVD Line: 12162

unsigned int TIM1_SR __AT (0x40010010);



// --------------------------------  Field Item: TIM1_SR_CC4OF  -----------------------------------
// SVD Line: 12171

//  <item> SFDITEM_FIELD__TIM1_SR_CC4OF
//    <name> CC4OF </name>
//    <rw> 
//    <i> [Bit 12] RW (@ 0x40010010) Capture/Compare 4 overcapture  flag </i>
//    <check> 
//      <loc> ( (unsigned int) TIM1_SR ) </loc>
//      <o.12..12> CC4OF
//    </check>
//  </item>
//  


// --------------------------------  Field Item: TIM1_SR_CC3OF  -----------------------------------
// SVD Line: 12178

//  <item> SFDITEM_FIELD__TIM1_SR_CC3OF
//    <name> CC3OF </name>
//    <rw> 
//    <i> [Bit 11] RW (@ 0x40010010) Capture/Compare 3 overcapture  flag </i>
//    <check> 
//      <loc> ( (unsigned int) TIM1_SR ) </loc>
//      <o.11..11> CC3OF
//    </check>
//  </item>
//  


// --------------------------------  Field Item: TIM1_SR_CC2OF  -----------------------------------
// SVD Line: 12185

//  <item> SFDITEM_FIELD__TIM1_SR_CC2OF
//    <name> CC2OF </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x40010010) Capture/compare 2 overcapture  flag </i>
//    <check> 
//      <loc> ( (unsigned int) TIM1_SR ) </loc>
//      <o.10..10> CC2OF
//    </check>
//  </item>
//  


// --------------------------------  Field Item: TIM1_SR_CC1OF  -----------------------------------
// SVD Line: 12192

//  <item> SFDITEM_FIELD__TIM1_SR_CC1OF
//    <name> CC1OF </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x40010010) Capture/Compare 1 overcapture  flag </i>
//    <check> 
//      <loc> ( (unsigned int) TIM1_SR ) </loc>
//      <o.9..9> CC1OF
//    </check>
//  </item>
//  


// ---------------------------------  Field Item: TIM1_SR_BIF  ------------------------------------
// SVD Line: 12199

//  <item> SFDITEM_FIELD__TIM1_SR_BIF
//    <name> BIF </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x40010010) Break interrupt flag </i>
//    <check> 
//      <loc> ( (unsigned int) TIM1_SR ) </loc>
//      <o.7..7> BIF
//    </check>
//  </item>
//  


// ---------------------------------  Field Item: TIM1_SR_TIF  ------------------------------------
// SVD Line: 12205

//  <item> SFDITEM_FIELD__TIM1_SR_TIF
//    <name> TIF </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x40010010) Trigger interrupt flag </i>
//    <check> 
//      <loc> ( (unsigned int) TIM1_SR ) </loc>
//      <o.6..6> TIF
//    </check>
//  </item>
//  


// --------------------------------  Field Item: TIM1_SR_COMIF  -----------------------------------
// SVD Line: 12211

//  <item> SFDITEM_FIELD__TIM1_SR_COMIF
//    <name> COMIF </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x40010010) COM interrupt flag </i>
//    <check> 
//      <loc> ( (unsigned int) TIM1_SR ) </loc>
//      <o.5..5> COMIF
//    </check>
//  </item>
//  


// --------------------------------  Field Item: TIM1_SR_CC4IF  -----------------------------------
// SVD Line: 12217

//  <item> SFDITEM_FIELD__TIM1_SR_CC4IF
//    <name> CC4IF </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x40010010) Capture/Compare 4 interrupt  flag </i>
//    <check> 
//      <loc> ( (unsigned int) TIM1_SR ) </loc>
//      <o.4..4> CC4IF
//    </check>
//  </item>
//  


// --------------------------------  Field Item: TIM1_SR_CC3IF  -----------------------------------
// SVD Line: 12224

//  <item> SFDITEM_FIELD__TIM1_SR_CC3IF
//    <name> CC3IF </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x40010010) Capture/Compare 3 interrupt  flag </i>
//    <check> 
//      <loc> ( (unsigned int) TIM1_SR ) </loc>
//      <o.3..3> CC3IF
//    </check>
//  </item>
//  


// --------------------------------  Field Item: TIM1_SR_CC2IF  -----------------------------------
// SVD Line: 12231

//  <item> SFDITEM_FIELD__TIM1_SR_CC2IF
//    <name> CC2IF </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x40010010) Capture/Compare 2 interrupt  flag </i>
//    <check> 
//      <loc> ( (unsigned int) TIM1_SR ) </loc>
//      <o.2..2> CC2IF
//    </check>
//  </item>
//  


// --------------------------------  Field Item: TIM1_SR_CC1IF  -----------------------------------
// SVD Line: 12238

//  <item> SFDITEM_FIELD__TIM1_SR_CC1IF
//    <name> CC1IF </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x40010010) Capture/compare 1 interrupt  flag </i>
//    <check> 
//      <loc> ( (unsigned int) TIM1_SR ) </loc>
//      <o.1..1> CC1IF
//    </check>
//  </item>
//  


// ---------------------------------  Field Item: TIM1_SR_UIF  ------------------------------------
// SVD Line: 12245

//  <item> SFDITEM_FIELD__TIM1_SR_UIF
//    <name> UIF </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40010010) Update interrupt flag </i>
//    <check> 
//      <loc> ( (unsigned int) TIM1_SR ) </loc>
//      <o.0..0> UIF
//    </check>
//  </item>
//  


// ---------------------------------  Register RTree: TIM1_SR  ------------------------------------
// SVD Line: 12162

//  <rtree> SFDITEM_REG__TIM1_SR
//    <name> SR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40010010) status register </i>
//    <loc> ( (unsigned int)((TIM1_SR >> 0) & 0xFFFFFFFF), ((TIM1_SR = (TIM1_SR & ~(0x1EFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1EFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__TIM1_SR_CC4OF </item>
//    <item> SFDITEM_FIELD__TIM1_SR_CC3OF </item>
//    <item> SFDITEM_FIELD__TIM1_SR_CC2OF </item>
//    <item> SFDITEM_FIELD__TIM1_SR_CC1OF </item>
//    <item> SFDITEM_FIELD__TIM1_SR_BIF </item>
//    <item> SFDITEM_FIELD__TIM1_SR_TIF </item>
//    <item> SFDITEM_FIELD__TIM1_SR_COMIF </item>
//    <item> SFDITEM_FIELD__TIM1_SR_CC4IF </item>
//    <item> SFDITEM_FIELD__TIM1_SR_CC3IF </item>
//    <item> SFDITEM_FIELD__TIM1_SR_CC2IF </item>
//    <item> SFDITEM_FIELD__TIM1_SR_CC1IF </item>
//    <item> SFDITEM_FIELD__TIM1_SR_UIF </item>
//  </rtree>
//  


// -----------------------------  Register Item Address: TIM1_EGR  --------------------------------
// SVD Line: 12253

unsigned int TIM1_EGR __AT (0x40010014);



// ---------------------------------  Field Item: TIM1_EGR_BG  ------------------------------------
// SVD Line: 12262

//  <item> SFDITEM_FIELD__TIM1_EGR_BG
//    <name> BG </name>
//    <w> 
//    <i> [Bit 7] WO (@ 0x40010014) Break generation </i>
//    <check> 
//      <loc> ( (unsigned int) TIM1_EGR ) </loc>
//      <o.7..7> BG
//    </check>
//  </item>
//  


// ---------------------------------  Field Item: TIM1_EGR_TG  ------------------------------------
// SVD Line: 12268

//  <item> SFDITEM_FIELD__TIM1_EGR_TG
//    <name> TG </name>
//    <w> 
//    <i> [Bit 6] WO (@ 0x40010014) Trigger generation </i>
//    <check> 
//      <loc> ( (unsigned int) TIM1_EGR ) </loc>
//      <o.6..6> TG
//    </check>
//  </item>
//  


// --------------------------------  Field Item: TIM1_EGR_COMG  -----------------------------------
// SVD Line: 12274

//  <item> SFDITEM_FIELD__TIM1_EGR_COMG
//    <name> COMG </name>
//    <w> 
//    <i> [Bit 5] WO (@ 0x40010014) Capture/Compare control update  generation </i>
//    <check> 
//      <loc> ( (unsigned int) TIM1_EGR ) </loc>
//      <o.5..5> COMG
//    </check>
//  </item>
//  


// --------------------------------  Field Item: TIM1_EGR_CC4G  -----------------------------------
// SVD Line: 12281

//  <item> SFDITEM_FIELD__TIM1_EGR_CC4G
//    <name> CC4G </name>
//    <w> 
//    <i> [Bit 4] WO (@ 0x40010014) Capture/compare 4  generation </i>
//    <check> 
//      <loc> ( (unsigned int) TIM1_EGR ) </loc>
//      <o.4..4> CC4G
//    </check>
//  </item>
//  


// --------------------------------  Field Item: TIM1_EGR_CC3G  -----------------------------------
// SVD Line: 12288

//  <item> SFDITEM_FIELD__TIM1_EGR_CC3G
//    <name> CC3G </name>
//    <w> 
//    <i> [Bit 3] WO (@ 0x40010014) Capture/compare 3  generation </i>
//    <check> 
//      <loc> ( (unsigned int) TIM1_EGR ) </loc>
//      <o.3..3> CC3G
//    </check>
//  </item>
//  


// --------------------------------  Field Item: TIM1_EGR_CC2G  -----------------------------------
// SVD Line: 12295

//  <item> SFDITEM_FIELD__TIM1_EGR_CC2G
//    <name> CC2G </name>
//    <w> 
//    <i> [Bit 2] WO (@ 0x40010014) Capture/compare 2  generation </i>
//    <check> 
//      <loc> ( (unsigned int) TIM1_EGR ) </loc>
//      <o.2..2> CC2G
//    </check>
//  </item>
//  


// --------------------------------  Field Item: TIM1_EGR_CC1G  -----------------------------------
// SVD Line: 12302

//  <item> SFDITEM_FIELD__TIM1_EGR_CC1G
//    <name> CC1G </name>
//    <w> 
//    <i> [Bit 1] WO (@ 0x40010014) Capture/compare 1  generation </i>
//    <check> 
//      <loc> ( (unsigned int) TIM1_EGR ) </loc>
//      <o.1..1> CC1G
//    </check>
//  </item>
//  


// ---------------------------------  Field Item: TIM1_EGR_UG  ------------------------------------
// SVD Line: 12309

//  <item> SFDITEM_FIELD__TIM1_EGR_UG
//    <name> UG </name>
//    <w> 
//    <i> [Bit 0] WO (@ 0x40010014) Update generation </i>
//    <check> 
//      <loc> ( (unsigned int) TIM1_EGR ) </loc>
//      <o.0..0> UG
//    </check>
//  </item>
//  


// --------------------------------  Register RTree: TIM1_EGR  ------------------------------------
// SVD Line: 12253

//  <rtree> SFDITEM_REG__TIM1_EGR
//    <name> EGR </name>
//    <w> 
//    <i> [Bits 31..0] WO (@ 0x40010014) event generation register </i>
//    <loc> ( (unsigned int)((TIM1_EGR >> 0) & 0xFFFFFFFF), ((TIM1_EGR = (TIM1_EGR & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__TIM1_EGR_BG </item>
//    <item> SFDITEM_FIELD__TIM1_EGR_TG </item>
//    <item> SFDITEM_FIELD__TIM1_EGR_COMG </item>
//    <item> SFDITEM_FIELD__TIM1_EGR_CC4G </item>
//    <item> SFDITEM_FIELD__TIM1_EGR_CC3G </item>
//    <item> SFDITEM_FIELD__TIM1_EGR_CC2G </item>
//    <item> SFDITEM_FIELD__TIM1_EGR_CC1G </item>
//    <item> SFDITEM_FIELD__TIM1_EGR_UG </item>
//  </rtree>
//  


// ------------------------  Register Item Address: TIM1_CCMR1_Output  ----------------------------
// SVD Line: 12317

unsigned int TIM1_CCMR1_Output __AT (0x40010018);



// ---------------------------  Field Item: TIM1_CCMR1_Output_OC2CE  ------------------------------
// SVD Line: 12327

//  <item> SFDITEM_FIELD__TIM1_CCMR1_Output_OC2CE
//    <name> OC2CE </name>
//    <rw> 
//    <i> [Bit 15] RW (@ 0x40010018) Output Compare 2 clear  enable </i>
//    <check> 
//      <loc> ( (unsigned int) TIM1_CCMR1_Output ) </loc>
//      <o.15..15> OC2CE
//    </check>
//  </item>
//  


// ---------------------------  Field Item: TIM1_CCMR1_Output_OC2M  -------------------------------
// SVD Line: 12334

//  <item> SFDITEM_FIELD__TIM1_CCMR1_Output_OC2M
//    <name> OC2M </name>
//    <rw> 
//    <i> [Bits 14..12] RW (@ 0x40010018) Output Compare 2 mode </i>
//    <edit> 
//      <loc> ( (unsigned char)((TIM1_CCMR1_Output >> 12) & 0x7), ((TIM1_CCMR1_Output = (TIM1_CCMR1_Output & ~(0x7UL << 12 )) | ((unsigned long)(Gui_u8:GuiVal & 0x7) << 12 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Field Item: TIM1_CCMR1_Output_OC2PE  ------------------------------
// SVD Line: 12340

//  <item> SFDITEM_FIELD__TIM1_CCMR1_Output_OC2PE
//    <name> OC2PE </name>
//    <rw> 
//    <i> [Bit 11] RW (@ 0x40010018) Output Compare 2 preload  enable </i>
//    <check> 
//      <loc> ( (unsigned int) TIM1_CCMR1_Output ) </loc>
//      <o.11..11> OC2PE
//    </check>
//  </item>
//  


// ---------------------------  Field Item: TIM1_CCMR1_Output_OC2FE  ------------------------------
// SVD Line: 12347

//  <item> SFDITEM_FIELD__TIM1_CCMR1_Output_OC2FE
//    <name> OC2FE </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x40010018) Output Compare 2 fast  enable </i>
//    <check> 
//      <loc> ( (unsigned int) TIM1_CCMR1_Output ) </loc>
//      <o.10..10> OC2FE
//    </check>
//  </item>
//  


// ---------------------------  Field Item: TIM1_CCMR1_Output_CC2S  -------------------------------
// SVD Line: 12354

//  <item> SFDITEM_FIELD__TIM1_CCMR1_Output_CC2S
//    <name> CC2S </name>
//    <rw> 
//    <i> [Bits 9..8] RW (@ 0x40010018) Capture/Compare 2  selection </i>
//    <edit> 
//      <loc> ( (unsigned char)((TIM1_CCMR1_Output >> 8) & 0x3), ((TIM1_CCMR1_Output = (TIM1_CCMR1_Output & ~(0x3UL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Field Item: TIM1_CCMR1_Output_OC1CE  ------------------------------
// SVD Line: 12361

//  <item> SFDITEM_FIELD__TIM1_CCMR1_Output_OC1CE
//    <name> OC1CE </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x40010018) Output Compare 1 clear  enable </i>
//    <check> 
//      <loc> ( (unsigned int) TIM1_CCMR1_Output ) </loc>
//      <o.7..7> OC1CE
//    </check>
//  </item>
//  


// ---------------------------  Field Item: TIM1_CCMR1_Output_OC1M  -------------------------------
// SVD Line: 12368

//  <item> SFDITEM_FIELD__TIM1_CCMR1_Output_OC1M
//    <name> OC1M </name>
//    <rw> 
//    <i> [Bits 6..4] RW (@ 0x40010018) Output Compare 1 mode </i>
//    <edit> 
//      <loc> ( (unsigned char)((TIM1_CCMR1_Output >> 4) & 0x7), ((TIM1_CCMR1_Output = (TIM1_CCMR1_Output & ~(0x7UL << 4 )) | ((unsigned long)(Gui_u8:GuiVal & 0x7) << 4 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Field Item: TIM1_CCMR1_Output_OC1PE  ------------------------------
// SVD Line: 12374

//  <item> SFDITEM_FIELD__TIM1_CCMR1_Output_OC1PE
//    <name> OC1PE </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x40010018) Output Compare 1 preload  enable </i>
//    <check> 
//      <loc> ( (unsigned int) TIM1_CCMR1_Output ) </loc>
//      <o.3..3> OC1PE
//    </check>
//  </item>
//  


// ---------------------------  Field Item: TIM1_CCMR1_Output_OC1FE  ------------------------------
// SVD Line: 12381

//  <item> SFDITEM_FIELD__TIM1_CCMR1_Output_OC1FE
//    <name> OC1FE </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x40010018) Output Compare 1 fast  enable </i>
//    <check> 
//      <loc> ( (unsigned int) TIM1_CCMR1_Output ) </loc>
//      <o.2..2> OC1FE
//    </check>
//  </item>
//  


// ---------------------------  Field Item: TIM1_CCMR1_Output_CC1S  -------------------------------
// SVD Line: 12388

//  <item> SFDITEM_FIELD__TIM1_CCMR1_Output_CC1S
//    <name> CC1S </name>
//    <rw> 
//    <i> [Bits 1..0] RW (@ 0x40010018) Capture/Compare 1  selection </i>
//    <edit> 
//      <loc> ( (unsigned char)((TIM1_CCMR1_Output >> 0) & 0x3), ((TIM1_CCMR1_Output = (TIM1_CCMR1_Output & ~(0x3UL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Register RTree: TIM1_CCMR1_Output  -------------------------------
// SVD Line: 12317

//  <rtree> SFDITEM_REG__TIM1_CCMR1_Output
//    <name> CCMR1_Output </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40010018) capture/compare mode register 1 (output  mode) </i>
//    <loc> ( (unsigned int)((TIM1_CCMR1_Output >> 0) & 0xFFFFFFFF), ((TIM1_CCMR1_Output = (TIM1_CCMR1_Output & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__TIM1_CCMR1_Output_OC2CE </item>
//    <item> SFDITEM_FIELD__TIM1_CCMR1_Output_OC2M </item>
//    <item> SFDITEM_FIELD__TIM1_CCMR1_Output_OC2PE </item>
//    <item> SFDITEM_FIELD__TIM1_CCMR1_Output_OC2FE </item>
//    <item> SFDITEM_FIELD__TIM1_CCMR1_Output_CC2S </item>
//    <item> SFDITEM_FIELD__TIM1_CCMR1_Output_OC1CE </item>
//    <item> SFDITEM_FIELD__TIM1_CCMR1_Output_OC1M </item>
//    <item> SFDITEM_FIELD__TIM1_CCMR1_Output_OC1PE </item>
//    <item> SFDITEM_FIELD__TIM1_CCMR1_Output_OC1FE </item>
//    <item> SFDITEM_FIELD__TIM1_CCMR1_Output_CC1S </item>
//  </rtree>
//  


// -------------------------  Register Item Address: TIM1_CCMR1_Input  ----------------------------
// SVD Line: 12397

unsigned int TIM1_CCMR1_Input __AT (0x40010018);



// ----------------------------  Field Item: TIM1_CCMR1_Input_IC2F  -------------------------------
// SVD Line: 12408

//  <item> SFDITEM_FIELD__TIM1_CCMR1_Input_IC2F
//    <name> IC2F </name>
//    <rw> 
//    <i> [Bits 15..12] RW (@ 0x40010018) Input capture 2 filter </i>
//    <edit> 
//      <loc> ( (unsigned char)((TIM1_CCMR1_Input >> 12) & 0xF), ((TIM1_CCMR1_Input = (TIM1_CCMR1_Input & ~(0xFUL << 12 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 12 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Field Item: TIM1_CCMR1_Input_IC2PCS  ------------------------------
// SVD Line: 12414

//  <item> SFDITEM_FIELD__TIM1_CCMR1_Input_IC2PCS
//    <name> IC2PCS </name>
//    <rw> 
//    <i> [Bits 11..10] RW (@ 0x40010018) Input capture 2 prescaler </i>
//    <edit> 
//      <loc> ( (unsigned char)((TIM1_CCMR1_Input >> 10) & 0x3), ((TIM1_CCMR1_Input = (TIM1_CCMR1_Input & ~(0x3UL << 10 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 10 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Field Item: TIM1_CCMR1_Input_CC2S  -------------------------------
// SVD Line: 12420

//  <item> SFDITEM_FIELD__TIM1_CCMR1_Input_CC2S
//    <name> CC2S </name>
//    <rw> 
//    <i> [Bits 9..8] RW (@ 0x40010018) Capture/Compare 2  selection </i>
//    <edit> 
//      <loc> ( (unsigned char)((TIM1_CCMR1_Input >> 8) & 0x3), ((TIM1_CCMR1_Input = (TIM1_CCMR1_Input & ~(0x3UL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Field Item: TIM1_CCMR1_Input_IC1F  -------------------------------
// SVD Line: 12427

//  <item> SFDITEM_FIELD__TIM1_CCMR1_Input_IC1F
//    <name> IC1F </name>
//    <rw> 
//    <i> [Bits 7..4] RW (@ 0x40010018) Input capture 1 filter </i>
//    <edit> 
//      <loc> ( (unsigned char)((TIM1_CCMR1_Input >> 4) & 0xF), ((TIM1_CCMR1_Input = (TIM1_CCMR1_Input & ~(0xFUL << 4 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 4 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Field Item: TIM1_CCMR1_Input_ICPCS  -------------------------------
// SVD Line: 12433

//  <item> SFDITEM_FIELD__TIM1_CCMR1_Input_ICPCS
//    <name> ICPCS </name>
//    <rw> 
//    <i> [Bits 3..2] RW (@ 0x40010018) Input capture 1 prescaler </i>
//    <edit> 
//      <loc> ( (unsigned char)((TIM1_CCMR1_Input >> 2) & 0x3), ((TIM1_CCMR1_Input = (TIM1_CCMR1_Input & ~(0x3UL << 2 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 2 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Field Item: TIM1_CCMR1_Input_CC1S  -------------------------------
// SVD Line: 12439

//  <item> SFDITEM_FIELD__TIM1_CCMR1_Input_CC1S
//    <name> CC1S </name>
//    <rw> 
//    <i> [Bits 1..0] RW (@ 0x40010018) Capture/Compare 1  selection </i>
//    <edit> 
//      <loc> ( (unsigned char)((TIM1_CCMR1_Input >> 0) & 0x3), ((TIM1_CCMR1_Input = (TIM1_CCMR1_Input & ~(0x3UL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Register RTree: TIM1_CCMR1_Input  --------------------------------
// SVD Line: 12397

//  <rtree> SFDITEM_REG__TIM1_CCMR1_Input
//    <name> CCMR1_Input </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40010018) capture/compare mode register 1 (input  mode) </i>
//    <loc> ( (unsigned int)((TIM1_CCMR1_Input >> 0) & 0xFFFFFFFF), ((TIM1_CCMR1_Input = (TIM1_CCMR1_Input & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__TIM1_CCMR1_Input_IC2F </item>
//    <item> SFDITEM_FIELD__TIM1_CCMR1_Input_IC2PCS </item>
//    <item> SFDITEM_FIELD__TIM1_CCMR1_Input_CC2S </item>
//    <item> SFDITEM_FIELD__TIM1_CCMR1_Input_IC1F </item>
//    <item> SFDITEM_FIELD__TIM1_CCMR1_Input_ICPCS </item>
//    <item> SFDITEM_FIELD__TIM1_CCMR1_Input_CC1S </item>
//  </rtree>
//  


// ------------------------  Register Item Address: TIM1_CCMR2_Output  ----------------------------
// SVD Line: 12448

unsigned int TIM1_CCMR2_Output __AT (0x4001001C);



// ---------------------------  Field Item: TIM1_CCMR2_Output_OC4CE  ------------------------------
// SVD Line: 12458

//  <item> SFDITEM_FIELD__TIM1_CCMR2_Output_OC4CE
//    <name> OC4CE </name>
//    <rw> 
//    <i> [Bit 15] RW (@ 0x4001001C) Output compare 4 clear  enable </i>
//    <check> 
//      <loc> ( (unsigned int) TIM1_CCMR2_Output ) </loc>
//      <o.15..15> OC4CE
//    </check>
//  </item>
//  


// ---------------------------  Field Item: TIM1_CCMR2_Output_OC4M  -------------------------------
// SVD Line: 12465

//  <item> SFDITEM_FIELD__TIM1_CCMR2_Output_OC4M
//    <name> OC4M </name>
//    <rw> 
//    <i> [Bits 14..12] RW (@ 0x4001001C) Output compare 4 mode </i>
//    <edit> 
//      <loc> ( (unsigned char)((TIM1_CCMR2_Output >> 12) & 0x7), ((TIM1_CCMR2_Output = (TIM1_CCMR2_Output & ~(0x7UL << 12 )) | ((unsigned long)(Gui_u8:GuiVal & 0x7) << 12 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Field Item: TIM1_CCMR2_Output_OC4PE  ------------------------------
// SVD Line: 12471

//  <item> SFDITEM_FIELD__TIM1_CCMR2_Output_OC4PE
//    <name> OC4PE </name>
//    <rw> 
//    <i> [Bit 11] RW (@ 0x4001001C) Output compare 4 preload  enable </i>
//    <check> 
//      <loc> ( (unsigned int) TIM1_CCMR2_Output ) </loc>
//      <o.11..11> OC4PE
//    </check>
//  </item>
//  


// ---------------------------  Field Item: TIM1_CCMR2_Output_OC4FE  ------------------------------
// SVD Line: 12478

//  <item> SFDITEM_FIELD__TIM1_CCMR2_Output_OC4FE
//    <name> OC4FE </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x4001001C) Output compare 4 fast  enable </i>
//    <check> 
//      <loc> ( (unsigned int) TIM1_CCMR2_Output ) </loc>
//      <o.10..10> OC4FE
//    </check>
//  </item>
//  


// ---------------------------  Field Item: TIM1_CCMR2_Output_CC4S  -------------------------------
// SVD Line: 12485

//  <item> SFDITEM_FIELD__TIM1_CCMR2_Output_CC4S
//    <name> CC4S </name>
//    <rw> 
//    <i> [Bits 9..8] RW (@ 0x4001001C) Capture/Compare 4  selection </i>
//    <edit> 
//      <loc> ( (unsigned char)((TIM1_CCMR2_Output >> 8) & 0x3), ((TIM1_CCMR2_Output = (TIM1_CCMR2_Output & ~(0x3UL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Field Item: TIM1_CCMR2_Output_OC3CE  ------------------------------
// SVD Line: 12492

//  <item> SFDITEM_FIELD__TIM1_CCMR2_Output_OC3CE
//    <name> OC3CE </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x4001001C) Output compare 3 clear  enable </i>
//    <check> 
//      <loc> ( (unsigned int) TIM1_CCMR2_Output ) </loc>
//      <o.7..7> OC3CE
//    </check>
//  </item>
//  


// ---------------------------  Field Item: TIM1_CCMR2_Output_OC3M  -------------------------------
// SVD Line: 12499

//  <item> SFDITEM_FIELD__TIM1_CCMR2_Output_OC3M
//    <name> OC3M </name>
//    <rw> 
//    <i> [Bits 6..4] RW (@ 0x4001001C) Output compare 3 mode </i>
//    <edit> 
//      <loc> ( (unsigned char)((TIM1_CCMR2_Output >> 4) & 0x7), ((TIM1_CCMR2_Output = (TIM1_CCMR2_Output & ~(0x7UL << 4 )) | ((unsigned long)(Gui_u8:GuiVal & 0x7) << 4 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Field Item: TIM1_CCMR2_Output_OC3PE  ------------------------------
// SVD Line: 12505

//  <item> SFDITEM_FIELD__TIM1_CCMR2_Output_OC3PE
//    <name> OC3PE </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x4001001C) Output compare 3 preload  enable </i>
//    <check> 
//      <loc> ( (unsigned int) TIM1_CCMR2_Output ) </loc>
//      <o.3..3> OC3PE
//    </check>
//  </item>
//  


// ---------------------------  Field Item: TIM1_CCMR2_Output_OC3FE  ------------------------------
// SVD Line: 12512

//  <item> SFDITEM_FIELD__TIM1_CCMR2_Output_OC3FE
//    <name> OC3FE </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x4001001C) Output compare 3 fast  enable </i>
//    <check> 
//      <loc> ( (unsigned int) TIM1_CCMR2_Output ) </loc>
//      <o.2..2> OC3FE
//    </check>
//  </item>
//  


// ---------------------------  Field Item: TIM1_CCMR2_Output_CC3S  -------------------------------
// SVD Line: 12519

//  <item> SFDITEM_FIELD__TIM1_CCMR2_Output_CC3S
//    <name> CC3S </name>
//    <rw> 
//    <i> [Bits 1..0] RW (@ 0x4001001C) Capture/Compare 3  selection </i>
//    <edit> 
//      <loc> ( (unsigned char)((TIM1_CCMR2_Output >> 0) & 0x3), ((TIM1_CCMR2_Output = (TIM1_CCMR2_Output & ~(0x3UL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Register RTree: TIM1_CCMR2_Output  -------------------------------
// SVD Line: 12448

//  <rtree> SFDITEM_REG__TIM1_CCMR2_Output
//    <name> CCMR2_Output </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4001001C) capture/compare mode register 2 (output  mode) </i>
//    <loc> ( (unsigned int)((TIM1_CCMR2_Output >> 0) & 0xFFFFFFFF), ((TIM1_CCMR2_Output = (TIM1_CCMR2_Output & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__TIM1_CCMR2_Output_OC4CE </item>
//    <item> SFDITEM_FIELD__TIM1_CCMR2_Output_OC4M </item>
//    <item> SFDITEM_FIELD__TIM1_CCMR2_Output_OC4PE </item>
//    <item> SFDITEM_FIELD__TIM1_CCMR2_Output_OC4FE </item>
//    <item> SFDITEM_FIELD__TIM1_CCMR2_Output_CC4S </item>
//    <item> SFDITEM_FIELD__TIM1_CCMR2_Output_OC3CE </item>
//    <item> SFDITEM_FIELD__TIM1_CCMR2_Output_OC3M </item>
//    <item> SFDITEM_FIELD__TIM1_CCMR2_Output_OC3PE </item>
//    <item> SFDITEM_FIELD__TIM1_CCMR2_Output_OC3FE </item>
//    <item> SFDITEM_FIELD__TIM1_CCMR2_Output_CC3S </item>
//  </rtree>
//  


// -------------------------  Register Item Address: TIM1_CCMR2_Input  ----------------------------
// SVD Line: 12528

unsigned int TIM1_CCMR2_Input __AT (0x4001001C);



// ----------------------------  Field Item: TIM1_CCMR2_Input_IC4F  -------------------------------
// SVD Line: 12539

//  <item> SFDITEM_FIELD__TIM1_CCMR2_Input_IC4F
//    <name> IC4F </name>
//    <rw> 
//    <i> [Bits 15..12] RW (@ 0x4001001C) Input capture 4 filter </i>
//    <edit> 
//      <loc> ( (unsigned char)((TIM1_CCMR2_Input >> 12) & 0xF), ((TIM1_CCMR2_Input = (TIM1_CCMR2_Input & ~(0xFUL << 12 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 12 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Field Item: TIM1_CCMR2_Input_IC4PSC  ------------------------------
// SVD Line: 12545

//  <item> SFDITEM_FIELD__TIM1_CCMR2_Input_IC4PSC
//    <name> IC4PSC </name>
//    <rw> 
//    <i> [Bits 11..10] RW (@ 0x4001001C) Input capture 4 prescaler </i>
//    <edit> 
//      <loc> ( (unsigned char)((TIM1_CCMR2_Input >> 10) & 0x3), ((TIM1_CCMR2_Input = (TIM1_CCMR2_Input & ~(0x3UL << 10 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 10 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Field Item: TIM1_CCMR2_Input_CC4S  -------------------------------
// SVD Line: 12551

//  <item> SFDITEM_FIELD__TIM1_CCMR2_Input_CC4S
//    <name> CC4S </name>
//    <rw> 
//    <i> [Bits 9..8] RW (@ 0x4001001C) Capture/Compare 4  selection </i>
//    <edit> 
//      <loc> ( (unsigned char)((TIM1_CCMR2_Input >> 8) & 0x3), ((TIM1_CCMR2_Input = (TIM1_CCMR2_Input & ~(0x3UL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Field Item: TIM1_CCMR2_Input_IC3F  -------------------------------
// SVD Line: 12558

//  <item> SFDITEM_FIELD__TIM1_CCMR2_Input_IC3F
//    <name> IC3F </name>
//    <rw> 
//    <i> [Bits 7..4] RW (@ 0x4001001C) Input capture 3 filter </i>
//    <edit> 
//      <loc> ( (unsigned char)((TIM1_CCMR2_Input >> 4) & 0xF), ((TIM1_CCMR2_Input = (TIM1_CCMR2_Input & ~(0xFUL << 4 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 4 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Field Item: TIM1_CCMR2_Input_IC3PSC  ------------------------------
// SVD Line: 12564

//  <item> SFDITEM_FIELD__TIM1_CCMR2_Input_IC3PSC
//    <name> IC3PSC </name>
//    <rw> 
//    <i> [Bits 3..2] RW (@ 0x4001001C) Input capture 3 prescaler </i>
//    <edit> 
//      <loc> ( (unsigned char)((TIM1_CCMR2_Input >> 2) & 0x3), ((TIM1_CCMR2_Input = (TIM1_CCMR2_Input & ~(0x3UL << 2 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 2 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Field Item: TIM1_CCMR2_Input_CC3S  -------------------------------
// SVD Line: 12570

//  <item> SFDITEM_FIELD__TIM1_CCMR2_Input_CC3S
//    <name> CC3S </name>
//    <rw> 
//    <i> [Bits 1..0] RW (@ 0x4001001C) Capture/compare 3  selection </i>
//    <edit> 
//      <loc> ( (unsigned char)((TIM1_CCMR2_Input >> 0) & 0x3), ((TIM1_CCMR2_Input = (TIM1_CCMR2_Input & ~(0x3UL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Register RTree: TIM1_CCMR2_Input  --------------------------------
// SVD Line: 12528

//  <rtree> SFDITEM_REG__TIM1_CCMR2_Input
//    <name> CCMR2_Input </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4001001C) capture/compare mode register 2 (input  mode) </i>
//    <loc> ( (unsigned int)((TIM1_CCMR2_Input >> 0) & 0xFFFFFFFF), ((TIM1_CCMR2_Input = (TIM1_CCMR2_Input & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__TIM1_CCMR2_Input_IC4F </item>
//    <item> SFDITEM_FIELD__TIM1_CCMR2_Input_IC4PSC </item>
//    <item> SFDITEM_FIELD__TIM1_CCMR2_Input_CC4S </item>
//    <item> SFDITEM_FIELD__TIM1_CCMR2_Input_IC3F </item>
//    <item> SFDITEM_FIELD__TIM1_CCMR2_Input_IC3PSC </item>
//    <item> SFDITEM_FIELD__TIM1_CCMR2_Input_CC3S </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: TIM1_CCER  --------------------------------
// SVD Line: 12579

unsigned int TIM1_CCER __AT (0x40010020);



// -------------------------------  Field Item: TIM1_CCER_CC4P  -----------------------------------
// SVD Line: 12589

//  <item> SFDITEM_FIELD__TIM1_CCER_CC4P
//    <name> CC4P </name>
//    <rw> 
//    <i> [Bit 13] RW (@ 0x40010020) Capture/Compare 3 output  Polarity </i>
//    <check> 
//      <loc> ( (unsigned int) TIM1_CCER ) </loc>
//      <o.13..13> CC4P
//    </check>
//  </item>
//  


// -------------------------------  Field Item: TIM1_CCER_CC4E  -----------------------------------
// SVD Line: 12596

//  <item> SFDITEM_FIELD__TIM1_CCER_CC4E
//    <name> CC4E </name>
//    <rw> 
//    <i> [Bit 12] RW (@ 0x40010020) Capture/Compare 4 output  enable </i>
//    <check> 
//      <loc> ( (unsigned int) TIM1_CCER ) </loc>
//      <o.12..12> CC4E
//    </check>
//  </item>
//  


// -------------------------------  Field Item: TIM1_CCER_CC3NP  ----------------------------------
// SVD Line: 12603

//  <item> SFDITEM_FIELD__TIM1_CCER_CC3NP
//    <name> CC3NP </name>
//    <rw> 
//    <i> [Bit 11] RW (@ 0x40010020) Capture/Compare 3 output  Polarity </i>
//    <check> 
//      <loc> ( (unsigned int) TIM1_CCER ) </loc>
//      <o.11..11> CC3NP
//    </check>
//  </item>
//  


// -------------------------------  Field Item: TIM1_CCER_CC3NE  ----------------------------------
// SVD Line: 12610

//  <item> SFDITEM_FIELD__TIM1_CCER_CC3NE
//    <name> CC3NE </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x40010020) Capture/Compare 3 complementary output  enable </i>
//    <check> 
//      <loc> ( (unsigned int) TIM1_CCER ) </loc>
//      <o.10..10> CC3NE
//    </check>
//  </item>
//  


// -------------------------------  Field Item: TIM1_CCER_CC3P  -----------------------------------
// SVD Line: 12617

//  <item> SFDITEM_FIELD__TIM1_CCER_CC3P
//    <name> CC3P </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x40010020) Capture/Compare 3 output  Polarity </i>
//    <check> 
//      <loc> ( (unsigned int) TIM1_CCER ) </loc>
//      <o.9..9> CC3P
//    </check>
//  </item>
//  


// -------------------------------  Field Item: TIM1_CCER_CC3E  -----------------------------------
// SVD Line: 12624

//  <item> SFDITEM_FIELD__TIM1_CCER_CC3E
//    <name> CC3E </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x40010020) Capture/Compare 3 output  enable </i>
//    <check> 
//      <loc> ( (unsigned int) TIM1_CCER ) </loc>
//      <o.8..8> CC3E
//    </check>
//  </item>
//  


// -------------------------------  Field Item: TIM1_CCER_CC2NP  ----------------------------------
// SVD Line: 12631

//  <item> SFDITEM_FIELD__TIM1_CCER_CC2NP
//    <name> CC2NP </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x40010020) Capture/Compare 2 output  Polarity </i>
//    <check> 
//      <loc> ( (unsigned int) TIM1_CCER ) </loc>
//      <o.7..7> CC2NP
//    </check>
//  </item>
//  


// -------------------------------  Field Item: TIM1_CCER_CC2NE  ----------------------------------
// SVD Line: 12638

//  <item> SFDITEM_FIELD__TIM1_CCER_CC2NE
//    <name> CC2NE </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x40010020) Capture/Compare 2 complementary output  enable </i>
//    <check> 
//      <loc> ( (unsigned int) TIM1_CCER ) </loc>
//      <o.6..6> CC2NE
//    </check>
//  </item>
//  


// -------------------------------  Field Item: TIM1_CCER_CC2P  -----------------------------------
// SVD Line: 12645

//  <item> SFDITEM_FIELD__TIM1_CCER_CC2P
//    <name> CC2P </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x40010020) Capture/Compare 2 output  Polarity </i>
//    <check> 
//      <loc> ( (unsigned int) TIM1_CCER ) </loc>
//      <o.5..5> CC2P
//    </check>
//  </item>
//  


// -------------------------------  Field Item: TIM1_CCER_CC2E  -----------------------------------
// SVD Line: 12652

//  <item> SFDITEM_FIELD__TIM1_CCER_CC2E
//    <name> CC2E </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x40010020) Capture/Compare 2 output  enable </i>
//    <check> 
//      <loc> ( (unsigned int) TIM1_CCER ) </loc>
//      <o.4..4> CC2E
//    </check>
//  </item>
//  


// -------------------------------  Field Item: TIM1_CCER_CC1NP  ----------------------------------
// SVD Line: 12659

//  <item> SFDITEM_FIELD__TIM1_CCER_CC1NP
//    <name> CC1NP </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x40010020) Capture/Compare 1 output  Polarity </i>
//    <check> 
//      <loc> ( (unsigned int) TIM1_CCER ) </loc>
//      <o.3..3> CC1NP
//    </check>
//  </item>
//  


// -------------------------------  Field Item: TIM1_CCER_CC1NE  ----------------------------------
// SVD Line: 12666

//  <item> SFDITEM_FIELD__TIM1_CCER_CC1NE
//    <name> CC1NE </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x40010020) Capture/Compare 1 complementary output  enable </i>
//    <check> 
//      <loc> ( (unsigned int) TIM1_CCER ) </loc>
//      <o.2..2> CC1NE
//    </check>
//  </item>
//  


// -------------------------------  Field Item: TIM1_CCER_CC1P  -----------------------------------
// SVD Line: 12673

//  <item> SFDITEM_FIELD__TIM1_CCER_CC1P
//    <name> CC1P </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x40010020) Capture/Compare 1 output  Polarity </i>
//    <check> 
//      <loc> ( (unsigned int) TIM1_CCER ) </loc>
//      <o.1..1> CC1P
//    </check>
//  </item>
//  


// -------------------------------  Field Item: TIM1_CCER_CC1E  -----------------------------------
// SVD Line: 12680

//  <item> SFDITEM_FIELD__TIM1_CCER_CC1E
//    <name> CC1E </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40010020) Capture/Compare 1 output  enable </i>
//    <check> 
//      <loc> ( (unsigned int) TIM1_CCER ) </loc>
//      <o.0..0> CC1E
//    </check>
//  </item>
//  


// --------------------------------  Register RTree: TIM1_CCER  -----------------------------------
// SVD Line: 12579

//  <rtree> SFDITEM_REG__TIM1_CCER
//    <name> CCER </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40010020) capture/compare enable  register </i>
//    <loc> ( (unsigned int)((TIM1_CCER >> 0) & 0xFFFFFFFF), ((TIM1_CCER = (TIM1_CCER & ~(0x3FFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x3FFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__TIM1_CCER_CC4P </item>
//    <item> SFDITEM_FIELD__TIM1_CCER_CC4E </item>
//    <item> SFDITEM_FIELD__TIM1_CCER_CC3NP </item>
//    <item> SFDITEM_FIELD__TIM1_CCER_CC3NE </item>
//    <item> SFDITEM_FIELD__TIM1_CCER_CC3P </item>
//    <item> SFDITEM_FIELD__TIM1_CCER_CC3E </item>
//    <item> SFDITEM_FIELD__TIM1_CCER_CC2NP </item>
//    <item> SFDITEM_FIELD__TIM1_CCER_CC2NE </item>
//    <item> SFDITEM_FIELD__TIM1_CCER_CC2P </item>
//    <item> SFDITEM_FIELD__TIM1_CCER_CC2E </item>
//    <item> SFDITEM_FIELD__TIM1_CCER_CC1NP </item>
//    <item> SFDITEM_FIELD__TIM1_CCER_CC1NE </item>
//    <item> SFDITEM_FIELD__TIM1_CCER_CC1P </item>
//    <item> SFDITEM_FIELD__TIM1_CCER_CC1E </item>
//  </rtree>
//  


// -----------------------------  Register Item Address: TIM1_CNT  --------------------------------
// SVD Line: 12689

unsigned int TIM1_CNT __AT (0x40010024);



// --------------------------------  Field Item: TIM1_CNT_CNT  ------------------------------------
// SVD Line: 12698

//  <item> SFDITEM_FIELD__TIM1_CNT_CNT
//    <name> CNT </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x40010024) counter value </i>
//    <edit> 
//      <loc> ( (unsigned short)((TIM1_CNT >> 0) & 0xFFFF), ((TIM1_CNT = (TIM1_CNT & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Register RTree: TIM1_CNT  ------------------------------------
// SVD Line: 12689

//  <rtree> SFDITEM_REG__TIM1_CNT
//    <name> CNT </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40010024) counter </i>
//    <loc> ( (unsigned int)((TIM1_CNT >> 0) & 0xFFFFFFFF), ((TIM1_CNT = (TIM1_CNT & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__TIM1_CNT_CNT </item>
//  </rtree>
//  


// -----------------------------  Register Item Address: TIM1_PSC  --------------------------------
// SVD Line: 12706

unsigned int TIM1_PSC __AT (0x40010028);



// --------------------------------  Field Item: TIM1_PSC_PSC  ------------------------------------
// SVD Line: 12715

//  <item> SFDITEM_FIELD__TIM1_PSC_PSC
//    <name> PSC </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x40010028) Prescaler value </i>
//    <edit> 
//      <loc> ( (unsigned short)((TIM1_PSC >> 0) & 0xFFFF), ((TIM1_PSC = (TIM1_PSC & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Register RTree: TIM1_PSC  ------------------------------------
// SVD Line: 12706

//  <rtree> SFDITEM_REG__TIM1_PSC
//    <name> PSC </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40010028) prescaler </i>
//    <loc> ( (unsigned int)((TIM1_PSC >> 0) & 0xFFFFFFFF), ((TIM1_PSC = (TIM1_PSC & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__TIM1_PSC_PSC </item>
//  </rtree>
//  


// -----------------------------  Register Item Address: TIM1_ARR  --------------------------------
// SVD Line: 12723

unsigned int TIM1_ARR __AT (0x4001002C);



// --------------------------------  Field Item: TIM1_ARR_ARR  ------------------------------------
// SVD Line: 12732

//  <item> SFDITEM_FIELD__TIM1_ARR_ARR
//    <name> ARR </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x4001002C) Auto-reload value </i>
//    <edit> 
//      <loc> ( (unsigned short)((TIM1_ARR >> 0) & 0xFFFF), ((TIM1_ARR = (TIM1_ARR & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Register RTree: TIM1_ARR  ------------------------------------
// SVD Line: 12723

//  <rtree> SFDITEM_REG__TIM1_ARR
//    <name> ARR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4001002C) auto-reload register </i>
//    <loc> ( (unsigned int)((TIM1_ARR >> 0) & 0xFFFFFFFF), ((TIM1_ARR = (TIM1_ARR & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__TIM1_ARR_ARR </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: TIM1_CCR1  --------------------------------
// SVD Line: 12740

unsigned int TIM1_CCR1 __AT (0x40010034);



// -------------------------------  Field Item: TIM1_CCR1_CCR1  -----------------------------------
// SVD Line: 12749

//  <item> SFDITEM_FIELD__TIM1_CCR1_CCR1
//    <name> CCR1 </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x40010034) Capture/Compare 1 value </i>
//    <edit> 
//      <loc> ( (unsigned short)((TIM1_CCR1 >> 0) & 0xFFFF), ((TIM1_CCR1 = (TIM1_CCR1 & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Register RTree: TIM1_CCR1  -----------------------------------
// SVD Line: 12740

//  <rtree> SFDITEM_REG__TIM1_CCR1
//    <name> CCR1 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40010034) capture/compare register 1 </i>
//    <loc> ( (unsigned int)((TIM1_CCR1 >> 0) & 0xFFFFFFFF), ((TIM1_CCR1 = (TIM1_CCR1 & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__TIM1_CCR1_CCR1 </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: TIM1_CCR2  --------------------------------
// SVD Line: 12757

unsigned int TIM1_CCR2 __AT (0x40010038);



// -------------------------------  Field Item: TIM1_CCR2_CCR2  -----------------------------------
// SVD Line: 12766

//  <item> SFDITEM_FIELD__TIM1_CCR2_CCR2
//    <name> CCR2 </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x40010038) Capture/Compare 2 value </i>
//    <edit> 
//      <loc> ( (unsigned short)((TIM1_CCR2 >> 0) & 0xFFFF), ((TIM1_CCR2 = (TIM1_CCR2 & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Register RTree: TIM1_CCR2  -----------------------------------
// SVD Line: 12757

//  <rtree> SFDITEM_REG__TIM1_CCR2
//    <name> CCR2 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40010038) capture/compare register 2 </i>
//    <loc> ( (unsigned int)((TIM1_CCR2 >> 0) & 0xFFFFFFFF), ((TIM1_CCR2 = (TIM1_CCR2 & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__TIM1_CCR2_CCR2 </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: TIM1_CCR3  --------------------------------
// SVD Line: 12774

unsigned int TIM1_CCR3 __AT (0x4001003C);



// -------------------------------  Field Item: TIM1_CCR3_CCR3  -----------------------------------
// SVD Line: 12783

//  <item> SFDITEM_FIELD__TIM1_CCR3_CCR3
//    <name> CCR3 </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x4001003C) Capture/Compare value </i>
//    <edit> 
//      <loc> ( (unsigned short)((TIM1_CCR3 >> 0) & 0xFFFF), ((TIM1_CCR3 = (TIM1_CCR3 & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Register RTree: TIM1_CCR3  -----------------------------------
// SVD Line: 12774

//  <rtree> SFDITEM_REG__TIM1_CCR3
//    <name> CCR3 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4001003C) capture/compare register 3 </i>
//    <loc> ( (unsigned int)((TIM1_CCR3 >> 0) & 0xFFFFFFFF), ((TIM1_CCR3 = (TIM1_CCR3 & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__TIM1_CCR3_CCR3 </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: TIM1_CCR4  --------------------------------
// SVD Line: 12791

unsigned int TIM1_CCR4 __AT (0x40010040);



// -------------------------------  Field Item: TIM1_CCR4_CCR4  -----------------------------------
// SVD Line: 12800

//  <item> SFDITEM_FIELD__TIM1_CCR4_CCR4
//    <name> CCR4 </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x40010040) Capture/Compare value </i>
//    <edit> 
//      <loc> ( (unsigned short)((TIM1_CCR4 >> 0) & 0xFFFF), ((TIM1_CCR4 = (TIM1_CCR4 & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Register RTree: TIM1_CCR4  -----------------------------------
// SVD Line: 12791

//  <rtree> SFDITEM_REG__TIM1_CCR4
//    <name> CCR4 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40010040) capture/compare register 4 </i>
//    <loc> ( (unsigned int)((TIM1_CCR4 >> 0) & 0xFFFFFFFF), ((TIM1_CCR4 = (TIM1_CCR4 & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__TIM1_CCR4_CCR4 </item>
//  </rtree>
//  


// -----------------------------  Register Item Address: TIM1_DCR  --------------------------------
// SVD Line: 12808

unsigned int TIM1_DCR __AT (0x40010048);



// --------------------------------  Field Item: TIM1_DCR_DBL  ------------------------------------
// SVD Line: 12817

//  <item> SFDITEM_FIELD__TIM1_DCR_DBL
//    <name> DBL </name>
//    <rw> 
//    <i> [Bits 12..8] RW (@ 0x40010048) DMA burst length </i>
//    <edit> 
//      <loc> ( (unsigned char)((TIM1_DCR >> 8) & 0x1F), ((TIM1_DCR = (TIM1_DCR & ~(0x1FUL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0x1F) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Field Item: TIM1_DCR_DBA  ------------------------------------
// SVD Line: 12823

//  <item> SFDITEM_FIELD__TIM1_DCR_DBA
//    <name> DBA </name>
//    <rw> 
//    <i> [Bits 4..0] RW (@ 0x40010048) DMA base address </i>
//    <edit> 
//      <loc> ( (unsigned char)((TIM1_DCR >> 0) & 0x1F), ((TIM1_DCR = (TIM1_DCR & ~(0x1FUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0x1F) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Register RTree: TIM1_DCR  ------------------------------------
// SVD Line: 12808

//  <rtree> SFDITEM_REG__TIM1_DCR
//    <name> DCR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40010048) DMA control register </i>
//    <loc> ( (unsigned int)((TIM1_DCR >> 0) & 0xFFFFFFFF), ((TIM1_DCR = (TIM1_DCR & ~(0x1F1FUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1F1F) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__TIM1_DCR_DBL </item>
//    <item> SFDITEM_FIELD__TIM1_DCR_DBA </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: TIM1_DMAR  --------------------------------
// SVD Line: 12831

unsigned int TIM1_DMAR __AT (0x4001004C);



// -------------------------------  Field Item: TIM1_DMAR_DMAB  -----------------------------------
// SVD Line: 12840

//  <item> SFDITEM_FIELD__TIM1_DMAR_DMAB
//    <name> DMAB </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x4001004C) DMA register for burst  accesses </i>
//    <edit> 
//      <loc> ( (unsigned short)((TIM1_DMAR >> 0) & 0xFFFF), ((TIM1_DMAR = (TIM1_DMAR & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Register RTree: TIM1_DMAR  -----------------------------------
// SVD Line: 12831

//  <rtree> SFDITEM_REG__TIM1_DMAR
//    <name> DMAR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4001004C) DMA address for full transfer </i>
//    <loc> ( (unsigned int)((TIM1_DMAR >> 0) & 0xFFFFFFFF), ((TIM1_DMAR = (TIM1_DMAR & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__TIM1_DMAR_DMAB </item>
//  </rtree>
//  


// -----------------------------  Register Item Address: TIM1_RCR  --------------------------------
// SVD Line: 12849

unsigned int TIM1_RCR __AT (0x40010030);



// --------------------------------  Field Item: TIM1_RCR_REP  ------------------------------------
// SVD Line: 12858

//  <item> SFDITEM_FIELD__TIM1_RCR_REP
//    <name> REP </name>
//    <rw> 
//    <i> [Bits 7..0] RW (@ 0x40010030) Repetition counter value </i>
//    <edit> 
//      <loc> ( (unsigned char)((TIM1_RCR >> 0) & 0xFF), ((TIM1_RCR = (TIM1_RCR & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Register RTree: TIM1_RCR  ------------------------------------
// SVD Line: 12849

//  <rtree> SFDITEM_REG__TIM1_RCR
//    <name> RCR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40010030) repetition counter register </i>
//    <loc> ( (unsigned int)((TIM1_RCR >> 0) & 0xFFFFFFFF), ((TIM1_RCR = (TIM1_RCR & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__TIM1_RCR_REP </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: TIM1_BDTR  --------------------------------
// SVD Line: 12866

unsigned int TIM1_BDTR __AT (0x40010044);



// --------------------------------  Field Item: TIM1_BDTR_MOE  -----------------------------------
// SVD Line: 12875

//  <item> SFDITEM_FIELD__TIM1_BDTR_MOE
//    <name> MOE </name>
//    <rw> 
//    <i> [Bit 15] RW (@ 0x40010044) Main output enable </i>
//    <check> 
//      <loc> ( (unsigned int) TIM1_BDTR ) </loc>
//      <o.15..15> MOE
//    </check>
//  </item>
//  


// --------------------------------  Field Item: TIM1_BDTR_AOE  -----------------------------------
// SVD Line: 12881

//  <item> SFDITEM_FIELD__TIM1_BDTR_AOE
//    <name> AOE </name>
//    <rw> 
//    <i> [Bit 14] RW (@ 0x40010044) Automatic output enable </i>
//    <check> 
//      <loc> ( (unsigned int) TIM1_BDTR ) </loc>
//      <o.14..14> AOE
//    </check>
//  </item>
//  


// --------------------------------  Field Item: TIM1_BDTR_BKP  -----------------------------------
// SVD Line: 12887

//  <item> SFDITEM_FIELD__TIM1_BDTR_BKP
//    <name> BKP </name>
//    <rw> 
//    <i> [Bit 13] RW (@ 0x40010044) Break polarity </i>
//    <check> 
//      <loc> ( (unsigned int) TIM1_BDTR ) </loc>
//      <o.13..13> BKP
//    </check>
//  </item>
//  


// --------------------------------  Field Item: TIM1_BDTR_BKE  -----------------------------------
// SVD Line: 12893

//  <item> SFDITEM_FIELD__TIM1_BDTR_BKE
//    <name> BKE </name>
//    <rw> 
//    <i> [Bit 12] RW (@ 0x40010044) Break enable </i>
//    <check> 
//      <loc> ( (unsigned int) TIM1_BDTR ) </loc>
//      <o.12..12> BKE
//    </check>
//  </item>
//  


// -------------------------------  Field Item: TIM1_BDTR_OSSR  -----------------------------------
// SVD Line: 12899

//  <item> SFDITEM_FIELD__TIM1_BDTR_OSSR
//    <name> OSSR </name>
//    <rw> 
//    <i> [Bit 11] RW (@ 0x40010044) Off-state selection for Run  mode </i>
//    <check> 
//      <loc> ( (unsigned int) TIM1_BDTR ) </loc>
//      <o.11..11> OSSR
//    </check>
//  </item>
//  


// -------------------------------  Field Item: TIM1_BDTR_OSSI  -----------------------------------
// SVD Line: 12906

//  <item> SFDITEM_FIELD__TIM1_BDTR_OSSI
//    <name> OSSI </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x40010044) Off-state selection for Idle  mode </i>
//    <check> 
//      <loc> ( (unsigned int) TIM1_BDTR ) </loc>
//      <o.10..10> OSSI
//    </check>
//  </item>
//  


// -------------------------------  Field Item: TIM1_BDTR_LOCK  -----------------------------------
// SVD Line: 12913

//  <item> SFDITEM_FIELD__TIM1_BDTR_LOCK
//    <name> LOCK </name>
//    <rw> 
//    <i> [Bits 9..8] RW (@ 0x40010044) Lock configuration </i>
//    <edit> 
//      <loc> ( (unsigned char)((TIM1_BDTR >> 8) & 0x3), ((TIM1_BDTR = (TIM1_BDTR & ~(0x3UL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Field Item: TIM1_BDTR_DTG  -----------------------------------
// SVD Line: 12919

//  <item> SFDITEM_FIELD__TIM1_BDTR_DTG
//    <name> DTG </name>
//    <rw> 
//    <i> [Bits 7..0] RW (@ 0x40010044) Dead-time generator setup </i>
//    <edit> 
//      <loc> ( (unsigned char)((TIM1_BDTR >> 0) & 0xFF), ((TIM1_BDTR = (TIM1_BDTR & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Register RTree: TIM1_BDTR  -----------------------------------
// SVD Line: 12866

//  <rtree> SFDITEM_REG__TIM1_BDTR
//    <name> BDTR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40010044) break and dead-time register </i>
//    <loc> ( (unsigned int)((TIM1_BDTR >> 0) & 0xFFFFFFFF), ((TIM1_BDTR = (TIM1_BDTR & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__TIM1_BDTR_MOE </item>
//    <item> SFDITEM_FIELD__TIM1_BDTR_AOE </item>
//    <item> SFDITEM_FIELD__TIM1_BDTR_BKP </item>
//    <item> SFDITEM_FIELD__TIM1_BDTR_BKE </item>
//    <item> SFDITEM_FIELD__TIM1_BDTR_OSSR </item>
//    <item> SFDITEM_FIELD__TIM1_BDTR_OSSI </item>
//    <item> SFDITEM_FIELD__TIM1_BDTR_LOCK </item>
//    <item> SFDITEM_FIELD__TIM1_BDTR_DTG </item>
//  </rtree>
//  


// ----------------------------------  Peripheral View: TIM1  -------------------------------------
// SVD Line: 11843

//  <view> TIM1
//    <name> TIM1 </name>
//    <item> SFDITEM_REG__TIM1_CR1 </item>
//    <item> SFDITEM_REG__TIM1_CR2 </item>
//    <item> SFDITEM_REG__TIM1_SMCR </item>
//    <item> SFDITEM_REG__TIM1_DIER </item>
//    <item> SFDITEM_REG__TIM1_SR </item>
//    <item> SFDITEM_REG__TIM1_EGR </item>
//    <item> SFDITEM_REG__TIM1_CCMR1_Output </item>
//    <item> SFDITEM_REG__TIM1_CCMR1_Input </item>
//    <item> SFDITEM_REG__TIM1_CCMR2_Output </item>
//    <item> SFDITEM_REG__TIM1_CCMR2_Input </item>
//    <item> SFDITEM_REG__TIM1_CCER </item>
//    <item> SFDITEM_REG__TIM1_CNT </item>
//    <item> SFDITEM_REG__TIM1_PSC </item>
//    <item> SFDITEM_REG__TIM1_ARR </item>
//    <item> SFDITEM_REG__TIM1_CCR1 </item>
//    <item> SFDITEM_REG__TIM1_CCR2 </item>
//    <item> SFDITEM_REG__TIM1_CCR3 </item>
//    <item> SFDITEM_REG__TIM1_CCR4 </item>
//    <item> SFDITEM_REG__TIM1_DCR </item>
//    <item> SFDITEM_REG__TIM1_DMAR </item>
//    <item> SFDITEM_REG__TIM1_RCR </item>
//    <item> SFDITEM_REG__TIM1_BDTR </item>
//  </view>
//  


// -----------------------------  Register Item Address: TIM8_CR1  --------------------------------
// SVD Line: 11854

unsigned int TIM8_CR1 __AT (0x40010400);



// --------------------------------  Field Item: TIM8_CR1_CKD  ------------------------------------
// SVD Line: 11863

//  <item> SFDITEM_FIELD__TIM8_CR1_CKD
//    <name> CKD </name>
//    <rw> 
//    <i> [Bits 9..8] RW (@ 0x40010400) Clock division </i>
//    <edit> 
//      <loc> ( (unsigned char)((TIM8_CR1 >> 8) & 0x3), ((TIM8_CR1 = (TIM8_CR1 & ~(0x3UL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Field Item: TIM8_CR1_ARPE  -----------------------------------
// SVD Line: 11869

//  <item> SFDITEM_FIELD__TIM8_CR1_ARPE
//    <name> ARPE </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x40010400) Auto-reload preload enable </i>
//    <check> 
//      <loc> ( (unsigned int) TIM8_CR1 ) </loc>
//      <o.7..7> ARPE
//    </check>
//  </item>
//  


// --------------------------------  Field Item: TIM8_CR1_CMS  ------------------------------------
// SVD Line: 11875

//  <item> SFDITEM_FIELD__TIM8_CR1_CMS
//    <name> CMS </name>
//    <rw> 
//    <i> [Bits 6..5] RW (@ 0x40010400) Center-aligned mode  selection </i>
//    <edit> 
//      <loc> ( (unsigned char)((TIM8_CR1 >> 5) & 0x3), ((TIM8_CR1 = (TIM8_CR1 & ~(0x3UL << 5 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 5 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Field Item: TIM8_CR1_DIR  ------------------------------------
// SVD Line: 11882

//  <item> SFDITEM_FIELD__TIM8_CR1_DIR
//    <name> DIR </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x40010400) Direction </i>
//    <check> 
//      <loc> ( (unsigned int) TIM8_CR1 ) </loc>
//      <o.4..4> DIR
//    </check>
//  </item>
//  


// --------------------------------  Field Item: TIM8_CR1_OPM  ------------------------------------
// SVD Line: 11888

//  <item> SFDITEM_FIELD__TIM8_CR1_OPM
//    <name> OPM </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x40010400) One-pulse mode </i>
//    <check> 
//      <loc> ( (unsigned int) TIM8_CR1 ) </loc>
//      <o.3..3> OPM
//    </check>
//  </item>
//  


// --------------------------------  Field Item: TIM8_CR1_URS  ------------------------------------
// SVD Line: 11894

//  <item> SFDITEM_FIELD__TIM8_CR1_URS
//    <name> URS </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x40010400) Update request source </i>
//    <check> 
//      <loc> ( (unsigned int) TIM8_CR1 ) </loc>
//      <o.2..2> URS
//    </check>
//  </item>
//  


// --------------------------------  Field Item: TIM8_CR1_UDIS  -----------------------------------
// SVD Line: 11900

//  <item> SFDITEM_FIELD__TIM8_CR1_UDIS
//    <name> UDIS </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x40010400) Update disable </i>
//    <check> 
//      <loc> ( (unsigned int) TIM8_CR1 ) </loc>
//      <o.1..1> UDIS
//    </check>
//  </item>
//  


// --------------------------------  Field Item: TIM8_CR1_CEN  ------------------------------------
// SVD Line: 11906

//  <item> SFDITEM_FIELD__TIM8_CR1_CEN
//    <name> CEN </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40010400) Counter enable </i>
//    <check> 
//      <loc> ( (unsigned int) TIM8_CR1 ) </loc>
//      <o.0..0> CEN
//    </check>
//  </item>
//  


// --------------------------------  Register RTree: TIM8_CR1  ------------------------------------
// SVD Line: 11854

//  <rtree> SFDITEM_REG__TIM8_CR1
//    <name> CR1 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40010400) control register 1 </i>
//    <loc> ( (unsigned int)((TIM8_CR1 >> 0) & 0xFFFFFFFF), ((TIM8_CR1 = (TIM8_CR1 & ~(0x3FFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x3FF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__TIM8_CR1_CKD </item>
//    <item> SFDITEM_FIELD__TIM8_CR1_ARPE </item>
//    <item> SFDITEM_FIELD__TIM8_CR1_CMS </item>
//    <item> SFDITEM_FIELD__TIM8_CR1_DIR </item>
//    <item> SFDITEM_FIELD__TIM8_CR1_OPM </item>
//    <item> SFDITEM_FIELD__TIM8_CR1_URS </item>
//    <item> SFDITEM_FIELD__TIM8_CR1_UDIS </item>
//    <item> SFDITEM_FIELD__TIM8_CR1_CEN </item>
//  </rtree>
//  


// -----------------------------  Register Item Address: TIM8_CR2  --------------------------------
// SVD Line: 11914

unsigned int TIM8_CR2 __AT (0x40010404);



// --------------------------------  Field Item: TIM8_CR2_OIS4  -----------------------------------
// SVD Line: 11923

//  <item> SFDITEM_FIELD__TIM8_CR2_OIS4
//    <name> OIS4 </name>
//    <rw> 
//    <i> [Bit 14] RW (@ 0x40010404) Output Idle state 4 </i>
//    <check> 
//      <loc> ( (unsigned int) TIM8_CR2 ) </loc>
//      <o.14..14> OIS4
//    </check>
//  </item>
//  


// -------------------------------  Field Item: TIM8_CR2_OIS3N  -----------------------------------
// SVD Line: 11929

//  <item> SFDITEM_FIELD__TIM8_CR2_OIS3N
//    <name> OIS3N </name>
//    <rw> 
//    <i> [Bit 13] RW (@ 0x40010404) Output Idle state 3 </i>
//    <check> 
//      <loc> ( (unsigned int) TIM8_CR2 ) </loc>
//      <o.13..13> OIS3N
//    </check>
//  </item>
//  


// --------------------------------  Field Item: TIM8_CR2_OIS3  -----------------------------------
// SVD Line: 11935

//  <item> SFDITEM_FIELD__TIM8_CR2_OIS3
//    <name> OIS3 </name>
//    <rw> 
//    <i> [Bit 12] RW (@ 0x40010404) Output Idle state 3 </i>
//    <check> 
//      <loc> ( (unsigned int) TIM8_CR2 ) </loc>
//      <o.12..12> OIS3
//    </check>
//  </item>
//  


// -------------------------------  Field Item: TIM8_CR2_OIS2N  -----------------------------------
// SVD Line: 11941

//  <item> SFDITEM_FIELD__TIM8_CR2_OIS2N
//    <name> OIS2N </name>
//    <rw> 
//    <i> [Bit 11] RW (@ 0x40010404) Output Idle state 2 </i>
//    <check> 
//      <loc> ( (unsigned int) TIM8_CR2 ) </loc>
//      <o.11..11> OIS2N
//    </check>
//  </item>
//  


// --------------------------------  Field Item: TIM8_CR2_OIS2  -----------------------------------
// SVD Line: 11947

//  <item> SFDITEM_FIELD__TIM8_CR2_OIS2
//    <name> OIS2 </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x40010404) Output Idle state 2 </i>
//    <check> 
//      <loc> ( (unsigned int) TIM8_CR2 ) </loc>
//      <o.10..10> OIS2
//    </check>
//  </item>
//  


// -------------------------------  Field Item: TIM8_CR2_OIS1N  -----------------------------------
// SVD Line: 11953

//  <item> SFDITEM_FIELD__TIM8_CR2_OIS1N
//    <name> OIS1N </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x40010404) Output Idle state 1 </i>
//    <check> 
//      <loc> ( (unsigned int) TIM8_CR2 ) </loc>
//      <o.9..9> OIS1N
//    </check>
//  </item>
//  


// --------------------------------  Field Item: TIM8_CR2_OIS1  -----------------------------------
// SVD Line: 11959

//  <item> SFDITEM_FIELD__TIM8_CR2_OIS1
//    <name> OIS1 </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x40010404) Output Idle state 1 </i>
//    <check> 
//      <loc> ( (unsigned int) TIM8_CR2 ) </loc>
//      <o.8..8> OIS1
//    </check>
//  </item>
//  


// --------------------------------  Field Item: TIM8_CR2_TI1S  -----------------------------------
// SVD Line: 11965

//  <item> SFDITEM_FIELD__TIM8_CR2_TI1S
//    <name> TI1S </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x40010404) TI1 selection </i>
//    <check> 
//      <loc> ( (unsigned int) TIM8_CR2 ) </loc>
//      <o.7..7> TI1S
//    </check>
//  </item>
//  


// --------------------------------  Field Item: TIM8_CR2_MMS  ------------------------------------
// SVD Line: 11971

//  <item> SFDITEM_FIELD__TIM8_CR2_MMS
//    <name> MMS </name>
//    <rw> 
//    <i> [Bits 6..4] RW (@ 0x40010404) Master mode selection </i>
//    <edit> 
//      <loc> ( (unsigned char)((TIM8_CR2 >> 4) & 0x7), ((TIM8_CR2 = (TIM8_CR2 & ~(0x7UL << 4 )) | ((unsigned long)(Gui_u8:GuiVal & 0x7) << 4 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Field Item: TIM8_CR2_CCDS  -----------------------------------
// SVD Line: 11977

//  <item> SFDITEM_FIELD__TIM8_CR2_CCDS
//    <name> CCDS </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x40010404) Capture/compare DMA  selection </i>
//    <check> 
//      <loc> ( (unsigned int) TIM8_CR2 ) </loc>
//      <o.3..3> CCDS
//    </check>
//  </item>
//  


// --------------------------------  Field Item: TIM8_CR2_CCUS  -----------------------------------
// SVD Line: 11984

//  <item> SFDITEM_FIELD__TIM8_CR2_CCUS
//    <name> CCUS </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x40010404) Capture/compare control update  selection </i>
//    <check> 
//      <loc> ( (unsigned int) TIM8_CR2 ) </loc>
//      <o.2..2> CCUS
//    </check>
//  </item>
//  


// --------------------------------  Field Item: TIM8_CR2_CCPC  -----------------------------------
// SVD Line: 11991

//  <item> SFDITEM_FIELD__TIM8_CR2_CCPC
//    <name> CCPC </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40010404) Capture/compare preloaded  control </i>
//    <check> 
//      <loc> ( (unsigned int) TIM8_CR2 ) </loc>
//      <o.0..0> CCPC
//    </check>
//  </item>
//  


// --------------------------------  Register RTree: TIM8_CR2  ------------------------------------
// SVD Line: 11914

//  <rtree> SFDITEM_REG__TIM8_CR2
//    <name> CR2 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40010404) control register 2 </i>
//    <loc> ( (unsigned int)((TIM8_CR2 >> 0) & 0xFFFFFFFF), ((TIM8_CR2 = (TIM8_CR2 & ~(0x7FFDUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x7FFD) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__TIM8_CR2_OIS4 </item>
//    <item> SFDITEM_FIELD__TIM8_CR2_OIS3N </item>
//    <item> SFDITEM_FIELD__TIM8_CR2_OIS3 </item>
//    <item> SFDITEM_FIELD__TIM8_CR2_OIS2N </item>
//    <item> SFDITEM_FIELD__TIM8_CR2_OIS2 </item>
//    <item> SFDITEM_FIELD__TIM8_CR2_OIS1N </item>
//    <item> SFDITEM_FIELD__TIM8_CR2_OIS1 </item>
//    <item> SFDITEM_FIELD__TIM8_CR2_TI1S </item>
//    <item> SFDITEM_FIELD__TIM8_CR2_MMS </item>
//    <item> SFDITEM_FIELD__TIM8_CR2_CCDS </item>
//    <item> SFDITEM_FIELD__TIM8_CR2_CCUS </item>
//    <item> SFDITEM_FIELD__TIM8_CR2_CCPC </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: TIM8_SMCR  --------------------------------
// SVD Line: 12000

unsigned int TIM8_SMCR __AT (0x40010408);



// --------------------------------  Field Item: TIM8_SMCR_ETP  -----------------------------------
// SVD Line: 12009

//  <item> SFDITEM_FIELD__TIM8_SMCR_ETP
//    <name> ETP </name>
//    <rw> 
//    <i> [Bit 15] RW (@ 0x40010408) External trigger polarity </i>
//    <check> 
//      <loc> ( (unsigned int) TIM8_SMCR ) </loc>
//      <o.15..15> ETP
//    </check>
//  </item>
//  


// --------------------------------  Field Item: TIM8_SMCR_ECE  -----------------------------------
// SVD Line: 12015

//  <item> SFDITEM_FIELD__TIM8_SMCR_ECE
//    <name> ECE </name>
//    <rw> 
//    <i> [Bit 14] RW (@ 0x40010408) External clock enable </i>
//    <check> 
//      <loc> ( (unsigned int) TIM8_SMCR ) </loc>
//      <o.14..14> ECE
//    </check>
//  </item>
//  


// -------------------------------  Field Item: TIM8_SMCR_ETPS  -----------------------------------
// SVD Line: 12021

//  <item> SFDITEM_FIELD__TIM8_SMCR_ETPS
//    <name> ETPS </name>
//    <rw> 
//    <i> [Bits 13..12] RW (@ 0x40010408) External trigger prescaler </i>
//    <edit> 
//      <loc> ( (unsigned char)((TIM8_SMCR >> 12) & 0x3), ((TIM8_SMCR = (TIM8_SMCR & ~(0x3UL << 12 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 12 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Field Item: TIM8_SMCR_ETF  -----------------------------------
// SVD Line: 12027

//  <item> SFDITEM_FIELD__TIM8_SMCR_ETF
//    <name> ETF </name>
//    <rw> 
//    <i> [Bits 11..8] RW (@ 0x40010408) External trigger filter </i>
//    <edit> 
//      <loc> ( (unsigned char)((TIM8_SMCR >> 8) & 0xF), ((TIM8_SMCR = (TIM8_SMCR & ~(0xFUL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Field Item: TIM8_SMCR_MSM  -----------------------------------
// SVD Line: 12033

//  <item> SFDITEM_FIELD__TIM8_SMCR_MSM
//    <name> MSM </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x40010408) Master/Slave mode </i>
//    <check> 
//      <loc> ( (unsigned int) TIM8_SMCR ) </loc>
//      <o.7..7> MSM
//    </check>
//  </item>
//  


// --------------------------------  Field Item: TIM8_SMCR_TS  ------------------------------------
// SVD Line: 12039

//  <item> SFDITEM_FIELD__TIM8_SMCR_TS
//    <name> TS </name>
//    <rw> 
//    <i> [Bits 6..4] RW (@ 0x40010408) Trigger selection </i>
//    <edit> 
//      <loc> ( (unsigned char)((TIM8_SMCR >> 4) & 0x7), ((TIM8_SMCR = (TIM8_SMCR & ~(0x7UL << 4 )) | ((unsigned long)(Gui_u8:GuiVal & 0x7) << 4 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Field Item: TIM8_SMCR_SMS  -----------------------------------
// SVD Line: 12045

//  <item> SFDITEM_FIELD__TIM8_SMCR_SMS
//    <name> SMS </name>
//    <rw> 
//    <i> [Bits 2..0] RW (@ 0x40010408) Slave mode selection </i>
//    <edit> 
//      <loc> ( (unsigned char)((TIM8_SMCR >> 0) & 0x7), ((TIM8_SMCR = (TIM8_SMCR & ~(0x7UL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0x7) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Register RTree: TIM8_SMCR  -----------------------------------
// SVD Line: 12000

//  <rtree> SFDITEM_REG__TIM8_SMCR
//    <name> SMCR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40010408) slave mode control register </i>
//    <loc> ( (unsigned int)((TIM8_SMCR >> 0) & 0xFFFFFFFF), ((TIM8_SMCR = (TIM8_SMCR & ~(0xFFF7UL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFF7) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__TIM8_SMCR_ETP </item>
//    <item> SFDITEM_FIELD__TIM8_SMCR_ECE </item>
//    <item> SFDITEM_FIELD__TIM8_SMCR_ETPS </item>
//    <item> SFDITEM_FIELD__TIM8_SMCR_ETF </item>
//    <item> SFDITEM_FIELD__TIM8_SMCR_MSM </item>
//    <item> SFDITEM_FIELD__TIM8_SMCR_TS </item>
//    <item> SFDITEM_FIELD__TIM8_SMCR_SMS </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: TIM8_DIER  --------------------------------
// SVD Line: 12053

unsigned int TIM8_DIER __AT (0x4001040C);



// --------------------------------  Field Item: TIM8_DIER_TDE  -----------------------------------
// SVD Line: 12062

//  <item> SFDITEM_FIELD__TIM8_DIER_TDE
//    <name> TDE </name>
//    <rw> 
//    <i> [Bit 14] RW (@ 0x4001040C) Trigger DMA request enable </i>
//    <check> 
//      <loc> ( (unsigned int) TIM8_DIER ) </loc>
//      <o.14..14> TDE
//    </check>
//  </item>
//  


// -------------------------------  Field Item: TIM8_DIER_COMDE  ----------------------------------
// SVD Line: 12068

//  <item> SFDITEM_FIELD__TIM8_DIER_COMDE
//    <name> COMDE </name>
//    <rw> 
//    <i> [Bit 13] RW (@ 0x4001040C) COM DMA request enable </i>
//    <check> 
//      <loc> ( (unsigned int) TIM8_DIER ) </loc>
//      <o.13..13> COMDE
//    </check>
//  </item>
//  


// -------------------------------  Field Item: TIM8_DIER_CC4DE  ----------------------------------
// SVD Line: 12074

//  <item> SFDITEM_FIELD__TIM8_DIER_CC4DE
//    <name> CC4DE </name>
//    <rw> 
//    <i> [Bit 12] RW (@ 0x4001040C) Capture/Compare 4 DMA request  enable </i>
//    <check> 
//      <loc> ( (unsigned int) TIM8_DIER ) </loc>
//      <o.12..12> CC4DE
//    </check>
//  </item>
//  


// -------------------------------  Field Item: TIM8_DIER_CC3DE  ----------------------------------
// SVD Line: 12081

//  <item> SFDITEM_FIELD__TIM8_DIER_CC3DE
//    <name> CC3DE </name>
//    <rw> 
//    <i> [Bit 11] RW (@ 0x4001040C) Capture/Compare 3 DMA request  enable </i>
//    <check> 
//      <loc> ( (unsigned int) TIM8_DIER ) </loc>
//      <o.11..11> CC3DE
//    </check>
//  </item>
//  


// -------------------------------  Field Item: TIM8_DIER_CC2DE  ----------------------------------
// SVD Line: 12088

//  <item> SFDITEM_FIELD__TIM8_DIER_CC2DE
//    <name> CC2DE </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x4001040C) Capture/Compare 2 DMA request  enable </i>
//    <check> 
//      <loc> ( (unsigned int) TIM8_DIER ) </loc>
//      <o.10..10> CC2DE
//    </check>
//  </item>
//  


// -------------------------------  Field Item: TIM8_DIER_CC1DE  ----------------------------------
// SVD Line: 12095

//  <item> SFDITEM_FIELD__TIM8_DIER_CC1DE
//    <name> CC1DE </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x4001040C) Capture/Compare 1 DMA request  enable </i>
//    <check> 
//      <loc> ( (unsigned int) TIM8_DIER ) </loc>
//      <o.9..9> CC1DE
//    </check>
//  </item>
//  


// --------------------------------  Field Item: TIM8_DIER_UDE  -----------------------------------
// SVD Line: 12102

//  <item> SFDITEM_FIELD__TIM8_DIER_UDE
//    <name> UDE </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x4001040C) Update DMA request enable </i>
//    <check> 
//      <loc> ( (unsigned int) TIM8_DIER ) </loc>
//      <o.8..8> UDE
//    </check>
//  </item>
//  


// --------------------------------  Field Item: TIM8_DIER_BIE  -----------------------------------
// SVD Line: 12108

//  <item> SFDITEM_FIELD__TIM8_DIER_BIE
//    <name> BIE </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x4001040C) Break interrupt enable </i>
//    <check> 
//      <loc> ( (unsigned int) TIM8_DIER ) </loc>
//      <o.7..7> BIE
//    </check>
//  </item>
//  


// --------------------------------  Field Item: TIM8_DIER_TIE  -----------------------------------
// SVD Line: 12114

//  <item> SFDITEM_FIELD__TIM8_DIER_TIE
//    <name> TIE </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x4001040C) Trigger interrupt enable </i>
//    <check> 
//      <loc> ( (unsigned int) TIM8_DIER ) </loc>
//      <o.6..6> TIE
//    </check>
//  </item>
//  


// -------------------------------  Field Item: TIM8_DIER_COMIE  ----------------------------------
// SVD Line: 12120

//  <item> SFDITEM_FIELD__TIM8_DIER_COMIE
//    <name> COMIE </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x4001040C) COM interrupt enable </i>
//    <check> 
//      <loc> ( (unsigned int) TIM8_DIER ) </loc>
//      <o.5..5> COMIE
//    </check>
//  </item>
//  


// -------------------------------  Field Item: TIM8_DIER_CC4IE  ----------------------------------
// SVD Line: 12126

//  <item> SFDITEM_FIELD__TIM8_DIER_CC4IE
//    <name> CC4IE </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x4001040C) Capture/Compare 4 interrupt  enable </i>
//    <check> 
//      <loc> ( (unsigned int) TIM8_DIER ) </loc>
//      <o.4..4> CC4IE
//    </check>
//  </item>
//  


// -------------------------------  Field Item: TIM8_DIER_CC3IE  ----------------------------------
// SVD Line: 12133

//  <item> SFDITEM_FIELD__TIM8_DIER_CC3IE
//    <name> CC3IE </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x4001040C) Capture/Compare 3 interrupt  enable </i>
//    <check> 
//      <loc> ( (unsigned int) TIM8_DIER ) </loc>
//      <o.3..3> CC3IE
//    </check>
//  </item>
//  


// -------------------------------  Field Item: TIM8_DIER_CC2IE  ----------------------------------
// SVD Line: 12140

//  <item> SFDITEM_FIELD__TIM8_DIER_CC2IE
//    <name> CC2IE </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x4001040C) Capture/Compare 2 interrupt  enable </i>
//    <check> 
//      <loc> ( (unsigned int) TIM8_DIER ) </loc>
//      <o.2..2> CC2IE
//    </check>
//  </item>
//  


// -------------------------------  Field Item: TIM8_DIER_CC1IE  ----------------------------------
// SVD Line: 12147

//  <item> SFDITEM_FIELD__TIM8_DIER_CC1IE
//    <name> CC1IE </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x4001040C) Capture/Compare 1 interrupt  enable </i>
//    <check> 
//      <loc> ( (unsigned int) TIM8_DIER ) </loc>
//      <o.1..1> CC1IE
//    </check>
//  </item>
//  


// --------------------------------  Field Item: TIM8_DIER_UIE  -----------------------------------
// SVD Line: 12154

//  <item> SFDITEM_FIELD__TIM8_DIER_UIE
//    <name> UIE </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x4001040C) Update interrupt enable </i>
//    <check> 
//      <loc> ( (unsigned int) TIM8_DIER ) </loc>
//      <o.0..0> UIE
//    </check>
//  </item>
//  


// --------------------------------  Register RTree: TIM8_DIER  -----------------------------------
// SVD Line: 12053

//  <rtree> SFDITEM_REG__TIM8_DIER
//    <name> DIER </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4001040C) DMA/Interrupt enable register </i>
//    <loc> ( (unsigned int)((TIM8_DIER >> 0) & 0xFFFFFFFF), ((TIM8_DIER = (TIM8_DIER & ~(0x7FFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x7FFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__TIM8_DIER_TDE </item>
//    <item> SFDITEM_FIELD__TIM8_DIER_COMDE </item>
//    <item> SFDITEM_FIELD__TIM8_DIER_CC4DE </item>
//    <item> SFDITEM_FIELD__TIM8_DIER_CC3DE </item>
//    <item> SFDITEM_FIELD__TIM8_DIER_CC2DE </item>
//    <item> SFDITEM_FIELD__TIM8_DIER_CC1DE </item>
//    <item> SFDITEM_FIELD__TIM8_DIER_UDE </item>
//    <item> SFDITEM_FIELD__TIM8_DIER_BIE </item>
//    <item> SFDITEM_FIELD__TIM8_DIER_TIE </item>
//    <item> SFDITEM_FIELD__TIM8_DIER_COMIE </item>
//    <item> SFDITEM_FIELD__TIM8_DIER_CC4IE </item>
//    <item> SFDITEM_FIELD__TIM8_DIER_CC3IE </item>
//    <item> SFDITEM_FIELD__TIM8_DIER_CC2IE </item>
//    <item> SFDITEM_FIELD__TIM8_DIER_CC1IE </item>
//    <item> SFDITEM_FIELD__TIM8_DIER_UIE </item>
//  </rtree>
//  


// -----------------------------  Register Item Address: TIM8_SR  ---------------------------------
// SVD Line: 12162

unsigned int TIM8_SR __AT (0x40010410);



// --------------------------------  Field Item: TIM8_SR_CC4OF  -----------------------------------
// SVD Line: 12171

//  <item> SFDITEM_FIELD__TIM8_SR_CC4OF
//    <name> CC4OF </name>
//    <rw> 
//    <i> [Bit 12] RW (@ 0x40010410) Capture/Compare 4 overcapture  flag </i>
//    <check> 
//      <loc> ( (unsigned int) TIM8_SR ) </loc>
//      <o.12..12> CC4OF
//    </check>
//  </item>
//  


// --------------------------------  Field Item: TIM8_SR_CC3OF  -----------------------------------
// SVD Line: 12178

//  <item> SFDITEM_FIELD__TIM8_SR_CC3OF
//    <name> CC3OF </name>
//    <rw> 
//    <i> [Bit 11] RW (@ 0x40010410) Capture/Compare 3 overcapture  flag </i>
//    <check> 
//      <loc> ( (unsigned int) TIM8_SR ) </loc>
//      <o.11..11> CC3OF
//    </check>
//  </item>
//  


// --------------------------------  Field Item: TIM8_SR_CC2OF  -----------------------------------
// SVD Line: 12185

//  <item> SFDITEM_FIELD__TIM8_SR_CC2OF
//    <name> CC2OF </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x40010410) Capture/compare 2 overcapture  flag </i>
//    <check> 
//      <loc> ( (unsigned int) TIM8_SR ) </loc>
//      <o.10..10> CC2OF
//    </check>
//  </item>
//  


// --------------------------------  Field Item: TIM8_SR_CC1OF  -----------------------------------
// SVD Line: 12192

//  <item> SFDITEM_FIELD__TIM8_SR_CC1OF
//    <name> CC1OF </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x40010410) Capture/Compare 1 overcapture  flag </i>
//    <check> 
//      <loc> ( (unsigned int) TIM8_SR ) </loc>
//      <o.9..9> CC1OF
//    </check>
//  </item>
//  


// ---------------------------------  Field Item: TIM8_SR_BIF  ------------------------------------
// SVD Line: 12199

//  <item> SFDITEM_FIELD__TIM8_SR_BIF
//    <name> BIF </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x40010410) Break interrupt flag </i>
//    <check> 
//      <loc> ( (unsigned int) TIM8_SR ) </loc>
//      <o.7..7> BIF
//    </check>
//  </item>
//  


// ---------------------------------  Field Item: TIM8_SR_TIF  ------------------------------------
// SVD Line: 12205

//  <item> SFDITEM_FIELD__TIM8_SR_TIF
//    <name> TIF </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x40010410) Trigger interrupt flag </i>
//    <check> 
//      <loc> ( (unsigned int) TIM8_SR ) </loc>
//      <o.6..6> TIF
//    </check>
//  </item>
//  


// --------------------------------  Field Item: TIM8_SR_COMIF  -----------------------------------
// SVD Line: 12211

//  <item> SFDITEM_FIELD__TIM8_SR_COMIF
//    <name> COMIF </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x40010410) COM interrupt flag </i>
//    <check> 
//      <loc> ( (unsigned int) TIM8_SR ) </loc>
//      <o.5..5> COMIF
//    </check>
//  </item>
//  


// --------------------------------  Field Item: TIM8_SR_CC4IF  -----------------------------------
// SVD Line: 12217

//  <item> SFDITEM_FIELD__TIM8_SR_CC4IF
//    <name> CC4IF </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x40010410) Capture/Compare 4 interrupt  flag </i>
//    <check> 
//      <loc> ( (unsigned int) TIM8_SR ) </loc>
//      <o.4..4> CC4IF
//    </check>
//  </item>
//  


// --------------------------------  Field Item: TIM8_SR_CC3IF  -----------------------------------
// SVD Line: 12224

//  <item> SFDITEM_FIELD__TIM8_SR_CC3IF
//    <name> CC3IF </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x40010410) Capture/Compare 3 interrupt  flag </i>
//    <check> 
//      <loc> ( (unsigned int) TIM8_SR ) </loc>
//      <o.3..3> CC3IF
//    </check>
//  </item>
//  


// --------------------------------  Field Item: TIM8_SR_CC2IF  -----------------------------------
// SVD Line: 12231

//  <item> SFDITEM_FIELD__TIM8_SR_CC2IF
//    <name> CC2IF </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x40010410) Capture/Compare 2 interrupt  flag </i>
//    <check> 
//      <loc> ( (unsigned int) TIM8_SR ) </loc>
//      <o.2..2> CC2IF
//    </check>
//  </item>
//  


// --------------------------------  Field Item: TIM8_SR_CC1IF  -----------------------------------
// SVD Line: 12238

//  <item> SFDITEM_FIELD__TIM8_SR_CC1IF
//    <name> CC1IF </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x40010410) Capture/compare 1 interrupt  flag </i>
//    <check> 
//      <loc> ( (unsigned int) TIM8_SR ) </loc>
//      <o.1..1> CC1IF
//    </check>
//  </item>
//  


// ---------------------------------  Field Item: TIM8_SR_UIF  ------------------------------------
// SVD Line: 12245

//  <item> SFDITEM_FIELD__TIM8_SR_UIF
//    <name> UIF </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40010410) Update interrupt flag </i>
//    <check> 
//      <loc> ( (unsigned int) TIM8_SR ) </loc>
//      <o.0..0> UIF
//    </check>
//  </item>
//  


// ---------------------------------  Register RTree: TIM8_SR  ------------------------------------
// SVD Line: 12162

//  <rtree> SFDITEM_REG__TIM8_SR
//    <name> SR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40010410) status register </i>
//    <loc> ( (unsigned int)((TIM8_SR >> 0) & 0xFFFFFFFF), ((TIM8_SR = (TIM8_SR & ~(0x1EFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1EFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__TIM8_SR_CC4OF </item>
//    <item> SFDITEM_FIELD__TIM8_SR_CC3OF </item>
//    <item> SFDITEM_FIELD__TIM8_SR_CC2OF </item>
//    <item> SFDITEM_FIELD__TIM8_SR_CC1OF </item>
//    <item> SFDITEM_FIELD__TIM8_SR_BIF </item>
//    <item> SFDITEM_FIELD__TIM8_SR_TIF </item>
//    <item> SFDITEM_FIELD__TIM8_SR_COMIF </item>
//    <item> SFDITEM_FIELD__TIM8_SR_CC4IF </item>
//    <item> SFDITEM_FIELD__TIM8_SR_CC3IF </item>
//    <item> SFDITEM_FIELD__TIM8_SR_CC2IF </item>
//    <item> SFDITEM_FIELD__TIM8_SR_CC1IF </item>
//    <item> SFDITEM_FIELD__TIM8_SR_UIF </item>
//  </rtree>
//  


// -----------------------------  Register Item Address: TIM8_EGR  --------------------------------
// SVD Line: 12253

unsigned int TIM8_EGR __AT (0x40010414);



// ---------------------------------  Field Item: TIM8_EGR_BG  ------------------------------------
// SVD Line: 12262

//  <item> SFDITEM_FIELD__TIM8_EGR_BG
//    <name> BG </name>
//    <w> 
//    <i> [Bit 7] WO (@ 0x40010414) Break generation </i>
//    <check> 
//      <loc> ( (unsigned int) TIM8_EGR ) </loc>
//      <o.7..7> BG
//    </check>
//  </item>
//  


// ---------------------------------  Field Item: TIM8_EGR_TG  ------------------------------------
// SVD Line: 12268

//  <item> SFDITEM_FIELD__TIM8_EGR_TG
//    <name> TG </name>
//    <w> 
//    <i> [Bit 6] WO (@ 0x40010414) Trigger generation </i>
//    <check> 
//      <loc> ( (unsigned int) TIM8_EGR ) </loc>
//      <o.6..6> TG
//    </check>
//  </item>
//  


// --------------------------------  Field Item: TIM8_EGR_COMG  -----------------------------------
// SVD Line: 12274

//  <item> SFDITEM_FIELD__TIM8_EGR_COMG
//    <name> COMG </name>
//    <w> 
//    <i> [Bit 5] WO (@ 0x40010414) Capture/Compare control update  generation </i>
//    <check> 
//      <loc> ( (unsigned int) TIM8_EGR ) </loc>
//      <o.5..5> COMG
//    </check>
//  </item>
//  


// --------------------------------  Field Item: TIM8_EGR_CC4G  -----------------------------------
// SVD Line: 12281

//  <item> SFDITEM_FIELD__TIM8_EGR_CC4G
//    <name> CC4G </name>
//    <w> 
//    <i> [Bit 4] WO (@ 0x40010414) Capture/compare 4  generation </i>
//    <check> 
//      <loc> ( (unsigned int) TIM8_EGR ) </loc>
//      <o.4..4> CC4G
//    </check>
//  </item>
//  


// --------------------------------  Field Item: TIM8_EGR_CC3G  -----------------------------------
// SVD Line: 12288

//  <item> SFDITEM_FIELD__TIM8_EGR_CC3G
//    <name> CC3G </name>
//    <w> 
//    <i> [Bit 3] WO (@ 0x40010414) Capture/compare 3  generation </i>
//    <check> 
//      <loc> ( (unsigned int) TIM8_EGR ) </loc>
//      <o.3..3> CC3G
//    </check>
//  </item>
//  


// --------------------------------  Field Item: TIM8_EGR_CC2G  -----------------------------------
// SVD Line: 12295

//  <item> SFDITEM_FIELD__TIM8_EGR_CC2G
//    <name> CC2G </name>
//    <w> 
//    <i> [Bit 2] WO (@ 0x40010414) Capture/compare 2  generation </i>
//    <check> 
//      <loc> ( (unsigned int) TIM8_EGR ) </loc>
//      <o.2..2> CC2G
//    </check>
//  </item>
//  


// --------------------------------  Field Item: TIM8_EGR_CC1G  -----------------------------------
// SVD Line: 12302

//  <item> SFDITEM_FIELD__TIM8_EGR_CC1G
//    <name> CC1G </name>
//    <w> 
//    <i> [Bit 1] WO (@ 0x40010414) Capture/compare 1  generation </i>
//    <check> 
//      <loc> ( (unsigned int) TIM8_EGR ) </loc>
//      <o.1..1> CC1G
//    </check>
//  </item>
//  


// ---------------------------------  Field Item: TIM8_EGR_UG  ------------------------------------
// SVD Line: 12309

//  <item> SFDITEM_FIELD__TIM8_EGR_UG
//    <name> UG </name>
//    <w> 
//    <i> [Bit 0] WO (@ 0x40010414) Update generation </i>
//    <check> 
//      <loc> ( (unsigned int) TIM8_EGR ) </loc>
//      <o.0..0> UG
//    </check>
//  </item>
//  


// --------------------------------  Register RTree: TIM8_EGR  ------------------------------------
// SVD Line: 12253

//  <rtree> SFDITEM_REG__TIM8_EGR
//    <name> EGR </name>
//    <w> 
//    <i> [Bits 31..0] WO (@ 0x40010414) event generation register </i>
//    <loc> ( (unsigned int)((TIM8_EGR >> 0) & 0xFFFFFFFF), ((TIM8_EGR = (TIM8_EGR & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__TIM8_EGR_BG </item>
//    <item> SFDITEM_FIELD__TIM8_EGR_TG </item>
//    <item> SFDITEM_FIELD__TIM8_EGR_COMG </item>
//    <item> SFDITEM_FIELD__TIM8_EGR_CC4G </item>
//    <item> SFDITEM_FIELD__TIM8_EGR_CC3G </item>
//    <item> SFDITEM_FIELD__TIM8_EGR_CC2G </item>
//    <item> SFDITEM_FIELD__TIM8_EGR_CC1G </item>
//    <item> SFDITEM_FIELD__TIM8_EGR_UG </item>
//  </rtree>
//  


// ------------------------  Register Item Address: TIM8_CCMR1_Output  ----------------------------
// SVD Line: 12317

unsigned int TIM8_CCMR1_Output __AT (0x40010418);



// ---------------------------  Field Item: TIM8_CCMR1_Output_OC2CE  ------------------------------
// SVD Line: 12327

//  <item> SFDITEM_FIELD__TIM8_CCMR1_Output_OC2CE
//    <name> OC2CE </name>
//    <rw> 
//    <i> [Bit 15] RW (@ 0x40010418) Output Compare 2 clear  enable </i>
//    <check> 
//      <loc> ( (unsigned int) TIM8_CCMR1_Output ) </loc>
//      <o.15..15> OC2CE
//    </check>
//  </item>
//  


// ---------------------------  Field Item: TIM8_CCMR1_Output_OC2M  -------------------------------
// SVD Line: 12334

//  <item> SFDITEM_FIELD__TIM8_CCMR1_Output_OC2M
//    <name> OC2M </name>
//    <rw> 
//    <i> [Bits 14..12] RW (@ 0x40010418) Output Compare 2 mode </i>
//    <edit> 
//      <loc> ( (unsigned char)((TIM8_CCMR1_Output >> 12) & 0x7), ((TIM8_CCMR1_Output = (TIM8_CCMR1_Output & ~(0x7UL << 12 )) | ((unsigned long)(Gui_u8:GuiVal & 0x7) << 12 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Field Item: TIM8_CCMR1_Output_OC2PE  ------------------------------
// SVD Line: 12340

//  <item> SFDITEM_FIELD__TIM8_CCMR1_Output_OC2PE
//    <name> OC2PE </name>
//    <rw> 
//    <i> [Bit 11] RW (@ 0x40010418) Output Compare 2 preload  enable </i>
//    <check> 
//      <loc> ( (unsigned int) TIM8_CCMR1_Output ) </loc>
//      <o.11..11> OC2PE
//    </check>
//  </item>
//  


// ---------------------------  Field Item: TIM8_CCMR1_Output_OC2FE  ------------------------------
// SVD Line: 12347

//  <item> SFDITEM_FIELD__TIM8_CCMR1_Output_OC2FE
//    <name> OC2FE </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x40010418) Output Compare 2 fast  enable </i>
//    <check> 
//      <loc> ( (unsigned int) TIM8_CCMR1_Output ) </loc>
//      <o.10..10> OC2FE
//    </check>
//  </item>
//  


// ---------------------------  Field Item: TIM8_CCMR1_Output_CC2S  -------------------------------
// SVD Line: 12354

//  <item> SFDITEM_FIELD__TIM8_CCMR1_Output_CC2S
//    <name> CC2S </name>
//    <rw> 
//    <i> [Bits 9..8] RW (@ 0x40010418) Capture/Compare 2  selection </i>
//    <edit> 
//      <loc> ( (unsigned char)((TIM8_CCMR1_Output >> 8) & 0x3), ((TIM8_CCMR1_Output = (TIM8_CCMR1_Output & ~(0x3UL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Field Item: TIM8_CCMR1_Output_OC1CE  ------------------------------
// SVD Line: 12361

//  <item> SFDITEM_FIELD__TIM8_CCMR1_Output_OC1CE
//    <name> OC1CE </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x40010418) Output Compare 1 clear  enable </i>
//    <check> 
//      <loc> ( (unsigned int) TIM8_CCMR1_Output ) </loc>
//      <o.7..7> OC1CE
//    </check>
//  </item>
//  


// ---------------------------  Field Item: TIM8_CCMR1_Output_OC1M  -------------------------------
// SVD Line: 12368

//  <item> SFDITEM_FIELD__TIM8_CCMR1_Output_OC1M
//    <name> OC1M </name>
//    <rw> 
//    <i> [Bits 6..4] RW (@ 0x40010418) Output Compare 1 mode </i>
//    <edit> 
//      <loc> ( (unsigned char)((TIM8_CCMR1_Output >> 4) & 0x7), ((TIM8_CCMR1_Output = (TIM8_CCMR1_Output & ~(0x7UL << 4 )) | ((unsigned long)(Gui_u8:GuiVal & 0x7) << 4 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Field Item: TIM8_CCMR1_Output_OC1PE  ------------------------------
// SVD Line: 12374

//  <item> SFDITEM_FIELD__TIM8_CCMR1_Output_OC1PE
//    <name> OC1PE </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x40010418) Output Compare 1 preload  enable </i>
//    <check> 
//      <loc> ( (unsigned int) TIM8_CCMR1_Output ) </loc>
//      <o.3..3> OC1PE
//    </check>
//  </item>
//  


// ---------------------------  Field Item: TIM8_CCMR1_Output_OC1FE  ------------------------------
// SVD Line: 12381

//  <item> SFDITEM_FIELD__TIM8_CCMR1_Output_OC1FE
//    <name> OC1FE </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x40010418) Output Compare 1 fast  enable </i>
//    <check> 
//      <loc> ( (unsigned int) TIM8_CCMR1_Output ) </loc>
//      <o.2..2> OC1FE
//    </check>
//  </item>
//  


// ---------------------------  Field Item: TIM8_CCMR1_Output_CC1S  -------------------------------
// SVD Line: 12388

//  <item> SFDITEM_FIELD__TIM8_CCMR1_Output_CC1S
//    <name> CC1S </name>
//    <rw> 
//    <i> [Bits 1..0] RW (@ 0x40010418) Capture/Compare 1  selection </i>
//    <edit> 
//      <loc> ( (unsigned char)((TIM8_CCMR1_Output >> 0) & 0x3), ((TIM8_CCMR1_Output = (TIM8_CCMR1_Output & ~(0x3UL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Register RTree: TIM8_CCMR1_Output  -------------------------------
// SVD Line: 12317

//  <rtree> SFDITEM_REG__TIM8_CCMR1_Output
//    <name> CCMR1_Output </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40010418) capture/compare mode register 1 (output  mode) </i>
//    <loc> ( (unsigned int)((TIM8_CCMR1_Output >> 0) & 0xFFFFFFFF), ((TIM8_CCMR1_Output = (TIM8_CCMR1_Output & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__TIM8_CCMR1_Output_OC2CE </item>
//    <item> SFDITEM_FIELD__TIM8_CCMR1_Output_OC2M </item>
//    <item> SFDITEM_FIELD__TIM8_CCMR1_Output_OC2PE </item>
//    <item> SFDITEM_FIELD__TIM8_CCMR1_Output_OC2FE </item>
//    <item> SFDITEM_FIELD__TIM8_CCMR1_Output_CC2S </item>
//    <item> SFDITEM_FIELD__TIM8_CCMR1_Output_OC1CE </item>
//    <item> SFDITEM_FIELD__TIM8_CCMR1_Output_OC1M </item>
//    <item> SFDITEM_FIELD__TIM8_CCMR1_Output_OC1PE </item>
//    <item> SFDITEM_FIELD__TIM8_CCMR1_Output_OC1FE </item>
//    <item> SFDITEM_FIELD__TIM8_CCMR1_Output_CC1S </item>
//  </rtree>
//  


// -------------------------  Register Item Address: TIM8_CCMR1_Input  ----------------------------
// SVD Line: 12397

unsigned int TIM8_CCMR1_Input __AT (0x40010418);



// ----------------------------  Field Item: TIM8_CCMR1_Input_IC2F  -------------------------------
// SVD Line: 12408

//  <item> SFDITEM_FIELD__TIM8_CCMR1_Input_IC2F
//    <name> IC2F </name>
//    <rw> 
//    <i> [Bits 15..12] RW (@ 0x40010418) Input capture 2 filter </i>
//    <edit> 
//      <loc> ( (unsigned char)((TIM8_CCMR1_Input >> 12) & 0xF), ((TIM8_CCMR1_Input = (TIM8_CCMR1_Input & ~(0xFUL << 12 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 12 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Field Item: TIM8_CCMR1_Input_IC2PCS  ------------------------------
// SVD Line: 12414

//  <item> SFDITEM_FIELD__TIM8_CCMR1_Input_IC2PCS
//    <name> IC2PCS </name>
//    <rw> 
//    <i> [Bits 11..10] RW (@ 0x40010418) Input capture 2 prescaler </i>
//    <edit> 
//      <loc> ( (unsigned char)((TIM8_CCMR1_Input >> 10) & 0x3), ((TIM8_CCMR1_Input = (TIM8_CCMR1_Input & ~(0x3UL << 10 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 10 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Field Item: TIM8_CCMR1_Input_CC2S  -------------------------------
// SVD Line: 12420

//  <item> SFDITEM_FIELD__TIM8_CCMR1_Input_CC2S
//    <name> CC2S </name>
//    <rw> 
//    <i> [Bits 9..8] RW (@ 0x40010418) Capture/Compare 2  selection </i>
//    <edit> 
//      <loc> ( (unsigned char)((TIM8_CCMR1_Input >> 8) & 0x3), ((TIM8_CCMR1_Input = (TIM8_CCMR1_Input & ~(0x3UL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Field Item: TIM8_CCMR1_Input_IC1F  -------------------------------
// SVD Line: 12427

//  <item> SFDITEM_FIELD__TIM8_CCMR1_Input_IC1F
//    <name> IC1F </name>
//    <rw> 
//    <i> [Bits 7..4] RW (@ 0x40010418) Input capture 1 filter </i>
//    <edit> 
//      <loc> ( (unsigned char)((TIM8_CCMR1_Input >> 4) & 0xF), ((TIM8_CCMR1_Input = (TIM8_CCMR1_Input & ~(0xFUL << 4 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 4 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Field Item: TIM8_CCMR1_Input_ICPCS  -------------------------------
// SVD Line: 12433

//  <item> SFDITEM_FIELD__TIM8_CCMR1_Input_ICPCS
//    <name> ICPCS </name>
//    <rw> 
//    <i> [Bits 3..2] RW (@ 0x40010418) Input capture 1 prescaler </i>
//    <edit> 
//      <loc> ( (unsigned char)((TIM8_CCMR1_Input >> 2) & 0x3), ((TIM8_CCMR1_Input = (TIM8_CCMR1_Input & ~(0x3UL << 2 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 2 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Field Item: TIM8_CCMR1_Input_CC1S  -------------------------------
// SVD Line: 12439

//  <item> SFDITEM_FIELD__TIM8_CCMR1_Input_CC1S
//    <name> CC1S </name>
//    <rw> 
//    <i> [Bits 1..0] RW (@ 0x40010418) Capture/Compare 1  selection </i>
//    <edit> 
//      <loc> ( (unsigned char)((TIM8_CCMR1_Input >> 0) & 0x3), ((TIM8_CCMR1_Input = (TIM8_CCMR1_Input & ~(0x3UL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Register RTree: TIM8_CCMR1_Input  --------------------------------
// SVD Line: 12397

//  <rtree> SFDITEM_REG__TIM8_CCMR1_Input
//    <name> CCMR1_Input </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40010418) capture/compare mode register 1 (input  mode) </i>
//    <loc> ( (unsigned int)((TIM8_CCMR1_Input >> 0) & 0xFFFFFFFF), ((TIM8_CCMR1_Input = (TIM8_CCMR1_Input & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__TIM8_CCMR1_Input_IC2F </item>
//    <item> SFDITEM_FIELD__TIM8_CCMR1_Input_IC2PCS </item>
//    <item> SFDITEM_FIELD__TIM8_CCMR1_Input_CC2S </item>
//    <item> SFDITEM_FIELD__TIM8_CCMR1_Input_IC1F </item>
//    <item> SFDITEM_FIELD__TIM8_CCMR1_Input_ICPCS </item>
//    <item> SFDITEM_FIELD__TIM8_CCMR1_Input_CC1S </item>
//  </rtree>
//  


// ------------------------  Register Item Address: TIM8_CCMR2_Output  ----------------------------
// SVD Line: 12448

unsigned int TIM8_CCMR2_Output __AT (0x4001041C);



// ---------------------------  Field Item: TIM8_CCMR2_Output_OC4CE  ------------------------------
// SVD Line: 12458

//  <item> SFDITEM_FIELD__TIM8_CCMR2_Output_OC4CE
//    <name> OC4CE </name>
//    <rw> 
//    <i> [Bit 15] RW (@ 0x4001041C) Output compare 4 clear  enable </i>
//    <check> 
//      <loc> ( (unsigned int) TIM8_CCMR2_Output ) </loc>
//      <o.15..15> OC4CE
//    </check>
//  </item>
//  


// ---------------------------  Field Item: TIM8_CCMR2_Output_OC4M  -------------------------------
// SVD Line: 12465

//  <item> SFDITEM_FIELD__TIM8_CCMR2_Output_OC4M
//    <name> OC4M </name>
//    <rw> 
//    <i> [Bits 14..12] RW (@ 0x4001041C) Output compare 4 mode </i>
//    <edit> 
//      <loc> ( (unsigned char)((TIM8_CCMR2_Output >> 12) & 0x7), ((TIM8_CCMR2_Output = (TIM8_CCMR2_Output & ~(0x7UL << 12 )) | ((unsigned long)(Gui_u8:GuiVal & 0x7) << 12 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Field Item: TIM8_CCMR2_Output_OC4PE  ------------------------------
// SVD Line: 12471

//  <item> SFDITEM_FIELD__TIM8_CCMR2_Output_OC4PE
//    <name> OC4PE </name>
//    <rw> 
//    <i> [Bit 11] RW (@ 0x4001041C) Output compare 4 preload  enable </i>
//    <check> 
//      <loc> ( (unsigned int) TIM8_CCMR2_Output ) </loc>
//      <o.11..11> OC4PE
//    </check>
//  </item>
//  


// ---------------------------  Field Item: TIM8_CCMR2_Output_OC4FE  ------------------------------
// SVD Line: 12478

//  <item> SFDITEM_FIELD__TIM8_CCMR2_Output_OC4FE
//    <name> OC4FE </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x4001041C) Output compare 4 fast  enable </i>
//    <check> 
//      <loc> ( (unsigned int) TIM8_CCMR2_Output ) </loc>
//      <o.10..10> OC4FE
//    </check>
//  </item>
//  


// ---------------------------  Field Item: TIM8_CCMR2_Output_CC4S  -------------------------------
// SVD Line: 12485

//  <item> SFDITEM_FIELD__TIM8_CCMR2_Output_CC4S
//    <name> CC4S </name>
//    <rw> 
//    <i> [Bits 9..8] RW (@ 0x4001041C) Capture/Compare 4  selection </i>
//    <edit> 
//      <loc> ( (unsigned char)((TIM8_CCMR2_Output >> 8) & 0x3), ((TIM8_CCMR2_Output = (TIM8_CCMR2_Output & ~(0x3UL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Field Item: TIM8_CCMR2_Output_OC3CE  ------------------------------
// SVD Line: 12492

//  <item> SFDITEM_FIELD__TIM8_CCMR2_Output_OC3CE
//    <name> OC3CE </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x4001041C) Output compare 3 clear  enable </i>
//    <check> 
//      <loc> ( (unsigned int) TIM8_CCMR2_Output ) </loc>
//      <o.7..7> OC3CE
//    </check>
//  </item>
//  


// ---------------------------  Field Item: TIM8_CCMR2_Output_OC3M  -------------------------------
// SVD Line: 12499

//  <item> SFDITEM_FIELD__TIM8_CCMR2_Output_OC3M
//    <name> OC3M </name>
//    <rw> 
//    <i> [Bits 6..4] RW (@ 0x4001041C) Output compare 3 mode </i>
//    <edit> 
//      <loc> ( (unsigned char)((TIM8_CCMR2_Output >> 4) & 0x7), ((TIM8_CCMR2_Output = (TIM8_CCMR2_Output & ~(0x7UL << 4 )) | ((unsigned long)(Gui_u8:GuiVal & 0x7) << 4 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Field Item: TIM8_CCMR2_Output_OC3PE  ------------------------------
// SVD Line: 12505

//  <item> SFDITEM_FIELD__TIM8_CCMR2_Output_OC3PE
//    <name> OC3PE </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x4001041C) Output compare 3 preload  enable </i>
//    <check> 
//      <loc> ( (unsigned int) TIM8_CCMR2_Output ) </loc>
//      <o.3..3> OC3PE
//    </check>
//  </item>
//  


// ---------------------------  Field Item: TIM8_CCMR2_Output_OC3FE  ------------------------------
// SVD Line: 12512

//  <item> SFDITEM_FIELD__TIM8_CCMR2_Output_OC3FE
//    <name> OC3FE </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x4001041C) Output compare 3 fast  enable </i>
//    <check> 
//      <loc> ( (unsigned int) TIM8_CCMR2_Output ) </loc>
//      <o.2..2> OC3FE
//    </check>
//  </item>
//  


// ---------------------------  Field Item: TIM8_CCMR2_Output_CC3S  -------------------------------
// SVD Line: 12519

//  <item> SFDITEM_FIELD__TIM8_CCMR2_Output_CC3S
//    <name> CC3S </name>
//    <rw> 
//    <i> [Bits 1..0] RW (@ 0x4001041C) Capture/Compare 3  selection </i>
//    <edit> 
//      <loc> ( (unsigned char)((TIM8_CCMR2_Output >> 0) & 0x3), ((TIM8_CCMR2_Output = (TIM8_CCMR2_Output & ~(0x3UL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Register RTree: TIM8_CCMR2_Output  -------------------------------
// SVD Line: 12448

//  <rtree> SFDITEM_REG__TIM8_CCMR2_Output
//    <name> CCMR2_Output </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4001041C) capture/compare mode register 2 (output  mode) </i>
//    <loc> ( (unsigned int)((TIM8_CCMR2_Output >> 0) & 0xFFFFFFFF), ((TIM8_CCMR2_Output = (TIM8_CCMR2_Output & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__TIM8_CCMR2_Output_OC4CE </item>
//    <item> SFDITEM_FIELD__TIM8_CCMR2_Output_OC4M </item>
//    <item> SFDITEM_FIELD__TIM8_CCMR2_Output_OC4PE </item>
//    <item> SFDITEM_FIELD__TIM8_CCMR2_Output_OC4FE </item>
//    <item> SFDITEM_FIELD__TIM8_CCMR2_Output_CC4S </item>
//    <item> SFDITEM_FIELD__TIM8_CCMR2_Output_OC3CE </item>
//    <item> SFDITEM_FIELD__TIM8_CCMR2_Output_OC3M </item>
//    <item> SFDITEM_FIELD__TIM8_CCMR2_Output_OC3PE </item>
//    <item> SFDITEM_FIELD__TIM8_CCMR2_Output_OC3FE </item>
//    <item> SFDITEM_FIELD__TIM8_CCMR2_Output_CC3S </item>
//  </rtree>
//  


// -------------------------  Register Item Address: TIM8_CCMR2_Input  ----------------------------
// SVD Line: 12528

unsigned int TIM8_CCMR2_Input __AT (0x4001041C);



// ----------------------------  Field Item: TIM8_CCMR2_Input_IC4F  -------------------------------
// SVD Line: 12539

//  <item> SFDITEM_FIELD__TIM8_CCMR2_Input_IC4F
//    <name> IC4F </name>
//    <rw> 
//    <i> [Bits 15..12] RW (@ 0x4001041C) Input capture 4 filter </i>
//    <edit> 
//      <loc> ( (unsigned char)((TIM8_CCMR2_Input >> 12) & 0xF), ((TIM8_CCMR2_Input = (TIM8_CCMR2_Input & ~(0xFUL << 12 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 12 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Field Item: TIM8_CCMR2_Input_IC4PSC  ------------------------------
// SVD Line: 12545

//  <item> SFDITEM_FIELD__TIM8_CCMR2_Input_IC4PSC
//    <name> IC4PSC </name>
//    <rw> 
//    <i> [Bits 11..10] RW (@ 0x4001041C) Input capture 4 prescaler </i>
//    <edit> 
//      <loc> ( (unsigned char)((TIM8_CCMR2_Input >> 10) & 0x3), ((TIM8_CCMR2_Input = (TIM8_CCMR2_Input & ~(0x3UL << 10 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 10 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Field Item: TIM8_CCMR2_Input_CC4S  -------------------------------
// SVD Line: 12551

//  <item> SFDITEM_FIELD__TIM8_CCMR2_Input_CC4S
//    <name> CC4S </name>
//    <rw> 
//    <i> [Bits 9..8] RW (@ 0x4001041C) Capture/Compare 4  selection </i>
//    <edit> 
//      <loc> ( (unsigned char)((TIM8_CCMR2_Input >> 8) & 0x3), ((TIM8_CCMR2_Input = (TIM8_CCMR2_Input & ~(0x3UL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Field Item: TIM8_CCMR2_Input_IC3F  -------------------------------
// SVD Line: 12558

//  <item> SFDITEM_FIELD__TIM8_CCMR2_Input_IC3F
//    <name> IC3F </name>
//    <rw> 
//    <i> [Bits 7..4] RW (@ 0x4001041C) Input capture 3 filter </i>
//    <edit> 
//      <loc> ( (unsigned char)((TIM8_CCMR2_Input >> 4) & 0xF), ((TIM8_CCMR2_Input = (TIM8_CCMR2_Input & ~(0xFUL << 4 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 4 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Field Item: TIM8_CCMR2_Input_IC3PSC  ------------------------------
// SVD Line: 12564

//  <item> SFDITEM_FIELD__TIM8_CCMR2_Input_IC3PSC
//    <name> IC3PSC </name>
//    <rw> 
//    <i> [Bits 3..2] RW (@ 0x4001041C) Input capture 3 prescaler </i>
//    <edit> 
//      <loc> ( (unsigned char)((TIM8_CCMR2_Input >> 2) & 0x3), ((TIM8_CCMR2_Input = (TIM8_CCMR2_Input & ~(0x3UL << 2 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 2 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Field Item: TIM8_CCMR2_Input_CC3S  -------------------------------
// SVD Line: 12570

//  <item> SFDITEM_FIELD__TIM8_CCMR2_Input_CC3S
//    <name> CC3S </name>
//    <rw> 
//    <i> [Bits 1..0] RW (@ 0x4001041C) Capture/compare 3  selection </i>
//    <edit> 
//      <loc> ( (unsigned char)((TIM8_CCMR2_Input >> 0) & 0x3), ((TIM8_CCMR2_Input = (TIM8_CCMR2_Input & ~(0x3UL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Register RTree: TIM8_CCMR2_Input  --------------------------------
// SVD Line: 12528

//  <rtree> SFDITEM_REG__TIM8_CCMR2_Input
//    <name> CCMR2_Input </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4001041C) capture/compare mode register 2 (input  mode) </i>
//    <loc> ( (unsigned int)((TIM8_CCMR2_Input >> 0) & 0xFFFFFFFF), ((TIM8_CCMR2_Input = (TIM8_CCMR2_Input & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__TIM8_CCMR2_Input_IC4F </item>
//    <item> SFDITEM_FIELD__TIM8_CCMR2_Input_IC4PSC </item>
//    <item> SFDITEM_FIELD__TIM8_CCMR2_Input_CC4S </item>
//    <item> SFDITEM_FIELD__TIM8_CCMR2_Input_IC3F </item>
//    <item> SFDITEM_FIELD__TIM8_CCMR2_Input_IC3PSC </item>
//    <item> SFDITEM_FIELD__TIM8_CCMR2_Input_CC3S </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: TIM8_CCER  --------------------------------
// SVD Line: 12579

unsigned int TIM8_CCER __AT (0x40010420);



// -------------------------------  Field Item: TIM8_CCER_CC4P  -----------------------------------
// SVD Line: 12589

//  <item> SFDITEM_FIELD__TIM8_CCER_CC4P
//    <name> CC4P </name>
//    <rw> 
//    <i> [Bit 13] RW (@ 0x40010420) Capture/Compare 3 output  Polarity </i>
//    <check> 
//      <loc> ( (unsigned int) TIM8_CCER ) </loc>
//      <o.13..13> CC4P
//    </check>
//  </item>
//  


// -------------------------------  Field Item: TIM8_CCER_CC4E  -----------------------------------
// SVD Line: 12596

//  <item> SFDITEM_FIELD__TIM8_CCER_CC4E
//    <name> CC4E </name>
//    <rw> 
//    <i> [Bit 12] RW (@ 0x40010420) Capture/Compare 4 output  enable </i>
//    <check> 
//      <loc> ( (unsigned int) TIM8_CCER ) </loc>
//      <o.12..12> CC4E
//    </check>
//  </item>
//  


// -------------------------------  Field Item: TIM8_CCER_CC3NP  ----------------------------------
// SVD Line: 12603

//  <item> SFDITEM_FIELD__TIM8_CCER_CC3NP
//    <name> CC3NP </name>
//    <rw> 
//    <i> [Bit 11] RW (@ 0x40010420) Capture/Compare 3 output  Polarity </i>
//    <check> 
//      <loc> ( (unsigned int) TIM8_CCER ) </loc>
//      <o.11..11> CC3NP
//    </check>
//  </item>
//  


// -------------------------------  Field Item: TIM8_CCER_CC3NE  ----------------------------------
// SVD Line: 12610

//  <item> SFDITEM_FIELD__TIM8_CCER_CC3NE
//    <name> CC3NE </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x40010420) Capture/Compare 3 complementary output  enable </i>
//    <check> 
//      <loc> ( (unsigned int) TIM8_CCER ) </loc>
//      <o.10..10> CC3NE
//    </check>
//  </item>
//  


// -------------------------------  Field Item: TIM8_CCER_CC3P  -----------------------------------
// SVD Line: 12617

//  <item> SFDITEM_FIELD__TIM8_CCER_CC3P
//    <name> CC3P </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x40010420) Capture/Compare 3 output  Polarity </i>
//    <check> 
//      <loc> ( (unsigned int) TIM8_CCER ) </loc>
//      <o.9..9> CC3P
//    </check>
//  </item>
//  


// -------------------------------  Field Item: TIM8_CCER_CC3E  -----------------------------------
// SVD Line: 12624

//  <item> SFDITEM_FIELD__TIM8_CCER_CC3E
//    <name> CC3E </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x40010420) Capture/Compare 3 output  enable </i>
//    <check> 
//      <loc> ( (unsigned int) TIM8_CCER ) </loc>
//      <o.8..8> CC3E
//    </check>
//  </item>
//  


// -------------------------------  Field Item: TIM8_CCER_CC2NP  ----------------------------------
// SVD Line: 12631

//  <item> SFDITEM_FIELD__TIM8_CCER_CC2NP
//    <name> CC2NP </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x40010420) Capture/Compare 2 output  Polarity </i>
//    <check> 
//      <loc> ( (unsigned int) TIM8_CCER ) </loc>
//      <o.7..7> CC2NP
//    </check>
//  </item>
//  


// -------------------------------  Field Item: TIM8_CCER_CC2NE  ----------------------------------
// SVD Line: 12638

//  <item> SFDITEM_FIELD__TIM8_CCER_CC2NE
//    <name> CC2NE </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x40010420) Capture/Compare 2 complementary output  enable </i>
//    <check> 
//      <loc> ( (unsigned int) TIM8_CCER ) </loc>
//      <o.6..6> CC2NE
//    </check>
//  </item>
//  


// -------------------------------  Field Item: TIM8_CCER_CC2P  -----------------------------------
// SVD Line: 12645

//  <item> SFDITEM_FIELD__TIM8_CCER_CC2P
//    <name> CC2P </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x40010420) Capture/Compare 2 output  Polarity </i>
//    <check> 
//      <loc> ( (unsigned int) TIM8_CCER ) </loc>
//      <o.5..5> CC2P
//    </check>
//  </item>
//  


// -------------------------------  Field Item: TIM8_CCER_CC2E  -----------------------------------
// SVD Line: 12652

//  <item> SFDITEM_FIELD__TIM8_CCER_CC2E
//    <name> CC2E </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x40010420) Capture/Compare 2 output  enable </i>
//    <check> 
//      <loc> ( (unsigned int) TIM8_CCER ) </loc>
//      <o.4..4> CC2E
//    </check>
//  </item>
//  


// -------------------------------  Field Item: TIM8_CCER_CC1NP  ----------------------------------
// SVD Line: 12659

//  <item> SFDITEM_FIELD__TIM8_CCER_CC1NP
//    <name> CC1NP </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x40010420) Capture/Compare 1 output  Polarity </i>
//    <check> 
//      <loc> ( (unsigned int) TIM8_CCER ) </loc>
//      <o.3..3> CC1NP
//    </check>
//  </item>
//  


// -------------------------------  Field Item: TIM8_CCER_CC1NE  ----------------------------------
// SVD Line: 12666

//  <item> SFDITEM_FIELD__TIM8_CCER_CC1NE
//    <name> CC1NE </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x40010420) Capture/Compare 1 complementary output  enable </i>
//    <check> 
//      <loc> ( (unsigned int) TIM8_CCER ) </loc>
//      <o.2..2> CC1NE
//    </check>
//  </item>
//  


// -------------------------------  Field Item: TIM8_CCER_CC1P  -----------------------------------
// SVD Line: 12673

//  <item> SFDITEM_FIELD__TIM8_CCER_CC1P
//    <name> CC1P </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x40010420) Capture/Compare 1 output  Polarity </i>
//    <check> 
//      <loc> ( (unsigned int) TIM8_CCER ) </loc>
//      <o.1..1> CC1P
//    </check>
//  </item>
//  


// -------------------------------  Field Item: TIM8_CCER_CC1E  -----------------------------------
// SVD Line: 12680

//  <item> SFDITEM_FIELD__TIM8_CCER_CC1E
//    <name> CC1E </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40010420) Capture/Compare 1 output  enable </i>
//    <check> 
//      <loc> ( (unsigned int) TIM8_CCER ) </loc>
//      <o.0..0> CC1E
//    </check>
//  </item>
//  


// --------------------------------  Register RTree: TIM8_CCER  -----------------------------------
// SVD Line: 12579

//  <rtree> SFDITEM_REG__TIM8_CCER
//    <name> CCER </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40010420) capture/compare enable  register </i>
//    <loc> ( (unsigned int)((TIM8_CCER >> 0) & 0xFFFFFFFF), ((TIM8_CCER = (TIM8_CCER & ~(0x3FFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x3FFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__TIM8_CCER_CC4P </item>
//    <item> SFDITEM_FIELD__TIM8_CCER_CC4E </item>
//    <item> SFDITEM_FIELD__TIM8_CCER_CC3NP </item>
//    <item> SFDITEM_FIELD__TIM8_CCER_CC3NE </item>
//    <item> SFDITEM_FIELD__TIM8_CCER_CC3P </item>
//    <item> SFDITEM_FIELD__TIM8_CCER_CC3E </item>
//    <item> SFDITEM_FIELD__TIM8_CCER_CC2NP </item>
//    <item> SFDITEM_FIELD__TIM8_CCER_CC2NE </item>
//    <item> SFDITEM_FIELD__TIM8_CCER_CC2P </item>
//    <item> SFDITEM_FIELD__TIM8_CCER_CC2E </item>
//    <item> SFDITEM_FIELD__TIM8_CCER_CC1NP </item>
//    <item> SFDITEM_FIELD__TIM8_CCER_CC1NE </item>
//    <item> SFDITEM_FIELD__TIM8_CCER_CC1P </item>
//    <item> SFDITEM_FIELD__TIM8_CCER_CC1E </item>
//  </rtree>
//  


// -----------------------------  Register Item Address: TIM8_CNT  --------------------------------
// SVD Line: 12689

unsigned int TIM8_CNT __AT (0x40010424);



// --------------------------------  Field Item: TIM8_CNT_CNT  ------------------------------------
// SVD Line: 12698

//  <item> SFDITEM_FIELD__TIM8_CNT_CNT
//    <name> CNT </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x40010424) counter value </i>
//    <edit> 
//      <loc> ( (unsigned short)((TIM8_CNT >> 0) & 0xFFFF), ((TIM8_CNT = (TIM8_CNT & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Register RTree: TIM8_CNT  ------------------------------------
// SVD Line: 12689

//  <rtree> SFDITEM_REG__TIM8_CNT
//    <name> CNT </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40010424) counter </i>
//    <loc> ( (unsigned int)((TIM8_CNT >> 0) & 0xFFFFFFFF), ((TIM8_CNT = (TIM8_CNT & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__TIM8_CNT_CNT </item>
//  </rtree>
//  


// -----------------------------  Register Item Address: TIM8_PSC  --------------------------------
// SVD Line: 12706

unsigned int TIM8_PSC __AT (0x40010428);



// --------------------------------  Field Item: TIM8_PSC_PSC  ------------------------------------
// SVD Line: 12715

//  <item> SFDITEM_FIELD__TIM8_PSC_PSC
//    <name> PSC </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x40010428) Prescaler value </i>
//    <edit> 
//      <loc> ( (unsigned short)((TIM8_PSC >> 0) & 0xFFFF), ((TIM8_PSC = (TIM8_PSC & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Register RTree: TIM8_PSC  ------------------------------------
// SVD Line: 12706

//  <rtree> SFDITEM_REG__TIM8_PSC
//    <name> PSC </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40010428) prescaler </i>
//    <loc> ( (unsigned int)((TIM8_PSC >> 0) & 0xFFFFFFFF), ((TIM8_PSC = (TIM8_PSC & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__TIM8_PSC_PSC </item>
//  </rtree>
//  


// -----------------------------  Register Item Address: TIM8_ARR  --------------------------------
// SVD Line: 12723

unsigned int TIM8_ARR __AT (0x4001042C);



// --------------------------------  Field Item: TIM8_ARR_ARR  ------------------------------------
// SVD Line: 12732

//  <item> SFDITEM_FIELD__TIM8_ARR_ARR
//    <name> ARR </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x4001042C) Auto-reload value </i>
//    <edit> 
//      <loc> ( (unsigned short)((TIM8_ARR >> 0) & 0xFFFF), ((TIM8_ARR = (TIM8_ARR & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Register RTree: TIM8_ARR  ------------------------------------
// SVD Line: 12723

//  <rtree> SFDITEM_REG__TIM8_ARR
//    <name> ARR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4001042C) auto-reload register </i>
//    <loc> ( (unsigned int)((TIM8_ARR >> 0) & 0xFFFFFFFF), ((TIM8_ARR = (TIM8_ARR & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__TIM8_ARR_ARR </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: TIM8_CCR1  --------------------------------
// SVD Line: 12740

unsigned int TIM8_CCR1 __AT (0x40010434);



// -------------------------------  Field Item: TIM8_CCR1_CCR1  -----------------------------------
// SVD Line: 12749

//  <item> SFDITEM_FIELD__TIM8_CCR1_CCR1
//    <name> CCR1 </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x40010434) Capture/Compare 1 value </i>
//    <edit> 
//      <loc> ( (unsigned short)((TIM8_CCR1 >> 0) & 0xFFFF), ((TIM8_CCR1 = (TIM8_CCR1 & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Register RTree: TIM8_CCR1  -----------------------------------
// SVD Line: 12740

//  <rtree> SFDITEM_REG__TIM8_CCR1
//    <name> CCR1 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40010434) capture/compare register 1 </i>
//    <loc> ( (unsigned int)((TIM8_CCR1 >> 0) & 0xFFFFFFFF), ((TIM8_CCR1 = (TIM8_CCR1 & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__TIM8_CCR1_CCR1 </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: TIM8_CCR2  --------------------------------
// SVD Line: 12757

unsigned int TIM8_CCR2 __AT (0x40010438);



// -------------------------------  Field Item: TIM8_CCR2_CCR2  -----------------------------------
// SVD Line: 12766

//  <item> SFDITEM_FIELD__TIM8_CCR2_CCR2
//    <name> CCR2 </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x40010438) Capture/Compare 2 value </i>
//    <edit> 
//      <loc> ( (unsigned short)((TIM8_CCR2 >> 0) & 0xFFFF), ((TIM8_CCR2 = (TIM8_CCR2 & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Register RTree: TIM8_CCR2  -----------------------------------
// SVD Line: 12757

//  <rtree> SFDITEM_REG__TIM8_CCR2
//    <name> CCR2 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40010438) capture/compare register 2 </i>
//    <loc> ( (unsigned int)((TIM8_CCR2 >> 0) & 0xFFFFFFFF), ((TIM8_CCR2 = (TIM8_CCR2 & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__TIM8_CCR2_CCR2 </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: TIM8_CCR3  --------------------------------
// SVD Line: 12774

unsigned int TIM8_CCR3 __AT (0x4001043C);



// -------------------------------  Field Item: TIM8_CCR3_CCR3  -----------------------------------
// SVD Line: 12783

//  <item> SFDITEM_FIELD__TIM8_CCR3_CCR3
//    <name> CCR3 </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x4001043C) Capture/Compare value </i>
//    <edit> 
//      <loc> ( (unsigned short)((TIM8_CCR3 >> 0) & 0xFFFF), ((TIM8_CCR3 = (TIM8_CCR3 & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Register RTree: TIM8_CCR3  -----------------------------------
// SVD Line: 12774

//  <rtree> SFDITEM_REG__TIM8_CCR3
//    <name> CCR3 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4001043C) capture/compare register 3 </i>
//    <loc> ( (unsigned int)((TIM8_CCR3 >> 0) & 0xFFFFFFFF), ((TIM8_CCR3 = (TIM8_CCR3 & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__TIM8_CCR3_CCR3 </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: TIM8_CCR4  --------------------------------
// SVD Line: 12791

unsigned int TIM8_CCR4 __AT (0x40010440);



// -------------------------------  Field Item: TIM8_CCR4_CCR4  -----------------------------------
// SVD Line: 12800

//  <item> SFDITEM_FIELD__TIM8_CCR4_CCR4
//    <name> CCR4 </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x40010440) Capture/Compare value </i>
//    <edit> 
//      <loc> ( (unsigned short)((TIM8_CCR4 >> 0) & 0xFFFF), ((TIM8_CCR4 = (TIM8_CCR4 & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Register RTree: TIM8_CCR4  -----------------------------------
// SVD Line: 12791

//  <rtree> SFDITEM_REG__TIM8_CCR4
//    <name> CCR4 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40010440) capture/compare register 4 </i>
//    <loc> ( (unsigned int)((TIM8_CCR4 >> 0) & 0xFFFFFFFF), ((TIM8_CCR4 = (TIM8_CCR4 & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__TIM8_CCR4_CCR4 </item>
//  </rtree>
//  


// -----------------------------  Register Item Address: TIM8_DCR  --------------------------------
// SVD Line: 12808

unsigned int TIM8_DCR __AT (0x40010448);



// --------------------------------  Field Item: TIM8_DCR_DBL  ------------------------------------
// SVD Line: 12817

//  <item> SFDITEM_FIELD__TIM8_DCR_DBL
//    <name> DBL </name>
//    <rw> 
//    <i> [Bits 12..8] RW (@ 0x40010448) DMA burst length </i>
//    <edit> 
//      <loc> ( (unsigned char)((TIM8_DCR >> 8) & 0x1F), ((TIM8_DCR = (TIM8_DCR & ~(0x1FUL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0x1F) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Field Item: TIM8_DCR_DBA  ------------------------------------
// SVD Line: 12823

//  <item> SFDITEM_FIELD__TIM8_DCR_DBA
//    <name> DBA </name>
//    <rw> 
//    <i> [Bits 4..0] RW (@ 0x40010448) DMA base address </i>
//    <edit> 
//      <loc> ( (unsigned char)((TIM8_DCR >> 0) & 0x1F), ((TIM8_DCR = (TIM8_DCR & ~(0x1FUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0x1F) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Register RTree: TIM8_DCR  ------------------------------------
// SVD Line: 12808

//  <rtree> SFDITEM_REG__TIM8_DCR
//    <name> DCR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40010448) DMA control register </i>
//    <loc> ( (unsigned int)((TIM8_DCR >> 0) & 0xFFFFFFFF), ((TIM8_DCR = (TIM8_DCR & ~(0x1F1FUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1F1F) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__TIM8_DCR_DBL </item>
//    <item> SFDITEM_FIELD__TIM8_DCR_DBA </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: TIM8_DMAR  --------------------------------
// SVD Line: 12831

unsigned int TIM8_DMAR __AT (0x4001044C);



// -------------------------------  Field Item: TIM8_DMAR_DMAB  -----------------------------------
// SVD Line: 12840

//  <item> SFDITEM_FIELD__TIM8_DMAR_DMAB
//    <name> DMAB </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x4001044C) DMA register for burst  accesses </i>
//    <edit> 
//      <loc> ( (unsigned short)((TIM8_DMAR >> 0) & 0xFFFF), ((TIM8_DMAR = (TIM8_DMAR & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Register RTree: TIM8_DMAR  -----------------------------------
// SVD Line: 12831

//  <rtree> SFDITEM_REG__TIM8_DMAR
//    <name> DMAR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4001044C) DMA address for full transfer </i>
//    <loc> ( (unsigned int)((TIM8_DMAR >> 0) & 0xFFFFFFFF), ((TIM8_DMAR = (TIM8_DMAR & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__TIM8_DMAR_DMAB </item>
//  </rtree>
//  


// -----------------------------  Register Item Address: TIM8_RCR  --------------------------------
// SVD Line: 12849

unsigned int TIM8_RCR __AT (0x40010430);



// --------------------------------  Field Item: TIM8_RCR_REP  ------------------------------------
// SVD Line: 12858

//  <item> SFDITEM_FIELD__TIM8_RCR_REP
//    <name> REP </name>
//    <rw> 
//    <i> [Bits 7..0] RW (@ 0x40010430) Repetition counter value </i>
//    <edit> 
//      <loc> ( (unsigned char)((TIM8_RCR >> 0) & 0xFF), ((TIM8_RCR = (TIM8_RCR & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Register RTree: TIM8_RCR  ------------------------------------
// SVD Line: 12849

//  <rtree> SFDITEM_REG__TIM8_RCR
//    <name> RCR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40010430) repetition counter register </i>
//    <loc> ( (unsigned int)((TIM8_RCR >> 0) & 0xFFFFFFFF), ((TIM8_RCR = (TIM8_RCR & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__TIM8_RCR_REP </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: TIM8_BDTR  --------------------------------
// SVD Line: 12866

unsigned int TIM8_BDTR __AT (0x40010444);



// --------------------------------  Field Item: TIM8_BDTR_MOE  -----------------------------------
// SVD Line: 12875

//  <item> SFDITEM_FIELD__TIM8_BDTR_MOE
//    <name> MOE </name>
//    <rw> 
//    <i> [Bit 15] RW (@ 0x40010444) Main output enable </i>
//    <check> 
//      <loc> ( (unsigned int) TIM8_BDTR ) </loc>
//      <o.15..15> MOE
//    </check>
//  </item>
//  


// --------------------------------  Field Item: TIM8_BDTR_AOE  -----------------------------------
// SVD Line: 12881

//  <item> SFDITEM_FIELD__TIM8_BDTR_AOE
//    <name> AOE </name>
//    <rw> 
//    <i> [Bit 14] RW (@ 0x40010444) Automatic output enable </i>
//    <check> 
//      <loc> ( (unsigned int) TIM8_BDTR ) </loc>
//      <o.14..14> AOE
//    </check>
//  </item>
//  


// --------------------------------  Field Item: TIM8_BDTR_BKP  -----------------------------------
// SVD Line: 12887

//  <item> SFDITEM_FIELD__TIM8_BDTR_BKP
//    <name> BKP </name>
//    <rw> 
//    <i> [Bit 13] RW (@ 0x40010444) Break polarity </i>
//    <check> 
//      <loc> ( (unsigned int) TIM8_BDTR ) </loc>
//      <o.13..13> BKP
//    </check>
//  </item>
//  


// --------------------------------  Field Item: TIM8_BDTR_BKE  -----------------------------------
// SVD Line: 12893

//  <item> SFDITEM_FIELD__TIM8_BDTR_BKE
//    <name> BKE </name>
//    <rw> 
//    <i> [Bit 12] RW (@ 0x40010444) Break enable </i>
//    <check> 
//      <loc> ( (unsigned int) TIM8_BDTR ) </loc>
//      <o.12..12> BKE
//    </check>
//  </item>
//  


// -------------------------------  Field Item: TIM8_BDTR_OSSR  -----------------------------------
// SVD Line: 12899

//  <item> SFDITEM_FIELD__TIM8_BDTR_OSSR
//    <name> OSSR </name>
//    <rw> 
//    <i> [Bit 11] RW (@ 0x40010444) Off-state selection for Run  mode </i>
//    <check> 
//      <loc> ( (unsigned int) TIM8_BDTR ) </loc>
//      <o.11..11> OSSR
//    </check>
//  </item>
//  


// -------------------------------  Field Item: TIM8_BDTR_OSSI  -----------------------------------
// SVD Line: 12906

//  <item> SFDITEM_FIELD__TIM8_BDTR_OSSI
//    <name> OSSI </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x40010444) Off-state selection for Idle  mode </i>
//    <check> 
//      <loc> ( (unsigned int) TIM8_BDTR ) </loc>
//      <o.10..10> OSSI
//    </check>
//  </item>
//  


// -------------------------------  Field Item: TIM8_BDTR_LOCK  -----------------------------------
// SVD Line: 12913

//  <item> SFDITEM_FIELD__TIM8_BDTR_LOCK
//    <name> LOCK </name>
//    <rw> 
//    <i> [Bits 9..8] RW (@ 0x40010444) Lock configuration </i>
//    <edit> 
//      <loc> ( (unsigned char)((TIM8_BDTR >> 8) & 0x3), ((TIM8_BDTR = (TIM8_BDTR & ~(0x3UL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Field Item: TIM8_BDTR_DTG  -----------------------------------
// SVD Line: 12919

//  <item> SFDITEM_FIELD__TIM8_BDTR_DTG
//    <name> DTG </name>
//    <rw> 
//    <i> [Bits 7..0] RW (@ 0x40010444) Dead-time generator setup </i>
//    <edit> 
//      <loc> ( (unsigned char)((TIM8_BDTR >> 0) & 0xFF), ((TIM8_BDTR = (TIM8_BDTR & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Register RTree: TIM8_BDTR  -----------------------------------
// SVD Line: 12866

//  <rtree> SFDITEM_REG__TIM8_BDTR
//    <name> BDTR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40010444) break and dead-time register </i>
//    <loc> ( (unsigned int)((TIM8_BDTR >> 0) & 0xFFFFFFFF), ((TIM8_BDTR = (TIM8_BDTR & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__TIM8_BDTR_MOE </item>
//    <item> SFDITEM_FIELD__TIM8_BDTR_AOE </item>
//    <item> SFDITEM_FIELD__TIM8_BDTR_BKP </item>
//    <item> SFDITEM_FIELD__TIM8_BDTR_BKE </item>
//    <item> SFDITEM_FIELD__TIM8_BDTR_OSSR </item>
//    <item> SFDITEM_FIELD__TIM8_BDTR_OSSI </item>
//    <item> SFDITEM_FIELD__TIM8_BDTR_LOCK </item>
//    <item> SFDITEM_FIELD__TIM8_BDTR_DTG </item>
//  </rtree>
//  


// ----------------------------------  Peripheral View: TIM8  -------------------------------------
// SVD Line: 12929

//  <view> TIM8
//    <name> TIM8 </name>
//    <item> SFDITEM_REG__TIM8_CR1 </item>
//    <item> SFDITEM_REG__TIM8_CR2 </item>
//    <item> SFDITEM_REG__TIM8_SMCR </item>
//    <item> SFDITEM_REG__TIM8_DIER </item>
//    <item> SFDITEM_REG__TIM8_SR </item>
//    <item> SFDITEM_REG__TIM8_EGR </item>
//    <item> SFDITEM_REG__TIM8_CCMR1_Output </item>
//    <item> SFDITEM_REG__TIM8_CCMR1_Input </item>
//    <item> SFDITEM_REG__TIM8_CCMR2_Output </item>
//    <item> SFDITEM_REG__TIM8_CCMR2_Input </item>
//    <item> SFDITEM_REG__TIM8_CCER </item>
//    <item> SFDITEM_REG__TIM8_CNT </item>
//    <item> SFDITEM_REG__TIM8_PSC </item>
//    <item> SFDITEM_REG__TIM8_ARR </item>
//    <item> SFDITEM_REG__TIM8_CCR1 </item>
//    <item> SFDITEM_REG__TIM8_CCR2 </item>
//    <item> SFDITEM_REG__TIM8_CCR3 </item>
//    <item> SFDITEM_REG__TIM8_CCR4 </item>
//    <item> SFDITEM_REG__TIM8_DCR </item>
//    <item> SFDITEM_REG__TIM8_DMAR </item>
//    <item> SFDITEM_REG__TIM8_RCR </item>
//    <item> SFDITEM_REG__TIM8_BDTR </item>
//  </view>
//  


// ----------------------------  Register Item Address: TIM10_CR1  --------------------------------
// SVD Line: 12949

unsigned int TIM10_CR1 __AT (0x40014400);



// --------------------------------  Field Item: TIM10_CR1_CKD  -----------------------------------
// SVD Line: 12958

//  <item> SFDITEM_FIELD__TIM10_CR1_CKD
//    <name> CKD </name>
//    <rw> 
//    <i> [Bits 9..8] RW (@ 0x40014400) Clock division </i>
//    <edit> 
//      <loc> ( (unsigned char)((TIM10_CR1 >> 8) & 0x3), ((TIM10_CR1 = (TIM10_CR1 & ~(0x3UL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Field Item: TIM10_CR1_ARPE  -----------------------------------
// SVD Line: 12964

//  <item> SFDITEM_FIELD__TIM10_CR1_ARPE
//    <name> ARPE </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x40014400) Auto-reload preload enable </i>
//    <check> 
//      <loc> ( (unsigned int) TIM10_CR1 ) </loc>
//      <o.7..7> ARPE
//    </check>
//  </item>
//  


// --------------------------------  Field Item: TIM10_CR1_URS  -----------------------------------
// SVD Line: 12970

//  <item> SFDITEM_FIELD__TIM10_CR1_URS
//    <name> URS </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x40014400) Update request source </i>
//    <check> 
//      <loc> ( (unsigned int) TIM10_CR1 ) </loc>
//      <o.2..2> URS
//    </check>
//  </item>
//  


// -------------------------------  Field Item: TIM10_CR1_UDIS  -----------------------------------
// SVD Line: 12976

//  <item> SFDITEM_FIELD__TIM10_CR1_UDIS
//    <name> UDIS </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x40014400) Update disable </i>
//    <check> 
//      <loc> ( (unsigned int) TIM10_CR1 ) </loc>
//      <o.1..1> UDIS
//    </check>
//  </item>
//  


// --------------------------------  Field Item: TIM10_CR1_CEN  -----------------------------------
// SVD Line: 12982

//  <item> SFDITEM_FIELD__TIM10_CR1_CEN
//    <name> CEN </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40014400) Counter enable </i>
//    <check> 
//      <loc> ( (unsigned int) TIM10_CR1 ) </loc>
//      <o.0..0> CEN
//    </check>
//  </item>
//  


// --------------------------------  Register RTree: TIM10_CR1  -----------------------------------
// SVD Line: 12949

//  <rtree> SFDITEM_REG__TIM10_CR1
//    <name> CR1 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40014400) control register 1 </i>
//    <loc> ( (unsigned int)((TIM10_CR1 >> 0) & 0xFFFFFFFF), ((TIM10_CR1 = (TIM10_CR1 & ~(0x387UL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x387) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__TIM10_CR1_CKD </item>
//    <item> SFDITEM_FIELD__TIM10_CR1_ARPE </item>
//    <item> SFDITEM_FIELD__TIM10_CR1_URS </item>
//    <item> SFDITEM_FIELD__TIM10_CR1_UDIS </item>
//    <item> SFDITEM_FIELD__TIM10_CR1_CEN </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: TIM10_DIER  -------------------------------
// SVD Line: 12990

unsigned int TIM10_DIER __AT (0x4001440C);



// ------------------------------  Field Item: TIM10_DIER_CC1IE  ----------------------------------
// SVD Line: 12999

//  <item> SFDITEM_FIELD__TIM10_DIER_CC1IE
//    <name> CC1IE </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x4001440C) Capture/Compare 1 interrupt  enable </i>
//    <check> 
//      <loc> ( (unsigned int) TIM10_DIER ) </loc>
//      <o.1..1> CC1IE
//    </check>
//  </item>
//  


// -------------------------------  Field Item: TIM10_DIER_UIE  -----------------------------------
// SVD Line: 13006

//  <item> SFDITEM_FIELD__TIM10_DIER_UIE
//    <name> UIE </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x4001440C) Update interrupt enable </i>
//    <check> 
//      <loc> ( (unsigned int) TIM10_DIER ) </loc>
//      <o.0..0> UIE
//    </check>
//  </item>
//  


// -------------------------------  Register RTree: TIM10_DIER  -----------------------------------
// SVD Line: 12990

//  <rtree> SFDITEM_REG__TIM10_DIER
//    <name> DIER </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4001440C) DMA/Interrupt enable register </i>
//    <loc> ( (unsigned int)((TIM10_DIER >> 0) & 0xFFFFFFFF), ((TIM10_DIER = (TIM10_DIER & ~(0x3UL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x3) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__TIM10_DIER_CC1IE </item>
//    <item> SFDITEM_FIELD__TIM10_DIER_UIE </item>
//  </rtree>
//  


// -----------------------------  Register Item Address: TIM10_SR  --------------------------------
// SVD Line: 13014

unsigned int TIM10_SR __AT (0x40014410);



// -------------------------------  Field Item: TIM10_SR_CC1OF  -----------------------------------
// SVD Line: 13023

//  <item> SFDITEM_FIELD__TIM10_SR_CC1OF
//    <name> CC1OF </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x40014410) Capture/Compare 1 overcapture  flag </i>
//    <check> 
//      <loc> ( (unsigned int) TIM10_SR ) </loc>
//      <o.9..9> CC1OF
//    </check>
//  </item>
//  


// -------------------------------  Field Item: TIM10_SR_CC1IF  -----------------------------------
// SVD Line: 13030

//  <item> SFDITEM_FIELD__TIM10_SR_CC1IF
//    <name> CC1IF </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x40014410) Capture/compare 1 interrupt  flag </i>
//    <check> 
//      <loc> ( (unsigned int) TIM10_SR ) </loc>
//      <o.1..1> CC1IF
//    </check>
//  </item>
//  


// --------------------------------  Field Item: TIM10_SR_UIF  ------------------------------------
// SVD Line: 13037

//  <item> SFDITEM_FIELD__TIM10_SR_UIF
//    <name> UIF </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40014410) Update interrupt flag </i>
//    <check> 
//      <loc> ( (unsigned int) TIM10_SR ) </loc>
//      <o.0..0> UIF
//    </check>
//  </item>
//  


// --------------------------------  Register RTree: TIM10_SR  ------------------------------------
// SVD Line: 13014

//  <rtree> SFDITEM_REG__TIM10_SR
//    <name> SR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40014410) status register </i>
//    <loc> ( (unsigned int)((TIM10_SR >> 0) & 0xFFFFFFFF), ((TIM10_SR = (TIM10_SR & ~(0x203UL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x203) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__TIM10_SR_CC1OF </item>
//    <item> SFDITEM_FIELD__TIM10_SR_CC1IF </item>
//    <item> SFDITEM_FIELD__TIM10_SR_UIF </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: TIM10_EGR  --------------------------------
// SVD Line: 13045

unsigned int TIM10_EGR __AT (0x40014414);



// -------------------------------  Field Item: TIM10_EGR_CC1G  -----------------------------------
// SVD Line: 13054

//  <item> SFDITEM_FIELD__TIM10_EGR_CC1G
//    <name> CC1G </name>
//    <w> 
//    <i> [Bit 1] WO (@ 0x40014414) Capture/compare 1  generation </i>
//    <check> 
//      <loc> ( (unsigned int) TIM10_EGR ) </loc>
//      <o.1..1> CC1G
//    </check>
//  </item>
//  


// --------------------------------  Field Item: TIM10_EGR_UG  ------------------------------------
// SVD Line: 13061

//  <item> SFDITEM_FIELD__TIM10_EGR_UG
//    <name> UG </name>
//    <w> 
//    <i> [Bit 0] WO (@ 0x40014414) Update generation </i>
//    <check> 
//      <loc> ( (unsigned int) TIM10_EGR ) </loc>
//      <o.0..0> UG
//    </check>
//  </item>
//  


// --------------------------------  Register RTree: TIM10_EGR  -----------------------------------
// SVD Line: 13045

//  <rtree> SFDITEM_REG__TIM10_EGR
//    <name> EGR </name>
//    <w> 
//    <i> [Bits 31..0] WO (@ 0x40014414) event generation register </i>
//    <loc> ( (unsigned int)((TIM10_EGR >> 0) & 0xFFFFFFFF), ((TIM10_EGR = (TIM10_EGR & ~(0x3UL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x3) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__TIM10_EGR_CC1G </item>
//    <item> SFDITEM_FIELD__TIM10_EGR_UG </item>
//  </rtree>
//  


// ------------------------  Register Item Address: TIM10_CCMR1_Output  ---------------------------
// SVD Line: 13069

unsigned int TIM10_CCMR1_Output __AT (0x40014418);



// ---------------------------  Field Item: TIM10_CCMR1_Output_OC1M  ------------------------------
// SVD Line: 13079

//  <item> SFDITEM_FIELD__TIM10_CCMR1_Output_OC1M
//    <name> OC1M </name>
//    <rw> 
//    <i> [Bits 6..4] RW (@ 0x40014418) Output Compare 1 mode </i>
//    <edit> 
//      <loc> ( (unsigned char)((TIM10_CCMR1_Output >> 4) & 0x7), ((TIM10_CCMR1_Output = (TIM10_CCMR1_Output & ~(0x7UL << 4 )) | ((unsigned long)(Gui_u8:GuiVal & 0x7) << 4 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: TIM10_CCMR1_Output_OC1PE  ------------------------------
// SVD Line: 13085

//  <item> SFDITEM_FIELD__TIM10_CCMR1_Output_OC1PE
//    <name> OC1PE </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x40014418) Output Compare 1 preload  enable </i>
//    <check> 
//      <loc> ( (unsigned int) TIM10_CCMR1_Output ) </loc>
//      <o.3..3> OC1PE
//    </check>
//  </item>
//  


// --------------------------  Field Item: TIM10_CCMR1_Output_OC1FE  ------------------------------
// SVD Line: 13092

//  <item> SFDITEM_FIELD__TIM10_CCMR1_Output_OC1FE
//    <name> OC1FE </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x40014418) Output Compare 1 fast  enable </i>
//    <check> 
//      <loc> ( (unsigned int) TIM10_CCMR1_Output ) </loc>
//      <o.2..2> OC1FE
//    </check>
//  </item>
//  


// ---------------------------  Field Item: TIM10_CCMR1_Output_CC1S  ------------------------------
// SVD Line: 13099

//  <item> SFDITEM_FIELD__TIM10_CCMR1_Output_CC1S
//    <name> CC1S </name>
//    <rw> 
//    <i> [Bits 1..0] RW (@ 0x40014418) Capture/Compare 1  selection </i>
//    <edit> 
//      <loc> ( (unsigned char)((TIM10_CCMR1_Output >> 0) & 0x3), ((TIM10_CCMR1_Output = (TIM10_CCMR1_Output & ~(0x3UL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Register RTree: TIM10_CCMR1_Output  -------------------------------
// SVD Line: 13069

//  <rtree> SFDITEM_REG__TIM10_CCMR1_Output
//    <name> CCMR1_Output </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40014418) capture/compare mode register 1 (output  mode) </i>
//    <loc> ( (unsigned int)((TIM10_CCMR1_Output >> 0) & 0xFFFFFFFF), ((TIM10_CCMR1_Output = (TIM10_CCMR1_Output & ~(0x7FUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x7F) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__TIM10_CCMR1_Output_OC1M </item>
//    <item> SFDITEM_FIELD__TIM10_CCMR1_Output_OC1PE </item>
//    <item> SFDITEM_FIELD__TIM10_CCMR1_Output_OC1FE </item>
//    <item> SFDITEM_FIELD__TIM10_CCMR1_Output_CC1S </item>
//  </rtree>
//  


// ------------------------  Register Item Address: TIM10_CCMR1_Input  ----------------------------
// SVD Line: 13108

unsigned int TIM10_CCMR1_Input __AT (0x40014418);



// ---------------------------  Field Item: TIM10_CCMR1_Input_IC1F  -------------------------------
// SVD Line: 13119

//  <item> SFDITEM_FIELD__TIM10_CCMR1_Input_IC1F
//    <name> IC1F </name>
//    <rw> 
//    <i> [Bits 7..4] RW (@ 0x40014418) Input capture 1 filter </i>
//    <edit> 
//      <loc> ( (unsigned char)((TIM10_CCMR1_Input >> 4) & 0xF), ((TIM10_CCMR1_Input = (TIM10_CCMR1_Input & ~(0xFUL << 4 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 4 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Field Item: TIM10_CCMR1_Input_ICPCS  ------------------------------
// SVD Line: 13125

//  <item> SFDITEM_FIELD__TIM10_CCMR1_Input_ICPCS
//    <name> ICPCS </name>
//    <rw> 
//    <i> [Bits 3..2] RW (@ 0x40014418) Input capture 1 prescaler </i>
//    <edit> 
//      <loc> ( (unsigned char)((TIM10_CCMR1_Input >> 2) & 0x3), ((TIM10_CCMR1_Input = (TIM10_CCMR1_Input & ~(0x3UL << 2 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 2 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Field Item: TIM10_CCMR1_Input_CC1S  -------------------------------
// SVD Line: 13131

//  <item> SFDITEM_FIELD__TIM10_CCMR1_Input_CC1S
//    <name> CC1S </name>
//    <rw> 
//    <i> [Bits 1..0] RW (@ 0x40014418) Capture/Compare 1  selection </i>
//    <edit> 
//      <loc> ( (unsigned char)((TIM10_CCMR1_Input >> 0) & 0x3), ((TIM10_CCMR1_Input = (TIM10_CCMR1_Input & ~(0x3UL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Register RTree: TIM10_CCMR1_Input  -------------------------------
// SVD Line: 13108

//  <rtree> SFDITEM_REG__TIM10_CCMR1_Input
//    <name> CCMR1_Input </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40014418) capture/compare mode register 1 (input  mode) </i>
//    <loc> ( (unsigned int)((TIM10_CCMR1_Input >> 0) & 0xFFFFFFFF), ((TIM10_CCMR1_Input = (TIM10_CCMR1_Input & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__TIM10_CCMR1_Input_IC1F </item>
//    <item> SFDITEM_FIELD__TIM10_CCMR1_Input_ICPCS </item>
//    <item> SFDITEM_FIELD__TIM10_CCMR1_Input_CC1S </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: TIM10_CCER  -------------------------------
// SVD Line: 13140

unsigned int TIM10_CCER __AT (0x40014420);



// ------------------------------  Field Item: TIM10_CCER_CC1NP  ----------------------------------
// SVD Line: 13150

//  <item> SFDITEM_FIELD__TIM10_CCER_CC1NP
//    <name> CC1NP </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x40014420) Capture/Compare 1 output  Polarity </i>
//    <check> 
//      <loc> ( (unsigned int) TIM10_CCER ) </loc>
//      <o.3..3> CC1NP
//    </check>
//  </item>
//  


// -------------------------------  Field Item: TIM10_CCER_CC1P  ----------------------------------
// SVD Line: 13157

//  <item> SFDITEM_FIELD__TIM10_CCER_CC1P
//    <name> CC1P </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x40014420) Capture/Compare 1 output  Polarity </i>
//    <check> 
//      <loc> ( (unsigned int) TIM10_CCER ) </loc>
//      <o.1..1> CC1P
//    </check>
//  </item>
//  


// -------------------------------  Field Item: TIM10_CCER_CC1E  ----------------------------------
// SVD Line: 13164

//  <item> SFDITEM_FIELD__TIM10_CCER_CC1E
//    <name> CC1E </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40014420) Capture/Compare 1 output  enable </i>
//    <check> 
//      <loc> ( (unsigned int) TIM10_CCER ) </loc>
//      <o.0..0> CC1E
//    </check>
//  </item>
//  


// -------------------------------  Register RTree: TIM10_CCER  -----------------------------------
// SVD Line: 13140

//  <rtree> SFDITEM_REG__TIM10_CCER
//    <name> CCER </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40014420) capture/compare enable  register </i>
//    <loc> ( (unsigned int)((TIM10_CCER >> 0) & 0xFFFFFFFF), ((TIM10_CCER = (TIM10_CCER & ~(0xBUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xB) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__TIM10_CCER_CC1NP </item>
//    <item> SFDITEM_FIELD__TIM10_CCER_CC1P </item>
//    <item> SFDITEM_FIELD__TIM10_CCER_CC1E </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: TIM10_CNT  --------------------------------
// SVD Line: 13173

unsigned int TIM10_CNT __AT (0x40014424);



// --------------------------------  Field Item: TIM10_CNT_CNT  -----------------------------------
// SVD Line: 13182

//  <item> SFDITEM_FIELD__TIM10_CNT_CNT
//    <name> CNT </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x40014424) counter value </i>
//    <edit> 
//      <loc> ( (unsigned short)((TIM10_CNT >> 0) & 0xFFFF), ((TIM10_CNT = (TIM10_CNT & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Register RTree: TIM10_CNT  -----------------------------------
// SVD Line: 13173

//  <rtree> SFDITEM_REG__TIM10_CNT
//    <name> CNT </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40014424) counter </i>
//    <loc> ( (unsigned int)((TIM10_CNT >> 0) & 0xFFFFFFFF), ((TIM10_CNT = (TIM10_CNT & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__TIM10_CNT_CNT </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: TIM10_PSC  --------------------------------
// SVD Line: 13190

unsigned int TIM10_PSC __AT (0x40014428);



// --------------------------------  Field Item: TIM10_PSC_PSC  -----------------------------------
// SVD Line: 13199

//  <item> SFDITEM_FIELD__TIM10_PSC_PSC
//    <name> PSC </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x40014428) Prescaler value </i>
//    <edit> 
//      <loc> ( (unsigned short)((TIM10_PSC >> 0) & 0xFFFF), ((TIM10_PSC = (TIM10_PSC & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Register RTree: TIM10_PSC  -----------------------------------
// SVD Line: 13190

//  <rtree> SFDITEM_REG__TIM10_PSC
//    <name> PSC </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40014428) prescaler </i>
//    <loc> ( (unsigned int)((TIM10_PSC >> 0) & 0xFFFFFFFF), ((TIM10_PSC = (TIM10_PSC & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__TIM10_PSC_PSC </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: TIM10_ARR  --------------------------------
// SVD Line: 13207

unsigned int TIM10_ARR __AT (0x4001442C);



// --------------------------------  Field Item: TIM10_ARR_ARR  -----------------------------------
// SVD Line: 13216

//  <item> SFDITEM_FIELD__TIM10_ARR_ARR
//    <name> ARR </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x4001442C) Auto-reload value </i>
//    <edit> 
//      <loc> ( (unsigned short)((TIM10_ARR >> 0) & 0xFFFF), ((TIM10_ARR = (TIM10_ARR & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Register RTree: TIM10_ARR  -----------------------------------
// SVD Line: 13207

//  <rtree> SFDITEM_REG__TIM10_ARR
//    <name> ARR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4001442C) auto-reload register </i>
//    <loc> ( (unsigned int)((TIM10_ARR >> 0) & 0xFFFFFFFF), ((TIM10_ARR = (TIM10_ARR & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__TIM10_ARR_ARR </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: TIM10_CCR1  -------------------------------
// SVD Line: 13224

unsigned int TIM10_CCR1 __AT (0x40014434);



// -------------------------------  Field Item: TIM10_CCR1_CCR1  ----------------------------------
// SVD Line: 13233

//  <item> SFDITEM_FIELD__TIM10_CCR1_CCR1
//    <name> CCR1 </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x40014434) Capture/Compare 1 value </i>
//    <edit> 
//      <loc> ( (unsigned short)((TIM10_CCR1 >> 0) & 0xFFFF), ((TIM10_CCR1 = (TIM10_CCR1 & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: TIM10_CCR1  -----------------------------------
// SVD Line: 13224

//  <rtree> SFDITEM_REG__TIM10_CCR1
//    <name> CCR1 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40014434) capture/compare register 1 </i>
//    <loc> ( (unsigned int)((TIM10_CCR1 >> 0) & 0xFFFFFFFF), ((TIM10_CCR1 = (TIM10_CCR1 & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__TIM10_CCR1_CCR1 </item>
//  </rtree>
//  


// ---------------------------------  Peripheral View: TIM10  -------------------------------------
// SVD Line: 12933

//  <view> TIM10
//    <name> TIM10 </name>
//    <item> SFDITEM_REG__TIM10_CR1 </item>
//    <item> SFDITEM_REG__TIM10_DIER </item>
//    <item> SFDITEM_REG__TIM10_SR </item>
//    <item> SFDITEM_REG__TIM10_EGR </item>
//    <item> SFDITEM_REG__TIM10_CCMR1_Output </item>
//    <item> SFDITEM_REG__TIM10_CCMR1_Input </item>
//    <item> SFDITEM_REG__TIM10_CCER </item>
//    <item> SFDITEM_REG__TIM10_CNT </item>
//    <item> SFDITEM_REG__TIM10_PSC </item>
//    <item> SFDITEM_REG__TIM10_ARR </item>
//    <item> SFDITEM_REG__TIM10_CCR1 </item>
//  </view>
//  


// ----------------------------  Register Item Address: TIM11_CR1  --------------------------------
// SVD Line: 13259

unsigned int TIM11_CR1 __AT (0x40014800);



// --------------------------------  Field Item: TIM11_CR1_CKD  -----------------------------------
// SVD Line: 13268

//  <item> SFDITEM_FIELD__TIM11_CR1_CKD
//    <name> CKD </name>
//    <rw> 
//    <i> [Bits 9..8] RW (@ 0x40014800) Clock division </i>
//    <edit> 
//      <loc> ( (unsigned char)((TIM11_CR1 >> 8) & 0x3), ((TIM11_CR1 = (TIM11_CR1 & ~(0x3UL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Field Item: TIM11_CR1_ARPE  -----------------------------------
// SVD Line: 13274

//  <item> SFDITEM_FIELD__TIM11_CR1_ARPE
//    <name> ARPE </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x40014800) Auto-reload preload enable </i>
//    <check> 
//      <loc> ( (unsigned int) TIM11_CR1 ) </loc>
//      <o.7..7> ARPE
//    </check>
//  </item>
//  


// --------------------------------  Field Item: TIM11_CR1_URS  -----------------------------------
// SVD Line: 13280

//  <item> SFDITEM_FIELD__TIM11_CR1_URS
//    <name> URS </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x40014800) Update request source </i>
//    <check> 
//      <loc> ( (unsigned int) TIM11_CR1 ) </loc>
//      <o.2..2> URS
//    </check>
//  </item>
//  


// -------------------------------  Field Item: TIM11_CR1_UDIS  -----------------------------------
// SVD Line: 13286

//  <item> SFDITEM_FIELD__TIM11_CR1_UDIS
//    <name> UDIS </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x40014800) Update disable </i>
//    <check> 
//      <loc> ( (unsigned int) TIM11_CR1 ) </loc>
//      <o.1..1> UDIS
//    </check>
//  </item>
//  


// --------------------------------  Field Item: TIM11_CR1_CEN  -----------------------------------
// SVD Line: 13292

//  <item> SFDITEM_FIELD__TIM11_CR1_CEN
//    <name> CEN </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40014800) Counter enable </i>
//    <check> 
//      <loc> ( (unsigned int) TIM11_CR1 ) </loc>
//      <o.0..0> CEN
//    </check>
//  </item>
//  


// --------------------------------  Register RTree: TIM11_CR1  -----------------------------------
// SVD Line: 13259

//  <rtree> SFDITEM_REG__TIM11_CR1
//    <name> CR1 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40014800) control register 1 </i>
//    <loc> ( (unsigned int)((TIM11_CR1 >> 0) & 0xFFFFFFFF), ((TIM11_CR1 = (TIM11_CR1 & ~(0x387UL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x387) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__TIM11_CR1_CKD </item>
//    <item> SFDITEM_FIELD__TIM11_CR1_ARPE </item>
//    <item> SFDITEM_FIELD__TIM11_CR1_URS </item>
//    <item> SFDITEM_FIELD__TIM11_CR1_UDIS </item>
//    <item> SFDITEM_FIELD__TIM11_CR1_CEN </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: TIM11_DIER  -------------------------------
// SVD Line: 13300

unsigned int TIM11_DIER __AT (0x4001480C);



// ------------------------------  Field Item: TIM11_DIER_CC1IE  ----------------------------------
// SVD Line: 13309

//  <item> SFDITEM_FIELD__TIM11_DIER_CC1IE
//    <name> CC1IE </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x4001480C) Capture/Compare 1 interrupt  enable </i>
//    <check> 
//      <loc> ( (unsigned int) TIM11_DIER ) </loc>
//      <o.1..1> CC1IE
//    </check>
//  </item>
//  


// -------------------------------  Field Item: TIM11_DIER_UIE  -----------------------------------
// SVD Line: 13316

//  <item> SFDITEM_FIELD__TIM11_DIER_UIE
//    <name> UIE </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x4001480C) Update interrupt enable </i>
//    <check> 
//      <loc> ( (unsigned int) TIM11_DIER ) </loc>
//      <o.0..0> UIE
//    </check>
//  </item>
//  


// -------------------------------  Register RTree: TIM11_DIER  -----------------------------------
// SVD Line: 13300

//  <rtree> SFDITEM_REG__TIM11_DIER
//    <name> DIER </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4001480C) DMA/Interrupt enable register </i>
//    <loc> ( (unsigned int)((TIM11_DIER >> 0) & 0xFFFFFFFF), ((TIM11_DIER = (TIM11_DIER & ~(0x3UL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x3) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__TIM11_DIER_CC1IE </item>
//    <item> SFDITEM_FIELD__TIM11_DIER_UIE </item>
//  </rtree>
//  


// -----------------------------  Register Item Address: TIM11_SR  --------------------------------
// SVD Line: 13324

unsigned int TIM11_SR __AT (0x40014810);



// -------------------------------  Field Item: TIM11_SR_CC1OF  -----------------------------------
// SVD Line: 13333

//  <item> SFDITEM_FIELD__TIM11_SR_CC1OF
//    <name> CC1OF </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x40014810) Capture/Compare 1 overcapture  flag </i>
//    <check> 
//      <loc> ( (unsigned int) TIM11_SR ) </loc>
//      <o.9..9> CC1OF
//    </check>
//  </item>
//  


// -------------------------------  Field Item: TIM11_SR_CC1IF  -----------------------------------
// SVD Line: 13340

//  <item> SFDITEM_FIELD__TIM11_SR_CC1IF
//    <name> CC1IF </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x40014810) Capture/compare 1 interrupt  flag </i>
//    <check> 
//      <loc> ( (unsigned int) TIM11_SR ) </loc>
//      <o.1..1> CC1IF
//    </check>
//  </item>
//  


// --------------------------------  Field Item: TIM11_SR_UIF  ------------------------------------
// SVD Line: 13347

//  <item> SFDITEM_FIELD__TIM11_SR_UIF
//    <name> UIF </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40014810) Update interrupt flag </i>
//    <check> 
//      <loc> ( (unsigned int) TIM11_SR ) </loc>
//      <o.0..0> UIF
//    </check>
//  </item>
//  


// --------------------------------  Register RTree: TIM11_SR  ------------------------------------
// SVD Line: 13324

//  <rtree> SFDITEM_REG__TIM11_SR
//    <name> SR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40014810) status register </i>
//    <loc> ( (unsigned int)((TIM11_SR >> 0) & 0xFFFFFFFF), ((TIM11_SR = (TIM11_SR & ~(0x203UL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x203) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__TIM11_SR_CC1OF </item>
//    <item> SFDITEM_FIELD__TIM11_SR_CC1IF </item>
//    <item> SFDITEM_FIELD__TIM11_SR_UIF </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: TIM11_EGR  --------------------------------
// SVD Line: 13355

unsigned int TIM11_EGR __AT (0x40014814);



// -------------------------------  Field Item: TIM11_EGR_CC1G  -----------------------------------
// SVD Line: 13364

//  <item> SFDITEM_FIELD__TIM11_EGR_CC1G
//    <name> CC1G </name>
//    <w> 
//    <i> [Bit 1] WO (@ 0x40014814) Capture/compare 1  generation </i>
//    <check> 
//      <loc> ( (unsigned int) TIM11_EGR ) </loc>
//      <o.1..1> CC1G
//    </check>
//  </item>
//  


// --------------------------------  Field Item: TIM11_EGR_UG  ------------------------------------
// SVD Line: 13371

//  <item> SFDITEM_FIELD__TIM11_EGR_UG
//    <name> UG </name>
//    <w> 
//    <i> [Bit 0] WO (@ 0x40014814) Update generation </i>
//    <check> 
//      <loc> ( (unsigned int) TIM11_EGR ) </loc>
//      <o.0..0> UG
//    </check>
//  </item>
//  


// --------------------------------  Register RTree: TIM11_EGR  -----------------------------------
// SVD Line: 13355

//  <rtree> SFDITEM_REG__TIM11_EGR
//    <name> EGR </name>
//    <w> 
//    <i> [Bits 31..0] WO (@ 0x40014814) event generation register </i>
//    <loc> ( (unsigned int)((TIM11_EGR >> 0) & 0xFFFFFFFF), ((TIM11_EGR = (TIM11_EGR & ~(0x3UL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x3) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__TIM11_EGR_CC1G </item>
//    <item> SFDITEM_FIELD__TIM11_EGR_UG </item>
//  </rtree>
//  


// ------------------------  Register Item Address: TIM11_CCMR1_Output  ---------------------------
// SVD Line: 13379

unsigned int TIM11_CCMR1_Output __AT (0x40014818);



// ---------------------------  Field Item: TIM11_CCMR1_Output_OC1M  ------------------------------
// SVD Line: 13389

//  <item> SFDITEM_FIELD__TIM11_CCMR1_Output_OC1M
//    <name> OC1M </name>
//    <rw> 
//    <i> [Bits 6..4] RW (@ 0x40014818) Output Compare 1 mode </i>
//    <edit> 
//      <loc> ( (unsigned char)((TIM11_CCMR1_Output >> 4) & 0x7), ((TIM11_CCMR1_Output = (TIM11_CCMR1_Output & ~(0x7UL << 4 )) | ((unsigned long)(Gui_u8:GuiVal & 0x7) << 4 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: TIM11_CCMR1_Output_OC1PE  ------------------------------
// SVD Line: 13395

//  <item> SFDITEM_FIELD__TIM11_CCMR1_Output_OC1PE
//    <name> OC1PE </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x40014818) Output Compare 1 preload  enable </i>
//    <check> 
//      <loc> ( (unsigned int) TIM11_CCMR1_Output ) </loc>
//      <o.3..3> OC1PE
//    </check>
//  </item>
//  


// --------------------------  Field Item: TIM11_CCMR1_Output_OC1FE  ------------------------------
// SVD Line: 13402

//  <item> SFDITEM_FIELD__TIM11_CCMR1_Output_OC1FE
//    <name> OC1FE </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x40014818) Output Compare 1 fast  enable </i>
//    <check> 
//      <loc> ( (unsigned int) TIM11_CCMR1_Output ) </loc>
//      <o.2..2> OC1FE
//    </check>
//  </item>
//  


// ---------------------------  Field Item: TIM11_CCMR1_Output_CC1S  ------------------------------
// SVD Line: 13409

//  <item> SFDITEM_FIELD__TIM11_CCMR1_Output_CC1S
//    <name> CC1S </name>
//    <rw> 
//    <i> [Bits 1..0] RW (@ 0x40014818) Capture/Compare 1  selection </i>
//    <edit> 
//      <loc> ( (unsigned char)((TIM11_CCMR1_Output >> 0) & 0x3), ((TIM11_CCMR1_Output = (TIM11_CCMR1_Output & ~(0x3UL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Register RTree: TIM11_CCMR1_Output  -------------------------------
// SVD Line: 13379

//  <rtree> SFDITEM_REG__TIM11_CCMR1_Output
//    <name> CCMR1_Output </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40014818) capture/compare mode register 1 (output  mode) </i>
//    <loc> ( (unsigned int)((TIM11_CCMR1_Output >> 0) & 0xFFFFFFFF), ((TIM11_CCMR1_Output = (TIM11_CCMR1_Output & ~(0x7FUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x7F) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__TIM11_CCMR1_Output_OC1M </item>
//    <item> SFDITEM_FIELD__TIM11_CCMR1_Output_OC1PE </item>
//    <item> SFDITEM_FIELD__TIM11_CCMR1_Output_OC1FE </item>
//    <item> SFDITEM_FIELD__TIM11_CCMR1_Output_CC1S </item>
//  </rtree>
//  


// ------------------------  Register Item Address: TIM11_CCMR1_Input  ----------------------------
// SVD Line: 13418

unsigned int TIM11_CCMR1_Input __AT (0x40014818);



// ---------------------------  Field Item: TIM11_CCMR1_Input_IC1F  -------------------------------
// SVD Line: 13429

//  <item> SFDITEM_FIELD__TIM11_CCMR1_Input_IC1F
//    <name> IC1F </name>
//    <rw> 
//    <i> [Bits 7..4] RW (@ 0x40014818) Input capture 1 filter </i>
//    <edit> 
//      <loc> ( (unsigned char)((TIM11_CCMR1_Input >> 4) & 0xF), ((TIM11_CCMR1_Input = (TIM11_CCMR1_Input & ~(0xFUL << 4 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 4 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Field Item: TIM11_CCMR1_Input_ICPCS  ------------------------------
// SVD Line: 13435

//  <item> SFDITEM_FIELD__TIM11_CCMR1_Input_ICPCS
//    <name> ICPCS </name>
//    <rw> 
//    <i> [Bits 3..2] RW (@ 0x40014818) Input capture 1 prescaler </i>
//    <edit> 
//      <loc> ( (unsigned char)((TIM11_CCMR1_Input >> 2) & 0x3), ((TIM11_CCMR1_Input = (TIM11_CCMR1_Input & ~(0x3UL << 2 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 2 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Field Item: TIM11_CCMR1_Input_CC1S  -------------------------------
// SVD Line: 13441

//  <item> SFDITEM_FIELD__TIM11_CCMR1_Input_CC1S
//    <name> CC1S </name>
//    <rw> 
//    <i> [Bits 1..0] RW (@ 0x40014818) Capture/Compare 1  selection </i>
//    <edit> 
//      <loc> ( (unsigned char)((TIM11_CCMR1_Input >> 0) & 0x3), ((TIM11_CCMR1_Input = (TIM11_CCMR1_Input & ~(0x3UL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Register RTree: TIM11_CCMR1_Input  -------------------------------
// SVD Line: 13418

//  <rtree> SFDITEM_REG__TIM11_CCMR1_Input
//    <name> CCMR1_Input </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40014818) capture/compare mode register 1 (input  mode) </i>
//    <loc> ( (unsigned int)((TIM11_CCMR1_Input >> 0) & 0xFFFFFFFF), ((TIM11_CCMR1_Input = (TIM11_CCMR1_Input & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__TIM11_CCMR1_Input_IC1F </item>
//    <item> SFDITEM_FIELD__TIM11_CCMR1_Input_ICPCS </item>
//    <item> SFDITEM_FIELD__TIM11_CCMR1_Input_CC1S </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: TIM11_CCER  -------------------------------
// SVD Line: 13450

unsigned int TIM11_CCER __AT (0x40014820);



// ------------------------------  Field Item: TIM11_CCER_CC1NP  ----------------------------------
// SVD Line: 13460

//  <item> SFDITEM_FIELD__TIM11_CCER_CC1NP
//    <name> CC1NP </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x40014820) Capture/Compare 1 output  Polarity </i>
//    <check> 
//      <loc> ( (unsigned int) TIM11_CCER ) </loc>
//      <o.3..3> CC1NP
//    </check>
//  </item>
//  


// -------------------------------  Field Item: TIM11_CCER_CC1P  ----------------------------------
// SVD Line: 13467

//  <item> SFDITEM_FIELD__TIM11_CCER_CC1P
//    <name> CC1P </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x40014820) Capture/Compare 1 output  Polarity </i>
//    <check> 
//      <loc> ( (unsigned int) TIM11_CCER ) </loc>
//      <o.1..1> CC1P
//    </check>
//  </item>
//  


// -------------------------------  Field Item: TIM11_CCER_CC1E  ----------------------------------
// SVD Line: 13474

//  <item> SFDITEM_FIELD__TIM11_CCER_CC1E
//    <name> CC1E </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40014820) Capture/Compare 1 output  enable </i>
//    <check> 
//      <loc> ( (unsigned int) TIM11_CCER ) </loc>
//      <o.0..0> CC1E
//    </check>
//  </item>
//  


// -------------------------------  Register RTree: TIM11_CCER  -----------------------------------
// SVD Line: 13450

//  <rtree> SFDITEM_REG__TIM11_CCER
//    <name> CCER </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40014820) capture/compare enable  register </i>
//    <loc> ( (unsigned int)((TIM11_CCER >> 0) & 0xFFFFFFFF), ((TIM11_CCER = (TIM11_CCER & ~(0xBUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xB) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__TIM11_CCER_CC1NP </item>
//    <item> SFDITEM_FIELD__TIM11_CCER_CC1P </item>
//    <item> SFDITEM_FIELD__TIM11_CCER_CC1E </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: TIM11_CNT  --------------------------------
// SVD Line: 13483

unsigned int TIM11_CNT __AT (0x40014824);



// --------------------------------  Field Item: TIM11_CNT_CNT  -----------------------------------
// SVD Line: 13492

//  <item> SFDITEM_FIELD__TIM11_CNT_CNT
//    <name> CNT </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x40014824) counter value </i>
//    <edit> 
//      <loc> ( (unsigned short)((TIM11_CNT >> 0) & 0xFFFF), ((TIM11_CNT = (TIM11_CNT & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Register RTree: TIM11_CNT  -----------------------------------
// SVD Line: 13483

//  <rtree> SFDITEM_REG__TIM11_CNT
//    <name> CNT </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40014824) counter </i>
//    <loc> ( (unsigned int)((TIM11_CNT >> 0) & 0xFFFFFFFF), ((TIM11_CNT = (TIM11_CNT & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__TIM11_CNT_CNT </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: TIM11_PSC  --------------------------------
// SVD Line: 13500

unsigned int TIM11_PSC __AT (0x40014828);



// --------------------------------  Field Item: TIM11_PSC_PSC  -----------------------------------
// SVD Line: 13509

//  <item> SFDITEM_FIELD__TIM11_PSC_PSC
//    <name> PSC </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x40014828) Prescaler value </i>
//    <edit> 
//      <loc> ( (unsigned short)((TIM11_PSC >> 0) & 0xFFFF), ((TIM11_PSC = (TIM11_PSC & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Register RTree: TIM11_PSC  -----------------------------------
// SVD Line: 13500

//  <rtree> SFDITEM_REG__TIM11_PSC
//    <name> PSC </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40014828) prescaler </i>
//    <loc> ( (unsigned int)((TIM11_PSC >> 0) & 0xFFFFFFFF), ((TIM11_PSC = (TIM11_PSC & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__TIM11_PSC_PSC </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: TIM11_ARR  --------------------------------
// SVD Line: 13517

unsigned int TIM11_ARR __AT (0x4001482C);



// --------------------------------  Field Item: TIM11_ARR_ARR  -----------------------------------
// SVD Line: 13526

//  <item> SFDITEM_FIELD__TIM11_ARR_ARR
//    <name> ARR </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x4001482C) Auto-reload value </i>
//    <edit> 
//      <loc> ( (unsigned short)((TIM11_ARR >> 0) & 0xFFFF), ((TIM11_ARR = (TIM11_ARR & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Register RTree: TIM11_ARR  -----------------------------------
// SVD Line: 13517

//  <rtree> SFDITEM_REG__TIM11_ARR
//    <name> ARR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4001482C) auto-reload register </i>
//    <loc> ( (unsigned int)((TIM11_ARR >> 0) & 0xFFFFFFFF), ((TIM11_ARR = (TIM11_ARR & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__TIM11_ARR_ARR </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: TIM11_CCR1  -------------------------------
// SVD Line: 13534

unsigned int TIM11_CCR1 __AT (0x40014834);



// -------------------------------  Field Item: TIM11_CCR1_CCR1  ----------------------------------
// SVD Line: 13543

//  <item> SFDITEM_FIELD__TIM11_CCR1_CCR1
//    <name> CCR1 </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x40014834) Capture/Compare 1 value </i>
//    <edit> 
//      <loc> ( (unsigned short)((TIM11_CCR1 >> 0) & 0xFFFF), ((TIM11_CCR1 = (TIM11_CCR1 & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: TIM11_CCR1  -----------------------------------
// SVD Line: 13534

//  <rtree> SFDITEM_REG__TIM11_CCR1
//    <name> CCR1 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40014834) capture/compare register 1 </i>
//    <loc> ( (unsigned int)((TIM11_CCR1 >> 0) & 0xFFFFFFFF), ((TIM11_CCR1 = (TIM11_CCR1 & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__TIM11_CCR1_CCR1 </item>
//  </rtree>
//  


// -----------------------------  Register Item Address: TIM11_OR  --------------------------------
// SVD Line: 13551

unsigned int TIM11_OR __AT (0x40014850);



// --------------------------------  Field Item: TIM11_OR_RMP  ------------------------------------
// SVD Line: 13560

//  <item> SFDITEM_FIELD__TIM11_OR_RMP
//    <name> RMP </name>
//    <rw> 
//    <i> [Bits 1..0] RW (@ 0x40014850) Input 1 remapping  capability </i>
//    <edit> 
//      <loc> ( (unsigned char)((TIM11_OR >> 0) & 0x3), ((TIM11_OR = (TIM11_OR & ~(0x3UL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Register RTree: TIM11_OR  ------------------------------------
// SVD Line: 13551

//  <rtree> SFDITEM_REG__TIM11_OR
//    <name> OR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40014850) option register </i>
//    <loc> ( (unsigned int)((TIM11_OR >> 0) & 0xFFFFFFFF), ((TIM11_OR = (TIM11_OR & ~(0x3UL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x3) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__TIM11_OR_RMP </item>
//  </rtree>
//  


// ---------------------------------  Peripheral View: TIM11  -------------------------------------
// SVD Line: 13243

//  <view> TIM11
//    <name> TIM11 </name>
//    <item> SFDITEM_REG__TIM11_CR1 </item>
//    <item> SFDITEM_REG__TIM11_DIER </item>
//    <item> SFDITEM_REG__TIM11_SR </item>
//    <item> SFDITEM_REG__TIM11_EGR </item>
//    <item> SFDITEM_REG__TIM11_CCMR1_Output </item>
//    <item> SFDITEM_REG__TIM11_CCMR1_Input </item>
//    <item> SFDITEM_REG__TIM11_CCER </item>
//    <item> SFDITEM_REG__TIM11_CNT </item>
//    <item> SFDITEM_REG__TIM11_PSC </item>
//    <item> SFDITEM_REG__TIM11_ARR </item>
//    <item> SFDITEM_REG__TIM11_CCR1 </item>
//    <item> SFDITEM_REG__TIM11_OR </item>
//  </view>
//  


// -----------------------------  Register Item Address: TIM2_CR1  --------------------------------
// SVD Line: 13587

unsigned int TIM2_CR1 __AT (0x40000000);



// --------------------------------  Field Item: TIM2_CR1_CKD  ------------------------------------
// SVD Line: 13596

//  <item> SFDITEM_FIELD__TIM2_CR1_CKD
//    <name> CKD </name>
//    <rw> 
//    <i> [Bits 9..8] RW (@ 0x40000000) Clock division </i>
//    <edit> 
//      <loc> ( (unsigned char)((TIM2_CR1 >> 8) & 0x3), ((TIM2_CR1 = (TIM2_CR1 & ~(0x3UL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Field Item: TIM2_CR1_ARPE  -----------------------------------
// SVD Line: 13602

//  <item> SFDITEM_FIELD__TIM2_CR1_ARPE
//    <name> ARPE </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x40000000) Auto-reload preload enable </i>
//    <check> 
//      <loc> ( (unsigned int) TIM2_CR1 ) </loc>
//      <o.7..7> ARPE
//    </check>
//  </item>
//  


// --------------------------------  Field Item: TIM2_CR1_CMS  ------------------------------------
// SVD Line: 13608

//  <item> SFDITEM_FIELD__TIM2_CR1_CMS
//    <name> CMS </name>
//    <rw> 
//    <i> [Bits 6..5] RW (@ 0x40000000) Center-aligned mode  selection </i>
//    <edit> 
//      <loc> ( (unsigned char)((TIM2_CR1 >> 5) & 0x3), ((TIM2_CR1 = (TIM2_CR1 & ~(0x3UL << 5 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 5 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Field Item: TIM2_CR1_DIR  ------------------------------------
// SVD Line: 13615

//  <item> SFDITEM_FIELD__TIM2_CR1_DIR
//    <name> DIR </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x40000000) Direction </i>
//    <check> 
//      <loc> ( (unsigned int) TIM2_CR1 ) </loc>
//      <o.4..4> DIR
//    </check>
//  </item>
//  


// --------------------------------  Field Item: TIM2_CR1_OPM  ------------------------------------
// SVD Line: 13621

//  <item> SFDITEM_FIELD__TIM2_CR1_OPM
//    <name> OPM </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x40000000) One-pulse mode </i>
//    <check> 
//      <loc> ( (unsigned int) TIM2_CR1 ) </loc>
//      <o.3..3> OPM
//    </check>
//  </item>
//  


// --------------------------------  Field Item: TIM2_CR1_URS  ------------------------------------
// SVD Line: 13627

//  <item> SFDITEM_FIELD__TIM2_CR1_URS
//    <name> URS </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x40000000) Update request source </i>
//    <check> 
//      <loc> ( (unsigned int) TIM2_CR1 ) </loc>
//      <o.2..2> URS
//    </check>
//  </item>
//  


// --------------------------------  Field Item: TIM2_CR1_UDIS  -----------------------------------
// SVD Line: 13633

//  <item> SFDITEM_FIELD__TIM2_CR1_UDIS
//    <name> UDIS </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x40000000) Update disable </i>
//    <check> 
//      <loc> ( (unsigned int) TIM2_CR1 ) </loc>
//      <o.1..1> UDIS
//    </check>
//  </item>
//  


// --------------------------------  Field Item: TIM2_CR1_CEN  ------------------------------------
// SVD Line: 13639

//  <item> SFDITEM_FIELD__TIM2_CR1_CEN
//    <name> CEN </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40000000) Counter enable </i>
//    <check> 
//      <loc> ( (unsigned int) TIM2_CR1 ) </loc>
//      <o.0..0> CEN
//    </check>
//  </item>
//  


// --------------------------------  Register RTree: TIM2_CR1  ------------------------------------
// SVD Line: 13587

//  <rtree> SFDITEM_REG__TIM2_CR1
//    <name> CR1 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40000000) control register 1 </i>
//    <loc> ( (unsigned int)((TIM2_CR1 >> 0) & 0xFFFFFFFF), ((TIM2_CR1 = (TIM2_CR1 & ~(0x3FFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x3FF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__TIM2_CR1_CKD </item>
//    <item> SFDITEM_FIELD__TIM2_CR1_ARPE </item>
//    <item> SFDITEM_FIELD__TIM2_CR1_CMS </item>
//    <item> SFDITEM_FIELD__TIM2_CR1_DIR </item>
//    <item> SFDITEM_FIELD__TIM2_CR1_OPM </item>
//    <item> SFDITEM_FIELD__TIM2_CR1_URS </item>
//    <item> SFDITEM_FIELD__TIM2_CR1_UDIS </item>
//    <item> SFDITEM_FIELD__TIM2_CR1_CEN </item>
//  </rtree>
//  


// -----------------------------  Register Item Address: TIM2_CR2  --------------------------------
// SVD Line: 13647

unsigned int TIM2_CR2 __AT (0x40000004);



// --------------------------------  Field Item: TIM2_CR2_TI1S  -----------------------------------
// SVD Line: 13656

//  <item> SFDITEM_FIELD__TIM2_CR2_TI1S
//    <name> TI1S </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x40000004) TI1 selection </i>
//    <check> 
//      <loc> ( (unsigned int) TIM2_CR2 ) </loc>
//      <o.7..7> TI1S
//    </check>
//  </item>
//  


// --------------------------------  Field Item: TIM2_CR2_MMS  ------------------------------------
// SVD Line: 13662

//  <item> SFDITEM_FIELD__TIM2_CR2_MMS
//    <name> MMS </name>
//    <rw> 
//    <i> [Bits 6..4] RW (@ 0x40000004) Master mode selection </i>
//    <edit> 
//      <loc> ( (unsigned char)((TIM2_CR2 >> 4) & 0x7), ((TIM2_CR2 = (TIM2_CR2 & ~(0x7UL << 4 )) | ((unsigned long)(Gui_u8:GuiVal & 0x7) << 4 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Field Item: TIM2_CR2_CCDS  -----------------------------------
// SVD Line: 13668

//  <item> SFDITEM_FIELD__TIM2_CR2_CCDS
//    <name> CCDS </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x40000004) Capture/compare DMA  selection </i>
//    <check> 
//      <loc> ( (unsigned int) TIM2_CR2 ) </loc>
//      <o.3..3> CCDS
//    </check>
//  </item>
//  


// --------------------------------  Register RTree: TIM2_CR2  ------------------------------------
// SVD Line: 13647

//  <rtree> SFDITEM_REG__TIM2_CR2
//    <name> CR2 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40000004) control register 2 </i>
//    <loc> ( (unsigned int)((TIM2_CR2 >> 0) & 0xFFFFFFFF), ((TIM2_CR2 = (TIM2_CR2 & ~(0xF8UL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xF8) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__TIM2_CR2_TI1S </item>
//    <item> SFDITEM_FIELD__TIM2_CR2_MMS </item>
//    <item> SFDITEM_FIELD__TIM2_CR2_CCDS </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: TIM2_SMCR  --------------------------------
// SVD Line: 13677

unsigned int TIM2_SMCR __AT (0x40000008);



// --------------------------------  Field Item: TIM2_SMCR_ETP  -----------------------------------
// SVD Line: 13686

//  <item> SFDITEM_FIELD__TIM2_SMCR_ETP
//    <name> ETP </name>
//    <rw> 
//    <i> [Bit 15] RW (@ 0x40000008) External trigger polarity </i>
//    <check> 
//      <loc> ( (unsigned int) TIM2_SMCR ) </loc>
//      <o.15..15> ETP
//    </check>
//  </item>
//  


// --------------------------------  Field Item: TIM2_SMCR_ECE  -----------------------------------
// SVD Line: 13692

//  <item> SFDITEM_FIELD__TIM2_SMCR_ECE
//    <name> ECE </name>
//    <rw> 
//    <i> [Bit 14] RW (@ 0x40000008) External clock enable </i>
//    <check> 
//      <loc> ( (unsigned int) TIM2_SMCR ) </loc>
//      <o.14..14> ECE
//    </check>
//  </item>
//  


// -------------------------------  Field Item: TIM2_SMCR_ETPS  -----------------------------------
// SVD Line: 13698

//  <item> SFDITEM_FIELD__TIM2_SMCR_ETPS
//    <name> ETPS </name>
//    <rw> 
//    <i> [Bits 13..12] RW (@ 0x40000008) External trigger prescaler </i>
//    <edit> 
//      <loc> ( (unsigned char)((TIM2_SMCR >> 12) & 0x3), ((TIM2_SMCR = (TIM2_SMCR & ~(0x3UL << 12 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 12 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Field Item: TIM2_SMCR_ETF  -----------------------------------
// SVD Line: 13704

//  <item> SFDITEM_FIELD__TIM2_SMCR_ETF
//    <name> ETF </name>
//    <rw> 
//    <i> [Bits 11..8] RW (@ 0x40000008) External trigger filter </i>
//    <edit> 
//      <loc> ( (unsigned char)((TIM2_SMCR >> 8) & 0xF), ((TIM2_SMCR = (TIM2_SMCR & ~(0xFUL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Field Item: TIM2_SMCR_MSM  -----------------------------------
// SVD Line: 13710

//  <item> SFDITEM_FIELD__TIM2_SMCR_MSM
//    <name> MSM </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x40000008) Master/Slave mode </i>
//    <check> 
//      <loc> ( (unsigned int) TIM2_SMCR ) </loc>
//      <o.7..7> MSM
//    </check>
//  </item>
//  


// --------------------------------  Field Item: TIM2_SMCR_TS  ------------------------------------
// SVD Line: 13716

//  <item> SFDITEM_FIELD__TIM2_SMCR_TS
//    <name> TS </name>
//    <rw> 
//    <i> [Bits 6..4] RW (@ 0x40000008) Trigger selection </i>
//    <edit> 
//      <loc> ( (unsigned char)((TIM2_SMCR >> 4) & 0x7), ((TIM2_SMCR = (TIM2_SMCR & ~(0x7UL << 4 )) | ((unsigned long)(Gui_u8:GuiVal & 0x7) << 4 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Field Item: TIM2_SMCR_SMS  -----------------------------------
// SVD Line: 13722

//  <item> SFDITEM_FIELD__TIM2_SMCR_SMS
//    <name> SMS </name>
//    <rw> 
//    <i> [Bits 2..0] RW (@ 0x40000008) Slave mode selection </i>
//    <edit> 
//      <loc> ( (unsigned char)((TIM2_SMCR >> 0) & 0x7), ((TIM2_SMCR = (TIM2_SMCR & ~(0x7UL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0x7) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Register RTree: TIM2_SMCR  -----------------------------------
// SVD Line: 13677

//  <rtree> SFDITEM_REG__TIM2_SMCR
//    <name> SMCR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40000008) slave mode control register </i>
//    <loc> ( (unsigned int)((TIM2_SMCR >> 0) & 0xFFFFFFFF), ((TIM2_SMCR = (TIM2_SMCR & ~(0xFFF7UL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFF7) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__TIM2_SMCR_ETP </item>
//    <item> SFDITEM_FIELD__TIM2_SMCR_ECE </item>
//    <item> SFDITEM_FIELD__TIM2_SMCR_ETPS </item>
//    <item> SFDITEM_FIELD__TIM2_SMCR_ETF </item>
//    <item> SFDITEM_FIELD__TIM2_SMCR_MSM </item>
//    <item> SFDITEM_FIELD__TIM2_SMCR_TS </item>
//    <item> SFDITEM_FIELD__TIM2_SMCR_SMS </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: TIM2_DIER  --------------------------------
// SVD Line: 13730

unsigned int TIM2_DIER __AT (0x4000000C);



// --------------------------------  Field Item: TIM2_DIER_TDE  -----------------------------------
// SVD Line: 13739

//  <item> SFDITEM_FIELD__TIM2_DIER_TDE
//    <name> TDE </name>
//    <rw> 
//    <i> [Bit 14] RW (@ 0x4000000C) Trigger DMA request enable </i>
//    <check> 
//      <loc> ( (unsigned int) TIM2_DIER ) </loc>
//      <o.14..14> TDE
//    </check>
//  </item>
//  


// -------------------------------  Field Item: TIM2_DIER_CC4DE  ----------------------------------
// SVD Line: 13745

//  <item> SFDITEM_FIELD__TIM2_DIER_CC4DE
//    <name> CC4DE </name>
//    <rw> 
//    <i> [Bit 12] RW (@ 0x4000000C) Capture/Compare 4 DMA request  enable </i>
//    <check> 
//      <loc> ( (unsigned int) TIM2_DIER ) </loc>
//      <o.12..12> CC4DE
//    </check>
//  </item>
//  


// -------------------------------  Field Item: TIM2_DIER_CC3DE  ----------------------------------
// SVD Line: 13752

//  <item> SFDITEM_FIELD__TIM2_DIER_CC3DE
//    <name> CC3DE </name>
//    <rw> 
//    <i> [Bit 11] RW (@ 0x4000000C) Capture/Compare 3 DMA request  enable </i>
//    <check> 
//      <loc> ( (unsigned int) TIM2_DIER ) </loc>
//      <o.11..11> CC3DE
//    </check>
//  </item>
//  


// -------------------------------  Field Item: TIM2_DIER_CC2DE  ----------------------------------
// SVD Line: 13759

//  <item> SFDITEM_FIELD__TIM2_DIER_CC2DE
//    <name> CC2DE </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x4000000C) Capture/Compare 2 DMA request  enable </i>
//    <check> 
//      <loc> ( (unsigned int) TIM2_DIER ) </loc>
//      <o.10..10> CC2DE
//    </check>
//  </item>
//  


// -------------------------------  Field Item: TIM2_DIER_CC1DE  ----------------------------------
// SVD Line: 13766

//  <item> SFDITEM_FIELD__TIM2_DIER_CC1DE
//    <name> CC1DE </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x4000000C) Capture/Compare 1 DMA request  enable </i>
//    <check> 
//      <loc> ( (unsigned int) TIM2_DIER ) </loc>
//      <o.9..9> CC1DE
//    </check>
//  </item>
//  


// --------------------------------  Field Item: TIM2_DIER_UDE  -----------------------------------
// SVD Line: 13773

//  <item> SFDITEM_FIELD__TIM2_DIER_UDE
//    <name> UDE </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x4000000C) Update DMA request enable </i>
//    <check> 
//      <loc> ( (unsigned int) TIM2_DIER ) </loc>
//      <o.8..8> UDE
//    </check>
//  </item>
//  


// --------------------------------  Field Item: TIM2_DIER_TIE  -----------------------------------
// SVD Line: 13779

//  <item> SFDITEM_FIELD__TIM2_DIER_TIE
//    <name> TIE </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x4000000C) Trigger interrupt enable </i>
//    <check> 
//      <loc> ( (unsigned int) TIM2_DIER ) </loc>
//      <o.6..6> TIE
//    </check>
//  </item>
//  


// -------------------------------  Field Item: TIM2_DIER_CC4IE  ----------------------------------
// SVD Line: 13785

//  <item> SFDITEM_FIELD__TIM2_DIER_CC4IE
//    <name> CC4IE </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x4000000C) Capture/Compare 4 interrupt  enable </i>
//    <check> 
//      <loc> ( (unsigned int) TIM2_DIER ) </loc>
//      <o.4..4> CC4IE
//    </check>
//  </item>
//  


// -------------------------------  Field Item: TIM2_DIER_CC3IE  ----------------------------------
// SVD Line: 13792

//  <item> SFDITEM_FIELD__TIM2_DIER_CC3IE
//    <name> CC3IE </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x4000000C) Capture/Compare 3 interrupt  enable </i>
//    <check> 
//      <loc> ( (unsigned int) TIM2_DIER ) </loc>
//      <o.3..3> CC3IE
//    </check>
//  </item>
//  


// -------------------------------  Field Item: TIM2_DIER_CC2IE  ----------------------------------
// SVD Line: 13799

//  <item> SFDITEM_FIELD__TIM2_DIER_CC2IE
//    <name> CC2IE </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x4000000C) Capture/Compare 2 interrupt  enable </i>
//    <check> 
//      <loc> ( (unsigned int) TIM2_DIER ) </loc>
//      <o.2..2> CC2IE
//    </check>
//  </item>
//  


// -------------------------------  Field Item: TIM2_DIER_CC1IE  ----------------------------------
// SVD Line: 13806

//  <item> SFDITEM_FIELD__TIM2_DIER_CC1IE
//    <name> CC1IE </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x4000000C) Capture/Compare 1 interrupt  enable </i>
//    <check> 
//      <loc> ( (unsigned int) TIM2_DIER ) </loc>
//      <o.1..1> CC1IE
//    </check>
//  </item>
//  


// --------------------------------  Field Item: TIM2_DIER_UIE  -----------------------------------
// SVD Line: 13813

//  <item> SFDITEM_FIELD__TIM2_DIER_UIE
//    <name> UIE </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x4000000C) Update interrupt enable </i>
//    <check> 
//      <loc> ( (unsigned int) TIM2_DIER ) </loc>
//      <o.0..0> UIE
//    </check>
//  </item>
//  


// --------------------------------  Register RTree: TIM2_DIER  -----------------------------------
// SVD Line: 13730

//  <rtree> SFDITEM_REG__TIM2_DIER
//    <name> DIER </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4000000C) DMA/Interrupt enable register </i>
//    <loc> ( (unsigned int)((TIM2_DIER >> 0) & 0xFFFFFFFF), ((TIM2_DIER = (TIM2_DIER & ~(0x5F5FUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x5F5F) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__TIM2_DIER_TDE </item>
//    <item> SFDITEM_FIELD__TIM2_DIER_CC4DE </item>
//    <item> SFDITEM_FIELD__TIM2_DIER_CC3DE </item>
//    <item> SFDITEM_FIELD__TIM2_DIER_CC2DE </item>
//    <item> SFDITEM_FIELD__TIM2_DIER_CC1DE </item>
//    <item> SFDITEM_FIELD__TIM2_DIER_UDE </item>
//    <item> SFDITEM_FIELD__TIM2_DIER_TIE </item>
//    <item> SFDITEM_FIELD__TIM2_DIER_CC4IE </item>
//    <item> SFDITEM_FIELD__TIM2_DIER_CC3IE </item>
//    <item> SFDITEM_FIELD__TIM2_DIER_CC2IE </item>
//    <item> SFDITEM_FIELD__TIM2_DIER_CC1IE </item>
//    <item> SFDITEM_FIELD__TIM2_DIER_UIE </item>
//  </rtree>
//  


// -----------------------------  Register Item Address: TIM2_SR  ---------------------------------
// SVD Line: 13821

unsigned int TIM2_SR __AT (0x40000010);



// --------------------------------  Field Item: TIM2_SR_CC4OF  -----------------------------------
// SVD Line: 13830

//  <item> SFDITEM_FIELD__TIM2_SR_CC4OF
//    <name> CC4OF </name>
//    <rw> 
//    <i> [Bit 12] RW (@ 0x40000010) Capture/Compare 4 overcapture  flag </i>
//    <check> 
//      <loc> ( (unsigned int) TIM2_SR ) </loc>
//      <o.12..12> CC4OF
//    </check>
//  </item>
//  


// --------------------------------  Field Item: TIM2_SR_CC3OF  -----------------------------------
// SVD Line: 13837

//  <item> SFDITEM_FIELD__TIM2_SR_CC3OF
//    <name> CC3OF </name>
//    <rw> 
//    <i> [Bit 11] RW (@ 0x40000010) Capture/Compare 3 overcapture  flag </i>
//    <check> 
//      <loc> ( (unsigned int) TIM2_SR ) </loc>
//      <o.11..11> CC3OF
//    </check>
//  </item>
//  


// --------------------------------  Field Item: TIM2_SR_CC2OF  -----------------------------------
// SVD Line: 13844

//  <item> SFDITEM_FIELD__TIM2_SR_CC2OF
//    <name> CC2OF </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x40000010) Capture/compare 2 overcapture  flag </i>
//    <check> 
//      <loc> ( (unsigned int) TIM2_SR ) </loc>
//      <o.10..10> CC2OF
//    </check>
//  </item>
//  


// --------------------------------  Field Item: TIM2_SR_CC1OF  -----------------------------------
// SVD Line: 13851

//  <item> SFDITEM_FIELD__TIM2_SR_CC1OF
//    <name> CC1OF </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x40000010) Capture/Compare 1 overcapture  flag </i>
//    <check> 
//      <loc> ( (unsigned int) TIM2_SR ) </loc>
//      <o.9..9> CC1OF
//    </check>
//  </item>
//  


// ---------------------------------  Field Item: TIM2_SR_TIF  ------------------------------------
// SVD Line: 13858

//  <item> SFDITEM_FIELD__TIM2_SR_TIF
//    <name> TIF </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x40000010) Trigger interrupt flag </i>
//    <check> 
//      <loc> ( (unsigned int) TIM2_SR ) </loc>
//      <o.6..6> TIF
//    </check>
//  </item>
//  


// --------------------------------  Field Item: TIM2_SR_CC4IF  -----------------------------------
// SVD Line: 13864

//  <item> SFDITEM_FIELD__TIM2_SR_CC4IF
//    <name> CC4IF </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x40000010) Capture/Compare 4 interrupt  flag </i>
//    <check> 
//      <loc> ( (unsigned int) TIM2_SR ) </loc>
//      <o.4..4> CC4IF
//    </check>
//  </item>
//  


// --------------------------------  Field Item: TIM2_SR_CC3IF  -----------------------------------
// SVD Line: 13871

//  <item> SFDITEM_FIELD__TIM2_SR_CC3IF
//    <name> CC3IF </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x40000010) Capture/Compare 3 interrupt  flag </i>
//    <check> 
//      <loc> ( (unsigned int) TIM2_SR ) </loc>
//      <o.3..3> CC3IF
//    </check>
//  </item>
//  


// --------------------------------  Field Item: TIM2_SR_CC2IF  -----------------------------------
// SVD Line: 13878

//  <item> SFDITEM_FIELD__TIM2_SR_CC2IF
//    <name> CC2IF </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x40000010) Capture/Compare 2 interrupt  flag </i>
//    <check> 
//      <loc> ( (unsigned int) TIM2_SR ) </loc>
//      <o.2..2> CC2IF
//    </check>
//  </item>
//  


// --------------------------------  Field Item: TIM2_SR_CC1IF  -----------------------------------
// SVD Line: 13885

//  <item> SFDITEM_FIELD__TIM2_SR_CC1IF
//    <name> CC1IF </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x40000010) Capture/compare 1 interrupt  flag </i>
//    <check> 
//      <loc> ( (unsigned int) TIM2_SR ) </loc>
//      <o.1..1> CC1IF
//    </check>
//  </item>
//  


// ---------------------------------  Field Item: TIM2_SR_UIF  ------------------------------------
// SVD Line: 13892

//  <item> SFDITEM_FIELD__TIM2_SR_UIF
//    <name> UIF </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40000010) Update interrupt flag </i>
//    <check> 
//      <loc> ( (unsigned int) TIM2_SR ) </loc>
//      <o.0..0> UIF
//    </check>
//  </item>
//  


// ---------------------------------  Register RTree: TIM2_SR  ------------------------------------
// SVD Line: 13821

//  <rtree> SFDITEM_REG__TIM2_SR
//    <name> SR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40000010) status register </i>
//    <loc> ( (unsigned int)((TIM2_SR >> 0) & 0xFFFFFFFF), ((TIM2_SR = (TIM2_SR & ~(0x1E5FUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1E5F) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__TIM2_SR_CC4OF </item>
//    <item> SFDITEM_FIELD__TIM2_SR_CC3OF </item>
//    <item> SFDITEM_FIELD__TIM2_SR_CC2OF </item>
//    <item> SFDITEM_FIELD__TIM2_SR_CC1OF </item>
//    <item> SFDITEM_FIELD__TIM2_SR_TIF </item>
//    <item> SFDITEM_FIELD__TIM2_SR_CC4IF </item>
//    <item> SFDITEM_FIELD__TIM2_SR_CC3IF </item>
//    <item> SFDITEM_FIELD__TIM2_SR_CC2IF </item>
//    <item> SFDITEM_FIELD__TIM2_SR_CC1IF </item>
//    <item> SFDITEM_FIELD__TIM2_SR_UIF </item>
//  </rtree>
//  


// -----------------------------  Register Item Address: TIM2_EGR  --------------------------------
// SVD Line: 13900

unsigned int TIM2_EGR __AT (0x40000014);



// ---------------------------------  Field Item: TIM2_EGR_TG  ------------------------------------
// SVD Line: 13909

//  <item> SFDITEM_FIELD__TIM2_EGR_TG
//    <name> TG </name>
//    <w> 
//    <i> [Bit 6] WO (@ 0x40000014) Trigger generation </i>
//    <check> 
//      <loc> ( (unsigned int) TIM2_EGR ) </loc>
//      <o.6..6> TG
//    </check>
//  </item>
//  


// --------------------------------  Field Item: TIM2_EGR_CC4G  -----------------------------------
// SVD Line: 13915

//  <item> SFDITEM_FIELD__TIM2_EGR_CC4G
//    <name> CC4G </name>
//    <w> 
//    <i> [Bit 4] WO (@ 0x40000014) Capture/compare 4  generation </i>
//    <check> 
//      <loc> ( (unsigned int) TIM2_EGR ) </loc>
//      <o.4..4> CC4G
//    </check>
//  </item>
//  


// --------------------------------  Field Item: TIM2_EGR_CC3G  -----------------------------------
// SVD Line: 13922

//  <item> SFDITEM_FIELD__TIM2_EGR_CC3G
//    <name> CC3G </name>
//    <w> 
//    <i> [Bit 3] WO (@ 0x40000014) Capture/compare 3  generation </i>
//    <check> 
//      <loc> ( (unsigned int) TIM2_EGR ) </loc>
//      <o.3..3> CC3G
//    </check>
//  </item>
//  


// --------------------------------  Field Item: TIM2_EGR_CC2G  -----------------------------------
// SVD Line: 13929

//  <item> SFDITEM_FIELD__TIM2_EGR_CC2G
//    <name> CC2G </name>
//    <w> 
//    <i> [Bit 2] WO (@ 0x40000014) Capture/compare 2  generation </i>
//    <check> 
//      <loc> ( (unsigned int) TIM2_EGR ) </loc>
//      <o.2..2> CC2G
//    </check>
//  </item>
//  


// --------------------------------  Field Item: TIM2_EGR_CC1G  -----------------------------------
// SVD Line: 13936

//  <item> SFDITEM_FIELD__TIM2_EGR_CC1G
//    <name> CC1G </name>
//    <w> 
//    <i> [Bit 1] WO (@ 0x40000014) Capture/compare 1  generation </i>
//    <check> 
//      <loc> ( (unsigned int) TIM2_EGR ) </loc>
//      <o.1..1> CC1G
//    </check>
//  </item>
//  


// ---------------------------------  Field Item: TIM2_EGR_UG  ------------------------------------
// SVD Line: 13943

//  <item> SFDITEM_FIELD__TIM2_EGR_UG
//    <name> UG </name>
//    <w> 
//    <i> [Bit 0] WO (@ 0x40000014) Update generation </i>
//    <check> 
//      <loc> ( (unsigned int) TIM2_EGR ) </loc>
//      <o.0..0> UG
//    </check>
//  </item>
//  


// --------------------------------  Register RTree: TIM2_EGR  ------------------------------------
// SVD Line: 13900

//  <rtree> SFDITEM_REG__TIM2_EGR
//    <name> EGR </name>
//    <w> 
//    <i> [Bits 31..0] WO (@ 0x40000014) event generation register </i>
//    <loc> ( (unsigned int)((TIM2_EGR >> 0) & 0xFFFFFFFF), ((TIM2_EGR = (TIM2_EGR & ~(0x5FUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x5F) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__TIM2_EGR_TG </item>
//    <item> SFDITEM_FIELD__TIM2_EGR_CC4G </item>
//    <item> SFDITEM_FIELD__TIM2_EGR_CC3G </item>
//    <item> SFDITEM_FIELD__TIM2_EGR_CC2G </item>
//    <item> SFDITEM_FIELD__TIM2_EGR_CC1G </item>
//    <item> SFDITEM_FIELD__TIM2_EGR_UG </item>
//  </rtree>
//  


// ------------------------  Register Item Address: TIM2_CCMR1_Output  ----------------------------
// SVD Line: 13951

unsigned int TIM2_CCMR1_Output __AT (0x40000018);



// ---------------------------  Field Item: TIM2_CCMR1_Output_OC2CE  ------------------------------
// SVD Line: 13961

//  <item> SFDITEM_FIELD__TIM2_CCMR1_Output_OC2CE
//    <name> OC2CE </name>
//    <rw> 
//    <i> [Bit 15] RW (@ 0x40000018) OC2CE </i>
//    <check> 
//      <loc> ( (unsigned int) TIM2_CCMR1_Output ) </loc>
//      <o.15..15> OC2CE
//    </check>
//  </item>
//  


// ---------------------------  Field Item: TIM2_CCMR1_Output_OC2M  -------------------------------
// SVD Line: 13967

//  <item> SFDITEM_FIELD__TIM2_CCMR1_Output_OC2M
//    <name> OC2M </name>
//    <rw> 
//    <i> [Bits 14..12] RW (@ 0x40000018) OC2M </i>
//    <edit> 
//      <loc> ( (unsigned char)((TIM2_CCMR1_Output >> 12) & 0x7), ((TIM2_CCMR1_Output = (TIM2_CCMR1_Output & ~(0x7UL << 12 )) | ((unsigned long)(Gui_u8:GuiVal & 0x7) << 12 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Field Item: TIM2_CCMR1_Output_OC2PE  ------------------------------
// SVD Line: 13973

//  <item> SFDITEM_FIELD__TIM2_CCMR1_Output_OC2PE
//    <name> OC2PE </name>
//    <rw> 
//    <i> [Bit 11] RW (@ 0x40000018) OC2PE </i>
//    <check> 
//      <loc> ( (unsigned int) TIM2_CCMR1_Output ) </loc>
//      <o.11..11> OC2PE
//    </check>
//  </item>
//  


// ---------------------------  Field Item: TIM2_CCMR1_Output_OC2FE  ------------------------------
// SVD Line: 13979

//  <item> SFDITEM_FIELD__TIM2_CCMR1_Output_OC2FE
//    <name> OC2FE </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x40000018) OC2FE </i>
//    <check> 
//      <loc> ( (unsigned int) TIM2_CCMR1_Output ) </loc>
//      <o.10..10> OC2FE
//    </check>
//  </item>
//  


// ---------------------------  Field Item: TIM2_CCMR1_Output_CC2S  -------------------------------
// SVD Line: 13985

//  <item> SFDITEM_FIELD__TIM2_CCMR1_Output_CC2S
//    <name> CC2S </name>
//    <rw> 
//    <i> [Bits 9..8] RW (@ 0x40000018) CC2S </i>
//    <edit> 
//      <loc> ( (unsigned char)((TIM2_CCMR1_Output >> 8) & 0x3), ((TIM2_CCMR1_Output = (TIM2_CCMR1_Output & ~(0x3UL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Field Item: TIM2_CCMR1_Output_OC1CE  ------------------------------
// SVD Line: 13991

//  <item> SFDITEM_FIELD__TIM2_CCMR1_Output_OC1CE
//    <name> OC1CE </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x40000018) OC1CE </i>
//    <check> 
//      <loc> ( (unsigned int) TIM2_CCMR1_Output ) </loc>
//      <o.7..7> OC1CE
//    </check>
//  </item>
//  


// ---------------------------  Field Item: TIM2_CCMR1_Output_OC1M  -------------------------------
// SVD Line: 13997

//  <item> SFDITEM_FIELD__TIM2_CCMR1_Output_OC1M
//    <name> OC1M </name>
//    <rw> 
//    <i> [Bits 6..4] RW (@ 0x40000018) OC1M </i>
//    <edit> 
//      <loc> ( (unsigned char)((TIM2_CCMR1_Output >> 4) & 0x7), ((TIM2_CCMR1_Output = (TIM2_CCMR1_Output & ~(0x7UL << 4 )) | ((unsigned long)(Gui_u8:GuiVal & 0x7) << 4 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Field Item: TIM2_CCMR1_Output_OC1PE  ------------------------------
// SVD Line: 14003

//  <item> SFDITEM_FIELD__TIM2_CCMR1_Output_OC1PE
//    <name> OC1PE </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x40000018) OC1PE </i>
//    <check> 
//      <loc> ( (unsigned int) TIM2_CCMR1_Output ) </loc>
//      <o.3..3> OC1PE
//    </check>
//  </item>
//  


// ---------------------------  Field Item: TIM2_CCMR1_Output_OC1FE  ------------------------------
// SVD Line: 14009

//  <item> SFDITEM_FIELD__TIM2_CCMR1_Output_OC1FE
//    <name> OC1FE </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x40000018) OC1FE </i>
//    <check> 
//      <loc> ( (unsigned int) TIM2_CCMR1_Output ) </loc>
//      <o.2..2> OC1FE
//    </check>
//  </item>
//  


// ---------------------------  Field Item: TIM2_CCMR1_Output_CC1S  -------------------------------
// SVD Line: 14015

//  <item> SFDITEM_FIELD__TIM2_CCMR1_Output_CC1S
//    <name> CC1S </name>
//    <rw> 
//    <i> [Bits 1..0] RW (@ 0x40000018) CC1S </i>
//    <edit> 
//      <loc> ( (unsigned char)((TIM2_CCMR1_Output >> 0) & 0x3), ((TIM2_CCMR1_Output = (TIM2_CCMR1_Output & ~(0x3UL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Register RTree: TIM2_CCMR1_Output  -------------------------------
// SVD Line: 13951

//  <rtree> SFDITEM_REG__TIM2_CCMR1_Output
//    <name> CCMR1_Output </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40000018) capture/compare mode register 1 (output  mode) </i>
//    <loc> ( (unsigned int)((TIM2_CCMR1_Output >> 0) & 0xFFFFFFFF), ((TIM2_CCMR1_Output = (TIM2_CCMR1_Output & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__TIM2_CCMR1_Output_OC2CE </item>
//    <item> SFDITEM_FIELD__TIM2_CCMR1_Output_OC2M </item>
//    <item> SFDITEM_FIELD__TIM2_CCMR1_Output_OC2PE </item>
//    <item> SFDITEM_FIELD__TIM2_CCMR1_Output_OC2FE </item>
//    <item> SFDITEM_FIELD__TIM2_CCMR1_Output_CC2S </item>
//    <item> SFDITEM_FIELD__TIM2_CCMR1_Output_OC1CE </item>
//    <item> SFDITEM_FIELD__TIM2_CCMR1_Output_OC1M </item>
//    <item> SFDITEM_FIELD__TIM2_CCMR1_Output_OC1PE </item>
//    <item> SFDITEM_FIELD__TIM2_CCMR1_Output_OC1FE </item>
//    <item> SFDITEM_FIELD__TIM2_CCMR1_Output_CC1S </item>
//  </rtree>
//  


// -------------------------  Register Item Address: TIM2_CCMR1_Input  ----------------------------
// SVD Line: 14023

unsigned int TIM2_CCMR1_Input __AT (0x40000018);



// ----------------------------  Field Item: TIM2_CCMR1_Input_IC2F  -------------------------------
// SVD Line: 14034

//  <item> SFDITEM_FIELD__TIM2_CCMR1_Input_IC2F
//    <name> IC2F </name>
//    <rw> 
//    <i> [Bits 15..12] RW (@ 0x40000018) Input capture 2 filter </i>
//    <edit> 
//      <loc> ( (unsigned char)((TIM2_CCMR1_Input >> 12) & 0xF), ((TIM2_CCMR1_Input = (TIM2_CCMR1_Input & ~(0xFUL << 12 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 12 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Field Item: TIM2_CCMR1_Input_IC2PCS  ------------------------------
// SVD Line: 14040

//  <item> SFDITEM_FIELD__TIM2_CCMR1_Input_IC2PCS
//    <name> IC2PCS </name>
//    <rw> 
//    <i> [Bits 11..10] RW (@ 0x40000018) Input capture 2 prescaler </i>
//    <edit> 
//      <loc> ( (unsigned char)((TIM2_CCMR1_Input >> 10) & 0x3), ((TIM2_CCMR1_Input = (TIM2_CCMR1_Input & ~(0x3UL << 10 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 10 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Field Item: TIM2_CCMR1_Input_CC2S  -------------------------------
// SVD Line: 14046

//  <item> SFDITEM_FIELD__TIM2_CCMR1_Input_CC2S
//    <name> CC2S </name>
//    <rw> 
//    <i> [Bits 9..8] RW (@ 0x40000018) Capture/Compare 2  selection </i>
//    <edit> 
//      <loc> ( (unsigned char)((TIM2_CCMR1_Input >> 8) & 0x3), ((TIM2_CCMR1_Input = (TIM2_CCMR1_Input & ~(0x3UL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Field Item: TIM2_CCMR1_Input_IC1F  -------------------------------
// SVD Line: 14053

//  <item> SFDITEM_FIELD__TIM2_CCMR1_Input_IC1F
//    <name> IC1F </name>
//    <rw> 
//    <i> [Bits 7..4] RW (@ 0x40000018) Input capture 1 filter </i>
//    <edit> 
//      <loc> ( (unsigned char)((TIM2_CCMR1_Input >> 4) & 0xF), ((TIM2_CCMR1_Input = (TIM2_CCMR1_Input & ~(0xFUL << 4 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 4 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Field Item: TIM2_CCMR1_Input_ICPCS  -------------------------------
// SVD Line: 14059

//  <item> SFDITEM_FIELD__TIM2_CCMR1_Input_ICPCS
//    <name> ICPCS </name>
//    <rw> 
//    <i> [Bits 3..2] RW (@ 0x40000018) Input capture 1 prescaler </i>
//    <edit> 
//      <loc> ( (unsigned char)((TIM2_CCMR1_Input >> 2) & 0x3), ((TIM2_CCMR1_Input = (TIM2_CCMR1_Input & ~(0x3UL << 2 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 2 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Field Item: TIM2_CCMR1_Input_CC1S  -------------------------------
// SVD Line: 14065

//  <item> SFDITEM_FIELD__TIM2_CCMR1_Input_CC1S
//    <name> CC1S </name>
//    <rw> 
//    <i> [Bits 1..0] RW (@ 0x40000018) Capture/Compare 1  selection </i>
//    <edit> 
//      <loc> ( (unsigned char)((TIM2_CCMR1_Input >> 0) & 0x3), ((TIM2_CCMR1_Input = (TIM2_CCMR1_Input & ~(0x3UL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Register RTree: TIM2_CCMR1_Input  --------------------------------
// SVD Line: 14023

//  <rtree> SFDITEM_REG__TIM2_CCMR1_Input
//    <name> CCMR1_Input </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40000018) capture/compare mode register 1 (input  mode) </i>
//    <loc> ( (unsigned int)((TIM2_CCMR1_Input >> 0) & 0xFFFFFFFF), ((TIM2_CCMR1_Input = (TIM2_CCMR1_Input & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__TIM2_CCMR1_Input_IC2F </item>
//    <item> SFDITEM_FIELD__TIM2_CCMR1_Input_IC2PCS </item>
//    <item> SFDITEM_FIELD__TIM2_CCMR1_Input_CC2S </item>
//    <item> SFDITEM_FIELD__TIM2_CCMR1_Input_IC1F </item>
//    <item> SFDITEM_FIELD__TIM2_CCMR1_Input_ICPCS </item>
//    <item> SFDITEM_FIELD__TIM2_CCMR1_Input_CC1S </item>
//  </rtree>
//  


// ------------------------  Register Item Address: TIM2_CCMR2_Output  ----------------------------
// SVD Line: 14074

unsigned int TIM2_CCMR2_Output __AT (0x4000001C);



// ---------------------------  Field Item: TIM2_CCMR2_Output_O24CE  ------------------------------
// SVD Line: 14084

//  <item> SFDITEM_FIELD__TIM2_CCMR2_Output_O24CE
//    <name> O24CE </name>
//    <rw> 
//    <i> [Bit 15] RW (@ 0x4000001C) O24CE </i>
//    <check> 
//      <loc> ( (unsigned int) TIM2_CCMR2_Output ) </loc>
//      <o.15..15> O24CE
//    </check>
//  </item>
//  


// ---------------------------  Field Item: TIM2_CCMR2_Output_OC4M  -------------------------------
// SVD Line: 14090

//  <item> SFDITEM_FIELD__TIM2_CCMR2_Output_OC4M
//    <name> OC4M </name>
//    <rw> 
//    <i> [Bits 14..12] RW (@ 0x4000001C) OC4M </i>
//    <edit> 
//      <loc> ( (unsigned char)((TIM2_CCMR2_Output >> 12) & 0x7), ((TIM2_CCMR2_Output = (TIM2_CCMR2_Output & ~(0x7UL << 12 )) | ((unsigned long)(Gui_u8:GuiVal & 0x7) << 12 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Field Item: TIM2_CCMR2_Output_OC4PE  ------------------------------
// SVD Line: 14096

//  <item> SFDITEM_FIELD__TIM2_CCMR2_Output_OC4PE
//    <name> OC4PE </name>
//    <rw> 
//    <i> [Bit 11] RW (@ 0x4000001C) OC4PE </i>
//    <check> 
//      <loc> ( (unsigned int) TIM2_CCMR2_Output ) </loc>
//      <o.11..11> OC4PE
//    </check>
//  </item>
//  


// ---------------------------  Field Item: TIM2_CCMR2_Output_OC4FE  ------------------------------
// SVD Line: 14102

//  <item> SFDITEM_FIELD__TIM2_CCMR2_Output_OC4FE
//    <name> OC4FE </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x4000001C) OC4FE </i>
//    <check> 
//      <loc> ( (unsigned int) TIM2_CCMR2_Output ) </loc>
//      <o.10..10> OC4FE
//    </check>
//  </item>
//  


// ---------------------------  Field Item: TIM2_CCMR2_Output_CC4S  -------------------------------
// SVD Line: 14108

//  <item> SFDITEM_FIELD__TIM2_CCMR2_Output_CC4S
//    <name> CC4S </name>
//    <rw> 
//    <i> [Bits 9..8] RW (@ 0x4000001C) CC4S </i>
//    <edit> 
//      <loc> ( (unsigned char)((TIM2_CCMR2_Output >> 8) & 0x3), ((TIM2_CCMR2_Output = (TIM2_CCMR2_Output & ~(0x3UL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Field Item: TIM2_CCMR2_Output_OC3CE  ------------------------------
// SVD Line: 14114

//  <item> SFDITEM_FIELD__TIM2_CCMR2_Output_OC3CE
//    <name> OC3CE </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x4000001C) OC3CE </i>
//    <check> 
//      <loc> ( (unsigned int) TIM2_CCMR2_Output ) </loc>
//      <o.7..7> OC3CE
//    </check>
//  </item>
//  


// ---------------------------  Field Item: TIM2_CCMR2_Output_OC3M  -------------------------------
// SVD Line: 14120

//  <item> SFDITEM_FIELD__TIM2_CCMR2_Output_OC3M
//    <name> OC3M </name>
//    <rw> 
//    <i> [Bits 6..4] RW (@ 0x4000001C) OC3M </i>
//    <edit> 
//      <loc> ( (unsigned char)((TIM2_CCMR2_Output >> 4) & 0x7), ((TIM2_CCMR2_Output = (TIM2_CCMR2_Output & ~(0x7UL << 4 )) | ((unsigned long)(Gui_u8:GuiVal & 0x7) << 4 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Field Item: TIM2_CCMR2_Output_OC3PE  ------------------------------
// SVD Line: 14126

//  <item> SFDITEM_FIELD__TIM2_CCMR2_Output_OC3PE
//    <name> OC3PE </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x4000001C) OC3PE </i>
//    <check> 
//      <loc> ( (unsigned int) TIM2_CCMR2_Output ) </loc>
//      <o.3..3> OC3PE
//    </check>
//  </item>
//  


// ---------------------------  Field Item: TIM2_CCMR2_Output_OC3FE  ------------------------------
// SVD Line: 14132

//  <item> SFDITEM_FIELD__TIM2_CCMR2_Output_OC3FE
//    <name> OC3FE </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x4000001C) OC3FE </i>
//    <check> 
//      <loc> ( (unsigned int) TIM2_CCMR2_Output ) </loc>
//      <o.2..2> OC3FE
//    </check>
//  </item>
//  


// ---------------------------  Field Item: TIM2_CCMR2_Output_CC3S  -------------------------------
// SVD Line: 14138

//  <item> SFDITEM_FIELD__TIM2_CCMR2_Output_CC3S
//    <name> CC3S </name>
//    <rw> 
//    <i> [Bits 1..0] RW (@ 0x4000001C) CC3S </i>
//    <edit> 
//      <loc> ( (unsigned char)((TIM2_CCMR2_Output >> 0) & 0x3), ((TIM2_CCMR2_Output = (TIM2_CCMR2_Output & ~(0x3UL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Register RTree: TIM2_CCMR2_Output  -------------------------------
// SVD Line: 14074

//  <rtree> SFDITEM_REG__TIM2_CCMR2_Output
//    <name> CCMR2_Output </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4000001C) capture/compare mode register 2 (output  mode) </i>
//    <loc> ( (unsigned int)((TIM2_CCMR2_Output >> 0) & 0xFFFFFFFF), ((TIM2_CCMR2_Output = (TIM2_CCMR2_Output & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__TIM2_CCMR2_Output_O24CE </item>
//    <item> SFDITEM_FIELD__TIM2_CCMR2_Output_OC4M </item>
//    <item> SFDITEM_FIELD__TIM2_CCMR2_Output_OC4PE </item>
//    <item> SFDITEM_FIELD__TIM2_CCMR2_Output_OC4FE </item>
//    <item> SFDITEM_FIELD__TIM2_CCMR2_Output_CC4S </item>
//    <item> SFDITEM_FIELD__TIM2_CCMR2_Output_OC3CE </item>
//    <item> SFDITEM_FIELD__TIM2_CCMR2_Output_OC3M </item>
//    <item> SFDITEM_FIELD__TIM2_CCMR2_Output_OC3PE </item>
//    <item> SFDITEM_FIELD__TIM2_CCMR2_Output_OC3FE </item>
//    <item> SFDITEM_FIELD__TIM2_CCMR2_Output_CC3S </item>
//  </rtree>
//  


// -------------------------  Register Item Address: TIM2_CCMR2_Input  ----------------------------
// SVD Line: 14146

unsigned int TIM2_CCMR2_Input __AT (0x4000001C);



// ----------------------------  Field Item: TIM2_CCMR2_Input_IC4F  -------------------------------
// SVD Line: 14157

//  <item> SFDITEM_FIELD__TIM2_CCMR2_Input_IC4F
//    <name> IC4F </name>
//    <rw> 
//    <i> [Bits 15..12] RW (@ 0x4000001C) Input capture 4 filter </i>
//    <edit> 
//      <loc> ( (unsigned char)((TIM2_CCMR2_Input >> 12) & 0xF), ((TIM2_CCMR2_Input = (TIM2_CCMR2_Input & ~(0xFUL << 12 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 12 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Field Item: TIM2_CCMR2_Input_IC4PSC  ------------------------------
// SVD Line: 14163

//  <item> SFDITEM_FIELD__TIM2_CCMR2_Input_IC4PSC
//    <name> IC4PSC </name>
//    <rw> 
//    <i> [Bits 11..10] RW (@ 0x4000001C) Input capture 4 prescaler </i>
//    <edit> 
//      <loc> ( (unsigned char)((TIM2_CCMR2_Input >> 10) & 0x3), ((TIM2_CCMR2_Input = (TIM2_CCMR2_Input & ~(0x3UL << 10 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 10 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Field Item: TIM2_CCMR2_Input_CC4S  -------------------------------
// SVD Line: 14169

//  <item> SFDITEM_FIELD__TIM2_CCMR2_Input_CC4S
//    <name> CC4S </name>
//    <rw> 
//    <i> [Bits 9..8] RW (@ 0x4000001C) Capture/Compare 4  selection </i>
//    <edit> 
//      <loc> ( (unsigned char)((TIM2_CCMR2_Input >> 8) & 0x3), ((TIM2_CCMR2_Input = (TIM2_CCMR2_Input & ~(0x3UL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Field Item: TIM2_CCMR2_Input_IC3F  -------------------------------
// SVD Line: 14176

//  <item> SFDITEM_FIELD__TIM2_CCMR2_Input_IC3F
//    <name> IC3F </name>
//    <rw> 
//    <i> [Bits 7..4] RW (@ 0x4000001C) Input capture 3 filter </i>
//    <edit> 
//      <loc> ( (unsigned char)((TIM2_CCMR2_Input >> 4) & 0xF), ((TIM2_CCMR2_Input = (TIM2_CCMR2_Input & ~(0xFUL << 4 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 4 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Field Item: TIM2_CCMR2_Input_IC3PSC  ------------------------------
// SVD Line: 14182

//  <item> SFDITEM_FIELD__TIM2_CCMR2_Input_IC3PSC
//    <name> IC3PSC </name>
//    <rw> 
//    <i> [Bits 3..2] RW (@ 0x4000001C) Input capture 3 prescaler </i>
//    <edit> 
//      <loc> ( (unsigned char)((TIM2_CCMR2_Input >> 2) & 0x3), ((TIM2_CCMR2_Input = (TIM2_CCMR2_Input & ~(0x3UL << 2 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 2 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Field Item: TIM2_CCMR2_Input_CC3S  -------------------------------
// SVD Line: 14188

//  <item> SFDITEM_FIELD__TIM2_CCMR2_Input_CC3S
//    <name> CC3S </name>
//    <rw> 
//    <i> [Bits 1..0] RW (@ 0x4000001C) Capture/compare 3  selection </i>
//    <edit> 
//      <loc> ( (unsigned char)((TIM2_CCMR2_Input >> 0) & 0x3), ((TIM2_CCMR2_Input = (TIM2_CCMR2_Input & ~(0x3UL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Register RTree: TIM2_CCMR2_Input  --------------------------------
// SVD Line: 14146

//  <rtree> SFDITEM_REG__TIM2_CCMR2_Input
//    <name> CCMR2_Input </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4000001C) capture/compare mode register 2 (input  mode) </i>
//    <loc> ( (unsigned int)((TIM2_CCMR2_Input >> 0) & 0xFFFFFFFF), ((TIM2_CCMR2_Input = (TIM2_CCMR2_Input & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__TIM2_CCMR2_Input_IC4F </item>
//    <item> SFDITEM_FIELD__TIM2_CCMR2_Input_IC4PSC </item>
//    <item> SFDITEM_FIELD__TIM2_CCMR2_Input_CC4S </item>
//    <item> SFDITEM_FIELD__TIM2_CCMR2_Input_IC3F </item>
//    <item> SFDITEM_FIELD__TIM2_CCMR2_Input_IC3PSC </item>
//    <item> SFDITEM_FIELD__TIM2_CCMR2_Input_CC3S </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: TIM2_CCER  --------------------------------
// SVD Line: 14197

unsigned int TIM2_CCER __AT (0x40000020);



// -------------------------------  Field Item: TIM2_CCER_CC4NP  ----------------------------------
// SVD Line: 14207

//  <item> SFDITEM_FIELD__TIM2_CCER_CC4NP
//    <name> CC4NP </name>
//    <rw> 
//    <i> [Bit 15] RW (@ 0x40000020) Capture/Compare 4 output  Polarity </i>
//    <check> 
//      <loc> ( (unsigned int) TIM2_CCER ) </loc>
//      <o.15..15> CC4NP
//    </check>
//  </item>
//  


// -------------------------------  Field Item: TIM2_CCER_CC4P  -----------------------------------
// SVD Line: 14214

//  <item> SFDITEM_FIELD__TIM2_CCER_CC4P
//    <name> CC4P </name>
//    <rw> 
//    <i> [Bit 13] RW (@ 0x40000020) Capture/Compare 3 output  Polarity </i>
//    <check> 
//      <loc> ( (unsigned int) TIM2_CCER ) </loc>
//      <o.13..13> CC4P
//    </check>
//  </item>
//  


// -------------------------------  Field Item: TIM2_CCER_CC4E  -----------------------------------
// SVD Line: 14221

//  <item> SFDITEM_FIELD__TIM2_CCER_CC4E
//    <name> CC4E </name>
//    <rw> 
//    <i> [Bit 12] RW (@ 0x40000020) Capture/Compare 4 output  enable </i>
//    <check> 
//      <loc> ( (unsigned int) TIM2_CCER ) </loc>
//      <o.12..12> CC4E
//    </check>
//  </item>
//  


// -------------------------------  Field Item: TIM2_CCER_CC3NP  ----------------------------------
// SVD Line: 14228

//  <item> SFDITEM_FIELD__TIM2_CCER_CC3NP
//    <name> CC3NP </name>
//    <rw> 
//    <i> [Bit 11] RW (@ 0x40000020) Capture/Compare 3 output  Polarity </i>
//    <check> 
//      <loc> ( (unsigned int) TIM2_CCER ) </loc>
//      <o.11..11> CC3NP
//    </check>
//  </item>
//  


// -------------------------------  Field Item: TIM2_CCER_CC3P  -----------------------------------
// SVD Line: 14235

//  <item> SFDITEM_FIELD__TIM2_CCER_CC3P
//    <name> CC3P </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x40000020) Capture/Compare 3 output  Polarity </i>
//    <check> 
//      <loc> ( (unsigned int) TIM2_CCER ) </loc>
//      <o.9..9> CC3P
//    </check>
//  </item>
//  


// -------------------------------  Field Item: TIM2_CCER_CC3E  -----------------------------------
// SVD Line: 14242

//  <item> SFDITEM_FIELD__TIM2_CCER_CC3E
//    <name> CC3E </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x40000020) Capture/Compare 3 output  enable </i>
//    <check> 
//      <loc> ( (unsigned int) TIM2_CCER ) </loc>
//      <o.8..8> CC3E
//    </check>
//  </item>
//  


// -------------------------------  Field Item: TIM2_CCER_CC2NP  ----------------------------------
// SVD Line: 14249

//  <item> SFDITEM_FIELD__TIM2_CCER_CC2NP
//    <name> CC2NP </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x40000020) Capture/Compare 2 output  Polarity </i>
//    <check> 
//      <loc> ( (unsigned int) TIM2_CCER ) </loc>
//      <o.7..7> CC2NP
//    </check>
//  </item>
//  


// -------------------------------  Field Item: TIM2_CCER_CC2P  -----------------------------------
// SVD Line: 14256

//  <item> SFDITEM_FIELD__TIM2_CCER_CC2P
//    <name> CC2P </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x40000020) Capture/Compare 2 output  Polarity </i>
//    <check> 
//      <loc> ( (unsigned int) TIM2_CCER ) </loc>
//      <o.5..5> CC2P
//    </check>
//  </item>
//  


// -------------------------------  Field Item: TIM2_CCER_CC2E  -----------------------------------
// SVD Line: 14263

//  <item> SFDITEM_FIELD__TIM2_CCER_CC2E
//    <name> CC2E </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x40000020) Capture/Compare 2 output  enable </i>
//    <check> 
//      <loc> ( (unsigned int) TIM2_CCER ) </loc>
//      <o.4..4> CC2E
//    </check>
//  </item>
//  


// -------------------------------  Field Item: TIM2_CCER_CC1NP  ----------------------------------
// SVD Line: 14270

//  <item> SFDITEM_FIELD__TIM2_CCER_CC1NP
//    <name> CC1NP </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x40000020) Capture/Compare 1 output  Polarity </i>
//    <check> 
//      <loc> ( (unsigned int) TIM2_CCER ) </loc>
//      <o.3..3> CC1NP
//    </check>
//  </item>
//  


// -------------------------------  Field Item: TIM2_CCER_CC1P  -----------------------------------
// SVD Line: 14277

//  <item> SFDITEM_FIELD__TIM2_CCER_CC1P
//    <name> CC1P </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x40000020) Capture/Compare 1 output  Polarity </i>
//    <check> 
//      <loc> ( (unsigned int) TIM2_CCER ) </loc>
//      <o.1..1> CC1P
//    </check>
//  </item>
//  


// -------------------------------  Field Item: TIM2_CCER_CC1E  -----------------------------------
// SVD Line: 14284

//  <item> SFDITEM_FIELD__TIM2_CCER_CC1E
//    <name> CC1E </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40000020) Capture/Compare 1 output  enable </i>
//    <check> 
//      <loc> ( (unsigned int) TIM2_CCER ) </loc>
//      <o.0..0> CC1E
//    </check>
//  </item>
//  


// --------------------------------  Register RTree: TIM2_CCER  -----------------------------------
// SVD Line: 14197

//  <rtree> SFDITEM_REG__TIM2_CCER
//    <name> CCER </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40000020) capture/compare enable  register </i>
//    <loc> ( (unsigned int)((TIM2_CCER >> 0) & 0xFFFFFFFF), ((TIM2_CCER = (TIM2_CCER & ~(0xBBBBUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xBBBB) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__TIM2_CCER_CC4NP </item>
//    <item> SFDITEM_FIELD__TIM2_CCER_CC4P </item>
//    <item> SFDITEM_FIELD__TIM2_CCER_CC4E </item>
//    <item> SFDITEM_FIELD__TIM2_CCER_CC3NP </item>
//    <item> SFDITEM_FIELD__TIM2_CCER_CC3P </item>
//    <item> SFDITEM_FIELD__TIM2_CCER_CC3E </item>
//    <item> SFDITEM_FIELD__TIM2_CCER_CC2NP </item>
//    <item> SFDITEM_FIELD__TIM2_CCER_CC2P </item>
//    <item> SFDITEM_FIELD__TIM2_CCER_CC2E </item>
//    <item> SFDITEM_FIELD__TIM2_CCER_CC1NP </item>
//    <item> SFDITEM_FIELD__TIM2_CCER_CC1P </item>
//    <item> SFDITEM_FIELD__TIM2_CCER_CC1E </item>
//  </rtree>
//  


// -----------------------------  Register Item Address: TIM2_CNT  --------------------------------
// SVD Line: 14293

unsigned int TIM2_CNT __AT (0x40000024);



// -------------------------------  Field Item: TIM2_CNT_CNT_H  -----------------------------------
// SVD Line: 14302

//  <item> SFDITEM_FIELD__TIM2_CNT_CNT_H
//    <name> CNT_H </name>
//    <rw> 
//    <i> [Bits 31..16] RW (@ 0x40000024) High counter value </i>
//    <edit> 
//      <loc> ( (unsigned short)((TIM2_CNT >> 16) & 0xFFFF), ((TIM2_CNT = (TIM2_CNT & ~(0xFFFFUL << 16 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFFF) << 16 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Field Item: TIM2_CNT_CNT_L  -----------------------------------
// SVD Line: 14308

//  <item> SFDITEM_FIELD__TIM2_CNT_CNT_L
//    <name> CNT_L </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x40000024) Low counter value </i>
//    <edit> 
//      <loc> ( (unsigned short)((TIM2_CNT >> 0) & 0xFFFF), ((TIM2_CNT = (TIM2_CNT & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Register RTree: TIM2_CNT  ------------------------------------
// SVD Line: 14293

//  <rtree> SFDITEM_REG__TIM2_CNT
//    <name> CNT </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40000024) counter </i>
//    <loc> ( (unsigned int)((TIM2_CNT >> 0) & 0xFFFFFFFF), ((TIM2_CNT = (TIM2_CNT & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__TIM2_CNT_CNT_H </item>
//    <item> SFDITEM_FIELD__TIM2_CNT_CNT_L </item>
//  </rtree>
//  


// -----------------------------  Register Item Address: TIM2_PSC  --------------------------------
// SVD Line: 14316

unsigned int TIM2_PSC __AT (0x40000028);



// --------------------------------  Field Item: TIM2_PSC_PSC  ------------------------------------
// SVD Line: 14325

//  <item> SFDITEM_FIELD__TIM2_PSC_PSC
//    <name> PSC </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x40000028) Prescaler value </i>
//    <edit> 
//      <loc> ( (unsigned short)((TIM2_PSC >> 0) & 0xFFFF), ((TIM2_PSC = (TIM2_PSC & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Register RTree: TIM2_PSC  ------------------------------------
// SVD Line: 14316

//  <rtree> SFDITEM_REG__TIM2_PSC
//    <name> PSC </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40000028) prescaler </i>
//    <loc> ( (unsigned int)((TIM2_PSC >> 0) & 0xFFFFFFFF), ((TIM2_PSC = (TIM2_PSC & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__TIM2_PSC_PSC </item>
//  </rtree>
//  


// -----------------------------  Register Item Address: TIM2_ARR  --------------------------------
// SVD Line: 14333

unsigned int TIM2_ARR __AT (0x4000002C);



// -------------------------------  Field Item: TIM2_ARR_ARR_H  -----------------------------------
// SVD Line: 14342

//  <item> SFDITEM_FIELD__TIM2_ARR_ARR_H
//    <name> ARR_H </name>
//    <rw> 
//    <i> [Bits 31..16] RW (@ 0x4000002C) High Auto-reload value </i>
//    <edit> 
//      <loc> ( (unsigned short)((TIM2_ARR >> 16) & 0xFFFF), ((TIM2_ARR = (TIM2_ARR & ~(0xFFFFUL << 16 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFFF) << 16 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Field Item: TIM2_ARR_ARR_L  -----------------------------------
// SVD Line: 14348

//  <item> SFDITEM_FIELD__TIM2_ARR_ARR_L
//    <name> ARR_L </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x4000002C) Low Auto-reload value </i>
//    <edit> 
//      <loc> ( (unsigned short)((TIM2_ARR >> 0) & 0xFFFF), ((TIM2_ARR = (TIM2_ARR & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Register RTree: TIM2_ARR  ------------------------------------
// SVD Line: 14333

//  <rtree> SFDITEM_REG__TIM2_ARR
//    <name> ARR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4000002C) auto-reload register </i>
//    <loc> ( (unsigned int)((TIM2_ARR >> 0) & 0xFFFFFFFF), ((TIM2_ARR = (TIM2_ARR & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__TIM2_ARR_ARR_H </item>
//    <item> SFDITEM_FIELD__TIM2_ARR_ARR_L </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: TIM2_CCR1  --------------------------------
// SVD Line: 14356

unsigned int TIM2_CCR1 __AT (0x40000034);



// ------------------------------  Field Item: TIM2_CCR1_CCR1_H  ----------------------------------
// SVD Line: 14365

//  <item> SFDITEM_FIELD__TIM2_CCR1_CCR1_H
//    <name> CCR1_H </name>
//    <rw> 
//    <i> [Bits 31..16] RW (@ 0x40000034) High Capture/Compare 1  value </i>
//    <edit> 
//      <loc> ( (unsigned short)((TIM2_CCR1 >> 16) & 0xFFFF), ((TIM2_CCR1 = (TIM2_CCR1 & ~(0xFFFFUL << 16 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFFF) << 16 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: TIM2_CCR1_CCR1_L  ----------------------------------
// SVD Line: 14372

//  <item> SFDITEM_FIELD__TIM2_CCR1_CCR1_L
//    <name> CCR1_L </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x40000034) Low Capture/Compare 1  value </i>
//    <edit> 
//      <loc> ( (unsigned short)((TIM2_CCR1 >> 0) & 0xFFFF), ((TIM2_CCR1 = (TIM2_CCR1 & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Register RTree: TIM2_CCR1  -----------------------------------
// SVD Line: 14356

//  <rtree> SFDITEM_REG__TIM2_CCR1
//    <name> CCR1 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40000034) capture/compare register 1 </i>
//    <loc> ( (unsigned int)((TIM2_CCR1 >> 0) & 0xFFFFFFFF), ((TIM2_CCR1 = (TIM2_CCR1 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__TIM2_CCR1_CCR1_H </item>
//    <item> SFDITEM_FIELD__TIM2_CCR1_CCR1_L </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: TIM2_CCR2  --------------------------------
// SVD Line: 14381

unsigned int TIM2_CCR2 __AT (0x40000038);



// ------------------------------  Field Item: TIM2_CCR2_CCR2_H  ----------------------------------
// SVD Line: 14390

//  <item> SFDITEM_FIELD__TIM2_CCR2_CCR2_H
//    <name> CCR2_H </name>
//    <rw> 
//    <i> [Bits 31..16] RW (@ 0x40000038) High Capture/Compare 2  value </i>
//    <edit> 
//      <loc> ( (unsigned short)((TIM2_CCR2 >> 16) & 0xFFFF), ((TIM2_CCR2 = (TIM2_CCR2 & ~(0xFFFFUL << 16 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFFF) << 16 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: TIM2_CCR2_CCR2_L  ----------------------------------
// SVD Line: 14397

//  <item> SFDITEM_FIELD__TIM2_CCR2_CCR2_L
//    <name> CCR2_L </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x40000038) Low Capture/Compare 2  value </i>
//    <edit> 
//      <loc> ( (unsigned short)((TIM2_CCR2 >> 0) & 0xFFFF), ((TIM2_CCR2 = (TIM2_CCR2 & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Register RTree: TIM2_CCR2  -----------------------------------
// SVD Line: 14381

//  <rtree> SFDITEM_REG__TIM2_CCR2
//    <name> CCR2 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40000038) capture/compare register 2 </i>
//    <loc> ( (unsigned int)((TIM2_CCR2 >> 0) & 0xFFFFFFFF), ((TIM2_CCR2 = (TIM2_CCR2 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__TIM2_CCR2_CCR2_H </item>
//    <item> SFDITEM_FIELD__TIM2_CCR2_CCR2_L </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: TIM2_CCR3  --------------------------------
// SVD Line: 14406

unsigned int TIM2_CCR3 __AT (0x4000003C);



// ------------------------------  Field Item: TIM2_CCR3_CCR3_H  ----------------------------------
// SVD Line: 14415

//  <item> SFDITEM_FIELD__TIM2_CCR3_CCR3_H
//    <name> CCR3_H </name>
//    <rw> 
//    <i> [Bits 31..16] RW (@ 0x4000003C) High Capture/Compare value </i>
//    <edit> 
//      <loc> ( (unsigned short)((TIM2_CCR3 >> 16) & 0xFFFF), ((TIM2_CCR3 = (TIM2_CCR3 & ~(0xFFFFUL << 16 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFFF) << 16 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: TIM2_CCR3_CCR3_L  ----------------------------------
// SVD Line: 14421

//  <item> SFDITEM_FIELD__TIM2_CCR3_CCR3_L
//    <name> CCR3_L </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x4000003C) Low Capture/Compare value </i>
//    <edit> 
//      <loc> ( (unsigned short)((TIM2_CCR3 >> 0) & 0xFFFF), ((TIM2_CCR3 = (TIM2_CCR3 & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Register RTree: TIM2_CCR3  -----------------------------------
// SVD Line: 14406

//  <rtree> SFDITEM_REG__TIM2_CCR3
//    <name> CCR3 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4000003C) capture/compare register 3 </i>
//    <loc> ( (unsigned int)((TIM2_CCR3 >> 0) & 0xFFFFFFFF), ((TIM2_CCR3 = (TIM2_CCR3 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__TIM2_CCR3_CCR3_H </item>
//    <item> SFDITEM_FIELD__TIM2_CCR3_CCR3_L </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: TIM2_CCR4  --------------------------------
// SVD Line: 14429

unsigned int TIM2_CCR4 __AT (0x40000040);



// ------------------------------  Field Item: TIM2_CCR4_CCR4_H  ----------------------------------
// SVD Line: 14438

//  <item> SFDITEM_FIELD__TIM2_CCR4_CCR4_H
//    <name> CCR4_H </name>
//    <rw> 
//    <i> [Bits 31..16] RW (@ 0x40000040) High Capture/Compare value </i>
//    <edit> 
//      <loc> ( (unsigned short)((TIM2_CCR4 >> 16) & 0xFFFF), ((TIM2_CCR4 = (TIM2_CCR4 & ~(0xFFFFUL << 16 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFFF) << 16 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: TIM2_CCR4_CCR4_L  ----------------------------------
// SVD Line: 14444

//  <item> SFDITEM_FIELD__TIM2_CCR4_CCR4_L
//    <name> CCR4_L </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x40000040) Low Capture/Compare value </i>
//    <edit> 
//      <loc> ( (unsigned short)((TIM2_CCR4 >> 0) & 0xFFFF), ((TIM2_CCR4 = (TIM2_CCR4 & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Register RTree: TIM2_CCR4  -----------------------------------
// SVD Line: 14429

//  <rtree> SFDITEM_REG__TIM2_CCR4
//    <name> CCR4 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40000040) capture/compare register 4 </i>
//    <loc> ( (unsigned int)((TIM2_CCR4 >> 0) & 0xFFFFFFFF), ((TIM2_CCR4 = (TIM2_CCR4 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__TIM2_CCR4_CCR4_H </item>
//    <item> SFDITEM_FIELD__TIM2_CCR4_CCR4_L </item>
//  </rtree>
//  


// -----------------------------  Register Item Address: TIM2_DCR  --------------------------------
// SVD Line: 14452

unsigned int TIM2_DCR __AT (0x40000048);



// --------------------------------  Field Item: TIM2_DCR_DBL  ------------------------------------
// SVD Line: 14461

//  <item> SFDITEM_FIELD__TIM2_DCR_DBL
//    <name> DBL </name>
//    <rw> 
//    <i> [Bits 12..8] RW (@ 0x40000048) DMA burst length </i>
//    <edit> 
//      <loc> ( (unsigned char)((TIM2_DCR >> 8) & 0x1F), ((TIM2_DCR = (TIM2_DCR & ~(0x1FUL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0x1F) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Field Item: TIM2_DCR_DBA  ------------------------------------
// SVD Line: 14467

//  <item> SFDITEM_FIELD__TIM2_DCR_DBA
//    <name> DBA </name>
//    <rw> 
//    <i> [Bits 4..0] RW (@ 0x40000048) DMA base address </i>
//    <edit> 
//      <loc> ( (unsigned char)((TIM2_DCR >> 0) & 0x1F), ((TIM2_DCR = (TIM2_DCR & ~(0x1FUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0x1F) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Register RTree: TIM2_DCR  ------------------------------------
// SVD Line: 14452

//  <rtree> SFDITEM_REG__TIM2_DCR
//    <name> DCR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40000048) DMA control register </i>
//    <loc> ( (unsigned int)((TIM2_DCR >> 0) & 0xFFFFFFFF), ((TIM2_DCR = (TIM2_DCR & ~(0x1F1FUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1F1F) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__TIM2_DCR_DBL </item>
//    <item> SFDITEM_FIELD__TIM2_DCR_DBA </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: TIM2_DMAR  --------------------------------
// SVD Line: 14475

unsigned int TIM2_DMAR __AT (0x4000004C);



// -------------------------------  Field Item: TIM2_DMAR_DMAB  -----------------------------------
// SVD Line: 14484

//  <item> SFDITEM_FIELD__TIM2_DMAR_DMAB
//    <name> DMAB </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x4000004C) DMA register for burst  accesses </i>
//    <edit> 
//      <loc> ( (unsigned short)((TIM2_DMAR >> 0) & 0xFFFF), ((TIM2_DMAR = (TIM2_DMAR & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Register RTree: TIM2_DMAR  -----------------------------------
// SVD Line: 14475

//  <rtree> SFDITEM_REG__TIM2_DMAR
//    <name> DMAR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4000004C) DMA address for full transfer </i>
//    <loc> ( (unsigned int)((TIM2_DMAR >> 0) & 0xFFFFFFFF), ((TIM2_DMAR = (TIM2_DMAR & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__TIM2_DMAR_DMAB </item>
//  </rtree>
//  


// -----------------------------  Register Item Address: TIM2_OR  ---------------------------------
// SVD Line: 14493

unsigned int TIM2_OR __AT (0x40000050);



// ------------------------------  Field Item: TIM2_OR_ITR1_RMP  ----------------------------------
// SVD Line: 14502

//  <item> SFDITEM_FIELD__TIM2_OR_ITR1_RMP
//    <name> ITR1_RMP </name>
//    <rw> 
//    <i> [Bits 11..10] RW (@ 0x40000050) Timer Input 4 remap </i>
//    <edit> 
//      <loc> ( (unsigned char)((TIM2_OR >> 10) & 0x3), ((TIM2_OR = (TIM2_OR & ~(0x3UL << 10 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 10 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------------  Register RTree: TIM2_OR  ------------------------------------
// SVD Line: 14493

//  <rtree> SFDITEM_REG__TIM2_OR
//    <name> OR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40000050) TIM5 option register </i>
//    <loc> ( (unsigned int)((TIM2_OR >> 0) & 0xFFFFFFFF), ((TIM2_OR = (TIM2_OR & ~(0xC00UL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xC00) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__TIM2_OR_ITR1_RMP </item>
//  </rtree>
//  


// ----------------------------------  Peripheral View: TIM2  -------------------------------------
// SVD Line: 13571

//  <view> TIM2
//    <name> TIM2 </name>
//    <item> SFDITEM_REG__TIM2_CR1 </item>
//    <item> SFDITEM_REG__TIM2_CR2 </item>
//    <item> SFDITEM_REG__TIM2_SMCR </item>
//    <item> SFDITEM_REG__TIM2_DIER </item>
//    <item> SFDITEM_REG__TIM2_SR </item>
//    <item> SFDITEM_REG__TIM2_EGR </item>
//    <item> SFDITEM_REG__TIM2_CCMR1_Output </item>
//    <item> SFDITEM_REG__TIM2_CCMR1_Input </item>
//    <item> SFDITEM_REG__TIM2_CCMR2_Output </item>
//    <item> SFDITEM_REG__TIM2_CCMR2_Input </item>
//    <item> SFDITEM_REG__TIM2_CCER </item>
//    <item> SFDITEM_REG__TIM2_CNT </item>
//    <item> SFDITEM_REG__TIM2_PSC </item>
//    <item> SFDITEM_REG__TIM2_ARR </item>
//    <item> SFDITEM_REG__TIM2_CCR1 </item>
//    <item> SFDITEM_REG__TIM2_CCR2 </item>
//    <item> SFDITEM_REG__TIM2_CCR3 </item>
//    <item> SFDITEM_REG__TIM2_CCR4 </item>
//    <item> SFDITEM_REG__TIM2_DCR </item>
//    <item> SFDITEM_REG__TIM2_DMAR </item>
//    <item> SFDITEM_REG__TIM2_OR </item>
//  </view>
//  


// -----------------------------  Register Item Address: TIM3_CR1  --------------------------------
// SVD Line: 14528

unsigned int TIM3_CR1 __AT (0x40000400);



// --------------------------------  Field Item: TIM3_CR1_CKD  ------------------------------------
// SVD Line: 14537

//  <item> SFDITEM_FIELD__TIM3_CR1_CKD
//    <name> CKD </name>
//    <rw> 
//    <i> [Bits 9..8] RW (@ 0x40000400) Clock division </i>
//    <edit> 
//      <loc> ( (unsigned char)((TIM3_CR1 >> 8) & 0x3), ((TIM3_CR1 = (TIM3_CR1 & ~(0x3UL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Field Item: TIM3_CR1_ARPE  -----------------------------------
// SVD Line: 14543

//  <item> SFDITEM_FIELD__TIM3_CR1_ARPE
//    <name> ARPE </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x40000400) Auto-reload preload enable </i>
//    <check> 
//      <loc> ( (unsigned int) TIM3_CR1 ) </loc>
//      <o.7..7> ARPE
//    </check>
//  </item>
//  


// --------------------------------  Field Item: TIM3_CR1_CMS  ------------------------------------
// SVD Line: 14549

//  <item> SFDITEM_FIELD__TIM3_CR1_CMS
//    <name> CMS </name>
//    <rw> 
//    <i> [Bits 6..5] RW (@ 0x40000400) Center-aligned mode  selection </i>
//    <edit> 
//      <loc> ( (unsigned char)((TIM3_CR1 >> 5) & 0x3), ((TIM3_CR1 = (TIM3_CR1 & ~(0x3UL << 5 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 5 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Field Item: TIM3_CR1_DIR  ------------------------------------
// SVD Line: 14556

//  <item> SFDITEM_FIELD__TIM3_CR1_DIR
//    <name> DIR </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x40000400) Direction </i>
//    <check> 
//      <loc> ( (unsigned int) TIM3_CR1 ) </loc>
//      <o.4..4> DIR
//    </check>
//  </item>
//  


// --------------------------------  Field Item: TIM3_CR1_OPM  ------------------------------------
// SVD Line: 14562

//  <item> SFDITEM_FIELD__TIM3_CR1_OPM
//    <name> OPM </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x40000400) One-pulse mode </i>
//    <check> 
//      <loc> ( (unsigned int) TIM3_CR1 ) </loc>
//      <o.3..3> OPM
//    </check>
//  </item>
//  


// --------------------------------  Field Item: TIM3_CR1_URS  ------------------------------------
// SVD Line: 14568

//  <item> SFDITEM_FIELD__TIM3_CR1_URS
//    <name> URS </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x40000400) Update request source </i>
//    <check> 
//      <loc> ( (unsigned int) TIM3_CR1 ) </loc>
//      <o.2..2> URS
//    </check>
//  </item>
//  


// --------------------------------  Field Item: TIM3_CR1_UDIS  -----------------------------------
// SVD Line: 14574

//  <item> SFDITEM_FIELD__TIM3_CR1_UDIS
//    <name> UDIS </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x40000400) Update disable </i>
//    <check> 
//      <loc> ( (unsigned int) TIM3_CR1 ) </loc>
//      <o.1..1> UDIS
//    </check>
//  </item>
//  


// --------------------------------  Field Item: TIM3_CR1_CEN  ------------------------------------
// SVD Line: 14580

//  <item> SFDITEM_FIELD__TIM3_CR1_CEN
//    <name> CEN </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40000400) Counter enable </i>
//    <check> 
//      <loc> ( (unsigned int) TIM3_CR1 ) </loc>
//      <o.0..0> CEN
//    </check>
//  </item>
//  


// --------------------------------  Register RTree: TIM3_CR1  ------------------------------------
// SVD Line: 14528

//  <rtree> SFDITEM_REG__TIM3_CR1
//    <name> CR1 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40000400) control register 1 </i>
//    <loc> ( (unsigned int)((TIM3_CR1 >> 0) & 0xFFFFFFFF), ((TIM3_CR1 = (TIM3_CR1 & ~(0x3FFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x3FF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__TIM3_CR1_CKD </item>
//    <item> SFDITEM_FIELD__TIM3_CR1_ARPE </item>
//    <item> SFDITEM_FIELD__TIM3_CR1_CMS </item>
//    <item> SFDITEM_FIELD__TIM3_CR1_DIR </item>
//    <item> SFDITEM_FIELD__TIM3_CR1_OPM </item>
//    <item> SFDITEM_FIELD__TIM3_CR1_URS </item>
//    <item> SFDITEM_FIELD__TIM3_CR1_UDIS </item>
//    <item> SFDITEM_FIELD__TIM3_CR1_CEN </item>
//  </rtree>
//  


// -----------------------------  Register Item Address: TIM3_CR2  --------------------------------
// SVD Line: 14588

unsigned int TIM3_CR2 __AT (0x40000404);



// --------------------------------  Field Item: TIM3_CR2_TI1S  -----------------------------------
// SVD Line: 14597

//  <item> SFDITEM_FIELD__TIM3_CR2_TI1S
//    <name> TI1S </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x40000404) TI1 selection </i>
//    <check> 
//      <loc> ( (unsigned int) TIM3_CR2 ) </loc>
//      <o.7..7> TI1S
//    </check>
//  </item>
//  


// --------------------------------  Field Item: TIM3_CR2_MMS  ------------------------------------
// SVD Line: 14603

//  <item> SFDITEM_FIELD__TIM3_CR2_MMS
//    <name> MMS </name>
//    <rw> 
//    <i> [Bits 6..4] RW (@ 0x40000404) Master mode selection </i>
//    <edit> 
//      <loc> ( (unsigned char)((TIM3_CR2 >> 4) & 0x7), ((TIM3_CR2 = (TIM3_CR2 & ~(0x7UL << 4 )) | ((unsigned long)(Gui_u8:GuiVal & 0x7) << 4 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Field Item: TIM3_CR2_CCDS  -----------------------------------
// SVD Line: 14609

//  <item> SFDITEM_FIELD__TIM3_CR2_CCDS
//    <name> CCDS </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x40000404) Capture/compare DMA  selection </i>
//    <check> 
//      <loc> ( (unsigned int) TIM3_CR2 ) </loc>
//      <o.3..3> CCDS
//    </check>
//  </item>
//  


// --------------------------------  Register RTree: TIM3_CR2  ------------------------------------
// SVD Line: 14588

//  <rtree> SFDITEM_REG__TIM3_CR2
//    <name> CR2 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40000404) control register 2 </i>
//    <loc> ( (unsigned int)((TIM3_CR2 >> 0) & 0xFFFFFFFF), ((TIM3_CR2 = (TIM3_CR2 & ~(0xF8UL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xF8) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__TIM3_CR2_TI1S </item>
//    <item> SFDITEM_FIELD__TIM3_CR2_MMS </item>
//    <item> SFDITEM_FIELD__TIM3_CR2_CCDS </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: TIM3_SMCR  --------------------------------
// SVD Line: 14618

unsigned int TIM3_SMCR __AT (0x40000408);



// --------------------------------  Field Item: TIM3_SMCR_ETP  -----------------------------------
// SVD Line: 14627

//  <item> SFDITEM_FIELD__TIM3_SMCR_ETP
//    <name> ETP </name>
//    <rw> 
//    <i> [Bit 15] RW (@ 0x40000408) External trigger polarity </i>
//    <check> 
//      <loc> ( (unsigned int) TIM3_SMCR ) </loc>
//      <o.15..15> ETP
//    </check>
//  </item>
//  


// --------------------------------  Field Item: TIM3_SMCR_ECE  -----------------------------------
// SVD Line: 14633

//  <item> SFDITEM_FIELD__TIM3_SMCR_ECE
//    <name> ECE </name>
//    <rw> 
//    <i> [Bit 14] RW (@ 0x40000408) External clock enable </i>
//    <check> 
//      <loc> ( (unsigned int) TIM3_SMCR ) </loc>
//      <o.14..14> ECE
//    </check>
//  </item>
//  


// -------------------------------  Field Item: TIM3_SMCR_ETPS  -----------------------------------
// SVD Line: 14639

//  <item> SFDITEM_FIELD__TIM3_SMCR_ETPS
//    <name> ETPS </name>
//    <rw> 
//    <i> [Bits 13..12] RW (@ 0x40000408) External trigger prescaler </i>
//    <edit> 
//      <loc> ( (unsigned char)((TIM3_SMCR >> 12) & 0x3), ((TIM3_SMCR = (TIM3_SMCR & ~(0x3UL << 12 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 12 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Field Item: TIM3_SMCR_ETF  -----------------------------------
// SVD Line: 14645

//  <item> SFDITEM_FIELD__TIM3_SMCR_ETF
//    <name> ETF </name>
//    <rw> 
//    <i> [Bits 11..8] RW (@ 0x40000408) External trigger filter </i>
//    <edit> 
//      <loc> ( (unsigned char)((TIM3_SMCR >> 8) & 0xF), ((TIM3_SMCR = (TIM3_SMCR & ~(0xFUL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Field Item: TIM3_SMCR_MSM  -----------------------------------
// SVD Line: 14651

//  <item> SFDITEM_FIELD__TIM3_SMCR_MSM
//    <name> MSM </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x40000408) Master/Slave mode </i>
//    <check> 
//      <loc> ( (unsigned int) TIM3_SMCR ) </loc>
//      <o.7..7> MSM
//    </check>
//  </item>
//  


// --------------------------------  Field Item: TIM3_SMCR_TS  ------------------------------------
// SVD Line: 14657

//  <item> SFDITEM_FIELD__TIM3_SMCR_TS
//    <name> TS </name>
//    <rw> 
//    <i> [Bits 6..4] RW (@ 0x40000408) Trigger selection </i>
//    <edit> 
//      <loc> ( (unsigned char)((TIM3_SMCR >> 4) & 0x7), ((TIM3_SMCR = (TIM3_SMCR & ~(0x7UL << 4 )) | ((unsigned long)(Gui_u8:GuiVal & 0x7) << 4 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Field Item: TIM3_SMCR_SMS  -----------------------------------
// SVD Line: 14663

//  <item> SFDITEM_FIELD__TIM3_SMCR_SMS
//    <name> SMS </name>
//    <rw> 
//    <i> [Bits 2..0] RW (@ 0x40000408) Slave mode selection </i>
//    <edit> 
//      <loc> ( (unsigned char)((TIM3_SMCR >> 0) & 0x7), ((TIM3_SMCR = (TIM3_SMCR & ~(0x7UL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0x7) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Register RTree: TIM3_SMCR  -----------------------------------
// SVD Line: 14618

//  <rtree> SFDITEM_REG__TIM3_SMCR
//    <name> SMCR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40000408) slave mode control register </i>
//    <loc> ( (unsigned int)((TIM3_SMCR >> 0) & 0xFFFFFFFF), ((TIM3_SMCR = (TIM3_SMCR & ~(0xFFF7UL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFF7) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__TIM3_SMCR_ETP </item>
//    <item> SFDITEM_FIELD__TIM3_SMCR_ECE </item>
//    <item> SFDITEM_FIELD__TIM3_SMCR_ETPS </item>
//    <item> SFDITEM_FIELD__TIM3_SMCR_ETF </item>
//    <item> SFDITEM_FIELD__TIM3_SMCR_MSM </item>
//    <item> SFDITEM_FIELD__TIM3_SMCR_TS </item>
//    <item> SFDITEM_FIELD__TIM3_SMCR_SMS </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: TIM3_DIER  --------------------------------
// SVD Line: 14671

unsigned int TIM3_DIER __AT (0x4000040C);



// --------------------------------  Field Item: TIM3_DIER_TDE  -----------------------------------
// SVD Line: 14680

//  <item> SFDITEM_FIELD__TIM3_DIER_TDE
//    <name> TDE </name>
//    <rw> 
//    <i> [Bit 14] RW (@ 0x4000040C) Trigger DMA request enable </i>
//    <check> 
//      <loc> ( (unsigned int) TIM3_DIER ) </loc>
//      <o.14..14> TDE
//    </check>
//  </item>
//  


// -------------------------------  Field Item: TIM3_DIER_CC4DE  ----------------------------------
// SVD Line: 14686

//  <item> SFDITEM_FIELD__TIM3_DIER_CC4DE
//    <name> CC4DE </name>
//    <rw> 
//    <i> [Bit 12] RW (@ 0x4000040C) Capture/Compare 4 DMA request  enable </i>
//    <check> 
//      <loc> ( (unsigned int) TIM3_DIER ) </loc>
//      <o.12..12> CC4DE
//    </check>
//  </item>
//  


// -------------------------------  Field Item: TIM3_DIER_CC3DE  ----------------------------------
// SVD Line: 14693

//  <item> SFDITEM_FIELD__TIM3_DIER_CC3DE
//    <name> CC3DE </name>
//    <rw> 
//    <i> [Bit 11] RW (@ 0x4000040C) Capture/Compare 3 DMA request  enable </i>
//    <check> 
//      <loc> ( (unsigned int) TIM3_DIER ) </loc>
//      <o.11..11> CC3DE
//    </check>
//  </item>
//  


// -------------------------------  Field Item: TIM3_DIER_CC2DE  ----------------------------------
// SVD Line: 14700

//  <item> SFDITEM_FIELD__TIM3_DIER_CC2DE
//    <name> CC2DE </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x4000040C) Capture/Compare 2 DMA request  enable </i>
//    <check> 
//      <loc> ( (unsigned int) TIM3_DIER ) </loc>
//      <o.10..10> CC2DE
//    </check>
//  </item>
//  


// -------------------------------  Field Item: TIM3_DIER_CC1DE  ----------------------------------
// SVD Line: 14707

//  <item> SFDITEM_FIELD__TIM3_DIER_CC1DE
//    <name> CC1DE </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x4000040C) Capture/Compare 1 DMA request  enable </i>
//    <check> 
//      <loc> ( (unsigned int) TIM3_DIER ) </loc>
//      <o.9..9> CC1DE
//    </check>
//  </item>
//  


// --------------------------------  Field Item: TIM3_DIER_UDE  -----------------------------------
// SVD Line: 14714

//  <item> SFDITEM_FIELD__TIM3_DIER_UDE
//    <name> UDE </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x4000040C) Update DMA request enable </i>
//    <check> 
//      <loc> ( (unsigned int) TIM3_DIER ) </loc>
//      <o.8..8> UDE
//    </check>
//  </item>
//  


// --------------------------------  Field Item: TIM3_DIER_TIE  -----------------------------------
// SVD Line: 14720

//  <item> SFDITEM_FIELD__TIM3_DIER_TIE
//    <name> TIE </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x4000040C) Trigger interrupt enable </i>
//    <check> 
//      <loc> ( (unsigned int) TIM3_DIER ) </loc>
//      <o.6..6> TIE
//    </check>
//  </item>
//  


// -------------------------------  Field Item: TIM3_DIER_CC4IE  ----------------------------------
// SVD Line: 14726

//  <item> SFDITEM_FIELD__TIM3_DIER_CC4IE
//    <name> CC4IE </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x4000040C) Capture/Compare 4 interrupt  enable </i>
//    <check> 
//      <loc> ( (unsigned int) TIM3_DIER ) </loc>
//      <o.4..4> CC4IE
//    </check>
//  </item>
//  


// -------------------------------  Field Item: TIM3_DIER_CC3IE  ----------------------------------
// SVD Line: 14733

//  <item> SFDITEM_FIELD__TIM3_DIER_CC3IE
//    <name> CC3IE </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x4000040C) Capture/Compare 3 interrupt  enable </i>
//    <check> 
//      <loc> ( (unsigned int) TIM3_DIER ) </loc>
//      <o.3..3> CC3IE
//    </check>
//  </item>
//  


// -------------------------------  Field Item: TIM3_DIER_CC2IE  ----------------------------------
// SVD Line: 14740

//  <item> SFDITEM_FIELD__TIM3_DIER_CC2IE
//    <name> CC2IE </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x4000040C) Capture/Compare 2 interrupt  enable </i>
//    <check> 
//      <loc> ( (unsigned int) TIM3_DIER ) </loc>
//      <o.2..2> CC2IE
//    </check>
//  </item>
//  


// -------------------------------  Field Item: TIM3_DIER_CC1IE  ----------------------------------
// SVD Line: 14747

//  <item> SFDITEM_FIELD__TIM3_DIER_CC1IE
//    <name> CC1IE </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x4000040C) Capture/Compare 1 interrupt  enable </i>
//    <check> 
//      <loc> ( (unsigned int) TIM3_DIER ) </loc>
//      <o.1..1> CC1IE
//    </check>
//  </item>
//  


// --------------------------------  Field Item: TIM3_DIER_UIE  -----------------------------------
// SVD Line: 14754

//  <item> SFDITEM_FIELD__TIM3_DIER_UIE
//    <name> UIE </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x4000040C) Update interrupt enable </i>
//    <check> 
//      <loc> ( (unsigned int) TIM3_DIER ) </loc>
//      <o.0..0> UIE
//    </check>
//  </item>
//  


// --------------------------------  Register RTree: TIM3_DIER  -----------------------------------
// SVD Line: 14671

//  <rtree> SFDITEM_REG__TIM3_DIER
//    <name> DIER </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4000040C) DMA/Interrupt enable register </i>
//    <loc> ( (unsigned int)((TIM3_DIER >> 0) & 0xFFFFFFFF), ((TIM3_DIER = (TIM3_DIER & ~(0x5F5FUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x5F5F) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__TIM3_DIER_TDE </item>
//    <item> SFDITEM_FIELD__TIM3_DIER_CC4DE </item>
//    <item> SFDITEM_FIELD__TIM3_DIER_CC3DE </item>
//    <item> SFDITEM_FIELD__TIM3_DIER_CC2DE </item>
//    <item> SFDITEM_FIELD__TIM3_DIER_CC1DE </item>
//    <item> SFDITEM_FIELD__TIM3_DIER_UDE </item>
//    <item> SFDITEM_FIELD__TIM3_DIER_TIE </item>
//    <item> SFDITEM_FIELD__TIM3_DIER_CC4IE </item>
//    <item> SFDITEM_FIELD__TIM3_DIER_CC3IE </item>
//    <item> SFDITEM_FIELD__TIM3_DIER_CC2IE </item>
//    <item> SFDITEM_FIELD__TIM3_DIER_CC1IE </item>
//    <item> SFDITEM_FIELD__TIM3_DIER_UIE </item>
//  </rtree>
//  


// -----------------------------  Register Item Address: TIM3_SR  ---------------------------------
// SVD Line: 14762

unsigned int TIM3_SR __AT (0x40000410);



// --------------------------------  Field Item: TIM3_SR_CC4OF  -----------------------------------
// SVD Line: 14771

//  <item> SFDITEM_FIELD__TIM3_SR_CC4OF
//    <name> CC4OF </name>
//    <rw> 
//    <i> [Bit 12] RW (@ 0x40000410) Capture/Compare 4 overcapture  flag </i>
//    <check> 
//      <loc> ( (unsigned int) TIM3_SR ) </loc>
//      <o.12..12> CC4OF
//    </check>
//  </item>
//  


// --------------------------------  Field Item: TIM3_SR_CC3OF  -----------------------------------
// SVD Line: 14778

//  <item> SFDITEM_FIELD__TIM3_SR_CC3OF
//    <name> CC3OF </name>
//    <rw> 
//    <i> [Bit 11] RW (@ 0x40000410) Capture/Compare 3 overcapture  flag </i>
//    <check> 
//      <loc> ( (unsigned int) TIM3_SR ) </loc>
//      <o.11..11> CC3OF
//    </check>
//  </item>
//  


// --------------------------------  Field Item: TIM3_SR_CC2OF  -----------------------------------
// SVD Line: 14785

//  <item> SFDITEM_FIELD__TIM3_SR_CC2OF
//    <name> CC2OF </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x40000410) Capture/compare 2 overcapture  flag </i>
//    <check> 
//      <loc> ( (unsigned int) TIM3_SR ) </loc>
//      <o.10..10> CC2OF
//    </check>
//  </item>
//  


// --------------------------------  Field Item: TIM3_SR_CC1OF  -----------------------------------
// SVD Line: 14792

//  <item> SFDITEM_FIELD__TIM3_SR_CC1OF
//    <name> CC1OF </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x40000410) Capture/Compare 1 overcapture  flag </i>
//    <check> 
//      <loc> ( (unsigned int) TIM3_SR ) </loc>
//      <o.9..9> CC1OF
//    </check>
//  </item>
//  


// ---------------------------------  Field Item: TIM3_SR_TIF  ------------------------------------
// SVD Line: 14799

//  <item> SFDITEM_FIELD__TIM3_SR_TIF
//    <name> TIF </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x40000410) Trigger interrupt flag </i>
//    <check> 
//      <loc> ( (unsigned int) TIM3_SR ) </loc>
//      <o.6..6> TIF
//    </check>
//  </item>
//  


// --------------------------------  Field Item: TIM3_SR_CC4IF  -----------------------------------
// SVD Line: 14805

//  <item> SFDITEM_FIELD__TIM3_SR_CC4IF
//    <name> CC4IF </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x40000410) Capture/Compare 4 interrupt  flag </i>
//    <check> 
//      <loc> ( (unsigned int) TIM3_SR ) </loc>
//      <o.4..4> CC4IF
//    </check>
//  </item>
//  


// --------------------------------  Field Item: TIM3_SR_CC3IF  -----------------------------------
// SVD Line: 14812

//  <item> SFDITEM_FIELD__TIM3_SR_CC3IF
//    <name> CC3IF </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x40000410) Capture/Compare 3 interrupt  flag </i>
//    <check> 
//      <loc> ( (unsigned int) TIM3_SR ) </loc>
//      <o.3..3> CC3IF
//    </check>
//  </item>
//  


// --------------------------------  Field Item: TIM3_SR_CC2IF  -----------------------------------
// SVD Line: 14819

//  <item> SFDITEM_FIELD__TIM3_SR_CC2IF
//    <name> CC2IF </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x40000410) Capture/Compare 2 interrupt  flag </i>
//    <check> 
//      <loc> ( (unsigned int) TIM3_SR ) </loc>
//      <o.2..2> CC2IF
//    </check>
//  </item>
//  


// --------------------------------  Field Item: TIM3_SR_CC1IF  -----------------------------------
// SVD Line: 14826

//  <item> SFDITEM_FIELD__TIM3_SR_CC1IF
//    <name> CC1IF </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x40000410) Capture/compare 1 interrupt  flag </i>
//    <check> 
//      <loc> ( (unsigned int) TIM3_SR ) </loc>
//      <o.1..1> CC1IF
//    </check>
//  </item>
//  


// ---------------------------------  Field Item: TIM3_SR_UIF  ------------------------------------
// SVD Line: 14833

//  <item> SFDITEM_FIELD__TIM3_SR_UIF
//    <name> UIF </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40000410) Update interrupt flag </i>
//    <check> 
//      <loc> ( (unsigned int) TIM3_SR ) </loc>
//      <o.0..0> UIF
//    </check>
//  </item>
//  


// ---------------------------------  Register RTree: TIM3_SR  ------------------------------------
// SVD Line: 14762

//  <rtree> SFDITEM_REG__TIM3_SR
//    <name> SR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40000410) status register </i>
//    <loc> ( (unsigned int)((TIM3_SR >> 0) & 0xFFFFFFFF), ((TIM3_SR = (TIM3_SR & ~(0x1E5FUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1E5F) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__TIM3_SR_CC4OF </item>
//    <item> SFDITEM_FIELD__TIM3_SR_CC3OF </item>
//    <item> SFDITEM_FIELD__TIM3_SR_CC2OF </item>
//    <item> SFDITEM_FIELD__TIM3_SR_CC1OF </item>
//    <item> SFDITEM_FIELD__TIM3_SR_TIF </item>
//    <item> SFDITEM_FIELD__TIM3_SR_CC4IF </item>
//    <item> SFDITEM_FIELD__TIM3_SR_CC3IF </item>
//    <item> SFDITEM_FIELD__TIM3_SR_CC2IF </item>
//    <item> SFDITEM_FIELD__TIM3_SR_CC1IF </item>
//    <item> SFDITEM_FIELD__TIM3_SR_UIF </item>
//  </rtree>
//  


// -----------------------------  Register Item Address: TIM3_EGR  --------------------------------
// SVD Line: 14841

unsigned int TIM3_EGR __AT (0x40000414);



// ---------------------------------  Field Item: TIM3_EGR_TG  ------------------------------------
// SVD Line: 14850

//  <item> SFDITEM_FIELD__TIM3_EGR_TG
//    <name> TG </name>
//    <w> 
//    <i> [Bit 6] WO (@ 0x40000414) Trigger generation </i>
//    <check> 
//      <loc> ( (unsigned int) TIM3_EGR ) </loc>
//      <o.6..6> TG
//    </check>
//  </item>
//  


// --------------------------------  Field Item: TIM3_EGR_CC4G  -----------------------------------
// SVD Line: 14856

//  <item> SFDITEM_FIELD__TIM3_EGR_CC4G
//    <name> CC4G </name>
//    <w> 
//    <i> [Bit 4] WO (@ 0x40000414) Capture/compare 4  generation </i>
//    <check> 
//      <loc> ( (unsigned int) TIM3_EGR ) </loc>
//      <o.4..4> CC4G
//    </check>
//  </item>
//  


// --------------------------------  Field Item: TIM3_EGR_CC3G  -----------------------------------
// SVD Line: 14863

//  <item> SFDITEM_FIELD__TIM3_EGR_CC3G
//    <name> CC3G </name>
//    <w> 
//    <i> [Bit 3] WO (@ 0x40000414) Capture/compare 3  generation </i>
//    <check> 
//      <loc> ( (unsigned int) TIM3_EGR ) </loc>
//      <o.3..3> CC3G
//    </check>
//  </item>
//  


// --------------------------------  Field Item: TIM3_EGR_CC2G  -----------------------------------
// SVD Line: 14870

//  <item> SFDITEM_FIELD__TIM3_EGR_CC2G
//    <name> CC2G </name>
//    <w> 
//    <i> [Bit 2] WO (@ 0x40000414) Capture/compare 2  generation </i>
//    <check> 
//      <loc> ( (unsigned int) TIM3_EGR ) </loc>
//      <o.2..2> CC2G
//    </check>
//  </item>
//  


// --------------------------------  Field Item: TIM3_EGR_CC1G  -----------------------------------
// SVD Line: 14877

//  <item> SFDITEM_FIELD__TIM3_EGR_CC1G
//    <name> CC1G </name>
//    <w> 
//    <i> [Bit 1] WO (@ 0x40000414) Capture/compare 1  generation </i>
//    <check> 
//      <loc> ( (unsigned int) TIM3_EGR ) </loc>
//      <o.1..1> CC1G
//    </check>
//  </item>
//  


// ---------------------------------  Field Item: TIM3_EGR_UG  ------------------------------------
// SVD Line: 14884

//  <item> SFDITEM_FIELD__TIM3_EGR_UG
//    <name> UG </name>
//    <w> 
//    <i> [Bit 0] WO (@ 0x40000414) Update generation </i>
//    <check> 
//      <loc> ( (unsigned int) TIM3_EGR ) </loc>
//      <o.0..0> UG
//    </check>
//  </item>
//  


// --------------------------------  Register RTree: TIM3_EGR  ------------------------------------
// SVD Line: 14841

//  <rtree> SFDITEM_REG__TIM3_EGR
//    <name> EGR </name>
//    <w> 
//    <i> [Bits 31..0] WO (@ 0x40000414) event generation register </i>
//    <loc> ( (unsigned int)((TIM3_EGR >> 0) & 0xFFFFFFFF), ((TIM3_EGR = (TIM3_EGR & ~(0x5FUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x5F) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__TIM3_EGR_TG </item>
//    <item> SFDITEM_FIELD__TIM3_EGR_CC4G </item>
//    <item> SFDITEM_FIELD__TIM3_EGR_CC3G </item>
//    <item> SFDITEM_FIELD__TIM3_EGR_CC2G </item>
//    <item> SFDITEM_FIELD__TIM3_EGR_CC1G </item>
//    <item> SFDITEM_FIELD__TIM3_EGR_UG </item>
//  </rtree>
//  


// ------------------------  Register Item Address: TIM3_CCMR1_Output  ----------------------------
// SVD Line: 14892

unsigned int TIM3_CCMR1_Output __AT (0x40000418);



// ---------------------------  Field Item: TIM3_CCMR1_Output_OC2CE  ------------------------------
// SVD Line: 14902

//  <item> SFDITEM_FIELD__TIM3_CCMR1_Output_OC2CE
//    <name> OC2CE </name>
//    <rw> 
//    <i> [Bit 15] RW (@ 0x40000418) OC2CE </i>
//    <check> 
//      <loc> ( (unsigned int) TIM3_CCMR1_Output ) </loc>
//      <o.15..15> OC2CE
//    </check>
//  </item>
//  


// ---------------------------  Field Item: TIM3_CCMR1_Output_OC2M  -------------------------------
// SVD Line: 14908

//  <item> SFDITEM_FIELD__TIM3_CCMR1_Output_OC2M
//    <name> OC2M </name>
//    <rw> 
//    <i> [Bits 14..12] RW (@ 0x40000418) OC2M </i>
//    <edit> 
//      <loc> ( (unsigned char)((TIM3_CCMR1_Output >> 12) & 0x7), ((TIM3_CCMR1_Output = (TIM3_CCMR1_Output & ~(0x7UL << 12 )) | ((unsigned long)(Gui_u8:GuiVal & 0x7) << 12 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Field Item: TIM3_CCMR1_Output_OC2PE  ------------------------------
// SVD Line: 14914

//  <item> SFDITEM_FIELD__TIM3_CCMR1_Output_OC2PE
//    <name> OC2PE </name>
//    <rw> 
//    <i> [Bit 11] RW (@ 0x40000418) OC2PE </i>
//    <check> 
//      <loc> ( (unsigned int) TIM3_CCMR1_Output ) </loc>
//      <o.11..11> OC2PE
//    </check>
//  </item>
//  


// ---------------------------  Field Item: TIM3_CCMR1_Output_OC2FE  ------------------------------
// SVD Line: 14920

//  <item> SFDITEM_FIELD__TIM3_CCMR1_Output_OC2FE
//    <name> OC2FE </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x40000418) OC2FE </i>
//    <check> 
//      <loc> ( (unsigned int) TIM3_CCMR1_Output ) </loc>
//      <o.10..10> OC2FE
//    </check>
//  </item>
//  


// ---------------------------  Field Item: TIM3_CCMR1_Output_CC2S  -------------------------------
// SVD Line: 14926

//  <item> SFDITEM_FIELD__TIM3_CCMR1_Output_CC2S
//    <name> CC2S </name>
//    <rw> 
//    <i> [Bits 9..8] RW (@ 0x40000418) CC2S </i>
//    <edit> 
//      <loc> ( (unsigned char)((TIM3_CCMR1_Output >> 8) & 0x3), ((TIM3_CCMR1_Output = (TIM3_CCMR1_Output & ~(0x3UL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Field Item: TIM3_CCMR1_Output_OC1CE  ------------------------------
// SVD Line: 14932

//  <item> SFDITEM_FIELD__TIM3_CCMR1_Output_OC1CE
//    <name> OC1CE </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x40000418) OC1CE </i>
//    <check> 
//      <loc> ( (unsigned int) TIM3_CCMR1_Output ) </loc>
//      <o.7..7> OC1CE
//    </check>
//  </item>
//  


// ---------------------------  Field Item: TIM3_CCMR1_Output_OC1M  -------------------------------
// SVD Line: 14938

//  <item> SFDITEM_FIELD__TIM3_CCMR1_Output_OC1M
//    <name> OC1M </name>
//    <rw> 
//    <i> [Bits 6..4] RW (@ 0x40000418) OC1M </i>
//    <edit> 
//      <loc> ( (unsigned char)((TIM3_CCMR1_Output >> 4) & 0x7), ((TIM3_CCMR1_Output = (TIM3_CCMR1_Output & ~(0x7UL << 4 )) | ((unsigned long)(Gui_u8:GuiVal & 0x7) << 4 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Field Item: TIM3_CCMR1_Output_OC1PE  ------------------------------
// SVD Line: 14944

//  <item> SFDITEM_FIELD__TIM3_CCMR1_Output_OC1PE
//    <name> OC1PE </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x40000418) OC1PE </i>
//    <check> 
//      <loc> ( (unsigned int) TIM3_CCMR1_Output ) </loc>
//      <o.3..3> OC1PE
//    </check>
//  </item>
//  


// ---------------------------  Field Item: TIM3_CCMR1_Output_OC1FE  ------------------------------
// SVD Line: 14950

//  <item> SFDITEM_FIELD__TIM3_CCMR1_Output_OC1FE
//    <name> OC1FE </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x40000418) OC1FE </i>
//    <check> 
//      <loc> ( (unsigned int) TIM3_CCMR1_Output ) </loc>
//      <o.2..2> OC1FE
//    </check>
//  </item>
//  


// ---------------------------  Field Item: TIM3_CCMR1_Output_CC1S  -------------------------------
// SVD Line: 14956

//  <item> SFDITEM_FIELD__TIM3_CCMR1_Output_CC1S
//    <name> CC1S </name>
//    <rw> 
//    <i> [Bits 1..0] RW (@ 0x40000418) CC1S </i>
//    <edit> 
//      <loc> ( (unsigned char)((TIM3_CCMR1_Output >> 0) & 0x3), ((TIM3_CCMR1_Output = (TIM3_CCMR1_Output & ~(0x3UL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Register RTree: TIM3_CCMR1_Output  -------------------------------
// SVD Line: 14892

//  <rtree> SFDITEM_REG__TIM3_CCMR1_Output
//    <name> CCMR1_Output </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40000418) capture/compare mode register 1 (output  mode) </i>
//    <loc> ( (unsigned int)((TIM3_CCMR1_Output >> 0) & 0xFFFFFFFF), ((TIM3_CCMR1_Output = (TIM3_CCMR1_Output & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__TIM3_CCMR1_Output_OC2CE </item>
//    <item> SFDITEM_FIELD__TIM3_CCMR1_Output_OC2M </item>
//    <item> SFDITEM_FIELD__TIM3_CCMR1_Output_OC2PE </item>
//    <item> SFDITEM_FIELD__TIM3_CCMR1_Output_OC2FE </item>
//    <item> SFDITEM_FIELD__TIM3_CCMR1_Output_CC2S </item>
//    <item> SFDITEM_FIELD__TIM3_CCMR1_Output_OC1CE </item>
//    <item> SFDITEM_FIELD__TIM3_CCMR1_Output_OC1M </item>
//    <item> SFDITEM_FIELD__TIM3_CCMR1_Output_OC1PE </item>
//    <item> SFDITEM_FIELD__TIM3_CCMR1_Output_OC1FE </item>
//    <item> SFDITEM_FIELD__TIM3_CCMR1_Output_CC1S </item>
//  </rtree>
//  


// -------------------------  Register Item Address: TIM3_CCMR1_Input  ----------------------------
// SVD Line: 14964

unsigned int TIM3_CCMR1_Input __AT (0x40000418);



// ----------------------------  Field Item: TIM3_CCMR1_Input_IC2F  -------------------------------
// SVD Line: 14975

//  <item> SFDITEM_FIELD__TIM3_CCMR1_Input_IC2F
//    <name> IC2F </name>
//    <rw> 
//    <i> [Bits 15..12] RW (@ 0x40000418) Input capture 2 filter </i>
//    <edit> 
//      <loc> ( (unsigned char)((TIM3_CCMR1_Input >> 12) & 0xF), ((TIM3_CCMR1_Input = (TIM3_CCMR1_Input & ~(0xFUL << 12 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 12 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Field Item: TIM3_CCMR1_Input_IC2PCS  ------------------------------
// SVD Line: 14981

//  <item> SFDITEM_FIELD__TIM3_CCMR1_Input_IC2PCS
//    <name> IC2PCS </name>
//    <rw> 
//    <i> [Bits 11..10] RW (@ 0x40000418) Input capture 2 prescaler </i>
//    <edit> 
//      <loc> ( (unsigned char)((TIM3_CCMR1_Input >> 10) & 0x3), ((TIM3_CCMR1_Input = (TIM3_CCMR1_Input & ~(0x3UL << 10 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 10 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Field Item: TIM3_CCMR1_Input_CC2S  -------------------------------
// SVD Line: 14987

//  <item> SFDITEM_FIELD__TIM3_CCMR1_Input_CC2S
//    <name> CC2S </name>
//    <rw> 
//    <i> [Bits 9..8] RW (@ 0x40000418) Capture/Compare 2  selection </i>
//    <edit> 
//      <loc> ( (unsigned char)((TIM3_CCMR1_Input >> 8) & 0x3), ((TIM3_CCMR1_Input = (TIM3_CCMR1_Input & ~(0x3UL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Field Item: TIM3_CCMR1_Input_IC1F  -------------------------------
// SVD Line: 14994

//  <item> SFDITEM_FIELD__TIM3_CCMR1_Input_IC1F
//    <name> IC1F </name>
//    <rw> 
//    <i> [Bits 7..4] RW (@ 0x40000418) Input capture 1 filter </i>
//    <edit> 
//      <loc> ( (unsigned char)((TIM3_CCMR1_Input >> 4) & 0xF), ((TIM3_CCMR1_Input = (TIM3_CCMR1_Input & ~(0xFUL << 4 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 4 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Field Item: TIM3_CCMR1_Input_ICPCS  -------------------------------
// SVD Line: 15000

//  <item> SFDITEM_FIELD__TIM3_CCMR1_Input_ICPCS
//    <name> ICPCS </name>
//    <rw> 
//    <i> [Bits 3..2] RW (@ 0x40000418) Input capture 1 prescaler </i>
//    <edit> 
//      <loc> ( (unsigned char)((TIM3_CCMR1_Input >> 2) & 0x3), ((TIM3_CCMR1_Input = (TIM3_CCMR1_Input & ~(0x3UL << 2 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 2 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Field Item: TIM3_CCMR1_Input_CC1S  -------------------------------
// SVD Line: 15006

//  <item> SFDITEM_FIELD__TIM3_CCMR1_Input_CC1S
//    <name> CC1S </name>
//    <rw> 
//    <i> [Bits 1..0] RW (@ 0x40000418) Capture/Compare 1  selection </i>
//    <edit> 
//      <loc> ( (unsigned char)((TIM3_CCMR1_Input >> 0) & 0x3), ((TIM3_CCMR1_Input = (TIM3_CCMR1_Input & ~(0x3UL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Register RTree: TIM3_CCMR1_Input  --------------------------------
// SVD Line: 14964

//  <rtree> SFDITEM_REG__TIM3_CCMR1_Input
//    <name> CCMR1_Input </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40000418) capture/compare mode register 1 (input  mode) </i>
//    <loc> ( (unsigned int)((TIM3_CCMR1_Input >> 0) & 0xFFFFFFFF), ((TIM3_CCMR1_Input = (TIM3_CCMR1_Input & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__TIM3_CCMR1_Input_IC2F </item>
//    <item> SFDITEM_FIELD__TIM3_CCMR1_Input_IC2PCS </item>
//    <item> SFDITEM_FIELD__TIM3_CCMR1_Input_CC2S </item>
//    <item> SFDITEM_FIELD__TIM3_CCMR1_Input_IC1F </item>
//    <item> SFDITEM_FIELD__TIM3_CCMR1_Input_ICPCS </item>
//    <item> SFDITEM_FIELD__TIM3_CCMR1_Input_CC1S </item>
//  </rtree>
//  


// ------------------------  Register Item Address: TIM3_CCMR2_Output  ----------------------------
// SVD Line: 15015

unsigned int TIM3_CCMR2_Output __AT (0x4000041C);



// ---------------------------  Field Item: TIM3_CCMR2_Output_O24CE  ------------------------------
// SVD Line: 15025

//  <item> SFDITEM_FIELD__TIM3_CCMR2_Output_O24CE
//    <name> O24CE </name>
//    <rw> 
//    <i> [Bit 15] RW (@ 0x4000041C) O24CE </i>
//    <check> 
//      <loc> ( (unsigned int) TIM3_CCMR2_Output ) </loc>
//      <o.15..15> O24CE
//    </check>
//  </item>
//  


// ---------------------------  Field Item: TIM3_CCMR2_Output_OC4M  -------------------------------
// SVD Line: 15031

//  <item> SFDITEM_FIELD__TIM3_CCMR2_Output_OC4M
//    <name> OC4M </name>
//    <rw> 
//    <i> [Bits 14..12] RW (@ 0x4000041C) OC4M </i>
//    <edit> 
//      <loc> ( (unsigned char)((TIM3_CCMR2_Output >> 12) & 0x7), ((TIM3_CCMR2_Output = (TIM3_CCMR2_Output & ~(0x7UL << 12 )) | ((unsigned long)(Gui_u8:GuiVal & 0x7) << 12 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Field Item: TIM3_CCMR2_Output_OC4PE  ------------------------------
// SVD Line: 15037

//  <item> SFDITEM_FIELD__TIM3_CCMR2_Output_OC4PE
//    <name> OC4PE </name>
//    <rw> 
//    <i> [Bit 11] RW (@ 0x4000041C) OC4PE </i>
//    <check> 
//      <loc> ( (unsigned int) TIM3_CCMR2_Output ) </loc>
//      <o.11..11> OC4PE
//    </check>
//  </item>
//  


// ---------------------------  Field Item: TIM3_CCMR2_Output_OC4FE  ------------------------------
// SVD Line: 15043

//  <item> SFDITEM_FIELD__TIM3_CCMR2_Output_OC4FE
//    <name> OC4FE </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x4000041C) OC4FE </i>
//    <check> 
//      <loc> ( (unsigned int) TIM3_CCMR2_Output ) </loc>
//      <o.10..10> OC4FE
//    </check>
//  </item>
//  


// ---------------------------  Field Item: TIM3_CCMR2_Output_CC4S  -------------------------------
// SVD Line: 15049

//  <item> SFDITEM_FIELD__TIM3_CCMR2_Output_CC4S
//    <name> CC4S </name>
//    <rw> 
//    <i> [Bits 9..8] RW (@ 0x4000041C) CC4S </i>
//    <edit> 
//      <loc> ( (unsigned char)((TIM3_CCMR2_Output >> 8) & 0x3), ((TIM3_CCMR2_Output = (TIM3_CCMR2_Output & ~(0x3UL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Field Item: TIM3_CCMR2_Output_OC3CE  ------------------------------
// SVD Line: 15055

//  <item> SFDITEM_FIELD__TIM3_CCMR2_Output_OC3CE
//    <name> OC3CE </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x4000041C) OC3CE </i>
//    <check> 
//      <loc> ( (unsigned int) TIM3_CCMR2_Output ) </loc>
//      <o.7..7> OC3CE
//    </check>
//  </item>
//  


// ---------------------------  Field Item: TIM3_CCMR2_Output_OC3M  -------------------------------
// SVD Line: 15061

//  <item> SFDITEM_FIELD__TIM3_CCMR2_Output_OC3M
//    <name> OC3M </name>
//    <rw> 
//    <i> [Bits 6..4] RW (@ 0x4000041C) OC3M </i>
//    <edit> 
//      <loc> ( (unsigned char)((TIM3_CCMR2_Output >> 4) & 0x7), ((TIM3_CCMR2_Output = (TIM3_CCMR2_Output & ~(0x7UL << 4 )) | ((unsigned long)(Gui_u8:GuiVal & 0x7) << 4 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Field Item: TIM3_CCMR2_Output_OC3PE  ------------------------------
// SVD Line: 15067

//  <item> SFDITEM_FIELD__TIM3_CCMR2_Output_OC3PE
//    <name> OC3PE </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x4000041C) OC3PE </i>
//    <check> 
//      <loc> ( (unsigned int) TIM3_CCMR2_Output ) </loc>
//      <o.3..3> OC3PE
//    </check>
//  </item>
//  


// ---------------------------  Field Item: TIM3_CCMR2_Output_OC3FE  ------------------------------
// SVD Line: 15073

//  <item> SFDITEM_FIELD__TIM3_CCMR2_Output_OC3FE
//    <name> OC3FE </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x4000041C) OC3FE </i>
//    <check> 
//      <loc> ( (unsigned int) TIM3_CCMR2_Output ) </loc>
//      <o.2..2> OC3FE
//    </check>
//  </item>
//  


// ---------------------------  Field Item: TIM3_CCMR2_Output_CC3S  -------------------------------
// SVD Line: 15079

//  <item> SFDITEM_FIELD__TIM3_CCMR2_Output_CC3S
//    <name> CC3S </name>
//    <rw> 
//    <i> [Bits 1..0] RW (@ 0x4000041C) CC3S </i>
//    <edit> 
//      <loc> ( (unsigned char)((TIM3_CCMR2_Output >> 0) & 0x3), ((TIM3_CCMR2_Output = (TIM3_CCMR2_Output & ~(0x3UL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Register RTree: TIM3_CCMR2_Output  -------------------------------
// SVD Line: 15015

//  <rtree> SFDITEM_REG__TIM3_CCMR2_Output
//    <name> CCMR2_Output </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4000041C) capture/compare mode register 2 (output  mode) </i>
//    <loc> ( (unsigned int)((TIM3_CCMR2_Output >> 0) & 0xFFFFFFFF), ((TIM3_CCMR2_Output = (TIM3_CCMR2_Output & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__TIM3_CCMR2_Output_O24CE </item>
//    <item> SFDITEM_FIELD__TIM3_CCMR2_Output_OC4M </item>
//    <item> SFDITEM_FIELD__TIM3_CCMR2_Output_OC4PE </item>
//    <item> SFDITEM_FIELD__TIM3_CCMR2_Output_OC4FE </item>
//    <item> SFDITEM_FIELD__TIM3_CCMR2_Output_CC4S </item>
//    <item> SFDITEM_FIELD__TIM3_CCMR2_Output_OC3CE </item>
//    <item> SFDITEM_FIELD__TIM3_CCMR2_Output_OC3M </item>
//    <item> SFDITEM_FIELD__TIM3_CCMR2_Output_OC3PE </item>
//    <item> SFDITEM_FIELD__TIM3_CCMR2_Output_OC3FE </item>
//    <item> SFDITEM_FIELD__TIM3_CCMR2_Output_CC3S </item>
//  </rtree>
//  


// -------------------------  Register Item Address: TIM3_CCMR2_Input  ----------------------------
// SVD Line: 15087

unsigned int TIM3_CCMR2_Input __AT (0x4000041C);



// ----------------------------  Field Item: TIM3_CCMR2_Input_IC4F  -------------------------------
// SVD Line: 15098

//  <item> SFDITEM_FIELD__TIM3_CCMR2_Input_IC4F
//    <name> IC4F </name>
//    <rw> 
//    <i> [Bits 15..12] RW (@ 0x4000041C) Input capture 4 filter </i>
//    <edit> 
//      <loc> ( (unsigned char)((TIM3_CCMR2_Input >> 12) & 0xF), ((TIM3_CCMR2_Input = (TIM3_CCMR2_Input & ~(0xFUL << 12 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 12 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Field Item: TIM3_CCMR2_Input_IC4PSC  ------------------------------
// SVD Line: 15104

//  <item> SFDITEM_FIELD__TIM3_CCMR2_Input_IC4PSC
//    <name> IC4PSC </name>
//    <rw> 
//    <i> [Bits 11..10] RW (@ 0x4000041C) Input capture 4 prescaler </i>
//    <edit> 
//      <loc> ( (unsigned char)((TIM3_CCMR2_Input >> 10) & 0x3), ((TIM3_CCMR2_Input = (TIM3_CCMR2_Input & ~(0x3UL << 10 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 10 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Field Item: TIM3_CCMR2_Input_CC4S  -------------------------------
// SVD Line: 15110

//  <item> SFDITEM_FIELD__TIM3_CCMR2_Input_CC4S
//    <name> CC4S </name>
//    <rw> 
//    <i> [Bits 9..8] RW (@ 0x4000041C) Capture/Compare 4  selection </i>
//    <edit> 
//      <loc> ( (unsigned char)((TIM3_CCMR2_Input >> 8) & 0x3), ((TIM3_CCMR2_Input = (TIM3_CCMR2_Input & ~(0x3UL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Field Item: TIM3_CCMR2_Input_IC3F  -------------------------------
// SVD Line: 15117

//  <item> SFDITEM_FIELD__TIM3_CCMR2_Input_IC3F
//    <name> IC3F </name>
//    <rw> 
//    <i> [Bits 7..4] RW (@ 0x4000041C) Input capture 3 filter </i>
//    <edit> 
//      <loc> ( (unsigned char)((TIM3_CCMR2_Input >> 4) & 0xF), ((TIM3_CCMR2_Input = (TIM3_CCMR2_Input & ~(0xFUL << 4 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 4 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Field Item: TIM3_CCMR2_Input_IC3PSC  ------------------------------
// SVD Line: 15123

//  <item> SFDITEM_FIELD__TIM3_CCMR2_Input_IC3PSC
//    <name> IC3PSC </name>
//    <rw> 
//    <i> [Bits 3..2] RW (@ 0x4000041C) Input capture 3 prescaler </i>
//    <edit> 
//      <loc> ( (unsigned char)((TIM3_CCMR2_Input >> 2) & 0x3), ((TIM3_CCMR2_Input = (TIM3_CCMR2_Input & ~(0x3UL << 2 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 2 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Field Item: TIM3_CCMR2_Input_CC3S  -------------------------------
// SVD Line: 15129

//  <item> SFDITEM_FIELD__TIM3_CCMR2_Input_CC3S
//    <name> CC3S </name>
//    <rw> 
//    <i> [Bits 1..0] RW (@ 0x4000041C) Capture/compare 3  selection </i>
//    <edit> 
//      <loc> ( (unsigned char)((TIM3_CCMR2_Input >> 0) & 0x3), ((TIM3_CCMR2_Input = (TIM3_CCMR2_Input & ~(0x3UL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Register RTree: TIM3_CCMR2_Input  --------------------------------
// SVD Line: 15087

//  <rtree> SFDITEM_REG__TIM3_CCMR2_Input
//    <name> CCMR2_Input </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4000041C) capture/compare mode register 2 (input  mode) </i>
//    <loc> ( (unsigned int)((TIM3_CCMR2_Input >> 0) & 0xFFFFFFFF), ((TIM3_CCMR2_Input = (TIM3_CCMR2_Input & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__TIM3_CCMR2_Input_IC4F </item>
//    <item> SFDITEM_FIELD__TIM3_CCMR2_Input_IC4PSC </item>
//    <item> SFDITEM_FIELD__TIM3_CCMR2_Input_CC4S </item>
//    <item> SFDITEM_FIELD__TIM3_CCMR2_Input_IC3F </item>
//    <item> SFDITEM_FIELD__TIM3_CCMR2_Input_IC3PSC </item>
//    <item> SFDITEM_FIELD__TIM3_CCMR2_Input_CC3S </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: TIM3_CCER  --------------------------------
// SVD Line: 15138

unsigned int TIM3_CCER __AT (0x40000420);



// -------------------------------  Field Item: TIM3_CCER_CC4NP  ----------------------------------
// SVD Line: 15148

//  <item> SFDITEM_FIELD__TIM3_CCER_CC4NP
//    <name> CC4NP </name>
//    <rw> 
//    <i> [Bit 15] RW (@ 0x40000420) Capture/Compare 4 output  Polarity </i>
//    <check> 
//      <loc> ( (unsigned int) TIM3_CCER ) </loc>
//      <o.15..15> CC4NP
//    </check>
//  </item>
//  


// -------------------------------  Field Item: TIM3_CCER_CC4P  -----------------------------------
// SVD Line: 15155

//  <item> SFDITEM_FIELD__TIM3_CCER_CC4P
//    <name> CC4P </name>
//    <rw> 
//    <i> [Bit 13] RW (@ 0x40000420) Capture/Compare 3 output  Polarity </i>
//    <check> 
//      <loc> ( (unsigned int) TIM3_CCER ) </loc>
//      <o.13..13> CC4P
//    </check>
//  </item>
//  


// -------------------------------  Field Item: TIM3_CCER_CC4E  -----------------------------------
// SVD Line: 15162

//  <item> SFDITEM_FIELD__TIM3_CCER_CC4E
//    <name> CC4E </name>
//    <rw> 
//    <i> [Bit 12] RW (@ 0x40000420) Capture/Compare 4 output  enable </i>
//    <check> 
//      <loc> ( (unsigned int) TIM3_CCER ) </loc>
//      <o.12..12> CC4E
//    </check>
//  </item>
//  


// -------------------------------  Field Item: TIM3_CCER_CC3NP  ----------------------------------
// SVD Line: 15169

//  <item> SFDITEM_FIELD__TIM3_CCER_CC3NP
//    <name> CC3NP </name>
//    <rw> 
//    <i> [Bit 11] RW (@ 0x40000420) Capture/Compare 3 output  Polarity </i>
//    <check> 
//      <loc> ( (unsigned int) TIM3_CCER ) </loc>
//      <o.11..11> CC3NP
//    </check>
//  </item>
//  


// -------------------------------  Field Item: TIM3_CCER_CC3P  -----------------------------------
// SVD Line: 15176

//  <item> SFDITEM_FIELD__TIM3_CCER_CC3P
//    <name> CC3P </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x40000420) Capture/Compare 3 output  Polarity </i>
//    <check> 
//      <loc> ( (unsigned int) TIM3_CCER ) </loc>
//      <o.9..9> CC3P
//    </check>
//  </item>
//  


// -------------------------------  Field Item: TIM3_CCER_CC3E  -----------------------------------
// SVD Line: 15183

//  <item> SFDITEM_FIELD__TIM3_CCER_CC3E
//    <name> CC3E </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x40000420) Capture/Compare 3 output  enable </i>
//    <check> 
//      <loc> ( (unsigned int) TIM3_CCER ) </loc>
//      <o.8..8> CC3E
//    </check>
//  </item>
//  


// -------------------------------  Field Item: TIM3_CCER_CC2NP  ----------------------------------
// SVD Line: 15190

//  <item> SFDITEM_FIELD__TIM3_CCER_CC2NP
//    <name> CC2NP </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x40000420) Capture/Compare 2 output  Polarity </i>
//    <check> 
//      <loc> ( (unsigned int) TIM3_CCER ) </loc>
//      <o.7..7> CC2NP
//    </check>
//  </item>
//  


// -------------------------------  Field Item: TIM3_CCER_CC2P  -----------------------------------
// SVD Line: 15197

//  <item> SFDITEM_FIELD__TIM3_CCER_CC2P
//    <name> CC2P </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x40000420) Capture/Compare 2 output  Polarity </i>
//    <check> 
//      <loc> ( (unsigned int) TIM3_CCER ) </loc>
//      <o.5..5> CC2P
//    </check>
//  </item>
//  


// -------------------------------  Field Item: TIM3_CCER_CC2E  -----------------------------------
// SVD Line: 15204

//  <item> SFDITEM_FIELD__TIM3_CCER_CC2E
//    <name> CC2E </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x40000420) Capture/Compare 2 output  enable </i>
//    <check> 
//      <loc> ( (unsigned int) TIM3_CCER ) </loc>
//      <o.4..4> CC2E
//    </check>
//  </item>
//  


// -------------------------------  Field Item: TIM3_CCER_CC1NP  ----------------------------------
// SVD Line: 15211

//  <item> SFDITEM_FIELD__TIM3_CCER_CC1NP
//    <name> CC1NP </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x40000420) Capture/Compare 1 output  Polarity </i>
//    <check> 
//      <loc> ( (unsigned int) TIM3_CCER ) </loc>
//      <o.3..3> CC1NP
//    </check>
//  </item>
//  


// -------------------------------  Field Item: TIM3_CCER_CC1P  -----------------------------------
// SVD Line: 15218

//  <item> SFDITEM_FIELD__TIM3_CCER_CC1P
//    <name> CC1P </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x40000420) Capture/Compare 1 output  Polarity </i>
//    <check> 
//      <loc> ( (unsigned int) TIM3_CCER ) </loc>
//      <o.1..1> CC1P
//    </check>
//  </item>
//  


// -------------------------------  Field Item: TIM3_CCER_CC1E  -----------------------------------
// SVD Line: 15225

//  <item> SFDITEM_FIELD__TIM3_CCER_CC1E
//    <name> CC1E </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40000420) Capture/Compare 1 output  enable </i>
//    <check> 
//      <loc> ( (unsigned int) TIM3_CCER ) </loc>
//      <o.0..0> CC1E
//    </check>
//  </item>
//  


// --------------------------------  Register RTree: TIM3_CCER  -----------------------------------
// SVD Line: 15138

//  <rtree> SFDITEM_REG__TIM3_CCER
//    <name> CCER </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40000420) capture/compare enable  register </i>
//    <loc> ( (unsigned int)((TIM3_CCER >> 0) & 0xFFFFFFFF), ((TIM3_CCER = (TIM3_CCER & ~(0xBBBBUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xBBBB) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__TIM3_CCER_CC4NP </item>
//    <item> SFDITEM_FIELD__TIM3_CCER_CC4P </item>
//    <item> SFDITEM_FIELD__TIM3_CCER_CC4E </item>
//    <item> SFDITEM_FIELD__TIM3_CCER_CC3NP </item>
//    <item> SFDITEM_FIELD__TIM3_CCER_CC3P </item>
//    <item> SFDITEM_FIELD__TIM3_CCER_CC3E </item>
//    <item> SFDITEM_FIELD__TIM3_CCER_CC2NP </item>
//    <item> SFDITEM_FIELD__TIM3_CCER_CC2P </item>
//    <item> SFDITEM_FIELD__TIM3_CCER_CC2E </item>
//    <item> SFDITEM_FIELD__TIM3_CCER_CC1NP </item>
//    <item> SFDITEM_FIELD__TIM3_CCER_CC1P </item>
//    <item> SFDITEM_FIELD__TIM3_CCER_CC1E </item>
//  </rtree>
//  


// -----------------------------  Register Item Address: TIM3_CNT  --------------------------------
// SVD Line: 15234

unsigned int TIM3_CNT __AT (0x40000424);



// -------------------------------  Field Item: TIM3_CNT_CNT_H  -----------------------------------
// SVD Line: 15243

//  <item> SFDITEM_FIELD__TIM3_CNT_CNT_H
//    <name> CNT_H </name>
//    <rw> 
//    <i> [Bits 31..16] RW (@ 0x40000424) High counter value </i>
//    <edit> 
//      <loc> ( (unsigned short)((TIM3_CNT >> 16) & 0xFFFF), ((TIM3_CNT = (TIM3_CNT & ~(0xFFFFUL << 16 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFFF) << 16 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Field Item: TIM3_CNT_CNT_L  -----------------------------------
// SVD Line: 15249

//  <item> SFDITEM_FIELD__TIM3_CNT_CNT_L
//    <name> CNT_L </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x40000424) Low counter value </i>
//    <edit> 
//      <loc> ( (unsigned short)((TIM3_CNT >> 0) & 0xFFFF), ((TIM3_CNT = (TIM3_CNT & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Register RTree: TIM3_CNT  ------------------------------------
// SVD Line: 15234

//  <rtree> SFDITEM_REG__TIM3_CNT
//    <name> CNT </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40000424) counter </i>
//    <loc> ( (unsigned int)((TIM3_CNT >> 0) & 0xFFFFFFFF), ((TIM3_CNT = (TIM3_CNT & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__TIM3_CNT_CNT_H </item>
//    <item> SFDITEM_FIELD__TIM3_CNT_CNT_L </item>
//  </rtree>
//  


// -----------------------------  Register Item Address: TIM3_PSC  --------------------------------
// SVD Line: 15257

unsigned int TIM3_PSC __AT (0x40000428);



// --------------------------------  Field Item: TIM3_PSC_PSC  ------------------------------------
// SVD Line: 15266

//  <item> SFDITEM_FIELD__TIM3_PSC_PSC
//    <name> PSC </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x40000428) Prescaler value </i>
//    <edit> 
//      <loc> ( (unsigned short)((TIM3_PSC >> 0) & 0xFFFF), ((TIM3_PSC = (TIM3_PSC & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Register RTree: TIM3_PSC  ------------------------------------
// SVD Line: 15257

//  <rtree> SFDITEM_REG__TIM3_PSC
//    <name> PSC </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40000428) prescaler </i>
//    <loc> ( (unsigned int)((TIM3_PSC >> 0) & 0xFFFFFFFF), ((TIM3_PSC = (TIM3_PSC & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__TIM3_PSC_PSC </item>
//  </rtree>
//  


// -----------------------------  Register Item Address: TIM3_ARR  --------------------------------
// SVD Line: 15274

unsigned int TIM3_ARR __AT (0x4000042C);



// -------------------------------  Field Item: TIM3_ARR_ARR_H  -----------------------------------
// SVD Line: 15283

//  <item> SFDITEM_FIELD__TIM3_ARR_ARR_H
//    <name> ARR_H </name>
//    <rw> 
//    <i> [Bits 31..16] RW (@ 0x4000042C) High Auto-reload value </i>
//    <edit> 
//      <loc> ( (unsigned short)((TIM3_ARR >> 16) & 0xFFFF), ((TIM3_ARR = (TIM3_ARR & ~(0xFFFFUL << 16 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFFF) << 16 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Field Item: TIM3_ARR_ARR_L  -----------------------------------
// SVD Line: 15289

//  <item> SFDITEM_FIELD__TIM3_ARR_ARR_L
//    <name> ARR_L </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x4000042C) Low Auto-reload value </i>
//    <edit> 
//      <loc> ( (unsigned short)((TIM3_ARR >> 0) & 0xFFFF), ((TIM3_ARR = (TIM3_ARR & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Register RTree: TIM3_ARR  ------------------------------------
// SVD Line: 15274

//  <rtree> SFDITEM_REG__TIM3_ARR
//    <name> ARR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4000042C) auto-reload register </i>
//    <loc> ( (unsigned int)((TIM3_ARR >> 0) & 0xFFFFFFFF), ((TIM3_ARR = (TIM3_ARR & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__TIM3_ARR_ARR_H </item>
//    <item> SFDITEM_FIELD__TIM3_ARR_ARR_L </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: TIM3_CCR1  --------------------------------
// SVD Line: 15297

unsigned int TIM3_CCR1 __AT (0x40000434);



// ------------------------------  Field Item: TIM3_CCR1_CCR1_H  ----------------------------------
// SVD Line: 15306

//  <item> SFDITEM_FIELD__TIM3_CCR1_CCR1_H
//    <name> CCR1_H </name>
//    <rw> 
//    <i> [Bits 31..16] RW (@ 0x40000434) High Capture/Compare 1  value </i>
//    <edit> 
//      <loc> ( (unsigned short)((TIM3_CCR1 >> 16) & 0xFFFF), ((TIM3_CCR1 = (TIM3_CCR1 & ~(0xFFFFUL << 16 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFFF) << 16 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: TIM3_CCR1_CCR1_L  ----------------------------------
// SVD Line: 15313

//  <item> SFDITEM_FIELD__TIM3_CCR1_CCR1_L
//    <name> CCR1_L </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x40000434) Low Capture/Compare 1  value </i>
//    <edit> 
//      <loc> ( (unsigned short)((TIM3_CCR1 >> 0) & 0xFFFF), ((TIM3_CCR1 = (TIM3_CCR1 & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Register RTree: TIM3_CCR1  -----------------------------------
// SVD Line: 15297

//  <rtree> SFDITEM_REG__TIM3_CCR1
//    <name> CCR1 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40000434) capture/compare register 1 </i>
//    <loc> ( (unsigned int)((TIM3_CCR1 >> 0) & 0xFFFFFFFF), ((TIM3_CCR1 = (TIM3_CCR1 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__TIM3_CCR1_CCR1_H </item>
//    <item> SFDITEM_FIELD__TIM3_CCR1_CCR1_L </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: TIM3_CCR2  --------------------------------
// SVD Line: 15322

unsigned int TIM3_CCR2 __AT (0x40000438);



// ------------------------------  Field Item: TIM3_CCR2_CCR2_H  ----------------------------------
// SVD Line: 15331

//  <item> SFDITEM_FIELD__TIM3_CCR2_CCR2_H
//    <name> CCR2_H </name>
//    <rw> 
//    <i> [Bits 31..16] RW (@ 0x40000438) High Capture/Compare 2  value </i>
//    <edit> 
//      <loc> ( (unsigned short)((TIM3_CCR2 >> 16) & 0xFFFF), ((TIM3_CCR2 = (TIM3_CCR2 & ~(0xFFFFUL << 16 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFFF) << 16 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: TIM3_CCR2_CCR2_L  ----------------------------------
// SVD Line: 15338

//  <item> SFDITEM_FIELD__TIM3_CCR2_CCR2_L
//    <name> CCR2_L </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x40000438) Low Capture/Compare 2  value </i>
//    <edit> 
//      <loc> ( (unsigned short)((TIM3_CCR2 >> 0) & 0xFFFF), ((TIM3_CCR2 = (TIM3_CCR2 & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Register RTree: TIM3_CCR2  -----------------------------------
// SVD Line: 15322

//  <rtree> SFDITEM_REG__TIM3_CCR2
//    <name> CCR2 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40000438) capture/compare register 2 </i>
//    <loc> ( (unsigned int)((TIM3_CCR2 >> 0) & 0xFFFFFFFF), ((TIM3_CCR2 = (TIM3_CCR2 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__TIM3_CCR2_CCR2_H </item>
//    <item> SFDITEM_FIELD__TIM3_CCR2_CCR2_L </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: TIM3_CCR3  --------------------------------
// SVD Line: 15347

unsigned int TIM3_CCR3 __AT (0x4000043C);



// ------------------------------  Field Item: TIM3_CCR3_CCR3_H  ----------------------------------
// SVD Line: 15356

//  <item> SFDITEM_FIELD__TIM3_CCR3_CCR3_H
//    <name> CCR3_H </name>
//    <rw> 
//    <i> [Bits 31..16] RW (@ 0x4000043C) High Capture/Compare value </i>
//    <edit> 
//      <loc> ( (unsigned short)((TIM3_CCR3 >> 16) & 0xFFFF), ((TIM3_CCR3 = (TIM3_CCR3 & ~(0xFFFFUL << 16 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFFF) << 16 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: TIM3_CCR3_CCR3_L  ----------------------------------
// SVD Line: 15362

//  <item> SFDITEM_FIELD__TIM3_CCR3_CCR3_L
//    <name> CCR3_L </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x4000043C) Low Capture/Compare value </i>
//    <edit> 
//      <loc> ( (unsigned short)((TIM3_CCR3 >> 0) & 0xFFFF), ((TIM3_CCR3 = (TIM3_CCR3 & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Register RTree: TIM3_CCR3  -----------------------------------
// SVD Line: 15347

//  <rtree> SFDITEM_REG__TIM3_CCR3
//    <name> CCR3 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4000043C) capture/compare register 3 </i>
//    <loc> ( (unsigned int)((TIM3_CCR3 >> 0) & 0xFFFFFFFF), ((TIM3_CCR3 = (TIM3_CCR3 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__TIM3_CCR3_CCR3_H </item>
//    <item> SFDITEM_FIELD__TIM3_CCR3_CCR3_L </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: TIM3_CCR4  --------------------------------
// SVD Line: 15370

unsigned int TIM3_CCR4 __AT (0x40000440);



// ------------------------------  Field Item: TIM3_CCR4_CCR4_H  ----------------------------------
// SVD Line: 15379

//  <item> SFDITEM_FIELD__TIM3_CCR4_CCR4_H
//    <name> CCR4_H </name>
//    <rw> 
//    <i> [Bits 31..16] RW (@ 0x40000440) High Capture/Compare value </i>
//    <edit> 
//      <loc> ( (unsigned short)((TIM3_CCR4 >> 16) & 0xFFFF), ((TIM3_CCR4 = (TIM3_CCR4 & ~(0xFFFFUL << 16 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFFF) << 16 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: TIM3_CCR4_CCR4_L  ----------------------------------
// SVD Line: 15385

//  <item> SFDITEM_FIELD__TIM3_CCR4_CCR4_L
//    <name> CCR4_L </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x40000440) Low Capture/Compare value </i>
//    <edit> 
//      <loc> ( (unsigned short)((TIM3_CCR4 >> 0) & 0xFFFF), ((TIM3_CCR4 = (TIM3_CCR4 & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Register RTree: TIM3_CCR4  -----------------------------------
// SVD Line: 15370

//  <rtree> SFDITEM_REG__TIM3_CCR4
//    <name> CCR4 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40000440) capture/compare register 4 </i>
//    <loc> ( (unsigned int)((TIM3_CCR4 >> 0) & 0xFFFFFFFF), ((TIM3_CCR4 = (TIM3_CCR4 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__TIM3_CCR4_CCR4_H </item>
//    <item> SFDITEM_FIELD__TIM3_CCR4_CCR4_L </item>
//  </rtree>
//  


// -----------------------------  Register Item Address: TIM3_DCR  --------------------------------
// SVD Line: 15393

unsigned int TIM3_DCR __AT (0x40000448);



// --------------------------------  Field Item: TIM3_DCR_DBL  ------------------------------------
// SVD Line: 15402

//  <item> SFDITEM_FIELD__TIM3_DCR_DBL
//    <name> DBL </name>
//    <rw> 
//    <i> [Bits 12..8] RW (@ 0x40000448) DMA burst length </i>
//    <edit> 
//      <loc> ( (unsigned char)((TIM3_DCR >> 8) & 0x1F), ((TIM3_DCR = (TIM3_DCR & ~(0x1FUL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0x1F) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Field Item: TIM3_DCR_DBA  ------------------------------------
// SVD Line: 15408

//  <item> SFDITEM_FIELD__TIM3_DCR_DBA
//    <name> DBA </name>
//    <rw> 
//    <i> [Bits 4..0] RW (@ 0x40000448) DMA base address </i>
//    <edit> 
//      <loc> ( (unsigned char)((TIM3_DCR >> 0) & 0x1F), ((TIM3_DCR = (TIM3_DCR & ~(0x1FUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0x1F) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Register RTree: TIM3_DCR  ------------------------------------
// SVD Line: 15393

//  <rtree> SFDITEM_REG__TIM3_DCR
//    <name> DCR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40000448) DMA control register </i>
//    <loc> ( (unsigned int)((TIM3_DCR >> 0) & 0xFFFFFFFF), ((TIM3_DCR = (TIM3_DCR & ~(0x1F1FUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1F1F) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__TIM3_DCR_DBL </item>
//    <item> SFDITEM_FIELD__TIM3_DCR_DBA </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: TIM3_DMAR  --------------------------------
// SVD Line: 15416

unsigned int TIM3_DMAR __AT (0x4000044C);



// -------------------------------  Field Item: TIM3_DMAR_DMAB  -----------------------------------
// SVD Line: 15425

//  <item> SFDITEM_FIELD__TIM3_DMAR_DMAB
//    <name> DMAB </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x4000044C) DMA register for burst  accesses </i>
//    <edit> 
//      <loc> ( (unsigned short)((TIM3_DMAR >> 0) & 0xFFFF), ((TIM3_DMAR = (TIM3_DMAR & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Register RTree: TIM3_DMAR  -----------------------------------
// SVD Line: 15416

//  <rtree> SFDITEM_REG__TIM3_DMAR
//    <name> DMAR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4000044C) DMA address for full transfer </i>
//    <loc> ( (unsigned int)((TIM3_DMAR >> 0) & 0xFFFFFFFF), ((TIM3_DMAR = (TIM3_DMAR & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__TIM3_DMAR_DMAB </item>
//  </rtree>
//  


// ----------------------------------  Peripheral View: TIM3  -------------------------------------
// SVD Line: 14512

//  <view> TIM3
//    <name> TIM3 </name>
//    <item> SFDITEM_REG__TIM3_CR1 </item>
//    <item> SFDITEM_REG__TIM3_CR2 </item>
//    <item> SFDITEM_REG__TIM3_SMCR </item>
//    <item> SFDITEM_REG__TIM3_DIER </item>
//    <item> SFDITEM_REG__TIM3_SR </item>
//    <item> SFDITEM_REG__TIM3_EGR </item>
//    <item> SFDITEM_REG__TIM3_CCMR1_Output </item>
//    <item> SFDITEM_REG__TIM3_CCMR1_Input </item>
//    <item> SFDITEM_REG__TIM3_CCMR2_Output </item>
//    <item> SFDITEM_REG__TIM3_CCMR2_Input </item>
//    <item> SFDITEM_REG__TIM3_CCER </item>
//    <item> SFDITEM_REG__TIM3_CNT </item>
//    <item> SFDITEM_REG__TIM3_PSC </item>
//    <item> SFDITEM_REG__TIM3_ARR </item>
//    <item> SFDITEM_REG__TIM3_CCR1 </item>
//    <item> SFDITEM_REG__TIM3_CCR2 </item>
//    <item> SFDITEM_REG__TIM3_CCR3 </item>
//    <item> SFDITEM_REG__TIM3_CCR4 </item>
//    <item> SFDITEM_REG__TIM3_DCR </item>
//    <item> SFDITEM_REG__TIM3_DMAR </item>
//  </view>
//  


// -----------------------------  Register Item Address: TIM4_CR1  --------------------------------
// SVD Line: 14528

unsigned int TIM4_CR1 __AT (0x40000800);



// --------------------------------  Field Item: TIM4_CR1_CKD  ------------------------------------
// SVD Line: 14537

//  <item> SFDITEM_FIELD__TIM4_CR1_CKD
//    <name> CKD </name>
//    <rw> 
//    <i> [Bits 9..8] RW (@ 0x40000800) Clock division </i>
//    <edit> 
//      <loc> ( (unsigned char)((TIM4_CR1 >> 8) & 0x3), ((TIM4_CR1 = (TIM4_CR1 & ~(0x3UL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Field Item: TIM4_CR1_ARPE  -----------------------------------
// SVD Line: 14543

//  <item> SFDITEM_FIELD__TIM4_CR1_ARPE
//    <name> ARPE </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x40000800) Auto-reload preload enable </i>
//    <check> 
//      <loc> ( (unsigned int) TIM4_CR1 ) </loc>
//      <o.7..7> ARPE
//    </check>
//  </item>
//  


// --------------------------------  Field Item: TIM4_CR1_CMS  ------------------------------------
// SVD Line: 14549

//  <item> SFDITEM_FIELD__TIM4_CR1_CMS
//    <name> CMS </name>
//    <rw> 
//    <i> [Bits 6..5] RW (@ 0x40000800) Center-aligned mode  selection </i>
//    <edit> 
//      <loc> ( (unsigned char)((TIM4_CR1 >> 5) & 0x3), ((TIM4_CR1 = (TIM4_CR1 & ~(0x3UL << 5 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 5 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Field Item: TIM4_CR1_DIR  ------------------------------------
// SVD Line: 14556

//  <item> SFDITEM_FIELD__TIM4_CR1_DIR
//    <name> DIR </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x40000800) Direction </i>
//    <check> 
//      <loc> ( (unsigned int) TIM4_CR1 ) </loc>
//      <o.4..4> DIR
//    </check>
//  </item>
//  


// --------------------------------  Field Item: TIM4_CR1_OPM  ------------------------------------
// SVD Line: 14562

//  <item> SFDITEM_FIELD__TIM4_CR1_OPM
//    <name> OPM </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x40000800) One-pulse mode </i>
//    <check> 
//      <loc> ( (unsigned int) TIM4_CR1 ) </loc>
//      <o.3..3> OPM
//    </check>
//  </item>
//  


// --------------------------------  Field Item: TIM4_CR1_URS  ------------------------------------
// SVD Line: 14568

//  <item> SFDITEM_FIELD__TIM4_CR1_URS
//    <name> URS </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x40000800) Update request source </i>
//    <check> 
//      <loc> ( (unsigned int) TIM4_CR1 ) </loc>
//      <o.2..2> URS
//    </check>
//  </item>
//  


// --------------------------------  Field Item: TIM4_CR1_UDIS  -----------------------------------
// SVD Line: 14574

//  <item> SFDITEM_FIELD__TIM4_CR1_UDIS
//    <name> UDIS </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x40000800) Update disable </i>
//    <check> 
//      <loc> ( (unsigned int) TIM4_CR1 ) </loc>
//      <o.1..1> UDIS
//    </check>
//  </item>
//  


// --------------------------------  Field Item: TIM4_CR1_CEN  ------------------------------------
// SVD Line: 14580

//  <item> SFDITEM_FIELD__TIM4_CR1_CEN
//    <name> CEN </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40000800) Counter enable </i>
//    <check> 
//      <loc> ( (unsigned int) TIM4_CR1 ) </loc>
//      <o.0..0> CEN
//    </check>
//  </item>
//  


// --------------------------------  Register RTree: TIM4_CR1  ------------------------------------
// SVD Line: 14528

//  <rtree> SFDITEM_REG__TIM4_CR1
//    <name> CR1 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40000800) control register 1 </i>
//    <loc> ( (unsigned int)((TIM4_CR1 >> 0) & 0xFFFFFFFF), ((TIM4_CR1 = (TIM4_CR1 & ~(0x3FFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x3FF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__TIM4_CR1_CKD </item>
//    <item> SFDITEM_FIELD__TIM4_CR1_ARPE </item>
//    <item> SFDITEM_FIELD__TIM4_CR1_CMS </item>
//    <item> SFDITEM_FIELD__TIM4_CR1_DIR </item>
//    <item> SFDITEM_FIELD__TIM4_CR1_OPM </item>
//    <item> SFDITEM_FIELD__TIM4_CR1_URS </item>
//    <item> SFDITEM_FIELD__TIM4_CR1_UDIS </item>
//    <item> SFDITEM_FIELD__TIM4_CR1_CEN </item>
//  </rtree>
//  


// -----------------------------  Register Item Address: TIM4_CR2  --------------------------------
// SVD Line: 14588

unsigned int TIM4_CR2 __AT (0x40000804);



// --------------------------------  Field Item: TIM4_CR2_TI1S  -----------------------------------
// SVD Line: 14597

//  <item> SFDITEM_FIELD__TIM4_CR2_TI1S
//    <name> TI1S </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x40000804) TI1 selection </i>
//    <check> 
//      <loc> ( (unsigned int) TIM4_CR2 ) </loc>
//      <o.7..7> TI1S
//    </check>
//  </item>
//  


// --------------------------------  Field Item: TIM4_CR2_MMS  ------------------------------------
// SVD Line: 14603

//  <item> SFDITEM_FIELD__TIM4_CR2_MMS
//    <name> MMS </name>
//    <rw> 
//    <i> [Bits 6..4] RW (@ 0x40000804) Master mode selection </i>
//    <edit> 
//      <loc> ( (unsigned char)((TIM4_CR2 >> 4) & 0x7), ((TIM4_CR2 = (TIM4_CR2 & ~(0x7UL << 4 )) | ((unsigned long)(Gui_u8:GuiVal & 0x7) << 4 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Field Item: TIM4_CR2_CCDS  -----------------------------------
// SVD Line: 14609

//  <item> SFDITEM_FIELD__TIM4_CR2_CCDS
//    <name> CCDS </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x40000804) Capture/compare DMA  selection </i>
//    <check> 
//      <loc> ( (unsigned int) TIM4_CR2 ) </loc>
//      <o.3..3> CCDS
//    </check>
//  </item>
//  


// --------------------------------  Register RTree: TIM4_CR2  ------------------------------------
// SVD Line: 14588

//  <rtree> SFDITEM_REG__TIM4_CR2
//    <name> CR2 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40000804) control register 2 </i>
//    <loc> ( (unsigned int)((TIM4_CR2 >> 0) & 0xFFFFFFFF), ((TIM4_CR2 = (TIM4_CR2 & ~(0xF8UL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xF8) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__TIM4_CR2_TI1S </item>
//    <item> SFDITEM_FIELD__TIM4_CR2_MMS </item>
//    <item> SFDITEM_FIELD__TIM4_CR2_CCDS </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: TIM4_SMCR  --------------------------------
// SVD Line: 14618

unsigned int TIM4_SMCR __AT (0x40000808);



// --------------------------------  Field Item: TIM4_SMCR_ETP  -----------------------------------
// SVD Line: 14627

//  <item> SFDITEM_FIELD__TIM4_SMCR_ETP
//    <name> ETP </name>
//    <rw> 
//    <i> [Bit 15] RW (@ 0x40000808) External trigger polarity </i>
//    <check> 
//      <loc> ( (unsigned int) TIM4_SMCR ) </loc>
//      <o.15..15> ETP
//    </check>
//  </item>
//  


// --------------------------------  Field Item: TIM4_SMCR_ECE  -----------------------------------
// SVD Line: 14633

//  <item> SFDITEM_FIELD__TIM4_SMCR_ECE
//    <name> ECE </name>
//    <rw> 
//    <i> [Bit 14] RW (@ 0x40000808) External clock enable </i>
//    <check> 
//      <loc> ( (unsigned int) TIM4_SMCR ) </loc>
//      <o.14..14> ECE
//    </check>
//  </item>
//  


// -------------------------------  Field Item: TIM4_SMCR_ETPS  -----------------------------------
// SVD Line: 14639

//  <item> SFDITEM_FIELD__TIM4_SMCR_ETPS
//    <name> ETPS </name>
//    <rw> 
//    <i> [Bits 13..12] RW (@ 0x40000808) External trigger prescaler </i>
//    <edit> 
//      <loc> ( (unsigned char)((TIM4_SMCR >> 12) & 0x3), ((TIM4_SMCR = (TIM4_SMCR & ~(0x3UL << 12 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 12 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Field Item: TIM4_SMCR_ETF  -----------------------------------
// SVD Line: 14645

//  <item> SFDITEM_FIELD__TIM4_SMCR_ETF
//    <name> ETF </name>
//    <rw> 
//    <i> [Bits 11..8] RW (@ 0x40000808) External trigger filter </i>
//    <edit> 
//      <loc> ( (unsigned char)((TIM4_SMCR >> 8) & 0xF), ((TIM4_SMCR = (TIM4_SMCR & ~(0xFUL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Field Item: TIM4_SMCR_MSM  -----------------------------------
// SVD Line: 14651

//  <item> SFDITEM_FIELD__TIM4_SMCR_MSM
//    <name> MSM </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x40000808) Master/Slave mode </i>
//    <check> 
//      <loc> ( (unsigned int) TIM4_SMCR ) </loc>
//      <o.7..7> MSM
//    </check>
//  </item>
//  


// --------------------------------  Field Item: TIM4_SMCR_TS  ------------------------------------
// SVD Line: 14657

//  <item> SFDITEM_FIELD__TIM4_SMCR_TS
//    <name> TS </name>
//    <rw> 
//    <i> [Bits 6..4] RW (@ 0x40000808) Trigger selection </i>
//    <edit> 
//      <loc> ( (unsigned char)((TIM4_SMCR >> 4) & 0x7), ((TIM4_SMCR = (TIM4_SMCR & ~(0x7UL << 4 )) | ((unsigned long)(Gui_u8:GuiVal & 0x7) << 4 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Field Item: TIM4_SMCR_SMS  -----------------------------------
// SVD Line: 14663

//  <item> SFDITEM_FIELD__TIM4_SMCR_SMS
//    <name> SMS </name>
//    <rw> 
//    <i> [Bits 2..0] RW (@ 0x40000808) Slave mode selection </i>
//    <edit> 
//      <loc> ( (unsigned char)((TIM4_SMCR >> 0) & 0x7), ((TIM4_SMCR = (TIM4_SMCR & ~(0x7UL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0x7) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Register RTree: TIM4_SMCR  -----------------------------------
// SVD Line: 14618

//  <rtree> SFDITEM_REG__TIM4_SMCR
//    <name> SMCR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40000808) slave mode control register </i>
//    <loc> ( (unsigned int)((TIM4_SMCR >> 0) & 0xFFFFFFFF), ((TIM4_SMCR = (TIM4_SMCR & ~(0xFFF7UL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFF7) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__TIM4_SMCR_ETP </item>
//    <item> SFDITEM_FIELD__TIM4_SMCR_ECE </item>
//    <item> SFDITEM_FIELD__TIM4_SMCR_ETPS </item>
//    <item> SFDITEM_FIELD__TIM4_SMCR_ETF </item>
//    <item> SFDITEM_FIELD__TIM4_SMCR_MSM </item>
//    <item> SFDITEM_FIELD__TIM4_SMCR_TS </item>
//    <item> SFDITEM_FIELD__TIM4_SMCR_SMS </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: TIM4_DIER  --------------------------------
// SVD Line: 14671

unsigned int TIM4_DIER __AT (0x4000080C);



// --------------------------------  Field Item: TIM4_DIER_TDE  -----------------------------------
// SVD Line: 14680

//  <item> SFDITEM_FIELD__TIM4_DIER_TDE
//    <name> TDE </name>
//    <rw> 
//    <i> [Bit 14] RW (@ 0x4000080C) Trigger DMA request enable </i>
//    <check> 
//      <loc> ( (unsigned int) TIM4_DIER ) </loc>
//      <o.14..14> TDE
//    </check>
//  </item>
//  


// -------------------------------  Field Item: TIM4_DIER_CC4DE  ----------------------------------
// SVD Line: 14686

//  <item> SFDITEM_FIELD__TIM4_DIER_CC4DE
//    <name> CC4DE </name>
//    <rw> 
//    <i> [Bit 12] RW (@ 0x4000080C) Capture/Compare 4 DMA request  enable </i>
//    <check> 
//      <loc> ( (unsigned int) TIM4_DIER ) </loc>
//      <o.12..12> CC4DE
//    </check>
//  </item>
//  


// -------------------------------  Field Item: TIM4_DIER_CC3DE  ----------------------------------
// SVD Line: 14693

//  <item> SFDITEM_FIELD__TIM4_DIER_CC3DE
//    <name> CC3DE </name>
//    <rw> 
//    <i> [Bit 11] RW (@ 0x4000080C) Capture/Compare 3 DMA request  enable </i>
//    <check> 
//      <loc> ( (unsigned int) TIM4_DIER ) </loc>
//      <o.11..11> CC3DE
//    </check>
//  </item>
//  


// -------------------------------  Field Item: TIM4_DIER_CC2DE  ----------------------------------
// SVD Line: 14700

//  <item> SFDITEM_FIELD__TIM4_DIER_CC2DE
//    <name> CC2DE </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x4000080C) Capture/Compare 2 DMA request  enable </i>
//    <check> 
//      <loc> ( (unsigned int) TIM4_DIER ) </loc>
//      <o.10..10> CC2DE
//    </check>
//  </item>
//  


// -------------------------------  Field Item: TIM4_DIER_CC1DE  ----------------------------------
// SVD Line: 14707

//  <item> SFDITEM_FIELD__TIM4_DIER_CC1DE
//    <name> CC1DE </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x4000080C) Capture/Compare 1 DMA request  enable </i>
//    <check> 
//      <loc> ( (unsigned int) TIM4_DIER ) </loc>
//      <o.9..9> CC1DE
//    </check>
//  </item>
//  


// --------------------------------  Field Item: TIM4_DIER_UDE  -----------------------------------
// SVD Line: 14714

//  <item> SFDITEM_FIELD__TIM4_DIER_UDE
//    <name> UDE </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x4000080C) Update DMA request enable </i>
//    <check> 
//      <loc> ( (unsigned int) TIM4_DIER ) </loc>
//      <o.8..8> UDE
//    </check>
//  </item>
//  


// --------------------------------  Field Item: TIM4_DIER_TIE  -----------------------------------
// SVD Line: 14720

//  <item> SFDITEM_FIELD__TIM4_DIER_TIE
//    <name> TIE </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x4000080C) Trigger interrupt enable </i>
//    <check> 
//      <loc> ( (unsigned int) TIM4_DIER ) </loc>
//      <o.6..6> TIE
//    </check>
//  </item>
//  


// -------------------------------  Field Item: TIM4_DIER_CC4IE  ----------------------------------
// SVD Line: 14726

//  <item> SFDITEM_FIELD__TIM4_DIER_CC4IE
//    <name> CC4IE </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x4000080C) Capture/Compare 4 interrupt  enable </i>
//    <check> 
//      <loc> ( (unsigned int) TIM4_DIER ) </loc>
//      <o.4..4> CC4IE
//    </check>
//  </item>
//  


// -------------------------------  Field Item: TIM4_DIER_CC3IE  ----------------------------------
// SVD Line: 14733

//  <item> SFDITEM_FIELD__TIM4_DIER_CC3IE
//    <name> CC3IE </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x4000080C) Capture/Compare 3 interrupt  enable </i>
//    <check> 
//      <loc> ( (unsigned int) TIM4_DIER ) </loc>
//      <o.3..3> CC3IE
//    </check>
//  </item>
//  


// -------------------------------  Field Item: TIM4_DIER_CC2IE  ----------------------------------
// SVD Line: 14740

//  <item> SFDITEM_FIELD__TIM4_DIER_CC2IE
//    <name> CC2IE </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x4000080C) Capture/Compare 2 interrupt  enable </i>
//    <check> 
//      <loc> ( (unsigned int) TIM4_DIER ) </loc>
//      <o.2..2> CC2IE
//    </check>
//  </item>
//  


// -------------------------------  Field Item: TIM4_DIER_CC1IE  ----------------------------------
// SVD Line: 14747

//  <item> SFDITEM_FIELD__TIM4_DIER_CC1IE
//    <name> CC1IE </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x4000080C) Capture/Compare 1 interrupt  enable </i>
//    <check> 
//      <loc> ( (unsigned int) TIM4_DIER ) </loc>
//      <o.1..1> CC1IE
//    </check>
//  </item>
//  


// --------------------------------  Field Item: TIM4_DIER_UIE  -----------------------------------
// SVD Line: 14754

//  <item> SFDITEM_FIELD__TIM4_DIER_UIE
//    <name> UIE </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x4000080C) Update interrupt enable </i>
//    <check> 
//      <loc> ( (unsigned int) TIM4_DIER ) </loc>
//      <o.0..0> UIE
//    </check>
//  </item>
//  


// --------------------------------  Register RTree: TIM4_DIER  -----------------------------------
// SVD Line: 14671

//  <rtree> SFDITEM_REG__TIM4_DIER
//    <name> DIER </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4000080C) DMA/Interrupt enable register </i>
//    <loc> ( (unsigned int)((TIM4_DIER >> 0) & 0xFFFFFFFF), ((TIM4_DIER = (TIM4_DIER & ~(0x5F5FUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x5F5F) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__TIM4_DIER_TDE </item>
//    <item> SFDITEM_FIELD__TIM4_DIER_CC4DE </item>
//    <item> SFDITEM_FIELD__TIM4_DIER_CC3DE </item>
//    <item> SFDITEM_FIELD__TIM4_DIER_CC2DE </item>
//    <item> SFDITEM_FIELD__TIM4_DIER_CC1DE </item>
//    <item> SFDITEM_FIELD__TIM4_DIER_UDE </item>
//    <item> SFDITEM_FIELD__TIM4_DIER_TIE </item>
//    <item> SFDITEM_FIELD__TIM4_DIER_CC4IE </item>
//    <item> SFDITEM_FIELD__TIM4_DIER_CC3IE </item>
//    <item> SFDITEM_FIELD__TIM4_DIER_CC2IE </item>
//    <item> SFDITEM_FIELD__TIM4_DIER_CC1IE </item>
//    <item> SFDITEM_FIELD__TIM4_DIER_UIE </item>
//  </rtree>
//  


// -----------------------------  Register Item Address: TIM4_SR  ---------------------------------
// SVD Line: 14762

unsigned int TIM4_SR __AT (0x40000810);



// --------------------------------  Field Item: TIM4_SR_CC4OF  -----------------------------------
// SVD Line: 14771

//  <item> SFDITEM_FIELD__TIM4_SR_CC4OF
//    <name> CC4OF </name>
//    <rw> 
//    <i> [Bit 12] RW (@ 0x40000810) Capture/Compare 4 overcapture  flag </i>
//    <check> 
//      <loc> ( (unsigned int) TIM4_SR ) </loc>
//      <o.12..12> CC4OF
//    </check>
//  </item>
//  


// --------------------------------  Field Item: TIM4_SR_CC3OF  -----------------------------------
// SVD Line: 14778

//  <item> SFDITEM_FIELD__TIM4_SR_CC3OF
//    <name> CC3OF </name>
//    <rw> 
//    <i> [Bit 11] RW (@ 0x40000810) Capture/Compare 3 overcapture  flag </i>
//    <check> 
//      <loc> ( (unsigned int) TIM4_SR ) </loc>
//      <o.11..11> CC3OF
//    </check>
//  </item>
//  


// --------------------------------  Field Item: TIM4_SR_CC2OF  -----------------------------------
// SVD Line: 14785

//  <item> SFDITEM_FIELD__TIM4_SR_CC2OF
//    <name> CC2OF </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x40000810) Capture/compare 2 overcapture  flag </i>
//    <check> 
//      <loc> ( (unsigned int) TIM4_SR ) </loc>
//      <o.10..10> CC2OF
//    </check>
//  </item>
//  


// --------------------------------  Field Item: TIM4_SR_CC1OF  -----------------------------------
// SVD Line: 14792

//  <item> SFDITEM_FIELD__TIM4_SR_CC1OF
//    <name> CC1OF </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x40000810) Capture/Compare 1 overcapture  flag </i>
//    <check> 
//      <loc> ( (unsigned int) TIM4_SR ) </loc>
//      <o.9..9> CC1OF
//    </check>
//  </item>
//  


// ---------------------------------  Field Item: TIM4_SR_TIF  ------------------------------------
// SVD Line: 14799

//  <item> SFDITEM_FIELD__TIM4_SR_TIF
//    <name> TIF </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x40000810) Trigger interrupt flag </i>
//    <check> 
//      <loc> ( (unsigned int) TIM4_SR ) </loc>
//      <o.6..6> TIF
//    </check>
//  </item>
//  


// --------------------------------  Field Item: TIM4_SR_CC4IF  -----------------------------------
// SVD Line: 14805

//  <item> SFDITEM_FIELD__TIM4_SR_CC4IF
//    <name> CC4IF </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x40000810) Capture/Compare 4 interrupt  flag </i>
//    <check> 
//      <loc> ( (unsigned int) TIM4_SR ) </loc>
//      <o.4..4> CC4IF
//    </check>
//  </item>
//  


// --------------------------------  Field Item: TIM4_SR_CC3IF  -----------------------------------
// SVD Line: 14812

//  <item> SFDITEM_FIELD__TIM4_SR_CC3IF
//    <name> CC3IF </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x40000810) Capture/Compare 3 interrupt  flag </i>
//    <check> 
//      <loc> ( (unsigned int) TIM4_SR ) </loc>
//      <o.3..3> CC3IF
//    </check>
//  </item>
//  


// --------------------------------  Field Item: TIM4_SR_CC2IF  -----------------------------------
// SVD Line: 14819

//  <item> SFDITEM_FIELD__TIM4_SR_CC2IF
//    <name> CC2IF </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x40000810) Capture/Compare 2 interrupt  flag </i>
//    <check> 
//      <loc> ( (unsigned int) TIM4_SR ) </loc>
//      <o.2..2> CC2IF
//    </check>
//  </item>
//  


// --------------------------------  Field Item: TIM4_SR_CC1IF  -----------------------------------
// SVD Line: 14826

//  <item> SFDITEM_FIELD__TIM4_SR_CC1IF
//    <name> CC1IF </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x40000810) Capture/compare 1 interrupt  flag </i>
//    <check> 
//      <loc> ( (unsigned int) TIM4_SR ) </loc>
//      <o.1..1> CC1IF
//    </check>
//  </item>
//  


// ---------------------------------  Field Item: TIM4_SR_UIF  ------------------------------------
// SVD Line: 14833

//  <item> SFDITEM_FIELD__TIM4_SR_UIF
//    <name> UIF </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40000810) Update interrupt flag </i>
//    <check> 
//      <loc> ( (unsigned int) TIM4_SR ) </loc>
//      <o.0..0> UIF
//    </check>
//  </item>
//  


// ---------------------------------  Register RTree: TIM4_SR  ------------------------------------
// SVD Line: 14762

//  <rtree> SFDITEM_REG__TIM4_SR
//    <name> SR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40000810) status register </i>
//    <loc> ( (unsigned int)((TIM4_SR >> 0) & 0xFFFFFFFF), ((TIM4_SR = (TIM4_SR & ~(0x1E5FUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1E5F) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__TIM4_SR_CC4OF </item>
//    <item> SFDITEM_FIELD__TIM4_SR_CC3OF </item>
//    <item> SFDITEM_FIELD__TIM4_SR_CC2OF </item>
//    <item> SFDITEM_FIELD__TIM4_SR_CC1OF </item>
//    <item> SFDITEM_FIELD__TIM4_SR_TIF </item>
//    <item> SFDITEM_FIELD__TIM4_SR_CC4IF </item>
//    <item> SFDITEM_FIELD__TIM4_SR_CC3IF </item>
//    <item> SFDITEM_FIELD__TIM4_SR_CC2IF </item>
//    <item> SFDITEM_FIELD__TIM4_SR_CC1IF </item>
//    <item> SFDITEM_FIELD__TIM4_SR_UIF </item>
//  </rtree>
//  


// -----------------------------  Register Item Address: TIM4_EGR  --------------------------------
// SVD Line: 14841

unsigned int TIM4_EGR __AT (0x40000814);



// ---------------------------------  Field Item: TIM4_EGR_TG  ------------------------------------
// SVD Line: 14850

//  <item> SFDITEM_FIELD__TIM4_EGR_TG
//    <name> TG </name>
//    <w> 
//    <i> [Bit 6] WO (@ 0x40000814) Trigger generation </i>
//    <check> 
//      <loc> ( (unsigned int) TIM4_EGR ) </loc>
//      <o.6..6> TG
//    </check>
//  </item>
//  


// --------------------------------  Field Item: TIM4_EGR_CC4G  -----------------------------------
// SVD Line: 14856

//  <item> SFDITEM_FIELD__TIM4_EGR_CC4G
//    <name> CC4G </name>
//    <w> 
//    <i> [Bit 4] WO (@ 0x40000814) Capture/compare 4  generation </i>
//    <check> 
//      <loc> ( (unsigned int) TIM4_EGR ) </loc>
//      <o.4..4> CC4G
//    </check>
//  </item>
//  


// --------------------------------  Field Item: TIM4_EGR_CC3G  -----------------------------------
// SVD Line: 14863

//  <item> SFDITEM_FIELD__TIM4_EGR_CC3G
//    <name> CC3G </name>
//    <w> 
//    <i> [Bit 3] WO (@ 0x40000814) Capture/compare 3  generation </i>
//    <check> 
//      <loc> ( (unsigned int) TIM4_EGR ) </loc>
//      <o.3..3> CC3G
//    </check>
//  </item>
//  


// --------------------------------  Field Item: TIM4_EGR_CC2G  -----------------------------------
// SVD Line: 14870

//  <item> SFDITEM_FIELD__TIM4_EGR_CC2G
//    <name> CC2G </name>
//    <w> 
//    <i> [Bit 2] WO (@ 0x40000814) Capture/compare 2  generation </i>
//    <check> 
//      <loc> ( (unsigned int) TIM4_EGR ) </loc>
//      <o.2..2> CC2G
//    </check>
//  </item>
//  


// --------------------------------  Field Item: TIM4_EGR_CC1G  -----------------------------------
// SVD Line: 14877

//  <item> SFDITEM_FIELD__TIM4_EGR_CC1G
//    <name> CC1G </name>
//    <w> 
//    <i> [Bit 1] WO (@ 0x40000814) Capture/compare 1  generation </i>
//    <check> 
//      <loc> ( (unsigned int) TIM4_EGR ) </loc>
//      <o.1..1> CC1G
//    </check>
//  </item>
//  


// ---------------------------------  Field Item: TIM4_EGR_UG  ------------------------------------
// SVD Line: 14884

//  <item> SFDITEM_FIELD__TIM4_EGR_UG
//    <name> UG </name>
//    <w> 
//    <i> [Bit 0] WO (@ 0x40000814) Update generation </i>
//    <check> 
//      <loc> ( (unsigned int) TIM4_EGR ) </loc>
//      <o.0..0> UG
//    </check>
//  </item>
//  


// --------------------------------  Register RTree: TIM4_EGR  ------------------------------------
// SVD Line: 14841

//  <rtree> SFDITEM_REG__TIM4_EGR
//    <name> EGR </name>
//    <w> 
//    <i> [Bits 31..0] WO (@ 0x40000814) event generation register </i>
//    <loc> ( (unsigned int)((TIM4_EGR >> 0) & 0xFFFFFFFF), ((TIM4_EGR = (TIM4_EGR & ~(0x5FUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x5F) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__TIM4_EGR_TG </item>
//    <item> SFDITEM_FIELD__TIM4_EGR_CC4G </item>
//    <item> SFDITEM_FIELD__TIM4_EGR_CC3G </item>
//    <item> SFDITEM_FIELD__TIM4_EGR_CC2G </item>
//    <item> SFDITEM_FIELD__TIM4_EGR_CC1G </item>
//    <item> SFDITEM_FIELD__TIM4_EGR_UG </item>
//  </rtree>
//  


// ------------------------  Register Item Address: TIM4_CCMR1_Output  ----------------------------
// SVD Line: 14892

unsigned int TIM4_CCMR1_Output __AT (0x40000818);



// ---------------------------  Field Item: TIM4_CCMR1_Output_OC2CE  ------------------------------
// SVD Line: 14902

//  <item> SFDITEM_FIELD__TIM4_CCMR1_Output_OC2CE
//    <name> OC2CE </name>
//    <rw> 
//    <i> [Bit 15] RW (@ 0x40000818) OC2CE </i>
//    <check> 
//      <loc> ( (unsigned int) TIM4_CCMR1_Output ) </loc>
//      <o.15..15> OC2CE
//    </check>
//  </item>
//  


// ---------------------------  Field Item: TIM4_CCMR1_Output_OC2M  -------------------------------
// SVD Line: 14908

//  <item> SFDITEM_FIELD__TIM4_CCMR1_Output_OC2M
//    <name> OC2M </name>
//    <rw> 
//    <i> [Bits 14..12] RW (@ 0x40000818) OC2M </i>
//    <edit> 
//      <loc> ( (unsigned char)((TIM4_CCMR1_Output >> 12) & 0x7), ((TIM4_CCMR1_Output = (TIM4_CCMR1_Output & ~(0x7UL << 12 )) | ((unsigned long)(Gui_u8:GuiVal & 0x7) << 12 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Field Item: TIM4_CCMR1_Output_OC2PE  ------------------------------
// SVD Line: 14914

//  <item> SFDITEM_FIELD__TIM4_CCMR1_Output_OC2PE
//    <name> OC2PE </name>
//    <rw> 
//    <i> [Bit 11] RW (@ 0x40000818) OC2PE </i>
//    <check> 
//      <loc> ( (unsigned int) TIM4_CCMR1_Output ) </loc>
//      <o.11..11> OC2PE
//    </check>
//  </item>
//  


// ---------------------------  Field Item: TIM4_CCMR1_Output_OC2FE  ------------------------------
// SVD Line: 14920

//  <item> SFDITEM_FIELD__TIM4_CCMR1_Output_OC2FE
//    <name> OC2FE </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x40000818) OC2FE </i>
//    <check> 
//      <loc> ( (unsigned int) TIM4_CCMR1_Output ) </loc>
//      <o.10..10> OC2FE
//    </check>
//  </item>
//  


// ---------------------------  Field Item: TIM4_CCMR1_Output_CC2S  -------------------------------
// SVD Line: 14926

//  <item> SFDITEM_FIELD__TIM4_CCMR1_Output_CC2S
//    <name> CC2S </name>
//    <rw> 
//    <i> [Bits 9..8] RW (@ 0x40000818) CC2S </i>
//    <edit> 
//      <loc> ( (unsigned char)((TIM4_CCMR1_Output >> 8) & 0x3), ((TIM4_CCMR1_Output = (TIM4_CCMR1_Output & ~(0x3UL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Field Item: TIM4_CCMR1_Output_OC1CE  ------------------------------
// SVD Line: 14932

//  <item> SFDITEM_FIELD__TIM4_CCMR1_Output_OC1CE
//    <name> OC1CE </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x40000818) OC1CE </i>
//    <check> 
//      <loc> ( (unsigned int) TIM4_CCMR1_Output ) </loc>
//      <o.7..7> OC1CE
//    </check>
//  </item>
//  


// ---------------------------  Field Item: TIM4_CCMR1_Output_OC1M  -------------------------------
// SVD Line: 14938

//  <item> SFDITEM_FIELD__TIM4_CCMR1_Output_OC1M
//    <name> OC1M </name>
//    <rw> 
//    <i> [Bits 6..4] RW (@ 0x40000818) OC1M </i>
//    <edit> 
//      <loc> ( (unsigned char)((TIM4_CCMR1_Output >> 4) & 0x7), ((TIM4_CCMR1_Output = (TIM4_CCMR1_Output & ~(0x7UL << 4 )) | ((unsigned long)(Gui_u8:GuiVal & 0x7) << 4 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Field Item: TIM4_CCMR1_Output_OC1PE  ------------------------------
// SVD Line: 14944

//  <item> SFDITEM_FIELD__TIM4_CCMR1_Output_OC1PE
//    <name> OC1PE </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x40000818) OC1PE </i>
//    <check> 
//      <loc> ( (unsigned int) TIM4_CCMR1_Output ) </loc>
//      <o.3..3> OC1PE
//    </check>
//  </item>
//  


// ---------------------------  Field Item: TIM4_CCMR1_Output_OC1FE  ------------------------------
// SVD Line: 14950

//  <item> SFDITEM_FIELD__TIM4_CCMR1_Output_OC1FE
//    <name> OC1FE </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x40000818) OC1FE </i>
//    <check> 
//      <loc> ( (unsigned int) TIM4_CCMR1_Output ) </loc>
//      <o.2..2> OC1FE
//    </check>
//  </item>
//  


// ---------------------------  Field Item: TIM4_CCMR1_Output_CC1S  -------------------------------
// SVD Line: 14956

//  <item> SFDITEM_FIELD__TIM4_CCMR1_Output_CC1S
//    <name> CC1S </name>
//    <rw> 
//    <i> [Bits 1..0] RW (@ 0x40000818) CC1S </i>
//    <edit> 
//      <loc> ( (unsigned char)((TIM4_CCMR1_Output >> 0) & 0x3), ((TIM4_CCMR1_Output = (TIM4_CCMR1_Output & ~(0x3UL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Register RTree: TIM4_CCMR1_Output  -------------------------------
// SVD Line: 14892

//  <rtree> SFDITEM_REG__TIM4_CCMR1_Output
//    <name> CCMR1_Output </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40000818) capture/compare mode register 1 (output  mode) </i>
//    <loc> ( (unsigned int)((TIM4_CCMR1_Output >> 0) & 0xFFFFFFFF), ((TIM4_CCMR1_Output = (TIM4_CCMR1_Output & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__TIM4_CCMR1_Output_OC2CE </item>
//    <item> SFDITEM_FIELD__TIM4_CCMR1_Output_OC2M </item>
//    <item> SFDITEM_FIELD__TIM4_CCMR1_Output_OC2PE </item>
//    <item> SFDITEM_FIELD__TIM4_CCMR1_Output_OC2FE </item>
//    <item> SFDITEM_FIELD__TIM4_CCMR1_Output_CC2S </item>
//    <item> SFDITEM_FIELD__TIM4_CCMR1_Output_OC1CE </item>
//    <item> SFDITEM_FIELD__TIM4_CCMR1_Output_OC1M </item>
//    <item> SFDITEM_FIELD__TIM4_CCMR1_Output_OC1PE </item>
//    <item> SFDITEM_FIELD__TIM4_CCMR1_Output_OC1FE </item>
//    <item> SFDITEM_FIELD__TIM4_CCMR1_Output_CC1S </item>
//  </rtree>
//  


// -------------------------  Register Item Address: TIM4_CCMR1_Input  ----------------------------
// SVD Line: 14964

unsigned int TIM4_CCMR1_Input __AT (0x40000818);



// ----------------------------  Field Item: TIM4_CCMR1_Input_IC2F  -------------------------------
// SVD Line: 14975

//  <item> SFDITEM_FIELD__TIM4_CCMR1_Input_IC2F
//    <name> IC2F </name>
//    <rw> 
//    <i> [Bits 15..12] RW (@ 0x40000818) Input capture 2 filter </i>
//    <edit> 
//      <loc> ( (unsigned char)((TIM4_CCMR1_Input >> 12) & 0xF), ((TIM4_CCMR1_Input = (TIM4_CCMR1_Input & ~(0xFUL << 12 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 12 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Field Item: TIM4_CCMR1_Input_IC2PCS  ------------------------------
// SVD Line: 14981

//  <item> SFDITEM_FIELD__TIM4_CCMR1_Input_IC2PCS
//    <name> IC2PCS </name>
//    <rw> 
//    <i> [Bits 11..10] RW (@ 0x40000818) Input capture 2 prescaler </i>
//    <edit> 
//      <loc> ( (unsigned char)((TIM4_CCMR1_Input >> 10) & 0x3), ((TIM4_CCMR1_Input = (TIM4_CCMR1_Input & ~(0x3UL << 10 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 10 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Field Item: TIM4_CCMR1_Input_CC2S  -------------------------------
// SVD Line: 14987

//  <item> SFDITEM_FIELD__TIM4_CCMR1_Input_CC2S
//    <name> CC2S </name>
//    <rw> 
//    <i> [Bits 9..8] RW (@ 0x40000818) Capture/Compare 2  selection </i>
//    <edit> 
//      <loc> ( (unsigned char)((TIM4_CCMR1_Input >> 8) & 0x3), ((TIM4_CCMR1_Input = (TIM4_CCMR1_Input & ~(0x3UL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Field Item: TIM4_CCMR1_Input_IC1F  -------------------------------
// SVD Line: 14994

//  <item> SFDITEM_FIELD__TIM4_CCMR1_Input_IC1F
//    <name> IC1F </name>
//    <rw> 
//    <i> [Bits 7..4] RW (@ 0x40000818) Input capture 1 filter </i>
//    <edit> 
//      <loc> ( (unsigned char)((TIM4_CCMR1_Input >> 4) & 0xF), ((TIM4_CCMR1_Input = (TIM4_CCMR1_Input & ~(0xFUL << 4 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 4 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Field Item: TIM4_CCMR1_Input_ICPCS  -------------------------------
// SVD Line: 15000

//  <item> SFDITEM_FIELD__TIM4_CCMR1_Input_ICPCS
//    <name> ICPCS </name>
//    <rw> 
//    <i> [Bits 3..2] RW (@ 0x40000818) Input capture 1 prescaler </i>
//    <edit> 
//      <loc> ( (unsigned char)((TIM4_CCMR1_Input >> 2) & 0x3), ((TIM4_CCMR1_Input = (TIM4_CCMR1_Input & ~(0x3UL << 2 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 2 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Field Item: TIM4_CCMR1_Input_CC1S  -------------------------------
// SVD Line: 15006

//  <item> SFDITEM_FIELD__TIM4_CCMR1_Input_CC1S
//    <name> CC1S </name>
//    <rw> 
//    <i> [Bits 1..0] RW (@ 0x40000818) Capture/Compare 1  selection </i>
//    <edit> 
//      <loc> ( (unsigned char)((TIM4_CCMR1_Input >> 0) & 0x3), ((TIM4_CCMR1_Input = (TIM4_CCMR1_Input & ~(0x3UL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Register RTree: TIM4_CCMR1_Input  --------------------------------
// SVD Line: 14964

//  <rtree> SFDITEM_REG__TIM4_CCMR1_Input
//    <name> CCMR1_Input </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40000818) capture/compare mode register 1 (input  mode) </i>
//    <loc> ( (unsigned int)((TIM4_CCMR1_Input >> 0) & 0xFFFFFFFF), ((TIM4_CCMR1_Input = (TIM4_CCMR1_Input & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__TIM4_CCMR1_Input_IC2F </item>
//    <item> SFDITEM_FIELD__TIM4_CCMR1_Input_IC2PCS </item>
//    <item> SFDITEM_FIELD__TIM4_CCMR1_Input_CC2S </item>
//    <item> SFDITEM_FIELD__TIM4_CCMR1_Input_IC1F </item>
//    <item> SFDITEM_FIELD__TIM4_CCMR1_Input_ICPCS </item>
//    <item> SFDITEM_FIELD__TIM4_CCMR1_Input_CC1S </item>
//  </rtree>
//  


// ------------------------  Register Item Address: TIM4_CCMR2_Output  ----------------------------
// SVD Line: 15015

unsigned int TIM4_CCMR2_Output __AT (0x4000081C);



// ---------------------------  Field Item: TIM4_CCMR2_Output_O24CE  ------------------------------
// SVD Line: 15025

//  <item> SFDITEM_FIELD__TIM4_CCMR2_Output_O24CE
//    <name> O24CE </name>
//    <rw> 
//    <i> [Bit 15] RW (@ 0x4000081C) O24CE </i>
//    <check> 
//      <loc> ( (unsigned int) TIM4_CCMR2_Output ) </loc>
//      <o.15..15> O24CE
//    </check>
//  </item>
//  


// ---------------------------  Field Item: TIM4_CCMR2_Output_OC4M  -------------------------------
// SVD Line: 15031

//  <item> SFDITEM_FIELD__TIM4_CCMR2_Output_OC4M
//    <name> OC4M </name>
//    <rw> 
//    <i> [Bits 14..12] RW (@ 0x4000081C) OC4M </i>
//    <edit> 
//      <loc> ( (unsigned char)((TIM4_CCMR2_Output >> 12) & 0x7), ((TIM4_CCMR2_Output = (TIM4_CCMR2_Output & ~(0x7UL << 12 )) | ((unsigned long)(Gui_u8:GuiVal & 0x7) << 12 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Field Item: TIM4_CCMR2_Output_OC4PE  ------------------------------
// SVD Line: 15037

//  <item> SFDITEM_FIELD__TIM4_CCMR2_Output_OC4PE
//    <name> OC4PE </name>
//    <rw> 
//    <i> [Bit 11] RW (@ 0x4000081C) OC4PE </i>
//    <check> 
//      <loc> ( (unsigned int) TIM4_CCMR2_Output ) </loc>
//      <o.11..11> OC4PE
//    </check>
//  </item>
//  


// ---------------------------  Field Item: TIM4_CCMR2_Output_OC4FE  ------------------------------
// SVD Line: 15043

//  <item> SFDITEM_FIELD__TIM4_CCMR2_Output_OC4FE
//    <name> OC4FE </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x4000081C) OC4FE </i>
//    <check> 
//      <loc> ( (unsigned int) TIM4_CCMR2_Output ) </loc>
//      <o.10..10> OC4FE
//    </check>
//  </item>
//  


// ---------------------------  Field Item: TIM4_CCMR2_Output_CC4S  -------------------------------
// SVD Line: 15049

//  <item> SFDITEM_FIELD__TIM4_CCMR2_Output_CC4S
//    <name> CC4S </name>
//    <rw> 
//    <i> [Bits 9..8] RW (@ 0x4000081C) CC4S </i>
//    <edit> 
//      <loc> ( (unsigned char)((TIM4_CCMR2_Output >> 8) & 0x3), ((TIM4_CCMR2_Output = (TIM4_CCMR2_Output & ~(0x3UL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Field Item: TIM4_CCMR2_Output_OC3CE  ------------------------------
// SVD Line: 15055

//  <item> SFDITEM_FIELD__TIM4_CCMR2_Output_OC3CE
//    <name> OC3CE </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x4000081C) OC3CE </i>
//    <check> 
//      <loc> ( (unsigned int) TIM4_CCMR2_Output ) </loc>
//      <o.7..7> OC3CE
//    </check>
//  </item>
//  


// ---------------------------  Field Item: TIM4_CCMR2_Output_OC3M  -------------------------------
// SVD Line: 15061

//  <item> SFDITEM_FIELD__TIM4_CCMR2_Output_OC3M
//    <name> OC3M </name>
//    <rw> 
//    <i> [Bits 6..4] RW (@ 0x4000081C) OC3M </i>
//    <edit> 
//      <loc> ( (unsigned char)((TIM4_CCMR2_Output >> 4) & 0x7), ((TIM4_CCMR2_Output = (TIM4_CCMR2_Output & ~(0x7UL << 4 )) | ((unsigned long)(Gui_u8:GuiVal & 0x7) << 4 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Field Item: TIM4_CCMR2_Output_OC3PE  ------------------------------
// SVD Line: 15067

//  <item> SFDITEM_FIELD__TIM4_CCMR2_Output_OC3PE
//    <name> OC3PE </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x4000081C) OC3PE </i>
//    <check> 
//      <loc> ( (unsigned int) TIM4_CCMR2_Output ) </loc>
//      <o.3..3> OC3PE
//    </check>
//  </item>
//  


// ---------------------------  Field Item: TIM4_CCMR2_Output_OC3FE  ------------------------------
// SVD Line: 15073

//  <item> SFDITEM_FIELD__TIM4_CCMR2_Output_OC3FE
//    <name> OC3FE </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x4000081C) OC3FE </i>
//    <check> 
//      <loc> ( (unsigned int) TIM4_CCMR2_Output ) </loc>
//      <o.2..2> OC3FE
//    </check>
//  </item>
//  


// ---------------------------  Field Item: TIM4_CCMR2_Output_CC3S  -------------------------------
// SVD Line: 15079

//  <item> SFDITEM_FIELD__TIM4_CCMR2_Output_CC3S
//    <name> CC3S </name>
//    <rw> 
//    <i> [Bits 1..0] RW (@ 0x4000081C) CC3S </i>
//    <edit> 
//      <loc> ( (unsigned char)((TIM4_CCMR2_Output >> 0) & 0x3), ((TIM4_CCMR2_Output = (TIM4_CCMR2_Output & ~(0x3UL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Register RTree: TIM4_CCMR2_Output  -------------------------------
// SVD Line: 15015

//  <rtree> SFDITEM_REG__TIM4_CCMR2_Output
//    <name> CCMR2_Output </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4000081C) capture/compare mode register 2 (output  mode) </i>
//    <loc> ( (unsigned int)((TIM4_CCMR2_Output >> 0) & 0xFFFFFFFF), ((TIM4_CCMR2_Output = (TIM4_CCMR2_Output & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__TIM4_CCMR2_Output_O24CE </item>
//    <item> SFDITEM_FIELD__TIM4_CCMR2_Output_OC4M </item>
//    <item> SFDITEM_FIELD__TIM4_CCMR2_Output_OC4PE </item>
//    <item> SFDITEM_FIELD__TIM4_CCMR2_Output_OC4FE </item>
//    <item> SFDITEM_FIELD__TIM4_CCMR2_Output_CC4S </item>
//    <item> SFDITEM_FIELD__TIM4_CCMR2_Output_OC3CE </item>
//    <item> SFDITEM_FIELD__TIM4_CCMR2_Output_OC3M </item>
//    <item> SFDITEM_FIELD__TIM4_CCMR2_Output_OC3PE </item>
//    <item> SFDITEM_FIELD__TIM4_CCMR2_Output_OC3FE </item>
//    <item> SFDITEM_FIELD__TIM4_CCMR2_Output_CC3S </item>
//  </rtree>
//  


// -------------------------  Register Item Address: TIM4_CCMR2_Input  ----------------------------
// SVD Line: 15087

unsigned int TIM4_CCMR2_Input __AT (0x4000081C);



// ----------------------------  Field Item: TIM4_CCMR2_Input_IC4F  -------------------------------
// SVD Line: 15098

//  <item> SFDITEM_FIELD__TIM4_CCMR2_Input_IC4F
//    <name> IC4F </name>
//    <rw> 
//    <i> [Bits 15..12] RW (@ 0x4000081C) Input capture 4 filter </i>
//    <edit> 
//      <loc> ( (unsigned char)((TIM4_CCMR2_Input >> 12) & 0xF), ((TIM4_CCMR2_Input = (TIM4_CCMR2_Input & ~(0xFUL << 12 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 12 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Field Item: TIM4_CCMR2_Input_IC4PSC  ------------------------------
// SVD Line: 15104

//  <item> SFDITEM_FIELD__TIM4_CCMR2_Input_IC4PSC
//    <name> IC4PSC </name>
//    <rw> 
//    <i> [Bits 11..10] RW (@ 0x4000081C) Input capture 4 prescaler </i>
//    <edit> 
//      <loc> ( (unsigned char)((TIM4_CCMR2_Input >> 10) & 0x3), ((TIM4_CCMR2_Input = (TIM4_CCMR2_Input & ~(0x3UL << 10 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 10 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Field Item: TIM4_CCMR2_Input_CC4S  -------------------------------
// SVD Line: 15110

//  <item> SFDITEM_FIELD__TIM4_CCMR2_Input_CC4S
//    <name> CC4S </name>
//    <rw> 
//    <i> [Bits 9..8] RW (@ 0x4000081C) Capture/Compare 4  selection </i>
//    <edit> 
//      <loc> ( (unsigned char)((TIM4_CCMR2_Input >> 8) & 0x3), ((TIM4_CCMR2_Input = (TIM4_CCMR2_Input & ~(0x3UL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Field Item: TIM4_CCMR2_Input_IC3F  -------------------------------
// SVD Line: 15117

//  <item> SFDITEM_FIELD__TIM4_CCMR2_Input_IC3F
//    <name> IC3F </name>
//    <rw> 
//    <i> [Bits 7..4] RW (@ 0x4000081C) Input capture 3 filter </i>
//    <edit> 
//      <loc> ( (unsigned char)((TIM4_CCMR2_Input >> 4) & 0xF), ((TIM4_CCMR2_Input = (TIM4_CCMR2_Input & ~(0xFUL << 4 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 4 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Field Item: TIM4_CCMR2_Input_IC3PSC  ------------------------------
// SVD Line: 15123

//  <item> SFDITEM_FIELD__TIM4_CCMR2_Input_IC3PSC
//    <name> IC3PSC </name>
//    <rw> 
//    <i> [Bits 3..2] RW (@ 0x4000081C) Input capture 3 prescaler </i>
//    <edit> 
//      <loc> ( (unsigned char)((TIM4_CCMR2_Input >> 2) & 0x3), ((TIM4_CCMR2_Input = (TIM4_CCMR2_Input & ~(0x3UL << 2 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 2 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Field Item: TIM4_CCMR2_Input_CC3S  -------------------------------
// SVD Line: 15129

//  <item> SFDITEM_FIELD__TIM4_CCMR2_Input_CC3S
//    <name> CC3S </name>
//    <rw> 
//    <i> [Bits 1..0] RW (@ 0x4000081C) Capture/compare 3  selection </i>
//    <edit> 
//      <loc> ( (unsigned char)((TIM4_CCMR2_Input >> 0) & 0x3), ((TIM4_CCMR2_Input = (TIM4_CCMR2_Input & ~(0x3UL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Register RTree: TIM4_CCMR2_Input  --------------------------------
// SVD Line: 15087

//  <rtree> SFDITEM_REG__TIM4_CCMR2_Input
//    <name> CCMR2_Input </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4000081C) capture/compare mode register 2 (input  mode) </i>
//    <loc> ( (unsigned int)((TIM4_CCMR2_Input >> 0) & 0xFFFFFFFF), ((TIM4_CCMR2_Input = (TIM4_CCMR2_Input & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__TIM4_CCMR2_Input_IC4F </item>
//    <item> SFDITEM_FIELD__TIM4_CCMR2_Input_IC4PSC </item>
//    <item> SFDITEM_FIELD__TIM4_CCMR2_Input_CC4S </item>
//    <item> SFDITEM_FIELD__TIM4_CCMR2_Input_IC3F </item>
//    <item> SFDITEM_FIELD__TIM4_CCMR2_Input_IC3PSC </item>
//    <item> SFDITEM_FIELD__TIM4_CCMR2_Input_CC3S </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: TIM4_CCER  --------------------------------
// SVD Line: 15138

unsigned int TIM4_CCER __AT (0x40000820);



// -------------------------------  Field Item: TIM4_CCER_CC4NP  ----------------------------------
// SVD Line: 15148

//  <item> SFDITEM_FIELD__TIM4_CCER_CC4NP
//    <name> CC4NP </name>
//    <rw> 
//    <i> [Bit 15] RW (@ 0x40000820) Capture/Compare 4 output  Polarity </i>
//    <check> 
//      <loc> ( (unsigned int) TIM4_CCER ) </loc>
//      <o.15..15> CC4NP
//    </check>
//  </item>
//  


// -------------------------------  Field Item: TIM4_CCER_CC4P  -----------------------------------
// SVD Line: 15155

//  <item> SFDITEM_FIELD__TIM4_CCER_CC4P
//    <name> CC4P </name>
//    <rw> 
//    <i> [Bit 13] RW (@ 0x40000820) Capture/Compare 3 output  Polarity </i>
//    <check> 
//      <loc> ( (unsigned int) TIM4_CCER ) </loc>
//      <o.13..13> CC4P
//    </check>
//  </item>
//  


// -------------------------------  Field Item: TIM4_CCER_CC4E  -----------------------------------
// SVD Line: 15162

//  <item> SFDITEM_FIELD__TIM4_CCER_CC4E
//    <name> CC4E </name>
//    <rw> 
//    <i> [Bit 12] RW (@ 0x40000820) Capture/Compare 4 output  enable </i>
//    <check> 
//      <loc> ( (unsigned int) TIM4_CCER ) </loc>
//      <o.12..12> CC4E
//    </check>
//  </item>
//  


// -------------------------------  Field Item: TIM4_CCER_CC3NP  ----------------------------------
// SVD Line: 15169

//  <item> SFDITEM_FIELD__TIM4_CCER_CC3NP
//    <name> CC3NP </name>
//    <rw> 
//    <i> [Bit 11] RW (@ 0x40000820) Capture/Compare 3 output  Polarity </i>
//    <check> 
//      <loc> ( (unsigned int) TIM4_CCER ) </loc>
//      <o.11..11> CC3NP
//    </check>
//  </item>
//  


// -------------------------------  Field Item: TIM4_CCER_CC3P  -----------------------------------
// SVD Line: 15176

//  <item> SFDITEM_FIELD__TIM4_CCER_CC3P
//    <name> CC3P </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x40000820) Capture/Compare 3 output  Polarity </i>
//    <check> 
//      <loc> ( (unsigned int) TIM4_CCER ) </loc>
//      <o.9..9> CC3P
//    </check>
//  </item>
//  


// -------------------------------  Field Item: TIM4_CCER_CC3E  -----------------------------------
// SVD Line: 15183

//  <item> SFDITEM_FIELD__TIM4_CCER_CC3E
//    <name> CC3E </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x40000820) Capture/Compare 3 output  enable </i>
//    <check> 
//      <loc> ( (unsigned int) TIM4_CCER ) </loc>
//      <o.8..8> CC3E
//    </check>
//  </item>
//  


// -------------------------------  Field Item: TIM4_CCER_CC2NP  ----------------------------------
// SVD Line: 15190

//  <item> SFDITEM_FIELD__TIM4_CCER_CC2NP
//    <name> CC2NP </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x40000820) Capture/Compare 2 output  Polarity </i>
//    <check> 
//      <loc> ( (unsigned int) TIM4_CCER ) </loc>
//      <o.7..7> CC2NP
//    </check>
//  </item>
//  


// -------------------------------  Field Item: TIM4_CCER_CC2P  -----------------------------------
// SVD Line: 15197

//  <item> SFDITEM_FIELD__TIM4_CCER_CC2P
//    <name> CC2P </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x40000820) Capture/Compare 2 output  Polarity </i>
//    <check> 
//      <loc> ( (unsigned int) TIM4_CCER ) </loc>
//      <o.5..5> CC2P
//    </check>
//  </item>
//  


// -------------------------------  Field Item: TIM4_CCER_CC2E  -----------------------------------
// SVD Line: 15204

//  <item> SFDITEM_FIELD__TIM4_CCER_CC2E
//    <name> CC2E </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x40000820) Capture/Compare 2 output  enable </i>
//    <check> 
//      <loc> ( (unsigned int) TIM4_CCER ) </loc>
//      <o.4..4> CC2E
//    </check>
//  </item>
//  


// -------------------------------  Field Item: TIM4_CCER_CC1NP  ----------------------------------
// SVD Line: 15211

//  <item> SFDITEM_FIELD__TIM4_CCER_CC1NP
//    <name> CC1NP </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x40000820) Capture/Compare 1 output  Polarity </i>
//    <check> 
//      <loc> ( (unsigned int) TIM4_CCER ) </loc>
//      <o.3..3> CC1NP
//    </check>
//  </item>
//  


// -------------------------------  Field Item: TIM4_CCER_CC1P  -----------------------------------
// SVD Line: 15218

//  <item> SFDITEM_FIELD__TIM4_CCER_CC1P
//    <name> CC1P </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x40000820) Capture/Compare 1 output  Polarity </i>
//    <check> 
//      <loc> ( (unsigned int) TIM4_CCER ) </loc>
//      <o.1..1> CC1P
//    </check>
//  </item>
//  


// -------------------------------  Field Item: TIM4_CCER_CC1E  -----------------------------------
// SVD Line: 15225

//  <item> SFDITEM_FIELD__TIM4_CCER_CC1E
//    <name> CC1E </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40000820) Capture/Compare 1 output  enable </i>
//    <check> 
//      <loc> ( (unsigned int) TIM4_CCER ) </loc>
//      <o.0..0> CC1E
//    </check>
//  </item>
//  


// --------------------------------  Register RTree: TIM4_CCER  -----------------------------------
// SVD Line: 15138

//  <rtree> SFDITEM_REG__TIM4_CCER
//    <name> CCER </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40000820) capture/compare enable  register </i>
//    <loc> ( (unsigned int)((TIM4_CCER >> 0) & 0xFFFFFFFF), ((TIM4_CCER = (TIM4_CCER & ~(0xBBBBUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xBBBB) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__TIM4_CCER_CC4NP </item>
//    <item> SFDITEM_FIELD__TIM4_CCER_CC4P </item>
//    <item> SFDITEM_FIELD__TIM4_CCER_CC4E </item>
//    <item> SFDITEM_FIELD__TIM4_CCER_CC3NP </item>
//    <item> SFDITEM_FIELD__TIM4_CCER_CC3P </item>
//    <item> SFDITEM_FIELD__TIM4_CCER_CC3E </item>
//    <item> SFDITEM_FIELD__TIM4_CCER_CC2NP </item>
//    <item> SFDITEM_FIELD__TIM4_CCER_CC2P </item>
//    <item> SFDITEM_FIELD__TIM4_CCER_CC2E </item>
//    <item> SFDITEM_FIELD__TIM4_CCER_CC1NP </item>
//    <item> SFDITEM_FIELD__TIM4_CCER_CC1P </item>
//    <item> SFDITEM_FIELD__TIM4_CCER_CC1E </item>
//  </rtree>
//  


// -----------------------------  Register Item Address: TIM4_CNT  --------------------------------
// SVD Line: 15234

unsigned int TIM4_CNT __AT (0x40000824);



// -------------------------------  Field Item: TIM4_CNT_CNT_H  -----------------------------------
// SVD Line: 15243

//  <item> SFDITEM_FIELD__TIM4_CNT_CNT_H
//    <name> CNT_H </name>
//    <rw> 
//    <i> [Bits 31..16] RW (@ 0x40000824) High counter value </i>
//    <edit> 
//      <loc> ( (unsigned short)((TIM4_CNT >> 16) & 0xFFFF), ((TIM4_CNT = (TIM4_CNT & ~(0xFFFFUL << 16 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFFF) << 16 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Field Item: TIM4_CNT_CNT_L  -----------------------------------
// SVD Line: 15249

//  <item> SFDITEM_FIELD__TIM4_CNT_CNT_L
//    <name> CNT_L </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x40000824) Low counter value </i>
//    <edit> 
//      <loc> ( (unsigned short)((TIM4_CNT >> 0) & 0xFFFF), ((TIM4_CNT = (TIM4_CNT & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Register RTree: TIM4_CNT  ------------------------------------
// SVD Line: 15234

//  <rtree> SFDITEM_REG__TIM4_CNT
//    <name> CNT </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40000824) counter </i>
//    <loc> ( (unsigned int)((TIM4_CNT >> 0) & 0xFFFFFFFF), ((TIM4_CNT = (TIM4_CNT & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__TIM4_CNT_CNT_H </item>
//    <item> SFDITEM_FIELD__TIM4_CNT_CNT_L </item>
//  </rtree>
//  


// -----------------------------  Register Item Address: TIM4_PSC  --------------------------------
// SVD Line: 15257

unsigned int TIM4_PSC __AT (0x40000828);



// --------------------------------  Field Item: TIM4_PSC_PSC  ------------------------------------
// SVD Line: 15266

//  <item> SFDITEM_FIELD__TIM4_PSC_PSC
//    <name> PSC </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x40000828) Prescaler value </i>
//    <edit> 
//      <loc> ( (unsigned short)((TIM4_PSC >> 0) & 0xFFFF), ((TIM4_PSC = (TIM4_PSC & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Register RTree: TIM4_PSC  ------------------------------------
// SVD Line: 15257

//  <rtree> SFDITEM_REG__TIM4_PSC
//    <name> PSC </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40000828) prescaler </i>
//    <loc> ( (unsigned int)((TIM4_PSC >> 0) & 0xFFFFFFFF), ((TIM4_PSC = (TIM4_PSC & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__TIM4_PSC_PSC </item>
//  </rtree>
//  


// -----------------------------  Register Item Address: TIM4_ARR  --------------------------------
// SVD Line: 15274

unsigned int TIM4_ARR __AT (0x4000082C);



// -------------------------------  Field Item: TIM4_ARR_ARR_H  -----------------------------------
// SVD Line: 15283

//  <item> SFDITEM_FIELD__TIM4_ARR_ARR_H
//    <name> ARR_H </name>
//    <rw> 
//    <i> [Bits 31..16] RW (@ 0x4000082C) High Auto-reload value </i>
//    <edit> 
//      <loc> ( (unsigned short)((TIM4_ARR >> 16) & 0xFFFF), ((TIM4_ARR = (TIM4_ARR & ~(0xFFFFUL << 16 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFFF) << 16 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Field Item: TIM4_ARR_ARR_L  -----------------------------------
// SVD Line: 15289

//  <item> SFDITEM_FIELD__TIM4_ARR_ARR_L
//    <name> ARR_L </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x4000082C) Low Auto-reload value </i>
//    <edit> 
//      <loc> ( (unsigned short)((TIM4_ARR >> 0) & 0xFFFF), ((TIM4_ARR = (TIM4_ARR & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Register RTree: TIM4_ARR  ------------------------------------
// SVD Line: 15274

//  <rtree> SFDITEM_REG__TIM4_ARR
//    <name> ARR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4000082C) auto-reload register </i>
//    <loc> ( (unsigned int)((TIM4_ARR >> 0) & 0xFFFFFFFF), ((TIM4_ARR = (TIM4_ARR & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__TIM4_ARR_ARR_H </item>
//    <item> SFDITEM_FIELD__TIM4_ARR_ARR_L </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: TIM4_CCR1  --------------------------------
// SVD Line: 15297

unsigned int TIM4_CCR1 __AT (0x40000834);



// ------------------------------  Field Item: TIM4_CCR1_CCR1_H  ----------------------------------
// SVD Line: 15306

//  <item> SFDITEM_FIELD__TIM4_CCR1_CCR1_H
//    <name> CCR1_H </name>
//    <rw> 
//    <i> [Bits 31..16] RW (@ 0x40000834) High Capture/Compare 1  value </i>
//    <edit> 
//      <loc> ( (unsigned short)((TIM4_CCR1 >> 16) & 0xFFFF), ((TIM4_CCR1 = (TIM4_CCR1 & ~(0xFFFFUL << 16 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFFF) << 16 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: TIM4_CCR1_CCR1_L  ----------------------------------
// SVD Line: 15313

//  <item> SFDITEM_FIELD__TIM4_CCR1_CCR1_L
//    <name> CCR1_L </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x40000834) Low Capture/Compare 1  value </i>
//    <edit> 
//      <loc> ( (unsigned short)((TIM4_CCR1 >> 0) & 0xFFFF), ((TIM4_CCR1 = (TIM4_CCR1 & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Register RTree: TIM4_CCR1  -----------------------------------
// SVD Line: 15297

//  <rtree> SFDITEM_REG__TIM4_CCR1
//    <name> CCR1 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40000834) capture/compare register 1 </i>
//    <loc> ( (unsigned int)((TIM4_CCR1 >> 0) & 0xFFFFFFFF), ((TIM4_CCR1 = (TIM4_CCR1 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__TIM4_CCR1_CCR1_H </item>
//    <item> SFDITEM_FIELD__TIM4_CCR1_CCR1_L </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: TIM4_CCR2  --------------------------------
// SVD Line: 15322

unsigned int TIM4_CCR2 __AT (0x40000838);



// ------------------------------  Field Item: TIM4_CCR2_CCR2_H  ----------------------------------
// SVD Line: 15331

//  <item> SFDITEM_FIELD__TIM4_CCR2_CCR2_H
//    <name> CCR2_H </name>
//    <rw> 
//    <i> [Bits 31..16] RW (@ 0x40000838) High Capture/Compare 2  value </i>
//    <edit> 
//      <loc> ( (unsigned short)((TIM4_CCR2 >> 16) & 0xFFFF), ((TIM4_CCR2 = (TIM4_CCR2 & ~(0xFFFFUL << 16 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFFF) << 16 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: TIM4_CCR2_CCR2_L  ----------------------------------
// SVD Line: 15338

//  <item> SFDITEM_FIELD__TIM4_CCR2_CCR2_L
//    <name> CCR2_L </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x40000838) Low Capture/Compare 2  value </i>
//    <edit> 
//      <loc> ( (unsigned short)((TIM4_CCR2 >> 0) & 0xFFFF), ((TIM4_CCR2 = (TIM4_CCR2 & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Register RTree: TIM4_CCR2  -----------------------------------
// SVD Line: 15322

//  <rtree> SFDITEM_REG__TIM4_CCR2
//    <name> CCR2 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40000838) capture/compare register 2 </i>
//    <loc> ( (unsigned int)((TIM4_CCR2 >> 0) & 0xFFFFFFFF), ((TIM4_CCR2 = (TIM4_CCR2 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__TIM4_CCR2_CCR2_H </item>
//    <item> SFDITEM_FIELD__TIM4_CCR2_CCR2_L </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: TIM4_CCR3  --------------------------------
// SVD Line: 15347

unsigned int TIM4_CCR3 __AT (0x4000083C);



// ------------------------------  Field Item: TIM4_CCR3_CCR3_H  ----------------------------------
// SVD Line: 15356

//  <item> SFDITEM_FIELD__TIM4_CCR3_CCR3_H
//    <name> CCR3_H </name>
//    <rw> 
//    <i> [Bits 31..16] RW (@ 0x4000083C) High Capture/Compare value </i>
//    <edit> 
//      <loc> ( (unsigned short)((TIM4_CCR3 >> 16) & 0xFFFF), ((TIM4_CCR3 = (TIM4_CCR3 & ~(0xFFFFUL << 16 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFFF) << 16 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: TIM4_CCR3_CCR3_L  ----------------------------------
// SVD Line: 15362

//  <item> SFDITEM_FIELD__TIM4_CCR3_CCR3_L
//    <name> CCR3_L </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x4000083C) Low Capture/Compare value </i>
//    <edit> 
//      <loc> ( (unsigned short)((TIM4_CCR3 >> 0) & 0xFFFF), ((TIM4_CCR3 = (TIM4_CCR3 & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Register RTree: TIM4_CCR3  -----------------------------------
// SVD Line: 15347

//  <rtree> SFDITEM_REG__TIM4_CCR3
//    <name> CCR3 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4000083C) capture/compare register 3 </i>
//    <loc> ( (unsigned int)((TIM4_CCR3 >> 0) & 0xFFFFFFFF), ((TIM4_CCR3 = (TIM4_CCR3 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__TIM4_CCR3_CCR3_H </item>
//    <item> SFDITEM_FIELD__TIM4_CCR3_CCR3_L </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: TIM4_CCR4  --------------------------------
// SVD Line: 15370

unsigned int TIM4_CCR4 __AT (0x40000840);



// ------------------------------  Field Item: TIM4_CCR4_CCR4_H  ----------------------------------
// SVD Line: 15379

//  <item> SFDITEM_FIELD__TIM4_CCR4_CCR4_H
//    <name> CCR4_H </name>
//    <rw> 
//    <i> [Bits 31..16] RW (@ 0x40000840) High Capture/Compare value </i>
//    <edit> 
//      <loc> ( (unsigned short)((TIM4_CCR4 >> 16) & 0xFFFF), ((TIM4_CCR4 = (TIM4_CCR4 & ~(0xFFFFUL << 16 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFFF) << 16 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: TIM4_CCR4_CCR4_L  ----------------------------------
// SVD Line: 15385

//  <item> SFDITEM_FIELD__TIM4_CCR4_CCR4_L
//    <name> CCR4_L </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x40000840) Low Capture/Compare value </i>
//    <edit> 
//      <loc> ( (unsigned short)((TIM4_CCR4 >> 0) & 0xFFFF), ((TIM4_CCR4 = (TIM4_CCR4 & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Register RTree: TIM4_CCR4  -----------------------------------
// SVD Line: 15370

//  <rtree> SFDITEM_REG__TIM4_CCR4
//    <name> CCR4 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40000840) capture/compare register 4 </i>
//    <loc> ( (unsigned int)((TIM4_CCR4 >> 0) & 0xFFFFFFFF), ((TIM4_CCR4 = (TIM4_CCR4 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__TIM4_CCR4_CCR4_H </item>
//    <item> SFDITEM_FIELD__TIM4_CCR4_CCR4_L </item>
//  </rtree>
//  


// -----------------------------  Register Item Address: TIM4_DCR  --------------------------------
// SVD Line: 15393

unsigned int TIM4_DCR __AT (0x40000848);



// --------------------------------  Field Item: TIM4_DCR_DBL  ------------------------------------
// SVD Line: 15402

//  <item> SFDITEM_FIELD__TIM4_DCR_DBL
//    <name> DBL </name>
//    <rw> 
//    <i> [Bits 12..8] RW (@ 0x40000848) DMA burst length </i>
//    <edit> 
//      <loc> ( (unsigned char)((TIM4_DCR >> 8) & 0x1F), ((TIM4_DCR = (TIM4_DCR & ~(0x1FUL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0x1F) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Field Item: TIM4_DCR_DBA  ------------------------------------
// SVD Line: 15408

//  <item> SFDITEM_FIELD__TIM4_DCR_DBA
//    <name> DBA </name>
//    <rw> 
//    <i> [Bits 4..0] RW (@ 0x40000848) DMA base address </i>
//    <edit> 
//      <loc> ( (unsigned char)((TIM4_DCR >> 0) & 0x1F), ((TIM4_DCR = (TIM4_DCR & ~(0x1FUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0x1F) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Register RTree: TIM4_DCR  ------------------------------------
// SVD Line: 15393

//  <rtree> SFDITEM_REG__TIM4_DCR
//    <name> DCR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40000848) DMA control register </i>
//    <loc> ( (unsigned int)((TIM4_DCR >> 0) & 0xFFFFFFFF), ((TIM4_DCR = (TIM4_DCR & ~(0x1F1FUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1F1F) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__TIM4_DCR_DBL </item>
//    <item> SFDITEM_FIELD__TIM4_DCR_DBA </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: TIM4_DMAR  --------------------------------
// SVD Line: 15416

unsigned int TIM4_DMAR __AT (0x4000084C);



// -------------------------------  Field Item: TIM4_DMAR_DMAB  -----------------------------------
// SVD Line: 15425

//  <item> SFDITEM_FIELD__TIM4_DMAR_DMAB
//    <name> DMAB </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x4000084C) DMA register for burst  accesses </i>
//    <edit> 
//      <loc> ( (unsigned short)((TIM4_DMAR >> 0) & 0xFFFF), ((TIM4_DMAR = (TIM4_DMAR & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Register RTree: TIM4_DMAR  -----------------------------------
// SVD Line: 15416

//  <rtree> SFDITEM_REG__TIM4_DMAR
//    <name> DMAR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4000084C) DMA address for full transfer </i>
//    <loc> ( (unsigned int)((TIM4_DMAR >> 0) & 0xFFFFFFFF), ((TIM4_DMAR = (TIM4_DMAR & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__TIM4_DMAR_DMAB </item>
//  </rtree>
//  


// ----------------------------------  Peripheral View: TIM4  -------------------------------------
// SVD Line: 15436

//  <view> TIM4
//    <name> TIM4 </name>
//    <item> SFDITEM_REG__TIM4_CR1 </item>
//    <item> SFDITEM_REG__TIM4_CR2 </item>
//    <item> SFDITEM_REG__TIM4_SMCR </item>
//    <item> SFDITEM_REG__TIM4_DIER </item>
//    <item> SFDITEM_REG__TIM4_SR </item>
//    <item> SFDITEM_REG__TIM4_EGR </item>
//    <item> SFDITEM_REG__TIM4_CCMR1_Output </item>
//    <item> SFDITEM_REG__TIM4_CCMR1_Input </item>
//    <item> SFDITEM_REG__TIM4_CCMR2_Output </item>
//    <item> SFDITEM_REG__TIM4_CCMR2_Input </item>
//    <item> SFDITEM_REG__TIM4_CCER </item>
//    <item> SFDITEM_REG__TIM4_CNT </item>
//    <item> SFDITEM_REG__TIM4_PSC </item>
//    <item> SFDITEM_REG__TIM4_ARR </item>
//    <item> SFDITEM_REG__TIM4_CCR1 </item>
//    <item> SFDITEM_REG__TIM4_CCR2 </item>
//    <item> SFDITEM_REG__TIM4_CCR3 </item>
//    <item> SFDITEM_REG__TIM4_CCR4 </item>
//    <item> SFDITEM_REG__TIM4_DCR </item>
//    <item> SFDITEM_REG__TIM4_DMAR </item>
//  </view>
//  


// -----------------------------  Register Item Address: TIM5_CR1  --------------------------------
// SVD Line: 15451

unsigned int TIM5_CR1 __AT (0x40000C00);



// --------------------------------  Field Item: TIM5_CR1_CKD  ------------------------------------
// SVD Line: 15460

//  <item> SFDITEM_FIELD__TIM5_CR1_CKD
//    <name> CKD </name>
//    <rw> 
//    <i> [Bits 9..8] RW (@ 0x40000C00) Clock division </i>
//    <edit> 
//      <loc> ( (unsigned char)((TIM5_CR1 >> 8) & 0x3), ((TIM5_CR1 = (TIM5_CR1 & ~(0x3UL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Field Item: TIM5_CR1_ARPE  -----------------------------------
// SVD Line: 15466

//  <item> SFDITEM_FIELD__TIM5_CR1_ARPE
//    <name> ARPE </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x40000C00) Auto-reload preload enable </i>
//    <check> 
//      <loc> ( (unsigned int) TIM5_CR1 ) </loc>
//      <o.7..7> ARPE
//    </check>
//  </item>
//  


// --------------------------------  Field Item: TIM5_CR1_CMS  ------------------------------------
// SVD Line: 15472

//  <item> SFDITEM_FIELD__TIM5_CR1_CMS
//    <name> CMS </name>
//    <rw> 
//    <i> [Bits 6..5] RW (@ 0x40000C00) Center-aligned mode  selection </i>
//    <edit> 
//      <loc> ( (unsigned char)((TIM5_CR1 >> 5) & 0x3), ((TIM5_CR1 = (TIM5_CR1 & ~(0x3UL << 5 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 5 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Field Item: TIM5_CR1_DIR  ------------------------------------
// SVD Line: 15479

//  <item> SFDITEM_FIELD__TIM5_CR1_DIR
//    <name> DIR </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x40000C00) Direction </i>
//    <check> 
//      <loc> ( (unsigned int) TIM5_CR1 ) </loc>
//      <o.4..4> DIR
//    </check>
//  </item>
//  


// --------------------------------  Field Item: TIM5_CR1_OPM  ------------------------------------
// SVD Line: 15485

//  <item> SFDITEM_FIELD__TIM5_CR1_OPM
//    <name> OPM </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x40000C00) One-pulse mode </i>
//    <check> 
//      <loc> ( (unsigned int) TIM5_CR1 ) </loc>
//      <o.3..3> OPM
//    </check>
//  </item>
//  


// --------------------------------  Field Item: TIM5_CR1_URS  ------------------------------------
// SVD Line: 15491

//  <item> SFDITEM_FIELD__TIM5_CR1_URS
//    <name> URS </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x40000C00) Update request source </i>
//    <check> 
//      <loc> ( (unsigned int) TIM5_CR1 ) </loc>
//      <o.2..2> URS
//    </check>
//  </item>
//  


// --------------------------------  Field Item: TIM5_CR1_UDIS  -----------------------------------
// SVD Line: 15497

//  <item> SFDITEM_FIELD__TIM5_CR1_UDIS
//    <name> UDIS </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x40000C00) Update disable </i>
//    <check> 
//      <loc> ( (unsigned int) TIM5_CR1 ) </loc>
//      <o.1..1> UDIS
//    </check>
//  </item>
//  


// --------------------------------  Field Item: TIM5_CR1_CEN  ------------------------------------
// SVD Line: 15503

//  <item> SFDITEM_FIELD__TIM5_CR1_CEN
//    <name> CEN </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40000C00) Counter enable </i>
//    <check> 
//      <loc> ( (unsigned int) TIM5_CR1 ) </loc>
//      <o.0..0> CEN
//    </check>
//  </item>
//  


// --------------------------------  Register RTree: TIM5_CR1  ------------------------------------
// SVD Line: 15451

//  <rtree> SFDITEM_REG__TIM5_CR1
//    <name> CR1 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40000C00) control register 1 </i>
//    <loc> ( (unsigned int)((TIM5_CR1 >> 0) & 0xFFFFFFFF), ((TIM5_CR1 = (TIM5_CR1 & ~(0x3FFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x3FF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__TIM5_CR1_CKD </item>
//    <item> SFDITEM_FIELD__TIM5_CR1_ARPE </item>
//    <item> SFDITEM_FIELD__TIM5_CR1_CMS </item>
//    <item> SFDITEM_FIELD__TIM5_CR1_DIR </item>
//    <item> SFDITEM_FIELD__TIM5_CR1_OPM </item>
//    <item> SFDITEM_FIELD__TIM5_CR1_URS </item>
//    <item> SFDITEM_FIELD__TIM5_CR1_UDIS </item>
//    <item> SFDITEM_FIELD__TIM5_CR1_CEN </item>
//  </rtree>
//  


// -----------------------------  Register Item Address: TIM5_CR2  --------------------------------
// SVD Line: 15511

unsigned int TIM5_CR2 __AT (0x40000C04);



// --------------------------------  Field Item: TIM5_CR2_TI1S  -----------------------------------
// SVD Line: 15520

//  <item> SFDITEM_FIELD__TIM5_CR2_TI1S
//    <name> TI1S </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x40000C04) TI1 selection </i>
//    <check> 
//      <loc> ( (unsigned int) TIM5_CR2 ) </loc>
//      <o.7..7> TI1S
//    </check>
//  </item>
//  


// --------------------------------  Field Item: TIM5_CR2_MMS  ------------------------------------
// SVD Line: 15526

//  <item> SFDITEM_FIELD__TIM5_CR2_MMS
//    <name> MMS </name>
//    <rw> 
//    <i> [Bits 6..4] RW (@ 0x40000C04) Master mode selection </i>
//    <edit> 
//      <loc> ( (unsigned char)((TIM5_CR2 >> 4) & 0x7), ((TIM5_CR2 = (TIM5_CR2 & ~(0x7UL << 4 )) | ((unsigned long)(Gui_u8:GuiVal & 0x7) << 4 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Field Item: TIM5_CR2_CCDS  -----------------------------------
// SVD Line: 15532

//  <item> SFDITEM_FIELD__TIM5_CR2_CCDS
//    <name> CCDS </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x40000C04) Capture/compare DMA  selection </i>
//    <check> 
//      <loc> ( (unsigned int) TIM5_CR2 ) </loc>
//      <o.3..3> CCDS
//    </check>
//  </item>
//  


// --------------------------------  Register RTree: TIM5_CR2  ------------------------------------
// SVD Line: 15511

//  <rtree> SFDITEM_REG__TIM5_CR2
//    <name> CR2 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40000C04) control register 2 </i>
//    <loc> ( (unsigned int)((TIM5_CR2 >> 0) & 0xFFFFFFFF), ((TIM5_CR2 = (TIM5_CR2 & ~(0xF8UL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xF8) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__TIM5_CR2_TI1S </item>
//    <item> SFDITEM_FIELD__TIM5_CR2_MMS </item>
//    <item> SFDITEM_FIELD__TIM5_CR2_CCDS </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: TIM5_SMCR  --------------------------------
// SVD Line: 15541

unsigned int TIM5_SMCR __AT (0x40000C08);



// --------------------------------  Field Item: TIM5_SMCR_ETP  -----------------------------------
// SVD Line: 15550

//  <item> SFDITEM_FIELD__TIM5_SMCR_ETP
//    <name> ETP </name>
//    <rw> 
//    <i> [Bit 15] RW (@ 0x40000C08) External trigger polarity </i>
//    <check> 
//      <loc> ( (unsigned int) TIM5_SMCR ) </loc>
//      <o.15..15> ETP
//    </check>
//  </item>
//  


// --------------------------------  Field Item: TIM5_SMCR_ECE  -----------------------------------
// SVD Line: 15556

//  <item> SFDITEM_FIELD__TIM5_SMCR_ECE
//    <name> ECE </name>
//    <rw> 
//    <i> [Bit 14] RW (@ 0x40000C08) External clock enable </i>
//    <check> 
//      <loc> ( (unsigned int) TIM5_SMCR ) </loc>
//      <o.14..14> ECE
//    </check>
//  </item>
//  


// -------------------------------  Field Item: TIM5_SMCR_ETPS  -----------------------------------
// SVD Line: 15562

//  <item> SFDITEM_FIELD__TIM5_SMCR_ETPS
//    <name> ETPS </name>
//    <rw> 
//    <i> [Bits 13..12] RW (@ 0x40000C08) External trigger prescaler </i>
//    <edit> 
//      <loc> ( (unsigned char)((TIM5_SMCR >> 12) & 0x3), ((TIM5_SMCR = (TIM5_SMCR & ~(0x3UL << 12 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 12 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Field Item: TIM5_SMCR_ETF  -----------------------------------
// SVD Line: 15568

//  <item> SFDITEM_FIELD__TIM5_SMCR_ETF
//    <name> ETF </name>
//    <rw> 
//    <i> [Bits 11..8] RW (@ 0x40000C08) External trigger filter </i>
//    <edit> 
//      <loc> ( (unsigned char)((TIM5_SMCR >> 8) & 0xF), ((TIM5_SMCR = (TIM5_SMCR & ~(0xFUL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Field Item: TIM5_SMCR_MSM  -----------------------------------
// SVD Line: 15574

//  <item> SFDITEM_FIELD__TIM5_SMCR_MSM
//    <name> MSM </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x40000C08) Master/Slave mode </i>
//    <check> 
//      <loc> ( (unsigned int) TIM5_SMCR ) </loc>
//      <o.7..7> MSM
//    </check>
//  </item>
//  


// --------------------------------  Field Item: TIM5_SMCR_TS  ------------------------------------
// SVD Line: 15580

//  <item> SFDITEM_FIELD__TIM5_SMCR_TS
//    <name> TS </name>
//    <rw> 
//    <i> [Bits 6..4] RW (@ 0x40000C08) Trigger selection </i>
//    <edit> 
//      <loc> ( (unsigned char)((TIM5_SMCR >> 4) & 0x7), ((TIM5_SMCR = (TIM5_SMCR & ~(0x7UL << 4 )) | ((unsigned long)(Gui_u8:GuiVal & 0x7) << 4 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Field Item: TIM5_SMCR_SMS  -----------------------------------
// SVD Line: 15586

//  <item> SFDITEM_FIELD__TIM5_SMCR_SMS
//    <name> SMS </name>
//    <rw> 
//    <i> [Bits 2..0] RW (@ 0x40000C08) Slave mode selection </i>
//    <edit> 
//      <loc> ( (unsigned char)((TIM5_SMCR >> 0) & 0x7), ((TIM5_SMCR = (TIM5_SMCR & ~(0x7UL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0x7) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Register RTree: TIM5_SMCR  -----------------------------------
// SVD Line: 15541

//  <rtree> SFDITEM_REG__TIM5_SMCR
//    <name> SMCR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40000C08) slave mode control register </i>
//    <loc> ( (unsigned int)((TIM5_SMCR >> 0) & 0xFFFFFFFF), ((TIM5_SMCR = (TIM5_SMCR & ~(0xFFF7UL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFF7) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__TIM5_SMCR_ETP </item>
//    <item> SFDITEM_FIELD__TIM5_SMCR_ECE </item>
//    <item> SFDITEM_FIELD__TIM5_SMCR_ETPS </item>
//    <item> SFDITEM_FIELD__TIM5_SMCR_ETF </item>
//    <item> SFDITEM_FIELD__TIM5_SMCR_MSM </item>
//    <item> SFDITEM_FIELD__TIM5_SMCR_TS </item>
//    <item> SFDITEM_FIELD__TIM5_SMCR_SMS </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: TIM5_DIER  --------------------------------
// SVD Line: 15594

unsigned int TIM5_DIER __AT (0x40000C0C);



// --------------------------------  Field Item: TIM5_DIER_TDE  -----------------------------------
// SVD Line: 15603

//  <item> SFDITEM_FIELD__TIM5_DIER_TDE
//    <name> TDE </name>
//    <rw> 
//    <i> [Bit 14] RW (@ 0x40000C0C) Trigger DMA request enable </i>
//    <check> 
//      <loc> ( (unsigned int) TIM5_DIER ) </loc>
//      <o.14..14> TDE
//    </check>
//  </item>
//  


// -------------------------------  Field Item: TIM5_DIER_CC4DE  ----------------------------------
// SVD Line: 15609

//  <item> SFDITEM_FIELD__TIM5_DIER_CC4DE
//    <name> CC4DE </name>
//    <rw> 
//    <i> [Bit 12] RW (@ 0x40000C0C) Capture/Compare 4 DMA request  enable </i>
//    <check> 
//      <loc> ( (unsigned int) TIM5_DIER ) </loc>
//      <o.12..12> CC4DE
//    </check>
//  </item>
//  


// -------------------------------  Field Item: TIM5_DIER_CC3DE  ----------------------------------
// SVD Line: 15616

//  <item> SFDITEM_FIELD__TIM5_DIER_CC3DE
//    <name> CC3DE </name>
//    <rw> 
//    <i> [Bit 11] RW (@ 0x40000C0C) Capture/Compare 3 DMA request  enable </i>
//    <check> 
//      <loc> ( (unsigned int) TIM5_DIER ) </loc>
//      <o.11..11> CC3DE
//    </check>
//  </item>
//  


// -------------------------------  Field Item: TIM5_DIER_CC2DE  ----------------------------------
// SVD Line: 15623

//  <item> SFDITEM_FIELD__TIM5_DIER_CC2DE
//    <name> CC2DE </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x40000C0C) Capture/Compare 2 DMA request  enable </i>
//    <check> 
//      <loc> ( (unsigned int) TIM5_DIER ) </loc>
//      <o.10..10> CC2DE
//    </check>
//  </item>
//  


// -------------------------------  Field Item: TIM5_DIER_CC1DE  ----------------------------------
// SVD Line: 15630

//  <item> SFDITEM_FIELD__TIM5_DIER_CC1DE
//    <name> CC1DE </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x40000C0C) Capture/Compare 1 DMA request  enable </i>
//    <check> 
//      <loc> ( (unsigned int) TIM5_DIER ) </loc>
//      <o.9..9> CC1DE
//    </check>
//  </item>
//  


// --------------------------------  Field Item: TIM5_DIER_UDE  -----------------------------------
// SVD Line: 15637

//  <item> SFDITEM_FIELD__TIM5_DIER_UDE
//    <name> UDE </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x40000C0C) Update DMA request enable </i>
//    <check> 
//      <loc> ( (unsigned int) TIM5_DIER ) </loc>
//      <o.8..8> UDE
//    </check>
//  </item>
//  


// --------------------------------  Field Item: TIM5_DIER_TIE  -----------------------------------
// SVD Line: 15643

//  <item> SFDITEM_FIELD__TIM5_DIER_TIE
//    <name> TIE </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x40000C0C) Trigger interrupt enable </i>
//    <check> 
//      <loc> ( (unsigned int) TIM5_DIER ) </loc>
//      <o.6..6> TIE
//    </check>
//  </item>
//  


// -------------------------------  Field Item: TIM5_DIER_CC4IE  ----------------------------------
// SVD Line: 15649

//  <item> SFDITEM_FIELD__TIM5_DIER_CC4IE
//    <name> CC4IE </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x40000C0C) Capture/Compare 4 interrupt  enable </i>
//    <check> 
//      <loc> ( (unsigned int) TIM5_DIER ) </loc>
//      <o.4..4> CC4IE
//    </check>
//  </item>
//  


// -------------------------------  Field Item: TIM5_DIER_CC3IE  ----------------------------------
// SVD Line: 15656

//  <item> SFDITEM_FIELD__TIM5_DIER_CC3IE
//    <name> CC3IE </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x40000C0C) Capture/Compare 3 interrupt  enable </i>
//    <check> 
//      <loc> ( (unsigned int) TIM5_DIER ) </loc>
//      <o.3..3> CC3IE
//    </check>
//  </item>
//  


// -------------------------------  Field Item: TIM5_DIER_CC2IE  ----------------------------------
// SVD Line: 15663

//  <item> SFDITEM_FIELD__TIM5_DIER_CC2IE
//    <name> CC2IE </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x40000C0C) Capture/Compare 2 interrupt  enable </i>
//    <check> 
//      <loc> ( (unsigned int) TIM5_DIER ) </loc>
//      <o.2..2> CC2IE
//    </check>
//  </item>
//  


// -------------------------------  Field Item: TIM5_DIER_CC1IE  ----------------------------------
// SVD Line: 15670

//  <item> SFDITEM_FIELD__TIM5_DIER_CC1IE
//    <name> CC1IE </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x40000C0C) Capture/Compare 1 interrupt  enable </i>
//    <check> 
//      <loc> ( (unsigned int) TIM5_DIER ) </loc>
//      <o.1..1> CC1IE
//    </check>
//  </item>
//  


// --------------------------------  Field Item: TIM5_DIER_UIE  -----------------------------------
// SVD Line: 15677

//  <item> SFDITEM_FIELD__TIM5_DIER_UIE
//    <name> UIE </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40000C0C) Update interrupt enable </i>
//    <check> 
//      <loc> ( (unsigned int) TIM5_DIER ) </loc>
//      <o.0..0> UIE
//    </check>
//  </item>
//  


// --------------------------------  Register RTree: TIM5_DIER  -----------------------------------
// SVD Line: 15594

//  <rtree> SFDITEM_REG__TIM5_DIER
//    <name> DIER </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40000C0C) DMA/Interrupt enable register </i>
//    <loc> ( (unsigned int)((TIM5_DIER >> 0) & 0xFFFFFFFF), ((TIM5_DIER = (TIM5_DIER & ~(0x5F5FUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x5F5F) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__TIM5_DIER_TDE </item>
//    <item> SFDITEM_FIELD__TIM5_DIER_CC4DE </item>
//    <item> SFDITEM_FIELD__TIM5_DIER_CC3DE </item>
//    <item> SFDITEM_FIELD__TIM5_DIER_CC2DE </item>
//    <item> SFDITEM_FIELD__TIM5_DIER_CC1DE </item>
//    <item> SFDITEM_FIELD__TIM5_DIER_UDE </item>
//    <item> SFDITEM_FIELD__TIM5_DIER_TIE </item>
//    <item> SFDITEM_FIELD__TIM5_DIER_CC4IE </item>
//    <item> SFDITEM_FIELD__TIM5_DIER_CC3IE </item>
//    <item> SFDITEM_FIELD__TIM5_DIER_CC2IE </item>
//    <item> SFDITEM_FIELD__TIM5_DIER_CC1IE </item>
//    <item> SFDITEM_FIELD__TIM5_DIER_UIE </item>
//  </rtree>
//  


// -----------------------------  Register Item Address: TIM5_SR  ---------------------------------
// SVD Line: 15685

unsigned int TIM5_SR __AT (0x40000C10);



// --------------------------------  Field Item: TIM5_SR_CC4OF  -----------------------------------
// SVD Line: 15694

//  <item> SFDITEM_FIELD__TIM5_SR_CC4OF
//    <name> CC4OF </name>
//    <rw> 
//    <i> [Bit 12] RW (@ 0x40000C10) Capture/Compare 4 overcapture  flag </i>
//    <check> 
//      <loc> ( (unsigned int) TIM5_SR ) </loc>
//      <o.12..12> CC4OF
//    </check>
//  </item>
//  


// --------------------------------  Field Item: TIM5_SR_CC3OF  -----------------------------------
// SVD Line: 15701

//  <item> SFDITEM_FIELD__TIM5_SR_CC3OF
//    <name> CC3OF </name>
//    <rw> 
//    <i> [Bit 11] RW (@ 0x40000C10) Capture/Compare 3 overcapture  flag </i>
//    <check> 
//      <loc> ( (unsigned int) TIM5_SR ) </loc>
//      <o.11..11> CC3OF
//    </check>
//  </item>
//  


// --------------------------------  Field Item: TIM5_SR_CC2OF  -----------------------------------
// SVD Line: 15708

//  <item> SFDITEM_FIELD__TIM5_SR_CC2OF
//    <name> CC2OF </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x40000C10) Capture/compare 2 overcapture  flag </i>
//    <check> 
//      <loc> ( (unsigned int) TIM5_SR ) </loc>
//      <o.10..10> CC2OF
//    </check>
//  </item>
//  


// --------------------------------  Field Item: TIM5_SR_CC1OF  -----------------------------------
// SVD Line: 15715

//  <item> SFDITEM_FIELD__TIM5_SR_CC1OF
//    <name> CC1OF </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x40000C10) Capture/Compare 1 overcapture  flag </i>
//    <check> 
//      <loc> ( (unsigned int) TIM5_SR ) </loc>
//      <o.9..9> CC1OF
//    </check>
//  </item>
//  


// ---------------------------------  Field Item: TIM5_SR_TIF  ------------------------------------
// SVD Line: 15722

//  <item> SFDITEM_FIELD__TIM5_SR_TIF
//    <name> TIF </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x40000C10) Trigger interrupt flag </i>
//    <check> 
//      <loc> ( (unsigned int) TIM5_SR ) </loc>
//      <o.6..6> TIF
//    </check>
//  </item>
//  


// --------------------------------  Field Item: TIM5_SR_CC4IF  -----------------------------------
// SVD Line: 15728

//  <item> SFDITEM_FIELD__TIM5_SR_CC4IF
//    <name> CC4IF </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x40000C10) Capture/Compare 4 interrupt  flag </i>
//    <check> 
//      <loc> ( (unsigned int) TIM5_SR ) </loc>
//      <o.4..4> CC4IF
//    </check>
//  </item>
//  


// --------------------------------  Field Item: TIM5_SR_CC3IF  -----------------------------------
// SVD Line: 15735

//  <item> SFDITEM_FIELD__TIM5_SR_CC3IF
//    <name> CC3IF </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x40000C10) Capture/Compare 3 interrupt  flag </i>
//    <check> 
//      <loc> ( (unsigned int) TIM5_SR ) </loc>
//      <o.3..3> CC3IF
//    </check>
//  </item>
//  


// --------------------------------  Field Item: TIM5_SR_CC2IF  -----------------------------------
// SVD Line: 15742

//  <item> SFDITEM_FIELD__TIM5_SR_CC2IF
//    <name> CC2IF </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x40000C10) Capture/Compare 2 interrupt  flag </i>
//    <check> 
//      <loc> ( (unsigned int) TIM5_SR ) </loc>
//      <o.2..2> CC2IF
//    </check>
//  </item>
//  


// --------------------------------  Field Item: TIM5_SR_CC1IF  -----------------------------------
// SVD Line: 15749

//  <item> SFDITEM_FIELD__TIM5_SR_CC1IF
//    <name> CC1IF </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x40000C10) Capture/compare 1 interrupt  flag </i>
//    <check> 
//      <loc> ( (unsigned int) TIM5_SR ) </loc>
//      <o.1..1> CC1IF
//    </check>
//  </item>
//  


// ---------------------------------  Field Item: TIM5_SR_UIF  ------------------------------------
// SVD Line: 15756

//  <item> SFDITEM_FIELD__TIM5_SR_UIF
//    <name> UIF </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40000C10) Update interrupt flag </i>
//    <check> 
//      <loc> ( (unsigned int) TIM5_SR ) </loc>
//      <o.0..0> UIF
//    </check>
//  </item>
//  


// ---------------------------------  Register RTree: TIM5_SR  ------------------------------------
// SVD Line: 15685

//  <rtree> SFDITEM_REG__TIM5_SR
//    <name> SR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40000C10) status register </i>
//    <loc> ( (unsigned int)((TIM5_SR >> 0) & 0xFFFFFFFF), ((TIM5_SR = (TIM5_SR & ~(0x1E5FUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1E5F) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__TIM5_SR_CC4OF </item>
//    <item> SFDITEM_FIELD__TIM5_SR_CC3OF </item>
//    <item> SFDITEM_FIELD__TIM5_SR_CC2OF </item>
//    <item> SFDITEM_FIELD__TIM5_SR_CC1OF </item>
//    <item> SFDITEM_FIELD__TIM5_SR_TIF </item>
//    <item> SFDITEM_FIELD__TIM5_SR_CC4IF </item>
//    <item> SFDITEM_FIELD__TIM5_SR_CC3IF </item>
//    <item> SFDITEM_FIELD__TIM5_SR_CC2IF </item>
//    <item> SFDITEM_FIELD__TIM5_SR_CC1IF </item>
//    <item> SFDITEM_FIELD__TIM5_SR_UIF </item>
//  </rtree>
//  


// -----------------------------  Register Item Address: TIM5_EGR  --------------------------------
// SVD Line: 15764

unsigned int TIM5_EGR __AT (0x40000C14);



// ---------------------------------  Field Item: TIM5_EGR_TG  ------------------------------------
// SVD Line: 15773

//  <item> SFDITEM_FIELD__TIM5_EGR_TG
//    <name> TG </name>
//    <w> 
//    <i> [Bit 6] WO (@ 0x40000C14) Trigger generation </i>
//    <check> 
//      <loc> ( (unsigned int) TIM5_EGR ) </loc>
//      <o.6..6> TG
//    </check>
//  </item>
//  


// --------------------------------  Field Item: TIM5_EGR_CC4G  -----------------------------------
// SVD Line: 15779

//  <item> SFDITEM_FIELD__TIM5_EGR_CC4G
//    <name> CC4G </name>
//    <w> 
//    <i> [Bit 4] WO (@ 0x40000C14) Capture/compare 4  generation </i>
//    <check> 
//      <loc> ( (unsigned int) TIM5_EGR ) </loc>
//      <o.4..4> CC4G
//    </check>
//  </item>
//  


// --------------------------------  Field Item: TIM5_EGR_CC3G  -----------------------------------
// SVD Line: 15786

//  <item> SFDITEM_FIELD__TIM5_EGR_CC3G
//    <name> CC3G </name>
//    <w> 
//    <i> [Bit 3] WO (@ 0x40000C14) Capture/compare 3  generation </i>
//    <check> 
//      <loc> ( (unsigned int) TIM5_EGR ) </loc>
//      <o.3..3> CC3G
//    </check>
//  </item>
//  


// --------------------------------  Field Item: TIM5_EGR_CC2G  -----------------------------------
// SVD Line: 15793

//  <item> SFDITEM_FIELD__TIM5_EGR_CC2G
//    <name> CC2G </name>
//    <w> 
//    <i> [Bit 2] WO (@ 0x40000C14) Capture/compare 2  generation </i>
//    <check> 
//      <loc> ( (unsigned int) TIM5_EGR ) </loc>
//      <o.2..2> CC2G
//    </check>
//  </item>
//  


// --------------------------------  Field Item: TIM5_EGR_CC1G  -----------------------------------
// SVD Line: 15800

//  <item> SFDITEM_FIELD__TIM5_EGR_CC1G
//    <name> CC1G </name>
//    <w> 
//    <i> [Bit 1] WO (@ 0x40000C14) Capture/compare 1  generation </i>
//    <check> 
//      <loc> ( (unsigned int) TIM5_EGR ) </loc>
//      <o.1..1> CC1G
//    </check>
//  </item>
//  


// ---------------------------------  Field Item: TIM5_EGR_UG  ------------------------------------
// SVD Line: 15807

//  <item> SFDITEM_FIELD__TIM5_EGR_UG
//    <name> UG </name>
//    <w> 
//    <i> [Bit 0] WO (@ 0x40000C14) Update generation </i>
//    <check> 
//      <loc> ( (unsigned int) TIM5_EGR ) </loc>
//      <o.0..0> UG
//    </check>
//  </item>
//  


// --------------------------------  Register RTree: TIM5_EGR  ------------------------------------
// SVD Line: 15764

//  <rtree> SFDITEM_REG__TIM5_EGR
//    <name> EGR </name>
//    <w> 
//    <i> [Bits 31..0] WO (@ 0x40000C14) event generation register </i>
//    <loc> ( (unsigned int)((TIM5_EGR >> 0) & 0xFFFFFFFF), ((TIM5_EGR = (TIM5_EGR & ~(0x5FUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x5F) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__TIM5_EGR_TG </item>
//    <item> SFDITEM_FIELD__TIM5_EGR_CC4G </item>
//    <item> SFDITEM_FIELD__TIM5_EGR_CC3G </item>
//    <item> SFDITEM_FIELD__TIM5_EGR_CC2G </item>
//    <item> SFDITEM_FIELD__TIM5_EGR_CC1G </item>
//    <item> SFDITEM_FIELD__TIM5_EGR_UG </item>
//  </rtree>
//  


// ------------------------  Register Item Address: TIM5_CCMR1_Output  ----------------------------
// SVD Line: 15815

unsigned int TIM5_CCMR1_Output __AT (0x40000C18);



// ---------------------------  Field Item: TIM5_CCMR1_Output_OC2CE  ------------------------------
// SVD Line: 15825

//  <item> SFDITEM_FIELD__TIM5_CCMR1_Output_OC2CE
//    <name> OC2CE </name>
//    <rw> 
//    <i> [Bit 15] RW (@ 0x40000C18) OC2CE </i>
//    <check> 
//      <loc> ( (unsigned int) TIM5_CCMR1_Output ) </loc>
//      <o.15..15> OC2CE
//    </check>
//  </item>
//  


// ---------------------------  Field Item: TIM5_CCMR1_Output_OC2M  -------------------------------
// SVD Line: 15831

//  <item> SFDITEM_FIELD__TIM5_CCMR1_Output_OC2M
//    <name> OC2M </name>
//    <rw> 
//    <i> [Bits 14..12] RW (@ 0x40000C18) OC2M </i>
//    <edit> 
//      <loc> ( (unsigned char)((TIM5_CCMR1_Output >> 12) & 0x7), ((TIM5_CCMR1_Output = (TIM5_CCMR1_Output & ~(0x7UL << 12 )) | ((unsigned long)(Gui_u8:GuiVal & 0x7) << 12 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Field Item: TIM5_CCMR1_Output_OC2PE  ------------------------------
// SVD Line: 15837

//  <item> SFDITEM_FIELD__TIM5_CCMR1_Output_OC2PE
//    <name> OC2PE </name>
//    <rw> 
//    <i> [Bit 11] RW (@ 0x40000C18) OC2PE </i>
//    <check> 
//      <loc> ( (unsigned int) TIM5_CCMR1_Output ) </loc>
//      <o.11..11> OC2PE
//    </check>
//  </item>
//  


// ---------------------------  Field Item: TIM5_CCMR1_Output_OC2FE  ------------------------------
// SVD Line: 15843

//  <item> SFDITEM_FIELD__TIM5_CCMR1_Output_OC2FE
//    <name> OC2FE </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x40000C18) OC2FE </i>
//    <check> 
//      <loc> ( (unsigned int) TIM5_CCMR1_Output ) </loc>
//      <o.10..10> OC2FE
//    </check>
//  </item>
//  


// ---------------------------  Field Item: TIM5_CCMR1_Output_CC2S  -------------------------------
// SVD Line: 15849

//  <item> SFDITEM_FIELD__TIM5_CCMR1_Output_CC2S
//    <name> CC2S </name>
//    <rw> 
//    <i> [Bits 9..8] RW (@ 0x40000C18) CC2S </i>
//    <edit> 
//      <loc> ( (unsigned char)((TIM5_CCMR1_Output >> 8) & 0x3), ((TIM5_CCMR1_Output = (TIM5_CCMR1_Output & ~(0x3UL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Field Item: TIM5_CCMR1_Output_OC1CE  ------------------------------
// SVD Line: 15855

//  <item> SFDITEM_FIELD__TIM5_CCMR1_Output_OC1CE
//    <name> OC1CE </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x40000C18) OC1CE </i>
//    <check> 
//      <loc> ( (unsigned int) TIM5_CCMR1_Output ) </loc>
//      <o.7..7> OC1CE
//    </check>
//  </item>
//  


// ---------------------------  Field Item: TIM5_CCMR1_Output_OC1M  -------------------------------
// SVD Line: 15861

//  <item> SFDITEM_FIELD__TIM5_CCMR1_Output_OC1M
//    <name> OC1M </name>
//    <rw> 
//    <i> [Bits 6..4] RW (@ 0x40000C18) OC1M </i>
//    <edit> 
//      <loc> ( (unsigned char)((TIM5_CCMR1_Output >> 4) & 0x7), ((TIM5_CCMR1_Output = (TIM5_CCMR1_Output & ~(0x7UL << 4 )) | ((unsigned long)(Gui_u8:GuiVal & 0x7) << 4 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Field Item: TIM5_CCMR1_Output_OC1PE  ------------------------------
// SVD Line: 15867

//  <item> SFDITEM_FIELD__TIM5_CCMR1_Output_OC1PE
//    <name> OC1PE </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x40000C18) OC1PE </i>
//    <check> 
//      <loc> ( (unsigned int) TIM5_CCMR1_Output ) </loc>
//      <o.3..3> OC1PE
//    </check>
//  </item>
//  


// ---------------------------  Field Item: TIM5_CCMR1_Output_OC1FE  ------------------------------
// SVD Line: 15873

//  <item> SFDITEM_FIELD__TIM5_CCMR1_Output_OC1FE
//    <name> OC1FE </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x40000C18) OC1FE </i>
//    <check> 
//      <loc> ( (unsigned int) TIM5_CCMR1_Output ) </loc>
//      <o.2..2> OC1FE
//    </check>
//  </item>
//  


// ---------------------------  Field Item: TIM5_CCMR1_Output_CC1S  -------------------------------
// SVD Line: 15879

//  <item> SFDITEM_FIELD__TIM5_CCMR1_Output_CC1S
//    <name> CC1S </name>
//    <rw> 
//    <i> [Bits 1..0] RW (@ 0x40000C18) CC1S </i>
//    <edit> 
//      <loc> ( (unsigned char)((TIM5_CCMR1_Output >> 0) & 0x3), ((TIM5_CCMR1_Output = (TIM5_CCMR1_Output & ~(0x3UL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Register RTree: TIM5_CCMR1_Output  -------------------------------
// SVD Line: 15815

//  <rtree> SFDITEM_REG__TIM5_CCMR1_Output
//    <name> CCMR1_Output </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40000C18) capture/compare mode register 1 (output  mode) </i>
//    <loc> ( (unsigned int)((TIM5_CCMR1_Output >> 0) & 0xFFFFFFFF), ((TIM5_CCMR1_Output = (TIM5_CCMR1_Output & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__TIM5_CCMR1_Output_OC2CE </item>
//    <item> SFDITEM_FIELD__TIM5_CCMR1_Output_OC2M </item>
//    <item> SFDITEM_FIELD__TIM5_CCMR1_Output_OC2PE </item>
//    <item> SFDITEM_FIELD__TIM5_CCMR1_Output_OC2FE </item>
//    <item> SFDITEM_FIELD__TIM5_CCMR1_Output_CC2S </item>
//    <item> SFDITEM_FIELD__TIM5_CCMR1_Output_OC1CE </item>
//    <item> SFDITEM_FIELD__TIM5_CCMR1_Output_OC1M </item>
//    <item> SFDITEM_FIELD__TIM5_CCMR1_Output_OC1PE </item>
//    <item> SFDITEM_FIELD__TIM5_CCMR1_Output_OC1FE </item>
//    <item> SFDITEM_FIELD__TIM5_CCMR1_Output_CC1S </item>
//  </rtree>
//  


// -------------------------  Register Item Address: TIM5_CCMR1_Input  ----------------------------
// SVD Line: 15887

unsigned int TIM5_CCMR1_Input __AT (0x40000C18);



// ----------------------------  Field Item: TIM5_CCMR1_Input_IC2F  -------------------------------
// SVD Line: 15898

//  <item> SFDITEM_FIELD__TIM5_CCMR1_Input_IC2F
//    <name> IC2F </name>
//    <rw> 
//    <i> [Bits 15..12] RW (@ 0x40000C18) Input capture 2 filter </i>
//    <edit> 
//      <loc> ( (unsigned char)((TIM5_CCMR1_Input >> 12) & 0xF), ((TIM5_CCMR1_Input = (TIM5_CCMR1_Input & ~(0xFUL << 12 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 12 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Field Item: TIM5_CCMR1_Input_IC2PCS  ------------------------------
// SVD Line: 15904

//  <item> SFDITEM_FIELD__TIM5_CCMR1_Input_IC2PCS
//    <name> IC2PCS </name>
//    <rw> 
//    <i> [Bits 11..10] RW (@ 0x40000C18) Input capture 2 prescaler </i>
//    <edit> 
//      <loc> ( (unsigned char)((TIM5_CCMR1_Input >> 10) & 0x3), ((TIM5_CCMR1_Input = (TIM5_CCMR1_Input & ~(0x3UL << 10 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 10 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Field Item: TIM5_CCMR1_Input_CC2S  -------------------------------
// SVD Line: 15910

//  <item> SFDITEM_FIELD__TIM5_CCMR1_Input_CC2S
//    <name> CC2S </name>
//    <rw> 
//    <i> [Bits 9..8] RW (@ 0x40000C18) Capture/Compare 2  selection </i>
//    <edit> 
//      <loc> ( (unsigned char)((TIM5_CCMR1_Input >> 8) & 0x3), ((TIM5_CCMR1_Input = (TIM5_CCMR1_Input & ~(0x3UL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Field Item: TIM5_CCMR1_Input_IC1F  -------------------------------
// SVD Line: 15917

//  <item> SFDITEM_FIELD__TIM5_CCMR1_Input_IC1F
//    <name> IC1F </name>
//    <rw> 
//    <i> [Bits 7..4] RW (@ 0x40000C18) Input capture 1 filter </i>
//    <edit> 
//      <loc> ( (unsigned char)((TIM5_CCMR1_Input >> 4) & 0xF), ((TIM5_CCMR1_Input = (TIM5_CCMR1_Input & ~(0xFUL << 4 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 4 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Field Item: TIM5_CCMR1_Input_ICPCS  -------------------------------
// SVD Line: 15923

//  <item> SFDITEM_FIELD__TIM5_CCMR1_Input_ICPCS
//    <name> ICPCS </name>
//    <rw> 
//    <i> [Bits 3..2] RW (@ 0x40000C18) Input capture 1 prescaler </i>
//    <edit> 
//      <loc> ( (unsigned char)((TIM5_CCMR1_Input >> 2) & 0x3), ((TIM5_CCMR1_Input = (TIM5_CCMR1_Input & ~(0x3UL << 2 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 2 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Field Item: TIM5_CCMR1_Input_CC1S  -------------------------------
// SVD Line: 15929

//  <item> SFDITEM_FIELD__TIM5_CCMR1_Input_CC1S
//    <name> CC1S </name>
//    <rw> 
//    <i> [Bits 1..0] RW (@ 0x40000C18) Capture/Compare 1  selection </i>
//    <edit> 
//      <loc> ( (unsigned char)((TIM5_CCMR1_Input >> 0) & 0x3), ((TIM5_CCMR1_Input = (TIM5_CCMR1_Input & ~(0x3UL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Register RTree: TIM5_CCMR1_Input  --------------------------------
// SVD Line: 15887

//  <rtree> SFDITEM_REG__TIM5_CCMR1_Input
//    <name> CCMR1_Input </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40000C18) capture/compare mode register 1 (input  mode) </i>
//    <loc> ( (unsigned int)((TIM5_CCMR1_Input >> 0) & 0xFFFFFFFF), ((TIM5_CCMR1_Input = (TIM5_CCMR1_Input & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__TIM5_CCMR1_Input_IC2F </item>
//    <item> SFDITEM_FIELD__TIM5_CCMR1_Input_IC2PCS </item>
//    <item> SFDITEM_FIELD__TIM5_CCMR1_Input_CC2S </item>
//    <item> SFDITEM_FIELD__TIM5_CCMR1_Input_IC1F </item>
//    <item> SFDITEM_FIELD__TIM5_CCMR1_Input_ICPCS </item>
//    <item> SFDITEM_FIELD__TIM5_CCMR1_Input_CC1S </item>
//  </rtree>
//  


// ------------------------  Register Item Address: TIM5_CCMR2_Output  ----------------------------
// SVD Line: 15938

unsigned int TIM5_CCMR2_Output __AT (0x40000C1C);



// ---------------------------  Field Item: TIM5_CCMR2_Output_O24CE  ------------------------------
// SVD Line: 15948

//  <item> SFDITEM_FIELD__TIM5_CCMR2_Output_O24CE
//    <name> O24CE </name>
//    <rw> 
//    <i> [Bit 15] RW (@ 0x40000C1C) O24CE </i>
//    <check> 
//      <loc> ( (unsigned int) TIM5_CCMR2_Output ) </loc>
//      <o.15..15> O24CE
//    </check>
//  </item>
//  


// ---------------------------  Field Item: TIM5_CCMR2_Output_OC4M  -------------------------------
// SVD Line: 15954

//  <item> SFDITEM_FIELD__TIM5_CCMR2_Output_OC4M
//    <name> OC4M </name>
//    <rw> 
//    <i> [Bits 14..12] RW (@ 0x40000C1C) OC4M </i>
//    <edit> 
//      <loc> ( (unsigned char)((TIM5_CCMR2_Output >> 12) & 0x7), ((TIM5_CCMR2_Output = (TIM5_CCMR2_Output & ~(0x7UL << 12 )) | ((unsigned long)(Gui_u8:GuiVal & 0x7) << 12 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Field Item: TIM5_CCMR2_Output_OC4PE  ------------------------------
// SVD Line: 15960

//  <item> SFDITEM_FIELD__TIM5_CCMR2_Output_OC4PE
//    <name> OC4PE </name>
//    <rw> 
//    <i> [Bit 11] RW (@ 0x40000C1C) OC4PE </i>
//    <check> 
//      <loc> ( (unsigned int) TIM5_CCMR2_Output ) </loc>
//      <o.11..11> OC4PE
//    </check>
//  </item>
//  


// ---------------------------  Field Item: TIM5_CCMR2_Output_OC4FE  ------------------------------
// SVD Line: 15966

//  <item> SFDITEM_FIELD__TIM5_CCMR2_Output_OC4FE
//    <name> OC4FE </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x40000C1C) OC4FE </i>
//    <check> 
//      <loc> ( (unsigned int) TIM5_CCMR2_Output ) </loc>
//      <o.10..10> OC4FE
//    </check>
//  </item>
//  


// ---------------------------  Field Item: TIM5_CCMR2_Output_CC4S  -------------------------------
// SVD Line: 15972

//  <item> SFDITEM_FIELD__TIM5_CCMR2_Output_CC4S
//    <name> CC4S </name>
//    <rw> 
//    <i> [Bits 9..8] RW (@ 0x40000C1C) CC4S </i>
//    <edit> 
//      <loc> ( (unsigned char)((TIM5_CCMR2_Output >> 8) & 0x3), ((TIM5_CCMR2_Output = (TIM5_CCMR2_Output & ~(0x3UL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Field Item: TIM5_CCMR2_Output_OC3CE  ------------------------------
// SVD Line: 15978

//  <item> SFDITEM_FIELD__TIM5_CCMR2_Output_OC3CE
//    <name> OC3CE </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x40000C1C) OC3CE </i>
//    <check> 
//      <loc> ( (unsigned int) TIM5_CCMR2_Output ) </loc>
//      <o.7..7> OC3CE
//    </check>
//  </item>
//  


// ---------------------------  Field Item: TIM5_CCMR2_Output_OC3M  -------------------------------
// SVD Line: 15984

//  <item> SFDITEM_FIELD__TIM5_CCMR2_Output_OC3M
//    <name> OC3M </name>
//    <rw> 
//    <i> [Bits 6..4] RW (@ 0x40000C1C) OC3M </i>
//    <edit> 
//      <loc> ( (unsigned char)((TIM5_CCMR2_Output >> 4) & 0x7), ((TIM5_CCMR2_Output = (TIM5_CCMR2_Output & ~(0x7UL << 4 )) | ((unsigned long)(Gui_u8:GuiVal & 0x7) << 4 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Field Item: TIM5_CCMR2_Output_OC3PE  ------------------------------
// SVD Line: 15990

//  <item> SFDITEM_FIELD__TIM5_CCMR2_Output_OC3PE
//    <name> OC3PE </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x40000C1C) OC3PE </i>
//    <check> 
//      <loc> ( (unsigned int) TIM5_CCMR2_Output ) </loc>
//      <o.3..3> OC3PE
//    </check>
//  </item>
//  


// ---------------------------  Field Item: TIM5_CCMR2_Output_OC3FE  ------------------------------
// SVD Line: 15996

//  <item> SFDITEM_FIELD__TIM5_CCMR2_Output_OC3FE
//    <name> OC3FE </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x40000C1C) OC3FE </i>
//    <check> 
//      <loc> ( (unsigned int) TIM5_CCMR2_Output ) </loc>
//      <o.2..2> OC3FE
//    </check>
//  </item>
//  


// ---------------------------  Field Item: TIM5_CCMR2_Output_CC3S  -------------------------------
// SVD Line: 16002

//  <item> SFDITEM_FIELD__TIM5_CCMR2_Output_CC3S
//    <name> CC3S </name>
//    <rw> 
//    <i> [Bits 1..0] RW (@ 0x40000C1C) CC3S </i>
//    <edit> 
//      <loc> ( (unsigned char)((TIM5_CCMR2_Output >> 0) & 0x3), ((TIM5_CCMR2_Output = (TIM5_CCMR2_Output & ~(0x3UL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Register RTree: TIM5_CCMR2_Output  -------------------------------
// SVD Line: 15938

//  <rtree> SFDITEM_REG__TIM5_CCMR2_Output
//    <name> CCMR2_Output </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40000C1C) capture/compare mode register 2 (output  mode) </i>
//    <loc> ( (unsigned int)((TIM5_CCMR2_Output >> 0) & 0xFFFFFFFF), ((TIM5_CCMR2_Output = (TIM5_CCMR2_Output & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__TIM5_CCMR2_Output_O24CE </item>
//    <item> SFDITEM_FIELD__TIM5_CCMR2_Output_OC4M </item>
//    <item> SFDITEM_FIELD__TIM5_CCMR2_Output_OC4PE </item>
//    <item> SFDITEM_FIELD__TIM5_CCMR2_Output_OC4FE </item>
//    <item> SFDITEM_FIELD__TIM5_CCMR2_Output_CC4S </item>
//    <item> SFDITEM_FIELD__TIM5_CCMR2_Output_OC3CE </item>
//    <item> SFDITEM_FIELD__TIM5_CCMR2_Output_OC3M </item>
//    <item> SFDITEM_FIELD__TIM5_CCMR2_Output_OC3PE </item>
//    <item> SFDITEM_FIELD__TIM5_CCMR2_Output_OC3FE </item>
//    <item> SFDITEM_FIELD__TIM5_CCMR2_Output_CC3S </item>
//  </rtree>
//  


// -------------------------  Register Item Address: TIM5_CCMR2_Input  ----------------------------
// SVD Line: 16010

unsigned int TIM5_CCMR2_Input __AT (0x40000C1C);



// ----------------------------  Field Item: TIM5_CCMR2_Input_IC4F  -------------------------------
// SVD Line: 16021

//  <item> SFDITEM_FIELD__TIM5_CCMR2_Input_IC4F
//    <name> IC4F </name>
//    <rw> 
//    <i> [Bits 15..12] RW (@ 0x40000C1C) Input capture 4 filter </i>
//    <edit> 
//      <loc> ( (unsigned char)((TIM5_CCMR2_Input >> 12) & 0xF), ((TIM5_CCMR2_Input = (TIM5_CCMR2_Input & ~(0xFUL << 12 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 12 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Field Item: TIM5_CCMR2_Input_IC4PSC  ------------------------------
// SVD Line: 16027

//  <item> SFDITEM_FIELD__TIM5_CCMR2_Input_IC4PSC
//    <name> IC4PSC </name>
//    <rw> 
//    <i> [Bits 11..10] RW (@ 0x40000C1C) Input capture 4 prescaler </i>
//    <edit> 
//      <loc> ( (unsigned char)((TIM5_CCMR2_Input >> 10) & 0x3), ((TIM5_CCMR2_Input = (TIM5_CCMR2_Input & ~(0x3UL << 10 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 10 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Field Item: TIM5_CCMR2_Input_CC4S  -------------------------------
// SVD Line: 16033

//  <item> SFDITEM_FIELD__TIM5_CCMR2_Input_CC4S
//    <name> CC4S </name>
//    <rw> 
//    <i> [Bits 9..8] RW (@ 0x40000C1C) Capture/Compare 4  selection </i>
//    <edit> 
//      <loc> ( (unsigned char)((TIM5_CCMR2_Input >> 8) & 0x3), ((TIM5_CCMR2_Input = (TIM5_CCMR2_Input & ~(0x3UL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Field Item: TIM5_CCMR2_Input_IC3F  -------------------------------
// SVD Line: 16040

//  <item> SFDITEM_FIELD__TIM5_CCMR2_Input_IC3F
//    <name> IC3F </name>
//    <rw> 
//    <i> [Bits 7..4] RW (@ 0x40000C1C) Input capture 3 filter </i>
//    <edit> 
//      <loc> ( (unsigned char)((TIM5_CCMR2_Input >> 4) & 0xF), ((TIM5_CCMR2_Input = (TIM5_CCMR2_Input & ~(0xFUL << 4 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 4 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Field Item: TIM5_CCMR2_Input_IC3PSC  ------------------------------
// SVD Line: 16046

//  <item> SFDITEM_FIELD__TIM5_CCMR2_Input_IC3PSC
//    <name> IC3PSC </name>
//    <rw> 
//    <i> [Bits 3..2] RW (@ 0x40000C1C) Input capture 3 prescaler </i>
//    <edit> 
//      <loc> ( (unsigned char)((TIM5_CCMR2_Input >> 2) & 0x3), ((TIM5_CCMR2_Input = (TIM5_CCMR2_Input & ~(0x3UL << 2 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 2 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Field Item: TIM5_CCMR2_Input_CC3S  -------------------------------
// SVD Line: 16052

//  <item> SFDITEM_FIELD__TIM5_CCMR2_Input_CC3S
//    <name> CC3S </name>
//    <rw> 
//    <i> [Bits 1..0] RW (@ 0x40000C1C) Capture/compare 3  selection </i>
//    <edit> 
//      <loc> ( (unsigned char)((TIM5_CCMR2_Input >> 0) & 0x3), ((TIM5_CCMR2_Input = (TIM5_CCMR2_Input & ~(0x3UL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Register RTree: TIM5_CCMR2_Input  --------------------------------
// SVD Line: 16010

//  <rtree> SFDITEM_REG__TIM5_CCMR2_Input
//    <name> CCMR2_Input </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40000C1C) capture/compare mode register 2 (input  mode) </i>
//    <loc> ( (unsigned int)((TIM5_CCMR2_Input >> 0) & 0xFFFFFFFF), ((TIM5_CCMR2_Input = (TIM5_CCMR2_Input & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__TIM5_CCMR2_Input_IC4F </item>
//    <item> SFDITEM_FIELD__TIM5_CCMR2_Input_IC4PSC </item>
//    <item> SFDITEM_FIELD__TIM5_CCMR2_Input_CC4S </item>
//    <item> SFDITEM_FIELD__TIM5_CCMR2_Input_IC3F </item>
//    <item> SFDITEM_FIELD__TIM5_CCMR2_Input_IC3PSC </item>
//    <item> SFDITEM_FIELD__TIM5_CCMR2_Input_CC3S </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: TIM5_CCER  --------------------------------
// SVD Line: 16061

unsigned int TIM5_CCER __AT (0x40000C20);



// -------------------------------  Field Item: TIM5_CCER_CC4NP  ----------------------------------
// SVD Line: 16071

//  <item> SFDITEM_FIELD__TIM5_CCER_CC4NP
//    <name> CC4NP </name>
//    <rw> 
//    <i> [Bit 15] RW (@ 0x40000C20) Capture/Compare 4 output  Polarity </i>
//    <check> 
//      <loc> ( (unsigned int) TIM5_CCER ) </loc>
//      <o.15..15> CC4NP
//    </check>
//  </item>
//  


// -------------------------------  Field Item: TIM5_CCER_CC4P  -----------------------------------
// SVD Line: 16078

//  <item> SFDITEM_FIELD__TIM5_CCER_CC4P
//    <name> CC4P </name>
//    <rw> 
//    <i> [Bit 13] RW (@ 0x40000C20) Capture/Compare 3 output  Polarity </i>
//    <check> 
//      <loc> ( (unsigned int) TIM5_CCER ) </loc>
//      <o.13..13> CC4P
//    </check>
//  </item>
//  


// -------------------------------  Field Item: TIM5_CCER_CC4E  -----------------------------------
// SVD Line: 16085

//  <item> SFDITEM_FIELD__TIM5_CCER_CC4E
//    <name> CC4E </name>
//    <rw> 
//    <i> [Bit 12] RW (@ 0x40000C20) Capture/Compare 4 output  enable </i>
//    <check> 
//      <loc> ( (unsigned int) TIM5_CCER ) </loc>
//      <o.12..12> CC4E
//    </check>
//  </item>
//  


// -------------------------------  Field Item: TIM5_CCER_CC3NP  ----------------------------------
// SVD Line: 16092

//  <item> SFDITEM_FIELD__TIM5_CCER_CC3NP
//    <name> CC3NP </name>
//    <rw> 
//    <i> [Bit 11] RW (@ 0x40000C20) Capture/Compare 3 output  Polarity </i>
//    <check> 
//      <loc> ( (unsigned int) TIM5_CCER ) </loc>
//      <o.11..11> CC3NP
//    </check>
//  </item>
//  


// -------------------------------  Field Item: TIM5_CCER_CC3P  -----------------------------------
// SVD Line: 16099

//  <item> SFDITEM_FIELD__TIM5_CCER_CC3P
//    <name> CC3P </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x40000C20) Capture/Compare 3 output  Polarity </i>
//    <check> 
//      <loc> ( (unsigned int) TIM5_CCER ) </loc>
//      <o.9..9> CC3P
//    </check>
//  </item>
//  


// -------------------------------  Field Item: TIM5_CCER_CC3E  -----------------------------------
// SVD Line: 16106

//  <item> SFDITEM_FIELD__TIM5_CCER_CC3E
//    <name> CC3E </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x40000C20) Capture/Compare 3 output  enable </i>
//    <check> 
//      <loc> ( (unsigned int) TIM5_CCER ) </loc>
//      <o.8..8> CC3E
//    </check>
//  </item>
//  


// -------------------------------  Field Item: TIM5_CCER_CC2NP  ----------------------------------
// SVD Line: 16113

//  <item> SFDITEM_FIELD__TIM5_CCER_CC2NP
//    <name> CC2NP </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x40000C20) Capture/Compare 2 output  Polarity </i>
//    <check> 
//      <loc> ( (unsigned int) TIM5_CCER ) </loc>
//      <o.7..7> CC2NP
//    </check>
//  </item>
//  


// -------------------------------  Field Item: TIM5_CCER_CC2P  -----------------------------------
// SVD Line: 16120

//  <item> SFDITEM_FIELD__TIM5_CCER_CC2P
//    <name> CC2P </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x40000C20) Capture/Compare 2 output  Polarity </i>
//    <check> 
//      <loc> ( (unsigned int) TIM5_CCER ) </loc>
//      <o.5..5> CC2P
//    </check>
//  </item>
//  


// -------------------------------  Field Item: TIM5_CCER_CC2E  -----------------------------------
// SVD Line: 16127

//  <item> SFDITEM_FIELD__TIM5_CCER_CC2E
//    <name> CC2E </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x40000C20) Capture/Compare 2 output  enable </i>
//    <check> 
//      <loc> ( (unsigned int) TIM5_CCER ) </loc>
//      <o.4..4> CC2E
//    </check>
//  </item>
//  


// -------------------------------  Field Item: TIM5_CCER_CC1NP  ----------------------------------
// SVD Line: 16134

//  <item> SFDITEM_FIELD__TIM5_CCER_CC1NP
//    <name> CC1NP </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x40000C20) Capture/Compare 1 output  Polarity </i>
//    <check> 
//      <loc> ( (unsigned int) TIM5_CCER ) </loc>
//      <o.3..3> CC1NP
//    </check>
//  </item>
//  


// -------------------------------  Field Item: TIM5_CCER_CC1P  -----------------------------------
// SVD Line: 16141

//  <item> SFDITEM_FIELD__TIM5_CCER_CC1P
//    <name> CC1P </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x40000C20) Capture/Compare 1 output  Polarity </i>
//    <check> 
//      <loc> ( (unsigned int) TIM5_CCER ) </loc>
//      <o.1..1> CC1P
//    </check>
//  </item>
//  


// -------------------------------  Field Item: TIM5_CCER_CC1E  -----------------------------------
// SVD Line: 16148

//  <item> SFDITEM_FIELD__TIM5_CCER_CC1E
//    <name> CC1E </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40000C20) Capture/Compare 1 output  enable </i>
//    <check> 
//      <loc> ( (unsigned int) TIM5_CCER ) </loc>
//      <o.0..0> CC1E
//    </check>
//  </item>
//  


// --------------------------------  Register RTree: TIM5_CCER  -----------------------------------
// SVD Line: 16061

//  <rtree> SFDITEM_REG__TIM5_CCER
//    <name> CCER </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40000C20) capture/compare enable  register </i>
//    <loc> ( (unsigned int)((TIM5_CCER >> 0) & 0xFFFFFFFF), ((TIM5_CCER = (TIM5_CCER & ~(0xBBBBUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xBBBB) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__TIM5_CCER_CC4NP </item>
//    <item> SFDITEM_FIELD__TIM5_CCER_CC4P </item>
//    <item> SFDITEM_FIELD__TIM5_CCER_CC4E </item>
//    <item> SFDITEM_FIELD__TIM5_CCER_CC3NP </item>
//    <item> SFDITEM_FIELD__TIM5_CCER_CC3P </item>
//    <item> SFDITEM_FIELD__TIM5_CCER_CC3E </item>
//    <item> SFDITEM_FIELD__TIM5_CCER_CC2NP </item>
//    <item> SFDITEM_FIELD__TIM5_CCER_CC2P </item>
//    <item> SFDITEM_FIELD__TIM5_CCER_CC2E </item>
//    <item> SFDITEM_FIELD__TIM5_CCER_CC1NP </item>
//    <item> SFDITEM_FIELD__TIM5_CCER_CC1P </item>
//    <item> SFDITEM_FIELD__TIM5_CCER_CC1E </item>
//  </rtree>
//  


// -----------------------------  Register Item Address: TIM5_CNT  --------------------------------
// SVD Line: 16157

unsigned int TIM5_CNT __AT (0x40000C24);



// -------------------------------  Field Item: TIM5_CNT_CNT_H  -----------------------------------
// SVD Line: 16166

//  <item> SFDITEM_FIELD__TIM5_CNT_CNT_H
//    <name> CNT_H </name>
//    <rw> 
//    <i> [Bits 31..16] RW (@ 0x40000C24) High counter value </i>
//    <edit> 
//      <loc> ( (unsigned short)((TIM5_CNT >> 16) & 0xFFFF), ((TIM5_CNT = (TIM5_CNT & ~(0xFFFFUL << 16 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFFF) << 16 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Field Item: TIM5_CNT_CNT_L  -----------------------------------
// SVD Line: 16172

//  <item> SFDITEM_FIELD__TIM5_CNT_CNT_L
//    <name> CNT_L </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x40000C24) Low counter value </i>
//    <edit> 
//      <loc> ( (unsigned short)((TIM5_CNT >> 0) & 0xFFFF), ((TIM5_CNT = (TIM5_CNT & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Register RTree: TIM5_CNT  ------------------------------------
// SVD Line: 16157

//  <rtree> SFDITEM_REG__TIM5_CNT
//    <name> CNT </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40000C24) counter </i>
//    <loc> ( (unsigned int)((TIM5_CNT >> 0) & 0xFFFFFFFF), ((TIM5_CNT = (TIM5_CNT & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__TIM5_CNT_CNT_H </item>
//    <item> SFDITEM_FIELD__TIM5_CNT_CNT_L </item>
//  </rtree>
//  


// -----------------------------  Register Item Address: TIM5_PSC  --------------------------------
// SVD Line: 16180

unsigned int TIM5_PSC __AT (0x40000C28);



// --------------------------------  Field Item: TIM5_PSC_PSC  ------------------------------------
// SVD Line: 16189

//  <item> SFDITEM_FIELD__TIM5_PSC_PSC
//    <name> PSC </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x40000C28) Prescaler value </i>
//    <edit> 
//      <loc> ( (unsigned short)((TIM5_PSC >> 0) & 0xFFFF), ((TIM5_PSC = (TIM5_PSC & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Register RTree: TIM5_PSC  ------------------------------------
// SVD Line: 16180

//  <rtree> SFDITEM_REG__TIM5_PSC
//    <name> PSC </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40000C28) prescaler </i>
//    <loc> ( (unsigned int)((TIM5_PSC >> 0) & 0xFFFFFFFF), ((TIM5_PSC = (TIM5_PSC & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__TIM5_PSC_PSC </item>
//  </rtree>
//  


// -----------------------------  Register Item Address: TIM5_ARR  --------------------------------
// SVD Line: 16197

unsigned int TIM5_ARR __AT (0x40000C2C);



// -------------------------------  Field Item: TIM5_ARR_ARR_H  -----------------------------------
// SVD Line: 16206

//  <item> SFDITEM_FIELD__TIM5_ARR_ARR_H
//    <name> ARR_H </name>
//    <rw> 
//    <i> [Bits 31..16] RW (@ 0x40000C2C) High Auto-reload value </i>
//    <edit> 
//      <loc> ( (unsigned short)((TIM5_ARR >> 16) & 0xFFFF), ((TIM5_ARR = (TIM5_ARR & ~(0xFFFFUL << 16 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFFF) << 16 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Field Item: TIM5_ARR_ARR_L  -----------------------------------
// SVD Line: 16212

//  <item> SFDITEM_FIELD__TIM5_ARR_ARR_L
//    <name> ARR_L </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x40000C2C) Low Auto-reload value </i>
//    <edit> 
//      <loc> ( (unsigned short)((TIM5_ARR >> 0) & 0xFFFF), ((TIM5_ARR = (TIM5_ARR & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Register RTree: TIM5_ARR  ------------------------------------
// SVD Line: 16197

//  <rtree> SFDITEM_REG__TIM5_ARR
//    <name> ARR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40000C2C) auto-reload register </i>
//    <loc> ( (unsigned int)((TIM5_ARR >> 0) & 0xFFFFFFFF), ((TIM5_ARR = (TIM5_ARR & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__TIM5_ARR_ARR_H </item>
//    <item> SFDITEM_FIELD__TIM5_ARR_ARR_L </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: TIM5_CCR1  --------------------------------
// SVD Line: 16220

unsigned int TIM5_CCR1 __AT (0x40000C34);



// ------------------------------  Field Item: TIM5_CCR1_CCR1_H  ----------------------------------
// SVD Line: 16229

//  <item> SFDITEM_FIELD__TIM5_CCR1_CCR1_H
//    <name> CCR1_H </name>
//    <rw> 
//    <i> [Bits 31..16] RW (@ 0x40000C34) High Capture/Compare 1  value </i>
//    <edit> 
//      <loc> ( (unsigned short)((TIM5_CCR1 >> 16) & 0xFFFF), ((TIM5_CCR1 = (TIM5_CCR1 & ~(0xFFFFUL << 16 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFFF) << 16 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: TIM5_CCR1_CCR1_L  ----------------------------------
// SVD Line: 16236

//  <item> SFDITEM_FIELD__TIM5_CCR1_CCR1_L
//    <name> CCR1_L </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x40000C34) Low Capture/Compare 1  value </i>
//    <edit> 
//      <loc> ( (unsigned short)((TIM5_CCR1 >> 0) & 0xFFFF), ((TIM5_CCR1 = (TIM5_CCR1 & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Register RTree: TIM5_CCR1  -----------------------------------
// SVD Line: 16220

//  <rtree> SFDITEM_REG__TIM5_CCR1
//    <name> CCR1 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40000C34) capture/compare register 1 </i>
//    <loc> ( (unsigned int)((TIM5_CCR1 >> 0) & 0xFFFFFFFF), ((TIM5_CCR1 = (TIM5_CCR1 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__TIM5_CCR1_CCR1_H </item>
//    <item> SFDITEM_FIELD__TIM5_CCR1_CCR1_L </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: TIM5_CCR2  --------------------------------
// SVD Line: 16245

unsigned int TIM5_CCR2 __AT (0x40000C38);



// ------------------------------  Field Item: TIM5_CCR2_CCR2_H  ----------------------------------
// SVD Line: 16254

//  <item> SFDITEM_FIELD__TIM5_CCR2_CCR2_H
//    <name> CCR2_H </name>
//    <rw> 
//    <i> [Bits 31..16] RW (@ 0x40000C38) High Capture/Compare 2  value </i>
//    <edit> 
//      <loc> ( (unsigned short)((TIM5_CCR2 >> 16) & 0xFFFF), ((TIM5_CCR2 = (TIM5_CCR2 & ~(0xFFFFUL << 16 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFFF) << 16 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: TIM5_CCR2_CCR2_L  ----------------------------------
// SVD Line: 16261

//  <item> SFDITEM_FIELD__TIM5_CCR2_CCR2_L
//    <name> CCR2_L </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x40000C38) Low Capture/Compare 2  value </i>
//    <edit> 
//      <loc> ( (unsigned short)((TIM5_CCR2 >> 0) & 0xFFFF), ((TIM5_CCR2 = (TIM5_CCR2 & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Register RTree: TIM5_CCR2  -----------------------------------
// SVD Line: 16245

//  <rtree> SFDITEM_REG__TIM5_CCR2
//    <name> CCR2 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40000C38) capture/compare register 2 </i>
//    <loc> ( (unsigned int)((TIM5_CCR2 >> 0) & 0xFFFFFFFF), ((TIM5_CCR2 = (TIM5_CCR2 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__TIM5_CCR2_CCR2_H </item>
//    <item> SFDITEM_FIELD__TIM5_CCR2_CCR2_L </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: TIM5_CCR3  --------------------------------
// SVD Line: 16270

unsigned int TIM5_CCR3 __AT (0x40000C3C);



// ------------------------------  Field Item: TIM5_CCR3_CCR3_H  ----------------------------------
// SVD Line: 16279

//  <item> SFDITEM_FIELD__TIM5_CCR3_CCR3_H
//    <name> CCR3_H </name>
//    <rw> 
//    <i> [Bits 31..16] RW (@ 0x40000C3C) High Capture/Compare value </i>
//    <edit> 
//      <loc> ( (unsigned short)((TIM5_CCR3 >> 16) & 0xFFFF), ((TIM5_CCR3 = (TIM5_CCR3 & ~(0xFFFFUL << 16 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFFF) << 16 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: TIM5_CCR3_CCR3_L  ----------------------------------
// SVD Line: 16285

//  <item> SFDITEM_FIELD__TIM5_CCR3_CCR3_L
//    <name> CCR3_L </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x40000C3C) Low Capture/Compare value </i>
//    <edit> 
//      <loc> ( (unsigned short)((TIM5_CCR3 >> 0) & 0xFFFF), ((TIM5_CCR3 = (TIM5_CCR3 & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Register RTree: TIM5_CCR3  -----------------------------------
// SVD Line: 16270

//  <rtree> SFDITEM_REG__TIM5_CCR3
//    <name> CCR3 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40000C3C) capture/compare register 3 </i>
//    <loc> ( (unsigned int)((TIM5_CCR3 >> 0) & 0xFFFFFFFF), ((TIM5_CCR3 = (TIM5_CCR3 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__TIM5_CCR3_CCR3_H </item>
//    <item> SFDITEM_FIELD__TIM5_CCR3_CCR3_L </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: TIM5_CCR4  --------------------------------
// SVD Line: 16293

unsigned int TIM5_CCR4 __AT (0x40000C40);



// ------------------------------  Field Item: TIM5_CCR4_CCR4_H  ----------------------------------
// SVD Line: 16302

//  <item> SFDITEM_FIELD__TIM5_CCR4_CCR4_H
//    <name> CCR4_H </name>
//    <rw> 
//    <i> [Bits 31..16] RW (@ 0x40000C40) High Capture/Compare value </i>
//    <edit> 
//      <loc> ( (unsigned short)((TIM5_CCR4 >> 16) & 0xFFFF), ((TIM5_CCR4 = (TIM5_CCR4 & ~(0xFFFFUL << 16 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFFF) << 16 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: TIM5_CCR4_CCR4_L  ----------------------------------
// SVD Line: 16308

//  <item> SFDITEM_FIELD__TIM5_CCR4_CCR4_L
//    <name> CCR4_L </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x40000C40) Low Capture/Compare value </i>
//    <edit> 
//      <loc> ( (unsigned short)((TIM5_CCR4 >> 0) & 0xFFFF), ((TIM5_CCR4 = (TIM5_CCR4 & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Register RTree: TIM5_CCR4  -----------------------------------
// SVD Line: 16293

//  <rtree> SFDITEM_REG__TIM5_CCR4
//    <name> CCR4 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40000C40) capture/compare register 4 </i>
//    <loc> ( (unsigned int)((TIM5_CCR4 >> 0) & 0xFFFFFFFF), ((TIM5_CCR4 = (TIM5_CCR4 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__TIM5_CCR4_CCR4_H </item>
//    <item> SFDITEM_FIELD__TIM5_CCR4_CCR4_L </item>
//  </rtree>
//  


// -----------------------------  Register Item Address: TIM5_DCR  --------------------------------
// SVD Line: 16316

unsigned int TIM5_DCR __AT (0x40000C48);



// --------------------------------  Field Item: TIM5_DCR_DBL  ------------------------------------
// SVD Line: 16325

//  <item> SFDITEM_FIELD__TIM5_DCR_DBL
//    <name> DBL </name>
//    <rw> 
//    <i> [Bits 12..8] RW (@ 0x40000C48) DMA burst length </i>
//    <edit> 
//      <loc> ( (unsigned char)((TIM5_DCR >> 8) & 0x1F), ((TIM5_DCR = (TIM5_DCR & ~(0x1FUL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0x1F) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Field Item: TIM5_DCR_DBA  ------------------------------------
// SVD Line: 16331

//  <item> SFDITEM_FIELD__TIM5_DCR_DBA
//    <name> DBA </name>
//    <rw> 
//    <i> [Bits 4..0] RW (@ 0x40000C48) DMA base address </i>
//    <edit> 
//      <loc> ( (unsigned char)((TIM5_DCR >> 0) & 0x1F), ((TIM5_DCR = (TIM5_DCR & ~(0x1FUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0x1F) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Register RTree: TIM5_DCR  ------------------------------------
// SVD Line: 16316

//  <rtree> SFDITEM_REG__TIM5_DCR
//    <name> DCR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40000C48) DMA control register </i>
//    <loc> ( (unsigned int)((TIM5_DCR >> 0) & 0xFFFFFFFF), ((TIM5_DCR = (TIM5_DCR & ~(0x1F1FUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1F1F) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__TIM5_DCR_DBL </item>
//    <item> SFDITEM_FIELD__TIM5_DCR_DBA </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: TIM5_DMAR  --------------------------------
// SVD Line: 16339

unsigned int TIM5_DMAR __AT (0x40000C4C);



// -------------------------------  Field Item: TIM5_DMAR_DMAB  -----------------------------------
// SVD Line: 16348

//  <item> SFDITEM_FIELD__TIM5_DMAR_DMAB
//    <name> DMAB </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x40000C4C) DMA register for burst  accesses </i>
//    <edit> 
//      <loc> ( (unsigned short)((TIM5_DMAR >> 0) & 0xFFFF), ((TIM5_DMAR = (TIM5_DMAR & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Register RTree: TIM5_DMAR  -----------------------------------
// SVD Line: 16339

//  <rtree> SFDITEM_REG__TIM5_DMAR
//    <name> DMAR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40000C4C) DMA address for full transfer </i>
//    <loc> ( (unsigned int)((TIM5_DMAR >> 0) & 0xFFFFFFFF), ((TIM5_DMAR = (TIM5_DMAR & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__TIM5_DMAR_DMAB </item>
//  </rtree>
//  


// -----------------------------  Register Item Address: TIM5_OR  ---------------------------------
// SVD Line: 16357

unsigned int TIM5_OR __AT (0x40000C50);



// -------------------------------  Field Item: TIM5_OR_IT4_RMP  ----------------------------------
// SVD Line: 16366

//  <item> SFDITEM_FIELD__TIM5_OR_IT4_RMP
//    <name> IT4_RMP </name>
//    <rw> 
//    <i> [Bits 7..6] RW (@ 0x40000C50) Timer Input 4 remap </i>
//    <edit> 
//      <loc> ( (unsigned char)((TIM5_OR >> 6) & 0x3), ((TIM5_OR = (TIM5_OR & ~(0x3UL << 6 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 6 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------------  Register RTree: TIM5_OR  ------------------------------------
// SVD Line: 16357

//  <rtree> SFDITEM_REG__TIM5_OR
//    <name> OR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40000C50) TIM5 option register </i>
//    <loc> ( (unsigned int)((TIM5_OR >> 0) & 0xFFFFFFFF), ((TIM5_OR = (TIM5_OR & ~(0xC0UL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xC0) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__TIM5_OR_IT4_RMP </item>
//  </rtree>
//  


// ----------------------------------  Peripheral View: TIM5  -------------------------------------
// SVD Line: 15440

//  <view> TIM5
//    <name> TIM5 </name>
//    <item> SFDITEM_REG__TIM5_CR1 </item>
//    <item> SFDITEM_REG__TIM5_CR2 </item>
//    <item> SFDITEM_REG__TIM5_SMCR </item>
//    <item> SFDITEM_REG__TIM5_DIER </item>
//    <item> SFDITEM_REG__TIM5_SR </item>
//    <item> SFDITEM_REG__TIM5_EGR </item>
//    <item> SFDITEM_REG__TIM5_CCMR1_Output </item>
//    <item> SFDITEM_REG__TIM5_CCMR1_Input </item>
//    <item> SFDITEM_REG__TIM5_CCMR2_Output </item>
//    <item> SFDITEM_REG__TIM5_CCMR2_Input </item>
//    <item> SFDITEM_REG__TIM5_CCER </item>
//    <item> SFDITEM_REG__TIM5_CNT </item>
//    <item> SFDITEM_REG__TIM5_PSC </item>
//    <item> SFDITEM_REG__TIM5_ARR </item>
//    <item> SFDITEM_REG__TIM5_CCR1 </item>
//    <item> SFDITEM_REG__TIM5_CCR2 </item>
//    <item> SFDITEM_REG__TIM5_CCR3 </item>
//    <item> SFDITEM_REG__TIM5_CCR4 </item>
//    <item> SFDITEM_REG__TIM5_DCR </item>
//    <item> SFDITEM_REG__TIM5_DMAR </item>
//    <item> SFDITEM_REG__TIM5_OR </item>
//  </view>
//  


// -----------------------------  Register Item Address: TIM9_CR1  --------------------------------
// SVD Line: 16387

unsigned int TIM9_CR1 __AT (0x40014000);



// --------------------------------  Field Item: TIM9_CR1_CKD  ------------------------------------
// SVD Line: 16396

//  <item> SFDITEM_FIELD__TIM9_CR1_CKD
//    <name> CKD </name>
//    <rw> 
//    <i> [Bits 9..8] RW (@ 0x40014000) Clock division </i>
//    <edit> 
//      <loc> ( (unsigned char)((TIM9_CR1 >> 8) & 0x3), ((TIM9_CR1 = (TIM9_CR1 & ~(0x3UL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Field Item: TIM9_CR1_ARPE  -----------------------------------
// SVD Line: 16402

//  <item> SFDITEM_FIELD__TIM9_CR1_ARPE
//    <name> ARPE </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x40014000) Auto-reload preload enable </i>
//    <check> 
//      <loc> ( (unsigned int) TIM9_CR1 ) </loc>
//      <o.7..7> ARPE
//    </check>
//  </item>
//  


// --------------------------------  Field Item: TIM9_CR1_OPM  ------------------------------------
// SVD Line: 16408

//  <item> SFDITEM_FIELD__TIM9_CR1_OPM
//    <name> OPM </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x40014000) One-pulse mode </i>
//    <check> 
//      <loc> ( (unsigned int) TIM9_CR1 ) </loc>
//      <o.3..3> OPM
//    </check>
//  </item>
//  


// --------------------------------  Field Item: TIM9_CR1_URS  ------------------------------------
// SVD Line: 16414

//  <item> SFDITEM_FIELD__TIM9_CR1_URS
//    <name> URS </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x40014000) Update request source </i>
//    <check> 
//      <loc> ( (unsigned int) TIM9_CR1 ) </loc>
//      <o.2..2> URS
//    </check>
//  </item>
//  


// --------------------------------  Field Item: TIM9_CR1_UDIS  -----------------------------------
// SVD Line: 16420

//  <item> SFDITEM_FIELD__TIM9_CR1_UDIS
//    <name> UDIS </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x40014000) Update disable </i>
//    <check> 
//      <loc> ( (unsigned int) TIM9_CR1 ) </loc>
//      <o.1..1> UDIS
//    </check>
//  </item>
//  


// --------------------------------  Field Item: TIM9_CR1_CEN  ------------------------------------
// SVD Line: 16426

//  <item> SFDITEM_FIELD__TIM9_CR1_CEN
//    <name> CEN </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40014000) Counter enable </i>
//    <check> 
//      <loc> ( (unsigned int) TIM9_CR1 ) </loc>
//      <o.0..0> CEN
//    </check>
//  </item>
//  


// --------------------------------  Register RTree: TIM9_CR1  ------------------------------------
// SVD Line: 16387

//  <rtree> SFDITEM_REG__TIM9_CR1
//    <name> CR1 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40014000) control register 1 </i>
//    <loc> ( (unsigned int)((TIM9_CR1 >> 0) & 0xFFFFFFFF), ((TIM9_CR1 = (TIM9_CR1 & ~(0x38FUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x38F) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__TIM9_CR1_CKD </item>
//    <item> SFDITEM_FIELD__TIM9_CR1_ARPE </item>
//    <item> SFDITEM_FIELD__TIM9_CR1_OPM </item>
//    <item> SFDITEM_FIELD__TIM9_CR1_URS </item>
//    <item> SFDITEM_FIELD__TIM9_CR1_UDIS </item>
//    <item> SFDITEM_FIELD__TIM9_CR1_CEN </item>
//  </rtree>
//  


// -----------------------------  Register Item Address: TIM9_CR2  --------------------------------
// SVD Line: 16434

unsigned int TIM9_CR2 __AT (0x40014004);



// --------------------------------  Field Item: TIM9_CR2_MMS  ------------------------------------
// SVD Line: 16443

//  <item> SFDITEM_FIELD__TIM9_CR2_MMS
//    <name> MMS </name>
//    <rw> 
//    <i> [Bits 6..4] RW (@ 0x40014004) Master mode selection </i>
//    <edit> 
//      <loc> ( (unsigned char)((TIM9_CR2 >> 4) & 0x7), ((TIM9_CR2 = (TIM9_CR2 & ~(0x7UL << 4 )) | ((unsigned long)(Gui_u8:GuiVal & 0x7) << 4 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Register RTree: TIM9_CR2  ------------------------------------
// SVD Line: 16434

//  <rtree> SFDITEM_REG__TIM9_CR2
//    <name> CR2 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40014004) control register 2 </i>
//    <loc> ( (unsigned int)((TIM9_CR2 >> 0) & 0xFFFFFFFF), ((TIM9_CR2 = (TIM9_CR2 & ~(0x70UL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x70) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__TIM9_CR2_MMS </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: TIM9_SMCR  --------------------------------
// SVD Line: 16451

unsigned int TIM9_SMCR __AT (0x40014008);



// --------------------------------  Field Item: TIM9_SMCR_MSM  -----------------------------------
// SVD Line: 16460

//  <item> SFDITEM_FIELD__TIM9_SMCR_MSM
//    <name> MSM </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x40014008) Master/Slave mode </i>
//    <check> 
//      <loc> ( (unsigned int) TIM9_SMCR ) </loc>
//      <o.7..7> MSM
//    </check>
//  </item>
//  


// --------------------------------  Field Item: TIM9_SMCR_TS  ------------------------------------
// SVD Line: 16466

//  <item> SFDITEM_FIELD__TIM9_SMCR_TS
//    <name> TS </name>
//    <rw> 
//    <i> [Bits 6..4] RW (@ 0x40014008) Trigger selection </i>
//    <edit> 
//      <loc> ( (unsigned char)((TIM9_SMCR >> 4) & 0x7), ((TIM9_SMCR = (TIM9_SMCR & ~(0x7UL << 4 )) | ((unsigned long)(Gui_u8:GuiVal & 0x7) << 4 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Field Item: TIM9_SMCR_SMS  -----------------------------------
// SVD Line: 16472

//  <item> SFDITEM_FIELD__TIM9_SMCR_SMS
//    <name> SMS </name>
//    <rw> 
//    <i> [Bits 2..0] RW (@ 0x40014008) Slave mode selection </i>
//    <edit> 
//      <loc> ( (unsigned char)((TIM9_SMCR >> 0) & 0x7), ((TIM9_SMCR = (TIM9_SMCR & ~(0x7UL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0x7) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Register RTree: TIM9_SMCR  -----------------------------------
// SVD Line: 16451

//  <rtree> SFDITEM_REG__TIM9_SMCR
//    <name> SMCR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40014008) slave mode control register </i>
//    <loc> ( (unsigned int)((TIM9_SMCR >> 0) & 0xFFFFFFFF), ((TIM9_SMCR = (TIM9_SMCR & ~(0xF7UL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xF7) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__TIM9_SMCR_MSM </item>
//    <item> SFDITEM_FIELD__TIM9_SMCR_TS </item>
//    <item> SFDITEM_FIELD__TIM9_SMCR_SMS </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: TIM9_DIER  --------------------------------
// SVD Line: 16480

unsigned int TIM9_DIER __AT (0x4001400C);



// --------------------------------  Field Item: TIM9_DIER_TIE  -----------------------------------
// SVD Line: 16489

//  <item> SFDITEM_FIELD__TIM9_DIER_TIE
//    <name> TIE </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x4001400C) Trigger interrupt enable </i>
//    <check> 
//      <loc> ( (unsigned int) TIM9_DIER ) </loc>
//      <o.6..6> TIE
//    </check>
//  </item>
//  


// -------------------------------  Field Item: TIM9_DIER_CC2IE  ----------------------------------
// SVD Line: 16495

//  <item> SFDITEM_FIELD__TIM9_DIER_CC2IE
//    <name> CC2IE </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x4001400C) Capture/Compare 2 interrupt  enable </i>
//    <check> 
//      <loc> ( (unsigned int) TIM9_DIER ) </loc>
//      <o.2..2> CC2IE
//    </check>
//  </item>
//  


// -------------------------------  Field Item: TIM9_DIER_CC1IE  ----------------------------------
// SVD Line: 16502

//  <item> SFDITEM_FIELD__TIM9_DIER_CC1IE
//    <name> CC1IE </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x4001400C) Capture/Compare 1 interrupt  enable </i>
//    <check> 
//      <loc> ( (unsigned int) TIM9_DIER ) </loc>
//      <o.1..1> CC1IE
//    </check>
//  </item>
//  


// --------------------------------  Field Item: TIM9_DIER_UIE  -----------------------------------
// SVD Line: 16509

//  <item> SFDITEM_FIELD__TIM9_DIER_UIE
//    <name> UIE </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x4001400C) Update interrupt enable </i>
//    <check> 
//      <loc> ( (unsigned int) TIM9_DIER ) </loc>
//      <o.0..0> UIE
//    </check>
//  </item>
//  


// --------------------------------  Register RTree: TIM9_DIER  -----------------------------------
// SVD Line: 16480

//  <rtree> SFDITEM_REG__TIM9_DIER
//    <name> DIER </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4001400C) DMA/Interrupt enable register </i>
//    <loc> ( (unsigned int)((TIM9_DIER >> 0) & 0xFFFFFFFF), ((TIM9_DIER = (TIM9_DIER & ~(0x47UL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x47) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__TIM9_DIER_TIE </item>
//    <item> SFDITEM_FIELD__TIM9_DIER_CC2IE </item>
//    <item> SFDITEM_FIELD__TIM9_DIER_CC1IE </item>
//    <item> SFDITEM_FIELD__TIM9_DIER_UIE </item>
//  </rtree>
//  


// -----------------------------  Register Item Address: TIM9_SR  ---------------------------------
// SVD Line: 16517

unsigned int TIM9_SR __AT (0x40014010);



// --------------------------------  Field Item: TIM9_SR_CC2OF  -----------------------------------
// SVD Line: 16526

//  <item> SFDITEM_FIELD__TIM9_SR_CC2OF
//    <name> CC2OF </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x40014010) Capture/compare 2 overcapture  flag </i>
//    <check> 
//      <loc> ( (unsigned int) TIM9_SR ) </loc>
//      <o.10..10> CC2OF
//    </check>
//  </item>
//  


// --------------------------------  Field Item: TIM9_SR_CC1OF  -----------------------------------
// SVD Line: 16533

//  <item> SFDITEM_FIELD__TIM9_SR_CC1OF
//    <name> CC1OF </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x40014010) Capture/Compare 1 overcapture  flag </i>
//    <check> 
//      <loc> ( (unsigned int) TIM9_SR ) </loc>
//      <o.9..9> CC1OF
//    </check>
//  </item>
//  


// ---------------------------------  Field Item: TIM9_SR_TIF  ------------------------------------
// SVD Line: 16540

//  <item> SFDITEM_FIELD__TIM9_SR_TIF
//    <name> TIF </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x40014010) Trigger interrupt flag </i>
//    <check> 
//      <loc> ( (unsigned int) TIM9_SR ) </loc>
//      <o.6..6> TIF
//    </check>
//  </item>
//  


// --------------------------------  Field Item: TIM9_SR_CC2IF  -----------------------------------
// SVD Line: 16546

//  <item> SFDITEM_FIELD__TIM9_SR_CC2IF
//    <name> CC2IF </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x40014010) Capture/Compare 2 interrupt  flag </i>
//    <check> 
//      <loc> ( (unsigned int) TIM9_SR ) </loc>
//      <o.2..2> CC2IF
//    </check>
//  </item>
//  


// --------------------------------  Field Item: TIM9_SR_CC1IF  -----------------------------------
// SVD Line: 16553

//  <item> SFDITEM_FIELD__TIM9_SR_CC1IF
//    <name> CC1IF </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x40014010) Capture/compare 1 interrupt  flag </i>
//    <check> 
//      <loc> ( (unsigned int) TIM9_SR ) </loc>
//      <o.1..1> CC1IF
//    </check>
//  </item>
//  


// ---------------------------------  Field Item: TIM9_SR_UIF  ------------------------------------
// SVD Line: 16560

//  <item> SFDITEM_FIELD__TIM9_SR_UIF
//    <name> UIF </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40014010) Update interrupt flag </i>
//    <check> 
//      <loc> ( (unsigned int) TIM9_SR ) </loc>
//      <o.0..0> UIF
//    </check>
//  </item>
//  


// ---------------------------------  Register RTree: TIM9_SR  ------------------------------------
// SVD Line: 16517

//  <rtree> SFDITEM_REG__TIM9_SR
//    <name> SR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40014010) status register </i>
//    <loc> ( (unsigned int)((TIM9_SR >> 0) & 0xFFFFFFFF), ((TIM9_SR = (TIM9_SR & ~(0x647UL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x647) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__TIM9_SR_CC2OF </item>
//    <item> SFDITEM_FIELD__TIM9_SR_CC1OF </item>
//    <item> SFDITEM_FIELD__TIM9_SR_TIF </item>
//    <item> SFDITEM_FIELD__TIM9_SR_CC2IF </item>
//    <item> SFDITEM_FIELD__TIM9_SR_CC1IF </item>
//    <item> SFDITEM_FIELD__TIM9_SR_UIF </item>
//  </rtree>
//  


// -----------------------------  Register Item Address: TIM9_EGR  --------------------------------
// SVD Line: 16568

unsigned int TIM9_EGR __AT (0x40014014);



// ---------------------------------  Field Item: TIM9_EGR_TG  ------------------------------------
// SVD Line: 16577

//  <item> SFDITEM_FIELD__TIM9_EGR_TG
//    <name> TG </name>
//    <w> 
//    <i> [Bit 6] WO (@ 0x40014014) Trigger generation </i>
//    <check> 
//      <loc> ( (unsigned int) TIM9_EGR ) </loc>
//      <o.6..6> TG
//    </check>
//  </item>
//  


// --------------------------------  Field Item: TIM9_EGR_CC2G  -----------------------------------
// SVD Line: 16583

//  <item> SFDITEM_FIELD__TIM9_EGR_CC2G
//    <name> CC2G </name>
//    <w> 
//    <i> [Bit 2] WO (@ 0x40014014) Capture/compare 2  generation </i>
//    <check> 
//      <loc> ( (unsigned int) TIM9_EGR ) </loc>
//      <o.2..2> CC2G
//    </check>
//  </item>
//  


// --------------------------------  Field Item: TIM9_EGR_CC1G  -----------------------------------
// SVD Line: 16590

//  <item> SFDITEM_FIELD__TIM9_EGR_CC1G
//    <name> CC1G </name>
//    <w> 
//    <i> [Bit 1] WO (@ 0x40014014) Capture/compare 1  generation </i>
//    <check> 
//      <loc> ( (unsigned int) TIM9_EGR ) </loc>
//      <o.1..1> CC1G
//    </check>
//  </item>
//  


// ---------------------------------  Field Item: TIM9_EGR_UG  ------------------------------------
// SVD Line: 16597

//  <item> SFDITEM_FIELD__TIM9_EGR_UG
//    <name> UG </name>
//    <w> 
//    <i> [Bit 0] WO (@ 0x40014014) Update generation </i>
//    <check> 
//      <loc> ( (unsigned int) TIM9_EGR ) </loc>
//      <o.0..0> UG
//    </check>
//  </item>
//  


// --------------------------------  Register RTree: TIM9_EGR  ------------------------------------
// SVD Line: 16568

//  <rtree> SFDITEM_REG__TIM9_EGR
//    <name> EGR </name>
//    <w> 
//    <i> [Bits 31..0] WO (@ 0x40014014) event generation register </i>
//    <loc> ( (unsigned int)((TIM9_EGR >> 0) & 0xFFFFFFFF), ((TIM9_EGR = (TIM9_EGR & ~(0x47UL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x47) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__TIM9_EGR_TG </item>
//    <item> SFDITEM_FIELD__TIM9_EGR_CC2G </item>
//    <item> SFDITEM_FIELD__TIM9_EGR_CC1G </item>
//    <item> SFDITEM_FIELD__TIM9_EGR_UG </item>
//  </rtree>
//  


// ------------------------  Register Item Address: TIM9_CCMR1_Output  ----------------------------
// SVD Line: 16605

unsigned int TIM9_CCMR1_Output __AT (0x40014018);



// ---------------------------  Field Item: TIM9_CCMR1_Output_OC2M  -------------------------------
// SVD Line: 16615

//  <item> SFDITEM_FIELD__TIM9_CCMR1_Output_OC2M
//    <name> OC2M </name>
//    <rw> 
//    <i> [Bits 14..12] RW (@ 0x40014018) Output Compare 2 mode </i>
//    <edit> 
//      <loc> ( (unsigned char)((TIM9_CCMR1_Output >> 12) & 0x7), ((TIM9_CCMR1_Output = (TIM9_CCMR1_Output & ~(0x7UL << 12 )) | ((unsigned long)(Gui_u8:GuiVal & 0x7) << 12 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Field Item: TIM9_CCMR1_Output_OC2PE  ------------------------------
// SVD Line: 16621

//  <item> SFDITEM_FIELD__TIM9_CCMR1_Output_OC2PE
//    <name> OC2PE </name>
//    <rw> 
//    <i> [Bit 11] RW (@ 0x40014018) Output Compare 2 preload  enable </i>
//    <check> 
//      <loc> ( (unsigned int) TIM9_CCMR1_Output ) </loc>
//      <o.11..11> OC2PE
//    </check>
//  </item>
//  


// ---------------------------  Field Item: TIM9_CCMR1_Output_OC2FE  ------------------------------
// SVD Line: 16628

//  <item> SFDITEM_FIELD__TIM9_CCMR1_Output_OC2FE
//    <name> OC2FE </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x40014018) Output Compare 2 fast  enable </i>
//    <check> 
//      <loc> ( (unsigned int) TIM9_CCMR1_Output ) </loc>
//      <o.10..10> OC2FE
//    </check>
//  </item>
//  


// ---------------------------  Field Item: TIM9_CCMR1_Output_CC2S  -------------------------------
// SVD Line: 16635

//  <item> SFDITEM_FIELD__TIM9_CCMR1_Output_CC2S
//    <name> CC2S </name>
//    <rw> 
//    <i> [Bits 9..8] RW (@ 0x40014018) Capture/Compare 2  selection </i>
//    <edit> 
//      <loc> ( (unsigned char)((TIM9_CCMR1_Output >> 8) & 0x3), ((TIM9_CCMR1_Output = (TIM9_CCMR1_Output & ~(0x3UL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Field Item: TIM9_CCMR1_Output_OC1M  -------------------------------
// SVD Line: 16642

//  <item> SFDITEM_FIELD__TIM9_CCMR1_Output_OC1M
//    <name> OC1M </name>
//    <rw> 
//    <i> [Bits 6..4] RW (@ 0x40014018) Output Compare 1 mode </i>
//    <edit> 
//      <loc> ( (unsigned char)((TIM9_CCMR1_Output >> 4) & 0x7), ((TIM9_CCMR1_Output = (TIM9_CCMR1_Output & ~(0x7UL << 4 )) | ((unsigned long)(Gui_u8:GuiVal & 0x7) << 4 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Field Item: TIM9_CCMR1_Output_OC1PE  ------------------------------
// SVD Line: 16648

//  <item> SFDITEM_FIELD__TIM9_CCMR1_Output_OC1PE
//    <name> OC1PE </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x40014018) Output Compare 1 preload  enable </i>
//    <check> 
//      <loc> ( (unsigned int) TIM9_CCMR1_Output ) </loc>
//      <o.3..3> OC1PE
//    </check>
//  </item>
//  


// ---------------------------  Field Item: TIM9_CCMR1_Output_OC1FE  ------------------------------
// SVD Line: 16655

//  <item> SFDITEM_FIELD__TIM9_CCMR1_Output_OC1FE
//    <name> OC1FE </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x40014018) Output Compare 1 fast  enable </i>
//    <check> 
//      <loc> ( (unsigned int) TIM9_CCMR1_Output ) </loc>
//      <o.2..2> OC1FE
//    </check>
//  </item>
//  


// ---------------------------  Field Item: TIM9_CCMR1_Output_CC1S  -------------------------------
// SVD Line: 16662

//  <item> SFDITEM_FIELD__TIM9_CCMR1_Output_CC1S
//    <name> CC1S </name>
//    <rw> 
//    <i> [Bits 1..0] RW (@ 0x40014018) Capture/Compare 1  selection </i>
//    <edit> 
//      <loc> ( (unsigned char)((TIM9_CCMR1_Output >> 0) & 0x3), ((TIM9_CCMR1_Output = (TIM9_CCMR1_Output & ~(0x3UL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Register RTree: TIM9_CCMR1_Output  -------------------------------
// SVD Line: 16605

//  <rtree> SFDITEM_REG__TIM9_CCMR1_Output
//    <name> CCMR1_Output </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40014018) capture/compare mode register 1 (output  mode) </i>
//    <loc> ( (unsigned int)((TIM9_CCMR1_Output >> 0) & 0xFFFFFFFF), ((TIM9_CCMR1_Output = (TIM9_CCMR1_Output & ~(0x7F7FUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x7F7F) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__TIM9_CCMR1_Output_OC2M </item>
//    <item> SFDITEM_FIELD__TIM9_CCMR1_Output_OC2PE </item>
//    <item> SFDITEM_FIELD__TIM9_CCMR1_Output_OC2FE </item>
//    <item> SFDITEM_FIELD__TIM9_CCMR1_Output_CC2S </item>
//    <item> SFDITEM_FIELD__TIM9_CCMR1_Output_OC1M </item>
//    <item> SFDITEM_FIELD__TIM9_CCMR1_Output_OC1PE </item>
//    <item> SFDITEM_FIELD__TIM9_CCMR1_Output_OC1FE </item>
//    <item> SFDITEM_FIELD__TIM9_CCMR1_Output_CC1S </item>
//  </rtree>
//  


// -------------------------  Register Item Address: TIM9_CCMR1_Input  ----------------------------
// SVD Line: 16671

unsigned int TIM9_CCMR1_Input __AT (0x40014018);



// ----------------------------  Field Item: TIM9_CCMR1_Input_IC2F  -------------------------------
// SVD Line: 16682

//  <item> SFDITEM_FIELD__TIM9_CCMR1_Input_IC2F
//    <name> IC2F </name>
//    <rw> 
//    <i> [Bits 14..12] RW (@ 0x40014018) Input capture 2 filter </i>
//    <edit> 
//      <loc> ( (unsigned char)((TIM9_CCMR1_Input >> 12) & 0x7), ((TIM9_CCMR1_Input = (TIM9_CCMR1_Input & ~(0x7UL << 12 )) | ((unsigned long)(Gui_u8:GuiVal & 0x7) << 12 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Field Item: TIM9_CCMR1_Input_IC2PCS  ------------------------------
// SVD Line: 16688

//  <item> SFDITEM_FIELD__TIM9_CCMR1_Input_IC2PCS
//    <name> IC2PCS </name>
//    <rw> 
//    <i> [Bits 11..10] RW (@ 0x40014018) Input capture 2 prescaler </i>
//    <edit> 
//      <loc> ( (unsigned char)((TIM9_CCMR1_Input >> 10) & 0x3), ((TIM9_CCMR1_Input = (TIM9_CCMR1_Input & ~(0x3UL << 10 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 10 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Field Item: TIM9_CCMR1_Input_CC2S  -------------------------------
// SVD Line: 16694

//  <item> SFDITEM_FIELD__TIM9_CCMR1_Input_CC2S
//    <name> CC2S </name>
//    <rw> 
//    <i> [Bits 9..8] RW (@ 0x40014018) Capture/Compare 2  selection </i>
//    <edit> 
//      <loc> ( (unsigned char)((TIM9_CCMR1_Input >> 8) & 0x3), ((TIM9_CCMR1_Input = (TIM9_CCMR1_Input & ~(0x3UL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Field Item: TIM9_CCMR1_Input_IC1F  -------------------------------
// SVD Line: 16701

//  <item> SFDITEM_FIELD__TIM9_CCMR1_Input_IC1F
//    <name> IC1F </name>
//    <rw> 
//    <i> [Bits 6..4] RW (@ 0x40014018) Input capture 1 filter </i>
//    <edit> 
//      <loc> ( (unsigned char)((TIM9_CCMR1_Input >> 4) & 0x7), ((TIM9_CCMR1_Input = (TIM9_CCMR1_Input & ~(0x7UL << 4 )) | ((unsigned long)(Gui_u8:GuiVal & 0x7) << 4 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Field Item: TIM9_CCMR1_Input_ICPCS  -------------------------------
// SVD Line: 16707

//  <item> SFDITEM_FIELD__TIM9_CCMR1_Input_ICPCS
//    <name> ICPCS </name>
//    <rw> 
//    <i> [Bits 3..2] RW (@ 0x40014018) Input capture 1 prescaler </i>
//    <edit> 
//      <loc> ( (unsigned char)((TIM9_CCMR1_Input >> 2) & 0x3), ((TIM9_CCMR1_Input = (TIM9_CCMR1_Input & ~(0x3UL << 2 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 2 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Field Item: TIM9_CCMR1_Input_CC1S  -------------------------------
// SVD Line: 16713

//  <item> SFDITEM_FIELD__TIM9_CCMR1_Input_CC1S
//    <name> CC1S </name>
//    <rw> 
//    <i> [Bits 1..0] RW (@ 0x40014018) Capture/Compare 1  selection </i>
//    <edit> 
//      <loc> ( (unsigned char)((TIM9_CCMR1_Input >> 0) & 0x3), ((TIM9_CCMR1_Input = (TIM9_CCMR1_Input & ~(0x3UL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Register RTree: TIM9_CCMR1_Input  --------------------------------
// SVD Line: 16671

//  <rtree> SFDITEM_REG__TIM9_CCMR1_Input
//    <name> CCMR1_Input </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40014018) capture/compare mode register 1 (input  mode) </i>
//    <loc> ( (unsigned int)((TIM9_CCMR1_Input >> 0) & 0xFFFFFFFF), ((TIM9_CCMR1_Input = (TIM9_CCMR1_Input & ~(0x7F7FUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x7F7F) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__TIM9_CCMR1_Input_IC2F </item>
//    <item> SFDITEM_FIELD__TIM9_CCMR1_Input_IC2PCS </item>
//    <item> SFDITEM_FIELD__TIM9_CCMR1_Input_CC2S </item>
//    <item> SFDITEM_FIELD__TIM9_CCMR1_Input_IC1F </item>
//    <item> SFDITEM_FIELD__TIM9_CCMR1_Input_ICPCS </item>
//    <item> SFDITEM_FIELD__TIM9_CCMR1_Input_CC1S </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: TIM9_CCER  --------------------------------
// SVD Line: 16722

unsigned int TIM9_CCER __AT (0x40014020);



// -------------------------------  Field Item: TIM9_CCER_CC2NP  ----------------------------------
// SVD Line: 16732

//  <item> SFDITEM_FIELD__TIM9_CCER_CC2NP
//    <name> CC2NP </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x40014020) Capture/Compare 2 output  Polarity </i>
//    <check> 
//      <loc> ( (unsigned int) TIM9_CCER ) </loc>
//      <o.7..7> CC2NP
//    </check>
//  </item>
//  


// -------------------------------  Field Item: TIM9_CCER_CC2P  -----------------------------------
// SVD Line: 16739

//  <item> SFDITEM_FIELD__TIM9_CCER_CC2P
//    <name> CC2P </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x40014020) Capture/Compare 2 output  Polarity </i>
//    <check> 
//      <loc> ( (unsigned int) TIM9_CCER ) </loc>
//      <o.5..5> CC2P
//    </check>
//  </item>
//  


// -------------------------------  Field Item: TIM9_CCER_CC2E  -----------------------------------
// SVD Line: 16746

//  <item> SFDITEM_FIELD__TIM9_CCER_CC2E
//    <name> CC2E </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x40014020) Capture/Compare 2 output  enable </i>
//    <check> 
//      <loc> ( (unsigned int) TIM9_CCER ) </loc>
//      <o.4..4> CC2E
//    </check>
//  </item>
//  


// -------------------------------  Field Item: TIM9_CCER_CC1NP  ----------------------------------
// SVD Line: 16753

//  <item> SFDITEM_FIELD__TIM9_CCER_CC1NP
//    <name> CC1NP </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x40014020) Capture/Compare 1 output  Polarity </i>
//    <check> 
//      <loc> ( (unsigned int) TIM9_CCER ) </loc>
//      <o.3..3> CC1NP
//    </check>
//  </item>
//  


// -------------------------------  Field Item: TIM9_CCER_CC1P  -----------------------------------
// SVD Line: 16760

//  <item> SFDITEM_FIELD__TIM9_CCER_CC1P
//    <name> CC1P </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x40014020) Capture/Compare 1 output  Polarity </i>
//    <check> 
//      <loc> ( (unsigned int) TIM9_CCER ) </loc>
//      <o.1..1> CC1P
//    </check>
//  </item>
//  


// -------------------------------  Field Item: TIM9_CCER_CC1E  -----------------------------------
// SVD Line: 16767

//  <item> SFDITEM_FIELD__TIM9_CCER_CC1E
//    <name> CC1E </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40014020) Capture/Compare 1 output  enable </i>
//    <check> 
//      <loc> ( (unsigned int) TIM9_CCER ) </loc>
//      <o.0..0> CC1E
//    </check>
//  </item>
//  


// --------------------------------  Register RTree: TIM9_CCER  -----------------------------------
// SVD Line: 16722

//  <rtree> SFDITEM_REG__TIM9_CCER
//    <name> CCER </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40014020) capture/compare enable  register </i>
//    <loc> ( (unsigned int)((TIM9_CCER >> 0) & 0xFFFFFFFF), ((TIM9_CCER = (TIM9_CCER & ~(0xBBUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xBB) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__TIM9_CCER_CC2NP </item>
//    <item> SFDITEM_FIELD__TIM9_CCER_CC2P </item>
//    <item> SFDITEM_FIELD__TIM9_CCER_CC2E </item>
//    <item> SFDITEM_FIELD__TIM9_CCER_CC1NP </item>
//    <item> SFDITEM_FIELD__TIM9_CCER_CC1P </item>
//    <item> SFDITEM_FIELD__TIM9_CCER_CC1E </item>
//  </rtree>
//  


// -----------------------------  Register Item Address: TIM9_CNT  --------------------------------
// SVD Line: 16776

unsigned int TIM9_CNT __AT (0x40014024);



// --------------------------------  Field Item: TIM9_CNT_CNT  ------------------------------------
// SVD Line: 16785

//  <item> SFDITEM_FIELD__TIM9_CNT_CNT
//    <name> CNT </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x40014024) counter value </i>
//    <edit> 
//      <loc> ( (unsigned short)((TIM9_CNT >> 0) & 0xFFFF), ((TIM9_CNT = (TIM9_CNT & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Register RTree: TIM9_CNT  ------------------------------------
// SVD Line: 16776

//  <rtree> SFDITEM_REG__TIM9_CNT
//    <name> CNT </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40014024) counter </i>
//    <loc> ( (unsigned int)((TIM9_CNT >> 0) & 0xFFFFFFFF), ((TIM9_CNT = (TIM9_CNT & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__TIM9_CNT_CNT </item>
//  </rtree>
//  


// -----------------------------  Register Item Address: TIM9_PSC  --------------------------------
// SVD Line: 16793

unsigned int TIM9_PSC __AT (0x40014028);



// --------------------------------  Field Item: TIM9_PSC_PSC  ------------------------------------
// SVD Line: 16802

//  <item> SFDITEM_FIELD__TIM9_PSC_PSC
//    <name> PSC </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x40014028) Prescaler value </i>
//    <edit> 
//      <loc> ( (unsigned short)((TIM9_PSC >> 0) & 0xFFFF), ((TIM9_PSC = (TIM9_PSC & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Register RTree: TIM9_PSC  ------------------------------------
// SVD Line: 16793

//  <rtree> SFDITEM_REG__TIM9_PSC
//    <name> PSC </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40014028) prescaler </i>
//    <loc> ( (unsigned int)((TIM9_PSC >> 0) & 0xFFFFFFFF), ((TIM9_PSC = (TIM9_PSC & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__TIM9_PSC_PSC </item>
//  </rtree>
//  


// -----------------------------  Register Item Address: TIM9_ARR  --------------------------------
// SVD Line: 16810

unsigned int TIM9_ARR __AT (0x4001402C);



// --------------------------------  Field Item: TIM9_ARR_ARR  ------------------------------------
// SVD Line: 16819

//  <item> SFDITEM_FIELD__TIM9_ARR_ARR
//    <name> ARR </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x4001402C) Auto-reload value </i>
//    <edit> 
//      <loc> ( (unsigned short)((TIM9_ARR >> 0) & 0xFFFF), ((TIM9_ARR = (TIM9_ARR & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Register RTree: TIM9_ARR  ------------------------------------
// SVD Line: 16810

//  <rtree> SFDITEM_REG__TIM9_ARR
//    <name> ARR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4001402C) auto-reload register </i>
//    <loc> ( (unsigned int)((TIM9_ARR >> 0) & 0xFFFFFFFF), ((TIM9_ARR = (TIM9_ARR & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__TIM9_ARR_ARR </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: TIM9_CCR1  --------------------------------
// SVD Line: 16827

unsigned int TIM9_CCR1 __AT (0x40014034);



// -------------------------------  Field Item: TIM9_CCR1_CCR1  -----------------------------------
// SVD Line: 16836

//  <item> SFDITEM_FIELD__TIM9_CCR1_CCR1
//    <name> CCR1 </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x40014034) Capture/Compare 1 value </i>
//    <edit> 
//      <loc> ( (unsigned short)((TIM9_CCR1 >> 0) & 0xFFFF), ((TIM9_CCR1 = (TIM9_CCR1 & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Register RTree: TIM9_CCR1  -----------------------------------
// SVD Line: 16827

//  <rtree> SFDITEM_REG__TIM9_CCR1
//    <name> CCR1 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40014034) capture/compare register 1 </i>
//    <loc> ( (unsigned int)((TIM9_CCR1 >> 0) & 0xFFFFFFFF), ((TIM9_CCR1 = (TIM9_CCR1 & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__TIM9_CCR1_CCR1 </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: TIM9_CCR2  --------------------------------
// SVD Line: 16844

unsigned int TIM9_CCR2 __AT (0x40014038);



// -------------------------------  Field Item: TIM9_CCR2_CCR2  -----------------------------------
// SVD Line: 16853

//  <item> SFDITEM_FIELD__TIM9_CCR2_CCR2
//    <name> CCR2 </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x40014038) Capture/Compare 2 value </i>
//    <edit> 
//      <loc> ( (unsigned short)((TIM9_CCR2 >> 0) & 0xFFFF), ((TIM9_CCR2 = (TIM9_CCR2 & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Register RTree: TIM9_CCR2  -----------------------------------
// SVD Line: 16844

//  <rtree> SFDITEM_REG__TIM9_CCR2
//    <name> CCR2 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40014038) capture/compare register 2 </i>
//    <loc> ( (unsigned int)((TIM9_CCR2 >> 0) & 0xFFFFFFFF), ((TIM9_CCR2 = (TIM9_CCR2 & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__TIM9_CCR2_CCR2 </item>
//  </rtree>
//  


// ----------------------------------  Peripheral View: TIM9  -------------------------------------
// SVD Line: 16376

//  <view> TIM9
//    <name> TIM9 </name>
//    <item> SFDITEM_REG__TIM9_CR1 </item>
//    <item> SFDITEM_REG__TIM9_CR2 </item>
//    <item> SFDITEM_REG__TIM9_SMCR </item>
//    <item> SFDITEM_REG__TIM9_DIER </item>
//    <item> SFDITEM_REG__TIM9_SR </item>
//    <item> SFDITEM_REG__TIM9_EGR </item>
//    <item> SFDITEM_REG__TIM9_CCMR1_Output </item>
//    <item> SFDITEM_REG__TIM9_CCMR1_Input </item>
//    <item> SFDITEM_REG__TIM9_CCER </item>
//    <item> SFDITEM_REG__TIM9_CNT </item>
//    <item> SFDITEM_REG__TIM9_PSC </item>
//    <item> SFDITEM_REG__TIM9_ARR </item>
//    <item> SFDITEM_REG__TIM9_CCR1 </item>
//    <item> SFDITEM_REG__TIM9_CCR2 </item>
//  </view>
//  


// ----------------------------  Register Item Address: USART1_SR  --------------------------------
// SVD Line: 16887

unsigned int USART1_SR __AT (0x40011000);



// --------------------------------  Field Item: USART1_SR_CTS  -----------------------------------
// SVD Line: 16895

//  <item> SFDITEM_FIELD__USART1_SR_CTS
//    <name> CTS </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x40011000) CTS flag </i>
//    <check> 
//      <loc> ( (unsigned int) USART1_SR ) </loc>
//      <o.9..9> CTS
//    </check>
//  </item>
//  


// --------------------------------  Field Item: USART1_SR_LBD  -----------------------------------
// SVD Line: 16902

//  <item> SFDITEM_FIELD__USART1_SR_LBD
//    <name> LBD </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x40011000) LIN break detection flag </i>
//    <check> 
//      <loc> ( (unsigned int) USART1_SR ) </loc>
//      <o.8..8> LBD
//    </check>
//  </item>
//  


// --------------------------------  Field Item: USART1_SR_TXE  -----------------------------------
// SVD Line: 16909

//  <item> SFDITEM_FIELD__USART1_SR_TXE
//    <name> TXE </name>
//    <r> 
//    <i> [Bit 7] RO (@ 0x40011000) Transmit data register  empty </i>
//    <check> 
//      <loc> ( (unsigned int) USART1_SR ) </loc>
//      <o.7..7> TXE
//    </check>
//  </item>
//  


// --------------------------------  Field Item: USART1_SR_TC  ------------------------------------
// SVD Line: 16917

//  <item> SFDITEM_FIELD__USART1_SR_TC
//    <name> TC </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x40011000) Transmission complete </i>
//    <check> 
//      <loc> ( (unsigned int) USART1_SR ) </loc>
//      <o.6..6> TC
//    </check>
//  </item>
//  


// -------------------------------  Field Item: USART1_SR_RXNE  -----------------------------------
// SVD Line: 16924

//  <item> SFDITEM_FIELD__USART1_SR_RXNE
//    <name> RXNE </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x40011000) Read data register not  empty </i>
//    <check> 
//      <loc> ( (unsigned int) USART1_SR ) </loc>
//      <o.5..5> RXNE
//    </check>
//  </item>
//  


// -------------------------------  Field Item: USART1_SR_IDLE  -----------------------------------
// SVD Line: 16932

//  <item> SFDITEM_FIELD__USART1_SR_IDLE
//    <name> IDLE </name>
//    <r> 
//    <i> [Bit 4] RO (@ 0x40011000) IDLE line detected </i>
//    <check> 
//      <loc> ( (unsigned int) USART1_SR ) </loc>
//      <o.4..4> IDLE
//    </check>
//  </item>
//  


// --------------------------------  Field Item: USART1_SR_ORE  -----------------------------------
// SVD Line: 16939

//  <item> SFDITEM_FIELD__USART1_SR_ORE
//    <name> ORE </name>
//    <r> 
//    <i> [Bit 3] RO (@ 0x40011000) Overrun error </i>
//    <check> 
//      <loc> ( (unsigned int) USART1_SR ) </loc>
//      <o.3..3> ORE
//    </check>
//  </item>
//  


// --------------------------------  Field Item: USART1_SR_NF  ------------------------------------
// SVD Line: 16946

//  <item> SFDITEM_FIELD__USART1_SR_NF
//    <name> NF </name>
//    <r> 
//    <i> [Bit 2] RO (@ 0x40011000) Noise detected flag </i>
//    <check> 
//      <loc> ( (unsigned int) USART1_SR ) </loc>
//      <o.2..2> NF
//    </check>
//  </item>
//  


// --------------------------------  Field Item: USART1_SR_FE  ------------------------------------
// SVD Line: 16953

//  <item> SFDITEM_FIELD__USART1_SR_FE
//    <name> FE </name>
//    <r> 
//    <i> [Bit 1] RO (@ 0x40011000) Framing error </i>
//    <check> 
//      <loc> ( (unsigned int) USART1_SR ) </loc>
//      <o.1..1> FE
//    </check>
//  </item>
//  


// --------------------------------  Field Item: USART1_SR_PE  ------------------------------------
// SVD Line: 16960

//  <item> SFDITEM_FIELD__USART1_SR_PE
//    <name> PE </name>
//    <r> 
//    <i> [Bit 0] RO (@ 0x40011000) Parity error </i>
//    <check> 
//      <loc> ( (unsigned int) USART1_SR ) </loc>
//      <o.0..0> PE
//    </check>
//  </item>
//  


// --------------------------------  Register RTree: USART1_SR  -----------------------------------
// SVD Line: 16887

//  <rtree> SFDITEM_REG__USART1_SR
//    <name> SR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40011000) Status register </i>
//    <loc> ( (unsigned int)((USART1_SR >> 0) & 0xFFFFFFFF), ((USART1_SR = (USART1_SR & ~(0x360UL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x360) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__USART1_SR_CTS </item>
//    <item> SFDITEM_FIELD__USART1_SR_LBD </item>
//    <item> SFDITEM_FIELD__USART1_SR_TXE </item>
//    <item> SFDITEM_FIELD__USART1_SR_TC </item>
//    <item> SFDITEM_FIELD__USART1_SR_RXNE </item>
//    <item> SFDITEM_FIELD__USART1_SR_IDLE </item>
//    <item> SFDITEM_FIELD__USART1_SR_ORE </item>
//    <item> SFDITEM_FIELD__USART1_SR_NF </item>
//    <item> SFDITEM_FIELD__USART1_SR_FE </item>
//    <item> SFDITEM_FIELD__USART1_SR_PE </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: USART1_DR  --------------------------------
// SVD Line: 16969

unsigned int USART1_DR __AT (0x40011004);



// --------------------------------  Field Item: USART1_DR_DR  ------------------------------------
// SVD Line: 16978

//  <item> SFDITEM_FIELD__USART1_DR_DR
//    <name> DR </name>
//    <rw> 
//    <i> [Bits 8..0] RW (@ 0x40011004) Data value </i>
//    <edit> 
//      <loc> ( (unsigned short)((USART1_DR >> 0) & 0x1FF), ((USART1_DR = (USART1_DR & ~(0x1FFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0x1FF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Register RTree: USART1_DR  -----------------------------------
// SVD Line: 16969

//  <rtree> SFDITEM_REG__USART1_DR
//    <name> DR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40011004) Data register </i>
//    <loc> ( (unsigned int)((USART1_DR >> 0) & 0xFFFFFFFF), ((USART1_DR = (USART1_DR & ~(0x1FFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1FF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__USART1_DR_DR </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: USART1_BRR  -------------------------------
// SVD Line: 16986

unsigned int USART1_BRR __AT (0x40011008);



// ---------------------------  Field Item: USART1_BRR_DIV_Mantissa  ------------------------------
// SVD Line: 16995

//  <item> SFDITEM_FIELD__USART1_BRR_DIV_Mantissa
//    <name> DIV_Mantissa </name>
//    <rw> 
//    <i> [Bits 15..4] RW (@ 0x40011008) mantissa of USARTDIV </i>
//    <edit> 
//      <loc> ( (unsigned short)((USART1_BRR >> 4) & 0xFFF), ((USART1_BRR = (USART1_BRR & ~(0xFFFUL << 4 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFF) << 4 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Field Item: USART1_BRR_DIV_Fraction  ------------------------------
// SVD Line: 17001

//  <item> SFDITEM_FIELD__USART1_BRR_DIV_Fraction
//    <name> DIV_Fraction </name>
//    <rw> 
//    <i> [Bits 3..0] RW (@ 0x40011008) fraction of USARTDIV </i>
//    <edit> 
//      <loc> ( (unsigned char)((USART1_BRR >> 0) & 0xF), ((USART1_BRR = (USART1_BRR & ~(0xFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: USART1_BRR  -----------------------------------
// SVD Line: 16986

//  <rtree> SFDITEM_REG__USART1_BRR
//    <name> BRR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40011008) Baud rate register </i>
//    <loc> ( (unsigned int)((USART1_BRR >> 0) & 0xFFFFFFFF), ((USART1_BRR = (USART1_BRR & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__USART1_BRR_DIV_Mantissa </item>
//    <item> SFDITEM_FIELD__USART1_BRR_DIV_Fraction </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: USART1_CR1  -------------------------------
// SVD Line: 17009

unsigned int USART1_CR1 __AT (0x4001100C);



// ------------------------------  Field Item: USART1_CR1_OVER8  ----------------------------------
// SVD Line: 17018

//  <item> SFDITEM_FIELD__USART1_CR1_OVER8
//    <name> OVER8 </name>
//    <rw> 
//    <i> [Bit 15] RW (@ 0x4001100C) Oversampling mode </i>
//    <check> 
//      <loc> ( (unsigned int) USART1_CR1 ) </loc>
//      <o.15..15> OVER8
//    </check>
//  </item>
//  


// --------------------------------  Field Item: USART1_CR1_UE  -----------------------------------
// SVD Line: 17024

//  <item> SFDITEM_FIELD__USART1_CR1_UE
//    <name> UE </name>
//    <rw> 
//    <i> [Bit 13] RW (@ 0x4001100C) USART enable </i>
//    <check> 
//      <loc> ( (unsigned int) USART1_CR1 ) </loc>
//      <o.13..13> UE
//    </check>
//  </item>
//  


// --------------------------------  Field Item: USART1_CR1_M  ------------------------------------
// SVD Line: 17030

//  <item> SFDITEM_FIELD__USART1_CR1_M
//    <name> M </name>
//    <rw> 
//    <i> [Bit 12] RW (@ 0x4001100C) Word length </i>
//    <check> 
//      <loc> ( (unsigned int) USART1_CR1 ) </loc>
//      <o.12..12> M
//    </check>
//  </item>
//  


// -------------------------------  Field Item: USART1_CR1_WAKE  ----------------------------------
// SVD Line: 17036

//  <item> SFDITEM_FIELD__USART1_CR1_WAKE
//    <name> WAKE </name>
//    <rw> 
//    <i> [Bit 11] RW (@ 0x4001100C) Wakeup method </i>
//    <check> 
//      <loc> ( (unsigned int) USART1_CR1 ) </loc>
//      <o.11..11> WAKE
//    </check>
//  </item>
//  


// -------------------------------  Field Item: USART1_CR1_PCE  -----------------------------------
// SVD Line: 17042

//  <item> SFDITEM_FIELD__USART1_CR1_PCE
//    <name> PCE </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x4001100C) Parity control enable </i>
//    <check> 
//      <loc> ( (unsigned int) USART1_CR1 ) </loc>
//      <o.10..10> PCE
//    </check>
//  </item>
//  


// --------------------------------  Field Item: USART1_CR1_PS  -----------------------------------
// SVD Line: 17048

//  <item> SFDITEM_FIELD__USART1_CR1_PS
//    <name> PS </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x4001100C) Parity selection </i>
//    <check> 
//      <loc> ( (unsigned int) USART1_CR1 ) </loc>
//      <o.9..9> PS
//    </check>
//  </item>
//  


// -------------------------------  Field Item: USART1_CR1_PEIE  ----------------------------------
// SVD Line: 17054

//  <item> SFDITEM_FIELD__USART1_CR1_PEIE
//    <name> PEIE </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x4001100C) PE interrupt enable </i>
//    <check> 
//      <loc> ( (unsigned int) USART1_CR1 ) </loc>
//      <o.8..8> PEIE
//    </check>
//  </item>
//  


// ------------------------------  Field Item: USART1_CR1_TXEIE  ----------------------------------
// SVD Line: 17060

//  <item> SFDITEM_FIELD__USART1_CR1_TXEIE
//    <name> TXEIE </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x4001100C) TXE interrupt enable </i>
//    <check> 
//      <loc> ( (unsigned int) USART1_CR1 ) </loc>
//      <o.7..7> TXEIE
//    </check>
//  </item>
//  


// -------------------------------  Field Item: USART1_CR1_TCIE  ----------------------------------
// SVD Line: 17066

//  <item> SFDITEM_FIELD__USART1_CR1_TCIE
//    <name> TCIE </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x4001100C) Transmission complete interrupt  enable </i>
//    <check> 
//      <loc> ( (unsigned int) USART1_CR1 ) </loc>
//      <o.6..6> TCIE
//    </check>
//  </item>
//  


// ------------------------------  Field Item: USART1_CR1_RXNEIE  ---------------------------------
// SVD Line: 17073

//  <item> SFDITEM_FIELD__USART1_CR1_RXNEIE
//    <name> RXNEIE </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x4001100C) RXNE interrupt enable </i>
//    <check> 
//      <loc> ( (unsigned int) USART1_CR1 ) </loc>
//      <o.5..5> RXNEIE
//    </check>
//  </item>
//  


// ------------------------------  Field Item: USART1_CR1_IDLEIE  ---------------------------------
// SVD Line: 17079

//  <item> SFDITEM_FIELD__USART1_CR1_IDLEIE
//    <name> IDLEIE </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x4001100C) IDLE interrupt enable </i>
//    <check> 
//      <loc> ( (unsigned int) USART1_CR1 ) </loc>
//      <o.4..4> IDLEIE
//    </check>
//  </item>
//  


// --------------------------------  Field Item: USART1_CR1_TE  -----------------------------------
// SVD Line: 17085

//  <item> SFDITEM_FIELD__USART1_CR1_TE
//    <name> TE </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x4001100C) Transmitter enable </i>
//    <check> 
//      <loc> ( (unsigned int) USART1_CR1 ) </loc>
//      <o.3..3> TE
//    </check>
//  </item>
//  


// --------------------------------  Field Item: USART1_CR1_RE  -----------------------------------
// SVD Line: 17091

//  <item> SFDITEM_FIELD__USART1_CR1_RE
//    <name> RE </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x4001100C) Receiver enable </i>
//    <check> 
//      <loc> ( (unsigned int) USART1_CR1 ) </loc>
//      <o.2..2> RE
//    </check>
//  </item>
//  


// -------------------------------  Field Item: USART1_CR1_RWU  -----------------------------------
// SVD Line: 17097

//  <item> SFDITEM_FIELD__USART1_CR1_RWU
//    <name> RWU </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x4001100C) Receiver wakeup </i>
//    <check> 
//      <loc> ( (unsigned int) USART1_CR1 ) </loc>
//      <o.1..1> RWU
//    </check>
//  </item>
//  


// -------------------------------  Field Item: USART1_CR1_SBK  -----------------------------------
// SVD Line: 17103

//  <item> SFDITEM_FIELD__USART1_CR1_SBK
//    <name> SBK </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x4001100C) Send break </i>
//    <check> 
//      <loc> ( (unsigned int) USART1_CR1 ) </loc>
//      <o.0..0> SBK
//    </check>
//  </item>
//  


// -------------------------------  Register RTree: USART1_CR1  -----------------------------------
// SVD Line: 17009

//  <rtree> SFDITEM_REG__USART1_CR1
//    <name> CR1 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4001100C) Control register 1 </i>
//    <loc> ( (unsigned int)((USART1_CR1 >> 0) & 0xFFFFFFFF), ((USART1_CR1 = (USART1_CR1 & ~(0xBFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xBFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__USART1_CR1_OVER8 </item>
//    <item> SFDITEM_FIELD__USART1_CR1_UE </item>
//    <item> SFDITEM_FIELD__USART1_CR1_M </item>
//    <item> SFDITEM_FIELD__USART1_CR1_WAKE </item>
//    <item> SFDITEM_FIELD__USART1_CR1_PCE </item>
//    <item> SFDITEM_FIELD__USART1_CR1_PS </item>
//    <item> SFDITEM_FIELD__USART1_CR1_PEIE </item>
//    <item> SFDITEM_FIELD__USART1_CR1_TXEIE </item>
//    <item> SFDITEM_FIELD__USART1_CR1_TCIE </item>
//    <item> SFDITEM_FIELD__USART1_CR1_RXNEIE </item>
//    <item> SFDITEM_FIELD__USART1_CR1_IDLEIE </item>
//    <item> SFDITEM_FIELD__USART1_CR1_TE </item>
//    <item> SFDITEM_FIELD__USART1_CR1_RE </item>
//    <item> SFDITEM_FIELD__USART1_CR1_RWU </item>
//    <item> SFDITEM_FIELD__USART1_CR1_SBK </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: USART1_CR2  -------------------------------
// SVD Line: 17111

unsigned int USART1_CR2 __AT (0x40011010);



// ------------------------------  Field Item: USART1_CR2_LINEN  ----------------------------------
// SVD Line: 17120

//  <item> SFDITEM_FIELD__USART1_CR2_LINEN
//    <name> LINEN </name>
//    <rw> 
//    <i> [Bit 14] RW (@ 0x40011010) LIN mode enable </i>
//    <check> 
//      <loc> ( (unsigned int) USART1_CR2 ) </loc>
//      <o.14..14> LINEN
//    </check>
//  </item>
//  


// -------------------------------  Field Item: USART1_CR2_STOP  ----------------------------------
// SVD Line: 17126

//  <item> SFDITEM_FIELD__USART1_CR2_STOP
//    <name> STOP </name>
//    <rw> 
//    <i> [Bits 13..12] RW (@ 0x40011010) STOP bits </i>
//    <edit> 
//      <loc> ( (unsigned char)((USART1_CR2 >> 12) & 0x3), ((USART1_CR2 = (USART1_CR2 & ~(0x3UL << 12 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 12 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: USART1_CR2_CLKEN  ----------------------------------
// SVD Line: 17132

//  <item> SFDITEM_FIELD__USART1_CR2_CLKEN
//    <name> CLKEN </name>
//    <rw> 
//    <i> [Bit 11] RW (@ 0x40011010) Clock enable </i>
//    <check> 
//      <loc> ( (unsigned int) USART1_CR2 ) </loc>
//      <o.11..11> CLKEN
//    </check>
//  </item>
//  


// -------------------------------  Field Item: USART1_CR2_CPOL  ----------------------------------
// SVD Line: 17138

//  <item> SFDITEM_FIELD__USART1_CR2_CPOL
//    <name> CPOL </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x40011010) Clock polarity </i>
//    <check> 
//      <loc> ( (unsigned int) USART1_CR2 ) </loc>
//      <o.10..10> CPOL
//    </check>
//  </item>
//  


// -------------------------------  Field Item: USART1_CR2_CPHA  ----------------------------------
// SVD Line: 17144

//  <item> SFDITEM_FIELD__USART1_CR2_CPHA
//    <name> CPHA </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x40011010) Clock phase </i>
//    <check> 
//      <loc> ( (unsigned int) USART1_CR2 ) </loc>
//      <o.9..9> CPHA
//    </check>
//  </item>
//  


// -------------------------------  Field Item: USART1_CR2_LBCL  ----------------------------------
// SVD Line: 17150

//  <item> SFDITEM_FIELD__USART1_CR2_LBCL
//    <name> LBCL </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x40011010) Last bit clock pulse </i>
//    <check> 
//      <loc> ( (unsigned int) USART1_CR2 ) </loc>
//      <o.8..8> LBCL
//    </check>
//  </item>
//  


// ------------------------------  Field Item: USART1_CR2_LBDIE  ----------------------------------
// SVD Line: 17156

//  <item> SFDITEM_FIELD__USART1_CR2_LBDIE
//    <name> LBDIE </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x40011010) LIN break detection interrupt  enable </i>
//    <check> 
//      <loc> ( (unsigned int) USART1_CR2 ) </loc>
//      <o.6..6> LBDIE
//    </check>
//  </item>
//  


// -------------------------------  Field Item: USART1_CR2_LBDL  ----------------------------------
// SVD Line: 17163

//  <item> SFDITEM_FIELD__USART1_CR2_LBDL
//    <name> LBDL </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x40011010) lin break detection length </i>
//    <check> 
//      <loc> ( (unsigned int) USART1_CR2 ) </loc>
//      <o.5..5> LBDL
//    </check>
//  </item>
//  


// -------------------------------  Field Item: USART1_CR2_ADD  -----------------------------------
// SVD Line: 17169

//  <item> SFDITEM_FIELD__USART1_CR2_ADD
//    <name> ADD </name>
//    <rw> 
//    <i> [Bits 3..0] RW (@ 0x40011010) Address of the USART node </i>
//    <edit> 
//      <loc> ( (unsigned char)((USART1_CR2 >> 0) & 0xF), ((USART1_CR2 = (USART1_CR2 & ~(0xFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: USART1_CR2  -----------------------------------
// SVD Line: 17111

//  <rtree> SFDITEM_REG__USART1_CR2
//    <name> CR2 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40011010) Control register 2 </i>
//    <loc> ( (unsigned int)((USART1_CR2 >> 0) & 0xFFFFFFFF), ((USART1_CR2 = (USART1_CR2 & ~(0x7F6FUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x7F6F) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__USART1_CR2_LINEN </item>
//    <item> SFDITEM_FIELD__USART1_CR2_STOP </item>
//    <item> SFDITEM_FIELD__USART1_CR2_CLKEN </item>
//    <item> SFDITEM_FIELD__USART1_CR2_CPOL </item>
//    <item> SFDITEM_FIELD__USART1_CR2_CPHA </item>
//    <item> SFDITEM_FIELD__USART1_CR2_LBCL </item>
//    <item> SFDITEM_FIELD__USART1_CR2_LBDIE </item>
//    <item> SFDITEM_FIELD__USART1_CR2_LBDL </item>
//    <item> SFDITEM_FIELD__USART1_CR2_ADD </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: USART1_CR3  -------------------------------
// SVD Line: 17177

unsigned int USART1_CR3 __AT (0x40011014);



// ------------------------------  Field Item: USART1_CR3_ONEBIT  ---------------------------------
// SVD Line: 17186

//  <item> SFDITEM_FIELD__USART1_CR3_ONEBIT
//    <name> ONEBIT </name>
//    <rw> 
//    <i> [Bit 11] RW (@ 0x40011014) One sample bit method  enable </i>
//    <check> 
//      <loc> ( (unsigned int) USART1_CR3 ) </loc>
//      <o.11..11> ONEBIT
//    </check>
//  </item>
//  


// ------------------------------  Field Item: USART1_CR3_CTSIE  ----------------------------------
// SVD Line: 17193

//  <item> SFDITEM_FIELD__USART1_CR3_CTSIE
//    <name> CTSIE </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x40011014) CTS interrupt enable </i>
//    <check> 
//      <loc> ( (unsigned int) USART1_CR3 ) </loc>
//      <o.10..10> CTSIE
//    </check>
//  </item>
//  


// -------------------------------  Field Item: USART1_CR3_CTSE  ----------------------------------
// SVD Line: 17199

//  <item> SFDITEM_FIELD__USART1_CR3_CTSE
//    <name> CTSE </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x40011014) CTS enable </i>
//    <check> 
//      <loc> ( (unsigned int) USART1_CR3 ) </loc>
//      <o.9..9> CTSE
//    </check>
//  </item>
//  


// -------------------------------  Field Item: USART1_CR3_RTSE  ----------------------------------
// SVD Line: 17205

//  <item> SFDITEM_FIELD__USART1_CR3_RTSE
//    <name> RTSE </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x40011014) RTS enable </i>
//    <check> 
//      <loc> ( (unsigned int) USART1_CR3 ) </loc>
//      <o.8..8> RTSE
//    </check>
//  </item>
//  


// -------------------------------  Field Item: USART1_CR3_DMAT  ----------------------------------
// SVD Line: 17211

//  <item> SFDITEM_FIELD__USART1_CR3_DMAT
//    <name> DMAT </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x40011014) DMA enable transmitter </i>
//    <check> 
//      <loc> ( (unsigned int) USART1_CR3 ) </loc>
//      <o.7..7> DMAT
//    </check>
//  </item>
//  


// -------------------------------  Field Item: USART1_CR3_DMAR  ----------------------------------
// SVD Line: 17217

//  <item> SFDITEM_FIELD__USART1_CR3_DMAR
//    <name> DMAR </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x40011014) DMA enable receiver </i>
//    <check> 
//      <loc> ( (unsigned int) USART1_CR3 ) </loc>
//      <o.6..6> DMAR
//    </check>
//  </item>
//  


// -------------------------------  Field Item: USART1_CR3_SCEN  ----------------------------------
// SVD Line: 17223

//  <item> SFDITEM_FIELD__USART1_CR3_SCEN
//    <name> SCEN </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x40011014) Smartcard mode enable </i>
//    <check> 
//      <loc> ( (unsigned int) USART1_CR3 ) </loc>
//      <o.5..5> SCEN
//    </check>
//  </item>
//  


// -------------------------------  Field Item: USART1_CR3_NACK  ----------------------------------
// SVD Line: 17229

//  <item> SFDITEM_FIELD__USART1_CR3_NACK
//    <name> NACK </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x40011014) Smartcard NACK enable </i>
//    <check> 
//      <loc> ( (unsigned int) USART1_CR3 ) </loc>
//      <o.4..4> NACK
//    </check>
//  </item>
//  


// ------------------------------  Field Item: USART1_CR3_HDSEL  ----------------------------------
// SVD Line: 17235

//  <item> SFDITEM_FIELD__USART1_CR3_HDSEL
//    <name> HDSEL </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x40011014) Half-duplex selection </i>
//    <check> 
//      <loc> ( (unsigned int) USART1_CR3 ) </loc>
//      <o.3..3> HDSEL
//    </check>
//  </item>
//  


// -------------------------------  Field Item: USART1_CR3_IRLP  ----------------------------------
// SVD Line: 17241

//  <item> SFDITEM_FIELD__USART1_CR3_IRLP
//    <name> IRLP </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x40011014) IrDA low-power </i>
//    <check> 
//      <loc> ( (unsigned int) USART1_CR3 ) </loc>
//      <o.2..2> IRLP
//    </check>
//  </item>
//  


// -------------------------------  Field Item: USART1_CR3_IREN  ----------------------------------
// SVD Line: 17247

//  <item> SFDITEM_FIELD__USART1_CR3_IREN
//    <name> IREN </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x40011014) IrDA mode enable </i>
//    <check> 
//      <loc> ( (unsigned int) USART1_CR3 ) </loc>
//      <o.1..1> IREN
//    </check>
//  </item>
//  


// -------------------------------  Field Item: USART1_CR3_EIE  -----------------------------------
// SVD Line: 17253

//  <item> SFDITEM_FIELD__USART1_CR3_EIE
//    <name> EIE </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40011014) Error interrupt enable </i>
//    <check> 
//      <loc> ( (unsigned int) USART1_CR3 ) </loc>
//      <o.0..0> EIE
//    </check>
//  </item>
//  


// -------------------------------  Register RTree: USART1_CR3  -----------------------------------
// SVD Line: 17177

//  <rtree> SFDITEM_REG__USART1_CR3
//    <name> CR3 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40011014) Control register 3 </i>
//    <loc> ( (unsigned int)((USART1_CR3 >> 0) & 0xFFFFFFFF), ((USART1_CR3 = (USART1_CR3 & ~(0xFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__USART1_CR3_ONEBIT </item>
//    <item> SFDITEM_FIELD__USART1_CR3_CTSIE </item>
//    <item> SFDITEM_FIELD__USART1_CR3_CTSE </item>
//    <item> SFDITEM_FIELD__USART1_CR3_RTSE </item>
//    <item> SFDITEM_FIELD__USART1_CR3_DMAT </item>
//    <item> SFDITEM_FIELD__USART1_CR3_DMAR </item>
//    <item> SFDITEM_FIELD__USART1_CR3_SCEN </item>
//    <item> SFDITEM_FIELD__USART1_CR3_NACK </item>
//    <item> SFDITEM_FIELD__USART1_CR3_HDSEL </item>
//    <item> SFDITEM_FIELD__USART1_CR3_IRLP </item>
//    <item> SFDITEM_FIELD__USART1_CR3_IREN </item>
//    <item> SFDITEM_FIELD__USART1_CR3_EIE </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: USART1_GTPR  -------------------------------
// SVD Line: 17261

unsigned int USART1_GTPR __AT (0x40011018);



// -------------------------------  Field Item: USART1_GTPR_GT  -----------------------------------
// SVD Line: 17271

//  <item> SFDITEM_FIELD__USART1_GTPR_GT
//    <name> GT </name>
//    <rw> 
//    <i> [Bits 15..8] RW (@ 0x40011018) Guard time value </i>
//    <edit> 
//      <loc> ( (unsigned char)((USART1_GTPR >> 8) & 0xFF), ((USART1_GTPR = (USART1_GTPR & ~(0xFFUL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Field Item: USART1_GTPR_PSC  ----------------------------------
// SVD Line: 17277

//  <item> SFDITEM_FIELD__USART1_GTPR_PSC
//    <name> PSC </name>
//    <rw> 
//    <i> [Bits 7..0] RW (@ 0x40011018) Prescaler value </i>
//    <edit> 
//      <loc> ( (unsigned char)((USART1_GTPR >> 0) & 0xFF), ((USART1_GTPR = (USART1_GTPR & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: USART1_GTPR  ----------------------------------
// SVD Line: 17261

//  <rtree> SFDITEM_REG__USART1_GTPR
//    <name> GTPR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40011018) Guard time and prescaler  register </i>
//    <loc> ( (unsigned int)((USART1_GTPR >> 0) & 0xFFFFFFFF), ((USART1_GTPR = (USART1_GTPR & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__USART1_GTPR_GT </item>
//    <item> SFDITEM_FIELD__USART1_GTPR_PSC </item>
//  </rtree>
//  


// ---------------------------------  Peripheral View: USART1  ------------------------------------
// SVD Line: 16863

//  <view> USART1
//    <name> USART1 </name>
//    <item> SFDITEM_REG__USART1_SR </item>
//    <item> SFDITEM_REG__USART1_DR </item>
//    <item> SFDITEM_REG__USART1_BRR </item>
//    <item> SFDITEM_REG__USART1_CR1 </item>
//    <item> SFDITEM_REG__USART1_CR2 </item>
//    <item> SFDITEM_REG__USART1_CR3 </item>
//    <item> SFDITEM_REG__USART1_GTPR </item>
//  </view>
//  


// ----------------------------  Register Item Address: USART2_SR  --------------------------------
// SVD Line: 16887

unsigned int USART2_SR __AT (0x40004400);



// --------------------------------  Field Item: USART2_SR_CTS  -----------------------------------
// SVD Line: 16895

//  <item> SFDITEM_FIELD__USART2_SR_CTS
//    <name> CTS </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x40004400) CTS flag </i>
//    <check> 
//      <loc> ( (unsigned int) USART2_SR ) </loc>
//      <o.9..9> CTS
//    </check>
//  </item>
//  


// --------------------------------  Field Item: USART2_SR_LBD  -----------------------------------
// SVD Line: 16902

//  <item> SFDITEM_FIELD__USART2_SR_LBD
//    <name> LBD </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x40004400) LIN break detection flag </i>
//    <check> 
//      <loc> ( (unsigned int) USART2_SR ) </loc>
//      <o.8..8> LBD
//    </check>
//  </item>
//  


// --------------------------------  Field Item: USART2_SR_TXE  -----------------------------------
// SVD Line: 16909

//  <item> SFDITEM_FIELD__USART2_SR_TXE
//    <name> TXE </name>
//    <r> 
//    <i> [Bit 7] RO (@ 0x40004400) Transmit data register  empty </i>
//    <check> 
//      <loc> ( (unsigned int) USART2_SR ) </loc>
//      <o.7..7> TXE
//    </check>
//  </item>
//  


// --------------------------------  Field Item: USART2_SR_TC  ------------------------------------
// SVD Line: 16917

//  <item> SFDITEM_FIELD__USART2_SR_TC
//    <name> TC </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x40004400) Transmission complete </i>
//    <check> 
//      <loc> ( (unsigned int) USART2_SR ) </loc>
//      <o.6..6> TC
//    </check>
//  </item>
//  


// -------------------------------  Field Item: USART2_SR_RXNE  -----------------------------------
// SVD Line: 16924

//  <item> SFDITEM_FIELD__USART2_SR_RXNE
//    <name> RXNE </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x40004400) Read data register not  empty </i>
//    <check> 
//      <loc> ( (unsigned int) USART2_SR ) </loc>
//      <o.5..5> RXNE
//    </check>
//  </item>
//  


// -------------------------------  Field Item: USART2_SR_IDLE  -----------------------------------
// SVD Line: 16932

//  <item> SFDITEM_FIELD__USART2_SR_IDLE
//    <name> IDLE </name>
//    <r> 
//    <i> [Bit 4] RO (@ 0x40004400) IDLE line detected </i>
//    <check> 
//      <loc> ( (unsigned int) USART2_SR ) </loc>
//      <o.4..4> IDLE
//    </check>
//  </item>
//  


// --------------------------------  Field Item: USART2_SR_ORE  -----------------------------------
// SVD Line: 16939

//  <item> SFDITEM_FIELD__USART2_SR_ORE
//    <name> ORE </name>
//    <r> 
//    <i> [Bit 3] RO (@ 0x40004400) Overrun error </i>
//    <check> 
//      <loc> ( (unsigned int) USART2_SR ) </loc>
//      <o.3..3> ORE
//    </check>
//  </item>
//  


// --------------------------------  Field Item: USART2_SR_NF  ------------------------------------
// SVD Line: 16946

//  <item> SFDITEM_FIELD__USART2_SR_NF
//    <name> NF </name>
//    <r> 
//    <i> [Bit 2] RO (@ 0x40004400) Noise detected flag </i>
//    <check> 
//      <loc> ( (unsigned int) USART2_SR ) </loc>
//      <o.2..2> NF
//    </check>
//  </item>
//  


// --------------------------------  Field Item: USART2_SR_FE  ------------------------------------
// SVD Line: 16953

//  <item> SFDITEM_FIELD__USART2_SR_FE
//    <name> FE </name>
//    <r> 
//    <i> [Bit 1] RO (@ 0x40004400) Framing error </i>
//    <check> 
//      <loc> ( (unsigned int) USART2_SR ) </loc>
//      <o.1..1> FE
//    </check>
//  </item>
//  


// --------------------------------  Field Item: USART2_SR_PE  ------------------------------------
// SVD Line: 16960

//  <item> SFDITEM_FIELD__USART2_SR_PE
//    <name> PE </name>
//    <r> 
//    <i> [Bit 0] RO (@ 0x40004400) Parity error </i>
//    <check> 
//      <loc> ( (unsigned int) USART2_SR ) </loc>
//      <o.0..0> PE
//    </check>
//  </item>
//  


// --------------------------------  Register RTree: USART2_SR  -----------------------------------
// SVD Line: 16887

//  <rtree> SFDITEM_REG__USART2_SR
//    <name> SR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40004400) Status register </i>
//    <loc> ( (unsigned int)((USART2_SR >> 0) & 0xFFFFFFFF), ((USART2_SR = (USART2_SR & ~(0x360UL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x360) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__USART2_SR_CTS </item>
//    <item> SFDITEM_FIELD__USART2_SR_LBD </item>
//    <item> SFDITEM_FIELD__USART2_SR_TXE </item>
//    <item> SFDITEM_FIELD__USART2_SR_TC </item>
//    <item> SFDITEM_FIELD__USART2_SR_RXNE </item>
//    <item> SFDITEM_FIELD__USART2_SR_IDLE </item>
//    <item> SFDITEM_FIELD__USART2_SR_ORE </item>
//    <item> SFDITEM_FIELD__USART2_SR_NF </item>
//    <item> SFDITEM_FIELD__USART2_SR_FE </item>
//    <item> SFDITEM_FIELD__USART2_SR_PE </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: USART2_DR  --------------------------------
// SVD Line: 16969

unsigned int USART2_DR __AT (0x40004404);



// --------------------------------  Field Item: USART2_DR_DR  ------------------------------------
// SVD Line: 16978

//  <item> SFDITEM_FIELD__USART2_DR_DR
//    <name> DR </name>
//    <rw> 
//    <i> [Bits 8..0] RW (@ 0x40004404) Data value </i>
//    <edit> 
//      <loc> ( (unsigned short)((USART2_DR >> 0) & 0x1FF), ((USART2_DR = (USART2_DR & ~(0x1FFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0x1FF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Register RTree: USART2_DR  -----------------------------------
// SVD Line: 16969

//  <rtree> SFDITEM_REG__USART2_DR
//    <name> DR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40004404) Data register </i>
//    <loc> ( (unsigned int)((USART2_DR >> 0) & 0xFFFFFFFF), ((USART2_DR = (USART2_DR & ~(0x1FFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1FF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__USART2_DR_DR </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: USART2_BRR  -------------------------------
// SVD Line: 16986

unsigned int USART2_BRR __AT (0x40004408);



// ---------------------------  Field Item: USART2_BRR_DIV_Mantissa  ------------------------------
// SVD Line: 16995

//  <item> SFDITEM_FIELD__USART2_BRR_DIV_Mantissa
//    <name> DIV_Mantissa </name>
//    <rw> 
//    <i> [Bits 15..4] RW (@ 0x40004408) mantissa of USARTDIV </i>
//    <edit> 
//      <loc> ( (unsigned short)((USART2_BRR >> 4) & 0xFFF), ((USART2_BRR = (USART2_BRR & ~(0xFFFUL << 4 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFF) << 4 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Field Item: USART2_BRR_DIV_Fraction  ------------------------------
// SVD Line: 17001

//  <item> SFDITEM_FIELD__USART2_BRR_DIV_Fraction
//    <name> DIV_Fraction </name>
//    <rw> 
//    <i> [Bits 3..0] RW (@ 0x40004408) fraction of USARTDIV </i>
//    <edit> 
//      <loc> ( (unsigned char)((USART2_BRR >> 0) & 0xF), ((USART2_BRR = (USART2_BRR & ~(0xFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: USART2_BRR  -----------------------------------
// SVD Line: 16986

//  <rtree> SFDITEM_REG__USART2_BRR
//    <name> BRR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40004408) Baud rate register </i>
//    <loc> ( (unsigned int)((USART2_BRR >> 0) & 0xFFFFFFFF), ((USART2_BRR = (USART2_BRR & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__USART2_BRR_DIV_Mantissa </item>
//    <item> SFDITEM_FIELD__USART2_BRR_DIV_Fraction </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: USART2_CR1  -------------------------------
// SVD Line: 17009

unsigned int USART2_CR1 __AT (0x4000440C);



// ------------------------------  Field Item: USART2_CR1_OVER8  ----------------------------------
// SVD Line: 17018

//  <item> SFDITEM_FIELD__USART2_CR1_OVER8
//    <name> OVER8 </name>
//    <rw> 
//    <i> [Bit 15] RW (@ 0x4000440C) Oversampling mode </i>
//    <check> 
//      <loc> ( (unsigned int) USART2_CR1 ) </loc>
//      <o.15..15> OVER8
//    </check>
//  </item>
//  


// --------------------------------  Field Item: USART2_CR1_UE  -----------------------------------
// SVD Line: 17024

//  <item> SFDITEM_FIELD__USART2_CR1_UE
//    <name> UE </name>
//    <rw> 
//    <i> [Bit 13] RW (@ 0x4000440C) USART enable </i>
//    <check> 
//      <loc> ( (unsigned int) USART2_CR1 ) </loc>
//      <o.13..13> UE
//    </check>
//  </item>
//  


// --------------------------------  Field Item: USART2_CR1_M  ------------------------------------
// SVD Line: 17030

//  <item> SFDITEM_FIELD__USART2_CR1_M
//    <name> M </name>
//    <rw> 
//    <i> [Bit 12] RW (@ 0x4000440C) Word length </i>
//    <check> 
//      <loc> ( (unsigned int) USART2_CR1 ) </loc>
//      <o.12..12> M
//    </check>
//  </item>
//  


// -------------------------------  Field Item: USART2_CR1_WAKE  ----------------------------------
// SVD Line: 17036

//  <item> SFDITEM_FIELD__USART2_CR1_WAKE
//    <name> WAKE </name>
//    <rw> 
//    <i> [Bit 11] RW (@ 0x4000440C) Wakeup method </i>
//    <check> 
//      <loc> ( (unsigned int) USART2_CR1 ) </loc>
//      <o.11..11> WAKE
//    </check>
//  </item>
//  


// -------------------------------  Field Item: USART2_CR1_PCE  -----------------------------------
// SVD Line: 17042

//  <item> SFDITEM_FIELD__USART2_CR1_PCE
//    <name> PCE </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x4000440C) Parity control enable </i>
//    <check> 
//      <loc> ( (unsigned int) USART2_CR1 ) </loc>
//      <o.10..10> PCE
//    </check>
//  </item>
//  


// --------------------------------  Field Item: USART2_CR1_PS  -----------------------------------
// SVD Line: 17048

//  <item> SFDITEM_FIELD__USART2_CR1_PS
//    <name> PS </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x4000440C) Parity selection </i>
//    <check> 
//      <loc> ( (unsigned int) USART2_CR1 ) </loc>
//      <o.9..9> PS
//    </check>
//  </item>
//  


// -------------------------------  Field Item: USART2_CR1_PEIE  ----------------------------------
// SVD Line: 17054

//  <item> SFDITEM_FIELD__USART2_CR1_PEIE
//    <name> PEIE </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x4000440C) PE interrupt enable </i>
//    <check> 
//      <loc> ( (unsigned int) USART2_CR1 ) </loc>
//      <o.8..8> PEIE
//    </check>
//  </item>
//  


// ------------------------------  Field Item: USART2_CR1_TXEIE  ----------------------------------
// SVD Line: 17060

//  <item> SFDITEM_FIELD__USART2_CR1_TXEIE
//    <name> TXEIE </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x4000440C) TXE interrupt enable </i>
//    <check> 
//      <loc> ( (unsigned int) USART2_CR1 ) </loc>
//      <o.7..7> TXEIE
//    </check>
//  </item>
//  


// -------------------------------  Field Item: USART2_CR1_TCIE  ----------------------------------
// SVD Line: 17066

//  <item> SFDITEM_FIELD__USART2_CR1_TCIE
//    <name> TCIE </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x4000440C) Transmission complete interrupt  enable </i>
//    <check> 
//      <loc> ( (unsigned int) USART2_CR1 ) </loc>
//      <o.6..6> TCIE
//    </check>
//  </item>
//  


// ------------------------------  Field Item: USART2_CR1_RXNEIE  ---------------------------------
// SVD Line: 17073

//  <item> SFDITEM_FIELD__USART2_CR1_RXNEIE
//    <name> RXNEIE </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x4000440C) RXNE interrupt enable </i>
//    <check> 
//      <loc> ( (unsigned int) USART2_CR1 ) </loc>
//      <o.5..5> RXNEIE
//    </check>
//  </item>
//  


// ------------------------------  Field Item: USART2_CR1_IDLEIE  ---------------------------------
// SVD Line: 17079

//  <item> SFDITEM_FIELD__USART2_CR1_IDLEIE
//    <name> IDLEIE </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x4000440C) IDLE interrupt enable </i>
//    <check> 
//      <loc> ( (unsigned int) USART2_CR1 ) </loc>
//      <o.4..4> IDLEIE
//    </check>
//  </item>
//  


// --------------------------------  Field Item: USART2_CR1_TE  -----------------------------------
// SVD Line: 17085

//  <item> SFDITEM_FIELD__USART2_CR1_TE
//    <name> TE </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x4000440C) Transmitter enable </i>
//    <check> 
//      <loc> ( (unsigned int) USART2_CR1 ) </loc>
//      <o.3..3> TE
//    </check>
//  </item>
//  


// --------------------------------  Field Item: USART2_CR1_RE  -----------------------------------
// SVD Line: 17091

//  <item> SFDITEM_FIELD__USART2_CR1_RE
//    <name> RE </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x4000440C) Receiver enable </i>
//    <check> 
//      <loc> ( (unsigned int) USART2_CR1 ) </loc>
//      <o.2..2> RE
//    </check>
//  </item>
//  


// -------------------------------  Field Item: USART2_CR1_RWU  -----------------------------------
// SVD Line: 17097

//  <item> SFDITEM_FIELD__USART2_CR1_RWU
//    <name> RWU </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x4000440C) Receiver wakeup </i>
//    <check> 
//      <loc> ( (unsigned int) USART2_CR1 ) </loc>
//      <o.1..1> RWU
//    </check>
//  </item>
//  


// -------------------------------  Field Item: USART2_CR1_SBK  -----------------------------------
// SVD Line: 17103

//  <item> SFDITEM_FIELD__USART2_CR1_SBK
//    <name> SBK </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x4000440C) Send break </i>
//    <check> 
//      <loc> ( (unsigned int) USART2_CR1 ) </loc>
//      <o.0..0> SBK
//    </check>
//  </item>
//  


// -------------------------------  Register RTree: USART2_CR1  -----------------------------------
// SVD Line: 17009

//  <rtree> SFDITEM_REG__USART2_CR1
//    <name> CR1 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4000440C) Control register 1 </i>
//    <loc> ( (unsigned int)((USART2_CR1 >> 0) & 0xFFFFFFFF), ((USART2_CR1 = (USART2_CR1 & ~(0xBFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xBFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__USART2_CR1_OVER8 </item>
//    <item> SFDITEM_FIELD__USART2_CR1_UE </item>
//    <item> SFDITEM_FIELD__USART2_CR1_M </item>
//    <item> SFDITEM_FIELD__USART2_CR1_WAKE </item>
//    <item> SFDITEM_FIELD__USART2_CR1_PCE </item>
//    <item> SFDITEM_FIELD__USART2_CR1_PS </item>
//    <item> SFDITEM_FIELD__USART2_CR1_PEIE </item>
//    <item> SFDITEM_FIELD__USART2_CR1_TXEIE </item>
//    <item> SFDITEM_FIELD__USART2_CR1_TCIE </item>
//    <item> SFDITEM_FIELD__USART2_CR1_RXNEIE </item>
//    <item> SFDITEM_FIELD__USART2_CR1_IDLEIE </item>
//    <item> SFDITEM_FIELD__USART2_CR1_TE </item>
//    <item> SFDITEM_FIELD__USART2_CR1_RE </item>
//    <item> SFDITEM_FIELD__USART2_CR1_RWU </item>
//    <item> SFDITEM_FIELD__USART2_CR1_SBK </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: USART2_CR2  -------------------------------
// SVD Line: 17111

unsigned int USART2_CR2 __AT (0x40004410);



// ------------------------------  Field Item: USART2_CR2_LINEN  ----------------------------------
// SVD Line: 17120

//  <item> SFDITEM_FIELD__USART2_CR2_LINEN
//    <name> LINEN </name>
//    <rw> 
//    <i> [Bit 14] RW (@ 0x40004410) LIN mode enable </i>
//    <check> 
//      <loc> ( (unsigned int) USART2_CR2 ) </loc>
//      <o.14..14> LINEN
//    </check>
//  </item>
//  


// -------------------------------  Field Item: USART2_CR2_STOP  ----------------------------------
// SVD Line: 17126

//  <item> SFDITEM_FIELD__USART2_CR2_STOP
//    <name> STOP </name>
//    <rw> 
//    <i> [Bits 13..12] RW (@ 0x40004410) STOP bits </i>
//    <edit> 
//      <loc> ( (unsigned char)((USART2_CR2 >> 12) & 0x3), ((USART2_CR2 = (USART2_CR2 & ~(0x3UL << 12 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 12 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: USART2_CR2_CLKEN  ----------------------------------
// SVD Line: 17132

//  <item> SFDITEM_FIELD__USART2_CR2_CLKEN
//    <name> CLKEN </name>
//    <rw> 
//    <i> [Bit 11] RW (@ 0x40004410) Clock enable </i>
//    <check> 
//      <loc> ( (unsigned int) USART2_CR2 ) </loc>
//      <o.11..11> CLKEN
//    </check>
//  </item>
//  


// -------------------------------  Field Item: USART2_CR2_CPOL  ----------------------------------
// SVD Line: 17138

//  <item> SFDITEM_FIELD__USART2_CR2_CPOL
//    <name> CPOL </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x40004410) Clock polarity </i>
//    <check> 
//      <loc> ( (unsigned int) USART2_CR2 ) </loc>
//      <o.10..10> CPOL
//    </check>
//  </item>
//  


// -------------------------------  Field Item: USART2_CR2_CPHA  ----------------------------------
// SVD Line: 17144

//  <item> SFDITEM_FIELD__USART2_CR2_CPHA
//    <name> CPHA </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x40004410) Clock phase </i>
//    <check> 
//      <loc> ( (unsigned int) USART2_CR2 ) </loc>
//      <o.9..9> CPHA
//    </check>
//  </item>
//  


// -------------------------------  Field Item: USART2_CR2_LBCL  ----------------------------------
// SVD Line: 17150

//  <item> SFDITEM_FIELD__USART2_CR2_LBCL
//    <name> LBCL </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x40004410) Last bit clock pulse </i>
//    <check> 
//      <loc> ( (unsigned int) USART2_CR2 ) </loc>
//      <o.8..8> LBCL
//    </check>
//  </item>
//  


// ------------------------------  Field Item: USART2_CR2_LBDIE  ----------------------------------
// SVD Line: 17156

//  <item> SFDITEM_FIELD__USART2_CR2_LBDIE
//    <name> LBDIE </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x40004410) LIN break detection interrupt  enable </i>
//    <check> 
//      <loc> ( (unsigned int) USART2_CR2 ) </loc>
//      <o.6..6> LBDIE
//    </check>
//  </item>
//  


// -------------------------------  Field Item: USART2_CR2_LBDL  ----------------------------------
// SVD Line: 17163

//  <item> SFDITEM_FIELD__USART2_CR2_LBDL
//    <name> LBDL </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x40004410) lin break detection length </i>
//    <check> 
//      <loc> ( (unsigned int) USART2_CR2 ) </loc>
//      <o.5..5> LBDL
//    </check>
//  </item>
//  


// -------------------------------  Field Item: USART2_CR2_ADD  -----------------------------------
// SVD Line: 17169

//  <item> SFDITEM_FIELD__USART2_CR2_ADD
//    <name> ADD </name>
//    <rw> 
//    <i> [Bits 3..0] RW (@ 0x40004410) Address of the USART node </i>
//    <edit> 
//      <loc> ( (unsigned char)((USART2_CR2 >> 0) & 0xF), ((USART2_CR2 = (USART2_CR2 & ~(0xFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: USART2_CR2  -----------------------------------
// SVD Line: 17111

//  <rtree> SFDITEM_REG__USART2_CR2
//    <name> CR2 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40004410) Control register 2 </i>
//    <loc> ( (unsigned int)((USART2_CR2 >> 0) & 0xFFFFFFFF), ((USART2_CR2 = (USART2_CR2 & ~(0x7F6FUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x7F6F) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__USART2_CR2_LINEN </item>
//    <item> SFDITEM_FIELD__USART2_CR2_STOP </item>
//    <item> SFDITEM_FIELD__USART2_CR2_CLKEN </item>
//    <item> SFDITEM_FIELD__USART2_CR2_CPOL </item>
//    <item> SFDITEM_FIELD__USART2_CR2_CPHA </item>
//    <item> SFDITEM_FIELD__USART2_CR2_LBCL </item>
//    <item> SFDITEM_FIELD__USART2_CR2_LBDIE </item>
//    <item> SFDITEM_FIELD__USART2_CR2_LBDL </item>
//    <item> SFDITEM_FIELD__USART2_CR2_ADD </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: USART2_CR3  -------------------------------
// SVD Line: 17177

unsigned int USART2_CR3 __AT (0x40004414);



// ------------------------------  Field Item: USART2_CR3_ONEBIT  ---------------------------------
// SVD Line: 17186

//  <item> SFDITEM_FIELD__USART2_CR3_ONEBIT
//    <name> ONEBIT </name>
//    <rw> 
//    <i> [Bit 11] RW (@ 0x40004414) One sample bit method  enable </i>
//    <check> 
//      <loc> ( (unsigned int) USART2_CR3 ) </loc>
//      <o.11..11> ONEBIT
//    </check>
//  </item>
//  


// ------------------------------  Field Item: USART2_CR3_CTSIE  ----------------------------------
// SVD Line: 17193

//  <item> SFDITEM_FIELD__USART2_CR3_CTSIE
//    <name> CTSIE </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x40004414) CTS interrupt enable </i>
//    <check> 
//      <loc> ( (unsigned int) USART2_CR3 ) </loc>
//      <o.10..10> CTSIE
//    </check>
//  </item>
//  


// -------------------------------  Field Item: USART2_CR3_CTSE  ----------------------------------
// SVD Line: 17199

//  <item> SFDITEM_FIELD__USART2_CR3_CTSE
//    <name> CTSE </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x40004414) CTS enable </i>
//    <check> 
//      <loc> ( (unsigned int) USART2_CR3 ) </loc>
//      <o.9..9> CTSE
//    </check>
//  </item>
//  


// -------------------------------  Field Item: USART2_CR3_RTSE  ----------------------------------
// SVD Line: 17205

//  <item> SFDITEM_FIELD__USART2_CR3_RTSE
//    <name> RTSE </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x40004414) RTS enable </i>
//    <check> 
//      <loc> ( (unsigned int) USART2_CR3 ) </loc>
//      <o.8..8> RTSE
//    </check>
//  </item>
//  


// -------------------------------  Field Item: USART2_CR3_DMAT  ----------------------------------
// SVD Line: 17211

//  <item> SFDITEM_FIELD__USART2_CR3_DMAT
//    <name> DMAT </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x40004414) DMA enable transmitter </i>
//    <check> 
//      <loc> ( (unsigned int) USART2_CR3 ) </loc>
//      <o.7..7> DMAT
//    </check>
//  </item>
//  


// -------------------------------  Field Item: USART2_CR3_DMAR  ----------------------------------
// SVD Line: 17217

//  <item> SFDITEM_FIELD__USART2_CR3_DMAR
//    <name> DMAR </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x40004414) DMA enable receiver </i>
//    <check> 
//      <loc> ( (unsigned int) USART2_CR3 ) </loc>
//      <o.6..6> DMAR
//    </check>
//  </item>
//  


// -------------------------------  Field Item: USART2_CR3_SCEN  ----------------------------------
// SVD Line: 17223

//  <item> SFDITEM_FIELD__USART2_CR3_SCEN
//    <name> SCEN </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x40004414) Smartcard mode enable </i>
//    <check> 
//      <loc> ( (unsigned int) USART2_CR3 ) </loc>
//      <o.5..5> SCEN
//    </check>
//  </item>
//  


// -------------------------------  Field Item: USART2_CR3_NACK  ----------------------------------
// SVD Line: 17229

//  <item> SFDITEM_FIELD__USART2_CR3_NACK
//    <name> NACK </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x40004414) Smartcard NACK enable </i>
//    <check> 
//      <loc> ( (unsigned int) USART2_CR3 ) </loc>
//      <o.4..4> NACK
//    </check>
//  </item>
//  


// ------------------------------  Field Item: USART2_CR3_HDSEL  ----------------------------------
// SVD Line: 17235

//  <item> SFDITEM_FIELD__USART2_CR3_HDSEL
//    <name> HDSEL </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x40004414) Half-duplex selection </i>
//    <check> 
//      <loc> ( (unsigned int) USART2_CR3 ) </loc>
//      <o.3..3> HDSEL
//    </check>
//  </item>
//  


// -------------------------------  Field Item: USART2_CR3_IRLP  ----------------------------------
// SVD Line: 17241

//  <item> SFDITEM_FIELD__USART2_CR3_IRLP
//    <name> IRLP </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x40004414) IrDA low-power </i>
//    <check> 
//      <loc> ( (unsigned int) USART2_CR3 ) </loc>
//      <o.2..2> IRLP
//    </check>
//  </item>
//  


// -------------------------------  Field Item: USART2_CR3_IREN  ----------------------------------
// SVD Line: 17247

//  <item> SFDITEM_FIELD__USART2_CR3_IREN
//    <name> IREN </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x40004414) IrDA mode enable </i>
//    <check> 
//      <loc> ( (unsigned int) USART2_CR3 ) </loc>
//      <o.1..1> IREN
//    </check>
//  </item>
//  


// -------------------------------  Field Item: USART2_CR3_EIE  -----------------------------------
// SVD Line: 17253

//  <item> SFDITEM_FIELD__USART2_CR3_EIE
//    <name> EIE </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40004414) Error interrupt enable </i>
//    <check> 
//      <loc> ( (unsigned int) USART2_CR3 ) </loc>
//      <o.0..0> EIE
//    </check>
//  </item>
//  


// -------------------------------  Register RTree: USART2_CR3  -----------------------------------
// SVD Line: 17177

//  <rtree> SFDITEM_REG__USART2_CR3
//    <name> CR3 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40004414) Control register 3 </i>
//    <loc> ( (unsigned int)((USART2_CR3 >> 0) & 0xFFFFFFFF), ((USART2_CR3 = (USART2_CR3 & ~(0xFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__USART2_CR3_ONEBIT </item>
//    <item> SFDITEM_FIELD__USART2_CR3_CTSIE </item>
//    <item> SFDITEM_FIELD__USART2_CR3_CTSE </item>
//    <item> SFDITEM_FIELD__USART2_CR3_RTSE </item>
//    <item> SFDITEM_FIELD__USART2_CR3_DMAT </item>
//    <item> SFDITEM_FIELD__USART2_CR3_DMAR </item>
//    <item> SFDITEM_FIELD__USART2_CR3_SCEN </item>
//    <item> SFDITEM_FIELD__USART2_CR3_NACK </item>
//    <item> SFDITEM_FIELD__USART2_CR3_HDSEL </item>
//    <item> SFDITEM_FIELD__USART2_CR3_IRLP </item>
//    <item> SFDITEM_FIELD__USART2_CR3_IREN </item>
//    <item> SFDITEM_FIELD__USART2_CR3_EIE </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: USART2_GTPR  -------------------------------
// SVD Line: 17261

unsigned int USART2_GTPR __AT (0x40004418);



// -------------------------------  Field Item: USART2_GTPR_GT  -----------------------------------
// SVD Line: 17271

//  <item> SFDITEM_FIELD__USART2_GTPR_GT
//    <name> GT </name>
//    <rw> 
//    <i> [Bits 15..8] RW (@ 0x40004418) Guard time value </i>
//    <edit> 
//      <loc> ( (unsigned char)((USART2_GTPR >> 8) & 0xFF), ((USART2_GTPR = (USART2_GTPR & ~(0xFFUL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Field Item: USART2_GTPR_PSC  ----------------------------------
// SVD Line: 17277

//  <item> SFDITEM_FIELD__USART2_GTPR_PSC
//    <name> PSC </name>
//    <rw> 
//    <i> [Bits 7..0] RW (@ 0x40004418) Prescaler value </i>
//    <edit> 
//      <loc> ( (unsigned char)((USART2_GTPR >> 0) & 0xFF), ((USART2_GTPR = (USART2_GTPR & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: USART2_GTPR  ----------------------------------
// SVD Line: 17261

//  <rtree> SFDITEM_REG__USART2_GTPR
//    <name> GTPR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40004418) Guard time and prescaler  register </i>
//    <loc> ( (unsigned int)((USART2_GTPR >> 0) & 0xFFFFFFFF), ((USART2_GTPR = (USART2_GTPR & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__USART2_GTPR_GT </item>
//    <item> SFDITEM_FIELD__USART2_GTPR_PSC </item>
//  </rtree>
//  


// ---------------------------------  Peripheral View: USART2  ------------------------------------
// SVD Line: 17287

//  <view> USART2
//    <name> USART2 </name>
//    <item> SFDITEM_REG__USART2_SR </item>
//    <item> SFDITEM_REG__USART2_DR </item>
//    <item> SFDITEM_REG__USART2_BRR </item>
//    <item> SFDITEM_REG__USART2_CR1 </item>
//    <item> SFDITEM_REG__USART2_CR2 </item>
//    <item> SFDITEM_REG__USART2_CR3 </item>
//    <item> SFDITEM_REG__USART2_GTPR </item>
//  </view>
//  


// ----------------------------  Register Item Address: USART6_SR  --------------------------------
// SVD Line: 16887

unsigned int USART6_SR __AT (0x40011400);



// --------------------------------  Field Item: USART6_SR_CTS  -----------------------------------
// SVD Line: 16895

//  <item> SFDITEM_FIELD__USART6_SR_CTS
//    <name> CTS </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x40011400) CTS flag </i>
//    <check> 
//      <loc> ( (unsigned int) USART6_SR ) </loc>
//      <o.9..9> CTS
//    </check>
//  </item>
//  


// --------------------------------  Field Item: USART6_SR_LBD  -----------------------------------
// SVD Line: 16902

//  <item> SFDITEM_FIELD__USART6_SR_LBD
//    <name> LBD </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x40011400) LIN break detection flag </i>
//    <check> 
//      <loc> ( (unsigned int) USART6_SR ) </loc>
//      <o.8..8> LBD
//    </check>
//  </item>
//  


// --------------------------------  Field Item: USART6_SR_TXE  -----------------------------------
// SVD Line: 16909

//  <item> SFDITEM_FIELD__USART6_SR_TXE
//    <name> TXE </name>
//    <r> 
//    <i> [Bit 7] RO (@ 0x40011400) Transmit data register  empty </i>
//    <check> 
//      <loc> ( (unsigned int) USART6_SR ) </loc>
//      <o.7..7> TXE
//    </check>
//  </item>
//  


// --------------------------------  Field Item: USART6_SR_TC  ------------------------------------
// SVD Line: 16917

//  <item> SFDITEM_FIELD__USART6_SR_TC
//    <name> TC </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x40011400) Transmission complete </i>
//    <check> 
//      <loc> ( (unsigned int) USART6_SR ) </loc>
//      <o.6..6> TC
//    </check>
//  </item>
//  


// -------------------------------  Field Item: USART6_SR_RXNE  -----------------------------------
// SVD Line: 16924

//  <item> SFDITEM_FIELD__USART6_SR_RXNE
//    <name> RXNE </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x40011400) Read data register not  empty </i>
//    <check> 
//      <loc> ( (unsigned int) USART6_SR ) </loc>
//      <o.5..5> RXNE
//    </check>
//  </item>
//  


// -------------------------------  Field Item: USART6_SR_IDLE  -----------------------------------
// SVD Line: 16932

//  <item> SFDITEM_FIELD__USART6_SR_IDLE
//    <name> IDLE </name>
//    <r> 
//    <i> [Bit 4] RO (@ 0x40011400) IDLE line detected </i>
//    <check> 
//      <loc> ( (unsigned int) USART6_SR ) </loc>
//      <o.4..4> IDLE
//    </check>
//  </item>
//  


// --------------------------------  Field Item: USART6_SR_ORE  -----------------------------------
// SVD Line: 16939

//  <item> SFDITEM_FIELD__USART6_SR_ORE
//    <name> ORE </name>
//    <r> 
//    <i> [Bit 3] RO (@ 0x40011400) Overrun error </i>
//    <check> 
//      <loc> ( (unsigned int) USART6_SR ) </loc>
//      <o.3..3> ORE
//    </check>
//  </item>
//  


// --------------------------------  Field Item: USART6_SR_NF  ------------------------------------
// SVD Line: 16946

//  <item> SFDITEM_FIELD__USART6_SR_NF
//    <name> NF </name>
//    <r> 
//    <i> [Bit 2] RO (@ 0x40011400) Noise detected flag </i>
//    <check> 
//      <loc> ( (unsigned int) USART6_SR ) </loc>
//      <o.2..2> NF
//    </check>
//  </item>
//  


// --------------------------------  Field Item: USART6_SR_FE  ------------------------------------
// SVD Line: 16953

//  <item> SFDITEM_FIELD__USART6_SR_FE
//    <name> FE </name>
//    <r> 
//    <i> [Bit 1] RO (@ 0x40011400) Framing error </i>
//    <check> 
//      <loc> ( (unsigned int) USART6_SR ) </loc>
//      <o.1..1> FE
//    </check>
//  </item>
//  


// --------------------------------  Field Item: USART6_SR_PE  ------------------------------------
// SVD Line: 16960

//  <item> SFDITEM_FIELD__USART6_SR_PE
//    <name> PE </name>
//    <r> 
//    <i> [Bit 0] RO (@ 0x40011400) Parity error </i>
//    <check> 
//      <loc> ( (unsigned int) USART6_SR ) </loc>
//      <o.0..0> PE
//    </check>
//  </item>
//  


// --------------------------------  Register RTree: USART6_SR  -----------------------------------
// SVD Line: 16887

//  <rtree> SFDITEM_REG__USART6_SR
//    <name> SR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40011400) Status register </i>
//    <loc> ( (unsigned int)((USART6_SR >> 0) & 0xFFFFFFFF), ((USART6_SR = (USART6_SR & ~(0x360UL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x360) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__USART6_SR_CTS </item>
//    <item> SFDITEM_FIELD__USART6_SR_LBD </item>
//    <item> SFDITEM_FIELD__USART6_SR_TXE </item>
//    <item> SFDITEM_FIELD__USART6_SR_TC </item>
//    <item> SFDITEM_FIELD__USART6_SR_RXNE </item>
//    <item> SFDITEM_FIELD__USART6_SR_IDLE </item>
//    <item> SFDITEM_FIELD__USART6_SR_ORE </item>
//    <item> SFDITEM_FIELD__USART6_SR_NF </item>
//    <item> SFDITEM_FIELD__USART6_SR_FE </item>
//    <item> SFDITEM_FIELD__USART6_SR_PE </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: USART6_DR  --------------------------------
// SVD Line: 16969

unsigned int USART6_DR __AT (0x40011404);



// --------------------------------  Field Item: USART6_DR_DR  ------------------------------------
// SVD Line: 16978

//  <item> SFDITEM_FIELD__USART6_DR_DR
//    <name> DR </name>
//    <rw> 
//    <i> [Bits 8..0] RW (@ 0x40011404) Data value </i>
//    <edit> 
//      <loc> ( (unsigned short)((USART6_DR >> 0) & 0x1FF), ((USART6_DR = (USART6_DR & ~(0x1FFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0x1FF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Register RTree: USART6_DR  -----------------------------------
// SVD Line: 16969

//  <rtree> SFDITEM_REG__USART6_DR
//    <name> DR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40011404) Data register </i>
//    <loc> ( (unsigned int)((USART6_DR >> 0) & 0xFFFFFFFF), ((USART6_DR = (USART6_DR & ~(0x1FFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1FF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__USART6_DR_DR </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: USART6_BRR  -------------------------------
// SVD Line: 16986

unsigned int USART6_BRR __AT (0x40011408);



// ---------------------------  Field Item: USART6_BRR_DIV_Mantissa  ------------------------------
// SVD Line: 16995

//  <item> SFDITEM_FIELD__USART6_BRR_DIV_Mantissa
//    <name> DIV_Mantissa </name>
//    <rw> 
//    <i> [Bits 15..4] RW (@ 0x40011408) mantissa of USARTDIV </i>
//    <edit> 
//      <loc> ( (unsigned short)((USART6_BRR >> 4) & 0xFFF), ((USART6_BRR = (USART6_BRR & ~(0xFFFUL << 4 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFF) << 4 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Field Item: USART6_BRR_DIV_Fraction  ------------------------------
// SVD Line: 17001

//  <item> SFDITEM_FIELD__USART6_BRR_DIV_Fraction
//    <name> DIV_Fraction </name>
//    <rw> 
//    <i> [Bits 3..0] RW (@ 0x40011408) fraction of USARTDIV </i>
//    <edit> 
//      <loc> ( (unsigned char)((USART6_BRR >> 0) & 0xF), ((USART6_BRR = (USART6_BRR & ~(0xFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: USART6_BRR  -----------------------------------
// SVD Line: 16986

//  <rtree> SFDITEM_REG__USART6_BRR
//    <name> BRR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40011408) Baud rate register </i>
//    <loc> ( (unsigned int)((USART6_BRR >> 0) & 0xFFFFFFFF), ((USART6_BRR = (USART6_BRR & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__USART6_BRR_DIV_Mantissa </item>
//    <item> SFDITEM_FIELD__USART6_BRR_DIV_Fraction </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: USART6_CR1  -------------------------------
// SVD Line: 17009

unsigned int USART6_CR1 __AT (0x4001140C);



// ------------------------------  Field Item: USART6_CR1_OVER8  ----------------------------------
// SVD Line: 17018

//  <item> SFDITEM_FIELD__USART6_CR1_OVER8
//    <name> OVER8 </name>
//    <rw> 
//    <i> [Bit 15] RW (@ 0x4001140C) Oversampling mode </i>
//    <check> 
//      <loc> ( (unsigned int) USART6_CR1 ) </loc>
//      <o.15..15> OVER8
//    </check>
//  </item>
//  


// --------------------------------  Field Item: USART6_CR1_UE  -----------------------------------
// SVD Line: 17024

//  <item> SFDITEM_FIELD__USART6_CR1_UE
//    <name> UE </name>
//    <rw> 
//    <i> [Bit 13] RW (@ 0x4001140C) USART enable </i>
//    <check> 
//      <loc> ( (unsigned int) USART6_CR1 ) </loc>
//      <o.13..13> UE
//    </check>
//  </item>
//  


// --------------------------------  Field Item: USART6_CR1_M  ------------------------------------
// SVD Line: 17030

//  <item> SFDITEM_FIELD__USART6_CR1_M
//    <name> M </name>
//    <rw> 
//    <i> [Bit 12] RW (@ 0x4001140C) Word length </i>
//    <check> 
//      <loc> ( (unsigned int) USART6_CR1 ) </loc>
//      <o.12..12> M
//    </check>
//  </item>
//  


// -------------------------------  Field Item: USART6_CR1_WAKE  ----------------------------------
// SVD Line: 17036

//  <item> SFDITEM_FIELD__USART6_CR1_WAKE
//    <name> WAKE </name>
//    <rw> 
//    <i> [Bit 11] RW (@ 0x4001140C) Wakeup method </i>
//    <check> 
//      <loc> ( (unsigned int) USART6_CR1 ) </loc>
//      <o.11..11> WAKE
//    </check>
//  </item>
//  


// -------------------------------  Field Item: USART6_CR1_PCE  -----------------------------------
// SVD Line: 17042

//  <item> SFDITEM_FIELD__USART6_CR1_PCE
//    <name> PCE </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x4001140C) Parity control enable </i>
//    <check> 
//      <loc> ( (unsigned int) USART6_CR1 ) </loc>
//      <o.10..10> PCE
//    </check>
//  </item>
//  


// --------------------------------  Field Item: USART6_CR1_PS  -----------------------------------
// SVD Line: 17048

//  <item> SFDITEM_FIELD__USART6_CR1_PS
//    <name> PS </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x4001140C) Parity selection </i>
//    <check> 
//      <loc> ( (unsigned int) USART6_CR1 ) </loc>
//      <o.9..9> PS
//    </check>
//  </item>
//  


// -------------------------------  Field Item: USART6_CR1_PEIE  ----------------------------------
// SVD Line: 17054

//  <item> SFDITEM_FIELD__USART6_CR1_PEIE
//    <name> PEIE </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x4001140C) PE interrupt enable </i>
//    <check> 
//      <loc> ( (unsigned int) USART6_CR1 ) </loc>
//      <o.8..8> PEIE
//    </check>
//  </item>
//  


// ------------------------------  Field Item: USART6_CR1_TXEIE  ----------------------------------
// SVD Line: 17060

//  <item> SFDITEM_FIELD__USART6_CR1_TXEIE
//    <name> TXEIE </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x4001140C) TXE interrupt enable </i>
//    <check> 
//      <loc> ( (unsigned int) USART6_CR1 ) </loc>
//      <o.7..7> TXEIE
//    </check>
//  </item>
//  


// -------------------------------  Field Item: USART6_CR1_TCIE  ----------------------------------
// SVD Line: 17066

//  <item> SFDITEM_FIELD__USART6_CR1_TCIE
//    <name> TCIE </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x4001140C) Transmission complete interrupt  enable </i>
//    <check> 
//      <loc> ( (unsigned int) USART6_CR1 ) </loc>
//      <o.6..6> TCIE
//    </check>
//  </item>
//  


// ------------------------------  Field Item: USART6_CR1_RXNEIE  ---------------------------------
// SVD Line: 17073

//  <item> SFDITEM_FIELD__USART6_CR1_RXNEIE
//    <name> RXNEIE </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x4001140C) RXNE interrupt enable </i>
//    <check> 
//      <loc> ( (unsigned int) USART6_CR1 ) </loc>
//      <o.5..5> RXNEIE
//    </check>
//  </item>
//  


// ------------------------------  Field Item: USART6_CR1_IDLEIE  ---------------------------------
// SVD Line: 17079

//  <item> SFDITEM_FIELD__USART6_CR1_IDLEIE
//    <name> IDLEIE </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x4001140C) IDLE interrupt enable </i>
//    <check> 
//      <loc> ( (unsigned int) USART6_CR1 ) </loc>
//      <o.4..4> IDLEIE
//    </check>
//  </item>
//  


// --------------------------------  Field Item: USART6_CR1_TE  -----------------------------------
// SVD Line: 17085

//  <item> SFDITEM_FIELD__USART6_CR1_TE
//    <name> TE </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x4001140C) Transmitter enable </i>
//    <check> 
//      <loc> ( (unsigned int) USART6_CR1 ) </loc>
//      <o.3..3> TE
//    </check>
//  </item>
//  


// --------------------------------  Field Item: USART6_CR1_RE  -----------------------------------
// SVD Line: 17091

//  <item> SFDITEM_FIELD__USART6_CR1_RE
//    <name> RE </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x4001140C) Receiver enable </i>
//    <check> 
//      <loc> ( (unsigned int) USART6_CR1 ) </loc>
//      <o.2..2> RE
//    </check>
//  </item>
//  


// -------------------------------  Field Item: USART6_CR1_RWU  -----------------------------------
// SVD Line: 17097

//  <item> SFDITEM_FIELD__USART6_CR1_RWU
//    <name> RWU </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x4001140C) Receiver wakeup </i>
//    <check> 
//      <loc> ( (unsigned int) USART6_CR1 ) </loc>
//      <o.1..1> RWU
//    </check>
//  </item>
//  


// -------------------------------  Field Item: USART6_CR1_SBK  -----------------------------------
// SVD Line: 17103

//  <item> SFDITEM_FIELD__USART6_CR1_SBK
//    <name> SBK </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x4001140C) Send break </i>
//    <check> 
//      <loc> ( (unsigned int) USART6_CR1 ) </loc>
//      <o.0..0> SBK
//    </check>
//  </item>
//  


// -------------------------------  Register RTree: USART6_CR1  -----------------------------------
// SVD Line: 17009

//  <rtree> SFDITEM_REG__USART6_CR1
//    <name> CR1 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4001140C) Control register 1 </i>
//    <loc> ( (unsigned int)((USART6_CR1 >> 0) & 0xFFFFFFFF), ((USART6_CR1 = (USART6_CR1 & ~(0xBFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xBFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__USART6_CR1_OVER8 </item>
//    <item> SFDITEM_FIELD__USART6_CR1_UE </item>
//    <item> SFDITEM_FIELD__USART6_CR1_M </item>
//    <item> SFDITEM_FIELD__USART6_CR1_WAKE </item>
//    <item> SFDITEM_FIELD__USART6_CR1_PCE </item>
//    <item> SFDITEM_FIELD__USART6_CR1_PS </item>
//    <item> SFDITEM_FIELD__USART6_CR1_PEIE </item>
//    <item> SFDITEM_FIELD__USART6_CR1_TXEIE </item>
//    <item> SFDITEM_FIELD__USART6_CR1_TCIE </item>
//    <item> SFDITEM_FIELD__USART6_CR1_RXNEIE </item>
//    <item> SFDITEM_FIELD__USART6_CR1_IDLEIE </item>
//    <item> SFDITEM_FIELD__USART6_CR1_TE </item>
//    <item> SFDITEM_FIELD__USART6_CR1_RE </item>
//    <item> SFDITEM_FIELD__USART6_CR1_RWU </item>
//    <item> SFDITEM_FIELD__USART6_CR1_SBK </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: USART6_CR2  -------------------------------
// SVD Line: 17111

unsigned int USART6_CR2 __AT (0x40011410);



// ------------------------------  Field Item: USART6_CR2_LINEN  ----------------------------------
// SVD Line: 17120

//  <item> SFDITEM_FIELD__USART6_CR2_LINEN
//    <name> LINEN </name>
//    <rw> 
//    <i> [Bit 14] RW (@ 0x40011410) LIN mode enable </i>
//    <check> 
//      <loc> ( (unsigned int) USART6_CR2 ) </loc>
//      <o.14..14> LINEN
//    </check>
//  </item>
//  


// -------------------------------  Field Item: USART6_CR2_STOP  ----------------------------------
// SVD Line: 17126

//  <item> SFDITEM_FIELD__USART6_CR2_STOP
//    <name> STOP </name>
//    <rw> 
//    <i> [Bits 13..12] RW (@ 0x40011410) STOP bits </i>
//    <edit> 
//      <loc> ( (unsigned char)((USART6_CR2 >> 12) & 0x3), ((USART6_CR2 = (USART6_CR2 & ~(0x3UL << 12 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 12 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: USART6_CR2_CLKEN  ----------------------------------
// SVD Line: 17132

//  <item> SFDITEM_FIELD__USART6_CR2_CLKEN
//    <name> CLKEN </name>
//    <rw> 
//    <i> [Bit 11] RW (@ 0x40011410) Clock enable </i>
//    <check> 
//      <loc> ( (unsigned int) USART6_CR2 ) </loc>
//      <o.11..11> CLKEN
//    </check>
//  </item>
//  


// -------------------------------  Field Item: USART6_CR2_CPOL  ----------------------------------
// SVD Line: 17138

//  <item> SFDITEM_FIELD__USART6_CR2_CPOL
//    <name> CPOL </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x40011410) Clock polarity </i>
//    <check> 
//      <loc> ( (unsigned int) USART6_CR2 ) </loc>
//      <o.10..10> CPOL
//    </check>
//  </item>
//  


// -------------------------------  Field Item: USART6_CR2_CPHA  ----------------------------------
// SVD Line: 17144

//  <item> SFDITEM_FIELD__USART6_CR2_CPHA
//    <name> CPHA </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x40011410) Clock phase </i>
//    <check> 
//      <loc> ( (unsigned int) USART6_CR2 ) </loc>
//      <o.9..9> CPHA
//    </check>
//  </item>
//  


// -------------------------------  Field Item: USART6_CR2_LBCL  ----------------------------------
// SVD Line: 17150

//  <item> SFDITEM_FIELD__USART6_CR2_LBCL
//    <name> LBCL </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x40011410) Last bit clock pulse </i>
//    <check> 
//      <loc> ( (unsigned int) USART6_CR2 ) </loc>
//      <o.8..8> LBCL
//    </check>
//  </item>
//  


// ------------------------------  Field Item: USART6_CR2_LBDIE  ----------------------------------
// SVD Line: 17156

//  <item> SFDITEM_FIELD__USART6_CR2_LBDIE
//    <name> LBDIE </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x40011410) LIN break detection interrupt  enable </i>
//    <check> 
//      <loc> ( (unsigned int) USART6_CR2 ) </loc>
//      <o.6..6> LBDIE
//    </check>
//  </item>
//  


// -------------------------------  Field Item: USART6_CR2_LBDL  ----------------------------------
// SVD Line: 17163

//  <item> SFDITEM_FIELD__USART6_CR2_LBDL
//    <name> LBDL </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x40011410) lin break detection length </i>
//    <check> 
//      <loc> ( (unsigned int) USART6_CR2 ) </loc>
//      <o.5..5> LBDL
//    </check>
//  </item>
//  


// -------------------------------  Field Item: USART6_CR2_ADD  -----------------------------------
// SVD Line: 17169

//  <item> SFDITEM_FIELD__USART6_CR2_ADD
//    <name> ADD </name>
//    <rw> 
//    <i> [Bits 3..0] RW (@ 0x40011410) Address of the USART node </i>
//    <edit> 
//      <loc> ( (unsigned char)((USART6_CR2 >> 0) & 0xF), ((USART6_CR2 = (USART6_CR2 & ~(0xFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: USART6_CR2  -----------------------------------
// SVD Line: 17111

//  <rtree> SFDITEM_REG__USART6_CR2
//    <name> CR2 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40011410) Control register 2 </i>
//    <loc> ( (unsigned int)((USART6_CR2 >> 0) & 0xFFFFFFFF), ((USART6_CR2 = (USART6_CR2 & ~(0x7F6FUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x7F6F) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__USART6_CR2_LINEN </item>
//    <item> SFDITEM_FIELD__USART6_CR2_STOP </item>
//    <item> SFDITEM_FIELD__USART6_CR2_CLKEN </item>
//    <item> SFDITEM_FIELD__USART6_CR2_CPOL </item>
//    <item> SFDITEM_FIELD__USART6_CR2_CPHA </item>
//    <item> SFDITEM_FIELD__USART6_CR2_LBCL </item>
//    <item> SFDITEM_FIELD__USART6_CR2_LBDIE </item>
//    <item> SFDITEM_FIELD__USART6_CR2_LBDL </item>
//    <item> SFDITEM_FIELD__USART6_CR2_ADD </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: USART6_CR3  -------------------------------
// SVD Line: 17177

unsigned int USART6_CR3 __AT (0x40011414);



// ------------------------------  Field Item: USART6_CR3_ONEBIT  ---------------------------------
// SVD Line: 17186

//  <item> SFDITEM_FIELD__USART6_CR3_ONEBIT
//    <name> ONEBIT </name>
//    <rw> 
//    <i> [Bit 11] RW (@ 0x40011414) One sample bit method  enable </i>
//    <check> 
//      <loc> ( (unsigned int) USART6_CR3 ) </loc>
//      <o.11..11> ONEBIT
//    </check>
//  </item>
//  


// ------------------------------  Field Item: USART6_CR3_CTSIE  ----------------------------------
// SVD Line: 17193

//  <item> SFDITEM_FIELD__USART6_CR3_CTSIE
//    <name> CTSIE </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x40011414) CTS interrupt enable </i>
//    <check> 
//      <loc> ( (unsigned int) USART6_CR3 ) </loc>
//      <o.10..10> CTSIE
//    </check>
//  </item>
//  


// -------------------------------  Field Item: USART6_CR3_CTSE  ----------------------------------
// SVD Line: 17199

//  <item> SFDITEM_FIELD__USART6_CR3_CTSE
//    <name> CTSE </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x40011414) CTS enable </i>
//    <check> 
//      <loc> ( (unsigned int) USART6_CR3 ) </loc>
//      <o.9..9> CTSE
//    </check>
//  </item>
//  


// -------------------------------  Field Item: USART6_CR3_RTSE  ----------------------------------
// SVD Line: 17205

//  <item> SFDITEM_FIELD__USART6_CR3_RTSE
//    <name> RTSE </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x40011414) RTS enable </i>
//    <check> 
//      <loc> ( (unsigned int) USART6_CR3 ) </loc>
//      <o.8..8> RTSE
//    </check>
//  </item>
//  


// -------------------------------  Field Item: USART6_CR3_DMAT  ----------------------------------
// SVD Line: 17211

//  <item> SFDITEM_FIELD__USART6_CR3_DMAT
//    <name> DMAT </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x40011414) DMA enable transmitter </i>
//    <check> 
//      <loc> ( (unsigned int) USART6_CR3 ) </loc>
//      <o.7..7> DMAT
//    </check>
//  </item>
//  


// -------------------------------  Field Item: USART6_CR3_DMAR  ----------------------------------
// SVD Line: 17217

//  <item> SFDITEM_FIELD__USART6_CR3_DMAR
//    <name> DMAR </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x40011414) DMA enable receiver </i>
//    <check> 
//      <loc> ( (unsigned int) USART6_CR3 ) </loc>
//      <o.6..6> DMAR
//    </check>
//  </item>
//  


// -------------------------------  Field Item: USART6_CR3_SCEN  ----------------------------------
// SVD Line: 17223

//  <item> SFDITEM_FIELD__USART6_CR3_SCEN
//    <name> SCEN </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x40011414) Smartcard mode enable </i>
//    <check> 
//      <loc> ( (unsigned int) USART6_CR3 ) </loc>
//      <o.5..5> SCEN
//    </check>
//  </item>
//  


// -------------------------------  Field Item: USART6_CR3_NACK  ----------------------------------
// SVD Line: 17229

//  <item> SFDITEM_FIELD__USART6_CR3_NACK
//    <name> NACK </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x40011414) Smartcard NACK enable </i>
//    <check> 
//      <loc> ( (unsigned int) USART6_CR3 ) </loc>
//      <o.4..4> NACK
//    </check>
//  </item>
//  


// ------------------------------  Field Item: USART6_CR3_HDSEL  ----------------------------------
// SVD Line: 17235

//  <item> SFDITEM_FIELD__USART6_CR3_HDSEL
//    <name> HDSEL </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x40011414) Half-duplex selection </i>
//    <check> 
//      <loc> ( (unsigned int) USART6_CR3 ) </loc>
//      <o.3..3> HDSEL
//    </check>
//  </item>
//  


// -------------------------------  Field Item: USART6_CR3_IRLP  ----------------------------------
// SVD Line: 17241

//  <item> SFDITEM_FIELD__USART6_CR3_IRLP
//    <name> IRLP </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x40011414) IrDA low-power </i>
//    <check> 
//      <loc> ( (unsigned int) USART6_CR3 ) </loc>
//      <o.2..2> IRLP
//    </check>
//  </item>
//  


// -------------------------------  Field Item: USART6_CR3_IREN  ----------------------------------
// SVD Line: 17247

//  <item> SFDITEM_FIELD__USART6_CR3_IREN
//    <name> IREN </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x40011414) IrDA mode enable </i>
//    <check> 
//      <loc> ( (unsigned int) USART6_CR3 ) </loc>
//      <o.1..1> IREN
//    </check>
//  </item>
//  


// -------------------------------  Field Item: USART6_CR3_EIE  -----------------------------------
// SVD Line: 17253

//  <item> SFDITEM_FIELD__USART6_CR3_EIE
//    <name> EIE </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40011414) Error interrupt enable </i>
//    <check> 
//      <loc> ( (unsigned int) USART6_CR3 ) </loc>
//      <o.0..0> EIE
//    </check>
//  </item>
//  


// -------------------------------  Register RTree: USART6_CR3  -----------------------------------
// SVD Line: 17177

//  <rtree> SFDITEM_REG__USART6_CR3
//    <name> CR3 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40011414) Control register 3 </i>
//    <loc> ( (unsigned int)((USART6_CR3 >> 0) & 0xFFFFFFFF), ((USART6_CR3 = (USART6_CR3 & ~(0xFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__USART6_CR3_ONEBIT </item>
//    <item> SFDITEM_FIELD__USART6_CR3_CTSIE </item>
//    <item> SFDITEM_FIELD__USART6_CR3_CTSE </item>
//    <item> SFDITEM_FIELD__USART6_CR3_RTSE </item>
//    <item> SFDITEM_FIELD__USART6_CR3_DMAT </item>
//    <item> SFDITEM_FIELD__USART6_CR3_DMAR </item>
//    <item> SFDITEM_FIELD__USART6_CR3_SCEN </item>
//    <item> SFDITEM_FIELD__USART6_CR3_NACK </item>
//    <item> SFDITEM_FIELD__USART6_CR3_HDSEL </item>
//    <item> SFDITEM_FIELD__USART6_CR3_IRLP </item>
//    <item> SFDITEM_FIELD__USART6_CR3_IREN </item>
//    <item> SFDITEM_FIELD__USART6_CR3_EIE </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: USART6_GTPR  -------------------------------
// SVD Line: 17261

unsigned int USART6_GTPR __AT (0x40011418);



// -------------------------------  Field Item: USART6_GTPR_GT  -----------------------------------
// SVD Line: 17271

//  <item> SFDITEM_FIELD__USART6_GTPR_GT
//    <name> GT </name>
//    <rw> 
//    <i> [Bits 15..8] RW (@ 0x40011418) Guard time value </i>
//    <edit> 
//      <loc> ( (unsigned char)((USART6_GTPR >> 8) & 0xFF), ((USART6_GTPR = (USART6_GTPR & ~(0xFFUL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Field Item: USART6_GTPR_PSC  ----------------------------------
// SVD Line: 17277

//  <item> SFDITEM_FIELD__USART6_GTPR_PSC
//    <name> PSC </name>
//    <rw> 
//    <i> [Bits 7..0] RW (@ 0x40011418) Prescaler value </i>
//    <edit> 
//      <loc> ( (unsigned char)((USART6_GTPR >> 0) & 0xFF), ((USART6_GTPR = (USART6_GTPR & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: USART6_GTPR  ----------------------------------
// SVD Line: 17261

//  <rtree> SFDITEM_REG__USART6_GTPR
//    <name> GTPR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40011418) Guard time and prescaler  register </i>
//    <loc> ( (unsigned int)((USART6_GTPR >> 0) & 0xFFFFFFFF), ((USART6_GTPR = (USART6_GTPR & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__USART6_GTPR_GT </item>
//    <item> SFDITEM_FIELD__USART6_GTPR_PSC </item>
//  </rtree>
//  


// ---------------------------------  Peripheral View: USART6  ------------------------------------
// SVD Line: 17291

//  <view> USART6
//    <name> USART6 </name>
//    <item> SFDITEM_REG__USART6_SR </item>
//    <item> SFDITEM_REG__USART6_DR </item>
//    <item> SFDITEM_REG__USART6_BRR </item>
//    <item> SFDITEM_REG__USART6_CR1 </item>
//    <item> SFDITEM_REG__USART6_CR2 </item>
//    <item> SFDITEM_REG__USART6_CR3 </item>
//    <item> SFDITEM_REG__USART6_GTPR </item>
//  </view>
//  


// -----------------------------  Register Item Address: WWDG_CR  ---------------------------------
// SVD Line: 17312

unsigned int WWDG_CR __AT (0x40002C00);



// --------------------------------  Field Item: WWDG_CR_WDGA  ------------------------------------
// SVD Line: 17321

//  <item> SFDITEM_FIELD__WWDG_CR_WDGA
//    <name> WDGA </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x40002C00) Activation bit </i>
//    <check> 
//      <loc> ( (unsigned int) WWDG_CR ) </loc>
//      <o.7..7> WDGA
//    </check>
//  </item>
//  


// ----------------------------------  Field Item: WWDG_CR_T  -------------------------------------
// SVD Line: 17327

//  <item> SFDITEM_FIELD__WWDG_CR_T
//    <name> T </name>
//    <rw> 
//    <i> [Bits 6..0] RW (@ 0x40002C00) 7-bit counter (MSB to LSB) </i>
//    <edit> 
//      <loc> ( (unsigned char)((WWDG_CR >> 0) & 0x7F), ((WWDG_CR = (WWDG_CR & ~(0x7FUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0x7F) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------------  Register RTree: WWDG_CR  ------------------------------------
// SVD Line: 17312

//  <rtree> SFDITEM_REG__WWDG_CR
//    <name> CR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40002C00) Control register </i>
//    <loc> ( (unsigned int)((WWDG_CR >> 0) & 0xFFFFFFFF), ((WWDG_CR = (WWDG_CR & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__WWDG_CR_WDGA </item>
//    <item> SFDITEM_FIELD__WWDG_CR_T </item>
//  </rtree>
//  


// -----------------------------  Register Item Address: WWDG_CFR  --------------------------------
// SVD Line: 17335

unsigned int WWDG_CFR __AT (0x40002C04);



// --------------------------------  Field Item: WWDG_CFR_EWI  ------------------------------------
// SVD Line: 17344

//  <item> SFDITEM_FIELD__WWDG_CFR_EWI
//    <name> EWI </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x40002C04) Early wakeup interrupt </i>
//    <check> 
//      <loc> ( (unsigned int) WWDG_CFR ) </loc>
//      <o.9..9> EWI
//    </check>
//  </item>
//  


// -------------------------------  Field Item: WWDG_CFR_WDGTB1  ----------------------------------
// SVD Line: 17350

//  <item> SFDITEM_FIELD__WWDG_CFR_WDGTB1
//    <name> WDGTB1 </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x40002C04) Timer base </i>
//    <check> 
//      <loc> ( (unsigned int) WWDG_CFR ) </loc>
//      <o.8..8> WDGTB1
//    </check>
//  </item>
//  


// -------------------------------  Field Item: WWDG_CFR_WDGTB0  ----------------------------------
// SVD Line: 17356

//  <item> SFDITEM_FIELD__WWDG_CFR_WDGTB0
//    <name> WDGTB0 </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x40002C04) Timer base </i>
//    <check> 
//      <loc> ( (unsigned int) WWDG_CFR ) </loc>
//      <o.7..7> WDGTB0
//    </check>
//  </item>
//  


// ---------------------------------  Field Item: WWDG_CFR_W  -------------------------------------
// SVD Line: 17362

//  <item> SFDITEM_FIELD__WWDG_CFR_W
//    <name> W </name>
//    <rw> 
//    <i> [Bits 6..0] RW (@ 0x40002C04) 7-bit window value </i>
//    <edit> 
//      <loc> ( (unsigned char)((WWDG_CFR >> 0) & 0x7F), ((WWDG_CFR = (WWDG_CFR & ~(0x7FUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0x7F) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Register RTree: WWDG_CFR  ------------------------------------
// SVD Line: 17335

//  <rtree> SFDITEM_REG__WWDG_CFR
//    <name> CFR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40002C04) Configuration register </i>
//    <loc> ( (unsigned int)((WWDG_CFR >> 0) & 0xFFFFFFFF), ((WWDG_CFR = (WWDG_CFR & ~(0x3FFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x3FF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__WWDG_CFR_EWI </item>
//    <item> SFDITEM_FIELD__WWDG_CFR_WDGTB1 </item>
//    <item> SFDITEM_FIELD__WWDG_CFR_WDGTB0 </item>
//    <item> SFDITEM_FIELD__WWDG_CFR_W </item>
//  </rtree>
//  


// -----------------------------  Register Item Address: WWDG_SR  ---------------------------------
// SVD Line: 17370

unsigned int WWDG_SR __AT (0x40002C08);



// --------------------------------  Field Item: WWDG_SR_EWIF  ------------------------------------
// SVD Line: 17379

//  <item> SFDITEM_FIELD__WWDG_SR_EWIF
//    <name> EWIF </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40002C08) Early wakeup interrupt  flag </i>
//    <check> 
//      <loc> ( (unsigned int) WWDG_SR ) </loc>
//      <o.0..0> EWIF
//    </check>
//  </item>
//  


// ---------------------------------  Register RTree: WWDG_SR  ------------------------------------
// SVD Line: 17370

//  <rtree> SFDITEM_REG__WWDG_SR
//    <name> SR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40002C08) Status register </i>
//    <loc> ( (unsigned int)((WWDG_SR >> 0) & 0xFFFFFFFF), ((WWDG_SR = (WWDG_SR & ~(0x1UL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__WWDG_SR_EWIF </item>
//  </rtree>
//  


// ----------------------------------  Peripheral View: WWDG  -------------------------------------
// SVD Line: 17295

//  <view> WWDG
//    <name> WWDG </name>
//    <item> SFDITEM_REG__WWDG_CR </item>
//    <item> SFDITEM_REG__WWDG_CFR </item>
//    <item> SFDITEM_REG__WWDG_SR </item>
//  </view>
//  


// ----------------------------  Register Item Address: DMA2_LISR  --------------------------------
// SVD Line: 17406

unsigned int DMA2_LISR __AT (0x40026400);



// -------------------------------  Field Item: DMA2_LISR_TCIF3  ----------------------------------
// SVD Line: 17415

//  <item> SFDITEM_FIELD__DMA2_LISR_TCIF3
//    <name> TCIF3 </name>
//    <r> 
//    <i> [Bit 27] RO (@ 0x40026400) Stream x transfer complete interrupt  flag (x = 3..0) </i>
//    <check> 
//      <loc> ( (unsigned int) DMA2_LISR ) </loc>
//      <o.27..27> TCIF3
//    </check>
//  </item>
//  


// -------------------------------  Field Item: DMA2_LISR_HTIF3  ----------------------------------
// SVD Line: 17422

//  <item> SFDITEM_FIELD__DMA2_LISR_HTIF3
//    <name> HTIF3 </name>
//    <r> 
//    <i> [Bit 26] RO (@ 0x40026400) Stream x half transfer interrupt flag  (x=3..0) </i>
//    <check> 
//      <loc> ( (unsigned int) DMA2_LISR ) </loc>
//      <o.26..26> HTIF3
//    </check>
//  </item>
//  


// -------------------------------  Field Item: DMA2_LISR_TEIF3  ----------------------------------
// SVD Line: 17429

//  <item> SFDITEM_FIELD__DMA2_LISR_TEIF3
//    <name> TEIF3 </name>
//    <r> 
//    <i> [Bit 25] RO (@ 0x40026400) Stream x transfer error interrupt flag  (x=3..0) </i>
//    <check> 
//      <loc> ( (unsigned int) DMA2_LISR ) </loc>
//      <o.25..25> TEIF3
//    </check>
//  </item>
//  


// ------------------------------  Field Item: DMA2_LISR_DMEIF3  ----------------------------------
// SVD Line: 17436

//  <item> SFDITEM_FIELD__DMA2_LISR_DMEIF3
//    <name> DMEIF3 </name>
//    <r> 
//    <i> [Bit 24] RO (@ 0x40026400) Stream x direct mode error interrupt  flag (x=3..0) </i>
//    <check> 
//      <loc> ( (unsigned int) DMA2_LISR ) </loc>
//      <o.24..24> DMEIF3
//    </check>
//  </item>
//  


// -------------------------------  Field Item: DMA2_LISR_FEIF3  ----------------------------------
// SVD Line: 17443

//  <item> SFDITEM_FIELD__DMA2_LISR_FEIF3
//    <name> FEIF3 </name>
//    <r> 
//    <i> [Bit 22] RO (@ 0x40026400) Stream x FIFO error interrupt flag  (x=3..0) </i>
//    <check> 
//      <loc> ( (unsigned int) DMA2_LISR ) </loc>
//      <o.22..22> FEIF3
//    </check>
//  </item>
//  


// -------------------------------  Field Item: DMA2_LISR_TCIF2  ----------------------------------
// SVD Line: 17450

//  <item> SFDITEM_FIELD__DMA2_LISR_TCIF2
//    <name> TCIF2 </name>
//    <r> 
//    <i> [Bit 21] RO (@ 0x40026400) Stream x transfer complete interrupt  flag (x = 3..0) </i>
//    <check> 
//      <loc> ( (unsigned int) DMA2_LISR ) </loc>
//      <o.21..21> TCIF2
//    </check>
//  </item>
//  


// -------------------------------  Field Item: DMA2_LISR_HTIF2  ----------------------------------
// SVD Line: 17457

//  <item> SFDITEM_FIELD__DMA2_LISR_HTIF2
//    <name> HTIF2 </name>
//    <r> 
//    <i> [Bit 20] RO (@ 0x40026400) Stream x half transfer interrupt flag  (x=3..0) </i>
//    <check> 
//      <loc> ( (unsigned int) DMA2_LISR ) </loc>
//      <o.20..20> HTIF2
//    </check>
//  </item>
//  


// -------------------------------  Field Item: DMA2_LISR_TEIF2  ----------------------------------
// SVD Line: 17464

//  <item> SFDITEM_FIELD__DMA2_LISR_TEIF2
//    <name> TEIF2 </name>
//    <r> 
//    <i> [Bit 19] RO (@ 0x40026400) Stream x transfer error interrupt flag  (x=3..0) </i>
//    <check> 
//      <loc> ( (unsigned int) DMA2_LISR ) </loc>
//      <o.19..19> TEIF2
//    </check>
//  </item>
//  


// ------------------------------  Field Item: DMA2_LISR_DMEIF2  ----------------------------------
// SVD Line: 17471

//  <item> SFDITEM_FIELD__DMA2_LISR_DMEIF2
//    <name> DMEIF2 </name>
//    <r> 
//    <i> [Bit 18] RO (@ 0x40026400) Stream x direct mode error interrupt  flag (x=3..0) </i>
//    <check> 
//      <loc> ( (unsigned int) DMA2_LISR ) </loc>
//      <o.18..18> DMEIF2
//    </check>
//  </item>
//  


// -------------------------------  Field Item: DMA2_LISR_FEIF2  ----------------------------------
// SVD Line: 17478

//  <item> SFDITEM_FIELD__DMA2_LISR_FEIF2
//    <name> FEIF2 </name>
//    <r> 
//    <i> [Bit 16] RO (@ 0x40026400) Stream x FIFO error interrupt flag  (x=3..0) </i>
//    <check> 
//      <loc> ( (unsigned int) DMA2_LISR ) </loc>
//      <o.16..16> FEIF2
//    </check>
//  </item>
//  


// -------------------------------  Field Item: DMA2_LISR_TCIF1  ----------------------------------
// SVD Line: 17485

//  <item> SFDITEM_FIELD__DMA2_LISR_TCIF1
//    <name> TCIF1 </name>
//    <r> 
//    <i> [Bit 11] RO (@ 0x40026400) Stream x transfer complete interrupt  flag (x = 3..0) </i>
//    <check> 
//      <loc> ( (unsigned int) DMA2_LISR ) </loc>
//      <o.11..11> TCIF1
//    </check>
//  </item>
//  


// -------------------------------  Field Item: DMA2_LISR_HTIF1  ----------------------------------
// SVD Line: 17492

//  <item> SFDITEM_FIELD__DMA2_LISR_HTIF1
//    <name> HTIF1 </name>
//    <r> 
//    <i> [Bit 10] RO (@ 0x40026400) Stream x half transfer interrupt flag  (x=3..0) </i>
//    <check> 
//      <loc> ( (unsigned int) DMA2_LISR ) </loc>
//      <o.10..10> HTIF1
//    </check>
//  </item>
//  


// -------------------------------  Field Item: DMA2_LISR_TEIF1  ----------------------------------
// SVD Line: 17499

//  <item> SFDITEM_FIELD__DMA2_LISR_TEIF1
//    <name> TEIF1 </name>
//    <r> 
//    <i> [Bit 9] RO (@ 0x40026400) Stream x transfer error interrupt flag  (x=3..0) </i>
//    <check> 
//      <loc> ( (unsigned int) DMA2_LISR ) </loc>
//      <o.9..9> TEIF1
//    </check>
//  </item>
//  


// ------------------------------  Field Item: DMA2_LISR_DMEIF1  ----------------------------------
// SVD Line: 17506

//  <item> SFDITEM_FIELD__DMA2_LISR_DMEIF1
//    <name> DMEIF1 </name>
//    <r> 
//    <i> [Bit 8] RO (@ 0x40026400) Stream x direct mode error interrupt  flag (x=3..0) </i>
//    <check> 
//      <loc> ( (unsigned int) DMA2_LISR ) </loc>
//      <o.8..8> DMEIF1
//    </check>
//  </item>
//  


// -------------------------------  Field Item: DMA2_LISR_FEIF1  ----------------------------------
// SVD Line: 17513

//  <item> SFDITEM_FIELD__DMA2_LISR_FEIF1
//    <name> FEIF1 </name>
//    <r> 
//    <i> [Bit 6] RO (@ 0x40026400) Stream x FIFO error interrupt flag  (x=3..0) </i>
//    <check> 
//      <loc> ( (unsigned int) DMA2_LISR ) </loc>
//      <o.6..6> FEIF1
//    </check>
//  </item>
//  


// -------------------------------  Field Item: DMA2_LISR_TCIF0  ----------------------------------
// SVD Line: 17520

//  <item> SFDITEM_FIELD__DMA2_LISR_TCIF0
//    <name> TCIF0 </name>
//    <r> 
//    <i> [Bit 5] RO (@ 0x40026400) Stream x transfer complete interrupt  flag (x = 3..0) </i>
//    <check> 
//      <loc> ( (unsigned int) DMA2_LISR ) </loc>
//      <o.5..5> TCIF0
//    </check>
//  </item>
//  


// -------------------------------  Field Item: DMA2_LISR_HTIF0  ----------------------------------
// SVD Line: 17527

//  <item> SFDITEM_FIELD__DMA2_LISR_HTIF0
//    <name> HTIF0 </name>
//    <r> 
//    <i> [Bit 4] RO (@ 0x40026400) Stream x half transfer interrupt flag  (x=3..0) </i>
//    <check> 
//      <loc> ( (unsigned int) DMA2_LISR ) </loc>
//      <o.4..4> HTIF0
//    </check>
//  </item>
//  


// -------------------------------  Field Item: DMA2_LISR_TEIF0  ----------------------------------
// SVD Line: 17534

//  <item> SFDITEM_FIELD__DMA2_LISR_TEIF0
//    <name> TEIF0 </name>
//    <r> 
//    <i> [Bit 3] RO (@ 0x40026400) Stream x transfer error interrupt flag  (x=3..0) </i>
//    <check> 
//      <loc> ( (unsigned int) DMA2_LISR ) </loc>
//      <o.3..3> TEIF0
//    </check>
//  </item>
//  


// ------------------------------  Field Item: DMA2_LISR_DMEIF0  ----------------------------------
// SVD Line: 17541

//  <item> SFDITEM_FIELD__DMA2_LISR_DMEIF0
//    <name> DMEIF0 </name>
//    <r> 
//    <i> [Bit 2] RO (@ 0x40026400) Stream x direct mode error interrupt  flag (x=3..0) </i>
//    <check> 
//      <loc> ( (unsigned int) DMA2_LISR ) </loc>
//      <o.2..2> DMEIF0
//    </check>
//  </item>
//  


// -------------------------------  Field Item: DMA2_LISR_FEIF0  ----------------------------------
// SVD Line: 17548

//  <item> SFDITEM_FIELD__DMA2_LISR_FEIF0
//    <name> FEIF0 </name>
//    <r> 
//    <i> [Bit 0] RO (@ 0x40026400) Stream x FIFO error interrupt flag  (x=3..0) </i>
//    <check> 
//      <loc> ( (unsigned int) DMA2_LISR ) </loc>
//      <o.0..0> FEIF0
//    </check>
//  </item>
//  


// --------------------------------  Register RTree: DMA2_LISR  -----------------------------------
// SVD Line: 17406

//  <rtree> SFDITEM_REG__DMA2_LISR
//    <name> LISR </name>
//    <r> 
//    <i> [Bits 31..0] RO (@ 0x40026400) low interrupt status register </i>
//    <loc> ( (unsigned int)((DMA2_LISR >> 0) & 0xFFFFFFFF) ) </loc>
//    <item> SFDITEM_FIELD__DMA2_LISR_TCIF3 </item>
//    <item> SFDITEM_FIELD__DMA2_LISR_HTIF3 </item>
//    <item> SFDITEM_FIELD__DMA2_LISR_TEIF3 </item>
//    <item> SFDITEM_FIELD__DMA2_LISR_DMEIF3 </item>
//    <item> SFDITEM_FIELD__DMA2_LISR_FEIF3 </item>
//    <item> SFDITEM_FIELD__DMA2_LISR_TCIF2 </item>
//    <item> SFDITEM_FIELD__DMA2_LISR_HTIF2 </item>
//    <item> SFDITEM_FIELD__DMA2_LISR_TEIF2 </item>
//    <item> SFDITEM_FIELD__DMA2_LISR_DMEIF2 </item>
//    <item> SFDITEM_FIELD__DMA2_LISR_FEIF2 </item>
//    <item> SFDITEM_FIELD__DMA2_LISR_TCIF1 </item>
//    <item> SFDITEM_FIELD__DMA2_LISR_HTIF1 </item>
//    <item> SFDITEM_FIELD__DMA2_LISR_TEIF1 </item>
//    <item> SFDITEM_FIELD__DMA2_LISR_DMEIF1 </item>
//    <item> SFDITEM_FIELD__DMA2_LISR_FEIF1 </item>
//    <item> SFDITEM_FIELD__DMA2_LISR_TCIF0 </item>
//    <item> SFDITEM_FIELD__DMA2_LISR_HTIF0 </item>
//    <item> SFDITEM_FIELD__DMA2_LISR_TEIF0 </item>
//    <item> SFDITEM_FIELD__DMA2_LISR_DMEIF0 </item>
//    <item> SFDITEM_FIELD__DMA2_LISR_FEIF0 </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: DMA2_HISR  --------------------------------
// SVD Line: 17557

unsigned int DMA2_HISR __AT (0x40026404);



// -------------------------------  Field Item: DMA2_HISR_TCIF7  ----------------------------------
// SVD Line: 17566

//  <item> SFDITEM_FIELD__DMA2_HISR_TCIF7
//    <name> TCIF7 </name>
//    <r> 
//    <i> [Bit 27] RO (@ 0x40026404) Stream x transfer complete interrupt  flag (x=7..4) </i>
//    <check> 
//      <loc> ( (unsigned int) DMA2_HISR ) </loc>
//      <o.27..27> TCIF7
//    </check>
//  </item>
//  


// -------------------------------  Field Item: DMA2_HISR_HTIF7  ----------------------------------
// SVD Line: 17573

//  <item> SFDITEM_FIELD__DMA2_HISR_HTIF7
//    <name> HTIF7 </name>
//    <r> 
//    <i> [Bit 26] RO (@ 0x40026404) Stream x half transfer interrupt flag  (x=7..4) </i>
//    <check> 
//      <loc> ( (unsigned int) DMA2_HISR ) </loc>
//      <o.26..26> HTIF7
//    </check>
//  </item>
//  


// -------------------------------  Field Item: DMA2_HISR_TEIF7  ----------------------------------
// SVD Line: 17580

//  <item> SFDITEM_FIELD__DMA2_HISR_TEIF7
//    <name> TEIF7 </name>
//    <r> 
//    <i> [Bit 25] RO (@ 0x40026404) Stream x transfer error interrupt flag  (x=7..4) </i>
//    <check> 
//      <loc> ( (unsigned int) DMA2_HISR ) </loc>
//      <o.25..25> TEIF7
//    </check>
//  </item>
//  


// ------------------------------  Field Item: DMA2_HISR_DMEIF7  ----------------------------------
// SVD Line: 17587

//  <item> SFDITEM_FIELD__DMA2_HISR_DMEIF7
//    <name> DMEIF7 </name>
//    <r> 
//    <i> [Bit 24] RO (@ 0x40026404) Stream x direct mode error interrupt  flag (x=7..4) </i>
//    <check> 
//      <loc> ( (unsigned int) DMA2_HISR ) </loc>
//      <o.24..24> DMEIF7
//    </check>
//  </item>
//  


// -------------------------------  Field Item: DMA2_HISR_FEIF7  ----------------------------------
// SVD Line: 17594

//  <item> SFDITEM_FIELD__DMA2_HISR_FEIF7
//    <name> FEIF7 </name>
//    <r> 
//    <i> [Bit 22] RO (@ 0x40026404) Stream x FIFO error interrupt flag  (x=7..4) </i>
//    <check> 
//      <loc> ( (unsigned int) DMA2_HISR ) </loc>
//      <o.22..22> FEIF7
//    </check>
//  </item>
//  


// -------------------------------  Field Item: DMA2_HISR_TCIF6  ----------------------------------
// SVD Line: 17601

//  <item> SFDITEM_FIELD__DMA2_HISR_TCIF6
//    <name> TCIF6 </name>
//    <r> 
//    <i> [Bit 21] RO (@ 0x40026404) Stream x transfer complete interrupt  flag (x=7..4) </i>
//    <check> 
//      <loc> ( (unsigned int) DMA2_HISR ) </loc>
//      <o.21..21> TCIF6
//    </check>
//  </item>
//  


// -------------------------------  Field Item: DMA2_HISR_HTIF6  ----------------------------------
// SVD Line: 17608

//  <item> SFDITEM_FIELD__DMA2_HISR_HTIF6
//    <name> HTIF6 </name>
//    <r> 
//    <i> [Bit 20] RO (@ 0x40026404) Stream x half transfer interrupt flag  (x=7..4) </i>
//    <check> 
//      <loc> ( (unsigned int) DMA2_HISR ) </loc>
//      <o.20..20> HTIF6
//    </check>
//  </item>
//  


// -------------------------------  Field Item: DMA2_HISR_TEIF6  ----------------------------------
// SVD Line: 17615

//  <item> SFDITEM_FIELD__DMA2_HISR_TEIF6
//    <name> TEIF6 </name>
//    <r> 
//    <i> [Bit 19] RO (@ 0x40026404) Stream x transfer error interrupt flag  (x=7..4) </i>
//    <check> 
//      <loc> ( (unsigned int) DMA2_HISR ) </loc>
//      <o.19..19> TEIF6
//    </check>
//  </item>
//  


// ------------------------------  Field Item: DMA2_HISR_DMEIF6  ----------------------------------
// SVD Line: 17622

//  <item> SFDITEM_FIELD__DMA2_HISR_DMEIF6
//    <name> DMEIF6 </name>
//    <r> 
//    <i> [Bit 18] RO (@ 0x40026404) Stream x direct mode error interrupt  flag (x=7..4) </i>
//    <check> 
//      <loc> ( (unsigned int) DMA2_HISR ) </loc>
//      <o.18..18> DMEIF6
//    </check>
//  </item>
//  


// -------------------------------  Field Item: DMA2_HISR_FEIF6  ----------------------------------
// SVD Line: 17629

//  <item> SFDITEM_FIELD__DMA2_HISR_FEIF6
//    <name> FEIF6 </name>
//    <r> 
//    <i> [Bit 16] RO (@ 0x40026404) Stream x FIFO error interrupt flag  (x=7..4) </i>
//    <check> 
//      <loc> ( (unsigned int) DMA2_HISR ) </loc>
//      <o.16..16> FEIF6
//    </check>
//  </item>
//  


// -------------------------------  Field Item: DMA2_HISR_TCIF5  ----------------------------------
// SVD Line: 17636

//  <item> SFDITEM_FIELD__DMA2_HISR_TCIF5
//    <name> TCIF5 </name>
//    <r> 
//    <i> [Bit 11] RO (@ 0x40026404) Stream x transfer complete interrupt  flag (x=7..4) </i>
//    <check> 
//      <loc> ( (unsigned int) DMA2_HISR ) </loc>
//      <o.11..11> TCIF5
//    </check>
//  </item>
//  


// -------------------------------  Field Item: DMA2_HISR_HTIF5  ----------------------------------
// SVD Line: 17643

//  <item> SFDITEM_FIELD__DMA2_HISR_HTIF5
//    <name> HTIF5 </name>
//    <r> 
//    <i> [Bit 10] RO (@ 0x40026404) Stream x half transfer interrupt flag  (x=7..4) </i>
//    <check> 
//      <loc> ( (unsigned int) DMA2_HISR ) </loc>
//      <o.10..10> HTIF5
//    </check>
//  </item>
//  


// -------------------------------  Field Item: DMA2_HISR_TEIF5  ----------------------------------
// SVD Line: 17650

//  <item> SFDITEM_FIELD__DMA2_HISR_TEIF5
//    <name> TEIF5 </name>
//    <r> 
//    <i> [Bit 9] RO (@ 0x40026404) Stream x transfer error interrupt flag  (x=7..4) </i>
//    <check> 
//      <loc> ( (unsigned int) DMA2_HISR ) </loc>
//      <o.9..9> TEIF5
//    </check>
//  </item>
//  


// ------------------------------  Field Item: DMA2_HISR_DMEIF5  ----------------------------------
// SVD Line: 17657

//  <item> SFDITEM_FIELD__DMA2_HISR_DMEIF5
//    <name> DMEIF5 </name>
//    <r> 
//    <i> [Bit 8] RO (@ 0x40026404) Stream x direct mode error interrupt  flag (x=7..4) </i>
//    <check> 
//      <loc> ( (unsigned int) DMA2_HISR ) </loc>
//      <o.8..8> DMEIF5
//    </check>
//  </item>
//  


// -------------------------------  Field Item: DMA2_HISR_FEIF5  ----------------------------------
// SVD Line: 17664

//  <item> SFDITEM_FIELD__DMA2_HISR_FEIF5
//    <name> FEIF5 </name>
//    <r> 
//    <i> [Bit 6] RO (@ 0x40026404) Stream x FIFO error interrupt flag  (x=7..4) </i>
//    <check> 
//      <loc> ( (unsigned int) DMA2_HISR ) </loc>
//      <o.6..6> FEIF5
//    </check>
//  </item>
//  


// -------------------------------  Field Item: DMA2_HISR_TCIF4  ----------------------------------
// SVD Line: 17671

//  <item> SFDITEM_FIELD__DMA2_HISR_TCIF4
//    <name> TCIF4 </name>
//    <r> 
//    <i> [Bit 5] RO (@ 0x40026404) Stream x transfer complete interrupt  flag (x=7..4) </i>
//    <check> 
//      <loc> ( (unsigned int) DMA2_HISR ) </loc>
//      <o.5..5> TCIF4
//    </check>
//  </item>
//  


// -------------------------------  Field Item: DMA2_HISR_HTIF4  ----------------------------------
// SVD Line: 17678

//  <item> SFDITEM_FIELD__DMA2_HISR_HTIF4
//    <name> HTIF4 </name>
//    <r> 
//    <i> [Bit 4] RO (@ 0x40026404) Stream x half transfer interrupt flag  (x=7..4) </i>
//    <check> 
//      <loc> ( (unsigned int) DMA2_HISR ) </loc>
//      <o.4..4> HTIF4
//    </check>
//  </item>
//  


// -------------------------------  Field Item: DMA2_HISR_TEIF4  ----------------------------------
// SVD Line: 17685

//  <item> SFDITEM_FIELD__DMA2_HISR_TEIF4
//    <name> TEIF4 </name>
//    <r> 
//    <i> [Bit 3] RO (@ 0x40026404) Stream x transfer error interrupt flag  (x=7..4) </i>
//    <check> 
//      <loc> ( (unsigned int) DMA2_HISR ) </loc>
//      <o.3..3> TEIF4
//    </check>
//  </item>
//  


// ------------------------------  Field Item: DMA2_HISR_DMEIF4  ----------------------------------
// SVD Line: 17692

//  <item> SFDITEM_FIELD__DMA2_HISR_DMEIF4
//    <name> DMEIF4 </name>
//    <r> 
//    <i> [Bit 2] RO (@ 0x40026404) Stream x direct mode error interrupt  flag (x=7..4) </i>
//    <check> 
//      <loc> ( (unsigned int) DMA2_HISR ) </loc>
//      <o.2..2> DMEIF4
//    </check>
//  </item>
//  


// -------------------------------  Field Item: DMA2_HISR_FEIF4  ----------------------------------
// SVD Line: 17699

//  <item> SFDITEM_FIELD__DMA2_HISR_FEIF4
//    <name> FEIF4 </name>
//    <r> 
//    <i> [Bit 0] RO (@ 0x40026404) Stream x FIFO error interrupt flag  (x=7..4) </i>
//    <check> 
//      <loc> ( (unsigned int) DMA2_HISR ) </loc>
//      <o.0..0> FEIF4
//    </check>
//  </item>
//  


// --------------------------------  Register RTree: DMA2_HISR  -----------------------------------
// SVD Line: 17557

//  <rtree> SFDITEM_REG__DMA2_HISR
//    <name> HISR </name>
//    <r> 
//    <i> [Bits 31..0] RO (@ 0x40026404) high interrupt status register </i>
//    <loc> ( (unsigned int)((DMA2_HISR >> 0) & 0xFFFFFFFF) ) </loc>
//    <item> SFDITEM_FIELD__DMA2_HISR_TCIF7 </item>
//    <item> SFDITEM_FIELD__DMA2_HISR_HTIF7 </item>
//    <item> SFDITEM_FIELD__DMA2_HISR_TEIF7 </item>
//    <item> SFDITEM_FIELD__DMA2_HISR_DMEIF7 </item>
//    <item> SFDITEM_FIELD__DMA2_HISR_FEIF7 </item>
//    <item> SFDITEM_FIELD__DMA2_HISR_TCIF6 </item>
//    <item> SFDITEM_FIELD__DMA2_HISR_HTIF6 </item>
//    <item> SFDITEM_FIELD__DMA2_HISR_TEIF6 </item>
//    <item> SFDITEM_FIELD__DMA2_HISR_DMEIF6 </item>
//    <item> SFDITEM_FIELD__DMA2_HISR_FEIF6 </item>
//    <item> SFDITEM_FIELD__DMA2_HISR_TCIF5 </item>
//    <item> SFDITEM_FIELD__DMA2_HISR_HTIF5 </item>
//    <item> SFDITEM_FIELD__DMA2_HISR_TEIF5 </item>
//    <item> SFDITEM_FIELD__DMA2_HISR_DMEIF5 </item>
//    <item> SFDITEM_FIELD__DMA2_HISR_FEIF5 </item>
//    <item> SFDITEM_FIELD__DMA2_HISR_TCIF4 </item>
//    <item> SFDITEM_FIELD__DMA2_HISR_HTIF4 </item>
//    <item> SFDITEM_FIELD__DMA2_HISR_TEIF4 </item>
//    <item> SFDITEM_FIELD__DMA2_HISR_DMEIF4 </item>
//    <item> SFDITEM_FIELD__DMA2_HISR_FEIF4 </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: DMA2_LIFCR  -------------------------------
// SVD Line: 17708

unsigned int DMA2_LIFCR __AT (0x40026408);



// ------------------------------  Field Item: DMA2_LIFCR_CTCIF3  ---------------------------------
// SVD Line: 17718

//  <item> SFDITEM_FIELD__DMA2_LIFCR_CTCIF3
//    <name> CTCIF3 </name>
//    <w> 
//    <i> [Bit 27] WO (@ 0x40026408) Stream x clear transfer complete  interrupt flag (x = 3..0) </i>
//    <check> 
//      <loc> ( (unsigned int) DMA2_LIFCR ) </loc>
//      <o.27..27> CTCIF3
//    </check>
//  </item>
//  


// ------------------------------  Field Item: DMA2_LIFCR_CHTIF3  ---------------------------------
// SVD Line: 17725

//  <item> SFDITEM_FIELD__DMA2_LIFCR_CHTIF3
//    <name> CHTIF3 </name>
//    <w> 
//    <i> [Bit 26] WO (@ 0x40026408) Stream x clear half transfer interrupt  flag (x = 3..0) </i>
//    <check> 
//      <loc> ( (unsigned int) DMA2_LIFCR ) </loc>
//      <o.26..26> CHTIF3
//    </check>
//  </item>
//  


// ------------------------------  Field Item: DMA2_LIFCR_CTEIF3  ---------------------------------
// SVD Line: 17732

//  <item> SFDITEM_FIELD__DMA2_LIFCR_CTEIF3
//    <name> CTEIF3 </name>
//    <w> 
//    <i> [Bit 25] WO (@ 0x40026408) Stream x clear transfer error interrupt  flag (x = 3..0) </i>
//    <check> 
//      <loc> ( (unsigned int) DMA2_LIFCR ) </loc>
//      <o.25..25> CTEIF3
//    </check>
//  </item>
//  


// -----------------------------  Field Item: DMA2_LIFCR_CDMEIF3  ---------------------------------
// SVD Line: 17739

//  <item> SFDITEM_FIELD__DMA2_LIFCR_CDMEIF3
//    <name> CDMEIF3 </name>
//    <w> 
//    <i> [Bit 24] WO (@ 0x40026408) Stream x clear direct mode error  interrupt flag (x = 3..0) </i>
//    <check> 
//      <loc> ( (unsigned int) DMA2_LIFCR ) </loc>
//      <o.24..24> CDMEIF3
//    </check>
//  </item>
//  


// ------------------------------  Field Item: DMA2_LIFCR_CFEIF3  ---------------------------------
// SVD Line: 17746

//  <item> SFDITEM_FIELD__DMA2_LIFCR_CFEIF3
//    <name> CFEIF3 </name>
//    <w> 
//    <i> [Bit 22] WO (@ 0x40026408) Stream x clear FIFO error interrupt flag  (x = 3..0) </i>
//    <check> 
//      <loc> ( (unsigned int) DMA2_LIFCR ) </loc>
//      <o.22..22> CFEIF3
//    </check>
//  </item>
//  


// ------------------------------  Field Item: DMA2_LIFCR_CTCIF2  ---------------------------------
// SVD Line: 17753

//  <item> SFDITEM_FIELD__DMA2_LIFCR_CTCIF2
//    <name> CTCIF2 </name>
//    <w> 
//    <i> [Bit 21] WO (@ 0x40026408) Stream x clear transfer complete  interrupt flag (x = 3..0) </i>
//    <check> 
//      <loc> ( (unsigned int) DMA2_LIFCR ) </loc>
//      <o.21..21> CTCIF2
//    </check>
//  </item>
//  


// ------------------------------  Field Item: DMA2_LIFCR_CHTIF2  ---------------------------------
// SVD Line: 17760

//  <item> SFDITEM_FIELD__DMA2_LIFCR_CHTIF2
//    <name> CHTIF2 </name>
//    <w> 
//    <i> [Bit 20] WO (@ 0x40026408) Stream x clear half transfer interrupt  flag (x = 3..0) </i>
//    <check> 
//      <loc> ( (unsigned int) DMA2_LIFCR ) </loc>
//      <o.20..20> CHTIF2
//    </check>
//  </item>
//  


// ------------------------------  Field Item: DMA2_LIFCR_CTEIF2  ---------------------------------
// SVD Line: 17767

//  <item> SFDITEM_FIELD__DMA2_LIFCR_CTEIF2
//    <name> CTEIF2 </name>
//    <w> 
//    <i> [Bit 19] WO (@ 0x40026408) Stream x clear transfer error interrupt  flag (x = 3..0) </i>
//    <check> 
//      <loc> ( (unsigned int) DMA2_LIFCR ) </loc>
//      <o.19..19> CTEIF2
//    </check>
//  </item>
//  


// -----------------------------  Field Item: DMA2_LIFCR_CDMEIF2  ---------------------------------
// SVD Line: 17774

//  <item> SFDITEM_FIELD__DMA2_LIFCR_CDMEIF2
//    <name> CDMEIF2 </name>
//    <w> 
//    <i> [Bit 18] WO (@ 0x40026408) Stream x clear direct mode error  interrupt flag (x = 3..0) </i>
//    <check> 
//      <loc> ( (unsigned int) DMA2_LIFCR ) </loc>
//      <o.18..18> CDMEIF2
//    </check>
//  </item>
//  


// ------------------------------  Field Item: DMA2_LIFCR_CFEIF2  ---------------------------------
// SVD Line: 17781

//  <item> SFDITEM_FIELD__DMA2_LIFCR_CFEIF2
//    <name> CFEIF2 </name>
//    <w> 
//    <i> [Bit 16] WO (@ 0x40026408) Stream x clear FIFO error interrupt flag  (x = 3..0) </i>
//    <check> 
//      <loc> ( (unsigned int) DMA2_LIFCR ) </loc>
//      <o.16..16> CFEIF2
//    </check>
//  </item>
//  


// ------------------------------  Field Item: DMA2_LIFCR_CTCIF1  ---------------------------------
// SVD Line: 17788

//  <item> SFDITEM_FIELD__DMA2_LIFCR_CTCIF1
//    <name> CTCIF1 </name>
//    <w> 
//    <i> [Bit 11] WO (@ 0x40026408) Stream x clear transfer complete  interrupt flag (x = 3..0) </i>
//    <check> 
//      <loc> ( (unsigned int) DMA2_LIFCR ) </loc>
//      <o.11..11> CTCIF1
//    </check>
//  </item>
//  


// ------------------------------  Field Item: DMA2_LIFCR_CHTIF1  ---------------------------------
// SVD Line: 17795

//  <item> SFDITEM_FIELD__DMA2_LIFCR_CHTIF1
//    <name> CHTIF1 </name>
//    <w> 
//    <i> [Bit 10] WO (@ 0x40026408) Stream x clear half transfer interrupt  flag (x = 3..0) </i>
//    <check> 
//      <loc> ( (unsigned int) DMA2_LIFCR ) </loc>
//      <o.10..10> CHTIF1
//    </check>
//  </item>
//  


// ------------------------------  Field Item: DMA2_LIFCR_CTEIF1  ---------------------------------
// SVD Line: 17802

//  <item> SFDITEM_FIELD__DMA2_LIFCR_CTEIF1
//    <name> CTEIF1 </name>
//    <w> 
//    <i> [Bit 9] WO (@ 0x40026408) Stream x clear transfer error interrupt  flag (x = 3..0) </i>
//    <check> 
//      <loc> ( (unsigned int) DMA2_LIFCR ) </loc>
//      <o.9..9> CTEIF1
//    </check>
//  </item>
//  


// -----------------------------  Field Item: DMA2_LIFCR_CDMEIF1  ---------------------------------
// SVD Line: 17809

//  <item> SFDITEM_FIELD__DMA2_LIFCR_CDMEIF1
//    <name> CDMEIF1 </name>
//    <w> 
//    <i> [Bit 8] WO (@ 0x40026408) Stream x clear direct mode error  interrupt flag (x = 3..0) </i>
//    <check> 
//      <loc> ( (unsigned int) DMA2_LIFCR ) </loc>
//      <o.8..8> CDMEIF1
//    </check>
//  </item>
//  


// ------------------------------  Field Item: DMA2_LIFCR_CFEIF1  ---------------------------------
// SVD Line: 17816

//  <item> SFDITEM_FIELD__DMA2_LIFCR_CFEIF1
//    <name> CFEIF1 </name>
//    <w> 
//    <i> [Bit 6] WO (@ 0x40026408) Stream x clear FIFO error interrupt flag  (x = 3..0) </i>
//    <check> 
//      <loc> ( (unsigned int) DMA2_LIFCR ) </loc>
//      <o.6..6> CFEIF1
//    </check>
//  </item>
//  


// ------------------------------  Field Item: DMA2_LIFCR_CTCIF0  ---------------------------------
// SVD Line: 17823

//  <item> SFDITEM_FIELD__DMA2_LIFCR_CTCIF0
//    <name> CTCIF0 </name>
//    <w> 
//    <i> [Bit 5] WO (@ 0x40026408) Stream x clear transfer complete  interrupt flag (x = 3..0) </i>
//    <check> 
//      <loc> ( (unsigned int) DMA2_LIFCR ) </loc>
//      <o.5..5> CTCIF0
//    </check>
//  </item>
//  


// ------------------------------  Field Item: DMA2_LIFCR_CHTIF0  ---------------------------------
// SVD Line: 17830

//  <item> SFDITEM_FIELD__DMA2_LIFCR_CHTIF0
//    <name> CHTIF0 </name>
//    <w> 
//    <i> [Bit 4] WO (@ 0x40026408) Stream x clear half transfer interrupt  flag (x = 3..0) </i>
//    <check> 
//      <loc> ( (unsigned int) DMA2_LIFCR ) </loc>
//      <o.4..4> CHTIF0
//    </check>
//  </item>
//  


// ------------------------------  Field Item: DMA2_LIFCR_CTEIF0  ---------------------------------
// SVD Line: 17837

//  <item> SFDITEM_FIELD__DMA2_LIFCR_CTEIF0
//    <name> CTEIF0 </name>
//    <w> 
//    <i> [Bit 3] WO (@ 0x40026408) Stream x clear transfer error interrupt  flag (x = 3..0) </i>
//    <check> 
//      <loc> ( (unsigned int) DMA2_LIFCR ) </loc>
//      <o.3..3> CTEIF0
//    </check>
//  </item>
//  


// -----------------------------  Field Item: DMA2_LIFCR_CDMEIF0  ---------------------------------
// SVD Line: 17844

//  <item> SFDITEM_FIELD__DMA2_LIFCR_CDMEIF0
//    <name> CDMEIF0 </name>
//    <w> 
//    <i> [Bit 2] WO (@ 0x40026408) Stream x clear direct mode error  interrupt flag (x = 3..0) </i>
//    <check> 
//      <loc> ( (unsigned int) DMA2_LIFCR ) </loc>
//      <o.2..2> CDMEIF0
//    </check>
//  </item>
//  


// ------------------------------  Field Item: DMA2_LIFCR_CFEIF0  ---------------------------------
// SVD Line: 17851

//  <item> SFDITEM_FIELD__DMA2_LIFCR_CFEIF0
//    <name> CFEIF0 </name>
//    <w> 
//    <i> [Bit 0] WO (@ 0x40026408) Stream x clear FIFO error interrupt flag  (x = 3..0) </i>
//    <check> 
//      <loc> ( (unsigned int) DMA2_LIFCR ) </loc>
//      <o.0..0> CFEIF0
//    </check>
//  </item>
//  


// -------------------------------  Register RTree: DMA2_LIFCR  -----------------------------------
// SVD Line: 17708

//  <rtree> SFDITEM_REG__DMA2_LIFCR
//    <name> LIFCR </name>
//    <w> 
//    <i> [Bits 31..0] WO (@ 0x40026408) low interrupt flag clear  register </i>
//    <loc> ( (unsigned int)((DMA2_LIFCR >> 0) & 0xFFFFFFFF), ((DMA2_LIFCR = (DMA2_LIFCR & ~(0xF7D0F7DUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xF7D0F7D) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__DMA2_LIFCR_CTCIF3 </item>
//    <item> SFDITEM_FIELD__DMA2_LIFCR_CHTIF3 </item>
//    <item> SFDITEM_FIELD__DMA2_LIFCR_CTEIF3 </item>
//    <item> SFDITEM_FIELD__DMA2_LIFCR_CDMEIF3 </item>
//    <item> SFDITEM_FIELD__DMA2_LIFCR_CFEIF3 </item>
//    <item> SFDITEM_FIELD__DMA2_LIFCR_CTCIF2 </item>
//    <item> SFDITEM_FIELD__DMA2_LIFCR_CHTIF2 </item>
//    <item> SFDITEM_FIELD__DMA2_LIFCR_CTEIF2 </item>
//    <item> SFDITEM_FIELD__DMA2_LIFCR_CDMEIF2 </item>
//    <item> SFDITEM_FIELD__DMA2_LIFCR_CFEIF2 </item>
//    <item> SFDITEM_FIELD__DMA2_LIFCR_CTCIF1 </item>
//    <item> SFDITEM_FIELD__DMA2_LIFCR_CHTIF1 </item>
//    <item> SFDITEM_FIELD__DMA2_LIFCR_CTEIF1 </item>
//    <item> SFDITEM_FIELD__DMA2_LIFCR_CDMEIF1 </item>
//    <item> SFDITEM_FIELD__DMA2_LIFCR_CFEIF1 </item>
//    <item> SFDITEM_FIELD__DMA2_LIFCR_CTCIF0 </item>
//    <item> SFDITEM_FIELD__DMA2_LIFCR_CHTIF0 </item>
//    <item> SFDITEM_FIELD__DMA2_LIFCR_CTEIF0 </item>
//    <item> SFDITEM_FIELD__DMA2_LIFCR_CDMEIF0 </item>
//    <item> SFDITEM_FIELD__DMA2_LIFCR_CFEIF0 </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: DMA2_HIFCR  -------------------------------
// SVD Line: 17860

unsigned int DMA2_HIFCR __AT (0x4002640C);



// ------------------------------  Field Item: DMA2_HIFCR_CTCIF7  ---------------------------------
// SVD Line: 17870

//  <item> SFDITEM_FIELD__DMA2_HIFCR_CTCIF7
//    <name> CTCIF7 </name>
//    <w> 
//    <i> [Bit 27] WO (@ 0x4002640C) Stream x clear transfer complete  interrupt flag (x = 7..4) </i>
//    <check> 
//      <loc> ( (unsigned int) DMA2_HIFCR ) </loc>
//      <o.27..27> CTCIF7
//    </check>
//  </item>
//  


// ------------------------------  Field Item: DMA2_HIFCR_CHTIF7  ---------------------------------
// SVD Line: 17877

//  <item> SFDITEM_FIELD__DMA2_HIFCR_CHTIF7
//    <name> CHTIF7 </name>
//    <w> 
//    <i> [Bit 26] WO (@ 0x4002640C) Stream x clear half transfer interrupt  flag (x = 7..4) </i>
//    <check> 
//      <loc> ( (unsigned int) DMA2_HIFCR ) </loc>
//      <o.26..26> CHTIF7
//    </check>
//  </item>
//  


// ------------------------------  Field Item: DMA2_HIFCR_CTEIF7  ---------------------------------
// SVD Line: 17884

//  <item> SFDITEM_FIELD__DMA2_HIFCR_CTEIF7
//    <name> CTEIF7 </name>
//    <w> 
//    <i> [Bit 25] WO (@ 0x4002640C) Stream x clear transfer error interrupt  flag (x = 7..4) </i>
//    <check> 
//      <loc> ( (unsigned int) DMA2_HIFCR ) </loc>
//      <o.25..25> CTEIF7
//    </check>
//  </item>
//  


// -----------------------------  Field Item: DMA2_HIFCR_CDMEIF7  ---------------------------------
// SVD Line: 17891

//  <item> SFDITEM_FIELD__DMA2_HIFCR_CDMEIF7
//    <name> CDMEIF7 </name>
//    <w> 
//    <i> [Bit 24] WO (@ 0x4002640C) Stream x clear direct mode error  interrupt flag (x = 7..4) </i>
//    <check> 
//      <loc> ( (unsigned int) DMA2_HIFCR ) </loc>
//      <o.24..24> CDMEIF7
//    </check>
//  </item>
//  


// ------------------------------  Field Item: DMA2_HIFCR_CFEIF7  ---------------------------------
// SVD Line: 17898

//  <item> SFDITEM_FIELD__DMA2_HIFCR_CFEIF7
//    <name> CFEIF7 </name>
//    <w> 
//    <i> [Bit 22] WO (@ 0x4002640C) Stream x clear FIFO error interrupt flag  (x = 7..4) </i>
//    <check> 
//      <loc> ( (unsigned int) DMA2_HIFCR ) </loc>
//      <o.22..22> CFEIF7
//    </check>
//  </item>
//  


// ------------------------------  Field Item: DMA2_HIFCR_CTCIF6  ---------------------------------
// SVD Line: 17905

//  <item> SFDITEM_FIELD__DMA2_HIFCR_CTCIF6
//    <name> CTCIF6 </name>
//    <w> 
//    <i> [Bit 21] WO (@ 0x4002640C) Stream x clear transfer complete  interrupt flag (x = 7..4) </i>
//    <check> 
//      <loc> ( (unsigned int) DMA2_HIFCR ) </loc>
//      <o.21..21> CTCIF6
//    </check>
//  </item>
//  


// ------------------------------  Field Item: DMA2_HIFCR_CHTIF6  ---------------------------------
// SVD Line: 17912

//  <item> SFDITEM_FIELD__DMA2_HIFCR_CHTIF6
//    <name> CHTIF6 </name>
//    <w> 
//    <i> [Bit 20] WO (@ 0x4002640C) Stream x clear half transfer interrupt  flag (x = 7..4) </i>
//    <check> 
//      <loc> ( (unsigned int) DMA2_HIFCR ) </loc>
//      <o.20..20> CHTIF6
//    </check>
//  </item>
//  


// ------------------------------  Field Item: DMA2_HIFCR_CTEIF6  ---------------------------------
// SVD Line: 17919

//  <item> SFDITEM_FIELD__DMA2_HIFCR_CTEIF6
//    <name> CTEIF6 </name>
//    <w> 
//    <i> [Bit 19] WO (@ 0x4002640C) Stream x clear transfer error interrupt  flag (x = 7..4) </i>
//    <check> 
//      <loc> ( (unsigned int) DMA2_HIFCR ) </loc>
//      <o.19..19> CTEIF6
//    </check>
//  </item>
//  


// -----------------------------  Field Item: DMA2_HIFCR_CDMEIF6  ---------------------------------
// SVD Line: 17926

//  <item> SFDITEM_FIELD__DMA2_HIFCR_CDMEIF6
//    <name> CDMEIF6 </name>
//    <w> 
//    <i> [Bit 18] WO (@ 0x4002640C) Stream x clear direct mode error  interrupt flag (x = 7..4) </i>
//    <check> 
//      <loc> ( (unsigned int) DMA2_HIFCR ) </loc>
//      <o.18..18> CDMEIF6
//    </check>
//  </item>
//  


// ------------------------------  Field Item: DMA2_HIFCR_CFEIF6  ---------------------------------
// SVD Line: 17933

//  <item> SFDITEM_FIELD__DMA2_HIFCR_CFEIF6
//    <name> CFEIF6 </name>
//    <w> 
//    <i> [Bit 16] WO (@ 0x4002640C) Stream x clear FIFO error interrupt flag  (x = 7..4) </i>
//    <check> 
//      <loc> ( (unsigned int) DMA2_HIFCR ) </loc>
//      <o.16..16> CFEIF6
//    </check>
//  </item>
//  


// ------------------------------  Field Item: DMA2_HIFCR_CTCIF5  ---------------------------------
// SVD Line: 17940

//  <item> SFDITEM_FIELD__DMA2_HIFCR_CTCIF5
//    <name> CTCIF5 </name>
//    <w> 
//    <i> [Bit 11] WO (@ 0x4002640C) Stream x clear transfer complete  interrupt flag (x = 7..4) </i>
//    <check> 
//      <loc> ( (unsigned int) DMA2_HIFCR ) </loc>
//      <o.11..11> CTCIF5
//    </check>
//  </item>
//  


// ------------------------------  Field Item: DMA2_HIFCR_CHTIF5  ---------------------------------
// SVD Line: 17947

//  <item> SFDITEM_FIELD__DMA2_HIFCR_CHTIF5
//    <name> CHTIF5 </name>
//    <w> 
//    <i> [Bit 10] WO (@ 0x4002640C) Stream x clear half transfer interrupt  flag (x = 7..4) </i>
//    <check> 
//      <loc> ( (unsigned int) DMA2_HIFCR ) </loc>
//      <o.10..10> CHTIF5
//    </check>
//  </item>
//  


// ------------------------------  Field Item: DMA2_HIFCR_CTEIF5  ---------------------------------
// SVD Line: 17954

//  <item> SFDITEM_FIELD__DMA2_HIFCR_CTEIF5
//    <name> CTEIF5 </name>
//    <w> 
//    <i> [Bit 9] WO (@ 0x4002640C) Stream x clear transfer error interrupt  flag (x = 7..4) </i>
//    <check> 
//      <loc> ( (unsigned int) DMA2_HIFCR ) </loc>
//      <o.9..9> CTEIF5
//    </check>
//  </item>
//  


// -----------------------------  Field Item: DMA2_HIFCR_CDMEIF5  ---------------------------------
// SVD Line: 17961

//  <item> SFDITEM_FIELD__DMA2_HIFCR_CDMEIF5
//    <name> CDMEIF5 </name>
//    <w> 
//    <i> [Bit 8] WO (@ 0x4002640C) Stream x clear direct mode error  interrupt flag (x = 7..4) </i>
//    <check> 
//      <loc> ( (unsigned int) DMA2_HIFCR ) </loc>
//      <o.8..8> CDMEIF5
//    </check>
//  </item>
//  


// ------------------------------  Field Item: DMA2_HIFCR_CFEIF5  ---------------------------------
// SVD Line: 17968

//  <item> SFDITEM_FIELD__DMA2_HIFCR_CFEIF5
//    <name> CFEIF5 </name>
//    <w> 
//    <i> [Bit 6] WO (@ 0x4002640C) Stream x clear FIFO error interrupt flag  (x = 7..4) </i>
//    <check> 
//      <loc> ( (unsigned int) DMA2_HIFCR ) </loc>
//      <o.6..6> CFEIF5
//    </check>
//  </item>
//  


// ------------------------------  Field Item: DMA2_HIFCR_CTCIF4  ---------------------------------
// SVD Line: 17975

//  <item> SFDITEM_FIELD__DMA2_HIFCR_CTCIF4
//    <name> CTCIF4 </name>
//    <w> 
//    <i> [Bit 5] WO (@ 0x4002640C) Stream x clear transfer complete  interrupt flag (x = 7..4) </i>
//    <check> 
//      <loc> ( (unsigned int) DMA2_HIFCR ) </loc>
//      <o.5..5> CTCIF4
//    </check>
//  </item>
//  


// ------------------------------  Field Item: DMA2_HIFCR_CHTIF4  ---------------------------------
// SVD Line: 17982

//  <item> SFDITEM_FIELD__DMA2_HIFCR_CHTIF4
//    <name> CHTIF4 </name>
//    <w> 
//    <i> [Bit 4] WO (@ 0x4002640C) Stream x clear half transfer interrupt  flag (x = 7..4) </i>
//    <check> 
//      <loc> ( (unsigned int) DMA2_HIFCR ) </loc>
//      <o.4..4> CHTIF4
//    </check>
//  </item>
//  


// ------------------------------  Field Item: DMA2_HIFCR_CTEIF4  ---------------------------------
// SVD Line: 17989

//  <item> SFDITEM_FIELD__DMA2_HIFCR_CTEIF4
//    <name> CTEIF4 </name>
//    <w> 
//    <i> [Bit 3] WO (@ 0x4002640C) Stream x clear transfer error interrupt  flag (x = 7..4) </i>
//    <check> 
//      <loc> ( (unsigned int) DMA2_HIFCR ) </loc>
//      <o.3..3> CTEIF4
//    </check>
//  </item>
//  


// -----------------------------  Field Item: DMA2_HIFCR_CDMEIF4  ---------------------------------
// SVD Line: 17996

//  <item> SFDITEM_FIELD__DMA2_HIFCR_CDMEIF4
//    <name> CDMEIF4 </name>
//    <w> 
//    <i> [Bit 2] WO (@ 0x4002640C) Stream x clear direct mode error  interrupt flag (x = 7..4) </i>
//    <check> 
//      <loc> ( (unsigned int) DMA2_HIFCR ) </loc>
//      <o.2..2> CDMEIF4
//    </check>
//  </item>
//  


// ------------------------------  Field Item: DMA2_HIFCR_CFEIF4  ---------------------------------
// SVD Line: 18003

//  <item> SFDITEM_FIELD__DMA2_HIFCR_CFEIF4
//    <name> CFEIF4 </name>
//    <w> 
//    <i> [Bit 0] WO (@ 0x4002640C) Stream x clear FIFO error interrupt flag  (x = 7..4) </i>
//    <check> 
//      <loc> ( (unsigned int) DMA2_HIFCR ) </loc>
//      <o.0..0> CFEIF4
//    </check>
//  </item>
//  


// -------------------------------  Register RTree: DMA2_HIFCR  -----------------------------------
// SVD Line: 17860

//  <rtree> SFDITEM_REG__DMA2_HIFCR
//    <name> HIFCR </name>
//    <w> 
//    <i> [Bits 31..0] WO (@ 0x4002640C) high interrupt flag clear  register </i>
//    <loc> ( (unsigned int)((DMA2_HIFCR >> 0) & 0xFFFFFFFF), ((DMA2_HIFCR = (DMA2_HIFCR & ~(0xF7D0F7DUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xF7D0F7D) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__DMA2_HIFCR_CTCIF7 </item>
//    <item> SFDITEM_FIELD__DMA2_HIFCR_CHTIF7 </item>
//    <item> SFDITEM_FIELD__DMA2_HIFCR_CTEIF7 </item>
//    <item> SFDITEM_FIELD__DMA2_HIFCR_CDMEIF7 </item>
//    <item> SFDITEM_FIELD__DMA2_HIFCR_CFEIF7 </item>
//    <item> SFDITEM_FIELD__DMA2_HIFCR_CTCIF6 </item>
//    <item> SFDITEM_FIELD__DMA2_HIFCR_CHTIF6 </item>
//    <item> SFDITEM_FIELD__DMA2_HIFCR_CTEIF6 </item>
//    <item> SFDITEM_FIELD__DMA2_HIFCR_CDMEIF6 </item>
//    <item> SFDITEM_FIELD__DMA2_HIFCR_CFEIF6 </item>
//    <item> SFDITEM_FIELD__DMA2_HIFCR_CTCIF5 </item>
//    <item> SFDITEM_FIELD__DMA2_HIFCR_CHTIF5 </item>
//    <item> SFDITEM_FIELD__DMA2_HIFCR_CTEIF5 </item>
//    <item> SFDITEM_FIELD__DMA2_HIFCR_CDMEIF5 </item>
//    <item> SFDITEM_FIELD__DMA2_HIFCR_CFEIF5 </item>
//    <item> SFDITEM_FIELD__DMA2_HIFCR_CTCIF4 </item>
//    <item> SFDITEM_FIELD__DMA2_HIFCR_CHTIF4 </item>
//    <item> SFDITEM_FIELD__DMA2_HIFCR_CTEIF4 </item>
//    <item> SFDITEM_FIELD__DMA2_HIFCR_CDMEIF4 </item>
//    <item> SFDITEM_FIELD__DMA2_HIFCR_CFEIF4 </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: DMA2_S0CR  --------------------------------
// SVD Line: 18012

unsigned int DMA2_S0CR __AT (0x40026410);



// -------------------------------  Field Item: DMA2_S0CR_CHSEL  ----------------------------------
// SVD Line: 18022

//  <item> SFDITEM_FIELD__DMA2_S0CR_CHSEL
//    <name> CHSEL </name>
//    <rw> 
//    <i> [Bits 27..25] RW (@ 0x40026410) Channel selection </i>
//    <edit> 
//      <loc> ( (unsigned char)((DMA2_S0CR >> 25) & 0x7), ((DMA2_S0CR = (DMA2_S0CR & ~(0x7UL << 25 )) | ((unsigned long)(Gui_u8:GuiVal & 0x7) << 25 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: DMA2_S0CR_MBURST  ----------------------------------
// SVD Line: 18028

//  <item> SFDITEM_FIELD__DMA2_S0CR_MBURST
//    <name> MBURST </name>
//    <rw> 
//    <i> [Bits 24..23] RW (@ 0x40026410) Memory burst transfer  configuration </i>
//    <edit> 
//      <loc> ( (unsigned char)((DMA2_S0CR >> 23) & 0x3), ((DMA2_S0CR = (DMA2_S0CR & ~(0x3UL << 23 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 23 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: DMA2_S0CR_PBURST  ----------------------------------
// SVD Line: 18035

//  <item> SFDITEM_FIELD__DMA2_S0CR_PBURST
//    <name> PBURST </name>
//    <rw> 
//    <i> [Bits 22..21] RW (@ 0x40026410) Peripheral burst transfer  configuration </i>
//    <edit> 
//      <loc> ( (unsigned char)((DMA2_S0CR >> 21) & 0x3), ((DMA2_S0CR = (DMA2_S0CR & ~(0x3UL << 21 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 21 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Field Item: DMA2_S0CR_CT  ------------------------------------
// SVD Line: 18042

//  <item> SFDITEM_FIELD__DMA2_S0CR_CT
//    <name> CT </name>
//    <rw> 
//    <i> [Bit 19] RW (@ 0x40026410) Current target (only in double buffer  mode) </i>
//    <check> 
//      <loc> ( (unsigned int) DMA2_S0CR ) </loc>
//      <o.19..19> CT
//    </check>
//  </item>
//  


// --------------------------------  Field Item: DMA2_S0CR_DBM  -----------------------------------
// SVD Line: 18049

//  <item> SFDITEM_FIELD__DMA2_S0CR_DBM
//    <name> DBM </name>
//    <rw> 
//    <i> [Bit 18] RW (@ 0x40026410) Double buffer mode </i>
//    <check> 
//      <loc> ( (unsigned int) DMA2_S0CR ) </loc>
//      <o.18..18> DBM
//    </check>
//  </item>
//  


// --------------------------------  Field Item: DMA2_S0CR_PL  ------------------------------------
// SVD Line: 18055

//  <item> SFDITEM_FIELD__DMA2_S0CR_PL
//    <name> PL </name>
//    <rw> 
//    <i> [Bits 17..16] RW (@ 0x40026410) Priority level </i>
//    <edit> 
//      <loc> ( (unsigned char)((DMA2_S0CR >> 16) & 0x3), ((DMA2_S0CR = (DMA2_S0CR & ~(0x3UL << 16 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 16 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: DMA2_S0CR_PINCOS  ----------------------------------
// SVD Line: 18061

//  <item> SFDITEM_FIELD__DMA2_S0CR_PINCOS
//    <name> PINCOS </name>
//    <rw> 
//    <i> [Bit 15] RW (@ 0x40026410) Peripheral increment offset  size </i>
//    <check> 
//      <loc> ( (unsigned int) DMA2_S0CR ) </loc>
//      <o.15..15> PINCOS
//    </check>
//  </item>
//  


// -------------------------------  Field Item: DMA2_S0CR_MSIZE  ----------------------------------
// SVD Line: 18068

//  <item> SFDITEM_FIELD__DMA2_S0CR_MSIZE
//    <name> MSIZE </name>
//    <rw> 
//    <i> [Bits 14..13] RW (@ 0x40026410) Memory data size </i>
//    <edit> 
//      <loc> ( (unsigned char)((DMA2_S0CR >> 13) & 0x3), ((DMA2_S0CR = (DMA2_S0CR & ~(0x3UL << 13 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 13 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Field Item: DMA2_S0CR_PSIZE  ----------------------------------
// SVD Line: 18074

//  <item> SFDITEM_FIELD__DMA2_S0CR_PSIZE
//    <name> PSIZE </name>
//    <rw> 
//    <i> [Bits 12..11] RW (@ 0x40026410) Peripheral data size </i>
//    <edit> 
//      <loc> ( (unsigned char)((DMA2_S0CR >> 11) & 0x3), ((DMA2_S0CR = (DMA2_S0CR & ~(0x3UL << 11 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 11 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Field Item: DMA2_S0CR_MINC  -----------------------------------
// SVD Line: 18080

//  <item> SFDITEM_FIELD__DMA2_S0CR_MINC
//    <name> MINC </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x40026410) Memory increment mode </i>
//    <check> 
//      <loc> ( (unsigned int) DMA2_S0CR ) </loc>
//      <o.10..10> MINC
//    </check>
//  </item>
//  


// -------------------------------  Field Item: DMA2_S0CR_PINC  -----------------------------------
// SVD Line: 18086

//  <item> SFDITEM_FIELD__DMA2_S0CR_PINC
//    <name> PINC </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x40026410) Peripheral increment mode </i>
//    <check> 
//      <loc> ( (unsigned int) DMA2_S0CR ) </loc>
//      <o.9..9> PINC
//    </check>
//  </item>
//  


// -------------------------------  Field Item: DMA2_S0CR_CIRC  -----------------------------------
// SVD Line: 18092

//  <item> SFDITEM_FIELD__DMA2_S0CR_CIRC
//    <name> CIRC </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x40026410) Circular mode </i>
//    <check> 
//      <loc> ( (unsigned int) DMA2_S0CR ) </loc>
//      <o.8..8> CIRC
//    </check>
//  </item>
//  


// --------------------------------  Field Item: DMA2_S0CR_DIR  -----------------------------------
// SVD Line: 18098

//  <item> SFDITEM_FIELD__DMA2_S0CR_DIR
//    <name> DIR </name>
//    <rw> 
//    <i> [Bits 7..6] RW (@ 0x40026410) Data transfer direction </i>
//    <edit> 
//      <loc> ( (unsigned char)((DMA2_S0CR >> 6) & 0x3), ((DMA2_S0CR = (DMA2_S0CR & ~(0x3UL << 6 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 6 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: DMA2_S0CR_PFCTRL  ----------------------------------
// SVD Line: 18104

//  <item> SFDITEM_FIELD__DMA2_S0CR_PFCTRL
//    <name> PFCTRL </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x40026410) Peripheral flow controller </i>
//    <check> 
//      <loc> ( (unsigned int) DMA2_S0CR ) </loc>
//      <o.5..5> PFCTRL
//    </check>
//  </item>
//  


// -------------------------------  Field Item: DMA2_S0CR_TCIE  -----------------------------------
// SVD Line: 18110

//  <item> SFDITEM_FIELD__DMA2_S0CR_TCIE
//    <name> TCIE </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x40026410) Transfer complete interrupt  enable </i>
//    <check> 
//      <loc> ( (unsigned int) DMA2_S0CR ) </loc>
//      <o.4..4> TCIE
//    </check>
//  </item>
//  


// -------------------------------  Field Item: DMA2_S0CR_HTIE  -----------------------------------
// SVD Line: 18117

//  <item> SFDITEM_FIELD__DMA2_S0CR_HTIE
//    <name> HTIE </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x40026410) Half transfer interrupt  enable </i>
//    <check> 
//      <loc> ( (unsigned int) DMA2_S0CR ) </loc>
//      <o.3..3> HTIE
//    </check>
//  </item>
//  


// -------------------------------  Field Item: DMA2_S0CR_TEIE  -----------------------------------
// SVD Line: 18124

//  <item> SFDITEM_FIELD__DMA2_S0CR_TEIE
//    <name> TEIE </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x40026410) Transfer error interrupt  enable </i>
//    <check> 
//      <loc> ( (unsigned int) DMA2_S0CR ) </loc>
//      <o.2..2> TEIE
//    </check>
//  </item>
//  


// -------------------------------  Field Item: DMA2_S0CR_DMEIE  ----------------------------------
// SVD Line: 18131

//  <item> SFDITEM_FIELD__DMA2_S0CR_DMEIE
//    <name> DMEIE </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x40026410) Direct mode error interrupt  enable </i>
//    <check> 
//      <loc> ( (unsigned int) DMA2_S0CR ) </loc>
//      <o.1..1> DMEIE
//    </check>
//  </item>
//  


// --------------------------------  Field Item: DMA2_S0CR_EN  ------------------------------------
// SVD Line: 18138

//  <item> SFDITEM_FIELD__DMA2_S0CR_EN
//    <name> EN </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40026410) Stream enable / flag stream ready when  read low </i>
//    <check> 
//      <loc> ( (unsigned int) DMA2_S0CR ) </loc>
//      <o.0..0> EN
//    </check>
//  </item>
//  


// --------------------------------  Register RTree: DMA2_S0CR  -----------------------------------
// SVD Line: 18012

//  <rtree> SFDITEM_REG__DMA2_S0CR
//    <name> S0CR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40026410) stream x configuration  register </i>
//    <loc> ( (unsigned int)((DMA2_S0CR >> 0) & 0xFFFFFFFF), ((DMA2_S0CR = (DMA2_S0CR & ~(0xFEFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFEFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__DMA2_S0CR_CHSEL </item>
//    <item> SFDITEM_FIELD__DMA2_S0CR_MBURST </item>
//    <item> SFDITEM_FIELD__DMA2_S0CR_PBURST </item>
//    <item> SFDITEM_FIELD__DMA2_S0CR_CT </item>
//    <item> SFDITEM_FIELD__DMA2_S0CR_DBM </item>
//    <item> SFDITEM_FIELD__DMA2_S0CR_PL </item>
//    <item> SFDITEM_FIELD__DMA2_S0CR_PINCOS </item>
//    <item> SFDITEM_FIELD__DMA2_S0CR_MSIZE </item>
//    <item> SFDITEM_FIELD__DMA2_S0CR_PSIZE </item>
//    <item> SFDITEM_FIELD__DMA2_S0CR_MINC </item>
//    <item> SFDITEM_FIELD__DMA2_S0CR_PINC </item>
//    <item> SFDITEM_FIELD__DMA2_S0CR_CIRC </item>
//    <item> SFDITEM_FIELD__DMA2_S0CR_DIR </item>
//    <item> SFDITEM_FIELD__DMA2_S0CR_PFCTRL </item>
//    <item> SFDITEM_FIELD__DMA2_S0CR_TCIE </item>
//    <item> SFDITEM_FIELD__DMA2_S0CR_HTIE </item>
//    <item> SFDITEM_FIELD__DMA2_S0CR_TEIE </item>
//    <item> SFDITEM_FIELD__DMA2_S0CR_DMEIE </item>
//    <item> SFDITEM_FIELD__DMA2_S0CR_EN </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: DMA2_S0NDTR  -------------------------------
// SVD Line: 18147

unsigned int DMA2_S0NDTR __AT (0x40026414);



// -------------------------------  Field Item: DMA2_S0NDTR_NDT  ----------------------------------
// SVD Line: 18157

//  <item> SFDITEM_FIELD__DMA2_S0NDTR_NDT
//    <name> NDT </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x40026414) Number of data items to  transfer </i>
//    <edit> 
//      <loc> ( (unsigned short)((DMA2_S0NDTR >> 0) & 0xFFFF), ((DMA2_S0NDTR = (DMA2_S0NDTR & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: DMA2_S0NDTR  ----------------------------------
// SVD Line: 18147

//  <rtree> SFDITEM_REG__DMA2_S0NDTR
//    <name> S0NDTR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40026414) stream x number of data  register </i>
//    <loc> ( (unsigned int)((DMA2_S0NDTR >> 0) & 0xFFFFFFFF), ((DMA2_S0NDTR = (DMA2_S0NDTR & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__DMA2_S0NDTR_NDT </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: DMA2_S0PAR  -------------------------------
// SVD Line: 18166

unsigned int DMA2_S0PAR __AT (0x40026418);



// --------------------------------  Field Item: DMA2_S0PAR_PA  -----------------------------------
// SVD Line: 18176

//  <item> SFDITEM_FIELD__DMA2_S0PAR_PA
//    <name> PA </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40026418) Peripheral address </i>
//    <edit> 
//      <loc> ( (unsigned int)((DMA2_S0PAR >> 0) & 0xFFFFFFFF), ((DMA2_S0PAR = (DMA2_S0PAR & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: DMA2_S0PAR  -----------------------------------
// SVD Line: 18166

//  <rtree> SFDITEM_REG__DMA2_S0PAR
//    <name> S0PAR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40026418) stream x peripheral address  register </i>
//    <loc> ( (unsigned int)((DMA2_S0PAR >> 0) & 0xFFFFFFFF), ((DMA2_S0PAR = (DMA2_S0PAR & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__DMA2_S0PAR_PA </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: DMA2_S0M0AR  -------------------------------
// SVD Line: 18184

unsigned int DMA2_S0M0AR __AT (0x4002641C);



// -------------------------------  Field Item: DMA2_S0M0AR_M0A  ----------------------------------
// SVD Line: 18194

//  <item> SFDITEM_FIELD__DMA2_S0M0AR_M0A
//    <name> M0A </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4002641C) Memory 0 address </i>
//    <edit> 
//      <loc> ( (unsigned int)((DMA2_S0M0AR >> 0) & 0xFFFFFFFF), ((DMA2_S0M0AR = (DMA2_S0M0AR & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: DMA2_S0M0AR  ----------------------------------
// SVD Line: 18184

//  <rtree> SFDITEM_REG__DMA2_S0M0AR
//    <name> S0M0AR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4002641C) stream x memory 0 address  register </i>
//    <loc> ( (unsigned int)((DMA2_S0M0AR >> 0) & 0xFFFFFFFF), ((DMA2_S0M0AR = (DMA2_S0M0AR & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__DMA2_S0M0AR_M0A </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: DMA2_S0M1AR  -------------------------------
// SVD Line: 18202

unsigned int DMA2_S0M1AR __AT (0x40026420);



// -------------------------------  Field Item: DMA2_S0M1AR_M1A  ----------------------------------
// SVD Line: 18212

//  <item> SFDITEM_FIELD__DMA2_S0M1AR_M1A
//    <name> M1A </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40026420) Memory 1 address (used in case of Double  buffer mode) </i>
//    <edit> 
//      <loc> ( (unsigned int)((DMA2_S0M1AR >> 0) & 0xFFFFFFFF), ((DMA2_S0M1AR = (DMA2_S0M1AR & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: DMA2_S0M1AR  ----------------------------------
// SVD Line: 18202

//  <rtree> SFDITEM_REG__DMA2_S0M1AR
//    <name> S0M1AR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40026420) stream x memory 1 address  register </i>
//    <loc> ( (unsigned int)((DMA2_S0M1AR >> 0) & 0xFFFFFFFF), ((DMA2_S0M1AR = (DMA2_S0M1AR & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__DMA2_S0M1AR_M1A </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: DMA2_S0FCR  -------------------------------
// SVD Line: 18221

unsigned int DMA2_S0FCR __AT (0x40026424);



// -------------------------------  Field Item: DMA2_S0FCR_FEIE  ----------------------------------
// SVD Line: 18229

//  <item> SFDITEM_FIELD__DMA2_S0FCR_FEIE
//    <name> FEIE </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x40026424) FIFO error interrupt  enable </i>
//    <check> 
//      <loc> ( (unsigned int) DMA2_S0FCR ) </loc>
//      <o.7..7> FEIE
//    </check>
//  </item>
//  


// --------------------------------  Field Item: DMA2_S0FCR_FS  -----------------------------------
// SVD Line: 18237

//  <item> SFDITEM_FIELD__DMA2_S0FCR_FS
//    <name> FS </name>
//    <r> 
//    <i> [Bits 5..3] RO (@ 0x40026424) FIFO status </i>
//    <edit> 
//      <loc> ( (unsigned char)((DMA2_S0FCR >> 3) & 0x7) ) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: DMA2_S0FCR_DMDIS  ----------------------------------
// SVD Line: 18244

//  <item> SFDITEM_FIELD__DMA2_S0FCR_DMDIS
//    <name> DMDIS </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x40026424) Direct mode disable </i>
//    <check> 
//      <loc> ( (unsigned int) DMA2_S0FCR ) </loc>
//      <o.2..2> DMDIS
//    </check>
//  </item>
//  


// -------------------------------  Field Item: DMA2_S0FCR_FTH  -----------------------------------
// SVD Line: 18251

//  <item> SFDITEM_FIELD__DMA2_S0FCR_FTH
//    <name> FTH </name>
//    <rw> 
//    <i> [Bits 1..0] RW (@ 0x40026424) FIFO threshold selection </i>
//    <edit> 
//      <loc> ( (unsigned char)((DMA2_S0FCR >> 0) & 0x3), ((DMA2_S0FCR = (DMA2_S0FCR & ~(0x3UL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: DMA2_S0FCR  -----------------------------------
// SVD Line: 18221

//  <rtree> SFDITEM_REG__DMA2_S0FCR
//    <name> S0FCR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40026424) stream x FIFO control register </i>
//    <loc> ( (unsigned int)((DMA2_S0FCR >> 0) & 0xFFFFFFFF), ((DMA2_S0FCR = (DMA2_S0FCR & ~(0x87UL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x87) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__DMA2_S0FCR_FEIE </item>
//    <item> SFDITEM_FIELD__DMA2_S0FCR_FS </item>
//    <item> SFDITEM_FIELD__DMA2_S0FCR_DMDIS </item>
//    <item> SFDITEM_FIELD__DMA2_S0FCR_FTH </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: DMA2_S1CR  --------------------------------
// SVD Line: 18260

unsigned int DMA2_S1CR __AT (0x40026428);



// -------------------------------  Field Item: DMA2_S1CR_CHSEL  ----------------------------------
// SVD Line: 18270

//  <item> SFDITEM_FIELD__DMA2_S1CR_CHSEL
//    <name> CHSEL </name>
//    <rw> 
//    <i> [Bits 27..25] RW (@ 0x40026428) Channel selection </i>
//    <edit> 
//      <loc> ( (unsigned char)((DMA2_S1CR >> 25) & 0x7), ((DMA2_S1CR = (DMA2_S1CR & ~(0x7UL << 25 )) | ((unsigned long)(Gui_u8:GuiVal & 0x7) << 25 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: DMA2_S1CR_MBURST  ----------------------------------
// SVD Line: 18276

//  <item> SFDITEM_FIELD__DMA2_S1CR_MBURST
//    <name> MBURST </name>
//    <rw> 
//    <i> [Bits 24..23] RW (@ 0x40026428) Memory burst transfer  configuration </i>
//    <edit> 
//      <loc> ( (unsigned char)((DMA2_S1CR >> 23) & 0x3), ((DMA2_S1CR = (DMA2_S1CR & ~(0x3UL << 23 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 23 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: DMA2_S1CR_PBURST  ----------------------------------
// SVD Line: 18283

//  <item> SFDITEM_FIELD__DMA2_S1CR_PBURST
//    <name> PBURST </name>
//    <rw> 
//    <i> [Bits 22..21] RW (@ 0x40026428) Peripheral burst transfer  configuration </i>
//    <edit> 
//      <loc> ( (unsigned char)((DMA2_S1CR >> 21) & 0x3), ((DMA2_S1CR = (DMA2_S1CR & ~(0x3UL << 21 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 21 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Field Item: DMA2_S1CR_ACK  -----------------------------------
// SVD Line: 18290

//  <item> SFDITEM_FIELD__DMA2_S1CR_ACK
//    <name> ACK </name>
//    <rw> 
//    <i> [Bit 20] RW (@ 0x40026428) ACK </i>
//    <check> 
//      <loc> ( (unsigned int) DMA2_S1CR ) </loc>
//      <o.20..20> ACK
//    </check>
//  </item>
//  


// --------------------------------  Field Item: DMA2_S1CR_CT  ------------------------------------
// SVD Line: 18296

//  <item> SFDITEM_FIELD__DMA2_S1CR_CT
//    <name> CT </name>
//    <rw> 
//    <i> [Bit 19] RW (@ 0x40026428) Current target (only in double buffer  mode) </i>
//    <check> 
//      <loc> ( (unsigned int) DMA2_S1CR ) </loc>
//      <o.19..19> CT
//    </check>
//  </item>
//  


// --------------------------------  Field Item: DMA2_S1CR_DBM  -----------------------------------
// SVD Line: 18303

//  <item> SFDITEM_FIELD__DMA2_S1CR_DBM
//    <name> DBM </name>
//    <rw> 
//    <i> [Bit 18] RW (@ 0x40026428) Double buffer mode </i>
//    <check> 
//      <loc> ( (unsigned int) DMA2_S1CR ) </loc>
//      <o.18..18> DBM
//    </check>
//  </item>
//  


// --------------------------------  Field Item: DMA2_S1CR_PL  ------------------------------------
// SVD Line: 18309

//  <item> SFDITEM_FIELD__DMA2_S1CR_PL
//    <name> PL </name>
//    <rw> 
//    <i> [Bits 17..16] RW (@ 0x40026428) Priority level </i>
//    <edit> 
//      <loc> ( (unsigned char)((DMA2_S1CR >> 16) & 0x3), ((DMA2_S1CR = (DMA2_S1CR & ~(0x3UL << 16 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 16 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: DMA2_S1CR_PINCOS  ----------------------------------
// SVD Line: 18315

//  <item> SFDITEM_FIELD__DMA2_S1CR_PINCOS
//    <name> PINCOS </name>
//    <rw> 
//    <i> [Bit 15] RW (@ 0x40026428) Peripheral increment offset  size </i>
//    <check> 
//      <loc> ( (unsigned int) DMA2_S1CR ) </loc>
//      <o.15..15> PINCOS
//    </check>
//  </item>
//  


// -------------------------------  Field Item: DMA2_S1CR_MSIZE  ----------------------------------
// SVD Line: 18322

//  <item> SFDITEM_FIELD__DMA2_S1CR_MSIZE
//    <name> MSIZE </name>
//    <rw> 
//    <i> [Bits 14..13] RW (@ 0x40026428) Memory data size </i>
//    <edit> 
//      <loc> ( (unsigned char)((DMA2_S1CR >> 13) & 0x3), ((DMA2_S1CR = (DMA2_S1CR & ~(0x3UL << 13 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 13 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Field Item: DMA2_S1CR_PSIZE  ----------------------------------
// SVD Line: 18328

//  <item> SFDITEM_FIELD__DMA2_S1CR_PSIZE
//    <name> PSIZE </name>
//    <rw> 
//    <i> [Bits 12..11] RW (@ 0x40026428) Peripheral data size </i>
//    <edit> 
//      <loc> ( (unsigned char)((DMA2_S1CR >> 11) & 0x3), ((DMA2_S1CR = (DMA2_S1CR & ~(0x3UL << 11 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 11 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Field Item: DMA2_S1CR_MINC  -----------------------------------
// SVD Line: 18334

//  <item> SFDITEM_FIELD__DMA2_S1CR_MINC
//    <name> MINC </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x40026428) Memory increment mode </i>
//    <check> 
//      <loc> ( (unsigned int) DMA2_S1CR ) </loc>
//      <o.10..10> MINC
//    </check>
//  </item>
//  


// -------------------------------  Field Item: DMA2_S1CR_PINC  -----------------------------------
// SVD Line: 18340

//  <item> SFDITEM_FIELD__DMA2_S1CR_PINC
//    <name> PINC </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x40026428) Peripheral increment mode </i>
//    <check> 
//      <loc> ( (unsigned int) DMA2_S1CR ) </loc>
//      <o.9..9> PINC
//    </check>
//  </item>
//  


// -------------------------------  Field Item: DMA2_S1CR_CIRC  -----------------------------------
// SVD Line: 18346

//  <item> SFDITEM_FIELD__DMA2_S1CR_CIRC
//    <name> CIRC </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x40026428) Circular mode </i>
//    <check> 
//      <loc> ( (unsigned int) DMA2_S1CR ) </loc>
//      <o.8..8> CIRC
//    </check>
//  </item>
//  


// --------------------------------  Field Item: DMA2_S1CR_DIR  -----------------------------------
// SVD Line: 18352

//  <item> SFDITEM_FIELD__DMA2_S1CR_DIR
//    <name> DIR </name>
//    <rw> 
//    <i> [Bits 7..6] RW (@ 0x40026428) Data transfer direction </i>
//    <edit> 
//      <loc> ( (unsigned char)((DMA2_S1CR >> 6) & 0x3), ((DMA2_S1CR = (DMA2_S1CR & ~(0x3UL << 6 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 6 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: DMA2_S1CR_PFCTRL  ----------------------------------
// SVD Line: 18358

//  <item> SFDITEM_FIELD__DMA2_S1CR_PFCTRL
//    <name> PFCTRL </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x40026428) Peripheral flow controller </i>
//    <check> 
//      <loc> ( (unsigned int) DMA2_S1CR ) </loc>
//      <o.5..5> PFCTRL
//    </check>
//  </item>
//  


// -------------------------------  Field Item: DMA2_S1CR_TCIE  -----------------------------------
// SVD Line: 18364

//  <item> SFDITEM_FIELD__DMA2_S1CR_TCIE
//    <name> TCIE </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x40026428) Transfer complete interrupt  enable </i>
//    <check> 
//      <loc> ( (unsigned int) DMA2_S1CR ) </loc>
//      <o.4..4> TCIE
//    </check>
//  </item>
//  


// -------------------------------  Field Item: DMA2_S1CR_HTIE  -----------------------------------
// SVD Line: 18371

//  <item> SFDITEM_FIELD__DMA2_S1CR_HTIE
//    <name> HTIE </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x40026428) Half transfer interrupt  enable </i>
//    <check> 
//      <loc> ( (unsigned int) DMA2_S1CR ) </loc>
//      <o.3..3> HTIE
//    </check>
//  </item>
//  


// -------------------------------  Field Item: DMA2_S1CR_TEIE  -----------------------------------
// SVD Line: 18378

//  <item> SFDITEM_FIELD__DMA2_S1CR_TEIE
//    <name> TEIE </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x40026428) Transfer error interrupt  enable </i>
//    <check> 
//      <loc> ( (unsigned int) DMA2_S1CR ) </loc>
//      <o.2..2> TEIE
//    </check>
//  </item>
//  


// -------------------------------  Field Item: DMA2_S1CR_DMEIE  ----------------------------------
// SVD Line: 18385

//  <item> SFDITEM_FIELD__DMA2_S1CR_DMEIE
//    <name> DMEIE </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x40026428) Direct mode error interrupt  enable </i>
//    <check> 
//      <loc> ( (unsigned int) DMA2_S1CR ) </loc>
//      <o.1..1> DMEIE
//    </check>
//  </item>
//  


// --------------------------------  Field Item: DMA2_S1CR_EN  ------------------------------------
// SVD Line: 18392

//  <item> SFDITEM_FIELD__DMA2_S1CR_EN
//    <name> EN </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40026428) Stream enable / flag stream ready when  read low </i>
//    <check> 
//      <loc> ( (unsigned int) DMA2_S1CR ) </loc>
//      <o.0..0> EN
//    </check>
//  </item>
//  


// --------------------------------  Register RTree: DMA2_S1CR  -----------------------------------
// SVD Line: 18260

//  <rtree> SFDITEM_REG__DMA2_S1CR
//    <name> S1CR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40026428) stream x configuration  register </i>
//    <loc> ( (unsigned int)((DMA2_S1CR >> 0) & 0xFFFFFFFF), ((DMA2_S1CR = (DMA2_S1CR & ~(0xFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__DMA2_S1CR_CHSEL </item>
//    <item> SFDITEM_FIELD__DMA2_S1CR_MBURST </item>
//    <item> SFDITEM_FIELD__DMA2_S1CR_PBURST </item>
//    <item> SFDITEM_FIELD__DMA2_S1CR_ACK </item>
//    <item> SFDITEM_FIELD__DMA2_S1CR_CT </item>
//    <item> SFDITEM_FIELD__DMA2_S1CR_DBM </item>
//    <item> SFDITEM_FIELD__DMA2_S1CR_PL </item>
//    <item> SFDITEM_FIELD__DMA2_S1CR_PINCOS </item>
//    <item> SFDITEM_FIELD__DMA2_S1CR_MSIZE </item>
//    <item> SFDITEM_FIELD__DMA2_S1CR_PSIZE </item>
//    <item> SFDITEM_FIELD__DMA2_S1CR_MINC </item>
//    <item> SFDITEM_FIELD__DMA2_S1CR_PINC </item>
//    <item> SFDITEM_FIELD__DMA2_S1CR_CIRC </item>
//    <item> SFDITEM_FIELD__DMA2_S1CR_DIR </item>
//    <item> SFDITEM_FIELD__DMA2_S1CR_PFCTRL </item>
//    <item> SFDITEM_FIELD__DMA2_S1CR_TCIE </item>
//    <item> SFDITEM_FIELD__DMA2_S1CR_HTIE </item>
//    <item> SFDITEM_FIELD__DMA2_S1CR_TEIE </item>
//    <item> SFDITEM_FIELD__DMA2_S1CR_DMEIE </item>
//    <item> SFDITEM_FIELD__DMA2_S1CR_EN </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: DMA2_S1NDTR  -------------------------------
// SVD Line: 18401

unsigned int DMA2_S1NDTR __AT (0x4002642C);



// -------------------------------  Field Item: DMA2_S1NDTR_NDT  ----------------------------------
// SVD Line: 18411

//  <item> SFDITEM_FIELD__DMA2_S1NDTR_NDT
//    <name> NDT </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x4002642C) Number of data items to  transfer </i>
//    <edit> 
//      <loc> ( (unsigned short)((DMA2_S1NDTR >> 0) & 0xFFFF), ((DMA2_S1NDTR = (DMA2_S1NDTR & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: DMA2_S1NDTR  ----------------------------------
// SVD Line: 18401

//  <rtree> SFDITEM_REG__DMA2_S1NDTR
//    <name> S1NDTR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4002642C) stream x number of data  register </i>
//    <loc> ( (unsigned int)((DMA2_S1NDTR >> 0) & 0xFFFFFFFF), ((DMA2_S1NDTR = (DMA2_S1NDTR & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__DMA2_S1NDTR_NDT </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: DMA2_S1PAR  -------------------------------
// SVD Line: 18420

unsigned int DMA2_S1PAR __AT (0x40026430);



// --------------------------------  Field Item: DMA2_S1PAR_PA  -----------------------------------
// SVD Line: 18430

//  <item> SFDITEM_FIELD__DMA2_S1PAR_PA
//    <name> PA </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40026430) Peripheral address </i>
//    <edit> 
//      <loc> ( (unsigned int)((DMA2_S1PAR >> 0) & 0xFFFFFFFF), ((DMA2_S1PAR = (DMA2_S1PAR & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: DMA2_S1PAR  -----------------------------------
// SVD Line: 18420

//  <rtree> SFDITEM_REG__DMA2_S1PAR
//    <name> S1PAR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40026430) stream x peripheral address  register </i>
//    <loc> ( (unsigned int)((DMA2_S1PAR >> 0) & 0xFFFFFFFF), ((DMA2_S1PAR = (DMA2_S1PAR & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__DMA2_S1PAR_PA </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: DMA2_S1M0AR  -------------------------------
// SVD Line: 18438

unsigned int DMA2_S1M0AR __AT (0x40026434);



// -------------------------------  Field Item: DMA2_S1M0AR_M0A  ----------------------------------
// SVD Line: 18448

//  <item> SFDITEM_FIELD__DMA2_S1M0AR_M0A
//    <name> M0A </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40026434) Memory 0 address </i>
//    <edit> 
//      <loc> ( (unsigned int)((DMA2_S1M0AR >> 0) & 0xFFFFFFFF), ((DMA2_S1M0AR = (DMA2_S1M0AR & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: DMA2_S1M0AR  ----------------------------------
// SVD Line: 18438

//  <rtree> SFDITEM_REG__DMA2_S1M0AR
//    <name> S1M0AR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40026434) stream x memory 0 address  register </i>
//    <loc> ( (unsigned int)((DMA2_S1M0AR >> 0) & 0xFFFFFFFF), ((DMA2_S1M0AR = (DMA2_S1M0AR & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__DMA2_S1M0AR_M0A </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: DMA2_S1M1AR  -------------------------------
// SVD Line: 18456

unsigned int DMA2_S1M1AR __AT (0x40026438);



// -------------------------------  Field Item: DMA2_S1M1AR_M1A  ----------------------------------
// SVD Line: 18466

//  <item> SFDITEM_FIELD__DMA2_S1M1AR_M1A
//    <name> M1A </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40026438) Memory 1 address (used in case of Double  buffer mode) </i>
//    <edit> 
//      <loc> ( (unsigned int)((DMA2_S1M1AR >> 0) & 0xFFFFFFFF), ((DMA2_S1M1AR = (DMA2_S1M1AR & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: DMA2_S1M1AR  ----------------------------------
// SVD Line: 18456

//  <rtree> SFDITEM_REG__DMA2_S1M1AR
//    <name> S1M1AR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40026438) stream x memory 1 address  register </i>
//    <loc> ( (unsigned int)((DMA2_S1M1AR >> 0) & 0xFFFFFFFF), ((DMA2_S1M1AR = (DMA2_S1M1AR & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__DMA2_S1M1AR_M1A </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: DMA2_S1FCR  -------------------------------
// SVD Line: 18475

unsigned int DMA2_S1FCR __AT (0x4002643C);



// -------------------------------  Field Item: DMA2_S1FCR_FEIE  ----------------------------------
// SVD Line: 18483

//  <item> SFDITEM_FIELD__DMA2_S1FCR_FEIE
//    <name> FEIE </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x4002643C) FIFO error interrupt  enable </i>
//    <check> 
//      <loc> ( (unsigned int) DMA2_S1FCR ) </loc>
//      <o.7..7> FEIE
//    </check>
//  </item>
//  


// --------------------------------  Field Item: DMA2_S1FCR_FS  -----------------------------------
// SVD Line: 18491

//  <item> SFDITEM_FIELD__DMA2_S1FCR_FS
//    <name> FS </name>
//    <r> 
//    <i> [Bits 5..3] RO (@ 0x4002643C) FIFO status </i>
//    <edit> 
//      <loc> ( (unsigned char)((DMA2_S1FCR >> 3) & 0x7) ) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: DMA2_S1FCR_DMDIS  ----------------------------------
// SVD Line: 18498

//  <item> SFDITEM_FIELD__DMA2_S1FCR_DMDIS
//    <name> DMDIS </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x4002643C) Direct mode disable </i>
//    <check> 
//      <loc> ( (unsigned int) DMA2_S1FCR ) </loc>
//      <o.2..2> DMDIS
//    </check>
//  </item>
//  


// -------------------------------  Field Item: DMA2_S1FCR_FTH  -----------------------------------
// SVD Line: 18505

//  <item> SFDITEM_FIELD__DMA2_S1FCR_FTH
//    <name> FTH </name>
//    <rw> 
//    <i> [Bits 1..0] RW (@ 0x4002643C) FIFO threshold selection </i>
//    <edit> 
//      <loc> ( (unsigned char)((DMA2_S1FCR >> 0) & 0x3), ((DMA2_S1FCR = (DMA2_S1FCR & ~(0x3UL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: DMA2_S1FCR  -----------------------------------
// SVD Line: 18475

//  <rtree> SFDITEM_REG__DMA2_S1FCR
//    <name> S1FCR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4002643C) stream x FIFO control register </i>
//    <loc> ( (unsigned int)((DMA2_S1FCR >> 0) & 0xFFFFFFFF), ((DMA2_S1FCR = (DMA2_S1FCR & ~(0x87UL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x87) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__DMA2_S1FCR_FEIE </item>
//    <item> SFDITEM_FIELD__DMA2_S1FCR_FS </item>
//    <item> SFDITEM_FIELD__DMA2_S1FCR_DMDIS </item>
//    <item> SFDITEM_FIELD__DMA2_S1FCR_FTH </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: DMA2_S2CR  --------------------------------
// SVD Line: 18514

unsigned int DMA2_S2CR __AT (0x40026440);



// -------------------------------  Field Item: DMA2_S2CR_CHSEL  ----------------------------------
// SVD Line: 18524

//  <item> SFDITEM_FIELD__DMA2_S2CR_CHSEL
//    <name> CHSEL </name>
//    <rw> 
//    <i> [Bits 27..25] RW (@ 0x40026440) Channel selection </i>
//    <edit> 
//      <loc> ( (unsigned char)((DMA2_S2CR >> 25) & 0x7), ((DMA2_S2CR = (DMA2_S2CR & ~(0x7UL << 25 )) | ((unsigned long)(Gui_u8:GuiVal & 0x7) << 25 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: DMA2_S2CR_MBURST  ----------------------------------
// SVD Line: 18530

//  <item> SFDITEM_FIELD__DMA2_S2CR_MBURST
//    <name> MBURST </name>
//    <rw> 
//    <i> [Bits 24..23] RW (@ 0x40026440) Memory burst transfer  configuration </i>
//    <edit> 
//      <loc> ( (unsigned char)((DMA2_S2CR >> 23) & 0x3), ((DMA2_S2CR = (DMA2_S2CR & ~(0x3UL << 23 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 23 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: DMA2_S2CR_PBURST  ----------------------------------
// SVD Line: 18537

//  <item> SFDITEM_FIELD__DMA2_S2CR_PBURST
//    <name> PBURST </name>
//    <rw> 
//    <i> [Bits 22..21] RW (@ 0x40026440) Peripheral burst transfer  configuration </i>
//    <edit> 
//      <loc> ( (unsigned char)((DMA2_S2CR >> 21) & 0x3), ((DMA2_S2CR = (DMA2_S2CR & ~(0x3UL << 21 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 21 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Field Item: DMA2_S2CR_ACK  -----------------------------------
// SVD Line: 18544

//  <item> SFDITEM_FIELD__DMA2_S2CR_ACK
//    <name> ACK </name>
//    <rw> 
//    <i> [Bit 20] RW (@ 0x40026440) ACK </i>
//    <check> 
//      <loc> ( (unsigned int) DMA2_S2CR ) </loc>
//      <o.20..20> ACK
//    </check>
//  </item>
//  


// --------------------------------  Field Item: DMA2_S2CR_CT  ------------------------------------
// SVD Line: 18550

//  <item> SFDITEM_FIELD__DMA2_S2CR_CT
//    <name> CT </name>
//    <rw> 
//    <i> [Bit 19] RW (@ 0x40026440) Current target (only in double buffer  mode) </i>
//    <check> 
//      <loc> ( (unsigned int) DMA2_S2CR ) </loc>
//      <o.19..19> CT
//    </check>
//  </item>
//  


// --------------------------------  Field Item: DMA2_S2CR_DBM  -----------------------------------
// SVD Line: 18557

//  <item> SFDITEM_FIELD__DMA2_S2CR_DBM
//    <name> DBM </name>
//    <rw> 
//    <i> [Bit 18] RW (@ 0x40026440) Double buffer mode </i>
//    <check> 
//      <loc> ( (unsigned int) DMA2_S2CR ) </loc>
//      <o.18..18> DBM
//    </check>
//  </item>
//  


// --------------------------------  Field Item: DMA2_S2CR_PL  ------------------------------------
// SVD Line: 18563

//  <item> SFDITEM_FIELD__DMA2_S2CR_PL
//    <name> PL </name>
//    <rw> 
//    <i> [Bits 17..16] RW (@ 0x40026440) Priority level </i>
//    <edit> 
//      <loc> ( (unsigned char)((DMA2_S2CR >> 16) & 0x3), ((DMA2_S2CR = (DMA2_S2CR & ~(0x3UL << 16 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 16 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: DMA2_S2CR_PINCOS  ----------------------------------
// SVD Line: 18569

//  <item> SFDITEM_FIELD__DMA2_S2CR_PINCOS
//    <name> PINCOS </name>
//    <rw> 
//    <i> [Bit 15] RW (@ 0x40026440) Peripheral increment offset  size </i>
//    <check> 
//      <loc> ( (unsigned int) DMA2_S2CR ) </loc>
//      <o.15..15> PINCOS
//    </check>
//  </item>
//  


// -------------------------------  Field Item: DMA2_S2CR_MSIZE  ----------------------------------
// SVD Line: 18576

//  <item> SFDITEM_FIELD__DMA2_S2CR_MSIZE
//    <name> MSIZE </name>
//    <rw> 
//    <i> [Bits 14..13] RW (@ 0x40026440) Memory data size </i>
//    <edit> 
//      <loc> ( (unsigned char)((DMA2_S2CR >> 13) & 0x3), ((DMA2_S2CR = (DMA2_S2CR & ~(0x3UL << 13 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 13 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Field Item: DMA2_S2CR_PSIZE  ----------------------------------
// SVD Line: 18582

//  <item> SFDITEM_FIELD__DMA2_S2CR_PSIZE
//    <name> PSIZE </name>
//    <rw> 
//    <i> [Bits 12..11] RW (@ 0x40026440) Peripheral data size </i>
//    <edit> 
//      <loc> ( (unsigned char)((DMA2_S2CR >> 11) & 0x3), ((DMA2_S2CR = (DMA2_S2CR & ~(0x3UL << 11 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 11 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Field Item: DMA2_S2CR_MINC  -----------------------------------
// SVD Line: 18588

//  <item> SFDITEM_FIELD__DMA2_S2CR_MINC
//    <name> MINC </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x40026440) Memory increment mode </i>
//    <check> 
//      <loc> ( (unsigned int) DMA2_S2CR ) </loc>
//      <o.10..10> MINC
//    </check>
//  </item>
//  


// -------------------------------  Field Item: DMA2_S2CR_PINC  -----------------------------------
// SVD Line: 18594

//  <item> SFDITEM_FIELD__DMA2_S2CR_PINC
//    <name> PINC </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x40026440) Peripheral increment mode </i>
//    <check> 
//      <loc> ( (unsigned int) DMA2_S2CR ) </loc>
//      <o.9..9> PINC
//    </check>
//  </item>
//  


// -------------------------------  Field Item: DMA2_S2CR_CIRC  -----------------------------------
// SVD Line: 18600

//  <item> SFDITEM_FIELD__DMA2_S2CR_CIRC
//    <name> CIRC </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x40026440) Circular mode </i>
//    <check> 
//      <loc> ( (unsigned int) DMA2_S2CR ) </loc>
//      <o.8..8> CIRC
//    </check>
//  </item>
//  


// --------------------------------  Field Item: DMA2_S2CR_DIR  -----------------------------------
// SVD Line: 18606

//  <item> SFDITEM_FIELD__DMA2_S2CR_DIR
//    <name> DIR </name>
//    <rw> 
//    <i> [Bits 7..6] RW (@ 0x40026440) Data transfer direction </i>
//    <edit> 
//      <loc> ( (unsigned char)((DMA2_S2CR >> 6) & 0x3), ((DMA2_S2CR = (DMA2_S2CR & ~(0x3UL << 6 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 6 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: DMA2_S2CR_PFCTRL  ----------------------------------
// SVD Line: 18612

//  <item> SFDITEM_FIELD__DMA2_S2CR_PFCTRL
//    <name> PFCTRL </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x40026440) Peripheral flow controller </i>
//    <check> 
//      <loc> ( (unsigned int) DMA2_S2CR ) </loc>
//      <o.5..5> PFCTRL
//    </check>
//  </item>
//  


// -------------------------------  Field Item: DMA2_S2CR_TCIE  -----------------------------------
// SVD Line: 18618

//  <item> SFDITEM_FIELD__DMA2_S2CR_TCIE
//    <name> TCIE </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x40026440) Transfer complete interrupt  enable </i>
//    <check> 
//      <loc> ( (unsigned int) DMA2_S2CR ) </loc>
//      <o.4..4> TCIE
//    </check>
//  </item>
//  


// -------------------------------  Field Item: DMA2_S2CR_HTIE  -----------------------------------
// SVD Line: 18625

//  <item> SFDITEM_FIELD__DMA2_S2CR_HTIE
//    <name> HTIE </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x40026440) Half transfer interrupt  enable </i>
//    <check> 
//      <loc> ( (unsigned int) DMA2_S2CR ) </loc>
//      <o.3..3> HTIE
//    </check>
//  </item>
//  


// -------------------------------  Field Item: DMA2_S2CR_TEIE  -----------------------------------
// SVD Line: 18632

//  <item> SFDITEM_FIELD__DMA2_S2CR_TEIE
//    <name> TEIE </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x40026440) Transfer error interrupt  enable </i>
//    <check> 
//      <loc> ( (unsigned int) DMA2_S2CR ) </loc>
//      <o.2..2> TEIE
//    </check>
//  </item>
//  


// -------------------------------  Field Item: DMA2_S2CR_DMEIE  ----------------------------------
// SVD Line: 18639

//  <item> SFDITEM_FIELD__DMA2_S2CR_DMEIE
//    <name> DMEIE </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x40026440) Direct mode error interrupt  enable </i>
//    <check> 
//      <loc> ( (unsigned int) DMA2_S2CR ) </loc>
//      <o.1..1> DMEIE
//    </check>
//  </item>
//  


// --------------------------------  Field Item: DMA2_S2CR_EN  ------------------------------------
// SVD Line: 18646

//  <item> SFDITEM_FIELD__DMA2_S2CR_EN
//    <name> EN </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40026440) Stream enable / flag stream ready when  read low </i>
//    <check> 
//      <loc> ( (unsigned int) DMA2_S2CR ) </loc>
//      <o.0..0> EN
//    </check>
//  </item>
//  


// --------------------------------  Register RTree: DMA2_S2CR  -----------------------------------
// SVD Line: 18514

//  <rtree> SFDITEM_REG__DMA2_S2CR
//    <name> S2CR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40026440) stream x configuration  register </i>
//    <loc> ( (unsigned int)((DMA2_S2CR >> 0) & 0xFFFFFFFF), ((DMA2_S2CR = (DMA2_S2CR & ~(0xFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__DMA2_S2CR_CHSEL </item>
//    <item> SFDITEM_FIELD__DMA2_S2CR_MBURST </item>
//    <item> SFDITEM_FIELD__DMA2_S2CR_PBURST </item>
//    <item> SFDITEM_FIELD__DMA2_S2CR_ACK </item>
//    <item> SFDITEM_FIELD__DMA2_S2CR_CT </item>
//    <item> SFDITEM_FIELD__DMA2_S2CR_DBM </item>
//    <item> SFDITEM_FIELD__DMA2_S2CR_PL </item>
//    <item> SFDITEM_FIELD__DMA2_S2CR_PINCOS </item>
//    <item> SFDITEM_FIELD__DMA2_S2CR_MSIZE </item>
//    <item> SFDITEM_FIELD__DMA2_S2CR_PSIZE </item>
//    <item> SFDITEM_FIELD__DMA2_S2CR_MINC </item>
//    <item> SFDITEM_FIELD__DMA2_S2CR_PINC </item>
//    <item> SFDITEM_FIELD__DMA2_S2CR_CIRC </item>
//    <item> SFDITEM_FIELD__DMA2_S2CR_DIR </item>
//    <item> SFDITEM_FIELD__DMA2_S2CR_PFCTRL </item>
//    <item> SFDITEM_FIELD__DMA2_S2CR_TCIE </item>
//    <item> SFDITEM_FIELD__DMA2_S2CR_HTIE </item>
//    <item> SFDITEM_FIELD__DMA2_S2CR_TEIE </item>
//    <item> SFDITEM_FIELD__DMA2_S2CR_DMEIE </item>
//    <item> SFDITEM_FIELD__DMA2_S2CR_EN </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: DMA2_S2NDTR  -------------------------------
// SVD Line: 18655

unsigned int DMA2_S2NDTR __AT (0x40026444);



// -------------------------------  Field Item: DMA2_S2NDTR_NDT  ----------------------------------
// SVD Line: 18665

//  <item> SFDITEM_FIELD__DMA2_S2NDTR_NDT
//    <name> NDT </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x40026444) Number of data items to  transfer </i>
//    <edit> 
//      <loc> ( (unsigned short)((DMA2_S2NDTR >> 0) & 0xFFFF), ((DMA2_S2NDTR = (DMA2_S2NDTR & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: DMA2_S2NDTR  ----------------------------------
// SVD Line: 18655

//  <rtree> SFDITEM_REG__DMA2_S2NDTR
//    <name> S2NDTR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40026444) stream x number of data  register </i>
//    <loc> ( (unsigned int)((DMA2_S2NDTR >> 0) & 0xFFFFFFFF), ((DMA2_S2NDTR = (DMA2_S2NDTR & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__DMA2_S2NDTR_NDT </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: DMA2_S2PAR  -------------------------------
// SVD Line: 18674

unsigned int DMA2_S2PAR __AT (0x40026448);



// --------------------------------  Field Item: DMA2_S2PAR_PA  -----------------------------------
// SVD Line: 18684

//  <item> SFDITEM_FIELD__DMA2_S2PAR_PA
//    <name> PA </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40026448) Peripheral address </i>
//    <edit> 
//      <loc> ( (unsigned int)((DMA2_S2PAR >> 0) & 0xFFFFFFFF), ((DMA2_S2PAR = (DMA2_S2PAR & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: DMA2_S2PAR  -----------------------------------
// SVD Line: 18674

//  <rtree> SFDITEM_REG__DMA2_S2PAR
//    <name> S2PAR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40026448) stream x peripheral address  register </i>
//    <loc> ( (unsigned int)((DMA2_S2PAR >> 0) & 0xFFFFFFFF), ((DMA2_S2PAR = (DMA2_S2PAR & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__DMA2_S2PAR_PA </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: DMA2_S2M0AR  -------------------------------
// SVD Line: 18692

unsigned int DMA2_S2M0AR __AT (0x4002644C);



// -------------------------------  Field Item: DMA2_S2M0AR_M0A  ----------------------------------
// SVD Line: 18702

//  <item> SFDITEM_FIELD__DMA2_S2M0AR_M0A
//    <name> M0A </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4002644C) Memory 0 address </i>
//    <edit> 
//      <loc> ( (unsigned int)((DMA2_S2M0AR >> 0) & 0xFFFFFFFF), ((DMA2_S2M0AR = (DMA2_S2M0AR & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: DMA2_S2M0AR  ----------------------------------
// SVD Line: 18692

//  <rtree> SFDITEM_REG__DMA2_S2M0AR
//    <name> S2M0AR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4002644C) stream x memory 0 address  register </i>
//    <loc> ( (unsigned int)((DMA2_S2M0AR >> 0) & 0xFFFFFFFF), ((DMA2_S2M0AR = (DMA2_S2M0AR & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__DMA2_S2M0AR_M0A </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: DMA2_S2M1AR  -------------------------------
// SVD Line: 18710

unsigned int DMA2_S2M1AR __AT (0x40026450);



// -------------------------------  Field Item: DMA2_S2M1AR_M1A  ----------------------------------
// SVD Line: 18720

//  <item> SFDITEM_FIELD__DMA2_S2M1AR_M1A
//    <name> M1A </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40026450) Memory 1 address (used in case of Double  buffer mode) </i>
//    <edit> 
//      <loc> ( (unsigned int)((DMA2_S2M1AR >> 0) & 0xFFFFFFFF), ((DMA2_S2M1AR = (DMA2_S2M1AR & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: DMA2_S2M1AR  ----------------------------------
// SVD Line: 18710

//  <rtree> SFDITEM_REG__DMA2_S2M1AR
//    <name> S2M1AR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40026450) stream x memory 1 address  register </i>
//    <loc> ( (unsigned int)((DMA2_S2M1AR >> 0) & 0xFFFFFFFF), ((DMA2_S2M1AR = (DMA2_S2M1AR & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__DMA2_S2M1AR_M1A </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: DMA2_S2FCR  -------------------------------
// SVD Line: 18729

unsigned int DMA2_S2FCR __AT (0x40026454);



// -------------------------------  Field Item: DMA2_S2FCR_FEIE  ----------------------------------
// SVD Line: 18737

//  <item> SFDITEM_FIELD__DMA2_S2FCR_FEIE
//    <name> FEIE </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x40026454) FIFO error interrupt  enable </i>
//    <check> 
//      <loc> ( (unsigned int) DMA2_S2FCR ) </loc>
//      <o.7..7> FEIE
//    </check>
//  </item>
//  


// --------------------------------  Field Item: DMA2_S2FCR_FS  -----------------------------------
// SVD Line: 18745

//  <item> SFDITEM_FIELD__DMA2_S2FCR_FS
//    <name> FS </name>
//    <r> 
//    <i> [Bits 5..3] RO (@ 0x40026454) FIFO status </i>
//    <edit> 
//      <loc> ( (unsigned char)((DMA2_S2FCR >> 3) & 0x7) ) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: DMA2_S2FCR_DMDIS  ----------------------------------
// SVD Line: 18752

//  <item> SFDITEM_FIELD__DMA2_S2FCR_DMDIS
//    <name> DMDIS </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x40026454) Direct mode disable </i>
//    <check> 
//      <loc> ( (unsigned int) DMA2_S2FCR ) </loc>
//      <o.2..2> DMDIS
//    </check>
//  </item>
//  


// -------------------------------  Field Item: DMA2_S2FCR_FTH  -----------------------------------
// SVD Line: 18759

//  <item> SFDITEM_FIELD__DMA2_S2FCR_FTH
//    <name> FTH </name>
//    <rw> 
//    <i> [Bits 1..0] RW (@ 0x40026454) FIFO threshold selection </i>
//    <edit> 
//      <loc> ( (unsigned char)((DMA2_S2FCR >> 0) & 0x3), ((DMA2_S2FCR = (DMA2_S2FCR & ~(0x3UL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: DMA2_S2FCR  -----------------------------------
// SVD Line: 18729

//  <rtree> SFDITEM_REG__DMA2_S2FCR
//    <name> S2FCR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40026454) stream x FIFO control register </i>
//    <loc> ( (unsigned int)((DMA2_S2FCR >> 0) & 0xFFFFFFFF), ((DMA2_S2FCR = (DMA2_S2FCR & ~(0x87UL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x87) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__DMA2_S2FCR_FEIE </item>
//    <item> SFDITEM_FIELD__DMA2_S2FCR_FS </item>
//    <item> SFDITEM_FIELD__DMA2_S2FCR_DMDIS </item>
//    <item> SFDITEM_FIELD__DMA2_S2FCR_FTH </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: DMA2_S3CR  --------------------------------
// SVD Line: 18768

unsigned int DMA2_S3CR __AT (0x40026458);



// -------------------------------  Field Item: DMA2_S3CR_CHSEL  ----------------------------------
// SVD Line: 18778

//  <item> SFDITEM_FIELD__DMA2_S3CR_CHSEL
//    <name> CHSEL </name>
//    <rw> 
//    <i> [Bits 27..25] RW (@ 0x40026458) Channel selection </i>
//    <edit> 
//      <loc> ( (unsigned char)((DMA2_S3CR >> 25) & 0x7), ((DMA2_S3CR = (DMA2_S3CR & ~(0x7UL << 25 )) | ((unsigned long)(Gui_u8:GuiVal & 0x7) << 25 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: DMA2_S3CR_MBURST  ----------------------------------
// SVD Line: 18784

//  <item> SFDITEM_FIELD__DMA2_S3CR_MBURST
//    <name> MBURST </name>
//    <rw> 
//    <i> [Bits 24..23] RW (@ 0x40026458) Memory burst transfer  configuration </i>
//    <edit> 
//      <loc> ( (unsigned char)((DMA2_S3CR >> 23) & 0x3), ((DMA2_S3CR = (DMA2_S3CR & ~(0x3UL << 23 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 23 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: DMA2_S3CR_PBURST  ----------------------------------
// SVD Line: 18791

//  <item> SFDITEM_FIELD__DMA2_S3CR_PBURST
//    <name> PBURST </name>
//    <rw> 
//    <i> [Bits 22..21] RW (@ 0x40026458) Peripheral burst transfer  configuration </i>
//    <edit> 
//      <loc> ( (unsigned char)((DMA2_S3CR >> 21) & 0x3), ((DMA2_S3CR = (DMA2_S3CR & ~(0x3UL << 21 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 21 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Field Item: DMA2_S3CR_ACK  -----------------------------------
// SVD Line: 18798

//  <item> SFDITEM_FIELD__DMA2_S3CR_ACK
//    <name> ACK </name>
//    <rw> 
//    <i> [Bit 20] RW (@ 0x40026458) ACK </i>
//    <check> 
//      <loc> ( (unsigned int) DMA2_S3CR ) </loc>
//      <o.20..20> ACK
//    </check>
//  </item>
//  


// --------------------------------  Field Item: DMA2_S3CR_CT  ------------------------------------
// SVD Line: 18804

//  <item> SFDITEM_FIELD__DMA2_S3CR_CT
//    <name> CT </name>
//    <rw> 
//    <i> [Bit 19] RW (@ 0x40026458) Current target (only in double buffer  mode) </i>
//    <check> 
//      <loc> ( (unsigned int) DMA2_S3CR ) </loc>
//      <o.19..19> CT
//    </check>
//  </item>
//  


// --------------------------------  Field Item: DMA2_S3CR_DBM  -----------------------------------
// SVD Line: 18811

//  <item> SFDITEM_FIELD__DMA2_S3CR_DBM
//    <name> DBM </name>
//    <rw> 
//    <i> [Bit 18] RW (@ 0x40026458) Double buffer mode </i>
//    <check> 
//      <loc> ( (unsigned int) DMA2_S3CR ) </loc>
//      <o.18..18> DBM
//    </check>
//  </item>
//  


// --------------------------------  Field Item: DMA2_S3CR_PL  ------------------------------------
// SVD Line: 18817

//  <item> SFDITEM_FIELD__DMA2_S3CR_PL
//    <name> PL </name>
//    <rw> 
//    <i> [Bits 17..16] RW (@ 0x40026458) Priority level </i>
//    <edit> 
//      <loc> ( (unsigned char)((DMA2_S3CR >> 16) & 0x3), ((DMA2_S3CR = (DMA2_S3CR & ~(0x3UL << 16 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 16 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: DMA2_S3CR_PINCOS  ----------------------------------
// SVD Line: 18823

//  <item> SFDITEM_FIELD__DMA2_S3CR_PINCOS
//    <name> PINCOS </name>
//    <rw> 
//    <i> [Bit 15] RW (@ 0x40026458) Peripheral increment offset  size </i>
//    <check> 
//      <loc> ( (unsigned int) DMA2_S3CR ) </loc>
//      <o.15..15> PINCOS
//    </check>
//  </item>
//  


// -------------------------------  Field Item: DMA2_S3CR_MSIZE  ----------------------------------
// SVD Line: 18830

//  <item> SFDITEM_FIELD__DMA2_S3CR_MSIZE
//    <name> MSIZE </name>
//    <rw> 
//    <i> [Bits 14..13] RW (@ 0x40026458) Memory data size </i>
//    <edit> 
//      <loc> ( (unsigned char)((DMA2_S3CR >> 13) & 0x3), ((DMA2_S3CR = (DMA2_S3CR & ~(0x3UL << 13 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 13 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Field Item: DMA2_S3CR_PSIZE  ----------------------------------
// SVD Line: 18836

//  <item> SFDITEM_FIELD__DMA2_S3CR_PSIZE
//    <name> PSIZE </name>
//    <rw> 
//    <i> [Bits 12..11] RW (@ 0x40026458) Peripheral data size </i>
//    <edit> 
//      <loc> ( (unsigned char)((DMA2_S3CR >> 11) & 0x3), ((DMA2_S3CR = (DMA2_S3CR & ~(0x3UL << 11 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 11 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Field Item: DMA2_S3CR_MINC  -----------------------------------
// SVD Line: 18842

//  <item> SFDITEM_FIELD__DMA2_S3CR_MINC
//    <name> MINC </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x40026458) Memory increment mode </i>
//    <check> 
//      <loc> ( (unsigned int) DMA2_S3CR ) </loc>
//      <o.10..10> MINC
//    </check>
//  </item>
//  


// -------------------------------  Field Item: DMA2_S3CR_PINC  -----------------------------------
// SVD Line: 18848

//  <item> SFDITEM_FIELD__DMA2_S3CR_PINC
//    <name> PINC </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x40026458) Peripheral increment mode </i>
//    <check> 
//      <loc> ( (unsigned int) DMA2_S3CR ) </loc>
//      <o.9..9> PINC
//    </check>
//  </item>
//  


// -------------------------------  Field Item: DMA2_S3CR_CIRC  -----------------------------------
// SVD Line: 18854

//  <item> SFDITEM_FIELD__DMA2_S3CR_CIRC
//    <name> CIRC </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x40026458) Circular mode </i>
//    <check> 
//      <loc> ( (unsigned int) DMA2_S3CR ) </loc>
//      <o.8..8> CIRC
//    </check>
//  </item>
//  


// --------------------------------  Field Item: DMA2_S3CR_DIR  -----------------------------------
// SVD Line: 18860

//  <item> SFDITEM_FIELD__DMA2_S3CR_DIR
//    <name> DIR </name>
//    <rw> 
//    <i> [Bits 7..6] RW (@ 0x40026458) Data transfer direction </i>
//    <edit> 
//      <loc> ( (unsigned char)((DMA2_S3CR >> 6) & 0x3), ((DMA2_S3CR = (DMA2_S3CR & ~(0x3UL << 6 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 6 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: DMA2_S3CR_PFCTRL  ----------------------------------
// SVD Line: 18866

//  <item> SFDITEM_FIELD__DMA2_S3CR_PFCTRL
//    <name> PFCTRL </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x40026458) Peripheral flow controller </i>
//    <check> 
//      <loc> ( (unsigned int) DMA2_S3CR ) </loc>
//      <o.5..5> PFCTRL
//    </check>
//  </item>
//  


// -------------------------------  Field Item: DMA2_S3CR_TCIE  -----------------------------------
// SVD Line: 18872

//  <item> SFDITEM_FIELD__DMA2_S3CR_TCIE
//    <name> TCIE </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x40026458) Transfer complete interrupt  enable </i>
//    <check> 
//      <loc> ( (unsigned int) DMA2_S3CR ) </loc>
//      <o.4..4> TCIE
//    </check>
//  </item>
//  


// -------------------------------  Field Item: DMA2_S3CR_HTIE  -----------------------------------
// SVD Line: 18879

//  <item> SFDITEM_FIELD__DMA2_S3CR_HTIE
//    <name> HTIE </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x40026458) Half transfer interrupt  enable </i>
//    <check> 
//      <loc> ( (unsigned int) DMA2_S3CR ) </loc>
//      <o.3..3> HTIE
//    </check>
//  </item>
//  


// -------------------------------  Field Item: DMA2_S3CR_TEIE  -----------------------------------
// SVD Line: 18886

//  <item> SFDITEM_FIELD__DMA2_S3CR_TEIE
//    <name> TEIE </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x40026458) Transfer error interrupt  enable </i>
//    <check> 
//      <loc> ( (unsigned int) DMA2_S3CR ) </loc>
//      <o.2..2> TEIE
//    </check>
//  </item>
//  


// -------------------------------  Field Item: DMA2_S3CR_DMEIE  ----------------------------------
// SVD Line: 18893

//  <item> SFDITEM_FIELD__DMA2_S3CR_DMEIE
//    <name> DMEIE </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x40026458) Direct mode error interrupt  enable </i>
//    <check> 
//      <loc> ( (unsigned int) DMA2_S3CR ) </loc>
//      <o.1..1> DMEIE
//    </check>
//  </item>
//  


// --------------------------------  Field Item: DMA2_S3CR_EN  ------------------------------------
// SVD Line: 18900

//  <item> SFDITEM_FIELD__DMA2_S3CR_EN
//    <name> EN </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40026458) Stream enable / flag stream ready when  read low </i>
//    <check> 
//      <loc> ( (unsigned int) DMA2_S3CR ) </loc>
//      <o.0..0> EN
//    </check>
//  </item>
//  


// --------------------------------  Register RTree: DMA2_S3CR  -----------------------------------
// SVD Line: 18768

//  <rtree> SFDITEM_REG__DMA2_S3CR
//    <name> S3CR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40026458) stream x configuration  register </i>
//    <loc> ( (unsigned int)((DMA2_S3CR >> 0) & 0xFFFFFFFF), ((DMA2_S3CR = (DMA2_S3CR & ~(0xFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__DMA2_S3CR_CHSEL </item>
//    <item> SFDITEM_FIELD__DMA2_S3CR_MBURST </item>
//    <item> SFDITEM_FIELD__DMA2_S3CR_PBURST </item>
//    <item> SFDITEM_FIELD__DMA2_S3CR_ACK </item>
//    <item> SFDITEM_FIELD__DMA2_S3CR_CT </item>
//    <item> SFDITEM_FIELD__DMA2_S3CR_DBM </item>
//    <item> SFDITEM_FIELD__DMA2_S3CR_PL </item>
//    <item> SFDITEM_FIELD__DMA2_S3CR_PINCOS </item>
//    <item> SFDITEM_FIELD__DMA2_S3CR_MSIZE </item>
//    <item> SFDITEM_FIELD__DMA2_S3CR_PSIZE </item>
//    <item> SFDITEM_FIELD__DMA2_S3CR_MINC </item>
//    <item> SFDITEM_FIELD__DMA2_S3CR_PINC </item>
//    <item> SFDITEM_FIELD__DMA2_S3CR_CIRC </item>
//    <item> SFDITEM_FIELD__DMA2_S3CR_DIR </item>
//    <item> SFDITEM_FIELD__DMA2_S3CR_PFCTRL </item>
//    <item> SFDITEM_FIELD__DMA2_S3CR_TCIE </item>
//    <item> SFDITEM_FIELD__DMA2_S3CR_HTIE </item>
//    <item> SFDITEM_FIELD__DMA2_S3CR_TEIE </item>
//    <item> SFDITEM_FIELD__DMA2_S3CR_DMEIE </item>
//    <item> SFDITEM_FIELD__DMA2_S3CR_EN </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: DMA2_S3NDTR  -------------------------------
// SVD Line: 18909

unsigned int DMA2_S3NDTR __AT (0x4002645C);



// -------------------------------  Field Item: DMA2_S3NDTR_NDT  ----------------------------------
// SVD Line: 18919

//  <item> SFDITEM_FIELD__DMA2_S3NDTR_NDT
//    <name> NDT </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x4002645C) Number of data items to  transfer </i>
//    <edit> 
//      <loc> ( (unsigned short)((DMA2_S3NDTR >> 0) & 0xFFFF), ((DMA2_S3NDTR = (DMA2_S3NDTR & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: DMA2_S3NDTR  ----------------------------------
// SVD Line: 18909

//  <rtree> SFDITEM_REG__DMA2_S3NDTR
//    <name> S3NDTR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4002645C) stream x number of data  register </i>
//    <loc> ( (unsigned int)((DMA2_S3NDTR >> 0) & 0xFFFFFFFF), ((DMA2_S3NDTR = (DMA2_S3NDTR & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__DMA2_S3NDTR_NDT </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: DMA2_S3PAR  -------------------------------
// SVD Line: 18928

unsigned int DMA2_S3PAR __AT (0x40026460);



// --------------------------------  Field Item: DMA2_S3PAR_PA  -----------------------------------
// SVD Line: 18938

//  <item> SFDITEM_FIELD__DMA2_S3PAR_PA
//    <name> PA </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40026460) Peripheral address </i>
//    <edit> 
//      <loc> ( (unsigned int)((DMA2_S3PAR >> 0) & 0xFFFFFFFF), ((DMA2_S3PAR = (DMA2_S3PAR & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: DMA2_S3PAR  -----------------------------------
// SVD Line: 18928

//  <rtree> SFDITEM_REG__DMA2_S3PAR
//    <name> S3PAR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40026460) stream x peripheral address  register </i>
//    <loc> ( (unsigned int)((DMA2_S3PAR >> 0) & 0xFFFFFFFF), ((DMA2_S3PAR = (DMA2_S3PAR & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__DMA2_S3PAR_PA </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: DMA2_S3M0AR  -------------------------------
// SVD Line: 18946

unsigned int DMA2_S3M0AR __AT (0x40026464);



// -------------------------------  Field Item: DMA2_S3M0AR_M0A  ----------------------------------
// SVD Line: 18956

//  <item> SFDITEM_FIELD__DMA2_S3M0AR_M0A
//    <name> M0A </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40026464) Memory 0 address </i>
//    <edit> 
//      <loc> ( (unsigned int)((DMA2_S3M0AR >> 0) & 0xFFFFFFFF), ((DMA2_S3M0AR = (DMA2_S3M0AR & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: DMA2_S3M0AR  ----------------------------------
// SVD Line: 18946

//  <rtree> SFDITEM_REG__DMA2_S3M0AR
//    <name> S3M0AR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40026464) stream x memory 0 address  register </i>
//    <loc> ( (unsigned int)((DMA2_S3M0AR >> 0) & 0xFFFFFFFF), ((DMA2_S3M0AR = (DMA2_S3M0AR & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__DMA2_S3M0AR_M0A </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: DMA2_S3M1AR  -------------------------------
// SVD Line: 18964

unsigned int DMA2_S3M1AR __AT (0x40026468);



// -------------------------------  Field Item: DMA2_S3M1AR_M1A  ----------------------------------
// SVD Line: 18974

//  <item> SFDITEM_FIELD__DMA2_S3M1AR_M1A
//    <name> M1A </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40026468) Memory 1 address (used in case of Double  buffer mode) </i>
//    <edit> 
//      <loc> ( (unsigned int)((DMA2_S3M1AR >> 0) & 0xFFFFFFFF), ((DMA2_S3M1AR = (DMA2_S3M1AR & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: DMA2_S3M1AR  ----------------------------------
// SVD Line: 18964

//  <rtree> SFDITEM_REG__DMA2_S3M1AR
//    <name> S3M1AR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40026468) stream x memory 1 address  register </i>
//    <loc> ( (unsigned int)((DMA2_S3M1AR >> 0) & 0xFFFFFFFF), ((DMA2_S3M1AR = (DMA2_S3M1AR & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__DMA2_S3M1AR_M1A </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: DMA2_S3FCR  -------------------------------
// SVD Line: 18983

unsigned int DMA2_S3FCR __AT (0x4002646C);



// -------------------------------  Field Item: DMA2_S3FCR_FEIE  ----------------------------------
// SVD Line: 18991

//  <item> SFDITEM_FIELD__DMA2_S3FCR_FEIE
//    <name> FEIE </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x4002646C) FIFO error interrupt  enable </i>
//    <check> 
//      <loc> ( (unsigned int) DMA2_S3FCR ) </loc>
//      <o.7..7> FEIE
//    </check>
//  </item>
//  


// --------------------------------  Field Item: DMA2_S3FCR_FS  -----------------------------------
// SVD Line: 18999

//  <item> SFDITEM_FIELD__DMA2_S3FCR_FS
//    <name> FS </name>
//    <r> 
//    <i> [Bits 5..3] RO (@ 0x4002646C) FIFO status </i>
//    <edit> 
//      <loc> ( (unsigned char)((DMA2_S3FCR >> 3) & 0x7) ) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: DMA2_S3FCR_DMDIS  ----------------------------------
// SVD Line: 19006

//  <item> SFDITEM_FIELD__DMA2_S3FCR_DMDIS
//    <name> DMDIS </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x4002646C) Direct mode disable </i>
//    <check> 
//      <loc> ( (unsigned int) DMA2_S3FCR ) </loc>
//      <o.2..2> DMDIS
//    </check>
//  </item>
//  


// -------------------------------  Field Item: DMA2_S3FCR_FTH  -----------------------------------
// SVD Line: 19013

//  <item> SFDITEM_FIELD__DMA2_S3FCR_FTH
//    <name> FTH </name>
//    <rw> 
//    <i> [Bits 1..0] RW (@ 0x4002646C) FIFO threshold selection </i>
//    <edit> 
//      <loc> ( (unsigned char)((DMA2_S3FCR >> 0) & 0x3), ((DMA2_S3FCR = (DMA2_S3FCR & ~(0x3UL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: DMA2_S3FCR  -----------------------------------
// SVD Line: 18983

//  <rtree> SFDITEM_REG__DMA2_S3FCR
//    <name> S3FCR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4002646C) stream x FIFO control register </i>
//    <loc> ( (unsigned int)((DMA2_S3FCR >> 0) & 0xFFFFFFFF), ((DMA2_S3FCR = (DMA2_S3FCR & ~(0x87UL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x87) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__DMA2_S3FCR_FEIE </item>
//    <item> SFDITEM_FIELD__DMA2_S3FCR_FS </item>
//    <item> SFDITEM_FIELD__DMA2_S3FCR_DMDIS </item>
//    <item> SFDITEM_FIELD__DMA2_S3FCR_FTH </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: DMA2_S4CR  --------------------------------
// SVD Line: 19022

unsigned int DMA2_S4CR __AT (0x40026470);



// -------------------------------  Field Item: DMA2_S4CR_CHSEL  ----------------------------------
// SVD Line: 19032

//  <item> SFDITEM_FIELD__DMA2_S4CR_CHSEL
//    <name> CHSEL </name>
//    <rw> 
//    <i> [Bits 27..25] RW (@ 0x40026470) Channel selection </i>
//    <edit> 
//      <loc> ( (unsigned char)((DMA2_S4CR >> 25) & 0x7), ((DMA2_S4CR = (DMA2_S4CR & ~(0x7UL << 25 )) | ((unsigned long)(Gui_u8:GuiVal & 0x7) << 25 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: DMA2_S4CR_MBURST  ----------------------------------
// SVD Line: 19038

//  <item> SFDITEM_FIELD__DMA2_S4CR_MBURST
//    <name> MBURST </name>
//    <rw> 
//    <i> [Bits 24..23] RW (@ 0x40026470) Memory burst transfer  configuration </i>
//    <edit> 
//      <loc> ( (unsigned char)((DMA2_S4CR >> 23) & 0x3), ((DMA2_S4CR = (DMA2_S4CR & ~(0x3UL << 23 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 23 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: DMA2_S4CR_PBURST  ----------------------------------
// SVD Line: 19045

//  <item> SFDITEM_FIELD__DMA2_S4CR_PBURST
//    <name> PBURST </name>
//    <rw> 
//    <i> [Bits 22..21] RW (@ 0x40026470) Peripheral burst transfer  configuration </i>
//    <edit> 
//      <loc> ( (unsigned char)((DMA2_S4CR >> 21) & 0x3), ((DMA2_S4CR = (DMA2_S4CR & ~(0x3UL << 21 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 21 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Field Item: DMA2_S4CR_ACK  -----------------------------------
// SVD Line: 19052

//  <item> SFDITEM_FIELD__DMA2_S4CR_ACK
//    <name> ACK </name>
//    <rw> 
//    <i> [Bit 20] RW (@ 0x40026470) ACK </i>
//    <check> 
//      <loc> ( (unsigned int) DMA2_S4CR ) </loc>
//      <o.20..20> ACK
//    </check>
//  </item>
//  


// --------------------------------  Field Item: DMA2_S4CR_CT  ------------------------------------
// SVD Line: 19058

//  <item> SFDITEM_FIELD__DMA2_S4CR_CT
//    <name> CT </name>
//    <rw> 
//    <i> [Bit 19] RW (@ 0x40026470) Current target (only in double buffer  mode) </i>
//    <check> 
//      <loc> ( (unsigned int) DMA2_S4CR ) </loc>
//      <o.19..19> CT
//    </check>
//  </item>
//  


// --------------------------------  Field Item: DMA2_S4CR_DBM  -----------------------------------
// SVD Line: 19065

//  <item> SFDITEM_FIELD__DMA2_S4CR_DBM
//    <name> DBM </name>
//    <rw> 
//    <i> [Bit 18] RW (@ 0x40026470) Double buffer mode </i>
//    <check> 
//      <loc> ( (unsigned int) DMA2_S4CR ) </loc>
//      <o.18..18> DBM
//    </check>
//  </item>
//  


// --------------------------------  Field Item: DMA2_S4CR_PL  ------------------------------------
// SVD Line: 19071

//  <item> SFDITEM_FIELD__DMA2_S4CR_PL
//    <name> PL </name>
//    <rw> 
//    <i> [Bits 17..16] RW (@ 0x40026470) Priority level </i>
//    <edit> 
//      <loc> ( (unsigned char)((DMA2_S4CR >> 16) & 0x3), ((DMA2_S4CR = (DMA2_S4CR & ~(0x3UL << 16 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 16 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: DMA2_S4CR_PINCOS  ----------------------------------
// SVD Line: 19077

//  <item> SFDITEM_FIELD__DMA2_S4CR_PINCOS
//    <name> PINCOS </name>
//    <rw> 
//    <i> [Bit 15] RW (@ 0x40026470) Peripheral increment offset  size </i>
//    <check> 
//      <loc> ( (unsigned int) DMA2_S4CR ) </loc>
//      <o.15..15> PINCOS
//    </check>
//  </item>
//  


// -------------------------------  Field Item: DMA2_S4CR_MSIZE  ----------------------------------
// SVD Line: 19084

//  <item> SFDITEM_FIELD__DMA2_S4CR_MSIZE
//    <name> MSIZE </name>
//    <rw> 
//    <i> [Bits 14..13] RW (@ 0x40026470) Memory data size </i>
//    <edit> 
//      <loc> ( (unsigned char)((DMA2_S4CR >> 13) & 0x3), ((DMA2_S4CR = (DMA2_S4CR & ~(0x3UL << 13 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 13 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Field Item: DMA2_S4CR_PSIZE  ----------------------------------
// SVD Line: 19090

//  <item> SFDITEM_FIELD__DMA2_S4CR_PSIZE
//    <name> PSIZE </name>
//    <rw> 
//    <i> [Bits 12..11] RW (@ 0x40026470) Peripheral data size </i>
//    <edit> 
//      <loc> ( (unsigned char)((DMA2_S4CR >> 11) & 0x3), ((DMA2_S4CR = (DMA2_S4CR & ~(0x3UL << 11 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 11 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Field Item: DMA2_S4CR_MINC  -----------------------------------
// SVD Line: 19096

//  <item> SFDITEM_FIELD__DMA2_S4CR_MINC
//    <name> MINC </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x40026470) Memory increment mode </i>
//    <check> 
//      <loc> ( (unsigned int) DMA2_S4CR ) </loc>
//      <o.10..10> MINC
//    </check>
//  </item>
//  


// -------------------------------  Field Item: DMA2_S4CR_PINC  -----------------------------------
// SVD Line: 19102

//  <item> SFDITEM_FIELD__DMA2_S4CR_PINC
//    <name> PINC </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x40026470) Peripheral increment mode </i>
//    <check> 
//      <loc> ( (unsigned int) DMA2_S4CR ) </loc>
//      <o.9..9> PINC
//    </check>
//  </item>
//  


// -------------------------------  Field Item: DMA2_S4CR_CIRC  -----------------------------------
// SVD Line: 19108

//  <item> SFDITEM_FIELD__DMA2_S4CR_CIRC
//    <name> CIRC </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x40026470) Circular mode </i>
//    <check> 
//      <loc> ( (unsigned int) DMA2_S4CR ) </loc>
//      <o.8..8> CIRC
//    </check>
//  </item>
//  


// --------------------------------  Field Item: DMA2_S4CR_DIR  -----------------------------------
// SVD Line: 19114

//  <item> SFDITEM_FIELD__DMA2_S4CR_DIR
//    <name> DIR </name>
//    <rw> 
//    <i> [Bits 7..6] RW (@ 0x40026470) Data transfer direction </i>
//    <edit> 
//      <loc> ( (unsigned char)((DMA2_S4CR >> 6) & 0x3), ((DMA2_S4CR = (DMA2_S4CR & ~(0x3UL << 6 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 6 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: DMA2_S4CR_PFCTRL  ----------------------------------
// SVD Line: 19120

//  <item> SFDITEM_FIELD__DMA2_S4CR_PFCTRL
//    <name> PFCTRL </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x40026470) Peripheral flow controller </i>
//    <check> 
//      <loc> ( (unsigned int) DMA2_S4CR ) </loc>
//      <o.5..5> PFCTRL
//    </check>
//  </item>
//  


// -------------------------------  Field Item: DMA2_S4CR_TCIE  -----------------------------------
// SVD Line: 19126

//  <item> SFDITEM_FIELD__DMA2_S4CR_TCIE
//    <name> TCIE </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x40026470) Transfer complete interrupt  enable </i>
//    <check> 
//      <loc> ( (unsigned int) DMA2_S4CR ) </loc>
//      <o.4..4> TCIE
//    </check>
//  </item>
//  


// -------------------------------  Field Item: DMA2_S4CR_HTIE  -----------------------------------
// SVD Line: 19133

//  <item> SFDITEM_FIELD__DMA2_S4CR_HTIE
//    <name> HTIE </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x40026470) Half transfer interrupt  enable </i>
//    <check> 
//      <loc> ( (unsigned int) DMA2_S4CR ) </loc>
//      <o.3..3> HTIE
//    </check>
//  </item>
//  


// -------------------------------  Field Item: DMA2_S4CR_TEIE  -----------------------------------
// SVD Line: 19140

//  <item> SFDITEM_FIELD__DMA2_S4CR_TEIE
//    <name> TEIE </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x40026470) Transfer error interrupt  enable </i>
//    <check> 
//      <loc> ( (unsigned int) DMA2_S4CR ) </loc>
//      <o.2..2> TEIE
//    </check>
//  </item>
//  


// -------------------------------  Field Item: DMA2_S4CR_DMEIE  ----------------------------------
// SVD Line: 19147

//  <item> SFDITEM_FIELD__DMA2_S4CR_DMEIE
//    <name> DMEIE </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x40026470) Direct mode error interrupt  enable </i>
//    <check> 
//      <loc> ( (unsigned int) DMA2_S4CR ) </loc>
//      <o.1..1> DMEIE
//    </check>
//  </item>
//  


// --------------------------------  Field Item: DMA2_S4CR_EN  ------------------------------------
// SVD Line: 19154

//  <item> SFDITEM_FIELD__DMA2_S4CR_EN
//    <name> EN </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40026470) Stream enable / flag stream ready when  read low </i>
//    <check> 
//      <loc> ( (unsigned int) DMA2_S4CR ) </loc>
//      <o.0..0> EN
//    </check>
//  </item>
//  


// --------------------------------  Register RTree: DMA2_S4CR  -----------------------------------
// SVD Line: 19022

//  <rtree> SFDITEM_REG__DMA2_S4CR
//    <name> S4CR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40026470) stream x configuration  register </i>
//    <loc> ( (unsigned int)((DMA2_S4CR >> 0) & 0xFFFFFFFF), ((DMA2_S4CR = (DMA2_S4CR & ~(0xFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__DMA2_S4CR_CHSEL </item>
//    <item> SFDITEM_FIELD__DMA2_S4CR_MBURST </item>
//    <item> SFDITEM_FIELD__DMA2_S4CR_PBURST </item>
//    <item> SFDITEM_FIELD__DMA2_S4CR_ACK </item>
//    <item> SFDITEM_FIELD__DMA2_S4CR_CT </item>
//    <item> SFDITEM_FIELD__DMA2_S4CR_DBM </item>
//    <item> SFDITEM_FIELD__DMA2_S4CR_PL </item>
//    <item> SFDITEM_FIELD__DMA2_S4CR_PINCOS </item>
//    <item> SFDITEM_FIELD__DMA2_S4CR_MSIZE </item>
//    <item> SFDITEM_FIELD__DMA2_S4CR_PSIZE </item>
//    <item> SFDITEM_FIELD__DMA2_S4CR_MINC </item>
//    <item> SFDITEM_FIELD__DMA2_S4CR_PINC </item>
//    <item> SFDITEM_FIELD__DMA2_S4CR_CIRC </item>
//    <item> SFDITEM_FIELD__DMA2_S4CR_DIR </item>
//    <item> SFDITEM_FIELD__DMA2_S4CR_PFCTRL </item>
//    <item> SFDITEM_FIELD__DMA2_S4CR_TCIE </item>
//    <item> SFDITEM_FIELD__DMA2_S4CR_HTIE </item>
//    <item> SFDITEM_FIELD__DMA2_S4CR_TEIE </item>
//    <item> SFDITEM_FIELD__DMA2_S4CR_DMEIE </item>
//    <item> SFDITEM_FIELD__DMA2_S4CR_EN </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: DMA2_S4NDTR  -------------------------------
// SVD Line: 19163

unsigned int DMA2_S4NDTR __AT (0x40026474);



// -------------------------------  Field Item: DMA2_S4NDTR_NDT  ----------------------------------
// SVD Line: 19173

//  <item> SFDITEM_FIELD__DMA2_S4NDTR_NDT
//    <name> NDT </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x40026474) Number of data items to  transfer </i>
//    <edit> 
//      <loc> ( (unsigned short)((DMA2_S4NDTR >> 0) & 0xFFFF), ((DMA2_S4NDTR = (DMA2_S4NDTR & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: DMA2_S4NDTR  ----------------------------------
// SVD Line: 19163

//  <rtree> SFDITEM_REG__DMA2_S4NDTR
//    <name> S4NDTR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40026474) stream x number of data  register </i>
//    <loc> ( (unsigned int)((DMA2_S4NDTR >> 0) & 0xFFFFFFFF), ((DMA2_S4NDTR = (DMA2_S4NDTR & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__DMA2_S4NDTR_NDT </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: DMA2_S4PAR  -------------------------------
// SVD Line: 19182

unsigned int DMA2_S4PAR __AT (0x40026478);



// --------------------------------  Field Item: DMA2_S4PAR_PA  -----------------------------------
// SVD Line: 19192

//  <item> SFDITEM_FIELD__DMA2_S4PAR_PA
//    <name> PA </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40026478) Peripheral address </i>
//    <edit> 
//      <loc> ( (unsigned int)((DMA2_S4PAR >> 0) & 0xFFFFFFFF), ((DMA2_S4PAR = (DMA2_S4PAR & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: DMA2_S4PAR  -----------------------------------
// SVD Line: 19182

//  <rtree> SFDITEM_REG__DMA2_S4PAR
//    <name> S4PAR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40026478) stream x peripheral address  register </i>
//    <loc> ( (unsigned int)((DMA2_S4PAR >> 0) & 0xFFFFFFFF), ((DMA2_S4PAR = (DMA2_S4PAR & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__DMA2_S4PAR_PA </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: DMA2_S4M0AR  -------------------------------
// SVD Line: 19200

unsigned int DMA2_S4M0AR __AT (0x4002647C);



// -------------------------------  Field Item: DMA2_S4M0AR_M0A  ----------------------------------
// SVD Line: 19210

//  <item> SFDITEM_FIELD__DMA2_S4M0AR_M0A
//    <name> M0A </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4002647C) Memory 0 address </i>
//    <edit> 
//      <loc> ( (unsigned int)((DMA2_S4M0AR >> 0) & 0xFFFFFFFF), ((DMA2_S4M0AR = (DMA2_S4M0AR & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: DMA2_S4M0AR  ----------------------------------
// SVD Line: 19200

//  <rtree> SFDITEM_REG__DMA2_S4M0AR
//    <name> S4M0AR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4002647C) stream x memory 0 address  register </i>
//    <loc> ( (unsigned int)((DMA2_S4M0AR >> 0) & 0xFFFFFFFF), ((DMA2_S4M0AR = (DMA2_S4M0AR & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__DMA2_S4M0AR_M0A </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: DMA2_S4M1AR  -------------------------------
// SVD Line: 19218

unsigned int DMA2_S4M1AR __AT (0x40026480);



// -------------------------------  Field Item: DMA2_S4M1AR_M1A  ----------------------------------
// SVD Line: 19228

//  <item> SFDITEM_FIELD__DMA2_S4M1AR_M1A
//    <name> M1A </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40026480) Memory 1 address (used in case of Double  buffer mode) </i>
//    <edit> 
//      <loc> ( (unsigned int)((DMA2_S4M1AR >> 0) & 0xFFFFFFFF), ((DMA2_S4M1AR = (DMA2_S4M1AR & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: DMA2_S4M1AR  ----------------------------------
// SVD Line: 19218

//  <rtree> SFDITEM_REG__DMA2_S4M1AR
//    <name> S4M1AR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40026480) stream x memory 1 address  register </i>
//    <loc> ( (unsigned int)((DMA2_S4M1AR >> 0) & 0xFFFFFFFF), ((DMA2_S4M1AR = (DMA2_S4M1AR & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__DMA2_S4M1AR_M1A </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: DMA2_S4FCR  -------------------------------
// SVD Line: 19237

unsigned int DMA2_S4FCR __AT (0x40026484);



// -------------------------------  Field Item: DMA2_S4FCR_FEIE  ----------------------------------
// SVD Line: 19245

//  <item> SFDITEM_FIELD__DMA2_S4FCR_FEIE
//    <name> FEIE </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x40026484) FIFO error interrupt  enable </i>
//    <check> 
//      <loc> ( (unsigned int) DMA2_S4FCR ) </loc>
//      <o.7..7> FEIE
//    </check>
//  </item>
//  


// --------------------------------  Field Item: DMA2_S4FCR_FS  -----------------------------------
// SVD Line: 19253

//  <item> SFDITEM_FIELD__DMA2_S4FCR_FS
//    <name> FS </name>
//    <r> 
//    <i> [Bits 5..3] RO (@ 0x40026484) FIFO status </i>
//    <edit> 
//      <loc> ( (unsigned char)((DMA2_S4FCR >> 3) & 0x7) ) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: DMA2_S4FCR_DMDIS  ----------------------------------
// SVD Line: 19260

//  <item> SFDITEM_FIELD__DMA2_S4FCR_DMDIS
//    <name> DMDIS </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x40026484) Direct mode disable </i>
//    <check> 
//      <loc> ( (unsigned int) DMA2_S4FCR ) </loc>
//      <o.2..2> DMDIS
//    </check>
//  </item>
//  


// -------------------------------  Field Item: DMA2_S4FCR_FTH  -----------------------------------
// SVD Line: 19267

//  <item> SFDITEM_FIELD__DMA2_S4FCR_FTH
//    <name> FTH </name>
//    <rw> 
//    <i> [Bits 1..0] RW (@ 0x40026484) FIFO threshold selection </i>
//    <edit> 
//      <loc> ( (unsigned char)((DMA2_S4FCR >> 0) & 0x3), ((DMA2_S4FCR = (DMA2_S4FCR & ~(0x3UL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: DMA2_S4FCR  -----------------------------------
// SVD Line: 19237

//  <rtree> SFDITEM_REG__DMA2_S4FCR
//    <name> S4FCR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40026484) stream x FIFO control register </i>
//    <loc> ( (unsigned int)((DMA2_S4FCR >> 0) & 0xFFFFFFFF), ((DMA2_S4FCR = (DMA2_S4FCR & ~(0x87UL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x87) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__DMA2_S4FCR_FEIE </item>
//    <item> SFDITEM_FIELD__DMA2_S4FCR_FS </item>
//    <item> SFDITEM_FIELD__DMA2_S4FCR_DMDIS </item>
//    <item> SFDITEM_FIELD__DMA2_S4FCR_FTH </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: DMA2_S5CR  --------------------------------
// SVD Line: 19276

unsigned int DMA2_S5CR __AT (0x40026488);



// -------------------------------  Field Item: DMA2_S5CR_CHSEL  ----------------------------------
// SVD Line: 19286

//  <item> SFDITEM_FIELD__DMA2_S5CR_CHSEL
//    <name> CHSEL </name>
//    <rw> 
//    <i> [Bits 27..25] RW (@ 0x40026488) Channel selection </i>
//    <edit> 
//      <loc> ( (unsigned char)((DMA2_S5CR >> 25) & 0x7), ((DMA2_S5CR = (DMA2_S5CR & ~(0x7UL << 25 )) | ((unsigned long)(Gui_u8:GuiVal & 0x7) << 25 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: DMA2_S5CR_MBURST  ----------------------------------
// SVD Line: 19292

//  <item> SFDITEM_FIELD__DMA2_S5CR_MBURST
//    <name> MBURST </name>
//    <rw> 
//    <i> [Bits 24..23] RW (@ 0x40026488) Memory burst transfer  configuration </i>
//    <edit> 
//      <loc> ( (unsigned char)((DMA2_S5CR >> 23) & 0x3), ((DMA2_S5CR = (DMA2_S5CR & ~(0x3UL << 23 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 23 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: DMA2_S5CR_PBURST  ----------------------------------
// SVD Line: 19299

//  <item> SFDITEM_FIELD__DMA2_S5CR_PBURST
//    <name> PBURST </name>
//    <rw> 
//    <i> [Bits 22..21] RW (@ 0x40026488) Peripheral burst transfer  configuration </i>
//    <edit> 
//      <loc> ( (unsigned char)((DMA2_S5CR >> 21) & 0x3), ((DMA2_S5CR = (DMA2_S5CR & ~(0x3UL << 21 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 21 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Field Item: DMA2_S5CR_ACK  -----------------------------------
// SVD Line: 19306

//  <item> SFDITEM_FIELD__DMA2_S5CR_ACK
//    <name> ACK </name>
//    <rw> 
//    <i> [Bit 20] RW (@ 0x40026488) ACK </i>
//    <check> 
//      <loc> ( (unsigned int) DMA2_S5CR ) </loc>
//      <o.20..20> ACK
//    </check>
//  </item>
//  


// --------------------------------  Field Item: DMA2_S5CR_CT  ------------------------------------
// SVD Line: 19312

//  <item> SFDITEM_FIELD__DMA2_S5CR_CT
//    <name> CT </name>
//    <rw> 
//    <i> [Bit 19] RW (@ 0x40026488) Current target (only in double buffer  mode) </i>
//    <check> 
//      <loc> ( (unsigned int) DMA2_S5CR ) </loc>
//      <o.19..19> CT
//    </check>
//  </item>
//  


// --------------------------------  Field Item: DMA2_S5CR_DBM  -----------------------------------
// SVD Line: 19319

//  <item> SFDITEM_FIELD__DMA2_S5CR_DBM
//    <name> DBM </name>
//    <rw> 
//    <i> [Bit 18] RW (@ 0x40026488) Double buffer mode </i>
//    <check> 
//      <loc> ( (unsigned int) DMA2_S5CR ) </loc>
//      <o.18..18> DBM
//    </check>
//  </item>
//  


// --------------------------------  Field Item: DMA2_S5CR_PL  ------------------------------------
// SVD Line: 19325

//  <item> SFDITEM_FIELD__DMA2_S5CR_PL
//    <name> PL </name>
//    <rw> 
//    <i> [Bits 17..16] RW (@ 0x40026488) Priority level </i>
//    <edit> 
//      <loc> ( (unsigned char)((DMA2_S5CR >> 16) & 0x3), ((DMA2_S5CR = (DMA2_S5CR & ~(0x3UL << 16 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 16 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: DMA2_S5CR_PINCOS  ----------------------------------
// SVD Line: 19331

//  <item> SFDITEM_FIELD__DMA2_S5CR_PINCOS
//    <name> PINCOS </name>
//    <rw> 
//    <i> [Bit 15] RW (@ 0x40026488) Peripheral increment offset  size </i>
//    <check> 
//      <loc> ( (unsigned int) DMA2_S5CR ) </loc>
//      <o.15..15> PINCOS
//    </check>
//  </item>
//  


// -------------------------------  Field Item: DMA2_S5CR_MSIZE  ----------------------------------
// SVD Line: 19338

//  <item> SFDITEM_FIELD__DMA2_S5CR_MSIZE
//    <name> MSIZE </name>
//    <rw> 
//    <i> [Bits 14..13] RW (@ 0x40026488) Memory data size </i>
//    <edit> 
//      <loc> ( (unsigned char)((DMA2_S5CR >> 13) & 0x3), ((DMA2_S5CR = (DMA2_S5CR & ~(0x3UL << 13 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 13 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Field Item: DMA2_S5CR_PSIZE  ----------------------------------
// SVD Line: 19344

//  <item> SFDITEM_FIELD__DMA2_S5CR_PSIZE
//    <name> PSIZE </name>
//    <rw> 
//    <i> [Bits 12..11] RW (@ 0x40026488) Peripheral data size </i>
//    <edit> 
//      <loc> ( (unsigned char)((DMA2_S5CR >> 11) & 0x3), ((DMA2_S5CR = (DMA2_S5CR & ~(0x3UL << 11 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 11 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Field Item: DMA2_S5CR_MINC  -----------------------------------
// SVD Line: 19350

//  <item> SFDITEM_FIELD__DMA2_S5CR_MINC
//    <name> MINC </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x40026488) Memory increment mode </i>
//    <check> 
//      <loc> ( (unsigned int) DMA2_S5CR ) </loc>
//      <o.10..10> MINC
//    </check>
//  </item>
//  


// -------------------------------  Field Item: DMA2_S5CR_PINC  -----------------------------------
// SVD Line: 19356

//  <item> SFDITEM_FIELD__DMA2_S5CR_PINC
//    <name> PINC </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x40026488) Peripheral increment mode </i>
//    <check> 
//      <loc> ( (unsigned int) DMA2_S5CR ) </loc>
//      <o.9..9> PINC
//    </check>
//  </item>
//  


// -------------------------------  Field Item: DMA2_S5CR_CIRC  -----------------------------------
// SVD Line: 19362

//  <item> SFDITEM_FIELD__DMA2_S5CR_CIRC
//    <name> CIRC </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x40026488) Circular mode </i>
//    <check> 
//      <loc> ( (unsigned int) DMA2_S5CR ) </loc>
//      <o.8..8> CIRC
//    </check>
//  </item>
//  


// --------------------------------  Field Item: DMA2_S5CR_DIR  -----------------------------------
// SVD Line: 19368

//  <item> SFDITEM_FIELD__DMA2_S5CR_DIR
//    <name> DIR </name>
//    <rw> 
//    <i> [Bits 7..6] RW (@ 0x40026488) Data transfer direction </i>
//    <edit> 
//      <loc> ( (unsigned char)((DMA2_S5CR >> 6) & 0x3), ((DMA2_S5CR = (DMA2_S5CR & ~(0x3UL << 6 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 6 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: DMA2_S5CR_PFCTRL  ----------------------------------
// SVD Line: 19374

//  <item> SFDITEM_FIELD__DMA2_S5CR_PFCTRL
//    <name> PFCTRL </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x40026488) Peripheral flow controller </i>
//    <check> 
//      <loc> ( (unsigned int) DMA2_S5CR ) </loc>
//      <o.5..5> PFCTRL
//    </check>
//  </item>
//  


// -------------------------------  Field Item: DMA2_S5CR_TCIE  -----------------------------------
// SVD Line: 19380

//  <item> SFDITEM_FIELD__DMA2_S5CR_TCIE
//    <name> TCIE </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x40026488) Transfer complete interrupt  enable </i>
//    <check> 
//      <loc> ( (unsigned int) DMA2_S5CR ) </loc>
//      <o.4..4> TCIE
//    </check>
//  </item>
//  


// -------------------------------  Field Item: DMA2_S5CR_HTIE  -----------------------------------
// SVD Line: 19387

//  <item> SFDITEM_FIELD__DMA2_S5CR_HTIE
//    <name> HTIE </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x40026488) Half transfer interrupt  enable </i>
//    <check> 
//      <loc> ( (unsigned int) DMA2_S5CR ) </loc>
//      <o.3..3> HTIE
//    </check>
//  </item>
//  


// -------------------------------  Field Item: DMA2_S5CR_TEIE  -----------------------------------
// SVD Line: 19394

//  <item> SFDITEM_FIELD__DMA2_S5CR_TEIE
//    <name> TEIE </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x40026488) Transfer error interrupt  enable </i>
//    <check> 
//      <loc> ( (unsigned int) DMA2_S5CR ) </loc>
//      <o.2..2> TEIE
//    </check>
//  </item>
//  


// -------------------------------  Field Item: DMA2_S5CR_DMEIE  ----------------------------------
// SVD Line: 19401

//  <item> SFDITEM_FIELD__DMA2_S5CR_DMEIE
//    <name> DMEIE </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x40026488) Direct mode error interrupt  enable </i>
//    <check> 
//      <loc> ( (unsigned int) DMA2_S5CR ) </loc>
//      <o.1..1> DMEIE
//    </check>
//  </item>
//  


// --------------------------------  Field Item: DMA2_S5CR_EN  ------------------------------------
// SVD Line: 19408

//  <item> SFDITEM_FIELD__DMA2_S5CR_EN
//    <name> EN </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40026488) Stream enable / flag stream ready when  read low </i>
//    <check> 
//      <loc> ( (unsigned int) DMA2_S5CR ) </loc>
//      <o.0..0> EN
//    </check>
//  </item>
//  


// --------------------------------  Register RTree: DMA2_S5CR  -----------------------------------
// SVD Line: 19276

//  <rtree> SFDITEM_REG__DMA2_S5CR
//    <name> S5CR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40026488) stream x configuration  register </i>
//    <loc> ( (unsigned int)((DMA2_S5CR >> 0) & 0xFFFFFFFF), ((DMA2_S5CR = (DMA2_S5CR & ~(0xFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__DMA2_S5CR_CHSEL </item>
//    <item> SFDITEM_FIELD__DMA2_S5CR_MBURST </item>
//    <item> SFDITEM_FIELD__DMA2_S5CR_PBURST </item>
//    <item> SFDITEM_FIELD__DMA2_S5CR_ACK </item>
//    <item> SFDITEM_FIELD__DMA2_S5CR_CT </item>
//    <item> SFDITEM_FIELD__DMA2_S5CR_DBM </item>
//    <item> SFDITEM_FIELD__DMA2_S5CR_PL </item>
//    <item> SFDITEM_FIELD__DMA2_S5CR_PINCOS </item>
//    <item> SFDITEM_FIELD__DMA2_S5CR_MSIZE </item>
//    <item> SFDITEM_FIELD__DMA2_S5CR_PSIZE </item>
//    <item> SFDITEM_FIELD__DMA2_S5CR_MINC </item>
//    <item> SFDITEM_FIELD__DMA2_S5CR_PINC </item>
//    <item> SFDITEM_FIELD__DMA2_S5CR_CIRC </item>
//    <item> SFDITEM_FIELD__DMA2_S5CR_DIR </item>
//    <item> SFDITEM_FIELD__DMA2_S5CR_PFCTRL </item>
//    <item> SFDITEM_FIELD__DMA2_S5CR_TCIE </item>
//    <item> SFDITEM_FIELD__DMA2_S5CR_HTIE </item>
//    <item> SFDITEM_FIELD__DMA2_S5CR_TEIE </item>
//    <item> SFDITEM_FIELD__DMA2_S5CR_DMEIE </item>
//    <item> SFDITEM_FIELD__DMA2_S5CR_EN </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: DMA2_S5NDTR  -------------------------------
// SVD Line: 19417

unsigned int DMA2_S5NDTR __AT (0x4002648C);



// -------------------------------  Field Item: DMA2_S5NDTR_NDT  ----------------------------------
// SVD Line: 19427

//  <item> SFDITEM_FIELD__DMA2_S5NDTR_NDT
//    <name> NDT </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x4002648C) Number of data items to  transfer </i>
//    <edit> 
//      <loc> ( (unsigned short)((DMA2_S5NDTR >> 0) & 0xFFFF), ((DMA2_S5NDTR = (DMA2_S5NDTR & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: DMA2_S5NDTR  ----------------------------------
// SVD Line: 19417

//  <rtree> SFDITEM_REG__DMA2_S5NDTR
//    <name> S5NDTR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4002648C) stream x number of data  register </i>
//    <loc> ( (unsigned int)((DMA2_S5NDTR >> 0) & 0xFFFFFFFF), ((DMA2_S5NDTR = (DMA2_S5NDTR & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__DMA2_S5NDTR_NDT </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: DMA2_S5PAR  -------------------------------
// SVD Line: 19436

unsigned int DMA2_S5PAR __AT (0x40026490);



// --------------------------------  Field Item: DMA2_S5PAR_PA  -----------------------------------
// SVD Line: 19446

//  <item> SFDITEM_FIELD__DMA2_S5PAR_PA
//    <name> PA </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40026490) Peripheral address </i>
//    <edit> 
//      <loc> ( (unsigned int)((DMA2_S5PAR >> 0) & 0xFFFFFFFF), ((DMA2_S5PAR = (DMA2_S5PAR & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: DMA2_S5PAR  -----------------------------------
// SVD Line: 19436

//  <rtree> SFDITEM_REG__DMA2_S5PAR
//    <name> S5PAR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40026490) stream x peripheral address  register </i>
//    <loc> ( (unsigned int)((DMA2_S5PAR >> 0) & 0xFFFFFFFF), ((DMA2_S5PAR = (DMA2_S5PAR & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__DMA2_S5PAR_PA </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: DMA2_S5M0AR  -------------------------------
// SVD Line: 19454

unsigned int DMA2_S5M0AR __AT (0x40026494);



// -------------------------------  Field Item: DMA2_S5M0AR_M0A  ----------------------------------
// SVD Line: 19464

//  <item> SFDITEM_FIELD__DMA2_S5M0AR_M0A
//    <name> M0A </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40026494) Memory 0 address </i>
//    <edit> 
//      <loc> ( (unsigned int)((DMA2_S5M0AR >> 0) & 0xFFFFFFFF), ((DMA2_S5M0AR = (DMA2_S5M0AR & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: DMA2_S5M0AR  ----------------------------------
// SVD Line: 19454

//  <rtree> SFDITEM_REG__DMA2_S5M0AR
//    <name> S5M0AR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40026494) stream x memory 0 address  register </i>
//    <loc> ( (unsigned int)((DMA2_S5M0AR >> 0) & 0xFFFFFFFF), ((DMA2_S5M0AR = (DMA2_S5M0AR & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__DMA2_S5M0AR_M0A </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: DMA2_S5M1AR  -------------------------------
// SVD Line: 19472

unsigned int DMA2_S5M1AR __AT (0x40026498);



// -------------------------------  Field Item: DMA2_S5M1AR_M1A  ----------------------------------
// SVD Line: 19482

//  <item> SFDITEM_FIELD__DMA2_S5M1AR_M1A
//    <name> M1A </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40026498) Memory 1 address (used in case of Double  buffer mode) </i>
//    <edit> 
//      <loc> ( (unsigned int)((DMA2_S5M1AR >> 0) & 0xFFFFFFFF), ((DMA2_S5M1AR = (DMA2_S5M1AR & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: DMA2_S5M1AR  ----------------------------------
// SVD Line: 19472

//  <rtree> SFDITEM_REG__DMA2_S5M1AR
//    <name> S5M1AR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40026498) stream x memory 1 address  register </i>
//    <loc> ( (unsigned int)((DMA2_S5M1AR >> 0) & 0xFFFFFFFF), ((DMA2_S5M1AR = (DMA2_S5M1AR & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__DMA2_S5M1AR_M1A </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: DMA2_S5FCR  -------------------------------
// SVD Line: 19491

unsigned int DMA2_S5FCR __AT (0x4002649C);



// -------------------------------  Field Item: DMA2_S5FCR_FEIE  ----------------------------------
// SVD Line: 19499

//  <item> SFDITEM_FIELD__DMA2_S5FCR_FEIE
//    <name> FEIE </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x4002649C) FIFO error interrupt  enable </i>
//    <check> 
//      <loc> ( (unsigned int) DMA2_S5FCR ) </loc>
//      <o.7..7> FEIE
//    </check>
//  </item>
//  


// --------------------------------  Field Item: DMA2_S5FCR_FS  -----------------------------------
// SVD Line: 19507

//  <item> SFDITEM_FIELD__DMA2_S5FCR_FS
//    <name> FS </name>
//    <r> 
//    <i> [Bits 5..3] RO (@ 0x4002649C) FIFO status </i>
//    <edit> 
//      <loc> ( (unsigned char)((DMA2_S5FCR >> 3) & 0x7) ) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: DMA2_S5FCR_DMDIS  ----------------------------------
// SVD Line: 19514

//  <item> SFDITEM_FIELD__DMA2_S5FCR_DMDIS
//    <name> DMDIS </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x4002649C) Direct mode disable </i>
//    <check> 
//      <loc> ( (unsigned int) DMA2_S5FCR ) </loc>
//      <o.2..2> DMDIS
//    </check>
//  </item>
//  


// -------------------------------  Field Item: DMA2_S5FCR_FTH  -----------------------------------
// SVD Line: 19521

//  <item> SFDITEM_FIELD__DMA2_S5FCR_FTH
//    <name> FTH </name>
//    <rw> 
//    <i> [Bits 1..0] RW (@ 0x4002649C) FIFO threshold selection </i>
//    <edit> 
//      <loc> ( (unsigned char)((DMA2_S5FCR >> 0) & 0x3), ((DMA2_S5FCR = (DMA2_S5FCR & ~(0x3UL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: DMA2_S5FCR  -----------------------------------
// SVD Line: 19491

//  <rtree> SFDITEM_REG__DMA2_S5FCR
//    <name> S5FCR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4002649C) stream x FIFO control register </i>
//    <loc> ( (unsigned int)((DMA2_S5FCR >> 0) & 0xFFFFFFFF), ((DMA2_S5FCR = (DMA2_S5FCR & ~(0x87UL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x87) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__DMA2_S5FCR_FEIE </item>
//    <item> SFDITEM_FIELD__DMA2_S5FCR_FS </item>
//    <item> SFDITEM_FIELD__DMA2_S5FCR_DMDIS </item>
//    <item> SFDITEM_FIELD__DMA2_S5FCR_FTH </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: DMA2_S6CR  --------------------------------
// SVD Line: 19530

unsigned int DMA2_S6CR __AT (0x400264A0);



// -------------------------------  Field Item: DMA2_S6CR_CHSEL  ----------------------------------
// SVD Line: 19540

//  <item> SFDITEM_FIELD__DMA2_S6CR_CHSEL
//    <name> CHSEL </name>
//    <rw> 
//    <i> [Bits 27..25] RW (@ 0x400264A0) Channel selection </i>
//    <edit> 
//      <loc> ( (unsigned char)((DMA2_S6CR >> 25) & 0x7), ((DMA2_S6CR = (DMA2_S6CR & ~(0x7UL << 25 )) | ((unsigned long)(Gui_u8:GuiVal & 0x7) << 25 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: DMA2_S6CR_MBURST  ----------------------------------
// SVD Line: 19546

//  <item> SFDITEM_FIELD__DMA2_S6CR_MBURST
//    <name> MBURST </name>
//    <rw> 
//    <i> [Bits 24..23] RW (@ 0x400264A0) Memory burst transfer  configuration </i>
//    <edit> 
//      <loc> ( (unsigned char)((DMA2_S6CR >> 23) & 0x3), ((DMA2_S6CR = (DMA2_S6CR & ~(0x3UL << 23 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 23 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: DMA2_S6CR_PBURST  ----------------------------------
// SVD Line: 19553

//  <item> SFDITEM_FIELD__DMA2_S6CR_PBURST
//    <name> PBURST </name>
//    <rw> 
//    <i> [Bits 22..21] RW (@ 0x400264A0) Peripheral burst transfer  configuration </i>
//    <edit> 
//      <loc> ( (unsigned char)((DMA2_S6CR >> 21) & 0x3), ((DMA2_S6CR = (DMA2_S6CR & ~(0x3UL << 21 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 21 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Field Item: DMA2_S6CR_ACK  -----------------------------------
// SVD Line: 19560

//  <item> SFDITEM_FIELD__DMA2_S6CR_ACK
//    <name> ACK </name>
//    <rw> 
//    <i> [Bit 20] RW (@ 0x400264A0) ACK </i>
//    <check> 
//      <loc> ( (unsigned int) DMA2_S6CR ) </loc>
//      <o.20..20> ACK
//    </check>
//  </item>
//  


// --------------------------------  Field Item: DMA2_S6CR_CT  ------------------------------------
// SVD Line: 19566

//  <item> SFDITEM_FIELD__DMA2_S6CR_CT
//    <name> CT </name>
//    <rw> 
//    <i> [Bit 19] RW (@ 0x400264A0) Current target (only in double buffer  mode) </i>
//    <check> 
//      <loc> ( (unsigned int) DMA2_S6CR ) </loc>
//      <o.19..19> CT
//    </check>
//  </item>
//  


// --------------------------------  Field Item: DMA2_S6CR_DBM  -----------------------------------
// SVD Line: 19573

//  <item> SFDITEM_FIELD__DMA2_S6CR_DBM
//    <name> DBM </name>
//    <rw> 
//    <i> [Bit 18] RW (@ 0x400264A0) Double buffer mode </i>
//    <check> 
//      <loc> ( (unsigned int) DMA2_S6CR ) </loc>
//      <o.18..18> DBM
//    </check>
//  </item>
//  


// --------------------------------  Field Item: DMA2_S6CR_PL  ------------------------------------
// SVD Line: 19579

//  <item> SFDITEM_FIELD__DMA2_S6CR_PL
//    <name> PL </name>
//    <rw> 
//    <i> [Bits 17..16] RW (@ 0x400264A0) Priority level </i>
//    <edit> 
//      <loc> ( (unsigned char)((DMA2_S6CR >> 16) & 0x3), ((DMA2_S6CR = (DMA2_S6CR & ~(0x3UL << 16 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 16 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: DMA2_S6CR_PINCOS  ----------------------------------
// SVD Line: 19585

//  <item> SFDITEM_FIELD__DMA2_S6CR_PINCOS
//    <name> PINCOS </name>
//    <rw> 
//    <i> [Bit 15] RW (@ 0x400264A0) Peripheral increment offset  size </i>
//    <check> 
//      <loc> ( (unsigned int) DMA2_S6CR ) </loc>
//      <o.15..15> PINCOS
//    </check>
//  </item>
//  


// -------------------------------  Field Item: DMA2_S6CR_MSIZE  ----------------------------------
// SVD Line: 19592

//  <item> SFDITEM_FIELD__DMA2_S6CR_MSIZE
//    <name> MSIZE </name>
//    <rw> 
//    <i> [Bits 14..13] RW (@ 0x400264A0) Memory data size </i>
//    <edit> 
//      <loc> ( (unsigned char)((DMA2_S6CR >> 13) & 0x3), ((DMA2_S6CR = (DMA2_S6CR & ~(0x3UL << 13 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 13 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Field Item: DMA2_S6CR_PSIZE  ----------------------------------
// SVD Line: 19598

//  <item> SFDITEM_FIELD__DMA2_S6CR_PSIZE
//    <name> PSIZE </name>
//    <rw> 
//    <i> [Bits 12..11] RW (@ 0x400264A0) Peripheral data size </i>
//    <edit> 
//      <loc> ( (unsigned char)((DMA2_S6CR >> 11) & 0x3), ((DMA2_S6CR = (DMA2_S6CR & ~(0x3UL << 11 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 11 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Field Item: DMA2_S6CR_MINC  -----------------------------------
// SVD Line: 19604

//  <item> SFDITEM_FIELD__DMA2_S6CR_MINC
//    <name> MINC </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x400264A0) Memory increment mode </i>
//    <check> 
//      <loc> ( (unsigned int) DMA2_S6CR ) </loc>
//      <o.10..10> MINC
//    </check>
//  </item>
//  


// -------------------------------  Field Item: DMA2_S6CR_PINC  -----------------------------------
// SVD Line: 19610

//  <item> SFDITEM_FIELD__DMA2_S6CR_PINC
//    <name> PINC </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x400264A0) Peripheral increment mode </i>
//    <check> 
//      <loc> ( (unsigned int) DMA2_S6CR ) </loc>
//      <o.9..9> PINC
//    </check>
//  </item>
//  


// -------------------------------  Field Item: DMA2_S6CR_CIRC  -----------------------------------
// SVD Line: 19616

//  <item> SFDITEM_FIELD__DMA2_S6CR_CIRC
//    <name> CIRC </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x400264A0) Circular mode </i>
//    <check> 
//      <loc> ( (unsigned int) DMA2_S6CR ) </loc>
//      <o.8..8> CIRC
//    </check>
//  </item>
//  


// --------------------------------  Field Item: DMA2_S6CR_DIR  -----------------------------------
// SVD Line: 19622

//  <item> SFDITEM_FIELD__DMA2_S6CR_DIR
//    <name> DIR </name>
//    <rw> 
//    <i> [Bits 7..6] RW (@ 0x400264A0) Data transfer direction </i>
//    <edit> 
//      <loc> ( (unsigned char)((DMA2_S6CR >> 6) & 0x3), ((DMA2_S6CR = (DMA2_S6CR & ~(0x3UL << 6 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 6 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: DMA2_S6CR_PFCTRL  ----------------------------------
// SVD Line: 19628

//  <item> SFDITEM_FIELD__DMA2_S6CR_PFCTRL
//    <name> PFCTRL </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x400264A0) Peripheral flow controller </i>
//    <check> 
//      <loc> ( (unsigned int) DMA2_S6CR ) </loc>
//      <o.5..5> PFCTRL
//    </check>
//  </item>
//  


// -------------------------------  Field Item: DMA2_S6CR_TCIE  -----------------------------------
// SVD Line: 19634

//  <item> SFDITEM_FIELD__DMA2_S6CR_TCIE
//    <name> TCIE </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x400264A0) Transfer complete interrupt  enable </i>
//    <check> 
//      <loc> ( (unsigned int) DMA2_S6CR ) </loc>
//      <o.4..4> TCIE
//    </check>
//  </item>
//  


// -------------------------------  Field Item: DMA2_S6CR_HTIE  -----------------------------------
// SVD Line: 19641

//  <item> SFDITEM_FIELD__DMA2_S6CR_HTIE
//    <name> HTIE </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x400264A0) Half transfer interrupt  enable </i>
//    <check> 
//      <loc> ( (unsigned int) DMA2_S6CR ) </loc>
//      <o.3..3> HTIE
//    </check>
//  </item>
//  


// -------------------------------  Field Item: DMA2_S6CR_TEIE  -----------------------------------
// SVD Line: 19648

//  <item> SFDITEM_FIELD__DMA2_S6CR_TEIE
//    <name> TEIE </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x400264A0) Transfer error interrupt  enable </i>
//    <check> 
//      <loc> ( (unsigned int) DMA2_S6CR ) </loc>
//      <o.2..2> TEIE
//    </check>
//  </item>
//  


// -------------------------------  Field Item: DMA2_S6CR_DMEIE  ----------------------------------
// SVD Line: 19655

//  <item> SFDITEM_FIELD__DMA2_S6CR_DMEIE
//    <name> DMEIE </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x400264A0) Direct mode error interrupt  enable </i>
//    <check> 
//      <loc> ( (unsigned int) DMA2_S6CR ) </loc>
//      <o.1..1> DMEIE
//    </check>
//  </item>
//  


// --------------------------------  Field Item: DMA2_S6CR_EN  ------------------------------------
// SVD Line: 19662

//  <item> SFDITEM_FIELD__DMA2_S6CR_EN
//    <name> EN </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x400264A0) Stream enable / flag stream ready when  read low </i>
//    <check> 
//      <loc> ( (unsigned int) DMA2_S6CR ) </loc>
//      <o.0..0> EN
//    </check>
//  </item>
//  


// --------------------------------  Register RTree: DMA2_S6CR  -----------------------------------
// SVD Line: 19530

//  <rtree> SFDITEM_REG__DMA2_S6CR
//    <name> S6CR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400264A0) stream x configuration  register </i>
//    <loc> ( (unsigned int)((DMA2_S6CR >> 0) & 0xFFFFFFFF), ((DMA2_S6CR = (DMA2_S6CR & ~(0xFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__DMA2_S6CR_CHSEL </item>
//    <item> SFDITEM_FIELD__DMA2_S6CR_MBURST </item>
//    <item> SFDITEM_FIELD__DMA2_S6CR_PBURST </item>
//    <item> SFDITEM_FIELD__DMA2_S6CR_ACK </item>
//    <item> SFDITEM_FIELD__DMA2_S6CR_CT </item>
//    <item> SFDITEM_FIELD__DMA2_S6CR_DBM </item>
//    <item> SFDITEM_FIELD__DMA2_S6CR_PL </item>
//    <item> SFDITEM_FIELD__DMA2_S6CR_PINCOS </item>
//    <item> SFDITEM_FIELD__DMA2_S6CR_MSIZE </item>
//    <item> SFDITEM_FIELD__DMA2_S6CR_PSIZE </item>
//    <item> SFDITEM_FIELD__DMA2_S6CR_MINC </item>
//    <item> SFDITEM_FIELD__DMA2_S6CR_PINC </item>
//    <item> SFDITEM_FIELD__DMA2_S6CR_CIRC </item>
//    <item> SFDITEM_FIELD__DMA2_S6CR_DIR </item>
//    <item> SFDITEM_FIELD__DMA2_S6CR_PFCTRL </item>
//    <item> SFDITEM_FIELD__DMA2_S6CR_TCIE </item>
//    <item> SFDITEM_FIELD__DMA2_S6CR_HTIE </item>
//    <item> SFDITEM_FIELD__DMA2_S6CR_TEIE </item>
//    <item> SFDITEM_FIELD__DMA2_S6CR_DMEIE </item>
//    <item> SFDITEM_FIELD__DMA2_S6CR_EN </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: DMA2_S6NDTR  -------------------------------
// SVD Line: 19671

unsigned int DMA2_S6NDTR __AT (0x400264A4);



// -------------------------------  Field Item: DMA2_S6NDTR_NDT  ----------------------------------
// SVD Line: 19681

//  <item> SFDITEM_FIELD__DMA2_S6NDTR_NDT
//    <name> NDT </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x400264A4) Number of data items to  transfer </i>
//    <edit> 
//      <loc> ( (unsigned short)((DMA2_S6NDTR >> 0) & 0xFFFF), ((DMA2_S6NDTR = (DMA2_S6NDTR & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: DMA2_S6NDTR  ----------------------------------
// SVD Line: 19671

//  <rtree> SFDITEM_REG__DMA2_S6NDTR
//    <name> S6NDTR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400264A4) stream x number of data  register </i>
//    <loc> ( (unsigned int)((DMA2_S6NDTR >> 0) & 0xFFFFFFFF), ((DMA2_S6NDTR = (DMA2_S6NDTR & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__DMA2_S6NDTR_NDT </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: DMA2_S6PAR  -------------------------------
// SVD Line: 19690

unsigned int DMA2_S6PAR __AT (0x400264A8);



// --------------------------------  Field Item: DMA2_S6PAR_PA  -----------------------------------
// SVD Line: 19700

//  <item> SFDITEM_FIELD__DMA2_S6PAR_PA
//    <name> PA </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400264A8) Peripheral address </i>
//    <edit> 
//      <loc> ( (unsigned int)((DMA2_S6PAR >> 0) & 0xFFFFFFFF), ((DMA2_S6PAR = (DMA2_S6PAR & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: DMA2_S6PAR  -----------------------------------
// SVD Line: 19690

//  <rtree> SFDITEM_REG__DMA2_S6PAR
//    <name> S6PAR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400264A8) stream x peripheral address  register </i>
//    <loc> ( (unsigned int)((DMA2_S6PAR >> 0) & 0xFFFFFFFF), ((DMA2_S6PAR = (DMA2_S6PAR & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__DMA2_S6PAR_PA </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: DMA2_S6M0AR  -------------------------------
// SVD Line: 19708

unsigned int DMA2_S6M0AR __AT (0x400264AC);



// -------------------------------  Field Item: DMA2_S6M0AR_M0A  ----------------------------------
// SVD Line: 19718

//  <item> SFDITEM_FIELD__DMA2_S6M0AR_M0A
//    <name> M0A </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400264AC) Memory 0 address </i>
//    <edit> 
//      <loc> ( (unsigned int)((DMA2_S6M0AR >> 0) & 0xFFFFFFFF), ((DMA2_S6M0AR = (DMA2_S6M0AR & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: DMA2_S6M0AR  ----------------------------------
// SVD Line: 19708

//  <rtree> SFDITEM_REG__DMA2_S6M0AR
//    <name> S6M0AR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400264AC) stream x memory 0 address  register </i>
//    <loc> ( (unsigned int)((DMA2_S6M0AR >> 0) & 0xFFFFFFFF), ((DMA2_S6M0AR = (DMA2_S6M0AR & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__DMA2_S6M0AR_M0A </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: DMA2_S6M1AR  -------------------------------
// SVD Line: 19726

unsigned int DMA2_S6M1AR __AT (0x400264B0);



// -------------------------------  Field Item: DMA2_S6M1AR_M1A  ----------------------------------
// SVD Line: 19736

//  <item> SFDITEM_FIELD__DMA2_S6M1AR_M1A
//    <name> M1A </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400264B0) Memory 1 address (used in case of Double  buffer mode) </i>
//    <edit> 
//      <loc> ( (unsigned int)((DMA2_S6M1AR >> 0) & 0xFFFFFFFF), ((DMA2_S6M1AR = (DMA2_S6M1AR & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: DMA2_S6M1AR  ----------------------------------
// SVD Line: 19726

//  <rtree> SFDITEM_REG__DMA2_S6M1AR
//    <name> S6M1AR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400264B0) stream x memory 1 address  register </i>
//    <loc> ( (unsigned int)((DMA2_S6M1AR >> 0) & 0xFFFFFFFF), ((DMA2_S6M1AR = (DMA2_S6M1AR & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__DMA2_S6M1AR_M1A </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: DMA2_S6FCR  -------------------------------
// SVD Line: 19745

unsigned int DMA2_S6FCR __AT (0x400264B4);



// -------------------------------  Field Item: DMA2_S6FCR_FEIE  ----------------------------------
// SVD Line: 19753

//  <item> SFDITEM_FIELD__DMA2_S6FCR_FEIE
//    <name> FEIE </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x400264B4) FIFO error interrupt  enable </i>
//    <check> 
//      <loc> ( (unsigned int) DMA2_S6FCR ) </loc>
//      <o.7..7> FEIE
//    </check>
//  </item>
//  


// --------------------------------  Field Item: DMA2_S6FCR_FS  -----------------------------------
// SVD Line: 19761

//  <item> SFDITEM_FIELD__DMA2_S6FCR_FS
//    <name> FS </name>
//    <r> 
//    <i> [Bits 5..3] RO (@ 0x400264B4) FIFO status </i>
//    <edit> 
//      <loc> ( (unsigned char)((DMA2_S6FCR >> 3) & 0x7) ) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: DMA2_S6FCR_DMDIS  ----------------------------------
// SVD Line: 19768

//  <item> SFDITEM_FIELD__DMA2_S6FCR_DMDIS
//    <name> DMDIS </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x400264B4) Direct mode disable </i>
//    <check> 
//      <loc> ( (unsigned int) DMA2_S6FCR ) </loc>
//      <o.2..2> DMDIS
//    </check>
//  </item>
//  


// -------------------------------  Field Item: DMA2_S6FCR_FTH  -----------------------------------
// SVD Line: 19775

//  <item> SFDITEM_FIELD__DMA2_S6FCR_FTH
//    <name> FTH </name>
//    <rw> 
//    <i> [Bits 1..0] RW (@ 0x400264B4) FIFO threshold selection </i>
//    <edit> 
//      <loc> ( (unsigned char)((DMA2_S6FCR >> 0) & 0x3), ((DMA2_S6FCR = (DMA2_S6FCR & ~(0x3UL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: DMA2_S6FCR  -----------------------------------
// SVD Line: 19745

//  <rtree> SFDITEM_REG__DMA2_S6FCR
//    <name> S6FCR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400264B4) stream x FIFO control register </i>
//    <loc> ( (unsigned int)((DMA2_S6FCR >> 0) & 0xFFFFFFFF), ((DMA2_S6FCR = (DMA2_S6FCR & ~(0x87UL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x87) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__DMA2_S6FCR_FEIE </item>
//    <item> SFDITEM_FIELD__DMA2_S6FCR_FS </item>
//    <item> SFDITEM_FIELD__DMA2_S6FCR_DMDIS </item>
//    <item> SFDITEM_FIELD__DMA2_S6FCR_FTH </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: DMA2_S7CR  --------------------------------
// SVD Line: 19784

unsigned int DMA2_S7CR __AT (0x400264B8);



// -------------------------------  Field Item: DMA2_S7CR_CHSEL  ----------------------------------
// SVD Line: 19794

//  <item> SFDITEM_FIELD__DMA2_S7CR_CHSEL
//    <name> CHSEL </name>
//    <rw> 
//    <i> [Bits 27..25] RW (@ 0x400264B8) Channel selection </i>
//    <edit> 
//      <loc> ( (unsigned char)((DMA2_S7CR >> 25) & 0x7), ((DMA2_S7CR = (DMA2_S7CR & ~(0x7UL << 25 )) | ((unsigned long)(Gui_u8:GuiVal & 0x7) << 25 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: DMA2_S7CR_MBURST  ----------------------------------
// SVD Line: 19800

//  <item> SFDITEM_FIELD__DMA2_S7CR_MBURST
//    <name> MBURST </name>
//    <rw> 
//    <i> [Bits 24..23] RW (@ 0x400264B8) Memory burst transfer  configuration </i>
//    <edit> 
//      <loc> ( (unsigned char)((DMA2_S7CR >> 23) & 0x3), ((DMA2_S7CR = (DMA2_S7CR & ~(0x3UL << 23 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 23 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: DMA2_S7CR_PBURST  ----------------------------------
// SVD Line: 19807

//  <item> SFDITEM_FIELD__DMA2_S7CR_PBURST
//    <name> PBURST </name>
//    <rw> 
//    <i> [Bits 22..21] RW (@ 0x400264B8) Peripheral burst transfer  configuration </i>
//    <edit> 
//      <loc> ( (unsigned char)((DMA2_S7CR >> 21) & 0x3), ((DMA2_S7CR = (DMA2_S7CR & ~(0x3UL << 21 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 21 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Field Item: DMA2_S7CR_ACK  -----------------------------------
// SVD Line: 19814

//  <item> SFDITEM_FIELD__DMA2_S7CR_ACK
//    <name> ACK </name>
//    <rw> 
//    <i> [Bit 20] RW (@ 0x400264B8) ACK </i>
//    <check> 
//      <loc> ( (unsigned int) DMA2_S7CR ) </loc>
//      <o.20..20> ACK
//    </check>
//  </item>
//  


// --------------------------------  Field Item: DMA2_S7CR_CT  ------------------------------------
// SVD Line: 19820

//  <item> SFDITEM_FIELD__DMA2_S7CR_CT
//    <name> CT </name>
//    <rw> 
//    <i> [Bit 19] RW (@ 0x400264B8) Current target (only in double buffer  mode) </i>
//    <check> 
//      <loc> ( (unsigned int) DMA2_S7CR ) </loc>
//      <o.19..19> CT
//    </check>
//  </item>
//  


// --------------------------------  Field Item: DMA2_S7CR_DBM  -----------------------------------
// SVD Line: 19827

//  <item> SFDITEM_FIELD__DMA2_S7CR_DBM
//    <name> DBM </name>
//    <rw> 
//    <i> [Bit 18] RW (@ 0x400264B8) Double buffer mode </i>
//    <check> 
//      <loc> ( (unsigned int) DMA2_S7CR ) </loc>
//      <o.18..18> DBM
//    </check>
//  </item>
//  


// --------------------------------  Field Item: DMA2_S7CR_PL  ------------------------------------
// SVD Line: 19833

//  <item> SFDITEM_FIELD__DMA2_S7CR_PL
//    <name> PL </name>
//    <rw> 
//    <i> [Bits 17..16] RW (@ 0x400264B8) Priority level </i>
//    <edit> 
//      <loc> ( (unsigned char)((DMA2_S7CR >> 16) & 0x3), ((DMA2_S7CR = (DMA2_S7CR & ~(0x3UL << 16 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 16 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: DMA2_S7CR_PINCOS  ----------------------------------
// SVD Line: 19839

//  <item> SFDITEM_FIELD__DMA2_S7CR_PINCOS
//    <name> PINCOS </name>
//    <rw> 
//    <i> [Bit 15] RW (@ 0x400264B8) Peripheral increment offset  size </i>
//    <check> 
//      <loc> ( (unsigned int) DMA2_S7CR ) </loc>
//      <o.15..15> PINCOS
//    </check>
//  </item>
//  


// -------------------------------  Field Item: DMA2_S7CR_MSIZE  ----------------------------------
// SVD Line: 19846

//  <item> SFDITEM_FIELD__DMA2_S7CR_MSIZE
//    <name> MSIZE </name>
//    <rw> 
//    <i> [Bits 14..13] RW (@ 0x400264B8) Memory data size </i>
//    <edit> 
//      <loc> ( (unsigned char)((DMA2_S7CR >> 13) & 0x3), ((DMA2_S7CR = (DMA2_S7CR & ~(0x3UL << 13 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 13 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Field Item: DMA2_S7CR_PSIZE  ----------------------------------
// SVD Line: 19852

//  <item> SFDITEM_FIELD__DMA2_S7CR_PSIZE
//    <name> PSIZE </name>
//    <rw> 
//    <i> [Bits 12..11] RW (@ 0x400264B8) Peripheral data size </i>
//    <edit> 
//      <loc> ( (unsigned char)((DMA2_S7CR >> 11) & 0x3), ((DMA2_S7CR = (DMA2_S7CR & ~(0x3UL << 11 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 11 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Field Item: DMA2_S7CR_MINC  -----------------------------------
// SVD Line: 19858

//  <item> SFDITEM_FIELD__DMA2_S7CR_MINC
//    <name> MINC </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x400264B8) Memory increment mode </i>
//    <check> 
//      <loc> ( (unsigned int) DMA2_S7CR ) </loc>
//      <o.10..10> MINC
//    </check>
//  </item>
//  


// -------------------------------  Field Item: DMA2_S7CR_PINC  -----------------------------------
// SVD Line: 19864

//  <item> SFDITEM_FIELD__DMA2_S7CR_PINC
//    <name> PINC </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x400264B8) Peripheral increment mode </i>
//    <check> 
//      <loc> ( (unsigned int) DMA2_S7CR ) </loc>
//      <o.9..9> PINC
//    </check>
//  </item>
//  


// -------------------------------  Field Item: DMA2_S7CR_CIRC  -----------------------------------
// SVD Line: 19870

//  <item> SFDITEM_FIELD__DMA2_S7CR_CIRC
//    <name> CIRC </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x400264B8) Circular mode </i>
//    <check> 
//      <loc> ( (unsigned int) DMA2_S7CR ) </loc>
//      <o.8..8> CIRC
//    </check>
//  </item>
//  


// --------------------------------  Field Item: DMA2_S7CR_DIR  -----------------------------------
// SVD Line: 19876

//  <item> SFDITEM_FIELD__DMA2_S7CR_DIR
//    <name> DIR </name>
//    <rw> 
//    <i> [Bits 7..6] RW (@ 0x400264B8) Data transfer direction </i>
//    <edit> 
//      <loc> ( (unsigned char)((DMA2_S7CR >> 6) & 0x3), ((DMA2_S7CR = (DMA2_S7CR & ~(0x3UL << 6 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 6 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: DMA2_S7CR_PFCTRL  ----------------------------------
// SVD Line: 19882

//  <item> SFDITEM_FIELD__DMA2_S7CR_PFCTRL
//    <name> PFCTRL </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x400264B8) Peripheral flow controller </i>
//    <check> 
//      <loc> ( (unsigned int) DMA2_S7CR ) </loc>
//      <o.5..5> PFCTRL
//    </check>
//  </item>
//  


// -------------------------------  Field Item: DMA2_S7CR_TCIE  -----------------------------------
// SVD Line: 19888

//  <item> SFDITEM_FIELD__DMA2_S7CR_TCIE
//    <name> TCIE </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x400264B8) Transfer complete interrupt  enable </i>
//    <check> 
//      <loc> ( (unsigned int) DMA2_S7CR ) </loc>
//      <o.4..4> TCIE
//    </check>
//  </item>
//  


// -------------------------------  Field Item: DMA2_S7CR_HTIE  -----------------------------------
// SVD Line: 19895

//  <item> SFDITEM_FIELD__DMA2_S7CR_HTIE
//    <name> HTIE </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x400264B8) Half transfer interrupt  enable </i>
//    <check> 
//      <loc> ( (unsigned int) DMA2_S7CR ) </loc>
//      <o.3..3> HTIE
//    </check>
//  </item>
//  


// -------------------------------  Field Item: DMA2_S7CR_TEIE  -----------------------------------
// SVD Line: 19902

//  <item> SFDITEM_FIELD__DMA2_S7CR_TEIE
//    <name> TEIE </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x400264B8) Transfer error interrupt  enable </i>
//    <check> 
//      <loc> ( (unsigned int) DMA2_S7CR ) </loc>
//      <o.2..2> TEIE
//    </check>
//  </item>
//  


// -------------------------------  Field Item: DMA2_S7CR_DMEIE  ----------------------------------
// SVD Line: 19909

//  <item> SFDITEM_FIELD__DMA2_S7CR_DMEIE
//    <name> DMEIE </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x400264B8) Direct mode error interrupt  enable </i>
//    <check> 
//      <loc> ( (unsigned int) DMA2_S7CR ) </loc>
//      <o.1..1> DMEIE
//    </check>
//  </item>
//  


// --------------------------------  Field Item: DMA2_S7CR_EN  ------------------------------------
// SVD Line: 19916

//  <item> SFDITEM_FIELD__DMA2_S7CR_EN
//    <name> EN </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x400264B8) Stream enable / flag stream ready when  read low </i>
//    <check> 
//      <loc> ( (unsigned int) DMA2_S7CR ) </loc>
//      <o.0..0> EN
//    </check>
//  </item>
//  


// --------------------------------  Register RTree: DMA2_S7CR  -----------------------------------
// SVD Line: 19784

//  <rtree> SFDITEM_REG__DMA2_S7CR
//    <name> S7CR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400264B8) stream x configuration  register </i>
//    <loc> ( (unsigned int)((DMA2_S7CR >> 0) & 0xFFFFFFFF), ((DMA2_S7CR = (DMA2_S7CR & ~(0xFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__DMA2_S7CR_CHSEL </item>
//    <item> SFDITEM_FIELD__DMA2_S7CR_MBURST </item>
//    <item> SFDITEM_FIELD__DMA2_S7CR_PBURST </item>
//    <item> SFDITEM_FIELD__DMA2_S7CR_ACK </item>
//    <item> SFDITEM_FIELD__DMA2_S7CR_CT </item>
//    <item> SFDITEM_FIELD__DMA2_S7CR_DBM </item>
//    <item> SFDITEM_FIELD__DMA2_S7CR_PL </item>
//    <item> SFDITEM_FIELD__DMA2_S7CR_PINCOS </item>
//    <item> SFDITEM_FIELD__DMA2_S7CR_MSIZE </item>
//    <item> SFDITEM_FIELD__DMA2_S7CR_PSIZE </item>
//    <item> SFDITEM_FIELD__DMA2_S7CR_MINC </item>
//    <item> SFDITEM_FIELD__DMA2_S7CR_PINC </item>
//    <item> SFDITEM_FIELD__DMA2_S7CR_CIRC </item>
//    <item> SFDITEM_FIELD__DMA2_S7CR_DIR </item>
//    <item> SFDITEM_FIELD__DMA2_S7CR_PFCTRL </item>
//    <item> SFDITEM_FIELD__DMA2_S7CR_TCIE </item>
//    <item> SFDITEM_FIELD__DMA2_S7CR_HTIE </item>
//    <item> SFDITEM_FIELD__DMA2_S7CR_TEIE </item>
//    <item> SFDITEM_FIELD__DMA2_S7CR_DMEIE </item>
//    <item> SFDITEM_FIELD__DMA2_S7CR_EN </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: DMA2_S7NDTR  -------------------------------
// SVD Line: 19925

unsigned int DMA2_S7NDTR __AT (0x400264BC);



// -------------------------------  Field Item: DMA2_S7NDTR_NDT  ----------------------------------
// SVD Line: 19935

//  <item> SFDITEM_FIELD__DMA2_S7NDTR_NDT
//    <name> NDT </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x400264BC) Number of data items to  transfer </i>
//    <edit> 
//      <loc> ( (unsigned short)((DMA2_S7NDTR >> 0) & 0xFFFF), ((DMA2_S7NDTR = (DMA2_S7NDTR & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: DMA2_S7NDTR  ----------------------------------
// SVD Line: 19925

//  <rtree> SFDITEM_REG__DMA2_S7NDTR
//    <name> S7NDTR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400264BC) stream x number of data  register </i>
//    <loc> ( (unsigned int)((DMA2_S7NDTR >> 0) & 0xFFFFFFFF), ((DMA2_S7NDTR = (DMA2_S7NDTR & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__DMA2_S7NDTR_NDT </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: DMA2_S7PAR  -------------------------------
// SVD Line: 19944

unsigned int DMA2_S7PAR __AT (0x400264C0);



// --------------------------------  Field Item: DMA2_S7PAR_PA  -----------------------------------
// SVD Line: 19954

//  <item> SFDITEM_FIELD__DMA2_S7PAR_PA
//    <name> PA </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400264C0) Peripheral address </i>
//    <edit> 
//      <loc> ( (unsigned int)((DMA2_S7PAR >> 0) & 0xFFFFFFFF), ((DMA2_S7PAR = (DMA2_S7PAR & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: DMA2_S7PAR  -----------------------------------
// SVD Line: 19944

//  <rtree> SFDITEM_REG__DMA2_S7PAR
//    <name> S7PAR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400264C0) stream x peripheral address  register </i>
//    <loc> ( (unsigned int)((DMA2_S7PAR >> 0) & 0xFFFFFFFF), ((DMA2_S7PAR = (DMA2_S7PAR & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__DMA2_S7PAR_PA </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: DMA2_S7M0AR  -------------------------------
// SVD Line: 19962

unsigned int DMA2_S7M0AR __AT (0x400264C4);



// -------------------------------  Field Item: DMA2_S7M0AR_M0A  ----------------------------------
// SVD Line: 19972

//  <item> SFDITEM_FIELD__DMA2_S7M0AR_M0A
//    <name> M0A </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400264C4) Memory 0 address </i>
//    <edit> 
//      <loc> ( (unsigned int)((DMA2_S7M0AR >> 0) & 0xFFFFFFFF), ((DMA2_S7M0AR = (DMA2_S7M0AR & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: DMA2_S7M0AR  ----------------------------------
// SVD Line: 19962

//  <rtree> SFDITEM_REG__DMA2_S7M0AR
//    <name> S7M0AR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400264C4) stream x memory 0 address  register </i>
//    <loc> ( (unsigned int)((DMA2_S7M0AR >> 0) & 0xFFFFFFFF), ((DMA2_S7M0AR = (DMA2_S7M0AR & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__DMA2_S7M0AR_M0A </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: DMA2_S7M1AR  -------------------------------
// SVD Line: 19980

unsigned int DMA2_S7M1AR __AT (0x400264C8);



// -------------------------------  Field Item: DMA2_S7M1AR_M1A  ----------------------------------
// SVD Line: 19990

//  <item> SFDITEM_FIELD__DMA2_S7M1AR_M1A
//    <name> M1A </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400264C8) Memory 1 address (used in case of Double  buffer mode) </i>
//    <edit> 
//      <loc> ( (unsigned int)((DMA2_S7M1AR >> 0) & 0xFFFFFFFF), ((DMA2_S7M1AR = (DMA2_S7M1AR & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: DMA2_S7M1AR  ----------------------------------
// SVD Line: 19980

//  <rtree> SFDITEM_REG__DMA2_S7M1AR
//    <name> S7M1AR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400264C8) stream x memory 1 address  register </i>
//    <loc> ( (unsigned int)((DMA2_S7M1AR >> 0) & 0xFFFFFFFF), ((DMA2_S7M1AR = (DMA2_S7M1AR & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__DMA2_S7M1AR_M1A </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: DMA2_S7FCR  -------------------------------
// SVD Line: 19999

unsigned int DMA2_S7FCR __AT (0x400264CC);



// -------------------------------  Field Item: DMA2_S7FCR_FEIE  ----------------------------------
// SVD Line: 20007

//  <item> SFDITEM_FIELD__DMA2_S7FCR_FEIE
//    <name> FEIE </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x400264CC) FIFO error interrupt  enable </i>
//    <check> 
//      <loc> ( (unsigned int) DMA2_S7FCR ) </loc>
//      <o.7..7> FEIE
//    </check>
//  </item>
//  


// --------------------------------  Field Item: DMA2_S7FCR_FS  -----------------------------------
// SVD Line: 20015

//  <item> SFDITEM_FIELD__DMA2_S7FCR_FS
//    <name> FS </name>
//    <r> 
//    <i> [Bits 5..3] RO (@ 0x400264CC) FIFO status </i>
//    <edit> 
//      <loc> ( (unsigned char)((DMA2_S7FCR >> 3) & 0x7) ) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: DMA2_S7FCR_DMDIS  ----------------------------------
// SVD Line: 20022

//  <item> SFDITEM_FIELD__DMA2_S7FCR_DMDIS
//    <name> DMDIS </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x400264CC) Direct mode disable </i>
//    <check> 
//      <loc> ( (unsigned int) DMA2_S7FCR ) </loc>
//      <o.2..2> DMDIS
//    </check>
//  </item>
//  


// -------------------------------  Field Item: DMA2_S7FCR_FTH  -----------------------------------
// SVD Line: 20029

//  <item> SFDITEM_FIELD__DMA2_S7FCR_FTH
//    <name> FTH </name>
//    <rw> 
//    <i> [Bits 1..0] RW (@ 0x400264CC) FIFO threshold selection </i>
//    <edit> 
//      <loc> ( (unsigned char)((DMA2_S7FCR >> 0) & 0x3), ((DMA2_S7FCR = (DMA2_S7FCR & ~(0x3UL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: DMA2_S7FCR  -----------------------------------
// SVD Line: 19999

//  <rtree> SFDITEM_REG__DMA2_S7FCR
//    <name> S7FCR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400264CC) stream x FIFO control register </i>
//    <loc> ( (unsigned int)((DMA2_S7FCR >> 0) & 0xFFFFFFFF), ((DMA2_S7FCR = (DMA2_S7FCR & ~(0x87UL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x87) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__DMA2_S7FCR_FEIE </item>
//    <item> SFDITEM_FIELD__DMA2_S7FCR_FS </item>
//    <item> SFDITEM_FIELD__DMA2_S7FCR_DMDIS </item>
//    <item> SFDITEM_FIELD__DMA2_S7FCR_FTH </item>
//  </rtree>
//  


// ----------------------------------  Peripheral View: DMA2  -------------------------------------
// SVD Line: 17390

//  <view> DMA2
//    <name> DMA2 </name>
//    <item> SFDITEM_REG__DMA2_LISR </item>
//    <item> SFDITEM_REG__DMA2_HISR </item>
//    <item> SFDITEM_REG__DMA2_LIFCR </item>
//    <item> SFDITEM_REG__DMA2_HIFCR </item>
//    <item> SFDITEM_REG__DMA2_S0CR </item>
//    <item> SFDITEM_REG__DMA2_S0NDTR </item>
//    <item> SFDITEM_REG__DMA2_S0PAR </item>
//    <item> SFDITEM_REG__DMA2_S0M0AR </item>
//    <item> SFDITEM_REG__DMA2_S0M1AR </item>
//    <item> SFDITEM_REG__DMA2_S0FCR </item>
//    <item> SFDITEM_REG__DMA2_S1CR </item>
//    <item> SFDITEM_REG__DMA2_S1NDTR </item>
//    <item> SFDITEM_REG__DMA2_S1PAR </item>
//    <item> SFDITEM_REG__DMA2_S1M0AR </item>
//    <item> SFDITEM_REG__DMA2_S1M1AR </item>
//    <item> SFDITEM_REG__DMA2_S1FCR </item>
//    <item> SFDITEM_REG__DMA2_S2CR </item>
//    <item> SFDITEM_REG__DMA2_S2NDTR </item>
//    <item> SFDITEM_REG__DMA2_S2PAR </item>
//    <item> SFDITEM_REG__DMA2_S2M0AR </item>
//    <item> SFDITEM_REG__DMA2_S2M1AR </item>
//    <item> SFDITEM_REG__DMA2_S2FCR </item>
//    <item> SFDITEM_REG__DMA2_S3CR </item>
//    <item> SFDITEM_REG__DMA2_S3NDTR </item>
//    <item> SFDITEM_REG__DMA2_S3PAR </item>
//    <item> SFDITEM_REG__DMA2_S3M0AR </item>
//    <item> SFDITEM_REG__DMA2_S3M1AR </item>
//    <item> SFDITEM_REG__DMA2_S3FCR </item>
//    <item> SFDITEM_REG__DMA2_S4CR </item>
//    <item> SFDITEM_REG__DMA2_S4NDTR </item>
//    <item> SFDITEM_REG__DMA2_S4PAR </item>
//    <item> SFDITEM_REG__DMA2_S4M0AR </item>
//    <item> SFDITEM_REG__DMA2_S4M1AR </item>
//    <item> SFDITEM_REG__DMA2_S4FCR </item>
//    <item> SFDITEM_REG__DMA2_S5CR </item>
//    <item> SFDITEM_REG__DMA2_S5NDTR </item>
//    <item> SFDITEM_REG__DMA2_S5PAR </item>
//    <item> SFDITEM_REG__DMA2_S5M0AR </item>
//    <item> SFDITEM_REG__DMA2_S5M1AR </item>
//    <item> SFDITEM_REG__DMA2_S5FCR </item>
//    <item> SFDITEM_REG__DMA2_S6CR </item>
//    <item> SFDITEM_REG__DMA2_S6NDTR </item>
//    <item> SFDITEM_REG__DMA2_S6PAR </item>
//    <item> SFDITEM_REG__DMA2_S6M0AR </item>
//    <item> SFDITEM_REG__DMA2_S6M1AR </item>
//    <item> SFDITEM_REG__DMA2_S6FCR </item>
//    <item> SFDITEM_REG__DMA2_S7CR </item>
//    <item> SFDITEM_REG__DMA2_S7NDTR </item>
//    <item> SFDITEM_REG__DMA2_S7PAR </item>
//    <item> SFDITEM_REG__DMA2_S7M0AR </item>
//    <item> SFDITEM_REG__DMA2_S7M1AR </item>
//    <item> SFDITEM_REG__DMA2_S7FCR </item>
//  </view>
//  


// ----------------------------  Register Item Address: DMA1_LISR  --------------------------------
// SVD Line: 17406

unsigned int DMA1_LISR __AT (0x40026000);



// -------------------------------  Field Item: DMA1_LISR_TCIF3  ----------------------------------
// SVD Line: 17415

//  <item> SFDITEM_FIELD__DMA1_LISR_TCIF3
//    <name> TCIF3 </name>
//    <r> 
//    <i> [Bit 27] RO (@ 0x40026000) Stream x transfer complete interrupt  flag (x = 3..0) </i>
//    <check> 
//      <loc> ( (unsigned int) DMA1_LISR ) </loc>
//      <o.27..27> TCIF3
//    </check>
//  </item>
//  


// -------------------------------  Field Item: DMA1_LISR_HTIF3  ----------------------------------
// SVD Line: 17422

//  <item> SFDITEM_FIELD__DMA1_LISR_HTIF3
//    <name> HTIF3 </name>
//    <r> 
//    <i> [Bit 26] RO (@ 0x40026000) Stream x half transfer interrupt flag  (x=3..0) </i>
//    <check> 
//      <loc> ( (unsigned int) DMA1_LISR ) </loc>
//      <o.26..26> HTIF3
//    </check>
//  </item>
//  


// -------------------------------  Field Item: DMA1_LISR_TEIF3  ----------------------------------
// SVD Line: 17429

//  <item> SFDITEM_FIELD__DMA1_LISR_TEIF3
//    <name> TEIF3 </name>
//    <r> 
//    <i> [Bit 25] RO (@ 0x40026000) Stream x transfer error interrupt flag  (x=3..0) </i>
//    <check> 
//      <loc> ( (unsigned int) DMA1_LISR ) </loc>
//      <o.25..25> TEIF3
//    </check>
//  </item>
//  


// ------------------------------  Field Item: DMA1_LISR_DMEIF3  ----------------------------------
// SVD Line: 17436

//  <item> SFDITEM_FIELD__DMA1_LISR_DMEIF3
//    <name> DMEIF3 </name>
//    <r> 
//    <i> [Bit 24] RO (@ 0x40026000) Stream x direct mode error interrupt  flag (x=3..0) </i>
//    <check> 
//      <loc> ( (unsigned int) DMA1_LISR ) </loc>
//      <o.24..24> DMEIF3
//    </check>
//  </item>
//  


// -------------------------------  Field Item: DMA1_LISR_FEIF3  ----------------------------------
// SVD Line: 17443

//  <item> SFDITEM_FIELD__DMA1_LISR_FEIF3
//    <name> FEIF3 </name>
//    <r> 
//    <i> [Bit 22] RO (@ 0x40026000) Stream x FIFO error interrupt flag  (x=3..0) </i>
//    <check> 
//      <loc> ( (unsigned int) DMA1_LISR ) </loc>
//      <o.22..22> FEIF3
//    </check>
//  </item>
//  


// -------------------------------  Field Item: DMA1_LISR_TCIF2  ----------------------------------
// SVD Line: 17450

//  <item> SFDITEM_FIELD__DMA1_LISR_TCIF2
//    <name> TCIF2 </name>
//    <r> 
//    <i> [Bit 21] RO (@ 0x40026000) Stream x transfer complete interrupt  flag (x = 3..0) </i>
//    <check> 
//      <loc> ( (unsigned int) DMA1_LISR ) </loc>
//      <o.21..21> TCIF2
//    </check>
//  </item>
//  


// -------------------------------  Field Item: DMA1_LISR_HTIF2  ----------------------------------
// SVD Line: 17457

//  <item> SFDITEM_FIELD__DMA1_LISR_HTIF2
//    <name> HTIF2 </name>
//    <r> 
//    <i> [Bit 20] RO (@ 0x40026000) Stream x half transfer interrupt flag  (x=3..0) </i>
//    <check> 
//      <loc> ( (unsigned int) DMA1_LISR ) </loc>
//      <o.20..20> HTIF2
//    </check>
//  </item>
//  


// -------------------------------  Field Item: DMA1_LISR_TEIF2  ----------------------------------
// SVD Line: 17464

//  <item> SFDITEM_FIELD__DMA1_LISR_TEIF2
//    <name> TEIF2 </name>
//    <r> 
//    <i> [Bit 19] RO (@ 0x40026000) Stream x transfer error interrupt flag  (x=3..0) </i>
//    <check> 
//      <loc> ( (unsigned int) DMA1_LISR ) </loc>
//      <o.19..19> TEIF2
//    </check>
//  </item>
//  


// ------------------------------  Field Item: DMA1_LISR_DMEIF2  ----------------------------------
// SVD Line: 17471

//  <item> SFDITEM_FIELD__DMA1_LISR_DMEIF2
//    <name> DMEIF2 </name>
//    <r> 
//    <i> [Bit 18] RO (@ 0x40026000) Stream x direct mode error interrupt  flag (x=3..0) </i>
//    <check> 
//      <loc> ( (unsigned int) DMA1_LISR ) </loc>
//      <o.18..18> DMEIF2
//    </check>
//  </item>
//  


// -------------------------------  Field Item: DMA1_LISR_FEIF2  ----------------------------------
// SVD Line: 17478

//  <item> SFDITEM_FIELD__DMA1_LISR_FEIF2
//    <name> FEIF2 </name>
//    <r> 
//    <i> [Bit 16] RO (@ 0x40026000) Stream x FIFO error interrupt flag  (x=3..0) </i>
//    <check> 
//      <loc> ( (unsigned int) DMA1_LISR ) </loc>
//      <o.16..16> FEIF2
//    </check>
//  </item>
//  


// -------------------------------  Field Item: DMA1_LISR_TCIF1  ----------------------------------
// SVD Line: 17485

//  <item> SFDITEM_FIELD__DMA1_LISR_TCIF1
//    <name> TCIF1 </name>
//    <r> 
//    <i> [Bit 11] RO (@ 0x40026000) Stream x transfer complete interrupt  flag (x = 3..0) </i>
//    <check> 
//      <loc> ( (unsigned int) DMA1_LISR ) </loc>
//      <o.11..11> TCIF1
//    </check>
//  </item>
//  


// -------------------------------  Field Item: DMA1_LISR_HTIF1  ----------------------------------
// SVD Line: 17492

//  <item> SFDITEM_FIELD__DMA1_LISR_HTIF1
//    <name> HTIF1 </name>
//    <r> 
//    <i> [Bit 10] RO (@ 0x40026000) Stream x half transfer interrupt flag  (x=3..0) </i>
//    <check> 
//      <loc> ( (unsigned int) DMA1_LISR ) </loc>
//      <o.10..10> HTIF1
//    </check>
//  </item>
//  


// -------------------------------  Field Item: DMA1_LISR_TEIF1  ----------------------------------
// SVD Line: 17499

//  <item> SFDITEM_FIELD__DMA1_LISR_TEIF1
//    <name> TEIF1 </name>
//    <r> 
//    <i> [Bit 9] RO (@ 0x40026000) Stream x transfer error interrupt flag  (x=3..0) </i>
//    <check> 
//      <loc> ( (unsigned int) DMA1_LISR ) </loc>
//      <o.9..9> TEIF1
//    </check>
//  </item>
//  


// ------------------------------  Field Item: DMA1_LISR_DMEIF1  ----------------------------------
// SVD Line: 17506

//  <item> SFDITEM_FIELD__DMA1_LISR_DMEIF1
//    <name> DMEIF1 </name>
//    <r> 
//    <i> [Bit 8] RO (@ 0x40026000) Stream x direct mode error interrupt  flag (x=3..0) </i>
//    <check> 
//      <loc> ( (unsigned int) DMA1_LISR ) </loc>
//      <o.8..8> DMEIF1
//    </check>
//  </item>
//  


// -------------------------------  Field Item: DMA1_LISR_FEIF1  ----------------------------------
// SVD Line: 17513

//  <item> SFDITEM_FIELD__DMA1_LISR_FEIF1
//    <name> FEIF1 </name>
//    <r> 
//    <i> [Bit 6] RO (@ 0x40026000) Stream x FIFO error interrupt flag  (x=3..0) </i>
//    <check> 
//      <loc> ( (unsigned int) DMA1_LISR ) </loc>
//      <o.6..6> FEIF1
//    </check>
//  </item>
//  


// -------------------------------  Field Item: DMA1_LISR_TCIF0  ----------------------------------
// SVD Line: 17520

//  <item> SFDITEM_FIELD__DMA1_LISR_TCIF0
//    <name> TCIF0 </name>
//    <r> 
//    <i> [Bit 5] RO (@ 0x40026000) Stream x transfer complete interrupt  flag (x = 3..0) </i>
//    <check> 
//      <loc> ( (unsigned int) DMA1_LISR ) </loc>
//      <o.5..5> TCIF0
//    </check>
//  </item>
//  


// -------------------------------  Field Item: DMA1_LISR_HTIF0  ----------------------------------
// SVD Line: 17527

//  <item> SFDITEM_FIELD__DMA1_LISR_HTIF0
//    <name> HTIF0 </name>
//    <r> 
//    <i> [Bit 4] RO (@ 0x40026000) Stream x half transfer interrupt flag  (x=3..0) </i>
//    <check> 
//      <loc> ( (unsigned int) DMA1_LISR ) </loc>
//      <o.4..4> HTIF0
//    </check>
//  </item>
//  


// -------------------------------  Field Item: DMA1_LISR_TEIF0  ----------------------------------
// SVD Line: 17534

//  <item> SFDITEM_FIELD__DMA1_LISR_TEIF0
//    <name> TEIF0 </name>
//    <r> 
//    <i> [Bit 3] RO (@ 0x40026000) Stream x transfer error interrupt flag  (x=3..0) </i>
//    <check> 
//      <loc> ( (unsigned int) DMA1_LISR ) </loc>
//      <o.3..3> TEIF0
//    </check>
//  </item>
//  


// ------------------------------  Field Item: DMA1_LISR_DMEIF0  ----------------------------------
// SVD Line: 17541

//  <item> SFDITEM_FIELD__DMA1_LISR_DMEIF0
//    <name> DMEIF0 </name>
//    <r> 
//    <i> [Bit 2] RO (@ 0x40026000) Stream x direct mode error interrupt  flag (x=3..0) </i>
//    <check> 
//      <loc> ( (unsigned int) DMA1_LISR ) </loc>
//      <o.2..2> DMEIF0
//    </check>
//  </item>
//  


// -------------------------------  Field Item: DMA1_LISR_FEIF0  ----------------------------------
// SVD Line: 17548

//  <item> SFDITEM_FIELD__DMA1_LISR_FEIF0
//    <name> FEIF0 </name>
//    <r> 
//    <i> [Bit 0] RO (@ 0x40026000) Stream x FIFO error interrupt flag  (x=3..0) </i>
//    <check> 
//      <loc> ( (unsigned int) DMA1_LISR ) </loc>
//      <o.0..0> FEIF0
//    </check>
//  </item>
//  


// --------------------------------  Register RTree: DMA1_LISR  -----------------------------------
// SVD Line: 17406

//  <rtree> SFDITEM_REG__DMA1_LISR
//    <name> LISR </name>
//    <r> 
//    <i> [Bits 31..0] RO (@ 0x40026000) low interrupt status register </i>
//    <loc> ( (unsigned int)((DMA1_LISR >> 0) & 0xFFFFFFFF) ) </loc>
//    <item> SFDITEM_FIELD__DMA1_LISR_TCIF3 </item>
//    <item> SFDITEM_FIELD__DMA1_LISR_HTIF3 </item>
//    <item> SFDITEM_FIELD__DMA1_LISR_TEIF3 </item>
//    <item> SFDITEM_FIELD__DMA1_LISR_DMEIF3 </item>
//    <item> SFDITEM_FIELD__DMA1_LISR_FEIF3 </item>
//    <item> SFDITEM_FIELD__DMA1_LISR_TCIF2 </item>
//    <item> SFDITEM_FIELD__DMA1_LISR_HTIF2 </item>
//    <item> SFDITEM_FIELD__DMA1_LISR_TEIF2 </item>
//    <item> SFDITEM_FIELD__DMA1_LISR_DMEIF2 </item>
//    <item> SFDITEM_FIELD__DMA1_LISR_FEIF2 </item>
//    <item> SFDITEM_FIELD__DMA1_LISR_TCIF1 </item>
//    <item> SFDITEM_FIELD__DMA1_LISR_HTIF1 </item>
//    <item> SFDITEM_FIELD__DMA1_LISR_TEIF1 </item>
//    <item> SFDITEM_FIELD__DMA1_LISR_DMEIF1 </item>
//    <item> SFDITEM_FIELD__DMA1_LISR_FEIF1 </item>
//    <item> SFDITEM_FIELD__DMA1_LISR_TCIF0 </item>
//    <item> SFDITEM_FIELD__DMA1_LISR_HTIF0 </item>
//    <item> SFDITEM_FIELD__DMA1_LISR_TEIF0 </item>
//    <item> SFDITEM_FIELD__DMA1_LISR_DMEIF0 </item>
//    <item> SFDITEM_FIELD__DMA1_LISR_FEIF0 </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: DMA1_HISR  --------------------------------
// SVD Line: 17557

unsigned int DMA1_HISR __AT (0x40026004);



// -------------------------------  Field Item: DMA1_HISR_TCIF7  ----------------------------------
// SVD Line: 17566

//  <item> SFDITEM_FIELD__DMA1_HISR_TCIF7
//    <name> TCIF7 </name>
//    <r> 
//    <i> [Bit 27] RO (@ 0x40026004) Stream x transfer complete interrupt  flag (x=7..4) </i>
//    <check> 
//      <loc> ( (unsigned int) DMA1_HISR ) </loc>
//      <o.27..27> TCIF7
//    </check>
//  </item>
//  


// -------------------------------  Field Item: DMA1_HISR_HTIF7  ----------------------------------
// SVD Line: 17573

//  <item> SFDITEM_FIELD__DMA1_HISR_HTIF7
//    <name> HTIF7 </name>
//    <r> 
//    <i> [Bit 26] RO (@ 0x40026004) Stream x half transfer interrupt flag  (x=7..4) </i>
//    <check> 
//      <loc> ( (unsigned int) DMA1_HISR ) </loc>
//      <o.26..26> HTIF7
//    </check>
//  </item>
//  


// -------------------------------  Field Item: DMA1_HISR_TEIF7  ----------------------------------
// SVD Line: 17580

//  <item> SFDITEM_FIELD__DMA1_HISR_TEIF7
//    <name> TEIF7 </name>
//    <r> 
//    <i> [Bit 25] RO (@ 0x40026004) Stream x transfer error interrupt flag  (x=7..4) </i>
//    <check> 
//      <loc> ( (unsigned int) DMA1_HISR ) </loc>
//      <o.25..25> TEIF7
//    </check>
//  </item>
//  


// ------------------------------  Field Item: DMA1_HISR_DMEIF7  ----------------------------------
// SVD Line: 17587

//  <item> SFDITEM_FIELD__DMA1_HISR_DMEIF7
//    <name> DMEIF7 </name>
//    <r> 
//    <i> [Bit 24] RO (@ 0x40026004) Stream x direct mode error interrupt  flag (x=7..4) </i>
//    <check> 
//      <loc> ( (unsigned int) DMA1_HISR ) </loc>
//      <o.24..24> DMEIF7
//    </check>
//  </item>
//  


// -------------------------------  Field Item: DMA1_HISR_FEIF7  ----------------------------------
// SVD Line: 17594

//  <item> SFDITEM_FIELD__DMA1_HISR_FEIF7
//    <name> FEIF7 </name>
//    <r> 
//    <i> [Bit 22] RO (@ 0x40026004) Stream x FIFO error interrupt flag  (x=7..4) </i>
//    <check> 
//      <loc> ( (unsigned int) DMA1_HISR ) </loc>
//      <o.22..22> FEIF7
//    </check>
//  </item>
//  


// -------------------------------  Field Item: DMA1_HISR_TCIF6  ----------------------------------
// SVD Line: 17601

//  <item> SFDITEM_FIELD__DMA1_HISR_TCIF6
//    <name> TCIF6 </name>
//    <r> 
//    <i> [Bit 21] RO (@ 0x40026004) Stream x transfer complete interrupt  flag (x=7..4) </i>
//    <check> 
//      <loc> ( (unsigned int) DMA1_HISR ) </loc>
//      <o.21..21> TCIF6
//    </check>
//  </item>
//  


// -------------------------------  Field Item: DMA1_HISR_HTIF6  ----------------------------------
// SVD Line: 17608

//  <item> SFDITEM_FIELD__DMA1_HISR_HTIF6
//    <name> HTIF6 </name>
//    <r> 
//    <i> [Bit 20] RO (@ 0x40026004) Stream x half transfer interrupt flag  (x=7..4) </i>
//    <check> 
//      <loc> ( (unsigned int) DMA1_HISR ) </loc>
//      <o.20..20> HTIF6
//    </check>
//  </item>
//  


// -------------------------------  Field Item: DMA1_HISR_TEIF6  ----------------------------------
// SVD Line: 17615

//  <item> SFDITEM_FIELD__DMA1_HISR_TEIF6
//    <name> TEIF6 </name>
//    <r> 
//    <i> [Bit 19] RO (@ 0x40026004) Stream x transfer error interrupt flag  (x=7..4) </i>
//    <check> 
//      <loc> ( (unsigned int) DMA1_HISR ) </loc>
//      <o.19..19> TEIF6
//    </check>
//  </item>
//  


// ------------------------------  Field Item: DMA1_HISR_DMEIF6  ----------------------------------
// SVD Line: 17622

//  <item> SFDITEM_FIELD__DMA1_HISR_DMEIF6
//    <name> DMEIF6 </name>
//    <r> 
//    <i> [Bit 18] RO (@ 0x40026004) Stream x direct mode error interrupt  flag (x=7..4) </i>
//    <check> 
//      <loc> ( (unsigned int) DMA1_HISR ) </loc>
//      <o.18..18> DMEIF6
//    </check>
//  </item>
//  


// -------------------------------  Field Item: DMA1_HISR_FEIF6  ----------------------------------
// SVD Line: 17629

//  <item> SFDITEM_FIELD__DMA1_HISR_FEIF6
//    <name> FEIF6 </name>
//    <r> 
//    <i> [Bit 16] RO (@ 0x40026004) Stream x FIFO error interrupt flag  (x=7..4) </i>
//    <check> 
//      <loc> ( (unsigned int) DMA1_HISR ) </loc>
//      <o.16..16> FEIF6
//    </check>
//  </item>
//  


// -------------------------------  Field Item: DMA1_HISR_TCIF5  ----------------------------------
// SVD Line: 17636

//  <item> SFDITEM_FIELD__DMA1_HISR_TCIF5
//    <name> TCIF5 </name>
//    <r> 
//    <i> [Bit 11] RO (@ 0x40026004) Stream x transfer complete interrupt  flag (x=7..4) </i>
//    <check> 
//      <loc> ( (unsigned int) DMA1_HISR ) </loc>
//      <o.11..11> TCIF5
//    </check>
//  </item>
//  


// -------------------------------  Field Item: DMA1_HISR_HTIF5  ----------------------------------
// SVD Line: 17643

//  <item> SFDITEM_FIELD__DMA1_HISR_HTIF5
//    <name> HTIF5 </name>
//    <r> 
//    <i> [Bit 10] RO (@ 0x40026004) Stream x half transfer interrupt flag  (x=7..4) </i>
//    <check> 
//      <loc> ( (unsigned int) DMA1_HISR ) </loc>
//      <o.10..10> HTIF5
//    </check>
//  </item>
//  


// -------------------------------  Field Item: DMA1_HISR_TEIF5  ----------------------------------
// SVD Line: 17650

//  <item> SFDITEM_FIELD__DMA1_HISR_TEIF5
//    <name> TEIF5 </name>
//    <r> 
//    <i> [Bit 9] RO (@ 0x40026004) Stream x transfer error interrupt flag  (x=7..4) </i>
//    <check> 
//      <loc> ( (unsigned int) DMA1_HISR ) </loc>
//      <o.9..9> TEIF5
//    </check>
//  </item>
//  


// ------------------------------  Field Item: DMA1_HISR_DMEIF5  ----------------------------------
// SVD Line: 17657

//  <item> SFDITEM_FIELD__DMA1_HISR_DMEIF5
//    <name> DMEIF5 </name>
//    <r> 
//    <i> [Bit 8] RO (@ 0x40026004) Stream x direct mode error interrupt  flag (x=7..4) </i>
//    <check> 
//      <loc> ( (unsigned int) DMA1_HISR ) </loc>
//      <o.8..8> DMEIF5
//    </check>
//  </item>
//  


// -------------------------------  Field Item: DMA1_HISR_FEIF5  ----------------------------------
// SVD Line: 17664

//  <item> SFDITEM_FIELD__DMA1_HISR_FEIF5
//    <name> FEIF5 </name>
//    <r> 
//    <i> [Bit 6] RO (@ 0x40026004) Stream x FIFO error interrupt flag  (x=7..4) </i>
//    <check> 
//      <loc> ( (unsigned int) DMA1_HISR ) </loc>
//      <o.6..6> FEIF5
//    </check>
//  </item>
//  


// -------------------------------  Field Item: DMA1_HISR_TCIF4  ----------------------------------
// SVD Line: 17671

//  <item> SFDITEM_FIELD__DMA1_HISR_TCIF4
//    <name> TCIF4 </name>
//    <r> 
//    <i> [Bit 5] RO (@ 0x40026004) Stream x transfer complete interrupt  flag (x=7..4) </i>
//    <check> 
//      <loc> ( (unsigned int) DMA1_HISR ) </loc>
//      <o.5..5> TCIF4
//    </check>
//  </item>
//  


// -------------------------------  Field Item: DMA1_HISR_HTIF4  ----------------------------------
// SVD Line: 17678

//  <item> SFDITEM_FIELD__DMA1_HISR_HTIF4
//    <name> HTIF4 </name>
//    <r> 
//    <i> [Bit 4] RO (@ 0x40026004) Stream x half transfer interrupt flag  (x=7..4) </i>
//    <check> 
//      <loc> ( (unsigned int) DMA1_HISR ) </loc>
//      <o.4..4> HTIF4
//    </check>
//  </item>
//  


// -------------------------------  Field Item: DMA1_HISR_TEIF4  ----------------------------------
// SVD Line: 17685

//  <item> SFDITEM_FIELD__DMA1_HISR_TEIF4
//    <name> TEIF4 </name>
//    <r> 
//    <i> [Bit 3] RO (@ 0x40026004) Stream x transfer error interrupt flag  (x=7..4) </i>
//    <check> 
//      <loc> ( (unsigned int) DMA1_HISR ) </loc>
//      <o.3..3> TEIF4
//    </check>
//  </item>
//  


// ------------------------------  Field Item: DMA1_HISR_DMEIF4  ----------------------------------
// SVD Line: 17692

//  <item> SFDITEM_FIELD__DMA1_HISR_DMEIF4
//    <name> DMEIF4 </name>
//    <r> 
//    <i> [Bit 2] RO (@ 0x40026004) Stream x direct mode error interrupt  flag (x=7..4) </i>
//    <check> 
//      <loc> ( (unsigned int) DMA1_HISR ) </loc>
//      <o.2..2> DMEIF4
//    </check>
//  </item>
//  


// -------------------------------  Field Item: DMA1_HISR_FEIF4  ----------------------------------
// SVD Line: 17699

//  <item> SFDITEM_FIELD__DMA1_HISR_FEIF4
//    <name> FEIF4 </name>
//    <r> 
//    <i> [Bit 0] RO (@ 0x40026004) Stream x FIFO error interrupt flag  (x=7..4) </i>
//    <check> 
//      <loc> ( (unsigned int) DMA1_HISR ) </loc>
//      <o.0..0> FEIF4
//    </check>
//  </item>
//  


// --------------------------------  Register RTree: DMA1_HISR  -----------------------------------
// SVD Line: 17557

//  <rtree> SFDITEM_REG__DMA1_HISR
//    <name> HISR </name>
//    <r> 
//    <i> [Bits 31..0] RO (@ 0x40026004) high interrupt status register </i>
//    <loc> ( (unsigned int)((DMA1_HISR >> 0) & 0xFFFFFFFF) ) </loc>
//    <item> SFDITEM_FIELD__DMA1_HISR_TCIF7 </item>
//    <item> SFDITEM_FIELD__DMA1_HISR_HTIF7 </item>
//    <item> SFDITEM_FIELD__DMA1_HISR_TEIF7 </item>
//    <item> SFDITEM_FIELD__DMA1_HISR_DMEIF7 </item>
//    <item> SFDITEM_FIELD__DMA1_HISR_FEIF7 </item>
//    <item> SFDITEM_FIELD__DMA1_HISR_TCIF6 </item>
//    <item> SFDITEM_FIELD__DMA1_HISR_HTIF6 </item>
//    <item> SFDITEM_FIELD__DMA1_HISR_TEIF6 </item>
//    <item> SFDITEM_FIELD__DMA1_HISR_DMEIF6 </item>
//    <item> SFDITEM_FIELD__DMA1_HISR_FEIF6 </item>
//    <item> SFDITEM_FIELD__DMA1_HISR_TCIF5 </item>
//    <item> SFDITEM_FIELD__DMA1_HISR_HTIF5 </item>
//    <item> SFDITEM_FIELD__DMA1_HISR_TEIF5 </item>
//    <item> SFDITEM_FIELD__DMA1_HISR_DMEIF5 </item>
//    <item> SFDITEM_FIELD__DMA1_HISR_FEIF5 </item>
//    <item> SFDITEM_FIELD__DMA1_HISR_TCIF4 </item>
//    <item> SFDITEM_FIELD__DMA1_HISR_HTIF4 </item>
//    <item> SFDITEM_FIELD__DMA1_HISR_TEIF4 </item>
//    <item> SFDITEM_FIELD__DMA1_HISR_DMEIF4 </item>
//    <item> SFDITEM_FIELD__DMA1_HISR_FEIF4 </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: DMA1_LIFCR  -------------------------------
// SVD Line: 17708

unsigned int DMA1_LIFCR __AT (0x40026008);



// ------------------------------  Field Item: DMA1_LIFCR_CTCIF3  ---------------------------------
// SVD Line: 17718

//  <item> SFDITEM_FIELD__DMA1_LIFCR_CTCIF3
//    <name> CTCIF3 </name>
//    <w> 
//    <i> [Bit 27] WO (@ 0x40026008) Stream x clear transfer complete  interrupt flag (x = 3..0) </i>
//    <check> 
//      <loc> ( (unsigned int) DMA1_LIFCR ) </loc>
//      <o.27..27> CTCIF3
//    </check>
//  </item>
//  


// ------------------------------  Field Item: DMA1_LIFCR_CHTIF3  ---------------------------------
// SVD Line: 17725

//  <item> SFDITEM_FIELD__DMA1_LIFCR_CHTIF3
//    <name> CHTIF3 </name>
//    <w> 
//    <i> [Bit 26] WO (@ 0x40026008) Stream x clear half transfer interrupt  flag (x = 3..0) </i>
//    <check> 
//      <loc> ( (unsigned int) DMA1_LIFCR ) </loc>
//      <o.26..26> CHTIF3
//    </check>
//  </item>
//  


// ------------------------------  Field Item: DMA1_LIFCR_CTEIF3  ---------------------------------
// SVD Line: 17732

//  <item> SFDITEM_FIELD__DMA1_LIFCR_CTEIF3
//    <name> CTEIF3 </name>
//    <w> 
//    <i> [Bit 25] WO (@ 0x40026008) Stream x clear transfer error interrupt  flag (x = 3..0) </i>
//    <check> 
//      <loc> ( (unsigned int) DMA1_LIFCR ) </loc>
//      <o.25..25> CTEIF3
//    </check>
//  </item>
//  


// -----------------------------  Field Item: DMA1_LIFCR_CDMEIF3  ---------------------------------
// SVD Line: 17739

//  <item> SFDITEM_FIELD__DMA1_LIFCR_CDMEIF3
//    <name> CDMEIF3 </name>
//    <w> 
//    <i> [Bit 24] WO (@ 0x40026008) Stream x clear direct mode error  interrupt flag (x = 3..0) </i>
//    <check> 
//      <loc> ( (unsigned int) DMA1_LIFCR ) </loc>
//      <o.24..24> CDMEIF3
//    </check>
//  </item>
//  


// ------------------------------  Field Item: DMA1_LIFCR_CFEIF3  ---------------------------------
// SVD Line: 17746

//  <item> SFDITEM_FIELD__DMA1_LIFCR_CFEIF3
//    <name> CFEIF3 </name>
//    <w> 
//    <i> [Bit 22] WO (@ 0x40026008) Stream x clear FIFO error interrupt flag  (x = 3..0) </i>
//    <check> 
//      <loc> ( (unsigned int) DMA1_LIFCR ) </loc>
//      <o.22..22> CFEIF3
//    </check>
//  </item>
//  


// ------------------------------  Field Item: DMA1_LIFCR_CTCIF2  ---------------------------------
// SVD Line: 17753

//  <item> SFDITEM_FIELD__DMA1_LIFCR_CTCIF2
//    <name> CTCIF2 </name>
//    <w> 
//    <i> [Bit 21] WO (@ 0x40026008) Stream x clear transfer complete  interrupt flag (x = 3..0) </i>
//    <check> 
//      <loc> ( (unsigned int) DMA1_LIFCR ) </loc>
//      <o.21..21> CTCIF2
//    </check>
//  </item>
//  


// ------------------------------  Field Item: DMA1_LIFCR_CHTIF2  ---------------------------------
// SVD Line: 17760

//  <item> SFDITEM_FIELD__DMA1_LIFCR_CHTIF2
//    <name> CHTIF2 </name>
//    <w> 
//    <i> [Bit 20] WO (@ 0x40026008) Stream x clear half transfer interrupt  flag (x = 3..0) </i>
//    <check> 
//      <loc> ( (unsigned int) DMA1_LIFCR ) </loc>
//      <o.20..20> CHTIF2
//    </check>
//  </item>
//  


// ------------------------------  Field Item: DMA1_LIFCR_CTEIF2  ---------------------------------
// SVD Line: 17767

//  <item> SFDITEM_FIELD__DMA1_LIFCR_CTEIF2
//    <name> CTEIF2 </name>
//    <w> 
//    <i> [Bit 19] WO (@ 0x40026008) Stream x clear transfer error interrupt  flag (x = 3..0) </i>
//    <check> 
//      <loc> ( (unsigned int) DMA1_LIFCR ) </loc>
//      <o.19..19> CTEIF2
//    </check>
//  </item>
//  


// -----------------------------  Field Item: DMA1_LIFCR_CDMEIF2  ---------------------------------
// SVD Line: 17774

//  <item> SFDITEM_FIELD__DMA1_LIFCR_CDMEIF2
//    <name> CDMEIF2 </name>
//    <w> 
//    <i> [Bit 18] WO (@ 0x40026008) Stream x clear direct mode error  interrupt flag (x = 3..0) </i>
//    <check> 
//      <loc> ( (unsigned int) DMA1_LIFCR ) </loc>
//      <o.18..18> CDMEIF2
//    </check>
//  </item>
//  


// ------------------------------  Field Item: DMA1_LIFCR_CFEIF2  ---------------------------------
// SVD Line: 17781

//  <item> SFDITEM_FIELD__DMA1_LIFCR_CFEIF2
//    <name> CFEIF2 </name>
//    <w> 
//    <i> [Bit 16] WO (@ 0x40026008) Stream x clear FIFO error interrupt flag  (x = 3..0) </i>
//    <check> 
//      <loc> ( (unsigned int) DMA1_LIFCR ) </loc>
//      <o.16..16> CFEIF2
//    </check>
//  </item>
//  


// ------------------------------  Field Item: DMA1_LIFCR_CTCIF1  ---------------------------------
// SVD Line: 17788

//  <item> SFDITEM_FIELD__DMA1_LIFCR_CTCIF1
//    <name> CTCIF1 </name>
//    <w> 
//    <i> [Bit 11] WO (@ 0x40026008) Stream x clear transfer complete  interrupt flag (x = 3..0) </i>
//    <check> 
//      <loc> ( (unsigned int) DMA1_LIFCR ) </loc>
//      <o.11..11> CTCIF1
//    </check>
//  </item>
//  


// ------------------------------  Field Item: DMA1_LIFCR_CHTIF1  ---------------------------------
// SVD Line: 17795

//  <item> SFDITEM_FIELD__DMA1_LIFCR_CHTIF1
//    <name> CHTIF1 </name>
//    <w> 
//    <i> [Bit 10] WO (@ 0x40026008) Stream x clear half transfer interrupt  flag (x = 3..0) </i>
//    <check> 
//      <loc> ( (unsigned int) DMA1_LIFCR ) </loc>
//      <o.10..10> CHTIF1
//    </check>
//  </item>
//  


// ------------------------------  Field Item: DMA1_LIFCR_CTEIF1  ---------------------------------
// SVD Line: 17802

//  <item> SFDITEM_FIELD__DMA1_LIFCR_CTEIF1
//    <name> CTEIF1 </name>
//    <w> 
//    <i> [Bit 9] WO (@ 0x40026008) Stream x clear transfer error interrupt  flag (x = 3..0) </i>
//    <check> 
//      <loc> ( (unsigned int) DMA1_LIFCR ) </loc>
//      <o.9..9> CTEIF1
//    </check>
//  </item>
//  


// -----------------------------  Field Item: DMA1_LIFCR_CDMEIF1  ---------------------------------
// SVD Line: 17809

//  <item> SFDITEM_FIELD__DMA1_LIFCR_CDMEIF1
//    <name> CDMEIF1 </name>
//    <w> 
//    <i> [Bit 8] WO (@ 0x40026008) Stream x clear direct mode error  interrupt flag (x = 3..0) </i>
//    <check> 
//      <loc> ( (unsigned int) DMA1_LIFCR ) </loc>
//      <o.8..8> CDMEIF1
//    </check>
//  </item>
//  


// ------------------------------  Field Item: DMA1_LIFCR_CFEIF1  ---------------------------------
// SVD Line: 17816

//  <item> SFDITEM_FIELD__DMA1_LIFCR_CFEIF1
//    <name> CFEIF1 </name>
//    <w> 
//    <i> [Bit 6] WO (@ 0x40026008) Stream x clear FIFO error interrupt flag  (x = 3..0) </i>
//    <check> 
//      <loc> ( (unsigned int) DMA1_LIFCR ) </loc>
//      <o.6..6> CFEIF1
//    </check>
//  </item>
//  


// ------------------------------  Field Item: DMA1_LIFCR_CTCIF0  ---------------------------------
// SVD Line: 17823

//  <item> SFDITEM_FIELD__DMA1_LIFCR_CTCIF0
//    <name> CTCIF0 </name>
//    <w> 
//    <i> [Bit 5] WO (@ 0x40026008) Stream x clear transfer complete  interrupt flag (x = 3..0) </i>
//    <check> 
//      <loc> ( (unsigned int) DMA1_LIFCR ) </loc>
//      <o.5..5> CTCIF0
//    </check>
//  </item>
//  


// ------------------------------  Field Item: DMA1_LIFCR_CHTIF0  ---------------------------------
// SVD Line: 17830

//  <item> SFDITEM_FIELD__DMA1_LIFCR_CHTIF0
//    <name> CHTIF0 </name>
//    <w> 
//    <i> [Bit 4] WO (@ 0x40026008) Stream x clear half transfer interrupt  flag (x = 3..0) </i>
//    <check> 
//      <loc> ( (unsigned int) DMA1_LIFCR ) </loc>
//      <o.4..4> CHTIF0
//    </check>
//  </item>
//  


// ------------------------------  Field Item: DMA1_LIFCR_CTEIF0  ---------------------------------
// SVD Line: 17837

//  <item> SFDITEM_FIELD__DMA1_LIFCR_CTEIF0
//    <name> CTEIF0 </name>
//    <w> 
//    <i> [Bit 3] WO (@ 0x40026008) Stream x clear transfer error interrupt  flag (x = 3..0) </i>
//    <check> 
//      <loc> ( (unsigned int) DMA1_LIFCR ) </loc>
//      <o.3..3> CTEIF0
//    </check>
//  </item>
//  


// -----------------------------  Field Item: DMA1_LIFCR_CDMEIF0  ---------------------------------
// SVD Line: 17844

//  <item> SFDITEM_FIELD__DMA1_LIFCR_CDMEIF0
//    <name> CDMEIF0 </name>
//    <w> 
//    <i> [Bit 2] WO (@ 0x40026008) Stream x clear direct mode error  interrupt flag (x = 3..0) </i>
//    <check> 
//      <loc> ( (unsigned int) DMA1_LIFCR ) </loc>
//      <o.2..2> CDMEIF0
//    </check>
//  </item>
//  


// ------------------------------  Field Item: DMA1_LIFCR_CFEIF0  ---------------------------------
// SVD Line: 17851

//  <item> SFDITEM_FIELD__DMA1_LIFCR_CFEIF0
//    <name> CFEIF0 </name>
//    <w> 
//    <i> [Bit 0] WO (@ 0x40026008) Stream x clear FIFO error interrupt flag  (x = 3..0) </i>
//    <check> 
//      <loc> ( (unsigned int) DMA1_LIFCR ) </loc>
//      <o.0..0> CFEIF0
//    </check>
//  </item>
//  


// -------------------------------  Register RTree: DMA1_LIFCR  -----------------------------------
// SVD Line: 17708

//  <rtree> SFDITEM_REG__DMA1_LIFCR
//    <name> LIFCR </name>
//    <w> 
//    <i> [Bits 31..0] WO (@ 0x40026008) low interrupt flag clear  register </i>
//    <loc> ( (unsigned int)((DMA1_LIFCR >> 0) & 0xFFFFFFFF), ((DMA1_LIFCR = (DMA1_LIFCR & ~(0xF7D0F7DUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xF7D0F7D) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__DMA1_LIFCR_CTCIF3 </item>
//    <item> SFDITEM_FIELD__DMA1_LIFCR_CHTIF3 </item>
//    <item> SFDITEM_FIELD__DMA1_LIFCR_CTEIF3 </item>
//    <item> SFDITEM_FIELD__DMA1_LIFCR_CDMEIF3 </item>
//    <item> SFDITEM_FIELD__DMA1_LIFCR_CFEIF3 </item>
//    <item> SFDITEM_FIELD__DMA1_LIFCR_CTCIF2 </item>
//    <item> SFDITEM_FIELD__DMA1_LIFCR_CHTIF2 </item>
//    <item> SFDITEM_FIELD__DMA1_LIFCR_CTEIF2 </item>
//    <item> SFDITEM_FIELD__DMA1_LIFCR_CDMEIF2 </item>
//    <item> SFDITEM_FIELD__DMA1_LIFCR_CFEIF2 </item>
//    <item> SFDITEM_FIELD__DMA1_LIFCR_CTCIF1 </item>
//    <item> SFDITEM_FIELD__DMA1_LIFCR_CHTIF1 </item>
//    <item> SFDITEM_FIELD__DMA1_LIFCR_CTEIF1 </item>
//    <item> SFDITEM_FIELD__DMA1_LIFCR_CDMEIF1 </item>
//    <item> SFDITEM_FIELD__DMA1_LIFCR_CFEIF1 </item>
//    <item> SFDITEM_FIELD__DMA1_LIFCR_CTCIF0 </item>
//    <item> SFDITEM_FIELD__DMA1_LIFCR_CHTIF0 </item>
//    <item> SFDITEM_FIELD__DMA1_LIFCR_CTEIF0 </item>
//    <item> SFDITEM_FIELD__DMA1_LIFCR_CDMEIF0 </item>
//    <item> SFDITEM_FIELD__DMA1_LIFCR_CFEIF0 </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: DMA1_HIFCR  -------------------------------
// SVD Line: 17860

unsigned int DMA1_HIFCR __AT (0x4002600C);



// ------------------------------  Field Item: DMA1_HIFCR_CTCIF7  ---------------------------------
// SVD Line: 17870

//  <item> SFDITEM_FIELD__DMA1_HIFCR_CTCIF7
//    <name> CTCIF7 </name>
//    <w> 
//    <i> [Bit 27] WO (@ 0x4002600C) Stream x clear transfer complete  interrupt flag (x = 7..4) </i>
//    <check> 
//      <loc> ( (unsigned int) DMA1_HIFCR ) </loc>
//      <o.27..27> CTCIF7
//    </check>
//  </item>
//  


// ------------------------------  Field Item: DMA1_HIFCR_CHTIF7  ---------------------------------
// SVD Line: 17877

//  <item> SFDITEM_FIELD__DMA1_HIFCR_CHTIF7
//    <name> CHTIF7 </name>
//    <w> 
//    <i> [Bit 26] WO (@ 0x4002600C) Stream x clear half transfer interrupt  flag (x = 7..4) </i>
//    <check> 
//      <loc> ( (unsigned int) DMA1_HIFCR ) </loc>
//      <o.26..26> CHTIF7
//    </check>
//  </item>
//  


// ------------------------------  Field Item: DMA1_HIFCR_CTEIF7  ---------------------------------
// SVD Line: 17884

//  <item> SFDITEM_FIELD__DMA1_HIFCR_CTEIF7
//    <name> CTEIF7 </name>
//    <w> 
//    <i> [Bit 25] WO (@ 0x4002600C) Stream x clear transfer error interrupt  flag (x = 7..4) </i>
//    <check> 
//      <loc> ( (unsigned int) DMA1_HIFCR ) </loc>
//      <o.25..25> CTEIF7
//    </check>
//  </item>
//  


// -----------------------------  Field Item: DMA1_HIFCR_CDMEIF7  ---------------------------------
// SVD Line: 17891

//  <item> SFDITEM_FIELD__DMA1_HIFCR_CDMEIF7
//    <name> CDMEIF7 </name>
//    <w> 
//    <i> [Bit 24] WO (@ 0x4002600C) Stream x clear direct mode error  interrupt flag (x = 7..4) </i>
//    <check> 
//      <loc> ( (unsigned int) DMA1_HIFCR ) </loc>
//      <o.24..24> CDMEIF7
//    </check>
//  </item>
//  


// ------------------------------  Field Item: DMA1_HIFCR_CFEIF7  ---------------------------------
// SVD Line: 17898

//  <item> SFDITEM_FIELD__DMA1_HIFCR_CFEIF7
//    <name> CFEIF7 </name>
//    <w> 
//    <i> [Bit 22] WO (@ 0x4002600C) Stream x clear FIFO error interrupt flag  (x = 7..4) </i>
//    <check> 
//      <loc> ( (unsigned int) DMA1_HIFCR ) </loc>
//      <o.22..22> CFEIF7
//    </check>
//  </item>
//  


// ------------------------------  Field Item: DMA1_HIFCR_CTCIF6  ---------------------------------
// SVD Line: 17905

//  <item> SFDITEM_FIELD__DMA1_HIFCR_CTCIF6
//    <name> CTCIF6 </name>
//    <w> 
//    <i> [Bit 21] WO (@ 0x4002600C) Stream x clear transfer complete  interrupt flag (x = 7..4) </i>
//    <check> 
//      <loc> ( (unsigned int) DMA1_HIFCR ) </loc>
//      <o.21..21> CTCIF6
//    </check>
//  </item>
//  


// ------------------------------  Field Item: DMA1_HIFCR_CHTIF6  ---------------------------------
// SVD Line: 17912

//  <item> SFDITEM_FIELD__DMA1_HIFCR_CHTIF6
//    <name> CHTIF6 </name>
//    <w> 
//    <i> [Bit 20] WO (@ 0x4002600C) Stream x clear half transfer interrupt  flag (x = 7..4) </i>
//    <check> 
//      <loc> ( (unsigned int) DMA1_HIFCR ) </loc>
//      <o.20..20> CHTIF6
//    </check>
//  </item>
//  


// ------------------------------  Field Item: DMA1_HIFCR_CTEIF6  ---------------------------------
// SVD Line: 17919

//  <item> SFDITEM_FIELD__DMA1_HIFCR_CTEIF6
//    <name> CTEIF6 </name>
//    <w> 
//    <i> [Bit 19] WO (@ 0x4002600C) Stream x clear transfer error interrupt  flag (x = 7..4) </i>
//    <check> 
//      <loc> ( (unsigned int) DMA1_HIFCR ) </loc>
//      <o.19..19> CTEIF6
//    </check>
//  </item>
//  


// -----------------------------  Field Item: DMA1_HIFCR_CDMEIF6  ---------------------------------
// SVD Line: 17926

//  <item> SFDITEM_FIELD__DMA1_HIFCR_CDMEIF6
//    <name> CDMEIF6 </name>
//    <w> 
//    <i> [Bit 18] WO (@ 0x4002600C) Stream x clear direct mode error  interrupt flag (x = 7..4) </i>
//    <check> 
//      <loc> ( (unsigned int) DMA1_HIFCR ) </loc>
//      <o.18..18> CDMEIF6
//    </check>
//  </item>
//  


// ------------------------------  Field Item: DMA1_HIFCR_CFEIF6  ---------------------------------
// SVD Line: 17933

//  <item> SFDITEM_FIELD__DMA1_HIFCR_CFEIF6
//    <name> CFEIF6 </name>
//    <w> 
//    <i> [Bit 16] WO (@ 0x4002600C) Stream x clear FIFO error interrupt flag  (x = 7..4) </i>
//    <check> 
//      <loc> ( (unsigned int) DMA1_HIFCR ) </loc>
//      <o.16..16> CFEIF6
//    </check>
//  </item>
//  


// ------------------------------  Field Item: DMA1_HIFCR_CTCIF5  ---------------------------------
// SVD Line: 17940

//  <item> SFDITEM_FIELD__DMA1_HIFCR_CTCIF5
//    <name> CTCIF5 </name>
//    <w> 
//    <i> [Bit 11] WO (@ 0x4002600C) Stream x clear transfer complete  interrupt flag (x = 7..4) </i>
//    <check> 
//      <loc> ( (unsigned int) DMA1_HIFCR ) </loc>
//      <o.11..11> CTCIF5
//    </check>
//  </item>
//  


// ------------------------------  Field Item: DMA1_HIFCR_CHTIF5  ---------------------------------
// SVD Line: 17947

//  <item> SFDITEM_FIELD__DMA1_HIFCR_CHTIF5
//    <name> CHTIF5 </name>
//    <w> 
//    <i> [Bit 10] WO (@ 0x4002600C) Stream x clear half transfer interrupt  flag (x = 7..4) </i>
//    <check> 
//      <loc> ( (unsigned int) DMA1_HIFCR ) </loc>
//      <o.10..10> CHTIF5
//    </check>
//  </item>
//  


// ------------------------------  Field Item: DMA1_HIFCR_CTEIF5  ---------------------------------
// SVD Line: 17954

//  <item> SFDITEM_FIELD__DMA1_HIFCR_CTEIF5
//    <name> CTEIF5 </name>
//    <w> 
//    <i> [Bit 9] WO (@ 0x4002600C) Stream x clear transfer error interrupt  flag (x = 7..4) </i>
//    <check> 
//      <loc> ( (unsigned int) DMA1_HIFCR ) </loc>
//      <o.9..9> CTEIF5
//    </check>
//  </item>
//  


// -----------------------------  Field Item: DMA1_HIFCR_CDMEIF5  ---------------------------------
// SVD Line: 17961

//  <item> SFDITEM_FIELD__DMA1_HIFCR_CDMEIF5
//    <name> CDMEIF5 </name>
//    <w> 
//    <i> [Bit 8] WO (@ 0x4002600C) Stream x clear direct mode error  interrupt flag (x = 7..4) </i>
//    <check> 
//      <loc> ( (unsigned int) DMA1_HIFCR ) </loc>
//      <o.8..8> CDMEIF5
//    </check>
//  </item>
//  


// ------------------------------  Field Item: DMA1_HIFCR_CFEIF5  ---------------------------------
// SVD Line: 17968

//  <item> SFDITEM_FIELD__DMA1_HIFCR_CFEIF5
//    <name> CFEIF5 </name>
//    <w> 
//    <i> [Bit 6] WO (@ 0x4002600C) Stream x clear FIFO error interrupt flag  (x = 7..4) </i>
//    <check> 
//      <loc> ( (unsigned int) DMA1_HIFCR ) </loc>
//      <o.6..6> CFEIF5
//    </check>
//  </item>
//  


// ------------------------------  Field Item: DMA1_HIFCR_CTCIF4  ---------------------------------
// SVD Line: 17975

//  <item> SFDITEM_FIELD__DMA1_HIFCR_CTCIF4
//    <name> CTCIF4 </name>
//    <w> 
//    <i> [Bit 5] WO (@ 0x4002600C) Stream x clear transfer complete  interrupt flag (x = 7..4) </i>
//    <check> 
//      <loc> ( (unsigned int) DMA1_HIFCR ) </loc>
//      <o.5..5> CTCIF4
//    </check>
//  </item>
//  


// ------------------------------  Field Item: DMA1_HIFCR_CHTIF4  ---------------------------------
// SVD Line: 17982

//  <item> SFDITEM_FIELD__DMA1_HIFCR_CHTIF4
//    <name> CHTIF4 </name>
//    <w> 
//    <i> [Bit 4] WO (@ 0x4002600C) Stream x clear half transfer interrupt  flag (x = 7..4) </i>
//    <check> 
//      <loc> ( (unsigned int) DMA1_HIFCR ) </loc>
//      <o.4..4> CHTIF4
//    </check>
//  </item>
//  


// ------------------------------  Field Item: DMA1_HIFCR_CTEIF4  ---------------------------------
// SVD Line: 17989

//  <item> SFDITEM_FIELD__DMA1_HIFCR_CTEIF4
//    <name> CTEIF4 </name>
//    <w> 
//    <i> [Bit 3] WO (@ 0x4002600C) Stream x clear transfer error interrupt  flag (x = 7..4) </i>
//    <check> 
//      <loc> ( (unsigned int) DMA1_HIFCR ) </loc>
//      <o.3..3> CTEIF4
//    </check>
//  </item>
//  


// -----------------------------  Field Item: DMA1_HIFCR_CDMEIF4  ---------------------------------
// SVD Line: 17996

//  <item> SFDITEM_FIELD__DMA1_HIFCR_CDMEIF4
//    <name> CDMEIF4 </name>
//    <w> 
//    <i> [Bit 2] WO (@ 0x4002600C) Stream x clear direct mode error  interrupt flag (x = 7..4) </i>
//    <check> 
//      <loc> ( (unsigned int) DMA1_HIFCR ) </loc>
//      <o.2..2> CDMEIF4
//    </check>
//  </item>
//  


// ------------------------------  Field Item: DMA1_HIFCR_CFEIF4  ---------------------------------
// SVD Line: 18003

//  <item> SFDITEM_FIELD__DMA1_HIFCR_CFEIF4
//    <name> CFEIF4 </name>
//    <w> 
//    <i> [Bit 0] WO (@ 0x4002600C) Stream x clear FIFO error interrupt flag  (x = 7..4) </i>
//    <check> 
//      <loc> ( (unsigned int) DMA1_HIFCR ) </loc>
//      <o.0..0> CFEIF4
//    </check>
//  </item>
//  


// -------------------------------  Register RTree: DMA1_HIFCR  -----------------------------------
// SVD Line: 17860

//  <rtree> SFDITEM_REG__DMA1_HIFCR
//    <name> HIFCR </name>
//    <w> 
//    <i> [Bits 31..0] WO (@ 0x4002600C) high interrupt flag clear  register </i>
//    <loc> ( (unsigned int)((DMA1_HIFCR >> 0) & 0xFFFFFFFF), ((DMA1_HIFCR = (DMA1_HIFCR & ~(0xF7D0F7DUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xF7D0F7D) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__DMA1_HIFCR_CTCIF7 </item>
//    <item> SFDITEM_FIELD__DMA1_HIFCR_CHTIF7 </item>
//    <item> SFDITEM_FIELD__DMA1_HIFCR_CTEIF7 </item>
//    <item> SFDITEM_FIELD__DMA1_HIFCR_CDMEIF7 </item>
//    <item> SFDITEM_FIELD__DMA1_HIFCR_CFEIF7 </item>
//    <item> SFDITEM_FIELD__DMA1_HIFCR_CTCIF6 </item>
//    <item> SFDITEM_FIELD__DMA1_HIFCR_CHTIF6 </item>
//    <item> SFDITEM_FIELD__DMA1_HIFCR_CTEIF6 </item>
//    <item> SFDITEM_FIELD__DMA1_HIFCR_CDMEIF6 </item>
//    <item> SFDITEM_FIELD__DMA1_HIFCR_CFEIF6 </item>
//    <item> SFDITEM_FIELD__DMA1_HIFCR_CTCIF5 </item>
//    <item> SFDITEM_FIELD__DMA1_HIFCR_CHTIF5 </item>
//    <item> SFDITEM_FIELD__DMA1_HIFCR_CTEIF5 </item>
//    <item> SFDITEM_FIELD__DMA1_HIFCR_CDMEIF5 </item>
//    <item> SFDITEM_FIELD__DMA1_HIFCR_CFEIF5 </item>
//    <item> SFDITEM_FIELD__DMA1_HIFCR_CTCIF4 </item>
//    <item> SFDITEM_FIELD__DMA1_HIFCR_CHTIF4 </item>
//    <item> SFDITEM_FIELD__DMA1_HIFCR_CTEIF4 </item>
//    <item> SFDITEM_FIELD__DMA1_HIFCR_CDMEIF4 </item>
//    <item> SFDITEM_FIELD__DMA1_HIFCR_CFEIF4 </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: DMA1_S0CR  --------------------------------
// SVD Line: 18012

unsigned int DMA1_S0CR __AT (0x40026010);



// -------------------------------  Field Item: DMA1_S0CR_CHSEL  ----------------------------------
// SVD Line: 18022

//  <item> SFDITEM_FIELD__DMA1_S0CR_CHSEL
//    <name> CHSEL </name>
//    <rw> 
//    <i> [Bits 27..25] RW (@ 0x40026010) Channel selection </i>
//    <edit> 
//      <loc> ( (unsigned char)((DMA1_S0CR >> 25) & 0x7), ((DMA1_S0CR = (DMA1_S0CR & ~(0x7UL << 25 )) | ((unsigned long)(Gui_u8:GuiVal & 0x7) << 25 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: DMA1_S0CR_MBURST  ----------------------------------
// SVD Line: 18028

//  <item> SFDITEM_FIELD__DMA1_S0CR_MBURST
//    <name> MBURST </name>
//    <rw> 
//    <i> [Bits 24..23] RW (@ 0x40026010) Memory burst transfer  configuration </i>
//    <edit> 
//      <loc> ( (unsigned char)((DMA1_S0CR >> 23) & 0x3), ((DMA1_S0CR = (DMA1_S0CR & ~(0x3UL << 23 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 23 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: DMA1_S0CR_PBURST  ----------------------------------
// SVD Line: 18035

//  <item> SFDITEM_FIELD__DMA1_S0CR_PBURST
//    <name> PBURST </name>
//    <rw> 
//    <i> [Bits 22..21] RW (@ 0x40026010) Peripheral burst transfer  configuration </i>
//    <edit> 
//      <loc> ( (unsigned char)((DMA1_S0CR >> 21) & 0x3), ((DMA1_S0CR = (DMA1_S0CR & ~(0x3UL << 21 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 21 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Field Item: DMA1_S0CR_CT  ------------------------------------
// SVD Line: 18042

//  <item> SFDITEM_FIELD__DMA1_S0CR_CT
//    <name> CT </name>
//    <rw> 
//    <i> [Bit 19] RW (@ 0x40026010) Current target (only in double buffer  mode) </i>
//    <check> 
//      <loc> ( (unsigned int) DMA1_S0CR ) </loc>
//      <o.19..19> CT
//    </check>
//  </item>
//  


// --------------------------------  Field Item: DMA1_S0CR_DBM  -----------------------------------
// SVD Line: 18049

//  <item> SFDITEM_FIELD__DMA1_S0CR_DBM
//    <name> DBM </name>
//    <rw> 
//    <i> [Bit 18] RW (@ 0x40026010) Double buffer mode </i>
//    <check> 
//      <loc> ( (unsigned int) DMA1_S0CR ) </loc>
//      <o.18..18> DBM
//    </check>
//  </item>
//  


// --------------------------------  Field Item: DMA1_S0CR_PL  ------------------------------------
// SVD Line: 18055

//  <item> SFDITEM_FIELD__DMA1_S0CR_PL
//    <name> PL </name>
//    <rw> 
//    <i> [Bits 17..16] RW (@ 0x40026010) Priority level </i>
//    <edit> 
//      <loc> ( (unsigned char)((DMA1_S0CR >> 16) & 0x3), ((DMA1_S0CR = (DMA1_S0CR & ~(0x3UL << 16 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 16 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: DMA1_S0CR_PINCOS  ----------------------------------
// SVD Line: 18061

//  <item> SFDITEM_FIELD__DMA1_S0CR_PINCOS
//    <name> PINCOS </name>
//    <rw> 
//    <i> [Bit 15] RW (@ 0x40026010) Peripheral increment offset  size </i>
//    <check> 
//      <loc> ( (unsigned int) DMA1_S0CR ) </loc>
//      <o.15..15> PINCOS
//    </check>
//  </item>
//  


// -------------------------------  Field Item: DMA1_S0CR_MSIZE  ----------------------------------
// SVD Line: 18068

//  <item> SFDITEM_FIELD__DMA1_S0CR_MSIZE
//    <name> MSIZE </name>
//    <rw> 
//    <i> [Bits 14..13] RW (@ 0x40026010) Memory data size </i>
//    <edit> 
//      <loc> ( (unsigned char)((DMA1_S0CR >> 13) & 0x3), ((DMA1_S0CR = (DMA1_S0CR & ~(0x3UL << 13 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 13 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Field Item: DMA1_S0CR_PSIZE  ----------------------------------
// SVD Line: 18074

//  <item> SFDITEM_FIELD__DMA1_S0CR_PSIZE
//    <name> PSIZE </name>
//    <rw> 
//    <i> [Bits 12..11] RW (@ 0x40026010) Peripheral data size </i>
//    <edit> 
//      <loc> ( (unsigned char)((DMA1_S0CR >> 11) & 0x3), ((DMA1_S0CR = (DMA1_S0CR & ~(0x3UL << 11 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 11 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Field Item: DMA1_S0CR_MINC  -----------------------------------
// SVD Line: 18080

//  <item> SFDITEM_FIELD__DMA1_S0CR_MINC
//    <name> MINC </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x40026010) Memory increment mode </i>
//    <check> 
//      <loc> ( (unsigned int) DMA1_S0CR ) </loc>
//      <o.10..10> MINC
//    </check>
//  </item>
//  


// -------------------------------  Field Item: DMA1_S0CR_PINC  -----------------------------------
// SVD Line: 18086

//  <item> SFDITEM_FIELD__DMA1_S0CR_PINC
//    <name> PINC </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x40026010) Peripheral increment mode </i>
//    <check> 
//      <loc> ( (unsigned int) DMA1_S0CR ) </loc>
//      <o.9..9> PINC
//    </check>
//  </item>
//  


// -------------------------------  Field Item: DMA1_S0CR_CIRC  -----------------------------------
// SVD Line: 18092

//  <item> SFDITEM_FIELD__DMA1_S0CR_CIRC
//    <name> CIRC </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x40026010) Circular mode </i>
//    <check> 
//      <loc> ( (unsigned int) DMA1_S0CR ) </loc>
//      <o.8..8> CIRC
//    </check>
//  </item>
//  


// --------------------------------  Field Item: DMA1_S0CR_DIR  -----------------------------------
// SVD Line: 18098

//  <item> SFDITEM_FIELD__DMA1_S0CR_DIR
//    <name> DIR </name>
//    <rw> 
//    <i> [Bits 7..6] RW (@ 0x40026010) Data transfer direction </i>
//    <edit> 
//      <loc> ( (unsigned char)((DMA1_S0CR >> 6) & 0x3), ((DMA1_S0CR = (DMA1_S0CR & ~(0x3UL << 6 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 6 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: DMA1_S0CR_PFCTRL  ----------------------------------
// SVD Line: 18104

//  <item> SFDITEM_FIELD__DMA1_S0CR_PFCTRL
//    <name> PFCTRL </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x40026010) Peripheral flow controller </i>
//    <check> 
//      <loc> ( (unsigned int) DMA1_S0CR ) </loc>
//      <o.5..5> PFCTRL
//    </check>
//  </item>
//  


// -------------------------------  Field Item: DMA1_S0CR_TCIE  -----------------------------------
// SVD Line: 18110

//  <item> SFDITEM_FIELD__DMA1_S0CR_TCIE
//    <name> TCIE </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x40026010) Transfer complete interrupt  enable </i>
//    <check> 
//      <loc> ( (unsigned int) DMA1_S0CR ) </loc>
//      <o.4..4> TCIE
//    </check>
//  </item>
//  


// -------------------------------  Field Item: DMA1_S0CR_HTIE  -----------------------------------
// SVD Line: 18117

//  <item> SFDITEM_FIELD__DMA1_S0CR_HTIE
//    <name> HTIE </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x40026010) Half transfer interrupt  enable </i>
//    <check> 
//      <loc> ( (unsigned int) DMA1_S0CR ) </loc>
//      <o.3..3> HTIE
//    </check>
//  </item>
//  


// -------------------------------  Field Item: DMA1_S0CR_TEIE  -----------------------------------
// SVD Line: 18124

//  <item> SFDITEM_FIELD__DMA1_S0CR_TEIE
//    <name> TEIE </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x40026010) Transfer error interrupt  enable </i>
//    <check> 
//      <loc> ( (unsigned int) DMA1_S0CR ) </loc>
//      <o.2..2> TEIE
//    </check>
//  </item>
//  


// -------------------------------  Field Item: DMA1_S0CR_DMEIE  ----------------------------------
// SVD Line: 18131

//  <item> SFDITEM_FIELD__DMA1_S0CR_DMEIE
//    <name> DMEIE </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x40026010) Direct mode error interrupt  enable </i>
//    <check> 
//      <loc> ( (unsigned int) DMA1_S0CR ) </loc>
//      <o.1..1> DMEIE
//    </check>
//  </item>
//  


// --------------------------------  Field Item: DMA1_S0CR_EN  ------------------------------------
// SVD Line: 18138

//  <item> SFDITEM_FIELD__DMA1_S0CR_EN
//    <name> EN </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40026010) Stream enable / flag stream ready when  read low </i>
//    <check> 
//      <loc> ( (unsigned int) DMA1_S0CR ) </loc>
//      <o.0..0> EN
//    </check>
//  </item>
//  


// --------------------------------  Register RTree: DMA1_S0CR  -----------------------------------
// SVD Line: 18012

//  <rtree> SFDITEM_REG__DMA1_S0CR
//    <name> S0CR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40026010) stream x configuration  register </i>
//    <loc> ( (unsigned int)((DMA1_S0CR >> 0) & 0xFFFFFFFF), ((DMA1_S0CR = (DMA1_S0CR & ~(0xFEFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFEFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__DMA1_S0CR_CHSEL </item>
//    <item> SFDITEM_FIELD__DMA1_S0CR_MBURST </item>
//    <item> SFDITEM_FIELD__DMA1_S0CR_PBURST </item>
//    <item> SFDITEM_FIELD__DMA1_S0CR_CT </item>
//    <item> SFDITEM_FIELD__DMA1_S0CR_DBM </item>
//    <item> SFDITEM_FIELD__DMA1_S0CR_PL </item>
//    <item> SFDITEM_FIELD__DMA1_S0CR_PINCOS </item>
//    <item> SFDITEM_FIELD__DMA1_S0CR_MSIZE </item>
//    <item> SFDITEM_FIELD__DMA1_S0CR_PSIZE </item>
//    <item> SFDITEM_FIELD__DMA1_S0CR_MINC </item>
//    <item> SFDITEM_FIELD__DMA1_S0CR_PINC </item>
//    <item> SFDITEM_FIELD__DMA1_S0CR_CIRC </item>
//    <item> SFDITEM_FIELD__DMA1_S0CR_DIR </item>
//    <item> SFDITEM_FIELD__DMA1_S0CR_PFCTRL </item>
//    <item> SFDITEM_FIELD__DMA1_S0CR_TCIE </item>
//    <item> SFDITEM_FIELD__DMA1_S0CR_HTIE </item>
//    <item> SFDITEM_FIELD__DMA1_S0CR_TEIE </item>
//    <item> SFDITEM_FIELD__DMA1_S0CR_DMEIE </item>
//    <item> SFDITEM_FIELD__DMA1_S0CR_EN </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: DMA1_S0NDTR  -------------------------------
// SVD Line: 18147

unsigned int DMA1_S0NDTR __AT (0x40026014);



// -------------------------------  Field Item: DMA1_S0NDTR_NDT  ----------------------------------
// SVD Line: 18157

//  <item> SFDITEM_FIELD__DMA1_S0NDTR_NDT
//    <name> NDT </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x40026014) Number of data items to  transfer </i>
//    <edit> 
//      <loc> ( (unsigned short)((DMA1_S0NDTR >> 0) & 0xFFFF), ((DMA1_S0NDTR = (DMA1_S0NDTR & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: DMA1_S0NDTR  ----------------------------------
// SVD Line: 18147

//  <rtree> SFDITEM_REG__DMA1_S0NDTR
//    <name> S0NDTR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40026014) stream x number of data  register </i>
//    <loc> ( (unsigned int)((DMA1_S0NDTR >> 0) & 0xFFFFFFFF), ((DMA1_S0NDTR = (DMA1_S0NDTR & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__DMA1_S0NDTR_NDT </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: DMA1_S0PAR  -------------------------------
// SVD Line: 18166

unsigned int DMA1_S0PAR __AT (0x40026018);



// --------------------------------  Field Item: DMA1_S0PAR_PA  -----------------------------------
// SVD Line: 18176

//  <item> SFDITEM_FIELD__DMA1_S0PAR_PA
//    <name> PA </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40026018) Peripheral address </i>
//    <edit> 
//      <loc> ( (unsigned int)((DMA1_S0PAR >> 0) & 0xFFFFFFFF), ((DMA1_S0PAR = (DMA1_S0PAR & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: DMA1_S0PAR  -----------------------------------
// SVD Line: 18166

//  <rtree> SFDITEM_REG__DMA1_S0PAR
//    <name> S0PAR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40026018) stream x peripheral address  register </i>
//    <loc> ( (unsigned int)((DMA1_S0PAR >> 0) & 0xFFFFFFFF), ((DMA1_S0PAR = (DMA1_S0PAR & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__DMA1_S0PAR_PA </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: DMA1_S0M0AR  -------------------------------
// SVD Line: 18184

unsigned int DMA1_S0M0AR __AT (0x4002601C);



// -------------------------------  Field Item: DMA1_S0M0AR_M0A  ----------------------------------
// SVD Line: 18194

//  <item> SFDITEM_FIELD__DMA1_S0M0AR_M0A
//    <name> M0A </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4002601C) Memory 0 address </i>
//    <edit> 
//      <loc> ( (unsigned int)((DMA1_S0M0AR >> 0) & 0xFFFFFFFF), ((DMA1_S0M0AR = (DMA1_S0M0AR & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: DMA1_S0M0AR  ----------------------------------
// SVD Line: 18184

//  <rtree> SFDITEM_REG__DMA1_S0M0AR
//    <name> S0M0AR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4002601C) stream x memory 0 address  register </i>
//    <loc> ( (unsigned int)((DMA1_S0M0AR >> 0) & 0xFFFFFFFF), ((DMA1_S0M0AR = (DMA1_S0M0AR & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__DMA1_S0M0AR_M0A </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: DMA1_S0M1AR  -------------------------------
// SVD Line: 18202

unsigned int DMA1_S0M1AR __AT (0x40026020);



// -------------------------------  Field Item: DMA1_S0M1AR_M1A  ----------------------------------
// SVD Line: 18212

//  <item> SFDITEM_FIELD__DMA1_S0M1AR_M1A
//    <name> M1A </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40026020) Memory 1 address (used in case of Double  buffer mode) </i>
//    <edit> 
//      <loc> ( (unsigned int)((DMA1_S0M1AR >> 0) & 0xFFFFFFFF), ((DMA1_S0M1AR = (DMA1_S0M1AR & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: DMA1_S0M1AR  ----------------------------------
// SVD Line: 18202

//  <rtree> SFDITEM_REG__DMA1_S0M1AR
//    <name> S0M1AR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40026020) stream x memory 1 address  register </i>
//    <loc> ( (unsigned int)((DMA1_S0M1AR >> 0) & 0xFFFFFFFF), ((DMA1_S0M1AR = (DMA1_S0M1AR & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__DMA1_S0M1AR_M1A </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: DMA1_S0FCR  -------------------------------
// SVD Line: 18221

unsigned int DMA1_S0FCR __AT (0x40026024);



// -------------------------------  Field Item: DMA1_S0FCR_FEIE  ----------------------------------
// SVD Line: 18229

//  <item> SFDITEM_FIELD__DMA1_S0FCR_FEIE
//    <name> FEIE </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x40026024) FIFO error interrupt  enable </i>
//    <check> 
//      <loc> ( (unsigned int) DMA1_S0FCR ) </loc>
//      <o.7..7> FEIE
//    </check>
//  </item>
//  


// --------------------------------  Field Item: DMA1_S0FCR_FS  -----------------------------------
// SVD Line: 18237

//  <item> SFDITEM_FIELD__DMA1_S0FCR_FS
//    <name> FS </name>
//    <r> 
//    <i> [Bits 5..3] RO (@ 0x40026024) FIFO status </i>
//    <edit> 
//      <loc> ( (unsigned char)((DMA1_S0FCR >> 3) & 0x7) ) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: DMA1_S0FCR_DMDIS  ----------------------------------
// SVD Line: 18244

//  <item> SFDITEM_FIELD__DMA1_S0FCR_DMDIS
//    <name> DMDIS </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x40026024) Direct mode disable </i>
//    <check> 
//      <loc> ( (unsigned int) DMA1_S0FCR ) </loc>
//      <o.2..2> DMDIS
//    </check>
//  </item>
//  


// -------------------------------  Field Item: DMA1_S0FCR_FTH  -----------------------------------
// SVD Line: 18251

//  <item> SFDITEM_FIELD__DMA1_S0FCR_FTH
//    <name> FTH </name>
//    <rw> 
//    <i> [Bits 1..0] RW (@ 0x40026024) FIFO threshold selection </i>
//    <edit> 
//      <loc> ( (unsigned char)((DMA1_S0FCR >> 0) & 0x3), ((DMA1_S0FCR = (DMA1_S0FCR & ~(0x3UL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: DMA1_S0FCR  -----------------------------------
// SVD Line: 18221

//  <rtree> SFDITEM_REG__DMA1_S0FCR
//    <name> S0FCR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40026024) stream x FIFO control register </i>
//    <loc> ( (unsigned int)((DMA1_S0FCR >> 0) & 0xFFFFFFFF), ((DMA1_S0FCR = (DMA1_S0FCR & ~(0x87UL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x87) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__DMA1_S0FCR_FEIE </item>
//    <item> SFDITEM_FIELD__DMA1_S0FCR_FS </item>
//    <item> SFDITEM_FIELD__DMA1_S0FCR_DMDIS </item>
//    <item> SFDITEM_FIELD__DMA1_S0FCR_FTH </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: DMA1_S1CR  --------------------------------
// SVD Line: 18260

unsigned int DMA1_S1CR __AT (0x40026028);



// -------------------------------  Field Item: DMA1_S1CR_CHSEL  ----------------------------------
// SVD Line: 18270

//  <item> SFDITEM_FIELD__DMA1_S1CR_CHSEL
//    <name> CHSEL </name>
//    <rw> 
//    <i> [Bits 27..25] RW (@ 0x40026028) Channel selection </i>
//    <edit> 
//      <loc> ( (unsigned char)((DMA1_S1CR >> 25) & 0x7), ((DMA1_S1CR = (DMA1_S1CR & ~(0x7UL << 25 )) | ((unsigned long)(Gui_u8:GuiVal & 0x7) << 25 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: DMA1_S1CR_MBURST  ----------------------------------
// SVD Line: 18276

//  <item> SFDITEM_FIELD__DMA1_S1CR_MBURST
//    <name> MBURST </name>
//    <rw> 
//    <i> [Bits 24..23] RW (@ 0x40026028) Memory burst transfer  configuration </i>
//    <edit> 
//      <loc> ( (unsigned char)((DMA1_S1CR >> 23) & 0x3), ((DMA1_S1CR = (DMA1_S1CR & ~(0x3UL << 23 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 23 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: DMA1_S1CR_PBURST  ----------------------------------
// SVD Line: 18283

//  <item> SFDITEM_FIELD__DMA1_S1CR_PBURST
//    <name> PBURST </name>
//    <rw> 
//    <i> [Bits 22..21] RW (@ 0x40026028) Peripheral burst transfer  configuration </i>
//    <edit> 
//      <loc> ( (unsigned char)((DMA1_S1CR >> 21) & 0x3), ((DMA1_S1CR = (DMA1_S1CR & ~(0x3UL << 21 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 21 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Field Item: DMA1_S1CR_ACK  -----------------------------------
// SVD Line: 18290

//  <item> SFDITEM_FIELD__DMA1_S1CR_ACK
//    <name> ACK </name>
//    <rw> 
//    <i> [Bit 20] RW (@ 0x40026028) ACK </i>
//    <check> 
//      <loc> ( (unsigned int) DMA1_S1CR ) </loc>
//      <o.20..20> ACK
//    </check>
//  </item>
//  


// --------------------------------  Field Item: DMA1_S1CR_CT  ------------------------------------
// SVD Line: 18296

//  <item> SFDITEM_FIELD__DMA1_S1CR_CT
//    <name> CT </name>
//    <rw> 
//    <i> [Bit 19] RW (@ 0x40026028) Current target (only in double buffer  mode) </i>
//    <check> 
//      <loc> ( (unsigned int) DMA1_S1CR ) </loc>
//      <o.19..19> CT
//    </check>
//  </item>
//  


// --------------------------------  Field Item: DMA1_S1CR_DBM  -----------------------------------
// SVD Line: 18303

//  <item> SFDITEM_FIELD__DMA1_S1CR_DBM
//    <name> DBM </name>
//    <rw> 
//    <i> [Bit 18] RW (@ 0x40026028) Double buffer mode </i>
//    <check> 
//      <loc> ( (unsigned int) DMA1_S1CR ) </loc>
//      <o.18..18> DBM
//    </check>
//  </item>
//  


// --------------------------------  Field Item: DMA1_S1CR_PL  ------------------------------------
// SVD Line: 18309

//  <item> SFDITEM_FIELD__DMA1_S1CR_PL
//    <name> PL </name>
//    <rw> 
//    <i> [Bits 17..16] RW (@ 0x40026028) Priority level </i>
//    <edit> 
//      <loc> ( (unsigned char)((DMA1_S1CR >> 16) & 0x3), ((DMA1_S1CR = (DMA1_S1CR & ~(0x3UL << 16 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 16 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: DMA1_S1CR_PINCOS  ----------------------------------
// SVD Line: 18315

//  <item> SFDITEM_FIELD__DMA1_S1CR_PINCOS
//    <name> PINCOS </name>
//    <rw> 
//    <i> [Bit 15] RW (@ 0x40026028) Peripheral increment offset  size </i>
//    <check> 
//      <loc> ( (unsigned int) DMA1_S1CR ) </loc>
//      <o.15..15> PINCOS
//    </check>
//  </item>
//  


// -------------------------------  Field Item: DMA1_S1CR_MSIZE  ----------------------------------
// SVD Line: 18322

//  <item> SFDITEM_FIELD__DMA1_S1CR_MSIZE
//    <name> MSIZE </name>
//    <rw> 
//    <i> [Bits 14..13] RW (@ 0x40026028) Memory data size </i>
//    <edit> 
//      <loc> ( (unsigned char)((DMA1_S1CR >> 13) & 0x3), ((DMA1_S1CR = (DMA1_S1CR & ~(0x3UL << 13 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 13 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Field Item: DMA1_S1CR_PSIZE  ----------------------------------
// SVD Line: 18328

//  <item> SFDITEM_FIELD__DMA1_S1CR_PSIZE
//    <name> PSIZE </name>
//    <rw> 
//    <i> [Bits 12..11] RW (@ 0x40026028) Peripheral data size </i>
//    <edit> 
//      <loc> ( (unsigned char)((DMA1_S1CR >> 11) & 0x3), ((DMA1_S1CR = (DMA1_S1CR & ~(0x3UL << 11 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 11 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Field Item: DMA1_S1CR_MINC  -----------------------------------
// SVD Line: 18334

//  <item> SFDITEM_FIELD__DMA1_S1CR_MINC
//    <name> MINC </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x40026028) Memory increment mode </i>
//    <check> 
//      <loc> ( (unsigned int) DMA1_S1CR ) </loc>
//      <o.10..10> MINC
//    </check>
//  </item>
//  


// -------------------------------  Field Item: DMA1_S1CR_PINC  -----------------------------------
// SVD Line: 18340

//  <item> SFDITEM_FIELD__DMA1_S1CR_PINC
//    <name> PINC </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x40026028) Peripheral increment mode </i>
//    <check> 
//      <loc> ( (unsigned int) DMA1_S1CR ) </loc>
//      <o.9..9> PINC
//    </check>
//  </item>
//  


// -------------------------------  Field Item: DMA1_S1CR_CIRC  -----------------------------------
// SVD Line: 18346

//  <item> SFDITEM_FIELD__DMA1_S1CR_CIRC
//    <name> CIRC </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x40026028) Circular mode </i>
//    <check> 
//      <loc> ( (unsigned int) DMA1_S1CR ) </loc>
//      <o.8..8> CIRC
//    </check>
//  </item>
//  


// --------------------------------  Field Item: DMA1_S1CR_DIR  -----------------------------------
// SVD Line: 18352

//  <item> SFDITEM_FIELD__DMA1_S1CR_DIR
//    <name> DIR </name>
//    <rw> 
//    <i> [Bits 7..6] RW (@ 0x40026028) Data transfer direction </i>
//    <edit> 
//      <loc> ( (unsigned char)((DMA1_S1CR >> 6) & 0x3), ((DMA1_S1CR = (DMA1_S1CR & ~(0x3UL << 6 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 6 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: DMA1_S1CR_PFCTRL  ----------------------------------
// SVD Line: 18358

//  <item> SFDITEM_FIELD__DMA1_S1CR_PFCTRL
//    <name> PFCTRL </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x40026028) Peripheral flow controller </i>
//    <check> 
//      <loc> ( (unsigned int) DMA1_S1CR ) </loc>
//      <o.5..5> PFCTRL
//    </check>
//  </item>
//  


// -------------------------------  Field Item: DMA1_S1CR_TCIE  -----------------------------------
// SVD Line: 18364

//  <item> SFDITEM_FIELD__DMA1_S1CR_TCIE
//    <name> TCIE </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x40026028) Transfer complete interrupt  enable </i>
//    <check> 
//      <loc> ( (unsigned int) DMA1_S1CR ) </loc>
//      <o.4..4> TCIE
//    </check>
//  </item>
//  


// -------------------------------  Field Item: DMA1_S1CR_HTIE  -----------------------------------
// SVD Line: 18371

//  <item> SFDITEM_FIELD__DMA1_S1CR_HTIE
//    <name> HTIE </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x40026028) Half transfer interrupt  enable </i>
//    <check> 
//      <loc> ( (unsigned int) DMA1_S1CR ) </loc>
//      <o.3..3> HTIE
//    </check>
//  </item>
//  


// -------------------------------  Field Item: DMA1_S1CR_TEIE  -----------------------------------
// SVD Line: 18378

//  <item> SFDITEM_FIELD__DMA1_S1CR_TEIE
//    <name> TEIE </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x40026028) Transfer error interrupt  enable </i>
//    <check> 
//      <loc> ( (unsigned int) DMA1_S1CR ) </loc>
//      <o.2..2> TEIE
//    </check>
//  </item>
//  


// -------------------------------  Field Item: DMA1_S1CR_DMEIE  ----------------------------------
// SVD Line: 18385

//  <item> SFDITEM_FIELD__DMA1_S1CR_DMEIE
//    <name> DMEIE </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x40026028) Direct mode error interrupt  enable </i>
//    <check> 
//      <loc> ( (unsigned int) DMA1_S1CR ) </loc>
//      <o.1..1> DMEIE
//    </check>
//  </item>
//  


// --------------------------------  Field Item: DMA1_S1CR_EN  ------------------------------------
// SVD Line: 18392

//  <item> SFDITEM_FIELD__DMA1_S1CR_EN
//    <name> EN </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40026028) Stream enable / flag stream ready when  read low </i>
//    <check> 
//      <loc> ( (unsigned int) DMA1_S1CR ) </loc>
//      <o.0..0> EN
//    </check>
//  </item>
//  


// --------------------------------  Register RTree: DMA1_S1CR  -----------------------------------
// SVD Line: 18260

//  <rtree> SFDITEM_REG__DMA1_S1CR
//    <name> S1CR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40026028) stream x configuration  register </i>
//    <loc> ( (unsigned int)((DMA1_S1CR >> 0) & 0xFFFFFFFF), ((DMA1_S1CR = (DMA1_S1CR & ~(0xFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__DMA1_S1CR_CHSEL </item>
//    <item> SFDITEM_FIELD__DMA1_S1CR_MBURST </item>
//    <item> SFDITEM_FIELD__DMA1_S1CR_PBURST </item>
//    <item> SFDITEM_FIELD__DMA1_S1CR_ACK </item>
//    <item> SFDITEM_FIELD__DMA1_S1CR_CT </item>
//    <item> SFDITEM_FIELD__DMA1_S1CR_DBM </item>
//    <item> SFDITEM_FIELD__DMA1_S1CR_PL </item>
//    <item> SFDITEM_FIELD__DMA1_S1CR_PINCOS </item>
//    <item> SFDITEM_FIELD__DMA1_S1CR_MSIZE </item>
//    <item> SFDITEM_FIELD__DMA1_S1CR_PSIZE </item>
//    <item> SFDITEM_FIELD__DMA1_S1CR_MINC </item>
//    <item> SFDITEM_FIELD__DMA1_S1CR_PINC </item>
//    <item> SFDITEM_FIELD__DMA1_S1CR_CIRC </item>
//    <item> SFDITEM_FIELD__DMA1_S1CR_DIR </item>
//    <item> SFDITEM_FIELD__DMA1_S1CR_PFCTRL </item>
//    <item> SFDITEM_FIELD__DMA1_S1CR_TCIE </item>
//    <item> SFDITEM_FIELD__DMA1_S1CR_HTIE </item>
//    <item> SFDITEM_FIELD__DMA1_S1CR_TEIE </item>
//    <item> SFDITEM_FIELD__DMA1_S1CR_DMEIE </item>
//    <item> SFDITEM_FIELD__DMA1_S1CR_EN </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: DMA1_S1NDTR  -------------------------------
// SVD Line: 18401

unsigned int DMA1_S1NDTR __AT (0x4002602C);



// -------------------------------  Field Item: DMA1_S1NDTR_NDT  ----------------------------------
// SVD Line: 18411

//  <item> SFDITEM_FIELD__DMA1_S1NDTR_NDT
//    <name> NDT </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x4002602C) Number of data items to  transfer </i>
//    <edit> 
//      <loc> ( (unsigned short)((DMA1_S1NDTR >> 0) & 0xFFFF), ((DMA1_S1NDTR = (DMA1_S1NDTR & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: DMA1_S1NDTR  ----------------------------------
// SVD Line: 18401

//  <rtree> SFDITEM_REG__DMA1_S1NDTR
//    <name> S1NDTR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4002602C) stream x number of data  register </i>
//    <loc> ( (unsigned int)((DMA1_S1NDTR >> 0) & 0xFFFFFFFF), ((DMA1_S1NDTR = (DMA1_S1NDTR & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__DMA1_S1NDTR_NDT </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: DMA1_S1PAR  -------------------------------
// SVD Line: 18420

unsigned int DMA1_S1PAR __AT (0x40026030);



// --------------------------------  Field Item: DMA1_S1PAR_PA  -----------------------------------
// SVD Line: 18430

//  <item> SFDITEM_FIELD__DMA1_S1PAR_PA
//    <name> PA </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40026030) Peripheral address </i>
//    <edit> 
//      <loc> ( (unsigned int)((DMA1_S1PAR >> 0) & 0xFFFFFFFF), ((DMA1_S1PAR = (DMA1_S1PAR & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: DMA1_S1PAR  -----------------------------------
// SVD Line: 18420

//  <rtree> SFDITEM_REG__DMA1_S1PAR
//    <name> S1PAR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40026030) stream x peripheral address  register </i>
//    <loc> ( (unsigned int)((DMA1_S1PAR >> 0) & 0xFFFFFFFF), ((DMA1_S1PAR = (DMA1_S1PAR & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__DMA1_S1PAR_PA </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: DMA1_S1M0AR  -------------------------------
// SVD Line: 18438

unsigned int DMA1_S1M0AR __AT (0x40026034);



// -------------------------------  Field Item: DMA1_S1M0AR_M0A  ----------------------------------
// SVD Line: 18448

//  <item> SFDITEM_FIELD__DMA1_S1M0AR_M0A
//    <name> M0A </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40026034) Memory 0 address </i>
//    <edit> 
//      <loc> ( (unsigned int)((DMA1_S1M0AR >> 0) & 0xFFFFFFFF), ((DMA1_S1M0AR = (DMA1_S1M0AR & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: DMA1_S1M0AR  ----------------------------------
// SVD Line: 18438

//  <rtree> SFDITEM_REG__DMA1_S1M0AR
//    <name> S1M0AR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40026034) stream x memory 0 address  register </i>
//    <loc> ( (unsigned int)((DMA1_S1M0AR >> 0) & 0xFFFFFFFF), ((DMA1_S1M0AR = (DMA1_S1M0AR & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__DMA1_S1M0AR_M0A </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: DMA1_S1M1AR  -------------------------------
// SVD Line: 18456

unsigned int DMA1_S1M1AR __AT (0x40026038);



// -------------------------------  Field Item: DMA1_S1M1AR_M1A  ----------------------------------
// SVD Line: 18466

//  <item> SFDITEM_FIELD__DMA1_S1M1AR_M1A
//    <name> M1A </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40026038) Memory 1 address (used in case of Double  buffer mode) </i>
//    <edit> 
//      <loc> ( (unsigned int)((DMA1_S1M1AR >> 0) & 0xFFFFFFFF), ((DMA1_S1M1AR = (DMA1_S1M1AR & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: DMA1_S1M1AR  ----------------------------------
// SVD Line: 18456

//  <rtree> SFDITEM_REG__DMA1_S1M1AR
//    <name> S1M1AR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40026038) stream x memory 1 address  register </i>
//    <loc> ( (unsigned int)((DMA1_S1M1AR >> 0) & 0xFFFFFFFF), ((DMA1_S1M1AR = (DMA1_S1M1AR & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__DMA1_S1M1AR_M1A </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: DMA1_S1FCR  -------------------------------
// SVD Line: 18475

unsigned int DMA1_S1FCR __AT (0x4002603C);



// -------------------------------  Field Item: DMA1_S1FCR_FEIE  ----------------------------------
// SVD Line: 18483

//  <item> SFDITEM_FIELD__DMA1_S1FCR_FEIE
//    <name> FEIE </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x4002603C) FIFO error interrupt  enable </i>
//    <check> 
//      <loc> ( (unsigned int) DMA1_S1FCR ) </loc>
//      <o.7..7> FEIE
//    </check>
//  </item>
//  


// --------------------------------  Field Item: DMA1_S1FCR_FS  -----------------------------------
// SVD Line: 18491

//  <item> SFDITEM_FIELD__DMA1_S1FCR_FS
//    <name> FS </name>
//    <r> 
//    <i> [Bits 5..3] RO (@ 0x4002603C) FIFO status </i>
//    <edit> 
//      <loc> ( (unsigned char)((DMA1_S1FCR >> 3) & 0x7) ) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: DMA1_S1FCR_DMDIS  ----------------------------------
// SVD Line: 18498

//  <item> SFDITEM_FIELD__DMA1_S1FCR_DMDIS
//    <name> DMDIS </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x4002603C) Direct mode disable </i>
//    <check> 
//      <loc> ( (unsigned int) DMA1_S1FCR ) </loc>
//      <o.2..2> DMDIS
//    </check>
//  </item>
//  


// -------------------------------  Field Item: DMA1_S1FCR_FTH  -----------------------------------
// SVD Line: 18505

//  <item> SFDITEM_FIELD__DMA1_S1FCR_FTH
//    <name> FTH </name>
//    <rw> 
//    <i> [Bits 1..0] RW (@ 0x4002603C) FIFO threshold selection </i>
//    <edit> 
//      <loc> ( (unsigned char)((DMA1_S1FCR >> 0) & 0x3), ((DMA1_S1FCR = (DMA1_S1FCR & ~(0x3UL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: DMA1_S1FCR  -----------------------------------
// SVD Line: 18475

//  <rtree> SFDITEM_REG__DMA1_S1FCR
//    <name> S1FCR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4002603C) stream x FIFO control register </i>
//    <loc> ( (unsigned int)((DMA1_S1FCR >> 0) & 0xFFFFFFFF), ((DMA1_S1FCR = (DMA1_S1FCR & ~(0x87UL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x87) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__DMA1_S1FCR_FEIE </item>
//    <item> SFDITEM_FIELD__DMA1_S1FCR_FS </item>
//    <item> SFDITEM_FIELD__DMA1_S1FCR_DMDIS </item>
//    <item> SFDITEM_FIELD__DMA1_S1FCR_FTH </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: DMA1_S2CR  --------------------------------
// SVD Line: 18514

unsigned int DMA1_S2CR __AT (0x40026040);



// -------------------------------  Field Item: DMA1_S2CR_CHSEL  ----------------------------------
// SVD Line: 18524

//  <item> SFDITEM_FIELD__DMA1_S2CR_CHSEL
//    <name> CHSEL </name>
//    <rw> 
//    <i> [Bits 27..25] RW (@ 0x40026040) Channel selection </i>
//    <edit> 
//      <loc> ( (unsigned char)((DMA1_S2CR >> 25) & 0x7), ((DMA1_S2CR = (DMA1_S2CR & ~(0x7UL << 25 )) | ((unsigned long)(Gui_u8:GuiVal & 0x7) << 25 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: DMA1_S2CR_MBURST  ----------------------------------
// SVD Line: 18530

//  <item> SFDITEM_FIELD__DMA1_S2CR_MBURST
//    <name> MBURST </name>
//    <rw> 
//    <i> [Bits 24..23] RW (@ 0x40026040) Memory burst transfer  configuration </i>
//    <edit> 
//      <loc> ( (unsigned char)((DMA1_S2CR >> 23) & 0x3), ((DMA1_S2CR = (DMA1_S2CR & ~(0x3UL << 23 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 23 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: DMA1_S2CR_PBURST  ----------------------------------
// SVD Line: 18537

//  <item> SFDITEM_FIELD__DMA1_S2CR_PBURST
//    <name> PBURST </name>
//    <rw> 
//    <i> [Bits 22..21] RW (@ 0x40026040) Peripheral burst transfer  configuration </i>
//    <edit> 
//      <loc> ( (unsigned char)((DMA1_S2CR >> 21) & 0x3), ((DMA1_S2CR = (DMA1_S2CR & ~(0x3UL << 21 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 21 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Field Item: DMA1_S2CR_ACK  -----------------------------------
// SVD Line: 18544

//  <item> SFDITEM_FIELD__DMA1_S2CR_ACK
//    <name> ACK </name>
//    <rw> 
//    <i> [Bit 20] RW (@ 0x40026040) ACK </i>
//    <check> 
//      <loc> ( (unsigned int) DMA1_S2CR ) </loc>
//      <o.20..20> ACK
//    </check>
//  </item>
//  


// --------------------------------  Field Item: DMA1_S2CR_CT  ------------------------------------
// SVD Line: 18550

//  <item> SFDITEM_FIELD__DMA1_S2CR_CT
//    <name> CT </name>
//    <rw> 
//    <i> [Bit 19] RW (@ 0x40026040) Current target (only in double buffer  mode) </i>
//    <check> 
//      <loc> ( (unsigned int) DMA1_S2CR ) </loc>
//      <o.19..19> CT
//    </check>
//  </item>
//  


// --------------------------------  Field Item: DMA1_S2CR_DBM  -----------------------------------
// SVD Line: 18557

//  <item> SFDITEM_FIELD__DMA1_S2CR_DBM
//    <name> DBM </name>
//    <rw> 
//    <i> [Bit 18] RW (@ 0x40026040) Double buffer mode </i>
//    <check> 
//      <loc> ( (unsigned int) DMA1_S2CR ) </loc>
//      <o.18..18> DBM
//    </check>
//  </item>
//  


// --------------------------------  Field Item: DMA1_S2CR_PL  ------------------------------------
// SVD Line: 18563

//  <item> SFDITEM_FIELD__DMA1_S2CR_PL
//    <name> PL </name>
//    <rw> 
//    <i> [Bits 17..16] RW (@ 0x40026040) Priority level </i>
//    <edit> 
//      <loc> ( (unsigned char)((DMA1_S2CR >> 16) & 0x3), ((DMA1_S2CR = (DMA1_S2CR & ~(0x3UL << 16 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 16 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: DMA1_S2CR_PINCOS  ----------------------------------
// SVD Line: 18569

//  <item> SFDITEM_FIELD__DMA1_S2CR_PINCOS
//    <name> PINCOS </name>
//    <rw> 
//    <i> [Bit 15] RW (@ 0x40026040) Peripheral increment offset  size </i>
//    <check> 
//      <loc> ( (unsigned int) DMA1_S2CR ) </loc>
//      <o.15..15> PINCOS
//    </check>
//  </item>
//  


// -------------------------------  Field Item: DMA1_S2CR_MSIZE  ----------------------------------
// SVD Line: 18576

//  <item> SFDITEM_FIELD__DMA1_S2CR_MSIZE
//    <name> MSIZE </name>
//    <rw> 
//    <i> [Bits 14..13] RW (@ 0x40026040) Memory data size </i>
//    <edit> 
//      <loc> ( (unsigned char)((DMA1_S2CR >> 13) & 0x3), ((DMA1_S2CR = (DMA1_S2CR & ~(0x3UL << 13 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 13 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Field Item: DMA1_S2CR_PSIZE  ----------------------------------
// SVD Line: 18582

//  <item> SFDITEM_FIELD__DMA1_S2CR_PSIZE
//    <name> PSIZE </name>
//    <rw> 
//    <i> [Bits 12..11] RW (@ 0x40026040) Peripheral data size </i>
//    <edit> 
//      <loc> ( (unsigned char)((DMA1_S2CR >> 11) & 0x3), ((DMA1_S2CR = (DMA1_S2CR & ~(0x3UL << 11 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 11 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Field Item: DMA1_S2CR_MINC  -----------------------------------
// SVD Line: 18588

//  <item> SFDITEM_FIELD__DMA1_S2CR_MINC
//    <name> MINC </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x40026040) Memory increment mode </i>
//    <check> 
//      <loc> ( (unsigned int) DMA1_S2CR ) </loc>
//      <o.10..10> MINC
//    </check>
//  </item>
//  


// -------------------------------  Field Item: DMA1_S2CR_PINC  -----------------------------------
// SVD Line: 18594

//  <item> SFDITEM_FIELD__DMA1_S2CR_PINC
//    <name> PINC </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x40026040) Peripheral increment mode </i>
//    <check> 
//      <loc> ( (unsigned int) DMA1_S2CR ) </loc>
//      <o.9..9> PINC
//    </check>
//  </item>
//  


// -------------------------------  Field Item: DMA1_S2CR_CIRC  -----------------------------------
// SVD Line: 18600

//  <item> SFDITEM_FIELD__DMA1_S2CR_CIRC
//    <name> CIRC </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x40026040) Circular mode </i>
//    <check> 
//      <loc> ( (unsigned int) DMA1_S2CR ) </loc>
//      <o.8..8> CIRC
//    </check>
//  </item>
//  


// --------------------------------  Field Item: DMA1_S2CR_DIR  -----------------------------------
// SVD Line: 18606

//  <item> SFDITEM_FIELD__DMA1_S2CR_DIR
//    <name> DIR </name>
//    <rw> 
//    <i> [Bits 7..6] RW (@ 0x40026040) Data transfer direction </i>
//    <edit> 
//      <loc> ( (unsigned char)((DMA1_S2CR >> 6) & 0x3), ((DMA1_S2CR = (DMA1_S2CR & ~(0x3UL << 6 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 6 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: DMA1_S2CR_PFCTRL  ----------------------------------
// SVD Line: 18612

//  <item> SFDITEM_FIELD__DMA1_S2CR_PFCTRL
//    <name> PFCTRL </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x40026040) Peripheral flow controller </i>
//    <check> 
//      <loc> ( (unsigned int) DMA1_S2CR ) </loc>
//      <o.5..5> PFCTRL
//    </check>
//  </item>
//  


// -------------------------------  Field Item: DMA1_S2CR_TCIE  -----------------------------------
// SVD Line: 18618

//  <item> SFDITEM_FIELD__DMA1_S2CR_TCIE
//    <name> TCIE </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x40026040) Transfer complete interrupt  enable </i>
//    <check> 
//      <loc> ( (unsigned int) DMA1_S2CR ) </loc>
//      <o.4..4> TCIE
//    </check>
//  </item>
//  


// -------------------------------  Field Item: DMA1_S2CR_HTIE  -----------------------------------
// SVD Line: 18625

//  <item> SFDITEM_FIELD__DMA1_S2CR_HTIE
//    <name> HTIE </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x40026040) Half transfer interrupt  enable </i>
//    <check> 
//      <loc> ( (unsigned int) DMA1_S2CR ) </loc>
//      <o.3..3> HTIE
//    </check>
//  </item>
//  


// -------------------------------  Field Item: DMA1_S2CR_TEIE  -----------------------------------
// SVD Line: 18632

//  <item> SFDITEM_FIELD__DMA1_S2CR_TEIE
//    <name> TEIE </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x40026040) Transfer error interrupt  enable </i>
//    <check> 
//      <loc> ( (unsigned int) DMA1_S2CR ) </loc>
//      <o.2..2> TEIE
//    </check>
//  </item>
//  


// -------------------------------  Field Item: DMA1_S2CR_DMEIE  ----------------------------------
// SVD Line: 18639

//  <item> SFDITEM_FIELD__DMA1_S2CR_DMEIE
//    <name> DMEIE </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x40026040) Direct mode error interrupt  enable </i>
//    <check> 
//      <loc> ( (unsigned int) DMA1_S2CR ) </loc>
//      <o.1..1> DMEIE
//    </check>
//  </item>
//  


// --------------------------------  Field Item: DMA1_S2CR_EN  ------------------------------------
// SVD Line: 18646

//  <item> SFDITEM_FIELD__DMA1_S2CR_EN
//    <name> EN </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40026040) Stream enable / flag stream ready when  read low </i>
//    <check> 
//      <loc> ( (unsigned int) DMA1_S2CR ) </loc>
//      <o.0..0> EN
//    </check>
//  </item>
//  


// --------------------------------  Register RTree: DMA1_S2CR  -----------------------------------
// SVD Line: 18514

//  <rtree> SFDITEM_REG__DMA1_S2CR
//    <name> S2CR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40026040) stream x configuration  register </i>
//    <loc> ( (unsigned int)((DMA1_S2CR >> 0) & 0xFFFFFFFF), ((DMA1_S2CR = (DMA1_S2CR & ~(0xFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__DMA1_S2CR_CHSEL </item>
//    <item> SFDITEM_FIELD__DMA1_S2CR_MBURST </item>
//    <item> SFDITEM_FIELD__DMA1_S2CR_PBURST </item>
//    <item> SFDITEM_FIELD__DMA1_S2CR_ACK </item>
//    <item> SFDITEM_FIELD__DMA1_S2CR_CT </item>
//    <item> SFDITEM_FIELD__DMA1_S2CR_DBM </item>
//    <item> SFDITEM_FIELD__DMA1_S2CR_PL </item>
//    <item> SFDITEM_FIELD__DMA1_S2CR_PINCOS </item>
//    <item> SFDITEM_FIELD__DMA1_S2CR_MSIZE </item>
//    <item> SFDITEM_FIELD__DMA1_S2CR_PSIZE </item>
//    <item> SFDITEM_FIELD__DMA1_S2CR_MINC </item>
//    <item> SFDITEM_FIELD__DMA1_S2CR_PINC </item>
//    <item> SFDITEM_FIELD__DMA1_S2CR_CIRC </item>
//    <item> SFDITEM_FIELD__DMA1_S2CR_DIR </item>
//    <item> SFDITEM_FIELD__DMA1_S2CR_PFCTRL </item>
//    <item> SFDITEM_FIELD__DMA1_S2CR_TCIE </item>
//    <item> SFDITEM_FIELD__DMA1_S2CR_HTIE </item>
//    <item> SFDITEM_FIELD__DMA1_S2CR_TEIE </item>
//    <item> SFDITEM_FIELD__DMA1_S2CR_DMEIE </item>
//    <item> SFDITEM_FIELD__DMA1_S2CR_EN </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: DMA1_S2NDTR  -------------------------------
// SVD Line: 18655

unsigned int DMA1_S2NDTR __AT (0x40026044);



// -------------------------------  Field Item: DMA1_S2NDTR_NDT  ----------------------------------
// SVD Line: 18665

//  <item> SFDITEM_FIELD__DMA1_S2NDTR_NDT
//    <name> NDT </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x40026044) Number of data items to  transfer </i>
//    <edit> 
//      <loc> ( (unsigned short)((DMA1_S2NDTR >> 0) & 0xFFFF), ((DMA1_S2NDTR = (DMA1_S2NDTR & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: DMA1_S2NDTR  ----------------------------------
// SVD Line: 18655

//  <rtree> SFDITEM_REG__DMA1_S2NDTR
//    <name> S2NDTR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40026044) stream x number of data  register </i>
//    <loc> ( (unsigned int)((DMA1_S2NDTR >> 0) & 0xFFFFFFFF), ((DMA1_S2NDTR = (DMA1_S2NDTR & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__DMA1_S2NDTR_NDT </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: DMA1_S2PAR  -------------------------------
// SVD Line: 18674

unsigned int DMA1_S2PAR __AT (0x40026048);



// --------------------------------  Field Item: DMA1_S2PAR_PA  -----------------------------------
// SVD Line: 18684

//  <item> SFDITEM_FIELD__DMA1_S2PAR_PA
//    <name> PA </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40026048) Peripheral address </i>
//    <edit> 
//      <loc> ( (unsigned int)((DMA1_S2PAR >> 0) & 0xFFFFFFFF), ((DMA1_S2PAR = (DMA1_S2PAR & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: DMA1_S2PAR  -----------------------------------
// SVD Line: 18674

//  <rtree> SFDITEM_REG__DMA1_S2PAR
//    <name> S2PAR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40026048) stream x peripheral address  register </i>
//    <loc> ( (unsigned int)((DMA1_S2PAR >> 0) & 0xFFFFFFFF), ((DMA1_S2PAR = (DMA1_S2PAR & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__DMA1_S2PAR_PA </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: DMA1_S2M0AR  -------------------------------
// SVD Line: 18692

unsigned int DMA1_S2M0AR __AT (0x4002604C);



// -------------------------------  Field Item: DMA1_S2M0AR_M0A  ----------------------------------
// SVD Line: 18702

//  <item> SFDITEM_FIELD__DMA1_S2M0AR_M0A
//    <name> M0A </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4002604C) Memory 0 address </i>
//    <edit> 
//      <loc> ( (unsigned int)((DMA1_S2M0AR >> 0) & 0xFFFFFFFF), ((DMA1_S2M0AR = (DMA1_S2M0AR & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: DMA1_S2M0AR  ----------------------------------
// SVD Line: 18692

//  <rtree> SFDITEM_REG__DMA1_S2M0AR
//    <name> S2M0AR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4002604C) stream x memory 0 address  register </i>
//    <loc> ( (unsigned int)((DMA1_S2M0AR >> 0) & 0xFFFFFFFF), ((DMA1_S2M0AR = (DMA1_S2M0AR & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__DMA1_S2M0AR_M0A </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: DMA1_S2M1AR  -------------------------------
// SVD Line: 18710

unsigned int DMA1_S2M1AR __AT (0x40026050);



// -------------------------------  Field Item: DMA1_S2M1AR_M1A  ----------------------------------
// SVD Line: 18720

//  <item> SFDITEM_FIELD__DMA1_S2M1AR_M1A
//    <name> M1A </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40026050) Memory 1 address (used in case of Double  buffer mode) </i>
//    <edit> 
//      <loc> ( (unsigned int)((DMA1_S2M1AR >> 0) & 0xFFFFFFFF), ((DMA1_S2M1AR = (DMA1_S2M1AR & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: DMA1_S2M1AR  ----------------------------------
// SVD Line: 18710

//  <rtree> SFDITEM_REG__DMA1_S2M1AR
//    <name> S2M1AR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40026050) stream x memory 1 address  register </i>
//    <loc> ( (unsigned int)((DMA1_S2M1AR >> 0) & 0xFFFFFFFF), ((DMA1_S2M1AR = (DMA1_S2M1AR & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__DMA1_S2M1AR_M1A </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: DMA1_S2FCR  -------------------------------
// SVD Line: 18729

unsigned int DMA1_S2FCR __AT (0x40026054);



// -------------------------------  Field Item: DMA1_S2FCR_FEIE  ----------------------------------
// SVD Line: 18737

//  <item> SFDITEM_FIELD__DMA1_S2FCR_FEIE
//    <name> FEIE </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x40026054) FIFO error interrupt  enable </i>
//    <check> 
//      <loc> ( (unsigned int) DMA1_S2FCR ) </loc>
//      <o.7..7> FEIE
//    </check>
//  </item>
//  


// --------------------------------  Field Item: DMA1_S2FCR_FS  -----------------------------------
// SVD Line: 18745

//  <item> SFDITEM_FIELD__DMA1_S2FCR_FS
//    <name> FS </name>
//    <r> 
//    <i> [Bits 5..3] RO (@ 0x40026054) FIFO status </i>
//    <edit> 
//      <loc> ( (unsigned char)((DMA1_S2FCR >> 3) & 0x7) ) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: DMA1_S2FCR_DMDIS  ----------------------------------
// SVD Line: 18752

//  <item> SFDITEM_FIELD__DMA1_S2FCR_DMDIS
//    <name> DMDIS </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x40026054) Direct mode disable </i>
//    <check> 
//      <loc> ( (unsigned int) DMA1_S2FCR ) </loc>
//      <o.2..2> DMDIS
//    </check>
//  </item>
//  


// -------------------------------  Field Item: DMA1_S2FCR_FTH  -----------------------------------
// SVD Line: 18759

//  <item> SFDITEM_FIELD__DMA1_S2FCR_FTH
//    <name> FTH </name>
//    <rw> 
//    <i> [Bits 1..0] RW (@ 0x40026054) FIFO threshold selection </i>
//    <edit> 
//      <loc> ( (unsigned char)((DMA1_S2FCR >> 0) & 0x3), ((DMA1_S2FCR = (DMA1_S2FCR & ~(0x3UL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: DMA1_S2FCR  -----------------------------------
// SVD Line: 18729

//  <rtree> SFDITEM_REG__DMA1_S2FCR
//    <name> S2FCR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40026054) stream x FIFO control register </i>
//    <loc> ( (unsigned int)((DMA1_S2FCR >> 0) & 0xFFFFFFFF), ((DMA1_S2FCR = (DMA1_S2FCR & ~(0x87UL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x87) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__DMA1_S2FCR_FEIE </item>
//    <item> SFDITEM_FIELD__DMA1_S2FCR_FS </item>
//    <item> SFDITEM_FIELD__DMA1_S2FCR_DMDIS </item>
//    <item> SFDITEM_FIELD__DMA1_S2FCR_FTH </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: DMA1_S3CR  --------------------------------
// SVD Line: 18768

unsigned int DMA1_S3CR __AT (0x40026058);



// -------------------------------  Field Item: DMA1_S3CR_CHSEL  ----------------------------------
// SVD Line: 18778

//  <item> SFDITEM_FIELD__DMA1_S3CR_CHSEL
//    <name> CHSEL </name>
//    <rw> 
//    <i> [Bits 27..25] RW (@ 0x40026058) Channel selection </i>
//    <edit> 
//      <loc> ( (unsigned char)((DMA1_S3CR >> 25) & 0x7), ((DMA1_S3CR = (DMA1_S3CR & ~(0x7UL << 25 )) | ((unsigned long)(Gui_u8:GuiVal & 0x7) << 25 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: DMA1_S3CR_MBURST  ----------------------------------
// SVD Line: 18784

//  <item> SFDITEM_FIELD__DMA1_S3CR_MBURST
//    <name> MBURST </name>
//    <rw> 
//    <i> [Bits 24..23] RW (@ 0x40026058) Memory burst transfer  configuration </i>
//    <edit> 
//      <loc> ( (unsigned char)((DMA1_S3CR >> 23) & 0x3), ((DMA1_S3CR = (DMA1_S3CR & ~(0x3UL << 23 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 23 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: DMA1_S3CR_PBURST  ----------------------------------
// SVD Line: 18791

//  <item> SFDITEM_FIELD__DMA1_S3CR_PBURST
//    <name> PBURST </name>
//    <rw> 
//    <i> [Bits 22..21] RW (@ 0x40026058) Peripheral burst transfer  configuration </i>
//    <edit> 
//      <loc> ( (unsigned char)((DMA1_S3CR >> 21) & 0x3), ((DMA1_S3CR = (DMA1_S3CR & ~(0x3UL << 21 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 21 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Field Item: DMA1_S3CR_ACK  -----------------------------------
// SVD Line: 18798

//  <item> SFDITEM_FIELD__DMA1_S3CR_ACK
//    <name> ACK </name>
//    <rw> 
//    <i> [Bit 20] RW (@ 0x40026058) ACK </i>
//    <check> 
//      <loc> ( (unsigned int) DMA1_S3CR ) </loc>
//      <o.20..20> ACK
//    </check>
//  </item>
//  


// --------------------------------  Field Item: DMA1_S3CR_CT  ------------------------------------
// SVD Line: 18804

//  <item> SFDITEM_FIELD__DMA1_S3CR_CT
//    <name> CT </name>
//    <rw> 
//    <i> [Bit 19] RW (@ 0x40026058) Current target (only in double buffer  mode) </i>
//    <check> 
//      <loc> ( (unsigned int) DMA1_S3CR ) </loc>
//      <o.19..19> CT
//    </check>
//  </item>
//  


// --------------------------------  Field Item: DMA1_S3CR_DBM  -----------------------------------
// SVD Line: 18811

//  <item> SFDITEM_FIELD__DMA1_S3CR_DBM
//    <name> DBM </name>
//    <rw> 
//    <i> [Bit 18] RW (@ 0x40026058) Double buffer mode </i>
//    <check> 
//      <loc> ( (unsigned int) DMA1_S3CR ) </loc>
//      <o.18..18> DBM
//    </check>
//  </item>
//  


// --------------------------------  Field Item: DMA1_S3CR_PL  ------------------------------------
// SVD Line: 18817

//  <item> SFDITEM_FIELD__DMA1_S3CR_PL
//    <name> PL </name>
//    <rw> 
//    <i> [Bits 17..16] RW (@ 0x40026058) Priority level </i>
//    <edit> 
//      <loc> ( (unsigned char)((DMA1_S3CR >> 16) & 0x3), ((DMA1_S3CR = (DMA1_S3CR & ~(0x3UL << 16 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 16 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: DMA1_S3CR_PINCOS  ----------------------------------
// SVD Line: 18823

//  <item> SFDITEM_FIELD__DMA1_S3CR_PINCOS
//    <name> PINCOS </name>
//    <rw> 
//    <i> [Bit 15] RW (@ 0x40026058) Peripheral increment offset  size </i>
//    <check> 
//      <loc> ( (unsigned int) DMA1_S3CR ) </loc>
//      <o.15..15> PINCOS
//    </check>
//  </item>
//  


// -------------------------------  Field Item: DMA1_S3CR_MSIZE  ----------------------------------
// SVD Line: 18830

//  <item> SFDITEM_FIELD__DMA1_S3CR_MSIZE
//    <name> MSIZE </name>
//    <rw> 
//    <i> [Bits 14..13] RW (@ 0x40026058) Memory data size </i>
//    <edit> 
//      <loc> ( (unsigned char)((DMA1_S3CR >> 13) & 0x3), ((DMA1_S3CR = (DMA1_S3CR & ~(0x3UL << 13 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 13 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Field Item: DMA1_S3CR_PSIZE  ----------------------------------
// SVD Line: 18836

//  <item> SFDITEM_FIELD__DMA1_S3CR_PSIZE
//    <name> PSIZE </name>
//    <rw> 
//    <i> [Bits 12..11] RW (@ 0x40026058) Peripheral data size </i>
//    <edit> 
//      <loc> ( (unsigned char)((DMA1_S3CR >> 11) & 0x3), ((DMA1_S3CR = (DMA1_S3CR & ~(0x3UL << 11 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 11 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Field Item: DMA1_S3CR_MINC  -----------------------------------
// SVD Line: 18842

//  <item> SFDITEM_FIELD__DMA1_S3CR_MINC
//    <name> MINC </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x40026058) Memory increment mode </i>
//    <check> 
//      <loc> ( (unsigned int) DMA1_S3CR ) </loc>
//      <o.10..10> MINC
//    </check>
//  </item>
//  


// -------------------------------  Field Item: DMA1_S3CR_PINC  -----------------------------------
// SVD Line: 18848

//  <item> SFDITEM_FIELD__DMA1_S3CR_PINC
//    <name> PINC </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x40026058) Peripheral increment mode </i>
//    <check> 
//      <loc> ( (unsigned int) DMA1_S3CR ) </loc>
//      <o.9..9> PINC
//    </check>
//  </item>
//  


// -------------------------------  Field Item: DMA1_S3CR_CIRC  -----------------------------------
// SVD Line: 18854

//  <item> SFDITEM_FIELD__DMA1_S3CR_CIRC
//    <name> CIRC </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x40026058) Circular mode </i>
//    <check> 
//      <loc> ( (unsigned int) DMA1_S3CR ) </loc>
//      <o.8..8> CIRC
//    </check>
//  </item>
//  


// --------------------------------  Field Item: DMA1_S3CR_DIR  -----------------------------------
// SVD Line: 18860

//  <item> SFDITEM_FIELD__DMA1_S3CR_DIR
//    <name> DIR </name>
//    <rw> 
//    <i> [Bits 7..6] RW (@ 0x40026058) Data transfer direction </i>
//    <edit> 
//      <loc> ( (unsigned char)((DMA1_S3CR >> 6) & 0x3), ((DMA1_S3CR = (DMA1_S3CR & ~(0x3UL << 6 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 6 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: DMA1_S3CR_PFCTRL  ----------------------------------
// SVD Line: 18866

//  <item> SFDITEM_FIELD__DMA1_S3CR_PFCTRL
//    <name> PFCTRL </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x40026058) Peripheral flow controller </i>
//    <check> 
//      <loc> ( (unsigned int) DMA1_S3CR ) </loc>
//      <o.5..5> PFCTRL
//    </check>
//  </item>
//  


// -------------------------------  Field Item: DMA1_S3CR_TCIE  -----------------------------------
// SVD Line: 18872

//  <item> SFDITEM_FIELD__DMA1_S3CR_TCIE
//    <name> TCIE </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x40026058) Transfer complete interrupt  enable </i>
//    <check> 
//      <loc> ( (unsigned int) DMA1_S3CR ) </loc>
//      <o.4..4> TCIE
//    </check>
//  </item>
//  


// -------------------------------  Field Item: DMA1_S3CR_HTIE  -----------------------------------
// SVD Line: 18879

//  <item> SFDITEM_FIELD__DMA1_S3CR_HTIE
//    <name> HTIE </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x40026058) Half transfer interrupt  enable </i>
//    <check> 
//      <loc> ( (unsigned int) DMA1_S3CR ) </loc>
//      <o.3..3> HTIE
//    </check>
//  </item>
//  


// -------------------------------  Field Item: DMA1_S3CR_TEIE  -----------------------------------
// SVD Line: 18886

//  <item> SFDITEM_FIELD__DMA1_S3CR_TEIE
//    <name> TEIE </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x40026058) Transfer error interrupt  enable </i>
//    <check> 
//      <loc> ( (unsigned int) DMA1_S3CR ) </loc>
//      <o.2..2> TEIE
//    </check>
//  </item>
//  


// -------------------------------  Field Item: DMA1_S3CR_DMEIE  ----------------------------------
// SVD Line: 18893

//  <item> SFDITEM_FIELD__DMA1_S3CR_DMEIE
//    <name> DMEIE </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x40026058) Direct mode error interrupt  enable </i>
//    <check> 
//      <loc> ( (unsigned int) DMA1_S3CR ) </loc>
//      <o.1..1> DMEIE
//    </check>
//  </item>
//  


// --------------------------------  Field Item: DMA1_S3CR_EN  ------------------------------------
// SVD Line: 18900

//  <item> SFDITEM_FIELD__DMA1_S3CR_EN
//    <name> EN </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40026058) Stream enable / flag stream ready when  read low </i>
//    <check> 
//      <loc> ( (unsigned int) DMA1_S3CR ) </loc>
//      <o.0..0> EN
//    </check>
//  </item>
//  


// --------------------------------  Register RTree: DMA1_S3CR  -----------------------------------
// SVD Line: 18768

//  <rtree> SFDITEM_REG__DMA1_S3CR
//    <name> S3CR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40026058) stream x configuration  register </i>
//    <loc> ( (unsigned int)((DMA1_S3CR >> 0) & 0xFFFFFFFF), ((DMA1_S3CR = (DMA1_S3CR & ~(0xFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__DMA1_S3CR_CHSEL </item>
//    <item> SFDITEM_FIELD__DMA1_S3CR_MBURST </item>
//    <item> SFDITEM_FIELD__DMA1_S3CR_PBURST </item>
//    <item> SFDITEM_FIELD__DMA1_S3CR_ACK </item>
//    <item> SFDITEM_FIELD__DMA1_S3CR_CT </item>
//    <item> SFDITEM_FIELD__DMA1_S3CR_DBM </item>
//    <item> SFDITEM_FIELD__DMA1_S3CR_PL </item>
//    <item> SFDITEM_FIELD__DMA1_S3CR_PINCOS </item>
//    <item> SFDITEM_FIELD__DMA1_S3CR_MSIZE </item>
//    <item> SFDITEM_FIELD__DMA1_S3CR_PSIZE </item>
//    <item> SFDITEM_FIELD__DMA1_S3CR_MINC </item>
//    <item> SFDITEM_FIELD__DMA1_S3CR_PINC </item>
//    <item> SFDITEM_FIELD__DMA1_S3CR_CIRC </item>
//    <item> SFDITEM_FIELD__DMA1_S3CR_DIR </item>
//    <item> SFDITEM_FIELD__DMA1_S3CR_PFCTRL </item>
//    <item> SFDITEM_FIELD__DMA1_S3CR_TCIE </item>
//    <item> SFDITEM_FIELD__DMA1_S3CR_HTIE </item>
//    <item> SFDITEM_FIELD__DMA1_S3CR_TEIE </item>
//    <item> SFDITEM_FIELD__DMA1_S3CR_DMEIE </item>
//    <item> SFDITEM_FIELD__DMA1_S3CR_EN </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: DMA1_S3NDTR  -------------------------------
// SVD Line: 18909

unsigned int DMA1_S3NDTR __AT (0x4002605C);



// -------------------------------  Field Item: DMA1_S3NDTR_NDT  ----------------------------------
// SVD Line: 18919

//  <item> SFDITEM_FIELD__DMA1_S3NDTR_NDT
//    <name> NDT </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x4002605C) Number of data items to  transfer </i>
//    <edit> 
//      <loc> ( (unsigned short)((DMA1_S3NDTR >> 0) & 0xFFFF), ((DMA1_S3NDTR = (DMA1_S3NDTR & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: DMA1_S3NDTR  ----------------------------------
// SVD Line: 18909

//  <rtree> SFDITEM_REG__DMA1_S3NDTR
//    <name> S3NDTR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4002605C) stream x number of data  register </i>
//    <loc> ( (unsigned int)((DMA1_S3NDTR >> 0) & 0xFFFFFFFF), ((DMA1_S3NDTR = (DMA1_S3NDTR & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__DMA1_S3NDTR_NDT </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: DMA1_S3PAR  -------------------------------
// SVD Line: 18928

unsigned int DMA1_S3PAR __AT (0x40026060);



// --------------------------------  Field Item: DMA1_S3PAR_PA  -----------------------------------
// SVD Line: 18938

//  <item> SFDITEM_FIELD__DMA1_S3PAR_PA
//    <name> PA </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40026060) Peripheral address </i>
//    <edit> 
//      <loc> ( (unsigned int)((DMA1_S3PAR >> 0) & 0xFFFFFFFF), ((DMA1_S3PAR = (DMA1_S3PAR & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: DMA1_S3PAR  -----------------------------------
// SVD Line: 18928

//  <rtree> SFDITEM_REG__DMA1_S3PAR
//    <name> S3PAR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40026060) stream x peripheral address  register </i>
//    <loc> ( (unsigned int)((DMA1_S3PAR >> 0) & 0xFFFFFFFF), ((DMA1_S3PAR = (DMA1_S3PAR & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__DMA1_S3PAR_PA </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: DMA1_S3M0AR  -------------------------------
// SVD Line: 18946

unsigned int DMA1_S3M0AR __AT (0x40026064);



// -------------------------------  Field Item: DMA1_S3M0AR_M0A  ----------------------------------
// SVD Line: 18956

//  <item> SFDITEM_FIELD__DMA1_S3M0AR_M0A
//    <name> M0A </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40026064) Memory 0 address </i>
//    <edit> 
//      <loc> ( (unsigned int)((DMA1_S3M0AR >> 0) & 0xFFFFFFFF), ((DMA1_S3M0AR = (DMA1_S3M0AR & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: DMA1_S3M0AR  ----------------------------------
// SVD Line: 18946

//  <rtree> SFDITEM_REG__DMA1_S3M0AR
//    <name> S3M0AR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40026064) stream x memory 0 address  register </i>
//    <loc> ( (unsigned int)((DMA1_S3M0AR >> 0) & 0xFFFFFFFF), ((DMA1_S3M0AR = (DMA1_S3M0AR & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__DMA1_S3M0AR_M0A </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: DMA1_S3M1AR  -------------------------------
// SVD Line: 18964

unsigned int DMA1_S3M1AR __AT (0x40026068);



// -------------------------------  Field Item: DMA1_S3M1AR_M1A  ----------------------------------
// SVD Line: 18974

//  <item> SFDITEM_FIELD__DMA1_S3M1AR_M1A
//    <name> M1A </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40026068) Memory 1 address (used in case of Double  buffer mode) </i>
//    <edit> 
//      <loc> ( (unsigned int)((DMA1_S3M1AR >> 0) & 0xFFFFFFFF), ((DMA1_S3M1AR = (DMA1_S3M1AR & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: DMA1_S3M1AR  ----------------------------------
// SVD Line: 18964

//  <rtree> SFDITEM_REG__DMA1_S3M1AR
//    <name> S3M1AR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40026068) stream x memory 1 address  register </i>
//    <loc> ( (unsigned int)((DMA1_S3M1AR >> 0) & 0xFFFFFFFF), ((DMA1_S3M1AR = (DMA1_S3M1AR & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__DMA1_S3M1AR_M1A </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: DMA1_S3FCR  -------------------------------
// SVD Line: 18983

unsigned int DMA1_S3FCR __AT (0x4002606C);



// -------------------------------  Field Item: DMA1_S3FCR_FEIE  ----------------------------------
// SVD Line: 18991

//  <item> SFDITEM_FIELD__DMA1_S3FCR_FEIE
//    <name> FEIE </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x4002606C) FIFO error interrupt  enable </i>
//    <check> 
//      <loc> ( (unsigned int) DMA1_S3FCR ) </loc>
//      <o.7..7> FEIE
//    </check>
//  </item>
//  


// --------------------------------  Field Item: DMA1_S3FCR_FS  -----------------------------------
// SVD Line: 18999

//  <item> SFDITEM_FIELD__DMA1_S3FCR_FS
//    <name> FS </name>
//    <r> 
//    <i> [Bits 5..3] RO (@ 0x4002606C) FIFO status </i>
//    <edit> 
//      <loc> ( (unsigned char)((DMA1_S3FCR >> 3) & 0x7) ) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: DMA1_S3FCR_DMDIS  ----------------------------------
// SVD Line: 19006

//  <item> SFDITEM_FIELD__DMA1_S3FCR_DMDIS
//    <name> DMDIS </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x4002606C) Direct mode disable </i>
//    <check> 
//      <loc> ( (unsigned int) DMA1_S3FCR ) </loc>
//      <o.2..2> DMDIS
//    </check>
//  </item>
//  


// -------------------------------  Field Item: DMA1_S3FCR_FTH  -----------------------------------
// SVD Line: 19013

//  <item> SFDITEM_FIELD__DMA1_S3FCR_FTH
//    <name> FTH </name>
//    <rw> 
//    <i> [Bits 1..0] RW (@ 0x4002606C) FIFO threshold selection </i>
//    <edit> 
//      <loc> ( (unsigned char)((DMA1_S3FCR >> 0) & 0x3), ((DMA1_S3FCR = (DMA1_S3FCR & ~(0x3UL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: DMA1_S3FCR  -----------------------------------
// SVD Line: 18983

//  <rtree> SFDITEM_REG__DMA1_S3FCR
//    <name> S3FCR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4002606C) stream x FIFO control register </i>
//    <loc> ( (unsigned int)((DMA1_S3FCR >> 0) & 0xFFFFFFFF), ((DMA1_S3FCR = (DMA1_S3FCR & ~(0x87UL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x87) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__DMA1_S3FCR_FEIE </item>
//    <item> SFDITEM_FIELD__DMA1_S3FCR_FS </item>
//    <item> SFDITEM_FIELD__DMA1_S3FCR_DMDIS </item>
//    <item> SFDITEM_FIELD__DMA1_S3FCR_FTH </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: DMA1_S4CR  --------------------------------
// SVD Line: 19022

unsigned int DMA1_S4CR __AT (0x40026070);



// -------------------------------  Field Item: DMA1_S4CR_CHSEL  ----------------------------------
// SVD Line: 19032

//  <item> SFDITEM_FIELD__DMA1_S4CR_CHSEL
//    <name> CHSEL </name>
//    <rw> 
//    <i> [Bits 27..25] RW (@ 0x40026070) Channel selection </i>
//    <edit> 
//      <loc> ( (unsigned char)((DMA1_S4CR >> 25) & 0x7), ((DMA1_S4CR = (DMA1_S4CR & ~(0x7UL << 25 )) | ((unsigned long)(Gui_u8:GuiVal & 0x7) << 25 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: DMA1_S4CR_MBURST  ----------------------------------
// SVD Line: 19038

//  <item> SFDITEM_FIELD__DMA1_S4CR_MBURST
//    <name> MBURST </name>
//    <rw> 
//    <i> [Bits 24..23] RW (@ 0x40026070) Memory burst transfer  configuration </i>
//    <edit> 
//      <loc> ( (unsigned char)((DMA1_S4CR >> 23) & 0x3), ((DMA1_S4CR = (DMA1_S4CR & ~(0x3UL << 23 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 23 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: DMA1_S4CR_PBURST  ----------------------------------
// SVD Line: 19045

//  <item> SFDITEM_FIELD__DMA1_S4CR_PBURST
//    <name> PBURST </name>
//    <rw> 
//    <i> [Bits 22..21] RW (@ 0x40026070) Peripheral burst transfer  configuration </i>
//    <edit> 
//      <loc> ( (unsigned char)((DMA1_S4CR >> 21) & 0x3), ((DMA1_S4CR = (DMA1_S4CR & ~(0x3UL << 21 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 21 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Field Item: DMA1_S4CR_ACK  -----------------------------------
// SVD Line: 19052

//  <item> SFDITEM_FIELD__DMA1_S4CR_ACK
//    <name> ACK </name>
//    <rw> 
//    <i> [Bit 20] RW (@ 0x40026070) ACK </i>
//    <check> 
//      <loc> ( (unsigned int) DMA1_S4CR ) </loc>
//      <o.20..20> ACK
//    </check>
//  </item>
//  


// --------------------------------  Field Item: DMA1_S4CR_CT  ------------------------------------
// SVD Line: 19058

//  <item> SFDITEM_FIELD__DMA1_S4CR_CT
//    <name> CT </name>
//    <rw> 
//    <i> [Bit 19] RW (@ 0x40026070) Current target (only in double buffer  mode) </i>
//    <check> 
//      <loc> ( (unsigned int) DMA1_S4CR ) </loc>
//      <o.19..19> CT
//    </check>
//  </item>
//  


// --------------------------------  Field Item: DMA1_S4CR_DBM  -----------------------------------
// SVD Line: 19065

//  <item> SFDITEM_FIELD__DMA1_S4CR_DBM
//    <name> DBM </name>
//    <rw> 
//    <i> [Bit 18] RW (@ 0x40026070) Double buffer mode </i>
//    <check> 
//      <loc> ( (unsigned int) DMA1_S4CR ) </loc>
//      <o.18..18> DBM
//    </check>
//  </item>
//  


// --------------------------------  Field Item: DMA1_S4CR_PL  ------------------------------------
// SVD Line: 19071

//  <item> SFDITEM_FIELD__DMA1_S4CR_PL
//    <name> PL </name>
//    <rw> 
//    <i> [Bits 17..16] RW (@ 0x40026070) Priority level </i>
//    <edit> 
//      <loc> ( (unsigned char)((DMA1_S4CR >> 16) & 0x3), ((DMA1_S4CR = (DMA1_S4CR & ~(0x3UL << 16 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 16 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: DMA1_S4CR_PINCOS  ----------------------------------
// SVD Line: 19077

//  <item> SFDITEM_FIELD__DMA1_S4CR_PINCOS
//    <name> PINCOS </name>
//    <rw> 
//    <i> [Bit 15] RW (@ 0x40026070) Peripheral increment offset  size </i>
//    <check> 
//      <loc> ( (unsigned int) DMA1_S4CR ) </loc>
//      <o.15..15> PINCOS
//    </check>
//  </item>
//  


// -------------------------------  Field Item: DMA1_S4CR_MSIZE  ----------------------------------
// SVD Line: 19084

//  <item> SFDITEM_FIELD__DMA1_S4CR_MSIZE
//    <name> MSIZE </name>
//    <rw> 
//    <i> [Bits 14..13] RW (@ 0x40026070) Memory data size </i>
//    <edit> 
//      <loc> ( (unsigned char)((DMA1_S4CR >> 13) & 0x3), ((DMA1_S4CR = (DMA1_S4CR & ~(0x3UL << 13 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 13 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Field Item: DMA1_S4CR_PSIZE  ----------------------------------
// SVD Line: 19090

//  <item> SFDITEM_FIELD__DMA1_S4CR_PSIZE
//    <name> PSIZE </name>
//    <rw> 
//    <i> [Bits 12..11] RW (@ 0x40026070) Peripheral data size </i>
//    <edit> 
//      <loc> ( (unsigned char)((DMA1_S4CR >> 11) & 0x3), ((DMA1_S4CR = (DMA1_S4CR & ~(0x3UL << 11 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 11 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Field Item: DMA1_S4CR_MINC  -----------------------------------
// SVD Line: 19096

//  <item> SFDITEM_FIELD__DMA1_S4CR_MINC
//    <name> MINC </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x40026070) Memory increment mode </i>
//    <check> 
//      <loc> ( (unsigned int) DMA1_S4CR ) </loc>
//      <o.10..10> MINC
//    </check>
//  </item>
//  


// -------------------------------  Field Item: DMA1_S4CR_PINC  -----------------------------------
// SVD Line: 19102

//  <item> SFDITEM_FIELD__DMA1_S4CR_PINC
//    <name> PINC </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x40026070) Peripheral increment mode </i>
//    <check> 
//      <loc> ( (unsigned int) DMA1_S4CR ) </loc>
//      <o.9..9> PINC
//    </check>
//  </item>
//  


// -------------------------------  Field Item: DMA1_S4CR_CIRC  -----------------------------------
// SVD Line: 19108

//  <item> SFDITEM_FIELD__DMA1_S4CR_CIRC
//    <name> CIRC </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x40026070) Circular mode </i>
//    <check> 
//      <loc> ( (unsigned int) DMA1_S4CR ) </loc>
//      <o.8..8> CIRC
//    </check>
//  </item>
//  


// --------------------------------  Field Item: DMA1_S4CR_DIR  -----------------------------------
// SVD Line: 19114

//  <item> SFDITEM_FIELD__DMA1_S4CR_DIR
//    <name> DIR </name>
//    <rw> 
//    <i> [Bits 7..6] RW (@ 0x40026070) Data transfer direction </i>
//    <edit> 
//      <loc> ( (unsigned char)((DMA1_S4CR >> 6) & 0x3), ((DMA1_S4CR = (DMA1_S4CR & ~(0x3UL << 6 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 6 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: DMA1_S4CR_PFCTRL  ----------------------------------
// SVD Line: 19120

//  <item> SFDITEM_FIELD__DMA1_S4CR_PFCTRL
//    <name> PFCTRL </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x40026070) Peripheral flow controller </i>
//    <check> 
//      <loc> ( (unsigned int) DMA1_S4CR ) </loc>
//      <o.5..5> PFCTRL
//    </check>
//  </item>
//  


// -------------------------------  Field Item: DMA1_S4CR_TCIE  -----------------------------------
// SVD Line: 19126

//  <item> SFDITEM_FIELD__DMA1_S4CR_TCIE
//    <name> TCIE </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x40026070) Transfer complete interrupt  enable </i>
//    <check> 
//      <loc> ( (unsigned int) DMA1_S4CR ) </loc>
//      <o.4..4> TCIE
//    </check>
//  </item>
//  


// -------------------------------  Field Item: DMA1_S4CR_HTIE  -----------------------------------
// SVD Line: 19133

//  <item> SFDITEM_FIELD__DMA1_S4CR_HTIE
//    <name> HTIE </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x40026070) Half transfer interrupt  enable </i>
//    <check> 
//      <loc> ( (unsigned int) DMA1_S4CR ) </loc>
//      <o.3..3> HTIE
//    </check>
//  </item>
//  


// -------------------------------  Field Item: DMA1_S4CR_TEIE  -----------------------------------
// SVD Line: 19140

//  <item> SFDITEM_FIELD__DMA1_S4CR_TEIE
//    <name> TEIE </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x40026070) Transfer error interrupt  enable </i>
//    <check> 
//      <loc> ( (unsigned int) DMA1_S4CR ) </loc>
//      <o.2..2> TEIE
//    </check>
//  </item>
//  


// -------------------------------  Field Item: DMA1_S4CR_DMEIE  ----------------------------------
// SVD Line: 19147

//  <item> SFDITEM_FIELD__DMA1_S4CR_DMEIE
//    <name> DMEIE </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x40026070) Direct mode error interrupt  enable </i>
//    <check> 
//      <loc> ( (unsigned int) DMA1_S4CR ) </loc>
//      <o.1..1> DMEIE
//    </check>
//  </item>
//  


// --------------------------------  Field Item: DMA1_S4CR_EN  ------------------------------------
// SVD Line: 19154

//  <item> SFDITEM_FIELD__DMA1_S4CR_EN
//    <name> EN </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40026070) Stream enable / flag stream ready when  read low </i>
//    <check> 
//      <loc> ( (unsigned int) DMA1_S4CR ) </loc>
//      <o.0..0> EN
//    </check>
//  </item>
//  


// --------------------------------  Register RTree: DMA1_S4CR  -----------------------------------
// SVD Line: 19022

//  <rtree> SFDITEM_REG__DMA1_S4CR
//    <name> S4CR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40026070) stream x configuration  register </i>
//    <loc> ( (unsigned int)((DMA1_S4CR >> 0) & 0xFFFFFFFF), ((DMA1_S4CR = (DMA1_S4CR & ~(0xFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__DMA1_S4CR_CHSEL </item>
//    <item> SFDITEM_FIELD__DMA1_S4CR_MBURST </item>
//    <item> SFDITEM_FIELD__DMA1_S4CR_PBURST </item>
//    <item> SFDITEM_FIELD__DMA1_S4CR_ACK </item>
//    <item> SFDITEM_FIELD__DMA1_S4CR_CT </item>
//    <item> SFDITEM_FIELD__DMA1_S4CR_DBM </item>
//    <item> SFDITEM_FIELD__DMA1_S4CR_PL </item>
//    <item> SFDITEM_FIELD__DMA1_S4CR_PINCOS </item>
//    <item> SFDITEM_FIELD__DMA1_S4CR_MSIZE </item>
//    <item> SFDITEM_FIELD__DMA1_S4CR_PSIZE </item>
//    <item> SFDITEM_FIELD__DMA1_S4CR_MINC </item>
//    <item> SFDITEM_FIELD__DMA1_S4CR_PINC </item>
//    <item> SFDITEM_FIELD__DMA1_S4CR_CIRC </item>
//    <item> SFDITEM_FIELD__DMA1_S4CR_DIR </item>
//    <item> SFDITEM_FIELD__DMA1_S4CR_PFCTRL </item>
//    <item> SFDITEM_FIELD__DMA1_S4CR_TCIE </item>
//    <item> SFDITEM_FIELD__DMA1_S4CR_HTIE </item>
//    <item> SFDITEM_FIELD__DMA1_S4CR_TEIE </item>
//    <item> SFDITEM_FIELD__DMA1_S4CR_DMEIE </item>
//    <item> SFDITEM_FIELD__DMA1_S4CR_EN </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: DMA1_S4NDTR  -------------------------------
// SVD Line: 19163

unsigned int DMA1_S4NDTR __AT (0x40026074);



// -------------------------------  Field Item: DMA1_S4NDTR_NDT  ----------------------------------
// SVD Line: 19173

//  <item> SFDITEM_FIELD__DMA1_S4NDTR_NDT
//    <name> NDT </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x40026074) Number of data items to  transfer </i>
//    <edit> 
//      <loc> ( (unsigned short)((DMA1_S4NDTR >> 0) & 0xFFFF), ((DMA1_S4NDTR = (DMA1_S4NDTR & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: DMA1_S4NDTR  ----------------------------------
// SVD Line: 19163

//  <rtree> SFDITEM_REG__DMA1_S4NDTR
//    <name> S4NDTR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40026074) stream x number of data  register </i>
//    <loc> ( (unsigned int)((DMA1_S4NDTR >> 0) & 0xFFFFFFFF), ((DMA1_S4NDTR = (DMA1_S4NDTR & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__DMA1_S4NDTR_NDT </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: DMA1_S4PAR  -------------------------------
// SVD Line: 19182

unsigned int DMA1_S4PAR __AT (0x40026078);



// --------------------------------  Field Item: DMA1_S4PAR_PA  -----------------------------------
// SVD Line: 19192

//  <item> SFDITEM_FIELD__DMA1_S4PAR_PA
//    <name> PA </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40026078) Peripheral address </i>
//    <edit> 
//      <loc> ( (unsigned int)((DMA1_S4PAR >> 0) & 0xFFFFFFFF), ((DMA1_S4PAR = (DMA1_S4PAR & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: DMA1_S4PAR  -----------------------------------
// SVD Line: 19182

//  <rtree> SFDITEM_REG__DMA1_S4PAR
//    <name> S4PAR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40026078) stream x peripheral address  register </i>
//    <loc> ( (unsigned int)((DMA1_S4PAR >> 0) & 0xFFFFFFFF), ((DMA1_S4PAR = (DMA1_S4PAR & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__DMA1_S4PAR_PA </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: DMA1_S4M0AR  -------------------------------
// SVD Line: 19200

unsigned int DMA1_S4M0AR __AT (0x4002607C);



// -------------------------------  Field Item: DMA1_S4M0AR_M0A  ----------------------------------
// SVD Line: 19210

//  <item> SFDITEM_FIELD__DMA1_S4M0AR_M0A
//    <name> M0A </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4002607C) Memory 0 address </i>
//    <edit> 
//      <loc> ( (unsigned int)((DMA1_S4M0AR >> 0) & 0xFFFFFFFF), ((DMA1_S4M0AR = (DMA1_S4M0AR & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: DMA1_S4M0AR  ----------------------------------
// SVD Line: 19200

//  <rtree> SFDITEM_REG__DMA1_S4M0AR
//    <name> S4M0AR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4002607C) stream x memory 0 address  register </i>
//    <loc> ( (unsigned int)((DMA1_S4M0AR >> 0) & 0xFFFFFFFF), ((DMA1_S4M0AR = (DMA1_S4M0AR & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__DMA1_S4M0AR_M0A </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: DMA1_S4M1AR  -------------------------------
// SVD Line: 19218

unsigned int DMA1_S4M1AR __AT (0x40026080);



// -------------------------------  Field Item: DMA1_S4M1AR_M1A  ----------------------------------
// SVD Line: 19228

//  <item> SFDITEM_FIELD__DMA1_S4M1AR_M1A
//    <name> M1A </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40026080) Memory 1 address (used in case of Double  buffer mode) </i>
//    <edit> 
//      <loc> ( (unsigned int)((DMA1_S4M1AR >> 0) & 0xFFFFFFFF), ((DMA1_S4M1AR = (DMA1_S4M1AR & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: DMA1_S4M1AR  ----------------------------------
// SVD Line: 19218

//  <rtree> SFDITEM_REG__DMA1_S4M1AR
//    <name> S4M1AR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40026080) stream x memory 1 address  register </i>
//    <loc> ( (unsigned int)((DMA1_S4M1AR >> 0) & 0xFFFFFFFF), ((DMA1_S4M1AR = (DMA1_S4M1AR & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__DMA1_S4M1AR_M1A </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: DMA1_S4FCR  -------------------------------
// SVD Line: 19237

unsigned int DMA1_S4FCR __AT (0x40026084);



// -------------------------------  Field Item: DMA1_S4FCR_FEIE  ----------------------------------
// SVD Line: 19245

//  <item> SFDITEM_FIELD__DMA1_S4FCR_FEIE
//    <name> FEIE </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x40026084) FIFO error interrupt  enable </i>
//    <check> 
//      <loc> ( (unsigned int) DMA1_S4FCR ) </loc>
//      <o.7..7> FEIE
//    </check>
//  </item>
//  


// --------------------------------  Field Item: DMA1_S4FCR_FS  -----------------------------------
// SVD Line: 19253

//  <item> SFDITEM_FIELD__DMA1_S4FCR_FS
//    <name> FS </name>
//    <r> 
//    <i> [Bits 5..3] RO (@ 0x40026084) FIFO status </i>
//    <edit> 
//      <loc> ( (unsigned char)((DMA1_S4FCR >> 3) & 0x7) ) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: DMA1_S4FCR_DMDIS  ----------------------------------
// SVD Line: 19260

//  <item> SFDITEM_FIELD__DMA1_S4FCR_DMDIS
//    <name> DMDIS </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x40026084) Direct mode disable </i>
//    <check> 
//      <loc> ( (unsigned int) DMA1_S4FCR ) </loc>
//      <o.2..2> DMDIS
//    </check>
//  </item>
//  


// -------------------------------  Field Item: DMA1_S4FCR_FTH  -----------------------------------
// SVD Line: 19267

//  <item> SFDITEM_FIELD__DMA1_S4FCR_FTH
//    <name> FTH </name>
//    <rw> 
//    <i> [Bits 1..0] RW (@ 0x40026084) FIFO threshold selection </i>
//    <edit> 
//      <loc> ( (unsigned char)((DMA1_S4FCR >> 0) & 0x3), ((DMA1_S4FCR = (DMA1_S4FCR & ~(0x3UL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: DMA1_S4FCR  -----------------------------------
// SVD Line: 19237

//  <rtree> SFDITEM_REG__DMA1_S4FCR
//    <name> S4FCR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40026084) stream x FIFO control register </i>
//    <loc> ( (unsigned int)((DMA1_S4FCR >> 0) & 0xFFFFFFFF), ((DMA1_S4FCR = (DMA1_S4FCR & ~(0x87UL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x87) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__DMA1_S4FCR_FEIE </item>
//    <item> SFDITEM_FIELD__DMA1_S4FCR_FS </item>
//    <item> SFDITEM_FIELD__DMA1_S4FCR_DMDIS </item>
//    <item> SFDITEM_FIELD__DMA1_S4FCR_FTH </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: DMA1_S5CR  --------------------------------
// SVD Line: 19276

unsigned int DMA1_S5CR __AT (0x40026088);



// -------------------------------  Field Item: DMA1_S5CR_CHSEL  ----------------------------------
// SVD Line: 19286

//  <item> SFDITEM_FIELD__DMA1_S5CR_CHSEL
//    <name> CHSEL </name>
//    <rw> 
//    <i> [Bits 27..25] RW (@ 0x40026088) Channel selection </i>
//    <edit> 
//      <loc> ( (unsigned char)((DMA1_S5CR >> 25) & 0x7), ((DMA1_S5CR = (DMA1_S5CR & ~(0x7UL << 25 )) | ((unsigned long)(Gui_u8:GuiVal & 0x7) << 25 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: DMA1_S5CR_MBURST  ----------------------------------
// SVD Line: 19292

//  <item> SFDITEM_FIELD__DMA1_S5CR_MBURST
//    <name> MBURST </name>
//    <rw> 
//    <i> [Bits 24..23] RW (@ 0x40026088) Memory burst transfer  configuration </i>
//    <edit> 
//      <loc> ( (unsigned char)((DMA1_S5CR >> 23) & 0x3), ((DMA1_S5CR = (DMA1_S5CR & ~(0x3UL << 23 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 23 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: DMA1_S5CR_PBURST  ----------------------------------
// SVD Line: 19299

//  <item> SFDITEM_FIELD__DMA1_S5CR_PBURST
//    <name> PBURST </name>
//    <rw> 
//    <i> [Bits 22..21] RW (@ 0x40026088) Peripheral burst transfer  configuration </i>
//    <edit> 
//      <loc> ( (unsigned char)((DMA1_S5CR >> 21) & 0x3), ((DMA1_S5CR = (DMA1_S5CR & ~(0x3UL << 21 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 21 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Field Item: DMA1_S5CR_ACK  -----------------------------------
// SVD Line: 19306

//  <item> SFDITEM_FIELD__DMA1_S5CR_ACK
//    <name> ACK </name>
//    <rw> 
//    <i> [Bit 20] RW (@ 0x40026088) ACK </i>
//    <check> 
//      <loc> ( (unsigned int) DMA1_S5CR ) </loc>
//      <o.20..20> ACK
//    </check>
//  </item>
//  


// --------------------------------  Field Item: DMA1_S5CR_CT  ------------------------------------
// SVD Line: 19312

//  <item> SFDITEM_FIELD__DMA1_S5CR_CT
//    <name> CT </name>
//    <rw> 
//    <i> [Bit 19] RW (@ 0x40026088) Current target (only in double buffer  mode) </i>
//    <check> 
//      <loc> ( (unsigned int) DMA1_S5CR ) </loc>
//      <o.19..19> CT
//    </check>
//  </item>
//  


// --------------------------------  Field Item: DMA1_S5CR_DBM  -----------------------------------
// SVD Line: 19319

//  <item> SFDITEM_FIELD__DMA1_S5CR_DBM
//    <name> DBM </name>
//    <rw> 
//    <i> [Bit 18] RW (@ 0x40026088) Double buffer mode </i>
//    <check> 
//      <loc> ( (unsigned int) DMA1_S5CR ) </loc>
//      <o.18..18> DBM
//    </check>
//  </item>
//  


// --------------------------------  Field Item: DMA1_S5CR_PL  ------------------------------------
// SVD Line: 19325

//  <item> SFDITEM_FIELD__DMA1_S5CR_PL
//    <name> PL </name>
//    <rw> 
//    <i> [Bits 17..16] RW (@ 0x40026088) Priority level </i>
//    <edit> 
//      <loc> ( (unsigned char)((DMA1_S5CR >> 16) & 0x3), ((DMA1_S5CR = (DMA1_S5CR & ~(0x3UL << 16 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 16 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: DMA1_S5CR_PINCOS  ----------------------------------
// SVD Line: 19331

//  <item> SFDITEM_FIELD__DMA1_S5CR_PINCOS
//    <name> PINCOS </name>
//    <rw> 
//    <i> [Bit 15] RW (@ 0x40026088) Peripheral increment offset  size </i>
//    <check> 
//      <loc> ( (unsigned int) DMA1_S5CR ) </loc>
//      <o.15..15> PINCOS
//    </check>
//  </item>
//  


// -------------------------------  Field Item: DMA1_S5CR_MSIZE  ----------------------------------
// SVD Line: 19338

//  <item> SFDITEM_FIELD__DMA1_S5CR_MSIZE
//    <name> MSIZE </name>
//    <rw> 
//    <i> [Bits 14..13] RW (@ 0x40026088) Memory data size </i>
//    <edit> 
//      <loc> ( (unsigned char)((DMA1_S5CR >> 13) & 0x3), ((DMA1_S5CR = (DMA1_S5CR & ~(0x3UL << 13 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 13 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Field Item: DMA1_S5CR_PSIZE  ----------------------------------
// SVD Line: 19344

//  <item> SFDITEM_FIELD__DMA1_S5CR_PSIZE
//    <name> PSIZE </name>
//    <rw> 
//    <i> [Bits 12..11] RW (@ 0x40026088) Peripheral data size </i>
//    <edit> 
//      <loc> ( (unsigned char)((DMA1_S5CR >> 11) & 0x3), ((DMA1_S5CR = (DMA1_S5CR & ~(0x3UL << 11 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 11 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Field Item: DMA1_S5CR_MINC  -----------------------------------
// SVD Line: 19350

//  <item> SFDITEM_FIELD__DMA1_S5CR_MINC
//    <name> MINC </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x40026088) Memory increment mode </i>
//    <check> 
//      <loc> ( (unsigned int) DMA1_S5CR ) </loc>
//      <o.10..10> MINC
//    </check>
//  </item>
//  


// -------------------------------  Field Item: DMA1_S5CR_PINC  -----------------------------------
// SVD Line: 19356

//  <item> SFDITEM_FIELD__DMA1_S5CR_PINC
//    <name> PINC </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x40026088) Peripheral increment mode </i>
//    <check> 
//      <loc> ( (unsigned int) DMA1_S5CR ) </loc>
//      <o.9..9> PINC
//    </check>
//  </item>
//  


// -------------------------------  Field Item: DMA1_S5CR_CIRC  -----------------------------------
// SVD Line: 19362

//  <item> SFDITEM_FIELD__DMA1_S5CR_CIRC
//    <name> CIRC </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x40026088) Circular mode </i>
//    <check> 
//      <loc> ( (unsigned int) DMA1_S5CR ) </loc>
//      <o.8..8> CIRC
//    </check>
//  </item>
//  


// --------------------------------  Field Item: DMA1_S5CR_DIR  -----------------------------------
// SVD Line: 19368

//  <item> SFDITEM_FIELD__DMA1_S5CR_DIR
//    <name> DIR </name>
//    <rw> 
//    <i> [Bits 7..6] RW (@ 0x40026088) Data transfer direction </i>
//    <edit> 
//      <loc> ( (unsigned char)((DMA1_S5CR >> 6) & 0x3), ((DMA1_S5CR = (DMA1_S5CR & ~(0x3UL << 6 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 6 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: DMA1_S5CR_PFCTRL  ----------------------------------
// SVD Line: 19374

//  <item> SFDITEM_FIELD__DMA1_S5CR_PFCTRL
//    <name> PFCTRL </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x40026088) Peripheral flow controller </i>
//    <check> 
//      <loc> ( (unsigned int) DMA1_S5CR ) </loc>
//      <o.5..5> PFCTRL
//    </check>
//  </item>
//  


// -------------------------------  Field Item: DMA1_S5CR_TCIE  -----------------------------------
// SVD Line: 19380

//  <item> SFDITEM_FIELD__DMA1_S5CR_TCIE
//    <name> TCIE </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x40026088) Transfer complete interrupt  enable </i>
//    <check> 
//      <loc> ( (unsigned int) DMA1_S5CR ) </loc>
//      <o.4..4> TCIE
//    </check>
//  </item>
//  


// -------------------------------  Field Item: DMA1_S5CR_HTIE  -----------------------------------
// SVD Line: 19387

//  <item> SFDITEM_FIELD__DMA1_S5CR_HTIE
//    <name> HTIE </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x40026088) Half transfer interrupt  enable </i>
//    <check> 
//      <loc> ( (unsigned int) DMA1_S5CR ) </loc>
//      <o.3..3> HTIE
//    </check>
//  </item>
//  


// -------------------------------  Field Item: DMA1_S5CR_TEIE  -----------------------------------
// SVD Line: 19394

//  <item> SFDITEM_FIELD__DMA1_S5CR_TEIE
//    <name> TEIE </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x40026088) Transfer error interrupt  enable </i>
//    <check> 
//      <loc> ( (unsigned int) DMA1_S5CR ) </loc>
//      <o.2..2> TEIE
//    </check>
//  </item>
//  


// -------------------------------  Field Item: DMA1_S5CR_DMEIE  ----------------------------------
// SVD Line: 19401

//  <item> SFDITEM_FIELD__DMA1_S5CR_DMEIE
//    <name> DMEIE </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x40026088) Direct mode error interrupt  enable </i>
//    <check> 
//      <loc> ( (unsigned int) DMA1_S5CR ) </loc>
//      <o.1..1> DMEIE
//    </check>
//  </item>
//  


// --------------------------------  Field Item: DMA1_S5CR_EN  ------------------------------------
// SVD Line: 19408

//  <item> SFDITEM_FIELD__DMA1_S5CR_EN
//    <name> EN </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40026088) Stream enable / flag stream ready when  read low </i>
//    <check> 
//      <loc> ( (unsigned int) DMA1_S5CR ) </loc>
//      <o.0..0> EN
//    </check>
//  </item>
//  


// --------------------------------  Register RTree: DMA1_S5CR  -----------------------------------
// SVD Line: 19276

//  <rtree> SFDITEM_REG__DMA1_S5CR
//    <name> S5CR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40026088) stream x configuration  register </i>
//    <loc> ( (unsigned int)((DMA1_S5CR >> 0) & 0xFFFFFFFF), ((DMA1_S5CR = (DMA1_S5CR & ~(0xFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__DMA1_S5CR_CHSEL </item>
//    <item> SFDITEM_FIELD__DMA1_S5CR_MBURST </item>
//    <item> SFDITEM_FIELD__DMA1_S5CR_PBURST </item>
//    <item> SFDITEM_FIELD__DMA1_S5CR_ACK </item>
//    <item> SFDITEM_FIELD__DMA1_S5CR_CT </item>
//    <item> SFDITEM_FIELD__DMA1_S5CR_DBM </item>
//    <item> SFDITEM_FIELD__DMA1_S5CR_PL </item>
//    <item> SFDITEM_FIELD__DMA1_S5CR_PINCOS </item>
//    <item> SFDITEM_FIELD__DMA1_S5CR_MSIZE </item>
//    <item> SFDITEM_FIELD__DMA1_S5CR_PSIZE </item>
//    <item> SFDITEM_FIELD__DMA1_S5CR_MINC </item>
//    <item> SFDITEM_FIELD__DMA1_S5CR_PINC </item>
//    <item> SFDITEM_FIELD__DMA1_S5CR_CIRC </item>
//    <item> SFDITEM_FIELD__DMA1_S5CR_DIR </item>
//    <item> SFDITEM_FIELD__DMA1_S5CR_PFCTRL </item>
//    <item> SFDITEM_FIELD__DMA1_S5CR_TCIE </item>
//    <item> SFDITEM_FIELD__DMA1_S5CR_HTIE </item>
//    <item> SFDITEM_FIELD__DMA1_S5CR_TEIE </item>
//    <item> SFDITEM_FIELD__DMA1_S5CR_DMEIE </item>
//    <item> SFDITEM_FIELD__DMA1_S5CR_EN </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: DMA1_S5NDTR  -------------------------------
// SVD Line: 19417

unsigned int DMA1_S5NDTR __AT (0x4002608C);



// -------------------------------  Field Item: DMA1_S5NDTR_NDT  ----------------------------------
// SVD Line: 19427

//  <item> SFDITEM_FIELD__DMA1_S5NDTR_NDT
//    <name> NDT </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x4002608C) Number of data items to  transfer </i>
//    <edit> 
//      <loc> ( (unsigned short)((DMA1_S5NDTR >> 0) & 0xFFFF), ((DMA1_S5NDTR = (DMA1_S5NDTR & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: DMA1_S5NDTR  ----------------------------------
// SVD Line: 19417

//  <rtree> SFDITEM_REG__DMA1_S5NDTR
//    <name> S5NDTR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4002608C) stream x number of data  register </i>
//    <loc> ( (unsigned int)((DMA1_S5NDTR >> 0) & 0xFFFFFFFF), ((DMA1_S5NDTR = (DMA1_S5NDTR & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__DMA1_S5NDTR_NDT </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: DMA1_S5PAR  -------------------------------
// SVD Line: 19436

unsigned int DMA1_S5PAR __AT (0x40026090);



// --------------------------------  Field Item: DMA1_S5PAR_PA  -----------------------------------
// SVD Line: 19446

//  <item> SFDITEM_FIELD__DMA1_S5PAR_PA
//    <name> PA </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40026090) Peripheral address </i>
//    <edit> 
//      <loc> ( (unsigned int)((DMA1_S5PAR >> 0) & 0xFFFFFFFF), ((DMA1_S5PAR = (DMA1_S5PAR & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: DMA1_S5PAR  -----------------------------------
// SVD Line: 19436

//  <rtree> SFDITEM_REG__DMA1_S5PAR
//    <name> S5PAR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40026090) stream x peripheral address  register </i>
//    <loc> ( (unsigned int)((DMA1_S5PAR >> 0) & 0xFFFFFFFF), ((DMA1_S5PAR = (DMA1_S5PAR & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__DMA1_S5PAR_PA </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: DMA1_S5M0AR  -------------------------------
// SVD Line: 19454

unsigned int DMA1_S5M0AR __AT (0x40026094);



// -------------------------------  Field Item: DMA1_S5M0AR_M0A  ----------------------------------
// SVD Line: 19464

//  <item> SFDITEM_FIELD__DMA1_S5M0AR_M0A
//    <name> M0A </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40026094) Memory 0 address </i>
//    <edit> 
//      <loc> ( (unsigned int)((DMA1_S5M0AR >> 0) & 0xFFFFFFFF), ((DMA1_S5M0AR = (DMA1_S5M0AR & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: DMA1_S5M0AR  ----------------------------------
// SVD Line: 19454

//  <rtree> SFDITEM_REG__DMA1_S5M0AR
//    <name> S5M0AR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40026094) stream x memory 0 address  register </i>
//    <loc> ( (unsigned int)((DMA1_S5M0AR >> 0) & 0xFFFFFFFF), ((DMA1_S5M0AR = (DMA1_S5M0AR & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__DMA1_S5M0AR_M0A </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: DMA1_S5M1AR  -------------------------------
// SVD Line: 19472

unsigned int DMA1_S5M1AR __AT (0x40026098);



// -------------------------------  Field Item: DMA1_S5M1AR_M1A  ----------------------------------
// SVD Line: 19482

//  <item> SFDITEM_FIELD__DMA1_S5M1AR_M1A
//    <name> M1A </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40026098) Memory 1 address (used in case of Double  buffer mode) </i>
//    <edit> 
//      <loc> ( (unsigned int)((DMA1_S5M1AR >> 0) & 0xFFFFFFFF), ((DMA1_S5M1AR = (DMA1_S5M1AR & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: DMA1_S5M1AR  ----------------------------------
// SVD Line: 19472

//  <rtree> SFDITEM_REG__DMA1_S5M1AR
//    <name> S5M1AR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40026098) stream x memory 1 address  register </i>
//    <loc> ( (unsigned int)((DMA1_S5M1AR >> 0) & 0xFFFFFFFF), ((DMA1_S5M1AR = (DMA1_S5M1AR & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__DMA1_S5M1AR_M1A </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: DMA1_S5FCR  -------------------------------
// SVD Line: 19491

unsigned int DMA1_S5FCR __AT (0x4002609C);



// -------------------------------  Field Item: DMA1_S5FCR_FEIE  ----------------------------------
// SVD Line: 19499

//  <item> SFDITEM_FIELD__DMA1_S5FCR_FEIE
//    <name> FEIE </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x4002609C) FIFO error interrupt  enable </i>
//    <check> 
//      <loc> ( (unsigned int) DMA1_S5FCR ) </loc>
//      <o.7..7> FEIE
//    </check>
//  </item>
//  


// --------------------------------  Field Item: DMA1_S5FCR_FS  -----------------------------------
// SVD Line: 19507

//  <item> SFDITEM_FIELD__DMA1_S5FCR_FS
//    <name> FS </name>
//    <r> 
//    <i> [Bits 5..3] RO (@ 0x4002609C) FIFO status </i>
//    <edit> 
//      <loc> ( (unsigned char)((DMA1_S5FCR >> 3) & 0x7) ) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: DMA1_S5FCR_DMDIS  ----------------------------------
// SVD Line: 19514

//  <item> SFDITEM_FIELD__DMA1_S5FCR_DMDIS
//    <name> DMDIS </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x4002609C) Direct mode disable </i>
//    <check> 
//      <loc> ( (unsigned int) DMA1_S5FCR ) </loc>
//      <o.2..2> DMDIS
//    </check>
//  </item>
//  


// -------------------------------  Field Item: DMA1_S5FCR_FTH  -----------------------------------
// SVD Line: 19521

//  <item> SFDITEM_FIELD__DMA1_S5FCR_FTH
//    <name> FTH </name>
//    <rw> 
//    <i> [Bits 1..0] RW (@ 0x4002609C) FIFO threshold selection </i>
//    <edit> 
//      <loc> ( (unsigned char)((DMA1_S5FCR >> 0) & 0x3), ((DMA1_S5FCR = (DMA1_S5FCR & ~(0x3UL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: DMA1_S5FCR  -----------------------------------
// SVD Line: 19491

//  <rtree> SFDITEM_REG__DMA1_S5FCR
//    <name> S5FCR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4002609C) stream x FIFO control register </i>
//    <loc> ( (unsigned int)((DMA1_S5FCR >> 0) & 0xFFFFFFFF), ((DMA1_S5FCR = (DMA1_S5FCR & ~(0x87UL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x87) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__DMA1_S5FCR_FEIE </item>
//    <item> SFDITEM_FIELD__DMA1_S5FCR_FS </item>
//    <item> SFDITEM_FIELD__DMA1_S5FCR_DMDIS </item>
//    <item> SFDITEM_FIELD__DMA1_S5FCR_FTH </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: DMA1_S6CR  --------------------------------
// SVD Line: 19530

unsigned int DMA1_S6CR __AT (0x400260A0);



// -------------------------------  Field Item: DMA1_S6CR_CHSEL  ----------------------------------
// SVD Line: 19540

//  <item> SFDITEM_FIELD__DMA1_S6CR_CHSEL
//    <name> CHSEL </name>
//    <rw> 
//    <i> [Bits 27..25] RW (@ 0x400260A0) Channel selection </i>
//    <edit> 
//      <loc> ( (unsigned char)((DMA1_S6CR >> 25) & 0x7), ((DMA1_S6CR = (DMA1_S6CR & ~(0x7UL << 25 )) | ((unsigned long)(Gui_u8:GuiVal & 0x7) << 25 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: DMA1_S6CR_MBURST  ----------------------------------
// SVD Line: 19546

//  <item> SFDITEM_FIELD__DMA1_S6CR_MBURST
//    <name> MBURST </name>
//    <rw> 
//    <i> [Bits 24..23] RW (@ 0x400260A0) Memory burst transfer  configuration </i>
//    <edit> 
//      <loc> ( (unsigned char)((DMA1_S6CR >> 23) & 0x3), ((DMA1_S6CR = (DMA1_S6CR & ~(0x3UL << 23 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 23 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: DMA1_S6CR_PBURST  ----------------------------------
// SVD Line: 19553

//  <item> SFDITEM_FIELD__DMA1_S6CR_PBURST
//    <name> PBURST </name>
//    <rw> 
//    <i> [Bits 22..21] RW (@ 0x400260A0) Peripheral burst transfer  configuration </i>
//    <edit> 
//      <loc> ( (unsigned char)((DMA1_S6CR >> 21) & 0x3), ((DMA1_S6CR = (DMA1_S6CR & ~(0x3UL << 21 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 21 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Field Item: DMA1_S6CR_ACK  -----------------------------------
// SVD Line: 19560

//  <item> SFDITEM_FIELD__DMA1_S6CR_ACK
//    <name> ACK </name>
//    <rw> 
//    <i> [Bit 20] RW (@ 0x400260A0) ACK </i>
//    <check> 
//      <loc> ( (unsigned int) DMA1_S6CR ) </loc>
//      <o.20..20> ACK
//    </check>
//  </item>
//  


// --------------------------------  Field Item: DMA1_S6CR_CT  ------------------------------------
// SVD Line: 19566

//  <item> SFDITEM_FIELD__DMA1_S6CR_CT
//    <name> CT </name>
//    <rw> 
//    <i> [Bit 19] RW (@ 0x400260A0) Current target (only in double buffer  mode) </i>
//    <check> 
//      <loc> ( (unsigned int) DMA1_S6CR ) </loc>
//      <o.19..19> CT
//    </check>
//  </item>
//  


// --------------------------------  Field Item: DMA1_S6CR_DBM  -----------------------------------
// SVD Line: 19573

//  <item> SFDITEM_FIELD__DMA1_S6CR_DBM
//    <name> DBM </name>
//    <rw> 
//    <i> [Bit 18] RW (@ 0x400260A0) Double buffer mode </i>
//    <check> 
//      <loc> ( (unsigned int) DMA1_S6CR ) </loc>
//      <o.18..18> DBM
//    </check>
//  </item>
//  


// --------------------------------  Field Item: DMA1_S6CR_PL  ------------------------------------
// SVD Line: 19579

//  <item> SFDITEM_FIELD__DMA1_S6CR_PL
//    <name> PL </name>
//    <rw> 
//    <i> [Bits 17..16] RW (@ 0x400260A0) Priority level </i>
//    <edit> 
//      <loc> ( (unsigned char)((DMA1_S6CR >> 16) & 0x3), ((DMA1_S6CR = (DMA1_S6CR & ~(0x3UL << 16 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 16 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: DMA1_S6CR_PINCOS  ----------------------------------
// SVD Line: 19585

//  <item> SFDITEM_FIELD__DMA1_S6CR_PINCOS
//    <name> PINCOS </name>
//    <rw> 
//    <i> [Bit 15] RW (@ 0x400260A0) Peripheral increment offset  size </i>
//    <check> 
//      <loc> ( (unsigned int) DMA1_S6CR ) </loc>
//      <o.15..15> PINCOS
//    </check>
//  </item>
//  


// -------------------------------  Field Item: DMA1_S6CR_MSIZE  ----------------------------------
// SVD Line: 19592

//  <item> SFDITEM_FIELD__DMA1_S6CR_MSIZE
//    <name> MSIZE </name>
//    <rw> 
//    <i> [Bits 14..13] RW (@ 0x400260A0) Memory data size </i>
//    <edit> 
//      <loc> ( (unsigned char)((DMA1_S6CR >> 13) & 0x3), ((DMA1_S6CR = (DMA1_S6CR & ~(0x3UL << 13 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 13 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Field Item: DMA1_S6CR_PSIZE  ----------------------------------
// SVD Line: 19598

//  <item> SFDITEM_FIELD__DMA1_S6CR_PSIZE
//    <name> PSIZE </name>
//    <rw> 
//    <i> [Bits 12..11] RW (@ 0x400260A0) Peripheral data size </i>
//    <edit> 
//      <loc> ( (unsigned char)((DMA1_S6CR >> 11) & 0x3), ((DMA1_S6CR = (DMA1_S6CR & ~(0x3UL << 11 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 11 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Field Item: DMA1_S6CR_MINC  -----------------------------------
// SVD Line: 19604

//  <item> SFDITEM_FIELD__DMA1_S6CR_MINC
//    <name> MINC </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x400260A0) Memory increment mode </i>
//    <check> 
//      <loc> ( (unsigned int) DMA1_S6CR ) </loc>
//      <o.10..10> MINC
//    </check>
//  </item>
//  


// -------------------------------  Field Item: DMA1_S6CR_PINC  -----------------------------------
// SVD Line: 19610

//  <item> SFDITEM_FIELD__DMA1_S6CR_PINC
//    <name> PINC </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x400260A0) Peripheral increment mode </i>
//    <check> 
//      <loc> ( (unsigned int) DMA1_S6CR ) </loc>
//      <o.9..9> PINC
//    </check>
//  </item>
//  


// -------------------------------  Field Item: DMA1_S6CR_CIRC  -----------------------------------
// SVD Line: 19616

//  <item> SFDITEM_FIELD__DMA1_S6CR_CIRC
//    <name> CIRC </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x400260A0) Circular mode </i>
//    <check> 
//      <loc> ( (unsigned int) DMA1_S6CR ) </loc>
//      <o.8..8> CIRC
//    </check>
//  </item>
//  


// --------------------------------  Field Item: DMA1_S6CR_DIR  -----------------------------------
// SVD Line: 19622

//  <item> SFDITEM_FIELD__DMA1_S6CR_DIR
//    <name> DIR </name>
//    <rw> 
//    <i> [Bits 7..6] RW (@ 0x400260A0) Data transfer direction </i>
//    <edit> 
//      <loc> ( (unsigned char)((DMA1_S6CR >> 6) & 0x3), ((DMA1_S6CR = (DMA1_S6CR & ~(0x3UL << 6 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 6 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: DMA1_S6CR_PFCTRL  ----------------------------------
// SVD Line: 19628

//  <item> SFDITEM_FIELD__DMA1_S6CR_PFCTRL
//    <name> PFCTRL </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x400260A0) Peripheral flow controller </i>
//    <check> 
//      <loc> ( (unsigned int) DMA1_S6CR ) </loc>
//      <o.5..5> PFCTRL
//    </check>
//  </item>
//  


// -------------------------------  Field Item: DMA1_S6CR_TCIE  -----------------------------------
// SVD Line: 19634

//  <item> SFDITEM_FIELD__DMA1_S6CR_TCIE
//    <name> TCIE </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x400260A0) Transfer complete interrupt  enable </i>
//    <check> 
//      <loc> ( (unsigned int) DMA1_S6CR ) </loc>
//      <o.4..4> TCIE
//    </check>
//  </item>
//  


// -------------------------------  Field Item: DMA1_S6CR_HTIE  -----------------------------------
// SVD Line: 19641

//  <item> SFDITEM_FIELD__DMA1_S6CR_HTIE
//    <name> HTIE </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x400260A0) Half transfer interrupt  enable </i>
//    <check> 
//      <loc> ( (unsigned int) DMA1_S6CR ) </loc>
//      <o.3..3> HTIE
//    </check>
//  </item>
//  


// -------------------------------  Field Item: DMA1_S6CR_TEIE  -----------------------------------
// SVD Line: 19648

//  <item> SFDITEM_FIELD__DMA1_S6CR_TEIE
//    <name> TEIE </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x400260A0) Transfer error interrupt  enable </i>
//    <check> 
//      <loc> ( (unsigned int) DMA1_S6CR ) </loc>
//      <o.2..2> TEIE
//    </check>
//  </item>
//  


// -------------------------------  Field Item: DMA1_S6CR_DMEIE  ----------------------------------
// SVD Line: 19655

//  <item> SFDITEM_FIELD__DMA1_S6CR_DMEIE
//    <name> DMEIE </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x400260A0) Direct mode error interrupt  enable </i>
//    <check> 
//      <loc> ( (unsigned int) DMA1_S6CR ) </loc>
//      <o.1..1> DMEIE
//    </check>
//  </item>
//  


// --------------------------------  Field Item: DMA1_S6CR_EN  ------------------------------------
// SVD Line: 19662

//  <item> SFDITEM_FIELD__DMA1_S6CR_EN
//    <name> EN </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x400260A0) Stream enable / flag stream ready when  read low </i>
//    <check> 
//      <loc> ( (unsigned int) DMA1_S6CR ) </loc>
//      <o.0..0> EN
//    </check>
//  </item>
//  


// --------------------------------  Register RTree: DMA1_S6CR  -----------------------------------
// SVD Line: 19530

//  <rtree> SFDITEM_REG__DMA1_S6CR
//    <name> S6CR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400260A0) stream x configuration  register </i>
//    <loc> ( (unsigned int)((DMA1_S6CR >> 0) & 0xFFFFFFFF), ((DMA1_S6CR = (DMA1_S6CR & ~(0xFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__DMA1_S6CR_CHSEL </item>
//    <item> SFDITEM_FIELD__DMA1_S6CR_MBURST </item>
//    <item> SFDITEM_FIELD__DMA1_S6CR_PBURST </item>
//    <item> SFDITEM_FIELD__DMA1_S6CR_ACK </item>
//    <item> SFDITEM_FIELD__DMA1_S6CR_CT </item>
//    <item> SFDITEM_FIELD__DMA1_S6CR_DBM </item>
//    <item> SFDITEM_FIELD__DMA1_S6CR_PL </item>
//    <item> SFDITEM_FIELD__DMA1_S6CR_PINCOS </item>
//    <item> SFDITEM_FIELD__DMA1_S6CR_MSIZE </item>
//    <item> SFDITEM_FIELD__DMA1_S6CR_PSIZE </item>
//    <item> SFDITEM_FIELD__DMA1_S6CR_MINC </item>
//    <item> SFDITEM_FIELD__DMA1_S6CR_PINC </item>
//    <item> SFDITEM_FIELD__DMA1_S6CR_CIRC </item>
//    <item> SFDITEM_FIELD__DMA1_S6CR_DIR </item>
//    <item> SFDITEM_FIELD__DMA1_S6CR_PFCTRL </item>
//    <item> SFDITEM_FIELD__DMA1_S6CR_TCIE </item>
//    <item> SFDITEM_FIELD__DMA1_S6CR_HTIE </item>
//    <item> SFDITEM_FIELD__DMA1_S6CR_TEIE </item>
//    <item> SFDITEM_FIELD__DMA1_S6CR_DMEIE </item>
//    <item> SFDITEM_FIELD__DMA1_S6CR_EN </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: DMA1_S6NDTR  -------------------------------
// SVD Line: 19671

unsigned int DMA1_S6NDTR __AT (0x400260A4);



// -------------------------------  Field Item: DMA1_S6NDTR_NDT  ----------------------------------
// SVD Line: 19681

//  <item> SFDITEM_FIELD__DMA1_S6NDTR_NDT
//    <name> NDT </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x400260A4) Number of data items to  transfer </i>
//    <edit> 
//      <loc> ( (unsigned short)((DMA1_S6NDTR >> 0) & 0xFFFF), ((DMA1_S6NDTR = (DMA1_S6NDTR & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: DMA1_S6NDTR  ----------------------------------
// SVD Line: 19671

//  <rtree> SFDITEM_REG__DMA1_S6NDTR
//    <name> S6NDTR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400260A4) stream x number of data  register </i>
//    <loc> ( (unsigned int)((DMA1_S6NDTR >> 0) & 0xFFFFFFFF), ((DMA1_S6NDTR = (DMA1_S6NDTR & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__DMA1_S6NDTR_NDT </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: DMA1_S6PAR  -------------------------------
// SVD Line: 19690

unsigned int DMA1_S6PAR __AT (0x400260A8);



// --------------------------------  Field Item: DMA1_S6PAR_PA  -----------------------------------
// SVD Line: 19700

//  <item> SFDITEM_FIELD__DMA1_S6PAR_PA
//    <name> PA </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400260A8) Peripheral address </i>
//    <edit> 
//      <loc> ( (unsigned int)((DMA1_S6PAR >> 0) & 0xFFFFFFFF), ((DMA1_S6PAR = (DMA1_S6PAR & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: DMA1_S6PAR  -----------------------------------
// SVD Line: 19690

//  <rtree> SFDITEM_REG__DMA1_S6PAR
//    <name> S6PAR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400260A8) stream x peripheral address  register </i>
//    <loc> ( (unsigned int)((DMA1_S6PAR >> 0) & 0xFFFFFFFF), ((DMA1_S6PAR = (DMA1_S6PAR & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__DMA1_S6PAR_PA </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: DMA1_S6M0AR  -------------------------------
// SVD Line: 19708

unsigned int DMA1_S6M0AR __AT (0x400260AC);



// -------------------------------  Field Item: DMA1_S6M0AR_M0A  ----------------------------------
// SVD Line: 19718

//  <item> SFDITEM_FIELD__DMA1_S6M0AR_M0A
//    <name> M0A </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400260AC) Memory 0 address </i>
//    <edit> 
//      <loc> ( (unsigned int)((DMA1_S6M0AR >> 0) & 0xFFFFFFFF), ((DMA1_S6M0AR = (DMA1_S6M0AR & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: DMA1_S6M0AR  ----------------------------------
// SVD Line: 19708

//  <rtree> SFDITEM_REG__DMA1_S6M0AR
//    <name> S6M0AR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400260AC) stream x memory 0 address  register </i>
//    <loc> ( (unsigned int)((DMA1_S6M0AR >> 0) & 0xFFFFFFFF), ((DMA1_S6M0AR = (DMA1_S6M0AR & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__DMA1_S6M0AR_M0A </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: DMA1_S6M1AR  -------------------------------
// SVD Line: 19726

unsigned int DMA1_S6M1AR __AT (0x400260B0);



// -------------------------------  Field Item: DMA1_S6M1AR_M1A  ----------------------------------
// SVD Line: 19736

//  <item> SFDITEM_FIELD__DMA1_S6M1AR_M1A
//    <name> M1A </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400260B0) Memory 1 address (used in case of Double  buffer mode) </i>
//    <edit> 
//      <loc> ( (unsigned int)((DMA1_S6M1AR >> 0) & 0xFFFFFFFF), ((DMA1_S6M1AR = (DMA1_S6M1AR & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: DMA1_S6M1AR  ----------------------------------
// SVD Line: 19726

//  <rtree> SFDITEM_REG__DMA1_S6M1AR
//    <name> S6M1AR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400260B0) stream x memory 1 address  register </i>
//    <loc> ( (unsigned int)((DMA1_S6M1AR >> 0) & 0xFFFFFFFF), ((DMA1_S6M1AR = (DMA1_S6M1AR & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__DMA1_S6M1AR_M1A </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: DMA1_S6FCR  -------------------------------
// SVD Line: 19745

unsigned int DMA1_S6FCR __AT (0x400260B4);



// -------------------------------  Field Item: DMA1_S6FCR_FEIE  ----------------------------------
// SVD Line: 19753

//  <item> SFDITEM_FIELD__DMA1_S6FCR_FEIE
//    <name> FEIE </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x400260B4) FIFO error interrupt  enable </i>
//    <check> 
//      <loc> ( (unsigned int) DMA1_S6FCR ) </loc>
//      <o.7..7> FEIE
//    </check>
//  </item>
//  


// --------------------------------  Field Item: DMA1_S6FCR_FS  -----------------------------------
// SVD Line: 19761

//  <item> SFDITEM_FIELD__DMA1_S6FCR_FS
//    <name> FS </name>
//    <r> 
//    <i> [Bits 5..3] RO (@ 0x400260B4) FIFO status </i>
//    <edit> 
//      <loc> ( (unsigned char)((DMA1_S6FCR >> 3) & 0x7) ) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: DMA1_S6FCR_DMDIS  ----------------------------------
// SVD Line: 19768

//  <item> SFDITEM_FIELD__DMA1_S6FCR_DMDIS
//    <name> DMDIS </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x400260B4) Direct mode disable </i>
//    <check> 
//      <loc> ( (unsigned int) DMA1_S6FCR ) </loc>
//      <o.2..2> DMDIS
//    </check>
//  </item>
//  


// -------------------------------  Field Item: DMA1_S6FCR_FTH  -----------------------------------
// SVD Line: 19775

//  <item> SFDITEM_FIELD__DMA1_S6FCR_FTH
//    <name> FTH </name>
//    <rw> 
//    <i> [Bits 1..0] RW (@ 0x400260B4) FIFO threshold selection </i>
//    <edit> 
//      <loc> ( (unsigned char)((DMA1_S6FCR >> 0) & 0x3), ((DMA1_S6FCR = (DMA1_S6FCR & ~(0x3UL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: DMA1_S6FCR  -----------------------------------
// SVD Line: 19745

//  <rtree> SFDITEM_REG__DMA1_S6FCR
//    <name> S6FCR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400260B4) stream x FIFO control register </i>
//    <loc> ( (unsigned int)((DMA1_S6FCR >> 0) & 0xFFFFFFFF), ((DMA1_S6FCR = (DMA1_S6FCR & ~(0x87UL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x87) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__DMA1_S6FCR_FEIE </item>
//    <item> SFDITEM_FIELD__DMA1_S6FCR_FS </item>
//    <item> SFDITEM_FIELD__DMA1_S6FCR_DMDIS </item>
//    <item> SFDITEM_FIELD__DMA1_S6FCR_FTH </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: DMA1_S7CR  --------------------------------
// SVD Line: 19784

unsigned int DMA1_S7CR __AT (0x400260B8);



// -------------------------------  Field Item: DMA1_S7CR_CHSEL  ----------------------------------
// SVD Line: 19794

//  <item> SFDITEM_FIELD__DMA1_S7CR_CHSEL
//    <name> CHSEL </name>
//    <rw> 
//    <i> [Bits 27..25] RW (@ 0x400260B8) Channel selection </i>
//    <edit> 
//      <loc> ( (unsigned char)((DMA1_S7CR >> 25) & 0x7), ((DMA1_S7CR = (DMA1_S7CR & ~(0x7UL << 25 )) | ((unsigned long)(Gui_u8:GuiVal & 0x7) << 25 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: DMA1_S7CR_MBURST  ----------------------------------
// SVD Line: 19800

//  <item> SFDITEM_FIELD__DMA1_S7CR_MBURST
//    <name> MBURST </name>
//    <rw> 
//    <i> [Bits 24..23] RW (@ 0x400260B8) Memory burst transfer  configuration </i>
//    <edit> 
//      <loc> ( (unsigned char)((DMA1_S7CR >> 23) & 0x3), ((DMA1_S7CR = (DMA1_S7CR & ~(0x3UL << 23 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 23 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: DMA1_S7CR_PBURST  ----------------------------------
// SVD Line: 19807

//  <item> SFDITEM_FIELD__DMA1_S7CR_PBURST
//    <name> PBURST </name>
//    <rw> 
//    <i> [Bits 22..21] RW (@ 0x400260B8) Peripheral burst transfer  configuration </i>
//    <edit> 
//      <loc> ( (unsigned char)((DMA1_S7CR >> 21) & 0x3), ((DMA1_S7CR = (DMA1_S7CR & ~(0x3UL << 21 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 21 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Field Item: DMA1_S7CR_ACK  -----------------------------------
// SVD Line: 19814

//  <item> SFDITEM_FIELD__DMA1_S7CR_ACK
//    <name> ACK </name>
//    <rw> 
//    <i> [Bit 20] RW (@ 0x400260B8) ACK </i>
//    <check> 
//      <loc> ( (unsigned int) DMA1_S7CR ) </loc>
//      <o.20..20> ACK
//    </check>
//  </item>
//  


// --------------------------------  Field Item: DMA1_S7CR_CT  ------------------------------------
// SVD Line: 19820

//  <item> SFDITEM_FIELD__DMA1_S7CR_CT
//    <name> CT </name>
//    <rw> 
//    <i> [Bit 19] RW (@ 0x400260B8) Current target (only in double buffer  mode) </i>
//    <check> 
//      <loc> ( (unsigned int) DMA1_S7CR ) </loc>
//      <o.19..19> CT
//    </check>
//  </item>
//  


// --------------------------------  Field Item: DMA1_S7CR_DBM  -----------------------------------
// SVD Line: 19827

//  <item> SFDITEM_FIELD__DMA1_S7CR_DBM
//    <name> DBM </name>
//    <rw> 
//    <i> [Bit 18] RW (@ 0x400260B8) Double buffer mode </i>
//    <check> 
//      <loc> ( (unsigned int) DMA1_S7CR ) </loc>
//      <o.18..18> DBM
//    </check>
//  </item>
//  


// --------------------------------  Field Item: DMA1_S7CR_PL  ------------------------------------
// SVD Line: 19833

//  <item> SFDITEM_FIELD__DMA1_S7CR_PL
//    <name> PL </name>
//    <rw> 
//    <i> [Bits 17..16] RW (@ 0x400260B8) Priority level </i>
//    <edit> 
//      <loc> ( (unsigned char)((DMA1_S7CR >> 16) & 0x3), ((DMA1_S7CR = (DMA1_S7CR & ~(0x3UL << 16 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 16 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: DMA1_S7CR_PINCOS  ----------------------------------
// SVD Line: 19839

//  <item> SFDITEM_FIELD__DMA1_S7CR_PINCOS
//    <name> PINCOS </name>
//    <rw> 
//    <i> [Bit 15] RW (@ 0x400260B8) Peripheral increment offset  size </i>
//    <check> 
//      <loc> ( (unsigned int) DMA1_S7CR ) </loc>
//      <o.15..15> PINCOS
//    </check>
//  </item>
//  


// -------------------------------  Field Item: DMA1_S7CR_MSIZE  ----------------------------------
// SVD Line: 19846

//  <item> SFDITEM_FIELD__DMA1_S7CR_MSIZE
//    <name> MSIZE </name>
//    <rw> 
//    <i> [Bits 14..13] RW (@ 0x400260B8) Memory data size </i>
//    <edit> 
//      <loc> ( (unsigned char)((DMA1_S7CR >> 13) & 0x3), ((DMA1_S7CR = (DMA1_S7CR & ~(0x3UL << 13 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 13 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Field Item: DMA1_S7CR_PSIZE  ----------------------------------
// SVD Line: 19852

//  <item> SFDITEM_FIELD__DMA1_S7CR_PSIZE
//    <name> PSIZE </name>
//    <rw> 
//    <i> [Bits 12..11] RW (@ 0x400260B8) Peripheral data size </i>
//    <edit> 
//      <loc> ( (unsigned char)((DMA1_S7CR >> 11) & 0x3), ((DMA1_S7CR = (DMA1_S7CR & ~(0x3UL << 11 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 11 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Field Item: DMA1_S7CR_MINC  -----------------------------------
// SVD Line: 19858

//  <item> SFDITEM_FIELD__DMA1_S7CR_MINC
//    <name> MINC </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x400260B8) Memory increment mode </i>
//    <check> 
//      <loc> ( (unsigned int) DMA1_S7CR ) </loc>
//      <o.10..10> MINC
//    </check>
//  </item>
//  


// -------------------------------  Field Item: DMA1_S7CR_PINC  -----------------------------------
// SVD Line: 19864

//  <item> SFDITEM_FIELD__DMA1_S7CR_PINC
//    <name> PINC </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x400260B8) Peripheral increment mode </i>
//    <check> 
//      <loc> ( (unsigned int) DMA1_S7CR ) </loc>
//      <o.9..9> PINC
//    </check>
//  </item>
//  


// -------------------------------  Field Item: DMA1_S7CR_CIRC  -----------------------------------
// SVD Line: 19870

//  <item> SFDITEM_FIELD__DMA1_S7CR_CIRC
//    <name> CIRC </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x400260B8) Circular mode </i>
//    <check> 
//      <loc> ( (unsigned int) DMA1_S7CR ) </loc>
//      <o.8..8> CIRC
//    </check>
//  </item>
//  


// --------------------------------  Field Item: DMA1_S7CR_DIR  -----------------------------------
// SVD Line: 19876

//  <item> SFDITEM_FIELD__DMA1_S7CR_DIR
//    <name> DIR </name>
//    <rw> 
//    <i> [Bits 7..6] RW (@ 0x400260B8) Data transfer direction </i>
//    <edit> 
//      <loc> ( (unsigned char)((DMA1_S7CR >> 6) & 0x3), ((DMA1_S7CR = (DMA1_S7CR & ~(0x3UL << 6 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 6 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: DMA1_S7CR_PFCTRL  ----------------------------------
// SVD Line: 19882

//  <item> SFDITEM_FIELD__DMA1_S7CR_PFCTRL
//    <name> PFCTRL </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x400260B8) Peripheral flow controller </i>
//    <check> 
//      <loc> ( (unsigned int) DMA1_S7CR ) </loc>
//      <o.5..5> PFCTRL
//    </check>
//  </item>
//  


// -------------------------------  Field Item: DMA1_S7CR_TCIE  -----------------------------------
// SVD Line: 19888

//  <item> SFDITEM_FIELD__DMA1_S7CR_TCIE
//    <name> TCIE </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x400260B8) Transfer complete interrupt  enable </i>
//    <check> 
//      <loc> ( (unsigned int) DMA1_S7CR ) </loc>
//      <o.4..4> TCIE
//    </check>
//  </item>
//  


// -------------------------------  Field Item: DMA1_S7CR_HTIE  -----------------------------------
// SVD Line: 19895

//  <item> SFDITEM_FIELD__DMA1_S7CR_HTIE
//    <name> HTIE </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x400260B8) Half transfer interrupt  enable </i>
//    <check> 
//      <loc> ( (unsigned int) DMA1_S7CR ) </loc>
//      <o.3..3> HTIE
//    </check>
//  </item>
//  


// -------------------------------  Field Item: DMA1_S7CR_TEIE  -----------------------------------
// SVD Line: 19902

//  <item> SFDITEM_FIELD__DMA1_S7CR_TEIE
//    <name> TEIE </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x400260B8) Transfer error interrupt  enable </i>
//    <check> 
//      <loc> ( (unsigned int) DMA1_S7CR ) </loc>
//      <o.2..2> TEIE
//    </check>
//  </item>
//  


// -------------------------------  Field Item: DMA1_S7CR_DMEIE  ----------------------------------
// SVD Line: 19909

//  <item> SFDITEM_FIELD__DMA1_S7CR_DMEIE
//    <name> DMEIE </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x400260B8) Direct mode error interrupt  enable </i>
//    <check> 
//      <loc> ( (unsigned int) DMA1_S7CR ) </loc>
//      <o.1..1> DMEIE
//    </check>
//  </item>
//  


// --------------------------------  Field Item: DMA1_S7CR_EN  ------------------------------------
// SVD Line: 19916

//  <item> SFDITEM_FIELD__DMA1_S7CR_EN
//    <name> EN </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x400260B8) Stream enable / flag stream ready when  read low </i>
//    <check> 
//      <loc> ( (unsigned int) DMA1_S7CR ) </loc>
//      <o.0..0> EN
//    </check>
//  </item>
//  


// --------------------------------  Register RTree: DMA1_S7CR  -----------------------------------
// SVD Line: 19784

//  <rtree> SFDITEM_REG__DMA1_S7CR
//    <name> S7CR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400260B8) stream x configuration  register </i>
//    <loc> ( (unsigned int)((DMA1_S7CR >> 0) & 0xFFFFFFFF), ((DMA1_S7CR = (DMA1_S7CR & ~(0xFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__DMA1_S7CR_CHSEL </item>
//    <item> SFDITEM_FIELD__DMA1_S7CR_MBURST </item>
//    <item> SFDITEM_FIELD__DMA1_S7CR_PBURST </item>
//    <item> SFDITEM_FIELD__DMA1_S7CR_ACK </item>
//    <item> SFDITEM_FIELD__DMA1_S7CR_CT </item>
//    <item> SFDITEM_FIELD__DMA1_S7CR_DBM </item>
//    <item> SFDITEM_FIELD__DMA1_S7CR_PL </item>
//    <item> SFDITEM_FIELD__DMA1_S7CR_PINCOS </item>
//    <item> SFDITEM_FIELD__DMA1_S7CR_MSIZE </item>
//    <item> SFDITEM_FIELD__DMA1_S7CR_PSIZE </item>
//    <item> SFDITEM_FIELD__DMA1_S7CR_MINC </item>
//    <item> SFDITEM_FIELD__DMA1_S7CR_PINC </item>
//    <item> SFDITEM_FIELD__DMA1_S7CR_CIRC </item>
//    <item> SFDITEM_FIELD__DMA1_S7CR_DIR </item>
//    <item> SFDITEM_FIELD__DMA1_S7CR_PFCTRL </item>
//    <item> SFDITEM_FIELD__DMA1_S7CR_TCIE </item>
//    <item> SFDITEM_FIELD__DMA1_S7CR_HTIE </item>
//    <item> SFDITEM_FIELD__DMA1_S7CR_TEIE </item>
//    <item> SFDITEM_FIELD__DMA1_S7CR_DMEIE </item>
//    <item> SFDITEM_FIELD__DMA1_S7CR_EN </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: DMA1_S7NDTR  -------------------------------
// SVD Line: 19925

unsigned int DMA1_S7NDTR __AT (0x400260BC);



// -------------------------------  Field Item: DMA1_S7NDTR_NDT  ----------------------------------
// SVD Line: 19935

//  <item> SFDITEM_FIELD__DMA1_S7NDTR_NDT
//    <name> NDT </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x400260BC) Number of data items to  transfer </i>
//    <edit> 
//      <loc> ( (unsigned short)((DMA1_S7NDTR >> 0) & 0xFFFF), ((DMA1_S7NDTR = (DMA1_S7NDTR & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: DMA1_S7NDTR  ----------------------------------
// SVD Line: 19925

//  <rtree> SFDITEM_REG__DMA1_S7NDTR
//    <name> S7NDTR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400260BC) stream x number of data  register </i>
//    <loc> ( (unsigned int)((DMA1_S7NDTR >> 0) & 0xFFFFFFFF), ((DMA1_S7NDTR = (DMA1_S7NDTR & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__DMA1_S7NDTR_NDT </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: DMA1_S7PAR  -------------------------------
// SVD Line: 19944

unsigned int DMA1_S7PAR __AT (0x400260C0);



// --------------------------------  Field Item: DMA1_S7PAR_PA  -----------------------------------
// SVD Line: 19954

//  <item> SFDITEM_FIELD__DMA1_S7PAR_PA
//    <name> PA </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400260C0) Peripheral address </i>
//    <edit> 
//      <loc> ( (unsigned int)((DMA1_S7PAR >> 0) & 0xFFFFFFFF), ((DMA1_S7PAR = (DMA1_S7PAR & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: DMA1_S7PAR  -----------------------------------
// SVD Line: 19944

//  <rtree> SFDITEM_REG__DMA1_S7PAR
//    <name> S7PAR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400260C0) stream x peripheral address  register </i>
//    <loc> ( (unsigned int)((DMA1_S7PAR >> 0) & 0xFFFFFFFF), ((DMA1_S7PAR = (DMA1_S7PAR & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__DMA1_S7PAR_PA </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: DMA1_S7M0AR  -------------------------------
// SVD Line: 19962

unsigned int DMA1_S7M0AR __AT (0x400260C4);



// -------------------------------  Field Item: DMA1_S7M0AR_M0A  ----------------------------------
// SVD Line: 19972

//  <item> SFDITEM_FIELD__DMA1_S7M0AR_M0A
//    <name> M0A </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400260C4) Memory 0 address </i>
//    <edit> 
//      <loc> ( (unsigned int)((DMA1_S7M0AR >> 0) & 0xFFFFFFFF), ((DMA1_S7M0AR = (DMA1_S7M0AR & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: DMA1_S7M0AR  ----------------------------------
// SVD Line: 19962

//  <rtree> SFDITEM_REG__DMA1_S7M0AR
//    <name> S7M0AR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400260C4) stream x memory 0 address  register </i>
//    <loc> ( (unsigned int)((DMA1_S7M0AR >> 0) & 0xFFFFFFFF), ((DMA1_S7M0AR = (DMA1_S7M0AR & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__DMA1_S7M0AR_M0A </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: DMA1_S7M1AR  -------------------------------
// SVD Line: 19980

unsigned int DMA1_S7M1AR __AT (0x400260C8);



// -------------------------------  Field Item: DMA1_S7M1AR_M1A  ----------------------------------
// SVD Line: 19990

//  <item> SFDITEM_FIELD__DMA1_S7M1AR_M1A
//    <name> M1A </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400260C8) Memory 1 address (used in case of Double  buffer mode) </i>
//    <edit> 
//      <loc> ( (unsigned int)((DMA1_S7M1AR >> 0) & 0xFFFFFFFF), ((DMA1_S7M1AR = (DMA1_S7M1AR & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: DMA1_S7M1AR  ----------------------------------
// SVD Line: 19980

//  <rtree> SFDITEM_REG__DMA1_S7M1AR
//    <name> S7M1AR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400260C8) stream x memory 1 address  register </i>
//    <loc> ( (unsigned int)((DMA1_S7M1AR >> 0) & 0xFFFFFFFF), ((DMA1_S7M1AR = (DMA1_S7M1AR & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__DMA1_S7M1AR_M1A </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: DMA1_S7FCR  -------------------------------
// SVD Line: 19999

unsigned int DMA1_S7FCR __AT (0x400260CC);



// -------------------------------  Field Item: DMA1_S7FCR_FEIE  ----------------------------------
// SVD Line: 20007

//  <item> SFDITEM_FIELD__DMA1_S7FCR_FEIE
//    <name> FEIE </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x400260CC) FIFO error interrupt  enable </i>
//    <check> 
//      <loc> ( (unsigned int) DMA1_S7FCR ) </loc>
//      <o.7..7> FEIE
//    </check>
//  </item>
//  


// --------------------------------  Field Item: DMA1_S7FCR_FS  -----------------------------------
// SVD Line: 20015

//  <item> SFDITEM_FIELD__DMA1_S7FCR_FS
//    <name> FS </name>
//    <r> 
//    <i> [Bits 5..3] RO (@ 0x400260CC) FIFO status </i>
//    <edit> 
//      <loc> ( (unsigned char)((DMA1_S7FCR >> 3) & 0x7) ) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: DMA1_S7FCR_DMDIS  ----------------------------------
// SVD Line: 20022

//  <item> SFDITEM_FIELD__DMA1_S7FCR_DMDIS
//    <name> DMDIS </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x400260CC) Direct mode disable </i>
//    <check> 
//      <loc> ( (unsigned int) DMA1_S7FCR ) </loc>
//      <o.2..2> DMDIS
//    </check>
//  </item>
//  


// -------------------------------  Field Item: DMA1_S7FCR_FTH  -----------------------------------
// SVD Line: 20029

//  <item> SFDITEM_FIELD__DMA1_S7FCR_FTH
//    <name> FTH </name>
//    <rw> 
//    <i> [Bits 1..0] RW (@ 0x400260CC) FIFO threshold selection </i>
//    <edit> 
//      <loc> ( (unsigned char)((DMA1_S7FCR >> 0) & 0x3), ((DMA1_S7FCR = (DMA1_S7FCR & ~(0x3UL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: DMA1_S7FCR  -----------------------------------
// SVD Line: 19999

//  <rtree> SFDITEM_REG__DMA1_S7FCR
//    <name> S7FCR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400260CC) stream x FIFO control register </i>
//    <loc> ( (unsigned int)((DMA1_S7FCR >> 0) & 0xFFFFFFFF), ((DMA1_S7FCR = (DMA1_S7FCR & ~(0x87UL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x87) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__DMA1_S7FCR_FEIE </item>
//    <item> SFDITEM_FIELD__DMA1_S7FCR_FS </item>
//    <item> SFDITEM_FIELD__DMA1_S7FCR_DMDIS </item>
//    <item> SFDITEM_FIELD__DMA1_S7FCR_FTH </item>
//  </rtree>
//  


// ----------------------------------  Peripheral View: DMA1  -------------------------------------
// SVD Line: 20040

//  <view> DMA1
//    <name> DMA1 </name>
//    <item> SFDITEM_REG__DMA1_LISR </item>
//    <item> SFDITEM_REG__DMA1_HISR </item>
//    <item> SFDITEM_REG__DMA1_LIFCR </item>
//    <item> SFDITEM_REG__DMA1_HIFCR </item>
//    <item> SFDITEM_REG__DMA1_S0CR </item>
//    <item> SFDITEM_REG__DMA1_S0NDTR </item>
//    <item> SFDITEM_REG__DMA1_S0PAR </item>
//    <item> SFDITEM_REG__DMA1_S0M0AR </item>
//    <item> SFDITEM_REG__DMA1_S0M1AR </item>
//    <item> SFDITEM_REG__DMA1_S0FCR </item>
//    <item> SFDITEM_REG__DMA1_S1CR </item>
//    <item> SFDITEM_REG__DMA1_S1NDTR </item>
//    <item> SFDITEM_REG__DMA1_S1PAR </item>
//    <item> SFDITEM_REG__DMA1_S1M0AR </item>
//    <item> SFDITEM_REG__DMA1_S1M1AR </item>
//    <item> SFDITEM_REG__DMA1_S1FCR </item>
//    <item> SFDITEM_REG__DMA1_S2CR </item>
//    <item> SFDITEM_REG__DMA1_S2NDTR </item>
//    <item> SFDITEM_REG__DMA1_S2PAR </item>
//    <item> SFDITEM_REG__DMA1_S2M0AR </item>
//    <item> SFDITEM_REG__DMA1_S2M1AR </item>
//    <item> SFDITEM_REG__DMA1_S2FCR </item>
//    <item> SFDITEM_REG__DMA1_S3CR </item>
//    <item> SFDITEM_REG__DMA1_S3NDTR </item>
//    <item> SFDITEM_REG__DMA1_S3PAR </item>
//    <item> SFDITEM_REG__DMA1_S3M0AR </item>
//    <item> SFDITEM_REG__DMA1_S3M1AR </item>
//    <item> SFDITEM_REG__DMA1_S3FCR </item>
//    <item> SFDITEM_REG__DMA1_S4CR </item>
//    <item> SFDITEM_REG__DMA1_S4NDTR </item>
//    <item> SFDITEM_REG__DMA1_S4PAR </item>
//    <item> SFDITEM_REG__DMA1_S4M0AR </item>
//    <item> SFDITEM_REG__DMA1_S4M1AR </item>
//    <item> SFDITEM_REG__DMA1_S4FCR </item>
//    <item> SFDITEM_REG__DMA1_S5CR </item>
//    <item> SFDITEM_REG__DMA1_S5NDTR </item>
//    <item> SFDITEM_REG__DMA1_S5PAR </item>
//    <item> SFDITEM_REG__DMA1_S5M0AR </item>
//    <item> SFDITEM_REG__DMA1_S5M1AR </item>
//    <item> SFDITEM_REG__DMA1_S5FCR </item>
//    <item> SFDITEM_REG__DMA1_S6CR </item>
//    <item> SFDITEM_REG__DMA1_S6NDTR </item>
//    <item> SFDITEM_REG__DMA1_S6PAR </item>
//    <item> SFDITEM_REG__DMA1_S6M0AR </item>
//    <item> SFDITEM_REG__DMA1_S6M1AR </item>
//    <item> SFDITEM_REG__DMA1_S6FCR </item>
//    <item> SFDITEM_REG__DMA1_S7CR </item>
//    <item> SFDITEM_REG__DMA1_S7NDTR </item>
//    <item> SFDITEM_REG__DMA1_S7PAR </item>
//    <item> SFDITEM_REG__DMA1_S7M0AR </item>
//    <item> SFDITEM_REG__DMA1_S7M1AR </item>
//    <item> SFDITEM_REG__DMA1_S7FCR </item>
//  </view>
//  


// ---------------------------  Register Item Address: GPIOH_MODER  -------------------------------
// SVD Line: 20072

unsigned int GPIOH_MODER __AT (0x40021C00);



// -----------------------------  Field Item: GPIOH_MODER_MODER15  --------------------------------
// SVD Line: 20081

//  <item> SFDITEM_FIELD__GPIOH_MODER_MODER15
//    <name> MODER15 </name>
//    <rw> 
//    <i> [Bits 31..30] RW (@ 0x40021C00) Port x configuration bits (y =  0..15) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOH_MODER >> 30) & 0x3), ((GPIOH_MODER = (GPIOH_MODER & ~(0x3UL << 30 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 30 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: GPIOH_MODER_MODER14  --------------------------------
// SVD Line: 20088

//  <item> SFDITEM_FIELD__GPIOH_MODER_MODER14
//    <name> MODER14 </name>
//    <rw> 
//    <i> [Bits 29..28] RW (@ 0x40021C00) Port x configuration bits (y =  0..15) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOH_MODER >> 28) & 0x3), ((GPIOH_MODER = (GPIOH_MODER & ~(0x3UL << 28 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 28 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: GPIOH_MODER_MODER13  --------------------------------
// SVD Line: 20095

//  <item> SFDITEM_FIELD__GPIOH_MODER_MODER13
//    <name> MODER13 </name>
//    <rw> 
//    <i> [Bits 27..26] RW (@ 0x40021C00) Port x configuration bits (y =  0..15) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOH_MODER >> 26) & 0x3), ((GPIOH_MODER = (GPIOH_MODER & ~(0x3UL << 26 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 26 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: GPIOH_MODER_MODER12  --------------------------------
// SVD Line: 20102

//  <item> SFDITEM_FIELD__GPIOH_MODER_MODER12
//    <name> MODER12 </name>
//    <rw> 
//    <i> [Bits 25..24] RW (@ 0x40021C00) Port x configuration bits (y =  0..15) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOH_MODER >> 24) & 0x3), ((GPIOH_MODER = (GPIOH_MODER & ~(0x3UL << 24 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 24 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: GPIOH_MODER_MODER11  --------------------------------
// SVD Line: 20109

//  <item> SFDITEM_FIELD__GPIOH_MODER_MODER11
//    <name> MODER11 </name>
//    <rw> 
//    <i> [Bits 23..22] RW (@ 0x40021C00) Port x configuration bits (y =  0..15) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOH_MODER >> 22) & 0x3), ((GPIOH_MODER = (GPIOH_MODER & ~(0x3UL << 22 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 22 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: GPIOH_MODER_MODER10  --------------------------------
// SVD Line: 20116

//  <item> SFDITEM_FIELD__GPIOH_MODER_MODER10
//    <name> MODER10 </name>
//    <rw> 
//    <i> [Bits 21..20] RW (@ 0x40021C00) Port x configuration bits (y =  0..15) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOH_MODER >> 20) & 0x3), ((GPIOH_MODER = (GPIOH_MODER & ~(0x3UL << 20 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 20 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: GPIOH_MODER_MODER9  ---------------------------------
// SVD Line: 20123

//  <item> SFDITEM_FIELD__GPIOH_MODER_MODER9
//    <name> MODER9 </name>
//    <rw> 
//    <i> [Bits 19..18] RW (@ 0x40021C00) Port x configuration bits (y =  0..15) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOH_MODER >> 18) & 0x3), ((GPIOH_MODER = (GPIOH_MODER & ~(0x3UL << 18 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 18 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: GPIOH_MODER_MODER8  ---------------------------------
// SVD Line: 20130

//  <item> SFDITEM_FIELD__GPIOH_MODER_MODER8
//    <name> MODER8 </name>
//    <rw> 
//    <i> [Bits 17..16] RW (@ 0x40021C00) Port x configuration bits (y =  0..15) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOH_MODER >> 16) & 0x3), ((GPIOH_MODER = (GPIOH_MODER & ~(0x3UL << 16 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 16 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: GPIOH_MODER_MODER7  ---------------------------------
// SVD Line: 20137

//  <item> SFDITEM_FIELD__GPIOH_MODER_MODER7
//    <name> MODER7 </name>
//    <rw> 
//    <i> [Bits 15..14] RW (@ 0x40021C00) Port x configuration bits (y =  0..15) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOH_MODER >> 14) & 0x3), ((GPIOH_MODER = (GPIOH_MODER & ~(0x3UL << 14 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 14 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: GPIOH_MODER_MODER6  ---------------------------------
// SVD Line: 20144

//  <item> SFDITEM_FIELD__GPIOH_MODER_MODER6
//    <name> MODER6 </name>
//    <rw> 
//    <i> [Bits 13..12] RW (@ 0x40021C00) Port x configuration bits (y =  0..15) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOH_MODER >> 12) & 0x3), ((GPIOH_MODER = (GPIOH_MODER & ~(0x3UL << 12 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 12 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: GPIOH_MODER_MODER5  ---------------------------------
// SVD Line: 20151

//  <item> SFDITEM_FIELD__GPIOH_MODER_MODER5
//    <name> MODER5 </name>
//    <rw> 
//    <i> [Bits 11..10] RW (@ 0x40021C00) Port x configuration bits (y =  0..15) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOH_MODER >> 10) & 0x3), ((GPIOH_MODER = (GPIOH_MODER & ~(0x3UL << 10 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 10 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: GPIOH_MODER_MODER4  ---------------------------------
// SVD Line: 20158

//  <item> SFDITEM_FIELD__GPIOH_MODER_MODER4
//    <name> MODER4 </name>
//    <rw> 
//    <i> [Bits 9..8] RW (@ 0x40021C00) Port x configuration bits (y =  0..15) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOH_MODER >> 8) & 0x3), ((GPIOH_MODER = (GPIOH_MODER & ~(0x3UL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: GPIOH_MODER_MODER3  ---------------------------------
// SVD Line: 20165

//  <item> SFDITEM_FIELD__GPIOH_MODER_MODER3
//    <name> MODER3 </name>
//    <rw> 
//    <i> [Bits 7..6] RW (@ 0x40021C00) Port x configuration bits (y =  0..15) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOH_MODER >> 6) & 0x3), ((GPIOH_MODER = (GPIOH_MODER & ~(0x3UL << 6 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 6 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: GPIOH_MODER_MODER2  ---------------------------------
// SVD Line: 20172

//  <item> SFDITEM_FIELD__GPIOH_MODER_MODER2
//    <name> MODER2 </name>
//    <rw> 
//    <i> [Bits 5..4] RW (@ 0x40021C00) Port x configuration bits (y =  0..15) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOH_MODER >> 4) & 0x3), ((GPIOH_MODER = (GPIOH_MODER & ~(0x3UL << 4 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 4 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: GPIOH_MODER_MODER1  ---------------------------------
// SVD Line: 20179

//  <item> SFDITEM_FIELD__GPIOH_MODER_MODER1
//    <name> MODER1 </name>
//    <rw> 
//    <i> [Bits 3..2] RW (@ 0x40021C00) Port x configuration bits (y =  0..15) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOH_MODER >> 2) & 0x3), ((GPIOH_MODER = (GPIOH_MODER & ~(0x3UL << 2 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 2 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: GPIOH_MODER_MODER0  ---------------------------------
// SVD Line: 20186

//  <item> SFDITEM_FIELD__GPIOH_MODER_MODER0
//    <name> MODER0 </name>
//    <rw> 
//    <i> [Bits 1..0] RW (@ 0x40021C00) Port x configuration bits (y =  0..15) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOH_MODER >> 0) & 0x3), ((GPIOH_MODER = (GPIOH_MODER & ~(0x3UL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: GPIOH_MODER  ----------------------------------
// SVD Line: 20072

//  <rtree> SFDITEM_REG__GPIOH_MODER
//    <name> MODER </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40021C00) GPIO port mode register </i>
//    <loc> ( (unsigned int)((GPIOH_MODER >> 0) & 0xFFFFFFFF), ((GPIOH_MODER = (GPIOH_MODER & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__GPIOH_MODER_MODER15 </item>
//    <item> SFDITEM_FIELD__GPIOH_MODER_MODER14 </item>
//    <item> SFDITEM_FIELD__GPIOH_MODER_MODER13 </item>
//    <item> SFDITEM_FIELD__GPIOH_MODER_MODER12 </item>
//    <item> SFDITEM_FIELD__GPIOH_MODER_MODER11 </item>
//    <item> SFDITEM_FIELD__GPIOH_MODER_MODER10 </item>
//    <item> SFDITEM_FIELD__GPIOH_MODER_MODER9 </item>
//    <item> SFDITEM_FIELD__GPIOH_MODER_MODER8 </item>
//    <item> SFDITEM_FIELD__GPIOH_MODER_MODER7 </item>
//    <item> SFDITEM_FIELD__GPIOH_MODER_MODER6 </item>
//    <item> SFDITEM_FIELD__GPIOH_MODER_MODER5 </item>
//    <item> SFDITEM_FIELD__GPIOH_MODER_MODER4 </item>
//    <item> SFDITEM_FIELD__GPIOH_MODER_MODER3 </item>
//    <item> SFDITEM_FIELD__GPIOH_MODER_MODER2 </item>
//    <item> SFDITEM_FIELD__GPIOH_MODER_MODER1 </item>
//    <item> SFDITEM_FIELD__GPIOH_MODER_MODER0 </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: GPIOH_OTYPER  ------------------------------
// SVD Line: 20195

unsigned int GPIOH_OTYPER __AT (0x40021C04);



// ------------------------------  Field Item: GPIOH_OTYPER_OT15  ---------------------------------
// SVD Line: 20204

//  <item> SFDITEM_FIELD__GPIOH_OTYPER_OT15
//    <name> OT15 </name>
//    <rw> 
//    <i> [Bit 15] RW (@ 0x40021C04) Port x configuration bits (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOH_OTYPER ) </loc>
//      <o.15..15> OT15
//    </check>
//  </item>
//  


// ------------------------------  Field Item: GPIOH_OTYPER_OT14  ---------------------------------
// SVD Line: 20211

//  <item> SFDITEM_FIELD__GPIOH_OTYPER_OT14
//    <name> OT14 </name>
//    <rw> 
//    <i> [Bit 14] RW (@ 0x40021C04) Port x configuration bits (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOH_OTYPER ) </loc>
//      <o.14..14> OT14
//    </check>
//  </item>
//  


// ------------------------------  Field Item: GPIOH_OTYPER_OT13  ---------------------------------
// SVD Line: 20218

//  <item> SFDITEM_FIELD__GPIOH_OTYPER_OT13
//    <name> OT13 </name>
//    <rw> 
//    <i> [Bit 13] RW (@ 0x40021C04) Port x configuration bits (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOH_OTYPER ) </loc>
//      <o.13..13> OT13
//    </check>
//  </item>
//  


// ------------------------------  Field Item: GPIOH_OTYPER_OT12  ---------------------------------
// SVD Line: 20225

//  <item> SFDITEM_FIELD__GPIOH_OTYPER_OT12
//    <name> OT12 </name>
//    <rw> 
//    <i> [Bit 12] RW (@ 0x40021C04) Port x configuration bits (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOH_OTYPER ) </loc>
//      <o.12..12> OT12
//    </check>
//  </item>
//  


// ------------------------------  Field Item: GPIOH_OTYPER_OT11  ---------------------------------
// SVD Line: 20232

//  <item> SFDITEM_FIELD__GPIOH_OTYPER_OT11
//    <name> OT11 </name>
//    <rw> 
//    <i> [Bit 11] RW (@ 0x40021C04) Port x configuration bits (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOH_OTYPER ) </loc>
//      <o.11..11> OT11
//    </check>
//  </item>
//  


// ------------------------------  Field Item: GPIOH_OTYPER_OT10  ---------------------------------
// SVD Line: 20239

//  <item> SFDITEM_FIELD__GPIOH_OTYPER_OT10
//    <name> OT10 </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x40021C04) Port x configuration bits (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOH_OTYPER ) </loc>
//      <o.10..10> OT10
//    </check>
//  </item>
//  


// ------------------------------  Field Item: GPIOH_OTYPER_OT9  ----------------------------------
// SVD Line: 20246

//  <item> SFDITEM_FIELD__GPIOH_OTYPER_OT9
//    <name> OT9 </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x40021C04) Port x configuration bits (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOH_OTYPER ) </loc>
//      <o.9..9> OT9
//    </check>
//  </item>
//  


// ------------------------------  Field Item: GPIOH_OTYPER_OT8  ----------------------------------
// SVD Line: 20253

//  <item> SFDITEM_FIELD__GPIOH_OTYPER_OT8
//    <name> OT8 </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x40021C04) Port x configuration bits (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOH_OTYPER ) </loc>
//      <o.8..8> OT8
//    </check>
//  </item>
//  


// ------------------------------  Field Item: GPIOH_OTYPER_OT7  ----------------------------------
// SVD Line: 20260

//  <item> SFDITEM_FIELD__GPIOH_OTYPER_OT7
//    <name> OT7 </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x40021C04) Port x configuration bits (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOH_OTYPER ) </loc>
//      <o.7..7> OT7
//    </check>
//  </item>
//  


// ------------------------------  Field Item: GPIOH_OTYPER_OT6  ----------------------------------
// SVD Line: 20267

//  <item> SFDITEM_FIELD__GPIOH_OTYPER_OT6
//    <name> OT6 </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x40021C04) Port x configuration bits (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOH_OTYPER ) </loc>
//      <o.6..6> OT6
//    </check>
//  </item>
//  


// ------------------------------  Field Item: GPIOH_OTYPER_OT5  ----------------------------------
// SVD Line: 20274

//  <item> SFDITEM_FIELD__GPIOH_OTYPER_OT5
//    <name> OT5 </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x40021C04) Port x configuration bits (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOH_OTYPER ) </loc>
//      <o.5..5> OT5
//    </check>
//  </item>
//  


// ------------------------------  Field Item: GPIOH_OTYPER_OT4  ----------------------------------
// SVD Line: 20281

//  <item> SFDITEM_FIELD__GPIOH_OTYPER_OT4
//    <name> OT4 </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x40021C04) Port x configuration bits (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOH_OTYPER ) </loc>
//      <o.4..4> OT4
//    </check>
//  </item>
//  


// ------------------------------  Field Item: GPIOH_OTYPER_OT3  ----------------------------------
// SVD Line: 20288

//  <item> SFDITEM_FIELD__GPIOH_OTYPER_OT3
//    <name> OT3 </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x40021C04) Port x configuration bits (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOH_OTYPER ) </loc>
//      <o.3..3> OT3
//    </check>
//  </item>
//  


// ------------------------------  Field Item: GPIOH_OTYPER_OT2  ----------------------------------
// SVD Line: 20295

//  <item> SFDITEM_FIELD__GPIOH_OTYPER_OT2
//    <name> OT2 </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x40021C04) Port x configuration bits (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOH_OTYPER ) </loc>
//      <o.2..2> OT2
//    </check>
//  </item>
//  


// ------------------------------  Field Item: GPIOH_OTYPER_OT1  ----------------------------------
// SVD Line: 20302

//  <item> SFDITEM_FIELD__GPIOH_OTYPER_OT1
//    <name> OT1 </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x40021C04) Port x configuration bits (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOH_OTYPER ) </loc>
//      <o.1..1> OT1
//    </check>
//  </item>
//  


// ------------------------------  Field Item: GPIOH_OTYPER_OT0  ----------------------------------
// SVD Line: 20309

//  <item> SFDITEM_FIELD__GPIOH_OTYPER_OT0
//    <name> OT0 </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40021C04) Port x configuration bits (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOH_OTYPER ) </loc>
//      <o.0..0> OT0
//    </check>
//  </item>
//  


// ------------------------------  Register RTree: GPIOH_OTYPER  ----------------------------------
// SVD Line: 20195

//  <rtree> SFDITEM_REG__GPIOH_OTYPER
//    <name> OTYPER </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40021C04) GPIO port output type register </i>
//    <loc> ( (unsigned int)((GPIOH_OTYPER >> 0) & 0xFFFFFFFF), ((GPIOH_OTYPER = (GPIOH_OTYPER & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__GPIOH_OTYPER_OT15 </item>
//    <item> SFDITEM_FIELD__GPIOH_OTYPER_OT14 </item>
//    <item> SFDITEM_FIELD__GPIOH_OTYPER_OT13 </item>
//    <item> SFDITEM_FIELD__GPIOH_OTYPER_OT12 </item>
//    <item> SFDITEM_FIELD__GPIOH_OTYPER_OT11 </item>
//    <item> SFDITEM_FIELD__GPIOH_OTYPER_OT10 </item>
//    <item> SFDITEM_FIELD__GPIOH_OTYPER_OT9 </item>
//    <item> SFDITEM_FIELD__GPIOH_OTYPER_OT8 </item>
//    <item> SFDITEM_FIELD__GPIOH_OTYPER_OT7 </item>
//    <item> SFDITEM_FIELD__GPIOH_OTYPER_OT6 </item>
//    <item> SFDITEM_FIELD__GPIOH_OTYPER_OT5 </item>
//    <item> SFDITEM_FIELD__GPIOH_OTYPER_OT4 </item>
//    <item> SFDITEM_FIELD__GPIOH_OTYPER_OT3 </item>
//    <item> SFDITEM_FIELD__GPIOH_OTYPER_OT2 </item>
//    <item> SFDITEM_FIELD__GPIOH_OTYPER_OT1 </item>
//    <item> SFDITEM_FIELD__GPIOH_OTYPER_OT0 </item>
//  </rtree>
//  


// --------------------------  Register Item Address: GPIOH_OSPEEDR  ------------------------------
// SVD Line: 20318

unsigned int GPIOH_OSPEEDR __AT (0x40021C08);



// ---------------------------  Field Item: GPIOH_OSPEEDR_OSPEEDR15  ------------------------------
// SVD Line: 20328

//  <item> SFDITEM_FIELD__GPIOH_OSPEEDR_OSPEEDR15
//    <name> OSPEEDR15 </name>
//    <rw> 
//    <i> [Bits 31..30] RW (@ 0x40021C08) Port x configuration bits (y =  0..15) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOH_OSPEEDR >> 30) & 0x3), ((GPIOH_OSPEEDR = (GPIOH_OSPEEDR & ~(0x3UL << 30 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 30 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Field Item: GPIOH_OSPEEDR_OSPEEDR14  ------------------------------
// SVD Line: 20335

//  <item> SFDITEM_FIELD__GPIOH_OSPEEDR_OSPEEDR14
//    <name> OSPEEDR14 </name>
//    <rw> 
//    <i> [Bits 29..28] RW (@ 0x40021C08) Port x configuration bits (y =  0..15) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOH_OSPEEDR >> 28) & 0x3), ((GPIOH_OSPEEDR = (GPIOH_OSPEEDR & ~(0x3UL << 28 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 28 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Field Item: GPIOH_OSPEEDR_OSPEEDR13  ------------------------------
// SVD Line: 20342

//  <item> SFDITEM_FIELD__GPIOH_OSPEEDR_OSPEEDR13
//    <name> OSPEEDR13 </name>
//    <rw> 
//    <i> [Bits 27..26] RW (@ 0x40021C08) Port x configuration bits (y =  0..15) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOH_OSPEEDR >> 26) & 0x3), ((GPIOH_OSPEEDR = (GPIOH_OSPEEDR & ~(0x3UL << 26 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 26 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Field Item: GPIOH_OSPEEDR_OSPEEDR12  ------------------------------
// SVD Line: 20349

//  <item> SFDITEM_FIELD__GPIOH_OSPEEDR_OSPEEDR12
//    <name> OSPEEDR12 </name>
//    <rw> 
//    <i> [Bits 25..24] RW (@ 0x40021C08) Port x configuration bits (y =  0..15) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOH_OSPEEDR >> 24) & 0x3), ((GPIOH_OSPEEDR = (GPIOH_OSPEEDR & ~(0x3UL << 24 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 24 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Field Item: GPIOH_OSPEEDR_OSPEEDR11  ------------------------------
// SVD Line: 20356

//  <item> SFDITEM_FIELD__GPIOH_OSPEEDR_OSPEEDR11
//    <name> OSPEEDR11 </name>
//    <rw> 
//    <i> [Bits 23..22] RW (@ 0x40021C08) Port x configuration bits (y =  0..15) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOH_OSPEEDR >> 22) & 0x3), ((GPIOH_OSPEEDR = (GPIOH_OSPEEDR & ~(0x3UL << 22 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 22 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Field Item: GPIOH_OSPEEDR_OSPEEDR10  ------------------------------
// SVD Line: 20363

//  <item> SFDITEM_FIELD__GPIOH_OSPEEDR_OSPEEDR10
//    <name> OSPEEDR10 </name>
//    <rw> 
//    <i> [Bits 21..20] RW (@ 0x40021C08) Port x configuration bits (y =  0..15) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOH_OSPEEDR >> 20) & 0x3), ((GPIOH_OSPEEDR = (GPIOH_OSPEEDR & ~(0x3UL << 20 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 20 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Field Item: GPIOH_OSPEEDR_OSPEEDR9  -------------------------------
// SVD Line: 20370

//  <item> SFDITEM_FIELD__GPIOH_OSPEEDR_OSPEEDR9
//    <name> OSPEEDR9 </name>
//    <rw> 
//    <i> [Bits 19..18] RW (@ 0x40021C08) Port x configuration bits (y =  0..15) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOH_OSPEEDR >> 18) & 0x3), ((GPIOH_OSPEEDR = (GPIOH_OSPEEDR & ~(0x3UL << 18 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 18 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Field Item: GPIOH_OSPEEDR_OSPEEDR8  -------------------------------
// SVD Line: 20377

//  <item> SFDITEM_FIELD__GPIOH_OSPEEDR_OSPEEDR8
//    <name> OSPEEDR8 </name>
//    <rw> 
//    <i> [Bits 17..16] RW (@ 0x40021C08) Port x configuration bits (y =  0..15) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOH_OSPEEDR >> 16) & 0x3), ((GPIOH_OSPEEDR = (GPIOH_OSPEEDR & ~(0x3UL << 16 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 16 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Field Item: GPIOH_OSPEEDR_OSPEEDR7  -------------------------------
// SVD Line: 20384

//  <item> SFDITEM_FIELD__GPIOH_OSPEEDR_OSPEEDR7
//    <name> OSPEEDR7 </name>
//    <rw> 
//    <i> [Bits 15..14] RW (@ 0x40021C08) Port x configuration bits (y =  0..15) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOH_OSPEEDR >> 14) & 0x3), ((GPIOH_OSPEEDR = (GPIOH_OSPEEDR & ~(0x3UL << 14 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 14 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Field Item: GPIOH_OSPEEDR_OSPEEDR6  -------------------------------
// SVD Line: 20391

//  <item> SFDITEM_FIELD__GPIOH_OSPEEDR_OSPEEDR6
//    <name> OSPEEDR6 </name>
//    <rw> 
//    <i> [Bits 13..12] RW (@ 0x40021C08) Port x configuration bits (y =  0..15) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOH_OSPEEDR >> 12) & 0x3), ((GPIOH_OSPEEDR = (GPIOH_OSPEEDR & ~(0x3UL << 12 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 12 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Field Item: GPIOH_OSPEEDR_OSPEEDR5  -------------------------------
// SVD Line: 20398

//  <item> SFDITEM_FIELD__GPIOH_OSPEEDR_OSPEEDR5
//    <name> OSPEEDR5 </name>
//    <rw> 
//    <i> [Bits 11..10] RW (@ 0x40021C08) Port x configuration bits (y =  0..15) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOH_OSPEEDR >> 10) & 0x3), ((GPIOH_OSPEEDR = (GPIOH_OSPEEDR & ~(0x3UL << 10 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 10 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Field Item: GPIOH_OSPEEDR_OSPEEDR4  -------------------------------
// SVD Line: 20405

//  <item> SFDITEM_FIELD__GPIOH_OSPEEDR_OSPEEDR4
//    <name> OSPEEDR4 </name>
//    <rw> 
//    <i> [Bits 9..8] RW (@ 0x40021C08) Port x configuration bits (y =  0..15) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOH_OSPEEDR >> 8) & 0x3), ((GPIOH_OSPEEDR = (GPIOH_OSPEEDR & ~(0x3UL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Field Item: GPIOH_OSPEEDR_OSPEEDR3  -------------------------------
// SVD Line: 20412

//  <item> SFDITEM_FIELD__GPIOH_OSPEEDR_OSPEEDR3
//    <name> OSPEEDR3 </name>
//    <rw> 
//    <i> [Bits 7..6] RW (@ 0x40021C08) Port x configuration bits (y =  0..15) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOH_OSPEEDR >> 6) & 0x3), ((GPIOH_OSPEEDR = (GPIOH_OSPEEDR & ~(0x3UL << 6 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 6 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Field Item: GPIOH_OSPEEDR_OSPEEDR2  -------------------------------
// SVD Line: 20419

//  <item> SFDITEM_FIELD__GPIOH_OSPEEDR_OSPEEDR2
//    <name> OSPEEDR2 </name>
//    <rw> 
//    <i> [Bits 5..4] RW (@ 0x40021C08) Port x configuration bits (y =  0..15) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOH_OSPEEDR >> 4) & 0x3), ((GPIOH_OSPEEDR = (GPIOH_OSPEEDR & ~(0x3UL << 4 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 4 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Field Item: GPIOH_OSPEEDR_OSPEEDR1  -------------------------------
// SVD Line: 20426

//  <item> SFDITEM_FIELD__GPIOH_OSPEEDR_OSPEEDR1
//    <name> OSPEEDR1 </name>
//    <rw> 
//    <i> [Bits 3..2] RW (@ 0x40021C08) Port x configuration bits (y =  0..15) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOH_OSPEEDR >> 2) & 0x3), ((GPIOH_OSPEEDR = (GPIOH_OSPEEDR & ~(0x3UL << 2 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 2 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Field Item: GPIOH_OSPEEDR_OSPEEDR0  -------------------------------
// SVD Line: 20433

//  <item> SFDITEM_FIELD__GPIOH_OSPEEDR_OSPEEDR0
//    <name> OSPEEDR0 </name>
//    <rw> 
//    <i> [Bits 1..0] RW (@ 0x40021C08) Port x configuration bits (y =  0..15) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOH_OSPEEDR >> 0) & 0x3), ((GPIOH_OSPEEDR = (GPIOH_OSPEEDR & ~(0x3UL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Register RTree: GPIOH_OSPEEDR  ---------------------------------
// SVD Line: 20318

//  <rtree> SFDITEM_REG__GPIOH_OSPEEDR
//    <name> OSPEEDR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40021C08) GPIO port output speed  register </i>
//    <loc> ( (unsigned int)((GPIOH_OSPEEDR >> 0) & 0xFFFFFFFF), ((GPIOH_OSPEEDR = (GPIOH_OSPEEDR & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__GPIOH_OSPEEDR_OSPEEDR15 </item>
//    <item> SFDITEM_FIELD__GPIOH_OSPEEDR_OSPEEDR14 </item>
//    <item> SFDITEM_FIELD__GPIOH_OSPEEDR_OSPEEDR13 </item>
//    <item> SFDITEM_FIELD__GPIOH_OSPEEDR_OSPEEDR12 </item>
//    <item> SFDITEM_FIELD__GPIOH_OSPEEDR_OSPEEDR11 </item>
//    <item> SFDITEM_FIELD__GPIOH_OSPEEDR_OSPEEDR10 </item>
//    <item> SFDITEM_FIELD__GPIOH_OSPEEDR_OSPEEDR9 </item>
//    <item> SFDITEM_FIELD__GPIOH_OSPEEDR_OSPEEDR8 </item>
//    <item> SFDITEM_FIELD__GPIOH_OSPEEDR_OSPEEDR7 </item>
//    <item> SFDITEM_FIELD__GPIOH_OSPEEDR_OSPEEDR6 </item>
//    <item> SFDITEM_FIELD__GPIOH_OSPEEDR_OSPEEDR5 </item>
//    <item> SFDITEM_FIELD__GPIOH_OSPEEDR_OSPEEDR4 </item>
//    <item> SFDITEM_FIELD__GPIOH_OSPEEDR_OSPEEDR3 </item>
//    <item> SFDITEM_FIELD__GPIOH_OSPEEDR_OSPEEDR2 </item>
//    <item> SFDITEM_FIELD__GPIOH_OSPEEDR_OSPEEDR1 </item>
//    <item> SFDITEM_FIELD__GPIOH_OSPEEDR_OSPEEDR0 </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: GPIOH_PUPDR  -------------------------------
// SVD Line: 20442

unsigned int GPIOH_PUPDR __AT (0x40021C0C);



// -----------------------------  Field Item: GPIOH_PUPDR_PUPDR15  --------------------------------
// SVD Line: 20452

//  <item> SFDITEM_FIELD__GPIOH_PUPDR_PUPDR15
//    <name> PUPDR15 </name>
//    <rw> 
//    <i> [Bits 31..30] RW (@ 0x40021C0C) Port x configuration bits (y =  0..15) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOH_PUPDR >> 30) & 0x3), ((GPIOH_PUPDR = (GPIOH_PUPDR & ~(0x3UL << 30 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 30 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: GPIOH_PUPDR_PUPDR14  --------------------------------
// SVD Line: 20459

//  <item> SFDITEM_FIELD__GPIOH_PUPDR_PUPDR14
//    <name> PUPDR14 </name>
//    <rw> 
//    <i> [Bits 29..28] RW (@ 0x40021C0C) Port x configuration bits (y =  0..15) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOH_PUPDR >> 28) & 0x3), ((GPIOH_PUPDR = (GPIOH_PUPDR & ~(0x3UL << 28 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 28 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: GPIOH_PUPDR_PUPDR13  --------------------------------
// SVD Line: 20466

//  <item> SFDITEM_FIELD__GPIOH_PUPDR_PUPDR13
//    <name> PUPDR13 </name>
//    <rw> 
//    <i> [Bits 27..26] RW (@ 0x40021C0C) Port x configuration bits (y =  0..15) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOH_PUPDR >> 26) & 0x3), ((GPIOH_PUPDR = (GPIOH_PUPDR & ~(0x3UL << 26 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 26 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: GPIOH_PUPDR_PUPDR12  --------------------------------
// SVD Line: 20473

//  <item> SFDITEM_FIELD__GPIOH_PUPDR_PUPDR12
//    <name> PUPDR12 </name>
//    <rw> 
//    <i> [Bits 25..24] RW (@ 0x40021C0C) Port x configuration bits (y =  0..15) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOH_PUPDR >> 24) & 0x3), ((GPIOH_PUPDR = (GPIOH_PUPDR & ~(0x3UL << 24 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 24 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: GPIOH_PUPDR_PUPDR11  --------------------------------
// SVD Line: 20480

//  <item> SFDITEM_FIELD__GPIOH_PUPDR_PUPDR11
//    <name> PUPDR11 </name>
//    <rw> 
//    <i> [Bits 23..22] RW (@ 0x40021C0C) Port x configuration bits (y =  0..15) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOH_PUPDR >> 22) & 0x3), ((GPIOH_PUPDR = (GPIOH_PUPDR & ~(0x3UL << 22 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 22 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: GPIOH_PUPDR_PUPDR10  --------------------------------
// SVD Line: 20487

//  <item> SFDITEM_FIELD__GPIOH_PUPDR_PUPDR10
//    <name> PUPDR10 </name>
//    <rw> 
//    <i> [Bits 21..20] RW (@ 0x40021C0C) Port x configuration bits (y =  0..15) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOH_PUPDR >> 20) & 0x3), ((GPIOH_PUPDR = (GPIOH_PUPDR & ~(0x3UL << 20 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 20 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: GPIOH_PUPDR_PUPDR9  ---------------------------------
// SVD Line: 20494

//  <item> SFDITEM_FIELD__GPIOH_PUPDR_PUPDR9
//    <name> PUPDR9 </name>
//    <rw> 
//    <i> [Bits 19..18] RW (@ 0x40021C0C) Port x configuration bits (y =  0..15) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOH_PUPDR >> 18) & 0x3), ((GPIOH_PUPDR = (GPIOH_PUPDR & ~(0x3UL << 18 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 18 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: GPIOH_PUPDR_PUPDR8  ---------------------------------
// SVD Line: 20501

//  <item> SFDITEM_FIELD__GPIOH_PUPDR_PUPDR8
//    <name> PUPDR8 </name>
//    <rw> 
//    <i> [Bits 17..16] RW (@ 0x40021C0C) Port x configuration bits (y =  0..15) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOH_PUPDR >> 16) & 0x3), ((GPIOH_PUPDR = (GPIOH_PUPDR & ~(0x3UL << 16 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 16 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: GPIOH_PUPDR_PUPDR7  ---------------------------------
// SVD Line: 20508

//  <item> SFDITEM_FIELD__GPIOH_PUPDR_PUPDR7
//    <name> PUPDR7 </name>
//    <rw> 
//    <i> [Bits 15..14] RW (@ 0x40021C0C) Port x configuration bits (y =  0..15) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOH_PUPDR >> 14) & 0x3), ((GPIOH_PUPDR = (GPIOH_PUPDR & ~(0x3UL << 14 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 14 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: GPIOH_PUPDR_PUPDR6  ---------------------------------
// SVD Line: 20515

//  <item> SFDITEM_FIELD__GPIOH_PUPDR_PUPDR6
//    <name> PUPDR6 </name>
//    <rw> 
//    <i> [Bits 13..12] RW (@ 0x40021C0C) Port x configuration bits (y =  0..15) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOH_PUPDR >> 12) & 0x3), ((GPIOH_PUPDR = (GPIOH_PUPDR & ~(0x3UL << 12 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 12 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: GPIOH_PUPDR_PUPDR5  ---------------------------------
// SVD Line: 20522

//  <item> SFDITEM_FIELD__GPIOH_PUPDR_PUPDR5
//    <name> PUPDR5 </name>
//    <rw> 
//    <i> [Bits 11..10] RW (@ 0x40021C0C) Port x configuration bits (y =  0..15) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOH_PUPDR >> 10) & 0x3), ((GPIOH_PUPDR = (GPIOH_PUPDR & ~(0x3UL << 10 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 10 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: GPIOH_PUPDR_PUPDR4  ---------------------------------
// SVD Line: 20529

//  <item> SFDITEM_FIELD__GPIOH_PUPDR_PUPDR4
//    <name> PUPDR4 </name>
//    <rw> 
//    <i> [Bits 9..8] RW (@ 0x40021C0C) Port x configuration bits (y =  0..15) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOH_PUPDR >> 8) & 0x3), ((GPIOH_PUPDR = (GPIOH_PUPDR & ~(0x3UL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: GPIOH_PUPDR_PUPDR3  ---------------------------------
// SVD Line: 20536

//  <item> SFDITEM_FIELD__GPIOH_PUPDR_PUPDR3
//    <name> PUPDR3 </name>
//    <rw> 
//    <i> [Bits 7..6] RW (@ 0x40021C0C) Port x configuration bits (y =  0..15) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOH_PUPDR >> 6) & 0x3), ((GPIOH_PUPDR = (GPIOH_PUPDR & ~(0x3UL << 6 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 6 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: GPIOH_PUPDR_PUPDR2  ---------------------------------
// SVD Line: 20543

//  <item> SFDITEM_FIELD__GPIOH_PUPDR_PUPDR2
//    <name> PUPDR2 </name>
//    <rw> 
//    <i> [Bits 5..4] RW (@ 0x40021C0C) Port x configuration bits (y =  0..15) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOH_PUPDR >> 4) & 0x3), ((GPIOH_PUPDR = (GPIOH_PUPDR & ~(0x3UL << 4 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 4 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: GPIOH_PUPDR_PUPDR1  ---------------------------------
// SVD Line: 20550

//  <item> SFDITEM_FIELD__GPIOH_PUPDR_PUPDR1
//    <name> PUPDR1 </name>
//    <rw> 
//    <i> [Bits 3..2] RW (@ 0x40021C0C) Port x configuration bits (y =  0..15) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOH_PUPDR >> 2) & 0x3), ((GPIOH_PUPDR = (GPIOH_PUPDR & ~(0x3UL << 2 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 2 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: GPIOH_PUPDR_PUPDR0  ---------------------------------
// SVD Line: 20557

//  <item> SFDITEM_FIELD__GPIOH_PUPDR_PUPDR0
//    <name> PUPDR0 </name>
//    <rw> 
//    <i> [Bits 1..0] RW (@ 0x40021C0C) Port x configuration bits (y =  0..15) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOH_PUPDR >> 0) & 0x3), ((GPIOH_PUPDR = (GPIOH_PUPDR & ~(0x3UL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: GPIOH_PUPDR  ----------------------------------
// SVD Line: 20442

//  <rtree> SFDITEM_REG__GPIOH_PUPDR
//    <name> PUPDR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40021C0C) GPIO port pull-up/pull-down  register </i>
//    <loc> ( (unsigned int)((GPIOH_PUPDR >> 0) & 0xFFFFFFFF), ((GPIOH_PUPDR = (GPIOH_PUPDR & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__GPIOH_PUPDR_PUPDR15 </item>
//    <item> SFDITEM_FIELD__GPIOH_PUPDR_PUPDR14 </item>
//    <item> SFDITEM_FIELD__GPIOH_PUPDR_PUPDR13 </item>
//    <item> SFDITEM_FIELD__GPIOH_PUPDR_PUPDR12 </item>
//    <item> SFDITEM_FIELD__GPIOH_PUPDR_PUPDR11 </item>
//    <item> SFDITEM_FIELD__GPIOH_PUPDR_PUPDR10 </item>
//    <item> SFDITEM_FIELD__GPIOH_PUPDR_PUPDR9 </item>
//    <item> SFDITEM_FIELD__GPIOH_PUPDR_PUPDR8 </item>
//    <item> SFDITEM_FIELD__GPIOH_PUPDR_PUPDR7 </item>
//    <item> SFDITEM_FIELD__GPIOH_PUPDR_PUPDR6 </item>
//    <item> SFDITEM_FIELD__GPIOH_PUPDR_PUPDR5 </item>
//    <item> SFDITEM_FIELD__GPIOH_PUPDR_PUPDR4 </item>
//    <item> SFDITEM_FIELD__GPIOH_PUPDR_PUPDR3 </item>
//    <item> SFDITEM_FIELD__GPIOH_PUPDR_PUPDR2 </item>
//    <item> SFDITEM_FIELD__GPIOH_PUPDR_PUPDR1 </item>
//    <item> SFDITEM_FIELD__GPIOH_PUPDR_PUPDR0 </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: GPIOH_IDR  --------------------------------
// SVD Line: 20566

unsigned int GPIOH_IDR __AT (0x40021C10);



// -------------------------------  Field Item: GPIOH_IDR_IDR15  ----------------------------------
// SVD Line: 20575

//  <item> SFDITEM_FIELD__GPIOH_IDR_IDR15
//    <name> IDR15 </name>
//    <r> 
//    <i> [Bit 15] RO (@ 0x40021C10) Port input data (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOH_IDR ) </loc>
//      <o.15..15> IDR15
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOH_IDR_IDR14  ----------------------------------
// SVD Line: 20582

//  <item> SFDITEM_FIELD__GPIOH_IDR_IDR14
//    <name> IDR14 </name>
//    <r> 
//    <i> [Bit 14] RO (@ 0x40021C10) Port input data (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOH_IDR ) </loc>
//      <o.14..14> IDR14
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOH_IDR_IDR13  ----------------------------------
// SVD Line: 20589

//  <item> SFDITEM_FIELD__GPIOH_IDR_IDR13
//    <name> IDR13 </name>
//    <r> 
//    <i> [Bit 13] RO (@ 0x40021C10) Port input data (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOH_IDR ) </loc>
//      <o.13..13> IDR13
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOH_IDR_IDR12  ----------------------------------
// SVD Line: 20596

//  <item> SFDITEM_FIELD__GPIOH_IDR_IDR12
//    <name> IDR12 </name>
//    <r> 
//    <i> [Bit 12] RO (@ 0x40021C10) Port input data (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOH_IDR ) </loc>
//      <o.12..12> IDR12
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOH_IDR_IDR11  ----------------------------------
// SVD Line: 20603

//  <item> SFDITEM_FIELD__GPIOH_IDR_IDR11
//    <name> IDR11 </name>
//    <r> 
//    <i> [Bit 11] RO (@ 0x40021C10) Port input data (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOH_IDR ) </loc>
//      <o.11..11> IDR11
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOH_IDR_IDR10  ----------------------------------
// SVD Line: 20610

//  <item> SFDITEM_FIELD__GPIOH_IDR_IDR10
//    <name> IDR10 </name>
//    <r> 
//    <i> [Bit 10] RO (@ 0x40021C10) Port input data (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOH_IDR ) </loc>
//      <o.10..10> IDR10
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOH_IDR_IDR9  -----------------------------------
// SVD Line: 20617

//  <item> SFDITEM_FIELD__GPIOH_IDR_IDR9
//    <name> IDR9 </name>
//    <r> 
//    <i> [Bit 9] RO (@ 0x40021C10) Port input data (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOH_IDR ) </loc>
//      <o.9..9> IDR9
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOH_IDR_IDR8  -----------------------------------
// SVD Line: 20624

//  <item> SFDITEM_FIELD__GPIOH_IDR_IDR8
//    <name> IDR8 </name>
//    <r> 
//    <i> [Bit 8] RO (@ 0x40021C10) Port input data (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOH_IDR ) </loc>
//      <o.8..8> IDR8
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOH_IDR_IDR7  -----------------------------------
// SVD Line: 20631

//  <item> SFDITEM_FIELD__GPIOH_IDR_IDR7
//    <name> IDR7 </name>
//    <r> 
//    <i> [Bit 7] RO (@ 0x40021C10) Port input data (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOH_IDR ) </loc>
//      <o.7..7> IDR7
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOH_IDR_IDR6  -----------------------------------
// SVD Line: 20638

//  <item> SFDITEM_FIELD__GPIOH_IDR_IDR6
//    <name> IDR6 </name>
//    <r> 
//    <i> [Bit 6] RO (@ 0x40021C10) Port input data (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOH_IDR ) </loc>
//      <o.6..6> IDR6
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOH_IDR_IDR5  -----------------------------------
// SVD Line: 20645

//  <item> SFDITEM_FIELD__GPIOH_IDR_IDR5
//    <name> IDR5 </name>
//    <r> 
//    <i> [Bit 5] RO (@ 0x40021C10) Port input data (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOH_IDR ) </loc>
//      <o.5..5> IDR5
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOH_IDR_IDR4  -----------------------------------
// SVD Line: 20652

//  <item> SFDITEM_FIELD__GPIOH_IDR_IDR4
//    <name> IDR4 </name>
//    <r> 
//    <i> [Bit 4] RO (@ 0x40021C10) Port input data (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOH_IDR ) </loc>
//      <o.4..4> IDR4
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOH_IDR_IDR3  -----------------------------------
// SVD Line: 20659

//  <item> SFDITEM_FIELD__GPIOH_IDR_IDR3
//    <name> IDR3 </name>
//    <r> 
//    <i> [Bit 3] RO (@ 0x40021C10) Port input data (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOH_IDR ) </loc>
//      <o.3..3> IDR3
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOH_IDR_IDR2  -----------------------------------
// SVD Line: 20666

//  <item> SFDITEM_FIELD__GPIOH_IDR_IDR2
//    <name> IDR2 </name>
//    <r> 
//    <i> [Bit 2] RO (@ 0x40021C10) Port input data (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOH_IDR ) </loc>
//      <o.2..2> IDR2
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOH_IDR_IDR1  -----------------------------------
// SVD Line: 20673

//  <item> SFDITEM_FIELD__GPIOH_IDR_IDR1
//    <name> IDR1 </name>
//    <r> 
//    <i> [Bit 1] RO (@ 0x40021C10) Port input data (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOH_IDR ) </loc>
//      <o.1..1> IDR1
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOH_IDR_IDR0  -----------------------------------
// SVD Line: 20680

//  <item> SFDITEM_FIELD__GPIOH_IDR_IDR0
//    <name> IDR0 </name>
//    <r> 
//    <i> [Bit 0] RO (@ 0x40021C10) Port input data (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOH_IDR ) </loc>
//      <o.0..0> IDR0
//    </check>
//  </item>
//  


// --------------------------------  Register RTree: GPIOH_IDR  -----------------------------------
// SVD Line: 20566

//  <rtree> SFDITEM_REG__GPIOH_IDR
//    <name> IDR </name>
//    <r> 
//    <i> [Bits 31..0] RO (@ 0x40021C10) GPIO port input data register </i>
//    <loc> ( (unsigned int)((GPIOH_IDR >> 0) & 0xFFFFFFFF) ) </loc>
//    <item> SFDITEM_FIELD__GPIOH_IDR_IDR15 </item>
//    <item> SFDITEM_FIELD__GPIOH_IDR_IDR14 </item>
//    <item> SFDITEM_FIELD__GPIOH_IDR_IDR13 </item>
//    <item> SFDITEM_FIELD__GPIOH_IDR_IDR12 </item>
//    <item> SFDITEM_FIELD__GPIOH_IDR_IDR11 </item>
//    <item> SFDITEM_FIELD__GPIOH_IDR_IDR10 </item>
//    <item> SFDITEM_FIELD__GPIOH_IDR_IDR9 </item>
//    <item> SFDITEM_FIELD__GPIOH_IDR_IDR8 </item>
//    <item> SFDITEM_FIELD__GPIOH_IDR_IDR7 </item>
//    <item> SFDITEM_FIELD__GPIOH_IDR_IDR6 </item>
//    <item> SFDITEM_FIELD__GPIOH_IDR_IDR5 </item>
//    <item> SFDITEM_FIELD__GPIOH_IDR_IDR4 </item>
//    <item> SFDITEM_FIELD__GPIOH_IDR_IDR3 </item>
//    <item> SFDITEM_FIELD__GPIOH_IDR_IDR2 </item>
//    <item> SFDITEM_FIELD__GPIOH_IDR_IDR1 </item>
//    <item> SFDITEM_FIELD__GPIOH_IDR_IDR0 </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: GPIOH_ODR  --------------------------------
// SVD Line: 20689

unsigned int GPIOH_ODR __AT (0x40021C14);



// -------------------------------  Field Item: GPIOH_ODR_ODR15  ----------------------------------
// SVD Line: 20698

//  <item> SFDITEM_FIELD__GPIOH_ODR_ODR15
//    <name> ODR15 </name>
//    <rw> 
//    <i> [Bit 15] RW (@ 0x40021C14) Port output data (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOH_ODR ) </loc>
//      <o.15..15> ODR15
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOH_ODR_ODR14  ----------------------------------
// SVD Line: 20705

//  <item> SFDITEM_FIELD__GPIOH_ODR_ODR14
//    <name> ODR14 </name>
//    <rw> 
//    <i> [Bit 14] RW (@ 0x40021C14) Port output data (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOH_ODR ) </loc>
//      <o.14..14> ODR14
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOH_ODR_ODR13  ----------------------------------
// SVD Line: 20712

//  <item> SFDITEM_FIELD__GPIOH_ODR_ODR13
//    <name> ODR13 </name>
//    <rw> 
//    <i> [Bit 13] RW (@ 0x40021C14) Port output data (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOH_ODR ) </loc>
//      <o.13..13> ODR13
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOH_ODR_ODR12  ----------------------------------
// SVD Line: 20719

//  <item> SFDITEM_FIELD__GPIOH_ODR_ODR12
//    <name> ODR12 </name>
//    <rw> 
//    <i> [Bit 12] RW (@ 0x40021C14) Port output data (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOH_ODR ) </loc>
//      <o.12..12> ODR12
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOH_ODR_ODR11  ----------------------------------
// SVD Line: 20726

//  <item> SFDITEM_FIELD__GPIOH_ODR_ODR11
//    <name> ODR11 </name>
//    <rw> 
//    <i> [Bit 11] RW (@ 0x40021C14) Port output data (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOH_ODR ) </loc>
//      <o.11..11> ODR11
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOH_ODR_ODR10  ----------------------------------
// SVD Line: 20733

//  <item> SFDITEM_FIELD__GPIOH_ODR_ODR10
//    <name> ODR10 </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x40021C14) Port output data (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOH_ODR ) </loc>
//      <o.10..10> ODR10
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOH_ODR_ODR9  -----------------------------------
// SVD Line: 20740

//  <item> SFDITEM_FIELD__GPIOH_ODR_ODR9
//    <name> ODR9 </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x40021C14) Port output data (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOH_ODR ) </loc>
//      <o.9..9> ODR9
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOH_ODR_ODR8  -----------------------------------
// SVD Line: 20747

//  <item> SFDITEM_FIELD__GPIOH_ODR_ODR8
//    <name> ODR8 </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x40021C14) Port output data (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOH_ODR ) </loc>
//      <o.8..8> ODR8
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOH_ODR_ODR7  -----------------------------------
// SVD Line: 20754

//  <item> SFDITEM_FIELD__GPIOH_ODR_ODR7
//    <name> ODR7 </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x40021C14) Port output data (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOH_ODR ) </loc>
//      <o.7..7> ODR7
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOH_ODR_ODR6  -----------------------------------
// SVD Line: 20761

//  <item> SFDITEM_FIELD__GPIOH_ODR_ODR6
//    <name> ODR6 </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x40021C14) Port output data (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOH_ODR ) </loc>
//      <o.6..6> ODR6
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOH_ODR_ODR5  -----------------------------------
// SVD Line: 20768

//  <item> SFDITEM_FIELD__GPIOH_ODR_ODR5
//    <name> ODR5 </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x40021C14) Port output data (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOH_ODR ) </loc>
//      <o.5..5> ODR5
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOH_ODR_ODR4  -----------------------------------
// SVD Line: 20775

//  <item> SFDITEM_FIELD__GPIOH_ODR_ODR4
//    <name> ODR4 </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x40021C14) Port output data (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOH_ODR ) </loc>
//      <o.4..4> ODR4
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOH_ODR_ODR3  -----------------------------------
// SVD Line: 20782

//  <item> SFDITEM_FIELD__GPIOH_ODR_ODR3
//    <name> ODR3 </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x40021C14) Port output data (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOH_ODR ) </loc>
//      <o.3..3> ODR3
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOH_ODR_ODR2  -----------------------------------
// SVD Line: 20789

//  <item> SFDITEM_FIELD__GPIOH_ODR_ODR2
//    <name> ODR2 </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x40021C14) Port output data (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOH_ODR ) </loc>
//      <o.2..2> ODR2
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOH_ODR_ODR1  -----------------------------------
// SVD Line: 20796

//  <item> SFDITEM_FIELD__GPIOH_ODR_ODR1
//    <name> ODR1 </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x40021C14) Port output data (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOH_ODR ) </loc>
//      <o.1..1> ODR1
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOH_ODR_ODR0  -----------------------------------
// SVD Line: 20803

//  <item> SFDITEM_FIELD__GPIOH_ODR_ODR0
//    <name> ODR0 </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40021C14) Port output data (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOH_ODR ) </loc>
//      <o.0..0> ODR0
//    </check>
//  </item>
//  


// --------------------------------  Register RTree: GPIOH_ODR  -----------------------------------
// SVD Line: 20689

//  <rtree> SFDITEM_REG__GPIOH_ODR
//    <name> ODR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40021C14) GPIO port output data register </i>
//    <loc> ( (unsigned int)((GPIOH_ODR >> 0) & 0xFFFFFFFF), ((GPIOH_ODR = (GPIOH_ODR & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__GPIOH_ODR_ODR15 </item>
//    <item> SFDITEM_FIELD__GPIOH_ODR_ODR14 </item>
//    <item> SFDITEM_FIELD__GPIOH_ODR_ODR13 </item>
//    <item> SFDITEM_FIELD__GPIOH_ODR_ODR12 </item>
//    <item> SFDITEM_FIELD__GPIOH_ODR_ODR11 </item>
//    <item> SFDITEM_FIELD__GPIOH_ODR_ODR10 </item>
//    <item> SFDITEM_FIELD__GPIOH_ODR_ODR9 </item>
//    <item> SFDITEM_FIELD__GPIOH_ODR_ODR8 </item>
//    <item> SFDITEM_FIELD__GPIOH_ODR_ODR7 </item>
//    <item> SFDITEM_FIELD__GPIOH_ODR_ODR6 </item>
//    <item> SFDITEM_FIELD__GPIOH_ODR_ODR5 </item>
//    <item> SFDITEM_FIELD__GPIOH_ODR_ODR4 </item>
//    <item> SFDITEM_FIELD__GPIOH_ODR_ODR3 </item>
//    <item> SFDITEM_FIELD__GPIOH_ODR_ODR2 </item>
//    <item> SFDITEM_FIELD__GPIOH_ODR_ODR1 </item>
//    <item> SFDITEM_FIELD__GPIOH_ODR_ODR0 </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: GPIOH_BSRR  -------------------------------
// SVD Line: 20812

unsigned int GPIOH_BSRR __AT (0x40021C18);



// -------------------------------  Field Item: GPIOH_BSRR_BR15  ----------------------------------
// SVD Line: 20822

//  <item> SFDITEM_FIELD__GPIOH_BSRR_BR15
//    <name> BR15 </name>
//    <w> 
//    <i> [Bit 31] WO (@ 0x40021C18) Port x reset bit y (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOH_BSRR ) </loc>
//      <o.31..31> BR15
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOH_BSRR_BR14  ----------------------------------
// SVD Line: 20829

//  <item> SFDITEM_FIELD__GPIOH_BSRR_BR14
//    <name> BR14 </name>
//    <w> 
//    <i> [Bit 30] WO (@ 0x40021C18) Port x reset bit y (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOH_BSRR ) </loc>
//      <o.30..30> BR14
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOH_BSRR_BR13  ----------------------------------
// SVD Line: 20836

//  <item> SFDITEM_FIELD__GPIOH_BSRR_BR13
//    <name> BR13 </name>
//    <w> 
//    <i> [Bit 29] WO (@ 0x40021C18) Port x reset bit y (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOH_BSRR ) </loc>
//      <o.29..29> BR13
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOH_BSRR_BR12  ----------------------------------
// SVD Line: 20843

//  <item> SFDITEM_FIELD__GPIOH_BSRR_BR12
//    <name> BR12 </name>
//    <w> 
//    <i> [Bit 28] WO (@ 0x40021C18) Port x reset bit y (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOH_BSRR ) </loc>
//      <o.28..28> BR12
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOH_BSRR_BR11  ----------------------------------
// SVD Line: 20850

//  <item> SFDITEM_FIELD__GPIOH_BSRR_BR11
//    <name> BR11 </name>
//    <w> 
//    <i> [Bit 27] WO (@ 0x40021C18) Port x reset bit y (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOH_BSRR ) </loc>
//      <o.27..27> BR11
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOH_BSRR_BR10  ----------------------------------
// SVD Line: 20857

//  <item> SFDITEM_FIELD__GPIOH_BSRR_BR10
//    <name> BR10 </name>
//    <w> 
//    <i> [Bit 26] WO (@ 0x40021C18) Port x reset bit y (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOH_BSRR ) </loc>
//      <o.26..26> BR10
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOH_BSRR_BR9  -----------------------------------
// SVD Line: 20864

//  <item> SFDITEM_FIELD__GPIOH_BSRR_BR9
//    <name> BR9 </name>
//    <w> 
//    <i> [Bit 25] WO (@ 0x40021C18) Port x reset bit y (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOH_BSRR ) </loc>
//      <o.25..25> BR9
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOH_BSRR_BR8  -----------------------------------
// SVD Line: 20871

//  <item> SFDITEM_FIELD__GPIOH_BSRR_BR8
//    <name> BR8 </name>
//    <w> 
//    <i> [Bit 24] WO (@ 0x40021C18) Port x reset bit y (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOH_BSRR ) </loc>
//      <o.24..24> BR8
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOH_BSRR_BR7  -----------------------------------
// SVD Line: 20878

//  <item> SFDITEM_FIELD__GPIOH_BSRR_BR7
//    <name> BR7 </name>
//    <w> 
//    <i> [Bit 23] WO (@ 0x40021C18) Port x reset bit y (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOH_BSRR ) </loc>
//      <o.23..23> BR7
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOH_BSRR_BR6  -----------------------------------
// SVD Line: 20885

//  <item> SFDITEM_FIELD__GPIOH_BSRR_BR6
//    <name> BR6 </name>
//    <w> 
//    <i> [Bit 22] WO (@ 0x40021C18) Port x reset bit y (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOH_BSRR ) </loc>
//      <o.22..22> BR6
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOH_BSRR_BR5  -----------------------------------
// SVD Line: 20892

//  <item> SFDITEM_FIELD__GPIOH_BSRR_BR5
//    <name> BR5 </name>
//    <w> 
//    <i> [Bit 21] WO (@ 0x40021C18) Port x reset bit y (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOH_BSRR ) </loc>
//      <o.21..21> BR5
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOH_BSRR_BR4  -----------------------------------
// SVD Line: 20899

//  <item> SFDITEM_FIELD__GPIOH_BSRR_BR4
//    <name> BR4 </name>
//    <w> 
//    <i> [Bit 20] WO (@ 0x40021C18) Port x reset bit y (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOH_BSRR ) </loc>
//      <o.20..20> BR4
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOH_BSRR_BR3  -----------------------------------
// SVD Line: 20906

//  <item> SFDITEM_FIELD__GPIOH_BSRR_BR3
//    <name> BR3 </name>
//    <w> 
//    <i> [Bit 19] WO (@ 0x40021C18) Port x reset bit y (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOH_BSRR ) </loc>
//      <o.19..19> BR3
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOH_BSRR_BR2  -----------------------------------
// SVD Line: 20913

//  <item> SFDITEM_FIELD__GPIOH_BSRR_BR2
//    <name> BR2 </name>
//    <w> 
//    <i> [Bit 18] WO (@ 0x40021C18) Port x reset bit y (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOH_BSRR ) </loc>
//      <o.18..18> BR2
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOH_BSRR_BR1  -----------------------------------
// SVD Line: 20920

//  <item> SFDITEM_FIELD__GPIOH_BSRR_BR1
//    <name> BR1 </name>
//    <w> 
//    <i> [Bit 17] WO (@ 0x40021C18) Port x reset bit y (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOH_BSRR ) </loc>
//      <o.17..17> BR1
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOH_BSRR_BR0  -----------------------------------
// SVD Line: 20927

//  <item> SFDITEM_FIELD__GPIOH_BSRR_BR0
//    <name> BR0 </name>
//    <w> 
//    <i> [Bit 16] WO (@ 0x40021C18) Port x set bit y (y=  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOH_BSRR ) </loc>
//      <o.16..16> BR0
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOH_BSRR_BS15  ----------------------------------
// SVD Line: 20934

//  <item> SFDITEM_FIELD__GPIOH_BSRR_BS15
//    <name> BS15 </name>
//    <w> 
//    <i> [Bit 15] WO (@ 0x40021C18) Port x set bit y (y=  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOH_BSRR ) </loc>
//      <o.15..15> BS15
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOH_BSRR_BS14  ----------------------------------
// SVD Line: 20941

//  <item> SFDITEM_FIELD__GPIOH_BSRR_BS14
//    <name> BS14 </name>
//    <w> 
//    <i> [Bit 14] WO (@ 0x40021C18) Port x set bit y (y=  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOH_BSRR ) </loc>
//      <o.14..14> BS14
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOH_BSRR_BS13  ----------------------------------
// SVD Line: 20948

//  <item> SFDITEM_FIELD__GPIOH_BSRR_BS13
//    <name> BS13 </name>
//    <w> 
//    <i> [Bit 13] WO (@ 0x40021C18) Port x set bit y (y=  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOH_BSRR ) </loc>
//      <o.13..13> BS13
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOH_BSRR_BS12  ----------------------------------
// SVD Line: 20955

//  <item> SFDITEM_FIELD__GPIOH_BSRR_BS12
//    <name> BS12 </name>
//    <w> 
//    <i> [Bit 12] WO (@ 0x40021C18) Port x set bit y (y=  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOH_BSRR ) </loc>
//      <o.12..12> BS12
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOH_BSRR_BS11  ----------------------------------
// SVD Line: 20962

//  <item> SFDITEM_FIELD__GPIOH_BSRR_BS11
//    <name> BS11 </name>
//    <w> 
//    <i> [Bit 11] WO (@ 0x40021C18) Port x set bit y (y=  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOH_BSRR ) </loc>
//      <o.11..11> BS11
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOH_BSRR_BS10  ----------------------------------
// SVD Line: 20969

//  <item> SFDITEM_FIELD__GPIOH_BSRR_BS10
//    <name> BS10 </name>
//    <w> 
//    <i> [Bit 10] WO (@ 0x40021C18) Port x set bit y (y=  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOH_BSRR ) </loc>
//      <o.10..10> BS10
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOH_BSRR_BS9  -----------------------------------
// SVD Line: 20976

//  <item> SFDITEM_FIELD__GPIOH_BSRR_BS9
//    <name> BS9 </name>
//    <w> 
//    <i> [Bit 9] WO (@ 0x40021C18) Port x set bit y (y=  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOH_BSRR ) </loc>
//      <o.9..9> BS9
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOH_BSRR_BS8  -----------------------------------
// SVD Line: 20983

//  <item> SFDITEM_FIELD__GPIOH_BSRR_BS8
//    <name> BS8 </name>
//    <w> 
//    <i> [Bit 8] WO (@ 0x40021C18) Port x set bit y (y=  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOH_BSRR ) </loc>
//      <o.8..8> BS8
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOH_BSRR_BS7  -----------------------------------
// SVD Line: 20990

//  <item> SFDITEM_FIELD__GPIOH_BSRR_BS7
//    <name> BS7 </name>
//    <w> 
//    <i> [Bit 7] WO (@ 0x40021C18) Port x set bit y (y=  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOH_BSRR ) </loc>
//      <o.7..7> BS7
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOH_BSRR_BS6  -----------------------------------
// SVD Line: 20997

//  <item> SFDITEM_FIELD__GPIOH_BSRR_BS6
//    <name> BS6 </name>
//    <w> 
//    <i> [Bit 6] WO (@ 0x40021C18) Port x set bit y (y=  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOH_BSRR ) </loc>
//      <o.6..6> BS6
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOH_BSRR_BS5  -----------------------------------
// SVD Line: 21004

//  <item> SFDITEM_FIELD__GPIOH_BSRR_BS5
//    <name> BS5 </name>
//    <w> 
//    <i> [Bit 5] WO (@ 0x40021C18) Port x set bit y (y=  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOH_BSRR ) </loc>
//      <o.5..5> BS5
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOH_BSRR_BS4  -----------------------------------
// SVD Line: 21011

//  <item> SFDITEM_FIELD__GPIOH_BSRR_BS4
//    <name> BS4 </name>
//    <w> 
//    <i> [Bit 4] WO (@ 0x40021C18) Port x set bit y (y=  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOH_BSRR ) </loc>
//      <o.4..4> BS4
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOH_BSRR_BS3  -----------------------------------
// SVD Line: 21018

//  <item> SFDITEM_FIELD__GPIOH_BSRR_BS3
//    <name> BS3 </name>
//    <w> 
//    <i> [Bit 3] WO (@ 0x40021C18) Port x set bit y (y=  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOH_BSRR ) </loc>
//      <o.3..3> BS3
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOH_BSRR_BS2  -----------------------------------
// SVD Line: 21025

//  <item> SFDITEM_FIELD__GPIOH_BSRR_BS2
//    <name> BS2 </name>
//    <w> 
//    <i> [Bit 2] WO (@ 0x40021C18) Port x set bit y (y=  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOH_BSRR ) </loc>
//      <o.2..2> BS2
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOH_BSRR_BS1  -----------------------------------
// SVD Line: 21032

//  <item> SFDITEM_FIELD__GPIOH_BSRR_BS1
//    <name> BS1 </name>
//    <w> 
//    <i> [Bit 1] WO (@ 0x40021C18) Port x set bit y (y=  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOH_BSRR ) </loc>
//      <o.1..1> BS1
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOH_BSRR_BS0  -----------------------------------
// SVD Line: 21039

//  <item> SFDITEM_FIELD__GPIOH_BSRR_BS0
//    <name> BS0 </name>
//    <w> 
//    <i> [Bit 0] WO (@ 0x40021C18) Port x set bit y (y=  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOH_BSRR ) </loc>
//      <o.0..0> BS0
//    </check>
//  </item>
//  


// -------------------------------  Register RTree: GPIOH_BSRR  -----------------------------------
// SVD Line: 20812

//  <rtree> SFDITEM_REG__GPIOH_BSRR
//    <name> BSRR </name>
//    <w> 
//    <i> [Bits 31..0] WO (@ 0x40021C18) GPIO port bit set/reset  register </i>
//    <loc> ( (unsigned int)((GPIOH_BSRR >> 0) & 0xFFFFFFFF), ((GPIOH_BSRR = (GPIOH_BSRR & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__GPIOH_BSRR_BR15 </item>
//    <item> SFDITEM_FIELD__GPIOH_BSRR_BR14 </item>
//    <item> SFDITEM_FIELD__GPIOH_BSRR_BR13 </item>
//    <item> SFDITEM_FIELD__GPIOH_BSRR_BR12 </item>
//    <item> SFDITEM_FIELD__GPIOH_BSRR_BR11 </item>
//    <item> SFDITEM_FIELD__GPIOH_BSRR_BR10 </item>
//    <item> SFDITEM_FIELD__GPIOH_BSRR_BR9 </item>
//    <item> SFDITEM_FIELD__GPIOH_BSRR_BR8 </item>
//    <item> SFDITEM_FIELD__GPIOH_BSRR_BR7 </item>
//    <item> SFDITEM_FIELD__GPIOH_BSRR_BR6 </item>
//    <item> SFDITEM_FIELD__GPIOH_BSRR_BR5 </item>
//    <item> SFDITEM_FIELD__GPIOH_BSRR_BR4 </item>
//    <item> SFDITEM_FIELD__GPIOH_BSRR_BR3 </item>
//    <item> SFDITEM_FIELD__GPIOH_BSRR_BR2 </item>
//    <item> SFDITEM_FIELD__GPIOH_BSRR_BR1 </item>
//    <item> SFDITEM_FIELD__GPIOH_BSRR_BR0 </item>
//    <item> SFDITEM_FIELD__GPIOH_BSRR_BS15 </item>
//    <item> SFDITEM_FIELD__GPIOH_BSRR_BS14 </item>
//    <item> SFDITEM_FIELD__GPIOH_BSRR_BS13 </item>
//    <item> SFDITEM_FIELD__GPIOH_BSRR_BS12 </item>
//    <item> SFDITEM_FIELD__GPIOH_BSRR_BS11 </item>
//    <item> SFDITEM_FIELD__GPIOH_BSRR_BS10 </item>
//    <item> SFDITEM_FIELD__GPIOH_BSRR_BS9 </item>
//    <item> SFDITEM_FIELD__GPIOH_BSRR_BS8 </item>
//    <item> SFDITEM_FIELD__GPIOH_BSRR_BS7 </item>
//    <item> SFDITEM_FIELD__GPIOH_BSRR_BS6 </item>
//    <item> SFDITEM_FIELD__GPIOH_BSRR_BS5 </item>
//    <item> SFDITEM_FIELD__GPIOH_BSRR_BS4 </item>
//    <item> SFDITEM_FIELD__GPIOH_BSRR_BS3 </item>
//    <item> SFDITEM_FIELD__GPIOH_BSRR_BS2 </item>
//    <item> SFDITEM_FIELD__GPIOH_BSRR_BS1 </item>
//    <item> SFDITEM_FIELD__GPIOH_BSRR_BS0 </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: GPIOH_LCKR  -------------------------------
// SVD Line: 21048

unsigned int GPIOH_LCKR __AT (0x40021C1C);



// -------------------------------  Field Item: GPIOH_LCKR_LCKK  ----------------------------------
// SVD Line: 21058

//  <item> SFDITEM_FIELD__GPIOH_LCKR_LCKK
//    <name> LCKK </name>
//    <rw> 
//    <i> [Bit 16] RW (@ 0x40021C1C) Port x lock bit y (y=  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOH_LCKR ) </loc>
//      <o.16..16> LCKK
//    </check>
//  </item>
//  


// ------------------------------  Field Item: GPIOH_LCKR_LCK15  ----------------------------------
// SVD Line: 21065

//  <item> SFDITEM_FIELD__GPIOH_LCKR_LCK15
//    <name> LCK15 </name>
//    <rw> 
//    <i> [Bit 15] RW (@ 0x40021C1C) Port x lock bit y (y=  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOH_LCKR ) </loc>
//      <o.15..15> LCK15
//    </check>
//  </item>
//  


// ------------------------------  Field Item: GPIOH_LCKR_LCK14  ----------------------------------
// SVD Line: 21072

//  <item> SFDITEM_FIELD__GPIOH_LCKR_LCK14
//    <name> LCK14 </name>
//    <rw> 
//    <i> [Bit 14] RW (@ 0x40021C1C) Port x lock bit y (y=  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOH_LCKR ) </loc>
//      <o.14..14> LCK14
//    </check>
//  </item>
//  


// ------------------------------  Field Item: GPIOH_LCKR_LCK13  ----------------------------------
// SVD Line: 21079

//  <item> SFDITEM_FIELD__GPIOH_LCKR_LCK13
//    <name> LCK13 </name>
//    <rw> 
//    <i> [Bit 13] RW (@ 0x40021C1C) Port x lock bit y (y=  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOH_LCKR ) </loc>
//      <o.13..13> LCK13
//    </check>
//  </item>
//  


// ------------------------------  Field Item: GPIOH_LCKR_LCK12  ----------------------------------
// SVD Line: 21086

//  <item> SFDITEM_FIELD__GPIOH_LCKR_LCK12
//    <name> LCK12 </name>
//    <rw> 
//    <i> [Bit 12] RW (@ 0x40021C1C) Port x lock bit y (y=  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOH_LCKR ) </loc>
//      <o.12..12> LCK12
//    </check>
//  </item>
//  


// ------------------------------  Field Item: GPIOH_LCKR_LCK11  ----------------------------------
// SVD Line: 21093

//  <item> SFDITEM_FIELD__GPIOH_LCKR_LCK11
//    <name> LCK11 </name>
//    <rw> 
//    <i> [Bit 11] RW (@ 0x40021C1C) Port x lock bit y (y=  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOH_LCKR ) </loc>
//      <o.11..11> LCK11
//    </check>
//  </item>
//  


// ------------------------------  Field Item: GPIOH_LCKR_LCK10  ----------------------------------
// SVD Line: 21100

//  <item> SFDITEM_FIELD__GPIOH_LCKR_LCK10
//    <name> LCK10 </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x40021C1C) Port x lock bit y (y=  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOH_LCKR ) </loc>
//      <o.10..10> LCK10
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOH_LCKR_LCK9  ----------------------------------
// SVD Line: 21107

//  <item> SFDITEM_FIELD__GPIOH_LCKR_LCK9
//    <name> LCK9 </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x40021C1C) Port x lock bit y (y=  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOH_LCKR ) </loc>
//      <o.9..9> LCK9
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOH_LCKR_LCK8  ----------------------------------
// SVD Line: 21114

//  <item> SFDITEM_FIELD__GPIOH_LCKR_LCK8
//    <name> LCK8 </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x40021C1C) Port x lock bit y (y=  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOH_LCKR ) </loc>
//      <o.8..8> LCK8
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOH_LCKR_LCK7  ----------------------------------
// SVD Line: 21121

//  <item> SFDITEM_FIELD__GPIOH_LCKR_LCK7
//    <name> LCK7 </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x40021C1C) Port x lock bit y (y=  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOH_LCKR ) </loc>
//      <o.7..7> LCK7
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOH_LCKR_LCK6  ----------------------------------
// SVD Line: 21128

//  <item> SFDITEM_FIELD__GPIOH_LCKR_LCK6
//    <name> LCK6 </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x40021C1C) Port x lock bit y (y=  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOH_LCKR ) </loc>
//      <o.6..6> LCK6
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOH_LCKR_LCK5  ----------------------------------
// SVD Line: 21135

//  <item> SFDITEM_FIELD__GPIOH_LCKR_LCK5
//    <name> LCK5 </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x40021C1C) Port x lock bit y (y=  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOH_LCKR ) </loc>
//      <o.5..5> LCK5
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOH_LCKR_LCK4  ----------------------------------
// SVD Line: 21142

//  <item> SFDITEM_FIELD__GPIOH_LCKR_LCK4
//    <name> LCK4 </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x40021C1C) Port x lock bit y (y=  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOH_LCKR ) </loc>
//      <o.4..4> LCK4
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOH_LCKR_LCK3  ----------------------------------
// SVD Line: 21149

//  <item> SFDITEM_FIELD__GPIOH_LCKR_LCK3
//    <name> LCK3 </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x40021C1C) Port x lock bit y (y=  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOH_LCKR ) </loc>
//      <o.3..3> LCK3
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOH_LCKR_LCK2  ----------------------------------
// SVD Line: 21156

//  <item> SFDITEM_FIELD__GPIOH_LCKR_LCK2
//    <name> LCK2 </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x40021C1C) Port x lock bit y (y=  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOH_LCKR ) </loc>
//      <o.2..2> LCK2
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOH_LCKR_LCK1  ----------------------------------
// SVD Line: 21163

//  <item> SFDITEM_FIELD__GPIOH_LCKR_LCK1
//    <name> LCK1 </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x40021C1C) Port x lock bit y (y=  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOH_LCKR ) </loc>
//      <o.1..1> LCK1
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOH_LCKR_LCK0  ----------------------------------
// SVD Line: 21170

//  <item> SFDITEM_FIELD__GPIOH_LCKR_LCK0
//    <name> LCK0 </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40021C1C) Port x lock bit y (y=  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOH_LCKR ) </loc>
//      <o.0..0> LCK0
//    </check>
//  </item>
//  


// -------------------------------  Register RTree: GPIOH_LCKR  -----------------------------------
// SVD Line: 21048

//  <rtree> SFDITEM_REG__GPIOH_LCKR
//    <name> LCKR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40021C1C) GPIO port configuration lock  register </i>
//    <loc> ( (unsigned int)((GPIOH_LCKR >> 0) & 0xFFFFFFFF), ((GPIOH_LCKR = (GPIOH_LCKR & ~(0x1FFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1FFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__GPIOH_LCKR_LCKK </item>
//    <item> SFDITEM_FIELD__GPIOH_LCKR_LCK15 </item>
//    <item> SFDITEM_FIELD__GPIOH_LCKR_LCK14 </item>
//    <item> SFDITEM_FIELD__GPIOH_LCKR_LCK13 </item>
//    <item> SFDITEM_FIELD__GPIOH_LCKR_LCK12 </item>
//    <item> SFDITEM_FIELD__GPIOH_LCKR_LCK11 </item>
//    <item> SFDITEM_FIELD__GPIOH_LCKR_LCK10 </item>
//    <item> SFDITEM_FIELD__GPIOH_LCKR_LCK9 </item>
//    <item> SFDITEM_FIELD__GPIOH_LCKR_LCK8 </item>
//    <item> SFDITEM_FIELD__GPIOH_LCKR_LCK7 </item>
//    <item> SFDITEM_FIELD__GPIOH_LCKR_LCK6 </item>
//    <item> SFDITEM_FIELD__GPIOH_LCKR_LCK5 </item>
//    <item> SFDITEM_FIELD__GPIOH_LCKR_LCK4 </item>
//    <item> SFDITEM_FIELD__GPIOH_LCKR_LCK3 </item>
//    <item> SFDITEM_FIELD__GPIOH_LCKR_LCK2 </item>
//    <item> SFDITEM_FIELD__GPIOH_LCKR_LCK1 </item>
//    <item> SFDITEM_FIELD__GPIOH_LCKR_LCK0 </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: GPIOH_AFRL  -------------------------------
// SVD Line: 21179

unsigned int GPIOH_AFRL __AT (0x40021C20);



// ------------------------------  Field Item: GPIOH_AFRL_AFRL7  ----------------------------------
// SVD Line: 21189

//  <item> SFDITEM_FIELD__GPIOH_AFRL_AFRL7
//    <name> AFRL7 </name>
//    <rw> 
//    <i> [Bits 31..28] RW (@ 0x40021C20) Alternate function selection for port x  bit y (y = 0..7) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOH_AFRL >> 28) & 0xF), ((GPIOH_AFRL = (GPIOH_AFRL & ~(0xFUL << 28 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 28 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: GPIOH_AFRL_AFRL6  ----------------------------------
// SVD Line: 21196

//  <item> SFDITEM_FIELD__GPIOH_AFRL_AFRL6
//    <name> AFRL6 </name>
//    <rw> 
//    <i> [Bits 27..24] RW (@ 0x40021C20) Alternate function selection for port x  bit y (y = 0..7) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOH_AFRL >> 24) & 0xF), ((GPIOH_AFRL = (GPIOH_AFRL & ~(0xFUL << 24 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 24 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: GPIOH_AFRL_AFRL5  ----------------------------------
// SVD Line: 21203

//  <item> SFDITEM_FIELD__GPIOH_AFRL_AFRL5
//    <name> AFRL5 </name>
//    <rw> 
//    <i> [Bits 23..20] RW (@ 0x40021C20) Alternate function selection for port x  bit y (y = 0..7) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOH_AFRL >> 20) & 0xF), ((GPIOH_AFRL = (GPIOH_AFRL & ~(0xFUL << 20 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 20 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: GPIOH_AFRL_AFRL4  ----------------------------------
// SVD Line: 21210

//  <item> SFDITEM_FIELD__GPIOH_AFRL_AFRL4
//    <name> AFRL4 </name>
//    <rw> 
//    <i> [Bits 19..16] RW (@ 0x40021C20) Alternate function selection for port x  bit y (y = 0..7) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOH_AFRL >> 16) & 0xF), ((GPIOH_AFRL = (GPIOH_AFRL & ~(0xFUL << 16 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 16 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: GPIOH_AFRL_AFRL3  ----------------------------------
// SVD Line: 21217

//  <item> SFDITEM_FIELD__GPIOH_AFRL_AFRL3
//    <name> AFRL3 </name>
//    <rw> 
//    <i> [Bits 15..12] RW (@ 0x40021C20) Alternate function selection for port x  bit y (y = 0..7) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOH_AFRL >> 12) & 0xF), ((GPIOH_AFRL = (GPIOH_AFRL & ~(0xFUL << 12 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 12 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: GPIOH_AFRL_AFRL2  ----------------------------------
// SVD Line: 21224

//  <item> SFDITEM_FIELD__GPIOH_AFRL_AFRL2
//    <name> AFRL2 </name>
//    <rw> 
//    <i> [Bits 11..8] RW (@ 0x40021C20) Alternate function selection for port x  bit y (y = 0..7) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOH_AFRL >> 8) & 0xF), ((GPIOH_AFRL = (GPIOH_AFRL & ~(0xFUL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: GPIOH_AFRL_AFRL1  ----------------------------------
// SVD Line: 21231

//  <item> SFDITEM_FIELD__GPIOH_AFRL_AFRL1
//    <name> AFRL1 </name>
//    <rw> 
//    <i> [Bits 7..4] RW (@ 0x40021C20) Alternate function selection for port x  bit y (y = 0..7) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOH_AFRL >> 4) & 0xF), ((GPIOH_AFRL = (GPIOH_AFRL & ~(0xFUL << 4 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 4 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: GPIOH_AFRL_AFRL0  ----------------------------------
// SVD Line: 21238

//  <item> SFDITEM_FIELD__GPIOH_AFRL_AFRL0
//    <name> AFRL0 </name>
//    <rw> 
//    <i> [Bits 3..0] RW (@ 0x40021C20) Alternate function selection for port x  bit y (y = 0..7) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOH_AFRL >> 0) & 0xF), ((GPIOH_AFRL = (GPIOH_AFRL & ~(0xFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: GPIOH_AFRL  -----------------------------------
// SVD Line: 21179

//  <rtree> SFDITEM_REG__GPIOH_AFRL
//    <name> AFRL </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40021C20) GPIO alternate function low  register </i>
//    <loc> ( (unsigned int)((GPIOH_AFRL >> 0) & 0xFFFFFFFF), ((GPIOH_AFRL = (GPIOH_AFRL & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__GPIOH_AFRL_AFRL7 </item>
//    <item> SFDITEM_FIELD__GPIOH_AFRL_AFRL6 </item>
//    <item> SFDITEM_FIELD__GPIOH_AFRL_AFRL5 </item>
//    <item> SFDITEM_FIELD__GPIOH_AFRL_AFRL4 </item>
//    <item> SFDITEM_FIELD__GPIOH_AFRL_AFRL3 </item>
//    <item> SFDITEM_FIELD__GPIOH_AFRL_AFRL2 </item>
//    <item> SFDITEM_FIELD__GPIOH_AFRL_AFRL1 </item>
//    <item> SFDITEM_FIELD__GPIOH_AFRL_AFRL0 </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: GPIOH_AFRH  -------------------------------
// SVD Line: 21247

unsigned int GPIOH_AFRH __AT (0x40021C24);



// ------------------------------  Field Item: GPIOH_AFRH_AFRH15  ---------------------------------
// SVD Line: 21257

//  <item> SFDITEM_FIELD__GPIOH_AFRH_AFRH15
//    <name> AFRH15 </name>
//    <rw> 
//    <i> [Bits 31..28] RW (@ 0x40021C24) Alternate function selection for port x  bit y (y = 8..15) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOH_AFRH >> 28) & 0xF), ((GPIOH_AFRH = (GPIOH_AFRH & ~(0xFUL << 28 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 28 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: GPIOH_AFRH_AFRH14  ---------------------------------
// SVD Line: 21264

//  <item> SFDITEM_FIELD__GPIOH_AFRH_AFRH14
//    <name> AFRH14 </name>
//    <rw> 
//    <i> [Bits 27..24] RW (@ 0x40021C24) Alternate function selection for port x  bit y (y = 8..15) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOH_AFRH >> 24) & 0xF), ((GPIOH_AFRH = (GPIOH_AFRH & ~(0xFUL << 24 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 24 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: GPIOH_AFRH_AFRH13  ---------------------------------
// SVD Line: 21271

//  <item> SFDITEM_FIELD__GPIOH_AFRH_AFRH13
//    <name> AFRH13 </name>
//    <rw> 
//    <i> [Bits 23..20] RW (@ 0x40021C24) Alternate function selection for port x  bit y (y = 8..15) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOH_AFRH >> 20) & 0xF), ((GPIOH_AFRH = (GPIOH_AFRH & ~(0xFUL << 20 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 20 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: GPIOH_AFRH_AFRH12  ---------------------------------
// SVD Line: 21278

//  <item> SFDITEM_FIELD__GPIOH_AFRH_AFRH12
//    <name> AFRH12 </name>
//    <rw> 
//    <i> [Bits 19..16] RW (@ 0x40021C24) Alternate function selection for port x  bit y (y = 8..15) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOH_AFRH >> 16) & 0xF), ((GPIOH_AFRH = (GPIOH_AFRH & ~(0xFUL << 16 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 16 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: GPIOH_AFRH_AFRH11  ---------------------------------
// SVD Line: 21285

//  <item> SFDITEM_FIELD__GPIOH_AFRH_AFRH11
//    <name> AFRH11 </name>
//    <rw> 
//    <i> [Bits 15..12] RW (@ 0x40021C24) Alternate function selection for port x  bit y (y = 8..15) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOH_AFRH >> 12) & 0xF), ((GPIOH_AFRH = (GPIOH_AFRH & ~(0xFUL << 12 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 12 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: GPIOH_AFRH_AFRH10  ---------------------------------
// SVD Line: 21292

//  <item> SFDITEM_FIELD__GPIOH_AFRH_AFRH10
//    <name> AFRH10 </name>
//    <rw> 
//    <i> [Bits 11..8] RW (@ 0x40021C24) Alternate function selection for port x  bit y (y = 8..15) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOH_AFRH >> 8) & 0xF), ((GPIOH_AFRH = (GPIOH_AFRH & ~(0xFUL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: GPIOH_AFRH_AFRH9  ----------------------------------
// SVD Line: 21299

//  <item> SFDITEM_FIELD__GPIOH_AFRH_AFRH9
//    <name> AFRH9 </name>
//    <rw> 
//    <i> [Bits 7..4] RW (@ 0x40021C24) Alternate function selection for port x  bit y (y = 8..15) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOH_AFRH >> 4) & 0xF), ((GPIOH_AFRH = (GPIOH_AFRH & ~(0xFUL << 4 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 4 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: GPIOH_AFRH_AFRH8  ----------------------------------
// SVD Line: 21306

//  <item> SFDITEM_FIELD__GPIOH_AFRH_AFRH8
//    <name> AFRH8 </name>
//    <rw> 
//    <i> [Bits 3..0] RW (@ 0x40021C24) Alternate function selection for port x  bit y (y = 8..15) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOH_AFRH >> 0) & 0xF), ((GPIOH_AFRH = (GPIOH_AFRH & ~(0xFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: GPIOH_AFRH  -----------------------------------
// SVD Line: 21247

//  <rtree> SFDITEM_REG__GPIOH_AFRH
//    <name> AFRH </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40021C24) GPIO alternate function high  register </i>
//    <loc> ( (unsigned int)((GPIOH_AFRH >> 0) & 0xFFFFFFFF), ((GPIOH_AFRH = (GPIOH_AFRH & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__GPIOH_AFRH_AFRH15 </item>
//    <item> SFDITEM_FIELD__GPIOH_AFRH_AFRH14 </item>
//    <item> SFDITEM_FIELD__GPIOH_AFRH_AFRH13 </item>
//    <item> SFDITEM_FIELD__GPIOH_AFRH_AFRH12 </item>
//    <item> SFDITEM_FIELD__GPIOH_AFRH_AFRH11 </item>
//    <item> SFDITEM_FIELD__GPIOH_AFRH_AFRH10 </item>
//    <item> SFDITEM_FIELD__GPIOH_AFRH_AFRH9 </item>
//    <item> SFDITEM_FIELD__GPIOH_AFRH_AFRH8 </item>
//  </rtree>
//  


// ---------------------------------  Peripheral View: GPIOH  -------------------------------------
// SVD Line: 20056

//  <view> GPIOH
//    <name> GPIOH </name>
//    <item> SFDITEM_REG__GPIOH_MODER </item>
//    <item> SFDITEM_REG__GPIOH_OTYPER </item>
//    <item> SFDITEM_REG__GPIOH_OSPEEDR </item>
//    <item> SFDITEM_REG__GPIOH_PUPDR </item>
//    <item> SFDITEM_REG__GPIOH_IDR </item>
//    <item> SFDITEM_REG__GPIOH_ODR </item>
//    <item> SFDITEM_REG__GPIOH_BSRR </item>
//    <item> SFDITEM_REG__GPIOH_LCKR </item>
//    <item> SFDITEM_REG__GPIOH_AFRL </item>
//    <item> SFDITEM_REG__GPIOH_AFRH </item>
//  </view>
//  


// ---------------------------  Register Item Address: GPIOE_MODER  -------------------------------
// SVD Line: 20072

unsigned int GPIOE_MODER __AT (0x40021000);



// -----------------------------  Field Item: GPIOE_MODER_MODER15  --------------------------------
// SVD Line: 20081

//  <item> SFDITEM_FIELD__GPIOE_MODER_MODER15
//    <name> MODER15 </name>
//    <rw> 
//    <i> [Bits 31..30] RW (@ 0x40021000) Port x configuration bits (y =  0..15) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOE_MODER >> 30) & 0x3), ((GPIOE_MODER = (GPIOE_MODER & ~(0x3UL << 30 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 30 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: GPIOE_MODER_MODER14  --------------------------------
// SVD Line: 20088

//  <item> SFDITEM_FIELD__GPIOE_MODER_MODER14
//    <name> MODER14 </name>
//    <rw> 
//    <i> [Bits 29..28] RW (@ 0x40021000) Port x configuration bits (y =  0..15) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOE_MODER >> 28) & 0x3), ((GPIOE_MODER = (GPIOE_MODER & ~(0x3UL << 28 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 28 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: GPIOE_MODER_MODER13  --------------------------------
// SVD Line: 20095

//  <item> SFDITEM_FIELD__GPIOE_MODER_MODER13
//    <name> MODER13 </name>
//    <rw> 
//    <i> [Bits 27..26] RW (@ 0x40021000) Port x configuration bits (y =  0..15) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOE_MODER >> 26) & 0x3), ((GPIOE_MODER = (GPIOE_MODER & ~(0x3UL << 26 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 26 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: GPIOE_MODER_MODER12  --------------------------------
// SVD Line: 20102

//  <item> SFDITEM_FIELD__GPIOE_MODER_MODER12
//    <name> MODER12 </name>
//    <rw> 
//    <i> [Bits 25..24] RW (@ 0x40021000) Port x configuration bits (y =  0..15) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOE_MODER >> 24) & 0x3), ((GPIOE_MODER = (GPIOE_MODER & ~(0x3UL << 24 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 24 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: GPIOE_MODER_MODER11  --------------------------------
// SVD Line: 20109

//  <item> SFDITEM_FIELD__GPIOE_MODER_MODER11
//    <name> MODER11 </name>
//    <rw> 
//    <i> [Bits 23..22] RW (@ 0x40021000) Port x configuration bits (y =  0..15) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOE_MODER >> 22) & 0x3), ((GPIOE_MODER = (GPIOE_MODER & ~(0x3UL << 22 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 22 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: GPIOE_MODER_MODER10  --------------------------------
// SVD Line: 20116

//  <item> SFDITEM_FIELD__GPIOE_MODER_MODER10
//    <name> MODER10 </name>
//    <rw> 
//    <i> [Bits 21..20] RW (@ 0x40021000) Port x configuration bits (y =  0..15) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOE_MODER >> 20) & 0x3), ((GPIOE_MODER = (GPIOE_MODER & ~(0x3UL << 20 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 20 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: GPIOE_MODER_MODER9  ---------------------------------
// SVD Line: 20123

//  <item> SFDITEM_FIELD__GPIOE_MODER_MODER9
//    <name> MODER9 </name>
//    <rw> 
//    <i> [Bits 19..18] RW (@ 0x40021000) Port x configuration bits (y =  0..15) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOE_MODER >> 18) & 0x3), ((GPIOE_MODER = (GPIOE_MODER & ~(0x3UL << 18 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 18 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: GPIOE_MODER_MODER8  ---------------------------------
// SVD Line: 20130

//  <item> SFDITEM_FIELD__GPIOE_MODER_MODER8
//    <name> MODER8 </name>
//    <rw> 
//    <i> [Bits 17..16] RW (@ 0x40021000) Port x configuration bits (y =  0..15) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOE_MODER >> 16) & 0x3), ((GPIOE_MODER = (GPIOE_MODER & ~(0x3UL << 16 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 16 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: GPIOE_MODER_MODER7  ---------------------------------
// SVD Line: 20137

//  <item> SFDITEM_FIELD__GPIOE_MODER_MODER7
//    <name> MODER7 </name>
//    <rw> 
//    <i> [Bits 15..14] RW (@ 0x40021000) Port x configuration bits (y =  0..15) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOE_MODER >> 14) & 0x3), ((GPIOE_MODER = (GPIOE_MODER & ~(0x3UL << 14 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 14 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: GPIOE_MODER_MODER6  ---------------------------------
// SVD Line: 20144

//  <item> SFDITEM_FIELD__GPIOE_MODER_MODER6
//    <name> MODER6 </name>
//    <rw> 
//    <i> [Bits 13..12] RW (@ 0x40021000) Port x configuration bits (y =  0..15) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOE_MODER >> 12) & 0x3), ((GPIOE_MODER = (GPIOE_MODER & ~(0x3UL << 12 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 12 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: GPIOE_MODER_MODER5  ---------------------------------
// SVD Line: 20151

//  <item> SFDITEM_FIELD__GPIOE_MODER_MODER5
//    <name> MODER5 </name>
//    <rw> 
//    <i> [Bits 11..10] RW (@ 0x40021000) Port x configuration bits (y =  0..15) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOE_MODER >> 10) & 0x3), ((GPIOE_MODER = (GPIOE_MODER & ~(0x3UL << 10 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 10 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: GPIOE_MODER_MODER4  ---------------------------------
// SVD Line: 20158

//  <item> SFDITEM_FIELD__GPIOE_MODER_MODER4
//    <name> MODER4 </name>
//    <rw> 
//    <i> [Bits 9..8] RW (@ 0x40021000) Port x configuration bits (y =  0..15) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOE_MODER >> 8) & 0x3), ((GPIOE_MODER = (GPIOE_MODER & ~(0x3UL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: GPIOE_MODER_MODER3  ---------------------------------
// SVD Line: 20165

//  <item> SFDITEM_FIELD__GPIOE_MODER_MODER3
//    <name> MODER3 </name>
//    <rw> 
//    <i> [Bits 7..6] RW (@ 0x40021000) Port x configuration bits (y =  0..15) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOE_MODER >> 6) & 0x3), ((GPIOE_MODER = (GPIOE_MODER & ~(0x3UL << 6 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 6 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: GPIOE_MODER_MODER2  ---------------------------------
// SVD Line: 20172

//  <item> SFDITEM_FIELD__GPIOE_MODER_MODER2
//    <name> MODER2 </name>
//    <rw> 
//    <i> [Bits 5..4] RW (@ 0x40021000) Port x configuration bits (y =  0..15) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOE_MODER >> 4) & 0x3), ((GPIOE_MODER = (GPIOE_MODER & ~(0x3UL << 4 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 4 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: GPIOE_MODER_MODER1  ---------------------------------
// SVD Line: 20179

//  <item> SFDITEM_FIELD__GPIOE_MODER_MODER1
//    <name> MODER1 </name>
//    <rw> 
//    <i> [Bits 3..2] RW (@ 0x40021000) Port x configuration bits (y =  0..15) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOE_MODER >> 2) & 0x3), ((GPIOE_MODER = (GPIOE_MODER & ~(0x3UL << 2 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 2 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: GPIOE_MODER_MODER0  ---------------------------------
// SVD Line: 20186

//  <item> SFDITEM_FIELD__GPIOE_MODER_MODER0
//    <name> MODER0 </name>
//    <rw> 
//    <i> [Bits 1..0] RW (@ 0x40021000) Port x configuration bits (y =  0..15) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOE_MODER >> 0) & 0x3), ((GPIOE_MODER = (GPIOE_MODER & ~(0x3UL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: GPIOE_MODER  ----------------------------------
// SVD Line: 20072

//  <rtree> SFDITEM_REG__GPIOE_MODER
//    <name> MODER </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40021000) GPIO port mode register </i>
//    <loc> ( (unsigned int)((GPIOE_MODER >> 0) & 0xFFFFFFFF), ((GPIOE_MODER = (GPIOE_MODER & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__GPIOE_MODER_MODER15 </item>
//    <item> SFDITEM_FIELD__GPIOE_MODER_MODER14 </item>
//    <item> SFDITEM_FIELD__GPIOE_MODER_MODER13 </item>
//    <item> SFDITEM_FIELD__GPIOE_MODER_MODER12 </item>
//    <item> SFDITEM_FIELD__GPIOE_MODER_MODER11 </item>
//    <item> SFDITEM_FIELD__GPIOE_MODER_MODER10 </item>
//    <item> SFDITEM_FIELD__GPIOE_MODER_MODER9 </item>
//    <item> SFDITEM_FIELD__GPIOE_MODER_MODER8 </item>
//    <item> SFDITEM_FIELD__GPIOE_MODER_MODER7 </item>
//    <item> SFDITEM_FIELD__GPIOE_MODER_MODER6 </item>
//    <item> SFDITEM_FIELD__GPIOE_MODER_MODER5 </item>
//    <item> SFDITEM_FIELD__GPIOE_MODER_MODER4 </item>
//    <item> SFDITEM_FIELD__GPIOE_MODER_MODER3 </item>
//    <item> SFDITEM_FIELD__GPIOE_MODER_MODER2 </item>
//    <item> SFDITEM_FIELD__GPIOE_MODER_MODER1 </item>
//    <item> SFDITEM_FIELD__GPIOE_MODER_MODER0 </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: GPIOE_OTYPER  ------------------------------
// SVD Line: 20195

unsigned int GPIOE_OTYPER __AT (0x40021004);



// ------------------------------  Field Item: GPIOE_OTYPER_OT15  ---------------------------------
// SVD Line: 20204

//  <item> SFDITEM_FIELD__GPIOE_OTYPER_OT15
//    <name> OT15 </name>
//    <rw> 
//    <i> [Bit 15] RW (@ 0x40021004) Port x configuration bits (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOE_OTYPER ) </loc>
//      <o.15..15> OT15
//    </check>
//  </item>
//  


// ------------------------------  Field Item: GPIOE_OTYPER_OT14  ---------------------------------
// SVD Line: 20211

//  <item> SFDITEM_FIELD__GPIOE_OTYPER_OT14
//    <name> OT14 </name>
//    <rw> 
//    <i> [Bit 14] RW (@ 0x40021004) Port x configuration bits (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOE_OTYPER ) </loc>
//      <o.14..14> OT14
//    </check>
//  </item>
//  


// ------------------------------  Field Item: GPIOE_OTYPER_OT13  ---------------------------------
// SVD Line: 20218

//  <item> SFDITEM_FIELD__GPIOE_OTYPER_OT13
//    <name> OT13 </name>
//    <rw> 
//    <i> [Bit 13] RW (@ 0x40021004) Port x configuration bits (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOE_OTYPER ) </loc>
//      <o.13..13> OT13
//    </check>
//  </item>
//  


// ------------------------------  Field Item: GPIOE_OTYPER_OT12  ---------------------------------
// SVD Line: 20225

//  <item> SFDITEM_FIELD__GPIOE_OTYPER_OT12
//    <name> OT12 </name>
//    <rw> 
//    <i> [Bit 12] RW (@ 0x40021004) Port x configuration bits (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOE_OTYPER ) </loc>
//      <o.12..12> OT12
//    </check>
//  </item>
//  


// ------------------------------  Field Item: GPIOE_OTYPER_OT11  ---------------------------------
// SVD Line: 20232

//  <item> SFDITEM_FIELD__GPIOE_OTYPER_OT11
//    <name> OT11 </name>
//    <rw> 
//    <i> [Bit 11] RW (@ 0x40021004) Port x configuration bits (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOE_OTYPER ) </loc>
//      <o.11..11> OT11
//    </check>
//  </item>
//  


// ------------------------------  Field Item: GPIOE_OTYPER_OT10  ---------------------------------
// SVD Line: 20239

//  <item> SFDITEM_FIELD__GPIOE_OTYPER_OT10
//    <name> OT10 </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x40021004) Port x configuration bits (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOE_OTYPER ) </loc>
//      <o.10..10> OT10
//    </check>
//  </item>
//  


// ------------------------------  Field Item: GPIOE_OTYPER_OT9  ----------------------------------
// SVD Line: 20246

//  <item> SFDITEM_FIELD__GPIOE_OTYPER_OT9
//    <name> OT9 </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x40021004) Port x configuration bits (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOE_OTYPER ) </loc>
//      <o.9..9> OT9
//    </check>
//  </item>
//  


// ------------------------------  Field Item: GPIOE_OTYPER_OT8  ----------------------------------
// SVD Line: 20253

//  <item> SFDITEM_FIELD__GPIOE_OTYPER_OT8
//    <name> OT8 </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x40021004) Port x configuration bits (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOE_OTYPER ) </loc>
//      <o.8..8> OT8
//    </check>
//  </item>
//  


// ------------------------------  Field Item: GPIOE_OTYPER_OT7  ----------------------------------
// SVD Line: 20260

//  <item> SFDITEM_FIELD__GPIOE_OTYPER_OT7
//    <name> OT7 </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x40021004) Port x configuration bits (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOE_OTYPER ) </loc>
//      <o.7..7> OT7
//    </check>
//  </item>
//  


// ------------------------------  Field Item: GPIOE_OTYPER_OT6  ----------------------------------
// SVD Line: 20267

//  <item> SFDITEM_FIELD__GPIOE_OTYPER_OT6
//    <name> OT6 </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x40021004) Port x configuration bits (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOE_OTYPER ) </loc>
//      <o.6..6> OT6
//    </check>
//  </item>
//  


// ------------------------------  Field Item: GPIOE_OTYPER_OT5  ----------------------------------
// SVD Line: 20274

//  <item> SFDITEM_FIELD__GPIOE_OTYPER_OT5
//    <name> OT5 </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x40021004) Port x configuration bits (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOE_OTYPER ) </loc>
//      <o.5..5> OT5
//    </check>
//  </item>
//  


// ------------------------------  Field Item: GPIOE_OTYPER_OT4  ----------------------------------
// SVD Line: 20281

//  <item> SFDITEM_FIELD__GPIOE_OTYPER_OT4
//    <name> OT4 </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x40021004) Port x configuration bits (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOE_OTYPER ) </loc>
//      <o.4..4> OT4
//    </check>
//  </item>
//  


// ------------------------------  Field Item: GPIOE_OTYPER_OT3  ----------------------------------
// SVD Line: 20288

//  <item> SFDITEM_FIELD__GPIOE_OTYPER_OT3
//    <name> OT3 </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x40021004) Port x configuration bits (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOE_OTYPER ) </loc>
//      <o.3..3> OT3
//    </check>
//  </item>
//  


// ------------------------------  Field Item: GPIOE_OTYPER_OT2  ----------------------------------
// SVD Line: 20295

//  <item> SFDITEM_FIELD__GPIOE_OTYPER_OT2
//    <name> OT2 </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x40021004) Port x configuration bits (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOE_OTYPER ) </loc>
//      <o.2..2> OT2
//    </check>
//  </item>
//  


// ------------------------------  Field Item: GPIOE_OTYPER_OT1  ----------------------------------
// SVD Line: 20302

//  <item> SFDITEM_FIELD__GPIOE_OTYPER_OT1
//    <name> OT1 </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x40021004) Port x configuration bits (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOE_OTYPER ) </loc>
//      <o.1..1> OT1
//    </check>
//  </item>
//  


// ------------------------------  Field Item: GPIOE_OTYPER_OT0  ----------------------------------
// SVD Line: 20309

//  <item> SFDITEM_FIELD__GPIOE_OTYPER_OT0
//    <name> OT0 </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40021004) Port x configuration bits (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOE_OTYPER ) </loc>
//      <o.0..0> OT0
//    </check>
//  </item>
//  


// ------------------------------  Register RTree: GPIOE_OTYPER  ----------------------------------
// SVD Line: 20195

//  <rtree> SFDITEM_REG__GPIOE_OTYPER
//    <name> OTYPER </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40021004) GPIO port output type register </i>
//    <loc> ( (unsigned int)((GPIOE_OTYPER >> 0) & 0xFFFFFFFF), ((GPIOE_OTYPER = (GPIOE_OTYPER & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__GPIOE_OTYPER_OT15 </item>
//    <item> SFDITEM_FIELD__GPIOE_OTYPER_OT14 </item>
//    <item> SFDITEM_FIELD__GPIOE_OTYPER_OT13 </item>
//    <item> SFDITEM_FIELD__GPIOE_OTYPER_OT12 </item>
//    <item> SFDITEM_FIELD__GPIOE_OTYPER_OT11 </item>
//    <item> SFDITEM_FIELD__GPIOE_OTYPER_OT10 </item>
//    <item> SFDITEM_FIELD__GPIOE_OTYPER_OT9 </item>
//    <item> SFDITEM_FIELD__GPIOE_OTYPER_OT8 </item>
//    <item> SFDITEM_FIELD__GPIOE_OTYPER_OT7 </item>
//    <item> SFDITEM_FIELD__GPIOE_OTYPER_OT6 </item>
//    <item> SFDITEM_FIELD__GPIOE_OTYPER_OT5 </item>
//    <item> SFDITEM_FIELD__GPIOE_OTYPER_OT4 </item>
//    <item> SFDITEM_FIELD__GPIOE_OTYPER_OT3 </item>
//    <item> SFDITEM_FIELD__GPIOE_OTYPER_OT2 </item>
//    <item> SFDITEM_FIELD__GPIOE_OTYPER_OT1 </item>
//    <item> SFDITEM_FIELD__GPIOE_OTYPER_OT0 </item>
//  </rtree>
//  


// --------------------------  Register Item Address: GPIOE_OSPEEDR  ------------------------------
// SVD Line: 20318

unsigned int GPIOE_OSPEEDR __AT (0x40021008);



// ---------------------------  Field Item: GPIOE_OSPEEDR_OSPEEDR15  ------------------------------
// SVD Line: 20328

//  <item> SFDITEM_FIELD__GPIOE_OSPEEDR_OSPEEDR15
//    <name> OSPEEDR15 </name>
//    <rw> 
//    <i> [Bits 31..30] RW (@ 0x40021008) Port x configuration bits (y =  0..15) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOE_OSPEEDR >> 30) & 0x3), ((GPIOE_OSPEEDR = (GPIOE_OSPEEDR & ~(0x3UL << 30 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 30 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Field Item: GPIOE_OSPEEDR_OSPEEDR14  ------------------------------
// SVD Line: 20335

//  <item> SFDITEM_FIELD__GPIOE_OSPEEDR_OSPEEDR14
//    <name> OSPEEDR14 </name>
//    <rw> 
//    <i> [Bits 29..28] RW (@ 0x40021008) Port x configuration bits (y =  0..15) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOE_OSPEEDR >> 28) & 0x3), ((GPIOE_OSPEEDR = (GPIOE_OSPEEDR & ~(0x3UL << 28 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 28 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Field Item: GPIOE_OSPEEDR_OSPEEDR13  ------------------------------
// SVD Line: 20342

//  <item> SFDITEM_FIELD__GPIOE_OSPEEDR_OSPEEDR13
//    <name> OSPEEDR13 </name>
//    <rw> 
//    <i> [Bits 27..26] RW (@ 0x40021008) Port x configuration bits (y =  0..15) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOE_OSPEEDR >> 26) & 0x3), ((GPIOE_OSPEEDR = (GPIOE_OSPEEDR & ~(0x3UL << 26 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 26 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Field Item: GPIOE_OSPEEDR_OSPEEDR12  ------------------------------
// SVD Line: 20349

//  <item> SFDITEM_FIELD__GPIOE_OSPEEDR_OSPEEDR12
//    <name> OSPEEDR12 </name>
//    <rw> 
//    <i> [Bits 25..24] RW (@ 0x40021008) Port x configuration bits (y =  0..15) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOE_OSPEEDR >> 24) & 0x3), ((GPIOE_OSPEEDR = (GPIOE_OSPEEDR & ~(0x3UL << 24 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 24 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Field Item: GPIOE_OSPEEDR_OSPEEDR11  ------------------------------
// SVD Line: 20356

//  <item> SFDITEM_FIELD__GPIOE_OSPEEDR_OSPEEDR11
//    <name> OSPEEDR11 </name>
//    <rw> 
//    <i> [Bits 23..22] RW (@ 0x40021008) Port x configuration bits (y =  0..15) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOE_OSPEEDR >> 22) & 0x3), ((GPIOE_OSPEEDR = (GPIOE_OSPEEDR & ~(0x3UL << 22 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 22 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Field Item: GPIOE_OSPEEDR_OSPEEDR10  ------------------------------
// SVD Line: 20363

//  <item> SFDITEM_FIELD__GPIOE_OSPEEDR_OSPEEDR10
//    <name> OSPEEDR10 </name>
//    <rw> 
//    <i> [Bits 21..20] RW (@ 0x40021008) Port x configuration bits (y =  0..15) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOE_OSPEEDR >> 20) & 0x3), ((GPIOE_OSPEEDR = (GPIOE_OSPEEDR & ~(0x3UL << 20 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 20 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Field Item: GPIOE_OSPEEDR_OSPEEDR9  -------------------------------
// SVD Line: 20370

//  <item> SFDITEM_FIELD__GPIOE_OSPEEDR_OSPEEDR9
//    <name> OSPEEDR9 </name>
//    <rw> 
//    <i> [Bits 19..18] RW (@ 0x40021008) Port x configuration bits (y =  0..15) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOE_OSPEEDR >> 18) & 0x3), ((GPIOE_OSPEEDR = (GPIOE_OSPEEDR & ~(0x3UL << 18 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 18 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Field Item: GPIOE_OSPEEDR_OSPEEDR8  -------------------------------
// SVD Line: 20377

//  <item> SFDITEM_FIELD__GPIOE_OSPEEDR_OSPEEDR8
//    <name> OSPEEDR8 </name>
//    <rw> 
//    <i> [Bits 17..16] RW (@ 0x40021008) Port x configuration bits (y =  0..15) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOE_OSPEEDR >> 16) & 0x3), ((GPIOE_OSPEEDR = (GPIOE_OSPEEDR & ~(0x3UL << 16 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 16 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Field Item: GPIOE_OSPEEDR_OSPEEDR7  -------------------------------
// SVD Line: 20384

//  <item> SFDITEM_FIELD__GPIOE_OSPEEDR_OSPEEDR7
//    <name> OSPEEDR7 </name>
//    <rw> 
//    <i> [Bits 15..14] RW (@ 0x40021008) Port x configuration bits (y =  0..15) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOE_OSPEEDR >> 14) & 0x3), ((GPIOE_OSPEEDR = (GPIOE_OSPEEDR & ~(0x3UL << 14 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 14 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Field Item: GPIOE_OSPEEDR_OSPEEDR6  -------------------------------
// SVD Line: 20391

//  <item> SFDITEM_FIELD__GPIOE_OSPEEDR_OSPEEDR6
//    <name> OSPEEDR6 </name>
//    <rw> 
//    <i> [Bits 13..12] RW (@ 0x40021008) Port x configuration bits (y =  0..15) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOE_OSPEEDR >> 12) & 0x3), ((GPIOE_OSPEEDR = (GPIOE_OSPEEDR & ~(0x3UL << 12 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 12 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Field Item: GPIOE_OSPEEDR_OSPEEDR5  -------------------------------
// SVD Line: 20398

//  <item> SFDITEM_FIELD__GPIOE_OSPEEDR_OSPEEDR5
//    <name> OSPEEDR5 </name>
//    <rw> 
//    <i> [Bits 11..10] RW (@ 0x40021008) Port x configuration bits (y =  0..15) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOE_OSPEEDR >> 10) & 0x3), ((GPIOE_OSPEEDR = (GPIOE_OSPEEDR & ~(0x3UL << 10 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 10 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Field Item: GPIOE_OSPEEDR_OSPEEDR4  -------------------------------
// SVD Line: 20405

//  <item> SFDITEM_FIELD__GPIOE_OSPEEDR_OSPEEDR4
//    <name> OSPEEDR4 </name>
//    <rw> 
//    <i> [Bits 9..8] RW (@ 0x40021008) Port x configuration bits (y =  0..15) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOE_OSPEEDR >> 8) & 0x3), ((GPIOE_OSPEEDR = (GPIOE_OSPEEDR & ~(0x3UL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Field Item: GPIOE_OSPEEDR_OSPEEDR3  -------------------------------
// SVD Line: 20412

//  <item> SFDITEM_FIELD__GPIOE_OSPEEDR_OSPEEDR3
//    <name> OSPEEDR3 </name>
//    <rw> 
//    <i> [Bits 7..6] RW (@ 0x40021008) Port x configuration bits (y =  0..15) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOE_OSPEEDR >> 6) & 0x3), ((GPIOE_OSPEEDR = (GPIOE_OSPEEDR & ~(0x3UL << 6 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 6 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Field Item: GPIOE_OSPEEDR_OSPEEDR2  -------------------------------
// SVD Line: 20419

//  <item> SFDITEM_FIELD__GPIOE_OSPEEDR_OSPEEDR2
//    <name> OSPEEDR2 </name>
//    <rw> 
//    <i> [Bits 5..4] RW (@ 0x40021008) Port x configuration bits (y =  0..15) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOE_OSPEEDR >> 4) & 0x3), ((GPIOE_OSPEEDR = (GPIOE_OSPEEDR & ~(0x3UL << 4 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 4 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Field Item: GPIOE_OSPEEDR_OSPEEDR1  -------------------------------
// SVD Line: 20426

//  <item> SFDITEM_FIELD__GPIOE_OSPEEDR_OSPEEDR1
//    <name> OSPEEDR1 </name>
//    <rw> 
//    <i> [Bits 3..2] RW (@ 0x40021008) Port x configuration bits (y =  0..15) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOE_OSPEEDR >> 2) & 0x3), ((GPIOE_OSPEEDR = (GPIOE_OSPEEDR & ~(0x3UL << 2 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 2 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Field Item: GPIOE_OSPEEDR_OSPEEDR0  -------------------------------
// SVD Line: 20433

//  <item> SFDITEM_FIELD__GPIOE_OSPEEDR_OSPEEDR0
//    <name> OSPEEDR0 </name>
//    <rw> 
//    <i> [Bits 1..0] RW (@ 0x40021008) Port x configuration bits (y =  0..15) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOE_OSPEEDR >> 0) & 0x3), ((GPIOE_OSPEEDR = (GPIOE_OSPEEDR & ~(0x3UL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Register RTree: GPIOE_OSPEEDR  ---------------------------------
// SVD Line: 20318

//  <rtree> SFDITEM_REG__GPIOE_OSPEEDR
//    <name> OSPEEDR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40021008) GPIO port output speed  register </i>
//    <loc> ( (unsigned int)((GPIOE_OSPEEDR >> 0) & 0xFFFFFFFF), ((GPIOE_OSPEEDR = (GPIOE_OSPEEDR & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__GPIOE_OSPEEDR_OSPEEDR15 </item>
//    <item> SFDITEM_FIELD__GPIOE_OSPEEDR_OSPEEDR14 </item>
//    <item> SFDITEM_FIELD__GPIOE_OSPEEDR_OSPEEDR13 </item>
//    <item> SFDITEM_FIELD__GPIOE_OSPEEDR_OSPEEDR12 </item>
//    <item> SFDITEM_FIELD__GPIOE_OSPEEDR_OSPEEDR11 </item>
//    <item> SFDITEM_FIELD__GPIOE_OSPEEDR_OSPEEDR10 </item>
//    <item> SFDITEM_FIELD__GPIOE_OSPEEDR_OSPEEDR9 </item>
//    <item> SFDITEM_FIELD__GPIOE_OSPEEDR_OSPEEDR8 </item>
//    <item> SFDITEM_FIELD__GPIOE_OSPEEDR_OSPEEDR7 </item>
//    <item> SFDITEM_FIELD__GPIOE_OSPEEDR_OSPEEDR6 </item>
//    <item> SFDITEM_FIELD__GPIOE_OSPEEDR_OSPEEDR5 </item>
//    <item> SFDITEM_FIELD__GPIOE_OSPEEDR_OSPEEDR4 </item>
//    <item> SFDITEM_FIELD__GPIOE_OSPEEDR_OSPEEDR3 </item>
//    <item> SFDITEM_FIELD__GPIOE_OSPEEDR_OSPEEDR2 </item>
//    <item> SFDITEM_FIELD__GPIOE_OSPEEDR_OSPEEDR1 </item>
//    <item> SFDITEM_FIELD__GPIOE_OSPEEDR_OSPEEDR0 </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: GPIOE_PUPDR  -------------------------------
// SVD Line: 20442

unsigned int GPIOE_PUPDR __AT (0x4002100C);



// -----------------------------  Field Item: GPIOE_PUPDR_PUPDR15  --------------------------------
// SVD Line: 20452

//  <item> SFDITEM_FIELD__GPIOE_PUPDR_PUPDR15
//    <name> PUPDR15 </name>
//    <rw> 
//    <i> [Bits 31..30] RW (@ 0x4002100C) Port x configuration bits (y =  0..15) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOE_PUPDR >> 30) & 0x3), ((GPIOE_PUPDR = (GPIOE_PUPDR & ~(0x3UL << 30 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 30 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: GPIOE_PUPDR_PUPDR14  --------------------------------
// SVD Line: 20459

//  <item> SFDITEM_FIELD__GPIOE_PUPDR_PUPDR14
//    <name> PUPDR14 </name>
//    <rw> 
//    <i> [Bits 29..28] RW (@ 0x4002100C) Port x configuration bits (y =  0..15) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOE_PUPDR >> 28) & 0x3), ((GPIOE_PUPDR = (GPIOE_PUPDR & ~(0x3UL << 28 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 28 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: GPIOE_PUPDR_PUPDR13  --------------------------------
// SVD Line: 20466

//  <item> SFDITEM_FIELD__GPIOE_PUPDR_PUPDR13
//    <name> PUPDR13 </name>
//    <rw> 
//    <i> [Bits 27..26] RW (@ 0x4002100C) Port x configuration bits (y =  0..15) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOE_PUPDR >> 26) & 0x3), ((GPIOE_PUPDR = (GPIOE_PUPDR & ~(0x3UL << 26 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 26 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: GPIOE_PUPDR_PUPDR12  --------------------------------
// SVD Line: 20473

//  <item> SFDITEM_FIELD__GPIOE_PUPDR_PUPDR12
//    <name> PUPDR12 </name>
//    <rw> 
//    <i> [Bits 25..24] RW (@ 0x4002100C) Port x configuration bits (y =  0..15) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOE_PUPDR >> 24) & 0x3), ((GPIOE_PUPDR = (GPIOE_PUPDR & ~(0x3UL << 24 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 24 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: GPIOE_PUPDR_PUPDR11  --------------------------------
// SVD Line: 20480

//  <item> SFDITEM_FIELD__GPIOE_PUPDR_PUPDR11
//    <name> PUPDR11 </name>
//    <rw> 
//    <i> [Bits 23..22] RW (@ 0x4002100C) Port x configuration bits (y =  0..15) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOE_PUPDR >> 22) & 0x3), ((GPIOE_PUPDR = (GPIOE_PUPDR & ~(0x3UL << 22 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 22 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: GPIOE_PUPDR_PUPDR10  --------------------------------
// SVD Line: 20487

//  <item> SFDITEM_FIELD__GPIOE_PUPDR_PUPDR10
//    <name> PUPDR10 </name>
//    <rw> 
//    <i> [Bits 21..20] RW (@ 0x4002100C) Port x configuration bits (y =  0..15) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOE_PUPDR >> 20) & 0x3), ((GPIOE_PUPDR = (GPIOE_PUPDR & ~(0x3UL << 20 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 20 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: GPIOE_PUPDR_PUPDR9  ---------------------------------
// SVD Line: 20494

//  <item> SFDITEM_FIELD__GPIOE_PUPDR_PUPDR9
//    <name> PUPDR9 </name>
//    <rw> 
//    <i> [Bits 19..18] RW (@ 0x4002100C) Port x configuration bits (y =  0..15) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOE_PUPDR >> 18) & 0x3), ((GPIOE_PUPDR = (GPIOE_PUPDR & ~(0x3UL << 18 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 18 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: GPIOE_PUPDR_PUPDR8  ---------------------------------
// SVD Line: 20501

//  <item> SFDITEM_FIELD__GPIOE_PUPDR_PUPDR8
//    <name> PUPDR8 </name>
//    <rw> 
//    <i> [Bits 17..16] RW (@ 0x4002100C) Port x configuration bits (y =  0..15) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOE_PUPDR >> 16) & 0x3), ((GPIOE_PUPDR = (GPIOE_PUPDR & ~(0x3UL << 16 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 16 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: GPIOE_PUPDR_PUPDR7  ---------------------------------
// SVD Line: 20508

//  <item> SFDITEM_FIELD__GPIOE_PUPDR_PUPDR7
//    <name> PUPDR7 </name>
//    <rw> 
//    <i> [Bits 15..14] RW (@ 0x4002100C) Port x configuration bits (y =  0..15) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOE_PUPDR >> 14) & 0x3), ((GPIOE_PUPDR = (GPIOE_PUPDR & ~(0x3UL << 14 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 14 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: GPIOE_PUPDR_PUPDR6  ---------------------------------
// SVD Line: 20515

//  <item> SFDITEM_FIELD__GPIOE_PUPDR_PUPDR6
//    <name> PUPDR6 </name>
//    <rw> 
//    <i> [Bits 13..12] RW (@ 0x4002100C) Port x configuration bits (y =  0..15) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOE_PUPDR >> 12) & 0x3), ((GPIOE_PUPDR = (GPIOE_PUPDR & ~(0x3UL << 12 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 12 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: GPIOE_PUPDR_PUPDR5  ---------------------------------
// SVD Line: 20522

//  <item> SFDITEM_FIELD__GPIOE_PUPDR_PUPDR5
//    <name> PUPDR5 </name>
//    <rw> 
//    <i> [Bits 11..10] RW (@ 0x4002100C) Port x configuration bits (y =  0..15) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOE_PUPDR >> 10) & 0x3), ((GPIOE_PUPDR = (GPIOE_PUPDR & ~(0x3UL << 10 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 10 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: GPIOE_PUPDR_PUPDR4  ---------------------------------
// SVD Line: 20529

//  <item> SFDITEM_FIELD__GPIOE_PUPDR_PUPDR4
//    <name> PUPDR4 </name>
//    <rw> 
//    <i> [Bits 9..8] RW (@ 0x4002100C) Port x configuration bits (y =  0..15) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOE_PUPDR >> 8) & 0x3), ((GPIOE_PUPDR = (GPIOE_PUPDR & ~(0x3UL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: GPIOE_PUPDR_PUPDR3  ---------------------------------
// SVD Line: 20536

//  <item> SFDITEM_FIELD__GPIOE_PUPDR_PUPDR3
//    <name> PUPDR3 </name>
//    <rw> 
//    <i> [Bits 7..6] RW (@ 0x4002100C) Port x configuration bits (y =  0..15) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOE_PUPDR >> 6) & 0x3), ((GPIOE_PUPDR = (GPIOE_PUPDR & ~(0x3UL << 6 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 6 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: GPIOE_PUPDR_PUPDR2  ---------------------------------
// SVD Line: 20543

//  <item> SFDITEM_FIELD__GPIOE_PUPDR_PUPDR2
//    <name> PUPDR2 </name>
//    <rw> 
//    <i> [Bits 5..4] RW (@ 0x4002100C) Port x configuration bits (y =  0..15) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOE_PUPDR >> 4) & 0x3), ((GPIOE_PUPDR = (GPIOE_PUPDR & ~(0x3UL << 4 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 4 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: GPIOE_PUPDR_PUPDR1  ---------------------------------
// SVD Line: 20550

//  <item> SFDITEM_FIELD__GPIOE_PUPDR_PUPDR1
//    <name> PUPDR1 </name>
//    <rw> 
//    <i> [Bits 3..2] RW (@ 0x4002100C) Port x configuration bits (y =  0..15) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOE_PUPDR >> 2) & 0x3), ((GPIOE_PUPDR = (GPIOE_PUPDR & ~(0x3UL << 2 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 2 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: GPIOE_PUPDR_PUPDR0  ---------------------------------
// SVD Line: 20557

//  <item> SFDITEM_FIELD__GPIOE_PUPDR_PUPDR0
//    <name> PUPDR0 </name>
//    <rw> 
//    <i> [Bits 1..0] RW (@ 0x4002100C) Port x configuration bits (y =  0..15) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOE_PUPDR >> 0) & 0x3), ((GPIOE_PUPDR = (GPIOE_PUPDR & ~(0x3UL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: GPIOE_PUPDR  ----------------------------------
// SVD Line: 20442

//  <rtree> SFDITEM_REG__GPIOE_PUPDR
//    <name> PUPDR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4002100C) GPIO port pull-up/pull-down  register </i>
//    <loc> ( (unsigned int)((GPIOE_PUPDR >> 0) & 0xFFFFFFFF), ((GPIOE_PUPDR = (GPIOE_PUPDR & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__GPIOE_PUPDR_PUPDR15 </item>
//    <item> SFDITEM_FIELD__GPIOE_PUPDR_PUPDR14 </item>
//    <item> SFDITEM_FIELD__GPIOE_PUPDR_PUPDR13 </item>
//    <item> SFDITEM_FIELD__GPIOE_PUPDR_PUPDR12 </item>
//    <item> SFDITEM_FIELD__GPIOE_PUPDR_PUPDR11 </item>
//    <item> SFDITEM_FIELD__GPIOE_PUPDR_PUPDR10 </item>
//    <item> SFDITEM_FIELD__GPIOE_PUPDR_PUPDR9 </item>
//    <item> SFDITEM_FIELD__GPIOE_PUPDR_PUPDR8 </item>
//    <item> SFDITEM_FIELD__GPIOE_PUPDR_PUPDR7 </item>
//    <item> SFDITEM_FIELD__GPIOE_PUPDR_PUPDR6 </item>
//    <item> SFDITEM_FIELD__GPIOE_PUPDR_PUPDR5 </item>
//    <item> SFDITEM_FIELD__GPIOE_PUPDR_PUPDR4 </item>
//    <item> SFDITEM_FIELD__GPIOE_PUPDR_PUPDR3 </item>
//    <item> SFDITEM_FIELD__GPIOE_PUPDR_PUPDR2 </item>
//    <item> SFDITEM_FIELD__GPIOE_PUPDR_PUPDR1 </item>
//    <item> SFDITEM_FIELD__GPIOE_PUPDR_PUPDR0 </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: GPIOE_IDR  --------------------------------
// SVD Line: 20566

unsigned int GPIOE_IDR __AT (0x40021010);



// -------------------------------  Field Item: GPIOE_IDR_IDR15  ----------------------------------
// SVD Line: 20575

//  <item> SFDITEM_FIELD__GPIOE_IDR_IDR15
//    <name> IDR15 </name>
//    <r> 
//    <i> [Bit 15] RO (@ 0x40021010) Port input data (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOE_IDR ) </loc>
//      <o.15..15> IDR15
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOE_IDR_IDR14  ----------------------------------
// SVD Line: 20582

//  <item> SFDITEM_FIELD__GPIOE_IDR_IDR14
//    <name> IDR14 </name>
//    <r> 
//    <i> [Bit 14] RO (@ 0x40021010) Port input data (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOE_IDR ) </loc>
//      <o.14..14> IDR14
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOE_IDR_IDR13  ----------------------------------
// SVD Line: 20589

//  <item> SFDITEM_FIELD__GPIOE_IDR_IDR13
//    <name> IDR13 </name>
//    <r> 
//    <i> [Bit 13] RO (@ 0x40021010) Port input data (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOE_IDR ) </loc>
//      <o.13..13> IDR13
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOE_IDR_IDR12  ----------------------------------
// SVD Line: 20596

//  <item> SFDITEM_FIELD__GPIOE_IDR_IDR12
//    <name> IDR12 </name>
//    <r> 
//    <i> [Bit 12] RO (@ 0x40021010) Port input data (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOE_IDR ) </loc>
//      <o.12..12> IDR12
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOE_IDR_IDR11  ----------------------------------
// SVD Line: 20603

//  <item> SFDITEM_FIELD__GPIOE_IDR_IDR11
//    <name> IDR11 </name>
//    <r> 
//    <i> [Bit 11] RO (@ 0x40021010) Port input data (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOE_IDR ) </loc>
//      <o.11..11> IDR11
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOE_IDR_IDR10  ----------------------------------
// SVD Line: 20610

//  <item> SFDITEM_FIELD__GPIOE_IDR_IDR10
//    <name> IDR10 </name>
//    <r> 
//    <i> [Bit 10] RO (@ 0x40021010) Port input data (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOE_IDR ) </loc>
//      <o.10..10> IDR10
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOE_IDR_IDR9  -----------------------------------
// SVD Line: 20617

//  <item> SFDITEM_FIELD__GPIOE_IDR_IDR9
//    <name> IDR9 </name>
//    <r> 
//    <i> [Bit 9] RO (@ 0x40021010) Port input data (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOE_IDR ) </loc>
//      <o.9..9> IDR9
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOE_IDR_IDR8  -----------------------------------
// SVD Line: 20624

//  <item> SFDITEM_FIELD__GPIOE_IDR_IDR8
//    <name> IDR8 </name>
//    <r> 
//    <i> [Bit 8] RO (@ 0x40021010) Port input data (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOE_IDR ) </loc>
//      <o.8..8> IDR8
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOE_IDR_IDR7  -----------------------------------
// SVD Line: 20631

//  <item> SFDITEM_FIELD__GPIOE_IDR_IDR7
//    <name> IDR7 </name>
//    <r> 
//    <i> [Bit 7] RO (@ 0x40021010) Port input data (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOE_IDR ) </loc>
//      <o.7..7> IDR7
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOE_IDR_IDR6  -----------------------------------
// SVD Line: 20638

//  <item> SFDITEM_FIELD__GPIOE_IDR_IDR6
//    <name> IDR6 </name>
//    <r> 
//    <i> [Bit 6] RO (@ 0x40021010) Port input data (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOE_IDR ) </loc>
//      <o.6..6> IDR6
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOE_IDR_IDR5  -----------------------------------
// SVD Line: 20645

//  <item> SFDITEM_FIELD__GPIOE_IDR_IDR5
//    <name> IDR5 </name>
//    <r> 
//    <i> [Bit 5] RO (@ 0x40021010) Port input data (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOE_IDR ) </loc>
//      <o.5..5> IDR5
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOE_IDR_IDR4  -----------------------------------
// SVD Line: 20652

//  <item> SFDITEM_FIELD__GPIOE_IDR_IDR4
//    <name> IDR4 </name>
//    <r> 
//    <i> [Bit 4] RO (@ 0x40021010) Port input data (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOE_IDR ) </loc>
//      <o.4..4> IDR4
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOE_IDR_IDR3  -----------------------------------
// SVD Line: 20659

//  <item> SFDITEM_FIELD__GPIOE_IDR_IDR3
//    <name> IDR3 </name>
//    <r> 
//    <i> [Bit 3] RO (@ 0x40021010) Port input data (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOE_IDR ) </loc>
//      <o.3..3> IDR3
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOE_IDR_IDR2  -----------------------------------
// SVD Line: 20666

//  <item> SFDITEM_FIELD__GPIOE_IDR_IDR2
//    <name> IDR2 </name>
//    <r> 
//    <i> [Bit 2] RO (@ 0x40021010) Port input data (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOE_IDR ) </loc>
//      <o.2..2> IDR2
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOE_IDR_IDR1  -----------------------------------
// SVD Line: 20673

//  <item> SFDITEM_FIELD__GPIOE_IDR_IDR1
//    <name> IDR1 </name>
//    <r> 
//    <i> [Bit 1] RO (@ 0x40021010) Port input data (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOE_IDR ) </loc>
//      <o.1..1> IDR1
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOE_IDR_IDR0  -----------------------------------
// SVD Line: 20680

//  <item> SFDITEM_FIELD__GPIOE_IDR_IDR0
//    <name> IDR0 </name>
//    <r> 
//    <i> [Bit 0] RO (@ 0x40021010) Port input data (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOE_IDR ) </loc>
//      <o.0..0> IDR0
//    </check>
//  </item>
//  


// --------------------------------  Register RTree: GPIOE_IDR  -----------------------------------
// SVD Line: 20566

//  <rtree> SFDITEM_REG__GPIOE_IDR
//    <name> IDR </name>
//    <r> 
//    <i> [Bits 31..0] RO (@ 0x40021010) GPIO port input data register </i>
//    <loc> ( (unsigned int)((GPIOE_IDR >> 0) & 0xFFFFFFFF) ) </loc>
//    <item> SFDITEM_FIELD__GPIOE_IDR_IDR15 </item>
//    <item> SFDITEM_FIELD__GPIOE_IDR_IDR14 </item>
//    <item> SFDITEM_FIELD__GPIOE_IDR_IDR13 </item>
//    <item> SFDITEM_FIELD__GPIOE_IDR_IDR12 </item>
//    <item> SFDITEM_FIELD__GPIOE_IDR_IDR11 </item>
//    <item> SFDITEM_FIELD__GPIOE_IDR_IDR10 </item>
//    <item> SFDITEM_FIELD__GPIOE_IDR_IDR9 </item>
//    <item> SFDITEM_FIELD__GPIOE_IDR_IDR8 </item>
//    <item> SFDITEM_FIELD__GPIOE_IDR_IDR7 </item>
//    <item> SFDITEM_FIELD__GPIOE_IDR_IDR6 </item>
//    <item> SFDITEM_FIELD__GPIOE_IDR_IDR5 </item>
//    <item> SFDITEM_FIELD__GPIOE_IDR_IDR4 </item>
//    <item> SFDITEM_FIELD__GPIOE_IDR_IDR3 </item>
//    <item> SFDITEM_FIELD__GPIOE_IDR_IDR2 </item>
//    <item> SFDITEM_FIELD__GPIOE_IDR_IDR1 </item>
//    <item> SFDITEM_FIELD__GPIOE_IDR_IDR0 </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: GPIOE_ODR  --------------------------------
// SVD Line: 20689

unsigned int GPIOE_ODR __AT (0x40021014);



// -------------------------------  Field Item: GPIOE_ODR_ODR15  ----------------------------------
// SVD Line: 20698

//  <item> SFDITEM_FIELD__GPIOE_ODR_ODR15
//    <name> ODR15 </name>
//    <rw> 
//    <i> [Bit 15] RW (@ 0x40021014) Port output data (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOE_ODR ) </loc>
//      <o.15..15> ODR15
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOE_ODR_ODR14  ----------------------------------
// SVD Line: 20705

//  <item> SFDITEM_FIELD__GPIOE_ODR_ODR14
//    <name> ODR14 </name>
//    <rw> 
//    <i> [Bit 14] RW (@ 0x40021014) Port output data (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOE_ODR ) </loc>
//      <o.14..14> ODR14
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOE_ODR_ODR13  ----------------------------------
// SVD Line: 20712

//  <item> SFDITEM_FIELD__GPIOE_ODR_ODR13
//    <name> ODR13 </name>
//    <rw> 
//    <i> [Bit 13] RW (@ 0x40021014) Port output data (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOE_ODR ) </loc>
//      <o.13..13> ODR13
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOE_ODR_ODR12  ----------------------------------
// SVD Line: 20719

//  <item> SFDITEM_FIELD__GPIOE_ODR_ODR12
//    <name> ODR12 </name>
//    <rw> 
//    <i> [Bit 12] RW (@ 0x40021014) Port output data (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOE_ODR ) </loc>
//      <o.12..12> ODR12
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOE_ODR_ODR11  ----------------------------------
// SVD Line: 20726

//  <item> SFDITEM_FIELD__GPIOE_ODR_ODR11
//    <name> ODR11 </name>
//    <rw> 
//    <i> [Bit 11] RW (@ 0x40021014) Port output data (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOE_ODR ) </loc>
//      <o.11..11> ODR11
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOE_ODR_ODR10  ----------------------------------
// SVD Line: 20733

//  <item> SFDITEM_FIELD__GPIOE_ODR_ODR10
//    <name> ODR10 </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x40021014) Port output data (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOE_ODR ) </loc>
//      <o.10..10> ODR10
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOE_ODR_ODR9  -----------------------------------
// SVD Line: 20740

//  <item> SFDITEM_FIELD__GPIOE_ODR_ODR9
//    <name> ODR9 </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x40021014) Port output data (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOE_ODR ) </loc>
//      <o.9..9> ODR9
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOE_ODR_ODR8  -----------------------------------
// SVD Line: 20747

//  <item> SFDITEM_FIELD__GPIOE_ODR_ODR8
//    <name> ODR8 </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x40021014) Port output data (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOE_ODR ) </loc>
//      <o.8..8> ODR8
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOE_ODR_ODR7  -----------------------------------
// SVD Line: 20754

//  <item> SFDITEM_FIELD__GPIOE_ODR_ODR7
//    <name> ODR7 </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x40021014) Port output data (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOE_ODR ) </loc>
//      <o.7..7> ODR7
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOE_ODR_ODR6  -----------------------------------
// SVD Line: 20761

//  <item> SFDITEM_FIELD__GPIOE_ODR_ODR6
//    <name> ODR6 </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x40021014) Port output data (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOE_ODR ) </loc>
//      <o.6..6> ODR6
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOE_ODR_ODR5  -----------------------------------
// SVD Line: 20768

//  <item> SFDITEM_FIELD__GPIOE_ODR_ODR5
//    <name> ODR5 </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x40021014) Port output data (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOE_ODR ) </loc>
//      <o.5..5> ODR5
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOE_ODR_ODR4  -----------------------------------
// SVD Line: 20775

//  <item> SFDITEM_FIELD__GPIOE_ODR_ODR4
//    <name> ODR4 </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x40021014) Port output data (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOE_ODR ) </loc>
//      <o.4..4> ODR4
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOE_ODR_ODR3  -----------------------------------
// SVD Line: 20782

//  <item> SFDITEM_FIELD__GPIOE_ODR_ODR3
//    <name> ODR3 </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x40021014) Port output data (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOE_ODR ) </loc>
//      <o.3..3> ODR3
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOE_ODR_ODR2  -----------------------------------
// SVD Line: 20789

//  <item> SFDITEM_FIELD__GPIOE_ODR_ODR2
//    <name> ODR2 </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x40021014) Port output data (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOE_ODR ) </loc>
//      <o.2..2> ODR2
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOE_ODR_ODR1  -----------------------------------
// SVD Line: 20796

//  <item> SFDITEM_FIELD__GPIOE_ODR_ODR1
//    <name> ODR1 </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x40021014) Port output data (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOE_ODR ) </loc>
//      <o.1..1> ODR1
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOE_ODR_ODR0  -----------------------------------
// SVD Line: 20803

//  <item> SFDITEM_FIELD__GPIOE_ODR_ODR0
//    <name> ODR0 </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40021014) Port output data (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOE_ODR ) </loc>
//      <o.0..0> ODR0
//    </check>
//  </item>
//  


// --------------------------------  Register RTree: GPIOE_ODR  -----------------------------------
// SVD Line: 20689

//  <rtree> SFDITEM_REG__GPIOE_ODR
//    <name> ODR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40021014) GPIO port output data register </i>
//    <loc> ( (unsigned int)((GPIOE_ODR >> 0) & 0xFFFFFFFF), ((GPIOE_ODR = (GPIOE_ODR & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__GPIOE_ODR_ODR15 </item>
//    <item> SFDITEM_FIELD__GPIOE_ODR_ODR14 </item>
//    <item> SFDITEM_FIELD__GPIOE_ODR_ODR13 </item>
//    <item> SFDITEM_FIELD__GPIOE_ODR_ODR12 </item>
//    <item> SFDITEM_FIELD__GPIOE_ODR_ODR11 </item>
//    <item> SFDITEM_FIELD__GPIOE_ODR_ODR10 </item>
//    <item> SFDITEM_FIELD__GPIOE_ODR_ODR9 </item>
//    <item> SFDITEM_FIELD__GPIOE_ODR_ODR8 </item>
//    <item> SFDITEM_FIELD__GPIOE_ODR_ODR7 </item>
//    <item> SFDITEM_FIELD__GPIOE_ODR_ODR6 </item>
//    <item> SFDITEM_FIELD__GPIOE_ODR_ODR5 </item>
//    <item> SFDITEM_FIELD__GPIOE_ODR_ODR4 </item>
//    <item> SFDITEM_FIELD__GPIOE_ODR_ODR3 </item>
//    <item> SFDITEM_FIELD__GPIOE_ODR_ODR2 </item>
//    <item> SFDITEM_FIELD__GPIOE_ODR_ODR1 </item>
//    <item> SFDITEM_FIELD__GPIOE_ODR_ODR0 </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: GPIOE_BSRR  -------------------------------
// SVD Line: 20812

unsigned int GPIOE_BSRR __AT (0x40021018);



// -------------------------------  Field Item: GPIOE_BSRR_BR15  ----------------------------------
// SVD Line: 20822

//  <item> SFDITEM_FIELD__GPIOE_BSRR_BR15
//    <name> BR15 </name>
//    <w> 
//    <i> [Bit 31] WO (@ 0x40021018) Port x reset bit y (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOE_BSRR ) </loc>
//      <o.31..31> BR15
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOE_BSRR_BR14  ----------------------------------
// SVD Line: 20829

//  <item> SFDITEM_FIELD__GPIOE_BSRR_BR14
//    <name> BR14 </name>
//    <w> 
//    <i> [Bit 30] WO (@ 0x40021018) Port x reset bit y (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOE_BSRR ) </loc>
//      <o.30..30> BR14
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOE_BSRR_BR13  ----------------------------------
// SVD Line: 20836

//  <item> SFDITEM_FIELD__GPIOE_BSRR_BR13
//    <name> BR13 </name>
//    <w> 
//    <i> [Bit 29] WO (@ 0x40021018) Port x reset bit y (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOE_BSRR ) </loc>
//      <o.29..29> BR13
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOE_BSRR_BR12  ----------------------------------
// SVD Line: 20843

//  <item> SFDITEM_FIELD__GPIOE_BSRR_BR12
//    <name> BR12 </name>
//    <w> 
//    <i> [Bit 28] WO (@ 0x40021018) Port x reset bit y (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOE_BSRR ) </loc>
//      <o.28..28> BR12
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOE_BSRR_BR11  ----------------------------------
// SVD Line: 20850

//  <item> SFDITEM_FIELD__GPIOE_BSRR_BR11
//    <name> BR11 </name>
//    <w> 
//    <i> [Bit 27] WO (@ 0x40021018) Port x reset bit y (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOE_BSRR ) </loc>
//      <o.27..27> BR11
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOE_BSRR_BR10  ----------------------------------
// SVD Line: 20857

//  <item> SFDITEM_FIELD__GPIOE_BSRR_BR10
//    <name> BR10 </name>
//    <w> 
//    <i> [Bit 26] WO (@ 0x40021018) Port x reset bit y (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOE_BSRR ) </loc>
//      <o.26..26> BR10
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOE_BSRR_BR9  -----------------------------------
// SVD Line: 20864

//  <item> SFDITEM_FIELD__GPIOE_BSRR_BR9
//    <name> BR9 </name>
//    <w> 
//    <i> [Bit 25] WO (@ 0x40021018) Port x reset bit y (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOE_BSRR ) </loc>
//      <o.25..25> BR9
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOE_BSRR_BR8  -----------------------------------
// SVD Line: 20871

//  <item> SFDITEM_FIELD__GPIOE_BSRR_BR8
//    <name> BR8 </name>
//    <w> 
//    <i> [Bit 24] WO (@ 0x40021018) Port x reset bit y (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOE_BSRR ) </loc>
//      <o.24..24> BR8
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOE_BSRR_BR7  -----------------------------------
// SVD Line: 20878

//  <item> SFDITEM_FIELD__GPIOE_BSRR_BR7
//    <name> BR7 </name>
//    <w> 
//    <i> [Bit 23] WO (@ 0x40021018) Port x reset bit y (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOE_BSRR ) </loc>
//      <o.23..23> BR7
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOE_BSRR_BR6  -----------------------------------
// SVD Line: 20885

//  <item> SFDITEM_FIELD__GPIOE_BSRR_BR6
//    <name> BR6 </name>
//    <w> 
//    <i> [Bit 22] WO (@ 0x40021018) Port x reset bit y (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOE_BSRR ) </loc>
//      <o.22..22> BR6
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOE_BSRR_BR5  -----------------------------------
// SVD Line: 20892

//  <item> SFDITEM_FIELD__GPIOE_BSRR_BR5
//    <name> BR5 </name>
//    <w> 
//    <i> [Bit 21] WO (@ 0x40021018) Port x reset bit y (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOE_BSRR ) </loc>
//      <o.21..21> BR5
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOE_BSRR_BR4  -----------------------------------
// SVD Line: 20899

//  <item> SFDITEM_FIELD__GPIOE_BSRR_BR4
//    <name> BR4 </name>
//    <w> 
//    <i> [Bit 20] WO (@ 0x40021018) Port x reset bit y (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOE_BSRR ) </loc>
//      <o.20..20> BR4
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOE_BSRR_BR3  -----------------------------------
// SVD Line: 20906

//  <item> SFDITEM_FIELD__GPIOE_BSRR_BR3
//    <name> BR3 </name>
//    <w> 
//    <i> [Bit 19] WO (@ 0x40021018) Port x reset bit y (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOE_BSRR ) </loc>
//      <o.19..19> BR3
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOE_BSRR_BR2  -----------------------------------
// SVD Line: 20913

//  <item> SFDITEM_FIELD__GPIOE_BSRR_BR2
//    <name> BR2 </name>
//    <w> 
//    <i> [Bit 18] WO (@ 0x40021018) Port x reset bit y (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOE_BSRR ) </loc>
//      <o.18..18> BR2
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOE_BSRR_BR1  -----------------------------------
// SVD Line: 20920

//  <item> SFDITEM_FIELD__GPIOE_BSRR_BR1
//    <name> BR1 </name>
//    <w> 
//    <i> [Bit 17] WO (@ 0x40021018) Port x reset bit y (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOE_BSRR ) </loc>
//      <o.17..17> BR1
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOE_BSRR_BR0  -----------------------------------
// SVD Line: 20927

//  <item> SFDITEM_FIELD__GPIOE_BSRR_BR0
//    <name> BR0 </name>
//    <w> 
//    <i> [Bit 16] WO (@ 0x40021018) Port x set bit y (y=  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOE_BSRR ) </loc>
//      <o.16..16> BR0
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOE_BSRR_BS15  ----------------------------------
// SVD Line: 20934

//  <item> SFDITEM_FIELD__GPIOE_BSRR_BS15
//    <name> BS15 </name>
//    <w> 
//    <i> [Bit 15] WO (@ 0x40021018) Port x set bit y (y=  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOE_BSRR ) </loc>
//      <o.15..15> BS15
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOE_BSRR_BS14  ----------------------------------
// SVD Line: 20941

//  <item> SFDITEM_FIELD__GPIOE_BSRR_BS14
//    <name> BS14 </name>
//    <w> 
//    <i> [Bit 14] WO (@ 0x40021018) Port x set bit y (y=  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOE_BSRR ) </loc>
//      <o.14..14> BS14
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOE_BSRR_BS13  ----------------------------------
// SVD Line: 20948

//  <item> SFDITEM_FIELD__GPIOE_BSRR_BS13
//    <name> BS13 </name>
//    <w> 
//    <i> [Bit 13] WO (@ 0x40021018) Port x set bit y (y=  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOE_BSRR ) </loc>
//      <o.13..13> BS13
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOE_BSRR_BS12  ----------------------------------
// SVD Line: 20955

//  <item> SFDITEM_FIELD__GPIOE_BSRR_BS12
//    <name> BS12 </name>
//    <w> 
//    <i> [Bit 12] WO (@ 0x40021018) Port x set bit y (y=  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOE_BSRR ) </loc>
//      <o.12..12> BS12
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOE_BSRR_BS11  ----------------------------------
// SVD Line: 20962

//  <item> SFDITEM_FIELD__GPIOE_BSRR_BS11
//    <name> BS11 </name>
//    <w> 
//    <i> [Bit 11] WO (@ 0x40021018) Port x set bit y (y=  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOE_BSRR ) </loc>
//      <o.11..11> BS11
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOE_BSRR_BS10  ----------------------------------
// SVD Line: 20969

//  <item> SFDITEM_FIELD__GPIOE_BSRR_BS10
//    <name> BS10 </name>
//    <w> 
//    <i> [Bit 10] WO (@ 0x40021018) Port x set bit y (y=  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOE_BSRR ) </loc>
//      <o.10..10> BS10
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOE_BSRR_BS9  -----------------------------------
// SVD Line: 20976

//  <item> SFDITEM_FIELD__GPIOE_BSRR_BS9
//    <name> BS9 </name>
//    <w> 
//    <i> [Bit 9] WO (@ 0x40021018) Port x set bit y (y=  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOE_BSRR ) </loc>
//      <o.9..9> BS9
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOE_BSRR_BS8  -----------------------------------
// SVD Line: 20983

//  <item> SFDITEM_FIELD__GPIOE_BSRR_BS8
//    <name> BS8 </name>
//    <w> 
//    <i> [Bit 8] WO (@ 0x40021018) Port x set bit y (y=  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOE_BSRR ) </loc>
//      <o.8..8> BS8
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOE_BSRR_BS7  -----------------------------------
// SVD Line: 20990

//  <item> SFDITEM_FIELD__GPIOE_BSRR_BS7
//    <name> BS7 </name>
//    <w> 
//    <i> [Bit 7] WO (@ 0x40021018) Port x set bit y (y=  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOE_BSRR ) </loc>
//      <o.7..7> BS7
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOE_BSRR_BS6  -----------------------------------
// SVD Line: 20997

//  <item> SFDITEM_FIELD__GPIOE_BSRR_BS6
//    <name> BS6 </name>
//    <w> 
//    <i> [Bit 6] WO (@ 0x40021018) Port x set bit y (y=  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOE_BSRR ) </loc>
//      <o.6..6> BS6
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOE_BSRR_BS5  -----------------------------------
// SVD Line: 21004

//  <item> SFDITEM_FIELD__GPIOE_BSRR_BS5
//    <name> BS5 </name>
//    <w> 
//    <i> [Bit 5] WO (@ 0x40021018) Port x set bit y (y=  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOE_BSRR ) </loc>
//      <o.5..5> BS5
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOE_BSRR_BS4  -----------------------------------
// SVD Line: 21011

//  <item> SFDITEM_FIELD__GPIOE_BSRR_BS4
//    <name> BS4 </name>
//    <w> 
//    <i> [Bit 4] WO (@ 0x40021018) Port x set bit y (y=  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOE_BSRR ) </loc>
//      <o.4..4> BS4
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOE_BSRR_BS3  -----------------------------------
// SVD Line: 21018

//  <item> SFDITEM_FIELD__GPIOE_BSRR_BS3
//    <name> BS3 </name>
//    <w> 
//    <i> [Bit 3] WO (@ 0x40021018) Port x set bit y (y=  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOE_BSRR ) </loc>
//      <o.3..3> BS3
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOE_BSRR_BS2  -----------------------------------
// SVD Line: 21025

//  <item> SFDITEM_FIELD__GPIOE_BSRR_BS2
//    <name> BS2 </name>
//    <w> 
//    <i> [Bit 2] WO (@ 0x40021018) Port x set bit y (y=  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOE_BSRR ) </loc>
//      <o.2..2> BS2
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOE_BSRR_BS1  -----------------------------------
// SVD Line: 21032

//  <item> SFDITEM_FIELD__GPIOE_BSRR_BS1
//    <name> BS1 </name>
//    <w> 
//    <i> [Bit 1] WO (@ 0x40021018) Port x set bit y (y=  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOE_BSRR ) </loc>
//      <o.1..1> BS1
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOE_BSRR_BS0  -----------------------------------
// SVD Line: 21039

//  <item> SFDITEM_FIELD__GPIOE_BSRR_BS0
//    <name> BS0 </name>
//    <w> 
//    <i> [Bit 0] WO (@ 0x40021018) Port x set bit y (y=  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOE_BSRR ) </loc>
//      <o.0..0> BS0
//    </check>
//  </item>
//  


// -------------------------------  Register RTree: GPIOE_BSRR  -----------------------------------
// SVD Line: 20812

//  <rtree> SFDITEM_REG__GPIOE_BSRR
//    <name> BSRR </name>
//    <w> 
//    <i> [Bits 31..0] WO (@ 0x40021018) GPIO port bit set/reset  register </i>
//    <loc> ( (unsigned int)((GPIOE_BSRR >> 0) & 0xFFFFFFFF), ((GPIOE_BSRR = (GPIOE_BSRR & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__GPIOE_BSRR_BR15 </item>
//    <item> SFDITEM_FIELD__GPIOE_BSRR_BR14 </item>
//    <item> SFDITEM_FIELD__GPIOE_BSRR_BR13 </item>
//    <item> SFDITEM_FIELD__GPIOE_BSRR_BR12 </item>
//    <item> SFDITEM_FIELD__GPIOE_BSRR_BR11 </item>
//    <item> SFDITEM_FIELD__GPIOE_BSRR_BR10 </item>
//    <item> SFDITEM_FIELD__GPIOE_BSRR_BR9 </item>
//    <item> SFDITEM_FIELD__GPIOE_BSRR_BR8 </item>
//    <item> SFDITEM_FIELD__GPIOE_BSRR_BR7 </item>
//    <item> SFDITEM_FIELD__GPIOE_BSRR_BR6 </item>
//    <item> SFDITEM_FIELD__GPIOE_BSRR_BR5 </item>
//    <item> SFDITEM_FIELD__GPIOE_BSRR_BR4 </item>
//    <item> SFDITEM_FIELD__GPIOE_BSRR_BR3 </item>
//    <item> SFDITEM_FIELD__GPIOE_BSRR_BR2 </item>
//    <item> SFDITEM_FIELD__GPIOE_BSRR_BR1 </item>
//    <item> SFDITEM_FIELD__GPIOE_BSRR_BR0 </item>
//    <item> SFDITEM_FIELD__GPIOE_BSRR_BS15 </item>
//    <item> SFDITEM_FIELD__GPIOE_BSRR_BS14 </item>
//    <item> SFDITEM_FIELD__GPIOE_BSRR_BS13 </item>
//    <item> SFDITEM_FIELD__GPIOE_BSRR_BS12 </item>
//    <item> SFDITEM_FIELD__GPIOE_BSRR_BS11 </item>
//    <item> SFDITEM_FIELD__GPIOE_BSRR_BS10 </item>
//    <item> SFDITEM_FIELD__GPIOE_BSRR_BS9 </item>
//    <item> SFDITEM_FIELD__GPIOE_BSRR_BS8 </item>
//    <item> SFDITEM_FIELD__GPIOE_BSRR_BS7 </item>
//    <item> SFDITEM_FIELD__GPIOE_BSRR_BS6 </item>
//    <item> SFDITEM_FIELD__GPIOE_BSRR_BS5 </item>
//    <item> SFDITEM_FIELD__GPIOE_BSRR_BS4 </item>
//    <item> SFDITEM_FIELD__GPIOE_BSRR_BS3 </item>
//    <item> SFDITEM_FIELD__GPIOE_BSRR_BS2 </item>
//    <item> SFDITEM_FIELD__GPIOE_BSRR_BS1 </item>
//    <item> SFDITEM_FIELD__GPIOE_BSRR_BS0 </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: GPIOE_LCKR  -------------------------------
// SVD Line: 21048

unsigned int GPIOE_LCKR __AT (0x4002101C);



// -------------------------------  Field Item: GPIOE_LCKR_LCKK  ----------------------------------
// SVD Line: 21058

//  <item> SFDITEM_FIELD__GPIOE_LCKR_LCKK
//    <name> LCKK </name>
//    <rw> 
//    <i> [Bit 16] RW (@ 0x4002101C) Port x lock bit y (y=  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOE_LCKR ) </loc>
//      <o.16..16> LCKK
//    </check>
//  </item>
//  


// ------------------------------  Field Item: GPIOE_LCKR_LCK15  ----------------------------------
// SVD Line: 21065

//  <item> SFDITEM_FIELD__GPIOE_LCKR_LCK15
//    <name> LCK15 </name>
//    <rw> 
//    <i> [Bit 15] RW (@ 0x4002101C) Port x lock bit y (y=  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOE_LCKR ) </loc>
//      <o.15..15> LCK15
//    </check>
//  </item>
//  


// ------------------------------  Field Item: GPIOE_LCKR_LCK14  ----------------------------------
// SVD Line: 21072

//  <item> SFDITEM_FIELD__GPIOE_LCKR_LCK14
//    <name> LCK14 </name>
//    <rw> 
//    <i> [Bit 14] RW (@ 0x4002101C) Port x lock bit y (y=  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOE_LCKR ) </loc>
//      <o.14..14> LCK14
//    </check>
//  </item>
//  


// ------------------------------  Field Item: GPIOE_LCKR_LCK13  ----------------------------------
// SVD Line: 21079

//  <item> SFDITEM_FIELD__GPIOE_LCKR_LCK13
//    <name> LCK13 </name>
//    <rw> 
//    <i> [Bit 13] RW (@ 0x4002101C) Port x lock bit y (y=  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOE_LCKR ) </loc>
//      <o.13..13> LCK13
//    </check>
//  </item>
//  


// ------------------------------  Field Item: GPIOE_LCKR_LCK12  ----------------------------------
// SVD Line: 21086

//  <item> SFDITEM_FIELD__GPIOE_LCKR_LCK12
//    <name> LCK12 </name>
//    <rw> 
//    <i> [Bit 12] RW (@ 0x4002101C) Port x lock bit y (y=  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOE_LCKR ) </loc>
//      <o.12..12> LCK12
//    </check>
//  </item>
//  


// ------------------------------  Field Item: GPIOE_LCKR_LCK11  ----------------------------------
// SVD Line: 21093

//  <item> SFDITEM_FIELD__GPIOE_LCKR_LCK11
//    <name> LCK11 </name>
//    <rw> 
//    <i> [Bit 11] RW (@ 0x4002101C) Port x lock bit y (y=  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOE_LCKR ) </loc>
//      <o.11..11> LCK11
//    </check>
//  </item>
//  


// ------------------------------  Field Item: GPIOE_LCKR_LCK10  ----------------------------------
// SVD Line: 21100

//  <item> SFDITEM_FIELD__GPIOE_LCKR_LCK10
//    <name> LCK10 </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x4002101C) Port x lock bit y (y=  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOE_LCKR ) </loc>
//      <o.10..10> LCK10
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOE_LCKR_LCK9  ----------------------------------
// SVD Line: 21107

//  <item> SFDITEM_FIELD__GPIOE_LCKR_LCK9
//    <name> LCK9 </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x4002101C) Port x lock bit y (y=  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOE_LCKR ) </loc>
//      <o.9..9> LCK9
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOE_LCKR_LCK8  ----------------------------------
// SVD Line: 21114

//  <item> SFDITEM_FIELD__GPIOE_LCKR_LCK8
//    <name> LCK8 </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x4002101C) Port x lock bit y (y=  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOE_LCKR ) </loc>
//      <o.8..8> LCK8
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOE_LCKR_LCK7  ----------------------------------
// SVD Line: 21121

//  <item> SFDITEM_FIELD__GPIOE_LCKR_LCK7
//    <name> LCK7 </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x4002101C) Port x lock bit y (y=  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOE_LCKR ) </loc>
//      <o.7..7> LCK7
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOE_LCKR_LCK6  ----------------------------------
// SVD Line: 21128

//  <item> SFDITEM_FIELD__GPIOE_LCKR_LCK6
//    <name> LCK6 </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x4002101C) Port x lock bit y (y=  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOE_LCKR ) </loc>
//      <o.6..6> LCK6
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOE_LCKR_LCK5  ----------------------------------
// SVD Line: 21135

//  <item> SFDITEM_FIELD__GPIOE_LCKR_LCK5
//    <name> LCK5 </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x4002101C) Port x lock bit y (y=  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOE_LCKR ) </loc>
//      <o.5..5> LCK5
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOE_LCKR_LCK4  ----------------------------------
// SVD Line: 21142

//  <item> SFDITEM_FIELD__GPIOE_LCKR_LCK4
//    <name> LCK4 </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x4002101C) Port x lock bit y (y=  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOE_LCKR ) </loc>
//      <o.4..4> LCK4
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOE_LCKR_LCK3  ----------------------------------
// SVD Line: 21149

//  <item> SFDITEM_FIELD__GPIOE_LCKR_LCK3
//    <name> LCK3 </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x4002101C) Port x lock bit y (y=  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOE_LCKR ) </loc>
//      <o.3..3> LCK3
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOE_LCKR_LCK2  ----------------------------------
// SVD Line: 21156

//  <item> SFDITEM_FIELD__GPIOE_LCKR_LCK2
//    <name> LCK2 </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x4002101C) Port x lock bit y (y=  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOE_LCKR ) </loc>
//      <o.2..2> LCK2
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOE_LCKR_LCK1  ----------------------------------
// SVD Line: 21163

//  <item> SFDITEM_FIELD__GPIOE_LCKR_LCK1
//    <name> LCK1 </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x4002101C) Port x lock bit y (y=  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOE_LCKR ) </loc>
//      <o.1..1> LCK1
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOE_LCKR_LCK0  ----------------------------------
// SVD Line: 21170

//  <item> SFDITEM_FIELD__GPIOE_LCKR_LCK0
//    <name> LCK0 </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x4002101C) Port x lock bit y (y=  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOE_LCKR ) </loc>
//      <o.0..0> LCK0
//    </check>
//  </item>
//  


// -------------------------------  Register RTree: GPIOE_LCKR  -----------------------------------
// SVD Line: 21048

//  <rtree> SFDITEM_REG__GPIOE_LCKR
//    <name> LCKR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4002101C) GPIO port configuration lock  register </i>
//    <loc> ( (unsigned int)((GPIOE_LCKR >> 0) & 0xFFFFFFFF), ((GPIOE_LCKR = (GPIOE_LCKR & ~(0x1FFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1FFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__GPIOE_LCKR_LCKK </item>
//    <item> SFDITEM_FIELD__GPIOE_LCKR_LCK15 </item>
//    <item> SFDITEM_FIELD__GPIOE_LCKR_LCK14 </item>
//    <item> SFDITEM_FIELD__GPIOE_LCKR_LCK13 </item>
//    <item> SFDITEM_FIELD__GPIOE_LCKR_LCK12 </item>
//    <item> SFDITEM_FIELD__GPIOE_LCKR_LCK11 </item>
//    <item> SFDITEM_FIELD__GPIOE_LCKR_LCK10 </item>
//    <item> SFDITEM_FIELD__GPIOE_LCKR_LCK9 </item>
//    <item> SFDITEM_FIELD__GPIOE_LCKR_LCK8 </item>
//    <item> SFDITEM_FIELD__GPIOE_LCKR_LCK7 </item>
//    <item> SFDITEM_FIELD__GPIOE_LCKR_LCK6 </item>
//    <item> SFDITEM_FIELD__GPIOE_LCKR_LCK5 </item>
//    <item> SFDITEM_FIELD__GPIOE_LCKR_LCK4 </item>
//    <item> SFDITEM_FIELD__GPIOE_LCKR_LCK3 </item>
//    <item> SFDITEM_FIELD__GPIOE_LCKR_LCK2 </item>
//    <item> SFDITEM_FIELD__GPIOE_LCKR_LCK1 </item>
//    <item> SFDITEM_FIELD__GPIOE_LCKR_LCK0 </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: GPIOE_AFRL  -------------------------------
// SVD Line: 21179

unsigned int GPIOE_AFRL __AT (0x40021020);



// ------------------------------  Field Item: GPIOE_AFRL_AFRL7  ----------------------------------
// SVD Line: 21189

//  <item> SFDITEM_FIELD__GPIOE_AFRL_AFRL7
//    <name> AFRL7 </name>
//    <rw> 
//    <i> [Bits 31..28] RW (@ 0x40021020) Alternate function selection for port x  bit y (y = 0..7) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOE_AFRL >> 28) & 0xF), ((GPIOE_AFRL = (GPIOE_AFRL & ~(0xFUL << 28 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 28 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: GPIOE_AFRL_AFRL6  ----------------------------------
// SVD Line: 21196

//  <item> SFDITEM_FIELD__GPIOE_AFRL_AFRL6
//    <name> AFRL6 </name>
//    <rw> 
//    <i> [Bits 27..24] RW (@ 0x40021020) Alternate function selection for port x  bit y (y = 0..7) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOE_AFRL >> 24) & 0xF), ((GPIOE_AFRL = (GPIOE_AFRL & ~(0xFUL << 24 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 24 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: GPIOE_AFRL_AFRL5  ----------------------------------
// SVD Line: 21203

//  <item> SFDITEM_FIELD__GPIOE_AFRL_AFRL5
//    <name> AFRL5 </name>
//    <rw> 
//    <i> [Bits 23..20] RW (@ 0x40021020) Alternate function selection for port x  bit y (y = 0..7) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOE_AFRL >> 20) & 0xF), ((GPIOE_AFRL = (GPIOE_AFRL & ~(0xFUL << 20 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 20 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: GPIOE_AFRL_AFRL4  ----------------------------------
// SVD Line: 21210

//  <item> SFDITEM_FIELD__GPIOE_AFRL_AFRL4
//    <name> AFRL4 </name>
//    <rw> 
//    <i> [Bits 19..16] RW (@ 0x40021020) Alternate function selection for port x  bit y (y = 0..7) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOE_AFRL >> 16) & 0xF), ((GPIOE_AFRL = (GPIOE_AFRL & ~(0xFUL << 16 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 16 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: GPIOE_AFRL_AFRL3  ----------------------------------
// SVD Line: 21217

//  <item> SFDITEM_FIELD__GPIOE_AFRL_AFRL3
//    <name> AFRL3 </name>
//    <rw> 
//    <i> [Bits 15..12] RW (@ 0x40021020) Alternate function selection for port x  bit y (y = 0..7) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOE_AFRL >> 12) & 0xF), ((GPIOE_AFRL = (GPIOE_AFRL & ~(0xFUL << 12 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 12 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: GPIOE_AFRL_AFRL2  ----------------------------------
// SVD Line: 21224

//  <item> SFDITEM_FIELD__GPIOE_AFRL_AFRL2
//    <name> AFRL2 </name>
//    <rw> 
//    <i> [Bits 11..8] RW (@ 0x40021020) Alternate function selection for port x  bit y (y = 0..7) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOE_AFRL >> 8) & 0xF), ((GPIOE_AFRL = (GPIOE_AFRL & ~(0xFUL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: GPIOE_AFRL_AFRL1  ----------------------------------
// SVD Line: 21231

//  <item> SFDITEM_FIELD__GPIOE_AFRL_AFRL1
//    <name> AFRL1 </name>
//    <rw> 
//    <i> [Bits 7..4] RW (@ 0x40021020) Alternate function selection for port x  bit y (y = 0..7) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOE_AFRL >> 4) & 0xF), ((GPIOE_AFRL = (GPIOE_AFRL & ~(0xFUL << 4 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 4 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: GPIOE_AFRL_AFRL0  ----------------------------------
// SVD Line: 21238

//  <item> SFDITEM_FIELD__GPIOE_AFRL_AFRL0
//    <name> AFRL0 </name>
//    <rw> 
//    <i> [Bits 3..0] RW (@ 0x40021020) Alternate function selection for port x  bit y (y = 0..7) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOE_AFRL >> 0) & 0xF), ((GPIOE_AFRL = (GPIOE_AFRL & ~(0xFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: GPIOE_AFRL  -----------------------------------
// SVD Line: 21179

//  <rtree> SFDITEM_REG__GPIOE_AFRL
//    <name> AFRL </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40021020) GPIO alternate function low  register </i>
//    <loc> ( (unsigned int)((GPIOE_AFRL >> 0) & 0xFFFFFFFF), ((GPIOE_AFRL = (GPIOE_AFRL & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__GPIOE_AFRL_AFRL7 </item>
//    <item> SFDITEM_FIELD__GPIOE_AFRL_AFRL6 </item>
//    <item> SFDITEM_FIELD__GPIOE_AFRL_AFRL5 </item>
//    <item> SFDITEM_FIELD__GPIOE_AFRL_AFRL4 </item>
//    <item> SFDITEM_FIELD__GPIOE_AFRL_AFRL3 </item>
//    <item> SFDITEM_FIELD__GPIOE_AFRL_AFRL2 </item>
//    <item> SFDITEM_FIELD__GPIOE_AFRL_AFRL1 </item>
//    <item> SFDITEM_FIELD__GPIOE_AFRL_AFRL0 </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: GPIOE_AFRH  -------------------------------
// SVD Line: 21247

unsigned int GPIOE_AFRH __AT (0x40021024);



// ------------------------------  Field Item: GPIOE_AFRH_AFRH15  ---------------------------------
// SVD Line: 21257

//  <item> SFDITEM_FIELD__GPIOE_AFRH_AFRH15
//    <name> AFRH15 </name>
//    <rw> 
//    <i> [Bits 31..28] RW (@ 0x40021024) Alternate function selection for port x  bit y (y = 8..15) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOE_AFRH >> 28) & 0xF), ((GPIOE_AFRH = (GPIOE_AFRH & ~(0xFUL << 28 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 28 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: GPIOE_AFRH_AFRH14  ---------------------------------
// SVD Line: 21264

//  <item> SFDITEM_FIELD__GPIOE_AFRH_AFRH14
//    <name> AFRH14 </name>
//    <rw> 
//    <i> [Bits 27..24] RW (@ 0x40021024) Alternate function selection for port x  bit y (y = 8..15) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOE_AFRH >> 24) & 0xF), ((GPIOE_AFRH = (GPIOE_AFRH & ~(0xFUL << 24 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 24 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: GPIOE_AFRH_AFRH13  ---------------------------------
// SVD Line: 21271

//  <item> SFDITEM_FIELD__GPIOE_AFRH_AFRH13
//    <name> AFRH13 </name>
//    <rw> 
//    <i> [Bits 23..20] RW (@ 0x40021024) Alternate function selection for port x  bit y (y = 8..15) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOE_AFRH >> 20) & 0xF), ((GPIOE_AFRH = (GPIOE_AFRH & ~(0xFUL << 20 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 20 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: GPIOE_AFRH_AFRH12  ---------------------------------
// SVD Line: 21278

//  <item> SFDITEM_FIELD__GPIOE_AFRH_AFRH12
//    <name> AFRH12 </name>
//    <rw> 
//    <i> [Bits 19..16] RW (@ 0x40021024) Alternate function selection for port x  bit y (y = 8..15) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOE_AFRH >> 16) & 0xF), ((GPIOE_AFRH = (GPIOE_AFRH & ~(0xFUL << 16 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 16 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: GPIOE_AFRH_AFRH11  ---------------------------------
// SVD Line: 21285

//  <item> SFDITEM_FIELD__GPIOE_AFRH_AFRH11
//    <name> AFRH11 </name>
//    <rw> 
//    <i> [Bits 15..12] RW (@ 0x40021024) Alternate function selection for port x  bit y (y = 8..15) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOE_AFRH >> 12) & 0xF), ((GPIOE_AFRH = (GPIOE_AFRH & ~(0xFUL << 12 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 12 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: GPIOE_AFRH_AFRH10  ---------------------------------
// SVD Line: 21292

//  <item> SFDITEM_FIELD__GPIOE_AFRH_AFRH10
//    <name> AFRH10 </name>
//    <rw> 
//    <i> [Bits 11..8] RW (@ 0x40021024) Alternate function selection for port x  bit y (y = 8..15) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOE_AFRH >> 8) & 0xF), ((GPIOE_AFRH = (GPIOE_AFRH & ~(0xFUL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: GPIOE_AFRH_AFRH9  ----------------------------------
// SVD Line: 21299

//  <item> SFDITEM_FIELD__GPIOE_AFRH_AFRH9
//    <name> AFRH9 </name>
//    <rw> 
//    <i> [Bits 7..4] RW (@ 0x40021024) Alternate function selection for port x  bit y (y = 8..15) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOE_AFRH >> 4) & 0xF), ((GPIOE_AFRH = (GPIOE_AFRH & ~(0xFUL << 4 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 4 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: GPIOE_AFRH_AFRH8  ----------------------------------
// SVD Line: 21306

//  <item> SFDITEM_FIELD__GPIOE_AFRH_AFRH8
//    <name> AFRH8 </name>
//    <rw> 
//    <i> [Bits 3..0] RW (@ 0x40021024) Alternate function selection for port x  bit y (y = 8..15) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOE_AFRH >> 0) & 0xF), ((GPIOE_AFRH = (GPIOE_AFRH & ~(0xFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: GPIOE_AFRH  -----------------------------------
// SVD Line: 21247

//  <rtree> SFDITEM_REG__GPIOE_AFRH
//    <name> AFRH </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40021024) GPIO alternate function high  register </i>
//    <loc> ( (unsigned int)((GPIOE_AFRH >> 0) & 0xFFFFFFFF), ((GPIOE_AFRH = (GPIOE_AFRH & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__GPIOE_AFRH_AFRH15 </item>
//    <item> SFDITEM_FIELD__GPIOE_AFRH_AFRH14 </item>
//    <item> SFDITEM_FIELD__GPIOE_AFRH_AFRH13 </item>
//    <item> SFDITEM_FIELD__GPIOE_AFRH_AFRH12 </item>
//    <item> SFDITEM_FIELD__GPIOE_AFRH_AFRH11 </item>
//    <item> SFDITEM_FIELD__GPIOE_AFRH_AFRH10 </item>
//    <item> SFDITEM_FIELD__GPIOE_AFRH_AFRH9 </item>
//    <item> SFDITEM_FIELD__GPIOE_AFRH_AFRH8 </item>
//  </rtree>
//  


// ---------------------------------  Peripheral View: GPIOE  -------------------------------------
// SVD Line: 21317

//  <view> GPIOE
//    <name> GPIOE </name>
//    <item> SFDITEM_REG__GPIOE_MODER </item>
//    <item> SFDITEM_REG__GPIOE_OTYPER </item>
//    <item> SFDITEM_REG__GPIOE_OSPEEDR </item>
//    <item> SFDITEM_REG__GPIOE_PUPDR </item>
//    <item> SFDITEM_REG__GPIOE_IDR </item>
//    <item> SFDITEM_REG__GPIOE_ODR </item>
//    <item> SFDITEM_REG__GPIOE_BSRR </item>
//    <item> SFDITEM_REG__GPIOE_LCKR </item>
//    <item> SFDITEM_REG__GPIOE_AFRL </item>
//    <item> SFDITEM_REG__GPIOE_AFRH </item>
//  </view>
//  


// ---------------------------  Register Item Address: GPIOD_MODER  -------------------------------
// SVD Line: 20072

unsigned int GPIOD_MODER __AT (0x40020C00);



// -----------------------------  Field Item: GPIOD_MODER_MODER15  --------------------------------
// SVD Line: 20081

//  <item> SFDITEM_FIELD__GPIOD_MODER_MODER15
//    <name> MODER15 </name>
//    <rw> 
//    <i> [Bits 31..30] RW (@ 0x40020C00) Port x configuration bits (y =  0..15) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOD_MODER >> 30) & 0x3), ((GPIOD_MODER = (GPIOD_MODER & ~(0x3UL << 30 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 30 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: GPIOD_MODER_MODER14  --------------------------------
// SVD Line: 20088

//  <item> SFDITEM_FIELD__GPIOD_MODER_MODER14
//    <name> MODER14 </name>
//    <rw> 
//    <i> [Bits 29..28] RW (@ 0x40020C00) Port x configuration bits (y =  0..15) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOD_MODER >> 28) & 0x3), ((GPIOD_MODER = (GPIOD_MODER & ~(0x3UL << 28 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 28 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: GPIOD_MODER_MODER13  --------------------------------
// SVD Line: 20095

//  <item> SFDITEM_FIELD__GPIOD_MODER_MODER13
//    <name> MODER13 </name>
//    <rw> 
//    <i> [Bits 27..26] RW (@ 0x40020C00) Port x configuration bits (y =  0..15) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOD_MODER >> 26) & 0x3), ((GPIOD_MODER = (GPIOD_MODER & ~(0x3UL << 26 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 26 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: GPIOD_MODER_MODER12  --------------------------------
// SVD Line: 20102

//  <item> SFDITEM_FIELD__GPIOD_MODER_MODER12
//    <name> MODER12 </name>
//    <rw> 
//    <i> [Bits 25..24] RW (@ 0x40020C00) Port x configuration bits (y =  0..15) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOD_MODER >> 24) & 0x3), ((GPIOD_MODER = (GPIOD_MODER & ~(0x3UL << 24 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 24 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: GPIOD_MODER_MODER11  --------------------------------
// SVD Line: 20109

//  <item> SFDITEM_FIELD__GPIOD_MODER_MODER11
//    <name> MODER11 </name>
//    <rw> 
//    <i> [Bits 23..22] RW (@ 0x40020C00) Port x configuration bits (y =  0..15) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOD_MODER >> 22) & 0x3), ((GPIOD_MODER = (GPIOD_MODER & ~(0x3UL << 22 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 22 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: GPIOD_MODER_MODER10  --------------------------------
// SVD Line: 20116

//  <item> SFDITEM_FIELD__GPIOD_MODER_MODER10
//    <name> MODER10 </name>
//    <rw> 
//    <i> [Bits 21..20] RW (@ 0x40020C00) Port x configuration bits (y =  0..15) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOD_MODER >> 20) & 0x3), ((GPIOD_MODER = (GPIOD_MODER & ~(0x3UL << 20 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 20 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: GPIOD_MODER_MODER9  ---------------------------------
// SVD Line: 20123

//  <item> SFDITEM_FIELD__GPIOD_MODER_MODER9
//    <name> MODER9 </name>
//    <rw> 
//    <i> [Bits 19..18] RW (@ 0x40020C00) Port x configuration bits (y =  0..15) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOD_MODER >> 18) & 0x3), ((GPIOD_MODER = (GPIOD_MODER & ~(0x3UL << 18 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 18 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: GPIOD_MODER_MODER8  ---------------------------------
// SVD Line: 20130

//  <item> SFDITEM_FIELD__GPIOD_MODER_MODER8
//    <name> MODER8 </name>
//    <rw> 
//    <i> [Bits 17..16] RW (@ 0x40020C00) Port x configuration bits (y =  0..15) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOD_MODER >> 16) & 0x3), ((GPIOD_MODER = (GPIOD_MODER & ~(0x3UL << 16 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 16 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: GPIOD_MODER_MODER7  ---------------------------------
// SVD Line: 20137

//  <item> SFDITEM_FIELD__GPIOD_MODER_MODER7
//    <name> MODER7 </name>
//    <rw> 
//    <i> [Bits 15..14] RW (@ 0x40020C00) Port x configuration bits (y =  0..15) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOD_MODER >> 14) & 0x3), ((GPIOD_MODER = (GPIOD_MODER & ~(0x3UL << 14 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 14 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: GPIOD_MODER_MODER6  ---------------------------------
// SVD Line: 20144

//  <item> SFDITEM_FIELD__GPIOD_MODER_MODER6
//    <name> MODER6 </name>
//    <rw> 
//    <i> [Bits 13..12] RW (@ 0x40020C00) Port x configuration bits (y =  0..15) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOD_MODER >> 12) & 0x3), ((GPIOD_MODER = (GPIOD_MODER & ~(0x3UL << 12 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 12 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: GPIOD_MODER_MODER5  ---------------------------------
// SVD Line: 20151

//  <item> SFDITEM_FIELD__GPIOD_MODER_MODER5
//    <name> MODER5 </name>
//    <rw> 
//    <i> [Bits 11..10] RW (@ 0x40020C00) Port x configuration bits (y =  0..15) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOD_MODER >> 10) & 0x3), ((GPIOD_MODER = (GPIOD_MODER & ~(0x3UL << 10 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 10 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: GPIOD_MODER_MODER4  ---------------------------------
// SVD Line: 20158

//  <item> SFDITEM_FIELD__GPIOD_MODER_MODER4
//    <name> MODER4 </name>
//    <rw> 
//    <i> [Bits 9..8] RW (@ 0x40020C00) Port x configuration bits (y =  0..15) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOD_MODER >> 8) & 0x3), ((GPIOD_MODER = (GPIOD_MODER & ~(0x3UL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: GPIOD_MODER_MODER3  ---------------------------------
// SVD Line: 20165

//  <item> SFDITEM_FIELD__GPIOD_MODER_MODER3
//    <name> MODER3 </name>
//    <rw> 
//    <i> [Bits 7..6] RW (@ 0x40020C00) Port x configuration bits (y =  0..15) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOD_MODER >> 6) & 0x3), ((GPIOD_MODER = (GPIOD_MODER & ~(0x3UL << 6 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 6 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: GPIOD_MODER_MODER2  ---------------------------------
// SVD Line: 20172

//  <item> SFDITEM_FIELD__GPIOD_MODER_MODER2
//    <name> MODER2 </name>
//    <rw> 
//    <i> [Bits 5..4] RW (@ 0x40020C00) Port x configuration bits (y =  0..15) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOD_MODER >> 4) & 0x3), ((GPIOD_MODER = (GPIOD_MODER & ~(0x3UL << 4 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 4 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: GPIOD_MODER_MODER1  ---------------------------------
// SVD Line: 20179

//  <item> SFDITEM_FIELD__GPIOD_MODER_MODER1
//    <name> MODER1 </name>
//    <rw> 
//    <i> [Bits 3..2] RW (@ 0x40020C00) Port x configuration bits (y =  0..15) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOD_MODER >> 2) & 0x3), ((GPIOD_MODER = (GPIOD_MODER & ~(0x3UL << 2 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 2 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: GPIOD_MODER_MODER0  ---------------------------------
// SVD Line: 20186

//  <item> SFDITEM_FIELD__GPIOD_MODER_MODER0
//    <name> MODER0 </name>
//    <rw> 
//    <i> [Bits 1..0] RW (@ 0x40020C00) Port x configuration bits (y =  0..15) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOD_MODER >> 0) & 0x3), ((GPIOD_MODER = (GPIOD_MODER & ~(0x3UL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: GPIOD_MODER  ----------------------------------
// SVD Line: 20072

//  <rtree> SFDITEM_REG__GPIOD_MODER
//    <name> MODER </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40020C00) GPIO port mode register </i>
//    <loc> ( (unsigned int)((GPIOD_MODER >> 0) & 0xFFFFFFFF), ((GPIOD_MODER = (GPIOD_MODER & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__GPIOD_MODER_MODER15 </item>
//    <item> SFDITEM_FIELD__GPIOD_MODER_MODER14 </item>
//    <item> SFDITEM_FIELD__GPIOD_MODER_MODER13 </item>
//    <item> SFDITEM_FIELD__GPIOD_MODER_MODER12 </item>
//    <item> SFDITEM_FIELD__GPIOD_MODER_MODER11 </item>
//    <item> SFDITEM_FIELD__GPIOD_MODER_MODER10 </item>
//    <item> SFDITEM_FIELD__GPIOD_MODER_MODER9 </item>
//    <item> SFDITEM_FIELD__GPIOD_MODER_MODER8 </item>
//    <item> SFDITEM_FIELD__GPIOD_MODER_MODER7 </item>
//    <item> SFDITEM_FIELD__GPIOD_MODER_MODER6 </item>
//    <item> SFDITEM_FIELD__GPIOD_MODER_MODER5 </item>
//    <item> SFDITEM_FIELD__GPIOD_MODER_MODER4 </item>
//    <item> SFDITEM_FIELD__GPIOD_MODER_MODER3 </item>
//    <item> SFDITEM_FIELD__GPIOD_MODER_MODER2 </item>
//    <item> SFDITEM_FIELD__GPIOD_MODER_MODER1 </item>
//    <item> SFDITEM_FIELD__GPIOD_MODER_MODER0 </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: GPIOD_OTYPER  ------------------------------
// SVD Line: 20195

unsigned int GPIOD_OTYPER __AT (0x40020C04);



// ------------------------------  Field Item: GPIOD_OTYPER_OT15  ---------------------------------
// SVD Line: 20204

//  <item> SFDITEM_FIELD__GPIOD_OTYPER_OT15
//    <name> OT15 </name>
//    <rw> 
//    <i> [Bit 15] RW (@ 0x40020C04) Port x configuration bits (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOD_OTYPER ) </loc>
//      <o.15..15> OT15
//    </check>
//  </item>
//  


// ------------------------------  Field Item: GPIOD_OTYPER_OT14  ---------------------------------
// SVD Line: 20211

//  <item> SFDITEM_FIELD__GPIOD_OTYPER_OT14
//    <name> OT14 </name>
//    <rw> 
//    <i> [Bit 14] RW (@ 0x40020C04) Port x configuration bits (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOD_OTYPER ) </loc>
//      <o.14..14> OT14
//    </check>
//  </item>
//  


// ------------------------------  Field Item: GPIOD_OTYPER_OT13  ---------------------------------
// SVD Line: 20218

//  <item> SFDITEM_FIELD__GPIOD_OTYPER_OT13
//    <name> OT13 </name>
//    <rw> 
//    <i> [Bit 13] RW (@ 0x40020C04) Port x configuration bits (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOD_OTYPER ) </loc>
//      <o.13..13> OT13
//    </check>
//  </item>
//  


// ------------------------------  Field Item: GPIOD_OTYPER_OT12  ---------------------------------
// SVD Line: 20225

//  <item> SFDITEM_FIELD__GPIOD_OTYPER_OT12
//    <name> OT12 </name>
//    <rw> 
//    <i> [Bit 12] RW (@ 0x40020C04) Port x configuration bits (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOD_OTYPER ) </loc>
//      <o.12..12> OT12
//    </check>
//  </item>
//  


// ------------------------------  Field Item: GPIOD_OTYPER_OT11  ---------------------------------
// SVD Line: 20232

//  <item> SFDITEM_FIELD__GPIOD_OTYPER_OT11
//    <name> OT11 </name>
//    <rw> 
//    <i> [Bit 11] RW (@ 0x40020C04) Port x configuration bits (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOD_OTYPER ) </loc>
//      <o.11..11> OT11
//    </check>
//  </item>
//  


// ------------------------------  Field Item: GPIOD_OTYPER_OT10  ---------------------------------
// SVD Line: 20239

//  <item> SFDITEM_FIELD__GPIOD_OTYPER_OT10
//    <name> OT10 </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x40020C04) Port x configuration bits (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOD_OTYPER ) </loc>
//      <o.10..10> OT10
//    </check>
//  </item>
//  


// ------------------------------  Field Item: GPIOD_OTYPER_OT9  ----------------------------------
// SVD Line: 20246

//  <item> SFDITEM_FIELD__GPIOD_OTYPER_OT9
//    <name> OT9 </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x40020C04) Port x configuration bits (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOD_OTYPER ) </loc>
//      <o.9..9> OT9
//    </check>
//  </item>
//  


// ------------------------------  Field Item: GPIOD_OTYPER_OT8  ----------------------------------
// SVD Line: 20253

//  <item> SFDITEM_FIELD__GPIOD_OTYPER_OT8
//    <name> OT8 </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x40020C04) Port x configuration bits (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOD_OTYPER ) </loc>
//      <o.8..8> OT8
//    </check>
//  </item>
//  


// ------------------------------  Field Item: GPIOD_OTYPER_OT7  ----------------------------------
// SVD Line: 20260

//  <item> SFDITEM_FIELD__GPIOD_OTYPER_OT7
//    <name> OT7 </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x40020C04) Port x configuration bits (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOD_OTYPER ) </loc>
//      <o.7..7> OT7
//    </check>
//  </item>
//  


// ------------------------------  Field Item: GPIOD_OTYPER_OT6  ----------------------------------
// SVD Line: 20267

//  <item> SFDITEM_FIELD__GPIOD_OTYPER_OT6
//    <name> OT6 </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x40020C04) Port x configuration bits (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOD_OTYPER ) </loc>
//      <o.6..6> OT6
//    </check>
//  </item>
//  


// ------------------------------  Field Item: GPIOD_OTYPER_OT5  ----------------------------------
// SVD Line: 20274

//  <item> SFDITEM_FIELD__GPIOD_OTYPER_OT5
//    <name> OT5 </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x40020C04) Port x configuration bits (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOD_OTYPER ) </loc>
//      <o.5..5> OT5
//    </check>
//  </item>
//  


// ------------------------------  Field Item: GPIOD_OTYPER_OT4  ----------------------------------
// SVD Line: 20281

//  <item> SFDITEM_FIELD__GPIOD_OTYPER_OT4
//    <name> OT4 </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x40020C04) Port x configuration bits (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOD_OTYPER ) </loc>
//      <o.4..4> OT4
//    </check>
//  </item>
//  


// ------------------------------  Field Item: GPIOD_OTYPER_OT3  ----------------------------------
// SVD Line: 20288

//  <item> SFDITEM_FIELD__GPIOD_OTYPER_OT3
//    <name> OT3 </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x40020C04) Port x configuration bits (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOD_OTYPER ) </loc>
//      <o.3..3> OT3
//    </check>
//  </item>
//  


// ------------------------------  Field Item: GPIOD_OTYPER_OT2  ----------------------------------
// SVD Line: 20295

//  <item> SFDITEM_FIELD__GPIOD_OTYPER_OT2
//    <name> OT2 </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x40020C04) Port x configuration bits (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOD_OTYPER ) </loc>
//      <o.2..2> OT2
//    </check>
//  </item>
//  


// ------------------------------  Field Item: GPIOD_OTYPER_OT1  ----------------------------------
// SVD Line: 20302

//  <item> SFDITEM_FIELD__GPIOD_OTYPER_OT1
//    <name> OT1 </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x40020C04) Port x configuration bits (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOD_OTYPER ) </loc>
//      <o.1..1> OT1
//    </check>
//  </item>
//  


// ------------------------------  Field Item: GPIOD_OTYPER_OT0  ----------------------------------
// SVD Line: 20309

//  <item> SFDITEM_FIELD__GPIOD_OTYPER_OT0
//    <name> OT0 </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40020C04) Port x configuration bits (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOD_OTYPER ) </loc>
//      <o.0..0> OT0
//    </check>
//  </item>
//  


// ------------------------------  Register RTree: GPIOD_OTYPER  ----------------------------------
// SVD Line: 20195

//  <rtree> SFDITEM_REG__GPIOD_OTYPER
//    <name> OTYPER </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40020C04) GPIO port output type register </i>
//    <loc> ( (unsigned int)((GPIOD_OTYPER >> 0) & 0xFFFFFFFF), ((GPIOD_OTYPER = (GPIOD_OTYPER & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__GPIOD_OTYPER_OT15 </item>
//    <item> SFDITEM_FIELD__GPIOD_OTYPER_OT14 </item>
//    <item> SFDITEM_FIELD__GPIOD_OTYPER_OT13 </item>
//    <item> SFDITEM_FIELD__GPIOD_OTYPER_OT12 </item>
//    <item> SFDITEM_FIELD__GPIOD_OTYPER_OT11 </item>
//    <item> SFDITEM_FIELD__GPIOD_OTYPER_OT10 </item>
//    <item> SFDITEM_FIELD__GPIOD_OTYPER_OT9 </item>
//    <item> SFDITEM_FIELD__GPIOD_OTYPER_OT8 </item>
//    <item> SFDITEM_FIELD__GPIOD_OTYPER_OT7 </item>
//    <item> SFDITEM_FIELD__GPIOD_OTYPER_OT6 </item>
//    <item> SFDITEM_FIELD__GPIOD_OTYPER_OT5 </item>
//    <item> SFDITEM_FIELD__GPIOD_OTYPER_OT4 </item>
//    <item> SFDITEM_FIELD__GPIOD_OTYPER_OT3 </item>
//    <item> SFDITEM_FIELD__GPIOD_OTYPER_OT2 </item>
//    <item> SFDITEM_FIELD__GPIOD_OTYPER_OT1 </item>
//    <item> SFDITEM_FIELD__GPIOD_OTYPER_OT0 </item>
//  </rtree>
//  


// --------------------------  Register Item Address: GPIOD_OSPEEDR  ------------------------------
// SVD Line: 20318

unsigned int GPIOD_OSPEEDR __AT (0x40020C08);



// ---------------------------  Field Item: GPIOD_OSPEEDR_OSPEEDR15  ------------------------------
// SVD Line: 20328

//  <item> SFDITEM_FIELD__GPIOD_OSPEEDR_OSPEEDR15
//    <name> OSPEEDR15 </name>
//    <rw> 
//    <i> [Bits 31..30] RW (@ 0x40020C08) Port x configuration bits (y =  0..15) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOD_OSPEEDR >> 30) & 0x3), ((GPIOD_OSPEEDR = (GPIOD_OSPEEDR & ~(0x3UL << 30 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 30 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Field Item: GPIOD_OSPEEDR_OSPEEDR14  ------------------------------
// SVD Line: 20335

//  <item> SFDITEM_FIELD__GPIOD_OSPEEDR_OSPEEDR14
//    <name> OSPEEDR14 </name>
//    <rw> 
//    <i> [Bits 29..28] RW (@ 0x40020C08) Port x configuration bits (y =  0..15) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOD_OSPEEDR >> 28) & 0x3), ((GPIOD_OSPEEDR = (GPIOD_OSPEEDR & ~(0x3UL << 28 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 28 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Field Item: GPIOD_OSPEEDR_OSPEEDR13  ------------------------------
// SVD Line: 20342

//  <item> SFDITEM_FIELD__GPIOD_OSPEEDR_OSPEEDR13
//    <name> OSPEEDR13 </name>
//    <rw> 
//    <i> [Bits 27..26] RW (@ 0x40020C08) Port x configuration bits (y =  0..15) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOD_OSPEEDR >> 26) & 0x3), ((GPIOD_OSPEEDR = (GPIOD_OSPEEDR & ~(0x3UL << 26 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 26 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Field Item: GPIOD_OSPEEDR_OSPEEDR12  ------------------------------
// SVD Line: 20349

//  <item> SFDITEM_FIELD__GPIOD_OSPEEDR_OSPEEDR12
//    <name> OSPEEDR12 </name>
//    <rw> 
//    <i> [Bits 25..24] RW (@ 0x40020C08) Port x configuration bits (y =  0..15) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOD_OSPEEDR >> 24) & 0x3), ((GPIOD_OSPEEDR = (GPIOD_OSPEEDR & ~(0x3UL << 24 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 24 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Field Item: GPIOD_OSPEEDR_OSPEEDR11  ------------------------------
// SVD Line: 20356

//  <item> SFDITEM_FIELD__GPIOD_OSPEEDR_OSPEEDR11
//    <name> OSPEEDR11 </name>
//    <rw> 
//    <i> [Bits 23..22] RW (@ 0x40020C08) Port x configuration bits (y =  0..15) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOD_OSPEEDR >> 22) & 0x3), ((GPIOD_OSPEEDR = (GPIOD_OSPEEDR & ~(0x3UL << 22 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 22 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Field Item: GPIOD_OSPEEDR_OSPEEDR10  ------------------------------
// SVD Line: 20363

//  <item> SFDITEM_FIELD__GPIOD_OSPEEDR_OSPEEDR10
//    <name> OSPEEDR10 </name>
//    <rw> 
//    <i> [Bits 21..20] RW (@ 0x40020C08) Port x configuration bits (y =  0..15) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOD_OSPEEDR >> 20) & 0x3), ((GPIOD_OSPEEDR = (GPIOD_OSPEEDR & ~(0x3UL << 20 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 20 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Field Item: GPIOD_OSPEEDR_OSPEEDR9  -------------------------------
// SVD Line: 20370

//  <item> SFDITEM_FIELD__GPIOD_OSPEEDR_OSPEEDR9
//    <name> OSPEEDR9 </name>
//    <rw> 
//    <i> [Bits 19..18] RW (@ 0x40020C08) Port x configuration bits (y =  0..15) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOD_OSPEEDR >> 18) & 0x3), ((GPIOD_OSPEEDR = (GPIOD_OSPEEDR & ~(0x3UL << 18 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 18 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Field Item: GPIOD_OSPEEDR_OSPEEDR8  -------------------------------
// SVD Line: 20377

//  <item> SFDITEM_FIELD__GPIOD_OSPEEDR_OSPEEDR8
//    <name> OSPEEDR8 </name>
//    <rw> 
//    <i> [Bits 17..16] RW (@ 0x40020C08) Port x configuration bits (y =  0..15) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOD_OSPEEDR >> 16) & 0x3), ((GPIOD_OSPEEDR = (GPIOD_OSPEEDR & ~(0x3UL << 16 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 16 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Field Item: GPIOD_OSPEEDR_OSPEEDR7  -------------------------------
// SVD Line: 20384

//  <item> SFDITEM_FIELD__GPIOD_OSPEEDR_OSPEEDR7
//    <name> OSPEEDR7 </name>
//    <rw> 
//    <i> [Bits 15..14] RW (@ 0x40020C08) Port x configuration bits (y =  0..15) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOD_OSPEEDR >> 14) & 0x3), ((GPIOD_OSPEEDR = (GPIOD_OSPEEDR & ~(0x3UL << 14 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 14 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Field Item: GPIOD_OSPEEDR_OSPEEDR6  -------------------------------
// SVD Line: 20391

//  <item> SFDITEM_FIELD__GPIOD_OSPEEDR_OSPEEDR6
//    <name> OSPEEDR6 </name>
//    <rw> 
//    <i> [Bits 13..12] RW (@ 0x40020C08) Port x configuration bits (y =  0..15) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOD_OSPEEDR >> 12) & 0x3), ((GPIOD_OSPEEDR = (GPIOD_OSPEEDR & ~(0x3UL << 12 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 12 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Field Item: GPIOD_OSPEEDR_OSPEEDR5  -------------------------------
// SVD Line: 20398

//  <item> SFDITEM_FIELD__GPIOD_OSPEEDR_OSPEEDR5
//    <name> OSPEEDR5 </name>
//    <rw> 
//    <i> [Bits 11..10] RW (@ 0x40020C08) Port x configuration bits (y =  0..15) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOD_OSPEEDR >> 10) & 0x3), ((GPIOD_OSPEEDR = (GPIOD_OSPEEDR & ~(0x3UL << 10 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 10 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Field Item: GPIOD_OSPEEDR_OSPEEDR4  -------------------------------
// SVD Line: 20405

//  <item> SFDITEM_FIELD__GPIOD_OSPEEDR_OSPEEDR4
//    <name> OSPEEDR4 </name>
//    <rw> 
//    <i> [Bits 9..8] RW (@ 0x40020C08) Port x configuration bits (y =  0..15) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOD_OSPEEDR >> 8) & 0x3), ((GPIOD_OSPEEDR = (GPIOD_OSPEEDR & ~(0x3UL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Field Item: GPIOD_OSPEEDR_OSPEEDR3  -------------------------------
// SVD Line: 20412

//  <item> SFDITEM_FIELD__GPIOD_OSPEEDR_OSPEEDR3
//    <name> OSPEEDR3 </name>
//    <rw> 
//    <i> [Bits 7..6] RW (@ 0x40020C08) Port x configuration bits (y =  0..15) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOD_OSPEEDR >> 6) & 0x3), ((GPIOD_OSPEEDR = (GPIOD_OSPEEDR & ~(0x3UL << 6 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 6 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Field Item: GPIOD_OSPEEDR_OSPEEDR2  -------------------------------
// SVD Line: 20419

//  <item> SFDITEM_FIELD__GPIOD_OSPEEDR_OSPEEDR2
//    <name> OSPEEDR2 </name>
//    <rw> 
//    <i> [Bits 5..4] RW (@ 0x40020C08) Port x configuration bits (y =  0..15) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOD_OSPEEDR >> 4) & 0x3), ((GPIOD_OSPEEDR = (GPIOD_OSPEEDR & ~(0x3UL << 4 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 4 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Field Item: GPIOD_OSPEEDR_OSPEEDR1  -------------------------------
// SVD Line: 20426

//  <item> SFDITEM_FIELD__GPIOD_OSPEEDR_OSPEEDR1
//    <name> OSPEEDR1 </name>
//    <rw> 
//    <i> [Bits 3..2] RW (@ 0x40020C08) Port x configuration bits (y =  0..15) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOD_OSPEEDR >> 2) & 0x3), ((GPIOD_OSPEEDR = (GPIOD_OSPEEDR & ~(0x3UL << 2 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 2 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Field Item: GPIOD_OSPEEDR_OSPEEDR0  -------------------------------
// SVD Line: 20433

//  <item> SFDITEM_FIELD__GPIOD_OSPEEDR_OSPEEDR0
//    <name> OSPEEDR0 </name>
//    <rw> 
//    <i> [Bits 1..0] RW (@ 0x40020C08) Port x configuration bits (y =  0..15) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOD_OSPEEDR >> 0) & 0x3), ((GPIOD_OSPEEDR = (GPIOD_OSPEEDR & ~(0x3UL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Register RTree: GPIOD_OSPEEDR  ---------------------------------
// SVD Line: 20318

//  <rtree> SFDITEM_REG__GPIOD_OSPEEDR
//    <name> OSPEEDR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40020C08) GPIO port output speed  register </i>
//    <loc> ( (unsigned int)((GPIOD_OSPEEDR >> 0) & 0xFFFFFFFF), ((GPIOD_OSPEEDR = (GPIOD_OSPEEDR & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__GPIOD_OSPEEDR_OSPEEDR15 </item>
//    <item> SFDITEM_FIELD__GPIOD_OSPEEDR_OSPEEDR14 </item>
//    <item> SFDITEM_FIELD__GPIOD_OSPEEDR_OSPEEDR13 </item>
//    <item> SFDITEM_FIELD__GPIOD_OSPEEDR_OSPEEDR12 </item>
//    <item> SFDITEM_FIELD__GPIOD_OSPEEDR_OSPEEDR11 </item>
//    <item> SFDITEM_FIELD__GPIOD_OSPEEDR_OSPEEDR10 </item>
//    <item> SFDITEM_FIELD__GPIOD_OSPEEDR_OSPEEDR9 </item>
//    <item> SFDITEM_FIELD__GPIOD_OSPEEDR_OSPEEDR8 </item>
//    <item> SFDITEM_FIELD__GPIOD_OSPEEDR_OSPEEDR7 </item>
//    <item> SFDITEM_FIELD__GPIOD_OSPEEDR_OSPEEDR6 </item>
//    <item> SFDITEM_FIELD__GPIOD_OSPEEDR_OSPEEDR5 </item>
//    <item> SFDITEM_FIELD__GPIOD_OSPEEDR_OSPEEDR4 </item>
//    <item> SFDITEM_FIELD__GPIOD_OSPEEDR_OSPEEDR3 </item>
//    <item> SFDITEM_FIELD__GPIOD_OSPEEDR_OSPEEDR2 </item>
//    <item> SFDITEM_FIELD__GPIOD_OSPEEDR_OSPEEDR1 </item>
//    <item> SFDITEM_FIELD__GPIOD_OSPEEDR_OSPEEDR0 </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: GPIOD_PUPDR  -------------------------------
// SVD Line: 20442

unsigned int GPIOD_PUPDR __AT (0x40020C0C);



// -----------------------------  Field Item: GPIOD_PUPDR_PUPDR15  --------------------------------
// SVD Line: 20452

//  <item> SFDITEM_FIELD__GPIOD_PUPDR_PUPDR15
//    <name> PUPDR15 </name>
//    <rw> 
//    <i> [Bits 31..30] RW (@ 0x40020C0C) Port x configuration bits (y =  0..15) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOD_PUPDR >> 30) & 0x3), ((GPIOD_PUPDR = (GPIOD_PUPDR & ~(0x3UL << 30 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 30 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: GPIOD_PUPDR_PUPDR14  --------------------------------
// SVD Line: 20459

//  <item> SFDITEM_FIELD__GPIOD_PUPDR_PUPDR14
//    <name> PUPDR14 </name>
//    <rw> 
//    <i> [Bits 29..28] RW (@ 0x40020C0C) Port x configuration bits (y =  0..15) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOD_PUPDR >> 28) & 0x3), ((GPIOD_PUPDR = (GPIOD_PUPDR & ~(0x3UL << 28 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 28 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: GPIOD_PUPDR_PUPDR13  --------------------------------
// SVD Line: 20466

//  <item> SFDITEM_FIELD__GPIOD_PUPDR_PUPDR13
//    <name> PUPDR13 </name>
//    <rw> 
//    <i> [Bits 27..26] RW (@ 0x40020C0C) Port x configuration bits (y =  0..15) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOD_PUPDR >> 26) & 0x3), ((GPIOD_PUPDR = (GPIOD_PUPDR & ~(0x3UL << 26 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 26 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: GPIOD_PUPDR_PUPDR12  --------------------------------
// SVD Line: 20473

//  <item> SFDITEM_FIELD__GPIOD_PUPDR_PUPDR12
//    <name> PUPDR12 </name>
//    <rw> 
//    <i> [Bits 25..24] RW (@ 0x40020C0C) Port x configuration bits (y =  0..15) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOD_PUPDR >> 24) & 0x3), ((GPIOD_PUPDR = (GPIOD_PUPDR & ~(0x3UL << 24 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 24 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: GPIOD_PUPDR_PUPDR11  --------------------------------
// SVD Line: 20480

//  <item> SFDITEM_FIELD__GPIOD_PUPDR_PUPDR11
//    <name> PUPDR11 </name>
//    <rw> 
//    <i> [Bits 23..22] RW (@ 0x40020C0C) Port x configuration bits (y =  0..15) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOD_PUPDR >> 22) & 0x3), ((GPIOD_PUPDR = (GPIOD_PUPDR & ~(0x3UL << 22 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 22 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: GPIOD_PUPDR_PUPDR10  --------------------------------
// SVD Line: 20487

//  <item> SFDITEM_FIELD__GPIOD_PUPDR_PUPDR10
//    <name> PUPDR10 </name>
//    <rw> 
//    <i> [Bits 21..20] RW (@ 0x40020C0C) Port x configuration bits (y =  0..15) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOD_PUPDR >> 20) & 0x3), ((GPIOD_PUPDR = (GPIOD_PUPDR & ~(0x3UL << 20 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 20 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: GPIOD_PUPDR_PUPDR9  ---------------------------------
// SVD Line: 20494

//  <item> SFDITEM_FIELD__GPIOD_PUPDR_PUPDR9
//    <name> PUPDR9 </name>
//    <rw> 
//    <i> [Bits 19..18] RW (@ 0x40020C0C) Port x configuration bits (y =  0..15) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOD_PUPDR >> 18) & 0x3), ((GPIOD_PUPDR = (GPIOD_PUPDR & ~(0x3UL << 18 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 18 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: GPIOD_PUPDR_PUPDR8  ---------------------------------
// SVD Line: 20501

//  <item> SFDITEM_FIELD__GPIOD_PUPDR_PUPDR8
//    <name> PUPDR8 </name>
//    <rw> 
//    <i> [Bits 17..16] RW (@ 0x40020C0C) Port x configuration bits (y =  0..15) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOD_PUPDR >> 16) & 0x3), ((GPIOD_PUPDR = (GPIOD_PUPDR & ~(0x3UL << 16 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 16 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: GPIOD_PUPDR_PUPDR7  ---------------------------------
// SVD Line: 20508

//  <item> SFDITEM_FIELD__GPIOD_PUPDR_PUPDR7
//    <name> PUPDR7 </name>
//    <rw> 
//    <i> [Bits 15..14] RW (@ 0x40020C0C) Port x configuration bits (y =  0..15) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOD_PUPDR >> 14) & 0x3), ((GPIOD_PUPDR = (GPIOD_PUPDR & ~(0x3UL << 14 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 14 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: GPIOD_PUPDR_PUPDR6  ---------------------------------
// SVD Line: 20515

//  <item> SFDITEM_FIELD__GPIOD_PUPDR_PUPDR6
//    <name> PUPDR6 </name>
//    <rw> 
//    <i> [Bits 13..12] RW (@ 0x40020C0C) Port x configuration bits (y =  0..15) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOD_PUPDR >> 12) & 0x3), ((GPIOD_PUPDR = (GPIOD_PUPDR & ~(0x3UL << 12 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 12 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: GPIOD_PUPDR_PUPDR5  ---------------------------------
// SVD Line: 20522

//  <item> SFDITEM_FIELD__GPIOD_PUPDR_PUPDR5
//    <name> PUPDR5 </name>
//    <rw> 
//    <i> [Bits 11..10] RW (@ 0x40020C0C) Port x configuration bits (y =  0..15) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOD_PUPDR >> 10) & 0x3), ((GPIOD_PUPDR = (GPIOD_PUPDR & ~(0x3UL << 10 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 10 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: GPIOD_PUPDR_PUPDR4  ---------------------------------
// SVD Line: 20529

//  <item> SFDITEM_FIELD__GPIOD_PUPDR_PUPDR4
//    <name> PUPDR4 </name>
//    <rw> 
//    <i> [Bits 9..8] RW (@ 0x40020C0C) Port x configuration bits (y =  0..15) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOD_PUPDR >> 8) & 0x3), ((GPIOD_PUPDR = (GPIOD_PUPDR & ~(0x3UL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: GPIOD_PUPDR_PUPDR3  ---------------------------------
// SVD Line: 20536

//  <item> SFDITEM_FIELD__GPIOD_PUPDR_PUPDR3
//    <name> PUPDR3 </name>
//    <rw> 
//    <i> [Bits 7..6] RW (@ 0x40020C0C) Port x configuration bits (y =  0..15) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOD_PUPDR >> 6) & 0x3), ((GPIOD_PUPDR = (GPIOD_PUPDR & ~(0x3UL << 6 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 6 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: GPIOD_PUPDR_PUPDR2  ---------------------------------
// SVD Line: 20543

//  <item> SFDITEM_FIELD__GPIOD_PUPDR_PUPDR2
//    <name> PUPDR2 </name>
//    <rw> 
//    <i> [Bits 5..4] RW (@ 0x40020C0C) Port x configuration bits (y =  0..15) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOD_PUPDR >> 4) & 0x3), ((GPIOD_PUPDR = (GPIOD_PUPDR & ~(0x3UL << 4 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 4 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: GPIOD_PUPDR_PUPDR1  ---------------------------------
// SVD Line: 20550

//  <item> SFDITEM_FIELD__GPIOD_PUPDR_PUPDR1
//    <name> PUPDR1 </name>
//    <rw> 
//    <i> [Bits 3..2] RW (@ 0x40020C0C) Port x configuration bits (y =  0..15) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOD_PUPDR >> 2) & 0x3), ((GPIOD_PUPDR = (GPIOD_PUPDR & ~(0x3UL << 2 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 2 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: GPIOD_PUPDR_PUPDR0  ---------------------------------
// SVD Line: 20557

//  <item> SFDITEM_FIELD__GPIOD_PUPDR_PUPDR0
//    <name> PUPDR0 </name>
//    <rw> 
//    <i> [Bits 1..0] RW (@ 0x40020C0C) Port x configuration bits (y =  0..15) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOD_PUPDR >> 0) & 0x3), ((GPIOD_PUPDR = (GPIOD_PUPDR & ~(0x3UL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: GPIOD_PUPDR  ----------------------------------
// SVD Line: 20442

//  <rtree> SFDITEM_REG__GPIOD_PUPDR
//    <name> PUPDR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40020C0C) GPIO port pull-up/pull-down  register </i>
//    <loc> ( (unsigned int)((GPIOD_PUPDR >> 0) & 0xFFFFFFFF), ((GPIOD_PUPDR = (GPIOD_PUPDR & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__GPIOD_PUPDR_PUPDR15 </item>
//    <item> SFDITEM_FIELD__GPIOD_PUPDR_PUPDR14 </item>
//    <item> SFDITEM_FIELD__GPIOD_PUPDR_PUPDR13 </item>
//    <item> SFDITEM_FIELD__GPIOD_PUPDR_PUPDR12 </item>
//    <item> SFDITEM_FIELD__GPIOD_PUPDR_PUPDR11 </item>
//    <item> SFDITEM_FIELD__GPIOD_PUPDR_PUPDR10 </item>
//    <item> SFDITEM_FIELD__GPIOD_PUPDR_PUPDR9 </item>
//    <item> SFDITEM_FIELD__GPIOD_PUPDR_PUPDR8 </item>
//    <item> SFDITEM_FIELD__GPIOD_PUPDR_PUPDR7 </item>
//    <item> SFDITEM_FIELD__GPIOD_PUPDR_PUPDR6 </item>
//    <item> SFDITEM_FIELD__GPIOD_PUPDR_PUPDR5 </item>
//    <item> SFDITEM_FIELD__GPIOD_PUPDR_PUPDR4 </item>
//    <item> SFDITEM_FIELD__GPIOD_PUPDR_PUPDR3 </item>
//    <item> SFDITEM_FIELD__GPIOD_PUPDR_PUPDR2 </item>
//    <item> SFDITEM_FIELD__GPIOD_PUPDR_PUPDR1 </item>
//    <item> SFDITEM_FIELD__GPIOD_PUPDR_PUPDR0 </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: GPIOD_IDR  --------------------------------
// SVD Line: 20566

unsigned int GPIOD_IDR __AT (0x40020C10);



// -------------------------------  Field Item: GPIOD_IDR_IDR15  ----------------------------------
// SVD Line: 20575

//  <item> SFDITEM_FIELD__GPIOD_IDR_IDR15
//    <name> IDR15 </name>
//    <r> 
//    <i> [Bit 15] RO (@ 0x40020C10) Port input data (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOD_IDR ) </loc>
//      <o.15..15> IDR15
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOD_IDR_IDR14  ----------------------------------
// SVD Line: 20582

//  <item> SFDITEM_FIELD__GPIOD_IDR_IDR14
//    <name> IDR14 </name>
//    <r> 
//    <i> [Bit 14] RO (@ 0x40020C10) Port input data (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOD_IDR ) </loc>
//      <o.14..14> IDR14
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOD_IDR_IDR13  ----------------------------------
// SVD Line: 20589

//  <item> SFDITEM_FIELD__GPIOD_IDR_IDR13
//    <name> IDR13 </name>
//    <r> 
//    <i> [Bit 13] RO (@ 0x40020C10) Port input data (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOD_IDR ) </loc>
//      <o.13..13> IDR13
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOD_IDR_IDR12  ----------------------------------
// SVD Line: 20596

//  <item> SFDITEM_FIELD__GPIOD_IDR_IDR12
//    <name> IDR12 </name>
//    <r> 
//    <i> [Bit 12] RO (@ 0x40020C10) Port input data (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOD_IDR ) </loc>
//      <o.12..12> IDR12
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOD_IDR_IDR11  ----------------------------------
// SVD Line: 20603

//  <item> SFDITEM_FIELD__GPIOD_IDR_IDR11
//    <name> IDR11 </name>
//    <r> 
//    <i> [Bit 11] RO (@ 0x40020C10) Port input data (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOD_IDR ) </loc>
//      <o.11..11> IDR11
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOD_IDR_IDR10  ----------------------------------
// SVD Line: 20610

//  <item> SFDITEM_FIELD__GPIOD_IDR_IDR10
//    <name> IDR10 </name>
//    <r> 
//    <i> [Bit 10] RO (@ 0x40020C10) Port input data (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOD_IDR ) </loc>
//      <o.10..10> IDR10
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOD_IDR_IDR9  -----------------------------------
// SVD Line: 20617

//  <item> SFDITEM_FIELD__GPIOD_IDR_IDR9
//    <name> IDR9 </name>
//    <r> 
//    <i> [Bit 9] RO (@ 0x40020C10) Port input data (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOD_IDR ) </loc>
//      <o.9..9> IDR9
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOD_IDR_IDR8  -----------------------------------
// SVD Line: 20624

//  <item> SFDITEM_FIELD__GPIOD_IDR_IDR8
//    <name> IDR8 </name>
//    <r> 
//    <i> [Bit 8] RO (@ 0x40020C10) Port input data (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOD_IDR ) </loc>
//      <o.8..8> IDR8
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOD_IDR_IDR7  -----------------------------------
// SVD Line: 20631

//  <item> SFDITEM_FIELD__GPIOD_IDR_IDR7
//    <name> IDR7 </name>
//    <r> 
//    <i> [Bit 7] RO (@ 0x40020C10) Port input data (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOD_IDR ) </loc>
//      <o.7..7> IDR7
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOD_IDR_IDR6  -----------------------------------
// SVD Line: 20638

//  <item> SFDITEM_FIELD__GPIOD_IDR_IDR6
//    <name> IDR6 </name>
//    <r> 
//    <i> [Bit 6] RO (@ 0x40020C10) Port input data (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOD_IDR ) </loc>
//      <o.6..6> IDR6
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOD_IDR_IDR5  -----------------------------------
// SVD Line: 20645

//  <item> SFDITEM_FIELD__GPIOD_IDR_IDR5
//    <name> IDR5 </name>
//    <r> 
//    <i> [Bit 5] RO (@ 0x40020C10) Port input data (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOD_IDR ) </loc>
//      <o.5..5> IDR5
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOD_IDR_IDR4  -----------------------------------
// SVD Line: 20652

//  <item> SFDITEM_FIELD__GPIOD_IDR_IDR4
//    <name> IDR4 </name>
//    <r> 
//    <i> [Bit 4] RO (@ 0x40020C10) Port input data (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOD_IDR ) </loc>
//      <o.4..4> IDR4
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOD_IDR_IDR3  -----------------------------------
// SVD Line: 20659

//  <item> SFDITEM_FIELD__GPIOD_IDR_IDR3
//    <name> IDR3 </name>
//    <r> 
//    <i> [Bit 3] RO (@ 0x40020C10) Port input data (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOD_IDR ) </loc>
//      <o.3..3> IDR3
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOD_IDR_IDR2  -----------------------------------
// SVD Line: 20666

//  <item> SFDITEM_FIELD__GPIOD_IDR_IDR2
//    <name> IDR2 </name>
//    <r> 
//    <i> [Bit 2] RO (@ 0x40020C10) Port input data (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOD_IDR ) </loc>
//      <o.2..2> IDR2
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOD_IDR_IDR1  -----------------------------------
// SVD Line: 20673

//  <item> SFDITEM_FIELD__GPIOD_IDR_IDR1
//    <name> IDR1 </name>
//    <r> 
//    <i> [Bit 1] RO (@ 0x40020C10) Port input data (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOD_IDR ) </loc>
//      <o.1..1> IDR1
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOD_IDR_IDR0  -----------------------------------
// SVD Line: 20680

//  <item> SFDITEM_FIELD__GPIOD_IDR_IDR0
//    <name> IDR0 </name>
//    <r> 
//    <i> [Bit 0] RO (@ 0x40020C10) Port input data (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOD_IDR ) </loc>
//      <o.0..0> IDR0
//    </check>
//  </item>
//  


// --------------------------------  Register RTree: GPIOD_IDR  -----------------------------------
// SVD Line: 20566

//  <rtree> SFDITEM_REG__GPIOD_IDR
//    <name> IDR </name>
//    <r> 
//    <i> [Bits 31..0] RO (@ 0x40020C10) GPIO port input data register </i>
//    <loc> ( (unsigned int)((GPIOD_IDR >> 0) & 0xFFFFFFFF) ) </loc>
//    <item> SFDITEM_FIELD__GPIOD_IDR_IDR15 </item>
//    <item> SFDITEM_FIELD__GPIOD_IDR_IDR14 </item>
//    <item> SFDITEM_FIELD__GPIOD_IDR_IDR13 </item>
//    <item> SFDITEM_FIELD__GPIOD_IDR_IDR12 </item>
//    <item> SFDITEM_FIELD__GPIOD_IDR_IDR11 </item>
//    <item> SFDITEM_FIELD__GPIOD_IDR_IDR10 </item>
//    <item> SFDITEM_FIELD__GPIOD_IDR_IDR9 </item>
//    <item> SFDITEM_FIELD__GPIOD_IDR_IDR8 </item>
//    <item> SFDITEM_FIELD__GPIOD_IDR_IDR7 </item>
//    <item> SFDITEM_FIELD__GPIOD_IDR_IDR6 </item>
//    <item> SFDITEM_FIELD__GPIOD_IDR_IDR5 </item>
//    <item> SFDITEM_FIELD__GPIOD_IDR_IDR4 </item>
//    <item> SFDITEM_FIELD__GPIOD_IDR_IDR3 </item>
//    <item> SFDITEM_FIELD__GPIOD_IDR_IDR2 </item>
//    <item> SFDITEM_FIELD__GPIOD_IDR_IDR1 </item>
//    <item> SFDITEM_FIELD__GPIOD_IDR_IDR0 </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: GPIOD_ODR  --------------------------------
// SVD Line: 20689

unsigned int GPIOD_ODR __AT (0x40020C14);



// -------------------------------  Field Item: GPIOD_ODR_ODR15  ----------------------------------
// SVD Line: 20698

//  <item> SFDITEM_FIELD__GPIOD_ODR_ODR15
//    <name> ODR15 </name>
//    <rw> 
//    <i> [Bit 15] RW (@ 0x40020C14) Port output data (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOD_ODR ) </loc>
//      <o.15..15> ODR15
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOD_ODR_ODR14  ----------------------------------
// SVD Line: 20705

//  <item> SFDITEM_FIELD__GPIOD_ODR_ODR14
//    <name> ODR14 </name>
//    <rw> 
//    <i> [Bit 14] RW (@ 0x40020C14) Port output data (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOD_ODR ) </loc>
//      <o.14..14> ODR14
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOD_ODR_ODR13  ----------------------------------
// SVD Line: 20712

//  <item> SFDITEM_FIELD__GPIOD_ODR_ODR13
//    <name> ODR13 </name>
//    <rw> 
//    <i> [Bit 13] RW (@ 0x40020C14) Port output data (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOD_ODR ) </loc>
//      <o.13..13> ODR13
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOD_ODR_ODR12  ----------------------------------
// SVD Line: 20719

//  <item> SFDITEM_FIELD__GPIOD_ODR_ODR12
//    <name> ODR12 </name>
//    <rw> 
//    <i> [Bit 12] RW (@ 0x40020C14) Port output data (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOD_ODR ) </loc>
//      <o.12..12> ODR12
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOD_ODR_ODR11  ----------------------------------
// SVD Line: 20726

//  <item> SFDITEM_FIELD__GPIOD_ODR_ODR11
//    <name> ODR11 </name>
//    <rw> 
//    <i> [Bit 11] RW (@ 0x40020C14) Port output data (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOD_ODR ) </loc>
//      <o.11..11> ODR11
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOD_ODR_ODR10  ----------------------------------
// SVD Line: 20733

//  <item> SFDITEM_FIELD__GPIOD_ODR_ODR10
//    <name> ODR10 </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x40020C14) Port output data (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOD_ODR ) </loc>
//      <o.10..10> ODR10
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOD_ODR_ODR9  -----------------------------------
// SVD Line: 20740

//  <item> SFDITEM_FIELD__GPIOD_ODR_ODR9
//    <name> ODR9 </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x40020C14) Port output data (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOD_ODR ) </loc>
//      <o.9..9> ODR9
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOD_ODR_ODR8  -----------------------------------
// SVD Line: 20747

//  <item> SFDITEM_FIELD__GPIOD_ODR_ODR8
//    <name> ODR8 </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x40020C14) Port output data (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOD_ODR ) </loc>
//      <o.8..8> ODR8
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOD_ODR_ODR7  -----------------------------------
// SVD Line: 20754

//  <item> SFDITEM_FIELD__GPIOD_ODR_ODR7
//    <name> ODR7 </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x40020C14) Port output data (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOD_ODR ) </loc>
//      <o.7..7> ODR7
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOD_ODR_ODR6  -----------------------------------
// SVD Line: 20761

//  <item> SFDITEM_FIELD__GPIOD_ODR_ODR6
//    <name> ODR6 </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x40020C14) Port output data (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOD_ODR ) </loc>
//      <o.6..6> ODR6
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOD_ODR_ODR5  -----------------------------------
// SVD Line: 20768

//  <item> SFDITEM_FIELD__GPIOD_ODR_ODR5
//    <name> ODR5 </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x40020C14) Port output data (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOD_ODR ) </loc>
//      <o.5..5> ODR5
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOD_ODR_ODR4  -----------------------------------
// SVD Line: 20775

//  <item> SFDITEM_FIELD__GPIOD_ODR_ODR4
//    <name> ODR4 </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x40020C14) Port output data (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOD_ODR ) </loc>
//      <o.4..4> ODR4
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOD_ODR_ODR3  -----------------------------------
// SVD Line: 20782

//  <item> SFDITEM_FIELD__GPIOD_ODR_ODR3
//    <name> ODR3 </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x40020C14) Port output data (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOD_ODR ) </loc>
//      <o.3..3> ODR3
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOD_ODR_ODR2  -----------------------------------
// SVD Line: 20789

//  <item> SFDITEM_FIELD__GPIOD_ODR_ODR2
//    <name> ODR2 </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x40020C14) Port output data (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOD_ODR ) </loc>
//      <o.2..2> ODR2
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOD_ODR_ODR1  -----------------------------------
// SVD Line: 20796

//  <item> SFDITEM_FIELD__GPIOD_ODR_ODR1
//    <name> ODR1 </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x40020C14) Port output data (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOD_ODR ) </loc>
//      <o.1..1> ODR1
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOD_ODR_ODR0  -----------------------------------
// SVD Line: 20803

//  <item> SFDITEM_FIELD__GPIOD_ODR_ODR0
//    <name> ODR0 </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40020C14) Port output data (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOD_ODR ) </loc>
//      <o.0..0> ODR0
//    </check>
//  </item>
//  


// --------------------------------  Register RTree: GPIOD_ODR  -----------------------------------
// SVD Line: 20689

//  <rtree> SFDITEM_REG__GPIOD_ODR
//    <name> ODR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40020C14) GPIO port output data register </i>
//    <loc> ( (unsigned int)((GPIOD_ODR >> 0) & 0xFFFFFFFF), ((GPIOD_ODR = (GPIOD_ODR & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__GPIOD_ODR_ODR15 </item>
//    <item> SFDITEM_FIELD__GPIOD_ODR_ODR14 </item>
//    <item> SFDITEM_FIELD__GPIOD_ODR_ODR13 </item>
//    <item> SFDITEM_FIELD__GPIOD_ODR_ODR12 </item>
//    <item> SFDITEM_FIELD__GPIOD_ODR_ODR11 </item>
//    <item> SFDITEM_FIELD__GPIOD_ODR_ODR10 </item>
//    <item> SFDITEM_FIELD__GPIOD_ODR_ODR9 </item>
//    <item> SFDITEM_FIELD__GPIOD_ODR_ODR8 </item>
//    <item> SFDITEM_FIELD__GPIOD_ODR_ODR7 </item>
//    <item> SFDITEM_FIELD__GPIOD_ODR_ODR6 </item>
//    <item> SFDITEM_FIELD__GPIOD_ODR_ODR5 </item>
//    <item> SFDITEM_FIELD__GPIOD_ODR_ODR4 </item>
//    <item> SFDITEM_FIELD__GPIOD_ODR_ODR3 </item>
//    <item> SFDITEM_FIELD__GPIOD_ODR_ODR2 </item>
//    <item> SFDITEM_FIELD__GPIOD_ODR_ODR1 </item>
//    <item> SFDITEM_FIELD__GPIOD_ODR_ODR0 </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: GPIOD_BSRR  -------------------------------
// SVD Line: 20812

unsigned int GPIOD_BSRR __AT (0x40020C18);



// -------------------------------  Field Item: GPIOD_BSRR_BR15  ----------------------------------
// SVD Line: 20822

//  <item> SFDITEM_FIELD__GPIOD_BSRR_BR15
//    <name> BR15 </name>
//    <w> 
//    <i> [Bit 31] WO (@ 0x40020C18) Port x reset bit y (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOD_BSRR ) </loc>
//      <o.31..31> BR15
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOD_BSRR_BR14  ----------------------------------
// SVD Line: 20829

//  <item> SFDITEM_FIELD__GPIOD_BSRR_BR14
//    <name> BR14 </name>
//    <w> 
//    <i> [Bit 30] WO (@ 0x40020C18) Port x reset bit y (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOD_BSRR ) </loc>
//      <o.30..30> BR14
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOD_BSRR_BR13  ----------------------------------
// SVD Line: 20836

//  <item> SFDITEM_FIELD__GPIOD_BSRR_BR13
//    <name> BR13 </name>
//    <w> 
//    <i> [Bit 29] WO (@ 0x40020C18) Port x reset bit y (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOD_BSRR ) </loc>
//      <o.29..29> BR13
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOD_BSRR_BR12  ----------------------------------
// SVD Line: 20843

//  <item> SFDITEM_FIELD__GPIOD_BSRR_BR12
//    <name> BR12 </name>
//    <w> 
//    <i> [Bit 28] WO (@ 0x40020C18) Port x reset bit y (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOD_BSRR ) </loc>
//      <o.28..28> BR12
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOD_BSRR_BR11  ----------------------------------
// SVD Line: 20850

//  <item> SFDITEM_FIELD__GPIOD_BSRR_BR11
//    <name> BR11 </name>
//    <w> 
//    <i> [Bit 27] WO (@ 0x40020C18) Port x reset bit y (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOD_BSRR ) </loc>
//      <o.27..27> BR11
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOD_BSRR_BR10  ----------------------------------
// SVD Line: 20857

//  <item> SFDITEM_FIELD__GPIOD_BSRR_BR10
//    <name> BR10 </name>
//    <w> 
//    <i> [Bit 26] WO (@ 0x40020C18) Port x reset bit y (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOD_BSRR ) </loc>
//      <o.26..26> BR10
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOD_BSRR_BR9  -----------------------------------
// SVD Line: 20864

//  <item> SFDITEM_FIELD__GPIOD_BSRR_BR9
//    <name> BR9 </name>
//    <w> 
//    <i> [Bit 25] WO (@ 0x40020C18) Port x reset bit y (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOD_BSRR ) </loc>
//      <o.25..25> BR9
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOD_BSRR_BR8  -----------------------------------
// SVD Line: 20871

//  <item> SFDITEM_FIELD__GPIOD_BSRR_BR8
//    <name> BR8 </name>
//    <w> 
//    <i> [Bit 24] WO (@ 0x40020C18) Port x reset bit y (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOD_BSRR ) </loc>
//      <o.24..24> BR8
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOD_BSRR_BR7  -----------------------------------
// SVD Line: 20878

//  <item> SFDITEM_FIELD__GPIOD_BSRR_BR7
//    <name> BR7 </name>
//    <w> 
//    <i> [Bit 23] WO (@ 0x40020C18) Port x reset bit y (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOD_BSRR ) </loc>
//      <o.23..23> BR7
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOD_BSRR_BR6  -----------------------------------
// SVD Line: 20885

//  <item> SFDITEM_FIELD__GPIOD_BSRR_BR6
//    <name> BR6 </name>
//    <w> 
//    <i> [Bit 22] WO (@ 0x40020C18) Port x reset bit y (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOD_BSRR ) </loc>
//      <o.22..22> BR6
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOD_BSRR_BR5  -----------------------------------
// SVD Line: 20892

//  <item> SFDITEM_FIELD__GPIOD_BSRR_BR5
//    <name> BR5 </name>
//    <w> 
//    <i> [Bit 21] WO (@ 0x40020C18) Port x reset bit y (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOD_BSRR ) </loc>
//      <o.21..21> BR5
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOD_BSRR_BR4  -----------------------------------
// SVD Line: 20899

//  <item> SFDITEM_FIELD__GPIOD_BSRR_BR4
//    <name> BR4 </name>
//    <w> 
//    <i> [Bit 20] WO (@ 0x40020C18) Port x reset bit y (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOD_BSRR ) </loc>
//      <o.20..20> BR4
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOD_BSRR_BR3  -----------------------------------
// SVD Line: 20906

//  <item> SFDITEM_FIELD__GPIOD_BSRR_BR3
//    <name> BR3 </name>
//    <w> 
//    <i> [Bit 19] WO (@ 0x40020C18) Port x reset bit y (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOD_BSRR ) </loc>
//      <o.19..19> BR3
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOD_BSRR_BR2  -----------------------------------
// SVD Line: 20913

//  <item> SFDITEM_FIELD__GPIOD_BSRR_BR2
//    <name> BR2 </name>
//    <w> 
//    <i> [Bit 18] WO (@ 0x40020C18) Port x reset bit y (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOD_BSRR ) </loc>
//      <o.18..18> BR2
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOD_BSRR_BR1  -----------------------------------
// SVD Line: 20920

//  <item> SFDITEM_FIELD__GPIOD_BSRR_BR1
//    <name> BR1 </name>
//    <w> 
//    <i> [Bit 17] WO (@ 0x40020C18) Port x reset bit y (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOD_BSRR ) </loc>
//      <o.17..17> BR1
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOD_BSRR_BR0  -----------------------------------
// SVD Line: 20927

//  <item> SFDITEM_FIELD__GPIOD_BSRR_BR0
//    <name> BR0 </name>
//    <w> 
//    <i> [Bit 16] WO (@ 0x40020C18) Port x set bit y (y=  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOD_BSRR ) </loc>
//      <o.16..16> BR0
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOD_BSRR_BS15  ----------------------------------
// SVD Line: 20934

//  <item> SFDITEM_FIELD__GPIOD_BSRR_BS15
//    <name> BS15 </name>
//    <w> 
//    <i> [Bit 15] WO (@ 0x40020C18) Port x set bit y (y=  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOD_BSRR ) </loc>
//      <o.15..15> BS15
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOD_BSRR_BS14  ----------------------------------
// SVD Line: 20941

//  <item> SFDITEM_FIELD__GPIOD_BSRR_BS14
//    <name> BS14 </name>
//    <w> 
//    <i> [Bit 14] WO (@ 0x40020C18) Port x set bit y (y=  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOD_BSRR ) </loc>
//      <o.14..14> BS14
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOD_BSRR_BS13  ----------------------------------
// SVD Line: 20948

//  <item> SFDITEM_FIELD__GPIOD_BSRR_BS13
//    <name> BS13 </name>
//    <w> 
//    <i> [Bit 13] WO (@ 0x40020C18) Port x set bit y (y=  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOD_BSRR ) </loc>
//      <o.13..13> BS13
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOD_BSRR_BS12  ----------------------------------
// SVD Line: 20955

//  <item> SFDITEM_FIELD__GPIOD_BSRR_BS12
//    <name> BS12 </name>
//    <w> 
//    <i> [Bit 12] WO (@ 0x40020C18) Port x set bit y (y=  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOD_BSRR ) </loc>
//      <o.12..12> BS12
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOD_BSRR_BS11  ----------------------------------
// SVD Line: 20962

//  <item> SFDITEM_FIELD__GPIOD_BSRR_BS11
//    <name> BS11 </name>
//    <w> 
//    <i> [Bit 11] WO (@ 0x40020C18) Port x set bit y (y=  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOD_BSRR ) </loc>
//      <o.11..11> BS11
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOD_BSRR_BS10  ----------------------------------
// SVD Line: 20969

//  <item> SFDITEM_FIELD__GPIOD_BSRR_BS10
//    <name> BS10 </name>
//    <w> 
//    <i> [Bit 10] WO (@ 0x40020C18) Port x set bit y (y=  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOD_BSRR ) </loc>
//      <o.10..10> BS10
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOD_BSRR_BS9  -----------------------------------
// SVD Line: 20976

//  <item> SFDITEM_FIELD__GPIOD_BSRR_BS9
//    <name> BS9 </name>
//    <w> 
//    <i> [Bit 9] WO (@ 0x40020C18) Port x set bit y (y=  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOD_BSRR ) </loc>
//      <o.9..9> BS9
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOD_BSRR_BS8  -----------------------------------
// SVD Line: 20983

//  <item> SFDITEM_FIELD__GPIOD_BSRR_BS8
//    <name> BS8 </name>
//    <w> 
//    <i> [Bit 8] WO (@ 0x40020C18) Port x set bit y (y=  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOD_BSRR ) </loc>
//      <o.8..8> BS8
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOD_BSRR_BS7  -----------------------------------
// SVD Line: 20990

//  <item> SFDITEM_FIELD__GPIOD_BSRR_BS7
//    <name> BS7 </name>
//    <w> 
//    <i> [Bit 7] WO (@ 0x40020C18) Port x set bit y (y=  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOD_BSRR ) </loc>
//      <o.7..7> BS7
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOD_BSRR_BS6  -----------------------------------
// SVD Line: 20997

//  <item> SFDITEM_FIELD__GPIOD_BSRR_BS6
//    <name> BS6 </name>
//    <w> 
//    <i> [Bit 6] WO (@ 0x40020C18) Port x set bit y (y=  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOD_BSRR ) </loc>
//      <o.6..6> BS6
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOD_BSRR_BS5  -----------------------------------
// SVD Line: 21004

//  <item> SFDITEM_FIELD__GPIOD_BSRR_BS5
//    <name> BS5 </name>
//    <w> 
//    <i> [Bit 5] WO (@ 0x40020C18) Port x set bit y (y=  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOD_BSRR ) </loc>
//      <o.5..5> BS5
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOD_BSRR_BS4  -----------------------------------
// SVD Line: 21011

//  <item> SFDITEM_FIELD__GPIOD_BSRR_BS4
//    <name> BS4 </name>
//    <w> 
//    <i> [Bit 4] WO (@ 0x40020C18) Port x set bit y (y=  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOD_BSRR ) </loc>
//      <o.4..4> BS4
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOD_BSRR_BS3  -----------------------------------
// SVD Line: 21018

//  <item> SFDITEM_FIELD__GPIOD_BSRR_BS3
//    <name> BS3 </name>
//    <w> 
//    <i> [Bit 3] WO (@ 0x40020C18) Port x set bit y (y=  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOD_BSRR ) </loc>
//      <o.3..3> BS3
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOD_BSRR_BS2  -----------------------------------
// SVD Line: 21025

//  <item> SFDITEM_FIELD__GPIOD_BSRR_BS2
//    <name> BS2 </name>
//    <w> 
//    <i> [Bit 2] WO (@ 0x40020C18) Port x set bit y (y=  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOD_BSRR ) </loc>
//      <o.2..2> BS2
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOD_BSRR_BS1  -----------------------------------
// SVD Line: 21032

//  <item> SFDITEM_FIELD__GPIOD_BSRR_BS1
//    <name> BS1 </name>
//    <w> 
//    <i> [Bit 1] WO (@ 0x40020C18) Port x set bit y (y=  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOD_BSRR ) </loc>
//      <o.1..1> BS1
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOD_BSRR_BS0  -----------------------------------
// SVD Line: 21039

//  <item> SFDITEM_FIELD__GPIOD_BSRR_BS0
//    <name> BS0 </name>
//    <w> 
//    <i> [Bit 0] WO (@ 0x40020C18) Port x set bit y (y=  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOD_BSRR ) </loc>
//      <o.0..0> BS0
//    </check>
//  </item>
//  


// -------------------------------  Register RTree: GPIOD_BSRR  -----------------------------------
// SVD Line: 20812

//  <rtree> SFDITEM_REG__GPIOD_BSRR
//    <name> BSRR </name>
//    <w> 
//    <i> [Bits 31..0] WO (@ 0x40020C18) GPIO port bit set/reset  register </i>
//    <loc> ( (unsigned int)((GPIOD_BSRR >> 0) & 0xFFFFFFFF), ((GPIOD_BSRR = (GPIOD_BSRR & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__GPIOD_BSRR_BR15 </item>
//    <item> SFDITEM_FIELD__GPIOD_BSRR_BR14 </item>
//    <item> SFDITEM_FIELD__GPIOD_BSRR_BR13 </item>
//    <item> SFDITEM_FIELD__GPIOD_BSRR_BR12 </item>
//    <item> SFDITEM_FIELD__GPIOD_BSRR_BR11 </item>
//    <item> SFDITEM_FIELD__GPIOD_BSRR_BR10 </item>
//    <item> SFDITEM_FIELD__GPIOD_BSRR_BR9 </item>
//    <item> SFDITEM_FIELD__GPIOD_BSRR_BR8 </item>
//    <item> SFDITEM_FIELD__GPIOD_BSRR_BR7 </item>
//    <item> SFDITEM_FIELD__GPIOD_BSRR_BR6 </item>
//    <item> SFDITEM_FIELD__GPIOD_BSRR_BR5 </item>
//    <item> SFDITEM_FIELD__GPIOD_BSRR_BR4 </item>
//    <item> SFDITEM_FIELD__GPIOD_BSRR_BR3 </item>
//    <item> SFDITEM_FIELD__GPIOD_BSRR_BR2 </item>
//    <item> SFDITEM_FIELD__GPIOD_BSRR_BR1 </item>
//    <item> SFDITEM_FIELD__GPIOD_BSRR_BR0 </item>
//    <item> SFDITEM_FIELD__GPIOD_BSRR_BS15 </item>
//    <item> SFDITEM_FIELD__GPIOD_BSRR_BS14 </item>
//    <item> SFDITEM_FIELD__GPIOD_BSRR_BS13 </item>
//    <item> SFDITEM_FIELD__GPIOD_BSRR_BS12 </item>
//    <item> SFDITEM_FIELD__GPIOD_BSRR_BS11 </item>
//    <item> SFDITEM_FIELD__GPIOD_BSRR_BS10 </item>
//    <item> SFDITEM_FIELD__GPIOD_BSRR_BS9 </item>
//    <item> SFDITEM_FIELD__GPIOD_BSRR_BS8 </item>
//    <item> SFDITEM_FIELD__GPIOD_BSRR_BS7 </item>
//    <item> SFDITEM_FIELD__GPIOD_BSRR_BS6 </item>
//    <item> SFDITEM_FIELD__GPIOD_BSRR_BS5 </item>
//    <item> SFDITEM_FIELD__GPIOD_BSRR_BS4 </item>
//    <item> SFDITEM_FIELD__GPIOD_BSRR_BS3 </item>
//    <item> SFDITEM_FIELD__GPIOD_BSRR_BS2 </item>
//    <item> SFDITEM_FIELD__GPIOD_BSRR_BS1 </item>
//    <item> SFDITEM_FIELD__GPIOD_BSRR_BS0 </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: GPIOD_LCKR  -------------------------------
// SVD Line: 21048

unsigned int GPIOD_LCKR __AT (0x40020C1C);



// -------------------------------  Field Item: GPIOD_LCKR_LCKK  ----------------------------------
// SVD Line: 21058

//  <item> SFDITEM_FIELD__GPIOD_LCKR_LCKK
//    <name> LCKK </name>
//    <rw> 
//    <i> [Bit 16] RW (@ 0x40020C1C) Port x lock bit y (y=  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOD_LCKR ) </loc>
//      <o.16..16> LCKK
//    </check>
//  </item>
//  


// ------------------------------  Field Item: GPIOD_LCKR_LCK15  ----------------------------------
// SVD Line: 21065

//  <item> SFDITEM_FIELD__GPIOD_LCKR_LCK15
//    <name> LCK15 </name>
//    <rw> 
//    <i> [Bit 15] RW (@ 0x40020C1C) Port x lock bit y (y=  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOD_LCKR ) </loc>
//      <o.15..15> LCK15
//    </check>
//  </item>
//  


// ------------------------------  Field Item: GPIOD_LCKR_LCK14  ----------------------------------
// SVD Line: 21072

//  <item> SFDITEM_FIELD__GPIOD_LCKR_LCK14
//    <name> LCK14 </name>
//    <rw> 
//    <i> [Bit 14] RW (@ 0x40020C1C) Port x lock bit y (y=  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOD_LCKR ) </loc>
//      <o.14..14> LCK14
//    </check>
//  </item>
//  


// ------------------------------  Field Item: GPIOD_LCKR_LCK13  ----------------------------------
// SVD Line: 21079

//  <item> SFDITEM_FIELD__GPIOD_LCKR_LCK13
//    <name> LCK13 </name>
//    <rw> 
//    <i> [Bit 13] RW (@ 0x40020C1C) Port x lock bit y (y=  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOD_LCKR ) </loc>
//      <o.13..13> LCK13
//    </check>
//  </item>
//  


// ------------------------------  Field Item: GPIOD_LCKR_LCK12  ----------------------------------
// SVD Line: 21086

//  <item> SFDITEM_FIELD__GPIOD_LCKR_LCK12
//    <name> LCK12 </name>
//    <rw> 
//    <i> [Bit 12] RW (@ 0x40020C1C) Port x lock bit y (y=  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOD_LCKR ) </loc>
//      <o.12..12> LCK12
//    </check>
//  </item>
//  


// ------------------------------  Field Item: GPIOD_LCKR_LCK11  ----------------------------------
// SVD Line: 21093

//  <item> SFDITEM_FIELD__GPIOD_LCKR_LCK11
//    <name> LCK11 </name>
//    <rw> 
//    <i> [Bit 11] RW (@ 0x40020C1C) Port x lock bit y (y=  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOD_LCKR ) </loc>
//      <o.11..11> LCK11
//    </check>
//  </item>
//  


// ------------------------------  Field Item: GPIOD_LCKR_LCK10  ----------------------------------
// SVD Line: 21100

//  <item> SFDITEM_FIELD__GPIOD_LCKR_LCK10
//    <name> LCK10 </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x40020C1C) Port x lock bit y (y=  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOD_LCKR ) </loc>
//      <o.10..10> LCK10
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOD_LCKR_LCK9  ----------------------------------
// SVD Line: 21107

//  <item> SFDITEM_FIELD__GPIOD_LCKR_LCK9
//    <name> LCK9 </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x40020C1C) Port x lock bit y (y=  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOD_LCKR ) </loc>
//      <o.9..9> LCK9
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOD_LCKR_LCK8  ----------------------------------
// SVD Line: 21114

//  <item> SFDITEM_FIELD__GPIOD_LCKR_LCK8
//    <name> LCK8 </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x40020C1C) Port x lock bit y (y=  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOD_LCKR ) </loc>
//      <o.8..8> LCK8
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOD_LCKR_LCK7  ----------------------------------
// SVD Line: 21121

//  <item> SFDITEM_FIELD__GPIOD_LCKR_LCK7
//    <name> LCK7 </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x40020C1C) Port x lock bit y (y=  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOD_LCKR ) </loc>
//      <o.7..7> LCK7
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOD_LCKR_LCK6  ----------------------------------
// SVD Line: 21128

//  <item> SFDITEM_FIELD__GPIOD_LCKR_LCK6
//    <name> LCK6 </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x40020C1C) Port x lock bit y (y=  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOD_LCKR ) </loc>
//      <o.6..6> LCK6
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOD_LCKR_LCK5  ----------------------------------
// SVD Line: 21135

//  <item> SFDITEM_FIELD__GPIOD_LCKR_LCK5
//    <name> LCK5 </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x40020C1C) Port x lock bit y (y=  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOD_LCKR ) </loc>
//      <o.5..5> LCK5
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOD_LCKR_LCK4  ----------------------------------
// SVD Line: 21142

//  <item> SFDITEM_FIELD__GPIOD_LCKR_LCK4
//    <name> LCK4 </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x40020C1C) Port x lock bit y (y=  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOD_LCKR ) </loc>
//      <o.4..4> LCK4
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOD_LCKR_LCK3  ----------------------------------
// SVD Line: 21149

//  <item> SFDITEM_FIELD__GPIOD_LCKR_LCK3
//    <name> LCK3 </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x40020C1C) Port x lock bit y (y=  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOD_LCKR ) </loc>
//      <o.3..3> LCK3
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOD_LCKR_LCK2  ----------------------------------
// SVD Line: 21156

//  <item> SFDITEM_FIELD__GPIOD_LCKR_LCK2
//    <name> LCK2 </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x40020C1C) Port x lock bit y (y=  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOD_LCKR ) </loc>
//      <o.2..2> LCK2
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOD_LCKR_LCK1  ----------------------------------
// SVD Line: 21163

//  <item> SFDITEM_FIELD__GPIOD_LCKR_LCK1
//    <name> LCK1 </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x40020C1C) Port x lock bit y (y=  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOD_LCKR ) </loc>
//      <o.1..1> LCK1
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOD_LCKR_LCK0  ----------------------------------
// SVD Line: 21170

//  <item> SFDITEM_FIELD__GPIOD_LCKR_LCK0
//    <name> LCK0 </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40020C1C) Port x lock bit y (y=  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOD_LCKR ) </loc>
//      <o.0..0> LCK0
//    </check>
//  </item>
//  


// -------------------------------  Register RTree: GPIOD_LCKR  -----------------------------------
// SVD Line: 21048

//  <rtree> SFDITEM_REG__GPIOD_LCKR
//    <name> LCKR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40020C1C) GPIO port configuration lock  register </i>
//    <loc> ( (unsigned int)((GPIOD_LCKR >> 0) & 0xFFFFFFFF), ((GPIOD_LCKR = (GPIOD_LCKR & ~(0x1FFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1FFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__GPIOD_LCKR_LCKK </item>
//    <item> SFDITEM_FIELD__GPIOD_LCKR_LCK15 </item>
//    <item> SFDITEM_FIELD__GPIOD_LCKR_LCK14 </item>
//    <item> SFDITEM_FIELD__GPIOD_LCKR_LCK13 </item>
//    <item> SFDITEM_FIELD__GPIOD_LCKR_LCK12 </item>
//    <item> SFDITEM_FIELD__GPIOD_LCKR_LCK11 </item>
//    <item> SFDITEM_FIELD__GPIOD_LCKR_LCK10 </item>
//    <item> SFDITEM_FIELD__GPIOD_LCKR_LCK9 </item>
//    <item> SFDITEM_FIELD__GPIOD_LCKR_LCK8 </item>
//    <item> SFDITEM_FIELD__GPIOD_LCKR_LCK7 </item>
//    <item> SFDITEM_FIELD__GPIOD_LCKR_LCK6 </item>
//    <item> SFDITEM_FIELD__GPIOD_LCKR_LCK5 </item>
//    <item> SFDITEM_FIELD__GPIOD_LCKR_LCK4 </item>
//    <item> SFDITEM_FIELD__GPIOD_LCKR_LCK3 </item>
//    <item> SFDITEM_FIELD__GPIOD_LCKR_LCK2 </item>
//    <item> SFDITEM_FIELD__GPIOD_LCKR_LCK1 </item>
//    <item> SFDITEM_FIELD__GPIOD_LCKR_LCK0 </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: GPIOD_AFRL  -------------------------------
// SVD Line: 21179

unsigned int GPIOD_AFRL __AT (0x40020C20);



// ------------------------------  Field Item: GPIOD_AFRL_AFRL7  ----------------------------------
// SVD Line: 21189

//  <item> SFDITEM_FIELD__GPIOD_AFRL_AFRL7
//    <name> AFRL7 </name>
//    <rw> 
//    <i> [Bits 31..28] RW (@ 0x40020C20) Alternate function selection for port x  bit y (y = 0..7) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOD_AFRL >> 28) & 0xF), ((GPIOD_AFRL = (GPIOD_AFRL & ~(0xFUL << 28 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 28 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: GPIOD_AFRL_AFRL6  ----------------------------------
// SVD Line: 21196

//  <item> SFDITEM_FIELD__GPIOD_AFRL_AFRL6
//    <name> AFRL6 </name>
//    <rw> 
//    <i> [Bits 27..24] RW (@ 0x40020C20) Alternate function selection for port x  bit y (y = 0..7) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOD_AFRL >> 24) & 0xF), ((GPIOD_AFRL = (GPIOD_AFRL & ~(0xFUL << 24 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 24 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: GPIOD_AFRL_AFRL5  ----------------------------------
// SVD Line: 21203

//  <item> SFDITEM_FIELD__GPIOD_AFRL_AFRL5
//    <name> AFRL5 </name>
//    <rw> 
//    <i> [Bits 23..20] RW (@ 0x40020C20) Alternate function selection for port x  bit y (y = 0..7) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOD_AFRL >> 20) & 0xF), ((GPIOD_AFRL = (GPIOD_AFRL & ~(0xFUL << 20 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 20 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: GPIOD_AFRL_AFRL4  ----------------------------------
// SVD Line: 21210

//  <item> SFDITEM_FIELD__GPIOD_AFRL_AFRL4
//    <name> AFRL4 </name>
//    <rw> 
//    <i> [Bits 19..16] RW (@ 0x40020C20) Alternate function selection for port x  bit y (y = 0..7) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOD_AFRL >> 16) & 0xF), ((GPIOD_AFRL = (GPIOD_AFRL & ~(0xFUL << 16 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 16 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: GPIOD_AFRL_AFRL3  ----------------------------------
// SVD Line: 21217

//  <item> SFDITEM_FIELD__GPIOD_AFRL_AFRL3
//    <name> AFRL3 </name>
//    <rw> 
//    <i> [Bits 15..12] RW (@ 0x40020C20) Alternate function selection for port x  bit y (y = 0..7) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOD_AFRL >> 12) & 0xF), ((GPIOD_AFRL = (GPIOD_AFRL & ~(0xFUL << 12 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 12 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: GPIOD_AFRL_AFRL2  ----------------------------------
// SVD Line: 21224

//  <item> SFDITEM_FIELD__GPIOD_AFRL_AFRL2
//    <name> AFRL2 </name>
//    <rw> 
//    <i> [Bits 11..8] RW (@ 0x40020C20) Alternate function selection for port x  bit y (y = 0..7) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOD_AFRL >> 8) & 0xF), ((GPIOD_AFRL = (GPIOD_AFRL & ~(0xFUL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: GPIOD_AFRL_AFRL1  ----------------------------------
// SVD Line: 21231

//  <item> SFDITEM_FIELD__GPIOD_AFRL_AFRL1
//    <name> AFRL1 </name>
//    <rw> 
//    <i> [Bits 7..4] RW (@ 0x40020C20) Alternate function selection for port x  bit y (y = 0..7) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOD_AFRL >> 4) & 0xF), ((GPIOD_AFRL = (GPIOD_AFRL & ~(0xFUL << 4 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 4 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: GPIOD_AFRL_AFRL0  ----------------------------------
// SVD Line: 21238

//  <item> SFDITEM_FIELD__GPIOD_AFRL_AFRL0
//    <name> AFRL0 </name>
//    <rw> 
//    <i> [Bits 3..0] RW (@ 0x40020C20) Alternate function selection for port x  bit y (y = 0..7) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOD_AFRL >> 0) & 0xF), ((GPIOD_AFRL = (GPIOD_AFRL & ~(0xFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: GPIOD_AFRL  -----------------------------------
// SVD Line: 21179

//  <rtree> SFDITEM_REG__GPIOD_AFRL
//    <name> AFRL </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40020C20) GPIO alternate function low  register </i>
//    <loc> ( (unsigned int)((GPIOD_AFRL >> 0) & 0xFFFFFFFF), ((GPIOD_AFRL = (GPIOD_AFRL & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__GPIOD_AFRL_AFRL7 </item>
//    <item> SFDITEM_FIELD__GPIOD_AFRL_AFRL6 </item>
//    <item> SFDITEM_FIELD__GPIOD_AFRL_AFRL5 </item>
//    <item> SFDITEM_FIELD__GPIOD_AFRL_AFRL4 </item>
//    <item> SFDITEM_FIELD__GPIOD_AFRL_AFRL3 </item>
//    <item> SFDITEM_FIELD__GPIOD_AFRL_AFRL2 </item>
//    <item> SFDITEM_FIELD__GPIOD_AFRL_AFRL1 </item>
//    <item> SFDITEM_FIELD__GPIOD_AFRL_AFRL0 </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: GPIOD_AFRH  -------------------------------
// SVD Line: 21247

unsigned int GPIOD_AFRH __AT (0x40020C24);



// ------------------------------  Field Item: GPIOD_AFRH_AFRH15  ---------------------------------
// SVD Line: 21257

//  <item> SFDITEM_FIELD__GPIOD_AFRH_AFRH15
//    <name> AFRH15 </name>
//    <rw> 
//    <i> [Bits 31..28] RW (@ 0x40020C24) Alternate function selection for port x  bit y (y = 8..15) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOD_AFRH >> 28) & 0xF), ((GPIOD_AFRH = (GPIOD_AFRH & ~(0xFUL << 28 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 28 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: GPIOD_AFRH_AFRH14  ---------------------------------
// SVD Line: 21264

//  <item> SFDITEM_FIELD__GPIOD_AFRH_AFRH14
//    <name> AFRH14 </name>
//    <rw> 
//    <i> [Bits 27..24] RW (@ 0x40020C24) Alternate function selection for port x  bit y (y = 8..15) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOD_AFRH >> 24) & 0xF), ((GPIOD_AFRH = (GPIOD_AFRH & ~(0xFUL << 24 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 24 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: GPIOD_AFRH_AFRH13  ---------------------------------
// SVD Line: 21271

//  <item> SFDITEM_FIELD__GPIOD_AFRH_AFRH13
//    <name> AFRH13 </name>
//    <rw> 
//    <i> [Bits 23..20] RW (@ 0x40020C24) Alternate function selection for port x  bit y (y = 8..15) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOD_AFRH >> 20) & 0xF), ((GPIOD_AFRH = (GPIOD_AFRH & ~(0xFUL << 20 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 20 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: GPIOD_AFRH_AFRH12  ---------------------------------
// SVD Line: 21278

//  <item> SFDITEM_FIELD__GPIOD_AFRH_AFRH12
//    <name> AFRH12 </name>
//    <rw> 
//    <i> [Bits 19..16] RW (@ 0x40020C24) Alternate function selection for port x  bit y (y = 8..15) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOD_AFRH >> 16) & 0xF), ((GPIOD_AFRH = (GPIOD_AFRH & ~(0xFUL << 16 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 16 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: GPIOD_AFRH_AFRH11  ---------------------------------
// SVD Line: 21285

//  <item> SFDITEM_FIELD__GPIOD_AFRH_AFRH11
//    <name> AFRH11 </name>
//    <rw> 
//    <i> [Bits 15..12] RW (@ 0x40020C24) Alternate function selection for port x  bit y (y = 8..15) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOD_AFRH >> 12) & 0xF), ((GPIOD_AFRH = (GPIOD_AFRH & ~(0xFUL << 12 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 12 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: GPIOD_AFRH_AFRH10  ---------------------------------
// SVD Line: 21292

//  <item> SFDITEM_FIELD__GPIOD_AFRH_AFRH10
//    <name> AFRH10 </name>
//    <rw> 
//    <i> [Bits 11..8] RW (@ 0x40020C24) Alternate function selection for port x  bit y (y = 8..15) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOD_AFRH >> 8) & 0xF), ((GPIOD_AFRH = (GPIOD_AFRH & ~(0xFUL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: GPIOD_AFRH_AFRH9  ----------------------------------
// SVD Line: 21299

//  <item> SFDITEM_FIELD__GPIOD_AFRH_AFRH9
//    <name> AFRH9 </name>
//    <rw> 
//    <i> [Bits 7..4] RW (@ 0x40020C24) Alternate function selection for port x  bit y (y = 8..15) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOD_AFRH >> 4) & 0xF), ((GPIOD_AFRH = (GPIOD_AFRH & ~(0xFUL << 4 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 4 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: GPIOD_AFRH_AFRH8  ----------------------------------
// SVD Line: 21306

//  <item> SFDITEM_FIELD__GPIOD_AFRH_AFRH8
//    <name> AFRH8 </name>
//    <rw> 
//    <i> [Bits 3..0] RW (@ 0x40020C24) Alternate function selection for port x  bit y (y = 8..15) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOD_AFRH >> 0) & 0xF), ((GPIOD_AFRH = (GPIOD_AFRH & ~(0xFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: GPIOD_AFRH  -----------------------------------
// SVD Line: 21247

//  <rtree> SFDITEM_REG__GPIOD_AFRH
//    <name> AFRH </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40020C24) GPIO alternate function high  register </i>
//    <loc> ( (unsigned int)((GPIOD_AFRH >> 0) & 0xFFFFFFFF), ((GPIOD_AFRH = (GPIOD_AFRH & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__GPIOD_AFRH_AFRH15 </item>
//    <item> SFDITEM_FIELD__GPIOD_AFRH_AFRH14 </item>
//    <item> SFDITEM_FIELD__GPIOD_AFRH_AFRH13 </item>
//    <item> SFDITEM_FIELD__GPIOD_AFRH_AFRH12 </item>
//    <item> SFDITEM_FIELD__GPIOD_AFRH_AFRH11 </item>
//    <item> SFDITEM_FIELD__GPIOD_AFRH_AFRH10 </item>
//    <item> SFDITEM_FIELD__GPIOD_AFRH_AFRH9 </item>
//    <item> SFDITEM_FIELD__GPIOD_AFRH_AFRH8 </item>
//  </rtree>
//  


// ---------------------------------  Peripheral View: GPIOD  -------------------------------------
// SVD Line: 21321

//  <view> GPIOD
//    <name> GPIOD </name>
//    <item> SFDITEM_REG__GPIOD_MODER </item>
//    <item> SFDITEM_REG__GPIOD_OTYPER </item>
//    <item> SFDITEM_REG__GPIOD_OSPEEDR </item>
//    <item> SFDITEM_REG__GPIOD_PUPDR </item>
//    <item> SFDITEM_REG__GPIOD_IDR </item>
//    <item> SFDITEM_REG__GPIOD_ODR </item>
//    <item> SFDITEM_REG__GPIOD_BSRR </item>
//    <item> SFDITEM_REG__GPIOD_LCKR </item>
//    <item> SFDITEM_REG__GPIOD_AFRL </item>
//    <item> SFDITEM_REG__GPIOD_AFRH </item>
//  </view>
//  


// ---------------------------  Register Item Address: GPIOC_MODER  -------------------------------
// SVD Line: 20072

unsigned int GPIOC_MODER __AT (0x40020800);



// -----------------------------  Field Item: GPIOC_MODER_MODER15  --------------------------------
// SVD Line: 20081

//  <item> SFDITEM_FIELD__GPIOC_MODER_MODER15
//    <name> MODER15 </name>
//    <rw> 
//    <i> [Bits 31..30] RW (@ 0x40020800) Port x configuration bits (y =  0..15) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOC_MODER >> 30) & 0x3), ((GPIOC_MODER = (GPIOC_MODER & ~(0x3UL << 30 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 30 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: GPIOC_MODER_MODER14  --------------------------------
// SVD Line: 20088

//  <item> SFDITEM_FIELD__GPIOC_MODER_MODER14
//    <name> MODER14 </name>
//    <rw> 
//    <i> [Bits 29..28] RW (@ 0x40020800) Port x configuration bits (y =  0..15) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOC_MODER >> 28) & 0x3), ((GPIOC_MODER = (GPIOC_MODER & ~(0x3UL << 28 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 28 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: GPIOC_MODER_MODER13  --------------------------------
// SVD Line: 20095

//  <item> SFDITEM_FIELD__GPIOC_MODER_MODER13
//    <name> MODER13 </name>
//    <rw> 
//    <i> [Bits 27..26] RW (@ 0x40020800) Port x configuration bits (y =  0..15) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOC_MODER >> 26) & 0x3), ((GPIOC_MODER = (GPIOC_MODER & ~(0x3UL << 26 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 26 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: GPIOC_MODER_MODER12  --------------------------------
// SVD Line: 20102

//  <item> SFDITEM_FIELD__GPIOC_MODER_MODER12
//    <name> MODER12 </name>
//    <rw> 
//    <i> [Bits 25..24] RW (@ 0x40020800) Port x configuration bits (y =  0..15) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOC_MODER >> 24) & 0x3), ((GPIOC_MODER = (GPIOC_MODER & ~(0x3UL << 24 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 24 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: GPIOC_MODER_MODER11  --------------------------------
// SVD Line: 20109

//  <item> SFDITEM_FIELD__GPIOC_MODER_MODER11
//    <name> MODER11 </name>
//    <rw> 
//    <i> [Bits 23..22] RW (@ 0x40020800) Port x configuration bits (y =  0..15) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOC_MODER >> 22) & 0x3), ((GPIOC_MODER = (GPIOC_MODER & ~(0x3UL << 22 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 22 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: GPIOC_MODER_MODER10  --------------------------------
// SVD Line: 20116

//  <item> SFDITEM_FIELD__GPIOC_MODER_MODER10
//    <name> MODER10 </name>
//    <rw> 
//    <i> [Bits 21..20] RW (@ 0x40020800) Port x configuration bits (y =  0..15) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOC_MODER >> 20) & 0x3), ((GPIOC_MODER = (GPIOC_MODER & ~(0x3UL << 20 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 20 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: GPIOC_MODER_MODER9  ---------------------------------
// SVD Line: 20123

//  <item> SFDITEM_FIELD__GPIOC_MODER_MODER9
//    <name> MODER9 </name>
//    <rw> 
//    <i> [Bits 19..18] RW (@ 0x40020800) Port x configuration bits (y =  0..15) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOC_MODER >> 18) & 0x3), ((GPIOC_MODER = (GPIOC_MODER & ~(0x3UL << 18 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 18 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: GPIOC_MODER_MODER8  ---------------------------------
// SVD Line: 20130

//  <item> SFDITEM_FIELD__GPIOC_MODER_MODER8
//    <name> MODER8 </name>
//    <rw> 
//    <i> [Bits 17..16] RW (@ 0x40020800) Port x configuration bits (y =  0..15) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOC_MODER >> 16) & 0x3), ((GPIOC_MODER = (GPIOC_MODER & ~(0x3UL << 16 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 16 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: GPIOC_MODER_MODER7  ---------------------------------
// SVD Line: 20137

//  <item> SFDITEM_FIELD__GPIOC_MODER_MODER7
//    <name> MODER7 </name>
//    <rw> 
//    <i> [Bits 15..14] RW (@ 0x40020800) Port x configuration bits (y =  0..15) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOC_MODER >> 14) & 0x3), ((GPIOC_MODER = (GPIOC_MODER & ~(0x3UL << 14 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 14 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: GPIOC_MODER_MODER6  ---------------------------------
// SVD Line: 20144

//  <item> SFDITEM_FIELD__GPIOC_MODER_MODER6
//    <name> MODER6 </name>
//    <rw> 
//    <i> [Bits 13..12] RW (@ 0x40020800) Port x configuration bits (y =  0..15) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOC_MODER >> 12) & 0x3), ((GPIOC_MODER = (GPIOC_MODER & ~(0x3UL << 12 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 12 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: GPIOC_MODER_MODER5  ---------------------------------
// SVD Line: 20151

//  <item> SFDITEM_FIELD__GPIOC_MODER_MODER5
//    <name> MODER5 </name>
//    <rw> 
//    <i> [Bits 11..10] RW (@ 0x40020800) Port x configuration bits (y =  0..15) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOC_MODER >> 10) & 0x3), ((GPIOC_MODER = (GPIOC_MODER & ~(0x3UL << 10 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 10 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: GPIOC_MODER_MODER4  ---------------------------------
// SVD Line: 20158

//  <item> SFDITEM_FIELD__GPIOC_MODER_MODER4
//    <name> MODER4 </name>
//    <rw> 
//    <i> [Bits 9..8] RW (@ 0x40020800) Port x configuration bits (y =  0..15) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOC_MODER >> 8) & 0x3), ((GPIOC_MODER = (GPIOC_MODER & ~(0x3UL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: GPIOC_MODER_MODER3  ---------------------------------
// SVD Line: 20165

//  <item> SFDITEM_FIELD__GPIOC_MODER_MODER3
//    <name> MODER3 </name>
//    <rw> 
//    <i> [Bits 7..6] RW (@ 0x40020800) Port x configuration bits (y =  0..15) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOC_MODER >> 6) & 0x3), ((GPIOC_MODER = (GPIOC_MODER & ~(0x3UL << 6 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 6 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: GPIOC_MODER_MODER2  ---------------------------------
// SVD Line: 20172

//  <item> SFDITEM_FIELD__GPIOC_MODER_MODER2
//    <name> MODER2 </name>
//    <rw> 
//    <i> [Bits 5..4] RW (@ 0x40020800) Port x configuration bits (y =  0..15) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOC_MODER >> 4) & 0x3), ((GPIOC_MODER = (GPIOC_MODER & ~(0x3UL << 4 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 4 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: GPIOC_MODER_MODER1  ---------------------------------
// SVD Line: 20179

//  <item> SFDITEM_FIELD__GPIOC_MODER_MODER1
//    <name> MODER1 </name>
//    <rw> 
//    <i> [Bits 3..2] RW (@ 0x40020800) Port x configuration bits (y =  0..15) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOC_MODER >> 2) & 0x3), ((GPIOC_MODER = (GPIOC_MODER & ~(0x3UL << 2 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 2 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: GPIOC_MODER_MODER0  ---------------------------------
// SVD Line: 20186

//  <item> SFDITEM_FIELD__GPIOC_MODER_MODER0
//    <name> MODER0 </name>
//    <rw> 
//    <i> [Bits 1..0] RW (@ 0x40020800) Port x configuration bits (y =  0..15) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOC_MODER >> 0) & 0x3), ((GPIOC_MODER = (GPIOC_MODER & ~(0x3UL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: GPIOC_MODER  ----------------------------------
// SVD Line: 20072

//  <rtree> SFDITEM_REG__GPIOC_MODER
//    <name> MODER </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40020800) GPIO port mode register </i>
//    <loc> ( (unsigned int)((GPIOC_MODER >> 0) & 0xFFFFFFFF), ((GPIOC_MODER = (GPIOC_MODER & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__GPIOC_MODER_MODER15 </item>
//    <item> SFDITEM_FIELD__GPIOC_MODER_MODER14 </item>
//    <item> SFDITEM_FIELD__GPIOC_MODER_MODER13 </item>
//    <item> SFDITEM_FIELD__GPIOC_MODER_MODER12 </item>
//    <item> SFDITEM_FIELD__GPIOC_MODER_MODER11 </item>
//    <item> SFDITEM_FIELD__GPIOC_MODER_MODER10 </item>
//    <item> SFDITEM_FIELD__GPIOC_MODER_MODER9 </item>
//    <item> SFDITEM_FIELD__GPIOC_MODER_MODER8 </item>
//    <item> SFDITEM_FIELD__GPIOC_MODER_MODER7 </item>
//    <item> SFDITEM_FIELD__GPIOC_MODER_MODER6 </item>
//    <item> SFDITEM_FIELD__GPIOC_MODER_MODER5 </item>
//    <item> SFDITEM_FIELD__GPIOC_MODER_MODER4 </item>
//    <item> SFDITEM_FIELD__GPIOC_MODER_MODER3 </item>
//    <item> SFDITEM_FIELD__GPIOC_MODER_MODER2 </item>
//    <item> SFDITEM_FIELD__GPIOC_MODER_MODER1 </item>
//    <item> SFDITEM_FIELD__GPIOC_MODER_MODER0 </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: GPIOC_OTYPER  ------------------------------
// SVD Line: 20195

unsigned int GPIOC_OTYPER __AT (0x40020804);



// ------------------------------  Field Item: GPIOC_OTYPER_OT15  ---------------------------------
// SVD Line: 20204

//  <item> SFDITEM_FIELD__GPIOC_OTYPER_OT15
//    <name> OT15 </name>
//    <rw> 
//    <i> [Bit 15] RW (@ 0x40020804) Port x configuration bits (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOC_OTYPER ) </loc>
//      <o.15..15> OT15
//    </check>
//  </item>
//  


// ------------------------------  Field Item: GPIOC_OTYPER_OT14  ---------------------------------
// SVD Line: 20211

//  <item> SFDITEM_FIELD__GPIOC_OTYPER_OT14
//    <name> OT14 </name>
//    <rw> 
//    <i> [Bit 14] RW (@ 0x40020804) Port x configuration bits (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOC_OTYPER ) </loc>
//      <o.14..14> OT14
//    </check>
//  </item>
//  


// ------------------------------  Field Item: GPIOC_OTYPER_OT13  ---------------------------------
// SVD Line: 20218

//  <item> SFDITEM_FIELD__GPIOC_OTYPER_OT13
//    <name> OT13 </name>
//    <rw> 
//    <i> [Bit 13] RW (@ 0x40020804) Port x configuration bits (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOC_OTYPER ) </loc>
//      <o.13..13> OT13
//    </check>
//  </item>
//  


// ------------------------------  Field Item: GPIOC_OTYPER_OT12  ---------------------------------
// SVD Line: 20225

//  <item> SFDITEM_FIELD__GPIOC_OTYPER_OT12
//    <name> OT12 </name>
//    <rw> 
//    <i> [Bit 12] RW (@ 0x40020804) Port x configuration bits (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOC_OTYPER ) </loc>
//      <o.12..12> OT12
//    </check>
//  </item>
//  


// ------------------------------  Field Item: GPIOC_OTYPER_OT11  ---------------------------------
// SVD Line: 20232

//  <item> SFDITEM_FIELD__GPIOC_OTYPER_OT11
//    <name> OT11 </name>
//    <rw> 
//    <i> [Bit 11] RW (@ 0x40020804) Port x configuration bits (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOC_OTYPER ) </loc>
//      <o.11..11> OT11
//    </check>
//  </item>
//  


// ------------------------------  Field Item: GPIOC_OTYPER_OT10  ---------------------------------
// SVD Line: 20239

//  <item> SFDITEM_FIELD__GPIOC_OTYPER_OT10
//    <name> OT10 </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x40020804) Port x configuration bits (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOC_OTYPER ) </loc>
//      <o.10..10> OT10
//    </check>
//  </item>
//  


// ------------------------------  Field Item: GPIOC_OTYPER_OT9  ----------------------------------
// SVD Line: 20246

//  <item> SFDITEM_FIELD__GPIOC_OTYPER_OT9
//    <name> OT9 </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x40020804) Port x configuration bits (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOC_OTYPER ) </loc>
//      <o.9..9> OT9
//    </check>
//  </item>
//  


// ------------------------------  Field Item: GPIOC_OTYPER_OT8  ----------------------------------
// SVD Line: 20253

//  <item> SFDITEM_FIELD__GPIOC_OTYPER_OT8
//    <name> OT8 </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x40020804) Port x configuration bits (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOC_OTYPER ) </loc>
//      <o.8..8> OT8
//    </check>
//  </item>
//  


// ------------------------------  Field Item: GPIOC_OTYPER_OT7  ----------------------------------
// SVD Line: 20260

//  <item> SFDITEM_FIELD__GPIOC_OTYPER_OT7
//    <name> OT7 </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x40020804) Port x configuration bits (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOC_OTYPER ) </loc>
//      <o.7..7> OT7
//    </check>
//  </item>
//  


// ------------------------------  Field Item: GPIOC_OTYPER_OT6  ----------------------------------
// SVD Line: 20267

//  <item> SFDITEM_FIELD__GPIOC_OTYPER_OT6
//    <name> OT6 </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x40020804) Port x configuration bits (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOC_OTYPER ) </loc>
//      <o.6..6> OT6
//    </check>
//  </item>
//  


// ------------------------------  Field Item: GPIOC_OTYPER_OT5  ----------------------------------
// SVD Line: 20274

//  <item> SFDITEM_FIELD__GPIOC_OTYPER_OT5
//    <name> OT5 </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x40020804) Port x configuration bits (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOC_OTYPER ) </loc>
//      <o.5..5> OT5
//    </check>
//  </item>
//  


// ------------------------------  Field Item: GPIOC_OTYPER_OT4  ----------------------------------
// SVD Line: 20281

//  <item> SFDITEM_FIELD__GPIOC_OTYPER_OT4
//    <name> OT4 </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x40020804) Port x configuration bits (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOC_OTYPER ) </loc>
//      <o.4..4> OT4
//    </check>
//  </item>
//  


// ------------------------------  Field Item: GPIOC_OTYPER_OT3  ----------------------------------
// SVD Line: 20288

//  <item> SFDITEM_FIELD__GPIOC_OTYPER_OT3
//    <name> OT3 </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x40020804) Port x configuration bits (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOC_OTYPER ) </loc>
//      <o.3..3> OT3
//    </check>
//  </item>
//  


// ------------------------------  Field Item: GPIOC_OTYPER_OT2  ----------------------------------
// SVD Line: 20295

//  <item> SFDITEM_FIELD__GPIOC_OTYPER_OT2
//    <name> OT2 </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x40020804) Port x configuration bits (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOC_OTYPER ) </loc>
//      <o.2..2> OT2
//    </check>
//  </item>
//  


// ------------------------------  Field Item: GPIOC_OTYPER_OT1  ----------------------------------
// SVD Line: 20302

//  <item> SFDITEM_FIELD__GPIOC_OTYPER_OT1
//    <name> OT1 </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x40020804) Port x configuration bits (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOC_OTYPER ) </loc>
//      <o.1..1> OT1
//    </check>
//  </item>
//  


// ------------------------------  Field Item: GPIOC_OTYPER_OT0  ----------------------------------
// SVD Line: 20309

//  <item> SFDITEM_FIELD__GPIOC_OTYPER_OT0
//    <name> OT0 </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40020804) Port x configuration bits (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOC_OTYPER ) </loc>
//      <o.0..0> OT0
//    </check>
//  </item>
//  


// ------------------------------  Register RTree: GPIOC_OTYPER  ----------------------------------
// SVD Line: 20195

//  <rtree> SFDITEM_REG__GPIOC_OTYPER
//    <name> OTYPER </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40020804) GPIO port output type register </i>
//    <loc> ( (unsigned int)((GPIOC_OTYPER >> 0) & 0xFFFFFFFF), ((GPIOC_OTYPER = (GPIOC_OTYPER & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__GPIOC_OTYPER_OT15 </item>
//    <item> SFDITEM_FIELD__GPIOC_OTYPER_OT14 </item>
//    <item> SFDITEM_FIELD__GPIOC_OTYPER_OT13 </item>
//    <item> SFDITEM_FIELD__GPIOC_OTYPER_OT12 </item>
//    <item> SFDITEM_FIELD__GPIOC_OTYPER_OT11 </item>
//    <item> SFDITEM_FIELD__GPIOC_OTYPER_OT10 </item>
//    <item> SFDITEM_FIELD__GPIOC_OTYPER_OT9 </item>
//    <item> SFDITEM_FIELD__GPIOC_OTYPER_OT8 </item>
//    <item> SFDITEM_FIELD__GPIOC_OTYPER_OT7 </item>
//    <item> SFDITEM_FIELD__GPIOC_OTYPER_OT6 </item>
//    <item> SFDITEM_FIELD__GPIOC_OTYPER_OT5 </item>
//    <item> SFDITEM_FIELD__GPIOC_OTYPER_OT4 </item>
//    <item> SFDITEM_FIELD__GPIOC_OTYPER_OT3 </item>
//    <item> SFDITEM_FIELD__GPIOC_OTYPER_OT2 </item>
//    <item> SFDITEM_FIELD__GPIOC_OTYPER_OT1 </item>
//    <item> SFDITEM_FIELD__GPIOC_OTYPER_OT0 </item>
//  </rtree>
//  


// --------------------------  Register Item Address: GPIOC_OSPEEDR  ------------------------------
// SVD Line: 20318

unsigned int GPIOC_OSPEEDR __AT (0x40020808);



// ---------------------------  Field Item: GPIOC_OSPEEDR_OSPEEDR15  ------------------------------
// SVD Line: 20328

//  <item> SFDITEM_FIELD__GPIOC_OSPEEDR_OSPEEDR15
//    <name> OSPEEDR15 </name>
//    <rw> 
//    <i> [Bits 31..30] RW (@ 0x40020808) Port x configuration bits (y =  0..15) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOC_OSPEEDR >> 30) & 0x3), ((GPIOC_OSPEEDR = (GPIOC_OSPEEDR & ~(0x3UL << 30 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 30 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Field Item: GPIOC_OSPEEDR_OSPEEDR14  ------------------------------
// SVD Line: 20335

//  <item> SFDITEM_FIELD__GPIOC_OSPEEDR_OSPEEDR14
//    <name> OSPEEDR14 </name>
//    <rw> 
//    <i> [Bits 29..28] RW (@ 0x40020808) Port x configuration bits (y =  0..15) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOC_OSPEEDR >> 28) & 0x3), ((GPIOC_OSPEEDR = (GPIOC_OSPEEDR & ~(0x3UL << 28 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 28 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Field Item: GPIOC_OSPEEDR_OSPEEDR13  ------------------------------
// SVD Line: 20342

//  <item> SFDITEM_FIELD__GPIOC_OSPEEDR_OSPEEDR13
//    <name> OSPEEDR13 </name>
//    <rw> 
//    <i> [Bits 27..26] RW (@ 0x40020808) Port x configuration bits (y =  0..15) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOC_OSPEEDR >> 26) & 0x3), ((GPIOC_OSPEEDR = (GPIOC_OSPEEDR & ~(0x3UL << 26 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 26 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Field Item: GPIOC_OSPEEDR_OSPEEDR12  ------------------------------
// SVD Line: 20349

//  <item> SFDITEM_FIELD__GPIOC_OSPEEDR_OSPEEDR12
//    <name> OSPEEDR12 </name>
//    <rw> 
//    <i> [Bits 25..24] RW (@ 0x40020808) Port x configuration bits (y =  0..15) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOC_OSPEEDR >> 24) & 0x3), ((GPIOC_OSPEEDR = (GPIOC_OSPEEDR & ~(0x3UL << 24 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 24 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Field Item: GPIOC_OSPEEDR_OSPEEDR11  ------------------------------
// SVD Line: 20356

//  <item> SFDITEM_FIELD__GPIOC_OSPEEDR_OSPEEDR11
//    <name> OSPEEDR11 </name>
//    <rw> 
//    <i> [Bits 23..22] RW (@ 0x40020808) Port x configuration bits (y =  0..15) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOC_OSPEEDR >> 22) & 0x3), ((GPIOC_OSPEEDR = (GPIOC_OSPEEDR & ~(0x3UL << 22 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 22 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Field Item: GPIOC_OSPEEDR_OSPEEDR10  ------------------------------
// SVD Line: 20363

//  <item> SFDITEM_FIELD__GPIOC_OSPEEDR_OSPEEDR10
//    <name> OSPEEDR10 </name>
//    <rw> 
//    <i> [Bits 21..20] RW (@ 0x40020808) Port x configuration bits (y =  0..15) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOC_OSPEEDR >> 20) & 0x3), ((GPIOC_OSPEEDR = (GPIOC_OSPEEDR & ~(0x3UL << 20 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 20 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Field Item: GPIOC_OSPEEDR_OSPEEDR9  -------------------------------
// SVD Line: 20370

//  <item> SFDITEM_FIELD__GPIOC_OSPEEDR_OSPEEDR9
//    <name> OSPEEDR9 </name>
//    <rw> 
//    <i> [Bits 19..18] RW (@ 0x40020808) Port x configuration bits (y =  0..15) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOC_OSPEEDR >> 18) & 0x3), ((GPIOC_OSPEEDR = (GPIOC_OSPEEDR & ~(0x3UL << 18 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 18 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Field Item: GPIOC_OSPEEDR_OSPEEDR8  -------------------------------
// SVD Line: 20377

//  <item> SFDITEM_FIELD__GPIOC_OSPEEDR_OSPEEDR8
//    <name> OSPEEDR8 </name>
//    <rw> 
//    <i> [Bits 17..16] RW (@ 0x40020808) Port x configuration bits (y =  0..15) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOC_OSPEEDR >> 16) & 0x3), ((GPIOC_OSPEEDR = (GPIOC_OSPEEDR & ~(0x3UL << 16 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 16 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Field Item: GPIOC_OSPEEDR_OSPEEDR7  -------------------------------
// SVD Line: 20384

//  <item> SFDITEM_FIELD__GPIOC_OSPEEDR_OSPEEDR7
//    <name> OSPEEDR7 </name>
//    <rw> 
//    <i> [Bits 15..14] RW (@ 0x40020808) Port x configuration bits (y =  0..15) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOC_OSPEEDR >> 14) & 0x3), ((GPIOC_OSPEEDR = (GPIOC_OSPEEDR & ~(0x3UL << 14 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 14 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Field Item: GPIOC_OSPEEDR_OSPEEDR6  -------------------------------
// SVD Line: 20391

//  <item> SFDITEM_FIELD__GPIOC_OSPEEDR_OSPEEDR6
//    <name> OSPEEDR6 </name>
//    <rw> 
//    <i> [Bits 13..12] RW (@ 0x40020808) Port x configuration bits (y =  0..15) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOC_OSPEEDR >> 12) & 0x3), ((GPIOC_OSPEEDR = (GPIOC_OSPEEDR & ~(0x3UL << 12 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 12 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Field Item: GPIOC_OSPEEDR_OSPEEDR5  -------------------------------
// SVD Line: 20398

//  <item> SFDITEM_FIELD__GPIOC_OSPEEDR_OSPEEDR5
//    <name> OSPEEDR5 </name>
//    <rw> 
//    <i> [Bits 11..10] RW (@ 0x40020808) Port x configuration bits (y =  0..15) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOC_OSPEEDR >> 10) & 0x3), ((GPIOC_OSPEEDR = (GPIOC_OSPEEDR & ~(0x3UL << 10 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 10 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Field Item: GPIOC_OSPEEDR_OSPEEDR4  -------------------------------
// SVD Line: 20405

//  <item> SFDITEM_FIELD__GPIOC_OSPEEDR_OSPEEDR4
//    <name> OSPEEDR4 </name>
//    <rw> 
//    <i> [Bits 9..8] RW (@ 0x40020808) Port x configuration bits (y =  0..15) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOC_OSPEEDR >> 8) & 0x3), ((GPIOC_OSPEEDR = (GPIOC_OSPEEDR & ~(0x3UL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Field Item: GPIOC_OSPEEDR_OSPEEDR3  -------------------------------
// SVD Line: 20412

//  <item> SFDITEM_FIELD__GPIOC_OSPEEDR_OSPEEDR3
//    <name> OSPEEDR3 </name>
//    <rw> 
//    <i> [Bits 7..6] RW (@ 0x40020808) Port x configuration bits (y =  0..15) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOC_OSPEEDR >> 6) & 0x3), ((GPIOC_OSPEEDR = (GPIOC_OSPEEDR & ~(0x3UL << 6 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 6 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Field Item: GPIOC_OSPEEDR_OSPEEDR2  -------------------------------
// SVD Line: 20419

//  <item> SFDITEM_FIELD__GPIOC_OSPEEDR_OSPEEDR2
//    <name> OSPEEDR2 </name>
//    <rw> 
//    <i> [Bits 5..4] RW (@ 0x40020808) Port x configuration bits (y =  0..15) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOC_OSPEEDR >> 4) & 0x3), ((GPIOC_OSPEEDR = (GPIOC_OSPEEDR & ~(0x3UL << 4 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 4 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Field Item: GPIOC_OSPEEDR_OSPEEDR1  -------------------------------
// SVD Line: 20426

//  <item> SFDITEM_FIELD__GPIOC_OSPEEDR_OSPEEDR1
//    <name> OSPEEDR1 </name>
//    <rw> 
//    <i> [Bits 3..2] RW (@ 0x40020808) Port x configuration bits (y =  0..15) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOC_OSPEEDR >> 2) & 0x3), ((GPIOC_OSPEEDR = (GPIOC_OSPEEDR & ~(0x3UL << 2 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 2 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Field Item: GPIOC_OSPEEDR_OSPEEDR0  -------------------------------
// SVD Line: 20433

//  <item> SFDITEM_FIELD__GPIOC_OSPEEDR_OSPEEDR0
//    <name> OSPEEDR0 </name>
//    <rw> 
//    <i> [Bits 1..0] RW (@ 0x40020808) Port x configuration bits (y =  0..15) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOC_OSPEEDR >> 0) & 0x3), ((GPIOC_OSPEEDR = (GPIOC_OSPEEDR & ~(0x3UL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Register RTree: GPIOC_OSPEEDR  ---------------------------------
// SVD Line: 20318

//  <rtree> SFDITEM_REG__GPIOC_OSPEEDR
//    <name> OSPEEDR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40020808) GPIO port output speed  register </i>
//    <loc> ( (unsigned int)((GPIOC_OSPEEDR >> 0) & 0xFFFFFFFF), ((GPIOC_OSPEEDR = (GPIOC_OSPEEDR & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__GPIOC_OSPEEDR_OSPEEDR15 </item>
//    <item> SFDITEM_FIELD__GPIOC_OSPEEDR_OSPEEDR14 </item>
//    <item> SFDITEM_FIELD__GPIOC_OSPEEDR_OSPEEDR13 </item>
//    <item> SFDITEM_FIELD__GPIOC_OSPEEDR_OSPEEDR12 </item>
//    <item> SFDITEM_FIELD__GPIOC_OSPEEDR_OSPEEDR11 </item>
//    <item> SFDITEM_FIELD__GPIOC_OSPEEDR_OSPEEDR10 </item>
//    <item> SFDITEM_FIELD__GPIOC_OSPEEDR_OSPEEDR9 </item>
//    <item> SFDITEM_FIELD__GPIOC_OSPEEDR_OSPEEDR8 </item>
//    <item> SFDITEM_FIELD__GPIOC_OSPEEDR_OSPEEDR7 </item>
//    <item> SFDITEM_FIELD__GPIOC_OSPEEDR_OSPEEDR6 </item>
//    <item> SFDITEM_FIELD__GPIOC_OSPEEDR_OSPEEDR5 </item>
//    <item> SFDITEM_FIELD__GPIOC_OSPEEDR_OSPEEDR4 </item>
//    <item> SFDITEM_FIELD__GPIOC_OSPEEDR_OSPEEDR3 </item>
//    <item> SFDITEM_FIELD__GPIOC_OSPEEDR_OSPEEDR2 </item>
//    <item> SFDITEM_FIELD__GPIOC_OSPEEDR_OSPEEDR1 </item>
//    <item> SFDITEM_FIELD__GPIOC_OSPEEDR_OSPEEDR0 </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: GPIOC_PUPDR  -------------------------------
// SVD Line: 20442

unsigned int GPIOC_PUPDR __AT (0x4002080C);



// -----------------------------  Field Item: GPIOC_PUPDR_PUPDR15  --------------------------------
// SVD Line: 20452

//  <item> SFDITEM_FIELD__GPIOC_PUPDR_PUPDR15
//    <name> PUPDR15 </name>
//    <rw> 
//    <i> [Bits 31..30] RW (@ 0x4002080C) Port x configuration bits (y =  0..15) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOC_PUPDR >> 30) & 0x3), ((GPIOC_PUPDR = (GPIOC_PUPDR & ~(0x3UL << 30 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 30 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: GPIOC_PUPDR_PUPDR14  --------------------------------
// SVD Line: 20459

//  <item> SFDITEM_FIELD__GPIOC_PUPDR_PUPDR14
//    <name> PUPDR14 </name>
//    <rw> 
//    <i> [Bits 29..28] RW (@ 0x4002080C) Port x configuration bits (y =  0..15) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOC_PUPDR >> 28) & 0x3), ((GPIOC_PUPDR = (GPIOC_PUPDR & ~(0x3UL << 28 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 28 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: GPIOC_PUPDR_PUPDR13  --------------------------------
// SVD Line: 20466

//  <item> SFDITEM_FIELD__GPIOC_PUPDR_PUPDR13
//    <name> PUPDR13 </name>
//    <rw> 
//    <i> [Bits 27..26] RW (@ 0x4002080C) Port x configuration bits (y =  0..15) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOC_PUPDR >> 26) & 0x3), ((GPIOC_PUPDR = (GPIOC_PUPDR & ~(0x3UL << 26 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 26 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: GPIOC_PUPDR_PUPDR12  --------------------------------
// SVD Line: 20473

//  <item> SFDITEM_FIELD__GPIOC_PUPDR_PUPDR12
//    <name> PUPDR12 </name>
//    <rw> 
//    <i> [Bits 25..24] RW (@ 0x4002080C) Port x configuration bits (y =  0..15) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOC_PUPDR >> 24) & 0x3), ((GPIOC_PUPDR = (GPIOC_PUPDR & ~(0x3UL << 24 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 24 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: GPIOC_PUPDR_PUPDR11  --------------------------------
// SVD Line: 20480

//  <item> SFDITEM_FIELD__GPIOC_PUPDR_PUPDR11
//    <name> PUPDR11 </name>
//    <rw> 
//    <i> [Bits 23..22] RW (@ 0x4002080C) Port x configuration bits (y =  0..15) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOC_PUPDR >> 22) & 0x3), ((GPIOC_PUPDR = (GPIOC_PUPDR & ~(0x3UL << 22 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 22 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: GPIOC_PUPDR_PUPDR10  --------------------------------
// SVD Line: 20487

//  <item> SFDITEM_FIELD__GPIOC_PUPDR_PUPDR10
//    <name> PUPDR10 </name>
//    <rw> 
//    <i> [Bits 21..20] RW (@ 0x4002080C) Port x configuration bits (y =  0..15) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOC_PUPDR >> 20) & 0x3), ((GPIOC_PUPDR = (GPIOC_PUPDR & ~(0x3UL << 20 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 20 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: GPIOC_PUPDR_PUPDR9  ---------------------------------
// SVD Line: 20494

//  <item> SFDITEM_FIELD__GPIOC_PUPDR_PUPDR9
//    <name> PUPDR9 </name>
//    <rw> 
//    <i> [Bits 19..18] RW (@ 0x4002080C) Port x configuration bits (y =  0..15) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOC_PUPDR >> 18) & 0x3), ((GPIOC_PUPDR = (GPIOC_PUPDR & ~(0x3UL << 18 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 18 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: GPIOC_PUPDR_PUPDR8  ---------------------------------
// SVD Line: 20501

//  <item> SFDITEM_FIELD__GPIOC_PUPDR_PUPDR8
//    <name> PUPDR8 </name>
//    <rw> 
//    <i> [Bits 17..16] RW (@ 0x4002080C) Port x configuration bits (y =  0..15) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOC_PUPDR >> 16) & 0x3), ((GPIOC_PUPDR = (GPIOC_PUPDR & ~(0x3UL << 16 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 16 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: GPIOC_PUPDR_PUPDR7  ---------------------------------
// SVD Line: 20508

//  <item> SFDITEM_FIELD__GPIOC_PUPDR_PUPDR7
//    <name> PUPDR7 </name>
//    <rw> 
//    <i> [Bits 15..14] RW (@ 0x4002080C) Port x configuration bits (y =  0..15) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOC_PUPDR >> 14) & 0x3), ((GPIOC_PUPDR = (GPIOC_PUPDR & ~(0x3UL << 14 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 14 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: GPIOC_PUPDR_PUPDR6  ---------------------------------
// SVD Line: 20515

//  <item> SFDITEM_FIELD__GPIOC_PUPDR_PUPDR6
//    <name> PUPDR6 </name>
//    <rw> 
//    <i> [Bits 13..12] RW (@ 0x4002080C) Port x configuration bits (y =  0..15) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOC_PUPDR >> 12) & 0x3), ((GPIOC_PUPDR = (GPIOC_PUPDR & ~(0x3UL << 12 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 12 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: GPIOC_PUPDR_PUPDR5  ---------------------------------
// SVD Line: 20522

//  <item> SFDITEM_FIELD__GPIOC_PUPDR_PUPDR5
//    <name> PUPDR5 </name>
//    <rw> 
//    <i> [Bits 11..10] RW (@ 0x4002080C) Port x configuration bits (y =  0..15) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOC_PUPDR >> 10) & 0x3), ((GPIOC_PUPDR = (GPIOC_PUPDR & ~(0x3UL << 10 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 10 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: GPIOC_PUPDR_PUPDR4  ---------------------------------
// SVD Line: 20529

//  <item> SFDITEM_FIELD__GPIOC_PUPDR_PUPDR4
//    <name> PUPDR4 </name>
//    <rw> 
//    <i> [Bits 9..8] RW (@ 0x4002080C) Port x configuration bits (y =  0..15) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOC_PUPDR >> 8) & 0x3), ((GPIOC_PUPDR = (GPIOC_PUPDR & ~(0x3UL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: GPIOC_PUPDR_PUPDR3  ---------------------------------
// SVD Line: 20536

//  <item> SFDITEM_FIELD__GPIOC_PUPDR_PUPDR3
//    <name> PUPDR3 </name>
//    <rw> 
//    <i> [Bits 7..6] RW (@ 0x4002080C) Port x configuration bits (y =  0..15) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOC_PUPDR >> 6) & 0x3), ((GPIOC_PUPDR = (GPIOC_PUPDR & ~(0x3UL << 6 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 6 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: GPIOC_PUPDR_PUPDR2  ---------------------------------
// SVD Line: 20543

//  <item> SFDITEM_FIELD__GPIOC_PUPDR_PUPDR2
//    <name> PUPDR2 </name>
//    <rw> 
//    <i> [Bits 5..4] RW (@ 0x4002080C) Port x configuration bits (y =  0..15) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOC_PUPDR >> 4) & 0x3), ((GPIOC_PUPDR = (GPIOC_PUPDR & ~(0x3UL << 4 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 4 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: GPIOC_PUPDR_PUPDR1  ---------------------------------
// SVD Line: 20550

//  <item> SFDITEM_FIELD__GPIOC_PUPDR_PUPDR1
//    <name> PUPDR1 </name>
//    <rw> 
//    <i> [Bits 3..2] RW (@ 0x4002080C) Port x configuration bits (y =  0..15) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOC_PUPDR >> 2) & 0x3), ((GPIOC_PUPDR = (GPIOC_PUPDR & ~(0x3UL << 2 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 2 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: GPIOC_PUPDR_PUPDR0  ---------------------------------
// SVD Line: 20557

//  <item> SFDITEM_FIELD__GPIOC_PUPDR_PUPDR0
//    <name> PUPDR0 </name>
//    <rw> 
//    <i> [Bits 1..0] RW (@ 0x4002080C) Port x configuration bits (y =  0..15) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOC_PUPDR >> 0) & 0x3), ((GPIOC_PUPDR = (GPIOC_PUPDR & ~(0x3UL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: GPIOC_PUPDR  ----------------------------------
// SVD Line: 20442

//  <rtree> SFDITEM_REG__GPIOC_PUPDR
//    <name> PUPDR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4002080C) GPIO port pull-up/pull-down  register </i>
//    <loc> ( (unsigned int)((GPIOC_PUPDR >> 0) & 0xFFFFFFFF), ((GPIOC_PUPDR = (GPIOC_PUPDR & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__GPIOC_PUPDR_PUPDR15 </item>
//    <item> SFDITEM_FIELD__GPIOC_PUPDR_PUPDR14 </item>
//    <item> SFDITEM_FIELD__GPIOC_PUPDR_PUPDR13 </item>
//    <item> SFDITEM_FIELD__GPIOC_PUPDR_PUPDR12 </item>
//    <item> SFDITEM_FIELD__GPIOC_PUPDR_PUPDR11 </item>
//    <item> SFDITEM_FIELD__GPIOC_PUPDR_PUPDR10 </item>
//    <item> SFDITEM_FIELD__GPIOC_PUPDR_PUPDR9 </item>
//    <item> SFDITEM_FIELD__GPIOC_PUPDR_PUPDR8 </item>
//    <item> SFDITEM_FIELD__GPIOC_PUPDR_PUPDR7 </item>
//    <item> SFDITEM_FIELD__GPIOC_PUPDR_PUPDR6 </item>
//    <item> SFDITEM_FIELD__GPIOC_PUPDR_PUPDR5 </item>
//    <item> SFDITEM_FIELD__GPIOC_PUPDR_PUPDR4 </item>
//    <item> SFDITEM_FIELD__GPIOC_PUPDR_PUPDR3 </item>
//    <item> SFDITEM_FIELD__GPIOC_PUPDR_PUPDR2 </item>
//    <item> SFDITEM_FIELD__GPIOC_PUPDR_PUPDR1 </item>
//    <item> SFDITEM_FIELD__GPIOC_PUPDR_PUPDR0 </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: GPIOC_IDR  --------------------------------
// SVD Line: 20566

unsigned int GPIOC_IDR __AT (0x40020810);



// -------------------------------  Field Item: GPIOC_IDR_IDR15  ----------------------------------
// SVD Line: 20575

//  <item> SFDITEM_FIELD__GPIOC_IDR_IDR15
//    <name> IDR15 </name>
//    <r> 
//    <i> [Bit 15] RO (@ 0x40020810) Port input data (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOC_IDR ) </loc>
//      <o.15..15> IDR15
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOC_IDR_IDR14  ----------------------------------
// SVD Line: 20582

//  <item> SFDITEM_FIELD__GPIOC_IDR_IDR14
//    <name> IDR14 </name>
//    <r> 
//    <i> [Bit 14] RO (@ 0x40020810) Port input data (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOC_IDR ) </loc>
//      <o.14..14> IDR14
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOC_IDR_IDR13  ----------------------------------
// SVD Line: 20589

//  <item> SFDITEM_FIELD__GPIOC_IDR_IDR13
//    <name> IDR13 </name>
//    <r> 
//    <i> [Bit 13] RO (@ 0x40020810) Port input data (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOC_IDR ) </loc>
//      <o.13..13> IDR13
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOC_IDR_IDR12  ----------------------------------
// SVD Line: 20596

//  <item> SFDITEM_FIELD__GPIOC_IDR_IDR12
//    <name> IDR12 </name>
//    <r> 
//    <i> [Bit 12] RO (@ 0x40020810) Port input data (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOC_IDR ) </loc>
//      <o.12..12> IDR12
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOC_IDR_IDR11  ----------------------------------
// SVD Line: 20603

//  <item> SFDITEM_FIELD__GPIOC_IDR_IDR11
//    <name> IDR11 </name>
//    <r> 
//    <i> [Bit 11] RO (@ 0x40020810) Port input data (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOC_IDR ) </loc>
//      <o.11..11> IDR11
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOC_IDR_IDR10  ----------------------------------
// SVD Line: 20610

//  <item> SFDITEM_FIELD__GPIOC_IDR_IDR10
//    <name> IDR10 </name>
//    <r> 
//    <i> [Bit 10] RO (@ 0x40020810) Port input data (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOC_IDR ) </loc>
//      <o.10..10> IDR10
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOC_IDR_IDR9  -----------------------------------
// SVD Line: 20617

//  <item> SFDITEM_FIELD__GPIOC_IDR_IDR9
//    <name> IDR9 </name>
//    <r> 
//    <i> [Bit 9] RO (@ 0x40020810) Port input data (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOC_IDR ) </loc>
//      <o.9..9> IDR9
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOC_IDR_IDR8  -----------------------------------
// SVD Line: 20624

//  <item> SFDITEM_FIELD__GPIOC_IDR_IDR8
//    <name> IDR8 </name>
//    <r> 
//    <i> [Bit 8] RO (@ 0x40020810) Port input data (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOC_IDR ) </loc>
//      <o.8..8> IDR8
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOC_IDR_IDR7  -----------------------------------
// SVD Line: 20631

//  <item> SFDITEM_FIELD__GPIOC_IDR_IDR7
//    <name> IDR7 </name>
//    <r> 
//    <i> [Bit 7] RO (@ 0x40020810) Port input data (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOC_IDR ) </loc>
//      <o.7..7> IDR7
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOC_IDR_IDR6  -----------------------------------
// SVD Line: 20638

//  <item> SFDITEM_FIELD__GPIOC_IDR_IDR6
//    <name> IDR6 </name>
//    <r> 
//    <i> [Bit 6] RO (@ 0x40020810) Port input data (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOC_IDR ) </loc>
//      <o.6..6> IDR6
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOC_IDR_IDR5  -----------------------------------
// SVD Line: 20645

//  <item> SFDITEM_FIELD__GPIOC_IDR_IDR5
//    <name> IDR5 </name>
//    <r> 
//    <i> [Bit 5] RO (@ 0x40020810) Port input data (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOC_IDR ) </loc>
//      <o.5..5> IDR5
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOC_IDR_IDR4  -----------------------------------
// SVD Line: 20652

//  <item> SFDITEM_FIELD__GPIOC_IDR_IDR4
//    <name> IDR4 </name>
//    <r> 
//    <i> [Bit 4] RO (@ 0x40020810) Port input data (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOC_IDR ) </loc>
//      <o.4..4> IDR4
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOC_IDR_IDR3  -----------------------------------
// SVD Line: 20659

//  <item> SFDITEM_FIELD__GPIOC_IDR_IDR3
//    <name> IDR3 </name>
//    <r> 
//    <i> [Bit 3] RO (@ 0x40020810) Port input data (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOC_IDR ) </loc>
//      <o.3..3> IDR3
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOC_IDR_IDR2  -----------------------------------
// SVD Line: 20666

//  <item> SFDITEM_FIELD__GPIOC_IDR_IDR2
//    <name> IDR2 </name>
//    <r> 
//    <i> [Bit 2] RO (@ 0x40020810) Port input data (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOC_IDR ) </loc>
//      <o.2..2> IDR2
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOC_IDR_IDR1  -----------------------------------
// SVD Line: 20673

//  <item> SFDITEM_FIELD__GPIOC_IDR_IDR1
//    <name> IDR1 </name>
//    <r> 
//    <i> [Bit 1] RO (@ 0x40020810) Port input data (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOC_IDR ) </loc>
//      <o.1..1> IDR1
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOC_IDR_IDR0  -----------------------------------
// SVD Line: 20680

//  <item> SFDITEM_FIELD__GPIOC_IDR_IDR0
//    <name> IDR0 </name>
//    <r> 
//    <i> [Bit 0] RO (@ 0x40020810) Port input data (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOC_IDR ) </loc>
//      <o.0..0> IDR0
//    </check>
//  </item>
//  


// --------------------------------  Register RTree: GPIOC_IDR  -----------------------------------
// SVD Line: 20566

//  <rtree> SFDITEM_REG__GPIOC_IDR
//    <name> IDR </name>
//    <r> 
//    <i> [Bits 31..0] RO (@ 0x40020810) GPIO port input data register </i>
//    <loc> ( (unsigned int)((GPIOC_IDR >> 0) & 0xFFFFFFFF) ) </loc>
//    <item> SFDITEM_FIELD__GPIOC_IDR_IDR15 </item>
//    <item> SFDITEM_FIELD__GPIOC_IDR_IDR14 </item>
//    <item> SFDITEM_FIELD__GPIOC_IDR_IDR13 </item>
//    <item> SFDITEM_FIELD__GPIOC_IDR_IDR12 </item>
//    <item> SFDITEM_FIELD__GPIOC_IDR_IDR11 </item>
//    <item> SFDITEM_FIELD__GPIOC_IDR_IDR10 </item>
//    <item> SFDITEM_FIELD__GPIOC_IDR_IDR9 </item>
//    <item> SFDITEM_FIELD__GPIOC_IDR_IDR8 </item>
//    <item> SFDITEM_FIELD__GPIOC_IDR_IDR7 </item>
//    <item> SFDITEM_FIELD__GPIOC_IDR_IDR6 </item>
//    <item> SFDITEM_FIELD__GPIOC_IDR_IDR5 </item>
//    <item> SFDITEM_FIELD__GPIOC_IDR_IDR4 </item>
//    <item> SFDITEM_FIELD__GPIOC_IDR_IDR3 </item>
//    <item> SFDITEM_FIELD__GPIOC_IDR_IDR2 </item>
//    <item> SFDITEM_FIELD__GPIOC_IDR_IDR1 </item>
//    <item> SFDITEM_FIELD__GPIOC_IDR_IDR0 </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: GPIOC_ODR  --------------------------------
// SVD Line: 20689

unsigned int GPIOC_ODR __AT (0x40020814);



// -------------------------------  Field Item: GPIOC_ODR_ODR15  ----------------------------------
// SVD Line: 20698

//  <item> SFDITEM_FIELD__GPIOC_ODR_ODR15
//    <name> ODR15 </name>
//    <rw> 
//    <i> [Bit 15] RW (@ 0x40020814) Port output data (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOC_ODR ) </loc>
//      <o.15..15> ODR15
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOC_ODR_ODR14  ----------------------------------
// SVD Line: 20705

//  <item> SFDITEM_FIELD__GPIOC_ODR_ODR14
//    <name> ODR14 </name>
//    <rw> 
//    <i> [Bit 14] RW (@ 0x40020814) Port output data (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOC_ODR ) </loc>
//      <o.14..14> ODR14
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOC_ODR_ODR13  ----------------------------------
// SVD Line: 20712

//  <item> SFDITEM_FIELD__GPIOC_ODR_ODR13
//    <name> ODR13 </name>
//    <rw> 
//    <i> [Bit 13] RW (@ 0x40020814) Port output data (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOC_ODR ) </loc>
//      <o.13..13> ODR13
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOC_ODR_ODR12  ----------------------------------
// SVD Line: 20719

//  <item> SFDITEM_FIELD__GPIOC_ODR_ODR12
//    <name> ODR12 </name>
//    <rw> 
//    <i> [Bit 12] RW (@ 0x40020814) Port output data (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOC_ODR ) </loc>
//      <o.12..12> ODR12
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOC_ODR_ODR11  ----------------------------------
// SVD Line: 20726

//  <item> SFDITEM_FIELD__GPIOC_ODR_ODR11
//    <name> ODR11 </name>
//    <rw> 
//    <i> [Bit 11] RW (@ 0x40020814) Port output data (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOC_ODR ) </loc>
//      <o.11..11> ODR11
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOC_ODR_ODR10  ----------------------------------
// SVD Line: 20733

//  <item> SFDITEM_FIELD__GPIOC_ODR_ODR10
//    <name> ODR10 </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x40020814) Port output data (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOC_ODR ) </loc>
//      <o.10..10> ODR10
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOC_ODR_ODR9  -----------------------------------
// SVD Line: 20740

//  <item> SFDITEM_FIELD__GPIOC_ODR_ODR9
//    <name> ODR9 </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x40020814) Port output data (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOC_ODR ) </loc>
//      <o.9..9> ODR9
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOC_ODR_ODR8  -----------------------------------
// SVD Line: 20747

//  <item> SFDITEM_FIELD__GPIOC_ODR_ODR8
//    <name> ODR8 </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x40020814) Port output data (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOC_ODR ) </loc>
//      <o.8..8> ODR8
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOC_ODR_ODR7  -----------------------------------
// SVD Line: 20754

//  <item> SFDITEM_FIELD__GPIOC_ODR_ODR7
//    <name> ODR7 </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x40020814) Port output data (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOC_ODR ) </loc>
//      <o.7..7> ODR7
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOC_ODR_ODR6  -----------------------------------
// SVD Line: 20761

//  <item> SFDITEM_FIELD__GPIOC_ODR_ODR6
//    <name> ODR6 </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x40020814) Port output data (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOC_ODR ) </loc>
//      <o.6..6> ODR6
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOC_ODR_ODR5  -----------------------------------
// SVD Line: 20768

//  <item> SFDITEM_FIELD__GPIOC_ODR_ODR5
//    <name> ODR5 </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x40020814) Port output data (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOC_ODR ) </loc>
//      <o.5..5> ODR5
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOC_ODR_ODR4  -----------------------------------
// SVD Line: 20775

//  <item> SFDITEM_FIELD__GPIOC_ODR_ODR4
//    <name> ODR4 </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x40020814) Port output data (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOC_ODR ) </loc>
//      <o.4..4> ODR4
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOC_ODR_ODR3  -----------------------------------
// SVD Line: 20782

//  <item> SFDITEM_FIELD__GPIOC_ODR_ODR3
//    <name> ODR3 </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x40020814) Port output data (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOC_ODR ) </loc>
//      <o.3..3> ODR3
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOC_ODR_ODR2  -----------------------------------
// SVD Line: 20789

//  <item> SFDITEM_FIELD__GPIOC_ODR_ODR2
//    <name> ODR2 </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x40020814) Port output data (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOC_ODR ) </loc>
//      <o.2..2> ODR2
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOC_ODR_ODR1  -----------------------------------
// SVD Line: 20796

//  <item> SFDITEM_FIELD__GPIOC_ODR_ODR1
//    <name> ODR1 </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x40020814) Port output data (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOC_ODR ) </loc>
//      <o.1..1> ODR1
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOC_ODR_ODR0  -----------------------------------
// SVD Line: 20803

//  <item> SFDITEM_FIELD__GPIOC_ODR_ODR0
//    <name> ODR0 </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40020814) Port output data (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOC_ODR ) </loc>
//      <o.0..0> ODR0
//    </check>
//  </item>
//  


// --------------------------------  Register RTree: GPIOC_ODR  -----------------------------------
// SVD Line: 20689

//  <rtree> SFDITEM_REG__GPIOC_ODR
//    <name> ODR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40020814) GPIO port output data register </i>
//    <loc> ( (unsigned int)((GPIOC_ODR >> 0) & 0xFFFFFFFF), ((GPIOC_ODR = (GPIOC_ODR & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__GPIOC_ODR_ODR15 </item>
//    <item> SFDITEM_FIELD__GPIOC_ODR_ODR14 </item>
//    <item> SFDITEM_FIELD__GPIOC_ODR_ODR13 </item>
//    <item> SFDITEM_FIELD__GPIOC_ODR_ODR12 </item>
//    <item> SFDITEM_FIELD__GPIOC_ODR_ODR11 </item>
//    <item> SFDITEM_FIELD__GPIOC_ODR_ODR10 </item>
//    <item> SFDITEM_FIELD__GPIOC_ODR_ODR9 </item>
//    <item> SFDITEM_FIELD__GPIOC_ODR_ODR8 </item>
//    <item> SFDITEM_FIELD__GPIOC_ODR_ODR7 </item>
//    <item> SFDITEM_FIELD__GPIOC_ODR_ODR6 </item>
//    <item> SFDITEM_FIELD__GPIOC_ODR_ODR5 </item>
//    <item> SFDITEM_FIELD__GPIOC_ODR_ODR4 </item>
//    <item> SFDITEM_FIELD__GPIOC_ODR_ODR3 </item>
//    <item> SFDITEM_FIELD__GPIOC_ODR_ODR2 </item>
//    <item> SFDITEM_FIELD__GPIOC_ODR_ODR1 </item>
//    <item> SFDITEM_FIELD__GPIOC_ODR_ODR0 </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: GPIOC_BSRR  -------------------------------
// SVD Line: 20812

unsigned int GPIOC_BSRR __AT (0x40020818);



// -------------------------------  Field Item: GPIOC_BSRR_BR15  ----------------------------------
// SVD Line: 20822

//  <item> SFDITEM_FIELD__GPIOC_BSRR_BR15
//    <name> BR15 </name>
//    <w> 
//    <i> [Bit 31] WO (@ 0x40020818) Port x reset bit y (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOC_BSRR ) </loc>
//      <o.31..31> BR15
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOC_BSRR_BR14  ----------------------------------
// SVD Line: 20829

//  <item> SFDITEM_FIELD__GPIOC_BSRR_BR14
//    <name> BR14 </name>
//    <w> 
//    <i> [Bit 30] WO (@ 0x40020818) Port x reset bit y (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOC_BSRR ) </loc>
//      <o.30..30> BR14
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOC_BSRR_BR13  ----------------------------------
// SVD Line: 20836

//  <item> SFDITEM_FIELD__GPIOC_BSRR_BR13
//    <name> BR13 </name>
//    <w> 
//    <i> [Bit 29] WO (@ 0x40020818) Port x reset bit y (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOC_BSRR ) </loc>
//      <o.29..29> BR13
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOC_BSRR_BR12  ----------------------------------
// SVD Line: 20843

//  <item> SFDITEM_FIELD__GPIOC_BSRR_BR12
//    <name> BR12 </name>
//    <w> 
//    <i> [Bit 28] WO (@ 0x40020818) Port x reset bit y (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOC_BSRR ) </loc>
//      <o.28..28> BR12
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOC_BSRR_BR11  ----------------------------------
// SVD Line: 20850

//  <item> SFDITEM_FIELD__GPIOC_BSRR_BR11
//    <name> BR11 </name>
//    <w> 
//    <i> [Bit 27] WO (@ 0x40020818) Port x reset bit y (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOC_BSRR ) </loc>
//      <o.27..27> BR11
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOC_BSRR_BR10  ----------------------------------
// SVD Line: 20857

//  <item> SFDITEM_FIELD__GPIOC_BSRR_BR10
//    <name> BR10 </name>
//    <w> 
//    <i> [Bit 26] WO (@ 0x40020818) Port x reset bit y (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOC_BSRR ) </loc>
//      <o.26..26> BR10
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOC_BSRR_BR9  -----------------------------------
// SVD Line: 20864

//  <item> SFDITEM_FIELD__GPIOC_BSRR_BR9
//    <name> BR9 </name>
//    <w> 
//    <i> [Bit 25] WO (@ 0x40020818) Port x reset bit y (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOC_BSRR ) </loc>
//      <o.25..25> BR9
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOC_BSRR_BR8  -----------------------------------
// SVD Line: 20871

//  <item> SFDITEM_FIELD__GPIOC_BSRR_BR8
//    <name> BR8 </name>
//    <w> 
//    <i> [Bit 24] WO (@ 0x40020818) Port x reset bit y (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOC_BSRR ) </loc>
//      <o.24..24> BR8
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOC_BSRR_BR7  -----------------------------------
// SVD Line: 20878

//  <item> SFDITEM_FIELD__GPIOC_BSRR_BR7
//    <name> BR7 </name>
//    <w> 
//    <i> [Bit 23] WO (@ 0x40020818) Port x reset bit y (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOC_BSRR ) </loc>
//      <o.23..23> BR7
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOC_BSRR_BR6  -----------------------------------
// SVD Line: 20885

//  <item> SFDITEM_FIELD__GPIOC_BSRR_BR6
//    <name> BR6 </name>
//    <w> 
//    <i> [Bit 22] WO (@ 0x40020818) Port x reset bit y (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOC_BSRR ) </loc>
//      <o.22..22> BR6
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOC_BSRR_BR5  -----------------------------------
// SVD Line: 20892

//  <item> SFDITEM_FIELD__GPIOC_BSRR_BR5
//    <name> BR5 </name>
//    <w> 
//    <i> [Bit 21] WO (@ 0x40020818) Port x reset bit y (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOC_BSRR ) </loc>
//      <o.21..21> BR5
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOC_BSRR_BR4  -----------------------------------
// SVD Line: 20899

//  <item> SFDITEM_FIELD__GPIOC_BSRR_BR4
//    <name> BR4 </name>
//    <w> 
//    <i> [Bit 20] WO (@ 0x40020818) Port x reset bit y (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOC_BSRR ) </loc>
//      <o.20..20> BR4
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOC_BSRR_BR3  -----------------------------------
// SVD Line: 20906

//  <item> SFDITEM_FIELD__GPIOC_BSRR_BR3
//    <name> BR3 </name>
//    <w> 
//    <i> [Bit 19] WO (@ 0x40020818) Port x reset bit y (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOC_BSRR ) </loc>
//      <o.19..19> BR3
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOC_BSRR_BR2  -----------------------------------
// SVD Line: 20913

//  <item> SFDITEM_FIELD__GPIOC_BSRR_BR2
//    <name> BR2 </name>
//    <w> 
//    <i> [Bit 18] WO (@ 0x40020818) Port x reset bit y (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOC_BSRR ) </loc>
//      <o.18..18> BR2
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOC_BSRR_BR1  -----------------------------------
// SVD Line: 20920

//  <item> SFDITEM_FIELD__GPIOC_BSRR_BR1
//    <name> BR1 </name>
//    <w> 
//    <i> [Bit 17] WO (@ 0x40020818) Port x reset bit y (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOC_BSRR ) </loc>
//      <o.17..17> BR1
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOC_BSRR_BR0  -----------------------------------
// SVD Line: 20927

//  <item> SFDITEM_FIELD__GPIOC_BSRR_BR0
//    <name> BR0 </name>
//    <w> 
//    <i> [Bit 16] WO (@ 0x40020818) Port x set bit y (y=  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOC_BSRR ) </loc>
//      <o.16..16> BR0
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOC_BSRR_BS15  ----------------------------------
// SVD Line: 20934

//  <item> SFDITEM_FIELD__GPIOC_BSRR_BS15
//    <name> BS15 </name>
//    <w> 
//    <i> [Bit 15] WO (@ 0x40020818) Port x set bit y (y=  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOC_BSRR ) </loc>
//      <o.15..15> BS15
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOC_BSRR_BS14  ----------------------------------
// SVD Line: 20941

//  <item> SFDITEM_FIELD__GPIOC_BSRR_BS14
//    <name> BS14 </name>
//    <w> 
//    <i> [Bit 14] WO (@ 0x40020818) Port x set bit y (y=  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOC_BSRR ) </loc>
//      <o.14..14> BS14
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOC_BSRR_BS13  ----------------------------------
// SVD Line: 20948

//  <item> SFDITEM_FIELD__GPIOC_BSRR_BS13
//    <name> BS13 </name>
//    <w> 
//    <i> [Bit 13] WO (@ 0x40020818) Port x set bit y (y=  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOC_BSRR ) </loc>
//      <o.13..13> BS13
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOC_BSRR_BS12  ----------------------------------
// SVD Line: 20955

//  <item> SFDITEM_FIELD__GPIOC_BSRR_BS12
//    <name> BS12 </name>
//    <w> 
//    <i> [Bit 12] WO (@ 0x40020818) Port x set bit y (y=  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOC_BSRR ) </loc>
//      <o.12..12> BS12
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOC_BSRR_BS11  ----------------------------------
// SVD Line: 20962

//  <item> SFDITEM_FIELD__GPIOC_BSRR_BS11
//    <name> BS11 </name>
//    <w> 
//    <i> [Bit 11] WO (@ 0x40020818) Port x set bit y (y=  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOC_BSRR ) </loc>
//      <o.11..11> BS11
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOC_BSRR_BS10  ----------------------------------
// SVD Line: 20969

//  <item> SFDITEM_FIELD__GPIOC_BSRR_BS10
//    <name> BS10 </name>
//    <w> 
//    <i> [Bit 10] WO (@ 0x40020818) Port x set bit y (y=  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOC_BSRR ) </loc>
//      <o.10..10> BS10
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOC_BSRR_BS9  -----------------------------------
// SVD Line: 20976

//  <item> SFDITEM_FIELD__GPIOC_BSRR_BS9
//    <name> BS9 </name>
//    <w> 
//    <i> [Bit 9] WO (@ 0x40020818) Port x set bit y (y=  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOC_BSRR ) </loc>
//      <o.9..9> BS9
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOC_BSRR_BS8  -----------------------------------
// SVD Line: 20983

//  <item> SFDITEM_FIELD__GPIOC_BSRR_BS8
//    <name> BS8 </name>
//    <w> 
//    <i> [Bit 8] WO (@ 0x40020818) Port x set bit y (y=  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOC_BSRR ) </loc>
//      <o.8..8> BS8
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOC_BSRR_BS7  -----------------------------------
// SVD Line: 20990

//  <item> SFDITEM_FIELD__GPIOC_BSRR_BS7
//    <name> BS7 </name>
//    <w> 
//    <i> [Bit 7] WO (@ 0x40020818) Port x set bit y (y=  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOC_BSRR ) </loc>
//      <o.7..7> BS7
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOC_BSRR_BS6  -----------------------------------
// SVD Line: 20997

//  <item> SFDITEM_FIELD__GPIOC_BSRR_BS6
//    <name> BS6 </name>
//    <w> 
//    <i> [Bit 6] WO (@ 0x40020818) Port x set bit y (y=  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOC_BSRR ) </loc>
//      <o.6..6> BS6
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOC_BSRR_BS5  -----------------------------------
// SVD Line: 21004

//  <item> SFDITEM_FIELD__GPIOC_BSRR_BS5
//    <name> BS5 </name>
//    <w> 
//    <i> [Bit 5] WO (@ 0x40020818) Port x set bit y (y=  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOC_BSRR ) </loc>
//      <o.5..5> BS5
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOC_BSRR_BS4  -----------------------------------
// SVD Line: 21011

//  <item> SFDITEM_FIELD__GPIOC_BSRR_BS4
//    <name> BS4 </name>
//    <w> 
//    <i> [Bit 4] WO (@ 0x40020818) Port x set bit y (y=  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOC_BSRR ) </loc>
//      <o.4..4> BS4
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOC_BSRR_BS3  -----------------------------------
// SVD Line: 21018

//  <item> SFDITEM_FIELD__GPIOC_BSRR_BS3
//    <name> BS3 </name>
//    <w> 
//    <i> [Bit 3] WO (@ 0x40020818) Port x set bit y (y=  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOC_BSRR ) </loc>
//      <o.3..3> BS3
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOC_BSRR_BS2  -----------------------------------
// SVD Line: 21025

//  <item> SFDITEM_FIELD__GPIOC_BSRR_BS2
//    <name> BS2 </name>
//    <w> 
//    <i> [Bit 2] WO (@ 0x40020818) Port x set bit y (y=  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOC_BSRR ) </loc>
//      <o.2..2> BS2
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOC_BSRR_BS1  -----------------------------------
// SVD Line: 21032

//  <item> SFDITEM_FIELD__GPIOC_BSRR_BS1
//    <name> BS1 </name>
//    <w> 
//    <i> [Bit 1] WO (@ 0x40020818) Port x set bit y (y=  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOC_BSRR ) </loc>
//      <o.1..1> BS1
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOC_BSRR_BS0  -----------------------------------
// SVD Line: 21039

//  <item> SFDITEM_FIELD__GPIOC_BSRR_BS0
//    <name> BS0 </name>
//    <w> 
//    <i> [Bit 0] WO (@ 0x40020818) Port x set bit y (y=  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOC_BSRR ) </loc>
//      <o.0..0> BS0
//    </check>
//  </item>
//  


// -------------------------------  Register RTree: GPIOC_BSRR  -----------------------------------
// SVD Line: 20812

//  <rtree> SFDITEM_REG__GPIOC_BSRR
//    <name> BSRR </name>
//    <w> 
//    <i> [Bits 31..0] WO (@ 0x40020818) GPIO port bit set/reset  register </i>
//    <loc> ( (unsigned int)((GPIOC_BSRR >> 0) & 0xFFFFFFFF), ((GPIOC_BSRR = (GPIOC_BSRR & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__GPIOC_BSRR_BR15 </item>
//    <item> SFDITEM_FIELD__GPIOC_BSRR_BR14 </item>
//    <item> SFDITEM_FIELD__GPIOC_BSRR_BR13 </item>
//    <item> SFDITEM_FIELD__GPIOC_BSRR_BR12 </item>
//    <item> SFDITEM_FIELD__GPIOC_BSRR_BR11 </item>
//    <item> SFDITEM_FIELD__GPIOC_BSRR_BR10 </item>
//    <item> SFDITEM_FIELD__GPIOC_BSRR_BR9 </item>
//    <item> SFDITEM_FIELD__GPIOC_BSRR_BR8 </item>
//    <item> SFDITEM_FIELD__GPIOC_BSRR_BR7 </item>
//    <item> SFDITEM_FIELD__GPIOC_BSRR_BR6 </item>
//    <item> SFDITEM_FIELD__GPIOC_BSRR_BR5 </item>
//    <item> SFDITEM_FIELD__GPIOC_BSRR_BR4 </item>
//    <item> SFDITEM_FIELD__GPIOC_BSRR_BR3 </item>
//    <item> SFDITEM_FIELD__GPIOC_BSRR_BR2 </item>
//    <item> SFDITEM_FIELD__GPIOC_BSRR_BR1 </item>
//    <item> SFDITEM_FIELD__GPIOC_BSRR_BR0 </item>
//    <item> SFDITEM_FIELD__GPIOC_BSRR_BS15 </item>
//    <item> SFDITEM_FIELD__GPIOC_BSRR_BS14 </item>
//    <item> SFDITEM_FIELD__GPIOC_BSRR_BS13 </item>
//    <item> SFDITEM_FIELD__GPIOC_BSRR_BS12 </item>
//    <item> SFDITEM_FIELD__GPIOC_BSRR_BS11 </item>
//    <item> SFDITEM_FIELD__GPIOC_BSRR_BS10 </item>
//    <item> SFDITEM_FIELD__GPIOC_BSRR_BS9 </item>
//    <item> SFDITEM_FIELD__GPIOC_BSRR_BS8 </item>
//    <item> SFDITEM_FIELD__GPIOC_BSRR_BS7 </item>
//    <item> SFDITEM_FIELD__GPIOC_BSRR_BS6 </item>
//    <item> SFDITEM_FIELD__GPIOC_BSRR_BS5 </item>
//    <item> SFDITEM_FIELD__GPIOC_BSRR_BS4 </item>
//    <item> SFDITEM_FIELD__GPIOC_BSRR_BS3 </item>
//    <item> SFDITEM_FIELD__GPIOC_BSRR_BS2 </item>
//    <item> SFDITEM_FIELD__GPIOC_BSRR_BS1 </item>
//    <item> SFDITEM_FIELD__GPIOC_BSRR_BS0 </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: GPIOC_LCKR  -------------------------------
// SVD Line: 21048

unsigned int GPIOC_LCKR __AT (0x4002081C);



// -------------------------------  Field Item: GPIOC_LCKR_LCKK  ----------------------------------
// SVD Line: 21058

//  <item> SFDITEM_FIELD__GPIOC_LCKR_LCKK
//    <name> LCKK </name>
//    <rw> 
//    <i> [Bit 16] RW (@ 0x4002081C) Port x lock bit y (y=  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOC_LCKR ) </loc>
//      <o.16..16> LCKK
//    </check>
//  </item>
//  


// ------------------------------  Field Item: GPIOC_LCKR_LCK15  ----------------------------------
// SVD Line: 21065

//  <item> SFDITEM_FIELD__GPIOC_LCKR_LCK15
//    <name> LCK15 </name>
//    <rw> 
//    <i> [Bit 15] RW (@ 0x4002081C) Port x lock bit y (y=  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOC_LCKR ) </loc>
//      <o.15..15> LCK15
//    </check>
//  </item>
//  


// ------------------------------  Field Item: GPIOC_LCKR_LCK14  ----------------------------------
// SVD Line: 21072

//  <item> SFDITEM_FIELD__GPIOC_LCKR_LCK14
//    <name> LCK14 </name>
//    <rw> 
//    <i> [Bit 14] RW (@ 0x4002081C) Port x lock bit y (y=  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOC_LCKR ) </loc>
//      <o.14..14> LCK14
//    </check>
//  </item>
//  


// ------------------------------  Field Item: GPIOC_LCKR_LCK13  ----------------------------------
// SVD Line: 21079

//  <item> SFDITEM_FIELD__GPIOC_LCKR_LCK13
//    <name> LCK13 </name>
//    <rw> 
//    <i> [Bit 13] RW (@ 0x4002081C) Port x lock bit y (y=  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOC_LCKR ) </loc>
//      <o.13..13> LCK13
//    </check>
//  </item>
//  


// ------------------------------  Field Item: GPIOC_LCKR_LCK12  ----------------------------------
// SVD Line: 21086

//  <item> SFDITEM_FIELD__GPIOC_LCKR_LCK12
//    <name> LCK12 </name>
//    <rw> 
//    <i> [Bit 12] RW (@ 0x4002081C) Port x lock bit y (y=  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOC_LCKR ) </loc>
//      <o.12..12> LCK12
//    </check>
//  </item>
//  


// ------------------------------  Field Item: GPIOC_LCKR_LCK11  ----------------------------------
// SVD Line: 21093

//  <item> SFDITEM_FIELD__GPIOC_LCKR_LCK11
//    <name> LCK11 </name>
//    <rw> 
//    <i> [Bit 11] RW (@ 0x4002081C) Port x lock bit y (y=  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOC_LCKR ) </loc>
//      <o.11..11> LCK11
//    </check>
//  </item>
//  


// ------------------------------  Field Item: GPIOC_LCKR_LCK10  ----------------------------------
// SVD Line: 21100

//  <item> SFDITEM_FIELD__GPIOC_LCKR_LCK10
//    <name> LCK10 </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x4002081C) Port x lock bit y (y=  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOC_LCKR ) </loc>
//      <o.10..10> LCK10
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOC_LCKR_LCK9  ----------------------------------
// SVD Line: 21107

//  <item> SFDITEM_FIELD__GPIOC_LCKR_LCK9
//    <name> LCK9 </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x4002081C) Port x lock bit y (y=  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOC_LCKR ) </loc>
//      <o.9..9> LCK9
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOC_LCKR_LCK8  ----------------------------------
// SVD Line: 21114

//  <item> SFDITEM_FIELD__GPIOC_LCKR_LCK8
//    <name> LCK8 </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x4002081C) Port x lock bit y (y=  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOC_LCKR ) </loc>
//      <o.8..8> LCK8
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOC_LCKR_LCK7  ----------------------------------
// SVD Line: 21121

//  <item> SFDITEM_FIELD__GPIOC_LCKR_LCK7
//    <name> LCK7 </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x4002081C) Port x lock bit y (y=  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOC_LCKR ) </loc>
//      <o.7..7> LCK7
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOC_LCKR_LCK6  ----------------------------------
// SVD Line: 21128

//  <item> SFDITEM_FIELD__GPIOC_LCKR_LCK6
//    <name> LCK6 </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x4002081C) Port x lock bit y (y=  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOC_LCKR ) </loc>
//      <o.6..6> LCK6
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOC_LCKR_LCK5  ----------------------------------
// SVD Line: 21135

//  <item> SFDITEM_FIELD__GPIOC_LCKR_LCK5
//    <name> LCK5 </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x4002081C) Port x lock bit y (y=  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOC_LCKR ) </loc>
//      <o.5..5> LCK5
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOC_LCKR_LCK4  ----------------------------------
// SVD Line: 21142

//  <item> SFDITEM_FIELD__GPIOC_LCKR_LCK4
//    <name> LCK4 </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x4002081C) Port x lock bit y (y=  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOC_LCKR ) </loc>
//      <o.4..4> LCK4
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOC_LCKR_LCK3  ----------------------------------
// SVD Line: 21149

//  <item> SFDITEM_FIELD__GPIOC_LCKR_LCK3
//    <name> LCK3 </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x4002081C) Port x lock bit y (y=  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOC_LCKR ) </loc>
//      <o.3..3> LCK3
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOC_LCKR_LCK2  ----------------------------------
// SVD Line: 21156

//  <item> SFDITEM_FIELD__GPIOC_LCKR_LCK2
//    <name> LCK2 </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x4002081C) Port x lock bit y (y=  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOC_LCKR ) </loc>
//      <o.2..2> LCK2
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOC_LCKR_LCK1  ----------------------------------
// SVD Line: 21163

//  <item> SFDITEM_FIELD__GPIOC_LCKR_LCK1
//    <name> LCK1 </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x4002081C) Port x lock bit y (y=  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOC_LCKR ) </loc>
//      <o.1..1> LCK1
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOC_LCKR_LCK0  ----------------------------------
// SVD Line: 21170

//  <item> SFDITEM_FIELD__GPIOC_LCKR_LCK0
//    <name> LCK0 </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x4002081C) Port x lock bit y (y=  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOC_LCKR ) </loc>
//      <o.0..0> LCK0
//    </check>
//  </item>
//  


// -------------------------------  Register RTree: GPIOC_LCKR  -----------------------------------
// SVD Line: 21048

//  <rtree> SFDITEM_REG__GPIOC_LCKR
//    <name> LCKR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4002081C) GPIO port configuration lock  register </i>
//    <loc> ( (unsigned int)((GPIOC_LCKR >> 0) & 0xFFFFFFFF), ((GPIOC_LCKR = (GPIOC_LCKR & ~(0x1FFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1FFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__GPIOC_LCKR_LCKK </item>
//    <item> SFDITEM_FIELD__GPIOC_LCKR_LCK15 </item>
//    <item> SFDITEM_FIELD__GPIOC_LCKR_LCK14 </item>
//    <item> SFDITEM_FIELD__GPIOC_LCKR_LCK13 </item>
//    <item> SFDITEM_FIELD__GPIOC_LCKR_LCK12 </item>
//    <item> SFDITEM_FIELD__GPIOC_LCKR_LCK11 </item>
//    <item> SFDITEM_FIELD__GPIOC_LCKR_LCK10 </item>
//    <item> SFDITEM_FIELD__GPIOC_LCKR_LCK9 </item>
//    <item> SFDITEM_FIELD__GPIOC_LCKR_LCK8 </item>
//    <item> SFDITEM_FIELD__GPIOC_LCKR_LCK7 </item>
//    <item> SFDITEM_FIELD__GPIOC_LCKR_LCK6 </item>
//    <item> SFDITEM_FIELD__GPIOC_LCKR_LCK5 </item>
//    <item> SFDITEM_FIELD__GPIOC_LCKR_LCK4 </item>
//    <item> SFDITEM_FIELD__GPIOC_LCKR_LCK3 </item>
//    <item> SFDITEM_FIELD__GPIOC_LCKR_LCK2 </item>
//    <item> SFDITEM_FIELD__GPIOC_LCKR_LCK1 </item>
//    <item> SFDITEM_FIELD__GPIOC_LCKR_LCK0 </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: GPIOC_AFRL  -------------------------------
// SVD Line: 21179

unsigned int GPIOC_AFRL __AT (0x40020820);



// ------------------------------  Field Item: GPIOC_AFRL_AFRL7  ----------------------------------
// SVD Line: 21189

//  <item> SFDITEM_FIELD__GPIOC_AFRL_AFRL7
//    <name> AFRL7 </name>
//    <rw> 
//    <i> [Bits 31..28] RW (@ 0x40020820) Alternate function selection for port x  bit y (y = 0..7) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOC_AFRL >> 28) & 0xF), ((GPIOC_AFRL = (GPIOC_AFRL & ~(0xFUL << 28 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 28 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: GPIOC_AFRL_AFRL6  ----------------------------------
// SVD Line: 21196

//  <item> SFDITEM_FIELD__GPIOC_AFRL_AFRL6
//    <name> AFRL6 </name>
//    <rw> 
//    <i> [Bits 27..24] RW (@ 0x40020820) Alternate function selection for port x  bit y (y = 0..7) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOC_AFRL >> 24) & 0xF), ((GPIOC_AFRL = (GPIOC_AFRL & ~(0xFUL << 24 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 24 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: GPIOC_AFRL_AFRL5  ----------------------------------
// SVD Line: 21203

//  <item> SFDITEM_FIELD__GPIOC_AFRL_AFRL5
//    <name> AFRL5 </name>
//    <rw> 
//    <i> [Bits 23..20] RW (@ 0x40020820) Alternate function selection for port x  bit y (y = 0..7) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOC_AFRL >> 20) & 0xF), ((GPIOC_AFRL = (GPIOC_AFRL & ~(0xFUL << 20 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 20 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: GPIOC_AFRL_AFRL4  ----------------------------------
// SVD Line: 21210

//  <item> SFDITEM_FIELD__GPIOC_AFRL_AFRL4
//    <name> AFRL4 </name>
//    <rw> 
//    <i> [Bits 19..16] RW (@ 0x40020820) Alternate function selection for port x  bit y (y = 0..7) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOC_AFRL >> 16) & 0xF), ((GPIOC_AFRL = (GPIOC_AFRL & ~(0xFUL << 16 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 16 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: GPIOC_AFRL_AFRL3  ----------------------------------
// SVD Line: 21217

//  <item> SFDITEM_FIELD__GPIOC_AFRL_AFRL3
//    <name> AFRL3 </name>
//    <rw> 
//    <i> [Bits 15..12] RW (@ 0x40020820) Alternate function selection for port x  bit y (y = 0..7) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOC_AFRL >> 12) & 0xF), ((GPIOC_AFRL = (GPIOC_AFRL & ~(0xFUL << 12 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 12 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: GPIOC_AFRL_AFRL2  ----------------------------------
// SVD Line: 21224

//  <item> SFDITEM_FIELD__GPIOC_AFRL_AFRL2
//    <name> AFRL2 </name>
//    <rw> 
//    <i> [Bits 11..8] RW (@ 0x40020820) Alternate function selection for port x  bit y (y = 0..7) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOC_AFRL >> 8) & 0xF), ((GPIOC_AFRL = (GPIOC_AFRL & ~(0xFUL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: GPIOC_AFRL_AFRL1  ----------------------------------
// SVD Line: 21231

//  <item> SFDITEM_FIELD__GPIOC_AFRL_AFRL1
//    <name> AFRL1 </name>
//    <rw> 
//    <i> [Bits 7..4] RW (@ 0x40020820) Alternate function selection for port x  bit y (y = 0..7) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOC_AFRL >> 4) & 0xF), ((GPIOC_AFRL = (GPIOC_AFRL & ~(0xFUL << 4 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 4 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: GPIOC_AFRL_AFRL0  ----------------------------------
// SVD Line: 21238

//  <item> SFDITEM_FIELD__GPIOC_AFRL_AFRL0
//    <name> AFRL0 </name>
//    <rw> 
//    <i> [Bits 3..0] RW (@ 0x40020820) Alternate function selection for port x  bit y (y = 0..7) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOC_AFRL >> 0) & 0xF), ((GPIOC_AFRL = (GPIOC_AFRL & ~(0xFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: GPIOC_AFRL  -----------------------------------
// SVD Line: 21179

//  <rtree> SFDITEM_REG__GPIOC_AFRL
//    <name> AFRL </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40020820) GPIO alternate function low  register </i>
//    <loc> ( (unsigned int)((GPIOC_AFRL >> 0) & 0xFFFFFFFF), ((GPIOC_AFRL = (GPIOC_AFRL & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__GPIOC_AFRL_AFRL7 </item>
//    <item> SFDITEM_FIELD__GPIOC_AFRL_AFRL6 </item>
//    <item> SFDITEM_FIELD__GPIOC_AFRL_AFRL5 </item>
//    <item> SFDITEM_FIELD__GPIOC_AFRL_AFRL4 </item>
//    <item> SFDITEM_FIELD__GPIOC_AFRL_AFRL3 </item>
//    <item> SFDITEM_FIELD__GPIOC_AFRL_AFRL2 </item>
//    <item> SFDITEM_FIELD__GPIOC_AFRL_AFRL1 </item>
//    <item> SFDITEM_FIELD__GPIOC_AFRL_AFRL0 </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: GPIOC_AFRH  -------------------------------
// SVD Line: 21247

unsigned int GPIOC_AFRH __AT (0x40020824);



// ------------------------------  Field Item: GPIOC_AFRH_AFRH15  ---------------------------------
// SVD Line: 21257

//  <item> SFDITEM_FIELD__GPIOC_AFRH_AFRH15
//    <name> AFRH15 </name>
//    <rw> 
//    <i> [Bits 31..28] RW (@ 0x40020824) Alternate function selection for port x  bit y (y = 8..15) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOC_AFRH >> 28) & 0xF), ((GPIOC_AFRH = (GPIOC_AFRH & ~(0xFUL << 28 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 28 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: GPIOC_AFRH_AFRH14  ---------------------------------
// SVD Line: 21264

//  <item> SFDITEM_FIELD__GPIOC_AFRH_AFRH14
//    <name> AFRH14 </name>
//    <rw> 
//    <i> [Bits 27..24] RW (@ 0x40020824) Alternate function selection for port x  bit y (y = 8..15) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOC_AFRH >> 24) & 0xF), ((GPIOC_AFRH = (GPIOC_AFRH & ~(0xFUL << 24 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 24 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: GPIOC_AFRH_AFRH13  ---------------------------------
// SVD Line: 21271

//  <item> SFDITEM_FIELD__GPIOC_AFRH_AFRH13
//    <name> AFRH13 </name>
//    <rw> 
//    <i> [Bits 23..20] RW (@ 0x40020824) Alternate function selection for port x  bit y (y = 8..15) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOC_AFRH >> 20) & 0xF), ((GPIOC_AFRH = (GPIOC_AFRH & ~(0xFUL << 20 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 20 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: GPIOC_AFRH_AFRH12  ---------------------------------
// SVD Line: 21278

//  <item> SFDITEM_FIELD__GPIOC_AFRH_AFRH12
//    <name> AFRH12 </name>
//    <rw> 
//    <i> [Bits 19..16] RW (@ 0x40020824) Alternate function selection for port x  bit y (y = 8..15) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOC_AFRH >> 16) & 0xF), ((GPIOC_AFRH = (GPIOC_AFRH & ~(0xFUL << 16 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 16 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: GPIOC_AFRH_AFRH11  ---------------------------------
// SVD Line: 21285

//  <item> SFDITEM_FIELD__GPIOC_AFRH_AFRH11
//    <name> AFRH11 </name>
//    <rw> 
//    <i> [Bits 15..12] RW (@ 0x40020824) Alternate function selection for port x  bit y (y = 8..15) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOC_AFRH >> 12) & 0xF), ((GPIOC_AFRH = (GPIOC_AFRH & ~(0xFUL << 12 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 12 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: GPIOC_AFRH_AFRH10  ---------------------------------
// SVD Line: 21292

//  <item> SFDITEM_FIELD__GPIOC_AFRH_AFRH10
//    <name> AFRH10 </name>
//    <rw> 
//    <i> [Bits 11..8] RW (@ 0x40020824) Alternate function selection for port x  bit y (y = 8..15) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOC_AFRH >> 8) & 0xF), ((GPIOC_AFRH = (GPIOC_AFRH & ~(0xFUL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: GPIOC_AFRH_AFRH9  ----------------------------------
// SVD Line: 21299

//  <item> SFDITEM_FIELD__GPIOC_AFRH_AFRH9
//    <name> AFRH9 </name>
//    <rw> 
//    <i> [Bits 7..4] RW (@ 0x40020824) Alternate function selection for port x  bit y (y = 8..15) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOC_AFRH >> 4) & 0xF), ((GPIOC_AFRH = (GPIOC_AFRH & ~(0xFUL << 4 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 4 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: GPIOC_AFRH_AFRH8  ----------------------------------
// SVD Line: 21306

//  <item> SFDITEM_FIELD__GPIOC_AFRH_AFRH8
//    <name> AFRH8 </name>
//    <rw> 
//    <i> [Bits 3..0] RW (@ 0x40020824) Alternate function selection for port x  bit y (y = 8..15) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOC_AFRH >> 0) & 0xF), ((GPIOC_AFRH = (GPIOC_AFRH & ~(0xFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: GPIOC_AFRH  -----------------------------------
// SVD Line: 21247

//  <rtree> SFDITEM_REG__GPIOC_AFRH
//    <name> AFRH </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40020824) GPIO alternate function high  register </i>
//    <loc> ( (unsigned int)((GPIOC_AFRH >> 0) & 0xFFFFFFFF), ((GPIOC_AFRH = (GPIOC_AFRH & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__GPIOC_AFRH_AFRH15 </item>
//    <item> SFDITEM_FIELD__GPIOC_AFRH_AFRH14 </item>
//    <item> SFDITEM_FIELD__GPIOC_AFRH_AFRH13 </item>
//    <item> SFDITEM_FIELD__GPIOC_AFRH_AFRH12 </item>
//    <item> SFDITEM_FIELD__GPIOC_AFRH_AFRH11 </item>
//    <item> SFDITEM_FIELD__GPIOC_AFRH_AFRH10 </item>
//    <item> SFDITEM_FIELD__GPIOC_AFRH_AFRH9 </item>
//    <item> SFDITEM_FIELD__GPIOC_AFRH_AFRH8 </item>
//  </rtree>
//  


// ---------------------------------  Peripheral View: GPIOC  -------------------------------------
// SVD Line: 21348

//  <view> GPIOC
//    <name> GPIOC </name>
//    <item> SFDITEM_REG__GPIOC_MODER </item>
//    <item> SFDITEM_REG__GPIOC_OTYPER </item>
//    <item> SFDITEM_REG__GPIOC_OSPEEDR </item>
//    <item> SFDITEM_REG__GPIOC_PUPDR </item>
//    <item> SFDITEM_REG__GPIOC_IDR </item>
//    <item> SFDITEM_REG__GPIOC_ODR </item>
//    <item> SFDITEM_REG__GPIOC_BSRR </item>
//    <item> SFDITEM_REG__GPIOC_LCKR </item>
//    <item> SFDITEM_REG__GPIOC_AFRL </item>
//    <item> SFDITEM_REG__GPIOC_AFRH </item>
//  </view>
//  


// ---------------------------  Register Item Address: GPIOB_MODER  -------------------------------
// SVD Line: 21375

unsigned int GPIOB_MODER __AT (0x40020400);



// -----------------------------  Field Item: GPIOB_MODER_MODER15  --------------------------------
// SVD Line: 21384

//  <item> SFDITEM_FIELD__GPIOB_MODER_MODER15
//    <name> MODER15 </name>
//    <rw> 
//    <i> [Bits 31..30] RW (@ 0x40020400) Port x configuration bits (y =  0..15) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOB_MODER >> 30) & 0x3), ((GPIOB_MODER = (GPIOB_MODER & ~(0x3UL << 30 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 30 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: GPIOB_MODER_MODER14  --------------------------------
// SVD Line: 21391

//  <item> SFDITEM_FIELD__GPIOB_MODER_MODER14
//    <name> MODER14 </name>
//    <rw> 
//    <i> [Bits 29..28] RW (@ 0x40020400) Port x configuration bits (y =  0..15) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOB_MODER >> 28) & 0x3), ((GPIOB_MODER = (GPIOB_MODER & ~(0x3UL << 28 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 28 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: GPIOB_MODER_MODER13  --------------------------------
// SVD Line: 21398

//  <item> SFDITEM_FIELD__GPIOB_MODER_MODER13
//    <name> MODER13 </name>
//    <rw> 
//    <i> [Bits 27..26] RW (@ 0x40020400) Port x configuration bits (y =  0..15) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOB_MODER >> 26) & 0x3), ((GPIOB_MODER = (GPIOB_MODER & ~(0x3UL << 26 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 26 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: GPIOB_MODER_MODER12  --------------------------------
// SVD Line: 21405

//  <item> SFDITEM_FIELD__GPIOB_MODER_MODER12
//    <name> MODER12 </name>
//    <rw> 
//    <i> [Bits 25..24] RW (@ 0x40020400) Port x configuration bits (y =  0..15) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOB_MODER >> 24) & 0x3), ((GPIOB_MODER = (GPIOB_MODER & ~(0x3UL << 24 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 24 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: GPIOB_MODER_MODER11  --------------------------------
// SVD Line: 21412

//  <item> SFDITEM_FIELD__GPIOB_MODER_MODER11
//    <name> MODER11 </name>
//    <rw> 
//    <i> [Bits 23..22] RW (@ 0x40020400) Port x configuration bits (y =  0..15) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOB_MODER >> 22) & 0x3), ((GPIOB_MODER = (GPIOB_MODER & ~(0x3UL << 22 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 22 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: GPIOB_MODER_MODER10  --------------------------------
// SVD Line: 21419

//  <item> SFDITEM_FIELD__GPIOB_MODER_MODER10
//    <name> MODER10 </name>
//    <rw> 
//    <i> [Bits 21..20] RW (@ 0x40020400) Port x configuration bits (y =  0..15) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOB_MODER >> 20) & 0x3), ((GPIOB_MODER = (GPIOB_MODER & ~(0x3UL << 20 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 20 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: GPIOB_MODER_MODER9  ---------------------------------
// SVD Line: 21426

//  <item> SFDITEM_FIELD__GPIOB_MODER_MODER9
//    <name> MODER9 </name>
//    <rw> 
//    <i> [Bits 19..18] RW (@ 0x40020400) Port x configuration bits (y =  0..15) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOB_MODER >> 18) & 0x3), ((GPIOB_MODER = (GPIOB_MODER & ~(0x3UL << 18 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 18 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: GPIOB_MODER_MODER8  ---------------------------------
// SVD Line: 21433

//  <item> SFDITEM_FIELD__GPIOB_MODER_MODER8
//    <name> MODER8 </name>
//    <rw> 
//    <i> [Bits 17..16] RW (@ 0x40020400) Port x configuration bits (y =  0..15) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOB_MODER >> 16) & 0x3), ((GPIOB_MODER = (GPIOB_MODER & ~(0x3UL << 16 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 16 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: GPIOB_MODER_MODER7  ---------------------------------
// SVD Line: 21440

//  <item> SFDITEM_FIELD__GPIOB_MODER_MODER7
//    <name> MODER7 </name>
//    <rw> 
//    <i> [Bits 15..14] RW (@ 0x40020400) Port x configuration bits (y =  0..15) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOB_MODER >> 14) & 0x3), ((GPIOB_MODER = (GPIOB_MODER & ~(0x3UL << 14 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 14 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: GPIOB_MODER_MODER6  ---------------------------------
// SVD Line: 21447

//  <item> SFDITEM_FIELD__GPIOB_MODER_MODER6
//    <name> MODER6 </name>
//    <rw> 
//    <i> [Bits 13..12] RW (@ 0x40020400) Port x configuration bits (y =  0..15) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOB_MODER >> 12) & 0x3), ((GPIOB_MODER = (GPIOB_MODER & ~(0x3UL << 12 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 12 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: GPIOB_MODER_MODER5  ---------------------------------
// SVD Line: 21454

//  <item> SFDITEM_FIELD__GPIOB_MODER_MODER5
//    <name> MODER5 </name>
//    <rw> 
//    <i> [Bits 11..10] RW (@ 0x40020400) Port x configuration bits (y =  0..15) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOB_MODER >> 10) & 0x3), ((GPIOB_MODER = (GPIOB_MODER & ~(0x3UL << 10 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 10 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: GPIOB_MODER_MODER4  ---------------------------------
// SVD Line: 21461

//  <item> SFDITEM_FIELD__GPIOB_MODER_MODER4
//    <name> MODER4 </name>
//    <rw> 
//    <i> [Bits 9..8] RW (@ 0x40020400) Port x configuration bits (y =  0..15) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOB_MODER >> 8) & 0x3), ((GPIOB_MODER = (GPIOB_MODER & ~(0x3UL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: GPIOB_MODER_MODER3  ---------------------------------
// SVD Line: 21468

//  <item> SFDITEM_FIELD__GPIOB_MODER_MODER3
//    <name> MODER3 </name>
//    <rw> 
//    <i> [Bits 7..6] RW (@ 0x40020400) Port x configuration bits (y =  0..15) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOB_MODER >> 6) & 0x3), ((GPIOB_MODER = (GPIOB_MODER & ~(0x3UL << 6 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 6 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: GPIOB_MODER_MODER2  ---------------------------------
// SVD Line: 21475

//  <item> SFDITEM_FIELD__GPIOB_MODER_MODER2
//    <name> MODER2 </name>
//    <rw> 
//    <i> [Bits 5..4] RW (@ 0x40020400) Port x configuration bits (y =  0..15) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOB_MODER >> 4) & 0x3), ((GPIOB_MODER = (GPIOB_MODER & ~(0x3UL << 4 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 4 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: GPIOB_MODER_MODER1  ---------------------------------
// SVD Line: 21482

//  <item> SFDITEM_FIELD__GPIOB_MODER_MODER1
//    <name> MODER1 </name>
//    <rw> 
//    <i> [Bits 3..2] RW (@ 0x40020400) Port x configuration bits (y =  0..15) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOB_MODER >> 2) & 0x3), ((GPIOB_MODER = (GPIOB_MODER & ~(0x3UL << 2 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 2 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: GPIOB_MODER_MODER0  ---------------------------------
// SVD Line: 21489

//  <item> SFDITEM_FIELD__GPIOB_MODER_MODER0
//    <name> MODER0 </name>
//    <rw> 
//    <i> [Bits 1..0] RW (@ 0x40020400) Port x configuration bits (y =  0..15) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOB_MODER >> 0) & 0x3), ((GPIOB_MODER = (GPIOB_MODER & ~(0x3UL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: GPIOB_MODER  ----------------------------------
// SVD Line: 21375

//  <rtree> SFDITEM_REG__GPIOB_MODER
//    <name> MODER </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40020400) GPIO port mode register </i>
//    <loc> ( (unsigned int)((GPIOB_MODER >> 0) & 0xFFFFFFFF), ((GPIOB_MODER = (GPIOB_MODER & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__GPIOB_MODER_MODER15 </item>
//    <item> SFDITEM_FIELD__GPIOB_MODER_MODER14 </item>
//    <item> SFDITEM_FIELD__GPIOB_MODER_MODER13 </item>
//    <item> SFDITEM_FIELD__GPIOB_MODER_MODER12 </item>
//    <item> SFDITEM_FIELD__GPIOB_MODER_MODER11 </item>
//    <item> SFDITEM_FIELD__GPIOB_MODER_MODER10 </item>
//    <item> SFDITEM_FIELD__GPIOB_MODER_MODER9 </item>
//    <item> SFDITEM_FIELD__GPIOB_MODER_MODER8 </item>
//    <item> SFDITEM_FIELD__GPIOB_MODER_MODER7 </item>
//    <item> SFDITEM_FIELD__GPIOB_MODER_MODER6 </item>
//    <item> SFDITEM_FIELD__GPIOB_MODER_MODER5 </item>
//    <item> SFDITEM_FIELD__GPIOB_MODER_MODER4 </item>
//    <item> SFDITEM_FIELD__GPIOB_MODER_MODER3 </item>
//    <item> SFDITEM_FIELD__GPIOB_MODER_MODER2 </item>
//    <item> SFDITEM_FIELD__GPIOB_MODER_MODER1 </item>
//    <item> SFDITEM_FIELD__GPIOB_MODER_MODER0 </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: GPIOB_OTYPER  ------------------------------
// SVD Line: 21498

unsigned int GPIOB_OTYPER __AT (0x40020404);



// ------------------------------  Field Item: GPIOB_OTYPER_OT15  ---------------------------------
// SVD Line: 21507

//  <item> SFDITEM_FIELD__GPIOB_OTYPER_OT15
//    <name> OT15 </name>
//    <rw> 
//    <i> [Bit 15] RW (@ 0x40020404) Port x configuration bits (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOB_OTYPER ) </loc>
//      <o.15..15> OT15
//    </check>
//  </item>
//  


// ------------------------------  Field Item: GPIOB_OTYPER_OT14  ---------------------------------
// SVD Line: 21514

//  <item> SFDITEM_FIELD__GPIOB_OTYPER_OT14
//    <name> OT14 </name>
//    <rw> 
//    <i> [Bit 14] RW (@ 0x40020404) Port x configuration bits (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOB_OTYPER ) </loc>
//      <o.14..14> OT14
//    </check>
//  </item>
//  


// ------------------------------  Field Item: GPIOB_OTYPER_OT13  ---------------------------------
// SVD Line: 21521

//  <item> SFDITEM_FIELD__GPIOB_OTYPER_OT13
//    <name> OT13 </name>
//    <rw> 
//    <i> [Bit 13] RW (@ 0x40020404) Port x configuration bits (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOB_OTYPER ) </loc>
//      <o.13..13> OT13
//    </check>
//  </item>
//  


// ------------------------------  Field Item: GPIOB_OTYPER_OT12  ---------------------------------
// SVD Line: 21528

//  <item> SFDITEM_FIELD__GPIOB_OTYPER_OT12
//    <name> OT12 </name>
//    <rw> 
//    <i> [Bit 12] RW (@ 0x40020404) Port x configuration bits (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOB_OTYPER ) </loc>
//      <o.12..12> OT12
//    </check>
//  </item>
//  


// ------------------------------  Field Item: GPIOB_OTYPER_OT11  ---------------------------------
// SVD Line: 21535

//  <item> SFDITEM_FIELD__GPIOB_OTYPER_OT11
//    <name> OT11 </name>
//    <rw> 
//    <i> [Bit 11] RW (@ 0x40020404) Port x configuration bits (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOB_OTYPER ) </loc>
//      <o.11..11> OT11
//    </check>
//  </item>
//  


// ------------------------------  Field Item: GPIOB_OTYPER_OT10  ---------------------------------
// SVD Line: 21542

//  <item> SFDITEM_FIELD__GPIOB_OTYPER_OT10
//    <name> OT10 </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x40020404) Port x configuration bits (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOB_OTYPER ) </loc>
//      <o.10..10> OT10
//    </check>
//  </item>
//  


// ------------------------------  Field Item: GPIOB_OTYPER_OT9  ----------------------------------
// SVD Line: 21549

//  <item> SFDITEM_FIELD__GPIOB_OTYPER_OT9
//    <name> OT9 </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x40020404) Port x configuration bits (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOB_OTYPER ) </loc>
//      <o.9..9> OT9
//    </check>
//  </item>
//  


// ------------------------------  Field Item: GPIOB_OTYPER_OT8  ----------------------------------
// SVD Line: 21556

//  <item> SFDITEM_FIELD__GPIOB_OTYPER_OT8
//    <name> OT8 </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x40020404) Port x configuration bits (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOB_OTYPER ) </loc>
//      <o.8..8> OT8
//    </check>
//  </item>
//  


// ------------------------------  Field Item: GPIOB_OTYPER_OT7  ----------------------------------
// SVD Line: 21563

//  <item> SFDITEM_FIELD__GPIOB_OTYPER_OT7
//    <name> OT7 </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x40020404) Port x configuration bits (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOB_OTYPER ) </loc>
//      <o.7..7> OT7
//    </check>
//  </item>
//  


// ------------------------------  Field Item: GPIOB_OTYPER_OT6  ----------------------------------
// SVD Line: 21570

//  <item> SFDITEM_FIELD__GPIOB_OTYPER_OT6
//    <name> OT6 </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x40020404) Port x configuration bits (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOB_OTYPER ) </loc>
//      <o.6..6> OT6
//    </check>
//  </item>
//  


// ------------------------------  Field Item: GPIOB_OTYPER_OT5  ----------------------------------
// SVD Line: 21577

//  <item> SFDITEM_FIELD__GPIOB_OTYPER_OT5
//    <name> OT5 </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x40020404) Port x configuration bits (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOB_OTYPER ) </loc>
//      <o.5..5> OT5
//    </check>
//  </item>
//  


// ------------------------------  Field Item: GPIOB_OTYPER_OT4  ----------------------------------
// SVD Line: 21584

//  <item> SFDITEM_FIELD__GPIOB_OTYPER_OT4
//    <name> OT4 </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x40020404) Port x configuration bits (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOB_OTYPER ) </loc>
//      <o.4..4> OT4
//    </check>
//  </item>
//  


// ------------------------------  Field Item: GPIOB_OTYPER_OT3  ----------------------------------
// SVD Line: 21591

//  <item> SFDITEM_FIELD__GPIOB_OTYPER_OT3
//    <name> OT3 </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x40020404) Port x configuration bits (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOB_OTYPER ) </loc>
//      <o.3..3> OT3
//    </check>
//  </item>
//  


// ------------------------------  Field Item: GPIOB_OTYPER_OT2  ----------------------------------
// SVD Line: 21598

//  <item> SFDITEM_FIELD__GPIOB_OTYPER_OT2
//    <name> OT2 </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x40020404) Port x configuration bits (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOB_OTYPER ) </loc>
//      <o.2..2> OT2
//    </check>
//  </item>
//  


// ------------------------------  Field Item: GPIOB_OTYPER_OT1  ----------------------------------
// SVD Line: 21605

//  <item> SFDITEM_FIELD__GPIOB_OTYPER_OT1
//    <name> OT1 </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x40020404) Port x configuration bits (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOB_OTYPER ) </loc>
//      <o.1..1> OT1
//    </check>
//  </item>
//  


// ------------------------------  Field Item: GPIOB_OTYPER_OT0  ----------------------------------
// SVD Line: 21612

//  <item> SFDITEM_FIELD__GPIOB_OTYPER_OT0
//    <name> OT0 </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40020404) Port x configuration bits (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOB_OTYPER ) </loc>
//      <o.0..0> OT0
//    </check>
//  </item>
//  


// ------------------------------  Register RTree: GPIOB_OTYPER  ----------------------------------
// SVD Line: 21498

//  <rtree> SFDITEM_REG__GPIOB_OTYPER
//    <name> OTYPER </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40020404) GPIO port output type register </i>
//    <loc> ( (unsigned int)((GPIOB_OTYPER >> 0) & 0xFFFFFFFF), ((GPIOB_OTYPER = (GPIOB_OTYPER & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__GPIOB_OTYPER_OT15 </item>
//    <item> SFDITEM_FIELD__GPIOB_OTYPER_OT14 </item>
//    <item> SFDITEM_FIELD__GPIOB_OTYPER_OT13 </item>
//    <item> SFDITEM_FIELD__GPIOB_OTYPER_OT12 </item>
//    <item> SFDITEM_FIELD__GPIOB_OTYPER_OT11 </item>
//    <item> SFDITEM_FIELD__GPIOB_OTYPER_OT10 </item>
//    <item> SFDITEM_FIELD__GPIOB_OTYPER_OT9 </item>
//    <item> SFDITEM_FIELD__GPIOB_OTYPER_OT8 </item>
//    <item> SFDITEM_FIELD__GPIOB_OTYPER_OT7 </item>
//    <item> SFDITEM_FIELD__GPIOB_OTYPER_OT6 </item>
//    <item> SFDITEM_FIELD__GPIOB_OTYPER_OT5 </item>
//    <item> SFDITEM_FIELD__GPIOB_OTYPER_OT4 </item>
//    <item> SFDITEM_FIELD__GPIOB_OTYPER_OT3 </item>
//    <item> SFDITEM_FIELD__GPIOB_OTYPER_OT2 </item>
//    <item> SFDITEM_FIELD__GPIOB_OTYPER_OT1 </item>
//    <item> SFDITEM_FIELD__GPIOB_OTYPER_OT0 </item>
//  </rtree>
//  


// --------------------------  Register Item Address: GPIOB_OSPEEDR  ------------------------------
// SVD Line: 21621

unsigned int GPIOB_OSPEEDR __AT (0x40020408);



// ---------------------------  Field Item: GPIOB_OSPEEDR_OSPEEDR15  ------------------------------
// SVD Line: 21631

//  <item> SFDITEM_FIELD__GPIOB_OSPEEDR_OSPEEDR15
//    <name> OSPEEDR15 </name>
//    <rw> 
//    <i> [Bits 31..30] RW (@ 0x40020408) Port x configuration bits (y =  0..15) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOB_OSPEEDR >> 30) & 0x3), ((GPIOB_OSPEEDR = (GPIOB_OSPEEDR & ~(0x3UL << 30 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 30 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Field Item: GPIOB_OSPEEDR_OSPEEDR14  ------------------------------
// SVD Line: 21638

//  <item> SFDITEM_FIELD__GPIOB_OSPEEDR_OSPEEDR14
//    <name> OSPEEDR14 </name>
//    <rw> 
//    <i> [Bits 29..28] RW (@ 0x40020408) Port x configuration bits (y =  0..15) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOB_OSPEEDR >> 28) & 0x3), ((GPIOB_OSPEEDR = (GPIOB_OSPEEDR & ~(0x3UL << 28 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 28 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Field Item: GPIOB_OSPEEDR_OSPEEDR13  ------------------------------
// SVD Line: 21645

//  <item> SFDITEM_FIELD__GPIOB_OSPEEDR_OSPEEDR13
//    <name> OSPEEDR13 </name>
//    <rw> 
//    <i> [Bits 27..26] RW (@ 0x40020408) Port x configuration bits (y =  0..15) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOB_OSPEEDR >> 26) & 0x3), ((GPIOB_OSPEEDR = (GPIOB_OSPEEDR & ~(0x3UL << 26 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 26 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Field Item: GPIOB_OSPEEDR_OSPEEDR12  ------------------------------
// SVD Line: 21652

//  <item> SFDITEM_FIELD__GPIOB_OSPEEDR_OSPEEDR12
//    <name> OSPEEDR12 </name>
//    <rw> 
//    <i> [Bits 25..24] RW (@ 0x40020408) Port x configuration bits (y =  0..15) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOB_OSPEEDR >> 24) & 0x3), ((GPIOB_OSPEEDR = (GPIOB_OSPEEDR & ~(0x3UL << 24 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 24 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Field Item: GPIOB_OSPEEDR_OSPEEDR11  ------------------------------
// SVD Line: 21659

//  <item> SFDITEM_FIELD__GPIOB_OSPEEDR_OSPEEDR11
//    <name> OSPEEDR11 </name>
//    <rw> 
//    <i> [Bits 23..22] RW (@ 0x40020408) Port x configuration bits (y =  0..15) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOB_OSPEEDR >> 22) & 0x3), ((GPIOB_OSPEEDR = (GPIOB_OSPEEDR & ~(0x3UL << 22 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 22 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Field Item: GPIOB_OSPEEDR_OSPEEDR10  ------------------------------
// SVD Line: 21666

//  <item> SFDITEM_FIELD__GPIOB_OSPEEDR_OSPEEDR10
//    <name> OSPEEDR10 </name>
//    <rw> 
//    <i> [Bits 21..20] RW (@ 0x40020408) Port x configuration bits (y =  0..15) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOB_OSPEEDR >> 20) & 0x3), ((GPIOB_OSPEEDR = (GPIOB_OSPEEDR & ~(0x3UL << 20 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 20 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Field Item: GPIOB_OSPEEDR_OSPEEDR9  -------------------------------
// SVD Line: 21673

//  <item> SFDITEM_FIELD__GPIOB_OSPEEDR_OSPEEDR9
//    <name> OSPEEDR9 </name>
//    <rw> 
//    <i> [Bits 19..18] RW (@ 0x40020408) Port x configuration bits (y =  0..15) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOB_OSPEEDR >> 18) & 0x3), ((GPIOB_OSPEEDR = (GPIOB_OSPEEDR & ~(0x3UL << 18 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 18 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Field Item: GPIOB_OSPEEDR_OSPEEDR8  -------------------------------
// SVD Line: 21680

//  <item> SFDITEM_FIELD__GPIOB_OSPEEDR_OSPEEDR8
//    <name> OSPEEDR8 </name>
//    <rw> 
//    <i> [Bits 17..16] RW (@ 0x40020408) Port x configuration bits (y =  0..15) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOB_OSPEEDR >> 16) & 0x3), ((GPIOB_OSPEEDR = (GPIOB_OSPEEDR & ~(0x3UL << 16 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 16 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Field Item: GPIOB_OSPEEDR_OSPEEDR7  -------------------------------
// SVD Line: 21687

//  <item> SFDITEM_FIELD__GPIOB_OSPEEDR_OSPEEDR7
//    <name> OSPEEDR7 </name>
//    <rw> 
//    <i> [Bits 15..14] RW (@ 0x40020408) Port x configuration bits (y =  0..15) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOB_OSPEEDR >> 14) & 0x3), ((GPIOB_OSPEEDR = (GPIOB_OSPEEDR & ~(0x3UL << 14 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 14 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Field Item: GPIOB_OSPEEDR_OSPEEDR6  -------------------------------
// SVD Line: 21694

//  <item> SFDITEM_FIELD__GPIOB_OSPEEDR_OSPEEDR6
//    <name> OSPEEDR6 </name>
//    <rw> 
//    <i> [Bits 13..12] RW (@ 0x40020408) Port x configuration bits (y =  0..15) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOB_OSPEEDR >> 12) & 0x3), ((GPIOB_OSPEEDR = (GPIOB_OSPEEDR & ~(0x3UL << 12 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 12 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Field Item: GPIOB_OSPEEDR_OSPEEDR5  -------------------------------
// SVD Line: 21701

//  <item> SFDITEM_FIELD__GPIOB_OSPEEDR_OSPEEDR5
//    <name> OSPEEDR5 </name>
//    <rw> 
//    <i> [Bits 11..10] RW (@ 0x40020408) Port x configuration bits (y =  0..15) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOB_OSPEEDR >> 10) & 0x3), ((GPIOB_OSPEEDR = (GPIOB_OSPEEDR & ~(0x3UL << 10 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 10 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Field Item: GPIOB_OSPEEDR_OSPEEDR4  -------------------------------
// SVD Line: 21708

//  <item> SFDITEM_FIELD__GPIOB_OSPEEDR_OSPEEDR4
//    <name> OSPEEDR4 </name>
//    <rw> 
//    <i> [Bits 9..8] RW (@ 0x40020408) Port x configuration bits (y =  0..15) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOB_OSPEEDR >> 8) & 0x3), ((GPIOB_OSPEEDR = (GPIOB_OSPEEDR & ~(0x3UL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Field Item: GPIOB_OSPEEDR_OSPEEDR3  -------------------------------
// SVD Line: 21715

//  <item> SFDITEM_FIELD__GPIOB_OSPEEDR_OSPEEDR3
//    <name> OSPEEDR3 </name>
//    <rw> 
//    <i> [Bits 7..6] RW (@ 0x40020408) Port x configuration bits (y =  0..15) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOB_OSPEEDR >> 6) & 0x3), ((GPIOB_OSPEEDR = (GPIOB_OSPEEDR & ~(0x3UL << 6 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 6 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Field Item: GPIOB_OSPEEDR_OSPEEDR2  -------------------------------
// SVD Line: 21722

//  <item> SFDITEM_FIELD__GPIOB_OSPEEDR_OSPEEDR2
//    <name> OSPEEDR2 </name>
//    <rw> 
//    <i> [Bits 5..4] RW (@ 0x40020408) Port x configuration bits (y =  0..15) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOB_OSPEEDR >> 4) & 0x3), ((GPIOB_OSPEEDR = (GPIOB_OSPEEDR & ~(0x3UL << 4 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 4 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Field Item: GPIOB_OSPEEDR_OSPEEDR1  -------------------------------
// SVD Line: 21729

//  <item> SFDITEM_FIELD__GPIOB_OSPEEDR_OSPEEDR1
//    <name> OSPEEDR1 </name>
//    <rw> 
//    <i> [Bits 3..2] RW (@ 0x40020408) Port x configuration bits (y =  0..15) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOB_OSPEEDR >> 2) & 0x3), ((GPIOB_OSPEEDR = (GPIOB_OSPEEDR & ~(0x3UL << 2 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 2 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Field Item: GPIOB_OSPEEDR_OSPEEDR0  -------------------------------
// SVD Line: 21736

//  <item> SFDITEM_FIELD__GPIOB_OSPEEDR_OSPEEDR0
//    <name> OSPEEDR0 </name>
//    <rw> 
//    <i> [Bits 1..0] RW (@ 0x40020408) Port x configuration bits (y =  0..15) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOB_OSPEEDR >> 0) & 0x3), ((GPIOB_OSPEEDR = (GPIOB_OSPEEDR & ~(0x3UL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Register RTree: GPIOB_OSPEEDR  ---------------------------------
// SVD Line: 21621

//  <rtree> SFDITEM_REG__GPIOB_OSPEEDR
//    <name> OSPEEDR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40020408) GPIO port output speed  register </i>
//    <loc> ( (unsigned int)((GPIOB_OSPEEDR >> 0) & 0xFFFFFFFF), ((GPIOB_OSPEEDR = (GPIOB_OSPEEDR & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__GPIOB_OSPEEDR_OSPEEDR15 </item>
//    <item> SFDITEM_FIELD__GPIOB_OSPEEDR_OSPEEDR14 </item>
//    <item> SFDITEM_FIELD__GPIOB_OSPEEDR_OSPEEDR13 </item>
//    <item> SFDITEM_FIELD__GPIOB_OSPEEDR_OSPEEDR12 </item>
//    <item> SFDITEM_FIELD__GPIOB_OSPEEDR_OSPEEDR11 </item>
//    <item> SFDITEM_FIELD__GPIOB_OSPEEDR_OSPEEDR10 </item>
//    <item> SFDITEM_FIELD__GPIOB_OSPEEDR_OSPEEDR9 </item>
//    <item> SFDITEM_FIELD__GPIOB_OSPEEDR_OSPEEDR8 </item>
//    <item> SFDITEM_FIELD__GPIOB_OSPEEDR_OSPEEDR7 </item>
//    <item> SFDITEM_FIELD__GPIOB_OSPEEDR_OSPEEDR6 </item>
//    <item> SFDITEM_FIELD__GPIOB_OSPEEDR_OSPEEDR5 </item>
//    <item> SFDITEM_FIELD__GPIOB_OSPEEDR_OSPEEDR4 </item>
//    <item> SFDITEM_FIELD__GPIOB_OSPEEDR_OSPEEDR3 </item>
//    <item> SFDITEM_FIELD__GPIOB_OSPEEDR_OSPEEDR2 </item>
//    <item> SFDITEM_FIELD__GPIOB_OSPEEDR_OSPEEDR1 </item>
//    <item> SFDITEM_FIELD__GPIOB_OSPEEDR_OSPEEDR0 </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: GPIOB_PUPDR  -------------------------------
// SVD Line: 21745

unsigned int GPIOB_PUPDR __AT (0x4002040C);



// -----------------------------  Field Item: GPIOB_PUPDR_PUPDR15  --------------------------------
// SVD Line: 21755

//  <item> SFDITEM_FIELD__GPIOB_PUPDR_PUPDR15
//    <name> PUPDR15 </name>
//    <rw> 
//    <i> [Bits 31..30] RW (@ 0x4002040C) Port x configuration bits (y =  0..15) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOB_PUPDR >> 30) & 0x3), ((GPIOB_PUPDR = (GPIOB_PUPDR & ~(0x3UL << 30 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 30 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: GPIOB_PUPDR_PUPDR14  --------------------------------
// SVD Line: 21762

//  <item> SFDITEM_FIELD__GPIOB_PUPDR_PUPDR14
//    <name> PUPDR14 </name>
//    <rw> 
//    <i> [Bits 29..28] RW (@ 0x4002040C) Port x configuration bits (y =  0..15) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOB_PUPDR >> 28) & 0x3), ((GPIOB_PUPDR = (GPIOB_PUPDR & ~(0x3UL << 28 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 28 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: GPIOB_PUPDR_PUPDR13  --------------------------------
// SVD Line: 21769

//  <item> SFDITEM_FIELD__GPIOB_PUPDR_PUPDR13
//    <name> PUPDR13 </name>
//    <rw> 
//    <i> [Bits 27..26] RW (@ 0x4002040C) Port x configuration bits (y =  0..15) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOB_PUPDR >> 26) & 0x3), ((GPIOB_PUPDR = (GPIOB_PUPDR & ~(0x3UL << 26 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 26 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: GPIOB_PUPDR_PUPDR12  --------------------------------
// SVD Line: 21776

//  <item> SFDITEM_FIELD__GPIOB_PUPDR_PUPDR12
//    <name> PUPDR12 </name>
//    <rw> 
//    <i> [Bits 25..24] RW (@ 0x4002040C) Port x configuration bits (y =  0..15) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOB_PUPDR >> 24) & 0x3), ((GPIOB_PUPDR = (GPIOB_PUPDR & ~(0x3UL << 24 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 24 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: GPIOB_PUPDR_PUPDR11  --------------------------------
// SVD Line: 21783

//  <item> SFDITEM_FIELD__GPIOB_PUPDR_PUPDR11
//    <name> PUPDR11 </name>
//    <rw> 
//    <i> [Bits 23..22] RW (@ 0x4002040C) Port x configuration bits (y =  0..15) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOB_PUPDR >> 22) & 0x3), ((GPIOB_PUPDR = (GPIOB_PUPDR & ~(0x3UL << 22 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 22 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: GPIOB_PUPDR_PUPDR10  --------------------------------
// SVD Line: 21790

//  <item> SFDITEM_FIELD__GPIOB_PUPDR_PUPDR10
//    <name> PUPDR10 </name>
//    <rw> 
//    <i> [Bits 21..20] RW (@ 0x4002040C) Port x configuration bits (y =  0..15) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOB_PUPDR >> 20) & 0x3), ((GPIOB_PUPDR = (GPIOB_PUPDR & ~(0x3UL << 20 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 20 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: GPIOB_PUPDR_PUPDR9  ---------------------------------
// SVD Line: 21797

//  <item> SFDITEM_FIELD__GPIOB_PUPDR_PUPDR9
//    <name> PUPDR9 </name>
//    <rw> 
//    <i> [Bits 19..18] RW (@ 0x4002040C) Port x configuration bits (y =  0..15) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOB_PUPDR >> 18) & 0x3), ((GPIOB_PUPDR = (GPIOB_PUPDR & ~(0x3UL << 18 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 18 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: GPIOB_PUPDR_PUPDR8  ---------------------------------
// SVD Line: 21804

//  <item> SFDITEM_FIELD__GPIOB_PUPDR_PUPDR8
//    <name> PUPDR8 </name>
//    <rw> 
//    <i> [Bits 17..16] RW (@ 0x4002040C) Port x configuration bits (y =  0..15) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOB_PUPDR >> 16) & 0x3), ((GPIOB_PUPDR = (GPIOB_PUPDR & ~(0x3UL << 16 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 16 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: GPIOB_PUPDR_PUPDR7  ---------------------------------
// SVD Line: 21811

//  <item> SFDITEM_FIELD__GPIOB_PUPDR_PUPDR7
//    <name> PUPDR7 </name>
//    <rw> 
//    <i> [Bits 15..14] RW (@ 0x4002040C) Port x configuration bits (y =  0..15) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOB_PUPDR >> 14) & 0x3), ((GPIOB_PUPDR = (GPIOB_PUPDR & ~(0x3UL << 14 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 14 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: GPIOB_PUPDR_PUPDR6  ---------------------------------
// SVD Line: 21818

//  <item> SFDITEM_FIELD__GPIOB_PUPDR_PUPDR6
//    <name> PUPDR6 </name>
//    <rw> 
//    <i> [Bits 13..12] RW (@ 0x4002040C) Port x configuration bits (y =  0..15) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOB_PUPDR >> 12) & 0x3), ((GPIOB_PUPDR = (GPIOB_PUPDR & ~(0x3UL << 12 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 12 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: GPIOB_PUPDR_PUPDR5  ---------------------------------
// SVD Line: 21825

//  <item> SFDITEM_FIELD__GPIOB_PUPDR_PUPDR5
//    <name> PUPDR5 </name>
//    <rw> 
//    <i> [Bits 11..10] RW (@ 0x4002040C) Port x configuration bits (y =  0..15) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOB_PUPDR >> 10) & 0x3), ((GPIOB_PUPDR = (GPIOB_PUPDR & ~(0x3UL << 10 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 10 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: GPIOB_PUPDR_PUPDR4  ---------------------------------
// SVD Line: 21832

//  <item> SFDITEM_FIELD__GPIOB_PUPDR_PUPDR4
//    <name> PUPDR4 </name>
//    <rw> 
//    <i> [Bits 9..8] RW (@ 0x4002040C) Port x configuration bits (y =  0..15) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOB_PUPDR >> 8) & 0x3), ((GPIOB_PUPDR = (GPIOB_PUPDR & ~(0x3UL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: GPIOB_PUPDR_PUPDR3  ---------------------------------
// SVD Line: 21839

//  <item> SFDITEM_FIELD__GPIOB_PUPDR_PUPDR3
//    <name> PUPDR3 </name>
//    <rw> 
//    <i> [Bits 7..6] RW (@ 0x4002040C) Port x configuration bits (y =  0..15) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOB_PUPDR >> 6) & 0x3), ((GPIOB_PUPDR = (GPIOB_PUPDR & ~(0x3UL << 6 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 6 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: GPIOB_PUPDR_PUPDR2  ---------------------------------
// SVD Line: 21846

//  <item> SFDITEM_FIELD__GPIOB_PUPDR_PUPDR2
//    <name> PUPDR2 </name>
//    <rw> 
//    <i> [Bits 5..4] RW (@ 0x4002040C) Port x configuration bits (y =  0..15) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOB_PUPDR >> 4) & 0x3), ((GPIOB_PUPDR = (GPIOB_PUPDR & ~(0x3UL << 4 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 4 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: GPIOB_PUPDR_PUPDR1  ---------------------------------
// SVD Line: 21853

//  <item> SFDITEM_FIELD__GPIOB_PUPDR_PUPDR1
//    <name> PUPDR1 </name>
//    <rw> 
//    <i> [Bits 3..2] RW (@ 0x4002040C) Port x configuration bits (y =  0..15) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOB_PUPDR >> 2) & 0x3), ((GPIOB_PUPDR = (GPIOB_PUPDR & ~(0x3UL << 2 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 2 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: GPIOB_PUPDR_PUPDR0  ---------------------------------
// SVD Line: 21860

//  <item> SFDITEM_FIELD__GPIOB_PUPDR_PUPDR0
//    <name> PUPDR0 </name>
//    <rw> 
//    <i> [Bits 1..0] RW (@ 0x4002040C) Port x configuration bits (y =  0..15) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOB_PUPDR >> 0) & 0x3), ((GPIOB_PUPDR = (GPIOB_PUPDR & ~(0x3UL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: GPIOB_PUPDR  ----------------------------------
// SVD Line: 21745

//  <rtree> SFDITEM_REG__GPIOB_PUPDR
//    <name> PUPDR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4002040C) GPIO port pull-up/pull-down  register </i>
//    <loc> ( (unsigned int)((GPIOB_PUPDR >> 0) & 0xFFFFFFFF), ((GPIOB_PUPDR = (GPIOB_PUPDR & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__GPIOB_PUPDR_PUPDR15 </item>
//    <item> SFDITEM_FIELD__GPIOB_PUPDR_PUPDR14 </item>
//    <item> SFDITEM_FIELD__GPIOB_PUPDR_PUPDR13 </item>
//    <item> SFDITEM_FIELD__GPIOB_PUPDR_PUPDR12 </item>
//    <item> SFDITEM_FIELD__GPIOB_PUPDR_PUPDR11 </item>
//    <item> SFDITEM_FIELD__GPIOB_PUPDR_PUPDR10 </item>
//    <item> SFDITEM_FIELD__GPIOB_PUPDR_PUPDR9 </item>
//    <item> SFDITEM_FIELD__GPIOB_PUPDR_PUPDR8 </item>
//    <item> SFDITEM_FIELD__GPIOB_PUPDR_PUPDR7 </item>
//    <item> SFDITEM_FIELD__GPIOB_PUPDR_PUPDR6 </item>
//    <item> SFDITEM_FIELD__GPIOB_PUPDR_PUPDR5 </item>
//    <item> SFDITEM_FIELD__GPIOB_PUPDR_PUPDR4 </item>
//    <item> SFDITEM_FIELD__GPIOB_PUPDR_PUPDR3 </item>
//    <item> SFDITEM_FIELD__GPIOB_PUPDR_PUPDR2 </item>
//    <item> SFDITEM_FIELD__GPIOB_PUPDR_PUPDR1 </item>
//    <item> SFDITEM_FIELD__GPIOB_PUPDR_PUPDR0 </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: GPIOB_IDR  --------------------------------
// SVD Line: 21869

unsigned int GPIOB_IDR __AT (0x40020410);



// -------------------------------  Field Item: GPIOB_IDR_IDR15  ----------------------------------
// SVD Line: 21878

//  <item> SFDITEM_FIELD__GPIOB_IDR_IDR15
//    <name> IDR15 </name>
//    <r> 
//    <i> [Bit 15] RO (@ 0x40020410) Port input data (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOB_IDR ) </loc>
//      <o.15..15> IDR15
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOB_IDR_IDR14  ----------------------------------
// SVD Line: 21885

//  <item> SFDITEM_FIELD__GPIOB_IDR_IDR14
//    <name> IDR14 </name>
//    <r> 
//    <i> [Bit 14] RO (@ 0x40020410) Port input data (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOB_IDR ) </loc>
//      <o.14..14> IDR14
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOB_IDR_IDR13  ----------------------------------
// SVD Line: 21892

//  <item> SFDITEM_FIELD__GPIOB_IDR_IDR13
//    <name> IDR13 </name>
//    <r> 
//    <i> [Bit 13] RO (@ 0x40020410) Port input data (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOB_IDR ) </loc>
//      <o.13..13> IDR13
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOB_IDR_IDR12  ----------------------------------
// SVD Line: 21899

//  <item> SFDITEM_FIELD__GPIOB_IDR_IDR12
//    <name> IDR12 </name>
//    <r> 
//    <i> [Bit 12] RO (@ 0x40020410) Port input data (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOB_IDR ) </loc>
//      <o.12..12> IDR12
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOB_IDR_IDR11  ----------------------------------
// SVD Line: 21906

//  <item> SFDITEM_FIELD__GPIOB_IDR_IDR11
//    <name> IDR11 </name>
//    <r> 
//    <i> [Bit 11] RO (@ 0x40020410) Port input data (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOB_IDR ) </loc>
//      <o.11..11> IDR11
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOB_IDR_IDR10  ----------------------------------
// SVD Line: 21913

//  <item> SFDITEM_FIELD__GPIOB_IDR_IDR10
//    <name> IDR10 </name>
//    <r> 
//    <i> [Bit 10] RO (@ 0x40020410) Port input data (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOB_IDR ) </loc>
//      <o.10..10> IDR10
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOB_IDR_IDR9  -----------------------------------
// SVD Line: 21920

//  <item> SFDITEM_FIELD__GPIOB_IDR_IDR9
//    <name> IDR9 </name>
//    <r> 
//    <i> [Bit 9] RO (@ 0x40020410) Port input data (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOB_IDR ) </loc>
//      <o.9..9> IDR9
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOB_IDR_IDR8  -----------------------------------
// SVD Line: 21927

//  <item> SFDITEM_FIELD__GPIOB_IDR_IDR8
//    <name> IDR8 </name>
//    <r> 
//    <i> [Bit 8] RO (@ 0x40020410) Port input data (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOB_IDR ) </loc>
//      <o.8..8> IDR8
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOB_IDR_IDR7  -----------------------------------
// SVD Line: 21934

//  <item> SFDITEM_FIELD__GPIOB_IDR_IDR7
//    <name> IDR7 </name>
//    <r> 
//    <i> [Bit 7] RO (@ 0x40020410) Port input data (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOB_IDR ) </loc>
//      <o.7..7> IDR7
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOB_IDR_IDR6  -----------------------------------
// SVD Line: 21941

//  <item> SFDITEM_FIELD__GPIOB_IDR_IDR6
//    <name> IDR6 </name>
//    <r> 
//    <i> [Bit 6] RO (@ 0x40020410) Port input data (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOB_IDR ) </loc>
//      <o.6..6> IDR6
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOB_IDR_IDR5  -----------------------------------
// SVD Line: 21948

//  <item> SFDITEM_FIELD__GPIOB_IDR_IDR5
//    <name> IDR5 </name>
//    <r> 
//    <i> [Bit 5] RO (@ 0x40020410) Port input data (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOB_IDR ) </loc>
//      <o.5..5> IDR5
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOB_IDR_IDR4  -----------------------------------
// SVD Line: 21955

//  <item> SFDITEM_FIELD__GPIOB_IDR_IDR4
//    <name> IDR4 </name>
//    <r> 
//    <i> [Bit 4] RO (@ 0x40020410) Port input data (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOB_IDR ) </loc>
//      <o.4..4> IDR4
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOB_IDR_IDR3  -----------------------------------
// SVD Line: 21962

//  <item> SFDITEM_FIELD__GPIOB_IDR_IDR3
//    <name> IDR3 </name>
//    <r> 
//    <i> [Bit 3] RO (@ 0x40020410) Port input data (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOB_IDR ) </loc>
//      <o.3..3> IDR3
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOB_IDR_IDR2  -----------------------------------
// SVD Line: 21969

//  <item> SFDITEM_FIELD__GPIOB_IDR_IDR2
//    <name> IDR2 </name>
//    <r> 
//    <i> [Bit 2] RO (@ 0x40020410) Port input data (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOB_IDR ) </loc>
//      <o.2..2> IDR2
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOB_IDR_IDR1  -----------------------------------
// SVD Line: 21976

//  <item> SFDITEM_FIELD__GPIOB_IDR_IDR1
//    <name> IDR1 </name>
//    <r> 
//    <i> [Bit 1] RO (@ 0x40020410) Port input data (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOB_IDR ) </loc>
//      <o.1..1> IDR1
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOB_IDR_IDR0  -----------------------------------
// SVD Line: 21983

//  <item> SFDITEM_FIELD__GPIOB_IDR_IDR0
//    <name> IDR0 </name>
//    <r> 
//    <i> [Bit 0] RO (@ 0x40020410) Port input data (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOB_IDR ) </loc>
//      <o.0..0> IDR0
//    </check>
//  </item>
//  


// --------------------------------  Register RTree: GPIOB_IDR  -----------------------------------
// SVD Line: 21869

//  <rtree> SFDITEM_REG__GPIOB_IDR
//    <name> IDR </name>
//    <r> 
//    <i> [Bits 31..0] RO (@ 0x40020410) GPIO port input data register </i>
//    <loc> ( (unsigned int)((GPIOB_IDR >> 0) & 0xFFFFFFFF) ) </loc>
//    <item> SFDITEM_FIELD__GPIOB_IDR_IDR15 </item>
//    <item> SFDITEM_FIELD__GPIOB_IDR_IDR14 </item>
//    <item> SFDITEM_FIELD__GPIOB_IDR_IDR13 </item>
//    <item> SFDITEM_FIELD__GPIOB_IDR_IDR12 </item>
//    <item> SFDITEM_FIELD__GPIOB_IDR_IDR11 </item>
//    <item> SFDITEM_FIELD__GPIOB_IDR_IDR10 </item>
//    <item> SFDITEM_FIELD__GPIOB_IDR_IDR9 </item>
//    <item> SFDITEM_FIELD__GPIOB_IDR_IDR8 </item>
//    <item> SFDITEM_FIELD__GPIOB_IDR_IDR7 </item>
//    <item> SFDITEM_FIELD__GPIOB_IDR_IDR6 </item>
//    <item> SFDITEM_FIELD__GPIOB_IDR_IDR5 </item>
//    <item> SFDITEM_FIELD__GPIOB_IDR_IDR4 </item>
//    <item> SFDITEM_FIELD__GPIOB_IDR_IDR3 </item>
//    <item> SFDITEM_FIELD__GPIOB_IDR_IDR2 </item>
//    <item> SFDITEM_FIELD__GPIOB_IDR_IDR1 </item>
//    <item> SFDITEM_FIELD__GPIOB_IDR_IDR0 </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: GPIOB_ODR  --------------------------------
// SVD Line: 21992

unsigned int GPIOB_ODR __AT (0x40020414);



// -------------------------------  Field Item: GPIOB_ODR_ODR15  ----------------------------------
// SVD Line: 22001

//  <item> SFDITEM_FIELD__GPIOB_ODR_ODR15
//    <name> ODR15 </name>
//    <rw> 
//    <i> [Bit 15] RW (@ 0x40020414) Port output data (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOB_ODR ) </loc>
//      <o.15..15> ODR15
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOB_ODR_ODR14  ----------------------------------
// SVD Line: 22008

//  <item> SFDITEM_FIELD__GPIOB_ODR_ODR14
//    <name> ODR14 </name>
//    <rw> 
//    <i> [Bit 14] RW (@ 0x40020414) Port output data (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOB_ODR ) </loc>
//      <o.14..14> ODR14
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOB_ODR_ODR13  ----------------------------------
// SVD Line: 22015

//  <item> SFDITEM_FIELD__GPIOB_ODR_ODR13
//    <name> ODR13 </name>
//    <rw> 
//    <i> [Bit 13] RW (@ 0x40020414) Port output data (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOB_ODR ) </loc>
//      <o.13..13> ODR13
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOB_ODR_ODR12  ----------------------------------
// SVD Line: 22022

//  <item> SFDITEM_FIELD__GPIOB_ODR_ODR12
//    <name> ODR12 </name>
//    <rw> 
//    <i> [Bit 12] RW (@ 0x40020414) Port output data (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOB_ODR ) </loc>
//      <o.12..12> ODR12
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOB_ODR_ODR11  ----------------------------------
// SVD Line: 22029

//  <item> SFDITEM_FIELD__GPIOB_ODR_ODR11
//    <name> ODR11 </name>
//    <rw> 
//    <i> [Bit 11] RW (@ 0x40020414) Port output data (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOB_ODR ) </loc>
//      <o.11..11> ODR11
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOB_ODR_ODR10  ----------------------------------
// SVD Line: 22036

//  <item> SFDITEM_FIELD__GPIOB_ODR_ODR10
//    <name> ODR10 </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x40020414) Port output data (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOB_ODR ) </loc>
//      <o.10..10> ODR10
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOB_ODR_ODR9  -----------------------------------
// SVD Line: 22043

//  <item> SFDITEM_FIELD__GPIOB_ODR_ODR9
//    <name> ODR9 </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x40020414) Port output data (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOB_ODR ) </loc>
//      <o.9..9> ODR9
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOB_ODR_ODR8  -----------------------------------
// SVD Line: 22050

//  <item> SFDITEM_FIELD__GPIOB_ODR_ODR8
//    <name> ODR8 </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x40020414) Port output data (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOB_ODR ) </loc>
//      <o.8..8> ODR8
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOB_ODR_ODR7  -----------------------------------
// SVD Line: 22057

//  <item> SFDITEM_FIELD__GPIOB_ODR_ODR7
//    <name> ODR7 </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x40020414) Port output data (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOB_ODR ) </loc>
//      <o.7..7> ODR7
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOB_ODR_ODR6  -----------------------------------
// SVD Line: 22064

//  <item> SFDITEM_FIELD__GPIOB_ODR_ODR6
//    <name> ODR6 </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x40020414) Port output data (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOB_ODR ) </loc>
//      <o.6..6> ODR6
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOB_ODR_ODR5  -----------------------------------
// SVD Line: 22071

//  <item> SFDITEM_FIELD__GPIOB_ODR_ODR5
//    <name> ODR5 </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x40020414) Port output data (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOB_ODR ) </loc>
//      <o.5..5> ODR5
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOB_ODR_ODR4  -----------------------------------
// SVD Line: 22078

//  <item> SFDITEM_FIELD__GPIOB_ODR_ODR4
//    <name> ODR4 </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x40020414) Port output data (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOB_ODR ) </loc>
//      <o.4..4> ODR4
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOB_ODR_ODR3  -----------------------------------
// SVD Line: 22085

//  <item> SFDITEM_FIELD__GPIOB_ODR_ODR3
//    <name> ODR3 </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x40020414) Port output data (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOB_ODR ) </loc>
//      <o.3..3> ODR3
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOB_ODR_ODR2  -----------------------------------
// SVD Line: 22092

//  <item> SFDITEM_FIELD__GPIOB_ODR_ODR2
//    <name> ODR2 </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x40020414) Port output data (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOB_ODR ) </loc>
//      <o.2..2> ODR2
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOB_ODR_ODR1  -----------------------------------
// SVD Line: 22099

//  <item> SFDITEM_FIELD__GPIOB_ODR_ODR1
//    <name> ODR1 </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x40020414) Port output data (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOB_ODR ) </loc>
//      <o.1..1> ODR1
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOB_ODR_ODR0  -----------------------------------
// SVD Line: 22106

//  <item> SFDITEM_FIELD__GPIOB_ODR_ODR0
//    <name> ODR0 </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40020414) Port output data (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOB_ODR ) </loc>
//      <o.0..0> ODR0
//    </check>
//  </item>
//  


// --------------------------------  Register RTree: GPIOB_ODR  -----------------------------------
// SVD Line: 21992

//  <rtree> SFDITEM_REG__GPIOB_ODR
//    <name> ODR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40020414) GPIO port output data register </i>
//    <loc> ( (unsigned int)((GPIOB_ODR >> 0) & 0xFFFFFFFF), ((GPIOB_ODR = (GPIOB_ODR & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__GPIOB_ODR_ODR15 </item>
//    <item> SFDITEM_FIELD__GPIOB_ODR_ODR14 </item>
//    <item> SFDITEM_FIELD__GPIOB_ODR_ODR13 </item>
//    <item> SFDITEM_FIELD__GPIOB_ODR_ODR12 </item>
//    <item> SFDITEM_FIELD__GPIOB_ODR_ODR11 </item>
//    <item> SFDITEM_FIELD__GPIOB_ODR_ODR10 </item>
//    <item> SFDITEM_FIELD__GPIOB_ODR_ODR9 </item>
//    <item> SFDITEM_FIELD__GPIOB_ODR_ODR8 </item>
//    <item> SFDITEM_FIELD__GPIOB_ODR_ODR7 </item>
//    <item> SFDITEM_FIELD__GPIOB_ODR_ODR6 </item>
//    <item> SFDITEM_FIELD__GPIOB_ODR_ODR5 </item>
//    <item> SFDITEM_FIELD__GPIOB_ODR_ODR4 </item>
//    <item> SFDITEM_FIELD__GPIOB_ODR_ODR3 </item>
//    <item> SFDITEM_FIELD__GPIOB_ODR_ODR2 </item>
//    <item> SFDITEM_FIELD__GPIOB_ODR_ODR1 </item>
//    <item> SFDITEM_FIELD__GPIOB_ODR_ODR0 </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: GPIOB_BSRR  -------------------------------
// SVD Line: 22115

unsigned int GPIOB_BSRR __AT (0x40020418);



// -------------------------------  Field Item: GPIOB_BSRR_BR15  ----------------------------------
// SVD Line: 22125

//  <item> SFDITEM_FIELD__GPIOB_BSRR_BR15
//    <name> BR15 </name>
//    <w> 
//    <i> [Bit 31] WO (@ 0x40020418) Port x reset bit y (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOB_BSRR ) </loc>
//      <o.31..31> BR15
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOB_BSRR_BR14  ----------------------------------
// SVD Line: 22132

//  <item> SFDITEM_FIELD__GPIOB_BSRR_BR14
//    <name> BR14 </name>
//    <w> 
//    <i> [Bit 30] WO (@ 0x40020418) Port x reset bit y (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOB_BSRR ) </loc>
//      <o.30..30> BR14
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOB_BSRR_BR13  ----------------------------------
// SVD Line: 22139

//  <item> SFDITEM_FIELD__GPIOB_BSRR_BR13
//    <name> BR13 </name>
//    <w> 
//    <i> [Bit 29] WO (@ 0x40020418) Port x reset bit y (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOB_BSRR ) </loc>
//      <o.29..29> BR13
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOB_BSRR_BR12  ----------------------------------
// SVD Line: 22146

//  <item> SFDITEM_FIELD__GPIOB_BSRR_BR12
//    <name> BR12 </name>
//    <w> 
//    <i> [Bit 28] WO (@ 0x40020418) Port x reset bit y (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOB_BSRR ) </loc>
//      <o.28..28> BR12
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOB_BSRR_BR11  ----------------------------------
// SVD Line: 22153

//  <item> SFDITEM_FIELD__GPIOB_BSRR_BR11
//    <name> BR11 </name>
//    <w> 
//    <i> [Bit 27] WO (@ 0x40020418) Port x reset bit y (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOB_BSRR ) </loc>
//      <o.27..27> BR11
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOB_BSRR_BR10  ----------------------------------
// SVD Line: 22160

//  <item> SFDITEM_FIELD__GPIOB_BSRR_BR10
//    <name> BR10 </name>
//    <w> 
//    <i> [Bit 26] WO (@ 0x40020418) Port x reset bit y (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOB_BSRR ) </loc>
//      <o.26..26> BR10
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOB_BSRR_BR9  -----------------------------------
// SVD Line: 22167

//  <item> SFDITEM_FIELD__GPIOB_BSRR_BR9
//    <name> BR9 </name>
//    <w> 
//    <i> [Bit 25] WO (@ 0x40020418) Port x reset bit y (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOB_BSRR ) </loc>
//      <o.25..25> BR9
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOB_BSRR_BR8  -----------------------------------
// SVD Line: 22174

//  <item> SFDITEM_FIELD__GPIOB_BSRR_BR8
//    <name> BR8 </name>
//    <w> 
//    <i> [Bit 24] WO (@ 0x40020418) Port x reset bit y (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOB_BSRR ) </loc>
//      <o.24..24> BR8
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOB_BSRR_BR7  -----------------------------------
// SVD Line: 22181

//  <item> SFDITEM_FIELD__GPIOB_BSRR_BR7
//    <name> BR7 </name>
//    <w> 
//    <i> [Bit 23] WO (@ 0x40020418) Port x reset bit y (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOB_BSRR ) </loc>
//      <o.23..23> BR7
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOB_BSRR_BR6  -----------------------------------
// SVD Line: 22188

//  <item> SFDITEM_FIELD__GPIOB_BSRR_BR6
//    <name> BR6 </name>
//    <w> 
//    <i> [Bit 22] WO (@ 0x40020418) Port x reset bit y (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOB_BSRR ) </loc>
//      <o.22..22> BR6
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOB_BSRR_BR5  -----------------------------------
// SVD Line: 22195

//  <item> SFDITEM_FIELD__GPIOB_BSRR_BR5
//    <name> BR5 </name>
//    <w> 
//    <i> [Bit 21] WO (@ 0x40020418) Port x reset bit y (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOB_BSRR ) </loc>
//      <o.21..21> BR5
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOB_BSRR_BR4  -----------------------------------
// SVD Line: 22202

//  <item> SFDITEM_FIELD__GPIOB_BSRR_BR4
//    <name> BR4 </name>
//    <w> 
//    <i> [Bit 20] WO (@ 0x40020418) Port x reset bit y (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOB_BSRR ) </loc>
//      <o.20..20> BR4
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOB_BSRR_BR3  -----------------------------------
// SVD Line: 22209

//  <item> SFDITEM_FIELD__GPIOB_BSRR_BR3
//    <name> BR3 </name>
//    <w> 
//    <i> [Bit 19] WO (@ 0x40020418) Port x reset bit y (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOB_BSRR ) </loc>
//      <o.19..19> BR3
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOB_BSRR_BR2  -----------------------------------
// SVD Line: 22216

//  <item> SFDITEM_FIELD__GPIOB_BSRR_BR2
//    <name> BR2 </name>
//    <w> 
//    <i> [Bit 18] WO (@ 0x40020418) Port x reset bit y (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOB_BSRR ) </loc>
//      <o.18..18> BR2
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOB_BSRR_BR1  -----------------------------------
// SVD Line: 22223

//  <item> SFDITEM_FIELD__GPIOB_BSRR_BR1
//    <name> BR1 </name>
//    <w> 
//    <i> [Bit 17] WO (@ 0x40020418) Port x reset bit y (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOB_BSRR ) </loc>
//      <o.17..17> BR1
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOB_BSRR_BR0  -----------------------------------
// SVD Line: 22230

//  <item> SFDITEM_FIELD__GPIOB_BSRR_BR0
//    <name> BR0 </name>
//    <w> 
//    <i> [Bit 16] WO (@ 0x40020418) Port x set bit y (y=  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOB_BSRR ) </loc>
//      <o.16..16> BR0
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOB_BSRR_BS15  ----------------------------------
// SVD Line: 22237

//  <item> SFDITEM_FIELD__GPIOB_BSRR_BS15
//    <name> BS15 </name>
//    <w> 
//    <i> [Bit 15] WO (@ 0x40020418) Port x set bit y (y=  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOB_BSRR ) </loc>
//      <o.15..15> BS15
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOB_BSRR_BS14  ----------------------------------
// SVD Line: 22244

//  <item> SFDITEM_FIELD__GPIOB_BSRR_BS14
//    <name> BS14 </name>
//    <w> 
//    <i> [Bit 14] WO (@ 0x40020418) Port x set bit y (y=  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOB_BSRR ) </loc>
//      <o.14..14> BS14
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOB_BSRR_BS13  ----------------------------------
// SVD Line: 22251

//  <item> SFDITEM_FIELD__GPIOB_BSRR_BS13
//    <name> BS13 </name>
//    <w> 
//    <i> [Bit 13] WO (@ 0x40020418) Port x set bit y (y=  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOB_BSRR ) </loc>
//      <o.13..13> BS13
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOB_BSRR_BS12  ----------------------------------
// SVD Line: 22258

//  <item> SFDITEM_FIELD__GPIOB_BSRR_BS12
//    <name> BS12 </name>
//    <w> 
//    <i> [Bit 12] WO (@ 0x40020418) Port x set bit y (y=  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOB_BSRR ) </loc>
//      <o.12..12> BS12
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOB_BSRR_BS11  ----------------------------------
// SVD Line: 22265

//  <item> SFDITEM_FIELD__GPIOB_BSRR_BS11
//    <name> BS11 </name>
//    <w> 
//    <i> [Bit 11] WO (@ 0x40020418) Port x set bit y (y=  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOB_BSRR ) </loc>
//      <o.11..11> BS11
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOB_BSRR_BS10  ----------------------------------
// SVD Line: 22272

//  <item> SFDITEM_FIELD__GPIOB_BSRR_BS10
//    <name> BS10 </name>
//    <w> 
//    <i> [Bit 10] WO (@ 0x40020418) Port x set bit y (y=  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOB_BSRR ) </loc>
//      <o.10..10> BS10
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOB_BSRR_BS9  -----------------------------------
// SVD Line: 22279

//  <item> SFDITEM_FIELD__GPIOB_BSRR_BS9
//    <name> BS9 </name>
//    <w> 
//    <i> [Bit 9] WO (@ 0x40020418) Port x set bit y (y=  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOB_BSRR ) </loc>
//      <o.9..9> BS9
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOB_BSRR_BS8  -----------------------------------
// SVD Line: 22286

//  <item> SFDITEM_FIELD__GPIOB_BSRR_BS8
//    <name> BS8 </name>
//    <w> 
//    <i> [Bit 8] WO (@ 0x40020418) Port x set bit y (y=  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOB_BSRR ) </loc>
//      <o.8..8> BS8
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOB_BSRR_BS7  -----------------------------------
// SVD Line: 22293

//  <item> SFDITEM_FIELD__GPIOB_BSRR_BS7
//    <name> BS7 </name>
//    <w> 
//    <i> [Bit 7] WO (@ 0x40020418) Port x set bit y (y=  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOB_BSRR ) </loc>
//      <o.7..7> BS7
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOB_BSRR_BS6  -----------------------------------
// SVD Line: 22300

//  <item> SFDITEM_FIELD__GPIOB_BSRR_BS6
//    <name> BS6 </name>
//    <w> 
//    <i> [Bit 6] WO (@ 0x40020418) Port x set bit y (y=  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOB_BSRR ) </loc>
//      <o.6..6> BS6
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOB_BSRR_BS5  -----------------------------------
// SVD Line: 22307

//  <item> SFDITEM_FIELD__GPIOB_BSRR_BS5
//    <name> BS5 </name>
//    <w> 
//    <i> [Bit 5] WO (@ 0x40020418) Port x set bit y (y=  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOB_BSRR ) </loc>
//      <o.5..5> BS5
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOB_BSRR_BS4  -----------------------------------
// SVD Line: 22314

//  <item> SFDITEM_FIELD__GPIOB_BSRR_BS4
//    <name> BS4 </name>
//    <w> 
//    <i> [Bit 4] WO (@ 0x40020418) Port x set bit y (y=  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOB_BSRR ) </loc>
//      <o.4..4> BS4
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOB_BSRR_BS3  -----------------------------------
// SVD Line: 22321

//  <item> SFDITEM_FIELD__GPIOB_BSRR_BS3
//    <name> BS3 </name>
//    <w> 
//    <i> [Bit 3] WO (@ 0x40020418) Port x set bit y (y=  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOB_BSRR ) </loc>
//      <o.3..3> BS3
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOB_BSRR_BS2  -----------------------------------
// SVD Line: 22328

//  <item> SFDITEM_FIELD__GPIOB_BSRR_BS2
//    <name> BS2 </name>
//    <w> 
//    <i> [Bit 2] WO (@ 0x40020418) Port x set bit y (y=  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOB_BSRR ) </loc>
//      <o.2..2> BS2
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOB_BSRR_BS1  -----------------------------------
// SVD Line: 22335

//  <item> SFDITEM_FIELD__GPIOB_BSRR_BS1
//    <name> BS1 </name>
//    <w> 
//    <i> [Bit 1] WO (@ 0x40020418) Port x set bit y (y=  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOB_BSRR ) </loc>
//      <o.1..1> BS1
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOB_BSRR_BS0  -----------------------------------
// SVD Line: 22342

//  <item> SFDITEM_FIELD__GPIOB_BSRR_BS0
//    <name> BS0 </name>
//    <w> 
//    <i> [Bit 0] WO (@ 0x40020418) Port x set bit y (y=  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOB_BSRR ) </loc>
//      <o.0..0> BS0
//    </check>
//  </item>
//  


// -------------------------------  Register RTree: GPIOB_BSRR  -----------------------------------
// SVD Line: 22115

//  <rtree> SFDITEM_REG__GPIOB_BSRR
//    <name> BSRR </name>
//    <w> 
//    <i> [Bits 31..0] WO (@ 0x40020418) GPIO port bit set/reset  register </i>
//    <loc> ( (unsigned int)((GPIOB_BSRR >> 0) & 0xFFFFFFFF), ((GPIOB_BSRR = (GPIOB_BSRR & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__GPIOB_BSRR_BR15 </item>
//    <item> SFDITEM_FIELD__GPIOB_BSRR_BR14 </item>
//    <item> SFDITEM_FIELD__GPIOB_BSRR_BR13 </item>
//    <item> SFDITEM_FIELD__GPIOB_BSRR_BR12 </item>
//    <item> SFDITEM_FIELD__GPIOB_BSRR_BR11 </item>
//    <item> SFDITEM_FIELD__GPIOB_BSRR_BR10 </item>
//    <item> SFDITEM_FIELD__GPIOB_BSRR_BR9 </item>
//    <item> SFDITEM_FIELD__GPIOB_BSRR_BR8 </item>
//    <item> SFDITEM_FIELD__GPIOB_BSRR_BR7 </item>
//    <item> SFDITEM_FIELD__GPIOB_BSRR_BR6 </item>
//    <item> SFDITEM_FIELD__GPIOB_BSRR_BR5 </item>
//    <item> SFDITEM_FIELD__GPIOB_BSRR_BR4 </item>
//    <item> SFDITEM_FIELD__GPIOB_BSRR_BR3 </item>
//    <item> SFDITEM_FIELD__GPIOB_BSRR_BR2 </item>
//    <item> SFDITEM_FIELD__GPIOB_BSRR_BR1 </item>
//    <item> SFDITEM_FIELD__GPIOB_BSRR_BR0 </item>
//    <item> SFDITEM_FIELD__GPIOB_BSRR_BS15 </item>
//    <item> SFDITEM_FIELD__GPIOB_BSRR_BS14 </item>
//    <item> SFDITEM_FIELD__GPIOB_BSRR_BS13 </item>
//    <item> SFDITEM_FIELD__GPIOB_BSRR_BS12 </item>
//    <item> SFDITEM_FIELD__GPIOB_BSRR_BS11 </item>
//    <item> SFDITEM_FIELD__GPIOB_BSRR_BS10 </item>
//    <item> SFDITEM_FIELD__GPIOB_BSRR_BS9 </item>
//    <item> SFDITEM_FIELD__GPIOB_BSRR_BS8 </item>
//    <item> SFDITEM_FIELD__GPIOB_BSRR_BS7 </item>
//    <item> SFDITEM_FIELD__GPIOB_BSRR_BS6 </item>
//    <item> SFDITEM_FIELD__GPIOB_BSRR_BS5 </item>
//    <item> SFDITEM_FIELD__GPIOB_BSRR_BS4 </item>
//    <item> SFDITEM_FIELD__GPIOB_BSRR_BS3 </item>
//    <item> SFDITEM_FIELD__GPIOB_BSRR_BS2 </item>
//    <item> SFDITEM_FIELD__GPIOB_BSRR_BS1 </item>
//    <item> SFDITEM_FIELD__GPIOB_BSRR_BS0 </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: GPIOB_LCKR  -------------------------------
// SVD Line: 22351

unsigned int GPIOB_LCKR __AT (0x4002041C);



// -------------------------------  Field Item: GPIOB_LCKR_LCKK  ----------------------------------
// SVD Line: 22361

//  <item> SFDITEM_FIELD__GPIOB_LCKR_LCKK
//    <name> LCKK </name>
//    <rw> 
//    <i> [Bit 16] RW (@ 0x4002041C) Port x lock bit y (y=  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOB_LCKR ) </loc>
//      <o.16..16> LCKK
//    </check>
//  </item>
//  


// ------------------------------  Field Item: GPIOB_LCKR_LCK15  ----------------------------------
// SVD Line: 22368

//  <item> SFDITEM_FIELD__GPIOB_LCKR_LCK15
//    <name> LCK15 </name>
//    <rw> 
//    <i> [Bit 15] RW (@ 0x4002041C) Port x lock bit y (y=  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOB_LCKR ) </loc>
//      <o.15..15> LCK15
//    </check>
//  </item>
//  


// ------------------------------  Field Item: GPIOB_LCKR_LCK14  ----------------------------------
// SVD Line: 22375

//  <item> SFDITEM_FIELD__GPIOB_LCKR_LCK14
//    <name> LCK14 </name>
//    <rw> 
//    <i> [Bit 14] RW (@ 0x4002041C) Port x lock bit y (y=  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOB_LCKR ) </loc>
//      <o.14..14> LCK14
//    </check>
//  </item>
//  


// ------------------------------  Field Item: GPIOB_LCKR_LCK13  ----------------------------------
// SVD Line: 22382

//  <item> SFDITEM_FIELD__GPIOB_LCKR_LCK13
//    <name> LCK13 </name>
//    <rw> 
//    <i> [Bit 13] RW (@ 0x4002041C) Port x lock bit y (y=  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOB_LCKR ) </loc>
//      <o.13..13> LCK13
//    </check>
//  </item>
//  


// ------------------------------  Field Item: GPIOB_LCKR_LCK12  ----------------------------------
// SVD Line: 22389

//  <item> SFDITEM_FIELD__GPIOB_LCKR_LCK12
//    <name> LCK12 </name>
//    <rw> 
//    <i> [Bit 12] RW (@ 0x4002041C) Port x lock bit y (y=  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOB_LCKR ) </loc>
//      <o.12..12> LCK12
//    </check>
//  </item>
//  


// ------------------------------  Field Item: GPIOB_LCKR_LCK11  ----------------------------------
// SVD Line: 22396

//  <item> SFDITEM_FIELD__GPIOB_LCKR_LCK11
//    <name> LCK11 </name>
//    <rw> 
//    <i> [Bit 11] RW (@ 0x4002041C) Port x lock bit y (y=  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOB_LCKR ) </loc>
//      <o.11..11> LCK11
//    </check>
//  </item>
//  


// ------------------------------  Field Item: GPIOB_LCKR_LCK10  ----------------------------------
// SVD Line: 22403

//  <item> SFDITEM_FIELD__GPIOB_LCKR_LCK10
//    <name> LCK10 </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x4002041C) Port x lock bit y (y=  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOB_LCKR ) </loc>
//      <o.10..10> LCK10
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOB_LCKR_LCK9  ----------------------------------
// SVD Line: 22410

//  <item> SFDITEM_FIELD__GPIOB_LCKR_LCK9
//    <name> LCK9 </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x4002041C) Port x lock bit y (y=  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOB_LCKR ) </loc>
//      <o.9..9> LCK9
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOB_LCKR_LCK8  ----------------------------------
// SVD Line: 22417

//  <item> SFDITEM_FIELD__GPIOB_LCKR_LCK8
//    <name> LCK8 </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x4002041C) Port x lock bit y (y=  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOB_LCKR ) </loc>
//      <o.8..8> LCK8
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOB_LCKR_LCK7  ----------------------------------
// SVD Line: 22424

//  <item> SFDITEM_FIELD__GPIOB_LCKR_LCK7
//    <name> LCK7 </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x4002041C) Port x lock bit y (y=  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOB_LCKR ) </loc>
//      <o.7..7> LCK7
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOB_LCKR_LCK6  ----------------------------------
// SVD Line: 22431

//  <item> SFDITEM_FIELD__GPIOB_LCKR_LCK6
//    <name> LCK6 </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x4002041C) Port x lock bit y (y=  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOB_LCKR ) </loc>
//      <o.6..6> LCK6
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOB_LCKR_LCK5  ----------------------------------
// SVD Line: 22438

//  <item> SFDITEM_FIELD__GPIOB_LCKR_LCK5
//    <name> LCK5 </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x4002041C) Port x lock bit y (y=  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOB_LCKR ) </loc>
//      <o.5..5> LCK5
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOB_LCKR_LCK4  ----------------------------------
// SVD Line: 22445

//  <item> SFDITEM_FIELD__GPIOB_LCKR_LCK4
//    <name> LCK4 </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x4002041C) Port x lock bit y (y=  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOB_LCKR ) </loc>
//      <o.4..4> LCK4
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOB_LCKR_LCK3  ----------------------------------
// SVD Line: 22452

//  <item> SFDITEM_FIELD__GPIOB_LCKR_LCK3
//    <name> LCK3 </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x4002041C) Port x lock bit y (y=  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOB_LCKR ) </loc>
//      <o.3..3> LCK3
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOB_LCKR_LCK2  ----------------------------------
// SVD Line: 22459

//  <item> SFDITEM_FIELD__GPIOB_LCKR_LCK2
//    <name> LCK2 </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x4002041C) Port x lock bit y (y=  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOB_LCKR ) </loc>
//      <o.2..2> LCK2
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOB_LCKR_LCK1  ----------------------------------
// SVD Line: 22466

//  <item> SFDITEM_FIELD__GPIOB_LCKR_LCK1
//    <name> LCK1 </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x4002041C) Port x lock bit y (y=  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOB_LCKR ) </loc>
//      <o.1..1> LCK1
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOB_LCKR_LCK0  ----------------------------------
// SVD Line: 22473

//  <item> SFDITEM_FIELD__GPIOB_LCKR_LCK0
//    <name> LCK0 </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x4002041C) Port x lock bit y (y=  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOB_LCKR ) </loc>
//      <o.0..0> LCK0
//    </check>
//  </item>
//  


// -------------------------------  Register RTree: GPIOB_LCKR  -----------------------------------
// SVD Line: 22351

//  <rtree> SFDITEM_REG__GPIOB_LCKR
//    <name> LCKR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4002041C) GPIO port configuration lock  register </i>
//    <loc> ( (unsigned int)((GPIOB_LCKR >> 0) & 0xFFFFFFFF), ((GPIOB_LCKR = (GPIOB_LCKR & ~(0x1FFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1FFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__GPIOB_LCKR_LCKK </item>
//    <item> SFDITEM_FIELD__GPIOB_LCKR_LCK15 </item>
//    <item> SFDITEM_FIELD__GPIOB_LCKR_LCK14 </item>
//    <item> SFDITEM_FIELD__GPIOB_LCKR_LCK13 </item>
//    <item> SFDITEM_FIELD__GPIOB_LCKR_LCK12 </item>
//    <item> SFDITEM_FIELD__GPIOB_LCKR_LCK11 </item>
//    <item> SFDITEM_FIELD__GPIOB_LCKR_LCK10 </item>
//    <item> SFDITEM_FIELD__GPIOB_LCKR_LCK9 </item>
//    <item> SFDITEM_FIELD__GPIOB_LCKR_LCK8 </item>
//    <item> SFDITEM_FIELD__GPIOB_LCKR_LCK7 </item>
//    <item> SFDITEM_FIELD__GPIOB_LCKR_LCK6 </item>
//    <item> SFDITEM_FIELD__GPIOB_LCKR_LCK5 </item>
//    <item> SFDITEM_FIELD__GPIOB_LCKR_LCK4 </item>
//    <item> SFDITEM_FIELD__GPIOB_LCKR_LCK3 </item>
//    <item> SFDITEM_FIELD__GPIOB_LCKR_LCK2 </item>
//    <item> SFDITEM_FIELD__GPIOB_LCKR_LCK1 </item>
//    <item> SFDITEM_FIELD__GPIOB_LCKR_LCK0 </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: GPIOB_AFRL  -------------------------------
// SVD Line: 22482

unsigned int GPIOB_AFRL __AT (0x40020420);



// ------------------------------  Field Item: GPIOB_AFRL_AFRL7  ----------------------------------
// SVD Line: 22492

//  <item> SFDITEM_FIELD__GPIOB_AFRL_AFRL7
//    <name> AFRL7 </name>
//    <rw> 
//    <i> [Bits 31..28] RW (@ 0x40020420) Alternate function selection for port x  bit y (y = 0..7) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOB_AFRL >> 28) & 0xF), ((GPIOB_AFRL = (GPIOB_AFRL & ~(0xFUL << 28 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 28 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: GPIOB_AFRL_AFRL6  ----------------------------------
// SVD Line: 22499

//  <item> SFDITEM_FIELD__GPIOB_AFRL_AFRL6
//    <name> AFRL6 </name>
//    <rw> 
//    <i> [Bits 27..24] RW (@ 0x40020420) Alternate function selection for port x  bit y (y = 0..7) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOB_AFRL >> 24) & 0xF), ((GPIOB_AFRL = (GPIOB_AFRL & ~(0xFUL << 24 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 24 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: GPIOB_AFRL_AFRL5  ----------------------------------
// SVD Line: 22506

//  <item> SFDITEM_FIELD__GPIOB_AFRL_AFRL5
//    <name> AFRL5 </name>
//    <rw> 
//    <i> [Bits 23..20] RW (@ 0x40020420) Alternate function selection for port x  bit y (y = 0..7) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOB_AFRL >> 20) & 0xF), ((GPIOB_AFRL = (GPIOB_AFRL & ~(0xFUL << 20 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 20 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: GPIOB_AFRL_AFRL4  ----------------------------------
// SVD Line: 22513

//  <item> SFDITEM_FIELD__GPIOB_AFRL_AFRL4
//    <name> AFRL4 </name>
//    <rw> 
//    <i> [Bits 19..16] RW (@ 0x40020420) Alternate function selection for port x  bit y (y = 0..7) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOB_AFRL >> 16) & 0xF), ((GPIOB_AFRL = (GPIOB_AFRL & ~(0xFUL << 16 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 16 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: GPIOB_AFRL_AFRL3  ----------------------------------
// SVD Line: 22520

//  <item> SFDITEM_FIELD__GPIOB_AFRL_AFRL3
//    <name> AFRL3 </name>
//    <rw> 
//    <i> [Bits 15..12] RW (@ 0x40020420) Alternate function selection for port x  bit y (y = 0..7) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOB_AFRL >> 12) & 0xF), ((GPIOB_AFRL = (GPIOB_AFRL & ~(0xFUL << 12 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 12 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: GPIOB_AFRL_AFRL2  ----------------------------------
// SVD Line: 22527

//  <item> SFDITEM_FIELD__GPIOB_AFRL_AFRL2
//    <name> AFRL2 </name>
//    <rw> 
//    <i> [Bits 11..8] RW (@ 0x40020420) Alternate function selection for port x  bit y (y = 0..7) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOB_AFRL >> 8) & 0xF), ((GPIOB_AFRL = (GPIOB_AFRL & ~(0xFUL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: GPIOB_AFRL_AFRL1  ----------------------------------
// SVD Line: 22534

//  <item> SFDITEM_FIELD__GPIOB_AFRL_AFRL1
//    <name> AFRL1 </name>
//    <rw> 
//    <i> [Bits 7..4] RW (@ 0x40020420) Alternate function selection for port x  bit y (y = 0..7) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOB_AFRL >> 4) & 0xF), ((GPIOB_AFRL = (GPIOB_AFRL & ~(0xFUL << 4 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 4 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: GPIOB_AFRL_AFRL0  ----------------------------------
// SVD Line: 22541

//  <item> SFDITEM_FIELD__GPIOB_AFRL_AFRL0
//    <name> AFRL0 </name>
//    <rw> 
//    <i> [Bits 3..0] RW (@ 0x40020420) Alternate function selection for port x  bit y (y = 0..7) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOB_AFRL >> 0) & 0xF), ((GPIOB_AFRL = (GPIOB_AFRL & ~(0xFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: GPIOB_AFRL  -----------------------------------
// SVD Line: 22482

//  <rtree> SFDITEM_REG__GPIOB_AFRL
//    <name> AFRL </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40020420) GPIO alternate function low  register </i>
//    <loc> ( (unsigned int)((GPIOB_AFRL >> 0) & 0xFFFFFFFF), ((GPIOB_AFRL = (GPIOB_AFRL & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__GPIOB_AFRL_AFRL7 </item>
//    <item> SFDITEM_FIELD__GPIOB_AFRL_AFRL6 </item>
//    <item> SFDITEM_FIELD__GPIOB_AFRL_AFRL5 </item>
//    <item> SFDITEM_FIELD__GPIOB_AFRL_AFRL4 </item>
//    <item> SFDITEM_FIELD__GPIOB_AFRL_AFRL3 </item>
//    <item> SFDITEM_FIELD__GPIOB_AFRL_AFRL2 </item>
//    <item> SFDITEM_FIELD__GPIOB_AFRL_AFRL1 </item>
//    <item> SFDITEM_FIELD__GPIOB_AFRL_AFRL0 </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: GPIOB_AFRH  -------------------------------
// SVD Line: 22550

unsigned int GPIOB_AFRH __AT (0x40020424);



// ------------------------------  Field Item: GPIOB_AFRH_AFRH15  ---------------------------------
// SVD Line: 22560

//  <item> SFDITEM_FIELD__GPIOB_AFRH_AFRH15
//    <name> AFRH15 </name>
//    <rw> 
//    <i> [Bits 31..28] RW (@ 0x40020424) Alternate function selection for port x  bit y (y = 8..15) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOB_AFRH >> 28) & 0xF), ((GPIOB_AFRH = (GPIOB_AFRH & ~(0xFUL << 28 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 28 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: GPIOB_AFRH_AFRH14  ---------------------------------
// SVD Line: 22567

//  <item> SFDITEM_FIELD__GPIOB_AFRH_AFRH14
//    <name> AFRH14 </name>
//    <rw> 
//    <i> [Bits 27..24] RW (@ 0x40020424) Alternate function selection for port x  bit y (y = 8..15) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOB_AFRH >> 24) & 0xF), ((GPIOB_AFRH = (GPIOB_AFRH & ~(0xFUL << 24 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 24 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: GPIOB_AFRH_AFRH13  ---------------------------------
// SVD Line: 22574

//  <item> SFDITEM_FIELD__GPIOB_AFRH_AFRH13
//    <name> AFRH13 </name>
//    <rw> 
//    <i> [Bits 23..20] RW (@ 0x40020424) Alternate function selection for port x  bit y (y = 8..15) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOB_AFRH >> 20) & 0xF), ((GPIOB_AFRH = (GPIOB_AFRH & ~(0xFUL << 20 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 20 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: GPIOB_AFRH_AFRH12  ---------------------------------
// SVD Line: 22581

//  <item> SFDITEM_FIELD__GPIOB_AFRH_AFRH12
//    <name> AFRH12 </name>
//    <rw> 
//    <i> [Bits 19..16] RW (@ 0x40020424) Alternate function selection for port x  bit y (y = 8..15) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOB_AFRH >> 16) & 0xF), ((GPIOB_AFRH = (GPIOB_AFRH & ~(0xFUL << 16 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 16 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: GPIOB_AFRH_AFRH11  ---------------------------------
// SVD Line: 22588

//  <item> SFDITEM_FIELD__GPIOB_AFRH_AFRH11
//    <name> AFRH11 </name>
//    <rw> 
//    <i> [Bits 15..12] RW (@ 0x40020424) Alternate function selection for port x  bit y (y = 8..15) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOB_AFRH >> 12) & 0xF), ((GPIOB_AFRH = (GPIOB_AFRH & ~(0xFUL << 12 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 12 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: GPIOB_AFRH_AFRH10  ---------------------------------
// SVD Line: 22595

//  <item> SFDITEM_FIELD__GPIOB_AFRH_AFRH10
//    <name> AFRH10 </name>
//    <rw> 
//    <i> [Bits 11..8] RW (@ 0x40020424) Alternate function selection for port x  bit y (y = 8..15) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOB_AFRH >> 8) & 0xF), ((GPIOB_AFRH = (GPIOB_AFRH & ~(0xFUL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: GPIOB_AFRH_AFRH9  ----------------------------------
// SVD Line: 22602

//  <item> SFDITEM_FIELD__GPIOB_AFRH_AFRH9
//    <name> AFRH9 </name>
//    <rw> 
//    <i> [Bits 7..4] RW (@ 0x40020424) Alternate function selection for port x  bit y (y = 8..15) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOB_AFRH >> 4) & 0xF), ((GPIOB_AFRH = (GPIOB_AFRH & ~(0xFUL << 4 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 4 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: GPIOB_AFRH_AFRH8  ----------------------------------
// SVD Line: 22609

//  <item> SFDITEM_FIELD__GPIOB_AFRH_AFRH8
//    <name> AFRH8 </name>
//    <rw> 
//    <i> [Bits 3..0] RW (@ 0x40020424) Alternate function selection for port x  bit y (y = 8..15) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOB_AFRH >> 0) & 0xF), ((GPIOB_AFRH = (GPIOB_AFRH & ~(0xFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: GPIOB_AFRH  -----------------------------------
// SVD Line: 22550

//  <rtree> SFDITEM_REG__GPIOB_AFRH
//    <name> AFRH </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40020424) GPIO alternate function high  register </i>
//    <loc> ( (unsigned int)((GPIOB_AFRH >> 0) & 0xFFFFFFFF), ((GPIOB_AFRH = (GPIOB_AFRH & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__GPIOB_AFRH_AFRH15 </item>
//    <item> SFDITEM_FIELD__GPIOB_AFRH_AFRH14 </item>
//    <item> SFDITEM_FIELD__GPIOB_AFRH_AFRH13 </item>
//    <item> SFDITEM_FIELD__GPIOB_AFRH_AFRH12 </item>
//    <item> SFDITEM_FIELD__GPIOB_AFRH_AFRH11 </item>
//    <item> SFDITEM_FIELD__GPIOB_AFRH_AFRH10 </item>
//    <item> SFDITEM_FIELD__GPIOB_AFRH_AFRH9 </item>
//    <item> SFDITEM_FIELD__GPIOB_AFRH_AFRH8 </item>
//  </rtree>
//  


// ---------------------------------  Peripheral View: GPIOB  -------------------------------------
// SVD Line: 21358

//  <view> GPIOB
//    <name> GPIOB </name>
//    <item> SFDITEM_REG__GPIOB_MODER </item>
//    <item> SFDITEM_REG__GPIOB_OTYPER </item>
//    <item> SFDITEM_REG__GPIOB_OSPEEDR </item>
//    <item> SFDITEM_REG__GPIOB_PUPDR </item>
//    <item> SFDITEM_REG__GPIOB_IDR </item>
//    <item> SFDITEM_REG__GPIOB_ODR </item>
//    <item> SFDITEM_REG__GPIOB_BSRR </item>
//    <item> SFDITEM_REG__GPIOB_LCKR </item>
//    <item> SFDITEM_REG__GPIOB_AFRL </item>
//    <item> SFDITEM_REG__GPIOB_AFRH </item>
//  </view>
//  


// ---------------------------  Register Item Address: GPIOA_MODER  -------------------------------
// SVD Line: 22636

unsigned int GPIOA_MODER __AT (0x40020000);



// -----------------------------  Field Item: GPIOA_MODER_MODER15  --------------------------------
// SVD Line: 22645

//  <item> SFDITEM_FIELD__GPIOA_MODER_MODER15
//    <name> MODER15 </name>
//    <rw> 
//    <i> [Bits 31..30] RW (@ 0x40020000) Port x configuration bits (y =  0..15) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOA_MODER >> 30) & 0x3), ((GPIOA_MODER = (GPIOA_MODER & ~(0x3UL << 30 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 30 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: GPIOA_MODER_MODER14  --------------------------------
// SVD Line: 22652

//  <item> SFDITEM_FIELD__GPIOA_MODER_MODER14
//    <name> MODER14 </name>
//    <rw> 
//    <i> [Bits 29..28] RW (@ 0x40020000) Port x configuration bits (y =  0..15) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOA_MODER >> 28) & 0x3), ((GPIOA_MODER = (GPIOA_MODER & ~(0x3UL << 28 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 28 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: GPIOA_MODER_MODER13  --------------------------------
// SVD Line: 22659

//  <item> SFDITEM_FIELD__GPIOA_MODER_MODER13
//    <name> MODER13 </name>
//    <rw> 
//    <i> [Bits 27..26] RW (@ 0x40020000) Port x configuration bits (y =  0..15) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOA_MODER >> 26) & 0x3), ((GPIOA_MODER = (GPIOA_MODER & ~(0x3UL << 26 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 26 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: GPIOA_MODER_MODER12  --------------------------------
// SVD Line: 22666

//  <item> SFDITEM_FIELD__GPIOA_MODER_MODER12
//    <name> MODER12 </name>
//    <rw> 
//    <i> [Bits 25..24] RW (@ 0x40020000) Port x configuration bits (y =  0..15) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOA_MODER >> 24) & 0x3), ((GPIOA_MODER = (GPIOA_MODER & ~(0x3UL << 24 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 24 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: GPIOA_MODER_MODER11  --------------------------------
// SVD Line: 22673

//  <item> SFDITEM_FIELD__GPIOA_MODER_MODER11
//    <name> MODER11 </name>
//    <rw> 
//    <i> [Bits 23..22] RW (@ 0x40020000) Port x configuration bits (y =  0..15) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOA_MODER >> 22) & 0x3), ((GPIOA_MODER = (GPIOA_MODER & ~(0x3UL << 22 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 22 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: GPIOA_MODER_MODER10  --------------------------------
// SVD Line: 22680

//  <item> SFDITEM_FIELD__GPIOA_MODER_MODER10
//    <name> MODER10 </name>
//    <rw> 
//    <i> [Bits 21..20] RW (@ 0x40020000) Port x configuration bits (y =  0..15) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOA_MODER >> 20) & 0x3), ((GPIOA_MODER = (GPIOA_MODER & ~(0x3UL << 20 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 20 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: GPIOA_MODER_MODER9  ---------------------------------
// SVD Line: 22687

//  <item> SFDITEM_FIELD__GPIOA_MODER_MODER9
//    <name> MODER9 </name>
//    <rw> 
//    <i> [Bits 19..18] RW (@ 0x40020000) Port x configuration bits (y =  0..15) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOA_MODER >> 18) & 0x3), ((GPIOA_MODER = (GPIOA_MODER & ~(0x3UL << 18 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 18 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: GPIOA_MODER_MODER8  ---------------------------------
// SVD Line: 22694

//  <item> SFDITEM_FIELD__GPIOA_MODER_MODER8
//    <name> MODER8 </name>
//    <rw> 
//    <i> [Bits 17..16] RW (@ 0x40020000) Port x configuration bits (y =  0..15) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOA_MODER >> 16) & 0x3), ((GPIOA_MODER = (GPIOA_MODER & ~(0x3UL << 16 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 16 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: GPIOA_MODER_MODER7  ---------------------------------
// SVD Line: 22701

//  <item> SFDITEM_FIELD__GPIOA_MODER_MODER7
//    <name> MODER7 </name>
//    <rw> 
//    <i> [Bits 15..14] RW (@ 0x40020000) Port x configuration bits (y =  0..15) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOA_MODER >> 14) & 0x3), ((GPIOA_MODER = (GPIOA_MODER & ~(0x3UL << 14 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 14 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: GPIOA_MODER_MODER6  ---------------------------------
// SVD Line: 22708

//  <item> SFDITEM_FIELD__GPIOA_MODER_MODER6
//    <name> MODER6 </name>
//    <rw> 
//    <i> [Bits 13..12] RW (@ 0x40020000) Port x configuration bits (y =  0..15) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOA_MODER >> 12) & 0x3), ((GPIOA_MODER = (GPIOA_MODER & ~(0x3UL << 12 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 12 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: GPIOA_MODER_MODER5  ---------------------------------
// SVD Line: 22715

//  <item> SFDITEM_FIELD__GPIOA_MODER_MODER5
//    <name> MODER5 </name>
//    <rw> 
//    <i> [Bits 11..10] RW (@ 0x40020000) Port x configuration bits (y =  0..15) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOA_MODER >> 10) & 0x3), ((GPIOA_MODER = (GPIOA_MODER & ~(0x3UL << 10 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 10 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: GPIOA_MODER_MODER4  ---------------------------------
// SVD Line: 22722

//  <item> SFDITEM_FIELD__GPIOA_MODER_MODER4
//    <name> MODER4 </name>
//    <rw> 
//    <i> [Bits 9..8] RW (@ 0x40020000) Port x configuration bits (y =  0..15) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOA_MODER >> 8) & 0x3), ((GPIOA_MODER = (GPIOA_MODER & ~(0x3UL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: GPIOA_MODER_MODER3  ---------------------------------
// SVD Line: 22729

//  <item> SFDITEM_FIELD__GPIOA_MODER_MODER3
//    <name> MODER3 </name>
//    <rw> 
//    <i> [Bits 7..6] RW (@ 0x40020000) Port x configuration bits (y =  0..15) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOA_MODER >> 6) & 0x3), ((GPIOA_MODER = (GPIOA_MODER & ~(0x3UL << 6 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 6 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: GPIOA_MODER_MODER2  ---------------------------------
// SVD Line: 22736

//  <item> SFDITEM_FIELD__GPIOA_MODER_MODER2
//    <name> MODER2 </name>
//    <rw> 
//    <i> [Bits 5..4] RW (@ 0x40020000) Port x configuration bits (y =  0..15) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOA_MODER >> 4) & 0x3), ((GPIOA_MODER = (GPIOA_MODER & ~(0x3UL << 4 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 4 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: GPIOA_MODER_MODER1  ---------------------------------
// SVD Line: 22743

//  <item> SFDITEM_FIELD__GPIOA_MODER_MODER1
//    <name> MODER1 </name>
//    <rw> 
//    <i> [Bits 3..2] RW (@ 0x40020000) Port x configuration bits (y =  0..15) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOA_MODER >> 2) & 0x3), ((GPIOA_MODER = (GPIOA_MODER & ~(0x3UL << 2 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 2 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: GPIOA_MODER_MODER0  ---------------------------------
// SVD Line: 22750

//  <item> SFDITEM_FIELD__GPIOA_MODER_MODER0
//    <name> MODER0 </name>
//    <rw> 
//    <i> [Bits 1..0] RW (@ 0x40020000) Port x configuration bits (y =  0..15) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOA_MODER >> 0) & 0x3), ((GPIOA_MODER = (GPIOA_MODER & ~(0x3UL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: GPIOA_MODER  ----------------------------------
// SVD Line: 22636

//  <rtree> SFDITEM_REG__GPIOA_MODER
//    <name> MODER </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40020000) GPIO port mode register </i>
//    <loc> ( (unsigned int)((GPIOA_MODER >> 0) & 0xFFFFFFFF), ((GPIOA_MODER = (GPIOA_MODER & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__GPIOA_MODER_MODER15 </item>
//    <item> SFDITEM_FIELD__GPIOA_MODER_MODER14 </item>
//    <item> SFDITEM_FIELD__GPIOA_MODER_MODER13 </item>
//    <item> SFDITEM_FIELD__GPIOA_MODER_MODER12 </item>
//    <item> SFDITEM_FIELD__GPIOA_MODER_MODER11 </item>
//    <item> SFDITEM_FIELD__GPIOA_MODER_MODER10 </item>
//    <item> SFDITEM_FIELD__GPIOA_MODER_MODER9 </item>
//    <item> SFDITEM_FIELD__GPIOA_MODER_MODER8 </item>
//    <item> SFDITEM_FIELD__GPIOA_MODER_MODER7 </item>
//    <item> SFDITEM_FIELD__GPIOA_MODER_MODER6 </item>
//    <item> SFDITEM_FIELD__GPIOA_MODER_MODER5 </item>
//    <item> SFDITEM_FIELD__GPIOA_MODER_MODER4 </item>
//    <item> SFDITEM_FIELD__GPIOA_MODER_MODER3 </item>
//    <item> SFDITEM_FIELD__GPIOA_MODER_MODER2 </item>
//    <item> SFDITEM_FIELD__GPIOA_MODER_MODER1 </item>
//    <item> SFDITEM_FIELD__GPIOA_MODER_MODER0 </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: GPIOA_OTYPER  ------------------------------
// SVD Line: 22759

unsigned int GPIOA_OTYPER __AT (0x40020004);



// ------------------------------  Field Item: GPIOA_OTYPER_OT15  ---------------------------------
// SVD Line: 22768

//  <item> SFDITEM_FIELD__GPIOA_OTYPER_OT15
//    <name> OT15 </name>
//    <rw> 
//    <i> [Bit 15] RW (@ 0x40020004) Port x configuration bits (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOA_OTYPER ) </loc>
//      <o.15..15> OT15
//    </check>
//  </item>
//  


// ------------------------------  Field Item: GPIOA_OTYPER_OT14  ---------------------------------
// SVD Line: 22775

//  <item> SFDITEM_FIELD__GPIOA_OTYPER_OT14
//    <name> OT14 </name>
//    <rw> 
//    <i> [Bit 14] RW (@ 0x40020004) Port x configuration bits (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOA_OTYPER ) </loc>
//      <o.14..14> OT14
//    </check>
//  </item>
//  


// ------------------------------  Field Item: GPIOA_OTYPER_OT13  ---------------------------------
// SVD Line: 22782

//  <item> SFDITEM_FIELD__GPIOA_OTYPER_OT13
//    <name> OT13 </name>
//    <rw> 
//    <i> [Bit 13] RW (@ 0x40020004) Port x configuration bits (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOA_OTYPER ) </loc>
//      <o.13..13> OT13
//    </check>
//  </item>
//  


// ------------------------------  Field Item: GPIOA_OTYPER_OT12  ---------------------------------
// SVD Line: 22789

//  <item> SFDITEM_FIELD__GPIOA_OTYPER_OT12
//    <name> OT12 </name>
//    <rw> 
//    <i> [Bit 12] RW (@ 0x40020004) Port x configuration bits (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOA_OTYPER ) </loc>
//      <o.12..12> OT12
//    </check>
//  </item>
//  


// ------------------------------  Field Item: GPIOA_OTYPER_OT11  ---------------------------------
// SVD Line: 22796

//  <item> SFDITEM_FIELD__GPIOA_OTYPER_OT11
//    <name> OT11 </name>
//    <rw> 
//    <i> [Bit 11] RW (@ 0x40020004) Port x configuration bits (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOA_OTYPER ) </loc>
//      <o.11..11> OT11
//    </check>
//  </item>
//  


// ------------------------------  Field Item: GPIOA_OTYPER_OT10  ---------------------------------
// SVD Line: 22803

//  <item> SFDITEM_FIELD__GPIOA_OTYPER_OT10
//    <name> OT10 </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x40020004) Port x configuration bits (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOA_OTYPER ) </loc>
//      <o.10..10> OT10
//    </check>
//  </item>
//  


// ------------------------------  Field Item: GPIOA_OTYPER_OT9  ----------------------------------
// SVD Line: 22810

//  <item> SFDITEM_FIELD__GPIOA_OTYPER_OT9
//    <name> OT9 </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x40020004) Port x configuration bits (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOA_OTYPER ) </loc>
//      <o.9..9> OT9
//    </check>
//  </item>
//  


// ------------------------------  Field Item: GPIOA_OTYPER_OT8  ----------------------------------
// SVD Line: 22817

//  <item> SFDITEM_FIELD__GPIOA_OTYPER_OT8
//    <name> OT8 </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x40020004) Port x configuration bits (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOA_OTYPER ) </loc>
//      <o.8..8> OT8
//    </check>
//  </item>
//  


// ------------------------------  Field Item: GPIOA_OTYPER_OT7  ----------------------------------
// SVD Line: 22824

//  <item> SFDITEM_FIELD__GPIOA_OTYPER_OT7
//    <name> OT7 </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x40020004) Port x configuration bits (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOA_OTYPER ) </loc>
//      <o.7..7> OT7
//    </check>
//  </item>
//  


// ------------------------------  Field Item: GPIOA_OTYPER_OT6  ----------------------------------
// SVD Line: 22831

//  <item> SFDITEM_FIELD__GPIOA_OTYPER_OT6
//    <name> OT6 </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x40020004) Port x configuration bits (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOA_OTYPER ) </loc>
//      <o.6..6> OT6
//    </check>
//  </item>
//  


// ------------------------------  Field Item: GPIOA_OTYPER_OT5  ----------------------------------
// SVD Line: 22838

//  <item> SFDITEM_FIELD__GPIOA_OTYPER_OT5
//    <name> OT5 </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x40020004) Port x configuration bits (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOA_OTYPER ) </loc>
//      <o.5..5> OT5
//    </check>
//  </item>
//  


// ------------------------------  Field Item: GPIOA_OTYPER_OT4  ----------------------------------
// SVD Line: 22845

//  <item> SFDITEM_FIELD__GPIOA_OTYPER_OT4
//    <name> OT4 </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x40020004) Port x configuration bits (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOA_OTYPER ) </loc>
//      <o.4..4> OT4
//    </check>
//  </item>
//  


// ------------------------------  Field Item: GPIOA_OTYPER_OT3  ----------------------------------
// SVD Line: 22852

//  <item> SFDITEM_FIELD__GPIOA_OTYPER_OT3
//    <name> OT3 </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x40020004) Port x configuration bits (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOA_OTYPER ) </loc>
//      <o.3..3> OT3
//    </check>
//  </item>
//  


// ------------------------------  Field Item: GPIOA_OTYPER_OT2  ----------------------------------
// SVD Line: 22859

//  <item> SFDITEM_FIELD__GPIOA_OTYPER_OT2
//    <name> OT2 </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x40020004) Port x configuration bits (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOA_OTYPER ) </loc>
//      <o.2..2> OT2
//    </check>
//  </item>
//  


// ------------------------------  Field Item: GPIOA_OTYPER_OT1  ----------------------------------
// SVD Line: 22866

//  <item> SFDITEM_FIELD__GPIOA_OTYPER_OT1
//    <name> OT1 </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x40020004) Port x configuration bits (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOA_OTYPER ) </loc>
//      <o.1..1> OT1
//    </check>
//  </item>
//  


// ------------------------------  Field Item: GPIOA_OTYPER_OT0  ----------------------------------
// SVD Line: 22873

//  <item> SFDITEM_FIELD__GPIOA_OTYPER_OT0
//    <name> OT0 </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40020004) Port x configuration bits (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOA_OTYPER ) </loc>
//      <o.0..0> OT0
//    </check>
//  </item>
//  


// ------------------------------  Register RTree: GPIOA_OTYPER  ----------------------------------
// SVD Line: 22759

//  <rtree> SFDITEM_REG__GPIOA_OTYPER
//    <name> OTYPER </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40020004) GPIO port output type register </i>
//    <loc> ( (unsigned int)((GPIOA_OTYPER >> 0) & 0xFFFFFFFF), ((GPIOA_OTYPER = (GPIOA_OTYPER & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__GPIOA_OTYPER_OT15 </item>
//    <item> SFDITEM_FIELD__GPIOA_OTYPER_OT14 </item>
//    <item> SFDITEM_FIELD__GPIOA_OTYPER_OT13 </item>
//    <item> SFDITEM_FIELD__GPIOA_OTYPER_OT12 </item>
//    <item> SFDITEM_FIELD__GPIOA_OTYPER_OT11 </item>
//    <item> SFDITEM_FIELD__GPIOA_OTYPER_OT10 </item>
//    <item> SFDITEM_FIELD__GPIOA_OTYPER_OT9 </item>
//    <item> SFDITEM_FIELD__GPIOA_OTYPER_OT8 </item>
//    <item> SFDITEM_FIELD__GPIOA_OTYPER_OT7 </item>
//    <item> SFDITEM_FIELD__GPIOA_OTYPER_OT6 </item>
//    <item> SFDITEM_FIELD__GPIOA_OTYPER_OT5 </item>
//    <item> SFDITEM_FIELD__GPIOA_OTYPER_OT4 </item>
//    <item> SFDITEM_FIELD__GPIOA_OTYPER_OT3 </item>
//    <item> SFDITEM_FIELD__GPIOA_OTYPER_OT2 </item>
//    <item> SFDITEM_FIELD__GPIOA_OTYPER_OT1 </item>
//    <item> SFDITEM_FIELD__GPIOA_OTYPER_OT0 </item>
//  </rtree>
//  


// --------------------------  Register Item Address: GPIOA_OSPEEDR  ------------------------------
// SVD Line: 22882

unsigned int GPIOA_OSPEEDR __AT (0x40020008);



// ---------------------------  Field Item: GPIOA_OSPEEDR_OSPEEDR15  ------------------------------
// SVD Line: 22892

//  <item> SFDITEM_FIELD__GPIOA_OSPEEDR_OSPEEDR15
//    <name> OSPEEDR15 </name>
//    <rw> 
//    <i> [Bits 31..30] RW (@ 0x40020008) Port x configuration bits (y =  0..15) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOA_OSPEEDR >> 30) & 0x3), ((GPIOA_OSPEEDR = (GPIOA_OSPEEDR & ~(0x3UL << 30 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 30 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Field Item: GPIOA_OSPEEDR_OSPEEDR14  ------------------------------
// SVD Line: 22899

//  <item> SFDITEM_FIELD__GPIOA_OSPEEDR_OSPEEDR14
//    <name> OSPEEDR14 </name>
//    <rw> 
//    <i> [Bits 29..28] RW (@ 0x40020008) Port x configuration bits (y =  0..15) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOA_OSPEEDR >> 28) & 0x3), ((GPIOA_OSPEEDR = (GPIOA_OSPEEDR & ~(0x3UL << 28 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 28 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Field Item: GPIOA_OSPEEDR_OSPEEDR13  ------------------------------
// SVD Line: 22906

//  <item> SFDITEM_FIELD__GPIOA_OSPEEDR_OSPEEDR13
//    <name> OSPEEDR13 </name>
//    <rw> 
//    <i> [Bits 27..26] RW (@ 0x40020008) Port x configuration bits (y =  0..15) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOA_OSPEEDR >> 26) & 0x3), ((GPIOA_OSPEEDR = (GPIOA_OSPEEDR & ~(0x3UL << 26 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 26 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Field Item: GPIOA_OSPEEDR_OSPEEDR12  ------------------------------
// SVD Line: 22913

//  <item> SFDITEM_FIELD__GPIOA_OSPEEDR_OSPEEDR12
//    <name> OSPEEDR12 </name>
//    <rw> 
//    <i> [Bits 25..24] RW (@ 0x40020008) Port x configuration bits (y =  0..15) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOA_OSPEEDR >> 24) & 0x3), ((GPIOA_OSPEEDR = (GPIOA_OSPEEDR & ~(0x3UL << 24 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 24 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Field Item: GPIOA_OSPEEDR_OSPEEDR11  ------------------------------
// SVD Line: 22920

//  <item> SFDITEM_FIELD__GPIOA_OSPEEDR_OSPEEDR11
//    <name> OSPEEDR11 </name>
//    <rw> 
//    <i> [Bits 23..22] RW (@ 0x40020008) Port x configuration bits (y =  0..15) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOA_OSPEEDR >> 22) & 0x3), ((GPIOA_OSPEEDR = (GPIOA_OSPEEDR & ~(0x3UL << 22 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 22 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Field Item: GPIOA_OSPEEDR_OSPEEDR10  ------------------------------
// SVD Line: 22927

//  <item> SFDITEM_FIELD__GPIOA_OSPEEDR_OSPEEDR10
//    <name> OSPEEDR10 </name>
//    <rw> 
//    <i> [Bits 21..20] RW (@ 0x40020008) Port x configuration bits (y =  0..15) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOA_OSPEEDR >> 20) & 0x3), ((GPIOA_OSPEEDR = (GPIOA_OSPEEDR & ~(0x3UL << 20 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 20 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Field Item: GPIOA_OSPEEDR_OSPEEDR9  -------------------------------
// SVD Line: 22934

//  <item> SFDITEM_FIELD__GPIOA_OSPEEDR_OSPEEDR9
//    <name> OSPEEDR9 </name>
//    <rw> 
//    <i> [Bits 19..18] RW (@ 0x40020008) Port x configuration bits (y =  0..15) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOA_OSPEEDR >> 18) & 0x3), ((GPIOA_OSPEEDR = (GPIOA_OSPEEDR & ~(0x3UL << 18 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 18 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Field Item: GPIOA_OSPEEDR_OSPEEDR8  -------------------------------
// SVD Line: 22941

//  <item> SFDITEM_FIELD__GPIOA_OSPEEDR_OSPEEDR8
//    <name> OSPEEDR8 </name>
//    <rw> 
//    <i> [Bits 17..16] RW (@ 0x40020008) Port x configuration bits (y =  0..15) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOA_OSPEEDR >> 16) & 0x3), ((GPIOA_OSPEEDR = (GPIOA_OSPEEDR & ~(0x3UL << 16 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 16 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Field Item: GPIOA_OSPEEDR_OSPEEDR7  -------------------------------
// SVD Line: 22948

//  <item> SFDITEM_FIELD__GPIOA_OSPEEDR_OSPEEDR7
//    <name> OSPEEDR7 </name>
//    <rw> 
//    <i> [Bits 15..14] RW (@ 0x40020008) Port x configuration bits (y =  0..15) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOA_OSPEEDR >> 14) & 0x3), ((GPIOA_OSPEEDR = (GPIOA_OSPEEDR & ~(0x3UL << 14 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 14 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Field Item: GPIOA_OSPEEDR_OSPEEDR6  -------------------------------
// SVD Line: 22955

//  <item> SFDITEM_FIELD__GPIOA_OSPEEDR_OSPEEDR6
//    <name> OSPEEDR6 </name>
//    <rw> 
//    <i> [Bits 13..12] RW (@ 0x40020008) Port x configuration bits (y =  0..15) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOA_OSPEEDR >> 12) & 0x3), ((GPIOA_OSPEEDR = (GPIOA_OSPEEDR & ~(0x3UL << 12 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 12 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Field Item: GPIOA_OSPEEDR_OSPEEDR5  -------------------------------
// SVD Line: 22962

//  <item> SFDITEM_FIELD__GPIOA_OSPEEDR_OSPEEDR5
//    <name> OSPEEDR5 </name>
//    <rw> 
//    <i> [Bits 11..10] RW (@ 0x40020008) Port x configuration bits (y =  0..15) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOA_OSPEEDR >> 10) & 0x3), ((GPIOA_OSPEEDR = (GPIOA_OSPEEDR & ~(0x3UL << 10 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 10 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Field Item: GPIOA_OSPEEDR_OSPEEDR4  -------------------------------
// SVD Line: 22969

//  <item> SFDITEM_FIELD__GPIOA_OSPEEDR_OSPEEDR4
//    <name> OSPEEDR4 </name>
//    <rw> 
//    <i> [Bits 9..8] RW (@ 0x40020008) Port x configuration bits (y =  0..15) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOA_OSPEEDR >> 8) & 0x3), ((GPIOA_OSPEEDR = (GPIOA_OSPEEDR & ~(0x3UL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Field Item: GPIOA_OSPEEDR_OSPEEDR3  -------------------------------
// SVD Line: 22976

//  <item> SFDITEM_FIELD__GPIOA_OSPEEDR_OSPEEDR3
//    <name> OSPEEDR3 </name>
//    <rw> 
//    <i> [Bits 7..6] RW (@ 0x40020008) Port x configuration bits (y =  0..15) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOA_OSPEEDR >> 6) & 0x3), ((GPIOA_OSPEEDR = (GPIOA_OSPEEDR & ~(0x3UL << 6 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 6 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Field Item: GPIOA_OSPEEDR_OSPEEDR2  -------------------------------
// SVD Line: 22983

//  <item> SFDITEM_FIELD__GPIOA_OSPEEDR_OSPEEDR2
//    <name> OSPEEDR2 </name>
//    <rw> 
//    <i> [Bits 5..4] RW (@ 0x40020008) Port x configuration bits (y =  0..15) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOA_OSPEEDR >> 4) & 0x3), ((GPIOA_OSPEEDR = (GPIOA_OSPEEDR & ~(0x3UL << 4 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 4 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Field Item: GPIOA_OSPEEDR_OSPEEDR1  -------------------------------
// SVD Line: 22990

//  <item> SFDITEM_FIELD__GPIOA_OSPEEDR_OSPEEDR1
//    <name> OSPEEDR1 </name>
//    <rw> 
//    <i> [Bits 3..2] RW (@ 0x40020008) Port x configuration bits (y =  0..15) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOA_OSPEEDR >> 2) & 0x3), ((GPIOA_OSPEEDR = (GPIOA_OSPEEDR & ~(0x3UL << 2 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 2 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Field Item: GPIOA_OSPEEDR_OSPEEDR0  -------------------------------
// SVD Line: 22997

//  <item> SFDITEM_FIELD__GPIOA_OSPEEDR_OSPEEDR0
//    <name> OSPEEDR0 </name>
//    <rw> 
//    <i> [Bits 1..0] RW (@ 0x40020008) Port x configuration bits (y =  0..15) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOA_OSPEEDR >> 0) & 0x3), ((GPIOA_OSPEEDR = (GPIOA_OSPEEDR & ~(0x3UL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Register RTree: GPIOA_OSPEEDR  ---------------------------------
// SVD Line: 22882

//  <rtree> SFDITEM_REG__GPIOA_OSPEEDR
//    <name> OSPEEDR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40020008) GPIO port output speed  register </i>
//    <loc> ( (unsigned int)((GPIOA_OSPEEDR >> 0) & 0xFFFFFFFF), ((GPIOA_OSPEEDR = (GPIOA_OSPEEDR & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__GPIOA_OSPEEDR_OSPEEDR15 </item>
//    <item> SFDITEM_FIELD__GPIOA_OSPEEDR_OSPEEDR14 </item>
//    <item> SFDITEM_FIELD__GPIOA_OSPEEDR_OSPEEDR13 </item>
//    <item> SFDITEM_FIELD__GPIOA_OSPEEDR_OSPEEDR12 </item>
//    <item> SFDITEM_FIELD__GPIOA_OSPEEDR_OSPEEDR11 </item>
//    <item> SFDITEM_FIELD__GPIOA_OSPEEDR_OSPEEDR10 </item>
//    <item> SFDITEM_FIELD__GPIOA_OSPEEDR_OSPEEDR9 </item>
//    <item> SFDITEM_FIELD__GPIOA_OSPEEDR_OSPEEDR8 </item>
//    <item> SFDITEM_FIELD__GPIOA_OSPEEDR_OSPEEDR7 </item>
//    <item> SFDITEM_FIELD__GPIOA_OSPEEDR_OSPEEDR6 </item>
//    <item> SFDITEM_FIELD__GPIOA_OSPEEDR_OSPEEDR5 </item>
//    <item> SFDITEM_FIELD__GPIOA_OSPEEDR_OSPEEDR4 </item>
//    <item> SFDITEM_FIELD__GPIOA_OSPEEDR_OSPEEDR3 </item>
//    <item> SFDITEM_FIELD__GPIOA_OSPEEDR_OSPEEDR2 </item>
//    <item> SFDITEM_FIELD__GPIOA_OSPEEDR_OSPEEDR1 </item>
//    <item> SFDITEM_FIELD__GPIOA_OSPEEDR_OSPEEDR0 </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: GPIOA_PUPDR  -------------------------------
// SVD Line: 23006

unsigned int GPIOA_PUPDR __AT (0x4002000C);



// -----------------------------  Field Item: GPIOA_PUPDR_PUPDR15  --------------------------------
// SVD Line: 23016

//  <item> SFDITEM_FIELD__GPIOA_PUPDR_PUPDR15
//    <name> PUPDR15 </name>
//    <rw> 
//    <i> [Bits 31..30] RW (@ 0x4002000C) Port x configuration bits (y =  0..15) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOA_PUPDR >> 30) & 0x3), ((GPIOA_PUPDR = (GPIOA_PUPDR & ~(0x3UL << 30 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 30 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: GPIOA_PUPDR_PUPDR14  --------------------------------
// SVD Line: 23023

//  <item> SFDITEM_FIELD__GPIOA_PUPDR_PUPDR14
//    <name> PUPDR14 </name>
//    <rw> 
//    <i> [Bits 29..28] RW (@ 0x4002000C) Port x configuration bits (y =  0..15) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOA_PUPDR >> 28) & 0x3), ((GPIOA_PUPDR = (GPIOA_PUPDR & ~(0x3UL << 28 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 28 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: GPIOA_PUPDR_PUPDR13  --------------------------------
// SVD Line: 23030

//  <item> SFDITEM_FIELD__GPIOA_PUPDR_PUPDR13
//    <name> PUPDR13 </name>
//    <rw> 
//    <i> [Bits 27..26] RW (@ 0x4002000C) Port x configuration bits (y =  0..15) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOA_PUPDR >> 26) & 0x3), ((GPIOA_PUPDR = (GPIOA_PUPDR & ~(0x3UL << 26 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 26 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: GPIOA_PUPDR_PUPDR12  --------------------------------
// SVD Line: 23037

//  <item> SFDITEM_FIELD__GPIOA_PUPDR_PUPDR12
//    <name> PUPDR12 </name>
//    <rw> 
//    <i> [Bits 25..24] RW (@ 0x4002000C) Port x configuration bits (y =  0..15) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOA_PUPDR >> 24) & 0x3), ((GPIOA_PUPDR = (GPIOA_PUPDR & ~(0x3UL << 24 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 24 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: GPIOA_PUPDR_PUPDR11  --------------------------------
// SVD Line: 23044

//  <item> SFDITEM_FIELD__GPIOA_PUPDR_PUPDR11
//    <name> PUPDR11 </name>
//    <rw> 
//    <i> [Bits 23..22] RW (@ 0x4002000C) Port x configuration bits (y =  0..15) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOA_PUPDR >> 22) & 0x3), ((GPIOA_PUPDR = (GPIOA_PUPDR & ~(0x3UL << 22 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 22 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: GPIOA_PUPDR_PUPDR10  --------------------------------
// SVD Line: 23051

//  <item> SFDITEM_FIELD__GPIOA_PUPDR_PUPDR10
//    <name> PUPDR10 </name>
//    <rw> 
//    <i> [Bits 21..20] RW (@ 0x4002000C) Port x configuration bits (y =  0..15) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOA_PUPDR >> 20) & 0x3), ((GPIOA_PUPDR = (GPIOA_PUPDR & ~(0x3UL << 20 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 20 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: GPIOA_PUPDR_PUPDR9  ---------------------------------
// SVD Line: 23058

//  <item> SFDITEM_FIELD__GPIOA_PUPDR_PUPDR9
//    <name> PUPDR9 </name>
//    <rw> 
//    <i> [Bits 19..18] RW (@ 0x4002000C) Port x configuration bits (y =  0..15) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOA_PUPDR >> 18) & 0x3), ((GPIOA_PUPDR = (GPIOA_PUPDR & ~(0x3UL << 18 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 18 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: GPIOA_PUPDR_PUPDR8  ---------------------------------
// SVD Line: 23065

//  <item> SFDITEM_FIELD__GPIOA_PUPDR_PUPDR8
//    <name> PUPDR8 </name>
//    <rw> 
//    <i> [Bits 17..16] RW (@ 0x4002000C) Port x configuration bits (y =  0..15) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOA_PUPDR >> 16) & 0x3), ((GPIOA_PUPDR = (GPIOA_PUPDR & ~(0x3UL << 16 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 16 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: GPIOA_PUPDR_PUPDR7  ---------------------------------
// SVD Line: 23072

//  <item> SFDITEM_FIELD__GPIOA_PUPDR_PUPDR7
//    <name> PUPDR7 </name>
//    <rw> 
//    <i> [Bits 15..14] RW (@ 0x4002000C) Port x configuration bits (y =  0..15) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOA_PUPDR >> 14) & 0x3), ((GPIOA_PUPDR = (GPIOA_PUPDR & ~(0x3UL << 14 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 14 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: GPIOA_PUPDR_PUPDR6  ---------------------------------
// SVD Line: 23079

//  <item> SFDITEM_FIELD__GPIOA_PUPDR_PUPDR6
//    <name> PUPDR6 </name>
//    <rw> 
//    <i> [Bits 13..12] RW (@ 0x4002000C) Port x configuration bits (y =  0..15) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOA_PUPDR >> 12) & 0x3), ((GPIOA_PUPDR = (GPIOA_PUPDR & ~(0x3UL << 12 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 12 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: GPIOA_PUPDR_PUPDR5  ---------------------------------
// SVD Line: 23086

//  <item> SFDITEM_FIELD__GPIOA_PUPDR_PUPDR5
//    <name> PUPDR5 </name>
//    <rw> 
//    <i> [Bits 11..10] RW (@ 0x4002000C) Port x configuration bits (y =  0..15) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOA_PUPDR >> 10) & 0x3), ((GPIOA_PUPDR = (GPIOA_PUPDR & ~(0x3UL << 10 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 10 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: GPIOA_PUPDR_PUPDR4  ---------------------------------
// SVD Line: 23093

//  <item> SFDITEM_FIELD__GPIOA_PUPDR_PUPDR4
//    <name> PUPDR4 </name>
//    <rw> 
//    <i> [Bits 9..8] RW (@ 0x4002000C) Port x configuration bits (y =  0..15) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOA_PUPDR >> 8) & 0x3), ((GPIOA_PUPDR = (GPIOA_PUPDR & ~(0x3UL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: GPIOA_PUPDR_PUPDR3  ---------------------------------
// SVD Line: 23100

//  <item> SFDITEM_FIELD__GPIOA_PUPDR_PUPDR3
//    <name> PUPDR3 </name>
//    <rw> 
//    <i> [Bits 7..6] RW (@ 0x4002000C) Port x configuration bits (y =  0..15) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOA_PUPDR >> 6) & 0x3), ((GPIOA_PUPDR = (GPIOA_PUPDR & ~(0x3UL << 6 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 6 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: GPIOA_PUPDR_PUPDR2  ---------------------------------
// SVD Line: 23107

//  <item> SFDITEM_FIELD__GPIOA_PUPDR_PUPDR2
//    <name> PUPDR2 </name>
//    <rw> 
//    <i> [Bits 5..4] RW (@ 0x4002000C) Port x configuration bits (y =  0..15) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOA_PUPDR >> 4) & 0x3), ((GPIOA_PUPDR = (GPIOA_PUPDR & ~(0x3UL << 4 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 4 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: GPIOA_PUPDR_PUPDR1  ---------------------------------
// SVD Line: 23114

//  <item> SFDITEM_FIELD__GPIOA_PUPDR_PUPDR1
//    <name> PUPDR1 </name>
//    <rw> 
//    <i> [Bits 3..2] RW (@ 0x4002000C) Port x configuration bits (y =  0..15) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOA_PUPDR >> 2) & 0x3), ((GPIOA_PUPDR = (GPIOA_PUPDR & ~(0x3UL << 2 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 2 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: GPIOA_PUPDR_PUPDR0  ---------------------------------
// SVD Line: 23121

//  <item> SFDITEM_FIELD__GPIOA_PUPDR_PUPDR0
//    <name> PUPDR0 </name>
//    <rw> 
//    <i> [Bits 1..0] RW (@ 0x4002000C) Port x configuration bits (y =  0..15) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOA_PUPDR >> 0) & 0x3), ((GPIOA_PUPDR = (GPIOA_PUPDR & ~(0x3UL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: GPIOA_PUPDR  ----------------------------------
// SVD Line: 23006

//  <rtree> SFDITEM_REG__GPIOA_PUPDR
//    <name> PUPDR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4002000C) GPIO port pull-up/pull-down  register </i>
//    <loc> ( (unsigned int)((GPIOA_PUPDR >> 0) & 0xFFFFFFFF), ((GPIOA_PUPDR = (GPIOA_PUPDR & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__GPIOA_PUPDR_PUPDR15 </item>
//    <item> SFDITEM_FIELD__GPIOA_PUPDR_PUPDR14 </item>
//    <item> SFDITEM_FIELD__GPIOA_PUPDR_PUPDR13 </item>
//    <item> SFDITEM_FIELD__GPIOA_PUPDR_PUPDR12 </item>
//    <item> SFDITEM_FIELD__GPIOA_PUPDR_PUPDR11 </item>
//    <item> SFDITEM_FIELD__GPIOA_PUPDR_PUPDR10 </item>
//    <item> SFDITEM_FIELD__GPIOA_PUPDR_PUPDR9 </item>
//    <item> SFDITEM_FIELD__GPIOA_PUPDR_PUPDR8 </item>
//    <item> SFDITEM_FIELD__GPIOA_PUPDR_PUPDR7 </item>
//    <item> SFDITEM_FIELD__GPIOA_PUPDR_PUPDR6 </item>
//    <item> SFDITEM_FIELD__GPIOA_PUPDR_PUPDR5 </item>
//    <item> SFDITEM_FIELD__GPIOA_PUPDR_PUPDR4 </item>
//    <item> SFDITEM_FIELD__GPIOA_PUPDR_PUPDR3 </item>
//    <item> SFDITEM_FIELD__GPIOA_PUPDR_PUPDR2 </item>
//    <item> SFDITEM_FIELD__GPIOA_PUPDR_PUPDR1 </item>
//    <item> SFDITEM_FIELD__GPIOA_PUPDR_PUPDR0 </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: GPIOA_IDR  --------------------------------
// SVD Line: 23130

unsigned int GPIOA_IDR __AT (0x40020010);



// -------------------------------  Field Item: GPIOA_IDR_IDR15  ----------------------------------
// SVD Line: 23139

//  <item> SFDITEM_FIELD__GPIOA_IDR_IDR15
//    <name> IDR15 </name>
//    <r> 
//    <i> [Bit 15] RO (@ 0x40020010) Port input data (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOA_IDR ) </loc>
//      <o.15..15> IDR15
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOA_IDR_IDR14  ----------------------------------
// SVD Line: 23146

//  <item> SFDITEM_FIELD__GPIOA_IDR_IDR14
//    <name> IDR14 </name>
//    <r> 
//    <i> [Bit 14] RO (@ 0x40020010) Port input data (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOA_IDR ) </loc>
//      <o.14..14> IDR14
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOA_IDR_IDR13  ----------------------------------
// SVD Line: 23153

//  <item> SFDITEM_FIELD__GPIOA_IDR_IDR13
//    <name> IDR13 </name>
//    <r> 
//    <i> [Bit 13] RO (@ 0x40020010) Port input data (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOA_IDR ) </loc>
//      <o.13..13> IDR13
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOA_IDR_IDR12  ----------------------------------
// SVD Line: 23160

//  <item> SFDITEM_FIELD__GPIOA_IDR_IDR12
//    <name> IDR12 </name>
//    <r> 
//    <i> [Bit 12] RO (@ 0x40020010) Port input data (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOA_IDR ) </loc>
//      <o.12..12> IDR12
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOA_IDR_IDR11  ----------------------------------
// SVD Line: 23167

//  <item> SFDITEM_FIELD__GPIOA_IDR_IDR11
//    <name> IDR11 </name>
//    <r> 
//    <i> [Bit 11] RO (@ 0x40020010) Port input data (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOA_IDR ) </loc>
//      <o.11..11> IDR11
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOA_IDR_IDR10  ----------------------------------
// SVD Line: 23174

//  <item> SFDITEM_FIELD__GPIOA_IDR_IDR10
//    <name> IDR10 </name>
//    <r> 
//    <i> [Bit 10] RO (@ 0x40020010) Port input data (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOA_IDR ) </loc>
//      <o.10..10> IDR10
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOA_IDR_IDR9  -----------------------------------
// SVD Line: 23181

//  <item> SFDITEM_FIELD__GPIOA_IDR_IDR9
//    <name> IDR9 </name>
//    <r> 
//    <i> [Bit 9] RO (@ 0x40020010) Port input data (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOA_IDR ) </loc>
//      <o.9..9> IDR9
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOA_IDR_IDR8  -----------------------------------
// SVD Line: 23188

//  <item> SFDITEM_FIELD__GPIOA_IDR_IDR8
//    <name> IDR8 </name>
//    <r> 
//    <i> [Bit 8] RO (@ 0x40020010) Port input data (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOA_IDR ) </loc>
//      <o.8..8> IDR8
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOA_IDR_IDR7  -----------------------------------
// SVD Line: 23195

//  <item> SFDITEM_FIELD__GPIOA_IDR_IDR7
//    <name> IDR7 </name>
//    <r> 
//    <i> [Bit 7] RO (@ 0x40020010) Port input data (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOA_IDR ) </loc>
//      <o.7..7> IDR7
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOA_IDR_IDR6  -----------------------------------
// SVD Line: 23202

//  <item> SFDITEM_FIELD__GPIOA_IDR_IDR6
//    <name> IDR6 </name>
//    <r> 
//    <i> [Bit 6] RO (@ 0x40020010) Port input data (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOA_IDR ) </loc>
//      <o.6..6> IDR6
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOA_IDR_IDR5  -----------------------------------
// SVD Line: 23209

//  <item> SFDITEM_FIELD__GPIOA_IDR_IDR5
//    <name> IDR5 </name>
//    <r> 
//    <i> [Bit 5] RO (@ 0x40020010) Port input data (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOA_IDR ) </loc>
//      <o.5..5> IDR5
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOA_IDR_IDR4  -----------------------------------
// SVD Line: 23216

//  <item> SFDITEM_FIELD__GPIOA_IDR_IDR4
//    <name> IDR4 </name>
//    <r> 
//    <i> [Bit 4] RO (@ 0x40020010) Port input data (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOA_IDR ) </loc>
//      <o.4..4> IDR4
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOA_IDR_IDR3  -----------------------------------
// SVD Line: 23223

//  <item> SFDITEM_FIELD__GPIOA_IDR_IDR3
//    <name> IDR3 </name>
//    <r> 
//    <i> [Bit 3] RO (@ 0x40020010) Port input data (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOA_IDR ) </loc>
//      <o.3..3> IDR3
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOA_IDR_IDR2  -----------------------------------
// SVD Line: 23230

//  <item> SFDITEM_FIELD__GPIOA_IDR_IDR2
//    <name> IDR2 </name>
//    <r> 
//    <i> [Bit 2] RO (@ 0x40020010) Port input data (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOA_IDR ) </loc>
//      <o.2..2> IDR2
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOA_IDR_IDR1  -----------------------------------
// SVD Line: 23237

//  <item> SFDITEM_FIELD__GPIOA_IDR_IDR1
//    <name> IDR1 </name>
//    <r> 
//    <i> [Bit 1] RO (@ 0x40020010) Port input data (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOA_IDR ) </loc>
//      <o.1..1> IDR1
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOA_IDR_IDR0  -----------------------------------
// SVD Line: 23244

//  <item> SFDITEM_FIELD__GPIOA_IDR_IDR0
//    <name> IDR0 </name>
//    <r> 
//    <i> [Bit 0] RO (@ 0x40020010) Port input data (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOA_IDR ) </loc>
//      <o.0..0> IDR0
//    </check>
//  </item>
//  


// --------------------------------  Register RTree: GPIOA_IDR  -----------------------------------
// SVD Line: 23130

//  <rtree> SFDITEM_REG__GPIOA_IDR
//    <name> IDR </name>
//    <r> 
//    <i> [Bits 31..0] RO (@ 0x40020010) GPIO port input data register </i>
//    <loc> ( (unsigned int)((GPIOA_IDR >> 0) & 0xFFFFFFFF) ) </loc>
//    <item> SFDITEM_FIELD__GPIOA_IDR_IDR15 </item>
//    <item> SFDITEM_FIELD__GPIOA_IDR_IDR14 </item>
//    <item> SFDITEM_FIELD__GPIOA_IDR_IDR13 </item>
//    <item> SFDITEM_FIELD__GPIOA_IDR_IDR12 </item>
//    <item> SFDITEM_FIELD__GPIOA_IDR_IDR11 </item>
//    <item> SFDITEM_FIELD__GPIOA_IDR_IDR10 </item>
//    <item> SFDITEM_FIELD__GPIOA_IDR_IDR9 </item>
//    <item> SFDITEM_FIELD__GPIOA_IDR_IDR8 </item>
//    <item> SFDITEM_FIELD__GPIOA_IDR_IDR7 </item>
//    <item> SFDITEM_FIELD__GPIOA_IDR_IDR6 </item>
//    <item> SFDITEM_FIELD__GPIOA_IDR_IDR5 </item>
//    <item> SFDITEM_FIELD__GPIOA_IDR_IDR4 </item>
//    <item> SFDITEM_FIELD__GPIOA_IDR_IDR3 </item>
//    <item> SFDITEM_FIELD__GPIOA_IDR_IDR2 </item>
//    <item> SFDITEM_FIELD__GPIOA_IDR_IDR1 </item>
//    <item> SFDITEM_FIELD__GPIOA_IDR_IDR0 </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: GPIOA_ODR  --------------------------------
// SVD Line: 23253

unsigned int GPIOA_ODR __AT (0x40020014);



// -------------------------------  Field Item: GPIOA_ODR_ODR15  ----------------------------------
// SVD Line: 23262

//  <item> SFDITEM_FIELD__GPIOA_ODR_ODR15
//    <name> ODR15 </name>
//    <rw> 
//    <i> [Bit 15] RW (@ 0x40020014) Port output data (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOA_ODR ) </loc>
//      <o.15..15> ODR15
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOA_ODR_ODR14  ----------------------------------
// SVD Line: 23269

//  <item> SFDITEM_FIELD__GPIOA_ODR_ODR14
//    <name> ODR14 </name>
//    <rw> 
//    <i> [Bit 14] RW (@ 0x40020014) Port output data (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOA_ODR ) </loc>
//      <o.14..14> ODR14
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOA_ODR_ODR13  ----------------------------------
// SVD Line: 23276

//  <item> SFDITEM_FIELD__GPIOA_ODR_ODR13
//    <name> ODR13 </name>
//    <rw> 
//    <i> [Bit 13] RW (@ 0x40020014) Port output data (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOA_ODR ) </loc>
//      <o.13..13> ODR13
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOA_ODR_ODR12  ----------------------------------
// SVD Line: 23283

//  <item> SFDITEM_FIELD__GPIOA_ODR_ODR12
//    <name> ODR12 </name>
//    <rw> 
//    <i> [Bit 12] RW (@ 0x40020014) Port output data (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOA_ODR ) </loc>
//      <o.12..12> ODR12
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOA_ODR_ODR11  ----------------------------------
// SVD Line: 23290

//  <item> SFDITEM_FIELD__GPIOA_ODR_ODR11
//    <name> ODR11 </name>
//    <rw> 
//    <i> [Bit 11] RW (@ 0x40020014) Port output data (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOA_ODR ) </loc>
//      <o.11..11> ODR11
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOA_ODR_ODR10  ----------------------------------
// SVD Line: 23297

//  <item> SFDITEM_FIELD__GPIOA_ODR_ODR10
//    <name> ODR10 </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x40020014) Port output data (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOA_ODR ) </loc>
//      <o.10..10> ODR10
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOA_ODR_ODR9  -----------------------------------
// SVD Line: 23304

//  <item> SFDITEM_FIELD__GPIOA_ODR_ODR9
//    <name> ODR9 </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x40020014) Port output data (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOA_ODR ) </loc>
//      <o.9..9> ODR9
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOA_ODR_ODR8  -----------------------------------
// SVD Line: 23311

//  <item> SFDITEM_FIELD__GPIOA_ODR_ODR8
//    <name> ODR8 </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x40020014) Port output data (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOA_ODR ) </loc>
//      <o.8..8> ODR8
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOA_ODR_ODR7  -----------------------------------
// SVD Line: 23318

//  <item> SFDITEM_FIELD__GPIOA_ODR_ODR7
//    <name> ODR7 </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x40020014) Port output data (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOA_ODR ) </loc>
//      <o.7..7> ODR7
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOA_ODR_ODR6  -----------------------------------
// SVD Line: 23325

//  <item> SFDITEM_FIELD__GPIOA_ODR_ODR6
//    <name> ODR6 </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x40020014) Port output data (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOA_ODR ) </loc>
//      <o.6..6> ODR6
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOA_ODR_ODR5  -----------------------------------
// SVD Line: 23332

//  <item> SFDITEM_FIELD__GPIOA_ODR_ODR5
//    <name> ODR5 </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x40020014) Port output data (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOA_ODR ) </loc>
//      <o.5..5> ODR5
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOA_ODR_ODR4  -----------------------------------
// SVD Line: 23339

//  <item> SFDITEM_FIELD__GPIOA_ODR_ODR4
//    <name> ODR4 </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x40020014) Port output data (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOA_ODR ) </loc>
//      <o.4..4> ODR4
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOA_ODR_ODR3  -----------------------------------
// SVD Line: 23346

//  <item> SFDITEM_FIELD__GPIOA_ODR_ODR3
//    <name> ODR3 </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x40020014) Port output data (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOA_ODR ) </loc>
//      <o.3..3> ODR3
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOA_ODR_ODR2  -----------------------------------
// SVD Line: 23353

//  <item> SFDITEM_FIELD__GPIOA_ODR_ODR2
//    <name> ODR2 </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x40020014) Port output data (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOA_ODR ) </loc>
//      <o.2..2> ODR2
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOA_ODR_ODR1  -----------------------------------
// SVD Line: 23360

//  <item> SFDITEM_FIELD__GPIOA_ODR_ODR1
//    <name> ODR1 </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x40020014) Port output data (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOA_ODR ) </loc>
//      <o.1..1> ODR1
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOA_ODR_ODR0  -----------------------------------
// SVD Line: 23367

//  <item> SFDITEM_FIELD__GPIOA_ODR_ODR0
//    <name> ODR0 </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40020014) Port output data (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOA_ODR ) </loc>
//      <o.0..0> ODR0
//    </check>
//  </item>
//  


// --------------------------------  Register RTree: GPIOA_ODR  -----------------------------------
// SVD Line: 23253

//  <rtree> SFDITEM_REG__GPIOA_ODR
//    <name> ODR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40020014) GPIO port output data register </i>
//    <loc> ( (unsigned int)((GPIOA_ODR >> 0) & 0xFFFFFFFF), ((GPIOA_ODR = (GPIOA_ODR & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__GPIOA_ODR_ODR15 </item>
//    <item> SFDITEM_FIELD__GPIOA_ODR_ODR14 </item>
//    <item> SFDITEM_FIELD__GPIOA_ODR_ODR13 </item>
//    <item> SFDITEM_FIELD__GPIOA_ODR_ODR12 </item>
//    <item> SFDITEM_FIELD__GPIOA_ODR_ODR11 </item>
//    <item> SFDITEM_FIELD__GPIOA_ODR_ODR10 </item>
//    <item> SFDITEM_FIELD__GPIOA_ODR_ODR9 </item>
//    <item> SFDITEM_FIELD__GPIOA_ODR_ODR8 </item>
//    <item> SFDITEM_FIELD__GPIOA_ODR_ODR7 </item>
//    <item> SFDITEM_FIELD__GPIOA_ODR_ODR6 </item>
//    <item> SFDITEM_FIELD__GPIOA_ODR_ODR5 </item>
//    <item> SFDITEM_FIELD__GPIOA_ODR_ODR4 </item>
//    <item> SFDITEM_FIELD__GPIOA_ODR_ODR3 </item>
//    <item> SFDITEM_FIELD__GPIOA_ODR_ODR2 </item>
//    <item> SFDITEM_FIELD__GPIOA_ODR_ODR1 </item>
//    <item> SFDITEM_FIELD__GPIOA_ODR_ODR0 </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: GPIOA_BSRR  -------------------------------
// SVD Line: 23376

unsigned int GPIOA_BSRR __AT (0x40020018);



// -------------------------------  Field Item: GPIOA_BSRR_BR15  ----------------------------------
// SVD Line: 23386

//  <item> SFDITEM_FIELD__GPIOA_BSRR_BR15
//    <name> BR15 </name>
//    <w> 
//    <i> [Bit 31] WO (@ 0x40020018) Port x reset bit y (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOA_BSRR ) </loc>
//      <o.31..31> BR15
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOA_BSRR_BR14  ----------------------------------
// SVD Line: 23393

//  <item> SFDITEM_FIELD__GPIOA_BSRR_BR14
//    <name> BR14 </name>
//    <w> 
//    <i> [Bit 30] WO (@ 0x40020018) Port x reset bit y (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOA_BSRR ) </loc>
//      <o.30..30> BR14
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOA_BSRR_BR13  ----------------------------------
// SVD Line: 23400

//  <item> SFDITEM_FIELD__GPIOA_BSRR_BR13
//    <name> BR13 </name>
//    <w> 
//    <i> [Bit 29] WO (@ 0x40020018) Port x reset bit y (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOA_BSRR ) </loc>
//      <o.29..29> BR13
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOA_BSRR_BR12  ----------------------------------
// SVD Line: 23407

//  <item> SFDITEM_FIELD__GPIOA_BSRR_BR12
//    <name> BR12 </name>
//    <w> 
//    <i> [Bit 28] WO (@ 0x40020018) Port x reset bit y (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOA_BSRR ) </loc>
//      <o.28..28> BR12
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOA_BSRR_BR11  ----------------------------------
// SVD Line: 23414

//  <item> SFDITEM_FIELD__GPIOA_BSRR_BR11
//    <name> BR11 </name>
//    <w> 
//    <i> [Bit 27] WO (@ 0x40020018) Port x reset bit y (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOA_BSRR ) </loc>
//      <o.27..27> BR11
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOA_BSRR_BR10  ----------------------------------
// SVD Line: 23421

//  <item> SFDITEM_FIELD__GPIOA_BSRR_BR10
//    <name> BR10 </name>
//    <w> 
//    <i> [Bit 26] WO (@ 0x40020018) Port x reset bit y (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOA_BSRR ) </loc>
//      <o.26..26> BR10
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOA_BSRR_BR9  -----------------------------------
// SVD Line: 23428

//  <item> SFDITEM_FIELD__GPIOA_BSRR_BR9
//    <name> BR9 </name>
//    <w> 
//    <i> [Bit 25] WO (@ 0x40020018) Port x reset bit y (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOA_BSRR ) </loc>
//      <o.25..25> BR9
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOA_BSRR_BR8  -----------------------------------
// SVD Line: 23435

//  <item> SFDITEM_FIELD__GPIOA_BSRR_BR8
//    <name> BR8 </name>
//    <w> 
//    <i> [Bit 24] WO (@ 0x40020018) Port x reset bit y (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOA_BSRR ) </loc>
//      <o.24..24> BR8
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOA_BSRR_BR7  -----------------------------------
// SVD Line: 23442

//  <item> SFDITEM_FIELD__GPIOA_BSRR_BR7
//    <name> BR7 </name>
//    <w> 
//    <i> [Bit 23] WO (@ 0x40020018) Port x reset bit y (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOA_BSRR ) </loc>
//      <o.23..23> BR7
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOA_BSRR_BR6  -----------------------------------
// SVD Line: 23449

//  <item> SFDITEM_FIELD__GPIOA_BSRR_BR6
//    <name> BR6 </name>
//    <w> 
//    <i> [Bit 22] WO (@ 0x40020018) Port x reset bit y (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOA_BSRR ) </loc>
//      <o.22..22> BR6
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOA_BSRR_BR5  -----------------------------------
// SVD Line: 23456

//  <item> SFDITEM_FIELD__GPIOA_BSRR_BR5
//    <name> BR5 </name>
//    <w> 
//    <i> [Bit 21] WO (@ 0x40020018) Port x reset bit y (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOA_BSRR ) </loc>
//      <o.21..21> BR5
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOA_BSRR_BR4  -----------------------------------
// SVD Line: 23463

//  <item> SFDITEM_FIELD__GPIOA_BSRR_BR4
//    <name> BR4 </name>
//    <w> 
//    <i> [Bit 20] WO (@ 0x40020018) Port x reset bit y (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOA_BSRR ) </loc>
//      <o.20..20> BR4
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOA_BSRR_BR3  -----------------------------------
// SVD Line: 23470

//  <item> SFDITEM_FIELD__GPIOA_BSRR_BR3
//    <name> BR3 </name>
//    <w> 
//    <i> [Bit 19] WO (@ 0x40020018) Port x reset bit y (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOA_BSRR ) </loc>
//      <o.19..19> BR3
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOA_BSRR_BR2  -----------------------------------
// SVD Line: 23477

//  <item> SFDITEM_FIELD__GPIOA_BSRR_BR2
//    <name> BR2 </name>
//    <w> 
//    <i> [Bit 18] WO (@ 0x40020018) Port x reset bit y (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOA_BSRR ) </loc>
//      <o.18..18> BR2
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOA_BSRR_BR1  -----------------------------------
// SVD Line: 23484

//  <item> SFDITEM_FIELD__GPIOA_BSRR_BR1
//    <name> BR1 </name>
//    <w> 
//    <i> [Bit 17] WO (@ 0x40020018) Port x reset bit y (y =  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOA_BSRR ) </loc>
//      <o.17..17> BR1
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOA_BSRR_BR0  -----------------------------------
// SVD Line: 23491

//  <item> SFDITEM_FIELD__GPIOA_BSRR_BR0
//    <name> BR0 </name>
//    <w> 
//    <i> [Bit 16] WO (@ 0x40020018) Port x set bit y (y=  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOA_BSRR ) </loc>
//      <o.16..16> BR0
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOA_BSRR_BS15  ----------------------------------
// SVD Line: 23498

//  <item> SFDITEM_FIELD__GPIOA_BSRR_BS15
//    <name> BS15 </name>
//    <w> 
//    <i> [Bit 15] WO (@ 0x40020018) Port x set bit y (y=  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOA_BSRR ) </loc>
//      <o.15..15> BS15
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOA_BSRR_BS14  ----------------------------------
// SVD Line: 23505

//  <item> SFDITEM_FIELD__GPIOA_BSRR_BS14
//    <name> BS14 </name>
//    <w> 
//    <i> [Bit 14] WO (@ 0x40020018) Port x set bit y (y=  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOA_BSRR ) </loc>
//      <o.14..14> BS14
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOA_BSRR_BS13  ----------------------------------
// SVD Line: 23512

//  <item> SFDITEM_FIELD__GPIOA_BSRR_BS13
//    <name> BS13 </name>
//    <w> 
//    <i> [Bit 13] WO (@ 0x40020018) Port x set bit y (y=  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOA_BSRR ) </loc>
//      <o.13..13> BS13
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOA_BSRR_BS12  ----------------------------------
// SVD Line: 23519

//  <item> SFDITEM_FIELD__GPIOA_BSRR_BS12
//    <name> BS12 </name>
//    <w> 
//    <i> [Bit 12] WO (@ 0x40020018) Port x set bit y (y=  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOA_BSRR ) </loc>
//      <o.12..12> BS12
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOA_BSRR_BS11  ----------------------------------
// SVD Line: 23526

//  <item> SFDITEM_FIELD__GPIOA_BSRR_BS11
//    <name> BS11 </name>
//    <w> 
//    <i> [Bit 11] WO (@ 0x40020018) Port x set bit y (y=  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOA_BSRR ) </loc>
//      <o.11..11> BS11
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOA_BSRR_BS10  ----------------------------------
// SVD Line: 23533

//  <item> SFDITEM_FIELD__GPIOA_BSRR_BS10
//    <name> BS10 </name>
//    <w> 
//    <i> [Bit 10] WO (@ 0x40020018) Port x set bit y (y=  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOA_BSRR ) </loc>
//      <o.10..10> BS10
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOA_BSRR_BS9  -----------------------------------
// SVD Line: 23540

//  <item> SFDITEM_FIELD__GPIOA_BSRR_BS9
//    <name> BS9 </name>
//    <w> 
//    <i> [Bit 9] WO (@ 0x40020018) Port x set bit y (y=  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOA_BSRR ) </loc>
//      <o.9..9> BS9
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOA_BSRR_BS8  -----------------------------------
// SVD Line: 23547

//  <item> SFDITEM_FIELD__GPIOA_BSRR_BS8
//    <name> BS8 </name>
//    <w> 
//    <i> [Bit 8] WO (@ 0x40020018) Port x set bit y (y=  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOA_BSRR ) </loc>
//      <o.8..8> BS8
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOA_BSRR_BS7  -----------------------------------
// SVD Line: 23554

//  <item> SFDITEM_FIELD__GPIOA_BSRR_BS7
//    <name> BS7 </name>
//    <w> 
//    <i> [Bit 7] WO (@ 0x40020018) Port x set bit y (y=  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOA_BSRR ) </loc>
//      <o.7..7> BS7
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOA_BSRR_BS6  -----------------------------------
// SVD Line: 23561

//  <item> SFDITEM_FIELD__GPIOA_BSRR_BS6
//    <name> BS6 </name>
//    <w> 
//    <i> [Bit 6] WO (@ 0x40020018) Port x set bit y (y=  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOA_BSRR ) </loc>
//      <o.6..6> BS6
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOA_BSRR_BS5  -----------------------------------
// SVD Line: 23568

//  <item> SFDITEM_FIELD__GPIOA_BSRR_BS5
//    <name> BS5 </name>
//    <w> 
//    <i> [Bit 5] WO (@ 0x40020018) Port x set bit y (y=  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOA_BSRR ) </loc>
//      <o.5..5> BS5
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOA_BSRR_BS4  -----------------------------------
// SVD Line: 23575

//  <item> SFDITEM_FIELD__GPIOA_BSRR_BS4
//    <name> BS4 </name>
//    <w> 
//    <i> [Bit 4] WO (@ 0x40020018) Port x set bit y (y=  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOA_BSRR ) </loc>
//      <o.4..4> BS4
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOA_BSRR_BS3  -----------------------------------
// SVD Line: 23582

//  <item> SFDITEM_FIELD__GPIOA_BSRR_BS3
//    <name> BS3 </name>
//    <w> 
//    <i> [Bit 3] WO (@ 0x40020018) Port x set bit y (y=  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOA_BSRR ) </loc>
//      <o.3..3> BS3
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOA_BSRR_BS2  -----------------------------------
// SVD Line: 23589

//  <item> SFDITEM_FIELD__GPIOA_BSRR_BS2
//    <name> BS2 </name>
//    <w> 
//    <i> [Bit 2] WO (@ 0x40020018) Port x set bit y (y=  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOA_BSRR ) </loc>
//      <o.2..2> BS2
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOA_BSRR_BS1  -----------------------------------
// SVD Line: 23596

//  <item> SFDITEM_FIELD__GPIOA_BSRR_BS1
//    <name> BS1 </name>
//    <w> 
//    <i> [Bit 1] WO (@ 0x40020018) Port x set bit y (y=  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOA_BSRR ) </loc>
//      <o.1..1> BS1
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOA_BSRR_BS0  -----------------------------------
// SVD Line: 23603

//  <item> SFDITEM_FIELD__GPIOA_BSRR_BS0
//    <name> BS0 </name>
//    <w> 
//    <i> [Bit 0] WO (@ 0x40020018) Port x set bit y (y=  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOA_BSRR ) </loc>
//      <o.0..0> BS0
//    </check>
//  </item>
//  


// -------------------------------  Register RTree: GPIOA_BSRR  -----------------------------------
// SVD Line: 23376

//  <rtree> SFDITEM_REG__GPIOA_BSRR
//    <name> BSRR </name>
//    <w> 
//    <i> [Bits 31..0] WO (@ 0x40020018) GPIO port bit set/reset  register </i>
//    <loc> ( (unsigned int)((GPIOA_BSRR >> 0) & 0xFFFFFFFF), ((GPIOA_BSRR = (GPIOA_BSRR & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__GPIOA_BSRR_BR15 </item>
//    <item> SFDITEM_FIELD__GPIOA_BSRR_BR14 </item>
//    <item> SFDITEM_FIELD__GPIOA_BSRR_BR13 </item>
//    <item> SFDITEM_FIELD__GPIOA_BSRR_BR12 </item>
//    <item> SFDITEM_FIELD__GPIOA_BSRR_BR11 </item>
//    <item> SFDITEM_FIELD__GPIOA_BSRR_BR10 </item>
//    <item> SFDITEM_FIELD__GPIOA_BSRR_BR9 </item>
//    <item> SFDITEM_FIELD__GPIOA_BSRR_BR8 </item>
//    <item> SFDITEM_FIELD__GPIOA_BSRR_BR7 </item>
//    <item> SFDITEM_FIELD__GPIOA_BSRR_BR6 </item>
//    <item> SFDITEM_FIELD__GPIOA_BSRR_BR5 </item>
//    <item> SFDITEM_FIELD__GPIOA_BSRR_BR4 </item>
//    <item> SFDITEM_FIELD__GPIOA_BSRR_BR3 </item>
//    <item> SFDITEM_FIELD__GPIOA_BSRR_BR2 </item>
//    <item> SFDITEM_FIELD__GPIOA_BSRR_BR1 </item>
//    <item> SFDITEM_FIELD__GPIOA_BSRR_BR0 </item>
//    <item> SFDITEM_FIELD__GPIOA_BSRR_BS15 </item>
//    <item> SFDITEM_FIELD__GPIOA_BSRR_BS14 </item>
//    <item> SFDITEM_FIELD__GPIOA_BSRR_BS13 </item>
//    <item> SFDITEM_FIELD__GPIOA_BSRR_BS12 </item>
//    <item> SFDITEM_FIELD__GPIOA_BSRR_BS11 </item>
//    <item> SFDITEM_FIELD__GPIOA_BSRR_BS10 </item>
//    <item> SFDITEM_FIELD__GPIOA_BSRR_BS9 </item>
//    <item> SFDITEM_FIELD__GPIOA_BSRR_BS8 </item>
//    <item> SFDITEM_FIELD__GPIOA_BSRR_BS7 </item>
//    <item> SFDITEM_FIELD__GPIOA_BSRR_BS6 </item>
//    <item> SFDITEM_FIELD__GPIOA_BSRR_BS5 </item>
//    <item> SFDITEM_FIELD__GPIOA_BSRR_BS4 </item>
//    <item> SFDITEM_FIELD__GPIOA_BSRR_BS3 </item>
//    <item> SFDITEM_FIELD__GPIOA_BSRR_BS2 </item>
//    <item> SFDITEM_FIELD__GPIOA_BSRR_BS1 </item>
//    <item> SFDITEM_FIELD__GPIOA_BSRR_BS0 </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: GPIOA_LCKR  -------------------------------
// SVD Line: 23612

unsigned int GPIOA_LCKR __AT (0x4002001C);



// -------------------------------  Field Item: GPIOA_LCKR_LCKK  ----------------------------------
// SVD Line: 23622

//  <item> SFDITEM_FIELD__GPIOA_LCKR_LCKK
//    <name> LCKK </name>
//    <rw> 
//    <i> [Bit 16] RW (@ 0x4002001C) Port x lock bit y (y=  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOA_LCKR ) </loc>
//      <o.16..16> LCKK
//    </check>
//  </item>
//  


// ------------------------------  Field Item: GPIOA_LCKR_LCK15  ----------------------------------
// SVD Line: 23629

//  <item> SFDITEM_FIELD__GPIOA_LCKR_LCK15
//    <name> LCK15 </name>
//    <rw> 
//    <i> [Bit 15] RW (@ 0x4002001C) Port x lock bit y (y=  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOA_LCKR ) </loc>
//      <o.15..15> LCK15
//    </check>
//  </item>
//  


// ------------------------------  Field Item: GPIOA_LCKR_LCK14  ----------------------------------
// SVD Line: 23636

//  <item> SFDITEM_FIELD__GPIOA_LCKR_LCK14
//    <name> LCK14 </name>
//    <rw> 
//    <i> [Bit 14] RW (@ 0x4002001C) Port x lock bit y (y=  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOA_LCKR ) </loc>
//      <o.14..14> LCK14
//    </check>
//  </item>
//  


// ------------------------------  Field Item: GPIOA_LCKR_LCK13  ----------------------------------
// SVD Line: 23643

//  <item> SFDITEM_FIELD__GPIOA_LCKR_LCK13
//    <name> LCK13 </name>
//    <rw> 
//    <i> [Bit 13] RW (@ 0x4002001C) Port x lock bit y (y=  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOA_LCKR ) </loc>
//      <o.13..13> LCK13
//    </check>
//  </item>
//  


// ------------------------------  Field Item: GPIOA_LCKR_LCK12  ----------------------------------
// SVD Line: 23650

//  <item> SFDITEM_FIELD__GPIOA_LCKR_LCK12
//    <name> LCK12 </name>
//    <rw> 
//    <i> [Bit 12] RW (@ 0x4002001C) Port x lock bit y (y=  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOA_LCKR ) </loc>
//      <o.12..12> LCK12
//    </check>
//  </item>
//  


// ------------------------------  Field Item: GPIOA_LCKR_LCK11  ----------------------------------
// SVD Line: 23657

//  <item> SFDITEM_FIELD__GPIOA_LCKR_LCK11
//    <name> LCK11 </name>
//    <rw> 
//    <i> [Bit 11] RW (@ 0x4002001C) Port x lock bit y (y=  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOA_LCKR ) </loc>
//      <o.11..11> LCK11
//    </check>
//  </item>
//  


// ------------------------------  Field Item: GPIOA_LCKR_LCK10  ----------------------------------
// SVD Line: 23664

//  <item> SFDITEM_FIELD__GPIOA_LCKR_LCK10
//    <name> LCK10 </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x4002001C) Port x lock bit y (y=  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOA_LCKR ) </loc>
//      <o.10..10> LCK10
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOA_LCKR_LCK9  ----------------------------------
// SVD Line: 23671

//  <item> SFDITEM_FIELD__GPIOA_LCKR_LCK9
//    <name> LCK9 </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x4002001C) Port x lock bit y (y=  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOA_LCKR ) </loc>
//      <o.9..9> LCK9
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOA_LCKR_LCK8  ----------------------------------
// SVD Line: 23678

//  <item> SFDITEM_FIELD__GPIOA_LCKR_LCK8
//    <name> LCK8 </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x4002001C) Port x lock bit y (y=  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOA_LCKR ) </loc>
//      <o.8..8> LCK8
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOA_LCKR_LCK7  ----------------------------------
// SVD Line: 23685

//  <item> SFDITEM_FIELD__GPIOA_LCKR_LCK7
//    <name> LCK7 </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x4002001C) Port x lock bit y (y=  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOA_LCKR ) </loc>
//      <o.7..7> LCK7
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOA_LCKR_LCK6  ----------------------------------
// SVD Line: 23692

//  <item> SFDITEM_FIELD__GPIOA_LCKR_LCK6
//    <name> LCK6 </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x4002001C) Port x lock bit y (y=  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOA_LCKR ) </loc>
//      <o.6..6> LCK6
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOA_LCKR_LCK5  ----------------------------------
// SVD Line: 23699

//  <item> SFDITEM_FIELD__GPIOA_LCKR_LCK5
//    <name> LCK5 </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x4002001C) Port x lock bit y (y=  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOA_LCKR ) </loc>
//      <o.5..5> LCK5
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOA_LCKR_LCK4  ----------------------------------
// SVD Line: 23706

//  <item> SFDITEM_FIELD__GPIOA_LCKR_LCK4
//    <name> LCK4 </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x4002001C) Port x lock bit y (y=  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOA_LCKR ) </loc>
//      <o.4..4> LCK4
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOA_LCKR_LCK3  ----------------------------------
// SVD Line: 23713

//  <item> SFDITEM_FIELD__GPIOA_LCKR_LCK3
//    <name> LCK3 </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x4002001C) Port x lock bit y (y=  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOA_LCKR ) </loc>
//      <o.3..3> LCK3
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOA_LCKR_LCK2  ----------------------------------
// SVD Line: 23720

//  <item> SFDITEM_FIELD__GPIOA_LCKR_LCK2
//    <name> LCK2 </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x4002001C) Port x lock bit y (y=  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOA_LCKR ) </loc>
//      <o.2..2> LCK2
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOA_LCKR_LCK1  ----------------------------------
// SVD Line: 23727

//  <item> SFDITEM_FIELD__GPIOA_LCKR_LCK1
//    <name> LCK1 </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x4002001C) Port x lock bit y (y=  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOA_LCKR ) </loc>
//      <o.1..1> LCK1
//    </check>
//  </item>
//  


// -------------------------------  Field Item: GPIOA_LCKR_LCK0  ----------------------------------
// SVD Line: 23734

//  <item> SFDITEM_FIELD__GPIOA_LCKR_LCK0
//    <name> LCK0 </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x4002001C) Port x lock bit y (y=  0..15) </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOA_LCKR ) </loc>
//      <o.0..0> LCK0
//    </check>
//  </item>
//  


// -------------------------------  Register RTree: GPIOA_LCKR  -----------------------------------
// SVD Line: 23612

//  <rtree> SFDITEM_REG__GPIOA_LCKR
//    <name> LCKR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4002001C) GPIO port configuration lock  register </i>
//    <loc> ( (unsigned int)((GPIOA_LCKR >> 0) & 0xFFFFFFFF), ((GPIOA_LCKR = (GPIOA_LCKR & ~(0x1FFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1FFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__GPIOA_LCKR_LCKK </item>
//    <item> SFDITEM_FIELD__GPIOA_LCKR_LCK15 </item>
//    <item> SFDITEM_FIELD__GPIOA_LCKR_LCK14 </item>
//    <item> SFDITEM_FIELD__GPIOA_LCKR_LCK13 </item>
//    <item> SFDITEM_FIELD__GPIOA_LCKR_LCK12 </item>
//    <item> SFDITEM_FIELD__GPIOA_LCKR_LCK11 </item>
//    <item> SFDITEM_FIELD__GPIOA_LCKR_LCK10 </item>
//    <item> SFDITEM_FIELD__GPIOA_LCKR_LCK9 </item>
//    <item> SFDITEM_FIELD__GPIOA_LCKR_LCK8 </item>
//    <item> SFDITEM_FIELD__GPIOA_LCKR_LCK7 </item>
//    <item> SFDITEM_FIELD__GPIOA_LCKR_LCK6 </item>
//    <item> SFDITEM_FIELD__GPIOA_LCKR_LCK5 </item>
//    <item> SFDITEM_FIELD__GPIOA_LCKR_LCK4 </item>
//    <item> SFDITEM_FIELD__GPIOA_LCKR_LCK3 </item>
//    <item> SFDITEM_FIELD__GPIOA_LCKR_LCK2 </item>
//    <item> SFDITEM_FIELD__GPIOA_LCKR_LCK1 </item>
//    <item> SFDITEM_FIELD__GPIOA_LCKR_LCK0 </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: GPIOA_AFRL  -------------------------------
// SVD Line: 23743

unsigned int GPIOA_AFRL __AT (0x40020020);



// ------------------------------  Field Item: GPIOA_AFRL_AFRL7  ----------------------------------
// SVD Line: 23753

//  <item> SFDITEM_FIELD__GPIOA_AFRL_AFRL7
//    <name> AFRL7 </name>
//    <rw> 
//    <i> [Bits 31..28] RW (@ 0x40020020) Alternate function selection for port x  bit y (y = 0..7) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOA_AFRL >> 28) & 0xF), ((GPIOA_AFRL = (GPIOA_AFRL & ~(0xFUL << 28 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 28 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: GPIOA_AFRL_AFRL6  ----------------------------------
// SVD Line: 23760

//  <item> SFDITEM_FIELD__GPIOA_AFRL_AFRL6
//    <name> AFRL6 </name>
//    <rw> 
//    <i> [Bits 27..24] RW (@ 0x40020020) Alternate function selection for port x  bit y (y = 0..7) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOA_AFRL >> 24) & 0xF), ((GPIOA_AFRL = (GPIOA_AFRL & ~(0xFUL << 24 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 24 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: GPIOA_AFRL_AFRL5  ----------------------------------
// SVD Line: 23767

//  <item> SFDITEM_FIELD__GPIOA_AFRL_AFRL5
//    <name> AFRL5 </name>
//    <rw> 
//    <i> [Bits 23..20] RW (@ 0x40020020) Alternate function selection for port x  bit y (y = 0..7) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOA_AFRL >> 20) & 0xF), ((GPIOA_AFRL = (GPIOA_AFRL & ~(0xFUL << 20 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 20 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: GPIOA_AFRL_AFRL4  ----------------------------------
// SVD Line: 23774

//  <item> SFDITEM_FIELD__GPIOA_AFRL_AFRL4
//    <name> AFRL4 </name>
//    <rw> 
//    <i> [Bits 19..16] RW (@ 0x40020020) Alternate function selection for port x  bit y (y = 0..7) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOA_AFRL >> 16) & 0xF), ((GPIOA_AFRL = (GPIOA_AFRL & ~(0xFUL << 16 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 16 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: GPIOA_AFRL_AFRL3  ----------------------------------
// SVD Line: 23781

//  <item> SFDITEM_FIELD__GPIOA_AFRL_AFRL3
//    <name> AFRL3 </name>
//    <rw> 
//    <i> [Bits 15..12] RW (@ 0x40020020) Alternate function selection for port x  bit y (y = 0..7) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOA_AFRL >> 12) & 0xF), ((GPIOA_AFRL = (GPIOA_AFRL & ~(0xFUL << 12 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 12 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: GPIOA_AFRL_AFRL2  ----------------------------------
// SVD Line: 23788

//  <item> SFDITEM_FIELD__GPIOA_AFRL_AFRL2
//    <name> AFRL2 </name>
//    <rw> 
//    <i> [Bits 11..8] RW (@ 0x40020020) Alternate function selection for port x  bit y (y = 0..7) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOA_AFRL >> 8) & 0xF), ((GPIOA_AFRL = (GPIOA_AFRL & ~(0xFUL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: GPIOA_AFRL_AFRL1  ----------------------------------
// SVD Line: 23795

//  <item> SFDITEM_FIELD__GPIOA_AFRL_AFRL1
//    <name> AFRL1 </name>
//    <rw> 
//    <i> [Bits 7..4] RW (@ 0x40020020) Alternate function selection for port x  bit y (y = 0..7) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOA_AFRL >> 4) & 0xF), ((GPIOA_AFRL = (GPIOA_AFRL & ~(0xFUL << 4 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 4 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: GPIOA_AFRL_AFRL0  ----------------------------------
// SVD Line: 23802

//  <item> SFDITEM_FIELD__GPIOA_AFRL_AFRL0
//    <name> AFRL0 </name>
//    <rw> 
//    <i> [Bits 3..0] RW (@ 0x40020020) Alternate function selection for port x  bit y (y = 0..7) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOA_AFRL >> 0) & 0xF), ((GPIOA_AFRL = (GPIOA_AFRL & ~(0xFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: GPIOA_AFRL  -----------------------------------
// SVD Line: 23743

//  <rtree> SFDITEM_REG__GPIOA_AFRL
//    <name> AFRL </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40020020) GPIO alternate function low  register </i>
//    <loc> ( (unsigned int)((GPIOA_AFRL >> 0) & 0xFFFFFFFF), ((GPIOA_AFRL = (GPIOA_AFRL & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__GPIOA_AFRL_AFRL7 </item>
//    <item> SFDITEM_FIELD__GPIOA_AFRL_AFRL6 </item>
//    <item> SFDITEM_FIELD__GPIOA_AFRL_AFRL5 </item>
//    <item> SFDITEM_FIELD__GPIOA_AFRL_AFRL4 </item>
//    <item> SFDITEM_FIELD__GPIOA_AFRL_AFRL3 </item>
//    <item> SFDITEM_FIELD__GPIOA_AFRL_AFRL2 </item>
//    <item> SFDITEM_FIELD__GPIOA_AFRL_AFRL1 </item>
//    <item> SFDITEM_FIELD__GPIOA_AFRL_AFRL0 </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: GPIOA_AFRH  -------------------------------
// SVD Line: 23811

unsigned int GPIOA_AFRH __AT (0x40020024);



// ------------------------------  Field Item: GPIOA_AFRH_AFRH15  ---------------------------------
// SVD Line: 23821

//  <item> SFDITEM_FIELD__GPIOA_AFRH_AFRH15
//    <name> AFRH15 </name>
//    <rw> 
//    <i> [Bits 31..28] RW (@ 0x40020024) Alternate function selection for port x  bit y (y = 8..15) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOA_AFRH >> 28) & 0xF), ((GPIOA_AFRH = (GPIOA_AFRH & ~(0xFUL << 28 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 28 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: GPIOA_AFRH_AFRH14  ---------------------------------
// SVD Line: 23828

//  <item> SFDITEM_FIELD__GPIOA_AFRH_AFRH14
//    <name> AFRH14 </name>
//    <rw> 
//    <i> [Bits 27..24] RW (@ 0x40020024) Alternate function selection for port x  bit y (y = 8..15) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOA_AFRH >> 24) & 0xF), ((GPIOA_AFRH = (GPIOA_AFRH & ~(0xFUL << 24 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 24 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: GPIOA_AFRH_AFRH13  ---------------------------------
// SVD Line: 23835

//  <item> SFDITEM_FIELD__GPIOA_AFRH_AFRH13
//    <name> AFRH13 </name>
//    <rw> 
//    <i> [Bits 23..20] RW (@ 0x40020024) Alternate function selection for port x  bit y (y = 8..15) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOA_AFRH >> 20) & 0xF), ((GPIOA_AFRH = (GPIOA_AFRH & ~(0xFUL << 20 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 20 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: GPIOA_AFRH_AFRH12  ---------------------------------
// SVD Line: 23842

//  <item> SFDITEM_FIELD__GPIOA_AFRH_AFRH12
//    <name> AFRH12 </name>
//    <rw> 
//    <i> [Bits 19..16] RW (@ 0x40020024) Alternate function selection for port x  bit y (y = 8..15) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOA_AFRH >> 16) & 0xF), ((GPIOA_AFRH = (GPIOA_AFRH & ~(0xFUL << 16 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 16 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: GPIOA_AFRH_AFRH11  ---------------------------------
// SVD Line: 23849

//  <item> SFDITEM_FIELD__GPIOA_AFRH_AFRH11
//    <name> AFRH11 </name>
//    <rw> 
//    <i> [Bits 15..12] RW (@ 0x40020024) Alternate function selection for port x  bit y (y = 8..15) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOA_AFRH >> 12) & 0xF), ((GPIOA_AFRH = (GPIOA_AFRH & ~(0xFUL << 12 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 12 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: GPIOA_AFRH_AFRH10  ---------------------------------
// SVD Line: 23856

//  <item> SFDITEM_FIELD__GPIOA_AFRH_AFRH10
//    <name> AFRH10 </name>
//    <rw> 
//    <i> [Bits 11..8] RW (@ 0x40020024) Alternate function selection for port x  bit y (y = 8..15) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOA_AFRH >> 8) & 0xF), ((GPIOA_AFRH = (GPIOA_AFRH & ~(0xFUL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: GPIOA_AFRH_AFRH9  ----------------------------------
// SVD Line: 23863

//  <item> SFDITEM_FIELD__GPIOA_AFRH_AFRH9
//    <name> AFRH9 </name>
//    <rw> 
//    <i> [Bits 7..4] RW (@ 0x40020024) Alternate function selection for port x  bit y (y = 8..15) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOA_AFRH >> 4) & 0xF), ((GPIOA_AFRH = (GPIOA_AFRH & ~(0xFUL << 4 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 4 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: GPIOA_AFRH_AFRH8  ----------------------------------
// SVD Line: 23870

//  <item> SFDITEM_FIELD__GPIOA_AFRH_AFRH8
//    <name> AFRH8 </name>
//    <rw> 
//    <i> [Bits 3..0] RW (@ 0x40020024) Alternate function selection for port x  bit y (y = 8..15) </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOA_AFRH >> 0) & 0xF), ((GPIOA_AFRH = (GPIOA_AFRH & ~(0xFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: GPIOA_AFRH  -----------------------------------
// SVD Line: 23811

//  <rtree> SFDITEM_REG__GPIOA_AFRH
//    <name> AFRH </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40020024) GPIO alternate function high  register </i>
//    <loc> ( (unsigned int)((GPIOA_AFRH >> 0) & 0xFFFFFFFF), ((GPIOA_AFRH = (GPIOA_AFRH & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__GPIOA_AFRH_AFRH15 </item>
//    <item> SFDITEM_FIELD__GPIOA_AFRH_AFRH14 </item>
//    <item> SFDITEM_FIELD__GPIOA_AFRH_AFRH13 </item>
//    <item> SFDITEM_FIELD__GPIOA_AFRH_AFRH12 </item>
//    <item> SFDITEM_FIELD__GPIOA_AFRH_AFRH11 </item>
//    <item> SFDITEM_FIELD__GPIOA_AFRH_AFRH10 </item>
//    <item> SFDITEM_FIELD__GPIOA_AFRH_AFRH9 </item>
//    <item> SFDITEM_FIELD__GPIOA_AFRH_AFRH8 </item>
//  </rtree>
//  


// ---------------------------------  Peripheral View: GPIOA  -------------------------------------
// SVD Line: 22620

//  <view> GPIOA
//    <name> GPIOA </name>
//    <item> SFDITEM_REG__GPIOA_MODER </item>
//    <item> SFDITEM_REG__GPIOA_OTYPER </item>
//    <item> SFDITEM_REG__GPIOA_OSPEEDR </item>
//    <item> SFDITEM_REG__GPIOA_PUPDR </item>
//    <item> SFDITEM_REG__GPIOA_IDR </item>
//    <item> SFDITEM_REG__GPIOA_ODR </item>
//    <item> SFDITEM_REG__GPIOA_BSRR </item>
//    <item> SFDITEM_REG__GPIOA_LCKR </item>
//    <item> SFDITEM_REG__GPIOA_AFRL </item>
//    <item> SFDITEM_REG__GPIOA_AFRH </item>
//  </view>
//  


// -----------------------------  Register Item Address: I2C3_CR1  --------------------------------
// SVD Line: 23897

unsigned int I2C3_CR1 __AT (0x40005C00);



// -------------------------------  Field Item: I2C3_CR1_SWRST  -----------------------------------
// SVD Line: 23906

//  <item> SFDITEM_FIELD__I2C3_CR1_SWRST
//    <name> SWRST </name>
//    <rw> 
//    <i> [Bit 15] RW (@ 0x40005C00) Software reset </i>
//    <check> 
//      <loc> ( (unsigned int) I2C3_CR1 ) </loc>
//      <o.15..15> SWRST
//    </check>
//  </item>
//  


// -------------------------------  Field Item: I2C3_CR1_ALERT  -----------------------------------
// SVD Line: 23912

//  <item> SFDITEM_FIELD__I2C3_CR1_ALERT
//    <name> ALERT </name>
//    <rw> 
//    <i> [Bit 13] RW (@ 0x40005C00) SMBus alert </i>
//    <check> 
//      <loc> ( (unsigned int) I2C3_CR1 ) </loc>
//      <o.13..13> ALERT
//    </check>
//  </item>
//  


// --------------------------------  Field Item: I2C3_CR1_PEC  ------------------------------------
// SVD Line: 23918

//  <item> SFDITEM_FIELD__I2C3_CR1_PEC
//    <name> PEC </name>
//    <rw> 
//    <i> [Bit 12] RW (@ 0x40005C00) Packet error checking </i>
//    <check> 
//      <loc> ( (unsigned int) I2C3_CR1 ) </loc>
//      <o.12..12> PEC
//    </check>
//  </item>
//  


// --------------------------------  Field Item: I2C3_CR1_POS  ------------------------------------
// SVD Line: 23924

//  <item> SFDITEM_FIELD__I2C3_CR1_POS
//    <name> POS </name>
//    <rw> 
//    <i> [Bit 11] RW (@ 0x40005C00) Acknowledge/PEC Position (for data  reception) </i>
//    <check> 
//      <loc> ( (unsigned int) I2C3_CR1 ) </loc>
//      <o.11..11> POS
//    </check>
//  </item>
//  


// --------------------------------  Field Item: I2C3_CR1_ACK  ------------------------------------
// SVD Line: 23931

//  <item> SFDITEM_FIELD__I2C3_CR1_ACK
//    <name> ACK </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x40005C00) Acknowledge enable </i>
//    <check> 
//      <loc> ( (unsigned int) I2C3_CR1 ) </loc>
//      <o.10..10> ACK
//    </check>
//  </item>
//  


// --------------------------------  Field Item: I2C3_CR1_STOP  -----------------------------------
// SVD Line: 23937

//  <item> SFDITEM_FIELD__I2C3_CR1_STOP
//    <name> STOP </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x40005C00) Stop generation </i>
//    <check> 
//      <loc> ( (unsigned int) I2C3_CR1 ) </loc>
//      <o.9..9> STOP
//    </check>
//  </item>
//  


// -------------------------------  Field Item: I2C3_CR1_START  -----------------------------------
// SVD Line: 23943

//  <item> SFDITEM_FIELD__I2C3_CR1_START
//    <name> START </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x40005C00) Start generation </i>
//    <check> 
//      <loc> ( (unsigned int) I2C3_CR1 ) </loc>
//      <o.8..8> START
//    </check>
//  </item>
//  


// -----------------------------  Field Item: I2C3_CR1_NOSTRETCH  ---------------------------------
// SVD Line: 23949

//  <item> SFDITEM_FIELD__I2C3_CR1_NOSTRETCH
//    <name> NOSTRETCH </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x40005C00) Clock stretching disable (Slave  mode) </i>
//    <check> 
//      <loc> ( (unsigned int) I2C3_CR1 ) </loc>
//      <o.7..7> NOSTRETCH
//    </check>
//  </item>
//  


// --------------------------------  Field Item: I2C3_CR1_ENGC  -----------------------------------
// SVD Line: 23956

//  <item> SFDITEM_FIELD__I2C3_CR1_ENGC
//    <name> ENGC </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x40005C00) General call enable </i>
//    <check> 
//      <loc> ( (unsigned int) I2C3_CR1 ) </loc>
//      <o.6..6> ENGC
//    </check>
//  </item>
//  


// -------------------------------  Field Item: I2C3_CR1_ENPEC  -----------------------------------
// SVD Line: 23962

//  <item> SFDITEM_FIELD__I2C3_CR1_ENPEC
//    <name> ENPEC </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x40005C00) PEC enable </i>
//    <check> 
//      <loc> ( (unsigned int) I2C3_CR1 ) </loc>
//      <o.5..5> ENPEC
//    </check>
//  </item>
//  


// -------------------------------  Field Item: I2C3_CR1_ENARP  -----------------------------------
// SVD Line: 23968

//  <item> SFDITEM_FIELD__I2C3_CR1_ENARP
//    <name> ENARP </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x40005C00) ARP enable </i>
//    <check> 
//      <loc> ( (unsigned int) I2C3_CR1 ) </loc>
//      <o.4..4> ENARP
//    </check>
//  </item>
//  


// ------------------------------  Field Item: I2C3_CR1_SMBTYPE  ----------------------------------
// SVD Line: 23974

//  <item> SFDITEM_FIELD__I2C3_CR1_SMBTYPE
//    <name> SMBTYPE </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x40005C00) SMBus type </i>
//    <check> 
//      <loc> ( (unsigned int) I2C3_CR1 ) </loc>
//      <o.3..3> SMBTYPE
//    </check>
//  </item>
//  


// -------------------------------  Field Item: I2C3_CR1_SMBUS  -----------------------------------
// SVD Line: 23980

//  <item> SFDITEM_FIELD__I2C3_CR1_SMBUS
//    <name> SMBUS </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x40005C00) SMBus mode </i>
//    <check> 
//      <loc> ( (unsigned int) I2C3_CR1 ) </loc>
//      <o.1..1> SMBUS
//    </check>
//  </item>
//  


// ---------------------------------  Field Item: I2C3_CR1_PE  ------------------------------------
// SVD Line: 23986

//  <item> SFDITEM_FIELD__I2C3_CR1_PE
//    <name> PE </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40005C00) Peripheral enable </i>
//    <check> 
//      <loc> ( (unsigned int) I2C3_CR1 ) </loc>
//      <o.0..0> PE
//    </check>
//  </item>
//  


// --------------------------------  Register RTree: I2C3_CR1  ------------------------------------
// SVD Line: 23897

//  <rtree> SFDITEM_REG__I2C3_CR1
//    <name> CR1 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40005C00) Control register 1 </i>
//    <loc> ( (unsigned int)((I2C3_CR1 >> 0) & 0xFFFFFFFF), ((I2C3_CR1 = (I2C3_CR1 & ~(0xBFFBUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xBFFB) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__I2C3_CR1_SWRST </item>
//    <item> SFDITEM_FIELD__I2C3_CR1_ALERT </item>
//    <item> SFDITEM_FIELD__I2C3_CR1_PEC </item>
//    <item> SFDITEM_FIELD__I2C3_CR1_POS </item>
//    <item> SFDITEM_FIELD__I2C3_CR1_ACK </item>
//    <item> SFDITEM_FIELD__I2C3_CR1_STOP </item>
//    <item> SFDITEM_FIELD__I2C3_CR1_START </item>
//    <item> SFDITEM_FIELD__I2C3_CR1_NOSTRETCH </item>
//    <item> SFDITEM_FIELD__I2C3_CR1_ENGC </item>
//    <item> SFDITEM_FIELD__I2C3_CR1_ENPEC </item>
//    <item> SFDITEM_FIELD__I2C3_CR1_ENARP </item>
//    <item> SFDITEM_FIELD__I2C3_CR1_SMBTYPE </item>
//    <item> SFDITEM_FIELD__I2C3_CR1_SMBUS </item>
//    <item> SFDITEM_FIELD__I2C3_CR1_PE </item>
//  </rtree>
//  


// -----------------------------  Register Item Address: I2C3_CR2  --------------------------------
// SVD Line: 23994

unsigned int I2C3_CR2 __AT (0x40005C04);



// --------------------------------  Field Item: I2C3_CR2_LAST  -----------------------------------
// SVD Line: 24003

//  <item> SFDITEM_FIELD__I2C3_CR2_LAST
//    <name> LAST </name>
//    <rw> 
//    <i> [Bit 12] RW (@ 0x40005C04) DMA last transfer </i>
//    <check> 
//      <loc> ( (unsigned int) I2C3_CR2 ) </loc>
//      <o.12..12> LAST
//    </check>
//  </item>
//  


// -------------------------------  Field Item: I2C3_CR2_DMAEN  -----------------------------------
// SVD Line: 24009

//  <item> SFDITEM_FIELD__I2C3_CR2_DMAEN
//    <name> DMAEN </name>
//    <rw> 
//    <i> [Bit 11] RW (@ 0x40005C04) DMA requests enable </i>
//    <check> 
//      <loc> ( (unsigned int) I2C3_CR2 ) </loc>
//      <o.11..11> DMAEN
//    </check>
//  </item>
//  


// ------------------------------  Field Item: I2C3_CR2_ITBUFEN  ----------------------------------
// SVD Line: 24015

//  <item> SFDITEM_FIELD__I2C3_CR2_ITBUFEN
//    <name> ITBUFEN </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x40005C04) Buffer interrupt enable </i>
//    <check> 
//      <loc> ( (unsigned int) I2C3_CR2 ) </loc>
//      <o.10..10> ITBUFEN
//    </check>
//  </item>
//  


// ------------------------------  Field Item: I2C3_CR2_ITEVTEN  ----------------------------------
// SVD Line: 24021

//  <item> SFDITEM_FIELD__I2C3_CR2_ITEVTEN
//    <name> ITEVTEN </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x40005C04) Event interrupt enable </i>
//    <check> 
//      <loc> ( (unsigned int) I2C3_CR2 ) </loc>
//      <o.9..9> ITEVTEN
//    </check>
//  </item>
//  


// ------------------------------  Field Item: I2C3_CR2_ITERREN  ----------------------------------
// SVD Line: 24027

//  <item> SFDITEM_FIELD__I2C3_CR2_ITERREN
//    <name> ITERREN </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x40005C04) Error interrupt enable </i>
//    <check> 
//      <loc> ( (unsigned int) I2C3_CR2 ) </loc>
//      <o.8..8> ITERREN
//    </check>
//  </item>
//  


// --------------------------------  Field Item: I2C3_CR2_FREQ  -----------------------------------
// SVD Line: 24033

//  <item> SFDITEM_FIELD__I2C3_CR2_FREQ
//    <name> FREQ </name>
//    <rw> 
//    <i> [Bits 5..0] RW (@ 0x40005C04) Peripheral clock frequency </i>
//    <edit> 
//      <loc> ( (unsigned char)((I2C3_CR2 >> 0) & 0x3F), ((I2C3_CR2 = (I2C3_CR2 & ~(0x3FUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3F) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Register RTree: I2C3_CR2  ------------------------------------
// SVD Line: 23994

//  <rtree> SFDITEM_REG__I2C3_CR2
//    <name> CR2 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40005C04) Control register 2 </i>
//    <loc> ( (unsigned int)((I2C3_CR2 >> 0) & 0xFFFFFFFF), ((I2C3_CR2 = (I2C3_CR2 & ~(0x1F3FUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1F3F) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__I2C3_CR2_LAST </item>
//    <item> SFDITEM_FIELD__I2C3_CR2_DMAEN </item>
//    <item> SFDITEM_FIELD__I2C3_CR2_ITBUFEN </item>
//    <item> SFDITEM_FIELD__I2C3_CR2_ITEVTEN </item>
//    <item> SFDITEM_FIELD__I2C3_CR2_ITERREN </item>
//    <item> SFDITEM_FIELD__I2C3_CR2_FREQ </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: I2C3_OAR1  --------------------------------
// SVD Line: 24041

unsigned int I2C3_OAR1 __AT (0x40005C08);



// ------------------------------  Field Item: I2C3_OAR1_ADDMODE  ---------------------------------
// SVD Line: 24050

//  <item> SFDITEM_FIELD__I2C3_OAR1_ADDMODE
//    <name> ADDMODE </name>
//    <rw> 
//    <i> [Bit 15] RW (@ 0x40005C08) Addressing mode (slave  mode) </i>
//    <check> 
//      <loc> ( (unsigned int) I2C3_OAR1 ) </loc>
//      <o.15..15> ADDMODE
//    </check>
//  </item>
//  


// -------------------------------  Field Item: I2C3_OAR1_ADD10  ----------------------------------
// SVD Line: 24057

//  <item> SFDITEM_FIELD__I2C3_OAR1_ADD10
//    <name> ADD10 </name>
//    <rw> 
//    <i> [Bits 9..8] RW (@ 0x40005C08) Interface address </i>
//    <edit> 
//      <loc> ( (unsigned char)((I2C3_OAR1 >> 8) & 0x3), ((I2C3_OAR1 = (I2C3_OAR1 & ~(0x3UL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Field Item: I2C3_OAR1_ADD7  -----------------------------------
// SVD Line: 24063

//  <item> SFDITEM_FIELD__I2C3_OAR1_ADD7
//    <name> ADD7 </name>
//    <rw> 
//    <i> [Bits 7..1] RW (@ 0x40005C08) Interface address </i>
//    <edit> 
//      <loc> ( (unsigned char)((I2C3_OAR1 >> 1) & 0x7F), ((I2C3_OAR1 = (I2C3_OAR1 & ~(0x7FUL << 1 )) | ((unsigned long)(Gui_u8:GuiVal & 0x7F) << 1 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Field Item: I2C3_OAR1_ADD0  -----------------------------------
// SVD Line: 24069

//  <item> SFDITEM_FIELD__I2C3_OAR1_ADD0
//    <name> ADD0 </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40005C08) Interface address </i>
//    <check> 
//      <loc> ( (unsigned int) I2C3_OAR1 ) </loc>
//      <o.0..0> ADD0
//    </check>
//  </item>
//  


// --------------------------------  Register RTree: I2C3_OAR1  -----------------------------------
// SVD Line: 24041

//  <rtree> SFDITEM_REG__I2C3_OAR1
//    <name> OAR1 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40005C08) Own address register 1 </i>
//    <loc> ( (unsigned int)((I2C3_OAR1 >> 0) & 0xFFFFFFFF), ((I2C3_OAR1 = (I2C3_OAR1 & ~(0x83FFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x83FF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__I2C3_OAR1_ADDMODE </item>
//    <item> SFDITEM_FIELD__I2C3_OAR1_ADD10 </item>
//    <item> SFDITEM_FIELD__I2C3_OAR1_ADD7 </item>
//    <item> SFDITEM_FIELD__I2C3_OAR1_ADD0 </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: I2C3_OAR2  --------------------------------
// SVD Line: 24077

unsigned int I2C3_OAR2 __AT (0x40005C0C);



// -------------------------------  Field Item: I2C3_OAR2_ADD2  -----------------------------------
// SVD Line: 24086

//  <item> SFDITEM_FIELD__I2C3_OAR2_ADD2
//    <name> ADD2 </name>
//    <rw> 
//    <i> [Bits 7..1] RW (@ 0x40005C0C) Interface address </i>
//    <edit> 
//      <loc> ( (unsigned char)((I2C3_OAR2 >> 1) & 0x7F), ((I2C3_OAR2 = (I2C3_OAR2 & ~(0x7FUL << 1 )) | ((unsigned long)(Gui_u8:GuiVal & 0x7F) << 1 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: I2C3_OAR2_ENDUAL  ----------------------------------
// SVD Line: 24092

//  <item> SFDITEM_FIELD__I2C3_OAR2_ENDUAL
//    <name> ENDUAL </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40005C0C) Dual addressing mode  enable </i>
//    <check> 
//      <loc> ( (unsigned int) I2C3_OAR2 ) </loc>
//      <o.0..0> ENDUAL
//    </check>
//  </item>
//  


// --------------------------------  Register RTree: I2C3_OAR2  -----------------------------------
// SVD Line: 24077

//  <rtree> SFDITEM_REG__I2C3_OAR2
//    <name> OAR2 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40005C0C) Own address register 2 </i>
//    <loc> ( (unsigned int)((I2C3_OAR2 >> 0) & 0xFFFFFFFF), ((I2C3_OAR2 = (I2C3_OAR2 & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__I2C3_OAR2_ADD2 </item>
//    <item> SFDITEM_FIELD__I2C3_OAR2_ENDUAL </item>
//  </rtree>
//  


// -----------------------------  Register Item Address: I2C3_DR  ---------------------------------
// SVD Line: 24101

unsigned int I2C3_DR __AT (0x40005C10);



// ---------------------------------  Field Item: I2C3_DR_DR  -------------------------------------
// SVD Line: 24110

//  <item> SFDITEM_FIELD__I2C3_DR_DR
//    <name> DR </name>
//    <rw> 
//    <i> [Bits 7..0] RW (@ 0x40005C10) 8-bit data register </i>
//    <edit> 
//      <loc> ( (unsigned char)((I2C3_DR >> 0) & 0xFF), ((I2C3_DR = (I2C3_DR & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------------  Register RTree: I2C3_DR  ------------------------------------
// SVD Line: 24101

//  <rtree> SFDITEM_REG__I2C3_DR
//    <name> DR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40005C10) Data register </i>
//    <loc> ( (unsigned int)((I2C3_DR >> 0) & 0xFFFFFFFF), ((I2C3_DR = (I2C3_DR & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__I2C3_DR_DR </item>
//  </rtree>
//  


// -----------------------------  Register Item Address: I2C3_SR1  --------------------------------
// SVD Line: 24118

unsigned int I2C3_SR1 __AT (0x40005C14);



// ------------------------------  Field Item: I2C3_SR1_SMBALERT  ---------------------------------
// SVD Line: 24126

//  <item> SFDITEM_FIELD__I2C3_SR1_SMBALERT
//    <name> SMBALERT </name>
//    <rw> 
//    <i> [Bit 15] RW (@ 0x40005C14) SMBus alert </i>
//    <check> 
//      <loc> ( (unsigned int) I2C3_SR1 ) </loc>
//      <o.15..15> SMBALERT
//    </check>
//  </item>
//  


// ------------------------------  Field Item: I2C3_SR1_TIMEOUT  ----------------------------------
// SVD Line: 24133

//  <item> SFDITEM_FIELD__I2C3_SR1_TIMEOUT
//    <name> TIMEOUT </name>
//    <rw> 
//    <i> [Bit 14] RW (@ 0x40005C14) Timeout or Tlow error </i>
//    <check> 
//      <loc> ( (unsigned int) I2C3_SR1 ) </loc>
//      <o.14..14> TIMEOUT
//    </check>
//  </item>
//  


// -------------------------------  Field Item: I2C3_SR1_PECERR  ----------------------------------
// SVD Line: 24140

//  <item> SFDITEM_FIELD__I2C3_SR1_PECERR
//    <name> PECERR </name>
//    <rw> 
//    <i> [Bit 12] RW (@ 0x40005C14) PEC Error in reception </i>
//    <check> 
//      <loc> ( (unsigned int) I2C3_SR1 ) </loc>
//      <o.12..12> PECERR
//    </check>
//  </item>
//  


// --------------------------------  Field Item: I2C3_SR1_OVR  ------------------------------------
// SVD Line: 24147

//  <item> SFDITEM_FIELD__I2C3_SR1_OVR
//    <name> OVR </name>
//    <rw> 
//    <i> [Bit 11] RW (@ 0x40005C14) Overrun/Underrun </i>
//    <check> 
//      <loc> ( (unsigned int) I2C3_SR1 ) </loc>
//      <o.11..11> OVR
//    </check>
//  </item>
//  


// ---------------------------------  Field Item: I2C3_SR1_AF  ------------------------------------
// SVD Line: 24154

//  <item> SFDITEM_FIELD__I2C3_SR1_AF
//    <name> AF </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x40005C14) Acknowledge failure </i>
//    <check> 
//      <loc> ( (unsigned int) I2C3_SR1 ) </loc>
//      <o.10..10> AF
//    </check>
//  </item>
//  


// --------------------------------  Field Item: I2C3_SR1_ARLO  -----------------------------------
// SVD Line: 24161

//  <item> SFDITEM_FIELD__I2C3_SR1_ARLO
//    <name> ARLO </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x40005C14) Arbitration lost (master  mode) </i>
//    <check> 
//      <loc> ( (unsigned int) I2C3_SR1 ) </loc>
//      <o.9..9> ARLO
//    </check>
//  </item>
//  


// --------------------------------  Field Item: I2C3_SR1_BERR  -----------------------------------
// SVD Line: 24169

//  <item> SFDITEM_FIELD__I2C3_SR1_BERR
//    <name> BERR </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x40005C14) Bus error </i>
//    <check> 
//      <loc> ( (unsigned int) I2C3_SR1 ) </loc>
//      <o.8..8> BERR
//    </check>
//  </item>
//  


// --------------------------------  Field Item: I2C3_SR1_TxE  ------------------------------------
// SVD Line: 24176

//  <item> SFDITEM_FIELD__I2C3_SR1_TxE
//    <name> TxE </name>
//    <r> 
//    <i> [Bit 7] RO (@ 0x40005C14) Data register empty  (transmitters) </i>
//    <check> 
//      <loc> ( (unsigned int) I2C3_SR1 ) </loc>
//      <o.7..7> TxE
//    </check>
//  </item>
//  


// --------------------------------  Field Item: I2C3_SR1_RxNE  -----------------------------------
// SVD Line: 24184

//  <item> SFDITEM_FIELD__I2C3_SR1_RxNE
//    <name> RxNE </name>
//    <r> 
//    <i> [Bit 6] RO (@ 0x40005C14) Data register not empty  (receivers) </i>
//    <check> 
//      <loc> ( (unsigned int) I2C3_SR1 ) </loc>
//      <o.6..6> RxNE
//    </check>
//  </item>
//  


// -------------------------------  Field Item: I2C3_SR1_STOPF  -----------------------------------
// SVD Line: 24192

//  <item> SFDITEM_FIELD__I2C3_SR1_STOPF
//    <name> STOPF </name>
//    <r> 
//    <i> [Bit 4] RO (@ 0x40005C14) Stop detection (slave  mode) </i>
//    <check> 
//      <loc> ( (unsigned int) I2C3_SR1 ) </loc>
//      <o.4..4> STOPF
//    </check>
//  </item>
//  


// -------------------------------  Field Item: I2C3_SR1_ADD10  -----------------------------------
// SVD Line: 24200

//  <item> SFDITEM_FIELD__I2C3_SR1_ADD10
//    <name> ADD10 </name>
//    <r> 
//    <i> [Bit 3] RO (@ 0x40005C14) 10-bit header sent (Master  mode) </i>
//    <check> 
//      <loc> ( (unsigned int) I2C3_SR1 ) </loc>
//      <o.3..3> ADD10
//    </check>
//  </item>
//  


// --------------------------------  Field Item: I2C3_SR1_BTF  ------------------------------------
// SVD Line: 24208

//  <item> SFDITEM_FIELD__I2C3_SR1_BTF
//    <name> BTF </name>
//    <r> 
//    <i> [Bit 2] RO (@ 0x40005C14) Byte transfer finished </i>
//    <check> 
//      <loc> ( (unsigned int) I2C3_SR1 ) </loc>
//      <o.2..2> BTF
//    </check>
//  </item>
//  


// --------------------------------  Field Item: I2C3_SR1_ADDR  -----------------------------------
// SVD Line: 24215

//  <item> SFDITEM_FIELD__I2C3_SR1_ADDR
//    <name> ADDR </name>
//    <r> 
//    <i> [Bit 1] RO (@ 0x40005C14) Address sent (master mode)/matched  (slave mode) </i>
//    <check> 
//      <loc> ( (unsigned int) I2C3_SR1 ) </loc>
//      <o.1..1> ADDR
//    </check>
//  </item>
//  


// ---------------------------------  Field Item: I2C3_SR1_SB  ------------------------------------
// SVD Line: 24223

//  <item> SFDITEM_FIELD__I2C3_SR1_SB
//    <name> SB </name>
//    <r> 
//    <i> [Bit 0] RO (@ 0x40005C14) Start bit (Master mode) </i>
//    <check> 
//      <loc> ( (unsigned int) I2C3_SR1 ) </loc>
//      <o.0..0> SB
//    </check>
//  </item>
//  


// --------------------------------  Register RTree: I2C3_SR1  ------------------------------------
// SVD Line: 24118

//  <rtree> SFDITEM_REG__I2C3_SR1
//    <name> SR1 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40005C14) Status register 1 </i>
//    <loc> ( (unsigned int)((I2C3_SR1 >> 0) & 0xFFFFFFFF), ((I2C3_SR1 = (I2C3_SR1 & ~(0xDF00UL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xDF00) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__I2C3_SR1_SMBALERT </item>
//    <item> SFDITEM_FIELD__I2C3_SR1_TIMEOUT </item>
//    <item> SFDITEM_FIELD__I2C3_SR1_PECERR </item>
//    <item> SFDITEM_FIELD__I2C3_SR1_OVR </item>
//    <item> SFDITEM_FIELD__I2C3_SR1_AF </item>
//    <item> SFDITEM_FIELD__I2C3_SR1_ARLO </item>
//    <item> SFDITEM_FIELD__I2C3_SR1_BERR </item>
//    <item> SFDITEM_FIELD__I2C3_SR1_TxE </item>
//    <item> SFDITEM_FIELD__I2C3_SR1_RxNE </item>
//    <item> SFDITEM_FIELD__I2C3_SR1_STOPF </item>
//    <item> SFDITEM_FIELD__I2C3_SR1_ADD10 </item>
//    <item> SFDITEM_FIELD__I2C3_SR1_BTF </item>
//    <item> SFDITEM_FIELD__I2C3_SR1_ADDR </item>
//    <item> SFDITEM_FIELD__I2C3_SR1_SB </item>
//  </rtree>
//  


// -----------------------------  Register Item Address: I2C3_SR2  --------------------------------
// SVD Line: 24232

unsigned int I2C3_SR2 __AT (0x40005C18);



// --------------------------------  Field Item: I2C3_SR2_PEC  ------------------------------------
// SVD Line: 24241

//  <item> SFDITEM_FIELD__I2C3_SR2_PEC
//    <name> PEC </name>
//    <r> 
//    <i> [Bits 15..8] RO (@ 0x40005C18) acket error checking  register </i>
//    <edit> 
//      <loc> ( (unsigned char)((I2C3_SR2 >> 8) & 0xFF) ) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Field Item: I2C3_SR2_DUALF  -----------------------------------
// SVD Line: 24248

//  <item> SFDITEM_FIELD__I2C3_SR2_DUALF
//    <name> DUALF </name>
//    <r> 
//    <i> [Bit 7] RO (@ 0x40005C18) Dual flag (Slave mode) </i>
//    <check> 
//      <loc> ( (unsigned int) I2C3_SR2 ) </loc>
//      <o.7..7> DUALF
//    </check>
//  </item>
//  


// ------------------------------  Field Item: I2C3_SR2_SMBHOST  ----------------------------------
// SVD Line: 24254

//  <item> SFDITEM_FIELD__I2C3_SR2_SMBHOST
//    <name> SMBHOST </name>
//    <r> 
//    <i> [Bit 6] RO (@ 0x40005C18) SMBus host header (Slave  mode) </i>
//    <check> 
//      <loc> ( (unsigned int) I2C3_SR2 ) </loc>
//      <o.6..6> SMBHOST
//    </check>
//  </item>
//  


// -----------------------------  Field Item: I2C3_SR2_SMBDEFAULT  --------------------------------
// SVD Line: 24261

//  <item> SFDITEM_FIELD__I2C3_SR2_SMBDEFAULT
//    <name> SMBDEFAULT </name>
//    <r> 
//    <i> [Bit 5] RO (@ 0x40005C18) SMBus device default address (Slave  mode) </i>
//    <check> 
//      <loc> ( (unsigned int) I2C3_SR2 ) </loc>
//      <o.5..5> SMBDEFAULT
//    </check>
//  </item>
//  


// ------------------------------  Field Item: I2C3_SR2_GENCALL  ----------------------------------
// SVD Line: 24268

//  <item> SFDITEM_FIELD__I2C3_SR2_GENCALL
//    <name> GENCALL </name>
//    <r> 
//    <i> [Bit 4] RO (@ 0x40005C18) General call address (Slave  mode) </i>
//    <check> 
//      <loc> ( (unsigned int) I2C3_SR2 ) </loc>
//      <o.4..4> GENCALL
//    </check>
//  </item>
//  


// --------------------------------  Field Item: I2C3_SR2_TRA  ------------------------------------
// SVD Line: 24275

//  <item> SFDITEM_FIELD__I2C3_SR2_TRA
//    <name> TRA </name>
//    <r> 
//    <i> [Bit 2] RO (@ 0x40005C18) Transmitter/receiver </i>
//    <check> 
//      <loc> ( (unsigned int) I2C3_SR2 ) </loc>
//      <o.2..2> TRA
//    </check>
//  </item>
//  


// --------------------------------  Field Item: I2C3_SR2_BUSY  -----------------------------------
// SVD Line: 24281

//  <item> SFDITEM_FIELD__I2C3_SR2_BUSY
//    <name> BUSY </name>
//    <r> 
//    <i> [Bit 1] RO (@ 0x40005C18) Bus busy </i>
//    <check> 
//      <loc> ( (unsigned int) I2C3_SR2 ) </loc>
//      <o.1..1> BUSY
//    </check>
//  </item>
//  


// --------------------------------  Field Item: I2C3_SR2_MSL  ------------------------------------
// SVD Line: 24287

//  <item> SFDITEM_FIELD__I2C3_SR2_MSL
//    <name> MSL </name>
//    <r> 
//    <i> [Bit 0] RO (@ 0x40005C18) Master/slave </i>
//    <check> 
//      <loc> ( (unsigned int) I2C3_SR2 ) </loc>
//      <o.0..0> MSL
//    </check>
//  </item>
//  


// --------------------------------  Register RTree: I2C3_SR2  ------------------------------------
// SVD Line: 24232

//  <rtree> SFDITEM_REG__I2C3_SR2
//    <name> SR2 </name>
//    <r> 
//    <i> [Bits 31..0] RO (@ 0x40005C18) Status register 2 </i>
//    <loc> ( (unsigned int)((I2C3_SR2 >> 0) & 0xFFFFFFFF) ) </loc>
//    <item> SFDITEM_FIELD__I2C3_SR2_PEC </item>
//    <item> SFDITEM_FIELD__I2C3_SR2_DUALF </item>
//    <item> SFDITEM_FIELD__I2C3_SR2_SMBHOST </item>
//    <item> SFDITEM_FIELD__I2C3_SR2_SMBDEFAULT </item>
//    <item> SFDITEM_FIELD__I2C3_SR2_GENCALL </item>
//    <item> SFDITEM_FIELD__I2C3_SR2_TRA </item>
//    <item> SFDITEM_FIELD__I2C3_SR2_BUSY </item>
//    <item> SFDITEM_FIELD__I2C3_SR2_MSL </item>
//  </rtree>
//  


// -----------------------------  Register Item Address: I2C3_CCR  --------------------------------
// SVD Line: 24295

unsigned int I2C3_CCR __AT (0x40005C1C);



// --------------------------------  Field Item: I2C3_CCR_F_S  ------------------------------------
// SVD Line: 24304

//  <item> SFDITEM_FIELD__I2C3_CCR_F_S
//    <name> F_S </name>
//    <rw> 
//    <i> [Bit 15] RW (@ 0x40005C1C) I2C master mode selection </i>
//    <check> 
//      <loc> ( (unsigned int) I2C3_CCR ) </loc>
//      <o.15..15> F_S
//    </check>
//  </item>
//  


// --------------------------------  Field Item: I2C3_CCR_DUTY  -----------------------------------
// SVD Line: 24310

//  <item> SFDITEM_FIELD__I2C3_CCR_DUTY
//    <name> DUTY </name>
//    <rw> 
//    <i> [Bit 14] RW (@ 0x40005C1C) Fast mode duty cycle </i>
//    <check> 
//      <loc> ( (unsigned int) I2C3_CCR ) </loc>
//      <o.14..14> DUTY
//    </check>
//  </item>
//  


// --------------------------------  Field Item: I2C3_CCR_CCR  ------------------------------------
// SVD Line: 24316

//  <item> SFDITEM_FIELD__I2C3_CCR_CCR
//    <name> CCR </name>
//    <rw> 
//    <i> [Bits 11..0] RW (@ 0x40005C1C) Clock control register in Fast/Standard  mode (Master mode) </i>
//    <edit> 
//      <loc> ( (unsigned short)((I2C3_CCR >> 0) & 0xFFF), ((I2C3_CCR = (I2C3_CCR & ~(0xFFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Register RTree: I2C3_CCR  ------------------------------------
// SVD Line: 24295

//  <rtree> SFDITEM_REG__I2C3_CCR
//    <name> CCR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40005C1C) Clock control register </i>
//    <loc> ( (unsigned int)((I2C3_CCR >> 0) & 0xFFFFFFFF), ((I2C3_CCR = (I2C3_CCR & ~(0xCFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xCFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__I2C3_CCR_F_S </item>
//    <item> SFDITEM_FIELD__I2C3_CCR_DUTY </item>
//    <item> SFDITEM_FIELD__I2C3_CCR_CCR </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: I2C3_TRISE  -------------------------------
// SVD Line: 24325

unsigned int I2C3_TRISE __AT (0x40005C20);



// ------------------------------  Field Item: I2C3_TRISE_TRISE  ----------------------------------
// SVD Line: 24334

//  <item> SFDITEM_FIELD__I2C3_TRISE_TRISE
//    <name> TRISE </name>
//    <rw> 
//    <i> [Bits 5..0] RW (@ 0x40005C20) Maximum rise time in Fast/Standard mode  (Master mode) </i>
//    <edit> 
//      <loc> ( (unsigned char)((I2C3_TRISE >> 0) & 0x3F), ((I2C3_TRISE = (I2C3_TRISE & ~(0x3FUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3F) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: I2C3_TRISE  -----------------------------------
// SVD Line: 24325

//  <rtree> SFDITEM_REG__I2C3_TRISE
//    <name> TRISE </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40005C20) TRISE register </i>
//    <loc> ( (unsigned int)((I2C3_TRISE >> 0) & 0xFFFFFFFF), ((I2C3_TRISE = (I2C3_TRISE & ~(0x3FUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x3F) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__I2C3_TRISE_TRISE </item>
//  </rtree>
//  


// ----------------------------------  Peripheral View: I2C3  -------------------------------------
// SVD Line: 23881

//  <view> I2C3
//    <name> I2C3 </name>
//    <item> SFDITEM_REG__I2C3_CR1 </item>
//    <item> SFDITEM_REG__I2C3_CR2 </item>
//    <item> SFDITEM_REG__I2C3_OAR1 </item>
//    <item> SFDITEM_REG__I2C3_OAR2 </item>
//    <item> SFDITEM_REG__I2C3_DR </item>
//    <item> SFDITEM_REG__I2C3_SR1 </item>
//    <item> SFDITEM_REG__I2C3_SR2 </item>
//    <item> SFDITEM_REG__I2C3_CCR </item>
//    <item> SFDITEM_REG__I2C3_TRISE </item>
//  </view>
//  


// -----------------------------  Register Item Address: I2C2_CR1  --------------------------------
// SVD Line: 23897

unsigned int I2C2_CR1 __AT (0x40005800);



// -------------------------------  Field Item: I2C2_CR1_SWRST  -----------------------------------
// SVD Line: 23906

//  <item> SFDITEM_FIELD__I2C2_CR1_SWRST
//    <name> SWRST </name>
//    <rw> 
//    <i> [Bit 15] RW (@ 0x40005800) Software reset </i>
//    <check> 
//      <loc> ( (unsigned int) I2C2_CR1 ) </loc>
//      <o.15..15> SWRST
//    </check>
//  </item>
//  


// -------------------------------  Field Item: I2C2_CR1_ALERT  -----------------------------------
// SVD Line: 23912

//  <item> SFDITEM_FIELD__I2C2_CR1_ALERT
//    <name> ALERT </name>
//    <rw> 
//    <i> [Bit 13] RW (@ 0x40005800) SMBus alert </i>
//    <check> 
//      <loc> ( (unsigned int) I2C2_CR1 ) </loc>
//      <o.13..13> ALERT
//    </check>
//  </item>
//  


// --------------------------------  Field Item: I2C2_CR1_PEC  ------------------------------------
// SVD Line: 23918

//  <item> SFDITEM_FIELD__I2C2_CR1_PEC
//    <name> PEC </name>
//    <rw> 
//    <i> [Bit 12] RW (@ 0x40005800) Packet error checking </i>
//    <check> 
//      <loc> ( (unsigned int) I2C2_CR1 ) </loc>
//      <o.12..12> PEC
//    </check>
//  </item>
//  


// --------------------------------  Field Item: I2C2_CR1_POS  ------------------------------------
// SVD Line: 23924

//  <item> SFDITEM_FIELD__I2C2_CR1_POS
//    <name> POS </name>
//    <rw> 
//    <i> [Bit 11] RW (@ 0x40005800) Acknowledge/PEC Position (for data  reception) </i>
//    <check> 
//      <loc> ( (unsigned int) I2C2_CR1 ) </loc>
//      <o.11..11> POS
//    </check>
//  </item>
//  


// --------------------------------  Field Item: I2C2_CR1_ACK  ------------------------------------
// SVD Line: 23931

//  <item> SFDITEM_FIELD__I2C2_CR1_ACK
//    <name> ACK </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x40005800) Acknowledge enable </i>
//    <check> 
//      <loc> ( (unsigned int) I2C2_CR1 ) </loc>
//      <o.10..10> ACK
//    </check>
//  </item>
//  


// --------------------------------  Field Item: I2C2_CR1_STOP  -----------------------------------
// SVD Line: 23937

//  <item> SFDITEM_FIELD__I2C2_CR1_STOP
//    <name> STOP </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x40005800) Stop generation </i>
//    <check> 
//      <loc> ( (unsigned int) I2C2_CR1 ) </loc>
//      <o.9..9> STOP
//    </check>
//  </item>
//  


// -------------------------------  Field Item: I2C2_CR1_START  -----------------------------------
// SVD Line: 23943

//  <item> SFDITEM_FIELD__I2C2_CR1_START
//    <name> START </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x40005800) Start generation </i>
//    <check> 
//      <loc> ( (unsigned int) I2C2_CR1 ) </loc>
//      <o.8..8> START
//    </check>
//  </item>
//  


// -----------------------------  Field Item: I2C2_CR1_NOSTRETCH  ---------------------------------
// SVD Line: 23949

//  <item> SFDITEM_FIELD__I2C2_CR1_NOSTRETCH
//    <name> NOSTRETCH </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x40005800) Clock stretching disable (Slave  mode) </i>
//    <check> 
//      <loc> ( (unsigned int) I2C2_CR1 ) </loc>
//      <o.7..7> NOSTRETCH
//    </check>
//  </item>
//  


// --------------------------------  Field Item: I2C2_CR1_ENGC  -----------------------------------
// SVD Line: 23956

//  <item> SFDITEM_FIELD__I2C2_CR1_ENGC
//    <name> ENGC </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x40005800) General call enable </i>
//    <check> 
//      <loc> ( (unsigned int) I2C2_CR1 ) </loc>
//      <o.6..6> ENGC
//    </check>
//  </item>
//  


// -------------------------------  Field Item: I2C2_CR1_ENPEC  -----------------------------------
// SVD Line: 23962

//  <item> SFDITEM_FIELD__I2C2_CR1_ENPEC
//    <name> ENPEC </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x40005800) PEC enable </i>
//    <check> 
//      <loc> ( (unsigned int) I2C2_CR1 ) </loc>
//      <o.5..5> ENPEC
//    </check>
//  </item>
//  


// -------------------------------  Field Item: I2C2_CR1_ENARP  -----------------------------------
// SVD Line: 23968

//  <item> SFDITEM_FIELD__I2C2_CR1_ENARP
//    <name> ENARP </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x40005800) ARP enable </i>
//    <check> 
//      <loc> ( (unsigned int) I2C2_CR1 ) </loc>
//      <o.4..4> ENARP
//    </check>
//  </item>
//  


// ------------------------------  Field Item: I2C2_CR1_SMBTYPE  ----------------------------------
// SVD Line: 23974

//  <item> SFDITEM_FIELD__I2C2_CR1_SMBTYPE
//    <name> SMBTYPE </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x40005800) SMBus type </i>
//    <check> 
//      <loc> ( (unsigned int) I2C2_CR1 ) </loc>
//      <o.3..3> SMBTYPE
//    </check>
//  </item>
//  


// -------------------------------  Field Item: I2C2_CR1_SMBUS  -----------------------------------
// SVD Line: 23980

//  <item> SFDITEM_FIELD__I2C2_CR1_SMBUS
//    <name> SMBUS </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x40005800) SMBus mode </i>
//    <check> 
//      <loc> ( (unsigned int) I2C2_CR1 ) </loc>
//      <o.1..1> SMBUS
//    </check>
//  </item>
//  


// ---------------------------------  Field Item: I2C2_CR1_PE  ------------------------------------
// SVD Line: 23986

//  <item> SFDITEM_FIELD__I2C2_CR1_PE
//    <name> PE </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40005800) Peripheral enable </i>
//    <check> 
//      <loc> ( (unsigned int) I2C2_CR1 ) </loc>
//      <o.0..0> PE
//    </check>
//  </item>
//  


// --------------------------------  Register RTree: I2C2_CR1  ------------------------------------
// SVD Line: 23897

//  <rtree> SFDITEM_REG__I2C2_CR1
//    <name> CR1 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40005800) Control register 1 </i>
//    <loc> ( (unsigned int)((I2C2_CR1 >> 0) & 0xFFFFFFFF), ((I2C2_CR1 = (I2C2_CR1 & ~(0xBFFBUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xBFFB) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__I2C2_CR1_SWRST </item>
//    <item> SFDITEM_FIELD__I2C2_CR1_ALERT </item>
//    <item> SFDITEM_FIELD__I2C2_CR1_PEC </item>
//    <item> SFDITEM_FIELD__I2C2_CR1_POS </item>
//    <item> SFDITEM_FIELD__I2C2_CR1_ACK </item>
//    <item> SFDITEM_FIELD__I2C2_CR1_STOP </item>
//    <item> SFDITEM_FIELD__I2C2_CR1_START </item>
//    <item> SFDITEM_FIELD__I2C2_CR1_NOSTRETCH </item>
//    <item> SFDITEM_FIELD__I2C2_CR1_ENGC </item>
//    <item> SFDITEM_FIELD__I2C2_CR1_ENPEC </item>
//    <item> SFDITEM_FIELD__I2C2_CR1_ENARP </item>
//    <item> SFDITEM_FIELD__I2C2_CR1_SMBTYPE </item>
//    <item> SFDITEM_FIELD__I2C2_CR1_SMBUS </item>
//    <item> SFDITEM_FIELD__I2C2_CR1_PE </item>
//  </rtree>
//  


// -----------------------------  Register Item Address: I2C2_CR2  --------------------------------
// SVD Line: 23994

unsigned int I2C2_CR2 __AT (0x40005804);



// --------------------------------  Field Item: I2C2_CR2_LAST  -----------------------------------
// SVD Line: 24003

//  <item> SFDITEM_FIELD__I2C2_CR2_LAST
//    <name> LAST </name>
//    <rw> 
//    <i> [Bit 12] RW (@ 0x40005804) DMA last transfer </i>
//    <check> 
//      <loc> ( (unsigned int) I2C2_CR2 ) </loc>
//      <o.12..12> LAST
//    </check>
//  </item>
//  


// -------------------------------  Field Item: I2C2_CR2_DMAEN  -----------------------------------
// SVD Line: 24009

//  <item> SFDITEM_FIELD__I2C2_CR2_DMAEN
//    <name> DMAEN </name>
//    <rw> 
//    <i> [Bit 11] RW (@ 0x40005804) DMA requests enable </i>
//    <check> 
//      <loc> ( (unsigned int) I2C2_CR2 ) </loc>
//      <o.11..11> DMAEN
//    </check>
//  </item>
//  


// ------------------------------  Field Item: I2C2_CR2_ITBUFEN  ----------------------------------
// SVD Line: 24015

//  <item> SFDITEM_FIELD__I2C2_CR2_ITBUFEN
//    <name> ITBUFEN </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x40005804) Buffer interrupt enable </i>
//    <check> 
//      <loc> ( (unsigned int) I2C2_CR2 ) </loc>
//      <o.10..10> ITBUFEN
//    </check>
//  </item>
//  


// ------------------------------  Field Item: I2C2_CR2_ITEVTEN  ----------------------------------
// SVD Line: 24021

//  <item> SFDITEM_FIELD__I2C2_CR2_ITEVTEN
//    <name> ITEVTEN </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x40005804) Event interrupt enable </i>
//    <check> 
//      <loc> ( (unsigned int) I2C2_CR2 ) </loc>
//      <o.9..9> ITEVTEN
//    </check>
//  </item>
//  


// ------------------------------  Field Item: I2C2_CR2_ITERREN  ----------------------------------
// SVD Line: 24027

//  <item> SFDITEM_FIELD__I2C2_CR2_ITERREN
//    <name> ITERREN </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x40005804) Error interrupt enable </i>
//    <check> 
//      <loc> ( (unsigned int) I2C2_CR2 ) </loc>
//      <o.8..8> ITERREN
//    </check>
//  </item>
//  


// --------------------------------  Field Item: I2C2_CR2_FREQ  -----------------------------------
// SVD Line: 24033

//  <item> SFDITEM_FIELD__I2C2_CR2_FREQ
//    <name> FREQ </name>
//    <rw> 
//    <i> [Bits 5..0] RW (@ 0x40005804) Peripheral clock frequency </i>
//    <edit> 
//      <loc> ( (unsigned char)((I2C2_CR2 >> 0) & 0x3F), ((I2C2_CR2 = (I2C2_CR2 & ~(0x3FUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3F) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Register RTree: I2C2_CR2  ------------------------------------
// SVD Line: 23994

//  <rtree> SFDITEM_REG__I2C2_CR2
//    <name> CR2 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40005804) Control register 2 </i>
//    <loc> ( (unsigned int)((I2C2_CR2 >> 0) & 0xFFFFFFFF), ((I2C2_CR2 = (I2C2_CR2 & ~(0x1F3FUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1F3F) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__I2C2_CR2_LAST </item>
//    <item> SFDITEM_FIELD__I2C2_CR2_DMAEN </item>
//    <item> SFDITEM_FIELD__I2C2_CR2_ITBUFEN </item>
//    <item> SFDITEM_FIELD__I2C2_CR2_ITEVTEN </item>
//    <item> SFDITEM_FIELD__I2C2_CR2_ITERREN </item>
//    <item> SFDITEM_FIELD__I2C2_CR2_FREQ </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: I2C2_OAR1  --------------------------------
// SVD Line: 24041

unsigned int I2C2_OAR1 __AT (0x40005808);



// ------------------------------  Field Item: I2C2_OAR1_ADDMODE  ---------------------------------
// SVD Line: 24050

//  <item> SFDITEM_FIELD__I2C2_OAR1_ADDMODE
//    <name> ADDMODE </name>
//    <rw> 
//    <i> [Bit 15] RW (@ 0x40005808) Addressing mode (slave  mode) </i>
//    <check> 
//      <loc> ( (unsigned int) I2C2_OAR1 ) </loc>
//      <o.15..15> ADDMODE
//    </check>
//  </item>
//  


// -------------------------------  Field Item: I2C2_OAR1_ADD10  ----------------------------------
// SVD Line: 24057

//  <item> SFDITEM_FIELD__I2C2_OAR1_ADD10
//    <name> ADD10 </name>
//    <rw> 
//    <i> [Bits 9..8] RW (@ 0x40005808) Interface address </i>
//    <edit> 
//      <loc> ( (unsigned char)((I2C2_OAR1 >> 8) & 0x3), ((I2C2_OAR1 = (I2C2_OAR1 & ~(0x3UL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Field Item: I2C2_OAR1_ADD7  -----------------------------------
// SVD Line: 24063

//  <item> SFDITEM_FIELD__I2C2_OAR1_ADD7
//    <name> ADD7 </name>
//    <rw> 
//    <i> [Bits 7..1] RW (@ 0x40005808) Interface address </i>
//    <edit> 
//      <loc> ( (unsigned char)((I2C2_OAR1 >> 1) & 0x7F), ((I2C2_OAR1 = (I2C2_OAR1 & ~(0x7FUL << 1 )) | ((unsigned long)(Gui_u8:GuiVal & 0x7F) << 1 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Field Item: I2C2_OAR1_ADD0  -----------------------------------
// SVD Line: 24069

//  <item> SFDITEM_FIELD__I2C2_OAR1_ADD0
//    <name> ADD0 </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40005808) Interface address </i>
//    <check> 
//      <loc> ( (unsigned int) I2C2_OAR1 ) </loc>
//      <o.0..0> ADD0
//    </check>
//  </item>
//  


// --------------------------------  Register RTree: I2C2_OAR1  -----------------------------------
// SVD Line: 24041

//  <rtree> SFDITEM_REG__I2C2_OAR1
//    <name> OAR1 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40005808) Own address register 1 </i>
//    <loc> ( (unsigned int)((I2C2_OAR1 >> 0) & 0xFFFFFFFF), ((I2C2_OAR1 = (I2C2_OAR1 & ~(0x83FFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x83FF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__I2C2_OAR1_ADDMODE </item>
//    <item> SFDITEM_FIELD__I2C2_OAR1_ADD10 </item>
//    <item> SFDITEM_FIELD__I2C2_OAR1_ADD7 </item>
//    <item> SFDITEM_FIELD__I2C2_OAR1_ADD0 </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: I2C2_OAR2  --------------------------------
// SVD Line: 24077

unsigned int I2C2_OAR2 __AT (0x4000580C);



// -------------------------------  Field Item: I2C2_OAR2_ADD2  -----------------------------------
// SVD Line: 24086

//  <item> SFDITEM_FIELD__I2C2_OAR2_ADD2
//    <name> ADD2 </name>
//    <rw> 
//    <i> [Bits 7..1] RW (@ 0x4000580C) Interface address </i>
//    <edit> 
//      <loc> ( (unsigned char)((I2C2_OAR2 >> 1) & 0x7F), ((I2C2_OAR2 = (I2C2_OAR2 & ~(0x7FUL << 1 )) | ((unsigned long)(Gui_u8:GuiVal & 0x7F) << 1 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: I2C2_OAR2_ENDUAL  ----------------------------------
// SVD Line: 24092

//  <item> SFDITEM_FIELD__I2C2_OAR2_ENDUAL
//    <name> ENDUAL </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x4000580C) Dual addressing mode  enable </i>
//    <check> 
//      <loc> ( (unsigned int) I2C2_OAR2 ) </loc>
//      <o.0..0> ENDUAL
//    </check>
//  </item>
//  


// --------------------------------  Register RTree: I2C2_OAR2  -----------------------------------
// SVD Line: 24077

//  <rtree> SFDITEM_REG__I2C2_OAR2
//    <name> OAR2 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4000580C) Own address register 2 </i>
//    <loc> ( (unsigned int)((I2C2_OAR2 >> 0) & 0xFFFFFFFF), ((I2C2_OAR2 = (I2C2_OAR2 & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__I2C2_OAR2_ADD2 </item>
//    <item> SFDITEM_FIELD__I2C2_OAR2_ENDUAL </item>
//  </rtree>
//  


// -----------------------------  Register Item Address: I2C2_DR  ---------------------------------
// SVD Line: 24101

unsigned int I2C2_DR __AT (0x40005810);



// ---------------------------------  Field Item: I2C2_DR_DR  -------------------------------------
// SVD Line: 24110

//  <item> SFDITEM_FIELD__I2C2_DR_DR
//    <name> DR </name>
//    <rw> 
//    <i> [Bits 7..0] RW (@ 0x40005810) 8-bit data register </i>
//    <edit> 
//      <loc> ( (unsigned char)((I2C2_DR >> 0) & 0xFF), ((I2C2_DR = (I2C2_DR & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------------  Register RTree: I2C2_DR  ------------------------------------
// SVD Line: 24101

//  <rtree> SFDITEM_REG__I2C2_DR
//    <name> DR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40005810) Data register </i>
//    <loc> ( (unsigned int)((I2C2_DR >> 0) & 0xFFFFFFFF), ((I2C2_DR = (I2C2_DR & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__I2C2_DR_DR </item>
//  </rtree>
//  


// -----------------------------  Register Item Address: I2C2_SR1  --------------------------------
// SVD Line: 24118

unsigned int I2C2_SR1 __AT (0x40005814);



// ------------------------------  Field Item: I2C2_SR1_SMBALERT  ---------------------------------
// SVD Line: 24126

//  <item> SFDITEM_FIELD__I2C2_SR1_SMBALERT
//    <name> SMBALERT </name>
//    <rw> 
//    <i> [Bit 15] RW (@ 0x40005814) SMBus alert </i>
//    <check> 
//      <loc> ( (unsigned int) I2C2_SR1 ) </loc>
//      <o.15..15> SMBALERT
//    </check>
//  </item>
//  


// ------------------------------  Field Item: I2C2_SR1_TIMEOUT  ----------------------------------
// SVD Line: 24133

//  <item> SFDITEM_FIELD__I2C2_SR1_TIMEOUT
//    <name> TIMEOUT </name>
//    <rw> 
//    <i> [Bit 14] RW (@ 0x40005814) Timeout or Tlow error </i>
//    <check> 
//      <loc> ( (unsigned int) I2C2_SR1 ) </loc>
//      <o.14..14> TIMEOUT
//    </check>
//  </item>
//  


// -------------------------------  Field Item: I2C2_SR1_PECERR  ----------------------------------
// SVD Line: 24140

//  <item> SFDITEM_FIELD__I2C2_SR1_PECERR
//    <name> PECERR </name>
//    <rw> 
//    <i> [Bit 12] RW (@ 0x40005814) PEC Error in reception </i>
//    <check> 
//      <loc> ( (unsigned int) I2C2_SR1 ) </loc>
//      <o.12..12> PECERR
//    </check>
//  </item>
//  


// --------------------------------  Field Item: I2C2_SR1_OVR  ------------------------------------
// SVD Line: 24147

//  <item> SFDITEM_FIELD__I2C2_SR1_OVR
//    <name> OVR </name>
//    <rw> 
//    <i> [Bit 11] RW (@ 0x40005814) Overrun/Underrun </i>
//    <check> 
//      <loc> ( (unsigned int) I2C2_SR1 ) </loc>
//      <o.11..11> OVR
//    </check>
//  </item>
//  


// ---------------------------------  Field Item: I2C2_SR1_AF  ------------------------------------
// SVD Line: 24154

//  <item> SFDITEM_FIELD__I2C2_SR1_AF
//    <name> AF </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x40005814) Acknowledge failure </i>
//    <check> 
//      <loc> ( (unsigned int) I2C2_SR1 ) </loc>
//      <o.10..10> AF
//    </check>
//  </item>
//  


// --------------------------------  Field Item: I2C2_SR1_ARLO  -----------------------------------
// SVD Line: 24161

//  <item> SFDITEM_FIELD__I2C2_SR1_ARLO
//    <name> ARLO </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x40005814) Arbitration lost (master  mode) </i>
//    <check> 
//      <loc> ( (unsigned int) I2C2_SR1 ) </loc>
//      <o.9..9> ARLO
//    </check>
//  </item>
//  


// --------------------------------  Field Item: I2C2_SR1_BERR  -----------------------------------
// SVD Line: 24169

//  <item> SFDITEM_FIELD__I2C2_SR1_BERR
//    <name> BERR </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x40005814) Bus error </i>
//    <check> 
//      <loc> ( (unsigned int) I2C2_SR1 ) </loc>
//      <o.8..8> BERR
//    </check>
//  </item>
//  


// --------------------------------  Field Item: I2C2_SR1_TxE  ------------------------------------
// SVD Line: 24176

//  <item> SFDITEM_FIELD__I2C2_SR1_TxE
//    <name> TxE </name>
//    <r> 
//    <i> [Bit 7] RO (@ 0x40005814) Data register empty  (transmitters) </i>
//    <check> 
//      <loc> ( (unsigned int) I2C2_SR1 ) </loc>
//      <o.7..7> TxE
//    </check>
//  </item>
//  


// --------------------------------  Field Item: I2C2_SR1_RxNE  -----------------------------------
// SVD Line: 24184

//  <item> SFDITEM_FIELD__I2C2_SR1_RxNE
//    <name> RxNE </name>
//    <r> 
//    <i> [Bit 6] RO (@ 0x40005814) Data register not empty  (receivers) </i>
//    <check> 
//      <loc> ( (unsigned int) I2C2_SR1 ) </loc>
//      <o.6..6> RxNE
//    </check>
//  </item>
//  


// -------------------------------  Field Item: I2C2_SR1_STOPF  -----------------------------------
// SVD Line: 24192

//  <item> SFDITEM_FIELD__I2C2_SR1_STOPF
//    <name> STOPF </name>
//    <r> 
//    <i> [Bit 4] RO (@ 0x40005814) Stop detection (slave  mode) </i>
//    <check> 
//      <loc> ( (unsigned int) I2C2_SR1 ) </loc>
//      <o.4..4> STOPF
//    </check>
//  </item>
//  


// -------------------------------  Field Item: I2C2_SR1_ADD10  -----------------------------------
// SVD Line: 24200

//  <item> SFDITEM_FIELD__I2C2_SR1_ADD10
//    <name> ADD10 </name>
//    <r> 
//    <i> [Bit 3] RO (@ 0x40005814) 10-bit header sent (Master  mode) </i>
//    <check> 
//      <loc> ( (unsigned int) I2C2_SR1 ) </loc>
//      <o.3..3> ADD10
//    </check>
//  </item>
//  


// --------------------------------  Field Item: I2C2_SR1_BTF  ------------------------------------
// SVD Line: 24208

//  <item> SFDITEM_FIELD__I2C2_SR1_BTF
//    <name> BTF </name>
//    <r> 
//    <i> [Bit 2] RO (@ 0x40005814) Byte transfer finished </i>
//    <check> 
//      <loc> ( (unsigned int) I2C2_SR1 ) </loc>
//      <o.2..2> BTF
//    </check>
//  </item>
//  


// --------------------------------  Field Item: I2C2_SR1_ADDR  -----------------------------------
// SVD Line: 24215

//  <item> SFDITEM_FIELD__I2C2_SR1_ADDR
//    <name> ADDR </name>
//    <r> 
//    <i> [Bit 1] RO (@ 0x40005814) Address sent (master mode)/matched  (slave mode) </i>
//    <check> 
//      <loc> ( (unsigned int) I2C2_SR1 ) </loc>
//      <o.1..1> ADDR
//    </check>
//  </item>
//  


// ---------------------------------  Field Item: I2C2_SR1_SB  ------------------------------------
// SVD Line: 24223

//  <item> SFDITEM_FIELD__I2C2_SR1_SB
//    <name> SB </name>
//    <r> 
//    <i> [Bit 0] RO (@ 0x40005814) Start bit (Master mode) </i>
//    <check> 
//      <loc> ( (unsigned int) I2C2_SR1 ) </loc>
//      <o.0..0> SB
//    </check>
//  </item>
//  


// --------------------------------  Register RTree: I2C2_SR1  ------------------------------------
// SVD Line: 24118

//  <rtree> SFDITEM_REG__I2C2_SR1
//    <name> SR1 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40005814) Status register 1 </i>
//    <loc> ( (unsigned int)((I2C2_SR1 >> 0) & 0xFFFFFFFF), ((I2C2_SR1 = (I2C2_SR1 & ~(0xDF00UL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xDF00) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__I2C2_SR1_SMBALERT </item>
//    <item> SFDITEM_FIELD__I2C2_SR1_TIMEOUT </item>
//    <item> SFDITEM_FIELD__I2C2_SR1_PECERR </item>
//    <item> SFDITEM_FIELD__I2C2_SR1_OVR </item>
//    <item> SFDITEM_FIELD__I2C2_SR1_AF </item>
//    <item> SFDITEM_FIELD__I2C2_SR1_ARLO </item>
//    <item> SFDITEM_FIELD__I2C2_SR1_BERR </item>
//    <item> SFDITEM_FIELD__I2C2_SR1_TxE </item>
//    <item> SFDITEM_FIELD__I2C2_SR1_RxNE </item>
//    <item> SFDITEM_FIELD__I2C2_SR1_STOPF </item>
//    <item> SFDITEM_FIELD__I2C2_SR1_ADD10 </item>
//    <item> SFDITEM_FIELD__I2C2_SR1_BTF </item>
//    <item> SFDITEM_FIELD__I2C2_SR1_ADDR </item>
//    <item> SFDITEM_FIELD__I2C2_SR1_SB </item>
//  </rtree>
//  


// -----------------------------  Register Item Address: I2C2_SR2  --------------------------------
// SVD Line: 24232

unsigned int I2C2_SR2 __AT (0x40005818);



// --------------------------------  Field Item: I2C2_SR2_PEC  ------------------------------------
// SVD Line: 24241

//  <item> SFDITEM_FIELD__I2C2_SR2_PEC
//    <name> PEC </name>
//    <r> 
//    <i> [Bits 15..8] RO (@ 0x40005818) acket error checking  register </i>
//    <edit> 
//      <loc> ( (unsigned char)((I2C2_SR2 >> 8) & 0xFF) ) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Field Item: I2C2_SR2_DUALF  -----------------------------------
// SVD Line: 24248

//  <item> SFDITEM_FIELD__I2C2_SR2_DUALF
//    <name> DUALF </name>
//    <r> 
//    <i> [Bit 7] RO (@ 0x40005818) Dual flag (Slave mode) </i>
//    <check> 
//      <loc> ( (unsigned int) I2C2_SR2 ) </loc>
//      <o.7..7> DUALF
//    </check>
//  </item>
//  


// ------------------------------  Field Item: I2C2_SR2_SMBHOST  ----------------------------------
// SVD Line: 24254

//  <item> SFDITEM_FIELD__I2C2_SR2_SMBHOST
//    <name> SMBHOST </name>
//    <r> 
//    <i> [Bit 6] RO (@ 0x40005818) SMBus host header (Slave  mode) </i>
//    <check> 
//      <loc> ( (unsigned int) I2C2_SR2 ) </loc>
//      <o.6..6> SMBHOST
//    </check>
//  </item>
//  


// -----------------------------  Field Item: I2C2_SR2_SMBDEFAULT  --------------------------------
// SVD Line: 24261

//  <item> SFDITEM_FIELD__I2C2_SR2_SMBDEFAULT
//    <name> SMBDEFAULT </name>
//    <r> 
//    <i> [Bit 5] RO (@ 0x40005818) SMBus device default address (Slave  mode) </i>
//    <check> 
//      <loc> ( (unsigned int) I2C2_SR2 ) </loc>
//      <o.5..5> SMBDEFAULT
//    </check>
//  </item>
//  


// ------------------------------  Field Item: I2C2_SR2_GENCALL  ----------------------------------
// SVD Line: 24268

//  <item> SFDITEM_FIELD__I2C2_SR2_GENCALL
//    <name> GENCALL </name>
//    <r> 
//    <i> [Bit 4] RO (@ 0x40005818) General call address (Slave  mode) </i>
//    <check> 
//      <loc> ( (unsigned int) I2C2_SR2 ) </loc>
//      <o.4..4> GENCALL
//    </check>
//  </item>
//  


// --------------------------------  Field Item: I2C2_SR2_TRA  ------------------------------------
// SVD Line: 24275

//  <item> SFDITEM_FIELD__I2C2_SR2_TRA
//    <name> TRA </name>
//    <r> 
//    <i> [Bit 2] RO (@ 0x40005818) Transmitter/receiver </i>
//    <check> 
//      <loc> ( (unsigned int) I2C2_SR2 ) </loc>
//      <o.2..2> TRA
//    </check>
//  </item>
//  


// --------------------------------  Field Item: I2C2_SR2_BUSY  -----------------------------------
// SVD Line: 24281

//  <item> SFDITEM_FIELD__I2C2_SR2_BUSY
//    <name> BUSY </name>
//    <r> 
//    <i> [Bit 1] RO (@ 0x40005818) Bus busy </i>
//    <check> 
//      <loc> ( (unsigned int) I2C2_SR2 ) </loc>
//      <o.1..1> BUSY
//    </check>
//  </item>
//  


// --------------------------------  Field Item: I2C2_SR2_MSL  ------------------------------------
// SVD Line: 24287

//  <item> SFDITEM_FIELD__I2C2_SR2_MSL
//    <name> MSL </name>
//    <r> 
//    <i> [Bit 0] RO (@ 0x40005818) Master/slave </i>
//    <check> 
//      <loc> ( (unsigned int) I2C2_SR2 ) </loc>
//      <o.0..0> MSL
//    </check>
//  </item>
//  


// --------------------------------  Register RTree: I2C2_SR2  ------------------------------------
// SVD Line: 24232

//  <rtree> SFDITEM_REG__I2C2_SR2
//    <name> SR2 </name>
//    <r> 
//    <i> [Bits 31..0] RO (@ 0x40005818) Status register 2 </i>
//    <loc> ( (unsigned int)((I2C2_SR2 >> 0) & 0xFFFFFFFF) ) </loc>
//    <item> SFDITEM_FIELD__I2C2_SR2_PEC </item>
//    <item> SFDITEM_FIELD__I2C2_SR2_DUALF </item>
//    <item> SFDITEM_FIELD__I2C2_SR2_SMBHOST </item>
//    <item> SFDITEM_FIELD__I2C2_SR2_SMBDEFAULT </item>
//    <item> SFDITEM_FIELD__I2C2_SR2_GENCALL </item>
//    <item> SFDITEM_FIELD__I2C2_SR2_TRA </item>
//    <item> SFDITEM_FIELD__I2C2_SR2_BUSY </item>
//    <item> SFDITEM_FIELD__I2C2_SR2_MSL </item>
//  </rtree>
//  


// -----------------------------  Register Item Address: I2C2_CCR  --------------------------------
// SVD Line: 24295

unsigned int I2C2_CCR __AT (0x4000581C);



// --------------------------------  Field Item: I2C2_CCR_F_S  ------------------------------------
// SVD Line: 24304

//  <item> SFDITEM_FIELD__I2C2_CCR_F_S
//    <name> F_S </name>
//    <rw> 
//    <i> [Bit 15] RW (@ 0x4000581C) I2C master mode selection </i>
//    <check> 
//      <loc> ( (unsigned int) I2C2_CCR ) </loc>
//      <o.15..15> F_S
//    </check>
//  </item>
//  


// --------------------------------  Field Item: I2C2_CCR_DUTY  -----------------------------------
// SVD Line: 24310

//  <item> SFDITEM_FIELD__I2C2_CCR_DUTY
//    <name> DUTY </name>
//    <rw> 
//    <i> [Bit 14] RW (@ 0x4000581C) Fast mode duty cycle </i>
//    <check> 
//      <loc> ( (unsigned int) I2C2_CCR ) </loc>
//      <o.14..14> DUTY
//    </check>
//  </item>
//  


// --------------------------------  Field Item: I2C2_CCR_CCR  ------------------------------------
// SVD Line: 24316

//  <item> SFDITEM_FIELD__I2C2_CCR_CCR
//    <name> CCR </name>
//    <rw> 
//    <i> [Bits 11..0] RW (@ 0x4000581C) Clock control register in Fast/Standard  mode (Master mode) </i>
//    <edit> 
//      <loc> ( (unsigned short)((I2C2_CCR >> 0) & 0xFFF), ((I2C2_CCR = (I2C2_CCR & ~(0xFFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Register RTree: I2C2_CCR  ------------------------------------
// SVD Line: 24295

//  <rtree> SFDITEM_REG__I2C2_CCR
//    <name> CCR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4000581C) Clock control register </i>
//    <loc> ( (unsigned int)((I2C2_CCR >> 0) & 0xFFFFFFFF), ((I2C2_CCR = (I2C2_CCR & ~(0xCFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xCFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__I2C2_CCR_F_S </item>
//    <item> SFDITEM_FIELD__I2C2_CCR_DUTY </item>
//    <item> SFDITEM_FIELD__I2C2_CCR_CCR </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: I2C2_TRISE  -------------------------------
// SVD Line: 24325

unsigned int I2C2_TRISE __AT (0x40005820);



// ------------------------------  Field Item: I2C2_TRISE_TRISE  ----------------------------------
// SVD Line: 24334

//  <item> SFDITEM_FIELD__I2C2_TRISE_TRISE
//    <name> TRISE </name>
//    <rw> 
//    <i> [Bits 5..0] RW (@ 0x40005820) Maximum rise time in Fast/Standard mode  (Master mode) </i>
//    <edit> 
//      <loc> ( (unsigned char)((I2C2_TRISE >> 0) & 0x3F), ((I2C2_TRISE = (I2C2_TRISE & ~(0x3FUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3F) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: I2C2_TRISE  -----------------------------------
// SVD Line: 24325

//  <rtree> SFDITEM_REG__I2C2_TRISE
//    <name> TRISE </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40005820) TRISE register </i>
//    <loc> ( (unsigned int)((I2C2_TRISE >> 0) & 0xFFFFFFFF), ((I2C2_TRISE = (I2C2_TRISE & ~(0x3FUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x3F) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__I2C2_TRISE_TRISE </item>
//  </rtree>
//  


// ----------------------------------  Peripheral View: I2C2  -------------------------------------
// SVD Line: 24345

//  <view> I2C2
//    <name> I2C2 </name>
//    <item> SFDITEM_REG__I2C2_CR1 </item>
//    <item> SFDITEM_REG__I2C2_CR2 </item>
//    <item> SFDITEM_REG__I2C2_OAR1 </item>
//    <item> SFDITEM_REG__I2C2_OAR2 </item>
//    <item> SFDITEM_REG__I2C2_DR </item>
//    <item> SFDITEM_REG__I2C2_SR1 </item>
//    <item> SFDITEM_REG__I2C2_SR2 </item>
//    <item> SFDITEM_REG__I2C2_CCR </item>
//    <item> SFDITEM_REG__I2C2_TRISE </item>
//  </view>
//  


// -----------------------------  Register Item Address: I2C1_CR1  --------------------------------
// SVD Line: 23897

unsigned int I2C1_CR1 __AT (0x40005400);



// -------------------------------  Field Item: I2C1_CR1_SWRST  -----------------------------------
// SVD Line: 23906

//  <item> SFDITEM_FIELD__I2C1_CR1_SWRST
//    <name> SWRST </name>
//    <rw> 
//    <i> [Bit 15] RW (@ 0x40005400) Software reset </i>
//    <check> 
//      <loc> ( (unsigned int) I2C1_CR1 ) </loc>
//      <o.15..15> SWRST
//    </check>
//  </item>
//  


// -------------------------------  Field Item: I2C1_CR1_ALERT  -----------------------------------
// SVD Line: 23912

//  <item> SFDITEM_FIELD__I2C1_CR1_ALERT
//    <name> ALERT </name>
//    <rw> 
//    <i> [Bit 13] RW (@ 0x40005400) SMBus alert </i>
//    <check> 
//      <loc> ( (unsigned int) I2C1_CR1 ) </loc>
//      <o.13..13> ALERT
//    </check>
//  </item>
//  


// --------------------------------  Field Item: I2C1_CR1_PEC  ------------------------------------
// SVD Line: 23918

//  <item> SFDITEM_FIELD__I2C1_CR1_PEC
//    <name> PEC </name>
//    <rw> 
//    <i> [Bit 12] RW (@ 0x40005400) Packet error checking </i>
//    <check> 
//      <loc> ( (unsigned int) I2C1_CR1 ) </loc>
//      <o.12..12> PEC
//    </check>
//  </item>
//  


// --------------------------------  Field Item: I2C1_CR1_POS  ------------------------------------
// SVD Line: 23924

//  <item> SFDITEM_FIELD__I2C1_CR1_POS
//    <name> POS </name>
//    <rw> 
//    <i> [Bit 11] RW (@ 0x40005400) Acknowledge/PEC Position (for data  reception) </i>
//    <check> 
//      <loc> ( (unsigned int) I2C1_CR1 ) </loc>
//      <o.11..11> POS
//    </check>
//  </item>
//  


// --------------------------------  Field Item: I2C1_CR1_ACK  ------------------------------------
// SVD Line: 23931

//  <item> SFDITEM_FIELD__I2C1_CR1_ACK
//    <name> ACK </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x40005400) Acknowledge enable </i>
//    <check> 
//      <loc> ( (unsigned int) I2C1_CR1 ) </loc>
//      <o.10..10> ACK
//    </check>
//  </item>
//  


// --------------------------------  Field Item: I2C1_CR1_STOP  -----------------------------------
// SVD Line: 23937

//  <item> SFDITEM_FIELD__I2C1_CR1_STOP
//    <name> STOP </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x40005400) Stop generation </i>
//    <check> 
//      <loc> ( (unsigned int) I2C1_CR1 ) </loc>
//      <o.9..9> STOP
//    </check>
//  </item>
//  


// -------------------------------  Field Item: I2C1_CR1_START  -----------------------------------
// SVD Line: 23943

//  <item> SFDITEM_FIELD__I2C1_CR1_START
//    <name> START </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x40005400) Start generation </i>
//    <check> 
//      <loc> ( (unsigned int) I2C1_CR1 ) </loc>
//      <o.8..8> START
//    </check>
//  </item>
//  


// -----------------------------  Field Item: I2C1_CR1_NOSTRETCH  ---------------------------------
// SVD Line: 23949

//  <item> SFDITEM_FIELD__I2C1_CR1_NOSTRETCH
//    <name> NOSTRETCH </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x40005400) Clock stretching disable (Slave  mode) </i>
//    <check> 
//      <loc> ( (unsigned int) I2C1_CR1 ) </loc>
//      <o.7..7> NOSTRETCH
//    </check>
//  </item>
//  


// --------------------------------  Field Item: I2C1_CR1_ENGC  -----------------------------------
// SVD Line: 23956

//  <item> SFDITEM_FIELD__I2C1_CR1_ENGC
//    <name> ENGC </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x40005400) General call enable </i>
//    <check> 
//      <loc> ( (unsigned int) I2C1_CR1 ) </loc>
//      <o.6..6> ENGC
//    </check>
//  </item>
//  


// -------------------------------  Field Item: I2C1_CR1_ENPEC  -----------------------------------
// SVD Line: 23962

//  <item> SFDITEM_FIELD__I2C1_CR1_ENPEC
//    <name> ENPEC </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x40005400) PEC enable </i>
//    <check> 
//      <loc> ( (unsigned int) I2C1_CR1 ) </loc>
//      <o.5..5> ENPEC
//    </check>
//  </item>
//  


// -------------------------------  Field Item: I2C1_CR1_ENARP  -----------------------------------
// SVD Line: 23968

//  <item> SFDITEM_FIELD__I2C1_CR1_ENARP
//    <name> ENARP </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x40005400) ARP enable </i>
//    <check> 
//      <loc> ( (unsigned int) I2C1_CR1 ) </loc>
//      <o.4..4> ENARP
//    </check>
//  </item>
//  


// ------------------------------  Field Item: I2C1_CR1_SMBTYPE  ----------------------------------
// SVD Line: 23974

//  <item> SFDITEM_FIELD__I2C1_CR1_SMBTYPE
//    <name> SMBTYPE </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x40005400) SMBus type </i>
//    <check> 
//      <loc> ( (unsigned int) I2C1_CR1 ) </loc>
//      <o.3..3> SMBTYPE
//    </check>
//  </item>
//  


// -------------------------------  Field Item: I2C1_CR1_SMBUS  -----------------------------------
// SVD Line: 23980

//  <item> SFDITEM_FIELD__I2C1_CR1_SMBUS
//    <name> SMBUS </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x40005400) SMBus mode </i>
//    <check> 
//      <loc> ( (unsigned int) I2C1_CR1 ) </loc>
//      <o.1..1> SMBUS
//    </check>
//  </item>
//  


// ---------------------------------  Field Item: I2C1_CR1_PE  ------------------------------------
// SVD Line: 23986

//  <item> SFDITEM_FIELD__I2C1_CR1_PE
//    <name> PE </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40005400) Peripheral enable </i>
//    <check> 
//      <loc> ( (unsigned int) I2C1_CR1 ) </loc>
//      <o.0..0> PE
//    </check>
//  </item>
//  


// --------------------------------  Register RTree: I2C1_CR1  ------------------------------------
// SVD Line: 23897

//  <rtree> SFDITEM_REG__I2C1_CR1
//    <name> CR1 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40005400) Control register 1 </i>
//    <loc> ( (unsigned int)((I2C1_CR1 >> 0) & 0xFFFFFFFF), ((I2C1_CR1 = (I2C1_CR1 & ~(0xBFFBUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xBFFB) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__I2C1_CR1_SWRST </item>
//    <item> SFDITEM_FIELD__I2C1_CR1_ALERT </item>
//    <item> SFDITEM_FIELD__I2C1_CR1_PEC </item>
//    <item> SFDITEM_FIELD__I2C1_CR1_POS </item>
//    <item> SFDITEM_FIELD__I2C1_CR1_ACK </item>
//    <item> SFDITEM_FIELD__I2C1_CR1_STOP </item>
//    <item> SFDITEM_FIELD__I2C1_CR1_START </item>
//    <item> SFDITEM_FIELD__I2C1_CR1_NOSTRETCH </item>
//    <item> SFDITEM_FIELD__I2C1_CR1_ENGC </item>
//    <item> SFDITEM_FIELD__I2C1_CR1_ENPEC </item>
//    <item> SFDITEM_FIELD__I2C1_CR1_ENARP </item>
//    <item> SFDITEM_FIELD__I2C1_CR1_SMBTYPE </item>
//    <item> SFDITEM_FIELD__I2C1_CR1_SMBUS </item>
//    <item> SFDITEM_FIELD__I2C1_CR1_PE </item>
//  </rtree>
//  


// -----------------------------  Register Item Address: I2C1_CR2  --------------------------------
// SVD Line: 23994

unsigned int I2C1_CR2 __AT (0x40005404);



// --------------------------------  Field Item: I2C1_CR2_LAST  -----------------------------------
// SVD Line: 24003

//  <item> SFDITEM_FIELD__I2C1_CR2_LAST
//    <name> LAST </name>
//    <rw> 
//    <i> [Bit 12] RW (@ 0x40005404) DMA last transfer </i>
//    <check> 
//      <loc> ( (unsigned int) I2C1_CR2 ) </loc>
//      <o.12..12> LAST
//    </check>
//  </item>
//  


// -------------------------------  Field Item: I2C1_CR2_DMAEN  -----------------------------------
// SVD Line: 24009

//  <item> SFDITEM_FIELD__I2C1_CR2_DMAEN
//    <name> DMAEN </name>
//    <rw> 
//    <i> [Bit 11] RW (@ 0x40005404) DMA requests enable </i>
//    <check> 
//      <loc> ( (unsigned int) I2C1_CR2 ) </loc>
//      <o.11..11> DMAEN
//    </check>
//  </item>
//  


// ------------------------------  Field Item: I2C1_CR2_ITBUFEN  ----------------------------------
// SVD Line: 24015

//  <item> SFDITEM_FIELD__I2C1_CR2_ITBUFEN
//    <name> ITBUFEN </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x40005404) Buffer interrupt enable </i>
//    <check> 
//      <loc> ( (unsigned int) I2C1_CR2 ) </loc>
//      <o.10..10> ITBUFEN
//    </check>
//  </item>
//  


// ------------------------------  Field Item: I2C1_CR2_ITEVTEN  ----------------------------------
// SVD Line: 24021

//  <item> SFDITEM_FIELD__I2C1_CR2_ITEVTEN
//    <name> ITEVTEN </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x40005404) Event interrupt enable </i>
//    <check> 
//      <loc> ( (unsigned int) I2C1_CR2 ) </loc>
//      <o.9..9> ITEVTEN
//    </check>
//  </item>
//  


// ------------------------------  Field Item: I2C1_CR2_ITERREN  ----------------------------------
// SVD Line: 24027

//  <item> SFDITEM_FIELD__I2C1_CR2_ITERREN
//    <name> ITERREN </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x40005404) Error interrupt enable </i>
//    <check> 
//      <loc> ( (unsigned int) I2C1_CR2 ) </loc>
//      <o.8..8> ITERREN
//    </check>
//  </item>
//  


// --------------------------------  Field Item: I2C1_CR2_FREQ  -----------------------------------
// SVD Line: 24033

//  <item> SFDITEM_FIELD__I2C1_CR2_FREQ
//    <name> FREQ </name>
//    <rw> 
//    <i> [Bits 5..0] RW (@ 0x40005404) Peripheral clock frequency </i>
//    <edit> 
//      <loc> ( (unsigned char)((I2C1_CR2 >> 0) & 0x3F), ((I2C1_CR2 = (I2C1_CR2 & ~(0x3FUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3F) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Register RTree: I2C1_CR2  ------------------------------------
// SVD Line: 23994

//  <rtree> SFDITEM_REG__I2C1_CR2
//    <name> CR2 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40005404) Control register 2 </i>
//    <loc> ( (unsigned int)((I2C1_CR2 >> 0) & 0xFFFFFFFF), ((I2C1_CR2 = (I2C1_CR2 & ~(0x1F3FUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1F3F) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__I2C1_CR2_LAST </item>
//    <item> SFDITEM_FIELD__I2C1_CR2_DMAEN </item>
//    <item> SFDITEM_FIELD__I2C1_CR2_ITBUFEN </item>
//    <item> SFDITEM_FIELD__I2C1_CR2_ITEVTEN </item>
//    <item> SFDITEM_FIELD__I2C1_CR2_ITERREN </item>
//    <item> SFDITEM_FIELD__I2C1_CR2_FREQ </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: I2C1_OAR1  --------------------------------
// SVD Line: 24041

unsigned int I2C1_OAR1 __AT (0x40005408);



// ------------------------------  Field Item: I2C1_OAR1_ADDMODE  ---------------------------------
// SVD Line: 24050

//  <item> SFDITEM_FIELD__I2C1_OAR1_ADDMODE
//    <name> ADDMODE </name>
//    <rw> 
//    <i> [Bit 15] RW (@ 0x40005408) Addressing mode (slave  mode) </i>
//    <check> 
//      <loc> ( (unsigned int) I2C1_OAR1 ) </loc>
//      <o.15..15> ADDMODE
//    </check>
//  </item>
//  


// -------------------------------  Field Item: I2C1_OAR1_ADD10  ----------------------------------
// SVD Line: 24057

//  <item> SFDITEM_FIELD__I2C1_OAR1_ADD10
//    <name> ADD10 </name>
//    <rw> 
//    <i> [Bits 9..8] RW (@ 0x40005408) Interface address </i>
//    <edit> 
//      <loc> ( (unsigned char)((I2C1_OAR1 >> 8) & 0x3), ((I2C1_OAR1 = (I2C1_OAR1 & ~(0x3UL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Field Item: I2C1_OAR1_ADD7  -----------------------------------
// SVD Line: 24063

//  <item> SFDITEM_FIELD__I2C1_OAR1_ADD7
//    <name> ADD7 </name>
//    <rw> 
//    <i> [Bits 7..1] RW (@ 0x40005408) Interface address </i>
//    <edit> 
//      <loc> ( (unsigned char)((I2C1_OAR1 >> 1) & 0x7F), ((I2C1_OAR1 = (I2C1_OAR1 & ~(0x7FUL << 1 )) | ((unsigned long)(Gui_u8:GuiVal & 0x7F) << 1 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Field Item: I2C1_OAR1_ADD0  -----------------------------------
// SVD Line: 24069

//  <item> SFDITEM_FIELD__I2C1_OAR1_ADD0
//    <name> ADD0 </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40005408) Interface address </i>
//    <check> 
//      <loc> ( (unsigned int) I2C1_OAR1 ) </loc>
//      <o.0..0> ADD0
//    </check>
//  </item>
//  


// --------------------------------  Register RTree: I2C1_OAR1  -----------------------------------
// SVD Line: 24041

//  <rtree> SFDITEM_REG__I2C1_OAR1
//    <name> OAR1 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40005408) Own address register 1 </i>
//    <loc> ( (unsigned int)((I2C1_OAR1 >> 0) & 0xFFFFFFFF), ((I2C1_OAR1 = (I2C1_OAR1 & ~(0x83FFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x83FF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__I2C1_OAR1_ADDMODE </item>
//    <item> SFDITEM_FIELD__I2C1_OAR1_ADD10 </item>
//    <item> SFDITEM_FIELD__I2C1_OAR1_ADD7 </item>
//    <item> SFDITEM_FIELD__I2C1_OAR1_ADD0 </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: I2C1_OAR2  --------------------------------
// SVD Line: 24077

unsigned int I2C1_OAR2 __AT (0x4000540C);



// -------------------------------  Field Item: I2C1_OAR2_ADD2  -----------------------------------
// SVD Line: 24086

//  <item> SFDITEM_FIELD__I2C1_OAR2_ADD2
//    <name> ADD2 </name>
//    <rw> 
//    <i> [Bits 7..1] RW (@ 0x4000540C) Interface address </i>
//    <edit> 
//      <loc> ( (unsigned char)((I2C1_OAR2 >> 1) & 0x7F), ((I2C1_OAR2 = (I2C1_OAR2 & ~(0x7FUL << 1 )) | ((unsigned long)(Gui_u8:GuiVal & 0x7F) << 1 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: I2C1_OAR2_ENDUAL  ----------------------------------
// SVD Line: 24092

//  <item> SFDITEM_FIELD__I2C1_OAR2_ENDUAL
//    <name> ENDUAL </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x4000540C) Dual addressing mode  enable </i>
//    <check> 
//      <loc> ( (unsigned int) I2C1_OAR2 ) </loc>
//      <o.0..0> ENDUAL
//    </check>
//  </item>
//  


// --------------------------------  Register RTree: I2C1_OAR2  -----------------------------------
// SVD Line: 24077

//  <rtree> SFDITEM_REG__I2C1_OAR2
//    <name> OAR2 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4000540C) Own address register 2 </i>
//    <loc> ( (unsigned int)((I2C1_OAR2 >> 0) & 0xFFFFFFFF), ((I2C1_OAR2 = (I2C1_OAR2 & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__I2C1_OAR2_ADD2 </item>
//    <item> SFDITEM_FIELD__I2C1_OAR2_ENDUAL </item>
//  </rtree>
//  


// -----------------------------  Register Item Address: I2C1_DR  ---------------------------------
// SVD Line: 24101

unsigned int I2C1_DR __AT (0x40005410);



// ---------------------------------  Field Item: I2C1_DR_DR  -------------------------------------
// SVD Line: 24110

//  <item> SFDITEM_FIELD__I2C1_DR_DR
//    <name> DR </name>
//    <rw> 
//    <i> [Bits 7..0] RW (@ 0x40005410) 8-bit data register </i>
//    <edit> 
//      <loc> ( (unsigned char)((I2C1_DR >> 0) & 0xFF), ((I2C1_DR = (I2C1_DR & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------------  Register RTree: I2C1_DR  ------------------------------------
// SVD Line: 24101

//  <rtree> SFDITEM_REG__I2C1_DR
//    <name> DR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40005410) Data register </i>
//    <loc> ( (unsigned int)((I2C1_DR >> 0) & 0xFFFFFFFF), ((I2C1_DR = (I2C1_DR & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__I2C1_DR_DR </item>
//  </rtree>
//  


// -----------------------------  Register Item Address: I2C1_SR1  --------------------------------
// SVD Line: 24118

unsigned int I2C1_SR1 __AT (0x40005414);



// ------------------------------  Field Item: I2C1_SR1_SMBALERT  ---------------------------------
// SVD Line: 24126

//  <item> SFDITEM_FIELD__I2C1_SR1_SMBALERT
//    <name> SMBALERT </name>
//    <rw> 
//    <i> [Bit 15] RW (@ 0x40005414) SMBus alert </i>
//    <check> 
//      <loc> ( (unsigned int) I2C1_SR1 ) </loc>
//      <o.15..15> SMBALERT
//    </check>
//  </item>
//  


// ------------------------------  Field Item: I2C1_SR1_TIMEOUT  ----------------------------------
// SVD Line: 24133

//  <item> SFDITEM_FIELD__I2C1_SR1_TIMEOUT
//    <name> TIMEOUT </name>
//    <rw> 
//    <i> [Bit 14] RW (@ 0x40005414) Timeout or Tlow error </i>
//    <check> 
//      <loc> ( (unsigned int) I2C1_SR1 ) </loc>
//      <o.14..14> TIMEOUT
//    </check>
//  </item>
//  


// -------------------------------  Field Item: I2C1_SR1_PECERR  ----------------------------------
// SVD Line: 24140

//  <item> SFDITEM_FIELD__I2C1_SR1_PECERR
//    <name> PECERR </name>
//    <rw> 
//    <i> [Bit 12] RW (@ 0x40005414) PEC Error in reception </i>
//    <check> 
//      <loc> ( (unsigned int) I2C1_SR1 ) </loc>
//      <o.12..12> PECERR
//    </check>
//  </item>
//  


// --------------------------------  Field Item: I2C1_SR1_OVR  ------------------------------------
// SVD Line: 24147

//  <item> SFDITEM_FIELD__I2C1_SR1_OVR
//    <name> OVR </name>
//    <rw> 
//    <i> [Bit 11] RW (@ 0x40005414) Overrun/Underrun </i>
//    <check> 
//      <loc> ( (unsigned int) I2C1_SR1 ) </loc>
//      <o.11..11> OVR
//    </check>
//  </item>
//  


// ---------------------------------  Field Item: I2C1_SR1_AF  ------------------------------------
// SVD Line: 24154

//  <item> SFDITEM_FIELD__I2C1_SR1_AF
//    <name> AF </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x40005414) Acknowledge failure </i>
//    <check> 
//      <loc> ( (unsigned int) I2C1_SR1 ) </loc>
//      <o.10..10> AF
//    </check>
//  </item>
//  


// --------------------------------  Field Item: I2C1_SR1_ARLO  -----------------------------------
// SVD Line: 24161

//  <item> SFDITEM_FIELD__I2C1_SR1_ARLO
//    <name> ARLO </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x40005414) Arbitration lost (master  mode) </i>
//    <check> 
//      <loc> ( (unsigned int) I2C1_SR1 ) </loc>
//      <o.9..9> ARLO
//    </check>
//  </item>
//  


// --------------------------------  Field Item: I2C1_SR1_BERR  -----------------------------------
// SVD Line: 24169

//  <item> SFDITEM_FIELD__I2C1_SR1_BERR
//    <name> BERR </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x40005414) Bus error </i>
//    <check> 
//      <loc> ( (unsigned int) I2C1_SR1 ) </loc>
//      <o.8..8> BERR
//    </check>
//  </item>
//  


// --------------------------------  Field Item: I2C1_SR1_TxE  ------------------------------------
// SVD Line: 24176

//  <item> SFDITEM_FIELD__I2C1_SR1_TxE
//    <name> TxE </name>
//    <r> 
//    <i> [Bit 7] RO (@ 0x40005414) Data register empty  (transmitters) </i>
//    <check> 
//      <loc> ( (unsigned int) I2C1_SR1 ) </loc>
//      <o.7..7> TxE
//    </check>
//  </item>
//  


// --------------------------------  Field Item: I2C1_SR1_RxNE  -----------------------------------
// SVD Line: 24184

//  <item> SFDITEM_FIELD__I2C1_SR1_RxNE
//    <name> RxNE </name>
//    <r> 
//    <i> [Bit 6] RO (@ 0x40005414) Data register not empty  (receivers) </i>
//    <check> 
//      <loc> ( (unsigned int) I2C1_SR1 ) </loc>
//      <o.6..6> RxNE
//    </check>
//  </item>
//  


// -------------------------------  Field Item: I2C1_SR1_STOPF  -----------------------------------
// SVD Line: 24192

//  <item> SFDITEM_FIELD__I2C1_SR1_STOPF
//    <name> STOPF </name>
//    <r> 
//    <i> [Bit 4] RO (@ 0x40005414) Stop detection (slave  mode) </i>
//    <check> 
//      <loc> ( (unsigned int) I2C1_SR1 ) </loc>
//      <o.4..4> STOPF
//    </check>
//  </item>
//  


// -------------------------------  Field Item: I2C1_SR1_ADD10  -----------------------------------
// SVD Line: 24200

//  <item> SFDITEM_FIELD__I2C1_SR1_ADD10
//    <name> ADD10 </name>
//    <r> 
//    <i> [Bit 3] RO (@ 0x40005414) 10-bit header sent (Master  mode) </i>
//    <check> 
//      <loc> ( (unsigned int) I2C1_SR1 ) </loc>
//      <o.3..3> ADD10
//    </check>
//  </item>
//  


// --------------------------------  Field Item: I2C1_SR1_BTF  ------------------------------------
// SVD Line: 24208

//  <item> SFDITEM_FIELD__I2C1_SR1_BTF
//    <name> BTF </name>
//    <r> 
//    <i> [Bit 2] RO (@ 0x40005414) Byte transfer finished </i>
//    <check> 
//      <loc> ( (unsigned int) I2C1_SR1 ) </loc>
//      <o.2..2> BTF
//    </check>
//  </item>
//  


// --------------------------------  Field Item: I2C1_SR1_ADDR  -----------------------------------
// SVD Line: 24215

//  <item> SFDITEM_FIELD__I2C1_SR1_ADDR
//    <name> ADDR </name>
//    <r> 
//    <i> [Bit 1] RO (@ 0x40005414) Address sent (master mode)/matched  (slave mode) </i>
//    <check> 
//      <loc> ( (unsigned int) I2C1_SR1 ) </loc>
//      <o.1..1> ADDR
//    </check>
//  </item>
//  


// ---------------------------------  Field Item: I2C1_SR1_SB  ------------------------------------
// SVD Line: 24223

//  <item> SFDITEM_FIELD__I2C1_SR1_SB
//    <name> SB </name>
//    <r> 
//    <i> [Bit 0] RO (@ 0x40005414) Start bit (Master mode) </i>
//    <check> 
//      <loc> ( (unsigned int) I2C1_SR1 ) </loc>
//      <o.0..0> SB
//    </check>
//  </item>
//  


// --------------------------------  Register RTree: I2C1_SR1  ------------------------------------
// SVD Line: 24118

//  <rtree> SFDITEM_REG__I2C1_SR1
//    <name> SR1 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40005414) Status register 1 </i>
//    <loc> ( (unsigned int)((I2C1_SR1 >> 0) & 0xFFFFFFFF), ((I2C1_SR1 = (I2C1_SR1 & ~(0xDF00UL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xDF00) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__I2C1_SR1_SMBALERT </item>
//    <item> SFDITEM_FIELD__I2C1_SR1_TIMEOUT </item>
//    <item> SFDITEM_FIELD__I2C1_SR1_PECERR </item>
//    <item> SFDITEM_FIELD__I2C1_SR1_OVR </item>
//    <item> SFDITEM_FIELD__I2C1_SR1_AF </item>
//    <item> SFDITEM_FIELD__I2C1_SR1_ARLO </item>
//    <item> SFDITEM_FIELD__I2C1_SR1_BERR </item>
//    <item> SFDITEM_FIELD__I2C1_SR1_TxE </item>
//    <item> SFDITEM_FIELD__I2C1_SR1_RxNE </item>
//    <item> SFDITEM_FIELD__I2C1_SR1_STOPF </item>
//    <item> SFDITEM_FIELD__I2C1_SR1_ADD10 </item>
//    <item> SFDITEM_FIELD__I2C1_SR1_BTF </item>
//    <item> SFDITEM_FIELD__I2C1_SR1_ADDR </item>
//    <item> SFDITEM_FIELD__I2C1_SR1_SB </item>
//  </rtree>
//  


// -----------------------------  Register Item Address: I2C1_SR2  --------------------------------
// SVD Line: 24232

unsigned int I2C1_SR2 __AT (0x40005418);



// --------------------------------  Field Item: I2C1_SR2_PEC  ------------------------------------
// SVD Line: 24241

//  <item> SFDITEM_FIELD__I2C1_SR2_PEC
//    <name> PEC </name>
//    <r> 
//    <i> [Bits 15..8] RO (@ 0x40005418) acket error checking  register </i>
//    <edit> 
//      <loc> ( (unsigned char)((I2C1_SR2 >> 8) & 0xFF) ) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Field Item: I2C1_SR2_DUALF  -----------------------------------
// SVD Line: 24248

//  <item> SFDITEM_FIELD__I2C1_SR2_DUALF
//    <name> DUALF </name>
//    <r> 
//    <i> [Bit 7] RO (@ 0x40005418) Dual flag (Slave mode) </i>
//    <check> 
//      <loc> ( (unsigned int) I2C1_SR2 ) </loc>
//      <o.7..7> DUALF
//    </check>
//  </item>
//  


// ------------------------------  Field Item: I2C1_SR2_SMBHOST  ----------------------------------
// SVD Line: 24254

//  <item> SFDITEM_FIELD__I2C1_SR2_SMBHOST
//    <name> SMBHOST </name>
//    <r> 
//    <i> [Bit 6] RO (@ 0x40005418) SMBus host header (Slave  mode) </i>
//    <check> 
//      <loc> ( (unsigned int) I2C1_SR2 ) </loc>
//      <o.6..6> SMBHOST
//    </check>
//  </item>
//  


// -----------------------------  Field Item: I2C1_SR2_SMBDEFAULT  --------------------------------
// SVD Line: 24261

//  <item> SFDITEM_FIELD__I2C1_SR2_SMBDEFAULT
//    <name> SMBDEFAULT </name>
//    <r> 
//    <i> [Bit 5] RO (@ 0x40005418) SMBus device default address (Slave  mode) </i>
//    <check> 
//      <loc> ( (unsigned int) I2C1_SR2 ) </loc>
//      <o.5..5> SMBDEFAULT
//    </check>
//  </item>
//  


// ------------------------------  Field Item: I2C1_SR2_GENCALL  ----------------------------------
// SVD Line: 24268

//  <item> SFDITEM_FIELD__I2C1_SR2_GENCALL
//    <name> GENCALL </name>
//    <r> 
//    <i> [Bit 4] RO (@ 0x40005418) General call address (Slave  mode) </i>
//    <check> 
//      <loc> ( (unsigned int) I2C1_SR2 ) </loc>
//      <o.4..4> GENCALL
//    </check>
//  </item>
//  


// --------------------------------  Field Item: I2C1_SR2_TRA  ------------------------------------
// SVD Line: 24275

//  <item> SFDITEM_FIELD__I2C1_SR2_TRA
//    <name> TRA </name>
//    <r> 
//    <i> [Bit 2] RO (@ 0x40005418) Transmitter/receiver </i>
//    <check> 
//      <loc> ( (unsigned int) I2C1_SR2 ) </loc>
//      <o.2..2> TRA
//    </check>
//  </item>
//  


// --------------------------------  Field Item: I2C1_SR2_BUSY  -----------------------------------
// SVD Line: 24281

//  <item> SFDITEM_FIELD__I2C1_SR2_BUSY
//    <name> BUSY </name>
//    <r> 
//    <i> [Bit 1] RO (@ 0x40005418) Bus busy </i>
//    <check> 
//      <loc> ( (unsigned int) I2C1_SR2 ) </loc>
//      <o.1..1> BUSY
//    </check>
//  </item>
//  


// --------------------------------  Field Item: I2C1_SR2_MSL  ------------------------------------
// SVD Line: 24287

//  <item> SFDITEM_FIELD__I2C1_SR2_MSL
//    <name> MSL </name>
//    <r> 
//    <i> [Bit 0] RO (@ 0x40005418) Master/slave </i>
//    <check> 
//      <loc> ( (unsigned int) I2C1_SR2 ) </loc>
//      <o.0..0> MSL
//    </check>
//  </item>
//  


// --------------------------------  Register RTree: I2C1_SR2  ------------------------------------
// SVD Line: 24232

//  <rtree> SFDITEM_REG__I2C1_SR2
//    <name> SR2 </name>
//    <r> 
//    <i> [Bits 31..0] RO (@ 0x40005418) Status register 2 </i>
//    <loc> ( (unsigned int)((I2C1_SR2 >> 0) & 0xFFFFFFFF) ) </loc>
//    <item> SFDITEM_FIELD__I2C1_SR2_PEC </item>
//    <item> SFDITEM_FIELD__I2C1_SR2_DUALF </item>
//    <item> SFDITEM_FIELD__I2C1_SR2_SMBHOST </item>
//    <item> SFDITEM_FIELD__I2C1_SR2_SMBDEFAULT </item>
//    <item> SFDITEM_FIELD__I2C1_SR2_GENCALL </item>
//    <item> SFDITEM_FIELD__I2C1_SR2_TRA </item>
//    <item> SFDITEM_FIELD__I2C1_SR2_BUSY </item>
//    <item> SFDITEM_FIELD__I2C1_SR2_MSL </item>
//  </rtree>
//  


// -----------------------------  Register Item Address: I2C1_CCR  --------------------------------
// SVD Line: 24295

unsigned int I2C1_CCR __AT (0x4000541C);



// --------------------------------  Field Item: I2C1_CCR_F_S  ------------------------------------
// SVD Line: 24304

//  <item> SFDITEM_FIELD__I2C1_CCR_F_S
//    <name> F_S </name>
//    <rw> 
//    <i> [Bit 15] RW (@ 0x4000541C) I2C master mode selection </i>
//    <check> 
//      <loc> ( (unsigned int) I2C1_CCR ) </loc>
//      <o.15..15> F_S
//    </check>
//  </item>
//  


// --------------------------------  Field Item: I2C1_CCR_DUTY  -----------------------------------
// SVD Line: 24310

//  <item> SFDITEM_FIELD__I2C1_CCR_DUTY
//    <name> DUTY </name>
//    <rw> 
//    <i> [Bit 14] RW (@ 0x4000541C) Fast mode duty cycle </i>
//    <check> 
//      <loc> ( (unsigned int) I2C1_CCR ) </loc>
//      <o.14..14> DUTY
//    </check>
//  </item>
//  


// --------------------------------  Field Item: I2C1_CCR_CCR  ------------------------------------
// SVD Line: 24316

//  <item> SFDITEM_FIELD__I2C1_CCR_CCR
//    <name> CCR </name>
//    <rw> 
//    <i> [Bits 11..0] RW (@ 0x4000541C) Clock control register in Fast/Standard  mode (Master mode) </i>
//    <edit> 
//      <loc> ( (unsigned short)((I2C1_CCR >> 0) & 0xFFF), ((I2C1_CCR = (I2C1_CCR & ~(0xFFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Register RTree: I2C1_CCR  ------------------------------------
// SVD Line: 24295

//  <rtree> SFDITEM_REG__I2C1_CCR
//    <name> CCR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4000541C) Clock control register </i>
//    <loc> ( (unsigned int)((I2C1_CCR >> 0) & 0xFFFFFFFF), ((I2C1_CCR = (I2C1_CCR & ~(0xCFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xCFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__I2C1_CCR_F_S </item>
//    <item> SFDITEM_FIELD__I2C1_CCR_DUTY </item>
//    <item> SFDITEM_FIELD__I2C1_CCR_CCR </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: I2C1_TRISE  -------------------------------
// SVD Line: 24325

unsigned int I2C1_TRISE __AT (0x40005420);



// ------------------------------  Field Item: I2C1_TRISE_TRISE  ----------------------------------
// SVD Line: 24334

//  <item> SFDITEM_FIELD__I2C1_TRISE_TRISE
//    <name> TRISE </name>
//    <rw> 
//    <i> [Bits 5..0] RW (@ 0x40005420) Maximum rise time in Fast/Standard mode  (Master mode) </i>
//    <edit> 
//      <loc> ( (unsigned char)((I2C1_TRISE >> 0) & 0x3F), ((I2C1_TRISE = (I2C1_TRISE & ~(0x3FUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3F) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: I2C1_TRISE  -----------------------------------
// SVD Line: 24325

//  <rtree> SFDITEM_REG__I2C1_TRISE
//    <name> TRISE </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40005420) TRISE register </i>
//    <loc> ( (unsigned int)((I2C1_TRISE >> 0) & 0xFFFFFFFF), ((I2C1_TRISE = (I2C1_TRISE & ~(0x3FUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x3F) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__I2C1_TRISE_TRISE </item>
//  </rtree>
//  


// ----------------------------------  Peripheral View: I2C1  -------------------------------------
// SVD Line: 24359

//  <view> I2C1
//    <name> I2C1 </name>
//    <item> SFDITEM_REG__I2C1_CR1 </item>
//    <item> SFDITEM_REG__I2C1_CR2 </item>
//    <item> SFDITEM_REG__I2C1_OAR1 </item>
//    <item> SFDITEM_REG__I2C1_OAR2 </item>
//    <item> SFDITEM_REG__I2C1_DR </item>
//    <item> SFDITEM_REG__I2C1_SR1 </item>
//    <item> SFDITEM_REG__I2C1_SR2 </item>
//    <item> SFDITEM_REG__I2C1_CCR </item>
//    <item> SFDITEM_REG__I2C1_TRISE </item>
//  </view>
//  


// ---------------------------  Register Item Address: I2S2ext_CR1  -------------------------------
// SVD Line: 24394

unsigned int I2S2ext_CR1 __AT (0x40003400);



// ----------------------------  Field Item: I2S2ext_CR1_BIDIMODE  --------------------------------
// SVD Line: 24403

//  <item> SFDITEM_FIELD__I2S2ext_CR1_BIDIMODE
//    <name> BIDIMODE </name>
//    <rw> 
//    <i> [Bit 15] RW (@ 0x40003400) Bidirectional data mode  enable </i>
//    <check> 
//      <loc> ( (unsigned int) I2S2ext_CR1 ) </loc>
//      <o.15..15> BIDIMODE
//    </check>
//  </item>
//  


// -----------------------------  Field Item: I2S2ext_CR1_BIDIOE  ---------------------------------
// SVD Line: 24410

//  <item> SFDITEM_FIELD__I2S2ext_CR1_BIDIOE
//    <name> BIDIOE </name>
//    <rw> 
//    <i> [Bit 14] RW (@ 0x40003400) Output enable in bidirectional  mode </i>
//    <check> 
//      <loc> ( (unsigned int) I2S2ext_CR1 ) </loc>
//      <o.14..14> BIDIOE
//    </check>
//  </item>
//  


// ------------------------------  Field Item: I2S2ext_CR1_CRCEN  ---------------------------------
// SVD Line: 24417

//  <item> SFDITEM_FIELD__I2S2ext_CR1_CRCEN
//    <name> CRCEN </name>
//    <rw> 
//    <i> [Bit 13] RW (@ 0x40003400) Hardware CRC calculation  enable </i>
//    <check> 
//      <loc> ( (unsigned int) I2S2ext_CR1 ) </loc>
//      <o.13..13> CRCEN
//    </check>
//  </item>
//  


// -----------------------------  Field Item: I2S2ext_CR1_CRCNEXT  --------------------------------
// SVD Line: 24424

//  <item> SFDITEM_FIELD__I2S2ext_CR1_CRCNEXT
//    <name> CRCNEXT </name>
//    <rw> 
//    <i> [Bit 12] RW (@ 0x40003400) CRC transfer next </i>
//    <check> 
//      <loc> ( (unsigned int) I2S2ext_CR1 ) </loc>
//      <o.12..12> CRCNEXT
//    </check>
//  </item>
//  


// -------------------------------  Field Item: I2S2ext_CR1_DFF  ----------------------------------
// SVD Line: 24430

//  <item> SFDITEM_FIELD__I2S2ext_CR1_DFF
//    <name> DFF </name>
//    <rw> 
//    <i> [Bit 11] RW (@ 0x40003400) Data frame format </i>
//    <check> 
//      <loc> ( (unsigned int) I2S2ext_CR1 ) </loc>
//      <o.11..11> DFF
//    </check>
//  </item>
//  


// -----------------------------  Field Item: I2S2ext_CR1_RXONLY  ---------------------------------
// SVD Line: 24436

//  <item> SFDITEM_FIELD__I2S2ext_CR1_RXONLY
//    <name> RXONLY </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x40003400) Receive only </i>
//    <check> 
//      <loc> ( (unsigned int) I2S2ext_CR1 ) </loc>
//      <o.10..10> RXONLY
//    </check>
//  </item>
//  


// -------------------------------  Field Item: I2S2ext_CR1_SSM  ----------------------------------
// SVD Line: 24442

//  <item> SFDITEM_FIELD__I2S2ext_CR1_SSM
//    <name> SSM </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x40003400) Software slave management </i>
//    <check> 
//      <loc> ( (unsigned int) I2S2ext_CR1 ) </loc>
//      <o.9..9> SSM
//    </check>
//  </item>
//  


// -------------------------------  Field Item: I2S2ext_CR1_SSI  ----------------------------------
// SVD Line: 24448

//  <item> SFDITEM_FIELD__I2S2ext_CR1_SSI
//    <name> SSI </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x40003400) Internal slave select </i>
//    <check> 
//      <loc> ( (unsigned int) I2S2ext_CR1 ) </loc>
//      <o.8..8> SSI
//    </check>
//  </item>
//  


// ----------------------------  Field Item: I2S2ext_CR1_LSBFIRST  --------------------------------
// SVD Line: 24454

//  <item> SFDITEM_FIELD__I2S2ext_CR1_LSBFIRST
//    <name> LSBFIRST </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x40003400) Frame format </i>
//    <check> 
//      <loc> ( (unsigned int) I2S2ext_CR1 ) </loc>
//      <o.7..7> LSBFIRST
//    </check>
//  </item>
//  


// -------------------------------  Field Item: I2S2ext_CR1_SPE  ----------------------------------
// SVD Line: 24460

//  <item> SFDITEM_FIELD__I2S2ext_CR1_SPE
//    <name> SPE </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x40003400) SPI enable </i>
//    <check> 
//      <loc> ( (unsigned int) I2S2ext_CR1 ) </loc>
//      <o.6..6> SPE
//    </check>
//  </item>
//  


// -------------------------------  Field Item: I2S2ext_CR1_BR  -----------------------------------
// SVD Line: 24466

//  <item> SFDITEM_FIELD__I2S2ext_CR1_BR
//    <name> BR </name>
//    <rw> 
//    <i> [Bits 5..3] RW (@ 0x40003400) Baud rate control </i>
//    <edit> 
//      <loc> ( (unsigned char)((I2S2ext_CR1 >> 3) & 0x7), ((I2S2ext_CR1 = (I2S2ext_CR1 & ~(0x7UL << 3 )) | ((unsigned long)(Gui_u8:GuiVal & 0x7) << 3 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: I2S2ext_CR1_MSTR  ----------------------------------
// SVD Line: 24472

//  <item> SFDITEM_FIELD__I2S2ext_CR1_MSTR
//    <name> MSTR </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x40003400) Master selection </i>
//    <check> 
//      <loc> ( (unsigned int) I2S2ext_CR1 ) </loc>
//      <o.2..2> MSTR
//    </check>
//  </item>
//  


// ------------------------------  Field Item: I2S2ext_CR1_CPOL  ----------------------------------
// SVD Line: 24478

//  <item> SFDITEM_FIELD__I2S2ext_CR1_CPOL
//    <name> CPOL </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x40003400) Clock polarity </i>
//    <check> 
//      <loc> ( (unsigned int) I2S2ext_CR1 ) </loc>
//      <o.1..1> CPOL
//    </check>
//  </item>
//  


// ------------------------------  Field Item: I2S2ext_CR1_CPHA  ----------------------------------
// SVD Line: 24484

//  <item> SFDITEM_FIELD__I2S2ext_CR1_CPHA
//    <name> CPHA </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40003400) Clock phase </i>
//    <check> 
//      <loc> ( (unsigned int) I2S2ext_CR1 ) </loc>
//      <o.0..0> CPHA
//    </check>
//  </item>
//  


// -------------------------------  Register RTree: I2S2ext_CR1  ----------------------------------
// SVD Line: 24394

//  <rtree> SFDITEM_REG__I2S2ext_CR1
//    <name> CR1 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40003400) control register 1 </i>
//    <loc> ( (unsigned int)((I2S2ext_CR1 >> 0) & 0xFFFFFFFF), ((I2S2ext_CR1 = (I2S2ext_CR1 & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__I2S2ext_CR1_BIDIMODE </item>
//    <item> SFDITEM_FIELD__I2S2ext_CR1_BIDIOE </item>
//    <item> SFDITEM_FIELD__I2S2ext_CR1_CRCEN </item>
//    <item> SFDITEM_FIELD__I2S2ext_CR1_CRCNEXT </item>
//    <item> SFDITEM_FIELD__I2S2ext_CR1_DFF </item>
//    <item> SFDITEM_FIELD__I2S2ext_CR1_RXONLY </item>
//    <item> SFDITEM_FIELD__I2S2ext_CR1_SSM </item>
//    <item> SFDITEM_FIELD__I2S2ext_CR1_SSI </item>
//    <item> SFDITEM_FIELD__I2S2ext_CR1_LSBFIRST </item>
//    <item> SFDITEM_FIELD__I2S2ext_CR1_SPE </item>
//    <item> SFDITEM_FIELD__I2S2ext_CR1_BR </item>
//    <item> SFDITEM_FIELD__I2S2ext_CR1_MSTR </item>
//    <item> SFDITEM_FIELD__I2S2ext_CR1_CPOL </item>
//    <item> SFDITEM_FIELD__I2S2ext_CR1_CPHA </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: I2S2ext_CR2  -------------------------------
// SVD Line: 24492

unsigned int I2S2ext_CR2 __AT (0x40003404);



// ------------------------------  Field Item: I2S2ext_CR2_TXEIE  ---------------------------------
// SVD Line: 24501

//  <item> SFDITEM_FIELD__I2S2ext_CR2_TXEIE
//    <name> TXEIE </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x40003404) Tx buffer empty interrupt  enable </i>
//    <check> 
//      <loc> ( (unsigned int) I2S2ext_CR2 ) </loc>
//      <o.7..7> TXEIE
//    </check>
//  </item>
//  


// -----------------------------  Field Item: I2S2ext_CR2_RXNEIE  ---------------------------------
// SVD Line: 24508

//  <item> SFDITEM_FIELD__I2S2ext_CR2_RXNEIE
//    <name> RXNEIE </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x40003404) RX buffer not empty interrupt  enable </i>
//    <check> 
//      <loc> ( (unsigned int) I2S2ext_CR2 ) </loc>
//      <o.6..6> RXNEIE
//    </check>
//  </item>
//  


// ------------------------------  Field Item: I2S2ext_CR2_ERRIE  ---------------------------------
// SVD Line: 24515

//  <item> SFDITEM_FIELD__I2S2ext_CR2_ERRIE
//    <name> ERRIE </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x40003404) Error interrupt enable </i>
//    <check> 
//      <loc> ( (unsigned int) I2S2ext_CR2 ) </loc>
//      <o.5..5> ERRIE
//    </check>
//  </item>
//  


// -------------------------------  Field Item: I2S2ext_CR2_FRF  ----------------------------------
// SVD Line: 24521

//  <item> SFDITEM_FIELD__I2S2ext_CR2_FRF
//    <name> FRF </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x40003404) Frame format </i>
//    <check> 
//      <loc> ( (unsigned int) I2S2ext_CR2 ) </loc>
//      <o.4..4> FRF
//    </check>
//  </item>
//  


// ------------------------------  Field Item: I2S2ext_CR2_SSOE  ----------------------------------
// SVD Line: 24527

//  <item> SFDITEM_FIELD__I2S2ext_CR2_SSOE
//    <name> SSOE </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x40003404) SS output enable </i>
//    <check> 
//      <loc> ( (unsigned int) I2S2ext_CR2 ) </loc>
//      <o.2..2> SSOE
//    </check>
//  </item>
//  


// -----------------------------  Field Item: I2S2ext_CR2_TXDMAEN  --------------------------------
// SVD Line: 24533

//  <item> SFDITEM_FIELD__I2S2ext_CR2_TXDMAEN
//    <name> TXDMAEN </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x40003404) Tx buffer DMA enable </i>
//    <check> 
//      <loc> ( (unsigned int) I2S2ext_CR2 ) </loc>
//      <o.1..1> TXDMAEN
//    </check>
//  </item>
//  


// -----------------------------  Field Item: I2S2ext_CR2_RXDMAEN  --------------------------------
// SVD Line: 24539

//  <item> SFDITEM_FIELD__I2S2ext_CR2_RXDMAEN
//    <name> RXDMAEN </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40003404) Rx buffer DMA enable </i>
//    <check> 
//      <loc> ( (unsigned int) I2S2ext_CR2 ) </loc>
//      <o.0..0> RXDMAEN
//    </check>
//  </item>
//  


// -------------------------------  Register RTree: I2S2ext_CR2  ----------------------------------
// SVD Line: 24492

//  <rtree> SFDITEM_REG__I2S2ext_CR2
//    <name> CR2 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40003404) control register 2 </i>
//    <loc> ( (unsigned int)((I2S2ext_CR2 >> 0) & 0xFFFFFFFF), ((I2S2ext_CR2 = (I2S2ext_CR2 & ~(0xF7UL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xF7) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__I2S2ext_CR2_TXEIE </item>
//    <item> SFDITEM_FIELD__I2S2ext_CR2_RXNEIE </item>
//    <item> SFDITEM_FIELD__I2S2ext_CR2_ERRIE </item>
//    <item> SFDITEM_FIELD__I2S2ext_CR2_FRF </item>
//    <item> SFDITEM_FIELD__I2S2ext_CR2_SSOE </item>
//    <item> SFDITEM_FIELD__I2S2ext_CR2_TXDMAEN </item>
//    <item> SFDITEM_FIELD__I2S2ext_CR2_RXDMAEN </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: I2S2ext_SR  -------------------------------
// SVD Line: 24547

unsigned int I2S2ext_SR __AT (0x40003408);



// ------------------------------  Field Item: I2S2ext_SR_TIFRFE  ---------------------------------
// SVD Line: 24555

//  <item> SFDITEM_FIELD__I2S2ext_SR_TIFRFE
//    <name> TIFRFE </name>
//    <r> 
//    <i> [Bit 8] RO (@ 0x40003408) TI frame format error </i>
//    <check> 
//      <loc> ( (unsigned int) I2S2ext_SR ) </loc>
//      <o.8..8> TIFRFE
//    </check>
//  </item>
//  


// -------------------------------  Field Item: I2S2ext_SR_BSY  -----------------------------------
// SVD Line: 24562

//  <item> SFDITEM_FIELD__I2S2ext_SR_BSY
//    <name> BSY </name>
//    <r> 
//    <i> [Bit 7] RO (@ 0x40003408) Busy flag </i>
//    <check> 
//      <loc> ( (unsigned int) I2S2ext_SR ) </loc>
//      <o.7..7> BSY
//    </check>
//  </item>
//  


// -------------------------------  Field Item: I2S2ext_SR_OVR  -----------------------------------
// SVD Line: 24569

//  <item> SFDITEM_FIELD__I2S2ext_SR_OVR
//    <name> OVR </name>
//    <r> 
//    <i> [Bit 6] RO (@ 0x40003408) Overrun flag </i>
//    <check> 
//      <loc> ( (unsigned int) I2S2ext_SR ) </loc>
//      <o.6..6> OVR
//    </check>
//  </item>
//  


// -------------------------------  Field Item: I2S2ext_SR_MODF  ----------------------------------
// SVD Line: 24576

//  <item> SFDITEM_FIELD__I2S2ext_SR_MODF
//    <name> MODF </name>
//    <r> 
//    <i> [Bit 5] RO (@ 0x40003408) Mode fault </i>
//    <check> 
//      <loc> ( (unsigned int) I2S2ext_SR ) </loc>
//      <o.5..5> MODF
//    </check>
//  </item>
//  


// ------------------------------  Field Item: I2S2ext_SR_CRCERR  ---------------------------------
// SVD Line: 24583

//  <item> SFDITEM_FIELD__I2S2ext_SR_CRCERR
//    <name> CRCERR </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x40003408) CRC error flag </i>
//    <check> 
//      <loc> ( (unsigned int) I2S2ext_SR ) </loc>
//      <o.4..4> CRCERR
//    </check>
//  </item>
//  


// -------------------------------  Field Item: I2S2ext_SR_UDR  -----------------------------------
// SVD Line: 24590

//  <item> SFDITEM_FIELD__I2S2ext_SR_UDR
//    <name> UDR </name>
//    <r> 
//    <i> [Bit 3] RO (@ 0x40003408) Underrun flag </i>
//    <check> 
//      <loc> ( (unsigned int) I2S2ext_SR ) </loc>
//      <o.3..3> UDR
//    </check>
//  </item>
//  


// ------------------------------  Field Item: I2S2ext_SR_CHSIDE  ---------------------------------
// SVD Line: 24597

//  <item> SFDITEM_FIELD__I2S2ext_SR_CHSIDE
//    <name> CHSIDE </name>
//    <r> 
//    <i> [Bit 2] RO (@ 0x40003408) Channel side </i>
//    <check> 
//      <loc> ( (unsigned int) I2S2ext_SR ) </loc>
//      <o.2..2> CHSIDE
//    </check>
//  </item>
//  


// -------------------------------  Field Item: I2S2ext_SR_TXE  -----------------------------------
// SVD Line: 24604

//  <item> SFDITEM_FIELD__I2S2ext_SR_TXE
//    <name> TXE </name>
//    <r> 
//    <i> [Bit 1] RO (@ 0x40003408) Transmit buffer empty </i>
//    <check> 
//      <loc> ( (unsigned int) I2S2ext_SR ) </loc>
//      <o.1..1> TXE
//    </check>
//  </item>
//  


// -------------------------------  Field Item: I2S2ext_SR_RXNE  ----------------------------------
// SVD Line: 24611

//  <item> SFDITEM_FIELD__I2S2ext_SR_RXNE
//    <name> RXNE </name>
//    <r> 
//    <i> [Bit 0] RO (@ 0x40003408) Receive buffer not empty </i>
//    <check> 
//      <loc> ( (unsigned int) I2S2ext_SR ) </loc>
//      <o.0..0> RXNE
//    </check>
//  </item>
//  


// -------------------------------  Register RTree: I2S2ext_SR  -----------------------------------
// SVD Line: 24547

//  <rtree> SFDITEM_REG__I2S2ext_SR
//    <name> SR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40003408) status register </i>
//    <loc> ( (unsigned int)((I2S2ext_SR >> 0) & 0xFFFFFFFF), ((I2S2ext_SR = (I2S2ext_SR & ~(0x10UL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x10) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__I2S2ext_SR_TIFRFE </item>
//    <item> SFDITEM_FIELD__I2S2ext_SR_BSY </item>
//    <item> SFDITEM_FIELD__I2S2ext_SR_OVR </item>
//    <item> SFDITEM_FIELD__I2S2ext_SR_MODF </item>
//    <item> SFDITEM_FIELD__I2S2ext_SR_CRCERR </item>
//    <item> SFDITEM_FIELD__I2S2ext_SR_UDR </item>
//    <item> SFDITEM_FIELD__I2S2ext_SR_CHSIDE </item>
//    <item> SFDITEM_FIELD__I2S2ext_SR_TXE </item>
//    <item> SFDITEM_FIELD__I2S2ext_SR_RXNE </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: I2S2ext_DR  -------------------------------
// SVD Line: 24620

unsigned int I2S2ext_DR __AT (0x4000340C);



// --------------------------------  Field Item: I2S2ext_DR_DR  -----------------------------------
// SVD Line: 24629

//  <item> SFDITEM_FIELD__I2S2ext_DR_DR
//    <name> DR </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x4000340C) Data register </i>
//    <edit> 
//      <loc> ( (unsigned short)((I2S2ext_DR >> 0) & 0xFFFF), ((I2S2ext_DR = (I2S2ext_DR & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: I2S2ext_DR  -----------------------------------
// SVD Line: 24620

//  <rtree> SFDITEM_REG__I2S2ext_DR
//    <name> DR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4000340C) data register </i>
//    <loc> ( (unsigned int)((I2S2ext_DR >> 0) & 0xFFFFFFFF), ((I2S2ext_DR = (I2S2ext_DR & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__I2S2ext_DR_DR </item>
//  </rtree>
//  


// --------------------------  Register Item Address: I2S2ext_CRCPR  ------------------------------
// SVD Line: 24637

unsigned int I2S2ext_CRCPR __AT (0x40003410);



// ----------------------------  Field Item: I2S2ext_CRCPR_CRCPOLY  -------------------------------
// SVD Line: 24646

//  <item> SFDITEM_FIELD__I2S2ext_CRCPR_CRCPOLY
//    <name> CRCPOLY </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x40003410) CRC polynomial register </i>
//    <edit> 
//      <loc> ( (unsigned short)((I2S2ext_CRCPR >> 0) & 0xFFFF), ((I2S2ext_CRCPR = (I2S2ext_CRCPR & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Register RTree: I2S2ext_CRCPR  ---------------------------------
// SVD Line: 24637

//  <rtree> SFDITEM_REG__I2S2ext_CRCPR
//    <name> CRCPR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40003410) CRC polynomial register </i>
//    <loc> ( (unsigned int)((I2S2ext_CRCPR >> 0) & 0xFFFFFFFF), ((I2S2ext_CRCPR = (I2S2ext_CRCPR & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__I2S2ext_CRCPR_CRCPOLY </item>
//  </rtree>
//  


// --------------------------  Register Item Address: I2S2ext_RXCRCR  -----------------------------
// SVD Line: 24654

unsigned int I2S2ext_RXCRCR __AT (0x40003414);



// ----------------------------  Field Item: I2S2ext_RXCRCR_RxCRC  --------------------------------
// SVD Line: 24663

//  <item> SFDITEM_FIELD__I2S2ext_RXCRCR_RxCRC
//    <name> RxCRC </name>
//    <r> 
//    <i> [Bits 15..0] RO (@ 0x40003414) Rx CRC register </i>
//    <edit> 
//      <loc> ( (unsigned short)((I2S2ext_RXCRCR >> 0) & 0xFFFF) ) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Register RTree: I2S2ext_RXCRCR  ---------------------------------
// SVD Line: 24654

//  <rtree> SFDITEM_REG__I2S2ext_RXCRCR
//    <name> RXCRCR </name>
//    <r> 
//    <i> [Bits 31..0] RO (@ 0x40003414) RX CRC register </i>
//    <loc> ( (unsigned int)((I2S2ext_RXCRCR >> 0) & 0xFFFFFFFF) ) </loc>
//    <item> SFDITEM_FIELD__I2S2ext_RXCRCR_RxCRC </item>
//  </rtree>
//  


// --------------------------  Register Item Address: I2S2ext_TXCRCR  -----------------------------
// SVD Line: 24671

unsigned int I2S2ext_TXCRCR __AT (0x40003418);



// ----------------------------  Field Item: I2S2ext_TXCRCR_TxCRC  --------------------------------
// SVD Line: 24680

//  <item> SFDITEM_FIELD__I2S2ext_TXCRCR_TxCRC
//    <name> TxCRC </name>
//    <r> 
//    <i> [Bits 15..0] RO (@ 0x40003418) Tx CRC register </i>
//    <edit> 
//      <loc> ( (unsigned short)((I2S2ext_TXCRCR >> 0) & 0xFFFF) ) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Register RTree: I2S2ext_TXCRCR  ---------------------------------
// SVD Line: 24671

//  <rtree> SFDITEM_REG__I2S2ext_TXCRCR
//    <name> TXCRCR </name>
//    <r> 
//    <i> [Bits 31..0] RO (@ 0x40003418) TX CRC register </i>
//    <loc> ( (unsigned int)((I2S2ext_TXCRCR >> 0) & 0xFFFFFFFF) ) </loc>
//    <item> SFDITEM_FIELD__I2S2ext_TXCRCR_TxCRC </item>
//  </rtree>
//  


// -------------------------  Register Item Address: I2S2ext_I2SCFGR  -----------------------------
// SVD Line: 24688

unsigned int I2S2ext_I2SCFGR __AT (0x4000341C);



// ---------------------------  Field Item: I2S2ext_I2SCFGR_I2SMOD  -------------------------------
// SVD Line: 24697

//  <item> SFDITEM_FIELD__I2S2ext_I2SCFGR_I2SMOD
//    <name> I2SMOD </name>
//    <rw> 
//    <i> [Bit 11] RW (@ 0x4000341C) I2S mode selection </i>
//    <check> 
//      <loc> ( (unsigned int) I2S2ext_I2SCFGR ) </loc>
//      <o.11..11> I2SMOD
//    </check>
//  </item>
//  


// ----------------------------  Field Item: I2S2ext_I2SCFGR_I2SE  --------------------------------
// SVD Line: 24703

//  <item> SFDITEM_FIELD__I2S2ext_I2SCFGR_I2SE
//    <name> I2SE </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x4000341C) I2S Enable </i>
//    <check> 
//      <loc> ( (unsigned int) I2S2ext_I2SCFGR ) </loc>
//      <o.10..10> I2SE
//    </check>
//  </item>
//  


// ---------------------------  Field Item: I2S2ext_I2SCFGR_I2SCFG  -------------------------------
// SVD Line: 24709

//  <item> SFDITEM_FIELD__I2S2ext_I2SCFGR_I2SCFG
//    <name> I2SCFG </name>
//    <rw> 
//    <i> [Bits 9..8] RW (@ 0x4000341C) I2S configuration mode </i>
//    <edit> 
//      <loc> ( (unsigned char)((I2S2ext_I2SCFGR >> 8) & 0x3), ((I2S2ext_I2SCFGR = (I2S2ext_I2SCFGR & ~(0x3UL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Field Item: I2S2ext_I2SCFGR_PCMSYNC  ------------------------------
// SVD Line: 24715

//  <item> SFDITEM_FIELD__I2S2ext_I2SCFGR_PCMSYNC
//    <name> PCMSYNC </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x4000341C) PCM frame synchronization </i>
//    <check> 
//      <loc> ( (unsigned int) I2S2ext_I2SCFGR ) </loc>
//      <o.7..7> PCMSYNC
//    </check>
//  </item>
//  


// ---------------------------  Field Item: I2S2ext_I2SCFGR_I2SSTD  -------------------------------
// SVD Line: 24721

//  <item> SFDITEM_FIELD__I2S2ext_I2SCFGR_I2SSTD
//    <name> I2SSTD </name>
//    <rw> 
//    <i> [Bits 5..4] RW (@ 0x4000341C) I2S standard selection </i>
//    <edit> 
//      <loc> ( (unsigned char)((I2S2ext_I2SCFGR >> 4) & 0x3), ((I2S2ext_I2SCFGR = (I2S2ext_I2SCFGR & ~(0x3UL << 4 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 4 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Field Item: I2S2ext_I2SCFGR_CKPOL  -------------------------------
// SVD Line: 24727

//  <item> SFDITEM_FIELD__I2S2ext_I2SCFGR_CKPOL
//    <name> CKPOL </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x4000341C) Steady state clock  polarity </i>
//    <check> 
//      <loc> ( (unsigned int) I2S2ext_I2SCFGR ) </loc>
//      <o.3..3> CKPOL
//    </check>
//  </item>
//  


// ---------------------------  Field Item: I2S2ext_I2SCFGR_DATLEN  -------------------------------
// SVD Line: 24734

//  <item> SFDITEM_FIELD__I2S2ext_I2SCFGR_DATLEN
//    <name> DATLEN </name>
//    <rw> 
//    <i> [Bits 2..1] RW (@ 0x4000341C) Data length to be  transferred </i>
//    <edit> 
//      <loc> ( (unsigned char)((I2S2ext_I2SCFGR >> 1) & 0x3), ((I2S2ext_I2SCFGR = (I2S2ext_I2SCFGR & ~(0x3UL << 1 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 1 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Field Item: I2S2ext_I2SCFGR_CHLEN  -------------------------------
// SVD Line: 24741

//  <item> SFDITEM_FIELD__I2S2ext_I2SCFGR_CHLEN
//    <name> CHLEN </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x4000341C) Channel length (number of bits per audio  channel) </i>
//    <check> 
//      <loc> ( (unsigned int) I2S2ext_I2SCFGR ) </loc>
//      <o.0..0> CHLEN
//    </check>
//  </item>
//  


// -----------------------------  Register RTree: I2S2ext_I2SCFGR  --------------------------------
// SVD Line: 24688

//  <rtree> SFDITEM_REG__I2S2ext_I2SCFGR
//    <name> I2SCFGR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4000341C) I2S configuration register </i>
//    <loc> ( (unsigned int)((I2S2ext_I2SCFGR >> 0) & 0xFFFFFFFF), ((I2S2ext_I2SCFGR = (I2S2ext_I2SCFGR & ~(0xFBFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFBF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__I2S2ext_I2SCFGR_I2SMOD </item>
//    <item> SFDITEM_FIELD__I2S2ext_I2SCFGR_I2SE </item>
//    <item> SFDITEM_FIELD__I2S2ext_I2SCFGR_I2SCFG </item>
//    <item> SFDITEM_FIELD__I2S2ext_I2SCFGR_PCMSYNC </item>
//    <item> SFDITEM_FIELD__I2S2ext_I2SCFGR_I2SSTD </item>
//    <item> SFDITEM_FIELD__I2S2ext_I2SCFGR_CKPOL </item>
//    <item> SFDITEM_FIELD__I2S2ext_I2SCFGR_DATLEN </item>
//    <item> SFDITEM_FIELD__I2S2ext_I2SCFGR_CHLEN </item>
//  </rtree>
//  


// --------------------------  Register Item Address: I2S2ext_I2SPR  ------------------------------
// SVD Line: 24750

unsigned int I2S2ext_I2SPR __AT (0x40003420);



// -----------------------------  Field Item: I2S2ext_I2SPR_MCKOE  --------------------------------
// SVD Line: 24759

//  <item> SFDITEM_FIELD__I2S2ext_I2SPR_MCKOE
//    <name> MCKOE </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x40003420) Master clock output enable </i>
//    <check> 
//      <loc> ( (unsigned int) I2S2ext_I2SPR ) </loc>
//      <o.9..9> MCKOE
//    </check>
//  </item>
//  


// ------------------------------  Field Item: I2S2ext_I2SPR_ODD  ---------------------------------
// SVD Line: 24765

//  <item> SFDITEM_FIELD__I2S2ext_I2SPR_ODD
//    <name> ODD </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x40003420) Odd factor for the  prescaler </i>
//    <check> 
//      <loc> ( (unsigned int) I2S2ext_I2SPR ) </loc>
//      <o.8..8> ODD
//    </check>
//  </item>
//  


// ----------------------------  Field Item: I2S2ext_I2SPR_I2SDIV  --------------------------------
// SVD Line: 24772

//  <item> SFDITEM_FIELD__I2S2ext_I2SPR_I2SDIV
//    <name> I2SDIV </name>
//    <rw> 
//    <i> [Bits 7..0] RW (@ 0x40003420) I2S Linear prescaler </i>
//    <edit> 
//      <loc> ( (unsigned char)((I2S2ext_I2SPR >> 0) & 0xFF), ((I2S2ext_I2SPR = (I2S2ext_I2SPR & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Register RTree: I2S2ext_I2SPR  ---------------------------------
// SVD Line: 24750

//  <rtree> SFDITEM_REG__I2S2ext_I2SPR
//    <name> I2SPR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40003420) I2S prescaler register </i>
//    <loc> ( (unsigned int)((I2S2ext_I2SPR >> 0) & 0xFFFFFFFF), ((I2S2ext_I2SPR = (I2S2ext_I2SPR & ~(0x3FFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x3FF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__I2S2ext_I2SPR_MCKOE </item>
//    <item> SFDITEM_FIELD__I2S2ext_I2SPR_ODD </item>
//    <item> SFDITEM_FIELD__I2S2ext_I2SPR_I2SDIV </item>
//  </rtree>
//  


// --------------------------------  Peripheral View: I2S2ext  ------------------------------------
// SVD Line: 24373

//  <view> I2S2ext
//    <name> I2S2ext </name>
//    <item> SFDITEM_REG__I2S2ext_CR1 </item>
//    <item> SFDITEM_REG__I2S2ext_CR2 </item>
//    <item> SFDITEM_REG__I2S2ext_SR </item>
//    <item> SFDITEM_REG__I2S2ext_DR </item>
//    <item> SFDITEM_REG__I2S2ext_CRCPR </item>
//    <item> SFDITEM_REG__I2S2ext_RXCRCR </item>
//    <item> SFDITEM_REG__I2S2ext_TXCRCR </item>
//    <item> SFDITEM_REG__I2S2ext_I2SCFGR </item>
//    <item> SFDITEM_REG__I2S2ext_I2SPR </item>
//  </view>
//  


// ---------------------------  Register Item Address: I2S3ext_CR1  -------------------------------
// SVD Line: 24394

unsigned int I2S3ext_CR1 __AT (0x40004000);



// ----------------------------  Field Item: I2S3ext_CR1_BIDIMODE  --------------------------------
// SVD Line: 24403

//  <item> SFDITEM_FIELD__I2S3ext_CR1_BIDIMODE
//    <name> BIDIMODE </name>
//    <rw> 
//    <i> [Bit 15] RW (@ 0x40004000) Bidirectional data mode  enable </i>
//    <check> 
//      <loc> ( (unsigned int) I2S3ext_CR1 ) </loc>
//      <o.15..15> BIDIMODE
//    </check>
//  </item>
//  


// -----------------------------  Field Item: I2S3ext_CR1_BIDIOE  ---------------------------------
// SVD Line: 24410

//  <item> SFDITEM_FIELD__I2S3ext_CR1_BIDIOE
//    <name> BIDIOE </name>
//    <rw> 
//    <i> [Bit 14] RW (@ 0x40004000) Output enable in bidirectional  mode </i>
//    <check> 
//      <loc> ( (unsigned int) I2S3ext_CR1 ) </loc>
//      <o.14..14> BIDIOE
//    </check>
//  </item>
//  


// ------------------------------  Field Item: I2S3ext_CR1_CRCEN  ---------------------------------
// SVD Line: 24417

//  <item> SFDITEM_FIELD__I2S3ext_CR1_CRCEN
//    <name> CRCEN </name>
//    <rw> 
//    <i> [Bit 13] RW (@ 0x40004000) Hardware CRC calculation  enable </i>
//    <check> 
//      <loc> ( (unsigned int) I2S3ext_CR1 ) </loc>
//      <o.13..13> CRCEN
//    </check>
//  </item>
//  


// -----------------------------  Field Item: I2S3ext_CR1_CRCNEXT  --------------------------------
// SVD Line: 24424

//  <item> SFDITEM_FIELD__I2S3ext_CR1_CRCNEXT
//    <name> CRCNEXT </name>
//    <rw> 
//    <i> [Bit 12] RW (@ 0x40004000) CRC transfer next </i>
//    <check> 
//      <loc> ( (unsigned int) I2S3ext_CR1 ) </loc>
//      <o.12..12> CRCNEXT
//    </check>
//  </item>
//  


// -------------------------------  Field Item: I2S3ext_CR1_DFF  ----------------------------------
// SVD Line: 24430

//  <item> SFDITEM_FIELD__I2S3ext_CR1_DFF
//    <name> DFF </name>
//    <rw> 
//    <i> [Bit 11] RW (@ 0x40004000) Data frame format </i>
//    <check> 
//      <loc> ( (unsigned int) I2S3ext_CR1 ) </loc>
//      <o.11..11> DFF
//    </check>
//  </item>
//  


// -----------------------------  Field Item: I2S3ext_CR1_RXONLY  ---------------------------------
// SVD Line: 24436

//  <item> SFDITEM_FIELD__I2S3ext_CR1_RXONLY
//    <name> RXONLY </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x40004000) Receive only </i>
//    <check> 
//      <loc> ( (unsigned int) I2S3ext_CR1 ) </loc>
//      <o.10..10> RXONLY
//    </check>
//  </item>
//  


// -------------------------------  Field Item: I2S3ext_CR1_SSM  ----------------------------------
// SVD Line: 24442

//  <item> SFDITEM_FIELD__I2S3ext_CR1_SSM
//    <name> SSM </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x40004000) Software slave management </i>
//    <check> 
//      <loc> ( (unsigned int) I2S3ext_CR1 ) </loc>
//      <o.9..9> SSM
//    </check>
//  </item>
//  


// -------------------------------  Field Item: I2S3ext_CR1_SSI  ----------------------------------
// SVD Line: 24448

//  <item> SFDITEM_FIELD__I2S3ext_CR1_SSI
//    <name> SSI </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x40004000) Internal slave select </i>
//    <check> 
//      <loc> ( (unsigned int) I2S3ext_CR1 ) </loc>
//      <o.8..8> SSI
//    </check>
//  </item>
//  


// ----------------------------  Field Item: I2S3ext_CR1_LSBFIRST  --------------------------------
// SVD Line: 24454

//  <item> SFDITEM_FIELD__I2S3ext_CR1_LSBFIRST
//    <name> LSBFIRST </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x40004000) Frame format </i>
//    <check> 
//      <loc> ( (unsigned int) I2S3ext_CR1 ) </loc>
//      <o.7..7> LSBFIRST
//    </check>
//  </item>
//  


// -------------------------------  Field Item: I2S3ext_CR1_SPE  ----------------------------------
// SVD Line: 24460

//  <item> SFDITEM_FIELD__I2S3ext_CR1_SPE
//    <name> SPE </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x40004000) SPI enable </i>
//    <check> 
//      <loc> ( (unsigned int) I2S3ext_CR1 ) </loc>
//      <o.6..6> SPE
//    </check>
//  </item>
//  


// -------------------------------  Field Item: I2S3ext_CR1_BR  -----------------------------------
// SVD Line: 24466

//  <item> SFDITEM_FIELD__I2S3ext_CR1_BR
//    <name> BR </name>
//    <rw> 
//    <i> [Bits 5..3] RW (@ 0x40004000) Baud rate control </i>
//    <edit> 
//      <loc> ( (unsigned char)((I2S3ext_CR1 >> 3) & 0x7), ((I2S3ext_CR1 = (I2S3ext_CR1 & ~(0x7UL << 3 )) | ((unsigned long)(Gui_u8:GuiVal & 0x7) << 3 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: I2S3ext_CR1_MSTR  ----------------------------------
// SVD Line: 24472

//  <item> SFDITEM_FIELD__I2S3ext_CR1_MSTR
//    <name> MSTR </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x40004000) Master selection </i>
//    <check> 
//      <loc> ( (unsigned int) I2S3ext_CR1 ) </loc>
//      <o.2..2> MSTR
//    </check>
//  </item>
//  


// ------------------------------  Field Item: I2S3ext_CR1_CPOL  ----------------------------------
// SVD Line: 24478

//  <item> SFDITEM_FIELD__I2S3ext_CR1_CPOL
//    <name> CPOL </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x40004000) Clock polarity </i>
//    <check> 
//      <loc> ( (unsigned int) I2S3ext_CR1 ) </loc>
//      <o.1..1> CPOL
//    </check>
//  </item>
//  


// ------------------------------  Field Item: I2S3ext_CR1_CPHA  ----------------------------------
// SVD Line: 24484

//  <item> SFDITEM_FIELD__I2S3ext_CR1_CPHA
//    <name> CPHA </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40004000) Clock phase </i>
//    <check> 
//      <loc> ( (unsigned int) I2S3ext_CR1 ) </loc>
//      <o.0..0> CPHA
//    </check>
//  </item>
//  


// -------------------------------  Register RTree: I2S3ext_CR1  ----------------------------------
// SVD Line: 24394

//  <rtree> SFDITEM_REG__I2S3ext_CR1
//    <name> CR1 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40004000) control register 1 </i>
//    <loc> ( (unsigned int)((I2S3ext_CR1 >> 0) & 0xFFFFFFFF), ((I2S3ext_CR1 = (I2S3ext_CR1 & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__I2S3ext_CR1_BIDIMODE </item>
//    <item> SFDITEM_FIELD__I2S3ext_CR1_BIDIOE </item>
//    <item> SFDITEM_FIELD__I2S3ext_CR1_CRCEN </item>
//    <item> SFDITEM_FIELD__I2S3ext_CR1_CRCNEXT </item>
//    <item> SFDITEM_FIELD__I2S3ext_CR1_DFF </item>
//    <item> SFDITEM_FIELD__I2S3ext_CR1_RXONLY </item>
//    <item> SFDITEM_FIELD__I2S3ext_CR1_SSM </item>
//    <item> SFDITEM_FIELD__I2S3ext_CR1_SSI </item>
//    <item> SFDITEM_FIELD__I2S3ext_CR1_LSBFIRST </item>
//    <item> SFDITEM_FIELD__I2S3ext_CR1_SPE </item>
//    <item> SFDITEM_FIELD__I2S3ext_CR1_BR </item>
//    <item> SFDITEM_FIELD__I2S3ext_CR1_MSTR </item>
//    <item> SFDITEM_FIELD__I2S3ext_CR1_CPOL </item>
//    <item> SFDITEM_FIELD__I2S3ext_CR1_CPHA </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: I2S3ext_CR2  -------------------------------
// SVD Line: 24492

unsigned int I2S3ext_CR2 __AT (0x40004004);



// ------------------------------  Field Item: I2S3ext_CR2_TXEIE  ---------------------------------
// SVD Line: 24501

//  <item> SFDITEM_FIELD__I2S3ext_CR2_TXEIE
//    <name> TXEIE </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x40004004) Tx buffer empty interrupt  enable </i>
//    <check> 
//      <loc> ( (unsigned int) I2S3ext_CR2 ) </loc>
//      <o.7..7> TXEIE
//    </check>
//  </item>
//  


// -----------------------------  Field Item: I2S3ext_CR2_RXNEIE  ---------------------------------
// SVD Line: 24508

//  <item> SFDITEM_FIELD__I2S3ext_CR2_RXNEIE
//    <name> RXNEIE </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x40004004) RX buffer not empty interrupt  enable </i>
//    <check> 
//      <loc> ( (unsigned int) I2S3ext_CR2 ) </loc>
//      <o.6..6> RXNEIE
//    </check>
//  </item>
//  


// ------------------------------  Field Item: I2S3ext_CR2_ERRIE  ---------------------------------
// SVD Line: 24515

//  <item> SFDITEM_FIELD__I2S3ext_CR2_ERRIE
//    <name> ERRIE </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x40004004) Error interrupt enable </i>
//    <check> 
//      <loc> ( (unsigned int) I2S3ext_CR2 ) </loc>
//      <o.5..5> ERRIE
//    </check>
//  </item>
//  


// -------------------------------  Field Item: I2S3ext_CR2_FRF  ----------------------------------
// SVD Line: 24521

//  <item> SFDITEM_FIELD__I2S3ext_CR2_FRF
//    <name> FRF </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x40004004) Frame format </i>
//    <check> 
//      <loc> ( (unsigned int) I2S3ext_CR2 ) </loc>
//      <o.4..4> FRF
//    </check>
//  </item>
//  


// ------------------------------  Field Item: I2S3ext_CR2_SSOE  ----------------------------------
// SVD Line: 24527

//  <item> SFDITEM_FIELD__I2S3ext_CR2_SSOE
//    <name> SSOE </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x40004004) SS output enable </i>
//    <check> 
//      <loc> ( (unsigned int) I2S3ext_CR2 ) </loc>
//      <o.2..2> SSOE
//    </check>
//  </item>
//  


// -----------------------------  Field Item: I2S3ext_CR2_TXDMAEN  --------------------------------
// SVD Line: 24533

//  <item> SFDITEM_FIELD__I2S3ext_CR2_TXDMAEN
//    <name> TXDMAEN </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x40004004) Tx buffer DMA enable </i>
//    <check> 
//      <loc> ( (unsigned int) I2S3ext_CR2 ) </loc>
//      <o.1..1> TXDMAEN
//    </check>
//  </item>
//  


// -----------------------------  Field Item: I2S3ext_CR2_RXDMAEN  --------------------------------
// SVD Line: 24539

//  <item> SFDITEM_FIELD__I2S3ext_CR2_RXDMAEN
//    <name> RXDMAEN </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40004004) Rx buffer DMA enable </i>
//    <check> 
//      <loc> ( (unsigned int) I2S3ext_CR2 ) </loc>
//      <o.0..0> RXDMAEN
//    </check>
//  </item>
//  


// -------------------------------  Register RTree: I2S3ext_CR2  ----------------------------------
// SVD Line: 24492

//  <rtree> SFDITEM_REG__I2S3ext_CR2
//    <name> CR2 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40004004) control register 2 </i>
//    <loc> ( (unsigned int)((I2S3ext_CR2 >> 0) & 0xFFFFFFFF), ((I2S3ext_CR2 = (I2S3ext_CR2 & ~(0xF7UL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xF7) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__I2S3ext_CR2_TXEIE </item>
//    <item> SFDITEM_FIELD__I2S3ext_CR2_RXNEIE </item>
//    <item> SFDITEM_FIELD__I2S3ext_CR2_ERRIE </item>
//    <item> SFDITEM_FIELD__I2S3ext_CR2_FRF </item>
//    <item> SFDITEM_FIELD__I2S3ext_CR2_SSOE </item>
//    <item> SFDITEM_FIELD__I2S3ext_CR2_TXDMAEN </item>
//    <item> SFDITEM_FIELD__I2S3ext_CR2_RXDMAEN </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: I2S3ext_SR  -------------------------------
// SVD Line: 24547

unsigned int I2S3ext_SR __AT (0x40004008);



// ------------------------------  Field Item: I2S3ext_SR_TIFRFE  ---------------------------------
// SVD Line: 24555

//  <item> SFDITEM_FIELD__I2S3ext_SR_TIFRFE
//    <name> TIFRFE </name>
//    <r> 
//    <i> [Bit 8] RO (@ 0x40004008) TI frame format error </i>
//    <check> 
//      <loc> ( (unsigned int) I2S3ext_SR ) </loc>
//      <o.8..8> TIFRFE
//    </check>
//  </item>
//  


// -------------------------------  Field Item: I2S3ext_SR_BSY  -----------------------------------
// SVD Line: 24562

//  <item> SFDITEM_FIELD__I2S3ext_SR_BSY
//    <name> BSY </name>
//    <r> 
//    <i> [Bit 7] RO (@ 0x40004008) Busy flag </i>
//    <check> 
//      <loc> ( (unsigned int) I2S3ext_SR ) </loc>
//      <o.7..7> BSY
//    </check>
//  </item>
//  


// -------------------------------  Field Item: I2S3ext_SR_OVR  -----------------------------------
// SVD Line: 24569

//  <item> SFDITEM_FIELD__I2S3ext_SR_OVR
//    <name> OVR </name>
//    <r> 
//    <i> [Bit 6] RO (@ 0x40004008) Overrun flag </i>
//    <check> 
//      <loc> ( (unsigned int) I2S3ext_SR ) </loc>
//      <o.6..6> OVR
//    </check>
//  </item>
//  


// -------------------------------  Field Item: I2S3ext_SR_MODF  ----------------------------------
// SVD Line: 24576

//  <item> SFDITEM_FIELD__I2S3ext_SR_MODF
//    <name> MODF </name>
//    <r> 
//    <i> [Bit 5] RO (@ 0x40004008) Mode fault </i>
//    <check> 
//      <loc> ( (unsigned int) I2S3ext_SR ) </loc>
//      <o.5..5> MODF
//    </check>
//  </item>
//  


// ------------------------------  Field Item: I2S3ext_SR_CRCERR  ---------------------------------
// SVD Line: 24583

//  <item> SFDITEM_FIELD__I2S3ext_SR_CRCERR
//    <name> CRCERR </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x40004008) CRC error flag </i>
//    <check> 
//      <loc> ( (unsigned int) I2S3ext_SR ) </loc>
//      <o.4..4> CRCERR
//    </check>
//  </item>
//  


// -------------------------------  Field Item: I2S3ext_SR_UDR  -----------------------------------
// SVD Line: 24590

//  <item> SFDITEM_FIELD__I2S3ext_SR_UDR
//    <name> UDR </name>
//    <r> 
//    <i> [Bit 3] RO (@ 0x40004008) Underrun flag </i>
//    <check> 
//      <loc> ( (unsigned int) I2S3ext_SR ) </loc>
//      <o.3..3> UDR
//    </check>
//  </item>
//  


// ------------------------------  Field Item: I2S3ext_SR_CHSIDE  ---------------------------------
// SVD Line: 24597

//  <item> SFDITEM_FIELD__I2S3ext_SR_CHSIDE
//    <name> CHSIDE </name>
//    <r> 
//    <i> [Bit 2] RO (@ 0x40004008) Channel side </i>
//    <check> 
//      <loc> ( (unsigned int) I2S3ext_SR ) </loc>
//      <o.2..2> CHSIDE
//    </check>
//  </item>
//  


// -------------------------------  Field Item: I2S3ext_SR_TXE  -----------------------------------
// SVD Line: 24604

//  <item> SFDITEM_FIELD__I2S3ext_SR_TXE
//    <name> TXE </name>
//    <r> 
//    <i> [Bit 1] RO (@ 0x40004008) Transmit buffer empty </i>
//    <check> 
//      <loc> ( (unsigned int) I2S3ext_SR ) </loc>
//      <o.1..1> TXE
//    </check>
//  </item>
//  


// -------------------------------  Field Item: I2S3ext_SR_RXNE  ----------------------------------
// SVD Line: 24611

//  <item> SFDITEM_FIELD__I2S3ext_SR_RXNE
//    <name> RXNE </name>
//    <r> 
//    <i> [Bit 0] RO (@ 0x40004008) Receive buffer not empty </i>
//    <check> 
//      <loc> ( (unsigned int) I2S3ext_SR ) </loc>
//      <o.0..0> RXNE
//    </check>
//  </item>
//  


// -------------------------------  Register RTree: I2S3ext_SR  -----------------------------------
// SVD Line: 24547

//  <rtree> SFDITEM_REG__I2S3ext_SR
//    <name> SR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40004008) status register </i>
//    <loc> ( (unsigned int)((I2S3ext_SR >> 0) & 0xFFFFFFFF), ((I2S3ext_SR = (I2S3ext_SR & ~(0x10UL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x10) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__I2S3ext_SR_TIFRFE </item>
//    <item> SFDITEM_FIELD__I2S3ext_SR_BSY </item>
//    <item> SFDITEM_FIELD__I2S3ext_SR_OVR </item>
//    <item> SFDITEM_FIELD__I2S3ext_SR_MODF </item>
//    <item> SFDITEM_FIELD__I2S3ext_SR_CRCERR </item>
//    <item> SFDITEM_FIELD__I2S3ext_SR_UDR </item>
//    <item> SFDITEM_FIELD__I2S3ext_SR_CHSIDE </item>
//    <item> SFDITEM_FIELD__I2S3ext_SR_TXE </item>
//    <item> SFDITEM_FIELD__I2S3ext_SR_RXNE </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: I2S3ext_DR  -------------------------------
// SVD Line: 24620

unsigned int I2S3ext_DR __AT (0x4000400C);



// --------------------------------  Field Item: I2S3ext_DR_DR  -----------------------------------
// SVD Line: 24629

//  <item> SFDITEM_FIELD__I2S3ext_DR_DR
//    <name> DR </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x4000400C) Data register </i>
//    <edit> 
//      <loc> ( (unsigned short)((I2S3ext_DR >> 0) & 0xFFFF), ((I2S3ext_DR = (I2S3ext_DR & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: I2S3ext_DR  -----------------------------------
// SVD Line: 24620

//  <rtree> SFDITEM_REG__I2S3ext_DR
//    <name> DR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4000400C) data register </i>
//    <loc> ( (unsigned int)((I2S3ext_DR >> 0) & 0xFFFFFFFF), ((I2S3ext_DR = (I2S3ext_DR & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__I2S3ext_DR_DR </item>
//  </rtree>
//  


// --------------------------  Register Item Address: I2S3ext_CRCPR  ------------------------------
// SVD Line: 24637

unsigned int I2S3ext_CRCPR __AT (0x40004010);



// ----------------------------  Field Item: I2S3ext_CRCPR_CRCPOLY  -------------------------------
// SVD Line: 24646

//  <item> SFDITEM_FIELD__I2S3ext_CRCPR_CRCPOLY
//    <name> CRCPOLY </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x40004010) CRC polynomial register </i>
//    <edit> 
//      <loc> ( (unsigned short)((I2S3ext_CRCPR >> 0) & 0xFFFF), ((I2S3ext_CRCPR = (I2S3ext_CRCPR & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Register RTree: I2S3ext_CRCPR  ---------------------------------
// SVD Line: 24637

//  <rtree> SFDITEM_REG__I2S3ext_CRCPR
//    <name> CRCPR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40004010) CRC polynomial register </i>
//    <loc> ( (unsigned int)((I2S3ext_CRCPR >> 0) & 0xFFFFFFFF), ((I2S3ext_CRCPR = (I2S3ext_CRCPR & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__I2S3ext_CRCPR_CRCPOLY </item>
//  </rtree>
//  


// --------------------------  Register Item Address: I2S3ext_RXCRCR  -----------------------------
// SVD Line: 24654

unsigned int I2S3ext_RXCRCR __AT (0x40004014);



// ----------------------------  Field Item: I2S3ext_RXCRCR_RxCRC  --------------------------------
// SVD Line: 24663

//  <item> SFDITEM_FIELD__I2S3ext_RXCRCR_RxCRC
//    <name> RxCRC </name>
//    <r> 
//    <i> [Bits 15..0] RO (@ 0x40004014) Rx CRC register </i>
//    <edit> 
//      <loc> ( (unsigned short)((I2S3ext_RXCRCR >> 0) & 0xFFFF) ) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Register RTree: I2S3ext_RXCRCR  ---------------------------------
// SVD Line: 24654

//  <rtree> SFDITEM_REG__I2S3ext_RXCRCR
//    <name> RXCRCR </name>
//    <r> 
//    <i> [Bits 31..0] RO (@ 0x40004014) RX CRC register </i>
//    <loc> ( (unsigned int)((I2S3ext_RXCRCR >> 0) & 0xFFFFFFFF) ) </loc>
//    <item> SFDITEM_FIELD__I2S3ext_RXCRCR_RxCRC </item>
//  </rtree>
//  


// --------------------------  Register Item Address: I2S3ext_TXCRCR  -----------------------------
// SVD Line: 24671

unsigned int I2S3ext_TXCRCR __AT (0x40004018);



// ----------------------------  Field Item: I2S3ext_TXCRCR_TxCRC  --------------------------------
// SVD Line: 24680

//  <item> SFDITEM_FIELD__I2S3ext_TXCRCR_TxCRC
//    <name> TxCRC </name>
//    <r> 
//    <i> [Bits 15..0] RO (@ 0x40004018) Tx CRC register </i>
//    <edit> 
//      <loc> ( (unsigned short)((I2S3ext_TXCRCR >> 0) & 0xFFFF) ) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Register RTree: I2S3ext_TXCRCR  ---------------------------------
// SVD Line: 24671

//  <rtree> SFDITEM_REG__I2S3ext_TXCRCR
//    <name> TXCRCR </name>
//    <r> 
//    <i> [Bits 31..0] RO (@ 0x40004018) TX CRC register </i>
//    <loc> ( (unsigned int)((I2S3ext_TXCRCR >> 0) & 0xFFFFFFFF) ) </loc>
//    <item> SFDITEM_FIELD__I2S3ext_TXCRCR_TxCRC </item>
//  </rtree>
//  


// -------------------------  Register Item Address: I2S3ext_I2SCFGR  -----------------------------
// SVD Line: 24688

unsigned int I2S3ext_I2SCFGR __AT (0x4000401C);



// ---------------------------  Field Item: I2S3ext_I2SCFGR_I2SMOD  -------------------------------
// SVD Line: 24697

//  <item> SFDITEM_FIELD__I2S3ext_I2SCFGR_I2SMOD
//    <name> I2SMOD </name>
//    <rw> 
//    <i> [Bit 11] RW (@ 0x4000401C) I2S mode selection </i>
//    <check> 
//      <loc> ( (unsigned int) I2S3ext_I2SCFGR ) </loc>
//      <o.11..11> I2SMOD
//    </check>
//  </item>
//  


// ----------------------------  Field Item: I2S3ext_I2SCFGR_I2SE  --------------------------------
// SVD Line: 24703

//  <item> SFDITEM_FIELD__I2S3ext_I2SCFGR_I2SE
//    <name> I2SE </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x4000401C) I2S Enable </i>
//    <check> 
//      <loc> ( (unsigned int) I2S3ext_I2SCFGR ) </loc>
//      <o.10..10> I2SE
//    </check>
//  </item>
//  


// ---------------------------  Field Item: I2S3ext_I2SCFGR_I2SCFG  -------------------------------
// SVD Line: 24709

//  <item> SFDITEM_FIELD__I2S3ext_I2SCFGR_I2SCFG
//    <name> I2SCFG </name>
//    <rw> 
//    <i> [Bits 9..8] RW (@ 0x4000401C) I2S configuration mode </i>
//    <edit> 
//      <loc> ( (unsigned char)((I2S3ext_I2SCFGR >> 8) & 0x3), ((I2S3ext_I2SCFGR = (I2S3ext_I2SCFGR & ~(0x3UL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Field Item: I2S3ext_I2SCFGR_PCMSYNC  ------------------------------
// SVD Line: 24715

//  <item> SFDITEM_FIELD__I2S3ext_I2SCFGR_PCMSYNC
//    <name> PCMSYNC </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x4000401C) PCM frame synchronization </i>
//    <check> 
//      <loc> ( (unsigned int) I2S3ext_I2SCFGR ) </loc>
//      <o.7..7> PCMSYNC
//    </check>
//  </item>
//  


// ---------------------------  Field Item: I2S3ext_I2SCFGR_I2SSTD  -------------------------------
// SVD Line: 24721

//  <item> SFDITEM_FIELD__I2S3ext_I2SCFGR_I2SSTD
//    <name> I2SSTD </name>
//    <rw> 
//    <i> [Bits 5..4] RW (@ 0x4000401C) I2S standard selection </i>
//    <edit> 
//      <loc> ( (unsigned char)((I2S3ext_I2SCFGR >> 4) & 0x3), ((I2S3ext_I2SCFGR = (I2S3ext_I2SCFGR & ~(0x3UL << 4 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 4 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Field Item: I2S3ext_I2SCFGR_CKPOL  -------------------------------
// SVD Line: 24727

//  <item> SFDITEM_FIELD__I2S3ext_I2SCFGR_CKPOL
//    <name> CKPOL </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x4000401C) Steady state clock  polarity </i>
//    <check> 
//      <loc> ( (unsigned int) I2S3ext_I2SCFGR ) </loc>
//      <o.3..3> CKPOL
//    </check>
//  </item>
//  


// ---------------------------  Field Item: I2S3ext_I2SCFGR_DATLEN  -------------------------------
// SVD Line: 24734

//  <item> SFDITEM_FIELD__I2S3ext_I2SCFGR_DATLEN
//    <name> DATLEN </name>
//    <rw> 
//    <i> [Bits 2..1] RW (@ 0x4000401C) Data length to be  transferred </i>
//    <edit> 
//      <loc> ( (unsigned char)((I2S3ext_I2SCFGR >> 1) & 0x3), ((I2S3ext_I2SCFGR = (I2S3ext_I2SCFGR & ~(0x3UL << 1 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 1 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Field Item: I2S3ext_I2SCFGR_CHLEN  -------------------------------
// SVD Line: 24741

//  <item> SFDITEM_FIELD__I2S3ext_I2SCFGR_CHLEN
//    <name> CHLEN </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x4000401C) Channel length (number of bits per audio  channel) </i>
//    <check> 
//      <loc> ( (unsigned int) I2S3ext_I2SCFGR ) </loc>
//      <o.0..0> CHLEN
//    </check>
//  </item>
//  


// -----------------------------  Register RTree: I2S3ext_I2SCFGR  --------------------------------
// SVD Line: 24688

//  <rtree> SFDITEM_REG__I2S3ext_I2SCFGR
//    <name> I2SCFGR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4000401C) I2S configuration register </i>
//    <loc> ( (unsigned int)((I2S3ext_I2SCFGR >> 0) & 0xFFFFFFFF), ((I2S3ext_I2SCFGR = (I2S3ext_I2SCFGR & ~(0xFBFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFBF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__I2S3ext_I2SCFGR_I2SMOD </item>
//    <item> SFDITEM_FIELD__I2S3ext_I2SCFGR_I2SE </item>
//    <item> SFDITEM_FIELD__I2S3ext_I2SCFGR_I2SCFG </item>
//    <item> SFDITEM_FIELD__I2S3ext_I2SCFGR_PCMSYNC </item>
//    <item> SFDITEM_FIELD__I2S3ext_I2SCFGR_I2SSTD </item>
//    <item> SFDITEM_FIELD__I2S3ext_I2SCFGR_CKPOL </item>
//    <item> SFDITEM_FIELD__I2S3ext_I2SCFGR_DATLEN </item>
//    <item> SFDITEM_FIELD__I2S3ext_I2SCFGR_CHLEN </item>
//  </rtree>
//  


// --------------------------  Register Item Address: I2S3ext_I2SPR  ------------------------------
// SVD Line: 24750

unsigned int I2S3ext_I2SPR __AT (0x40004020);



// -----------------------------  Field Item: I2S3ext_I2SPR_MCKOE  --------------------------------
// SVD Line: 24759

//  <item> SFDITEM_FIELD__I2S3ext_I2SPR_MCKOE
//    <name> MCKOE </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x40004020) Master clock output enable </i>
//    <check> 
//      <loc> ( (unsigned int) I2S3ext_I2SPR ) </loc>
//      <o.9..9> MCKOE
//    </check>
//  </item>
//  


// ------------------------------  Field Item: I2S3ext_I2SPR_ODD  ---------------------------------
// SVD Line: 24765

//  <item> SFDITEM_FIELD__I2S3ext_I2SPR_ODD
//    <name> ODD </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x40004020) Odd factor for the  prescaler </i>
//    <check> 
//      <loc> ( (unsigned int) I2S3ext_I2SPR ) </loc>
//      <o.8..8> ODD
//    </check>
//  </item>
//  


// ----------------------------  Field Item: I2S3ext_I2SPR_I2SDIV  --------------------------------
// SVD Line: 24772

//  <item> SFDITEM_FIELD__I2S3ext_I2SPR_I2SDIV
//    <name> I2SDIV </name>
//    <rw> 
//    <i> [Bits 7..0] RW (@ 0x40004020) I2S Linear prescaler </i>
//    <edit> 
//      <loc> ( (unsigned char)((I2S3ext_I2SPR >> 0) & 0xFF), ((I2S3ext_I2SPR = (I2S3ext_I2SPR & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Register RTree: I2S3ext_I2SPR  ---------------------------------
// SVD Line: 24750

//  <rtree> SFDITEM_REG__I2S3ext_I2SPR
//    <name> I2SPR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40004020) I2S prescaler register </i>
//    <loc> ( (unsigned int)((I2S3ext_I2SPR >> 0) & 0xFFFFFFFF), ((I2S3ext_I2SPR = (I2S3ext_I2SPR & ~(0x3FFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x3FF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__I2S3ext_I2SPR_MCKOE </item>
//    <item> SFDITEM_FIELD__I2S3ext_I2SPR_ODD </item>
//    <item> SFDITEM_FIELD__I2S3ext_I2SPR_I2SDIV </item>
//  </rtree>
//  


// --------------------------------  Peripheral View: I2S3ext  ------------------------------------
// SVD Line: 24782

//  <view> I2S3ext
//    <name> I2S3ext </name>
//    <item> SFDITEM_REG__I2S3ext_CR1 </item>
//    <item> SFDITEM_REG__I2S3ext_CR2 </item>
//    <item> SFDITEM_REG__I2S3ext_SR </item>
//    <item> SFDITEM_REG__I2S3ext_DR </item>
//    <item> SFDITEM_REG__I2S3ext_CRCPR </item>
//    <item> SFDITEM_REG__I2S3ext_RXCRCR </item>
//    <item> SFDITEM_REG__I2S3ext_TXCRCR </item>
//    <item> SFDITEM_REG__I2S3ext_I2SCFGR </item>
//    <item> SFDITEM_REG__I2S3ext_I2SPR </item>
//  </view>
//  


// -----------------------------  Register Item Address: SPI1_CR1  --------------------------------
// SVD Line: 24394

unsigned int SPI1_CR1 __AT (0x40013000);



// ------------------------------  Field Item: SPI1_CR1_BIDIMODE  ---------------------------------
// SVD Line: 24403

//  <item> SFDITEM_FIELD__SPI1_CR1_BIDIMODE
//    <name> BIDIMODE </name>
//    <rw> 
//    <i> [Bit 15] RW (@ 0x40013000) Bidirectional data mode  enable </i>
//    <check> 
//      <loc> ( (unsigned int) SPI1_CR1 ) </loc>
//      <o.15..15> BIDIMODE
//    </check>
//  </item>
//  


// -------------------------------  Field Item: SPI1_CR1_BIDIOE  ----------------------------------
// SVD Line: 24410

//  <item> SFDITEM_FIELD__SPI1_CR1_BIDIOE
//    <name> BIDIOE </name>
//    <rw> 
//    <i> [Bit 14] RW (@ 0x40013000) Output enable in bidirectional  mode </i>
//    <check> 
//      <loc> ( (unsigned int) SPI1_CR1 ) </loc>
//      <o.14..14> BIDIOE
//    </check>
//  </item>
//  


// -------------------------------  Field Item: SPI1_CR1_CRCEN  -----------------------------------
// SVD Line: 24417

//  <item> SFDITEM_FIELD__SPI1_CR1_CRCEN
//    <name> CRCEN </name>
//    <rw> 
//    <i> [Bit 13] RW (@ 0x40013000) Hardware CRC calculation  enable </i>
//    <check> 
//      <loc> ( (unsigned int) SPI1_CR1 ) </loc>
//      <o.13..13> CRCEN
//    </check>
//  </item>
//  


// ------------------------------  Field Item: SPI1_CR1_CRCNEXT  ----------------------------------
// SVD Line: 24424

//  <item> SFDITEM_FIELD__SPI1_CR1_CRCNEXT
//    <name> CRCNEXT </name>
//    <rw> 
//    <i> [Bit 12] RW (@ 0x40013000) CRC transfer next </i>
//    <check> 
//      <loc> ( (unsigned int) SPI1_CR1 ) </loc>
//      <o.12..12> CRCNEXT
//    </check>
//  </item>
//  


// --------------------------------  Field Item: SPI1_CR1_DFF  ------------------------------------
// SVD Line: 24430

//  <item> SFDITEM_FIELD__SPI1_CR1_DFF
//    <name> DFF </name>
//    <rw> 
//    <i> [Bit 11] RW (@ 0x40013000) Data frame format </i>
//    <check> 
//      <loc> ( (unsigned int) SPI1_CR1 ) </loc>
//      <o.11..11> DFF
//    </check>
//  </item>
//  


// -------------------------------  Field Item: SPI1_CR1_RXONLY  ----------------------------------
// SVD Line: 24436

//  <item> SFDITEM_FIELD__SPI1_CR1_RXONLY
//    <name> RXONLY </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x40013000) Receive only </i>
//    <check> 
//      <loc> ( (unsigned int) SPI1_CR1 ) </loc>
//      <o.10..10> RXONLY
//    </check>
//  </item>
//  


// --------------------------------  Field Item: SPI1_CR1_SSM  ------------------------------------
// SVD Line: 24442

//  <item> SFDITEM_FIELD__SPI1_CR1_SSM
//    <name> SSM </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x40013000) Software slave management </i>
//    <check> 
//      <loc> ( (unsigned int) SPI1_CR1 ) </loc>
//      <o.9..9> SSM
//    </check>
//  </item>
//  


// --------------------------------  Field Item: SPI1_CR1_SSI  ------------------------------------
// SVD Line: 24448

//  <item> SFDITEM_FIELD__SPI1_CR1_SSI
//    <name> SSI </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x40013000) Internal slave select </i>
//    <check> 
//      <loc> ( (unsigned int) SPI1_CR1 ) </loc>
//      <o.8..8> SSI
//    </check>
//  </item>
//  


// ------------------------------  Field Item: SPI1_CR1_LSBFIRST  ---------------------------------
// SVD Line: 24454

//  <item> SFDITEM_FIELD__SPI1_CR1_LSBFIRST
//    <name> LSBFIRST </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x40013000) Frame format </i>
//    <check> 
//      <loc> ( (unsigned int) SPI1_CR1 ) </loc>
//      <o.7..7> LSBFIRST
//    </check>
//  </item>
//  


// --------------------------------  Field Item: SPI1_CR1_SPE  ------------------------------------
// SVD Line: 24460

//  <item> SFDITEM_FIELD__SPI1_CR1_SPE
//    <name> SPE </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x40013000) SPI enable </i>
//    <check> 
//      <loc> ( (unsigned int) SPI1_CR1 ) </loc>
//      <o.6..6> SPE
//    </check>
//  </item>
//  


// ---------------------------------  Field Item: SPI1_CR1_BR  ------------------------------------
// SVD Line: 24466

//  <item> SFDITEM_FIELD__SPI1_CR1_BR
//    <name> BR </name>
//    <rw> 
//    <i> [Bits 5..3] RW (@ 0x40013000) Baud rate control </i>
//    <edit> 
//      <loc> ( (unsigned char)((SPI1_CR1 >> 3) & 0x7), ((SPI1_CR1 = (SPI1_CR1 & ~(0x7UL << 3 )) | ((unsigned long)(Gui_u8:GuiVal & 0x7) << 3 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Field Item: SPI1_CR1_MSTR  -----------------------------------
// SVD Line: 24472

//  <item> SFDITEM_FIELD__SPI1_CR1_MSTR
//    <name> MSTR </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x40013000) Master selection </i>
//    <check> 
//      <loc> ( (unsigned int) SPI1_CR1 ) </loc>
//      <o.2..2> MSTR
//    </check>
//  </item>
//  


// --------------------------------  Field Item: SPI1_CR1_CPOL  -----------------------------------
// SVD Line: 24478

//  <item> SFDITEM_FIELD__SPI1_CR1_CPOL
//    <name> CPOL </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x40013000) Clock polarity </i>
//    <check> 
//      <loc> ( (unsigned int) SPI1_CR1 ) </loc>
//      <o.1..1> CPOL
//    </check>
//  </item>
//  


// --------------------------------  Field Item: SPI1_CR1_CPHA  -----------------------------------
// SVD Line: 24484

//  <item> SFDITEM_FIELD__SPI1_CR1_CPHA
//    <name> CPHA </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40013000) Clock phase </i>
//    <check> 
//      <loc> ( (unsigned int) SPI1_CR1 ) </loc>
//      <o.0..0> CPHA
//    </check>
//  </item>
//  


// --------------------------------  Register RTree: SPI1_CR1  ------------------------------------
// SVD Line: 24394

//  <rtree> SFDITEM_REG__SPI1_CR1
//    <name> CR1 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40013000) control register 1 </i>
//    <loc> ( (unsigned int)((SPI1_CR1 >> 0) & 0xFFFFFFFF), ((SPI1_CR1 = (SPI1_CR1 & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__SPI1_CR1_BIDIMODE </item>
//    <item> SFDITEM_FIELD__SPI1_CR1_BIDIOE </item>
//    <item> SFDITEM_FIELD__SPI1_CR1_CRCEN </item>
//    <item> SFDITEM_FIELD__SPI1_CR1_CRCNEXT </item>
//    <item> SFDITEM_FIELD__SPI1_CR1_DFF </item>
//    <item> SFDITEM_FIELD__SPI1_CR1_RXONLY </item>
//    <item> SFDITEM_FIELD__SPI1_CR1_SSM </item>
//    <item> SFDITEM_FIELD__SPI1_CR1_SSI </item>
//    <item> SFDITEM_FIELD__SPI1_CR1_LSBFIRST </item>
//    <item> SFDITEM_FIELD__SPI1_CR1_SPE </item>
//    <item> SFDITEM_FIELD__SPI1_CR1_BR </item>
//    <item> SFDITEM_FIELD__SPI1_CR1_MSTR </item>
//    <item> SFDITEM_FIELD__SPI1_CR1_CPOL </item>
//    <item> SFDITEM_FIELD__SPI1_CR1_CPHA </item>
//  </rtree>
//  


// -----------------------------  Register Item Address: SPI1_CR2  --------------------------------
// SVD Line: 24492

unsigned int SPI1_CR2 __AT (0x40013004);



// -------------------------------  Field Item: SPI1_CR2_TXEIE  -----------------------------------
// SVD Line: 24501

//  <item> SFDITEM_FIELD__SPI1_CR2_TXEIE
//    <name> TXEIE </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x40013004) Tx buffer empty interrupt  enable </i>
//    <check> 
//      <loc> ( (unsigned int) SPI1_CR2 ) </loc>
//      <o.7..7> TXEIE
//    </check>
//  </item>
//  


// -------------------------------  Field Item: SPI1_CR2_RXNEIE  ----------------------------------
// SVD Line: 24508

//  <item> SFDITEM_FIELD__SPI1_CR2_RXNEIE
//    <name> RXNEIE </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x40013004) RX buffer not empty interrupt  enable </i>
//    <check> 
//      <loc> ( (unsigned int) SPI1_CR2 ) </loc>
//      <o.6..6> RXNEIE
//    </check>
//  </item>
//  


// -------------------------------  Field Item: SPI1_CR2_ERRIE  -----------------------------------
// SVD Line: 24515

//  <item> SFDITEM_FIELD__SPI1_CR2_ERRIE
//    <name> ERRIE </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x40013004) Error interrupt enable </i>
//    <check> 
//      <loc> ( (unsigned int) SPI1_CR2 ) </loc>
//      <o.5..5> ERRIE
//    </check>
//  </item>
//  


// --------------------------------  Field Item: SPI1_CR2_FRF  ------------------------------------
// SVD Line: 24521

//  <item> SFDITEM_FIELD__SPI1_CR2_FRF
//    <name> FRF </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x40013004) Frame format </i>
//    <check> 
//      <loc> ( (unsigned int) SPI1_CR2 ) </loc>
//      <o.4..4> FRF
//    </check>
//  </item>
//  


// --------------------------------  Field Item: SPI1_CR2_SSOE  -----------------------------------
// SVD Line: 24527

//  <item> SFDITEM_FIELD__SPI1_CR2_SSOE
//    <name> SSOE </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x40013004) SS output enable </i>
//    <check> 
//      <loc> ( (unsigned int) SPI1_CR2 ) </loc>
//      <o.2..2> SSOE
//    </check>
//  </item>
//  


// ------------------------------  Field Item: SPI1_CR2_TXDMAEN  ----------------------------------
// SVD Line: 24533

//  <item> SFDITEM_FIELD__SPI1_CR2_TXDMAEN
//    <name> TXDMAEN </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x40013004) Tx buffer DMA enable </i>
//    <check> 
//      <loc> ( (unsigned int) SPI1_CR2 ) </loc>
//      <o.1..1> TXDMAEN
//    </check>
//  </item>
//  


// ------------------------------  Field Item: SPI1_CR2_RXDMAEN  ----------------------------------
// SVD Line: 24539

//  <item> SFDITEM_FIELD__SPI1_CR2_RXDMAEN
//    <name> RXDMAEN </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40013004) Rx buffer DMA enable </i>
//    <check> 
//      <loc> ( (unsigned int) SPI1_CR2 ) </loc>
//      <o.0..0> RXDMAEN
//    </check>
//  </item>
//  


// --------------------------------  Register RTree: SPI1_CR2  ------------------------------------
// SVD Line: 24492

//  <rtree> SFDITEM_REG__SPI1_CR2
//    <name> CR2 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40013004) control register 2 </i>
//    <loc> ( (unsigned int)((SPI1_CR2 >> 0) & 0xFFFFFFFF), ((SPI1_CR2 = (SPI1_CR2 & ~(0xF7UL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xF7) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__SPI1_CR2_TXEIE </item>
//    <item> SFDITEM_FIELD__SPI1_CR2_RXNEIE </item>
//    <item> SFDITEM_FIELD__SPI1_CR2_ERRIE </item>
//    <item> SFDITEM_FIELD__SPI1_CR2_FRF </item>
//    <item> SFDITEM_FIELD__SPI1_CR2_SSOE </item>
//    <item> SFDITEM_FIELD__SPI1_CR2_TXDMAEN </item>
//    <item> SFDITEM_FIELD__SPI1_CR2_RXDMAEN </item>
//  </rtree>
//  


// -----------------------------  Register Item Address: SPI1_SR  ---------------------------------
// SVD Line: 24547

unsigned int SPI1_SR __AT (0x40013008);



// -------------------------------  Field Item: SPI1_SR_TIFRFE  -----------------------------------
// SVD Line: 24555

//  <item> SFDITEM_FIELD__SPI1_SR_TIFRFE
//    <name> TIFRFE </name>
//    <r> 
//    <i> [Bit 8] RO (@ 0x40013008) TI frame format error </i>
//    <check> 
//      <loc> ( (unsigned int) SPI1_SR ) </loc>
//      <o.8..8> TIFRFE
//    </check>
//  </item>
//  


// ---------------------------------  Field Item: SPI1_SR_BSY  ------------------------------------
// SVD Line: 24562

//  <item> SFDITEM_FIELD__SPI1_SR_BSY
//    <name> BSY </name>
//    <r> 
//    <i> [Bit 7] RO (@ 0x40013008) Busy flag </i>
//    <check> 
//      <loc> ( (unsigned int) SPI1_SR ) </loc>
//      <o.7..7> BSY
//    </check>
//  </item>
//  


// ---------------------------------  Field Item: SPI1_SR_OVR  ------------------------------------
// SVD Line: 24569

//  <item> SFDITEM_FIELD__SPI1_SR_OVR
//    <name> OVR </name>
//    <r> 
//    <i> [Bit 6] RO (@ 0x40013008) Overrun flag </i>
//    <check> 
//      <loc> ( (unsigned int) SPI1_SR ) </loc>
//      <o.6..6> OVR
//    </check>
//  </item>
//  


// --------------------------------  Field Item: SPI1_SR_MODF  ------------------------------------
// SVD Line: 24576

//  <item> SFDITEM_FIELD__SPI1_SR_MODF
//    <name> MODF </name>
//    <r> 
//    <i> [Bit 5] RO (@ 0x40013008) Mode fault </i>
//    <check> 
//      <loc> ( (unsigned int) SPI1_SR ) </loc>
//      <o.5..5> MODF
//    </check>
//  </item>
//  


// -------------------------------  Field Item: SPI1_SR_CRCERR  -----------------------------------
// SVD Line: 24583

//  <item> SFDITEM_FIELD__SPI1_SR_CRCERR
//    <name> CRCERR </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x40013008) CRC error flag </i>
//    <check> 
//      <loc> ( (unsigned int) SPI1_SR ) </loc>
//      <o.4..4> CRCERR
//    </check>
//  </item>
//  


// ---------------------------------  Field Item: SPI1_SR_UDR  ------------------------------------
// SVD Line: 24590

//  <item> SFDITEM_FIELD__SPI1_SR_UDR
//    <name> UDR </name>
//    <r> 
//    <i> [Bit 3] RO (@ 0x40013008) Underrun flag </i>
//    <check> 
//      <loc> ( (unsigned int) SPI1_SR ) </loc>
//      <o.3..3> UDR
//    </check>
//  </item>
//  


// -------------------------------  Field Item: SPI1_SR_CHSIDE  -----------------------------------
// SVD Line: 24597

//  <item> SFDITEM_FIELD__SPI1_SR_CHSIDE
//    <name> CHSIDE </name>
//    <r> 
//    <i> [Bit 2] RO (@ 0x40013008) Channel side </i>
//    <check> 
//      <loc> ( (unsigned int) SPI1_SR ) </loc>
//      <o.2..2> CHSIDE
//    </check>
//  </item>
//  


// ---------------------------------  Field Item: SPI1_SR_TXE  ------------------------------------
// SVD Line: 24604

//  <item> SFDITEM_FIELD__SPI1_SR_TXE
//    <name> TXE </name>
//    <r> 
//    <i> [Bit 1] RO (@ 0x40013008) Transmit buffer empty </i>
//    <check> 
//      <loc> ( (unsigned int) SPI1_SR ) </loc>
//      <o.1..1> TXE
//    </check>
//  </item>
//  


// --------------------------------  Field Item: SPI1_SR_RXNE  ------------------------------------
// SVD Line: 24611

//  <item> SFDITEM_FIELD__SPI1_SR_RXNE
//    <name> RXNE </name>
//    <r> 
//    <i> [Bit 0] RO (@ 0x40013008) Receive buffer not empty </i>
//    <check> 
//      <loc> ( (unsigned int) SPI1_SR ) </loc>
//      <o.0..0> RXNE
//    </check>
//  </item>
//  


// ---------------------------------  Register RTree: SPI1_SR  ------------------------------------
// SVD Line: 24547

//  <rtree> SFDITEM_REG__SPI1_SR
//    <name> SR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40013008) status register </i>
//    <loc> ( (unsigned int)((SPI1_SR >> 0) & 0xFFFFFFFF), ((SPI1_SR = (SPI1_SR & ~(0x10UL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x10) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__SPI1_SR_TIFRFE </item>
//    <item> SFDITEM_FIELD__SPI1_SR_BSY </item>
//    <item> SFDITEM_FIELD__SPI1_SR_OVR </item>
//    <item> SFDITEM_FIELD__SPI1_SR_MODF </item>
//    <item> SFDITEM_FIELD__SPI1_SR_CRCERR </item>
//    <item> SFDITEM_FIELD__SPI1_SR_UDR </item>
//    <item> SFDITEM_FIELD__SPI1_SR_CHSIDE </item>
//    <item> SFDITEM_FIELD__SPI1_SR_TXE </item>
//    <item> SFDITEM_FIELD__SPI1_SR_RXNE </item>
//  </rtree>
//  


// -----------------------------  Register Item Address: SPI1_DR  ---------------------------------
// SVD Line: 24620

unsigned int SPI1_DR __AT (0x4001300C);



// ---------------------------------  Field Item: SPI1_DR_DR  -------------------------------------
// SVD Line: 24629

//  <item> SFDITEM_FIELD__SPI1_DR_DR
//    <name> DR </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x4001300C) Data register </i>
//    <edit> 
//      <loc> ( (unsigned short)((SPI1_DR >> 0) & 0xFFFF), ((SPI1_DR = (SPI1_DR & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------------  Register RTree: SPI1_DR  ------------------------------------
// SVD Line: 24620

//  <rtree> SFDITEM_REG__SPI1_DR
//    <name> DR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4001300C) data register </i>
//    <loc> ( (unsigned int)((SPI1_DR >> 0) & 0xFFFFFFFF), ((SPI1_DR = (SPI1_DR & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__SPI1_DR_DR </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: SPI1_CRCPR  -------------------------------
// SVD Line: 24637

unsigned int SPI1_CRCPR __AT (0x40013010);



// -----------------------------  Field Item: SPI1_CRCPR_CRCPOLY  ---------------------------------
// SVD Line: 24646

//  <item> SFDITEM_FIELD__SPI1_CRCPR_CRCPOLY
//    <name> CRCPOLY </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x40013010) CRC polynomial register </i>
//    <edit> 
//      <loc> ( (unsigned short)((SPI1_CRCPR >> 0) & 0xFFFF), ((SPI1_CRCPR = (SPI1_CRCPR & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: SPI1_CRCPR  -----------------------------------
// SVD Line: 24637

//  <rtree> SFDITEM_REG__SPI1_CRCPR
//    <name> CRCPR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40013010) CRC polynomial register </i>
//    <loc> ( (unsigned int)((SPI1_CRCPR >> 0) & 0xFFFFFFFF), ((SPI1_CRCPR = (SPI1_CRCPR & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__SPI1_CRCPR_CRCPOLY </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: SPI1_RXCRCR  -------------------------------
// SVD Line: 24654

unsigned int SPI1_RXCRCR __AT (0x40013014);



// ------------------------------  Field Item: SPI1_RXCRCR_RxCRC  ---------------------------------
// SVD Line: 24663

//  <item> SFDITEM_FIELD__SPI1_RXCRCR_RxCRC
//    <name> RxCRC </name>
//    <r> 
//    <i> [Bits 15..0] RO (@ 0x40013014) Rx CRC register </i>
//    <edit> 
//      <loc> ( (unsigned short)((SPI1_RXCRCR >> 0) & 0xFFFF) ) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: SPI1_RXCRCR  ----------------------------------
// SVD Line: 24654

//  <rtree> SFDITEM_REG__SPI1_RXCRCR
//    <name> RXCRCR </name>
//    <r> 
//    <i> [Bits 31..0] RO (@ 0x40013014) RX CRC register </i>
//    <loc> ( (unsigned int)((SPI1_RXCRCR >> 0) & 0xFFFFFFFF) ) </loc>
//    <item> SFDITEM_FIELD__SPI1_RXCRCR_RxCRC </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: SPI1_TXCRCR  -------------------------------
// SVD Line: 24671

unsigned int SPI1_TXCRCR __AT (0x40013018);



// ------------------------------  Field Item: SPI1_TXCRCR_TxCRC  ---------------------------------
// SVD Line: 24680

//  <item> SFDITEM_FIELD__SPI1_TXCRCR_TxCRC
//    <name> TxCRC </name>
//    <r> 
//    <i> [Bits 15..0] RO (@ 0x40013018) Tx CRC register </i>
//    <edit> 
//      <loc> ( (unsigned short)((SPI1_TXCRCR >> 0) & 0xFFFF) ) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: SPI1_TXCRCR  ----------------------------------
// SVD Line: 24671

//  <rtree> SFDITEM_REG__SPI1_TXCRCR
//    <name> TXCRCR </name>
//    <r> 
//    <i> [Bits 31..0] RO (@ 0x40013018) TX CRC register </i>
//    <loc> ( (unsigned int)((SPI1_TXCRCR >> 0) & 0xFFFFFFFF) ) </loc>
//    <item> SFDITEM_FIELD__SPI1_TXCRCR_TxCRC </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: SPI1_I2SCFGR  ------------------------------
// SVD Line: 24688

unsigned int SPI1_I2SCFGR __AT (0x4001301C);



// -----------------------------  Field Item: SPI1_I2SCFGR_I2SMOD  --------------------------------
// SVD Line: 24697

//  <item> SFDITEM_FIELD__SPI1_I2SCFGR_I2SMOD
//    <name> I2SMOD </name>
//    <rw> 
//    <i> [Bit 11] RW (@ 0x4001301C) I2S mode selection </i>
//    <check> 
//      <loc> ( (unsigned int) SPI1_I2SCFGR ) </loc>
//      <o.11..11> I2SMOD
//    </check>
//  </item>
//  


// ------------------------------  Field Item: SPI1_I2SCFGR_I2SE  ---------------------------------
// SVD Line: 24703

//  <item> SFDITEM_FIELD__SPI1_I2SCFGR_I2SE
//    <name> I2SE </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x4001301C) I2S Enable </i>
//    <check> 
//      <loc> ( (unsigned int) SPI1_I2SCFGR ) </loc>
//      <o.10..10> I2SE
//    </check>
//  </item>
//  


// -----------------------------  Field Item: SPI1_I2SCFGR_I2SCFG  --------------------------------
// SVD Line: 24709

//  <item> SFDITEM_FIELD__SPI1_I2SCFGR_I2SCFG
//    <name> I2SCFG </name>
//    <rw> 
//    <i> [Bits 9..8] RW (@ 0x4001301C) I2S configuration mode </i>
//    <edit> 
//      <loc> ( (unsigned char)((SPI1_I2SCFGR >> 8) & 0x3), ((SPI1_I2SCFGR = (SPI1_I2SCFGR & ~(0x3UL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Field Item: SPI1_I2SCFGR_PCMSYNC  --------------------------------
// SVD Line: 24715

//  <item> SFDITEM_FIELD__SPI1_I2SCFGR_PCMSYNC
//    <name> PCMSYNC </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x4001301C) PCM frame synchronization </i>
//    <check> 
//      <loc> ( (unsigned int) SPI1_I2SCFGR ) </loc>
//      <o.7..7> PCMSYNC
//    </check>
//  </item>
//  


// -----------------------------  Field Item: SPI1_I2SCFGR_I2SSTD  --------------------------------
// SVD Line: 24721

//  <item> SFDITEM_FIELD__SPI1_I2SCFGR_I2SSTD
//    <name> I2SSTD </name>
//    <rw> 
//    <i> [Bits 5..4] RW (@ 0x4001301C) I2S standard selection </i>
//    <edit> 
//      <loc> ( (unsigned char)((SPI1_I2SCFGR >> 4) & 0x3), ((SPI1_I2SCFGR = (SPI1_I2SCFGR & ~(0x3UL << 4 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 4 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: SPI1_I2SCFGR_CKPOL  ---------------------------------
// SVD Line: 24727

//  <item> SFDITEM_FIELD__SPI1_I2SCFGR_CKPOL
//    <name> CKPOL </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x4001301C) Steady state clock  polarity </i>
//    <check> 
//      <loc> ( (unsigned int) SPI1_I2SCFGR ) </loc>
//      <o.3..3> CKPOL
//    </check>
//  </item>
//  


// -----------------------------  Field Item: SPI1_I2SCFGR_DATLEN  --------------------------------
// SVD Line: 24734

//  <item> SFDITEM_FIELD__SPI1_I2SCFGR_DATLEN
//    <name> DATLEN </name>
//    <rw> 
//    <i> [Bits 2..1] RW (@ 0x4001301C) Data length to be  transferred </i>
//    <edit> 
//      <loc> ( (unsigned char)((SPI1_I2SCFGR >> 1) & 0x3), ((SPI1_I2SCFGR = (SPI1_I2SCFGR & ~(0x3UL << 1 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 1 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: SPI1_I2SCFGR_CHLEN  ---------------------------------
// SVD Line: 24741

//  <item> SFDITEM_FIELD__SPI1_I2SCFGR_CHLEN
//    <name> CHLEN </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x4001301C) Channel length (number of bits per audio  channel) </i>
//    <check> 
//      <loc> ( (unsigned int) SPI1_I2SCFGR ) </loc>
//      <o.0..0> CHLEN
//    </check>
//  </item>
//  


// ------------------------------  Register RTree: SPI1_I2SCFGR  ----------------------------------
// SVD Line: 24688

//  <rtree> SFDITEM_REG__SPI1_I2SCFGR
//    <name> I2SCFGR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4001301C) I2S configuration register </i>
//    <loc> ( (unsigned int)((SPI1_I2SCFGR >> 0) & 0xFFFFFFFF), ((SPI1_I2SCFGR = (SPI1_I2SCFGR & ~(0xFBFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFBF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__SPI1_I2SCFGR_I2SMOD </item>
//    <item> SFDITEM_FIELD__SPI1_I2SCFGR_I2SE </item>
//    <item> SFDITEM_FIELD__SPI1_I2SCFGR_I2SCFG </item>
//    <item> SFDITEM_FIELD__SPI1_I2SCFGR_PCMSYNC </item>
//    <item> SFDITEM_FIELD__SPI1_I2SCFGR_I2SSTD </item>
//    <item> SFDITEM_FIELD__SPI1_I2SCFGR_CKPOL </item>
//    <item> SFDITEM_FIELD__SPI1_I2SCFGR_DATLEN </item>
//    <item> SFDITEM_FIELD__SPI1_I2SCFGR_CHLEN </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: SPI1_I2SPR  -------------------------------
// SVD Line: 24750

unsigned int SPI1_I2SPR __AT (0x40013020);



// ------------------------------  Field Item: SPI1_I2SPR_MCKOE  ----------------------------------
// SVD Line: 24759

//  <item> SFDITEM_FIELD__SPI1_I2SPR_MCKOE
//    <name> MCKOE </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x40013020) Master clock output enable </i>
//    <check> 
//      <loc> ( (unsigned int) SPI1_I2SPR ) </loc>
//      <o.9..9> MCKOE
//    </check>
//  </item>
//  


// -------------------------------  Field Item: SPI1_I2SPR_ODD  -----------------------------------
// SVD Line: 24765

//  <item> SFDITEM_FIELD__SPI1_I2SPR_ODD
//    <name> ODD </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x40013020) Odd factor for the  prescaler </i>
//    <check> 
//      <loc> ( (unsigned int) SPI1_I2SPR ) </loc>
//      <o.8..8> ODD
//    </check>
//  </item>
//  


// ------------------------------  Field Item: SPI1_I2SPR_I2SDIV  ---------------------------------
// SVD Line: 24772

//  <item> SFDITEM_FIELD__SPI1_I2SPR_I2SDIV
//    <name> I2SDIV </name>
//    <rw> 
//    <i> [Bits 7..0] RW (@ 0x40013020) I2S Linear prescaler </i>
//    <edit> 
//      <loc> ( (unsigned char)((SPI1_I2SPR >> 0) & 0xFF), ((SPI1_I2SPR = (SPI1_I2SPR & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: SPI1_I2SPR  -----------------------------------
// SVD Line: 24750

//  <rtree> SFDITEM_REG__SPI1_I2SPR
//    <name> I2SPR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40013020) I2S prescaler register </i>
//    <loc> ( (unsigned int)((SPI1_I2SPR >> 0) & 0xFFFFFFFF), ((SPI1_I2SPR = (SPI1_I2SPR & ~(0x3FFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x3FF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__SPI1_I2SPR_MCKOE </item>
//    <item> SFDITEM_FIELD__SPI1_I2SPR_ODD </item>
//    <item> SFDITEM_FIELD__SPI1_I2SPR_I2SDIV </item>
//  </rtree>
//  


// ----------------------------------  Peripheral View: SPI1  -------------------------------------
// SVD Line: 24786

//  <view> SPI1
//    <name> SPI1 </name>
//    <item> SFDITEM_REG__SPI1_CR1 </item>
//    <item> SFDITEM_REG__SPI1_CR2 </item>
//    <item> SFDITEM_REG__SPI1_SR </item>
//    <item> SFDITEM_REG__SPI1_DR </item>
//    <item> SFDITEM_REG__SPI1_CRCPR </item>
//    <item> SFDITEM_REG__SPI1_RXCRCR </item>
//    <item> SFDITEM_REG__SPI1_TXCRCR </item>
//    <item> SFDITEM_REG__SPI1_I2SCFGR </item>
//    <item> SFDITEM_REG__SPI1_I2SPR </item>
//  </view>
//  


// -----------------------------  Register Item Address: SPI2_CR1  --------------------------------
// SVD Line: 24394

unsigned int SPI2_CR1 __AT (0x40003800);



// ------------------------------  Field Item: SPI2_CR1_BIDIMODE  ---------------------------------
// SVD Line: 24403

//  <item> SFDITEM_FIELD__SPI2_CR1_BIDIMODE
//    <name> BIDIMODE </name>
//    <rw> 
//    <i> [Bit 15] RW (@ 0x40003800) Bidirectional data mode  enable </i>
//    <check> 
//      <loc> ( (unsigned int) SPI2_CR1 ) </loc>
//      <o.15..15> BIDIMODE
//    </check>
//  </item>
//  


// -------------------------------  Field Item: SPI2_CR1_BIDIOE  ----------------------------------
// SVD Line: 24410

//  <item> SFDITEM_FIELD__SPI2_CR1_BIDIOE
//    <name> BIDIOE </name>
//    <rw> 
//    <i> [Bit 14] RW (@ 0x40003800) Output enable in bidirectional  mode </i>
//    <check> 
//      <loc> ( (unsigned int) SPI2_CR1 ) </loc>
//      <o.14..14> BIDIOE
//    </check>
//  </item>
//  


// -------------------------------  Field Item: SPI2_CR1_CRCEN  -----------------------------------
// SVD Line: 24417

//  <item> SFDITEM_FIELD__SPI2_CR1_CRCEN
//    <name> CRCEN </name>
//    <rw> 
//    <i> [Bit 13] RW (@ 0x40003800) Hardware CRC calculation  enable </i>
//    <check> 
//      <loc> ( (unsigned int) SPI2_CR1 ) </loc>
//      <o.13..13> CRCEN
//    </check>
//  </item>
//  


// ------------------------------  Field Item: SPI2_CR1_CRCNEXT  ----------------------------------
// SVD Line: 24424

//  <item> SFDITEM_FIELD__SPI2_CR1_CRCNEXT
//    <name> CRCNEXT </name>
//    <rw> 
//    <i> [Bit 12] RW (@ 0x40003800) CRC transfer next </i>
//    <check> 
//      <loc> ( (unsigned int) SPI2_CR1 ) </loc>
//      <o.12..12> CRCNEXT
//    </check>
//  </item>
//  


// --------------------------------  Field Item: SPI2_CR1_DFF  ------------------------------------
// SVD Line: 24430

//  <item> SFDITEM_FIELD__SPI2_CR1_DFF
//    <name> DFF </name>
//    <rw> 
//    <i> [Bit 11] RW (@ 0x40003800) Data frame format </i>
//    <check> 
//      <loc> ( (unsigned int) SPI2_CR1 ) </loc>
//      <o.11..11> DFF
//    </check>
//  </item>
//  


// -------------------------------  Field Item: SPI2_CR1_RXONLY  ----------------------------------
// SVD Line: 24436

//  <item> SFDITEM_FIELD__SPI2_CR1_RXONLY
//    <name> RXONLY </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x40003800) Receive only </i>
//    <check> 
//      <loc> ( (unsigned int) SPI2_CR1 ) </loc>
//      <o.10..10> RXONLY
//    </check>
//  </item>
//  


// --------------------------------  Field Item: SPI2_CR1_SSM  ------------------------------------
// SVD Line: 24442

//  <item> SFDITEM_FIELD__SPI2_CR1_SSM
//    <name> SSM </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x40003800) Software slave management </i>
//    <check> 
//      <loc> ( (unsigned int) SPI2_CR1 ) </loc>
//      <o.9..9> SSM
//    </check>
//  </item>
//  


// --------------------------------  Field Item: SPI2_CR1_SSI  ------------------------------------
// SVD Line: 24448

//  <item> SFDITEM_FIELD__SPI2_CR1_SSI
//    <name> SSI </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x40003800) Internal slave select </i>
//    <check> 
//      <loc> ( (unsigned int) SPI2_CR1 ) </loc>
//      <o.8..8> SSI
//    </check>
//  </item>
//  


// ------------------------------  Field Item: SPI2_CR1_LSBFIRST  ---------------------------------
// SVD Line: 24454

//  <item> SFDITEM_FIELD__SPI2_CR1_LSBFIRST
//    <name> LSBFIRST </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x40003800) Frame format </i>
//    <check> 
//      <loc> ( (unsigned int) SPI2_CR1 ) </loc>
//      <o.7..7> LSBFIRST
//    </check>
//  </item>
//  


// --------------------------------  Field Item: SPI2_CR1_SPE  ------------------------------------
// SVD Line: 24460

//  <item> SFDITEM_FIELD__SPI2_CR1_SPE
//    <name> SPE </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x40003800) SPI enable </i>
//    <check> 
//      <loc> ( (unsigned int) SPI2_CR1 ) </loc>
//      <o.6..6> SPE
//    </check>
//  </item>
//  


// ---------------------------------  Field Item: SPI2_CR1_BR  ------------------------------------
// SVD Line: 24466

//  <item> SFDITEM_FIELD__SPI2_CR1_BR
//    <name> BR </name>
//    <rw> 
//    <i> [Bits 5..3] RW (@ 0x40003800) Baud rate control </i>
//    <edit> 
//      <loc> ( (unsigned char)((SPI2_CR1 >> 3) & 0x7), ((SPI2_CR1 = (SPI2_CR1 & ~(0x7UL << 3 )) | ((unsigned long)(Gui_u8:GuiVal & 0x7) << 3 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Field Item: SPI2_CR1_MSTR  -----------------------------------
// SVD Line: 24472

//  <item> SFDITEM_FIELD__SPI2_CR1_MSTR
//    <name> MSTR </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x40003800) Master selection </i>
//    <check> 
//      <loc> ( (unsigned int) SPI2_CR1 ) </loc>
//      <o.2..2> MSTR
//    </check>
//  </item>
//  


// --------------------------------  Field Item: SPI2_CR1_CPOL  -----------------------------------
// SVD Line: 24478

//  <item> SFDITEM_FIELD__SPI2_CR1_CPOL
//    <name> CPOL </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x40003800) Clock polarity </i>
//    <check> 
//      <loc> ( (unsigned int) SPI2_CR1 ) </loc>
//      <o.1..1> CPOL
//    </check>
//  </item>
//  


// --------------------------------  Field Item: SPI2_CR1_CPHA  -----------------------------------
// SVD Line: 24484

//  <item> SFDITEM_FIELD__SPI2_CR1_CPHA
//    <name> CPHA </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40003800) Clock phase </i>
//    <check> 
//      <loc> ( (unsigned int) SPI2_CR1 ) </loc>
//      <o.0..0> CPHA
//    </check>
//  </item>
//  


// --------------------------------  Register RTree: SPI2_CR1  ------------------------------------
// SVD Line: 24394

//  <rtree> SFDITEM_REG__SPI2_CR1
//    <name> CR1 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40003800) control register 1 </i>
//    <loc> ( (unsigned int)((SPI2_CR1 >> 0) & 0xFFFFFFFF), ((SPI2_CR1 = (SPI2_CR1 & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__SPI2_CR1_BIDIMODE </item>
//    <item> SFDITEM_FIELD__SPI2_CR1_BIDIOE </item>
//    <item> SFDITEM_FIELD__SPI2_CR1_CRCEN </item>
//    <item> SFDITEM_FIELD__SPI2_CR1_CRCNEXT </item>
//    <item> SFDITEM_FIELD__SPI2_CR1_DFF </item>
//    <item> SFDITEM_FIELD__SPI2_CR1_RXONLY </item>
//    <item> SFDITEM_FIELD__SPI2_CR1_SSM </item>
//    <item> SFDITEM_FIELD__SPI2_CR1_SSI </item>
//    <item> SFDITEM_FIELD__SPI2_CR1_LSBFIRST </item>
//    <item> SFDITEM_FIELD__SPI2_CR1_SPE </item>
//    <item> SFDITEM_FIELD__SPI2_CR1_BR </item>
//    <item> SFDITEM_FIELD__SPI2_CR1_MSTR </item>
//    <item> SFDITEM_FIELD__SPI2_CR1_CPOL </item>
//    <item> SFDITEM_FIELD__SPI2_CR1_CPHA </item>
//  </rtree>
//  


// -----------------------------  Register Item Address: SPI2_CR2  --------------------------------
// SVD Line: 24492

unsigned int SPI2_CR2 __AT (0x40003804);



// -------------------------------  Field Item: SPI2_CR2_TXEIE  -----------------------------------
// SVD Line: 24501

//  <item> SFDITEM_FIELD__SPI2_CR2_TXEIE
//    <name> TXEIE </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x40003804) Tx buffer empty interrupt  enable </i>
//    <check> 
//      <loc> ( (unsigned int) SPI2_CR2 ) </loc>
//      <o.7..7> TXEIE
//    </check>
//  </item>
//  


// -------------------------------  Field Item: SPI2_CR2_RXNEIE  ----------------------------------
// SVD Line: 24508

//  <item> SFDITEM_FIELD__SPI2_CR2_RXNEIE
//    <name> RXNEIE </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x40003804) RX buffer not empty interrupt  enable </i>
//    <check> 
//      <loc> ( (unsigned int) SPI2_CR2 ) </loc>
//      <o.6..6> RXNEIE
//    </check>
//  </item>
//  


// -------------------------------  Field Item: SPI2_CR2_ERRIE  -----------------------------------
// SVD Line: 24515

//  <item> SFDITEM_FIELD__SPI2_CR2_ERRIE
//    <name> ERRIE </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x40003804) Error interrupt enable </i>
//    <check> 
//      <loc> ( (unsigned int) SPI2_CR2 ) </loc>
//      <o.5..5> ERRIE
//    </check>
//  </item>
//  


// --------------------------------  Field Item: SPI2_CR2_FRF  ------------------------------------
// SVD Line: 24521

//  <item> SFDITEM_FIELD__SPI2_CR2_FRF
//    <name> FRF </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x40003804) Frame format </i>
//    <check> 
//      <loc> ( (unsigned int) SPI2_CR2 ) </loc>
//      <o.4..4> FRF
//    </check>
//  </item>
//  


// --------------------------------  Field Item: SPI2_CR2_SSOE  -----------------------------------
// SVD Line: 24527

//  <item> SFDITEM_FIELD__SPI2_CR2_SSOE
//    <name> SSOE </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x40003804) SS output enable </i>
//    <check> 
//      <loc> ( (unsigned int) SPI2_CR2 ) </loc>
//      <o.2..2> SSOE
//    </check>
//  </item>
//  


// ------------------------------  Field Item: SPI2_CR2_TXDMAEN  ----------------------------------
// SVD Line: 24533

//  <item> SFDITEM_FIELD__SPI2_CR2_TXDMAEN
//    <name> TXDMAEN </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x40003804) Tx buffer DMA enable </i>
//    <check> 
//      <loc> ( (unsigned int) SPI2_CR2 ) </loc>
//      <o.1..1> TXDMAEN
//    </check>
//  </item>
//  


// ------------------------------  Field Item: SPI2_CR2_RXDMAEN  ----------------------------------
// SVD Line: 24539

//  <item> SFDITEM_FIELD__SPI2_CR2_RXDMAEN
//    <name> RXDMAEN </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40003804) Rx buffer DMA enable </i>
//    <check> 
//      <loc> ( (unsigned int) SPI2_CR2 ) </loc>
//      <o.0..0> RXDMAEN
//    </check>
//  </item>
//  


// --------------------------------  Register RTree: SPI2_CR2  ------------------------------------
// SVD Line: 24492

//  <rtree> SFDITEM_REG__SPI2_CR2
//    <name> CR2 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40003804) control register 2 </i>
//    <loc> ( (unsigned int)((SPI2_CR2 >> 0) & 0xFFFFFFFF), ((SPI2_CR2 = (SPI2_CR2 & ~(0xF7UL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xF7) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__SPI2_CR2_TXEIE </item>
//    <item> SFDITEM_FIELD__SPI2_CR2_RXNEIE </item>
//    <item> SFDITEM_FIELD__SPI2_CR2_ERRIE </item>
//    <item> SFDITEM_FIELD__SPI2_CR2_FRF </item>
//    <item> SFDITEM_FIELD__SPI2_CR2_SSOE </item>
//    <item> SFDITEM_FIELD__SPI2_CR2_TXDMAEN </item>
//    <item> SFDITEM_FIELD__SPI2_CR2_RXDMAEN </item>
//  </rtree>
//  


// -----------------------------  Register Item Address: SPI2_SR  ---------------------------------
// SVD Line: 24547

unsigned int SPI2_SR __AT (0x40003808);



// -------------------------------  Field Item: SPI2_SR_TIFRFE  -----------------------------------
// SVD Line: 24555

//  <item> SFDITEM_FIELD__SPI2_SR_TIFRFE
//    <name> TIFRFE </name>
//    <r> 
//    <i> [Bit 8] RO (@ 0x40003808) TI frame format error </i>
//    <check> 
//      <loc> ( (unsigned int) SPI2_SR ) </loc>
//      <o.8..8> TIFRFE
//    </check>
//  </item>
//  


// ---------------------------------  Field Item: SPI2_SR_BSY  ------------------------------------
// SVD Line: 24562

//  <item> SFDITEM_FIELD__SPI2_SR_BSY
//    <name> BSY </name>
//    <r> 
//    <i> [Bit 7] RO (@ 0x40003808) Busy flag </i>
//    <check> 
//      <loc> ( (unsigned int) SPI2_SR ) </loc>
//      <o.7..7> BSY
//    </check>
//  </item>
//  


// ---------------------------------  Field Item: SPI2_SR_OVR  ------------------------------------
// SVD Line: 24569

//  <item> SFDITEM_FIELD__SPI2_SR_OVR
//    <name> OVR </name>
//    <r> 
//    <i> [Bit 6] RO (@ 0x40003808) Overrun flag </i>
//    <check> 
//      <loc> ( (unsigned int) SPI2_SR ) </loc>
//      <o.6..6> OVR
//    </check>
//  </item>
//  


// --------------------------------  Field Item: SPI2_SR_MODF  ------------------------------------
// SVD Line: 24576

//  <item> SFDITEM_FIELD__SPI2_SR_MODF
//    <name> MODF </name>
//    <r> 
//    <i> [Bit 5] RO (@ 0x40003808) Mode fault </i>
//    <check> 
//      <loc> ( (unsigned int) SPI2_SR ) </loc>
//      <o.5..5> MODF
//    </check>
//  </item>
//  


// -------------------------------  Field Item: SPI2_SR_CRCERR  -----------------------------------
// SVD Line: 24583

//  <item> SFDITEM_FIELD__SPI2_SR_CRCERR
//    <name> CRCERR </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x40003808) CRC error flag </i>
//    <check> 
//      <loc> ( (unsigned int) SPI2_SR ) </loc>
//      <o.4..4> CRCERR
//    </check>
//  </item>
//  


// ---------------------------------  Field Item: SPI2_SR_UDR  ------------------------------------
// SVD Line: 24590

//  <item> SFDITEM_FIELD__SPI2_SR_UDR
//    <name> UDR </name>
//    <r> 
//    <i> [Bit 3] RO (@ 0x40003808) Underrun flag </i>
//    <check> 
//      <loc> ( (unsigned int) SPI2_SR ) </loc>
//      <o.3..3> UDR
//    </check>
//  </item>
//  


// -------------------------------  Field Item: SPI2_SR_CHSIDE  -----------------------------------
// SVD Line: 24597

//  <item> SFDITEM_FIELD__SPI2_SR_CHSIDE
//    <name> CHSIDE </name>
//    <r> 
//    <i> [Bit 2] RO (@ 0x40003808) Channel side </i>
//    <check> 
//      <loc> ( (unsigned int) SPI2_SR ) </loc>
//      <o.2..2> CHSIDE
//    </check>
//  </item>
//  


// ---------------------------------  Field Item: SPI2_SR_TXE  ------------------------------------
// SVD Line: 24604

//  <item> SFDITEM_FIELD__SPI2_SR_TXE
//    <name> TXE </name>
//    <r> 
//    <i> [Bit 1] RO (@ 0x40003808) Transmit buffer empty </i>
//    <check> 
//      <loc> ( (unsigned int) SPI2_SR ) </loc>
//      <o.1..1> TXE
//    </check>
//  </item>
//  


// --------------------------------  Field Item: SPI2_SR_RXNE  ------------------------------------
// SVD Line: 24611

//  <item> SFDITEM_FIELD__SPI2_SR_RXNE
//    <name> RXNE </name>
//    <r> 
//    <i> [Bit 0] RO (@ 0x40003808) Receive buffer not empty </i>
//    <check> 
//      <loc> ( (unsigned int) SPI2_SR ) </loc>
//      <o.0..0> RXNE
//    </check>
//  </item>
//  


// ---------------------------------  Register RTree: SPI2_SR  ------------------------------------
// SVD Line: 24547

//  <rtree> SFDITEM_REG__SPI2_SR
//    <name> SR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40003808) status register </i>
//    <loc> ( (unsigned int)((SPI2_SR >> 0) & 0xFFFFFFFF), ((SPI2_SR = (SPI2_SR & ~(0x10UL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x10) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__SPI2_SR_TIFRFE </item>
//    <item> SFDITEM_FIELD__SPI2_SR_BSY </item>
//    <item> SFDITEM_FIELD__SPI2_SR_OVR </item>
//    <item> SFDITEM_FIELD__SPI2_SR_MODF </item>
//    <item> SFDITEM_FIELD__SPI2_SR_CRCERR </item>
//    <item> SFDITEM_FIELD__SPI2_SR_UDR </item>
//    <item> SFDITEM_FIELD__SPI2_SR_CHSIDE </item>
//    <item> SFDITEM_FIELD__SPI2_SR_TXE </item>
//    <item> SFDITEM_FIELD__SPI2_SR_RXNE </item>
//  </rtree>
//  


// -----------------------------  Register Item Address: SPI2_DR  ---------------------------------
// SVD Line: 24620

unsigned int SPI2_DR __AT (0x4000380C);



// ---------------------------------  Field Item: SPI2_DR_DR  -------------------------------------
// SVD Line: 24629

//  <item> SFDITEM_FIELD__SPI2_DR_DR
//    <name> DR </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x4000380C) Data register </i>
//    <edit> 
//      <loc> ( (unsigned short)((SPI2_DR >> 0) & 0xFFFF), ((SPI2_DR = (SPI2_DR & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------------  Register RTree: SPI2_DR  ------------------------------------
// SVD Line: 24620

//  <rtree> SFDITEM_REG__SPI2_DR
//    <name> DR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4000380C) data register </i>
//    <loc> ( (unsigned int)((SPI2_DR >> 0) & 0xFFFFFFFF), ((SPI2_DR = (SPI2_DR & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__SPI2_DR_DR </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: SPI2_CRCPR  -------------------------------
// SVD Line: 24637

unsigned int SPI2_CRCPR __AT (0x40003810);



// -----------------------------  Field Item: SPI2_CRCPR_CRCPOLY  ---------------------------------
// SVD Line: 24646

//  <item> SFDITEM_FIELD__SPI2_CRCPR_CRCPOLY
//    <name> CRCPOLY </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x40003810) CRC polynomial register </i>
//    <edit> 
//      <loc> ( (unsigned short)((SPI2_CRCPR >> 0) & 0xFFFF), ((SPI2_CRCPR = (SPI2_CRCPR & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: SPI2_CRCPR  -----------------------------------
// SVD Line: 24637

//  <rtree> SFDITEM_REG__SPI2_CRCPR
//    <name> CRCPR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40003810) CRC polynomial register </i>
//    <loc> ( (unsigned int)((SPI2_CRCPR >> 0) & 0xFFFFFFFF), ((SPI2_CRCPR = (SPI2_CRCPR & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__SPI2_CRCPR_CRCPOLY </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: SPI2_RXCRCR  -------------------------------
// SVD Line: 24654

unsigned int SPI2_RXCRCR __AT (0x40003814);



// ------------------------------  Field Item: SPI2_RXCRCR_RxCRC  ---------------------------------
// SVD Line: 24663

//  <item> SFDITEM_FIELD__SPI2_RXCRCR_RxCRC
//    <name> RxCRC </name>
//    <r> 
//    <i> [Bits 15..0] RO (@ 0x40003814) Rx CRC register </i>
//    <edit> 
//      <loc> ( (unsigned short)((SPI2_RXCRCR >> 0) & 0xFFFF) ) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: SPI2_RXCRCR  ----------------------------------
// SVD Line: 24654

//  <rtree> SFDITEM_REG__SPI2_RXCRCR
//    <name> RXCRCR </name>
//    <r> 
//    <i> [Bits 31..0] RO (@ 0x40003814) RX CRC register </i>
//    <loc> ( (unsigned int)((SPI2_RXCRCR >> 0) & 0xFFFFFFFF) ) </loc>
//    <item> SFDITEM_FIELD__SPI2_RXCRCR_RxCRC </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: SPI2_TXCRCR  -------------------------------
// SVD Line: 24671

unsigned int SPI2_TXCRCR __AT (0x40003818);



// ------------------------------  Field Item: SPI2_TXCRCR_TxCRC  ---------------------------------
// SVD Line: 24680

//  <item> SFDITEM_FIELD__SPI2_TXCRCR_TxCRC
//    <name> TxCRC </name>
//    <r> 
//    <i> [Bits 15..0] RO (@ 0x40003818) Tx CRC register </i>
//    <edit> 
//      <loc> ( (unsigned short)((SPI2_TXCRCR >> 0) & 0xFFFF) ) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: SPI2_TXCRCR  ----------------------------------
// SVD Line: 24671

//  <rtree> SFDITEM_REG__SPI2_TXCRCR
//    <name> TXCRCR </name>
//    <r> 
//    <i> [Bits 31..0] RO (@ 0x40003818) TX CRC register </i>
//    <loc> ( (unsigned int)((SPI2_TXCRCR >> 0) & 0xFFFFFFFF) ) </loc>
//    <item> SFDITEM_FIELD__SPI2_TXCRCR_TxCRC </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: SPI2_I2SCFGR  ------------------------------
// SVD Line: 24688

unsigned int SPI2_I2SCFGR __AT (0x4000381C);



// -----------------------------  Field Item: SPI2_I2SCFGR_I2SMOD  --------------------------------
// SVD Line: 24697

//  <item> SFDITEM_FIELD__SPI2_I2SCFGR_I2SMOD
//    <name> I2SMOD </name>
//    <rw> 
//    <i> [Bit 11] RW (@ 0x4000381C) I2S mode selection </i>
//    <check> 
//      <loc> ( (unsigned int) SPI2_I2SCFGR ) </loc>
//      <o.11..11> I2SMOD
//    </check>
//  </item>
//  


// ------------------------------  Field Item: SPI2_I2SCFGR_I2SE  ---------------------------------
// SVD Line: 24703

//  <item> SFDITEM_FIELD__SPI2_I2SCFGR_I2SE
//    <name> I2SE </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x4000381C) I2S Enable </i>
//    <check> 
//      <loc> ( (unsigned int) SPI2_I2SCFGR ) </loc>
//      <o.10..10> I2SE
//    </check>
//  </item>
//  


// -----------------------------  Field Item: SPI2_I2SCFGR_I2SCFG  --------------------------------
// SVD Line: 24709

//  <item> SFDITEM_FIELD__SPI2_I2SCFGR_I2SCFG
//    <name> I2SCFG </name>
//    <rw> 
//    <i> [Bits 9..8] RW (@ 0x4000381C) I2S configuration mode </i>
//    <edit> 
//      <loc> ( (unsigned char)((SPI2_I2SCFGR >> 8) & 0x3), ((SPI2_I2SCFGR = (SPI2_I2SCFGR & ~(0x3UL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Field Item: SPI2_I2SCFGR_PCMSYNC  --------------------------------
// SVD Line: 24715

//  <item> SFDITEM_FIELD__SPI2_I2SCFGR_PCMSYNC
//    <name> PCMSYNC </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x4000381C) PCM frame synchronization </i>
//    <check> 
//      <loc> ( (unsigned int) SPI2_I2SCFGR ) </loc>
//      <o.7..7> PCMSYNC
//    </check>
//  </item>
//  


// -----------------------------  Field Item: SPI2_I2SCFGR_I2SSTD  --------------------------------
// SVD Line: 24721

//  <item> SFDITEM_FIELD__SPI2_I2SCFGR_I2SSTD
//    <name> I2SSTD </name>
//    <rw> 
//    <i> [Bits 5..4] RW (@ 0x4000381C) I2S standard selection </i>
//    <edit> 
//      <loc> ( (unsigned char)((SPI2_I2SCFGR >> 4) & 0x3), ((SPI2_I2SCFGR = (SPI2_I2SCFGR & ~(0x3UL << 4 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 4 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: SPI2_I2SCFGR_CKPOL  ---------------------------------
// SVD Line: 24727

//  <item> SFDITEM_FIELD__SPI2_I2SCFGR_CKPOL
//    <name> CKPOL </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x4000381C) Steady state clock  polarity </i>
//    <check> 
//      <loc> ( (unsigned int) SPI2_I2SCFGR ) </loc>
//      <o.3..3> CKPOL
//    </check>
//  </item>
//  


// -----------------------------  Field Item: SPI2_I2SCFGR_DATLEN  --------------------------------
// SVD Line: 24734

//  <item> SFDITEM_FIELD__SPI2_I2SCFGR_DATLEN
//    <name> DATLEN </name>
//    <rw> 
//    <i> [Bits 2..1] RW (@ 0x4000381C) Data length to be  transferred </i>
//    <edit> 
//      <loc> ( (unsigned char)((SPI2_I2SCFGR >> 1) & 0x3), ((SPI2_I2SCFGR = (SPI2_I2SCFGR & ~(0x3UL << 1 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 1 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: SPI2_I2SCFGR_CHLEN  ---------------------------------
// SVD Line: 24741

//  <item> SFDITEM_FIELD__SPI2_I2SCFGR_CHLEN
//    <name> CHLEN </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x4000381C) Channel length (number of bits per audio  channel) </i>
//    <check> 
//      <loc> ( (unsigned int) SPI2_I2SCFGR ) </loc>
//      <o.0..0> CHLEN
//    </check>
//  </item>
//  


// ------------------------------  Register RTree: SPI2_I2SCFGR  ----------------------------------
// SVD Line: 24688

//  <rtree> SFDITEM_REG__SPI2_I2SCFGR
//    <name> I2SCFGR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4000381C) I2S configuration register </i>
//    <loc> ( (unsigned int)((SPI2_I2SCFGR >> 0) & 0xFFFFFFFF), ((SPI2_I2SCFGR = (SPI2_I2SCFGR & ~(0xFBFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFBF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__SPI2_I2SCFGR_I2SMOD </item>
//    <item> SFDITEM_FIELD__SPI2_I2SCFGR_I2SE </item>
//    <item> SFDITEM_FIELD__SPI2_I2SCFGR_I2SCFG </item>
//    <item> SFDITEM_FIELD__SPI2_I2SCFGR_PCMSYNC </item>
//    <item> SFDITEM_FIELD__SPI2_I2SCFGR_I2SSTD </item>
//    <item> SFDITEM_FIELD__SPI2_I2SCFGR_CKPOL </item>
//    <item> SFDITEM_FIELD__SPI2_I2SCFGR_DATLEN </item>
//    <item> SFDITEM_FIELD__SPI2_I2SCFGR_CHLEN </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: SPI2_I2SPR  -------------------------------
// SVD Line: 24750

unsigned int SPI2_I2SPR __AT (0x40003820);



// ------------------------------  Field Item: SPI2_I2SPR_MCKOE  ----------------------------------
// SVD Line: 24759

//  <item> SFDITEM_FIELD__SPI2_I2SPR_MCKOE
//    <name> MCKOE </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x40003820) Master clock output enable </i>
//    <check> 
//      <loc> ( (unsigned int) SPI2_I2SPR ) </loc>
//      <o.9..9> MCKOE
//    </check>
//  </item>
//  


// -------------------------------  Field Item: SPI2_I2SPR_ODD  -----------------------------------
// SVD Line: 24765

//  <item> SFDITEM_FIELD__SPI2_I2SPR_ODD
//    <name> ODD </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x40003820) Odd factor for the  prescaler </i>
//    <check> 
//      <loc> ( (unsigned int) SPI2_I2SPR ) </loc>
//      <o.8..8> ODD
//    </check>
//  </item>
//  


// ------------------------------  Field Item: SPI2_I2SPR_I2SDIV  ---------------------------------
// SVD Line: 24772

//  <item> SFDITEM_FIELD__SPI2_I2SPR_I2SDIV
//    <name> I2SDIV </name>
//    <rw> 
//    <i> [Bits 7..0] RW (@ 0x40003820) I2S Linear prescaler </i>
//    <edit> 
//      <loc> ( (unsigned char)((SPI2_I2SPR >> 0) & 0xFF), ((SPI2_I2SPR = (SPI2_I2SPR & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: SPI2_I2SPR  -----------------------------------
// SVD Line: 24750

//  <rtree> SFDITEM_REG__SPI2_I2SPR
//    <name> I2SPR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40003820) I2S prescaler register </i>
//    <loc> ( (unsigned int)((SPI2_I2SPR >> 0) & 0xFFFFFFFF), ((SPI2_I2SPR = (SPI2_I2SPR & ~(0x3FFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x3FF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__SPI2_I2SPR_MCKOE </item>
//    <item> SFDITEM_FIELD__SPI2_I2SPR_ODD </item>
//    <item> SFDITEM_FIELD__SPI2_I2SPR_I2SDIV </item>
//  </rtree>
//  


// ----------------------------------  Peripheral View: SPI2  -------------------------------------
// SVD Line: 24790

//  <view> SPI2
//    <name> SPI2 </name>
//    <item> SFDITEM_REG__SPI2_CR1 </item>
//    <item> SFDITEM_REG__SPI2_CR2 </item>
//    <item> SFDITEM_REG__SPI2_SR </item>
//    <item> SFDITEM_REG__SPI2_DR </item>
//    <item> SFDITEM_REG__SPI2_CRCPR </item>
//    <item> SFDITEM_REG__SPI2_RXCRCR </item>
//    <item> SFDITEM_REG__SPI2_TXCRCR </item>
//    <item> SFDITEM_REG__SPI2_I2SCFGR </item>
//    <item> SFDITEM_REG__SPI2_I2SPR </item>
//  </view>
//  


// -----------------------------  Register Item Address: SPI3_CR1  --------------------------------
// SVD Line: 24394

unsigned int SPI3_CR1 __AT (0x40003C00);



// ------------------------------  Field Item: SPI3_CR1_BIDIMODE  ---------------------------------
// SVD Line: 24403

//  <item> SFDITEM_FIELD__SPI3_CR1_BIDIMODE
//    <name> BIDIMODE </name>
//    <rw> 
//    <i> [Bit 15] RW (@ 0x40003C00) Bidirectional data mode  enable </i>
//    <check> 
//      <loc> ( (unsigned int) SPI3_CR1 ) </loc>
//      <o.15..15> BIDIMODE
//    </check>
//  </item>
//  


// -------------------------------  Field Item: SPI3_CR1_BIDIOE  ----------------------------------
// SVD Line: 24410

//  <item> SFDITEM_FIELD__SPI3_CR1_BIDIOE
//    <name> BIDIOE </name>
//    <rw> 
//    <i> [Bit 14] RW (@ 0x40003C00) Output enable in bidirectional  mode </i>
//    <check> 
//      <loc> ( (unsigned int) SPI3_CR1 ) </loc>
//      <o.14..14> BIDIOE
//    </check>
//  </item>
//  


// -------------------------------  Field Item: SPI3_CR1_CRCEN  -----------------------------------
// SVD Line: 24417

//  <item> SFDITEM_FIELD__SPI3_CR1_CRCEN
//    <name> CRCEN </name>
//    <rw> 
//    <i> [Bit 13] RW (@ 0x40003C00) Hardware CRC calculation  enable </i>
//    <check> 
//      <loc> ( (unsigned int) SPI3_CR1 ) </loc>
//      <o.13..13> CRCEN
//    </check>
//  </item>
//  


// ------------------------------  Field Item: SPI3_CR1_CRCNEXT  ----------------------------------
// SVD Line: 24424

//  <item> SFDITEM_FIELD__SPI3_CR1_CRCNEXT
//    <name> CRCNEXT </name>
//    <rw> 
//    <i> [Bit 12] RW (@ 0x40003C00) CRC transfer next </i>
//    <check> 
//      <loc> ( (unsigned int) SPI3_CR1 ) </loc>
//      <o.12..12> CRCNEXT
//    </check>
//  </item>
//  


// --------------------------------  Field Item: SPI3_CR1_DFF  ------------------------------------
// SVD Line: 24430

//  <item> SFDITEM_FIELD__SPI3_CR1_DFF
//    <name> DFF </name>
//    <rw> 
//    <i> [Bit 11] RW (@ 0x40003C00) Data frame format </i>
//    <check> 
//      <loc> ( (unsigned int) SPI3_CR1 ) </loc>
//      <o.11..11> DFF
//    </check>
//  </item>
//  


// -------------------------------  Field Item: SPI3_CR1_RXONLY  ----------------------------------
// SVD Line: 24436

//  <item> SFDITEM_FIELD__SPI3_CR1_RXONLY
//    <name> RXONLY </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x40003C00) Receive only </i>
//    <check> 
//      <loc> ( (unsigned int) SPI3_CR1 ) </loc>
//      <o.10..10> RXONLY
//    </check>
//  </item>
//  


// --------------------------------  Field Item: SPI3_CR1_SSM  ------------------------------------
// SVD Line: 24442

//  <item> SFDITEM_FIELD__SPI3_CR1_SSM
//    <name> SSM </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x40003C00) Software slave management </i>
//    <check> 
//      <loc> ( (unsigned int) SPI3_CR1 ) </loc>
//      <o.9..9> SSM
//    </check>
//  </item>
//  


// --------------------------------  Field Item: SPI3_CR1_SSI  ------------------------------------
// SVD Line: 24448

//  <item> SFDITEM_FIELD__SPI3_CR1_SSI
//    <name> SSI </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x40003C00) Internal slave select </i>
//    <check> 
//      <loc> ( (unsigned int) SPI3_CR1 ) </loc>
//      <o.8..8> SSI
//    </check>
//  </item>
//  


// ------------------------------  Field Item: SPI3_CR1_LSBFIRST  ---------------------------------
// SVD Line: 24454

//  <item> SFDITEM_FIELD__SPI3_CR1_LSBFIRST
//    <name> LSBFIRST </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x40003C00) Frame format </i>
//    <check> 
//      <loc> ( (unsigned int) SPI3_CR1 ) </loc>
//      <o.7..7> LSBFIRST
//    </check>
//  </item>
//  


// --------------------------------  Field Item: SPI3_CR1_SPE  ------------------------------------
// SVD Line: 24460

//  <item> SFDITEM_FIELD__SPI3_CR1_SPE
//    <name> SPE </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x40003C00) SPI enable </i>
//    <check> 
//      <loc> ( (unsigned int) SPI3_CR1 ) </loc>
//      <o.6..6> SPE
//    </check>
//  </item>
//  


// ---------------------------------  Field Item: SPI3_CR1_BR  ------------------------------------
// SVD Line: 24466

//  <item> SFDITEM_FIELD__SPI3_CR1_BR
//    <name> BR </name>
//    <rw> 
//    <i> [Bits 5..3] RW (@ 0x40003C00) Baud rate control </i>
//    <edit> 
//      <loc> ( (unsigned char)((SPI3_CR1 >> 3) & 0x7), ((SPI3_CR1 = (SPI3_CR1 & ~(0x7UL << 3 )) | ((unsigned long)(Gui_u8:GuiVal & 0x7) << 3 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Field Item: SPI3_CR1_MSTR  -----------------------------------
// SVD Line: 24472

//  <item> SFDITEM_FIELD__SPI3_CR1_MSTR
//    <name> MSTR </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x40003C00) Master selection </i>
//    <check> 
//      <loc> ( (unsigned int) SPI3_CR1 ) </loc>
//      <o.2..2> MSTR
//    </check>
//  </item>
//  


// --------------------------------  Field Item: SPI3_CR1_CPOL  -----------------------------------
// SVD Line: 24478

//  <item> SFDITEM_FIELD__SPI3_CR1_CPOL
//    <name> CPOL </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x40003C00) Clock polarity </i>
//    <check> 
//      <loc> ( (unsigned int) SPI3_CR1 ) </loc>
//      <o.1..1> CPOL
//    </check>
//  </item>
//  


// --------------------------------  Field Item: SPI3_CR1_CPHA  -----------------------------------
// SVD Line: 24484

//  <item> SFDITEM_FIELD__SPI3_CR1_CPHA
//    <name> CPHA </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40003C00) Clock phase </i>
//    <check> 
//      <loc> ( (unsigned int) SPI3_CR1 ) </loc>
//      <o.0..0> CPHA
//    </check>
//  </item>
//  


// --------------------------------  Register RTree: SPI3_CR1  ------------------------------------
// SVD Line: 24394

//  <rtree> SFDITEM_REG__SPI3_CR1
//    <name> CR1 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40003C00) control register 1 </i>
//    <loc> ( (unsigned int)((SPI3_CR1 >> 0) & 0xFFFFFFFF), ((SPI3_CR1 = (SPI3_CR1 & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__SPI3_CR1_BIDIMODE </item>
//    <item> SFDITEM_FIELD__SPI3_CR1_BIDIOE </item>
//    <item> SFDITEM_FIELD__SPI3_CR1_CRCEN </item>
//    <item> SFDITEM_FIELD__SPI3_CR1_CRCNEXT </item>
//    <item> SFDITEM_FIELD__SPI3_CR1_DFF </item>
//    <item> SFDITEM_FIELD__SPI3_CR1_RXONLY </item>
//    <item> SFDITEM_FIELD__SPI3_CR1_SSM </item>
//    <item> SFDITEM_FIELD__SPI3_CR1_SSI </item>
//    <item> SFDITEM_FIELD__SPI3_CR1_LSBFIRST </item>
//    <item> SFDITEM_FIELD__SPI3_CR1_SPE </item>
//    <item> SFDITEM_FIELD__SPI3_CR1_BR </item>
//    <item> SFDITEM_FIELD__SPI3_CR1_MSTR </item>
//    <item> SFDITEM_FIELD__SPI3_CR1_CPOL </item>
//    <item> SFDITEM_FIELD__SPI3_CR1_CPHA </item>
//  </rtree>
//  


// -----------------------------  Register Item Address: SPI3_CR2  --------------------------------
// SVD Line: 24492

unsigned int SPI3_CR2 __AT (0x40003C04);



// -------------------------------  Field Item: SPI3_CR2_TXEIE  -----------------------------------
// SVD Line: 24501

//  <item> SFDITEM_FIELD__SPI3_CR2_TXEIE
//    <name> TXEIE </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x40003C04) Tx buffer empty interrupt  enable </i>
//    <check> 
//      <loc> ( (unsigned int) SPI3_CR2 ) </loc>
//      <o.7..7> TXEIE
//    </check>
//  </item>
//  


// -------------------------------  Field Item: SPI3_CR2_RXNEIE  ----------------------------------
// SVD Line: 24508

//  <item> SFDITEM_FIELD__SPI3_CR2_RXNEIE
//    <name> RXNEIE </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x40003C04) RX buffer not empty interrupt  enable </i>
//    <check> 
//      <loc> ( (unsigned int) SPI3_CR2 ) </loc>
//      <o.6..6> RXNEIE
//    </check>
//  </item>
//  


// -------------------------------  Field Item: SPI3_CR2_ERRIE  -----------------------------------
// SVD Line: 24515

//  <item> SFDITEM_FIELD__SPI3_CR2_ERRIE
//    <name> ERRIE </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x40003C04) Error interrupt enable </i>
//    <check> 
//      <loc> ( (unsigned int) SPI3_CR2 ) </loc>
//      <o.5..5> ERRIE
//    </check>
//  </item>
//  


// --------------------------------  Field Item: SPI3_CR2_FRF  ------------------------------------
// SVD Line: 24521

//  <item> SFDITEM_FIELD__SPI3_CR2_FRF
//    <name> FRF </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x40003C04) Frame format </i>
//    <check> 
//      <loc> ( (unsigned int) SPI3_CR2 ) </loc>
//      <o.4..4> FRF
//    </check>
//  </item>
//  


// --------------------------------  Field Item: SPI3_CR2_SSOE  -----------------------------------
// SVD Line: 24527

//  <item> SFDITEM_FIELD__SPI3_CR2_SSOE
//    <name> SSOE </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x40003C04) SS output enable </i>
//    <check> 
//      <loc> ( (unsigned int) SPI3_CR2 ) </loc>
//      <o.2..2> SSOE
//    </check>
//  </item>
//  


// ------------------------------  Field Item: SPI3_CR2_TXDMAEN  ----------------------------------
// SVD Line: 24533

//  <item> SFDITEM_FIELD__SPI3_CR2_TXDMAEN
//    <name> TXDMAEN </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x40003C04) Tx buffer DMA enable </i>
//    <check> 
//      <loc> ( (unsigned int) SPI3_CR2 ) </loc>
//      <o.1..1> TXDMAEN
//    </check>
//  </item>
//  


// ------------------------------  Field Item: SPI3_CR2_RXDMAEN  ----------------------------------
// SVD Line: 24539

//  <item> SFDITEM_FIELD__SPI3_CR2_RXDMAEN
//    <name> RXDMAEN </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40003C04) Rx buffer DMA enable </i>
//    <check> 
//      <loc> ( (unsigned int) SPI3_CR2 ) </loc>
//      <o.0..0> RXDMAEN
//    </check>
//  </item>
//  


// --------------------------------  Register RTree: SPI3_CR2  ------------------------------------
// SVD Line: 24492

//  <rtree> SFDITEM_REG__SPI3_CR2
//    <name> CR2 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40003C04) control register 2 </i>
//    <loc> ( (unsigned int)((SPI3_CR2 >> 0) & 0xFFFFFFFF), ((SPI3_CR2 = (SPI3_CR2 & ~(0xF7UL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xF7) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__SPI3_CR2_TXEIE </item>
//    <item> SFDITEM_FIELD__SPI3_CR2_RXNEIE </item>
//    <item> SFDITEM_FIELD__SPI3_CR2_ERRIE </item>
//    <item> SFDITEM_FIELD__SPI3_CR2_FRF </item>
//    <item> SFDITEM_FIELD__SPI3_CR2_SSOE </item>
//    <item> SFDITEM_FIELD__SPI3_CR2_TXDMAEN </item>
//    <item> SFDITEM_FIELD__SPI3_CR2_RXDMAEN </item>
//  </rtree>
//  


// -----------------------------  Register Item Address: SPI3_SR  ---------------------------------
// SVD Line: 24547

unsigned int SPI3_SR __AT (0x40003C08);



// -------------------------------  Field Item: SPI3_SR_TIFRFE  -----------------------------------
// SVD Line: 24555

//  <item> SFDITEM_FIELD__SPI3_SR_TIFRFE
//    <name> TIFRFE </name>
//    <r> 
//    <i> [Bit 8] RO (@ 0x40003C08) TI frame format error </i>
//    <check> 
//      <loc> ( (unsigned int) SPI3_SR ) </loc>
//      <o.8..8> TIFRFE
//    </check>
//  </item>
//  


// ---------------------------------  Field Item: SPI3_SR_BSY  ------------------------------------
// SVD Line: 24562

//  <item> SFDITEM_FIELD__SPI3_SR_BSY
//    <name> BSY </name>
//    <r> 
//    <i> [Bit 7] RO (@ 0x40003C08) Busy flag </i>
//    <check> 
//      <loc> ( (unsigned int) SPI3_SR ) </loc>
//      <o.7..7> BSY
//    </check>
//  </item>
//  


// ---------------------------------  Field Item: SPI3_SR_OVR  ------------------------------------
// SVD Line: 24569

//  <item> SFDITEM_FIELD__SPI3_SR_OVR
//    <name> OVR </name>
//    <r> 
//    <i> [Bit 6] RO (@ 0x40003C08) Overrun flag </i>
//    <check> 
//      <loc> ( (unsigned int) SPI3_SR ) </loc>
//      <o.6..6> OVR
//    </check>
//  </item>
//  


// --------------------------------  Field Item: SPI3_SR_MODF  ------------------------------------
// SVD Line: 24576

//  <item> SFDITEM_FIELD__SPI3_SR_MODF
//    <name> MODF </name>
//    <r> 
//    <i> [Bit 5] RO (@ 0x40003C08) Mode fault </i>
//    <check> 
//      <loc> ( (unsigned int) SPI3_SR ) </loc>
//      <o.5..5> MODF
//    </check>
//  </item>
//  


// -------------------------------  Field Item: SPI3_SR_CRCERR  -----------------------------------
// SVD Line: 24583

//  <item> SFDITEM_FIELD__SPI3_SR_CRCERR
//    <name> CRCERR </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x40003C08) CRC error flag </i>
//    <check> 
//      <loc> ( (unsigned int) SPI3_SR ) </loc>
//      <o.4..4> CRCERR
//    </check>
//  </item>
//  


// ---------------------------------  Field Item: SPI3_SR_UDR  ------------------------------------
// SVD Line: 24590

//  <item> SFDITEM_FIELD__SPI3_SR_UDR
//    <name> UDR </name>
//    <r> 
//    <i> [Bit 3] RO (@ 0x40003C08) Underrun flag </i>
//    <check> 
//      <loc> ( (unsigned int) SPI3_SR ) </loc>
//      <o.3..3> UDR
//    </check>
//  </item>
//  


// -------------------------------  Field Item: SPI3_SR_CHSIDE  -----------------------------------
// SVD Line: 24597

//  <item> SFDITEM_FIELD__SPI3_SR_CHSIDE
//    <name> CHSIDE </name>
//    <r> 
//    <i> [Bit 2] RO (@ 0x40003C08) Channel side </i>
//    <check> 
//      <loc> ( (unsigned int) SPI3_SR ) </loc>
//      <o.2..2> CHSIDE
//    </check>
//  </item>
//  


// ---------------------------------  Field Item: SPI3_SR_TXE  ------------------------------------
// SVD Line: 24604

//  <item> SFDITEM_FIELD__SPI3_SR_TXE
//    <name> TXE </name>
//    <r> 
//    <i> [Bit 1] RO (@ 0x40003C08) Transmit buffer empty </i>
//    <check> 
//      <loc> ( (unsigned int) SPI3_SR ) </loc>
//      <o.1..1> TXE
//    </check>
//  </item>
//  


// --------------------------------  Field Item: SPI3_SR_RXNE  ------------------------------------
// SVD Line: 24611

//  <item> SFDITEM_FIELD__SPI3_SR_RXNE
//    <name> RXNE </name>
//    <r> 
//    <i> [Bit 0] RO (@ 0x40003C08) Receive buffer not empty </i>
//    <check> 
//      <loc> ( (unsigned int) SPI3_SR ) </loc>
//      <o.0..0> RXNE
//    </check>
//  </item>
//  


// ---------------------------------  Register RTree: SPI3_SR  ------------------------------------
// SVD Line: 24547

//  <rtree> SFDITEM_REG__SPI3_SR
//    <name> SR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40003C08) status register </i>
//    <loc> ( (unsigned int)((SPI3_SR >> 0) & 0xFFFFFFFF), ((SPI3_SR = (SPI3_SR & ~(0x10UL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x10) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__SPI3_SR_TIFRFE </item>
//    <item> SFDITEM_FIELD__SPI3_SR_BSY </item>
//    <item> SFDITEM_FIELD__SPI3_SR_OVR </item>
//    <item> SFDITEM_FIELD__SPI3_SR_MODF </item>
//    <item> SFDITEM_FIELD__SPI3_SR_CRCERR </item>
//    <item> SFDITEM_FIELD__SPI3_SR_UDR </item>
//    <item> SFDITEM_FIELD__SPI3_SR_CHSIDE </item>
//    <item> SFDITEM_FIELD__SPI3_SR_TXE </item>
//    <item> SFDITEM_FIELD__SPI3_SR_RXNE </item>
//  </rtree>
//  


// -----------------------------  Register Item Address: SPI3_DR  ---------------------------------
// SVD Line: 24620

unsigned int SPI3_DR __AT (0x40003C0C);



// ---------------------------------  Field Item: SPI3_DR_DR  -------------------------------------
// SVD Line: 24629

//  <item> SFDITEM_FIELD__SPI3_DR_DR
//    <name> DR </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x40003C0C) Data register </i>
//    <edit> 
//      <loc> ( (unsigned short)((SPI3_DR >> 0) & 0xFFFF), ((SPI3_DR = (SPI3_DR & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------------  Register RTree: SPI3_DR  ------------------------------------
// SVD Line: 24620

//  <rtree> SFDITEM_REG__SPI3_DR
//    <name> DR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40003C0C) data register </i>
//    <loc> ( (unsigned int)((SPI3_DR >> 0) & 0xFFFFFFFF), ((SPI3_DR = (SPI3_DR & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__SPI3_DR_DR </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: SPI3_CRCPR  -------------------------------
// SVD Line: 24637

unsigned int SPI3_CRCPR __AT (0x40003C10);



// -----------------------------  Field Item: SPI3_CRCPR_CRCPOLY  ---------------------------------
// SVD Line: 24646

//  <item> SFDITEM_FIELD__SPI3_CRCPR_CRCPOLY
//    <name> CRCPOLY </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x40003C10) CRC polynomial register </i>
//    <edit> 
//      <loc> ( (unsigned short)((SPI3_CRCPR >> 0) & 0xFFFF), ((SPI3_CRCPR = (SPI3_CRCPR & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: SPI3_CRCPR  -----------------------------------
// SVD Line: 24637

//  <rtree> SFDITEM_REG__SPI3_CRCPR
//    <name> CRCPR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40003C10) CRC polynomial register </i>
//    <loc> ( (unsigned int)((SPI3_CRCPR >> 0) & 0xFFFFFFFF), ((SPI3_CRCPR = (SPI3_CRCPR & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__SPI3_CRCPR_CRCPOLY </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: SPI3_RXCRCR  -------------------------------
// SVD Line: 24654

unsigned int SPI3_RXCRCR __AT (0x40003C14);



// ------------------------------  Field Item: SPI3_RXCRCR_RxCRC  ---------------------------------
// SVD Line: 24663

//  <item> SFDITEM_FIELD__SPI3_RXCRCR_RxCRC
//    <name> RxCRC </name>
//    <r> 
//    <i> [Bits 15..0] RO (@ 0x40003C14) Rx CRC register </i>
//    <edit> 
//      <loc> ( (unsigned short)((SPI3_RXCRCR >> 0) & 0xFFFF) ) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: SPI3_RXCRCR  ----------------------------------
// SVD Line: 24654

//  <rtree> SFDITEM_REG__SPI3_RXCRCR
//    <name> RXCRCR </name>
//    <r> 
//    <i> [Bits 31..0] RO (@ 0x40003C14) RX CRC register </i>
//    <loc> ( (unsigned int)((SPI3_RXCRCR >> 0) & 0xFFFFFFFF) ) </loc>
//    <item> SFDITEM_FIELD__SPI3_RXCRCR_RxCRC </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: SPI3_TXCRCR  -------------------------------
// SVD Line: 24671

unsigned int SPI3_TXCRCR __AT (0x40003C18);



// ------------------------------  Field Item: SPI3_TXCRCR_TxCRC  ---------------------------------
// SVD Line: 24680

//  <item> SFDITEM_FIELD__SPI3_TXCRCR_TxCRC
//    <name> TxCRC </name>
//    <r> 
//    <i> [Bits 15..0] RO (@ 0x40003C18) Tx CRC register </i>
//    <edit> 
//      <loc> ( (unsigned short)((SPI3_TXCRCR >> 0) & 0xFFFF) ) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: SPI3_TXCRCR  ----------------------------------
// SVD Line: 24671

//  <rtree> SFDITEM_REG__SPI3_TXCRCR
//    <name> TXCRCR </name>
//    <r> 
//    <i> [Bits 31..0] RO (@ 0x40003C18) TX CRC register </i>
//    <loc> ( (unsigned int)((SPI3_TXCRCR >> 0) & 0xFFFFFFFF) ) </loc>
//    <item> SFDITEM_FIELD__SPI3_TXCRCR_TxCRC </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: SPI3_I2SCFGR  ------------------------------
// SVD Line: 24688

unsigned int SPI3_I2SCFGR __AT (0x40003C1C);



// -----------------------------  Field Item: SPI3_I2SCFGR_I2SMOD  --------------------------------
// SVD Line: 24697

//  <item> SFDITEM_FIELD__SPI3_I2SCFGR_I2SMOD
//    <name> I2SMOD </name>
//    <rw> 
//    <i> [Bit 11] RW (@ 0x40003C1C) I2S mode selection </i>
//    <check> 
//      <loc> ( (unsigned int) SPI3_I2SCFGR ) </loc>
//      <o.11..11> I2SMOD
//    </check>
//  </item>
//  


// ------------------------------  Field Item: SPI3_I2SCFGR_I2SE  ---------------------------------
// SVD Line: 24703

//  <item> SFDITEM_FIELD__SPI3_I2SCFGR_I2SE
//    <name> I2SE </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x40003C1C) I2S Enable </i>
//    <check> 
//      <loc> ( (unsigned int) SPI3_I2SCFGR ) </loc>
//      <o.10..10> I2SE
//    </check>
//  </item>
//  


// -----------------------------  Field Item: SPI3_I2SCFGR_I2SCFG  --------------------------------
// SVD Line: 24709

//  <item> SFDITEM_FIELD__SPI3_I2SCFGR_I2SCFG
//    <name> I2SCFG </name>
//    <rw> 
//    <i> [Bits 9..8] RW (@ 0x40003C1C) I2S configuration mode </i>
//    <edit> 
//      <loc> ( (unsigned char)((SPI3_I2SCFGR >> 8) & 0x3), ((SPI3_I2SCFGR = (SPI3_I2SCFGR & ~(0x3UL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Field Item: SPI3_I2SCFGR_PCMSYNC  --------------------------------
// SVD Line: 24715

//  <item> SFDITEM_FIELD__SPI3_I2SCFGR_PCMSYNC
//    <name> PCMSYNC </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x40003C1C) PCM frame synchronization </i>
//    <check> 
//      <loc> ( (unsigned int) SPI3_I2SCFGR ) </loc>
//      <o.7..7> PCMSYNC
//    </check>
//  </item>
//  


// -----------------------------  Field Item: SPI3_I2SCFGR_I2SSTD  --------------------------------
// SVD Line: 24721

//  <item> SFDITEM_FIELD__SPI3_I2SCFGR_I2SSTD
//    <name> I2SSTD </name>
//    <rw> 
//    <i> [Bits 5..4] RW (@ 0x40003C1C) I2S standard selection </i>
//    <edit> 
//      <loc> ( (unsigned char)((SPI3_I2SCFGR >> 4) & 0x3), ((SPI3_I2SCFGR = (SPI3_I2SCFGR & ~(0x3UL << 4 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 4 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: SPI3_I2SCFGR_CKPOL  ---------------------------------
// SVD Line: 24727

//  <item> SFDITEM_FIELD__SPI3_I2SCFGR_CKPOL
//    <name> CKPOL </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x40003C1C) Steady state clock  polarity </i>
//    <check> 
//      <loc> ( (unsigned int) SPI3_I2SCFGR ) </loc>
//      <o.3..3> CKPOL
//    </check>
//  </item>
//  


// -----------------------------  Field Item: SPI3_I2SCFGR_DATLEN  --------------------------------
// SVD Line: 24734

//  <item> SFDITEM_FIELD__SPI3_I2SCFGR_DATLEN
//    <name> DATLEN </name>
//    <rw> 
//    <i> [Bits 2..1] RW (@ 0x40003C1C) Data length to be  transferred </i>
//    <edit> 
//      <loc> ( (unsigned char)((SPI3_I2SCFGR >> 1) & 0x3), ((SPI3_I2SCFGR = (SPI3_I2SCFGR & ~(0x3UL << 1 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 1 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: SPI3_I2SCFGR_CHLEN  ---------------------------------
// SVD Line: 24741

//  <item> SFDITEM_FIELD__SPI3_I2SCFGR_CHLEN
//    <name> CHLEN </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40003C1C) Channel length (number of bits per audio  channel) </i>
//    <check> 
//      <loc> ( (unsigned int) SPI3_I2SCFGR ) </loc>
//      <o.0..0> CHLEN
//    </check>
//  </item>
//  


// ------------------------------  Register RTree: SPI3_I2SCFGR  ----------------------------------
// SVD Line: 24688

//  <rtree> SFDITEM_REG__SPI3_I2SCFGR
//    <name> I2SCFGR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40003C1C) I2S configuration register </i>
//    <loc> ( (unsigned int)((SPI3_I2SCFGR >> 0) & 0xFFFFFFFF), ((SPI3_I2SCFGR = (SPI3_I2SCFGR & ~(0xFBFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFBF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__SPI3_I2SCFGR_I2SMOD </item>
//    <item> SFDITEM_FIELD__SPI3_I2SCFGR_I2SE </item>
//    <item> SFDITEM_FIELD__SPI3_I2SCFGR_I2SCFG </item>
//    <item> SFDITEM_FIELD__SPI3_I2SCFGR_PCMSYNC </item>
//    <item> SFDITEM_FIELD__SPI3_I2SCFGR_I2SSTD </item>
//    <item> SFDITEM_FIELD__SPI3_I2SCFGR_CKPOL </item>
//    <item> SFDITEM_FIELD__SPI3_I2SCFGR_DATLEN </item>
//    <item> SFDITEM_FIELD__SPI3_I2SCFGR_CHLEN </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: SPI3_I2SPR  -------------------------------
// SVD Line: 24750

unsigned int SPI3_I2SPR __AT (0x40003C20);



// ------------------------------  Field Item: SPI3_I2SPR_MCKOE  ----------------------------------
// SVD Line: 24759

//  <item> SFDITEM_FIELD__SPI3_I2SPR_MCKOE
//    <name> MCKOE </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x40003C20) Master clock output enable </i>
//    <check> 
//      <loc> ( (unsigned int) SPI3_I2SPR ) </loc>
//      <o.9..9> MCKOE
//    </check>
//  </item>
//  


// -------------------------------  Field Item: SPI3_I2SPR_ODD  -----------------------------------
// SVD Line: 24765

//  <item> SFDITEM_FIELD__SPI3_I2SPR_ODD
//    <name> ODD </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x40003C20) Odd factor for the  prescaler </i>
//    <check> 
//      <loc> ( (unsigned int) SPI3_I2SPR ) </loc>
//      <o.8..8> ODD
//    </check>
//  </item>
//  


// ------------------------------  Field Item: SPI3_I2SPR_I2SDIV  ---------------------------------
// SVD Line: 24772

//  <item> SFDITEM_FIELD__SPI3_I2SPR_I2SDIV
//    <name> I2SDIV </name>
//    <rw> 
//    <i> [Bits 7..0] RW (@ 0x40003C20) I2S Linear prescaler </i>
//    <edit> 
//      <loc> ( (unsigned char)((SPI3_I2SPR >> 0) & 0xFF), ((SPI3_I2SPR = (SPI3_I2SPR & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: SPI3_I2SPR  -----------------------------------
// SVD Line: 24750

//  <rtree> SFDITEM_REG__SPI3_I2SPR
//    <name> I2SPR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40003C20) I2S prescaler register </i>
//    <loc> ( (unsigned int)((SPI3_I2SPR >> 0) & 0xFFFFFFFF), ((SPI3_I2SPR = (SPI3_I2SPR & ~(0x3FFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x3FF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__SPI3_I2SPR_MCKOE </item>
//    <item> SFDITEM_FIELD__SPI3_I2SPR_ODD </item>
//    <item> SFDITEM_FIELD__SPI3_I2SPR_I2SDIV </item>
//  </rtree>
//  


// ----------------------------------  Peripheral View: SPI3  -------------------------------------
// SVD Line: 24799

//  <view> SPI3
//    <name> SPI3 </name>
//    <item> SFDITEM_REG__SPI3_CR1 </item>
//    <item> SFDITEM_REG__SPI3_CR2 </item>
//    <item> SFDITEM_REG__SPI3_SR </item>
//    <item> SFDITEM_REG__SPI3_DR </item>
//    <item> SFDITEM_REG__SPI3_CRCPR </item>
//    <item> SFDITEM_REG__SPI3_RXCRCR </item>
//    <item> SFDITEM_REG__SPI3_TXCRCR </item>
//    <item> SFDITEM_REG__SPI3_I2SCFGR </item>
//    <item> SFDITEM_REG__SPI3_I2SPR </item>
//  </view>
//  


// -----------------------------  Register Item Address: SPI4_CR1  --------------------------------
// SVD Line: 24394

unsigned int SPI4_CR1 __AT (0x40013400);



// ------------------------------  Field Item: SPI4_CR1_BIDIMODE  ---------------------------------
// SVD Line: 24403

//  <item> SFDITEM_FIELD__SPI4_CR1_BIDIMODE
//    <name> BIDIMODE </name>
//    <rw> 
//    <i> [Bit 15] RW (@ 0x40013400) Bidirectional data mode  enable </i>
//    <check> 
//      <loc> ( (unsigned int) SPI4_CR1 ) </loc>
//      <o.15..15> BIDIMODE
//    </check>
//  </item>
//  


// -------------------------------  Field Item: SPI4_CR1_BIDIOE  ----------------------------------
// SVD Line: 24410

//  <item> SFDITEM_FIELD__SPI4_CR1_BIDIOE
//    <name> BIDIOE </name>
//    <rw> 
//    <i> [Bit 14] RW (@ 0x40013400) Output enable in bidirectional  mode </i>
//    <check> 
//      <loc> ( (unsigned int) SPI4_CR1 ) </loc>
//      <o.14..14> BIDIOE
//    </check>
//  </item>
//  


// -------------------------------  Field Item: SPI4_CR1_CRCEN  -----------------------------------
// SVD Line: 24417

//  <item> SFDITEM_FIELD__SPI4_CR1_CRCEN
//    <name> CRCEN </name>
//    <rw> 
//    <i> [Bit 13] RW (@ 0x40013400) Hardware CRC calculation  enable </i>
//    <check> 
//      <loc> ( (unsigned int) SPI4_CR1 ) </loc>
//      <o.13..13> CRCEN
//    </check>
//  </item>
//  


// ------------------------------  Field Item: SPI4_CR1_CRCNEXT  ----------------------------------
// SVD Line: 24424

//  <item> SFDITEM_FIELD__SPI4_CR1_CRCNEXT
//    <name> CRCNEXT </name>
//    <rw> 
//    <i> [Bit 12] RW (@ 0x40013400) CRC transfer next </i>
//    <check> 
//      <loc> ( (unsigned int) SPI4_CR1 ) </loc>
//      <o.12..12> CRCNEXT
//    </check>
//  </item>
//  


// --------------------------------  Field Item: SPI4_CR1_DFF  ------------------------------------
// SVD Line: 24430

//  <item> SFDITEM_FIELD__SPI4_CR1_DFF
//    <name> DFF </name>
//    <rw> 
//    <i> [Bit 11] RW (@ 0x40013400) Data frame format </i>
//    <check> 
//      <loc> ( (unsigned int) SPI4_CR1 ) </loc>
//      <o.11..11> DFF
//    </check>
//  </item>
//  


// -------------------------------  Field Item: SPI4_CR1_RXONLY  ----------------------------------
// SVD Line: 24436

//  <item> SFDITEM_FIELD__SPI4_CR1_RXONLY
//    <name> RXONLY </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x40013400) Receive only </i>
//    <check> 
//      <loc> ( (unsigned int) SPI4_CR1 ) </loc>
//      <o.10..10> RXONLY
//    </check>
//  </item>
//  


// --------------------------------  Field Item: SPI4_CR1_SSM  ------------------------------------
// SVD Line: 24442

//  <item> SFDITEM_FIELD__SPI4_CR1_SSM
//    <name> SSM </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x40013400) Software slave management </i>
//    <check> 
//      <loc> ( (unsigned int) SPI4_CR1 ) </loc>
//      <o.9..9> SSM
//    </check>
//  </item>
//  


// --------------------------------  Field Item: SPI4_CR1_SSI  ------------------------------------
// SVD Line: 24448

//  <item> SFDITEM_FIELD__SPI4_CR1_SSI
//    <name> SSI </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x40013400) Internal slave select </i>
//    <check> 
//      <loc> ( (unsigned int) SPI4_CR1 ) </loc>
//      <o.8..8> SSI
//    </check>
//  </item>
//  


// ------------------------------  Field Item: SPI4_CR1_LSBFIRST  ---------------------------------
// SVD Line: 24454

//  <item> SFDITEM_FIELD__SPI4_CR1_LSBFIRST
//    <name> LSBFIRST </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x40013400) Frame format </i>
//    <check> 
//      <loc> ( (unsigned int) SPI4_CR1 ) </loc>
//      <o.7..7> LSBFIRST
//    </check>
//  </item>
//  


// --------------------------------  Field Item: SPI4_CR1_SPE  ------------------------------------
// SVD Line: 24460

//  <item> SFDITEM_FIELD__SPI4_CR1_SPE
//    <name> SPE </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x40013400) SPI enable </i>
//    <check> 
//      <loc> ( (unsigned int) SPI4_CR1 ) </loc>
//      <o.6..6> SPE
//    </check>
//  </item>
//  


// ---------------------------------  Field Item: SPI4_CR1_BR  ------------------------------------
// SVD Line: 24466

//  <item> SFDITEM_FIELD__SPI4_CR1_BR
//    <name> BR </name>
//    <rw> 
//    <i> [Bits 5..3] RW (@ 0x40013400) Baud rate control </i>
//    <edit> 
//      <loc> ( (unsigned char)((SPI4_CR1 >> 3) & 0x7), ((SPI4_CR1 = (SPI4_CR1 & ~(0x7UL << 3 )) | ((unsigned long)(Gui_u8:GuiVal & 0x7) << 3 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Field Item: SPI4_CR1_MSTR  -----------------------------------
// SVD Line: 24472

//  <item> SFDITEM_FIELD__SPI4_CR1_MSTR
//    <name> MSTR </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x40013400) Master selection </i>
//    <check> 
//      <loc> ( (unsigned int) SPI4_CR1 ) </loc>
//      <o.2..2> MSTR
//    </check>
//  </item>
//  


// --------------------------------  Field Item: SPI4_CR1_CPOL  -----------------------------------
// SVD Line: 24478

//  <item> SFDITEM_FIELD__SPI4_CR1_CPOL
//    <name> CPOL </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x40013400) Clock polarity </i>
//    <check> 
//      <loc> ( (unsigned int) SPI4_CR1 ) </loc>
//      <o.1..1> CPOL
//    </check>
//  </item>
//  


// --------------------------------  Field Item: SPI4_CR1_CPHA  -----------------------------------
// SVD Line: 24484

//  <item> SFDITEM_FIELD__SPI4_CR1_CPHA
//    <name> CPHA </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40013400) Clock phase </i>
//    <check> 
//      <loc> ( (unsigned int) SPI4_CR1 ) </loc>
//      <o.0..0> CPHA
//    </check>
//  </item>
//  


// --------------------------------  Register RTree: SPI4_CR1  ------------------------------------
// SVD Line: 24394

//  <rtree> SFDITEM_REG__SPI4_CR1
//    <name> CR1 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40013400) control register 1 </i>
//    <loc> ( (unsigned int)((SPI4_CR1 >> 0) & 0xFFFFFFFF), ((SPI4_CR1 = (SPI4_CR1 & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__SPI4_CR1_BIDIMODE </item>
//    <item> SFDITEM_FIELD__SPI4_CR1_BIDIOE </item>
//    <item> SFDITEM_FIELD__SPI4_CR1_CRCEN </item>
//    <item> SFDITEM_FIELD__SPI4_CR1_CRCNEXT </item>
//    <item> SFDITEM_FIELD__SPI4_CR1_DFF </item>
//    <item> SFDITEM_FIELD__SPI4_CR1_RXONLY </item>
//    <item> SFDITEM_FIELD__SPI4_CR1_SSM </item>
//    <item> SFDITEM_FIELD__SPI4_CR1_SSI </item>
//    <item> SFDITEM_FIELD__SPI4_CR1_LSBFIRST </item>
//    <item> SFDITEM_FIELD__SPI4_CR1_SPE </item>
//    <item> SFDITEM_FIELD__SPI4_CR1_BR </item>
//    <item> SFDITEM_FIELD__SPI4_CR1_MSTR </item>
//    <item> SFDITEM_FIELD__SPI4_CR1_CPOL </item>
//    <item> SFDITEM_FIELD__SPI4_CR1_CPHA </item>
//  </rtree>
//  


// -----------------------------  Register Item Address: SPI4_CR2  --------------------------------
// SVD Line: 24492

unsigned int SPI4_CR2 __AT (0x40013404);



// -------------------------------  Field Item: SPI4_CR2_TXEIE  -----------------------------------
// SVD Line: 24501

//  <item> SFDITEM_FIELD__SPI4_CR2_TXEIE
//    <name> TXEIE </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x40013404) Tx buffer empty interrupt  enable </i>
//    <check> 
//      <loc> ( (unsigned int) SPI4_CR2 ) </loc>
//      <o.7..7> TXEIE
//    </check>
//  </item>
//  


// -------------------------------  Field Item: SPI4_CR2_RXNEIE  ----------------------------------
// SVD Line: 24508

//  <item> SFDITEM_FIELD__SPI4_CR2_RXNEIE
//    <name> RXNEIE </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x40013404) RX buffer not empty interrupt  enable </i>
//    <check> 
//      <loc> ( (unsigned int) SPI4_CR2 ) </loc>
//      <o.6..6> RXNEIE
//    </check>
//  </item>
//  


// -------------------------------  Field Item: SPI4_CR2_ERRIE  -----------------------------------
// SVD Line: 24515

//  <item> SFDITEM_FIELD__SPI4_CR2_ERRIE
//    <name> ERRIE </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x40013404) Error interrupt enable </i>
//    <check> 
//      <loc> ( (unsigned int) SPI4_CR2 ) </loc>
//      <o.5..5> ERRIE
//    </check>
//  </item>
//  


// --------------------------------  Field Item: SPI4_CR2_FRF  ------------------------------------
// SVD Line: 24521

//  <item> SFDITEM_FIELD__SPI4_CR2_FRF
//    <name> FRF </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x40013404) Frame format </i>
//    <check> 
//      <loc> ( (unsigned int) SPI4_CR2 ) </loc>
//      <o.4..4> FRF
//    </check>
//  </item>
//  


// --------------------------------  Field Item: SPI4_CR2_SSOE  -----------------------------------
// SVD Line: 24527

//  <item> SFDITEM_FIELD__SPI4_CR2_SSOE
//    <name> SSOE </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x40013404) SS output enable </i>
//    <check> 
//      <loc> ( (unsigned int) SPI4_CR2 ) </loc>
//      <o.2..2> SSOE
//    </check>
//  </item>
//  


// ------------------------------  Field Item: SPI4_CR2_TXDMAEN  ----------------------------------
// SVD Line: 24533

//  <item> SFDITEM_FIELD__SPI4_CR2_TXDMAEN
//    <name> TXDMAEN </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x40013404) Tx buffer DMA enable </i>
//    <check> 
//      <loc> ( (unsigned int) SPI4_CR2 ) </loc>
//      <o.1..1> TXDMAEN
//    </check>
//  </item>
//  


// ------------------------------  Field Item: SPI4_CR2_RXDMAEN  ----------------------------------
// SVD Line: 24539

//  <item> SFDITEM_FIELD__SPI4_CR2_RXDMAEN
//    <name> RXDMAEN </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40013404) Rx buffer DMA enable </i>
//    <check> 
//      <loc> ( (unsigned int) SPI4_CR2 ) </loc>
//      <o.0..0> RXDMAEN
//    </check>
//  </item>
//  


// --------------------------------  Register RTree: SPI4_CR2  ------------------------------------
// SVD Line: 24492

//  <rtree> SFDITEM_REG__SPI4_CR2
//    <name> CR2 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40013404) control register 2 </i>
//    <loc> ( (unsigned int)((SPI4_CR2 >> 0) & 0xFFFFFFFF), ((SPI4_CR2 = (SPI4_CR2 & ~(0xF7UL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xF7) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__SPI4_CR2_TXEIE </item>
//    <item> SFDITEM_FIELD__SPI4_CR2_RXNEIE </item>
//    <item> SFDITEM_FIELD__SPI4_CR2_ERRIE </item>
//    <item> SFDITEM_FIELD__SPI4_CR2_FRF </item>
//    <item> SFDITEM_FIELD__SPI4_CR2_SSOE </item>
//    <item> SFDITEM_FIELD__SPI4_CR2_TXDMAEN </item>
//    <item> SFDITEM_FIELD__SPI4_CR2_RXDMAEN </item>
//  </rtree>
//  


// -----------------------------  Register Item Address: SPI4_SR  ---------------------------------
// SVD Line: 24547

unsigned int SPI4_SR __AT (0x40013408);



// -------------------------------  Field Item: SPI4_SR_TIFRFE  -----------------------------------
// SVD Line: 24555

//  <item> SFDITEM_FIELD__SPI4_SR_TIFRFE
//    <name> TIFRFE </name>
//    <r> 
//    <i> [Bit 8] RO (@ 0x40013408) TI frame format error </i>
//    <check> 
//      <loc> ( (unsigned int) SPI4_SR ) </loc>
//      <o.8..8> TIFRFE
//    </check>
//  </item>
//  


// ---------------------------------  Field Item: SPI4_SR_BSY  ------------------------------------
// SVD Line: 24562

//  <item> SFDITEM_FIELD__SPI4_SR_BSY
//    <name> BSY </name>
//    <r> 
//    <i> [Bit 7] RO (@ 0x40013408) Busy flag </i>
//    <check> 
//      <loc> ( (unsigned int) SPI4_SR ) </loc>
//      <o.7..7> BSY
//    </check>
//  </item>
//  


// ---------------------------------  Field Item: SPI4_SR_OVR  ------------------------------------
// SVD Line: 24569

//  <item> SFDITEM_FIELD__SPI4_SR_OVR
//    <name> OVR </name>
//    <r> 
//    <i> [Bit 6] RO (@ 0x40013408) Overrun flag </i>
//    <check> 
//      <loc> ( (unsigned int) SPI4_SR ) </loc>
//      <o.6..6> OVR
//    </check>
//  </item>
//  


// --------------------------------  Field Item: SPI4_SR_MODF  ------------------------------------
// SVD Line: 24576

//  <item> SFDITEM_FIELD__SPI4_SR_MODF
//    <name> MODF </name>
//    <r> 
//    <i> [Bit 5] RO (@ 0x40013408) Mode fault </i>
//    <check> 
//      <loc> ( (unsigned int) SPI4_SR ) </loc>
//      <o.5..5> MODF
//    </check>
//  </item>
//  


// -------------------------------  Field Item: SPI4_SR_CRCERR  -----------------------------------
// SVD Line: 24583

//  <item> SFDITEM_FIELD__SPI4_SR_CRCERR
//    <name> CRCERR </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x40013408) CRC error flag </i>
//    <check> 
//      <loc> ( (unsigned int) SPI4_SR ) </loc>
//      <o.4..4> CRCERR
//    </check>
//  </item>
//  


// ---------------------------------  Field Item: SPI4_SR_UDR  ------------------------------------
// SVD Line: 24590

//  <item> SFDITEM_FIELD__SPI4_SR_UDR
//    <name> UDR </name>
//    <r> 
//    <i> [Bit 3] RO (@ 0x40013408) Underrun flag </i>
//    <check> 
//      <loc> ( (unsigned int) SPI4_SR ) </loc>
//      <o.3..3> UDR
//    </check>
//  </item>
//  


// -------------------------------  Field Item: SPI4_SR_CHSIDE  -----------------------------------
// SVD Line: 24597

//  <item> SFDITEM_FIELD__SPI4_SR_CHSIDE
//    <name> CHSIDE </name>
//    <r> 
//    <i> [Bit 2] RO (@ 0x40013408) Channel side </i>
//    <check> 
//      <loc> ( (unsigned int) SPI4_SR ) </loc>
//      <o.2..2> CHSIDE
//    </check>
//  </item>
//  


// ---------------------------------  Field Item: SPI4_SR_TXE  ------------------------------------
// SVD Line: 24604

//  <item> SFDITEM_FIELD__SPI4_SR_TXE
//    <name> TXE </name>
//    <r> 
//    <i> [Bit 1] RO (@ 0x40013408) Transmit buffer empty </i>
//    <check> 
//      <loc> ( (unsigned int) SPI4_SR ) </loc>
//      <o.1..1> TXE
//    </check>
//  </item>
//  


// --------------------------------  Field Item: SPI4_SR_RXNE  ------------------------------------
// SVD Line: 24611

//  <item> SFDITEM_FIELD__SPI4_SR_RXNE
//    <name> RXNE </name>
//    <r> 
//    <i> [Bit 0] RO (@ 0x40013408) Receive buffer not empty </i>
//    <check> 
//      <loc> ( (unsigned int) SPI4_SR ) </loc>
//      <o.0..0> RXNE
//    </check>
//  </item>
//  


// ---------------------------------  Register RTree: SPI4_SR  ------------------------------------
// SVD Line: 24547

//  <rtree> SFDITEM_REG__SPI4_SR
//    <name> SR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40013408) status register </i>
//    <loc> ( (unsigned int)((SPI4_SR >> 0) & 0xFFFFFFFF), ((SPI4_SR = (SPI4_SR & ~(0x10UL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x10) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__SPI4_SR_TIFRFE </item>
//    <item> SFDITEM_FIELD__SPI4_SR_BSY </item>
//    <item> SFDITEM_FIELD__SPI4_SR_OVR </item>
//    <item> SFDITEM_FIELD__SPI4_SR_MODF </item>
//    <item> SFDITEM_FIELD__SPI4_SR_CRCERR </item>
//    <item> SFDITEM_FIELD__SPI4_SR_UDR </item>
//    <item> SFDITEM_FIELD__SPI4_SR_CHSIDE </item>
//    <item> SFDITEM_FIELD__SPI4_SR_TXE </item>
//    <item> SFDITEM_FIELD__SPI4_SR_RXNE </item>
//  </rtree>
//  


// -----------------------------  Register Item Address: SPI4_DR  ---------------------------------
// SVD Line: 24620

unsigned int SPI4_DR __AT (0x4001340C);



// ---------------------------------  Field Item: SPI4_DR_DR  -------------------------------------
// SVD Line: 24629

//  <item> SFDITEM_FIELD__SPI4_DR_DR
//    <name> DR </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x4001340C) Data register </i>
//    <edit> 
//      <loc> ( (unsigned short)((SPI4_DR >> 0) & 0xFFFF), ((SPI4_DR = (SPI4_DR & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------------  Register RTree: SPI4_DR  ------------------------------------
// SVD Line: 24620

//  <rtree> SFDITEM_REG__SPI4_DR
//    <name> DR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4001340C) data register </i>
//    <loc> ( (unsigned int)((SPI4_DR >> 0) & 0xFFFFFFFF), ((SPI4_DR = (SPI4_DR & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__SPI4_DR_DR </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: SPI4_CRCPR  -------------------------------
// SVD Line: 24637

unsigned int SPI4_CRCPR __AT (0x40013410);



// -----------------------------  Field Item: SPI4_CRCPR_CRCPOLY  ---------------------------------
// SVD Line: 24646

//  <item> SFDITEM_FIELD__SPI4_CRCPR_CRCPOLY
//    <name> CRCPOLY </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x40013410) CRC polynomial register </i>
//    <edit> 
//      <loc> ( (unsigned short)((SPI4_CRCPR >> 0) & 0xFFFF), ((SPI4_CRCPR = (SPI4_CRCPR & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: SPI4_CRCPR  -----------------------------------
// SVD Line: 24637

//  <rtree> SFDITEM_REG__SPI4_CRCPR
//    <name> CRCPR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40013410) CRC polynomial register </i>
//    <loc> ( (unsigned int)((SPI4_CRCPR >> 0) & 0xFFFFFFFF), ((SPI4_CRCPR = (SPI4_CRCPR & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__SPI4_CRCPR_CRCPOLY </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: SPI4_RXCRCR  -------------------------------
// SVD Line: 24654

unsigned int SPI4_RXCRCR __AT (0x40013414);



// ------------------------------  Field Item: SPI4_RXCRCR_RxCRC  ---------------------------------
// SVD Line: 24663

//  <item> SFDITEM_FIELD__SPI4_RXCRCR_RxCRC
//    <name> RxCRC </name>
//    <r> 
//    <i> [Bits 15..0] RO (@ 0x40013414) Rx CRC register </i>
//    <edit> 
//      <loc> ( (unsigned short)((SPI4_RXCRCR >> 0) & 0xFFFF) ) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: SPI4_RXCRCR  ----------------------------------
// SVD Line: 24654

//  <rtree> SFDITEM_REG__SPI4_RXCRCR
//    <name> RXCRCR </name>
//    <r> 
//    <i> [Bits 31..0] RO (@ 0x40013414) RX CRC register </i>
//    <loc> ( (unsigned int)((SPI4_RXCRCR >> 0) & 0xFFFFFFFF) ) </loc>
//    <item> SFDITEM_FIELD__SPI4_RXCRCR_RxCRC </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: SPI4_TXCRCR  -------------------------------
// SVD Line: 24671

unsigned int SPI4_TXCRCR __AT (0x40013418);



// ------------------------------  Field Item: SPI4_TXCRCR_TxCRC  ---------------------------------
// SVD Line: 24680

//  <item> SFDITEM_FIELD__SPI4_TXCRCR_TxCRC
//    <name> TxCRC </name>
//    <r> 
//    <i> [Bits 15..0] RO (@ 0x40013418) Tx CRC register </i>
//    <edit> 
//      <loc> ( (unsigned short)((SPI4_TXCRCR >> 0) & 0xFFFF) ) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: SPI4_TXCRCR  ----------------------------------
// SVD Line: 24671

//  <rtree> SFDITEM_REG__SPI4_TXCRCR
//    <name> TXCRCR </name>
//    <r> 
//    <i> [Bits 31..0] RO (@ 0x40013418) TX CRC register </i>
//    <loc> ( (unsigned int)((SPI4_TXCRCR >> 0) & 0xFFFFFFFF) ) </loc>
//    <item> SFDITEM_FIELD__SPI4_TXCRCR_TxCRC </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: SPI4_I2SCFGR  ------------------------------
// SVD Line: 24688

unsigned int SPI4_I2SCFGR __AT (0x4001341C);



// -----------------------------  Field Item: SPI4_I2SCFGR_I2SMOD  --------------------------------
// SVD Line: 24697

//  <item> SFDITEM_FIELD__SPI4_I2SCFGR_I2SMOD
//    <name> I2SMOD </name>
//    <rw> 
//    <i> [Bit 11] RW (@ 0x4001341C) I2S mode selection </i>
//    <check> 
//      <loc> ( (unsigned int) SPI4_I2SCFGR ) </loc>
//      <o.11..11> I2SMOD
//    </check>
//  </item>
//  


// ------------------------------  Field Item: SPI4_I2SCFGR_I2SE  ---------------------------------
// SVD Line: 24703

//  <item> SFDITEM_FIELD__SPI4_I2SCFGR_I2SE
//    <name> I2SE </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x4001341C) I2S Enable </i>
//    <check> 
//      <loc> ( (unsigned int) SPI4_I2SCFGR ) </loc>
//      <o.10..10> I2SE
//    </check>
//  </item>
//  


// -----------------------------  Field Item: SPI4_I2SCFGR_I2SCFG  --------------------------------
// SVD Line: 24709

//  <item> SFDITEM_FIELD__SPI4_I2SCFGR_I2SCFG
//    <name> I2SCFG </name>
//    <rw> 
//    <i> [Bits 9..8] RW (@ 0x4001341C) I2S configuration mode </i>
//    <edit> 
//      <loc> ( (unsigned char)((SPI4_I2SCFGR >> 8) & 0x3), ((SPI4_I2SCFGR = (SPI4_I2SCFGR & ~(0x3UL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Field Item: SPI4_I2SCFGR_PCMSYNC  --------------------------------
// SVD Line: 24715

//  <item> SFDITEM_FIELD__SPI4_I2SCFGR_PCMSYNC
//    <name> PCMSYNC </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x4001341C) PCM frame synchronization </i>
//    <check> 
//      <loc> ( (unsigned int) SPI4_I2SCFGR ) </loc>
//      <o.7..7> PCMSYNC
//    </check>
//  </item>
//  


// -----------------------------  Field Item: SPI4_I2SCFGR_I2SSTD  --------------------------------
// SVD Line: 24721

//  <item> SFDITEM_FIELD__SPI4_I2SCFGR_I2SSTD
//    <name> I2SSTD </name>
//    <rw> 
//    <i> [Bits 5..4] RW (@ 0x4001341C) I2S standard selection </i>
//    <edit> 
//      <loc> ( (unsigned char)((SPI4_I2SCFGR >> 4) & 0x3), ((SPI4_I2SCFGR = (SPI4_I2SCFGR & ~(0x3UL << 4 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 4 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: SPI4_I2SCFGR_CKPOL  ---------------------------------
// SVD Line: 24727

//  <item> SFDITEM_FIELD__SPI4_I2SCFGR_CKPOL
//    <name> CKPOL </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x4001341C) Steady state clock  polarity </i>
//    <check> 
//      <loc> ( (unsigned int) SPI4_I2SCFGR ) </loc>
//      <o.3..3> CKPOL
//    </check>
//  </item>
//  


// -----------------------------  Field Item: SPI4_I2SCFGR_DATLEN  --------------------------------
// SVD Line: 24734

//  <item> SFDITEM_FIELD__SPI4_I2SCFGR_DATLEN
//    <name> DATLEN </name>
//    <rw> 
//    <i> [Bits 2..1] RW (@ 0x4001341C) Data length to be  transferred </i>
//    <edit> 
//      <loc> ( (unsigned char)((SPI4_I2SCFGR >> 1) & 0x3), ((SPI4_I2SCFGR = (SPI4_I2SCFGR & ~(0x3UL << 1 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 1 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: SPI4_I2SCFGR_CHLEN  ---------------------------------
// SVD Line: 24741

//  <item> SFDITEM_FIELD__SPI4_I2SCFGR_CHLEN
//    <name> CHLEN </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x4001341C) Channel length (number of bits per audio  channel) </i>
//    <check> 
//      <loc> ( (unsigned int) SPI4_I2SCFGR ) </loc>
//      <o.0..0> CHLEN
//    </check>
//  </item>
//  


// ------------------------------  Register RTree: SPI4_I2SCFGR  ----------------------------------
// SVD Line: 24688

//  <rtree> SFDITEM_REG__SPI4_I2SCFGR
//    <name> I2SCFGR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4001341C) I2S configuration register </i>
//    <loc> ( (unsigned int)((SPI4_I2SCFGR >> 0) & 0xFFFFFFFF), ((SPI4_I2SCFGR = (SPI4_I2SCFGR & ~(0xFBFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFBF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__SPI4_I2SCFGR_I2SMOD </item>
//    <item> SFDITEM_FIELD__SPI4_I2SCFGR_I2SE </item>
//    <item> SFDITEM_FIELD__SPI4_I2SCFGR_I2SCFG </item>
//    <item> SFDITEM_FIELD__SPI4_I2SCFGR_PCMSYNC </item>
//    <item> SFDITEM_FIELD__SPI4_I2SCFGR_I2SSTD </item>
//    <item> SFDITEM_FIELD__SPI4_I2SCFGR_CKPOL </item>
//    <item> SFDITEM_FIELD__SPI4_I2SCFGR_DATLEN </item>
//    <item> SFDITEM_FIELD__SPI4_I2SCFGR_CHLEN </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: SPI4_I2SPR  -------------------------------
// SVD Line: 24750

unsigned int SPI4_I2SPR __AT (0x40013420);



// ------------------------------  Field Item: SPI4_I2SPR_MCKOE  ----------------------------------
// SVD Line: 24759

//  <item> SFDITEM_FIELD__SPI4_I2SPR_MCKOE
//    <name> MCKOE </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x40013420) Master clock output enable </i>
//    <check> 
//      <loc> ( (unsigned int) SPI4_I2SPR ) </loc>
//      <o.9..9> MCKOE
//    </check>
//  </item>
//  


// -------------------------------  Field Item: SPI4_I2SPR_ODD  -----------------------------------
// SVD Line: 24765

//  <item> SFDITEM_FIELD__SPI4_I2SPR_ODD
//    <name> ODD </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x40013420) Odd factor for the  prescaler </i>
//    <check> 
//      <loc> ( (unsigned int) SPI4_I2SPR ) </loc>
//      <o.8..8> ODD
//    </check>
//  </item>
//  


// ------------------------------  Field Item: SPI4_I2SPR_I2SDIV  ---------------------------------
// SVD Line: 24772

//  <item> SFDITEM_FIELD__SPI4_I2SPR_I2SDIV
//    <name> I2SDIV </name>
//    <rw> 
//    <i> [Bits 7..0] RW (@ 0x40013420) I2S Linear prescaler </i>
//    <edit> 
//      <loc> ( (unsigned char)((SPI4_I2SPR >> 0) & 0xFF), ((SPI4_I2SPR = (SPI4_I2SPR & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: SPI4_I2SPR  -----------------------------------
// SVD Line: 24750

//  <rtree> SFDITEM_REG__SPI4_I2SPR
//    <name> I2SPR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40013420) I2S prescaler register </i>
//    <loc> ( (unsigned int)((SPI4_I2SPR >> 0) & 0xFFFFFFFF), ((SPI4_I2SPR = (SPI4_I2SPR & ~(0x3FFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x3FF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__SPI4_I2SPR_MCKOE </item>
//    <item> SFDITEM_FIELD__SPI4_I2SPR_ODD </item>
//    <item> SFDITEM_FIELD__SPI4_I2SPR_I2SDIV </item>
//  </rtree>
//  


// ----------------------------------  Peripheral View: SPI4  -------------------------------------
// SVD Line: 24808

//  <view> SPI4
//    <name> SPI4 </name>
//    <item> SFDITEM_REG__SPI4_CR1 </item>
//    <item> SFDITEM_REG__SPI4_CR2 </item>
//    <item> SFDITEM_REG__SPI4_SR </item>
//    <item> SFDITEM_REG__SPI4_DR </item>
//    <item> SFDITEM_REG__SPI4_CRCPR </item>
//    <item> SFDITEM_REG__SPI4_RXCRCR </item>
//    <item> SFDITEM_REG__SPI4_TXCRCR </item>
//    <item> SFDITEM_REG__SPI4_I2SCFGR </item>
//    <item> SFDITEM_REG__SPI4_I2SPR </item>
//  </view>
//  


// -----------------------------  Register Item Address: SPI5_CR1  --------------------------------
// SVD Line: 24394

unsigned int SPI5_CR1 __AT (0x40015000);



// ------------------------------  Field Item: SPI5_CR1_BIDIMODE  ---------------------------------
// SVD Line: 24403

//  <item> SFDITEM_FIELD__SPI5_CR1_BIDIMODE
//    <name> BIDIMODE </name>
//    <rw> 
//    <i> [Bit 15] RW (@ 0x40015000) Bidirectional data mode  enable </i>
//    <check> 
//      <loc> ( (unsigned int) SPI5_CR1 ) </loc>
//      <o.15..15> BIDIMODE
//    </check>
//  </item>
//  


// -------------------------------  Field Item: SPI5_CR1_BIDIOE  ----------------------------------
// SVD Line: 24410

//  <item> SFDITEM_FIELD__SPI5_CR1_BIDIOE
//    <name> BIDIOE </name>
//    <rw> 
//    <i> [Bit 14] RW (@ 0x40015000) Output enable in bidirectional  mode </i>
//    <check> 
//      <loc> ( (unsigned int) SPI5_CR1 ) </loc>
//      <o.14..14> BIDIOE
//    </check>
//  </item>
//  


// -------------------------------  Field Item: SPI5_CR1_CRCEN  -----------------------------------
// SVD Line: 24417

//  <item> SFDITEM_FIELD__SPI5_CR1_CRCEN
//    <name> CRCEN </name>
//    <rw> 
//    <i> [Bit 13] RW (@ 0x40015000) Hardware CRC calculation  enable </i>
//    <check> 
//      <loc> ( (unsigned int) SPI5_CR1 ) </loc>
//      <o.13..13> CRCEN
//    </check>
//  </item>
//  


// ------------------------------  Field Item: SPI5_CR1_CRCNEXT  ----------------------------------
// SVD Line: 24424

//  <item> SFDITEM_FIELD__SPI5_CR1_CRCNEXT
//    <name> CRCNEXT </name>
//    <rw> 
//    <i> [Bit 12] RW (@ 0x40015000) CRC transfer next </i>
//    <check> 
//      <loc> ( (unsigned int) SPI5_CR1 ) </loc>
//      <o.12..12> CRCNEXT
//    </check>
//  </item>
//  


// --------------------------------  Field Item: SPI5_CR1_DFF  ------------------------------------
// SVD Line: 24430

//  <item> SFDITEM_FIELD__SPI5_CR1_DFF
//    <name> DFF </name>
//    <rw> 
//    <i> [Bit 11] RW (@ 0x40015000) Data frame format </i>
//    <check> 
//      <loc> ( (unsigned int) SPI5_CR1 ) </loc>
//      <o.11..11> DFF
//    </check>
//  </item>
//  


// -------------------------------  Field Item: SPI5_CR1_RXONLY  ----------------------------------
// SVD Line: 24436

//  <item> SFDITEM_FIELD__SPI5_CR1_RXONLY
//    <name> RXONLY </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x40015000) Receive only </i>
//    <check> 
//      <loc> ( (unsigned int) SPI5_CR1 ) </loc>
//      <o.10..10> RXONLY
//    </check>
//  </item>
//  


// --------------------------------  Field Item: SPI5_CR1_SSM  ------------------------------------
// SVD Line: 24442

//  <item> SFDITEM_FIELD__SPI5_CR1_SSM
//    <name> SSM </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x40015000) Software slave management </i>
//    <check> 
//      <loc> ( (unsigned int) SPI5_CR1 ) </loc>
//      <o.9..9> SSM
//    </check>
//  </item>
//  


// --------------------------------  Field Item: SPI5_CR1_SSI  ------------------------------------
// SVD Line: 24448

//  <item> SFDITEM_FIELD__SPI5_CR1_SSI
//    <name> SSI </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x40015000) Internal slave select </i>
//    <check> 
//      <loc> ( (unsigned int) SPI5_CR1 ) </loc>
//      <o.8..8> SSI
//    </check>
//  </item>
//  


// ------------------------------  Field Item: SPI5_CR1_LSBFIRST  ---------------------------------
// SVD Line: 24454

//  <item> SFDITEM_FIELD__SPI5_CR1_LSBFIRST
//    <name> LSBFIRST </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x40015000) Frame format </i>
//    <check> 
//      <loc> ( (unsigned int) SPI5_CR1 ) </loc>
//      <o.7..7> LSBFIRST
//    </check>
//  </item>
//  


// --------------------------------  Field Item: SPI5_CR1_SPE  ------------------------------------
// SVD Line: 24460

//  <item> SFDITEM_FIELD__SPI5_CR1_SPE
//    <name> SPE </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x40015000) SPI enable </i>
//    <check> 
//      <loc> ( (unsigned int) SPI5_CR1 ) </loc>
//      <o.6..6> SPE
//    </check>
//  </item>
//  


// ---------------------------------  Field Item: SPI5_CR1_BR  ------------------------------------
// SVD Line: 24466

//  <item> SFDITEM_FIELD__SPI5_CR1_BR
//    <name> BR </name>
//    <rw> 
//    <i> [Bits 5..3] RW (@ 0x40015000) Baud rate control </i>
//    <edit> 
//      <loc> ( (unsigned char)((SPI5_CR1 >> 3) & 0x7), ((SPI5_CR1 = (SPI5_CR1 & ~(0x7UL << 3 )) | ((unsigned long)(Gui_u8:GuiVal & 0x7) << 3 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Field Item: SPI5_CR1_MSTR  -----------------------------------
// SVD Line: 24472

//  <item> SFDITEM_FIELD__SPI5_CR1_MSTR
//    <name> MSTR </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x40015000) Master selection </i>
//    <check> 
//      <loc> ( (unsigned int) SPI5_CR1 ) </loc>
//      <o.2..2> MSTR
//    </check>
//  </item>
//  


// --------------------------------  Field Item: SPI5_CR1_CPOL  -----------------------------------
// SVD Line: 24478

//  <item> SFDITEM_FIELD__SPI5_CR1_CPOL
//    <name> CPOL </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x40015000) Clock polarity </i>
//    <check> 
//      <loc> ( (unsigned int) SPI5_CR1 ) </loc>
//      <o.1..1> CPOL
//    </check>
//  </item>
//  


// --------------------------------  Field Item: SPI5_CR1_CPHA  -----------------------------------
// SVD Line: 24484

//  <item> SFDITEM_FIELD__SPI5_CR1_CPHA
//    <name> CPHA </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40015000) Clock phase </i>
//    <check> 
//      <loc> ( (unsigned int) SPI5_CR1 ) </loc>
//      <o.0..0> CPHA
//    </check>
//  </item>
//  


// --------------------------------  Register RTree: SPI5_CR1  ------------------------------------
// SVD Line: 24394

//  <rtree> SFDITEM_REG__SPI5_CR1
//    <name> CR1 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40015000) control register 1 </i>
//    <loc> ( (unsigned int)((SPI5_CR1 >> 0) & 0xFFFFFFFF), ((SPI5_CR1 = (SPI5_CR1 & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__SPI5_CR1_BIDIMODE </item>
//    <item> SFDITEM_FIELD__SPI5_CR1_BIDIOE </item>
//    <item> SFDITEM_FIELD__SPI5_CR1_CRCEN </item>
//    <item> SFDITEM_FIELD__SPI5_CR1_CRCNEXT </item>
//    <item> SFDITEM_FIELD__SPI5_CR1_DFF </item>
//    <item> SFDITEM_FIELD__SPI5_CR1_RXONLY </item>
//    <item> SFDITEM_FIELD__SPI5_CR1_SSM </item>
//    <item> SFDITEM_FIELD__SPI5_CR1_SSI </item>
//    <item> SFDITEM_FIELD__SPI5_CR1_LSBFIRST </item>
//    <item> SFDITEM_FIELD__SPI5_CR1_SPE </item>
//    <item> SFDITEM_FIELD__SPI5_CR1_BR </item>
//    <item> SFDITEM_FIELD__SPI5_CR1_MSTR </item>
//    <item> SFDITEM_FIELD__SPI5_CR1_CPOL </item>
//    <item> SFDITEM_FIELD__SPI5_CR1_CPHA </item>
//  </rtree>
//  


// -----------------------------  Register Item Address: SPI5_CR2  --------------------------------
// SVD Line: 24492

unsigned int SPI5_CR2 __AT (0x40015004);



// -------------------------------  Field Item: SPI5_CR2_TXEIE  -----------------------------------
// SVD Line: 24501

//  <item> SFDITEM_FIELD__SPI5_CR2_TXEIE
//    <name> TXEIE </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x40015004) Tx buffer empty interrupt  enable </i>
//    <check> 
//      <loc> ( (unsigned int) SPI5_CR2 ) </loc>
//      <o.7..7> TXEIE
//    </check>
//  </item>
//  


// -------------------------------  Field Item: SPI5_CR2_RXNEIE  ----------------------------------
// SVD Line: 24508

//  <item> SFDITEM_FIELD__SPI5_CR2_RXNEIE
//    <name> RXNEIE </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x40015004) RX buffer not empty interrupt  enable </i>
//    <check> 
//      <loc> ( (unsigned int) SPI5_CR2 ) </loc>
//      <o.6..6> RXNEIE
//    </check>
//  </item>
//  


// -------------------------------  Field Item: SPI5_CR2_ERRIE  -----------------------------------
// SVD Line: 24515

//  <item> SFDITEM_FIELD__SPI5_CR2_ERRIE
//    <name> ERRIE </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x40015004) Error interrupt enable </i>
//    <check> 
//      <loc> ( (unsigned int) SPI5_CR2 ) </loc>
//      <o.5..5> ERRIE
//    </check>
//  </item>
//  


// --------------------------------  Field Item: SPI5_CR2_FRF  ------------------------------------
// SVD Line: 24521

//  <item> SFDITEM_FIELD__SPI5_CR2_FRF
//    <name> FRF </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x40015004) Frame format </i>
//    <check> 
//      <loc> ( (unsigned int) SPI5_CR2 ) </loc>
//      <o.4..4> FRF
//    </check>
//  </item>
//  


// --------------------------------  Field Item: SPI5_CR2_SSOE  -----------------------------------
// SVD Line: 24527

//  <item> SFDITEM_FIELD__SPI5_CR2_SSOE
//    <name> SSOE </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x40015004) SS output enable </i>
//    <check> 
//      <loc> ( (unsigned int) SPI5_CR2 ) </loc>
//      <o.2..2> SSOE
//    </check>
//  </item>
//  


// ------------------------------  Field Item: SPI5_CR2_TXDMAEN  ----------------------------------
// SVD Line: 24533

//  <item> SFDITEM_FIELD__SPI5_CR2_TXDMAEN
//    <name> TXDMAEN </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x40015004) Tx buffer DMA enable </i>
//    <check> 
//      <loc> ( (unsigned int) SPI5_CR2 ) </loc>
//      <o.1..1> TXDMAEN
//    </check>
//  </item>
//  


// ------------------------------  Field Item: SPI5_CR2_RXDMAEN  ----------------------------------
// SVD Line: 24539

//  <item> SFDITEM_FIELD__SPI5_CR2_RXDMAEN
//    <name> RXDMAEN </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40015004) Rx buffer DMA enable </i>
//    <check> 
//      <loc> ( (unsigned int) SPI5_CR2 ) </loc>
//      <o.0..0> RXDMAEN
//    </check>
//  </item>
//  


// --------------------------------  Register RTree: SPI5_CR2  ------------------------------------
// SVD Line: 24492

//  <rtree> SFDITEM_REG__SPI5_CR2
//    <name> CR2 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40015004) control register 2 </i>
//    <loc> ( (unsigned int)((SPI5_CR2 >> 0) & 0xFFFFFFFF), ((SPI5_CR2 = (SPI5_CR2 & ~(0xF7UL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xF7) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__SPI5_CR2_TXEIE </item>
//    <item> SFDITEM_FIELD__SPI5_CR2_RXNEIE </item>
//    <item> SFDITEM_FIELD__SPI5_CR2_ERRIE </item>
//    <item> SFDITEM_FIELD__SPI5_CR2_FRF </item>
//    <item> SFDITEM_FIELD__SPI5_CR2_SSOE </item>
//    <item> SFDITEM_FIELD__SPI5_CR2_TXDMAEN </item>
//    <item> SFDITEM_FIELD__SPI5_CR2_RXDMAEN </item>
//  </rtree>
//  


// -----------------------------  Register Item Address: SPI5_SR  ---------------------------------
// SVD Line: 24547

unsigned int SPI5_SR __AT (0x40015008);



// -------------------------------  Field Item: SPI5_SR_TIFRFE  -----------------------------------
// SVD Line: 24555

//  <item> SFDITEM_FIELD__SPI5_SR_TIFRFE
//    <name> TIFRFE </name>
//    <r> 
//    <i> [Bit 8] RO (@ 0x40015008) TI frame format error </i>
//    <check> 
//      <loc> ( (unsigned int) SPI5_SR ) </loc>
//      <o.8..8> TIFRFE
//    </check>
//  </item>
//  


// ---------------------------------  Field Item: SPI5_SR_BSY  ------------------------------------
// SVD Line: 24562

//  <item> SFDITEM_FIELD__SPI5_SR_BSY
//    <name> BSY </name>
//    <r> 
//    <i> [Bit 7] RO (@ 0x40015008) Busy flag </i>
//    <check> 
//      <loc> ( (unsigned int) SPI5_SR ) </loc>
//      <o.7..7> BSY
//    </check>
//  </item>
//  


// ---------------------------------  Field Item: SPI5_SR_OVR  ------------------------------------
// SVD Line: 24569

//  <item> SFDITEM_FIELD__SPI5_SR_OVR
//    <name> OVR </name>
//    <r> 
//    <i> [Bit 6] RO (@ 0x40015008) Overrun flag </i>
//    <check> 
//      <loc> ( (unsigned int) SPI5_SR ) </loc>
//      <o.6..6> OVR
//    </check>
//  </item>
//  


// --------------------------------  Field Item: SPI5_SR_MODF  ------------------------------------
// SVD Line: 24576

//  <item> SFDITEM_FIELD__SPI5_SR_MODF
//    <name> MODF </name>
//    <r> 
//    <i> [Bit 5] RO (@ 0x40015008) Mode fault </i>
//    <check> 
//      <loc> ( (unsigned int) SPI5_SR ) </loc>
//      <o.5..5> MODF
//    </check>
//  </item>
//  


// -------------------------------  Field Item: SPI5_SR_CRCERR  -----------------------------------
// SVD Line: 24583

//  <item> SFDITEM_FIELD__SPI5_SR_CRCERR
//    <name> CRCERR </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x40015008) CRC error flag </i>
//    <check> 
//      <loc> ( (unsigned int) SPI5_SR ) </loc>
//      <o.4..4> CRCERR
//    </check>
//  </item>
//  


// ---------------------------------  Field Item: SPI5_SR_UDR  ------------------------------------
// SVD Line: 24590

//  <item> SFDITEM_FIELD__SPI5_SR_UDR
//    <name> UDR </name>
//    <r> 
//    <i> [Bit 3] RO (@ 0x40015008) Underrun flag </i>
//    <check> 
//      <loc> ( (unsigned int) SPI5_SR ) </loc>
//      <o.3..3> UDR
//    </check>
//  </item>
//  


// -------------------------------  Field Item: SPI5_SR_CHSIDE  -----------------------------------
// SVD Line: 24597

//  <item> SFDITEM_FIELD__SPI5_SR_CHSIDE
//    <name> CHSIDE </name>
//    <r> 
//    <i> [Bit 2] RO (@ 0x40015008) Channel side </i>
//    <check> 
//      <loc> ( (unsigned int) SPI5_SR ) </loc>
//      <o.2..2> CHSIDE
//    </check>
//  </item>
//  


// ---------------------------------  Field Item: SPI5_SR_TXE  ------------------------------------
// SVD Line: 24604

//  <item> SFDITEM_FIELD__SPI5_SR_TXE
//    <name> TXE </name>
//    <r> 
//    <i> [Bit 1] RO (@ 0x40015008) Transmit buffer empty </i>
//    <check> 
//      <loc> ( (unsigned int) SPI5_SR ) </loc>
//      <o.1..1> TXE
//    </check>
//  </item>
//  


// --------------------------------  Field Item: SPI5_SR_RXNE  ------------------------------------
// SVD Line: 24611

//  <item> SFDITEM_FIELD__SPI5_SR_RXNE
//    <name> RXNE </name>
//    <r> 
//    <i> [Bit 0] RO (@ 0x40015008) Receive buffer not empty </i>
//    <check> 
//      <loc> ( (unsigned int) SPI5_SR ) </loc>
//      <o.0..0> RXNE
//    </check>
//  </item>
//  


// ---------------------------------  Register RTree: SPI5_SR  ------------------------------------
// SVD Line: 24547

//  <rtree> SFDITEM_REG__SPI5_SR
//    <name> SR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40015008) status register </i>
//    <loc> ( (unsigned int)((SPI5_SR >> 0) & 0xFFFFFFFF), ((SPI5_SR = (SPI5_SR & ~(0x10UL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x10) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__SPI5_SR_TIFRFE </item>
//    <item> SFDITEM_FIELD__SPI5_SR_BSY </item>
//    <item> SFDITEM_FIELD__SPI5_SR_OVR </item>
//    <item> SFDITEM_FIELD__SPI5_SR_MODF </item>
//    <item> SFDITEM_FIELD__SPI5_SR_CRCERR </item>
//    <item> SFDITEM_FIELD__SPI5_SR_UDR </item>
//    <item> SFDITEM_FIELD__SPI5_SR_CHSIDE </item>
//    <item> SFDITEM_FIELD__SPI5_SR_TXE </item>
//    <item> SFDITEM_FIELD__SPI5_SR_RXNE </item>
//  </rtree>
//  


// -----------------------------  Register Item Address: SPI5_DR  ---------------------------------
// SVD Line: 24620

unsigned int SPI5_DR __AT (0x4001500C);



// ---------------------------------  Field Item: SPI5_DR_DR  -------------------------------------
// SVD Line: 24629

//  <item> SFDITEM_FIELD__SPI5_DR_DR
//    <name> DR </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x4001500C) Data register </i>
//    <edit> 
//      <loc> ( (unsigned short)((SPI5_DR >> 0) & 0xFFFF), ((SPI5_DR = (SPI5_DR & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------------  Register RTree: SPI5_DR  ------------------------------------
// SVD Line: 24620

//  <rtree> SFDITEM_REG__SPI5_DR
//    <name> DR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4001500C) data register </i>
//    <loc> ( (unsigned int)((SPI5_DR >> 0) & 0xFFFFFFFF), ((SPI5_DR = (SPI5_DR & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__SPI5_DR_DR </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: SPI5_CRCPR  -------------------------------
// SVD Line: 24637

unsigned int SPI5_CRCPR __AT (0x40015010);



// -----------------------------  Field Item: SPI5_CRCPR_CRCPOLY  ---------------------------------
// SVD Line: 24646

//  <item> SFDITEM_FIELD__SPI5_CRCPR_CRCPOLY
//    <name> CRCPOLY </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x40015010) CRC polynomial register </i>
//    <edit> 
//      <loc> ( (unsigned short)((SPI5_CRCPR >> 0) & 0xFFFF), ((SPI5_CRCPR = (SPI5_CRCPR & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: SPI5_CRCPR  -----------------------------------
// SVD Line: 24637

//  <rtree> SFDITEM_REG__SPI5_CRCPR
//    <name> CRCPR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40015010) CRC polynomial register </i>
//    <loc> ( (unsigned int)((SPI5_CRCPR >> 0) & 0xFFFFFFFF), ((SPI5_CRCPR = (SPI5_CRCPR & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__SPI5_CRCPR_CRCPOLY </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: SPI5_RXCRCR  -------------------------------
// SVD Line: 24654

unsigned int SPI5_RXCRCR __AT (0x40015014);



// ------------------------------  Field Item: SPI5_RXCRCR_RxCRC  ---------------------------------
// SVD Line: 24663

//  <item> SFDITEM_FIELD__SPI5_RXCRCR_RxCRC
//    <name> RxCRC </name>
//    <r> 
//    <i> [Bits 15..0] RO (@ 0x40015014) Rx CRC register </i>
//    <edit> 
//      <loc> ( (unsigned short)((SPI5_RXCRCR >> 0) & 0xFFFF) ) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: SPI5_RXCRCR  ----------------------------------
// SVD Line: 24654

//  <rtree> SFDITEM_REG__SPI5_RXCRCR
//    <name> RXCRCR </name>
//    <r> 
//    <i> [Bits 31..0] RO (@ 0x40015014) RX CRC register </i>
//    <loc> ( (unsigned int)((SPI5_RXCRCR >> 0) & 0xFFFFFFFF) ) </loc>
//    <item> SFDITEM_FIELD__SPI5_RXCRCR_RxCRC </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: SPI5_TXCRCR  -------------------------------
// SVD Line: 24671

unsigned int SPI5_TXCRCR __AT (0x40015018);



// ------------------------------  Field Item: SPI5_TXCRCR_TxCRC  ---------------------------------
// SVD Line: 24680

//  <item> SFDITEM_FIELD__SPI5_TXCRCR_TxCRC
//    <name> TxCRC </name>
//    <r> 
//    <i> [Bits 15..0] RO (@ 0x40015018) Tx CRC register </i>
//    <edit> 
//      <loc> ( (unsigned short)((SPI5_TXCRCR >> 0) & 0xFFFF) ) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: SPI5_TXCRCR  ----------------------------------
// SVD Line: 24671

//  <rtree> SFDITEM_REG__SPI5_TXCRCR
//    <name> TXCRCR </name>
//    <r> 
//    <i> [Bits 31..0] RO (@ 0x40015018) TX CRC register </i>
//    <loc> ( (unsigned int)((SPI5_TXCRCR >> 0) & 0xFFFFFFFF) ) </loc>
//    <item> SFDITEM_FIELD__SPI5_TXCRCR_TxCRC </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: SPI5_I2SCFGR  ------------------------------
// SVD Line: 24688

unsigned int SPI5_I2SCFGR __AT (0x4001501C);



// -----------------------------  Field Item: SPI5_I2SCFGR_I2SMOD  --------------------------------
// SVD Line: 24697

//  <item> SFDITEM_FIELD__SPI5_I2SCFGR_I2SMOD
//    <name> I2SMOD </name>
//    <rw> 
//    <i> [Bit 11] RW (@ 0x4001501C) I2S mode selection </i>
//    <check> 
//      <loc> ( (unsigned int) SPI5_I2SCFGR ) </loc>
//      <o.11..11> I2SMOD
//    </check>
//  </item>
//  


// ------------------------------  Field Item: SPI5_I2SCFGR_I2SE  ---------------------------------
// SVD Line: 24703

//  <item> SFDITEM_FIELD__SPI5_I2SCFGR_I2SE
//    <name> I2SE </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x4001501C) I2S Enable </i>
//    <check> 
//      <loc> ( (unsigned int) SPI5_I2SCFGR ) </loc>
//      <o.10..10> I2SE
//    </check>
//  </item>
//  


// -----------------------------  Field Item: SPI5_I2SCFGR_I2SCFG  --------------------------------
// SVD Line: 24709

//  <item> SFDITEM_FIELD__SPI5_I2SCFGR_I2SCFG
//    <name> I2SCFG </name>
//    <rw> 
//    <i> [Bits 9..8] RW (@ 0x4001501C) I2S configuration mode </i>
//    <edit> 
//      <loc> ( (unsigned char)((SPI5_I2SCFGR >> 8) & 0x3), ((SPI5_I2SCFGR = (SPI5_I2SCFGR & ~(0x3UL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Field Item: SPI5_I2SCFGR_PCMSYNC  --------------------------------
// SVD Line: 24715

//  <item> SFDITEM_FIELD__SPI5_I2SCFGR_PCMSYNC
//    <name> PCMSYNC </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x4001501C) PCM frame synchronization </i>
//    <check> 
//      <loc> ( (unsigned int) SPI5_I2SCFGR ) </loc>
//      <o.7..7> PCMSYNC
//    </check>
//  </item>
//  


// -----------------------------  Field Item: SPI5_I2SCFGR_I2SSTD  --------------------------------
// SVD Line: 24721

//  <item> SFDITEM_FIELD__SPI5_I2SCFGR_I2SSTD
//    <name> I2SSTD </name>
//    <rw> 
//    <i> [Bits 5..4] RW (@ 0x4001501C) I2S standard selection </i>
//    <edit> 
//      <loc> ( (unsigned char)((SPI5_I2SCFGR >> 4) & 0x3), ((SPI5_I2SCFGR = (SPI5_I2SCFGR & ~(0x3UL << 4 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 4 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: SPI5_I2SCFGR_CKPOL  ---------------------------------
// SVD Line: 24727

//  <item> SFDITEM_FIELD__SPI5_I2SCFGR_CKPOL
//    <name> CKPOL </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x4001501C) Steady state clock  polarity </i>
//    <check> 
//      <loc> ( (unsigned int) SPI5_I2SCFGR ) </loc>
//      <o.3..3> CKPOL
//    </check>
//  </item>
//  


// -----------------------------  Field Item: SPI5_I2SCFGR_DATLEN  --------------------------------
// SVD Line: 24734

//  <item> SFDITEM_FIELD__SPI5_I2SCFGR_DATLEN
//    <name> DATLEN </name>
//    <rw> 
//    <i> [Bits 2..1] RW (@ 0x4001501C) Data length to be  transferred </i>
//    <edit> 
//      <loc> ( (unsigned char)((SPI5_I2SCFGR >> 1) & 0x3), ((SPI5_I2SCFGR = (SPI5_I2SCFGR & ~(0x3UL << 1 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 1 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: SPI5_I2SCFGR_CHLEN  ---------------------------------
// SVD Line: 24741

//  <item> SFDITEM_FIELD__SPI5_I2SCFGR_CHLEN
//    <name> CHLEN </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x4001501C) Channel length (number of bits per audio  channel) </i>
//    <check> 
//      <loc> ( (unsigned int) SPI5_I2SCFGR ) </loc>
//      <o.0..0> CHLEN
//    </check>
//  </item>
//  


// ------------------------------  Register RTree: SPI5_I2SCFGR  ----------------------------------
// SVD Line: 24688

//  <rtree> SFDITEM_REG__SPI5_I2SCFGR
//    <name> I2SCFGR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4001501C) I2S configuration register </i>
//    <loc> ( (unsigned int)((SPI5_I2SCFGR >> 0) & 0xFFFFFFFF), ((SPI5_I2SCFGR = (SPI5_I2SCFGR & ~(0xFBFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFBF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__SPI5_I2SCFGR_I2SMOD </item>
//    <item> SFDITEM_FIELD__SPI5_I2SCFGR_I2SE </item>
//    <item> SFDITEM_FIELD__SPI5_I2SCFGR_I2SCFG </item>
//    <item> SFDITEM_FIELD__SPI5_I2SCFGR_PCMSYNC </item>
//    <item> SFDITEM_FIELD__SPI5_I2SCFGR_I2SSTD </item>
//    <item> SFDITEM_FIELD__SPI5_I2SCFGR_CKPOL </item>
//    <item> SFDITEM_FIELD__SPI5_I2SCFGR_DATLEN </item>
//    <item> SFDITEM_FIELD__SPI5_I2SCFGR_CHLEN </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: SPI5_I2SPR  -------------------------------
// SVD Line: 24750

unsigned int SPI5_I2SPR __AT (0x40015020);



// ------------------------------  Field Item: SPI5_I2SPR_MCKOE  ----------------------------------
// SVD Line: 24759

//  <item> SFDITEM_FIELD__SPI5_I2SPR_MCKOE
//    <name> MCKOE </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x40015020) Master clock output enable </i>
//    <check> 
//      <loc> ( (unsigned int) SPI5_I2SPR ) </loc>
//      <o.9..9> MCKOE
//    </check>
//  </item>
//  


// -------------------------------  Field Item: SPI5_I2SPR_ODD  -----------------------------------
// SVD Line: 24765

//  <item> SFDITEM_FIELD__SPI5_I2SPR_ODD
//    <name> ODD </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x40015020) Odd factor for the  prescaler </i>
//    <check> 
//      <loc> ( (unsigned int) SPI5_I2SPR ) </loc>
//      <o.8..8> ODD
//    </check>
//  </item>
//  


// ------------------------------  Field Item: SPI5_I2SPR_I2SDIV  ---------------------------------
// SVD Line: 24772

//  <item> SFDITEM_FIELD__SPI5_I2SPR_I2SDIV
//    <name> I2SDIV </name>
//    <rw> 
//    <i> [Bits 7..0] RW (@ 0x40015020) I2S Linear prescaler </i>
//    <edit> 
//      <loc> ( (unsigned char)((SPI5_I2SPR >> 0) & 0xFF), ((SPI5_I2SPR = (SPI5_I2SPR & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: SPI5_I2SPR  -----------------------------------
// SVD Line: 24750

//  <rtree> SFDITEM_REG__SPI5_I2SPR
//    <name> I2SPR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40015020) I2S prescaler register </i>
//    <loc> ( (unsigned int)((SPI5_I2SPR >> 0) & 0xFFFFFFFF), ((SPI5_I2SPR = (SPI5_I2SPR & ~(0x3FFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x3FF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__SPI5_I2SPR_MCKOE </item>
//    <item> SFDITEM_FIELD__SPI5_I2SPR_ODD </item>
//    <item> SFDITEM_FIELD__SPI5_I2SPR_I2SDIV </item>
//  </rtree>
//  


// ----------------------------------  Peripheral View: SPI5  -------------------------------------
// SVD Line: 24817

//  <view> SPI5
//    <name> SPI5 </name>
//    <item> SFDITEM_REG__SPI5_CR1 </item>
//    <item> SFDITEM_REG__SPI5_CR2 </item>
//    <item> SFDITEM_REG__SPI5_SR </item>
//    <item> SFDITEM_REG__SPI5_DR </item>
//    <item> SFDITEM_REG__SPI5_CRCPR </item>
//    <item> SFDITEM_REG__SPI5_RXCRCR </item>
//    <item> SFDITEM_REG__SPI5_TXCRCR </item>
//    <item> SFDITEM_REG__SPI5_I2SCFGR </item>
//    <item> SFDITEM_REG__SPI5_I2SPR </item>
//  </view>
//  


// ----------------------------  Register Item Address: NVIC_ICTR  --------------------------------
// SVD Line: 24833

unsigned int NVIC_ICTR __AT (0xE000E004);



// ----------------------------  Field Item: NVIC_ICTR_INTLINESNUM  -------------------------------
// SVD Line: 24843

//  <item> SFDITEM_FIELD__NVIC_ICTR_INTLINESNUM
//    <name> INTLINESNUM </name>
//    <r> 
//    <i> [Bits 3..0] RO (@ 0xE000E004) Total number of interrupt lines in  groups </i>
//    <edit> 
//      <loc> ( (unsigned char)((NVIC_ICTR >> 0) & 0xF) ) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Register RTree: NVIC_ICTR  -----------------------------------
// SVD Line: 24833

//  <rtree> SFDITEM_REG__NVIC_ICTR
//    <name> ICTR </name>
//    <r> 
//    <i> [Bits 31..0] RO (@ 0xE000E004) Interrupt Controller Type  Register </i>
//    <loc> ( (unsigned int)((NVIC_ICTR >> 0) & 0xFFFFFFFF) ) </loc>
//    <item> SFDITEM_FIELD__NVIC_ICTR_INTLINESNUM </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: NVIC_STIR  --------------------------------
// SVD Line: 24852

unsigned int NVIC_STIR __AT (0xE000EF00);



// -------------------------------  Field Item: NVIC_STIR_INTID  ----------------------------------
// SVD Line: 24862

//  <item> SFDITEM_FIELD__NVIC_STIR_INTID
//    <name> INTID </name>
//    <w> 
//    <i> [Bits 8..0] WO (@ 0xE000EF00) interrupt to be triggered </i>
//    <edit> 
//      <loc> ( (unsigned short)((NVIC_STIR >> 0) & 0x0), ((NVIC_STIR = (NVIC_STIR & ~(0x1FFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0x1FF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Register RTree: NVIC_STIR  -----------------------------------
// SVD Line: 24852

//  <rtree> SFDITEM_REG__NVIC_STIR
//    <name> STIR </name>
//    <w> 
//    <i> [Bits 31..0] WO (@ 0xE000EF00) Software Triggered Interrupt  Register </i>
//    <loc> ( (unsigned int)((NVIC_STIR >> 0) & 0xFFFFFFFF), ((NVIC_STIR = (NVIC_STIR & ~(0x1FFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1FF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__NVIC_STIR_INTID </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: NVIC_ISER0  -------------------------------
// SVD Line: 24870

unsigned int NVIC_ISER0 __AT (0xE000E100);



// ------------------------------  Field Item: NVIC_ISER0_SETENA  ---------------------------------
// SVD Line: 24879

//  <item> SFDITEM_FIELD__NVIC_ISER0_SETENA
//    <name> SETENA </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0xE000E100) SETENA </i>
//    <edit> 
//      <loc> ( (unsigned int)((NVIC_ISER0 >> 0) & 0xFFFFFFFF), ((NVIC_ISER0 = (NVIC_ISER0 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: NVIC_ISER0  -----------------------------------
// SVD Line: 24870

//  <rtree> SFDITEM_REG__NVIC_ISER0
//    <name> ISER0 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0xE000E100) Interrupt Set-Enable Register </i>
//    <loc> ( (unsigned int)((NVIC_ISER0 >> 0) & 0xFFFFFFFF), ((NVIC_ISER0 = (NVIC_ISER0 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__NVIC_ISER0_SETENA </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: NVIC_ISER1  -------------------------------
// SVD Line: 24887

unsigned int NVIC_ISER1 __AT (0xE000E104);



// ------------------------------  Field Item: NVIC_ISER1_SETENA  ---------------------------------
// SVD Line: 24896

//  <item> SFDITEM_FIELD__NVIC_ISER1_SETENA
//    <name> SETENA </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0xE000E104) SETENA </i>
//    <edit> 
//      <loc> ( (unsigned int)((NVIC_ISER1 >> 0) & 0xFFFFFFFF), ((NVIC_ISER1 = (NVIC_ISER1 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: NVIC_ISER1  -----------------------------------
// SVD Line: 24887

//  <rtree> SFDITEM_REG__NVIC_ISER1
//    <name> ISER1 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0xE000E104) Interrupt Set-Enable Register </i>
//    <loc> ( (unsigned int)((NVIC_ISER1 >> 0) & 0xFFFFFFFF), ((NVIC_ISER1 = (NVIC_ISER1 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__NVIC_ISER1_SETENA </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: NVIC_ISER2  -------------------------------
// SVD Line: 24904

unsigned int NVIC_ISER2 __AT (0xE000E108);



// ------------------------------  Field Item: NVIC_ISER2_SETENA  ---------------------------------
// SVD Line: 24913

//  <item> SFDITEM_FIELD__NVIC_ISER2_SETENA
//    <name> SETENA </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0xE000E108) SETENA </i>
//    <edit> 
//      <loc> ( (unsigned int)((NVIC_ISER2 >> 0) & 0xFFFFFFFF), ((NVIC_ISER2 = (NVIC_ISER2 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: NVIC_ISER2  -----------------------------------
// SVD Line: 24904

//  <rtree> SFDITEM_REG__NVIC_ISER2
//    <name> ISER2 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0xE000E108) Interrupt Set-Enable Register </i>
//    <loc> ( (unsigned int)((NVIC_ISER2 >> 0) & 0xFFFFFFFF), ((NVIC_ISER2 = (NVIC_ISER2 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__NVIC_ISER2_SETENA </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: NVIC_ICER0  -------------------------------
// SVD Line: 24921

unsigned int NVIC_ICER0 __AT (0xE000E180);



// ------------------------------  Field Item: NVIC_ICER0_CLRENA  ---------------------------------
// SVD Line: 24931

//  <item> SFDITEM_FIELD__NVIC_ICER0_CLRENA
//    <name> CLRENA </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0xE000E180) CLRENA </i>
//    <edit> 
//      <loc> ( (unsigned int)((NVIC_ICER0 >> 0) & 0xFFFFFFFF), ((NVIC_ICER0 = (NVIC_ICER0 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: NVIC_ICER0  -----------------------------------
// SVD Line: 24921

//  <rtree> SFDITEM_REG__NVIC_ICER0
//    <name> ICER0 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0xE000E180) Interrupt Clear-Enable  Register </i>
//    <loc> ( (unsigned int)((NVIC_ICER0 >> 0) & 0xFFFFFFFF), ((NVIC_ICER0 = (NVIC_ICER0 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__NVIC_ICER0_CLRENA </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: NVIC_ICER1  -------------------------------
// SVD Line: 24939

unsigned int NVIC_ICER1 __AT (0xE000E184);



// ------------------------------  Field Item: NVIC_ICER1_CLRENA  ---------------------------------
// SVD Line: 24949

//  <item> SFDITEM_FIELD__NVIC_ICER1_CLRENA
//    <name> CLRENA </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0xE000E184) CLRENA </i>
//    <edit> 
//      <loc> ( (unsigned int)((NVIC_ICER1 >> 0) & 0xFFFFFFFF), ((NVIC_ICER1 = (NVIC_ICER1 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: NVIC_ICER1  -----------------------------------
// SVD Line: 24939

//  <rtree> SFDITEM_REG__NVIC_ICER1
//    <name> ICER1 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0xE000E184) Interrupt Clear-Enable  Register </i>
//    <loc> ( (unsigned int)((NVIC_ICER1 >> 0) & 0xFFFFFFFF), ((NVIC_ICER1 = (NVIC_ICER1 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__NVIC_ICER1_CLRENA </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: NVIC_ICER2  -------------------------------
// SVD Line: 24957

unsigned int NVIC_ICER2 __AT (0xE000E188);



// ------------------------------  Field Item: NVIC_ICER2_CLRENA  ---------------------------------
// SVD Line: 24967

//  <item> SFDITEM_FIELD__NVIC_ICER2_CLRENA
//    <name> CLRENA </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0xE000E188) CLRENA </i>
//    <edit> 
//      <loc> ( (unsigned int)((NVIC_ICER2 >> 0) & 0xFFFFFFFF), ((NVIC_ICER2 = (NVIC_ICER2 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: NVIC_ICER2  -----------------------------------
// SVD Line: 24957

//  <rtree> SFDITEM_REG__NVIC_ICER2
//    <name> ICER2 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0xE000E188) Interrupt Clear-Enable  Register </i>
//    <loc> ( (unsigned int)((NVIC_ICER2 >> 0) & 0xFFFFFFFF), ((NVIC_ICER2 = (NVIC_ICER2 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__NVIC_ICER2_CLRENA </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: NVIC_ISPR0  -------------------------------
// SVD Line: 24975

unsigned int NVIC_ISPR0 __AT (0xE000E200);



// -----------------------------  Field Item: NVIC_ISPR0_SETPEND  ---------------------------------
// SVD Line: 24984

//  <item> SFDITEM_FIELD__NVIC_ISPR0_SETPEND
//    <name> SETPEND </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0xE000E200) SETPEND </i>
//    <edit> 
//      <loc> ( (unsigned int)((NVIC_ISPR0 >> 0) & 0xFFFFFFFF), ((NVIC_ISPR0 = (NVIC_ISPR0 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: NVIC_ISPR0  -----------------------------------
// SVD Line: 24975

//  <rtree> SFDITEM_REG__NVIC_ISPR0
//    <name> ISPR0 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0xE000E200) Interrupt Set-Pending Register </i>
//    <loc> ( (unsigned int)((NVIC_ISPR0 >> 0) & 0xFFFFFFFF), ((NVIC_ISPR0 = (NVIC_ISPR0 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__NVIC_ISPR0_SETPEND </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: NVIC_ISPR1  -------------------------------
// SVD Line: 24992

unsigned int NVIC_ISPR1 __AT (0xE000E204);



// -----------------------------  Field Item: NVIC_ISPR1_SETPEND  ---------------------------------
// SVD Line: 25001

//  <item> SFDITEM_FIELD__NVIC_ISPR1_SETPEND
//    <name> SETPEND </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0xE000E204) SETPEND </i>
//    <edit> 
//      <loc> ( (unsigned int)((NVIC_ISPR1 >> 0) & 0xFFFFFFFF), ((NVIC_ISPR1 = (NVIC_ISPR1 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: NVIC_ISPR1  -----------------------------------
// SVD Line: 24992

//  <rtree> SFDITEM_REG__NVIC_ISPR1
//    <name> ISPR1 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0xE000E204) Interrupt Set-Pending Register </i>
//    <loc> ( (unsigned int)((NVIC_ISPR1 >> 0) & 0xFFFFFFFF), ((NVIC_ISPR1 = (NVIC_ISPR1 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__NVIC_ISPR1_SETPEND </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: NVIC_ISPR2  -------------------------------
// SVD Line: 25009

unsigned int NVIC_ISPR2 __AT (0xE000E208);



// -----------------------------  Field Item: NVIC_ISPR2_SETPEND  ---------------------------------
// SVD Line: 25018

//  <item> SFDITEM_FIELD__NVIC_ISPR2_SETPEND
//    <name> SETPEND </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0xE000E208) SETPEND </i>
//    <edit> 
//      <loc> ( (unsigned int)((NVIC_ISPR2 >> 0) & 0xFFFFFFFF), ((NVIC_ISPR2 = (NVIC_ISPR2 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: NVIC_ISPR2  -----------------------------------
// SVD Line: 25009

//  <rtree> SFDITEM_REG__NVIC_ISPR2
//    <name> ISPR2 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0xE000E208) Interrupt Set-Pending Register </i>
//    <loc> ( (unsigned int)((NVIC_ISPR2 >> 0) & 0xFFFFFFFF), ((NVIC_ISPR2 = (NVIC_ISPR2 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__NVIC_ISPR2_SETPEND </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: NVIC_ICPR0  -------------------------------
// SVD Line: 25026

unsigned int NVIC_ICPR0 __AT (0xE000E280);



// -----------------------------  Field Item: NVIC_ICPR0_CLRPEND  ---------------------------------
// SVD Line: 25036

//  <item> SFDITEM_FIELD__NVIC_ICPR0_CLRPEND
//    <name> CLRPEND </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0xE000E280) CLRPEND </i>
//    <edit> 
//      <loc> ( (unsigned int)((NVIC_ICPR0 >> 0) & 0xFFFFFFFF), ((NVIC_ICPR0 = (NVIC_ICPR0 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: NVIC_ICPR0  -----------------------------------
// SVD Line: 25026

//  <rtree> SFDITEM_REG__NVIC_ICPR0
//    <name> ICPR0 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0xE000E280) Interrupt Clear-Pending  Register </i>
//    <loc> ( (unsigned int)((NVIC_ICPR0 >> 0) & 0xFFFFFFFF), ((NVIC_ICPR0 = (NVIC_ICPR0 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__NVIC_ICPR0_CLRPEND </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: NVIC_ICPR1  -------------------------------
// SVD Line: 25044

unsigned int NVIC_ICPR1 __AT (0xE000E284);



// -----------------------------  Field Item: NVIC_ICPR1_CLRPEND  ---------------------------------
// SVD Line: 25054

//  <item> SFDITEM_FIELD__NVIC_ICPR1_CLRPEND
//    <name> CLRPEND </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0xE000E284) CLRPEND </i>
//    <edit> 
//      <loc> ( (unsigned int)((NVIC_ICPR1 >> 0) & 0xFFFFFFFF), ((NVIC_ICPR1 = (NVIC_ICPR1 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: NVIC_ICPR1  -----------------------------------
// SVD Line: 25044

//  <rtree> SFDITEM_REG__NVIC_ICPR1
//    <name> ICPR1 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0xE000E284) Interrupt Clear-Pending  Register </i>
//    <loc> ( (unsigned int)((NVIC_ICPR1 >> 0) & 0xFFFFFFFF), ((NVIC_ICPR1 = (NVIC_ICPR1 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__NVIC_ICPR1_CLRPEND </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: NVIC_ICPR2  -------------------------------
// SVD Line: 25062

unsigned int NVIC_ICPR2 __AT (0xE000E288);



// -----------------------------  Field Item: NVIC_ICPR2_CLRPEND  ---------------------------------
// SVD Line: 25072

//  <item> SFDITEM_FIELD__NVIC_ICPR2_CLRPEND
//    <name> CLRPEND </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0xE000E288) CLRPEND </i>
//    <edit> 
//      <loc> ( (unsigned int)((NVIC_ICPR2 >> 0) & 0xFFFFFFFF), ((NVIC_ICPR2 = (NVIC_ICPR2 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: NVIC_ICPR2  -----------------------------------
// SVD Line: 25062

//  <rtree> SFDITEM_REG__NVIC_ICPR2
//    <name> ICPR2 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0xE000E288) Interrupt Clear-Pending  Register </i>
//    <loc> ( (unsigned int)((NVIC_ICPR2 >> 0) & 0xFFFFFFFF), ((NVIC_ICPR2 = (NVIC_ICPR2 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__NVIC_ICPR2_CLRPEND </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: NVIC_IABR0  -------------------------------
// SVD Line: 25080

unsigned int NVIC_IABR0 __AT (0xE000E300);



// ------------------------------  Field Item: NVIC_IABR0_ACTIVE  ---------------------------------
// SVD Line: 25089

//  <item> SFDITEM_FIELD__NVIC_IABR0_ACTIVE
//    <name> ACTIVE </name>
//    <r> 
//    <i> [Bits 31..0] RO (@ 0xE000E300) ACTIVE </i>
//    <edit> 
//      <loc> ( (unsigned int)((NVIC_IABR0 >> 0) & 0xFFFFFFFF) ) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: NVIC_IABR0  -----------------------------------
// SVD Line: 25080

//  <rtree> SFDITEM_REG__NVIC_IABR0
//    <name> IABR0 </name>
//    <r> 
//    <i> [Bits 31..0] RO (@ 0xE000E300) Interrupt Active Bit Register </i>
//    <loc> ( (unsigned int)((NVIC_IABR0 >> 0) & 0xFFFFFFFF) ) </loc>
//    <item> SFDITEM_FIELD__NVIC_IABR0_ACTIVE </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: NVIC_IABR1  -------------------------------
// SVD Line: 25097

unsigned int NVIC_IABR1 __AT (0xE000E304);



// ------------------------------  Field Item: NVIC_IABR1_ACTIVE  ---------------------------------
// SVD Line: 25106

//  <item> SFDITEM_FIELD__NVIC_IABR1_ACTIVE
//    <name> ACTIVE </name>
//    <r> 
//    <i> [Bits 31..0] RO (@ 0xE000E304) ACTIVE </i>
//    <edit> 
//      <loc> ( (unsigned int)((NVIC_IABR1 >> 0) & 0xFFFFFFFF) ) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: NVIC_IABR1  -----------------------------------
// SVD Line: 25097

//  <rtree> SFDITEM_REG__NVIC_IABR1
//    <name> IABR1 </name>
//    <r> 
//    <i> [Bits 31..0] RO (@ 0xE000E304) Interrupt Active Bit Register </i>
//    <loc> ( (unsigned int)((NVIC_IABR1 >> 0) & 0xFFFFFFFF) ) </loc>
//    <item> SFDITEM_FIELD__NVIC_IABR1_ACTIVE </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: NVIC_IABR2  -------------------------------
// SVD Line: 25114

unsigned int NVIC_IABR2 __AT (0xE000E308);



// ------------------------------  Field Item: NVIC_IABR2_ACTIVE  ---------------------------------
// SVD Line: 25123

//  <item> SFDITEM_FIELD__NVIC_IABR2_ACTIVE
//    <name> ACTIVE </name>
//    <r> 
//    <i> [Bits 31..0] RO (@ 0xE000E308) ACTIVE </i>
//    <edit> 
//      <loc> ( (unsigned int)((NVIC_IABR2 >> 0) & 0xFFFFFFFF) ) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: NVIC_IABR2  -----------------------------------
// SVD Line: 25114

//  <rtree> SFDITEM_REG__NVIC_IABR2
//    <name> IABR2 </name>
//    <r> 
//    <i> [Bits 31..0] RO (@ 0xE000E308) Interrupt Active Bit Register </i>
//    <loc> ( (unsigned int)((NVIC_IABR2 >> 0) & 0xFFFFFFFF) ) </loc>
//    <item> SFDITEM_FIELD__NVIC_IABR2_ACTIVE </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: NVIC_IPR0  --------------------------------
// SVD Line: 25131

unsigned int NVIC_IPR0 __AT (0xE000E400);



// ------------------------------  Field Item: NVIC_IPR0_IPR_N0  ----------------------------------
// SVD Line: 25140

//  <item> SFDITEM_FIELD__NVIC_IPR0_IPR_N0
//    <name> IPR_N0 </name>
//    <rw> 
//    <i> [Bits 7..0] RW (@ 0xE000E400) IPR_N0 </i>
//    <edit> 
//      <loc> ( (unsigned char)((NVIC_IPR0 >> 0) & 0xFF), ((NVIC_IPR0 = (NVIC_IPR0 & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: NVIC_IPR0_IPR_N1  ----------------------------------
// SVD Line: 25146

//  <item> SFDITEM_FIELD__NVIC_IPR0_IPR_N1
//    <name> IPR_N1 </name>
//    <rw> 
//    <i> [Bits 15..8] RW (@ 0xE000E400) IPR_N1 </i>
//    <edit> 
//      <loc> ( (unsigned char)((NVIC_IPR0 >> 8) & 0xFF), ((NVIC_IPR0 = (NVIC_IPR0 & ~(0xFFUL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: NVIC_IPR0_IPR_N2  ----------------------------------
// SVD Line: 25152

//  <item> SFDITEM_FIELD__NVIC_IPR0_IPR_N2
//    <name> IPR_N2 </name>
//    <rw> 
//    <i> [Bits 23..16] RW (@ 0xE000E400) IPR_N2 </i>
//    <edit> 
//      <loc> ( (unsigned char)((NVIC_IPR0 >> 16) & 0xFF), ((NVIC_IPR0 = (NVIC_IPR0 & ~(0xFFUL << 16 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 16 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: NVIC_IPR0_IPR_N3  ----------------------------------
// SVD Line: 25158

//  <item> SFDITEM_FIELD__NVIC_IPR0_IPR_N3
//    <name> IPR_N3 </name>
//    <rw> 
//    <i> [Bits 31..24] RW (@ 0xE000E400) IPR_N3 </i>
//    <edit> 
//      <loc> ( (unsigned char)((NVIC_IPR0 >> 24) & 0xFF), ((NVIC_IPR0 = (NVIC_IPR0 & ~(0xFFUL << 24 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 24 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Register RTree: NVIC_IPR0  -----------------------------------
// SVD Line: 25131

//  <rtree> SFDITEM_REG__NVIC_IPR0
//    <name> IPR0 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0xE000E400) Interrupt Priority Register </i>
//    <loc> ( (unsigned int)((NVIC_IPR0 >> 0) & 0xFFFFFFFF), ((NVIC_IPR0 = (NVIC_IPR0 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__NVIC_IPR0_IPR_N0 </item>
//    <item> SFDITEM_FIELD__NVIC_IPR0_IPR_N1 </item>
//    <item> SFDITEM_FIELD__NVIC_IPR0_IPR_N2 </item>
//    <item> SFDITEM_FIELD__NVIC_IPR0_IPR_N3 </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: NVIC_IPR1  --------------------------------
// SVD Line: 25166

unsigned int NVIC_IPR1 __AT (0xE000E404);



// ------------------------------  Field Item: NVIC_IPR1_IPR_N0  ----------------------------------
// SVD Line: 25175

//  <item> SFDITEM_FIELD__NVIC_IPR1_IPR_N0
//    <name> IPR_N0 </name>
//    <rw> 
//    <i> [Bits 7..0] RW (@ 0xE000E404) IPR_N0 </i>
//    <edit> 
//      <loc> ( (unsigned char)((NVIC_IPR1 >> 0) & 0xFF), ((NVIC_IPR1 = (NVIC_IPR1 & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: NVIC_IPR1_IPR_N1  ----------------------------------
// SVD Line: 25181

//  <item> SFDITEM_FIELD__NVIC_IPR1_IPR_N1
//    <name> IPR_N1 </name>
//    <rw> 
//    <i> [Bits 15..8] RW (@ 0xE000E404) IPR_N1 </i>
//    <edit> 
//      <loc> ( (unsigned char)((NVIC_IPR1 >> 8) & 0xFF), ((NVIC_IPR1 = (NVIC_IPR1 & ~(0xFFUL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: NVIC_IPR1_IPR_N2  ----------------------------------
// SVD Line: 25187

//  <item> SFDITEM_FIELD__NVIC_IPR1_IPR_N2
//    <name> IPR_N2 </name>
//    <rw> 
//    <i> [Bits 23..16] RW (@ 0xE000E404) IPR_N2 </i>
//    <edit> 
//      <loc> ( (unsigned char)((NVIC_IPR1 >> 16) & 0xFF), ((NVIC_IPR1 = (NVIC_IPR1 & ~(0xFFUL << 16 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 16 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: NVIC_IPR1_IPR_N3  ----------------------------------
// SVD Line: 25193

//  <item> SFDITEM_FIELD__NVIC_IPR1_IPR_N3
//    <name> IPR_N3 </name>
//    <rw> 
//    <i> [Bits 31..24] RW (@ 0xE000E404) IPR_N3 </i>
//    <edit> 
//      <loc> ( (unsigned char)((NVIC_IPR1 >> 24) & 0xFF), ((NVIC_IPR1 = (NVIC_IPR1 & ~(0xFFUL << 24 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 24 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Register RTree: NVIC_IPR1  -----------------------------------
// SVD Line: 25166

//  <rtree> SFDITEM_REG__NVIC_IPR1
//    <name> IPR1 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0xE000E404) Interrupt Priority Register </i>
//    <loc> ( (unsigned int)((NVIC_IPR1 >> 0) & 0xFFFFFFFF), ((NVIC_IPR1 = (NVIC_IPR1 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__NVIC_IPR1_IPR_N0 </item>
//    <item> SFDITEM_FIELD__NVIC_IPR1_IPR_N1 </item>
//    <item> SFDITEM_FIELD__NVIC_IPR1_IPR_N2 </item>
//    <item> SFDITEM_FIELD__NVIC_IPR1_IPR_N3 </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: NVIC_IPR2  --------------------------------
// SVD Line: 25201

unsigned int NVIC_IPR2 __AT (0xE000E408);



// ------------------------------  Field Item: NVIC_IPR2_IPR_N0  ----------------------------------
// SVD Line: 25210

//  <item> SFDITEM_FIELD__NVIC_IPR2_IPR_N0
//    <name> IPR_N0 </name>
//    <rw> 
//    <i> [Bits 7..0] RW (@ 0xE000E408) IPR_N0 </i>
//    <edit> 
//      <loc> ( (unsigned char)((NVIC_IPR2 >> 0) & 0xFF), ((NVIC_IPR2 = (NVIC_IPR2 & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: NVIC_IPR2_IPR_N1  ----------------------------------
// SVD Line: 25216

//  <item> SFDITEM_FIELD__NVIC_IPR2_IPR_N1
//    <name> IPR_N1 </name>
//    <rw> 
//    <i> [Bits 15..8] RW (@ 0xE000E408) IPR_N1 </i>
//    <edit> 
//      <loc> ( (unsigned char)((NVIC_IPR2 >> 8) & 0xFF), ((NVIC_IPR2 = (NVIC_IPR2 & ~(0xFFUL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: NVIC_IPR2_IPR_N2  ----------------------------------
// SVD Line: 25222

//  <item> SFDITEM_FIELD__NVIC_IPR2_IPR_N2
//    <name> IPR_N2 </name>
//    <rw> 
//    <i> [Bits 23..16] RW (@ 0xE000E408) IPR_N2 </i>
//    <edit> 
//      <loc> ( (unsigned char)((NVIC_IPR2 >> 16) & 0xFF), ((NVIC_IPR2 = (NVIC_IPR2 & ~(0xFFUL << 16 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 16 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: NVIC_IPR2_IPR_N3  ----------------------------------
// SVD Line: 25228

//  <item> SFDITEM_FIELD__NVIC_IPR2_IPR_N3
//    <name> IPR_N3 </name>
//    <rw> 
//    <i> [Bits 31..24] RW (@ 0xE000E408) IPR_N3 </i>
//    <edit> 
//      <loc> ( (unsigned char)((NVIC_IPR2 >> 24) & 0xFF), ((NVIC_IPR2 = (NVIC_IPR2 & ~(0xFFUL << 24 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 24 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Register RTree: NVIC_IPR2  -----------------------------------
// SVD Line: 25201

//  <rtree> SFDITEM_REG__NVIC_IPR2
//    <name> IPR2 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0xE000E408) Interrupt Priority Register </i>
//    <loc> ( (unsigned int)((NVIC_IPR2 >> 0) & 0xFFFFFFFF), ((NVIC_IPR2 = (NVIC_IPR2 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__NVIC_IPR2_IPR_N0 </item>
//    <item> SFDITEM_FIELD__NVIC_IPR2_IPR_N1 </item>
//    <item> SFDITEM_FIELD__NVIC_IPR2_IPR_N2 </item>
//    <item> SFDITEM_FIELD__NVIC_IPR2_IPR_N3 </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: NVIC_IPR3  --------------------------------
// SVD Line: 25236

unsigned int NVIC_IPR3 __AT (0xE000E40C);



// ------------------------------  Field Item: NVIC_IPR3_IPR_N0  ----------------------------------
// SVD Line: 25245

//  <item> SFDITEM_FIELD__NVIC_IPR3_IPR_N0
//    <name> IPR_N0 </name>
//    <rw> 
//    <i> [Bits 7..0] RW (@ 0xE000E40C) IPR_N0 </i>
//    <edit> 
//      <loc> ( (unsigned char)((NVIC_IPR3 >> 0) & 0xFF), ((NVIC_IPR3 = (NVIC_IPR3 & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: NVIC_IPR3_IPR_N1  ----------------------------------
// SVD Line: 25251

//  <item> SFDITEM_FIELD__NVIC_IPR3_IPR_N1
//    <name> IPR_N1 </name>
//    <rw> 
//    <i> [Bits 15..8] RW (@ 0xE000E40C) IPR_N1 </i>
//    <edit> 
//      <loc> ( (unsigned char)((NVIC_IPR3 >> 8) & 0xFF), ((NVIC_IPR3 = (NVIC_IPR3 & ~(0xFFUL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: NVIC_IPR3_IPR_N2  ----------------------------------
// SVD Line: 25257

//  <item> SFDITEM_FIELD__NVIC_IPR3_IPR_N2
//    <name> IPR_N2 </name>
//    <rw> 
//    <i> [Bits 23..16] RW (@ 0xE000E40C) IPR_N2 </i>
//    <edit> 
//      <loc> ( (unsigned char)((NVIC_IPR3 >> 16) & 0xFF), ((NVIC_IPR3 = (NVIC_IPR3 & ~(0xFFUL << 16 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 16 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: NVIC_IPR3_IPR_N3  ----------------------------------
// SVD Line: 25263

//  <item> SFDITEM_FIELD__NVIC_IPR3_IPR_N3
//    <name> IPR_N3 </name>
//    <rw> 
//    <i> [Bits 31..24] RW (@ 0xE000E40C) IPR_N3 </i>
//    <edit> 
//      <loc> ( (unsigned char)((NVIC_IPR3 >> 24) & 0xFF), ((NVIC_IPR3 = (NVIC_IPR3 & ~(0xFFUL << 24 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 24 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Register RTree: NVIC_IPR3  -----------------------------------
// SVD Line: 25236

//  <rtree> SFDITEM_REG__NVIC_IPR3
//    <name> IPR3 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0xE000E40C) Interrupt Priority Register </i>
//    <loc> ( (unsigned int)((NVIC_IPR3 >> 0) & 0xFFFFFFFF), ((NVIC_IPR3 = (NVIC_IPR3 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__NVIC_IPR3_IPR_N0 </item>
//    <item> SFDITEM_FIELD__NVIC_IPR3_IPR_N1 </item>
//    <item> SFDITEM_FIELD__NVIC_IPR3_IPR_N2 </item>
//    <item> SFDITEM_FIELD__NVIC_IPR3_IPR_N3 </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: NVIC_IPR4  --------------------------------
// SVD Line: 25271

unsigned int NVIC_IPR4 __AT (0xE000E410);



// ------------------------------  Field Item: NVIC_IPR4_IPR_N0  ----------------------------------
// SVD Line: 25280

//  <item> SFDITEM_FIELD__NVIC_IPR4_IPR_N0
//    <name> IPR_N0 </name>
//    <rw> 
//    <i> [Bits 7..0] RW (@ 0xE000E410) IPR_N0 </i>
//    <edit> 
//      <loc> ( (unsigned char)((NVIC_IPR4 >> 0) & 0xFF), ((NVIC_IPR4 = (NVIC_IPR4 & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: NVIC_IPR4_IPR_N1  ----------------------------------
// SVD Line: 25286

//  <item> SFDITEM_FIELD__NVIC_IPR4_IPR_N1
//    <name> IPR_N1 </name>
//    <rw> 
//    <i> [Bits 15..8] RW (@ 0xE000E410) IPR_N1 </i>
//    <edit> 
//      <loc> ( (unsigned char)((NVIC_IPR4 >> 8) & 0xFF), ((NVIC_IPR4 = (NVIC_IPR4 & ~(0xFFUL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: NVIC_IPR4_IPR_N2  ----------------------------------
// SVD Line: 25292

//  <item> SFDITEM_FIELD__NVIC_IPR4_IPR_N2
//    <name> IPR_N2 </name>
//    <rw> 
//    <i> [Bits 23..16] RW (@ 0xE000E410) IPR_N2 </i>
//    <edit> 
//      <loc> ( (unsigned char)((NVIC_IPR4 >> 16) & 0xFF), ((NVIC_IPR4 = (NVIC_IPR4 & ~(0xFFUL << 16 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 16 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: NVIC_IPR4_IPR_N3  ----------------------------------
// SVD Line: 25298

//  <item> SFDITEM_FIELD__NVIC_IPR4_IPR_N3
//    <name> IPR_N3 </name>
//    <rw> 
//    <i> [Bits 31..24] RW (@ 0xE000E410) IPR_N3 </i>
//    <edit> 
//      <loc> ( (unsigned char)((NVIC_IPR4 >> 24) & 0xFF), ((NVIC_IPR4 = (NVIC_IPR4 & ~(0xFFUL << 24 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 24 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Register RTree: NVIC_IPR4  -----------------------------------
// SVD Line: 25271

//  <rtree> SFDITEM_REG__NVIC_IPR4
//    <name> IPR4 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0xE000E410) Interrupt Priority Register </i>
//    <loc> ( (unsigned int)((NVIC_IPR4 >> 0) & 0xFFFFFFFF), ((NVIC_IPR4 = (NVIC_IPR4 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__NVIC_IPR4_IPR_N0 </item>
//    <item> SFDITEM_FIELD__NVIC_IPR4_IPR_N1 </item>
//    <item> SFDITEM_FIELD__NVIC_IPR4_IPR_N2 </item>
//    <item> SFDITEM_FIELD__NVIC_IPR4_IPR_N3 </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: NVIC_IPR5  --------------------------------
// SVD Line: 25306

unsigned int NVIC_IPR5 __AT (0xE000E414);



// ------------------------------  Field Item: NVIC_IPR5_IPR_N0  ----------------------------------
// SVD Line: 25315

//  <item> SFDITEM_FIELD__NVIC_IPR5_IPR_N0
//    <name> IPR_N0 </name>
//    <rw> 
//    <i> [Bits 7..0] RW (@ 0xE000E414) IPR_N0 </i>
//    <edit> 
//      <loc> ( (unsigned char)((NVIC_IPR5 >> 0) & 0xFF), ((NVIC_IPR5 = (NVIC_IPR5 & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: NVIC_IPR5_IPR_N1  ----------------------------------
// SVD Line: 25321

//  <item> SFDITEM_FIELD__NVIC_IPR5_IPR_N1
//    <name> IPR_N1 </name>
//    <rw> 
//    <i> [Bits 15..8] RW (@ 0xE000E414) IPR_N1 </i>
//    <edit> 
//      <loc> ( (unsigned char)((NVIC_IPR5 >> 8) & 0xFF), ((NVIC_IPR5 = (NVIC_IPR5 & ~(0xFFUL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: NVIC_IPR5_IPR_N2  ----------------------------------
// SVD Line: 25327

//  <item> SFDITEM_FIELD__NVIC_IPR5_IPR_N2
//    <name> IPR_N2 </name>
//    <rw> 
//    <i> [Bits 23..16] RW (@ 0xE000E414) IPR_N2 </i>
//    <edit> 
//      <loc> ( (unsigned char)((NVIC_IPR5 >> 16) & 0xFF), ((NVIC_IPR5 = (NVIC_IPR5 & ~(0xFFUL << 16 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 16 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: NVIC_IPR5_IPR_N3  ----------------------------------
// SVD Line: 25333

//  <item> SFDITEM_FIELD__NVIC_IPR5_IPR_N3
//    <name> IPR_N3 </name>
//    <rw> 
//    <i> [Bits 31..24] RW (@ 0xE000E414) IPR_N3 </i>
//    <edit> 
//      <loc> ( (unsigned char)((NVIC_IPR5 >> 24) & 0xFF), ((NVIC_IPR5 = (NVIC_IPR5 & ~(0xFFUL << 24 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 24 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Register RTree: NVIC_IPR5  -----------------------------------
// SVD Line: 25306

//  <rtree> SFDITEM_REG__NVIC_IPR5
//    <name> IPR5 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0xE000E414) Interrupt Priority Register </i>
//    <loc> ( (unsigned int)((NVIC_IPR5 >> 0) & 0xFFFFFFFF), ((NVIC_IPR5 = (NVIC_IPR5 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__NVIC_IPR5_IPR_N0 </item>
//    <item> SFDITEM_FIELD__NVIC_IPR5_IPR_N1 </item>
//    <item> SFDITEM_FIELD__NVIC_IPR5_IPR_N2 </item>
//    <item> SFDITEM_FIELD__NVIC_IPR5_IPR_N3 </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: NVIC_IPR6  --------------------------------
// SVD Line: 25341

unsigned int NVIC_IPR6 __AT (0xE000E418);



// ------------------------------  Field Item: NVIC_IPR6_IPR_N0  ----------------------------------
// SVD Line: 25350

//  <item> SFDITEM_FIELD__NVIC_IPR6_IPR_N0
//    <name> IPR_N0 </name>
//    <rw> 
//    <i> [Bits 7..0] RW (@ 0xE000E418) IPR_N0 </i>
//    <edit> 
//      <loc> ( (unsigned char)((NVIC_IPR6 >> 0) & 0xFF), ((NVIC_IPR6 = (NVIC_IPR6 & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: NVIC_IPR6_IPR_N1  ----------------------------------
// SVD Line: 25356

//  <item> SFDITEM_FIELD__NVIC_IPR6_IPR_N1
//    <name> IPR_N1 </name>
//    <rw> 
//    <i> [Bits 15..8] RW (@ 0xE000E418) IPR_N1 </i>
//    <edit> 
//      <loc> ( (unsigned char)((NVIC_IPR6 >> 8) & 0xFF), ((NVIC_IPR6 = (NVIC_IPR6 & ~(0xFFUL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: NVIC_IPR6_IPR_N2  ----------------------------------
// SVD Line: 25362

//  <item> SFDITEM_FIELD__NVIC_IPR6_IPR_N2
//    <name> IPR_N2 </name>
//    <rw> 
//    <i> [Bits 23..16] RW (@ 0xE000E418) IPR_N2 </i>
//    <edit> 
//      <loc> ( (unsigned char)((NVIC_IPR6 >> 16) & 0xFF), ((NVIC_IPR6 = (NVIC_IPR6 & ~(0xFFUL << 16 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 16 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: NVIC_IPR6_IPR_N3  ----------------------------------
// SVD Line: 25368

//  <item> SFDITEM_FIELD__NVIC_IPR6_IPR_N3
//    <name> IPR_N3 </name>
//    <rw> 
//    <i> [Bits 31..24] RW (@ 0xE000E418) IPR_N3 </i>
//    <edit> 
//      <loc> ( (unsigned char)((NVIC_IPR6 >> 24) & 0xFF), ((NVIC_IPR6 = (NVIC_IPR6 & ~(0xFFUL << 24 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 24 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Register RTree: NVIC_IPR6  -----------------------------------
// SVD Line: 25341

//  <rtree> SFDITEM_REG__NVIC_IPR6
//    <name> IPR6 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0xE000E418) Interrupt Priority Register </i>
//    <loc> ( (unsigned int)((NVIC_IPR6 >> 0) & 0xFFFFFFFF), ((NVIC_IPR6 = (NVIC_IPR6 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__NVIC_IPR6_IPR_N0 </item>
//    <item> SFDITEM_FIELD__NVIC_IPR6_IPR_N1 </item>
//    <item> SFDITEM_FIELD__NVIC_IPR6_IPR_N2 </item>
//    <item> SFDITEM_FIELD__NVIC_IPR6_IPR_N3 </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: NVIC_IPR7  --------------------------------
// SVD Line: 25376

unsigned int NVIC_IPR7 __AT (0xE000E41C);



// ------------------------------  Field Item: NVIC_IPR7_IPR_N0  ----------------------------------
// SVD Line: 25385

//  <item> SFDITEM_FIELD__NVIC_IPR7_IPR_N0
//    <name> IPR_N0 </name>
//    <rw> 
//    <i> [Bits 7..0] RW (@ 0xE000E41C) IPR_N0 </i>
//    <edit> 
//      <loc> ( (unsigned char)((NVIC_IPR7 >> 0) & 0xFF), ((NVIC_IPR7 = (NVIC_IPR7 & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: NVIC_IPR7_IPR_N1  ----------------------------------
// SVD Line: 25391

//  <item> SFDITEM_FIELD__NVIC_IPR7_IPR_N1
//    <name> IPR_N1 </name>
//    <rw> 
//    <i> [Bits 15..8] RW (@ 0xE000E41C) IPR_N1 </i>
//    <edit> 
//      <loc> ( (unsigned char)((NVIC_IPR7 >> 8) & 0xFF), ((NVIC_IPR7 = (NVIC_IPR7 & ~(0xFFUL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: NVIC_IPR7_IPR_N2  ----------------------------------
// SVD Line: 25397

//  <item> SFDITEM_FIELD__NVIC_IPR7_IPR_N2
//    <name> IPR_N2 </name>
//    <rw> 
//    <i> [Bits 23..16] RW (@ 0xE000E41C) IPR_N2 </i>
//    <edit> 
//      <loc> ( (unsigned char)((NVIC_IPR7 >> 16) & 0xFF), ((NVIC_IPR7 = (NVIC_IPR7 & ~(0xFFUL << 16 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 16 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: NVIC_IPR7_IPR_N3  ----------------------------------
// SVD Line: 25403

//  <item> SFDITEM_FIELD__NVIC_IPR7_IPR_N3
//    <name> IPR_N3 </name>
//    <rw> 
//    <i> [Bits 31..24] RW (@ 0xE000E41C) IPR_N3 </i>
//    <edit> 
//      <loc> ( (unsigned char)((NVIC_IPR7 >> 24) & 0xFF), ((NVIC_IPR7 = (NVIC_IPR7 & ~(0xFFUL << 24 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 24 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Register RTree: NVIC_IPR7  -----------------------------------
// SVD Line: 25376

//  <rtree> SFDITEM_REG__NVIC_IPR7
//    <name> IPR7 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0xE000E41C) Interrupt Priority Register </i>
//    <loc> ( (unsigned int)((NVIC_IPR7 >> 0) & 0xFFFFFFFF), ((NVIC_IPR7 = (NVIC_IPR7 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__NVIC_IPR7_IPR_N0 </item>
//    <item> SFDITEM_FIELD__NVIC_IPR7_IPR_N1 </item>
//    <item> SFDITEM_FIELD__NVIC_IPR7_IPR_N2 </item>
//    <item> SFDITEM_FIELD__NVIC_IPR7_IPR_N3 </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: NVIC_IPR8  --------------------------------
// SVD Line: 25411

unsigned int NVIC_IPR8 __AT (0xE000E420);



// ------------------------------  Field Item: NVIC_IPR8_IPR_N0  ----------------------------------
// SVD Line: 25420

//  <item> SFDITEM_FIELD__NVIC_IPR8_IPR_N0
//    <name> IPR_N0 </name>
//    <rw> 
//    <i> [Bits 7..0] RW (@ 0xE000E420) IPR_N0 </i>
//    <edit> 
//      <loc> ( (unsigned char)((NVIC_IPR8 >> 0) & 0xFF), ((NVIC_IPR8 = (NVIC_IPR8 & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: NVIC_IPR8_IPR_N1  ----------------------------------
// SVD Line: 25426

//  <item> SFDITEM_FIELD__NVIC_IPR8_IPR_N1
//    <name> IPR_N1 </name>
//    <rw> 
//    <i> [Bits 15..8] RW (@ 0xE000E420) IPR_N1 </i>
//    <edit> 
//      <loc> ( (unsigned char)((NVIC_IPR8 >> 8) & 0xFF), ((NVIC_IPR8 = (NVIC_IPR8 & ~(0xFFUL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: NVIC_IPR8_IPR_N2  ----------------------------------
// SVD Line: 25432

//  <item> SFDITEM_FIELD__NVIC_IPR8_IPR_N2
//    <name> IPR_N2 </name>
//    <rw> 
//    <i> [Bits 23..16] RW (@ 0xE000E420) IPR_N2 </i>
//    <edit> 
//      <loc> ( (unsigned char)((NVIC_IPR8 >> 16) & 0xFF), ((NVIC_IPR8 = (NVIC_IPR8 & ~(0xFFUL << 16 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 16 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: NVIC_IPR8_IPR_N3  ----------------------------------
// SVD Line: 25438

//  <item> SFDITEM_FIELD__NVIC_IPR8_IPR_N3
//    <name> IPR_N3 </name>
//    <rw> 
//    <i> [Bits 31..24] RW (@ 0xE000E420) IPR_N3 </i>
//    <edit> 
//      <loc> ( (unsigned char)((NVIC_IPR8 >> 24) & 0xFF), ((NVIC_IPR8 = (NVIC_IPR8 & ~(0xFFUL << 24 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 24 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Register RTree: NVIC_IPR8  -----------------------------------
// SVD Line: 25411

//  <rtree> SFDITEM_REG__NVIC_IPR8
//    <name> IPR8 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0xE000E420) Interrupt Priority Register </i>
//    <loc> ( (unsigned int)((NVIC_IPR8 >> 0) & 0xFFFFFFFF), ((NVIC_IPR8 = (NVIC_IPR8 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__NVIC_IPR8_IPR_N0 </item>
//    <item> SFDITEM_FIELD__NVIC_IPR8_IPR_N1 </item>
//    <item> SFDITEM_FIELD__NVIC_IPR8_IPR_N2 </item>
//    <item> SFDITEM_FIELD__NVIC_IPR8_IPR_N3 </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: NVIC_IPR9  --------------------------------
// SVD Line: 25446

unsigned int NVIC_IPR9 __AT (0xE000E424);



// ------------------------------  Field Item: NVIC_IPR9_IPR_N0  ----------------------------------
// SVD Line: 25455

//  <item> SFDITEM_FIELD__NVIC_IPR9_IPR_N0
//    <name> IPR_N0 </name>
//    <rw> 
//    <i> [Bits 7..0] RW (@ 0xE000E424) IPR_N0 </i>
//    <edit> 
//      <loc> ( (unsigned char)((NVIC_IPR9 >> 0) & 0xFF), ((NVIC_IPR9 = (NVIC_IPR9 & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: NVIC_IPR9_IPR_N1  ----------------------------------
// SVD Line: 25461

//  <item> SFDITEM_FIELD__NVIC_IPR9_IPR_N1
//    <name> IPR_N1 </name>
//    <rw> 
//    <i> [Bits 15..8] RW (@ 0xE000E424) IPR_N1 </i>
//    <edit> 
//      <loc> ( (unsigned char)((NVIC_IPR9 >> 8) & 0xFF), ((NVIC_IPR9 = (NVIC_IPR9 & ~(0xFFUL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: NVIC_IPR9_IPR_N2  ----------------------------------
// SVD Line: 25467

//  <item> SFDITEM_FIELD__NVIC_IPR9_IPR_N2
//    <name> IPR_N2 </name>
//    <rw> 
//    <i> [Bits 23..16] RW (@ 0xE000E424) IPR_N2 </i>
//    <edit> 
//      <loc> ( (unsigned char)((NVIC_IPR9 >> 16) & 0xFF), ((NVIC_IPR9 = (NVIC_IPR9 & ~(0xFFUL << 16 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 16 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: NVIC_IPR9_IPR_N3  ----------------------------------
// SVD Line: 25473

//  <item> SFDITEM_FIELD__NVIC_IPR9_IPR_N3
//    <name> IPR_N3 </name>
//    <rw> 
//    <i> [Bits 31..24] RW (@ 0xE000E424) IPR_N3 </i>
//    <edit> 
//      <loc> ( (unsigned char)((NVIC_IPR9 >> 24) & 0xFF), ((NVIC_IPR9 = (NVIC_IPR9 & ~(0xFFUL << 24 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 24 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Register RTree: NVIC_IPR9  -----------------------------------
// SVD Line: 25446

//  <rtree> SFDITEM_REG__NVIC_IPR9
//    <name> IPR9 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0xE000E424) Interrupt Priority Register </i>
//    <loc> ( (unsigned int)((NVIC_IPR9 >> 0) & 0xFFFFFFFF), ((NVIC_IPR9 = (NVIC_IPR9 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__NVIC_IPR9_IPR_N0 </item>
//    <item> SFDITEM_FIELD__NVIC_IPR9_IPR_N1 </item>
//    <item> SFDITEM_FIELD__NVIC_IPR9_IPR_N2 </item>
//    <item> SFDITEM_FIELD__NVIC_IPR9_IPR_N3 </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: NVIC_IPR10  -------------------------------
// SVD Line: 25481

unsigned int NVIC_IPR10 __AT (0xE000E428);



// ------------------------------  Field Item: NVIC_IPR10_IPR_N0  ---------------------------------
// SVD Line: 25490

//  <item> SFDITEM_FIELD__NVIC_IPR10_IPR_N0
//    <name> IPR_N0 </name>
//    <rw> 
//    <i> [Bits 7..0] RW (@ 0xE000E428) IPR_N0 </i>
//    <edit> 
//      <loc> ( (unsigned char)((NVIC_IPR10 >> 0) & 0xFF), ((NVIC_IPR10 = (NVIC_IPR10 & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: NVIC_IPR10_IPR_N1  ---------------------------------
// SVD Line: 25496

//  <item> SFDITEM_FIELD__NVIC_IPR10_IPR_N1
//    <name> IPR_N1 </name>
//    <rw> 
//    <i> [Bits 15..8] RW (@ 0xE000E428) IPR_N1 </i>
//    <edit> 
//      <loc> ( (unsigned char)((NVIC_IPR10 >> 8) & 0xFF), ((NVIC_IPR10 = (NVIC_IPR10 & ~(0xFFUL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: NVIC_IPR10_IPR_N2  ---------------------------------
// SVD Line: 25502

//  <item> SFDITEM_FIELD__NVIC_IPR10_IPR_N2
//    <name> IPR_N2 </name>
//    <rw> 
//    <i> [Bits 23..16] RW (@ 0xE000E428) IPR_N2 </i>
//    <edit> 
//      <loc> ( (unsigned char)((NVIC_IPR10 >> 16) & 0xFF), ((NVIC_IPR10 = (NVIC_IPR10 & ~(0xFFUL << 16 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 16 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: NVIC_IPR10_IPR_N3  ---------------------------------
// SVD Line: 25508

//  <item> SFDITEM_FIELD__NVIC_IPR10_IPR_N3
//    <name> IPR_N3 </name>
//    <rw> 
//    <i> [Bits 31..24] RW (@ 0xE000E428) IPR_N3 </i>
//    <edit> 
//      <loc> ( (unsigned char)((NVIC_IPR10 >> 24) & 0xFF), ((NVIC_IPR10 = (NVIC_IPR10 & ~(0xFFUL << 24 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 24 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: NVIC_IPR10  -----------------------------------
// SVD Line: 25481

//  <rtree> SFDITEM_REG__NVIC_IPR10
//    <name> IPR10 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0xE000E428) Interrupt Priority Register </i>
//    <loc> ( (unsigned int)((NVIC_IPR10 >> 0) & 0xFFFFFFFF), ((NVIC_IPR10 = (NVIC_IPR10 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__NVIC_IPR10_IPR_N0 </item>
//    <item> SFDITEM_FIELD__NVIC_IPR10_IPR_N1 </item>
//    <item> SFDITEM_FIELD__NVIC_IPR10_IPR_N2 </item>
//    <item> SFDITEM_FIELD__NVIC_IPR10_IPR_N3 </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: NVIC_IPR11  -------------------------------
// SVD Line: 25516

unsigned int NVIC_IPR11 __AT (0xE000E42C);



// ------------------------------  Field Item: NVIC_IPR11_IPR_N0  ---------------------------------
// SVD Line: 25525

//  <item> SFDITEM_FIELD__NVIC_IPR11_IPR_N0
//    <name> IPR_N0 </name>
//    <rw> 
//    <i> [Bits 7..0] RW (@ 0xE000E42C) IPR_N0 </i>
//    <edit> 
//      <loc> ( (unsigned char)((NVIC_IPR11 >> 0) & 0xFF), ((NVIC_IPR11 = (NVIC_IPR11 & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: NVIC_IPR11_IPR_N1  ---------------------------------
// SVD Line: 25531

//  <item> SFDITEM_FIELD__NVIC_IPR11_IPR_N1
//    <name> IPR_N1 </name>
//    <rw> 
//    <i> [Bits 15..8] RW (@ 0xE000E42C) IPR_N1 </i>
//    <edit> 
//      <loc> ( (unsigned char)((NVIC_IPR11 >> 8) & 0xFF), ((NVIC_IPR11 = (NVIC_IPR11 & ~(0xFFUL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: NVIC_IPR11_IPR_N2  ---------------------------------
// SVD Line: 25537

//  <item> SFDITEM_FIELD__NVIC_IPR11_IPR_N2
//    <name> IPR_N2 </name>
//    <rw> 
//    <i> [Bits 23..16] RW (@ 0xE000E42C) IPR_N2 </i>
//    <edit> 
//      <loc> ( (unsigned char)((NVIC_IPR11 >> 16) & 0xFF), ((NVIC_IPR11 = (NVIC_IPR11 & ~(0xFFUL << 16 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 16 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: NVIC_IPR11_IPR_N3  ---------------------------------
// SVD Line: 25543

//  <item> SFDITEM_FIELD__NVIC_IPR11_IPR_N3
//    <name> IPR_N3 </name>
//    <rw> 
//    <i> [Bits 31..24] RW (@ 0xE000E42C) IPR_N3 </i>
//    <edit> 
//      <loc> ( (unsigned char)((NVIC_IPR11 >> 24) & 0xFF), ((NVIC_IPR11 = (NVIC_IPR11 & ~(0xFFUL << 24 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 24 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: NVIC_IPR11  -----------------------------------
// SVD Line: 25516

//  <rtree> SFDITEM_REG__NVIC_IPR11
//    <name> IPR11 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0xE000E42C) Interrupt Priority Register </i>
//    <loc> ( (unsigned int)((NVIC_IPR11 >> 0) & 0xFFFFFFFF), ((NVIC_IPR11 = (NVIC_IPR11 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__NVIC_IPR11_IPR_N0 </item>
//    <item> SFDITEM_FIELD__NVIC_IPR11_IPR_N1 </item>
//    <item> SFDITEM_FIELD__NVIC_IPR11_IPR_N2 </item>
//    <item> SFDITEM_FIELD__NVIC_IPR11_IPR_N3 </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: NVIC_IPR12  -------------------------------
// SVD Line: 25551

unsigned int NVIC_IPR12 __AT (0xE000E430);



// ------------------------------  Field Item: NVIC_IPR12_IPR_N0  ---------------------------------
// SVD Line: 25560

//  <item> SFDITEM_FIELD__NVIC_IPR12_IPR_N0
//    <name> IPR_N0 </name>
//    <rw> 
//    <i> [Bits 7..0] RW (@ 0xE000E430) IPR_N0 </i>
//    <edit> 
//      <loc> ( (unsigned char)((NVIC_IPR12 >> 0) & 0xFF), ((NVIC_IPR12 = (NVIC_IPR12 & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: NVIC_IPR12_IPR_N1  ---------------------------------
// SVD Line: 25566

//  <item> SFDITEM_FIELD__NVIC_IPR12_IPR_N1
//    <name> IPR_N1 </name>
//    <rw> 
//    <i> [Bits 15..8] RW (@ 0xE000E430) IPR_N1 </i>
//    <edit> 
//      <loc> ( (unsigned char)((NVIC_IPR12 >> 8) & 0xFF), ((NVIC_IPR12 = (NVIC_IPR12 & ~(0xFFUL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: NVIC_IPR12_IPR_N2  ---------------------------------
// SVD Line: 25572

//  <item> SFDITEM_FIELD__NVIC_IPR12_IPR_N2
//    <name> IPR_N2 </name>
//    <rw> 
//    <i> [Bits 23..16] RW (@ 0xE000E430) IPR_N2 </i>
//    <edit> 
//      <loc> ( (unsigned char)((NVIC_IPR12 >> 16) & 0xFF), ((NVIC_IPR12 = (NVIC_IPR12 & ~(0xFFUL << 16 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 16 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: NVIC_IPR12_IPR_N3  ---------------------------------
// SVD Line: 25578

//  <item> SFDITEM_FIELD__NVIC_IPR12_IPR_N3
//    <name> IPR_N3 </name>
//    <rw> 
//    <i> [Bits 31..24] RW (@ 0xE000E430) IPR_N3 </i>
//    <edit> 
//      <loc> ( (unsigned char)((NVIC_IPR12 >> 24) & 0xFF), ((NVIC_IPR12 = (NVIC_IPR12 & ~(0xFFUL << 24 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 24 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: NVIC_IPR12  -----------------------------------
// SVD Line: 25551

//  <rtree> SFDITEM_REG__NVIC_IPR12
//    <name> IPR12 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0xE000E430) Interrupt Priority Register </i>
//    <loc> ( (unsigned int)((NVIC_IPR12 >> 0) & 0xFFFFFFFF), ((NVIC_IPR12 = (NVIC_IPR12 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__NVIC_IPR12_IPR_N0 </item>
//    <item> SFDITEM_FIELD__NVIC_IPR12_IPR_N1 </item>
//    <item> SFDITEM_FIELD__NVIC_IPR12_IPR_N2 </item>
//    <item> SFDITEM_FIELD__NVIC_IPR12_IPR_N3 </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: NVIC_IPR13  -------------------------------
// SVD Line: 25586

unsigned int NVIC_IPR13 __AT (0xE000E434);



// ------------------------------  Field Item: NVIC_IPR13_IPR_N0  ---------------------------------
// SVD Line: 25595

//  <item> SFDITEM_FIELD__NVIC_IPR13_IPR_N0
//    <name> IPR_N0 </name>
//    <rw> 
//    <i> [Bits 7..0] RW (@ 0xE000E434) IPR_N0 </i>
//    <edit> 
//      <loc> ( (unsigned char)((NVIC_IPR13 >> 0) & 0xFF), ((NVIC_IPR13 = (NVIC_IPR13 & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: NVIC_IPR13_IPR_N1  ---------------------------------
// SVD Line: 25601

//  <item> SFDITEM_FIELD__NVIC_IPR13_IPR_N1
//    <name> IPR_N1 </name>
//    <rw> 
//    <i> [Bits 15..8] RW (@ 0xE000E434) IPR_N1 </i>
//    <edit> 
//      <loc> ( (unsigned char)((NVIC_IPR13 >> 8) & 0xFF), ((NVIC_IPR13 = (NVIC_IPR13 & ~(0xFFUL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: NVIC_IPR13_IPR_N2  ---------------------------------
// SVD Line: 25607

//  <item> SFDITEM_FIELD__NVIC_IPR13_IPR_N2
//    <name> IPR_N2 </name>
//    <rw> 
//    <i> [Bits 23..16] RW (@ 0xE000E434) IPR_N2 </i>
//    <edit> 
//      <loc> ( (unsigned char)((NVIC_IPR13 >> 16) & 0xFF), ((NVIC_IPR13 = (NVIC_IPR13 & ~(0xFFUL << 16 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 16 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: NVIC_IPR13_IPR_N3  ---------------------------------
// SVD Line: 25613

//  <item> SFDITEM_FIELD__NVIC_IPR13_IPR_N3
//    <name> IPR_N3 </name>
//    <rw> 
//    <i> [Bits 31..24] RW (@ 0xE000E434) IPR_N3 </i>
//    <edit> 
//      <loc> ( (unsigned char)((NVIC_IPR13 >> 24) & 0xFF), ((NVIC_IPR13 = (NVIC_IPR13 & ~(0xFFUL << 24 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 24 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: NVIC_IPR13  -----------------------------------
// SVD Line: 25586

//  <rtree> SFDITEM_REG__NVIC_IPR13
//    <name> IPR13 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0xE000E434) Interrupt Priority Register </i>
//    <loc> ( (unsigned int)((NVIC_IPR13 >> 0) & 0xFFFFFFFF), ((NVIC_IPR13 = (NVIC_IPR13 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__NVIC_IPR13_IPR_N0 </item>
//    <item> SFDITEM_FIELD__NVIC_IPR13_IPR_N1 </item>
//    <item> SFDITEM_FIELD__NVIC_IPR13_IPR_N2 </item>
//    <item> SFDITEM_FIELD__NVIC_IPR13_IPR_N3 </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: NVIC_IPR14  -------------------------------
// SVD Line: 25621

unsigned int NVIC_IPR14 __AT (0xE000E438);



// ------------------------------  Field Item: NVIC_IPR14_IPR_N0  ---------------------------------
// SVD Line: 25630

//  <item> SFDITEM_FIELD__NVIC_IPR14_IPR_N0
//    <name> IPR_N0 </name>
//    <rw> 
//    <i> [Bits 7..0] RW (@ 0xE000E438) IPR_N0 </i>
//    <edit> 
//      <loc> ( (unsigned char)((NVIC_IPR14 >> 0) & 0xFF), ((NVIC_IPR14 = (NVIC_IPR14 & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: NVIC_IPR14_IPR_N1  ---------------------------------
// SVD Line: 25636

//  <item> SFDITEM_FIELD__NVIC_IPR14_IPR_N1
//    <name> IPR_N1 </name>
//    <rw> 
//    <i> [Bits 15..8] RW (@ 0xE000E438) IPR_N1 </i>
//    <edit> 
//      <loc> ( (unsigned char)((NVIC_IPR14 >> 8) & 0xFF), ((NVIC_IPR14 = (NVIC_IPR14 & ~(0xFFUL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: NVIC_IPR14_IPR_N2  ---------------------------------
// SVD Line: 25642

//  <item> SFDITEM_FIELD__NVIC_IPR14_IPR_N2
//    <name> IPR_N2 </name>
//    <rw> 
//    <i> [Bits 23..16] RW (@ 0xE000E438) IPR_N2 </i>
//    <edit> 
//      <loc> ( (unsigned char)((NVIC_IPR14 >> 16) & 0xFF), ((NVIC_IPR14 = (NVIC_IPR14 & ~(0xFFUL << 16 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 16 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: NVIC_IPR14_IPR_N3  ---------------------------------
// SVD Line: 25648

//  <item> SFDITEM_FIELD__NVIC_IPR14_IPR_N3
//    <name> IPR_N3 </name>
//    <rw> 
//    <i> [Bits 31..24] RW (@ 0xE000E438) IPR_N3 </i>
//    <edit> 
//      <loc> ( (unsigned char)((NVIC_IPR14 >> 24) & 0xFF), ((NVIC_IPR14 = (NVIC_IPR14 & ~(0xFFUL << 24 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 24 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: NVIC_IPR14  -----------------------------------
// SVD Line: 25621

//  <rtree> SFDITEM_REG__NVIC_IPR14
//    <name> IPR14 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0xE000E438) Interrupt Priority Register </i>
//    <loc> ( (unsigned int)((NVIC_IPR14 >> 0) & 0xFFFFFFFF), ((NVIC_IPR14 = (NVIC_IPR14 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__NVIC_IPR14_IPR_N0 </item>
//    <item> SFDITEM_FIELD__NVIC_IPR14_IPR_N1 </item>
//    <item> SFDITEM_FIELD__NVIC_IPR14_IPR_N2 </item>
//    <item> SFDITEM_FIELD__NVIC_IPR14_IPR_N3 </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: NVIC_IPR15  -------------------------------
// SVD Line: 25656

unsigned int NVIC_IPR15 __AT (0xE000E43C);



// ------------------------------  Field Item: NVIC_IPR15_IPR_N0  ---------------------------------
// SVD Line: 25665

//  <item> SFDITEM_FIELD__NVIC_IPR15_IPR_N0
//    <name> IPR_N0 </name>
//    <rw> 
//    <i> [Bits 7..0] RW (@ 0xE000E43C) IPR_N0 </i>
//    <edit> 
//      <loc> ( (unsigned char)((NVIC_IPR15 >> 0) & 0xFF), ((NVIC_IPR15 = (NVIC_IPR15 & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: NVIC_IPR15_IPR_N1  ---------------------------------
// SVD Line: 25671

//  <item> SFDITEM_FIELD__NVIC_IPR15_IPR_N1
//    <name> IPR_N1 </name>
//    <rw> 
//    <i> [Bits 15..8] RW (@ 0xE000E43C) IPR_N1 </i>
//    <edit> 
//      <loc> ( (unsigned char)((NVIC_IPR15 >> 8) & 0xFF), ((NVIC_IPR15 = (NVIC_IPR15 & ~(0xFFUL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: NVIC_IPR15_IPR_N2  ---------------------------------
// SVD Line: 25677

//  <item> SFDITEM_FIELD__NVIC_IPR15_IPR_N2
//    <name> IPR_N2 </name>
//    <rw> 
//    <i> [Bits 23..16] RW (@ 0xE000E43C) IPR_N2 </i>
//    <edit> 
//      <loc> ( (unsigned char)((NVIC_IPR15 >> 16) & 0xFF), ((NVIC_IPR15 = (NVIC_IPR15 & ~(0xFFUL << 16 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 16 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: NVIC_IPR15_IPR_N3  ---------------------------------
// SVD Line: 25683

//  <item> SFDITEM_FIELD__NVIC_IPR15_IPR_N3
//    <name> IPR_N3 </name>
//    <rw> 
//    <i> [Bits 31..24] RW (@ 0xE000E43C) IPR_N3 </i>
//    <edit> 
//      <loc> ( (unsigned char)((NVIC_IPR15 >> 24) & 0xFF), ((NVIC_IPR15 = (NVIC_IPR15 & ~(0xFFUL << 24 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 24 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: NVIC_IPR15  -----------------------------------
// SVD Line: 25656

//  <rtree> SFDITEM_REG__NVIC_IPR15
//    <name> IPR15 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0xE000E43C) Interrupt Priority Register </i>
//    <loc> ( (unsigned int)((NVIC_IPR15 >> 0) & 0xFFFFFFFF), ((NVIC_IPR15 = (NVIC_IPR15 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__NVIC_IPR15_IPR_N0 </item>
//    <item> SFDITEM_FIELD__NVIC_IPR15_IPR_N1 </item>
//    <item> SFDITEM_FIELD__NVIC_IPR15_IPR_N2 </item>
//    <item> SFDITEM_FIELD__NVIC_IPR15_IPR_N3 </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: NVIC_IPR16  -------------------------------
// SVD Line: 25691

unsigned int NVIC_IPR16 __AT (0xE000E440);



// ------------------------------  Field Item: NVIC_IPR16_IPR_N0  ---------------------------------
// SVD Line: 25700

//  <item> SFDITEM_FIELD__NVIC_IPR16_IPR_N0
//    <name> IPR_N0 </name>
//    <rw> 
//    <i> [Bits 7..0] RW (@ 0xE000E440) IPR_N0 </i>
//    <edit> 
//      <loc> ( (unsigned char)((NVIC_IPR16 >> 0) & 0xFF), ((NVIC_IPR16 = (NVIC_IPR16 & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: NVIC_IPR16_IPR_N1  ---------------------------------
// SVD Line: 25706

//  <item> SFDITEM_FIELD__NVIC_IPR16_IPR_N1
//    <name> IPR_N1 </name>
//    <rw> 
//    <i> [Bits 15..8] RW (@ 0xE000E440) IPR_N1 </i>
//    <edit> 
//      <loc> ( (unsigned char)((NVIC_IPR16 >> 8) & 0xFF), ((NVIC_IPR16 = (NVIC_IPR16 & ~(0xFFUL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: NVIC_IPR16_IPR_N2  ---------------------------------
// SVD Line: 25712

//  <item> SFDITEM_FIELD__NVIC_IPR16_IPR_N2
//    <name> IPR_N2 </name>
//    <rw> 
//    <i> [Bits 23..16] RW (@ 0xE000E440) IPR_N2 </i>
//    <edit> 
//      <loc> ( (unsigned char)((NVIC_IPR16 >> 16) & 0xFF), ((NVIC_IPR16 = (NVIC_IPR16 & ~(0xFFUL << 16 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 16 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: NVIC_IPR16_IPR_N3  ---------------------------------
// SVD Line: 25718

//  <item> SFDITEM_FIELD__NVIC_IPR16_IPR_N3
//    <name> IPR_N3 </name>
//    <rw> 
//    <i> [Bits 31..24] RW (@ 0xE000E440) IPR_N3 </i>
//    <edit> 
//      <loc> ( (unsigned char)((NVIC_IPR16 >> 24) & 0xFF), ((NVIC_IPR16 = (NVIC_IPR16 & ~(0xFFUL << 24 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 24 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: NVIC_IPR16  -----------------------------------
// SVD Line: 25691

//  <rtree> SFDITEM_REG__NVIC_IPR16
//    <name> IPR16 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0xE000E440) Interrupt Priority Register </i>
//    <loc> ( (unsigned int)((NVIC_IPR16 >> 0) & 0xFFFFFFFF), ((NVIC_IPR16 = (NVIC_IPR16 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__NVIC_IPR16_IPR_N0 </item>
//    <item> SFDITEM_FIELD__NVIC_IPR16_IPR_N1 </item>
//    <item> SFDITEM_FIELD__NVIC_IPR16_IPR_N2 </item>
//    <item> SFDITEM_FIELD__NVIC_IPR16_IPR_N3 </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: NVIC_IPR17  -------------------------------
// SVD Line: 25726

unsigned int NVIC_IPR17 __AT (0xE000E444);



// ------------------------------  Field Item: NVIC_IPR17_IPR_N0  ---------------------------------
// SVD Line: 25735

//  <item> SFDITEM_FIELD__NVIC_IPR17_IPR_N0
//    <name> IPR_N0 </name>
//    <rw> 
//    <i> [Bits 7..0] RW (@ 0xE000E444) IPR_N0 </i>
//    <edit> 
//      <loc> ( (unsigned char)((NVIC_IPR17 >> 0) & 0xFF), ((NVIC_IPR17 = (NVIC_IPR17 & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: NVIC_IPR17_IPR_N1  ---------------------------------
// SVD Line: 25741

//  <item> SFDITEM_FIELD__NVIC_IPR17_IPR_N1
//    <name> IPR_N1 </name>
//    <rw> 
//    <i> [Bits 15..8] RW (@ 0xE000E444) IPR_N1 </i>
//    <edit> 
//      <loc> ( (unsigned char)((NVIC_IPR17 >> 8) & 0xFF), ((NVIC_IPR17 = (NVIC_IPR17 & ~(0xFFUL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: NVIC_IPR17_IPR_N2  ---------------------------------
// SVD Line: 25747

//  <item> SFDITEM_FIELD__NVIC_IPR17_IPR_N2
//    <name> IPR_N2 </name>
//    <rw> 
//    <i> [Bits 23..16] RW (@ 0xE000E444) IPR_N2 </i>
//    <edit> 
//      <loc> ( (unsigned char)((NVIC_IPR17 >> 16) & 0xFF), ((NVIC_IPR17 = (NVIC_IPR17 & ~(0xFFUL << 16 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 16 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: NVIC_IPR17_IPR_N3  ---------------------------------
// SVD Line: 25753

//  <item> SFDITEM_FIELD__NVIC_IPR17_IPR_N3
//    <name> IPR_N3 </name>
//    <rw> 
//    <i> [Bits 31..24] RW (@ 0xE000E444) IPR_N3 </i>
//    <edit> 
//      <loc> ( (unsigned char)((NVIC_IPR17 >> 24) & 0xFF), ((NVIC_IPR17 = (NVIC_IPR17 & ~(0xFFUL << 24 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 24 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: NVIC_IPR17  -----------------------------------
// SVD Line: 25726

//  <rtree> SFDITEM_REG__NVIC_IPR17
//    <name> IPR17 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0xE000E444) Interrupt Priority Register </i>
//    <loc> ( (unsigned int)((NVIC_IPR17 >> 0) & 0xFFFFFFFF), ((NVIC_IPR17 = (NVIC_IPR17 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__NVIC_IPR17_IPR_N0 </item>
//    <item> SFDITEM_FIELD__NVIC_IPR17_IPR_N1 </item>
//    <item> SFDITEM_FIELD__NVIC_IPR17_IPR_N2 </item>
//    <item> SFDITEM_FIELD__NVIC_IPR17_IPR_N3 </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: NVIC_IPR18  -------------------------------
// SVD Line: 25761

unsigned int NVIC_IPR18 __AT (0xE000E448);



// ------------------------------  Field Item: NVIC_IPR18_IPR_N0  ---------------------------------
// SVD Line: 25770

//  <item> SFDITEM_FIELD__NVIC_IPR18_IPR_N0
//    <name> IPR_N0 </name>
//    <rw> 
//    <i> [Bits 7..0] RW (@ 0xE000E448) IPR_N0 </i>
//    <edit> 
//      <loc> ( (unsigned char)((NVIC_IPR18 >> 0) & 0xFF), ((NVIC_IPR18 = (NVIC_IPR18 & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: NVIC_IPR18_IPR_N1  ---------------------------------
// SVD Line: 25776

//  <item> SFDITEM_FIELD__NVIC_IPR18_IPR_N1
//    <name> IPR_N1 </name>
//    <rw> 
//    <i> [Bits 15..8] RW (@ 0xE000E448) IPR_N1 </i>
//    <edit> 
//      <loc> ( (unsigned char)((NVIC_IPR18 >> 8) & 0xFF), ((NVIC_IPR18 = (NVIC_IPR18 & ~(0xFFUL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: NVIC_IPR18_IPR_N2  ---------------------------------
// SVD Line: 25782

//  <item> SFDITEM_FIELD__NVIC_IPR18_IPR_N2
//    <name> IPR_N2 </name>
//    <rw> 
//    <i> [Bits 23..16] RW (@ 0xE000E448) IPR_N2 </i>
//    <edit> 
//      <loc> ( (unsigned char)((NVIC_IPR18 >> 16) & 0xFF), ((NVIC_IPR18 = (NVIC_IPR18 & ~(0xFFUL << 16 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 16 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: NVIC_IPR18_IPR_N3  ---------------------------------
// SVD Line: 25788

//  <item> SFDITEM_FIELD__NVIC_IPR18_IPR_N3
//    <name> IPR_N3 </name>
//    <rw> 
//    <i> [Bits 31..24] RW (@ 0xE000E448) IPR_N3 </i>
//    <edit> 
//      <loc> ( (unsigned char)((NVIC_IPR18 >> 24) & 0xFF), ((NVIC_IPR18 = (NVIC_IPR18 & ~(0xFFUL << 24 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 24 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: NVIC_IPR18  -----------------------------------
// SVD Line: 25761

//  <rtree> SFDITEM_REG__NVIC_IPR18
//    <name> IPR18 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0xE000E448) Interrupt Priority Register </i>
//    <loc> ( (unsigned int)((NVIC_IPR18 >> 0) & 0xFFFFFFFF), ((NVIC_IPR18 = (NVIC_IPR18 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__NVIC_IPR18_IPR_N0 </item>
//    <item> SFDITEM_FIELD__NVIC_IPR18_IPR_N1 </item>
//    <item> SFDITEM_FIELD__NVIC_IPR18_IPR_N2 </item>
//    <item> SFDITEM_FIELD__NVIC_IPR18_IPR_N3 </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: NVIC_IPR19  -------------------------------
// SVD Line: 25796

unsigned int NVIC_IPR19 __AT (0xE000E44C);



// ------------------------------  Field Item: NVIC_IPR19_IPR_N0  ---------------------------------
// SVD Line: 25805

//  <item> SFDITEM_FIELD__NVIC_IPR19_IPR_N0
//    <name> IPR_N0 </name>
//    <rw> 
//    <i> [Bits 7..0] RW (@ 0xE000E44C) IPR_N0 </i>
//    <edit> 
//      <loc> ( (unsigned char)((NVIC_IPR19 >> 0) & 0xFF), ((NVIC_IPR19 = (NVIC_IPR19 & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: NVIC_IPR19_IPR_N1  ---------------------------------
// SVD Line: 25811

//  <item> SFDITEM_FIELD__NVIC_IPR19_IPR_N1
//    <name> IPR_N1 </name>
//    <rw> 
//    <i> [Bits 15..8] RW (@ 0xE000E44C) IPR_N1 </i>
//    <edit> 
//      <loc> ( (unsigned char)((NVIC_IPR19 >> 8) & 0xFF), ((NVIC_IPR19 = (NVIC_IPR19 & ~(0xFFUL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: NVIC_IPR19_IPR_N2  ---------------------------------
// SVD Line: 25817

//  <item> SFDITEM_FIELD__NVIC_IPR19_IPR_N2
//    <name> IPR_N2 </name>
//    <rw> 
//    <i> [Bits 23..16] RW (@ 0xE000E44C) IPR_N2 </i>
//    <edit> 
//      <loc> ( (unsigned char)((NVIC_IPR19 >> 16) & 0xFF), ((NVIC_IPR19 = (NVIC_IPR19 & ~(0xFFUL << 16 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 16 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: NVIC_IPR19_IPR_N3  ---------------------------------
// SVD Line: 25823

//  <item> SFDITEM_FIELD__NVIC_IPR19_IPR_N3
//    <name> IPR_N3 </name>
//    <rw> 
//    <i> [Bits 31..24] RW (@ 0xE000E44C) IPR_N3 </i>
//    <edit> 
//      <loc> ( (unsigned char)((NVIC_IPR19 >> 24) & 0xFF), ((NVIC_IPR19 = (NVIC_IPR19 & ~(0xFFUL << 24 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 24 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: NVIC_IPR19  -----------------------------------
// SVD Line: 25796

//  <rtree> SFDITEM_REG__NVIC_IPR19
//    <name> IPR19 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0xE000E44C) Interrupt Priority Register </i>
//    <loc> ( (unsigned int)((NVIC_IPR19 >> 0) & 0xFFFFFFFF), ((NVIC_IPR19 = (NVIC_IPR19 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__NVIC_IPR19_IPR_N0 </item>
//    <item> SFDITEM_FIELD__NVIC_IPR19_IPR_N1 </item>
//    <item> SFDITEM_FIELD__NVIC_IPR19_IPR_N2 </item>
//    <item> SFDITEM_FIELD__NVIC_IPR19_IPR_N3 </item>
//  </rtree>
//  


// ----------------------------------  Peripheral View: NVIC  -------------------------------------
// SVD Line: 24821

//  <view> NVIC
//    <name> NVIC </name>
//    <item> SFDITEM_REG__NVIC_ICTR </item>
//    <item> SFDITEM_REG__NVIC_STIR </item>
//    <item> SFDITEM_REG__NVIC_ISER0 </item>
//    <item> SFDITEM_REG__NVIC_ISER1 </item>
//    <item> SFDITEM_REG__NVIC_ISER2 </item>
//    <item> SFDITEM_REG__NVIC_ICER0 </item>
//    <item> SFDITEM_REG__NVIC_ICER1 </item>
//    <item> SFDITEM_REG__NVIC_ICER2 </item>
//    <item> SFDITEM_REG__NVIC_ISPR0 </item>
//    <item> SFDITEM_REG__NVIC_ISPR1 </item>
//    <item> SFDITEM_REG__NVIC_ISPR2 </item>
//    <item> SFDITEM_REG__NVIC_ICPR0 </item>
//    <item> SFDITEM_REG__NVIC_ICPR1 </item>
//    <item> SFDITEM_REG__NVIC_ICPR2 </item>
//    <item> SFDITEM_REG__NVIC_IABR0 </item>
//    <item> SFDITEM_REG__NVIC_IABR1 </item>
//    <item> SFDITEM_REG__NVIC_IABR2 </item>
//    <item> SFDITEM_REG__NVIC_IPR0 </item>
//    <item> SFDITEM_REG__NVIC_IPR1 </item>
//    <item> SFDITEM_REG__NVIC_IPR2 </item>
//    <item> SFDITEM_REG__NVIC_IPR3 </item>
//    <item> SFDITEM_REG__NVIC_IPR4 </item>
//    <item> SFDITEM_REG__NVIC_IPR5 </item>
//    <item> SFDITEM_REG__NVIC_IPR6 </item>
//    <item> SFDITEM_REG__NVIC_IPR7 </item>
//    <item> SFDITEM_REG__NVIC_IPR8 </item>
//    <item> SFDITEM_REG__NVIC_IPR9 </item>
//    <item> SFDITEM_REG__NVIC_IPR10 </item>
//    <item> SFDITEM_REG__NVIC_IPR11 </item>
//    <item> SFDITEM_REG__NVIC_IPR12 </item>
//    <item> SFDITEM_REG__NVIC_IPR13 </item>
//    <item> SFDITEM_REG__NVIC_IPR14 </item>
//    <item> SFDITEM_REG__NVIC_IPR15 </item>
//    <item> SFDITEM_REG__NVIC_IPR16 </item>
//    <item> SFDITEM_REG__NVIC_IPR17 </item>
//    <item> SFDITEM_REG__NVIC_IPR18 </item>
//    <item> SFDITEM_REG__NVIC_IPR19 </item>
//  </view>
//  


// ----------------------------   IRQ Num definition: STM32F411xx  --------------------------------
// SVD Line: 4



// ------------------------------------------------------------------------------------------------
// -----                              Interrupt Number Definition                             -----
// ------------------------------------------------------------------------------------------------



// -------------------------  STM32F411xx Specific Interrupt Numbers  -----------------------------

//  <qitem> PVD_IRQ
//    <name> PVD </name>
//    <i> PVD through EXTI line detection  interrupt </i>
//    <loc> 17 </loc>
//  </qitem>
//  
//  <qitem> TAMP_STAMP_IRQ
//    <name> TAMP_STAMP </name>
//    <i> Tamper and TimeStamp interrupts through the  EXTI line </i>
//    <loc> 18 </loc>
//  </qitem>
//  
//  <qitem> RTC_WKUP_IRQ
//    <name> RTC_WKUP </name>
//    <i> RTC Wakeup interrupt through the EXTI  line </i>
//    <loc> 19 </loc>
//  </qitem>
//  
//  <qitem> FLASH_IRQ
//    <name> FLASH </name>
//    <i> FLASH global interrupt </i>
//    <loc> 20 </loc>
//  </qitem>
//  
//  <qitem> RCC_IRQ
//    <name> RCC </name>
//    <i> RCC global interrupt </i>
//    <loc> 21 </loc>
//  </qitem>
//  
//  <qitem> EXTI0_IRQ
//    <name> EXTI0 </name>
//    <i> EXTI Line0 interrupt </i>
//    <loc> 22 </loc>
//  </qitem>
//  
//  <qitem> EXTI1_IRQ
//    <name> EXTI1 </name>
//    <i> EXTI Line1 interrupt </i>
//    <loc> 23 </loc>
//  </qitem>
//  
//  <qitem> EXTI2_IRQ
//    <name> EXTI2 </name>
//    <i> EXTI Line2 interrupt </i>
//    <loc> 24 </loc>
//  </qitem>
//  
//  <qitem> EXTI3_IRQ
//    <name> EXTI3 </name>
//    <i> EXTI Line3 interrupt </i>
//    <loc> 25 </loc>
//  </qitem>
//  
//  <qitem> EXTI4_IRQ
//    <name> EXTI4 </name>
//    <i> EXTI Line4 interrupt </i>
//    <loc> 26 </loc>
//  </qitem>
//  
//  <qitem> ADC_IRQ
//    <name> ADC </name>
//    <i> ADC1 global interrupt </i>
//    <loc> 34 </loc>
//  </qitem>
//  
//  <qitem> EXTI9_5_IRQ
//    <name> EXTI9_5 </name>
//    <i> EXTI Line[9:5] interrupts </i>
//    <loc> 39 </loc>
//  </qitem>
//  
//  <qitem> TIM1_BRK_TIM9_IRQ
//    <name> TIM1_BRK_TIM9 </name>
//    <i> TIM1 Break interrupt and TIM9 global  interrupt </i>
//    <loc> 40 </loc>
//  </qitem>
//  
//  <qitem> TIM1_UP_TIM10_IRQ
//    <name> TIM1_UP_TIM10 </name>
//    <i> TIM1 Update interrupt and TIM10 global  interrupt </i>
//    <loc> 41 </loc>
//  </qitem>
//  
//  <qitem> TIM1_TRG_COM_TIM11_IRQ
//    <name> TIM1_TRG_COM_TIM11 </name>
//    <i> TIM1 Trigger and Commutation interrupts and  TIM11 global interrupt </i>
//    <loc> 42 </loc>
//  </qitem>
//  
//  <qitem> TIM1_CC_IRQ
//    <name> TIM1_CC </name>
//    <i> TIM1 Capture Compare interrupt </i>
//    <loc> 43 </loc>
//  </qitem>
//  
//  <qitem> TIM2_IRQ
//    <name> TIM2 </name>
//    <i> TIM2 global interrupt </i>
//    <loc> 44 </loc>
//  </qitem>
//  
//  <qitem> TIM3_IRQ
//    <name> TIM3 </name>
//    <i> TIM3 global interrupt </i>
//    <loc> 45 </loc>
//  </qitem>
//  
//  <qitem> I2C1_EV_IRQ
//    <name> I2C1_EV </name>
//    <i> I2C1 event interrupt </i>
//    <loc> 47 </loc>
//  </qitem>
//  
//  <qitem> I2C1_ER_IRQ
//    <name> I2C1_ER </name>
//    <i> I2C1 error interrupt </i>
//    <loc> 48 </loc>
//  </qitem>
//  
//  <qitem> I2C2_EV_IRQ
//    <name> I2C2_EV </name>
//    <i> I2C2 event interrupt </i>
//    <loc> 49 </loc>
//  </qitem>
//  
//  <qitem> I2C2_ER_IRQ
//    <name> I2C2_ER </name>
//    <i> I2C2 error interrupt </i>
//    <loc> 50 </loc>
//  </qitem>
//  
//  <qitem> SPI1_IRQ
//    <name> SPI1 </name>
//    <i> SPI1 global interrupt </i>
//    <loc> 51 </loc>
//  </qitem>
//  
//  <qitem> SPI2_IRQ
//    <name> SPI2 </name>
//    <i> SPI2 global interrupt </i>
//    <loc> 52 </loc>
//  </qitem>
//  
//  <qitem> EXTI15_10_IRQ
//    <name> EXTI15_10 </name>
//    <i> EXTI Line[15:10] interrupts </i>
//    <loc> 56 </loc>
//  </qitem>
//  
//  <qitem> RTC_Alarm_IRQ
//    <name> RTC_Alarm </name>
//    <i> RTC Alarms (A and B) through EXTI line  interrupt </i>
//    <loc> 57 </loc>
//  </qitem>
//  
//  <qitem> OTG_FS_WKUP_IRQ
//    <name> OTG_FS_WKUP </name>
//    <i> USB On-The-Go FS Wakeup through EXTI line  interrupt </i>
//    <loc> 58 </loc>
//  </qitem>
//  
//  <qitem> SDIO_IRQ
//    <name> SDIO </name>
//    <i> SDIO global interrupt </i>
//    <loc> 65 </loc>
//  </qitem>
//  
//  <qitem> SPI3_IRQ
//    <name> SPI3 </name>
//    <i> SPI3 global interrupt </i>
//    <loc> 67 </loc>
//  </qitem>
//  
//  <qitem> OTG_FS_IRQ
//    <name> OTG_FS </name>
//    <i> USB On The Go FS global  interrupt </i>
//    <loc> 83 </loc>
//  </qitem>
//  
//  <qitem> I2C3_EV_IRQ
//    <name> I2C3_EV </name>
//    <i> I2C3 event interrupt </i>
//    <loc> 88 </loc>
//  </qitem>
//  
//  <qitem> I2C3_ER_IRQ
//    <name> I2C3_ER </name>
//    <i> I2C3 error interrupt </i>
//    <loc> 89 </loc>
//  </qitem>
//  
//  <qitem> FPU_IRQ
//    <name> FPU </name>
//    <i> FPU interrupt </i>
//    <loc> 97 </loc>
//  </qitem>
//  
//  <qitem> SPI4_IRQ
//    <name> SPI4 </name>
//    <i> SPI4 global interrupt </i>
//    <loc> 100 </loc>
//  </qitem>
//  
//  <irqtable> STM32F411xx_IRQTable
//    <name> STM32F411xx Interrupt Table </name>
//    <qitem> PVD_IRQ </qitem>
//    <qitem> TAMP_STAMP_IRQ </qitem>
//    <qitem> RTC_WKUP_IRQ </qitem>
//    <qitem> FLASH_IRQ </qitem>
//    <qitem> RCC_IRQ </qitem>
//    <qitem> EXTI0_IRQ </qitem>
//    <qitem> EXTI1_IRQ </qitem>
//    <qitem> EXTI2_IRQ </qitem>
//    <qitem> EXTI3_IRQ </qitem>
//    <qitem> EXTI4_IRQ </qitem>
//    <qitem> ADC_IRQ </qitem>
//    <qitem> EXTI9_5_IRQ </qitem>
//    <qitem> TIM1_BRK_TIM9_IRQ </qitem>
//    <qitem> TIM1_UP_TIM10_IRQ </qitem>
//    <qitem> TIM1_TRG_COM_TIM11_IRQ </qitem>
//    <qitem> TIM1_CC_IRQ </qitem>
//    <qitem> TIM2_IRQ </qitem>
//    <qitem> TIM3_IRQ </qitem>
//    <qitem> I2C1_EV_IRQ </qitem>
//    <qitem> I2C1_ER_IRQ </qitem>
//    <qitem> I2C2_EV_IRQ </qitem>
//    <qitem> I2C2_ER_IRQ </qitem>
//    <qitem> SPI1_IRQ </qitem>
//    <qitem> SPI2_IRQ </qitem>
//    <qitem> EXTI15_10_IRQ </qitem>
//    <qitem> RTC_Alarm_IRQ </qitem>
//    <qitem> OTG_FS_WKUP_IRQ </qitem>
//    <qitem> SDIO_IRQ </qitem>
//    <qitem> SPI3_IRQ </qitem>
//    <qitem> OTG_FS_IRQ </qitem>
//    <qitem> I2C3_EV_IRQ </qitem>
//    <qitem> I2C3_ER_IRQ </qitem>
//    <qitem> FPU_IRQ </qitem>
//    <qitem> SPI4_IRQ </qitem>
//  </irqtable>


// -----------------------------------   Menu: STM32F411xx  ---------------------------------------
// SVD Line: 4



// -----------------------------  Peripheral Menu: 'STM32F411xx'  ---------------------------------



// ------------------------------------------------------------------------------------------------
// -----                                       Main Menu                                      -----
// ------------------------------------------------------------------------------------------------

//  <b> ADC
//    <m> ADC1 </m>
//    <m> ADC_Common </m>
//  </b>
//  
//  <b> CRC
//    <m> CRC </m>
//  </b>
//  
//  <b> DBG
//    <m> DBG </m>
//  </b>
//  
//  <b> DMA
//    <m> DMA1 </m>
//    <m> DMA2 </m>
//  </b>
//  
//  <b> EXTI
//    <m> EXTI </m>
//  </b>
//  
//  <b> FLASH
//    <m> FLASH </m>
//  </b>
//  
//  <b> GPIO
//    <m> GPIOA </m>
//    <m> GPIOB </m>
//    <m> GPIOC </m>
//    <m> GPIOD </m>
//    <m> GPIOE </m>
//    <m> GPIOH </m>
//  </b>
//  
//  <b> I2C
//    <m> I2C1 </m>
//    <m> I2C2 </m>
//    <m> I2C3 </m>
//  </b>
//  
//  <b> IWDG
//    <m> IWDG </m>
//  </b>
//  
//  <b> NVIC
//    <m> NVIC </m>
//  </b>
//  
//  <b> PWR
//    <m> PWR </m>
//  </b>
//  
//  <b> RCC
//    <m> RCC </m>
//  </b>
//  
//  <b> RTC
//    <m> RTC </m>
//  </b>
//  
//  <b> SDIO
//    <m> SDIO </m>
//  </b>
//  
//  <b> SPI
//    <m> I2S2ext </m>
//    <m> I2S3ext </m>
//    <m> SPI1 </m>
//    <m> SPI2 </m>
//    <m> SPI3 </m>
//    <m> SPI4 </m>
//    <m> SPI5 </m>
//  </b>
//  
//  <b> SYSCFG
//    <m> SYSCFG </m>
//  </b>
//  
//  <b> TIM
//    <m> TIM1 </m>
//    <m> TIM2 </m>
//    <m> TIM3 </m>
//    <m> TIM4 </m>
//    <m> TIM5 </m>
//    <m> TIM8 </m>
//    <m> TIM9 </m>
//    <m> TIM10 </m>
//    <m> TIM11 </m>
//  </b>
//  
//  <b> USART
//    <m> USART1 </m>
//    <m> USART2 </m>
//    <m> USART6 </m>
//  </b>
//  
//  <b> USB_OTG_FS
//    <m> OTG_FS_DEVICE </m>
//    <m> OTG_FS_GLOBAL </m>
//    <m> OTG_FS_HOST </m>
//    <m> OTG_FS_PWRCLK </m>
//  </b>
//  
//  <b> WWDG
//    <m> WWDG </m>
//  </b>
//  
