INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Kulsum General Drive E/TuDresden/Semester Winter 2022/VLSI/VLSI Lab/100DaysRTL/frequency_divider_odd_5/frequency_divider_odd_5.srcs/sources_1/new/frequency_divider_odd_5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module frequency_divider_odd_5
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Kulsum General Drive E/TuDresden/Semester Winter 2022/VLSI/VLSI Lab/100DaysRTL/frequency_divider_odd_5/frequency_divider_odd_5.srcs/sim_1/new/frequency_divider_odd_5_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module frequency_divider_odd_5_tb
