{"Nam Sung Kim": [["Low-voltage on-chip cache architecture using heterogeneous cell sizes for high-performance processors", ["Hamid Reza Ghasemi", "Stark C. Draper", "Nam Sung Kim"], "https://doi.org/10.1109/HPCA.2011.5749715", "hpca", 2011]], "Sanghoon Lee": [["HAQu: Hardware-accelerated queueing for fine-grained threading on a chip multiprocessor", ["Sanghoon Lee", "Devesh Tiwari", "Yan Solihin", "James Tuck"], "https://doi.org/10.1109/HPCA.2011.5749720", "hpca", 2011]], "Hyunjin Lee": [["CloudCache: Expanding and shrinking private caches", ["Hyunjin Lee", "Sangyeun Cho", "Bruce R. Childers"], "https://doi.org/10.1109/HPCA.2011.5749731", "hpca", 2011]], "Sangyeun Cho": [["CloudCache: Expanding and shrinking private caches", ["Hyunjin Lee", "Sangyeun Cho", "Bruce R. Childers"], "https://doi.org/10.1109/HPCA.2011.5749731", "hpca", 2011]], "Dongyoon Lee": [["Offline symbolic analysis to infer Total Store Order", ["Dongyoon Lee", "Mahmoud Said", "Satish Narayanasamy", "Zijiang Yang"], "https://doi.org/10.1109/HPCA.2011.5749743", "hpca", 2011]], "Doe Hyun Yoon": [["FREE-p: Protecting non-volatile memory against both hard and soft errors", ["Doe Hyun Yoon", "Naveen Muralimanohar", "Jichuan Chang", "Parthasarathy Ranganathan", "Norman P. Jouppi", "Mattan Erez"], "https://doi.org/10.1109/HPCA.2011.5749752", "hpca", 2011]]}