
*** Running vivado
    with args -log top.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source top.tcl


****** Vivado v2023.1 (64-bit)
  **** SW Build 3865809 on Sun May  7 15:04:56 MDT 2023
  **** IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
  **** SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source top.tcl -notrace
create_project: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2034.625 ; gain = 149.992 ; free physical = 8065 ; free virtual = 13283
Command: read_checkpoint -auto_incremental -incremental /home/nuno/Desktop/VeSPA_v4/VeSPA.srcs/utils_1/imports/synth_1/top.dcp
INFO: [Vivado 12-5825] Read reference checkpoint from /home/nuno/Desktop/VeSPA_v4/VeSPA.srcs/utils_1/imports/synth_1/top.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top top -part xc7z010clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 8355
WARNING: [Synth 8-10940] macro 'ADD' is redefined [/home/nuno/Desktop/VeSPA_v4/VeSPA.srcs/sources_1/new/DATA_FORMATS.v:4]
WARNING: [Synth 8-10940] macro 'SUB' is redefined [/home/nuno/Desktop/VeSPA_v4/VeSPA.srcs/sources_1/new/DATA_FORMATS.v:5]
WARNING: [Synth 8-10940] macro 'OR' is redefined [/home/nuno/Desktop/VeSPA_v4/VeSPA.srcs/sources_1/new/DATA_FORMATS.v:6]
WARNING: [Synth 8-10940] macro 'AND' is redefined [/home/nuno/Desktop/VeSPA_v4/VeSPA.srcs/sources_1/new/DATA_FORMATS.v:7]
WARNING: [Synth 8-10940] macro 'NOT' is redefined [/home/nuno/Desktop/VeSPA_v4/VeSPA.srcs/sources_1/new/DATA_FORMATS.v:8]
WARNING: [Synth 8-10940] macro 'XOR' is redefined [/home/nuno/Desktop/VeSPA_v4/VeSPA.srcs/sources_1/new/DATA_FORMATS.v:9]
WARNING: [Synth 8-10940] macro 'CMP' is redefined [/home/nuno/Desktop/VeSPA_v4/VeSPA.srcs/sources_1/new/DATA_FORMATS.v:10]
INFO: [Synth 8-11241] undeclared symbol 'checkcond', assumed default net type 'wire' [/home/nuno/Desktop/VeSPA_v4/VeSPA.srcs/sources_1/new/Control_Unit.v:185]
INFO: [Synth 8-11241] undeclared symbol 'IM_OPP', assumed default net type 'wire' [/home/nuno/Desktop/VeSPA_v4/VeSPA.srcs/sources_1/new/top.v:16]
INFO: [Synth 8-11241] undeclared symbol 'alu_cond', assumed default net type 'wire' [/home/nuno/Desktop/VeSPA_v4/VeSPA.srcs/sources_1/new/top.v:18]
INFO: [Synth 8-11241] undeclared symbol 'ir_load', assumed default net type 'wire' [/home/nuno/Desktop/VeSPA_v4/VeSPA.srcs/sources_1/new/top.v:20]
INFO: [Synth 8-11241] undeclared symbol 'pc_load', assumed default net type 'wire' [/home/nuno/Desktop/VeSPA_v4/VeSPA.srcs/sources_1/new/top.v:22]
INFO: [Synth 8-11241] undeclared symbol 'pc_branch', assumed default net type 'wire' [/home/nuno/Desktop/VeSPA_v4/VeSPA.srcs/sources_1/new/top.v:23]
INFO: [Synth 8-11241] undeclared symbol 'pc_jmp', assumed default net type 'wire' [/home/nuno/Desktop/VeSPA_v4/VeSPA.srcs/sources_1/new/top.v:24]
INFO: [Synth 8-11241] undeclared symbol 'mem_read', assumed default net type 'wire' [/home/nuno/Desktop/VeSPA_v4/VeSPA.srcs/sources_1/new/top.v:26]
INFO: [Synth 8-11241] undeclared symbol 'mem_write', assumed default net type 'wire' [/home/nuno/Desktop/VeSPA_v4/VeSPA.srcs/sources_1/new/top.v:27]
INFO: [Synth 8-11241] undeclared symbol 'cond_bit_16', assumed default net type 'wire' [/home/nuno/Desktop/VeSPA_v4/VeSPA.srcs/sources_1/new/top.v:29]
INFO: [Synth 8-11241] undeclared symbol 'alu_bit', assumed default net type 'wire' [/home/nuno/Desktop/VeSPA_v4/VeSPA.srcs/sources_1/new/top.v:30]
INFO: [Synth 8-11241] undeclared symbol 'ld_pc', assumed default net type 'wire' [/home/nuno/Desktop/VeSPA_v4/VeSPA.srcs/sources_1/new/top.v:32]
INFO: [Synth 8-11241] undeclared symbol 'ldi_bit', assumed default net type 'wire' [/home/nuno/Desktop/VeSPA_v4/VeSPA.srcs/sources_1/new/top.v:33]
INFO: [Synth 8-11241] undeclared symbol 'ld_mem', assumed default net type 'wire' [/home/nuno/Desktop/VeSPA_v4/VeSPA.srcs/sources_1/new/top.v:34]
INFO: [Synth 8-11241] undeclared symbol 'direct_bit', assumed default net type 'wire' [/home/nuno/Desktop/VeSPA_v4/VeSPA.srcs/sources_1/new/top.v:36]
INFO: [Synth 8-11241] undeclared symbol 'indexed_bit', assumed default net type 'wire' [/home/nuno/Desktop/VeSPA_v4/VeSPA.srcs/sources_1/new/top.v:37]
INFO: [Synth 8-11241] undeclared symbol 'write_reg', assumed default net type 'wire' [/home/nuno/Desktop/VeSPA_v4/VeSPA.srcs/sources_1/new/top.v:39]
INFO: [Synth 8-11241] undeclared symbol 'Z', assumed default net type 'wire' [/home/nuno/Desktop/VeSPA_v4/VeSPA.srcs/sources_1/new/top.v:41]
INFO: [Synth 8-11241] undeclared symbol 'C', assumed default net type 'wire' [/home/nuno/Desktop/VeSPA_v4/VeSPA.srcs/sources_1/new/top.v:42]
INFO: [Synth 8-11241] undeclared symbol 'V', assumed default net type 'wire' [/home/nuno/Desktop/VeSPA_v4/VeSPA.srcs/sources_1/new/top.v:43]
INFO: [Synth 8-11241] undeclared symbol 'N', assumed default net type 'wire' [/home/nuno/Desktop/VeSPA_v4/VeSPA.srcs/sources_1/new/top.v:44]
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2451.113 ; gain = 384.738 ; free physical = 6979 ; free virtual = 12603
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top' [/home/nuno/Desktop/VeSPA_v4/VeSPA.srcs/sources_1/new/top.v:3]
INFO: [Synth 8-6157] synthesizing module 'Control_Unit' [/home/nuno/Desktop/VeSPA_v4/VeSPA.srcs/sources_1/new/Control_Unit.v:4]
INFO: [Synth 8-155] case statement is not full and has no default [/home/nuno/Desktop/VeSPA_v4/VeSPA.srcs/sources_1/new/Control_Unit.v:85]
WARNING: [Synth 8-6104] Input port 'alu_cond' has an internal driver [/home/nuno/Desktop/VeSPA_v4/VeSPA.srcs/sources_1/new/Control_Unit.v:183]
INFO: [Synth 8-6155] done synthesizing module 'Control_Unit' (0#1) [/home/nuno/Desktop/VeSPA_v4/VeSPA.srcs/sources_1/new/Control_Unit.v:4]
INFO: [Synth 8-6157] synthesizing module 'Datapath' [/home/nuno/Desktop/VeSPA_v4/VeSPA.srcs/sources_1/new/Datapath.v:4]
INFO: [Synth 8-6157] synthesizing module 'Register_File' [/home/nuno/Desktop/VeSPA_v4/VeSPA.srcs/sources_1/new/Register_File.v:3]
INFO: [Synth 8-6155] done synthesizing module 'Register_File' (0#1) [/home/nuno/Desktop/VeSPA_v4/VeSPA.srcs/sources_1/new/Register_File.v:3]
INFO: [Synth 8-6157] synthesizing module 'Aritmetic_Logic_Unit' [/home/nuno/Desktop/VeSPA_v4/VeSPA.srcs/sources_1/new/Aritmetic_Logic_Unit.v:12]
INFO: [Synth 8-6155] done synthesizing module 'Aritmetic_Logic_Unit' (0#1) [/home/nuno/Desktop/VeSPA_v4/VeSPA.srcs/sources_1/new/Aritmetic_Logic_Unit.v:12]
WARNING: [Synth 8-689] width (5) of port connection 'alu_cond' does not match port width (3) of module 'Aritmetic_Logic_Unit' [/home/nuno/Desktop/VeSPA_v4/VeSPA.srcs/sources_1/new/Datapath.v:65]
INFO: [Synth 8-6157] synthesizing module 'Program_Counter' [/home/nuno/Desktop/VeSPA_v4/VeSPA.srcs/sources_1/new/Program_Counter.v:3]
INFO: [Synth 8-6155] done synthesizing module 'Program_Counter' (0#1) [/home/nuno/Desktop/VeSPA_v4/VeSPA.srcs/sources_1/new/Program_Counter.v:3]
INFO: [Synth 8-6157] synthesizing module 'Memory' [/home/nuno/Desktop/VeSPA_v4/VeSPA.srcs/sources_1/new/Memory.v:3]
INFO: [Synth 8-6155] done synthesizing module 'Memory' (0#1) [/home/nuno/Desktop/VeSPA_v4/VeSPA.srcs/sources_1/new/Memory.v:3]
INFO: [Synth 8-6157] synthesizing module 'Instruction_Register' [/home/nuno/Desktop/VeSPA_v4/VeSPA.srcs/sources_1/new/Instruction_Register.v:3]
INFO: [Synth 8-6155] done synthesizing module 'Instruction_Register' (0#1) [/home/nuno/Desktop/VeSPA_v4/VeSPA.srcs/sources_1/new/Instruction_Register.v:3]
INFO: [Synth 8-6155] done synthesizing module 'Datapath' (0#1) [/home/nuno/Desktop/VeSPA_v4/VeSPA.srcs/sources_1/new/Datapath.v:4]
INFO: [Synth 8-6155] done synthesizing module 'top' (0#1) [/home/nuno/Desktop/VeSPA_v4/VeSPA.srcs/sources_1/new/top.v:3]
WARNING: [Synth 8-3848] Net alu_cond in module/entity top does not have driver. [/home/nuno/Desktop/VeSPA_v4/VeSPA.srcs/sources_1/new/top.v:18]
WARNING: [Synth 8-7129] Port mem_read in module Memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port ir_load in module Memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port ram_input[31] in module Memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port ram_input[30] in module Memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port ram_input[29] in module Memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port ram_input[28] in module Memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port ram_input[27] in module Memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port ram_input[26] in module Memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port ram_input[25] in module Memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port ram_input[24] in module Memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port ram_input[23] in module Memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port ram_input[22] in module Memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port ram_input[21] in module Memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port ram_input[20] in module Memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port ram_input[19] in module Memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port ram_input[18] in module Memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port ram_input[17] in module Memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port ram_input[16] in module Memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port ram_input[15] in module Memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port ram_input[14] in module Memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port ram_input[13] in module Memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port ram_input[12] in module Memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port ram_input[11] in module Memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port ram_input[10] in module Memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port ram_input[9] in module Memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port ram_input[8] in module Memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module Register_File is either unconnected or has no load
WARNING: [Synth 8-7129] Port alu_cond[2] in module Datapath is either unconnected or has no load
WARNING: [Synth 8-7129] Port alu_cond[1] in module Datapath is either unconnected or has no load
WARNING: [Synth 8-7129] Port alu_cond[0] in module Datapath is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 3239.082 ; gain = 1172.707 ; free physical = 6171 ; free virtual = 11794
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 3239.082 ; gain = 1172.707 ; free physical = 6178 ; free virtual = 11802
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 3247.086 ; gain = 1180.711 ; free physical = 6178 ; free virtual = 11802
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z010clg400-1
---------------------------------------------------------------------------------
Start Preparing Guide Design
---------------------------------------------------------------------------------
got a mismatch Control_Unit
got a mismatch Datapath
Is not a child genome
got a mismatch Program_Counter
got a mismatch Memory
Is not a child genome
WARNING: [Synth 8-6702] IncrSynth : Design change found in an area of the design that prevents previous synthesis information being used, Reverting to default synthesis
---------------------------------------------------------------------------------
Finished Doing Graph Differ : Time (s): cpu = 00:00:25 ; elapsed = 00:00:23 . Memory (MB): peak = 3285.836 ; gain = 1219.461 ; free physical = 6118 ; free virtual = 11777
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Preparing Guide Design : Time (s): cpu = 00:00:25 ; elapsed = 00:00:23 . Memory (MB): peak = 3285.836 ; gain = 1219.461 ; free physical = 6118 ; free virtual = 11777
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'Control_Unit'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 s_start |                            10011 |                            00000
                 s_fetch |                            00001 |                            00001
                s_decode |                            01000 |                            00010
                   s_nop |                            01001 |                            00100
                   s_add |                            01010 |                            00101
                   s_sub |                            01011 |                            00110
                    s_or |                            01100 |                            00111
                   s_and |                            01101 |                            01000
                   s_not |                            01110 |                            01001
                   s_xor |                            01111 |                            01010
                   s_cmp |                            10000 |                            01011
                   s_bxx |                            00011 |                            01100
                   s_jmp |                            00010 |                            01101
                    s_ld |                            00000 |                            01110
                   s_ldi |                            10001 |                            01111
                   s_ldx |                            10010 |                            10000
                    s_st |                            00111 |                            10001
                   s_stx |                            00101 |                            10010
                   s_hlt |                            00100 |                            10011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'Control_Unit'
WARNING: [Synth 8-327] inferring latch for variable 'result_reg' [/home/nuno/Desktop/VeSPA_v3/VeSPA.srcs/sources_1/new/Aritmetic_Logic_Unit.v:44]
WARNING: [Synth 8-327] inferring latch for variable 'Z_reg' [/home/nuno/Desktop/VeSPA_v3/VeSPA.srcs/sources_1/new/Aritmetic_Logic_Unit.v:56]
WARNING: [Synth 8-327] inferring latch for variable 'C_reg' [/home/nuno/Desktop/VeSPA_v3/VeSPA.srcs/sources_1/new/Aritmetic_Logic_Unit.v:57]
WARNING: [Synth 8-327] inferring latch for variable 'V_reg' [/home/nuno/Desktop/VeSPA_v3/VeSPA.srcs/sources_1/new/Aritmetic_Logic_Unit.v:58]
WARNING: [Synth 8-327] inferring latch for variable 'N_reg' [/home/nuno/Desktop/VeSPA_v3/VeSPA.srcs/sources_1/new/Aritmetic_Logic_Unit.v:60]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:59 ; elapsed = 00:00:58 . Memory (MB): peak = 3285.836 ; gain = 1219.461 ; free physical = 6142 ; free virtual = 11796
---------------------------------------------------------------------------------


Incremental Synthesis Report Summary:

1. Incremental synthesis run: no

   Reason for not running incremental synthesis : Design change found in an area of the design that prevents previous synthesis information being used


INFO: [Synth 8-7130] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input   33 Bit       Adders := 1     
	   2 Input   32 Bit       Adders := 3     
	   3 Input   32 Bit       Adders := 2     
	   2 Input    4 Bit       Adders := 3     
+---XORs : 
	   2 Input     33 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	                8 Bit    Registers := 4096  
+---Muxes : 
	   8 Input   33 Bit        Muxes := 1     
	   2 Input   32 Bit        Muxes := 9     
	  13 Input    8 Bit        Muxes := 4     
	  19 Input    5 Bit        Muxes := 1     
	  17 Input    5 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 20    
	  19 Input    1 Bit        Muxes := 1     
	   8 Input    1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-3332] Sequential element (FSM_sequential_state_reg[2]) is unused and will be removed from module Control_Unit.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:53 ; elapsed = 00:02:25 . Memory (MB): peak = 3329.785 ; gain = 1263.410 ; free physical = 167 ; free virtual = 3361
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Distributed RAM: Preliminary Mapping Report (see note below)
+------------+----------------+-----------+----------------------+--------------+
|Module Name | RTL Object     | Inference | Size (Depth x Width) | Primitives   | 
+------------+----------------+-----------+----------------------+--------------+
|top         | RF/RegFile_reg | Implied   | 32 x 32              | RAM32M x 12  | 
+------------+----------------+-----------+----------------------+--------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:54 ; elapsed = 00:02:27 . Memory (MB): peak = 3329.785 ; gain = 1263.410 ; free physical = 173 ; free virtual = 3369
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:54 ; elapsed = 00:02:27 . Memory (MB): peak = 3329.785 ; gain = 1263.410 ; free physical = 166 ; free virtual = 3369
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:58 ; elapsed = 00:02:30 . Memory (MB): peak = 3329.785 ; gain = 1263.410 ; free physical = 163 ; free virtual = 3365
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:58 ; elapsed = 00:02:30 . Memory (MB): peak = 3329.785 ; gain = 1263.410 ; free physical = 163 ; free virtual = 3365
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:58 ; elapsed = 00:02:30 . Memory (MB): peak = 3329.785 ; gain = 1263.410 ; free physical = 163 ; free virtual = 3365
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:58 ; elapsed = 00:02:30 . Memory (MB): peak = 3329.785 ; gain = 1263.410 ; free physical = 163 ; free virtual = 3365
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:58 ; elapsed = 00:02:30 . Memory (MB): peak = 3329.785 ; gain = 1263.410 ; free physical = 163 ; free virtual = 3366
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:58 ; elapsed = 00:02:30 . Memory (MB): peak = 3329.785 ; gain = 1263.410 ; free physical = 163 ; free virtual = 3366
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+-+-----+------+
| |Cell |Count |
+-+-----+------+
+-+-----+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |     0|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:58 ; elapsed = 00:02:30 . Memory (MB): peak = 3329.785 ; gain = 1263.410 ; free physical = 163 ; free virtual = 3365
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 48 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:02:00 ; elapsed = 00:02:31 . Memory (MB): peak = 3329.785 ; gain = 1263.410 ; free physical = 8935 ; free virtual = 12141
Synthesis Optimization Complete : Time (s): cpu = 00:02:00 ; elapsed = 00:02:31 . Memory (MB): peak = 3329.785 ; gain = 1263.410 ; free physical = 8942 ; free virtual = 12136
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3329.785 ; gain = 0.000 ; free physical = 8939 ; free virtual = 12137
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3329.785 ; gain = 0.000 ; free physical = 8919 ; free virtual = 12137
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: 26c87856
INFO: [Common 17-83] Releasing license: Synthesis
53 Infos, 48 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:02:02 ; elapsed = 00:02:32 . Memory (MB): peak = 3329.785 ; gain = 1271.348 ; free physical = 8919 ; free virtual = 12137
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 11427.558; main = 2552.675; forked = 9009.868
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 16474.684; main = 3325.871; forked = 13148.812
INFO: [Common 17-1381] The checkpoint '/home/nuno/Desktop/VeSPA_v4/VeSPA.runs/synth_1/top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file top_utilization_synth.rpt -pb top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Nov 22 23:10:46 2023...
