<head>
<link rel="stylesheet" href="../../style.css" type="text/css">
</head>
<a href="javascript:history.go(-1)" onMouseOver="self.status=document.referrer;return true">Go Back</a>
<p align='right'><a href='spiadc.tar.gz'>Source code</a></p>
<body>
<div class="main">
 <div class="mid" id="dm">
  <div class="content" id="dmc">
   <h2>
    Details
   </h2>
   <p>
    Name: spiadc
    <br/>
    Created: Jun 14, 2009
    <br/>
    Updated: Jun 23, 2009
    <br/>
    SVN Updated: Jun 15, 2009
    
    
    
    
    
    
   </p>
   <h2>
    Other project properties
   </h2>
   <p>
    Category:
    
     Communication controller
    
    <br/>
    Language:
    
     VHDL
    
    <br/>
    Development status:
    
     Stable
    
    <br/>
    Additional info:
    
     Design done
    
    <br/>
    WishBone Compliant: No
    <br/>
    License: LGPL
   </p>
   <div id="d_">
    <h2>
     
     
    </h2>
    <p id="p_">
     this core represents an minimalistic SPI receiver for ADC like AD747x.
     <br/>
     one have:
     <br/>
     - tunable sequence len, loaded data slice of sequence,
     <br/>
     - shut-down short sequense generation
     <br/>
     - ability continued sequence mode - without frame entry/completing
     <br/>
     - ready output for locking received data
     <br/>
     - shifht clock output provide ability to build parallel vector receivers by
     <br/>
     adding needed shift registers
     <br/>
     Syntesis on QuartusII 8.1 Web for EP1C3 16bit sequense with 10 loaded bit ocupies 31 cells
     <br/>
    </p>
   </div>
  </div>
  <div style="clear:both;margin-left:200px;">
  </div>
 </div>
</div>
</body>
<p id='foot'>Database updated on 12 June 2015</p>
