AArch64 coRR-T+RR
variant=async
{
0:X0=x:red; 0:X1=x:green;
1:X0=x:red;
1:X3=x:green;
}
 P0          | P1          ;
 STG X0,[X1] |L0:          ;
             | LDR W1,[X0] ;
             |L1:          ;
             | LDR W2,[X3] ;
exists ~fault (P1:L0,x) /\ ~fault(P1:L1,x)
