$date
	Mon Oct 28 16:09:13 2019
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module add_shft_mul_tb $end
$var wire 1 ! done $end
$var wire 16 " c [15:0] $end
$var reg 8 # a [7:0] $end
$var reg 8 $ b [7:0] $end
$var reg 1 % clk $end
$var reg 1 & rst $end
$var reg 1 ' start $end
$scope module mult0 $end
$var wire 8 ( a [7:0] $end
$var wire 8 ) b [7:0] $end
$var wire 1 % clk $end
$var wire 1 & rst $end
$var wire 1 ' start $end
$var wire 1 ! done $end
$var reg 16 * c [15:0] $end
$var reg 4 + counter [3:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 +
b0 *
b10111111 )
b1010 (
0'
1&
1%
b10111111 $
b1010 #
b0 "
0!
$end
#10000
0%
#20000
1%
#21000
0&
#30000
0%
#40000
b1 +
b10100000000 "
b10100000000 *
1%
#41000
1'
#50000
0%
#60000
b11110000000 "
b11110000000 *
b0 +
1%
#61000
0'
#70000
0%
#80000
b1 +
b100011000000 "
b100011000000 *
1%
#90000
0%
#100000
b100101100000 "
b100101100000 *
b10 +
1%
#110000
0%
#120000
b11 +
b100110110000 "
b100110110000 *
1%
#130000
0%
#140000
b100111011000 "
b100111011000 *
b100 +
1%
#150000
0%
#160000
b101 +
b100111101100 "
b100111101100 *
1%
#170000
0%
#180000
b100111110110 "
b100111110110 *
b110 +
1%
#190000
0%
#200000
b111 +
b10011111011 "
b10011111011 *
1%
#210000
0%
#220000
b11101111101 "
b11101111101 *
1!
b1000 +
1%
#230000
0%
#240000
bx "
bx *
1%
