
*** Running vivado
    with args -log pid_sim.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source pid_sim.tcl


****** Vivado v2022.2 (64-bit)
  **** SW Build 3671981 on Fri Oct 14 04:59:54 MDT 2022
  **** IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source pid_sim.tcl -notrace
create_project: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1322.996 ; gain = 0.023 ; free physical = 11744 ; free virtual = 23822
Command: read_checkpoint -auto_incremental -incremental /home/antonina/Desktop/fpga_hiwi/project_2.srcs/utils_1/imports/synth_1/fixed_lead_frac.dcp
INFO: [Vivado 12-5825] Read reference checkpoint from /home/antonina/Desktop/fpga_hiwi/project_2.srcs/utils_1/imports/synth_1/fixed_lead_frac.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top pid_sim -part xc7z010clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Vivado_Tcl 4-1810] synth_design options have changed between reference and incremental; A full resynthesis will be run
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 224147
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/tools/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1645.797 ; gain = 322.801 ; free physical = 11499 ; free virtual = 23574
Synthesis current peak Physical Memory [PSS] (MB): peak = 1063.592; parent = 859.213; children = 204.379
Synthesis current peak Virtual Memory [VSS] (MB): peak = 2649.902; parent = 1645.801; children = 1004.102
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'pid_sim' [/home/antonina/Desktop/fpga_hiwi/project_2.srcs/sources_1/new/pd_controller.vhd:53]
INFO: [Synth 8-256] done synthesizing module 'pid_sim' (0#1) [/home/antonina/Desktop/fpga_hiwi/project_2.srcs/sources_1/new/pd_controller.vhd:53]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1721.141 ; gain = 398.145 ; free physical = 11605 ; free virtual = 23682
Synthesis current peak Physical Memory [PSS] (MB): peak = 1063.592; parent = 859.213; children = 204.379
Synthesis current peak Virtual Memory [VSS] (MB): peak = 2725.246; parent = 1721.145; children = 1004.102
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1738.953 ; gain = 415.957 ; free physical = 11601 ; free virtual = 23677
Synthesis current peak Physical Memory [PSS] (MB): peak = 1063.592; parent = 859.213; children = 204.379
Synthesis current peak Virtual Memory [VSS] (MB): peak = 2743.059; parent = 1738.957; children = 1004.102
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1746.957 ; gain = 423.961 ; free physical = 11601 ; free virtual = 23677
INFO: [Device 21-403] Loading part xc7z010clg400-1
Synthesis current peak Physical Memory [PSS] (MB): peak = 1063.592; parent = 859.213; children = 204.379
Synthesis current peak Virtual Memory [VSS] (MB): peak = 2751.062; parent = 1746.961; children = 1004.102
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Preparing Guide Design
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Doing Graph Differ : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1755.863 ; gain = 432.867 ; free physical = 11600 ; free virtual = 23676
Synthesis current peak Physical Memory [PSS] (MB): peak = 1063.592; parent = 859.213; children = 204.379
Synthesis current peak Virtual Memory [VSS] (MB): peak = 2759.969; parent = 1755.867; children = 1004.102
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Preparing Guide Design : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1755.863 ; gain = 432.867 ; free physical = 11599 ; free virtual = 23676
Synthesis current peak Physical Memory [PSS] (MB): peak = 1063.592; parent = 859.213; children = 204.379
Synthesis current peak Virtual Memory [VSS] (MB): peak = 2759.969; parent = 1755.867; children = 1004.102
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'pid_sim'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    halt |                            00001 |                              001
                calc_err |                            00010 |                              010
                    mult |                            00100 |                              011
                    summ |                            01000 |                              100
                   ready |                            10000 |                              000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'pid_sim'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1755.863 ; gain = 432.867 ; free physical = 11543 ; free virtual = 23620
Synthesis current peak Physical Memory [PSS] (MB): peak = 1063.592; parent = 859.213; children = 204.379
Synthesis current peak Virtual Memory [VSS] (MB): peak = 2759.969; parent = 1755.867; children = 1004.102
---------------------------------------------------------------------------------


Incremental Synthesis Report Summary:

1. Incremental synthesis run: no

   Reason for not running incremental synthesis : synth_design options have changed between reference and incremental


INFO: [Synth 8-7130] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input   26 Bit       Adders := 1     
	   3 Input   25 Bit       Adders := 1     
+---Registers : 
	               26 Bit    Registers := 1     
	               25 Bit    Registers := 2     
	               24 Bit    Registers := 3     
+---Muxes : 
	   2 Input   24 Bit        Muxes := 2     
	   5 Input    1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
DSP Report: Generating DSP differential0, operation Mode is: (D'-A'')*B.
DSP Report: register control_diff_reg is absorbed into DSP differential0.
DSP Report: register control_diff_reg is absorbed into DSP differential0.
DSP Report: register control_diff_last_reg is absorbed into DSP differential0.
DSP Report: operator differential0 is absorbed into DSP differential0.
DSP Report: operator differential1 is absorbed into DSP differential0.
DSP Report: Generating DSP proportional0, operation Mode is: (D-A)*B.
DSP Report: register control_diff_reg is absorbed into DSP proportional0.
DSP Report: operator control_diff0 is absorbed into DSP proportional0.
DSP Report: operator proportional0 is absorbed into DSP proportional0.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1866.301 ; gain = 543.305 ; free physical = 10809 ; free virtual = 22897
Synthesis current peak Physical Memory [PSS] (MB): peak = 1283.477; parent = 1079.130; children = 204.379
Synthesis current peak Virtual Memory [VSS] (MB): peak = 2870.406; parent = 1866.305; children = 1004.102
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

DSP: Preliminary Mapping Report (see note below. The ' indicates corresponding REG is set)
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|pid_sim     | (D'-A'')*B  | 25     | 18     | -      | 25     | 43     | 2    | 0    | -    | 1    | 0     | 0    | 0    | 
|pid_sim     | (D-A)*B     | 25     | 18     | -      | 25     | 43     | 0    | 0    | -    | 0    | 1     | 0    | 0    | 
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1866.301 ; gain = 543.305 ; free physical = 10808 ; free virtual = 22896
Synthesis current peak Physical Memory [PSS] (MB): peak = 1286.914; parent = 1082.567; children = 204.379
Synthesis current peak Virtual Memory [VSS] (MB): peak = 2870.406; parent = 1866.305; children = 1004.102
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1874.309 ; gain = 551.312 ; free physical = 10818 ; free virtual = 22905
Synthesis current peak Physical Memory [PSS] (MB): peak = 1287.902; parent = 1083.556; children = 204.379
Synthesis current peak Virtual Memory [VSS] (MB): peak = 2878.414; parent = 1874.312; children = 1004.102
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 1874.309 ; gain = 551.312 ; free physical = 10656 ; free virtual = 22744
Synthesis current peak Physical Memory [PSS] (MB): peak = 1288.109; parent = 1083.763; children = 204.379
Synthesis current peak Virtual Memory [VSS] (MB): peak = 2878.414; parent = 1874.312; children = 1004.102
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 1874.309 ; gain = 551.312 ; free physical = 10648 ; free virtual = 22735
Synthesis current peak Physical Memory [PSS] (MB): peak = 1288.125; parent = 1083.778; children = 204.379
Synthesis current peak Virtual Memory [VSS] (MB): peak = 2878.414; parent = 1874.312; children = 1004.102
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 1874.309 ; gain = 551.312 ; free physical = 10654 ; free virtual = 22741
Synthesis current peak Physical Memory [PSS] (MB): peak = 1288.219; parent = 1083.872; children = 204.379
Synthesis current peak Virtual Memory [VSS] (MB): peak = 2878.414; parent = 1874.312; children = 1004.102
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 1874.309 ; gain = 551.312 ; free physical = 10661 ; free virtual = 22748
Synthesis current peak Physical Memory [PSS] (MB): peak = 1288.297; parent = 1083.950; children = 204.379
Synthesis current peak Virtual Memory [VSS] (MB): peak = 2878.414; parent = 1874.312; children = 1004.102
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 1874.309 ; gain = 551.312 ; free physical = 10655 ; free virtual = 22744
Synthesis current peak Physical Memory [PSS] (MB): peak = 1288.297; parent = 1083.950; children = 204.379
Synthesis current peak Virtual Memory [VSS] (MB): peak = 2878.414; parent = 1874.312; children = 1004.102
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 1874.309 ; gain = 551.312 ; free physical = 10650 ; free virtual = 22752
Synthesis current peak Physical Memory [PSS] (MB): peak = 1288.312; parent = 1083.966; children = 204.379
Synthesis current peak Virtual Memory [VSS] (MB): peak = 2878.414; parent = 1874.312; children = 1004.102
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

DSP Final Report (the ' indicates corresponding REG is set)
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|pid_sim     | (D'-A'*B)'  | 30     | 18     | -      | 25     | 43     | 1    | 0    | -    | 0    | 0     | 0    | 1    | 
|pid_sim     | ((D-A)'*B)' | 30     | 18     | -      | 25     | 43     | 0    | 0    | -    | 0    | 1     | 0    | 1    | 
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+


Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |BUFG    |     1|
|2     |CARRY4  |    14|
|3     |DSP48E1 |     2|
|4     |LUT1    |     1|
|5     |LUT2    |    52|
|6     |LUT3    |    26|
|7     |LUT4    |    23|
|8     |LUT5    |     1|
|9     |FDRE    |    79|
|10    |FDSE    |     1|
|11    |IBUF    |   113|
|12    |OBUF    |    24|
+------+--------+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |   337|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 1874.309 ; gain = 551.312 ; free physical = 10666 ; free virtual = 22754
Synthesis current peak Physical Memory [PSS] (MB): peak = 1288.453; parent = 1084.106; children = 204.379
Synthesis current peak Virtual Memory [VSS] (MB): peak = 2878.414; parent = 1874.312; children = 1004.102
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 1874.309 ; gain = 551.312 ; free physical = 10673 ; free virtual = 22761
Synthesis Optimization Complete : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 1874.316 ; gain = 551.312 ; free physical = 10673 ; free virtual = 22761
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1880.246 ; gain = 0.000 ; free physical = 10783 ; free virtual = 22871
INFO: [Netlist 29-17] Analyzing 16 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2007.957 ; gain = 0.000 ; free physical = 10732 ; free virtual = 22834
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: f0a109de
INFO: [Common 17-83] Releasing license: Synthesis
21 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:19 ; elapsed = 00:00:17 . Memory (MB): peak = 2007.957 ; gain = 684.961 ; free physical = 10948 ; free virtual = 23049
INFO: [Common 17-1381] The checkpoint '/home/antonina/Desktop/fpga_hiwi/project_2.runs/synth_1/pid_sim.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file pid_sim_utilization_synth.rpt -pb pid_sim_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sun Dec 17 18:56:17 2023...
