{
    "Function": "pcie_config_aspm_dev",
    "astEdges": [
        [
            4,
            6
        ],
        [
            4,
            7
        ],
        [
            4,
            5
        ],
        [
            4,
            8
        ],
        [
            0,
            2
        ],
        [
            0,
            3
        ],
        [
            0,
            1
        ],
        [
            0,
            9
        ],
        [
            3,
            4
        ]
    ],
    "candidateNodeList": [
        5,
        6,
        7,
        8
    ],
    "cfgEdges": [
        [
            4,
            9
        ],
        [
            0,
            4
        ]
    ],
    "ddgEdges": [
        [
            4,
            9
        ],
        [
            4,
            9
        ],
        [
            4,
            9
        ],
        [
            4,
            9
        ],
        [
            4,
            9
        ],
        [
            0,
            4
        ]
    ],
    "ncsEdges": [
        [
            1,
            2
        ],
        [
            2,
            5
        ],
        [
            5,
            6
        ],
        [
            6,
            7
        ],
        [
            7,
            8
        ]
    ],
    "nodeList": {
        "0": "METHOD",
        "1": "PARAM",
        "2": "PARAM",
        "3": "BLOCK",
        "4": "pcie_capability_clear_and_set_word",
        "5": "pdev",
        "6": "PCI_EXP_LNKCTL",
        "7": "PCI_EXP_LNKCTL_ASPMC",
        "8": "val",
        "9": "METHOD_RETURN"
    }
}