@ARTICLE{Lyons:2010,
    author={M. Lyons and M. Hempstead and G. Y. Wei and D. Brooks},
    journal={IEEE Computer Architecture Letters},
    title={The Accelerator Store framework for high-performance, low-power accelerator-based systems},
    year={2010},
    volume={9},
    number={2},
    pages={53-56},
    keywords={low-power electronics;memory architecture;shared memory systems;storage management;accelerator store framework;energy consumption;hardware acceleration;high-performance low-power accelerator-based system;memory mapping;memory sharing;Acceleration;Memory management;Program processors;Random access memory;Real time systems;Throughput;Transform coding;General;Heterogeneous (hybrid) systems;Real-time and embedded systems},
    doi={10.1109/L-CA.2010.16},
    ISSN={1556-6056},
    month={Feb},
}

@INPROCEEDINGS{Cong:2012,
    author={J. Cong and M. A. Ghodrat and M. Gill and B. Grigorian and G. Reinman},
    booktitle={Design Automation Conference (DAC), 2012 49th ACM/EDAC/IEEE},
    title={Architecture support for accelerator-rich CMPs},
    year={2012},
    pages={843-849},
    keywords={interrupts;microprocessor chips;ARC architecture;OS overhead reduction;accelerator sharing;accelerator-rich CMP;architecture support;chip multiprocessor;energy improvement;hardware architectural support;hardware resource management scheme;hardware-based arbitration mechanism;interrupt handling;light-weight interrupt system;multiple core;simulation tool-chain;virtual accelerator;Acceleration;Computer architecture;Delay;Hardware;Message systems;Software;System-on-a-chip;Accelerator Sharing;Accelerator Virtualization;Chip multiprocessor;Hardware Accelerators},
    doi={10.1145/2228360.2228512},
    ISSN={0738-100X},
    month={June},
}

Four horsemen of dark silicon paper
@INPROCEEDINGS{Taylor:2012,
    author={M. B. Taylor},
    booktitle={Design Automation Conference (DAC), 2012 49th ACM/EDAC/IEEE},
    title={Is dark silicon useful? Harnessing the four horsemen of the coming dark silicon apocalypse},
    year={2012},
    pages={1131-1136},
    keywords={computational complexity;electric breakdown;elemental semiconductors;energy conservation;integrated circuit design;power aware computing;silicon;Dennardian breakdown scaling;Dim silicon;Si;architectural technique;chip transistor;complexity;computational stack;dark silicon;energy consumption;energy efficiency;power consumption;process generation;silicon chip;utilization wall;Complexity theory;Hardware;Multicore processing;Program processors;Silicon;Transistors;Dark Silicon;Dennardian Scaling;Dim Silicon;Multicore;Near Threshold;Specialization;Utilization Wall},
    ISSN={0738-100X},
    month={June},
}

Conservation Cores
Proves that there is a utilization wall
Talks about how specialization and heterogeneity are two solutions to the
utilization wall
@inproceedings{Venkatesh:2010,
    author = {Venkatesh, Ganesh and Sampson, Jack and Goulding, Nathan and
        Garcia, Saturnino and Bryksin, Vladyslav and Lugo-Martinez, Jose and
            Swanson, Steven and Taylor, Michael Bedford},
    title = {Conservation Cores: Reducing the Energy of Mature Computations},
    booktitle = {Proceedings of the Fifteenth Edition of ASPLOS on
        Architectural Support for Programming Languages and Operating
            Systems},
    series = {ASPLOS XV},
    year = {2010},
    isbn = {978-1-60558-839-1},
    location = {Pittsburgh, Pennsylvania, USA},
    pages = {205--218},
    numpages = {14},
    url = {http://doi.acm.org/10.1145/1736020.1736044},
    doi = {10.1145/1736020.1736044},
    acmid = {1736044},
    publisher = {ACM},
    address = {New York, NY, USA},
    keywords = {conservation core, heterogeneous many-core,
        patching, utilization wall},
}

@ARTICLE{Kistler:2006, 
    author={M. Kistler and M. Perrone and F. Petrini}, 
    journal={IEEE Micro}, 
    title={Cell Multiprocessor Communication Network: Built for Speed}, 
    year={2006}, 
    volume={26}, 
    number={3}, 
    pages={10-23}, 
    keywords={computer architecture;logic design;microprocessor
        chips;multiprocessing systems;system-on-chip;DMA traffic
            patterns;area-performance benefits;cell multiprocessor
            communication network;multicore processor design;on-chip
            communication network design;power-performance
            benefits;synchronization
            protocols;Bandwidth;Buildings;Communication networks;Concurrent
            computing;Delay;Energy consumption;High performance
            computing;Multicore processing;Network-on-a-chip;Process
            design;Cell Broadband Engine processor;multiprocessor
            communication network}, 
    doi={10.1109/MM.2006.49}, 
    ISSN={0272-1732}, 
    month={May},
}

Has info about iPhone processor's degree of specialization
@article{Shao:2015, 
    title={Toward Cache-Friendly Hardware Accelerators},
    journal={Proc. Sensors to Cloud Architectures Workshop (SCAW), in conjunction with HPCA 2015}, 
    author={Shao, Yakun Sophia and Xi, Sam and Srinivasan, Viji and Wei, Gu-Yeon and Brooks, David}, 
    year={2015}
}

Original Dennard scaling paper
@ARTICLE{dennardscaling, 
author={R. H. Dennard and F. H. Gaensslen and V. L. Rideout and E. Bassous and A. R. LeBlanc}, 
journal={IEEE Journal of Solid-State Circuits}, 
title={Design of ion-implanted MOSFET's with very small physical dimensions}, 
year={1974}, 
volume={9}, 
number={5}, 
pages={256-268}, 
keywords={Digital integrated circuits;Field effect transistors;Ion implantation;Semiconductor device manufacture;Switching circuits;digital integrated circuits;field effect transistors;ion implantation;semiconductor device manufacture;switching circuits;Digital integrated circuits;Doping profiles;Fabrication;Ion implantation;Length measurement;MOSFET circuits;Predictive models;Semiconductor process modeling;Switching circuits;Threshold voltage}, 
doi={10.1109/JSSC.1974.1050511}, 
ISSN={0018-9200}, 
month={Oct},}

End of Dennard scaling, explanation as to why
@misc{dennard_end,
title={The end of Dennard scaling},
url={https://cartesianproduct.wordpress.com/2013/04/15/the-end-of-dennard-scaling/},
journal={cartesian product},
author={McMenamin, Adrian},
year={2013},
month={Apr}}

Failure to scale up power, clock frequency, performance in computers since ~2005
@misc{hruska_2012,
title={The death of CPU scaling: From one core to many — and why we’re still stuck},
url={http://www.extremetech.com/computing/116561-the-death-of-cpu-scaling-from-one-core-to-many-and-why-were-still-stuck},
journal={ExtremeTech},
publisher={Ziff Davis, LLC},
author={Hruska, Joel},
year={2012},
month={Feb}}

MachSuite
@INPROCEEDINGS{machsuite,
author={B. Reagen and R. Adolf and Y. S. Shao and G. Y. Wei and D. Brooks},
booktitle={Workload Characterization (IISWC), 2014 IEEE International Symposium on},
title={MachSuite: Benchmarks for accelerator design and customized architectures},
year={2014},
pages={110-119},
keywords={benchmark testing;MachSuite;accelerator design;accelerator-centric architectures;accelerator-related architecture;benchmarks;customized architectures;high-level synthesis tools;program behaviors;workload selection;Acceleration;Algorithm design and analysis;Benchmark testing;Communities;Hardware;Kernel;Sparse matrices},
doi={10.1109/IISWC.2014.6983050},
month={Oct},}

Better DVFS by the boys at Harvard
@INPROCEEDINGS{better_dvfs,
author={Wonyoung Kim and M. S. Gupta and G. Y. Wei and D. Brooks},
booktitle={2008 IEEE 14th International Symposium on High Performance Computer Architecture},
title={System level analysis of fast, per-core DVFS using on-chip switching regulators},
year={2008},
pages={123-134},
keywords={microprocessor chips;multi-threading;power aware computing;switching functions;voltage regulators;chip-multiprocessors;dynamic voltage and frequency scaling;fast per-core DVFS;multi-threaded workloads;nanosecond-scale voltage switching;on-chip switching regulators;system level analysis;voltage regulators;Costs;Digital systems;Dynamic voltage scaling;Embedded system;Frequency;Microprocessors;Performance analysis;Regulators;System-on-a-chip;Voltage control},
doi={10.1109/HPCA.2008.4658633},
ISSN={1530-0897},
month={Feb},}

DySER
@INPROCEEDINGS{dyser,
author={V. Govindaraju and C. H. Ho and K. Sankaralingam},
booktitle={2011 IEEE 17th International Symposium on High Performance Computer Architecture},
title={Dynamically Specialized Datapaths for energy efficient computing},
year={2011},
pages={503-514},
keywords={SRAM chips;logic circuits;microprocessor chips;pipeline processing;power aware computing;programmable logic devices;64-functional-unit DySER block;GCC compiler;PARSEC;RTL;SPEC;circuit-switched network;code-mapping;dynamic specialized datapath;energy efficient computing;general purpose programmable processors;geometric mean energy reduction;logic devices;microarchitectural energy efficiency;path-trees;pipeline processing;single-ported SRAM;Arrays;Benchmark testing;Decoding;Hardware;Pipelines;Program processors;Registers},
doi={10.1109/HPCA.2011.5749755},
ISSN={1530-0897},
month={Feb},}

TFETS
@ARTICLE{tfets,
author={A. C. Seabaugh and Q. Zhang},
journal={Proceedings of the IEEE},
title={Low-Voltage Tunnel Transistors for Beyond CMOS Logic},
year={2010},
volume={98},
number={12},
pages={2095-2110},
keywords={CMOS logic circuits;MOSFET;low-power electronics;tunnel transistors;MOSFET;beyond CMOS logic;interband tunneling;low-voltage tunnel transistors;metal-oxide-semiconductor field-effect transistor;steep subthreshold swing transistors;tunnel field-effect transistors;CMOS integrated circuits;Junctions;Logic gates;MOSFET circuits;Subthreshold current;Transistors;Tunneling;Subthreshold swing;tunneling;tunneling transistor},
doi={10.1109/JPROC.2010.2070470},
ISSN={0018-9219},
month={Dec},}


Nano electro mechanical switches
@INPROCEEDINGS{nems,
author={F. Chen and M. Spencer and R. Nathanael and C. Wang and H. Fariborzi and A. Gupta and H. Kam and V. Pott and J. Jeon and T. J. K. Liu and D. Markovic and V. Stojanovic and E. Alon},
booktitle={2010 IEEE International Solid-State Circuits Conference - (ISSCC)},
title={Demonstration of integrated micro-electro-mechanical switch circuits for VLSI applications},
year={2010},
pages={150-151},
keywords={VLSI;circuit testing;microswitches;I/O function;VLSI application;carry-generation block;integrated microelectromechanical switch circuits;logic function;memory function;monolithic integration;test chip;timing function;Circuit testing;Inverters;Logic circuits;Logic testing;Monolithic integrated circuits;Oscillators;Switches;Switching circuits;Timing;Very large scale integration},
doi={10.1109/ISSCC.2010.5434010},
ISSN={0193-6530},
month={Feb},}


ITRS 2007 system drivers
@MISC {itrs:2007,
    title = "International Technology Roadmap for Semiconductors 2007 Edition System Drivers",
    year  = "2007"
}

RoboBee SoC
@INPROCEEDINGS{robobee,
author={X. Zhang and M. Lok and T. Tong and S. Chaput and S. K. Lee and B. Reagen and H. Lee and D. Brooks and G. Y. Wei},
booktitle={2015 Symposium on VLSI Circuits (VLSI Circuits)},
title={A multi-chip system optimized for insect-scale flapping-wing robots},
year={2015},
pages={C152-C153},
keywords={aerospace control;aerospace simulation;multichip modules;piezoelectric actuators;robots;autonomous flight;battery-powered multi-chip system;energy efficiency;hardware acceleration;insect-scale flapping-wing robots;power electronics unit;Actuators;Clocks;Convolution;Digital signal processing;Frequency control;Robots;Voltage control},
doi={10.1109/VLSIC.2015.7231246},
ISSN={2158-5601},
month={June},}


Zynq
@ONLINE {zynq,
    author = "Xilinx",
    title  = "Zynq-7000 All Programmable SoC",
    howpublished = "\url{http://www.xilinx.com/products/silicon-devices/soc/zynq-7000.html}"
}


ZedBoard
@ONLINE {zedboard,
    author = "ZedBoard.org",
    title  = "ZedBoard",
    howpublished = "\url{http://zedboard.org/product/zedboard}"
}


