###########################################
## Statistics of Channel 0
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =       218862   # Number of WRITE/WRITEP commands
num_reads_done                 =       568904   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =       437182   # Number of read row buffer hits
num_read_cmds                  =       568900   # Number of READ/READP commands
num_writes_done                =       218870   # Number of read requests issued
num_write_row_hits             =       164739   # Number of write row buffer hits
num_act_cmds                   =       186625   # Number of ACT commands
num_pre_cmds                   =       186596   # Number of PRE commands
num_ondemand_pres              =       163737   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9426860   # Cyles of rank active rank.0
rank_active_cycles.1           =      9183631   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       573140   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       816369   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =       735618   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =         7139   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =         3696   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         2023   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =         1634   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =         2463   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         2859   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =         2302   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =         3529   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =         6490   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        20021   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =           30   # Write cmd latency (cycles)
write_latency[20-39]           =          530   # Write cmd latency (cycles)
write_latency[40-59]           =         1026   # Write cmd latency (cycles)
write_latency[60-79]           =         2270   # Write cmd latency (cycles)
write_latency[80-99]           =         4878   # Write cmd latency (cycles)
write_latency[100-119]         =         7126   # Write cmd latency (cycles)
write_latency[120-139]         =         9728   # Write cmd latency (cycles)
write_latency[140-159]         =        11204   # Write cmd latency (cycles)
write_latency[160-179]         =        12503   # Write cmd latency (cycles)
write_latency[180-199]         =        13533   # Write cmd latency (cycles)
write_latency[200-]            =       156034   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            4   # Read request latency (cycles)
read_latency[20-39]            =       239624   # Read request latency (cycles)
read_latency[40-59]            =        72698   # Read request latency (cycles)
read_latency[60-79]            =        85566   # Read request latency (cycles)
read_latency[80-99]            =        29078   # Read request latency (cycles)
read_latency[100-119]          =        21641   # Read request latency (cycles)
read_latency[120-139]          =        17873   # Read request latency (cycles)
read_latency[140-159]          =        10823   # Read request latency (cycles)
read_latency[160-179]          =         8542   # Read request latency (cycles)
read_latency[180-199]          =         7055   # Read request latency (cycles)
read_latency[200-]             =        76000   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  1.09256e+09   # Write energy
read_energy                    =   2.2938e+09   # Read energy
act_energy                     =  5.10606e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  2.75107e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  3.91857e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.88236e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.73059e+09   # Active standby energy rank.1
average_read_latency           =      112.664   # Average read request latency (cycles)
average_interarrival           =      12.6938   # Average request interarrival latency (cycles)
total_energy                   =  1.68815e+10   # Total energy (pJ)
average_power                  =      1688.15   # Average power (mW)
average_bandwidth              =      6.72234   # Average bandwidth
###########################################
## Statistics of Channel 1
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =       241509   # Number of WRITE/WRITEP commands
num_reads_done                 =       588029   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =       451695   # Number of read row buffer hits
num_read_cmds                  =       588024   # Number of READ/READP commands
num_writes_done                =       241515   # Number of read requests issued
num_write_row_hits             =       177724   # Number of write row buffer hits
num_act_cmds                   =       200848   # Number of ACT commands
num_pre_cmds                   =       200818   # Number of PRE commands
num_ondemand_pres              =       176494   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9318409   # Cyles of rank active rank.0
rank_active_cycles.1           =      9293107   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       681591   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       706893   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =       777152   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =         7431   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =         3716   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         1985   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =         1587   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =         2574   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         2792   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =         2381   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =         3525   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =         6442   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        19959   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =           22   # Write cmd latency (cycles)
write_latency[20-39]           =          638   # Write cmd latency (cycles)
write_latency[40-59]           =         1087   # Write cmd latency (cycles)
write_latency[60-79]           =         2515   # Write cmd latency (cycles)
write_latency[80-99]           =         5363   # Write cmd latency (cycles)
write_latency[100-119]         =         7728   # Write cmd latency (cycles)
write_latency[120-139]         =        11445   # Write cmd latency (cycles)
write_latency[140-159]         =        13429   # Write cmd latency (cycles)
write_latency[160-179]         =        15045   # Write cmd latency (cycles)
write_latency[180-199]         =        16367   # Write cmd latency (cycles)
write_latency[200-]            =       167870   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            5   # Read request latency (cycles)
read_latency[20-39]            =       233010   # Read request latency (cycles)
read_latency[40-59]            =        81799   # Read request latency (cycles)
read_latency[60-79]            =        93960   # Read request latency (cycles)
read_latency[80-99]            =        31561   # Read request latency (cycles)
read_latency[100-119]          =        22626   # Read request latency (cycles)
read_latency[120-139]          =        18660   # Read request latency (cycles)
read_latency[140-159]          =        11325   # Read request latency (cycles)
read_latency[160-179]          =         9093   # Read request latency (cycles)
read_latency[180-199]          =         7582   # Read request latency (cycles)
read_latency[200-]             =        78408   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  1.20561e+09   # Write energy
read_energy                    =  2.37091e+09   # Read energy
act_energy                     =   5.4952e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  3.27164e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  3.39309e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.81469e+09   # Active standby energy rank.0
act_stb_energy.1               =   5.7989e+09   # Active standby energy rank.1
average_read_latency           =      111.498   # Average read request latency (cycles)
average_interarrival           =      12.0547   # Average request interarrival latency (cycles)
total_energy                   =  1.71108e+10   # Total energy (pJ)
average_power                  =      1711.08   # Average power (mW)
average_bandwidth              =      7.07878   # Average bandwidth
