Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Mon Sep 30 13:34:52 2019
| Host         : rootie-ThinkPad-X1 running 64-bit Ubuntu 18.04.3 LTS
| Command      : report_timing_summary -max_paths 10 -file risc16System_wrapper_timing_summary_routed.rpt -pb risc16System_wrapper_timing_summary_routed.pb -rpx risc16System_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : risc16System_wrapper
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 49 register/latch pins with no clock driven by root clock pin: BTND (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: risc16System_i/MEM/inst/mem_reg[0][13]/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: risc16System_i/MEM/inst/mem_reg[0][14]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: risc16System_i/MEM/inst/mem_reg[0][15]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: risc16System_i/MEM/inst/mem_reg[100][13]/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: risc16System_i/MEM/inst/mem_reg[100][14]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: risc16System_i/MEM/inst/mem_reg[100][15]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: risc16System_i/MEM/inst/mem_reg[101][13]/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: risc16System_i/MEM/inst/mem_reg[101][14]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: risc16System_i/MEM/inst/mem_reg[101][15]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: risc16System_i/MEM/inst/mem_reg[102][13]/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: risc16System_i/MEM/inst/mem_reg[102][14]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: risc16System_i/MEM/inst/mem_reg[102][15]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: risc16System_i/MEM/inst/mem_reg[103][13]/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: risc16System_i/MEM/inst/mem_reg[103][14]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: risc16System_i/MEM/inst/mem_reg[103][15]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: risc16System_i/MEM/inst/mem_reg[104][13]/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: risc16System_i/MEM/inst/mem_reg[104][14]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: risc16System_i/MEM/inst/mem_reg[104][15]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: risc16System_i/MEM/inst/mem_reg[105][13]/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: risc16System_i/MEM/inst/mem_reg[105][14]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: risc16System_i/MEM/inst/mem_reg[105][15]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: risc16System_i/MEM/inst/mem_reg[106][13]/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: risc16System_i/MEM/inst/mem_reg[106][14]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: risc16System_i/MEM/inst/mem_reg[106][15]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: risc16System_i/MEM/inst/mem_reg[107][13]/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: risc16System_i/MEM/inst/mem_reg[107][14]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: risc16System_i/MEM/inst/mem_reg[107][15]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: risc16System_i/MEM/inst/mem_reg[108][13]/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: risc16System_i/MEM/inst/mem_reg[108][14]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: risc16System_i/MEM/inst/mem_reg[108][15]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: risc16System_i/MEM/inst/mem_reg[109][13]/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: risc16System_i/MEM/inst/mem_reg[109][14]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: risc16System_i/MEM/inst/mem_reg[109][15]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: risc16System_i/MEM/inst/mem_reg[10][13]/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: risc16System_i/MEM/inst/mem_reg[10][14]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: risc16System_i/MEM/inst/mem_reg[10][15]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: risc16System_i/MEM/inst/mem_reg[110][13]/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: risc16System_i/MEM/inst/mem_reg[110][14]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: risc16System_i/MEM/inst/mem_reg[110][15]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: risc16System_i/MEM/inst/mem_reg[111][13]/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: risc16System_i/MEM/inst/mem_reg[111][14]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: risc16System_i/MEM/inst/mem_reg[111][15]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: risc16System_i/MEM/inst/mem_reg[112][13]/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: risc16System_i/MEM/inst/mem_reg[112][14]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: risc16System_i/MEM/inst/mem_reg[112][15]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: risc16System_i/MEM/inst/mem_reg[113][13]/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: risc16System_i/MEM/inst/mem_reg[113][14]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: risc16System_i/MEM/inst/mem_reg[113][15]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: risc16System_i/MEM/inst/mem_reg[114][13]/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: risc16System_i/MEM/inst/mem_reg[114][14]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: risc16System_i/MEM/inst/mem_reg[114][15]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: risc16System_i/MEM/inst/mem_reg[115][13]/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: risc16System_i/MEM/inst/mem_reg[115][14]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: risc16System_i/MEM/inst/mem_reg[115][15]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: risc16System_i/MEM/inst/mem_reg[116][13]/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: risc16System_i/MEM/inst/mem_reg[116][14]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: risc16System_i/MEM/inst/mem_reg[116][15]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: risc16System_i/MEM/inst/mem_reg[117][13]/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: risc16System_i/MEM/inst/mem_reg[117][14]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: risc16System_i/MEM/inst/mem_reg[117][15]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: risc16System_i/MEM/inst/mem_reg[118][13]/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: risc16System_i/MEM/inst/mem_reg[118][14]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: risc16System_i/MEM/inst/mem_reg[118][15]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: risc16System_i/MEM/inst/mem_reg[119][13]/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: risc16System_i/MEM/inst/mem_reg[119][14]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: risc16System_i/MEM/inst/mem_reg[119][15]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: risc16System_i/MEM/inst/mem_reg[11][13]/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: risc16System_i/MEM/inst/mem_reg[11][14]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: risc16System_i/MEM/inst/mem_reg[11][15]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: risc16System_i/MEM/inst/mem_reg[120][13]/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: risc16System_i/MEM/inst/mem_reg[120][14]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: risc16System_i/MEM/inst/mem_reg[120][15]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: risc16System_i/MEM/inst/mem_reg[121][13]/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: risc16System_i/MEM/inst/mem_reg[121][14]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: risc16System_i/MEM/inst/mem_reg[121][15]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: risc16System_i/MEM/inst/mem_reg[122][13]/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: risc16System_i/MEM/inst/mem_reg[122][14]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: risc16System_i/MEM/inst/mem_reg[122][15]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: risc16System_i/MEM/inst/mem_reg[123][13]/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: risc16System_i/MEM/inst/mem_reg[123][14]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: risc16System_i/MEM/inst/mem_reg[123][15]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: risc16System_i/MEM/inst/mem_reg[124][13]/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: risc16System_i/MEM/inst/mem_reg[124][14]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: risc16System_i/MEM/inst/mem_reg[124][15]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: risc16System_i/MEM/inst/mem_reg[125][13]/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: risc16System_i/MEM/inst/mem_reg[125][14]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: risc16System_i/MEM/inst/mem_reg[125][15]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: risc16System_i/MEM/inst/mem_reg[126][13]/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: risc16System_i/MEM/inst/mem_reg[126][14]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: risc16System_i/MEM/inst/mem_reg[126][15]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: risc16System_i/MEM/inst/mem_reg[127][13]/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: risc16System_i/MEM/inst/mem_reg[127][14]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: risc16System_i/MEM/inst/mem_reg[127][15]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: risc16System_i/MEM/inst/mem_reg[128][13]/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: risc16System_i/MEM/inst/mem_reg[128][14]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: risc16System_i/MEM/inst/mem_reg[128][15]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: risc16System_i/MEM/inst/mem_reg[129][13]/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: risc16System_i/MEM/inst/mem_reg[129][14]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: risc16System_i/MEM/inst/mem_reg[129][15]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: risc16System_i/MEM/inst/mem_reg[12][13]/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: risc16System_i/MEM/inst/mem_reg[12][14]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: risc16System_i/MEM/inst/mem_reg[12][15]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: risc16System_i/MEM/inst/mem_reg[130][13]/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: risc16System_i/MEM/inst/mem_reg[130][14]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: risc16System_i/MEM/inst/mem_reg[130][15]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: risc16System_i/MEM/inst/mem_reg[131][13]/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: risc16System_i/MEM/inst/mem_reg[131][14]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: risc16System_i/MEM/inst/mem_reg[131][15]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: risc16System_i/MEM/inst/mem_reg[132][13]/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: risc16System_i/MEM/inst/mem_reg[132][14]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: risc16System_i/MEM/inst/mem_reg[132][15]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: risc16System_i/MEM/inst/mem_reg[133][13]/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: risc16System_i/MEM/inst/mem_reg[133][14]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: risc16System_i/MEM/inst/mem_reg[133][15]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: risc16System_i/MEM/inst/mem_reg[134][13]/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: risc16System_i/MEM/inst/mem_reg[134][14]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: risc16System_i/MEM/inst/mem_reg[134][15]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: risc16System_i/MEM/inst/mem_reg[135][13]/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: risc16System_i/MEM/inst/mem_reg[135][14]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: risc16System_i/MEM/inst/mem_reg[135][15]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: risc16System_i/MEM/inst/mem_reg[136][13]/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: risc16System_i/MEM/inst/mem_reg[136][14]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: risc16System_i/MEM/inst/mem_reg[136][15]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: risc16System_i/MEM/inst/mem_reg[137][13]/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: risc16System_i/MEM/inst/mem_reg[137][14]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: risc16System_i/MEM/inst/mem_reg[137][15]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: risc16System_i/MEM/inst/mem_reg[138][13]/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: risc16System_i/MEM/inst/mem_reg[138][14]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: risc16System_i/MEM/inst/mem_reg[138][15]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: risc16System_i/MEM/inst/mem_reg[139][13]/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: risc16System_i/MEM/inst/mem_reg[139][14]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: risc16System_i/MEM/inst/mem_reg[139][15]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: risc16System_i/MEM/inst/mem_reg[13][13]/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: risc16System_i/MEM/inst/mem_reg[13][14]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: risc16System_i/MEM/inst/mem_reg[13][15]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: risc16System_i/MEM/inst/mem_reg[140][13]/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: risc16System_i/MEM/inst/mem_reg[140][14]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: risc16System_i/MEM/inst/mem_reg[140][15]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: risc16System_i/MEM/inst/mem_reg[141][13]/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: risc16System_i/MEM/inst/mem_reg[141][14]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: risc16System_i/MEM/inst/mem_reg[141][15]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: risc16System_i/MEM/inst/mem_reg[142][13]/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: risc16System_i/MEM/inst/mem_reg[142][14]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: risc16System_i/MEM/inst/mem_reg[142][15]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: risc16System_i/MEM/inst/mem_reg[143][13]/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: risc16System_i/MEM/inst/mem_reg[143][14]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: risc16System_i/MEM/inst/mem_reg[143][15]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: risc16System_i/MEM/inst/mem_reg[144][13]/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: risc16System_i/MEM/inst/mem_reg[144][14]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: risc16System_i/MEM/inst/mem_reg[144][15]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: risc16System_i/MEM/inst/mem_reg[145][13]/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: risc16System_i/MEM/inst/mem_reg[145][14]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: risc16System_i/MEM/inst/mem_reg[145][15]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: risc16System_i/MEM/inst/mem_reg[146][13]/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: risc16System_i/MEM/inst/mem_reg[146][14]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: risc16System_i/MEM/inst/mem_reg[146][15]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: risc16System_i/MEM/inst/mem_reg[147][13]/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: risc16System_i/MEM/inst/mem_reg[147][14]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: risc16System_i/MEM/inst/mem_reg[147][15]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: risc16System_i/MEM/inst/mem_reg[148][13]/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: risc16System_i/MEM/inst/mem_reg[148][14]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: risc16System_i/MEM/inst/mem_reg[148][15]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: risc16System_i/MEM/inst/mem_reg[149][13]/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: risc16System_i/MEM/inst/mem_reg[149][14]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: risc16System_i/MEM/inst/mem_reg[149][15]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: risc16System_i/MEM/inst/mem_reg[14][13]/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: risc16System_i/MEM/inst/mem_reg[14][14]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: risc16System_i/MEM/inst/mem_reg[14][15]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: risc16System_i/MEM/inst/mem_reg[150][13]/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: risc16System_i/MEM/inst/mem_reg[150][14]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: risc16System_i/MEM/inst/mem_reg[150][15]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: risc16System_i/MEM/inst/mem_reg[151][13]/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: risc16System_i/MEM/inst/mem_reg[151][14]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: risc16System_i/MEM/inst/mem_reg[151][15]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: risc16System_i/MEM/inst/mem_reg[152][13]/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: risc16System_i/MEM/inst/mem_reg[152][14]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: risc16System_i/MEM/inst/mem_reg[152][15]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: risc16System_i/MEM/inst/mem_reg[153][13]/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: risc16System_i/MEM/inst/mem_reg[153][14]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: risc16System_i/MEM/inst/mem_reg[153][15]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: risc16System_i/MEM/inst/mem_reg[154][13]/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: risc16System_i/MEM/inst/mem_reg[154][14]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: risc16System_i/MEM/inst/mem_reg[154][15]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: risc16System_i/MEM/inst/mem_reg[155][13]/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: risc16System_i/MEM/inst/mem_reg[155][14]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: risc16System_i/MEM/inst/mem_reg[155][15]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: risc16System_i/MEM/inst/mem_reg[156][13]/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: risc16System_i/MEM/inst/mem_reg[156][14]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: risc16System_i/MEM/inst/mem_reg[156][15]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: risc16System_i/MEM/inst/mem_reg[157][13]/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: risc16System_i/MEM/inst/mem_reg[157][14]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: risc16System_i/MEM/inst/mem_reg[157][15]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: risc16System_i/MEM/inst/mem_reg[158][13]/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: risc16System_i/MEM/inst/mem_reg[158][14]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: risc16System_i/MEM/inst/mem_reg[158][15]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: risc16System_i/MEM/inst/mem_reg[159][13]/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: risc16System_i/MEM/inst/mem_reg[159][14]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: risc16System_i/MEM/inst/mem_reg[159][15]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: risc16System_i/MEM/inst/mem_reg[15][13]/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: risc16System_i/MEM/inst/mem_reg[15][14]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: risc16System_i/MEM/inst/mem_reg[15][15]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: risc16System_i/MEM/inst/mem_reg[160][13]/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: risc16System_i/MEM/inst/mem_reg[160][14]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: risc16System_i/MEM/inst/mem_reg[160][15]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: risc16System_i/MEM/inst/mem_reg[161][13]/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: risc16System_i/MEM/inst/mem_reg[161][14]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: risc16System_i/MEM/inst/mem_reg[161][15]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: risc16System_i/MEM/inst/mem_reg[162][13]/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: risc16System_i/MEM/inst/mem_reg[162][14]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: risc16System_i/MEM/inst/mem_reg[162][15]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: risc16System_i/MEM/inst/mem_reg[163][13]/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: risc16System_i/MEM/inst/mem_reg[163][14]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: risc16System_i/MEM/inst/mem_reg[163][15]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: risc16System_i/MEM/inst/mem_reg[164][13]/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: risc16System_i/MEM/inst/mem_reg[164][14]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: risc16System_i/MEM/inst/mem_reg[164][15]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: risc16System_i/MEM/inst/mem_reg[165][13]/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: risc16System_i/MEM/inst/mem_reg[165][14]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: risc16System_i/MEM/inst/mem_reg[165][15]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: risc16System_i/MEM/inst/mem_reg[166][13]/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: risc16System_i/MEM/inst/mem_reg[166][14]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: risc16System_i/MEM/inst/mem_reg[166][15]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: risc16System_i/MEM/inst/mem_reg[167][13]/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: risc16System_i/MEM/inst/mem_reg[167][14]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: risc16System_i/MEM/inst/mem_reg[167][15]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: risc16System_i/MEM/inst/mem_reg[168][13]/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: risc16System_i/MEM/inst/mem_reg[168][14]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: risc16System_i/MEM/inst/mem_reg[168][15]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: risc16System_i/MEM/inst/mem_reg[169][13]/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: risc16System_i/MEM/inst/mem_reg[169][14]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: risc16System_i/MEM/inst/mem_reg[169][15]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: risc16System_i/MEM/inst/mem_reg[16][13]/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: risc16System_i/MEM/inst/mem_reg[16][14]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: risc16System_i/MEM/inst/mem_reg[16][15]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: risc16System_i/MEM/inst/mem_reg[170][13]/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: risc16System_i/MEM/inst/mem_reg[170][14]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: risc16System_i/MEM/inst/mem_reg[170][15]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: risc16System_i/MEM/inst/mem_reg[171][13]/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: risc16System_i/MEM/inst/mem_reg[171][14]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: risc16System_i/MEM/inst/mem_reg[171][15]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: risc16System_i/MEM/inst/mem_reg[172][13]/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: risc16System_i/MEM/inst/mem_reg[172][14]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: risc16System_i/MEM/inst/mem_reg[172][15]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: risc16System_i/MEM/inst/mem_reg[173][13]/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: risc16System_i/MEM/inst/mem_reg[173][14]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: risc16System_i/MEM/inst/mem_reg[173][15]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: risc16System_i/MEM/inst/mem_reg[174][13]/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: risc16System_i/MEM/inst/mem_reg[174][14]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: risc16System_i/MEM/inst/mem_reg[174][15]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: risc16System_i/MEM/inst/mem_reg[175][13]/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: risc16System_i/MEM/inst/mem_reg[175][14]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: risc16System_i/MEM/inst/mem_reg[175][15]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: risc16System_i/MEM/inst/mem_reg[176][13]/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: risc16System_i/MEM/inst/mem_reg[176][14]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: risc16System_i/MEM/inst/mem_reg[176][15]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: risc16System_i/MEM/inst/mem_reg[177][13]/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: risc16System_i/MEM/inst/mem_reg[177][14]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: risc16System_i/MEM/inst/mem_reg[177][15]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: risc16System_i/MEM/inst/mem_reg[178][13]/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: risc16System_i/MEM/inst/mem_reg[178][14]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: risc16System_i/MEM/inst/mem_reg[178][15]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: risc16System_i/MEM/inst/mem_reg[179][13]/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: risc16System_i/MEM/inst/mem_reg[179][14]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: risc16System_i/MEM/inst/mem_reg[179][15]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: risc16System_i/MEM/inst/mem_reg[17][13]/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: risc16System_i/MEM/inst/mem_reg[17][14]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: risc16System_i/MEM/inst/mem_reg[17][15]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: risc16System_i/MEM/inst/mem_reg[180][13]/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: risc16System_i/MEM/inst/mem_reg[180][14]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: risc16System_i/MEM/inst/mem_reg[180][15]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: risc16System_i/MEM/inst/mem_reg[181][13]/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: risc16System_i/MEM/inst/mem_reg[181][14]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: risc16System_i/MEM/inst/mem_reg[181][15]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: risc16System_i/MEM/inst/mem_reg[182][13]/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: risc16System_i/MEM/inst/mem_reg[182][14]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: risc16System_i/MEM/inst/mem_reg[182][15]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: risc16System_i/MEM/inst/mem_reg[183][13]/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: risc16System_i/MEM/inst/mem_reg[183][14]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: risc16System_i/MEM/inst/mem_reg[183][15]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: risc16System_i/MEM/inst/mem_reg[184][13]/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: risc16System_i/MEM/inst/mem_reg[184][14]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: risc16System_i/MEM/inst/mem_reg[184][15]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: risc16System_i/MEM/inst/mem_reg[185][13]/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: risc16System_i/MEM/inst/mem_reg[185][14]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: risc16System_i/MEM/inst/mem_reg[185][15]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: risc16System_i/MEM/inst/mem_reg[186][13]/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: risc16System_i/MEM/inst/mem_reg[186][14]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: risc16System_i/MEM/inst/mem_reg[186][15]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: risc16System_i/MEM/inst/mem_reg[187][13]/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: risc16System_i/MEM/inst/mem_reg[187][14]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: risc16System_i/MEM/inst/mem_reg[187][15]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: risc16System_i/MEM/inst/mem_reg[188][13]/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: risc16System_i/MEM/inst/mem_reg[188][14]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: risc16System_i/MEM/inst/mem_reg[188][15]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: risc16System_i/MEM/inst/mem_reg[189][13]/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: risc16System_i/MEM/inst/mem_reg[189][14]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: risc16System_i/MEM/inst/mem_reg[189][15]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: risc16System_i/MEM/inst/mem_reg[18][13]/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: risc16System_i/MEM/inst/mem_reg[18][14]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: risc16System_i/MEM/inst/mem_reg[18][15]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: risc16System_i/MEM/inst/mem_reg[190][13]/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: risc16System_i/MEM/inst/mem_reg[190][14]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: risc16System_i/MEM/inst/mem_reg[190][15]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: risc16System_i/MEM/inst/mem_reg[191][13]/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: risc16System_i/MEM/inst/mem_reg[191][14]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: risc16System_i/MEM/inst/mem_reg[191][15]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: risc16System_i/MEM/inst/mem_reg[192][13]/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: risc16System_i/MEM/inst/mem_reg[192][14]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: risc16System_i/MEM/inst/mem_reg[192][15]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: risc16System_i/MEM/inst/mem_reg[193][13]/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: risc16System_i/MEM/inst/mem_reg[193][14]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: risc16System_i/MEM/inst/mem_reg[193][15]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: risc16System_i/MEM/inst/mem_reg[194][13]/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: risc16System_i/MEM/inst/mem_reg[194][14]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: risc16System_i/MEM/inst/mem_reg[194][15]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: risc16System_i/MEM/inst/mem_reg[195][13]/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: risc16System_i/MEM/inst/mem_reg[195][14]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: risc16System_i/MEM/inst/mem_reg[195][15]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: risc16System_i/MEM/inst/mem_reg[196][13]/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: risc16System_i/MEM/inst/mem_reg[196][14]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: risc16System_i/MEM/inst/mem_reg[196][15]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: risc16System_i/MEM/inst/mem_reg[197][13]/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: risc16System_i/MEM/inst/mem_reg[197][14]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: risc16System_i/MEM/inst/mem_reg[197][15]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: risc16System_i/MEM/inst/mem_reg[198][13]/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: risc16System_i/MEM/inst/mem_reg[198][14]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: risc16System_i/MEM/inst/mem_reg[198][15]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: risc16System_i/MEM/inst/mem_reg[199][13]/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: risc16System_i/MEM/inst/mem_reg[199][14]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: risc16System_i/MEM/inst/mem_reg[199][15]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: risc16System_i/MEM/inst/mem_reg[19][13]/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: risc16System_i/MEM/inst/mem_reg[19][14]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: risc16System_i/MEM/inst/mem_reg[19][15]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: risc16System_i/MEM/inst/mem_reg[1][13]/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: risc16System_i/MEM/inst/mem_reg[1][14]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: risc16System_i/MEM/inst/mem_reg[1][15]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: risc16System_i/MEM/inst/mem_reg[200][13]/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: risc16System_i/MEM/inst/mem_reg[200][14]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: risc16System_i/MEM/inst/mem_reg[200][15]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: risc16System_i/MEM/inst/mem_reg[201][13]/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: risc16System_i/MEM/inst/mem_reg[201][14]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: risc16System_i/MEM/inst/mem_reg[201][15]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: risc16System_i/MEM/inst/mem_reg[202][13]/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: risc16System_i/MEM/inst/mem_reg[202][14]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: risc16System_i/MEM/inst/mem_reg[202][15]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: risc16System_i/MEM/inst/mem_reg[203][13]/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: risc16System_i/MEM/inst/mem_reg[203][14]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: risc16System_i/MEM/inst/mem_reg[203][15]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: risc16System_i/MEM/inst/mem_reg[204][13]/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: risc16System_i/MEM/inst/mem_reg[204][14]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: risc16System_i/MEM/inst/mem_reg[204][15]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: risc16System_i/MEM/inst/mem_reg[205][13]/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: risc16System_i/MEM/inst/mem_reg[205][14]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: risc16System_i/MEM/inst/mem_reg[205][15]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: risc16System_i/MEM/inst/mem_reg[206][13]/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: risc16System_i/MEM/inst/mem_reg[206][14]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: risc16System_i/MEM/inst/mem_reg[206][15]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: risc16System_i/MEM/inst/mem_reg[207][13]/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: risc16System_i/MEM/inst/mem_reg[207][14]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: risc16System_i/MEM/inst/mem_reg[207][15]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: risc16System_i/MEM/inst/mem_reg[208][13]/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: risc16System_i/MEM/inst/mem_reg[208][14]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: risc16System_i/MEM/inst/mem_reg[208][15]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: risc16System_i/MEM/inst/mem_reg[209][13]/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: risc16System_i/MEM/inst/mem_reg[209][14]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: risc16System_i/MEM/inst/mem_reg[209][15]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: risc16System_i/MEM/inst/mem_reg[20][13]/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: risc16System_i/MEM/inst/mem_reg[20][14]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: risc16System_i/MEM/inst/mem_reg[20][15]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: risc16System_i/MEM/inst/mem_reg[210][13]/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: risc16System_i/MEM/inst/mem_reg[210][14]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: risc16System_i/MEM/inst/mem_reg[210][15]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: risc16System_i/MEM/inst/mem_reg[211][13]/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: risc16System_i/MEM/inst/mem_reg[211][14]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: risc16System_i/MEM/inst/mem_reg[211][15]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: risc16System_i/MEM/inst/mem_reg[212][13]/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: risc16System_i/MEM/inst/mem_reg[212][14]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: risc16System_i/MEM/inst/mem_reg[212][15]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: risc16System_i/MEM/inst/mem_reg[213][13]/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: risc16System_i/MEM/inst/mem_reg[213][14]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: risc16System_i/MEM/inst/mem_reg[213][15]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: risc16System_i/MEM/inst/mem_reg[214][13]/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: risc16System_i/MEM/inst/mem_reg[214][14]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: risc16System_i/MEM/inst/mem_reg[214][15]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: risc16System_i/MEM/inst/mem_reg[215][13]/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: risc16System_i/MEM/inst/mem_reg[215][14]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: risc16System_i/MEM/inst/mem_reg[215][15]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: risc16System_i/MEM/inst/mem_reg[216][13]/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: risc16System_i/MEM/inst/mem_reg[216][14]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: risc16System_i/MEM/inst/mem_reg[216][15]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: risc16System_i/MEM/inst/mem_reg[217][13]/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: risc16System_i/MEM/inst/mem_reg[217][14]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: risc16System_i/MEM/inst/mem_reg[217][15]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: risc16System_i/MEM/inst/mem_reg[218][13]/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: risc16System_i/MEM/inst/mem_reg[218][14]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: risc16System_i/MEM/inst/mem_reg[218][15]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: risc16System_i/MEM/inst/mem_reg[219][13]/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: risc16System_i/MEM/inst/mem_reg[219][14]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: risc16System_i/MEM/inst/mem_reg[219][15]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: risc16System_i/MEM/inst/mem_reg[21][13]/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: risc16System_i/MEM/inst/mem_reg[21][14]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: risc16System_i/MEM/inst/mem_reg[21][15]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: risc16System_i/MEM/inst/mem_reg[220][13]/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: risc16System_i/MEM/inst/mem_reg[220][14]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: risc16System_i/MEM/inst/mem_reg[220][15]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: risc16System_i/MEM/inst/mem_reg[221][13]/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: risc16System_i/MEM/inst/mem_reg[221][14]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: risc16System_i/MEM/inst/mem_reg[221][15]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: risc16System_i/MEM/inst/mem_reg[222][13]/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: risc16System_i/MEM/inst/mem_reg[222][14]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: risc16System_i/MEM/inst/mem_reg[222][15]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: risc16System_i/MEM/inst/mem_reg[223][13]/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: risc16System_i/MEM/inst/mem_reg[223][14]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: risc16System_i/MEM/inst/mem_reg[223][15]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: risc16System_i/MEM/inst/mem_reg[224][13]/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: risc16System_i/MEM/inst/mem_reg[224][14]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: risc16System_i/MEM/inst/mem_reg[224][15]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: risc16System_i/MEM/inst/mem_reg[225][13]/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: risc16System_i/MEM/inst/mem_reg[225][14]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: risc16System_i/MEM/inst/mem_reg[225][15]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: risc16System_i/MEM/inst/mem_reg[226][13]/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: risc16System_i/MEM/inst/mem_reg[226][14]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: risc16System_i/MEM/inst/mem_reg[226][15]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: risc16System_i/MEM/inst/mem_reg[227][13]/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: risc16System_i/MEM/inst/mem_reg[227][14]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: risc16System_i/MEM/inst/mem_reg[227][15]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: risc16System_i/MEM/inst/mem_reg[228][13]/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: risc16System_i/MEM/inst/mem_reg[228][14]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: risc16System_i/MEM/inst/mem_reg[228][15]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: risc16System_i/MEM/inst/mem_reg[229][13]/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: risc16System_i/MEM/inst/mem_reg[229][14]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: risc16System_i/MEM/inst/mem_reg[229][15]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: risc16System_i/MEM/inst/mem_reg[22][13]/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: risc16System_i/MEM/inst/mem_reg[22][14]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: risc16System_i/MEM/inst/mem_reg[22][15]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: risc16System_i/MEM/inst/mem_reg[230][13]/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: risc16System_i/MEM/inst/mem_reg[230][14]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: risc16System_i/MEM/inst/mem_reg[230][15]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: risc16System_i/MEM/inst/mem_reg[231][13]/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: risc16System_i/MEM/inst/mem_reg[231][14]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: risc16System_i/MEM/inst/mem_reg[231][15]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: risc16System_i/MEM/inst/mem_reg[232][13]/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: risc16System_i/MEM/inst/mem_reg[232][14]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: risc16System_i/MEM/inst/mem_reg[232][15]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: risc16System_i/MEM/inst/mem_reg[233][13]/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: risc16System_i/MEM/inst/mem_reg[233][14]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: risc16System_i/MEM/inst/mem_reg[233][15]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: risc16System_i/MEM/inst/mem_reg[234][13]/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: risc16System_i/MEM/inst/mem_reg[234][14]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: risc16System_i/MEM/inst/mem_reg[234][15]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: risc16System_i/MEM/inst/mem_reg[235][13]/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: risc16System_i/MEM/inst/mem_reg[235][14]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: risc16System_i/MEM/inst/mem_reg[235][15]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: risc16System_i/MEM/inst/mem_reg[236][13]/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: risc16System_i/MEM/inst/mem_reg[236][14]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: risc16System_i/MEM/inst/mem_reg[236][15]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: risc16System_i/MEM/inst/mem_reg[237][13]/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: risc16System_i/MEM/inst/mem_reg[237][14]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: risc16System_i/MEM/inst/mem_reg[237][15]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: risc16System_i/MEM/inst/mem_reg[238][13]/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: risc16System_i/MEM/inst/mem_reg[238][14]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: risc16System_i/MEM/inst/mem_reg[238][15]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: risc16System_i/MEM/inst/mem_reg[239][13]/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: risc16System_i/MEM/inst/mem_reg[239][14]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: risc16System_i/MEM/inst/mem_reg[239][15]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: risc16System_i/MEM/inst/mem_reg[23][13]/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: risc16System_i/MEM/inst/mem_reg[23][14]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: risc16System_i/MEM/inst/mem_reg[23][15]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: risc16System_i/MEM/inst/mem_reg[240][13]/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: risc16System_i/MEM/inst/mem_reg[240][14]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: risc16System_i/MEM/inst/mem_reg[240][15]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: risc16System_i/MEM/inst/mem_reg[241][13]/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: risc16System_i/MEM/inst/mem_reg[241][14]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: risc16System_i/MEM/inst/mem_reg[241][15]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: risc16System_i/MEM/inst/mem_reg[242][13]/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: risc16System_i/MEM/inst/mem_reg[242][14]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: risc16System_i/MEM/inst/mem_reg[242][15]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: risc16System_i/MEM/inst/mem_reg[243][13]/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: risc16System_i/MEM/inst/mem_reg[243][14]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: risc16System_i/MEM/inst/mem_reg[243][15]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: risc16System_i/MEM/inst/mem_reg[244][13]/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: risc16System_i/MEM/inst/mem_reg[244][14]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: risc16System_i/MEM/inst/mem_reg[244][15]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: risc16System_i/MEM/inst/mem_reg[245][13]/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: risc16System_i/MEM/inst/mem_reg[245][14]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: risc16System_i/MEM/inst/mem_reg[245][15]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: risc16System_i/MEM/inst/mem_reg[246][13]/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: risc16System_i/MEM/inst/mem_reg[246][14]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: risc16System_i/MEM/inst/mem_reg[246][15]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: risc16System_i/MEM/inst/mem_reg[247][13]/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: risc16System_i/MEM/inst/mem_reg[247][14]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: risc16System_i/MEM/inst/mem_reg[247][15]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: risc16System_i/MEM/inst/mem_reg[248][13]/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: risc16System_i/MEM/inst/mem_reg[248][14]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: risc16System_i/MEM/inst/mem_reg[248][15]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: risc16System_i/MEM/inst/mem_reg[249][13]/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: risc16System_i/MEM/inst/mem_reg[249][14]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: risc16System_i/MEM/inst/mem_reg[249][15]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: risc16System_i/MEM/inst/mem_reg[24][13]/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: risc16System_i/MEM/inst/mem_reg[24][14]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: risc16System_i/MEM/inst/mem_reg[24][15]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: risc16System_i/MEM/inst/mem_reg[250][13]/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: risc16System_i/MEM/inst/mem_reg[250][14]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: risc16System_i/MEM/inst/mem_reg[250][15]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: risc16System_i/MEM/inst/mem_reg[251][13]/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: risc16System_i/MEM/inst/mem_reg[251][14]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: risc16System_i/MEM/inst/mem_reg[251][15]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: risc16System_i/MEM/inst/mem_reg[252][13]/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: risc16System_i/MEM/inst/mem_reg[252][14]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: risc16System_i/MEM/inst/mem_reg[252][15]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: risc16System_i/MEM/inst/mem_reg[253][13]/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: risc16System_i/MEM/inst/mem_reg[253][14]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: risc16System_i/MEM/inst/mem_reg[253][15]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: risc16System_i/MEM/inst/mem_reg[254][13]/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: risc16System_i/MEM/inst/mem_reg[254][14]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: risc16System_i/MEM/inst/mem_reg[254][15]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: risc16System_i/MEM/inst/mem_reg[255][13]/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: risc16System_i/MEM/inst/mem_reg[255][14]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: risc16System_i/MEM/inst/mem_reg[255][15]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: risc16System_i/MEM/inst/mem_reg[25][13]/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: risc16System_i/MEM/inst/mem_reg[25][14]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: risc16System_i/MEM/inst/mem_reg[25][15]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: risc16System_i/MEM/inst/mem_reg[26][13]/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: risc16System_i/MEM/inst/mem_reg[26][14]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: risc16System_i/MEM/inst/mem_reg[26][15]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: risc16System_i/MEM/inst/mem_reg[27][13]/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: risc16System_i/MEM/inst/mem_reg[27][14]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: risc16System_i/MEM/inst/mem_reg[27][15]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: risc16System_i/MEM/inst/mem_reg[28][13]/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: risc16System_i/MEM/inst/mem_reg[28][14]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: risc16System_i/MEM/inst/mem_reg[28][15]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: risc16System_i/MEM/inst/mem_reg[29][13]/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: risc16System_i/MEM/inst/mem_reg[29][14]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: risc16System_i/MEM/inst/mem_reg[29][15]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: risc16System_i/MEM/inst/mem_reg[2][13]/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: risc16System_i/MEM/inst/mem_reg[2][14]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: risc16System_i/MEM/inst/mem_reg[2][15]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: risc16System_i/MEM/inst/mem_reg[30][13]/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: risc16System_i/MEM/inst/mem_reg[30][14]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: risc16System_i/MEM/inst/mem_reg[30][15]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: risc16System_i/MEM/inst/mem_reg[31][13]/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: risc16System_i/MEM/inst/mem_reg[31][14]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: risc16System_i/MEM/inst/mem_reg[31][15]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: risc16System_i/MEM/inst/mem_reg[32][13]/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: risc16System_i/MEM/inst/mem_reg[32][14]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: risc16System_i/MEM/inst/mem_reg[32][15]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: risc16System_i/MEM/inst/mem_reg[33][13]/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: risc16System_i/MEM/inst/mem_reg[33][14]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: risc16System_i/MEM/inst/mem_reg[33][15]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: risc16System_i/MEM/inst/mem_reg[34][13]/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: risc16System_i/MEM/inst/mem_reg[34][14]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: risc16System_i/MEM/inst/mem_reg[34][15]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: risc16System_i/MEM/inst/mem_reg[35][13]/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: risc16System_i/MEM/inst/mem_reg[35][14]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: risc16System_i/MEM/inst/mem_reg[35][15]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: risc16System_i/MEM/inst/mem_reg[36][13]/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: risc16System_i/MEM/inst/mem_reg[36][14]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: risc16System_i/MEM/inst/mem_reg[36][15]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: risc16System_i/MEM/inst/mem_reg[37][13]/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: risc16System_i/MEM/inst/mem_reg[37][14]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: risc16System_i/MEM/inst/mem_reg[37][15]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: risc16System_i/MEM/inst/mem_reg[38][13]/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: risc16System_i/MEM/inst/mem_reg[38][14]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: risc16System_i/MEM/inst/mem_reg[38][15]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: risc16System_i/MEM/inst/mem_reg[39][13]/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: risc16System_i/MEM/inst/mem_reg[39][14]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: risc16System_i/MEM/inst/mem_reg[39][15]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: risc16System_i/MEM/inst/mem_reg[3][13]/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: risc16System_i/MEM/inst/mem_reg[3][14]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: risc16System_i/MEM/inst/mem_reg[3][15]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: risc16System_i/MEM/inst/mem_reg[40][13]/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: risc16System_i/MEM/inst/mem_reg[40][14]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: risc16System_i/MEM/inst/mem_reg[40][15]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: risc16System_i/MEM/inst/mem_reg[41][13]/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: risc16System_i/MEM/inst/mem_reg[41][14]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: risc16System_i/MEM/inst/mem_reg[41][15]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: risc16System_i/MEM/inst/mem_reg[42][13]/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: risc16System_i/MEM/inst/mem_reg[42][14]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: risc16System_i/MEM/inst/mem_reg[42][15]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: risc16System_i/MEM/inst/mem_reg[43][13]/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: risc16System_i/MEM/inst/mem_reg[43][14]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: risc16System_i/MEM/inst/mem_reg[43][15]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: risc16System_i/MEM/inst/mem_reg[44][13]/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: risc16System_i/MEM/inst/mem_reg[44][14]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: risc16System_i/MEM/inst/mem_reg[44][15]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: risc16System_i/MEM/inst/mem_reg[45][13]/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: risc16System_i/MEM/inst/mem_reg[45][14]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: risc16System_i/MEM/inst/mem_reg[45][15]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: risc16System_i/MEM/inst/mem_reg[46][13]/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: risc16System_i/MEM/inst/mem_reg[46][14]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: risc16System_i/MEM/inst/mem_reg[46][15]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: risc16System_i/MEM/inst/mem_reg[47][13]/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: risc16System_i/MEM/inst/mem_reg[47][14]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: risc16System_i/MEM/inst/mem_reg[47][15]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: risc16System_i/MEM/inst/mem_reg[48][13]/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: risc16System_i/MEM/inst/mem_reg[48][14]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: risc16System_i/MEM/inst/mem_reg[48][15]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: risc16System_i/MEM/inst/mem_reg[49][13]/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: risc16System_i/MEM/inst/mem_reg[49][14]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: risc16System_i/MEM/inst/mem_reg[49][15]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: risc16System_i/MEM/inst/mem_reg[4][13]/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: risc16System_i/MEM/inst/mem_reg[4][14]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: risc16System_i/MEM/inst/mem_reg[4][15]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: risc16System_i/MEM/inst/mem_reg[50][13]/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: risc16System_i/MEM/inst/mem_reg[50][14]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: risc16System_i/MEM/inst/mem_reg[50][15]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: risc16System_i/MEM/inst/mem_reg[51][13]/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: risc16System_i/MEM/inst/mem_reg[51][14]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: risc16System_i/MEM/inst/mem_reg[51][15]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: risc16System_i/MEM/inst/mem_reg[52][13]/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: risc16System_i/MEM/inst/mem_reg[52][14]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: risc16System_i/MEM/inst/mem_reg[52][15]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: risc16System_i/MEM/inst/mem_reg[53][13]/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: risc16System_i/MEM/inst/mem_reg[53][14]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: risc16System_i/MEM/inst/mem_reg[53][15]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: risc16System_i/MEM/inst/mem_reg[54][13]/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: risc16System_i/MEM/inst/mem_reg[54][14]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: risc16System_i/MEM/inst/mem_reg[54][15]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: risc16System_i/MEM/inst/mem_reg[55][13]/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: risc16System_i/MEM/inst/mem_reg[55][14]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: risc16System_i/MEM/inst/mem_reg[55][15]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: risc16System_i/MEM/inst/mem_reg[56][13]/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: risc16System_i/MEM/inst/mem_reg[56][14]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: risc16System_i/MEM/inst/mem_reg[56][15]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: risc16System_i/MEM/inst/mem_reg[57][13]/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: risc16System_i/MEM/inst/mem_reg[57][14]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: risc16System_i/MEM/inst/mem_reg[57][15]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: risc16System_i/MEM/inst/mem_reg[58][13]/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: risc16System_i/MEM/inst/mem_reg[58][14]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: risc16System_i/MEM/inst/mem_reg[58][15]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: risc16System_i/MEM/inst/mem_reg[59][13]/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: risc16System_i/MEM/inst/mem_reg[59][14]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: risc16System_i/MEM/inst/mem_reg[59][15]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: risc16System_i/MEM/inst/mem_reg[5][13]/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: risc16System_i/MEM/inst/mem_reg[5][14]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: risc16System_i/MEM/inst/mem_reg[5][15]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: risc16System_i/MEM/inst/mem_reg[60][13]/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: risc16System_i/MEM/inst/mem_reg[60][14]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: risc16System_i/MEM/inst/mem_reg[60][15]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: risc16System_i/MEM/inst/mem_reg[61][13]/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: risc16System_i/MEM/inst/mem_reg[61][14]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: risc16System_i/MEM/inst/mem_reg[61][15]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: risc16System_i/MEM/inst/mem_reg[62][13]/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: risc16System_i/MEM/inst/mem_reg[62][14]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: risc16System_i/MEM/inst/mem_reg[62][15]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: risc16System_i/MEM/inst/mem_reg[63][13]/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: risc16System_i/MEM/inst/mem_reg[63][14]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: risc16System_i/MEM/inst/mem_reg[63][15]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: risc16System_i/MEM/inst/mem_reg[64][13]/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: risc16System_i/MEM/inst/mem_reg[64][14]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: risc16System_i/MEM/inst/mem_reg[64][15]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: risc16System_i/MEM/inst/mem_reg[65][13]/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: risc16System_i/MEM/inst/mem_reg[65][14]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: risc16System_i/MEM/inst/mem_reg[65][15]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: risc16System_i/MEM/inst/mem_reg[66][13]/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: risc16System_i/MEM/inst/mem_reg[66][14]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: risc16System_i/MEM/inst/mem_reg[66][15]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: risc16System_i/MEM/inst/mem_reg[67][13]/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: risc16System_i/MEM/inst/mem_reg[67][14]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: risc16System_i/MEM/inst/mem_reg[67][15]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: risc16System_i/MEM/inst/mem_reg[68][13]/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: risc16System_i/MEM/inst/mem_reg[68][14]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: risc16System_i/MEM/inst/mem_reg[68][15]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: risc16System_i/MEM/inst/mem_reg[69][13]/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: risc16System_i/MEM/inst/mem_reg[69][14]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: risc16System_i/MEM/inst/mem_reg[69][15]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: risc16System_i/MEM/inst/mem_reg[6][13]/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: risc16System_i/MEM/inst/mem_reg[6][14]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: risc16System_i/MEM/inst/mem_reg[6][15]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: risc16System_i/MEM/inst/mem_reg[70][13]/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: risc16System_i/MEM/inst/mem_reg[70][14]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: risc16System_i/MEM/inst/mem_reg[70][15]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: risc16System_i/MEM/inst/mem_reg[71][13]/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: risc16System_i/MEM/inst/mem_reg[71][14]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: risc16System_i/MEM/inst/mem_reg[71][15]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: risc16System_i/MEM/inst/mem_reg[72][13]/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: risc16System_i/MEM/inst/mem_reg[72][14]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: risc16System_i/MEM/inst/mem_reg[72][15]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: risc16System_i/MEM/inst/mem_reg[73][13]/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: risc16System_i/MEM/inst/mem_reg[73][14]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: risc16System_i/MEM/inst/mem_reg[73][15]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: risc16System_i/MEM/inst/mem_reg[74][13]/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: risc16System_i/MEM/inst/mem_reg[74][14]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: risc16System_i/MEM/inst/mem_reg[74][15]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: risc16System_i/MEM/inst/mem_reg[75][13]/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: risc16System_i/MEM/inst/mem_reg[75][14]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: risc16System_i/MEM/inst/mem_reg[75][15]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: risc16System_i/MEM/inst/mem_reg[76][13]/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: risc16System_i/MEM/inst/mem_reg[76][14]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: risc16System_i/MEM/inst/mem_reg[76][15]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: risc16System_i/MEM/inst/mem_reg[77][13]/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: risc16System_i/MEM/inst/mem_reg[77][14]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: risc16System_i/MEM/inst/mem_reg[77][15]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: risc16System_i/MEM/inst/mem_reg[78][13]/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: risc16System_i/MEM/inst/mem_reg[78][14]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: risc16System_i/MEM/inst/mem_reg[78][15]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: risc16System_i/MEM/inst/mem_reg[79][13]/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: risc16System_i/MEM/inst/mem_reg[79][14]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: risc16System_i/MEM/inst/mem_reg[79][15]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: risc16System_i/MEM/inst/mem_reg[7][13]/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: risc16System_i/MEM/inst/mem_reg[7][14]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: risc16System_i/MEM/inst/mem_reg[7][15]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: risc16System_i/MEM/inst/mem_reg[80][13]/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: risc16System_i/MEM/inst/mem_reg[80][14]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: risc16System_i/MEM/inst/mem_reg[80][15]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: risc16System_i/MEM/inst/mem_reg[81][13]/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: risc16System_i/MEM/inst/mem_reg[81][14]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: risc16System_i/MEM/inst/mem_reg[81][15]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: risc16System_i/MEM/inst/mem_reg[82][13]/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: risc16System_i/MEM/inst/mem_reg[82][14]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: risc16System_i/MEM/inst/mem_reg[82][15]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: risc16System_i/MEM/inst/mem_reg[83][13]/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: risc16System_i/MEM/inst/mem_reg[83][14]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: risc16System_i/MEM/inst/mem_reg[83][15]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: risc16System_i/MEM/inst/mem_reg[84][13]/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: risc16System_i/MEM/inst/mem_reg[84][14]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: risc16System_i/MEM/inst/mem_reg[84][15]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: risc16System_i/MEM/inst/mem_reg[85][13]/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: risc16System_i/MEM/inst/mem_reg[85][14]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: risc16System_i/MEM/inst/mem_reg[85][15]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: risc16System_i/MEM/inst/mem_reg[86][13]/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: risc16System_i/MEM/inst/mem_reg[86][14]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: risc16System_i/MEM/inst/mem_reg[86][15]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: risc16System_i/MEM/inst/mem_reg[87][13]/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: risc16System_i/MEM/inst/mem_reg[87][14]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: risc16System_i/MEM/inst/mem_reg[87][15]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: risc16System_i/MEM/inst/mem_reg[88][13]/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: risc16System_i/MEM/inst/mem_reg[88][14]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: risc16System_i/MEM/inst/mem_reg[88][15]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: risc16System_i/MEM/inst/mem_reg[89][13]/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: risc16System_i/MEM/inst/mem_reg[89][14]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: risc16System_i/MEM/inst/mem_reg[89][15]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: risc16System_i/MEM/inst/mem_reg[8][13]/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: risc16System_i/MEM/inst/mem_reg[8][14]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: risc16System_i/MEM/inst/mem_reg[8][15]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: risc16System_i/MEM/inst/mem_reg[90][13]/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: risc16System_i/MEM/inst/mem_reg[90][14]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: risc16System_i/MEM/inst/mem_reg[90][15]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: risc16System_i/MEM/inst/mem_reg[91][13]/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: risc16System_i/MEM/inst/mem_reg[91][14]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: risc16System_i/MEM/inst/mem_reg[91][15]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: risc16System_i/MEM/inst/mem_reg[92][13]/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: risc16System_i/MEM/inst/mem_reg[92][14]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: risc16System_i/MEM/inst/mem_reg[92][15]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: risc16System_i/MEM/inst/mem_reg[93][13]/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: risc16System_i/MEM/inst/mem_reg[93][14]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: risc16System_i/MEM/inst/mem_reg[93][15]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: risc16System_i/MEM/inst/mem_reg[94][13]/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: risc16System_i/MEM/inst/mem_reg[94][14]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: risc16System_i/MEM/inst/mem_reg[94][15]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: risc16System_i/MEM/inst/mem_reg[95][13]/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: risc16System_i/MEM/inst/mem_reg[95][14]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: risc16System_i/MEM/inst/mem_reg[95][15]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: risc16System_i/MEM/inst/mem_reg[96][13]/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: risc16System_i/MEM/inst/mem_reg[96][14]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: risc16System_i/MEM/inst/mem_reg[96][15]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: risc16System_i/MEM/inst/mem_reg[97][13]/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: risc16System_i/MEM/inst/mem_reg[97][14]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: risc16System_i/MEM/inst/mem_reg[97][15]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: risc16System_i/MEM/inst/mem_reg[98][13]/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: risc16System_i/MEM/inst/mem_reg[98][14]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: risc16System_i/MEM/inst/mem_reg[98][15]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: risc16System_i/MEM/inst/mem_reg[99][13]/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: risc16System_i/MEM/inst/mem_reg[99][14]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: risc16System_i/MEM/inst/mem_reg[99][15]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: risc16System_i/MEM/inst/mem_reg[9][13]/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: risc16System_i/MEM/inst/mem_reg[9][14]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: risc16System_i/MEM/inst/mem_reg[9][15]/Q (HIGH)

 There are 46 register/latch pins with no clock driven by root clock pin: risc16System_i/Risc16_CPU/inst/pc_reg[0]/Q (HIGH)

 There are 46 register/latch pins with no clock driven by root clock pin: risc16System_i/Risc16_CPU/inst/pc_reg[1]/Q (HIGH)

 There are 46 register/latch pins with no clock driven by root clock pin: risc16System_i/Risc16_CPU/inst/pc_reg[2]/Q (HIGH)

 There are 46 register/latch pins with no clock driven by root clock pin: risc16System_i/Risc16_CPU/inst/pc_reg[3]/Q (HIGH)

 There are 46 register/latch pins with no clock driven by root clock pin: risc16System_i/Risc16_CPU/inst/pc_reg[4]/Q (HIGH)

 There are 46 register/latch pins with no clock driven by root clock pin: risc16System_i/Risc16_CPU/inst/pc_reg[5]/Q (HIGH)

 There are 46 register/latch pins with no clock driven by root clock pin: risc16System_i/Risc16_CPU/inst/pc_reg[6]/Q (HIGH)

 There are 46 register/latch pins with no clock driven by root clock pin: risc16System_i/Risc16_CPU/inst/pc_reg[7]/Q (HIGH)

 There are 25 register/latch pins with no clock driven by root clock pin: risc16System_i/clk_div_by_10/inst/clk_count_reg[9]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 78 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 31 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.316        0.000                      0                 8642        0.140        0.000                      0                 8642        3.000        0.000                       0                  4382  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                      Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                      ------------         ----------      --------------
risc16System_i/CLK_5MHz/inst/clk_in1       {0.000 5.000}        10.000          100.000         
  clk_out1_risc16System_clk_wiz_0_0        {0.000 100.000}      200.000         5.000           
  clkfbout_risc16System_clk_wiz_0_0        {0.000 25.000}       50.000          20.000          
risc16System_i/VGA_25MHz_CLK/inst/clk_in1  {0.000 5.000}        10.000          100.000         
  clk_out1_risc16System_clk_wiz_0_1        {0.000 20.000}       40.000          25.000          
  clkfbout_risc16System_clk_wiz_0_1        {0.000 5.000}        10.000          100.000         
sys_clk_pin                                {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
risc16System_i/CLK_5MHz/inst/clk_in1                                                                                                                                                         3.000        0.000                       0                     1  
  clk_out1_risc16System_clk_wiz_0_0            197.498        0.000                      0                   10        0.243        0.000                      0                   10       13.360        0.000                       0                    12  
  clkfbout_risc16System_clk_wiz_0_0                                                                                                                                                         47.845        0.000                       0                     3  
risc16System_i/VGA_25MHz_CLK/inst/clk_in1                                                                                                                                                    3.000        0.000                       0                     1  
  clk_out1_risc16System_clk_wiz_0_1             34.911        0.000                      0                   49        0.180        0.000                      0                   49       19.500        0.000                       0                    22  
  clkfbout_risc16System_clk_wiz_0_1                                                                                                                                                          7.845        0.000                       0                     3  
sys_clk_pin                                      0.316        0.000                      0                 8583        0.140        0.000                      0                 8583        4.500        0.000                       0                  4340  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  risc16System_i/CLK_5MHz/inst/clk_in1
  To Clock:  risc16System_i/CLK_5MHz/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         risc16System_i/CLK_5MHz/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { risc16System_i/CLK_5MHz/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y1  risc16System_i/CLK_5MHz/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y1  risc16System_i/CLK_5MHz/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y1  risc16System_i/CLK_5MHz/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y1  risc16System_i/CLK_5MHz/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y1  risc16System_i/CLK_5MHz/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y1  risc16System_i/CLK_5MHz/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_risc16System_clk_wiz_0_0
  To Clock:  clk_out1_risc16System_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack      197.498ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.243ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       13.360ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             197.498ns  (required time - arrival time)
  Source:                 risc16System_i/clk_div_by_10/inst/clk_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_risc16System_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            risc16System_i/clk_div_by_10/inst/clk_count_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_risc16System_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_risc16System_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_risc16System_clk_wiz_0_0 rise@200.000ns - clk_out1_risc16System_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.237ns  (logic 0.766ns (34.237%)  route 1.471ns (65.763%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.604ns = ( 201.604 - 200.000 ) 
    Source Clock Delay      (SCD):    1.723ns
    Clock Pessimism Removal (CPR):    0.095ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_risc16System_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.636     1.636    risc16System_i/CLK_5MHz/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.441    -1.804 r  risc16System_i/CLK_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710    -0.094    risc16System_i/CLK_5MHz/inst/clk_out1_risc16System_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  risc16System_i/CLK_5MHz/inst/clkout1_buf/O
                         net (fo=10, routed)          1.721     1.723    risc16System_i/clk_div_by_10/inst/clk
    SLICE_X2Y89          FDRE                                         r  risc16System_i/clk_div_by_10/inst/clk_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y89          FDRE (Prop_fdre_C_Q)         0.518     2.241 r  risc16System_i/clk_div_by_10/inst/clk_count_reg[0]/Q
                         net (fo=7, routed)           0.869     3.111    risc16System_i/clk_div_by_10/inst/clk_count_reg_n_0_[0]
    SLICE_X2Y90          LUT6 (Prop_lut6_I3_O)        0.124     3.235 r  risc16System_i/clk_div_by_10/inst/clk_count[9]_i_2/O
                         net (fo=4, routed)           0.602     3.837    risc16System_i/clk_div_by_10/inst/clk_count[9]_i_2_n_0
    SLICE_X2Y91          LUT2 (Prop_lut2_I0_O)        0.124     3.961 r  risc16System_i/clk_div_by_10/inst/clk_count[6]_i_1/O
                         net (fo=1, routed)           0.000     3.961    risc16System_i/clk_div_by_10/inst/p_0_in[6]
    SLICE_X2Y91          FDRE                                         r  risc16System_i/clk_div_by_10/inst/clk_count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_risc16System_clk_wiz_0_0 rise edge)
                                                    200.000   200.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   200.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.516   201.516    risc16System_i/CLK_5MHz/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.234   198.282 r  risc16System_i/CLK_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630   199.912    risc16System_i/CLK_5MHz/inst/clk_out1_risc16System_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   200.003 r  risc16System_i/CLK_5MHz/inst/clkout1_buf/O
                         net (fo=10, routed)          1.601   201.604    risc16System_i/clk_div_by_10/inst/clk
    SLICE_X2Y91          FDRE                                         r  risc16System_i/clk_div_by_10/inst/clk_count_reg[6]/C
                         clock pessimism              0.095   201.699    
                         clock uncertainty           -0.318   201.382    
    SLICE_X2Y91          FDRE (Setup_fdre_C_D)        0.077   201.459    risc16System_i/clk_div_by_10/inst/clk_count_reg[6]
  -------------------------------------------------------------------
                         required time                        201.459    
                         arrival time                          -3.961    
  -------------------------------------------------------------------
                         slack                                197.498    

Slack (MET) :             197.505ns  (required time - arrival time)
  Source:                 risc16System_i/clk_div_by_10/inst/clk_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_risc16System_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            risc16System_i/clk_div_by_10/inst/clk_count_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_risc16System_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_risc16System_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_risc16System_clk_wiz_0_0 rise@200.000ns - clk_out1_risc16System_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.234ns  (logic 0.766ns (34.283%)  route 1.468ns (65.717%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.604ns = ( 201.604 - 200.000 ) 
    Source Clock Delay      (SCD):    1.723ns
    Clock Pessimism Removal (CPR):    0.095ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_risc16System_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.636     1.636    risc16System_i/CLK_5MHz/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.441    -1.804 r  risc16System_i/CLK_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710    -0.094    risc16System_i/CLK_5MHz/inst/clk_out1_risc16System_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  risc16System_i/CLK_5MHz/inst/clkout1_buf/O
                         net (fo=10, routed)          1.721     1.723    risc16System_i/clk_div_by_10/inst/clk
    SLICE_X2Y89          FDRE                                         r  risc16System_i/clk_div_by_10/inst/clk_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y89          FDRE (Prop_fdre_C_Q)         0.518     2.241 r  risc16System_i/clk_div_by_10/inst/clk_count_reg[0]/Q
                         net (fo=7, routed)           0.869     3.111    risc16System_i/clk_div_by_10/inst/clk_count_reg_n_0_[0]
    SLICE_X2Y90          LUT6 (Prop_lut6_I3_O)        0.124     3.235 r  risc16System_i/clk_div_by_10/inst/clk_count[9]_i_2/O
                         net (fo=4, routed)           0.599     3.834    risc16System_i/clk_div_by_10/inst/clk_count[9]_i_2_n_0
    SLICE_X2Y91          LUT4 (Prop_lut4_I1_O)        0.124     3.958 r  risc16System_i/clk_div_by_10/inst/clk_count[8]_i_1/O
                         net (fo=1, routed)           0.000     3.958    risc16System_i/clk_div_by_10/inst/p_0_in[8]
    SLICE_X2Y91          FDRE                                         r  risc16System_i/clk_div_by_10/inst/clk_count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_risc16System_clk_wiz_0_0 rise edge)
                                                    200.000   200.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   200.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.516   201.516    risc16System_i/CLK_5MHz/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.234   198.282 r  risc16System_i/CLK_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630   199.912    risc16System_i/CLK_5MHz/inst/clk_out1_risc16System_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   200.003 r  risc16System_i/CLK_5MHz/inst/clkout1_buf/O
                         net (fo=10, routed)          1.601   201.604    risc16System_i/clk_div_by_10/inst/clk
    SLICE_X2Y91          FDRE                                         r  risc16System_i/clk_div_by_10/inst/clk_count_reg[8]/C
                         clock pessimism              0.095   201.699    
                         clock uncertainty           -0.318   201.382    
    SLICE_X2Y91          FDRE (Setup_fdre_C_D)        0.081   201.463    risc16System_i/clk_div_by_10/inst/clk_count_reg[8]
  -------------------------------------------------------------------
                         required time                        201.463    
                         arrival time                          -3.958    
  -------------------------------------------------------------------
                         slack                                197.505    

Slack (MET) :             197.513ns  (required time - arrival time)
  Source:                 risc16System_i/clk_div_by_10/inst/clk_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_risc16System_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            risc16System_i/clk_div_by_10/inst/clk_count_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_risc16System_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_risc16System_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_risc16System_clk_wiz_0_0 rise@200.000ns - clk_out1_risc16System_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.263ns  (logic 0.792ns (34.992%)  route 1.471ns (65.008%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.604ns = ( 201.604 - 200.000 ) 
    Source Clock Delay      (SCD):    1.723ns
    Clock Pessimism Removal (CPR):    0.095ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_risc16System_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.636     1.636    risc16System_i/CLK_5MHz/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.441    -1.804 r  risc16System_i/CLK_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710    -0.094    risc16System_i/CLK_5MHz/inst/clk_out1_risc16System_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  risc16System_i/CLK_5MHz/inst/clkout1_buf/O
                         net (fo=10, routed)          1.721     1.723    risc16System_i/clk_div_by_10/inst/clk
    SLICE_X2Y89          FDRE                                         r  risc16System_i/clk_div_by_10/inst/clk_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y89          FDRE (Prop_fdre_C_Q)         0.518     2.241 r  risc16System_i/clk_div_by_10/inst/clk_count_reg[0]/Q
                         net (fo=7, routed)           0.869     3.111    risc16System_i/clk_div_by_10/inst/clk_count_reg_n_0_[0]
    SLICE_X2Y90          LUT6 (Prop_lut6_I3_O)        0.124     3.235 r  risc16System_i/clk_div_by_10/inst/clk_count[9]_i_2/O
                         net (fo=4, routed)           0.602     3.837    risc16System_i/clk_div_by_10/inst/clk_count[9]_i_2_n_0
    SLICE_X2Y91          LUT3 (Prop_lut3_I0_O)        0.150     3.987 r  risc16System_i/clk_div_by_10/inst/clk_count[7]_i_1/O
                         net (fo=1, routed)           0.000     3.987    risc16System_i/clk_div_by_10/inst/p_0_in[7]
    SLICE_X2Y91          FDRE                                         r  risc16System_i/clk_div_by_10/inst/clk_count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_risc16System_clk_wiz_0_0 rise edge)
                                                    200.000   200.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   200.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.516   201.516    risc16System_i/CLK_5MHz/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.234   198.282 r  risc16System_i/CLK_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630   199.912    risc16System_i/CLK_5MHz/inst/clk_out1_risc16System_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   200.003 r  risc16System_i/CLK_5MHz/inst/clkout1_buf/O
                         net (fo=10, routed)          1.601   201.604    risc16System_i/clk_div_by_10/inst/clk
    SLICE_X2Y91          FDRE                                         r  risc16System_i/clk_div_by_10/inst/clk_count_reg[7]/C
                         clock pessimism              0.095   201.699    
                         clock uncertainty           -0.318   201.382    
    SLICE_X2Y91          FDRE (Setup_fdre_C_D)        0.118   201.500    risc16System_i/clk_div_by_10/inst/clk_count_reg[7]
  -------------------------------------------------------------------
                         required time                        201.500    
                         arrival time                          -3.987    
  -------------------------------------------------------------------
                         slack                                197.513    

Slack (MET) :             197.516ns  (required time - arrival time)
  Source:                 risc16System_i/clk_div_by_10/inst/clk_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_risc16System_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            risc16System_i/clk_div_by_10/inst/clk_count_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_risc16System_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_risc16System_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_risc16System_clk_wiz_0_0 rise@200.000ns - clk_out1_risc16System_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.260ns  (logic 0.792ns (35.039%)  route 1.468ns (64.961%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.604ns = ( 201.604 - 200.000 ) 
    Source Clock Delay      (SCD):    1.723ns
    Clock Pessimism Removal (CPR):    0.095ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_risc16System_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.636     1.636    risc16System_i/CLK_5MHz/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.441    -1.804 r  risc16System_i/CLK_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710    -0.094    risc16System_i/CLK_5MHz/inst/clk_out1_risc16System_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  risc16System_i/CLK_5MHz/inst/clkout1_buf/O
                         net (fo=10, routed)          1.721     1.723    risc16System_i/clk_div_by_10/inst/clk
    SLICE_X2Y89          FDRE                                         r  risc16System_i/clk_div_by_10/inst/clk_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y89          FDRE (Prop_fdre_C_Q)         0.518     2.241 r  risc16System_i/clk_div_by_10/inst/clk_count_reg[0]/Q
                         net (fo=7, routed)           0.869     3.111    risc16System_i/clk_div_by_10/inst/clk_count_reg_n_0_[0]
    SLICE_X2Y90          LUT6 (Prop_lut6_I3_O)        0.124     3.235 r  risc16System_i/clk_div_by_10/inst/clk_count[9]_i_2/O
                         net (fo=4, routed)           0.599     3.834    risc16System_i/clk_div_by_10/inst/clk_count[9]_i_2_n_0
    SLICE_X2Y91          LUT5 (Prop_lut5_I1_O)        0.150     3.984 r  risc16System_i/clk_div_by_10/inst/clk_count[9]_i_1/O
                         net (fo=1, routed)           0.000     3.984    risc16System_i/clk_div_by_10/inst/p_0_in[9]
    SLICE_X2Y91          FDRE                                         r  risc16System_i/clk_div_by_10/inst/clk_count_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_risc16System_clk_wiz_0_0 rise edge)
                                                    200.000   200.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   200.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.516   201.516    risc16System_i/CLK_5MHz/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.234   198.282 r  risc16System_i/CLK_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630   199.912    risc16System_i/CLK_5MHz/inst/clk_out1_risc16System_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   200.003 r  risc16System_i/CLK_5MHz/inst/clkout1_buf/O
                         net (fo=10, routed)          1.601   201.604    risc16System_i/clk_div_by_10/inst/clk
    SLICE_X2Y91          FDRE                                         r  risc16System_i/clk_div_by_10/inst/clk_count_reg[9]/C
                         clock pessimism              0.095   201.699    
                         clock uncertainty           -0.318   201.382    
    SLICE_X2Y91          FDRE (Setup_fdre_C_D)        0.118   201.500    risc16System_i/clk_div_by_10/inst/clk_count_reg[9]
  -------------------------------------------------------------------
                         required time                        201.500    
                         arrival time                          -3.984    
  -------------------------------------------------------------------
                         slack                                197.516    

Slack (MET) :             198.089ns  (required time - arrival time)
  Source:                 risc16System_i/clk_div_by_10/inst/clk_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_risc16System_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            risc16System_i/clk_div_by_10/inst/clk_count_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_risc16System_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_risc16System_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_risc16System_clk_wiz_0_0 rise@200.000ns - clk_out1_risc16System_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.673ns  (logic 0.773ns (46.213%)  route 0.900ns (53.787%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.603ns = ( 201.603 - 200.000 ) 
    Source Clock Delay      (SCD):    1.723ns
    Clock Pessimism Removal (CPR):    0.120ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_risc16System_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.636     1.636    risc16System_i/CLK_5MHz/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.441    -1.804 r  risc16System_i/CLK_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710    -0.094    risc16System_i/CLK_5MHz/inst/clk_out1_risc16System_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  risc16System_i/CLK_5MHz/inst/clkout1_buf/O
                         net (fo=10, routed)          1.721     1.723    risc16System_i/clk_div_by_10/inst/clk
    SLICE_X2Y90          FDRE                                         r  risc16System_i/clk_div_by_10/inst/clk_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y90          FDRE (Prop_fdre_C_Q)         0.478     2.201 r  risc16System_i/clk_div_by_10/inst/clk_count_reg[2]/Q
                         net (fo=5, routed)           0.900     3.101    risc16System_i/clk_div_by_10/inst/clk_count_reg_n_0_[2]
    SLICE_X2Y90          LUT6 (Prop_lut6_I3_O)        0.295     3.396 r  risc16System_i/clk_div_by_10/inst/clk_count[5]_i_1/O
                         net (fo=1, routed)           0.000     3.396    risc16System_i/clk_div_by_10/inst/p_0_in[5]
    SLICE_X2Y90          FDRE                                         r  risc16System_i/clk_div_by_10/inst/clk_count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_risc16System_clk_wiz_0_0 rise edge)
                                                    200.000   200.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   200.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.516   201.516    risc16System_i/CLK_5MHz/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.234   198.282 r  risc16System_i/CLK_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630   199.912    risc16System_i/CLK_5MHz/inst/clk_out1_risc16System_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   200.003 r  risc16System_i/CLK_5MHz/inst/clkout1_buf/O
                         net (fo=10, routed)          1.600   201.603    risc16System_i/clk_div_by_10/inst/clk
    SLICE_X2Y90          FDRE                                         r  risc16System_i/clk_div_by_10/inst/clk_count_reg[5]/C
                         clock pessimism              0.120   201.723    
                         clock uncertainty           -0.318   201.406    
    SLICE_X2Y90          FDRE (Setup_fdre_C_D)        0.079   201.485    risc16System_i/clk_div_by_10/inst/clk_count_reg[5]
  -------------------------------------------------------------------
                         required time                        201.485    
                         arrival time                          -3.396    
  -------------------------------------------------------------------
                         slack                                198.089    

Slack (MET) :             198.108ns  (required time - arrival time)
  Source:                 risc16System_i/clk_div_by_10/inst/clk_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_risc16System_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            risc16System_i/clk_div_by_10/inst/clk_count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_risc16System_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_risc16System_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_risc16System_clk_wiz_0_0 rise@200.000ns - clk_out1_risc16System_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.656ns  (logic 0.773ns (46.687%)  route 0.883ns (53.313%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.603ns = ( 201.603 - 200.000 ) 
    Source Clock Delay      (SCD):    1.723ns
    Clock Pessimism Removal (CPR):    0.120ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_risc16System_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.636     1.636    risc16System_i/CLK_5MHz/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.441    -1.804 r  risc16System_i/CLK_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710    -0.094    risc16System_i/CLK_5MHz/inst/clk_out1_risc16System_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  risc16System_i/CLK_5MHz/inst/clkout1_buf/O
                         net (fo=10, routed)          1.721     1.723    risc16System_i/clk_div_by_10/inst/clk
    SLICE_X2Y90          FDRE                                         r  risc16System_i/clk_div_by_10/inst/clk_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y90          FDRE (Prop_fdre_C_Q)         0.478     2.201 r  risc16System_i/clk_div_by_10/inst/clk_count_reg[2]/Q
                         net (fo=5, routed)           0.883     3.084    risc16System_i/clk_div_by_10/inst/clk_count_reg_n_0_[2]
    SLICE_X2Y90          LUT4 (Prop_lut4_I2_O)        0.295     3.379 r  risc16System_i/clk_div_by_10/inst/clk_count[3]_i_1/O
                         net (fo=1, routed)           0.000     3.379    risc16System_i/clk_div_by_10/inst/p_0_in[3]
    SLICE_X2Y90          FDRE                                         r  risc16System_i/clk_div_by_10/inst/clk_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_risc16System_clk_wiz_0_0 rise edge)
                                                    200.000   200.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   200.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.516   201.516    risc16System_i/CLK_5MHz/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.234   198.282 r  risc16System_i/CLK_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630   199.912    risc16System_i/CLK_5MHz/inst/clk_out1_risc16System_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   200.003 r  risc16System_i/CLK_5MHz/inst/clkout1_buf/O
                         net (fo=10, routed)          1.600   201.603    risc16System_i/clk_div_by_10/inst/clk
    SLICE_X2Y90          FDRE                                         r  risc16System_i/clk_div_by_10/inst/clk_count_reg[3]/C
                         clock pessimism              0.120   201.723    
                         clock uncertainty           -0.318   201.406    
    SLICE_X2Y90          FDRE (Setup_fdre_C_D)        0.081   201.487    risc16System_i/clk_div_by_10/inst/clk_count_reg[3]
  -------------------------------------------------------------------
                         required time                        201.487    
                         arrival time                          -3.379    
  -------------------------------------------------------------------
                         slack                                198.108    

Slack (MET) :             198.115ns  (required time - arrival time)
  Source:                 risc16System_i/clk_div_by_10/inst/clk_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_risc16System_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            risc16System_i/clk_div_by_10/inst/clk_count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_risc16System_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_risc16System_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_risc16System_clk_wiz_0_0 rise@200.000ns - clk_out1_risc16System_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.686ns  (logic 0.795ns (47.162%)  route 0.891ns (52.838%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.603ns = ( 201.603 - 200.000 ) 
    Source Clock Delay      (SCD):    1.723ns
    Clock Pessimism Removal (CPR):    0.120ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_risc16System_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.636     1.636    risc16System_i/CLK_5MHz/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.441    -1.804 r  risc16System_i/CLK_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710    -0.094    risc16System_i/CLK_5MHz/inst/clk_out1_risc16System_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  risc16System_i/CLK_5MHz/inst/clkout1_buf/O
                         net (fo=10, routed)          1.721     1.723    risc16System_i/clk_div_by_10/inst/clk
    SLICE_X2Y90          FDRE                                         r  risc16System_i/clk_div_by_10/inst/clk_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y90          FDRE (Prop_fdre_C_Q)         0.478     2.201 r  risc16System_i/clk_div_by_10/inst/clk_count_reg[2]/Q
                         net (fo=5, routed)           0.891     3.092    risc16System_i/clk_div_by_10/inst/clk_count_reg_n_0_[2]
    SLICE_X2Y90          LUT3 (Prop_lut3_I2_O)        0.317     3.409 r  risc16System_i/clk_div_by_10/inst/clk_count[2]_i_1/O
                         net (fo=1, routed)           0.000     3.409    risc16System_i/clk_div_by_10/inst/p_0_in[2]
    SLICE_X2Y90          FDRE                                         r  risc16System_i/clk_div_by_10/inst/clk_count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_risc16System_clk_wiz_0_0 rise edge)
                                                    200.000   200.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   200.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.516   201.516    risc16System_i/CLK_5MHz/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.234   198.282 r  risc16System_i/CLK_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630   199.912    risc16System_i/CLK_5MHz/inst/clk_out1_risc16System_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   200.003 r  risc16System_i/CLK_5MHz/inst/clkout1_buf/O
                         net (fo=10, routed)          1.600   201.603    risc16System_i/clk_div_by_10/inst/clk
    SLICE_X2Y90          FDRE                                         r  risc16System_i/clk_div_by_10/inst/clk_count_reg[2]/C
                         clock pessimism              0.120   201.723    
                         clock uncertainty           -0.318   201.406    
    SLICE_X2Y90          FDRE (Setup_fdre_C_D)        0.118   201.524    risc16System_i/clk_div_by_10/inst/clk_count_reg[2]
  -------------------------------------------------------------------
                         required time                        201.524    
                         arrival time                          -3.409    
  -------------------------------------------------------------------
                         slack                                198.115    

Slack (MET) :             198.117ns  (required time - arrival time)
  Source:                 risc16System_i/clk_div_by_10/inst/clk_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_risc16System_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            risc16System_i/clk_div_by_10/inst/clk_count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_risc16System_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_risc16System_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_risc16System_clk_wiz_0_0 rise@200.000ns - clk_out1_risc16System_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.684ns  (logic 0.801ns (47.574%)  route 0.883ns (52.426%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.603ns = ( 201.603 - 200.000 ) 
    Source Clock Delay      (SCD):    1.723ns
    Clock Pessimism Removal (CPR):    0.120ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_risc16System_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.636     1.636    risc16System_i/CLK_5MHz/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.441    -1.804 r  risc16System_i/CLK_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710    -0.094    risc16System_i/CLK_5MHz/inst/clk_out1_risc16System_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  risc16System_i/CLK_5MHz/inst/clkout1_buf/O
                         net (fo=10, routed)          1.721     1.723    risc16System_i/clk_div_by_10/inst/clk
    SLICE_X2Y90          FDRE                                         r  risc16System_i/clk_div_by_10/inst/clk_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y90          FDRE (Prop_fdre_C_Q)         0.478     2.201 r  risc16System_i/clk_div_by_10/inst/clk_count_reg[2]/Q
                         net (fo=5, routed)           0.883     3.084    risc16System_i/clk_div_by_10/inst/clk_count_reg_n_0_[2]
    SLICE_X2Y90          LUT5 (Prop_lut5_I0_O)        0.323     3.407 r  risc16System_i/clk_div_by_10/inst/clk_count[4]_i_1/O
                         net (fo=1, routed)           0.000     3.407    risc16System_i/clk_div_by_10/inst/p_0_in[4]
    SLICE_X2Y90          FDRE                                         r  risc16System_i/clk_div_by_10/inst/clk_count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_risc16System_clk_wiz_0_0 rise edge)
                                                    200.000   200.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   200.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.516   201.516    risc16System_i/CLK_5MHz/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.234   198.282 r  risc16System_i/CLK_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630   199.912    risc16System_i/CLK_5MHz/inst/clk_out1_risc16System_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   200.003 r  risc16System_i/CLK_5MHz/inst/clkout1_buf/O
                         net (fo=10, routed)          1.600   201.603    risc16System_i/clk_div_by_10/inst/clk
    SLICE_X2Y90          FDRE                                         r  risc16System_i/clk_div_by_10/inst/clk_count_reg[4]/C
                         clock pessimism              0.120   201.723    
                         clock uncertainty           -0.318   201.406    
    SLICE_X2Y90          FDRE (Setup_fdre_C_D)        0.118   201.524    risc16System_i/clk_div_by_10/inst/clk_count_reg[4]
  -------------------------------------------------------------------
                         required time                        201.524    
                         arrival time                          -3.407    
  -------------------------------------------------------------------
                         slack                                198.117    

Slack (MET) :             198.303ns  (required time - arrival time)
  Source:                 risc16System_i/clk_div_by_10/inst/clk_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_risc16System_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            risc16System_i/clk_div_by_10/inst/clk_count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_risc16System_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_risc16System_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_risc16System_clk_wiz_0_0 rise@200.000ns - clk_out1_risc16System_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.456ns  (logic 0.642ns (44.079%)  route 0.814ns (55.921%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.603ns = ( 201.603 - 200.000 ) 
    Source Clock Delay      (SCD):    1.723ns
    Clock Pessimism Removal (CPR):    0.120ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_risc16System_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.636     1.636    risc16System_i/CLK_5MHz/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.441    -1.804 r  risc16System_i/CLK_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710    -0.094    risc16System_i/CLK_5MHz/inst/clk_out1_risc16System_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  risc16System_i/CLK_5MHz/inst/clkout1_buf/O
                         net (fo=10, routed)          1.721     1.723    risc16System_i/clk_div_by_10/inst/clk
    SLICE_X2Y90          FDRE                                         r  risc16System_i/clk_div_by_10/inst/clk_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y90          FDRE (Prop_fdre_C_Q)         0.518     2.241 r  risc16System_i/clk_div_by_10/inst/clk_count_reg[1]/Q
                         net (fo=6, routed)           0.814     3.056    risc16System_i/clk_div_by_10/inst/clk_count_reg_n_0_[1]
    SLICE_X2Y90          LUT2 (Prop_lut2_I1_O)        0.124     3.180 r  risc16System_i/clk_div_by_10/inst/clk_count[1]_i_1/O
                         net (fo=1, routed)           0.000     3.180    risc16System_i/clk_div_by_10/inst/p_0_in[1]
    SLICE_X2Y90          FDRE                                         r  risc16System_i/clk_div_by_10/inst/clk_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_risc16System_clk_wiz_0_0 rise edge)
                                                    200.000   200.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   200.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.516   201.516    risc16System_i/CLK_5MHz/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.234   198.282 r  risc16System_i/CLK_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630   199.912    risc16System_i/CLK_5MHz/inst/clk_out1_risc16System_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   200.003 r  risc16System_i/CLK_5MHz/inst/clkout1_buf/O
                         net (fo=10, routed)          1.600   201.603    risc16System_i/clk_div_by_10/inst/clk
    SLICE_X2Y90          FDRE                                         r  risc16System_i/clk_div_by_10/inst/clk_count_reg[1]/C
                         clock pessimism              0.120   201.723    
                         clock uncertainty           -0.318   201.406    
    SLICE_X2Y90          FDRE (Setup_fdre_C_D)        0.077   201.483    risc16System_i/clk_div_by_10/inst/clk_count_reg[1]
  -------------------------------------------------------------------
                         required time                        201.483    
                         arrival time                          -3.180    
  -------------------------------------------------------------------
                         slack                                198.303    

Slack (MET) :             198.584ns  (required time - arrival time)
  Source:                 risc16System_i/clk_div_by_10/inst/clk_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_risc16System_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            risc16System_i/clk_div_by_10/inst/clk_count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_risc16System_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_risc16System_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_risc16System_clk_wiz_0_0 rise@200.000ns - clk_out1_risc16System_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.175ns  (logic 0.642ns (54.627%)  route 0.533ns (45.373%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.603ns = ( 201.603 - 200.000 ) 
    Source Clock Delay      (SCD):    1.723ns
    Clock Pessimism Removal (CPR):    0.120ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_risc16System_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.636     1.636    risc16System_i/CLK_5MHz/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.441    -1.804 r  risc16System_i/CLK_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710    -0.094    risc16System_i/CLK_5MHz/inst/clk_out1_risc16System_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  risc16System_i/CLK_5MHz/inst/clkout1_buf/O
                         net (fo=10, routed)          1.721     1.723    risc16System_i/clk_div_by_10/inst/clk
    SLICE_X2Y89          FDRE                                         r  risc16System_i/clk_div_by_10/inst/clk_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y89          FDRE (Prop_fdre_C_Q)         0.518     2.241 f  risc16System_i/clk_div_by_10/inst/clk_count_reg[0]/Q
                         net (fo=7, routed)           0.533     2.775    risc16System_i/clk_div_by_10/inst/clk_count_reg_n_0_[0]
    SLICE_X2Y89          LUT1 (Prop_lut1_I0_O)        0.124     2.899 r  risc16System_i/clk_div_by_10/inst/clk_count[0]_i_1/O
                         net (fo=1, routed)           0.000     2.899    risc16System_i/clk_div_by_10/inst/p_0_in[0]
    SLICE_X2Y89          FDRE                                         r  risc16System_i/clk_div_by_10/inst/clk_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_risc16System_clk_wiz_0_0 rise edge)
                                                    200.000   200.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   200.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.516   201.516    risc16System_i/CLK_5MHz/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.234   198.282 r  risc16System_i/CLK_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630   199.912    risc16System_i/CLK_5MHz/inst/clk_out1_risc16System_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   200.003 r  risc16System_i/CLK_5MHz/inst/clkout1_buf/O
                         net (fo=10, routed)          1.600   201.603    risc16System_i/clk_div_by_10/inst/clk
    SLICE_X2Y89          FDRE                                         r  risc16System_i/clk_div_by_10/inst/clk_count_reg[0]/C
                         clock pessimism              0.120   201.723    
                         clock uncertainty           -0.318   201.406    
    SLICE_X2Y89          FDRE (Setup_fdre_C_D)        0.077   201.483    risc16System_i/clk_div_by_10/inst/clk_count_reg[0]
  -------------------------------------------------------------------
                         required time                        201.483    
                         arrival time                          -2.899    
  -------------------------------------------------------------------
                         slack                                198.584    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.243ns  (arrival time - required time)
  Source:                 risc16System_i/clk_div_by_10/inst/clk_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_risc16System_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            risc16System_i/clk_div_by_10/inst/clk_count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_risc16System_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_risc16System_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_risc16System_clk_wiz_0_0 rise@0.000ns - clk_out1_risc16System_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.212ns (56.642%)  route 0.162ns (43.358%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.876ns
    Source Clock Delay      (SCD):    0.603ns
    Clock Pessimism Removal (CPR):    0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_risc16System_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.558     0.558    risc16System_i/CLK_5MHz/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.077    -0.519 r  risc16System_i/CLK_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -0.024    risc16System_i/CLK_5MHz/inst/clk_out1_risc16System_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  risc16System_i/CLK_5MHz/inst/clkout1_buf/O
                         net (fo=10, routed)          0.601     0.603    risc16System_i/clk_div_by_10/inst/clk
    SLICE_X2Y90          FDRE                                         r  risc16System_i/clk_div_by_10/inst/clk_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y90          FDRE (Prop_fdre_C_Q)         0.164     0.767 r  risc16System_i/clk_div_by_10/inst/clk_count_reg[3]/Q
                         net (fo=4, routed)           0.162     0.929    risc16System_i/clk_div_by_10/inst/clk_count_reg_n_0_[3]
    SLICE_X2Y90          LUT5 (Prop_lut5_I3_O)        0.048     0.977 r  risc16System_i/clk_div_by_10/inst/clk_count[4]_i_1/O
                         net (fo=1, routed)           0.000     0.977    risc16System_i/clk_div_by_10/inst/p_0_in[4]
    SLICE_X2Y90          FDRE                                         r  risc16System_i/clk_div_by_10/inst/clk_count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_risc16System_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.828     0.828    risc16System_i/CLK_5MHz/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.394    -0.567 r  risc16System_i/CLK_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -0.027    risc16System_i/CLK_5MHz/inst/clk_out1_risc16System_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  risc16System_i/CLK_5MHz/inst/clkout1_buf/O
                         net (fo=10, routed)          0.874     0.876    risc16System_i/clk_div_by_10/inst/clk
    SLICE_X2Y90          FDRE                                         r  risc16System_i/clk_div_by_10/inst/clk_count_reg[4]/C
                         clock pessimism             -0.273     0.603    
    SLICE_X2Y90          FDRE (Hold_fdre_C_D)         0.131     0.734    risc16System_i/clk_div_by_10/inst/clk_count_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.734    
                         arrival time                           0.977    
  -------------------------------------------------------------------
                         slack                                  0.243    

Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 risc16System_i/clk_div_by_10/inst/clk_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_risc16System_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            risc16System_i/clk_div_by_10/inst/clk_count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_risc16System_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_risc16System_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_risc16System_clk_wiz_0_0 rise@0.000ns - clk_out1_risc16System_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.212ns (53.914%)  route 0.181ns (46.086%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.876ns
    Source Clock Delay      (SCD):    0.602ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_risc16System_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.558     0.558    risc16System_i/CLK_5MHz/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.077    -0.519 r  risc16System_i/CLK_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -0.024    risc16System_i/CLK_5MHz/inst/clk_out1_risc16System_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  risc16System_i/CLK_5MHz/inst/clkout1_buf/O
                         net (fo=10, routed)          0.600     0.602    risc16System_i/clk_div_by_10/inst/clk
    SLICE_X2Y89          FDRE                                         r  risc16System_i/clk_div_by_10/inst/clk_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y89          FDRE (Prop_fdre_C_Q)         0.164     0.766 r  risc16System_i/clk_div_by_10/inst/clk_count_reg[0]/Q
                         net (fo=7, routed)           0.181     0.947    risc16System_i/clk_div_by_10/inst/clk_count_reg_n_0_[0]
    SLICE_X2Y90          LUT3 (Prop_lut3_I0_O)        0.048     0.995 r  risc16System_i/clk_div_by_10/inst/clk_count[2]_i_1/O
                         net (fo=1, routed)           0.000     0.995    risc16System_i/clk_div_by_10/inst/p_0_in[2]
    SLICE_X2Y90          FDRE                                         r  risc16System_i/clk_div_by_10/inst/clk_count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_risc16System_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.828     0.828    risc16System_i/CLK_5MHz/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.394    -0.567 r  risc16System_i/CLK_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -0.027    risc16System_i/CLK_5MHz/inst/clk_out1_risc16System_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  risc16System_i/CLK_5MHz/inst/clkout1_buf/O
                         net (fo=10, routed)          0.874     0.876    risc16System_i/clk_div_by_10/inst/clk
    SLICE_X2Y90          FDRE                                         r  risc16System_i/clk_div_by_10/inst/clk_count_reg[2]/C
                         clock pessimism             -0.257     0.619    
    SLICE_X2Y90          FDRE (Hold_fdre_C_D)         0.131     0.750    risc16System_i/clk_div_by_10/inst/clk_count_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.750    
                         arrival time                           0.995    
  -------------------------------------------------------------------
                         slack                                  0.245    

Slack (MET) :             0.248ns  (arrival time - required time)
  Source:                 risc16System_i/clk_div_by_10/inst/clk_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_risc16System_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            risc16System_i/clk_div_by_10/inst/clk_count_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_risc16System_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_risc16System_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_risc16System_clk_wiz_0_0 rise@0.000ns - clk_out1_risc16System_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.247ns (66.884%)  route 0.122ns (33.116%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.876ns
    Source Clock Delay      (SCD):    0.603ns
    Clock Pessimism Removal (CPR):    0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_risc16System_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.558     0.558    risc16System_i/CLK_5MHz/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.077    -0.519 r  risc16System_i/CLK_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -0.024    risc16System_i/CLK_5MHz/inst/clk_out1_risc16System_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  risc16System_i/CLK_5MHz/inst/clkout1_buf/O
                         net (fo=10, routed)          0.601     0.603    risc16System_i/clk_div_by_10/inst/clk
    SLICE_X2Y90          FDRE                                         r  risc16System_i/clk_div_by_10/inst/clk_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y90          FDRE (Prop_fdre_C_Q)         0.148     0.751 r  risc16System_i/clk_div_by_10/inst/clk_count_reg[4]/Q
                         net (fo=3, routed)           0.122     0.873    risc16System_i/clk_div_by_10/inst/clk_count_reg_n_0_[4]
    SLICE_X2Y90          LUT6 (Prop_lut6_I4_O)        0.099     0.972 r  risc16System_i/clk_div_by_10/inst/clk_count[5]_i_1/O
                         net (fo=1, routed)           0.000     0.972    risc16System_i/clk_div_by_10/inst/p_0_in[5]
    SLICE_X2Y90          FDRE                                         r  risc16System_i/clk_div_by_10/inst/clk_count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_risc16System_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.828     0.828    risc16System_i/CLK_5MHz/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.394    -0.567 r  risc16System_i/CLK_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -0.027    risc16System_i/CLK_5MHz/inst/clk_out1_risc16System_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  risc16System_i/CLK_5MHz/inst/clkout1_buf/O
                         net (fo=10, routed)          0.874     0.876    risc16System_i/clk_div_by_10/inst/clk
    SLICE_X2Y90          FDRE                                         r  risc16System_i/clk_div_by_10/inst/clk_count_reg[5]/C
                         clock pessimism             -0.273     0.603    
    SLICE_X2Y90          FDRE (Hold_fdre_C_D)         0.121     0.724    risc16System_i/clk_div_by_10/inst/clk_count_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.724    
                         arrival time                           0.972    
  -------------------------------------------------------------------
                         slack                                  0.248    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 risc16System_i/clk_div_by_10/inst/clk_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_risc16System_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            risc16System_i/clk_div_by_10/inst/clk_count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_risc16System_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_risc16System_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_risc16System_clk_wiz_0_0 rise@0.000ns - clk_out1_risc16System_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.209ns (56.292%)  route 0.162ns (43.708%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.876ns
    Source Clock Delay      (SCD):    0.603ns
    Clock Pessimism Removal (CPR):    0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_risc16System_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.558     0.558    risc16System_i/CLK_5MHz/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.077    -0.519 r  risc16System_i/CLK_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -0.024    risc16System_i/CLK_5MHz/inst/clk_out1_risc16System_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  risc16System_i/CLK_5MHz/inst/clkout1_buf/O
                         net (fo=10, routed)          0.601     0.603    risc16System_i/clk_div_by_10/inst/clk
    SLICE_X2Y90          FDRE                                         r  risc16System_i/clk_div_by_10/inst/clk_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y90          FDRE (Prop_fdre_C_Q)         0.164     0.767 r  risc16System_i/clk_div_by_10/inst/clk_count_reg[3]/Q
                         net (fo=4, routed)           0.162     0.929    risc16System_i/clk_div_by_10/inst/clk_count_reg_n_0_[3]
    SLICE_X2Y90          LUT4 (Prop_lut4_I3_O)        0.045     0.974 r  risc16System_i/clk_div_by_10/inst/clk_count[3]_i_1/O
                         net (fo=1, routed)           0.000     0.974    risc16System_i/clk_div_by_10/inst/p_0_in[3]
    SLICE_X2Y90          FDRE                                         r  risc16System_i/clk_div_by_10/inst/clk_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_risc16System_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.828     0.828    risc16System_i/CLK_5MHz/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.394    -0.567 r  risc16System_i/CLK_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -0.027    risc16System_i/CLK_5MHz/inst/clk_out1_risc16System_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  risc16System_i/CLK_5MHz/inst/clkout1_buf/O
                         net (fo=10, routed)          0.874     0.876    risc16System_i/clk_div_by_10/inst/clk
    SLICE_X2Y90          FDRE                                         r  risc16System_i/clk_div_by_10/inst/clk_count_reg[3]/C
                         clock pessimism             -0.273     0.603    
    SLICE_X2Y90          FDRE (Hold_fdre_C_D)         0.121     0.724    risc16System_i/clk_div_by_10/inst/clk_count_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.724    
                         arrival time                           0.974    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 risc16System_i/clk_div_by_10/inst/clk_count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_risc16System_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            risc16System_i/clk_div_by_10/inst/clk_count_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_risc16System_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_risc16System_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_risc16System_clk_wiz_0_0 rise@0.000ns - clk_out1_risc16System_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.207ns (54.155%)  route 0.175ns (45.845%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.876ns
    Source Clock Delay      (SCD):    0.603ns
    Clock Pessimism Removal (CPR):    0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_risc16System_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.558     0.558    risc16System_i/CLK_5MHz/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.077    -0.519 r  risc16System_i/CLK_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -0.024    risc16System_i/CLK_5MHz/inst/clk_out1_risc16System_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  risc16System_i/CLK_5MHz/inst/clkout1_buf/O
                         net (fo=10, routed)          0.601     0.603    risc16System_i/clk_div_by_10/inst/clk
    SLICE_X2Y91          FDRE                                         r  risc16System_i/clk_div_by_10/inst/clk_count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y91          FDRE (Prop_fdre_C_Q)         0.164     0.767 r  risc16System_i/clk_div_by_10/inst/clk_count_reg[6]/Q
                         net (fo=4, routed)           0.175     0.942    risc16System_i/clk_div_by_10/inst/clk_count_reg_n_0_[6]
    SLICE_X2Y91          LUT3 (Prop_lut3_I1_O)        0.043     0.985 r  risc16System_i/clk_div_by_10/inst/clk_count[7]_i_1/O
                         net (fo=1, routed)           0.000     0.985    risc16System_i/clk_div_by_10/inst/p_0_in[7]
    SLICE_X2Y91          FDRE                                         r  risc16System_i/clk_div_by_10/inst/clk_count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_risc16System_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.828     0.828    risc16System_i/CLK_5MHz/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.394    -0.567 r  risc16System_i/CLK_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -0.027    risc16System_i/CLK_5MHz/inst/clk_out1_risc16System_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  risc16System_i/CLK_5MHz/inst/clkout1_buf/O
                         net (fo=10, routed)          0.874     0.876    risc16System_i/clk_div_by_10/inst/clk
    SLICE_X2Y91          FDRE                                         r  risc16System_i/clk_div_by_10/inst/clk_count_reg[7]/C
                         clock pessimism             -0.273     0.603    
    SLICE_X2Y91          FDRE (Hold_fdre_C_D)         0.131     0.734    risc16System_i/clk_div_by_10/inst/clk_count_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.734    
                         arrival time                           0.985    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.253ns  (arrival time - required time)
  Source:                 risc16System_i/clk_div_by_10/inst/clk_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_risc16System_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            risc16System_i/clk_div_by_10/inst/clk_count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_risc16System_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_risc16System_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_risc16System_clk_wiz_0_0 rise@0.000ns - clk_out1_risc16System_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.390ns  (logic 0.209ns (53.559%)  route 0.181ns (46.441%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.876ns
    Source Clock Delay      (SCD):    0.602ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_risc16System_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.558     0.558    risc16System_i/CLK_5MHz/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.077    -0.519 r  risc16System_i/CLK_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -0.024    risc16System_i/CLK_5MHz/inst/clk_out1_risc16System_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  risc16System_i/CLK_5MHz/inst/clkout1_buf/O
                         net (fo=10, routed)          0.600     0.602    risc16System_i/clk_div_by_10/inst/clk
    SLICE_X2Y89          FDRE                                         r  risc16System_i/clk_div_by_10/inst/clk_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y89          FDRE (Prop_fdre_C_Q)         0.164     0.766 r  risc16System_i/clk_div_by_10/inst/clk_count_reg[0]/Q
                         net (fo=7, routed)           0.181     0.947    risc16System_i/clk_div_by_10/inst/clk_count_reg_n_0_[0]
    SLICE_X2Y90          LUT2 (Prop_lut2_I0_O)        0.045     0.992 r  risc16System_i/clk_div_by_10/inst/clk_count[1]_i_1/O
                         net (fo=1, routed)           0.000     0.992    risc16System_i/clk_div_by_10/inst/p_0_in[1]
    SLICE_X2Y90          FDRE                                         r  risc16System_i/clk_div_by_10/inst/clk_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_risc16System_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.828     0.828    risc16System_i/CLK_5MHz/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.394    -0.567 r  risc16System_i/CLK_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -0.027    risc16System_i/CLK_5MHz/inst/clk_out1_risc16System_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  risc16System_i/CLK_5MHz/inst/clkout1_buf/O
                         net (fo=10, routed)          0.874     0.876    risc16System_i/clk_div_by_10/inst/clk
    SLICE_X2Y90          FDRE                                         r  risc16System_i/clk_div_by_10/inst/clk_count_reg[1]/C
                         clock pessimism             -0.257     0.619    
    SLICE_X2Y90          FDRE (Hold_fdre_C_D)         0.120     0.739    risc16System_i/clk_div_by_10/inst/clk_count_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.739    
                         arrival time                           0.992    
  -------------------------------------------------------------------
                         slack                                  0.253    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 risc16System_i/clk_div_by_10/inst/clk_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_risc16System_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            risc16System_i/clk_div_by_10/inst/clk_count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_risc16System_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_risc16System_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_risc16System_clk_wiz_0_0 rise@0.000ns - clk_out1_risc16System_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.393%)  route 0.175ns (45.607%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.875ns
    Source Clock Delay      (SCD):    0.602ns
    Clock Pessimism Removal (CPR):    0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_risc16System_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.558     0.558    risc16System_i/CLK_5MHz/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.077    -0.519 r  risc16System_i/CLK_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -0.024    risc16System_i/CLK_5MHz/inst/clk_out1_risc16System_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  risc16System_i/CLK_5MHz/inst/clkout1_buf/O
                         net (fo=10, routed)          0.600     0.602    risc16System_i/clk_div_by_10/inst/clk
    SLICE_X2Y89          FDRE                                         r  risc16System_i/clk_div_by_10/inst/clk_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y89          FDRE (Prop_fdre_C_Q)         0.164     0.766 f  risc16System_i/clk_div_by_10/inst/clk_count_reg[0]/Q
                         net (fo=7, routed)           0.175     0.941    risc16System_i/clk_div_by_10/inst/clk_count_reg_n_0_[0]
    SLICE_X2Y89          LUT1 (Prop_lut1_I0_O)        0.045     0.986 r  risc16System_i/clk_div_by_10/inst/clk_count[0]_i_1/O
                         net (fo=1, routed)           0.000     0.986    risc16System_i/clk_div_by_10/inst/p_0_in[0]
    SLICE_X2Y89          FDRE                                         r  risc16System_i/clk_div_by_10/inst/clk_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_risc16System_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.828     0.828    risc16System_i/CLK_5MHz/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.394    -0.567 r  risc16System_i/CLK_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -0.027    risc16System_i/CLK_5MHz/inst/clk_out1_risc16System_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  risc16System_i/CLK_5MHz/inst/clkout1_buf/O
                         net (fo=10, routed)          0.873     0.875    risc16System_i/clk_div_by_10/inst/clk
    SLICE_X2Y89          FDRE                                         r  risc16System_i/clk_div_by_10/inst/clk_count_reg[0]/C
                         clock pessimism             -0.273     0.602    
    SLICE_X2Y89          FDRE (Hold_fdre_C_D)         0.120     0.722    risc16System_i/clk_div_by_10/inst/clk_count_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.722    
                         arrival time                           0.986    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 risc16System_i/clk_div_by_10/inst/clk_count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_risc16System_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            risc16System_i/clk_div_by_10/inst/clk_count_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_risc16System_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_risc16System_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_risc16System_clk_wiz_0_0 rise@0.000ns - clk_out1_risc16System_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.393%)  route 0.175ns (45.607%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.876ns
    Source Clock Delay      (SCD):    0.603ns
    Clock Pessimism Removal (CPR):    0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_risc16System_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.558     0.558    risc16System_i/CLK_5MHz/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.077    -0.519 r  risc16System_i/CLK_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -0.024    risc16System_i/CLK_5MHz/inst/clk_out1_risc16System_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  risc16System_i/CLK_5MHz/inst/clkout1_buf/O
                         net (fo=10, routed)          0.601     0.603    risc16System_i/clk_div_by_10/inst/clk
    SLICE_X2Y91          FDRE                                         r  risc16System_i/clk_div_by_10/inst/clk_count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y91          FDRE (Prop_fdre_C_Q)         0.164     0.767 r  risc16System_i/clk_div_by_10/inst/clk_count_reg[6]/Q
                         net (fo=4, routed)           0.175     0.942    risc16System_i/clk_div_by_10/inst/clk_count_reg_n_0_[6]
    SLICE_X2Y91          LUT2 (Prop_lut2_I1_O)        0.045     0.987 r  risc16System_i/clk_div_by_10/inst/clk_count[6]_i_1/O
                         net (fo=1, routed)           0.000     0.987    risc16System_i/clk_div_by_10/inst/p_0_in[6]
    SLICE_X2Y91          FDRE                                         r  risc16System_i/clk_div_by_10/inst/clk_count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_risc16System_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.828     0.828    risc16System_i/CLK_5MHz/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.394    -0.567 r  risc16System_i/CLK_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -0.027    risc16System_i/CLK_5MHz/inst/clk_out1_risc16System_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  risc16System_i/CLK_5MHz/inst/clkout1_buf/O
                         net (fo=10, routed)          0.874     0.876    risc16System_i/clk_div_by_10/inst/clk
    SLICE_X2Y91          FDRE                                         r  risc16System_i/clk_div_by_10/inst/clk_count_reg[6]/C
                         clock pessimism             -0.273     0.603    
    SLICE_X2Y91          FDRE (Hold_fdre_C_D)         0.120     0.723    risc16System_i/clk_div_by_10/inst/clk_count_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.723    
                         arrival time                           0.987    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.284ns  (arrival time - required time)
  Source:                 risc16System_i/clk_div_by_10/inst/clk_count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_risc16System_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            risc16System_i/clk_div_by_10/inst/clk_count_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_risc16System_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_risc16System_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_risc16System_clk_wiz_0_0 rise@0.000ns - clk_out1_risc16System_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.415ns  (logic 0.249ns (60.006%)  route 0.166ns (39.994%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.876ns
    Source Clock Delay      (SCD):    0.603ns
    Clock Pessimism Removal (CPR):    0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_risc16System_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.558     0.558    risc16System_i/CLK_5MHz/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.077    -0.519 r  risc16System_i/CLK_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -0.024    risc16System_i/CLK_5MHz/inst/clk_out1_risc16System_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  risc16System_i/CLK_5MHz/inst/clkout1_buf/O
                         net (fo=10, routed)          0.601     0.603    risc16System_i/clk_div_by_10/inst/clk
    SLICE_X2Y91          FDRE                                         r  risc16System_i/clk_div_by_10/inst/clk_count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y91          FDRE (Prop_fdre_C_Q)         0.148     0.751 r  risc16System_i/clk_div_by_10/inst/clk_count_reg[7]/Q
                         net (fo=3, routed)           0.166     0.917    risc16System_i/clk_div_by_10/inst/clk_count_reg_n_0_[7]
    SLICE_X2Y91          LUT5 (Prop_lut5_I0_O)        0.101     1.018 r  risc16System_i/clk_div_by_10/inst/clk_count[9]_i_1/O
                         net (fo=1, routed)           0.000     1.018    risc16System_i/clk_div_by_10/inst/p_0_in[9]
    SLICE_X2Y91          FDRE                                         r  risc16System_i/clk_div_by_10/inst/clk_count_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_risc16System_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.828     0.828    risc16System_i/CLK_5MHz/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.394    -0.567 r  risc16System_i/CLK_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -0.027    risc16System_i/CLK_5MHz/inst/clk_out1_risc16System_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  risc16System_i/CLK_5MHz/inst/clkout1_buf/O
                         net (fo=10, routed)          0.874     0.876    risc16System_i/clk_div_by_10/inst/clk
    SLICE_X2Y91          FDRE                                         r  risc16System_i/clk_div_by_10/inst/clk_count_reg[9]/C
                         clock pessimism             -0.273     0.603    
    SLICE_X2Y91          FDRE (Hold_fdre_C_D)         0.131     0.734    risc16System_i/clk_div_by_10/inst/clk_count_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.734    
                         arrival time                           1.018    
  -------------------------------------------------------------------
                         slack                                  0.284    

Slack (MET) :             0.291ns  (arrival time - required time)
  Source:                 risc16System_i/clk_div_by_10/inst/clk_count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_risc16System_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            risc16System_i/clk_div_by_10/inst/clk_count_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_risc16System_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_risc16System_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_risc16System_clk_wiz_0_0 rise@0.000ns - clk_out1_risc16System_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.412ns  (logic 0.246ns (59.715%)  route 0.166ns (40.285%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.876ns
    Source Clock Delay      (SCD):    0.603ns
    Clock Pessimism Removal (CPR):    0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_risc16System_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.558     0.558    risc16System_i/CLK_5MHz/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.077    -0.519 r  risc16System_i/CLK_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -0.024    risc16System_i/CLK_5MHz/inst/clk_out1_risc16System_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  risc16System_i/CLK_5MHz/inst/clkout1_buf/O
                         net (fo=10, routed)          0.601     0.603    risc16System_i/clk_div_by_10/inst/clk
    SLICE_X2Y91          FDRE                                         r  risc16System_i/clk_div_by_10/inst/clk_count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y91          FDRE (Prop_fdre_C_Q)         0.148     0.751 r  risc16System_i/clk_div_by_10/inst/clk_count_reg[7]/Q
                         net (fo=3, routed)           0.166     0.917    risc16System_i/clk_div_by_10/inst/clk_count_reg_n_0_[7]
    SLICE_X2Y91          LUT4 (Prop_lut4_I2_O)        0.098     1.015 r  risc16System_i/clk_div_by_10/inst/clk_count[8]_i_1/O
                         net (fo=1, routed)           0.000     1.015    risc16System_i/clk_div_by_10/inst/p_0_in[8]
    SLICE_X2Y91          FDRE                                         r  risc16System_i/clk_div_by_10/inst/clk_count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_risc16System_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.828     0.828    risc16System_i/CLK_5MHz/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.394    -0.567 r  risc16System_i/CLK_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -0.027    risc16System_i/CLK_5MHz/inst/clk_out1_risc16System_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  risc16System_i/CLK_5MHz/inst/clkout1_buf/O
                         net (fo=10, routed)          0.874     0.876    risc16System_i/clk_div_by_10/inst/clk
    SLICE_X2Y91          FDRE                                         r  risc16System_i/clk_div_by_10/inst/clk_count_reg[8]/C
                         clock pessimism             -0.273     0.603    
    SLICE_X2Y91          FDRE (Hold_fdre_C_D)         0.121     0.724    risc16System_i/clk_div_by_10/inst/clk_count_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.724    
                         arrival time                           1.015    
  -------------------------------------------------------------------
                         slack                                  0.291    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_risc16System_clk_wiz_0_0
Waveform(ns):       { 0.000 100.000 }
Period(ns):         200.000
Sources:            { risc16System_i/CLK_5MHz/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         200.000     197.845    BUFGCTRL_X0Y1    risc16System_i/CLK_5MHz/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         200.000     198.751    MMCME2_ADV_X0Y1  risc16System_i/CLK_5MHz/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X2Y89      risc16System_i/clk_div_by_10/inst/clk_count_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X2Y90      risc16System_i/clk_div_by_10/inst/clk_count_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X2Y90      risc16System_i/clk_div_by_10/inst/clk_count_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X2Y90      risc16System_i/clk_div_by_10/inst/clk_count_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X2Y90      risc16System_i/clk_div_by_10/inst/clk_count_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X2Y90      risc16System_i/clk_div_by_10/inst/clk_count_reg[5]/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X2Y91      risc16System_i/clk_div_by_10/inst/clk_count_reg[6]/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X2Y91      risc16System_i/clk_div_by_10/inst/clk_count_reg[7]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       200.000     13.360     MMCME2_ADV_X0Y1  risc16System_i/CLK_5MHz/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X2Y89      risc16System_i/clk_div_by_10/inst/clk_count_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X2Y89      risc16System_i/clk_div_by_10/inst/clk_count_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X2Y90      risc16System_i/clk_div_by_10/inst/clk_count_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X2Y90      risc16System_i/clk_div_by_10/inst/clk_count_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X2Y90      risc16System_i/clk_div_by_10/inst/clk_count_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X2Y90      risc16System_i/clk_div_by_10/inst/clk_count_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X2Y90      risc16System_i/clk_div_by_10/inst/clk_count_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X2Y90      risc16System_i/clk_div_by_10/inst/clk_count_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X2Y90      risc16System_i/clk_div_by_10/inst/clk_count_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X2Y90      risc16System_i/clk_div_by_10/inst/clk_count_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X2Y90      risc16System_i/clk_div_by_10/inst/clk_count_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X2Y90      risc16System_i/clk_div_by_10/inst/clk_count_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X2Y90      risc16System_i/clk_div_by_10/inst/clk_count_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X2Y90      risc16System_i/clk_div_by_10/inst/clk_count_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X2Y90      risc16System_i/clk_div_by_10/inst/clk_count_reg[5]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X2Y91      risc16System_i/clk_div_by_10/inst/clk_count_reg[6]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X2Y91      risc16System_i/clk_div_by_10/inst/clk_count_reg[6]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X2Y91      risc16System_i/clk_div_by_10/inst/clk_count_reg[7]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X2Y91      risc16System_i/clk_div_by_10/inst/clk_count_reg[7]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X2Y91      risc16System_i/clk_div_by_10/inst/clk_count_reg[8]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_risc16System_clk_wiz_0_0
  To Clock:  clkfbout_risc16System_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       47.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_risc16System_clk_wiz_0_0
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { risc16System_i/CLK_5MHz/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         50.000      47.845     BUFGCTRL_X0Y2    risc16System_i/CLK_5MHz/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X0Y1  risc16System_i/CLK_5MHz/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X0Y1  risc16System_i/CLK_5MHz/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X0Y1  risc16System_i/CLK_5MHz/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X0Y1  risc16System_i/CLK_5MHz/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  risc16System_i/VGA_25MHz_CLK/inst/clk_in1
  To Clock:  risc16System_i/VGA_25MHz_CLK/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         risc16System_i/VGA_25MHz_CLK/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { risc16System_i/VGA_25MHz_CLK/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  risc16System_i/VGA_25MHz_CLK/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  risc16System_i/VGA_25MHz_CLK/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  risc16System_i/VGA_25MHz_CLK/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  risc16System_i/VGA_25MHz_CLK/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  risc16System_i/VGA_25MHz_CLK/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  risc16System_i/VGA_25MHz_CLK/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_risc16System_clk_wiz_0_1
  To Clock:  clk_out1_risc16System_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       34.911ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.180ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             34.911ns  (required time - arrival time)
  Source:                 risc16System_i/vga_0/inst/hcount_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_risc16System_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            risc16System_i/vga_0/inst/vcount_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_risc16System_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_risc16System_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_risc16System_clk_wiz_0_1 rise@40.000ns - clk_out1_risc16System_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.540ns  (logic 0.890ns (19.605%)  route 3.650ns (80.395%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.602ns = ( 41.602 - 40.000 ) 
    Source Clock Delay      (SCD):    1.718ns
    Clock Pessimism Removal (CPR):    0.093ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_risc16System_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.809     1.809    risc16System_i/VGA_25MHz_CLK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  risc16System_i/VGA_25MHz_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    risc16System_i/VGA_25MHz_CLK/inst/clk_out1_risc16System_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  risc16System_i/VGA_25MHz_CLK/inst/clkout1_buf/O
                         net (fo=20, routed)          1.716     1.718    risc16System_i/vga_0/inst/clk
    SLICE_X88Y140        FDRE                                         r  risc16System_i/vga_0/inst/hcount_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y140        FDRE (Prop_fdre_C_Q)         0.518     2.236 r  risc16System_i/vga_0/inst/hcount_reg[3]/Q
                         net (fo=6, routed)           1.550     3.786    risc16System_i/vga_0/inst/hcount_reg__0[3]
    SLICE_X88Y140        LUT5 (Prop_lut5_I1_O)        0.124     3.910 r  risc16System_i/vga_0/inst/hcount[9]_i_3/O
                         net (fo=5, routed)           0.795     4.704    risc16System_i/vga_0/inst/hcount[9]_i_3_n_0
    SLICE_X88Y141        LUT6 (Prop_lut6_I0_O)        0.124     4.828 r  risc16System_i/vga_0/inst/hcount[9]_i_1/O
                         net (fo=21, routed)          0.659     5.488    risc16System_i/vga_0/inst/hcount_ov
    SLICE_X87Y143        LUT6 (Prop_lut6_I0_O)        0.124     5.612 r  risc16System_i/vga_0/inst/vcount[9]_i_1/O
                         net (fo=9, routed)           0.646     6.258    risc16System_i/vga_0/inst/vcount
    SLICE_X86Y143        FDRE                                         r  risc16System_i/vga_0/inst/vcount_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_risc16System_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.683    41.683    risc16System_i/VGA_25MHz_CLK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.989 r  risc16System_i/VGA_25MHz_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.912    risc16System_i/VGA_25MHz_CLK/inst/clk_out1_risc16System_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.003 r  risc16System_i/VGA_25MHz_CLK/inst/clkout1_buf/O
                         net (fo=20, routed)          1.599    41.602    risc16System_i/vga_0/inst/clk
    SLICE_X86Y143        FDRE                                         r  risc16System_i/vga_0/inst/vcount_reg[5]/C
                         clock pessimism              0.093    41.695    
                         clock uncertainty           -0.098    41.597    
    SLICE_X86Y143        FDRE (Setup_fdre_C_R)       -0.429    41.168    risc16System_i/vga_0/inst/vcount_reg[5]
  -------------------------------------------------------------------
                         required time                         41.168    
                         arrival time                          -6.258    
  -------------------------------------------------------------------
                         slack                                 34.911    

Slack (MET) :             34.911ns  (required time - arrival time)
  Source:                 risc16System_i/vga_0/inst/hcount_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_risc16System_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            risc16System_i/vga_0/inst/vcount_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_risc16System_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_risc16System_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_risc16System_clk_wiz_0_1 rise@40.000ns - clk_out1_risc16System_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.540ns  (logic 0.890ns (19.605%)  route 3.650ns (80.395%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.602ns = ( 41.602 - 40.000 ) 
    Source Clock Delay      (SCD):    1.718ns
    Clock Pessimism Removal (CPR):    0.093ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_risc16System_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.809     1.809    risc16System_i/VGA_25MHz_CLK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  risc16System_i/VGA_25MHz_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    risc16System_i/VGA_25MHz_CLK/inst/clk_out1_risc16System_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  risc16System_i/VGA_25MHz_CLK/inst/clkout1_buf/O
                         net (fo=20, routed)          1.716     1.718    risc16System_i/vga_0/inst/clk
    SLICE_X88Y140        FDRE                                         r  risc16System_i/vga_0/inst/hcount_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y140        FDRE (Prop_fdre_C_Q)         0.518     2.236 r  risc16System_i/vga_0/inst/hcount_reg[3]/Q
                         net (fo=6, routed)           1.550     3.786    risc16System_i/vga_0/inst/hcount_reg__0[3]
    SLICE_X88Y140        LUT5 (Prop_lut5_I1_O)        0.124     3.910 r  risc16System_i/vga_0/inst/hcount[9]_i_3/O
                         net (fo=5, routed)           0.795     4.704    risc16System_i/vga_0/inst/hcount[9]_i_3_n_0
    SLICE_X88Y141        LUT6 (Prop_lut6_I0_O)        0.124     4.828 r  risc16System_i/vga_0/inst/hcount[9]_i_1/O
                         net (fo=21, routed)          0.659     5.488    risc16System_i/vga_0/inst/hcount_ov
    SLICE_X87Y143        LUT6 (Prop_lut6_I0_O)        0.124     5.612 r  risc16System_i/vga_0/inst/vcount[9]_i_1/O
                         net (fo=9, routed)           0.646     6.258    risc16System_i/vga_0/inst/vcount
    SLICE_X86Y143        FDRE                                         r  risc16System_i/vga_0/inst/vcount_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_risc16System_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.683    41.683    risc16System_i/VGA_25MHz_CLK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.989 r  risc16System_i/VGA_25MHz_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.912    risc16System_i/VGA_25MHz_CLK/inst/clk_out1_risc16System_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.003 r  risc16System_i/VGA_25MHz_CLK/inst/clkout1_buf/O
                         net (fo=20, routed)          1.599    41.602    risc16System_i/vga_0/inst/clk
    SLICE_X86Y143        FDRE                                         r  risc16System_i/vga_0/inst/vcount_reg[6]/C
                         clock pessimism              0.093    41.695    
                         clock uncertainty           -0.098    41.597    
    SLICE_X86Y143        FDRE (Setup_fdre_C_R)       -0.429    41.168    risc16System_i/vga_0/inst/vcount_reg[6]
  -------------------------------------------------------------------
                         required time                         41.168    
                         arrival time                          -6.258    
  -------------------------------------------------------------------
                         slack                                 34.911    

Slack (MET) :             34.911ns  (required time - arrival time)
  Source:                 risc16System_i/vga_0/inst/hcount_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_risc16System_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            risc16System_i/vga_0/inst/vcount_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_risc16System_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_risc16System_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_risc16System_clk_wiz_0_1 rise@40.000ns - clk_out1_risc16System_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.540ns  (logic 0.890ns (19.605%)  route 3.650ns (80.395%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.602ns = ( 41.602 - 40.000 ) 
    Source Clock Delay      (SCD):    1.718ns
    Clock Pessimism Removal (CPR):    0.093ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_risc16System_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.809     1.809    risc16System_i/VGA_25MHz_CLK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  risc16System_i/VGA_25MHz_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    risc16System_i/VGA_25MHz_CLK/inst/clk_out1_risc16System_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  risc16System_i/VGA_25MHz_CLK/inst/clkout1_buf/O
                         net (fo=20, routed)          1.716     1.718    risc16System_i/vga_0/inst/clk
    SLICE_X88Y140        FDRE                                         r  risc16System_i/vga_0/inst/hcount_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y140        FDRE (Prop_fdre_C_Q)         0.518     2.236 r  risc16System_i/vga_0/inst/hcount_reg[3]/Q
                         net (fo=6, routed)           1.550     3.786    risc16System_i/vga_0/inst/hcount_reg__0[3]
    SLICE_X88Y140        LUT5 (Prop_lut5_I1_O)        0.124     3.910 r  risc16System_i/vga_0/inst/hcount[9]_i_3/O
                         net (fo=5, routed)           0.795     4.704    risc16System_i/vga_0/inst/hcount[9]_i_3_n_0
    SLICE_X88Y141        LUT6 (Prop_lut6_I0_O)        0.124     4.828 r  risc16System_i/vga_0/inst/hcount[9]_i_1/O
                         net (fo=21, routed)          0.659     5.488    risc16System_i/vga_0/inst/hcount_ov
    SLICE_X87Y143        LUT6 (Prop_lut6_I0_O)        0.124     5.612 r  risc16System_i/vga_0/inst/vcount[9]_i_1/O
                         net (fo=9, routed)           0.646     6.258    risc16System_i/vga_0/inst/vcount
    SLICE_X86Y143        FDRE                                         r  risc16System_i/vga_0/inst/vcount_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_risc16System_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.683    41.683    risc16System_i/VGA_25MHz_CLK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.989 r  risc16System_i/VGA_25MHz_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.912    risc16System_i/VGA_25MHz_CLK/inst/clk_out1_risc16System_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.003 r  risc16System_i/VGA_25MHz_CLK/inst/clkout1_buf/O
                         net (fo=20, routed)          1.599    41.602    risc16System_i/vga_0/inst/clk
    SLICE_X86Y143        FDRE                                         r  risc16System_i/vga_0/inst/vcount_reg[7]/C
                         clock pessimism              0.093    41.695    
                         clock uncertainty           -0.098    41.597    
    SLICE_X86Y143        FDRE (Setup_fdre_C_R)       -0.429    41.168    risc16System_i/vga_0/inst/vcount_reg[7]
  -------------------------------------------------------------------
                         required time                         41.168    
                         arrival time                          -6.258    
  -------------------------------------------------------------------
                         slack                                 34.911    

Slack (MET) :             34.911ns  (required time - arrival time)
  Source:                 risc16System_i/vga_0/inst/hcount_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_risc16System_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            risc16System_i/vga_0/inst/vcount_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_risc16System_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_risc16System_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_risc16System_clk_wiz_0_1 rise@40.000ns - clk_out1_risc16System_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.540ns  (logic 0.890ns (19.605%)  route 3.650ns (80.395%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.602ns = ( 41.602 - 40.000 ) 
    Source Clock Delay      (SCD):    1.718ns
    Clock Pessimism Removal (CPR):    0.093ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_risc16System_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.809     1.809    risc16System_i/VGA_25MHz_CLK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  risc16System_i/VGA_25MHz_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    risc16System_i/VGA_25MHz_CLK/inst/clk_out1_risc16System_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  risc16System_i/VGA_25MHz_CLK/inst/clkout1_buf/O
                         net (fo=20, routed)          1.716     1.718    risc16System_i/vga_0/inst/clk
    SLICE_X88Y140        FDRE                                         r  risc16System_i/vga_0/inst/hcount_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y140        FDRE (Prop_fdre_C_Q)         0.518     2.236 r  risc16System_i/vga_0/inst/hcount_reg[3]/Q
                         net (fo=6, routed)           1.550     3.786    risc16System_i/vga_0/inst/hcount_reg__0[3]
    SLICE_X88Y140        LUT5 (Prop_lut5_I1_O)        0.124     3.910 r  risc16System_i/vga_0/inst/hcount[9]_i_3/O
                         net (fo=5, routed)           0.795     4.704    risc16System_i/vga_0/inst/hcount[9]_i_3_n_0
    SLICE_X88Y141        LUT6 (Prop_lut6_I0_O)        0.124     4.828 r  risc16System_i/vga_0/inst/hcount[9]_i_1/O
                         net (fo=21, routed)          0.659     5.488    risc16System_i/vga_0/inst/hcount_ov
    SLICE_X87Y143        LUT6 (Prop_lut6_I0_O)        0.124     5.612 r  risc16System_i/vga_0/inst/vcount[9]_i_1/O
                         net (fo=9, routed)           0.646     6.258    risc16System_i/vga_0/inst/vcount
    SLICE_X86Y143        FDRE                                         r  risc16System_i/vga_0/inst/vcount_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_risc16System_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.683    41.683    risc16System_i/VGA_25MHz_CLK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.989 r  risc16System_i/VGA_25MHz_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.912    risc16System_i/VGA_25MHz_CLK/inst/clk_out1_risc16System_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.003 r  risc16System_i/VGA_25MHz_CLK/inst/clkout1_buf/O
                         net (fo=20, routed)          1.599    41.602    risc16System_i/vga_0/inst/clk
    SLICE_X86Y143        FDRE                                         r  risc16System_i/vga_0/inst/vcount_reg[8]/C
                         clock pessimism              0.093    41.695    
                         clock uncertainty           -0.098    41.597    
    SLICE_X86Y143        FDRE (Setup_fdre_C_R)       -0.429    41.168    risc16System_i/vga_0/inst/vcount_reg[8]
  -------------------------------------------------------------------
                         required time                         41.168    
                         arrival time                          -6.258    
  -------------------------------------------------------------------
                         slack                                 34.911    

Slack (MET) :             34.911ns  (required time - arrival time)
  Source:                 risc16System_i/vga_0/inst/hcount_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_risc16System_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            risc16System_i/vga_0/inst/vcount_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_risc16System_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_risc16System_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_risc16System_clk_wiz_0_1 rise@40.000ns - clk_out1_risc16System_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.540ns  (logic 0.890ns (19.605%)  route 3.650ns (80.395%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.602ns = ( 41.602 - 40.000 ) 
    Source Clock Delay      (SCD):    1.718ns
    Clock Pessimism Removal (CPR):    0.093ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_risc16System_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.809     1.809    risc16System_i/VGA_25MHz_CLK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  risc16System_i/VGA_25MHz_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    risc16System_i/VGA_25MHz_CLK/inst/clk_out1_risc16System_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  risc16System_i/VGA_25MHz_CLK/inst/clkout1_buf/O
                         net (fo=20, routed)          1.716     1.718    risc16System_i/vga_0/inst/clk
    SLICE_X88Y140        FDRE                                         r  risc16System_i/vga_0/inst/hcount_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y140        FDRE (Prop_fdre_C_Q)         0.518     2.236 r  risc16System_i/vga_0/inst/hcount_reg[3]/Q
                         net (fo=6, routed)           1.550     3.786    risc16System_i/vga_0/inst/hcount_reg__0[3]
    SLICE_X88Y140        LUT5 (Prop_lut5_I1_O)        0.124     3.910 r  risc16System_i/vga_0/inst/hcount[9]_i_3/O
                         net (fo=5, routed)           0.795     4.704    risc16System_i/vga_0/inst/hcount[9]_i_3_n_0
    SLICE_X88Y141        LUT6 (Prop_lut6_I0_O)        0.124     4.828 r  risc16System_i/vga_0/inst/hcount[9]_i_1/O
                         net (fo=21, routed)          0.659     5.488    risc16System_i/vga_0/inst/hcount_ov
    SLICE_X87Y143        LUT6 (Prop_lut6_I0_O)        0.124     5.612 r  risc16System_i/vga_0/inst/vcount[9]_i_1/O
                         net (fo=9, routed)           0.646     6.258    risc16System_i/vga_0/inst/vcount
    SLICE_X86Y143        FDRE                                         r  risc16System_i/vga_0/inst/vcount_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_risc16System_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.683    41.683    risc16System_i/VGA_25MHz_CLK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.989 r  risc16System_i/VGA_25MHz_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.912    risc16System_i/VGA_25MHz_CLK/inst/clk_out1_risc16System_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.003 r  risc16System_i/VGA_25MHz_CLK/inst/clkout1_buf/O
                         net (fo=20, routed)          1.599    41.602    risc16System_i/vga_0/inst/clk
    SLICE_X86Y143        FDRE                                         r  risc16System_i/vga_0/inst/vcount_reg[9]/C
                         clock pessimism              0.093    41.695    
                         clock uncertainty           -0.098    41.597    
    SLICE_X86Y143        FDRE (Setup_fdre_C_R)       -0.429    41.168    risc16System_i/vga_0/inst/vcount_reg[9]
  -------------------------------------------------------------------
                         required time                         41.168    
                         arrival time                          -6.258    
  -------------------------------------------------------------------
                         slack                                 34.911    

Slack (MET) :             35.048ns  (required time - arrival time)
  Source:                 risc16System_i/vga_0/inst/hcount_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_risc16System_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            risc16System_i/vga_0/inst/vcount_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_risc16System_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_risc16System_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_risc16System_clk_wiz_0_1 rise@40.000ns - clk_out1_risc16System_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.401ns  (logic 0.890ns (20.222%)  route 3.511ns (79.778%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.601ns = ( 41.601 - 40.000 ) 
    Source Clock Delay      (SCD):    1.718ns
    Clock Pessimism Removal (CPR):    0.093ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_risc16System_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.809     1.809    risc16System_i/VGA_25MHz_CLK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  risc16System_i/VGA_25MHz_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    risc16System_i/VGA_25MHz_CLK/inst/clk_out1_risc16System_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  risc16System_i/VGA_25MHz_CLK/inst/clkout1_buf/O
                         net (fo=20, routed)          1.716     1.718    risc16System_i/vga_0/inst/clk
    SLICE_X88Y140        FDRE                                         r  risc16System_i/vga_0/inst/hcount_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y140        FDRE (Prop_fdre_C_Q)         0.518     2.236 r  risc16System_i/vga_0/inst/hcount_reg[3]/Q
                         net (fo=6, routed)           1.550     3.786    risc16System_i/vga_0/inst/hcount_reg__0[3]
    SLICE_X88Y140        LUT5 (Prop_lut5_I1_O)        0.124     3.910 r  risc16System_i/vga_0/inst/hcount[9]_i_3/O
                         net (fo=5, routed)           0.795     4.704    risc16System_i/vga_0/inst/hcount[9]_i_3_n_0
    SLICE_X88Y141        LUT6 (Prop_lut6_I0_O)        0.124     4.828 r  risc16System_i/vga_0/inst/hcount[9]_i_1/O
                         net (fo=21, routed)          0.659     5.488    risc16System_i/vga_0/inst/hcount_ov
    SLICE_X87Y143        LUT6 (Prop_lut6_I0_O)        0.124     5.612 r  risc16System_i/vga_0/inst/vcount[9]_i_1/O
                         net (fo=9, routed)           0.507     6.119    risc16System_i/vga_0/inst/vcount
    SLICE_X86Y142        FDRE                                         r  risc16System_i/vga_0/inst/vcount_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_risc16System_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.683    41.683    risc16System_i/VGA_25MHz_CLK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.989 r  risc16System_i/VGA_25MHz_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.912    risc16System_i/VGA_25MHz_CLK/inst/clk_out1_risc16System_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.003 r  risc16System_i/VGA_25MHz_CLK/inst/clkout1_buf/O
                         net (fo=20, routed)          1.598    41.601    risc16System_i/vga_0/inst/clk
    SLICE_X86Y142        FDRE                                         r  risc16System_i/vga_0/inst/vcount_reg[4]/C
                         clock pessimism              0.093    41.694    
                         clock uncertainty           -0.098    41.596    
    SLICE_X86Y142        FDRE (Setup_fdre_C_R)       -0.429    41.167    risc16System_i/vga_0/inst/vcount_reg[4]
  -------------------------------------------------------------------
                         required time                         41.167    
                         arrival time                          -6.119    
  -------------------------------------------------------------------
                         slack                                 35.048    

Slack (MET) :             35.193ns  (required time - arrival time)
  Source:                 risc16System_i/vga_0/inst/hcount_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_risc16System_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            risc16System_i/vga_0/inst/vcount_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_risc16System_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_risc16System_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_risc16System_clk_wiz_0_1 rise@40.000ns - clk_out1_risc16System_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.258ns  (logic 0.890ns (20.904%)  route 3.368ns (79.096%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.602ns = ( 41.602 - 40.000 ) 
    Source Clock Delay      (SCD):    1.718ns
    Clock Pessimism Removal (CPR):    0.093ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_risc16System_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.809     1.809    risc16System_i/VGA_25MHz_CLK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  risc16System_i/VGA_25MHz_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    risc16System_i/VGA_25MHz_CLK/inst/clk_out1_risc16System_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  risc16System_i/VGA_25MHz_CLK/inst/clkout1_buf/O
                         net (fo=20, routed)          1.716     1.718    risc16System_i/vga_0/inst/clk
    SLICE_X88Y140        FDRE                                         r  risc16System_i/vga_0/inst/hcount_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y140        FDRE (Prop_fdre_C_Q)         0.518     2.236 r  risc16System_i/vga_0/inst/hcount_reg[3]/Q
                         net (fo=6, routed)           1.550     3.786    risc16System_i/vga_0/inst/hcount_reg__0[3]
    SLICE_X88Y140        LUT5 (Prop_lut5_I1_O)        0.124     3.910 r  risc16System_i/vga_0/inst/hcount[9]_i_3/O
                         net (fo=5, routed)           0.795     4.704    risc16System_i/vga_0/inst/hcount[9]_i_3_n_0
    SLICE_X88Y141        LUT6 (Prop_lut6_I0_O)        0.124     4.828 r  risc16System_i/vga_0/inst/hcount[9]_i_1/O
                         net (fo=21, routed)          0.659     5.488    risc16System_i/vga_0/inst/hcount_ov
    SLICE_X87Y143        LUT6 (Prop_lut6_I0_O)        0.124     5.612 r  risc16System_i/vga_0/inst/vcount[9]_i_1/O
                         net (fo=9, routed)           0.364     5.976    risc16System_i/vga_0/inst/vcount
    SLICE_X86Y144        FDRE                                         r  risc16System_i/vga_0/inst/vcount_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_risc16System_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.683    41.683    risc16System_i/VGA_25MHz_CLK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.989 r  risc16System_i/VGA_25MHz_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.912    risc16System_i/VGA_25MHz_CLK/inst/clk_out1_risc16System_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.003 r  risc16System_i/VGA_25MHz_CLK/inst/clkout1_buf/O
                         net (fo=20, routed)          1.599    41.602    risc16System_i/vga_0/inst/clk
    SLICE_X86Y144        FDRE                                         r  risc16System_i/vga_0/inst/vcount_reg[1]/C
                         clock pessimism              0.093    41.695    
                         clock uncertainty           -0.098    41.597    
    SLICE_X86Y144        FDRE (Setup_fdre_C_R)       -0.429    41.168    risc16System_i/vga_0/inst/vcount_reg[1]
  -------------------------------------------------------------------
                         required time                         41.168    
                         arrival time                          -5.976    
  -------------------------------------------------------------------
                         slack                                 35.193    

Slack (MET) :             35.193ns  (required time - arrival time)
  Source:                 risc16System_i/vga_0/inst/hcount_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_risc16System_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            risc16System_i/vga_0/inst/vcount_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_risc16System_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_risc16System_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_risc16System_clk_wiz_0_1 rise@40.000ns - clk_out1_risc16System_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.258ns  (logic 0.890ns (20.904%)  route 3.368ns (79.096%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.602ns = ( 41.602 - 40.000 ) 
    Source Clock Delay      (SCD):    1.718ns
    Clock Pessimism Removal (CPR):    0.093ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_risc16System_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.809     1.809    risc16System_i/VGA_25MHz_CLK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  risc16System_i/VGA_25MHz_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    risc16System_i/VGA_25MHz_CLK/inst/clk_out1_risc16System_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  risc16System_i/VGA_25MHz_CLK/inst/clkout1_buf/O
                         net (fo=20, routed)          1.716     1.718    risc16System_i/vga_0/inst/clk
    SLICE_X88Y140        FDRE                                         r  risc16System_i/vga_0/inst/hcount_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y140        FDRE (Prop_fdre_C_Q)         0.518     2.236 r  risc16System_i/vga_0/inst/hcount_reg[3]/Q
                         net (fo=6, routed)           1.550     3.786    risc16System_i/vga_0/inst/hcount_reg__0[3]
    SLICE_X88Y140        LUT5 (Prop_lut5_I1_O)        0.124     3.910 r  risc16System_i/vga_0/inst/hcount[9]_i_3/O
                         net (fo=5, routed)           0.795     4.704    risc16System_i/vga_0/inst/hcount[9]_i_3_n_0
    SLICE_X88Y141        LUT6 (Prop_lut6_I0_O)        0.124     4.828 r  risc16System_i/vga_0/inst/hcount[9]_i_1/O
                         net (fo=21, routed)          0.659     5.488    risc16System_i/vga_0/inst/hcount_ov
    SLICE_X87Y143        LUT6 (Prop_lut6_I0_O)        0.124     5.612 r  risc16System_i/vga_0/inst/vcount[9]_i_1/O
                         net (fo=9, routed)           0.364     5.976    risc16System_i/vga_0/inst/vcount
    SLICE_X86Y144        FDRE                                         r  risc16System_i/vga_0/inst/vcount_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_risc16System_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.683    41.683    risc16System_i/VGA_25MHz_CLK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.989 r  risc16System_i/VGA_25MHz_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.912    risc16System_i/VGA_25MHz_CLK/inst/clk_out1_risc16System_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.003 r  risc16System_i/VGA_25MHz_CLK/inst/clkout1_buf/O
                         net (fo=20, routed)          1.599    41.602    risc16System_i/vga_0/inst/clk
    SLICE_X86Y144        FDRE                                         r  risc16System_i/vga_0/inst/vcount_reg[2]/C
                         clock pessimism              0.093    41.695    
                         clock uncertainty           -0.098    41.597    
    SLICE_X86Y144        FDRE (Setup_fdre_C_R)       -0.429    41.168    risc16System_i/vga_0/inst/vcount_reg[2]
  -------------------------------------------------------------------
                         required time                         41.168    
                         arrival time                          -5.976    
  -------------------------------------------------------------------
                         slack                                 35.193    

Slack (MET) :             35.197ns  (required time - arrival time)
  Source:                 risc16System_i/vga_0/inst/hcount_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_risc16System_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            risc16System_i/vga_0/inst/vcount_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_risc16System_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_risc16System_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_risc16System_clk_wiz_0_1 rise@40.000ns - clk_out1_risc16System_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.253ns  (logic 0.890ns (20.925%)  route 3.363ns (79.075%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.602ns = ( 41.602 - 40.000 ) 
    Source Clock Delay      (SCD):    1.718ns
    Clock Pessimism Removal (CPR):    0.093ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_risc16System_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.809     1.809    risc16System_i/VGA_25MHz_CLK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  risc16System_i/VGA_25MHz_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    risc16System_i/VGA_25MHz_CLK/inst/clk_out1_risc16System_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  risc16System_i/VGA_25MHz_CLK/inst/clkout1_buf/O
                         net (fo=20, routed)          1.716     1.718    risc16System_i/vga_0/inst/clk
    SLICE_X88Y140        FDRE                                         r  risc16System_i/vga_0/inst/hcount_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y140        FDRE (Prop_fdre_C_Q)         0.518     2.236 r  risc16System_i/vga_0/inst/hcount_reg[3]/Q
                         net (fo=6, routed)           1.550     3.786    risc16System_i/vga_0/inst/hcount_reg__0[3]
    SLICE_X88Y140        LUT5 (Prop_lut5_I1_O)        0.124     3.910 r  risc16System_i/vga_0/inst/hcount[9]_i_3/O
                         net (fo=5, routed)           0.795     4.704    risc16System_i/vga_0/inst/hcount[9]_i_3_n_0
    SLICE_X88Y141        LUT6 (Prop_lut6_I0_O)        0.124     4.828 r  risc16System_i/vga_0/inst/hcount[9]_i_1/O
                         net (fo=21, routed)          0.659     5.488    risc16System_i/vga_0/inst/hcount_ov
    SLICE_X87Y143        LUT6 (Prop_lut6_I0_O)        0.124     5.612 r  risc16System_i/vga_0/inst/vcount[9]_i_1/O
                         net (fo=9, routed)           0.360     5.971    risc16System_i/vga_0/inst/vcount
    SLICE_X87Y144        FDRE                                         r  risc16System_i/vga_0/inst/vcount_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_risc16System_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.683    41.683    risc16System_i/VGA_25MHz_CLK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.989 r  risc16System_i/VGA_25MHz_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.912    risc16System_i/VGA_25MHz_CLK/inst/clk_out1_risc16System_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.003 r  risc16System_i/VGA_25MHz_CLK/inst/clkout1_buf/O
                         net (fo=20, routed)          1.599    41.602    risc16System_i/vga_0/inst/clk
    SLICE_X87Y144        FDRE                                         r  risc16System_i/vga_0/inst/vcount_reg[3]/C
                         clock pessimism              0.093    41.695    
                         clock uncertainty           -0.098    41.597    
    SLICE_X87Y144        FDRE (Setup_fdre_C_R)       -0.429    41.168    risc16System_i/vga_0/inst/vcount_reg[3]
  -------------------------------------------------------------------
                         required time                         41.168    
                         arrival time                          -5.971    
  -------------------------------------------------------------------
                         slack                                 35.197    

Slack (MET) :             35.432ns  (required time - arrival time)
  Source:                 risc16System_i/vga_0/inst/hcount_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_risc16System_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            risc16System_i/vga_0/inst/hcount_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_risc16System_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_risc16System_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_risc16System_clk_wiz_0_1 rise@40.000ns - clk_out1_risc16System_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.922ns  (logic 0.766ns (19.529%)  route 3.156ns (80.471%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.601ns = ( 41.601 - 40.000 ) 
    Source Clock Delay      (SCD):    1.718ns
    Clock Pessimism Removal (CPR):    0.093ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_risc16System_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.809     1.809    risc16System_i/VGA_25MHz_CLK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  risc16System_i/VGA_25MHz_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    risc16System_i/VGA_25MHz_CLK/inst/clk_out1_risc16System_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  risc16System_i/VGA_25MHz_CLK/inst/clkout1_buf/O
                         net (fo=20, routed)          1.716     1.718    risc16System_i/vga_0/inst/clk
    SLICE_X88Y140        FDRE                                         r  risc16System_i/vga_0/inst/hcount_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y140        FDRE (Prop_fdre_C_Q)         0.518     2.236 r  risc16System_i/vga_0/inst/hcount_reg[3]/Q
                         net (fo=6, routed)           1.550     3.786    risc16System_i/vga_0/inst/hcount_reg__0[3]
    SLICE_X88Y140        LUT5 (Prop_lut5_I1_O)        0.124     3.910 r  risc16System_i/vga_0/inst/hcount[9]_i_3/O
                         net (fo=5, routed)           0.795     4.704    risc16System_i/vga_0/inst/hcount[9]_i_3_n_0
    SLICE_X88Y141        LUT6 (Prop_lut6_I0_O)        0.124     4.828 r  risc16System_i/vga_0/inst/hcount[9]_i_1/O
                         net (fo=21, routed)          0.812     5.640    risc16System_i/vga_0/inst/hcount_ov
    SLICE_X88Y141        FDRE                                         r  risc16System_i/vga_0/inst/hcount_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_risc16System_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.683    41.683    risc16System_i/VGA_25MHz_CLK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.989 r  risc16System_i/VGA_25MHz_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.912    risc16System_i/VGA_25MHz_CLK/inst/clk_out1_risc16System_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.003 r  risc16System_i/VGA_25MHz_CLK/inst/clkout1_buf/O
                         net (fo=20, routed)          1.598    41.601    risc16System_i/vga_0/inst/clk
    SLICE_X88Y141        FDRE                                         r  risc16System_i/vga_0/inst/hcount_reg[9]/C
                         clock pessimism              0.093    41.694    
                         clock uncertainty           -0.098    41.596    
    SLICE_X88Y141        FDRE (Setup_fdre_C_R)       -0.524    41.072    risc16System_i/vga_0/inst/hcount_reg[9]
  -------------------------------------------------------------------
                         required time                         41.072    
                         arrival time                          -5.640    
  -------------------------------------------------------------------
                         slack                                 35.432    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 risc16System_i/vga_0/inst/hcount_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_risc16System_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            risc16System_i/vga_0/inst/hcount_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_risc16System_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_risc16System_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_risc16System_clk_wiz_0_1 rise@0.000ns - clk_out1_risc16System_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.189ns (58.056%)  route 0.137ns (41.944%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.875ns
    Source Clock Delay      (SCD):    0.604ns
    Clock Pessimism Removal (CPR):    0.259ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_risc16System_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.624     0.624    risc16System_i/VGA_25MHz_CLK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  risc16System_i/VGA_25MHz_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    risc16System_i/VGA_25MHz_CLK/inst/clk_out1_risc16System_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  risc16System_i/VGA_25MHz_CLK/inst/clkout1_buf/O
                         net (fo=20, routed)          0.602     0.604    risc16System_i/vga_0/inst/clk
    SLICE_X89Y140        FDRE                                         r  risc16System_i/vga_0/inst/hcount_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y140        FDRE (Prop_fdre_C_Q)         0.141     0.745 r  risc16System_i/vga_0/inst/hcount_reg[1]/Q
                         net (fo=8, routed)           0.137     0.881    risc16System_i/vga_0/inst/hcount_reg__0[1]
    SLICE_X88Y140        LUT5 (Prop_lut5_I3_O)        0.048     0.929 r  risc16System_i/vga_0/inst/hcount[4]_i_1/O
                         net (fo=1, routed)           0.000     0.929    risc16System_i/vga_0/inst/p_0_in[4]
    SLICE_X88Y140        FDRE                                         r  risc16System_i/vga_0/inst/hcount_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_risc16System_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.898     0.898    risc16System_i/VGA_25MHz_CLK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  risc16System_i/VGA_25MHz_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    risc16System_i/VGA_25MHz_CLK/inst/clk_out1_risc16System_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  risc16System_i/VGA_25MHz_CLK/inst/clkout1_buf/O
                         net (fo=20, routed)          0.873     0.875    risc16System_i/vga_0/inst/clk
    SLICE_X88Y140        FDRE                                         r  risc16System_i/vga_0/inst/hcount_reg[4]/C
                         clock pessimism             -0.259     0.617    
    SLICE_X88Y140        FDRE (Hold_fdre_C_D)         0.133     0.750    risc16System_i/vga_0/inst/hcount_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.750    
                         arrival time                           0.929    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 risc16System_i/vga_0/inst/vcount_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_risc16System_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            risc16System_i/vga_0/inst/vcount_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_risc16System_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_risc16System_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_risc16System_clk_wiz_0_1 rise@0.000ns - clk_out1_risc16System_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.186ns (65.157%)  route 0.099ns (34.843%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.877ns
    Source Clock Delay      (SCD):    0.605ns
    Clock Pessimism Removal (CPR):    0.259ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_risc16System_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.624     0.624    risc16System_i/VGA_25MHz_CLK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  risc16System_i/VGA_25MHz_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    risc16System_i/VGA_25MHz_CLK/inst/clk_out1_risc16System_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  risc16System_i/VGA_25MHz_CLK/inst/clkout1_buf/O
                         net (fo=20, routed)          0.603     0.605    risc16System_i/vga_0/inst/clk
    SLICE_X86Y143        FDRE                                         r  risc16System_i/vga_0/inst/vcount_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y143        FDRE (Prop_fdre_C_Q)         0.141     0.746 f  risc16System_i/vga_0/inst/vcount_reg[9]/Q
                         net (fo=5, routed)           0.099     0.845    risc16System_i/vga_0/inst/vcount_reg__0[9]
    SLICE_X87Y143        LUT6 (Prop_lut6_I2_O)        0.045     0.890 r  risc16System_i/vga_0/inst/vcount[0]_i_1/O
                         net (fo=1, routed)           0.000     0.890    risc16System_i/vga_0/inst/vcount[0]_i_1_n_0
    SLICE_X87Y143        FDRE                                         r  risc16System_i/vga_0/inst/vcount_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_risc16System_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.898     0.898    risc16System_i/VGA_25MHz_CLK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  risc16System_i/VGA_25MHz_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    risc16System_i/VGA_25MHz_CLK/inst/clk_out1_risc16System_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  risc16System_i/VGA_25MHz_CLK/inst/clkout1_buf/O
                         net (fo=20, routed)          0.874     0.876    risc16System_i/vga_0/inst/clk
    SLICE_X87Y143        FDRE                                         r  risc16System_i/vga_0/inst/vcount_reg[0]/C
                         clock pessimism             -0.259     0.618    
    SLICE_X87Y143        FDRE (Hold_fdre_C_D)         0.091     0.709    risc16System_i/vga_0/inst/vcount_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.709    
                         arrival time                           0.890    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 risc16System_i/vga_0/inst/hcount_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_risc16System_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            risc16System_i/vga_0/inst/hcount_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_risc16System_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_risc16System_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_risc16System_clk_wiz_0_1 rise@0.000ns - clk_out1_risc16System_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.186ns (58.389%)  route 0.133ns (41.611%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.875ns
    Source Clock Delay      (SCD):    0.604ns
    Clock Pessimism Removal (CPR):    0.259ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_risc16System_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.624     0.624    risc16System_i/VGA_25MHz_CLK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  risc16System_i/VGA_25MHz_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    risc16System_i/VGA_25MHz_CLK/inst/clk_out1_risc16System_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  risc16System_i/VGA_25MHz_CLK/inst/clkout1_buf/O
                         net (fo=20, routed)          0.602     0.604    risc16System_i/vga_0/inst/clk
    SLICE_X89Y140        FDRE                                         r  risc16System_i/vga_0/inst/hcount_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y140        FDRE (Prop_fdre_C_Q)         0.141     0.745 r  risc16System_i/vga_0/inst/hcount_reg[1]/Q
                         net (fo=8, routed)           0.133     0.877    risc16System_i/vga_0/inst/hcount_reg__0[1]
    SLICE_X88Y140        LUT4 (Prop_lut4_I1_O)        0.045     0.922 r  risc16System_i/vga_0/inst/hcount[3]_i_1/O
                         net (fo=1, routed)           0.000     0.922    risc16System_i/vga_0/inst/p_0_in[3]
    SLICE_X88Y140        FDRE                                         r  risc16System_i/vga_0/inst/hcount_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_risc16System_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.898     0.898    risc16System_i/VGA_25MHz_CLK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  risc16System_i/VGA_25MHz_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    risc16System_i/VGA_25MHz_CLK/inst/clk_out1_risc16System_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  risc16System_i/VGA_25MHz_CLK/inst/clkout1_buf/O
                         net (fo=20, routed)          0.873     0.875    risc16System_i/vga_0/inst/clk
    SLICE_X88Y140        FDRE                                         r  risc16System_i/vga_0/inst/hcount_reg[3]/C
                         clock pessimism             -0.259     0.617    
    SLICE_X88Y140        FDRE (Hold_fdre_C_D)         0.120     0.737    risc16System_i/vga_0/inst/hcount_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.737    
                         arrival time                           0.922    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 risc16System_i/vga_0/inst/vcount_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_risc16System_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            risc16System_i/vga_0/inst/vcount_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_risc16System_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_risc16System_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_risc16System_clk_wiz_0_1 rise@0.000ns - clk_out1_risc16System_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.186ns (63.068%)  route 0.109ns (36.932%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.877ns
    Source Clock Delay      (SCD):    0.605ns
    Clock Pessimism Removal (CPR):    0.259ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_risc16System_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.624     0.624    risc16System_i/VGA_25MHz_CLK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  risc16System_i/VGA_25MHz_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    risc16System_i/VGA_25MHz_CLK/inst/clk_out1_risc16System_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  risc16System_i/VGA_25MHz_CLK/inst/clkout1_buf/O
                         net (fo=20, routed)          0.603     0.605    risc16System_i/vga_0/inst/clk
    SLICE_X86Y144        FDRE                                         r  risc16System_i/vga_0/inst/vcount_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y144        FDRE (Prop_fdre_C_Q)         0.141     0.746 r  risc16System_i/vga_0/inst/vcount_reg[2]/Q
                         net (fo=9, routed)           0.109     0.855    risc16System_i/vga_0/inst/vcount_reg__0[2]
    SLICE_X87Y144        LUT4 (Prop_lut4_I3_O)        0.045     0.900 r  risc16System_i/vga_0/inst/vcount[3]_i_1/O
                         net (fo=1, routed)           0.000     0.900    risc16System_i/vga_0/inst/p_0_in__0[3]
    SLICE_X87Y144        FDRE                                         r  risc16System_i/vga_0/inst/vcount_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_risc16System_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.898     0.898    risc16System_i/VGA_25MHz_CLK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  risc16System_i/VGA_25MHz_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    risc16System_i/VGA_25MHz_CLK/inst/clk_out1_risc16System_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  risc16System_i/VGA_25MHz_CLK/inst/clkout1_buf/O
                         net (fo=20, routed)          0.874     0.876    risc16System_i/vga_0/inst/clk
    SLICE_X87Y144        FDRE                                         r  risc16System_i/vga_0/inst/vcount_reg[3]/C
                         clock pessimism             -0.259     0.618    
    SLICE_X87Y144        FDRE (Hold_fdre_C_D)         0.091     0.709    risc16System_i/vga_0/inst/vcount_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.709    
                         arrival time                           0.900    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 risc16System_i/vga_0/inst/hcount_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_risc16System_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            risc16System_i/vga_0/inst/hcount_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_risc16System_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_risc16System_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_risc16System_clk_wiz_0_1 rise@0.000ns - clk_out1_risc16System_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.186ns (55.915%)  route 0.147ns (44.085%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.875ns
    Source Clock Delay      (SCD):    0.604ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_risc16System_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.624     0.624    risc16System_i/VGA_25MHz_CLK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  risc16System_i/VGA_25MHz_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    risc16System_i/VGA_25MHz_CLK/inst/clk_out1_risc16System_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  risc16System_i/VGA_25MHz_CLK/inst/clkout1_buf/O
                         net (fo=20, routed)          0.602     0.604    risc16System_i/vga_0/inst/clk
    SLICE_X87Y141        FDRE                                         r  risc16System_i/vga_0/inst/hcount_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y141        FDRE (Prop_fdre_C_Q)         0.141     0.745 r  risc16System_i/vga_0/inst/hcount_reg[7]/Q
                         net (fo=8, routed)           0.147     0.891    risc16System_i/vga_0/inst/hcount_reg__0[7]
    SLICE_X88Y141        LUT6 (Prop_lut6_I1_O)        0.045     0.936 r  risc16System_i/vga_0/inst/hcount[9]_i_2/O
                         net (fo=1, routed)           0.000     0.936    risc16System_i/vga_0/inst/p_0_in[9]
    SLICE_X88Y141        FDRE                                         r  risc16System_i/vga_0/inst/hcount_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_risc16System_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.898     0.898    risc16System_i/VGA_25MHz_CLK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  risc16System_i/VGA_25MHz_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    risc16System_i/VGA_25MHz_CLK/inst/clk_out1_risc16System_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  risc16System_i/VGA_25MHz_CLK/inst/clkout1_buf/O
                         net (fo=20, routed)          0.873     0.875    risc16System_i/vga_0/inst/clk
    SLICE_X88Y141        FDRE                                         r  risc16System_i/vga_0/inst/hcount_reg[9]/C
                         clock pessimism             -0.256     0.620    
    SLICE_X88Y141        FDRE (Hold_fdre_C_D)         0.120     0.740    risc16System_i/vga_0/inst/hcount_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.740    
                         arrival time                           0.936    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 risc16System_i/vga_0/inst/hcount_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_risc16System_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            risc16System_i/vga_0/inst/hcount_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_risc16System_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_risc16System_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_risc16System_clk_wiz_0_1 rise@0.000ns - clk_out1_risc16System_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.186ns (55.261%)  route 0.151ns (44.739%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.875ns
    Source Clock Delay      (SCD):    0.604ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_risc16System_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.624     0.624    risc16System_i/VGA_25MHz_CLK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  risc16System_i/VGA_25MHz_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    risc16System_i/VGA_25MHz_CLK/inst/clk_out1_risc16System_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  risc16System_i/VGA_25MHz_CLK/inst/clkout1_buf/O
                         net (fo=20, routed)          0.602     0.604    risc16System_i/vga_0/inst/clk
    SLICE_X87Y140        FDRE                                         r  risc16System_i/vga_0/inst/hcount_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y140        FDRE (Prop_fdre_C_Q)         0.141     0.745 r  risc16System_i/vga_0/inst/hcount_reg[0]/Q
                         net (fo=9, routed)           0.151     0.895    risc16System_i/vga_0/inst/hcount_reg__0[0]
    SLICE_X88Y140        LUT6 (Prop_lut6_I2_O)        0.045     0.940 r  risc16System_i/vga_0/inst/hcount[5]_i_1/O
                         net (fo=1, routed)           0.000     0.940    risc16System_i/vga_0/inst/p_0_in[5]
    SLICE_X88Y140        FDRE                                         r  risc16System_i/vga_0/inst/hcount_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_risc16System_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.898     0.898    risc16System_i/VGA_25MHz_CLK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  risc16System_i/VGA_25MHz_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    risc16System_i/VGA_25MHz_CLK/inst/clk_out1_risc16System_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  risc16System_i/VGA_25MHz_CLK/inst/clkout1_buf/O
                         net (fo=20, routed)          0.873     0.875    risc16System_i/vga_0/inst/clk
    SLICE_X88Y140        FDRE                                         r  risc16System_i/vga_0/inst/hcount_reg[5]/C
                         clock pessimism             -0.256     0.620    
    SLICE_X88Y140        FDRE (Hold_fdre_C_D)         0.121     0.741    risc16System_i/vga_0/inst/hcount_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.741    
                         arrival time                           0.940    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 risc16System_i/vga_0/inst/vcount_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_risc16System_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            risc16System_i/vga_0/inst/vcount_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_risc16System_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_risc16System_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_risc16System_clk_wiz_0_1 rise@0.000ns - clk_out1_risc16System_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.186ns (55.955%)  route 0.146ns (44.045%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.877ns
    Source Clock Delay      (SCD):    0.605ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_risc16System_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.624     0.624    risc16System_i/VGA_25MHz_CLK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  risc16System_i/VGA_25MHz_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    risc16System_i/VGA_25MHz_CLK/inst/clk_out1_risc16System_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  risc16System_i/VGA_25MHz_CLK/inst/clkout1_buf/O
                         net (fo=20, routed)          0.603     0.605    risc16System_i/vga_0/inst/clk
    SLICE_X87Y144        FDRE                                         r  risc16System_i/vga_0/inst/vcount_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y144        FDRE (Prop_fdre_C_Q)         0.141     0.746 r  risc16System_i/vga_0/inst/vcount_reg[3]/Q
                         net (fo=7, routed)           0.146     0.892    risc16System_i/vga_0/inst/vcount_reg__0[3]
    SLICE_X86Y143        LUT6 (Prop_lut6_I5_O)        0.045     0.937 r  risc16System_i/vga_0/inst/vcount[5]_i_1/O
                         net (fo=1, routed)           0.000     0.937    risc16System_i/vga_0/inst/vcount[5]_i_1_n_0
    SLICE_X86Y143        FDRE                                         r  risc16System_i/vga_0/inst/vcount_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_risc16System_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.898     0.898    risc16System_i/VGA_25MHz_CLK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  risc16System_i/VGA_25MHz_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    risc16System_i/VGA_25MHz_CLK/inst/clk_out1_risc16System_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  risc16System_i/VGA_25MHz_CLK/inst/clkout1_buf/O
                         net (fo=20, routed)          0.874     0.876    risc16System_i/vga_0/inst/clk
    SLICE_X86Y143        FDRE                                         r  risc16System_i/vga_0/inst/vcount_reg[5]/C
                         clock pessimism             -0.256     0.621    
    SLICE_X86Y143        FDRE (Hold_fdre_C_D)         0.092     0.713    risc16System_i/vga_0/inst/vcount_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.713    
                         arrival time                           0.937    
  -------------------------------------------------------------------
                         slack                                  0.224    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 risc16System_i/vga_0/inst/vcount_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_risc16System_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            risc16System_i/vga_0/inst/vcount_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_risc16System_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_risc16System_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_risc16System_clk_wiz_0_1 rise@0.000ns - clk_out1_risc16System_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.186ns (56.565%)  route 0.143ns (43.435%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.877ns
    Source Clock Delay      (SCD):    0.605ns
    Clock Pessimism Removal (CPR):    0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_risc16System_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.624     0.624    risc16System_i/VGA_25MHz_CLK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  risc16System_i/VGA_25MHz_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    risc16System_i/VGA_25MHz_CLK/inst/clk_out1_risc16System_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  risc16System_i/VGA_25MHz_CLK/inst/clkout1_buf/O
                         net (fo=20, routed)          0.603     0.605    risc16System_i/vga_0/inst/clk
    SLICE_X86Y144        FDRE                                         r  risc16System_i/vga_0/inst/vcount_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y144        FDRE (Prop_fdre_C_Q)         0.141     0.746 r  risc16System_i/vga_0/inst/vcount_reg[1]/Q
                         net (fo=9, routed)           0.143     0.889    risc16System_i/vga_0/inst/vcount_reg__0[1]
    SLICE_X86Y144        LUT2 (Prop_lut2_I1_O)        0.045     0.934 r  risc16System_i/vga_0/inst/vcount[1]_i_1/O
                         net (fo=1, routed)           0.000     0.934    risc16System_i/vga_0/inst/p_0_in__0[1]
    SLICE_X86Y144        FDRE                                         r  risc16System_i/vga_0/inst/vcount_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_risc16System_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.898     0.898    risc16System_i/VGA_25MHz_CLK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  risc16System_i/VGA_25MHz_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    risc16System_i/VGA_25MHz_CLK/inst/clk_out1_risc16System_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  risc16System_i/VGA_25MHz_CLK/inst/clkout1_buf/O
                         net (fo=20, routed)          0.874     0.876    risc16System_i/vga_0/inst/clk
    SLICE_X86Y144        FDRE                                         r  risc16System_i/vga_0/inst/vcount_reg[1]/C
                         clock pessimism             -0.272     0.605    
    SLICE_X86Y144        FDRE (Hold_fdre_C_D)         0.092     0.697    risc16System_i/vga_0/inst/vcount_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.697    
                         arrival time                           0.934    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 risc16System_i/vga_0/inst/vcount_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_risc16System_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            risc16System_i/vga_0/inst/vcount_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_risc16System_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_risc16System_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_risc16System_clk_wiz_0_1 rise@0.000ns - clk_out1_risc16System_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.186ns (52.689%)  route 0.167ns (47.311%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.877ns
    Source Clock Delay      (SCD):    0.605ns
    Clock Pessimism Removal (CPR):    0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_risc16System_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.624     0.624    risc16System_i/VGA_25MHz_CLK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  risc16System_i/VGA_25MHz_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    risc16System_i/VGA_25MHz_CLK/inst/clk_out1_risc16System_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  risc16System_i/VGA_25MHz_CLK/inst/clkout1_buf/O
                         net (fo=20, routed)          0.603     0.605    risc16System_i/vga_0/inst/clk
    SLICE_X86Y143        FDRE                                         r  risc16System_i/vga_0/inst/vcount_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y143        FDRE (Prop_fdre_C_Q)         0.141     0.746 r  risc16System_i/vga_0/inst/vcount_reg[6]/Q
                         net (fo=7, routed)           0.167     0.913    risc16System_i/vga_0/inst/vcount_reg__0[6]
    SLICE_X86Y143        LUT6 (Prop_lut6_I4_O)        0.045     0.958 r  risc16System_i/vga_0/inst/vcount[9]_i_2/O
                         net (fo=1, routed)           0.000     0.958    risc16System_i/vga_0/inst/p_0_in__0[9]
    SLICE_X86Y143        FDRE                                         r  risc16System_i/vga_0/inst/vcount_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_risc16System_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.898     0.898    risc16System_i/VGA_25MHz_CLK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  risc16System_i/VGA_25MHz_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    risc16System_i/VGA_25MHz_CLK/inst/clk_out1_risc16System_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  risc16System_i/VGA_25MHz_CLK/inst/clkout1_buf/O
                         net (fo=20, routed)          0.874     0.876    risc16System_i/vga_0/inst/clk
    SLICE_X86Y143        FDRE                                         r  risc16System_i/vga_0/inst/vcount_reg[9]/C
                         clock pessimism             -0.272     0.605    
    SLICE_X86Y143        FDRE (Hold_fdre_C_D)         0.092     0.697    risc16System_i/vga_0/inst/vcount_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.697    
                         arrival time                           0.958    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 risc16System_i/vga_0/inst/vcount_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_risc16System_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            risc16System_i/vga_0/inst/vcount_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_risc16System_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_risc16System_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_risc16System_clk_wiz_0_1 rise@0.000ns - clk_out1_risc16System_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.186ns (49.950%)  route 0.186ns (50.050%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.875ns
    Source Clock Delay      (SCD):    0.605ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_risc16System_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.624     0.624    risc16System_i/VGA_25MHz_CLK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  risc16System_i/VGA_25MHz_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    risc16System_i/VGA_25MHz_CLK/inst/clk_out1_risc16System_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  risc16System_i/VGA_25MHz_CLK/inst/clkout1_buf/O
                         net (fo=20, routed)          0.603     0.605    risc16System_i/vga_0/inst/clk
    SLICE_X87Y143        FDRE                                         r  risc16System_i/vga_0/inst/vcount_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y143        FDRE (Prop_fdre_C_Q)         0.141     0.746 r  risc16System_i/vga_0/inst/vcount_reg[0]/Q
                         net (fo=9, routed)           0.186     0.932    risc16System_i/vga_0/inst/vcount_reg__0[0]
    SLICE_X86Y142        LUT5 (Prop_lut5_I2_O)        0.045     0.977 r  risc16System_i/vga_0/inst/vcount[4]_i_1/O
                         net (fo=1, routed)           0.000     0.977    risc16System_i/vga_0/inst/p_0_in__0[4]
    SLICE_X86Y142        FDRE                                         r  risc16System_i/vga_0/inst/vcount_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_risc16System_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.898     0.898    risc16System_i/VGA_25MHz_CLK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  risc16System_i/VGA_25MHz_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    risc16System_i/VGA_25MHz_CLK/inst/clk_out1_risc16System_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  risc16System_i/VGA_25MHz_CLK/inst/clkout1_buf/O
                         net (fo=20, routed)          0.873     0.875    risc16System_i/vga_0/inst/clk
    SLICE_X86Y142        FDRE                                         r  risc16System_i/vga_0/inst/vcount_reg[4]/C
                         clock pessimism             -0.256     0.620    
    SLICE_X86Y142        FDRE (Hold_fdre_C_D)         0.091     0.711    risc16System_i/vga_0/inst/vcount_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.711    
                         arrival time                           0.977    
  -------------------------------------------------------------------
                         slack                                  0.266    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_risc16System_clk_wiz_0_1
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { risc16System_i/VGA_25MHz_CLK/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         40.000      37.845     BUFGCTRL_X0Y0    risc16System_i/VGA_25MHz_CLK/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         40.000      38.751     MMCME2_ADV_X0Y0  risc16System_i/VGA_25MHz_CLK/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X87Y140    risc16System_i/vga_0/inst/hcount_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X89Y140    risc16System_i/vga_0/inst/hcount_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X89Y140    risc16System_i/vga_0/inst/hcount_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X88Y140    risc16System_i/vga_0/inst/hcount_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X88Y140    risc16System_i/vga_0/inst/hcount_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X88Y140    risc16System_i/vga_0/inst/hcount_reg[5]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X87Y141    risc16System_i/vga_0/inst/hcount_reg[6]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X87Y141    risc16System_i/vga_0/inst/hcount_reg[7]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       40.000      173.360    MMCME2_ADV_X0Y0  risc16System_i/VGA_25MHz_CLK/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X87Y140    risc16System_i/vga_0/inst/hcount_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X89Y140    risc16System_i/vga_0/inst/hcount_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X89Y140    risc16System_i/vga_0/inst/hcount_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X88Y140    risc16System_i/vga_0/inst/hcount_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X88Y140    risc16System_i/vga_0/inst/hcount_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X88Y140    risc16System_i/vga_0/inst/hcount_reg[5]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X87Y141    risc16System_i/vga_0/inst/hcount_reg[6]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X87Y141    risc16System_i/vga_0/inst/hcount_reg[7]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X87Y141    risc16System_i/vga_0/inst/hcount_reg[8]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X88Y141    risc16System_i/vga_0/inst/hcount_reg[9]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X87Y140    risc16System_i/vga_0/inst/hcount_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X89Y140    risc16System_i/vga_0/inst/hcount_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X89Y140    risc16System_i/vga_0/inst/hcount_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X88Y140    risc16System_i/vga_0/inst/hcount_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X88Y140    risc16System_i/vga_0/inst/hcount_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X88Y140    risc16System_i/vga_0/inst/hcount_reg[5]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X87Y141    risc16System_i/vga_0/inst/hcount_reg[6]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X87Y141    risc16System_i/vga_0/inst/hcount_reg[7]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X87Y141    risc16System_i/vga_0/inst/hcount_reg[8]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X88Y141    risc16System_i/vga_0/inst/hcount_reg[9]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_risc16System_clk_wiz_0_1
  To Clock:  clkfbout_risc16System_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_risc16System_clk_wiz_0_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { risc16System_i/VGA_25MHz_CLK/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y3    risc16System_i/VGA_25MHz_CLK/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  risc16System_i/VGA_25MHz_CLK/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  risc16System_i/VGA_25MHz_CLK/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  risc16System_i/VGA_25MHz_CLK/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y0  risc16System_i/VGA_25MHz_CLK/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        0.316ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.140ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.316ns  (required time - arrival time)
  Source:                 risc16System_i/Risc16_CPU/inst/cpu_gpr/r_reg[5][11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            risc16System_i/MEM/inst/mem_reg[67][11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.684ns  (logic 0.828ns (7.750%)  route 9.856ns (92.250%))
  Logic Levels:           3  (LUT3=2 LUT6=1)
  Clock Path Skew:        1.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.624ns = ( 18.624 - 10.000 ) 
    Source Clock Delay      (SCD):    7.955ns
    Clock Pessimism Removal (CPR):    0.447ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         2.238     5.840    risc16System_i/Risc16_CPU/inst/cpu_gpr/pclk
    SLICE_X2Y91          LUT3 (Prop_lut3_I0_O)        0.124     5.964 r  risc16System_i/Risc16_CPU/inst/cpu_gpr/mem_clk_INST_0/O
                         net (fo=4228, routed)        1.990     7.955    risc16System_i/Risc16_CPU/inst/cpu_gpr/CLK
    SLICE_X40Y112        FDRE                                         r  risc16System_i/Risc16_CPU/inst/cpu_gpr/r_reg[5][11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y112        FDRE (Prop_fdre_C_Q)         0.456     8.411 r  risc16System_i/Risc16_CPU/inst/cpu_gpr/r_reg[5][11]/Q
                         net (fo=2, routed)           1.000     9.411    risc16System_i/Risc16_CPU/inst/cpu_gpr/r_reg[5][11]
    SLICE_X40Y112        LUT6 (Prop_lut6_I0_O)        0.124     9.535 r  risc16System_i/Risc16_CPU/inst/cpu_gpr/data_write[11]_INST_0_i_1/O
                         net (fo=1, routed)           0.669    10.204    risc16System_i/Risc16_CPU/inst/cpu_gpr/data_write[11]_INST_0_i_1_n_0
    SLICE_X40Y112        LUT3 (Prop_lut3_I0_O)        0.124    10.328 r  risc16System_i/Risc16_CPU/inst/cpu_gpr/data_write[11]_INST_0/O
                         net (fo=9, routed)           2.755    13.083    risc16System_i/MEM/inst/mem_in[11]
    SLICE_X43Y148        LUT3 (Prop_lut3_I1_O)        0.124    13.207 r  risc16System_i/MEM/inst/mem[127][11]_i_1/O
                         net (fo=64, routed)          5.432    18.639    risc16System_i/MEM/inst/mem[11]
    SLICE_X63Y151        FDRE                                         r  risc16System_i/MEM/inst/mem_reg[67][11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         2.016    15.438    risc16System_i/Risc16_CPU/inst/cpu_gpr/pclk
    SLICE_X2Y91          LUT3 (Prop_lut3_I0_O)        0.100    15.538 r  risc16System_i/Risc16_CPU/inst/cpu_gpr/mem_clk_INST_0/O
                         net (fo=4228, routed)        3.086    18.624    risc16System_i/MEM/inst/clk
    SLICE_X63Y151        FDRE                                         r  risc16System_i/MEM/inst/mem_reg[67][11]/C
                         clock pessimism              0.447    19.071    
                         clock uncertainty           -0.035    19.036    
    SLICE_X63Y151        FDRE (Setup_fdre_C_D)       -0.081    18.955    risc16System_i/MEM/inst/mem_reg[67][11]
  -------------------------------------------------------------------
                         required time                         18.955    
                         arrival time                         -18.639    
  -------------------------------------------------------------------
                         slack                                  0.316    

Slack (MET) :             0.335ns  (required time - arrival time)
  Source:                 risc16System_i/Risc16_CPU/inst/cpu_gpr/r_reg[5][11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            risc16System_i/MEM/inst/mem_reg[75][11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.558ns  (logic 0.828ns (7.843%)  route 9.730ns (92.157%))
  Logic Levels:           3  (LUT3=2 LUT6=1)
  Clock Path Skew:        0.995ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.502ns = ( 18.502 - 10.000 ) 
    Source Clock Delay      (SCD):    7.955ns
    Clock Pessimism Removal (CPR):    0.447ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         2.238     5.840    risc16System_i/Risc16_CPU/inst/cpu_gpr/pclk
    SLICE_X2Y91          LUT3 (Prop_lut3_I0_O)        0.124     5.964 r  risc16System_i/Risc16_CPU/inst/cpu_gpr/mem_clk_INST_0/O
                         net (fo=4228, routed)        1.990     7.955    risc16System_i/Risc16_CPU/inst/cpu_gpr/CLK
    SLICE_X40Y112        FDRE                                         r  risc16System_i/Risc16_CPU/inst/cpu_gpr/r_reg[5][11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y112        FDRE (Prop_fdre_C_Q)         0.456     8.411 r  risc16System_i/Risc16_CPU/inst/cpu_gpr/r_reg[5][11]/Q
                         net (fo=2, routed)           1.000     9.411    risc16System_i/Risc16_CPU/inst/cpu_gpr/r_reg[5][11]
    SLICE_X40Y112        LUT6 (Prop_lut6_I0_O)        0.124     9.535 r  risc16System_i/Risc16_CPU/inst/cpu_gpr/data_write[11]_INST_0_i_1/O
                         net (fo=1, routed)           0.669    10.204    risc16System_i/Risc16_CPU/inst/cpu_gpr/data_write[11]_INST_0_i_1_n_0
    SLICE_X40Y112        LUT3 (Prop_lut3_I0_O)        0.124    10.328 r  risc16System_i/Risc16_CPU/inst/cpu_gpr/data_write[11]_INST_0/O
                         net (fo=9, routed)           2.755    13.083    risc16System_i/MEM/inst/mem_in[11]
    SLICE_X43Y148        LUT3 (Prop_lut3_I1_O)        0.124    13.207 r  risc16System_i/MEM/inst/mem[127][11]_i_1/O
                         net (fo=64, routed)          5.306    18.512    risc16System_i/MEM/inst/mem[11]
    SLICE_X63Y149        FDRE                                         r  risc16System_i/MEM/inst/mem_reg[75][11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         2.016    15.438    risc16System_i/Risc16_CPU/inst/cpu_gpr/pclk
    SLICE_X2Y91          LUT3 (Prop_lut3_I0_O)        0.100    15.538 r  risc16System_i/Risc16_CPU/inst/cpu_gpr/mem_clk_INST_0/O
                         net (fo=4228, routed)        2.964    18.502    risc16System_i/MEM/inst/clk
    SLICE_X63Y149        FDRE                                         r  risc16System_i/MEM/inst/mem_reg[75][11]/C
                         clock pessimism              0.447    18.949    
                         clock uncertainty           -0.035    18.914    
    SLICE_X63Y149        FDRE (Setup_fdre_C_D)       -0.067    18.847    risc16System_i/MEM/inst/mem_reg[75][11]
  -------------------------------------------------------------------
                         required time                         18.847    
                         arrival time                         -18.512    
  -------------------------------------------------------------------
                         slack                                  0.335    

Slack (MET) :             0.392ns  (required time - arrival time)
  Source:                 risc16System_i/Risc16_CPU/inst/cpu_gpr/r_reg[5][11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            risc16System_i/MEM/inst/mem_reg[103][11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.435ns  (logic 0.828ns (7.935%)  route 9.607ns (92.065%))
  Logic Levels:           3  (LUT3=2 LUT6=1)
  Clock Path Skew:        0.943ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.451ns = ( 18.451 - 10.000 ) 
    Source Clock Delay      (SCD):    7.955ns
    Clock Pessimism Removal (CPR):    0.447ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         2.238     5.840    risc16System_i/Risc16_CPU/inst/cpu_gpr/pclk
    SLICE_X2Y91          LUT3 (Prop_lut3_I0_O)        0.124     5.964 r  risc16System_i/Risc16_CPU/inst/cpu_gpr/mem_clk_INST_0/O
                         net (fo=4228, routed)        1.990     7.955    risc16System_i/Risc16_CPU/inst/cpu_gpr/CLK
    SLICE_X40Y112        FDRE                                         r  risc16System_i/Risc16_CPU/inst/cpu_gpr/r_reg[5][11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y112        FDRE (Prop_fdre_C_Q)         0.456     8.411 r  risc16System_i/Risc16_CPU/inst/cpu_gpr/r_reg[5][11]/Q
                         net (fo=2, routed)           1.000     9.411    risc16System_i/Risc16_CPU/inst/cpu_gpr/r_reg[5][11]
    SLICE_X40Y112        LUT6 (Prop_lut6_I0_O)        0.124     9.535 r  risc16System_i/Risc16_CPU/inst/cpu_gpr/data_write[11]_INST_0_i_1/O
                         net (fo=1, routed)           0.669    10.204    risc16System_i/Risc16_CPU/inst/cpu_gpr/data_write[11]_INST_0_i_1_n_0
    SLICE_X40Y112        LUT3 (Prop_lut3_I0_O)        0.124    10.328 r  risc16System_i/Risc16_CPU/inst/cpu_gpr/data_write[11]_INST_0/O
                         net (fo=9, routed)           2.755    13.083    risc16System_i/MEM/inst/mem_in[11]
    SLICE_X43Y148        LUT3 (Prop_lut3_I1_O)        0.124    13.207 r  risc16System_i/MEM/inst/mem[127][11]_i_1/O
                         net (fo=64, routed)          5.183    18.390    risc16System_i/MEM/inst/mem[11]
    SLICE_X57Y151        FDRE                                         r  risc16System_i/MEM/inst/mem_reg[103][11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         2.016    15.438    risc16System_i/Risc16_CPU/inst/cpu_gpr/pclk
    SLICE_X2Y91          LUT3 (Prop_lut3_I0_O)        0.100    15.538 r  risc16System_i/Risc16_CPU/inst/cpu_gpr/mem_clk_INST_0/O
                         net (fo=4228, routed)        2.913    18.451    risc16System_i/MEM/inst/clk
    SLICE_X57Y151        FDRE                                         r  risc16System_i/MEM/inst/mem_reg[103][11]/C
                         clock pessimism              0.447    18.898    
                         clock uncertainty           -0.035    18.863    
    SLICE_X57Y151        FDRE (Setup_fdre_C_D)       -0.081    18.782    risc16System_i/MEM/inst/mem_reg[103][11]
  -------------------------------------------------------------------
                         required time                         18.782    
                         arrival time                         -18.390    
  -------------------------------------------------------------------
                         slack                                  0.392    

Slack (MET) :             0.404ns  (required time - arrival time)
  Source:                 risc16System_i/MEM/inst/pg_wr_buff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            risc16System_i/MEM/inst/mem_reg[222][2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.475ns  (logic 0.890ns (10.502%)  route 7.585ns (89.498%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.881ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.168ns = ( 18.168 - 10.000 ) 
    Source Clock Delay      (SCD):    9.517ns
    Clock Pessimism Removal (CPR):    0.468ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         2.238     5.840    risc16System_i/Risc16_CPU/inst/cpu_gpr/pclk
    SLICE_X2Y91          LUT3 (Prop_lut3_I0_O)        0.124     5.964 r  risc16System_i/Risc16_CPU/inst/cpu_gpr/mem_clk_INST_0/O
                         net (fo=4228, routed)        3.553     9.517    risc16System_i/MEM/inst/clk
    SLICE_X34Y164        FDRE                                         r  risc16System_i/MEM/inst/pg_wr_buff_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y164        FDRE (Prop_fdre_C_Q)         0.518    10.035 f  risc16System_i/MEM/inst/pg_wr_buff_reg[2]/Q
                         net (fo=4, routed)           0.645    10.680    risc16System_i/MEM/inst/pg_wr_buff_reg_n_0_[2]
    SLICE_X34Y164        LUT2 (Prop_lut2_I1_O)        0.124    10.804 r  risc16System_i/MEM/inst/mem[254][15]_i_4/O
                         net (fo=64, routed)          2.147    12.952    risc16System_i/MEM/inst/mem[254][15]_i_4_n_0
    SLICE_X24Y167        LUT6 (Prop_lut6_I0_O)        0.124    13.076 r  risc16System_i/MEM/inst/mem[222][15]_i_3/O
                         net (fo=1, routed)           0.798    13.874    risc16System_i/MEM/inst/mem[222][15]_i_3_n_0
    SLICE_X24Y164        LUT6 (Prop_lut6_I4_O)        0.124    13.998 r  risc16System_i/MEM/inst/mem[222][15]_i_1/O
                         net (fo=16, routed)          3.994    17.992    risc16System_i/MEM/inst/mem[222][15]_i_1_n_0
    SLICE_X43Y136        FDRE                                         r  risc16System_i/MEM/inst/mem_reg[222][2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         2.016    15.438    risc16System_i/Risc16_CPU/inst/cpu_gpr/pclk
    SLICE_X2Y91          LUT3 (Prop_lut3_I0_O)        0.100    15.538 r  risc16System_i/Risc16_CPU/inst/cpu_gpr/mem_clk_INST_0/O
                         net (fo=4228, routed)        2.630    18.168    risc16System_i/MEM/inst/clk
    SLICE_X43Y136        FDRE                                         r  risc16System_i/MEM/inst/mem_reg[222][2]/C
                         clock pessimism              0.468    18.636    
                         clock uncertainty           -0.035    18.601    
    SLICE_X43Y136        FDRE (Setup_fdre_C_CE)      -0.205    18.396    risc16System_i/MEM/inst/mem_reg[222][2]
  -------------------------------------------------------------------
                         required time                         18.396    
                         arrival time                         -17.992    
  -------------------------------------------------------------------
                         slack                                  0.404    

Slack (MET) :             0.410ns  (required time - arrival time)
  Source:                 risc16System_i/Risc16_CPU/inst/cpu_gpr/r_reg[5][11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            risc16System_i/MEM/inst/mem_reg[127][11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.457ns  (logic 0.828ns (7.919%)  route 9.628ns (92.081%))
  Logic Levels:           3  (LUT3=2 LUT6=1)
  Clock Path Skew:        0.969ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.476ns = ( 18.476 - 10.000 ) 
    Source Clock Delay      (SCD):    7.955ns
    Clock Pessimism Removal (CPR):    0.447ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         2.238     5.840    risc16System_i/Risc16_CPU/inst/cpu_gpr/pclk
    SLICE_X2Y91          LUT3 (Prop_lut3_I0_O)        0.124     5.964 r  risc16System_i/Risc16_CPU/inst/cpu_gpr/mem_clk_INST_0/O
                         net (fo=4228, routed)        1.990     7.955    risc16System_i/Risc16_CPU/inst/cpu_gpr/CLK
    SLICE_X40Y112        FDRE                                         r  risc16System_i/Risc16_CPU/inst/cpu_gpr/r_reg[5][11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y112        FDRE (Prop_fdre_C_Q)         0.456     8.411 r  risc16System_i/Risc16_CPU/inst/cpu_gpr/r_reg[5][11]/Q
                         net (fo=2, routed)           1.000     9.411    risc16System_i/Risc16_CPU/inst/cpu_gpr/r_reg[5][11]
    SLICE_X40Y112        LUT6 (Prop_lut6_I0_O)        0.124     9.535 r  risc16System_i/Risc16_CPU/inst/cpu_gpr/data_write[11]_INST_0_i_1/O
                         net (fo=1, routed)           0.669    10.204    risc16System_i/Risc16_CPU/inst/cpu_gpr/data_write[11]_INST_0_i_1_n_0
    SLICE_X40Y112        LUT3 (Prop_lut3_I0_O)        0.124    10.328 r  risc16System_i/Risc16_CPU/inst/cpu_gpr/data_write[11]_INST_0/O
                         net (fo=9, routed)           2.755    13.083    risc16System_i/MEM/inst/mem_in[11]
    SLICE_X43Y148        LUT3 (Prop_lut3_I1_O)        0.124    13.207 r  risc16System_i/MEM/inst/mem[127][11]_i_1/O
                         net (fo=64, routed)          5.204    18.411    risc16System_i/MEM/inst/mem[11]
    SLICE_X59Y146        FDRE                                         r  risc16System_i/MEM/inst/mem_reg[127][11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         2.016    15.438    risc16System_i/Risc16_CPU/inst/cpu_gpr/pclk
    SLICE_X2Y91          LUT3 (Prop_lut3_I0_O)        0.100    15.538 r  risc16System_i/Risc16_CPU/inst/cpu_gpr/mem_clk_INST_0/O
                         net (fo=4228, routed)        2.938    18.476    risc16System_i/MEM/inst/clk
    SLICE_X59Y146        FDRE                                         r  risc16System_i/MEM/inst/mem_reg[127][11]/C
                         clock pessimism              0.447    18.923    
                         clock uncertainty           -0.035    18.888    
    SLICE_X59Y146        FDRE (Setup_fdre_C_D)       -0.067    18.821    risc16System_i/MEM/inst/mem_reg[127][11]
  -------------------------------------------------------------------
                         required time                         18.821    
                         arrival time                         -18.411    
  -------------------------------------------------------------------
                         slack                                  0.410    

Slack (MET) :             0.424ns  (required time - arrival time)
  Source:                 risc16System_i/Risc16_CPU/inst/cpu_gpr/r_reg[5][11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            risc16System_i/MEM/inst/mem_reg[98][11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.529ns  (logic 0.828ns (7.864%)  route 9.701ns (92.136%))
  Logic Levels:           3  (LUT3=2 LUT6=1)
  Clock Path Skew:        1.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.577ns = ( 18.577 - 10.000 ) 
    Source Clock Delay      (SCD):    7.955ns
    Clock Pessimism Removal (CPR):    0.447ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         2.238     5.840    risc16System_i/Risc16_CPU/inst/cpu_gpr/pclk
    SLICE_X2Y91          LUT3 (Prop_lut3_I0_O)        0.124     5.964 r  risc16System_i/Risc16_CPU/inst/cpu_gpr/mem_clk_INST_0/O
                         net (fo=4228, routed)        1.990     7.955    risc16System_i/Risc16_CPU/inst/cpu_gpr/CLK
    SLICE_X40Y112        FDRE                                         r  risc16System_i/Risc16_CPU/inst/cpu_gpr/r_reg[5][11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y112        FDRE (Prop_fdre_C_Q)         0.456     8.411 r  risc16System_i/Risc16_CPU/inst/cpu_gpr/r_reg[5][11]/Q
                         net (fo=2, routed)           1.000     9.411    risc16System_i/Risc16_CPU/inst/cpu_gpr/r_reg[5][11]
    SLICE_X40Y112        LUT6 (Prop_lut6_I0_O)        0.124     9.535 r  risc16System_i/Risc16_CPU/inst/cpu_gpr/data_write[11]_INST_0_i_1/O
                         net (fo=1, routed)           0.669    10.204    risc16System_i/Risc16_CPU/inst/cpu_gpr/data_write[11]_INST_0_i_1_n_0
    SLICE_X40Y112        LUT3 (Prop_lut3_I0_O)        0.124    10.328 r  risc16System_i/Risc16_CPU/inst/cpu_gpr/data_write[11]_INST_0/O
                         net (fo=9, routed)           2.755    13.083    risc16System_i/MEM/inst/mem_in[11]
    SLICE_X43Y148        LUT3 (Prop_lut3_I1_O)        0.124    13.207 r  risc16System_i/MEM/inst/mem[127][11]_i_1/O
                         net (fo=64, routed)          5.277    18.484    risc16System_i/MEM/inst/mem[11]
    SLICE_X57Y152        FDRE                                         r  risc16System_i/MEM/inst/mem_reg[98][11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         2.016    15.438    risc16System_i/Risc16_CPU/inst/cpu_gpr/pclk
    SLICE_X2Y91          LUT3 (Prop_lut3_I0_O)        0.100    15.538 r  risc16System_i/Risc16_CPU/inst/cpu_gpr/mem_clk_INST_0/O
                         net (fo=4228, routed)        3.039    18.577    risc16System_i/MEM/inst/clk
    SLICE_X57Y152        FDRE                                         r  risc16System_i/MEM/inst/mem_reg[98][11]/C
                         clock pessimism              0.447    19.024    
                         clock uncertainty           -0.035    18.989    
    SLICE_X57Y152        FDRE (Setup_fdre_C_D)       -0.081    18.908    risc16System_i/MEM/inst/mem_reg[98][11]
  -------------------------------------------------------------------
                         required time                         18.908    
                         arrival time                         -18.484    
  -------------------------------------------------------------------
                         slack                                  0.424    

Slack (MET) :             0.425ns  (required time - arrival time)
  Source:                 risc16System_i/MEM/inst/pg_wr_buff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            risc16System_i/MEM/inst/mem_reg[222][15]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.246ns  (logic 0.890ns (9.626%)  route 8.356ns (90.374%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.599ns = ( 18.599 - 10.000 ) 
    Source Clock Delay      (SCD):    9.517ns
    Clock Pessimism Removal (CPR):    0.793ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         2.238     5.840    risc16System_i/Risc16_CPU/inst/cpu_gpr/pclk
    SLICE_X2Y91          LUT3 (Prop_lut3_I0_O)        0.124     5.964 r  risc16System_i/Risc16_CPU/inst/cpu_gpr/mem_clk_INST_0/O
                         net (fo=4228, routed)        3.553     9.517    risc16System_i/MEM/inst/clk
    SLICE_X34Y164        FDRE                                         r  risc16System_i/MEM/inst/pg_wr_buff_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y164        FDRE (Prop_fdre_C_Q)         0.518    10.035 f  risc16System_i/MEM/inst/pg_wr_buff_reg[2]/Q
                         net (fo=4, routed)           0.645    10.680    risc16System_i/MEM/inst/pg_wr_buff_reg_n_0_[2]
    SLICE_X34Y164        LUT2 (Prop_lut2_I1_O)        0.124    10.804 r  risc16System_i/MEM/inst/mem[254][15]_i_4/O
                         net (fo=64, routed)          2.147    12.952    risc16System_i/MEM/inst/mem[254][15]_i_4_n_0
    SLICE_X24Y167        LUT6 (Prop_lut6_I0_O)        0.124    13.076 r  risc16System_i/MEM/inst/mem[222][15]_i_3/O
                         net (fo=1, routed)           0.798    13.874    risc16System_i/MEM/inst/mem[222][15]_i_3_n_0
    SLICE_X24Y164        LUT6 (Prop_lut6_I4_O)        0.124    13.998 r  risc16System_i/MEM/inst/mem[222][15]_i_1/O
                         net (fo=16, routed)          4.765    18.763    risc16System_i/MEM/inst/mem[222][15]_i_1_n_0
    SLICE_X38Y160        FDRE                                         r  risc16System_i/MEM/inst/mem_reg[222][15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         2.016    15.438    risc16System_i/Risc16_CPU/inst/cpu_gpr/pclk
    SLICE_X2Y91          LUT3 (Prop_lut3_I0_O)        0.100    15.538 r  risc16System_i/Risc16_CPU/inst/cpu_gpr/mem_clk_INST_0/O
                         net (fo=4228, routed)        3.061    18.599    risc16System_i/MEM/inst/clk
    SLICE_X38Y160        FDRE                                         r  risc16System_i/MEM/inst/mem_reg[222][15]/C
                         clock pessimism              0.793    19.392    
                         clock uncertainty           -0.035    19.357    
    SLICE_X38Y160        FDRE (Setup_fdre_C_CE)      -0.169    19.188    risc16System_i/MEM/inst/mem_reg[222][15]
  -------------------------------------------------------------------
                         required time                         19.188    
                         arrival time                         -18.763    
  -------------------------------------------------------------------
                         slack                                  0.425    

Slack (MET) :             0.438ns  (required time - arrival time)
  Source:                 risc16System_i/Risc16_CPU/inst/cpu_gpr/r_reg[5][11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            risc16System_i/MEM/inst/mem_reg[102][11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.384ns  (logic 0.828ns (7.974%)  route 9.556ns (92.026%))
  Logic Levels:           3  (LUT3=2 LUT6=1)
  Clock Path Skew:        0.902ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.409ns = ( 18.409 - 10.000 ) 
    Source Clock Delay      (SCD):    7.955ns
    Clock Pessimism Removal (CPR):    0.447ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         2.238     5.840    risc16System_i/Risc16_CPU/inst/cpu_gpr/pclk
    SLICE_X2Y91          LUT3 (Prop_lut3_I0_O)        0.124     5.964 r  risc16System_i/Risc16_CPU/inst/cpu_gpr/mem_clk_INST_0/O
                         net (fo=4228, routed)        1.990     7.955    risc16System_i/Risc16_CPU/inst/cpu_gpr/CLK
    SLICE_X40Y112        FDRE                                         r  risc16System_i/Risc16_CPU/inst/cpu_gpr/r_reg[5][11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y112        FDRE (Prop_fdre_C_Q)         0.456     8.411 r  risc16System_i/Risc16_CPU/inst/cpu_gpr/r_reg[5][11]/Q
                         net (fo=2, routed)           1.000     9.411    risc16System_i/Risc16_CPU/inst/cpu_gpr/r_reg[5][11]
    SLICE_X40Y112        LUT6 (Prop_lut6_I0_O)        0.124     9.535 r  risc16System_i/Risc16_CPU/inst/cpu_gpr/data_write[11]_INST_0_i_1/O
                         net (fo=1, routed)           0.669    10.204    risc16System_i/Risc16_CPU/inst/cpu_gpr/data_write[11]_INST_0_i_1_n_0
    SLICE_X40Y112        LUT3 (Prop_lut3_I0_O)        0.124    10.328 r  risc16System_i/Risc16_CPU/inst/cpu_gpr/data_write[11]_INST_0/O
                         net (fo=9, routed)           2.755    13.083    risc16System_i/MEM/inst/mem_in[11]
    SLICE_X43Y148        LUT3 (Prop_lut3_I1_O)        0.124    13.207 r  risc16System_i/MEM/inst/mem[127][11]_i_1/O
                         net (fo=64, routed)          5.132    18.339    risc16System_i/MEM/inst/mem[11]
    SLICE_X56Y150        FDRE                                         r  risc16System_i/MEM/inst/mem_reg[102][11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         2.016    15.438    risc16System_i/Risc16_CPU/inst/cpu_gpr/pclk
    SLICE_X2Y91          LUT3 (Prop_lut3_I0_O)        0.100    15.538 r  risc16System_i/Risc16_CPU/inst/cpu_gpr/mem_clk_INST_0/O
                         net (fo=4228, routed)        2.871    18.409    risc16System_i/MEM/inst/clk
    SLICE_X56Y150        FDRE                                         r  risc16System_i/MEM/inst/mem_reg[102][11]/C
                         clock pessimism              0.447    18.856    
                         clock uncertainty           -0.035    18.821    
    SLICE_X56Y150        FDRE (Setup_fdre_C_D)       -0.045    18.776    risc16System_i/MEM/inst/mem_reg[102][11]
  -------------------------------------------------------------------
                         required time                         18.776    
                         arrival time                         -18.339    
  -------------------------------------------------------------------
                         slack                                  0.438    

Slack (MET) :             0.462ns  (required time - arrival time)
  Source:                 risc16System_i/MEM/inst/pg_wr_buff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            risc16System_i/MEM/inst/mem_reg[222][9]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.979ns  (logic 0.890ns (9.912%)  route 8.089ns (90.088%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.354ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.370ns = ( 18.370 - 10.000 ) 
    Source Clock Delay      (SCD):    9.517ns
    Clock Pessimism Removal (CPR):    0.793ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         2.238     5.840    risc16System_i/Risc16_CPU/inst/cpu_gpr/pclk
    SLICE_X2Y91          LUT3 (Prop_lut3_I0_O)        0.124     5.964 r  risc16System_i/Risc16_CPU/inst/cpu_gpr/mem_clk_INST_0/O
                         net (fo=4228, routed)        3.553     9.517    risc16System_i/MEM/inst/clk
    SLICE_X34Y164        FDRE                                         r  risc16System_i/MEM/inst/pg_wr_buff_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y164        FDRE (Prop_fdre_C_Q)         0.518    10.035 f  risc16System_i/MEM/inst/pg_wr_buff_reg[2]/Q
                         net (fo=4, routed)           0.645    10.680    risc16System_i/MEM/inst/pg_wr_buff_reg_n_0_[2]
    SLICE_X34Y164        LUT2 (Prop_lut2_I1_O)        0.124    10.804 r  risc16System_i/MEM/inst/mem[254][15]_i_4/O
                         net (fo=64, routed)          2.147    12.952    risc16System_i/MEM/inst/mem[254][15]_i_4_n_0
    SLICE_X24Y167        LUT6 (Prop_lut6_I0_O)        0.124    13.076 r  risc16System_i/MEM/inst/mem[222][15]_i_3/O
                         net (fo=1, routed)           0.798    13.874    risc16System_i/MEM/inst/mem[222][15]_i_3_n_0
    SLICE_X24Y164        LUT6 (Prop_lut6_I4_O)        0.124    13.998 r  risc16System_i/MEM/inst/mem[222][15]_i_1/O
                         net (fo=16, routed)          4.499    18.496    risc16System_i/MEM/inst/mem[222][15]_i_1_n_0
    SLICE_X30Y162        FDRE                                         r  risc16System_i/MEM/inst/mem_reg[222][9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         2.016    15.438    risc16System_i/Risc16_CPU/inst/cpu_gpr/pclk
    SLICE_X2Y91          LUT3 (Prop_lut3_I0_O)        0.100    15.538 r  risc16System_i/Risc16_CPU/inst/cpu_gpr/mem_clk_INST_0/O
                         net (fo=4228, routed)        2.831    18.370    risc16System_i/MEM/inst/clk
    SLICE_X30Y162        FDRE                                         r  risc16System_i/MEM/inst/mem_reg[222][9]/C
                         clock pessimism              0.793    19.163    
                         clock uncertainty           -0.035    19.127    
    SLICE_X30Y162        FDRE (Setup_fdre_C_CE)      -0.169    18.958    risc16System_i/MEM/inst/mem_reg[222][9]
  -------------------------------------------------------------------
                         required time                         18.958    
                         arrival time                         -18.496    
  -------------------------------------------------------------------
                         slack                                  0.462    

Slack (MET) :             0.464ns  (required time - arrival time)
  Source:                 risc16System_i/Risc16_CPU/inst/cpu_gpr/r_reg[5][11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            risc16System_i/MEM/inst/mem_reg[74][11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.555ns  (logic 0.828ns (7.845%)  route 9.727ns (92.155%))
  Logic Levels:           3  (LUT3=2 LUT6=1)
  Clock Path Skew:        1.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.629ns = ( 18.629 - 10.000 ) 
    Source Clock Delay      (SCD):    7.955ns
    Clock Pessimism Removal (CPR):    0.447ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         2.238     5.840    risc16System_i/Risc16_CPU/inst/cpu_gpr/pclk
    SLICE_X2Y91          LUT3 (Prop_lut3_I0_O)        0.124     5.964 r  risc16System_i/Risc16_CPU/inst/cpu_gpr/mem_clk_INST_0/O
                         net (fo=4228, routed)        1.990     7.955    risc16System_i/Risc16_CPU/inst/cpu_gpr/CLK
    SLICE_X40Y112        FDRE                                         r  risc16System_i/Risc16_CPU/inst/cpu_gpr/r_reg[5][11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y112        FDRE (Prop_fdre_C_Q)         0.456     8.411 r  risc16System_i/Risc16_CPU/inst/cpu_gpr/r_reg[5][11]/Q
                         net (fo=2, routed)           1.000     9.411    risc16System_i/Risc16_CPU/inst/cpu_gpr/r_reg[5][11]
    SLICE_X40Y112        LUT6 (Prop_lut6_I0_O)        0.124     9.535 r  risc16System_i/Risc16_CPU/inst/cpu_gpr/data_write[11]_INST_0_i_1/O
                         net (fo=1, routed)           0.669    10.204    risc16System_i/Risc16_CPU/inst/cpu_gpr/data_write[11]_INST_0_i_1_n_0
    SLICE_X40Y112        LUT3 (Prop_lut3_I0_O)        0.124    10.328 r  risc16System_i/Risc16_CPU/inst/cpu_gpr/data_write[11]_INST_0/O
                         net (fo=9, routed)           2.755    13.083    risc16System_i/MEM/inst/mem_in[11]
    SLICE_X43Y148        LUT3 (Prop_lut3_I1_O)        0.124    13.207 r  risc16System_i/MEM/inst/mem[127][11]_i_1/O
                         net (fo=64, routed)          5.303    18.510    risc16System_i/MEM/inst/mem[11]
    SLICE_X65Y148        FDRE                                         r  risc16System_i/MEM/inst/mem_reg[74][11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         2.016    15.438    risc16System_i/Risc16_CPU/inst/cpu_gpr/pclk
    SLICE_X2Y91          LUT3 (Prop_lut3_I0_O)        0.100    15.538 r  risc16System_i/Risc16_CPU/inst/cpu_gpr/mem_clk_INST_0/O
                         net (fo=4228, routed)        3.090    18.629    risc16System_i/MEM/inst/clk
    SLICE_X65Y148        FDRE                                         r  risc16System_i/MEM/inst/mem_reg[74][11]/C
                         clock pessimism              0.447    19.076    
                         clock uncertainty           -0.035    19.041    
    SLICE_X65Y148        FDRE (Setup_fdre_C_D)       -0.067    18.974    risc16System_i/MEM/inst/mem_reg[74][11]
  -------------------------------------------------------------------
                         required time                         18.974    
                         arrival time                         -18.510    
  -------------------------------------------------------------------
                         slack                                  0.464    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 risc16System_i/CPU_Programmer/inst/packet_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            risc16System_i/CPU_Programmer/inst/packet_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.211ns  (logic 0.141ns (66.870%)  route 0.070ns (33.130%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.089ns
    Source Clock Delay      (SCD):    1.568ns
    Clock Pessimism Removal (CPR):    0.521ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.648     1.568    risc16System_i/CPU_Programmer/inst/clk
    SLICE_X24Y157        FDRE                                         r  risc16System_i/CPU_Programmer/inst/packet_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y157        FDRE (Prop_fdre_C_Q)         0.141     1.709 r  risc16System_i/CPU_Programmer/inst/packet_reg[13]/Q
                         net (fo=2, routed)           0.070     1.779    risc16System_i/CPU_Programmer/inst/packet_reg_n_0_[13]
    SLICE_X24Y157        FDRE                                         r  risc16System_i/CPU_Programmer/inst/packet_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.924     2.089    risc16System_i/CPU_Programmer/inst/clk
    SLICE_X24Y157        FDRE                                         r  risc16System_i/CPU_Programmer/inst/packet_reg[21]/C
                         clock pessimism             -0.521     1.568    
    SLICE_X24Y157        FDRE (Hold_fdre_C_D)         0.071     1.639    risc16System_i/CPU_Programmer/inst/packet_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.639    
                         arrival time                           1.779    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 risc16System_i/CPU_Programmer/inst/packet_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            risc16System_i/CPU_Programmer/inst/packet_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.219ns  (logic 0.141ns (64.522%)  route 0.078ns (35.478%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.089ns
    Source Clock Delay      (SCD):    1.568ns
    Clock Pessimism Removal (CPR):    0.521ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.648     1.568    risc16System_i/CPU_Programmer/inst/clk
    SLICE_X24Y157        FDRE                                         r  risc16System_i/CPU_Programmer/inst/packet_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y157        FDRE (Prop_fdre_C_Q)         0.141     1.709 r  risc16System_i/CPU_Programmer/inst/packet_reg[12]/Q
                         net (fo=2, routed)           0.078     1.786    risc16System_i/CPU_Programmer/inst/packet_reg_n_0_[12]
    SLICE_X24Y157        FDRE                                         r  risc16System_i/CPU_Programmer/inst/packet_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.924     2.089    risc16System_i/CPU_Programmer/inst/clk
    SLICE_X24Y157        FDRE                                         r  risc16System_i/CPU_Programmer/inst/packet_reg[20]/C
                         clock pessimism             -0.521     1.568    
    SLICE_X24Y157        FDRE (Hold_fdre_C_D)         0.075     1.643    risc16System_i/CPU_Programmer/inst/packet_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.643    
                         arrival time                           1.786    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 risc16System_i/CPU_Programmer/inst/packet_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            risc16System_i/CPU_Programmer/inst/pgm_addr_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.141ns (53.349%)  route 0.123ns (46.651%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.085ns
    Source Clock Delay      (SCD):    1.566ns
    Clock Pessimism Removal (CPR):    0.483ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.646     1.566    risc16System_i/CPU_Programmer/inst/clk
    SLICE_X23Y163        FDRE                                         r  risc16System_i/CPU_Programmer/inst/packet_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y163        FDRE (Prop_fdre_C_Q)         0.141     1.707 r  risc16System_i/CPU_Programmer/inst/packet_reg[17]/Q
                         net (fo=2, routed)           0.123     1.830    risc16System_i/CPU_Programmer/inst/p_0_in[1]
    SLICE_X24Y163        FDRE                                         r  risc16System_i/CPU_Programmer/inst/pgm_addr_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.920     2.085    risc16System_i/CPU_Programmer/inst/clk
    SLICE_X24Y163        FDRE                                         r  risc16System_i/CPU_Programmer/inst/pgm_addr_reg_reg[1]/C
                         clock pessimism             -0.483     1.602    
    SLICE_X24Y163        FDRE (Hold_fdre_C_D)         0.066     1.668    risc16System_i/CPU_Programmer/inst/pgm_addr_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.668    
                         arrival time                           1.830    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 risc16System_i/CPU_Programmer/inst/packet_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            risc16System_i/CPU_Programmer/inst/pgm_addr_reg_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.141ns (53.844%)  route 0.121ns (46.156%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.084ns
    Source Clock Delay      (SCD):    1.565ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.645     1.565    risc16System_i/CPU_Programmer/inst/clk
    SLICE_X24Y164        FDRE                                         r  risc16System_i/CPU_Programmer/inst/packet_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y164        FDRE (Prop_fdre_C_Q)         0.141     1.706 r  risc16System_i/CPU_Programmer/inst/packet_reg[28]/Q
                         net (fo=2, routed)           0.121     1.827    risc16System_i/CPU_Programmer/inst/p_0_in[12]
    SLICE_X25Y165        FDRE                                         r  risc16System_i/CPU_Programmer/inst/pgm_addr_reg_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.919     2.084    risc16System_i/CPU_Programmer/inst/clk
    SLICE_X25Y165        FDRE                                         r  risc16System_i/CPU_Programmer/inst/pgm_addr_reg_reg[12]/C
                         clock pessimism             -0.505     1.579    
    SLICE_X25Y165        FDRE (Hold_fdre_C_D)         0.070     1.649    risc16System_i/CPU_Programmer/inst/pgm_addr_reg_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.649    
                         arrival time                           1.827    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 risc16System_i/CPU_Programmer/inst/packet_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            risc16System_i/CPU_Programmer/inst/pgm_data_reg_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.141ns (52.343%)  route 0.128ns (47.657%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.091ns
    Source Clock Delay      (SCD):    1.569ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.649     1.569    risc16System_i/CPU_Programmer/inst/clk
    SLICE_X23Y157        FDRE                                         r  risc16System_i/CPU_Programmer/inst/packet_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y157        FDRE (Prop_fdre_C_Q)         0.141     1.710 r  risc16System_i/CPU_Programmer/inst/packet_reg[11]/Q
                         net (fo=2, routed)           0.128     1.838    risc16System_i/CPU_Programmer/inst/packet_reg_n_0_[11]
    SLICE_X23Y155        FDRE                                         r  risc16System_i/CPU_Programmer/inst/pgm_data_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.926     2.091    risc16System_i/CPU_Programmer/inst/clk
    SLICE_X23Y155        FDRE                                         r  risc16System_i/CPU_Programmer/inst/pgm_data_reg_reg[11]/C
                         clock pessimism             -0.505     1.586    
    SLICE_X23Y155        FDRE (Hold_fdre_C_D)         0.070     1.656    risc16System_i/CPU_Programmer/inst/pgm_data_reg_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.656    
                         arrival time                           1.838    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 risc16System_i/CPU_Programmer/inst/pgm_data_reg_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            risc16System_i/MEM/inst/mem_reg[145][10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.426ns  (logic 0.227ns (9.358%)  route 2.199ns (90.642%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.197ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.008ns
    Source Clock Delay      (SCD):    1.566ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.646     1.566    risc16System_i/CPU_Programmer/inst/clk
    SLICE_X24Y162        FDRE                                         r  risc16System_i/CPU_Programmer/inst/pgm_data_reg_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y162        FDRE (Prop_fdre_C_Q)         0.128     1.694 r  risc16System_i/CPU_Programmer/inst/pgm_data_reg_reg[10]/Q
                         net (fo=4, routed)           0.431     2.125    risc16System_i/MEM/inst/pgm_data[10]
    SLICE_X40Y157        LUT3 (Prop_lut3_I0_O)        0.099     2.224 r  risc16System_i/MEM/inst/mem[191][10]_i_1/O
                         net (fo=64, routed)          1.768     3.991    risc16System_i/MEM/inst/mem[191][10]_i_1_n_0
    SLICE_X48Y150        FDRE                                         r  risc16System_i/MEM/inst/mem_reg[145][10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.076     2.242    risc16System_i/Risc16_CPU/inst/cpu_gpr/pclk
    SLICE_X2Y91          LUT3 (Prop_lut3_I0_O)        0.056     2.298 r  risc16System_i/Risc16_CPU/inst/cpu_gpr/mem_clk_INST_0/O
                         net (fo=4228, routed)        1.710     4.008    risc16System_i/MEM/inst/clk
    SLICE_X48Y150        FDRE                                         r  risc16System_i/MEM/inst/mem_reg[145][10]/C
                         clock pessimism             -0.245     3.762    
    SLICE_X48Y150        FDRE (Hold_fdre_C_D)         0.046     3.808    risc16System_i/MEM/inst/mem_reg[145][10]
  -------------------------------------------------------------------
                         required time                         -3.808    
                         arrival time                           3.991    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 risc16System_i/CPU_Programmer/inst/packet_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            risc16System_i/CPU_Programmer/inst/pgm_addr_reg_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.141ns (51.796%)  route 0.131ns (48.204%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.084ns
    Source Clock Delay      (SCD):    1.565ns
    Clock Pessimism Removal (CPR):    0.506ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.645     1.565    risc16System_i/CPU_Programmer/inst/clk
    SLICE_X24Y165        FDRE                                         r  risc16System_i/CPU_Programmer/inst/packet_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y165        FDRE (Prop_fdre_C_Q)         0.141     1.706 r  risc16System_i/CPU_Programmer/inst/packet_reg[30]/Q
                         net (fo=2, routed)           0.131     1.837    risc16System_i/CPU_Programmer/inst/p_0_in[14]
    SLICE_X25Y165        FDRE                                         r  risc16System_i/CPU_Programmer/inst/pgm_addr_reg_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.919     2.084    risc16System_i/CPU_Programmer/inst/clk
    SLICE_X25Y165        FDRE                                         r  risc16System_i/CPU_Programmer/inst/pgm_addr_reg_reg[14]/C
                         clock pessimism             -0.506     1.578    
    SLICE_X25Y165        FDRE (Hold_fdre_C_D)         0.070     1.648    risc16System_i/CPU_Programmer/inst/pgm_addr_reg_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.648    
                         arrival time                           1.837    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 risc16System_i/spi_slave/inst/rx_recv_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            risc16System_i/CPU_Programmer/inst/packet_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.301ns  (logic 0.141ns (46.787%)  route 0.160ns (53.213%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.086ns
    Source Clock Delay      (SCD):    1.567ns
    Clock Pessimism Removal (CPR):    0.483ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.647     1.567    risc16System_i/spi_slave/inst/clk
    SLICE_X17Y162        FDRE                                         r  risc16System_i/spi_slave/inst/rx_recv_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y162        FDRE (Prop_fdre_C_Q)         0.141     1.708 r  risc16System_i/spi_slave/inst/rx_recv_reg_reg[2]/Q
                         net (fo=1, routed)           0.160     1.868    risc16System_i/CPU_Programmer/inst/byte_in[2]
    SLICE_X23Y163        FDRE                                         r  risc16System_i/CPU_Programmer/inst/packet_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.921     2.086    risc16System_i/CPU_Programmer/inst/clk
    SLICE_X23Y163        FDRE                                         r  risc16System_i/CPU_Programmer/inst/packet_reg[2]/C
                         clock pessimism             -0.483     1.603    
    SLICE_X23Y163        FDRE (Hold_fdre_C_D)         0.076     1.679    risc16System_i/CPU_Programmer/inst/packet_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.679    
                         arrival time                           1.868    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 risc16System_i/CPU_Programmer/inst/packet_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            risc16System_i/CPU_Programmer/inst/packet_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.141ns (51.577%)  route 0.132ns (48.423%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.089ns
    Source Clock Delay      (SCD):    1.569ns
    Clock Pessimism Removal (CPR):    0.483ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.649     1.569    risc16System_i/CPU_Programmer/inst/clk
    SLICE_X23Y157        FDRE                                         r  risc16System_i/CPU_Programmer/inst/packet_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y157        FDRE (Prop_fdre_C_Q)         0.141     1.710 r  risc16System_i/CPU_Programmer/inst/packet_reg[11]/Q
                         net (fo=2, routed)           0.132     1.842    risc16System_i/CPU_Programmer/inst/packet_reg_n_0_[11]
    SLICE_X24Y157        FDRE                                         r  risc16System_i/CPU_Programmer/inst/packet_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.924     2.089    risc16System_i/CPU_Programmer/inst/clk
    SLICE_X24Y157        FDRE                                         r  risc16System_i/CPU_Programmer/inst/packet_reg[19]/C
                         clock pessimism             -0.483     1.606    
    SLICE_X24Y157        FDRE (Hold_fdre_C_D)         0.047     1.653    risc16System_i/CPU_Programmer/inst/packet_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.653    
                         arrival time                           1.842    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 risc16System_i/spi_slave/inst/rx_buff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            risc16System_i/spi_slave/inst/rx_buff_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.141ns (52.082%)  route 0.130ns (47.918%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.087ns
    Source Clock Delay      (SCD):    1.567ns
    Clock Pessimism Removal (CPR):    0.520ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.647     1.567    risc16System_i/spi_slave/inst/clk
    SLICE_X16Y162        FDRE                                         r  risc16System_i/spi_slave/inst/rx_buff_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y162        FDRE (Prop_fdre_C_Q)         0.141     1.708 r  risc16System_i/spi_slave/inst/rx_buff_reg[3]/Q
                         net (fo=2, routed)           0.130     1.838    risc16System_i/spi_slave/inst/rx_buff[3]
    SLICE_X16Y162        FDRE                                         r  risc16System_i/spi_slave/inst/rx_buff_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.922     2.087    risc16System_i/spi_slave/inst/clk
    SLICE_X16Y162        FDRE                                         r  risc16System_i/spi_slave/inst/rx_buff_reg[4]/C
                         clock pessimism             -0.520     1.567    
    SLICE_X16Y162        FDRE (Hold_fdre_C_D)         0.075     1.642    risc16System_i/spi_slave/inst/rx_buff_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.642    
                         arrival time                           1.838    
  -------------------------------------------------------------------
                         slack                                  0.196    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X60Y151   risc16System_i/MEM/inst/mem_reg[108][13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X58Y134   risc16System_i/MEM/inst/mem_reg[108][14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X48Y161   risc16System_i/MEM/inst/mem_reg[108][15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X57Y141   risc16System_i/MEM/inst/mem_reg[108][1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X65Y135   risc16System_i/MEM/inst/mem_reg[108][2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X65Y135   risc16System_i/MEM/inst/mem_reg[108][3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X58Y134   risc16System_i/MEM/inst/mem_reg[108][4]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X63Y131   risc16System_i/MEM/inst/mem_reg[108][5]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y132   risc16System_i/MEM/inst/mem_reg[108][6]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y151   risc16System_i/MEM/inst/mem_reg[108][13]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y151   risc16System_i/MEM/inst/mem_reg[108][8]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y135   risc16System_i/MEM/inst/mem_reg[109][2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X45Y154   risc16System_i/MEM/inst/mem_reg[137][13]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X45Y154   risc16System_i/MEM/inst/mem_reg[137][15]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X54Y120   risc16System_i/MEM/inst/mem_reg[137][3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X54Y120   risc16System_i/MEM/inst/mem_reg[137][4]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X54Y120   risc16System_i/MEM/inst/mem_reg[137][6]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X54Y120   risc16System_i/MEM/inst/mem_reg[137][7]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X45Y154   risc16System_i/MEM/inst/mem_reg[137][8]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y160   risc16System_i/MEM/inst/mem_reg[121][10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y160   risc16System_i/MEM/inst/mem_reg[123][10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X24Y162   risc16System_i/CPU_Programmer/inst/pgm_addr_reg_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X24Y162   risc16System_i/CPU_Programmer/inst/pgm_addr_reg_reg[5]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X24Y162   risc16System_i/CPU_Programmer/inst/pgm_addr_reg_reg[6]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X24Y162   risc16System_i/CPU_Programmer/inst/pgm_addr_reg_reg[7]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X24Y162   risc16System_i/CPU_Programmer/inst/pgm_data_reg_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X16Y162   risc16System_i/spi_slave/inst/rx_buff_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X16Y162   risc16System_i/spi_slave/inst/rx_buff_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X16Y162   risc16System_i/spi_slave/inst/rx_buff_reg[2]/C



