module wideexpr_00874(ctrl, u0, u1, u2, u3, u4, u5, u6, u7, s0, s1, s2, s3, s4, s5, s6, s7, y);
  input [7:0] ctrl;
  input [0:0] u0;
  input [1:0] u1;
  input [2:0] u2;
  input [3:0] u3;
  input [4:0] u4;
  input [5:0] u5;
  input [6:0] u6;
  input [7:0] u7;
  input signed [0:0] s0;
  input signed [1:0] s1;
  input signed [2:0] s2;
  input signed [3:0] s3;
  input signed [4:0] s4;
  input signed [5:0] s5;
  input signed [6:0] s6;
  input signed [7:0] s7;
  output [127:0] y;
  wire [15:0] y0;
  wire [15:0] y1;
  wire [15:0] y2;
  wire [15:0] y3;
  wire [15:0] y4;
  wire [15:0] y5;
  wire [15:0] y6;
  wire [15:0] y7;
  assign y = {y0,y1,y2,y3,y4,y5,y6,y7};
  assign y0 = ((ctrl[4]?((ctrl[5]?-($signed((s0)^(1'sb1))):-(u2)))<<(1'sb0):4'sb1110))&(-({($signed(5'sb10011))-(s2),3'sb110,($signed(6'sb111010))>>({1{$unsigned($signed(3'sb110))}}),$signed((2'sb11)>>((ctrl[4]?u3:{1'b1,2'sb01})))}));
  assign y1 = s3;
  assign y2 = ((ctrl[5]?s7:s6))>>(((3'sb110)>=($signed(1'b1)))^~((~^(((s4)<=(1'sb0))>>>(s0)))&({3{((2'b01)>>(s0))<<<(~|(1'sb1))}})));
  assign y3 = {(s6)>($signed(!(s6)))};
  assign y4 = $signed(((s6)|(2'sb11))<<<((-(($signed(s5))<<(+((6'sb010101)>=(u5)))))>(1'b0)));
  assign y5 = ($signed((3'sb101)^~(((ctrl[2]?u7:(-((-(s0))-($signed(6'sb111110))))>($signed((2'sb11)<<((s6)+(s1))))))<<($signed(~&((4'sb1001)>>($signed(s0))))))))^~(4'sb0001);
  assign y6 = u2;
  assign y7 = (3'sb010)>>((6'sb110011)>>(+(s7)));
endmodule
