INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ignac/project_2/project_2.srcs/sim_1/new/baud_rate_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module baud_rate_tb
