{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1749186406618 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1749186406618 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jun 05 23:06:46 2025 " "Processing started: Thu Jun 05 23:06:46 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1749186406618 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1749186406618 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off SnakeComputer -c SnakeComputer --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off SnakeComputer -c SnakeComputer --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1749186406618 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1749186407077 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1749186407077 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/subtractor.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu/subtractor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Subtractor " "Found entity 1: Subtractor" {  } { { "ALU/Subtractor.sv" "" { Text "C:/Users/eboli/Documents/Github/digital_design_proyecto_final/ALU/Subtractor.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749186415467 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1749186415467 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/adder.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu/adder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Adder " "Found entity 1: Adder" {  } { { "ALU/Adder.sv" "" { Text "C:/Users/eboli/Documents/Github/digital_design_proyecto_final/ALU/Adder.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749186415471 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1749186415471 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hardware/alu.sv 1 1 " "Found 1 design units, including 1 entities, in source file hardware/alu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "hardware/ALU.sv" "" { Text "C:/Users/eboli/Documents/Github/digital_design_proyecto_final/hardware/ALU.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749186415475 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1749186415475 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hardware/rom.sv 1 1 " "Found 1 design units, including 1 entities, in source file hardware/rom.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ROM " "Found entity 1: ROM" {  } { { "hardware/ROM.sv" "" { Text "C:/Users/eboli/Documents/Github/digital_design_proyecto_final/hardware/ROM.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749186415480 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1749186415480 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hardware/ram.sv 1 1 " "Found 1 design units, including 1 entities, in source file hardware/ram.sv" { { "Info" "ISGN_ENTITY_NAME" "1 RAM " "Found entity 1: RAM" {  } { { "hardware/RAM.sv" "" { Text "C:/Users/eboli/Documents/Github/digital_design_proyecto_final/hardware/RAM.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749186415485 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1749186415485 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hardware/gpr.sv 1 1 " "Found 1 design units, including 1 entities, in source file hardware/gpr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 GPR " "Found entity 1: GPR" {  } { { "hardware/GPR.sv" "" { Text "C:/Users/eboli/Documents/Github/digital_design_proyecto_final/hardware/GPR.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749186415489 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1749186415489 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hardware/cpu.sv 1 1 " "Found 1 design units, including 1 entities, in source file hardware/cpu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 CPU " "Found entity 1: CPU" {  } { { "hardware/CPU.sv" "" { Text "C:/Users/eboli/Documents/Github/digital_design_proyecto_final/hardware/CPU.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749186415494 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1749186415494 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbenches/ram_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file testbenches/ram_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 RAM_tb " "Found entity 1: RAM_tb" {  } { { "testbenches/RAM_tb.sv" "" { Text "C:/Users/eboli/Documents/Github/digital_design_proyecto_final/testbenches/RAM_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749186415499 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1749186415499 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hardware/controlunit.sv 1 1 " "Found 1 design units, including 1 entities, in source file hardware/controlunit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ControlUnit " "Found entity 1: ControlUnit" {  } { { "hardware/ControlUnit.sv" "" { Text "C:/Users/eboli/Documents/Github/digital_design_proyecto_final/hardware/ControlUnit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749186415505 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1749186415505 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "R1 r1 RegisterFile.sv(9) " "Verilog HDL Declaration information at RegisterFile.sv(9): object \"R1\" differs only in case from object \"r1\" in the same scope" {  } { { "hardware/RegisterFile.sv" "" { Text "C:/Users/eboli/Documents/Github/digital_design_proyecto_final/hardware/RegisterFile.sv" 9 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1749186415508 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "R2 r2 RegisterFile.sv(10) " "Verilog HDL Declaration information at RegisterFile.sv(10): object \"R2\" differs only in case from object \"r2\" in the same scope" {  } { { "hardware/RegisterFile.sv" "" { Text "C:/Users/eboli/Documents/Github/digital_design_proyecto_final/hardware/RegisterFile.sv" 10 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1749186415509 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "R3 r3 RegisterFile.sv(12) " "Verilog HDL Declaration information at RegisterFile.sv(12): object \"R3\" differs only in case from object \"r3\" in the same scope" {  } { { "hardware/RegisterFile.sv" "" { Text "C:/Users/eboli/Documents/Github/digital_design_proyecto_final/hardware/RegisterFile.sv" 12 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1749186415509 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hardware/registerfile.sv 1 1 " "Found 1 design units, including 1 entities, in source file hardware/registerfile.sv" { { "Info" "ISGN_ENTITY_NAME" "1 RegisterFile " "Found entity 1: RegisterFile" {  } { { "hardware/RegisterFile.sv" "" { Text "C:/Users/eboli/Documents/Github/digital_design_proyecto_final/hardware/RegisterFile.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749186415510 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1749186415510 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbenches/registerfile_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file testbenches/registerfile_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 RegisterFile_tb " "Found entity 1: RegisterFile_tb" {  } { { "testbenches/RegisterFile_tb.sv" "" { Text "C:/Users/eboli/Documents/Github/digital_design_proyecto_final/testbenches/RegisterFile_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749186415515 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1749186415515 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbenches/controlunit_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file testbenches/controlunit_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ControlUnit_tb " "Found entity 1: ControlUnit_tb" {  } { { "testbenches/ControlUnit_tb.sv" "" { Text "C:/Users/eboli/Documents/Github/digital_design_proyecto_final/testbenches/ControlUnit_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749186415519 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1749186415519 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbenches/cpu_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file testbenches/cpu_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 CPU_tb " "Found entity 1: CPU_tb" {  } { { "testbenches/CPU_tb.sv" "" { Text "C:/Users/eboli/Documents/Github/digital_design_proyecto_final/testbenches/CPU_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749186415524 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1749186415524 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hardware/immextend.sv 1 1 " "Found 1 design units, including 1 entities, in source file hardware/immextend.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ImmExtend " "Found entity 1: ImmExtend" {  } { { "hardware/ImmExtend.sv" "" { Text "C:/Users/eboli/Documents/Github/digital_design_proyecto_final/hardware/ImmExtend.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749186415529 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1749186415529 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbenches/immextend_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file testbenches/immextend_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ImmExtend_tb " "Found entity 1: ImmExtend_tb" {  } { { "testbenches/ImmExtend_tb.sv" "" { Text "C:/Users/eboli/Documents/Github/digital_design_proyecto_final/testbenches/ImmExtend_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749186415534 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1749186415534 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hardware/signextend.sv 1 1 " "Found 1 design units, including 1 entities, in source file hardware/signextend.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SignExtend " "Found entity 1: SignExtend" {  } { { "hardware/SignExtend.sv" "" { Text "C:/Users/eboli/Documents/Github/digital_design_proyecto_final/hardware/SignExtend.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749186415538 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1749186415538 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbenches/signextend_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file testbenches/signextend_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SignExtend_tb " "Found entity 1: SignExtend_tb" {  } { { "testbenches/SignExtend_tb.sv" "" { Text "C:/Users/eboli/Documents/Github/digital_design_proyecto_final/testbenches/SignExtend_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749186415544 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1749186415544 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "sub_bout ALU.sv(25) " "Verilog HDL Implicit Net warning at ALU.sv(25): created implicit net for \"sub_bout\"" {  } { { "hardware/ALU.sv" "" { Text "C:/Users/eboli/Documents/Github/digital_design_proyecto_final/hardware/ALU.sv" 25 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1749186415544 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "CPU " "Elaborating entity \"CPU\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1749186415588 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ControlUnit ControlUnit:c1 " "Elaborating entity \"ControlUnit\" for hierarchy \"ControlUnit:c1\"" {  } { { "hardware/CPU.sv" "c1" { Text "C:/Users/eboli/Documents/Github/digital_design_proyecto_final/hardware/CPU.sv" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1749186415591 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RegisterFile RegisterFile:c2 " "Elaborating entity \"RegisterFile\" for hierarchy \"RegisterFile:c2\"" {  } { { "hardware/CPU.sv" "c2" { Text "C:/Users/eboli/Documents/Github/digital_design_proyecto_final/hardware/CPU.sv" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1749186415595 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "GPR RegisterFile:c2\|GPR:r0 " "Elaborating entity \"GPR\" for hierarchy \"RegisterFile:c2\|GPR:r0\"" {  } { { "hardware/RegisterFile.sv" "r0" { Text "C:/Users/eboli/Documents/Github/digital_design_proyecto_final/hardware/RegisterFile.sv" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1749186415599 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RAM RAM:c3 " "Elaborating entity \"RAM\" for hierarchy \"RAM:c3\"" {  } { { "hardware/CPU.sv" "c3" { Text "C:/Users/eboli/Documents/Github/digital_design_proyecto_final/hardware/CPU.sv" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1749186415611 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU ALU:c4 " "Elaborating entity \"ALU\" for hierarchy \"ALU:c4\"" {  } { { "hardware/CPU.sv" "c4" { Text "C:/Users/eboli/Documents/Github/digital_design_proyecto_final/hardware/CPU.sv" 70 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1749186415635 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "sub_cout ALU.sv(9) " "Verilog HDL warning at ALU.sv(9): object sub_cout used but never assigned" {  } { { "hardware/ALU.sv" "" { Text "C:/Users/eboli/Documents/Github/digital_design_proyecto_final/hardware/ALU.sv" 9 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Design Software" 0 -1 1749186415636 "|CPU|ALU:c4"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "sub_cout 0 ALU.sv(9) " "Net \"sub_cout\" at ALU.sv(9) has no driver or initial value, using a default initial value '0'" {  } { { "hardware/ALU.sv" "" { Text "C:/Users/eboli/Documents/Github/digital_design_proyecto_final/hardware/ALU.sv" 9 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Design Software" 0 -1 1749186415636 "|CPU|ALU:c4"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Adder ALU:c4\|Adder:adder " "Elaborating entity \"Adder\" for hierarchy \"ALU:c4\|Adder:adder\"" {  } { { "hardware/ALU.sv" "adder" { Text "C:/Users/eboli/Documents/Github/digital_design_proyecto_final/hardware/ALU.sv" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1749186415637 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Subtractor ALU:c4\|Subtractor:subtractor " "Elaborating entity \"Subtractor\" for hierarchy \"ALU:c4\|Subtractor:subtractor\"" {  } { { "hardware/ALU.sv" "subtractor" { Text "C:/Users/eboli/Documents/Github/digital_design_proyecto_final/hardware/ALU.sv" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1749186415640 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ImmExtend ImmExtend:c5 " "Elaborating entity \"ImmExtend\" for hierarchy \"ImmExtend:c5\"" {  } { { "hardware/CPU.sv" "c5" { Text "C:/Users/eboli/Documents/Github/digital_design_proyecto_final/hardware/CPU.sv" 75 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1749186415644 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SignExtend SignExtend:c6 " "Elaborating entity \"SignExtend\" for hierarchy \"SignExtend:c6\"" {  } { { "hardware/CPU.sv" "c6" { Text "C:/Users/eboli/Documents/Github/digital_design_proyecto_final/hardware/CPU.sv" 80 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1749186415647 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 24 SignExtend.sv(10) " "Verilog HDL assignment warning at SignExtend.sv(10): truncated value with size 32 to match size of target (24)" {  } { { "hardware/SignExtend.sv" "" { Text "C:/Users/eboli/Documents/Github/digital_design_proyecto_final/hardware/SignExtend.sv" 10 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1749186415648 "|SignExtend"}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/eboli/Documents/Github/digital_design_proyecto_final/output_files/SnakeComputer.map.smsg " "Generated suppressed messages file C:/Users/eboli/Documents/Github/digital_design_proyecto_final/output_files/SnakeComputer.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Design Software" 0 -1 1749186416057 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 5 s Quartus Prime " "Quartus Prime Analysis & Elaboration was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4782 " "Peak virtual memory: 4782 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1749186416076 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jun 05 23:06:56 2025 " "Processing ended: Thu Jun 05 23:06:56 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1749186416076 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1749186416076 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:20 " "Total CPU time (on all processors): 00:00:20" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1749186416076 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1749186416076 ""}
