
/*******************************************************************************
**  FILE-NAME: SchM_Dcm.h                                                     **
**                                                                            **
**  MODULE-NAME: AUTOSAR RTE GENERATION TOOL                                  **
**                                                                            **
**  NOTE: This file is auto generated, do not edit this file manually.        **
**                                                                            **
********************************************************************************

********************************************************************************
**                      Generation Tool Information                           **

********************************************************************************
**  Tool Version: 4.11.1                                                   **
**                                                                            **
**  Change History: Refer log file (use -l option to generate log file)       **
**                                                                            **
********************************************************************************
**                      File Generation Information                           **
*******************************************************************************/
/*
 * INPUT FILE:
 *      D:\00_Project\95_WPC_TYPE5\trunk\03.SW_DESIGN\4.SW_Integration\1.GN7_PE\1.GN7_PE_WPC_FBL\Configuration\ECU\ECUCD_EcucValueCollection.arxml
 *      D:\00_Project\95_WPC_TYPE5\trunk\03.SW_DESIGN\4.SW_Integration\1.GN7_PE\1.GN7_PE_WPC_FBL\Configuration\ECU\Ecud_Com.arxml
 *      D:\00_Project\95_WPC_TYPE5\trunk\03.SW_DESIGN\4.SW_Integration\1.GN7_PE\1.GN7_PE_WPC_FBL\Configuration\ECU\Ecud_Crypto_76_HaeModule.arxml
 *      D:\00_Project\95_WPC_TYPE5\trunk\03.SW_DESIGN\4.SW_Integration\1.GN7_PE\1.GN7_PE_WPC_FBL\Configuration\ECU\Ecud_Det.arxml
 *      D:\00_Project\95_WPC_TYPE5\trunk\03.SW_DESIGN\4.SW_Integration\1.GN7_PE\1.GN7_PE_WPC_FBL\Configuration\ECU\Ecud_EcuC.arxml
 *      D:\00_Project\95_WPC_TYPE5\trunk\03.SW_DESIGN\4.SW_Integration\1.GN7_PE\1.GN7_PE_WPC_FBL\Configuration\ECU\Ecud_Fota.arxml
 *      D:\00_Project\95_WPC_TYPE5\trunk\03.SW_DESIGN\4.SW_Integration\1.GN7_PE\1.GN7_PE_WPC_FBL\Configuration\ECU\Ecud_Mem_76_Pfls.arxml
 *      D:\00_Project\95_WPC_TYPE5\trunk\03.SW_DESIGN\4.SW_Integration\1.GN7_PE\1.GN7_PE_WPC_FBL\Configuration\ECU\Ecud_Os.arxml
 *      D:\00_Project\95_WPC_TYPE5\trunk\03.SW_DESIGN\4.SW_Integration\1.GN7_PE\1.GN7_PE_WPC_FBL\Configuration\ECU\Ecud_Rte.arxml
 *      D:\00_Project\95_WPC_TYPE5\trunk\03.SW_DESIGN\4.SW_Integration\1.GN7_PE\1.GN7_PE_WPC_FBL\Configuration\System\Bswmd\Bswmd_Adc.arxml
 *      D:\00_Project\95_WPC_TYPE5\trunk\03.SW_DESIGN\4.SW_Integration\1.GN7_PE\1.GN7_PE_WPC_FBL\Configuration\System\Bswmd\Bswmd_BswM.arxml
 *      D:\00_Project\95_WPC_TYPE5\trunk\03.SW_DESIGN\4.SW_Integration\1.GN7_PE\1.GN7_PE_WPC_FBL\Configuration\System\Bswmd\Bswmd_Can.arxml
 *      D:\00_Project\95_WPC_TYPE5\trunk\03.SW_DESIGN\4.SW_Integration\1.GN7_PE\1.GN7_PE_WPC_FBL\Configuration\System\Bswmd\Bswmd_CanIf.arxml
 *      D:\00_Project\95_WPC_TYPE5\trunk\03.SW_DESIGN\4.SW_Integration\1.GN7_PE\1.GN7_PE_WPC_FBL\Configuration\System\Bswmd\Bswmd_CanSM.arxml
 *      D:\00_Project\95_WPC_TYPE5\trunk\03.SW_DESIGN\4.SW_Integration\1.GN7_PE\1.GN7_PE_WPC_FBL\Configuration\System\Bswmd\Bswmd_CanTp.arxml
 *      D:\00_Project\95_WPC_TYPE5\trunk\03.SW_DESIGN\4.SW_Integration\1.GN7_PE\1.GN7_PE_WPC_FBL\Configuration\System\Bswmd\Bswmd_CanTrcv.arxml
 *      D:\00_Project\95_WPC_TYPE5\trunk\03.SW_DESIGN\4.SW_Integration\1.GN7_PE\1.GN7_PE_WPC_FBL\Configuration\System\Bswmd\Bswmd_Com.arxml
 *      D:\00_Project\95_WPC_TYPE5\trunk\03.SW_DESIGN\4.SW_Integration\1.GN7_PE\1.GN7_PE_WPC_FBL\Configuration\System\Bswmd\Bswmd_ComM.arxml
 *      D:\00_Project\95_WPC_TYPE5\trunk\03.SW_DESIGN\4.SW_Integration\1.GN7_PE\1.GN7_PE_WPC_FBL\Configuration\System\Bswmd\Bswmd_Crc.arxml
 *      D:\00_Project\95_WPC_TYPE5\trunk\03.SW_DESIGN\4.SW_Integration\1.GN7_PE\1.GN7_PE_WPC_FBL\Configuration\System\Bswmd\Bswmd_Dcm.arxml
 *      D:\00_Project\95_WPC_TYPE5\trunk\03.SW_DESIGN\4.SW_Integration\1.GN7_PE\1.GN7_PE_WPC_FBL\Configuration\System\Bswmd\Bswmd_Det.arxml
 *      D:\00_Project\95_WPC_TYPE5\trunk\03.SW_DESIGN\4.SW_Integration\1.GN7_PE\1.GN7_PE_WPC_FBL\Configuration\System\Bswmd\Bswmd_Dio.arxml
 *      D:\00_Project\95_WPC_TYPE5\trunk\03.SW_DESIGN\4.SW_Integration\1.GN7_PE\1.GN7_PE_WPC_FBL\Configuration\System\Bswmd\Bswmd_Gpt.arxml
 *      D:\00_Project\95_WPC_TYPE5\trunk\03.SW_DESIGN\4.SW_Integration\1.GN7_PE\1.GN7_PE_WPC_FBL\Configuration\System\Bswmd\Bswmd_Mcu.arxml
 *      D:\00_Project\95_WPC_TYPE5\trunk\03.SW_DESIGN\4.SW_Integration\1.GN7_PE\1.GN7_PE_WPC_FBL\Configuration\System\Bswmd\Bswmd_Os.arxml
 *      D:\00_Project\95_WPC_TYPE5\trunk\03.SW_DESIGN\4.SW_Integration\1.GN7_PE\1.GN7_PE_WPC_FBL\Configuration\System\Bswmd\Bswmd_PduR.arxml
 *      D:\00_Project\95_WPC_TYPE5\trunk\03.SW_DESIGN\4.SW_Integration\1.GN7_PE\1.GN7_PE_WPC_FBL\Configuration\System\Bswmd\Bswmd_Port.arxml
 *      D:\00_Project\95_WPC_TYPE5\trunk\03.SW_DESIGN\4.SW_Integration\1.GN7_PE\1.GN7_PE_WPC_FBL\Configuration\System\Bswmd\Bswmd_Spi.arxml
 *      D:\00_Project\95_WPC_TYPE5\trunk\03.SW_DESIGN\4.SW_Integration\1.GN7_PE\1.GN7_PE_WPC_FBL\Configuration\System\Bswmd\Bswmd_Wdg.arxml
 *      D:\00_Project\95_WPC_TYPE5\trunk\03.SW_DESIGN\4.SW_Integration\1.GN7_PE\1.GN7_PE_WPC_FBL\Configuration\System\Composition\EcuExtract.arxml
 *      D:\00_Project\95_WPC_TYPE5\trunk\03.SW_DESIGN\4.SW_Integration\1.GN7_PE\1.GN7_PE_WPC_FBL\Configuration\System\DBImport\BCAN.arxml
 *      D:\00_Project\95_WPC_TYPE5\trunk\03.SW_DESIGN\4.SW_Integration\1.GN7_PE\1.GN7_PE_WPC_FBL\Configuration\System\DataTypes\AUTOSAR_DataTypes.arxml
 *      D:\00_Project\95_WPC_TYPE5\trunk\03.SW_DESIGN\4.SW_Integration\1.GN7_PE\1.GN7_PE_WPC_FBL\Configuration\System\DataTypes\AUTOSAR_DataTypes_Etc.arxml
 *      D:\00_Project\95_WPC_TYPE5\trunk\03.SW_DESIGN\4.SW_Integration\1.GN7_PE\1.GN7_PE_WPC_FBL\Configuration\System\Swcd_App\App_Dcm.arxml
 *      D:\00_Project\95_WPC_TYPE5\trunk\03.SW_DESIGN\4.SW_Integration\1.GN7_PE\1.GN7_PE_WPC_FBL\Configuration\System\Swcd_App\App_Mode.arxml
 *      D:\00_Project\95_WPC_TYPE5\trunk\03.SW_DESIGN\4.SW_Integration\1.GN7_PE\1.GN7_PE_WPC_FBL\Configuration\System\Swcd_App\App_WdgM.arxml
 *      D:\00_Project\95_WPC_TYPE5\trunk\03.SW_DESIGN\4.SW_Integration\1.GN7_PE\1.GN7_PE_WPC_FBL\Configuration\System\Swcd_Bsw\MODE_PortInterfaces.arxml
 *      D:\00_Project\95_WPC_TYPE5\trunk\03.SW_DESIGN\4.SW_Integration\1.GN7_PE\1.GN7_PE_WPC_FBL\Configuration\System\Swcd_Bsw\Swcd_Bsw_BswM.arxml
 *      D:\00_Project\95_WPC_TYPE5\trunk\03.SW_DESIGN\4.SW_Integration\1.GN7_PE\1.GN7_PE_WPC_FBL\Configuration\System\Swcd_Bsw\Swcd_Bsw_Os.arxml
 *      D:\00_Project\95_WPC_TYPE5\trunk\03.SW_DESIGN\4.SW_Integration\1.GN7_PE\1.GN7_PE_WPC_FBL\Configuration\System\Swcd_Bsw\Swcd_CanTp.arxml
 *      D:\00_Project\95_WPC_TYPE5\trunk\03.SW_DESIGN\4.SW_Integration\1.GN7_PE\1.GN7_PE_WPC_FBL\Configuration\System\Swcd_Bsw\Swcd_ComM.arxml
 *      D:\00_Project\95_WPC_TYPE5\trunk\03.SW_DESIGN\4.SW_Integration\1.GN7_PE\1.GN7_PE_WPC_FBL\Configuration\System\Swcd_Bsw\Swcd_Det.arxml
 *      D:\00_Project\95_WPC_TYPE5\trunk\03.SW_DESIGN\4.SW_Integration\1.GN7_PE\1.GN7_PE_WPC_FBL\Generated\Bsw_Output\bswmd\Bswmd_Crypto_76_HaeModule.arxml
 *      D:\00_Project\95_WPC_TYPE5\trunk\03.SW_DESIGN\4.SW_Integration\1.GN7_PE\1.GN7_PE_WPC_FBL\Generated\Bsw_Output\bswmd\Bswmd_Csm.arxml
 *      D:\00_Project\95_WPC_TYPE5\trunk\03.SW_DESIGN\4.SW_Integration\1.GN7_PE\1.GN7_PE_WPC_FBL\Generated\Bsw_Output\bswmd\Bswmd_EcuM.arxml
 *      D:\00_Project\95_WPC_TYPE5\trunk\03.SW_DESIGN\4.SW_Integration\1.GN7_PE\1.GN7_PE_WPC_FBL\Generated\Bsw_Output\bswmd\Bswmd_Fota.arxml
 *      D:\00_Project\95_WPC_TYPE5\trunk\03.SW_DESIGN\4.SW_Integration\1.GN7_PE\1.GN7_PE_WPC_FBL\Generated\Bsw_Output\bswmd\Bswmd_KeyM.arxml
 *      D:\00_Project\95_WPC_TYPE5\trunk\03.SW_DESIGN\4.SW_Integration\1.GN7_PE\1.GN7_PE_WPC_FBL\Generated\Bsw_Output\bswmd\Bswmd_Mem_76_Pfls.arxml
 *      D:\00_Project\95_WPC_TYPE5\trunk\03.SW_DESIGN\4.SW_Integration\1.GN7_PE\1.GN7_PE_WPC_FBL\Generated\Bsw_Output\bswmd\Bswmd_WdgIf.arxml
 *      D:\00_Project\95_WPC_TYPE5\trunk\03.SW_DESIGN\4.SW_Integration\1.GN7_PE\1.GN7_PE_WPC_FBL\Generated\Bsw_Output\bswmd\Bswmd_WdgM.arxml
 *      D:\00_Project\95_WPC_TYPE5\trunk\03.SW_DESIGN\4.SW_Integration\1.GN7_PE\1.GN7_PE_WPC_FBL\Generated\Bsw_Output\swcd\Swcd_Bsw_Csm.arxml
 *      D:\00_Project\95_WPC_TYPE5\trunk\03.SW_DESIGN\4.SW_Integration\1.GN7_PE\1.GN7_PE_WPC_FBL\Generated\Bsw_Output\swcd\Swcd_Bsw_Dcm.arxml
 *      D:\00_Project\95_WPC_TYPE5\trunk\03.SW_DESIGN\4.SW_Integration\1.GN7_PE\1.GN7_PE_WPC_FBL\Generated\Bsw_Output\swcd\Swcd_Bsw_EcuM.arxml
 *      D:\00_Project\95_WPC_TYPE5\trunk\03.SW_DESIGN\4.SW_Integration\1.GN7_PE\1.GN7_PE_WPC_FBL\Generated\Bsw_Output\swcd\Swcd_Bsw_KeyM.arxml
 *      D:\00_Project\95_WPC_TYPE5\trunk\03.SW_DESIGN\4.SW_Integration\1.GN7_PE\1.GN7_PE_WPC_FBL\Generated\Bsw_Output\swcd\Swcd_Fota.arxml
 *      D:\00_Project\95_WPC_TYPE5\trunk\03.SW_DESIGN\4.SW_Integration\1.GN7_PE\1.GN7_PE_WPC_FBL\Generated\Bsw_Output\swcd\Swcd_WdgM.arxml
 *      D:\00_Project\95_WPC_TYPE5\trunk\03.SW_DESIGN\4.SW_Integration\1.GN7_PE\1.GN7_PE_WPC_FBL\Static_Code\Modules\b_autosar_sys_EcuM_R40\generator\EcuM_PortInterface.arxml
 *      D:\00_Project\95_WPC_TYPE5\trunk\03.SW_DESIGN\4.SW_Integration\1.GN7_PE\1.GN7_PE_WPC_FBL\Static_Code\Modules\b_autosar_sys_WdgM_R40\generator\Swcd_WdgM_Fixed.arxml

 * GENERATED ON: The time-stamp is removed
*/

/******************************************************************************/

/*******************************************************************************
* PRE-JUSTIFICATION BEGINE SECTION (MISRA-C RULE CHECKER)
* These rules will not be applied for verification based on the MISRA Rule
* in Rte generated source
*******************************************************************************/

/*
    polyspace:begin<MISRA-C:5.1:Not a defect:Justify with annotations> Number of character is depends on user configuration
*/

/*******************************************************************************
**                         Input File                                         **
*******************************************************************************/

/*******************************************************************************
**                         MULTIPLE INCLUSION PROTECTION                      **
*******************************************************************************/
#ifndef SCHM_DCM_H
#define SCHM_DCM_H

/*******************************************************************************
**                      Include Section                                       **
*******************************************************************************/
/* polyspace:begin<MISRA-C:1.1:Not a defect:Justify with annotations> No Impact of this rule violation (AUTOSAR Standard : Inclusion of Header Files) */
#include "SchM_Dcm_Type.h"

#include "Rte.h"
/* polyspace:end<MISRA-C:1.1:Not a defect:Justify with annotations> No Impact of this rule violation (AUTOSAR Standard : Inclusion of Header Files) */

/*******************************************************************************
** Version Information                                                        **
*******************************************************************************/
/* AUTOSAR SPECIFICATION VERSION INFORMATION */

#define SCHM_Dcm_AR_RELEASE_MAJOR_VERSION	4
#define SCHM_Dcm_AR_RELEASE_MINOR_VERSION	0
#define SCHM_Dcm_AR_REVISION_VERSION			2

/* SOFTWARE VERSION INFORMATION */

#define SCHM_Dcm_SW_MAJOR_VERSION	4
#define SCHM_Dcm_SW_MINOR_VERSION	0

/* RTE MODULE VERSION INFORMATION */

#ifdef RTE_VENDOR_ID
  #if (RTE_VENDOR_ID != 76)
    #error "Rte_Cfg.h : Mismatch in Rte Specification Vendor Id"
  #endif
#else
  #define RTE_VENDOR_ID 76
#endif

#ifdef RTE_MODULE_ID
  #if (RTE_MODULE_ID != 2)
    #error "Rte_Cfg.h : Mismatch in Rte Specification Module Id"
  #endif
#else
  #define RTE_MODULE_ID 2
#endif

#ifdef RTE_SW_MAJOR_VERSION
  #if (RTE_SW_MAJOR_VERSION != 4)
    #error "Rte_Cfg.h : Mismatch in Rte Specification Major Version"
  #endif
#else
  #define RTE_SW_MAJOR_VERSION 4
#endif

#ifdef RTE_SW_MINOR_VERSION
  #if (RTE_SW_MINOR_VERSION != 11)
    #error "Rte_Cfg.h : Mismatch in Rte Specification Minor Version"
  #endif
#else
  #define RTE_SW_MINOR_VERSION 11
#endif

#ifdef RTE_SW_PATCH_VERSION
  #if (RTE_SW_PATCH_VERSION != 1)
    #error "Rte_Cfg.h : Mismatch in Rte Specification Patch Version"
  #endif
#else
  #define RTE_SW_PATCH_VERSION 1
#endif

#ifdef RTE_AR_RELEASE_MAJOR_VERSION
  #if (RTE_AR_RELEASE_MAJOR_VERSION != 4)
    #error "Rte_Cfg.h : Mismatch in Rte Specification Release Major Version"
  #endif
#else
  #define RTE_AR_RELEASE_MAJOR_VERSION 4
#endif

#ifdef RTE_AR_RELEASE_MINOR_VERSION
  #if (RTE_AR_RELEASE_MINOR_VERSION != 0)
    #error "Rte_Cfg.h : Mismatch in Rte Specification Release Minor Version"
  #endif
#else
  #define RTE_AR_RELEASE_MINOR_VERSION 0
#endif

#ifdef RTE_AR_RELEASE_REVISION_VERSION
  #if (RTE_AR_RELEASE_REVISION_VERSION != 3)
    #error "Rte_Cfg.h : Mismatch in Rte Specification Release Revision Version"
  #endif
#else
  #define RTE_AR_RELEASE_REVISION_VERSION 3
#endif

/* COMPATIBLE WITH C and C++ languages */
#ifdef __cplusplus
 extern "C" {
 #endif /* __cplusplus */

/*******************************************************************************
** RTE #DEFINES USED FOR INITIALISATION OF GLOBAL VARIABLES                   **
*******************************************************************************/

/*******************************************************************************
** Global Variables                                                           **
*******************************************************************************/

/*******************************************************************************
** Macros for Exclusive Areas                                                 **
*******************************************************************************/

/*******************************************************************************
** Prototypes for BswSchedulable entities                                     **
*******************************************************************************/
/*
  polyspace:begin<MISRA-C:8.8:Not a defect:Justify with annotations> No Impact of this rule violation (AUTOSAR Standard : Rte SWS #7283)
*/

#define DCM_START_SEC_CODE
#include "MemMap.h"
FUNC(void, DCM_CODE) Dcm_MainFunction(void);

#define DCM_STOP_SEC_CODE
#include "MemMap.h"

/*
  polyspace:end<MISRA-C:8.8:Not a defect:Justify with annotations> No Impact of this rule violation (AUTOSAR Standard : Rte SWS #7283)
*/

/*******************************************************************************
** Prototypes for BSW API                                                     **
*******************************************************************************/
#define RTE_START_SEC_CODE
#include "MemMap.h"
extern FUNC(void, RTE_CODE) SchM_Enter_Dcm_RxPduIdProtection(void);

extern FUNC(void, RTE_CODE) SchM_Exit_Dcm_RxPduIdProtection(void);

extern FUNC(void, RTE_CODE) SchM_Enter_Dcm_DATA_UPDATE(void);

extern FUNC(void, RTE_CODE) SchM_Exit_Dcm_DATA_UPDATE(void);

extern FUNC(void, RTE_CODE) SchM_Enter_Dcm_ProtclProtection(void);

extern FUNC(void, RTE_CODE) SchM_Exit_Dcm_ProtclProtection(void);

extern FUNC(void, RTE_CODE) SchM_Enter_Dcm_TimerProtection(void);

extern FUNC(void, RTE_CODE) SchM_Exit_Dcm_TimerProtection(void);

extern FUNC(void, RTE_CODE) SchM_Enter_Dcm_SIGNAL_DATA_PROTECTION_AREA(void);

extern FUNC(void, RTE_CODE) SchM_Exit_Dcm_SIGNAL_DATA_PROTECTION_AREA(void);

extern FUNC(void, RTE_CODE) SchM_Enter_Dcm_RxLengthProtection(void);

extern FUNC(void, RTE_CODE) SchM_Exit_Dcm_RxLengthProtection(void);

extern /* polyspace<MISRA2012:2.7:Not a defect:Justify with annotations> AUTOSAR Standard sws_rte_07255 */
FUNC(Std_ReturnType, RTE_CODE) SchM_Switch_Dcm_DcmApplicationUpdated(IN Rte_ModeType_DcmApplicationUpdated NewMode);

extern /* polyspace<MISRA2012:2.7:Not a defect:Justify with annotations> AUTOSAR Standard sws_rte_07255 */
FUNC(Std_ReturnType, RTE_CODE) SchM_Switch_Dcm_DcmEcuReset(IN Rte_ModeType_DcmEcuReset NewMode);

extern /* polyspace<MISRA2012:2.7:Not a defect:Justify with annotations> AUTOSAR Standard sws_rte_07255 */
FUNC(Std_ReturnType, RTE_CODE) SchM_Switch_Dcm_DcmControlDTCSetting(IN Rte_ModeType_DcmControlDTCSetting NewMode);

extern /* polyspace<MISRA2012:2.7:Not a defect:Justify with annotations> AUTOSAR Standard sws_rte_07255 */
FUNC(Std_ReturnType, RTE_CODE) SchM_Switch_Dcm_DcmDiagnosticSessionControl(IN Rte_ModeType_DcmDiagnosticSessionControl NewMode);

extern /* polyspace<MISRA2012:2.7:Not a defect:Justify with annotations> AUTOSAR Standard sws_rte_07255 */
FUNC(Std_ReturnType, RTE_CODE) SchM_Switch_Dcm_DcmModeRapidPowerShutDown(IN Rte_ModeType_DcmModeRapidPowerShutDown NewMode);

extern /* polyspace<MISRA2012:2.7:Not a defect:Justify with annotations> AUTOSAR Standard sws_rte_07255 */
FUNC(Std_ReturnType, RTE_CODE) SchM_Switch_Dcm_DcmCommunicationControl_0(IN Rte_ModeType_DcmCommunicationControl NewMode);
#define RTE_STOP_SEC_CODE
#include "MemMap.h"

/* COMPATIBLE WITH C and C++ languages */

 #ifdef __cplusplus
 } /* extern "C" */
 #endif /* __cplusplus */
#endif

/*******************************************************************************
* PRE-JUSTIFICATION END SECTION (MISRA-C RULE CHECKER)
*******************************************************************************/
/*
    polyspace:end<MISRA-C:5.1:Not a defect:Justify with annotations> Number of character is depends on user configuration
*/

/*******************************************************************************
**                          END OF FILE                                       **
*******************************************************************************/
