<html><body><samp><pre>
<!@TC:1555336466>
# Mon Apr 15 08:54:24 2019


Copyright (C) 1994-2019 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: O-2018.09G-SP1-1-Beta1
Install: C:\Gowin\Gowin_V1.9.0.01Beta\SynplifyPro
OS: Windows 6.2

Hostname: LAPTOP-7P3FEATO

Implementation : rev_1
<a name=mapperReport5></a>Synopsys Generic Technology Pre-mapping, Version mapgw, Build 1312R, Built Mar 13 2019 02:14:58</a>


Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@A:<a href="@A:MF827:@XP_HELP">MF827</a> : <!@TM:1555336466> | No constraint file specified. 
@N:<a href="@N:MF284:@XP_HELP">MF284</a> : <!@TM:1555336466> | Setting synthesis effort to medium for the design 
Linked File:  <a href="C:\Users\Grant\Documents\Gowin\IID_BroadKey\IID_BroadKey.git\trunk\fpga\impl\synplify\rev_1\gowin_empu_scck.rpt:@XP_FILE">gowin_empu_scck.rpt</a>
Printing clock  summary report in "C:\Users\Grant\Documents\Gowin\IID_BroadKey\IID_BroadKey.git\trunk\fpga\impl\synplify\rev_1\gowin_empu_scck.rpt" file 
@N:<a href="@N:MF916:@XP_HELP">MF916</a> : <!@TM:1555336466> | Option synthesis_strategy=base is enabled.  
@N:<a href="@N:MF248:@XP_HELP">MF248</a> : <!@TM:1555336466> | Running in 64-bit mode. 
@N:<a href="@N:MF666:@XP_HELP">MF666</a> : <!@TM:1555336466> | Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.) 

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 102MB peak: 104MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 102MB peak: 104MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 103MB peak: 104MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 115MB peak: 117MB)

@N:<a href="@N:MF284:@XP_HELP">MF284</a> : <!@TM:1555336466> | Setting synthesis effort to medium for the design 
@N:<a href="@N:MH105:@XP_HELP">MH105</a> : <!@TM:1555336466> | UMR3 is only supported for HAPS-80. 
@N:<a href="@N:MH105:@XP_HELP">MH105</a> : <!@TM:1555336466> | UMR3 is only supported for HAPS-80. 
ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0

Finished netlist restructuring (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 192MB peak: 194MB)



<a name=mapperReport6></a>Clock Summary</a>
******************

          Start                             Requested     Requested     Clock        Clock                     Clock
Level     Clock                             Frequency     Period        Type         Group                     Load 
--------------------------------------------------------------------------------------------------------------------
0 -       System                            273.5 MHz     3.656         system       system_clkgroup           0    
                                                                                                                    
0 -       GW_CLKDIV|fclk_inferred_clock     117.3 MHz     8.524         inferred     Autoconstr_clkgroup_0     147  
                                                                                                                    
0 -       SPI_Z2|N_88_i_inferred_clock      100.0 MHz     10.000        inferred     Autoconstr_clkgroup_1     3    
====================================================================================================================



Clock Load Summary
***********************

                                  Clock     Source                                                                                                              Clock Pin                                                                                                              Non-clock Pin                                                                                                            Non-clock Pin
Clock                             Load      Pin                                                                                                                 Seq Example                                                                                                            Seq Example                                                                                                              Comb Example 
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
System                            0         -                                                                                                                   -                                                                                                                      -                                                                                                                        -            
                                                                                                                                                                                                                                                                                                                                                                                                                             
GW_CLKDIV|fclk_inferred_clock     147       empu_tmp.Gowin_EMPU_inst.sysclk.clkdiv_inst.CLKOUT(CLKDIV)                                                          empu_tmp.Gowin_EMPU_inst.u_gw_peripherals_interconnect.u_gw_cmsdk_apb2_spi.u_spi.\\genblk1\.c_status_fast\[2\].CLK     -                                                                                                                        -            
                                                                                                                                                                                                                                                                                                                                                                                                                             
SPI_Z2|N_88_i_inferred_clock      3         empu_tmp.Gowin_EMPU_inst.u_gw_peripherals_interconnect.u_gw_cmsdk_apb2_spi.u_spi.clock_polarity_RNI68JB.F(LUT2)     empu_tmp.Gowin_EMPU_inst.u_gw_peripherals_interconnect.u_gw_cmsdk_apb2_spi.u_spi.\\genblk1\.SCLK_MASTER_2.G            empu_tmp.Gowin_EMPU_inst.u_gw_peripherals_interconnect.u_gw_cmsdk_apb2_spi.u_spi.\\genblk1\.SCLK_MASTER_1_fast.CLEAR     -            
=============================================================================================================================================================================================================================================================================================================================================================================================================================


@N:<a href="@N:FX1143:@XP_HELP">FX1143</a> : <!@TM:1555336466> | Skipping assigning INTERNAL_VREF to iobanks, because the table of mapping from pin to iobank is not initialized. 
Finished Pre Mapping Phase.
@N:<a href="@N:BN225:@XP_HELP">BN225</a> : <!@TM:1555336466> | Writing default property annotation file C:\Users\Grant\Documents\Gowin\IID_BroadKey\IID_BroadKey.git\trunk\fpga\impl\synplify\rev_1\gowin_empu.sap. 

Starting constraint checker (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 192MB peak: 194MB)


Finished constraint checker preprocessing (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 192MB peak: 194MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 192MB peak: 194MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 107MB peak: 194MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Mon Apr 15 08:54:26 2019

###########################################################]

</pre></samp></body></html>
