
c:\ACHIP\Xiamatsu\HC32L_eide\_mini_examples\L110_Blink\EIDE\Release\Blink34.elf:     file format elf32-littlearm


Disassembly of section .text:

000000c0 <deregister_tm_clones>:
  c0:	4804      	ldr	r0, [pc, #16]	@ (d4 <deregister_tm_clones+0x14>)
  c2:	4b05      	ldr	r3, [pc, #20]	@ (d8 <deregister_tm_clones+0x18>)
  c4:	b510      	push	{r4, lr}
  c6:	4283      	cmp	r3, r0
  c8:	d003      	beq.n	d2 <deregister_tm_clones+0x12>
  ca:	4b04      	ldr	r3, [pc, #16]	@ (dc <deregister_tm_clones+0x1c>)
  cc:	2b00      	cmp	r3, #0
  ce:	d000      	beq.n	d2 <deregister_tm_clones+0x12>
  d0:	4798      	blx	r3
  d2:	bd10      	pop	{r4, pc}
  d4:	20000004 	.word	0x20000004
  d8:	20000004 	.word	0x20000004
  dc:	00000000 	.word	0x00000000

000000e0 <register_tm_clones>:
  e0:	4806      	ldr	r0, [pc, #24]	@ (fc <register_tm_clones+0x1c>)
  e2:	4907      	ldr	r1, [pc, #28]	@ (100 <_Min_Heap_Size>)
  e4:	1a09      	subs	r1, r1, r0
  e6:	108b      	asrs	r3, r1, #2
  e8:	0fc9      	lsrs	r1, r1, #31
  ea:	18c9      	adds	r1, r1, r3
  ec:	b510      	push	{r4, lr}
  ee:	1049      	asrs	r1, r1, #1
  f0:	d003      	beq.n	fa <register_tm_clones+0x1a>
  f2:	4b04      	ldr	r3, [pc, #16]	@ (104 <_Min_Heap_Size+0x4>)
  f4:	2b00      	cmp	r3, #0
  f6:	d000      	beq.n	fa <register_tm_clones+0x1a>
  f8:	4798      	blx	r3
  fa:	bd10      	pop	{r4, pc}
  fc:	20000004 	.word	0x20000004
 100:	20000004 	.word	0x20000004
 104:	00000000 	.word	0x00000000

00000108 <__do_global_dtors_aux>:
 108:	b510      	push	{r4, lr}
 10a:	4c07      	ldr	r4, [pc, #28]	@ (128 <__do_global_dtors_aux+0x20>)
 10c:	7823      	ldrb	r3, [r4, #0]
 10e:	2b00      	cmp	r3, #0
 110:	d109      	bne.n	126 <__do_global_dtors_aux+0x1e>
 112:	f7ff ffd5 	bl	c0 <deregister_tm_clones>
 116:	4b05      	ldr	r3, [pc, #20]	@ (12c <__do_global_dtors_aux+0x24>)
 118:	2b00      	cmp	r3, #0
 11a:	d002      	beq.n	122 <__do_global_dtors_aux+0x1a>
 11c:	4804      	ldr	r0, [pc, #16]	@ (130 <__do_global_dtors_aux+0x28>)
 11e:	e000      	b.n	122 <__do_global_dtors_aux+0x1a>
 120:	bf00      	nop
 122:	2301      	movs	r3, #1
 124:	7023      	strb	r3, [r4, #0]
 126:	bd10      	pop	{r4, pc}
 128:	20000004 	.word	0x20000004
 12c:	00000000 	.word	0x00000000
 130:	000002a8 	.word	0x000002a8

00000134 <frame_dummy>:
 134:	4b05      	ldr	r3, [pc, #20]	@ (14c <frame_dummy+0x18>)
 136:	b510      	push	{r4, lr}
 138:	2b00      	cmp	r3, #0
 13a:	d003      	beq.n	144 <frame_dummy+0x10>
 13c:	4904      	ldr	r1, [pc, #16]	@ (150 <frame_dummy+0x1c>)
 13e:	4805      	ldr	r0, [pc, #20]	@ (154 <frame_dummy+0x20>)
 140:	e000      	b.n	144 <frame_dummy+0x10>
 142:	bf00      	nop
 144:	f7ff ffcc 	bl	e0 <register_tm_clones>
 148:	bd10      	pop	{r4, pc}
 14a:	46c0      	nop			@ (mov r8, r8)
 14c:	00000000 	.word	0x00000000
 150:	20000008 	.word	0x20000008
 154:	000002a8 	.word	0x000002a8

00000158 <SystemInit>:
 ******************************************************************************/
void SystemInit(void)
{
    //hcr 4MHz manual trim.
	// set RCH = 4MHz
    M0P_CLOCK->RCH_CR_f.TRIM = (*((volatile uint16_t*) (0x00100C08ul)));
 158:	4b08      	ldr	r3, [pc, #32]	@ (17c <SystemInit+0x24>)
 15a:	4909      	ldr	r1, [pc, #36]	@ (180 <SystemInit+0x28>)
 15c:	881a      	ldrh	r2, [r3, #0]
 15e:	68cb      	ldr	r3, [r1, #12]
 160:	0552      	lsls	r2, r2, #21
 162:	0adb      	lsrs	r3, r3, #11
 164:	0d52      	lsrs	r2, r2, #21
 166:	02db      	lsls	r3, r3, #11
 168:	4313      	orrs	r3, r2
 16a:	60cb      	str	r3, [r1, #12]
    while (!M0P_CLOCK->RCH_CR_f.STABLE);
 16c:	68cb      	ldr	r3, [r1, #12]
 16e:	051b      	lsls	r3, r3, #20
 170:	d5fc      	bpl.n	16c <SystemInit+0x14>
	SystemCoreClock = 4000000;
 172:	4b04      	ldr	r3, [pc, #16]	@ (184 <SystemInit+0x2c>)
 174:	4a04      	ldr	r2, [pc, #16]	@ (188 <SystemInit+0x30>)
 176:	601a      	str	r2, [r3, #0]

    SystemCoreClockUpdate();
	  
	_HidePinInit();
}
 178:	4770      	bx	lr
 17a:	46c0      	nop			@ (mov r8, r8)
 17c:	00100c08 	.word	0x00100c08
 180:	40002000 	.word	0x40002000
 184:	20000000 	.word	0x20000000
 188:	003d0900 	.word	0x003d0900

0000018c <Reset_Handler>:
                .weak       Reset_Handler
                .type       Reset_Handler, %function
                .globl      Reset_Handler
Reset_Handler:
                /* Set stack top pointer. */
                ldr         r0, =__StackTop
 18c:	4810      	ldr	r0, [pc, #64]	@ (1d0 <Rom_Code+0x10>)
                mov         sp ,r0
 18e:	4685      	mov	sp, r0

00000190 <CopyData>:
 *
 * All addresses must be aligned to 4 bytes boundary.
 */
                /* Copy data from read only memory to RAM. */
CopyData:
                ldr         r1, =__etext
 190:	4910      	ldr	r1, [pc, #64]	@ (1d4 <Rom_Code+0x14>)
                ldr         r2, =__data_start__
 192:	4a11      	ldr	r2, [pc, #68]	@ (1d8 <Rom_Code+0x18>)
                ldr         r3, =__data_end__
 194:	4b11      	ldr	r3, [pc, #68]	@ (1dc <Rom_Code+0x1c>)

                subs        r3, r2
 196:	1a9b      	subs	r3, r3, r2
                ble         CopyLoopExit
 198:	dd03      	ble.n	1a2 <ClearBss>

0000019a <CopyLoop>:
CopyLoop:
                subs        r3, #4
 19a:	3b04      	subs	r3, #4
                ldr         r0, [r1,r3]
 19c:	58c8      	ldr	r0, [r1, r3]
                str         r0, [r2,r3]
 19e:	50d0      	str	r0, [r2, r3]
                bgt         CopyLoop
 1a0:	dcfb      	bgt.n	19a <CopyLoop>

000001a2 <ClearBss>:
 *
 * Both addresses must be aligned to 4 bytes boundary.
 */
                /* Clear BSS section. */
ClearBss:
                ldr         r1, =__bss_start__
 1a2:	490f      	ldr	r1, [pc, #60]	@ (1e0 <Rom_Code+0x20>)
                ldr         r2, =__bss_end__
 1a4:	4a0f      	ldr	r2, [pc, #60]	@ (1e4 <Rom_Code+0x24>)

                movs        r0, 0
 1a6:	2000      	movs	r0, #0
                subs        r2, r1
 1a8:	1a52      	subs	r2, r2, r1
                ble         ClearLoopExit
 1aa:	dd02      	ble.n	1b2 <ClearLoopExit>

000001ac <ClearLoop>:
ClearLoop:
                subs        r2, #4
 1ac:	3a04      	subs	r2, #4
                str         r0, [r1, r2]
 1ae:	5088      	str	r0, [r1, r2]
                bgt         ClearLoop
 1b0:	dcfc      	bgt.n	1ac <ClearLoop>

000001b2 <ClearLoopExit>:
ClearLoopExit:
                /* reset NVIC if in rom debug */
                ldr         r0, =0x20000000
 1b2:	480d      	ldr	r0, [pc, #52]	@ (1e8 <Rom_Code+0x28>)
                ldr         r2, =0x0
 1b4:	4a0d      	ldr	r2, [pc, #52]	@ (1ec <Rom_Code+0x2c>)
                movs        r1, #0
 1b6:	2100      	movs	r1, #0
                add         r1, pc, #0
 1b8:	a100      	add	r1, pc, #0	@ (adr r1, 1bc <ClearLoopExit+0xa>)
                cmp         r1, r0
 1ba:	4281      	cmp	r1, r0
                bls         Rom_Code
 1bc:	d900      	bls.n	1c0 <Rom_Code>
                /* ram code base address. */
                add         r2, r0, r2
 1be:	4402      	add	r2, r0

000001c0 <Rom_Code>:
Rom_Code:
                /* reset vector table address */
                ldr         r0, =0xE000ED08
 1c0:	480b      	ldr	r0, [pc, #44]	@ (1f0 <Rom_Code+0x30>)
                str         r2, [r0]
 1c2:	6002      	str	r2, [r0, #0]
                /* Call the clock system initialization function. */
                bl          SystemInit
 1c4:	f7ff ffc8 	bl	158 <SystemInit>
                /* Call static constructors */
                //bl          __libc_init_array
                /* Call the application's entry point. */
                bl          main
 1c8:	f000 f820 	bl	20c <main>
                bx          lr
 1cc:	4770      	bx	lr
 1ce:	0000      	.short	0x0000
                ldr         r0, =__StackTop
 1d0:	20000220 	.word	0x20000220
                ldr         r1, =__etext
 1d4:	000002b0 	.word	0x000002b0
                ldr         r2, =__data_start__
 1d8:	20000000 	.word	0x20000000
                ldr         r3, =__data_end__
 1dc:	20000004 	.word	0x20000004
                ldr         r1, =__bss_start__
 1e0:	20000004 	.word	0x20000004
                ldr         r2, =__bss_end__
 1e4:	20000020 	.word	0x20000020
                ldr         r0, =0x20000000
 1e8:	20000000 	.word	0x20000000
                ldr         r2, =0x0
 1ec:	00000000 	.word	0x00000000
                ldr         r0, =0xE000ED08
 1f0:	e000ed08 	.word	0xe000ed08

000001f4 <ADC_IRQHandler>:
;<h> Default handler start.
*/
                .section    .text.Default_Handler, "ax", %progbits
                .align      2
Default_Handler:
                b           .
 1f4:	e7fe      	b.n	1f4 <ADC_IRQHandler>
 1f6:	46c0      	nop			@ (mov r8, r8)

000001f8 <delay>:
        M0P_GPIO->P3OUT_f.P34 = 1;           //  out 0
	}
}	

void delay(uint32_t nTime)
{
 1f8:	b082      	sub	sp, #8
    volatile uint32_t count = nTime;
 1fa:	9001      	str	r0, [sp, #4]
	while (count--);
 1fc:	9b01      	ldr	r3, [sp, #4]
 1fe:	1e5a      	subs	r2, r3, #1
 200:	9201      	str	r2, [sp, #4]
 202:	2b00      	cmp	r3, #0
 204:	d1fa      	bne.n	1fc <delay+0x4>
}
 206:	b002      	add	sp, #8
 208:	4770      	bx	lr
	...

0000020c <main>:
    M0P_CLOCK->PERI_CLKEN_f.GPIO = 1;    //  enable CLK to GPIO   
 20c:	2380      	movs	r3, #128	@ 0x80
{
 20e:	b570      	push	{r4, r5, r6, lr}
    M0P_CLOCK->PERI_CLKEN_f.GPIO = 1;    //  enable CLK to GPIO   
 210:	4a1c      	ldr	r2, [pc, #112]	@ (284 <main+0x78>)
 212:	055b      	lsls	r3, r3, #21
 214:	6a11      	ldr	r1, [r2, #32]
    M0P_GPIO->P3ADS_f.P34 = 0;           //  not analog
 216:	4c1c      	ldr	r4, [pc, #112]	@ (288 <main+0x7c>)
    M0P_CLOCK->PERI_CLKEN_f.GPIO = 1;    //  enable CLK to GPIO   
 218:	430b      	orrs	r3, r1
    M0P_GPIO->P3ADS_f.P34 = 0;           //  not analog
 21a:	21e6      	movs	r1, #230	@ 0xe6
    M0P_CLOCK->PERI_CLKEN_f.GPIO = 1;    //  enable CLK to GPIO   
 21c:	6213      	str	r3, [r2, #32]
    M0P_GPIO->P3ADS_f.P34 = 0;           //  not analog
 21e:	2310      	movs	r3, #16
 220:	0049      	lsls	r1, r1, #1
 222:	5862      	ldr	r2, [r4, r1]
    M0P_GPIO->P3OUT_f.P34 = 1;           //  out 1
 224:	25e4      	movs	r5, #228	@ 0xe4
    M0P_GPIO->P3ADS_f.P34 = 0;           //  not analog
 226:	439a      	bics	r2, r3
 228:	5062      	str	r2, [r4, r1]
    M0P_GPIO->P34_SEL = 0;               //  not alternate  
 22a:	2100      	movs	r1, #0
 22c:	4a17      	ldr	r2, [pc, #92]	@ (28c <main+0x80>)
    M0P_GPIO->P3OUT_f.P34 = 1;           //  out 1
 22e:	006d      	lsls	r5, r5, #1
    M0P_GPIO->P34_SEL = 0;               //  not alternate  
 230:	6011      	str	r1, [r2, #0]
    M0P_GPIO->P3DIR_f.P34 = 0;           //  output
 232:	31c1      	adds	r1, #193	@ 0xc1
 234:	31ff      	adds	r1, #255	@ 0xff
 236:	5862      	ldr	r2, [r4, r1]
 238:	439a      	bics	r2, r3
 23a:	5062      	str	r2, [r4, r1]
    M0P_GPIO->P3OD_f.P34 = 0;            //  PushPull ( not open drain )
 23c:	312c      	adds	r1, #44	@ 0x2c
 23e:	5862      	ldr	r2, [r4, r1]
 240:	439a      	bics	r2, r3
 242:	5062      	str	r2, [r4, r1]
    M0P_GPIO->P3PD_f.P34 = 0;            //  no Pull Down 
 244:	3908      	subs	r1, #8
 246:	5862      	ldr	r2, [r4, r1]
 248:	439a      	bics	r2, r3
 24a:	5062      	str	r2, [r4, r1]
    M0P_GPIO->P3PU_f.P34 = 0;            //  no Pull Up 
 24c:	3904      	subs	r1, #4
 24e:	5862      	ldr	r2, [r4, r1]
 250:	439a      	bics	r2, r3
 252:	5062      	str	r2, [r4, r1]
    M0P_GPIO->P3DR_f.P34 = 1;            //  Low speed 
 254:	3904      	subs	r1, #4
 256:	5862      	ldr	r2, [r4, r1]
 258:	431a      	orrs	r2, r3
 25a:	5062      	str	r2, [r4, r1]
    M0P_GPIO->P3OUT_f.P34 = 1;           //  out 1
 25c:	5962      	ldr	r2, [r4, r5]
 25e:	4313      	orrs	r3, r2
 260:	5163      	str	r3, [r4, r5]
		delay(0x4000);
 262:	2080      	movs	r0, #128	@ 0x80
        M0P_GPIO->P3OUT_f.P34 = 0;           //  out 0
 264:	2610      	movs	r6, #16
		delay(0x4000);
 266:	01c0      	lsls	r0, r0, #7
 268:	f7ff ffc6 	bl	1f8 <delay>
		delay(0x4000);
 26c:	2080      	movs	r0, #128	@ 0x80
        M0P_GPIO->P3OUT_f.P34 = 0;           //  out 0
 26e:	5963      	ldr	r3, [r4, r5]
		delay(0x4000);
 270:	01c0      	lsls	r0, r0, #7
        M0P_GPIO->P3OUT_f.P34 = 0;           //  out 0
 272:	43b3      	bics	r3, r6
 274:	5163      	str	r3, [r4, r5]
		delay(0x4000);
 276:	f7ff ffbf 	bl	1f8 <delay>
        M0P_GPIO->P3OUT_f.P34 = 1;           //  out 0
 27a:	5963      	ldr	r3, [r4, r5]
 27c:	431e      	orrs	r6, r3
 27e:	5166      	str	r6, [r4, r5]
	while (1)
 280:	e7ef      	b.n	262 <main+0x56>
 282:	46c0      	nop			@ (mov r8, r8)
 284:	40002000 	.word	0x40002000
 288:	40020c00 	.word	0x40020c00
 28c:	40020cd0 	.word	0x40020cd0

00000290 <_init>:
 290:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 292:	46c0      	nop			@ (mov r8, r8)
 294:	bcf8      	pop	{r3, r4, r5, r6, r7}
 296:	bc08      	pop	{r3}
 298:	469e      	mov	lr, r3
 29a:	4770      	bx	lr

0000029c <_fini>:
 29c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 29e:	46c0      	nop			@ (mov r8, r8)
 2a0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 2a2:	bc08      	pop	{r3}
 2a4:	469e      	mov	lr, r3
 2a6:	4770      	bx	lr
