- 5 stage RISC pipelined processor
- with instruction cache
- instruction cache - stateless- block ram
- ID reg_file - distributed ram
- more optimized new exe