{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1739276129397 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1739276129398 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Feb 11 09:15:29 2025 " "Processing started: Tue Feb 11 09:15:29 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1739276129398 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1739276129398 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off timer -c timer " "Command: quartus_map --read_settings_files=on --write_settings_files=off timer -c timer" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1739276129398 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1739276130016 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "deccounter.sv 1 1 " "Found 1 design units, including 1 entities, in source file deccounter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 deccounter " "Found entity 1: deccounter" {  } { { "deccounter.sv" "" { Text "C:/Users/aluno/Desktop/LCL-C1-2024.2-main/LCL-C1-2024.2-main/projeto_final_C1/PF/deccounter.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1739276130104 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1739276130104 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "timer.bdf 1 1 " "Found 1 design units, including 1 entities, in source file timer.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 timer " "Found entity 1: timer" {  } { { "timer.bdf" "" { Schematic "C:/Users/aluno/Desktop/LCL-C1-2024.2-main/LCL-C1-2024.2-main/projeto_final_C1/PF/timer.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1739276130113 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1739276130113 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "seccounter.sv 1 1 " "Found 1 design units, including 1 entities, in source file seccounter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 seccounter " "Found entity 1: seccounter" {  } { { "seccounter.sv" "" { Text "C:/Users/aluno/Desktop/LCL-C1-2024.2-main/LCL-C1-2024.2-main/projeto_final_C1/PF/seccounter.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1739276130117 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1739276130117 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "secdiv.sv 1 1 " "Found 1 design units, including 1 entities, in source file secdiv.sv" { { "Info" "ISGN_ENTITY_NAME" "1 secdiv " "Found entity 1: secdiv" {  } { { "secdiv.sv" "" { Text "C:/Users/aluno/Desktop/LCL-C1-2024.2-main/LCL-C1-2024.2-main/projeto_final_C1/PF/secdiv.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1739276130120 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1739276130120 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mincounter.sv 1 1 " "Found 1 design units, including 1 entities, in source file mincounter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mincounter " "Found entity 1: mincounter" {  } { { "mincounter.sv" "" { Text "C:/Users/aluno/Desktop/LCL-C1-2024.2-main/LCL-C1-2024.2-main/projeto_final_C1/PF/mincounter.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1739276130122 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1739276130122 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder.sv 1 1 " "Found 1 design units, including 1 entities, in source file decoder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 decoder7 " "Found entity 1: decoder7" {  } { { "decoder.sv" "" { Text "C:/Users/aluno/Desktop/LCL-C1-2024.2-main/LCL-C1-2024.2-main/projeto_final_C1/PF/decoder.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1739276130125 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1739276130125 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fdiv.sv 1 1 " "Found 1 design units, including 1 entities, in source file fdiv.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fdiv " "Found entity 1: fdiv" {  } { { "FDIV.sv" "" { Text "C:/Users/aluno/Desktop/LCL-C1-2024.2-main/LCL-C1-2024.2-main/projeto_final_C1/PF/FDIV.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1739276130128 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1739276130128 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clocker.sv 1 1 " "Found 1 design units, including 1 entities, in source file clocker.sv" { { "Info" "ISGN_ENTITY_NAME" "1 clocker " "Found entity 1: clocker" {  } { { "clocker.sv" "" { Text "C:/Users/aluno/Desktop/LCL-C1-2024.2-main/LCL-C1-2024.2-main/projeto_final_C1/PF/clocker.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1739276130130 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1739276130130 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "LFSRop.sv(5) " "Verilog HDL information at LFSRop.sv(5): always construct contains both blocking and non-blocking assignments" {  } { { "LFSRop.sv" "" { Text "C:/Users/aluno/Desktop/LCL-C1-2024.2-main/LCL-C1-2024.2-main/projeto_final_C1/PF/LFSRop.sv" 5 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1739276130133 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lfsrop.sv 1 1 " "Found 1 design units, including 1 entities, in source file lfsrop.sv" { { "Info" "ISGN_ENTITY_NAME" "1 LFSRop " "Found entity 1: LFSRop" {  } { { "LFSRop.sv" "" { Text "C:/Users/aluno/Desktop/LCL-C1-2024.2-main/LCL-C1-2024.2-main/projeto_final_C1/PF/LFSRop.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1739276130133 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1739276130133 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "calculator.sv 1 1 " "Found 1 design units, including 1 entities, in source file calculator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 calculator " "Found entity 1: calculator" {  } { { "calculator.sv" "" { Text "C:/Users/aluno/Desktop/LCL-C1-2024.2-main/LCL-C1-2024.2-main/projeto_final_C1/PF/calculator.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1739276130136 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1739276130136 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "LFSRpass.sv(5) " "Verilog HDL information at LFSRpass.sv(5): always construct contains both blocking and non-blocking assignments" {  } { { "LFSRpass.sv" "" { Text "C:/Users/aluno/Desktop/LCL-C1-2024.2-main/LCL-C1-2024.2-main/projeto_final_C1/PF/LFSRpass.sv" 5 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1739276130138 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lfsrpass.sv 1 1 " "Found 1 design units, including 1 entities, in source file lfsrpass.sv" { { "Info" "ISGN_ENTITY_NAME" "1 LFSRpass " "Found entity 1: LFSRpass" {  } { { "LFSRpass.sv" "" { Text "C:/Users/aluno/Desktop/LCL-C1-2024.2-main/LCL-C1-2024.2-main/projeto_final_C1/PF/LFSRpass.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1739276130139 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1739276130139 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "passcreator.sv 1 1 " "Found 1 design units, including 1 entities, in source file passcreator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 passcreator " "Found entity 1: passcreator" {  } { { "passcreator.sv" "" { Text "C:/Users/aluno/Desktop/LCL-C1-2024.2-main/LCL-C1-2024.2-main/projeto_final_C1/PF/passcreator.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1739276130141 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1739276130141 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "assembler.sv 1 1 " "Found 1 design units, including 1 entities, in source file assembler.sv" { { "Info" "ISGN_ENTITY_NAME" "1 assembler " "Found entity 1: assembler" {  } { { "assembler.sv" "" { Text "C:/Users/aluno/Desktop/LCL-C1-2024.2-main/LCL-C1-2024.2-main/projeto_final_C1/PF/assembler.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1739276130144 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1739276130144 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lighter.sv 1 1 " "Found 1 design units, including 1 entities, in source file lighter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lighter " "Found entity 1: lighter" {  } { { "lighter.sv" "" { Text "C:/Users/aluno/Desktop/LCL-C1-2024.2-main/LCL-C1-2024.2-main/projeto_final_C1/PF/lighter.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1739276130146 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1739276130146 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "opcreator.sv 1 1 " "Found 1 design units, including 1 entities, in source file opcreator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 opcreator " "Found entity 1: opcreator" {  } { { "opcreator.sv" "" { Text "C:/Users/aluno/Desktop/LCL-C1-2024.2-main/LCL-C1-2024.2-main/projeto_final_C1/PF/opcreator.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1739276130149 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1739276130149 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "check.sv 1 1 " "Found 1 design units, including 1 entities, in source file check.sv" { { "Info" "ISGN_ENTITY_NAME" "1 check " "Found entity 1: check" {  } { { "check.sv" "" { Text "C:/Users/aluno/Desktop/LCL-C1-2024.2-main/LCL-C1-2024.2-main/projeto_final_C1/PF/check.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1739276130152 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1739276130152 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/starter.sv 1 1 " "Found 1 design units, including 1 entities, in source file output_files/starter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 starter " "Found entity 1: starter" {  } { { "output_files/starter.sv" "" { Text "C:/Users/aluno/Desktop/LCL-C1-2024.2-main/LCL-C1-2024.2-main/projeto_final_C1/PF/output_files/starter.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1739276130154 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1739276130154 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/seed.sv 1 1 " "Found 1 design units, including 1 entities, in source file output_files/seed.sv" { { "Info" "ISGN_ENTITY_NAME" "1 senha " "Found entity 1: senha" {  } { { "output_files/seed.sv" "" { Text "C:/Users/aluno/Desktop/LCL-C1-2024.2-main/LCL-C1-2024.2-main/projeto_final_C1/PF/output_files/seed.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1739276130157 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1739276130157 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "latchsr.sv 1 1 " "Found 1 design units, including 1 entities, in source file latchsr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 latchSR " "Found entity 1: latchSR" {  } { { "latchsr.sv" "" { Text "C:/Users/aluno/Desktop/LCL-C1-2024.2-main/LCL-C1-2024.2-main/projeto_final_C1/PF/latchsr.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1739276130160 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1739276130160 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "zeroer.sv 1 1 " "Found 1 design units, including 1 entities, in source file zeroer.sv" { { "Info" "ISGN_ENTITY_NAME" "1 zeroer " "Found entity 1: zeroer" {  } { { "zeroer.sv" "" { Text "C:/Users/aluno/Desktop/LCL-C1-2024.2-main/LCL-C1-2024.2-main/projeto_final_C1/PF/zeroer.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1739276130162 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1739276130162 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/negator.sv 1 1 " "Found 1 design units, including 1 entities, in source file output_files/negator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 negator " "Found entity 1: negator" {  } { { "output_files/negator.sv" "" { Text "C:/Users/aluno/Desktop/LCL-C1-2024.2-main/LCL-C1-2024.2-main/projeto_final_C1/PF/output_files/negator.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1739276130165 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1739276130165 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "funfador.sv 1 1 " "Found 1 design units, including 1 entities, in source file funfador.sv" { { "Info" "ISGN_ENTITY_NAME" "1 funfador " "Found entity 1: funfador" {  } { { "funfador.sv" "" { Text "C:/Users/aluno/Desktop/LCL-C1-2024.2-main/LCL-C1-2024.2-main/projeto_final_C1/PF/funfador.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1739276130167 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1739276130167 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "blow.sv 1 1 " "Found 1 design units, including 1 entities, in source file blow.sv" { { "Info" "ISGN_ENTITY_NAME" "1 blow " "Found entity 1: blow" {  } { { "blow.sv" "" { Text "C:/Users/aluno/Desktop/LCL-C1-2024.2-main/LCL-C1-2024.2-main/projeto_final_C1/PF/blow.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1739276130170 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1739276130170 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "timer " "Elaborating entity \"timer\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1739276130401 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder7 decoder7:inst1 " "Elaborating entity \"decoder7\" for hierarchy \"decoder7:inst1\"" {  } { { "timer.bdf" "inst1" { Schematic "C:/Users/aluno/Desktop/LCL-C1-2024.2-main/LCL-C1-2024.2-main/projeto_final_C1/PF/timer.bdf" { { 344 688 768 504 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1739276130416 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "deccounter deccounter:inst " "Elaborating entity \"deccounter\" for hierarchy \"deccounter:inst\"" {  } { { "timer.bdf" "inst" { Schematic "C:/Users/aluno/Desktop/LCL-C1-2024.2-main/LCL-C1-2024.2-main/projeto_final_C1/PF/timer.bdf" { { 184 576 720 264 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1739276130434 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 deccounter.sv(21) " "Verilog HDL assignment warning at deccounter.sv(21): truncated value with size 32 to match size of target (4)" {  } { { "deccounter.sv" "" { Text "C:/Users/aluno/Desktop/LCL-C1-2024.2-main/LCL-C1-2024.2-main/projeto_final_C1/PF/deccounter.sv" 21 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1739276130451 "|timer|deccounter:inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fdiv fdiv:inst9 " "Elaborating entity \"fdiv\" for hierarchy \"fdiv:inst9\"" {  } { { "timer.bdf" "inst9" { Schematic "C:/Users/aluno/Desktop/LCL-C1-2024.2-main/LCL-C1-2024.2-main/projeto_final_C1/PF/timer.bdf" { { 184 320 464 264 "inst9" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1739276130453 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clocker clocker:inst19 " "Elaborating entity \"clocker\" for hierarchy \"clocker:inst19\"" {  } { { "timer.bdf" "inst19" { Schematic "C:/Users/aluno/Desktop/LCL-C1-2024.2-main/LCL-C1-2024.2-main/projeto_final_C1/PF/timer.bdf" { { 184 96 232 264 "inst19" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1739276130471 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lighter lighter:inst23 " "Elaborating entity \"lighter\" for hierarchy \"lighter:inst23\"" {  } { { "timer.bdf" "inst23" { Schematic "C:/Users/aluno/Desktop/LCL-C1-2024.2-main/LCL-C1-2024.2-main/projeto_final_C1/PF/timer.bdf" { { 640 496 680 720 "inst23" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1739276130488 ""}
{ "Warning" "WVRFX_VERI_CANT_ANALYZE_CASE_STATEMENT" "lighter.sv(19) " "Verilog HDL Case Statement warning at lighter.sv(19): can't check case statement for completeness because the case expression has too many possible states" {  } { { "lighter.sv" "" { Text "C:/Users/aluno/Desktop/LCL-C1-2024.2-main/LCL-C1-2024.2-main/projeto_final_C1/PF/lighter.sv" 19 0 0 } }  } 0 10762 "Verilog HDL Case Statement warning at %1!s!: can't check case statement for completeness because the case expression has too many possible states" 0 0 "Quartus II" 0 -1 1739276130505 "|timer|lighter:inst23"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "check check:inst12 " "Elaborating entity \"check\" for hierarchy \"check:inst12\"" {  } { { "timer.bdf" "inst12" { Schematic "C:/Users/aluno/Desktop/LCL-C1-2024.2-main/LCL-C1-2024.2-main/projeto_final_C1/PF/timer.bdf" { { 560 472 680 640 "inst12" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1739276130507 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "passcreator passcreator:inst13 " "Elaborating entity \"passcreator\" for hierarchy \"passcreator:inst13\"" {  } { { "timer.bdf" "inst13" { Schematic "C:/Users/aluno/Desktop/LCL-C1-2024.2-main/LCL-C1-2024.2-main/projeto_final_C1/PF/timer.bdf" { { 656 232 424 736 "inst13" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1739276130526 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LFSRpass LFSRpass:inst10 " "Elaborating entity \"LFSRpass\" for hierarchy \"LFSRpass:inst10\"" {  } { { "timer.bdf" "inst10" { Schematic "C:/Users/aluno/Desktop/LCL-C1-2024.2-main/LCL-C1-2024.2-main/projeto_final_C1/PF/timer.bdf" { { 344 176 256 496 "inst10" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1739276130586 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "latchSR latchSR:inst14 " "Elaborating entity \"latchSR\" for hierarchy \"latchSR:inst14\"" {  } { { "timer.bdf" "inst14" { Schematic "C:/Users/aluno/Desktop/LCL-C1-2024.2-main/LCL-C1-2024.2-main/projeto_final_C1/PF/timer.bdf" { { 320 48 160 440 "inst14" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1739276130603 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q latchsr.sv(10) " "Inferred latch for \"q\" at latchsr.sv(10)" {  } { { "latchsr.sv" "" { Text "C:/Users/aluno/Desktop/LCL-C1-2024.2-main/LCL-C1-2024.2-main/projeto_final_C1/PF/latchsr.sv" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1739276130618 "|timer|latchSR:inst14"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mincounter mincounter:inst6 " "Elaborating entity \"mincounter\" for hierarchy \"mincounter:inst6\"" {  } { { "timer.bdf" "inst6" { Schematic "C:/Users/aluno/Desktop/LCL-C1-2024.2-main/LCL-C1-2024.2-main/projeto_final_C1/PF/timer.bdf" { { 184 1000 1160 264 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1739276130620 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 mincounter.sv(21) " "Verilog HDL assignment warning at mincounter.sv(21): truncated value with size 32 to match size of target (4)" {  } { { "mincounter.sv" "" { Text "C:/Users/aluno/Desktop/LCL-C1-2024.2-main/LCL-C1-2024.2-main/projeto_final_C1/PF/mincounter.sv" 21 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1739276130639 "|timer|mincounter:inst6"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seccounter seccounter:inst5 " "Elaborating entity \"seccounter\" for hierarchy \"seccounter:inst5\"" {  } { { "timer.bdf" "inst5" { Schematic "C:/Users/aluno/Desktop/LCL-C1-2024.2-main/LCL-C1-2024.2-main/projeto_final_C1/PF/timer.bdf" { { 184 784 928 264 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1739276130641 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 seccounter.sv(21) " "Verilog HDL assignment warning at seccounter.sv(21): truncated value with size 32 to match size of target (6)" {  } { { "seccounter.sv" "" { Text "C:/Users/aluno/Desktop/LCL-C1-2024.2-main/LCL-C1-2024.2-main/projeto_final_C1/PF/seccounter.sv" 21 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1739276130659 "|timer|seccounter:inst5"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "secdiv secdiv:inst7 " "Elaborating entity \"secdiv\" for hierarchy \"secdiv:inst7\"" {  } { { "timer.bdf" "inst7" { Schematic "C:/Users/aluno/Desktop/LCL-C1-2024.2-main/LCL-C1-2024.2-main/projeto_final_C1/PF/timer.bdf" { { 296 944 1152 376 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1739276130663 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 secdiv.sv(7) " "Verilog HDL assignment warning at secdiv.sv(7): truncated value with size 32 to match size of target (4)" {  } { { "secdiv.sv" "" { Text "C:/Users/aluno/Desktop/LCL-C1-2024.2-main/LCL-C1-2024.2-main/projeto_final_C1/PF/secdiv.sv" 7 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1739276130724 "|timer|secdiv:inst7"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 secdiv.sv(8) " "Verilog HDL assignment warning at secdiv.sv(8): truncated value with size 32 to match size of target (4)" {  } { { "secdiv.sv" "" { Text "C:/Users/aluno/Desktop/LCL-C1-2024.2-main/LCL-C1-2024.2-main/projeto_final_C1/PF/secdiv.sv" 8 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1739276130725 "|timer|secdiv:inst7"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "negator negator:inst81 " "Elaborating entity \"negator\" for hierarchy \"negator:inst81\"" {  } { { "timer.bdf" "inst81" { Schematic "C:/Users/aluno/Desktop/LCL-C1-2024.2-main/LCL-C1-2024.2-main/projeto_final_C1/PF/timer.bdf" { { 448 472 664 528 "inst81" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1739276130732 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "zeroer zeroer:inst20 " "Elaborating entity \"zeroer\" for hierarchy \"zeroer:inst20\"" {  } { { "timer.bdf" "inst20" { Schematic "C:/Users/aluno/Desktop/LCL-C1-2024.2-main/LCL-C1-2024.2-main/projeto_final_C1/PF/timer.bdf" { { 304 792 928 384 "inst20" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1739276130776 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "calculator calculator:inst15 " "Elaborating entity \"calculator\" for hierarchy \"calculator:inst15\"" {  } { { "timer.bdf" "inst15" { Schematic "C:/Users/aluno/Desktop/LCL-C1-2024.2-main/LCL-C1-2024.2-main/projeto_final_C1/PF/timer.bdf" { { 312 472 664 424 "inst15" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1739276130796 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "opcreator opcreator:inst18 " "Elaborating entity \"opcreator\" for hierarchy \"opcreator:inst18\"" {  } { { "timer.bdf" "inst18" { Schematic "C:/Users/aluno/Desktop/LCL-C1-2024.2-main/LCL-C1-2024.2-main/projeto_final_C1/PF/timer.bdf" { { 368 352 432 544 "inst18" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1739276130817 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LFSRop LFSRop:inst17 " "Elaborating entity \"LFSRop\" for hierarchy \"LFSRop:inst17\"" {  } { { "timer.bdf" "inst17" { Schematic "C:/Users/aluno/Desktop/LCL-C1-2024.2-main/LCL-C1-2024.2-main/projeto_final_C1/PF/timer.bdf" { { 344 264 344 488 "inst17" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1739276130837 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "blow blow:inst24 " "Elaborating entity \"blow\" for hierarchy \"blow:inst24\"" {  } { { "timer.bdf" "inst24" { Schematic "C:/Users/aluno/Desktop/LCL-C1-2024.2-main/LCL-C1-2024.2-main/projeto_final_C1/PF/timer.bdf" { { 136 1256 1432 216 "inst24" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1739276130860 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "funfador funfador:inst21 " "Elaborating entity \"funfador\" for hierarchy \"funfador:inst21\"" {  } { { "timer.bdf" "inst21" { Schematic "C:/Users/aluno/Desktop/LCL-C1-2024.2-main/LCL-C1-2024.2-main/projeto_final_C1/PF/timer.bdf" { { 576 792 968 656 "inst21" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1739276130872 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "2 " "Inferred 2 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "secdiv:inst7\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"secdiv:inst7\|Mod0\"" {  } { { "secdiv.sv" "Mod0" { Text "C:/Users/aluno/Desktop/LCL-C1-2024.2-main/LCL-C1-2024.2-main/projeto_final_C1/PF/secdiv.sv" 7 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1739276131232 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "secdiv:inst7\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"secdiv:inst7\|Div0\"" {  } { { "secdiv.sv" "Div0" { Text "C:/Users/aluno/Desktop/LCL-C1-2024.2-main/LCL-C1-2024.2-main/projeto_final_C1/PF/secdiv.sv" 8 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1739276131232 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1739276131232 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "secdiv:inst7\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"secdiv:inst7\|lpm_divide:Mod0\"" {  } { { "secdiv.sv" "" { Text "C:/Users/aluno/Desktop/LCL-C1-2024.2-main/LCL-C1-2024.2-main/projeto_final_C1/PF/secdiv.sv" 7 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1739276131449 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "secdiv:inst7\|lpm_divide:Mod0 " "Instantiated megafunction \"secdiv:inst7\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 6 " "Parameter \"LPM_WIDTHN\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1739276131449 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1739276131449 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1739276131449 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1739276131449 ""}  } { { "secdiv.sv" "" { Text "C:/Users/aluno/Desktop/LCL-C1-2024.2-main/LCL-C1-2024.2-main/projeto_final_C1/PF/secdiv.sv" 7 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1739276131449 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_25m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_25m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_25m " "Found entity 1: lpm_divide_25m" {  } { { "db/lpm_divide_25m.tdf" "" { Text "C:/Users/aluno/Desktop/LCL-C1-2024.2-main/LCL-C1-2024.2-main/projeto_final_C1/PF/db/lpm_divide_25m.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1739276131579 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1739276131579 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_9kh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_9kh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_9kh " "Found entity 1: sign_div_unsign_9kh" {  } { { "db/sign_div_unsign_9kh.tdf" "" { Text "C:/Users/aluno/Desktop/LCL-C1-2024.2-main/LCL-C1-2024.2-main/projeto_final_C1/PF/db/sign_div_unsign_9kh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1739276131613 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1739276131613 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_08f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_08f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_08f " "Found entity 1: alt_u_div_08f" {  } { { "db/alt_u_div_08f.tdf" "" { Text "C:/Users/aluno/Desktop/LCL-C1-2024.2-main/LCL-C1-2024.2-main/projeto_final_C1/PF/db/alt_u_div_08f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1739276131648 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1739276131648 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_1tc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_1tc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_1tc " "Found entity 1: add_sub_1tc" {  } { { "db/add_sub_1tc.tdf" "" { Text "C:/Users/aluno/Desktop/LCL-C1-2024.2-main/LCL-C1-2024.2-main/projeto_final_C1/PF/db/add_sub_1tc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1739276131768 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1739276131768 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_2tc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_2tc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_2tc " "Found entity 1: add_sub_2tc" {  } { { "db/add_sub_2tc.tdf" "" { Text "C:/Users/aluno/Desktop/LCL-C1-2024.2-main/LCL-C1-2024.2-main/projeto_final_C1/PF/db/add_sub_2tc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1739276131849 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1739276131849 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "secdiv:inst7\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"secdiv:inst7\|lpm_divide:Div0\"" {  } { { "secdiv.sv" "" { Text "C:/Users/aluno/Desktop/LCL-C1-2024.2-main/LCL-C1-2024.2-main/projeto_final_C1/PF/secdiv.sv" 8 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1739276131892 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "secdiv:inst7\|lpm_divide:Div0 " "Instantiated megafunction \"secdiv:inst7\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 6 " "Parameter \"LPM_WIDTHN\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1739276131892 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1739276131892 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1739276131892 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1739276131892 ""}  } { { "secdiv.sv" "" { Text "C:/Users/aluno/Desktop/LCL-C1-2024.2-main/LCL-C1-2024.2-main/projeto_final_C1/PF/secdiv.sv" 8 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1739276131892 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_vcm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_vcm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_vcm " "Found entity 1: lpm_divide_vcm" {  } { { "db/lpm_divide_vcm.tdf" "" { Text "C:/Users/aluno/Desktop/LCL-C1-2024.2-main/LCL-C1-2024.2-main/projeto_final_C1/PF/db/lpm_divide_vcm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1739276131976 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1739276131976 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "mincounter.sv" "" { Text "C:/Users/aluno/Desktop/LCL-C1-2024.2-main/LCL-C1-2024.2-main/projeto_final_C1/PF/mincounter.sv" 17 -1 0 } } { "LFSRpass.sv" "" { Text "C:/Users/aluno/Desktop/LCL-C1-2024.2-main/LCL-C1-2024.2-main/projeto_final_C1/PF/LFSRpass.sv" 8 -1 0 } } { "LFSRop.sv" "" { Text "C:/Users/aluno/Desktop/LCL-C1-2024.2-main/LCL-C1-2024.2-main/projeto_final_C1/PF/LFSRop.sv" 8 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1739276132211 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1739276132212 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[6\] VCC " "Pin \"HEX5\[6\]\" is stuck at VCC" {  } { { "timer.bdf" "" { Schematic "C:/Users/aluno/Desktop/LCL-C1-2024.2-main/LCL-C1-2024.2-main/projeto_final_C1/PF/timer.bdf" { { 456 800 976 472 "HEX5\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1739276132338 "|timer|HEX5[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[5\] VCC " "Pin \"HEX5\[5\]\" is stuck at VCC" {  } { { "timer.bdf" "" { Schematic "C:/Users/aluno/Desktop/LCL-C1-2024.2-main/LCL-C1-2024.2-main/projeto_final_C1/PF/timer.bdf" { { 456 800 976 472 "HEX5\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1739276132338 "|timer|HEX5[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[4\] VCC " "Pin \"HEX5\[4\]\" is stuck at VCC" {  } { { "timer.bdf" "" { Schematic "C:/Users/aluno/Desktop/LCL-C1-2024.2-main/LCL-C1-2024.2-main/projeto_final_C1/PF/timer.bdf" { { 456 800 976 472 "HEX5\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1739276132338 "|timer|HEX5[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[3\] VCC " "Pin \"HEX5\[3\]\" is stuck at VCC" {  } { { "timer.bdf" "" { Schematic "C:/Users/aluno/Desktop/LCL-C1-2024.2-main/LCL-C1-2024.2-main/projeto_final_C1/PF/timer.bdf" { { 456 800 976 472 "HEX5\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1739276132338 "|timer|HEX5[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[2\] VCC " "Pin \"HEX5\[2\]\" is stuck at VCC" {  } { { "timer.bdf" "" { Schematic "C:/Users/aluno/Desktop/LCL-C1-2024.2-main/LCL-C1-2024.2-main/projeto_final_C1/PF/timer.bdf" { { 456 800 976 472 "HEX5\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1739276132338 "|timer|HEX5[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[1\] VCC " "Pin \"HEX5\[1\]\" is stuck at VCC" {  } { { "timer.bdf" "" { Schematic "C:/Users/aluno/Desktop/LCL-C1-2024.2-main/LCL-C1-2024.2-main/projeto_final_C1/PF/timer.bdf" { { 456 800 976 472 "HEX5\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1739276132338 "|timer|HEX5[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[0\] VCC " "Pin \"HEX5\[0\]\" is stuck at VCC" {  } { { "timer.bdf" "" { Schematic "C:/Users/aluno/Desktop/LCL-C1-2024.2-main/LCL-C1-2024.2-main/projeto_final_C1/PF/timer.bdf" { { 456 800 976 472 "HEX5\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1739276132338 "|timer|HEX5[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX8\[6\] VCC " "Pin \"HEX8\[6\]\" is stuck at VCC" {  } { { "timer.bdf" "" { Schematic "C:/Users/aluno/Desktop/LCL-C1-2024.2-main/LCL-C1-2024.2-main/projeto_final_C1/PF/timer.bdf" { { 480 800 976 496 "HEX8\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1739276132338 "|timer|HEX8[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX8\[5\] VCC " "Pin \"HEX8\[5\]\" is stuck at VCC" {  } { { "timer.bdf" "" { Schematic "C:/Users/aluno/Desktop/LCL-C1-2024.2-main/LCL-C1-2024.2-main/projeto_final_C1/PF/timer.bdf" { { 480 800 976 496 "HEX8\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1739276132338 "|timer|HEX8[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX8\[4\] VCC " "Pin \"HEX8\[4\]\" is stuck at VCC" {  } { { "timer.bdf" "" { Schematic "C:/Users/aluno/Desktop/LCL-C1-2024.2-main/LCL-C1-2024.2-main/projeto_final_C1/PF/timer.bdf" { { 480 800 976 496 "HEX8\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1739276132338 "|timer|HEX8[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX8\[3\] VCC " "Pin \"HEX8\[3\]\" is stuck at VCC" {  } { { "timer.bdf" "" { Schematic "C:/Users/aluno/Desktop/LCL-C1-2024.2-main/LCL-C1-2024.2-main/projeto_final_C1/PF/timer.bdf" { { 480 800 976 496 "HEX8\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1739276132338 "|timer|HEX8[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX8\[2\] VCC " "Pin \"HEX8\[2\]\" is stuck at VCC" {  } { { "timer.bdf" "" { Schematic "C:/Users/aluno/Desktop/LCL-C1-2024.2-main/LCL-C1-2024.2-main/projeto_final_C1/PF/timer.bdf" { { 480 800 976 496 "HEX8\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1739276132338 "|timer|HEX8[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX8\[1\] VCC " "Pin \"HEX8\[1\]\" is stuck at VCC" {  } { { "timer.bdf" "" { Schematic "C:/Users/aluno/Desktop/LCL-C1-2024.2-main/LCL-C1-2024.2-main/projeto_final_C1/PF/timer.bdf" { { 480 800 976 496 "HEX8\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1739276132338 "|timer|HEX8[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX8\[0\] VCC " "Pin \"HEX8\[0\]\" is stuck at VCC" {  } { { "timer.bdf" "" { Schematic "C:/Users/aluno/Desktop/LCL-C1-2024.2-main/LCL-C1-2024.2-main/projeto_final_C1/PF/timer.bdf" { { 480 800 976 496 "HEX8\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1739276132338 "|timer|HEX8[0]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1739276132338 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/aluno/Desktop/LCL-C1-2024.2-main/LCL-C1-2024.2-main/projeto_final_C1/PF/output_files/timer.map.smsg " "Generated suppressed messages file C:/Users/aluno/Desktop/LCL-C1-2024.2-main/LCL-C1-2024.2-main/projeto_final_C1/PF/output_files/timer.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1739276132808 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1739276133183 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1739276133183 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "333 " "Implemented 333 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "11 " "Implemented 11 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1739276133528 ""} { "Info" "ICUT_CUT_TM_OPINS" "82 " "Implemented 82 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1739276133528 ""} { "Info" "ICUT_CUT_TM_LCELLS" "240 " "Implemented 240 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1739276133528 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1739276133528 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 22 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 22 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4600 " "Peak virtual memory: 4600 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1739276133561 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Feb 11 09:15:33 2025 " "Processing ended: Tue Feb 11 09:15:33 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1739276133561 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1739276133561 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1739276133561 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1739276133561 ""}
