# Introduction to yosys

## Table of Contents 
 [1. What is synthesizing ?](#synthesizer) 
 [2. Constraints](#constraints)

### Synthesizing 
**Design** - Behavioural Representation of requireed specifications in verilog code
**.lib** - Collection of logical modules . Eg : and , or , not gate etc.. 
**Netlist** - Verilog code representing the design in the form of standard cells 
**ROLE OF SYNTHESIZER** - To convert RTL Design to Netlist (Gate level Transition) 
>**TOOL FOR SYNTHESIZING**
