0.7
2020.2
Jun 10 2021
19:45:28
/home/handengke/HLS/sysArray_simple/solution1/sim/verilog/AESL_axi_master_gmem.v,1664330581,systemVerilog,,,,AESL_axi_master_gmem,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_19;floating_point_v7_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/handengke/HLS/sysArray_simple/solution1/sim/verilog/AESL_axi_slave_control.v,1664330581,systemVerilog,,,,AESL_axi_slave_control,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_19;floating_point_v7_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/handengke/HLS/sysArray_simple/solution1/sim/verilog/csv_file_dump.svh,1664330581,verilog,,,,,,,,,,,,
/home/handengke/HLS/sysArray_simple/solution1/sim/verilog/dataflow_monitor.sv,1664330581,systemVerilog,/home/handengke/HLS/sysArray_simple/solution1/sim/verilog/nodf_module_interface.svh;/home/handengke/HLS/sysArray_simple/solution1/sim/verilog/upc_loop_interface.svh,,/home/handengke/HLS/sysArray_simple/solution1/sim/verilog/dump_file_agent.svh;/home/handengke/HLS/sysArray_simple/solution1/sim/verilog/csv_file_dump.svh;/home/handengke/HLS/sysArray_simple/solution1/sim/verilog/sample_agent.svh;/home/handengke/HLS/sysArray_simple/solution1/sim/verilog/loop_sample_agent.svh;/home/handengke/HLS/sysArray_simple/solution1/sim/verilog/sample_manager.svh;/home/handengke/HLS/sysArray_simple/solution1/sim/verilog/nodf_module_interface.svh;/home/handengke/HLS/sysArray_simple/solution1/sim/verilog/nodf_module_monitor.svh;/home/handengke/HLS/sysArray_simple/solution1/sim/verilog/upc_loop_interface.svh;/home/handengke/HLS/sysArray_simple/solution1/sim/verilog/upc_loop_monitor.svh,$unit_dataflow_monitor_sv;dataflow_monitor,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_19;floating_point_v7_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/handengke/HLS/sysArray_simple/solution1/sim/verilog/dump_file_agent.svh,1664330581,verilog,,,,,,,,,,,,
/home/handengke/HLS/sysArray_simple/solution1/sim/verilog/fifo_para.vh,1664330581,verilog,,,,,,,,,,,,
/home/handengke/HLS/sysArray_simple/solution1/sim/verilog/loop_sample_agent.svh,1664330581,verilog,,,,,,,,,,,,
/home/handengke/HLS/sysArray_simple/solution1/sim/verilog/nodf_module_interface.svh,1664330581,verilog,,,,nodf_module_intf,,,,,,,,
/home/handengke/HLS/sysArray_simple/solution1/sim/verilog/nodf_module_monitor.svh,1664330581,verilog,,,,,,,,,,,,
/home/handengke/HLS/sysArray_simple/solution1/sim/verilog/sample_agent.svh,1664330581,verilog,,,,,,,,,,,,
/home/handengke/HLS/sysArray_simple/solution1/sim/verilog/sample_manager.svh,1664330581,verilog,,,,,,,,,,,,
/home/handengke/HLS/sysArray_simple/solution1/sim/verilog/systolic_array.autotb.v,1664330581,systemVerilog,,,/home/handengke/HLS/sysArray_simple/solution1/sim/verilog/fifo_para.vh,apatb_systolic_array_top,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_19;floating_point_v7_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/handengke/HLS/sysArray_simple/solution1/sim/verilog/systolic_array.v,1664330497,systemVerilog,,,,systolic_array,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_19;floating_point_v7_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/handengke/HLS/sysArray_simple/solution1/sim/verilog/systolic_array_control_s_axi.v,1664330498,systemVerilog,,,,systolic_array_control_s_axi,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_19;floating_point_v7_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/handengke/HLS/sysArray_simple/solution1/sim/verilog/systolic_array_flow_control_loop_pipe_sequential_init.v,1664330498,systemVerilog,,,,systolic_array_flow_control_loop_pipe_sequential_init,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_19;floating_point_v7_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/handengke/HLS/sysArray_simple/solution1/sim/verilog/systolic_array_gmem_m_axi.v,1664330498,systemVerilog,,,,systolic_array_gmem_m_axi;systolic_array_gmem_m_axi_buffer;systolic_array_gmem_m_axi_decoder;systolic_array_gmem_m_axi_fifo;systolic_array_gmem_m_axi_read;systolic_array_gmem_m_axi_reg_slice;systolic_array_gmem_m_axi_throttle;systolic_array_gmem_m_axi_write,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_19;floating_point_v7_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/handengke/HLS/sysArray_simple/solution1/sim/verilog/systolic_array_mul_32s_32s_32_3_1.v,1664330495,systemVerilog,,,,systolic_array_mul_32s_32s_32_3_1,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_19;floating_point_v7_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/handengke/HLS/sysArray_simple/solution1/sim/verilog/systolic_array_mux_165_32_1_1.v,1664330498,systemVerilog,,,,systolic_array_mux_165_32_1_1,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_19;floating_point_v7_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/handengke/HLS/sysArray_simple/solution1/sim/verilog/systolic_array_mux_42_32_1_1.v,1664330498,systemVerilog,,,,systolic_array_mux_42_32_1_1,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_19;floating_point_v7_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/handengke/HLS/sysArray_simple/solution1/sim/verilog/systolic_array_systolic_array_Pipeline_1.v,1664330493,systemVerilog,,,,systolic_array_systolic_array_Pipeline_1,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_19;floating_point_v7_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/handengke/HLS/sysArray_simple/solution1/sim/verilog/systolic_array_systolic_array_Pipeline_VITIS_LOOP_102_1_VITIS_LOOP_103_2.v,1664330494,systemVerilog,,,,systolic_array_systolic_array_Pipeline_VITIS_LOOP_102_1_VITIS_LOOP_103_2,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_19;floating_point_v7_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/handengke/HLS/sysArray_simple/solution1/sim/verilog/systolic_array_systolic_array_Pipeline_VITIS_LOOP_107_3_VITIS_LOOP_108_4.v,1664330494,systemVerilog,,,,systolic_array_systolic_array_Pipeline_VITIS_LOOP_107_3_VITIS_LOOP_108_4,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_19;floating_point_v7_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/handengke/HLS/sysArray_simple/solution1/sim/verilog/systolic_array_systolic_array_Pipeline_VITIS_LOOP_168_5_VITIS_LOOP_169_6.v,1664330496,systemVerilog,,,,systolic_array_systolic_array_Pipeline_VITIS_LOOP_168_5_VITIS_LOOP_169_6,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_19;floating_point_v7_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/handengke/HLS/sysArray_simple/solution1/sim/verilog/systolic_array_systolic_array_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_42_2.v,1664330494,systemVerilog,,,,systolic_array_systolic_array_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_42_2,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_19;floating_point_v7_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/handengke/HLS/sysArray_simple/solution1/sim/verilog/systolic_array_systolic_array_Pipeline_top_outer_loop1.v,1664330495,systemVerilog,,,,systolic_array_systolic_array_Pipeline_top_outer_loop1,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_19;floating_point_v7_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/handengke/HLS/sysArray_simple/solution1/sim/verilog/upc_loop_interface.svh,1664330581,verilog,,,,upc_loop_intf,,,,,,,,
/home/handengke/HLS/sysArray_simple/solution1/sim/verilog/upc_loop_monitor.svh,1664330581,verilog,,,,,,,,,,,,
