
AVRASM ver. 2.1.30  C:\Users\Thuan Oc Cho'\Desktop\ThucTap\Sine_Wave2\Test CT\Debug\List\Test.asm Thu Oct 11 14:22:45 2018

C:\Users\Thuan Oc Cho'\Desktop\ThucTap\Sine_Wave2\Test CT\Debug\List\Test.asm(1086): warning: Register r4 already defined by the .DEF directive
C:\Users\Thuan Oc Cho'\Desktop\ThucTap\Sine_Wave2\Test CT\Debug\List\Test.asm(1087): warning: Register r5 already defined by the .DEF directive
C:\Users\Thuan Oc Cho'\Desktop\ThucTap\Sine_Wave2\Test CT\Debug\List\Test.asm(1088): warning: Register r6 already defined by the .DEF directive
C:\Users\Thuan Oc Cho'\Desktop\ThucTap\Sine_Wave2\Test CT\Debug\List\Test.asm(1089): warning: Register r7 already defined by the .DEF directive
C:\Users\Thuan Oc Cho'\Desktop\ThucTap\Sine_Wave2\Test CT\Debug\List\Test.asm(1090): warning: Register r8 already defined by the .DEF directive
C:\Users\Thuan Oc Cho'\Desktop\ThucTap\Sine_Wave2\Test CT\Debug\List\Test.asm(1091): warning: Register r9 already defined by the .DEF directive
C:\Users\Thuan Oc Cho'\Desktop\ThucTap\Sine_Wave2\Test CT\Debug\List\Test.asm(1092): warning: Register r10 already defined by the .DEF directive
C:\Users\Thuan Oc Cho'\Desktop\ThucTap\Sine_Wave2\Test CT\Debug\List\Test.asm(1093): warning: Register r11 already defined by the .DEF directive
C:\Users\Thuan Oc Cho'\Desktop\ThucTap\Sine_Wave2\Test CT\Debug\List\Test.asm(1094): warning: Register r12 already defined by the .DEF directive
C:\Users\Thuan Oc Cho'\Desktop\ThucTap\Sine_Wave2\Test CT\Debug\List\Test.asm(1095): warning: Register r13 already defined by the .DEF directive
                 
                 
                 ;CodeVisionAVR C Compiler V3.12 Advanced
                 ;(C) Copyright 1998-2014 Pavel Haiduc, HP InfoTech s.r.l.
                 ;http://www.hpinfotech.com
                 
                 ;Build configuration    : Debug
                 ;Chip type              : ATmega8
                 ;Program type           : Application
                 ;Clock frequency        : 8.000000 MHz
                 ;Memory model           : Small
                 ;Optimize for           : Size
                 ;(s)printf features     : int, width
                 ;(s)scanf features      : int, width
                 ;External RAM size      : 0
                 ;Data Stack size        : 256 byte(s)
                 ;Heap size              : 0 byte(s)
                 ;Promote 'char' to 'int': Yes
                 ;'char' is unsigned     : Yes
                 ;8 bit enums            : Yes
                 ;Global 'const' stored in FLASH: Yes
                 ;Enhanced function parameter passing: Yes
                 ;Enhanced core instructions: On
                 ;Automatic register allocation for global variables: On
                 ;Smart register allocation: On
                 
                 	#define _MODEL_SMALL_
                 
                 	#pragma AVRPART ADMIN PART_NAME ATmega8
                 	#pragma AVRPART MEMORY PROG_FLASH 8192
                 	#pragma AVRPART MEMORY EEPROM 512
                 	#pragma AVRPART MEMORY INT_SRAM SIZE 1024
                 	#pragma AVRPART MEMORY INT_SRAM START_ADDR 0x60
                 
                 	.LISTMAC
                 	.EQU UDRE=0x5
                 	.EQU RXC=0x7
                 	.EQU USR=0xB
                 	.EQU UDR=0xC
                 	.EQU SPSR=0xE
                 	.EQU SPDR=0xF
                 	.EQU EERE=0x0
                 	.EQU EEWE=0x1
                 	.EQU EEMWE=0x2
                 	.EQU EECR=0x1C
                 	.EQU EEDR=0x1D
                 	.EQU EEARL=0x1E
                 	.EQU EEARH=0x1F
                 	.EQU WDTCR=0x21
                 	.EQU MCUCR=0x35
                 	.EQU GICR=0x3B
                 	.EQU SPL=0x3D
                 	.EQU SPH=0x3E
                 	.EQU SREG=0x3F
                 
                 	.DEF R0X0=R0
                 	.DEF R0X1=R1
                 	.DEF R0X2=R2
                 	.DEF R0X3=R3
                 	.DEF R0X4=R4
                 	.DEF R0X5=R5
                 	.DEF R0X6=R6
                 	.DEF R0X7=R7
                 	.DEF R0X8=R8
                 	.DEF R0X9=R9
                 	.DEF R0XA=R10
                 	.DEF R0XB=R11
                 	.DEF R0XC=R12
                 	.DEF R0XD=R13
                 	.DEF R0XE=R14
                 	.DEF R0XF=R15
                 	.DEF R0X10=R16
                 	.DEF R0X11=R17
                 	.DEF R0X12=R18
                 	.DEF R0X13=R19
                 	.DEF R0X14=R20
                 	.DEF R0X15=R21
                 	.DEF R0X16=R22
                 	.DEF R0X17=R23
                 	.DEF R0X18=R24
                 	.DEF R0X19=R25
                 	.DEF R0X1A=R26
                 	.DEF R0X1B=R27
                 	.DEF R0X1C=R28
                 	.DEF R0X1D=R29
                 	.DEF R0X1E=R30
                 	.DEF R0X1F=R31
                 
                 	.EQU __SRAM_START=0x0060
                 	.EQU __SRAM_END=0x045F
                 	.EQU __DSTACK_SIZE=0x0100
                 	.EQU __HEAP_SIZE=0x0000
                 	.EQU __CLEAR_SRAM_SIZE=__SRAM_END-__SRAM_START+1
                 
                 	.MACRO __CPD1N
                 	CPI  R30,LOW(@0)
                 	LDI  R26,HIGH(@0)
                 	CPC  R31,R26
                 	LDI  R26,BYTE3(@0)
                 	CPC  R22,R26
                 	LDI  R26,BYTE4(@0)
                 	CPC  R23,R26
                 	.ENDM
                 
                 	.MACRO __CPD2N
                 	CPI  R26,LOW(@0)
                 	LDI  R30,HIGH(@0)
                 	CPC  R27,R30
                 	LDI  R30,BYTE3(@0)
                 	CPC  R24,R30
                 	LDI  R30,BYTE4(@0)
                 	CPC  R25,R30
                 	.ENDM
                 
                 	.MACRO __CPWRR
                 	CP   R@0,R@2
                 	CPC  R@1,R@3
                 	.ENDM
                 
                 	.MACRO __CPWRN
                 	CPI  R@0,LOW(@2)
                 	LDI  R30,HIGH(@2)
                 	CPC  R@1,R30
                 	.ENDM
                 
                 	.MACRO __ADDB1MN
                 	SUBI R30,LOW(-@0-(@1))
                 	.ENDM
                 
                 	.MACRO __ADDB2MN
                 	SUBI R26,LOW(-@0-(@1))
                 	.ENDM
                 
                 	.MACRO __ADDW1MN
                 	SUBI R30,LOW(-@0-(@1))
                 	SBCI R31,HIGH(-@0-(@1))
                 	.ENDM
                 
                 	.MACRO __ADDW2MN
                 	SUBI R26,LOW(-@0-(@1))
                 	SBCI R27,HIGH(-@0-(@1))
                 	.ENDM
                 
                 	.MACRO __ADDW1FN
                 	SUBI R30,LOW(-2*@0-(@1))
                 	SBCI R31,HIGH(-2*@0-(@1))
                 	.ENDM
                 
                 	.MACRO __ADDD1FN
                 	SUBI R30,LOW(-2*@0-(@1))
                 	SBCI R31,HIGH(-2*@0-(@1))
                 	SBCI R22,BYTE3(-2*@0-(@1))
                 	.ENDM
                 
                 	.MACRO __ADDD1N
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	SBCI R22,BYTE3(-@0)
                 	SBCI R23,BYTE4(-@0)
                 	.ENDM
                 
                 	.MACRO __ADDD2N
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	SBCI R24,BYTE3(-@0)
                 	SBCI R25,BYTE4(-@0)
                 	.ENDM
                 
                 	.MACRO __SUBD1N
                 	SUBI R30,LOW(@0)
                 	SBCI R31,HIGH(@0)
                 	SBCI R22,BYTE3(@0)
                 	SBCI R23,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __SUBD2N
                 	SUBI R26,LOW(@0)
                 	SBCI R27,HIGH(@0)
                 	SBCI R24,BYTE3(@0)
                 	SBCI R25,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __ANDBMNN
                 	LDS  R30,@0+(@1)
                 	ANDI R30,LOW(@2)
                 	STS  @0+(@1),R30
                 	.ENDM
                 
                 	.MACRO __ANDWMNN
                 	LDS  R30,@0+(@1)
                 	ANDI R30,LOW(@2)
                 	STS  @0+(@1),R30
                 	LDS  R30,@0+(@1)+1
                 	ANDI R30,HIGH(@2)
                 	STS  @0+(@1)+1,R30
                 	.ENDM
                 
                 	.MACRO __ANDD1N
                 	ANDI R30,LOW(@0)
                 	ANDI R31,HIGH(@0)
                 	ANDI R22,BYTE3(@0)
                 	ANDI R23,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __ANDD2N
                 	ANDI R26,LOW(@0)
                 	ANDI R27,HIGH(@0)
                 	ANDI R24,BYTE3(@0)
                 	ANDI R25,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __ORBMNN
                 	LDS  R30,@0+(@1)
                 	ORI  R30,LOW(@2)
                 	STS  @0+(@1),R30
                 	.ENDM
                 
                 	.MACRO __ORWMNN
                 	LDS  R30,@0+(@1)
                 	ORI  R30,LOW(@2)
                 	STS  @0+(@1),R30
                 	LDS  R30,@0+(@1)+1
                 	ORI  R30,HIGH(@2)
                 	STS  @0+(@1)+1,R30
                 	.ENDM
                 
                 	.MACRO __ORD1N
                 	ORI  R30,LOW(@0)
                 	ORI  R31,HIGH(@0)
                 	ORI  R22,BYTE3(@0)
                 	ORI  R23,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __ORD2N
                 	ORI  R26,LOW(@0)
                 	ORI  R27,HIGH(@0)
                 	ORI  R24,BYTE3(@0)
                 	ORI  R25,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __DELAY_USB
                 	LDI  R24,LOW(@0)
                 __DELAY_USB_LOOP:
                 	DEC  R24
                 	BRNE __DELAY_USB_LOOP
                 	.ENDM
                 
                 	.MACRO __DELAY_USW
                 	LDI  R24,LOW(@0)
                 	LDI  R25,HIGH(@0)
                 __DELAY_USW_LOOP:
                 	SBIW R24,1
                 	BRNE __DELAY_USW_LOOP
                 	.ENDM
                 
                 	.MACRO __GETD1S
                 	LDD  R30,Y+@0
                 	LDD  R31,Y+@0+1
                 	LDD  R22,Y+@0+2
                 	LDD  R23,Y+@0+3
                 	.ENDM
                 
                 	.MACRO __GETD2S
                 	LDD  R26,Y+@0
                 	LDD  R27,Y+@0+1
                 	LDD  R24,Y+@0+2
                 	LDD  R25,Y+@0+3
                 	.ENDM
                 
                 	.MACRO __PUTD1S
                 	STD  Y+@0,R30
                 	STD  Y+@0+1,R31
                 	STD  Y+@0+2,R22
                 	STD  Y+@0+3,R23
                 	.ENDM
                 
                 	.MACRO __PUTD2S
                 	STD  Y+@0,R26
                 	STD  Y+@0+1,R27
                 	STD  Y+@0+2,R24
                 	STD  Y+@0+3,R25
                 	.ENDM
                 
                 	.MACRO __PUTDZ2
                 	STD  Z+@0,R26
                 	STD  Z+@0+1,R27
                 	STD  Z+@0+2,R24
                 	STD  Z+@0+3,R25
                 	.ENDM
                 
                 	.MACRO __CLRD1S
                 	STD  Y+@0,R30
                 	STD  Y+@0+1,R30
                 	STD  Y+@0+2,R30
                 	STD  Y+@0+3,R30
                 	.ENDM
                 
                 	.MACRO __POINTB1MN
                 	LDI  R30,LOW(@0+(@1))
                 	.ENDM
                 
                 	.MACRO __POINTW1MN
                 	LDI  R30,LOW(@0+(@1))
                 	LDI  R31,HIGH(@0+(@1))
                 	.ENDM
                 
                 	.MACRO __POINTD1M
                 	LDI  R30,LOW(@0)
                 	LDI  R31,HIGH(@0)
                 	LDI  R22,BYTE3(@0)
                 	LDI  R23,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __POINTW1FN
                 	LDI  R30,LOW(2*@0+(@1))
                 	LDI  R31,HIGH(2*@0+(@1))
                 	.ENDM
                 
                 	.MACRO __POINTD1FN
                 	LDI  R30,LOW(2*@0+(@1))
                 	LDI  R31,HIGH(2*@0+(@1))
                 	LDI  R22,BYTE3(2*@0+(@1))
                 	LDI  R23,BYTE4(2*@0+(@1))
                 	.ENDM
                 
                 	.MACRO __POINTB2MN
                 	LDI  R26,LOW(@0+(@1))
                 	.ENDM
                 
                 	.MACRO __POINTW2MN
                 	LDI  R26,LOW(@0+(@1))
                 	LDI  R27,HIGH(@0+(@1))
                 	.ENDM
                 
                 	.MACRO __POINTW2FN
                 	LDI  R26,LOW(2*@0+(@1))
                 	LDI  R27,HIGH(2*@0+(@1))
                 	.ENDM
                 
                 	.MACRO __POINTD2FN
                 	LDI  R26,LOW(2*@0+(@1))
                 	LDI  R27,HIGH(2*@0+(@1))
                 	LDI  R24,BYTE3(2*@0+(@1))
                 	LDI  R25,BYTE4(2*@0+(@1))
                 	.ENDM
                 
                 	.MACRO __POINTBRM
                 	LDI  R@0,LOW(@1)
                 	.ENDM
                 
                 	.MACRO __POINTWRM
                 	LDI  R@0,LOW(@2)
                 	LDI  R@1,HIGH(@2)
                 	.ENDM
                 
                 	.MACRO __POINTBRMN
                 	LDI  R@0,LOW(@1+(@2))
                 	.ENDM
                 
                 	.MACRO __POINTWRMN
                 	LDI  R@0,LOW(@2+(@3))
                 	LDI  R@1,HIGH(@2+(@3))
                 	.ENDM
                 
                 	.MACRO __POINTWRFN
                 	LDI  R@0,LOW(@2*2+(@3))
                 	LDI  R@1,HIGH(@2*2+(@3))
                 	.ENDM
                 
                 	.MACRO __GETD1N
                 	LDI  R30,LOW(@0)
                 	LDI  R31,HIGH(@0)
                 	LDI  R22,BYTE3(@0)
                 	LDI  R23,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __GETD2N
                 	LDI  R26,LOW(@0)
                 	LDI  R27,HIGH(@0)
                 	LDI  R24,BYTE3(@0)
                 	LDI  R25,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __GETB1MN
                 	LDS  R30,@0+(@1)
                 	.ENDM
                 
                 	.MACRO __GETB1HMN
                 	LDS  R31,@0+(@1)
                 	.ENDM
                 
                 	.MACRO __GETW1MN
                 	LDS  R30,@0+(@1)
                 	LDS  R31,@0+(@1)+1
                 	.ENDM
                 
                 	.MACRO __GETD1MN
                 	LDS  R30,@0+(@1)
                 	LDS  R31,@0+(@1)+1
                 	LDS  R22,@0+(@1)+2
                 	LDS  R23,@0+(@1)+3
                 	.ENDM
                 
                 	.MACRO __GETBRMN
                 	LDS  R@0,@1+(@2)
                 	.ENDM
                 
                 	.MACRO __GETWRMN
                 	LDS  R@0,@2+(@3)
                 	LDS  R@1,@2+(@3)+1
                 	.ENDM
                 
                 	.MACRO __GETWRZ
                 	LDD  R@0,Z+@2
                 	LDD  R@1,Z+@2+1
                 	.ENDM
                 
                 	.MACRO __GETD2Z
                 	LDD  R26,Z+@0
                 	LDD  R27,Z+@0+1
                 	LDD  R24,Z+@0+2
                 	LDD  R25,Z+@0+3
                 	.ENDM
                 
                 	.MACRO __GETB2MN
                 	LDS  R26,@0+(@1)
                 	.ENDM
                 
                 	.MACRO __GETW2MN
                 	LDS  R26,@0+(@1)
                 	LDS  R27,@0+(@1)+1
                 	.ENDM
                 
                 	.MACRO __GETD2MN
                 	LDS  R26,@0+(@1)
                 	LDS  R27,@0+(@1)+1
                 	LDS  R24,@0+(@1)+2
                 	LDS  R25,@0+(@1)+3
                 	.ENDM
                 
                 	.MACRO __PUTB1MN
                 	STS  @0+(@1),R30
                 	.ENDM
                 
                 	.MACRO __PUTW1MN
                 	STS  @0+(@1),R30
                 	STS  @0+(@1)+1,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1MN
                 	STS  @0+(@1),R30
                 	STS  @0+(@1)+1,R31
                 	STS  @0+(@1)+2,R22
                 	STS  @0+(@1)+3,R23
                 	.ENDM
                 
                 	.MACRO __PUTB1EN
                 	LDI  R26,LOW(@0+(@1))
                 	LDI  R27,HIGH(@0+(@1))
                 	RCALL __EEPROMWRB
                 	.ENDM
                 
                 	.MACRO __PUTW1EN
                 	LDI  R26,LOW(@0+(@1))
                 	LDI  R27,HIGH(@0+(@1))
                 	RCALL __EEPROMWRW
                 	.ENDM
                 
                 	.MACRO __PUTD1EN
                 	LDI  R26,LOW(@0+(@1))
                 	LDI  R27,HIGH(@0+(@1))
                 	RCALL __EEPROMWRD
                 	.ENDM
                 
                 	.MACRO __PUTBR0MN
                 	STS  @0+(@1),R0
                 	.ENDM
                 
                 	.MACRO __PUTBMRN
                 	STS  @0+(@1),R@2
                 	.ENDM
                 
                 	.MACRO __PUTWMRN
                 	STS  @0+(@1),R@2
                 	STS  @0+(@1)+1,R@3
                 	.ENDM
                 
                 	.MACRO __PUTBZR
                 	STD  Z+@1,R@0
                 	.ENDM
                 
                 	.MACRO __PUTWZR
                 	STD  Z+@2,R@0
                 	STD  Z+@2+1,R@1
                 	.ENDM
                 
                 	.MACRO __GETW1R
                 	MOV  R30,R@0
                 	MOV  R31,R@1
                 	.ENDM
                 
                 	.MACRO __GETW2R
                 	MOV  R26,R@0
                 	MOV  R27,R@1
                 	.ENDM
                 
                 	.MACRO __GETWRN
                 	LDI  R@0,LOW(@2)
                 	LDI  R@1,HIGH(@2)
                 	.ENDM
                 
                 	.MACRO __PUTW1R
                 	MOV  R@0,R30
                 	MOV  R@1,R31
                 	.ENDM
                 
                 	.MACRO __PUTW2R
                 	MOV  R@0,R26
                 	MOV  R@1,R27
                 	.ENDM
                 
                 	.MACRO __ADDWRN
                 	SUBI R@0,LOW(-@2)
                 	SBCI R@1,HIGH(-@2)
                 	.ENDM
                 
                 	.MACRO __ADDWRR
                 	ADD  R@0,R@2
                 	ADC  R@1,R@3
                 	.ENDM
                 
                 	.MACRO __SUBWRN
                 	SUBI R@0,LOW(@2)
                 	SBCI R@1,HIGH(@2)
                 	.ENDM
                 
                 	.MACRO __SUBWRR
                 	SUB  R@0,R@2
                 	SBC  R@1,R@3
                 	.ENDM
                 
                 	.MACRO __ANDWRN
                 	ANDI R@0,LOW(@2)
                 	ANDI R@1,HIGH(@2)
                 	.ENDM
                 
                 	.MACRO __ANDWRR
                 	AND  R@0,R@2
                 	AND  R@1,R@3
                 	.ENDM
                 
                 	.MACRO __ORWRN
                 	ORI  R@0,LOW(@2)
                 	ORI  R@1,HIGH(@2)
                 	.ENDM
                 
                 	.MACRO __ORWRR
                 	OR   R@0,R@2
                 	OR   R@1,R@3
                 	.ENDM
                 
                 	.MACRO __EORWRR
                 	EOR  R@0,R@2
                 	EOR  R@1,R@3
                 	.ENDM
                 
                 	.MACRO __GETWRS
                 	LDD  R@0,Y+@2
                 	LDD  R@1,Y+@2+1
                 	.ENDM
                 
                 	.MACRO __PUTBSR
                 	STD  Y+@1,R@0
                 	.ENDM
                 
                 	.MACRO __PUTWSR
                 	STD  Y+@2,R@0
                 	STD  Y+@2+1,R@1
                 	.ENDM
                 
                 	.MACRO __MOVEWRR
                 	MOV  R@0,R@2
                 	MOV  R@1,R@3
                 	.ENDM
                 
                 	.MACRO __INWR
                 	IN   R@0,@2
                 	IN   R@1,@2+1
                 	.ENDM
                 
                 	.MACRO __OUTWR
                 	OUT  @2+1,R@1
                 	OUT  @2,R@0
                 	.ENDM
                 
                 	.MACRO __CALL1MN
                 	LDS  R30,@0+(@1)
                 	LDS  R31,@0+(@1)+1
                 	ICALL
                 	.ENDM
                 
                 	.MACRO __CALL1FN
                 	LDI  R30,LOW(2*@0+(@1))
                 	LDI  R31,HIGH(2*@0+(@1))
                 	RCALL __GETW1PF
                 	ICALL
                 	.ENDM
                 
                 	.MACRO __CALL2EN
                 	PUSH R26
                 	PUSH R27
                 	LDI  R26,LOW(@0+(@1))
                 	LDI  R27,HIGH(@0+(@1))
                 	RCALL __EEPROMRDW
                 	POP  R27
                 	POP  R26
                 	ICALL
                 	.ENDM
                 
                 	.MACRO __CALL2EX
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	RCALL __EEPROMRDD
                 	ICALL
                 	.ENDM
                 
                 	.MACRO __GETW1STACK
                 	IN   R30,SPL
                 	IN   R31,SPH
                 	ADIW R30,@0+1
                 	LD   R0,Z+
                 	LD   R31,Z
                 	MOV  R30,R0
                 	.ENDM
                 
                 	.MACRO __GETD1STACK
                 	IN   R30,SPL
                 	IN   R31,SPH
                 	ADIW R30,@0+1
                 	LD   R0,Z+
                 	LD   R1,Z+
                 	LD   R22,Z
                 	MOVW R30,R0
                 	.ENDM
                 
                 	.MACRO __NBST
                 	BST  R@0,@1
                 	IN   R30,SREG
                 	LDI  R31,0x40
                 	EOR  R30,R31
                 	OUT  SREG,R30
                 	.ENDM
                 
                 
                 	.MACRO __PUTB1SN
                 	LDD  R26,Y+@0
                 	LDD  R27,Y+@0+1
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1SN
                 	LDD  R26,Y+@0
                 	LDD  R27,Y+@0+1
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1SN
                 	LDD  R26,Y+@0
                 	LDD  R27,Y+@0+1
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	RCALL __PUTDP1
                 	.ENDM
                 
                 	.MACRO __PUTB1SNS
                 	LDD  R26,Y+@0
                 	LDD  R27,Y+@0+1
                 	ADIW R26,@1
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1SNS
                 	LDD  R26,Y+@0
                 	LDD  R27,Y+@0+1
                 	ADIW R26,@1
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1SNS
                 	LDD  R26,Y+@0
                 	LDD  R27,Y+@0+1
                 	ADIW R26,@1
                 	RCALL __PUTDP1
                 	.ENDM
                 
                 	.MACRO __PUTB1PMN
                 	LDS  R26,@0
                 	LDS  R27,@0+1
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1PMN
                 	LDS  R26,@0
                 	LDS  R27,@0+1
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1PMN
                 	LDS  R26,@0
                 	LDS  R27,@0+1
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	RCALL __PUTDP1
                 	.ENDM
                 
                 	.MACRO __PUTB1PMNS
                 	LDS  R26,@0
                 	LDS  R27,@0+1
                 	ADIW R26,@1
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1PMNS
                 	LDS  R26,@0
                 	LDS  R27,@0+1
                 	ADIW R26,@1
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1PMNS
                 	LDS  R26,@0
                 	LDS  R27,@0+1
                 	ADIW R26,@1
                 	RCALL __PUTDP1
                 	.ENDM
                 
                 	.MACRO __PUTB1RN
                 	MOVW R26,R@0
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1RN
                 	MOVW R26,R@0
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1RN
                 	MOVW R26,R@0
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	RCALL __PUTDP1
                 	.ENDM
                 
                 	.MACRO __PUTB1RNS
                 	MOVW R26,R@0
                 	ADIW R26,@1
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1RNS
                 	MOVW R26,R@0
                 	ADIW R26,@1
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1RNS
                 	MOVW R26,R@0
                 	ADIW R26,@1
                 	RCALL __PUTDP1
                 	.ENDM
                 
                 	.MACRO __PUTB1RON
                 	MOV  R26,R@0
                 	MOV  R27,R@1
                 	SUBI R26,LOW(-@2)
                 	SBCI R27,HIGH(-@2)
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1RON
                 	MOV  R26,R@0
                 	MOV  R27,R@1
                 	SUBI R26,LOW(-@2)
                 	SBCI R27,HIGH(-@2)
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1RON
                 	MOV  R26,R@0
                 	MOV  R27,R@1
                 	SUBI R26,LOW(-@2)
                 	SBCI R27,HIGH(-@2)
                 	RCALL __PUTDP1
                 	.ENDM
                 
                 	.MACRO __PUTB1RONS
                 	MOV  R26,R@0
                 	MOV  R27,R@1
                 	ADIW R26,@2
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1RONS
                 	MOV  R26,R@0
                 	MOV  R27,R@1
                 	ADIW R26,@2
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1RONS
                 	MOV  R26,R@0
                 	MOV  R27,R@1
                 	ADIW R26,@2
                 	RCALL __PUTDP1
                 	.ENDM
                 
                 
                 	.MACRO __GETB1SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	LD   R30,Z
                 	.ENDM
                 
                 	.MACRO __GETB1HSX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	LD   R31,Z
                 	.ENDM
                 
                 	.MACRO __GETW1SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	LD   R0,Z+
                 	LD   R31,Z
                 	MOV  R30,R0
                 	.ENDM
                 
                 	.MACRO __GETD1SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	LD   R0,Z+
                 	LD   R1,Z+
                 	LD   R22,Z+
                 	LD   R23,Z
                 	MOVW R30,R0
                 	.ENDM
                 
                 	.MACRO __GETB2SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	LD   R26,X
                 	.ENDM
                 
                 	.MACRO __GETW2SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	LD   R0,X+
                 	LD   R27,X
                 	MOV  R26,R0
                 	.ENDM
                 
                 	.MACRO __GETD2SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	LD   R0,X+
                 	LD   R1,X+
                 	LD   R24,X+
                 	LD   R25,X
                 	MOVW R26,R0
                 	.ENDM
                 
                 	.MACRO __GETBRSX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@1)
                 	SBCI R31,HIGH(-@1)
                 	LD   R@0,Z
                 	.ENDM
                 
                 	.MACRO __GETWRSX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@2)
                 	SBCI R31,HIGH(-@2)
                 	LD   R@0,Z+
                 	LD   R@1,Z
                 	.ENDM
                 
                 	.MACRO __GETBRSX2
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	LD   R@0,X
                 	.ENDM
                 
                 	.MACRO __GETWRSX2
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@2)
                 	SBCI R27,HIGH(-@2)
                 	LD   R@0,X+
                 	LD   R@1,X
                 	.ENDM
                 
                 	.MACRO __LSLW8SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	LD   R31,Z
                 	CLR  R30
                 	.ENDM
                 
                 	.MACRO __PUTB1SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	ST   X+,R30
                 	ST   X+,R31
                 	ST   X+,R22
                 	ST   X,R23
                 	.ENDM
                 
                 	.MACRO __CLRW1SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	ST   X+,R30
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __CLRD1SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	ST   X+,R30
                 	ST   X+,R30
                 	ST   X+,R30
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTB2SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	ST   Z,R26
                 	.ENDM
                 
                 	.MACRO __PUTW2SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	ST   Z+,R26
                 	ST   Z,R27
                 	.ENDM
                 
                 	.MACRO __PUTD2SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	ST   Z+,R26
                 	ST   Z+,R27
                 	ST   Z+,R24
                 	ST   Z,R25
                 	.ENDM
                 
                 	.MACRO __PUTBSRX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@1)
                 	SBCI R31,HIGH(-@1)
                 	ST   Z,R@0
                 	.ENDM
                 
                 	.MACRO __PUTWSRX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@2)
                 	SBCI R31,HIGH(-@2)
                 	ST   Z+,R@0
                 	ST   Z,R@1
                 	.ENDM
                 
                 	.MACRO __PUTB1SNX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	LD   R0,X+
                 	LD   R27,X
                 	MOV  R26,R0
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1SNX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	LD   R0,X+
                 	LD   R27,X
                 	MOV  R26,R0
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1SNX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	LD   R0,X+
                 	LD   R27,X
                 	MOV  R26,R0
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X+,R30
                 	ST   X+,R31
                 	ST   X+,R22
                 	ST   X,R23
                 	.ENDM
                 
                 	.MACRO __MULBRR
                 	MULS R@0,R@1
                 	MOVW R30,R0
                 	.ENDM
                 
                 	.MACRO __MULBRRU
                 	MUL  R@0,R@1
                 	MOVW R30,R0
                 	.ENDM
                 
                 	.MACRO __MULBRR0
                 	MULS R@0,R@1
                 	.ENDM
                 
                 	.MACRO __MULBRRU0
                 	MUL  R@0,R@1
                 	.ENDM
                 
                 	.MACRO __MULBNWRU
                 	LDI  R26,@2
                 	MUL  R26,R@0
                 	MOVW R30,R0
                 	MUL  R26,R@1
                 	ADD  R31,R0
                 	.ENDM
                 
                 ;NAME DEFINITIONS FOR GLOBAL VARIABLES ALLOCATED TO REGISTERS
                 	.DEF _LoadA=R4
                 	.DEF _LoadA_msb=R5
                 	.DEF _LoadB=R6
                 	.DEF _LoadB_msb=R7
                 	.DEF _Freq_load=R8
                 	.DEF _Freq_load_msb=R9
                 	.DEF _Freq_INC_flag=R10
                 	.DEF _Freq_INC_flag_msb=R11
                 	.DEF _Freq_DEC_flag=R12
                 	.DEF _Freq_DEC_flag_msb=R13
                 
                 	.CSEG
                 	.ORG 0x00
                 
                 ;START OF CODE MARKER
                 __START_OF_CODE:
                 
                 ;INTERRUPT VECTORS
000000 c07b      	RJMP __RESET
000001 cffe      	RJMP 0x00
000002 cffd      	RJMP 0x00
000003 cffc      	RJMP 0x00
000004 cffb      	RJMP 0x00
000005 cffa      	RJMP 0x00
000006 cff9      	RJMP 0x00
000007 cff8      	RJMP 0x00
000008 c11b      	RJMP _timer1_ovf_isr
000009 c0e6      	RJMP _timer0_ovf_isr
00000a cff5      	RJMP 0x00
00000b cff4      	RJMP 0x00
00000c cff3      	RJMP 0x00
00000d cff2      	RJMP 0x00
00000e cff1      	RJMP 0x00
00000f cff0      	RJMP 0x00
000010 cfef      	RJMP 0x00
000011 cfee      	RJMP 0x00
000012 cfed      	RJMP 0x00
                 
                 _tbl10_G100:
000013 2710
000014 03e8
000015 0064
000016 000a      	.DB  0x10,0x27,0xE8,0x3,0x64,0x0,0xA,0x0
000017 0001      	.DB  0x1,0x0
                 _tbl16_G100:
000018 1000
000019 0100
00001a 0010
00001b 0001      	.DB  0x0,0x10,0x0,0x1,0x10,0x0,0x1,0x0
                 
                 ;GLOBAL REGISTER VARIABLES INITIALIZATION
                 __REG_VARS:
00001c 0000
00001d 0000      	.DB  0x0,0x0,0x0,0x0
00001e 0000
00001f 0000      	.DB  0x0,0x0,0x0,0x0
000020 0000      	.DB  0x0,0x0
                 
                 _0x3:
C:\Users\Thuan Oc Cho'\Desktop\ThucTap\Sine_Wave2\Test CT\Debug\List\Test.asm(1137): warning: .cseg .db misalignment - padding zero byte
000021 0046      	.DB  0x46
                 _0x4:
C:\Users\Thuan Oc Cho'\Desktop\ThucTap\Sine_Wave2\Test CT\Debug\List\Test.asm(1139): warning: .cseg .db misalignment - padding zero byte
000022 000a      	.DB  0xA
                 _0x5:
000023 0900
000024 1b12
000025 2b23
000026 3b33      	.DB  0x0,0x9,0x12,0x1B,0x23,0x2B,0x33,0x3B
000027 4842
000028 534e
000029 5c58
00002a 615f      	.DB  0x42,0x48,0x4E,0x53,0x58,0x5C,0x5F,0x61
00002b 6463
00002c 6364
00002d 5f61
00002e 585c      	.DB  0x63,0x64,0x64,0x63,0x61,0x5F,0x5C,0x58
00002f 4e53
000030 4248
000031 333b
000032 232b      	.DB  0x53,0x4E,0x48,0x42,0x3B,0x33,0x2B,0x23
000033 121b
C:\Users\Thuan Oc Cho'\Desktop\ThucTap\Sine_Wave2\Test CT\Debug\List\Test.asm(1145): warning: .cseg .db misalignment - padding zero byte
000034 0009      	.DB  0x1B,0x12,0x9
                 _0x6:
000035 0000
000036 0000
000037 0000
000038 0000      	.DB  0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0
000039 0000
00003a 0000
00003b 0000
00003c 0000      	.DB  0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0
00003d 0000
00003e 0000
00003f 0000
000040 0000      	.DB  0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0
000041 0000
000042 0000
000043 0000
000044 0000      	.DB  0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0
000045 0000
000046 0000
000047 1209
000048 231b      	.DB  0x0,0x0,0x0,0x0,0x9,0x12,0x1B,0x23
000049 332b
00004a 423b
00004b 4e48
00004c 5853      	.DB  0x2B,0x33,0x3B,0x42,0x48,0x4E,0x53,0x58
00004d 5f5c
00004e 6361
00004f 6464
000050 6163      	.DB  0x5C,0x5F,0x61,0x63,0x64,0x64,0x63,0x61
000051 5c5f
000052 5358
000053 484e
000054 3b42      	.DB  0x5F,0x5C,0x58,0x53,0x4E,0x48,0x42,0x3B
000055 2b33
000056 1b23
000057 0912      	.DB  0x33,0x2B,0x23,0x1B,0x12,0x9
                 _0x0:
000058 7246
000059 7165
00005a 6575
00005b 636e      	.DB  0x46,0x72,0x65,0x71,0x75,0x65,0x6E,0x63
00005c 2079
00005d 3025
00005e 6433
00005f 4400      	.DB  0x79,0x20,0x25,0x30,0x33,0x64,0x0,0x44
000060 7475
000061 2079
000062 7963
000063 6c63      	.DB  0x75,0x74,0x79,0x20,0x63,0x79,0x63,0x6C
000064 2065
000065 3025
000066 6433
C:\Users\Thuan Oc Cho'\Desktop\ThucTap\Sine_Wave2\Test CT\Debug\List\Test.asm(1160): warning: .cseg .db misalignment - padding zero byte
000067 0000      	.DB  0x65,0x20,0x25,0x30,0x33,0x64,0x0
                 _0x2020003:
000068 c080      	.DB  0x80,0xC0
                 
                 __GLOBAL_INI_TBL:
000069 000a      	.DW  0x0A
00006a 0004      	.DW  0x04
00006b 0038      	.DW  __REG_VARS*2
                 
00006c 0001      	.DW  0x01
00006d 0160      	.DW  _Freq
00006e 0042      	.DW  _0x3*2
                 
00006f 0001      	.DW  0x01
000070 0170      	.DW  _Duty
000071 0044      	.DW  _0x4*2
                 
000072 0023      	.DW  0x23
000073 0178      	.DW  _Sine1
000074 0046      	.DW  _0x5*2
                 
000075 0046      	.DW  0x46
000076 01be      	.DW  _Sine2
000077 006a      	.DW  _0x6*2
                 
000078 0002      	.DW  0x02
000079 0216      	.DW  __base_y_G101
00007a 00d0      	.DW  _0x2020003*2
                 
                 _0xFFFFFFFF:
00007b 0000      	.DW  0
                 
                 #define __GLOBAL_INI_TBL_PRESENT 1
                 
                 __RESET:
00007c 94f8      	CLI
00007d 27ee      	CLR  R30
00007e bbec      	OUT  EECR,R30
                 
                 ;INTERRUPT VECTORS ARE PLACED
                 ;AT THE START OF FLASH
00007f e0f1      	LDI  R31,1
000080 bffb      	OUT  GICR,R31
000081 bfeb      	OUT  GICR,R30
000082 bfe5      	OUT  MCUCR,R30
                 
                 ;CLEAR R2-R14
000083 e08d      	LDI  R24,(14-2)+1
000084 e0a2      	LDI  R26,2
000085 27bb      	CLR  R27
                 __CLEAR_REG:
000086 93ed      	ST   X+,R30
000087 958a      	DEC  R24
000088 f7e9      	BRNE __CLEAR_REG
                 
                 ;CLEAR SRAM
000089 e080      	LDI  R24,LOW(__CLEAR_SRAM_SIZE)
00008a e094      	LDI  R25,HIGH(__CLEAR_SRAM_SIZE)
00008b e6a0      	LDI  R26,__SRAM_START
                 __CLEAR_SRAM:
00008c 93ed      	ST   X+,R30
00008d 9701      	SBIW R24,1
00008e f7e9      	BRNE __CLEAR_SRAM
                 
                 ;GLOBAL VARIABLES INITIALIZATION
00008f ede2      	LDI  R30,LOW(__GLOBAL_INI_TBL*2)
000090 e0f0      	LDI  R31,HIGH(__GLOBAL_INI_TBL*2)
                 __GLOBAL_INI_NEXT:
000091 9185      	LPM  R24,Z+
000092 9195      	LPM  R25,Z+
000093 9700      	SBIW R24,0
000094 f061      	BREQ __GLOBAL_INI_END
000095 91a5      	LPM  R26,Z+
000096 91b5      	LPM  R27,Z+
000097 9005      	LPM  R0,Z+
000098 9015      	LPM  R1,Z+
000099 01bf      	MOVW R22,R30
00009a 01f0      	MOVW R30,R0
                 __GLOBAL_INI_LOOP:
00009b 9005      	LPM  R0,Z+
00009c 920d      	ST   X+,R0
00009d 9701      	SBIW R24,1
00009e f7e1      	BRNE __GLOBAL_INI_LOOP
00009f 01fb      	MOVW R30,R22
0000a0 cff0      	RJMP __GLOBAL_INI_NEXT
                 __GLOBAL_INI_END:
                 
                 ;HARDWARE STACK POINTER INITIALIZATION
0000a1 e5ef      	LDI  R30,LOW(__SRAM_END-__HEAP_SIZE)
0000a2 bfed      	OUT  SPL,R30
0000a3 e0e4      	LDI  R30,HIGH(__SRAM_END-__HEAP_SIZE)
0000a4 bfee      	OUT  SPH,R30
                 
                 ;DATA STACK POINTER INITIALIZATION
0000a5 e6c0      	LDI  R28,LOW(__SRAM_START+__DSTACK_SIZE)
0000a6 e0d1      	LDI  R29,HIGH(__SRAM_START+__DSTACK_SIZE)
                 
0000a7 c000      	RJMP _main
                 
                 	.ESEG
                 	.ORG 0
                 
                 	.DSEG
                 	.ORG 0x160
                 
                 	.CSEG
                 ; /*************** Project information ******************
                 ;Project : SPWM with variety frequency (5-120)
                 ;Version : V1.0
                 ;Date    : 8/27/2018
                 ;Author  : Tran Minh Thuan
                 ;Suppoted: Nguyen Duc Quyen
                 ;Company : Khuon May Viet
                 ;*******************************************************/
                 ;
                 ;/****************Requirement documentations************
                 ;Create a Sine signal with changable frequency (5-150Hz)
                 ;Use: Timer0 to create delay function
                 ;     Tier1  generate SPWM signal
                 ;Operating:
                 ;     Use Timer1 overflow interrupt, each time1 overflow
                 ;change the duty cycle in order to create SPWM signal
                 ;     Use Timer1 operating mode 14 - count from 0 to value in ICR1
                 ;     ICR1 - Control the frequency of each pulse
                 ;     OCA1 - Control the duty cycle of positive pole
                 ;     OCB1 - Control the duty cycle of negative pole
                 ;*******************************************************/
                 ;
                 ;/******************************************************
                 ;Chip type               : ATmega8
                 ;Program type            : Application
                 ;AVR Core Clock frequency: 8.000000 MHz
                 ;Memory model            : Small
                 ;External RAM size       : 0
                 ;Data Stack size         : 256
                 ;*******************************************************/
                 ;#include <mega8.h>
                 	#ifndef __SLEEP_DEFINED__
                 	#define __SLEEP_DEFINED__
                 	.EQU __se_bit=0x80
                 	.EQU __sm_mask=0x70
                 	.EQU __sm_powerdown=0x20
                 	.EQU __sm_powersave=0x30
                 	.EQU __sm_standby=0x60
                 	.EQU __sm_ext_standby=0x70
                 	.EQU __sm_adc_noise_red=0x10
                 	.SET power_ctrl_reg=mcucr
                 	#endif
                 ;#include <stdio.h>
                 ;#include <alcd.h>                   // Alphanumeric LCD functions
                 ;#include <delay.h>
                 ;/**************************************/
                 ;#define Freq_INC PIND.0
                 ;#define Freq_DEC PIND.1
                 ;#define Duty_INC PIND.2
                 ;#define Duty_DEC PIND.3
                 ;#define Duty2_INC PIND.4
                 ;#define Duty2_DEC PIND.5
                 ;#define SW1 PINB.1
                 ;#define SW2 PINB.2
                 ;#define SW3 PORTB.3
                 ;#define SW4 PORTB.0
                 ;
                 ;
                 ;/**************************************/
                 ;#define F_CPU 8000000
                 ;#define PB0 PORTB.0
                 ;#define PB2 PORTB.2
                 ;#define F1  20000
                 ;
                 ;unsigned long Freq=70;
                 
                 	.DSEG
                 ;unsigned int  LoadA=0, LoadB=0;
                 ;unsigned int  Freq_load=0;
                 ;unsigned int  Freq_INC_flag=0,Freq_DEC_flag=0;
                 ;unsigned int  Duty_INC_flag=0,Duty_DEC_flag=0;
                 ;unsigned int  tick_duty_inc=0,tick_duty_dec=0;
                 ;unsigned int  tick_freq_inc=0,tick_freq_dec=0;
                 ;unsigned int  Duty=10;
                 ;unsigned int  Low_line,High_line;
                 ;unsigned int  T_delay=0;
                 ;unsigned char Sine1[70]={0, 9, 18, 27, 35, 43, 51, 59, 66, 72, 78, 83, 88, 92, 95, 97, 99, 100, 100, 99, 97, 95, 92, 88, ...
                 ;unsigned char Sine2[70]={0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, ...
                 ;unsigned int numb=0;
                 ;unsigned char Chuoi[16]={0};
                 ;
                 ;void ADC_Init(void);
                 ;unsigned int ADC_Read(unsigned int channel);
                 ;void Timer0_Init();
                 ;void Timer1_Init();
                 ;void GPIO_Init();
                 ;void CheckSW(void);                     //Doc gia tri nut nhan
                 ;void Update_Timer1(void);
                 ;void Update_value(void);
                 ;void Delay_100us(unsigned int Time);
                 ;void Display(void);
                 ;
                 ;
                 ;
                 ;
                 ;
                 ;void main(void){
                 ; 0000 0054 void main(void){
                 
                 	.CSEG
                 _main:
                 ; .FSTART _main
                 ; 0000 0055     GPIO_Init();                        // GPIO Initialization
0000a8 d03d      	RCALL _GPIO_Init
                 ; 0000 0056     ADC_Init();
0000a9 d0fe      	RCALL _ADC_Init
                 ; 0000 0057     lcd_init(16);
0000aa e1a0      	LDI  R26,LOW(16)
0000ab d370      	RCALL _lcd_init
                 ; 0000 0058     Timer0_Init();                      // Timer0 Initialization
0000ac d01c      	RCALL _Timer0_Init
                 ; 0000 0059     Timer1_Init();                      // Timer1 Initialization
0000ad d023      	RCALL _Timer1_Init
                 ; 0000 005A     #asm("sei")                         // Global enable interrupts
0000ae 9478      	sei
                 ; 0000 005B while (1)
                 _0x7:
                 ; 0000 005C       {
                 ; 0000 005D             Update_value();
0000af d11e      	RCALL _Update_value
                 ; 0000 005E             Delay_100us(1);
0000b0 e0a1      	LDI  R26,LOW(1)
0000b1 e0b0      	LDI  R27,0
0000b2 d17a      	RCALL _Delay_100us
                 ; 0000 005F             Display();
0000b3 d002      	RCALL _Display
                 ; 0000 0060       }
0000b4 cffa      	RJMP _0x7
                 ; 0000 0061 }
                 _0xA:
0000b5 cfff      	RJMP _0xA
                 ; .FEND
                 ;
                 ;void Display(void){
                 ; 0000 0063 void Display(void){
                 _Display:
                 ; .FSTART _Display
                 ; 0000 0064         sprintf(Chuoi,"Frequency %03d",Freq);
0000b6 d3a7      	RCALL SUBOPT_0x0
                +
0000b7 ebe0     +LDI R30 , LOW ( 2 * _0x0 + ( 0 ) )
0000b8 e0f0     +LDI R31 , HIGH ( 2 * _0x0 + ( 0 ) )
                 	__POINTW1FN _0x0,0
0000b9 d3a9      	RCALL SUBOPT_0x1
0000ba d3ab      	RCALL SUBOPT_0x2
0000bb d3b3      	RCALL SUBOPT_0x3
                 ; 0000 0065         lcd_gotoxy(0,0);
0000bc e0a0      	LDI  R26,LOW(0)
0000bd d3b8      	RCALL SUBOPT_0x4
                 ; 0000 0066         lcd_puts(Chuoi);
                 ; 0000 0067         sprintf(Chuoi,"Duty cycle %03d",Duty);
0000be d39f      	RCALL SUBOPT_0x0
                +
0000bf ebef     +LDI R30 , LOW ( 2 * _0x0 + ( 15 ) )
0000c0 e0f0     +LDI R31 , HIGH ( 2 * _0x0 + ( 15 ) )
                 	__POINTW1FN _0x0,15
0000c1 d3a1      	RCALL SUBOPT_0x1
0000c2 d3b7      	RCALL SUBOPT_0x5
0000c3 2766      	CLR  R22
0000c4 2777      	CLR  R23
0000c5 d3a9      	RCALL SUBOPT_0x3
                 ; 0000 0068         lcd_gotoxy(0,1);
0000c6 e0a1      	LDI  R26,LOW(1)
0000c7 d3ae      	RCALL SUBOPT_0x4
                 ; 0000 0069         lcd_puts(Chuoi);
                 ; 0000 006A }
0000c8 9508      	RET
                 ; .FEND
                 ;void Timer0_Init(){
                 ; 0000 006B void Timer0_Init(){
                 _Timer0_Init:
                 ; .FSTART _Timer0_Init
                 ; 0000 006C     TIMSK&=~0x01;                         //Disable interrupt while initilization
0000c9 b7e9      	IN   R30,0x39
0000ca 7fee      	ANDI R30,0xFE
0000cb bfe9      	OUT  0x39,R30
                 ; 0000 006D     TCCR0=(0<<CS02)|(1<<CS01)|(0<<CS00);  //Prescaler - 8
0000cc e0e2      	LDI  R30,LOW(2)
0000cd bfe3      	OUT  0x33,R30
                 ; 0000 006E     TCNT0=156;                            //255-156+1=100 (100us)
0000ce e9ec      	LDI  R30,LOW(156)
0000cf bfe2      	OUT  0x32,R30
                 ; 0000 006F }
0000d0 9508      	RET
                 ; .FEND
                 ;void Timer1_Init(){
                 ; 0000 0070 void Timer1_Init(){
                 _Timer1_Init:
                 ; .FSTART _Timer1_Init
                 ; 0000 0071 /* Timer 1 Initialization
                 ; 0000 0072 // Timer 1 is used to create sine wave with changeable frequency
                 ; 0000 0073 // ICR1 contains top value (control frequency)
                 ; 0000 0074 // OCA1 create positive pole
                 ; 0000 0075 // OCB1 create negative pole
                 ; 0000 0076 // Clock source: System Clock
                 ; 0000 0077 // Clock value: 8000.000 kHz
                 ; 0000 0078 // Mode 14: Fast PWM go from 0 to value in ICR1
                 ; 0000 0079 // Prescaler 1 */
                 ; 0000 007A     //The Freq_load will control the frequency of sine wave
                 ; 0000 007B     //1+Top=Fclk/Fpwm*100
                 ; 0000 007C //         Freq_load=761;
                 ; 0000 007D     Freq_load=8000000/(Freq*70)-1;
0000d1 d3ad      	RCALL SUBOPT_0x6
                 ; 0000 007E     TCCR1A =(1<<COM1A1)|(0<<COM1A0)|(1<<COM1B1)|(0<<COM1B0);
0000d2 eae0      	LDI  R30,LOW(160)
0000d3 bdef      	OUT  0x2F,R30
                 ; 0000 007F     TCCR1A|=(1<<WGM11)|(0<<WGM10); TCCR1B|=(1<<WGM13) | (1<<WGM12); //Mode 14
0000d4 b5ef      	IN   R30,0x2F
0000d5 60e2      	ORI  R30,2
0000d6 bdef      	OUT  0x2F,R30
0000d7 b5ee      	IN   R30,0x2E
0000d8 61e8      	ORI  R30,LOW(0x18)
0000d9 bdee      	OUT  0x2E,R30
                 ; 0000 0080     TCCR1B|=(0<<CS12) | (0<<CS11) | (1<<CS10);                      //Prescaler 1
0000da b5ee      	IN   R30,0x2E
0000db 60e1      	ORI  R30,1
0000dc bdee      	OUT  0x2E,R30
                 ; 0000 0081     ICR1H=(Freq_load)>> 8;      ICR1L=(Freq_load)& 0xff;
0000dd 2de9      	MOV  R30,R9
0000de 70f0      	ANDI R31,HIGH(0x0)
0000df bde7      	OUT  0x27,R30
0000e0 2de8      	MOV  R30,R8
0000e1 bde6      	OUT  0x26,R30
                 ; 0000 0082     TIMSK|=(0<<TICIE1)| (0<<OCIE1A) | (0<<OCIE1B) | (1<<TOIE1);
0000e2 b7e9      	IN   R30,0x39
0000e3 60e4      	ORI  R30,4
0000e4 bfe9      	OUT  0x39,R30
                 ; 0000 0083 }
0000e5 9508      	RET
                 ; .FEND
                 ;void GPIO_Init(){
                 ; 0000 0084 void GPIO_Init(){
                 _GPIO_Init:
                 ; .FSTART _GPIO_Init
                 ; 0000 0085 /*GPIO Initialization
                 ; 0000 0086  *PB7 Increse frequency
                 ; 0000 0087  *PB6 Decrese frequency
                 ; 0000 0088  *PB5 Increse Duty cycle
                 ; 0000 0089  *PB4 Decrese Duty cycle
                 ; 0000 008A */
                 ; 0000 008B     DDRB= (0<<DDB7) |(0<<DDB6) |(0<<DDB5) | (1<<DDB4) | (1<<DDB3) | (1<<DDB2) | (1<<DDB1) | (1<<DDB0);
0000e6 e1ef      	LDI  R30,LOW(31)
0000e7 bbe7      	OUT  0x17,R30
                 ; 0000 008C     PORTB=(0<<PORTB7) | (0<<PORTB6)| (0<<PORTB5) | (0<<PORTB4) | (0<<PORTB3) | (0<<PORTB2) | (0<<PORTB1) | (0<<PORTB0);
0000e8 e0e0      	LDI  R30,LOW(0)
0000e9 bbe8      	OUT  0x18,R30
                 ; 0000 008D     DDRD= 0x00;
0000ea bbe1      	OUT  0x11,R30
                 ; 0000 008E     PORTD=0xFF;
0000eb efef      	LDI  R30,LOW(255)
0000ec bbe2      	OUT  0x12,R30
                 ; 0000 008F     DDRC=0x00;
0000ed e0e0      	LDI  R30,LOW(0)
0000ee bbe4      	OUT  0x14,R30
                 ; 0000 0090 }
0000ef 9508      	RET
                 ; .FEND
                 ;interrupt [TIM0_OVF] void timer0_ovf_isr(void)
                 ; 0000 0092 {/*---------- Timer0 Overflow ISR------------------------------
                 ; 0000 0093  // First Reinitialize timer0 value
                 ; 0000 0094  // Increase count (T_delay) value every 100us */
                 _timer0_ovf_isr:
                 ; .FSTART _timer0_ovf_isr
0000f0 93aa      	ST   -Y,R26
0000f1 93ba      	ST   -Y,R27
0000f2 93ea      	ST   -Y,R30
0000f3 93fa      	ST   -Y,R31
0000f4 b7ef      	IN   R30,SREG
0000f5 93ea      	ST   -Y,R30
                 ; 0000 0095     TCNT0=156;    //Tinh toan = 0x9D(100), nhung bu sai so nen A0
0000f6 e9ec      	LDI  R30,LOW(156)
0000f7 bfe2      	OUT  0x32,R30
                 ; 0000 0096     if(Freq_INC_flag==1) tick_freq_inc++;
0000f8 e0e1      	LDI  R30,LOW(1)
0000f9 e0f0      	LDI  R31,HIGH(1)
0000fa 15ea      	CP   R30,R10
0000fb 05fb      	CPC  R31,R11
0000fc f419      	BRNE _0xB
0000fd e6ac      	LDI  R26,LOW(_tick_freq_inc)
0000fe e0b1      	LDI  R27,HIGH(_tick_freq_inc)
0000ff d38d      	RCALL SUBOPT_0x7
                 ; 0000 0097     if(Freq_DEC_flag==1) tick_freq_dec++;
                 _0xB:
000100 e0e1      	LDI  R30,LOW(1)
000101 e0f0      	LDI  R31,HIGH(1)
000102 15ec      	CP   R30,R12
000103 05fd      	CPC  R31,R13
000104 f419      	BRNE _0xC
000105 e6ae      	LDI  R26,LOW(_tick_freq_dec)
000106 e0b1      	LDI  R27,HIGH(_tick_freq_dec)
000107 d385      	RCALL SUBOPT_0x7
                 ; 0000 0098     if(Duty_INC_flag==1) tick_duty_inc++;
                 _0xC:
000108 91a0 0164 	LDS  R26,_Duty_INC_flag
00010a 91b0 0165 	LDS  R27,_Duty_INC_flag+1
00010c 9711      	SBIW R26,1
00010d f419      	BRNE _0xD
00010e e6a8      	LDI  R26,LOW(_tick_duty_inc)
00010f e0b1      	LDI  R27,HIGH(_tick_duty_inc)
000110 d37c      	RCALL SUBOPT_0x7
                 ; 0000 0099     if(Duty_DEC_flag==1) tick_duty_dec++;
                 _0xD:
000111 91a0 0166 	LDS  R26,_Duty_DEC_flag
000113 91b0 0167 	LDS  R27,_Duty_DEC_flag+1
000115 9711      	SBIW R26,1
000116 f419      	BRNE _0xE
000117 e6aa      	LDI  R26,LOW(_tick_duty_dec)
000118 e0b1      	LDI  R27,HIGH(_tick_duty_dec)
000119 d373      	RCALL SUBOPT_0x7
                 ; 0000 009A     T_delay++;
                 _0xE:
00011a e7a6      	LDI  R26,LOW(_T_delay)
00011b e0b1      	LDI  R27,HIGH(_T_delay)
00011c d370      	RCALL SUBOPT_0x7
                 ; 0000 009B //    TIMSK&=~0x01;        need for button
                 ; 0000 009C };
00011d 91e9      	LD   R30,Y+
00011e bfef      	OUT  SREG,R30
00011f 91f9      	LD   R31,Y+
000120 91e9      	LD   R30,Y+
000121 91b9      	LD   R27,Y+
000122 91a9      	LD   R26,Y+
000123 9518      	RETI
                 ; .FEND
                 ;interrupt [TIM1_OVF] void timer1_ovf_isr(void){
                 ; 0000 009D interrupt [9] void timer1_ovf_isr(void){
                 _timer1_ovf_isr:
                 ; .FSTART _timer1_ovf_isr
000124 920a      	ST   -Y,R0
000125 921a      	ST   -Y,R1
000126 939a      	ST   -Y,R25
000127 93aa      	ST   -Y,R26
000128 93ba      	ST   -Y,R27
000129 93ea      	ST   -Y,R30
00012a 93fa      	ST   -Y,R31
00012b b7ef      	IN   R30,SREG
00012c 93ea      	ST   -Y,R30
                 ; 0000 009E     /*  Timer1 Overflow ISR
                 ; 0000 009F      *  Each time execute, update new compare value to create sine wave
                 ; 0000 00A0      *  When reach all array values, new cycle of sine frequency start
                 ; 0000 00A1      *  The arrays contain duty cycles of small signal of big sine wave
                 ; 0000 00A2     */
                 ; 0000 00A3 
                 ; 0000 00A4     Low_line=(35/2)-(Duty/2*35/100);       //1st half wave ->35
00012d d365      	RCALL SUBOPT_0x8
00012e e1a1      	LDI  R26,LOW(17)
00012f e0b0      	LDI  R27,HIGH(17)
000130 1bae      	SUB  R26,R30
000131 0bbf      	SBC  R27,R31
000132 93a0 0172 	STS  _Low_line,R26
000134 93b0 0173 	STS  _Low_line+1,R27
                 ; 0000 00A5     High_line=(35/2)+(Duty/2*35/100);      //1st half wave ->35
000136 d35c      	RCALL SUBOPT_0x8
000137 9671      	ADIW R30,17
000138 93e0 0174 	STS  _High_line,R30
00013a 93f0 0175 	STS  _High_line+1,R31
                 ; 0000 00A6     //Else enable output
                 ; 0000 00A7     if ((numb<Low_line)||(numb>High_line)||(Sine1[numb] == 0)) TCCR1A = TCCR1A&( ~0x80); //If the duty is 0, then disabl ...
00013c 91e0 0172 	LDS  R30,_Low_line
00013e 91f0 0173 	LDS  R31,_Low_line+1
000140 d35d      	RCALL SUBOPT_0x9
000141 17ae      	CP   R26,R30
000142 07bf      	CPC  R27,R31
000143 f070      	BRLO _0x10
000144 91e0 0174 	LDS  R30,_High_line
000146 91f0 0175 	LDS  R31,_High_line+1
000148 d355      	RCALL SUBOPT_0x9
000149 17ea      	CP   R30,R26
00014a 07fb      	CPC  R31,R27
00014b f030      	BRLO _0x10
00014c d356      	RCALL SUBOPT_0xA
00014d 58e8      	SUBI R30,LOW(-_Sine1)
00014e 4ffe      	SBCI R31,HIGH(-_Sine1)
00014f 81a0      	LD   R26,Z
000150 30a0      	CPI  R26,LOW(0x0)
000151 f419      	BRNE _0xF
                 _0x10:
000152 b5ef      	IN   R30,0x2F
000153 77ef      	ANDI R30,0x7F
000154 c002      	RJMP _0x4B
                 ; 0000 00A8     else                  TCCR1A = TCCR1A|0x80;     //Else enable output
                 _0xF:
000155 b5ef      	IN   R30,0x2F
000156 68e0      	ORI  R30,0x80
                 _0x4B:
000157 bdef      	OUT  0x2F,R30
                 ; 0000 00A9     if (Sine2[numb] == 0) TCCR1A = TCCR1A&( ~0x20); //If the duty is 0, then disable output
000158 d34f      	RCALL SUBOPT_0xB
000159 30e0      	CPI  R30,0
00015a f419      	BRNE _0x13
00015b b5ef      	IN   R30,0x2F
00015c 7def      	ANDI R30,0xDF
00015d c002      	RJMP _0x4C
                 ; 0000 00AA //    if ((numb<Low_line)||(numb>High_line)||(Sine2[numb] == 0)) TCCR1A = TCCR1A&( ~0x20); //If the duty is 0, then disa ...
                 ; 0000 00AB     else                  TCCR1A = TCCR1A|0x20;     //Else enable output
                 _0x13:
00015e b5ef      	IN   R30,0x2F
00015f 62e0      	ORI  R30,0x20
                 _0x4C:
000160 bdef      	OUT  0x2F,R30
                 ; 0000 00AC     //-----------------------Load new value of duty cycle-----------------------------//
                 ; 0000 00AD     LoadA=Freq_load/100*Sine1[numb];          //Calculate new compare value (Channel A)
000161 d34b      	RCALL SUBOPT_0xC
000162 d340      	RCALL SUBOPT_0xA
000163 58e8      	SUBI R30,LOW(-_Sine1)
000164 4ffe      	SBCI R31,HIGH(-_Sine1)
000165 81e0      	LD   R30,Z
000166 e0f0      	LDI  R31,0
000167 d3ae      	RCALL __MULW12U
000168 012f      	MOVW R4,R30
                 ; 0000 00AE     LoadB=Freq_load/100*Sine2[numb];          //Calculate new compare value (Channel B)
000169 d343      	RCALL SUBOPT_0xC
00016a d33d      	RCALL SUBOPT_0xB
00016b e0f0      	LDI  R31,0
00016c d3a9      	RCALL __MULW12U
00016d 013f      	MOVW R6,R30
                 ; 0000 00AF     OCR1AH=LoadA>> 8;   OCR1AL=LoadA& 0xff;   //Load new compare value (control Duty A)
00016e 2de5      	MOV  R30,R5
00016f 70f0      	ANDI R31,HIGH(0x0)
000170 bdeb      	OUT  0x2B,R30
000171 2de4      	MOV  R30,R4
000172 bdea      	OUT  0x2A,R30
                 ; 0000 00B0     OCR1BH=LoadB>> 8;   OCR1BL=LoadB& 0xff;   //Load new compare value (control Duty B)
000173 2de7      	MOV  R30,R7
000174 70f0      	ANDI R31,HIGH(0x0)
000175 bde9      	OUT  0x29,R30
000176 2de6      	MOV  R30,R6
000177 bde8      	OUT  0x28,R30
                 ; 0000 00B1     //-----------------------Control H-Bridge-----------------------------------------//
                 ; 0000 00B2     if  ((numb<35)&& (SW2==0))                             {SW4=1; SW3=0;}
000178 d325      	RCALL SUBOPT_0x9
000179 9793      	SBIW R26,35
00017a f410      	BRSH _0x16
00017b 9bb2      	SBIS 0x16,2
00017c c001      	RJMP _0x17
                 _0x16:
00017d c003      	RJMP _0x15
                 _0x17:
00017e 9ac0      	SBI  0x18,0
00017f 98c3      	CBI  0x18,3
                 ; 0000 00B3     else SW4=0;
000180 c001      	RJMP _0x1C
                 _0x15:
000181 98c0      	CBI  0x18,0
                 ; 0000 00B4     if ((numb<=70)&&(numb>=35)&&(SW1==0))                  {SW4=0; SW3=1;}
                 _0x1C:
000182 d31b      	RCALL SUBOPT_0x9
000183 34a7      	CPI  R26,LOW(0x47)
000184 e0e0      	LDI  R30,HIGH(0x47)
000185 07be      	CPC  R27,R30
000186 f428      	BRSH _0x20
000187 d316      	RCALL SUBOPT_0x9
000188 9793      	SBIW R26,35
000189 f010      	BRLO _0x20
00018a 9bb1      	SBIS 0x16,1
00018b c001      	RJMP _0x21
                 _0x20:
00018c c003      	RJMP _0x1F
                 _0x21:
00018d 98c0      	CBI  0x18,0
00018e 9ac3      	SBI  0x18,3
                 ; 0000 00B5     else SW3=0;
00018f c001      	RJMP _0x26
                 _0x1F:
000190 98c3      	CBI  0x18,3
                 ; 0000 00B6     //-----------------------Change to next array value-------------------------------//
                 ; 0000 00B7     numb++;
                 _0x26:
000191 e0a4      	LDI  R26,LOW(_numb)
000192 e0b2      	LDI  R27,HIGH(_numb)
000193 d2f9      	RCALL SUBOPT_0x7
                 ; 0000 00B8     if(numb>=70)  numb=0;                    //Reload when count all array elements                                      ...
000194 d309      	RCALL SUBOPT_0x9
000195 34a6      	CPI  R26,LOW(0x46)
000196 e0e0      	LDI  R30,HIGH(0x46)
000197 07be      	CPC  R27,R30
000198 f028      	BRLO _0x29
000199 e0e0      	LDI  R30,LOW(0)
00019a 93e0 0204 	STS  _numb,R30
00019c 93e0 0205 	STS  _numb+1,R30
                 ; 0000 00B9 
                 ; 0000 00BA }
                 _0x29:
00019e 91e9      	LD   R30,Y+
00019f bfef      	OUT  SREG,R30
0001a0 91f9      	LD   R31,Y+
0001a1 91e9      	LD   R30,Y+
0001a2 91b9      	LD   R27,Y+
0001a3 91a9      	LD   R26,Y+
0001a4 9199      	LD   R25,Y+
0001a5 9019      	LD   R1,Y+
0001a6 9009      	LD   R0,Y+
0001a7 9518      	RETI
                 ; .FEND
                 ;void ADC_Init(void){
                 ; 0000 00BB void ADC_Init(void){
                 _ADC_Init:
                 ; .FSTART _ADC_Init
                 ; 0000 00BC     ADMUX = (1<<REFS0); //V_ref is VCC, left adjust
0001a8 e4e0      	LDI  R30,LOW(64)
0001a9 b9e7      	OUT  0x7,R30
                 ; 0000 00BD     ADCSRA = (1<<ADEN)|(1<<ADPS2)|(1<<ADPS1)|(1<<ADPS0);    // prescaler = 128
0001aa e8e7      	LDI  R30,LOW(135)
0001ab b9e6      	OUT  0x6,R30
                 ; 0000 00BE }
0001ac 9508      	RET
                 ; .FEND
                 ;/* Read value from ADC channel
                 ; * Input: Input channel (0-7)
                 ; * Output: 0-1024 corresponding to the value
                 ;*/
                 ;unsigned int ADC_Read(unsigned int channel)
                 ; 0000 00C4 {
                 _ADC_Read:
                 ; .FSTART _ADC_Read
                 ; 0000 00C5   unsigned int ADCval;
                 ; 0000 00C6   channel &= 0b00000111;  // AND operation with 7
0001ad d305      	RCALL SUBOPT_0xD
0001ae d3e7      	RCALL __SAVELOCR2
                 ;	channel -> Y+2
                 ;	ADCval -> R16,R17
0001af 81ea      	LDD  R30,Y+2
0001b0 81fb      	LDD  R31,Y+2+1
0001b1 70e7      	ANDI R30,LOW(0x7)
0001b2 70f0      	ANDI R31,HIGH(0x7)
0001b3 83ea      	STD  Y+2,R30
0001b4 83fb      	STD  Y+2+1,R31
                 ; 0000 00C7   ADMUX = (ADMUX & 0xF8)|channel; // clears the bottom 3 bits for choosing channel
0001b5 b1e7      	IN   R30,0x7
0001b6 7fe8      	ANDI R30,LOW(0xF8)
0001b7 81aa      	LDD  R26,Y+2
0001b8 2bea      	OR   R30,R26
0001b9 b9e7      	OUT  0x7,R30
                 ; 0000 00C8   // start single convertion by writing 1' to ADSC
                 ; 0000 00C9   ADCSRA |= (1<<ADSC);
0001ba 9a36      	SBI  0x6,6
                 ; 0000 00CA   // wait for conversion to complete, ADSC becomes 0' again
                 ; 0000 00CB   while(ADCSRA & (1<<ADSC));
                 _0x2A:
0001bb 9936      	SBIC 0x6,6
0001bc cffe      	RJMP _0x2A
                 ; 0000 00CC   ADCval = ADCL;
0001bd b104      	IN   R16,4
0001be 2711      	CLR  R17
                 ; 0000 00CD   ADCval = (ADCH << 8) + ADCval;    // ADCH is read so ADC can be updated again
0001bf b1e5      	IN   R30,0x5
0001c0 2ffe      	MOV  R31,R30
0001c1 e0e0      	LDI  R30,0
                +
0001c2 0f0e     +ADD R16 , R30
0001c3 1f1f     +ADC R17 , R31
                 	__ADDWRR 16,17,30,31
                 ; 0000 00CE   if(ADCval>=1000) ADCval=1000;
                +
0001c4 3e08     +CPI R16 , LOW ( 1000 )
0001c5 e0e3     +LDI R30 , HIGH ( 1000 )
0001c6 071e     +CPC R17 , R30
                 	__CPWRN 16,17,1000
0001c7 f010      	BRLO _0x2D
                +
0001c8 ee08     +LDI R16 , LOW ( 1000 )
0001c9 e013     +LDI R17 , HIGH ( 1000 )
                 	__GETWRN 16,17,1000
                 ; 0000 00CF   return (ADCval);
                 _0x2D:
0001ca 01f8      	MOVW R30,R16
0001cb d3d1      	RCALL __LOADLOCR2
0001cc 9624      	ADIW R28,4
0001cd 9508      	RET
                 ; 0000 00D0 }
                 ; .FEND
                 ;void Update_value(void){
                 ; 0000 00D1 void Update_value(void){
                 _Update_value:
                 ; .FSTART _Update_value
                 ; 0000 00D2   unsigned long temp_duty,temp_freq;
                 ; 0000 00D3   temp_duty=ADC_Read(1)/10;
0001ce 9728      	SBIW R28,8
                 ;	temp_duty -> Y+4
                 ;	temp_freq -> Y+0
0001cf e0a1      	LDI  R26,LOW(1)
0001d0 d2e5      	RCALL SUBOPT_0xE
                +
0001d1 83ec     +STD Y + 4 , R30
0001d2 83fd     +STD Y + 4 + 1 , R31
0001d3 836e     +STD Y + 4 + 2 , R22
0001d4 837f     +STD Y + 4 + 3 , R23
                 	__PUTD1S 4
                 ; 0000 00D4   if(temp_duty<5)         temp_duty=5;
0001d5 d2e9      	RCALL SUBOPT_0xF
                +
0001d6 30a5     +CPI R26 , LOW ( 0x5 )
0001d7 e0e0     +LDI R30 , HIGH ( 0x5 )
0001d8 07be     +CPC R27 , R30
0001d9 e0e0     +LDI R30 , BYTE3 ( 0x5 )
0001da 078e     +CPC R24 , R30
0001db e0e0     +LDI R30 , BYTE4 ( 0x5 )
0001dc 079e     +CPC R25 , R30
                 	__CPD2N 0x5
0001dd f428      	BRSH _0x2E
                +
0001de e0e5     +LDI R30 , LOW ( 0x5 )
0001df e0f0     +LDI R31 , HIGH ( 0x5 )
0001e0 e060     +LDI R22 , BYTE3 ( 0x5 )
0001e1 e070     +LDI R23 , BYTE4 ( 0x5 )
                 	__GETD1N 0x5
0001e2 c00d      	RJMP _0x4D
                 ; 0000 00D5   else if (temp_duty>95) temp_duty=95;
                 _0x2E:
0001e3 d2db      	RCALL SUBOPT_0xF
                +
0001e4 36a0     +CPI R26 , LOW ( 0x60 )
0001e5 e0e0     +LDI R30 , HIGH ( 0x60 )
0001e6 07be     +CPC R27 , R30
0001e7 e0e0     +LDI R30 , BYTE3 ( 0x60 )
0001e8 078e     +CPC R24 , R30
0001e9 e0e0     +LDI R30 , BYTE4 ( 0x60 )
0001ea 079e     +CPC R25 , R30
                 	__CPD2N 0x60
0001eb f040      	BRLO _0x30
                +
0001ec e5ef     +LDI R30 , LOW ( 0x5F )
0001ed e0f0     +LDI R31 , HIGH ( 0x5F )
0001ee e060     +LDI R22 , BYTE3 ( 0x5F )
0001ef e070     +LDI R23 , BYTE4 ( 0x5F )
                 	__GETD1N 0x5F
                 _0x4D:
                +
0001f0 83ec     +STD Y + 4 , R30
0001f1 83fd     +STD Y + 4 + 1 , R31
0001f2 836e     +STD Y + 4 + 2 , R22
0001f3 837f     +STD Y + 4 + 3 , R23
                 	__PUTD1S 4
                 ; 0000 00D6   Duty=temp_duty;
                 _0x30:
0001f4 81ec      	LDD  R30,Y+4
0001f5 81fd      	LDD  R31,Y+4+1
0001f6 93e0 0170 	STS  _Duty,R30
0001f8 93f0 0171 	STS  _Duty+1,R31
                 ; 0000 00D7   temp_freq=ADC_Read(0)/10;
0001fa e0a0      	LDI  R26,LOW(0)
0001fb d2ba      	RCALL SUBOPT_0xE
0001fc d38b      	RCALL __PUTD1S0
                 ; 0000 00D8   if(temp_freq<1)            temp_freq=1;
0001fd d2c6      	RCALL SUBOPT_0x10
                +
0001fe 30a1     +CPI R26 , LOW ( 0x1 )
0001ff e0e0     +LDI R30 , HIGH ( 0x1 )
000200 07be     +CPC R27 , R30
000201 e0e0     +LDI R30 , BYTE3 ( 0x1 )
000202 078e     +CPC R24 , R30
000203 e0e0     +LDI R30 , BYTE4 ( 0x1 )
000204 079e     +CPC R25 , R30
                 	__CPD2N 0x1
000205 f428      	BRSH _0x31
                +
000206 e0e1     +LDI R30 , LOW ( 0x1 )
000207 e0f0     +LDI R31 , HIGH ( 0x1 )
000208 e060     +LDI R22 , BYTE3 ( 0x1 )
000209 e070     +LDI R23 , BYTE4 ( 0x1 )
                 	__GETD1N 0x1
00020a c00d      	RJMP _0x4E
                 ; 0000 00D9   else if (temp_freq>75)     temp_freq=75;
                 _0x31:
00020b d2b8      	RCALL SUBOPT_0x10
                +
00020c 34ac     +CPI R26 , LOW ( 0x4C )
00020d e0e0     +LDI R30 , HIGH ( 0x4C )
00020e 07be     +CPC R27 , R30
00020f e0e0     +LDI R30 , BYTE3 ( 0x4C )
000210 078e     +CPC R24 , R30
000211 e0e0     +LDI R30 , BYTE4 ( 0x4C )
000212 079e     +CPC R25 , R30
                 	__CPD2N 0x4C
000213 f028      	BRLO _0x33
                +
000214 e4eb     +LDI R30 , LOW ( 0x4B )
000215 e0f0     +LDI R31 , HIGH ( 0x4B )
000216 e060     +LDI R22 , BYTE3 ( 0x4B )
000217 e070     +LDI R23 , BYTE4 ( 0x4B )
                 	__GETD1N 0x4B
                 _0x4E:
000218 d36f      	RCALL __PUTD1S0
                 ; 0000 00DA   Freq=temp_freq;
                 _0x33:
000219 d364      	RCALL __GETD1S0
00021a 93e0 0160 	STS  _Freq,R30
00021c 93f0 0161 	STS  _Freq+1,R31
00021e 9360 0162 	STS  _Freq+2,R22
000220 9370 0163 	STS  _Freq+3,R23
                 ; 0000 00DB   Freq_load=8000000/(Freq*70)-1;
000222 d25c      	RCALL SUBOPT_0x6
                 ; 0000 00DC   ICR1H=(Freq_load-1)>> 8; ICR1L=(Freq_load-1)& 0xff;
000223 01f4      	MOVW R30,R8
000224 9731      	SBIW R30,1
000225 2fef      	MOV  R30,R31
000226 e0f0      	LDI  R31,0
000227 bde7      	OUT  0x27,R30
000228 2de8      	MOV  R30,R8
000229 50e1      	SUBI R30,LOW(1)
00022a bde6      	OUT  0x26,R30
                 ; 0000 00DD 
                 ; 0000 00DE }
00022b 9628      	ADIW R28,8
00022c 9508      	RET
                 ; .FEND
                 ;void Delay_100us(unsigned int Time)  //TEST DONE
                 ; 0000 00E0 {
                 _Delay_100us:
                 ; .FSTART _Delay_100us
                 ; 0000 00E1 /* Create delay function with 100us corresponding to each value */
                 ; 0000 00E2     TCNT0=0x9D;         //Tinh toan = 0x9D, nhung bu sai so nen A0
00022d d285      	RCALL SUBOPT_0xD
                 ;	Time -> Y+0
00022e e9ed      	LDI  R30,LOW(157)
00022f bfe2      	OUT  0x32,R30
                 ; 0000 00E3     TIMSK|=0x01;        //Cho phep ngat tran timer0
000230 b7e9      	IN   R30,0x39
000231 60e1      	ORI  R30,1
000232 bfe9      	OUT  0x39,R30
                 ; 0000 00E4     T_delay=0;          //Reset gia tri dem
000233 e0e0      	LDI  R30,LOW(0)
000234 93e0 0176 	STS  _T_delay,R30
000236 93e0 0177 	STS  _T_delay+1,R30
                 ; 0000 00E5     while(T_delay<Time);//Chua du
                 _0x34:
000238 81e8      	LD   R30,Y
000239 81f9      	LDD  R31,Y+1
00023a 91a0 0176 	LDS  R26,_T_delay
00023c 91b0 0177 	LDS  R27,_T_delay+1
00023e 17ae      	CP   R26,R30
00023f 07bf      	CPC  R27,R31
000240 f3b8      	BRLO _0x34
                 ; 0000 00E6     TIMSK&=~0x01;       //Du thoi gian, tat ngat tran timer0
000241 b7e9      	IN   R30,0x39
000242 7fee      	ANDI R30,0xFE
000243 bfe9      	OUT  0x39,R30
                 ; 0000 00E7 };
000244 c199      	RJMP _0x2080002
                 ; .FEND
                 ;void Update_Timer1(void){
                 ; 0000 00E8 void Update_Timer1(void){
                 ; 0000 00E9 /*  Update new value "TOP value" when frequency change */
                 ; 0000 00EA //    Freq_load=761;
                 ; 0000 00EB     Freq_load=8000000/(Freq*70)-1;
                 ; 0000 00EC     ICR1H=(Freq_load-1)>> 8; ICR1L=(Freq_load-1)& 0xff;
                 ; 0000 00ED }
                 ;void CheckSW(void)
                 ; 0000 00EF {
                 ; 0000 00F0     if(!Freq_INC){
                 ; 0000 00F1         TIMSK|=0x01;
                 ; 0000 00F2         Freq_INC_flag=1;
                 ; 0000 00F3         if((tick_freq_inc/2000)!=0) //delay 200ms
                 ; 0000 00F4         {
                 ; 0000 00F5             if(Freq<150)    {Freq+=5;  Update_Timer1();}
                 ; 0000 00F6             else             Freq=150;
                 ; 0000 00F7             tick_freq_inc=0;
                 ; 0000 00F8         }
                 ; 0000 00F9     }
                 ; 0000 00FA     else
                 ; 0000 00FB     Freq_INC_flag=0;
                 ; 0000 00FC     if(!Freq_DEC){
                 ; 0000 00FD         TIMSK|=0x01;
                 ; 0000 00FE         Freq_DEC_flag=1;
                 ; 0000 00FF         if((tick_freq_dec/2000)!=0) //delay 200ms
                 ; 0000 0100         {
                 ; 0000 0101             if(Freq>20)      {Freq-=5;  Update_Timer1();}
                 ; 0000 0102             else             Freq=20;
                 ; 0000 0103             tick_freq_dec=0;
                 ; 0000 0104         }
                 ; 0000 0105 
                 ; 0000 0106     }
                 ; 0000 0107     else
                 ; 0000 0108     Freq_DEC_flag=0;
                 ; 0000 0109     if(!Duty_INC){
                 ; 0000 010A         TIMSK|=0x01;
                 ; 0000 010B         Duty_INC_flag=1;
                 ; 0000 010C         if((tick_duty_inc/2000)!=0) //delay 200ms
                 ; 0000 010D         {
                 ; 0000 010E             if(Duty<100)     Duty+=2;
                 ; 0000 010F             else             Duty=95;
                 ; 0000 0110             tick_duty_inc=0;
                 ; 0000 0111         }
                 ; 0000 0112     }
                 ; 0000 0113     else
                 ; 0000 0114     Duty_INC_flag=0;
                 ; 0000 0115     if(!Duty_DEC){
                 ; 0000 0116         TIMSK|=0x01;
                 ; 0000 0117         Duty_DEC_flag=1;
                 ; 0000 0118         if((tick_duty_dec/2000)!=0) //delay 200ms
                 ; 0000 0119         {
                 ; 0000 011A             if(Duty>5)       Duty-=2;
                 ; 0000 011B             else             Duty=5;
                 ; 0000 011C             tick_duty_dec=0;
                 ; 0000 011D         }
                 ; 0000 011E     }
                 ; 0000 011F     else
                 ; 0000 0120     Duty_DEC_flag=0;
                 ; 0000 0121 
                 ; 0000 0122 }
                 	#ifndef __SLEEP_DEFINED__
                 	#endif
                 
                 	.CSEG
                 _put_buff_G100:
                 ; .FSTART _put_buff_G100
000245 d26d      	RCALL SUBOPT_0xD
000246 d34f      	RCALL __SAVELOCR2
000247 d27e      	RCALL SUBOPT_0x11
000248 9612      	ADIW R26,2
000249 d32c      	RCALL __GETW1P
00024a 9730      	SBIW R30,0
00024b f0f1      	BREQ _0x2000010
00024c d279      	RCALL SUBOPT_0x11
00024d d27b      	RCALL SUBOPT_0x12
00024e 018f      	MOVW R16,R30
00024f 9730      	SBIW R30,0
000250 f061      	BREQ _0x2000012
                +
000251 3002     +CPI R16 , LOW ( 2 )
000252 e0e0     +LDI R30 , HIGH ( 2 )
000253 071e     +CPC R17 , R30
                 	__CPWRN 16,17,2
000254 f070      	BRLO _0x2000013
000255 01f8      	MOVW R30,R16
000256 9731      	SBIW R30,1
000257 018f      	MOVW R16,R30
                +
000258 81aa     +LDD R26 , Y + 2
000259 81bb     +LDD R27 , Y + 2 + 1
00025a 9614     +ADIW R26 , 4
00025b 93ed     +ST X + , R30
00025c 93fc     +ST X , R31
                 	__PUTW1SNS 2,4
                 _0x2000012:
00025d d268      	RCALL SUBOPT_0x11
00025e 9612      	ADIW R26,2
00025f d22d      	RCALL SUBOPT_0x7
000260 9731      	SBIW R30,1
000261 81ac      	LDD  R26,Y+4
000262 83a0      	STD  Z+0,R26
                 _0x2000013:
000263 d262      	RCALL SUBOPT_0x11
000264 d311      	RCALL __GETW1P
000265 23ff      	TST  R31
000266 f012      	BRMI _0x2000014
000267 d25e      	RCALL SUBOPT_0x11
000268 d224      	RCALL SUBOPT_0x7
                 _0x2000014:
000269 c005      	RJMP _0x2000015
                 _0x2000010:
00026a d25b      	RCALL SUBOPT_0x11
00026b efef      	LDI  R30,LOW(65535)
00026c efff      	LDI  R31,HIGH(65535)
00026d 93ed      	ST   X+,R30
00026e 93fc      	ST   X,R31
                 _0x2000015:
00026f d32d      	RCALL __LOADLOCR2
000270 9625      	ADIW R28,5
000271 9508      	RET
                 ; .FEND
                 __print_G100:
                 ; .FSTART __print_G100
000272 d240      	RCALL SUBOPT_0xD
000273 9726      	SBIW R28,6
000274 d31d      	RCALL __SAVELOCR6
000275 e010      	LDI  R17,0
000276 85ac      	LDD  R26,Y+12
000277 85bd      	LDD  R27,Y+12+1
000278 e0e0      	LDI  R30,LOW(0)
000279 e0f0      	LDI  R31,HIGH(0)
00027a 93ed      	ST   X+,R30
00027b 93fc      	ST   X,R31
                 _0x2000016:
00027c 89ea      	LDD  R30,Y+18
00027d 89fb      	LDD  R31,Y+18+1
00027e 9631      	ADIW R30,1
00027f 8bea      	STD  Y+18,R30
000280 8bfb      	STD  Y+18+1,R31
000281 9731      	SBIW R30,1
000282 91e4      	LPM  R30,Z
000283 2f2e      	MOV  R18,R30
000284 30e0      	CPI  R30,0
000285 f409      	BRNE PC+2
000286 c0fe      	RJMP _0x2000018
000287 2fe1      	MOV  R30,R17
000288 30e0      	CPI  R30,0
000289 f431      	BRNE _0x200001C
00028a 3225      	CPI  R18,37
00028b f411      	BRNE _0x200001D
00028c e011      	LDI  R17,LOW(1)
00028d c001      	RJMP _0x200001E
                 _0x200001D:
00028e d23d      	RCALL SUBOPT_0x13
                 _0x200001E:
00028f c0f4      	RJMP _0x200001B
                 _0x200001C:
000290 30e1      	CPI  R30,LOW(0x1)
000291 f4a1      	BRNE _0x200001F
000292 3225      	CPI  R18,37
000293 f411      	BRNE _0x2000020
000294 d237      	RCALL SUBOPT_0x13
000295 c0ed      	RJMP _0x20000CC
                 _0x2000020:
000296 e012      	LDI  R17,LOW(2)
000297 e040      	LDI  R20,LOW(0)
000298 e000      	LDI  R16,LOW(0)
000299 322d      	CPI  R18,45
00029a f411      	BRNE _0x2000021
00029b e001      	LDI  R16,LOW(1)
00029c c0e7      	RJMP _0x200001B
                 _0x2000021:
00029d 322b      	CPI  R18,43
00029e f411      	BRNE _0x2000022
00029f e24b      	LDI  R20,LOW(43)
0002a0 c0e3      	RJMP _0x200001B
                 _0x2000022:
0002a1 3220      	CPI  R18,32
0002a2 f411      	BRNE _0x2000023
0002a3 e240      	LDI  R20,LOW(32)
0002a4 c0df      	RJMP _0x200001B
                 _0x2000023:
0002a5 c002      	RJMP _0x2000024
                 _0x200001F:
0002a6 30e2      	CPI  R30,LOW(0x2)
0002a7 f439      	BRNE _0x2000025
                 _0x2000024:
0002a8 e050      	LDI  R21,LOW(0)
0002a9 e013      	LDI  R17,LOW(3)
0002aa 3320      	CPI  R18,48
0002ab f411      	BRNE _0x2000026
0002ac 6800      	ORI  R16,LOW(128)
0002ad c0d6      	RJMP _0x200001B
                 _0x2000026:
0002ae c003      	RJMP _0x2000027
                 _0x2000025:
0002af 30e3      	CPI  R30,LOW(0x3)
0002b0 f009      	BREQ PC+2
0002b1 c0d2      	RJMP _0x200001B
                 _0x2000027:
0002b2 3320      	CPI  R18,48
0002b3 f010      	BRLO _0x200002A
0002b4 332a      	CPI  R18,58
0002b5 f008      	BRLO _0x200002B
                 _0x200002A:
0002b6 c007      	RJMP _0x2000029
                 _0x200002B:
0002b7 e0aa      	LDI  R26,LOW(10)
0002b8 9f5a      	MUL  R21,R26
0002b9 2d50      	MOV  R21,R0
0002ba 2fe2      	MOV  R30,R18
0002bb 53e0      	SUBI R30,LOW(48)
0002bc 0f5e      	ADD  R21,R30
0002bd c0c6      	RJMP _0x200001B
                 _0x2000029:
0002be 2fe2      	MOV  R30,R18
0002bf 36e3      	CPI  R30,LOW(0x63)
0002c0 f439      	BRNE _0x200002F
0002c1 d211      	RCALL SUBOPT_0x14
0002c2 d213      	RCALL SUBOPT_0x15
0002c3 d20f      	RCALL SUBOPT_0x14
0002c4 81a4      	LDD  R26,Z+4
0002c5 93aa      	ST   -Y,R26
0002c6 d213      	RCALL SUBOPT_0x16
0002c7 c0bb      	RJMP _0x2000030
                 _0x200002F:
0002c8 37e3      	CPI  R30,LOW(0x73)
0002c9 f431      	BRNE _0x2000032
0002ca d215      	RCALL SUBOPT_0x17
0002cb d216      	RCALL SUBOPT_0x18
0002cc d218      	RCALL SUBOPT_0x19
0002cd d179      	RCALL _strlen
0002ce 2f1e      	MOV  R17,R30
0002cf c008      	RJMP _0x2000033
                 _0x2000032:
0002d0 37e0      	CPI  R30,LOW(0x70)
0002d1 f451      	BRNE _0x2000035
0002d2 d20d      	RCALL SUBOPT_0x17
0002d3 d20e      	RCALL SUBOPT_0x18
0002d4 d210      	RCALL SUBOPT_0x19
0002d5 d17c      	RCALL _strlenf
0002d6 2f1e      	MOV  R17,R30
0002d7 6008      	ORI  R16,LOW(8)
                 _0x2000033:
0002d8 6002      	ORI  R16,LOW(2)
0002d9 770f      	ANDI R16,LOW(127)
0002da e030      	LDI  R19,LOW(0)
0002db c02e      	RJMP _0x2000036
                 _0x2000035:
0002dc 36e4      	CPI  R30,LOW(0x64)
0002dd f011      	BREQ _0x2000039
0002de 36e9      	CPI  R30,LOW(0x69)
0002df f411      	BRNE _0x200003A
                 _0x2000039:
0002e0 6004      	ORI  R16,LOW(4)
0002e1 c002      	RJMP _0x200003B
                 _0x200003A:
0002e2 37e5      	CPI  R30,LOW(0x75)
0002e3 f429      	BRNE _0x200003C
                 _0x200003B:
0002e4 e2e6      	LDI  R30,LOW(_tbl10_G100*2)
0002e5 e0f0      	LDI  R31,HIGH(_tbl10_G100*2)
0002e6 d203      	RCALL SUBOPT_0x1A
0002e7 e015      	LDI  R17,LOW(5)
0002e8 c00b      	RJMP _0x200003D
                 _0x200003C:
0002e9 35e8      	CPI  R30,LOW(0x58)
0002ea f411      	BRNE _0x200003F
0002eb 6008      	ORI  R16,LOW(8)
0002ec c003      	RJMP _0x2000040
                 _0x200003F:
0002ed 37e8      	CPI  R30,LOW(0x78)
0002ee f009      	BREQ PC+2
0002ef c093      	RJMP _0x2000071
                 _0x2000040:
0002f0 e3e0      	LDI  R30,LOW(_tbl16_G100*2)
0002f1 e0f0      	LDI  R31,HIGH(_tbl16_G100*2)
0002f2 d1f7      	RCALL SUBOPT_0x1A
0002f3 e014      	LDI  R17,LOW(4)
                 _0x200003D:
0002f4 ff02      	SBRS R16,2
0002f5 c011      	RJMP _0x2000042
0002f6 d1e9      	RCALL SUBOPT_0x17
0002f7 d1ea      	RCALL SUBOPT_0x18
0002f8 d1f4      	RCALL SUBOPT_0x1B
0002f9 85ab      	LDD  R26,Y+11
0002fa 23aa      	TST  R26
0002fb f42a      	BRPL _0x2000043
0002fc 85ea      	LDD  R30,Y+10
0002fd 85fb      	LDD  R31,Y+10+1
0002fe d213      	RCALL __ANEGW1
0002ff d1ed      	RCALL SUBOPT_0x1B
000300 e24d      	LDI  R20,LOW(45)
                 _0x2000043:
000301 3040      	CPI  R20,0
000302 f011      	BREQ _0x2000044
000303 5f1f      	SUBI R17,-LOW(1)
000304 c001      	RJMP _0x2000045
                 _0x2000044:
000305 7f0b      	ANDI R16,LOW(251)
                 _0x2000045:
000306 c003      	RJMP _0x2000046
                 _0x2000042:
000307 d1d8      	RCALL SUBOPT_0x17
000308 d1d9      	RCALL SUBOPT_0x18
000309 d1e3      	RCALL SUBOPT_0x1B
                 _0x2000046:
                 _0x2000036:
00030a fd00      	SBRC R16,0
00030b c010      	RJMP _0x2000047
                 _0x2000048:
00030c 1715      	CP   R17,R21
00030d f470      	BRSH _0x200004A
00030e ff07      	SBRS R16,7
00030f c008      	RJMP _0x200004B
000310 ff02      	SBRS R16,2
000311 c004      	RJMP _0x200004C
000312 7f0b      	ANDI R16,LOW(251)
000313 2f24      	MOV  R18,R20
000314 5011      	SUBI R17,LOW(1)
000315 c001      	RJMP _0x200004D
                 _0x200004C:
000316 e320      	LDI  R18,LOW(48)
                 _0x200004D:
000317 c001      	RJMP _0x200004E
                 _0x200004B:
000318 e220      	LDI  R18,LOW(32)
                 _0x200004E:
000319 d1b2      	RCALL SUBOPT_0x13
00031a 5051      	SUBI R21,LOW(1)
00031b cff0      	RJMP _0x2000048
                 _0x200004A:
                 _0x2000047:
00031c 2f31      	MOV  R19,R17
00031d ff01      	SBRS R16,1
00031e c015      	RJMP _0x200004F
                 _0x2000050:
00031f 3030      	CPI  R19,0
000320 f091      	BREQ _0x2000052
000321 ff03      	SBRS R16,3
000322 c005      	RJMP _0x2000053
000323 81ee      	LDD  R30,Y+6
000324 81ff      	LDD  R31,Y+6+1
000325 9125      	LPM  R18,Z+
000326 d1c3      	RCALL SUBOPT_0x1A
000327 c005      	RJMP _0x2000054
                 _0x2000053:
000328 81ae      	LDD  R26,Y+6
000329 81bf      	LDD  R27,Y+6+1
00032a 912d      	LD   R18,X+
00032b 83ae      	STD  Y+6,R26
00032c 83bf      	STD  Y+6+1,R27
                 _0x2000054:
00032d d19e      	RCALL SUBOPT_0x13
00032e 3050      	CPI  R21,0
00032f f009      	BREQ _0x2000055
000330 5051      	SUBI R21,LOW(1)
                 _0x2000055:
000331 5031      	SUBI R19,LOW(1)
000332 cfec      	RJMP _0x2000050
                 _0x2000052:
000333 c046      	RJMP _0x2000056
                 _0x200004F:
                 _0x2000058:
000334 e320      	LDI  R18,LOW(48)
000335 81ee      	LDD  R30,Y+6
000336 81ff      	LDD  R31,Y+6+1
000337 d242      	RCALL __GETW1PF
000338 87e8      	STD  Y+8,R30
000339 87f9      	STD  Y+8+1,R31
00033a 81ee      	LDD  R30,Y+6
00033b 81ff      	LDD  R31,Y+6+1
00033c 9632      	ADIW R30,2
00033d d1ac      	RCALL SUBOPT_0x1A
                 _0x200005A:
00033e 85e8      	LDD  R30,Y+8
00033f 85f9      	LDD  R31,Y+8+1
000340 85aa      	LDD  R26,Y+10
000341 85bb      	LDD  R27,Y+10+1
000342 17ae      	CP   R26,R30
000343 07bf      	CPC  R27,R31
000344 f048      	BRLO _0x200005C
000345 5f2f      	SUBI R18,-LOW(1)
000346 85a8      	LDD  R26,Y+8
000347 85b9      	LDD  R27,Y+8+1
000348 85ea      	LDD  R30,Y+10
000349 85fb      	LDD  R31,Y+10+1
00034a 1bea      	SUB  R30,R26
00034b 0bfb      	SBC  R31,R27
00034c d1a0      	RCALL SUBOPT_0x1B
00034d cff0      	RJMP _0x200005A
                 _0x200005C:
00034e 332a      	CPI  R18,58
00034f f028      	BRLO _0x200005D
000350 ff03      	SBRS R16,3
000351 c002      	RJMP _0x200005E
000352 5f29      	SUBI R18,-LOW(7)
000353 c001      	RJMP _0x200005F
                 _0x200005E:
000354 5d29      	SUBI R18,-LOW(39)
                 _0x200005F:
                 _0x200005D:
000355 fd04      	SBRC R16,4
000356 c019      	RJMP _0x2000061
000357 3321      	CPI  R18,49
000358 f420      	BRSH _0x2000063
000359 85a8      	LDD  R26,Y+8
00035a 85b9      	LDD  R27,Y+8+1
00035b 9711      	SBIW R26,1
00035c f409      	BRNE _0x2000062
                 _0x2000063:
00035d c009      	RJMP _0x20000CD
                 _0x2000062:
00035e 1753      	CP   R21,R19
00035f f010      	BRLO _0x2000067
000360 ff00      	SBRS R16,0
000361 c001      	RJMP _0x2000068
                 _0x2000067:
000362 c011      	RJMP _0x2000066
                 _0x2000068:
000363 e220      	LDI  R18,LOW(32)
000364 ff07      	SBRS R16,7
000365 c00a      	RJMP _0x2000069
000366 e320      	LDI  R18,LOW(48)
                 _0x20000CD:
000367 6100      	ORI  R16,LOW(16)
000368 ff02      	SBRS R16,2
000369 c006      	RJMP _0x200006A
00036a 7f0b      	ANDI R16,LOW(251)
00036b 934a      	ST   -Y,R20
00036c d16d      	RCALL SUBOPT_0x16
00036d 3050      	CPI  R21,0
00036e f009      	BREQ _0x200006B
00036f 5051      	SUBI R21,LOW(1)
                 _0x200006B:
                 _0x200006A:
                 _0x2000069:
                 _0x2000061:
000370 d15b      	RCALL SUBOPT_0x13
000371 3050      	CPI  R21,0
000372 f009      	BREQ _0x200006C
000373 5051      	SUBI R21,LOW(1)
                 _0x200006C:
                 _0x2000066:
000374 5031      	SUBI R19,LOW(1)
000375 85a8      	LDD  R26,Y+8
000376 85b9      	LDD  R27,Y+8+1
000377 9712      	SBIW R26,2
000378 f008      	BRLO _0x2000059
000379 cfba      	RJMP _0x2000058
                 _0x2000059:
                 _0x2000056:
00037a ff00      	SBRS R16,0
00037b c007      	RJMP _0x200006D
                 _0x200006E:
00037c 3050      	CPI  R21,0
00037d f029      	BREQ _0x2000070
00037e 5051      	SUBI R21,LOW(1)
00037f e2e0      	LDI  R30,LOW(32)
000380 93ea      	ST   -Y,R30
000381 d158      	RCALL SUBOPT_0x16
000382 cff9      	RJMP _0x200006E
                 _0x2000070:
                 _0x200006D:
                 _0x2000071:
                 _0x2000030:
                 _0x20000CC:
000383 e010      	LDI  R17,LOW(0)
                 _0x200001B:
000384 cef7      	RJMP _0x2000016
                 _0x2000018:
000385 85ac      	LDD  R26,Y+12
000386 85bd      	LDD  R27,Y+12+1
000387 d1ee      	RCALL __GETW1P
000388 d210      	RCALL __LOADLOCR6
000389 9664      	ADIW R28,20
00038a 9508      	RET
                 ; .FEND
                 _sprintf:
                 ; .FSTART _sprintf
00038b 92ff      	PUSH R15
00038c 2ef8      	MOV  R15,R24
00038d 9726      	SBIW R28,6
00038e d205      	RCALL __SAVELOCR4
00038f d160      	RCALL SUBOPT_0x1C
000390 9730      	SBIW R30,0
000391 f419      	BRNE _0x2000072
000392 efef      	LDI  R30,LOW(65535)
000393 efff      	LDI  R31,HIGH(65535)
000394 c01c      	RJMP _0x2080003
                 _0x2000072:
000395 01de      	MOVW R26,R28
000396 9616      	ADIW R26,6
000397 d176      	RCALL __ADDW2R15
000398 018d      	MOVW R16,R26
000399 d156      	RCALL SUBOPT_0x1C
00039a d14f      	RCALL SUBOPT_0x1A
00039b e0e0      	LDI  R30,LOW(0)
00039c 87e8      	STD  Y+8,R30
00039d 87e9      	STD  Y+8+1,R30
00039e 01de      	MOVW R26,R28
00039f 961a      	ADIW R26,10
0003a0 d16d      	RCALL __ADDW2R15
0003a1 d1d4      	RCALL __GETW1P
0003a2 d0c0      	RCALL SUBOPT_0x1
0003a3 931a      	ST   -Y,R17
0003a4 930a      	ST   -Y,R16
0003a5 e4e5      	LDI  R30,LOW(_put_buff_G100)
0003a6 e0f2      	LDI  R31,HIGH(_put_buff_G100)
0003a7 d0bb      	RCALL SUBOPT_0x1
0003a8 01de      	MOVW R26,R28
0003a9 961a      	ADIW R26,10
0003aa dec7      	RCALL __print_G100
0003ab 019f      	MOVW R18,R30
0003ac 81ae      	LDD  R26,Y+6
0003ad 81bf      	LDD  R27,Y+6+1
0003ae e0e0      	LDI  R30,LOW(0)
0003af 93ec      	ST   X,R30
0003b0 01f9      	MOVW R30,R18
                 _0x2080003:
0003b1 d1e9      	RCALL __LOADLOCR4
0003b2 962a      	ADIW R28,10
0003b3 90ff      	POP  R15
0003b4 9508      	RET
                 ; .FEND
                 	#ifndef __SLEEP_DEFINED__
                 	#endif
                 
                 	.DSEG
                 
                 	.CSEG
                 __lcd_write_nibble_G101:
                 ; .FSTART __lcd_write_nibble_G101
0003b5 93aa      	ST   -Y,R26
0003b6 b3e2      	IN   R30,0x12
0003b7 70ef      	ANDI R30,LOW(0xF)
0003b8 2fae      	MOV  R26,R30
0003b9 81e8      	LD   R30,Y
0003ba 7fe0      	ANDI R30,LOW(0xF0)
0003bb 2bea      	OR   R30,R26
0003bc bbe2      	OUT  0x12,R30
0003bd d137      	RCALL SUBOPT_0x1D
0003be 9a93      	SBI  0x12,3
0003bf d135      	RCALL SUBOPT_0x1D
0003c0 9893      	CBI  0x12,3
0003c1 d133      	RCALL SUBOPT_0x1D
0003c2 c082      	RJMP _0x2080001
                 ; .FEND
                 __lcd_write_data:
                 ; .FSTART __lcd_write_data
0003c3 93aa      	ST   -Y,R26
0003c4 81a8      	LD   R26,Y
0003c5 dfef      	RCALL __lcd_write_nibble_G101
0003c6 81e8          ld    r30,y
0003c7 95e2          swap  r30
0003c8 83e8          st    y,r30
0003c9 81a8      	LD   R26,Y
0003ca dfea      	RCALL __lcd_write_nibble_G101
                +
0003cb e885     +LDI R24 , LOW ( 133 )
                +__DELAY_USB_LOOP :
0003cc 958a     +DEC R24
0003cd f7f1     +BRNE __DELAY_USB_LOOP
                 	__DELAY_USB 133
0003ce c076      	RJMP _0x2080001
                 ; .FEND
                 _lcd_gotoxy:
                 ; .FSTART _lcd_gotoxy
0003cf 93aa      	ST   -Y,R26
0003d0 81e8      	LD   R30,Y
0003d1 e0f0      	LDI  R31,0
0003d2 5eea      	SUBI R30,LOW(-__base_y_G101)
0003d3 4ffd      	SBCI R31,HIGH(-__base_y_G101)
0003d4 81e0      	LD   R30,Z
0003d5 81a9      	LDD  R26,Y+1
0003d6 0fae      	ADD  R26,R30
0003d7 dfeb      	RCALL __lcd_write_data
0003d8 81e9      	LDD  R30,Y+1
0003d9 93e0 021a 	STS  __lcd_x,R30
0003db 81e8      	LD   R30,Y
0003dc 93e0 021b 	STS  __lcd_y,R30
                 _0x2080002:
0003de 9622      	ADIW R28,2
0003df 9508      	RET
                 ; .FEND
                 _lcd_clear:
                 ; .FSTART _lcd_clear
0003e0 e0a2      	LDI  R26,LOW(2)
0003e1 d117      	RCALL SUBOPT_0x1E
0003e2 e0ac      	LDI  R26,LOW(12)
0003e3 dfdf      	RCALL __lcd_write_data
0003e4 e0a1      	LDI  R26,LOW(1)
0003e5 d113      	RCALL SUBOPT_0x1E
0003e6 e0e0      	LDI  R30,LOW(0)
0003e7 93e0 021b 	STS  __lcd_y,R30
0003e9 93e0 021a 	STS  __lcd_x,R30
0003eb 9508      	RET
                 ; .FEND
                 _lcd_putchar:
                 ; .FSTART _lcd_putchar
0003ec 93aa      	ST   -Y,R26
0003ed 81a8      	LD   R26,Y
0003ee 30aa      	CPI  R26,LOW(0xA)
0003ef f031      	BREQ _0x2020005
0003f0 91e0 021c 	LDS  R30,__lcd_maxx
0003f2 91a0 021a 	LDS  R26,__lcd_x
0003f4 17ae      	CP   R26,R30
0003f5 f060      	BRLO _0x2020004
                 _0x2020005:
0003f6 e0e0      	LDI  R30,LOW(0)
0003f7 93ea      	ST   -Y,R30
0003f8 91a0 021b 	LDS  R26,__lcd_y
0003fa 5faf      	SUBI R26,-LOW(1)
0003fb 93a0 021b 	STS  __lcd_y,R26
0003fd dfd1      	RCALL _lcd_gotoxy
0003fe 81a8      	LD   R26,Y
0003ff 30aa      	CPI  R26,LOW(0xA)
000400 f409      	BRNE _0x2020007
000401 c043      	RJMP _0x2080001
                 _0x2020007:
                 _0x2020004:
000402 91e0 021a 	LDS  R30,__lcd_x
000404 5fef      	SUBI R30,-LOW(1)
000405 93e0 021a 	STS  __lcd_x,R30
000407 9a91      	SBI  0x12,1
000408 81a8      	LD   R26,Y
000409 dfb9      	RCALL __lcd_write_data
00040a 9891      	CBI  0x12,1
00040b c039      	RJMP _0x2080001
                 ; .FEND
                 _lcd_puts:
                 ; .FSTART _lcd_puts
00040c d0a6      	RCALL SUBOPT_0xD
00040d 931a      	ST   -Y,R17
                 _0x2020008:
00040e 81a9      	LDD  R26,Y+1
00040f 81ba      	LDD  R27,Y+1+1
000410 91ed      	LD   R30,X+
000411 83a9      	STD  Y+1,R26
000412 83ba      	STD  Y+1+1,R27
000413 2f1e      	MOV  R17,R30
000414 30e0      	CPI  R30,0
000415 f019      	BREQ _0x202000A
000416 2fa1      	MOV  R26,R17
000417 dfd4      	RCALL _lcd_putchar
000418 cff5      	RJMP _0x2020008
                 _0x202000A:
000419 8118      	LDD  R17,Y+0
00041a 9623      	ADIW R28,3
00041b 9508      	RET
                 ; .FEND
                 _lcd_init:
                 ; .FSTART _lcd_init
00041c 93aa      	ST   -Y,R26
00041d b3e1      	IN   R30,0x11
00041e 6fe0      	ORI  R30,LOW(0xF0)
00041f bbe1      	OUT  0x11,R30
000420 9a8b      	SBI  0x11,3
000421 9a89      	SBI  0x11,1
000422 9a8a      	SBI  0x11,2
000423 9893      	CBI  0x12,3
000424 9891      	CBI  0x12,1
000425 9892      	CBI  0x12,2
000426 81e8      	LD   R30,Y
000427 93e0 021c 	STS  __lcd_maxx,R30
000429 58e0      	SUBI R30,-LOW(128)
                +
00042a 93e0 0218+STS __base_y_G101 + ( 2 ) , R30
                 	__PUTB1MN __base_y_G101,2
00042c 81e8      	LD   R30,Y
00042d 54e0      	SUBI R30,-LOW(192)
                +
00042e 93e0 0219+STS __base_y_G101 + ( 3 ) , R30
                 	__PUTB1MN __base_y_G101,3
000430 e1a4      	LDI  R26,LOW(20)
000431 e0b0      	LDI  R27,0
000432 d0d1      	RCALL _delay_ms
000433 d0c9      	RCALL SUBOPT_0x1F
000434 d0c8      	RCALL SUBOPT_0x1F
000435 d0c7      	RCALL SUBOPT_0x1F
000436 e2a0      	LDI  R26,LOW(32)
000437 df7d      	RCALL __lcd_write_nibble_G101
                +
000438 ec88     +LDI R24 , LOW ( 200 )
000439 e090     +LDI R25 , HIGH ( 200 )
                +__DELAY_USW_LOOP :
00043a 9701     +SBIW R24 , 1
00043b f7f1     +BRNE __DELAY_USW_LOOP
                 	__DELAY_USW 200
00043c e2a8      	LDI  R26,LOW(40)
00043d df85      	RCALL __lcd_write_data
00043e e0a4      	LDI  R26,LOW(4)
00043f df83      	RCALL __lcd_write_data
000440 e8a5      	LDI  R26,LOW(133)
000441 df81      	RCALL __lcd_write_data
000442 e0a6      	LDI  R26,LOW(6)
000443 df7f      	RCALL __lcd_write_data
000444 df9b      	RCALL _lcd_clear
                 _0x2080001:
000445 9621      	ADIW R28,1
000446 9508      	RET
                 ; .FEND
                 
                 	.CSEG
                 
                 	.CSEG
                 _strlen:
                 ; .FSTART _strlen
000447 d06b      	RCALL SUBOPT_0xD
000448 91a9          ld   r26,y+
000449 91b9          ld   r27,y+
00044a 27ee          clr  r30
00044b 27ff          clr  r31
                 strlen0:
00044c 916d          ld   r22,x+
00044d 2366          tst  r22
00044e f011          breq strlen1
00044f 9631          adiw r30,1
000450 cffb          rjmp strlen0
                 strlen1:
000451 9508          ret
                 ; .FEND
                 _strlenf:
                 ; .FSTART _strlenf
000452 d060      	RCALL SUBOPT_0xD
000453 27aa          clr  r26
000454 27bb          clr  r27
000455 91e9          ld   r30,y+
000456 91f9          ld   r31,y+
                 strlenf0:
000457 9005      	lpm  r0,z+
000458 2000          tst  r0
000459 f011          breq strlenf1
00045a 9611          adiw r26,1
00045b cffb          rjmp strlenf0
                 strlenf1:
00045c 01fd          movw r30,r26
00045d 9508          ret
                 ; .FEND
                 
                 	.DSEG
                 _Freq:
000160           	.BYTE 0x4
                 _Duty_INC_flag:
000164           	.BYTE 0x2
                 _Duty_DEC_flag:
000166           	.BYTE 0x2
                 _tick_duty_inc:
000168           	.BYTE 0x2
                 _tick_duty_dec:
00016a           	.BYTE 0x2
                 _tick_freq_inc:
00016c           	.BYTE 0x2
                 _tick_freq_dec:
00016e           	.BYTE 0x2
                 _Duty:
000170           	.BYTE 0x2
                 _Low_line:
000172           	.BYTE 0x2
                 _High_line:
000174           	.BYTE 0x2
                 _T_delay:
000176           	.BYTE 0x2
                 _Sine1:
000178           	.BYTE 0x46
                 _Sine2:
0001be           	.BYTE 0x46
                 _numb:
000204           	.BYTE 0x2
                 _Chuoi:
000206           	.BYTE 0x10
                 __base_y_G101:
000216           	.BYTE 0x4
                 __lcd_x:
00021a           	.BYTE 0x1
                 __lcd_y:
00021b           	.BYTE 0x1
                 __lcd_maxx:
00021c           	.BYTE 0x1
                 
                 	.CSEG
                 ;OPTIMIZER ADDED SUBROUTINE, CALLED 2 TIMES, CODE SIZE REDUCTION:1 WORDS
                 SUBOPT_0x0:
00045e e0e6      	LDI  R30,LOW(_Chuoi)
00045f e0f2      	LDI  R31,HIGH(_Chuoi)
000460 93fa      	ST   -Y,R31
000461 93ea      	ST   -Y,R30
000462 9508      	RET
                 
                 ;OPTIMIZER ADDED SUBROUTINE, CALLED 4 TIMES, CODE SIZE REDUCTION:1 WORDS
                 SUBOPT_0x1:
000463 93fa      	ST   -Y,R31
000464 93ea      	ST   -Y,R30
000465 9508      	RET
                 
                 ;OPTIMIZER ADDED SUBROUTINE, CALLED 3 TIMES, CODE SIZE REDUCTION:12 WORDS
                 SUBOPT_0x2:
000466 91e0 0160 	LDS  R30,_Freq
000468 91f0 0161 	LDS  R31,_Freq+1
00046a 9160 0162 	LDS  R22,_Freq+2
00046c 9170 0163 	LDS  R23,_Freq+3
00046e 9508      	RET
                 
                 ;OPTIMIZER ADDED SUBROUTINE, CALLED 2 TIMES, CODE SIZE REDUCTION:3 WORDS
                 SUBOPT_0x3:
00046f d11d      	RCALL __PUTPARD1
000470 e084      	LDI  R24,4
000471 df19      	RCALL _sprintf
000472 9628      	ADIW R28,8
000473 e0e0      	LDI  R30,LOW(0)
000474 93ea      	ST   -Y,R30
000475 9508      	RET
                 
                 ;OPTIMIZER ADDED SUBROUTINE, CALLED 2 TIMES, CODE SIZE REDUCTION:1 WORDS
                 SUBOPT_0x4:
000476 df58      	RCALL _lcd_gotoxy
000477 e0a6      	LDI  R26,LOW(_Chuoi)
000478 e0b2      	LDI  R27,HIGH(_Chuoi)
000479 cf92      	RJMP _lcd_puts
                 
                 ;OPTIMIZER ADDED SUBROUTINE, CALLED 3 TIMES, CODE SIZE REDUCTION:4 WORDS
                 SUBOPT_0x5:
00047a 91e0 0170 	LDS  R30,_Duty
00047c 91f0 0171 	LDS  R31,_Duty+1
00047e 9508      	RET
                 
                 ;OPTIMIZER ADDED SUBROUTINE, CALLED 2 TIMES, CODE SIZE REDUCTION:10 WORDS
                 SUBOPT_0x6:
00047f dfe6      	RCALL SUBOPT_0x2
                +
000480 e4a6     +LDI R26 , LOW ( 0x46 )
000481 e0b0     +LDI R27 , HIGH ( 0x46 )
000482 e080     +LDI R24 , BYTE3 ( 0x46 )
000483 e090     +LDI R25 , BYTE4 ( 0x46 )
                 	__GETD2N 0x46
000484 d099      	RCALL __MULD12U
                +
000485 e0a0     +LDI R26 , LOW ( 0x7A1200 )
000486 e1b2     +LDI R27 , HIGH ( 0x7A1200 )
000487 e78a     +LDI R24 , BYTE3 ( 0x7A1200 )
000488 e090     +LDI R25 , BYTE4 ( 0x7A1200 )
                 	__GETD2N 0x7A1200
000489 d0c7      	RCALL __DIVD21U
00048a 9731      	SBIW R30,1
00048b 014f      	MOVW R8,R30
00048c 9508      	RET
                 
                 ;OPTIMIZER ADDED SUBROUTINE, CALLED 8 TIMES, CODE SIZE REDUCTION:26 WORDS
                 SUBOPT_0x7:
00048d 91ed      	LD   R30,X+
00048e 91fd      	LD   R31,X+
00048f 9631      	ADIW R30,1
000490 93fe      	ST   -X,R31
000491 93ee      	ST   -X,R30
000492 9508      	RET
                 
                 ;OPTIMIZER ADDED SUBROUTINE, CALLED 2 TIMES, CODE SIZE REDUCTION:7 WORDS
                 SUBOPT_0x8:
000493 dfe6      	RCALL SUBOPT_0x5
000494 95f6      	LSR  R31
000495 95e7      	ROR  R30
000496 e2a3      	LDI  R26,LOW(35)
000497 e0b0      	LDI  R27,HIGH(35)
000498 d07d      	RCALL __MULW12U
000499 01df      	MOVW R26,R30
00049a e6e4      	LDI  R30,LOW(100)
00049b e0f0      	LDI  R31,HIGH(100)
00049c d0a1      	RCALL __DIVW21U
00049d 9508      	RET
                 
                 ;OPTIMIZER ADDED SUBROUTINE, CALLED 6 TIMES, CODE SIZE REDUCTION:13 WORDS
                 SUBOPT_0x9:
00049e 91a0 0204 	LDS  R26,_numb
0004a0 91b0 0205 	LDS  R27,_numb+1
0004a2 9508      	RET
                 
                 ;OPTIMIZER ADDED SUBROUTINE, CALLED 4 TIMES, CODE SIZE REDUCTION:7 WORDS
                 SUBOPT_0xA:
0004a3 91e0 0204 	LDS  R30,_numb
0004a5 91f0 0205 	LDS  R31,_numb+1
0004a7 9508      	RET
                 
                 ;OPTIMIZER ADDED SUBROUTINE, CALLED 2 TIMES, CODE SIZE REDUCTION:1 WORDS
                 SUBOPT_0xB:
0004a8 dffa      	RCALL SUBOPT_0xA
0004a9 54e2      	SUBI R30,LOW(-_Sine2)
0004aa 4ffe      	SBCI R31,HIGH(-_Sine2)
0004ab 81e0      	LD   R30,Z
0004ac 9508      	RET
                 
                 ;OPTIMIZER ADDED SUBROUTINE, CALLED 2 TIMES, CODE SIZE REDUCTION:2 WORDS
                 SUBOPT_0xC:
0004ad 01d4      	MOVW R26,R8
0004ae e6e4      	LDI  R30,LOW(100)
0004af e0f0      	LDI  R31,HIGH(100)
0004b0 d08d      	RCALL __DIVW21U
0004b1 01df      	MOVW R26,R30
0004b2 9508      	RET
                 
                 ;OPTIMIZER ADDED SUBROUTINE, CALLED 7 TIMES, CODE SIZE REDUCTION:4 WORDS
                 SUBOPT_0xD:
0004b3 93ba      	ST   -Y,R27
0004b4 93aa      	ST   -Y,R26
0004b5 9508      	RET
                 
                 ;OPTIMIZER ADDED SUBROUTINE, CALLED 2 TIMES, CODE SIZE REDUCTION:5 WORDS
                 SUBOPT_0xE:
0004b6 e0b0      	LDI  R27,0
0004b7 dcf5      	RCALL _ADC_Read
0004b8 01df      	MOVW R26,R30
0004b9 e0ea      	LDI  R30,LOW(10)
0004ba e0f0      	LDI  R31,HIGH(10)
0004bb d082      	RCALL __DIVW21U
0004bc 2766      	CLR  R22
0004bd 2777      	CLR  R23
0004be 9508      	RET
                 
                 ;OPTIMIZER ADDED SUBROUTINE, CALLED 2 TIMES, CODE SIZE REDUCTION:1 WORDS
                 SUBOPT_0xF:
                +
0004bf 81ac     +LDD R26 , Y + 4
0004c0 81bd     +LDD R27 , Y + 4 + 1
0004c1 818e     +LDD R24 , Y + 4 + 2
0004c2 819f     +LDD R25 , Y + 4 + 3
                 	__GETD2S 4
0004c3 9508      	RET
                 
                 ;OPTIMIZER ADDED SUBROUTINE, CALLED 2 TIMES, CODE SIZE REDUCTION:1 WORDS
                 SUBOPT_0x10:
0004c4 d0be      	RCALL __GETD2S0
0004c5 9508      	RET
                 
                 ;OPTIMIZER ADDED SUBROUTINE, CALLED 6 TIMES, CODE SIZE REDUCTION:3 WORDS
                 SUBOPT_0x11:
0004c6 81aa      	LDD  R26,Y+2
0004c7 81bb      	LDD  R27,Y+2+1
0004c8 9508      	RET
                 
                 ;OPTIMIZER ADDED SUBROUTINE, CALLED 5 TIMES, CODE SIZE REDUCTION:2 WORDS
                 SUBOPT_0x12:
0004c9 9614      	ADIW R26,4
0004ca d0ab      	RCALL __GETW1P
0004cb 9508      	RET
                 
                 ;OPTIMIZER ADDED SUBROUTINE, CALLED 5 TIMES, CODE SIZE REDUCTION:18 WORDS
                 SUBOPT_0x13:
0004cc 932a      	ST   -Y,R18
0004cd 85ad      	LDD  R26,Y+13
0004ce 85be      	LDD  R27,Y+13+1
0004cf 85ef      	LDD  R30,Y+15
0004d0 89f8      	LDD  R31,Y+15+1
0004d1 9509      	ICALL
0004d2 9508      	RET
                 
                 ;OPTIMIZER ADDED SUBROUTINE, CALLED 6 TIMES, CODE SIZE REDUCTION:3 WORDS
                 SUBOPT_0x14:
0004d3 89e8      	LDD  R30,Y+16
0004d4 89f9      	LDD  R31,Y+16+1
0004d5 9508      	RET
                 
                 ;OPTIMIZER ADDED SUBROUTINE, CALLED 5 TIMES, CODE SIZE REDUCTION:6 WORDS
                 SUBOPT_0x15:
0004d6 9734      	SBIW R30,4
0004d7 8be8      	STD  Y+16,R30
0004d8 8bf9      	STD  Y+16+1,R31
0004d9 9508      	RET
                 
                 ;OPTIMIZER ADDED SUBROUTINE, CALLED 3 TIMES, CODE SIZE REDUCTION:6 WORDS
                 SUBOPT_0x16:
0004da 85ad      	LDD  R26,Y+13
0004db 85be      	LDD  R27,Y+13+1
0004dc 85ef      	LDD  R30,Y+15
0004dd 89f8      	LDD  R31,Y+15+1
0004de 9509      	ICALL
0004df 9508      	RET
                 
                 ;OPTIMIZER ADDED SUBROUTINE, CALLED 4 TIMES, CODE SIZE REDUCTION:1 WORDS
                 SUBOPT_0x17:
0004e0 dff2      	RCALL SUBOPT_0x14
0004e1 cff4      	RJMP SUBOPT_0x15
                 
                 ;OPTIMIZER ADDED SUBROUTINE, CALLED 4 TIMES, CODE SIZE REDUCTION:4 WORDS
                 SUBOPT_0x18:
0004e2 89a8      	LDD  R26,Y+16
0004e3 89b9      	LDD  R27,Y+16+1
0004e4 cfe4      	RJMP SUBOPT_0x12
                 
                 ;OPTIMIZER ADDED SUBROUTINE, CALLED 2 TIMES, CODE SIZE REDUCTION:1 WORDS
                 SUBOPT_0x19:
0004e5 83ee      	STD  Y+6,R30
0004e6 83ff      	STD  Y+6+1,R31
0004e7 81ae      	LDD  R26,Y+6
0004e8 81bf      	LDD  R27,Y+6+1
0004e9 9508      	RET
                 
                 ;OPTIMIZER ADDED SUBROUTINE, CALLED 5 TIMES, CODE SIZE REDUCTION:2 WORDS
                 SUBOPT_0x1A:
0004ea 83ee      	STD  Y+6,R30
0004eb 83ff      	STD  Y+6+1,R31
0004ec 9508      	RET
                 
                 ;OPTIMIZER ADDED SUBROUTINE, CALLED 4 TIMES, CODE SIZE REDUCTION:1 WORDS
                 SUBOPT_0x1B:
0004ed 87ea      	STD  Y+10,R30
0004ee 87fb      	STD  Y+10+1,R31
0004ef 9508      	RET
                 
                 ;OPTIMIZER ADDED SUBROUTINE, CALLED 2 TIMES, CODE SIZE REDUCTION:1 WORDS
                 SUBOPT_0x1C:
0004f0 01de      	MOVW R26,R28
0004f1 961c      	ADIW R26,12
0004f2 d01b      	RCALL __ADDW2R15
0004f3 d082      	RCALL __GETW1P
0004f4 9508      	RET
                 
                 ;OPTIMIZER ADDED SUBROUTINE, CALLED 3 TIMES, CODE SIZE REDUCTION:2 WORDS
                 SUBOPT_0x1D:
                +
0004f5 e08d     +LDI R24 , LOW ( 13 )
                +__DELAY_USB_LOOP :
0004f6 958a     +DEC R24
0004f7 f7f1     +BRNE __DELAY_USB_LOOP
                 	__DELAY_USB 13
0004f8 9508      	RET
                 
                 ;OPTIMIZER ADDED SUBROUTINE, CALLED 2 TIMES, CODE SIZE REDUCTION:1 WORDS
                 SUBOPT_0x1E:
0004f9 dec9      	RCALL __lcd_write_data
0004fa e0a3      	LDI  R26,LOW(3)
0004fb e0b0      	LDI  R27,0
0004fc c007      	RJMP _delay_ms
                 
                 ;OPTIMIZER ADDED SUBROUTINE, CALLED 3 TIMES, CODE SIZE REDUCTION:8 WORDS
                 SUBOPT_0x1F:
0004fd e3a0      	LDI  R26,LOW(48)
0004fe deb6      	RCALL __lcd_write_nibble_G101
                +
0004ff ec88     +LDI R24 , LOW ( 200 )
000500 e090     +LDI R25 , HIGH ( 200 )
                +__DELAY_USW_LOOP :
000501 9701     +SBIW R24 , 1
000502 f7f1     +BRNE __DELAY_USW_LOOP
                 	__DELAY_USW 200
000503 9508      	RET
                 
                 
                 	.CSEG
                 _delay_ms:
000504 9610      	adiw r26,0
000505 f039      	breq __delay_ms1
                 __delay_ms0:
                +
000506 ed80     +LDI R24 , LOW ( 0x7D0 )
000507 e097     +LDI R25 , HIGH ( 0x7D0 )
                +__DELAY_USW_LOOP :
000508 9701     +SBIW R24 , 1
000509 f7f1     +BRNE __DELAY_USW_LOOP
                 	__DELAY_USW 0x7D0
00050a 95a8      	wdr
00050b 9711      	sbiw r26,1
00050c f7c9      	brne __delay_ms0
                 __delay_ms1:
00050d 9508      	ret
                 
                 __ADDW2R15:
00050e 2400      	CLR  R0
00050f 0daf      	ADD  R26,R15
000510 1db0      	ADC  R27,R0
000511 9508      	RET
                 
                 __ANEGW1:
000512 95f1      	NEG  R31
000513 95e1      	NEG  R30
000514 40f0      	SBCI R31,0
000515 9508      	RET
                 
                 __MULW12U:
000516 9ffa      	MUL  R31,R26
000517 2df0      	MOV  R31,R0
000518 9feb      	MUL  R30,R27
000519 0df0      	ADD  R31,R0
00051a 9fea      	MUL  R30,R26
00051b 2de0      	MOV  R30,R0
00051c 0df1      	ADD  R31,R1
00051d 9508      	RET
                 
                 __MULD12U:
00051e 9f7a      	MUL  R23,R26
00051f 2d70      	MOV  R23,R0
000520 9f6b      	MUL  R22,R27
000521 0d70      	ADD  R23,R0
000522 9ff8      	MUL  R31,R24
000523 0d70      	ADD  R23,R0
000524 9fe9      	MUL  R30,R25
000525 0d70      	ADD  R23,R0
000526 9f6a      	MUL  R22,R26
000527 2d60      	MOV  R22,R0
000528 0d71      	ADD  R23,R1
000529 9ffb      	MUL  R31,R27
00052a 0d60      	ADD  R22,R0
00052b 1d71      	ADC  R23,R1
00052c 9fe8      	MUL  R30,R24
00052d 0d60      	ADD  R22,R0
00052e 1d71      	ADC  R23,R1
00052f 2788      	CLR  R24
000530 9ffa      	MUL  R31,R26
000531 2df0      	MOV  R31,R0
000532 0d61      	ADD  R22,R1
000533 1f78      	ADC  R23,R24
000534 9feb      	MUL  R30,R27
000535 0df0      	ADD  R31,R0
000536 1d61      	ADC  R22,R1
000537 1f78      	ADC  R23,R24
000538 9fea      	MUL  R30,R26
000539 2de0      	MOV  R30,R0
00053a 0df1      	ADD  R31,R1
00053b 1f68      	ADC  R22,R24
00053c 1f78      	ADC  R23,R24
00053d 9508      	RET
                 
                 __DIVW21U:
00053e 2400      	CLR  R0
00053f 2411      	CLR  R1
000540 e190      	LDI  R25,16
                 __DIVW21U1:
000541 0faa      	LSL  R26
000542 1fbb      	ROL  R27
000543 1c00      	ROL  R0
000544 1c11      	ROL  R1
000545 1a0e      	SUB  R0,R30
000546 0a1f      	SBC  R1,R31
000547 f418      	BRCC __DIVW21U2
000548 0e0e      	ADD  R0,R30
000549 1e1f      	ADC  R1,R31
00054a c001      	RJMP __DIVW21U3
                 __DIVW21U2:
00054b 60a1      	SBR  R26,1
                 __DIVW21U3:
00054c 959a      	DEC  R25
00054d f799      	BRNE __DIVW21U1
00054e 01fd      	MOVW R30,R26
00054f 01d0      	MOVW R26,R0
000550 9508      	RET
                 
                 __DIVD21U:
000551 933f      	PUSH R19
000552 934f      	PUSH R20
000553 935f      	PUSH R21
000554 2400      	CLR  R0
000555 2411      	CLR  R1
000556 2744      	CLR  R20
000557 2755      	CLR  R21
000558 e230      	LDI  R19,32
                 __DIVD21U1:
000559 0faa      	LSL  R26
00055a 1fbb      	ROL  R27
00055b 1f88      	ROL  R24
00055c 1f99      	ROL  R25
00055d 1c00      	ROL  R0
00055e 1c11      	ROL  R1
00055f 1f44      	ROL  R20
000560 1f55      	ROL  R21
000561 1a0e      	SUB  R0,R30
000562 0a1f      	SBC  R1,R31
000563 0b46      	SBC  R20,R22
000564 0b57      	SBC  R21,R23
000565 f428      	BRCC __DIVD21U2
000566 0e0e      	ADD  R0,R30
000567 1e1f      	ADC  R1,R31
000568 1f46      	ADC  R20,R22
000569 1f57      	ADC  R21,R23
00056a c001      	RJMP __DIVD21U3
                 __DIVD21U2:
00056b 60a1      	SBR  R26,1
                 __DIVD21U3:
00056c 953a      	DEC  R19
00056d f759      	BRNE __DIVD21U1
00056e 01fd      	MOVW R30,R26
00056f 01bc      	MOVW R22,R24
000570 01d0      	MOVW R26,R0
000571 01ca      	MOVW R24,R20
000572 915f      	POP  R21
000573 914f      	POP  R20
000574 913f      	POP  R19
000575 9508      	RET
                 
                 __GETW1P:
000576 91ed      	LD   R30,X+
000577 91fc      	LD   R31,X
000578 9711      	SBIW R26,1
000579 9508      	RET
                 
                 __GETW1PF:
00057a 9005      	LPM  R0,Z+
00057b 91f4      	LPM  R31,Z
00057c 2de0      	MOV  R30,R0
00057d 9508      	RET
                 
                 __GETD1S0:
00057e 81e8      	LD   R30,Y
00057f 81f9      	LDD  R31,Y+1
000580 816a      	LDD  R22,Y+2
000581 817b      	LDD  R23,Y+3
000582 9508      	RET
                 
                 __GETD2S0:
000583 81a8      	LD   R26,Y
000584 81b9      	LDD  R27,Y+1
000585 818a      	LDD  R24,Y+2
000586 819b      	LDD  R25,Y+3
000587 9508      	RET
                 
                 __PUTD1S0:
000588 83e8      	ST   Y,R30
000589 83f9      	STD  Y+1,R31
00058a 836a      	STD  Y+2,R22
00058b 837b      	STD  Y+3,R23
00058c 9508      	RET
                 
                 __PUTPARD1:
00058d 937a      	ST   -Y,R23
00058e 936a      	ST   -Y,R22
00058f 93fa      	ST   -Y,R31
000590 93ea      	ST   -Y,R30
000591 9508      	RET
                 
                 __SAVELOCR6:
000592 935a      	ST   -Y,R21
                 __SAVELOCR5:
000593 934a      	ST   -Y,R20
                 __SAVELOCR4:
000594 933a      	ST   -Y,R19
                 __SAVELOCR3:
000595 932a      	ST   -Y,R18
                 __SAVELOCR2:
000596 931a      	ST   -Y,R17
000597 930a      	ST   -Y,R16
000598 9508      	RET
                 
                 __LOADLOCR6:
000599 815d      	LDD  R21,Y+5
                 __LOADLOCR5:
00059a 814c      	LDD  R20,Y+4
                 __LOADLOCR4:
00059b 813b      	LDD  R19,Y+3
                 __LOADLOCR3:
00059c 812a      	LDD  R18,Y+2
                 __LOADLOCR2:
00059d 8119      	LDD  R17,Y+1
00059e 8108      	LD   R16,Y
00059f 9508      	RET
                 
                 ;END OF CODE MARKER
                 __END_OF_CODE:


RESOURCE USE INFORMATION
------------------------

Notice:
The register and instruction counts are symbol table hit counts,
and hence implicitly used resources are not counted, eg, the
'lpm' instruction without operands implicitly uses r0 and z,
none of which are counted.

x,y,z are separate entities in the symbol table and are
counted separately from r26..r31 here.

.dseg memory usage only counts static data declared with .byte

ATmega8 register use summary:
r0 :  36 r1 :  18 r2 :   0 r3 :   0 r4 :   2 r5 :   1 r6 :   2 r7 :   1 
r8 :   5 r9 :   1 r10:   1 r11:   1 r12:   1 r13:   1 r14:   0 r15:   4 
r16:  37 r17:  26 r18:  29 r19:  12 r20:  16 r21:  23 r22:  28 r23:  26 
r24:  37 r25:  19 r26: 151 r27:  67 r28:  17 r29:   1 r30: 336 r31: 110 
x  :  19 y  : 184 z  :  18 
Registers used: 32 out of 35 (91.4%)

ATmega8 instruction use summary:
.lds  :   0 .lds.l:   0 .sts  :   0 .sts.l:   0 adc   :  13 add   :  17 
adiw  :  24 and   :   0 andi  :  16 asr   :   0 bclr  :   0 bld   :   0 
brbc  :   0 brbs  :   0 brcc  :   2 brcs  :   0 break :   0 breq  :  17 
brge  :   0 brhc  :   0 brhs  :   0 brid  :   0 brie  :   0 brlo  :  16 
brlt  :   0 brmi  :   1 brne  :  36 brpl  :   1 brsh  :   6 brtc  :   0 
brts  :   0 brvc  :   0 brvs  :   0 bset  :   0 bst   :   0 cbi   :   9 
cbr   :   0 clc   :   0 clh   :   0 cli   :   1 cln   :   0 clr   :  19 
cls   :   0 clt   :   0 clv   :   0 clz   :   0 com   :   0 cp    :   9 
cpc   :  22 cpi   :  42 cpse  :   0 dec   :   5 des   :   0 eor   :   0 
fmul  :   0 fmuls :   0 fmulsu:   0 icall :   2 ijmp  :   0 in    :  18 
inc   :   0 ld    :  43 ldd   :  77 ldi   : 177 lds   :  24 lpm   :  14 
lsl   :   2 lsr   :   1 mov   :  29 movw  :  29 mul   :  14 muls  :   0 
mulsu :   0 neg   :   2 nop   :   0 or    :   2 ori   :  14 out   :  40 
pop   :   4 push  :   4 rcall : 162 ret   :  59 reti  :   2 rjmp  :  97 
rol   :  10 ror   :   1 sbc   :   6 sbci  :   5 sbi   :   8 sbic  :   1 
sbis  :   2 sbiw  :  26 sbr   :   2 sbrc  :   2 sbrs  :  10 sec   :   0 
seh   :   0 sei   :   1 sen   :   0 ser   :   0 ses   :   0 set   :   0 
sev   :   0 sez   :   0 sleep :   0 spm   :   0 st    :  57 std   :  32 
sts   :  23 sub   :   4 subi  :  22 swap  :   1 tst   :   4 wdr   :   1 

Instructions used: 60 out of 114 (52.6%)

ATmega8 memory use summary [bytes]:
Segment   Begin    End      Code   Data   Used    Size   Use%
---------------------------------------------------------------
[.cseg] 0x000000 0x000b40   2670    210   2880    8192  35.2%
[.dseg] 0x000060 0x00021d      0    189    189    1024  18.5%
[.eseg] 0x000000 0x000000      0      0      0     512   0.0%

Assembly complete, 0 errors, 14 warnings
