$date
	Mon Nov 28 20:34:58 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module q1_tb $end
$var wire 4 ! Q [3:0] $end
$var reg 1 " Clock $end
$var reg 1 # clear $end
$scope module uut $end
$var wire 1 $ Clock $end
$var wire 4 % Q [0:3] $end
$var wire 2 & Y [1:0] $end
$var wire 1 ' clear $end
$scope module s0 $end
$var wire 1 $ Clock $end
$var wire 2 ( Q [1:0] $end
$var wire 1 ' clear $end
$scope module s0 $end
$var wire 1 $ Clock $end
$var wire 1 ) T $end
$var wire 1 ' clear $end
$var reg 1 * Q $end
$upscope $end
$scope module s1 $end
$var wire 1 + Clock $end
$var wire 1 , T $end
$var wire 1 ' clear $end
$var reg 1 - Q $end
$upscope $end
$upscope $end
$scope module stage0 $end
$var wire 1 . e $end
$var wire 2 / w [1:0] $end
$var reg 4 0 y [0:3] $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b1000 0
b0 /
1.
0-
1,
0+
0*
1)
b0 (
0'
b0 &
b1000 %
1$
0#
1"
b1000 !
$end
#5
0"
0$
#10
1"
1$
1#
1'
#15
b100 0
b100 !
b100 %
1+
1*
b1 &
b1 (
b1 /
0"
0$
#20
1"
1$
#25
1-
b10 0
b10 !
b10 %
0+
0*
b10 &
b10 (
b10 /
0"
0$
#30
1"
1$
#35
b1 0
b1 !
b1 %
1+
1*
b11 &
b11 (
b11 /
0"
0$
#40
1"
1$
#45
0-
b1000 0
b1000 !
b1000 %
0+
0*
b0 &
b0 (
b0 /
0"
0$
#50
1"
1$
#55
b100 0
b100 !
b100 %
1+
1*
b1 &
b1 (
b1 /
0"
0$
#60
1"
1$
#65
1-
b10 0
b10 !
b10 %
0+
0*
b10 &
b10 (
b10 /
0"
0$
#70
1"
1$
#75
b1 0
b1 !
b1 %
1+
1*
b11 &
b11 (
b11 /
0"
0$
#80
1"
1$
#85
0-
b1000 0
b1000 !
b1000 %
0+
0*
b0 &
b0 (
b0 /
0"
0$
#90
1"
1$
#95
b100 0
b100 !
b100 %
1+
1*
b1 &
b1 (
b1 /
0"
0$
#100
1"
1$
#105
1-
b10 0
b10 !
b10 %
0+
0*
b10 &
b10 (
b10 /
0"
0$
#110
1"
1$
#115
b1 0
b1 !
b1 %
1+
1*
b11 &
b11 (
b11 /
0"
0$
#120
1"
1$
#125
0-
b1000 0
b1000 !
b1000 %
0+
0*
b0 &
b0 (
b0 /
0"
0$
#130
1"
1$
#135
b100 0
b100 !
b100 %
1+
1*
b1 &
b1 (
b1 /
0"
0$
#140
1"
1$
#145
1-
b10 0
b10 !
b10 %
0+
0*
b10 &
b10 (
b10 /
0"
0$
#150
1"
1$
