// Seed: 774534974
module module_0 (
    output tri1  id_0,
    input  uwire id_1
);
  assign id_0 = ~id_1;
endmodule
module module_1 (
    input tri id_0,
    input wor id_1,
    output tri id_2,
    input tri1 id_3,
    output tri1 id_4,
    output wor id_5,
    input supply1 id_6,
    output supply1 id_7,
    inout wor id_8,
    input uwire id_9,
    input supply1 id_10,
    output wor id_11,
    input tri1 id_12,
    output uwire id_13,
    input tri id_14
);
  id_16(
      1, id_4, 1
  ); module_0(
      id_5, id_10
  );
endmodule
