module signalanalyzer (
    input wire clk, reset,
    input wire [7:0] OUT,
    input wire ZERO,
    output reg [7:0] signature
);

    parameter [7:0] golden_signature = 8'hA5;  // Set golden signature

     always @(posedge clk or posedge reset) begin
        if (reset) begin
            signature <= 8'b0;
        end else begin
            signature <= signature ^ OUT; // signature build-up using XOR
        end
    end
endmodule
