{
    "code": "module TopModule (\n    input  wire in1,  // 1-bit input, unsigned\n    input  wire in2,  // 1-bit input, unsigned\n    input  wire in3,  // 1-bit input, unsigned\n    output wire out   // 1-bit output, unsigned\n);\n\n    assign out = ~((in1 ^ in2) ^ in3);\n\nendmodule",
    "test_results": {
        "num_mismatch": 0,
        "passfail": "."
    },
    "iterations_used": 2
}