#pragma once
#include "../../dlc-intrinsics.h"
#include "../../typehint.h"

#ifndef _FAST_TANF_H_X86_
#define _FAST_TANF_H_X86_

inline float8_128 __dlc_fast_tanf(float8_128 a)
{
    float8_128 result0;
    asm (
        "{V0@(pr0)  vr10 = mov.u32 %[input0];}"
        "{"
        "V0@(pr0)	vr11 = mov.u32 vr10;"
        "}"
        "{"
        "pseudo@0	@pseudo imm_0 = 4;"
        "S0@(pr0)	r3 = add.s32 r9, r32;"
        "S1@(pr0)	r3 = ld [smem:r3];"
        "}"
        "{"
        "S0@(pr0)	r3 = add.s32 r3, r9;"
        "S1@(pr0)	r0 = ld [smem:r3];"
        "}"
        "{"
        "pseudo@0	@pseudo imm_0 = 1024;"
        "pseudo@0	@pseudo imm_1 = 0;"
        "S1@(pr0)	r0 = sub.s32 r0, r44;"
        "}"
        "{"
        "pseudo@0	@pseudo imm_0 = 0;"
        "pseudo@0	@pseudo imm_2 = 1;"
        "pseudo@0	@pseudo imm_4 = 0;"
        "pseudo@0	@pseudo vs_imm0 = 1;"
        "S0@(pr0)	r1 = add.s32 r0, r32;"
        "VS@(pr0)	[vmem:1+2,4,0] = st vr11;"
        "}"
        "{"
        "S1@(pr0)	[smem:r3] = st r0;"
        "}"
        "{"
        "pseudo@0	@pseudo imm_0 = 4059;"
        "pseudo@0	@pseudo imm_1 = 16201;"
        "V0@(pr0)	vr11 = mov.u32 vr10;"
        "V1@(pr0)	vr12 = add.f32 vr10, r44;"
        "}"
        "{"
        "pseudo@0	@pseudo imm_0 = 63875;"
        "pseudo@0	@pseudo imm_1 = 16162;"
        "V0@(pr0)	vr12 = mul.f32 vr12, r44;"
        "}"
        "{"
        "pseudo@0	@pseudo imm_0 = 32640;"
        "V0@(pr0)	vr3 = and.u32 vr12, r47;"
        "V1@(pr0)	vr0 = and.u32 vr12, r36;"
        "}"
        "{"
        "pseudo@0	@pseudo imm_1 = 12160;"
        "V0@(pr0)	vmsk1 = gteq.s32 vr0, r37;"
        "V1@(pr0)	vmsk2 = ls.f32 vr12, r46;"
        "}"
        "{"
        "V0@(pr0)	vr2 = sel vmsk2 vr12, r49;"
        "V1@(pr0)	vr12 = sel vmsk1 vr2, vr12;"
        "}"
        "{"
        "V0@(pr0)	vr12 = or.u32 vr12, vr3;"
        "}"
        "{"
        "V1@(pr0)	vmsk7 = gteq.f32 vr12, r46;"
        "}"
        "{"
        "V0@(pr0)	vr13 = cvtftoint.s32 vr12, r46;"
        "V1@(pr0)	vr14 = cvtftoint.s32 vr12, r56;"
        "}"
        "{"
        "V0@(pr0)	vr12 = sel vmsk7 vr13, vr14;"
        "V1@(pr0)	vr13 = mov.u32 vr12;"
        "}"
        "{"
        "V0@(pr0)	vr12 = cvtinttof.f32 vr12;"
        "}"
        "{"
        "pseudo@0	@pseudo imm_0 = 4059;"
        "pseudo@0	@pseudo imm_1 = 16329;"
        "V0@(pr0)	vr12 = mul.f32 vr12, r44;"
        "V1@(pr0)	vr12 = sub.f32 vr10, vr12;"
        "}"
        "{"
        "V0@(pr0)	vr12 = mov.u32 vr4;"
        "}"
        "{"
        "pseudo@0	@pseudo imm_0 = 4;"
        "S0@(pr0)	r3 = add.s32 r9, r32;"
        "S1@(pr0)	r3 = ld [smem:r3];"
        "}"
        "{"
        "S0@(pr0)	r3 = add.s32 r3, r9;"
        "S1@(pr0)	r0 = ld [smem:r3];"
        "}"
        "{"
        "S1@(pr0)	r0 = ld [smem:r3];"
        "}"
        "{"
        "pseudo@0	@pseudo imm_0 = 0;"
        "pseudo@0	@pseudo imm_2 = 1;"
        "pseudo@0	@pseudo imm_4 = 0;"
        "pseudo@0	@pseudo vs_imm0 = 1;"
        "S0@(pr0)	r1 = add.s32 r0, r32;"
        "VL@(pr0)	vr11 = ld [vmem:1+2,4,0];"
        "}"
        "{"
        "pseudo@0	@pseudo imm_0 = 1024;"
        "pseudo@0	@pseudo imm_1 = 0;"
        "S0@(pr0)	r0 = add.s32 r0, r44;"
        "S1@(pr0)	[smem:r3] = st r0;"
        "}"
        "{"
        "V0@(pr0)	vr14 = and.u32 vr13, r48;"
        "V1@(pr0)	vmsk7 = eq.s32 vr14, r48;"
        "}"
        "{"
        "pseudo@0	@pseudo imm_0 = 65535;"
        "pseudo@0	@pseudo imm_1 = 32767;"
        "pseudo@0	@pseudo imm_2 = 4059;"
        "pseudo@0	@pseudo imm_3 = 16201;"
        "V0@(pr0)	vr17 = and.u32 vr11, r44;"
        "V1@(pr0)	vmsk6 = ls.f32 vr17, r45;"
        "}"
        "{"
        "V1@(pr0)	vr12 = sel vmsk6 vr12, vr11;"
        "}"
        "{"
        "pseudo@0	@pseudo imm_0 = 65535;"
        "pseudo@0	@pseudo imm_1 = 32767;"
        "pseudo@0	@pseudo imm_2 = 0;"
        "pseudo@0	@pseudo imm_3 = 14592;"
        "V0@(pr0)	vr17 = and.u32 vr12, r44;"
        "V1@(pr0)	vmsk5 = ls.f32 vr17, r45;"
        "}"
        "{"
        "V0@(pr0)	vr13 = mul.f32 vr12, vr12;"
        "V1@(pr0)	vr16 = mov.u32 vr12;"
        "}"
        "{"
        "V0@(pr0)	vr14 = mul.f32 vr12, vr13;"
        "}"
        "{"
        "pseudo@0	@pseudo imm_0 = 43691;"
        "pseudo@0	@pseudo imm_1 = 16042;"
        "V0@(pr0)	vr15 = mul.f32 vr14, r44;"
        "V1@(pr0)	vr16 = add.f32 vr16, vr15;"
        "}"
        "{"
        "V0@(pr0)	vr14 = mul.f32 vr14, vr13;"
        "}"
        "{"
        "pseudo@0	@pseudo imm_0 = 34953;"
        "pseudo@0	@pseudo imm_1 = 15880;"
        "V0@(pr0)	vr15 = mul.f32 vr14, r44;"
        "V1@(pr0)	vr16 = add.f32 vr16, vr15;"
        "}"
        "{"
        "V0@(pr0)	vr14 = mul.f32 vr14, vr13;"
        "}"
        "{"
        "pseudo@0	@pseudo imm_0 = 3537;"
        "pseudo@0	@pseudo imm_1 = 15709;"
        "V0@(pr0)	vr15 = mul.f32 vr14, r44;"
        "V1@(pr0)	vr16 = add.f32 vr16, vr15;"
        "}"
        "{"
        "V0@(pr0)	vr14 = mul.f32 vr14, vr13;"
        "}"
        "{"
        "pseudo@0	@pseudo imm_0 = 10148;"
        "pseudo@0	@pseudo imm_1 = 15539;"
        "V0@(pr0)	vr15 = mul.f32 vr14, r44;"
        "V1@(pr0)	vr16 = add.f32 vr16, vr15;"
        "}"
        "{"
        "V0@(pr0)	vr14 = mul.f32 vr14, vr13;"
        "}"
        "{"
        "pseudo@0	@pseudo imm_0 = 14107;"
        "pseudo@0	@pseudo imm_1 = 15377;"
        "V0@(pr0)	vr15 = mul.f32 vr14, r44;"
        "V1@(pr0)	vr16 = add.f32 vr16, vr15;"
        "}"
        "{"
        "V0@(pr0)	vr14 = mul.f32 vr14, vr13;"
        "}"
        "{"
        "pseudo@0	@pseudo imm_0 = 27112;"
        "pseudo@0	@pseudo imm_1 = 15211;"
        "V0@(pr0)	vr15 = mul.f32 vr14, r44;"
        "V1@(pr0)	vr16 = add.f32 vr16, vr15;"
        "}"
        "{"
        "V0@(pr0)	vr14 = mul.f32 vr14, vr13;"
        "}"
        "{"
        "pseudo@0	@pseudo imm_0 = 53682;"
        "pseudo@0	@pseudo imm_1 = 15038;"
        "V0@(pr0)	vr15 = mul.f32 vr14, r44;"
        "V1@(pr0)	vr16 = add.f32 vr16, vr15;"
        "}"
        "{"
        "V0@(pr0)	vr14 = mul.f32 vr14, vr13;"
        "}"
        "{"
        "pseudo@0	@pseudo imm_0 = 44050;"
        "pseudo@0	@pseudo imm_1 = 14874;"
        "V0@(pr0)	vr15 = mul.f32 vr14, r44;"
        "V1@(pr0)	vr16 = add.f32 vr16, vr15;"
        "}"
        "{"
        "V0@(pr0)	vr14 = mul.f32 vr14, vr13;"
        "}"
        "{"
        "pseudo@0	@pseudo imm_0 = 48828;"
        "pseudo@0	@pseudo imm_1 = 14714;"
        "V0@(pr0)	vr15 = mul.f32 vr14, r44;"
        "V1@(pr0)	vr16 = add.f32 vr16, vr15;"
        "}"
        "{"
        "V0@(pr0)	vr14 = mul.f32 vr14, vr13;"
        "}"
        "{"
        "pseudo@0	@pseudo imm_0 = 16140;"
        "pseudo@0	@pseudo imm_1 = 14539;"
        "V0@(pr0)	vr15 = mul.f32 vr14, r44;"
        "V1@(pr0)	vr16 = add.f32 vr16, vr15;"
        "}"
        "{"
        "V0@(pr0)	vr14 = mul.f32 vr14, vr13;"
        "}"
        "{"
        "pseudo@0	@pseudo imm_0 = 48839;"
        "pseudo@0	@pseudo imm_1 = 14372;"
        "V0@(pr0)	vr15 = mul.f32 vr14, r44;"
        "V1@(pr0)	vr16 = add.f32 vr16, vr15;"
        "}"
        "{"
        "V0@(pr0)	vr14 = mul.f32 vr14, vr13;"
        "}"
        "{"
        "pseudo@0	@pseudo imm_0 = 35223;"
        "pseudo@0	@pseudo imm_1 = 14213;"
        "V0@(pr0)	vr15 = mul.f32 vr14, r44;"
        "V1@(pr0)	vr16 = add.f32 vr16, vr15;"
        "}"
        "{"
        "V0@(pr0)	vr14 = mul.f32 vr14, vr13;"
        "}"
        "{"
        "pseudo@0	@pseudo imm_0 = 31640;"
        "pseudo@0	@pseudo imm_1 = 14040;"
        "V0@(pr0)	vr15 = mul.f32 vr14, r44;"
        "V1@(pr0)	vr16 = add.f32 vr16, vr15;"
        "}"
        "{"
        "V1@(pr0)	vr16 = sel vmsk5 vr16, vr12;"
        "}"
        "{"
        "pseudo@0	@pseudo imm_0 = 4;"
        "S0@(pr0)	r3 = add.s32 r9, r32;"
        "S1@(pr0)	r3 = ld [smem:r3];"
        "}"
        "{"
        "S0@(pr0)	r3 = add.s32 r3, r9;"
        "S1@(pr0)	r0 = ld [smem:r3];"
        "}"
        "{"
        "pseudo@0	@pseudo imm_0 = 7168;"
        "pseudo@0	@pseudo imm_1 = 0;"
        "S1@(pr0)	r0 = sub.s32 r0, r44;"
        "}"
        "{"
        "pseudo@0	@pseudo imm_0 = 0;"
        "pseudo@0	@pseudo imm_2 = 1;"
        "pseudo@0	@pseudo imm_4 = 0;"
        "pseudo@0	@pseudo vs_imm0 = 1;"
        "S0@(pr0)	r1 = add.s32 r0, r32;"
        "VS@(pr0)	[vmem:1+2,4,0] = st vr10;"
        "}"
        "{"
        "pseudo@0	@pseudo imm_0 = 1024;"
        "pseudo@0	@pseudo imm_2 = 1;"
        "pseudo@0	@pseudo imm_4 = 0;"
        "pseudo@0	@pseudo vs_imm0 = 1;"
        "S0@(pr0)	r1 = add.s32 r0, r32;"
        "VS@(pr0)	[vmem:1+2,4,0] = st vr11;"
        "}"
        "{"
        "pseudo@0	@pseudo imm_0 = 2048;"
        "pseudo@0	@pseudo imm_2 = 1;"
        "pseudo@0	@pseudo imm_4 = 0;"
        "pseudo@0	@pseudo vs_imm0 = 1;"
        "S0@(pr0)	r1 = add.s32 r0, r32;"
        "VS@(pr0)	[vmem:1+2,4,0] = st vr12;"
        "}"
        "{"
        "pseudo@0	@pseudo imm_0 = 3072;"
        "pseudo@0	@pseudo imm_2 = 1;"
        "pseudo@0	@pseudo imm_4 = 0;"
        "pseudo@0	@pseudo vs_imm0 = 1;"
        "S0@(pr0)	r1 = add.s32 r0, r32;"
        "VS@(pr0)	[vmem:1+2,4,0] = st vr13;"
        "}"
        "{"
        "pseudo@0	@pseudo imm_0 = 4096;"
        "pseudo@0	@pseudo imm_2 = 1;"
        "pseudo@0	@pseudo imm_4 = 0;"
        "pseudo@0	@pseudo vs_imm0 = 1;"
        "S0@(pr0)	r1 = add.s32 r0, r32;"
        "VS@(pr0)	[vmem:1+2,4,0] = st vr14;"
        "}"
        "{"
        "pseudo@0	@pseudo imm_0 = 5120;"
        "pseudo@0	@pseudo imm_2 = 1;"
        "pseudo@0	@pseudo imm_4 = 0;"
        "pseudo@0	@pseudo vs_imm0 = 1;"
        "S0@(pr0)	r1 = add.s32 r0, r32;"
        "VS@(pr0)	[vmem:1+2,4,0] = st vr15;"
        "}"
        "{"
        "pseudo@0	@pseudo imm_0 = 6144;"
        "pseudo@0	@pseudo imm_2 = 1;"
        "pseudo@0	@pseudo imm_4 = 0;"
        "pseudo@0	@pseudo vs_imm0 = 1;"
        "S0@(pr0)	r1 = add.s32 r0, r32;"
        "VS@(pr0)	[vmem:1+2,4,0] = st vr16;"
        "}"
        "{"
        "S1@(pr0)	[smem:r3] = st r0;"
        "}"
        "{"
        "V0@(pr0)	vr10 = mov.u32 vr16;"
        "}"
        "{"
        "pseudo@0	@pseudo imm_0 = 65535;"
        "pseudo@0	@pseudo imm_1 = 32767;"
        "pseudo@0	@pseudo imm_2 = 0;"
        "pseudo@0	@pseudo imm_3 = 32640;"
        "V0@(pr0)	vr0 = and.u32 vr10, r44;"
        "V1@(pr0)	vmsk1 = eq.s32 vr0, r45;"
        "}"
        "{"
        "V0@(pr0)	vr1 = mul.f32 vr0, r50;"
        "V1@(pr0)	vr2 = mov.u32 vr0;"
        "}"
        "{"
        "pseudo@0	@pseudo imm_0 = 23007;"
        "pseudo@0	@pseudo imm_1 = 24375;"
        "V0@(pr0)	vr3 = mov.u32 r44;"
        "V1@(pr0)	vr2 = shr.u32 vr2, r48;"
        "}"
        "{"
        "pseudo@0	@pseudo imm_0 = 16320;"
        "V0@(pr0)	vr2 = sub.s32 vr3, vr2;"
        "V1@(pr0)	vr4 = mov.u32 r36;"
        "}"
        "{"
        "pseudo@0	@pseudo imm_0 = 32768;"
        "V0@(pr0)	vr3 = mul.f32 vr2, vr2;"
        "V1@(pr0)	vr6 = and.u32 vr10, r36;"
        "}"
        "{"
        "V0@(pr0)	vr5 = mul.f32 vr1, vr3;"
        "V1@(pr0)	vr5 = sub.f32 vr4, vr5;"
        "}"
        "{"
        "V0@(pr0)	vr5 = mul.f32 vr5, vr2;"
        "V1@(pr0)	vr2 = mov.u32 vr5;"
        "}"
        "{"
        "V0@(pr0)	vr3 = mul.f32 vr2, vr2;"
        "V1@(pr0)	vmsk0 = eq.f32 vr10, r46;"
        "}"
        "{"
        "V0@(pr0)	vr5 = mul.f32 vr1, vr3;"
        "V1@(pr0)	vr5 = sub.f32 vr4, vr5;"
        "}"
        "{"
        "V0@(pr0)	vr5 = mul.f32 vr5, vr2;"
        "V1@(pr0)	vr2 = mov.u32 vr5;"
        "}"
        "{"
        "pseudo@0	@pseudo imm_0 = 0;"
        "pseudo@0	@pseudo imm_1 = 32640;"
        "V0@(pr0)	vr3 = mul.f32 vr2, vr2;"
        "V1@(pr0)	vr7 = or.u32 vr6, r44;"
        "}"
        "{"
        "V0@(pr0)	vr5 = mul.f32 vr1, vr3;"
        "V1@(pr0)	vr5 = sub.f32 vr4, vr5;"
        "}"
        "{"
        "V0@(pr0)	vr5 = mul.f32 vr5, vr2;"
        "V1@(pr0)	vr2 = or.u32 vr6, r46;"
        "}"
        "{"
        "V0@(pr0)	vr1 = mul.f32 vr5, vr5;"
        "V1@(pr0)	vr1 = or.u32 vr6, vr1;"
        "}"
        "{"
        "V0@(pr0)	vr10 = sel vmsk0 vr1, vr7;"
        "V1@(pr0)	vr10 = sel vmsk1 vr10, vr2;"
        "}"
        "{"
        "V0@(pr0)	vr17 = mov.u32 vr10;"
        "}"
        "{"
        "pseudo@0	@pseudo imm_0 = 4;"
        "S0@(pr0)	r3 = add.s32 r9, r32;"
        "S1@(pr0)	r3 = ld [smem:r3];"
        "}"
        "{"
        "S0@(pr0)	r3 = add.s32 r3, r9;"
        "S1@(pr0)	r0 = ld [smem:r3];"
        "}"
        "{"
        "S1@(pr0)	r0 = ld [smem:r3];"
        "}"
        "{"
        "pseudo@0	@pseudo imm_0 = 0;"
        "pseudo@0	@pseudo imm_2 = 1;"
        "pseudo@0	@pseudo imm_4 = 0;"
        "pseudo@0	@pseudo vs_imm0 = 1;"
        "S0@(pr0)	r1 = add.s32 r0, r32;"
        "VL@(pr0)	vr10 = ld [vmem:1+2,4,0];"
        "}"
        "{"
        "pseudo@0	@pseudo imm_0 = 1024;"
        "pseudo@0	@pseudo imm_2 = 1;"
        "pseudo@0	@pseudo imm_4 = 0;"
        "pseudo@0	@pseudo vs_imm0 = 1;"
        "S0@(pr0)	r1 = add.s32 r0, r32;"
        "VL@(pr0)	vr11 = ld [vmem:1+2,4,0];"
        "}"
        "{"
        "pseudo@0	@pseudo imm_0 = 2048;"
        "pseudo@0	@pseudo imm_2 = 1;"
        "pseudo@0	@pseudo imm_4 = 0;"
        "pseudo@0	@pseudo vs_imm0 = 1;"
        "S0@(pr0)	r1 = add.s32 r0, r32;"
        "VL@(pr0)	vr12 = ld [vmem:1+2,4,0];"
        "}"
        "{"
        "pseudo@0	@pseudo imm_0 = 3072;"
        "pseudo@0	@pseudo imm_2 = 1;"
        "pseudo@0	@pseudo imm_4 = 0;"
        "pseudo@0	@pseudo vs_imm0 = 1;"
        "S0@(pr0)	r1 = add.s32 r0, r32;"
        "VL@(pr0)	vr13 = ld [vmem:1+2,4,0];"
        "}"
        "{"
        "pseudo@0	@pseudo imm_0 = 4096;"
        "pseudo@0	@pseudo imm_2 = 1;"
        "pseudo@0	@pseudo imm_4 = 0;"
        "pseudo@0	@pseudo vs_imm0 = 1;"
        "S0@(pr0)	r1 = add.s32 r0, r32;"
        "VL@(pr0)	vr14 = ld [vmem:1+2,4,0];"
        "}"
        "{"
        "pseudo@0	@pseudo imm_0 = 5120;"
        "pseudo@0	@pseudo imm_2 = 1;"
        "pseudo@0	@pseudo imm_4 = 0;"
        "pseudo@0	@pseudo vs_imm0 = 1;"
        "S0@(pr0)	r1 = add.s32 r0, r32;"
        "VL@(pr0)	vr15 = ld [vmem:1+2,4,0];"
        "}"
        "{"
        "pseudo@0	@pseudo imm_0 = 6144;"
        "pseudo@0	@pseudo imm_2 = 1;"
        "pseudo@0	@pseudo imm_4 = 0;"
        "pseudo@0	@pseudo vs_imm0 = 1;"
        "S0@(pr0)	r1 = add.s32 r0, r32;"
        "VL@(pr0)	vr16 = ld [vmem:1+2,4,0];"
        "}"
        "{"
        "pseudo@0	@pseudo imm_0 = 7168;"
        "pseudo@0	@pseudo imm_1 = 0;"
        "S0@(pr0)	r0 = add.s32 r0, r44;"
        "S1@(pr0)	[smem:r3] = st r0;"
        "}"
        "{"
        "V0@(pr0)	vr0 = mov.u32 r46;"
        "V1@(pr0)	vr17 = sub.f32 vr0, vr17;"
        "}"
        "{"
        "V1@(pr0)	vr10 = sel vmsk7 vr16, vr17;"
        "}"
        "{"
        "pseudo@0	@pseudo imm_0 = 0;"
        "pseudo@0	@pseudo imm_1 = 32704;"
        "V0@(pr0)	vmsk4 = infnan.f32 vr11;"
        "V1@(pr0)	vr10 = sel vmsk4 vr10, r44;"
        "}"
        "{"
        "pseudo@0	@pseudo imm_0 = 4059;"
        "pseudo@0	@pseudo imm_1 = 48969;"
        "pseudo@0	@pseudo imm_2 = 0;"
        "pseudo@0	@pseudo imm_3 = 32704;"
        "V0@(pr0)	vmsk3 = lseq.f32 vr12, r44;"
        "V1@(pr0)	vr10 = sel vmsk3 vr10, r45;"
        "}"
        "{"
        "pseudo@0	@pseudo imm_0 = 4059;"
        "pseudo@0	@pseudo imm_1 = 16201;"
        "pseudo@0	@pseudo imm_2 = 0;"
        "pseudo@0	@pseudo imm_3 = 32704;"
        "V0@(pr0)	vmsk2 = gteq.f32 vr12, r44;"
        "V1@(pr0)	%[res0] = sel vmsk2 vr10, r45;"
        "}"
        : [res0] "=x" (result0)
        : [input0] "x" (a)
        :"vr2", "vr4", "vr17", "vr1", "vr5", "vr16", "vr0", "vr3", "vr11", "vr14", "vr15", "vr7", "vr13", "vr10", "vr6", "vr12", "r1", "r0", "r3", "r9", "vmsk3", "vmsk0", "vmsk5", "vmsk4", "vmsk7", "vmsk1", "vmsk2", "vmsk6"
        );
    return result0;
}

#endif // _FAST_TANF_H_
