<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.9.4"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>libopencm3: RCC peripheral API</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectalign">
   <div id="projectname">libopencm3
   </div>
   <div id="projectbrief">A free/libre/open-source firmware library for various ARM Cortex-M3 microcontrollers.</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.4 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
var searchBox = new SearchBox("searchBox", "search",'Search','.html');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */
</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(document).ready(function(){initNavTree('group__rcc__file.html',''); initResizable(); });
/* @license-end */
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#define-members">Macros</a> &#124;
<a href="#func-members">Functions</a>  </div>
  <div class="headertitle"><div class="title">RCC peripheral API<div class="ingroups"><a class="el" href="group__peripheral__apis.html">Peripheral APIs</a></div></div></div>
</div><!--header-->
<div class="contents">

<p>This library supports the Reset and Clock Control System in the STM32 series of ARM Cortex Microcontrollers by ST Microelectronics.  
<a href="#details">More...</a></p>
<div class="dynheader">
Collaboration diagram for RCC peripheral API:</div>
<div class="dyncontent">
<div class="center"><img src="group__rcc__file.png" border="0" usemap="#agroup____rcc____file" alt=""/></div>
<map name="agroup____rcc____file" id="agroup____rcc____file">
<area shape="rect" href="group__peripheral__apis.html" title="APIs for device peripherals." alt="" coords="5,5,125,31"/>
<area shape="rect" title="This library supports the Reset and Clock Control System in the STM32 series of ARM Cortex Microcontr..." alt="" coords="173,5,317,31"/>
</map>
</div>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="define-members" name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:ga2c87be3073302923a51e2940225ce6f3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__file.html#ga2c87be3073302923a51e2940225ce6f3">_RCC_REG</a>(i)&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="stm32_2h7_2memorymap_8h.html#a0e681b03f364532055d88f63fec0d99d">RCC_BASE</a> + ((i) &gt;&gt; 5))</td></tr>
<tr class="separator:ga2c87be3073302923a51e2940225ce6f3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga913261b5f48c6ace5e2cfbc0fc9bca78"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__file.html#ga913261b5f48c6ace5e2cfbc0fc9bca78">_RCC_BIT</a>(i)&#160;&#160;&#160;(1 &lt;&lt; ((i) &amp; 0x1f))</td></tr>
<tr class="separator:ga913261b5f48c6ace5e2cfbc0fc9bca78"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="func-members" name="func-members"></a>
Functions</h2></td></tr>
<tr class="memitem:ga04d008adc6760dace915290ff884939f"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__file.html#ga04d008adc6760dace915290ff884939f">rcc_clock_setup_pll</a> (const struct <a class="el" href="structrcc__pll__config.html">rcc_pll_config</a> *config)</td></tr>
<tr class="memdesc:ga04d008adc6760dace915290ff884939f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Setup the base PLLs and clock domains for the STM32H7.  <a href="group__rcc__file.html#ga04d008adc6760dace915290ff884939f">More...</a><br /></td></tr>
<tr class="separator:ga04d008adc6760dace915290ff884939f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1da5b4438995ed47de9e466ac770f5ca"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__file.html#ga1da5b4438995ed47de9e466ac770f5ca">rcc_get_bus_clk_freq</a> (enum <a class="el" href="group__rcc__defines.html#gae4a437f71831d9914437e6723af664a0">rcc_clock_source</a> source)</td></tr>
<tr class="memdesc:ga1da5b4438995ed47de9e466ac770f5ca"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get the clock rate (in Hz) of the specified clock source.  <a href="group__rcc__file.html#ga1da5b4438995ed47de9e466ac770f5ca">More...</a><br /></td></tr>
<tr class="separator:ga1da5b4438995ed47de9e466ac770f5ca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3cfb3913707f5712833346ea2e6d4ba2"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__file.html#ga3cfb3913707f5712833346ea2e6d4ba2">rcc_get_usart_clk_freq</a> (uint32_t usart)</td></tr>
<tr class="memdesc:ga3cfb3913707f5712833346ea2e6d4ba2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get the peripheral clock speed for the USART at base specified.  <a href="group__rcc__file.html#ga3cfb3913707f5712833346ea2e6d4ba2">More...</a><br /></td></tr>
<tr class="separator:ga3cfb3913707f5712833346ea2e6d4ba2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga31e9d235ff78a3228bbf5e8b6a2de212"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__file.html#ga31e9d235ff78a3228bbf5e8b6a2de212">rcc_get_timer_clk_freq</a> (uint32_t timer)</td></tr>
<tr class="memdesc:ga31e9d235ff78a3228bbf5e8b6a2de212"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get the peripheral clock speed for the Timer at base specified.  <a href="group__rcc__file.html#ga31e9d235ff78a3228bbf5e8b6a2de212">More...</a><br /></td></tr>
<tr class="separator:ga31e9d235ff78a3228bbf5e8b6a2de212"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga92fb456350d70bbc116063113995b2eb"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__file.html#ga92fb456350d70bbc116063113995b2eb">rcc_get_i2c_clk_freq</a> (uint32_t i2c)</td></tr>
<tr class="memdesc:ga92fb456350d70bbc116063113995b2eb"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get the peripheral clock speed for the I2C device at base specified.  <a href="group__rcc__file.html#ga92fb456350d70bbc116063113995b2eb">More...</a><br /></td></tr>
<tr class="separator:ga92fb456350d70bbc116063113995b2eb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2c23129221ec9e76e0d873215b1c7b57"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__file.html#ga2c23129221ec9e76e0d873215b1c7b57">rcc_get_spi_clk_freq</a> (uint32_t spi)</td></tr>
<tr class="memdesc:ga2c23129221ec9e76e0d873215b1c7b57"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get the peripheral clock speed for the SPI device at base specified.  <a href="group__rcc__file.html#ga2c23129221ec9e76e0d873215b1c7b57">More...</a><br /></td></tr>
<tr class="separator:ga2c23129221ec9e76e0d873215b1c7b57"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga007c351498884dc8ae377877b5875085"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__file.html#ga007c351498884dc8ae377877b5875085">rcc_get_fdcan_clk_freq</a> (uint32_t fdcan)</td></tr>
<tr class="memdesc:ga007c351498884dc8ae377877b5875085"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get the peripheral clock speed for the FDCAN device at base specified.  <a href="group__rcc__file.html#ga007c351498884dc8ae377877b5875085">More...</a><br /></td></tr>
<tr class="separator:ga007c351498884dc8ae377877b5875085"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad2de9e4e169c32a8f458cbe7bb27c519"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__file.html#gad2de9e4e169c32a8f458cbe7bb27c519">rcc_set_peripheral_clk_sel</a> (uint32_t periph, uint32_t clksel)</td></tr>
<tr class="memdesc:gad2de9e4e169c32a8f458cbe7bb27c519"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set the clksel value for the specified peripheral.  <a href="group__rcc__file.html#gad2de9e4e169c32a8f458cbe7bb27c519">More...</a><br /></td></tr>
<tr class="separator:gad2de9e4e169c32a8f458cbe7bb27c519"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga446f15152366e5396af3e800efd494c5"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__file.html#ga446f15152366e5396af3e800efd494c5">rcc_set_fdcan_clksel</a> (uint8_t clksel)</td></tr>
<tr class="memdesc:ga446f15152366e5396af3e800efd494c5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set the clock select for the FDCAN devices.  <a href="group__rcc__file.html#ga446f15152366e5396af3e800efd494c5">More...</a><br /></td></tr>
<tr class="separator:ga446f15152366e5396af3e800efd494c5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5c39d35d5c51cca0ac9a0a211a43680e"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__file.html#ga5c39d35d5c51cca0ac9a0a211a43680e">rcc_set_spi123_clksel</a> (uint8_t clksel)</td></tr>
<tr class="memdesc:ga5c39d35d5c51cca0ac9a0a211a43680e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set the clock select for the SPI 1/2/3 devices.  <a href="group__rcc__file.html#ga5c39d35d5c51cca0ac9a0a211a43680e">More...</a><br /></td></tr>
<tr class="separator:ga5c39d35d5c51cca0ac9a0a211a43680e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaecd2eb52d3a055e5cd5ef8aabeaa5855"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__file.html#gaecd2eb52d3a055e5cd5ef8aabeaa5855">rcc_set_spi45_clksel</a> (uint8_t clksel)</td></tr>
<tr class="memdesc:gaecd2eb52d3a055e5cd5ef8aabeaa5855"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set the clock select for the SPI 4/5 devices.  <a href="group__rcc__file.html#gaecd2eb52d3a055e5cd5ef8aabeaa5855">More...</a><br /></td></tr>
<tr class="separator:gaecd2eb52d3a055e5cd5ef8aabeaa5855"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3c19fe8fb0dfa1490847334da3bcfd9e"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__file.html#ga3c19fe8fb0dfa1490847334da3bcfd9e">rcc_set_rng_clksel</a> (uint8_t clksel)</td></tr>
<tr class="memdesc:ga3c19fe8fb0dfa1490847334da3bcfd9e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set the clock select for the RNG device.  <a href="group__rcc__file.html#ga3c19fe8fb0dfa1490847334da3bcfd9e">More...</a><br /></td></tr>
<tr class="separator:ga3c19fe8fb0dfa1490847334da3bcfd9e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaf3dd53c1ced02082fce0076976547a8"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__file.html#gaaf3dd53c1ced02082fce0076976547a8">rcc_peripheral_enable_clock</a> (volatile uint32_t *reg, uint32_t en)</td></tr>
<tr class="memdesc:gaaf3dd53c1ced02082fce0076976547a8"><td class="mdescLeft">&#160;</td><td class="mdescRight">RCC Enable Peripheral Clocks.  <a href="group__rcc__file.html#gaaf3dd53c1ced02082fce0076976547a8">More...</a><br /></td></tr>
<tr class="separator:gaaf3dd53c1ced02082fce0076976547a8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf9fddc20e14204db6d4a4a54132d191b"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__file.html#gaf9fddc20e14204db6d4a4a54132d191b">rcc_peripheral_disable_clock</a> (volatile uint32_t *reg, uint32_t en)</td></tr>
<tr class="memdesc:gaf9fddc20e14204db6d4a4a54132d191b"><td class="mdescLeft">&#160;</td><td class="mdescRight">RCC Disable Peripheral Clocks.  <a href="group__rcc__file.html#gaf9fddc20e14204db6d4a4a54132d191b">More...</a><br /></td></tr>
<tr class="separator:gaf9fddc20e14204db6d4a4a54132d191b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3779f1460275e6788f706c61d7f77205"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__file.html#ga3779f1460275e6788f706c61d7f77205">rcc_peripheral_reset</a> (volatile uint32_t *reg, uint32_t reset)</td></tr>
<tr class="memdesc:ga3779f1460275e6788f706c61d7f77205"><td class="mdescLeft">&#160;</td><td class="mdescRight">RCC Reset Peripherals.  <a href="group__rcc__file.html#ga3779f1460275e6788f706c61d7f77205">More...</a><br /></td></tr>
<tr class="separator:ga3779f1460275e6788f706c61d7f77205"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabb1b312c6db8db25447460742dcdb566"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__file.html#gabb1b312c6db8db25447460742dcdb566">rcc_peripheral_clear_reset</a> (volatile uint32_t *reg, uint32_t clear_reset)</td></tr>
<tr class="memdesc:gabb1b312c6db8db25447460742dcdb566"><td class="mdescLeft">&#160;</td><td class="mdescRight">RCC Remove Reset on Peripherals.  <a href="group__rcc__file.html#gabb1b312c6db8db25447460742dcdb566">More...</a><br /></td></tr>
<tr class="separator:gabb1b312c6db8db25447460742dcdb566"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga90aa2b7801b2b42debc0536d38c5b07c"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__file.html#ga90aa2b7801b2b42debc0536d38c5b07c">rcc_periph_clock_enable</a> (enum <a class="el" href="group__rcc__defines.html#ga54c7db24941f636ee238833c481ada48">rcc_periph_clken</a> clken)</td></tr>
<tr class="memdesc:ga90aa2b7801b2b42debc0536d38c5b07c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable Peripheral Clock in running mode.  <a href="group__rcc__file.html#ga90aa2b7801b2b42debc0536d38c5b07c">More...</a><br /></td></tr>
<tr class="separator:ga90aa2b7801b2b42debc0536d38c5b07c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga87325ef1019f246cd84ba8aa73100721"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__file.html#ga87325ef1019f246cd84ba8aa73100721">rcc_periph_clock_disable</a> (enum <a class="el" href="group__rcc__defines.html#ga54c7db24941f636ee238833c481ada48">rcc_periph_clken</a> clken)</td></tr>
<tr class="memdesc:ga87325ef1019f246cd84ba8aa73100721"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable Peripheral Clock in running mode.  <a href="group__rcc__file.html#ga87325ef1019f246cd84ba8aa73100721">More...</a><br /></td></tr>
<tr class="separator:ga87325ef1019f246cd84ba8aa73100721"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae8846a0bf49a46bcdc10a412bc69ee58"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__file.html#gae8846a0bf49a46bcdc10a412bc69ee58">rcc_periph_reset_pulse</a> (enum <a class="el" href="group__rcc__defines.html#ga4bd6185a4613aaa3ee5447c3d86ba718">rcc_periph_rst</a> rst)</td></tr>
<tr class="memdesc:gae8846a0bf49a46bcdc10a412bc69ee58"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reset Peripheral, pulsed.  <a href="group__rcc__file.html#gae8846a0bf49a46bcdc10a412bc69ee58">More...</a><br /></td></tr>
<tr class="separator:gae8846a0bf49a46bcdc10a412bc69ee58"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6f3e2843e5d017717da66599ccc5daef"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__file.html#ga6f3e2843e5d017717da66599ccc5daef">rcc_periph_reset_hold</a> (enum <a class="el" href="group__rcc__defines.html#ga4bd6185a4613aaa3ee5447c3d86ba718">rcc_periph_rst</a> rst)</td></tr>
<tr class="memdesc:ga6f3e2843e5d017717da66599ccc5daef"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reset Peripheral, hold.  <a href="group__rcc__file.html#ga6f3e2843e5d017717da66599ccc5daef">More...</a><br /></td></tr>
<tr class="separator:ga6f3e2843e5d017717da66599ccc5daef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga08aceecc3bebdf33119e8d7daf58b573"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__file.html#ga08aceecc3bebdf33119e8d7daf58b573">rcc_periph_reset_release</a> (enum <a class="el" href="group__rcc__defines.html#ga4bd6185a4613aaa3ee5447c3d86ba718">rcc_periph_rst</a> rst)</td></tr>
<tr class="memdesc:ga08aceecc3bebdf33119e8d7daf58b573"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reset Peripheral, release.  <a href="group__rcc__file.html#ga08aceecc3bebdf33119e8d7daf58b573">More...</a><br /></td></tr>
<tr class="separator:ga08aceecc3bebdf33119e8d7daf58b573"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaccfc4aa94152abb68e0d5ad473adbf53"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__file.html#gaccfc4aa94152abb68e0d5ad473adbf53">rcc_set_mco</a> (uint32_t mcosrc)</td></tr>
<tr class="memdesc:gaccfc4aa94152abb68e0d5ad473adbf53"><td class="mdescLeft">&#160;</td><td class="mdescRight">Select the source of Microcontroller Clock Output.  <a href="group__rcc__file.html#gaccfc4aa94152abb68e0d5ad473adbf53">More...</a><br /></td></tr>
<tr class="separator:gaccfc4aa94152abb68e0d5ad473adbf53"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3bccfeb2f4364e18997cbd88e2476270"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__file.html#ga3bccfeb2f4364e18997cbd88e2476270">rcc_osc_bypass_enable</a> (enum <a class="el" href="group__rcc__defines.html#ga68c2b48bd51903ccf423c86458194354">rcc_osc</a> osc)</td></tr>
<tr class="memdesc:ga3bccfeb2f4364e18997cbd88e2476270"><td class="mdescLeft">&#160;</td><td class="mdescRight">RCC Enable Bypass.  <a href="group__rcc__file.html#ga3bccfeb2f4364e18997cbd88e2476270">More...</a><br /></td></tr>
<tr class="separator:ga3bccfeb2f4364e18997cbd88e2476270"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5fbe4bc4ca1447fff06e4490f655367e"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__file.html#ga5fbe4bc4ca1447fff06e4490f655367e">rcc_osc_bypass_disable</a> (enum <a class="el" href="group__rcc__defines.html#ga68c2b48bd51903ccf423c86458194354">rcc_osc</a> osc)</td></tr>
<tr class="memdesc:ga5fbe4bc4ca1447fff06e4490f655367e"><td class="mdescLeft">&#160;</td><td class="mdescRight">RCC Disable Bypass.  <a href="group__rcc__file.html#ga5fbe4bc4ca1447fff06e4490f655367e">More...</a><br /></td></tr>
<tr class="separator:ga5fbe4bc4ca1447fff06e4490f655367e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafbb1afb9546f939744d71f4bd6f537bf"><td class="memItemLeft" align="right" valign="top">uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__file.html#gafbb1afb9546f939744d71f4bd6f537bf">rcc_get_div_from_hpre</a> (uint8_t div_val)</td></tr>
<tr class="memdesc:gafbb1afb9546f939744d71f4bd6f537bf"><td class="mdescLeft">&#160;</td><td class="mdescRight">This will return the divisor 1/2/4/8/16/64/128/256/512 which is set as a 4-bit value, typically used for hpre and other prescalers.  <a href="group__rcc__file.html#gafbb1afb9546f939744d71f4bd6f537bf">More...</a><br /></td></tr>
<tr class="separator:gafbb1afb9546f939744d71f4bd6f537bf"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<p >This library supports the Reset and Clock Control System in the STM32 series of ARM Cortex Microcontrollers by ST Microelectronics. </p>
<p >LGPL License Terms <a class="el" href="lgpl_license.html">libopencm3 License</a> </p>
<h2 class="groupheader">Macro Definition Documentation</h2>
<a id="ga913261b5f48c6ace5e2cfbc0fc9bca78" name="ga913261b5f48c6ace5e2cfbc0fc9bca78"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga913261b5f48c6ace5e2cfbc0fc9bca78">&#9670;&nbsp;</a></span>_RCC_BIT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _RCC_BIT</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">i</td><td>)</td>
          <td>&#160;&#160;&#160;(1 &lt;&lt; ((i) &amp; 0x1f))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="rcc__common__all_8c_source.html#l00117">117</a> of file <a class="el" href="rcc__common__all_8c_source.html">rcc_common_all.c</a>.</p>

</div>
</div>
<a id="ga2c87be3073302923a51e2940225ce6f3" name="ga2c87be3073302923a51e2940225ce6f3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2c87be3073302923a51e2940225ce6f3">&#9670;&nbsp;</a></span>_RCC_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _RCC_REG</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">i</td><td>)</td>
          <td>&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="stm32_2h7_2memorymap_8h.html#a0e681b03f364532055d88f63fec0d99d">RCC_BASE</a> + ((i) &gt;&gt; 5))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="rcc__common__all_8c_source.html#l00116">116</a> of file <a class="el" href="rcc__common__all_8c_source.html">rcc_common_all.c</a>.</p>

</div>
</div>
<h2 class="groupheader">Function Documentation</h2>
<a id="ga04d008adc6760dace915290ff884939f" name="ga04d008adc6760dace915290ff884939f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga04d008adc6760dace915290ff884939f">&#9670;&nbsp;</a></span>rcc_clock_setup_pll()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void rcc_clock_setup_pll </td>
          <td>(</td>
          <td class="paramtype">const struct <a class="el" href="structrcc__pll__config.html">rcc_pll_config</a> *&#160;</td>
          <td class="paramname"><em>config</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Setup the base PLLs and clock domains for the STM32H7. </p>
<p >This function will utilize the users input parameters to configure all 3 PLLs, as well as the core clock domains (namely SYSCLK, CPU, HCLK, AHB, PCLK1-4) with the specified dividers. Given the dividers, the RCC module will track the the configured frequency for each of these clock domains.</p>
<p >Note: If clock sources, configs, divider, etc. are modified outside of this module, the frequency tracking may be undefined. Note: Clock tree is fairly complex, see RM0433 Section 7 for details. </p><dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">config</td><td>Input config structure defining desired setup. </td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="rcc_8c_source.html#l00181">181</a> of file <a class="el" href="rcc_8c_source.html">rcc.c</a>.</p>

<p class="reference">References <a class="el" href="flash__common__f24_8h_source.html#l00068">FLASH_ACR_LATENCY_0WS</a>, <a class="el" href="flash__common__all_8c_source.html#l00031">flash_prefetch_disable()</a>, <a class="el" href="flash__common__all_8c_source.html#l00026">flash_prefetch_enable()</a>, <a class="el" href="flash__common__all_8c_source.html#l00036">flash_set_ws()</a>, <a class="el" href="h7_2rcc_8h_source.html#l00464">rcc_pll_config::flash_waitstates</a>, <a class="el" href="h7_2rcc_8h_source.html#l00450">rcc_pll_config::hse_frequency</a>, <a class="el" href="rcc_8c_source.html#l00016">HZ_PER_KHZ</a>, <a class="el" href="rcc_8c_source.html#l00015">HZ_PER_MHZ</a>, <a class="el" href="h7_2rcc_8h_source.html#l00466">rcc_pll_config::power_mode</a>, <a class="el" href="pwr_8c_source.html#l00083">pwr_set_mode()</a>, <a class="el" href="pwr_8c_source.html#l00117">pwr_set_vos_scale()</a>, <a class="el" href="h7_2rcc_8h_source.html#l00042">RCC_CFGR</a>, <a class="el" href="h7_2rcc_8h_source.html#l00175">RCC_CFGR_SW_MASK</a>, <a class="el" href="h7_2rcc_8h_source.html#l00179">RCC_CFGR_SW_PLL1</a>, <a class="el" href="h7_2rcc_8h_source.html#l00174">RCC_CFGR_SW_SHIFT</a>, <a class="el" href="h7_2rcc_8h_source.html#l00168">RCC_CFGR_SWS_HSI</a>, <a class="el" href="h7_2rcc_8h_source.html#l00167">RCC_CFGR_SWS_MASK</a>, <a class="el" href="h7_2rcc_8h_source.html#l00171">RCC_CFGR_SWS_PLL1</a>, <a class="el" href="h7_2rcc_8h_source.html#l00166">RCC_CFGR_SWS_SHIFT</a>, <a class="el" href="rcc_8c_source.html#l00146">rcc_clock_setup_domain1()</a>, <a class="el" href="rcc_8c_source.html#l00160">rcc_clock_setup_domain2()</a>, <a class="el" href="rcc_8c_source.html#l00172">rcc_clock_setup_domain3()</a>, <a class="el" href="rcc_8c.html#a1d605a980c7e61ee8d01c80af8d9221a">rcc_clock_tree</a>, <a class="el" href="h7_2rcc_8h_source.html#l00037">RCC_CR</a>, <a class="el" href="h7_2rcc_8h_source.html#l00108">RCC_CR_HSEON</a>, <a class="el" href="h7_2rcc_8h_source.html#l00107">RCC_CR_HSERDY</a>, <a class="el" href="h7_2rcc_8h_source.html#l00122">RCC_CR_HSION</a>, <a class="el" href="h7_2rcc_8h_source.html#l00440">RCC_HSE</a>, <a class="el" href="h7_2rcc_8h_source.html#l00421">RCC_HSI_BASE_FREQUENCY</a>, <a class="el" href="h7_2rcc_8h_source.html#l00439">RCC_PLL</a>, <a class="el" href="rcc_8c_source.html#l00107">rcc_set_and_enable_plls()</a>, <a class="el" href="h7_2rcc_8h_source.html#l00467">rcc_pll_config::smps_level</a>, <a class="el" href="h7_2rcc_8h_source.html#l00448">rcc_pll_config::sysclock_source</a>, and <a class="el" href="h7_2rcc_8h_source.html#l00465">rcc_pll_config::voltage_scale</a>.</p>
<div class="dynheader">
Here is the call graph for this function:</div>
<div class="dyncontent">
<div class="center"><img src="group__rcc__file_ga04d008adc6760dace915290ff884939f_cgraph.png" border="0" usemap="#agroup__rcc__file_ga04d008adc6760dace915290ff884939f_cgraph" alt=""/></div>
<map name="agroup__rcc__file_ga04d008adc6760dace915290ff884939f_cgraph" id="agroup__rcc__file_ga04d008adc6760dace915290ff884939f_cgraph">
<area shape="rect" title="Setup the base PLLs and clock domains for the STM32H7." alt="" coords="5,208,153,235"/>
<area shape="rect" href="group__flash__file.html#ga1b35f387b1aa45b20bccc40456cb33fc" title="Note carefully the clock restrictions under which the prefetch buffer may be set to disabled." alt="" coords="212,5,380,32"/>
<area shape="rect" href="group__flash__file.html#ga0f76604d23e55a997cef486d8f93c8f7" title="This buffer is used for instruction fetches and may or may not be enabled by default,..." alt="" coords="213,56,379,83"/>
<area shape="rect" href="group__flash__file.html#ga9347b16d27d64b79f507dc9cad8633b2" title="Set the Number of Wait States." alt="" coords="243,107,349,133"/>
<area shape="rect" href="group__pwr__peripheral__api.html#gaf95ea1bcfc487e86698c6f26d4d0d5ae" title="Set power system based on &quot;System Supply Configurations&quot; table in reference manual." alt="" coords="237,157,355,184"/>
<area shape="rect" href="group__pwr__peripheral__api.html#ga5c20c3e54554d82e05cf53cc02fba118" title="Set the voltage scaling/strength for the internal SMPS/LDO while running." alt="" coords="224,208,368,235"/>
<area shape="rect" href="rcc_8c.html#adc87fd087f2df70836404127309ca646" title=" " alt="" coords="201,360,391,387"/>
<area shape="rect" href="rcc_8c.html#a630093de9e3ce4aa2bc2c73c57202564" title=" " alt="" coords="201,259,391,285"/>
<area shape="rect" href="rcc_8c.html#abbaae415b4c2d5c52024506a032e943b" title=" " alt="" coords="201,309,391,336"/>
<area shape="rect" href="rcc_8c.html#ae1ea12188acdf5b45eccdf6b3348a1c6" title=" " alt="" coords="206,411,386,437"/>
<area shape="rect" href="group__pwr__peripheral__api.html#ga7471e54450434061de6beacc346b5b09" title="Set power subsystem to bypass all internal supplies." alt="" coords="453,5,623,32"/>
<area shape="rect" href="group__pwr__peripheral__api.html#ga3524ee938b8cf8efd7d5a3e0c1b905ec" title="Set power subsystem to utilize the LDO for CPU." alt="" coords="466,56,610,83"/>
<area shape="rect" href="group__pwr__peripheral__api.html#ga7f9890cbfa8e42a1244df0f6c25f9bdd" title="Specific STM32H742/43/50/53 Bypsass mode setting." alt="" coords="439,107,637,133"/>
<area shape="rect" href="group__pwr__peripheral__api.html#gad6a22a85591e4590c3a88c3caa45f9c3" title="Specific STM32H742/43/50/53 LDO mode setting." alt="" coords="451,157,625,184"/>
<area shape="rect" href="group__pwr__peripheral__api.html#ga9254443b998d8753b58e88b24765e88c" title="Set power subsystem to utilize the SMPS run through the LDO for CPU." alt="" coords="445,208,631,235"/>
<area shape="rect" href="group__rcc__file.html#ga90aa2b7801b2b42debc0536d38c5b07c" title="Enable Peripheral Clock in running mode." alt="" coords="447,259,629,285"/>
<area shape="rect" href="rcc_8c.html#a049ea41fdaf46cdfb5550c6fc68f64ef" title=" " alt="" coords="451,309,625,336"/>
<area shape="rect" href="rcc_8c.html#a4ac127a853061d54dcd5e78b3c22cf32" title=" " alt="" coords="441,360,635,387"/>
<area shape="rect" href="rcc_8c.html#affe76d20ab8835af58521511ae65f0af" title=" " alt="" coords="473,411,603,437"/>
</map>
</div>

</div>
</div>
<a id="ga1da5b4438995ed47de9e466ac770f5ca" name="ga1da5b4438995ed47de9e466ac770f5ca"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1da5b4438995ed47de9e466ac770f5ca">&#9670;&nbsp;</a></span>rcc_get_bus_clk_freq()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t rcc_get_bus_clk_freq </td>
          <td>(</td>
          <td class="paramtype">enum <a class="el" href="group__rcc__defines.html#gae4a437f71831d9914437e6723af664a0">rcc_clock_source</a>&#160;</td>
          <td class="paramname"><em>source</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Get the clock rate (in Hz) of the specified clock source. </p>
<p >There are numerous clock sources and configurations on the H7, so rates for each configured peripheral clock are aimed to be discoverd/calculated by this module such that the user does not need to know how the MCU is configured in order to utilize a peripheral clock. </p><dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">source</td><td>Clock source desired to be fetched. </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Clock rate in Hz for the specified clock. 0 if undefined or error. </dd></dl>

<p class="definition">Definition at line <a class="el" href="rcc_8c_source.html#l00234">234</a> of file <a class="el" href="rcc_8c_source.html">rcc.c</a>.</p>

<p class="reference">References <a class="el" href="assert_8h_source.html#l00102">cm3_assert_not_reached</a>, <a class="el" href="rcc_8c_source.html#l00016">HZ_PER_KHZ</a>, <a class="el" href="rcc_8c_source.html#l00015">HZ_PER_MHZ</a>, <a class="el" href="h7_2rcc_8h_source.html#l00431">RCC_AHBCLK</a>, <a class="el" href="h7_2rcc_8h_source.html#l00432">RCC_APB1CLK</a>, <a class="el" href="h7_2rcc_8h_source.html#l00433">RCC_APB2CLK</a>, <a class="el" href="h7_2rcc_8h_source.html#l00434">RCC_APB3CLK</a>, <a class="el" href="h7_2rcc_8h_source.html#l00435">RCC_APB4CLK</a>, <a class="el" href="rcc_8c.html#a1d605a980c7e61ee8d01c80af8d9221a">rcc_clock_tree</a>, <a class="el" href="h7_2rcc_8h_source.html#l00426">RCC_CPUCLK</a>, <a class="el" href="h7_2rcc_8h_source.html#l00057">RCC_D1CCIPR</a>, <a class="el" href="h7_2rcc_8h_source.html#l00343">RCC_D1CCIPR_CKPERSEL_HSE</a>, <a class="el" href="h7_2rcc_8h_source.html#l00341">RCC_D1CCIPR_CKPERSEL_HSI</a>, <a class="el" href="h7_2rcc_8h_source.html#l00347">RCC_D1CCIPR_CKPERSEL_MASK</a>, <a class="el" href="h7_2rcc_8h_source.html#l00346">RCC_D1CCIPR_CKPERSEL_SHIFT</a>, <a class="el" href="h7_2rcc_8h_source.html#l00430">RCC_HCLK3</a>, <a class="el" href="h7_2rcc_8h_source.html#l00421">RCC_HSI_BASE_FREQUENCY</a>, <a class="el" href="h7_2rcc_8h_source.html#l00428">RCC_PERCLK</a>, <a class="el" href="h7_2rcc_8h_source.html#l00427">RCC_SYSCLK</a>, and <a class="el" href="h7_2rcc_8h_source.html#l00429">RCC_SYSTICKCLK</a>.</p>

<p class="reference">Referenced by <a class="el" href="rcc_8c_source.html#l00320">rcc_get_spi_clk_freq()</a>.</p>
<div class="dynheader">
Here is the caller graph for this function:</div>
<div class="dyncontent">
<div class="center"><img src="group__rcc__file_ga1da5b4438995ed47de9e466ac770f5ca_icgraph.png" border="0" usemap="#agroup__rcc__file_ga1da5b4438995ed47de9e466ac770f5ca_icgraph" alt=""/></div>
<map name="agroup__rcc__file_ga1da5b4438995ed47de9e466ac770f5ca_icgraph" id="agroup__rcc__file_ga1da5b4438995ed47de9e466ac770f5ca_icgraph">
<area shape="rect" title="Get the clock rate (in Hz) of the specified clock source." alt="" coords="208,5,367,32"/>
<area shape="rect" href="group__rcc__file.html#ga2c23129221ec9e76e0d873215b1c7b57" title="Get the peripheral clock speed for the SPI device at base specified." alt="" coords="5,5,160,32"/>
</map>
</div>

</div>
</div>
<a id="gafbb1afb9546f939744d71f4bd6f537bf" name="gafbb1afb9546f939744d71f4bd6f537bf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafbb1afb9546f939744d71f4bd6f537bf">&#9670;&nbsp;</a></span>rcc_get_div_from_hpre()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint16_t rcc_get_div_from_hpre </td>
          <td>(</td>
          <td class="paramtype">uint8_t&#160;</td>
          <td class="paramname"><em>div_val</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>This will return the divisor 1/2/4/8/16/64/128/256/512 which is set as a 4-bit value, typically used for hpre and other prescalers. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">div_val</td><td>Masked and shifted divider value from register (e.g. RCC_CFGR) </td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="rcc__common__all_8c_source.html#l00260">260</a> of file <a class="el" href="rcc__common__all_8c_source.html">rcc_common_all.c</a>.</p>

</div>
</div>
<a id="ga007c351498884dc8ae377877b5875085" name="ga007c351498884dc8ae377877b5875085"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga007c351498884dc8ae377877b5875085">&#9670;&nbsp;</a></span>rcc_get_fdcan_clk_freq()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t rcc_get_fdcan_clk_freq </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>fdcan</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Get the peripheral clock speed for the FDCAN device at base specified. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">fdcan</td><td>Base address of FDCAN to get clock frequency for (e.g. FDCAN1_BASE). </td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="rcc_8c_source.html#l00355">355</a> of file <a class="el" href="rcc_8c_source.html">rcc.c</a>.</p>

<p class="reference">References <a class="el" href="rcc_8c_source.html#l00016">HZ_PER_KHZ</a>, <a class="el" href="rcc_8c_source.html#l00015">HZ_PER_MHZ</a>, <a class="el" href="rcc_8c.html#a1d605a980c7e61ee8d01c80af8d9221a">rcc_clock_tree</a>, <a class="el" href="h7_2rcc_8h_source.html#l00058">RCC_D2CCIP1R</a>, <a class="el" href="h7_2rcc_8h_source.html#l00366">RCC_D2CCIP1R_FDCANSEL_HSE</a>, <a class="el" href="h7_2rcc_8h_source.html#l00351">RCC_D2CCIP1R_FDCANSEL_MASK</a>, <a class="el" href="h7_2rcc_8h_source.html#l00367">RCC_D2CCIP1R_FDCANSEL_PLL1Q</a>, <a class="el" href="h7_2rcc_8h_source.html#l00368">RCC_D2CCIP1R_FDCANSEL_PLL2Q</a>, and <a class="el" href="h7_2rcc_8h_source.html#l00350">RCC_D2CCIP1R_FDCANSEL_SHIFT</a>.</p>

</div>
</div>
<a id="ga92fb456350d70bbc116063113995b2eb" name="ga92fb456350d70bbc116063113995b2eb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga92fb456350d70bbc116063113995b2eb">&#9670;&nbsp;</a></span>rcc_get_i2c_clk_freq()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t rcc_get_i2c_clk_freq </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>i2c</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Get the peripheral clock speed for the I2C device at base specified. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">i2c</td><td>Base address of I2C to get clock frequency for (e.g. I2C1_BASE). </td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="rcc_8c_source.html#l00309">309</a> of file <a class="el" href="rcc_8c_source.html">rcc.c</a>.</p>

<p class="reference">References <a class="el" href="rcc_8c_source.html#l00015">HZ_PER_MHZ</a>, <a class="el" href="stm32_2h7_2memorymap_8h_source.html#l00068">I2C4_BASE</a>, and <a class="el" href="rcc_8c.html#a1d605a980c7e61ee8d01c80af8d9221a">rcc_clock_tree</a>.</p>

</div>
</div>
<a id="ga2c23129221ec9e76e0d873215b1c7b57" name="ga2c23129221ec9e76e0d873215b1c7b57"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2c23129221ec9e76e0d873215b1c7b57">&#9670;&nbsp;</a></span>rcc_get_spi_clk_freq()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t rcc_get_spi_clk_freq </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>spi</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Get the peripheral clock speed for the SPI device at base specified. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">spi</td><td>Base address of SPI device to get clock frequency for (e.g. SPI1_BASE). </td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="rcc_8c_source.html#l00320">320</a> of file <a class="el" href="rcc_8c_source.html">rcc.c</a>.</p>

<p class="reference">References <a class="el" href="rcc_8c_source.html#l00016">HZ_PER_KHZ</a>, <a class="el" href="rcc_8c_source.html#l00015">HZ_PER_MHZ</a>, <a class="el" href="rcc_8c.html#a1d605a980c7e61ee8d01c80af8d9221a">rcc_clock_tree</a>, <a class="el" href="h7_2rcc_8h_source.html#l00058">RCC_D2CCIP1R</a>, <a class="el" href="h7_2rcc_8h_source.html#l00357">RCC_D2CCIP1R_SPI123SEL_MASK</a>, <a class="el" href="h7_2rcc_8h_source.html#l00385">RCC_D2CCIP1R_SPI123SEL_PERCK</a>, <a class="el" href="h7_2rcc_8h_source.html#l00381">RCC_D2CCIP1R_SPI123SEL_PLL1Q</a>, <a class="el" href="h7_2rcc_8h_source.html#l00382">RCC_D2CCIP1R_SPI123SEL_PLL2P</a>, <a class="el" href="h7_2rcc_8h_source.html#l00383">RCC_D2CCIP1R_SPI123SEL_PLL3P</a>, <a class="el" href="h7_2rcc_8h_source.html#l00356">RCC_D2CCIP1R_SPI123SEL_SHIFT</a>, <a class="el" href="h7_2rcc_8h_source.html#l00375">RCC_D2CCIP1R_SPI45SEL_APB4</a>, <a class="el" href="h7_2rcc_8h_source.html#l00380">RCC_D2CCIP1R_SPI45SEL_HSE</a>, <a class="el" href="h7_2rcc_8h_source.html#l00378">RCC_D2CCIP1R_SPI45SEL_HSI</a>, <a class="el" href="h7_2rcc_8h_source.html#l00355">RCC_D2CCIP1R_SPI45SEL_MASK</a>, <a class="el" href="h7_2rcc_8h_source.html#l00376">RCC_D2CCIP1R_SPI45SEL_PLL2Q</a>, <a class="el" href="h7_2rcc_8h_source.html#l00377">RCC_D2CCIP1R_SPI45SEL_PLL3Q</a>, <a class="el" href="h7_2rcc_8h_source.html#l00354">RCC_D2CCIP1R_SPI45SEL_SHIFT</a>, <a class="el" href="rcc_8c_source.html#l00234">rcc_get_bus_clk_freq()</a>, <a class="el" href="h7_2rcc_8h_source.html#l00421">RCC_HSI_BASE_FREQUENCY</a>, <a class="el" href="h7_2rcc_8h_source.html#l00428">RCC_PERCLK</a>, <a class="el" href="stm32_2h7_2memorymap_8h_source.html#l00117">SPI4_BASE</a>, and <a class="el" href="stm32_2h7_2memorymap_8h_source.html#l00113">SPI5_BASE</a>.</p>
<div class="dynheader">
Here is the call graph for this function:</div>
<div class="dyncontent">
<div class="center"><img src="group__rcc__file_ga2c23129221ec9e76e0d873215b1c7b57_cgraph.png" border="0" usemap="#agroup__rcc__file_ga2c23129221ec9e76e0d873215b1c7b57_cgraph" alt=""/></div>
<map name="agroup__rcc__file_ga2c23129221ec9e76e0d873215b1c7b57_cgraph" id="agroup__rcc__file_ga2c23129221ec9e76e0d873215b1c7b57_cgraph">
<area shape="rect" title="Get the peripheral clock speed for the SPI device at base specified." alt="" coords="5,5,160,32"/>
<area shape="rect" href="group__rcc__file.html#ga1da5b4438995ed47de9e466ac770f5ca" title="Get the clock rate (in Hz) of the specified clock source." alt="" coords="208,5,367,32"/>
</map>
</div>

</div>
</div>
<a id="ga31e9d235ff78a3228bbf5e8b6a2de212" name="ga31e9d235ff78a3228bbf5e8b6a2de212"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga31e9d235ff78a3228bbf5e8b6a2de212">&#9670;&nbsp;</a></span>rcc_get_timer_clk_freq()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t rcc_get_timer_clk_freq </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>timer</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Get the peripheral clock speed for the Timer at base specified. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">timer</td><td>Base address of TIMER to get clock frequency for (e.g. TIM1_BASE). </td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="rcc_8c_source.html#l00297">297</a> of file <a class="el" href="rcc_8c_source.html">rcc.c</a>.</p>

<p class="reference">References <a class="el" href="stm32_2h7_2memorymap_8h_source.html#l00108">HRTIM_BASE</a>, <a class="el" href="rcc_8c_source.html#l00015">HZ_PER_MHZ</a>, <a class="el" href="stm32_2h7_2memorymap_8h_source.html#l00067">LPTIM2_BASE</a>, <a class="el" href="stm32_2h7_2memorymap_8h_source.html#l00064">LPTIM5_BASE</a>, <a class="el" href="rcc_8c.html#a1d605a980c7e61ee8d01c80af8d9221a">rcc_clock_tree</a>, and <a class="el" href="stm32_2h7_2memorymap_8h_source.html#l00122">TIM1_BASE</a>.</p>

</div>
</div>
<a id="ga3cfb3913707f5712833346ea2e6d4ba2" name="ga3cfb3913707f5712833346ea2e6d4ba2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3cfb3913707f5712833346ea2e6d4ba2">&#9670;&nbsp;</a></span>rcc_get_usart_clk_freq()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t rcc_get_usart_clk_freq </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>usart</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Get the peripheral clock speed for the USART at base specified. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">usart</td><td>Base address of USART to get clock frequency for (e.g. USART1_BASE). </td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="rcc_8c_source.html#l00268">268</a> of file <a class="el" href="rcc_8c_source.html">rcc.c</a>.</p>

<p class="reference">References <a class="el" href="assert_8h_source.html#l00102">cm3_assert_not_reached</a>, <a class="el" href="rcc_8c_source.html#l00015">HZ_PER_MHZ</a>, <a class="el" href="rcc_8c.html#a1d605a980c7e61ee8d01c80af8d9221a">rcc_clock_tree</a>, <a class="el" href="h7_2rcc_8h_source.html#l00059">RCC_D2CCIP2R</a>, <a class="el" href="h7_2rcc_8h_source.html#l00399">RCC_D2CCIP2R_USART16SEL_SHIFT</a>, <a class="el" href="h7_2rcc_8h_source.html#l00400">RCC_D2CCIP2R_USART234578SEL_SHIFT</a>, <a class="el" href="h7_2rcc_8h_source.html#l00416">RCC_D2CCIP2R_USARTSEL_CSI</a>, <a class="el" href="h7_2rcc_8h_source.html#l00415">RCC_D2CCIP2R_USARTSEL_HSI</a>, <a class="el" href="h7_2rcc_8h_source.html#l00417">RCC_D2CCIP2R_USARTSEL_LSE</a>, <a class="el" href="h7_2rcc_8h_source.html#l00401">RCC_D2CCIP2R_USARTSEL_MASK</a>, <a class="el" href="h7_2rcc_8h_source.html#l00412">RCC_D2CCIP2R_USARTSEL_PCLK</a>, <a class="el" href="h7_2rcc_8h_source.html#l00413">RCC_D2CCIP2R_USARTSEL_PLL2Q</a>, <a class="el" href="h7_2rcc_8h_source.html#l00414">RCC_D2CCIP2R_USARTSEL_PLL3Q</a>, <a class="el" href="h7_2rcc_8h_source.html#l00421">RCC_HSI_BASE_FREQUENCY</a>, <a class="el" href="stm32_2h7_2memorymap_8h_source.html#l00120">USART1_BASE</a>, and <a class="el" href="stm32_2h7_2memorymap_8h_source.html#l00119">USART6_BASE</a>.</p>

<p class="reference">Referenced by <a class="el" href="usart__common__all_8c_source.html#l00053">usart_set_baudrate()</a>.</p>
<div class="dynheader">
Here is the caller graph for this function:</div>
<div class="dyncontent">
<div class="center"><img src="group__rcc__file_ga3cfb3913707f5712833346ea2e6d4ba2_icgraph.png" border="0" usemap="#agroup__rcc__file_ga3cfb3913707f5712833346ea2e6d4ba2_icgraph" alt=""/></div>
<map name="agroup__rcc__file_ga3cfb3913707f5712833346ea2e6d4ba2_icgraph" id="agroup__rcc__file_ga3cfb3913707f5712833346ea2e6d4ba2_icgraph">
<area shape="rect" title="Get the peripheral clock speed for the USART at base specified." alt="" coords="200,5,368,32"/>
<area shape="rect" href="group__usart__file.html#ga848295ffaf99550cf92d77dbcf15d416" title="USART Set Baudrate." alt="" coords="5,5,152,32"/>
</map>
</div>

</div>
</div>
<a id="ga5fbe4bc4ca1447fff06e4490f655367e" name="ga5fbe4bc4ca1447fff06e4490f655367e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5fbe4bc4ca1447fff06e4490f655367e">&#9670;&nbsp;</a></span>rcc_osc_bypass_disable()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void rcc_osc_bypass_disable </td>
          <td>(</td>
          <td class="paramtype">enum <a class="el" href="group__rcc__defines.html#ga68c2b48bd51903ccf423c86458194354">rcc_osc</a>&#160;</td>
          <td class="paramname"><em>osc</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>RCC Disable Bypass. </p>
<p >Re-enable the internal clock (high speed and low speed clocks only). The internal clock must be disabled (see rcc_osc_off) for this to have effect. </p><dl class="section note"><dt>Note</dt><dd>The LSE clock is in the backup domain and cannot have bypass removed until the backup domain write protection has been removed (see pwr_disable_backup_domain_write_protect) or the backup domain has been reset (see rcc_backupdomain_reset). </dd></dl>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">osc</td><td>Oscillator ID. Only HSE and LSE have effect. </td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="rcc__common__all_8c_source.html#l00238">238</a> of file <a class="el" href="rcc__common__all_8c_source.html">rcc_common_all.c</a>.</p>

<p class="reference">References <a class="el" href="h7_2rcc_8h_source.html#l00087">RCC_BDCR</a>, <a class="el" href="h7_2rcc_8h_source.html#l00037">RCC_CR</a>, <a class="el" href="h7_2rcc_8h_source.html#l00088">RCC_CSR</a>, <a class="el" href="h7_2rcc_8h_source.html#l00440">RCC_HSE</a>, and <a class="el" href="h7_2rcc_8h_source.html#l00442">RCC_LSE</a>.</p>

</div>
</div>
<a id="ga3bccfeb2f4364e18997cbd88e2476270" name="ga3bccfeb2f4364e18997cbd88e2476270"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3bccfeb2f4364e18997cbd88e2476270">&#9670;&nbsp;</a></span>rcc_osc_bypass_enable()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void rcc_osc_bypass_enable </td>
          <td>(</td>
          <td class="paramtype">enum <a class="el" href="group__rcc__defines.html#ga68c2b48bd51903ccf423c86458194354">rcc_osc</a>&#160;</td>
          <td class="paramname"><em>osc</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>RCC Enable Bypass. </p>
<p >Enable an external clock to bypass the internal clock (high speed and low speed clocks only). The external clock must be enabled (see rcc_osc_on) and the internal clock must be disabled (see rcc_osc_off) for this to have effect. </p><dl class="section note"><dt>Note</dt><dd>The LSE clock is in the backup domain and cannot be bypassed until the backup domain write protection has been removed (see pwr_disable_backup_domain_write_protect). </dd></dl>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">osc</td><td>Oscillator ID. Only HSE and LSE have effect. </td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="rcc__common__all_8c_source.html#l00208">208</a> of file <a class="el" href="rcc__common__all_8c_source.html">rcc_common_all.c</a>.</p>

<p class="reference">References <a class="el" href="h7_2rcc_8h_source.html#l00087">RCC_BDCR</a>, <a class="el" href="h7_2rcc_8h_source.html#l00326">RCC_BDCR_LSEBYP</a>, <a class="el" href="h7_2rcc_8h_source.html#l00037">RCC_CR</a>, <a class="el" href="h7_2rcc_8h_source.html#l00106">RCC_CR_HSEBYP</a>, <a class="el" href="h7_2rcc_8h_source.html#l00088">RCC_CSR</a>, <a class="el" href="h7_2rcc_8h_source.html#l00440">RCC_HSE</a>, and <a class="el" href="h7_2rcc_8h_source.html#l00442">RCC_LSE</a>.</p>

</div>
</div>
<a id="ga87325ef1019f246cd84ba8aa73100721" name="ga87325ef1019f246cd84ba8aa73100721"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga87325ef1019f246cd84ba8aa73100721">&#9670;&nbsp;</a></span>rcc_periph_clock_disable()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void rcc_periph_clock_disable </td>
          <td>(</td>
          <td class="paramtype">enum <a class="el" href="group__rcc__defines.html#ga54c7db24941f636ee238833c481ada48">rcc_periph_clken</a>&#160;</td>
          <td class="paramname"><em>clken</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Disable Peripheral Clock in running mode. </p>
<p >Disable the clock on particular peripheral.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">clken</td><td>rcc_periph_clken Peripheral RCC</td></tr>
  </table>
  </dd>
</dl>
<p>For available constants, see <a class="el" href="group__rcc__defines.html#ga54c7db24941f636ee238833c481ada48">rcc_periph_clken</a> (RCC_UART1 for example) </p>

<p class="definition">Definition at line <a class="el" href="rcc__common__all_8c_source.html#l00139">139</a> of file <a class="el" href="rcc__common__all_8c_source.html">rcc_common_all.c</a>.</p>

<p class="reference">References <a class="el" href="rcc__common__all_8c_source.html#l00116">_RCC_REG</a>.</p>

</div>
</div>
<a id="ga90aa2b7801b2b42debc0536d38c5b07c" name="ga90aa2b7801b2b42debc0536d38c5b07c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga90aa2b7801b2b42debc0536d38c5b07c">&#9670;&nbsp;</a></span>rcc_periph_clock_enable()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void rcc_periph_clock_enable </td>
          <td>(</td>
          <td class="paramtype">enum <a class="el" href="group__rcc__defines.html#ga54c7db24941f636ee238833c481ada48">rcc_periph_clken</a>&#160;</td>
          <td class="paramname"><em>clken</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Enable Peripheral Clock in running mode. </p>
<p >Enable the clock on particular peripheral.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">clken</td><td>rcc_periph_clken Peripheral RCC</td></tr>
  </table>
  </dd>
</dl>
<p>For available constants, see <a class="el" href="group__rcc__defines.html#ga54c7db24941f636ee238833c481ada48">rcc_periph_clken</a> (RCC_UART1 for example) </p>

<p class="definition">Definition at line <a class="el" href="rcc__common__all_8c_source.html#l00127">127</a> of file <a class="el" href="rcc__common__all_8c_source.html">rcc_common_all.c</a>.</p>

<p class="reference">References <a class="el" href="rcc__common__all_8c_source.html#l00117">_RCC_BIT</a>, and <a class="el" href="rcc__common__all_8c_source.html#l00116">_RCC_REG</a>.</p>

<p class="reference">Referenced by <a class="el" href="pwr_8c_source.html#l00117">pwr_set_vos_scale()</a>.</p>
<div class="dynheader">
Here is the caller graph for this function:</div>
<div class="dyncontent">
<div class="center"><img src="group__rcc__file_ga90aa2b7801b2b42debc0536d38c5b07c_icgraph.png" border="0" usemap="#agroup__rcc__file_ga90aa2b7801b2b42debc0536d38c5b07c_icgraph" alt=""/></div>
<map name="agroup__rcc__file_ga90aa2b7801b2b42debc0536d38c5b07c_icgraph" id="agroup__rcc__file_ga90aa2b7801b2b42debc0536d38c5b07c_icgraph">
<area shape="rect" title="Enable Peripheral Clock in running mode." alt="" coords="393,5,575,32"/>
<area shape="rect" href="group__pwr__peripheral__api.html#ga5c20c3e54554d82e05cf53cc02fba118" title="Set the voltage scaling/strength for the internal SMPS/LDO while running." alt="" coords="201,5,345,32"/>
<area shape="rect" href="group__rcc__file.html#ga04d008adc6760dace915290ff884939f" title="Setup the base PLLs and clock domains for the STM32H7." alt="" coords="5,5,153,32"/>
</map>
</div>

</div>
</div>
<a id="ga6f3e2843e5d017717da66599ccc5daef" name="ga6f3e2843e5d017717da66599ccc5daef"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6f3e2843e5d017717da66599ccc5daef">&#9670;&nbsp;</a></span>rcc_periph_reset_hold()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void rcc_periph_reset_hold </td>
          <td>(</td>
          <td class="paramtype">enum <a class="el" href="group__rcc__defines.html#ga4bd6185a4613aaa3ee5447c3d86ba718">rcc_periph_rst</a>&#160;</td>
          <td class="paramname"><em>rst</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Reset Peripheral, hold. </p>
<p >Reset particular peripheral, and hold in reset state.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">rst</td><td>rcc_periph_rst Peripheral reset</td></tr>
  </table>
  </dd>
</dl>
<p>For available constants, see <a class="el" href="group__rcc__defines.html#ga4bd6185a4613aaa3ee5447c3d86ba718">rcc_periph_rst</a> (RST_UART1 for example) </p>

<p class="definition">Definition at line <a class="el" href="rcc__common__all_8c_source.html#l00166">166</a> of file <a class="el" href="rcc__common__all_8c_source.html">rcc_common_all.c</a>.</p>

<p class="reference">References <a class="el" href="rcc__common__all_8c_source.html#l00117">_RCC_BIT</a>, and <a class="el" href="rcc__common__all_8c_source.html#l00116">_RCC_REG</a>.</p>

</div>
</div>
<a id="gae8846a0bf49a46bcdc10a412bc69ee58" name="gae8846a0bf49a46bcdc10a412bc69ee58"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae8846a0bf49a46bcdc10a412bc69ee58">&#9670;&nbsp;</a></span>rcc_periph_reset_pulse()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void rcc_periph_reset_pulse </td>
          <td>(</td>
          <td class="paramtype">enum <a class="el" href="group__rcc__defines.html#ga4bd6185a4613aaa3ee5447c3d86ba718">rcc_periph_rst</a>&#160;</td>
          <td class="paramname"><em>rst</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Reset Peripheral, pulsed. </p>
<p >Reset particular peripheral, and restore to working state.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">rst</td><td>rcc_periph_rst Peripheral reset</td></tr>
  </table>
  </dd>
</dl>
<p>For available constants, see <a class="el" href="group__rcc__defines.html#ga4bd6185a4613aaa3ee5447c3d86ba718">rcc_periph_rst</a> (RST_UART1 for example) </p>

<p class="definition">Definition at line <a class="el" href="rcc__common__all_8c_source.html#l00152">152</a> of file <a class="el" href="rcc__common__all_8c_source.html">rcc_common_all.c</a>.</p>

<p class="reference">References <a class="el" href="rcc__common__all_8c_source.html#l00117">_RCC_BIT</a>, and <a class="el" href="rcc__common__all_8c_source.html#l00116">_RCC_REG</a>.</p>

</div>
</div>
<a id="ga08aceecc3bebdf33119e8d7daf58b573" name="ga08aceecc3bebdf33119e8d7daf58b573"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga08aceecc3bebdf33119e8d7daf58b573">&#9670;&nbsp;</a></span>rcc_periph_reset_release()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void rcc_periph_reset_release </td>
          <td>(</td>
          <td class="paramtype">enum <a class="el" href="group__rcc__defines.html#ga4bd6185a4613aaa3ee5447c3d86ba718">rcc_periph_rst</a>&#160;</td>
          <td class="paramname"><em>rst</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Reset Peripheral, release. </p>
<p >Restore peripheral from reset state to working state.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">rst</td><td>rcc_periph_rst Peripheral reset</td></tr>
  </table>
  </dd>
</dl>
<p>For available constants, see <a class="el" href="group__rcc__defines.html#ga4bd6185a4613aaa3ee5447c3d86ba718">rcc_periph_rst</a> (RST_UART1 for example) </p>

<p class="definition">Definition at line <a class="el" href="rcc__common__all_8c_source.html#l00179">179</a> of file <a class="el" href="rcc__common__all_8c_source.html">rcc_common_all.c</a>.</p>

<p class="reference">References <a class="el" href="rcc__common__all_8c_source.html#l00116">_RCC_REG</a>.</p>

</div>
</div>
<a id="gabb1b312c6db8db25447460742dcdb566" name="gabb1b312c6db8db25447460742dcdb566"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabb1b312c6db8db25447460742dcdb566">&#9670;&nbsp;</a></span>rcc_peripheral_clear_reset()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void rcc_peripheral_clear_reset </td>
          <td>(</td>
          <td class="paramtype">volatile uint32_t *&#160;</td>
          <td class="paramname"><em>reg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>clear_reset</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>RCC Remove Reset on Peripherals. </p>
<p >Remove the reset on particular peripherals. There are three registers involved, each one controlling reset of peripherals associated with the AHB, APB1 and APB2 respectively. Several peripherals could have the reset removed simultaneously <em>only if they are controlled by the same register</em>. </p><dl class="section see"><dt>See also</dt><dd><a class="el" href="group__rcc__file.html#ga08aceecc3bebdf33119e8d7daf58b573" title="Reset Peripheral, release.">rcc_periph_reset_release</a> for a less error prone version, if you only need to unreset a single peripheral. </dd>
<dd>
<a class="el" href="group__rcc__file.html#gae8846a0bf49a46bcdc10a412bc69ee58" title="Reset Peripheral, pulsed.">rcc_periph_reset_pulse</a> if you are only going to toggle reset anyway.</dd></dl>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">*reg</td><td>Unsigned int32. Pointer to a Reset Register (either RCC_AHBENR, RCC_APB1ENR or RCC_APB2ENR) </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">clear_reset</td><td>Unsigned int32. Logical OR of all resets to be removed: <ul>
<li>If register is RCC_AHBRSTR, from rcc_ahbrstr_rst </li>
<li>If register is RCC_APB1RSTR, from rcc_apb1rstr_rst </li>
<li>If register is RCC_APB2RSTR, from rcc_apb2rstr_rst </li>
</ul>
</td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="rcc__common__all_8c_source.html#l00111">111</a> of file <a class="el" href="rcc__common__all_8c_source.html">rcc_common_all.c</a>.</p>

</div>
</div>
<a id="gaf9fddc20e14204db6d4a4a54132d191b" name="gaf9fddc20e14204db6d4a4a54132d191b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf9fddc20e14204db6d4a4a54132d191b">&#9670;&nbsp;</a></span>rcc_peripheral_disable_clock()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void rcc_peripheral_disable_clock </td>
          <td>(</td>
          <td class="paramtype">volatile uint32_t *&#160;</td>
          <td class="paramname"><em>reg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>en</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>RCC Disable Peripheral Clocks. </p>
<p >Disable the clock on particular peripherals. There are three registers involved, each one controlling the enabling of clocks associated with the AHB, APB1 and APB2 respectively. Several peripherals could be disabled simultaneously <em>only if they are controlled by the same register</em>. </p><dl class="section see"><dt>See also</dt><dd><a class="el" href="group__rcc__file.html#ga87325ef1019f246cd84ba8aa73100721" title="Disable Peripheral Clock in running mode.">rcc_periph_clock_disable</a> for a less error prone version, if you only need to disable a single peripheral.</dd></dl>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">*reg</td><td>Unsigned int32. Pointer to a Clock Enable Register (either RCC_AHBENR, RCC_APB1ENR or RCC_APB2ENR) </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">en</td><td>Unsigned int32. Logical OR of all enables to be used for disabling. <ul>
<li>If register is RCC_AHBENR, from rcc_ahbenr_en </li>
<li>If register is RCC_APB1ENR, from rcc_apb1enr_en </li>
<li>If register is RCC_APB2ENR, from rcc_apb2enr_en </li>
</ul>
</td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="rcc__common__all_8c_source.html#l00066">66</a> of file <a class="el" href="rcc__common__all_8c_source.html">rcc_common_all.c</a>.</p>

</div>
</div>
<a id="gaaf3dd53c1ced02082fce0076976547a8" name="gaaf3dd53c1ced02082fce0076976547a8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaaf3dd53c1ced02082fce0076976547a8">&#9670;&nbsp;</a></span>rcc_peripheral_enable_clock()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void rcc_peripheral_enable_clock </td>
          <td>(</td>
          <td class="paramtype">volatile uint32_t *&#160;</td>
          <td class="paramname"><em>reg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>en</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>RCC Enable Peripheral Clocks. </p>
<p >Enable the clock on particular peripherals. There are three registers involved, each one controlling the enabling of clocks associated with the AHB, APB1 and APB2 respectively. Several peripherals could be enabled simultaneously <em>only if they are controlled by the same register</em>. </p><dl class="section see"><dt>See also</dt><dd><a class="el" href="group__rcc__file.html#ga90aa2b7801b2b42debc0536d38c5b07c" title="Enable Peripheral Clock in running mode.">rcc_periph_clock_enable</a> for a less error prone version, if you only need to enable a single peripheral.</dd></dl>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">*reg</td><td>Unsigned int32. Pointer to a Clock Enable Register (either RCC_AHBENR, RCC_APB1ENR or RCC_APB2ENR)</td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">en</td><td>Unsigned int32. Logical OR of all enables to be set <ul>
<li>If register is RCC_AHBENR, from rcc_ahbenr_en </li>
<li>If register is RCC_APB1ENR, from rcc_apb1enr_en </li>
<li>If register is RCC_APB2ENR, from rcc_apb2enr_en </li>
</ul>
</td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="rcc__common__all_8c_source.html#l00044">44</a> of file <a class="el" href="rcc__common__all_8c_source.html">rcc_common_all.c</a>.</p>

</div>
</div>
<a id="ga3779f1460275e6788f706c61d7f77205" name="ga3779f1460275e6788f706c61d7f77205"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3779f1460275e6788f706c61d7f77205">&#9670;&nbsp;</a></span>rcc_peripheral_reset()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void rcc_peripheral_reset </td>
          <td>(</td>
          <td class="paramtype">volatile uint32_t *&#160;</td>
          <td class="paramname"><em>reg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>reset</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>RCC Reset Peripherals. </p>
<p >Reset particular peripherals. There are three registers involved, each one controlling reset of peripherals associated with the AHB, APB1 and APB2 respectively. Several peripherals could be reset simultaneously <em>only if they are controlled by the same register</em>. </p><dl class="section see"><dt>See also</dt><dd><a class="el" href="group__rcc__file.html#ga6f3e2843e5d017717da66599ccc5daef" title="Reset Peripheral, hold.">rcc_periph_reset_hold</a> for a less error prone version, if you only need to reset a single peripheral. </dd>
<dd>
<a class="el" href="group__rcc__file.html#gae8846a0bf49a46bcdc10a412bc69ee58" title="Reset Peripheral, pulsed.">rcc_periph_reset_pulse</a> if you are only going to toggle reset anyway.</dd></dl>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">*reg</td><td>Unsigned int32. Pointer to a Reset Register (either RCC_AHBENR, RCC_APB1ENR or RCC_APB2ENR) </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">reset</td><td>Unsigned int32. Logical OR of all resets. <ul>
<li>If register is RCC_AHBRSTR, from rcc_ahbrstr_rst </li>
<li>If register is RCC_APB1RSTR, from rcc_apb1rstr_rst </li>
<li>If register is RCC_APB2RSTR, from rcc_apb2rstr_rst </li>
</ul>
</td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="rcc__common__all_8c_source.html#l00088">88</a> of file <a class="el" href="rcc__common__all_8c_source.html">rcc_common_all.c</a>.</p>

</div>
</div>
<a id="ga446f15152366e5396af3e800efd494c5" name="ga446f15152366e5396af3e800efd494c5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga446f15152366e5396af3e800efd494c5">&#9670;&nbsp;</a></span>rcc_set_fdcan_clksel()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void rcc_set_fdcan_clksel </td>
          <td>(</td>
          <td class="paramtype">uint8_t&#160;</td>
          <td class="paramname"><em>clksel</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Set the clock select for the FDCAN devices. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">clksel</td><td>Clock source to configure for, <a class="el" href="group__rcc__d2ccip1r__values.html">RCC_D2CCIP1R Values</a> appropriate for the FDCAN peripherals, eg RCC_D2CCIP1R_FDCANSEL_XXX </td></tr>
  </table>
  </dd>
</dl>
<dl class="section see"><dt>See also</dt><dd><a class="el" href="group__rcc__file.html#gad2de9e4e169c32a8f458cbe7bb27c519" title="Set the clksel value for the specified peripheral.">rcc_set_peripheral_clk_sel</a> for equivalent generic functionality </dd></dl>

<p class="definition">Definition at line <a class="el" href="rcc_8c_source.html#l00427">427</a> of file <a class="el" href="rcc_8c_source.html">rcc.c</a>.</p>

<p class="reference">References <a class="el" href="h7_2rcc_8h_source.html#l00058">RCC_D2CCIP1R</a>, <a class="el" href="h7_2rcc_8h_source.html#l00351">RCC_D2CCIP1R_FDCANSEL_MASK</a>, and <a class="el" href="h7_2rcc_8h_source.html#l00350">RCC_D2CCIP1R_FDCANSEL_SHIFT</a>.</p>

</div>
</div>
<a id="gaccfc4aa94152abb68e0d5ad473adbf53" name="gaccfc4aa94152abb68e0d5ad473adbf53"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaccfc4aa94152abb68e0d5ad473adbf53">&#9670;&nbsp;</a></span>rcc_set_mco()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void rcc_set_mco </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>mcosrc</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Select the source of Microcontroller Clock Output. </p>
<p >Exact sources available depend on your target. On devices with multiple MCO pins, this function controls MCO1</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">mcosrc</td><td>the unshifted source bits </td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="rcc__common__all_8c_source.html#l00191">191</a> of file <a class="el" href="rcc__common__all_8c_source.html">rcc_common_all.c</a>.</p>

<p class="reference">References <a class="el" href="h7_2rcc_8h_source.html#l00042">RCC_CFGR</a>, <a class="el" href="h7_2rcc_8h_source.html#l00159">RCC_CFGR_MCO_MASK</a>, and <a class="el" href="h7_2rcc_8h_source.html#l00158">RCC_CFGR_MCO_SHIFT</a>.</p>

</div>
</div>
<a id="gad2de9e4e169c32a8f458cbe7bb27c519" name="gad2de9e4e169c32a8f458cbe7bb27c519"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad2de9e4e169c32a8f458cbe7bb27c519">&#9670;&nbsp;</a></span>rcc_set_peripheral_clk_sel()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void rcc_set_peripheral_clk_sel </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>periph</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>clksel</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Set the clksel value for the specified peripheral. </p>
<p >This code will determine the appropriate register, shift and mask values to apply to the selection to and set the values appropriately.</p>
<p >Peripheral specific clksels functions are also available, eg rcc_set_&lt;periph&gt;_clksel. These provide the same functionality, you only need one of them. for instance <a class="el" href="group__rcc__file.html#ga446f15152366e5396af3e800efd494c5">rcc_set_fdcan_clksel</a> or <a class="el" href="group__rcc__file.html#ga5c39d35d5c51cca0ac9a0a211a43680e">rcc_set_spi123_clksel</a> </p><dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">periph</td><td>Base address of the peripheral to set the clock sel for </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">clksel</td><td>Raw, unshifted selection value for the clock, depending on peripheral, see <a class="el" href="group__rcc__d1ccipr__values.html">RCC_D1CCIP1R Values</a> or <a class="el" href="group__rcc__d2ccip1r__values.html">RCC_D2CCIP1R Values</a> or <a class="el" href="group__rcc__d2ccip2r__values.html">RCC_D2CCIP2R Values</a> </td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="rcc_8c_source.html#l00370">370</a> of file <a class="el" href="rcc_8c_source.html">rcc.c</a>.</p>

<p class="reference">References <a class="el" href="assert_8h_source.html#l00102">cm3_assert_not_reached</a>, <a class="el" href="stm32_2h7_2memorymap_8h_source.html#l00128">FDCAN1_BASE</a>, <a class="el" href="stm32_2h7_2memorymap_8h_source.html#l00127">FDCAN2_BASE</a>, <a class="el" href="h7_2rcc_8h_source.html#l00058">RCC_D2CCIP1R</a>, <a class="el" href="h7_2rcc_8h_source.html#l00351">RCC_D2CCIP1R_FDCANSEL_MASK</a>, <a class="el" href="h7_2rcc_8h_source.html#l00350">RCC_D2CCIP1R_FDCANSEL_SHIFT</a>, <a class="el" href="h7_2rcc_8h_source.html#l00357">RCC_D2CCIP1R_SPI123SEL_MASK</a>, <a class="el" href="h7_2rcc_8h_source.html#l00356">RCC_D2CCIP1R_SPI123SEL_SHIFT</a>, <a class="el" href="h7_2rcc_8h_source.html#l00355">RCC_D2CCIP1R_SPI45SEL_MASK</a>, <a class="el" href="h7_2rcc_8h_source.html#l00354">RCC_D2CCIP1R_SPI45SEL_SHIFT</a>, <a class="el" href="h7_2rcc_8h_source.html#l00059">RCC_D2CCIP2R</a>, <a class="el" href="h7_2rcc_8h_source.html#l00397">RCC_D2CCIP2R_RNGSEL_MASK</a>, <a class="el" href="h7_2rcc_8h_source.html#l00398">RCC_D2CCIP2R_RNGSEL_SHIFT</a>, <a class="el" href="h7_2rcc_8h_source.html#l00399">RCC_D2CCIP2R_USART16SEL_SHIFT</a>, <a class="el" href="h7_2rcc_8h_source.html#l00400">RCC_D2CCIP2R_USART234578SEL_SHIFT</a>, <a class="el" href="h7_2rcc_8h_source.html#l00401">RCC_D2CCIP2R_USARTSEL_MASK</a>, <a class="el" href="stm32_2h7_2memorymap_8h_source.html#l00093">RNG_BASE</a>, <a class="el" href="stm32_2h7_2memorymap_8h_source.html#l00118">SPI1_BASE</a>, <a class="el" href="stm32_2h7_2memorymap_8h_source.html#l00146">SPI2_BASE</a>, <a class="el" href="stm32_2h7_2memorymap_8h_source.html#l00145">SPI3_BASE</a>, <a class="el" href="stm32_2h7_2memorymap_8h_source.html#l00117">SPI4_BASE</a>, <a class="el" href="stm32_2h7_2memorymap_8h_source.html#l00113">SPI5_BASE</a>, <a class="el" href="stm32_2h7_2memorymap_8h_source.html#l00141">UART4_BASE</a>, <a class="el" href="stm32_2h7_2memorymap_8h_source.html#l00140">UART5_BASE</a>, <a class="el" href="stm32_2h7_2memorymap_8h_source.html#l00134">UART7_BASE</a>, <a class="el" href="stm32_2h7_2memorymap_8h_source.html#l00133">UART8_BASE</a>, <a class="el" href="stm32_2h7_2memorymap_8h_source.html#l00120">USART1_BASE</a>, <a class="el" href="stm32_2h7_2memorymap_8h_source.html#l00143">USART2_BASE</a>, <a class="el" href="stm32_2h7_2memorymap_8h_source.html#l00142">USART3_BASE</a>, and <a class="el" href="stm32_2h7_2memorymap_8h_source.html#l00119">USART6_BASE</a>.</p>

</div>
</div>
<a id="ga3c19fe8fb0dfa1490847334da3bcfd9e" name="ga3c19fe8fb0dfa1490847334da3bcfd9e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3c19fe8fb0dfa1490847334da3bcfd9e">&#9670;&nbsp;</a></span>rcc_set_rng_clksel()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void rcc_set_rng_clksel </td>
          <td>(</td>
          <td class="paramtype">uint8_t&#160;</td>
          <td class="paramname"><em>clksel</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Set the clock select for the RNG device. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">clksel</td><td>Clock source to configure for. <a class="el" href="group__rcc__d2ccip2r__values.html">RCC_D2CCIP2R Values</a> </td></tr>
  </table>
  </dd>
</dl>
<dl class="section see"><dt>See also</dt><dd><a class="el" href="group__rcc__file.html#gad2de9e4e169c32a8f458cbe7bb27c519" title="Set the clksel value for the specified peripheral.">rcc_set_peripheral_clk_sel</a> for equivalent generic functionality </dd></dl>

<p class="definition">Definition at line <a class="el" href="rcc_8c_source.html#l00432">432</a> of file <a class="el" href="rcc_8c_source.html">rcc.c</a>.</p>

<p class="reference">References <a class="el" href="h7_2rcc_8h_source.html#l00059">RCC_D2CCIP2R</a>, <a class="el" href="h7_2rcc_8h_source.html#l00397">RCC_D2CCIP2R_RNGSEL_MASK</a>, and <a class="el" href="h7_2rcc_8h_source.html#l00398">RCC_D2CCIP2R_RNGSEL_SHIFT</a>.</p>

</div>
</div>
<a id="ga5c39d35d5c51cca0ac9a0a211a43680e" name="ga5c39d35d5c51cca0ac9a0a211a43680e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5c39d35d5c51cca0ac9a0a211a43680e">&#9670;&nbsp;</a></span>rcc_set_spi123_clksel()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void rcc_set_spi123_clksel </td>
          <td>(</td>
          <td class="paramtype">uint8_t&#160;</td>
          <td class="paramname"><em>clksel</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Set the clock select for the SPI 1/2/3 devices. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">clksel</td><td>Clock source to configure for, <a class="el" href="group__rcc__d2ccip1r__values.html">RCC_D2CCIP1R Values</a> appropriate for the SPI1/2/3 peripherals, eg RCC_D2CCIP1R_SPI123_XXX </td></tr>
  </table>
  </dd>
</dl>
<dl class="section see"><dt>See also</dt><dd><a class="el" href="group__rcc__file.html#gad2de9e4e169c32a8f458cbe7bb27c519" title="Set the clksel value for the specified peripheral.">rcc_set_peripheral_clk_sel</a> for equivalent generic functionality </dd></dl>

<p class="definition">Definition at line <a class="el" href="rcc_8c_source.html#l00437">437</a> of file <a class="el" href="rcc_8c_source.html">rcc.c</a>.</p>

<p class="reference">References <a class="el" href="h7_2rcc_8h_source.html#l00058">RCC_D2CCIP1R</a>, <a class="el" href="h7_2rcc_8h_source.html#l00357">RCC_D2CCIP1R_SPI123SEL_MASK</a>, and <a class="el" href="h7_2rcc_8h_source.html#l00356">RCC_D2CCIP1R_SPI123SEL_SHIFT</a>.</p>

</div>
</div>
<a id="gaecd2eb52d3a055e5cd5ef8aabeaa5855" name="gaecd2eb52d3a055e5cd5ef8aabeaa5855"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaecd2eb52d3a055e5cd5ef8aabeaa5855">&#9670;&nbsp;</a></span>rcc_set_spi45_clksel()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void rcc_set_spi45_clksel </td>
          <td>(</td>
          <td class="paramtype">uint8_t&#160;</td>
          <td class="paramname"><em>clksel</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Set the clock select for the SPI 4/5 devices. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">clksel</td><td>Clock source to configure for. <a class="el" href="group__rcc__d2ccip1r__values.html">RCC_D2CCIP1R Values</a> </td></tr>
  </table>
  </dd>
</dl>
<dl class="section see"><dt>See also</dt><dd><a class="el" href="group__rcc__file.html#gad2de9e4e169c32a8f458cbe7bb27c519" title="Set the clksel value for the specified peripheral.">rcc_set_peripheral_clk_sel</a> for equivalent generic functionality </dd></dl>

<p class="definition">Definition at line <a class="el" href="rcc_8c_source.html#l00442">442</a> of file <a class="el" href="rcc_8c_source.html">rcc.c</a>.</p>

<p class="reference">References <a class="el" href="h7_2rcc_8h_source.html#l00058">RCC_D2CCIP1R</a>, <a class="el" href="h7_2rcc_8h_source.html#l00355">RCC_D2CCIP1R_SPI45SEL_MASK</a>, and <a class="el" href="h7_2rcc_8h_source.html#l00354">RCC_D2CCIP1R_SPI45SEL_SHIFT</a>.</p>

</div>
</div>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="footer">Generated on Tue Mar 7 2023 16:11:56 for libopencm3 by <a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.4 </li>
  </ul>
</div>
</body>
</html>
