
node_2.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00001298  00080000  00080000  00010000  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .relocate     0000043c  20000000  00081298  00020000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          0000008c  2000043c  000816d4  0002043c  2**2
                  ALLOC
  3 .stack        00000400  200004c8  00081760  0002043c  2**0
                  ALLOC
  4 .heap         00000200  200008c8  00081b60  0002043c  2**0
                  ALLOC
  5 .ARM.attributes 00000029  00000000  00000000  0002043c  2**0
                  CONTENTS, READONLY
  6 .comment      00000059  00000000  00000000  00020465  2**0
                  CONTENTS, READONLY
  7 .debug_info   00007466  00000000  00000000  000204be  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_abbrev 00001289  00000000  00000000  00027924  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_loc    000016c7  00000000  00000000  00028bad  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_aranges 00000278  00000000  00000000  0002a274  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_ranges 00000240  00000000  00000000  0002a4ec  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_macro  000124ad  00000000  00000000  0002a72c  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_line   00003efc  00000000  00000000  0003cbd9  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_str    00055741  00000000  00000000  00040ad5  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_frame  00000768  00000000  00000000  00096218  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00080000 <exception_table>:
   80000:	c8 08 00 20 9d 04 08 00 99 04 08 00 99 04 08 00     ... ............
   80010:	99 04 08 00 99 04 08 00 99 04 08 00 00 00 00 00     ................
	...
   8002c:	99 04 08 00 99 04 08 00 00 00 00 00 99 04 08 00     ................
   8003c:	99 04 08 00 99 04 08 00 99 04 08 00 99 04 08 00     ................
   8004c:	99 04 08 00 99 04 08 00 99 04 08 00 99 04 08 00     ................
   8005c:	99 04 08 00 c5 0f 08 00 99 04 08 00 00 00 00 00     ................
   8006c:	99 04 08 00 99 04 08 00 99 04 08 00 99 04 08 00     ................
	...
   80084:	99 04 08 00 99 04 08 00 99 04 08 00 99 04 08 00     ................
   80094:	99 04 08 00 99 04 08 00 99 04 08 00 99 04 08 00     ................
   800a4:	00 00 00 00 99 04 08 00 9d 0b 08 00 b5 09 08 00     ................
   800b4:	e5 09 08 00 99 04 08 00 99 04 08 00 99 04 08 00     ................
   800c4:	99 04 08 00 99 04 08 00 99 04 08 00 99 04 08 00     ................
   800d4:	1d 02 08 00 99 04 08 00 99 04 08 00 99 04 08 00     ................
   800e4:	99 04 08 00 99 04 08 00 e9 03 08 00 99 04 08 00     ................

000800f4 <__do_global_dtors_aux>:
   800f4:	b510      	push	{r4, lr}
   800f6:	4c05      	ldr	r4, [pc, #20]	; (8010c <__do_global_dtors_aux+0x18>)
   800f8:	7823      	ldrb	r3, [r4, #0]
   800fa:	b933      	cbnz	r3, 8010a <__do_global_dtors_aux+0x16>
   800fc:	4b04      	ldr	r3, [pc, #16]	; (80110 <__do_global_dtors_aux+0x1c>)
   800fe:	b113      	cbz	r3, 80106 <__do_global_dtors_aux+0x12>
   80100:	4804      	ldr	r0, [pc, #16]	; (80114 <__do_global_dtors_aux+0x20>)
   80102:	f3af 8000 	nop.w
   80106:	2301      	movs	r3, #1
   80108:	7023      	strb	r3, [r4, #0]
   8010a:	bd10      	pop	{r4, pc}
   8010c:	2000043c 	.word	0x2000043c
   80110:	00000000 	.word	0x00000000
   80114:	00081298 	.word	0x00081298

00080118 <frame_dummy>:
   80118:	4b0c      	ldr	r3, [pc, #48]	; (8014c <frame_dummy+0x34>)
   8011a:	b143      	cbz	r3, 8012e <frame_dummy+0x16>
   8011c:	480c      	ldr	r0, [pc, #48]	; (80150 <frame_dummy+0x38>)
   8011e:	b510      	push	{r4, lr}
   80120:	490c      	ldr	r1, [pc, #48]	; (80154 <frame_dummy+0x3c>)
   80122:	f3af 8000 	nop.w
   80126:	480c      	ldr	r0, [pc, #48]	; (80158 <frame_dummy+0x40>)
   80128:	6803      	ldr	r3, [r0, #0]
   8012a:	b923      	cbnz	r3, 80136 <frame_dummy+0x1e>
   8012c:	bd10      	pop	{r4, pc}
   8012e:	480a      	ldr	r0, [pc, #40]	; (80158 <frame_dummy+0x40>)
   80130:	6803      	ldr	r3, [r0, #0]
   80132:	b933      	cbnz	r3, 80142 <frame_dummy+0x2a>
   80134:	4770      	bx	lr
   80136:	4b09      	ldr	r3, [pc, #36]	; (8015c <frame_dummy+0x44>)
   80138:	2b00      	cmp	r3, #0
   8013a:	d0f7      	beq.n	8012c <frame_dummy+0x14>
   8013c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
   80140:	4718      	bx	r3
   80142:	4b06      	ldr	r3, [pc, #24]	; (8015c <frame_dummy+0x44>)
   80144:	2b00      	cmp	r3, #0
   80146:	d0f5      	beq.n	80134 <frame_dummy+0x1c>
   80148:	4718      	bx	r3
   8014a:	bf00      	nop
   8014c:	00000000 	.word	0x00000000
   80150:	00081298 	.word	0x00081298
   80154:	20000440 	.word	0x20000440
   80158:	00081298 	.word	0x00081298
   8015c:	00000000 	.word	0x00000000

00080160 <adc_config>:
void adc_config(){
	
	uint8_t ch_num = 7;
	
	// disable write protection
	ADC->ADC_WPMR = ('A' << 24) + ('D' << 16) + ('C' << 8) + 0b0;
   80160:	4b08      	ldr	r3, [pc, #32]	; (80184 <adc_config+0x24>)
   80162:	4a09      	ldr	r2, [pc, #36]	; (80188 <adc_config+0x28>)
   80164:	f8c3 20e4 	str.w	r2, [r3, #228]	; 0xe4
	ANACH: no change by default
	TRACKTIM: (Tracking time = (TRACKTIM + 1) * adc_clock_periods)
	TRANSFER: (Transfer period = (TRANSFER*2 + 3) * adc_clock_periods)
	USEQ: Normal mode by default
	*/
	ADC->ADC_MR = 1 << 7; // enable free run
   80168:	2280      	movs	r2, #128	; 0x80
   8016a:	605a      	str	r2, [r3, #4]
	
	// interrupt on negedge
	if(1){
		// interrupt enable
		ADC->ADC_IER = 1 << 26; // trigger on comparison event
   8016c:	f04f 6180 	mov.w	r1, #67108864	; 0x4000000
   80170:	6259      	str	r1, [r3, #36]	; 0x24
		
		// enable tag in extended mode register for channel numbers in output
		ADC->ADC_EMR = (1 << 24) + (7 << 4) + 0x0; // tri
   80172:	4906      	ldr	r1, [pc, #24]	; (8018c <adc_config+0x2c>)
   80174:	6419      	str	r1, [r3, #64]	; 0x40
		
		// set threshold values
		uint16_t hig_th = 0xfff;
		uint16_t low_th = adc_interrupt_lth;
		ADC->ADC_CWR = (hig_th << 16) + low_th;	
   80176:	4906      	ldr	r1, [pc, #24]	; (80190 <adc_config+0x30>)
   80178:	6459      	str	r1, [r3, #68]	; 0x44
	}
	
	// channel enable
	ADC->ADC_CHER = 1 << ch_num;
   8017a:	611a      	str	r2, [r3, #16]
	//ADC->ADC_CHDR = ~(1 << ch_num); // disable other channels for freerun mode
	
	// enable write protection
	ADC->ADC_WPMR = ('A' << 24) + ('D' << 16) + ('C' << 8) + 0b1;
   8017c:	4a05      	ldr	r2, [pc, #20]	; (80194 <adc_config+0x34>)
   8017e:	f8c3 20e4 	str.w	r2, [r3, #228]	; 0xe4
   80182:	4770      	bx	lr
   80184:	400c0000 	.word	0x400c0000
   80188:	41444300 	.word	0x41444300
   8018c:	01000070 	.word	0x01000070
   80190:	0fff00f0 	.word	0x0fff00f0
   80194:	41444301 	.word	0x41444301

00080198 <init_adc>:
void init_adc(){
   80198:	b508      	push	{r3, lr}
	PMC->PMC_PCR = (1 << 28) + (1 << 12) + 37;
   8019a:	4a05      	ldr	r2, [pc, #20]	; (801b0 <init_adc+0x18>)
   8019c:	4b05      	ldr	r3, [pc, #20]	; (801b4 <init_adc+0x1c>)
   8019e:	f8c3 210c 	str.w	r2, [r3, #268]	; 0x10c
	adc_config();
   801a2:	4b05      	ldr	r3, [pc, #20]	; (801b8 <init_adc+0x20>)
   801a4:	4798      	blx	r3
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
  if ((int32_t)(IRQn) >= 0)
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
   801a6:	2220      	movs	r2, #32
   801a8:	4b04      	ldr	r3, [pc, #16]	; (801bc <init_adc+0x24>)
   801aa:	605a      	str	r2, [r3, #4]
   801ac:	bd08      	pop	{r3, pc}
   801ae:	bf00      	nop
   801b0:	10001025 	.word	0x10001025
   801b4:	400e0600 	.word	0x400e0600
   801b8:	00080161 	.word	0x00080161
   801bc:	e000e100 	.word	0xe000e100

000801c0 <adc_read_lcdr>:
}



uint16_t adc_read_lcdr(uint8_t ch_num){
   801c0:	b508      	push	{r3, lr}
	// control register: ADC_CR, START bits to begin conversion
	ADC->ADC_CR = 0b10;
   801c2:	4b08      	ldr	r3, [pc, #32]	; (801e4 <adc_read_lcdr+0x24>)
   801c4:	2202      	movs	r2, #2
   801c6:	601a      	str	r2, [r3, #0]
	
	// wait?
	// eventually wait for transfer period and conversion period
	
	uint32_t adc_data = ADC->ADC_LCDR;
   801c8:	6a1b      	ldr	r3, [r3, #32]
		
	// channel data check
	uint32_t adc_data_channel = (adc_data & (0b1111 << 12)) >> 12;
   801ca:	f3c3 3203 	ubfx	r2, r3, #12, #4
	if(adc_data_channel != ch_num){
   801ce:	4282      	cmp	r2, r0
   801d0:	d102      	bne.n	801d8 <adc_read_lcdr+0x18>
		printf("\n\rData read from wrong channel (ch_num: %d)", ch_num);
		return 0;
	}
	
	// Last converted data register: ADC_LCDR
	return (adc_data & (0xfff));
   801d2:	f3c3 000b 	ubfx	r0, r3, #0, #12
}
   801d6:	bd08      	pop	{r3, pc}
   801d8:	4601      	mov	r1, r0
		printf("\n\rData read from wrong channel (ch_num: %d)", ch_num);
   801da:	4803      	ldr	r0, [pc, #12]	; (801e8 <adc_read_lcdr+0x28>)
   801dc:	4b03      	ldr	r3, [pc, #12]	; (801ec <adc_read_lcdr+0x2c>)
   801de:	4798      	blx	r3
		return 0;
   801e0:	2000      	movs	r0, #0
   801e2:	bd08      	pop	{r3, pc}
   801e4:	400c0000 	.word	0x400c0000
   801e8:	0008119c 	.word	0x0008119c
   801ec:	00080f15 	.word	0x00080f15

000801f0 <adc_interrupt_disable>:
	ADC->ADC_WPMR = ('A' << 24) + ('D' << 16) + ('C' << 8) + 0b1;
	adc_interrupt_flag = 0;
}

void adc_interrupt_disable(){
	ADC->ADC_WPMR = ('A' << 24) + ('D' << 16) + ('C' << 8) + 0b0;
   801f0:	4b07      	ldr	r3, [pc, #28]	; (80210 <adc_interrupt_disable+0x20>)
   801f2:	4a08      	ldr	r2, [pc, #32]	; (80214 <adc_interrupt_disable+0x24>)
   801f4:	f8c3 20e4 	str.w	r2, [r3, #228]	; 0xe4
	ADC->ADC_IDR = (0x1f << 24) + 0xffff;
   801f8:	4a07      	ldr	r2, [pc, #28]	; (80218 <adc_interrupt_disable+0x28>)
   801fa:	629a      	str	r2, [r3, #40]	; 0x28
	ADC->ADC_WPMR = ('A' << 24) + ('D' << 16) + ('C' << 8) + 0b1;
   801fc:	f102 5209 	add.w	r2, r2, #574619648	; 0x22400000
   80200:	f502 3250 	add.w	r2, r2, #212992	; 0x34000
   80204:	f202 3202 	addw	r2, r2, #770	; 0x302
   80208:	f8c3 20e4 	str.w	r2, [r3, #228]	; 0xe4
   8020c:	4770      	bx	lr
   8020e:	bf00      	nop
   80210:	400c0000 	.word	0x400c0000
   80214:	41444300 	.word	0x41444300
   80218:	1f00ffff 	.word	0x1f00ffff

0008021c <ADC_Handler>:
	adc_interrupt_flag = 1;
}

void ADC_Handler(void){
   8021c:	b538      	push	{r3, r4, r5, lr}
	uint16_t adc_data = adc_read_lcdr(7);
   8021e:	2007      	movs	r0, #7
   80220:	4b0a      	ldr	r3, [pc, #40]	; (8024c <ADC_Handler+0x30>)
   80222:	4798      	blx	r3
   80224:	4604      	mov	r4, r0
	printf("INTERRIPt, adc: %x\n\r", adc_data);
   80226:	4601      	mov	r1, r0
   80228:	4809      	ldr	r0, [pc, #36]	; (80250 <ADC_Handler+0x34>)
   8022a:	4d0a      	ldr	r5, [pc, #40]	; (80254 <ADC_Handler+0x38>)
   8022c:	47a8      	blx	r5
	printf("is: %x\n\r", ADC->ADC_ISR);
   8022e:	4b0a      	ldr	r3, [pc, #40]	; (80258 <ADC_Handler+0x3c>)
   80230:	6b19      	ldr	r1, [r3, #48]	; 0x30
   80232:	480a      	ldr	r0, [pc, #40]	; (8025c <ADC_Handler+0x40>)
   80234:	47a8      	blx	r5
	
	if(adc_data < adc_interrupt_lth){
   80236:	2cef      	cmp	r4, #239	; 0xef
   80238:	d904      	bls.n	80244 <ADC_Handler+0x28>
 */
__STATIC_INLINE void __NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
  if ((int32_t)(IRQn) >= 0)
  {
    NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
   8023a:	2220      	movs	r2, #32
   8023c:	4b08      	ldr	r3, [pc, #32]	; (80260 <ADC_Handler+0x44>)
   8023e:	f8c3 2184 	str.w	r2, [r3, #388]	; 0x184
   80242:	bd38      	pop	{r3, r4, r5, pc}
		adc_interrupt_disable();
   80244:	4b07      	ldr	r3, [pc, #28]	; (80264 <ADC_Handler+0x48>)
   80246:	4798      	blx	r3
   80248:	e7f7      	b.n	8023a <ADC_Handler+0x1e>
   8024a:	bf00      	nop
   8024c:	000801c1 	.word	0x000801c1
   80250:	000811c8 	.word	0x000811c8
   80254:	00080f15 	.word	0x00080f15
   80258:	400c0000 	.word	0x400c0000
   8025c:	000811e0 	.word	0x000811e0
   80260:	e000e100 	.word	0xe000e100
   80264:	000801f1 	.word	0x000801f1

00080268 <can_init>:
 * \retval Success(0) or failure(1)
 */


uint8_t can_init(uint32_t can_br, uint8_t num_tx_mb, uint8_t num_rx_mb)
{
   80268:	b4f0      	push	{r4, r5, r6, r7}
	
	//Make sure num_rx_mb and num_tx_mb is valid
	if((num_rx_mb > 8) | (num_tx_mb > 8) | (num_rx_mb + num_tx_mb > 8))
   8026a:	1857      	adds	r7, r2, r1
   8026c:	2f08      	cmp	r7, #8
   8026e:	bfd4      	ite	le
   80270:	2300      	movle	r3, #0
   80272:	2301      	movgt	r3, #1
   80274:	2908      	cmp	r1, #8
   80276:	bf98      	it	ls
   80278:	2a08      	cmpls	r2, #8
   8027a:	d85c      	bhi.n	80336 <can_init+0xce>
   8027c:	460d      	mov	r5, r1
   8027e:	2b00      	cmp	r3, #0
   80280:	d159      	bne.n	80336 <can_init+0xce>


	uint32_t ul_status; 
	
	//Disable can
	CAN0->CAN_MR &= ~CAN_MR_CANEN; 
   80282:	4a2e      	ldr	r2, [pc, #184]	; (8033c <can_init+0xd4>)
   80284:	6813      	ldr	r3, [r2, #0]
   80286:	f023 0301 	bic.w	r3, r3, #1
   8028a:	6013      	str	r3, [r2, #0]
	//Clear status register on read
	ul_status = CAN0->CAN_SR; 
   8028c:	6913      	ldr	r3, [r2, #16]
	
	// Disable interrupts on CANH and CANL pins
	PIOA->PIO_IDR = PIO_PA8A_URXD | PIO_PA9A_UTXD;
   8028e:	4b2c      	ldr	r3, [pc, #176]	; (80340 <can_init+0xd8>)
   80290:	f44f 7440 	mov.w	r4, #768	; 0x300
   80294:	645c      	str	r4, [r3, #68]	; 0x44
	
	//Select CAN0 RX and TX in PIOA
	uint32_t ul_sr = PIOA->PIO_ABSR;
   80296:	6f1c      	ldr	r4, [r3, #112]	; 0x70
	PIOA->PIO_ABSR = ~(PIO_PA1A_CANRX0 | PIO_PA0A_CANTX0) & ul_sr;
   80298:	f024 0403 	bic.w	r4, r4, #3
   8029c:	671c      	str	r4, [r3, #112]	; 0x70
	
	// Disable the Parallel IO (PIO) of the Rx and Tx pins so that the peripheral controller can use them
	PIOA->PIO_PDR = PIO_PA1A_CANRX0 | PIO_PA0A_CANTX0;
   8029e:	2403      	movs	r4, #3
   802a0:	605c      	str	r4, [r3, #4]
	
	// Enable pull up on CANH and CANL pin
	PIOA->PIO_PUER = (PIO_PA1A_CANRX0 | PIO_PA0A_CANTX0);
   802a2:	665c      	str	r4, [r3, #100]	; 0x64
	
	
	//Enable Clock for CAN0 in PMC
	PMC->PMC_PCR = PMC_PCR_EN | (0 << PMC_PCR_DIV_Pos) | PMC_PCR_CMD | (ID_CAN0 << PMC_PCR_PID_Pos); // DIV = 1(can clk = MCK/2), CMD = 1 (write), PID = 2B (CAN0)
   802a4:	f5a3 6300 	sub.w	r3, r3, #2048	; 0x800
   802a8:	4c26      	ldr	r4, [pc, #152]	; (80344 <can_init+0xdc>)
   802aa:	f8c3 410c 	str.w	r4, [r3, #268]	; 0x10c
	PMC->PMC_PCER1 |= 1 << (ID_CAN0 - 32);
   802ae:	f8d3 4100 	ldr.w	r4, [r3, #256]	; 0x100
   802b2:	f444 6400 	orr.w	r4, r4, #2048	; 0x800
   802b6:	f8c3 4100 	str.w	r4, [r3, #256]	; 0x100
	
	//Set baudrate, Phase1, phase2 and propagation delay for can bus. Must match on all nodes!
	CAN0->CAN_BR = can_br; 
   802ba:	6150      	str	r0, [r2, #20]
	

	/****** Start of mailbox configuration ******/

	uint32_t can_ier = 0;
   802bc:	2400      	movs	r4, #0

	/* Configure receive mailboxes */
	for (int n = num_tx_mb; n <= num_rx_mb + num_tx_mb; n++)  //Simply one mailbox setup for all messages. You might want to apply filter for them.
   802be:	e019      	b.n	802f4 <can_init+0x8c>
	{
		CAN0->CAN_MB[n].CAN_MAM = 0; //Accept all messages
   802c0:	481e      	ldr	r0, [pc, #120]	; (8033c <can_init+0xd4>)
   802c2:	f101 0310 	add.w	r3, r1, #16
   802c6:	015b      	lsls	r3, r3, #5
   802c8:	18c2      	adds	r2, r0, r3
   802ca:	2600      	movs	r6, #0
   802cc:	6056      	str	r6, [r2, #4]
		CAN0->CAN_MB[n].CAN_MID = CAN_MID_MIDE;
   802ce:	eb00 1241 	add.w	r2, r0, r1, lsl #5
   802d2:	f04f 5600 	mov.w	r6, #536870912	; 0x20000000
   802d6:	f8c2 6208 	str.w	r6, [r2, #520]	; 0x208
		CAN0->CAN_MB[n].CAN_MMR = (CAN_MMR_MOT_MB_RX);
   802da:	f04f 7680 	mov.w	r6, #16777216	; 0x1000000
   802de:	50c6      	str	r6, [r0, r3]
		CAN0->CAN_MB[n].CAN_MCR |= CAN_MCR_MTCR;
   802e0:	f8d2 321c 	ldr.w	r3, [r2, #540]	; 0x21c
   802e4:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
   802e8:	f8c2 321c 	str.w	r3, [r2, #540]	; 0x21c

		can_ier |= 1 << n; //Enable interrupt on rx mailbox
   802ec:	2301      	movs	r3, #1
   802ee:	408b      	lsls	r3, r1
   802f0:	431c      	orrs	r4, r3
	for (int n = num_tx_mb; n <= num_rx_mb + num_tx_mb; n++)  //Simply one mailbox setup for all messages. You might want to apply filter for them.
   802f2:	3101      	adds	r1, #1
   802f4:	42b9      	cmp	r1, r7
   802f6:	dde3      	ble.n	802c0 <can_init+0x58>
   802f8:	2300      	movs	r3, #0
   802fa:	e00d      	b.n	80318 <can_init+0xb0>
	}
	
	/*Configure transmit mailboxes */
	for (int n = 0; n < num_tx_mb; n++)
	{
		CAN0->CAN_MB[n].CAN_MID = CAN_MID_MIDE;
   802fc:	490f      	ldr	r1, [pc, #60]	; (8033c <can_init+0xd4>)
   802fe:	eb01 1243 	add.w	r2, r1, r3, lsl #5
   80302:	f04f 5000 	mov.w	r0, #536870912	; 0x20000000
   80306:	f8c2 0208 	str.w	r0, [r2, #520]	; 0x208
		CAN0->CAN_MB[n].CAN_MMR = (CAN_MMR_MOT_MB_TX);
   8030a:	f103 0210 	add.w	r2, r3, #16
   8030e:	0152      	lsls	r2, r2, #5
   80310:	f04f 7040 	mov.w	r0, #50331648	; 0x3000000
   80314:	5088      	str	r0, [r1, r2]
	for (int n = 0; n < num_tx_mb; n++)
   80316:	3301      	adds	r3, #1
   80318:	42ab      	cmp	r3, r5
   8031a:	dbef      	blt.n	802fc <can_init+0x94>
	}
	
	/****** End of mailbox configuraion ******/

	//Enable interrupt on receive mailboxes
	CAN0->CAN_IER = can_ier;
   8031c:	4b07      	ldr	r3, [pc, #28]	; (8033c <can_init+0xd4>)
   8031e:	605c      	str	r4, [r3, #4]
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
   80320:	f44f 6100 	mov.w	r1, #2048	; 0x800
   80324:	4a08      	ldr	r2, [pc, #32]	; (80348 <can_init+0xe0>)
   80326:	6051      	str	r1, [r2, #4]

	//Enable interrupt in NVIC 
	NVIC_EnableIRQ(ID_CAN0);

	//enable CAN
	CAN0->CAN_MR |= CAN_MR_CANEN;
   80328:	681a      	ldr	r2, [r3, #0]
   8032a:	f042 0201 	orr.w	r2, r2, #1
   8032e:	601a      	str	r2, [r3, #0]

	return 0;
   80330:	2000      	movs	r0, #0
}
   80332:	bcf0      	pop	{r4, r5, r6, r7}
   80334:	4770      	bx	lr
		return 1; //Too many mailboxes is configured
   80336:	2001      	movs	r0, #1
   80338:	e7fb      	b.n	80332 <can_init+0xca>
   8033a:	bf00      	nop
   8033c:	400b4000 	.word	0x400b4000
   80340:	400e0e00 	.word	0x400e0e00
   80344:	1000102b 	.word	0x1000102b
   80348:	e000e100 	.word	0xe000e100

0008034c <can_init_def_tx_rx_mb>:
{
   8034c:	b508      	push	{r3, lr}
	return can_init(0x00290165, 5, 2); // 0x00290165 SMP + BRP + SJW + PRSEG + PHSEG1 + PHSEG2
   8034e:	2202      	movs	r2, #2
   80350:	2105      	movs	r1, #5
   80352:	4802      	ldr	r0, [pc, #8]	; (8035c <can_init_def_tx_rx_mb+0x10>)
   80354:	4b02      	ldr	r3, [pc, #8]	; (80360 <can_init_def_tx_rx_mb+0x14>)
   80356:	4798      	blx	r3
}
   80358:	bd08      	pop	{r3, pc}
   8035a:	bf00      	nop
   8035c:	00290165 	.word	0x00290165
   80360:	00080269 	.word	0x00080269

00080364 <can_receive>:
 * \retval Success(0) or failure(1)
 */
uint8_t can_receive(CAN_MESSAGE* can_msg, uint8_t rx_mb_id)
{
	//Check that mailbox is ready
	if(CAN0->CAN_MB[rx_mb_id].CAN_MSR & CAN_MSR_MRDY)
   80364:	014b      	lsls	r3, r1, #5
   80366:	f103 2340 	add.w	r3, r3, #1073758208	; 0x40004000
   8036a:	f503 2330 	add.w	r3, r3, #720896	; 0xb0000
   8036e:	f8d3 3210 	ldr.w	r3, [r3, #528]	; 0x210
   80372:	f413 0f00 	tst.w	r3, #8388608	; 0x800000
   80376:	d033      	beq.n	803e0 <can_receive+0x7c>
{
   80378:	b470      	push	{r4, r5, r6}
	{
		//Get data from CAN mailbox
		uint32_t data_low = CAN0->CAN_MB[rx_mb_id].CAN_MDL;
   8037a:	014b      	lsls	r3, r1, #5
   8037c:	f103 2340 	add.w	r3, r3, #1073758208	; 0x40004000
   80380:	f503 2330 	add.w	r3, r3, #720896	; 0xb0000
   80384:	f8d3 4214 	ldr.w	r4, [r3, #532]	; 0x214
		uint32_t data_high = CAN0->CAN_MB[rx_mb_id].CAN_MDH;
   80388:	f8d3 2218 	ldr.w	r2, [r3, #536]	; 0x218
		
		//Get message ID
		can_msg->id = (uint16_t)((CAN0->CAN_MB[rx_mb_id].CAN_MID & CAN_MID_MIDvA_Msk) >> CAN_MID_MIDvA_Pos);
   8038c:	f8d3 5208 	ldr.w	r5, [r3, #520]	; 0x208
   80390:	f3c5 458a 	ubfx	r5, r5, #18, #11
   80394:	8005      	strh	r5, [r0, #0]
		
		//Get data length
		can_msg->data_length = (uint8_t)((CAN0->CAN_MB[rx_mb_id].CAN_MSR & CAN_MSR_MDLC_Msk) >> CAN_MSR_MDLC_Pos);
   80396:	f8d3 5210 	ldr.w	r5, [r3, #528]	; 0x210
   8039a:	f3c5 4503 	ubfx	r5, r5, #16, #4
   8039e:	7085      	strb	r5, [r0, #2]
		
		//Put data in CAN_MESSAGE object
		for(int i = 0; i < can_msg->data_length;i++)
   803a0:	2300      	movs	r3, #0
   803a2:	e003      	b.n	803ac <can_receive+0x48>
				can_msg->data[i] = (char)(data_low & 0xff);
				data_low = data_low >> 8;
			}
			else
			{
				can_msg->data[i] = (uint8_t)(data_high & 0xff);
   803a4:	18c6      	adds	r6, r0, r3
   803a6:	70f2      	strb	r2, [r6, #3]
				data_high = data_high >> 8;
   803a8:	0a12      	lsrs	r2, r2, #8
		for(int i = 0; i < can_msg->data_length;i++)
   803aa:	3301      	adds	r3, #1
   803ac:	42ab      	cmp	r3, r5
   803ae:	da05      	bge.n	803bc <can_receive+0x58>
			if(i < 4)
   803b0:	2b03      	cmp	r3, #3
   803b2:	dcf7      	bgt.n	803a4 <can_receive+0x40>
				can_msg->data[i] = (char)(data_low & 0xff);
   803b4:	18c6      	adds	r6, r0, r3
   803b6:	70f4      	strb	r4, [r6, #3]
				data_low = data_low >> 8;
   803b8:	0a24      	lsrs	r4, r4, #8
   803ba:	e7f6      	b.n	803aa <can_receive+0x46>
			}
		}
		
		//Reset for new receive
		CAN0->CAN_MB[rx_mb_id].CAN_MMR = CAN_MMR_MOT_MB_RX;
   803bc:	4b09      	ldr	r3, [pc, #36]	; (803e4 <can_receive+0x80>)
   803be:	f101 0210 	add.w	r2, r1, #16
   803c2:	0152      	lsls	r2, r2, #5
   803c4:	f04f 7080 	mov.w	r0, #16777216	; 0x1000000
   803c8:	5098      	str	r0, [r3, r2]
		CAN0->CAN_MB[rx_mb_id].CAN_MCR |= CAN_MCR_MTCR;
   803ca:	eb03 1141 	add.w	r1, r3, r1, lsl #5
   803ce:	f8d1 321c 	ldr.w	r3, [r1, #540]	; 0x21c
   803d2:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
   803d6:	f8c1 321c 	str.w	r3, [r1, #540]	; 0x21c
		return 0;
   803da:	2000      	movs	r0, #0
	}
	else //Mailbox busy
	{
		return 1;
	}
}
   803dc:	bc70      	pop	{r4, r5, r6}
   803de:	4770      	bx	lr
		return 1;
   803e0:	2001      	movs	r0, #1
   803e2:	4770      	bx	lr
   803e4:	400b4000 	.word	0x400b4000

000803e8 <CAN0_Handler>:
 * \param void
 *
 * \retval 
 */
void CAN0_Handler( void )
{
   803e8:	b510      	push	{r4, lr}
   803ea:	b084      	sub	sp, #16
	if(DEBUG_INTERRUPT)printf("CAN0 interrupt\n\r");
	char can_sr = CAN0->CAN_SR; 
   803ec:	4b22      	ldr	r3, [pc, #136]	; (80478 <CAN0_Handler+0x90>)
   803ee:	691c      	ldr	r4, [r3, #16]
	
	//RX interrupt
	if(can_sr & (CAN_SR_MB1 | CAN_SR_MB2) )//Only mailbox 1 and 2 specified for receiving
   803f0:	f014 0f06 	tst.w	r4, #6
   803f4:	d032      	beq.n	8045c <CAN0_Handler+0x74>
	{
		CAN_MESSAGE message;
		if(can_sr & CAN_SR_MB1)  //Mailbox 1 event
   803f6:	f014 0f02 	tst.w	r4, #2
   803fa:	d110      	bne.n	8041e <CAN0_Handler+0x36>
		{
			can_receive(&message, 1);
		}
		else if(can_sr & CAN_SR_MB2) //Mailbox 2 event
   803fc:	f014 0f04 	tst.w	r4, #4
   80400:	d012      	beq.n	80428 <CAN0_Handler+0x40>
		
		{
			can_receive(&message, 2);
   80402:	2102      	movs	r1, #2
   80404:	a801      	add	r0, sp, #4
   80406:	4b1d      	ldr	r3, [pc, #116]	; (8047c <CAN0_Handler+0x94>)
   80408:	4798      	blx	r3
		else
		{
			printf("CAN0 message arrived in non-used mailbox\n\r");
		}
		
		switch (message.data[0]){
   8040a:	f89d 3007 	ldrb.w	r3, [sp, #7]
   8040e:	2b2f      	cmp	r3, #47	; 0x2f
   80410:	d013      	beq.n	8043a <CAN0_Handler+0x52>
   80412:	2b3f      	cmp	r3, #63	; 0x3f
   80414:	d018      	beq.n	80448 <CAN0_Handler+0x60>
   80416:	2b1f      	cmp	r3, #31
   80418:	d00a      	beq.n	80430 <CAN0_Handler+0x48>
			}
		}

		if(DEBUG_INTERRUPT)printf("message id: %d\n\r", message.id);
		if(DEBUG_INTERRUPT)printf("message data length: %d\n\r", message.data_length);
		for (int i = 0; i < message.data_length; i++)
   8041a:	2300      	movs	r3, #0
   8041c:	e01a      	b.n	80454 <CAN0_Handler+0x6c>
			can_receive(&message, 1);
   8041e:	2101      	movs	r1, #1
   80420:	a801      	add	r0, sp, #4
   80422:	4b16      	ldr	r3, [pc, #88]	; (8047c <CAN0_Handler+0x94>)
   80424:	4798      	blx	r3
   80426:	e7f0      	b.n	8040a <CAN0_Handler+0x22>
			printf("CAN0 message arrived in non-used mailbox\n\r");
   80428:	4815      	ldr	r0, [pc, #84]	; (80480 <CAN0_Handler+0x98>)
   8042a:	4b16      	ldr	r3, [pc, #88]	; (80484 <CAN0_Handler+0x9c>)
   8042c:	4798      	blx	r3
   8042e:	e7ec      	b.n	8040a <CAN0_Handler+0x22>
				pwm_joystick_move(message.data[1]);
   80430:	f89d 0008 	ldrb.w	r0, [sp, #8]
   80434:	4b14      	ldr	r3, [pc, #80]	; (80488 <CAN0_Handler+0xa0>)
   80436:	4798      	blx	r3
				break;
   80438:	e7ef      	b.n	8041a <CAN0_Handler+0x32>
				motor_set_position(255 - message.data[1]);
   8043a:	f89d 0008 	ldrb.w	r0, [sp, #8]
   8043e:	f1c0 00ff 	rsb	r0, r0, #255	; 0xff
   80442:	4b12      	ldr	r3, [pc, #72]	; (8048c <CAN0_Handler+0xa4>)
   80444:	4798      	blx	r3
				break;
   80446:	e7e8      	b.n	8041a <CAN0_Handler+0x32>
				pin_util_toggle('C', 22);
   80448:	2116      	movs	r1, #22
   8044a:	2043      	movs	r0, #67	; 0x43
   8044c:	4b10      	ldr	r3, [pc, #64]	; (80490 <CAN0_Handler+0xa8>)
   8044e:	4798      	blx	r3
				break;
   80450:	e7e3      	b.n	8041a <CAN0_Handler+0x32>
		for (int i = 0; i < message.data_length; i++)
   80452:	3301      	adds	r3, #1
   80454:	f89d 2006 	ldrb.w	r2, [sp, #6]
   80458:	4293      	cmp	r3, r2
   8045a:	dbfa      	blt.n	80452 <CAN0_Handler+0x6a>
			if(DEBUG_INTERRUPT)printf("%d ", message.data[i]);
		}
		if(DEBUG_INTERRUPT)printf("\n\r");
	}
	
	if(can_sr & CAN_SR_MB0)
   8045c:	f014 0f01 	tst.w	r4, #1
   80460:	d002      	beq.n	80468 <CAN0_Handler+0x80>
	{
		if(DEBUG_INTERRUPT) printf("CAN0 MB0 ready to send \n\r");
		
	//Disable interrupt
		CAN0->CAN_IDR = CAN_IER_MB0;
   80462:	2201      	movs	r2, #1
   80464:	4b04      	ldr	r3, [pc, #16]	; (80478 <CAN0_Handler+0x90>)
   80466:	609a      	str	r2, [r3, #8]
    NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
   80468:	f44f 6200 	mov.w	r2, #2048	; 0x800
   8046c:	4b09      	ldr	r3, [pc, #36]	; (80494 <CAN0_Handler+0xac>)
   8046e:	f8c3 2184 	str.w	r2, [r3, #388]	; 0x184

	}
	
	NVIC_ClearPendingIRQ(ID_CAN0);
	//sei();
}
   80472:	b004      	add	sp, #16
   80474:	bd10      	pop	{r4, pc}
   80476:	bf00      	nop
   80478:	400b4000 	.word	0x400b4000
   8047c:	00080365 	.word	0x00080365
   80480:	000811ec 	.word	0x000811ec
   80484:	00080f15 	.word	0x00080f15
   80488:	0008088d 	.word	0x0008088d
   8048c:	00080771 	.word	0x00080771
   80490:	00080665 	.word	0x00080665
   80494:	e000e100 	.word	0xe000e100

00080498 <Dummy_Handler>:

/**
 * \brief Default interrupt handler for unused IRQs.
 */
void Dummy_Handler(void)
{
   80498:	e7fe      	b.n	80498 <Dummy_Handler>
	...

0008049c <Reset_Handler>:
{
   8049c:	b508      	push	{r3, lr}
        if (pSrc != pDest) {
   8049e:	4b11      	ldr	r3, [pc, #68]	; (804e4 <Reset_Handler+0x48>)
   804a0:	4a11      	ldr	r2, [pc, #68]	; (804e8 <Reset_Handler+0x4c>)
   804a2:	429a      	cmp	r2, r3
   804a4:	d009      	beq.n	804ba <Reset_Handler+0x1e>
   804a6:	4b0f      	ldr	r3, [pc, #60]	; (804e4 <Reset_Handler+0x48>)
   804a8:	4a0f      	ldr	r2, [pc, #60]	; (804e8 <Reset_Handler+0x4c>)
   804aa:	e003      	b.n	804b4 <Reset_Handler+0x18>
                        *pDest++ = *pSrc++;
   804ac:	6811      	ldr	r1, [r2, #0]
   804ae:	6019      	str	r1, [r3, #0]
   804b0:	3304      	adds	r3, #4
   804b2:	3204      	adds	r2, #4
                for (; pDest < &_erelocate;) {
   804b4:	490d      	ldr	r1, [pc, #52]	; (804ec <Reset_Handler+0x50>)
   804b6:	428b      	cmp	r3, r1
   804b8:	d3f8      	bcc.n	804ac <Reset_Handler+0x10>
                        *pDest++ = *pSrc++;
   804ba:	4b0d      	ldr	r3, [pc, #52]	; (804f0 <Reset_Handler+0x54>)
   804bc:	e002      	b.n	804c4 <Reset_Handler+0x28>
                *pDest++ = 0;
   804be:	2200      	movs	r2, #0
   804c0:	601a      	str	r2, [r3, #0]
   804c2:	3304      	adds	r3, #4
        for (pDest = &_szero; pDest < &_ezero;) {
   804c4:	4a0b      	ldr	r2, [pc, #44]	; (804f4 <Reset_Handler+0x58>)
   804c6:	4293      	cmp	r3, r2
   804c8:	d3f9      	bcc.n	804be <Reset_Handler+0x22>
        SCB->VTOR = ((uint32_t) pSrc & SCB_VTOR_TBLOFF_Msk);
   804ca:	4b0b      	ldr	r3, [pc, #44]	; (804f8 <Reset_Handler+0x5c>)
   804cc:	f023 4360 	bic.w	r3, r3, #3758096384	; 0xe0000000
   804d0:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
   804d4:	4a09      	ldr	r2, [pc, #36]	; (804fc <Reset_Handler+0x60>)
   804d6:	6093      	str	r3, [r2, #8]
        __libc_init_array();
   804d8:	4b09      	ldr	r3, [pc, #36]	; (80500 <Reset_Handler+0x64>)
   804da:	4798      	blx	r3
        main();
   804dc:	4b09      	ldr	r3, [pc, #36]	; (80504 <Reset_Handler+0x68>)
   804de:	4798      	blx	r3
   804e0:	e7fe      	b.n	804e0 <Reset_Handler+0x44>
   804e2:	bf00      	nop
   804e4:	20000000 	.word	0x20000000
   804e8:	00081298 	.word	0x00081298
   804ec:	2000043c 	.word	0x2000043c
   804f0:	2000043c 	.word	0x2000043c
   804f4:	200004c8 	.word	0x200004c8
   804f8:	00080000 	.word	0x00080000
   804fc:	e000ed00 	.word	0xe000ed00
   80500:	0008102d 	.word	0x0008102d
   80504:	00080c79 	.word	0x00080c79

00080508 <SystemInit>:
 * Initialize the System and update the SystemFrequency variable.
 */
void SystemInit( void )
{
  /* Set FWS according to SYS_BOARD_MCKR configuration */
  EFC0->EEFC_FMR = EEFC_FMR_FWS(4);
   80508:	f44f 6380 	mov.w	r3, #1024	; 0x400
   8050c:	4a20      	ldr	r2, [pc, #128]	; (80590 <SystemInit+0x88>)
   8050e:	6013      	str	r3, [r2, #0]
  EFC1->EEFC_FMR = EEFC_FMR_FWS(4);
   80510:	f502 7200 	add.w	r2, r2, #512	; 0x200
   80514:	6013      	str	r3, [r2, #0]

  /* Initialize main oscillator */
  if ( !(PMC->CKGR_MOR & CKGR_MOR_MOSCSEL) )
   80516:	4b1f      	ldr	r3, [pc, #124]	; (80594 <SystemInit+0x8c>)
   80518:	6a1b      	ldr	r3, [r3, #32]
   8051a:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
   8051e:	d107      	bne.n	80530 <SystemInit+0x28>
  {
    PMC->CKGR_MOR = CKGR_MOR_KEY_PASSWD | SYS_BOARD_OSCOUNT | CKGR_MOR_MOSCRCEN | CKGR_MOR_MOSCXTEN;
   80520:	4a1d      	ldr	r2, [pc, #116]	; (80598 <SystemInit+0x90>)
   80522:	4b1c      	ldr	r3, [pc, #112]	; (80594 <SystemInit+0x8c>)
   80524:	621a      	str	r2, [r3, #32]
    while ( !(PMC->PMC_SR & PMC_SR_MOSCXTS) )
   80526:	4b1b      	ldr	r3, [pc, #108]	; (80594 <SystemInit+0x8c>)
   80528:	6e9b      	ldr	r3, [r3, #104]	; 0x68
   8052a:	f013 0f01 	tst.w	r3, #1
   8052e:	d0fa      	beq.n	80526 <SystemInit+0x1e>
    {
    }
  }

  /* Switch to 3-20MHz Xtal oscillator */
  PMC->CKGR_MOR = CKGR_MOR_KEY_PASSWD | SYS_BOARD_OSCOUNT | CKGR_MOR_MOSCRCEN | CKGR_MOR_MOSCXTEN | CKGR_MOR_MOSCSEL;
   80530:	4a1a      	ldr	r2, [pc, #104]	; (8059c <SystemInit+0x94>)
   80532:	4b18      	ldr	r3, [pc, #96]	; (80594 <SystemInit+0x8c>)
   80534:	621a      	str	r2, [r3, #32]

  while ( !(PMC->PMC_SR & PMC_SR_MOSCSELS) )
   80536:	4b17      	ldr	r3, [pc, #92]	; (80594 <SystemInit+0x8c>)
   80538:	6e9b      	ldr	r3, [r3, #104]	; 0x68
   8053a:	f413 3f80 	tst.w	r3, #65536	; 0x10000
   8053e:	d0fa      	beq.n	80536 <SystemInit+0x2e>
  {
  }
 	PMC->PMC_MCKR = (PMC->PMC_MCKR & ~(uint32_t)PMC_MCKR_CSS_Msk) | PMC_MCKR_CSS_MAIN_CLK;
   80540:	4a14      	ldr	r2, [pc, #80]	; (80594 <SystemInit+0x8c>)
   80542:	6b13      	ldr	r3, [r2, #48]	; 0x30
   80544:	f023 0303 	bic.w	r3, r3, #3
   80548:	f043 0301 	orr.w	r3, r3, #1
   8054c:	6313      	str	r3, [r2, #48]	; 0x30
  while (!(PMC->PMC_SR & PMC_SR_MCKRDY))
   8054e:	4b11      	ldr	r3, [pc, #68]	; (80594 <SystemInit+0x8c>)
   80550:	6e9b      	ldr	r3, [r3, #104]	; 0x68
   80552:	f013 0f08 	tst.w	r3, #8
   80556:	d0fa      	beq.n	8054e <SystemInit+0x46>
  {
  }

  /* Initialize PLLA */
  PMC->CKGR_PLLAR = SYS_BOARD_PLLAR;
   80558:	4a11      	ldr	r2, [pc, #68]	; (805a0 <SystemInit+0x98>)
   8055a:	4b0e      	ldr	r3, [pc, #56]	; (80594 <SystemInit+0x8c>)
   8055c:	629a      	str	r2, [r3, #40]	; 0x28
  while ( !(PMC->PMC_SR & PMC_SR_LOCKA) )
   8055e:	4b0d      	ldr	r3, [pc, #52]	; (80594 <SystemInit+0x8c>)
   80560:	6e9b      	ldr	r3, [r3, #104]	; 0x68
   80562:	f013 0f02 	tst.w	r3, #2
   80566:	d0fa      	beq.n	8055e <SystemInit+0x56>
  {
  }

  /* Switch to main clock */
  PMC->PMC_MCKR = (SYS_BOARD_MCKR & ~PMC_MCKR_CSS_Msk) | PMC_MCKR_CSS_MAIN_CLK;
   80568:	2211      	movs	r2, #17
   8056a:	4b0a      	ldr	r3, [pc, #40]	; (80594 <SystemInit+0x8c>)
   8056c:	631a      	str	r2, [r3, #48]	; 0x30
  while ( !(PMC->PMC_SR & PMC_SR_MCKRDY) )
   8056e:	4b09      	ldr	r3, [pc, #36]	; (80594 <SystemInit+0x8c>)
   80570:	6e9b      	ldr	r3, [r3, #104]	; 0x68
   80572:	f013 0f08 	tst.w	r3, #8
   80576:	d0fa      	beq.n	8056e <SystemInit+0x66>
  {
  }

  /* Switch to PLLA */
  PMC->PMC_MCKR = SYS_BOARD_MCKR;
   80578:	2212      	movs	r2, #18
   8057a:	4b06      	ldr	r3, [pc, #24]	; (80594 <SystemInit+0x8c>)
   8057c:	631a      	str	r2, [r3, #48]	; 0x30
  while ( !(PMC->PMC_SR & PMC_SR_MCKRDY) )
   8057e:	4b05      	ldr	r3, [pc, #20]	; (80594 <SystemInit+0x8c>)
   80580:	6e9b      	ldr	r3, [r3, #104]	; 0x68
   80582:	f013 0f08 	tst.w	r3, #8
   80586:	d0fa      	beq.n	8057e <SystemInit+0x76>
  {
  }

  SystemCoreClock = CHIP_FREQ_CPU_MAX;
   80588:	4a06      	ldr	r2, [pc, #24]	; (805a4 <SystemInit+0x9c>)
   8058a:	4b07      	ldr	r3, [pc, #28]	; (805a8 <SystemInit+0xa0>)
   8058c:	601a      	str	r2, [r3, #0]
   8058e:	4770      	bx	lr
   80590:	400e0a00 	.word	0x400e0a00
   80594:	400e0600 	.word	0x400e0600
   80598:	00370809 	.word	0x00370809
   8059c:	01370809 	.word	0x01370809
   805a0:	200d3f01 	.word	0x200d3f01
   805a4:	0501bd00 	.word	0x0501bd00
   805a8:	20000000 	.word	0x20000000

000805ac <pin_util_set_dir>:

enum PIN_DIR_TYPE{OUTPUT_ENABLE = 1, PIO_ENABLE, PIO_DISABLE};
	
void pin_util_set_dir(char port, uint8_t pin, enum PIN_DIR_TYPE type)
{
	switch (port) {
   805ac:	3841      	subs	r0, #65	; 0x41
   805ae:	2803      	cmp	r0, #3
   805b0:	d807      	bhi.n	805c2 <pin_util_set_dir+0x16>
   805b2:	e8df f000 	tbb	[pc, r0]
   805b6:	1602      	.short	0x1602
   805b8:	3c29      	.short	0x3c29
		case 'A':
		{
			//PIOA->PIO_WPMR = ('P' << 24) + ('I' << 16) + ('O' << 8) + 0;
			if (type == 1){
   805ba:	2a01      	cmp	r2, #1
   805bc:	d002      	beq.n	805c4 <pin_util_set_dir+0x18>
				PIOA->PIO_OER |= 1u << pin;	
			} else if (type == 2){
   805be:	2a02      	cmp	r2, #2
   805c0:	d007      	beq.n	805d2 <pin_util_set_dir+0x26>
   805c2:	4770      	bx	lr
				PIOA->PIO_OER |= 1u << pin;	
   805c4:	4823      	ldr	r0, [pc, #140]	; (80654 <pin_util_set_dir+0xa8>)
   805c6:	6903      	ldr	r3, [r0, #16]
   805c8:	fa02 f101 	lsl.w	r1, r2, r1
   805cc:	4319      	orrs	r1, r3
   805ce:	6101      	str	r1, [r0, #16]
   805d0:	4770      	bx	lr
				PIOA->PIO_PER |= 1u << pin;
   805d2:	4820      	ldr	r0, [pc, #128]	; (80654 <pin_util_set_dir+0xa8>)
   805d4:	6803      	ldr	r3, [r0, #0]
   805d6:	2201      	movs	r2, #1
   805d8:	fa02 f101 	lsl.w	r1, r2, r1
   805dc:	4319      	orrs	r1, r3
   805de:	6001      	str	r1, [r0, #0]
   805e0:	4770      	bx	lr
			break;
		}
		case 'B':
		{
			//PIOB->PIO_WPMR = ('P' << 24) + ('I' << 16) + ('O' << 8) + 0;
			if (type == 1){
   805e2:	2a01      	cmp	r2, #1
   805e4:	d009      	beq.n	805fa <pin_util_set_dir+0x4e>
				PIOB->PIO_OER |= 1u << pin;
			} else if (type == 2){
   805e6:	2a02      	cmp	r2, #2
   805e8:	d1eb      	bne.n	805c2 <pin_util_set_dir+0x16>
				PIOB->PIO_PER |= 1u << pin;
   805ea:	481b      	ldr	r0, [pc, #108]	; (80658 <pin_util_set_dir+0xac>)
   805ec:	6803      	ldr	r3, [r0, #0]
   805ee:	2201      	movs	r2, #1
   805f0:	fa02 f101 	lsl.w	r1, r2, r1
   805f4:	4319      	orrs	r1, r3
   805f6:	6001      	str	r1, [r0, #0]
   805f8:	4770      	bx	lr
				PIOB->PIO_OER |= 1u << pin;
   805fa:	4817      	ldr	r0, [pc, #92]	; (80658 <pin_util_set_dir+0xac>)
   805fc:	6903      	ldr	r3, [r0, #16]
   805fe:	fa02 f101 	lsl.w	r1, r2, r1
   80602:	4319      	orrs	r1, r3
   80604:	6101      	str	r1, [r0, #16]
   80606:	4770      	bx	lr
			break;
		}
		case 'C':
		{
			//PIOC->PIO_WPMR = ('P' << 24) + ('I' << 16) + ('O' << 8) + 0;
			if (type == 1){
   80608:	2a01      	cmp	r2, #1
   8060a:	d009      	beq.n	80620 <pin_util_set_dir+0x74>
				PIOC->PIO_OER |= 1u << pin;
				} else if (type == 2){
   8060c:	2a02      	cmp	r2, #2
   8060e:	d1d8      	bne.n	805c2 <pin_util_set_dir+0x16>
				PIOC->PIO_PER |= 1u << pin;
   80610:	4812      	ldr	r0, [pc, #72]	; (8065c <pin_util_set_dir+0xb0>)
   80612:	6803      	ldr	r3, [r0, #0]
   80614:	2201      	movs	r2, #1
   80616:	fa02 f101 	lsl.w	r1, r2, r1
   8061a:	4319      	orrs	r1, r3
   8061c:	6001      	str	r1, [r0, #0]
   8061e:	4770      	bx	lr
				PIOC->PIO_OER |= 1u << pin;
   80620:	480e      	ldr	r0, [pc, #56]	; (8065c <pin_util_set_dir+0xb0>)
   80622:	6903      	ldr	r3, [r0, #16]
   80624:	fa02 f101 	lsl.w	r1, r2, r1
   80628:	4319      	orrs	r1, r3
   8062a:	6101      	str	r1, [r0, #16]
   8062c:	4770      	bx	lr
			break;
		}
		case 'D':
		{
			//PIOD->PIO_WPMR = ('P' << 24) + ('I' << 16) + ('O' << 8) + 0;
			if (type == 1){
   8062e:	2a01      	cmp	r2, #1
   80630:	d009      	beq.n	80646 <pin_util_set_dir+0x9a>
				PIOD->PIO_OER |= 1u << pin;
				} else if (type == 2){
   80632:	2a02      	cmp	r2, #2
   80634:	d1c5      	bne.n	805c2 <pin_util_set_dir+0x16>
				PIOD->PIO_PER |= 1u << pin;
   80636:	480a      	ldr	r0, [pc, #40]	; (80660 <pin_util_set_dir+0xb4>)
   80638:	6803      	ldr	r3, [r0, #0]
   8063a:	2201      	movs	r2, #1
   8063c:	fa02 f101 	lsl.w	r1, r2, r1
   80640:	4319      	orrs	r1, r3
   80642:	6001      	str	r1, [r0, #0]
			//PIOD->PIO_WPMR = ('P' << 24) + ('I' << 16) + ('O' << 8) + 1;
			break;
		}
		default: break;
	}
}
   80644:	e7bd      	b.n	805c2 <pin_util_set_dir+0x16>
				PIOD->PIO_OER |= 1u << pin;
   80646:	4806      	ldr	r0, [pc, #24]	; (80660 <pin_util_set_dir+0xb4>)
   80648:	6903      	ldr	r3, [r0, #16]
   8064a:	fa02 f101 	lsl.w	r1, r2, r1
   8064e:	4319      	orrs	r1, r3
   80650:	6101      	str	r1, [r0, #16]
   80652:	4770      	bx	lr
   80654:	400e0e00 	.word	0x400e0e00
   80658:	400e1000 	.word	0x400e1000
   8065c:	400e1200 	.word	0x400e1200
   80660:	400e1400 	.word	0x400e1400

00080664 <pin_util_toggle>:

void pin_util_toggle(char port, uint8_t pin)
{
	switch (port) {
   80664:	2843      	cmp	r0, #67	; 0x43
   80666:	d012      	beq.n	8068e <pin_util_toggle+0x2a>
   80668:	2844      	cmp	r0, #68	; 0x44
   8066a:	d01d      	beq.n	806a8 <pin_util_toggle+0x44>
   8066c:	2841      	cmp	r0, #65	; 0x41
   8066e:	d000      	beq.n	80672 <pin_util_toggle+0xe>
   80670:	4770      	bx	lr
		case 'A':
		{
			uint32_t port_data = PIOA->PIO_ODSR;
   80672:	4b14      	ldr	r3, [pc, #80]	; (806c4 <pin_util_toggle+0x60>)
   80674:	6b9a      	ldr	r2, [r3, #56]	; 0x38
			if (port_data & (1u << pin))	PIOA->PIO_CODR = (1u << pin);
   80676:	2301      	movs	r3, #1
   80678:	fa03 f101 	lsl.w	r1, r3, r1
   8067c:	420a      	tst	r2, r1
   8067e:	d002      	beq.n	80686 <pin_util_toggle+0x22>
   80680:	4b10      	ldr	r3, [pc, #64]	; (806c4 <pin_util_toggle+0x60>)
   80682:	6359      	str	r1, [r3, #52]	; 0x34
   80684:	4770      	bx	lr
			else							PIOA->PIO_SODR = port_data | (1u << pin);
   80686:	4311      	orrs	r1, r2
   80688:	4b0e      	ldr	r3, [pc, #56]	; (806c4 <pin_util_toggle+0x60>)
   8068a:	6319      	str	r1, [r3, #48]	; 0x30
   8068c:	4770      	bx	lr
			//PIOA->PIO_SODR = port_data & ~(1 << pin);
			break;
		}
		case 'C':
		{
			uint32_t port_data = PIOC->PIO_ODSR;
   8068e:	4b0e      	ldr	r3, [pc, #56]	; (806c8 <pin_util_toggle+0x64>)
   80690:	6b9a      	ldr	r2, [r3, #56]	; 0x38
			if (port_data & (1u << pin))	PIOC->PIO_CODR = (1u << pin);
   80692:	2301      	movs	r3, #1
   80694:	fa03 f101 	lsl.w	r1, r3, r1
   80698:	420a      	tst	r2, r1
   8069a:	d002      	beq.n	806a2 <pin_util_toggle+0x3e>
   8069c:	4b0a      	ldr	r3, [pc, #40]	; (806c8 <pin_util_toggle+0x64>)
   8069e:	6359      	str	r1, [r3, #52]	; 0x34
   806a0:	4770      	bx	lr
			else							PIOC->PIO_SODR = (1u << pin);
   806a2:	4b09      	ldr	r3, [pc, #36]	; (806c8 <pin_util_toggle+0x64>)
   806a4:	6319      	str	r1, [r3, #48]	; 0x30
   806a6:	4770      	bx	lr
			//PIOA->PIO_SODR = port_data & ~(1 << pin);
			break;
		}
		case 'D':
		{
			uint32_t port_data = PIOD->PIO_ODSR;
   806a8:	4b08      	ldr	r3, [pc, #32]	; (806cc <pin_util_toggle+0x68>)
   806aa:	6b9a      	ldr	r2, [r3, #56]	; 0x38
			if (port_data & (1u << pin))	PIOD->PIO_CODR = (1u << pin);
   806ac:	2301      	movs	r3, #1
   806ae:	fa03 f101 	lsl.w	r1, r3, r1
   806b2:	420a      	tst	r2, r1
   806b4:	d102      	bne.n	806bc <pin_util_toggle+0x58>
			else							PIOD->PIO_SODR = (1u << pin);
   806b6:	4b05      	ldr	r3, [pc, #20]	; (806cc <pin_util_toggle+0x68>)
   806b8:	6319      	str	r1, [r3, #48]	; 0x30
			//PIOA->PIO_SODR = port_data & ~(1 << pin);
			break;
		}
		default: break;
	}
}
   806ba:	e7d9      	b.n	80670 <pin_util_toggle+0xc>
			if (port_data & (1u << pin))	PIOD->PIO_CODR = (1u << pin);
   806bc:	4b03      	ldr	r3, [pc, #12]	; (806cc <pin_util_toggle+0x68>)
   806be:	6359      	str	r1, [r3, #52]	; 0x34
   806c0:	4770      	bx	lr
   806c2:	bf00      	nop
   806c4:	400e0e00 	.word	0x400e0e00
   806c8:	400e1200 	.word	0x400e1200
   806cc:	400e1400 	.word	0x400e1400

000806d0 <dac_config>:
#include "pin_util.h"
#include <stdint.h>

void dac_config(){
	// write protect disable
	DACC->DACC_WPMR = ('D' << 24) + ('A' << 16) + ('C' << 8) + 0;
   806d0:	4b08      	ldr	r3, [pc, #32]	; (806f4 <dac_config+0x24>)
   806d2:	4a09      	ldr	r2, [pc, #36]	; (806f8 <dac_config+0x28>)
   806d4:	f8c3 20e4 	str.w	r2, [r3, #228]	; 0xe4
	
	// set mode
	DACC->DACC_MR = (1 << 4);
   806d8:	2210      	movs	r2, #16
   806da:	605a      	str	r2, [r3, #4]
	
	// enable channel 0
	DACC->DACC_CHER = 1;
   806dc:	2201      	movs	r2, #1
   806de:	611a      	str	r2, [r3, #16]
	
	
	
	// write protect enable
	DACC->DACC_WPMR = ('D' << 24) + ('A' << 16) + ('C' << 8) + 1;
   806e0:	f102 4288 	add.w	r2, r2, #1140850688	; 0x44000000
   806e4:	f502 0282 	add.w	r2, r2, #4259840	; 0x410000
   806e8:	f502 4286 	add.w	r2, r2, #17152	; 0x4300
   806ec:	f8c3 20e4 	str.w	r2, [r3, #228]	; 0xe4
   806f0:	4770      	bx	lr
   806f2:	bf00      	nop
   806f4:	400c8000 	.word	0x400c8000
   806f8:	44414300 	.word	0x44414300

000806fc <init_dac>:
}

void init_dac(){
   806fc:	b508      	push	{r3, lr}
	// enable pmc
	PMC->PMC_PCR = (1 << 28) + (1 << 12) + 38;
   806fe:	4a03      	ldr	r2, [pc, #12]	; (8070c <init_dac+0x10>)
   80700:	4b03      	ldr	r3, [pc, #12]	; (80710 <init_dac+0x14>)
   80702:	f8c3 210c 	str.w	r2, [r3, #268]	; 0x10c
	// configure dac
	dac_config();
   80706:	4b03      	ldr	r3, [pc, #12]	; (80714 <init_dac+0x18>)
   80708:	4798      	blx	r3
   8070a:	bd08      	pop	{r3, pc}
   8070c:	10001026 	.word	0x10001026
   80710:	400e0600 	.word	0x400e0600
   80714:	000806d1 	.word	0x000806d1

00080718 <dac_write>:

void dac_write(uint16_t d){
	// 12 bit resolution
	uint16_t data = d;//PIOC->PIO_PDSR & ((1<<9) - 1);
	
	DACC->DACC_CDR = (data & ((1<<9) - 1)) << 20;
   80718:	4b02      	ldr	r3, [pc, #8]	; (80724 <dac_write+0xc>)
   8071a:	ea03 5000 	and.w	r0, r3, r0, lsl #20
   8071e:	4b02      	ldr	r3, [pc, #8]	; (80728 <dac_write+0x10>)
   80720:	6218      	str	r0, [r3, #32]
   80722:	4770      	bx	lr
   80724:	1ff00000 	.word	0x1ff00000
   80728:	400c8000 	.word	0x400c8000

0008072c <motor_set_direction>:
int e_sum;

uint8_t motor_read_enc();

void motor_set_direction(uint8_t d){
	if (d)	PIOD->PIO_SODR = 1 << 10;
   8072c:	b920      	cbnz	r0, 80738 <motor_set_direction+0xc>
	else	PIOD->PIO_CODR = 1 << 10;
   8072e:	f44f 6280 	mov.w	r2, #1024	; 0x400
   80732:	4b04      	ldr	r3, [pc, #16]	; (80744 <motor_set_direction+0x18>)
   80734:	635a      	str	r2, [r3, #52]	; 0x34
   80736:	4770      	bx	lr
	if (d)	PIOD->PIO_SODR = 1 << 10;
   80738:	f44f 6280 	mov.w	r2, #1024	; 0x400
   8073c:	4b01      	ldr	r3, [pc, #4]	; (80744 <motor_set_direction+0x18>)
   8073e:	631a      	str	r2, [r3, #48]	; 0x30
   80740:	4770      	bx	lr
   80742:	bf00      	nop
   80744:	400e1400 	.word	0x400e1400

00080748 <motor_set_speed>:
}

// 8 bit
void motor_set_speed(uint8_t s){
   80748:	b508      	push	{r3, lr}
	dac_write(s);
   8074a:	4b01      	ldr	r3, [pc, #4]	; (80750 <motor_set_speed+0x8>)
   8074c:	4798      	blx	r3
   8074e:	bd08      	pop	{r3, pc}
   80750:	00080719 	.word	0x00080719

00080754 <motor_set_enable>:
}

void motor_set_enable(uint8_t en){
	if (en)	PIOD->PIO_SODR = 1 << 9;
   80754:	b920      	cbnz	r0, 80760 <motor_set_enable+0xc>
	else	PIOD->PIO_CODR = 1 << 9;
   80756:	f44f 7200 	mov.w	r2, #512	; 0x200
   8075a:	4b04      	ldr	r3, [pc, #16]	; (8076c <motor_set_enable+0x18>)
   8075c:	635a      	str	r2, [r3, #52]	; 0x34
   8075e:	4770      	bx	lr
	if (en)	PIOD->PIO_SODR = 1 << 9;
   80760:	f44f 7200 	mov.w	r2, #512	; 0x200
   80764:	4b01      	ldr	r3, [pc, #4]	; (8076c <motor_set_enable+0x18>)
   80766:	631a      	str	r2, [r3, #48]	; 0x30
   80768:	4770      	bx	lr
   8076a:	bf00      	nop
   8076c:	400e1400 	.word	0x400e1400

00080770 <motor_set_position>:
}

void motor_set_position(uint8_t pos){
	new_position = pos;
   80770:	4b01      	ldr	r3, [pc, #4]	; (80778 <motor_set_position+0x8>)
   80772:	7018      	strb	r0, [r3, #0]
   80774:	4770      	bx	lr
   80776:	bf00      	nop
   80778:	20000458 	.word	0x20000458

0008077c <pid_reset>:
	PIOD->PIO_SODR = (1 << 1) + 1;
	PIOD->PIO_CODR = (1 << 10) + (1 << 9) + (1 << 2);
}

void pid_reset(){
	e_sum = 0;
   8077c:	2200      	movs	r2, #0
   8077e:	4b01      	ldr	r3, [pc, #4]	; (80784 <pid_reset+0x8>)
   80780:	601a      	str	r2, [r3, #0]
   80782:	4770      	bx	lr
   80784:	2000045c 	.word	0x2000045c

00080788 <pwm_config>:
	
	pwm_config(5);
	pwm_config(6);
}

void pwm_config(uint8_t ch_num){
   80788:	b430      	push	{r4, r5}
	
	PWM->PWM_ENA &= ~(1 << ch_num);
   8078a:	4b10      	ldr	r3, [pc, #64]	; (807cc <pwm_config+0x44>)
   8078c:	6859      	ldr	r1, [r3, #4]
   8078e:	2201      	movs	r2, #1
   80790:	4082      	lsls	r2, r0
   80792:	ea21 0102 	bic.w	r1, r1, r2
   80796:	6059      	str	r1, [r3, #4]
	// disable write protect for all register groups to enable configuration of pwm
	PWM->PWM_WPCR = ('P' << 24) + ('W' << 16) + ('M' << 8) + (0b1111111 << 2) + 0b00;
   80798:	490d      	ldr	r1, [pc, #52]	; (807d0 <pwm_config+0x48>)
   8079a:	f8c3 10e4 	str.w	r1, [r3, #228]	; 0xe4
	
	// clk gen?
	//PWM->PWM_CLK = PWM_CLK_DIVA(1) + PWM_CLK_DIVB(1) + PWM_CLK_PREA(1) + PWM_CLK_PREB(1);
	
	// select clock
	PWM->PWM_CH_NUM[ch_num].PWM_CMR = 0b0101; // select CLKA : 0b1011, select MCLK : 0b0000;
   8079e:	f100 0110 	add.w	r1, r0, #16
   807a2:	0149      	lsls	r1, r1, #5
   807a4:	185c      	adds	r4, r3, r1
   807a6:	2505      	movs	r5, #5
   807a8:	505d      	str	r5, [r3, r1]
	
	// select period
	PWM->PWM_CH_NUM[ch_num].PWM_CPRD = CPRD;
   807aa:	490a      	ldr	r1, [pc, #40]	; (807d4 <pwm_config+0x4c>)
   807ac:	6809      	ldr	r1, [r1, #0]
   807ae:	eb03 1040 	add.w	r0, r3, r0, lsl #5
   807b2:	f8c0 120c 	str.w	r1, [r0, #524]	; 0x20c
	
	// set duty cycle
	PWM->PWM_CH_NUM[ch_num].PWM_CDTY = CPRD - 1500 * 84 / 32;
   807b6:	f6a1 7161 	subw	r1, r1, #3937	; 0xf61
   807ba:	6061      	str	r1, [r4, #4]
	
	// set cmp mode
	//PWM->PWM_CH_NUM[ch_num].PWM_CMPM =
	
	// enable pwm channel
	PWM->PWM_ENA |= 1 << ch_num;
   807bc:	6859      	ldr	r1, [r3, #4]
   807be:	430a      	orrs	r2, r1
   807c0:	605a      	str	r2, [r3, #4]
	
	// lock write-protect
	PWM->PWM_WPCR = ('P' << 24) + ('W' << 16) + ('M' << 8) + (0b1111111 << 2) + 0b10;
   807c2:	4a05      	ldr	r2, [pc, #20]	; (807d8 <pwm_config+0x50>)
   807c4:	f8c3 20e4 	str.w	r2, [r3, #228]	; 0xe4
}
   807c8:	bc30      	pop	{r4, r5}
   807ca:	4770      	bx	lr
   807cc:	40094000 	.word	0x40094000
   807d0:	50574efc 	.word	0x50574efc
   807d4:	20000004 	.word	0x20000004
   807d8:	50574efe 	.word	0x50574efe

000807dc <init_pwm>:
void init_pwm(){
   807dc:	b510      	push	{r4, lr}
	PIOC->PIO_PDR |= PIO_PDR_P19;
   807de:	4b0e      	ldr	r3, [pc, #56]	; (80818 <init_pwm+0x3c>)
   807e0:	685a      	ldr	r2, [r3, #4]
   807e2:	f442 2200 	orr.w	r2, r2, #524288	; 0x80000
   807e6:	605a      	str	r2, [r3, #4]
	PIOC->PIO_PDR |= PIO_PDR_P18;
   807e8:	685a      	ldr	r2, [r3, #4]
   807ea:	f442 2280 	orr.w	r2, r2, #262144	; 0x40000
   807ee:	605a      	str	r2, [r3, #4]
	PIOC->PIO_ABSR |= PIO_ABSR_P19;
   807f0:	6f1a      	ldr	r2, [r3, #112]	; 0x70
   807f2:	f442 2200 	orr.w	r2, r2, #524288	; 0x80000
   807f6:	671a      	str	r2, [r3, #112]	; 0x70
	PIOC->PIO_ABSR |= PIO_ABSR_P18;
   807f8:	6f1a      	ldr	r2, [r3, #112]	; 0x70
   807fa:	f442 2280 	orr.w	r2, r2, #262144	; 0x40000
   807fe:	671a      	str	r2, [r3, #112]	; 0x70
	PMC->PMC_PCR = (1 << 28) + (1 << 12) + 36;
   80800:	4a06      	ldr	r2, [pc, #24]	; (8081c <init_pwm+0x40>)
   80802:	f5a3 6340 	sub.w	r3, r3, #3072	; 0xc00
   80806:	f8c3 210c 	str.w	r2, [r3, #268]	; 0x10c
	pwm_config(5);
   8080a:	2005      	movs	r0, #5
   8080c:	4c04      	ldr	r4, [pc, #16]	; (80820 <init_pwm+0x44>)
   8080e:	47a0      	blx	r4
	pwm_config(6);
   80810:	2006      	movs	r0, #6
   80812:	47a0      	blx	r4
   80814:	bd10      	pop	{r4, pc}
   80816:	bf00      	nop
   80818:	400e1200 	.word	0x400e1200
   8081c:	10001024 	.word	0x10001024
   80820:	00080789 	.word	0x00080789

00080824 <pwm_set_dc>:

/*
error 1 on invalid us value
*/
uint8_t pwm_set_dc(uint8_t ch_num, uint32_t us_high){
	if (us_high >= 2000 || us_high <= 1000){
   80824:	f2a1 32e9 	subw	r2, r1, #1001	; 0x3e9
   80828:	f240 33e6 	movw	r3, #998	; 0x3e6
   8082c:	429a      	cmp	r2, r3
   8082e:	d901      	bls.n	80834 <pwm_set_dc+0x10>
		return 1;	
   80830:	2001      	movs	r0, #1
   80832:	4770      	bx	lr
uint8_t pwm_set_dc(uint8_t ch_num, uint32_t us_high){
   80834:	b510      	push	{r4, lr}
	}
	uint32_t period_us = CPRD * 32 / 84; // us
   80836:	4b0e      	ldr	r3, [pc, #56]	; (80870 <pwm_set_dc+0x4c>)
   80838:	681a      	ldr	r2, [r3, #0]
   8083a:	0153      	lsls	r3, r2, #5
   8083c:	089b      	lsrs	r3, r3, #2
   8083e:	4c0d      	ldr	r4, [pc, #52]	; (80874 <pwm_set_dc+0x50>)
   80840:	fba4 4303 	umull	r4, r3, r4, r3
   80844:	089b      	lsrs	r3, r3, #2
	uint32_t duty_cycle_divisor = period_us / us_high;
   80846:	fbb3 f1f1 	udiv	r1, r3, r1
	
	PWM->PWM_WPCR = ('P' << 24) + ('W' << 16) + ('M' << 8) + (0b1111111 << 2) + 0b00;
   8084a:	4c0b      	ldr	r4, [pc, #44]	; (80878 <pwm_set_dc+0x54>)
   8084c:	4b0b      	ldr	r3, [pc, #44]	; (8087c <pwm_set_dc+0x58>)
   8084e:	f8c4 30e4 	str.w	r3, [r4, #228]	; 0xe4
	PWM->PWM_CH_NUM[ch_num].PWM_CDTY = CPRD - CPRD / duty_cycle_divisor;
   80852:	fbb2 f1f1 	udiv	r1, r2, r1
   80856:	1a51      	subs	r1, r2, r1
   80858:	3010      	adds	r0, #16
   8085a:	eb04 1040 	add.w	r0, r4, r0, lsl #5
   8085e:	6041      	str	r1, [r0, #4]
	printf("dc: %d\n\r", CPRD - CPRD / duty_cycle_divisor);
   80860:	4807      	ldr	r0, [pc, #28]	; (80880 <pwm_set_dc+0x5c>)
   80862:	4b08      	ldr	r3, [pc, #32]	; (80884 <pwm_set_dc+0x60>)
   80864:	4798      	blx	r3
	PWM->PWM_WPCR = ('P' << 24) + ('W' << 16) + ('M' << 8) + (0b1111111 << 2) + 0b10;
   80866:	4b08      	ldr	r3, [pc, #32]	; (80888 <pwm_set_dc+0x64>)
   80868:	f8c4 30e4 	str.w	r3, [r4, #228]	; 0xe4
	
	//PWM->PWM_CH_NUM[ch_num].PWM_CDTYUPD = CPRD - CPRD / duty_cycle_divisor;
	
	return 0;
   8086c:	2000      	movs	r0, #0
   8086e:	bd10      	pop	{r4, pc}
   80870:	20000004 	.word	0x20000004
   80874:	30c30c31 	.word	0x30c30c31
   80878:	40094000 	.word	0x40094000
   8087c:	50574efc 	.word	0x50574efc
   80880:	00081218 	.word	0x00081218
   80884:	00080f15 	.word	0x00080f15
   80888:	50574efe 	.word	0x50574efe

0008088c <pwm_joystick_move>:
}

void pwm_joystick_move(uint8_t dir){
   8088c:	b508      	push	{r3, lr}
	uint8_t joystick_delta = 50;
	
	if (dir == 3){
   8088e:	2803      	cmp	r0, #3
   80890:	d002      	beq.n	80898 <pwm_joystick_move+0xc>
		
		//motor_set_enable(1);
		//motor_set_direction(1);
		//motor_set_speed(0xcf);
		
	} else if (dir == 4){
   80892:	2804      	cmp	r0, #4
   80894:	d00e      	beq.n	808b4 <pwm_joystick_move+0x28>
   80896:	bd08      	pop	{r3, pc}
		servo_pos_us -= joystick_delta;
   80898:	4b0d      	ldr	r3, [pc, #52]	; (808d0 <pwm_joystick_move+0x44>)
   8089a:	6859      	ldr	r1, [r3, #4]
   8089c:	3932      	subs	r1, #50	; 0x32
   8089e:	6059      	str	r1, [r3, #4]
		if(pwm_set_dc(5, servo_pos_us) != 0) servo_pos_us += joystick_delta; // out of bounds correction
   808a0:	2005      	movs	r0, #5
   808a2:	4b0c      	ldr	r3, [pc, #48]	; (808d4 <pwm_joystick_move+0x48>)
   808a4:	4798      	blx	r3
   808a6:	2800      	cmp	r0, #0
   808a8:	d0f5      	beq.n	80896 <pwm_joystick_move+0xa>
   808aa:	4a09      	ldr	r2, [pc, #36]	; (808d0 <pwm_joystick_move+0x44>)
   808ac:	6853      	ldr	r3, [r2, #4]
   808ae:	3332      	adds	r3, #50	; 0x32
   808b0:	6053      	str	r3, [r2, #4]
   808b2:	bd08      	pop	{r3, pc}
		// left
		servo_pos_us += joystick_delta;
   808b4:	4b06      	ldr	r3, [pc, #24]	; (808d0 <pwm_joystick_move+0x44>)
   808b6:	6859      	ldr	r1, [r3, #4]
   808b8:	3132      	adds	r1, #50	; 0x32
   808ba:	6059      	str	r1, [r3, #4]
		if(pwm_set_dc(5, servo_pos_us) != 0) servo_pos_us -= joystick_delta; // out of bounds correction
   808bc:	2005      	movs	r0, #5
   808be:	4b05      	ldr	r3, [pc, #20]	; (808d4 <pwm_joystick_move+0x48>)
   808c0:	4798      	blx	r3
   808c2:	2800      	cmp	r0, #0
   808c4:	d0e7      	beq.n	80896 <pwm_joystick_move+0xa>
   808c6:	4a02      	ldr	r2, [pc, #8]	; (808d0 <pwm_joystick_move+0x44>)
   808c8:	6853      	ldr	r3, [r2, #4]
   808ca:	3b32      	subs	r3, #50	; 0x32
   808cc:	6053      	str	r3, [r2, #4]
		
		//motor_set_enable(1);
		//motor_set_direction(0);
		//motor_set_speed(0xcf);
	}
}
   808ce:	e7e2      	b.n	80896 <pwm_joystick_move+0xa>
   808d0:	20000004 	.word	0x20000004
   808d4:	00080825 	.word	0x00080825

000808d8 <timer_config>:

void timer_config(uint8_t timer_num, uint16_t ms){
	Tc* timer_base;
	uint8_t timer_chan;
	
	if(timer_num / 3 == 0)		timer_base = TC0;
   808d8:	2802      	cmp	r0, #2
   808da:	d909      	bls.n	808f0 <timer_config+0x18>
	else if(timer_num / 3 == 1) timer_base = TC1;
   808dc:	1ec3      	subs	r3, r0, #3
   808de:	b2db      	uxtb	r3, r3
   808e0:	2b02      	cmp	r3, #2
   808e2:	d917      	bls.n	80914 <timer_config+0x3c>
	else if(timer_num / 3 == 2) timer_base = TC2;
   808e4:	1f83      	subs	r3, r0, #6
   808e6:	b2db      	uxtb	r3, r3
   808e8:	2b02      	cmp	r3, #2
   808ea:	d82a      	bhi.n	80942 <timer_config+0x6a>
   808ec:	4a16      	ldr	r2, [pc, #88]	; (80948 <timer_config+0x70>)
   808ee:	e000      	b.n	808f2 <timer_config+0x1a>
	if(timer_num / 3 == 0)		timer_base = TC0;
   808f0:	4a16      	ldr	r2, [pc, #88]	; (8094c <timer_config+0x74>)
void timer_config(uint8_t timer_num, uint16_t ms){
   808f2:	b410      	push	{r4}
	else return;
	
	if(timer_num % 3 == 0)		timer_chan = 0;
   808f4:	4b16      	ldr	r3, [pc, #88]	; (80950 <timer_config+0x78>)
   808f6:	fba3 4300 	umull	r4, r3, r3, r0
   808fa:	085b      	lsrs	r3, r3, #1
   808fc:	eb03 0343 	add.w	r3, r3, r3, lsl #1
   80900:	1ac0      	subs	r0, r0, r3
   80902:	f010 00ff 	ands.w	r0, r0, #255	; 0xff
   80906:	d007      	beq.n	80918 <timer_config+0x40>
	else if(timer_num % 3 == 1) timer_chan = 1;
   80908:	2801      	cmp	r0, #1
   8090a:	d01b      	beq.n	80944 <timer_config+0x6c>
	else if(timer_num % 3 == 2) timer_chan = 2;
   8090c:	2802      	cmp	r0, #2
   8090e:	d117      	bne.n	80940 <timer_config+0x68>
   80910:	2302      	movs	r3, #2
   80912:	e002      	b.n	8091a <timer_config+0x42>
	else if(timer_num / 3 == 1) timer_base = TC1;
   80914:	4a0f      	ldr	r2, [pc, #60]	; (80954 <timer_config+0x7c>)
   80916:	e7ec      	b.n	808f2 <timer_config+0x1a>
	if(timer_num % 3 == 0)		timer_chan = 0;
   80918:	2300      	movs	r3, #0
	else return;
	
	timer_base->TC_WPMR = ('T' << 24) + ('I' << 16) + ('M' << 8) + 0;
   8091a:	480f      	ldr	r0, [pc, #60]	; (80958 <timer_config+0x80>)
   8091c:	f8c2 00e4 	str.w	r0, [r2, #228]	; 0xe4
	
	timer_base->TC_CHANNEL[timer_chan].TC_CCR = (1 << 2) + 1;		// enable and start clk
   80920:	019b      	lsls	r3, r3, #6
   80922:	18d0      	adds	r0, r2, r3
   80924:	2405      	movs	r4, #5
   80926:	50d4      	str	r4, [r2, r3]
	timer_base->TC_CHANNEL[timer_chan].TC_CMR = (1 << 6) + 3;		// stop counter on reg_c cmp and set clk = mclk / 128
   80928:	2343      	movs	r3, #67	; 0x43
   8092a:	6043      	str	r3, [r0, #4]
	timer_base->TC_CHANNEL[timer_chan].TC_RC = 600 * ms;			// period = 600 * 128 / 84MHz = 0.0009s
   8092c:	f44f 7316 	mov.w	r3, #600	; 0x258
   80930:	fb03 f101 	mul.w	r1, r3, r1
   80934:	61c1      	str	r1, [r0, #28]
	timer_base->TC_CHANNEL[timer_chan].TC_IER = 1 << 4;				// counter rc cmp interrupt
   80936:	2310      	movs	r3, #16
   80938:	6243      	str	r3, [r0, #36]	; 0x24
	
	timer_base->TC_WPMR = ('T' << 24) + ('I' << 16) + ('M' << 8) + 1;
   8093a:	4b08      	ldr	r3, [pc, #32]	; (8095c <timer_config+0x84>)
   8093c:	f8c2 30e4 	str.w	r3, [r2, #228]	; 0xe4
}
   80940:	bc10      	pop	{r4}
   80942:	4770      	bx	lr
	else if(timer_num % 3 == 1) timer_chan = 1;
   80944:	2301      	movs	r3, #1
   80946:	e7e8      	b.n	8091a <timer_config+0x42>
   80948:	40088000 	.word	0x40088000
   8094c:	40080000 	.word	0x40080000
   80950:	aaaaaaab 	.word	0xaaaaaaab
   80954:	40084000 	.word	0x40084000
   80958:	54494d00 	.word	0x54494d00
   8095c:	54494d01 	.word	0x54494d01

00080960 <init_timer>:

void init_timer(){
   80960:	b538      	push	{r3, r4, r5, lr}
	// enable all timer peripheral clocks
	for (int i = 0; i < 9; i++) PMC->PMC_PCR = (1 << 28) + (1 << 12) + 27 + i;
   80962:	2300      	movs	r3, #0
   80964:	e006      	b.n	80974 <init_timer+0x14>
   80966:	f103 2210 	add.w	r2, r3, #268439552	; 0x10001000
   8096a:	321b      	adds	r2, #27
   8096c:	490e      	ldr	r1, [pc, #56]	; (809a8 <init_timer+0x48>)
   8096e:	f8c1 210c 	str.w	r2, [r1, #268]	; 0x10c
   80972:	3301      	adds	r3, #1
   80974:	2b08      	cmp	r3, #8
   80976:	ddf6      	ble.n	80966 <init_timer+0x6>
	
	timer_config(0, 50);
   80978:	2132      	movs	r1, #50	; 0x32
   8097a:	2000      	movs	r0, #0
   8097c:	4d0b      	ldr	r5, [pc, #44]	; (809ac <init_timer+0x4c>)
   8097e:	47a8      	blx	r5
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
   80980:	4c0b      	ldr	r4, [pc, #44]	; (809b0 <init_timer+0x50>)
   80982:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
   80986:	6023      	str	r3, [r4, #0]
	NVIC_EnableIRQ(ID_TC0);
	timer_config(1, 1000);
   80988:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
   8098c:	2001      	movs	r0, #1
   8098e:	47a8      	blx	r5
   80990:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
   80994:	6023      	str	r3, [r4, #0]
	NVIC_EnableIRQ(ID_TC1);
	timer_config(2, 2000);
   80996:	f44f 61fa 	mov.w	r1, #2000	; 0x7d0
   8099a:	2002      	movs	r0, #2
   8099c:	47a8      	blx	r5
   8099e:	f04f 5300 	mov.w	r3, #536870912	; 0x20000000
   809a2:	6023      	str	r3, [r4, #0]
   809a4:	bd38      	pop	{r3, r4, r5, pc}
   809a6:	bf00      	nop
   809a8:	400e0600 	.word	0x400e0600
   809ac:	000808d9 	.word	0x000808d9
   809b0:	e000e100 	.word	0xe000e100

000809b4 <TC1_Handler>:
	TC0->TC_CHANNEL[0].TC_CCR = (1 << 2) + 1;
	uint32_t isr = TC0->TC_CHANNEL[0].TC_SR;
	NVIC_ClearPendingIRQ(ID_TC0);
}

void TC1_Handler(){
   809b4:	b510      	push	{r4, lr}
	//printf("interrupt: tc1\n\r");
	
	pin_util_toggle('A', 19);
   809b6:	2113      	movs	r1, #19
   809b8:	2041      	movs	r0, #65	; 0x41
   809ba:	4c07      	ldr	r4, [pc, #28]	; (809d8 <TC1_Handler+0x24>)
   809bc:	47a0      	blx	r4
	pin_util_toggle('A', 20);
   809be:	2114      	movs	r1, #20
   809c0:	2041      	movs	r0, #65	; 0x41
   809c2:	47a0      	blx	r4
	// clear ch 0 and nvic
	//TC1->TC_CHANNEL[0].TC_CCR = (1 << 2) + 1;
	//uint32_t isr = TC1->TC_CHANNEL[0].TC_SR;
	
	// clear ch 1 and nvic
	TC0->TC_CHANNEL[1].TC_CCR = (1 << 2) + 1;
   809c4:	4b05      	ldr	r3, [pc, #20]	; (809dc <TC1_Handler+0x28>)
   809c6:	2205      	movs	r2, #5
   809c8:	641a      	str	r2, [r3, #64]	; 0x40
	uint32_t isr = TC0->TC_CHANNEL[1].TC_SR;
   809ca:	6e1b      	ldr	r3, [r3, #96]	; 0x60
    NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
   809cc:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
   809d0:	4b03      	ldr	r3, [pc, #12]	; (809e0 <TC1_Handler+0x2c>)
   809d2:	f8c3 2180 	str.w	r2, [r3, #384]	; 0x180
   809d6:	bd10      	pop	{r4, pc}
   809d8:	00080665 	.word	0x00080665
   809dc:	40080000 	.word	0x40080000
   809e0:	e000e100 	.word	0xe000e100

000809e4 <TC2_Handler>:
	
	NVIC_ClearPendingIRQ(ID_TC1);
}

void TC2_Handler(){
   809e4:	b508      	push	{r3, lr}
	printf("interrupt: tc2\n\r");
   809e6:	4807      	ldr	r0, [pc, #28]	; (80a04 <TC2_Handler+0x20>)
   809e8:	4b07      	ldr	r3, [pc, #28]	; (80a08 <TC2_Handler+0x24>)
   809ea:	4798      	blx	r3
	
	//pin_util_toggle('A', 19);
	//pin_util_toggle('A', 20);
	
	// clear ch 0 and nvic
	TC0->TC_CHANNEL[2].TC_CCR = (1 << 2) + 1;
   809ec:	4b07      	ldr	r3, [pc, #28]	; (80a0c <TC2_Handler+0x28>)
   809ee:	2205      	movs	r2, #5
   809f0:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
	uint32_t isr = TC0->TC_CHANNEL[2].TC_SR;
   809f4:	f8d3 30a0 	ldr.w	r3, [r3, #160]	; 0xa0
   809f8:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
   809fc:	4b04      	ldr	r3, [pc, #16]	; (80a10 <TC2_Handler+0x2c>)
   809fe:	f8c3 2180 	str.w	r2, [r3, #384]	; 0x180
   80a02:	bd08      	pop	{r3, pc}
   80a04:	00081224 	.word	0x00081224
   80a08:	00080f15 	.word	0x00080f15
   80a0c:	40080000 	.word	0x40080000
   80a10:	e000e100 	.word	0xe000e100

00080a14 <delay>:
#include "timer_driver.h"

#define F_CPU 4000

void delay(uint32_t ms){
	for(uint32_t i=0; i<F_CPU * ms / 4; i++){__NOP();}
   80a14:	2200      	movs	r2, #0
   80a16:	e001      	b.n	80a1c <delay+0x8>
   80a18:	bf00      	nop
   80a1a:	3201      	adds	r2, #1
   80a1c:	f44f 637a 	mov.w	r3, #4000	; 0xfa0
   80a20:	fb03 f300 	mul.w	r3, r3, r0
   80a24:	ebb2 0f93 	cmp.w	r2, r3, lsr #2
   80a28:	d3f6      	bcc.n	80a18 <delay+0x4>
}
   80a2a:	4770      	bx	lr

00080a2c <init_motor>:
void init_motor(){
   80a2c:	b510      	push	{r4, lr}
	PMC->PMC_PCR = (1 << 28) + (1 << 12) + 13;
   80a2e:	4a18      	ldr	r2, [pc, #96]	; (80a90 <init_motor+0x64>)
   80a30:	4b18      	ldr	r3, [pc, #96]	; (80a94 <init_motor+0x68>)
   80a32:	f8c3 210c 	str.w	r2, [r3, #268]	; 0x10c
	PIOC->PIO_WPMR = ('P' << 24) + ('I' << 16) + ('O' << 8) + 0;
   80a36:	f503 6340 	add.w	r3, r3, #3072	; 0xc00
   80a3a:	4a17      	ldr	r2, [pc, #92]	; (80a98 <init_motor+0x6c>)
   80a3c:	f8c3 20e4 	str.w	r2, [r3, #228]	; 0xe4
	PIOC->PIO_PER |= ((1 << 8) - 1) << 1;
   80a40:	681a      	ldr	r2, [r3, #0]
   80a42:	f442 72ff 	orr.w	r2, r2, #510	; 0x1fe
   80a46:	601a      	str	r2, [r3, #0]
	PIOC->PIO_ODR = ((1 << 8) - 1) << 1;
   80a48:	f44f 72ff 	mov.w	r2, #510	; 0x1fe
   80a4c:	615a      	str	r2, [r3, #20]
	pin_util_set_dir('D', 10, OUTPUT_ENABLE);	// DIR
   80a4e:	2201      	movs	r2, #1
   80a50:	210a      	movs	r1, #10
   80a52:	2044      	movs	r0, #68	; 0x44
   80a54:	4c11      	ldr	r4, [pc, #68]	; (80a9c <init_motor+0x70>)
   80a56:	47a0      	blx	r4
	pin_util_set_dir('D', 9, OUTPUT_ENABLE);	// EN
   80a58:	2201      	movs	r2, #1
   80a5a:	2109      	movs	r1, #9
   80a5c:	2044      	movs	r0, #68	; 0x44
   80a5e:	47a0      	blx	r4
	pin_util_set_dir('D', 2, OUTPUT_ENABLE);	// SEL
   80a60:	2201      	movs	r2, #1
   80a62:	2102      	movs	r1, #2
   80a64:	2044      	movs	r0, #68	; 0x44
   80a66:	47a0      	blx	r4
	pin_util_set_dir('D', 1, OUTPUT_ENABLE);	// NOT_RST
   80a68:	2201      	movs	r2, #1
   80a6a:	4611      	mov	r1, r2
   80a6c:	2044      	movs	r0, #68	; 0x44
   80a6e:	47a0      	blx	r4
	pin_util_set_dir('D', 0, OUTPUT_ENABLE);	// NOT_OE
   80a70:	2201      	movs	r2, #1
   80a72:	2100      	movs	r1, #0
   80a74:	2044      	movs	r0, #68	; 0x44
   80a76:	47a0      	blx	r4
	PIOD->PIO_CODR = (1 << 1);
   80a78:	4c09      	ldr	r4, [pc, #36]	; (80aa0 <init_motor+0x74>)
   80a7a:	2302      	movs	r3, #2
   80a7c:	6363      	str	r3, [r4, #52]	; 0x34
	delay(1);
   80a7e:	2001      	movs	r0, #1
   80a80:	4b08      	ldr	r3, [pc, #32]	; (80aa4 <init_motor+0x78>)
   80a82:	4798      	blx	r3
	PIOD->PIO_SODR = (1 << 1) + 1;
   80a84:	2303      	movs	r3, #3
   80a86:	6323      	str	r3, [r4, #48]	; 0x30
	PIOD->PIO_CODR = (1 << 10) + (1 << 9) + (1 << 2);
   80a88:	f240 6304 	movw	r3, #1540	; 0x604
   80a8c:	6363      	str	r3, [r4, #52]	; 0x34
   80a8e:	bd10      	pop	{r4, pc}
   80a90:	1000100d 	.word	0x1000100d
   80a94:	400e0600 	.word	0x400e0600
   80a98:	50494f00 	.word	0x50494f00
   80a9c:	000805ad 	.word	0x000805ad
   80aa0:	400e1400 	.word	0x400e1400
   80aa4:	00080a15 	.word	0x00080a15

00080aa8 <motor_read_enc>:
	motor_set_speed(u);
	motor_set_direction(dir);
	motor_set_enable(1);
}

uint8_t motor_read_enc(){
   80aa8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
	uint16_t ret;
	
	// set NOT_OE low
	PIOD->PIO_CODR = 1;
   80aac:	4d13      	ldr	r5, [pc, #76]	; (80afc <motor_read_enc+0x54>)
   80aae:	2601      	movs	r6, #1
   80ab0:	636e      	str	r6, [r5, #52]	; 0x34
	PIOD->PIO_CODR = 1 << 2;
   80ab2:	f04f 0904 	mov.w	r9, #4
   80ab6:	f8c5 9034 	str.w	r9, [r5, #52]	; 0x34
	
	delay(1);
   80aba:	4630      	mov	r0, r6
   80abc:	f8df 8048 	ldr.w	r8, [pc, #72]	; 80b08 <motor_read_enc+0x60>
   80ac0:	47c0      	blx	r8
	
	ret = ( ((PIOC->PIO_PDSR >> 1) & ((1<<8) - 1)) ) << 8;
   80ac2:	4f0f      	ldr	r7, [pc, #60]	; (80b00 <motor_read_enc+0x58>)
   80ac4:	6bfc      	ldr	r4, [r7, #60]	; 0x3c
   80ac6:	f3c4 044f 	ubfx	r4, r4, #1, #16
   80aca:	0224      	lsls	r4, r4, #8
   80acc:	b2a4      	uxth	r4, r4
	
	PIOD->PIO_SODR = 1 << 2;
   80ace:	f8c5 9030 	str.w	r9, [r5, #48]	; 0x30
	delay(1);
   80ad2:	4630      	mov	r0, r6
   80ad4:	47c0      	blx	r8
	
	ret += (PIOC->PIO_PDSR >> 1) & ((1<<8) - 1);
   80ad6:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
   80ad8:	f3c3 0347 	ubfx	r3, r3, #1, #8
   80adc:	4423      	add	r3, r4
   80ade:	b29b      	uxth	r3, r3
	
	PIOD->PIO_SODR = 1;
   80ae0:	632e      	str	r6, [r5, #48]	; 0x30
	
	return (uint8_t)(ret * 7 / 255);
   80ae2:	ebc3 03c3 	rsb	r3, r3, r3, lsl #3
   80ae6:	4807      	ldr	r0, [pc, #28]	; (80b04 <motor_read_enc+0x5c>)
   80ae8:	fb80 2003 	smull	r2, r0, r0, r3
   80aec:	4418      	add	r0, r3
   80aee:	17db      	asrs	r3, r3, #31
   80af0:	ebc3 10e0 	rsb	r0, r3, r0, asr #7
}
   80af4:	b2c0      	uxtb	r0, r0
   80af6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
   80afa:	bf00      	nop
   80afc:	400e1400 	.word	0x400e1400
   80b00:	400e1200 	.word	0x400e1200
   80b04:	80808081 	.word	0x80808081
   80b08:	00080a15 	.word	0x00080a15

00080b0c <motor_interrupt>:
void motor_interrupt(){
   80b0c:	b538      	push	{r3, r4, r5, lr}
	position = motor_read_enc();
   80b0e:	4b1b      	ldr	r3, [pc, #108]	; (80b7c <motor_interrupt+0x70>)
   80b10:	4798      	blx	r3
	int e = position - new_position;
   80b12:	4b1b      	ldr	r3, [pc, #108]	; (80b80 <motor_interrupt+0x74>)
   80b14:	781c      	ldrb	r4, [r3, #0]
   80b16:	1b05      	subs	r5, r0, r4
	if (e < 10) pid_reset();
   80b18:	2d09      	cmp	r5, #9
   80b1a:	dd20      	ble.n	80b5e <motor_interrupt+0x52>
	e_sum += e;
   80b1c:	4a19      	ldr	r2, [pc, #100]	; (80b84 <motor_interrupt+0x78>)
   80b1e:	6813      	ldr	r3, [r2, #0]
   80b20:	442b      	add	r3, r5
   80b22:	6013      	str	r3, [r2, #0]
	signed int u = controller_kp * e + controller_ki * e_sum / controller_T_inv;
   80b24:	4a18      	ldr	r2, [pc, #96]	; (80b88 <motor_interrupt+0x7c>)
   80b26:	fb82 1203 	smull	r1, r2, r2, r3
   80b2a:	17dc      	asrs	r4, r3, #31
   80b2c:	ebc4 14a2 	rsb	r4, r4, r2, asr #6
   80b30:	eb04 04c5 	add.w	r4, r4, r5, lsl #3
	if (u > 0){
   80b34:	2c00      	cmp	r4, #0
   80b36:	dd15      	ble.n	80b64 <motor_interrupt+0x58>
		dir = 1; // HYRE
   80b38:	2501      	movs	r5, #1
	u = abs(u);
   80b3a:	2c00      	cmp	r4, #0
   80b3c:	bfb8      	it	lt
   80b3e:	4264      	neglt	r4, r4
	if(u > 0xff) u = 0xff;
   80b40:	2cff      	cmp	r4, #255	; 0xff
   80b42:	dd00      	ble.n	80b46 <motor_interrupt+0x3a>
   80b44:	24ff      	movs	r4, #255	; 0xff
	if(u < 5){
   80b46:	2c04      	cmp	r4, #4
   80b48:	dd0e      	ble.n	80b68 <motor_interrupt+0x5c>
	motor_set_speed(u);
   80b4a:	b2e0      	uxtb	r0, r4
   80b4c:	4b0f      	ldr	r3, [pc, #60]	; (80b8c <motor_interrupt+0x80>)
   80b4e:	4798      	blx	r3
	motor_set_direction(dir);
   80b50:	4628      	mov	r0, r5
   80b52:	4b0f      	ldr	r3, [pc, #60]	; (80b90 <motor_interrupt+0x84>)
   80b54:	4798      	blx	r3
	motor_set_enable(1);
   80b56:	2001      	movs	r0, #1
   80b58:	4b0e      	ldr	r3, [pc, #56]	; (80b94 <motor_interrupt+0x88>)
   80b5a:	4798      	blx	r3
   80b5c:	bd38      	pop	{r3, r4, r5, pc}
	if (e < 10) pid_reset();
   80b5e:	4b0e      	ldr	r3, [pc, #56]	; (80b98 <motor_interrupt+0x8c>)
   80b60:	4798      	blx	r3
   80b62:	e7db      	b.n	80b1c <motor_interrupt+0x10>
		dir = 0; // VENSTRE
   80b64:	2500      	movs	r5, #0
   80b66:	e7e8      	b.n	80b3a <motor_interrupt+0x2e>
		motor_set_enable(0);
   80b68:	2000      	movs	r0, #0
   80b6a:	4b0a      	ldr	r3, [pc, #40]	; (80b94 <motor_interrupt+0x88>)
   80b6c:	4798      	blx	r3
		motor_set_speed(0);
   80b6e:	2000      	movs	r0, #0
   80b70:	4b06      	ldr	r3, [pc, #24]	; (80b8c <motor_interrupt+0x80>)
   80b72:	4798      	blx	r3
		pid_reset();
   80b74:	4b08      	ldr	r3, [pc, #32]	; (80b98 <motor_interrupt+0x8c>)
   80b76:	4798      	blx	r3
   80b78:	e7e7      	b.n	80b4a <motor_interrupt+0x3e>
   80b7a:	bf00      	nop
   80b7c:	00080aa9 	.word	0x00080aa9
   80b80:	20000458 	.word	0x20000458
   80b84:	2000045c 	.word	0x2000045c
   80b88:	4325c53f 	.word	0x4325c53f
   80b8c:	00080749 	.word	0x00080749
   80b90:	0008072d 	.word	0x0008072d
   80b94:	00080755 	.word	0x00080755
   80b98:	0008077d 	.word	0x0008077d

00080b9c <TC0_Handler>:
void TC0_Handler(){
   80b9c:	b508      	push	{r3, lr}
	motor_interrupt();
   80b9e:	4b06      	ldr	r3, [pc, #24]	; (80bb8 <TC0_Handler+0x1c>)
   80ba0:	4798      	blx	r3
	TC0->TC_CHANNEL[0].TC_CCR = (1 << 2) + 1;
   80ba2:	4b06      	ldr	r3, [pc, #24]	; (80bbc <TC0_Handler+0x20>)
   80ba4:	2205      	movs	r2, #5
   80ba6:	601a      	str	r2, [r3, #0]
	uint32_t isr = TC0->TC_CHANNEL[0].TC_SR;
   80ba8:	6a1b      	ldr	r3, [r3, #32]
   80baa:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
   80bae:	4b04      	ldr	r3, [pc, #16]	; (80bc0 <TC0_Handler+0x24>)
   80bb0:	f8c3 2180 	str.w	r2, [r3, #384]	; 0x180
   80bb4:	bd08      	pop	{r3, pc}
   80bb6:	bf00      	nop
   80bb8:	00080b0d 	.word	0x00080b0d
   80bbc:	40080000 	.word	0x40080000
   80bc0:	e000e100 	.word	0xe000e100

00080bc4 <init>:

void init()
{
   80bc4:	b510      	push	{r4, lr}
	PIOC->PIO_WPMR = ('P' << 24) + ('I' << 16) + ('O' << 8) + 0;
   80bc6:	4a1c      	ldr	r2, [pc, #112]	; (80c38 <init+0x74>)
   80bc8:	4b1c      	ldr	r3, [pc, #112]	; (80c3c <init+0x78>)
   80bca:	f8c3 20e4 	str.w	r2, [r3, #228]	; 0xe4
	//for (int i = 0; i < 7; i++) PMC->PMC_PCR = (1 << 28) + (1 << 12) + 27 + 11 + i;
	SystemInit();
   80bce:	4b1c      	ldr	r3, [pc, #112]	; (80c40 <init+0x7c>)
   80bd0:	4798      	blx	r3
	WDT->WDT_MR = WDT_MR_WDDIS;
   80bd2:	f44f 4200 	mov.w	r2, #32768	; 0x8000
   80bd6:	4b1b      	ldr	r3, [pc, #108]	; (80c44 <init+0x80>)
   80bd8:	605a      	str	r2, [r3, #4]
	pin_util_set_dir('A', 19, OUTPUT_ENABLE);
   80bda:	2201      	movs	r2, #1
   80bdc:	2113      	movs	r1, #19
   80bde:	2041      	movs	r0, #65	; 0x41
   80be0:	4c19      	ldr	r4, [pc, #100]	; (80c48 <init+0x84>)
   80be2:	47a0      	blx	r4
	pin_util_set_dir('A', 20, OUTPUT_ENABLE);
   80be4:	2201      	movs	r2, #1
   80be6:	2114      	movs	r1, #20
   80be8:	2041      	movs	r0, #65	; 0x41
   80bea:	47a0      	blx	r4
	configure_uart();
   80bec:	4b17      	ldr	r3, [pc, #92]	; (80c4c <init+0x88>)
   80bee:	4798      	blx	r3
	uint8_t ret = can_init_def_tx_rx_mb(); if(ret == 1) printf("can init failed");
   80bf0:	4b17      	ldr	r3, [pc, #92]	; (80c50 <init+0x8c>)
   80bf2:	4798      	blx	r3
   80bf4:	2801      	cmp	r0, #1
   80bf6:	d01a      	beq.n	80c2e <init+0x6a>
	init_pwm();
   80bf8:	4b16      	ldr	r3, [pc, #88]	; (80c54 <init+0x90>)
   80bfa:	4798      	blx	r3
	init_adc();
   80bfc:	4b16      	ldr	r3, [pc, #88]	; (80c58 <init+0x94>)
   80bfe:	4798      	blx	r3
	init_motor();
   80c00:	4b16      	ldr	r3, [pc, #88]	; (80c5c <init+0x98>)
   80c02:	4798      	blx	r3
	init_dac();
   80c04:	4b16      	ldr	r3, [pc, #88]	; (80c60 <init+0x9c>)
   80c06:	4798      	blx	r3
	init_timer();
   80c08:	4b16      	ldr	r3, [pc, #88]	; (80c64 <init+0xa0>)
   80c0a:	4798      	blx	r3
	
	// solenoid pin23 -> PD10
	// PC22
	PMC->PMC_PCR = (1 << 28) + (1 << 12) + 13;
   80c0c:	4b16      	ldr	r3, [pc, #88]	; (80c68 <init+0xa4>)
   80c0e:	4a17      	ldr	r2, [pc, #92]	; (80c6c <init+0xa8>)
   80c10:	f8c3 210c 	str.w	r2, [r3, #268]	; 0x10c
	PMC->PMC_PCR = (1 << 28) + (1 << 12) + 14;
   80c14:	3201      	adds	r2, #1
   80c16:	f8c3 210c 	str.w	r2, [r3, #268]	; 0x10c
	PMC->PMC_PCR = (1 << 28) + (1 << 12) + 15;
   80c1a:	3201      	adds	r2, #1
   80c1c:	f8c3 210c 	str.w	r2, [r3, #268]	; 0x10c
	
	//PIOC->PIO_PER = 1 << 22;
	//PIOC->PIO_PDR = 1 << 10;
	PIOC->PIO_OER = 1 << 22;
   80c20:	f503 6340 	add.w	r3, r3, #3072	; 0xc00
   80c24:	f44f 0280 	mov.w	r2, #4194304	; 0x400000
   80c28:	611a      	str	r2, [r3, #16]
	PIOC->PIO_SODR = 1 << 22;
   80c2a:	631a      	str	r2, [r3, #48]	; 0x30
   80c2c:	bd10      	pop	{r4, pc}
	uint8_t ret = can_init_def_tx_rx_mb(); if(ret == 1) printf("can init failed");
   80c2e:	4810      	ldr	r0, [pc, #64]	; (80c70 <init+0xac>)
   80c30:	4b10      	ldr	r3, [pc, #64]	; (80c74 <init+0xb0>)
   80c32:	4798      	blx	r3
   80c34:	e7e0      	b.n	80bf8 <init+0x34>
   80c36:	bf00      	nop
   80c38:	50494f00 	.word	0x50494f00
   80c3c:	400e1200 	.word	0x400e1200
   80c40:	00080509 	.word	0x00080509
   80c44:	400e1a50 	.word	0x400e1a50
   80c48:	000805ad 	.word	0x000805ad
   80c4c:	00080f39 	.word	0x00080f39
   80c50:	0008034d 	.word	0x0008034d
   80c54:	000807dd 	.word	0x000807dd
   80c58:	00080199 	.word	0x00080199
   80c5c:	00080a2d 	.word	0x00080a2d
   80c60:	000806fd 	.word	0x000806fd
   80c64:	00080961 	.word	0x00080961
   80c68:	400e0600 	.word	0x400e0600
   80c6c:	1000100d 	.word	0x1000100d
   80c70:	00081238 	.word	0x00081238
   80c74:	00080f15 	.word	0x00080f15

00080c78 <main>:
}

int main(void)
{
   80c78:	b508      	push	{r3, lr}
	init();
   80c7a:	4b01      	ldr	r3, [pc, #4]	; (80c80 <main+0x8>)
   80c7c:	4798      	blx	r3
   80c7e:	e7fe      	b.n	80c7e <main+0x6>
   80c80:	00080bc5 	.word	0x00080bc5

00080c84 <printchar>:
#include "uart.h"


//insert function to print to here
static void printchar(char **str, int c)
{
   80c84:	b508      	push	{r3, lr}
	(void) uart_putchar(c);  //Send characters to uart
   80c86:	b2c8      	uxtb	r0, r1
   80c88:	4b01      	ldr	r3, [pc, #4]	; (80c90 <printchar+0xc>)
   80c8a:	4798      	blx	r3
   80c8c:	bd08      	pop	{r3, pc}
   80c8e:	bf00      	nop
   80c90:	00080fa1 	.word	0x00080fa1

00080c94 <prints>:

#define PAD_RIGHT 1
#define PAD_ZERO 2

static int prints(char **out, const char *string, int width, int pad)
{
   80c94:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   80c98:	4607      	mov	r7, r0
   80c9a:	460e      	mov	r6, r1
	register int pc = 0, padchar = ' ';

	if (width > 0) {
   80c9c:	1e15      	subs	r5, r2, #0
   80c9e:	dd02      	ble.n	80ca6 <prints+0x12>
   80ca0:	460a      	mov	r2, r1
   80ca2:	2100      	movs	r1, #0
   80ca4:	e004      	b.n	80cb0 <prints+0x1c>
	register int pc = 0, padchar = ' ';
   80ca6:	f04f 0820 	mov.w	r8, #32
   80caa:	e00e      	b.n	80cca <prints+0x36>
		register int len = 0;
		register const char *ptr;
		for (ptr = string; *ptr; ++ptr) ++len;
   80cac:	3101      	adds	r1, #1
   80cae:	3201      	adds	r2, #1
   80cb0:	7810      	ldrb	r0, [r2, #0]
   80cb2:	2800      	cmp	r0, #0
   80cb4:	d1fa      	bne.n	80cac <prints+0x18>
		if (len >= width) width = 0;
   80cb6:	42a9      	cmp	r1, r5
   80cb8:	da01      	bge.n	80cbe <prints+0x2a>
		else width -= len;
   80cba:	1a6d      	subs	r5, r5, r1
   80cbc:	e000      	b.n	80cc0 <prints+0x2c>
		if (len >= width) width = 0;
   80cbe:	2500      	movs	r5, #0
		if (pad & PAD_ZERO) padchar = '0';
   80cc0:	f013 0f02 	tst.w	r3, #2
   80cc4:	d106      	bne.n	80cd4 <prints+0x40>
	register int pc = 0, padchar = ' ';
   80cc6:	f04f 0820 	mov.w	r8, #32
	}
	if (!(pad & PAD_RIGHT)) {
   80cca:	f013 0401 	ands.w	r4, r3, #1
   80cce:	d00a      	beq.n	80ce6 <prints+0x52>
	register int pc = 0, padchar = ' ';
   80cd0:	2400      	movs	r4, #0
   80cd2:	e010      	b.n	80cf6 <prints+0x62>
		if (pad & PAD_ZERO) padchar = '0';
   80cd4:	f04f 0830 	mov.w	r8, #48	; 0x30
   80cd8:	e7f7      	b.n	80cca <prints+0x36>
		for ( ; width > 0; --width) {
			printchar (out, padchar);
   80cda:	4641      	mov	r1, r8
   80cdc:	4638      	mov	r0, r7
   80cde:	4b0d      	ldr	r3, [pc, #52]	; (80d14 <prints+0x80>)
   80ce0:	4798      	blx	r3
			++pc;
   80ce2:	3401      	adds	r4, #1
		for ( ; width > 0; --width) {
   80ce4:	3d01      	subs	r5, #1
   80ce6:	2d00      	cmp	r5, #0
   80ce8:	dcf7      	bgt.n	80cda <prints+0x46>
   80cea:	e004      	b.n	80cf6 <prints+0x62>
		}
	}
	for ( ; *string ; ++string) {
		printchar (out, *string);
   80cec:	4638      	mov	r0, r7
   80cee:	4b09      	ldr	r3, [pc, #36]	; (80d14 <prints+0x80>)
   80cf0:	4798      	blx	r3
		++pc;
   80cf2:	3401      	adds	r4, #1
	for ( ; *string ; ++string) {
   80cf4:	3601      	adds	r6, #1
   80cf6:	7831      	ldrb	r1, [r6, #0]
   80cf8:	2900      	cmp	r1, #0
   80cfa:	d1f7      	bne.n	80cec <prints+0x58>
   80cfc:	e005      	b.n	80d0a <prints+0x76>
	}
	for ( ; width > 0; --width) {
		printchar (out, padchar);
   80cfe:	4641      	mov	r1, r8
   80d00:	4638      	mov	r0, r7
   80d02:	4b04      	ldr	r3, [pc, #16]	; (80d14 <prints+0x80>)
   80d04:	4798      	blx	r3
		++pc;
   80d06:	3401      	adds	r4, #1
	for ( ; width > 0; --width) {
   80d08:	3d01      	subs	r5, #1
   80d0a:	2d00      	cmp	r5, #0
   80d0c:	dcf7      	bgt.n	80cfe <prints+0x6a>
	}

	return pc;
}
   80d0e:	4620      	mov	r0, r4
   80d10:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   80d14:	00080c85 	.word	0x00080c85

00080d18 <printi>:

/* the following should be enough for 32 bit int */
#define PRINT_BUF_LEN 12

static int printi(char **out, int i, int b, int sg, int width, int pad, int letbase)
{
   80d18:	b5f0      	push	{r4, r5, r6, r7, lr}
   80d1a:	b085      	sub	sp, #20
   80d1c:	4607      	mov	r7, r0
   80d1e:	980c      	ldr	r0, [sp, #48]	; 0x30
	char print_buf[PRINT_BUF_LEN];
	register char *s;
	register int t, neg = 0, pc = 0;
	register unsigned int u = i;

	if (i == 0) {
   80d20:	b151      	cbz	r1, 80d38 <printi+0x20>
   80d22:	461e      	mov	r6, r3
   80d24:	460c      	mov	r4, r1
		print_buf[0] = '0';
		print_buf[1] = '\0';
		return prints (out, print_buf, width, pad);
	}

	if (sg && b == 10 && i < 0) {
   80d26:	b113      	cbz	r3, 80d2e <printi+0x16>
   80d28:	2a0a      	cmp	r2, #10
   80d2a:	d012      	beq.n	80d52 <printi+0x3a>
	register int t, neg = 0, pc = 0;
   80d2c:	2600      	movs	r6, #0
		neg = 1;
		u = -i;
	}

	s = print_buf + PRINT_BUF_LEN-1;
	*s = '\0';
   80d2e:	ad04      	add	r5, sp, #16
   80d30:	2300      	movs	r3, #0
   80d32:	f805 3d01 	strb.w	r3, [r5, #-1]!

	while (u) {
   80d36:	e018      	b.n	80d6a <printi+0x52>
		print_buf[0] = '0';
   80d38:	2330      	movs	r3, #48	; 0x30
   80d3a:	f88d 3004 	strb.w	r3, [sp, #4]
		print_buf[1] = '\0';
   80d3e:	2300      	movs	r3, #0
   80d40:	f88d 3005 	strb.w	r3, [sp, #5]
		return prints (out, print_buf, width, pad);
   80d44:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
   80d46:	9a0a      	ldr	r2, [sp, #40]	; 0x28
   80d48:	a901      	add	r1, sp, #4
   80d4a:	4638      	mov	r0, r7
   80d4c:	4c1b      	ldr	r4, [pc, #108]	; (80dbc <printi+0xa4>)
   80d4e:	47a0      	blx	r4
   80d50:	e029      	b.n	80da6 <printi+0x8e>
	if (sg && b == 10 && i < 0) {
   80d52:	2900      	cmp	r1, #0
   80d54:	db01      	blt.n	80d5a <printi+0x42>
	register int t, neg = 0, pc = 0;
   80d56:	2600      	movs	r6, #0
   80d58:	e7e9      	b.n	80d2e <printi+0x16>
		u = -i;
   80d5a:	424c      	negs	r4, r1
		neg = 1;
   80d5c:	2601      	movs	r6, #1
   80d5e:	e7e6      	b.n	80d2e <printi+0x16>
		t = u % b;
		if( t >= 10 )
			t += letbase - '0' - 10;
		*--s = t + '0';
   80d60:	3330      	adds	r3, #48	; 0x30
   80d62:	f805 3d01 	strb.w	r3, [r5, #-1]!
		u /= b;
   80d66:	fbb4 f4f2 	udiv	r4, r4, r2
	while (u) {
   80d6a:	b14c      	cbz	r4, 80d80 <printi+0x68>
		t = u % b;
   80d6c:	fbb4 f3f2 	udiv	r3, r4, r2
   80d70:	fb02 4313 	mls	r3, r2, r3, r4
		if( t >= 10 )
   80d74:	2b09      	cmp	r3, #9
   80d76:	ddf3      	ble.n	80d60 <printi+0x48>
			t += letbase - '0' - 10;
   80d78:	f1a0 013a 	sub.w	r1, r0, #58	; 0x3a
   80d7c:	440b      	add	r3, r1
   80d7e:	e7ef      	b.n	80d60 <printi+0x48>
	}

	if (neg) {
   80d80:	b156      	cbz	r6, 80d98 <printi+0x80>
		if( width && (pad & PAD_ZERO) ) {
   80d82:	9b0a      	ldr	r3, [sp, #40]	; 0x28
   80d84:	b11b      	cbz	r3, 80d8e <printi+0x76>
   80d86:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
   80d88:	f013 0f02 	tst.w	r3, #2
   80d8c:	d10d      	bne.n	80daa <printi+0x92>
			printchar (out, '-');
			++pc;
			--width;
		}
		else {
			*--s = '-';
   80d8e:	232d      	movs	r3, #45	; 0x2d
   80d90:	f805 3c01 	strb.w	r3, [r5, #-1]
   80d94:	3d01      	subs	r5, #1
	register int t, neg = 0, pc = 0;
   80d96:	2600      	movs	r6, #0
		}
	}

	return pc + prints (out, s, width, pad);
   80d98:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
   80d9a:	9a0a      	ldr	r2, [sp, #40]	; 0x28
   80d9c:	4629      	mov	r1, r5
   80d9e:	4638      	mov	r0, r7
   80da0:	4c06      	ldr	r4, [pc, #24]	; (80dbc <printi+0xa4>)
   80da2:	47a0      	blx	r4
   80da4:	4430      	add	r0, r6
}
   80da6:	b005      	add	sp, #20
   80da8:	bdf0      	pop	{r4, r5, r6, r7, pc}
			printchar (out, '-');
   80daa:	212d      	movs	r1, #45	; 0x2d
   80dac:	4638      	mov	r0, r7
   80dae:	4b04      	ldr	r3, [pc, #16]	; (80dc0 <printi+0xa8>)
   80db0:	4798      	blx	r3
			--width;
   80db2:	9b0a      	ldr	r3, [sp, #40]	; 0x28
   80db4:	3b01      	subs	r3, #1
   80db6:	930a      	str	r3, [sp, #40]	; 0x28
   80db8:	e7ee      	b.n	80d98 <printi+0x80>
   80dba:	bf00      	nop
   80dbc:	00080c95 	.word	0x00080c95
   80dc0:	00080c85 	.word	0x00080c85

00080dc4 <print>:

static int print( char **out, const char *format, va_list args )
{
   80dc4:	b5f0      	push	{r4, r5, r6, r7, lr}
   80dc6:	b089      	sub	sp, #36	; 0x24
   80dc8:	4606      	mov	r6, r0
   80dca:	460c      	mov	r4, r1
   80dcc:	9205      	str	r2, [sp, #20]
	register int width, pad;
	register int pc = 0;
   80dce:	2500      	movs	r5, #0
	char scr[2];

	for (; *format != 0; ++format) {
   80dd0:	e081      	b.n	80ed6 <print+0x112>
			++format;
			width = pad = 0;
			if (*format == '\0') break;
			if (*format == '%') goto out;
			if (*format == '-') {
				++format;
   80dd2:	1ca2      	adds	r2, r4, #2
				pad = PAD_RIGHT;
   80dd4:	2301      	movs	r3, #1
   80dd6:	e08b      	b.n	80ef0 <print+0x12c>
			}
			while (*format == '0') {
				++format;
   80dd8:	3401      	adds	r4, #1
				pad |= PAD_ZERO;
   80dda:	f043 0302 	orr.w	r3, r3, #2
			while (*format == '0') {
   80dde:	7822      	ldrb	r2, [r4, #0]
   80de0:	2a30      	cmp	r2, #48	; 0x30
   80de2:	d0f9      	beq.n	80dd8 <print+0x14>
   80de4:	2200      	movs	r2, #0
   80de6:	e006      	b.n	80df6 <print+0x32>
			}
			for ( ; *format >= '0' && *format <= '9'; ++format) {
				width *= 10;
   80de8:	eb02 0282 	add.w	r2, r2, r2, lsl #2
   80dec:	0050      	lsls	r0, r2, #1
				width += *format - '0';
   80dee:	f1a1 0230 	sub.w	r2, r1, #48	; 0x30
   80df2:	4402      	add	r2, r0
			for ( ; *format >= '0' && *format <= '9'; ++format) {
   80df4:	3401      	adds	r4, #1
   80df6:	7821      	ldrb	r1, [r4, #0]
   80df8:	f1a1 0030 	sub.w	r0, r1, #48	; 0x30
   80dfc:	b2c0      	uxtb	r0, r0
   80dfe:	2809      	cmp	r0, #9
   80e00:	d9f2      	bls.n	80de8 <print+0x24>
			}
			if( *format == 's' ) {
   80e02:	2973      	cmp	r1, #115	; 0x73
   80e04:	d018      	beq.n	80e38 <print+0x74>
				register char *s = (char *)va_arg( args, int );
				pc += prints (out, s?s:"(null)", width, pad);
				continue;
			}
			if( *format == 'd' ) {
   80e06:	2964      	cmp	r1, #100	; 0x64
   80e08:	d022      	beq.n	80e50 <print+0x8c>
				pc += printi (out, va_arg( args, int ), 10, 1, width, pad, 'a');
				continue;
			}
			if( *format == 'x' ) {
   80e0a:	2978      	cmp	r1, #120	; 0x78
   80e0c:	d02f      	beq.n	80e6e <print+0xaa>
				pc += printi (out, va_arg( args, int ), 16, 0, width, pad, 'a');
				continue;
			}
			if( *format == 'X' ) {
   80e0e:	2958      	cmp	r1, #88	; 0x58
   80e10:	d03c      	beq.n	80e8c <print+0xc8>
				pc += printi (out, va_arg( args, int ), 16, 0, width, pad, 'A');
				continue;
			}
			if( *format == 'u' ) {
   80e12:	2975      	cmp	r1, #117	; 0x75
   80e14:	d049      	beq.n	80eaa <print+0xe6>
				pc += printi (out, va_arg( args, int ), 10, 0, width, pad, 'a');
				continue;
			}
			if( *format == 'c' ) {
   80e16:	2963      	cmp	r1, #99	; 0x63
   80e18:	d15c      	bne.n	80ed4 <print+0x110>
				/* char are converted to int then pushed on the stack */
				scr[0] = (char)va_arg( args, int );
   80e1a:	9905      	ldr	r1, [sp, #20]
   80e1c:	1d08      	adds	r0, r1, #4
   80e1e:	9005      	str	r0, [sp, #20]
   80e20:	7809      	ldrb	r1, [r1, #0]
   80e22:	f88d 101c 	strb.w	r1, [sp, #28]
				scr[1] = '\0';
   80e26:	2100      	movs	r1, #0
   80e28:	f88d 101d 	strb.w	r1, [sp, #29]
				pc += prints (out, scr, width, pad);
   80e2c:	a907      	add	r1, sp, #28
   80e2e:	4630      	mov	r0, r6
   80e30:	4f34      	ldr	r7, [pc, #208]	; (80f04 <print+0x140>)
   80e32:	47b8      	blx	r7
   80e34:	4405      	add	r5, r0
				continue;
   80e36:	e04d      	b.n	80ed4 <print+0x110>
				register char *s = (char *)va_arg( args, int );
   80e38:	9905      	ldr	r1, [sp, #20]
   80e3a:	1d08      	adds	r0, r1, #4
   80e3c:	9005      	str	r0, [sp, #20]
   80e3e:	6809      	ldr	r1, [r1, #0]
				pc += prints (out, s?s:"(null)", width, pad);
   80e40:	b121      	cbz	r1, 80e4c <print+0x88>
   80e42:	4630      	mov	r0, r6
   80e44:	4f2f      	ldr	r7, [pc, #188]	; (80f04 <print+0x140>)
   80e46:	47b8      	blx	r7
   80e48:	4405      	add	r5, r0
				continue;
   80e4a:	e043      	b.n	80ed4 <print+0x110>
				pc += prints (out, s?s:"(null)", width, pad);
   80e4c:	492e      	ldr	r1, [pc, #184]	; (80f08 <print+0x144>)
   80e4e:	e7f8      	b.n	80e42 <print+0x7e>
				pc += printi (out, va_arg( args, int ), 10, 1, width, pad, 'a');
   80e50:	9905      	ldr	r1, [sp, #20]
   80e52:	1d08      	adds	r0, r1, #4
   80e54:	9005      	str	r0, [sp, #20]
   80e56:	6809      	ldr	r1, [r1, #0]
   80e58:	2061      	movs	r0, #97	; 0x61
   80e5a:	9002      	str	r0, [sp, #8]
   80e5c:	9301      	str	r3, [sp, #4]
   80e5e:	9200      	str	r2, [sp, #0]
   80e60:	2301      	movs	r3, #1
   80e62:	220a      	movs	r2, #10
   80e64:	4630      	mov	r0, r6
   80e66:	4f29      	ldr	r7, [pc, #164]	; (80f0c <print+0x148>)
   80e68:	47b8      	blx	r7
   80e6a:	4405      	add	r5, r0
				continue;
   80e6c:	e032      	b.n	80ed4 <print+0x110>
				pc += printi (out, va_arg( args, int ), 16, 0, width, pad, 'a');
   80e6e:	9905      	ldr	r1, [sp, #20]
   80e70:	1d08      	adds	r0, r1, #4
   80e72:	9005      	str	r0, [sp, #20]
   80e74:	6809      	ldr	r1, [r1, #0]
   80e76:	2061      	movs	r0, #97	; 0x61
   80e78:	9002      	str	r0, [sp, #8]
   80e7a:	9301      	str	r3, [sp, #4]
   80e7c:	9200      	str	r2, [sp, #0]
   80e7e:	2300      	movs	r3, #0
   80e80:	2210      	movs	r2, #16
   80e82:	4630      	mov	r0, r6
   80e84:	4f21      	ldr	r7, [pc, #132]	; (80f0c <print+0x148>)
   80e86:	47b8      	blx	r7
   80e88:	4405      	add	r5, r0
				continue;
   80e8a:	e023      	b.n	80ed4 <print+0x110>
				pc += printi (out, va_arg( args, int ), 16, 0, width, pad, 'A');
   80e8c:	9905      	ldr	r1, [sp, #20]
   80e8e:	1d08      	adds	r0, r1, #4
   80e90:	9005      	str	r0, [sp, #20]
   80e92:	6809      	ldr	r1, [r1, #0]
   80e94:	2041      	movs	r0, #65	; 0x41
   80e96:	9002      	str	r0, [sp, #8]
   80e98:	9301      	str	r3, [sp, #4]
   80e9a:	9200      	str	r2, [sp, #0]
   80e9c:	2300      	movs	r3, #0
   80e9e:	2210      	movs	r2, #16
   80ea0:	4630      	mov	r0, r6
   80ea2:	4f1a      	ldr	r7, [pc, #104]	; (80f0c <print+0x148>)
   80ea4:	47b8      	blx	r7
   80ea6:	4405      	add	r5, r0
				continue;
   80ea8:	e014      	b.n	80ed4 <print+0x110>
				pc += printi (out, va_arg( args, int ), 10, 0, width, pad, 'a');
   80eaa:	9905      	ldr	r1, [sp, #20]
   80eac:	1d08      	adds	r0, r1, #4
   80eae:	9005      	str	r0, [sp, #20]
   80eb0:	6809      	ldr	r1, [r1, #0]
   80eb2:	2061      	movs	r0, #97	; 0x61
   80eb4:	9002      	str	r0, [sp, #8]
   80eb6:	9301      	str	r3, [sp, #4]
   80eb8:	9200      	str	r2, [sp, #0]
   80eba:	2300      	movs	r3, #0
   80ebc:	220a      	movs	r2, #10
   80ebe:	4630      	mov	r0, r6
   80ec0:	4f12      	ldr	r7, [pc, #72]	; (80f0c <print+0x148>)
   80ec2:	47b8      	blx	r7
   80ec4:	4405      	add	r5, r0
				continue;
   80ec6:	e005      	b.n	80ed4 <print+0x110>
			++format;
   80ec8:	4614      	mov	r4, r2
			}
		}
		else {
		out:
			printchar (out, *format);
   80eca:	7821      	ldrb	r1, [r4, #0]
   80ecc:	4630      	mov	r0, r6
   80ece:	4b10      	ldr	r3, [pc, #64]	; (80f10 <print+0x14c>)
   80ed0:	4798      	blx	r3
			++pc;
   80ed2:	3501      	adds	r5, #1
	for (; *format != 0; ++format) {
   80ed4:	3401      	adds	r4, #1
   80ed6:	7823      	ldrb	r3, [r4, #0]
   80ed8:	b163      	cbz	r3, 80ef4 <print+0x130>
		if (*format == '%') {
   80eda:	2b25      	cmp	r3, #37	; 0x25
   80edc:	d1f5      	bne.n	80eca <print+0x106>
			++format;
   80ede:	1c62      	adds	r2, r4, #1
			if (*format == '\0') break;
   80ee0:	7863      	ldrb	r3, [r4, #1]
   80ee2:	b13b      	cbz	r3, 80ef4 <print+0x130>
			if (*format == '%') goto out;
   80ee4:	2b25      	cmp	r3, #37	; 0x25
   80ee6:	d0ef      	beq.n	80ec8 <print+0x104>
			if (*format == '-') {
   80ee8:	2b2d      	cmp	r3, #45	; 0x2d
   80eea:	f43f af72 	beq.w	80dd2 <print+0xe>
			width = pad = 0;
   80eee:	2300      	movs	r3, #0
   80ef0:	4614      	mov	r4, r2
   80ef2:	e774      	b.n	80dde <print+0x1a>
		}
	}
	if (out) **out = '\0';
   80ef4:	b116      	cbz	r6, 80efc <print+0x138>
   80ef6:	6833      	ldr	r3, [r6, #0]
   80ef8:	2200      	movs	r2, #0
   80efa:	701a      	strb	r2, [r3, #0]
	va_end( args );
	return pc;
}
   80efc:	4628      	mov	r0, r5
   80efe:	b009      	add	sp, #36	; 0x24
   80f00:	bdf0      	pop	{r4, r5, r6, r7, pc}
   80f02:	bf00      	nop
   80f04:	00080c95 	.word	0x00080c95
   80f08:	00081248 	.word	0x00081248
   80f0c:	00080d19 	.word	0x00080d19
   80f10:	00080c85 	.word	0x00080c85

00080f14 <printf>:

int printf(const char *format, ...)
{
   80f14:	b40f      	push	{r0, r1, r2, r3}
   80f16:	b500      	push	{lr}
   80f18:	b083      	sub	sp, #12
   80f1a:	aa04      	add	r2, sp, #16
   80f1c:	f852 1b04 	ldr.w	r1, [r2], #4
        va_list args;
        
        va_start( args, format );
   80f20:	9201      	str	r2, [sp, #4]
        return print( 0, format, args );
   80f22:	2000      	movs	r0, #0
   80f24:	4b03      	ldr	r3, [pc, #12]	; (80f34 <printf+0x20>)
   80f26:	4798      	blx	r3
}
   80f28:	b003      	add	sp, #12
   80f2a:	f85d eb04 	ldr.w	lr, [sp], #4
   80f2e:	b004      	add	sp, #16
   80f30:	4770      	bx	lr
   80f32:	bf00      	nop
   80f34:	00080dc5 	.word	0x00080dc5

00080f38 <configure_uart>:
	uint32_t ul_sr;

/*
Initialize UART ring buffer as empty
*/
rx_buffer.head=0;
   80f38:	4b16      	ldr	r3, [pc, #88]	; (80f94 <configure_uart+0x5c>)
   80f3a:	2200      	movs	r2, #0
   80f3c:	701a      	strb	r2, [r3, #0]
rx_buffer.tail=0;
   80f3e:	705a      	strb	r2, [r3, #1]
/*
Initialize UART communication
*/
	// Pin configuration
	// Disable interrupts on Uart receive (URXD) and transmit (UTXD) pins
	PIOA->PIO_IDR = PIO_PA8A_URXD | PIO_PA9A_UTXD;
   80f40:	4b15      	ldr	r3, [pc, #84]	; (80f98 <configure_uart+0x60>)
   80f42:	f44f 7140 	mov.w	r1, #768	; 0x300
   80f46:	6459      	str	r1, [r3, #68]	; 0x44

	// Disable the Parallel IO (PIO) of the URXD and UTXD pins so that the peripheral controller can use them
	PIOA->PIO_PDR = PIO_PA8A_URXD | PIO_PA9A_UTXD;
   80f48:	6059      	str	r1, [r3, #4]

	// Read current peripheral AB select register and set the UTXD and URXD pins to 0 (UART is connected as peripheral A)
	ul_sr = PIOA->PIO_ABSR;
   80f4a:	6f1a      	ldr	r2, [r3, #112]	; 0x70
	PIOA->PIO_ABSR &= ~(PIO_PA8A_URXD | PIO_PA9A_UTXD) & ul_sr;
   80f4c:	6f18      	ldr	r0, [r3, #112]	; 0x70
   80f4e:	4002      	ands	r2, r0
   80f50:	f422 7240 	bic.w	r2, r2, #768	; 0x300
   80f54:	671a      	str	r2, [r3, #112]	; 0x70

	// Enable pull up resistor on URXD and UTXD pin
	PIOA->PIO_PUER = PIO_PA8A_URXD | PIO_PA9A_UTXD;
   80f56:	6659      	str	r1, [r3, #100]	; 0x64

	// Uart configuration
	
	// Enable the peripheral UART controller in Power Management Controller (PMC)
	PMC->PMC_PCER0 = 1 << ID_UART;
   80f58:	f44f 7280 	mov.w	r2, #256	; 0x100
   80f5c:	f5a3 6300 	sub.w	r3, r3, #2048	; 0x800
   80f60:	611a      	str	r2, [r3, #16]

	// Reset and disable receiver and transmitter
	UART->UART_CR = UART_CR_RSTRX | UART_CR_RSTTX | UART_CR_RXDIS | UART_CR_TXDIS;
   80f62:	f503 7300 	add.w	r3, r3, #512	; 0x200
   80f66:	21ac      	movs	r1, #172	; 0xac
   80f68:	6019      	str	r1, [r3, #0]

	// Set the baudrate
	//UART->UART_BRGR = 547; // MCK / 16 * x = BaudRate (write x into UART_BRGR)  
	//UART->UART_BRGR = 547; // MCK = 12 MHz, => BaudRate = 9612
	UART->UART_BRGR = 547;
   80f6a:	f240 2123 	movw	r1, #547	; 0x223
   80f6e:	6219      	str	r1, [r3, #32]

	// No parity bits
	UART->UART_MR = UART_MR_PAR_NO | UART_MR_CHMODE_NORMAL;	
   80f70:	f44f 6100 	mov.w	r1, #2048	; 0x800
   80f74:	6059      	str	r1, [r3, #4]

	// Disable PDC channel
	UART->UART_PTCR = UART_PTCR_RXTDIS | UART_PTCR_TXTDIS;
   80f76:	f240 2102 	movw	r1, #514	; 0x202
   80f7a:	f8c3 1120 	str.w	r1, [r3, #288]	; 0x120

	// Configure interrupts on receive ready and errors
	UART->UART_IDR = 0xFFFFFFFF;
   80f7e:	f04f 31ff 	mov.w	r1, #4294967295
   80f82:	60d9      	str	r1, [r3, #12]
	UART->UART_IER = UART_IER_RXRDY | UART_IER_OVRE | UART_IER_FRAME | UART_IER_PARE;
   80f84:	21e1      	movs	r1, #225	; 0xe1
   80f86:	6099      	str	r1, [r3, #8]
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
   80f88:	4904      	ldr	r1, [pc, #16]	; (80f9c <configure_uart+0x64>)
   80f8a:	600a      	str	r2, [r1, #0]

	// Enable UART interrupt in the Nested Vectored Interrupt Controller(NVIC)
	NVIC_EnableIRQ((IRQn_Type) ID_UART);

	// Enable UART receiver and transmitter
	UART->UART_CR = UART_CR_RXEN | UART_CR_TXEN;
   80f8c:	2250      	movs	r2, #80	; 0x50
   80f8e:	601a      	str	r2, [r3, #0]
   80f90:	4770      	bx	lr
   80f92:	bf00      	nop
   80f94:	20000460 	.word	0x20000460
   80f98:	400e0e00 	.word	0x400e0e00
   80f9c:	e000e100 	.word	0xe000e100

00080fa0 <uart_putchar>:
 * \retval Success(0) or failure(1).
 */
int uart_putchar(const uint8_t c)
{
	// Check if the transmitter is ready
	if((UART->UART_SR & UART_SR_TXRDY) != UART_SR_TXRDY)
   80fa0:	4b07      	ldr	r3, [pc, #28]	; (80fc0 <uart_putchar+0x20>)
   80fa2:	695b      	ldr	r3, [r3, #20]
   80fa4:	f013 0f02 	tst.w	r3, #2
   80fa8:	d008      	beq.n	80fbc <uart_putchar+0x1c>
	return 1;

	// Send the character
	UART->UART_THR = c;
   80faa:	4b05      	ldr	r3, [pc, #20]	; (80fc0 <uart_putchar+0x20>)
   80fac:	61d8      	str	r0, [r3, #28]
	while(!((UART->UART_SR) & UART_SR_TXEMPTY)); // Wait for the character to be sent, can implement ring buffer to remove the wait
   80fae:	4b04      	ldr	r3, [pc, #16]	; (80fc0 <uart_putchar+0x20>)
   80fb0:	695b      	ldr	r3, [r3, #20]
   80fb2:	f413 7f00 	tst.w	r3, #512	; 0x200
   80fb6:	d0fa      	beq.n	80fae <uart_putchar+0xe>
	return 0;
   80fb8:	2000      	movs	r0, #0
   80fba:	4770      	bx	lr
	return 1;
   80fbc:	2001      	movs	r0, #1
}
   80fbe:	4770      	bx	lr
   80fc0:	400e0800 	.word	0x400e0800

00080fc4 <UART_Handler>:

void UART_Handler(void)
{
   80fc4:	b508      	push	{r3, lr}
	uint32_t status = UART->UART_SR;
   80fc6:	4b15      	ldr	r3, [pc, #84]	; (8101c <UART_Handler+0x58>)
   80fc8:	695b      	ldr	r3, [r3, #20]
	
	//Reset UART at overflow error and frame error
	if(status & (UART_SR_OVRE | UART_SR_FRAME | UART_SR_PARE))
   80fca:	f013 0fe0 	tst.w	r3, #224	; 0xe0
   80fce:	d003      	beq.n	80fd8 <UART_Handler+0x14>
	{
		UART->UART_CR = UART_CR_RXEN | UART_CR_TXEN | UART_CR_RSTSTA;
   80fd0:	f44f 71a8 	mov.w	r1, #336	; 0x150
   80fd4:	4a11      	ldr	r2, [pc, #68]	; (8101c <UART_Handler+0x58>)
   80fd6:	6011      	str	r1, [r2, #0]
	}
	
	//Check if message is ready to be received
	if(status & UART_SR_RXRDY)
   80fd8:	f013 0f01 	tst.w	r3, #1
   80fdc:	d012      	beq.n	81004 <UART_Handler+0x40>
	{
		//Check if receive ring buffer is full and 
		if((rx_buffer.tail + 1) % UART_RINGBUFFER_SIZE == rx_buffer.head)
   80fde:	4810      	ldr	r0, [pc, #64]	; (81020 <UART_Handler+0x5c>)
   80fe0:	7842      	ldrb	r2, [r0, #1]
   80fe2:	1c53      	adds	r3, r2, #1
   80fe4:	4259      	negs	r1, r3
   80fe6:	f003 033f 	and.w	r3, r3, #63	; 0x3f
   80fea:	f001 013f 	and.w	r1, r1, #63	; 0x3f
   80fee:	bf58      	it	pl
   80ff0:	424b      	negpl	r3, r1
   80ff2:	7801      	ldrb	r1, [r0, #0]
   80ff4:	428b      	cmp	r3, r1
   80ff6:	d006      	beq.n	81006 <UART_Handler+0x42>
		{
			printf("ERR: UART RX buffer is full\n\r");
			rx_buffer.data[rx_buffer.tail] = UART->UART_RHR; //Throw away message
			return;
		}
		rx_buffer.data[rx_buffer.tail] = UART->UART_RHR;
   80ff8:	4908      	ldr	r1, [pc, #32]	; (8101c <UART_Handler+0x58>)
   80ffa:	6988      	ldr	r0, [r1, #24]
   80ffc:	4908      	ldr	r1, [pc, #32]	; (81020 <UART_Handler+0x5c>)
   80ffe:	440a      	add	r2, r1
   81000:	7090      	strb	r0, [r2, #2]
		rx_buffer.tail = (rx_buffer.tail + 1) % UART_RINGBUFFER_SIZE;
   81002:	704b      	strb	r3, [r1, #1]
   81004:	bd08      	pop	{r3, pc}
			printf("ERR: UART RX buffer is full\n\r");
   81006:	4807      	ldr	r0, [pc, #28]	; (81024 <UART_Handler+0x60>)
   81008:	4b07      	ldr	r3, [pc, #28]	; (81028 <UART_Handler+0x64>)
   8100a:	4798      	blx	r3
			rx_buffer.data[rx_buffer.tail] = UART->UART_RHR; //Throw away message
   8100c:	4b04      	ldr	r3, [pc, #16]	; (81020 <UART_Handler+0x5c>)
   8100e:	7859      	ldrb	r1, [r3, #1]
   81010:	4a02      	ldr	r2, [pc, #8]	; (8101c <UART_Handler+0x58>)
   81012:	6992      	ldr	r2, [r2, #24]
   81014:	440b      	add	r3, r1
   81016:	709a      	strb	r2, [r3, #2]
			return;
   81018:	bd08      	pop	{r3, pc}
   8101a:	bf00      	nop
   8101c:	400e0800 	.word	0x400e0800
   81020:	20000460 	.word	0x20000460
   81024:	00081250 	.word	0x00081250
   81028:	00080f15 	.word	0x00080f15

0008102c <__libc_init_array>:
   8102c:	b570      	push	{r4, r5, r6, lr}
   8102e:	4e0f      	ldr	r6, [pc, #60]	; (8106c <__libc_init_array+0x40>)
   81030:	4d0f      	ldr	r5, [pc, #60]	; (81070 <__libc_init_array+0x44>)
   81032:	1b76      	subs	r6, r6, r5
   81034:	10b6      	asrs	r6, r6, #2
   81036:	bf18      	it	ne
   81038:	2400      	movne	r4, #0
   8103a:	d005      	beq.n	81048 <__libc_init_array+0x1c>
   8103c:	3401      	adds	r4, #1
   8103e:	f855 3b04 	ldr.w	r3, [r5], #4
   81042:	4798      	blx	r3
   81044:	42a6      	cmp	r6, r4
   81046:	d1f9      	bne.n	8103c <__libc_init_array+0x10>
   81048:	4e0a      	ldr	r6, [pc, #40]	; (81074 <__libc_init_array+0x48>)
   8104a:	4d0b      	ldr	r5, [pc, #44]	; (81078 <__libc_init_array+0x4c>)
   8104c:	f000 f912 	bl	81274 <_init>
   81050:	1b76      	subs	r6, r6, r5
   81052:	10b6      	asrs	r6, r6, #2
   81054:	bf18      	it	ne
   81056:	2400      	movne	r4, #0
   81058:	d006      	beq.n	81068 <__libc_init_array+0x3c>
   8105a:	3401      	adds	r4, #1
   8105c:	f855 3b04 	ldr.w	r3, [r5], #4
   81060:	4798      	blx	r3
   81062:	42a6      	cmp	r6, r4
   81064:	d1f9      	bne.n	8105a <__libc_init_array+0x2e>
   81066:	bd70      	pop	{r4, r5, r6, pc}
   81068:	bd70      	pop	{r4, r5, r6, pc}
   8106a:	bf00      	nop
   8106c:	00081280 	.word	0x00081280
   81070:	00081280 	.word	0x00081280
   81074:	00081288 	.word	0x00081288
   81078:	00081280 	.word	0x00081280

0008107c <register_fini>:
   8107c:	4b02      	ldr	r3, [pc, #8]	; (81088 <register_fini+0xc>)
   8107e:	b113      	cbz	r3, 81086 <register_fini+0xa>
   81080:	4802      	ldr	r0, [pc, #8]	; (8108c <register_fini+0x10>)
   81082:	f000 b805 	b.w	81090 <atexit>
   81086:	4770      	bx	lr
   81088:	00000000 	.word	0x00000000
   8108c:	0008109d 	.word	0x0008109d

00081090 <atexit>:
   81090:	2300      	movs	r3, #0
   81092:	4601      	mov	r1, r0
   81094:	461a      	mov	r2, r3
   81096:	4618      	mov	r0, r3
   81098:	f000 b81e 	b.w	810d8 <__register_exitproc>

0008109c <__libc_fini_array>:
   8109c:	b538      	push	{r3, r4, r5, lr}
   8109e:	4c0a      	ldr	r4, [pc, #40]	; (810c8 <__libc_fini_array+0x2c>)
   810a0:	4d0a      	ldr	r5, [pc, #40]	; (810cc <__libc_fini_array+0x30>)
   810a2:	1b64      	subs	r4, r4, r5
   810a4:	10a4      	asrs	r4, r4, #2
   810a6:	d00a      	beq.n	810be <__libc_fini_array+0x22>
   810a8:	f104 4380 	add.w	r3, r4, #1073741824	; 0x40000000
   810ac:	3b01      	subs	r3, #1
   810ae:	eb05 0583 	add.w	r5, r5, r3, lsl #2
   810b2:	3c01      	subs	r4, #1
   810b4:	f855 3904 	ldr.w	r3, [r5], #-4
   810b8:	4798      	blx	r3
   810ba:	2c00      	cmp	r4, #0
   810bc:	d1f9      	bne.n	810b2 <__libc_fini_array+0x16>
   810be:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
   810c2:	f000 b8e1 	b.w	81288 <_fini>
   810c6:	bf00      	nop
   810c8:	00081298 	.word	0x00081298
   810cc:	00081294 	.word	0x00081294

000810d0 <__retarget_lock_acquire_recursive>:
   810d0:	4770      	bx	lr
   810d2:	bf00      	nop

000810d4 <__retarget_lock_release_recursive>:
   810d4:	4770      	bx	lr
   810d6:	bf00      	nop

000810d8 <__register_exitproc>:
   810d8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
   810dc:	4d2c      	ldr	r5, [pc, #176]	; (81190 <__register_exitproc+0xb8>)
   810de:	4606      	mov	r6, r0
   810e0:	6828      	ldr	r0, [r5, #0]
   810e2:	4698      	mov	r8, r3
   810e4:	460f      	mov	r7, r1
   810e6:	4691      	mov	r9, r2
   810e8:	f7ff fff2 	bl	810d0 <__retarget_lock_acquire_recursive>
   810ec:	4b29      	ldr	r3, [pc, #164]	; (81194 <__register_exitproc+0xbc>)
   810ee:	681c      	ldr	r4, [r3, #0]
   810f0:	f8d4 3148 	ldr.w	r3, [r4, #328]	; 0x148
   810f4:	2b00      	cmp	r3, #0
   810f6:	d03e      	beq.n	81176 <__register_exitproc+0x9e>
   810f8:	685a      	ldr	r2, [r3, #4]
   810fa:	2a1f      	cmp	r2, #31
   810fc:	dc1c      	bgt.n	81138 <__register_exitproc+0x60>
   810fe:	f102 0e01 	add.w	lr, r2, #1
   81102:	b176      	cbz	r6, 81122 <__register_exitproc+0x4a>
   81104:	2101      	movs	r1, #1
   81106:	eb03 0482 	add.w	r4, r3, r2, lsl #2
   8110a:	f8c4 9088 	str.w	r9, [r4, #136]	; 0x88
   8110e:	f8d3 0188 	ldr.w	r0, [r3, #392]	; 0x188
   81112:	4091      	lsls	r1, r2
   81114:	4308      	orrs	r0, r1
   81116:	2e02      	cmp	r6, #2
   81118:	f8c3 0188 	str.w	r0, [r3, #392]	; 0x188
   8111c:	f8c4 8108 	str.w	r8, [r4, #264]	; 0x108
   81120:	d023      	beq.n	8116a <__register_exitproc+0x92>
   81122:	3202      	adds	r2, #2
   81124:	f8c3 e004 	str.w	lr, [r3, #4]
   81128:	6828      	ldr	r0, [r5, #0]
   8112a:	f843 7022 	str.w	r7, [r3, r2, lsl #2]
   8112e:	f7ff ffd1 	bl	810d4 <__retarget_lock_release_recursive>
   81132:	2000      	movs	r0, #0
   81134:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
   81138:	4b17      	ldr	r3, [pc, #92]	; (81198 <__register_exitproc+0xc0>)
   8113a:	b30b      	cbz	r3, 81180 <__register_exitproc+0xa8>
   8113c:	f44f 70c8 	mov.w	r0, #400	; 0x190
   81140:	f3af 8000 	nop.w
   81144:	4603      	mov	r3, r0
   81146:	b1d8      	cbz	r0, 81180 <__register_exitproc+0xa8>
   81148:	2000      	movs	r0, #0
   8114a:	f8d4 1148 	ldr.w	r1, [r4, #328]	; 0x148
   8114e:	f04f 0e01 	mov.w	lr, #1
   81152:	6058      	str	r0, [r3, #4]
   81154:	6019      	str	r1, [r3, #0]
   81156:	4602      	mov	r2, r0
   81158:	f8c4 3148 	str.w	r3, [r4, #328]	; 0x148
   8115c:	f8c3 0188 	str.w	r0, [r3, #392]	; 0x188
   81160:	f8c3 018c 	str.w	r0, [r3, #396]	; 0x18c
   81164:	2e00      	cmp	r6, #0
   81166:	d0dc      	beq.n	81122 <__register_exitproc+0x4a>
   81168:	e7cc      	b.n	81104 <__register_exitproc+0x2c>
   8116a:	f8d3 018c 	ldr.w	r0, [r3, #396]	; 0x18c
   8116e:	4301      	orrs	r1, r0
   81170:	f8c3 118c 	str.w	r1, [r3, #396]	; 0x18c
   81174:	e7d5      	b.n	81122 <__register_exitproc+0x4a>
   81176:	f504 73a6 	add.w	r3, r4, #332	; 0x14c
   8117a:	f8c4 3148 	str.w	r3, [r4, #328]	; 0x148
   8117e:	e7bb      	b.n	810f8 <__register_exitproc+0x20>
   81180:	6828      	ldr	r0, [r5, #0]
   81182:	f7ff ffa7 	bl	810d4 <__retarget_lock_release_recursive>
   81186:	f04f 30ff 	mov.w	r0, #4294967295
   8118a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
   8118e:	bf00      	nop
   81190:	20000438 	.word	0x20000438
   81194:	00081270 	.word	0x00081270
   81198:	00000000 	.word	0x00000000
   8119c:	61440d0a 	.word	0x61440d0a
   811a0:	72206174 	.word	0x72206174
   811a4:	20646165 	.word	0x20646165
   811a8:	6d6f7266 	.word	0x6d6f7266
   811ac:	6f727720 	.word	0x6f727720
   811b0:	6320676e 	.word	0x6320676e
   811b4:	6e6e6168 	.word	0x6e6e6168
   811b8:	28206c65 	.word	0x28206c65
   811bc:	6e5f6863 	.word	0x6e5f6863
   811c0:	203a6d75 	.word	0x203a6d75
   811c4:	00296425 	.word	0x00296425
   811c8:	45544e49 	.word	0x45544e49
   811cc:	50495252 	.word	0x50495252
   811d0:	61202c74 	.word	0x61202c74
   811d4:	203a6364 	.word	0x203a6364
   811d8:	0d0a7825 	.word	0x0d0a7825
   811dc:	00000000 	.word	0x00000000
   811e0:	203a7369 	.word	0x203a7369
   811e4:	0d0a7825 	.word	0x0d0a7825
   811e8:	00000000 	.word	0x00000000
   811ec:	304e4143 	.word	0x304e4143
   811f0:	73656d20 	.word	0x73656d20
   811f4:	65676173 	.word	0x65676173
   811f8:	72726120 	.word	0x72726120
   811fc:	64657669 	.word	0x64657669
   81200:	206e6920 	.word	0x206e6920
   81204:	2d6e6f6e 	.word	0x2d6e6f6e
   81208:	64657375 	.word	0x64657375
   8120c:	69616d20 	.word	0x69616d20
   81210:	786f626c 	.word	0x786f626c
   81214:	00000d0a 	.word	0x00000d0a
   81218:	203a6364 	.word	0x203a6364
   8121c:	0d0a6425 	.word	0x0d0a6425
   81220:	00000000 	.word	0x00000000
   81224:	65746e69 	.word	0x65746e69
   81228:	70757272 	.word	0x70757272
   8122c:	74203a74 	.word	0x74203a74
   81230:	0d0a3263 	.word	0x0d0a3263
   81234:	00000000 	.word	0x00000000
   81238:	206e6163 	.word	0x206e6163
   8123c:	74696e69 	.word	0x74696e69
   81240:	69616620 	.word	0x69616620
   81244:	0064656c 	.word	0x0064656c
   81248:	6c756e28 	.word	0x6c756e28
   8124c:	0000296c 	.word	0x0000296c
   81250:	3a525245 	.word	0x3a525245
   81254:	52415520 	.word	0x52415520
   81258:	58522054 	.word	0x58522054
   8125c:	66756220 	.word	0x66756220
   81260:	20726566 	.word	0x20726566
   81264:	66207369 	.word	0x66207369
   81268:	0a6c6c75 	.word	0x0a6c6c75
   8126c:	0000000d 	.word	0x0000000d

00081270 <_global_impure_ptr>:
   81270:	20000010                                ... 

00081274 <_init>:
   81274:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   81276:	bf00      	nop
   81278:	bcf8      	pop	{r3, r4, r5, r6, r7}
   8127a:	bc08      	pop	{r3}
   8127c:	469e      	mov	lr, r3
   8127e:	4770      	bx	lr

00081280 <__init_array_start>:
   81280:	0008107d 	.word	0x0008107d

00081284 <__frame_dummy_init_array_entry>:
   81284:	00080119                                ....

00081288 <_fini>:
   81288:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   8128a:	bf00      	nop
   8128c:	bcf8      	pop	{r3, r4, r5, r6, r7}
   8128e:	bc08      	pop	{r3}
   81290:	469e      	mov	lr, r3
   81292:	4770      	bx	lr

00081294 <__fini_array_start>:
   81294:	000800f5 	.word	0x000800f5
