<profile>

<section name = "Vitis HLS Report for 'rgb2gray_top_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_19_2'" level="0">
<item name = "Date">Tue Jul 18 12:19:46 2023
</item>
<item name = "Version">2022.2 (Build 3670227 on Oct 13 2022)</item>
<item name = "Project">rgb2grey</item>
<item name = "Solution">solution1 (Vivado IP Flow Target)</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020-clg400-2</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 4.745 ns, 2.70 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">?, ?, ?, ?, ?, ?, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- VITIS_LOOP_17_1_VITIS_LOOP_19_2">?, ?, 7, 3, 1, ?, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, 2, -, -, -</column>
<column name="Expression">-, -, 0, 300, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, 0, 0, 50, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 107, -</column>
<column name="Register">-, -, 161, -, -</column>
<specialColumn name="Available">280, 220, 106400, 53200, 0</specialColumn>
<specialColumn name="Utilization (%)">0, ~0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="mul_8ns_9ns_16_1_1_U1">mul_8ns_9ns_16_1_1, 0, 0, 0, 50, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
<column name="mac_muladd_8ns_5ns_16ns_16_4_1_U3">mac_muladd_8ns_5ns_16ns_16_4_1, i0 + i1 * i2</column>
<column name="mac_muladd_8ns_7ns_16ns_16_4_1_U2">mac_muladd_8ns_7ns_16ns_16_4_1, i0 * i1 + i2</column>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln17_1_fu_207_p2">+, 0, 0, 31, 31, 1</column>
<column name="add_ln17_fu_201_p2">+, 0, 0, 64, 64, 1</column>
<column name="add_ln19_fu_261_p2">+, 0, 0, 31, 31, 1</column>
<column name="ap_block_pp0_stage0_11001">and, 0, 0, 1, 1, 1</column>
<column name="ap_block_pp0_stage2_11001">and, 0, 0, 1, 1, 1</column>
<column name="ap_block_state2_pp0_stage1_iter0">and, 0, 0, 1, 1, 1</column>
<column name="ap_block_state3_pp0_stage2_iter0">and, 0, 0, 1, 1, 1</column>
<column name="g_last_V_fu_255_p2">and, 0, 0, 1, 1, 1</column>
<column name="cmp14_fu_182_p2">icmp, 0, 0, 12, 32, 32</column>
<column name="cmp14_mid1_fu_217_p2">icmp, 0, 0, 12, 32, 32</column>
<column name="icmp_ln17_fu_196_p2">icmp, 0, 0, 23, 64, 64</column>
<column name="icmp_ln19_fu_191_p2">icmp, 0, 0, 12, 32, 32</column>
<column name="icmp_ln33_fu_250_p2">icmp, 0, 0, 12, 32, 32</column>
<column name="ap_block_pp0_stage1_01001">or, 0, 0, 1, 1, 1</column>
<column name="j_3_fu_267_p3">select, 0, 0, 31, 1, 31</column>
<column name="select_ln17_1_fu_230_p3">select, 0, 0, 31, 1, 31</column>
<column name="select_ln17_2_fu_242_p3">select, 0, 0, 31, 1, 31</column>
<column name="select_ln17_fu_222_p3">select, 0, 0, 2, 1, 1</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">17, 4, 1, 4</column>
<column name="ap_done_int">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter0">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter2">9, 2, 1, 2</column>
<column name="ap_loop_exit_ready_pp0_iter1_reg">9, 2, 1, 2</column>
<column name="dst_TDATA_blk_n">9, 2, 1, 2</column>
<column name="i_fu_88">9, 2, 31, 62</column>
<column name="indvar_flatten_fu_92">9, 2, 64, 128</column>
<column name="j_fu_84">9, 2, 31, 62</column>
<column name="src_TDATA_blk_n">9, 2, 1, 2</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">3, 0, 3, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter0_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter2">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter1_reg">1, 0, 1, 0</column>
<column name="g_last_V_reg_384">1, 0, 1, 0</column>
<column name="g_last_V_reg_384_pp0_iter1_reg">1, 0, 1, 0</column>
<column name="i_fu_88">31, 0, 31, 0</column>
<column name="icmp_ln17_reg_375">1, 0, 1, 0</column>
<column name="indvar_flatten_fu_92">64, 0, 64, 0</column>
<column name="j_fu_84">31, 0, 31, 0</column>
<column name="ret_V_6_reg_389">16, 0, 16, 0</column>
<column name="tmp_data_V_1_reg_379">8, 0, 8, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, rgb2gray_top_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_19_2, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, rgb2gray_top_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_19_2, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, rgb2gray_top_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_19_2, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, rgb2gray_top_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_19_2, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, rgb2gray_top_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_19_2, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, rgb2gray_top_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_19_2, return value</column>
<column name="src_TVALID">in, 1, axis, src_V_data_V, pointer</column>
<column name="src_TDATA">in, 8, axis, src_V_data_V, pointer</column>
<column name="sub">in, 32, ap_none, sub, scalar</column>
<column name="cols">in, 32, ap_none, cols, scalar</column>
<column name="mul_ln4">in, 64, ap_none, mul_ln4, scalar</column>
<column name="src_TREADY">out, 1, axis, src_V_last_V, pointer</column>
<column name="src_TLAST">in, 1, axis, src_V_last_V, pointer</column>
<column name="src_TKEEP">in, 1, axis, src_V_keep_V, pointer</column>
<column name="src_TSTRB">in, 1, axis, src_V_strb_V, pointer</column>
<column name="sub15">in, 32, ap_none, sub15, scalar</column>
<column name="dst_TDATA">out, 8, axis, dst_V_data_V, pointer</column>
<column name="dst_TREADY">in, 1, axis, dst_V_data_V, pointer</column>
<column name="dst_TVALID">out, 1, axis, dst_V_last_V, pointer</column>
<column name="dst_TLAST">out, 1, axis, dst_V_last_V, pointer</column>
<column name="dst_TKEEP">out, 1, axis, dst_V_keep_V, pointer</column>
<column name="dst_TSTRB">out, 1, axis, dst_V_strb_V, pointer</column>
</table>
</item>
</section>
</profile>
