// Seed: 3300906197
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  inout wire id_8;
  output wire id_7;
  inout wire id_6;
  inout wire id_5;
  inout wire id_4;
  input wire id_3;
  output wire id_2;
  output wire id_1;
  wire id_9, id_10;
  always assign id_4[1] = id_10;
  assign id_5 = id_8;
  assign id_2#(
      .id_9 (1),
      .id_10(1),
      .id_3 (1)
  ) = id_5;
  wire id_11;
  wire id_12, id_13;
endmodule
module module_1 #(
    parameter id_12 = 32'd90,
    parameter id_13 = 32'd54,
    parameter id_19 = 32'd50,
    parameter id_23 = 32'd31,
    parameter id_3  = 32'd13,
    parameter id_37 = 32'd57,
    parameter id_42 = 32'd94,
    parameter id_45 = 32'd81,
    parameter id_67 = 32'd81
) (
    id_1,
    id_2,
    _id_3,
    id_4,
    id_5#(
        .id_6(id_7#(
            .id_8 (-1'b0),
            .id_9 ({id_10{1}} & id_11[(_id_12[1][1 :-1])][1-_id_13]),
            .id_14(id_15),
            .id_16(~~id_17),
            .id_18(_id_19),
            .id_20(id_21 == id_22[_id_23] - -1'b0 | id_24),
            .id_25(id_26),
            .id_27(1),
            .id_28(id_29),
            .id_30(-1)
        )),
        .id_31(1)
    ),
    id_32,
    id_33,
    id_34,
    id_35,
    id_36,
    _id_37[id_19&id_37 : ""],
    id_38,
    id_39,
    id_40,
    id_41,
    _id_42,
    id_43,
    id_44,
    _id_45,
    id_46,
    id_47,
    id_48,
    id_49,
    id_50,
    id_51,
    id_52,
    id_53,
    id_54,
    id_55["" : id_42&-1&1'b0],
    id_56,
    id_57,
    id_58,
    id_59,
    id_60,
    id_61,
    id_62,
    id_63,
    id_64,
    id_65,
    id_66,
    _id_67,
    id_68
);
  inout wire _id_42;
  inout wire id_41;
  inout wire id_40;
  module_0 modCall_1 (
      id_64,
      id_1,
      id_40,
      id_61,
      id_53,
      id_61,
      id_39,
      id_56
  );
  inout wire id_39;
  input wire id_38;
  inout logic [7:0] _id_37;
  inout wire id_36;
  output wire id_35;
  input wire id_34;
  output wire id_33;
  inout wire id_32;
  output wire id_31;
  output wire id_30;
  input wire id_29;
  inout wire id_28;
  output wire id_27;
  inout wire id_26;
  xnor primCall (
      id_36,
      id_53,
      id_40,
      id_2,
      id_65,
      id_4,
      id_44,
      id_48,
      id_34,
      id_49,
      id_66,
      id_51,
      id_43,
      id_63,
      id_32,
      id_64,
      id_62,
      id_58,
      id_57,
      id_39,
      id_47,
      id_50,
      id_59,
      id_5,
      id_54,
      id_6,
      id_46,
      id_61,
      id_1,
      id_41,
      id_38,
      id_55,
      id_60
  );
  inout wire id_25;
  output logic [7:0] id_24;
  output wire _id_23;
  output logic [7:0] id_22;
  inout wire id_21;
  input wire id_20;
  inout wire _id_19;
  inout wire id_18;
  output wire id_17;
  output wire id_16;
  output wire id_15;
  output wire id_14;
  output wire _id_13;
  input logic [7:0] _id_12;
  output logic [7:0] id_11;
  input wire id_10;
  output wire id_9;
  input wire id_8;
  inout wire id_7;
  inout wire id_6;
  inout wire id_5;
  inout wire id_4;
  inout wire _id_3;
  input wire id_2;
  inout wire id_1;
  wire id_69;
  assign id_48 = id_39;
  for (id_70 = -1 - 1 + id_40; id_59.id_37; id_24[id_67&&-1 : id_3] = id_54) wire id_71;
  ;
  assign id_66 = id_45;
  assign id_26 = id_41;
  wire [-1 'b0 : id_45] id_72;
  logic id_73, id_74 = id_64;
endmodule
